//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Driver 
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_61, texmode_independent
.address_size 64

	// .globl	gpu_decompress
.const .align 8 .b8 k_sha512[640] = {34, 174, 40, 215, 152, 47, 138, 66, 205, 101, 239, 35, 145, 68, 55, 113, 47, 59, 77, 236, 207, 251, 192, 181, 188, 219, 137, 129, 165, 219, 181, 233, 56, 181, 72, 243, 91, 194, 86, 57, 25, 208, 5, 182, 241, 17, 241, 89, 155, 79, 25, 175, 164, 130, 63, 146, 24, 129, 109, 218, 213, 94, 28, 171, 66, 2, 3, 163, 152, 170, 7, 216, 190, 111, 112, 69, 1, 91, 131, 18, 140, 178, 228, 78, 190, 133, 49, 36, 226, 180, 255, 213, 195, 125, 12, 85, 111, 137, 123, 242, 116, 93, 190, 114, 177, 150, 22, 59, 254, 177, 222, 128, 53, 18, 199, 37, 167, 6, 220, 155, 148, 38, 105, 207, 116, 241, 155, 193, 210, 74, 241, 158, 193, 105, 155, 228, 227, 37, 79, 56, 134, 71, 190, 239, 181, 213, 140, 139, 198, 157, 193, 15, 101, 156, 172, 119, 204, 161, 12, 36, 117, 2, 43, 89, 111, 44, 233, 45, 131, 228, 166, 110, 170, 132, 116, 74, 212, 251, 65, 189, 220, 169, 176, 92, 181, 83, 17, 131, 218, 136, 249, 118, 171, 223, 102, 238, 82, 81, 62, 152, 16, 50, 180, 45, 109, 198, 49, 168, 63, 33, 251, 152, 200, 39, 3, 176, 228, 14, 239, 190, 199, 127, 89, 191, 194, 143, 168, 61, 243, 11, 224, 198, 37, 167, 10, 147, 71, 145, 167, 213, 111, 130, 3, 224, 81, 99, 202, 6, 112, 110, 14, 10, 103, 41, 41, 20, 252, 47, 210, 70, 133, 10, 183, 39, 38, 201, 38, 92, 56, 33, 27, 46, 237, 42, 196, 90, 252, 109, 44, 77, 223, 179, 149, 157, 19, 13, 56, 83, 222, 99, 175, 139, 84, 115, 10, 101, 168, 178, 119, 60, 187, 10, 106, 118, 230, 174, 237, 71, 46, 201, 194, 129, 59, 53, 130, 20, 133, 44, 114, 146, 100, 3, 241, 76, 161, 232, 191, 162, 1, 48, 66, 188, 75, 102, 26, 168, 145, 151, 248, 208, 112, 139, 75, 194, 48, 190, 84, 6, 163, 81, 108, 199, 24, 82, 239, 214, 25, 232, 146, 209, 16, 169, 101, 85, 36, 6, 153, 214, 42, 32, 113, 87, 133, 53, 14, 244, 184, 209, 187, 50, 112, 160, 106, 16, 200, 208, 210, 184, 22, 193, 164, 25, 83, 171, 65, 81, 8, 108, 55, 30, 153, 235, 142, 223, 76, 119, 72, 39, 168, 72, 155, 225, 181, 188, 176, 52, 99, 90, 201, 197, 179, 12, 28, 57, 203, 138, 65, 227, 74, 170, 216, 78, 115, 227, 99, 119, 79, 202, 156, 91, 163, 184, 178, 214, 243, 111, 46, 104, 252, 178, 239, 93, 238, 130, 143, 116, 96, 47, 23, 67, 111, 99, 165, 120, 114, 171, 240, 161, 20, 120, 200, 132, 236, 57, 100, 26, 8, 2, 199, 140, 40, 30, 99, 35, 250, 255, 190, 144, 233, 189, 130, 222, 235, 108, 80, 164, 21, 121, 198, 178, 247, 163, 249, 190, 43, 83, 114, 227, 242, 120, 113, 198, 156, 97, 38, 234, 206, 62, 39, 202, 7, 194, 192, 33, 199, 184, 134, 209, 30, 235, 224, 205, 214, 125, 218, 234, 120, 209, 110, 238, 127, 79, 125, 245, 186, 111, 23, 114, 170, 103, 240, 6, 166, 152, 200, 162, 197, 125, 99, 10, 174, 13, 249, 190, 4, 152, 63, 17, 27, 71, 28, 19, 53, 11, 113, 27, 132, 125, 4, 35, 245, 119, 219, 40, 147, 36, 199, 64, 123, 171, 202, 50, 188, 190, 201, 21, 10, 190, 158, 60, 76, 13, 16, 156, 196, 103, 29, 67, 182, 66, 62, 203, 190, 212, 197, 76, 42, 126, 101, 252, 156, 41, 127, 89, 236, 250, 214, 58, 171, 111, 203, 95, 23, 88, 71, 74, 140, 25, 68, 108};
.const .align 8 .b8 te0[1024] = {165, 99, 99, 198, 132, 124, 124, 248, 153, 119, 119, 238, 141, 123, 123, 246, 13, 242, 242, 255, 189, 107, 107, 214, 177, 111, 111, 222, 84, 197, 197, 145, 80, 48, 48, 96, 3, 1, 1, 2, 169, 103, 103, 206, 125, 43, 43, 86, 25, 254, 254, 231, 98, 215, 215, 181, 230, 171, 171, 77, 154, 118, 118, 236, 69, 202, 202, 143, 157, 130, 130, 31, 64, 201, 201, 137, 135, 125, 125, 250, 21, 250, 250, 239, 235, 89, 89, 178, 201, 71, 71, 142, 11, 240, 240, 251, 236, 173, 173, 65, 103, 212, 212, 179, 253, 162, 162, 95, 234, 175, 175, 69, 191, 156, 156, 35, 247, 164, 164, 83, 150, 114, 114, 228, 91, 192, 192, 155, 194, 183, 183, 117, 28, 253, 253, 225, 174, 147, 147, 61, 106, 38, 38, 76, 90, 54, 54, 108, 65, 63, 63, 126, 2, 247, 247, 245, 79, 204, 204, 131, 92, 52, 52, 104, 244, 165, 165, 81, 52, 229, 229, 209, 8, 241, 241, 249, 147, 113, 113, 226, 115, 216, 216, 171, 83, 49, 49, 98, 63, 21, 21, 42, 12, 4, 4, 8, 82, 199, 199, 149, 101, 35, 35, 70, 94, 195, 195, 157, 40, 24, 24, 48, 161, 150, 150, 55, 15, 5, 5, 10, 181, 154, 154, 47, 9, 7, 7, 14, 54, 18, 18, 36, 155, 128, 128, 27, 61, 226, 226, 223, 38, 235, 235, 205, 105, 39, 39, 78, 205, 178, 178, 127, 159, 117, 117, 234, 27, 9, 9, 18, 158, 131, 131, 29, 116, 44, 44, 88, 46, 26, 26, 52, 45, 27, 27, 54, 178, 110, 110, 220, 238, 90, 90, 180, 251, 160, 160, 91, 246, 82, 82, 164, 77, 59, 59, 118, 97, 214, 214, 183, 206, 179, 179, 125, 123, 41, 41, 82, 62, 227, 227, 221, 113, 47, 47, 94, 151, 132, 132, 19, 245, 83, 83, 166, 104, 209, 209, 185, 0, 0, 0, 0, 44, 237, 237, 193, 96, 32, 32, 64, 31, 252, 252, 227, 200, 177, 177, 121, 237, 91, 91, 182, 190, 106, 106, 212, 70, 203, 203, 141, 217, 190, 190, 103, 75, 57, 57, 114, 222, 74, 74, 148, 212, 76, 76, 152, 232, 88, 88, 176, 74, 207, 207, 133, 107, 208, 208, 187, 42, 239, 239, 197, 229, 170, 170, 79, 22, 251, 251, 237, 197, 67, 67, 134, 215, 77, 77, 154, 85, 51, 51, 102, 148, 133, 133, 17, 207, 69, 69, 138, 16, 249, 249, 233, 6, 2, 2, 4, 129, 127, 127, 254, 240, 80, 80, 160, 68, 60, 60, 120, 186, 159, 159, 37, 227, 168, 168, 75, 243, 81, 81, 162, 254, 163, 163, 93, 192, 64, 64, 128, 138, 143, 143, 5, 173, 146, 146, 63, 188, 157, 157, 33, 72, 56, 56, 112, 4, 245, 245, 241, 223, 188, 188, 99, 193, 182, 182, 119, 117, 218, 218, 175, 99, 33, 33, 66, 48, 16, 16, 32, 26, 255, 255, 229, 14, 243, 243, 253, 109, 210, 210, 191, 76, 205, 205, 129, 20, 12, 12, 24, 53, 19, 19, 38, 47, 236, 236, 195, 225, 95, 95, 190, 162, 151, 151, 53, 204, 68, 68, 136, 57, 23, 23, 46, 87, 196, 196, 147, 242, 167, 167, 85, 130, 126, 126, 252, 71, 61, 61, 122, 172, 100, 100, 200, 231, 93, 93, 186, 43, 25, 25, 50, 149, 115, 115, 230, 160, 96, 96, 192, 152, 129, 129, 25, 209, 79, 79, 158, 127, 220, 220, 163, 102, 34, 34, 68, 126, 42, 42, 84, 171, 144, 144, 59, 131, 136, 136, 11, 202, 70, 70, 140, 41, 238, 238, 199, 211, 184, 184, 107, 60, 20, 20, 40, 121, 222, 222, 167, 226, 94, 94, 188, 29, 11, 11, 22, 118, 219, 219, 173, 59, 224, 224, 219, 86, 50, 50, 100, 78, 58, 58, 116, 30, 10, 10, 20, 219, 73, 73, 146, 10, 6, 6, 12, 108, 36, 36, 72, 228, 92, 92, 184, 93, 194, 194, 159, 110, 211, 211, 189, 239, 172, 172, 67, 166, 98, 98, 196, 168, 145, 145, 57, 164, 149, 149, 49, 55, 228, 228, 211, 139, 121, 121, 242, 50, 231, 231, 213, 67, 200, 200, 139, 89, 55, 55, 110, 183, 109, 109, 218, 140, 141, 141, 1, 100, 213, 213, 177, 210, 78, 78, 156, 224, 169, 169, 73, 180, 108, 108, 216, 250, 86, 86, 172, 7, 244, 244, 243, 37, 234, 234, 207, 175, 101, 101, 202, 142, 122, 122, 244, 233, 174, 174, 71, 24, 8, 8, 16, 213, 186, 186, 111, 136, 120, 120, 240, 111, 37, 37, 74, 114, 46, 46, 92, 36, 28, 28, 56, 241, 166, 166, 87, 199, 180, 180, 115, 81, 198, 198, 151, 35, 232, 232, 203, 124, 221, 221, 161, 156, 116, 116, 232, 33, 31, 31, 62, 221, 75, 75, 150, 220, 189, 189, 97, 134, 139, 139, 13, 133, 138, 138, 15, 144, 112, 112, 224, 66, 62, 62, 124, 196, 181, 181, 113, 170, 102, 102, 204, 216, 72, 72, 144, 5, 3, 3, 6, 1, 246, 246, 247, 18, 14, 14, 28, 163, 97, 97, 194, 95, 53, 53, 106, 249, 87, 87, 174, 208, 185, 185, 105, 145, 134, 134, 23, 88, 193, 193, 153, 39, 29, 29, 58, 185, 158, 158, 39, 56, 225, 225, 217, 19, 248, 248, 235, 179, 152, 152, 43, 51, 17, 17, 34, 187, 105, 105, 210, 112, 217, 217, 169, 137, 142, 142, 7, 167, 148, 148, 51, 182, 155, 155, 45, 34, 30, 30, 60, 146, 135, 135, 21, 32, 233, 233, 201, 73, 206, 206, 135, 255, 85, 85, 170, 120, 40, 40, 80, 122, 223, 223, 165, 143, 140, 140, 3, 248, 161, 161, 89, 128, 137, 137, 9, 23, 13, 13, 26, 218, 191, 191, 101, 49, 230, 230, 215, 198, 66, 66, 132, 184, 104, 104, 208, 195, 65, 65, 130, 176, 153, 153, 41, 119, 45, 45, 90, 17, 15, 15, 30, 203, 176, 176, 123, 252, 84, 84, 168, 214, 187, 187, 109, 58, 22, 22, 44};
.const .align 8 .b8 te1[1024] = {99, 99, 198, 165, 124, 124, 248, 132, 119, 119, 238, 153, 123, 123, 246, 141, 242, 242, 255, 13, 107, 107, 214, 189, 111, 111, 222, 177, 197, 197, 145, 84, 48, 48, 96, 80, 1, 1, 2, 3, 103, 103, 206, 169, 43, 43, 86, 125, 254, 254, 231, 25, 215, 215, 181, 98, 171, 171, 77, 230, 118, 118, 236, 154, 202, 202, 143, 69, 130, 130, 31, 157, 201, 201, 137, 64, 125, 125, 250, 135, 250, 250, 239, 21, 89, 89, 178, 235, 71, 71, 142, 201, 240, 240, 251, 11, 173, 173, 65, 236, 212, 212, 179, 103, 162, 162, 95, 253, 175, 175, 69, 234, 156, 156, 35, 191, 164, 164, 83, 247, 114, 114, 228, 150, 192, 192, 155, 91, 183, 183, 117, 194, 253, 253, 225, 28, 147, 147, 61, 174, 38, 38, 76, 106, 54, 54, 108, 90, 63, 63, 126, 65, 247, 247, 245, 2, 204, 204, 131, 79, 52, 52, 104, 92, 165, 165, 81, 244, 229, 229, 209, 52, 241, 241, 249, 8, 113, 113, 226, 147, 216, 216, 171, 115, 49, 49, 98, 83, 21, 21, 42, 63, 4, 4, 8, 12, 199, 199, 149, 82, 35, 35, 70, 101, 195, 195, 157, 94, 24, 24, 48, 40, 150, 150, 55, 161, 5, 5, 10, 15, 154, 154, 47, 181, 7, 7, 14, 9, 18, 18, 36, 54, 128, 128, 27, 155, 226, 226, 223, 61, 235, 235, 205, 38, 39, 39, 78, 105, 178, 178, 127, 205, 117, 117, 234, 159, 9, 9, 18, 27, 131, 131, 29, 158, 44, 44, 88, 116, 26, 26, 52, 46, 27, 27, 54, 45, 110, 110, 220, 178, 90, 90, 180, 238, 160, 160, 91, 251, 82, 82, 164, 246, 59, 59, 118, 77, 214, 214, 183, 97, 179, 179, 125, 206, 41, 41, 82, 123, 227, 227, 221, 62, 47, 47, 94, 113, 132, 132, 19, 151, 83, 83, 166, 245, 209, 209, 185, 104, 0, 0, 0, 0, 237, 237, 193, 44, 32, 32, 64, 96, 252, 252, 227, 31, 177, 177, 121, 200, 91, 91, 182, 237, 106, 106, 212, 190, 203, 203, 141, 70, 190, 190, 103, 217, 57, 57, 114, 75, 74, 74, 148, 222, 76, 76, 152, 212, 88, 88, 176, 232, 207, 207, 133, 74, 208, 208, 187, 107, 239, 239, 197, 42, 170, 170, 79, 229, 251, 251, 237, 22, 67, 67, 134, 197, 77, 77, 154, 215, 51, 51, 102, 85, 133, 133, 17, 148, 69, 69, 138, 207, 249, 249, 233, 16, 2, 2, 4, 6, 127, 127, 254, 129, 80, 80, 160, 240, 60, 60, 120, 68, 159, 159, 37, 186, 168, 168, 75, 227, 81, 81, 162, 243, 163, 163, 93, 254, 64, 64, 128, 192, 143, 143, 5, 138, 146, 146, 63, 173, 157, 157, 33, 188, 56, 56, 112, 72, 245, 245, 241, 4, 188, 188, 99, 223, 182, 182, 119, 193, 218, 218, 175, 117, 33, 33, 66, 99, 16, 16, 32, 48, 255, 255, 229, 26, 243, 243, 253, 14, 210, 210, 191, 109, 205, 205, 129, 76, 12, 12, 24, 20, 19, 19, 38, 53, 236, 236, 195, 47, 95, 95, 190, 225, 151, 151, 53, 162, 68, 68, 136, 204, 23, 23, 46, 57, 196, 196, 147, 87, 167, 167, 85, 242, 126, 126, 252, 130, 61, 61, 122, 71, 100, 100, 200, 172, 93, 93, 186, 231, 25, 25, 50, 43, 115, 115, 230, 149, 96, 96, 192, 160, 129, 129, 25, 152, 79, 79, 158, 209, 220, 220, 163, 127, 34, 34, 68, 102, 42, 42, 84, 126, 144, 144, 59, 171, 136, 136, 11, 131, 70, 70, 140, 202, 238, 238, 199, 41, 184, 184, 107, 211, 20, 20, 40, 60, 222, 222, 167, 121, 94, 94, 188, 226, 11, 11, 22, 29, 219, 219, 173, 118, 224, 224, 219, 59, 50, 50, 100, 86, 58, 58, 116, 78, 10, 10, 20, 30, 73, 73, 146, 219, 6, 6, 12, 10, 36, 36, 72, 108, 92, 92, 184, 228, 194, 194, 159, 93, 211, 211, 189, 110, 172, 172, 67, 239, 98, 98, 196, 166, 145, 145, 57, 168, 149, 149, 49, 164, 228, 228, 211, 55, 121, 121, 242, 139, 231, 231, 213, 50, 200, 200, 139, 67, 55, 55, 110, 89, 109, 109, 218, 183, 141, 141, 1, 140, 213, 213, 177, 100, 78, 78, 156, 210, 169, 169, 73, 224, 108, 108, 216, 180, 86, 86, 172, 250, 244, 244, 243, 7, 234, 234, 207, 37, 101, 101, 202, 175, 122, 122, 244, 142, 174, 174, 71, 233, 8, 8, 16, 24, 186, 186, 111, 213, 120, 120, 240, 136, 37, 37, 74, 111, 46, 46, 92, 114, 28, 28, 56, 36, 166, 166, 87, 241, 180, 180, 115, 199, 198, 198, 151, 81, 232, 232, 203, 35, 221, 221, 161, 124, 116, 116, 232, 156, 31, 31, 62, 33, 75, 75, 150, 221, 189, 189, 97, 220, 139, 139, 13, 134, 138, 138, 15, 133, 112, 112, 224, 144, 62, 62, 124, 66, 181, 181, 113, 196, 102, 102, 204, 170, 72, 72, 144, 216, 3, 3, 6, 5, 246, 246, 247, 1, 14, 14, 28, 18, 97, 97, 194, 163, 53, 53, 106, 95, 87, 87, 174, 249, 185, 185, 105, 208, 134, 134, 23, 145, 193, 193, 153, 88, 29, 29, 58, 39, 158, 158, 39, 185, 225, 225, 217, 56, 248, 248, 235, 19, 152, 152, 43, 179, 17, 17, 34, 51, 105, 105, 210, 187, 217, 217, 169, 112, 142, 142, 7, 137, 148, 148, 51, 167, 155, 155, 45, 182, 30, 30, 60, 34, 135, 135, 21, 146, 233, 233, 201, 32, 206, 206, 135, 73, 85, 85, 170, 255, 40, 40, 80, 120, 223, 223, 165, 122, 140, 140, 3, 143, 161, 161, 89, 248, 137, 137, 9, 128, 13, 13, 26, 23, 191, 191, 101, 218, 230, 230, 215, 49, 66, 66, 132, 198, 104, 104, 208, 184, 65, 65, 130, 195, 153, 153, 41, 176, 45, 45, 90, 119, 15, 15, 30, 17, 176, 176, 123, 203, 84, 84, 168, 252, 187, 187, 109, 214, 22, 22, 44, 58};
.const .align 8 .b8 te2[1024] = {99, 198, 165, 99, 124, 248, 132, 124, 119, 238, 153, 119, 123, 246, 141, 123, 242, 255, 13, 242, 107, 214, 189, 107, 111, 222, 177, 111, 197, 145, 84, 197, 48, 96, 80, 48, 1, 2, 3, 1, 103, 206, 169, 103, 43, 86, 125, 43, 254, 231, 25, 254, 215, 181, 98, 215, 171, 77, 230, 171, 118, 236, 154, 118, 202, 143, 69, 202, 130, 31, 157, 130, 201, 137, 64, 201, 125, 250, 135, 125, 250, 239, 21, 250, 89, 178, 235, 89, 71, 142, 201, 71, 240, 251, 11, 240, 173, 65, 236, 173, 212, 179, 103, 212, 162, 95, 253, 162, 175, 69, 234, 175, 156, 35, 191, 156, 164, 83, 247, 164, 114, 228, 150, 114, 192, 155, 91, 192, 183, 117, 194, 183, 253, 225, 28, 253, 147, 61, 174, 147, 38, 76, 106, 38, 54, 108, 90, 54, 63, 126, 65, 63, 247, 245, 2, 247, 204, 131, 79, 204, 52, 104, 92, 52, 165, 81, 244, 165, 229, 209, 52, 229, 241, 249, 8, 241, 113, 226, 147, 113, 216, 171, 115, 216, 49, 98, 83, 49, 21, 42, 63, 21, 4, 8, 12, 4, 199, 149, 82, 199, 35, 70, 101, 35, 195, 157, 94, 195, 24, 48, 40, 24, 150, 55, 161, 150, 5, 10, 15, 5, 154, 47, 181, 154, 7, 14, 9, 7, 18, 36, 54, 18, 128, 27, 155, 128, 226, 223, 61, 226, 235, 205, 38, 235, 39, 78, 105, 39, 178, 127, 205, 178, 117, 234, 159, 117, 9, 18, 27, 9, 131, 29, 158, 131, 44, 88, 116, 44, 26, 52, 46, 26, 27, 54, 45, 27, 110, 220, 178, 110, 90, 180, 238, 90, 160, 91, 251, 160, 82, 164, 246, 82, 59, 118, 77, 59, 214, 183, 97, 214, 179, 125, 206, 179, 41, 82, 123, 41, 227, 221, 62, 227, 47, 94, 113, 47, 132, 19, 151, 132, 83, 166, 245, 83, 209, 185, 104, 209, 0, 0, 0, 0, 237, 193, 44, 237, 32, 64, 96, 32, 252, 227, 31, 252, 177, 121, 200, 177, 91, 182, 237, 91, 106, 212, 190, 106, 203, 141, 70, 203, 190, 103, 217, 190, 57, 114, 75, 57, 74, 148, 222, 74, 76, 152, 212, 76, 88, 176, 232, 88, 207, 133, 74, 207, 208, 187, 107, 208, 239, 197, 42, 239, 170, 79, 229, 170, 251, 237, 22, 251, 67, 134, 197, 67, 77, 154, 215, 77, 51, 102, 85, 51, 133, 17, 148, 133, 69, 138, 207, 69, 249, 233, 16, 249, 2, 4, 6, 2, 127, 254, 129, 127, 80, 160, 240, 80, 60, 120, 68, 60, 159, 37, 186, 159, 168, 75, 227, 168, 81, 162, 243, 81, 163, 93, 254, 163, 64, 128, 192, 64, 143, 5, 138, 143, 146, 63, 173, 146, 157, 33, 188, 157, 56, 112, 72, 56, 245, 241, 4, 245, 188, 99, 223, 188, 182, 119, 193, 182, 218, 175, 117, 218, 33, 66, 99, 33, 16, 32, 48, 16, 255, 229, 26, 255, 243, 253, 14, 243, 210, 191, 109, 210, 205, 129, 76, 205, 12, 24, 20, 12, 19, 38, 53, 19, 236, 195, 47, 236, 95, 190, 225, 95, 151, 53, 162, 151, 68, 136, 204, 68, 23, 46, 57, 23, 196, 147, 87, 196, 167, 85, 242, 167, 126, 252, 130, 126, 61, 122, 71, 61, 100, 200, 172, 100, 93, 186, 231, 93, 25, 50, 43, 25, 115, 230, 149, 115, 96, 192, 160, 96, 129, 25, 152, 129, 79, 158, 209, 79, 220, 163, 127, 220, 34, 68, 102, 34, 42, 84, 126, 42, 144, 59, 171, 144, 136, 11, 131, 136, 70, 140, 202, 70, 238, 199, 41, 238, 184, 107, 211, 184, 20, 40, 60, 20, 222, 167, 121, 222, 94, 188, 226, 94, 11, 22, 29, 11, 219, 173, 118, 219, 224, 219, 59, 224, 50, 100, 86, 50, 58, 116, 78, 58, 10, 20, 30, 10, 73, 146, 219, 73, 6, 12, 10, 6, 36, 72, 108, 36, 92, 184, 228, 92, 194, 159, 93, 194, 211, 189, 110, 211, 172, 67, 239, 172, 98, 196, 166, 98, 145, 57, 168, 145, 149, 49, 164, 149, 228, 211, 55, 228, 121, 242, 139, 121, 231, 213, 50, 231, 200, 139, 67, 200, 55, 110, 89, 55, 109, 218, 183, 109, 141, 1, 140, 141, 213, 177, 100, 213, 78, 156, 210, 78, 169, 73, 224, 169, 108, 216, 180, 108, 86, 172, 250, 86, 244, 243, 7, 244, 234, 207, 37, 234, 101, 202, 175, 101, 122, 244, 142, 122, 174, 71, 233, 174, 8, 16, 24, 8, 186, 111, 213, 186, 120, 240, 136, 120, 37, 74, 111, 37, 46, 92, 114, 46, 28, 56, 36, 28, 166, 87, 241, 166, 180, 115, 199, 180, 198, 151, 81, 198, 232, 203, 35, 232, 221, 161, 124, 221, 116, 232, 156, 116, 31, 62, 33, 31, 75, 150, 221, 75, 189, 97, 220, 189, 139, 13, 134, 139, 138, 15, 133, 138, 112, 224, 144, 112, 62, 124, 66, 62, 181, 113, 196, 181, 102, 204, 170, 102, 72, 144, 216, 72, 3, 6, 5, 3, 246, 247, 1, 246, 14, 28, 18, 14, 97, 194, 163, 97, 53, 106, 95, 53, 87, 174, 249, 87, 185, 105, 208, 185, 134, 23, 145, 134, 193, 153, 88, 193, 29, 58, 39, 29, 158, 39, 185, 158, 225, 217, 56, 225, 248, 235, 19, 248, 152, 43, 179, 152, 17, 34, 51, 17, 105, 210, 187, 105, 217, 169, 112, 217, 142, 7, 137, 142, 148, 51, 167, 148, 155, 45, 182, 155, 30, 60, 34, 30, 135, 21, 146, 135, 233, 201, 32, 233, 206, 135, 73, 206, 85, 170, 255, 85, 40, 80, 120, 40, 223, 165, 122, 223, 140, 3, 143, 140, 161, 89, 248, 161, 137, 9, 128, 137, 13, 26, 23, 13, 191, 101, 218, 191, 230, 215, 49, 230, 66, 132, 198, 66, 104, 208, 184, 104, 65, 130, 195, 65, 153, 41, 176, 153, 45, 90, 119, 45, 15, 30, 17, 15, 176, 123, 203, 176, 84, 168, 252, 84, 187, 109, 214, 187, 22, 44, 58, 22};
.const .align 8 .b8 te3[1024] = {198, 165, 99, 99, 248, 132, 124, 124, 238, 153, 119, 119, 246, 141, 123, 123, 255, 13, 242, 242, 214, 189, 107, 107, 222, 177, 111, 111, 145, 84, 197, 197, 96, 80, 48, 48, 2, 3, 1, 1, 206, 169, 103, 103, 86, 125, 43, 43, 231, 25, 254, 254, 181, 98, 215, 215, 77, 230, 171, 171, 236, 154, 118, 118, 143, 69, 202, 202, 31, 157, 130, 130, 137, 64, 201, 201, 250, 135, 125, 125, 239, 21, 250, 250, 178, 235, 89, 89, 142, 201, 71, 71, 251, 11, 240, 240, 65, 236, 173, 173, 179, 103, 212, 212, 95, 253, 162, 162, 69, 234, 175, 175, 35, 191, 156, 156, 83, 247, 164, 164, 228, 150, 114, 114, 155, 91, 192, 192, 117, 194, 183, 183, 225, 28, 253, 253, 61, 174, 147, 147, 76, 106, 38, 38, 108, 90, 54, 54, 126, 65, 63, 63, 245, 2, 247, 247, 131, 79, 204, 204, 104, 92, 52, 52, 81, 244, 165, 165, 209, 52, 229, 229, 249, 8, 241, 241, 226, 147, 113, 113, 171, 115, 216, 216, 98, 83, 49, 49, 42, 63, 21, 21, 8, 12, 4, 4, 149, 82, 199, 199, 70, 101, 35, 35, 157, 94, 195, 195, 48, 40, 24, 24, 55, 161, 150, 150, 10, 15, 5, 5, 47, 181, 154, 154, 14, 9, 7, 7, 36, 54, 18, 18, 27, 155, 128, 128, 223, 61, 226, 226, 205, 38, 235, 235, 78, 105, 39, 39, 127, 205, 178, 178, 234, 159, 117, 117, 18, 27, 9, 9, 29, 158, 131, 131, 88, 116, 44, 44, 52, 46, 26, 26, 54, 45, 27, 27, 220, 178, 110, 110, 180, 238, 90, 90, 91, 251, 160, 160, 164, 246, 82, 82, 118, 77, 59, 59, 183, 97, 214, 214, 125, 206, 179, 179, 82, 123, 41, 41, 221, 62, 227, 227, 94, 113, 47, 47, 19, 151, 132, 132, 166, 245, 83, 83, 185, 104, 209, 209, 0, 0, 0, 0, 193, 44, 237, 237, 64, 96, 32, 32, 227, 31, 252, 252, 121, 200, 177, 177, 182, 237, 91, 91, 212, 190, 106, 106, 141, 70, 203, 203, 103, 217, 190, 190, 114, 75, 57, 57, 148, 222, 74, 74, 152, 212, 76, 76, 176, 232, 88, 88, 133, 74, 207, 207, 187, 107, 208, 208, 197, 42, 239, 239, 79, 229, 170, 170, 237, 22, 251, 251, 134, 197, 67, 67, 154, 215, 77, 77, 102, 85, 51, 51, 17, 148, 133, 133, 138, 207, 69, 69, 233, 16, 249, 249, 4, 6, 2, 2, 254, 129, 127, 127, 160, 240, 80, 80, 120, 68, 60, 60, 37, 186, 159, 159, 75, 227, 168, 168, 162, 243, 81, 81, 93, 254, 163, 163, 128, 192, 64, 64, 5, 138, 143, 143, 63, 173, 146, 146, 33, 188, 157, 157, 112, 72, 56, 56, 241, 4, 245, 245, 99, 223, 188, 188, 119, 193, 182, 182, 175, 117, 218, 218, 66, 99, 33, 33, 32, 48, 16, 16, 229, 26, 255, 255, 253, 14, 243, 243, 191, 109, 210, 210, 129, 76, 205, 205, 24, 20, 12, 12, 38, 53, 19, 19, 195, 47, 236, 236, 190, 225, 95, 95, 53, 162, 151, 151, 136, 204, 68, 68, 46, 57, 23, 23, 147, 87, 196, 196, 85, 242, 167, 167, 252, 130, 126, 126, 122, 71, 61, 61, 200, 172, 100, 100, 186, 231, 93, 93, 50, 43, 25, 25, 230, 149, 115, 115, 192, 160, 96, 96, 25, 152, 129, 129, 158, 209, 79, 79, 163, 127, 220, 220, 68, 102, 34, 34, 84, 126, 42, 42, 59, 171, 144, 144, 11, 131, 136, 136, 140, 202, 70, 70, 199, 41, 238, 238, 107, 211, 184, 184, 40, 60, 20, 20, 167, 121, 222, 222, 188, 226, 94, 94, 22, 29, 11, 11, 173, 118, 219, 219, 219, 59, 224, 224, 100, 86, 50, 50, 116, 78, 58, 58, 20, 30, 10, 10, 146, 219, 73, 73, 12, 10, 6, 6, 72, 108, 36, 36, 184, 228, 92, 92, 159, 93, 194, 194, 189, 110, 211, 211, 67, 239, 172, 172, 196, 166, 98, 98, 57, 168, 145, 145, 49, 164, 149, 149, 211, 55, 228, 228, 242, 139, 121, 121, 213, 50, 231, 231, 139, 67, 200, 200, 110, 89, 55, 55, 218, 183, 109, 109, 1, 140, 141, 141, 177, 100, 213, 213, 156, 210, 78, 78, 73, 224, 169, 169, 216, 180, 108, 108, 172, 250, 86, 86, 243, 7, 244, 244, 207, 37, 234, 234, 202, 175, 101, 101, 244, 142, 122, 122, 71, 233, 174, 174, 16, 24, 8, 8, 111, 213, 186, 186, 240, 136, 120, 120, 74, 111, 37, 37, 92, 114, 46, 46, 56, 36, 28, 28, 87, 241, 166, 166, 115, 199, 180, 180, 151, 81, 198, 198, 203, 35, 232, 232, 161, 124, 221, 221, 232, 156, 116, 116, 62, 33, 31, 31, 150, 221, 75, 75, 97, 220, 189, 189, 13, 134, 139, 139, 15, 133, 138, 138, 224, 144, 112, 112, 124, 66, 62, 62, 113, 196, 181, 181, 204, 170, 102, 102, 144, 216, 72, 72, 6, 5, 3, 3, 247, 1, 246, 246, 28, 18, 14, 14, 194, 163, 97, 97, 106, 95, 53, 53, 174, 249, 87, 87, 105, 208, 185, 185, 23, 145, 134, 134, 153, 88, 193, 193, 58, 39, 29, 29, 39, 185, 158, 158, 217, 56, 225, 225, 235, 19, 248, 248, 43, 179, 152, 152, 34, 51, 17, 17, 210, 187, 105, 105, 169, 112, 217, 217, 7, 137, 142, 142, 51, 167, 148, 148, 45, 182, 155, 155, 60, 34, 30, 30, 21, 146, 135, 135, 201, 32, 233, 233, 135, 73, 206, 206, 170, 255, 85, 85, 80, 120, 40, 40, 165, 122, 223, 223, 3, 143, 140, 140, 89, 248, 161, 161, 9, 128, 137, 137, 26, 23, 13, 13, 101, 218, 191, 191, 215, 49, 230, 230, 132, 198, 66, 66, 208, 184, 104, 104, 130, 195, 65, 65, 41, 176, 153, 153, 90, 119, 45, 45, 30, 17, 15, 15, 123, 203, 176, 176, 168, 252, 84, 84, 109, 214, 187, 187, 44, 58, 22, 22};
.const .align 8 .b8 te4[1024] = {99, 99, 99, 99, 124, 124, 124, 124, 119, 119, 119, 119, 123, 123, 123, 123, 242, 242, 242, 242, 107, 107, 107, 107, 111, 111, 111, 111, 197, 197, 197, 197, 48, 48, 48, 48, 1, 1, 1, 1, 103, 103, 103, 103, 43, 43, 43, 43, 254, 254, 254, 254, 215, 215, 215, 215, 171, 171, 171, 171, 118, 118, 118, 118, 202, 202, 202, 202, 130, 130, 130, 130, 201, 201, 201, 201, 125, 125, 125, 125, 250, 250, 250, 250, 89, 89, 89, 89, 71, 71, 71, 71, 240, 240, 240, 240, 173, 173, 173, 173, 212, 212, 212, 212, 162, 162, 162, 162, 175, 175, 175, 175, 156, 156, 156, 156, 164, 164, 164, 164, 114, 114, 114, 114, 192, 192, 192, 192, 183, 183, 183, 183, 253, 253, 253, 253, 147, 147, 147, 147, 38, 38, 38, 38, 54, 54, 54, 54, 63, 63, 63, 63, 247, 247, 247, 247, 204, 204, 204, 204, 52, 52, 52, 52, 165, 165, 165, 165, 229, 229, 229, 229, 241, 241, 241, 241, 113, 113, 113, 113, 216, 216, 216, 216, 49, 49, 49, 49, 21, 21, 21, 21, 4, 4, 4, 4, 199, 199, 199, 199, 35, 35, 35, 35, 195, 195, 195, 195, 24, 24, 24, 24, 150, 150, 150, 150, 5, 5, 5, 5, 154, 154, 154, 154, 7, 7, 7, 7, 18, 18, 18, 18, 128, 128, 128, 128, 226, 226, 226, 226, 235, 235, 235, 235, 39, 39, 39, 39, 178, 178, 178, 178, 117, 117, 117, 117, 9, 9, 9, 9, 131, 131, 131, 131, 44, 44, 44, 44, 26, 26, 26, 26, 27, 27, 27, 27, 110, 110, 110, 110, 90, 90, 90, 90, 160, 160, 160, 160, 82, 82, 82, 82, 59, 59, 59, 59, 214, 214, 214, 214, 179, 179, 179, 179, 41, 41, 41, 41, 227, 227, 227, 227, 47, 47, 47, 47, 132, 132, 132, 132, 83, 83, 83, 83, 209, 209, 209, 209, 0, 0, 0, 0, 237, 237, 237, 237, 32, 32, 32, 32, 252, 252, 252, 252, 177, 177, 177, 177, 91, 91, 91, 91, 106, 106, 106, 106, 203, 203, 203, 203, 190, 190, 190, 190, 57, 57, 57, 57, 74, 74, 74, 74, 76, 76, 76, 76, 88, 88, 88, 88, 207, 207, 207, 207, 208, 208, 208, 208, 239, 239, 239, 239, 170, 170, 170, 170, 251, 251, 251, 251, 67, 67, 67, 67, 77, 77, 77, 77, 51, 51, 51, 51, 133, 133, 133, 133, 69, 69, 69, 69, 249, 249, 249, 249, 2, 2, 2, 2, 127, 127, 127, 127, 80, 80, 80, 80, 60, 60, 60, 60, 159, 159, 159, 159, 168, 168, 168, 168, 81, 81, 81, 81, 163, 163, 163, 163, 64, 64, 64, 64, 143, 143, 143, 143, 146, 146, 146, 146, 157, 157, 157, 157, 56, 56, 56, 56, 245, 245, 245, 245, 188, 188, 188, 188, 182, 182, 182, 182, 218, 218, 218, 218, 33, 33, 33, 33, 16, 16, 16, 16, 255, 255, 255, 255, 243, 243, 243, 243, 210, 210, 210, 210, 205, 205, 205, 205, 12, 12, 12, 12, 19, 19, 19, 19, 236, 236, 236, 236, 95, 95, 95, 95, 151, 151, 151, 151, 68, 68, 68, 68, 23, 23, 23, 23, 196, 196, 196, 196, 167, 167, 167, 167, 126, 126, 126, 126, 61, 61, 61, 61, 100, 100, 100, 100, 93, 93, 93, 93, 25, 25, 25, 25, 115, 115, 115, 115, 96, 96, 96, 96, 129, 129, 129, 129, 79, 79, 79, 79, 220, 220, 220, 220, 34, 34, 34, 34, 42, 42, 42, 42, 144, 144, 144, 144, 136, 136, 136, 136, 70, 70, 70, 70, 238, 238, 238, 238, 184, 184, 184, 184, 20, 20, 20, 20, 222, 222, 222, 222, 94, 94, 94, 94, 11, 11, 11, 11, 219, 219, 219, 219, 224, 224, 224, 224, 50, 50, 50, 50, 58, 58, 58, 58, 10, 10, 10, 10, 73, 73, 73, 73, 6, 6, 6, 6, 36, 36, 36, 36, 92, 92, 92, 92, 194, 194, 194, 194, 211, 211, 211, 211, 172, 172, 172, 172, 98, 98, 98, 98, 145, 145, 145, 145, 149, 149, 149, 149, 228, 228, 228, 228, 121, 121, 121, 121, 231, 231, 231, 231, 200, 200, 200, 200, 55, 55, 55, 55, 109, 109, 109, 109, 141, 141, 141, 141, 213, 213, 213, 213, 78, 78, 78, 78, 169, 169, 169, 169, 108, 108, 108, 108, 86, 86, 86, 86, 244, 244, 244, 244, 234, 234, 234, 234, 101, 101, 101, 101, 122, 122, 122, 122, 174, 174, 174, 174, 8, 8, 8, 8, 186, 186, 186, 186, 120, 120, 120, 120, 37, 37, 37, 37, 46, 46, 46, 46, 28, 28, 28, 28, 166, 166, 166, 166, 180, 180, 180, 180, 198, 198, 198, 198, 232, 232, 232, 232, 221, 221, 221, 221, 116, 116, 116, 116, 31, 31, 31, 31, 75, 75, 75, 75, 189, 189, 189, 189, 139, 139, 139, 139, 138, 138, 138, 138, 112, 112, 112, 112, 62, 62, 62, 62, 181, 181, 181, 181, 102, 102, 102, 102, 72, 72, 72, 72, 3, 3, 3, 3, 246, 246, 246, 246, 14, 14, 14, 14, 97, 97, 97, 97, 53, 53, 53, 53, 87, 87, 87, 87, 185, 185, 185, 185, 134, 134, 134, 134, 193, 193, 193, 193, 29, 29, 29, 29, 158, 158, 158, 158, 225, 225, 225, 225, 248, 248, 248, 248, 152, 152, 152, 152, 17, 17, 17, 17, 105, 105, 105, 105, 217, 217, 217, 217, 142, 142, 142, 142, 148, 148, 148, 148, 155, 155, 155, 155, 30, 30, 30, 30, 135, 135, 135, 135, 233, 233, 233, 233, 206, 206, 206, 206, 85, 85, 85, 85, 40, 40, 40, 40, 223, 223, 223, 223, 140, 140, 140, 140, 161, 161, 161, 161, 137, 137, 137, 137, 13, 13, 13, 13, 191, 191, 191, 191, 230, 230, 230, 230, 66, 66, 66, 66, 104, 104, 104, 104, 65, 65, 65, 65, 153, 153, 153, 153, 45, 45, 45, 45, 15, 15, 15, 15, 176, 176, 176, 176, 84, 84, 84, 84, 187, 187, 187, 187, 22, 22, 22, 22};
.const .align 8 .b8 td0[1024] = {80, 167, 244, 81, 83, 101, 65, 126, 195, 164, 23, 26, 150, 94, 39, 58, 203, 107, 171, 59, 241, 69, 157, 31, 171, 88, 250, 172, 147, 3, 227, 75, 85, 250, 48, 32, 246, 109, 118, 173, 145, 118, 204, 136, 37, 76, 2, 245, 252, 215, 229, 79, 215, 203, 42, 197, 128, 68, 53, 38, 143, 163, 98, 181, 73, 90, 177, 222, 103, 27, 186, 37, 152, 14, 234, 69, 225, 192, 254, 93, 2, 117, 47, 195, 18, 240, 76, 129, 163, 151, 70, 141, 198, 249, 211, 107, 231, 95, 143, 3, 149, 156, 146, 21, 235, 122, 109, 191, 218, 89, 82, 149, 45, 131, 190, 212, 211, 33, 116, 88, 41, 105, 224, 73, 68, 200, 201, 142, 106, 137, 194, 117, 120, 121, 142, 244, 107, 62, 88, 153, 221, 113, 185, 39, 182, 79, 225, 190, 23, 173, 136, 240, 102, 172, 32, 201, 180, 58, 206, 125, 24, 74, 223, 99, 130, 49, 26, 229, 96, 51, 81, 151, 69, 127, 83, 98, 224, 119, 100, 177, 132, 174, 107, 187, 28, 160, 129, 254, 148, 43, 8, 249, 88, 104, 72, 112, 25, 253, 69, 143, 135, 108, 222, 148, 183, 248, 123, 82, 35, 211, 115, 171, 226, 2, 75, 114, 87, 143, 31, 227, 42, 171, 85, 102, 7, 40, 235, 178, 3, 194, 181, 47, 154, 123, 197, 134, 165, 8, 55, 211, 242, 135, 40, 48, 178, 165, 191, 35, 186, 106, 3, 2, 92, 130, 22, 237, 43, 28, 207, 138, 146, 180, 121, 167, 240, 242, 7, 243, 161, 226, 105, 78, 205, 244, 218, 101, 213, 190, 5, 6, 31, 98, 52, 209, 138, 254, 166, 196, 157, 83, 46, 52, 160, 85, 243, 162, 50, 225, 138, 5, 117, 235, 246, 164, 57, 236, 131, 11, 170, 239, 96, 64, 6, 159, 113, 94, 81, 16, 110, 189, 249, 138, 33, 62, 61, 6, 221, 150, 174, 5, 62, 221, 70, 189, 230, 77, 181, 141, 84, 145, 5, 93, 196, 113, 111, 212, 6, 4, 255, 21, 80, 96, 36, 251, 152, 25, 151, 233, 189, 214, 204, 67, 64, 137, 119, 158, 217, 103, 189, 66, 232, 176, 136, 139, 137, 7, 56, 91, 25, 231, 219, 238, 200, 121, 71, 10, 124, 161, 233, 15, 66, 124, 201, 30, 132, 248, 0, 0, 0, 0, 131, 134, 128, 9, 72, 237, 43, 50, 172, 112, 17, 30, 78, 114, 90, 108, 251, 255, 14, 253, 86, 56, 133, 15, 30, 213, 174, 61, 39, 57, 45, 54, 100, 217, 15, 10, 33, 166, 92, 104, 209, 84, 91, 155, 58, 46, 54, 36, 177, 103, 10, 12, 15, 231, 87, 147, 210, 150, 238, 180, 158, 145, 155, 27, 79, 197, 192, 128, 162, 32, 220, 97, 105, 75, 119, 90, 22, 26, 18, 28, 10, 186, 147, 226, 229, 42, 160, 192, 67, 224, 34, 60, 29, 23, 27, 18, 11, 13, 9, 14, 173, 199, 139, 242, 185, 168, 182, 45, 200, 169, 30, 20, 133, 25, 241, 87, 76, 7, 117, 175, 187, 221, 153, 238, 253, 96, 127, 163, 159, 38, 1, 247, 188, 245, 114, 92, 197, 59, 102, 68, 52, 126, 251, 91, 118, 41, 67, 139, 220, 198, 35, 203, 104, 252, 237, 182, 99, 241, 228, 184, 202, 220, 49, 215, 16, 133, 99, 66, 64, 34, 151, 19, 32, 17, 198, 132, 125, 36, 74, 133, 248, 61, 187, 210, 17, 50, 249, 174, 109, 161, 41, 199, 75, 47, 158, 29, 243, 48, 178, 220, 236, 82, 134, 13, 208, 227, 193, 119, 108, 22, 179, 43, 153, 185, 112, 169, 250, 72, 148, 17, 34, 100, 233, 71, 196, 140, 252, 168, 26, 63, 240, 160, 216, 44, 125, 86, 239, 144, 51, 34, 199, 78, 73, 135, 193, 209, 56, 217, 254, 162, 202, 140, 54, 11, 212, 152, 207, 129, 245, 166, 40, 222, 122, 165, 38, 142, 183, 218, 164, 191, 173, 63, 228, 157, 58, 44, 13, 146, 120, 80, 155, 204, 95, 106, 98, 70, 126, 84, 194, 19, 141, 246, 232, 184, 216, 144, 94, 247, 57, 46, 245, 175, 195, 130, 190, 128, 93, 159, 124, 147, 208, 105, 169, 45, 213, 111, 179, 18, 37, 207, 59, 153, 172, 200, 167, 125, 24, 16, 110, 99, 156, 232, 123, 187, 59, 219, 9, 120, 38, 205, 244, 24, 89, 110, 1, 183, 154, 236, 168, 154, 79, 131, 101, 110, 149, 230, 126, 230, 255, 170, 8, 207, 188, 33, 230, 232, 21, 239, 217, 155, 231, 186, 206, 54, 111, 74, 212, 9, 159, 234, 214, 124, 176, 41, 175, 178, 164, 49, 49, 35, 63, 42, 48, 148, 165, 198, 192, 102, 162, 53, 55, 188, 78, 116, 166, 202, 130, 252, 176, 208, 144, 224, 21, 216, 167, 51, 74, 152, 4, 241, 247, 218, 236, 65, 14, 80, 205, 127, 47, 246, 145, 23, 141, 214, 77, 118, 77, 176, 239, 67, 84, 77, 170, 204, 223, 4, 150, 228, 227, 181, 209, 158, 27, 136, 106, 76, 184, 31, 44, 193, 127, 81, 101, 70, 4, 234, 94, 157, 93, 53, 140, 1, 115, 116, 135, 250, 46, 65, 11, 251, 90, 29, 103, 179, 82, 210, 219, 146, 51, 86, 16, 233, 19, 71, 214, 109, 140, 97, 215, 154, 122, 12, 161, 55, 142, 20, 248, 89, 137, 60, 19, 235, 238, 39, 169, 206, 53, 201, 97, 183, 237, 229, 28, 225, 60, 177, 71, 122, 89, 223, 210, 156, 63, 115, 242, 85, 121, 206, 20, 24, 191, 55, 199, 115, 234, 205, 247, 83, 91, 170, 253, 95, 20, 111, 61, 223, 134, 219, 68, 120, 129, 243, 175, 202, 62, 196, 104, 185, 44, 52, 36, 56, 95, 64, 163, 194, 114, 195, 29, 22, 12, 37, 226, 188, 139, 73, 60, 40, 65, 149, 13, 255, 113, 1, 168, 57, 222, 179, 12, 8, 156, 228, 180, 216, 144, 193, 86, 100, 97, 132, 203, 123, 112, 182, 50, 213, 116, 92, 108, 72, 66, 87, 184, 208};
.const .align 8 .b8 td1[1024] = {167, 244, 81, 80, 101, 65, 126, 83, 164, 23, 26, 195, 94, 39, 58, 150, 107, 171, 59, 203, 69, 157, 31, 241, 88, 250, 172, 171, 3, 227, 75, 147, 250, 48, 32, 85, 109, 118, 173, 246, 118, 204, 136, 145, 76, 2, 245, 37, 215, 229, 79, 252, 203, 42, 197, 215, 68, 53, 38, 128, 163, 98, 181, 143, 90, 177, 222, 73, 27, 186, 37, 103, 14, 234, 69, 152, 192, 254, 93, 225, 117, 47, 195, 2, 240, 76, 129, 18, 151, 70, 141, 163, 249, 211, 107, 198, 95, 143, 3, 231, 156, 146, 21, 149, 122, 109, 191, 235, 89, 82, 149, 218, 131, 190, 212, 45, 33, 116, 88, 211, 105, 224, 73, 41, 200, 201, 142, 68, 137, 194, 117, 106, 121, 142, 244, 120, 62, 88, 153, 107, 113, 185, 39, 221, 79, 225, 190, 182, 173, 136, 240, 23, 172, 32, 201, 102, 58, 206, 125, 180, 74, 223, 99, 24, 49, 26, 229, 130, 51, 81, 151, 96, 127, 83, 98, 69, 119, 100, 177, 224, 174, 107, 187, 132, 160, 129, 254, 28, 43, 8, 249, 148, 104, 72, 112, 88, 253, 69, 143, 25, 108, 222, 148, 135, 248, 123, 82, 183, 211, 115, 171, 35, 2, 75, 114, 226, 143, 31, 227, 87, 171, 85, 102, 42, 40, 235, 178, 7, 194, 181, 47, 3, 123, 197, 134, 154, 8, 55, 211, 165, 135, 40, 48, 242, 165, 191, 35, 178, 106, 3, 2, 186, 130, 22, 237, 92, 28, 207, 138, 43, 180, 121, 167, 146, 242, 7, 243, 240, 226, 105, 78, 161, 244, 218, 101, 205, 190, 5, 6, 213, 98, 52, 209, 31, 254, 166, 196, 138, 83, 46, 52, 157, 85, 243, 162, 160, 225, 138, 5, 50, 235, 246, 164, 117, 236, 131, 11, 57, 239, 96, 64, 170, 159, 113, 94, 6, 16, 110, 189, 81, 138, 33, 62, 249, 6, 221, 150, 61, 5, 62, 221, 174, 189, 230, 77, 70, 141, 84, 145, 181, 93, 196, 113, 5, 212, 6, 4, 111, 21, 80, 96, 255, 251, 152, 25, 36, 233, 189, 214, 151, 67, 64, 137, 204, 158, 217, 103, 119, 66, 232, 176, 189, 139, 137, 7, 136, 91, 25, 231, 56, 238, 200, 121, 219, 10, 124, 161, 71, 15, 66, 124, 233, 30, 132, 248, 201, 0, 0, 0, 0, 134, 128, 9, 131, 237, 43, 50, 72, 112, 17, 30, 172, 114, 90, 108, 78, 255, 14, 253, 251, 56, 133, 15, 86, 213, 174, 61, 30, 57, 45, 54, 39, 217, 15, 10, 100, 166, 92, 104, 33, 84, 91, 155, 209, 46, 54, 36, 58, 103, 10, 12, 177, 231, 87, 147, 15, 150, 238, 180, 210, 145, 155, 27, 158, 197, 192, 128, 79, 32, 220, 97, 162, 75, 119, 90, 105, 26, 18, 28, 22, 186, 147, 226, 10, 42, 160, 192, 229, 224, 34, 60, 67, 23, 27, 18, 29, 13, 9, 14, 11, 199, 139, 242, 173, 168, 182, 45, 185, 169, 30, 20, 200, 25, 241, 87, 133, 7, 117, 175, 76, 221, 153, 238, 187, 96, 127, 163, 253, 38, 1, 247, 159, 245, 114, 92, 188, 59, 102, 68, 197, 126, 251, 91, 52, 41, 67, 139, 118, 198, 35, 203, 220, 252, 237, 182, 104, 241, 228, 184, 99, 220, 49, 215, 202, 133, 99, 66, 16, 34, 151, 19, 64, 17, 198, 132, 32, 36, 74, 133, 125, 61, 187, 210, 248, 50, 249, 174, 17, 161, 41, 199, 109, 47, 158, 29, 75, 48, 178, 220, 243, 82, 134, 13, 236, 227, 193, 119, 208, 22, 179, 43, 108, 185, 112, 169, 153, 72, 148, 17, 250, 100, 233, 71, 34, 140, 252, 168, 196, 63, 240, 160, 26, 44, 125, 86, 216, 144, 51, 34, 239, 78, 73, 135, 199, 209, 56, 217, 193, 162, 202, 140, 254, 11, 212, 152, 54, 129, 245, 166, 207, 222, 122, 165, 40, 142, 183, 218, 38, 191, 173, 63, 164, 157, 58, 44, 228, 146, 120, 80, 13, 204, 95, 106, 155, 70, 126, 84, 98, 19, 141, 246, 194, 184, 216, 144, 232, 247, 57, 46, 94, 175, 195, 130, 245, 128, 93, 159, 190, 147, 208, 105, 124, 45, 213, 111, 169, 18, 37, 207, 179, 153, 172, 200, 59, 125, 24, 16, 167, 99, 156, 232, 110, 187, 59, 219, 123, 120, 38, 205, 9, 24, 89, 110, 244, 183, 154, 236, 1, 154, 79, 131, 168, 110, 149, 230, 101, 230, 255, 170, 126, 207, 188, 33, 8, 232, 21, 239, 230, 155, 231, 186, 217, 54, 111, 74, 206, 9, 159, 234, 212, 124, 176, 41, 214, 178, 164, 49, 175, 35, 63, 42, 49, 148, 165, 198, 48, 102, 162, 53, 192, 188, 78, 116, 55, 202, 130, 252, 166, 208, 144, 224, 176, 216, 167, 51, 21, 152, 4, 241, 74, 218, 236, 65, 247, 80, 205, 127, 14, 246, 145, 23, 47, 214, 77, 118, 141, 176, 239, 67, 77, 77, 170, 204, 84, 4, 150, 228, 223, 181, 209, 158, 227, 136, 106, 76, 27, 31, 44, 193, 184, 81, 101, 70, 127, 234, 94, 157, 4, 53, 140, 1, 93, 116, 135, 250, 115, 65, 11, 251, 46, 29, 103, 179, 90, 210, 219, 146, 82, 86, 16, 233, 51, 71, 214, 109, 19, 97, 215, 154, 140, 12, 161, 55, 122, 20, 248, 89, 142, 60, 19, 235, 137, 39, 169, 206, 238, 201, 97, 183, 53, 229, 28, 225, 237, 177, 71, 122, 60, 223, 210, 156, 89, 115, 242, 85, 63, 206, 20, 24, 121, 55, 199, 115, 191, 205, 247, 83, 234, 170, 253, 95, 91, 111, 61, 223, 20, 219, 68, 120, 134, 243, 175, 202, 129, 196, 104, 185, 62, 52, 36, 56, 44, 64, 163, 194, 95, 195, 29, 22, 114, 37, 226, 188, 12, 73, 60, 40, 139, 149, 13, 255, 65, 1, 168, 57, 113, 179, 12, 8, 222, 228, 180, 216, 156, 193, 86, 100, 144, 132, 203, 123, 97, 182, 50, 213, 112, 92, 108, 72, 116, 87, 184, 208, 66};
.const .align 8 .b8 td2[1024] = {244, 81, 80, 167, 65, 126, 83, 101, 23, 26, 195, 164, 39, 58, 150, 94, 171, 59, 203, 107, 157, 31, 241, 69, 250, 172, 171, 88, 227, 75, 147, 3, 48, 32, 85, 250, 118, 173, 246, 109, 204, 136, 145, 118, 2, 245, 37, 76, 229, 79, 252, 215, 42, 197, 215, 203, 53, 38, 128, 68, 98, 181, 143, 163, 177, 222, 73, 90, 186, 37, 103, 27, 234, 69, 152, 14, 254, 93, 225, 192, 47, 195, 2, 117, 76, 129, 18, 240, 70, 141, 163, 151, 211, 107, 198, 249, 143, 3, 231, 95, 146, 21, 149, 156, 109, 191, 235, 122, 82, 149, 218, 89, 190, 212, 45, 131, 116, 88, 211, 33, 224, 73, 41, 105, 201, 142, 68, 200, 194, 117, 106, 137, 142, 244, 120, 121, 88, 153, 107, 62, 185, 39, 221, 113, 225, 190, 182, 79, 136, 240, 23, 173, 32, 201, 102, 172, 206, 125, 180, 58, 223, 99, 24, 74, 26, 229, 130, 49, 81, 151, 96, 51, 83, 98, 69, 127, 100, 177, 224, 119, 107, 187, 132, 174, 129, 254, 28, 160, 8, 249, 148, 43, 72, 112, 88, 104, 69, 143, 25, 253, 222, 148, 135, 108, 123, 82, 183, 248, 115, 171, 35, 211, 75, 114, 226, 2, 31, 227, 87, 143, 85, 102, 42, 171, 235, 178, 7, 40, 181, 47, 3, 194, 197, 134, 154, 123, 55, 211, 165, 8, 40, 48, 242, 135, 191, 35, 178, 165, 3, 2, 186, 106, 22, 237, 92, 130, 207, 138, 43, 28, 121, 167, 146, 180, 7, 243, 240, 242, 105, 78, 161, 226, 218, 101, 205, 244, 5, 6, 213, 190, 52, 209, 31, 98, 166, 196, 138, 254, 46, 52, 157, 83, 243, 162, 160, 85, 138, 5, 50, 225, 246, 164, 117, 235, 131, 11, 57, 236, 96, 64, 170, 239, 113, 94, 6, 159, 110, 189, 81, 16, 33, 62, 249, 138, 221, 150, 61, 6, 62, 221, 174, 5, 230, 77, 70, 189, 84, 145, 181, 141, 196, 113, 5, 93, 6, 4, 111, 212, 80, 96, 255, 21, 152, 25, 36, 251, 189, 214, 151, 233, 64, 137, 204, 67, 217, 103, 119, 158, 232, 176, 189, 66, 137, 7, 136, 139, 25, 231, 56, 91, 200, 121, 219, 238, 124, 161, 71, 10, 66, 124, 233, 15, 132, 248, 201, 30, 0, 0, 0, 0, 128, 9, 131, 134, 43, 50, 72, 237, 17, 30, 172, 112, 90, 108, 78, 114, 14, 253, 251, 255, 133, 15, 86, 56, 174, 61, 30, 213, 45, 54, 39, 57, 15, 10, 100, 217, 92, 104, 33, 166, 91, 155, 209, 84, 54, 36, 58, 46, 10, 12, 177, 103, 87, 147, 15, 231, 238, 180, 210, 150, 155, 27, 158, 145, 192, 128, 79, 197, 220, 97, 162, 32, 119, 90, 105, 75, 18, 28, 22, 26, 147, 226, 10, 186, 160, 192, 229, 42, 34, 60, 67, 224, 27, 18, 29, 23, 9, 14, 11, 13, 139, 242, 173, 199, 182, 45, 185, 168, 30, 20, 200, 169, 241, 87, 133, 25, 117, 175, 76, 7, 153, 238, 187, 221, 127, 163, 253, 96, 1, 247, 159, 38, 114, 92, 188, 245, 102, 68, 197, 59, 251, 91, 52, 126, 67, 139, 118, 41, 35, 203, 220, 198, 237, 182, 104, 252, 228, 184, 99, 241, 49, 215, 202, 220, 99, 66, 16, 133, 151, 19, 64, 34, 198, 132, 32, 17, 74, 133, 125, 36, 187, 210, 248, 61, 249, 174, 17, 50, 41, 199, 109, 161, 158, 29, 75, 47, 178, 220, 243, 48, 134, 13, 236, 82, 193, 119, 208, 227, 179, 43, 108, 22, 112, 169, 153, 185, 148, 17, 250, 72, 233, 71, 34, 100, 252, 168, 196, 140, 240, 160, 26, 63, 125, 86, 216, 44, 51, 34, 239, 144, 73, 135, 199, 78, 56, 217, 193, 209, 202, 140, 254, 162, 212, 152, 54, 11, 245, 166, 207, 129, 122, 165, 40, 222, 183, 218, 38, 142, 173, 63, 164, 191, 58, 44, 228, 157, 120, 80, 13, 146, 95, 106, 155, 204, 126, 84, 98, 70, 141, 246, 194, 19, 216, 144, 232, 184, 57, 46, 94, 247, 195, 130, 245, 175, 93, 159, 190, 128, 208, 105, 124, 147, 213, 111, 169, 45, 37, 207, 179, 18, 172, 200, 59, 153, 24, 16, 167, 125, 156, 232, 110, 99, 59, 219, 123, 187, 38, 205, 9, 120, 89, 110, 244, 24, 154, 236, 1, 183, 79, 131, 168, 154, 149, 230, 101, 110, 255, 170, 126, 230, 188, 33, 8, 207, 21, 239, 230, 232, 231, 186, 217, 155, 111, 74, 206, 54, 159, 234, 212, 9, 176, 41, 214, 124, 164, 49, 175, 178, 63, 42, 49, 35, 165, 198, 48, 148, 162, 53, 192, 102, 78, 116, 55, 188, 130, 252, 166, 202, 144, 224, 176, 208, 167, 51, 21, 216, 4, 241, 74, 152, 236, 65, 247, 218, 205, 127, 14, 80, 145, 23, 47, 246, 77, 118, 141, 214, 239, 67, 77, 176, 170, 204, 84, 77, 150, 228, 223, 4, 209, 158, 227, 181, 106, 76, 27, 136, 44, 193, 184, 31, 101, 70, 127, 81, 94, 157, 4, 234, 140, 1, 93, 53, 135, 250, 115, 116, 11, 251, 46, 65, 103, 179, 90, 29, 219, 146, 82, 210, 16, 233, 51, 86, 214, 109, 19, 71, 215, 154, 140, 97, 161, 55, 122, 12, 248, 89, 142, 20, 19, 235, 137, 60, 169, 206, 238, 39, 97, 183, 53, 201, 28, 225, 237, 229, 71, 122, 60, 177, 210, 156, 89, 223, 242, 85, 63, 115, 20, 24, 121, 206, 199, 115, 191, 55, 247, 83, 234, 205, 253, 95, 91, 170, 61, 223, 20, 111, 68, 120, 134, 219, 175, 202, 129, 243, 104, 185, 62, 196, 36, 56, 44, 52, 163, 194, 95, 64, 29, 22, 114, 195, 226, 188, 12, 37, 60, 40, 139, 73, 13, 255, 65, 149, 168, 57, 113, 1, 12, 8, 222, 179, 180, 216, 156, 228, 86, 100, 144, 193, 203, 123, 97, 132, 50, 213, 112, 182, 108, 72, 116, 92, 184, 208, 66, 87};
.const .align 8 .b8 td3[1024] = {81, 80, 167, 244, 126, 83, 101, 65, 26, 195, 164, 23, 58, 150, 94, 39, 59, 203, 107, 171, 31, 241, 69, 157, 172, 171, 88, 250, 75, 147, 3, 227, 32, 85, 250, 48, 173, 246, 109, 118, 136, 145, 118, 204, 245, 37, 76, 2, 79, 252, 215, 229, 197, 215, 203, 42, 38, 128, 68, 53, 181, 143, 163, 98, 222, 73, 90, 177, 37, 103, 27, 186, 69, 152, 14, 234, 93, 225, 192, 254, 195, 2, 117, 47, 129, 18, 240, 76, 141, 163, 151, 70, 107, 198, 249, 211, 3, 231, 95, 143, 21, 149, 156, 146, 191, 235, 122, 109, 149, 218, 89, 82, 212, 45, 131, 190, 88, 211, 33, 116, 73, 41, 105, 224, 142, 68, 200, 201, 117, 106, 137, 194, 244, 120, 121, 142, 153, 107, 62, 88, 39, 221, 113, 185, 190, 182, 79, 225, 240, 23, 173, 136, 201, 102, 172, 32, 125, 180, 58, 206, 99, 24, 74, 223, 229, 130, 49, 26, 151, 96, 51, 81, 98, 69, 127, 83, 177, 224, 119, 100, 187, 132, 174, 107, 254, 28, 160, 129, 249, 148, 43, 8, 112, 88, 104, 72, 143, 25, 253, 69, 148, 135, 108, 222, 82, 183, 248, 123, 171, 35, 211, 115, 114, 226, 2, 75, 227, 87, 143, 31, 102, 42, 171, 85, 178, 7, 40, 235, 47, 3, 194, 181, 134, 154, 123, 197, 211, 165, 8, 55, 48, 242, 135, 40, 35, 178, 165, 191, 2, 186, 106, 3, 237, 92, 130, 22, 138, 43, 28, 207, 167, 146, 180, 121, 243, 240, 242, 7, 78, 161, 226, 105, 101, 205, 244, 218, 6, 213, 190, 5, 209, 31, 98, 52, 196, 138, 254, 166, 52, 157, 83, 46, 162, 160, 85, 243, 5, 50, 225, 138, 164, 117, 235, 246, 11, 57, 236, 131, 64, 170, 239, 96, 94, 6, 159, 113, 189, 81, 16, 110, 62, 249, 138, 33, 150, 61, 6, 221, 221, 174, 5, 62, 77, 70, 189, 230, 145, 181, 141, 84, 113, 5, 93, 196, 4, 111, 212, 6, 96, 255, 21, 80, 25, 36, 251, 152, 214, 151, 233, 189, 137, 204, 67, 64, 103, 119, 158, 217, 176, 189, 66, 232, 7, 136, 139, 137, 231, 56, 91, 25, 121, 219, 238, 200, 161, 71, 10, 124, 124, 233, 15, 66, 248, 201, 30, 132, 0, 0, 0, 0, 9, 131, 134, 128, 50, 72, 237, 43, 30, 172, 112, 17, 108, 78, 114, 90, 253, 251, 255, 14, 15, 86, 56, 133, 61, 30, 213, 174, 54, 39, 57, 45, 10, 100, 217, 15, 104, 33, 166, 92, 155, 209, 84, 91, 36, 58, 46, 54, 12, 177, 103, 10, 147, 15, 231, 87, 180, 210, 150, 238, 27, 158, 145, 155, 128, 79, 197, 192, 97, 162, 32, 220, 90, 105, 75, 119, 28, 22, 26, 18, 226, 10, 186, 147, 192, 229, 42, 160, 60, 67, 224, 34, 18, 29, 23, 27, 14, 11, 13, 9, 242, 173, 199, 139, 45, 185, 168, 182, 20, 200, 169, 30, 87, 133, 25, 241, 175, 76, 7, 117, 238, 187, 221, 153, 163, 253, 96, 127, 247, 159, 38, 1, 92, 188, 245, 114, 68, 197, 59, 102, 91, 52, 126, 251, 139, 118, 41, 67, 203, 220, 198, 35, 182, 104, 252, 237, 184, 99, 241, 228, 215, 202, 220, 49, 66, 16, 133, 99, 19, 64, 34, 151, 132, 32, 17, 198, 133, 125, 36, 74, 210, 248, 61, 187, 174, 17, 50, 249, 199, 109, 161, 41, 29, 75, 47, 158, 220, 243, 48, 178, 13, 236, 82, 134, 119, 208, 227, 193, 43, 108, 22, 179, 169, 153, 185, 112, 17, 250, 72, 148, 71, 34, 100, 233, 168, 196, 140, 252, 160, 26, 63, 240, 86, 216, 44, 125, 34, 239, 144, 51, 135, 199, 78, 73, 217, 193, 209, 56, 140, 254, 162, 202, 152, 54, 11, 212, 166, 207, 129, 245, 165, 40, 222, 122, 218, 38, 142, 183, 63, 164, 191, 173, 44, 228, 157, 58, 80, 13, 146, 120, 106, 155, 204, 95, 84, 98, 70, 126, 246, 194, 19, 141, 144, 232, 184, 216, 46, 94, 247, 57, 130, 245, 175, 195, 159, 190, 128, 93, 105, 124, 147, 208, 111, 169, 45, 213, 207, 179, 18, 37, 200, 59, 153, 172, 16, 167, 125, 24, 232, 110, 99, 156, 219, 123, 187, 59, 205, 9, 120, 38, 110, 244, 24, 89, 236, 1, 183, 154, 131, 168, 154, 79, 230, 101, 110, 149, 170, 126, 230, 255, 33, 8, 207, 188, 239, 230, 232, 21, 186, 217, 155, 231, 74, 206, 54, 111, 234, 212, 9, 159, 41, 214, 124, 176, 49, 175, 178, 164, 42, 49, 35, 63, 198, 48, 148, 165, 53, 192, 102, 162, 116, 55, 188, 78, 252, 166, 202, 130, 224, 176, 208, 144, 51, 21, 216, 167, 241, 74, 152, 4, 65, 247, 218, 236, 127, 14, 80, 205, 23, 47, 246, 145, 118, 141, 214, 77, 67, 77, 176, 239, 204, 84, 77, 170, 228, 223, 4, 150, 158, 227, 181, 209, 76, 27, 136, 106, 193, 184, 31, 44, 70, 127, 81, 101, 157, 4, 234, 94, 1, 93, 53, 140, 250, 115, 116, 135, 251, 46, 65, 11, 179, 90, 29, 103, 146, 82, 210, 219, 233, 51, 86, 16, 109, 19, 71, 214, 154, 140, 97, 215, 55, 122, 12, 161, 89, 142, 20, 248, 235, 137, 60, 19, 206, 238, 39, 169, 183, 53, 201, 97, 225, 237, 229, 28, 122, 60, 177, 71, 156, 89, 223, 210, 85, 63, 115, 242, 24, 121, 206, 20, 115, 191, 55, 199, 83, 234, 205, 247, 95, 91, 170, 253, 223, 20, 111, 61, 120, 134, 219, 68, 202, 129, 243, 175, 185, 62, 196, 104, 56, 44, 52, 36, 194, 95, 64, 163, 22, 114, 195, 29, 188, 12, 37, 226, 40, 139, 73, 60, 255, 65, 149, 13, 57, 113, 1, 168, 8, 222, 179, 12, 216, 156, 228, 180, 100, 144, 193, 86, 123, 97, 132, 203, 213, 112, 182, 50, 72, 116, 92, 108, 208, 66, 87, 184};
.const .align 8 .b8 td4[1024] = {82, 82, 82, 82, 9, 9, 9, 9, 106, 106, 106, 106, 213, 213, 213, 213, 48, 48, 48, 48, 54, 54, 54, 54, 165, 165, 165, 165, 56, 56, 56, 56, 191, 191, 191, 191, 64, 64, 64, 64, 163, 163, 163, 163, 158, 158, 158, 158, 129, 129, 129, 129, 243, 243, 243, 243, 215, 215, 215, 215, 251, 251, 251, 251, 124, 124, 124, 124, 227, 227, 227, 227, 57, 57, 57, 57, 130, 130, 130, 130, 155, 155, 155, 155, 47, 47, 47, 47, 255, 255, 255, 255, 135, 135, 135, 135, 52, 52, 52, 52, 142, 142, 142, 142, 67, 67, 67, 67, 68, 68, 68, 68, 196, 196, 196, 196, 222, 222, 222, 222, 233, 233, 233, 233, 203, 203, 203, 203, 84, 84, 84, 84, 123, 123, 123, 123, 148, 148, 148, 148, 50, 50, 50, 50, 166, 166, 166, 166, 194, 194, 194, 194, 35, 35, 35, 35, 61, 61, 61, 61, 238, 238, 238, 238, 76, 76, 76, 76, 149, 149, 149, 149, 11, 11, 11, 11, 66, 66, 66, 66, 250, 250, 250, 250, 195, 195, 195, 195, 78, 78, 78, 78, 8, 8, 8, 8, 46, 46, 46, 46, 161, 161, 161, 161, 102, 102, 102, 102, 40, 40, 40, 40, 217, 217, 217, 217, 36, 36, 36, 36, 178, 178, 178, 178, 118, 118, 118, 118, 91, 91, 91, 91, 162, 162, 162, 162, 73, 73, 73, 73, 109, 109, 109, 109, 139, 139, 139, 139, 209, 209, 209, 209, 37, 37, 37, 37, 114, 114, 114, 114, 248, 248, 248, 248, 246, 246, 246, 246, 100, 100, 100, 100, 134, 134, 134, 134, 104, 104, 104, 104, 152, 152, 152, 152, 22, 22, 22, 22, 212, 212, 212, 212, 164, 164, 164, 164, 92, 92, 92, 92, 204, 204, 204, 204, 93, 93, 93, 93, 101, 101, 101, 101, 182, 182, 182, 182, 146, 146, 146, 146, 108, 108, 108, 108, 112, 112, 112, 112, 72, 72, 72, 72, 80, 80, 80, 80, 253, 253, 253, 253, 237, 237, 237, 237, 185, 185, 185, 185, 218, 218, 218, 218, 94, 94, 94, 94, 21, 21, 21, 21, 70, 70, 70, 70, 87, 87, 87, 87, 167, 167, 167, 167, 141, 141, 141, 141, 157, 157, 157, 157, 132, 132, 132, 132, 144, 144, 144, 144, 216, 216, 216, 216, 171, 171, 171, 171, 0, 0, 0, 0, 140, 140, 140, 140, 188, 188, 188, 188, 211, 211, 211, 211, 10, 10, 10, 10, 247, 247, 247, 247, 228, 228, 228, 228, 88, 88, 88, 88, 5, 5, 5, 5, 184, 184, 184, 184, 179, 179, 179, 179, 69, 69, 69, 69, 6, 6, 6, 6, 208, 208, 208, 208, 44, 44, 44, 44, 30, 30, 30, 30, 143, 143, 143, 143, 202, 202, 202, 202, 63, 63, 63, 63, 15, 15, 15, 15, 2, 2, 2, 2, 193, 193, 193, 193, 175, 175, 175, 175, 189, 189, 189, 189, 3, 3, 3, 3, 1, 1, 1, 1, 19, 19, 19, 19, 138, 138, 138, 138, 107, 107, 107, 107, 58, 58, 58, 58, 145, 145, 145, 145, 17, 17, 17, 17, 65, 65, 65, 65, 79, 79, 79, 79, 103, 103, 103, 103, 220, 220, 220, 220, 234, 234, 234, 234, 151, 151, 151, 151, 242, 242, 242, 242, 207, 207, 207, 207, 206, 206, 206, 206, 240, 240, 240, 240, 180, 180, 180, 180, 230, 230, 230, 230, 115, 115, 115, 115, 150, 150, 150, 150, 172, 172, 172, 172, 116, 116, 116, 116, 34, 34, 34, 34, 231, 231, 231, 231, 173, 173, 173, 173, 53, 53, 53, 53, 133, 133, 133, 133, 226, 226, 226, 226, 249, 249, 249, 249, 55, 55, 55, 55, 232, 232, 232, 232, 28, 28, 28, 28, 117, 117, 117, 117, 223, 223, 223, 223, 110, 110, 110, 110, 71, 71, 71, 71, 241, 241, 241, 241, 26, 26, 26, 26, 113, 113, 113, 113, 29, 29, 29, 29, 41, 41, 41, 41, 197, 197, 197, 197, 137, 137, 137, 137, 111, 111, 111, 111, 183, 183, 183, 183, 98, 98, 98, 98, 14, 14, 14, 14, 170, 170, 170, 170, 24, 24, 24, 24, 190, 190, 190, 190, 27, 27, 27, 27, 252, 252, 252, 252, 86, 86, 86, 86, 62, 62, 62, 62, 75, 75, 75, 75, 198, 198, 198, 198, 210, 210, 210, 210, 121, 121, 121, 121, 32, 32, 32, 32, 154, 154, 154, 154, 219, 219, 219, 219, 192, 192, 192, 192, 254, 254, 254, 254, 120, 120, 120, 120, 205, 205, 205, 205, 90, 90, 90, 90, 244, 244, 244, 244, 31, 31, 31, 31, 221, 221, 221, 221, 168, 168, 168, 168, 51, 51, 51, 51, 136, 136, 136, 136, 7, 7, 7, 7, 199, 199, 199, 199, 49, 49, 49, 49, 177, 177, 177, 177, 18, 18, 18, 18, 16, 16, 16, 16, 89, 89, 89, 89, 39, 39, 39, 39, 128, 128, 128, 128, 236, 236, 236, 236, 95, 95, 95, 95, 96, 96, 96, 96, 81, 81, 81, 81, 127, 127, 127, 127, 169, 169, 169, 169, 25, 25, 25, 25, 181, 181, 181, 181, 74, 74, 74, 74, 13, 13, 13, 13, 45, 45, 45, 45, 229, 229, 229, 229, 122, 122, 122, 122, 159, 159, 159, 159, 147, 147, 147, 147, 201, 201, 201, 201, 156, 156, 156, 156, 239, 239, 239, 239, 160, 160, 160, 160, 224, 224, 224, 224, 59, 59, 59, 59, 77, 77, 77, 77, 174, 174, 174, 174, 42, 42, 42, 42, 245, 245, 245, 245, 176, 176, 176, 176, 200, 200, 200, 200, 235, 235, 235, 235, 187, 187, 187, 187, 60, 60, 60, 60, 131, 131, 131, 131, 83, 83, 83, 83, 153, 153, 153, 153, 97, 97, 97, 97, 23, 23, 23, 23, 43, 43, 43, 43, 4, 4, 4, 4, 126, 126, 126, 126, 186, 186, 186, 186, 119, 119, 119, 119, 214, 214, 214, 214, 38, 38, 38, 38, 225, 225, 225, 225, 105, 105, 105, 105, 20, 20, 20, 20, 99, 99, 99, 99, 85, 85, 85, 85, 33, 33, 33, 33, 12, 12, 12, 12, 125, 125, 125, 125};
.const .align 8 .b8 rcon[40] = {0, 0, 0, 1, 0, 0, 0, 2, 0, 0, 0, 4, 0, 0, 0, 8, 0, 0, 0, 16, 0, 0, 0, 32, 0, 0, 0, 64, 0, 0, 0, 128, 0, 0, 0, 27, 0, 0, 0, 54};
// m09600_comp$s_td0 has been demoted
// m09600_comp$s_td1 has been demoted
// m09600_comp$s_td2 has been demoted
// m09600_comp$s_td3 has been demoted
// m09600_comp$s_td4 has been demoted
// m09600_comp$s_te0 has been demoted
// m09600_comp$s_te1 has been demoted
// m09600_comp$s_te2 has been demoted
// m09600_comp$s_te3 has been demoted
// m09600_comp$s_te4 has been demoted

.entry gpu_decompress(
	.param .u64 .ptr .global .align 4 gpu_decompress_param_0,
	.param .u64 .ptr .global .align 4 gpu_decompress_param_1,
	.param .u64 .ptr .global .align 4 gpu_decompress_param_2,
	.param .u64 gpu_decompress_param_3
)
{
	.local .align 4 .b8 	__local_depot0[260];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<45>;


	mov.u64 	%rd44, __local_depot0;
	cvta.local.u64 	%SP, %rd44;
	ld.param.u64 	%rd6, [gpu_decompress_param_0];
	ld.param.u64 	%rd7, [gpu_decompress_param_1];
	ld.param.u64 	%rd8, [gpu_decompress_param_2];
	ld.param.u64 	%rd9, [gpu_decompress_param_3];
	add.u64 	%rd10, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd10;
	mov.u32 	%r22, %ctaid.x;
	mov.u32 	%r23, %ntid.x;
	mov.b32	%r24, %envreg3;
	mad.lo.s32 	%r25, %r22, %r23, %r24;
	mov.u32 	%r26, %tid.x;
	add.s32 	%r27, %r25, %r26;
	cvt.s64.s32	%rd2, %r27;
	setp.ge.u64	%p1, %rd2, %rd9;
	@%p1 bra 	BB0_12;

	mul.lo.s64 	%rd11, %rd2, 12;
	add.s64 	%rd12, %rd6, %rd11;
	ld.global.u32 	%r1, [%rd12];
	ld.global.u32 	%r2, [%rd12+4];
	ld.global.u32 	%r3, [%rd12+8];
	mov.u64 	%rd13, 0;
	st.local.u32 	[%rd1+4], %rd13;
	st.local.u32 	[%rd1], %rd13;
	st.local.u32 	[%rd1+12], %rd13;
	st.local.u32 	[%rd1+8], %rd13;
	st.local.u32 	[%rd1+20], %rd13;
	st.local.u32 	[%rd1+16], %rd13;
	st.local.u32 	[%rd1+28], %rd13;
	st.local.u32 	[%rd1+24], %rd13;
	st.local.u32 	[%rd1+36], %rd13;
	st.local.u32 	[%rd1+32], %rd13;
	st.local.u32 	[%rd1+44], %rd13;
	st.local.u32 	[%rd1+40], %rd13;
	st.local.u32 	[%rd1+52], %rd13;
	st.local.u32 	[%rd1+48], %rd13;
	st.local.u32 	[%rd1+60], %rd13;
	st.local.u32 	[%rd1+56], %rd13;
	st.local.u32 	[%rd1+68], %rd13;
	st.local.u32 	[%rd1+64], %rd13;
	st.local.u32 	[%rd1+76], %rd13;
	st.local.u32 	[%rd1+72], %rd13;
	st.local.u32 	[%rd1+84], %rd13;
	st.local.u32 	[%rd1+80], %rd13;
	st.local.u32 	[%rd1+92], %rd13;
	st.local.u32 	[%rd1+88], %rd13;
	st.local.u32 	[%rd1+100], %rd13;
	st.local.u32 	[%rd1+96], %rd13;
	st.local.u32 	[%rd1+108], %rd13;
	st.local.u32 	[%rd1+104], %rd13;
	st.local.u32 	[%rd1+116], %rd13;
	st.local.u32 	[%rd1+112], %rd13;
	st.local.u32 	[%rd1+124], %rd13;
	st.local.u32 	[%rd1+120], %rd13;
	st.local.u32 	[%rd1+132], %rd13;
	st.local.u32 	[%rd1+128], %rd13;
	st.local.u32 	[%rd1+140], %rd13;
	st.local.u32 	[%rd1+136], %rd13;
	st.local.u32 	[%rd1+148], %rd13;
	st.local.u32 	[%rd1+144], %rd13;
	st.local.u32 	[%rd1+156], %rd13;
	st.local.u32 	[%rd1+152], %rd13;
	st.local.u32 	[%rd1+164], %rd13;
	st.local.u32 	[%rd1+160], %rd13;
	st.local.u32 	[%rd1+172], %rd13;
	st.local.u32 	[%rd1+168], %rd13;
	st.local.u32 	[%rd1+180], %rd13;
	st.local.u32 	[%rd1+176], %rd13;
	st.local.u32 	[%rd1+188], %rd13;
	st.local.u32 	[%rd1+184], %rd13;
	st.local.u32 	[%rd1+196], %rd13;
	st.local.u32 	[%rd1+192], %rd13;
	st.local.u32 	[%rd1+204], %rd13;
	st.local.u32 	[%rd1+200], %rd13;
	st.local.u32 	[%rd1+212], %rd13;
	st.local.u32 	[%rd1+208], %rd13;
	st.local.u32 	[%rd1+220], %rd13;
	st.local.u32 	[%rd1+216], %rd13;
	st.local.u32 	[%rd1+228], %rd13;
	st.local.u32 	[%rd1+224], %rd13;
	st.local.u32 	[%rd1+236], %rd13;
	st.local.u32 	[%rd1+232], %rd13;
	st.local.u32 	[%rd1+244], %rd13;
	st.local.u32 	[%rd1+240], %rd13;
	st.local.u32 	[%rd1+252], %rd13;
	st.local.u32 	[%rd1+248], %rd13;
	setp.eq.s32	%p2, %r2, 0;
	@%p2 bra 	BB0_10;

	and.b32  	%r4, %r2, 3;
	setp.eq.s32	%p3, %r4, 0;
	mov.u32 	%r54, 0;
	@%p3 bra 	BB0_8;

	setp.eq.s32	%p4, %r4, 1;
	mov.u32 	%r50, 0;
	@%p4 bra 	BB0_7;

	setp.eq.s32	%p5, %r4, 2;
	mov.u32 	%r48, 0;
	@%p5 bra 	BB0_6;

	mul.wide.u32 	%rd14, %r1, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.u32 	%r32, [%rd15];
	st.local.u32 	[%rd1], %r32;
	add.s32 	%r1, %r1, 1;
	mov.u32 	%r48, 1;

BB0_6:
	mul.wide.u32 	%rd16, %r1, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.u32 	%r33, [%rd17];
	mul.wide.u32 	%rd18, %r48, 4;
	add.s64 	%rd19, %rd1, %rd18;
	st.local.u32 	[%rd19], %r33;
	add.s32 	%r50, %r48, 1;
	add.s32 	%r1, %r1, 1;

BB0_7:
	mul.wide.u32 	%rd20, %r1, 4;
	add.s64 	%rd21, %rd7, %rd20;
	ld.global.u32 	%r34, [%rd21];
	mul.wide.u32 	%rd22, %r50, 4;
	add.s64 	%rd23, %rd1, %rd22;
	st.local.u32 	[%rd23], %r34;
	add.s32 	%r54, %r50, 1;
	add.s32 	%r1, %r1, 1;

BB0_8:
	setp.lt.u32	%p6, %r2, 4;
	@%p6 bra 	BB0_10;

BB0_9:
	mul.wide.u32 	%rd24, %r1, 4;
	add.s64 	%rd25, %rd7, %rd24;
	ld.global.u32 	%r35, [%rd25];
	mul.wide.u32 	%rd26, %r54, 4;
	add.s64 	%rd27, %rd1, %rd26;
	st.local.u32 	[%rd27], %r35;
	add.s32 	%r36, %r1, 1;
	mul.wide.u32 	%rd28, %r36, 4;
	add.s64 	%rd29, %rd7, %rd28;
	ld.global.u32 	%r37, [%rd29];
	add.s32 	%r38, %r54, 1;
	mul.wide.u32 	%rd30, %r38, 4;
	add.s64 	%rd31, %rd1, %rd30;
	st.local.u32 	[%rd31], %r37;
	add.s32 	%r39, %r1, 2;
	mul.wide.u32 	%rd32, %r39, 4;
	add.s64 	%rd33, %rd7, %rd32;
	ld.global.u32 	%r40, [%rd33];
	add.s32 	%r41, %r54, 2;
	mul.wide.u32 	%rd34, %r41, 4;
	add.s64 	%rd35, %rd1, %rd34;
	st.local.u32 	[%rd35], %r40;
	add.s32 	%r42, %r1, 3;
	mul.wide.u32 	%rd36, %r42, 4;
	add.s64 	%rd37, %rd7, %rd36;
	ld.global.u32 	%r43, [%rd37];
	add.s32 	%r44, %r54, 3;
	mul.wide.u32 	%rd38, %r44, 4;
	add.s64 	%rd39, %rd1, %rd38;
	st.local.u32 	[%rd39], %r43;
	add.s32 	%r1, %r1, 4;
	add.s32 	%r54, %r54, 4;
	setp.lt.u32	%p7, %r54, %r2;
	@%p7 bra 	BB0_9;

BB0_10:
	st.local.u32 	[%rd1+256], %r3;
	mul.lo.s64 	%rd40, %rd2, 260;
	add.s64 	%rd5, %rd8, %rd40;
	mov.u32 	%r55, 0;
	mov.pred 	%p8, 0;
	@%p8 bra 	BB0_12;

BB0_11:
	mul.wide.s32 	%rd41, %r55, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.local.u32 	%r46, [%rd42];
	add.s64 	%rd43, %rd5, %rd41;
	st.global.u32 	[%rd43], %r46;
	add.s32 	%r55, %r55, 1;
	setp.lt.u32	%p9, %r55, 65;
	@%p9 bra 	BB0_11;

BB0_12:
	ret;
}

	// .globl	gpu_memset
.entry gpu_memset(
	.param .u64 .ptr .global .align 16 gpu_memset_param_0,
	.param .u32 gpu_memset_param_1,
	.param .u64 gpu_memset_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd2, [gpu_memset_param_0];
	ld.param.u32 	%r1, [gpu_memset_param_1];
	ld.param.u64 	%rd3, [gpu_memset_param_2];
	mov.b32	%r2, %envreg3;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mad.lo.s32 	%r5, %r3, %r4, %r2;
	mov.u32 	%r6, %tid.x;
	add.s32 	%r7, %r5, %r6;
	cvt.s64.s32	%rd1, %r7;
	setp.ge.u64	%p1, %rd1, %rd3;
	@%p1 bra 	BB1_2;

	shl.b64 	%rd4, %rd1, 4;
	add.s64 	%rd5, %rd2, %rd4;
	st.global.v4.u32 	[%rd5], {%r1, %r1, %r1, %r1};

BB1_2:
	ret;
}

	// .globl	gpu_atinit
.entry gpu_atinit(
	.param .u64 .ptr .global .align 4 gpu_atinit_param_0,
	.param .u64 gpu_atinit_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [gpu_atinit_param_0];
	ld.param.u64 	%rd3, [gpu_atinit_param_1];
	mov.b32	%r1, %envreg3;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %ntid.x;
	mad.lo.s32 	%r4, %r2, %r3, %r1;
	mov.u32 	%r5, %tid.x;
	add.s32 	%r6, %r4, %r5;
	cvt.s64.s32	%rd1, %r6;
	setp.ge.u64	%p1, %rd1, %rd3;
	@%p1 bra 	BB2_2;

	cvt.u32.u64	%r7, %rd1;
	shr.u64 	%rd4, %rd1, 32;
	cvt.u32.u64	%r8, %rd4;
	xor.b32  	%r9, %r7, 1549556828;
	xor.b32  	%r10, %r8, 909522486;
	mul.lo.s64 	%rd5, %rd1, 260;
	add.s64 	%rd6, %rd2, %rd5;
	st.global.u32 	[%rd6], %r9;
	st.global.u32 	[%rd6+4], %r10;
	mov.u32 	%r11, 0;
	st.global.u32 	[%rd6+8], %r11;
	st.global.u32 	[%rd6+12], %r11;
	st.global.u32 	[%rd6+16], %r11;
	st.global.u32 	[%rd6+20], %r11;
	st.global.u32 	[%rd6+24], %r11;
	st.global.u32 	[%rd6+28], %r11;
	st.global.u32 	[%rd6+32], %r11;
	st.global.u32 	[%rd6+36], %r11;
	st.global.u32 	[%rd6+40], %r11;
	st.global.u32 	[%rd6+44], %r11;
	st.global.u32 	[%rd6+48], %r11;
	st.global.u32 	[%rd6+52], %r11;
	st.global.u32 	[%rd6+56], %r11;
	st.global.u32 	[%rd6+60], %r11;
	st.global.u32 	[%rd6+64], %r11;
	st.global.u32 	[%rd6+68], %r11;
	st.global.u32 	[%rd6+72], %r11;
	st.global.u32 	[%rd6+76], %r11;
	st.global.u32 	[%rd6+80], %r11;
	st.global.u32 	[%rd6+84], %r11;
	st.global.u32 	[%rd6+88], %r11;
	st.global.u32 	[%rd6+92], %r11;
	st.global.u32 	[%rd6+96], %r11;
	st.global.u32 	[%rd6+100], %r11;
	st.global.u32 	[%rd6+104], %r11;
	st.global.u32 	[%rd6+108], %r11;
	st.global.u32 	[%rd6+112], %r11;
	st.global.u32 	[%rd6+116], %r11;
	st.global.u32 	[%rd6+120], %r11;
	st.global.u32 	[%rd6+124], %r11;
	st.global.u32 	[%rd6+128], %r11;
	st.global.u32 	[%rd6+132], %r11;
	st.global.u32 	[%rd6+136], %r11;
	st.global.u32 	[%rd6+140], %r11;
	st.global.u32 	[%rd6+144], %r11;
	st.global.u32 	[%rd6+148], %r11;
	st.global.u32 	[%rd6+152], %r11;
	st.global.u32 	[%rd6+156], %r11;
	st.global.u32 	[%rd6+160], %r11;
	st.global.u32 	[%rd6+164], %r11;
	st.global.u32 	[%rd6+168], %r11;
	st.global.u32 	[%rd6+172], %r11;
	st.global.u32 	[%rd6+176], %r11;
	st.global.u32 	[%rd6+180], %r11;
	st.global.u32 	[%rd6+184], %r11;
	st.global.u32 	[%rd6+188], %r11;
	st.global.u32 	[%rd6+192], %r11;
	st.global.u32 	[%rd6+196], %r11;
	st.global.u32 	[%rd6+200], %r11;
	st.global.u32 	[%rd6+204], %r11;
	st.global.u32 	[%rd6+208], %r11;
	st.global.u32 	[%rd6+212], %r11;
	st.global.u32 	[%rd6+216], %r11;
	st.global.u32 	[%rd6+220], %r11;
	st.global.u32 	[%rd6+224], %r11;
	st.global.u32 	[%rd6+228], %r11;
	st.global.u32 	[%rd6+232], %r11;
	st.global.u32 	[%rd6+236], %r11;
	st.global.u32 	[%rd6+240], %r11;
	st.global.u32 	[%rd6+244], %r11;
	st.global.u32 	[%rd6+248], %r11;
	st.global.u32 	[%rd6+252], %r11;
	mov.u32 	%r12, 7;
	st.global.u32 	[%rd6+256], %r12;

BB2_2:
	ret;
}

.func sha512_update_128(
	.param .b64 sha512_update_128_param_0,
	.param .b64 sha512_update_128_param_1,
	.param .b64 sha512_update_128_param_2,
	.param .b64 sha512_update_128_param_3,
	.param .b64 sha512_update_128_param_4,
	.param .b64 sha512_update_128_param_5,
	.param .b64 sha512_update_128_param_6,
	.param .b64 sha512_update_128_param_7,
	.param .b64 sha512_update_128_param_8,
	.param .b32 sha512_update_128_param_9
)
{
	.reg .pred 	%p<96>;
	.reg .b32 	%r<9706>;
	.reg .b64 	%rd<2941>;


	ld.param.u64 	%rd10, [sha512_update_128_param_0];
	ld.param.u64 	%rd11, [sha512_update_128_param_1];
	ld.param.u64 	%rd12, [sha512_update_128_param_2];
	ld.param.u64 	%rd13, [sha512_update_128_param_3];
	ld.param.u64 	%rd14, [sha512_update_128_param_4];
	ld.param.u64 	%rd15, [sha512_update_128_param_5];
	ld.param.u64 	%rd16, [sha512_update_128_param_6];
	ld.param.u64 	%rd17, [sha512_update_128_param_7];
	ld.param.u64 	%rd18, [sha512_update_128_param_8];
	ld.param.u32 	%r569, [sha512_update_128_param_9];
	cvta.to.local.u64 	%rd1, %rd12;
	cvta.to.local.u64 	%rd2, %rd13;
	cvta.to.local.u64 	%rd3, %rd14;
	cvta.to.local.u64 	%rd4, %rd15;
	cvta.to.local.u64 	%rd5, %rd16;
	cvta.to.local.u64 	%rd6, %rd17;
	cvta.to.local.u64 	%rd7, %rd18;
	cvta.to.local.u64 	%rd8, %rd11;
	add.s64 	%rd9, %rd10, 192;
	ld.u32 	%r570, [%rd10+192];
	and.b32  	%r571, %r570, 127;
	add.s32 	%r572, %r570, %r569;
	st.u32 	[%rd10+192], %r572;
	add.s32 	%r573, %r571, %r569;
	setp.lt.s32	%p1, %r573, 128;
	bfe.u32 	%r1, %r570, 2, 5;
	and.b32  	%r574, %r570, 3;
	shl.b32 	%r575, %r574, 2;
	mov.u32 	%r576, 1985229328;
	shr.u32 	%r577, %r576, %r575;
	and.b32  	%r2, %r577, 65535;
	@%p1 bra 	BB3_90;
	bra.uni 	BB3_1;

BB3_90:
	setp.gt.s32	%p49, %r1, 15;
	@%p49 bra 	BB3_122;

	setp.gt.s32	%p73, %r1, 7;
	@%p73 bra 	BB3_107;

	setp.gt.s32	%p85, %r1, 3;
	@%p85 bra 	BB3_100;

	setp.gt.s32	%p91, %r1, 1;
	@%p91 bra 	BB3_97;

	setp.eq.s32	%p94, %r1, 0;
	@%p94 bra 	BB3_168;
	bra.uni 	BB3_95;

BB3_168:
	ld.local.u32 	%r9450, [%rd7+12];
	ld.local.u32 	%r9451, [%rd7+8];
	// inline asm
	prmt.b32 %r9449, %r9450, %r9451, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r9449;
	ld.local.u32 	%r9455, [%rd7+4];
	// inline asm
	prmt.b32 %r9453, %r9451, %r9455, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r9453;
	ld.local.u32 	%r9459, [%rd7];
	// inline asm
	prmt.b32 %r9457, %r9455, %r9459, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r9457;
	ld.local.u32 	%r9463, [%rd6+12];
	// inline asm
	prmt.b32 %r9461, %r9459, %r9463, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r9461;
	ld.local.u32 	%r9466, [%rd6+12];
	ld.local.u32 	%r9467, [%rd6+8];
	// inline asm
	prmt.b32 %r9465, %r9466, %r9467, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r9465;
	ld.local.u32 	%r9471, [%rd6+4];
	// inline asm
	prmt.b32 %r9469, %r9467, %r9471, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r9469;
	ld.local.u32 	%r9475, [%rd6];
	// inline asm
	prmt.b32 %r9473, %r9471, %r9475, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r9473;
	ld.local.u32 	%r9479, [%rd5+12];
	// inline asm
	prmt.b32 %r9477, %r9475, %r9479, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r9477;
	ld.local.u32 	%r9482, [%rd5+12];
	ld.local.u32 	%r9483, [%rd5+8];
	// inline asm
	prmt.b32 %r9481, %r9482, %r9483, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r9481;
	ld.local.u32 	%r9487, [%rd5+4];
	// inline asm
	prmt.b32 %r9485, %r9483, %r9487, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r9485;
	ld.local.u32 	%r9491, [%rd5];
	// inline asm
	prmt.b32 %r9489, %r9487, %r9491, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r9489;
	ld.local.u32 	%r9495, [%rd4+12];
	// inline asm
	prmt.b32 %r9493, %r9491, %r9495, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r9493;
	ld.local.u32 	%r9498, [%rd4+12];
	ld.local.u32 	%r9499, [%rd4+8];
	// inline asm
	prmt.b32 %r9497, %r9498, %r9499, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r9497;
	ld.local.u32 	%r9503, [%rd4+4];
	// inline asm
	prmt.b32 %r9501, %r9499, %r9503, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r9501;
	ld.local.u32 	%r9507, [%rd4];
	// inline asm
	prmt.b32 %r9505, %r9503, %r9507, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r9505;
	ld.local.u32 	%r9511, [%rd3+12];
	// inline asm
	prmt.b32 %r9509, %r9507, %r9511, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r9509;
	ld.local.u32 	%r9514, [%rd3+12];
	ld.local.u32 	%r9515, [%rd3+8];
	// inline asm
	prmt.b32 %r9513, %r9514, %r9515, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r9513;
	ld.local.u32 	%r9519, [%rd3+4];
	// inline asm
	prmt.b32 %r9517, %r9515, %r9519, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r9517;
	ld.local.u32 	%r9523, [%rd3];
	// inline asm
	prmt.b32 %r9521, %r9519, %r9523, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r9521;
	ld.local.u32 	%r9527, [%rd2+12];
	// inline asm
	prmt.b32 %r9525, %r9523, %r9527, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r9525;
	ld.local.u32 	%r9530, [%rd2+12];
	ld.local.u32 	%r9531, [%rd2+8];
	// inline asm
	prmt.b32 %r9529, %r9530, %r9531, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r9529;
	ld.local.u32 	%r9535, [%rd2+4];
	// inline asm
	prmt.b32 %r9533, %r9531, %r9535, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r9533;
	ld.local.u32 	%r9539, [%rd2];
	// inline asm
	prmt.b32 %r9537, %r9535, %r9539, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r9537;
	ld.local.u32 	%r9543, [%rd1+12];
	// inline asm
	prmt.b32 %r9541, %r9539, %r9543, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r9541;
	ld.local.u32 	%r9546, [%rd1+12];
	ld.local.u32 	%r9547, [%rd1+8];
	// inline asm
	prmt.b32 %r9545, %r9546, %r9547, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r9545;
	ld.local.u32 	%r9551, [%rd1+4];
	// inline asm
	prmt.b32 %r9549, %r9547, %r9551, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r9549;
	ld.local.u32 	%r9555, [%rd1];
	// inline asm
	prmt.b32 %r9553, %r9551, %r9555, %r2;
	// inline asm
	st.local.u32 	[%rd1+4], %r9553;
	ld.local.u32 	%r9559, [%rd8+12];
	// inline asm
	prmt.b32 %r9557, %r9555, %r9559, %r2;
	// inline asm
	st.local.u32 	[%rd1], %r9557;
	ld.local.u32 	%r9562, [%rd8+12];
	ld.local.u32 	%r9563, [%rd8+8];
	// inline asm
	prmt.b32 %r9561, %r9562, %r9563, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r9561;
	ld.local.u32 	%r9567, [%rd8+4];
	// inline asm
	prmt.b32 %r9565, %r9563, %r9567, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r9565;
	ld.local.u32 	%r9571, [%rd8];
	// inline asm
	prmt.b32 %r9569, %r9567, %r9571, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r9569;
	mov.u32 	%r9575, 0;
	// inline asm
	prmt.b32 %r9705, %r9571, %r9575, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r9705;
	bra.uni 	BB3_170;

BB3_1:
	setp.gt.s32	%p2, %r1, 15;
	@%p2 bra 	BB3_33;

	setp.gt.s32	%p26, %r1, 7;
	@%p26 bra 	BB3_18;

	setp.gt.s32	%p38, %r1, 3;
	@%p38 bra 	BB3_11;

	setp.gt.s32	%p44, %r1, 1;
	@%p44 bra 	BB3_8;

	setp.eq.s32	%p47, %r1, 0;
	@%p47 bra 	BB3_86;
	bra.uni 	BB3_6;

BB3_86:
	ld.local.u32 	%r5168, [%rd7+12];
	mov.u32 	%r9673, 0;
	// inline asm
	prmt.b32 %r9676, %r9673, %r5168, %r2;
	// inline asm
	ld.local.u32 	%r5172, [%rd7+8];
	// inline asm
	prmt.b32 %r5170, %r5168, %r5172, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r5170;
	ld.local.u32 	%r5176, [%rd7+4];
	// inline asm
	prmt.b32 %r5174, %r5172, %r5176, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r5174;
	ld.local.u32 	%r5180, [%rd7];
	// inline asm
	prmt.b32 %r5178, %r5176, %r5180, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r5178;
	ld.local.u32 	%r5184, [%rd6+12];
	// inline asm
	prmt.b32 %r5182, %r5180, %r5184, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r5182;
	ld.local.u32 	%r5187, [%rd6+12];
	ld.local.u32 	%r5188, [%rd6+8];
	// inline asm
	prmt.b32 %r5186, %r5187, %r5188, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r5186;
	ld.local.u32 	%r5192, [%rd6+4];
	// inline asm
	prmt.b32 %r5190, %r5188, %r5192, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r5190;
	ld.local.u32 	%r5196, [%rd6];
	// inline asm
	prmt.b32 %r5194, %r5192, %r5196, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r5194;
	ld.local.u32 	%r5200, [%rd5+12];
	// inline asm
	prmt.b32 %r5198, %r5196, %r5200, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r5198;
	ld.local.u32 	%r5203, [%rd5+12];
	ld.local.u32 	%r5204, [%rd5+8];
	// inline asm
	prmt.b32 %r5202, %r5203, %r5204, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r5202;
	ld.local.u32 	%r5208, [%rd5+4];
	// inline asm
	prmt.b32 %r5206, %r5204, %r5208, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r5206;
	ld.local.u32 	%r5212, [%rd5];
	// inline asm
	prmt.b32 %r5210, %r5208, %r5212, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r5210;
	ld.local.u32 	%r5216, [%rd4+12];
	// inline asm
	prmt.b32 %r5214, %r5212, %r5216, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r5214;
	ld.local.u32 	%r5219, [%rd4+12];
	ld.local.u32 	%r5220, [%rd4+8];
	// inline asm
	prmt.b32 %r5218, %r5219, %r5220, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r5218;
	ld.local.u32 	%r5224, [%rd4+4];
	// inline asm
	prmt.b32 %r5222, %r5220, %r5224, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r5222;
	ld.local.u32 	%r5228, [%rd4];
	// inline asm
	prmt.b32 %r5226, %r5224, %r5228, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r5226;
	ld.local.u32 	%r5232, [%rd3+12];
	// inline asm
	prmt.b32 %r5230, %r5228, %r5232, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r5230;
	ld.local.u32 	%r5235, [%rd3+12];
	ld.local.u32 	%r5236, [%rd3+8];
	// inline asm
	prmt.b32 %r5234, %r5235, %r5236, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r5234;
	ld.local.u32 	%r5240, [%rd3+4];
	// inline asm
	prmt.b32 %r5238, %r5236, %r5240, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r5238;
	ld.local.u32 	%r5244, [%rd3];
	// inline asm
	prmt.b32 %r5242, %r5240, %r5244, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r5242;
	ld.local.u32 	%r5248, [%rd2+12];
	// inline asm
	prmt.b32 %r5246, %r5244, %r5248, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r5246;
	ld.local.u32 	%r5251, [%rd2+12];
	ld.local.u32 	%r5252, [%rd2+8];
	// inline asm
	prmt.b32 %r5250, %r5251, %r5252, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r5250;
	ld.local.u32 	%r5256, [%rd2+4];
	// inline asm
	prmt.b32 %r5254, %r5252, %r5256, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r5254;
	ld.local.u32 	%r5260, [%rd2];
	// inline asm
	prmt.b32 %r5258, %r5256, %r5260, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r5258;
	ld.local.u32 	%r5264, [%rd1+12];
	// inline asm
	prmt.b32 %r5262, %r5260, %r5264, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r5262;
	ld.local.u32 	%r5267, [%rd1+12];
	ld.local.u32 	%r5268, [%rd1+8];
	// inline asm
	prmt.b32 %r5266, %r5267, %r5268, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r5266;
	ld.local.u32 	%r5272, [%rd1+4];
	// inline asm
	prmt.b32 %r5270, %r5268, %r5272, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r5270;
	ld.local.u32 	%r5276, [%rd1];
	// inline asm
	prmt.b32 %r5274, %r5272, %r5276, %r2;
	// inline asm
	st.local.u32 	[%rd1+4], %r5274;
	ld.local.u32 	%r5280, [%rd8+12];
	// inline asm
	prmt.b32 %r5278, %r5276, %r5280, %r2;
	// inline asm
	st.local.u32 	[%rd1], %r5278;
	ld.local.u32 	%r5283, [%rd8+12];
	ld.local.u32 	%r5284, [%rd8+8];
	// inline asm
	prmt.b32 %r5282, %r5283, %r5284, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r5282;
	ld.local.u32 	%r5288, [%rd8+4];
	// inline asm
	prmt.b32 %r5286, %r5284, %r5288, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r5286;
	ld.local.u32 	%r5292, [%rd8];
	// inline asm
	prmt.b32 %r5290, %r5288, %r5292, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r5290;
	// inline asm
	prmt.b32 %r9672, %r5292, %r9673, %r2;
	// inline asm
	st.local.u32 	[%rd8], %r9672;
	mov.u32 	%r9674, %r9673;
	mov.u32 	%r9675, %r9673;
	bra.uni 	BB3_88;

BB3_122:
	setp.gt.s32	%p50, %r1, 23;
	@%p50 bra 	BB3_138;

	setp.gt.s32	%p62, %r1, 19;
	@%p62 bra 	BB3_131;

	setp.gt.s32	%p68, %r1, 17;
	@%p68 bra 	BB3_128;

	setp.eq.s32	%p71, %r1, 16;
	@%p71 bra 	BB3_160;
	bra.uni 	BB3_126;

BB3_160:
	ld.local.u32 	%r7930, [%rd3+12];
	ld.local.u32 	%r7931, [%rd3+8];
	// inline asm
	prmt.b32 %r7929, %r7930, %r7931, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7929;
	ld.local.u32 	%r7934, [%rd3+8];
	ld.local.u32 	%r7935, [%rd3+4];
	// inline asm
	prmt.b32 %r7933, %r7934, %r7935, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7933;
	ld.local.u32 	%r7938, [%rd3+4];
	ld.local.u32 	%r7939, [%rd3];
	// inline asm
	prmt.b32 %r7937, %r7938, %r7939, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7937;
	ld.local.u32 	%r7942, [%rd3];
	ld.local.u32 	%r7943, [%rd2+12];
	// inline asm
	prmt.b32 %r7941, %r7942, %r7943, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7941;
	ld.local.u32 	%r7946, [%rd2+12];
	ld.local.u32 	%r7947, [%rd2+8];
	// inline asm
	prmt.b32 %r7945, %r7946, %r7947, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7945;
	ld.local.u32 	%r7950, [%rd2+8];
	ld.local.u32 	%r7951, [%rd2+4];
	// inline asm
	prmt.b32 %r7949, %r7950, %r7951, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7949;
	ld.local.u32 	%r7954, [%rd2+4];
	ld.local.u32 	%r7955, [%rd2];
	// inline asm
	prmt.b32 %r7953, %r7954, %r7955, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r7953;
	ld.local.u32 	%r7958, [%rd2];
	ld.local.u32 	%r7959, [%rd1+12];
	// inline asm
	prmt.b32 %r7957, %r7958, %r7959, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r7957;
	ld.local.u32 	%r7962, [%rd1+12];
	ld.local.u32 	%r7963, [%rd1+8];
	// inline asm
	prmt.b32 %r7961, %r7962, %r7963, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r7961;
	ld.local.u32 	%r7966, [%rd1+8];
	ld.local.u32 	%r7967, [%rd1+4];
	// inline asm
	prmt.b32 %r7965, %r7966, %r7967, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r7965;
	ld.local.u32 	%r7970, [%rd1+4];
	ld.local.u32 	%r7971, [%rd1];
	// inline asm
	prmt.b32 %r7969, %r7970, %r7971, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r7969;
	ld.local.u32 	%r7974, [%rd1];
	ld.local.u32 	%r7975, [%rd8+12];
	// inline asm
	prmt.b32 %r7973, %r7974, %r7975, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r7973;
	ld.local.u32 	%r7978, [%rd8+12];
	ld.local.u32 	%r7979, [%rd8+8];
	// inline asm
	prmt.b32 %r7977, %r7978, %r7979, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r7977;
	ld.local.u32 	%r7982, [%rd8+8];
	ld.local.u32 	%r7983, [%rd8+4];
	// inline asm
	prmt.b32 %r7981, %r7982, %r7983, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r7981;
	ld.local.u32 	%r7986, [%rd8+4];
	ld.local.u32 	%r7987, [%rd8];
	// inline asm
	prmt.b32 %r7985, %r7986, %r7987, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r7985;
	ld.local.u32 	%r7990, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7989, %r7990, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r7989;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2927, 0;
	st.local.u32 	[%rd8+4], %rd2927;
	st.local.u32 	[%rd8], %rd2927;
	bra.uni 	BB3_170;

BB3_33:
	setp.gt.s32	%p3, %r1, 23;
	@%p3 bra 	BB3_49;

	setp.gt.s32	%p15, %r1, 19;
	@%p15 bra 	BB3_42;

	setp.gt.s32	%p21, %r1, 17;
	@%p21 bra 	BB3_39;

	setp.eq.s32	%p24, %r1, 16;
	@%p24 bra 	BB3_71;
	bra.uni 	BB3_37;

BB3_71:
	ld.local.u32 	%r2680, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9692, %r9672, %r2680, %r2;
	// inline asm
	ld.local.u32 	%r2684, [%rd7+8];
	// inline asm
	prmt.b32 %r9685, %r2680, %r2684, %r2;
	// inline asm
	ld.local.u32 	%r2688, [%rd7+4];
	// inline asm
	prmt.b32 %r9686, %r2684, %r2688, %r2;
	// inline asm
	ld.local.u32 	%r2692, [%rd7];
	// inline asm
	prmt.b32 %r9687, %r2688, %r2692, %r2;
	// inline asm
	ld.local.u32 	%r2696, [%rd6+12];
	// inline asm
	prmt.b32 %r9688, %r2692, %r2696, %r2;
	// inline asm
	ld.local.u32 	%r2700, [%rd6+8];
	// inline asm
	prmt.b32 %r9681, %r2696, %r2700, %r2;
	// inline asm
	ld.local.u32 	%r2704, [%rd6+4];
	// inline asm
	prmt.b32 %r9682, %r2700, %r2704, %r2;
	// inline asm
	ld.local.u32 	%r2708, [%rd6];
	// inline asm
	prmt.b32 %r9683, %r2704, %r2708, %r2;
	// inline asm
	ld.local.u32 	%r2712, [%rd5+12];
	// inline asm
	prmt.b32 %r9684, %r2708, %r2712, %r2;
	// inline asm
	ld.local.u32 	%r2716, [%rd5+8];
	// inline asm
	prmt.b32 %r9677, %r2712, %r2716, %r2;
	// inline asm
	ld.local.u32 	%r2720, [%rd5+4];
	// inline asm
	prmt.b32 %r9678, %r2716, %r2720, %r2;
	// inline asm
	ld.local.u32 	%r2724, [%rd5];
	// inline asm
	prmt.b32 %r9679, %r2720, %r2724, %r2;
	// inline asm
	ld.local.u32 	%r2728, [%rd4+12];
	// inline asm
	prmt.b32 %r9680, %r2724, %r2728, %r2;
	// inline asm
	ld.local.u32 	%r2732, [%rd4+8];
	// inline asm
	prmt.b32 %r9673, %r2728, %r2732, %r2;
	// inline asm
	ld.local.u32 	%r2736, [%rd4+4];
	// inline asm
	prmt.b32 %r9674, %r2732, %r2736, %r2;
	// inline asm
	ld.local.u32 	%r2740, [%rd4];
	// inline asm
	prmt.b32 %r9675, %r2736, %r2740, %r2;
	// inline asm
	ld.local.u32 	%r2744, [%rd3+12];
	// inline asm
	prmt.b32 %r9676, %r2740, %r2744, %r2;
	// inline asm
	ld.local.u32 	%r2748, [%rd3+8];
	// inline asm
	prmt.b32 %r2746, %r2744, %r2748, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r2746;
	ld.local.u32 	%r2751, [%rd3+8];
	ld.local.u32 	%r2752, [%rd3+4];
	// inline asm
	prmt.b32 %r2750, %r2751, %r2752, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r2750;
	ld.local.u32 	%r2755, [%rd3+4];
	ld.local.u32 	%r2756, [%rd3];
	// inline asm
	prmt.b32 %r2754, %r2755, %r2756, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r2754;
	ld.local.u32 	%r2759, [%rd3];
	ld.local.u32 	%r2760, [%rd2+12];
	// inline asm
	prmt.b32 %r2758, %r2759, %r2760, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r2758;
	ld.local.u32 	%r2763, [%rd2+12];
	ld.local.u32 	%r2764, [%rd2+8];
	// inline asm
	prmt.b32 %r2762, %r2763, %r2764, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r2762;
	ld.local.u32 	%r2767, [%rd2+8];
	ld.local.u32 	%r2768, [%rd2+4];
	// inline asm
	prmt.b32 %r2766, %r2767, %r2768, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r2766;
	ld.local.u32 	%r2771, [%rd2+4];
	ld.local.u32 	%r2772, [%rd2];
	// inline asm
	prmt.b32 %r2770, %r2771, %r2772, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r2770;
	ld.local.u32 	%r2775, [%rd2];
	ld.local.u32 	%r2776, [%rd1+12];
	// inline asm
	prmt.b32 %r2774, %r2775, %r2776, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r2774;
	ld.local.u32 	%r2779, [%rd1+12];
	ld.local.u32 	%r2780, [%rd1+8];
	// inline asm
	prmt.b32 %r2778, %r2779, %r2780, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r2778;
	ld.local.u32 	%r2783, [%rd1+8];
	ld.local.u32 	%r2784, [%rd1+4];
	// inline asm
	prmt.b32 %r2782, %r2783, %r2784, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r2782;
	ld.local.u32 	%r2787, [%rd1+4];
	ld.local.u32 	%r2788, [%rd1];
	// inline asm
	prmt.b32 %r2786, %r2787, %r2788, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r2786;
	ld.local.u32 	%r2791, [%rd1];
	ld.local.u32 	%r2792, [%rd8+12];
	// inline asm
	prmt.b32 %r2790, %r2791, %r2792, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r2790;
	ld.local.u32 	%r2795, [%rd8+12];
	ld.local.u32 	%r2796, [%rd8+8];
	// inline asm
	prmt.b32 %r2794, %r2795, %r2796, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r2794;
	ld.local.u32 	%r2799, [%rd8+8];
	ld.local.u32 	%r2800, [%rd8+4];
	// inline asm
	prmt.b32 %r2798, %r2799, %r2800, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r2798;
	ld.local.u32 	%r2803, [%rd8+4];
	ld.local.u32 	%r2804, [%rd8];
	// inline asm
	prmt.b32 %r2802, %r2803, %r2804, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r2802;
	ld.local.u32 	%r2807, [%rd8];
	// inline asm
	prmt.b32 %r2806, %r2807, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r2806;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd34, 0;
	st.local.u32 	[%rd8+4], %rd34;
	st.local.u32 	[%rd8], %rd34;
	mov.u32 	%r9689, %r9672;
	mov.u32 	%r9690, %r9672;
	mov.u32 	%r9691, %r9672;
	bra.uni 	BB3_83;

BB3_107:
	setp.gt.s32	%p74, %r1, 11;
	@%p74 bra 	BB3_115;

	setp.gt.s32	%p80, %r1, 9;
	@%p80 bra 	BB3_112;

	setp.eq.s32	%p83, %r1, 8;
	@%p83 bra 	BB3_164;
	bra.uni 	BB3_110;

BB3_164:
	ld.local.u32 	%r8562, [%rd5+12];
	ld.local.u32 	%r8563, [%rd5+8];
	// inline asm
	prmt.b32 %r8561, %r8562, %r8563, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8561;
	ld.local.u32 	%r8566, [%rd5+8];
	ld.local.u32 	%r8567, [%rd5+4];
	// inline asm
	prmt.b32 %r8565, %r8566, %r8567, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8565;
	ld.local.u32 	%r8570, [%rd5+4];
	ld.local.u32 	%r8571, [%rd5];
	// inline asm
	prmt.b32 %r8569, %r8570, %r8571, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8569;
	ld.local.u32 	%r8574, [%rd5];
	ld.local.u32 	%r8575, [%rd4+12];
	// inline asm
	prmt.b32 %r8573, %r8574, %r8575, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8573;
	ld.local.u32 	%r8578, [%rd4+12];
	ld.local.u32 	%r8579, [%rd4+8];
	// inline asm
	prmt.b32 %r8577, %r8578, %r8579, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8577;
	ld.local.u32 	%r8582, [%rd4+8];
	ld.local.u32 	%r8583, [%rd4+4];
	// inline asm
	prmt.b32 %r8581, %r8582, %r8583, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8581;
	ld.local.u32 	%r8586, [%rd4+4];
	ld.local.u32 	%r8587, [%rd4];
	// inline asm
	prmt.b32 %r8585, %r8586, %r8587, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8585;
	ld.local.u32 	%r8590, [%rd4];
	ld.local.u32 	%r8591, [%rd3+12];
	// inline asm
	prmt.b32 %r8589, %r8590, %r8591, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8589;
	ld.local.u32 	%r8594, [%rd3+12];
	ld.local.u32 	%r8595, [%rd3+8];
	// inline asm
	prmt.b32 %r8593, %r8594, %r8595, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8593;
	ld.local.u32 	%r8598, [%rd3+8];
	ld.local.u32 	%r8599, [%rd3+4];
	// inline asm
	prmt.b32 %r8597, %r8598, %r8599, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8597;
	ld.local.u32 	%r8602, [%rd3+4];
	ld.local.u32 	%r8603, [%rd3];
	// inline asm
	prmt.b32 %r8601, %r8602, %r8603, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8601;
	ld.local.u32 	%r8606, [%rd3];
	ld.local.u32 	%r8607, [%rd2+12];
	// inline asm
	prmt.b32 %r8605, %r8606, %r8607, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8605;
	ld.local.u32 	%r8610, [%rd2+12];
	ld.local.u32 	%r8611, [%rd2+8];
	// inline asm
	prmt.b32 %r8609, %r8610, %r8611, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8609;
	ld.local.u32 	%r8614, [%rd2+8];
	ld.local.u32 	%r8615, [%rd2+4];
	// inline asm
	prmt.b32 %r8613, %r8614, %r8615, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8613;
	ld.local.u32 	%r8618, [%rd2+4];
	ld.local.u32 	%r8619, [%rd2];
	// inline asm
	prmt.b32 %r8617, %r8618, %r8619, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8617;
	ld.local.u32 	%r8622, [%rd2];
	ld.local.u32 	%r8623, [%rd1+12];
	// inline asm
	prmt.b32 %r8621, %r8622, %r8623, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8621;
	ld.local.u32 	%r8626, [%rd1+12];
	ld.local.u32 	%r8627, [%rd1+8];
	// inline asm
	prmt.b32 %r8625, %r8626, %r8627, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8625;
	ld.local.u32 	%r8630, [%rd1+8];
	ld.local.u32 	%r8631, [%rd1+4];
	// inline asm
	prmt.b32 %r8629, %r8630, %r8631, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r8629;
	ld.local.u32 	%r8634, [%rd1+4];
	ld.local.u32 	%r8635, [%rd1];
	// inline asm
	prmt.b32 %r8633, %r8634, %r8635, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r8633;
	ld.local.u32 	%r8638, [%rd1];
	ld.local.u32 	%r8639, [%rd8+12];
	// inline asm
	prmt.b32 %r8637, %r8638, %r8639, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r8637;
	ld.local.u32 	%r8642, [%rd8+12];
	ld.local.u32 	%r8643, [%rd8+8];
	// inline asm
	prmt.b32 %r8641, %r8642, %r8643, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r8641;
	ld.local.u32 	%r8646, [%rd8+8];
	ld.local.u32 	%r8647, [%rd8+4];
	// inline asm
	prmt.b32 %r8645, %r8646, %r8647, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r8645;
	ld.local.u32 	%r8650, [%rd8+4];
	ld.local.u32 	%r8651, [%rd8];
	// inline asm
	prmt.b32 %r8649, %r8650, %r8651, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r8649;
	ld.local.u32 	%r8654, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8653, %r8654, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r8653;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2935, 0;
	st.local.u32 	[%rd8+4], %rd2935;
	st.local.u32 	[%rd8], %rd2935;
	bra.uni 	BB3_170;

BB3_18:
	setp.gt.s32	%p27, %r1, 11;
	@%p27 bra 	BB3_26;

	setp.gt.s32	%p33, %r1, 9;
	@%p33 bra 	BB3_23;

	setp.eq.s32	%p36, %r1, 8;
	@%p36 bra 	BB3_75;
	bra.uni 	BB3_21;

BB3_75:
	ld.local.u32 	%r3892, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9684, %r9672, %r3892, %r2;
	// inline asm
	ld.local.u32 	%r3896, [%rd7+8];
	// inline asm
	prmt.b32 %r9677, %r3892, %r3896, %r2;
	// inline asm
	ld.local.u32 	%r3900, [%rd7+4];
	// inline asm
	prmt.b32 %r9678, %r3896, %r3900, %r2;
	// inline asm
	ld.local.u32 	%r3904, [%rd7];
	// inline asm
	prmt.b32 %r9679, %r3900, %r3904, %r2;
	// inline asm
	ld.local.u32 	%r3908, [%rd6+12];
	// inline asm
	prmt.b32 %r9680, %r3904, %r3908, %r2;
	// inline asm
	ld.local.u32 	%r3912, [%rd6+8];
	// inline asm
	prmt.b32 %r9673, %r3908, %r3912, %r2;
	// inline asm
	ld.local.u32 	%r3916, [%rd6+4];
	// inline asm
	prmt.b32 %r9674, %r3912, %r3916, %r2;
	// inline asm
	ld.local.u32 	%r3920, [%rd6];
	// inline asm
	prmt.b32 %r9675, %r3916, %r3920, %r2;
	// inline asm
	ld.local.u32 	%r3924, [%rd5+12];
	// inline asm
	prmt.b32 %r9676, %r3920, %r3924, %r2;
	// inline asm
	ld.local.u32 	%r3928, [%rd5+8];
	// inline asm
	prmt.b32 %r3926, %r3924, %r3928, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r3926;
	ld.local.u32 	%r3931, [%rd5+8];
	ld.local.u32 	%r3932, [%rd5+4];
	// inline asm
	prmt.b32 %r3930, %r3931, %r3932, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r3930;
	ld.local.u32 	%r3935, [%rd5+4];
	ld.local.u32 	%r3936, [%rd5];
	// inline asm
	prmt.b32 %r3934, %r3935, %r3936, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r3934;
	ld.local.u32 	%r3939, [%rd5];
	ld.local.u32 	%r3940, [%rd4+12];
	// inline asm
	prmt.b32 %r3938, %r3939, %r3940, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r3938;
	ld.local.u32 	%r3943, [%rd4+12];
	ld.local.u32 	%r3944, [%rd4+8];
	// inline asm
	prmt.b32 %r3942, %r3943, %r3944, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r3942;
	ld.local.u32 	%r3947, [%rd4+8];
	ld.local.u32 	%r3948, [%rd4+4];
	// inline asm
	prmt.b32 %r3946, %r3947, %r3948, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r3946;
	ld.local.u32 	%r3951, [%rd4+4];
	ld.local.u32 	%r3952, [%rd4];
	// inline asm
	prmt.b32 %r3950, %r3951, %r3952, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r3950;
	ld.local.u32 	%r3955, [%rd4];
	ld.local.u32 	%r3956, [%rd3+12];
	// inline asm
	prmt.b32 %r3954, %r3955, %r3956, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r3954;
	ld.local.u32 	%r3959, [%rd3+12];
	ld.local.u32 	%r3960, [%rd3+8];
	// inline asm
	prmt.b32 %r3958, %r3959, %r3960, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r3958;
	ld.local.u32 	%r3963, [%rd3+8];
	ld.local.u32 	%r3964, [%rd3+4];
	// inline asm
	prmt.b32 %r3962, %r3963, %r3964, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r3962;
	ld.local.u32 	%r3967, [%rd3+4];
	ld.local.u32 	%r3968, [%rd3];
	// inline asm
	prmt.b32 %r3966, %r3967, %r3968, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r3966;
	ld.local.u32 	%r3971, [%rd3];
	ld.local.u32 	%r3972, [%rd2+12];
	// inline asm
	prmt.b32 %r3970, %r3971, %r3972, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r3970;
	ld.local.u32 	%r3975, [%rd2+12];
	ld.local.u32 	%r3976, [%rd2+8];
	// inline asm
	prmt.b32 %r3974, %r3975, %r3976, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r3974;
	ld.local.u32 	%r3979, [%rd2+8];
	ld.local.u32 	%r3980, [%rd2+4];
	// inline asm
	prmt.b32 %r3978, %r3979, %r3980, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r3978;
	ld.local.u32 	%r3983, [%rd2+4];
	ld.local.u32 	%r3984, [%rd2];
	// inline asm
	prmt.b32 %r3982, %r3983, %r3984, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r3982;
	ld.local.u32 	%r3987, [%rd2];
	ld.local.u32 	%r3988, [%rd1+12];
	// inline asm
	prmt.b32 %r3986, %r3987, %r3988, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r3986;
	ld.local.u32 	%r3991, [%rd1+12];
	ld.local.u32 	%r3992, [%rd1+8];
	// inline asm
	prmt.b32 %r3990, %r3991, %r3992, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r3990;
	ld.local.u32 	%r3995, [%rd1+8];
	ld.local.u32 	%r3996, [%rd1+4];
	// inline asm
	prmt.b32 %r3994, %r3995, %r3996, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r3994;
	ld.local.u32 	%r3999, [%rd1+4];
	ld.local.u32 	%r4000, [%rd1];
	// inline asm
	prmt.b32 %r3998, %r3999, %r4000, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r3998;
	ld.local.u32 	%r4003, [%rd1];
	ld.local.u32 	%r4004, [%rd8+12];
	// inline asm
	prmt.b32 %r4002, %r4003, %r4004, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r4002;
	ld.local.u32 	%r4007, [%rd8+12];
	ld.local.u32 	%r4008, [%rd8+8];
	// inline asm
	prmt.b32 %r4006, %r4007, %r4008, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r4006;
	ld.local.u32 	%r4011, [%rd8+8];
	ld.local.u32 	%r4012, [%rd8+4];
	// inline asm
	prmt.b32 %r4010, %r4011, %r4012, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r4010;
	ld.local.u32 	%r4015, [%rd8+4];
	ld.local.u32 	%r4016, [%rd8];
	// inline asm
	prmt.b32 %r4014, %r4015, %r4016, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r4014;
	ld.local.u32 	%r4019, [%rd8];
	// inline asm
	prmt.b32 %r4018, %r4019, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r4018;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd42, 0;
	st.local.u32 	[%rd8+4], %rd42;
	st.local.u32 	[%rd8], %rd42;
	mov.u32 	%r9681, %r9672;
	mov.u32 	%r9682, %r9672;
	mov.u32 	%r9683, %r9672;
	bra.uni 	BB3_81;

BB3_138:
	setp.gt.s32	%p51, %r1, 27;
	@%p51 bra 	BB3_146;

	setp.gt.s32	%p57, %r1, 25;
	@%p57 bra 	BB3_143;

	setp.eq.s32	%p60, %r1, 24;
	@%p60 bra 	BB3_156;
	bra.uni 	BB3_141;

BB3_156:
	ld.local.u32 	%r7554, [%rd1+12];
	ld.local.u32 	%r7555, [%rd1+8];
	// inline asm
	prmt.b32 %r7553, %r7554, %r7555, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7553;
	ld.local.u32 	%r7558, [%rd1+8];
	ld.local.u32 	%r7559, [%rd1+4];
	// inline asm
	prmt.b32 %r7557, %r7558, %r7559, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7557;
	ld.local.u32 	%r7562, [%rd1+4];
	ld.local.u32 	%r7563, [%rd1];
	// inline asm
	prmt.b32 %r7561, %r7562, %r7563, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7561;
	ld.local.u32 	%r7566, [%rd1];
	ld.local.u32 	%r7567, [%rd8+12];
	// inline asm
	prmt.b32 %r7565, %r7566, %r7567, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7565;
	ld.local.u32 	%r7570, [%rd8+12];
	ld.local.u32 	%r7571, [%rd8+8];
	// inline asm
	prmt.b32 %r7569, %r7570, %r7571, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7569;
	ld.local.u32 	%r7574, [%rd8+8];
	ld.local.u32 	%r7575, [%rd8+4];
	// inline asm
	prmt.b32 %r7573, %r7574, %r7575, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7573;
	ld.local.u32 	%r7578, [%rd8+4];
	ld.local.u32 	%r7579, [%rd8];
	// inline asm
	prmt.b32 %r7577, %r7578, %r7579, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r7577;
	ld.local.u32 	%r7582, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7581, %r7582, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r7581;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2919, 0;
	st.local.u32 	[%rd8+4], %rd2919;
	st.local.u32 	[%rd8], %rd2919;
	bra.uni 	BB3_170;

BB3_49:
	setp.gt.s32	%p4, %r1, 27;
	@%p4 bra 	BB3_57;

	setp.gt.s32	%p10, %r1, 25;
	@%p10 bra 	BB3_54;

	setp.eq.s32	%p13, %r1, 24;
	@%p13 bra 	BB3_67;
	bra.uni 	BB3_52;

BB3_67:
	ld.local.u32 	%r1532, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9700, %r9672, %r1532, %r2;
	// inline asm
	ld.local.u32 	%r1536, [%rd7+8];
	// inline asm
	prmt.b32 %r9693, %r1532, %r1536, %r2;
	// inline asm
	ld.local.u32 	%r1540, [%rd7+4];
	// inline asm
	prmt.b32 %r9694, %r1536, %r1540, %r2;
	// inline asm
	ld.local.u32 	%r1544, [%rd7];
	// inline asm
	prmt.b32 %r9695, %r1540, %r1544, %r2;
	// inline asm
	ld.local.u32 	%r1548, [%rd6+12];
	// inline asm
	prmt.b32 %r9696, %r1544, %r1548, %r2;
	// inline asm
	ld.local.u32 	%r1552, [%rd6+8];
	// inline asm
	prmt.b32 %r9689, %r1548, %r1552, %r2;
	// inline asm
	ld.local.u32 	%r1556, [%rd6+4];
	// inline asm
	prmt.b32 %r9690, %r1552, %r1556, %r2;
	// inline asm
	ld.local.u32 	%r1560, [%rd6];
	// inline asm
	prmt.b32 %r9691, %r1556, %r1560, %r2;
	// inline asm
	ld.local.u32 	%r1564, [%rd5+12];
	// inline asm
	prmt.b32 %r9692, %r1560, %r1564, %r2;
	// inline asm
	ld.local.u32 	%r1568, [%rd5+8];
	// inline asm
	prmt.b32 %r9685, %r1564, %r1568, %r2;
	// inline asm
	ld.local.u32 	%r1572, [%rd5+4];
	// inline asm
	prmt.b32 %r9686, %r1568, %r1572, %r2;
	// inline asm
	ld.local.u32 	%r1576, [%rd5];
	// inline asm
	prmt.b32 %r9687, %r1572, %r1576, %r2;
	// inline asm
	ld.local.u32 	%r1580, [%rd4+12];
	// inline asm
	prmt.b32 %r9688, %r1576, %r1580, %r2;
	// inline asm
	ld.local.u32 	%r1584, [%rd4+8];
	// inline asm
	prmt.b32 %r9681, %r1580, %r1584, %r2;
	// inline asm
	ld.local.u32 	%r1588, [%rd4+4];
	// inline asm
	prmt.b32 %r9682, %r1584, %r1588, %r2;
	// inline asm
	ld.local.u32 	%r1592, [%rd4];
	// inline asm
	prmt.b32 %r9683, %r1588, %r1592, %r2;
	// inline asm
	ld.local.u32 	%r1596, [%rd3+12];
	// inline asm
	prmt.b32 %r9684, %r1592, %r1596, %r2;
	// inline asm
	ld.local.u32 	%r1600, [%rd3+8];
	// inline asm
	prmt.b32 %r9677, %r1596, %r1600, %r2;
	// inline asm
	ld.local.u32 	%r1604, [%rd3+4];
	// inline asm
	prmt.b32 %r9678, %r1600, %r1604, %r2;
	// inline asm
	ld.local.u32 	%r1608, [%rd3];
	// inline asm
	prmt.b32 %r9679, %r1604, %r1608, %r2;
	// inline asm
	ld.local.u32 	%r1612, [%rd2+12];
	// inline asm
	prmt.b32 %r9680, %r1608, %r1612, %r2;
	// inline asm
	ld.local.u32 	%r1616, [%rd2+8];
	// inline asm
	prmt.b32 %r9673, %r1612, %r1616, %r2;
	// inline asm
	ld.local.u32 	%r1620, [%rd2+4];
	// inline asm
	prmt.b32 %r9674, %r1616, %r1620, %r2;
	// inline asm
	ld.local.u32 	%r1624, [%rd2];
	// inline asm
	prmt.b32 %r9675, %r1620, %r1624, %r2;
	// inline asm
	ld.local.u32 	%r1628, [%rd1+12];
	// inline asm
	prmt.b32 %r9676, %r1624, %r1628, %r2;
	// inline asm
	ld.local.u32 	%r1632, [%rd1+8];
	// inline asm
	prmt.b32 %r1630, %r1628, %r1632, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r1630;
	ld.local.u32 	%r1635, [%rd1+8];
	ld.local.u32 	%r1636, [%rd1+4];
	// inline asm
	prmt.b32 %r1634, %r1635, %r1636, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r1634;
	ld.local.u32 	%r1639, [%rd1+4];
	ld.local.u32 	%r1640, [%rd1];
	// inline asm
	prmt.b32 %r1638, %r1639, %r1640, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r1638;
	ld.local.u32 	%r1643, [%rd1];
	ld.local.u32 	%r1644, [%rd8+12];
	// inline asm
	prmt.b32 %r1642, %r1643, %r1644, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r1642;
	ld.local.u32 	%r1647, [%rd8+12];
	ld.local.u32 	%r1648, [%rd8+8];
	// inline asm
	prmt.b32 %r1646, %r1647, %r1648, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r1646;
	ld.local.u32 	%r1651, [%rd8+8];
	ld.local.u32 	%r1652, [%rd8+4];
	// inline asm
	prmt.b32 %r1650, %r1651, %r1652, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r1650;
	ld.local.u32 	%r1655, [%rd8+4];
	ld.local.u32 	%r1656, [%rd8];
	// inline asm
	prmt.b32 %r1654, %r1655, %r1656, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r1654;
	ld.local.u32 	%r1659, [%rd8];
	// inline asm
	prmt.b32 %r1658, %r1659, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r1658;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd26, 0;
	st.local.u32 	[%rd8+4], %rd26;
	st.local.u32 	[%rd8], %rd26;
	mov.u32 	%r9697, %r9672;
	mov.u32 	%r9698, %r9672;
	mov.u32 	%r9699, %r9672;
	bra.uni 	BB3_85;

BB3_100:
	setp.gt.s32	%p86, %r1, 5;
	@%p86 bra 	BB3_104;

	setp.eq.s32	%p89, %r1, 4;
	@%p89 bra 	BB3_166;
	bra.uni 	BB3_102;

BB3_166:
	ld.local.u32 	%r8974, [%rd6+12];
	ld.local.u32 	%r8975, [%rd6+8];
	// inline asm
	prmt.b32 %r8973, %r8974, %r8975, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8973;
	ld.local.u32 	%r8978, [%rd6+8];
	ld.local.u32 	%r8979, [%rd6+4];
	// inline asm
	prmt.b32 %r8977, %r8978, %r8979, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8977;
	ld.local.u32 	%r8982, [%rd6+4];
	ld.local.u32 	%r8983, [%rd6];
	// inline asm
	prmt.b32 %r8981, %r8982, %r8983, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8981;
	ld.local.u32 	%r8986, [%rd6];
	ld.local.u32 	%r8987, [%rd5+12];
	// inline asm
	prmt.b32 %r8985, %r8986, %r8987, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8985;
	ld.local.u32 	%r8990, [%rd5+12];
	ld.local.u32 	%r8991, [%rd5+8];
	// inline asm
	prmt.b32 %r8989, %r8990, %r8991, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8989;
	ld.local.u32 	%r8994, [%rd5+8];
	ld.local.u32 	%r8995, [%rd5+4];
	// inline asm
	prmt.b32 %r8993, %r8994, %r8995, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8993;
	ld.local.u32 	%r8998, [%rd5+4];
	ld.local.u32 	%r8999, [%rd5];
	// inline asm
	prmt.b32 %r8997, %r8998, %r8999, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8997;
	ld.local.u32 	%r9002, [%rd5];
	ld.local.u32 	%r9003, [%rd4+12];
	// inline asm
	prmt.b32 %r9001, %r9002, %r9003, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r9001;
	ld.local.u32 	%r9006, [%rd4+12];
	ld.local.u32 	%r9007, [%rd4+8];
	// inline asm
	prmt.b32 %r9005, %r9006, %r9007, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r9005;
	ld.local.u32 	%r9010, [%rd4+8];
	ld.local.u32 	%r9011, [%rd4+4];
	// inline asm
	prmt.b32 %r9009, %r9010, %r9011, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r9009;
	ld.local.u32 	%r9014, [%rd4+4];
	ld.local.u32 	%r9015, [%rd4];
	// inline asm
	prmt.b32 %r9013, %r9014, %r9015, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r9013;
	ld.local.u32 	%r9018, [%rd4];
	ld.local.u32 	%r9019, [%rd3+12];
	// inline asm
	prmt.b32 %r9017, %r9018, %r9019, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r9017;
	ld.local.u32 	%r9022, [%rd3+12];
	ld.local.u32 	%r9023, [%rd3+8];
	// inline asm
	prmt.b32 %r9021, %r9022, %r9023, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r9021;
	ld.local.u32 	%r9026, [%rd3+8];
	ld.local.u32 	%r9027, [%rd3+4];
	// inline asm
	prmt.b32 %r9025, %r9026, %r9027, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r9025;
	ld.local.u32 	%r9030, [%rd3+4];
	ld.local.u32 	%r9031, [%rd3];
	// inline asm
	prmt.b32 %r9029, %r9030, %r9031, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r9029;
	ld.local.u32 	%r9034, [%rd3];
	ld.local.u32 	%r9035, [%rd2+12];
	// inline asm
	prmt.b32 %r9033, %r9034, %r9035, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r9033;
	ld.local.u32 	%r9038, [%rd2+12];
	ld.local.u32 	%r9039, [%rd2+8];
	// inline asm
	prmt.b32 %r9037, %r9038, %r9039, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r9037;
	ld.local.u32 	%r9042, [%rd2+8];
	ld.local.u32 	%r9043, [%rd2+4];
	// inline asm
	prmt.b32 %r9041, %r9042, %r9043, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r9041;
	ld.local.u32 	%r9046, [%rd2+4];
	ld.local.u32 	%r9047, [%rd2];
	// inline asm
	prmt.b32 %r9045, %r9046, %r9047, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r9045;
	ld.local.u32 	%r9050, [%rd2];
	ld.local.u32 	%r9051, [%rd1+12];
	// inline asm
	prmt.b32 %r9049, %r9050, %r9051, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r9049;
	ld.local.u32 	%r9054, [%rd1+12];
	ld.local.u32 	%r9055, [%rd1+8];
	// inline asm
	prmt.b32 %r9053, %r9054, %r9055, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r9053;
	ld.local.u32 	%r9058, [%rd1+8];
	ld.local.u32 	%r9059, [%rd1+4];
	// inline asm
	prmt.b32 %r9057, %r9058, %r9059, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r9057;
	ld.local.u32 	%r9062, [%rd1+4];
	ld.local.u32 	%r9063, [%rd1];
	// inline asm
	prmt.b32 %r9061, %r9062, %r9063, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r9061;
	ld.local.u32 	%r9066, [%rd1];
	ld.local.u32 	%r9067, [%rd8+12];
	// inline asm
	prmt.b32 %r9065, %r9066, %r9067, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r9065;
	ld.local.u32 	%r9070, [%rd8+12];
	ld.local.u32 	%r9071, [%rd8+8];
	// inline asm
	prmt.b32 %r9069, %r9070, %r9071, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r9069;
	ld.local.u32 	%r9074, [%rd8+8];
	ld.local.u32 	%r9075, [%rd8+4];
	// inline asm
	prmt.b32 %r9073, %r9074, %r9075, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r9073;
	ld.local.u32 	%r9078, [%rd8+4];
	ld.local.u32 	%r9079, [%rd8];
	// inline asm
	prmt.b32 %r9077, %r9078, %r9079, %r2;
	// inline asm
	st.local.u32 	[%rd1+4], %r9077;
	ld.local.u32 	%r9082, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r9081, %r9082, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd1], %r9081;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2939, 0;
	st.local.u32 	[%rd8+4], %rd2939;
	st.local.u32 	[%rd8], %rd2939;
	bra.uni 	BB3_170;

BB3_11:
	setp.gt.s32	%p39, %r1, 5;
	@%p39 bra 	BB3_15;

	setp.eq.s32	%p42, %r1, 4;
	@%p42 bra 	BB3_77;
	bra.uni 	BB3_13;

BB3_77:
	ld.local.u32 	%r4522, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9680, %r9672, %r4522, %r2;
	// inline asm
	ld.local.u32 	%r4526, [%rd7+8];
	// inline asm
	prmt.b32 %r9673, %r4522, %r4526, %r2;
	// inline asm
	ld.local.u32 	%r4530, [%rd7+4];
	// inline asm
	prmt.b32 %r9674, %r4526, %r4530, %r2;
	// inline asm
	ld.local.u32 	%r4534, [%rd7];
	// inline asm
	prmt.b32 %r9675, %r4530, %r4534, %r2;
	// inline asm
	ld.local.u32 	%r4538, [%rd6+12];
	// inline asm
	prmt.b32 %r9676, %r4534, %r4538, %r2;
	// inline asm
	ld.local.u32 	%r4542, [%rd6+8];
	// inline asm
	prmt.b32 %r4540, %r4538, %r4542, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r4540;
	ld.local.u32 	%r4545, [%rd6+8];
	ld.local.u32 	%r4546, [%rd6+4];
	// inline asm
	prmt.b32 %r4544, %r4545, %r4546, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r4544;
	ld.local.u32 	%r4549, [%rd6+4];
	ld.local.u32 	%r4550, [%rd6];
	// inline asm
	prmt.b32 %r4548, %r4549, %r4550, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r4548;
	ld.local.u32 	%r4553, [%rd6];
	ld.local.u32 	%r4554, [%rd5+12];
	// inline asm
	prmt.b32 %r4552, %r4553, %r4554, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r4552;
	ld.local.u32 	%r4557, [%rd5+12];
	ld.local.u32 	%r4558, [%rd5+8];
	// inline asm
	prmt.b32 %r4556, %r4557, %r4558, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r4556;
	ld.local.u32 	%r4561, [%rd5+8];
	ld.local.u32 	%r4562, [%rd5+4];
	// inline asm
	prmt.b32 %r4560, %r4561, %r4562, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r4560;
	ld.local.u32 	%r4565, [%rd5+4];
	ld.local.u32 	%r4566, [%rd5];
	// inline asm
	prmt.b32 %r4564, %r4565, %r4566, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r4564;
	ld.local.u32 	%r4569, [%rd5];
	ld.local.u32 	%r4570, [%rd4+12];
	// inline asm
	prmt.b32 %r4568, %r4569, %r4570, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r4568;
	ld.local.u32 	%r4573, [%rd4+12];
	ld.local.u32 	%r4574, [%rd4+8];
	// inline asm
	prmt.b32 %r4572, %r4573, %r4574, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r4572;
	ld.local.u32 	%r4577, [%rd4+8];
	ld.local.u32 	%r4578, [%rd4+4];
	// inline asm
	prmt.b32 %r4576, %r4577, %r4578, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r4576;
	ld.local.u32 	%r4581, [%rd4+4];
	ld.local.u32 	%r4582, [%rd4];
	// inline asm
	prmt.b32 %r4580, %r4581, %r4582, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r4580;
	ld.local.u32 	%r4585, [%rd4];
	ld.local.u32 	%r4586, [%rd3+12];
	// inline asm
	prmt.b32 %r4584, %r4585, %r4586, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r4584;
	ld.local.u32 	%r4589, [%rd3+12];
	ld.local.u32 	%r4590, [%rd3+8];
	// inline asm
	prmt.b32 %r4588, %r4589, %r4590, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r4588;
	ld.local.u32 	%r4593, [%rd3+8];
	ld.local.u32 	%r4594, [%rd3+4];
	// inline asm
	prmt.b32 %r4592, %r4593, %r4594, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r4592;
	ld.local.u32 	%r4597, [%rd3+4];
	ld.local.u32 	%r4598, [%rd3];
	// inline asm
	prmt.b32 %r4596, %r4597, %r4598, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r4596;
	ld.local.u32 	%r4601, [%rd3];
	ld.local.u32 	%r4602, [%rd2+12];
	// inline asm
	prmt.b32 %r4600, %r4601, %r4602, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r4600;
	ld.local.u32 	%r4605, [%rd2+12];
	ld.local.u32 	%r4606, [%rd2+8];
	// inline asm
	prmt.b32 %r4604, %r4605, %r4606, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r4604;
	ld.local.u32 	%r4609, [%rd2+8];
	ld.local.u32 	%r4610, [%rd2+4];
	// inline asm
	prmt.b32 %r4608, %r4609, %r4610, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r4608;
	ld.local.u32 	%r4613, [%rd2+4];
	ld.local.u32 	%r4614, [%rd2];
	// inline asm
	prmt.b32 %r4612, %r4613, %r4614, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r4612;
	ld.local.u32 	%r4617, [%rd2];
	ld.local.u32 	%r4618, [%rd1+12];
	// inline asm
	prmt.b32 %r4616, %r4617, %r4618, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r4616;
	ld.local.u32 	%r4621, [%rd1+12];
	ld.local.u32 	%r4622, [%rd1+8];
	// inline asm
	prmt.b32 %r4620, %r4621, %r4622, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r4620;
	ld.local.u32 	%r4625, [%rd1+8];
	ld.local.u32 	%r4626, [%rd1+4];
	// inline asm
	prmt.b32 %r4624, %r4625, %r4626, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r4624;
	ld.local.u32 	%r4629, [%rd1+4];
	ld.local.u32 	%r4630, [%rd1];
	// inline asm
	prmt.b32 %r4628, %r4629, %r4630, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r4628;
	ld.local.u32 	%r4633, [%rd1];
	ld.local.u32 	%r4634, [%rd8+12];
	// inline asm
	prmt.b32 %r4632, %r4633, %r4634, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r4632;
	ld.local.u32 	%r4637, [%rd8+12];
	ld.local.u32 	%r4638, [%rd8+8];
	// inline asm
	prmt.b32 %r4636, %r4637, %r4638, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r4636;
	ld.local.u32 	%r4641, [%rd8+8];
	ld.local.u32 	%r4642, [%rd8+4];
	// inline asm
	prmt.b32 %r4640, %r4641, %r4642, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r4640;
	ld.local.u32 	%r4645, [%rd8+4];
	ld.local.u32 	%r4646, [%rd8];
	// inline asm
	prmt.b32 %r4644, %r4645, %r4646, %r2;
	// inline asm
	st.local.u32 	[%rd1+4], %r4644;
	ld.local.u32 	%r4649, [%rd8];
	// inline asm
	prmt.b32 %r4648, %r4649, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd1], %r4648;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd46, 0;
	st.local.u32 	[%rd8+4], %rd46;
	st.local.u32 	[%rd8], %rd46;
	mov.u32 	%r9677, %r9672;
	mov.u32 	%r9678, %r9672;
	mov.u32 	%r9679, %r9672;
	bra.uni 	BB3_80;

BB3_131:
	setp.gt.s32	%p63, %r1, 21;
	@%p63 bra 	BB3_135;

	setp.eq.s32	%p66, %r1, 20;
	@%p66 bra 	BB3_158;
	bra.uni 	BB3_133;

BB3_158:
	ld.local.u32 	%r7710, [%rd2+12];
	ld.local.u32 	%r7711, [%rd2+8];
	// inline asm
	prmt.b32 %r7709, %r7710, %r7711, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7709;
	ld.local.u32 	%r7714, [%rd2+8];
	ld.local.u32 	%r7715, [%rd2+4];
	// inline asm
	prmt.b32 %r7713, %r7714, %r7715, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7713;
	ld.local.u32 	%r7718, [%rd2+4];
	ld.local.u32 	%r7719, [%rd2];
	// inline asm
	prmt.b32 %r7717, %r7718, %r7719, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7717;
	ld.local.u32 	%r7722, [%rd2];
	ld.local.u32 	%r7723, [%rd1+12];
	// inline asm
	prmt.b32 %r7721, %r7722, %r7723, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7721;
	ld.local.u32 	%r7726, [%rd1+12];
	ld.local.u32 	%r7727, [%rd1+8];
	// inline asm
	prmt.b32 %r7725, %r7726, %r7727, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7725;
	ld.local.u32 	%r7730, [%rd1+8];
	ld.local.u32 	%r7731, [%rd1+4];
	// inline asm
	prmt.b32 %r7729, %r7730, %r7731, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7729;
	ld.local.u32 	%r7734, [%rd1+4];
	ld.local.u32 	%r7735, [%rd1];
	// inline asm
	prmt.b32 %r7733, %r7734, %r7735, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r7733;
	ld.local.u32 	%r7738, [%rd1];
	ld.local.u32 	%r7739, [%rd8+12];
	// inline asm
	prmt.b32 %r7737, %r7738, %r7739, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r7737;
	ld.local.u32 	%r7742, [%rd8+12];
	ld.local.u32 	%r7743, [%rd8+8];
	// inline asm
	prmt.b32 %r7741, %r7742, %r7743, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r7741;
	ld.local.u32 	%r7746, [%rd8+8];
	ld.local.u32 	%r7747, [%rd8+4];
	// inline asm
	prmt.b32 %r7745, %r7746, %r7747, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r7745;
	ld.local.u32 	%r7750, [%rd8+4];
	ld.local.u32 	%r7751, [%rd8];
	// inline asm
	prmt.b32 %r7749, %r7750, %r7751, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r7749;
	ld.local.u32 	%r7754, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7753, %r7754, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r7753;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2923, 0;
	st.local.u32 	[%rd8+4], %rd2923;
	st.local.u32 	[%rd8], %rd2923;
	bra.uni 	BB3_170;

BB3_42:
	setp.gt.s32	%p16, %r1, 21;
	@%p16 bra 	BB3_46;

	setp.eq.s32	%p19, %r1, 20;
	@%p19 bra 	BB3_69;
	bra.uni 	BB3_44;

BB3_69:
	ld.local.u32 	%r2098, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9696, %r9672, %r2098, %r2;
	// inline asm
	ld.local.u32 	%r2102, [%rd7+8];
	// inline asm
	prmt.b32 %r9689, %r2098, %r2102, %r2;
	// inline asm
	ld.local.u32 	%r2106, [%rd7+4];
	// inline asm
	prmt.b32 %r9690, %r2102, %r2106, %r2;
	// inline asm
	ld.local.u32 	%r2110, [%rd7];
	// inline asm
	prmt.b32 %r9691, %r2106, %r2110, %r2;
	// inline asm
	ld.local.u32 	%r2114, [%rd6+12];
	// inline asm
	prmt.b32 %r9692, %r2110, %r2114, %r2;
	// inline asm
	ld.local.u32 	%r2118, [%rd6+8];
	// inline asm
	prmt.b32 %r9685, %r2114, %r2118, %r2;
	// inline asm
	ld.local.u32 	%r2122, [%rd6+4];
	// inline asm
	prmt.b32 %r9686, %r2118, %r2122, %r2;
	// inline asm
	ld.local.u32 	%r2126, [%rd6];
	// inline asm
	prmt.b32 %r9687, %r2122, %r2126, %r2;
	// inline asm
	ld.local.u32 	%r2130, [%rd5+12];
	// inline asm
	prmt.b32 %r9688, %r2126, %r2130, %r2;
	// inline asm
	ld.local.u32 	%r2134, [%rd5+8];
	// inline asm
	prmt.b32 %r9681, %r2130, %r2134, %r2;
	// inline asm
	ld.local.u32 	%r2138, [%rd5+4];
	// inline asm
	prmt.b32 %r9682, %r2134, %r2138, %r2;
	// inline asm
	ld.local.u32 	%r2142, [%rd5];
	// inline asm
	prmt.b32 %r9683, %r2138, %r2142, %r2;
	// inline asm
	ld.local.u32 	%r2146, [%rd4+12];
	// inline asm
	prmt.b32 %r9684, %r2142, %r2146, %r2;
	// inline asm
	ld.local.u32 	%r2150, [%rd4+8];
	// inline asm
	prmt.b32 %r9677, %r2146, %r2150, %r2;
	// inline asm
	ld.local.u32 	%r2154, [%rd4+4];
	// inline asm
	prmt.b32 %r9678, %r2150, %r2154, %r2;
	// inline asm
	ld.local.u32 	%r2158, [%rd4];
	// inline asm
	prmt.b32 %r9679, %r2154, %r2158, %r2;
	// inline asm
	ld.local.u32 	%r2162, [%rd3+12];
	// inline asm
	prmt.b32 %r9680, %r2158, %r2162, %r2;
	// inline asm
	ld.local.u32 	%r2166, [%rd3+8];
	// inline asm
	prmt.b32 %r9673, %r2162, %r2166, %r2;
	// inline asm
	ld.local.u32 	%r2170, [%rd3+4];
	// inline asm
	prmt.b32 %r9674, %r2166, %r2170, %r2;
	// inline asm
	ld.local.u32 	%r2174, [%rd3];
	// inline asm
	prmt.b32 %r9675, %r2170, %r2174, %r2;
	// inline asm
	ld.local.u32 	%r2178, [%rd2+12];
	// inline asm
	prmt.b32 %r9676, %r2174, %r2178, %r2;
	// inline asm
	ld.local.u32 	%r2182, [%rd2+8];
	// inline asm
	prmt.b32 %r2180, %r2178, %r2182, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r2180;
	ld.local.u32 	%r2185, [%rd2+8];
	ld.local.u32 	%r2186, [%rd2+4];
	// inline asm
	prmt.b32 %r2184, %r2185, %r2186, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r2184;
	ld.local.u32 	%r2189, [%rd2+4];
	ld.local.u32 	%r2190, [%rd2];
	// inline asm
	prmt.b32 %r2188, %r2189, %r2190, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r2188;
	ld.local.u32 	%r2193, [%rd2];
	ld.local.u32 	%r2194, [%rd1+12];
	// inline asm
	prmt.b32 %r2192, %r2193, %r2194, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r2192;
	ld.local.u32 	%r2197, [%rd1+12];
	ld.local.u32 	%r2198, [%rd1+8];
	// inline asm
	prmt.b32 %r2196, %r2197, %r2198, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r2196;
	ld.local.u32 	%r2201, [%rd1+8];
	ld.local.u32 	%r2202, [%rd1+4];
	// inline asm
	prmt.b32 %r2200, %r2201, %r2202, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r2200;
	ld.local.u32 	%r2205, [%rd1+4];
	ld.local.u32 	%r2206, [%rd1];
	// inline asm
	prmt.b32 %r2204, %r2205, %r2206, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r2204;
	ld.local.u32 	%r2209, [%rd1];
	ld.local.u32 	%r2210, [%rd8+12];
	// inline asm
	prmt.b32 %r2208, %r2209, %r2210, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r2208;
	ld.local.u32 	%r2213, [%rd8+12];
	ld.local.u32 	%r2214, [%rd8+8];
	// inline asm
	prmt.b32 %r2212, %r2213, %r2214, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r2212;
	ld.local.u32 	%r2217, [%rd8+8];
	ld.local.u32 	%r2218, [%rd8+4];
	// inline asm
	prmt.b32 %r2216, %r2217, %r2218, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r2216;
	ld.local.u32 	%r2221, [%rd8+4];
	ld.local.u32 	%r2222, [%rd8];
	// inline asm
	prmt.b32 %r2220, %r2221, %r2222, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r2220;
	ld.local.u32 	%r2225, [%rd8];
	// inline asm
	prmt.b32 %r2224, %r2225, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r2224;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd30, 0;
	st.local.u32 	[%rd8+4], %rd30;
	st.local.u32 	[%rd8], %rd30;
	mov.u32 	%r9693, %r9672;
	mov.u32 	%r9694, %r9672;
	mov.u32 	%r9695, %r9672;
	bra.uni 	BB3_84;

BB3_115:
	setp.gt.s32	%p75, %r1, 13;
	@%p75 bra 	BB3_119;

	setp.eq.s32	%p78, %r1, 12;
	@%p78 bra 	BB3_162;
	bra.uni 	BB3_117;

BB3_162:
	ld.local.u32 	%r8214, [%rd4+12];
	ld.local.u32 	%r8215, [%rd4+8];
	// inline asm
	prmt.b32 %r8213, %r8214, %r8215, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8213;
	ld.local.u32 	%r8218, [%rd4+8];
	ld.local.u32 	%r8219, [%rd4+4];
	// inline asm
	prmt.b32 %r8217, %r8218, %r8219, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8217;
	ld.local.u32 	%r8222, [%rd4+4];
	ld.local.u32 	%r8223, [%rd4];
	// inline asm
	prmt.b32 %r8221, %r8222, %r8223, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8221;
	ld.local.u32 	%r8226, [%rd4];
	ld.local.u32 	%r8227, [%rd3+12];
	// inline asm
	prmt.b32 %r8225, %r8226, %r8227, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8225;
	ld.local.u32 	%r8230, [%rd3+12];
	ld.local.u32 	%r8231, [%rd3+8];
	// inline asm
	prmt.b32 %r8229, %r8230, %r8231, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8229;
	ld.local.u32 	%r8234, [%rd3+8];
	ld.local.u32 	%r8235, [%rd3+4];
	// inline asm
	prmt.b32 %r8233, %r8234, %r8235, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8233;
	ld.local.u32 	%r8238, [%rd3+4];
	ld.local.u32 	%r8239, [%rd3];
	// inline asm
	prmt.b32 %r8237, %r8238, %r8239, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8237;
	ld.local.u32 	%r8242, [%rd3];
	ld.local.u32 	%r8243, [%rd2+12];
	// inline asm
	prmt.b32 %r8241, %r8242, %r8243, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8241;
	ld.local.u32 	%r8246, [%rd2+12];
	ld.local.u32 	%r8247, [%rd2+8];
	// inline asm
	prmt.b32 %r8245, %r8246, %r8247, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8245;
	ld.local.u32 	%r8250, [%rd2+8];
	ld.local.u32 	%r8251, [%rd2+4];
	// inline asm
	prmt.b32 %r8249, %r8250, %r8251, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8249;
	ld.local.u32 	%r8254, [%rd2+4];
	ld.local.u32 	%r8255, [%rd2];
	// inline asm
	prmt.b32 %r8253, %r8254, %r8255, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8253;
	ld.local.u32 	%r8258, [%rd2];
	ld.local.u32 	%r8259, [%rd1+12];
	// inline asm
	prmt.b32 %r8257, %r8258, %r8259, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8257;
	ld.local.u32 	%r8262, [%rd1+12];
	ld.local.u32 	%r8263, [%rd1+8];
	// inline asm
	prmt.b32 %r8261, %r8262, %r8263, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8261;
	ld.local.u32 	%r8266, [%rd1+8];
	ld.local.u32 	%r8267, [%rd1+4];
	// inline asm
	prmt.b32 %r8265, %r8266, %r8267, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8265;
	ld.local.u32 	%r8270, [%rd1+4];
	ld.local.u32 	%r8271, [%rd1];
	// inline asm
	prmt.b32 %r8269, %r8270, %r8271, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8269;
	ld.local.u32 	%r8274, [%rd1];
	ld.local.u32 	%r8275, [%rd8+12];
	// inline asm
	prmt.b32 %r8273, %r8274, %r8275, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8273;
	ld.local.u32 	%r8278, [%rd8+12];
	ld.local.u32 	%r8279, [%rd8+8];
	// inline asm
	prmt.b32 %r8277, %r8278, %r8279, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8277;
	ld.local.u32 	%r8282, [%rd8+8];
	ld.local.u32 	%r8283, [%rd8+4];
	// inline asm
	prmt.b32 %r8281, %r8282, %r8283, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r8281;
	ld.local.u32 	%r8286, [%rd8+4];
	ld.local.u32 	%r8287, [%rd8];
	// inline asm
	prmt.b32 %r8285, %r8286, %r8287, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r8285;
	ld.local.u32 	%r8290, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8289, %r8290, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r8289;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2931, 0;
	st.local.u32 	[%rd8+4], %rd2931;
	st.local.u32 	[%rd8], %rd2931;
	bra.uni 	BB3_170;

BB3_26:
	setp.gt.s32	%p28, %r1, 13;
	@%p28 bra 	BB3_30;

	setp.eq.s32	%p31, %r1, 12;
	@%p31 bra 	BB3_73;
	bra.uni 	BB3_28;

BB3_73:
	ld.local.u32 	%r3278, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9688, %r9672, %r3278, %r2;
	// inline asm
	ld.local.u32 	%r3282, [%rd7+8];
	// inline asm
	prmt.b32 %r9681, %r3278, %r3282, %r2;
	// inline asm
	ld.local.u32 	%r3286, [%rd7+4];
	// inline asm
	prmt.b32 %r9682, %r3282, %r3286, %r2;
	// inline asm
	ld.local.u32 	%r3290, [%rd7];
	// inline asm
	prmt.b32 %r9683, %r3286, %r3290, %r2;
	// inline asm
	ld.local.u32 	%r3294, [%rd6+12];
	// inline asm
	prmt.b32 %r9684, %r3290, %r3294, %r2;
	// inline asm
	ld.local.u32 	%r3298, [%rd6+8];
	// inline asm
	prmt.b32 %r9677, %r3294, %r3298, %r2;
	// inline asm
	ld.local.u32 	%r3302, [%rd6+4];
	// inline asm
	prmt.b32 %r9678, %r3298, %r3302, %r2;
	// inline asm
	ld.local.u32 	%r3306, [%rd6];
	// inline asm
	prmt.b32 %r9679, %r3302, %r3306, %r2;
	// inline asm
	ld.local.u32 	%r3310, [%rd5+12];
	// inline asm
	prmt.b32 %r9680, %r3306, %r3310, %r2;
	// inline asm
	ld.local.u32 	%r3314, [%rd5+8];
	// inline asm
	prmt.b32 %r9673, %r3310, %r3314, %r2;
	// inline asm
	ld.local.u32 	%r3318, [%rd5+4];
	// inline asm
	prmt.b32 %r9674, %r3314, %r3318, %r2;
	// inline asm
	ld.local.u32 	%r3322, [%rd5];
	// inline asm
	prmt.b32 %r9675, %r3318, %r3322, %r2;
	// inline asm
	ld.local.u32 	%r3326, [%rd4+12];
	// inline asm
	prmt.b32 %r9676, %r3322, %r3326, %r2;
	// inline asm
	ld.local.u32 	%r3330, [%rd4+8];
	// inline asm
	prmt.b32 %r3328, %r3326, %r3330, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r3328;
	ld.local.u32 	%r3333, [%rd4+8];
	ld.local.u32 	%r3334, [%rd4+4];
	// inline asm
	prmt.b32 %r3332, %r3333, %r3334, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r3332;
	ld.local.u32 	%r3337, [%rd4+4];
	ld.local.u32 	%r3338, [%rd4];
	// inline asm
	prmt.b32 %r3336, %r3337, %r3338, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r3336;
	ld.local.u32 	%r3341, [%rd4];
	ld.local.u32 	%r3342, [%rd3+12];
	// inline asm
	prmt.b32 %r3340, %r3341, %r3342, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r3340;
	ld.local.u32 	%r3345, [%rd3+12];
	ld.local.u32 	%r3346, [%rd3+8];
	// inline asm
	prmt.b32 %r3344, %r3345, %r3346, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r3344;
	ld.local.u32 	%r3349, [%rd3+8];
	ld.local.u32 	%r3350, [%rd3+4];
	// inline asm
	prmt.b32 %r3348, %r3349, %r3350, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r3348;
	ld.local.u32 	%r3353, [%rd3+4];
	ld.local.u32 	%r3354, [%rd3];
	// inline asm
	prmt.b32 %r3352, %r3353, %r3354, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r3352;
	ld.local.u32 	%r3357, [%rd3];
	ld.local.u32 	%r3358, [%rd2+12];
	// inline asm
	prmt.b32 %r3356, %r3357, %r3358, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r3356;
	ld.local.u32 	%r3361, [%rd2+12];
	ld.local.u32 	%r3362, [%rd2+8];
	// inline asm
	prmt.b32 %r3360, %r3361, %r3362, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r3360;
	ld.local.u32 	%r3365, [%rd2+8];
	ld.local.u32 	%r3366, [%rd2+4];
	// inline asm
	prmt.b32 %r3364, %r3365, %r3366, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r3364;
	ld.local.u32 	%r3369, [%rd2+4];
	ld.local.u32 	%r3370, [%rd2];
	// inline asm
	prmt.b32 %r3368, %r3369, %r3370, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r3368;
	ld.local.u32 	%r3373, [%rd2];
	ld.local.u32 	%r3374, [%rd1+12];
	// inline asm
	prmt.b32 %r3372, %r3373, %r3374, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r3372;
	ld.local.u32 	%r3377, [%rd1+12];
	ld.local.u32 	%r3378, [%rd1+8];
	// inline asm
	prmt.b32 %r3376, %r3377, %r3378, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r3376;
	ld.local.u32 	%r3381, [%rd1+8];
	ld.local.u32 	%r3382, [%rd1+4];
	// inline asm
	prmt.b32 %r3380, %r3381, %r3382, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r3380;
	ld.local.u32 	%r3385, [%rd1+4];
	ld.local.u32 	%r3386, [%rd1];
	// inline asm
	prmt.b32 %r3384, %r3385, %r3386, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r3384;
	ld.local.u32 	%r3389, [%rd1];
	ld.local.u32 	%r3390, [%rd8+12];
	// inline asm
	prmt.b32 %r3388, %r3389, %r3390, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r3388;
	ld.local.u32 	%r3393, [%rd8+12];
	ld.local.u32 	%r3394, [%rd8+8];
	// inline asm
	prmt.b32 %r3392, %r3393, %r3394, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r3392;
	ld.local.u32 	%r3397, [%rd8+8];
	ld.local.u32 	%r3398, [%rd8+4];
	// inline asm
	prmt.b32 %r3396, %r3397, %r3398, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r3396;
	ld.local.u32 	%r3401, [%rd8+4];
	ld.local.u32 	%r3402, [%rd8];
	// inline asm
	prmt.b32 %r3400, %r3401, %r3402, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r3400;
	ld.local.u32 	%r3405, [%rd8];
	// inline asm
	prmt.b32 %r3404, %r3405, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r3404;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd38, 0;
	st.local.u32 	[%rd8+4], %rd38;
	st.local.u32 	[%rd8], %rd38;
	mov.u32 	%r9685, %r9672;
	mov.u32 	%r9686, %r9672;
	mov.u32 	%r9687, %r9672;
	bra.uni 	BB3_82;

BB3_146:
	setp.gt.s32	%p52, %r1, 29;
	@%p52 bra 	BB3_150;

	setp.eq.s32	%p55, %r1, 28;
	@%p55 bra 	BB3_154;
	bra.uni 	BB3_148;

BB3_154:
	ld.local.u32 	%r7462, [%rd8+12];
	ld.local.u32 	%r7463, [%rd8+8];
	// inline asm
	prmt.b32 %r7461, %r7462, %r7463, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7461;
	ld.local.u32 	%r7466, [%rd8+8];
	ld.local.u32 	%r7467, [%rd8+4];
	// inline asm
	prmt.b32 %r7465, %r7466, %r7467, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7465;
	ld.local.u32 	%r7470, [%rd8+4];
	ld.local.u32 	%r7471, [%rd8];
	// inline asm
	prmt.b32 %r7469, %r7470, %r7471, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7469;
	ld.local.u32 	%r7474, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7473, %r7474, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7473;
	st.local.u32 	[%rd6+12], %r9705;
	st.local.u32 	[%rd6+8], %r9705;
	st.local.u32 	[%rd6+4], %r9705;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2915, 0;
	st.local.u32 	[%rd8+4], %rd2915;
	st.local.u32 	[%rd8], %rd2915;
	bra.uni 	BB3_170;

BB3_57:
	setp.gt.s32	%p5, %r1, 29;
	@%p5 bra 	BB3_61;

	setp.eq.s32	%p8, %r1, 28;
	@%p8 bra 	BB3_65;
	bra.uni 	BB3_59;

BB3_65:
	ld.local.u32 	%r982, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9704, %r9672, %r982, %r2;
	// inline asm
	ld.local.u32 	%r986, [%rd7+8];
	// inline asm
	prmt.b32 %r9697, %r982, %r986, %r2;
	// inline asm
	ld.local.u32 	%r990, [%rd7+4];
	// inline asm
	prmt.b32 %r9698, %r986, %r990, %r2;
	// inline asm
	ld.local.u32 	%r994, [%rd7];
	// inline asm
	prmt.b32 %r9699, %r990, %r994, %r2;
	// inline asm
	ld.local.u32 	%r998, [%rd6+12];
	// inline asm
	prmt.b32 %r9700, %r994, %r998, %r2;
	// inline asm
	ld.local.u32 	%r1002, [%rd6+8];
	// inline asm
	prmt.b32 %r9693, %r998, %r1002, %r2;
	// inline asm
	ld.local.u32 	%r1006, [%rd6+4];
	// inline asm
	prmt.b32 %r9694, %r1002, %r1006, %r2;
	// inline asm
	ld.local.u32 	%r1010, [%rd6];
	// inline asm
	prmt.b32 %r9695, %r1006, %r1010, %r2;
	// inline asm
	ld.local.u32 	%r1014, [%rd5+12];
	// inline asm
	prmt.b32 %r9696, %r1010, %r1014, %r2;
	// inline asm
	ld.local.u32 	%r1018, [%rd5+8];
	// inline asm
	prmt.b32 %r9689, %r1014, %r1018, %r2;
	// inline asm
	ld.local.u32 	%r1022, [%rd5+4];
	// inline asm
	prmt.b32 %r9690, %r1018, %r1022, %r2;
	// inline asm
	ld.local.u32 	%r1026, [%rd5];
	// inline asm
	prmt.b32 %r9691, %r1022, %r1026, %r2;
	// inline asm
	ld.local.u32 	%r1030, [%rd4+12];
	// inline asm
	prmt.b32 %r9692, %r1026, %r1030, %r2;
	// inline asm
	ld.local.u32 	%r1034, [%rd4+8];
	// inline asm
	prmt.b32 %r9685, %r1030, %r1034, %r2;
	// inline asm
	ld.local.u32 	%r1038, [%rd4+4];
	// inline asm
	prmt.b32 %r9686, %r1034, %r1038, %r2;
	// inline asm
	ld.local.u32 	%r1042, [%rd4];
	// inline asm
	prmt.b32 %r9687, %r1038, %r1042, %r2;
	// inline asm
	ld.local.u32 	%r1046, [%rd3+12];
	// inline asm
	prmt.b32 %r9688, %r1042, %r1046, %r2;
	// inline asm
	ld.local.u32 	%r1050, [%rd3+8];
	// inline asm
	prmt.b32 %r9681, %r1046, %r1050, %r2;
	// inline asm
	ld.local.u32 	%r1054, [%rd3+4];
	// inline asm
	prmt.b32 %r9682, %r1050, %r1054, %r2;
	// inline asm
	ld.local.u32 	%r1058, [%rd3];
	// inline asm
	prmt.b32 %r9683, %r1054, %r1058, %r2;
	// inline asm
	ld.local.u32 	%r1062, [%rd2+12];
	// inline asm
	prmt.b32 %r9684, %r1058, %r1062, %r2;
	// inline asm
	ld.local.u32 	%r1066, [%rd2+8];
	// inline asm
	prmt.b32 %r9677, %r1062, %r1066, %r2;
	// inline asm
	ld.local.u32 	%r1070, [%rd2+4];
	// inline asm
	prmt.b32 %r9678, %r1066, %r1070, %r2;
	// inline asm
	ld.local.u32 	%r1074, [%rd2];
	// inline asm
	prmt.b32 %r9679, %r1070, %r1074, %r2;
	// inline asm
	ld.local.u32 	%r1078, [%rd1+12];
	// inline asm
	prmt.b32 %r9680, %r1074, %r1078, %r2;
	// inline asm
	ld.local.u32 	%r1082, [%rd1+8];
	// inline asm
	prmt.b32 %r9673, %r1078, %r1082, %r2;
	// inline asm
	ld.local.u32 	%r1086, [%rd1+4];
	// inline asm
	prmt.b32 %r9674, %r1082, %r1086, %r2;
	// inline asm
	ld.local.u32 	%r1090, [%rd1];
	// inline asm
	prmt.b32 %r9675, %r1086, %r1090, %r2;
	// inline asm
	ld.local.u32 	%r1094, [%rd8+12];
	// inline asm
	prmt.b32 %r9676, %r1090, %r1094, %r2;
	// inline asm
	ld.local.u32 	%r1098, [%rd8+8];
	// inline asm
	prmt.b32 %r1096, %r1094, %r1098, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r1096;
	ld.local.u32 	%r1101, [%rd8+8];
	ld.local.u32 	%r1102, [%rd8+4];
	// inline asm
	prmt.b32 %r1100, %r1101, %r1102, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r1100;
	ld.local.u32 	%r1105, [%rd8+4];
	ld.local.u32 	%r1106, [%rd8];
	// inline asm
	prmt.b32 %r1104, %r1105, %r1106, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r1104;
	ld.local.u32 	%r1109, [%rd8];
	// inline asm
	prmt.b32 %r1108, %r1109, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r1108;
	st.local.u32 	[%rd6+12], %r9672;
	st.local.u32 	[%rd6+8], %r9672;
	st.local.u32 	[%rd6+4], %r9672;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd22, 0;
	st.local.u32 	[%rd8+4], %rd22;
	st.local.u32 	[%rd8], %rd22;
	mov.u32 	%r9701, %r9672;
	mov.u32 	%r9702, %r9672;
	mov.u32 	%r9703, %r9672;
	bra.uni 	BB3_89;

BB3_97:
	setp.eq.s32	%p92, %r1, 2;
	@%p92 bra 	BB3_167;
	bra.uni 	BB3_98;

BB3_167:
	ld.local.u32 	%r9204, [%rd7+4];
	ld.local.u32 	%r9205, [%rd7];
	// inline asm
	prmt.b32 %r9203, %r9204, %r9205, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r9203;
	ld.local.u32 	%r9209, [%rd6+12];
	// inline asm
	prmt.b32 %r9207, %r9205, %r9209, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r9207;
	ld.local.u32 	%r9212, [%rd6+12];
	ld.local.u32 	%r9213, [%rd6+8];
	// inline asm
	prmt.b32 %r9211, %r9212, %r9213, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r9211;
	ld.local.u32 	%r9216, [%rd6+8];
	ld.local.u32 	%r9217, [%rd6+4];
	// inline asm
	prmt.b32 %r9215, %r9216, %r9217, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r9215;
	ld.local.u32 	%r9220, [%rd6+4];
	ld.local.u32 	%r9221, [%rd6];
	// inline asm
	prmt.b32 %r9219, %r9220, %r9221, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r9219;
	ld.local.u32 	%r9225, [%rd5+12];
	// inline asm
	prmt.b32 %r9223, %r9221, %r9225, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r9223;
	ld.local.u32 	%r9228, [%rd5+12];
	ld.local.u32 	%r9229, [%rd5+8];
	// inline asm
	prmt.b32 %r9227, %r9228, %r9229, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r9227;
	ld.local.u32 	%r9232, [%rd5+8];
	ld.local.u32 	%r9233, [%rd5+4];
	// inline asm
	prmt.b32 %r9231, %r9232, %r9233, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r9231;
	ld.local.u32 	%r9236, [%rd5+4];
	ld.local.u32 	%r9237, [%rd5];
	// inline asm
	prmt.b32 %r9235, %r9236, %r9237, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r9235;
	ld.local.u32 	%r9241, [%rd4+12];
	// inline asm
	prmt.b32 %r9239, %r9237, %r9241, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r9239;
	ld.local.u32 	%r9244, [%rd4+12];
	ld.local.u32 	%r9245, [%rd4+8];
	// inline asm
	prmt.b32 %r9243, %r9244, %r9245, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r9243;
	ld.local.u32 	%r9248, [%rd4+8];
	ld.local.u32 	%r9249, [%rd4+4];
	// inline asm
	prmt.b32 %r9247, %r9248, %r9249, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r9247;
	ld.local.u32 	%r9252, [%rd4+4];
	ld.local.u32 	%r9253, [%rd4];
	// inline asm
	prmt.b32 %r9251, %r9252, %r9253, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r9251;
	ld.local.u32 	%r9257, [%rd3+12];
	// inline asm
	prmt.b32 %r9255, %r9253, %r9257, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r9255;
	ld.local.u32 	%r9260, [%rd3+12];
	ld.local.u32 	%r9261, [%rd3+8];
	// inline asm
	prmt.b32 %r9259, %r9260, %r9261, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r9259;
	ld.local.u32 	%r9264, [%rd3+8];
	ld.local.u32 	%r9265, [%rd3+4];
	// inline asm
	prmt.b32 %r9263, %r9264, %r9265, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r9263;
	ld.local.u32 	%r9268, [%rd3+4];
	ld.local.u32 	%r9269, [%rd3];
	// inline asm
	prmt.b32 %r9267, %r9268, %r9269, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r9267;
	ld.local.u32 	%r9273, [%rd2+12];
	// inline asm
	prmt.b32 %r9271, %r9269, %r9273, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r9271;
	ld.local.u32 	%r9276, [%rd2+12];
	ld.local.u32 	%r9277, [%rd2+8];
	// inline asm
	prmt.b32 %r9275, %r9276, %r9277, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r9275;
	ld.local.u32 	%r9280, [%rd2+8];
	ld.local.u32 	%r9281, [%rd2+4];
	// inline asm
	prmt.b32 %r9279, %r9280, %r9281, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r9279;
	ld.local.u32 	%r9284, [%rd2+4];
	ld.local.u32 	%r9285, [%rd2];
	// inline asm
	prmt.b32 %r9283, %r9284, %r9285, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r9283;
	ld.local.u32 	%r9289, [%rd1+12];
	// inline asm
	prmt.b32 %r9287, %r9285, %r9289, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r9287;
	ld.local.u32 	%r9292, [%rd1+12];
	ld.local.u32 	%r9293, [%rd1+8];
	// inline asm
	prmt.b32 %r9291, %r9292, %r9293, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r9291;
	ld.local.u32 	%r9296, [%rd1+8];
	ld.local.u32 	%r9297, [%rd1+4];
	// inline asm
	prmt.b32 %r9295, %r9296, %r9297, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r9295;
	ld.local.u32 	%r9300, [%rd1+4];
	ld.local.u32 	%r9301, [%rd1];
	// inline asm
	prmt.b32 %r9299, %r9300, %r9301, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r9299;
	ld.local.u32 	%r9305, [%rd8+12];
	// inline asm
	prmt.b32 %r9303, %r9301, %r9305, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r9303;
	ld.local.u32 	%r9308, [%rd8+12];
	ld.local.u32 	%r9309, [%rd8+8];
	// inline asm
	prmt.b32 %r9307, %r9308, %r9309, %r2;
	// inline asm
	st.local.u32 	[%rd1+4], %r9307;
	ld.local.u32 	%r9312, [%rd8+8];
	ld.local.u32 	%r9313, [%rd8+4];
	// inline asm
	prmt.b32 %r9311, %r9312, %r9313, %r2;
	// inline asm
	st.local.u32 	[%rd1], %r9311;
	ld.local.u32 	%r9316, [%rd8+4];
	ld.local.u32 	%r9317, [%rd8];
	// inline asm
	prmt.b32 %r9315, %r9316, %r9317, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r9315;
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r9319, %r9317, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r9319;
	mov.u64 	%rd2940, 0;
	st.local.u32 	[%rd8+4], %rd2940;
	st.local.u32 	[%rd8], %rd2940;
	bra.uni 	BB3_170;

BB3_8:
	setp.eq.s32	%p45, %r1, 2;
	@%p45 bra 	BB3_78;
	bra.uni 	BB3_9;

BB3_78:
	ld.local.u32 	%r4843, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9674, %r9672, %r4843, %r2;
	// inline asm
	ld.local.u32 	%r4847, [%rd7+8];
	// inline asm
	prmt.b32 %r9675, %r4843, %r4847, %r2;
	// inline asm
	ld.local.u32 	%r4851, [%rd7+4];
	// inline asm
	prmt.b32 %r9676, %r4847, %r4851, %r2;
	// inline asm
	ld.local.u32 	%r4855, [%rd7];
	// inline asm
	prmt.b32 %r4853, %r4851, %r4855, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r4853;
	ld.local.u32 	%r4859, [%rd6+12];
	// inline asm
	prmt.b32 %r4857, %r4855, %r4859, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r4857;
	ld.local.u32 	%r4862, [%rd6+12];
	ld.local.u32 	%r4863, [%rd6+8];
	// inline asm
	prmt.b32 %r4861, %r4862, %r4863, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r4861;
	ld.local.u32 	%r4866, [%rd6+8];
	ld.local.u32 	%r4867, [%rd6+4];
	// inline asm
	prmt.b32 %r4865, %r4866, %r4867, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r4865;
	ld.local.u32 	%r4870, [%rd6+4];
	ld.local.u32 	%r4871, [%rd6];
	// inline asm
	prmt.b32 %r4869, %r4870, %r4871, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r4869;
	ld.local.u32 	%r4875, [%rd5+12];
	// inline asm
	prmt.b32 %r4873, %r4871, %r4875, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r4873;
	ld.local.u32 	%r4878, [%rd5+12];
	ld.local.u32 	%r4879, [%rd5+8];
	// inline asm
	prmt.b32 %r4877, %r4878, %r4879, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r4877;
	ld.local.u32 	%r4882, [%rd5+8];
	ld.local.u32 	%r4883, [%rd5+4];
	// inline asm
	prmt.b32 %r4881, %r4882, %r4883, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r4881;
	ld.local.u32 	%r4886, [%rd5+4];
	ld.local.u32 	%r4887, [%rd5];
	// inline asm
	prmt.b32 %r4885, %r4886, %r4887, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r4885;
	ld.local.u32 	%r4891, [%rd4+12];
	// inline asm
	prmt.b32 %r4889, %r4887, %r4891, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r4889;
	ld.local.u32 	%r4894, [%rd4+12];
	ld.local.u32 	%r4895, [%rd4+8];
	// inline asm
	prmt.b32 %r4893, %r4894, %r4895, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r4893;
	ld.local.u32 	%r4898, [%rd4+8];
	ld.local.u32 	%r4899, [%rd4+4];
	// inline asm
	prmt.b32 %r4897, %r4898, %r4899, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r4897;
	ld.local.u32 	%r4902, [%rd4+4];
	ld.local.u32 	%r4903, [%rd4];
	// inline asm
	prmt.b32 %r4901, %r4902, %r4903, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r4901;
	ld.local.u32 	%r4907, [%rd3+12];
	// inline asm
	prmt.b32 %r4905, %r4903, %r4907, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r4905;
	ld.local.u32 	%r4910, [%rd3+12];
	ld.local.u32 	%r4911, [%rd3+8];
	// inline asm
	prmt.b32 %r4909, %r4910, %r4911, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r4909;
	ld.local.u32 	%r4914, [%rd3+8];
	ld.local.u32 	%r4915, [%rd3+4];
	// inline asm
	prmt.b32 %r4913, %r4914, %r4915, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r4913;
	ld.local.u32 	%r4918, [%rd3+4];
	ld.local.u32 	%r4919, [%rd3];
	// inline asm
	prmt.b32 %r4917, %r4918, %r4919, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r4917;
	ld.local.u32 	%r4923, [%rd2+12];
	// inline asm
	prmt.b32 %r4921, %r4919, %r4923, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r4921;
	ld.local.u32 	%r4926, [%rd2+12];
	ld.local.u32 	%r4927, [%rd2+8];
	// inline asm
	prmt.b32 %r4925, %r4926, %r4927, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r4925;
	ld.local.u32 	%r4930, [%rd2+8];
	ld.local.u32 	%r4931, [%rd2+4];
	// inline asm
	prmt.b32 %r4929, %r4930, %r4931, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r4929;
	ld.local.u32 	%r4934, [%rd2+4];
	ld.local.u32 	%r4935, [%rd2];
	// inline asm
	prmt.b32 %r4933, %r4934, %r4935, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r4933;
	ld.local.u32 	%r4939, [%rd1+12];
	// inline asm
	prmt.b32 %r4937, %r4935, %r4939, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r4937;
	ld.local.u32 	%r4942, [%rd1+12];
	ld.local.u32 	%r4943, [%rd1+8];
	// inline asm
	prmt.b32 %r4941, %r4942, %r4943, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r4941;
	ld.local.u32 	%r4946, [%rd1+8];
	ld.local.u32 	%r4947, [%rd1+4];
	// inline asm
	prmt.b32 %r4945, %r4946, %r4947, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r4945;
	ld.local.u32 	%r4950, [%rd1+4];
	ld.local.u32 	%r4951, [%rd1];
	// inline asm
	prmt.b32 %r4949, %r4950, %r4951, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r4949;
	ld.local.u32 	%r4955, [%rd8+12];
	// inline asm
	prmt.b32 %r4953, %r4951, %r4955, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r4953;
	ld.local.u32 	%r4958, [%rd8+12];
	ld.local.u32 	%r4959, [%rd8+8];
	// inline asm
	prmt.b32 %r4957, %r4958, %r4959, %r2;
	// inline asm
	st.local.u32 	[%rd1+4], %r4957;
	ld.local.u32 	%r4962, [%rd8+8];
	ld.local.u32 	%r4963, [%rd8+4];
	// inline asm
	prmt.b32 %r4961, %r4962, %r4963, %r2;
	// inline asm
	st.local.u32 	[%rd1], %r4961;
	ld.local.u32 	%r4966, [%rd8+4];
	ld.local.u32 	%r4967, [%rd8];
	// inline asm
	prmt.b32 %r4965, %r4966, %r4967, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r4965;
	// inline asm
	prmt.b32 %r4969, %r4967, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r4969;
	mov.u64 	%rd47, 0;
	st.local.u32 	[%rd8+4], %rd47;
	st.local.u32 	[%rd8], %rd47;
	mov.u32 	%r9673, %r9672;
	bra.uni 	BB3_79;

BB3_128:
	setp.eq.s32	%p69, %r1, 18;
	@%p69 bra 	BB3_159;
	bra.uni 	BB3_129;

BB3_159:
	ld.local.u32 	%r7812, [%rd3+4];
	ld.local.u32 	%r7813, [%rd3];
	// inline asm
	prmt.b32 %r7811, %r7812, %r7813, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7811;
	ld.local.u32 	%r7816, [%rd3];
	ld.local.u32 	%r7817, [%rd2+12];
	// inline asm
	prmt.b32 %r7815, %r7816, %r7817, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7815;
	ld.local.u32 	%r7820, [%rd2+12];
	ld.local.u32 	%r7821, [%rd2+8];
	// inline asm
	prmt.b32 %r7819, %r7820, %r7821, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7819;
	ld.local.u32 	%r7824, [%rd2+8];
	ld.local.u32 	%r7825, [%rd2+4];
	// inline asm
	prmt.b32 %r7823, %r7824, %r7825, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7823;
	ld.local.u32 	%r7828, [%rd2+4];
	ld.local.u32 	%r7829, [%rd2];
	// inline asm
	prmt.b32 %r7827, %r7828, %r7829, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7827;
	ld.local.u32 	%r7832, [%rd2];
	ld.local.u32 	%r7833, [%rd1+12];
	// inline asm
	prmt.b32 %r7831, %r7832, %r7833, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7831;
	ld.local.u32 	%r7836, [%rd1+12];
	ld.local.u32 	%r7837, [%rd1+8];
	// inline asm
	prmt.b32 %r7835, %r7836, %r7837, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r7835;
	ld.local.u32 	%r7840, [%rd1+8];
	ld.local.u32 	%r7841, [%rd1+4];
	// inline asm
	prmt.b32 %r7839, %r7840, %r7841, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r7839;
	ld.local.u32 	%r7844, [%rd1+4];
	ld.local.u32 	%r7845, [%rd1];
	// inline asm
	prmt.b32 %r7843, %r7844, %r7845, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r7843;
	ld.local.u32 	%r7848, [%rd1];
	ld.local.u32 	%r7849, [%rd8+12];
	// inline asm
	prmt.b32 %r7847, %r7848, %r7849, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r7847;
	ld.local.u32 	%r7852, [%rd8+12];
	ld.local.u32 	%r7853, [%rd8+8];
	// inline asm
	prmt.b32 %r7851, %r7852, %r7853, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r7851;
	ld.local.u32 	%r7856, [%rd8+8];
	ld.local.u32 	%r7857, [%rd8+4];
	// inline asm
	prmt.b32 %r7855, %r7856, %r7857, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r7855;
	ld.local.u32 	%r7860, [%rd8+4];
	ld.local.u32 	%r7861, [%rd8];
	// inline asm
	prmt.b32 %r7859, %r7860, %r7861, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r7859;
	ld.local.u32 	%r7864, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7863, %r7864, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r7863;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2925, 0;
	st.local.u32 	[%rd8+4], %rd2925;
	st.local.u32 	[%rd8], %rd2925;
	bra.uni 	BB3_170;

BB3_39:
	setp.eq.s32	%p22, %r1, 18;
	@%p22 bra 	BB3_70;
	bra.uni 	BB3_40;

BB3_70:
	ld.local.u32 	%r2387, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9690, %r9672, %r2387, %r2;
	// inline asm
	ld.local.u32 	%r2391, [%rd7+8];
	// inline asm
	prmt.b32 %r9691, %r2387, %r2391, %r2;
	// inline asm
	ld.local.u32 	%r2395, [%rd7+4];
	// inline asm
	prmt.b32 %r9692, %r2391, %r2395, %r2;
	// inline asm
	ld.local.u32 	%r2399, [%rd7];
	// inline asm
	prmt.b32 %r9685, %r2395, %r2399, %r2;
	// inline asm
	ld.local.u32 	%r2403, [%rd6+12];
	// inline asm
	prmt.b32 %r9686, %r2399, %r2403, %r2;
	// inline asm
	ld.local.u32 	%r2407, [%rd6+8];
	// inline asm
	prmt.b32 %r9687, %r2403, %r2407, %r2;
	// inline asm
	ld.local.u32 	%r2411, [%rd6+4];
	// inline asm
	prmt.b32 %r9688, %r2407, %r2411, %r2;
	// inline asm
	ld.local.u32 	%r2415, [%rd6];
	// inline asm
	prmt.b32 %r9681, %r2411, %r2415, %r2;
	// inline asm
	ld.local.u32 	%r2419, [%rd5+12];
	// inline asm
	prmt.b32 %r9682, %r2415, %r2419, %r2;
	// inline asm
	ld.local.u32 	%r2423, [%rd5+8];
	// inline asm
	prmt.b32 %r9683, %r2419, %r2423, %r2;
	// inline asm
	ld.local.u32 	%r2427, [%rd5+4];
	// inline asm
	prmt.b32 %r9684, %r2423, %r2427, %r2;
	// inline asm
	ld.local.u32 	%r2431, [%rd5];
	// inline asm
	prmt.b32 %r9677, %r2427, %r2431, %r2;
	// inline asm
	ld.local.u32 	%r2435, [%rd4+12];
	// inline asm
	prmt.b32 %r9678, %r2431, %r2435, %r2;
	// inline asm
	ld.local.u32 	%r2439, [%rd4+8];
	// inline asm
	prmt.b32 %r9679, %r2435, %r2439, %r2;
	// inline asm
	ld.local.u32 	%r2443, [%rd4+4];
	// inline asm
	prmt.b32 %r9680, %r2439, %r2443, %r2;
	// inline asm
	ld.local.u32 	%r2447, [%rd4];
	// inline asm
	prmt.b32 %r9673, %r2443, %r2447, %r2;
	// inline asm
	ld.local.u32 	%r2451, [%rd3+12];
	// inline asm
	prmt.b32 %r9674, %r2447, %r2451, %r2;
	// inline asm
	ld.local.u32 	%r2455, [%rd3+8];
	// inline asm
	prmt.b32 %r9675, %r2451, %r2455, %r2;
	// inline asm
	ld.local.u32 	%r2459, [%rd3+4];
	// inline asm
	prmt.b32 %r9676, %r2455, %r2459, %r2;
	// inline asm
	ld.local.u32 	%r2463, [%rd3];
	// inline asm
	prmt.b32 %r2461, %r2459, %r2463, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r2461;
	ld.local.u32 	%r2466, [%rd3];
	ld.local.u32 	%r2467, [%rd2+12];
	// inline asm
	prmt.b32 %r2465, %r2466, %r2467, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r2465;
	ld.local.u32 	%r2470, [%rd2+12];
	ld.local.u32 	%r2471, [%rd2+8];
	// inline asm
	prmt.b32 %r2469, %r2470, %r2471, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r2469;
	ld.local.u32 	%r2474, [%rd2+8];
	ld.local.u32 	%r2475, [%rd2+4];
	// inline asm
	prmt.b32 %r2473, %r2474, %r2475, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r2473;
	ld.local.u32 	%r2478, [%rd2+4];
	ld.local.u32 	%r2479, [%rd2];
	// inline asm
	prmt.b32 %r2477, %r2478, %r2479, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r2477;
	ld.local.u32 	%r2482, [%rd2];
	ld.local.u32 	%r2483, [%rd1+12];
	// inline asm
	prmt.b32 %r2481, %r2482, %r2483, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r2481;
	ld.local.u32 	%r2486, [%rd1+12];
	ld.local.u32 	%r2487, [%rd1+8];
	// inline asm
	prmt.b32 %r2485, %r2486, %r2487, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r2485;
	ld.local.u32 	%r2490, [%rd1+8];
	ld.local.u32 	%r2491, [%rd1+4];
	// inline asm
	prmt.b32 %r2489, %r2490, %r2491, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r2489;
	ld.local.u32 	%r2494, [%rd1+4];
	ld.local.u32 	%r2495, [%rd1];
	// inline asm
	prmt.b32 %r2493, %r2494, %r2495, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r2493;
	ld.local.u32 	%r2498, [%rd1];
	ld.local.u32 	%r2499, [%rd8+12];
	// inline asm
	prmt.b32 %r2497, %r2498, %r2499, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r2497;
	ld.local.u32 	%r2502, [%rd8+12];
	ld.local.u32 	%r2503, [%rd8+8];
	// inline asm
	prmt.b32 %r2501, %r2502, %r2503, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r2501;
	ld.local.u32 	%r2506, [%rd8+8];
	ld.local.u32 	%r2507, [%rd8+4];
	// inline asm
	prmt.b32 %r2505, %r2506, %r2507, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r2505;
	ld.local.u32 	%r2510, [%rd8+4];
	ld.local.u32 	%r2511, [%rd8];
	// inline asm
	prmt.b32 %r2509, %r2510, %r2511, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r2509;
	ld.local.u32 	%r2514, [%rd8];
	// inline asm
	prmt.b32 %r2513, %r2514, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r2513;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd32, 0;
	st.local.u32 	[%rd8+4], %rd32;
	st.local.u32 	[%rd8], %rd32;
	mov.u32 	%r9689, %r9672;
	bra.uni 	BB3_83;

BB3_112:
	setp.eq.s32	%p81, %r1, 10;
	@%p81 bra 	BB3_163;
	bra.uni 	BB3_113;

BB3_163:
	ld.local.u32 	%r8380, [%rd5+4];
	ld.local.u32 	%r8381, [%rd5];
	// inline asm
	prmt.b32 %r8379, %r8380, %r8381, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8379;
	ld.local.u32 	%r8384, [%rd5];
	ld.local.u32 	%r8385, [%rd4+12];
	// inline asm
	prmt.b32 %r8383, %r8384, %r8385, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8383;
	ld.local.u32 	%r8388, [%rd4+12];
	ld.local.u32 	%r8389, [%rd4+8];
	// inline asm
	prmt.b32 %r8387, %r8388, %r8389, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8387;
	ld.local.u32 	%r8392, [%rd4+8];
	ld.local.u32 	%r8393, [%rd4+4];
	// inline asm
	prmt.b32 %r8391, %r8392, %r8393, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8391;
	ld.local.u32 	%r8396, [%rd4+4];
	ld.local.u32 	%r8397, [%rd4];
	// inline asm
	prmt.b32 %r8395, %r8396, %r8397, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8395;
	ld.local.u32 	%r8400, [%rd4];
	ld.local.u32 	%r8401, [%rd3+12];
	// inline asm
	prmt.b32 %r8399, %r8400, %r8401, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8399;
	ld.local.u32 	%r8404, [%rd3+12];
	ld.local.u32 	%r8405, [%rd3+8];
	// inline asm
	prmt.b32 %r8403, %r8404, %r8405, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8403;
	ld.local.u32 	%r8408, [%rd3+8];
	ld.local.u32 	%r8409, [%rd3+4];
	// inline asm
	prmt.b32 %r8407, %r8408, %r8409, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8407;
	ld.local.u32 	%r8412, [%rd3+4];
	ld.local.u32 	%r8413, [%rd3];
	// inline asm
	prmt.b32 %r8411, %r8412, %r8413, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8411;
	ld.local.u32 	%r8416, [%rd3];
	ld.local.u32 	%r8417, [%rd2+12];
	// inline asm
	prmt.b32 %r8415, %r8416, %r8417, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8415;
	ld.local.u32 	%r8420, [%rd2+12];
	ld.local.u32 	%r8421, [%rd2+8];
	// inline asm
	prmt.b32 %r8419, %r8420, %r8421, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8419;
	ld.local.u32 	%r8424, [%rd2+8];
	ld.local.u32 	%r8425, [%rd2+4];
	// inline asm
	prmt.b32 %r8423, %r8424, %r8425, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8423;
	ld.local.u32 	%r8428, [%rd2+4];
	ld.local.u32 	%r8429, [%rd2];
	// inline asm
	prmt.b32 %r8427, %r8428, %r8429, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8427;
	ld.local.u32 	%r8432, [%rd2];
	ld.local.u32 	%r8433, [%rd1+12];
	// inline asm
	prmt.b32 %r8431, %r8432, %r8433, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8431;
	ld.local.u32 	%r8436, [%rd1+12];
	ld.local.u32 	%r8437, [%rd1+8];
	// inline asm
	prmt.b32 %r8435, %r8436, %r8437, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8435;
	ld.local.u32 	%r8440, [%rd1+8];
	ld.local.u32 	%r8441, [%rd1+4];
	// inline asm
	prmt.b32 %r8439, %r8440, %r8441, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8439;
	ld.local.u32 	%r8444, [%rd1+4];
	ld.local.u32 	%r8445, [%rd1];
	// inline asm
	prmt.b32 %r8443, %r8444, %r8445, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8443;
	ld.local.u32 	%r8448, [%rd1];
	ld.local.u32 	%r8449, [%rd8+12];
	// inline asm
	prmt.b32 %r8447, %r8448, %r8449, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r8447;
	ld.local.u32 	%r8452, [%rd8+12];
	ld.local.u32 	%r8453, [%rd8+8];
	// inline asm
	prmt.b32 %r8451, %r8452, %r8453, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r8451;
	ld.local.u32 	%r8456, [%rd8+8];
	ld.local.u32 	%r8457, [%rd8+4];
	// inline asm
	prmt.b32 %r8455, %r8456, %r8457, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r8455;
	ld.local.u32 	%r8460, [%rd8+4];
	ld.local.u32 	%r8461, [%rd8];
	// inline asm
	prmt.b32 %r8459, %r8460, %r8461, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r8459;
	ld.local.u32 	%r8464, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8463, %r8464, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r8463;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2933, 0;
	st.local.u32 	[%rd8+4], %rd2933;
	st.local.u32 	[%rd8], %rd2933;
	bra.uni 	BB3_170;

BB3_23:
	setp.eq.s32	%p34, %r1, 10;
	@%p34 bra 	BB3_74;
	bra.uni 	BB3_24;

BB3_74:
	ld.local.u32 	%r3583, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9682, %r9672, %r3583, %r2;
	// inline asm
	ld.local.u32 	%r3587, [%rd7+8];
	// inline asm
	prmt.b32 %r9683, %r3583, %r3587, %r2;
	// inline asm
	ld.local.u32 	%r3591, [%rd7+4];
	// inline asm
	prmt.b32 %r9684, %r3587, %r3591, %r2;
	// inline asm
	ld.local.u32 	%r3595, [%rd7];
	// inline asm
	prmt.b32 %r9677, %r3591, %r3595, %r2;
	// inline asm
	ld.local.u32 	%r3599, [%rd6+12];
	// inline asm
	prmt.b32 %r9678, %r3595, %r3599, %r2;
	// inline asm
	ld.local.u32 	%r3603, [%rd6+8];
	// inline asm
	prmt.b32 %r9679, %r3599, %r3603, %r2;
	// inline asm
	ld.local.u32 	%r3607, [%rd6+4];
	// inline asm
	prmt.b32 %r9680, %r3603, %r3607, %r2;
	// inline asm
	ld.local.u32 	%r3611, [%rd6];
	// inline asm
	prmt.b32 %r9673, %r3607, %r3611, %r2;
	// inline asm
	ld.local.u32 	%r3615, [%rd5+12];
	// inline asm
	prmt.b32 %r9674, %r3611, %r3615, %r2;
	// inline asm
	ld.local.u32 	%r3619, [%rd5+8];
	// inline asm
	prmt.b32 %r9675, %r3615, %r3619, %r2;
	// inline asm
	ld.local.u32 	%r3623, [%rd5+4];
	// inline asm
	prmt.b32 %r9676, %r3619, %r3623, %r2;
	// inline asm
	ld.local.u32 	%r3627, [%rd5];
	// inline asm
	prmt.b32 %r3625, %r3623, %r3627, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r3625;
	ld.local.u32 	%r3630, [%rd5];
	ld.local.u32 	%r3631, [%rd4+12];
	// inline asm
	prmt.b32 %r3629, %r3630, %r3631, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r3629;
	ld.local.u32 	%r3634, [%rd4+12];
	ld.local.u32 	%r3635, [%rd4+8];
	// inline asm
	prmt.b32 %r3633, %r3634, %r3635, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r3633;
	ld.local.u32 	%r3638, [%rd4+8];
	ld.local.u32 	%r3639, [%rd4+4];
	// inline asm
	prmt.b32 %r3637, %r3638, %r3639, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r3637;
	ld.local.u32 	%r3642, [%rd4+4];
	ld.local.u32 	%r3643, [%rd4];
	// inline asm
	prmt.b32 %r3641, %r3642, %r3643, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r3641;
	ld.local.u32 	%r3646, [%rd4];
	ld.local.u32 	%r3647, [%rd3+12];
	// inline asm
	prmt.b32 %r3645, %r3646, %r3647, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r3645;
	ld.local.u32 	%r3650, [%rd3+12];
	ld.local.u32 	%r3651, [%rd3+8];
	// inline asm
	prmt.b32 %r3649, %r3650, %r3651, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r3649;
	ld.local.u32 	%r3654, [%rd3+8];
	ld.local.u32 	%r3655, [%rd3+4];
	// inline asm
	prmt.b32 %r3653, %r3654, %r3655, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r3653;
	ld.local.u32 	%r3658, [%rd3+4];
	ld.local.u32 	%r3659, [%rd3];
	// inline asm
	prmt.b32 %r3657, %r3658, %r3659, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r3657;
	ld.local.u32 	%r3662, [%rd3];
	ld.local.u32 	%r3663, [%rd2+12];
	// inline asm
	prmt.b32 %r3661, %r3662, %r3663, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r3661;
	ld.local.u32 	%r3666, [%rd2+12];
	ld.local.u32 	%r3667, [%rd2+8];
	// inline asm
	prmt.b32 %r3665, %r3666, %r3667, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r3665;
	ld.local.u32 	%r3670, [%rd2+8];
	ld.local.u32 	%r3671, [%rd2+4];
	// inline asm
	prmt.b32 %r3669, %r3670, %r3671, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r3669;
	ld.local.u32 	%r3674, [%rd2+4];
	ld.local.u32 	%r3675, [%rd2];
	// inline asm
	prmt.b32 %r3673, %r3674, %r3675, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r3673;
	ld.local.u32 	%r3678, [%rd2];
	ld.local.u32 	%r3679, [%rd1+12];
	// inline asm
	prmt.b32 %r3677, %r3678, %r3679, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r3677;
	ld.local.u32 	%r3682, [%rd1+12];
	ld.local.u32 	%r3683, [%rd1+8];
	// inline asm
	prmt.b32 %r3681, %r3682, %r3683, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r3681;
	ld.local.u32 	%r3686, [%rd1+8];
	ld.local.u32 	%r3687, [%rd1+4];
	// inline asm
	prmt.b32 %r3685, %r3686, %r3687, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r3685;
	ld.local.u32 	%r3690, [%rd1+4];
	ld.local.u32 	%r3691, [%rd1];
	// inline asm
	prmt.b32 %r3689, %r3690, %r3691, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r3689;
	ld.local.u32 	%r3694, [%rd1];
	ld.local.u32 	%r3695, [%rd8+12];
	// inline asm
	prmt.b32 %r3693, %r3694, %r3695, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r3693;
	ld.local.u32 	%r3698, [%rd8+12];
	ld.local.u32 	%r3699, [%rd8+8];
	// inline asm
	prmt.b32 %r3697, %r3698, %r3699, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r3697;
	ld.local.u32 	%r3702, [%rd8+8];
	ld.local.u32 	%r3703, [%rd8+4];
	// inline asm
	prmt.b32 %r3701, %r3702, %r3703, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r3701;
	ld.local.u32 	%r3706, [%rd8+4];
	ld.local.u32 	%r3707, [%rd8];
	// inline asm
	prmt.b32 %r3705, %r3706, %r3707, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r3705;
	ld.local.u32 	%r3710, [%rd8];
	// inline asm
	prmt.b32 %r3709, %r3710, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r3709;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd40, 0;
	st.local.u32 	[%rd8+4], %rd40;
	st.local.u32 	[%rd8], %rd40;
	mov.u32 	%r9681, %r9672;
	bra.uni 	BB3_81;

BB3_143:
	setp.eq.s32	%p58, %r1, 26;
	@%p58 bra 	BB3_155;
	bra.uni 	BB3_144;

BB3_155:
	ld.local.u32 	%r7500, [%rd1+4];
	ld.local.u32 	%r7501, [%rd1];
	// inline asm
	prmt.b32 %r7499, %r7500, %r7501, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7499;
	ld.local.u32 	%r7504, [%rd1];
	ld.local.u32 	%r7505, [%rd8+12];
	// inline asm
	prmt.b32 %r7503, %r7504, %r7505, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7503;
	ld.local.u32 	%r7508, [%rd8+12];
	ld.local.u32 	%r7509, [%rd8+8];
	// inline asm
	prmt.b32 %r7507, %r7508, %r7509, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7507;
	ld.local.u32 	%r7512, [%rd8+8];
	ld.local.u32 	%r7513, [%rd8+4];
	// inline asm
	prmt.b32 %r7511, %r7512, %r7513, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7511;
	ld.local.u32 	%r7516, [%rd8+4];
	ld.local.u32 	%r7517, [%rd8];
	// inline asm
	prmt.b32 %r7515, %r7516, %r7517, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7515;
	ld.local.u32 	%r7520, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7519, %r7520, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7519;
	st.local.u32 	[%rd6+4], %r9705;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2917, 0;
	st.local.u32 	[%rd8+4], %rd2917;
	st.local.u32 	[%rd8], %rd2917;
	bra.uni 	BB3_170;

BB3_54:
	setp.eq.s32	%p11, %r1, 26;
	@%p11 bra 	BB3_66;
	bra.uni 	BB3_55;

BB3_66:
	ld.local.u32 	%r1255, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9698, %r9672, %r1255, %r2;
	// inline asm
	ld.local.u32 	%r1259, [%rd7+8];
	// inline asm
	prmt.b32 %r9699, %r1255, %r1259, %r2;
	// inline asm
	ld.local.u32 	%r1263, [%rd7+4];
	// inline asm
	prmt.b32 %r9700, %r1259, %r1263, %r2;
	// inline asm
	ld.local.u32 	%r1267, [%rd7];
	// inline asm
	prmt.b32 %r9693, %r1263, %r1267, %r2;
	// inline asm
	ld.local.u32 	%r1271, [%rd6+12];
	// inline asm
	prmt.b32 %r9694, %r1267, %r1271, %r2;
	// inline asm
	ld.local.u32 	%r1275, [%rd6+8];
	// inline asm
	prmt.b32 %r9695, %r1271, %r1275, %r2;
	// inline asm
	ld.local.u32 	%r1279, [%rd6+4];
	// inline asm
	prmt.b32 %r9696, %r1275, %r1279, %r2;
	// inline asm
	ld.local.u32 	%r1283, [%rd6];
	// inline asm
	prmt.b32 %r9689, %r1279, %r1283, %r2;
	// inline asm
	ld.local.u32 	%r1287, [%rd5+12];
	// inline asm
	prmt.b32 %r9690, %r1283, %r1287, %r2;
	// inline asm
	ld.local.u32 	%r1291, [%rd5+8];
	// inline asm
	prmt.b32 %r9691, %r1287, %r1291, %r2;
	// inline asm
	ld.local.u32 	%r1295, [%rd5+4];
	// inline asm
	prmt.b32 %r9692, %r1291, %r1295, %r2;
	// inline asm
	ld.local.u32 	%r1299, [%rd5];
	// inline asm
	prmt.b32 %r9685, %r1295, %r1299, %r2;
	// inline asm
	ld.local.u32 	%r1303, [%rd4+12];
	// inline asm
	prmt.b32 %r9686, %r1299, %r1303, %r2;
	// inline asm
	ld.local.u32 	%r1307, [%rd4+8];
	// inline asm
	prmt.b32 %r9687, %r1303, %r1307, %r2;
	// inline asm
	ld.local.u32 	%r1311, [%rd4+4];
	// inline asm
	prmt.b32 %r9688, %r1307, %r1311, %r2;
	// inline asm
	ld.local.u32 	%r1315, [%rd4];
	// inline asm
	prmt.b32 %r9681, %r1311, %r1315, %r2;
	// inline asm
	ld.local.u32 	%r1319, [%rd3+12];
	// inline asm
	prmt.b32 %r9682, %r1315, %r1319, %r2;
	// inline asm
	ld.local.u32 	%r1323, [%rd3+8];
	// inline asm
	prmt.b32 %r9683, %r1319, %r1323, %r2;
	// inline asm
	ld.local.u32 	%r1327, [%rd3+4];
	// inline asm
	prmt.b32 %r9684, %r1323, %r1327, %r2;
	// inline asm
	ld.local.u32 	%r1331, [%rd3];
	// inline asm
	prmt.b32 %r9677, %r1327, %r1331, %r2;
	// inline asm
	ld.local.u32 	%r1335, [%rd2+12];
	// inline asm
	prmt.b32 %r9678, %r1331, %r1335, %r2;
	// inline asm
	ld.local.u32 	%r1339, [%rd2+8];
	// inline asm
	prmt.b32 %r9679, %r1335, %r1339, %r2;
	// inline asm
	ld.local.u32 	%r1343, [%rd2+4];
	// inline asm
	prmt.b32 %r9680, %r1339, %r1343, %r2;
	// inline asm
	ld.local.u32 	%r1347, [%rd2];
	// inline asm
	prmt.b32 %r9673, %r1343, %r1347, %r2;
	// inline asm
	ld.local.u32 	%r1351, [%rd1+12];
	// inline asm
	prmt.b32 %r9674, %r1347, %r1351, %r2;
	// inline asm
	ld.local.u32 	%r1355, [%rd1+8];
	// inline asm
	prmt.b32 %r9675, %r1351, %r1355, %r2;
	// inline asm
	ld.local.u32 	%r1359, [%rd1+4];
	// inline asm
	prmt.b32 %r9676, %r1355, %r1359, %r2;
	// inline asm
	ld.local.u32 	%r1363, [%rd1];
	// inline asm
	prmt.b32 %r1361, %r1359, %r1363, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r1361;
	ld.local.u32 	%r1366, [%rd1];
	ld.local.u32 	%r1367, [%rd8+12];
	// inline asm
	prmt.b32 %r1365, %r1366, %r1367, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r1365;
	ld.local.u32 	%r1370, [%rd8+12];
	ld.local.u32 	%r1371, [%rd8+8];
	// inline asm
	prmt.b32 %r1369, %r1370, %r1371, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r1369;
	ld.local.u32 	%r1374, [%rd8+8];
	ld.local.u32 	%r1375, [%rd8+4];
	// inline asm
	prmt.b32 %r1373, %r1374, %r1375, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r1373;
	ld.local.u32 	%r1378, [%rd8+4];
	ld.local.u32 	%r1379, [%rd8];
	// inline asm
	prmt.b32 %r1377, %r1378, %r1379, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r1377;
	ld.local.u32 	%r1382, [%rd8];
	// inline asm
	prmt.b32 %r1381, %r1382, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r1381;
	st.local.u32 	[%rd6+4], %r9672;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd24, 0;
	st.local.u32 	[%rd8+4], %rd24;
	st.local.u32 	[%rd8], %rd24;
	mov.u32 	%r9697, %r9672;
	bra.uni 	BB3_85;

BB3_104:
	setp.eq.s32	%p87, %r1, 6;
	@%p87 bra 	BB3_165;
	bra.uni 	BB3_105;

BB3_165:
	ld.local.u32 	%r8760, [%rd6+4];
	ld.local.u32 	%r8761, [%rd6];
	// inline asm
	prmt.b32 %r8759, %r8760, %r8761, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8759;
	ld.local.u32 	%r8764, [%rd6];
	ld.local.u32 	%r8765, [%rd5+12];
	// inline asm
	prmt.b32 %r8763, %r8764, %r8765, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8763;
	ld.local.u32 	%r8768, [%rd5+12];
	ld.local.u32 	%r8769, [%rd5+8];
	// inline asm
	prmt.b32 %r8767, %r8768, %r8769, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8767;
	ld.local.u32 	%r8772, [%rd5+8];
	ld.local.u32 	%r8773, [%rd5+4];
	// inline asm
	prmt.b32 %r8771, %r8772, %r8773, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8771;
	ld.local.u32 	%r8776, [%rd5+4];
	ld.local.u32 	%r8777, [%rd5];
	// inline asm
	prmt.b32 %r8775, %r8776, %r8777, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8775;
	ld.local.u32 	%r8780, [%rd5];
	ld.local.u32 	%r8781, [%rd4+12];
	// inline asm
	prmt.b32 %r8779, %r8780, %r8781, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8779;
	ld.local.u32 	%r8784, [%rd4+12];
	ld.local.u32 	%r8785, [%rd4+8];
	// inline asm
	prmt.b32 %r8783, %r8784, %r8785, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8783;
	ld.local.u32 	%r8788, [%rd4+8];
	ld.local.u32 	%r8789, [%rd4+4];
	// inline asm
	prmt.b32 %r8787, %r8788, %r8789, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8787;
	ld.local.u32 	%r8792, [%rd4+4];
	ld.local.u32 	%r8793, [%rd4];
	// inline asm
	prmt.b32 %r8791, %r8792, %r8793, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8791;
	ld.local.u32 	%r8796, [%rd4];
	ld.local.u32 	%r8797, [%rd3+12];
	// inline asm
	prmt.b32 %r8795, %r8796, %r8797, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8795;
	ld.local.u32 	%r8800, [%rd3+12];
	ld.local.u32 	%r8801, [%rd3+8];
	// inline asm
	prmt.b32 %r8799, %r8800, %r8801, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8799;
	ld.local.u32 	%r8804, [%rd3+8];
	ld.local.u32 	%r8805, [%rd3+4];
	// inline asm
	prmt.b32 %r8803, %r8804, %r8805, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8803;
	ld.local.u32 	%r8808, [%rd3+4];
	ld.local.u32 	%r8809, [%rd3];
	// inline asm
	prmt.b32 %r8807, %r8808, %r8809, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8807;
	ld.local.u32 	%r8812, [%rd3];
	ld.local.u32 	%r8813, [%rd2+12];
	// inline asm
	prmt.b32 %r8811, %r8812, %r8813, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8811;
	ld.local.u32 	%r8816, [%rd2+12];
	ld.local.u32 	%r8817, [%rd2+8];
	// inline asm
	prmt.b32 %r8815, %r8816, %r8817, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8815;
	ld.local.u32 	%r8820, [%rd2+8];
	ld.local.u32 	%r8821, [%rd2+4];
	// inline asm
	prmt.b32 %r8819, %r8820, %r8821, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8819;
	ld.local.u32 	%r8824, [%rd2+4];
	ld.local.u32 	%r8825, [%rd2];
	// inline asm
	prmt.b32 %r8823, %r8824, %r8825, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8823;
	ld.local.u32 	%r8828, [%rd2];
	ld.local.u32 	%r8829, [%rd1+12];
	// inline asm
	prmt.b32 %r8827, %r8828, %r8829, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r8827;
	ld.local.u32 	%r8832, [%rd1+12];
	ld.local.u32 	%r8833, [%rd1+8];
	// inline asm
	prmt.b32 %r8831, %r8832, %r8833, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r8831;
	ld.local.u32 	%r8836, [%rd1+8];
	ld.local.u32 	%r8837, [%rd1+4];
	// inline asm
	prmt.b32 %r8835, %r8836, %r8837, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r8835;
	ld.local.u32 	%r8840, [%rd1+4];
	ld.local.u32 	%r8841, [%rd1];
	// inline asm
	prmt.b32 %r8839, %r8840, %r8841, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r8839;
	ld.local.u32 	%r8844, [%rd1];
	ld.local.u32 	%r8845, [%rd8+12];
	// inline asm
	prmt.b32 %r8843, %r8844, %r8845, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r8843;
	ld.local.u32 	%r8848, [%rd8+12];
	ld.local.u32 	%r8849, [%rd8+8];
	// inline asm
	prmt.b32 %r8847, %r8848, %r8849, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r8847;
	ld.local.u32 	%r8852, [%rd8+8];
	ld.local.u32 	%r8853, [%rd8+4];
	// inline asm
	prmt.b32 %r8851, %r8852, %r8853, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r8851;
	ld.local.u32 	%r8856, [%rd8+4];
	ld.local.u32 	%r8857, [%rd8];
	// inline asm
	prmt.b32 %r8855, %r8856, %r8857, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r8855;
	ld.local.u32 	%r8860, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8859, %r8860, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r8859;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2937, 0;
	st.local.u32 	[%rd8+4], %rd2937;
	st.local.u32 	[%rd8], %rd2937;
	bra.uni 	BB3_170;

BB3_15:
	setp.eq.s32	%p40, %r1, 6;
	@%p40 bra 	BB3_76;
	bra.uni 	BB3_16;

BB3_76:
	ld.local.u32 	%r4205, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9678, %r9672, %r4205, %r2;
	// inline asm
	ld.local.u32 	%r4209, [%rd7+8];
	// inline asm
	prmt.b32 %r9679, %r4205, %r4209, %r2;
	// inline asm
	ld.local.u32 	%r4213, [%rd7+4];
	// inline asm
	prmt.b32 %r9680, %r4209, %r4213, %r2;
	// inline asm
	ld.local.u32 	%r4217, [%rd7];
	// inline asm
	prmt.b32 %r9673, %r4213, %r4217, %r2;
	// inline asm
	ld.local.u32 	%r4221, [%rd6+12];
	// inline asm
	prmt.b32 %r9674, %r4217, %r4221, %r2;
	// inline asm
	ld.local.u32 	%r4225, [%rd6+8];
	// inline asm
	prmt.b32 %r9675, %r4221, %r4225, %r2;
	// inline asm
	ld.local.u32 	%r4229, [%rd6+4];
	// inline asm
	prmt.b32 %r9676, %r4225, %r4229, %r2;
	// inline asm
	ld.local.u32 	%r4233, [%rd6];
	// inline asm
	prmt.b32 %r4231, %r4229, %r4233, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r4231;
	ld.local.u32 	%r4236, [%rd6];
	ld.local.u32 	%r4237, [%rd5+12];
	// inline asm
	prmt.b32 %r4235, %r4236, %r4237, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r4235;
	ld.local.u32 	%r4240, [%rd5+12];
	ld.local.u32 	%r4241, [%rd5+8];
	// inline asm
	prmt.b32 %r4239, %r4240, %r4241, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r4239;
	ld.local.u32 	%r4244, [%rd5+8];
	ld.local.u32 	%r4245, [%rd5+4];
	// inline asm
	prmt.b32 %r4243, %r4244, %r4245, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r4243;
	ld.local.u32 	%r4248, [%rd5+4];
	ld.local.u32 	%r4249, [%rd5];
	// inline asm
	prmt.b32 %r4247, %r4248, %r4249, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r4247;
	ld.local.u32 	%r4252, [%rd5];
	ld.local.u32 	%r4253, [%rd4+12];
	// inline asm
	prmt.b32 %r4251, %r4252, %r4253, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r4251;
	ld.local.u32 	%r4256, [%rd4+12];
	ld.local.u32 	%r4257, [%rd4+8];
	// inline asm
	prmt.b32 %r4255, %r4256, %r4257, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r4255;
	ld.local.u32 	%r4260, [%rd4+8];
	ld.local.u32 	%r4261, [%rd4+4];
	// inline asm
	prmt.b32 %r4259, %r4260, %r4261, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r4259;
	ld.local.u32 	%r4264, [%rd4+4];
	ld.local.u32 	%r4265, [%rd4];
	// inline asm
	prmt.b32 %r4263, %r4264, %r4265, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r4263;
	ld.local.u32 	%r4268, [%rd4];
	ld.local.u32 	%r4269, [%rd3+12];
	// inline asm
	prmt.b32 %r4267, %r4268, %r4269, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r4267;
	ld.local.u32 	%r4272, [%rd3+12];
	ld.local.u32 	%r4273, [%rd3+8];
	// inline asm
	prmt.b32 %r4271, %r4272, %r4273, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r4271;
	ld.local.u32 	%r4276, [%rd3+8];
	ld.local.u32 	%r4277, [%rd3+4];
	// inline asm
	prmt.b32 %r4275, %r4276, %r4277, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r4275;
	ld.local.u32 	%r4280, [%rd3+4];
	ld.local.u32 	%r4281, [%rd3];
	// inline asm
	prmt.b32 %r4279, %r4280, %r4281, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r4279;
	ld.local.u32 	%r4284, [%rd3];
	ld.local.u32 	%r4285, [%rd2+12];
	// inline asm
	prmt.b32 %r4283, %r4284, %r4285, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r4283;
	ld.local.u32 	%r4288, [%rd2+12];
	ld.local.u32 	%r4289, [%rd2+8];
	// inline asm
	prmt.b32 %r4287, %r4288, %r4289, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r4287;
	ld.local.u32 	%r4292, [%rd2+8];
	ld.local.u32 	%r4293, [%rd2+4];
	// inline asm
	prmt.b32 %r4291, %r4292, %r4293, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r4291;
	ld.local.u32 	%r4296, [%rd2+4];
	ld.local.u32 	%r4297, [%rd2];
	// inline asm
	prmt.b32 %r4295, %r4296, %r4297, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r4295;
	ld.local.u32 	%r4300, [%rd2];
	ld.local.u32 	%r4301, [%rd1+12];
	// inline asm
	prmt.b32 %r4299, %r4300, %r4301, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r4299;
	ld.local.u32 	%r4304, [%rd1+12];
	ld.local.u32 	%r4305, [%rd1+8];
	// inline asm
	prmt.b32 %r4303, %r4304, %r4305, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r4303;
	ld.local.u32 	%r4308, [%rd1+8];
	ld.local.u32 	%r4309, [%rd1+4];
	// inline asm
	prmt.b32 %r4307, %r4308, %r4309, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r4307;
	ld.local.u32 	%r4312, [%rd1+4];
	ld.local.u32 	%r4313, [%rd1];
	// inline asm
	prmt.b32 %r4311, %r4312, %r4313, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r4311;
	ld.local.u32 	%r4316, [%rd1];
	ld.local.u32 	%r4317, [%rd8+12];
	// inline asm
	prmt.b32 %r4315, %r4316, %r4317, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r4315;
	ld.local.u32 	%r4320, [%rd8+12];
	ld.local.u32 	%r4321, [%rd8+8];
	// inline asm
	prmt.b32 %r4319, %r4320, %r4321, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r4319;
	ld.local.u32 	%r4324, [%rd8+8];
	ld.local.u32 	%r4325, [%rd8+4];
	// inline asm
	prmt.b32 %r4323, %r4324, %r4325, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r4323;
	ld.local.u32 	%r4328, [%rd8+4];
	ld.local.u32 	%r4329, [%rd8];
	// inline asm
	prmt.b32 %r4327, %r4328, %r4329, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r4327;
	ld.local.u32 	%r4332, [%rd8];
	// inline asm
	prmt.b32 %r4331, %r4332, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r4331;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd44, 0;
	st.local.u32 	[%rd8+4], %rd44;
	st.local.u32 	[%rd8], %rd44;
	mov.u32 	%r9677, %r9672;
	bra.uni 	BB3_80;

BB3_135:
	setp.eq.s32	%p64, %r1, 22;
	@%p64 bra 	BB3_157;
	bra.uni 	BB3_136;

BB3_157:
	ld.local.u32 	%r7624, [%rd2+4];
	ld.local.u32 	%r7625, [%rd2];
	// inline asm
	prmt.b32 %r7623, %r7624, %r7625, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7623;
	ld.local.u32 	%r7628, [%rd2];
	ld.local.u32 	%r7629, [%rd1+12];
	// inline asm
	prmt.b32 %r7627, %r7628, %r7629, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7627;
	ld.local.u32 	%r7632, [%rd1+12];
	ld.local.u32 	%r7633, [%rd1+8];
	// inline asm
	prmt.b32 %r7631, %r7632, %r7633, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7631;
	ld.local.u32 	%r7636, [%rd1+8];
	ld.local.u32 	%r7637, [%rd1+4];
	// inline asm
	prmt.b32 %r7635, %r7636, %r7637, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7635;
	ld.local.u32 	%r7640, [%rd1+4];
	ld.local.u32 	%r7641, [%rd1];
	// inline asm
	prmt.b32 %r7639, %r7640, %r7641, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7639;
	ld.local.u32 	%r7644, [%rd1];
	ld.local.u32 	%r7645, [%rd8+12];
	// inline asm
	prmt.b32 %r7643, %r7644, %r7645, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7643;
	ld.local.u32 	%r7648, [%rd8+12];
	ld.local.u32 	%r7649, [%rd8+8];
	// inline asm
	prmt.b32 %r7647, %r7648, %r7649, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r7647;
	ld.local.u32 	%r7652, [%rd8+8];
	ld.local.u32 	%r7653, [%rd8+4];
	// inline asm
	prmt.b32 %r7651, %r7652, %r7653, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r7651;
	ld.local.u32 	%r7656, [%rd8+4];
	ld.local.u32 	%r7657, [%rd8];
	// inline asm
	prmt.b32 %r7655, %r7656, %r7657, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r7655;
	ld.local.u32 	%r7660, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7659, %r7660, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r7659;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2921, 0;
	st.local.u32 	[%rd8+4], %rd2921;
	st.local.u32 	[%rd8], %rd2921;
	bra.uni 	BB3_170;

BB3_46:
	setp.eq.s32	%p17, %r1, 22;
	@%p17 bra 	BB3_68;
	bra.uni 	BB3_47;

BB3_68:
	ld.local.u32 	%r1813, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9694, %r9672, %r1813, %r2;
	// inline asm
	ld.local.u32 	%r1817, [%rd7+8];
	// inline asm
	prmt.b32 %r9695, %r1813, %r1817, %r2;
	// inline asm
	ld.local.u32 	%r1821, [%rd7+4];
	// inline asm
	prmt.b32 %r9696, %r1817, %r1821, %r2;
	// inline asm
	ld.local.u32 	%r1825, [%rd7];
	// inline asm
	prmt.b32 %r9689, %r1821, %r1825, %r2;
	// inline asm
	ld.local.u32 	%r1829, [%rd6+12];
	// inline asm
	prmt.b32 %r9690, %r1825, %r1829, %r2;
	// inline asm
	ld.local.u32 	%r1833, [%rd6+8];
	// inline asm
	prmt.b32 %r9691, %r1829, %r1833, %r2;
	// inline asm
	ld.local.u32 	%r1837, [%rd6+4];
	// inline asm
	prmt.b32 %r9692, %r1833, %r1837, %r2;
	// inline asm
	ld.local.u32 	%r1841, [%rd6];
	// inline asm
	prmt.b32 %r9685, %r1837, %r1841, %r2;
	// inline asm
	ld.local.u32 	%r1845, [%rd5+12];
	// inline asm
	prmt.b32 %r9686, %r1841, %r1845, %r2;
	// inline asm
	ld.local.u32 	%r1849, [%rd5+8];
	// inline asm
	prmt.b32 %r9687, %r1845, %r1849, %r2;
	// inline asm
	ld.local.u32 	%r1853, [%rd5+4];
	// inline asm
	prmt.b32 %r9688, %r1849, %r1853, %r2;
	// inline asm
	ld.local.u32 	%r1857, [%rd5];
	// inline asm
	prmt.b32 %r9681, %r1853, %r1857, %r2;
	// inline asm
	ld.local.u32 	%r1861, [%rd4+12];
	// inline asm
	prmt.b32 %r9682, %r1857, %r1861, %r2;
	// inline asm
	ld.local.u32 	%r1865, [%rd4+8];
	// inline asm
	prmt.b32 %r9683, %r1861, %r1865, %r2;
	// inline asm
	ld.local.u32 	%r1869, [%rd4+4];
	// inline asm
	prmt.b32 %r9684, %r1865, %r1869, %r2;
	// inline asm
	ld.local.u32 	%r1873, [%rd4];
	// inline asm
	prmt.b32 %r9677, %r1869, %r1873, %r2;
	// inline asm
	ld.local.u32 	%r1877, [%rd3+12];
	// inline asm
	prmt.b32 %r9678, %r1873, %r1877, %r2;
	// inline asm
	ld.local.u32 	%r1881, [%rd3+8];
	// inline asm
	prmt.b32 %r9679, %r1877, %r1881, %r2;
	// inline asm
	ld.local.u32 	%r1885, [%rd3+4];
	// inline asm
	prmt.b32 %r9680, %r1881, %r1885, %r2;
	// inline asm
	ld.local.u32 	%r1889, [%rd3];
	// inline asm
	prmt.b32 %r9673, %r1885, %r1889, %r2;
	// inline asm
	ld.local.u32 	%r1893, [%rd2+12];
	// inline asm
	prmt.b32 %r9674, %r1889, %r1893, %r2;
	// inline asm
	ld.local.u32 	%r1897, [%rd2+8];
	// inline asm
	prmt.b32 %r9675, %r1893, %r1897, %r2;
	// inline asm
	ld.local.u32 	%r1901, [%rd2+4];
	// inline asm
	prmt.b32 %r9676, %r1897, %r1901, %r2;
	// inline asm
	ld.local.u32 	%r1905, [%rd2];
	// inline asm
	prmt.b32 %r1903, %r1901, %r1905, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r1903;
	ld.local.u32 	%r1908, [%rd2];
	ld.local.u32 	%r1909, [%rd1+12];
	// inline asm
	prmt.b32 %r1907, %r1908, %r1909, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r1907;
	ld.local.u32 	%r1912, [%rd1+12];
	ld.local.u32 	%r1913, [%rd1+8];
	// inline asm
	prmt.b32 %r1911, %r1912, %r1913, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r1911;
	ld.local.u32 	%r1916, [%rd1+8];
	ld.local.u32 	%r1917, [%rd1+4];
	// inline asm
	prmt.b32 %r1915, %r1916, %r1917, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r1915;
	ld.local.u32 	%r1920, [%rd1+4];
	ld.local.u32 	%r1921, [%rd1];
	// inline asm
	prmt.b32 %r1919, %r1920, %r1921, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r1919;
	ld.local.u32 	%r1924, [%rd1];
	ld.local.u32 	%r1925, [%rd8+12];
	// inline asm
	prmt.b32 %r1923, %r1924, %r1925, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r1923;
	ld.local.u32 	%r1928, [%rd8+12];
	ld.local.u32 	%r1929, [%rd8+8];
	// inline asm
	prmt.b32 %r1927, %r1928, %r1929, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r1927;
	ld.local.u32 	%r1932, [%rd8+8];
	ld.local.u32 	%r1933, [%rd8+4];
	// inline asm
	prmt.b32 %r1931, %r1932, %r1933, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r1931;
	ld.local.u32 	%r1936, [%rd8+4];
	ld.local.u32 	%r1937, [%rd8];
	// inline asm
	prmt.b32 %r1935, %r1936, %r1937, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r1935;
	ld.local.u32 	%r1940, [%rd8];
	// inline asm
	prmt.b32 %r1939, %r1940, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r1939;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd28, 0;
	st.local.u32 	[%rd8+4], %rd28;
	st.local.u32 	[%rd8], %rd28;
	mov.u32 	%r9693, %r9672;
	bra.uni 	BB3_84;

BB3_119:
	setp.eq.s32	%p76, %r1, 14;
	@%p76 bra 	BB3_161;
	bra.uni 	BB3_120;

BB3_161:
	ld.local.u32 	%r8064, [%rd4+4];
	ld.local.u32 	%r8065, [%rd4];
	// inline asm
	prmt.b32 %r8063, %r8064, %r8065, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8063;
	ld.local.u32 	%r8068, [%rd4];
	ld.local.u32 	%r8069, [%rd3+12];
	// inline asm
	prmt.b32 %r8067, %r8068, %r8069, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8067;
	ld.local.u32 	%r8072, [%rd3+12];
	ld.local.u32 	%r8073, [%rd3+8];
	// inline asm
	prmt.b32 %r8071, %r8072, %r8073, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8071;
	ld.local.u32 	%r8076, [%rd3+8];
	ld.local.u32 	%r8077, [%rd3+4];
	// inline asm
	prmt.b32 %r8075, %r8076, %r8077, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8075;
	ld.local.u32 	%r8080, [%rd3+4];
	ld.local.u32 	%r8081, [%rd3];
	// inline asm
	prmt.b32 %r8079, %r8080, %r8081, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8079;
	ld.local.u32 	%r8084, [%rd3];
	ld.local.u32 	%r8085, [%rd2+12];
	// inline asm
	prmt.b32 %r8083, %r8084, %r8085, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8083;
	ld.local.u32 	%r8088, [%rd2+12];
	ld.local.u32 	%r8089, [%rd2+8];
	// inline asm
	prmt.b32 %r8087, %r8088, %r8089, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8087;
	ld.local.u32 	%r8092, [%rd2+8];
	ld.local.u32 	%r8093, [%rd2+4];
	// inline asm
	prmt.b32 %r8091, %r8092, %r8093, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8091;
	ld.local.u32 	%r8096, [%rd2+4];
	ld.local.u32 	%r8097, [%rd2];
	// inline asm
	prmt.b32 %r8095, %r8096, %r8097, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8095;
	ld.local.u32 	%r8100, [%rd2];
	ld.local.u32 	%r8101, [%rd1+12];
	// inline asm
	prmt.b32 %r8099, %r8100, %r8101, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8099;
	ld.local.u32 	%r8104, [%rd1+12];
	ld.local.u32 	%r8105, [%rd1+8];
	// inline asm
	prmt.b32 %r8103, %r8104, %r8105, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8103;
	ld.local.u32 	%r8108, [%rd1+8];
	ld.local.u32 	%r8109, [%rd1+4];
	// inline asm
	prmt.b32 %r8107, %r8108, %r8109, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8107;
	ld.local.u32 	%r8112, [%rd1+4];
	ld.local.u32 	%r8113, [%rd1];
	// inline asm
	prmt.b32 %r8111, %r8112, %r8113, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8111;
	ld.local.u32 	%r8116, [%rd1];
	ld.local.u32 	%r8117, [%rd8+12];
	// inline asm
	prmt.b32 %r8115, %r8116, %r8117, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8115;
	ld.local.u32 	%r8120, [%rd8+12];
	ld.local.u32 	%r8121, [%rd8+8];
	// inline asm
	prmt.b32 %r8119, %r8120, %r8121, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8119;
	ld.local.u32 	%r8124, [%rd8+8];
	ld.local.u32 	%r8125, [%rd8+4];
	// inline asm
	prmt.b32 %r8123, %r8124, %r8125, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8123;
	ld.local.u32 	%r8128, [%rd8+4];
	ld.local.u32 	%r8129, [%rd8];
	// inline asm
	prmt.b32 %r8127, %r8128, %r8129, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8127;
	ld.local.u32 	%r8132, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8131, %r8132, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r8131;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2929, 0;
	st.local.u32 	[%rd8+4], %rd2929;
	st.local.u32 	[%rd8], %rd2929;
	bra.uni 	BB3_170;

BB3_30:
	setp.eq.s32	%p29, %r1, 14;
	@%p29 bra 	BB3_72;
	bra.uni 	BB3_31;

BB3_72:
	ld.local.u32 	%r2977, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9686, %r9672, %r2977, %r2;
	// inline asm
	ld.local.u32 	%r2981, [%rd7+8];
	// inline asm
	prmt.b32 %r9687, %r2977, %r2981, %r2;
	// inline asm
	ld.local.u32 	%r2985, [%rd7+4];
	// inline asm
	prmt.b32 %r9688, %r2981, %r2985, %r2;
	// inline asm
	ld.local.u32 	%r2989, [%rd7];
	// inline asm
	prmt.b32 %r9681, %r2985, %r2989, %r2;
	// inline asm
	ld.local.u32 	%r2993, [%rd6+12];
	// inline asm
	prmt.b32 %r9682, %r2989, %r2993, %r2;
	// inline asm
	ld.local.u32 	%r2997, [%rd6+8];
	// inline asm
	prmt.b32 %r9683, %r2993, %r2997, %r2;
	// inline asm
	ld.local.u32 	%r3001, [%rd6+4];
	// inline asm
	prmt.b32 %r9684, %r2997, %r3001, %r2;
	// inline asm
	ld.local.u32 	%r3005, [%rd6];
	// inline asm
	prmt.b32 %r9677, %r3001, %r3005, %r2;
	// inline asm
	ld.local.u32 	%r3009, [%rd5+12];
	// inline asm
	prmt.b32 %r9678, %r3005, %r3009, %r2;
	// inline asm
	ld.local.u32 	%r3013, [%rd5+8];
	// inline asm
	prmt.b32 %r9679, %r3009, %r3013, %r2;
	// inline asm
	ld.local.u32 	%r3017, [%rd5+4];
	// inline asm
	prmt.b32 %r9680, %r3013, %r3017, %r2;
	// inline asm
	ld.local.u32 	%r3021, [%rd5];
	// inline asm
	prmt.b32 %r9673, %r3017, %r3021, %r2;
	// inline asm
	ld.local.u32 	%r3025, [%rd4+12];
	// inline asm
	prmt.b32 %r9674, %r3021, %r3025, %r2;
	// inline asm
	ld.local.u32 	%r3029, [%rd4+8];
	// inline asm
	prmt.b32 %r9675, %r3025, %r3029, %r2;
	// inline asm
	ld.local.u32 	%r3033, [%rd4+4];
	// inline asm
	prmt.b32 %r9676, %r3029, %r3033, %r2;
	// inline asm
	ld.local.u32 	%r3037, [%rd4];
	// inline asm
	prmt.b32 %r3035, %r3033, %r3037, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r3035;
	ld.local.u32 	%r3040, [%rd4];
	ld.local.u32 	%r3041, [%rd3+12];
	// inline asm
	prmt.b32 %r3039, %r3040, %r3041, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r3039;
	ld.local.u32 	%r3044, [%rd3+12];
	ld.local.u32 	%r3045, [%rd3+8];
	// inline asm
	prmt.b32 %r3043, %r3044, %r3045, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r3043;
	ld.local.u32 	%r3048, [%rd3+8];
	ld.local.u32 	%r3049, [%rd3+4];
	// inline asm
	prmt.b32 %r3047, %r3048, %r3049, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r3047;
	ld.local.u32 	%r3052, [%rd3+4];
	ld.local.u32 	%r3053, [%rd3];
	// inline asm
	prmt.b32 %r3051, %r3052, %r3053, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r3051;
	ld.local.u32 	%r3056, [%rd3];
	ld.local.u32 	%r3057, [%rd2+12];
	// inline asm
	prmt.b32 %r3055, %r3056, %r3057, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r3055;
	ld.local.u32 	%r3060, [%rd2+12];
	ld.local.u32 	%r3061, [%rd2+8];
	// inline asm
	prmt.b32 %r3059, %r3060, %r3061, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r3059;
	ld.local.u32 	%r3064, [%rd2+8];
	ld.local.u32 	%r3065, [%rd2+4];
	// inline asm
	prmt.b32 %r3063, %r3064, %r3065, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r3063;
	ld.local.u32 	%r3068, [%rd2+4];
	ld.local.u32 	%r3069, [%rd2];
	// inline asm
	prmt.b32 %r3067, %r3068, %r3069, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r3067;
	ld.local.u32 	%r3072, [%rd2];
	ld.local.u32 	%r3073, [%rd1+12];
	// inline asm
	prmt.b32 %r3071, %r3072, %r3073, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r3071;
	ld.local.u32 	%r3076, [%rd1+12];
	ld.local.u32 	%r3077, [%rd1+8];
	// inline asm
	prmt.b32 %r3075, %r3076, %r3077, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r3075;
	ld.local.u32 	%r3080, [%rd1+8];
	ld.local.u32 	%r3081, [%rd1+4];
	// inline asm
	prmt.b32 %r3079, %r3080, %r3081, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r3079;
	ld.local.u32 	%r3084, [%rd1+4];
	ld.local.u32 	%r3085, [%rd1];
	// inline asm
	prmt.b32 %r3083, %r3084, %r3085, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r3083;
	ld.local.u32 	%r3088, [%rd1];
	ld.local.u32 	%r3089, [%rd8+12];
	// inline asm
	prmt.b32 %r3087, %r3088, %r3089, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r3087;
	ld.local.u32 	%r3092, [%rd8+12];
	ld.local.u32 	%r3093, [%rd8+8];
	// inline asm
	prmt.b32 %r3091, %r3092, %r3093, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r3091;
	ld.local.u32 	%r3096, [%rd8+8];
	ld.local.u32 	%r3097, [%rd8+4];
	// inline asm
	prmt.b32 %r3095, %r3096, %r3097, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r3095;
	ld.local.u32 	%r3100, [%rd8+4];
	ld.local.u32 	%r3101, [%rd8];
	// inline asm
	prmt.b32 %r3099, %r3100, %r3101, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r3099;
	ld.local.u32 	%r3104, [%rd8];
	// inline asm
	prmt.b32 %r3103, %r3104, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r3103;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd36, 0;
	st.local.u32 	[%rd8+4], %rd36;
	st.local.u32 	[%rd8], %rd36;
	mov.u32 	%r9685, %r9672;
	bra.uni 	BB3_82;

BB3_150:
	setp.eq.s32	%p53, %r1, 30;
	@%p53 bra 	BB3_153;
	bra.uni 	BB3_151;

BB3_153:
	ld.local.u32 	%r7440, [%rd8+4];
	ld.local.u32 	%r7441, [%rd8];
	// inline asm
	prmt.b32 %r7439, %r7440, %r7441, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7439;
	ld.local.u32 	%r7444, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7443, %r7444, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7443;
	st.local.u32 	[%rd7+4], %r9705;
	st.local.u32 	[%rd7], %r9705;
	st.local.u32 	[%rd6+12], %r9705;
	st.local.u32 	[%rd6+8], %r9705;
	st.local.u32 	[%rd6+4], %r9705;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2913, 0;
	st.local.u32 	[%rd8+4], %rd2913;
	st.local.u32 	[%rd8], %rd2913;
	bra.uni 	BB3_170;

BB3_61:
	setp.eq.s32	%p6, %r1, 30;
	@%p6 bra 	BB3_64;
	bra.uni 	BB3_62;

BB3_64:
	ld.local.u32 	%r713, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9702, %r9672, %r713, %r2;
	// inline asm
	ld.local.u32 	%r717, [%rd7+8];
	// inline asm
	prmt.b32 %r9703, %r713, %r717, %r2;
	// inline asm
	ld.local.u32 	%r721, [%rd7+4];
	// inline asm
	prmt.b32 %r9704, %r717, %r721, %r2;
	// inline asm
	ld.local.u32 	%r725, [%rd7];
	// inline asm
	prmt.b32 %r9697, %r721, %r725, %r2;
	// inline asm
	ld.local.u32 	%r729, [%rd6+12];
	// inline asm
	prmt.b32 %r9698, %r725, %r729, %r2;
	// inline asm
	ld.local.u32 	%r733, [%rd6+8];
	// inline asm
	prmt.b32 %r9699, %r729, %r733, %r2;
	// inline asm
	ld.local.u32 	%r737, [%rd6+4];
	// inline asm
	prmt.b32 %r9700, %r733, %r737, %r2;
	// inline asm
	ld.local.u32 	%r741, [%rd6];
	// inline asm
	prmt.b32 %r9693, %r737, %r741, %r2;
	// inline asm
	ld.local.u32 	%r745, [%rd5+12];
	// inline asm
	prmt.b32 %r9694, %r741, %r745, %r2;
	// inline asm
	ld.local.u32 	%r749, [%rd5+8];
	// inline asm
	prmt.b32 %r9695, %r745, %r749, %r2;
	// inline asm
	ld.local.u32 	%r753, [%rd5+4];
	// inline asm
	prmt.b32 %r9696, %r749, %r753, %r2;
	// inline asm
	ld.local.u32 	%r757, [%rd5];
	// inline asm
	prmt.b32 %r9689, %r753, %r757, %r2;
	// inline asm
	ld.local.u32 	%r761, [%rd4+12];
	// inline asm
	prmt.b32 %r9690, %r757, %r761, %r2;
	// inline asm
	ld.local.u32 	%r765, [%rd4+8];
	// inline asm
	prmt.b32 %r9691, %r761, %r765, %r2;
	// inline asm
	ld.local.u32 	%r769, [%rd4+4];
	// inline asm
	prmt.b32 %r9692, %r765, %r769, %r2;
	// inline asm
	ld.local.u32 	%r773, [%rd4];
	// inline asm
	prmt.b32 %r9685, %r769, %r773, %r2;
	// inline asm
	ld.local.u32 	%r777, [%rd3+12];
	// inline asm
	prmt.b32 %r9686, %r773, %r777, %r2;
	// inline asm
	ld.local.u32 	%r781, [%rd3+8];
	// inline asm
	prmt.b32 %r9687, %r777, %r781, %r2;
	// inline asm
	ld.local.u32 	%r785, [%rd3+4];
	// inline asm
	prmt.b32 %r9688, %r781, %r785, %r2;
	// inline asm
	ld.local.u32 	%r789, [%rd3];
	// inline asm
	prmt.b32 %r9681, %r785, %r789, %r2;
	// inline asm
	ld.local.u32 	%r793, [%rd2+12];
	// inline asm
	prmt.b32 %r9682, %r789, %r793, %r2;
	// inline asm
	ld.local.u32 	%r797, [%rd2+8];
	// inline asm
	prmt.b32 %r9683, %r793, %r797, %r2;
	// inline asm
	ld.local.u32 	%r801, [%rd2+4];
	// inline asm
	prmt.b32 %r9684, %r797, %r801, %r2;
	// inline asm
	ld.local.u32 	%r805, [%rd2];
	// inline asm
	prmt.b32 %r9677, %r801, %r805, %r2;
	// inline asm
	ld.local.u32 	%r809, [%rd1+12];
	// inline asm
	prmt.b32 %r9678, %r805, %r809, %r2;
	// inline asm
	ld.local.u32 	%r813, [%rd1+8];
	// inline asm
	prmt.b32 %r9679, %r809, %r813, %r2;
	// inline asm
	ld.local.u32 	%r817, [%rd1+4];
	// inline asm
	prmt.b32 %r9680, %r813, %r817, %r2;
	// inline asm
	ld.local.u32 	%r821, [%rd1];
	// inline asm
	prmt.b32 %r9673, %r817, %r821, %r2;
	// inline asm
	ld.local.u32 	%r825, [%rd8+12];
	// inline asm
	prmt.b32 %r9674, %r821, %r825, %r2;
	// inline asm
	ld.local.u32 	%r829, [%rd8+8];
	// inline asm
	prmt.b32 %r9675, %r825, %r829, %r2;
	// inline asm
	ld.local.u32 	%r833, [%rd8+4];
	// inline asm
	prmt.b32 %r9676, %r829, %r833, %r2;
	// inline asm
	ld.local.u32 	%r837, [%rd8];
	// inline asm
	prmt.b32 %r835, %r833, %r837, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r835;
	ld.local.u32 	%r840, [%rd8];
	// inline asm
	prmt.b32 %r839, %r840, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r839;
	st.local.u32 	[%rd7+4], %r9672;
	st.local.u32 	[%rd7], %r9672;
	st.local.u32 	[%rd6+12], %r9672;
	st.local.u32 	[%rd6+8], %r9672;
	st.local.u32 	[%rd6+4], %r9672;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd20, 0;
	st.local.u32 	[%rd8+4], %rd20;
	st.local.u32 	[%rd8], %rd20;
	mov.u32 	%r9701, %r9672;
	bra.uni 	BB3_89;

BB3_95:
	setp.eq.s32	%p95, %r1, 1;
	@%p95 bra 	BB3_96;
	bra.uni 	BB3_169;

BB3_96:
	ld.local.u32 	%r9325, [%rd7+8];
	ld.local.u32 	%r9326, [%rd7+4];
	// inline asm
	prmt.b32 %r9324, %r9325, %r9326, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r9324;
	ld.local.u32 	%r9330, [%rd7];
	// inline asm
	prmt.b32 %r9328, %r9326, %r9330, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r9328;
	ld.local.u32 	%r9334, [%rd6+12];
	// inline asm
	prmt.b32 %r9332, %r9330, %r9334, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r9332;
	ld.local.u32 	%r9337, [%rd6+12];
	ld.local.u32 	%r9338, [%rd6+8];
	// inline asm
	prmt.b32 %r9336, %r9337, %r9338, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r9336;
	ld.local.u32 	%r9341, [%rd6+8];
	ld.local.u32 	%r9342, [%rd6+4];
	// inline asm
	prmt.b32 %r9340, %r9341, %r9342, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r9340;
	ld.local.u32 	%r9346, [%rd6];
	// inline asm
	prmt.b32 %r9344, %r9342, %r9346, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r9344;
	ld.local.u32 	%r9350, [%rd5+12];
	// inline asm
	prmt.b32 %r9348, %r9346, %r9350, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r9348;
	ld.local.u32 	%r9353, [%rd5+12];
	ld.local.u32 	%r9354, [%rd5+8];
	// inline asm
	prmt.b32 %r9352, %r9353, %r9354, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r9352;
	ld.local.u32 	%r9357, [%rd5+8];
	ld.local.u32 	%r9358, [%rd5+4];
	// inline asm
	prmt.b32 %r9356, %r9357, %r9358, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r9356;
	ld.local.u32 	%r9362, [%rd5];
	// inline asm
	prmt.b32 %r9360, %r9358, %r9362, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r9360;
	ld.local.u32 	%r9366, [%rd4+12];
	// inline asm
	prmt.b32 %r9364, %r9362, %r9366, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r9364;
	ld.local.u32 	%r9369, [%rd4+12];
	ld.local.u32 	%r9370, [%rd4+8];
	// inline asm
	prmt.b32 %r9368, %r9369, %r9370, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r9368;
	ld.local.u32 	%r9373, [%rd4+8];
	ld.local.u32 	%r9374, [%rd4+4];
	// inline asm
	prmt.b32 %r9372, %r9373, %r9374, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r9372;
	ld.local.u32 	%r9378, [%rd4];
	// inline asm
	prmt.b32 %r9376, %r9374, %r9378, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r9376;
	ld.local.u32 	%r9382, [%rd3+12];
	// inline asm
	prmt.b32 %r9380, %r9378, %r9382, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r9380;
	ld.local.u32 	%r9385, [%rd3+12];
	ld.local.u32 	%r9386, [%rd3+8];
	// inline asm
	prmt.b32 %r9384, %r9385, %r9386, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r9384;
	ld.local.u32 	%r9389, [%rd3+8];
	ld.local.u32 	%r9390, [%rd3+4];
	// inline asm
	prmt.b32 %r9388, %r9389, %r9390, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r9388;
	ld.local.u32 	%r9394, [%rd3];
	// inline asm
	prmt.b32 %r9392, %r9390, %r9394, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r9392;
	ld.local.u32 	%r9398, [%rd2+12];
	// inline asm
	prmt.b32 %r9396, %r9394, %r9398, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r9396;
	ld.local.u32 	%r9401, [%rd2+12];
	ld.local.u32 	%r9402, [%rd2+8];
	// inline asm
	prmt.b32 %r9400, %r9401, %r9402, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r9400;
	ld.local.u32 	%r9405, [%rd2+8];
	ld.local.u32 	%r9406, [%rd2+4];
	// inline asm
	prmt.b32 %r9404, %r9405, %r9406, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r9404;
	ld.local.u32 	%r9410, [%rd2];
	// inline asm
	prmt.b32 %r9408, %r9406, %r9410, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r9408;
	ld.local.u32 	%r9414, [%rd1+12];
	// inline asm
	prmt.b32 %r9412, %r9410, %r9414, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r9412;
	ld.local.u32 	%r9417, [%rd1+12];
	ld.local.u32 	%r9418, [%rd1+8];
	// inline asm
	prmt.b32 %r9416, %r9417, %r9418, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r9416;
	ld.local.u32 	%r9421, [%rd1+8];
	ld.local.u32 	%r9422, [%rd1+4];
	// inline asm
	prmt.b32 %r9420, %r9421, %r9422, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r9420;
	ld.local.u32 	%r9426, [%rd1];
	// inline asm
	prmt.b32 %r9424, %r9422, %r9426, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r9424;
	ld.local.u32 	%r9430, [%rd8+12];
	// inline asm
	prmt.b32 %r9428, %r9426, %r9430, %r2;
	// inline asm
	st.local.u32 	[%rd1+4], %r9428;
	ld.local.u32 	%r9433, [%rd8+12];
	ld.local.u32 	%r9434, [%rd8+8];
	// inline asm
	prmt.b32 %r9432, %r9433, %r9434, %r2;
	// inline asm
	st.local.u32 	[%rd1], %r9432;
	ld.local.u32 	%r9437, [%rd8+8];
	ld.local.u32 	%r9438, [%rd8+4];
	// inline asm
	prmt.b32 %r9436, %r9437, %r9438, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r9436;
	ld.local.u32 	%r9442, [%rd8];
	// inline asm
	prmt.b32 %r9440, %r9438, %r9442, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r9440;
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r9444, %r9442, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r9444;
	st.local.u32 	[%rd8], %r9705;
	bra.uni 	BB3_170;

BB3_6:
	setp.eq.s32	%p48, %r1, 1;
	@%p48 bra 	BB3_7;
	bra.uni 	BB3_87;

BB3_7:
	ld.local.u32 	%r5005, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9675, %r9672, %r5005, %r2;
	// inline asm
	ld.local.u32 	%r5009, [%rd7+8];
	// inline asm
	prmt.b32 %r9676, %r5005, %r5009, %r2;
	// inline asm
	ld.local.u32 	%r5013, [%rd7+4];
	// inline asm
	prmt.b32 %r5011, %r5009, %r5013, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r5011;
	ld.local.u32 	%r5017, [%rd7];
	// inline asm
	prmt.b32 %r5015, %r5013, %r5017, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r5015;
	ld.local.u32 	%r5021, [%rd6+12];
	// inline asm
	prmt.b32 %r5019, %r5017, %r5021, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r5019;
	ld.local.u32 	%r5024, [%rd6+12];
	ld.local.u32 	%r5025, [%rd6+8];
	// inline asm
	prmt.b32 %r5023, %r5024, %r5025, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r5023;
	ld.local.u32 	%r5028, [%rd6+8];
	ld.local.u32 	%r5029, [%rd6+4];
	// inline asm
	prmt.b32 %r5027, %r5028, %r5029, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r5027;
	ld.local.u32 	%r5033, [%rd6];
	// inline asm
	prmt.b32 %r5031, %r5029, %r5033, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r5031;
	ld.local.u32 	%r5037, [%rd5+12];
	// inline asm
	prmt.b32 %r5035, %r5033, %r5037, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r5035;
	ld.local.u32 	%r5040, [%rd5+12];
	ld.local.u32 	%r5041, [%rd5+8];
	// inline asm
	prmt.b32 %r5039, %r5040, %r5041, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r5039;
	ld.local.u32 	%r5044, [%rd5+8];
	ld.local.u32 	%r5045, [%rd5+4];
	// inline asm
	prmt.b32 %r5043, %r5044, %r5045, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r5043;
	ld.local.u32 	%r5049, [%rd5];
	// inline asm
	prmt.b32 %r5047, %r5045, %r5049, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r5047;
	ld.local.u32 	%r5053, [%rd4+12];
	// inline asm
	prmt.b32 %r5051, %r5049, %r5053, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r5051;
	ld.local.u32 	%r5056, [%rd4+12];
	ld.local.u32 	%r5057, [%rd4+8];
	// inline asm
	prmt.b32 %r5055, %r5056, %r5057, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r5055;
	ld.local.u32 	%r5060, [%rd4+8];
	ld.local.u32 	%r5061, [%rd4+4];
	// inline asm
	prmt.b32 %r5059, %r5060, %r5061, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r5059;
	ld.local.u32 	%r5065, [%rd4];
	// inline asm
	prmt.b32 %r5063, %r5061, %r5065, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r5063;
	ld.local.u32 	%r5069, [%rd3+12];
	// inline asm
	prmt.b32 %r5067, %r5065, %r5069, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r5067;
	ld.local.u32 	%r5072, [%rd3+12];
	ld.local.u32 	%r5073, [%rd3+8];
	// inline asm
	prmt.b32 %r5071, %r5072, %r5073, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r5071;
	ld.local.u32 	%r5076, [%rd3+8];
	ld.local.u32 	%r5077, [%rd3+4];
	// inline asm
	prmt.b32 %r5075, %r5076, %r5077, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r5075;
	ld.local.u32 	%r5081, [%rd3];
	// inline asm
	prmt.b32 %r5079, %r5077, %r5081, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r5079;
	ld.local.u32 	%r5085, [%rd2+12];
	// inline asm
	prmt.b32 %r5083, %r5081, %r5085, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r5083;
	ld.local.u32 	%r5088, [%rd2+12];
	ld.local.u32 	%r5089, [%rd2+8];
	// inline asm
	prmt.b32 %r5087, %r5088, %r5089, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r5087;
	ld.local.u32 	%r5092, [%rd2+8];
	ld.local.u32 	%r5093, [%rd2+4];
	// inline asm
	prmt.b32 %r5091, %r5092, %r5093, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r5091;
	ld.local.u32 	%r5097, [%rd2];
	// inline asm
	prmt.b32 %r5095, %r5093, %r5097, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r5095;
	ld.local.u32 	%r5101, [%rd1+12];
	// inline asm
	prmt.b32 %r5099, %r5097, %r5101, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r5099;
	ld.local.u32 	%r5104, [%rd1+12];
	ld.local.u32 	%r5105, [%rd1+8];
	// inline asm
	prmt.b32 %r5103, %r5104, %r5105, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r5103;
	ld.local.u32 	%r5108, [%rd1+8];
	ld.local.u32 	%r5109, [%rd1+4];
	// inline asm
	prmt.b32 %r5107, %r5108, %r5109, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r5107;
	ld.local.u32 	%r5113, [%rd1];
	// inline asm
	prmt.b32 %r5111, %r5109, %r5113, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r5111;
	ld.local.u32 	%r5117, [%rd8+12];
	// inline asm
	prmt.b32 %r5115, %r5113, %r5117, %r2;
	// inline asm
	st.local.u32 	[%rd1+4], %r5115;
	ld.local.u32 	%r5120, [%rd8+12];
	ld.local.u32 	%r5121, [%rd8+8];
	// inline asm
	prmt.b32 %r5119, %r5120, %r5121, %r2;
	// inline asm
	st.local.u32 	[%rd1], %r5119;
	ld.local.u32 	%r5124, [%rd8+8];
	ld.local.u32 	%r5125, [%rd8+4];
	// inline asm
	prmt.b32 %r5123, %r5124, %r5125, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r5123;
	ld.local.u32 	%r5129, [%rd8];
	// inline asm
	prmt.b32 %r5127, %r5125, %r5129, %r2;
	// inline asm
	st.local.u32 	[%rd8+8], %r5127;
	// inline asm
	prmt.b32 %r5131, %r5129, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd8+4], %r5131;
	st.local.u32 	[%rd8], %r9672;
	mov.u32 	%r9673, %r9672;
	mov.u32 	%r9674, %r9672;
	bra.uni 	BB3_79;

BB3_126:
	setp.eq.s32	%p72, %r1, 17;
	@%p72 bra 	BB3_127;
	bra.uni 	BB3_169;

BB3_127:
	ld.local.u32 	%r7869, [%rd3+8];
	ld.local.u32 	%r7870, [%rd3+4];
	// inline asm
	prmt.b32 %r7868, %r7869, %r7870, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7868;
	ld.local.u32 	%r7873, [%rd3+4];
	ld.local.u32 	%r7874, [%rd3];
	// inline asm
	prmt.b32 %r7872, %r7873, %r7874, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7872;
	ld.local.u32 	%r7877, [%rd3];
	ld.local.u32 	%r7878, [%rd2+12];
	// inline asm
	prmt.b32 %r7876, %r7877, %r7878, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7876;
	ld.local.u32 	%r7881, [%rd2+12];
	ld.local.u32 	%r7882, [%rd2+8];
	// inline asm
	prmt.b32 %r7880, %r7881, %r7882, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7880;
	ld.local.u32 	%r7885, [%rd2+8];
	ld.local.u32 	%r7886, [%rd2+4];
	// inline asm
	prmt.b32 %r7884, %r7885, %r7886, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7884;
	ld.local.u32 	%r7889, [%rd2+4];
	ld.local.u32 	%r7890, [%rd2];
	// inline asm
	prmt.b32 %r7888, %r7889, %r7890, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7888;
	ld.local.u32 	%r7893, [%rd2];
	ld.local.u32 	%r7894, [%rd1+12];
	// inline asm
	prmt.b32 %r7892, %r7893, %r7894, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r7892;
	ld.local.u32 	%r7897, [%rd1+12];
	ld.local.u32 	%r7898, [%rd1+8];
	// inline asm
	prmt.b32 %r7896, %r7897, %r7898, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r7896;
	ld.local.u32 	%r7901, [%rd1+8];
	ld.local.u32 	%r7902, [%rd1+4];
	// inline asm
	prmt.b32 %r7900, %r7901, %r7902, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r7900;
	ld.local.u32 	%r7905, [%rd1+4];
	ld.local.u32 	%r7906, [%rd1];
	// inline asm
	prmt.b32 %r7904, %r7905, %r7906, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r7904;
	ld.local.u32 	%r7909, [%rd1];
	ld.local.u32 	%r7910, [%rd8+12];
	// inline asm
	prmt.b32 %r7908, %r7909, %r7910, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r7908;
	ld.local.u32 	%r7913, [%rd8+12];
	ld.local.u32 	%r7914, [%rd8+8];
	// inline asm
	prmt.b32 %r7912, %r7913, %r7914, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r7912;
	ld.local.u32 	%r7917, [%rd8+8];
	ld.local.u32 	%r7918, [%rd8+4];
	// inline asm
	prmt.b32 %r7916, %r7917, %r7918, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r7916;
	ld.local.u32 	%r7921, [%rd8+4];
	ld.local.u32 	%r7922, [%rd8];
	// inline asm
	prmt.b32 %r7920, %r7921, %r7922, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r7920;
	ld.local.u32 	%r7925, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7924, %r7925, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r7924;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2926, 0;
	st.local.u32 	[%rd8+4], %rd2926;
	st.local.u32 	[%rd8], %rd2926;
	bra.uni 	BB3_170;

BB3_37:
	setp.eq.s32	%p25, %r1, 17;
	@%p25 bra 	BB3_38;
	bra.uni 	BB3_87;

BB3_38:
	ld.local.u32 	%r2533, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9691, %r9672, %r2533, %r2;
	// inline asm
	ld.local.u32 	%r2537, [%rd7+8];
	// inline asm
	prmt.b32 %r9692, %r2533, %r2537, %r2;
	// inline asm
	ld.local.u32 	%r2541, [%rd7+4];
	// inline asm
	prmt.b32 %r9685, %r2537, %r2541, %r2;
	// inline asm
	ld.local.u32 	%r2545, [%rd7];
	// inline asm
	prmt.b32 %r9686, %r2541, %r2545, %r2;
	// inline asm
	ld.local.u32 	%r2549, [%rd6+12];
	// inline asm
	prmt.b32 %r9687, %r2545, %r2549, %r2;
	// inline asm
	ld.local.u32 	%r2553, [%rd6+8];
	// inline asm
	prmt.b32 %r9688, %r2549, %r2553, %r2;
	// inline asm
	ld.local.u32 	%r2557, [%rd6+4];
	// inline asm
	prmt.b32 %r9681, %r2553, %r2557, %r2;
	// inline asm
	ld.local.u32 	%r2561, [%rd6];
	// inline asm
	prmt.b32 %r9682, %r2557, %r2561, %r2;
	// inline asm
	ld.local.u32 	%r2565, [%rd5+12];
	// inline asm
	prmt.b32 %r9683, %r2561, %r2565, %r2;
	// inline asm
	ld.local.u32 	%r2569, [%rd5+8];
	// inline asm
	prmt.b32 %r9684, %r2565, %r2569, %r2;
	// inline asm
	ld.local.u32 	%r2573, [%rd5+4];
	// inline asm
	prmt.b32 %r9677, %r2569, %r2573, %r2;
	// inline asm
	ld.local.u32 	%r2577, [%rd5];
	// inline asm
	prmt.b32 %r9678, %r2573, %r2577, %r2;
	// inline asm
	ld.local.u32 	%r2581, [%rd4+12];
	// inline asm
	prmt.b32 %r9679, %r2577, %r2581, %r2;
	// inline asm
	ld.local.u32 	%r2585, [%rd4+8];
	// inline asm
	prmt.b32 %r9680, %r2581, %r2585, %r2;
	// inline asm
	ld.local.u32 	%r2589, [%rd4+4];
	// inline asm
	prmt.b32 %r9673, %r2585, %r2589, %r2;
	// inline asm
	ld.local.u32 	%r2593, [%rd4];
	// inline asm
	prmt.b32 %r9674, %r2589, %r2593, %r2;
	// inline asm
	ld.local.u32 	%r2597, [%rd3+12];
	// inline asm
	prmt.b32 %r9675, %r2593, %r2597, %r2;
	// inline asm
	ld.local.u32 	%r2601, [%rd3+8];
	// inline asm
	prmt.b32 %r9676, %r2597, %r2601, %r2;
	// inline asm
	ld.local.u32 	%r2605, [%rd3+4];
	// inline asm
	prmt.b32 %r2603, %r2601, %r2605, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r2603;
	ld.local.u32 	%r2608, [%rd3+4];
	ld.local.u32 	%r2609, [%rd3];
	// inline asm
	prmt.b32 %r2607, %r2608, %r2609, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r2607;
	ld.local.u32 	%r2612, [%rd3];
	ld.local.u32 	%r2613, [%rd2+12];
	// inline asm
	prmt.b32 %r2611, %r2612, %r2613, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r2611;
	ld.local.u32 	%r2616, [%rd2+12];
	ld.local.u32 	%r2617, [%rd2+8];
	// inline asm
	prmt.b32 %r2615, %r2616, %r2617, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r2615;
	ld.local.u32 	%r2620, [%rd2+8];
	ld.local.u32 	%r2621, [%rd2+4];
	// inline asm
	prmt.b32 %r2619, %r2620, %r2621, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r2619;
	ld.local.u32 	%r2624, [%rd2+4];
	ld.local.u32 	%r2625, [%rd2];
	// inline asm
	prmt.b32 %r2623, %r2624, %r2625, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r2623;
	ld.local.u32 	%r2628, [%rd2];
	ld.local.u32 	%r2629, [%rd1+12];
	// inline asm
	prmt.b32 %r2627, %r2628, %r2629, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r2627;
	ld.local.u32 	%r2632, [%rd1+12];
	ld.local.u32 	%r2633, [%rd1+8];
	// inline asm
	prmt.b32 %r2631, %r2632, %r2633, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r2631;
	ld.local.u32 	%r2636, [%rd1+8];
	ld.local.u32 	%r2637, [%rd1+4];
	// inline asm
	prmt.b32 %r2635, %r2636, %r2637, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r2635;
	ld.local.u32 	%r2640, [%rd1+4];
	ld.local.u32 	%r2641, [%rd1];
	// inline asm
	prmt.b32 %r2639, %r2640, %r2641, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r2639;
	ld.local.u32 	%r2644, [%rd1];
	ld.local.u32 	%r2645, [%rd8+12];
	// inline asm
	prmt.b32 %r2643, %r2644, %r2645, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r2643;
	ld.local.u32 	%r2648, [%rd8+12];
	ld.local.u32 	%r2649, [%rd8+8];
	// inline asm
	prmt.b32 %r2647, %r2648, %r2649, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r2647;
	ld.local.u32 	%r2652, [%rd8+8];
	ld.local.u32 	%r2653, [%rd8+4];
	// inline asm
	prmt.b32 %r2651, %r2652, %r2653, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r2651;
	ld.local.u32 	%r2656, [%rd8+4];
	ld.local.u32 	%r2657, [%rd8];
	// inline asm
	prmt.b32 %r2655, %r2656, %r2657, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r2655;
	ld.local.u32 	%r2660, [%rd8];
	// inline asm
	prmt.b32 %r2659, %r2660, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r2659;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd33, 0;
	st.local.u32 	[%rd8+4], %rd33;
	st.local.u32 	[%rd8], %rd33;
	mov.u32 	%r9689, %r9672;
	mov.u32 	%r9690, %r9672;
	bra.uni 	BB3_83;

BB3_110:
	setp.eq.s32	%p84, %r1, 9;
	@%p84 bra 	BB3_111;
	bra.uni 	BB3_169;

BB3_111:
	ld.local.u32 	%r8469, [%rd5+8];
	ld.local.u32 	%r8470, [%rd5+4];
	// inline asm
	prmt.b32 %r8468, %r8469, %r8470, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8468;
	ld.local.u32 	%r8473, [%rd5+4];
	ld.local.u32 	%r8474, [%rd5];
	// inline asm
	prmt.b32 %r8472, %r8473, %r8474, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8472;
	ld.local.u32 	%r8477, [%rd5];
	ld.local.u32 	%r8478, [%rd4+12];
	// inline asm
	prmt.b32 %r8476, %r8477, %r8478, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8476;
	ld.local.u32 	%r8481, [%rd4+12];
	ld.local.u32 	%r8482, [%rd4+8];
	// inline asm
	prmt.b32 %r8480, %r8481, %r8482, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8480;
	ld.local.u32 	%r8485, [%rd4+8];
	ld.local.u32 	%r8486, [%rd4+4];
	// inline asm
	prmt.b32 %r8484, %r8485, %r8486, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8484;
	ld.local.u32 	%r8489, [%rd4+4];
	ld.local.u32 	%r8490, [%rd4];
	// inline asm
	prmt.b32 %r8488, %r8489, %r8490, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8488;
	ld.local.u32 	%r8493, [%rd4];
	ld.local.u32 	%r8494, [%rd3+12];
	// inline asm
	prmt.b32 %r8492, %r8493, %r8494, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8492;
	ld.local.u32 	%r8497, [%rd3+12];
	ld.local.u32 	%r8498, [%rd3+8];
	// inline asm
	prmt.b32 %r8496, %r8497, %r8498, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8496;
	ld.local.u32 	%r8501, [%rd3+8];
	ld.local.u32 	%r8502, [%rd3+4];
	// inline asm
	prmt.b32 %r8500, %r8501, %r8502, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8500;
	ld.local.u32 	%r8505, [%rd3+4];
	ld.local.u32 	%r8506, [%rd3];
	// inline asm
	prmt.b32 %r8504, %r8505, %r8506, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8504;
	ld.local.u32 	%r8509, [%rd3];
	ld.local.u32 	%r8510, [%rd2+12];
	// inline asm
	prmt.b32 %r8508, %r8509, %r8510, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8508;
	ld.local.u32 	%r8513, [%rd2+12];
	ld.local.u32 	%r8514, [%rd2+8];
	// inline asm
	prmt.b32 %r8512, %r8513, %r8514, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8512;
	ld.local.u32 	%r8517, [%rd2+8];
	ld.local.u32 	%r8518, [%rd2+4];
	// inline asm
	prmt.b32 %r8516, %r8517, %r8518, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8516;
	ld.local.u32 	%r8521, [%rd2+4];
	ld.local.u32 	%r8522, [%rd2];
	// inline asm
	prmt.b32 %r8520, %r8521, %r8522, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8520;
	ld.local.u32 	%r8525, [%rd2];
	ld.local.u32 	%r8526, [%rd1+12];
	// inline asm
	prmt.b32 %r8524, %r8525, %r8526, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8524;
	ld.local.u32 	%r8529, [%rd1+12];
	ld.local.u32 	%r8530, [%rd1+8];
	// inline asm
	prmt.b32 %r8528, %r8529, %r8530, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8528;
	ld.local.u32 	%r8533, [%rd1+8];
	ld.local.u32 	%r8534, [%rd1+4];
	// inline asm
	prmt.b32 %r8532, %r8533, %r8534, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8532;
	ld.local.u32 	%r8537, [%rd1+4];
	ld.local.u32 	%r8538, [%rd1];
	// inline asm
	prmt.b32 %r8536, %r8537, %r8538, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r8536;
	ld.local.u32 	%r8541, [%rd1];
	ld.local.u32 	%r8542, [%rd8+12];
	// inline asm
	prmt.b32 %r8540, %r8541, %r8542, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r8540;
	ld.local.u32 	%r8545, [%rd8+12];
	ld.local.u32 	%r8546, [%rd8+8];
	// inline asm
	prmt.b32 %r8544, %r8545, %r8546, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r8544;
	ld.local.u32 	%r8549, [%rd8+8];
	ld.local.u32 	%r8550, [%rd8+4];
	// inline asm
	prmt.b32 %r8548, %r8549, %r8550, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r8548;
	ld.local.u32 	%r8553, [%rd8+4];
	ld.local.u32 	%r8554, [%rd8];
	// inline asm
	prmt.b32 %r8552, %r8553, %r8554, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r8552;
	ld.local.u32 	%r8557, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8556, %r8557, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r8556;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2934, 0;
	st.local.u32 	[%rd8+4], %rd2934;
	st.local.u32 	[%rd8], %rd2934;
	bra.uni 	BB3_170;

BB3_21:
	setp.eq.s32	%p37, %r1, 9;
	@%p37 bra 	BB3_22;
	bra.uni 	BB3_87;

BB3_22:
	ld.local.u32 	%r3737, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9683, %r9672, %r3737, %r2;
	// inline asm
	ld.local.u32 	%r3741, [%rd7+8];
	// inline asm
	prmt.b32 %r9684, %r3737, %r3741, %r2;
	// inline asm
	ld.local.u32 	%r3745, [%rd7+4];
	// inline asm
	prmt.b32 %r9677, %r3741, %r3745, %r2;
	// inline asm
	ld.local.u32 	%r3749, [%rd7];
	// inline asm
	prmt.b32 %r9678, %r3745, %r3749, %r2;
	// inline asm
	ld.local.u32 	%r3753, [%rd6+12];
	// inline asm
	prmt.b32 %r9679, %r3749, %r3753, %r2;
	// inline asm
	ld.local.u32 	%r3757, [%rd6+8];
	// inline asm
	prmt.b32 %r9680, %r3753, %r3757, %r2;
	// inline asm
	ld.local.u32 	%r3761, [%rd6+4];
	// inline asm
	prmt.b32 %r9673, %r3757, %r3761, %r2;
	// inline asm
	ld.local.u32 	%r3765, [%rd6];
	// inline asm
	prmt.b32 %r9674, %r3761, %r3765, %r2;
	// inline asm
	ld.local.u32 	%r3769, [%rd5+12];
	// inline asm
	prmt.b32 %r9675, %r3765, %r3769, %r2;
	// inline asm
	ld.local.u32 	%r3773, [%rd5+8];
	// inline asm
	prmt.b32 %r9676, %r3769, %r3773, %r2;
	// inline asm
	ld.local.u32 	%r3777, [%rd5+4];
	// inline asm
	prmt.b32 %r3775, %r3773, %r3777, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r3775;
	ld.local.u32 	%r3780, [%rd5+4];
	ld.local.u32 	%r3781, [%rd5];
	// inline asm
	prmt.b32 %r3779, %r3780, %r3781, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r3779;
	ld.local.u32 	%r3784, [%rd5];
	ld.local.u32 	%r3785, [%rd4+12];
	// inline asm
	prmt.b32 %r3783, %r3784, %r3785, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r3783;
	ld.local.u32 	%r3788, [%rd4+12];
	ld.local.u32 	%r3789, [%rd4+8];
	// inline asm
	prmt.b32 %r3787, %r3788, %r3789, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r3787;
	ld.local.u32 	%r3792, [%rd4+8];
	ld.local.u32 	%r3793, [%rd4+4];
	// inline asm
	prmt.b32 %r3791, %r3792, %r3793, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r3791;
	ld.local.u32 	%r3796, [%rd4+4];
	ld.local.u32 	%r3797, [%rd4];
	// inline asm
	prmt.b32 %r3795, %r3796, %r3797, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r3795;
	ld.local.u32 	%r3800, [%rd4];
	ld.local.u32 	%r3801, [%rd3+12];
	// inline asm
	prmt.b32 %r3799, %r3800, %r3801, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r3799;
	ld.local.u32 	%r3804, [%rd3+12];
	ld.local.u32 	%r3805, [%rd3+8];
	// inline asm
	prmt.b32 %r3803, %r3804, %r3805, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r3803;
	ld.local.u32 	%r3808, [%rd3+8];
	ld.local.u32 	%r3809, [%rd3+4];
	// inline asm
	prmt.b32 %r3807, %r3808, %r3809, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r3807;
	ld.local.u32 	%r3812, [%rd3+4];
	ld.local.u32 	%r3813, [%rd3];
	// inline asm
	prmt.b32 %r3811, %r3812, %r3813, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r3811;
	ld.local.u32 	%r3816, [%rd3];
	ld.local.u32 	%r3817, [%rd2+12];
	// inline asm
	prmt.b32 %r3815, %r3816, %r3817, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r3815;
	ld.local.u32 	%r3820, [%rd2+12];
	ld.local.u32 	%r3821, [%rd2+8];
	// inline asm
	prmt.b32 %r3819, %r3820, %r3821, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r3819;
	ld.local.u32 	%r3824, [%rd2+8];
	ld.local.u32 	%r3825, [%rd2+4];
	// inline asm
	prmt.b32 %r3823, %r3824, %r3825, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r3823;
	ld.local.u32 	%r3828, [%rd2+4];
	ld.local.u32 	%r3829, [%rd2];
	// inline asm
	prmt.b32 %r3827, %r3828, %r3829, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r3827;
	ld.local.u32 	%r3832, [%rd2];
	ld.local.u32 	%r3833, [%rd1+12];
	// inline asm
	prmt.b32 %r3831, %r3832, %r3833, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r3831;
	ld.local.u32 	%r3836, [%rd1+12];
	ld.local.u32 	%r3837, [%rd1+8];
	// inline asm
	prmt.b32 %r3835, %r3836, %r3837, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r3835;
	ld.local.u32 	%r3840, [%rd1+8];
	ld.local.u32 	%r3841, [%rd1+4];
	// inline asm
	prmt.b32 %r3839, %r3840, %r3841, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r3839;
	ld.local.u32 	%r3844, [%rd1+4];
	ld.local.u32 	%r3845, [%rd1];
	// inline asm
	prmt.b32 %r3843, %r3844, %r3845, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r3843;
	ld.local.u32 	%r3848, [%rd1];
	ld.local.u32 	%r3849, [%rd8+12];
	// inline asm
	prmt.b32 %r3847, %r3848, %r3849, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r3847;
	ld.local.u32 	%r3852, [%rd8+12];
	ld.local.u32 	%r3853, [%rd8+8];
	// inline asm
	prmt.b32 %r3851, %r3852, %r3853, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r3851;
	ld.local.u32 	%r3856, [%rd8+8];
	ld.local.u32 	%r3857, [%rd8+4];
	// inline asm
	prmt.b32 %r3855, %r3856, %r3857, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r3855;
	ld.local.u32 	%r3860, [%rd8+4];
	ld.local.u32 	%r3861, [%rd8];
	// inline asm
	prmt.b32 %r3859, %r3860, %r3861, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r3859;
	ld.local.u32 	%r3864, [%rd8];
	// inline asm
	prmt.b32 %r3863, %r3864, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r3863;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd41, 0;
	st.local.u32 	[%rd8+4], %rd41;
	st.local.u32 	[%rd8], %rd41;
	mov.u32 	%r9681, %r9672;
	mov.u32 	%r9682, %r9672;
	bra.uni 	BB3_81;

BB3_141:
	setp.eq.s32	%p61, %r1, 25;
	@%p61 bra 	BB3_142;
	bra.uni 	BB3_169;

BB3_142:
	ld.local.u32 	%r7525, [%rd1+8];
	ld.local.u32 	%r7526, [%rd1+4];
	// inline asm
	prmt.b32 %r7524, %r7525, %r7526, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7524;
	ld.local.u32 	%r7529, [%rd1+4];
	ld.local.u32 	%r7530, [%rd1];
	// inline asm
	prmt.b32 %r7528, %r7529, %r7530, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7528;
	ld.local.u32 	%r7533, [%rd1];
	ld.local.u32 	%r7534, [%rd8+12];
	// inline asm
	prmt.b32 %r7532, %r7533, %r7534, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7532;
	ld.local.u32 	%r7537, [%rd8+12];
	ld.local.u32 	%r7538, [%rd8+8];
	// inline asm
	prmt.b32 %r7536, %r7537, %r7538, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7536;
	ld.local.u32 	%r7541, [%rd8+8];
	ld.local.u32 	%r7542, [%rd8+4];
	// inline asm
	prmt.b32 %r7540, %r7541, %r7542, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7540;
	ld.local.u32 	%r7545, [%rd8+4];
	ld.local.u32 	%r7546, [%rd8];
	// inline asm
	prmt.b32 %r7544, %r7545, %r7546, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7544;
	ld.local.u32 	%r7549, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7548, %r7549, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r7548;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2918, 0;
	st.local.u32 	[%rd8+4], %rd2918;
	st.local.u32 	[%rd8], %rd2918;
	bra.uni 	BB3_170;

BB3_52:
	setp.eq.s32	%p14, %r1, 25;
	@%p14 bra 	BB3_53;
	bra.uni 	BB3_87;

BB3_53:
	ld.local.u32 	%r1393, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9699, %r9672, %r1393, %r2;
	// inline asm
	ld.local.u32 	%r1397, [%rd7+8];
	// inline asm
	prmt.b32 %r9700, %r1393, %r1397, %r2;
	// inline asm
	ld.local.u32 	%r1401, [%rd7+4];
	// inline asm
	prmt.b32 %r9693, %r1397, %r1401, %r2;
	// inline asm
	ld.local.u32 	%r1405, [%rd7];
	// inline asm
	prmt.b32 %r9694, %r1401, %r1405, %r2;
	// inline asm
	ld.local.u32 	%r1409, [%rd6+12];
	// inline asm
	prmt.b32 %r9695, %r1405, %r1409, %r2;
	// inline asm
	ld.local.u32 	%r1413, [%rd6+8];
	// inline asm
	prmt.b32 %r9696, %r1409, %r1413, %r2;
	// inline asm
	ld.local.u32 	%r1417, [%rd6+4];
	// inline asm
	prmt.b32 %r9689, %r1413, %r1417, %r2;
	// inline asm
	ld.local.u32 	%r1421, [%rd6];
	// inline asm
	prmt.b32 %r9690, %r1417, %r1421, %r2;
	// inline asm
	ld.local.u32 	%r1425, [%rd5+12];
	// inline asm
	prmt.b32 %r9691, %r1421, %r1425, %r2;
	// inline asm
	ld.local.u32 	%r1429, [%rd5+8];
	// inline asm
	prmt.b32 %r9692, %r1425, %r1429, %r2;
	// inline asm
	ld.local.u32 	%r1433, [%rd5+4];
	// inline asm
	prmt.b32 %r9685, %r1429, %r1433, %r2;
	// inline asm
	ld.local.u32 	%r1437, [%rd5];
	// inline asm
	prmt.b32 %r9686, %r1433, %r1437, %r2;
	// inline asm
	ld.local.u32 	%r1441, [%rd4+12];
	// inline asm
	prmt.b32 %r9687, %r1437, %r1441, %r2;
	// inline asm
	ld.local.u32 	%r1445, [%rd4+8];
	// inline asm
	prmt.b32 %r9688, %r1441, %r1445, %r2;
	// inline asm
	ld.local.u32 	%r1449, [%rd4+4];
	// inline asm
	prmt.b32 %r9681, %r1445, %r1449, %r2;
	// inline asm
	ld.local.u32 	%r1453, [%rd4];
	// inline asm
	prmt.b32 %r9682, %r1449, %r1453, %r2;
	// inline asm
	ld.local.u32 	%r1457, [%rd3+12];
	// inline asm
	prmt.b32 %r9683, %r1453, %r1457, %r2;
	// inline asm
	ld.local.u32 	%r1461, [%rd3+8];
	// inline asm
	prmt.b32 %r9684, %r1457, %r1461, %r2;
	// inline asm
	ld.local.u32 	%r1465, [%rd3+4];
	// inline asm
	prmt.b32 %r9677, %r1461, %r1465, %r2;
	// inline asm
	ld.local.u32 	%r1469, [%rd3];
	// inline asm
	prmt.b32 %r9678, %r1465, %r1469, %r2;
	// inline asm
	ld.local.u32 	%r1473, [%rd2+12];
	// inline asm
	prmt.b32 %r9679, %r1469, %r1473, %r2;
	// inline asm
	ld.local.u32 	%r1477, [%rd2+8];
	// inline asm
	prmt.b32 %r9680, %r1473, %r1477, %r2;
	// inline asm
	ld.local.u32 	%r1481, [%rd2+4];
	// inline asm
	prmt.b32 %r9673, %r1477, %r1481, %r2;
	// inline asm
	ld.local.u32 	%r1485, [%rd2];
	// inline asm
	prmt.b32 %r9674, %r1481, %r1485, %r2;
	// inline asm
	ld.local.u32 	%r1489, [%rd1+12];
	// inline asm
	prmt.b32 %r9675, %r1485, %r1489, %r2;
	// inline asm
	ld.local.u32 	%r1493, [%rd1+8];
	// inline asm
	prmt.b32 %r9676, %r1489, %r1493, %r2;
	// inline asm
	ld.local.u32 	%r1497, [%rd1+4];
	// inline asm
	prmt.b32 %r1495, %r1493, %r1497, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r1495;
	ld.local.u32 	%r1500, [%rd1+4];
	ld.local.u32 	%r1501, [%rd1];
	// inline asm
	prmt.b32 %r1499, %r1500, %r1501, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r1499;
	ld.local.u32 	%r1504, [%rd1];
	ld.local.u32 	%r1505, [%rd8+12];
	// inline asm
	prmt.b32 %r1503, %r1504, %r1505, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r1503;
	ld.local.u32 	%r1508, [%rd8+12];
	ld.local.u32 	%r1509, [%rd8+8];
	// inline asm
	prmt.b32 %r1507, %r1508, %r1509, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r1507;
	ld.local.u32 	%r1512, [%rd8+8];
	ld.local.u32 	%r1513, [%rd8+4];
	// inline asm
	prmt.b32 %r1511, %r1512, %r1513, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r1511;
	ld.local.u32 	%r1516, [%rd8+4];
	ld.local.u32 	%r1517, [%rd8];
	// inline asm
	prmt.b32 %r1515, %r1516, %r1517, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r1515;
	ld.local.u32 	%r1520, [%rd8];
	// inline asm
	prmt.b32 %r1519, %r1520, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r1519;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd25, 0;
	st.local.u32 	[%rd8+4], %rd25;
	st.local.u32 	[%rd8], %rd25;
	mov.u32 	%r9697, %r9672;
	mov.u32 	%r9698, %r9672;
	bra.uni 	BB3_85;

BB3_102:
	setp.eq.s32	%p90, %r1, 5;
	@%p90 bra 	BB3_103;
	bra.uni 	BB3_169;

BB3_103:
	ld.local.u32 	%r8865, [%rd6+8];
	ld.local.u32 	%r8866, [%rd6+4];
	// inline asm
	prmt.b32 %r8864, %r8865, %r8866, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8864;
	ld.local.u32 	%r8869, [%rd6+4];
	ld.local.u32 	%r8870, [%rd6];
	// inline asm
	prmt.b32 %r8868, %r8869, %r8870, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8868;
	ld.local.u32 	%r8873, [%rd6];
	ld.local.u32 	%r8874, [%rd5+12];
	// inline asm
	prmt.b32 %r8872, %r8873, %r8874, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8872;
	ld.local.u32 	%r8877, [%rd5+12];
	ld.local.u32 	%r8878, [%rd5+8];
	// inline asm
	prmt.b32 %r8876, %r8877, %r8878, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8876;
	ld.local.u32 	%r8881, [%rd5+8];
	ld.local.u32 	%r8882, [%rd5+4];
	// inline asm
	prmt.b32 %r8880, %r8881, %r8882, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8880;
	ld.local.u32 	%r8885, [%rd5+4];
	ld.local.u32 	%r8886, [%rd5];
	// inline asm
	prmt.b32 %r8884, %r8885, %r8886, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8884;
	ld.local.u32 	%r8889, [%rd5];
	ld.local.u32 	%r8890, [%rd4+12];
	// inline asm
	prmt.b32 %r8888, %r8889, %r8890, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8888;
	ld.local.u32 	%r8893, [%rd4+12];
	ld.local.u32 	%r8894, [%rd4+8];
	// inline asm
	prmt.b32 %r8892, %r8893, %r8894, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8892;
	ld.local.u32 	%r8897, [%rd4+8];
	ld.local.u32 	%r8898, [%rd4+4];
	// inline asm
	prmt.b32 %r8896, %r8897, %r8898, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8896;
	ld.local.u32 	%r8901, [%rd4+4];
	ld.local.u32 	%r8902, [%rd4];
	// inline asm
	prmt.b32 %r8900, %r8901, %r8902, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8900;
	ld.local.u32 	%r8905, [%rd4];
	ld.local.u32 	%r8906, [%rd3+12];
	// inline asm
	prmt.b32 %r8904, %r8905, %r8906, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8904;
	ld.local.u32 	%r8909, [%rd3+12];
	ld.local.u32 	%r8910, [%rd3+8];
	// inline asm
	prmt.b32 %r8908, %r8909, %r8910, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8908;
	ld.local.u32 	%r8913, [%rd3+8];
	ld.local.u32 	%r8914, [%rd3+4];
	// inline asm
	prmt.b32 %r8912, %r8913, %r8914, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8912;
	ld.local.u32 	%r8917, [%rd3+4];
	ld.local.u32 	%r8918, [%rd3];
	// inline asm
	prmt.b32 %r8916, %r8917, %r8918, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8916;
	ld.local.u32 	%r8921, [%rd3];
	ld.local.u32 	%r8922, [%rd2+12];
	// inline asm
	prmt.b32 %r8920, %r8921, %r8922, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8920;
	ld.local.u32 	%r8925, [%rd2+12];
	ld.local.u32 	%r8926, [%rd2+8];
	// inline asm
	prmt.b32 %r8924, %r8925, %r8926, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8924;
	ld.local.u32 	%r8929, [%rd2+8];
	ld.local.u32 	%r8930, [%rd2+4];
	// inline asm
	prmt.b32 %r8928, %r8929, %r8930, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8928;
	ld.local.u32 	%r8933, [%rd2+4];
	ld.local.u32 	%r8934, [%rd2];
	// inline asm
	prmt.b32 %r8932, %r8933, %r8934, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r8932;
	ld.local.u32 	%r8937, [%rd2];
	ld.local.u32 	%r8938, [%rd1+12];
	// inline asm
	prmt.b32 %r8936, %r8937, %r8938, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r8936;
	ld.local.u32 	%r8941, [%rd1+12];
	ld.local.u32 	%r8942, [%rd1+8];
	// inline asm
	prmt.b32 %r8940, %r8941, %r8942, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r8940;
	ld.local.u32 	%r8945, [%rd1+8];
	ld.local.u32 	%r8946, [%rd1+4];
	// inline asm
	prmt.b32 %r8944, %r8945, %r8946, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r8944;
	ld.local.u32 	%r8949, [%rd1+4];
	ld.local.u32 	%r8950, [%rd1];
	// inline asm
	prmt.b32 %r8948, %r8949, %r8950, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r8948;
	ld.local.u32 	%r8953, [%rd1];
	ld.local.u32 	%r8954, [%rd8+12];
	// inline asm
	prmt.b32 %r8952, %r8953, %r8954, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r8952;
	ld.local.u32 	%r8957, [%rd8+12];
	ld.local.u32 	%r8958, [%rd8+8];
	// inline asm
	prmt.b32 %r8956, %r8957, %r8958, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r8956;
	ld.local.u32 	%r8961, [%rd8+8];
	ld.local.u32 	%r8962, [%rd8+4];
	// inline asm
	prmt.b32 %r8960, %r8961, %r8962, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r8960;
	ld.local.u32 	%r8965, [%rd8+4];
	ld.local.u32 	%r8966, [%rd8];
	// inline asm
	prmt.b32 %r8964, %r8965, %r8966, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r8964;
	ld.local.u32 	%r8969, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8968, %r8969, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd1+4], %r8968;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2938, 0;
	st.local.u32 	[%rd8+4], %rd2938;
	st.local.u32 	[%rd8], %rd2938;
	bra.uni 	BB3_170;

BB3_13:
	setp.eq.s32	%p43, %r1, 5;
	@%p43 bra 	BB3_14;
	bra.uni 	BB3_87;

BB3_14:
	ld.local.u32 	%r4363, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9679, %r9672, %r4363, %r2;
	// inline asm
	ld.local.u32 	%r4367, [%rd7+8];
	// inline asm
	prmt.b32 %r9680, %r4363, %r4367, %r2;
	// inline asm
	ld.local.u32 	%r4371, [%rd7+4];
	// inline asm
	prmt.b32 %r9673, %r4367, %r4371, %r2;
	// inline asm
	ld.local.u32 	%r4375, [%rd7];
	// inline asm
	prmt.b32 %r9674, %r4371, %r4375, %r2;
	// inline asm
	ld.local.u32 	%r4379, [%rd6+12];
	// inline asm
	prmt.b32 %r9675, %r4375, %r4379, %r2;
	// inline asm
	ld.local.u32 	%r4383, [%rd6+8];
	// inline asm
	prmt.b32 %r9676, %r4379, %r4383, %r2;
	// inline asm
	ld.local.u32 	%r4387, [%rd6+4];
	// inline asm
	prmt.b32 %r4385, %r4383, %r4387, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r4385;
	ld.local.u32 	%r4390, [%rd6+4];
	ld.local.u32 	%r4391, [%rd6];
	// inline asm
	prmt.b32 %r4389, %r4390, %r4391, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r4389;
	ld.local.u32 	%r4394, [%rd6];
	ld.local.u32 	%r4395, [%rd5+12];
	// inline asm
	prmt.b32 %r4393, %r4394, %r4395, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r4393;
	ld.local.u32 	%r4398, [%rd5+12];
	ld.local.u32 	%r4399, [%rd5+8];
	// inline asm
	prmt.b32 %r4397, %r4398, %r4399, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r4397;
	ld.local.u32 	%r4402, [%rd5+8];
	ld.local.u32 	%r4403, [%rd5+4];
	// inline asm
	prmt.b32 %r4401, %r4402, %r4403, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r4401;
	ld.local.u32 	%r4406, [%rd5+4];
	ld.local.u32 	%r4407, [%rd5];
	// inline asm
	prmt.b32 %r4405, %r4406, %r4407, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r4405;
	ld.local.u32 	%r4410, [%rd5];
	ld.local.u32 	%r4411, [%rd4+12];
	// inline asm
	prmt.b32 %r4409, %r4410, %r4411, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r4409;
	ld.local.u32 	%r4414, [%rd4+12];
	ld.local.u32 	%r4415, [%rd4+8];
	// inline asm
	prmt.b32 %r4413, %r4414, %r4415, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r4413;
	ld.local.u32 	%r4418, [%rd4+8];
	ld.local.u32 	%r4419, [%rd4+4];
	// inline asm
	prmt.b32 %r4417, %r4418, %r4419, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r4417;
	ld.local.u32 	%r4422, [%rd4+4];
	ld.local.u32 	%r4423, [%rd4];
	// inline asm
	prmt.b32 %r4421, %r4422, %r4423, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r4421;
	ld.local.u32 	%r4426, [%rd4];
	ld.local.u32 	%r4427, [%rd3+12];
	// inline asm
	prmt.b32 %r4425, %r4426, %r4427, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r4425;
	ld.local.u32 	%r4430, [%rd3+12];
	ld.local.u32 	%r4431, [%rd3+8];
	// inline asm
	prmt.b32 %r4429, %r4430, %r4431, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r4429;
	ld.local.u32 	%r4434, [%rd3+8];
	ld.local.u32 	%r4435, [%rd3+4];
	// inline asm
	prmt.b32 %r4433, %r4434, %r4435, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r4433;
	ld.local.u32 	%r4438, [%rd3+4];
	ld.local.u32 	%r4439, [%rd3];
	// inline asm
	prmt.b32 %r4437, %r4438, %r4439, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r4437;
	ld.local.u32 	%r4442, [%rd3];
	ld.local.u32 	%r4443, [%rd2+12];
	// inline asm
	prmt.b32 %r4441, %r4442, %r4443, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r4441;
	ld.local.u32 	%r4446, [%rd2+12];
	ld.local.u32 	%r4447, [%rd2+8];
	// inline asm
	prmt.b32 %r4445, %r4446, %r4447, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r4445;
	ld.local.u32 	%r4450, [%rd2+8];
	ld.local.u32 	%r4451, [%rd2+4];
	// inline asm
	prmt.b32 %r4449, %r4450, %r4451, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r4449;
	ld.local.u32 	%r4454, [%rd2+4];
	ld.local.u32 	%r4455, [%rd2];
	// inline asm
	prmt.b32 %r4453, %r4454, %r4455, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r4453;
	ld.local.u32 	%r4458, [%rd2];
	ld.local.u32 	%r4459, [%rd1+12];
	// inline asm
	prmt.b32 %r4457, %r4458, %r4459, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r4457;
	ld.local.u32 	%r4462, [%rd1+12];
	ld.local.u32 	%r4463, [%rd1+8];
	// inline asm
	prmt.b32 %r4461, %r4462, %r4463, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r4461;
	ld.local.u32 	%r4466, [%rd1+8];
	ld.local.u32 	%r4467, [%rd1+4];
	// inline asm
	prmt.b32 %r4465, %r4466, %r4467, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r4465;
	ld.local.u32 	%r4470, [%rd1+4];
	ld.local.u32 	%r4471, [%rd1];
	// inline asm
	prmt.b32 %r4469, %r4470, %r4471, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r4469;
	ld.local.u32 	%r4474, [%rd1];
	ld.local.u32 	%r4475, [%rd8+12];
	// inline asm
	prmt.b32 %r4473, %r4474, %r4475, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r4473;
	ld.local.u32 	%r4478, [%rd8+12];
	ld.local.u32 	%r4479, [%rd8+8];
	// inline asm
	prmt.b32 %r4477, %r4478, %r4479, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r4477;
	ld.local.u32 	%r4482, [%rd8+8];
	ld.local.u32 	%r4483, [%rd8+4];
	// inline asm
	prmt.b32 %r4481, %r4482, %r4483, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r4481;
	ld.local.u32 	%r4486, [%rd8+4];
	ld.local.u32 	%r4487, [%rd8];
	// inline asm
	prmt.b32 %r4485, %r4486, %r4487, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r4485;
	ld.local.u32 	%r4490, [%rd8];
	// inline asm
	prmt.b32 %r4489, %r4490, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd1+4], %r4489;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd45, 0;
	st.local.u32 	[%rd8+4], %rd45;
	st.local.u32 	[%rd8], %rd45;
	mov.u32 	%r9677, %r9672;
	mov.u32 	%r9678, %r9672;
	bra.uni 	BB3_80;

BB3_133:
	setp.eq.s32	%p67, %r1, 21;
	@%p67 bra 	BB3_134;
	bra.uni 	BB3_169;

BB3_134:
	ld.local.u32 	%r7665, [%rd2+8];
	ld.local.u32 	%r7666, [%rd2+4];
	// inline asm
	prmt.b32 %r7664, %r7665, %r7666, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7664;
	ld.local.u32 	%r7669, [%rd2+4];
	ld.local.u32 	%r7670, [%rd2];
	// inline asm
	prmt.b32 %r7668, %r7669, %r7670, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7668;
	ld.local.u32 	%r7673, [%rd2];
	ld.local.u32 	%r7674, [%rd1+12];
	// inline asm
	prmt.b32 %r7672, %r7673, %r7674, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7672;
	ld.local.u32 	%r7677, [%rd1+12];
	ld.local.u32 	%r7678, [%rd1+8];
	// inline asm
	prmt.b32 %r7676, %r7677, %r7678, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7676;
	ld.local.u32 	%r7681, [%rd1+8];
	ld.local.u32 	%r7682, [%rd1+4];
	// inline asm
	prmt.b32 %r7680, %r7681, %r7682, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7680;
	ld.local.u32 	%r7685, [%rd1+4];
	ld.local.u32 	%r7686, [%rd1];
	// inline asm
	prmt.b32 %r7684, %r7685, %r7686, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7684;
	ld.local.u32 	%r7689, [%rd1];
	ld.local.u32 	%r7690, [%rd8+12];
	// inline asm
	prmt.b32 %r7688, %r7689, %r7690, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r7688;
	ld.local.u32 	%r7693, [%rd8+12];
	ld.local.u32 	%r7694, [%rd8+8];
	// inline asm
	prmt.b32 %r7692, %r7693, %r7694, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r7692;
	ld.local.u32 	%r7697, [%rd8+8];
	ld.local.u32 	%r7698, [%rd8+4];
	// inline asm
	prmt.b32 %r7696, %r7697, %r7698, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r7696;
	ld.local.u32 	%r7701, [%rd8+4];
	ld.local.u32 	%r7702, [%rd8];
	// inline asm
	prmt.b32 %r7700, %r7701, %r7702, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r7700;
	ld.local.u32 	%r7705, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7704, %r7705, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r7704;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2922, 0;
	st.local.u32 	[%rd8+4], %rd2922;
	st.local.u32 	[%rd8], %rd2922;
	bra.uni 	BB3_170;

BB3_44:
	setp.eq.s32	%p20, %r1, 21;
	@%p20 bra 	BB3_45;
	bra.uni 	BB3_87;

BB3_45:
	ld.local.u32 	%r1955, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9695, %r9672, %r1955, %r2;
	// inline asm
	ld.local.u32 	%r1959, [%rd7+8];
	// inline asm
	prmt.b32 %r9696, %r1955, %r1959, %r2;
	// inline asm
	ld.local.u32 	%r1963, [%rd7+4];
	// inline asm
	prmt.b32 %r9689, %r1959, %r1963, %r2;
	// inline asm
	ld.local.u32 	%r1967, [%rd7];
	// inline asm
	prmt.b32 %r9690, %r1963, %r1967, %r2;
	// inline asm
	ld.local.u32 	%r1971, [%rd6+12];
	// inline asm
	prmt.b32 %r9691, %r1967, %r1971, %r2;
	// inline asm
	ld.local.u32 	%r1975, [%rd6+8];
	// inline asm
	prmt.b32 %r9692, %r1971, %r1975, %r2;
	// inline asm
	ld.local.u32 	%r1979, [%rd6+4];
	// inline asm
	prmt.b32 %r9685, %r1975, %r1979, %r2;
	// inline asm
	ld.local.u32 	%r1983, [%rd6];
	// inline asm
	prmt.b32 %r9686, %r1979, %r1983, %r2;
	// inline asm
	ld.local.u32 	%r1987, [%rd5+12];
	// inline asm
	prmt.b32 %r9687, %r1983, %r1987, %r2;
	// inline asm
	ld.local.u32 	%r1991, [%rd5+8];
	// inline asm
	prmt.b32 %r9688, %r1987, %r1991, %r2;
	// inline asm
	ld.local.u32 	%r1995, [%rd5+4];
	// inline asm
	prmt.b32 %r9681, %r1991, %r1995, %r2;
	// inline asm
	ld.local.u32 	%r1999, [%rd5];
	// inline asm
	prmt.b32 %r9682, %r1995, %r1999, %r2;
	// inline asm
	ld.local.u32 	%r2003, [%rd4+12];
	// inline asm
	prmt.b32 %r9683, %r1999, %r2003, %r2;
	// inline asm
	ld.local.u32 	%r2007, [%rd4+8];
	// inline asm
	prmt.b32 %r9684, %r2003, %r2007, %r2;
	// inline asm
	ld.local.u32 	%r2011, [%rd4+4];
	// inline asm
	prmt.b32 %r9677, %r2007, %r2011, %r2;
	// inline asm
	ld.local.u32 	%r2015, [%rd4];
	// inline asm
	prmt.b32 %r9678, %r2011, %r2015, %r2;
	// inline asm
	ld.local.u32 	%r2019, [%rd3+12];
	// inline asm
	prmt.b32 %r9679, %r2015, %r2019, %r2;
	// inline asm
	ld.local.u32 	%r2023, [%rd3+8];
	// inline asm
	prmt.b32 %r9680, %r2019, %r2023, %r2;
	// inline asm
	ld.local.u32 	%r2027, [%rd3+4];
	// inline asm
	prmt.b32 %r9673, %r2023, %r2027, %r2;
	// inline asm
	ld.local.u32 	%r2031, [%rd3];
	// inline asm
	prmt.b32 %r9674, %r2027, %r2031, %r2;
	// inline asm
	ld.local.u32 	%r2035, [%rd2+12];
	// inline asm
	prmt.b32 %r9675, %r2031, %r2035, %r2;
	// inline asm
	ld.local.u32 	%r2039, [%rd2+8];
	// inline asm
	prmt.b32 %r9676, %r2035, %r2039, %r2;
	// inline asm
	ld.local.u32 	%r2043, [%rd2+4];
	// inline asm
	prmt.b32 %r2041, %r2039, %r2043, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r2041;
	ld.local.u32 	%r2046, [%rd2+4];
	ld.local.u32 	%r2047, [%rd2];
	// inline asm
	prmt.b32 %r2045, %r2046, %r2047, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r2045;
	ld.local.u32 	%r2050, [%rd2];
	ld.local.u32 	%r2051, [%rd1+12];
	// inline asm
	prmt.b32 %r2049, %r2050, %r2051, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r2049;
	ld.local.u32 	%r2054, [%rd1+12];
	ld.local.u32 	%r2055, [%rd1+8];
	// inline asm
	prmt.b32 %r2053, %r2054, %r2055, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r2053;
	ld.local.u32 	%r2058, [%rd1+8];
	ld.local.u32 	%r2059, [%rd1+4];
	// inline asm
	prmt.b32 %r2057, %r2058, %r2059, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r2057;
	ld.local.u32 	%r2062, [%rd1+4];
	ld.local.u32 	%r2063, [%rd1];
	// inline asm
	prmt.b32 %r2061, %r2062, %r2063, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r2061;
	ld.local.u32 	%r2066, [%rd1];
	ld.local.u32 	%r2067, [%rd8+12];
	// inline asm
	prmt.b32 %r2065, %r2066, %r2067, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r2065;
	ld.local.u32 	%r2070, [%rd8+12];
	ld.local.u32 	%r2071, [%rd8+8];
	// inline asm
	prmt.b32 %r2069, %r2070, %r2071, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r2069;
	ld.local.u32 	%r2074, [%rd8+8];
	ld.local.u32 	%r2075, [%rd8+4];
	// inline asm
	prmt.b32 %r2073, %r2074, %r2075, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r2073;
	ld.local.u32 	%r2078, [%rd8+4];
	ld.local.u32 	%r2079, [%rd8];
	// inline asm
	prmt.b32 %r2077, %r2078, %r2079, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r2077;
	ld.local.u32 	%r2082, [%rd8];
	// inline asm
	prmt.b32 %r2081, %r2082, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r2081;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd29, 0;
	st.local.u32 	[%rd8+4], %rd29;
	st.local.u32 	[%rd8], %rd29;
	mov.u32 	%r9693, %r9672;
	mov.u32 	%r9694, %r9672;
	bra.uni 	BB3_84;

BB3_117:
	setp.eq.s32	%p79, %r1, 13;
	@%p79 bra 	BB3_118;
	bra.uni 	BB3_169;

BB3_118:
	ld.local.u32 	%r8137, [%rd4+8];
	ld.local.u32 	%r8138, [%rd4+4];
	// inline asm
	prmt.b32 %r8136, %r8137, %r8138, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8136;
	ld.local.u32 	%r8141, [%rd4+4];
	ld.local.u32 	%r8142, [%rd4];
	// inline asm
	prmt.b32 %r8140, %r8141, %r8142, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8140;
	ld.local.u32 	%r8145, [%rd4];
	ld.local.u32 	%r8146, [%rd3+12];
	// inline asm
	prmt.b32 %r8144, %r8145, %r8146, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8144;
	ld.local.u32 	%r8149, [%rd3+12];
	ld.local.u32 	%r8150, [%rd3+8];
	// inline asm
	prmt.b32 %r8148, %r8149, %r8150, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8148;
	ld.local.u32 	%r8153, [%rd3+8];
	ld.local.u32 	%r8154, [%rd3+4];
	// inline asm
	prmt.b32 %r8152, %r8153, %r8154, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8152;
	ld.local.u32 	%r8157, [%rd3+4];
	ld.local.u32 	%r8158, [%rd3];
	// inline asm
	prmt.b32 %r8156, %r8157, %r8158, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8156;
	ld.local.u32 	%r8161, [%rd3];
	ld.local.u32 	%r8162, [%rd2+12];
	// inline asm
	prmt.b32 %r8160, %r8161, %r8162, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8160;
	ld.local.u32 	%r8165, [%rd2+12];
	ld.local.u32 	%r8166, [%rd2+8];
	// inline asm
	prmt.b32 %r8164, %r8165, %r8166, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8164;
	ld.local.u32 	%r8169, [%rd2+8];
	ld.local.u32 	%r8170, [%rd2+4];
	// inline asm
	prmt.b32 %r8168, %r8169, %r8170, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8168;
	ld.local.u32 	%r8173, [%rd2+4];
	ld.local.u32 	%r8174, [%rd2];
	// inline asm
	prmt.b32 %r8172, %r8173, %r8174, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8172;
	ld.local.u32 	%r8177, [%rd2];
	ld.local.u32 	%r8178, [%rd1+12];
	// inline asm
	prmt.b32 %r8176, %r8177, %r8178, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8176;
	ld.local.u32 	%r8181, [%rd1+12];
	ld.local.u32 	%r8182, [%rd1+8];
	// inline asm
	prmt.b32 %r8180, %r8181, %r8182, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8180;
	ld.local.u32 	%r8185, [%rd1+8];
	ld.local.u32 	%r8186, [%rd1+4];
	// inline asm
	prmt.b32 %r8184, %r8185, %r8186, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8184;
	ld.local.u32 	%r8189, [%rd1+4];
	ld.local.u32 	%r8190, [%rd1];
	// inline asm
	prmt.b32 %r8188, %r8189, %r8190, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8188;
	ld.local.u32 	%r8193, [%rd1];
	ld.local.u32 	%r8194, [%rd8+12];
	// inline asm
	prmt.b32 %r8192, %r8193, %r8194, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8192;
	ld.local.u32 	%r8197, [%rd8+12];
	ld.local.u32 	%r8198, [%rd8+8];
	// inline asm
	prmt.b32 %r8196, %r8197, %r8198, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8196;
	ld.local.u32 	%r8201, [%rd8+8];
	ld.local.u32 	%r8202, [%rd8+4];
	// inline asm
	prmt.b32 %r8200, %r8201, %r8202, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8200;
	ld.local.u32 	%r8205, [%rd8+4];
	ld.local.u32 	%r8206, [%rd8];
	// inline asm
	prmt.b32 %r8204, %r8205, %r8206, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r8204;
	ld.local.u32 	%r8209, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8208, %r8209, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r8208;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2930, 0;
	st.local.u32 	[%rd8+4], %rd2930;
	st.local.u32 	[%rd8], %rd2930;
	bra.uni 	BB3_170;

BB3_28:
	setp.eq.s32	%p32, %r1, 13;
	@%p32 bra 	BB3_29;
	bra.uni 	BB3_87;

BB3_29:
	ld.local.u32 	%r3127, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9687, %r9672, %r3127, %r2;
	// inline asm
	ld.local.u32 	%r3131, [%rd7+8];
	// inline asm
	prmt.b32 %r9688, %r3127, %r3131, %r2;
	// inline asm
	ld.local.u32 	%r3135, [%rd7+4];
	// inline asm
	prmt.b32 %r9681, %r3131, %r3135, %r2;
	// inline asm
	ld.local.u32 	%r3139, [%rd7];
	// inline asm
	prmt.b32 %r9682, %r3135, %r3139, %r2;
	// inline asm
	ld.local.u32 	%r3143, [%rd6+12];
	// inline asm
	prmt.b32 %r9683, %r3139, %r3143, %r2;
	// inline asm
	ld.local.u32 	%r3147, [%rd6+8];
	// inline asm
	prmt.b32 %r9684, %r3143, %r3147, %r2;
	// inline asm
	ld.local.u32 	%r3151, [%rd6+4];
	// inline asm
	prmt.b32 %r9677, %r3147, %r3151, %r2;
	// inline asm
	ld.local.u32 	%r3155, [%rd6];
	// inline asm
	prmt.b32 %r9678, %r3151, %r3155, %r2;
	// inline asm
	ld.local.u32 	%r3159, [%rd5+12];
	// inline asm
	prmt.b32 %r9679, %r3155, %r3159, %r2;
	// inline asm
	ld.local.u32 	%r3163, [%rd5+8];
	// inline asm
	prmt.b32 %r9680, %r3159, %r3163, %r2;
	// inline asm
	ld.local.u32 	%r3167, [%rd5+4];
	// inline asm
	prmt.b32 %r9673, %r3163, %r3167, %r2;
	// inline asm
	ld.local.u32 	%r3171, [%rd5];
	// inline asm
	prmt.b32 %r9674, %r3167, %r3171, %r2;
	// inline asm
	ld.local.u32 	%r3175, [%rd4+12];
	// inline asm
	prmt.b32 %r9675, %r3171, %r3175, %r2;
	// inline asm
	ld.local.u32 	%r3179, [%rd4+8];
	// inline asm
	prmt.b32 %r9676, %r3175, %r3179, %r2;
	// inline asm
	ld.local.u32 	%r3183, [%rd4+4];
	// inline asm
	prmt.b32 %r3181, %r3179, %r3183, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r3181;
	ld.local.u32 	%r3186, [%rd4+4];
	ld.local.u32 	%r3187, [%rd4];
	// inline asm
	prmt.b32 %r3185, %r3186, %r3187, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r3185;
	ld.local.u32 	%r3190, [%rd4];
	ld.local.u32 	%r3191, [%rd3+12];
	// inline asm
	prmt.b32 %r3189, %r3190, %r3191, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r3189;
	ld.local.u32 	%r3194, [%rd3+12];
	ld.local.u32 	%r3195, [%rd3+8];
	// inline asm
	prmt.b32 %r3193, %r3194, %r3195, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r3193;
	ld.local.u32 	%r3198, [%rd3+8];
	ld.local.u32 	%r3199, [%rd3+4];
	// inline asm
	prmt.b32 %r3197, %r3198, %r3199, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r3197;
	ld.local.u32 	%r3202, [%rd3+4];
	ld.local.u32 	%r3203, [%rd3];
	// inline asm
	prmt.b32 %r3201, %r3202, %r3203, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r3201;
	ld.local.u32 	%r3206, [%rd3];
	ld.local.u32 	%r3207, [%rd2+12];
	// inline asm
	prmt.b32 %r3205, %r3206, %r3207, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r3205;
	ld.local.u32 	%r3210, [%rd2+12];
	ld.local.u32 	%r3211, [%rd2+8];
	// inline asm
	prmt.b32 %r3209, %r3210, %r3211, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r3209;
	ld.local.u32 	%r3214, [%rd2+8];
	ld.local.u32 	%r3215, [%rd2+4];
	// inline asm
	prmt.b32 %r3213, %r3214, %r3215, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r3213;
	ld.local.u32 	%r3218, [%rd2+4];
	ld.local.u32 	%r3219, [%rd2];
	// inline asm
	prmt.b32 %r3217, %r3218, %r3219, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r3217;
	ld.local.u32 	%r3222, [%rd2];
	ld.local.u32 	%r3223, [%rd1+12];
	// inline asm
	prmt.b32 %r3221, %r3222, %r3223, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r3221;
	ld.local.u32 	%r3226, [%rd1+12];
	ld.local.u32 	%r3227, [%rd1+8];
	// inline asm
	prmt.b32 %r3225, %r3226, %r3227, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r3225;
	ld.local.u32 	%r3230, [%rd1+8];
	ld.local.u32 	%r3231, [%rd1+4];
	// inline asm
	prmt.b32 %r3229, %r3230, %r3231, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r3229;
	ld.local.u32 	%r3234, [%rd1+4];
	ld.local.u32 	%r3235, [%rd1];
	// inline asm
	prmt.b32 %r3233, %r3234, %r3235, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r3233;
	ld.local.u32 	%r3238, [%rd1];
	ld.local.u32 	%r3239, [%rd8+12];
	// inline asm
	prmt.b32 %r3237, %r3238, %r3239, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r3237;
	ld.local.u32 	%r3242, [%rd8+12];
	ld.local.u32 	%r3243, [%rd8+8];
	// inline asm
	prmt.b32 %r3241, %r3242, %r3243, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r3241;
	ld.local.u32 	%r3246, [%rd8+8];
	ld.local.u32 	%r3247, [%rd8+4];
	// inline asm
	prmt.b32 %r3245, %r3246, %r3247, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r3245;
	ld.local.u32 	%r3250, [%rd8+4];
	ld.local.u32 	%r3251, [%rd8];
	// inline asm
	prmt.b32 %r3249, %r3250, %r3251, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r3249;
	ld.local.u32 	%r3254, [%rd8];
	// inline asm
	prmt.b32 %r3253, %r3254, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r3253;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd37, 0;
	st.local.u32 	[%rd8+4], %rd37;
	st.local.u32 	[%rd8], %rd37;
	mov.u32 	%r9685, %r9672;
	mov.u32 	%r9686, %r9672;
	bra.uni 	BB3_82;

BB3_148:
	setp.eq.s32	%p56, %r1, 29;
	@%p56 bra 	BB3_149;
	bra.uni 	BB3_169;

BB3_149:
	ld.local.u32 	%r7449, [%rd8+8];
	ld.local.u32 	%r7450, [%rd8+4];
	// inline asm
	prmt.b32 %r7448, %r7449, %r7450, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7448;
	ld.local.u32 	%r7453, [%rd8+4];
	ld.local.u32 	%r7454, [%rd8];
	// inline asm
	prmt.b32 %r7452, %r7453, %r7454, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7452;
	ld.local.u32 	%r7457, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7456, %r7457, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7456;
	st.local.u32 	[%rd7], %r9705;
	st.local.u32 	[%rd6+12], %r9705;
	st.local.u32 	[%rd6+8], %r9705;
	st.local.u32 	[%rd6+4], %r9705;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2914, 0;
	st.local.u32 	[%rd8+4], %rd2914;
	st.local.u32 	[%rd8], %rd2914;
	bra.uni 	BB3_170;

BB3_59:
	setp.eq.s32	%p9, %r1, 29;
	@%p9 bra 	BB3_60;
	bra.uni 	BB3_87;

BB3_60:
	ld.local.u32 	%r847, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9703, %r9672, %r847, %r2;
	// inline asm
	ld.local.u32 	%r851, [%rd7+8];
	// inline asm
	prmt.b32 %r9704, %r847, %r851, %r2;
	// inline asm
	ld.local.u32 	%r855, [%rd7+4];
	// inline asm
	prmt.b32 %r9697, %r851, %r855, %r2;
	// inline asm
	ld.local.u32 	%r859, [%rd7];
	// inline asm
	prmt.b32 %r9698, %r855, %r859, %r2;
	// inline asm
	ld.local.u32 	%r863, [%rd6+12];
	// inline asm
	prmt.b32 %r9699, %r859, %r863, %r2;
	// inline asm
	ld.local.u32 	%r867, [%rd6+8];
	// inline asm
	prmt.b32 %r9700, %r863, %r867, %r2;
	// inline asm
	ld.local.u32 	%r871, [%rd6+4];
	// inline asm
	prmt.b32 %r9693, %r867, %r871, %r2;
	// inline asm
	ld.local.u32 	%r875, [%rd6];
	// inline asm
	prmt.b32 %r9694, %r871, %r875, %r2;
	// inline asm
	ld.local.u32 	%r879, [%rd5+12];
	// inline asm
	prmt.b32 %r9695, %r875, %r879, %r2;
	// inline asm
	ld.local.u32 	%r883, [%rd5+8];
	// inline asm
	prmt.b32 %r9696, %r879, %r883, %r2;
	// inline asm
	ld.local.u32 	%r887, [%rd5+4];
	// inline asm
	prmt.b32 %r9689, %r883, %r887, %r2;
	// inline asm
	ld.local.u32 	%r891, [%rd5];
	// inline asm
	prmt.b32 %r9690, %r887, %r891, %r2;
	// inline asm
	ld.local.u32 	%r895, [%rd4+12];
	// inline asm
	prmt.b32 %r9691, %r891, %r895, %r2;
	// inline asm
	ld.local.u32 	%r899, [%rd4+8];
	// inline asm
	prmt.b32 %r9692, %r895, %r899, %r2;
	// inline asm
	ld.local.u32 	%r903, [%rd4+4];
	// inline asm
	prmt.b32 %r9685, %r899, %r903, %r2;
	// inline asm
	ld.local.u32 	%r907, [%rd4];
	// inline asm
	prmt.b32 %r9686, %r903, %r907, %r2;
	// inline asm
	ld.local.u32 	%r911, [%rd3+12];
	// inline asm
	prmt.b32 %r9687, %r907, %r911, %r2;
	// inline asm
	ld.local.u32 	%r915, [%rd3+8];
	// inline asm
	prmt.b32 %r9688, %r911, %r915, %r2;
	// inline asm
	ld.local.u32 	%r919, [%rd3+4];
	// inline asm
	prmt.b32 %r9681, %r915, %r919, %r2;
	// inline asm
	ld.local.u32 	%r923, [%rd3];
	// inline asm
	prmt.b32 %r9682, %r919, %r923, %r2;
	// inline asm
	ld.local.u32 	%r927, [%rd2+12];
	// inline asm
	prmt.b32 %r9683, %r923, %r927, %r2;
	// inline asm
	ld.local.u32 	%r931, [%rd2+8];
	// inline asm
	prmt.b32 %r9684, %r927, %r931, %r2;
	// inline asm
	ld.local.u32 	%r935, [%rd2+4];
	// inline asm
	prmt.b32 %r9677, %r931, %r935, %r2;
	// inline asm
	ld.local.u32 	%r939, [%rd2];
	// inline asm
	prmt.b32 %r9678, %r935, %r939, %r2;
	// inline asm
	ld.local.u32 	%r943, [%rd1+12];
	// inline asm
	prmt.b32 %r9679, %r939, %r943, %r2;
	// inline asm
	ld.local.u32 	%r947, [%rd1+8];
	// inline asm
	prmt.b32 %r9680, %r943, %r947, %r2;
	// inline asm
	ld.local.u32 	%r951, [%rd1+4];
	// inline asm
	prmt.b32 %r9673, %r947, %r951, %r2;
	// inline asm
	ld.local.u32 	%r955, [%rd1];
	// inline asm
	prmt.b32 %r9674, %r951, %r955, %r2;
	// inline asm
	ld.local.u32 	%r959, [%rd8+12];
	// inline asm
	prmt.b32 %r9675, %r955, %r959, %r2;
	// inline asm
	ld.local.u32 	%r963, [%rd8+8];
	// inline asm
	prmt.b32 %r9676, %r959, %r963, %r2;
	// inline asm
	ld.local.u32 	%r967, [%rd8+4];
	// inline asm
	prmt.b32 %r965, %r963, %r967, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r965;
	ld.local.u32 	%r970, [%rd8+4];
	ld.local.u32 	%r971, [%rd8];
	// inline asm
	prmt.b32 %r969, %r970, %r971, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r969;
	ld.local.u32 	%r974, [%rd8];
	// inline asm
	prmt.b32 %r973, %r974, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r973;
	st.local.u32 	[%rd7], %r9672;
	st.local.u32 	[%rd6+12], %r9672;
	st.local.u32 	[%rd6+8], %r9672;
	st.local.u32 	[%rd6+4], %r9672;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd21, 0;
	st.local.u32 	[%rd8+4], %rd21;
	st.local.u32 	[%rd8], %rd21;
	mov.u32 	%r9701, %r9672;
	mov.u32 	%r9702, %r9672;
	bra.uni 	BB3_89;

BB3_98:
	setp.eq.s32	%p93, %r1, 3;
	@%p93 bra 	BB3_99;
	bra.uni 	BB3_169;

BB3_99:
	ld.local.u32 	%r9087, [%rd7];
	ld.local.u32 	%r9088, [%rd6+12];
	// inline asm
	prmt.b32 %r9086, %r9087, %r9088, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r9086;
	ld.local.u32 	%r9091, [%rd6+12];
	ld.local.u32 	%r9092, [%rd6+8];
	// inline asm
	prmt.b32 %r9090, %r9091, %r9092, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r9090;
	ld.local.u32 	%r9095, [%rd6+8];
	ld.local.u32 	%r9096, [%rd6+4];
	// inline asm
	prmt.b32 %r9094, %r9095, %r9096, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r9094;
	ld.local.u32 	%r9099, [%rd6+4];
	ld.local.u32 	%r9100, [%rd6];
	// inline asm
	prmt.b32 %r9098, %r9099, %r9100, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r9098;
	ld.local.u32 	%r9103, [%rd6];
	ld.local.u32 	%r9104, [%rd5+12];
	// inline asm
	prmt.b32 %r9102, %r9103, %r9104, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r9102;
	ld.local.u32 	%r9107, [%rd5+12];
	ld.local.u32 	%r9108, [%rd5+8];
	// inline asm
	prmt.b32 %r9106, %r9107, %r9108, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r9106;
	ld.local.u32 	%r9111, [%rd5+8];
	ld.local.u32 	%r9112, [%rd5+4];
	// inline asm
	prmt.b32 %r9110, %r9111, %r9112, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r9110;
	ld.local.u32 	%r9115, [%rd5+4];
	ld.local.u32 	%r9116, [%rd5];
	// inline asm
	prmt.b32 %r9114, %r9115, %r9116, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r9114;
	ld.local.u32 	%r9119, [%rd5];
	ld.local.u32 	%r9120, [%rd4+12];
	// inline asm
	prmt.b32 %r9118, %r9119, %r9120, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r9118;
	ld.local.u32 	%r9123, [%rd4+12];
	ld.local.u32 	%r9124, [%rd4+8];
	// inline asm
	prmt.b32 %r9122, %r9123, %r9124, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r9122;
	ld.local.u32 	%r9127, [%rd4+8];
	ld.local.u32 	%r9128, [%rd4+4];
	// inline asm
	prmt.b32 %r9126, %r9127, %r9128, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r9126;
	ld.local.u32 	%r9131, [%rd4+4];
	ld.local.u32 	%r9132, [%rd4];
	// inline asm
	prmt.b32 %r9130, %r9131, %r9132, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r9130;
	ld.local.u32 	%r9135, [%rd4];
	ld.local.u32 	%r9136, [%rd3+12];
	// inline asm
	prmt.b32 %r9134, %r9135, %r9136, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r9134;
	ld.local.u32 	%r9139, [%rd3+12];
	ld.local.u32 	%r9140, [%rd3+8];
	// inline asm
	prmt.b32 %r9138, %r9139, %r9140, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r9138;
	ld.local.u32 	%r9143, [%rd3+8];
	ld.local.u32 	%r9144, [%rd3+4];
	// inline asm
	prmt.b32 %r9142, %r9143, %r9144, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r9142;
	ld.local.u32 	%r9147, [%rd3+4];
	ld.local.u32 	%r9148, [%rd3];
	// inline asm
	prmt.b32 %r9146, %r9147, %r9148, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r9146;
	ld.local.u32 	%r9151, [%rd3];
	ld.local.u32 	%r9152, [%rd2+12];
	// inline asm
	prmt.b32 %r9150, %r9151, %r9152, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r9150;
	ld.local.u32 	%r9155, [%rd2+12];
	ld.local.u32 	%r9156, [%rd2+8];
	// inline asm
	prmt.b32 %r9154, %r9155, %r9156, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r9154;
	ld.local.u32 	%r9159, [%rd2+8];
	ld.local.u32 	%r9160, [%rd2+4];
	// inline asm
	prmt.b32 %r9158, %r9159, %r9160, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r9158;
	ld.local.u32 	%r9163, [%rd2+4];
	ld.local.u32 	%r9164, [%rd2];
	// inline asm
	prmt.b32 %r9162, %r9163, %r9164, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r9162;
	ld.local.u32 	%r9167, [%rd2];
	ld.local.u32 	%r9168, [%rd1+12];
	// inline asm
	prmt.b32 %r9166, %r9167, %r9168, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r9166;
	ld.local.u32 	%r9171, [%rd1+12];
	ld.local.u32 	%r9172, [%rd1+8];
	// inline asm
	prmt.b32 %r9170, %r9171, %r9172, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r9170;
	ld.local.u32 	%r9175, [%rd1+8];
	ld.local.u32 	%r9176, [%rd1+4];
	// inline asm
	prmt.b32 %r9174, %r9175, %r9176, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r9174;
	ld.local.u32 	%r9179, [%rd1+4];
	ld.local.u32 	%r9180, [%rd1];
	// inline asm
	prmt.b32 %r9178, %r9179, %r9180, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r9178;
	ld.local.u32 	%r9183, [%rd1];
	ld.local.u32 	%r9184, [%rd8+12];
	// inline asm
	prmt.b32 %r9182, %r9183, %r9184, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r9182;
	ld.local.u32 	%r9187, [%rd8+12];
	ld.local.u32 	%r9188, [%rd8+8];
	// inline asm
	prmt.b32 %r9186, %r9187, %r9188, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r9186;
	ld.local.u32 	%r9191, [%rd8+8];
	ld.local.u32 	%r9192, [%rd8+4];
	// inline asm
	prmt.b32 %r9190, %r9191, %r9192, %r2;
	// inline asm
	st.local.u32 	[%rd1+4], %r9190;
	ld.local.u32 	%r9195, [%rd8+4];
	ld.local.u32 	%r9196, [%rd8];
	// inline asm
	prmt.b32 %r9194, %r9195, %r9196, %r2;
	// inline asm
	st.local.u32 	[%rd1], %r9194;
	ld.local.u32 	%r9199, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r9198, %r9199, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r9198;
	st.local.u32 	[%rd8+8], %r9705;
	st.local.u32 	[%rd8+4], %r9705;
	st.local.u32 	[%rd8], %r9705;
	bra.uni 	BB3_170;

BB3_9:
	setp.eq.s32	%p46, %r1, 3;
	@%p46 bra 	BB3_10;
	bra.uni 	BB3_87;

BB3_10:
	ld.local.u32 	%r4682, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9673, %r9672, %r4682, %r2;
	// inline asm
	ld.local.u32 	%r4686, [%rd7+8];
	// inline asm
	prmt.b32 %r9674, %r4682, %r4686, %r2;
	// inline asm
	ld.local.u32 	%r4690, [%rd7+4];
	// inline asm
	prmt.b32 %r9675, %r4686, %r4690, %r2;
	// inline asm
	ld.local.u32 	%r4694, [%rd7];
	// inline asm
	prmt.b32 %r9676, %r4690, %r4694, %r2;
	// inline asm
	ld.local.u32 	%r4698, [%rd6+12];
	// inline asm
	prmt.b32 %r4696, %r4694, %r4698, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r4696;
	ld.local.u32 	%r4701, [%rd6+12];
	ld.local.u32 	%r4702, [%rd6+8];
	// inline asm
	prmt.b32 %r4700, %r4701, %r4702, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r4700;
	ld.local.u32 	%r4705, [%rd6+8];
	ld.local.u32 	%r4706, [%rd6+4];
	// inline asm
	prmt.b32 %r4704, %r4705, %r4706, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r4704;
	ld.local.u32 	%r4709, [%rd6+4];
	ld.local.u32 	%r4710, [%rd6];
	// inline asm
	prmt.b32 %r4708, %r4709, %r4710, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r4708;
	ld.local.u32 	%r4713, [%rd6];
	ld.local.u32 	%r4714, [%rd5+12];
	// inline asm
	prmt.b32 %r4712, %r4713, %r4714, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r4712;
	ld.local.u32 	%r4717, [%rd5+12];
	ld.local.u32 	%r4718, [%rd5+8];
	// inline asm
	prmt.b32 %r4716, %r4717, %r4718, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r4716;
	ld.local.u32 	%r4721, [%rd5+8];
	ld.local.u32 	%r4722, [%rd5+4];
	// inline asm
	prmt.b32 %r4720, %r4721, %r4722, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r4720;
	ld.local.u32 	%r4725, [%rd5+4];
	ld.local.u32 	%r4726, [%rd5];
	// inline asm
	prmt.b32 %r4724, %r4725, %r4726, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r4724;
	ld.local.u32 	%r4729, [%rd5];
	ld.local.u32 	%r4730, [%rd4+12];
	// inline asm
	prmt.b32 %r4728, %r4729, %r4730, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r4728;
	ld.local.u32 	%r4733, [%rd4+12];
	ld.local.u32 	%r4734, [%rd4+8];
	// inline asm
	prmt.b32 %r4732, %r4733, %r4734, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r4732;
	ld.local.u32 	%r4737, [%rd4+8];
	ld.local.u32 	%r4738, [%rd4+4];
	// inline asm
	prmt.b32 %r4736, %r4737, %r4738, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r4736;
	ld.local.u32 	%r4741, [%rd4+4];
	ld.local.u32 	%r4742, [%rd4];
	// inline asm
	prmt.b32 %r4740, %r4741, %r4742, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r4740;
	ld.local.u32 	%r4745, [%rd4];
	ld.local.u32 	%r4746, [%rd3+12];
	// inline asm
	prmt.b32 %r4744, %r4745, %r4746, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r4744;
	ld.local.u32 	%r4749, [%rd3+12];
	ld.local.u32 	%r4750, [%rd3+8];
	// inline asm
	prmt.b32 %r4748, %r4749, %r4750, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r4748;
	ld.local.u32 	%r4753, [%rd3+8];
	ld.local.u32 	%r4754, [%rd3+4];
	// inline asm
	prmt.b32 %r4752, %r4753, %r4754, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r4752;
	ld.local.u32 	%r4757, [%rd3+4];
	ld.local.u32 	%r4758, [%rd3];
	// inline asm
	prmt.b32 %r4756, %r4757, %r4758, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r4756;
	ld.local.u32 	%r4761, [%rd3];
	ld.local.u32 	%r4762, [%rd2+12];
	// inline asm
	prmt.b32 %r4760, %r4761, %r4762, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r4760;
	ld.local.u32 	%r4765, [%rd2+12];
	ld.local.u32 	%r4766, [%rd2+8];
	// inline asm
	prmt.b32 %r4764, %r4765, %r4766, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r4764;
	ld.local.u32 	%r4769, [%rd2+8];
	ld.local.u32 	%r4770, [%rd2+4];
	// inline asm
	prmt.b32 %r4768, %r4769, %r4770, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r4768;
	ld.local.u32 	%r4773, [%rd2+4];
	ld.local.u32 	%r4774, [%rd2];
	// inline asm
	prmt.b32 %r4772, %r4773, %r4774, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r4772;
	ld.local.u32 	%r4777, [%rd2];
	ld.local.u32 	%r4778, [%rd1+12];
	// inline asm
	prmt.b32 %r4776, %r4777, %r4778, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r4776;
	ld.local.u32 	%r4781, [%rd1+12];
	ld.local.u32 	%r4782, [%rd1+8];
	// inline asm
	prmt.b32 %r4780, %r4781, %r4782, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r4780;
	ld.local.u32 	%r4785, [%rd1+8];
	ld.local.u32 	%r4786, [%rd1+4];
	// inline asm
	prmt.b32 %r4784, %r4785, %r4786, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r4784;
	ld.local.u32 	%r4789, [%rd1+4];
	ld.local.u32 	%r4790, [%rd1];
	// inline asm
	prmt.b32 %r4788, %r4789, %r4790, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r4788;
	ld.local.u32 	%r4793, [%rd1];
	ld.local.u32 	%r4794, [%rd8+12];
	// inline asm
	prmt.b32 %r4792, %r4793, %r4794, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r4792;
	ld.local.u32 	%r4797, [%rd8+12];
	ld.local.u32 	%r4798, [%rd8+8];
	// inline asm
	prmt.b32 %r4796, %r4797, %r4798, %r2;
	// inline asm
	st.local.u32 	[%rd1+8], %r4796;
	ld.local.u32 	%r4801, [%rd8+8];
	ld.local.u32 	%r4802, [%rd8+4];
	// inline asm
	prmt.b32 %r4800, %r4801, %r4802, %r2;
	// inline asm
	st.local.u32 	[%rd1+4], %r4800;
	ld.local.u32 	%r4805, [%rd8+4];
	ld.local.u32 	%r4806, [%rd8];
	// inline asm
	prmt.b32 %r4804, %r4805, %r4806, %r2;
	// inline asm
	st.local.u32 	[%rd1], %r4804;
	ld.local.u32 	%r4809, [%rd8];
	// inline asm
	prmt.b32 %r4808, %r4809, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd8+12], %r4808;
	st.local.u32 	[%rd8+8], %r9672;
	st.local.u32 	[%rd8+4], %r9672;
	st.local.u32 	[%rd8], %r9672;

BB3_79:
	mov.u32 	%r9677, %r9672;
	mov.u32 	%r9678, %r9672;
	mov.u32 	%r9679, %r9672;
	mov.u32 	%r9680, %r9672;
	bra.uni 	BB3_80;

BB3_129:
	setp.eq.s32	%p70, %r1, 19;
	@%p70 bra 	BB3_130;
	bra.uni 	BB3_169;

BB3_130:
	ld.local.u32 	%r7759, [%rd3];
	ld.local.u32 	%r7760, [%rd2+12];
	// inline asm
	prmt.b32 %r7758, %r7759, %r7760, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7758;
	ld.local.u32 	%r7763, [%rd2+12];
	ld.local.u32 	%r7764, [%rd2+8];
	// inline asm
	prmt.b32 %r7762, %r7763, %r7764, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7762;
	ld.local.u32 	%r7767, [%rd2+8];
	ld.local.u32 	%r7768, [%rd2+4];
	// inline asm
	prmt.b32 %r7766, %r7767, %r7768, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7766;
	ld.local.u32 	%r7771, [%rd2+4];
	ld.local.u32 	%r7772, [%rd2];
	// inline asm
	prmt.b32 %r7770, %r7771, %r7772, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7770;
	ld.local.u32 	%r7775, [%rd2];
	ld.local.u32 	%r7776, [%rd1+12];
	// inline asm
	prmt.b32 %r7774, %r7775, %r7776, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7774;
	ld.local.u32 	%r7779, [%rd1+12];
	ld.local.u32 	%r7780, [%rd1+8];
	// inline asm
	prmt.b32 %r7778, %r7779, %r7780, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7778;
	ld.local.u32 	%r7783, [%rd1+8];
	ld.local.u32 	%r7784, [%rd1+4];
	// inline asm
	prmt.b32 %r7782, %r7783, %r7784, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r7782;
	ld.local.u32 	%r7787, [%rd1+4];
	ld.local.u32 	%r7788, [%rd1];
	// inline asm
	prmt.b32 %r7786, %r7787, %r7788, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r7786;
	ld.local.u32 	%r7791, [%rd1];
	ld.local.u32 	%r7792, [%rd8+12];
	// inline asm
	prmt.b32 %r7790, %r7791, %r7792, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r7790;
	ld.local.u32 	%r7795, [%rd8+12];
	ld.local.u32 	%r7796, [%rd8+8];
	// inline asm
	prmt.b32 %r7794, %r7795, %r7796, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r7794;
	ld.local.u32 	%r7799, [%rd8+8];
	ld.local.u32 	%r7800, [%rd8+4];
	// inline asm
	prmt.b32 %r7798, %r7799, %r7800, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r7798;
	ld.local.u32 	%r7803, [%rd8+4];
	ld.local.u32 	%r7804, [%rd8];
	// inline asm
	prmt.b32 %r7802, %r7803, %r7804, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r7802;
	ld.local.u32 	%r7807, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7806, %r7807, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r7806;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2924, 0;
	st.local.u32 	[%rd8+4], %rd2924;
	st.local.u32 	[%rd8], %rd2924;
	bra.uni 	BB3_170;

BB3_40:
	setp.eq.s32	%p23, %r1, 19;
	@%p23 bra 	BB3_41;
	bra.uni 	BB3_87;

BB3_41:
	ld.local.u32 	%r2242, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9689, %r9672, %r2242, %r2;
	// inline asm
	ld.local.u32 	%r2246, [%rd7+8];
	// inline asm
	prmt.b32 %r9690, %r2242, %r2246, %r2;
	// inline asm
	ld.local.u32 	%r2250, [%rd7+4];
	// inline asm
	prmt.b32 %r9691, %r2246, %r2250, %r2;
	// inline asm
	ld.local.u32 	%r2254, [%rd7];
	// inline asm
	prmt.b32 %r9692, %r2250, %r2254, %r2;
	// inline asm
	ld.local.u32 	%r2258, [%rd6+12];
	// inline asm
	prmt.b32 %r9685, %r2254, %r2258, %r2;
	// inline asm
	ld.local.u32 	%r2262, [%rd6+8];
	// inline asm
	prmt.b32 %r9686, %r2258, %r2262, %r2;
	// inline asm
	ld.local.u32 	%r2266, [%rd6+4];
	// inline asm
	prmt.b32 %r9687, %r2262, %r2266, %r2;
	// inline asm
	ld.local.u32 	%r2270, [%rd6];
	// inline asm
	prmt.b32 %r9688, %r2266, %r2270, %r2;
	// inline asm
	ld.local.u32 	%r2274, [%rd5+12];
	// inline asm
	prmt.b32 %r9681, %r2270, %r2274, %r2;
	// inline asm
	ld.local.u32 	%r2278, [%rd5+8];
	// inline asm
	prmt.b32 %r9682, %r2274, %r2278, %r2;
	// inline asm
	ld.local.u32 	%r2282, [%rd5+4];
	// inline asm
	prmt.b32 %r9683, %r2278, %r2282, %r2;
	// inline asm
	ld.local.u32 	%r2286, [%rd5];
	// inline asm
	prmt.b32 %r9684, %r2282, %r2286, %r2;
	// inline asm
	ld.local.u32 	%r2290, [%rd4+12];
	// inline asm
	prmt.b32 %r9677, %r2286, %r2290, %r2;
	// inline asm
	ld.local.u32 	%r2294, [%rd4+8];
	// inline asm
	prmt.b32 %r9678, %r2290, %r2294, %r2;
	// inline asm
	ld.local.u32 	%r2298, [%rd4+4];
	// inline asm
	prmt.b32 %r9679, %r2294, %r2298, %r2;
	// inline asm
	ld.local.u32 	%r2302, [%rd4];
	// inline asm
	prmt.b32 %r9680, %r2298, %r2302, %r2;
	// inline asm
	ld.local.u32 	%r2306, [%rd3+12];
	// inline asm
	prmt.b32 %r9673, %r2302, %r2306, %r2;
	// inline asm
	ld.local.u32 	%r2310, [%rd3+8];
	// inline asm
	prmt.b32 %r9674, %r2306, %r2310, %r2;
	// inline asm
	ld.local.u32 	%r2314, [%rd3+4];
	// inline asm
	prmt.b32 %r9675, %r2310, %r2314, %r2;
	// inline asm
	ld.local.u32 	%r2318, [%rd3];
	// inline asm
	prmt.b32 %r9676, %r2314, %r2318, %r2;
	// inline asm
	ld.local.u32 	%r2322, [%rd2+12];
	// inline asm
	prmt.b32 %r2320, %r2318, %r2322, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r2320;
	ld.local.u32 	%r2325, [%rd2+12];
	ld.local.u32 	%r2326, [%rd2+8];
	// inline asm
	prmt.b32 %r2324, %r2325, %r2326, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r2324;
	ld.local.u32 	%r2329, [%rd2+8];
	ld.local.u32 	%r2330, [%rd2+4];
	// inline asm
	prmt.b32 %r2328, %r2329, %r2330, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r2328;
	ld.local.u32 	%r2333, [%rd2+4];
	ld.local.u32 	%r2334, [%rd2];
	// inline asm
	prmt.b32 %r2332, %r2333, %r2334, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r2332;
	ld.local.u32 	%r2337, [%rd2];
	ld.local.u32 	%r2338, [%rd1+12];
	// inline asm
	prmt.b32 %r2336, %r2337, %r2338, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r2336;
	ld.local.u32 	%r2341, [%rd1+12];
	ld.local.u32 	%r2342, [%rd1+8];
	// inline asm
	prmt.b32 %r2340, %r2341, %r2342, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r2340;
	ld.local.u32 	%r2345, [%rd1+8];
	ld.local.u32 	%r2346, [%rd1+4];
	// inline asm
	prmt.b32 %r2344, %r2345, %r2346, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r2344;
	ld.local.u32 	%r2349, [%rd1+4];
	ld.local.u32 	%r2350, [%rd1];
	// inline asm
	prmt.b32 %r2348, %r2349, %r2350, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r2348;
	ld.local.u32 	%r2353, [%rd1];
	ld.local.u32 	%r2354, [%rd8+12];
	// inline asm
	prmt.b32 %r2352, %r2353, %r2354, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r2352;
	ld.local.u32 	%r2357, [%rd8+12];
	ld.local.u32 	%r2358, [%rd8+8];
	// inline asm
	prmt.b32 %r2356, %r2357, %r2358, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r2356;
	ld.local.u32 	%r2361, [%rd8+8];
	ld.local.u32 	%r2362, [%rd8+4];
	// inline asm
	prmt.b32 %r2360, %r2361, %r2362, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r2360;
	ld.local.u32 	%r2365, [%rd8+4];
	ld.local.u32 	%r2366, [%rd8];
	// inline asm
	prmt.b32 %r2364, %r2365, %r2366, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r2364;
	ld.local.u32 	%r2369, [%rd8];
	// inline asm
	prmt.b32 %r2368, %r2369, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r2368;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd31, 0;
	st.local.u32 	[%rd8+4], %rd31;
	st.local.u32 	[%rd8], %rd31;
	bra.uni 	BB3_83;

BB3_113:
	setp.eq.s32	%p82, %r1, 11;
	@%p82 bra 	BB3_114;
	bra.uni 	BB3_169;

BB3_114:
	ld.local.u32 	%r8295, [%rd5];
	ld.local.u32 	%r8296, [%rd4+12];
	// inline asm
	prmt.b32 %r8294, %r8295, %r8296, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8294;
	ld.local.u32 	%r8299, [%rd4+12];
	ld.local.u32 	%r8300, [%rd4+8];
	// inline asm
	prmt.b32 %r8298, %r8299, %r8300, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8298;
	ld.local.u32 	%r8303, [%rd4+8];
	ld.local.u32 	%r8304, [%rd4+4];
	// inline asm
	prmt.b32 %r8302, %r8303, %r8304, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8302;
	ld.local.u32 	%r8307, [%rd4+4];
	ld.local.u32 	%r8308, [%rd4];
	// inline asm
	prmt.b32 %r8306, %r8307, %r8308, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8306;
	ld.local.u32 	%r8311, [%rd4];
	ld.local.u32 	%r8312, [%rd3+12];
	// inline asm
	prmt.b32 %r8310, %r8311, %r8312, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8310;
	ld.local.u32 	%r8315, [%rd3+12];
	ld.local.u32 	%r8316, [%rd3+8];
	// inline asm
	prmt.b32 %r8314, %r8315, %r8316, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8314;
	ld.local.u32 	%r8319, [%rd3+8];
	ld.local.u32 	%r8320, [%rd3+4];
	// inline asm
	prmt.b32 %r8318, %r8319, %r8320, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8318;
	ld.local.u32 	%r8323, [%rd3+4];
	ld.local.u32 	%r8324, [%rd3];
	// inline asm
	prmt.b32 %r8322, %r8323, %r8324, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8322;
	ld.local.u32 	%r8327, [%rd3];
	ld.local.u32 	%r8328, [%rd2+12];
	// inline asm
	prmt.b32 %r8326, %r8327, %r8328, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8326;
	ld.local.u32 	%r8331, [%rd2+12];
	ld.local.u32 	%r8332, [%rd2+8];
	// inline asm
	prmt.b32 %r8330, %r8331, %r8332, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8330;
	ld.local.u32 	%r8335, [%rd2+8];
	ld.local.u32 	%r8336, [%rd2+4];
	// inline asm
	prmt.b32 %r8334, %r8335, %r8336, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8334;
	ld.local.u32 	%r8339, [%rd2+4];
	ld.local.u32 	%r8340, [%rd2];
	// inline asm
	prmt.b32 %r8338, %r8339, %r8340, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8338;
	ld.local.u32 	%r8343, [%rd2];
	ld.local.u32 	%r8344, [%rd1+12];
	// inline asm
	prmt.b32 %r8342, %r8343, %r8344, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8342;
	ld.local.u32 	%r8347, [%rd1+12];
	ld.local.u32 	%r8348, [%rd1+8];
	// inline asm
	prmt.b32 %r8346, %r8347, %r8348, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8346;
	ld.local.u32 	%r8351, [%rd1+8];
	ld.local.u32 	%r8352, [%rd1+4];
	// inline asm
	prmt.b32 %r8350, %r8351, %r8352, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8350;
	ld.local.u32 	%r8355, [%rd1+4];
	ld.local.u32 	%r8356, [%rd1];
	// inline asm
	prmt.b32 %r8354, %r8355, %r8356, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8354;
	ld.local.u32 	%r8359, [%rd1];
	ld.local.u32 	%r8360, [%rd8+12];
	// inline asm
	prmt.b32 %r8358, %r8359, %r8360, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8358;
	ld.local.u32 	%r8363, [%rd8+12];
	ld.local.u32 	%r8364, [%rd8+8];
	// inline asm
	prmt.b32 %r8362, %r8363, %r8364, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r8362;
	ld.local.u32 	%r8367, [%rd8+8];
	ld.local.u32 	%r8368, [%rd8+4];
	// inline asm
	prmt.b32 %r8366, %r8367, %r8368, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r8366;
	ld.local.u32 	%r8371, [%rd8+4];
	ld.local.u32 	%r8372, [%rd8];
	// inline asm
	prmt.b32 %r8370, %r8371, %r8372, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r8370;
	ld.local.u32 	%r8375, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8374, %r8375, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r8374;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2932, 0;
	st.local.u32 	[%rd8+4], %rd2932;
	st.local.u32 	[%rd8], %rd2932;
	bra.uni 	BB3_170;

BB3_24:
	setp.eq.s32	%p35, %r1, 11;
	@%p35 bra 	BB3_25;
	bra.uni 	BB3_87;

BB3_25:
	ld.local.u32 	%r3430, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9681, %r9672, %r3430, %r2;
	// inline asm
	ld.local.u32 	%r3434, [%rd7+8];
	// inline asm
	prmt.b32 %r9682, %r3430, %r3434, %r2;
	// inline asm
	ld.local.u32 	%r3438, [%rd7+4];
	// inline asm
	prmt.b32 %r9683, %r3434, %r3438, %r2;
	// inline asm
	ld.local.u32 	%r3442, [%rd7];
	// inline asm
	prmt.b32 %r9684, %r3438, %r3442, %r2;
	// inline asm
	ld.local.u32 	%r3446, [%rd6+12];
	// inline asm
	prmt.b32 %r9677, %r3442, %r3446, %r2;
	// inline asm
	ld.local.u32 	%r3450, [%rd6+8];
	// inline asm
	prmt.b32 %r9678, %r3446, %r3450, %r2;
	// inline asm
	ld.local.u32 	%r3454, [%rd6+4];
	// inline asm
	prmt.b32 %r9679, %r3450, %r3454, %r2;
	// inline asm
	ld.local.u32 	%r3458, [%rd6];
	// inline asm
	prmt.b32 %r9680, %r3454, %r3458, %r2;
	// inline asm
	ld.local.u32 	%r3462, [%rd5+12];
	// inline asm
	prmt.b32 %r9673, %r3458, %r3462, %r2;
	// inline asm
	ld.local.u32 	%r3466, [%rd5+8];
	// inline asm
	prmt.b32 %r9674, %r3462, %r3466, %r2;
	// inline asm
	ld.local.u32 	%r3470, [%rd5+4];
	// inline asm
	prmt.b32 %r9675, %r3466, %r3470, %r2;
	// inline asm
	ld.local.u32 	%r3474, [%rd5];
	// inline asm
	prmt.b32 %r9676, %r3470, %r3474, %r2;
	// inline asm
	ld.local.u32 	%r3478, [%rd4+12];
	// inline asm
	prmt.b32 %r3476, %r3474, %r3478, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r3476;
	ld.local.u32 	%r3481, [%rd4+12];
	ld.local.u32 	%r3482, [%rd4+8];
	// inline asm
	prmt.b32 %r3480, %r3481, %r3482, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r3480;
	ld.local.u32 	%r3485, [%rd4+8];
	ld.local.u32 	%r3486, [%rd4+4];
	// inline asm
	prmt.b32 %r3484, %r3485, %r3486, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r3484;
	ld.local.u32 	%r3489, [%rd4+4];
	ld.local.u32 	%r3490, [%rd4];
	// inline asm
	prmt.b32 %r3488, %r3489, %r3490, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r3488;
	ld.local.u32 	%r3493, [%rd4];
	ld.local.u32 	%r3494, [%rd3+12];
	// inline asm
	prmt.b32 %r3492, %r3493, %r3494, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r3492;
	ld.local.u32 	%r3497, [%rd3+12];
	ld.local.u32 	%r3498, [%rd3+8];
	// inline asm
	prmt.b32 %r3496, %r3497, %r3498, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r3496;
	ld.local.u32 	%r3501, [%rd3+8];
	ld.local.u32 	%r3502, [%rd3+4];
	// inline asm
	prmt.b32 %r3500, %r3501, %r3502, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r3500;
	ld.local.u32 	%r3505, [%rd3+4];
	ld.local.u32 	%r3506, [%rd3];
	// inline asm
	prmt.b32 %r3504, %r3505, %r3506, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r3504;
	ld.local.u32 	%r3509, [%rd3];
	ld.local.u32 	%r3510, [%rd2+12];
	// inline asm
	prmt.b32 %r3508, %r3509, %r3510, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r3508;
	ld.local.u32 	%r3513, [%rd2+12];
	ld.local.u32 	%r3514, [%rd2+8];
	// inline asm
	prmt.b32 %r3512, %r3513, %r3514, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r3512;
	ld.local.u32 	%r3517, [%rd2+8];
	ld.local.u32 	%r3518, [%rd2+4];
	// inline asm
	prmt.b32 %r3516, %r3517, %r3518, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r3516;
	ld.local.u32 	%r3521, [%rd2+4];
	ld.local.u32 	%r3522, [%rd2];
	// inline asm
	prmt.b32 %r3520, %r3521, %r3522, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r3520;
	ld.local.u32 	%r3525, [%rd2];
	ld.local.u32 	%r3526, [%rd1+12];
	// inline asm
	prmt.b32 %r3524, %r3525, %r3526, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r3524;
	ld.local.u32 	%r3529, [%rd1+12];
	ld.local.u32 	%r3530, [%rd1+8];
	// inline asm
	prmt.b32 %r3528, %r3529, %r3530, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r3528;
	ld.local.u32 	%r3533, [%rd1+8];
	ld.local.u32 	%r3534, [%rd1+4];
	// inline asm
	prmt.b32 %r3532, %r3533, %r3534, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r3532;
	ld.local.u32 	%r3537, [%rd1+4];
	ld.local.u32 	%r3538, [%rd1];
	// inline asm
	prmt.b32 %r3536, %r3537, %r3538, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r3536;
	ld.local.u32 	%r3541, [%rd1];
	ld.local.u32 	%r3542, [%rd8+12];
	// inline asm
	prmt.b32 %r3540, %r3541, %r3542, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r3540;
	ld.local.u32 	%r3545, [%rd8+12];
	ld.local.u32 	%r3546, [%rd8+8];
	// inline asm
	prmt.b32 %r3544, %r3545, %r3546, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r3544;
	ld.local.u32 	%r3549, [%rd8+8];
	ld.local.u32 	%r3550, [%rd8+4];
	// inline asm
	prmt.b32 %r3548, %r3549, %r3550, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r3548;
	ld.local.u32 	%r3553, [%rd8+4];
	ld.local.u32 	%r3554, [%rd8];
	// inline asm
	prmt.b32 %r3552, %r3553, %r3554, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r3552;
	ld.local.u32 	%r3557, [%rd8];
	// inline asm
	prmt.b32 %r3556, %r3557, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r3556;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd39, 0;
	st.local.u32 	[%rd8+4], %rd39;
	st.local.u32 	[%rd8], %rd39;
	bra.uni 	BB3_81;

BB3_144:
	setp.eq.s32	%p59, %r1, 27;
	@%p59 bra 	BB3_145;
	bra.uni 	BB3_169;

BB3_145:
	ld.local.u32 	%r7479, [%rd1];
	ld.local.u32 	%r7480, [%rd8+12];
	// inline asm
	prmt.b32 %r7478, %r7479, %r7480, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7478;
	ld.local.u32 	%r7483, [%rd8+12];
	ld.local.u32 	%r7484, [%rd8+8];
	// inline asm
	prmt.b32 %r7482, %r7483, %r7484, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7482;
	ld.local.u32 	%r7487, [%rd8+8];
	ld.local.u32 	%r7488, [%rd8+4];
	// inline asm
	prmt.b32 %r7486, %r7487, %r7488, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7486;
	ld.local.u32 	%r7491, [%rd8+4];
	ld.local.u32 	%r7492, [%rd8];
	// inline asm
	prmt.b32 %r7490, %r7491, %r7492, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7490;
	ld.local.u32 	%r7495, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7494, %r7495, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7494;
	st.local.u32 	[%rd6+8], %r9705;
	st.local.u32 	[%rd6+4], %r9705;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2916, 0;
	st.local.u32 	[%rd8+4], %rd2916;
	st.local.u32 	[%rd8], %rd2916;
	bra.uni 	BB3_170;

BB3_55:
	setp.eq.s32	%p12, %r1, 27;
	@%p12 bra 	BB3_56;
	bra.uni 	BB3_87;

BB3_56:
	ld.local.u32 	%r1118, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9697, %r9672, %r1118, %r2;
	// inline asm
	ld.local.u32 	%r1122, [%rd7+8];
	// inline asm
	prmt.b32 %r9698, %r1118, %r1122, %r2;
	// inline asm
	ld.local.u32 	%r1126, [%rd7+4];
	// inline asm
	prmt.b32 %r9699, %r1122, %r1126, %r2;
	// inline asm
	ld.local.u32 	%r1130, [%rd7];
	// inline asm
	prmt.b32 %r9700, %r1126, %r1130, %r2;
	// inline asm
	ld.local.u32 	%r1134, [%rd6+12];
	// inline asm
	prmt.b32 %r9693, %r1130, %r1134, %r2;
	// inline asm
	ld.local.u32 	%r1138, [%rd6+8];
	// inline asm
	prmt.b32 %r9694, %r1134, %r1138, %r2;
	// inline asm
	ld.local.u32 	%r1142, [%rd6+4];
	// inline asm
	prmt.b32 %r9695, %r1138, %r1142, %r2;
	// inline asm
	ld.local.u32 	%r1146, [%rd6];
	// inline asm
	prmt.b32 %r9696, %r1142, %r1146, %r2;
	// inline asm
	ld.local.u32 	%r1150, [%rd5+12];
	// inline asm
	prmt.b32 %r9689, %r1146, %r1150, %r2;
	// inline asm
	ld.local.u32 	%r1154, [%rd5+8];
	// inline asm
	prmt.b32 %r9690, %r1150, %r1154, %r2;
	// inline asm
	ld.local.u32 	%r1158, [%rd5+4];
	// inline asm
	prmt.b32 %r9691, %r1154, %r1158, %r2;
	// inline asm
	ld.local.u32 	%r1162, [%rd5];
	// inline asm
	prmt.b32 %r9692, %r1158, %r1162, %r2;
	// inline asm
	ld.local.u32 	%r1166, [%rd4+12];
	// inline asm
	prmt.b32 %r9685, %r1162, %r1166, %r2;
	// inline asm
	ld.local.u32 	%r1170, [%rd4+8];
	// inline asm
	prmt.b32 %r9686, %r1166, %r1170, %r2;
	// inline asm
	ld.local.u32 	%r1174, [%rd4+4];
	// inline asm
	prmt.b32 %r9687, %r1170, %r1174, %r2;
	// inline asm
	ld.local.u32 	%r1178, [%rd4];
	// inline asm
	prmt.b32 %r9688, %r1174, %r1178, %r2;
	// inline asm
	ld.local.u32 	%r1182, [%rd3+12];
	// inline asm
	prmt.b32 %r9681, %r1178, %r1182, %r2;
	// inline asm
	ld.local.u32 	%r1186, [%rd3+8];
	// inline asm
	prmt.b32 %r9682, %r1182, %r1186, %r2;
	// inline asm
	ld.local.u32 	%r1190, [%rd3+4];
	// inline asm
	prmt.b32 %r9683, %r1186, %r1190, %r2;
	// inline asm
	ld.local.u32 	%r1194, [%rd3];
	// inline asm
	prmt.b32 %r9684, %r1190, %r1194, %r2;
	// inline asm
	ld.local.u32 	%r1198, [%rd2+12];
	// inline asm
	prmt.b32 %r9677, %r1194, %r1198, %r2;
	// inline asm
	ld.local.u32 	%r1202, [%rd2+8];
	// inline asm
	prmt.b32 %r9678, %r1198, %r1202, %r2;
	// inline asm
	ld.local.u32 	%r1206, [%rd2+4];
	// inline asm
	prmt.b32 %r9679, %r1202, %r1206, %r2;
	// inline asm
	ld.local.u32 	%r1210, [%rd2];
	// inline asm
	prmt.b32 %r9680, %r1206, %r1210, %r2;
	// inline asm
	ld.local.u32 	%r1214, [%rd1+12];
	// inline asm
	prmt.b32 %r9673, %r1210, %r1214, %r2;
	// inline asm
	ld.local.u32 	%r1218, [%rd1+8];
	// inline asm
	prmt.b32 %r9674, %r1214, %r1218, %r2;
	// inline asm
	ld.local.u32 	%r1222, [%rd1+4];
	// inline asm
	prmt.b32 %r9675, %r1218, %r1222, %r2;
	// inline asm
	ld.local.u32 	%r1226, [%rd1];
	// inline asm
	prmt.b32 %r9676, %r1222, %r1226, %r2;
	// inline asm
	ld.local.u32 	%r1230, [%rd8+12];
	// inline asm
	prmt.b32 %r1228, %r1226, %r1230, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r1228;
	ld.local.u32 	%r1233, [%rd8+12];
	ld.local.u32 	%r1234, [%rd8+8];
	// inline asm
	prmt.b32 %r1232, %r1233, %r1234, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r1232;
	ld.local.u32 	%r1237, [%rd8+8];
	ld.local.u32 	%r1238, [%rd8+4];
	// inline asm
	prmt.b32 %r1236, %r1237, %r1238, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r1236;
	ld.local.u32 	%r1241, [%rd8+4];
	ld.local.u32 	%r1242, [%rd8];
	// inline asm
	prmt.b32 %r1240, %r1241, %r1242, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r1240;
	ld.local.u32 	%r1245, [%rd8];
	// inline asm
	prmt.b32 %r1244, %r1245, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r1244;
	st.local.u32 	[%rd6+8], %r9672;
	st.local.u32 	[%rd6+4], %r9672;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd23, 0;
	st.local.u32 	[%rd8+4], %rd23;
	st.local.u32 	[%rd8], %rd23;
	bra.uni 	BB3_85;

BB3_105:
	setp.eq.s32	%p88, %r1, 7;
	@%p88 bra 	BB3_106;
	bra.uni 	BB3_169;

BB3_106:
	ld.local.u32 	%r8659, [%rd6];
	ld.local.u32 	%r8660, [%rd5+12];
	// inline asm
	prmt.b32 %r8658, %r8659, %r8660, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r8658;
	ld.local.u32 	%r8663, [%rd5+12];
	ld.local.u32 	%r8664, [%rd5+8];
	// inline asm
	prmt.b32 %r8662, %r8663, %r8664, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r8662;
	ld.local.u32 	%r8667, [%rd5+8];
	ld.local.u32 	%r8668, [%rd5+4];
	// inline asm
	prmt.b32 %r8666, %r8667, %r8668, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8666;
	ld.local.u32 	%r8671, [%rd5+4];
	ld.local.u32 	%r8672, [%rd5];
	// inline asm
	prmt.b32 %r8670, %r8671, %r8672, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8670;
	ld.local.u32 	%r8675, [%rd5];
	ld.local.u32 	%r8676, [%rd4+12];
	// inline asm
	prmt.b32 %r8674, %r8675, %r8676, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8674;
	ld.local.u32 	%r8679, [%rd4+12];
	ld.local.u32 	%r8680, [%rd4+8];
	// inline asm
	prmt.b32 %r8678, %r8679, %r8680, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8678;
	ld.local.u32 	%r8683, [%rd4+8];
	ld.local.u32 	%r8684, [%rd4+4];
	// inline asm
	prmt.b32 %r8682, %r8683, %r8684, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8682;
	ld.local.u32 	%r8687, [%rd4+4];
	ld.local.u32 	%r8688, [%rd4];
	// inline asm
	prmt.b32 %r8686, %r8687, %r8688, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8686;
	ld.local.u32 	%r8691, [%rd4];
	ld.local.u32 	%r8692, [%rd3+12];
	// inline asm
	prmt.b32 %r8690, %r8691, %r8692, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8690;
	ld.local.u32 	%r8695, [%rd3+12];
	ld.local.u32 	%r8696, [%rd3+8];
	// inline asm
	prmt.b32 %r8694, %r8695, %r8696, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8694;
	ld.local.u32 	%r8699, [%rd3+8];
	ld.local.u32 	%r8700, [%rd3+4];
	// inline asm
	prmt.b32 %r8698, %r8699, %r8700, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8698;
	ld.local.u32 	%r8703, [%rd3+4];
	ld.local.u32 	%r8704, [%rd3];
	// inline asm
	prmt.b32 %r8702, %r8703, %r8704, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8702;
	ld.local.u32 	%r8707, [%rd3];
	ld.local.u32 	%r8708, [%rd2+12];
	// inline asm
	prmt.b32 %r8706, %r8707, %r8708, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8706;
	ld.local.u32 	%r8711, [%rd2+12];
	ld.local.u32 	%r8712, [%rd2+8];
	// inline asm
	prmt.b32 %r8710, %r8711, %r8712, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8710;
	ld.local.u32 	%r8715, [%rd2+8];
	ld.local.u32 	%r8716, [%rd2+4];
	// inline asm
	prmt.b32 %r8714, %r8715, %r8716, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8714;
	ld.local.u32 	%r8719, [%rd2+4];
	ld.local.u32 	%r8720, [%rd2];
	// inline asm
	prmt.b32 %r8718, %r8719, %r8720, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8718;
	ld.local.u32 	%r8723, [%rd2];
	ld.local.u32 	%r8724, [%rd1+12];
	// inline asm
	prmt.b32 %r8722, %r8723, %r8724, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8722;
	ld.local.u32 	%r8727, [%rd1+12];
	ld.local.u32 	%r8728, [%rd1+8];
	// inline asm
	prmt.b32 %r8726, %r8727, %r8728, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r8726;
	ld.local.u32 	%r8731, [%rd1+8];
	ld.local.u32 	%r8732, [%rd1+4];
	// inline asm
	prmt.b32 %r8730, %r8731, %r8732, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r8730;
	ld.local.u32 	%r8735, [%rd1+4];
	ld.local.u32 	%r8736, [%rd1];
	// inline asm
	prmt.b32 %r8734, %r8735, %r8736, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r8734;
	ld.local.u32 	%r8739, [%rd1];
	ld.local.u32 	%r8740, [%rd8+12];
	// inline asm
	prmt.b32 %r8738, %r8739, %r8740, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r8738;
	ld.local.u32 	%r8743, [%rd8+12];
	ld.local.u32 	%r8744, [%rd8+8];
	// inline asm
	prmt.b32 %r8742, %r8743, %r8744, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r8742;
	ld.local.u32 	%r8747, [%rd8+8];
	ld.local.u32 	%r8748, [%rd8+4];
	// inline asm
	prmt.b32 %r8746, %r8747, %r8748, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r8746;
	ld.local.u32 	%r8751, [%rd8+4];
	ld.local.u32 	%r8752, [%rd8];
	// inline asm
	prmt.b32 %r8750, %r8751, %r8752, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r8750;
	ld.local.u32 	%r8755, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8754, %r8755, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r8754;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2936, 0;
	st.local.u32 	[%rd8+4], %rd2936;
	st.local.u32 	[%rd8], %rd2936;
	bra.uni 	BB3_170;

BB3_16:
	setp.eq.s32	%p41, %r1, 7;
	@%p41 bra 	BB3_17;
	bra.uni 	BB3_87;

BB3_17:
	ld.local.u32 	%r4048, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9677, %r9672, %r4048, %r2;
	// inline asm
	ld.local.u32 	%r4052, [%rd7+8];
	// inline asm
	prmt.b32 %r9678, %r4048, %r4052, %r2;
	// inline asm
	ld.local.u32 	%r4056, [%rd7+4];
	// inline asm
	prmt.b32 %r9679, %r4052, %r4056, %r2;
	// inline asm
	ld.local.u32 	%r4060, [%rd7];
	// inline asm
	prmt.b32 %r9680, %r4056, %r4060, %r2;
	// inline asm
	ld.local.u32 	%r4064, [%rd6+12];
	// inline asm
	prmt.b32 %r9673, %r4060, %r4064, %r2;
	// inline asm
	ld.local.u32 	%r4068, [%rd6+8];
	// inline asm
	prmt.b32 %r9674, %r4064, %r4068, %r2;
	// inline asm
	ld.local.u32 	%r4072, [%rd6+4];
	// inline asm
	prmt.b32 %r9675, %r4068, %r4072, %r2;
	// inline asm
	ld.local.u32 	%r4076, [%rd6];
	// inline asm
	prmt.b32 %r9676, %r4072, %r4076, %r2;
	// inline asm
	ld.local.u32 	%r4080, [%rd5+12];
	// inline asm
	prmt.b32 %r4078, %r4076, %r4080, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r4078;
	ld.local.u32 	%r4083, [%rd5+12];
	ld.local.u32 	%r4084, [%rd5+8];
	// inline asm
	prmt.b32 %r4082, %r4083, %r4084, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r4082;
	ld.local.u32 	%r4087, [%rd5+8];
	ld.local.u32 	%r4088, [%rd5+4];
	// inline asm
	prmt.b32 %r4086, %r4087, %r4088, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r4086;
	ld.local.u32 	%r4091, [%rd5+4];
	ld.local.u32 	%r4092, [%rd5];
	// inline asm
	prmt.b32 %r4090, %r4091, %r4092, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r4090;
	ld.local.u32 	%r4095, [%rd5];
	ld.local.u32 	%r4096, [%rd4+12];
	// inline asm
	prmt.b32 %r4094, %r4095, %r4096, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r4094;
	ld.local.u32 	%r4099, [%rd4+12];
	ld.local.u32 	%r4100, [%rd4+8];
	// inline asm
	prmt.b32 %r4098, %r4099, %r4100, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r4098;
	ld.local.u32 	%r4103, [%rd4+8];
	ld.local.u32 	%r4104, [%rd4+4];
	// inline asm
	prmt.b32 %r4102, %r4103, %r4104, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r4102;
	ld.local.u32 	%r4107, [%rd4+4];
	ld.local.u32 	%r4108, [%rd4];
	// inline asm
	prmt.b32 %r4106, %r4107, %r4108, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r4106;
	ld.local.u32 	%r4111, [%rd4];
	ld.local.u32 	%r4112, [%rd3+12];
	// inline asm
	prmt.b32 %r4110, %r4111, %r4112, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r4110;
	ld.local.u32 	%r4115, [%rd3+12];
	ld.local.u32 	%r4116, [%rd3+8];
	// inline asm
	prmt.b32 %r4114, %r4115, %r4116, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r4114;
	ld.local.u32 	%r4119, [%rd3+8];
	ld.local.u32 	%r4120, [%rd3+4];
	// inline asm
	prmt.b32 %r4118, %r4119, %r4120, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r4118;
	ld.local.u32 	%r4123, [%rd3+4];
	ld.local.u32 	%r4124, [%rd3];
	// inline asm
	prmt.b32 %r4122, %r4123, %r4124, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r4122;
	ld.local.u32 	%r4127, [%rd3];
	ld.local.u32 	%r4128, [%rd2+12];
	// inline asm
	prmt.b32 %r4126, %r4127, %r4128, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r4126;
	ld.local.u32 	%r4131, [%rd2+12];
	ld.local.u32 	%r4132, [%rd2+8];
	// inline asm
	prmt.b32 %r4130, %r4131, %r4132, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r4130;
	ld.local.u32 	%r4135, [%rd2+8];
	ld.local.u32 	%r4136, [%rd2+4];
	// inline asm
	prmt.b32 %r4134, %r4135, %r4136, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r4134;
	ld.local.u32 	%r4139, [%rd2+4];
	ld.local.u32 	%r4140, [%rd2];
	// inline asm
	prmt.b32 %r4138, %r4139, %r4140, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r4138;
	ld.local.u32 	%r4143, [%rd2];
	ld.local.u32 	%r4144, [%rd1+12];
	// inline asm
	prmt.b32 %r4142, %r4143, %r4144, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r4142;
	ld.local.u32 	%r4147, [%rd1+12];
	ld.local.u32 	%r4148, [%rd1+8];
	// inline asm
	prmt.b32 %r4146, %r4147, %r4148, %r2;
	// inline asm
	st.local.u32 	[%rd3+8], %r4146;
	ld.local.u32 	%r4151, [%rd1+8];
	ld.local.u32 	%r4152, [%rd1+4];
	// inline asm
	prmt.b32 %r4150, %r4151, %r4152, %r2;
	// inline asm
	st.local.u32 	[%rd3+4], %r4150;
	ld.local.u32 	%r4155, [%rd1+4];
	ld.local.u32 	%r4156, [%rd1];
	// inline asm
	prmt.b32 %r4154, %r4155, %r4156, %r2;
	// inline asm
	st.local.u32 	[%rd3], %r4154;
	ld.local.u32 	%r4159, [%rd1];
	ld.local.u32 	%r4160, [%rd8+12];
	// inline asm
	prmt.b32 %r4158, %r4159, %r4160, %r2;
	// inline asm
	st.local.u32 	[%rd2+12], %r4158;
	ld.local.u32 	%r4163, [%rd8+12];
	ld.local.u32 	%r4164, [%rd8+8];
	// inline asm
	prmt.b32 %r4162, %r4163, %r4164, %r2;
	// inline asm
	st.local.u32 	[%rd2+8], %r4162;
	ld.local.u32 	%r4167, [%rd8+8];
	ld.local.u32 	%r4168, [%rd8+4];
	// inline asm
	prmt.b32 %r4166, %r4167, %r4168, %r2;
	// inline asm
	st.local.u32 	[%rd2+4], %r4166;
	ld.local.u32 	%r4171, [%rd8+4];
	ld.local.u32 	%r4172, [%rd8];
	// inline asm
	prmt.b32 %r4170, %r4171, %r4172, %r2;
	// inline asm
	st.local.u32 	[%rd2], %r4170;
	ld.local.u32 	%r4175, [%rd8];
	// inline asm
	prmt.b32 %r4174, %r4175, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd1+12], %r4174;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd43, 0;
	st.local.u32 	[%rd8+4], %rd43;
	st.local.u32 	[%rd8], %rd43;

BB3_80:
	mov.u32 	%r9681, %r9672;
	mov.u32 	%r9682, %r9672;
	mov.u32 	%r9683, %r9672;
	mov.u32 	%r9684, %r9672;

BB3_81:
	mov.u32 	%r9685, %r9672;
	mov.u32 	%r9686, %r9672;
	mov.u32 	%r9687, %r9672;
	mov.u32 	%r9688, %r9672;

BB3_82:
	mov.u32 	%r9689, %r9672;
	mov.u32 	%r9690, %r9672;
	mov.u32 	%r9691, %r9672;
	mov.u32 	%r9692, %r9672;

BB3_83:
	mov.u32 	%r9693, %r9672;
	mov.u32 	%r9694, %r9672;
	mov.u32 	%r9695, %r9672;
	mov.u32 	%r9696, %r9672;

BB3_84:
	mov.u32 	%r9697, %r9672;
	mov.u32 	%r9698, %r9672;
	mov.u32 	%r9699, %r9672;
	mov.u32 	%r9700, %r9672;

BB3_85:
	mov.u32 	%r9701, %r9672;
	mov.u32 	%r9702, %r9672;
	mov.u32 	%r9703, %r9672;
	mov.u32 	%r9704, %r9672;
	bra.uni 	BB3_89;

BB3_136:
	setp.eq.s32	%p65, %r1, 23;
	@%p65 bra 	BB3_137;
	bra.uni 	BB3_169;

BB3_137:
	ld.local.u32 	%r7587, [%rd2];
	ld.local.u32 	%r7588, [%rd1+12];
	// inline asm
	prmt.b32 %r7586, %r7587, %r7588, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7586;
	ld.local.u32 	%r7591, [%rd1+12];
	ld.local.u32 	%r7592, [%rd1+8];
	// inline asm
	prmt.b32 %r7590, %r7591, %r7592, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7590;
	ld.local.u32 	%r7595, [%rd1+8];
	ld.local.u32 	%r7596, [%rd1+4];
	// inline asm
	prmt.b32 %r7594, %r7595, %r7596, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r7594;
	ld.local.u32 	%r7599, [%rd1+4];
	ld.local.u32 	%r7600, [%rd1];
	// inline asm
	prmt.b32 %r7598, %r7599, %r7600, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r7598;
	ld.local.u32 	%r7603, [%rd1];
	ld.local.u32 	%r7604, [%rd8+12];
	// inline asm
	prmt.b32 %r7602, %r7603, %r7604, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r7602;
	ld.local.u32 	%r7607, [%rd8+12];
	ld.local.u32 	%r7608, [%rd8+8];
	// inline asm
	prmt.b32 %r7606, %r7607, %r7608, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r7606;
	ld.local.u32 	%r7611, [%rd8+8];
	ld.local.u32 	%r7612, [%rd8+4];
	// inline asm
	prmt.b32 %r7610, %r7611, %r7612, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r7610;
	ld.local.u32 	%r7615, [%rd8+4];
	ld.local.u32 	%r7616, [%rd8];
	// inline asm
	prmt.b32 %r7614, %r7615, %r7616, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r7614;
	ld.local.u32 	%r7619, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7618, %r7619, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r7618;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2920, 0;
	st.local.u32 	[%rd8+4], %rd2920;
	st.local.u32 	[%rd8], %rd2920;
	bra.uni 	BB3_170;

BB3_47:
	setp.eq.s32	%p18, %r1, 23;
	@%p18 bra 	BB3_48;
	bra.uni 	BB3_87;

BB3_48:
	ld.local.u32 	%r1672, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9693, %r9672, %r1672, %r2;
	// inline asm
	ld.local.u32 	%r1676, [%rd7+8];
	// inline asm
	prmt.b32 %r9694, %r1672, %r1676, %r2;
	// inline asm
	ld.local.u32 	%r1680, [%rd7+4];
	// inline asm
	prmt.b32 %r9695, %r1676, %r1680, %r2;
	// inline asm
	ld.local.u32 	%r1684, [%rd7];
	// inline asm
	prmt.b32 %r9696, %r1680, %r1684, %r2;
	// inline asm
	ld.local.u32 	%r1688, [%rd6+12];
	// inline asm
	prmt.b32 %r9689, %r1684, %r1688, %r2;
	// inline asm
	ld.local.u32 	%r1692, [%rd6+8];
	// inline asm
	prmt.b32 %r9690, %r1688, %r1692, %r2;
	// inline asm
	ld.local.u32 	%r1696, [%rd6+4];
	// inline asm
	prmt.b32 %r9691, %r1692, %r1696, %r2;
	// inline asm
	ld.local.u32 	%r1700, [%rd6];
	// inline asm
	prmt.b32 %r9692, %r1696, %r1700, %r2;
	// inline asm
	ld.local.u32 	%r1704, [%rd5+12];
	// inline asm
	prmt.b32 %r9685, %r1700, %r1704, %r2;
	// inline asm
	ld.local.u32 	%r1708, [%rd5+8];
	// inline asm
	prmt.b32 %r9686, %r1704, %r1708, %r2;
	// inline asm
	ld.local.u32 	%r1712, [%rd5+4];
	// inline asm
	prmt.b32 %r9687, %r1708, %r1712, %r2;
	// inline asm
	ld.local.u32 	%r1716, [%rd5];
	// inline asm
	prmt.b32 %r9688, %r1712, %r1716, %r2;
	// inline asm
	ld.local.u32 	%r1720, [%rd4+12];
	// inline asm
	prmt.b32 %r9681, %r1716, %r1720, %r2;
	// inline asm
	ld.local.u32 	%r1724, [%rd4+8];
	// inline asm
	prmt.b32 %r9682, %r1720, %r1724, %r2;
	// inline asm
	ld.local.u32 	%r1728, [%rd4+4];
	// inline asm
	prmt.b32 %r9683, %r1724, %r1728, %r2;
	// inline asm
	ld.local.u32 	%r1732, [%rd4];
	// inline asm
	prmt.b32 %r9684, %r1728, %r1732, %r2;
	// inline asm
	ld.local.u32 	%r1736, [%rd3+12];
	// inline asm
	prmt.b32 %r9677, %r1732, %r1736, %r2;
	// inline asm
	ld.local.u32 	%r1740, [%rd3+8];
	// inline asm
	prmt.b32 %r9678, %r1736, %r1740, %r2;
	// inline asm
	ld.local.u32 	%r1744, [%rd3+4];
	// inline asm
	prmt.b32 %r9679, %r1740, %r1744, %r2;
	// inline asm
	ld.local.u32 	%r1748, [%rd3];
	// inline asm
	prmt.b32 %r9680, %r1744, %r1748, %r2;
	// inline asm
	ld.local.u32 	%r1752, [%rd2+12];
	// inline asm
	prmt.b32 %r9673, %r1748, %r1752, %r2;
	// inline asm
	ld.local.u32 	%r1756, [%rd2+8];
	// inline asm
	prmt.b32 %r9674, %r1752, %r1756, %r2;
	// inline asm
	ld.local.u32 	%r1760, [%rd2+4];
	// inline asm
	prmt.b32 %r9675, %r1756, %r1760, %r2;
	// inline asm
	ld.local.u32 	%r1764, [%rd2];
	// inline asm
	prmt.b32 %r9676, %r1760, %r1764, %r2;
	// inline asm
	ld.local.u32 	%r1768, [%rd1+12];
	// inline asm
	prmt.b32 %r1766, %r1764, %r1768, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r1766;
	ld.local.u32 	%r1771, [%rd1+12];
	ld.local.u32 	%r1772, [%rd1+8];
	// inline asm
	prmt.b32 %r1770, %r1771, %r1772, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r1770;
	ld.local.u32 	%r1775, [%rd1+8];
	ld.local.u32 	%r1776, [%rd1+4];
	// inline asm
	prmt.b32 %r1774, %r1775, %r1776, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r1774;
	ld.local.u32 	%r1779, [%rd1+4];
	ld.local.u32 	%r1780, [%rd1];
	// inline asm
	prmt.b32 %r1778, %r1779, %r1780, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r1778;
	ld.local.u32 	%r1783, [%rd1];
	ld.local.u32 	%r1784, [%rd8+12];
	// inline asm
	prmt.b32 %r1782, %r1783, %r1784, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r1782;
	ld.local.u32 	%r1787, [%rd8+12];
	ld.local.u32 	%r1788, [%rd8+8];
	// inline asm
	prmt.b32 %r1786, %r1787, %r1788, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r1786;
	ld.local.u32 	%r1791, [%rd8+8];
	ld.local.u32 	%r1792, [%rd8+4];
	// inline asm
	prmt.b32 %r1790, %r1791, %r1792, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r1790;
	ld.local.u32 	%r1795, [%rd8+4];
	ld.local.u32 	%r1796, [%rd8];
	// inline asm
	prmt.b32 %r1794, %r1795, %r1796, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r1794;
	ld.local.u32 	%r1799, [%rd8];
	// inline asm
	prmt.b32 %r1798, %r1799, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r1798;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd27, 0;
	st.local.u32 	[%rd8+4], %rd27;
	st.local.u32 	[%rd8], %rd27;
	bra.uni 	BB3_84;

BB3_120:
	setp.eq.s32	%p77, %r1, 15;
	@%p77 bra 	BB3_121;
	bra.uni 	BB3_169;

BB3_121:
	ld.local.u32 	%r7995, [%rd4];
	ld.local.u32 	%r7996, [%rd3+12];
	// inline asm
	prmt.b32 %r7994, %r7995, %r7996, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7994;
	ld.local.u32 	%r7999, [%rd3+12];
	ld.local.u32 	%r8000, [%rd3+8];
	// inline asm
	prmt.b32 %r7998, %r7999, %r8000, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r7998;
	ld.local.u32 	%r8003, [%rd3+8];
	ld.local.u32 	%r8004, [%rd3+4];
	// inline asm
	prmt.b32 %r8002, %r8003, %r8004, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r8002;
	ld.local.u32 	%r8007, [%rd3+4];
	ld.local.u32 	%r8008, [%rd3];
	// inline asm
	prmt.b32 %r8006, %r8007, %r8008, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r8006;
	ld.local.u32 	%r8011, [%rd3];
	ld.local.u32 	%r8012, [%rd2+12];
	// inline asm
	prmt.b32 %r8010, %r8011, %r8012, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r8010;
	ld.local.u32 	%r8015, [%rd2+12];
	ld.local.u32 	%r8016, [%rd2+8];
	// inline asm
	prmt.b32 %r8014, %r8015, %r8016, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r8014;
	ld.local.u32 	%r8019, [%rd2+8];
	ld.local.u32 	%r8020, [%rd2+4];
	// inline asm
	prmt.b32 %r8018, %r8019, %r8020, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r8018;
	ld.local.u32 	%r8023, [%rd2+4];
	ld.local.u32 	%r8024, [%rd2];
	// inline asm
	prmt.b32 %r8022, %r8023, %r8024, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r8022;
	ld.local.u32 	%r8027, [%rd2];
	ld.local.u32 	%r8028, [%rd1+12];
	// inline asm
	prmt.b32 %r8026, %r8027, %r8028, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r8026;
	ld.local.u32 	%r8031, [%rd1+12];
	ld.local.u32 	%r8032, [%rd1+8];
	// inline asm
	prmt.b32 %r8030, %r8031, %r8032, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r8030;
	ld.local.u32 	%r8035, [%rd1+8];
	ld.local.u32 	%r8036, [%rd1+4];
	// inline asm
	prmt.b32 %r8034, %r8035, %r8036, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r8034;
	ld.local.u32 	%r8039, [%rd1+4];
	ld.local.u32 	%r8040, [%rd1];
	// inline asm
	prmt.b32 %r8038, %r8039, %r8040, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r8038;
	ld.local.u32 	%r8043, [%rd1];
	ld.local.u32 	%r8044, [%rd8+12];
	// inline asm
	prmt.b32 %r8042, %r8043, %r8044, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r8042;
	ld.local.u32 	%r8047, [%rd8+12];
	ld.local.u32 	%r8048, [%rd8+8];
	// inline asm
	prmt.b32 %r8046, %r8047, %r8048, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r8046;
	ld.local.u32 	%r8051, [%rd8+8];
	ld.local.u32 	%r8052, [%rd8+4];
	// inline asm
	prmt.b32 %r8050, %r8051, %r8052, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r8050;
	ld.local.u32 	%r8055, [%rd8+4];
	ld.local.u32 	%r8056, [%rd8];
	// inline asm
	prmt.b32 %r8054, %r8055, %r8056, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r8054;
	ld.local.u32 	%r8059, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r8058, %r8059, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r8058;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2928, 0;
	st.local.u32 	[%rd8+4], %rd2928;
	st.local.u32 	[%rd8], %rd2928;
	bra.uni 	BB3_170;

BB3_31:
	setp.eq.s32	%p30, %r1, 15;
	@%p30 bra 	BB3_32;
	bra.uni 	BB3_87;

BB3_32:
	ld.local.u32 	%r2828, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9685, %r9672, %r2828, %r2;
	// inline asm
	ld.local.u32 	%r2832, [%rd7+8];
	// inline asm
	prmt.b32 %r9686, %r2828, %r2832, %r2;
	// inline asm
	ld.local.u32 	%r2836, [%rd7+4];
	// inline asm
	prmt.b32 %r9687, %r2832, %r2836, %r2;
	// inline asm
	ld.local.u32 	%r2840, [%rd7];
	// inline asm
	prmt.b32 %r9688, %r2836, %r2840, %r2;
	// inline asm
	ld.local.u32 	%r2844, [%rd6+12];
	// inline asm
	prmt.b32 %r9681, %r2840, %r2844, %r2;
	// inline asm
	ld.local.u32 	%r2848, [%rd6+8];
	// inline asm
	prmt.b32 %r9682, %r2844, %r2848, %r2;
	// inline asm
	ld.local.u32 	%r2852, [%rd6+4];
	// inline asm
	prmt.b32 %r9683, %r2848, %r2852, %r2;
	// inline asm
	ld.local.u32 	%r2856, [%rd6];
	// inline asm
	prmt.b32 %r9684, %r2852, %r2856, %r2;
	// inline asm
	ld.local.u32 	%r2860, [%rd5+12];
	// inline asm
	prmt.b32 %r9677, %r2856, %r2860, %r2;
	// inline asm
	ld.local.u32 	%r2864, [%rd5+8];
	// inline asm
	prmt.b32 %r9678, %r2860, %r2864, %r2;
	// inline asm
	ld.local.u32 	%r2868, [%rd5+4];
	// inline asm
	prmt.b32 %r9679, %r2864, %r2868, %r2;
	// inline asm
	ld.local.u32 	%r2872, [%rd5];
	// inline asm
	prmt.b32 %r9680, %r2868, %r2872, %r2;
	// inline asm
	ld.local.u32 	%r2876, [%rd4+12];
	// inline asm
	prmt.b32 %r9673, %r2872, %r2876, %r2;
	// inline asm
	ld.local.u32 	%r2880, [%rd4+8];
	// inline asm
	prmt.b32 %r9674, %r2876, %r2880, %r2;
	// inline asm
	ld.local.u32 	%r2884, [%rd4+4];
	// inline asm
	prmt.b32 %r9675, %r2880, %r2884, %r2;
	// inline asm
	ld.local.u32 	%r2888, [%rd4];
	// inline asm
	prmt.b32 %r9676, %r2884, %r2888, %r2;
	// inline asm
	ld.local.u32 	%r2892, [%rd3+12];
	// inline asm
	prmt.b32 %r2890, %r2888, %r2892, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r2890;
	ld.local.u32 	%r2895, [%rd3+12];
	ld.local.u32 	%r2896, [%rd3+8];
	// inline asm
	prmt.b32 %r2894, %r2895, %r2896, %r2;
	// inline asm
	st.local.u32 	[%rd7+8], %r2894;
	ld.local.u32 	%r2899, [%rd3+8];
	ld.local.u32 	%r2900, [%rd3+4];
	// inline asm
	prmt.b32 %r2898, %r2899, %r2900, %r2;
	// inline asm
	st.local.u32 	[%rd7+4], %r2898;
	ld.local.u32 	%r2903, [%rd3+4];
	ld.local.u32 	%r2904, [%rd3];
	// inline asm
	prmt.b32 %r2902, %r2903, %r2904, %r2;
	// inline asm
	st.local.u32 	[%rd7], %r2902;
	ld.local.u32 	%r2907, [%rd3];
	ld.local.u32 	%r2908, [%rd2+12];
	// inline asm
	prmt.b32 %r2906, %r2907, %r2908, %r2;
	// inline asm
	st.local.u32 	[%rd6+12], %r2906;
	ld.local.u32 	%r2911, [%rd2+12];
	ld.local.u32 	%r2912, [%rd2+8];
	// inline asm
	prmt.b32 %r2910, %r2911, %r2912, %r2;
	// inline asm
	st.local.u32 	[%rd6+8], %r2910;
	ld.local.u32 	%r2915, [%rd2+8];
	ld.local.u32 	%r2916, [%rd2+4];
	// inline asm
	prmt.b32 %r2914, %r2915, %r2916, %r2;
	// inline asm
	st.local.u32 	[%rd6+4], %r2914;
	ld.local.u32 	%r2919, [%rd2+4];
	ld.local.u32 	%r2920, [%rd2];
	// inline asm
	prmt.b32 %r2918, %r2919, %r2920, %r2;
	// inline asm
	st.local.u32 	[%rd6], %r2918;
	ld.local.u32 	%r2923, [%rd2];
	ld.local.u32 	%r2924, [%rd1+12];
	// inline asm
	prmt.b32 %r2922, %r2923, %r2924, %r2;
	// inline asm
	st.local.u32 	[%rd5+12], %r2922;
	ld.local.u32 	%r2927, [%rd1+12];
	ld.local.u32 	%r2928, [%rd1+8];
	// inline asm
	prmt.b32 %r2926, %r2927, %r2928, %r2;
	// inline asm
	st.local.u32 	[%rd5+8], %r2926;
	ld.local.u32 	%r2931, [%rd1+8];
	ld.local.u32 	%r2932, [%rd1+4];
	// inline asm
	prmt.b32 %r2930, %r2931, %r2932, %r2;
	// inline asm
	st.local.u32 	[%rd5+4], %r2930;
	ld.local.u32 	%r2935, [%rd1+4];
	ld.local.u32 	%r2936, [%rd1];
	// inline asm
	prmt.b32 %r2934, %r2935, %r2936, %r2;
	// inline asm
	st.local.u32 	[%rd5], %r2934;
	ld.local.u32 	%r2939, [%rd1];
	ld.local.u32 	%r2940, [%rd8+12];
	// inline asm
	prmt.b32 %r2938, %r2939, %r2940, %r2;
	// inline asm
	st.local.u32 	[%rd4+12], %r2938;
	ld.local.u32 	%r2943, [%rd8+12];
	ld.local.u32 	%r2944, [%rd8+8];
	// inline asm
	prmt.b32 %r2942, %r2943, %r2944, %r2;
	// inline asm
	st.local.u32 	[%rd4+8], %r2942;
	ld.local.u32 	%r2947, [%rd8+8];
	ld.local.u32 	%r2948, [%rd8+4];
	// inline asm
	prmt.b32 %r2946, %r2947, %r2948, %r2;
	// inline asm
	st.local.u32 	[%rd4+4], %r2946;
	ld.local.u32 	%r2951, [%rd8+4];
	ld.local.u32 	%r2952, [%rd8];
	// inline asm
	prmt.b32 %r2950, %r2951, %r2952, %r2;
	// inline asm
	st.local.u32 	[%rd4], %r2950;
	ld.local.u32 	%r2955, [%rd8];
	// inline asm
	prmt.b32 %r2954, %r2955, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd3+12], %r2954;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd35, 0;
	st.local.u32 	[%rd8+4], %rd35;
	st.local.u32 	[%rd8], %rd35;
	bra.uni 	BB3_82;

BB3_151:
	setp.ne.s32	%p54, %r1, 31;
	@%p54 bra 	BB3_169;

	ld.local.u32 	%r7435, [%rd8];
	mov.u32 	%r9705, 0;
	// inline asm
	prmt.b32 %r7434, %r7435, %r9705, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r7434;
	st.local.u32 	[%rd7+8], %r9705;
	st.local.u32 	[%rd7+4], %r9705;
	st.local.u32 	[%rd7], %r9705;
	st.local.u32 	[%rd6+12], %r9705;
	st.local.u32 	[%rd6+8], %r9705;
	st.local.u32 	[%rd6+4], %r9705;
	st.local.u32 	[%rd6], %r9705;
	st.local.u32 	[%rd5+12], %r9705;
	st.local.u32 	[%rd5+8], %r9705;
	st.local.u32 	[%rd5+4], %r9705;
	st.local.u32 	[%rd5], %r9705;
	st.local.u32 	[%rd4+12], %r9705;
	st.local.u32 	[%rd4+8], %r9705;
	st.local.u32 	[%rd4+4], %r9705;
	st.local.u32 	[%rd4], %r9705;
	st.local.u32 	[%rd3+12], %r9705;
	st.local.u32 	[%rd3+8], %r9705;
	st.local.u32 	[%rd3+4], %r9705;
	st.local.u32 	[%rd3], %r9705;
	st.local.u32 	[%rd2+12], %r9705;
	st.local.u32 	[%rd2+8], %r9705;
	st.local.u32 	[%rd2+4], %r9705;
	st.local.u32 	[%rd2], %r9705;
	st.local.u32 	[%rd1+12], %r9705;
	st.local.u32 	[%rd1+8], %r9705;
	st.local.u32 	[%rd1+4], %r9705;
	st.local.u32 	[%rd1], %r9705;
	st.local.u32 	[%rd8+12], %r9705;
	st.local.u32 	[%rd8+8], %r9705;
	mov.u64 	%rd2912, 0;
	st.local.u32 	[%rd8+4], %rd2912;
	st.local.u32 	[%rd8], %rd2912;
	bra.uni 	BB3_170;

BB3_169:
	ld.local.u32 	%r9705, [%rd8];

BB3_170:
	ld.u32 	%r9577, [%rd10+64];
	or.b32  	%r9578, %r9577, %r9705;
	ld.u32 	%r9579, [%rd10+68];
	ld.u32 	%r9580, [%rd10+72];
	ld.u32 	%r9581, [%rd10+76];
	ld.u32 	%r9582, [%rd10+80];
	ld.u32 	%r9583, [%rd10+84];
	ld.u32 	%r9584, [%rd10+88];
	ld.u32 	%r9585, [%rd10+92];
	ld.u32 	%r9586, [%rd10+96];
	ld.u32 	%r9587, [%rd10+100];
	ld.u32 	%r9588, [%rd10+104];
	ld.u32 	%r9589, [%rd10+108];
	ld.u32 	%r9590, [%rd10+112];
	ld.u32 	%r9591, [%rd10+116];
	ld.u32 	%r9592, [%rd10+120];
	ld.u32 	%r9593, [%rd10+124];
	ld.u32 	%r9594, [%rd10+128];
	ld.u32 	%r9595, [%rd10+132];
	ld.u32 	%r9596, [%rd10+136];
	ld.u32 	%r9597, [%rd10+140];
	ld.u32 	%r9598, [%rd10+144];
	ld.u32 	%r9599, [%rd10+148];
	ld.u32 	%r9600, [%rd10+152];
	ld.u32 	%r9601, [%rd10+156];
	ld.u32 	%r9602, [%rd10+160];
	ld.u32 	%r9603, [%rd10+164];
	ld.u32 	%r9604, [%rd10+168];
	ld.u32 	%r9605, [%rd10+172];
	ld.u32 	%r9606, [%rd10+176];
	ld.u32 	%r9607, [%rd10+180];
	ld.u32 	%r9608, [%rd10+184];
	ld.u32 	%r9609, [%rd10+188];
	st.u32 	[%rd10+64], %r9578;
	ld.local.u32 	%r9610, [%rd8+4];
	or.b32  	%r9611, %r9579, %r9610;
	st.u32 	[%rd10+68], %r9611;
	ld.local.u32 	%r9612, [%rd8+8];
	or.b32  	%r9613, %r9580, %r9612;
	st.u32 	[%rd10+72], %r9613;
	ld.local.u32 	%r9614, [%rd8+12];
	or.b32  	%r9615, %r9581, %r9614;
	st.u32 	[%rd10+76], %r9615;
	ld.local.u32 	%r9616, [%rd1];
	or.b32  	%r9617, %r9582, %r9616;
	st.u32 	[%rd10+80], %r9617;
	ld.local.u32 	%r9618, [%rd1+4];
	or.b32  	%r9619, %r9583, %r9618;
	st.u32 	[%rd10+84], %r9619;
	ld.local.u32 	%r9620, [%rd1+8];
	or.b32  	%r9621, %r9584, %r9620;
	st.u32 	[%rd10+88], %r9621;
	ld.local.u32 	%r9622, [%rd1+12];
	or.b32  	%r9623, %r9585, %r9622;
	st.u32 	[%rd10+92], %r9623;
	ld.local.u32 	%r9624, [%rd2];
	or.b32  	%r9625, %r9586, %r9624;
	st.u32 	[%rd10+96], %r9625;
	ld.local.u32 	%r9626, [%rd2+4];
	or.b32  	%r9627, %r9587, %r9626;
	st.u32 	[%rd10+100], %r9627;
	ld.local.u32 	%r9628, [%rd2+8];
	or.b32  	%r9629, %r9588, %r9628;
	st.u32 	[%rd10+104], %r9629;
	ld.local.u32 	%r9630, [%rd2+12];
	or.b32  	%r9631, %r9589, %r9630;
	st.u32 	[%rd10+108], %r9631;
	ld.local.u32 	%r9632, [%rd3];
	or.b32  	%r9633, %r9590, %r9632;
	st.u32 	[%rd10+112], %r9633;
	ld.local.u32 	%r9634, [%rd3+4];
	or.b32  	%r9635, %r9591, %r9634;
	st.u32 	[%rd10+116], %r9635;
	ld.local.u32 	%r9636, [%rd3+8];
	or.b32  	%r9637, %r9592, %r9636;
	st.u32 	[%rd10+120], %r9637;
	ld.local.u32 	%r9638, [%rd3+12];
	or.b32  	%r9639, %r9593, %r9638;
	st.u32 	[%rd10+124], %r9639;
	ld.local.u32 	%r9640, [%rd4];
	or.b32  	%r9641, %r9594, %r9640;
	st.u32 	[%rd10+128], %r9641;
	ld.local.u32 	%r9642, [%rd4+4];
	or.b32  	%r9643, %r9595, %r9642;
	st.u32 	[%rd10+132], %r9643;
	ld.local.u32 	%r9644, [%rd4+8];
	or.b32  	%r9645, %r9596, %r9644;
	st.u32 	[%rd10+136], %r9645;
	ld.local.u32 	%r9646, [%rd4+12];
	or.b32  	%r9647, %r9597, %r9646;
	st.u32 	[%rd10+140], %r9647;
	ld.local.u32 	%r9648, [%rd5];
	or.b32  	%r9649, %r9598, %r9648;
	st.u32 	[%rd10+144], %r9649;
	ld.local.u32 	%r9650, [%rd5+4];
	or.b32  	%r9651, %r9599, %r9650;
	st.u32 	[%rd10+148], %r9651;
	ld.local.u32 	%r9652, [%rd5+8];
	or.b32  	%r9653, %r9600, %r9652;
	st.u32 	[%rd10+152], %r9653;
	ld.local.u32 	%r9654, [%rd5+12];
	or.b32  	%r9655, %r9601, %r9654;
	st.u32 	[%rd10+156], %r9655;
	ld.local.u32 	%r9656, [%rd6];
	or.b32  	%r9657, %r9602, %r9656;
	st.u32 	[%rd10+160], %r9657;
	ld.local.u32 	%r9658, [%rd6+4];
	or.b32  	%r9659, %r9603, %r9658;
	st.u32 	[%rd10+164], %r9659;
	ld.local.u32 	%r9660, [%rd6+8];
	or.b32  	%r9661, %r9604, %r9660;
	st.u32 	[%rd10+168], %r9661;
	ld.local.u32 	%r9662, [%rd6+12];
	or.b32  	%r9663, %r9605, %r9662;
	st.u32 	[%rd10+172], %r9663;
	ld.local.u32 	%r9664, [%rd7];
	or.b32  	%r9665, %r9606, %r9664;
	st.u32 	[%rd10+176], %r9665;
	ld.local.u32 	%r9666, [%rd7+4];
	or.b32  	%r9667, %r9607, %r9666;
	st.u32 	[%rd10+180], %r9667;
	ld.local.u32 	%r9668, [%rd7+8];
	or.b32  	%r9669, %r9608, %r9668;
	st.u32 	[%rd10+184], %r9669;
	ld.local.u32 	%r9670, [%rd7+12];
	or.b32  	%r9671, %r9609, %r9670;
	st.u32 	[%rd10+188], %r9671;
	bra.uni 	BB3_171;

BB3_62:
	setp.ne.s32	%p7, %r1, 31;
	@%p7 bra 	BB3_87;

	ld.local.u32 	%r580, [%rd7+12];
	mov.u32 	%r9672, 0;
	// inline asm
	prmt.b32 %r9701, %r9672, %r580, %r2;
	// inline asm
	ld.local.u32 	%r584, [%rd7+8];
	// inline asm
	prmt.b32 %r9702, %r580, %r584, %r2;
	// inline asm
	ld.local.u32 	%r588, [%rd7+4];
	// inline asm
	prmt.b32 %r9703, %r584, %r588, %r2;
	// inline asm
	ld.local.u32 	%r592, [%rd7];
	// inline asm
	prmt.b32 %r9704, %r588, %r592, %r2;
	// inline asm
	ld.local.u32 	%r596, [%rd6+12];
	// inline asm
	prmt.b32 %r9697, %r592, %r596, %r2;
	// inline asm
	ld.local.u32 	%r600, [%rd6+8];
	// inline asm
	prmt.b32 %r9698, %r596, %r600, %r2;
	// inline asm
	ld.local.u32 	%r604, [%rd6+4];
	// inline asm
	prmt.b32 %r9699, %r600, %r604, %r2;
	// inline asm
	ld.local.u32 	%r608, [%rd6];
	// inline asm
	prmt.b32 %r9700, %r604, %r608, %r2;
	// inline asm
	ld.local.u32 	%r612, [%rd5+12];
	// inline asm
	prmt.b32 %r9693, %r608, %r612, %r2;
	// inline asm
	ld.local.u32 	%r616, [%rd5+8];
	// inline asm
	prmt.b32 %r9694, %r612, %r616, %r2;
	// inline asm
	ld.local.u32 	%r620, [%rd5+4];
	// inline asm
	prmt.b32 %r9695, %r616, %r620, %r2;
	// inline asm
	ld.local.u32 	%r624, [%rd5];
	// inline asm
	prmt.b32 %r9696, %r620, %r624, %r2;
	// inline asm
	ld.local.u32 	%r628, [%rd4+12];
	// inline asm
	prmt.b32 %r9689, %r624, %r628, %r2;
	// inline asm
	ld.local.u32 	%r632, [%rd4+8];
	// inline asm
	prmt.b32 %r9690, %r628, %r632, %r2;
	// inline asm
	ld.local.u32 	%r636, [%rd4+4];
	// inline asm
	prmt.b32 %r9691, %r632, %r636, %r2;
	// inline asm
	ld.local.u32 	%r640, [%rd4];
	// inline asm
	prmt.b32 %r9692, %r636, %r640, %r2;
	// inline asm
	ld.local.u32 	%r644, [%rd3+12];
	// inline asm
	prmt.b32 %r9685, %r640, %r644, %r2;
	// inline asm
	ld.local.u32 	%r648, [%rd3+8];
	// inline asm
	prmt.b32 %r9686, %r644, %r648, %r2;
	// inline asm
	ld.local.u32 	%r652, [%rd3+4];
	// inline asm
	prmt.b32 %r9687, %r648, %r652, %r2;
	// inline asm
	ld.local.u32 	%r656, [%rd3];
	// inline asm
	prmt.b32 %r9688, %r652, %r656, %r2;
	// inline asm
	ld.local.u32 	%r660, [%rd2+12];
	// inline asm
	prmt.b32 %r9681, %r656, %r660, %r2;
	// inline asm
	ld.local.u32 	%r664, [%rd2+8];
	// inline asm
	prmt.b32 %r9682, %r660, %r664, %r2;
	// inline asm
	ld.local.u32 	%r668, [%rd2+4];
	// inline asm
	prmt.b32 %r9683, %r664, %r668, %r2;
	// inline asm
	ld.local.u32 	%r672, [%rd2];
	// inline asm
	prmt.b32 %r9684, %r668, %r672, %r2;
	// inline asm
	ld.local.u32 	%r676, [%rd1+12];
	// inline asm
	prmt.b32 %r9677, %r672, %r676, %r2;
	// inline asm
	ld.local.u32 	%r680, [%rd1+8];
	// inline asm
	prmt.b32 %r9678, %r676, %r680, %r2;
	// inline asm
	ld.local.u32 	%r684, [%rd1+4];
	// inline asm
	prmt.b32 %r9679, %r680, %r684, %r2;
	// inline asm
	ld.local.u32 	%r688, [%rd1];
	// inline asm
	prmt.b32 %r9680, %r684, %r688, %r2;
	// inline asm
	ld.local.u32 	%r692, [%rd8+12];
	// inline asm
	prmt.b32 %r9673, %r688, %r692, %r2;
	// inline asm
	ld.local.u32 	%r696, [%rd8+8];
	// inline asm
	prmt.b32 %r9674, %r692, %r696, %r2;
	// inline asm
	ld.local.u32 	%r700, [%rd8+4];
	// inline asm
	prmt.b32 %r9675, %r696, %r700, %r2;
	// inline asm
	ld.local.u32 	%r704, [%rd8];
	// inline asm
	prmt.b32 %r9676, %r700, %r704, %r2;
	// inline asm
	// inline asm
	prmt.b32 %r706, %r704, %r9672, %r2;
	// inline asm
	st.local.u32 	[%rd7+12], %r706;
	st.local.u32 	[%rd7+8], %r9672;
	st.local.u32 	[%rd7+4], %r9672;
	st.local.u32 	[%rd7], %r9672;
	st.local.u32 	[%rd6+12], %r9672;
	st.local.u32 	[%rd6+8], %r9672;
	st.local.u32 	[%rd6+4], %r9672;
	st.local.u32 	[%rd6], %r9672;
	st.local.u32 	[%rd5+12], %r9672;
	st.local.u32 	[%rd5+8], %r9672;
	st.local.u32 	[%rd5+4], %r9672;
	st.local.u32 	[%rd5], %r9672;
	st.local.u32 	[%rd4+12], %r9672;
	st.local.u32 	[%rd4+8], %r9672;
	st.local.u32 	[%rd4+4], %r9672;
	st.local.u32 	[%rd4], %r9672;
	st.local.u32 	[%rd3+12], %r9672;
	st.local.u32 	[%rd3+8], %r9672;
	st.local.u32 	[%rd3+4], %r9672;
	st.local.u32 	[%rd3], %r9672;
	st.local.u32 	[%rd2+12], %r9672;
	st.local.u32 	[%rd2+8], %r9672;
	st.local.u32 	[%rd2+4], %r9672;
	st.local.u32 	[%rd2], %r9672;
	st.local.u32 	[%rd1+12], %r9672;
	st.local.u32 	[%rd1+8], %r9672;
	st.local.u32 	[%rd1+4], %r9672;
	st.local.u32 	[%rd1], %r9672;
	st.local.u32 	[%rd8+12], %r9672;
	st.local.u32 	[%rd8+8], %r9672;
	mov.u64 	%rd19, 0;
	st.local.u32 	[%rd8+4], %rd19;
	st.local.u32 	[%rd8], %rd19;
	bra.uni 	BB3_89;

BB3_87:
	ld.local.u32 	%r9672, [%rd8];
	mov.u32 	%r9673, 0;
	mov.u32 	%r9674, %r9673;
	mov.u32 	%r9675, %r9673;
	mov.u32 	%r9676, %r9673;

BB3_88:
	mov.u32 	%r9677, %r9673;
	mov.u32 	%r9678, %r9673;
	mov.u32 	%r9679, %r9673;
	mov.u32 	%r9680, %r9673;
	mov.u32 	%r9681, %r9673;
	mov.u32 	%r9682, %r9673;
	mov.u32 	%r9683, %r9673;
	mov.u32 	%r9684, %r9673;
	mov.u32 	%r9685, %r9673;
	mov.u32 	%r9686, %r9673;
	mov.u32 	%r9687, %r9673;
	mov.u32 	%r9688, %r9673;
	mov.u32 	%r9689, %r9673;
	mov.u32 	%r9690, %r9673;
	mov.u32 	%r9691, %r9673;
	mov.u32 	%r9692, %r9673;
	mov.u32 	%r9693, %r9673;
	mov.u32 	%r9694, %r9673;
	mov.u32 	%r9695, %r9673;
	mov.u32 	%r9696, %r9673;
	mov.u32 	%r9697, %r9673;
	mov.u32 	%r9698, %r9673;
	mov.u32 	%r9699, %r9673;
	mov.u32 	%r9700, %r9673;
	mov.u32 	%r9701, %r9673;
	mov.u32 	%r9702, %r9673;
	mov.u32 	%r9703, %r9673;
	mov.u32 	%r9704, %r9673;

BB3_89:
	ld.v2.u32 	{%r5361, %r5362}, [%rd9+-128];
	ld.v2.u32 	{%r5364, %r5365}, [%rd9+-120];
	ld.v2.u32 	{%r5366, %r5367}, [%rd9+-112];
	ld.v2.u32 	{%r5368, %r5369}, [%rd9+-104];
	ld.v2.u32 	{%r5370, %r5371}, [%rd9+-96];
	ld.v2.u32 	{%r5372, %r5373}, [%rd9+-88];
	ld.v2.u32 	{%r5374, %r5375}, [%rd9+-80];
	ld.v2.u32 	{%r5376, %r5377}, [%rd9+-72];
	ld.v2.u32 	{%r5378, %r5379}, [%rd9+-64];
	ld.v2.u32 	{%r5380, %r5381}, [%rd9+-56];
	ld.v2.u32 	{%r5382, %r5383}, [%rd9+-48];
	ld.v2.u32 	{%r5384, %r5385}, [%rd9+-40];
	ld.v2.u32 	{%r5386, %r5387}, [%rd9+-32];
	ld.v2.u32 	{%r5388, %r5389}, [%rd9+-24];
	ld.v2.u32 	{%r5390, %r5391}, [%rd9+-16];
	ld.v2.u32 	{%r5392, %r5393}, [%rd9+-8];
	or.b32  	%r5394, %r5361, %r9672;
	st.u32 	[%rd9+-128], %r5394;
	ld.local.u32 	%r5396, [%rd8+4];
	or.b32  	%r5397, %r5362, %r5396;
	st.u32 	[%rd9+-124], %r5397;
	ld.local.u32 	%r5398, [%rd8+8];
	or.b32  	%r5400, %r5364, %r5398;
	st.u32 	[%rd9+-120], %r5400;
	ld.local.u32 	%r5402, [%rd8+12];
	or.b32  	%r5403, %r5365, %r5402;
	st.u32 	[%rd9+-116], %r5403;
	ld.local.u32 	%r5404, [%rd1];
	or.b32  	%r5406, %r5366, %r5404;
	st.u32 	[%rd9+-112], %r5406;
	ld.local.u32 	%r5408, [%rd1+4];
	or.b32  	%r5409, %r5367, %r5408;
	st.u32 	[%rd9+-108], %r5409;
	ld.local.u32 	%r5410, [%rd1+8];
	or.b32  	%r5412, %r5368, %r5410;
	st.u32 	[%rd9+-104], %r5412;
	ld.local.u32 	%r5414, [%rd1+12];
	or.b32  	%r5415, %r5369, %r5414;
	st.u32 	[%rd9+-100], %r5415;
	ld.local.u32 	%r5416, [%rd2];
	or.b32  	%r5418, %r5370, %r5416;
	st.u32 	[%rd9+-96], %r5418;
	ld.local.u32 	%r5420, [%rd2+4];
	or.b32  	%r5421, %r5371, %r5420;
	st.u32 	[%rd9+-92], %r5421;
	ld.local.u32 	%r5422, [%rd2+8];
	or.b32  	%r5424, %r5372, %r5422;
	st.u32 	[%rd9+-88], %r5424;
	ld.local.u32 	%r5426, [%rd2+12];
	or.b32  	%r5427, %r5373, %r5426;
	st.u32 	[%rd9+-84], %r5427;
	ld.local.u32 	%r5428, [%rd3];
	or.b32  	%r5430, %r5374, %r5428;
	st.u32 	[%rd9+-80], %r5430;
	ld.local.u32 	%r5432, [%rd3+4];
	or.b32  	%r5433, %r5375, %r5432;
	st.u32 	[%rd9+-76], %r5433;
	ld.local.u32 	%r5434, [%rd3+8];
	or.b32  	%r5436, %r5376, %r5434;
	st.u32 	[%rd9+-72], %r5436;
	ld.local.u32 	%r5438, [%rd3+12];
	or.b32  	%r5439, %r5377, %r5438;
	st.u32 	[%rd9+-68], %r5439;
	ld.local.u32 	%r5440, [%rd4];
	or.b32  	%r5442, %r5378, %r5440;
	st.u32 	[%rd9+-64], %r5442;
	ld.local.u32 	%r5444, [%rd4+4];
	or.b32  	%r5445, %r5379, %r5444;
	st.u32 	[%rd9+-60], %r5445;
	ld.local.u32 	%r5446, [%rd4+8];
	or.b32  	%r5448, %r5380, %r5446;
	st.u32 	[%rd9+-56], %r5448;
	ld.local.u32 	%r5450, [%rd4+12];
	or.b32  	%r5451, %r5381, %r5450;
	st.u32 	[%rd9+-52], %r5451;
	ld.local.u32 	%r5452, [%rd5];
	or.b32  	%r5454, %r5382, %r5452;
	st.u32 	[%rd9+-48], %r5454;
	ld.local.u32 	%r5456, [%rd5+4];
	or.b32  	%r5457, %r5383, %r5456;
	st.u32 	[%rd9+-44], %r5457;
	ld.local.u32 	%r5458, [%rd5+8];
	or.b32  	%r5460, %r5384, %r5458;
	st.u32 	[%rd9+-40], %r5460;
	ld.local.u32 	%r5462, [%rd5+12];
	or.b32  	%r5463, %r5385, %r5462;
	st.u32 	[%rd9+-36], %r5463;
	ld.local.u32 	%r5464, [%rd6];
	or.b32  	%r5466, %r5386, %r5464;
	st.u32 	[%rd9+-32], %r5466;
	ld.local.u32 	%r5468, [%rd6+4];
	or.b32  	%r5469, %r5387, %r5468;
	st.u32 	[%rd9+-28], %r5469;
	ld.local.u32 	%r5470, [%rd6+8];
	or.b32  	%r5472, %r5388, %r5470;
	st.u32 	[%rd9+-24], %r5472;
	ld.local.u32 	%r5474, [%rd6+12];
	or.b32  	%r5475, %r5389, %r5474;
	st.u32 	[%rd9+-20], %r5475;
	ld.local.u32 	%r5476, [%rd7];
	or.b32  	%r5478, %r5390, %r5476;
	st.u32 	[%rd9+-16], %r5478;
	ld.local.u32 	%r5480, [%rd7+4];
	or.b32  	%r5481, %r5391, %r5480;
	st.u32 	[%rd9+-12], %r5481;
	ld.local.u32 	%r5482, [%rd7+8];
	or.b32  	%r5484, %r5392, %r5482;
	st.u32 	[%rd9+-8], %r5484;
	ld.local.u32 	%r5486, [%rd7+12];
	mov.b64	%rd48, {%r5397, %r5394};
	mov.b64	%rd49, {%r5403, %r5400};
	mov.b64	%rd50, {%r5409, %r5406};
	mov.b64	%rd51, {%r5415, %r5412};
	mov.b64	%rd52, {%r5421, %r5418};
	mov.b64	%rd53, {%r5427, %r5424};
	mov.b64	%rd54, {%r5433, %r5430};
	mov.b64	%rd55, {%r5439, %r5436};
	mov.b64	%rd56, {%r5445, %r5442};
	mov.b64	%rd57, {%r5451, %r5448};
	mov.b64	%rd58, {%r5457, %r5454};
	mov.b64	%rd59, {%r5463, %r5460};
	mov.b64	%rd60, {%r5469, %r5466};
	mov.b64	%rd61, {%r5475, %r5472};
	mov.b64	%rd62, {%r5481, %r5478};
	or.b32  	%r5487, %r5393, %r5486;
	mov.b64	%rd63, {%r5487, %r5484};
	ld.u64 	%rd64, [%rd9+-160];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5488,%dummy}, %rd64;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5489}, %rd64;
	}
	shf.r.wrap.b32 	%r5490, %r5489, %r5488, 14;
	shf.r.wrap.b32 	%r5491, %r5488, %r5489, 14;
	mov.b64 	%rd65, {%r5491, %r5490};
	shf.r.wrap.b32 	%r5492, %r5489, %r5488, 18;
	shf.r.wrap.b32 	%r5493, %r5488, %r5489, 18;
	mov.b64 	%rd66, {%r5493, %r5492};
	xor.b64  	%rd67, %rd66, %rd65;
	shf.l.wrap.b32 	%r5494, %r5488, %r5489, 23;
	shf.l.wrap.b32 	%r5495, %r5489, %r5488, 23;
	mov.b64 	%rd68, {%r5495, %r5494};
	xor.b64  	%rd69, %rd67, %rd68;
	ld.u64 	%rd70, [%rd9+-144];
	ld.u64 	%rd71, [%rd9+-152];
	xor.b64  	%rd72, %rd70, %rd71;
	and.b64  	%rd73, %rd72, %rd64;
	xor.b64  	%rd74, %rd73, %rd70;
	ld.u64 	%rd75, [%rd9+-136];
	add.s64 	%rd76, %rd74, %rd75;
	add.s64 	%rd77, %rd76, %rd48;
	ld.const.u64 	%rd78, [k_sha512];
	add.s64 	%rd79, %rd77, %rd78;
	add.s64 	%rd80, %rd79, %rd69;
	ld.u64 	%rd81, [%rd9+-168];
	add.s64 	%rd82, %rd80, %rd81;
	ld.u64 	%rd83, [%rd9+-192];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5496,%dummy}, %rd83;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5497}, %rd83;
	}
	shf.r.wrap.b32 	%r5498, %r5497, %r5496, 28;
	shf.r.wrap.b32 	%r5499, %r5496, %r5497, 28;
	mov.b64 	%rd84, {%r5499, %r5498};
	shf.l.wrap.b32 	%r5500, %r5496, %r5497, 30;
	shf.l.wrap.b32 	%r5501, %r5497, %r5496, 30;
	mov.b64 	%rd85, {%r5501, %r5500};
	xor.b64  	%rd86, %rd85, %rd84;
	shf.l.wrap.b32 	%r5502, %r5496, %r5497, 25;
	shf.l.wrap.b32 	%r5503, %r5497, %r5496, 25;
	mov.b64 	%rd87, {%r5503, %r5502};
	xor.b64  	%rd88, %rd86, %rd87;
	ld.u64 	%rd89, [%rd9+-176];
	xor.b64  	%rd90, %rd89, %rd83;
	ld.u64 	%rd91, [%rd9+-184];
	xor.b64  	%rd92, %rd91, %rd83;
	and.b64  	%rd93, %rd90, %rd92;
	xor.b64  	%rd94, %rd93, %rd83;
	add.s64 	%rd95, %rd80, %rd94;
	add.s64 	%rd96, %rd95, %rd88;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5504,%dummy}, %rd82;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5505}, %rd82;
	}
	shf.r.wrap.b32 	%r5506, %r5505, %r5504, 14;
	shf.r.wrap.b32 	%r5507, %r5504, %r5505, 14;
	mov.b64 	%rd97, {%r5507, %r5506};
	shf.r.wrap.b32 	%r5508, %r5505, %r5504, 18;
	shf.r.wrap.b32 	%r5509, %r5504, %r5505, 18;
	mov.b64 	%rd98, {%r5509, %r5508};
	xor.b64  	%rd99, %rd98, %rd97;
	shf.l.wrap.b32 	%r5510, %r5504, %r5505, 23;
	shf.l.wrap.b32 	%r5511, %r5505, %r5504, 23;
	mov.b64 	%rd100, {%r5511, %r5510};
	xor.b64  	%rd101, %rd99, %rd100;
	xor.b64  	%rd102, %rd71, %rd64;
	and.b64  	%rd103, %rd82, %rd102;
	xor.b64  	%rd104, %rd103, %rd71;
	add.s64 	%rd105, %rd49, %rd70;
	ld.const.u64 	%rd106, [k_sha512+8];
	add.s64 	%rd107, %rd105, %rd106;
	add.s64 	%rd108, %rd107, %rd104;
	add.s64 	%rd109, %rd108, %rd101;
	add.s64 	%rd110, %rd109, %rd89;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5512,%dummy}, %rd96;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5513}, %rd96;
	}
	shf.r.wrap.b32 	%r5514, %r5513, %r5512, 28;
	shf.r.wrap.b32 	%r5515, %r5512, %r5513, 28;
	mov.b64 	%rd111, {%r5515, %r5514};
	shf.l.wrap.b32 	%r5516, %r5512, %r5513, 30;
	shf.l.wrap.b32 	%r5517, %r5513, %r5512, 30;
	mov.b64 	%rd112, {%r5517, %r5516};
	xor.b64  	%rd113, %rd112, %rd111;
	shf.l.wrap.b32 	%r5518, %r5512, %r5513, 25;
	shf.l.wrap.b32 	%r5519, %r5513, %r5512, 25;
	mov.b64 	%rd114, {%r5519, %r5518};
	xor.b64  	%rd115, %rd113, %rd114;
	xor.b64  	%rd116, %rd96, %rd91;
	xor.b64  	%rd117, %rd96, %rd83;
	and.b64  	%rd118, %rd117, %rd116;
	xor.b64  	%rd119, %rd118, %rd96;
	add.s64 	%rd120, %rd109, %rd119;
	add.s64 	%rd121, %rd120, %rd115;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5520,%dummy}, %rd110;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5521}, %rd110;
	}
	shf.r.wrap.b32 	%r5522, %r5521, %r5520, 14;
	shf.r.wrap.b32 	%r5523, %r5520, %r5521, 14;
	mov.b64 	%rd122, {%r5523, %r5522};
	shf.r.wrap.b32 	%r5524, %r5521, %r5520, 18;
	shf.r.wrap.b32 	%r5525, %r5520, %r5521, 18;
	mov.b64 	%rd123, {%r5525, %r5524};
	xor.b64  	%rd124, %rd123, %rd122;
	shf.l.wrap.b32 	%r5526, %r5520, %r5521, 23;
	shf.l.wrap.b32 	%r5527, %r5521, %r5520, 23;
	mov.b64 	%rd125, {%r5527, %r5526};
	xor.b64  	%rd126, %rd124, %rd125;
	xor.b64  	%rd127, %rd82, %rd64;
	and.b64  	%rd128, %rd110, %rd127;
	xor.b64  	%rd129, %rd128, %rd64;
	add.s64 	%rd130, %rd50, %rd71;
	ld.const.u64 	%rd131, [k_sha512+16];
	add.s64 	%rd132, %rd130, %rd131;
	add.s64 	%rd133, %rd132, %rd129;
	add.s64 	%rd134, %rd133, %rd126;
	add.s64 	%rd135, %rd134, %rd91;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5528,%dummy}, %rd121;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5529}, %rd121;
	}
	shf.r.wrap.b32 	%r5530, %r5529, %r5528, 28;
	shf.r.wrap.b32 	%r5531, %r5528, %r5529, 28;
	mov.b64 	%rd136, {%r5531, %r5530};
	shf.l.wrap.b32 	%r5532, %r5528, %r5529, 30;
	shf.l.wrap.b32 	%r5533, %r5529, %r5528, 30;
	mov.b64 	%rd137, {%r5533, %r5532};
	xor.b64  	%rd138, %rd137, %rd136;
	shf.l.wrap.b32 	%r5534, %r5528, %r5529, 25;
	shf.l.wrap.b32 	%r5535, %r5529, %r5528, 25;
	mov.b64 	%rd139, {%r5535, %r5534};
	xor.b64  	%rd140, %rd138, %rd139;
	xor.b64  	%rd141, %rd121, %rd83;
	xor.b64  	%rd142, %rd121, %rd96;
	and.b64  	%rd143, %rd142, %rd141;
	xor.b64  	%rd144, %rd143, %rd121;
	add.s64 	%rd145, %rd134, %rd144;
	add.s64 	%rd146, %rd145, %rd140;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5536,%dummy}, %rd135;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5537}, %rd135;
	}
	shf.r.wrap.b32 	%r5538, %r5537, %r5536, 14;
	shf.r.wrap.b32 	%r5539, %r5536, %r5537, 14;
	mov.b64 	%rd147, {%r5539, %r5538};
	shf.r.wrap.b32 	%r5540, %r5537, %r5536, 18;
	shf.r.wrap.b32 	%r5541, %r5536, %r5537, 18;
	mov.b64 	%rd148, {%r5541, %r5540};
	xor.b64  	%rd149, %rd148, %rd147;
	shf.l.wrap.b32 	%r5542, %r5536, %r5537, 23;
	shf.l.wrap.b32 	%r5543, %r5537, %r5536, 23;
	mov.b64 	%rd150, {%r5543, %r5542};
	xor.b64  	%rd151, %rd149, %rd150;
	xor.b64  	%rd152, %rd110, %rd82;
	and.b64  	%rd153, %rd135, %rd152;
	xor.b64  	%rd154, %rd153, %rd82;
	add.s64 	%rd155, %rd51, %rd64;
	ld.const.u64 	%rd156, [k_sha512+24];
	add.s64 	%rd157, %rd155, %rd156;
	add.s64 	%rd158, %rd157, %rd154;
	add.s64 	%rd159, %rd158, %rd151;
	add.s64 	%rd160, %rd159, %rd83;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5544,%dummy}, %rd146;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5545}, %rd146;
	}
	shf.r.wrap.b32 	%r5546, %r5545, %r5544, 28;
	shf.r.wrap.b32 	%r5547, %r5544, %r5545, 28;
	mov.b64 	%rd161, {%r5547, %r5546};
	shf.l.wrap.b32 	%r5548, %r5544, %r5545, 30;
	shf.l.wrap.b32 	%r5549, %r5545, %r5544, 30;
	mov.b64 	%rd162, {%r5549, %r5548};
	xor.b64  	%rd163, %rd162, %rd161;
	shf.l.wrap.b32 	%r5550, %r5544, %r5545, 25;
	shf.l.wrap.b32 	%r5551, %r5545, %r5544, 25;
	mov.b64 	%rd164, {%r5551, %r5550};
	xor.b64  	%rd165, %rd163, %rd164;
	xor.b64  	%rd166, %rd146, %rd96;
	xor.b64  	%rd167, %rd146, %rd121;
	and.b64  	%rd168, %rd167, %rd166;
	xor.b64  	%rd169, %rd168, %rd146;
	add.s64 	%rd170, %rd159, %rd169;
	add.s64 	%rd171, %rd170, %rd165;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5552,%dummy}, %rd160;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5553}, %rd160;
	}
	shf.r.wrap.b32 	%r5554, %r5553, %r5552, 14;
	shf.r.wrap.b32 	%r5555, %r5552, %r5553, 14;
	mov.b64 	%rd172, {%r5555, %r5554};
	shf.r.wrap.b32 	%r5556, %r5553, %r5552, 18;
	shf.r.wrap.b32 	%r5557, %r5552, %r5553, 18;
	mov.b64 	%rd173, {%r5557, %r5556};
	xor.b64  	%rd174, %rd173, %rd172;
	shf.l.wrap.b32 	%r5558, %r5552, %r5553, 23;
	shf.l.wrap.b32 	%r5559, %r5553, %r5552, 23;
	mov.b64 	%rd175, {%r5559, %r5558};
	xor.b64  	%rd176, %rd174, %rd175;
	xor.b64  	%rd177, %rd135, %rd110;
	and.b64  	%rd178, %rd160, %rd177;
	xor.b64  	%rd179, %rd178, %rd110;
	add.s64 	%rd180, %rd82, %rd52;
	ld.const.u64 	%rd181, [k_sha512+32];
	add.s64 	%rd182, %rd180, %rd181;
	add.s64 	%rd183, %rd182, %rd179;
	add.s64 	%rd184, %rd183, %rd176;
	add.s64 	%rd185, %rd184, %rd96;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5560,%dummy}, %rd171;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5561}, %rd171;
	}
	shf.r.wrap.b32 	%r5562, %r5561, %r5560, 28;
	shf.r.wrap.b32 	%r5563, %r5560, %r5561, 28;
	mov.b64 	%rd186, {%r5563, %r5562};
	shf.l.wrap.b32 	%r5564, %r5560, %r5561, 30;
	shf.l.wrap.b32 	%r5565, %r5561, %r5560, 30;
	mov.b64 	%rd187, {%r5565, %r5564};
	xor.b64  	%rd188, %rd187, %rd186;
	shf.l.wrap.b32 	%r5566, %r5560, %r5561, 25;
	shf.l.wrap.b32 	%r5567, %r5561, %r5560, 25;
	mov.b64 	%rd189, {%r5567, %r5566};
	xor.b64  	%rd190, %rd188, %rd189;
	xor.b64  	%rd191, %rd171, %rd121;
	xor.b64  	%rd192, %rd171, %rd146;
	and.b64  	%rd193, %rd192, %rd191;
	xor.b64  	%rd194, %rd193, %rd171;
	add.s64 	%rd195, %rd184, %rd194;
	add.s64 	%rd196, %rd195, %rd190;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5568,%dummy}, %rd185;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5569}, %rd185;
	}
	shf.r.wrap.b32 	%r5570, %r5569, %r5568, 14;
	shf.r.wrap.b32 	%r5571, %r5568, %r5569, 14;
	mov.b64 	%rd197, {%r5571, %r5570};
	shf.r.wrap.b32 	%r5572, %r5569, %r5568, 18;
	shf.r.wrap.b32 	%r5573, %r5568, %r5569, 18;
	mov.b64 	%rd198, {%r5573, %r5572};
	xor.b64  	%rd199, %rd198, %rd197;
	shf.l.wrap.b32 	%r5574, %r5568, %r5569, 23;
	shf.l.wrap.b32 	%r5575, %r5569, %r5568, 23;
	mov.b64 	%rd200, {%r5575, %r5574};
	xor.b64  	%rd201, %rd199, %rd200;
	xor.b64  	%rd202, %rd160, %rd135;
	and.b64  	%rd203, %rd185, %rd202;
	xor.b64  	%rd204, %rd203, %rd135;
	add.s64 	%rd205, %rd110, %rd53;
	ld.const.u64 	%rd206, [k_sha512+40];
	add.s64 	%rd207, %rd205, %rd206;
	add.s64 	%rd208, %rd207, %rd204;
	add.s64 	%rd209, %rd208, %rd201;
	add.s64 	%rd210, %rd209, %rd121;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5576,%dummy}, %rd196;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5577}, %rd196;
	}
	shf.r.wrap.b32 	%r5578, %r5577, %r5576, 28;
	shf.r.wrap.b32 	%r5579, %r5576, %r5577, 28;
	mov.b64 	%rd211, {%r5579, %r5578};
	shf.l.wrap.b32 	%r5580, %r5576, %r5577, 30;
	shf.l.wrap.b32 	%r5581, %r5577, %r5576, 30;
	mov.b64 	%rd212, {%r5581, %r5580};
	xor.b64  	%rd213, %rd212, %rd211;
	shf.l.wrap.b32 	%r5582, %r5576, %r5577, 25;
	shf.l.wrap.b32 	%r5583, %r5577, %r5576, 25;
	mov.b64 	%rd214, {%r5583, %r5582};
	xor.b64  	%rd215, %rd213, %rd214;
	xor.b64  	%rd216, %rd196, %rd146;
	xor.b64  	%rd217, %rd196, %rd171;
	and.b64  	%rd218, %rd217, %rd216;
	xor.b64  	%rd219, %rd218, %rd196;
	add.s64 	%rd220, %rd209, %rd219;
	add.s64 	%rd221, %rd220, %rd215;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5584,%dummy}, %rd210;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5585}, %rd210;
	}
	shf.r.wrap.b32 	%r5586, %r5585, %r5584, 14;
	shf.r.wrap.b32 	%r5587, %r5584, %r5585, 14;
	mov.b64 	%rd222, {%r5587, %r5586};
	shf.r.wrap.b32 	%r5588, %r5585, %r5584, 18;
	shf.r.wrap.b32 	%r5589, %r5584, %r5585, 18;
	mov.b64 	%rd223, {%r5589, %r5588};
	xor.b64  	%rd224, %rd223, %rd222;
	shf.l.wrap.b32 	%r5590, %r5584, %r5585, 23;
	shf.l.wrap.b32 	%r5591, %r5585, %r5584, 23;
	mov.b64 	%rd225, {%r5591, %r5590};
	xor.b64  	%rd226, %rd224, %rd225;
	xor.b64  	%rd227, %rd185, %rd160;
	and.b64  	%rd228, %rd210, %rd227;
	xor.b64  	%rd229, %rd228, %rd160;
	add.s64 	%rd230, %rd135, %rd54;
	ld.const.u64 	%rd231, [k_sha512+48];
	add.s64 	%rd232, %rd230, %rd231;
	add.s64 	%rd233, %rd232, %rd229;
	add.s64 	%rd234, %rd233, %rd226;
	add.s64 	%rd235, %rd234, %rd146;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5592,%dummy}, %rd221;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5593}, %rd221;
	}
	shf.r.wrap.b32 	%r5594, %r5593, %r5592, 28;
	shf.r.wrap.b32 	%r5595, %r5592, %r5593, 28;
	mov.b64 	%rd236, {%r5595, %r5594};
	shf.l.wrap.b32 	%r5596, %r5592, %r5593, 30;
	shf.l.wrap.b32 	%r5597, %r5593, %r5592, 30;
	mov.b64 	%rd237, {%r5597, %r5596};
	xor.b64  	%rd238, %rd237, %rd236;
	shf.l.wrap.b32 	%r5598, %r5592, %r5593, 25;
	shf.l.wrap.b32 	%r5599, %r5593, %r5592, 25;
	mov.b64 	%rd239, {%r5599, %r5598};
	xor.b64  	%rd240, %rd238, %rd239;
	xor.b64  	%rd241, %rd221, %rd171;
	xor.b64  	%rd242, %rd221, %rd196;
	and.b64  	%rd243, %rd242, %rd241;
	xor.b64  	%rd244, %rd243, %rd221;
	add.s64 	%rd245, %rd234, %rd244;
	add.s64 	%rd246, %rd245, %rd240;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5600,%dummy}, %rd235;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5601}, %rd235;
	}
	shf.r.wrap.b32 	%r5602, %r5601, %r5600, 14;
	shf.r.wrap.b32 	%r5603, %r5600, %r5601, 14;
	mov.b64 	%rd247, {%r5603, %r5602};
	shf.r.wrap.b32 	%r5604, %r5601, %r5600, 18;
	shf.r.wrap.b32 	%r5605, %r5600, %r5601, 18;
	mov.b64 	%rd248, {%r5605, %r5604};
	xor.b64  	%rd249, %rd248, %rd247;
	shf.l.wrap.b32 	%r5606, %r5600, %r5601, 23;
	shf.l.wrap.b32 	%r5607, %r5601, %r5600, 23;
	mov.b64 	%rd250, {%r5607, %r5606};
	xor.b64  	%rd251, %rd249, %rd250;
	xor.b64  	%rd252, %rd210, %rd185;
	and.b64  	%rd253, %rd235, %rd252;
	xor.b64  	%rd254, %rd253, %rd185;
	add.s64 	%rd255, %rd160, %rd55;
	ld.const.u64 	%rd256, [k_sha512+56];
	add.s64 	%rd257, %rd255, %rd256;
	add.s64 	%rd258, %rd257, %rd254;
	add.s64 	%rd259, %rd258, %rd251;
	add.s64 	%rd260, %rd259, %rd171;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5608,%dummy}, %rd246;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5609}, %rd246;
	}
	shf.r.wrap.b32 	%r5610, %r5609, %r5608, 28;
	shf.r.wrap.b32 	%r5611, %r5608, %r5609, 28;
	mov.b64 	%rd261, {%r5611, %r5610};
	shf.l.wrap.b32 	%r5612, %r5608, %r5609, 30;
	shf.l.wrap.b32 	%r5613, %r5609, %r5608, 30;
	mov.b64 	%rd262, {%r5613, %r5612};
	xor.b64  	%rd263, %rd262, %rd261;
	shf.l.wrap.b32 	%r5614, %r5608, %r5609, 25;
	shf.l.wrap.b32 	%r5615, %r5609, %r5608, 25;
	mov.b64 	%rd264, {%r5615, %r5614};
	xor.b64  	%rd265, %rd263, %rd264;
	xor.b64  	%rd266, %rd246, %rd196;
	xor.b64  	%rd267, %rd246, %rd221;
	and.b64  	%rd268, %rd267, %rd266;
	xor.b64  	%rd269, %rd268, %rd246;
	add.s64 	%rd270, %rd259, %rd269;
	add.s64 	%rd271, %rd270, %rd265;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5616,%dummy}, %rd260;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5617}, %rd260;
	}
	shf.r.wrap.b32 	%r5618, %r5617, %r5616, 14;
	shf.r.wrap.b32 	%r5619, %r5616, %r5617, 14;
	mov.b64 	%rd272, {%r5619, %r5618};
	shf.r.wrap.b32 	%r5620, %r5617, %r5616, 18;
	shf.r.wrap.b32 	%r5621, %r5616, %r5617, 18;
	mov.b64 	%rd273, {%r5621, %r5620};
	xor.b64  	%rd274, %rd273, %rd272;
	shf.l.wrap.b32 	%r5622, %r5616, %r5617, 23;
	shf.l.wrap.b32 	%r5623, %r5617, %r5616, 23;
	mov.b64 	%rd275, {%r5623, %r5622};
	xor.b64  	%rd276, %rd274, %rd275;
	xor.b64  	%rd277, %rd235, %rd210;
	and.b64  	%rd278, %rd260, %rd277;
	xor.b64  	%rd279, %rd278, %rd210;
	add.s64 	%rd280, %rd185, %rd56;
	ld.const.u64 	%rd281, [k_sha512+64];
	add.s64 	%rd282, %rd280, %rd281;
	add.s64 	%rd283, %rd282, %rd279;
	add.s64 	%rd284, %rd283, %rd276;
	add.s64 	%rd285, %rd284, %rd196;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5624,%dummy}, %rd271;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5625}, %rd271;
	}
	shf.r.wrap.b32 	%r5626, %r5625, %r5624, 28;
	shf.r.wrap.b32 	%r5627, %r5624, %r5625, 28;
	mov.b64 	%rd286, {%r5627, %r5626};
	shf.l.wrap.b32 	%r5628, %r5624, %r5625, 30;
	shf.l.wrap.b32 	%r5629, %r5625, %r5624, 30;
	mov.b64 	%rd287, {%r5629, %r5628};
	xor.b64  	%rd288, %rd287, %rd286;
	shf.l.wrap.b32 	%r5630, %r5624, %r5625, 25;
	shf.l.wrap.b32 	%r5631, %r5625, %r5624, 25;
	mov.b64 	%rd289, {%r5631, %r5630};
	xor.b64  	%rd290, %rd288, %rd289;
	xor.b64  	%rd291, %rd271, %rd221;
	xor.b64  	%rd292, %rd271, %rd246;
	and.b64  	%rd293, %rd292, %rd291;
	xor.b64  	%rd294, %rd293, %rd271;
	add.s64 	%rd295, %rd284, %rd294;
	add.s64 	%rd296, %rd295, %rd290;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5632,%dummy}, %rd285;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5633}, %rd285;
	}
	shf.r.wrap.b32 	%r5634, %r5633, %r5632, 14;
	shf.r.wrap.b32 	%r5635, %r5632, %r5633, 14;
	mov.b64 	%rd297, {%r5635, %r5634};
	shf.r.wrap.b32 	%r5636, %r5633, %r5632, 18;
	shf.r.wrap.b32 	%r5637, %r5632, %r5633, 18;
	mov.b64 	%rd298, {%r5637, %r5636};
	xor.b64  	%rd299, %rd298, %rd297;
	shf.l.wrap.b32 	%r5638, %r5632, %r5633, 23;
	shf.l.wrap.b32 	%r5639, %r5633, %r5632, 23;
	mov.b64 	%rd300, {%r5639, %r5638};
	xor.b64  	%rd301, %rd299, %rd300;
	xor.b64  	%rd302, %rd260, %rd235;
	and.b64  	%rd303, %rd285, %rd302;
	xor.b64  	%rd304, %rd303, %rd235;
	add.s64 	%rd305, %rd210, %rd57;
	ld.const.u64 	%rd306, [k_sha512+72];
	add.s64 	%rd307, %rd305, %rd306;
	add.s64 	%rd308, %rd307, %rd304;
	add.s64 	%rd309, %rd308, %rd301;
	add.s64 	%rd310, %rd309, %rd221;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5640,%dummy}, %rd296;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5641}, %rd296;
	}
	shf.r.wrap.b32 	%r5642, %r5641, %r5640, 28;
	shf.r.wrap.b32 	%r5643, %r5640, %r5641, 28;
	mov.b64 	%rd311, {%r5643, %r5642};
	shf.l.wrap.b32 	%r5644, %r5640, %r5641, 30;
	shf.l.wrap.b32 	%r5645, %r5641, %r5640, 30;
	mov.b64 	%rd312, {%r5645, %r5644};
	xor.b64  	%rd313, %rd312, %rd311;
	shf.l.wrap.b32 	%r5646, %r5640, %r5641, 25;
	shf.l.wrap.b32 	%r5647, %r5641, %r5640, 25;
	mov.b64 	%rd314, {%r5647, %r5646};
	xor.b64  	%rd315, %rd313, %rd314;
	xor.b64  	%rd316, %rd296, %rd246;
	xor.b64  	%rd317, %rd296, %rd271;
	and.b64  	%rd318, %rd317, %rd316;
	xor.b64  	%rd319, %rd318, %rd296;
	add.s64 	%rd320, %rd309, %rd319;
	add.s64 	%rd321, %rd320, %rd315;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5648,%dummy}, %rd310;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5649}, %rd310;
	}
	shf.r.wrap.b32 	%r5650, %r5649, %r5648, 14;
	shf.r.wrap.b32 	%r5651, %r5648, %r5649, 14;
	mov.b64 	%rd322, {%r5651, %r5650};
	shf.r.wrap.b32 	%r5652, %r5649, %r5648, 18;
	shf.r.wrap.b32 	%r5653, %r5648, %r5649, 18;
	mov.b64 	%rd323, {%r5653, %r5652};
	xor.b64  	%rd324, %rd323, %rd322;
	shf.l.wrap.b32 	%r5654, %r5648, %r5649, 23;
	shf.l.wrap.b32 	%r5655, %r5649, %r5648, 23;
	mov.b64 	%rd325, {%r5655, %r5654};
	xor.b64  	%rd326, %rd324, %rd325;
	xor.b64  	%rd327, %rd285, %rd260;
	and.b64  	%rd328, %rd310, %rd327;
	xor.b64  	%rd329, %rd328, %rd260;
	add.s64 	%rd330, %rd235, %rd58;
	ld.const.u64 	%rd331, [k_sha512+80];
	add.s64 	%rd332, %rd330, %rd331;
	add.s64 	%rd333, %rd332, %rd329;
	add.s64 	%rd334, %rd333, %rd326;
	add.s64 	%rd335, %rd334, %rd246;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5656,%dummy}, %rd321;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5657}, %rd321;
	}
	shf.r.wrap.b32 	%r5658, %r5657, %r5656, 28;
	shf.r.wrap.b32 	%r5659, %r5656, %r5657, 28;
	mov.b64 	%rd336, {%r5659, %r5658};
	shf.l.wrap.b32 	%r5660, %r5656, %r5657, 30;
	shf.l.wrap.b32 	%r5661, %r5657, %r5656, 30;
	mov.b64 	%rd337, {%r5661, %r5660};
	xor.b64  	%rd338, %rd337, %rd336;
	shf.l.wrap.b32 	%r5662, %r5656, %r5657, 25;
	shf.l.wrap.b32 	%r5663, %r5657, %r5656, 25;
	mov.b64 	%rd339, {%r5663, %r5662};
	xor.b64  	%rd340, %rd338, %rd339;
	xor.b64  	%rd341, %rd321, %rd271;
	xor.b64  	%rd342, %rd321, %rd296;
	and.b64  	%rd343, %rd342, %rd341;
	xor.b64  	%rd344, %rd343, %rd321;
	add.s64 	%rd345, %rd334, %rd344;
	add.s64 	%rd346, %rd345, %rd340;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5664,%dummy}, %rd335;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5665}, %rd335;
	}
	shf.r.wrap.b32 	%r5666, %r5665, %r5664, 14;
	shf.r.wrap.b32 	%r5667, %r5664, %r5665, 14;
	mov.b64 	%rd347, {%r5667, %r5666};
	shf.r.wrap.b32 	%r5668, %r5665, %r5664, 18;
	shf.r.wrap.b32 	%r5669, %r5664, %r5665, 18;
	mov.b64 	%rd348, {%r5669, %r5668};
	xor.b64  	%rd349, %rd348, %rd347;
	shf.l.wrap.b32 	%r5670, %r5664, %r5665, 23;
	shf.l.wrap.b32 	%r5671, %r5665, %r5664, 23;
	mov.b64 	%rd350, {%r5671, %r5670};
	xor.b64  	%rd351, %rd349, %rd350;
	xor.b64  	%rd352, %rd310, %rd285;
	and.b64  	%rd353, %rd335, %rd352;
	xor.b64  	%rd354, %rd353, %rd285;
	add.s64 	%rd355, %rd260, %rd59;
	ld.const.u64 	%rd356, [k_sha512+88];
	add.s64 	%rd357, %rd355, %rd356;
	add.s64 	%rd358, %rd357, %rd354;
	add.s64 	%rd359, %rd358, %rd351;
	add.s64 	%rd360, %rd359, %rd271;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5672,%dummy}, %rd346;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5673}, %rd346;
	}
	shf.r.wrap.b32 	%r5674, %r5673, %r5672, 28;
	shf.r.wrap.b32 	%r5675, %r5672, %r5673, 28;
	mov.b64 	%rd361, {%r5675, %r5674};
	shf.l.wrap.b32 	%r5676, %r5672, %r5673, 30;
	shf.l.wrap.b32 	%r5677, %r5673, %r5672, 30;
	mov.b64 	%rd362, {%r5677, %r5676};
	xor.b64  	%rd363, %rd362, %rd361;
	shf.l.wrap.b32 	%r5678, %r5672, %r5673, 25;
	shf.l.wrap.b32 	%r5679, %r5673, %r5672, 25;
	mov.b64 	%rd364, {%r5679, %r5678};
	xor.b64  	%rd365, %rd363, %rd364;
	xor.b64  	%rd366, %rd346, %rd296;
	xor.b64  	%rd367, %rd346, %rd321;
	and.b64  	%rd368, %rd367, %rd366;
	xor.b64  	%rd369, %rd368, %rd346;
	add.s64 	%rd370, %rd359, %rd369;
	add.s64 	%rd371, %rd370, %rd365;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5680,%dummy}, %rd360;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5681}, %rd360;
	}
	shf.r.wrap.b32 	%r5682, %r5681, %r5680, 14;
	shf.r.wrap.b32 	%r5683, %r5680, %r5681, 14;
	mov.b64 	%rd372, {%r5683, %r5682};
	shf.r.wrap.b32 	%r5684, %r5681, %r5680, 18;
	shf.r.wrap.b32 	%r5685, %r5680, %r5681, 18;
	mov.b64 	%rd373, {%r5685, %r5684};
	xor.b64  	%rd374, %rd373, %rd372;
	shf.l.wrap.b32 	%r5686, %r5680, %r5681, 23;
	shf.l.wrap.b32 	%r5687, %r5681, %r5680, 23;
	mov.b64 	%rd375, {%r5687, %r5686};
	xor.b64  	%rd376, %rd374, %rd375;
	xor.b64  	%rd377, %rd335, %rd310;
	and.b64  	%rd378, %rd360, %rd377;
	xor.b64  	%rd379, %rd378, %rd310;
	add.s64 	%rd380, %rd285, %rd60;
	ld.const.u64 	%rd381, [k_sha512+96];
	add.s64 	%rd382, %rd380, %rd381;
	add.s64 	%rd383, %rd382, %rd379;
	add.s64 	%rd384, %rd383, %rd376;
	add.s64 	%rd385, %rd384, %rd296;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5688,%dummy}, %rd371;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5689}, %rd371;
	}
	shf.r.wrap.b32 	%r5690, %r5689, %r5688, 28;
	shf.r.wrap.b32 	%r5691, %r5688, %r5689, 28;
	mov.b64 	%rd386, {%r5691, %r5690};
	shf.l.wrap.b32 	%r5692, %r5688, %r5689, 30;
	shf.l.wrap.b32 	%r5693, %r5689, %r5688, 30;
	mov.b64 	%rd387, {%r5693, %r5692};
	xor.b64  	%rd388, %rd387, %rd386;
	shf.l.wrap.b32 	%r5694, %r5688, %r5689, 25;
	shf.l.wrap.b32 	%r5695, %r5689, %r5688, 25;
	mov.b64 	%rd389, {%r5695, %r5694};
	xor.b64  	%rd390, %rd388, %rd389;
	xor.b64  	%rd391, %rd371, %rd321;
	xor.b64  	%rd392, %rd371, %rd346;
	and.b64  	%rd393, %rd392, %rd391;
	xor.b64  	%rd394, %rd393, %rd371;
	add.s64 	%rd395, %rd384, %rd394;
	add.s64 	%rd396, %rd395, %rd390;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5696,%dummy}, %rd385;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5697}, %rd385;
	}
	shf.r.wrap.b32 	%r5698, %r5697, %r5696, 14;
	shf.r.wrap.b32 	%r5699, %r5696, %r5697, 14;
	mov.b64 	%rd397, {%r5699, %r5698};
	shf.r.wrap.b32 	%r5700, %r5697, %r5696, 18;
	shf.r.wrap.b32 	%r5701, %r5696, %r5697, 18;
	mov.b64 	%rd398, {%r5701, %r5700};
	xor.b64  	%rd399, %rd398, %rd397;
	shf.l.wrap.b32 	%r5702, %r5696, %r5697, 23;
	shf.l.wrap.b32 	%r5703, %r5697, %r5696, 23;
	mov.b64 	%rd400, {%r5703, %r5702};
	xor.b64  	%rd401, %rd399, %rd400;
	xor.b64  	%rd402, %rd360, %rd335;
	and.b64  	%rd403, %rd385, %rd402;
	xor.b64  	%rd404, %rd403, %rd335;
	add.s64 	%rd405, %rd310, %rd61;
	ld.const.u64 	%rd406, [k_sha512+104];
	add.s64 	%rd407, %rd405, %rd406;
	add.s64 	%rd408, %rd407, %rd404;
	add.s64 	%rd409, %rd408, %rd401;
	add.s64 	%rd410, %rd409, %rd321;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5704,%dummy}, %rd396;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5705}, %rd396;
	}
	shf.r.wrap.b32 	%r5706, %r5705, %r5704, 28;
	shf.r.wrap.b32 	%r5707, %r5704, %r5705, 28;
	mov.b64 	%rd411, {%r5707, %r5706};
	shf.l.wrap.b32 	%r5708, %r5704, %r5705, 30;
	shf.l.wrap.b32 	%r5709, %r5705, %r5704, 30;
	mov.b64 	%rd412, {%r5709, %r5708};
	xor.b64  	%rd413, %rd412, %rd411;
	shf.l.wrap.b32 	%r5710, %r5704, %r5705, 25;
	shf.l.wrap.b32 	%r5711, %r5705, %r5704, 25;
	mov.b64 	%rd414, {%r5711, %r5710};
	xor.b64  	%rd415, %rd413, %rd414;
	xor.b64  	%rd416, %rd396, %rd346;
	xor.b64  	%rd417, %rd396, %rd371;
	and.b64  	%rd418, %rd417, %rd416;
	xor.b64  	%rd419, %rd418, %rd396;
	add.s64 	%rd420, %rd409, %rd419;
	add.s64 	%rd421, %rd420, %rd415;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5712,%dummy}, %rd410;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5713}, %rd410;
	}
	shf.r.wrap.b32 	%r5714, %r5713, %r5712, 14;
	shf.r.wrap.b32 	%r5715, %r5712, %r5713, 14;
	mov.b64 	%rd422, {%r5715, %r5714};
	shf.r.wrap.b32 	%r5716, %r5713, %r5712, 18;
	shf.r.wrap.b32 	%r5717, %r5712, %r5713, 18;
	mov.b64 	%rd423, {%r5717, %r5716};
	xor.b64  	%rd424, %rd423, %rd422;
	shf.l.wrap.b32 	%r5718, %r5712, %r5713, 23;
	shf.l.wrap.b32 	%r5719, %r5713, %r5712, 23;
	mov.b64 	%rd425, {%r5719, %r5718};
	xor.b64  	%rd426, %rd424, %rd425;
	xor.b64  	%rd427, %rd385, %rd360;
	and.b64  	%rd428, %rd410, %rd427;
	xor.b64  	%rd429, %rd428, %rd360;
	add.s64 	%rd430, %rd335, %rd62;
	ld.const.u64 	%rd431, [k_sha512+112];
	add.s64 	%rd432, %rd430, %rd431;
	add.s64 	%rd433, %rd432, %rd429;
	add.s64 	%rd434, %rd433, %rd426;
	add.s64 	%rd435, %rd434, %rd346;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5720,%dummy}, %rd421;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5721}, %rd421;
	}
	shf.r.wrap.b32 	%r5722, %r5721, %r5720, 28;
	shf.r.wrap.b32 	%r5723, %r5720, %r5721, 28;
	mov.b64 	%rd436, {%r5723, %r5722};
	shf.l.wrap.b32 	%r5724, %r5720, %r5721, 30;
	shf.l.wrap.b32 	%r5725, %r5721, %r5720, 30;
	mov.b64 	%rd437, {%r5725, %r5724};
	xor.b64  	%rd438, %rd437, %rd436;
	shf.l.wrap.b32 	%r5726, %r5720, %r5721, 25;
	shf.l.wrap.b32 	%r5727, %r5721, %r5720, 25;
	mov.b64 	%rd439, {%r5727, %r5726};
	xor.b64  	%rd440, %rd438, %rd439;
	xor.b64  	%rd441, %rd421, %rd371;
	xor.b64  	%rd442, %rd421, %rd396;
	and.b64  	%rd443, %rd442, %rd441;
	xor.b64  	%rd444, %rd443, %rd421;
	add.s64 	%rd445, %rd434, %rd444;
	add.s64 	%rd446, %rd445, %rd440;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5728,%dummy}, %rd435;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5729}, %rd435;
	}
	shf.r.wrap.b32 	%r5730, %r5729, %r5728, 14;
	shf.r.wrap.b32 	%r5731, %r5728, %r5729, 14;
	mov.b64 	%rd447, {%r5731, %r5730};
	shf.r.wrap.b32 	%r5732, %r5729, %r5728, 18;
	shf.r.wrap.b32 	%r5733, %r5728, %r5729, 18;
	mov.b64 	%rd448, {%r5733, %r5732};
	xor.b64  	%rd449, %rd448, %rd447;
	shf.l.wrap.b32 	%r5734, %r5728, %r5729, 23;
	shf.l.wrap.b32 	%r5735, %r5729, %r5728, 23;
	mov.b64 	%rd450, {%r5735, %r5734};
	xor.b64  	%rd451, %rd449, %rd450;
	xor.b64  	%rd452, %rd410, %rd385;
	and.b64  	%rd453, %rd435, %rd452;
	xor.b64  	%rd454, %rd453, %rd385;
	add.s64 	%rd455, %rd360, %rd63;
	ld.const.u64 	%rd456, [k_sha512+120];
	add.s64 	%rd457, %rd455, %rd456;
	add.s64 	%rd458, %rd457, %rd454;
	add.s64 	%rd459, %rd458, %rd451;
	add.s64 	%rd460, %rd459, %rd371;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5736,%dummy}, %rd446;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5737}, %rd446;
	}
	shf.r.wrap.b32 	%r5738, %r5737, %r5736, 28;
	shf.r.wrap.b32 	%r5739, %r5736, %r5737, 28;
	mov.b64 	%rd461, {%r5739, %r5738};
	shf.l.wrap.b32 	%r5740, %r5736, %r5737, 30;
	shf.l.wrap.b32 	%r5741, %r5737, %r5736, 30;
	mov.b64 	%rd462, {%r5741, %r5740};
	xor.b64  	%rd463, %rd462, %rd461;
	shf.l.wrap.b32 	%r5742, %r5736, %r5737, 25;
	shf.l.wrap.b32 	%r5743, %r5737, %r5736, 25;
	mov.b64 	%rd464, {%r5743, %r5742};
	xor.b64  	%rd465, %rd463, %rd464;
	xor.b64  	%rd466, %rd446, %rd396;
	xor.b64  	%rd467, %rd446, %rd421;
	and.b64  	%rd468, %rd467, %rd466;
	xor.b64  	%rd469, %rd468, %rd446;
	add.s64 	%rd470, %rd459, %rd469;
	add.s64 	%rd471, %rd470, %rd465;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5744,%dummy}, %rd62;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5745}, %rd62;
	}
	shf.r.wrap.b32 	%r5746, %r5745, %r5744, 19;
	shf.r.wrap.b32 	%r5747, %r5744, %r5745, 19;
	mov.b64 	%rd472, {%r5747, %r5746};
	shf.l.wrap.b32 	%r5748, %r5744, %r5745, 3;
	shf.l.wrap.b32 	%r5749, %r5745, %r5744, 3;
	mov.b64 	%rd473, {%r5749, %r5748};
	shr.u64 	%rd474, %rd62, 6;
	xor.b64  	%rd475, %rd472, %rd474;
	xor.b64  	%rd476, %rd475, %rd473;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5750,%dummy}, %rd49;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5751}, %rd49;
	}
	shf.r.wrap.b32 	%r5752, %r5751, %r5750, 1;
	shf.r.wrap.b32 	%r5753, %r5750, %r5751, 1;
	mov.b64 	%rd477, {%r5753, %r5752};
	shf.r.wrap.b32 	%r5754, %r5751, %r5750, 8;
	shf.r.wrap.b32 	%r5755, %r5750, %r5751, 8;
	mov.b64 	%rd478, {%r5755, %r5754};
	shr.u64 	%rd479, %rd49, 7;
	xor.b64  	%rd480, %rd477, %rd479;
	xor.b64  	%rd481, %rd480, %rd478;
	add.s64 	%rd482, %rd57, %rd48;
	add.s64 	%rd483, %rd482, %rd476;
	add.s64 	%rd484, %rd483, %rd481;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5756,%dummy}, %rd63;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5757}, %rd63;
	}
	shf.r.wrap.b32 	%r5758, %r5757, %r5756, 19;
	shf.r.wrap.b32 	%r5759, %r5756, %r5757, 19;
	mov.b64 	%rd485, {%r5759, %r5758};
	shf.l.wrap.b32 	%r5760, %r5756, %r5757, 3;
	shf.l.wrap.b32 	%r5761, %r5757, %r5756, 3;
	mov.b64 	%rd486, {%r5761, %r5760};
	shr.u64 	%rd487, %rd63, 6;
	xor.b64  	%rd488, %rd485, %rd487;
	xor.b64  	%rd489, %rd488, %rd486;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5762,%dummy}, %rd50;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5763}, %rd50;
	}
	shf.r.wrap.b32 	%r5764, %r5763, %r5762, 1;
	shf.r.wrap.b32 	%r5765, %r5762, %r5763, 1;
	mov.b64 	%rd490, {%r5765, %r5764};
	shf.r.wrap.b32 	%r5766, %r5763, %r5762, 8;
	shf.r.wrap.b32 	%r5767, %r5762, %r5763, 8;
	mov.b64 	%rd491, {%r5767, %r5766};
	shr.u64 	%rd492, %rd50, 7;
	xor.b64  	%rd493, %rd490, %rd492;
	xor.b64  	%rd494, %rd493, %rd491;
	add.s64 	%rd495, %rd58, %rd49;
	add.s64 	%rd496, %rd495, %rd489;
	add.s64 	%rd497, %rd496, %rd494;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5768,%dummy}, %rd484;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5769}, %rd484;
	}
	shf.r.wrap.b32 	%r5770, %r5769, %r5768, 19;
	shf.r.wrap.b32 	%r5771, %r5768, %r5769, 19;
	mov.b64 	%rd498, {%r5771, %r5770};
	shf.l.wrap.b32 	%r5772, %r5768, %r5769, 3;
	shf.l.wrap.b32 	%r5773, %r5769, %r5768, 3;
	mov.b64 	%rd499, {%r5773, %r5772};
	shr.u64 	%rd500, %rd484, 6;
	xor.b64  	%rd501, %rd498, %rd500;
	xor.b64  	%rd502, %rd501, %rd499;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5774,%dummy}, %rd51;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5775}, %rd51;
	}
	shf.r.wrap.b32 	%r5776, %r5775, %r5774, 1;
	shf.r.wrap.b32 	%r5777, %r5774, %r5775, 1;
	mov.b64 	%rd503, {%r5777, %r5776};
	shf.r.wrap.b32 	%r5778, %r5775, %r5774, 8;
	shf.r.wrap.b32 	%r5779, %r5774, %r5775, 8;
	mov.b64 	%rd504, {%r5779, %r5778};
	shr.u64 	%rd505, %rd51, 7;
	xor.b64  	%rd506, %rd503, %rd505;
	xor.b64  	%rd507, %rd506, %rd504;
	add.s64 	%rd508, %rd59, %rd50;
	add.s64 	%rd509, %rd508, %rd502;
	add.s64 	%rd510, %rd509, %rd507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5780,%dummy}, %rd497;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5781}, %rd497;
	}
	shf.r.wrap.b32 	%r5782, %r5781, %r5780, 19;
	shf.r.wrap.b32 	%r5783, %r5780, %r5781, 19;
	mov.b64 	%rd511, {%r5783, %r5782};
	shf.l.wrap.b32 	%r5784, %r5780, %r5781, 3;
	shf.l.wrap.b32 	%r5785, %r5781, %r5780, 3;
	mov.b64 	%rd512, {%r5785, %r5784};
	shr.u64 	%rd513, %rd497, 6;
	xor.b64  	%rd514, %rd511, %rd513;
	xor.b64  	%rd515, %rd514, %rd512;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5786,%dummy}, %rd52;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5787}, %rd52;
	}
	shf.r.wrap.b32 	%r5788, %r5787, %r5786, 1;
	shf.r.wrap.b32 	%r5789, %r5786, %r5787, 1;
	mov.b64 	%rd516, {%r5789, %r5788};
	shf.r.wrap.b32 	%r5790, %r5787, %r5786, 8;
	shf.r.wrap.b32 	%r5791, %r5786, %r5787, 8;
	mov.b64 	%rd517, {%r5791, %r5790};
	shr.u64 	%rd518, %rd52, 7;
	xor.b64  	%rd519, %rd516, %rd518;
	xor.b64  	%rd520, %rd519, %rd517;
	add.s64 	%rd521, %rd60, %rd51;
	add.s64 	%rd522, %rd521, %rd515;
	add.s64 	%rd523, %rd522, %rd520;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5792,%dummy}, %rd510;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5793}, %rd510;
	}
	shf.r.wrap.b32 	%r5794, %r5793, %r5792, 19;
	shf.r.wrap.b32 	%r5795, %r5792, %r5793, 19;
	mov.b64 	%rd524, {%r5795, %r5794};
	shf.l.wrap.b32 	%r5796, %r5792, %r5793, 3;
	shf.l.wrap.b32 	%r5797, %r5793, %r5792, 3;
	mov.b64 	%rd525, {%r5797, %r5796};
	shr.u64 	%rd526, %rd510, 6;
	xor.b64  	%rd527, %rd524, %rd526;
	xor.b64  	%rd528, %rd527, %rd525;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5798,%dummy}, %rd53;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5799}, %rd53;
	}
	shf.r.wrap.b32 	%r5800, %r5799, %r5798, 1;
	shf.r.wrap.b32 	%r5801, %r5798, %r5799, 1;
	mov.b64 	%rd529, {%r5801, %r5800};
	shf.r.wrap.b32 	%r5802, %r5799, %r5798, 8;
	shf.r.wrap.b32 	%r5803, %r5798, %r5799, 8;
	mov.b64 	%rd530, {%r5803, %r5802};
	shr.u64 	%rd531, %rd53, 7;
	xor.b64  	%rd532, %rd529, %rd531;
	xor.b64  	%rd533, %rd532, %rd530;
	add.s64 	%rd534, %rd61, %rd52;
	add.s64 	%rd535, %rd534, %rd528;
	add.s64 	%rd536, %rd535, %rd533;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5804,%dummy}, %rd523;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5805}, %rd523;
	}
	shf.r.wrap.b32 	%r5806, %r5805, %r5804, 19;
	shf.r.wrap.b32 	%r5807, %r5804, %r5805, 19;
	mov.b64 	%rd537, {%r5807, %r5806};
	shf.l.wrap.b32 	%r5808, %r5804, %r5805, 3;
	shf.l.wrap.b32 	%r5809, %r5805, %r5804, 3;
	mov.b64 	%rd538, {%r5809, %r5808};
	shr.u64 	%rd539, %rd523, 6;
	xor.b64  	%rd540, %rd537, %rd539;
	xor.b64  	%rd541, %rd540, %rd538;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5810,%dummy}, %rd54;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5811}, %rd54;
	}
	shf.r.wrap.b32 	%r5812, %r5811, %r5810, 1;
	shf.r.wrap.b32 	%r5813, %r5810, %r5811, 1;
	mov.b64 	%rd542, {%r5813, %r5812};
	shf.r.wrap.b32 	%r5814, %r5811, %r5810, 8;
	shf.r.wrap.b32 	%r5815, %r5810, %r5811, 8;
	mov.b64 	%rd543, {%r5815, %r5814};
	shr.u64 	%rd544, %rd54, 7;
	xor.b64  	%rd545, %rd542, %rd544;
	xor.b64  	%rd546, %rd545, %rd543;
	add.s64 	%rd547, %rd62, %rd53;
	add.s64 	%rd548, %rd547, %rd541;
	add.s64 	%rd549, %rd548, %rd546;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5816,%dummy}, %rd536;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5817}, %rd536;
	}
	shf.r.wrap.b32 	%r5818, %r5817, %r5816, 19;
	shf.r.wrap.b32 	%r5819, %r5816, %r5817, 19;
	mov.b64 	%rd550, {%r5819, %r5818};
	shf.l.wrap.b32 	%r5820, %r5816, %r5817, 3;
	shf.l.wrap.b32 	%r5821, %r5817, %r5816, 3;
	mov.b64 	%rd551, {%r5821, %r5820};
	shr.u64 	%rd552, %rd536, 6;
	xor.b64  	%rd553, %rd550, %rd552;
	xor.b64  	%rd554, %rd553, %rd551;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5822,%dummy}, %rd55;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5823}, %rd55;
	}
	shf.r.wrap.b32 	%r5824, %r5823, %r5822, 1;
	shf.r.wrap.b32 	%r5825, %r5822, %r5823, 1;
	mov.b64 	%rd555, {%r5825, %r5824};
	shf.r.wrap.b32 	%r5826, %r5823, %r5822, 8;
	shf.r.wrap.b32 	%r5827, %r5822, %r5823, 8;
	mov.b64 	%rd556, {%r5827, %r5826};
	shr.u64 	%rd557, %rd55, 7;
	xor.b64  	%rd558, %rd555, %rd557;
	xor.b64  	%rd559, %rd558, %rd556;
	add.s64 	%rd560, %rd63, %rd54;
	add.s64 	%rd561, %rd560, %rd554;
	add.s64 	%rd562, %rd561, %rd559;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5828,%dummy}, %rd549;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5829}, %rd549;
	}
	shf.r.wrap.b32 	%r5830, %r5829, %r5828, 19;
	shf.r.wrap.b32 	%r5831, %r5828, %r5829, 19;
	mov.b64 	%rd563, {%r5831, %r5830};
	shf.l.wrap.b32 	%r5832, %r5828, %r5829, 3;
	shf.l.wrap.b32 	%r5833, %r5829, %r5828, 3;
	mov.b64 	%rd564, {%r5833, %r5832};
	shr.u64 	%rd565, %rd549, 6;
	xor.b64  	%rd566, %rd563, %rd565;
	xor.b64  	%rd567, %rd566, %rd564;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5834,%dummy}, %rd56;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5835}, %rd56;
	}
	shf.r.wrap.b32 	%r5836, %r5835, %r5834, 1;
	shf.r.wrap.b32 	%r5837, %r5834, %r5835, 1;
	mov.b64 	%rd568, {%r5837, %r5836};
	shf.r.wrap.b32 	%r5838, %r5835, %r5834, 8;
	shf.r.wrap.b32 	%r5839, %r5834, %r5835, 8;
	mov.b64 	%rd569, {%r5839, %r5838};
	shr.u64 	%rd570, %rd56, 7;
	xor.b64  	%rd571, %rd568, %rd570;
	xor.b64  	%rd572, %rd571, %rd569;
	add.s64 	%rd573, %rd484, %rd55;
	add.s64 	%rd574, %rd573, %rd567;
	add.s64 	%rd575, %rd574, %rd572;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5840,%dummy}, %rd562;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5841}, %rd562;
	}
	shf.r.wrap.b32 	%r5842, %r5841, %r5840, 19;
	shf.r.wrap.b32 	%r5843, %r5840, %r5841, 19;
	mov.b64 	%rd576, {%r5843, %r5842};
	shf.l.wrap.b32 	%r5844, %r5840, %r5841, 3;
	shf.l.wrap.b32 	%r5845, %r5841, %r5840, 3;
	mov.b64 	%rd577, {%r5845, %r5844};
	shr.u64 	%rd578, %rd562, 6;
	xor.b64  	%rd579, %rd576, %rd578;
	xor.b64  	%rd580, %rd579, %rd577;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5846,%dummy}, %rd57;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5847}, %rd57;
	}
	shf.r.wrap.b32 	%r5848, %r5847, %r5846, 1;
	shf.r.wrap.b32 	%r5849, %r5846, %r5847, 1;
	mov.b64 	%rd581, {%r5849, %r5848};
	shf.r.wrap.b32 	%r5850, %r5847, %r5846, 8;
	shf.r.wrap.b32 	%r5851, %r5846, %r5847, 8;
	mov.b64 	%rd582, {%r5851, %r5850};
	shr.u64 	%rd583, %rd57, 7;
	xor.b64  	%rd584, %rd581, %rd583;
	xor.b64  	%rd585, %rd584, %rd582;
	add.s64 	%rd586, %rd497, %rd56;
	add.s64 	%rd587, %rd586, %rd580;
	add.s64 	%rd588, %rd587, %rd585;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5852,%dummy}, %rd575;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5853}, %rd575;
	}
	shf.r.wrap.b32 	%r5854, %r5853, %r5852, 19;
	shf.r.wrap.b32 	%r5855, %r5852, %r5853, 19;
	mov.b64 	%rd589, {%r5855, %r5854};
	shf.l.wrap.b32 	%r5856, %r5852, %r5853, 3;
	shf.l.wrap.b32 	%r5857, %r5853, %r5852, 3;
	mov.b64 	%rd590, {%r5857, %r5856};
	shr.u64 	%rd591, %rd575, 6;
	xor.b64  	%rd592, %rd589, %rd591;
	xor.b64  	%rd593, %rd592, %rd590;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5858,%dummy}, %rd58;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5859}, %rd58;
	}
	shf.r.wrap.b32 	%r5860, %r5859, %r5858, 1;
	shf.r.wrap.b32 	%r5861, %r5858, %r5859, 1;
	mov.b64 	%rd594, {%r5861, %r5860};
	shf.r.wrap.b32 	%r5862, %r5859, %r5858, 8;
	shf.r.wrap.b32 	%r5863, %r5858, %r5859, 8;
	mov.b64 	%rd595, {%r5863, %r5862};
	shr.u64 	%rd596, %rd58, 7;
	xor.b64  	%rd597, %rd594, %rd596;
	xor.b64  	%rd598, %rd597, %rd595;
	add.s64 	%rd599, %rd510, %rd57;
	add.s64 	%rd600, %rd599, %rd593;
	add.s64 	%rd601, %rd600, %rd598;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5864,%dummy}, %rd588;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5865}, %rd588;
	}
	shf.r.wrap.b32 	%r5866, %r5865, %r5864, 19;
	shf.r.wrap.b32 	%r5867, %r5864, %r5865, 19;
	mov.b64 	%rd602, {%r5867, %r5866};
	shf.l.wrap.b32 	%r5868, %r5864, %r5865, 3;
	shf.l.wrap.b32 	%r5869, %r5865, %r5864, 3;
	mov.b64 	%rd603, {%r5869, %r5868};
	shr.u64 	%rd604, %rd588, 6;
	xor.b64  	%rd605, %rd602, %rd604;
	xor.b64  	%rd606, %rd605, %rd603;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5870,%dummy}, %rd59;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5871}, %rd59;
	}
	shf.r.wrap.b32 	%r5872, %r5871, %r5870, 1;
	shf.r.wrap.b32 	%r5873, %r5870, %r5871, 1;
	mov.b64 	%rd607, {%r5873, %r5872};
	shf.r.wrap.b32 	%r5874, %r5871, %r5870, 8;
	shf.r.wrap.b32 	%r5875, %r5870, %r5871, 8;
	mov.b64 	%rd608, {%r5875, %r5874};
	shr.u64 	%rd609, %rd59, 7;
	xor.b64  	%rd610, %rd607, %rd609;
	xor.b64  	%rd611, %rd610, %rd608;
	add.s64 	%rd612, %rd523, %rd58;
	add.s64 	%rd613, %rd612, %rd606;
	add.s64 	%rd614, %rd613, %rd611;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5876,%dummy}, %rd601;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5877}, %rd601;
	}
	shf.r.wrap.b32 	%r5878, %r5877, %r5876, 19;
	shf.r.wrap.b32 	%r5879, %r5876, %r5877, 19;
	mov.b64 	%rd615, {%r5879, %r5878};
	shf.l.wrap.b32 	%r5880, %r5876, %r5877, 3;
	shf.l.wrap.b32 	%r5881, %r5877, %r5876, 3;
	mov.b64 	%rd616, {%r5881, %r5880};
	shr.u64 	%rd617, %rd601, 6;
	xor.b64  	%rd618, %rd615, %rd617;
	xor.b64  	%rd619, %rd618, %rd616;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5882,%dummy}, %rd60;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5883}, %rd60;
	}
	shf.r.wrap.b32 	%r5884, %r5883, %r5882, 1;
	shf.r.wrap.b32 	%r5885, %r5882, %r5883, 1;
	mov.b64 	%rd620, {%r5885, %r5884};
	shf.r.wrap.b32 	%r5886, %r5883, %r5882, 8;
	shf.r.wrap.b32 	%r5887, %r5882, %r5883, 8;
	mov.b64 	%rd621, {%r5887, %r5886};
	shr.u64 	%rd622, %rd60, 7;
	xor.b64  	%rd623, %rd620, %rd622;
	xor.b64  	%rd624, %rd623, %rd621;
	add.s64 	%rd625, %rd536, %rd59;
	add.s64 	%rd626, %rd625, %rd619;
	add.s64 	%rd627, %rd626, %rd624;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5888,%dummy}, %rd614;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5889}, %rd614;
	}
	shf.r.wrap.b32 	%r5890, %r5889, %r5888, 19;
	shf.r.wrap.b32 	%r5891, %r5888, %r5889, 19;
	mov.b64 	%rd628, {%r5891, %r5890};
	shf.l.wrap.b32 	%r5892, %r5888, %r5889, 3;
	shf.l.wrap.b32 	%r5893, %r5889, %r5888, 3;
	mov.b64 	%rd629, {%r5893, %r5892};
	shr.u64 	%rd630, %rd614, 6;
	xor.b64  	%rd631, %rd628, %rd630;
	xor.b64  	%rd632, %rd631, %rd629;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5894,%dummy}, %rd61;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5895}, %rd61;
	}
	shf.r.wrap.b32 	%r5896, %r5895, %r5894, 1;
	shf.r.wrap.b32 	%r5897, %r5894, %r5895, 1;
	mov.b64 	%rd633, {%r5897, %r5896};
	shf.r.wrap.b32 	%r5898, %r5895, %r5894, 8;
	shf.r.wrap.b32 	%r5899, %r5894, %r5895, 8;
	mov.b64 	%rd634, {%r5899, %r5898};
	shr.u64 	%rd635, %rd61, 7;
	xor.b64  	%rd636, %rd633, %rd635;
	xor.b64  	%rd637, %rd636, %rd634;
	add.s64 	%rd638, %rd549, %rd60;
	add.s64 	%rd639, %rd638, %rd632;
	add.s64 	%rd640, %rd639, %rd637;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5900,%dummy}, %rd627;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5901}, %rd627;
	}
	shf.r.wrap.b32 	%r5902, %r5901, %r5900, 19;
	shf.r.wrap.b32 	%r5903, %r5900, %r5901, 19;
	mov.b64 	%rd641, {%r5903, %r5902};
	shf.l.wrap.b32 	%r5904, %r5900, %r5901, 3;
	shf.l.wrap.b32 	%r5905, %r5901, %r5900, 3;
	mov.b64 	%rd642, {%r5905, %r5904};
	shr.u64 	%rd643, %rd627, 6;
	xor.b64  	%rd644, %rd641, %rd643;
	xor.b64  	%rd645, %rd644, %rd642;
	shf.r.wrap.b32 	%r5906, %r5745, %r5744, 1;
	shf.r.wrap.b32 	%r5907, %r5744, %r5745, 1;
	mov.b64 	%rd646, {%r5907, %r5906};
	shf.r.wrap.b32 	%r5908, %r5745, %r5744, 8;
	shf.r.wrap.b32 	%r5909, %r5744, %r5745, 8;
	mov.b64 	%rd647, {%r5909, %r5908};
	shr.u64 	%rd648, %rd62, 7;
	xor.b64  	%rd649, %rd646, %rd648;
	xor.b64  	%rd650, %rd649, %rd647;
	add.s64 	%rd651, %rd562, %rd61;
	add.s64 	%rd652, %rd651, %rd645;
	add.s64 	%rd653, %rd652, %rd650;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5910,%dummy}, %rd640;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5911}, %rd640;
	}
	shf.r.wrap.b32 	%r5912, %r5911, %r5910, 19;
	shf.r.wrap.b32 	%r5913, %r5910, %r5911, 19;
	mov.b64 	%rd654, {%r5913, %r5912};
	shf.l.wrap.b32 	%r5914, %r5910, %r5911, 3;
	shf.l.wrap.b32 	%r5915, %r5911, %r5910, 3;
	mov.b64 	%rd655, {%r5915, %r5914};
	shr.u64 	%rd656, %rd640, 6;
	xor.b64  	%rd657, %rd654, %rd656;
	xor.b64  	%rd658, %rd657, %rd655;
	shf.r.wrap.b32 	%r5916, %r5757, %r5756, 1;
	shf.r.wrap.b32 	%r5917, %r5756, %r5757, 1;
	mov.b64 	%rd659, {%r5917, %r5916};
	shf.r.wrap.b32 	%r5918, %r5757, %r5756, 8;
	shf.r.wrap.b32 	%r5919, %r5756, %r5757, 8;
	mov.b64 	%rd660, {%r5919, %r5918};
	shr.u64 	%rd661, %rd63, 7;
	xor.b64  	%rd662, %rd659, %rd661;
	xor.b64  	%rd663, %rd662, %rd660;
	add.s64 	%rd664, %rd575, %rd62;
	add.s64 	%rd665, %rd664, %rd658;
	add.s64 	%rd666, %rd665, %rd663;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5920,%dummy}, %rd653;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5921}, %rd653;
	}
	shf.r.wrap.b32 	%r5922, %r5921, %r5920, 19;
	shf.r.wrap.b32 	%r5923, %r5920, %r5921, 19;
	mov.b64 	%rd667, {%r5923, %r5922};
	shf.l.wrap.b32 	%r5924, %r5920, %r5921, 3;
	shf.l.wrap.b32 	%r5925, %r5921, %r5920, 3;
	mov.b64 	%rd668, {%r5925, %r5924};
	shr.u64 	%rd669, %rd653, 6;
	xor.b64  	%rd670, %rd667, %rd669;
	xor.b64  	%rd671, %rd670, %rd668;
	shf.r.wrap.b32 	%r5926, %r5769, %r5768, 1;
	shf.r.wrap.b32 	%r5927, %r5768, %r5769, 1;
	mov.b64 	%rd672, {%r5927, %r5926};
	shf.r.wrap.b32 	%r5928, %r5769, %r5768, 8;
	shf.r.wrap.b32 	%r5929, %r5768, %r5769, 8;
	mov.b64 	%rd673, {%r5929, %r5928};
	shr.u64 	%rd674, %rd484, 7;
	xor.b64  	%rd675, %rd672, %rd674;
	xor.b64  	%rd676, %rd675, %rd673;
	add.s64 	%rd677, %rd588, %rd63;
	add.s64 	%rd678, %rd677, %rd671;
	add.s64 	%rd679, %rd678, %rd676;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5930,%dummy}, %rd460;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5931}, %rd460;
	}
	shf.r.wrap.b32 	%r5932, %r5931, %r5930, 14;
	shf.r.wrap.b32 	%r5933, %r5930, %r5931, 14;
	mov.b64 	%rd680, {%r5933, %r5932};
	shf.r.wrap.b32 	%r5934, %r5931, %r5930, 18;
	shf.r.wrap.b32 	%r5935, %r5930, %r5931, 18;
	mov.b64 	%rd681, {%r5935, %r5934};
	xor.b64  	%rd682, %rd681, %rd680;
	shf.l.wrap.b32 	%r5936, %r5930, %r5931, 23;
	shf.l.wrap.b32 	%r5937, %r5931, %r5930, 23;
	mov.b64 	%rd683, {%r5937, %r5936};
	xor.b64  	%rd684, %rd682, %rd683;
	xor.b64  	%rd685, %rd435, %rd410;
	and.b64  	%rd686, %rd685, %rd460;
	xor.b64  	%rd687, %rd686, %rd410;
	add.s64 	%rd688, %rd687, %rd385;
	add.s64 	%rd689, %rd688, %rd484;
	ld.const.u64 	%rd690, [k_sha512+128];
	add.s64 	%rd691, %rd689, %rd690;
	add.s64 	%rd692, %rd691, %rd684;
	add.s64 	%rd693, %rd692, %rd396;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5938,%dummy}, %rd471;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5939}, %rd471;
	}
	shf.r.wrap.b32 	%r5940, %r5939, %r5938, 28;
	shf.r.wrap.b32 	%r5941, %r5938, %r5939, 28;
	mov.b64 	%rd694, {%r5941, %r5940};
	shf.l.wrap.b32 	%r5942, %r5938, %r5939, 30;
	shf.l.wrap.b32 	%r5943, %r5939, %r5938, 30;
	mov.b64 	%rd695, {%r5943, %r5942};
	xor.b64  	%rd696, %rd695, %rd694;
	shf.l.wrap.b32 	%r5944, %r5938, %r5939, 25;
	shf.l.wrap.b32 	%r5945, %r5939, %r5938, 25;
	mov.b64 	%rd697, {%r5945, %r5944};
	xor.b64  	%rd698, %rd696, %rd697;
	xor.b64  	%rd699, %rd471, %rd421;
	xor.b64  	%rd700, %rd471, %rd446;
	and.b64  	%rd701, %rd700, %rd699;
	xor.b64  	%rd702, %rd701, %rd471;
	add.s64 	%rd703, %rd692, %rd702;
	add.s64 	%rd704, %rd703, %rd698;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5946,%dummy}, %rd693;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5947}, %rd693;
	}
	shf.r.wrap.b32 	%r5948, %r5947, %r5946, 14;
	shf.r.wrap.b32 	%r5949, %r5946, %r5947, 14;
	mov.b64 	%rd705, {%r5949, %r5948};
	shf.r.wrap.b32 	%r5950, %r5947, %r5946, 18;
	shf.r.wrap.b32 	%r5951, %r5946, %r5947, 18;
	mov.b64 	%rd706, {%r5951, %r5950};
	xor.b64  	%rd707, %rd706, %rd705;
	shf.l.wrap.b32 	%r5952, %r5946, %r5947, 23;
	shf.l.wrap.b32 	%r5953, %r5947, %r5946, 23;
	mov.b64 	%rd708, {%r5953, %r5952};
	xor.b64  	%rd709, %rd707, %rd708;
	xor.b64  	%rd710, %rd460, %rd435;
	and.b64  	%rd711, %rd693, %rd710;
	xor.b64  	%rd712, %rd711, %rd435;
	add.s64 	%rd713, %rd497, %rd410;
	ld.const.u64 	%rd714, [k_sha512+136];
	add.s64 	%rd715, %rd713, %rd714;
	add.s64 	%rd716, %rd715, %rd712;
	add.s64 	%rd717, %rd716, %rd709;
	add.s64 	%rd718, %rd717, %rd421;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5954,%dummy}, %rd704;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5955}, %rd704;
	}
	shf.r.wrap.b32 	%r5956, %r5955, %r5954, 28;
	shf.r.wrap.b32 	%r5957, %r5954, %r5955, 28;
	mov.b64 	%rd719, {%r5957, %r5956};
	shf.l.wrap.b32 	%r5958, %r5954, %r5955, 30;
	shf.l.wrap.b32 	%r5959, %r5955, %r5954, 30;
	mov.b64 	%rd720, {%r5959, %r5958};
	xor.b64  	%rd721, %rd720, %rd719;
	shf.l.wrap.b32 	%r5960, %r5954, %r5955, 25;
	shf.l.wrap.b32 	%r5961, %r5955, %r5954, 25;
	mov.b64 	%rd722, {%r5961, %r5960};
	xor.b64  	%rd723, %rd721, %rd722;
	xor.b64  	%rd724, %rd704, %rd446;
	xor.b64  	%rd725, %rd704, %rd471;
	and.b64  	%rd726, %rd725, %rd724;
	xor.b64  	%rd727, %rd726, %rd704;
	add.s64 	%rd728, %rd717, %rd727;
	add.s64 	%rd729, %rd728, %rd723;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5962,%dummy}, %rd718;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5963}, %rd718;
	}
	shf.r.wrap.b32 	%r5964, %r5963, %r5962, 14;
	shf.r.wrap.b32 	%r5965, %r5962, %r5963, 14;
	mov.b64 	%rd730, {%r5965, %r5964};
	shf.r.wrap.b32 	%r5966, %r5963, %r5962, 18;
	shf.r.wrap.b32 	%r5967, %r5962, %r5963, 18;
	mov.b64 	%rd731, {%r5967, %r5966};
	xor.b64  	%rd732, %rd731, %rd730;
	shf.l.wrap.b32 	%r5968, %r5962, %r5963, 23;
	shf.l.wrap.b32 	%r5969, %r5963, %r5962, 23;
	mov.b64 	%rd733, {%r5969, %r5968};
	xor.b64  	%rd734, %rd732, %rd733;
	xor.b64  	%rd735, %rd693, %rd460;
	and.b64  	%rd736, %rd718, %rd735;
	xor.b64  	%rd737, %rd736, %rd460;
	add.s64 	%rd738, %rd510, %rd435;
	ld.const.u64 	%rd739, [k_sha512+144];
	add.s64 	%rd740, %rd738, %rd739;
	add.s64 	%rd741, %rd740, %rd737;
	add.s64 	%rd742, %rd741, %rd734;
	add.s64 	%rd743, %rd742, %rd446;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5970,%dummy}, %rd729;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5971}, %rd729;
	}
	shf.r.wrap.b32 	%r5972, %r5971, %r5970, 28;
	shf.r.wrap.b32 	%r5973, %r5970, %r5971, 28;
	mov.b64 	%rd744, {%r5973, %r5972};
	shf.l.wrap.b32 	%r5974, %r5970, %r5971, 30;
	shf.l.wrap.b32 	%r5975, %r5971, %r5970, 30;
	mov.b64 	%rd745, {%r5975, %r5974};
	xor.b64  	%rd746, %rd745, %rd744;
	shf.l.wrap.b32 	%r5976, %r5970, %r5971, 25;
	shf.l.wrap.b32 	%r5977, %r5971, %r5970, 25;
	mov.b64 	%rd747, {%r5977, %r5976};
	xor.b64  	%rd748, %rd746, %rd747;
	xor.b64  	%rd749, %rd729, %rd471;
	xor.b64  	%rd750, %rd729, %rd704;
	and.b64  	%rd751, %rd750, %rd749;
	xor.b64  	%rd752, %rd751, %rd729;
	add.s64 	%rd753, %rd742, %rd752;
	add.s64 	%rd754, %rd753, %rd748;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5978,%dummy}, %rd743;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5979}, %rd743;
	}
	shf.r.wrap.b32 	%r5980, %r5979, %r5978, 14;
	shf.r.wrap.b32 	%r5981, %r5978, %r5979, 14;
	mov.b64 	%rd755, {%r5981, %r5980};
	shf.r.wrap.b32 	%r5982, %r5979, %r5978, 18;
	shf.r.wrap.b32 	%r5983, %r5978, %r5979, 18;
	mov.b64 	%rd756, {%r5983, %r5982};
	xor.b64  	%rd757, %rd756, %rd755;
	shf.l.wrap.b32 	%r5984, %r5978, %r5979, 23;
	shf.l.wrap.b32 	%r5985, %r5979, %r5978, 23;
	mov.b64 	%rd758, {%r5985, %r5984};
	xor.b64  	%rd759, %rd757, %rd758;
	xor.b64  	%rd760, %rd718, %rd693;
	and.b64  	%rd761, %rd743, %rd760;
	xor.b64  	%rd762, %rd761, %rd693;
	add.s64 	%rd763, %rd523, %rd460;
	ld.const.u64 	%rd764, [k_sha512+152];
	add.s64 	%rd765, %rd763, %rd764;
	add.s64 	%rd766, %rd765, %rd762;
	add.s64 	%rd767, %rd766, %rd759;
	add.s64 	%rd768, %rd767, %rd471;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5986,%dummy}, %rd754;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5987}, %rd754;
	}
	shf.r.wrap.b32 	%r5988, %r5987, %r5986, 28;
	shf.r.wrap.b32 	%r5989, %r5986, %r5987, 28;
	mov.b64 	%rd769, {%r5989, %r5988};
	shf.l.wrap.b32 	%r5990, %r5986, %r5987, 30;
	shf.l.wrap.b32 	%r5991, %r5987, %r5986, 30;
	mov.b64 	%rd770, {%r5991, %r5990};
	xor.b64  	%rd771, %rd770, %rd769;
	shf.l.wrap.b32 	%r5992, %r5986, %r5987, 25;
	shf.l.wrap.b32 	%r5993, %r5987, %r5986, 25;
	mov.b64 	%rd772, {%r5993, %r5992};
	xor.b64  	%rd773, %rd771, %rd772;
	xor.b64  	%rd774, %rd754, %rd704;
	xor.b64  	%rd775, %rd754, %rd729;
	and.b64  	%rd776, %rd775, %rd774;
	xor.b64  	%rd777, %rd776, %rd754;
	add.s64 	%rd778, %rd767, %rd777;
	add.s64 	%rd779, %rd778, %rd773;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5994,%dummy}, %rd768;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5995}, %rd768;
	}
	shf.r.wrap.b32 	%r5996, %r5995, %r5994, 14;
	shf.r.wrap.b32 	%r5997, %r5994, %r5995, 14;
	mov.b64 	%rd780, {%r5997, %r5996};
	shf.r.wrap.b32 	%r5998, %r5995, %r5994, 18;
	shf.r.wrap.b32 	%r5999, %r5994, %r5995, 18;
	mov.b64 	%rd781, {%r5999, %r5998};
	xor.b64  	%rd782, %rd781, %rd780;
	shf.l.wrap.b32 	%r6000, %r5994, %r5995, 23;
	shf.l.wrap.b32 	%r6001, %r5995, %r5994, 23;
	mov.b64 	%rd783, {%r6001, %r6000};
	xor.b64  	%rd784, %rd782, %rd783;
	xor.b64  	%rd785, %rd743, %rd718;
	and.b64  	%rd786, %rd768, %rd785;
	xor.b64  	%rd787, %rd786, %rd718;
	add.s64 	%rd788, %rd693, %rd536;
	ld.const.u64 	%rd789, [k_sha512+160];
	add.s64 	%rd790, %rd788, %rd789;
	add.s64 	%rd791, %rd790, %rd787;
	add.s64 	%rd792, %rd791, %rd784;
	add.s64 	%rd793, %rd792, %rd704;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6002,%dummy}, %rd779;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6003}, %rd779;
	}
	shf.r.wrap.b32 	%r6004, %r6003, %r6002, 28;
	shf.r.wrap.b32 	%r6005, %r6002, %r6003, 28;
	mov.b64 	%rd794, {%r6005, %r6004};
	shf.l.wrap.b32 	%r6006, %r6002, %r6003, 30;
	shf.l.wrap.b32 	%r6007, %r6003, %r6002, 30;
	mov.b64 	%rd795, {%r6007, %r6006};
	xor.b64  	%rd796, %rd795, %rd794;
	shf.l.wrap.b32 	%r6008, %r6002, %r6003, 25;
	shf.l.wrap.b32 	%r6009, %r6003, %r6002, 25;
	mov.b64 	%rd797, {%r6009, %r6008};
	xor.b64  	%rd798, %rd796, %rd797;
	xor.b64  	%rd799, %rd779, %rd729;
	xor.b64  	%rd800, %rd779, %rd754;
	and.b64  	%rd801, %rd800, %rd799;
	xor.b64  	%rd802, %rd801, %rd779;
	add.s64 	%rd803, %rd792, %rd802;
	add.s64 	%rd804, %rd803, %rd798;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6010,%dummy}, %rd793;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6011}, %rd793;
	}
	shf.r.wrap.b32 	%r6012, %r6011, %r6010, 14;
	shf.r.wrap.b32 	%r6013, %r6010, %r6011, 14;
	mov.b64 	%rd805, {%r6013, %r6012};
	shf.r.wrap.b32 	%r6014, %r6011, %r6010, 18;
	shf.r.wrap.b32 	%r6015, %r6010, %r6011, 18;
	mov.b64 	%rd806, {%r6015, %r6014};
	xor.b64  	%rd807, %rd806, %rd805;
	shf.l.wrap.b32 	%r6016, %r6010, %r6011, 23;
	shf.l.wrap.b32 	%r6017, %r6011, %r6010, 23;
	mov.b64 	%rd808, {%r6017, %r6016};
	xor.b64  	%rd809, %rd807, %rd808;
	xor.b64  	%rd810, %rd768, %rd743;
	and.b64  	%rd811, %rd793, %rd810;
	xor.b64  	%rd812, %rd811, %rd743;
	add.s64 	%rd813, %rd718, %rd549;
	ld.const.u64 	%rd814, [k_sha512+168];
	add.s64 	%rd815, %rd813, %rd814;
	add.s64 	%rd816, %rd815, %rd812;
	add.s64 	%rd817, %rd816, %rd809;
	add.s64 	%rd818, %rd817, %rd729;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6018,%dummy}, %rd804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6019}, %rd804;
	}
	shf.r.wrap.b32 	%r6020, %r6019, %r6018, 28;
	shf.r.wrap.b32 	%r6021, %r6018, %r6019, 28;
	mov.b64 	%rd819, {%r6021, %r6020};
	shf.l.wrap.b32 	%r6022, %r6018, %r6019, 30;
	shf.l.wrap.b32 	%r6023, %r6019, %r6018, 30;
	mov.b64 	%rd820, {%r6023, %r6022};
	xor.b64  	%rd821, %rd820, %rd819;
	shf.l.wrap.b32 	%r6024, %r6018, %r6019, 25;
	shf.l.wrap.b32 	%r6025, %r6019, %r6018, 25;
	mov.b64 	%rd822, {%r6025, %r6024};
	xor.b64  	%rd823, %rd821, %rd822;
	xor.b64  	%rd824, %rd804, %rd754;
	xor.b64  	%rd825, %rd804, %rd779;
	and.b64  	%rd826, %rd825, %rd824;
	xor.b64  	%rd827, %rd826, %rd804;
	add.s64 	%rd828, %rd817, %rd827;
	add.s64 	%rd829, %rd828, %rd823;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6026,%dummy}, %rd818;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6027}, %rd818;
	}
	shf.r.wrap.b32 	%r6028, %r6027, %r6026, 14;
	shf.r.wrap.b32 	%r6029, %r6026, %r6027, 14;
	mov.b64 	%rd830, {%r6029, %r6028};
	shf.r.wrap.b32 	%r6030, %r6027, %r6026, 18;
	shf.r.wrap.b32 	%r6031, %r6026, %r6027, 18;
	mov.b64 	%rd831, {%r6031, %r6030};
	xor.b64  	%rd832, %rd831, %rd830;
	shf.l.wrap.b32 	%r6032, %r6026, %r6027, 23;
	shf.l.wrap.b32 	%r6033, %r6027, %r6026, 23;
	mov.b64 	%rd833, {%r6033, %r6032};
	xor.b64  	%rd834, %rd832, %rd833;
	xor.b64  	%rd835, %rd793, %rd768;
	and.b64  	%rd836, %rd818, %rd835;
	xor.b64  	%rd837, %rd836, %rd768;
	add.s64 	%rd838, %rd743, %rd562;
	ld.const.u64 	%rd839, [k_sha512+176];
	add.s64 	%rd840, %rd838, %rd839;
	add.s64 	%rd841, %rd840, %rd837;
	add.s64 	%rd842, %rd841, %rd834;
	add.s64 	%rd843, %rd842, %rd754;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6034,%dummy}, %rd829;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6035}, %rd829;
	}
	shf.r.wrap.b32 	%r6036, %r6035, %r6034, 28;
	shf.r.wrap.b32 	%r6037, %r6034, %r6035, 28;
	mov.b64 	%rd844, {%r6037, %r6036};
	shf.l.wrap.b32 	%r6038, %r6034, %r6035, 30;
	shf.l.wrap.b32 	%r6039, %r6035, %r6034, 30;
	mov.b64 	%rd845, {%r6039, %r6038};
	xor.b64  	%rd846, %rd845, %rd844;
	shf.l.wrap.b32 	%r6040, %r6034, %r6035, 25;
	shf.l.wrap.b32 	%r6041, %r6035, %r6034, 25;
	mov.b64 	%rd847, {%r6041, %r6040};
	xor.b64  	%rd848, %rd846, %rd847;
	xor.b64  	%rd849, %rd829, %rd779;
	xor.b64  	%rd850, %rd829, %rd804;
	and.b64  	%rd851, %rd850, %rd849;
	xor.b64  	%rd852, %rd851, %rd829;
	add.s64 	%rd853, %rd842, %rd852;
	add.s64 	%rd854, %rd853, %rd848;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6042,%dummy}, %rd843;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6043}, %rd843;
	}
	shf.r.wrap.b32 	%r6044, %r6043, %r6042, 14;
	shf.r.wrap.b32 	%r6045, %r6042, %r6043, 14;
	mov.b64 	%rd855, {%r6045, %r6044};
	shf.r.wrap.b32 	%r6046, %r6043, %r6042, 18;
	shf.r.wrap.b32 	%r6047, %r6042, %r6043, 18;
	mov.b64 	%rd856, {%r6047, %r6046};
	xor.b64  	%rd857, %rd856, %rd855;
	shf.l.wrap.b32 	%r6048, %r6042, %r6043, 23;
	shf.l.wrap.b32 	%r6049, %r6043, %r6042, 23;
	mov.b64 	%rd858, {%r6049, %r6048};
	xor.b64  	%rd859, %rd857, %rd858;
	xor.b64  	%rd860, %rd818, %rd793;
	and.b64  	%rd861, %rd843, %rd860;
	xor.b64  	%rd862, %rd861, %rd793;
	add.s64 	%rd863, %rd768, %rd575;
	ld.const.u64 	%rd864, [k_sha512+184];
	add.s64 	%rd865, %rd863, %rd864;
	add.s64 	%rd866, %rd865, %rd862;
	add.s64 	%rd867, %rd866, %rd859;
	add.s64 	%rd868, %rd867, %rd779;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6050,%dummy}, %rd854;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6051}, %rd854;
	}
	shf.r.wrap.b32 	%r6052, %r6051, %r6050, 28;
	shf.r.wrap.b32 	%r6053, %r6050, %r6051, 28;
	mov.b64 	%rd869, {%r6053, %r6052};
	shf.l.wrap.b32 	%r6054, %r6050, %r6051, 30;
	shf.l.wrap.b32 	%r6055, %r6051, %r6050, 30;
	mov.b64 	%rd870, {%r6055, %r6054};
	xor.b64  	%rd871, %rd870, %rd869;
	shf.l.wrap.b32 	%r6056, %r6050, %r6051, 25;
	shf.l.wrap.b32 	%r6057, %r6051, %r6050, 25;
	mov.b64 	%rd872, {%r6057, %r6056};
	xor.b64  	%rd873, %rd871, %rd872;
	xor.b64  	%rd874, %rd854, %rd804;
	xor.b64  	%rd875, %rd854, %rd829;
	and.b64  	%rd876, %rd875, %rd874;
	xor.b64  	%rd877, %rd876, %rd854;
	add.s64 	%rd878, %rd867, %rd877;
	add.s64 	%rd879, %rd878, %rd873;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6058,%dummy}, %rd868;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6059}, %rd868;
	}
	shf.r.wrap.b32 	%r6060, %r6059, %r6058, 14;
	shf.r.wrap.b32 	%r6061, %r6058, %r6059, 14;
	mov.b64 	%rd880, {%r6061, %r6060};
	shf.r.wrap.b32 	%r6062, %r6059, %r6058, 18;
	shf.r.wrap.b32 	%r6063, %r6058, %r6059, 18;
	mov.b64 	%rd881, {%r6063, %r6062};
	xor.b64  	%rd882, %rd881, %rd880;
	shf.l.wrap.b32 	%r6064, %r6058, %r6059, 23;
	shf.l.wrap.b32 	%r6065, %r6059, %r6058, 23;
	mov.b64 	%rd883, {%r6065, %r6064};
	xor.b64  	%rd884, %rd882, %rd883;
	xor.b64  	%rd885, %rd843, %rd818;
	and.b64  	%rd886, %rd868, %rd885;
	xor.b64  	%rd887, %rd886, %rd818;
	add.s64 	%rd888, %rd793, %rd588;
	ld.const.u64 	%rd889, [k_sha512+192];
	add.s64 	%rd890, %rd888, %rd889;
	add.s64 	%rd891, %rd890, %rd887;
	add.s64 	%rd892, %rd891, %rd884;
	add.s64 	%rd893, %rd892, %rd804;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6066,%dummy}, %rd879;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6067}, %rd879;
	}
	shf.r.wrap.b32 	%r6068, %r6067, %r6066, 28;
	shf.r.wrap.b32 	%r6069, %r6066, %r6067, 28;
	mov.b64 	%rd894, {%r6069, %r6068};
	shf.l.wrap.b32 	%r6070, %r6066, %r6067, 30;
	shf.l.wrap.b32 	%r6071, %r6067, %r6066, 30;
	mov.b64 	%rd895, {%r6071, %r6070};
	xor.b64  	%rd896, %rd895, %rd894;
	shf.l.wrap.b32 	%r6072, %r6066, %r6067, 25;
	shf.l.wrap.b32 	%r6073, %r6067, %r6066, 25;
	mov.b64 	%rd897, {%r6073, %r6072};
	xor.b64  	%rd898, %rd896, %rd897;
	xor.b64  	%rd899, %rd879, %rd829;
	xor.b64  	%rd900, %rd879, %rd854;
	and.b64  	%rd901, %rd900, %rd899;
	xor.b64  	%rd902, %rd901, %rd879;
	add.s64 	%rd903, %rd892, %rd902;
	add.s64 	%rd904, %rd903, %rd898;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6074,%dummy}, %rd893;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6075}, %rd893;
	}
	shf.r.wrap.b32 	%r6076, %r6075, %r6074, 14;
	shf.r.wrap.b32 	%r6077, %r6074, %r6075, 14;
	mov.b64 	%rd905, {%r6077, %r6076};
	shf.r.wrap.b32 	%r6078, %r6075, %r6074, 18;
	shf.r.wrap.b32 	%r6079, %r6074, %r6075, 18;
	mov.b64 	%rd906, {%r6079, %r6078};
	xor.b64  	%rd907, %rd906, %rd905;
	shf.l.wrap.b32 	%r6080, %r6074, %r6075, 23;
	shf.l.wrap.b32 	%r6081, %r6075, %r6074, 23;
	mov.b64 	%rd908, {%r6081, %r6080};
	xor.b64  	%rd909, %rd907, %rd908;
	xor.b64  	%rd910, %rd868, %rd843;
	and.b64  	%rd911, %rd893, %rd910;
	xor.b64  	%rd912, %rd911, %rd843;
	add.s64 	%rd913, %rd818, %rd601;
	ld.const.u64 	%rd914, [k_sha512+200];
	add.s64 	%rd915, %rd913, %rd914;
	add.s64 	%rd916, %rd915, %rd912;
	add.s64 	%rd917, %rd916, %rd909;
	add.s64 	%rd918, %rd917, %rd829;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6082,%dummy}, %rd904;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6083}, %rd904;
	}
	shf.r.wrap.b32 	%r6084, %r6083, %r6082, 28;
	shf.r.wrap.b32 	%r6085, %r6082, %r6083, 28;
	mov.b64 	%rd919, {%r6085, %r6084};
	shf.l.wrap.b32 	%r6086, %r6082, %r6083, 30;
	shf.l.wrap.b32 	%r6087, %r6083, %r6082, 30;
	mov.b64 	%rd920, {%r6087, %r6086};
	xor.b64  	%rd921, %rd920, %rd919;
	shf.l.wrap.b32 	%r6088, %r6082, %r6083, 25;
	shf.l.wrap.b32 	%r6089, %r6083, %r6082, 25;
	mov.b64 	%rd922, {%r6089, %r6088};
	xor.b64  	%rd923, %rd921, %rd922;
	xor.b64  	%rd924, %rd904, %rd854;
	xor.b64  	%rd925, %rd904, %rd879;
	and.b64  	%rd926, %rd925, %rd924;
	xor.b64  	%rd927, %rd926, %rd904;
	add.s64 	%rd928, %rd917, %rd927;
	add.s64 	%rd929, %rd928, %rd923;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6090,%dummy}, %rd918;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6091}, %rd918;
	}
	shf.r.wrap.b32 	%r6092, %r6091, %r6090, 14;
	shf.r.wrap.b32 	%r6093, %r6090, %r6091, 14;
	mov.b64 	%rd930, {%r6093, %r6092};
	shf.r.wrap.b32 	%r6094, %r6091, %r6090, 18;
	shf.r.wrap.b32 	%r6095, %r6090, %r6091, 18;
	mov.b64 	%rd931, {%r6095, %r6094};
	xor.b64  	%rd932, %rd931, %rd930;
	shf.l.wrap.b32 	%r6096, %r6090, %r6091, 23;
	shf.l.wrap.b32 	%r6097, %r6091, %r6090, 23;
	mov.b64 	%rd933, {%r6097, %r6096};
	xor.b64  	%rd934, %rd932, %rd933;
	xor.b64  	%rd935, %rd893, %rd868;
	and.b64  	%rd936, %rd918, %rd935;
	xor.b64  	%rd937, %rd936, %rd868;
	add.s64 	%rd938, %rd843, %rd614;
	ld.const.u64 	%rd939, [k_sha512+208];
	add.s64 	%rd940, %rd938, %rd939;
	add.s64 	%rd941, %rd940, %rd937;
	add.s64 	%rd942, %rd941, %rd934;
	add.s64 	%rd943, %rd942, %rd854;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6098,%dummy}, %rd929;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6099}, %rd929;
	}
	shf.r.wrap.b32 	%r6100, %r6099, %r6098, 28;
	shf.r.wrap.b32 	%r6101, %r6098, %r6099, 28;
	mov.b64 	%rd944, {%r6101, %r6100};
	shf.l.wrap.b32 	%r6102, %r6098, %r6099, 30;
	shf.l.wrap.b32 	%r6103, %r6099, %r6098, 30;
	mov.b64 	%rd945, {%r6103, %r6102};
	xor.b64  	%rd946, %rd945, %rd944;
	shf.l.wrap.b32 	%r6104, %r6098, %r6099, 25;
	shf.l.wrap.b32 	%r6105, %r6099, %r6098, 25;
	mov.b64 	%rd947, {%r6105, %r6104};
	xor.b64  	%rd948, %rd946, %rd947;
	xor.b64  	%rd949, %rd929, %rd879;
	xor.b64  	%rd950, %rd929, %rd904;
	and.b64  	%rd951, %rd950, %rd949;
	xor.b64  	%rd952, %rd951, %rd929;
	add.s64 	%rd953, %rd942, %rd952;
	add.s64 	%rd954, %rd953, %rd948;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6106,%dummy}, %rd943;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6107}, %rd943;
	}
	shf.r.wrap.b32 	%r6108, %r6107, %r6106, 14;
	shf.r.wrap.b32 	%r6109, %r6106, %r6107, 14;
	mov.b64 	%rd955, {%r6109, %r6108};
	shf.r.wrap.b32 	%r6110, %r6107, %r6106, 18;
	shf.r.wrap.b32 	%r6111, %r6106, %r6107, 18;
	mov.b64 	%rd956, {%r6111, %r6110};
	xor.b64  	%rd957, %rd956, %rd955;
	shf.l.wrap.b32 	%r6112, %r6106, %r6107, 23;
	shf.l.wrap.b32 	%r6113, %r6107, %r6106, 23;
	mov.b64 	%rd958, {%r6113, %r6112};
	xor.b64  	%rd959, %rd957, %rd958;
	xor.b64  	%rd960, %rd918, %rd893;
	and.b64  	%rd961, %rd943, %rd960;
	xor.b64  	%rd962, %rd961, %rd893;
	add.s64 	%rd963, %rd868, %rd627;
	ld.const.u64 	%rd964, [k_sha512+216];
	add.s64 	%rd965, %rd963, %rd964;
	add.s64 	%rd966, %rd965, %rd962;
	add.s64 	%rd967, %rd966, %rd959;
	add.s64 	%rd968, %rd967, %rd879;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6114,%dummy}, %rd954;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6115}, %rd954;
	}
	shf.r.wrap.b32 	%r6116, %r6115, %r6114, 28;
	shf.r.wrap.b32 	%r6117, %r6114, %r6115, 28;
	mov.b64 	%rd969, {%r6117, %r6116};
	shf.l.wrap.b32 	%r6118, %r6114, %r6115, 30;
	shf.l.wrap.b32 	%r6119, %r6115, %r6114, 30;
	mov.b64 	%rd970, {%r6119, %r6118};
	xor.b64  	%rd971, %rd970, %rd969;
	shf.l.wrap.b32 	%r6120, %r6114, %r6115, 25;
	shf.l.wrap.b32 	%r6121, %r6115, %r6114, 25;
	mov.b64 	%rd972, {%r6121, %r6120};
	xor.b64  	%rd973, %rd971, %rd972;
	xor.b64  	%rd974, %rd954, %rd904;
	xor.b64  	%rd975, %rd954, %rd929;
	and.b64  	%rd976, %rd975, %rd974;
	xor.b64  	%rd977, %rd976, %rd954;
	add.s64 	%rd978, %rd967, %rd977;
	add.s64 	%rd979, %rd978, %rd973;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6122,%dummy}, %rd968;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6123}, %rd968;
	}
	shf.r.wrap.b32 	%r6124, %r6123, %r6122, 14;
	shf.r.wrap.b32 	%r6125, %r6122, %r6123, 14;
	mov.b64 	%rd980, {%r6125, %r6124};
	shf.r.wrap.b32 	%r6126, %r6123, %r6122, 18;
	shf.r.wrap.b32 	%r6127, %r6122, %r6123, 18;
	mov.b64 	%rd981, {%r6127, %r6126};
	xor.b64  	%rd982, %rd981, %rd980;
	shf.l.wrap.b32 	%r6128, %r6122, %r6123, 23;
	shf.l.wrap.b32 	%r6129, %r6123, %r6122, 23;
	mov.b64 	%rd983, {%r6129, %r6128};
	xor.b64  	%rd984, %rd982, %rd983;
	xor.b64  	%rd985, %rd943, %rd918;
	and.b64  	%rd986, %rd968, %rd985;
	xor.b64  	%rd987, %rd986, %rd918;
	add.s64 	%rd988, %rd893, %rd640;
	ld.const.u64 	%rd989, [k_sha512+224];
	add.s64 	%rd990, %rd988, %rd989;
	add.s64 	%rd991, %rd990, %rd987;
	add.s64 	%rd992, %rd991, %rd984;
	add.s64 	%rd993, %rd992, %rd904;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6130,%dummy}, %rd979;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6131}, %rd979;
	}
	shf.r.wrap.b32 	%r6132, %r6131, %r6130, 28;
	shf.r.wrap.b32 	%r6133, %r6130, %r6131, 28;
	mov.b64 	%rd994, {%r6133, %r6132};
	shf.l.wrap.b32 	%r6134, %r6130, %r6131, 30;
	shf.l.wrap.b32 	%r6135, %r6131, %r6130, 30;
	mov.b64 	%rd995, {%r6135, %r6134};
	xor.b64  	%rd996, %rd995, %rd994;
	shf.l.wrap.b32 	%r6136, %r6130, %r6131, 25;
	shf.l.wrap.b32 	%r6137, %r6131, %r6130, 25;
	mov.b64 	%rd997, {%r6137, %r6136};
	xor.b64  	%rd998, %rd996, %rd997;
	xor.b64  	%rd999, %rd979, %rd929;
	xor.b64  	%rd1000, %rd979, %rd954;
	and.b64  	%rd1001, %rd1000, %rd999;
	xor.b64  	%rd1002, %rd1001, %rd979;
	add.s64 	%rd1003, %rd992, %rd1002;
	add.s64 	%rd1004, %rd1003, %rd998;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6138,%dummy}, %rd993;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6139}, %rd993;
	}
	shf.r.wrap.b32 	%r6140, %r6139, %r6138, 14;
	shf.r.wrap.b32 	%r6141, %r6138, %r6139, 14;
	mov.b64 	%rd1005, {%r6141, %r6140};
	shf.r.wrap.b32 	%r6142, %r6139, %r6138, 18;
	shf.r.wrap.b32 	%r6143, %r6138, %r6139, 18;
	mov.b64 	%rd1006, {%r6143, %r6142};
	xor.b64  	%rd1007, %rd1006, %rd1005;
	shf.l.wrap.b32 	%r6144, %r6138, %r6139, 23;
	shf.l.wrap.b32 	%r6145, %r6139, %r6138, 23;
	mov.b64 	%rd1008, {%r6145, %r6144};
	xor.b64  	%rd1009, %rd1007, %rd1008;
	xor.b64  	%rd1010, %rd968, %rd943;
	and.b64  	%rd1011, %rd993, %rd1010;
	xor.b64  	%rd1012, %rd1011, %rd943;
	add.s64 	%rd1013, %rd918, %rd653;
	ld.const.u64 	%rd1014, [k_sha512+232];
	add.s64 	%rd1015, %rd1013, %rd1014;
	add.s64 	%rd1016, %rd1015, %rd1012;
	add.s64 	%rd1017, %rd1016, %rd1009;
	add.s64 	%rd1018, %rd1017, %rd929;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6146,%dummy}, %rd1004;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6147}, %rd1004;
	}
	shf.r.wrap.b32 	%r6148, %r6147, %r6146, 28;
	shf.r.wrap.b32 	%r6149, %r6146, %r6147, 28;
	mov.b64 	%rd1019, {%r6149, %r6148};
	shf.l.wrap.b32 	%r6150, %r6146, %r6147, 30;
	shf.l.wrap.b32 	%r6151, %r6147, %r6146, 30;
	mov.b64 	%rd1020, {%r6151, %r6150};
	xor.b64  	%rd1021, %rd1020, %rd1019;
	shf.l.wrap.b32 	%r6152, %r6146, %r6147, 25;
	shf.l.wrap.b32 	%r6153, %r6147, %r6146, 25;
	mov.b64 	%rd1022, {%r6153, %r6152};
	xor.b64  	%rd1023, %rd1021, %rd1022;
	xor.b64  	%rd1024, %rd1004, %rd954;
	xor.b64  	%rd1025, %rd1004, %rd979;
	and.b64  	%rd1026, %rd1025, %rd1024;
	xor.b64  	%rd1027, %rd1026, %rd1004;
	add.s64 	%rd1028, %rd1017, %rd1027;
	add.s64 	%rd1029, %rd1028, %rd1023;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6154,%dummy}, %rd1018;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6155}, %rd1018;
	}
	shf.r.wrap.b32 	%r6156, %r6155, %r6154, 14;
	shf.r.wrap.b32 	%r6157, %r6154, %r6155, 14;
	mov.b64 	%rd1030, {%r6157, %r6156};
	shf.r.wrap.b32 	%r6158, %r6155, %r6154, 18;
	shf.r.wrap.b32 	%r6159, %r6154, %r6155, 18;
	mov.b64 	%rd1031, {%r6159, %r6158};
	xor.b64  	%rd1032, %rd1031, %rd1030;
	shf.l.wrap.b32 	%r6160, %r6154, %r6155, 23;
	shf.l.wrap.b32 	%r6161, %r6155, %r6154, 23;
	mov.b64 	%rd1033, {%r6161, %r6160};
	xor.b64  	%rd1034, %rd1032, %rd1033;
	xor.b64  	%rd1035, %rd993, %rd968;
	and.b64  	%rd1036, %rd1018, %rd1035;
	xor.b64  	%rd1037, %rd1036, %rd968;
	add.s64 	%rd1038, %rd943, %rd666;
	ld.const.u64 	%rd1039, [k_sha512+240];
	add.s64 	%rd1040, %rd1038, %rd1039;
	add.s64 	%rd1041, %rd1040, %rd1037;
	add.s64 	%rd1042, %rd1041, %rd1034;
	add.s64 	%rd1043, %rd1042, %rd954;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6162,%dummy}, %rd1029;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6163}, %rd1029;
	}
	shf.r.wrap.b32 	%r6164, %r6163, %r6162, 28;
	shf.r.wrap.b32 	%r6165, %r6162, %r6163, 28;
	mov.b64 	%rd1044, {%r6165, %r6164};
	shf.l.wrap.b32 	%r6166, %r6162, %r6163, 30;
	shf.l.wrap.b32 	%r6167, %r6163, %r6162, 30;
	mov.b64 	%rd1045, {%r6167, %r6166};
	xor.b64  	%rd1046, %rd1045, %rd1044;
	shf.l.wrap.b32 	%r6168, %r6162, %r6163, 25;
	shf.l.wrap.b32 	%r6169, %r6163, %r6162, 25;
	mov.b64 	%rd1047, {%r6169, %r6168};
	xor.b64  	%rd1048, %rd1046, %rd1047;
	xor.b64  	%rd1049, %rd1029, %rd979;
	xor.b64  	%rd1050, %rd1029, %rd1004;
	and.b64  	%rd1051, %rd1050, %rd1049;
	xor.b64  	%rd1052, %rd1051, %rd1029;
	add.s64 	%rd1053, %rd1042, %rd1052;
	add.s64 	%rd1054, %rd1053, %rd1048;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6170,%dummy}, %rd1043;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6171}, %rd1043;
	}
	shf.r.wrap.b32 	%r6172, %r6171, %r6170, 14;
	shf.r.wrap.b32 	%r6173, %r6170, %r6171, 14;
	mov.b64 	%rd1055, {%r6173, %r6172};
	shf.r.wrap.b32 	%r6174, %r6171, %r6170, 18;
	shf.r.wrap.b32 	%r6175, %r6170, %r6171, 18;
	mov.b64 	%rd1056, {%r6175, %r6174};
	xor.b64  	%rd1057, %rd1056, %rd1055;
	shf.l.wrap.b32 	%r6176, %r6170, %r6171, 23;
	shf.l.wrap.b32 	%r6177, %r6171, %r6170, 23;
	mov.b64 	%rd1058, {%r6177, %r6176};
	xor.b64  	%rd1059, %rd1057, %rd1058;
	xor.b64  	%rd1060, %rd1018, %rd993;
	and.b64  	%rd1061, %rd1043, %rd1060;
	xor.b64  	%rd1062, %rd1061, %rd993;
	add.s64 	%rd1063, %rd968, %rd679;
	ld.const.u64 	%rd1064, [k_sha512+248];
	add.s64 	%rd1065, %rd1063, %rd1064;
	add.s64 	%rd1066, %rd1065, %rd1062;
	add.s64 	%rd1067, %rd1066, %rd1059;
	add.s64 	%rd1068, %rd1067, %rd979;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6178,%dummy}, %rd1054;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6179}, %rd1054;
	}
	shf.r.wrap.b32 	%r6180, %r6179, %r6178, 28;
	shf.r.wrap.b32 	%r6181, %r6178, %r6179, 28;
	mov.b64 	%rd1069, {%r6181, %r6180};
	shf.l.wrap.b32 	%r6182, %r6178, %r6179, 30;
	shf.l.wrap.b32 	%r6183, %r6179, %r6178, 30;
	mov.b64 	%rd1070, {%r6183, %r6182};
	xor.b64  	%rd1071, %rd1070, %rd1069;
	shf.l.wrap.b32 	%r6184, %r6178, %r6179, 25;
	shf.l.wrap.b32 	%r6185, %r6179, %r6178, 25;
	mov.b64 	%rd1072, {%r6185, %r6184};
	xor.b64  	%rd1073, %rd1071, %rd1072;
	xor.b64  	%rd1074, %rd1054, %rd1004;
	xor.b64  	%rd1075, %rd1054, %rd1029;
	and.b64  	%rd1076, %rd1075, %rd1074;
	xor.b64  	%rd1077, %rd1076, %rd1054;
	add.s64 	%rd1078, %rd1067, %rd1077;
	add.s64 	%rd1079, %rd1078, %rd1073;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6186,%dummy}, %rd666;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6187}, %rd666;
	}
	shf.r.wrap.b32 	%r6188, %r6187, %r6186, 19;
	shf.r.wrap.b32 	%r6189, %r6186, %r6187, 19;
	mov.b64 	%rd1080, {%r6189, %r6188};
	shf.l.wrap.b32 	%r6190, %r6186, %r6187, 3;
	shf.l.wrap.b32 	%r6191, %r6187, %r6186, 3;
	mov.b64 	%rd1081, {%r6191, %r6190};
	shr.u64 	%rd1082, %rd666, 6;
	xor.b64  	%rd1083, %rd1080, %rd1082;
	xor.b64  	%rd1084, %rd1083, %rd1081;
	shf.r.wrap.b32 	%r6192, %r5781, %r5780, 1;
	shf.r.wrap.b32 	%r6193, %r5780, %r5781, 1;
	mov.b64 	%rd1085, {%r6193, %r6192};
	shf.r.wrap.b32 	%r6194, %r5781, %r5780, 8;
	shf.r.wrap.b32 	%r6195, %r5780, %r5781, 8;
	mov.b64 	%rd1086, {%r6195, %r6194};
	shr.u64 	%rd1087, %rd497, 7;
	xor.b64  	%rd1088, %rd1085, %rd1087;
	xor.b64  	%rd1089, %rd1088, %rd1086;
	add.s64 	%rd1090, %rd601, %rd484;
	add.s64 	%rd1091, %rd1090, %rd1084;
	add.s64 	%rd1092, %rd1091, %rd1089;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6196,%dummy}, %rd679;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6197}, %rd679;
	}
	shf.r.wrap.b32 	%r6198, %r6197, %r6196, 19;
	shf.r.wrap.b32 	%r6199, %r6196, %r6197, 19;
	mov.b64 	%rd1093, {%r6199, %r6198};
	shf.l.wrap.b32 	%r6200, %r6196, %r6197, 3;
	shf.l.wrap.b32 	%r6201, %r6197, %r6196, 3;
	mov.b64 	%rd1094, {%r6201, %r6200};
	shr.u64 	%rd1095, %rd679, 6;
	xor.b64  	%rd1096, %rd1093, %rd1095;
	xor.b64  	%rd1097, %rd1096, %rd1094;
	shf.r.wrap.b32 	%r6202, %r5793, %r5792, 1;
	shf.r.wrap.b32 	%r6203, %r5792, %r5793, 1;
	mov.b64 	%rd1098, {%r6203, %r6202};
	shf.r.wrap.b32 	%r6204, %r5793, %r5792, 8;
	shf.r.wrap.b32 	%r6205, %r5792, %r5793, 8;
	mov.b64 	%rd1099, {%r6205, %r6204};
	shr.u64 	%rd1100, %rd510, 7;
	xor.b64  	%rd1101, %rd1098, %rd1100;
	xor.b64  	%rd1102, %rd1101, %rd1099;
	add.s64 	%rd1103, %rd614, %rd497;
	add.s64 	%rd1104, %rd1103, %rd1097;
	add.s64 	%rd1105, %rd1104, %rd1102;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6206,%dummy}, %rd1092;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6207}, %rd1092;
	}
	shf.r.wrap.b32 	%r6208, %r6207, %r6206, 19;
	shf.r.wrap.b32 	%r6209, %r6206, %r6207, 19;
	mov.b64 	%rd1106, {%r6209, %r6208};
	shf.l.wrap.b32 	%r6210, %r6206, %r6207, 3;
	shf.l.wrap.b32 	%r6211, %r6207, %r6206, 3;
	mov.b64 	%rd1107, {%r6211, %r6210};
	shr.u64 	%rd1108, %rd1092, 6;
	xor.b64  	%rd1109, %rd1106, %rd1108;
	xor.b64  	%rd1110, %rd1109, %rd1107;
	shf.r.wrap.b32 	%r6212, %r5805, %r5804, 1;
	shf.r.wrap.b32 	%r6213, %r5804, %r5805, 1;
	mov.b64 	%rd1111, {%r6213, %r6212};
	shf.r.wrap.b32 	%r6214, %r5805, %r5804, 8;
	shf.r.wrap.b32 	%r6215, %r5804, %r5805, 8;
	mov.b64 	%rd1112, {%r6215, %r6214};
	shr.u64 	%rd1113, %rd523, 7;
	xor.b64  	%rd1114, %rd1111, %rd1113;
	xor.b64  	%rd1115, %rd1114, %rd1112;
	add.s64 	%rd1116, %rd627, %rd510;
	add.s64 	%rd1117, %rd1116, %rd1110;
	add.s64 	%rd1118, %rd1117, %rd1115;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6216,%dummy}, %rd1105;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6217}, %rd1105;
	}
	shf.r.wrap.b32 	%r6218, %r6217, %r6216, 19;
	shf.r.wrap.b32 	%r6219, %r6216, %r6217, 19;
	mov.b64 	%rd1119, {%r6219, %r6218};
	shf.l.wrap.b32 	%r6220, %r6216, %r6217, 3;
	shf.l.wrap.b32 	%r6221, %r6217, %r6216, 3;
	mov.b64 	%rd1120, {%r6221, %r6220};
	shr.u64 	%rd1121, %rd1105, 6;
	xor.b64  	%rd1122, %rd1119, %rd1121;
	xor.b64  	%rd1123, %rd1122, %rd1120;
	shf.r.wrap.b32 	%r6222, %r5817, %r5816, 1;
	shf.r.wrap.b32 	%r6223, %r5816, %r5817, 1;
	mov.b64 	%rd1124, {%r6223, %r6222};
	shf.r.wrap.b32 	%r6224, %r5817, %r5816, 8;
	shf.r.wrap.b32 	%r6225, %r5816, %r5817, 8;
	mov.b64 	%rd1125, {%r6225, %r6224};
	shr.u64 	%rd1126, %rd536, 7;
	xor.b64  	%rd1127, %rd1124, %rd1126;
	xor.b64  	%rd1128, %rd1127, %rd1125;
	add.s64 	%rd1129, %rd640, %rd523;
	add.s64 	%rd1130, %rd1129, %rd1123;
	add.s64 	%rd1131, %rd1130, %rd1128;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6226,%dummy}, %rd1118;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6227}, %rd1118;
	}
	shf.r.wrap.b32 	%r6228, %r6227, %r6226, 19;
	shf.r.wrap.b32 	%r6229, %r6226, %r6227, 19;
	mov.b64 	%rd1132, {%r6229, %r6228};
	shf.l.wrap.b32 	%r6230, %r6226, %r6227, 3;
	shf.l.wrap.b32 	%r6231, %r6227, %r6226, 3;
	mov.b64 	%rd1133, {%r6231, %r6230};
	shr.u64 	%rd1134, %rd1118, 6;
	xor.b64  	%rd1135, %rd1132, %rd1134;
	xor.b64  	%rd1136, %rd1135, %rd1133;
	shf.r.wrap.b32 	%r6232, %r5829, %r5828, 1;
	shf.r.wrap.b32 	%r6233, %r5828, %r5829, 1;
	mov.b64 	%rd1137, {%r6233, %r6232};
	shf.r.wrap.b32 	%r6234, %r5829, %r5828, 8;
	shf.r.wrap.b32 	%r6235, %r5828, %r5829, 8;
	mov.b64 	%rd1138, {%r6235, %r6234};
	shr.u64 	%rd1139, %rd549, 7;
	xor.b64  	%rd1140, %rd1137, %rd1139;
	xor.b64  	%rd1141, %rd1140, %rd1138;
	add.s64 	%rd1142, %rd653, %rd536;
	add.s64 	%rd1143, %rd1142, %rd1136;
	add.s64 	%rd1144, %rd1143, %rd1141;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6236,%dummy}, %rd1131;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6237}, %rd1131;
	}
	shf.r.wrap.b32 	%r6238, %r6237, %r6236, 19;
	shf.r.wrap.b32 	%r6239, %r6236, %r6237, 19;
	mov.b64 	%rd1145, {%r6239, %r6238};
	shf.l.wrap.b32 	%r6240, %r6236, %r6237, 3;
	shf.l.wrap.b32 	%r6241, %r6237, %r6236, 3;
	mov.b64 	%rd1146, {%r6241, %r6240};
	shr.u64 	%rd1147, %rd1131, 6;
	xor.b64  	%rd1148, %rd1145, %rd1147;
	xor.b64  	%rd1149, %rd1148, %rd1146;
	shf.r.wrap.b32 	%r6242, %r5841, %r5840, 1;
	shf.r.wrap.b32 	%r6243, %r5840, %r5841, 1;
	mov.b64 	%rd1150, {%r6243, %r6242};
	shf.r.wrap.b32 	%r6244, %r5841, %r5840, 8;
	shf.r.wrap.b32 	%r6245, %r5840, %r5841, 8;
	mov.b64 	%rd1151, {%r6245, %r6244};
	shr.u64 	%rd1152, %rd562, 7;
	xor.b64  	%rd1153, %rd1150, %rd1152;
	xor.b64  	%rd1154, %rd1153, %rd1151;
	add.s64 	%rd1155, %rd666, %rd549;
	add.s64 	%rd1156, %rd1155, %rd1149;
	add.s64 	%rd1157, %rd1156, %rd1154;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6246,%dummy}, %rd1144;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6247}, %rd1144;
	}
	shf.r.wrap.b32 	%r6248, %r6247, %r6246, 19;
	shf.r.wrap.b32 	%r6249, %r6246, %r6247, 19;
	mov.b64 	%rd1158, {%r6249, %r6248};
	shf.l.wrap.b32 	%r6250, %r6246, %r6247, 3;
	shf.l.wrap.b32 	%r6251, %r6247, %r6246, 3;
	mov.b64 	%rd1159, {%r6251, %r6250};
	shr.u64 	%rd1160, %rd1144, 6;
	xor.b64  	%rd1161, %rd1158, %rd1160;
	xor.b64  	%rd1162, %rd1161, %rd1159;
	shf.r.wrap.b32 	%r6252, %r5853, %r5852, 1;
	shf.r.wrap.b32 	%r6253, %r5852, %r5853, 1;
	mov.b64 	%rd1163, {%r6253, %r6252};
	shf.r.wrap.b32 	%r6254, %r5853, %r5852, 8;
	shf.r.wrap.b32 	%r6255, %r5852, %r5853, 8;
	mov.b64 	%rd1164, {%r6255, %r6254};
	shr.u64 	%rd1165, %rd575, 7;
	xor.b64  	%rd1166, %rd1163, %rd1165;
	xor.b64  	%rd1167, %rd1166, %rd1164;
	add.s64 	%rd1168, %rd679, %rd562;
	add.s64 	%rd1169, %rd1168, %rd1162;
	add.s64 	%rd1170, %rd1169, %rd1167;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6256,%dummy}, %rd1157;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6257}, %rd1157;
	}
	shf.r.wrap.b32 	%r6258, %r6257, %r6256, 19;
	shf.r.wrap.b32 	%r6259, %r6256, %r6257, 19;
	mov.b64 	%rd1171, {%r6259, %r6258};
	shf.l.wrap.b32 	%r6260, %r6256, %r6257, 3;
	shf.l.wrap.b32 	%r6261, %r6257, %r6256, 3;
	mov.b64 	%rd1172, {%r6261, %r6260};
	shr.u64 	%rd1173, %rd1157, 6;
	xor.b64  	%rd1174, %rd1171, %rd1173;
	xor.b64  	%rd1175, %rd1174, %rd1172;
	shf.r.wrap.b32 	%r6262, %r5865, %r5864, 1;
	shf.r.wrap.b32 	%r6263, %r5864, %r5865, 1;
	mov.b64 	%rd1176, {%r6263, %r6262};
	shf.r.wrap.b32 	%r6264, %r5865, %r5864, 8;
	shf.r.wrap.b32 	%r6265, %r5864, %r5865, 8;
	mov.b64 	%rd1177, {%r6265, %r6264};
	shr.u64 	%rd1178, %rd588, 7;
	xor.b64  	%rd1179, %rd1176, %rd1178;
	xor.b64  	%rd1180, %rd1179, %rd1177;
	add.s64 	%rd1181, %rd1092, %rd575;
	add.s64 	%rd1182, %rd1181, %rd1175;
	add.s64 	%rd1183, %rd1182, %rd1180;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6266,%dummy}, %rd1170;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6267}, %rd1170;
	}
	shf.r.wrap.b32 	%r6268, %r6267, %r6266, 19;
	shf.r.wrap.b32 	%r6269, %r6266, %r6267, 19;
	mov.b64 	%rd1184, {%r6269, %r6268};
	shf.l.wrap.b32 	%r6270, %r6266, %r6267, 3;
	shf.l.wrap.b32 	%r6271, %r6267, %r6266, 3;
	mov.b64 	%rd1185, {%r6271, %r6270};
	shr.u64 	%rd1186, %rd1170, 6;
	xor.b64  	%rd1187, %rd1184, %rd1186;
	xor.b64  	%rd1188, %rd1187, %rd1185;
	shf.r.wrap.b32 	%r6272, %r5877, %r5876, 1;
	shf.r.wrap.b32 	%r6273, %r5876, %r5877, 1;
	mov.b64 	%rd1189, {%r6273, %r6272};
	shf.r.wrap.b32 	%r6274, %r5877, %r5876, 8;
	shf.r.wrap.b32 	%r6275, %r5876, %r5877, 8;
	mov.b64 	%rd1190, {%r6275, %r6274};
	shr.u64 	%rd1191, %rd601, 7;
	xor.b64  	%rd1192, %rd1189, %rd1191;
	xor.b64  	%rd1193, %rd1192, %rd1190;
	add.s64 	%rd1194, %rd1105, %rd588;
	add.s64 	%rd1195, %rd1194, %rd1188;
	add.s64 	%rd1196, %rd1195, %rd1193;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6276,%dummy}, %rd1183;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6277}, %rd1183;
	}
	shf.r.wrap.b32 	%r6278, %r6277, %r6276, 19;
	shf.r.wrap.b32 	%r6279, %r6276, %r6277, 19;
	mov.b64 	%rd1197, {%r6279, %r6278};
	shf.l.wrap.b32 	%r6280, %r6276, %r6277, 3;
	shf.l.wrap.b32 	%r6281, %r6277, %r6276, 3;
	mov.b64 	%rd1198, {%r6281, %r6280};
	shr.u64 	%rd1199, %rd1183, 6;
	xor.b64  	%rd1200, %rd1197, %rd1199;
	xor.b64  	%rd1201, %rd1200, %rd1198;
	shf.r.wrap.b32 	%r6282, %r5889, %r5888, 1;
	shf.r.wrap.b32 	%r6283, %r5888, %r5889, 1;
	mov.b64 	%rd1202, {%r6283, %r6282};
	shf.r.wrap.b32 	%r6284, %r5889, %r5888, 8;
	shf.r.wrap.b32 	%r6285, %r5888, %r5889, 8;
	mov.b64 	%rd1203, {%r6285, %r6284};
	shr.u64 	%rd1204, %rd614, 7;
	xor.b64  	%rd1205, %rd1202, %rd1204;
	xor.b64  	%rd1206, %rd1205, %rd1203;
	add.s64 	%rd1207, %rd1118, %rd601;
	add.s64 	%rd1208, %rd1207, %rd1201;
	add.s64 	%rd1209, %rd1208, %rd1206;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6286,%dummy}, %rd1196;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6287}, %rd1196;
	}
	shf.r.wrap.b32 	%r6288, %r6287, %r6286, 19;
	shf.r.wrap.b32 	%r6289, %r6286, %r6287, 19;
	mov.b64 	%rd1210, {%r6289, %r6288};
	shf.l.wrap.b32 	%r6290, %r6286, %r6287, 3;
	shf.l.wrap.b32 	%r6291, %r6287, %r6286, 3;
	mov.b64 	%rd1211, {%r6291, %r6290};
	shr.u64 	%rd1212, %rd1196, 6;
	xor.b64  	%rd1213, %rd1210, %rd1212;
	xor.b64  	%rd1214, %rd1213, %rd1211;
	shf.r.wrap.b32 	%r6292, %r5901, %r5900, 1;
	shf.r.wrap.b32 	%r6293, %r5900, %r5901, 1;
	mov.b64 	%rd1215, {%r6293, %r6292};
	shf.r.wrap.b32 	%r6294, %r5901, %r5900, 8;
	shf.r.wrap.b32 	%r6295, %r5900, %r5901, 8;
	mov.b64 	%rd1216, {%r6295, %r6294};
	shr.u64 	%rd1217, %rd627, 7;
	xor.b64  	%rd1218, %rd1215, %rd1217;
	xor.b64  	%rd1219, %rd1218, %rd1216;
	add.s64 	%rd1220, %rd1131, %rd614;
	add.s64 	%rd1221, %rd1220, %rd1214;
	add.s64 	%rd1222, %rd1221, %rd1219;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6296,%dummy}, %rd1209;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6297}, %rd1209;
	}
	shf.r.wrap.b32 	%r6298, %r6297, %r6296, 19;
	shf.r.wrap.b32 	%r6299, %r6296, %r6297, 19;
	mov.b64 	%rd1223, {%r6299, %r6298};
	shf.l.wrap.b32 	%r6300, %r6296, %r6297, 3;
	shf.l.wrap.b32 	%r6301, %r6297, %r6296, 3;
	mov.b64 	%rd1224, {%r6301, %r6300};
	shr.u64 	%rd1225, %rd1209, 6;
	xor.b64  	%rd1226, %rd1223, %rd1225;
	xor.b64  	%rd1227, %rd1226, %rd1224;
	shf.r.wrap.b32 	%r6302, %r5911, %r5910, 1;
	shf.r.wrap.b32 	%r6303, %r5910, %r5911, 1;
	mov.b64 	%rd1228, {%r6303, %r6302};
	shf.r.wrap.b32 	%r6304, %r5911, %r5910, 8;
	shf.r.wrap.b32 	%r6305, %r5910, %r5911, 8;
	mov.b64 	%rd1229, {%r6305, %r6304};
	shr.u64 	%rd1230, %rd640, 7;
	xor.b64  	%rd1231, %rd1228, %rd1230;
	xor.b64  	%rd1232, %rd1231, %rd1229;
	add.s64 	%rd1233, %rd1144, %rd627;
	add.s64 	%rd1234, %rd1233, %rd1227;
	add.s64 	%rd1235, %rd1234, %rd1232;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6306,%dummy}, %rd1222;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6307}, %rd1222;
	}
	shf.r.wrap.b32 	%r6308, %r6307, %r6306, 19;
	shf.r.wrap.b32 	%r6309, %r6306, %r6307, 19;
	mov.b64 	%rd1236, {%r6309, %r6308};
	shf.l.wrap.b32 	%r6310, %r6306, %r6307, 3;
	shf.l.wrap.b32 	%r6311, %r6307, %r6306, 3;
	mov.b64 	%rd1237, {%r6311, %r6310};
	shr.u64 	%rd1238, %rd1222, 6;
	xor.b64  	%rd1239, %rd1236, %rd1238;
	xor.b64  	%rd1240, %rd1239, %rd1237;
	shf.r.wrap.b32 	%r6312, %r5921, %r5920, 1;
	shf.r.wrap.b32 	%r6313, %r5920, %r5921, 1;
	mov.b64 	%rd1241, {%r6313, %r6312};
	shf.r.wrap.b32 	%r6314, %r5921, %r5920, 8;
	shf.r.wrap.b32 	%r6315, %r5920, %r5921, 8;
	mov.b64 	%rd1242, {%r6315, %r6314};
	shr.u64 	%rd1243, %rd653, 7;
	xor.b64  	%rd1244, %rd1241, %rd1243;
	xor.b64  	%rd1245, %rd1244, %rd1242;
	add.s64 	%rd1246, %rd1157, %rd640;
	add.s64 	%rd1247, %rd1246, %rd1240;
	add.s64 	%rd1248, %rd1247, %rd1245;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6316,%dummy}, %rd1235;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6317}, %rd1235;
	}
	shf.r.wrap.b32 	%r6318, %r6317, %r6316, 19;
	shf.r.wrap.b32 	%r6319, %r6316, %r6317, 19;
	mov.b64 	%rd1249, {%r6319, %r6318};
	shf.l.wrap.b32 	%r6320, %r6316, %r6317, 3;
	shf.l.wrap.b32 	%r6321, %r6317, %r6316, 3;
	mov.b64 	%rd1250, {%r6321, %r6320};
	shr.u64 	%rd1251, %rd1235, 6;
	xor.b64  	%rd1252, %rd1249, %rd1251;
	xor.b64  	%rd1253, %rd1252, %rd1250;
	shf.r.wrap.b32 	%r6322, %r6187, %r6186, 1;
	shf.r.wrap.b32 	%r6323, %r6186, %r6187, 1;
	mov.b64 	%rd1254, {%r6323, %r6322};
	shf.r.wrap.b32 	%r6324, %r6187, %r6186, 8;
	shf.r.wrap.b32 	%r6325, %r6186, %r6187, 8;
	mov.b64 	%rd1255, {%r6325, %r6324};
	shr.u64 	%rd1256, %rd666, 7;
	xor.b64  	%rd1257, %rd1254, %rd1256;
	xor.b64  	%rd1258, %rd1257, %rd1255;
	add.s64 	%rd1259, %rd1170, %rd653;
	add.s64 	%rd1260, %rd1259, %rd1253;
	add.s64 	%rd1261, %rd1260, %rd1258;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6326,%dummy}, %rd1248;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6327}, %rd1248;
	}
	shf.r.wrap.b32 	%r6328, %r6327, %r6326, 19;
	shf.r.wrap.b32 	%r6329, %r6326, %r6327, 19;
	mov.b64 	%rd1262, {%r6329, %r6328};
	shf.l.wrap.b32 	%r6330, %r6326, %r6327, 3;
	shf.l.wrap.b32 	%r6331, %r6327, %r6326, 3;
	mov.b64 	%rd1263, {%r6331, %r6330};
	shr.u64 	%rd1264, %rd1248, 6;
	xor.b64  	%rd1265, %rd1262, %rd1264;
	xor.b64  	%rd1266, %rd1265, %rd1263;
	shf.r.wrap.b32 	%r6332, %r6197, %r6196, 1;
	shf.r.wrap.b32 	%r6333, %r6196, %r6197, 1;
	mov.b64 	%rd1267, {%r6333, %r6332};
	shf.r.wrap.b32 	%r6334, %r6197, %r6196, 8;
	shf.r.wrap.b32 	%r6335, %r6196, %r6197, 8;
	mov.b64 	%rd1268, {%r6335, %r6334};
	shr.u64 	%rd1269, %rd679, 7;
	xor.b64  	%rd1270, %rd1267, %rd1269;
	xor.b64  	%rd1271, %rd1270, %rd1268;
	add.s64 	%rd1272, %rd1183, %rd666;
	add.s64 	%rd1273, %rd1272, %rd1266;
	add.s64 	%rd1274, %rd1273, %rd1271;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6336,%dummy}, %rd1261;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6337}, %rd1261;
	}
	shf.r.wrap.b32 	%r6338, %r6337, %r6336, 19;
	shf.r.wrap.b32 	%r6339, %r6336, %r6337, 19;
	mov.b64 	%rd1275, {%r6339, %r6338};
	shf.l.wrap.b32 	%r6340, %r6336, %r6337, 3;
	shf.l.wrap.b32 	%r6341, %r6337, %r6336, 3;
	mov.b64 	%rd1276, {%r6341, %r6340};
	shr.u64 	%rd1277, %rd1261, 6;
	xor.b64  	%rd1278, %rd1275, %rd1277;
	xor.b64  	%rd1279, %rd1278, %rd1276;
	shf.r.wrap.b32 	%r6342, %r6207, %r6206, 1;
	shf.r.wrap.b32 	%r6343, %r6206, %r6207, 1;
	mov.b64 	%rd1280, {%r6343, %r6342};
	shf.r.wrap.b32 	%r6344, %r6207, %r6206, 8;
	shf.r.wrap.b32 	%r6345, %r6206, %r6207, 8;
	mov.b64 	%rd1281, {%r6345, %r6344};
	shr.u64 	%rd1282, %rd1092, 7;
	xor.b64  	%rd1283, %rd1280, %rd1282;
	xor.b64  	%rd1284, %rd1283, %rd1281;
	add.s64 	%rd1285, %rd1196, %rd679;
	add.s64 	%rd1286, %rd1285, %rd1279;
	add.s64 	%rd1287, %rd1286, %rd1284;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6346,%dummy}, %rd1068;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6347}, %rd1068;
	}
	shf.r.wrap.b32 	%r6348, %r6347, %r6346, 14;
	shf.r.wrap.b32 	%r6349, %r6346, %r6347, 14;
	mov.b64 	%rd1288, {%r6349, %r6348};
	shf.r.wrap.b32 	%r6350, %r6347, %r6346, 18;
	shf.r.wrap.b32 	%r6351, %r6346, %r6347, 18;
	mov.b64 	%rd1289, {%r6351, %r6350};
	xor.b64  	%rd1290, %rd1289, %rd1288;
	shf.l.wrap.b32 	%r6352, %r6346, %r6347, 23;
	shf.l.wrap.b32 	%r6353, %r6347, %r6346, 23;
	mov.b64 	%rd1291, {%r6353, %r6352};
	xor.b64  	%rd1292, %rd1290, %rd1291;
	xor.b64  	%rd1293, %rd1043, %rd1018;
	and.b64  	%rd1294, %rd1293, %rd1068;
	xor.b64  	%rd1295, %rd1294, %rd1018;
	add.s64 	%rd1296, %rd1295, %rd993;
	add.s64 	%rd1297, %rd1296, %rd1092;
	ld.const.u64 	%rd1298, [k_sha512+256];
	add.s64 	%rd1299, %rd1297, %rd1298;
	add.s64 	%rd1300, %rd1299, %rd1292;
	add.s64 	%rd1301, %rd1300, %rd1004;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6354,%dummy}, %rd1079;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6355}, %rd1079;
	}
	shf.r.wrap.b32 	%r6356, %r6355, %r6354, 28;
	shf.r.wrap.b32 	%r6357, %r6354, %r6355, 28;
	mov.b64 	%rd1302, {%r6357, %r6356};
	shf.l.wrap.b32 	%r6358, %r6354, %r6355, 30;
	shf.l.wrap.b32 	%r6359, %r6355, %r6354, 30;
	mov.b64 	%rd1303, {%r6359, %r6358};
	xor.b64  	%rd1304, %rd1303, %rd1302;
	shf.l.wrap.b32 	%r6360, %r6354, %r6355, 25;
	shf.l.wrap.b32 	%r6361, %r6355, %r6354, 25;
	mov.b64 	%rd1305, {%r6361, %r6360};
	xor.b64  	%rd1306, %rd1304, %rd1305;
	xor.b64  	%rd1307, %rd1079, %rd1029;
	xor.b64  	%rd1308, %rd1079, %rd1054;
	and.b64  	%rd1309, %rd1308, %rd1307;
	xor.b64  	%rd1310, %rd1309, %rd1079;
	add.s64 	%rd1311, %rd1300, %rd1310;
	add.s64 	%rd1312, %rd1311, %rd1306;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6362,%dummy}, %rd1301;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6363}, %rd1301;
	}
	shf.r.wrap.b32 	%r6364, %r6363, %r6362, 14;
	shf.r.wrap.b32 	%r6365, %r6362, %r6363, 14;
	mov.b64 	%rd1313, {%r6365, %r6364};
	shf.r.wrap.b32 	%r6366, %r6363, %r6362, 18;
	shf.r.wrap.b32 	%r6367, %r6362, %r6363, 18;
	mov.b64 	%rd1314, {%r6367, %r6366};
	xor.b64  	%rd1315, %rd1314, %rd1313;
	shf.l.wrap.b32 	%r6368, %r6362, %r6363, 23;
	shf.l.wrap.b32 	%r6369, %r6363, %r6362, 23;
	mov.b64 	%rd1316, {%r6369, %r6368};
	xor.b64  	%rd1317, %rd1315, %rd1316;
	xor.b64  	%rd1318, %rd1068, %rd1043;
	and.b64  	%rd1319, %rd1301, %rd1318;
	xor.b64  	%rd1320, %rd1319, %rd1043;
	add.s64 	%rd1321, %rd1105, %rd1018;
	ld.const.u64 	%rd1322, [k_sha512+264];
	add.s64 	%rd1323, %rd1321, %rd1322;
	add.s64 	%rd1324, %rd1323, %rd1320;
	add.s64 	%rd1325, %rd1324, %rd1317;
	add.s64 	%rd1326, %rd1325, %rd1029;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6370,%dummy}, %rd1312;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6371}, %rd1312;
	}
	shf.r.wrap.b32 	%r6372, %r6371, %r6370, 28;
	shf.r.wrap.b32 	%r6373, %r6370, %r6371, 28;
	mov.b64 	%rd1327, {%r6373, %r6372};
	shf.l.wrap.b32 	%r6374, %r6370, %r6371, 30;
	shf.l.wrap.b32 	%r6375, %r6371, %r6370, 30;
	mov.b64 	%rd1328, {%r6375, %r6374};
	xor.b64  	%rd1329, %rd1328, %rd1327;
	shf.l.wrap.b32 	%r6376, %r6370, %r6371, 25;
	shf.l.wrap.b32 	%r6377, %r6371, %r6370, 25;
	mov.b64 	%rd1330, {%r6377, %r6376};
	xor.b64  	%rd1331, %rd1329, %rd1330;
	xor.b64  	%rd1332, %rd1312, %rd1054;
	xor.b64  	%rd1333, %rd1312, %rd1079;
	and.b64  	%rd1334, %rd1333, %rd1332;
	xor.b64  	%rd1335, %rd1334, %rd1312;
	add.s64 	%rd1336, %rd1325, %rd1335;
	add.s64 	%rd1337, %rd1336, %rd1331;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6378,%dummy}, %rd1326;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6379}, %rd1326;
	}
	shf.r.wrap.b32 	%r6380, %r6379, %r6378, 14;
	shf.r.wrap.b32 	%r6381, %r6378, %r6379, 14;
	mov.b64 	%rd1338, {%r6381, %r6380};
	shf.r.wrap.b32 	%r6382, %r6379, %r6378, 18;
	shf.r.wrap.b32 	%r6383, %r6378, %r6379, 18;
	mov.b64 	%rd1339, {%r6383, %r6382};
	xor.b64  	%rd1340, %rd1339, %rd1338;
	shf.l.wrap.b32 	%r6384, %r6378, %r6379, 23;
	shf.l.wrap.b32 	%r6385, %r6379, %r6378, 23;
	mov.b64 	%rd1341, {%r6385, %r6384};
	xor.b64  	%rd1342, %rd1340, %rd1341;
	xor.b64  	%rd1343, %rd1301, %rd1068;
	and.b64  	%rd1344, %rd1326, %rd1343;
	xor.b64  	%rd1345, %rd1344, %rd1068;
	add.s64 	%rd1346, %rd1118, %rd1043;
	ld.const.u64 	%rd1347, [k_sha512+272];
	add.s64 	%rd1348, %rd1346, %rd1347;
	add.s64 	%rd1349, %rd1348, %rd1345;
	add.s64 	%rd1350, %rd1349, %rd1342;
	add.s64 	%rd1351, %rd1350, %rd1054;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6386,%dummy}, %rd1337;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6387}, %rd1337;
	}
	shf.r.wrap.b32 	%r6388, %r6387, %r6386, 28;
	shf.r.wrap.b32 	%r6389, %r6386, %r6387, 28;
	mov.b64 	%rd1352, {%r6389, %r6388};
	shf.l.wrap.b32 	%r6390, %r6386, %r6387, 30;
	shf.l.wrap.b32 	%r6391, %r6387, %r6386, 30;
	mov.b64 	%rd1353, {%r6391, %r6390};
	xor.b64  	%rd1354, %rd1353, %rd1352;
	shf.l.wrap.b32 	%r6392, %r6386, %r6387, 25;
	shf.l.wrap.b32 	%r6393, %r6387, %r6386, 25;
	mov.b64 	%rd1355, {%r6393, %r6392};
	xor.b64  	%rd1356, %rd1354, %rd1355;
	xor.b64  	%rd1357, %rd1337, %rd1079;
	xor.b64  	%rd1358, %rd1337, %rd1312;
	and.b64  	%rd1359, %rd1358, %rd1357;
	xor.b64  	%rd1360, %rd1359, %rd1337;
	add.s64 	%rd1361, %rd1350, %rd1360;
	add.s64 	%rd1362, %rd1361, %rd1356;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6394,%dummy}, %rd1351;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6395}, %rd1351;
	}
	shf.r.wrap.b32 	%r6396, %r6395, %r6394, 14;
	shf.r.wrap.b32 	%r6397, %r6394, %r6395, 14;
	mov.b64 	%rd1363, {%r6397, %r6396};
	shf.r.wrap.b32 	%r6398, %r6395, %r6394, 18;
	shf.r.wrap.b32 	%r6399, %r6394, %r6395, 18;
	mov.b64 	%rd1364, {%r6399, %r6398};
	xor.b64  	%rd1365, %rd1364, %rd1363;
	shf.l.wrap.b32 	%r6400, %r6394, %r6395, 23;
	shf.l.wrap.b32 	%r6401, %r6395, %r6394, 23;
	mov.b64 	%rd1366, {%r6401, %r6400};
	xor.b64  	%rd1367, %rd1365, %rd1366;
	xor.b64  	%rd1368, %rd1326, %rd1301;
	and.b64  	%rd1369, %rd1351, %rd1368;
	xor.b64  	%rd1370, %rd1369, %rd1301;
	add.s64 	%rd1371, %rd1131, %rd1068;
	ld.const.u64 	%rd1372, [k_sha512+280];
	add.s64 	%rd1373, %rd1371, %rd1372;
	add.s64 	%rd1374, %rd1373, %rd1370;
	add.s64 	%rd1375, %rd1374, %rd1367;
	add.s64 	%rd1376, %rd1375, %rd1079;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6402,%dummy}, %rd1362;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6403}, %rd1362;
	}
	shf.r.wrap.b32 	%r6404, %r6403, %r6402, 28;
	shf.r.wrap.b32 	%r6405, %r6402, %r6403, 28;
	mov.b64 	%rd1377, {%r6405, %r6404};
	shf.l.wrap.b32 	%r6406, %r6402, %r6403, 30;
	shf.l.wrap.b32 	%r6407, %r6403, %r6402, 30;
	mov.b64 	%rd1378, {%r6407, %r6406};
	xor.b64  	%rd1379, %rd1378, %rd1377;
	shf.l.wrap.b32 	%r6408, %r6402, %r6403, 25;
	shf.l.wrap.b32 	%r6409, %r6403, %r6402, 25;
	mov.b64 	%rd1380, {%r6409, %r6408};
	xor.b64  	%rd1381, %rd1379, %rd1380;
	xor.b64  	%rd1382, %rd1362, %rd1312;
	xor.b64  	%rd1383, %rd1362, %rd1337;
	and.b64  	%rd1384, %rd1383, %rd1382;
	xor.b64  	%rd1385, %rd1384, %rd1362;
	add.s64 	%rd1386, %rd1375, %rd1385;
	add.s64 	%rd1387, %rd1386, %rd1381;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6410,%dummy}, %rd1376;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6411}, %rd1376;
	}
	shf.r.wrap.b32 	%r6412, %r6411, %r6410, 14;
	shf.r.wrap.b32 	%r6413, %r6410, %r6411, 14;
	mov.b64 	%rd1388, {%r6413, %r6412};
	shf.r.wrap.b32 	%r6414, %r6411, %r6410, 18;
	shf.r.wrap.b32 	%r6415, %r6410, %r6411, 18;
	mov.b64 	%rd1389, {%r6415, %r6414};
	xor.b64  	%rd1390, %rd1389, %rd1388;
	shf.l.wrap.b32 	%r6416, %r6410, %r6411, 23;
	shf.l.wrap.b32 	%r6417, %r6411, %r6410, 23;
	mov.b64 	%rd1391, {%r6417, %r6416};
	xor.b64  	%rd1392, %rd1390, %rd1391;
	xor.b64  	%rd1393, %rd1351, %rd1326;
	and.b64  	%rd1394, %rd1376, %rd1393;
	xor.b64  	%rd1395, %rd1394, %rd1326;
	add.s64 	%rd1396, %rd1301, %rd1144;
	ld.const.u64 	%rd1397, [k_sha512+288];
	add.s64 	%rd1398, %rd1396, %rd1397;
	add.s64 	%rd1399, %rd1398, %rd1395;
	add.s64 	%rd1400, %rd1399, %rd1392;
	add.s64 	%rd1401, %rd1400, %rd1312;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6418,%dummy}, %rd1387;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6419}, %rd1387;
	}
	shf.r.wrap.b32 	%r6420, %r6419, %r6418, 28;
	shf.r.wrap.b32 	%r6421, %r6418, %r6419, 28;
	mov.b64 	%rd1402, {%r6421, %r6420};
	shf.l.wrap.b32 	%r6422, %r6418, %r6419, 30;
	shf.l.wrap.b32 	%r6423, %r6419, %r6418, 30;
	mov.b64 	%rd1403, {%r6423, %r6422};
	xor.b64  	%rd1404, %rd1403, %rd1402;
	shf.l.wrap.b32 	%r6424, %r6418, %r6419, 25;
	shf.l.wrap.b32 	%r6425, %r6419, %r6418, 25;
	mov.b64 	%rd1405, {%r6425, %r6424};
	xor.b64  	%rd1406, %rd1404, %rd1405;
	xor.b64  	%rd1407, %rd1387, %rd1337;
	xor.b64  	%rd1408, %rd1387, %rd1362;
	and.b64  	%rd1409, %rd1408, %rd1407;
	xor.b64  	%rd1410, %rd1409, %rd1387;
	add.s64 	%rd1411, %rd1400, %rd1410;
	add.s64 	%rd1412, %rd1411, %rd1406;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6426,%dummy}, %rd1401;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6427}, %rd1401;
	}
	shf.r.wrap.b32 	%r6428, %r6427, %r6426, 14;
	shf.r.wrap.b32 	%r6429, %r6426, %r6427, 14;
	mov.b64 	%rd1413, {%r6429, %r6428};
	shf.r.wrap.b32 	%r6430, %r6427, %r6426, 18;
	shf.r.wrap.b32 	%r6431, %r6426, %r6427, 18;
	mov.b64 	%rd1414, {%r6431, %r6430};
	xor.b64  	%rd1415, %rd1414, %rd1413;
	shf.l.wrap.b32 	%r6432, %r6426, %r6427, 23;
	shf.l.wrap.b32 	%r6433, %r6427, %r6426, 23;
	mov.b64 	%rd1416, {%r6433, %r6432};
	xor.b64  	%rd1417, %rd1415, %rd1416;
	xor.b64  	%rd1418, %rd1376, %rd1351;
	and.b64  	%rd1419, %rd1401, %rd1418;
	xor.b64  	%rd1420, %rd1419, %rd1351;
	add.s64 	%rd1421, %rd1326, %rd1157;
	ld.const.u64 	%rd1422, [k_sha512+296];
	add.s64 	%rd1423, %rd1421, %rd1422;
	add.s64 	%rd1424, %rd1423, %rd1420;
	add.s64 	%rd1425, %rd1424, %rd1417;
	add.s64 	%rd1426, %rd1425, %rd1337;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6434,%dummy}, %rd1412;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6435}, %rd1412;
	}
	shf.r.wrap.b32 	%r6436, %r6435, %r6434, 28;
	shf.r.wrap.b32 	%r6437, %r6434, %r6435, 28;
	mov.b64 	%rd1427, {%r6437, %r6436};
	shf.l.wrap.b32 	%r6438, %r6434, %r6435, 30;
	shf.l.wrap.b32 	%r6439, %r6435, %r6434, 30;
	mov.b64 	%rd1428, {%r6439, %r6438};
	xor.b64  	%rd1429, %rd1428, %rd1427;
	shf.l.wrap.b32 	%r6440, %r6434, %r6435, 25;
	shf.l.wrap.b32 	%r6441, %r6435, %r6434, 25;
	mov.b64 	%rd1430, {%r6441, %r6440};
	xor.b64  	%rd1431, %rd1429, %rd1430;
	xor.b64  	%rd1432, %rd1412, %rd1362;
	xor.b64  	%rd1433, %rd1412, %rd1387;
	and.b64  	%rd1434, %rd1433, %rd1432;
	xor.b64  	%rd1435, %rd1434, %rd1412;
	add.s64 	%rd1436, %rd1425, %rd1435;
	add.s64 	%rd1437, %rd1436, %rd1431;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6442,%dummy}, %rd1426;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6443}, %rd1426;
	}
	shf.r.wrap.b32 	%r6444, %r6443, %r6442, 14;
	shf.r.wrap.b32 	%r6445, %r6442, %r6443, 14;
	mov.b64 	%rd1438, {%r6445, %r6444};
	shf.r.wrap.b32 	%r6446, %r6443, %r6442, 18;
	shf.r.wrap.b32 	%r6447, %r6442, %r6443, 18;
	mov.b64 	%rd1439, {%r6447, %r6446};
	xor.b64  	%rd1440, %rd1439, %rd1438;
	shf.l.wrap.b32 	%r6448, %r6442, %r6443, 23;
	shf.l.wrap.b32 	%r6449, %r6443, %r6442, 23;
	mov.b64 	%rd1441, {%r6449, %r6448};
	xor.b64  	%rd1442, %rd1440, %rd1441;
	xor.b64  	%rd1443, %rd1401, %rd1376;
	and.b64  	%rd1444, %rd1426, %rd1443;
	xor.b64  	%rd1445, %rd1444, %rd1376;
	add.s64 	%rd1446, %rd1351, %rd1170;
	ld.const.u64 	%rd1447, [k_sha512+304];
	add.s64 	%rd1448, %rd1446, %rd1447;
	add.s64 	%rd1449, %rd1448, %rd1445;
	add.s64 	%rd1450, %rd1449, %rd1442;
	add.s64 	%rd1451, %rd1450, %rd1362;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6450,%dummy}, %rd1437;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6451}, %rd1437;
	}
	shf.r.wrap.b32 	%r6452, %r6451, %r6450, 28;
	shf.r.wrap.b32 	%r6453, %r6450, %r6451, 28;
	mov.b64 	%rd1452, {%r6453, %r6452};
	shf.l.wrap.b32 	%r6454, %r6450, %r6451, 30;
	shf.l.wrap.b32 	%r6455, %r6451, %r6450, 30;
	mov.b64 	%rd1453, {%r6455, %r6454};
	xor.b64  	%rd1454, %rd1453, %rd1452;
	shf.l.wrap.b32 	%r6456, %r6450, %r6451, 25;
	shf.l.wrap.b32 	%r6457, %r6451, %r6450, 25;
	mov.b64 	%rd1455, {%r6457, %r6456};
	xor.b64  	%rd1456, %rd1454, %rd1455;
	xor.b64  	%rd1457, %rd1437, %rd1387;
	xor.b64  	%rd1458, %rd1437, %rd1412;
	and.b64  	%rd1459, %rd1458, %rd1457;
	xor.b64  	%rd1460, %rd1459, %rd1437;
	add.s64 	%rd1461, %rd1450, %rd1460;
	add.s64 	%rd1462, %rd1461, %rd1456;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6458,%dummy}, %rd1451;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6459}, %rd1451;
	}
	shf.r.wrap.b32 	%r6460, %r6459, %r6458, 14;
	shf.r.wrap.b32 	%r6461, %r6458, %r6459, 14;
	mov.b64 	%rd1463, {%r6461, %r6460};
	shf.r.wrap.b32 	%r6462, %r6459, %r6458, 18;
	shf.r.wrap.b32 	%r6463, %r6458, %r6459, 18;
	mov.b64 	%rd1464, {%r6463, %r6462};
	xor.b64  	%rd1465, %rd1464, %rd1463;
	shf.l.wrap.b32 	%r6464, %r6458, %r6459, 23;
	shf.l.wrap.b32 	%r6465, %r6459, %r6458, 23;
	mov.b64 	%rd1466, {%r6465, %r6464};
	xor.b64  	%rd1467, %rd1465, %rd1466;
	xor.b64  	%rd1468, %rd1426, %rd1401;
	and.b64  	%rd1469, %rd1451, %rd1468;
	xor.b64  	%rd1470, %rd1469, %rd1401;
	add.s64 	%rd1471, %rd1376, %rd1183;
	ld.const.u64 	%rd1472, [k_sha512+312];
	add.s64 	%rd1473, %rd1471, %rd1472;
	add.s64 	%rd1474, %rd1473, %rd1470;
	add.s64 	%rd1475, %rd1474, %rd1467;
	add.s64 	%rd1476, %rd1475, %rd1387;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6466,%dummy}, %rd1462;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6467}, %rd1462;
	}
	shf.r.wrap.b32 	%r6468, %r6467, %r6466, 28;
	shf.r.wrap.b32 	%r6469, %r6466, %r6467, 28;
	mov.b64 	%rd1477, {%r6469, %r6468};
	shf.l.wrap.b32 	%r6470, %r6466, %r6467, 30;
	shf.l.wrap.b32 	%r6471, %r6467, %r6466, 30;
	mov.b64 	%rd1478, {%r6471, %r6470};
	xor.b64  	%rd1479, %rd1478, %rd1477;
	shf.l.wrap.b32 	%r6472, %r6466, %r6467, 25;
	shf.l.wrap.b32 	%r6473, %r6467, %r6466, 25;
	mov.b64 	%rd1480, {%r6473, %r6472};
	xor.b64  	%rd1481, %rd1479, %rd1480;
	xor.b64  	%rd1482, %rd1462, %rd1412;
	xor.b64  	%rd1483, %rd1462, %rd1437;
	and.b64  	%rd1484, %rd1483, %rd1482;
	xor.b64  	%rd1485, %rd1484, %rd1462;
	add.s64 	%rd1486, %rd1475, %rd1485;
	add.s64 	%rd1487, %rd1486, %rd1481;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6474,%dummy}, %rd1476;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6475}, %rd1476;
	}
	shf.r.wrap.b32 	%r6476, %r6475, %r6474, 14;
	shf.r.wrap.b32 	%r6477, %r6474, %r6475, 14;
	mov.b64 	%rd1488, {%r6477, %r6476};
	shf.r.wrap.b32 	%r6478, %r6475, %r6474, 18;
	shf.r.wrap.b32 	%r6479, %r6474, %r6475, 18;
	mov.b64 	%rd1489, {%r6479, %r6478};
	xor.b64  	%rd1490, %rd1489, %rd1488;
	shf.l.wrap.b32 	%r6480, %r6474, %r6475, 23;
	shf.l.wrap.b32 	%r6481, %r6475, %r6474, 23;
	mov.b64 	%rd1491, {%r6481, %r6480};
	xor.b64  	%rd1492, %rd1490, %rd1491;
	xor.b64  	%rd1493, %rd1451, %rd1426;
	and.b64  	%rd1494, %rd1476, %rd1493;
	xor.b64  	%rd1495, %rd1494, %rd1426;
	add.s64 	%rd1496, %rd1401, %rd1196;
	ld.const.u64 	%rd1497, [k_sha512+320];
	add.s64 	%rd1498, %rd1496, %rd1497;
	add.s64 	%rd1499, %rd1498, %rd1495;
	add.s64 	%rd1500, %rd1499, %rd1492;
	add.s64 	%rd1501, %rd1500, %rd1412;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6482,%dummy}, %rd1487;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6483}, %rd1487;
	}
	shf.r.wrap.b32 	%r6484, %r6483, %r6482, 28;
	shf.r.wrap.b32 	%r6485, %r6482, %r6483, 28;
	mov.b64 	%rd1502, {%r6485, %r6484};
	shf.l.wrap.b32 	%r6486, %r6482, %r6483, 30;
	shf.l.wrap.b32 	%r6487, %r6483, %r6482, 30;
	mov.b64 	%rd1503, {%r6487, %r6486};
	xor.b64  	%rd1504, %rd1503, %rd1502;
	shf.l.wrap.b32 	%r6488, %r6482, %r6483, 25;
	shf.l.wrap.b32 	%r6489, %r6483, %r6482, 25;
	mov.b64 	%rd1505, {%r6489, %r6488};
	xor.b64  	%rd1506, %rd1504, %rd1505;
	xor.b64  	%rd1507, %rd1487, %rd1437;
	xor.b64  	%rd1508, %rd1487, %rd1462;
	and.b64  	%rd1509, %rd1508, %rd1507;
	xor.b64  	%rd1510, %rd1509, %rd1487;
	add.s64 	%rd1511, %rd1500, %rd1510;
	add.s64 	%rd1512, %rd1511, %rd1506;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6490,%dummy}, %rd1501;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6491}, %rd1501;
	}
	shf.r.wrap.b32 	%r6492, %r6491, %r6490, 14;
	shf.r.wrap.b32 	%r6493, %r6490, %r6491, 14;
	mov.b64 	%rd1513, {%r6493, %r6492};
	shf.r.wrap.b32 	%r6494, %r6491, %r6490, 18;
	shf.r.wrap.b32 	%r6495, %r6490, %r6491, 18;
	mov.b64 	%rd1514, {%r6495, %r6494};
	xor.b64  	%rd1515, %rd1514, %rd1513;
	shf.l.wrap.b32 	%r6496, %r6490, %r6491, 23;
	shf.l.wrap.b32 	%r6497, %r6491, %r6490, 23;
	mov.b64 	%rd1516, {%r6497, %r6496};
	xor.b64  	%rd1517, %rd1515, %rd1516;
	xor.b64  	%rd1518, %rd1476, %rd1451;
	and.b64  	%rd1519, %rd1501, %rd1518;
	xor.b64  	%rd1520, %rd1519, %rd1451;
	add.s64 	%rd1521, %rd1426, %rd1209;
	ld.const.u64 	%rd1522, [k_sha512+328];
	add.s64 	%rd1523, %rd1521, %rd1522;
	add.s64 	%rd1524, %rd1523, %rd1520;
	add.s64 	%rd1525, %rd1524, %rd1517;
	add.s64 	%rd1526, %rd1525, %rd1437;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6498,%dummy}, %rd1512;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6499}, %rd1512;
	}
	shf.r.wrap.b32 	%r6500, %r6499, %r6498, 28;
	shf.r.wrap.b32 	%r6501, %r6498, %r6499, 28;
	mov.b64 	%rd1527, {%r6501, %r6500};
	shf.l.wrap.b32 	%r6502, %r6498, %r6499, 30;
	shf.l.wrap.b32 	%r6503, %r6499, %r6498, 30;
	mov.b64 	%rd1528, {%r6503, %r6502};
	xor.b64  	%rd1529, %rd1528, %rd1527;
	shf.l.wrap.b32 	%r6504, %r6498, %r6499, 25;
	shf.l.wrap.b32 	%r6505, %r6499, %r6498, 25;
	mov.b64 	%rd1530, {%r6505, %r6504};
	xor.b64  	%rd1531, %rd1529, %rd1530;
	xor.b64  	%rd1532, %rd1512, %rd1462;
	xor.b64  	%rd1533, %rd1512, %rd1487;
	and.b64  	%rd1534, %rd1533, %rd1532;
	xor.b64  	%rd1535, %rd1534, %rd1512;
	add.s64 	%rd1536, %rd1525, %rd1535;
	add.s64 	%rd1537, %rd1536, %rd1531;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6506,%dummy}, %rd1526;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6507}, %rd1526;
	}
	shf.r.wrap.b32 	%r6508, %r6507, %r6506, 14;
	shf.r.wrap.b32 	%r6509, %r6506, %r6507, 14;
	mov.b64 	%rd1538, {%r6509, %r6508};
	shf.r.wrap.b32 	%r6510, %r6507, %r6506, 18;
	shf.r.wrap.b32 	%r6511, %r6506, %r6507, 18;
	mov.b64 	%rd1539, {%r6511, %r6510};
	xor.b64  	%rd1540, %rd1539, %rd1538;
	shf.l.wrap.b32 	%r6512, %r6506, %r6507, 23;
	shf.l.wrap.b32 	%r6513, %r6507, %r6506, 23;
	mov.b64 	%rd1541, {%r6513, %r6512};
	xor.b64  	%rd1542, %rd1540, %rd1541;
	xor.b64  	%rd1543, %rd1501, %rd1476;
	and.b64  	%rd1544, %rd1526, %rd1543;
	xor.b64  	%rd1545, %rd1544, %rd1476;
	add.s64 	%rd1546, %rd1451, %rd1222;
	ld.const.u64 	%rd1547, [k_sha512+336];
	add.s64 	%rd1548, %rd1546, %rd1547;
	add.s64 	%rd1549, %rd1548, %rd1545;
	add.s64 	%rd1550, %rd1549, %rd1542;
	add.s64 	%rd1551, %rd1550, %rd1462;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6514,%dummy}, %rd1537;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6515}, %rd1537;
	}
	shf.r.wrap.b32 	%r6516, %r6515, %r6514, 28;
	shf.r.wrap.b32 	%r6517, %r6514, %r6515, 28;
	mov.b64 	%rd1552, {%r6517, %r6516};
	shf.l.wrap.b32 	%r6518, %r6514, %r6515, 30;
	shf.l.wrap.b32 	%r6519, %r6515, %r6514, 30;
	mov.b64 	%rd1553, {%r6519, %r6518};
	xor.b64  	%rd1554, %rd1553, %rd1552;
	shf.l.wrap.b32 	%r6520, %r6514, %r6515, 25;
	shf.l.wrap.b32 	%r6521, %r6515, %r6514, 25;
	mov.b64 	%rd1555, {%r6521, %r6520};
	xor.b64  	%rd1556, %rd1554, %rd1555;
	xor.b64  	%rd1557, %rd1537, %rd1487;
	xor.b64  	%rd1558, %rd1537, %rd1512;
	and.b64  	%rd1559, %rd1558, %rd1557;
	xor.b64  	%rd1560, %rd1559, %rd1537;
	add.s64 	%rd1561, %rd1550, %rd1560;
	add.s64 	%rd1562, %rd1561, %rd1556;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6522,%dummy}, %rd1551;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6523}, %rd1551;
	}
	shf.r.wrap.b32 	%r6524, %r6523, %r6522, 14;
	shf.r.wrap.b32 	%r6525, %r6522, %r6523, 14;
	mov.b64 	%rd1563, {%r6525, %r6524};
	shf.r.wrap.b32 	%r6526, %r6523, %r6522, 18;
	shf.r.wrap.b32 	%r6527, %r6522, %r6523, 18;
	mov.b64 	%rd1564, {%r6527, %r6526};
	xor.b64  	%rd1565, %rd1564, %rd1563;
	shf.l.wrap.b32 	%r6528, %r6522, %r6523, 23;
	shf.l.wrap.b32 	%r6529, %r6523, %r6522, 23;
	mov.b64 	%rd1566, {%r6529, %r6528};
	xor.b64  	%rd1567, %rd1565, %rd1566;
	xor.b64  	%rd1568, %rd1526, %rd1501;
	and.b64  	%rd1569, %rd1551, %rd1568;
	xor.b64  	%rd1570, %rd1569, %rd1501;
	add.s64 	%rd1571, %rd1476, %rd1235;
	ld.const.u64 	%rd1572, [k_sha512+344];
	add.s64 	%rd1573, %rd1571, %rd1572;
	add.s64 	%rd1574, %rd1573, %rd1570;
	add.s64 	%rd1575, %rd1574, %rd1567;
	add.s64 	%rd1576, %rd1575, %rd1487;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6530,%dummy}, %rd1562;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6531}, %rd1562;
	}
	shf.r.wrap.b32 	%r6532, %r6531, %r6530, 28;
	shf.r.wrap.b32 	%r6533, %r6530, %r6531, 28;
	mov.b64 	%rd1577, {%r6533, %r6532};
	shf.l.wrap.b32 	%r6534, %r6530, %r6531, 30;
	shf.l.wrap.b32 	%r6535, %r6531, %r6530, 30;
	mov.b64 	%rd1578, {%r6535, %r6534};
	xor.b64  	%rd1579, %rd1578, %rd1577;
	shf.l.wrap.b32 	%r6536, %r6530, %r6531, 25;
	shf.l.wrap.b32 	%r6537, %r6531, %r6530, 25;
	mov.b64 	%rd1580, {%r6537, %r6536};
	xor.b64  	%rd1581, %rd1579, %rd1580;
	xor.b64  	%rd1582, %rd1562, %rd1512;
	xor.b64  	%rd1583, %rd1562, %rd1537;
	and.b64  	%rd1584, %rd1583, %rd1582;
	xor.b64  	%rd1585, %rd1584, %rd1562;
	add.s64 	%rd1586, %rd1575, %rd1585;
	add.s64 	%rd1587, %rd1586, %rd1581;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6538,%dummy}, %rd1576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6539}, %rd1576;
	}
	shf.r.wrap.b32 	%r6540, %r6539, %r6538, 14;
	shf.r.wrap.b32 	%r6541, %r6538, %r6539, 14;
	mov.b64 	%rd1588, {%r6541, %r6540};
	shf.r.wrap.b32 	%r6542, %r6539, %r6538, 18;
	shf.r.wrap.b32 	%r6543, %r6538, %r6539, 18;
	mov.b64 	%rd1589, {%r6543, %r6542};
	xor.b64  	%rd1590, %rd1589, %rd1588;
	shf.l.wrap.b32 	%r6544, %r6538, %r6539, 23;
	shf.l.wrap.b32 	%r6545, %r6539, %r6538, 23;
	mov.b64 	%rd1591, {%r6545, %r6544};
	xor.b64  	%rd1592, %rd1590, %rd1591;
	xor.b64  	%rd1593, %rd1551, %rd1526;
	and.b64  	%rd1594, %rd1576, %rd1593;
	xor.b64  	%rd1595, %rd1594, %rd1526;
	add.s64 	%rd1596, %rd1501, %rd1248;
	ld.const.u64 	%rd1597, [k_sha512+352];
	add.s64 	%rd1598, %rd1596, %rd1597;
	add.s64 	%rd1599, %rd1598, %rd1595;
	add.s64 	%rd1600, %rd1599, %rd1592;
	add.s64 	%rd1601, %rd1600, %rd1512;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6546,%dummy}, %rd1587;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6547}, %rd1587;
	}
	shf.r.wrap.b32 	%r6548, %r6547, %r6546, 28;
	shf.r.wrap.b32 	%r6549, %r6546, %r6547, 28;
	mov.b64 	%rd1602, {%r6549, %r6548};
	shf.l.wrap.b32 	%r6550, %r6546, %r6547, 30;
	shf.l.wrap.b32 	%r6551, %r6547, %r6546, 30;
	mov.b64 	%rd1603, {%r6551, %r6550};
	xor.b64  	%rd1604, %rd1603, %rd1602;
	shf.l.wrap.b32 	%r6552, %r6546, %r6547, 25;
	shf.l.wrap.b32 	%r6553, %r6547, %r6546, 25;
	mov.b64 	%rd1605, {%r6553, %r6552};
	xor.b64  	%rd1606, %rd1604, %rd1605;
	xor.b64  	%rd1607, %rd1587, %rd1537;
	xor.b64  	%rd1608, %rd1587, %rd1562;
	and.b64  	%rd1609, %rd1608, %rd1607;
	xor.b64  	%rd1610, %rd1609, %rd1587;
	add.s64 	%rd1611, %rd1600, %rd1610;
	add.s64 	%rd1612, %rd1611, %rd1606;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6554,%dummy}, %rd1601;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6555}, %rd1601;
	}
	shf.r.wrap.b32 	%r6556, %r6555, %r6554, 14;
	shf.r.wrap.b32 	%r6557, %r6554, %r6555, 14;
	mov.b64 	%rd1613, {%r6557, %r6556};
	shf.r.wrap.b32 	%r6558, %r6555, %r6554, 18;
	shf.r.wrap.b32 	%r6559, %r6554, %r6555, 18;
	mov.b64 	%rd1614, {%r6559, %r6558};
	xor.b64  	%rd1615, %rd1614, %rd1613;
	shf.l.wrap.b32 	%r6560, %r6554, %r6555, 23;
	shf.l.wrap.b32 	%r6561, %r6555, %r6554, 23;
	mov.b64 	%rd1616, {%r6561, %r6560};
	xor.b64  	%rd1617, %rd1615, %rd1616;
	xor.b64  	%rd1618, %rd1576, %rd1551;
	and.b64  	%rd1619, %rd1601, %rd1618;
	xor.b64  	%rd1620, %rd1619, %rd1551;
	add.s64 	%rd1621, %rd1526, %rd1261;
	ld.const.u64 	%rd1622, [k_sha512+360];
	add.s64 	%rd1623, %rd1621, %rd1622;
	add.s64 	%rd1624, %rd1623, %rd1620;
	add.s64 	%rd1625, %rd1624, %rd1617;
	add.s64 	%rd1626, %rd1625, %rd1537;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6562,%dummy}, %rd1612;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6563}, %rd1612;
	}
	shf.r.wrap.b32 	%r6564, %r6563, %r6562, 28;
	shf.r.wrap.b32 	%r6565, %r6562, %r6563, 28;
	mov.b64 	%rd1627, {%r6565, %r6564};
	shf.l.wrap.b32 	%r6566, %r6562, %r6563, 30;
	shf.l.wrap.b32 	%r6567, %r6563, %r6562, 30;
	mov.b64 	%rd1628, {%r6567, %r6566};
	xor.b64  	%rd1629, %rd1628, %rd1627;
	shf.l.wrap.b32 	%r6568, %r6562, %r6563, 25;
	shf.l.wrap.b32 	%r6569, %r6563, %r6562, 25;
	mov.b64 	%rd1630, {%r6569, %r6568};
	xor.b64  	%rd1631, %rd1629, %rd1630;
	xor.b64  	%rd1632, %rd1612, %rd1562;
	xor.b64  	%rd1633, %rd1612, %rd1587;
	and.b64  	%rd1634, %rd1633, %rd1632;
	xor.b64  	%rd1635, %rd1634, %rd1612;
	add.s64 	%rd1636, %rd1625, %rd1635;
	add.s64 	%rd1637, %rd1636, %rd1631;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6570,%dummy}, %rd1626;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6571}, %rd1626;
	}
	shf.r.wrap.b32 	%r6572, %r6571, %r6570, 14;
	shf.r.wrap.b32 	%r6573, %r6570, %r6571, 14;
	mov.b64 	%rd1638, {%r6573, %r6572};
	shf.r.wrap.b32 	%r6574, %r6571, %r6570, 18;
	shf.r.wrap.b32 	%r6575, %r6570, %r6571, 18;
	mov.b64 	%rd1639, {%r6575, %r6574};
	xor.b64  	%rd1640, %rd1639, %rd1638;
	shf.l.wrap.b32 	%r6576, %r6570, %r6571, 23;
	shf.l.wrap.b32 	%r6577, %r6571, %r6570, 23;
	mov.b64 	%rd1641, {%r6577, %r6576};
	xor.b64  	%rd1642, %rd1640, %rd1641;
	xor.b64  	%rd1643, %rd1601, %rd1576;
	and.b64  	%rd1644, %rd1626, %rd1643;
	xor.b64  	%rd1645, %rd1644, %rd1576;
	add.s64 	%rd1646, %rd1551, %rd1274;
	ld.const.u64 	%rd1647, [k_sha512+368];
	add.s64 	%rd1648, %rd1646, %rd1647;
	add.s64 	%rd1649, %rd1648, %rd1645;
	add.s64 	%rd1650, %rd1649, %rd1642;
	add.s64 	%rd1651, %rd1650, %rd1562;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6578,%dummy}, %rd1637;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6579}, %rd1637;
	}
	shf.r.wrap.b32 	%r6580, %r6579, %r6578, 28;
	shf.r.wrap.b32 	%r6581, %r6578, %r6579, 28;
	mov.b64 	%rd1652, {%r6581, %r6580};
	shf.l.wrap.b32 	%r6582, %r6578, %r6579, 30;
	shf.l.wrap.b32 	%r6583, %r6579, %r6578, 30;
	mov.b64 	%rd1653, {%r6583, %r6582};
	xor.b64  	%rd1654, %rd1653, %rd1652;
	shf.l.wrap.b32 	%r6584, %r6578, %r6579, 25;
	shf.l.wrap.b32 	%r6585, %r6579, %r6578, 25;
	mov.b64 	%rd1655, {%r6585, %r6584};
	xor.b64  	%rd1656, %rd1654, %rd1655;
	xor.b64  	%rd1657, %rd1637, %rd1587;
	xor.b64  	%rd1658, %rd1637, %rd1612;
	and.b64  	%rd1659, %rd1658, %rd1657;
	xor.b64  	%rd1660, %rd1659, %rd1637;
	add.s64 	%rd1661, %rd1650, %rd1660;
	add.s64 	%rd1662, %rd1661, %rd1656;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6586,%dummy}, %rd1651;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6587}, %rd1651;
	}
	shf.r.wrap.b32 	%r6588, %r6587, %r6586, 14;
	shf.r.wrap.b32 	%r6589, %r6586, %r6587, 14;
	mov.b64 	%rd1663, {%r6589, %r6588};
	shf.r.wrap.b32 	%r6590, %r6587, %r6586, 18;
	shf.r.wrap.b32 	%r6591, %r6586, %r6587, 18;
	mov.b64 	%rd1664, {%r6591, %r6590};
	xor.b64  	%rd1665, %rd1664, %rd1663;
	shf.l.wrap.b32 	%r6592, %r6586, %r6587, 23;
	shf.l.wrap.b32 	%r6593, %r6587, %r6586, 23;
	mov.b64 	%rd1666, {%r6593, %r6592};
	xor.b64  	%rd1667, %rd1665, %rd1666;
	xor.b64  	%rd1668, %rd1626, %rd1601;
	and.b64  	%rd1669, %rd1651, %rd1668;
	xor.b64  	%rd1670, %rd1669, %rd1601;
	add.s64 	%rd1671, %rd1576, %rd1287;
	ld.const.u64 	%rd1672, [k_sha512+376];
	add.s64 	%rd1673, %rd1671, %rd1672;
	add.s64 	%rd1674, %rd1673, %rd1670;
	add.s64 	%rd1675, %rd1674, %rd1667;
	add.s64 	%rd1676, %rd1675, %rd1587;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6594,%dummy}, %rd1662;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6595}, %rd1662;
	}
	shf.r.wrap.b32 	%r6596, %r6595, %r6594, 28;
	shf.r.wrap.b32 	%r6597, %r6594, %r6595, 28;
	mov.b64 	%rd1677, {%r6597, %r6596};
	shf.l.wrap.b32 	%r6598, %r6594, %r6595, 30;
	shf.l.wrap.b32 	%r6599, %r6595, %r6594, 30;
	mov.b64 	%rd1678, {%r6599, %r6598};
	xor.b64  	%rd1679, %rd1678, %rd1677;
	shf.l.wrap.b32 	%r6600, %r6594, %r6595, 25;
	shf.l.wrap.b32 	%r6601, %r6595, %r6594, 25;
	mov.b64 	%rd1680, {%r6601, %r6600};
	xor.b64  	%rd1681, %rd1679, %rd1680;
	xor.b64  	%rd1682, %rd1662, %rd1612;
	xor.b64  	%rd1683, %rd1662, %rd1637;
	and.b64  	%rd1684, %rd1683, %rd1682;
	xor.b64  	%rd1685, %rd1684, %rd1662;
	add.s64 	%rd1686, %rd1675, %rd1685;
	add.s64 	%rd1687, %rd1686, %rd1681;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6602,%dummy}, %rd1274;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6603}, %rd1274;
	}
	shf.r.wrap.b32 	%r6604, %r6603, %r6602, 19;
	shf.r.wrap.b32 	%r6605, %r6602, %r6603, 19;
	mov.b64 	%rd1688, {%r6605, %r6604};
	shf.l.wrap.b32 	%r6606, %r6602, %r6603, 3;
	shf.l.wrap.b32 	%r6607, %r6603, %r6602, 3;
	mov.b64 	%rd1689, {%r6607, %r6606};
	shr.u64 	%rd1690, %rd1274, 6;
	xor.b64  	%rd1691, %rd1688, %rd1690;
	xor.b64  	%rd1692, %rd1691, %rd1689;
	shf.r.wrap.b32 	%r6608, %r6217, %r6216, 1;
	shf.r.wrap.b32 	%r6609, %r6216, %r6217, 1;
	mov.b64 	%rd1693, {%r6609, %r6608};
	shf.r.wrap.b32 	%r6610, %r6217, %r6216, 8;
	shf.r.wrap.b32 	%r6611, %r6216, %r6217, 8;
	mov.b64 	%rd1694, {%r6611, %r6610};
	shr.u64 	%rd1695, %rd1105, 7;
	xor.b64  	%rd1696, %rd1693, %rd1695;
	xor.b64  	%rd1697, %rd1696, %rd1694;
	add.s64 	%rd1698, %rd1209, %rd1092;
	add.s64 	%rd1699, %rd1698, %rd1692;
	add.s64 	%rd1700, %rd1699, %rd1697;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6612,%dummy}, %rd1287;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6613}, %rd1287;
	}
	shf.r.wrap.b32 	%r6614, %r6613, %r6612, 19;
	shf.r.wrap.b32 	%r6615, %r6612, %r6613, 19;
	mov.b64 	%rd1701, {%r6615, %r6614};
	shf.l.wrap.b32 	%r6616, %r6612, %r6613, 3;
	shf.l.wrap.b32 	%r6617, %r6613, %r6612, 3;
	mov.b64 	%rd1702, {%r6617, %r6616};
	shr.u64 	%rd1703, %rd1287, 6;
	xor.b64  	%rd1704, %rd1701, %rd1703;
	xor.b64  	%rd1705, %rd1704, %rd1702;
	shf.r.wrap.b32 	%r6618, %r6227, %r6226, 1;
	shf.r.wrap.b32 	%r6619, %r6226, %r6227, 1;
	mov.b64 	%rd1706, {%r6619, %r6618};
	shf.r.wrap.b32 	%r6620, %r6227, %r6226, 8;
	shf.r.wrap.b32 	%r6621, %r6226, %r6227, 8;
	mov.b64 	%rd1707, {%r6621, %r6620};
	shr.u64 	%rd1708, %rd1118, 7;
	xor.b64  	%rd1709, %rd1706, %rd1708;
	xor.b64  	%rd1710, %rd1709, %rd1707;
	add.s64 	%rd1711, %rd1222, %rd1105;
	add.s64 	%rd1712, %rd1711, %rd1705;
	add.s64 	%rd1713, %rd1712, %rd1710;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6622,%dummy}, %rd1700;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6623}, %rd1700;
	}
	shf.r.wrap.b32 	%r6624, %r6623, %r6622, 19;
	shf.r.wrap.b32 	%r6625, %r6622, %r6623, 19;
	mov.b64 	%rd1714, {%r6625, %r6624};
	shf.l.wrap.b32 	%r6626, %r6622, %r6623, 3;
	shf.l.wrap.b32 	%r6627, %r6623, %r6622, 3;
	mov.b64 	%rd1715, {%r6627, %r6626};
	shr.u64 	%rd1716, %rd1700, 6;
	xor.b64  	%rd1717, %rd1714, %rd1716;
	xor.b64  	%rd1718, %rd1717, %rd1715;
	shf.r.wrap.b32 	%r6628, %r6237, %r6236, 1;
	shf.r.wrap.b32 	%r6629, %r6236, %r6237, 1;
	mov.b64 	%rd1719, {%r6629, %r6628};
	shf.r.wrap.b32 	%r6630, %r6237, %r6236, 8;
	shf.r.wrap.b32 	%r6631, %r6236, %r6237, 8;
	mov.b64 	%rd1720, {%r6631, %r6630};
	shr.u64 	%rd1721, %rd1131, 7;
	xor.b64  	%rd1722, %rd1719, %rd1721;
	xor.b64  	%rd1723, %rd1722, %rd1720;
	add.s64 	%rd1724, %rd1235, %rd1118;
	add.s64 	%rd1725, %rd1724, %rd1718;
	add.s64 	%rd1726, %rd1725, %rd1723;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6632,%dummy}, %rd1713;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6633}, %rd1713;
	}
	shf.r.wrap.b32 	%r6634, %r6633, %r6632, 19;
	shf.r.wrap.b32 	%r6635, %r6632, %r6633, 19;
	mov.b64 	%rd1727, {%r6635, %r6634};
	shf.l.wrap.b32 	%r6636, %r6632, %r6633, 3;
	shf.l.wrap.b32 	%r6637, %r6633, %r6632, 3;
	mov.b64 	%rd1728, {%r6637, %r6636};
	shr.u64 	%rd1729, %rd1713, 6;
	xor.b64  	%rd1730, %rd1727, %rd1729;
	xor.b64  	%rd1731, %rd1730, %rd1728;
	shf.r.wrap.b32 	%r6638, %r6247, %r6246, 1;
	shf.r.wrap.b32 	%r6639, %r6246, %r6247, 1;
	mov.b64 	%rd1732, {%r6639, %r6638};
	shf.r.wrap.b32 	%r6640, %r6247, %r6246, 8;
	shf.r.wrap.b32 	%r6641, %r6246, %r6247, 8;
	mov.b64 	%rd1733, {%r6641, %r6640};
	shr.u64 	%rd1734, %rd1144, 7;
	xor.b64  	%rd1735, %rd1732, %rd1734;
	xor.b64  	%rd1736, %rd1735, %rd1733;
	add.s64 	%rd1737, %rd1248, %rd1131;
	add.s64 	%rd1738, %rd1737, %rd1731;
	add.s64 	%rd1739, %rd1738, %rd1736;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6642,%dummy}, %rd1726;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6643}, %rd1726;
	}
	shf.r.wrap.b32 	%r6644, %r6643, %r6642, 19;
	shf.r.wrap.b32 	%r6645, %r6642, %r6643, 19;
	mov.b64 	%rd1740, {%r6645, %r6644};
	shf.l.wrap.b32 	%r6646, %r6642, %r6643, 3;
	shf.l.wrap.b32 	%r6647, %r6643, %r6642, 3;
	mov.b64 	%rd1741, {%r6647, %r6646};
	shr.u64 	%rd1742, %rd1726, 6;
	xor.b64  	%rd1743, %rd1740, %rd1742;
	xor.b64  	%rd1744, %rd1743, %rd1741;
	shf.r.wrap.b32 	%r6648, %r6257, %r6256, 1;
	shf.r.wrap.b32 	%r6649, %r6256, %r6257, 1;
	mov.b64 	%rd1745, {%r6649, %r6648};
	shf.r.wrap.b32 	%r6650, %r6257, %r6256, 8;
	shf.r.wrap.b32 	%r6651, %r6256, %r6257, 8;
	mov.b64 	%rd1746, {%r6651, %r6650};
	shr.u64 	%rd1747, %rd1157, 7;
	xor.b64  	%rd1748, %rd1745, %rd1747;
	xor.b64  	%rd1749, %rd1748, %rd1746;
	add.s64 	%rd1750, %rd1261, %rd1144;
	add.s64 	%rd1751, %rd1750, %rd1744;
	add.s64 	%rd1752, %rd1751, %rd1749;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6652,%dummy}, %rd1739;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6653}, %rd1739;
	}
	shf.r.wrap.b32 	%r6654, %r6653, %r6652, 19;
	shf.r.wrap.b32 	%r6655, %r6652, %r6653, 19;
	mov.b64 	%rd1753, {%r6655, %r6654};
	shf.l.wrap.b32 	%r6656, %r6652, %r6653, 3;
	shf.l.wrap.b32 	%r6657, %r6653, %r6652, 3;
	mov.b64 	%rd1754, {%r6657, %r6656};
	shr.u64 	%rd1755, %rd1739, 6;
	xor.b64  	%rd1756, %rd1753, %rd1755;
	xor.b64  	%rd1757, %rd1756, %rd1754;
	shf.r.wrap.b32 	%r6658, %r6267, %r6266, 1;
	shf.r.wrap.b32 	%r6659, %r6266, %r6267, 1;
	mov.b64 	%rd1758, {%r6659, %r6658};
	shf.r.wrap.b32 	%r6660, %r6267, %r6266, 8;
	shf.r.wrap.b32 	%r6661, %r6266, %r6267, 8;
	mov.b64 	%rd1759, {%r6661, %r6660};
	shr.u64 	%rd1760, %rd1170, 7;
	xor.b64  	%rd1761, %rd1758, %rd1760;
	xor.b64  	%rd1762, %rd1761, %rd1759;
	add.s64 	%rd1763, %rd1274, %rd1157;
	add.s64 	%rd1764, %rd1763, %rd1757;
	add.s64 	%rd1765, %rd1764, %rd1762;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6662,%dummy}, %rd1752;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6663}, %rd1752;
	}
	shf.r.wrap.b32 	%r6664, %r6663, %r6662, 19;
	shf.r.wrap.b32 	%r6665, %r6662, %r6663, 19;
	mov.b64 	%rd1766, {%r6665, %r6664};
	shf.l.wrap.b32 	%r6666, %r6662, %r6663, 3;
	shf.l.wrap.b32 	%r6667, %r6663, %r6662, 3;
	mov.b64 	%rd1767, {%r6667, %r6666};
	shr.u64 	%rd1768, %rd1752, 6;
	xor.b64  	%rd1769, %rd1766, %rd1768;
	xor.b64  	%rd1770, %rd1769, %rd1767;
	shf.r.wrap.b32 	%r6668, %r6277, %r6276, 1;
	shf.r.wrap.b32 	%r6669, %r6276, %r6277, 1;
	mov.b64 	%rd1771, {%r6669, %r6668};
	shf.r.wrap.b32 	%r6670, %r6277, %r6276, 8;
	shf.r.wrap.b32 	%r6671, %r6276, %r6277, 8;
	mov.b64 	%rd1772, {%r6671, %r6670};
	shr.u64 	%rd1773, %rd1183, 7;
	xor.b64  	%rd1774, %rd1771, %rd1773;
	xor.b64  	%rd1775, %rd1774, %rd1772;
	add.s64 	%rd1776, %rd1287, %rd1170;
	add.s64 	%rd1777, %rd1776, %rd1770;
	add.s64 	%rd1778, %rd1777, %rd1775;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6672,%dummy}, %rd1765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6673}, %rd1765;
	}
	shf.r.wrap.b32 	%r6674, %r6673, %r6672, 19;
	shf.r.wrap.b32 	%r6675, %r6672, %r6673, 19;
	mov.b64 	%rd1779, {%r6675, %r6674};
	shf.l.wrap.b32 	%r6676, %r6672, %r6673, 3;
	shf.l.wrap.b32 	%r6677, %r6673, %r6672, 3;
	mov.b64 	%rd1780, {%r6677, %r6676};
	shr.u64 	%rd1781, %rd1765, 6;
	xor.b64  	%rd1782, %rd1779, %rd1781;
	xor.b64  	%rd1783, %rd1782, %rd1780;
	shf.r.wrap.b32 	%r6678, %r6287, %r6286, 1;
	shf.r.wrap.b32 	%r6679, %r6286, %r6287, 1;
	mov.b64 	%rd1784, {%r6679, %r6678};
	shf.r.wrap.b32 	%r6680, %r6287, %r6286, 8;
	shf.r.wrap.b32 	%r6681, %r6286, %r6287, 8;
	mov.b64 	%rd1785, {%r6681, %r6680};
	shr.u64 	%rd1786, %rd1196, 7;
	xor.b64  	%rd1787, %rd1784, %rd1786;
	xor.b64  	%rd1788, %rd1787, %rd1785;
	add.s64 	%rd1789, %rd1700, %rd1183;
	add.s64 	%rd1790, %rd1789, %rd1783;
	add.s64 	%rd1791, %rd1790, %rd1788;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6682,%dummy}, %rd1778;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6683}, %rd1778;
	}
	shf.r.wrap.b32 	%r6684, %r6683, %r6682, 19;
	shf.r.wrap.b32 	%r6685, %r6682, %r6683, 19;
	mov.b64 	%rd1792, {%r6685, %r6684};
	shf.l.wrap.b32 	%r6686, %r6682, %r6683, 3;
	shf.l.wrap.b32 	%r6687, %r6683, %r6682, 3;
	mov.b64 	%rd1793, {%r6687, %r6686};
	shr.u64 	%rd1794, %rd1778, 6;
	xor.b64  	%rd1795, %rd1792, %rd1794;
	xor.b64  	%rd1796, %rd1795, %rd1793;
	shf.r.wrap.b32 	%r6688, %r6297, %r6296, 1;
	shf.r.wrap.b32 	%r6689, %r6296, %r6297, 1;
	mov.b64 	%rd1797, {%r6689, %r6688};
	shf.r.wrap.b32 	%r6690, %r6297, %r6296, 8;
	shf.r.wrap.b32 	%r6691, %r6296, %r6297, 8;
	mov.b64 	%rd1798, {%r6691, %r6690};
	shr.u64 	%rd1799, %rd1209, 7;
	xor.b64  	%rd1800, %rd1797, %rd1799;
	xor.b64  	%rd1801, %rd1800, %rd1798;
	add.s64 	%rd1802, %rd1713, %rd1196;
	add.s64 	%rd1803, %rd1802, %rd1796;
	add.s64 	%rd1804, %rd1803, %rd1801;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6692,%dummy}, %rd1791;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6693}, %rd1791;
	}
	shf.r.wrap.b32 	%r6694, %r6693, %r6692, 19;
	shf.r.wrap.b32 	%r6695, %r6692, %r6693, 19;
	mov.b64 	%rd1805, {%r6695, %r6694};
	shf.l.wrap.b32 	%r6696, %r6692, %r6693, 3;
	shf.l.wrap.b32 	%r6697, %r6693, %r6692, 3;
	mov.b64 	%rd1806, {%r6697, %r6696};
	shr.u64 	%rd1807, %rd1791, 6;
	xor.b64  	%rd1808, %rd1805, %rd1807;
	xor.b64  	%rd1809, %rd1808, %rd1806;
	shf.r.wrap.b32 	%r6698, %r6307, %r6306, 1;
	shf.r.wrap.b32 	%r6699, %r6306, %r6307, 1;
	mov.b64 	%rd1810, {%r6699, %r6698};
	shf.r.wrap.b32 	%r6700, %r6307, %r6306, 8;
	shf.r.wrap.b32 	%r6701, %r6306, %r6307, 8;
	mov.b64 	%rd1811, {%r6701, %r6700};
	shr.u64 	%rd1812, %rd1222, 7;
	xor.b64  	%rd1813, %rd1810, %rd1812;
	xor.b64  	%rd1814, %rd1813, %rd1811;
	add.s64 	%rd1815, %rd1726, %rd1209;
	add.s64 	%rd1816, %rd1815, %rd1809;
	add.s64 	%rd1817, %rd1816, %rd1814;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6702,%dummy}, %rd1804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6703}, %rd1804;
	}
	shf.r.wrap.b32 	%r6704, %r6703, %r6702, 19;
	shf.r.wrap.b32 	%r6705, %r6702, %r6703, 19;
	mov.b64 	%rd1818, {%r6705, %r6704};
	shf.l.wrap.b32 	%r6706, %r6702, %r6703, 3;
	shf.l.wrap.b32 	%r6707, %r6703, %r6702, 3;
	mov.b64 	%rd1819, {%r6707, %r6706};
	shr.u64 	%rd1820, %rd1804, 6;
	xor.b64  	%rd1821, %rd1818, %rd1820;
	xor.b64  	%rd1822, %rd1821, %rd1819;
	shf.r.wrap.b32 	%r6708, %r6317, %r6316, 1;
	shf.r.wrap.b32 	%r6709, %r6316, %r6317, 1;
	mov.b64 	%rd1823, {%r6709, %r6708};
	shf.r.wrap.b32 	%r6710, %r6317, %r6316, 8;
	shf.r.wrap.b32 	%r6711, %r6316, %r6317, 8;
	mov.b64 	%rd1824, {%r6711, %r6710};
	shr.u64 	%rd1825, %rd1235, 7;
	xor.b64  	%rd1826, %rd1823, %rd1825;
	xor.b64  	%rd1827, %rd1826, %rd1824;
	add.s64 	%rd1828, %rd1739, %rd1222;
	add.s64 	%rd1829, %rd1828, %rd1822;
	add.s64 	%rd1830, %rd1829, %rd1827;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6712,%dummy}, %rd1817;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6713}, %rd1817;
	}
	shf.r.wrap.b32 	%r6714, %r6713, %r6712, 19;
	shf.r.wrap.b32 	%r6715, %r6712, %r6713, 19;
	mov.b64 	%rd1831, {%r6715, %r6714};
	shf.l.wrap.b32 	%r6716, %r6712, %r6713, 3;
	shf.l.wrap.b32 	%r6717, %r6713, %r6712, 3;
	mov.b64 	%rd1832, {%r6717, %r6716};
	shr.u64 	%rd1833, %rd1817, 6;
	xor.b64  	%rd1834, %rd1831, %rd1833;
	xor.b64  	%rd1835, %rd1834, %rd1832;
	shf.r.wrap.b32 	%r6718, %r6327, %r6326, 1;
	shf.r.wrap.b32 	%r6719, %r6326, %r6327, 1;
	mov.b64 	%rd1836, {%r6719, %r6718};
	shf.r.wrap.b32 	%r6720, %r6327, %r6326, 8;
	shf.r.wrap.b32 	%r6721, %r6326, %r6327, 8;
	mov.b64 	%rd1837, {%r6721, %r6720};
	shr.u64 	%rd1838, %rd1248, 7;
	xor.b64  	%rd1839, %rd1836, %rd1838;
	xor.b64  	%rd1840, %rd1839, %rd1837;
	add.s64 	%rd1841, %rd1752, %rd1235;
	add.s64 	%rd1842, %rd1841, %rd1835;
	add.s64 	%rd1843, %rd1842, %rd1840;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6722,%dummy}, %rd1830;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6723}, %rd1830;
	}
	shf.r.wrap.b32 	%r6724, %r6723, %r6722, 19;
	shf.r.wrap.b32 	%r6725, %r6722, %r6723, 19;
	mov.b64 	%rd1844, {%r6725, %r6724};
	shf.l.wrap.b32 	%r6726, %r6722, %r6723, 3;
	shf.l.wrap.b32 	%r6727, %r6723, %r6722, 3;
	mov.b64 	%rd1845, {%r6727, %r6726};
	shr.u64 	%rd1846, %rd1830, 6;
	xor.b64  	%rd1847, %rd1844, %rd1846;
	xor.b64  	%rd1848, %rd1847, %rd1845;
	shf.r.wrap.b32 	%r6728, %r6337, %r6336, 1;
	shf.r.wrap.b32 	%r6729, %r6336, %r6337, 1;
	mov.b64 	%rd1849, {%r6729, %r6728};
	shf.r.wrap.b32 	%r6730, %r6337, %r6336, 8;
	shf.r.wrap.b32 	%r6731, %r6336, %r6337, 8;
	mov.b64 	%rd1850, {%r6731, %r6730};
	shr.u64 	%rd1851, %rd1261, 7;
	xor.b64  	%rd1852, %rd1849, %rd1851;
	xor.b64  	%rd1853, %rd1852, %rd1850;
	add.s64 	%rd1854, %rd1765, %rd1248;
	add.s64 	%rd1855, %rd1854, %rd1848;
	add.s64 	%rd1856, %rd1855, %rd1853;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6732,%dummy}, %rd1843;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6733}, %rd1843;
	}
	shf.r.wrap.b32 	%r6734, %r6733, %r6732, 19;
	shf.r.wrap.b32 	%r6735, %r6732, %r6733, 19;
	mov.b64 	%rd1857, {%r6735, %r6734};
	shf.l.wrap.b32 	%r6736, %r6732, %r6733, 3;
	shf.l.wrap.b32 	%r6737, %r6733, %r6732, 3;
	mov.b64 	%rd1858, {%r6737, %r6736};
	shr.u64 	%rd1859, %rd1843, 6;
	xor.b64  	%rd1860, %rd1857, %rd1859;
	xor.b64  	%rd1861, %rd1860, %rd1858;
	shf.r.wrap.b32 	%r6738, %r6603, %r6602, 1;
	shf.r.wrap.b32 	%r6739, %r6602, %r6603, 1;
	mov.b64 	%rd1862, {%r6739, %r6738};
	shf.r.wrap.b32 	%r6740, %r6603, %r6602, 8;
	shf.r.wrap.b32 	%r6741, %r6602, %r6603, 8;
	mov.b64 	%rd1863, {%r6741, %r6740};
	shr.u64 	%rd1864, %rd1274, 7;
	xor.b64  	%rd1865, %rd1862, %rd1864;
	xor.b64  	%rd1866, %rd1865, %rd1863;
	add.s64 	%rd1867, %rd1778, %rd1261;
	add.s64 	%rd1868, %rd1867, %rd1861;
	add.s64 	%rd1869, %rd1868, %rd1866;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6742,%dummy}, %rd1856;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6743}, %rd1856;
	}
	shf.r.wrap.b32 	%r6744, %r6743, %r6742, 19;
	shf.r.wrap.b32 	%r6745, %r6742, %r6743, 19;
	mov.b64 	%rd1870, {%r6745, %r6744};
	shf.l.wrap.b32 	%r6746, %r6742, %r6743, 3;
	shf.l.wrap.b32 	%r6747, %r6743, %r6742, 3;
	mov.b64 	%rd1871, {%r6747, %r6746};
	shr.u64 	%rd1872, %rd1856, 6;
	xor.b64  	%rd1873, %rd1870, %rd1872;
	xor.b64  	%rd1874, %rd1873, %rd1871;
	shf.r.wrap.b32 	%r6748, %r6613, %r6612, 1;
	shf.r.wrap.b32 	%r6749, %r6612, %r6613, 1;
	mov.b64 	%rd1875, {%r6749, %r6748};
	shf.r.wrap.b32 	%r6750, %r6613, %r6612, 8;
	shf.r.wrap.b32 	%r6751, %r6612, %r6613, 8;
	mov.b64 	%rd1876, {%r6751, %r6750};
	shr.u64 	%rd1877, %rd1287, 7;
	xor.b64  	%rd1878, %rd1875, %rd1877;
	xor.b64  	%rd1879, %rd1878, %rd1876;
	add.s64 	%rd1880, %rd1791, %rd1274;
	add.s64 	%rd1881, %rd1880, %rd1874;
	add.s64 	%rd1882, %rd1881, %rd1879;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6752,%dummy}, %rd1869;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6753}, %rd1869;
	}
	shf.r.wrap.b32 	%r6754, %r6753, %r6752, 19;
	shf.r.wrap.b32 	%r6755, %r6752, %r6753, 19;
	mov.b64 	%rd1883, {%r6755, %r6754};
	shf.l.wrap.b32 	%r6756, %r6752, %r6753, 3;
	shf.l.wrap.b32 	%r6757, %r6753, %r6752, 3;
	mov.b64 	%rd1884, {%r6757, %r6756};
	shr.u64 	%rd1885, %rd1869, 6;
	xor.b64  	%rd1886, %rd1883, %rd1885;
	xor.b64  	%rd1887, %rd1886, %rd1884;
	shf.r.wrap.b32 	%r6758, %r6623, %r6622, 1;
	shf.r.wrap.b32 	%r6759, %r6622, %r6623, 1;
	mov.b64 	%rd1888, {%r6759, %r6758};
	shf.r.wrap.b32 	%r6760, %r6623, %r6622, 8;
	shf.r.wrap.b32 	%r6761, %r6622, %r6623, 8;
	mov.b64 	%rd1889, {%r6761, %r6760};
	shr.u64 	%rd1890, %rd1700, 7;
	xor.b64  	%rd1891, %rd1888, %rd1890;
	xor.b64  	%rd1892, %rd1891, %rd1889;
	add.s64 	%rd1893, %rd1804, %rd1287;
	add.s64 	%rd1894, %rd1893, %rd1887;
	add.s64 	%rd1895, %rd1894, %rd1892;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6762,%dummy}, %rd1676;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6763}, %rd1676;
	}
	shf.r.wrap.b32 	%r6764, %r6763, %r6762, 14;
	shf.r.wrap.b32 	%r6765, %r6762, %r6763, 14;
	mov.b64 	%rd1896, {%r6765, %r6764};
	shf.r.wrap.b32 	%r6766, %r6763, %r6762, 18;
	shf.r.wrap.b32 	%r6767, %r6762, %r6763, 18;
	mov.b64 	%rd1897, {%r6767, %r6766};
	xor.b64  	%rd1898, %rd1897, %rd1896;
	shf.l.wrap.b32 	%r6768, %r6762, %r6763, 23;
	shf.l.wrap.b32 	%r6769, %r6763, %r6762, 23;
	mov.b64 	%rd1899, {%r6769, %r6768};
	xor.b64  	%rd1900, %rd1898, %rd1899;
	xor.b64  	%rd1901, %rd1651, %rd1626;
	and.b64  	%rd1902, %rd1901, %rd1676;
	xor.b64  	%rd1903, %rd1902, %rd1626;
	add.s64 	%rd1904, %rd1903, %rd1601;
	add.s64 	%rd1905, %rd1904, %rd1700;
	ld.const.u64 	%rd1906, [k_sha512+384];
	add.s64 	%rd1907, %rd1905, %rd1906;
	add.s64 	%rd1908, %rd1907, %rd1900;
	add.s64 	%rd1909, %rd1908, %rd1612;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6770,%dummy}, %rd1687;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6771}, %rd1687;
	}
	shf.r.wrap.b32 	%r6772, %r6771, %r6770, 28;
	shf.r.wrap.b32 	%r6773, %r6770, %r6771, 28;
	mov.b64 	%rd1910, {%r6773, %r6772};
	shf.l.wrap.b32 	%r6774, %r6770, %r6771, 30;
	shf.l.wrap.b32 	%r6775, %r6771, %r6770, 30;
	mov.b64 	%rd1911, {%r6775, %r6774};
	xor.b64  	%rd1912, %rd1911, %rd1910;
	shf.l.wrap.b32 	%r6776, %r6770, %r6771, 25;
	shf.l.wrap.b32 	%r6777, %r6771, %r6770, 25;
	mov.b64 	%rd1913, {%r6777, %r6776};
	xor.b64  	%rd1914, %rd1912, %rd1913;
	xor.b64  	%rd1915, %rd1687, %rd1637;
	xor.b64  	%rd1916, %rd1687, %rd1662;
	and.b64  	%rd1917, %rd1916, %rd1915;
	xor.b64  	%rd1918, %rd1917, %rd1687;
	add.s64 	%rd1919, %rd1908, %rd1918;
	add.s64 	%rd1920, %rd1919, %rd1914;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6778,%dummy}, %rd1909;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6779}, %rd1909;
	}
	shf.r.wrap.b32 	%r6780, %r6779, %r6778, 14;
	shf.r.wrap.b32 	%r6781, %r6778, %r6779, 14;
	mov.b64 	%rd1921, {%r6781, %r6780};
	shf.r.wrap.b32 	%r6782, %r6779, %r6778, 18;
	shf.r.wrap.b32 	%r6783, %r6778, %r6779, 18;
	mov.b64 	%rd1922, {%r6783, %r6782};
	xor.b64  	%rd1923, %rd1922, %rd1921;
	shf.l.wrap.b32 	%r6784, %r6778, %r6779, 23;
	shf.l.wrap.b32 	%r6785, %r6779, %r6778, 23;
	mov.b64 	%rd1924, {%r6785, %r6784};
	xor.b64  	%rd1925, %rd1923, %rd1924;
	xor.b64  	%rd1926, %rd1676, %rd1651;
	and.b64  	%rd1927, %rd1909, %rd1926;
	xor.b64  	%rd1928, %rd1927, %rd1651;
	add.s64 	%rd1929, %rd1713, %rd1626;
	ld.const.u64 	%rd1930, [k_sha512+392];
	add.s64 	%rd1931, %rd1929, %rd1930;
	add.s64 	%rd1932, %rd1931, %rd1928;
	add.s64 	%rd1933, %rd1932, %rd1925;
	add.s64 	%rd1934, %rd1933, %rd1637;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6786,%dummy}, %rd1920;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6787}, %rd1920;
	}
	shf.r.wrap.b32 	%r6788, %r6787, %r6786, 28;
	shf.r.wrap.b32 	%r6789, %r6786, %r6787, 28;
	mov.b64 	%rd1935, {%r6789, %r6788};
	shf.l.wrap.b32 	%r6790, %r6786, %r6787, 30;
	shf.l.wrap.b32 	%r6791, %r6787, %r6786, 30;
	mov.b64 	%rd1936, {%r6791, %r6790};
	xor.b64  	%rd1937, %rd1936, %rd1935;
	shf.l.wrap.b32 	%r6792, %r6786, %r6787, 25;
	shf.l.wrap.b32 	%r6793, %r6787, %r6786, 25;
	mov.b64 	%rd1938, {%r6793, %r6792};
	xor.b64  	%rd1939, %rd1937, %rd1938;
	xor.b64  	%rd1940, %rd1920, %rd1662;
	xor.b64  	%rd1941, %rd1920, %rd1687;
	and.b64  	%rd1942, %rd1941, %rd1940;
	xor.b64  	%rd1943, %rd1942, %rd1920;
	add.s64 	%rd1944, %rd1933, %rd1943;
	add.s64 	%rd1945, %rd1944, %rd1939;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6794,%dummy}, %rd1934;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6795}, %rd1934;
	}
	shf.r.wrap.b32 	%r6796, %r6795, %r6794, 14;
	shf.r.wrap.b32 	%r6797, %r6794, %r6795, 14;
	mov.b64 	%rd1946, {%r6797, %r6796};
	shf.r.wrap.b32 	%r6798, %r6795, %r6794, 18;
	shf.r.wrap.b32 	%r6799, %r6794, %r6795, 18;
	mov.b64 	%rd1947, {%r6799, %r6798};
	xor.b64  	%rd1948, %rd1947, %rd1946;
	shf.l.wrap.b32 	%r6800, %r6794, %r6795, 23;
	shf.l.wrap.b32 	%r6801, %r6795, %r6794, 23;
	mov.b64 	%rd1949, {%r6801, %r6800};
	xor.b64  	%rd1950, %rd1948, %rd1949;
	xor.b64  	%rd1951, %rd1909, %rd1676;
	and.b64  	%rd1952, %rd1934, %rd1951;
	xor.b64  	%rd1953, %rd1952, %rd1676;
	add.s64 	%rd1954, %rd1726, %rd1651;
	ld.const.u64 	%rd1955, [k_sha512+400];
	add.s64 	%rd1956, %rd1954, %rd1955;
	add.s64 	%rd1957, %rd1956, %rd1953;
	add.s64 	%rd1958, %rd1957, %rd1950;
	add.s64 	%rd1959, %rd1958, %rd1662;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6802,%dummy}, %rd1945;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6803}, %rd1945;
	}
	shf.r.wrap.b32 	%r6804, %r6803, %r6802, 28;
	shf.r.wrap.b32 	%r6805, %r6802, %r6803, 28;
	mov.b64 	%rd1960, {%r6805, %r6804};
	shf.l.wrap.b32 	%r6806, %r6802, %r6803, 30;
	shf.l.wrap.b32 	%r6807, %r6803, %r6802, 30;
	mov.b64 	%rd1961, {%r6807, %r6806};
	xor.b64  	%rd1962, %rd1961, %rd1960;
	shf.l.wrap.b32 	%r6808, %r6802, %r6803, 25;
	shf.l.wrap.b32 	%r6809, %r6803, %r6802, 25;
	mov.b64 	%rd1963, {%r6809, %r6808};
	xor.b64  	%rd1964, %rd1962, %rd1963;
	xor.b64  	%rd1965, %rd1945, %rd1687;
	xor.b64  	%rd1966, %rd1945, %rd1920;
	and.b64  	%rd1967, %rd1966, %rd1965;
	xor.b64  	%rd1968, %rd1967, %rd1945;
	add.s64 	%rd1969, %rd1958, %rd1968;
	add.s64 	%rd1970, %rd1969, %rd1964;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6810,%dummy}, %rd1959;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6811}, %rd1959;
	}
	shf.r.wrap.b32 	%r6812, %r6811, %r6810, 14;
	shf.r.wrap.b32 	%r6813, %r6810, %r6811, 14;
	mov.b64 	%rd1971, {%r6813, %r6812};
	shf.r.wrap.b32 	%r6814, %r6811, %r6810, 18;
	shf.r.wrap.b32 	%r6815, %r6810, %r6811, 18;
	mov.b64 	%rd1972, {%r6815, %r6814};
	xor.b64  	%rd1973, %rd1972, %rd1971;
	shf.l.wrap.b32 	%r6816, %r6810, %r6811, 23;
	shf.l.wrap.b32 	%r6817, %r6811, %r6810, 23;
	mov.b64 	%rd1974, {%r6817, %r6816};
	xor.b64  	%rd1975, %rd1973, %rd1974;
	xor.b64  	%rd1976, %rd1934, %rd1909;
	and.b64  	%rd1977, %rd1959, %rd1976;
	xor.b64  	%rd1978, %rd1977, %rd1909;
	add.s64 	%rd1979, %rd1739, %rd1676;
	ld.const.u64 	%rd1980, [k_sha512+408];
	add.s64 	%rd1981, %rd1979, %rd1980;
	add.s64 	%rd1982, %rd1981, %rd1978;
	add.s64 	%rd1983, %rd1982, %rd1975;
	add.s64 	%rd1984, %rd1983, %rd1687;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6818,%dummy}, %rd1970;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6819}, %rd1970;
	}
	shf.r.wrap.b32 	%r6820, %r6819, %r6818, 28;
	shf.r.wrap.b32 	%r6821, %r6818, %r6819, 28;
	mov.b64 	%rd1985, {%r6821, %r6820};
	shf.l.wrap.b32 	%r6822, %r6818, %r6819, 30;
	shf.l.wrap.b32 	%r6823, %r6819, %r6818, 30;
	mov.b64 	%rd1986, {%r6823, %r6822};
	xor.b64  	%rd1987, %rd1986, %rd1985;
	shf.l.wrap.b32 	%r6824, %r6818, %r6819, 25;
	shf.l.wrap.b32 	%r6825, %r6819, %r6818, 25;
	mov.b64 	%rd1988, {%r6825, %r6824};
	xor.b64  	%rd1989, %rd1987, %rd1988;
	xor.b64  	%rd1990, %rd1970, %rd1920;
	xor.b64  	%rd1991, %rd1970, %rd1945;
	and.b64  	%rd1992, %rd1991, %rd1990;
	xor.b64  	%rd1993, %rd1992, %rd1970;
	add.s64 	%rd1994, %rd1983, %rd1993;
	add.s64 	%rd1995, %rd1994, %rd1989;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6826,%dummy}, %rd1984;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6827}, %rd1984;
	}
	shf.r.wrap.b32 	%r6828, %r6827, %r6826, 14;
	shf.r.wrap.b32 	%r6829, %r6826, %r6827, 14;
	mov.b64 	%rd1996, {%r6829, %r6828};
	shf.r.wrap.b32 	%r6830, %r6827, %r6826, 18;
	shf.r.wrap.b32 	%r6831, %r6826, %r6827, 18;
	mov.b64 	%rd1997, {%r6831, %r6830};
	xor.b64  	%rd1998, %rd1997, %rd1996;
	shf.l.wrap.b32 	%r6832, %r6826, %r6827, 23;
	shf.l.wrap.b32 	%r6833, %r6827, %r6826, 23;
	mov.b64 	%rd1999, {%r6833, %r6832};
	xor.b64  	%rd2000, %rd1998, %rd1999;
	xor.b64  	%rd2001, %rd1959, %rd1934;
	and.b64  	%rd2002, %rd1984, %rd2001;
	xor.b64  	%rd2003, %rd2002, %rd1934;
	add.s64 	%rd2004, %rd1909, %rd1752;
	ld.const.u64 	%rd2005, [k_sha512+416];
	add.s64 	%rd2006, %rd2004, %rd2005;
	add.s64 	%rd2007, %rd2006, %rd2003;
	add.s64 	%rd2008, %rd2007, %rd2000;
	add.s64 	%rd2009, %rd2008, %rd1920;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6834,%dummy}, %rd1995;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6835}, %rd1995;
	}
	shf.r.wrap.b32 	%r6836, %r6835, %r6834, 28;
	shf.r.wrap.b32 	%r6837, %r6834, %r6835, 28;
	mov.b64 	%rd2010, {%r6837, %r6836};
	shf.l.wrap.b32 	%r6838, %r6834, %r6835, 30;
	shf.l.wrap.b32 	%r6839, %r6835, %r6834, 30;
	mov.b64 	%rd2011, {%r6839, %r6838};
	xor.b64  	%rd2012, %rd2011, %rd2010;
	shf.l.wrap.b32 	%r6840, %r6834, %r6835, 25;
	shf.l.wrap.b32 	%r6841, %r6835, %r6834, 25;
	mov.b64 	%rd2013, {%r6841, %r6840};
	xor.b64  	%rd2014, %rd2012, %rd2013;
	xor.b64  	%rd2015, %rd1995, %rd1945;
	xor.b64  	%rd2016, %rd1995, %rd1970;
	and.b64  	%rd2017, %rd2016, %rd2015;
	xor.b64  	%rd2018, %rd2017, %rd1995;
	add.s64 	%rd2019, %rd2008, %rd2018;
	add.s64 	%rd2020, %rd2019, %rd2014;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6842,%dummy}, %rd2009;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6843}, %rd2009;
	}
	shf.r.wrap.b32 	%r6844, %r6843, %r6842, 14;
	shf.r.wrap.b32 	%r6845, %r6842, %r6843, 14;
	mov.b64 	%rd2021, {%r6845, %r6844};
	shf.r.wrap.b32 	%r6846, %r6843, %r6842, 18;
	shf.r.wrap.b32 	%r6847, %r6842, %r6843, 18;
	mov.b64 	%rd2022, {%r6847, %r6846};
	xor.b64  	%rd2023, %rd2022, %rd2021;
	shf.l.wrap.b32 	%r6848, %r6842, %r6843, 23;
	shf.l.wrap.b32 	%r6849, %r6843, %r6842, 23;
	mov.b64 	%rd2024, {%r6849, %r6848};
	xor.b64  	%rd2025, %rd2023, %rd2024;
	xor.b64  	%rd2026, %rd1984, %rd1959;
	and.b64  	%rd2027, %rd2009, %rd2026;
	xor.b64  	%rd2028, %rd2027, %rd1959;
	add.s64 	%rd2029, %rd1934, %rd1765;
	ld.const.u64 	%rd2030, [k_sha512+424];
	add.s64 	%rd2031, %rd2029, %rd2030;
	add.s64 	%rd2032, %rd2031, %rd2028;
	add.s64 	%rd2033, %rd2032, %rd2025;
	add.s64 	%rd2034, %rd2033, %rd1945;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6850,%dummy}, %rd2020;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6851}, %rd2020;
	}
	shf.r.wrap.b32 	%r6852, %r6851, %r6850, 28;
	shf.r.wrap.b32 	%r6853, %r6850, %r6851, 28;
	mov.b64 	%rd2035, {%r6853, %r6852};
	shf.l.wrap.b32 	%r6854, %r6850, %r6851, 30;
	shf.l.wrap.b32 	%r6855, %r6851, %r6850, 30;
	mov.b64 	%rd2036, {%r6855, %r6854};
	xor.b64  	%rd2037, %rd2036, %rd2035;
	shf.l.wrap.b32 	%r6856, %r6850, %r6851, 25;
	shf.l.wrap.b32 	%r6857, %r6851, %r6850, 25;
	mov.b64 	%rd2038, {%r6857, %r6856};
	xor.b64  	%rd2039, %rd2037, %rd2038;
	xor.b64  	%rd2040, %rd2020, %rd1970;
	xor.b64  	%rd2041, %rd2020, %rd1995;
	and.b64  	%rd2042, %rd2041, %rd2040;
	xor.b64  	%rd2043, %rd2042, %rd2020;
	add.s64 	%rd2044, %rd2033, %rd2043;
	add.s64 	%rd2045, %rd2044, %rd2039;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6858,%dummy}, %rd2034;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6859}, %rd2034;
	}
	shf.r.wrap.b32 	%r6860, %r6859, %r6858, 14;
	shf.r.wrap.b32 	%r6861, %r6858, %r6859, 14;
	mov.b64 	%rd2046, {%r6861, %r6860};
	shf.r.wrap.b32 	%r6862, %r6859, %r6858, 18;
	shf.r.wrap.b32 	%r6863, %r6858, %r6859, 18;
	mov.b64 	%rd2047, {%r6863, %r6862};
	xor.b64  	%rd2048, %rd2047, %rd2046;
	shf.l.wrap.b32 	%r6864, %r6858, %r6859, 23;
	shf.l.wrap.b32 	%r6865, %r6859, %r6858, 23;
	mov.b64 	%rd2049, {%r6865, %r6864};
	xor.b64  	%rd2050, %rd2048, %rd2049;
	xor.b64  	%rd2051, %rd2009, %rd1984;
	and.b64  	%rd2052, %rd2034, %rd2051;
	xor.b64  	%rd2053, %rd2052, %rd1984;
	add.s64 	%rd2054, %rd1959, %rd1778;
	ld.const.u64 	%rd2055, [k_sha512+432];
	add.s64 	%rd2056, %rd2054, %rd2055;
	add.s64 	%rd2057, %rd2056, %rd2053;
	add.s64 	%rd2058, %rd2057, %rd2050;
	add.s64 	%rd2059, %rd2058, %rd1970;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6866,%dummy}, %rd2045;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6867}, %rd2045;
	}
	shf.r.wrap.b32 	%r6868, %r6867, %r6866, 28;
	shf.r.wrap.b32 	%r6869, %r6866, %r6867, 28;
	mov.b64 	%rd2060, {%r6869, %r6868};
	shf.l.wrap.b32 	%r6870, %r6866, %r6867, 30;
	shf.l.wrap.b32 	%r6871, %r6867, %r6866, 30;
	mov.b64 	%rd2061, {%r6871, %r6870};
	xor.b64  	%rd2062, %rd2061, %rd2060;
	shf.l.wrap.b32 	%r6872, %r6866, %r6867, 25;
	shf.l.wrap.b32 	%r6873, %r6867, %r6866, 25;
	mov.b64 	%rd2063, {%r6873, %r6872};
	xor.b64  	%rd2064, %rd2062, %rd2063;
	xor.b64  	%rd2065, %rd2045, %rd1995;
	xor.b64  	%rd2066, %rd2045, %rd2020;
	and.b64  	%rd2067, %rd2066, %rd2065;
	xor.b64  	%rd2068, %rd2067, %rd2045;
	add.s64 	%rd2069, %rd2058, %rd2068;
	add.s64 	%rd2070, %rd2069, %rd2064;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6874,%dummy}, %rd2059;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6875}, %rd2059;
	}
	shf.r.wrap.b32 	%r6876, %r6875, %r6874, 14;
	shf.r.wrap.b32 	%r6877, %r6874, %r6875, 14;
	mov.b64 	%rd2071, {%r6877, %r6876};
	shf.r.wrap.b32 	%r6878, %r6875, %r6874, 18;
	shf.r.wrap.b32 	%r6879, %r6874, %r6875, 18;
	mov.b64 	%rd2072, {%r6879, %r6878};
	xor.b64  	%rd2073, %rd2072, %rd2071;
	shf.l.wrap.b32 	%r6880, %r6874, %r6875, 23;
	shf.l.wrap.b32 	%r6881, %r6875, %r6874, 23;
	mov.b64 	%rd2074, {%r6881, %r6880};
	xor.b64  	%rd2075, %rd2073, %rd2074;
	xor.b64  	%rd2076, %rd2034, %rd2009;
	and.b64  	%rd2077, %rd2059, %rd2076;
	xor.b64  	%rd2078, %rd2077, %rd2009;
	add.s64 	%rd2079, %rd1984, %rd1791;
	ld.const.u64 	%rd2080, [k_sha512+440];
	add.s64 	%rd2081, %rd2079, %rd2080;
	add.s64 	%rd2082, %rd2081, %rd2078;
	add.s64 	%rd2083, %rd2082, %rd2075;
	add.s64 	%rd2084, %rd2083, %rd1995;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6882,%dummy}, %rd2070;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6883}, %rd2070;
	}
	shf.r.wrap.b32 	%r6884, %r6883, %r6882, 28;
	shf.r.wrap.b32 	%r6885, %r6882, %r6883, 28;
	mov.b64 	%rd2085, {%r6885, %r6884};
	shf.l.wrap.b32 	%r6886, %r6882, %r6883, 30;
	shf.l.wrap.b32 	%r6887, %r6883, %r6882, 30;
	mov.b64 	%rd2086, {%r6887, %r6886};
	xor.b64  	%rd2087, %rd2086, %rd2085;
	shf.l.wrap.b32 	%r6888, %r6882, %r6883, 25;
	shf.l.wrap.b32 	%r6889, %r6883, %r6882, 25;
	mov.b64 	%rd2088, {%r6889, %r6888};
	xor.b64  	%rd2089, %rd2087, %rd2088;
	xor.b64  	%rd2090, %rd2070, %rd2020;
	xor.b64  	%rd2091, %rd2070, %rd2045;
	and.b64  	%rd2092, %rd2091, %rd2090;
	xor.b64  	%rd2093, %rd2092, %rd2070;
	add.s64 	%rd2094, %rd2083, %rd2093;
	add.s64 	%rd2095, %rd2094, %rd2089;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6890,%dummy}, %rd2084;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6891}, %rd2084;
	}
	shf.r.wrap.b32 	%r6892, %r6891, %r6890, 14;
	shf.r.wrap.b32 	%r6893, %r6890, %r6891, 14;
	mov.b64 	%rd2096, {%r6893, %r6892};
	shf.r.wrap.b32 	%r6894, %r6891, %r6890, 18;
	shf.r.wrap.b32 	%r6895, %r6890, %r6891, 18;
	mov.b64 	%rd2097, {%r6895, %r6894};
	xor.b64  	%rd2098, %rd2097, %rd2096;
	shf.l.wrap.b32 	%r6896, %r6890, %r6891, 23;
	shf.l.wrap.b32 	%r6897, %r6891, %r6890, 23;
	mov.b64 	%rd2099, {%r6897, %r6896};
	xor.b64  	%rd2100, %rd2098, %rd2099;
	xor.b64  	%rd2101, %rd2059, %rd2034;
	and.b64  	%rd2102, %rd2084, %rd2101;
	xor.b64  	%rd2103, %rd2102, %rd2034;
	add.s64 	%rd2104, %rd2009, %rd1804;
	ld.const.u64 	%rd2105, [k_sha512+448];
	add.s64 	%rd2106, %rd2104, %rd2105;
	add.s64 	%rd2107, %rd2106, %rd2103;
	add.s64 	%rd2108, %rd2107, %rd2100;
	add.s64 	%rd2109, %rd2108, %rd2020;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6898,%dummy}, %rd2095;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6899}, %rd2095;
	}
	shf.r.wrap.b32 	%r6900, %r6899, %r6898, 28;
	shf.r.wrap.b32 	%r6901, %r6898, %r6899, 28;
	mov.b64 	%rd2110, {%r6901, %r6900};
	shf.l.wrap.b32 	%r6902, %r6898, %r6899, 30;
	shf.l.wrap.b32 	%r6903, %r6899, %r6898, 30;
	mov.b64 	%rd2111, {%r6903, %r6902};
	xor.b64  	%rd2112, %rd2111, %rd2110;
	shf.l.wrap.b32 	%r6904, %r6898, %r6899, 25;
	shf.l.wrap.b32 	%r6905, %r6899, %r6898, 25;
	mov.b64 	%rd2113, {%r6905, %r6904};
	xor.b64  	%rd2114, %rd2112, %rd2113;
	xor.b64  	%rd2115, %rd2095, %rd2045;
	xor.b64  	%rd2116, %rd2095, %rd2070;
	and.b64  	%rd2117, %rd2116, %rd2115;
	xor.b64  	%rd2118, %rd2117, %rd2095;
	add.s64 	%rd2119, %rd2108, %rd2118;
	add.s64 	%rd2120, %rd2119, %rd2114;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6906,%dummy}, %rd2109;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6907}, %rd2109;
	}
	shf.r.wrap.b32 	%r6908, %r6907, %r6906, 14;
	shf.r.wrap.b32 	%r6909, %r6906, %r6907, 14;
	mov.b64 	%rd2121, {%r6909, %r6908};
	shf.r.wrap.b32 	%r6910, %r6907, %r6906, 18;
	shf.r.wrap.b32 	%r6911, %r6906, %r6907, 18;
	mov.b64 	%rd2122, {%r6911, %r6910};
	xor.b64  	%rd2123, %rd2122, %rd2121;
	shf.l.wrap.b32 	%r6912, %r6906, %r6907, 23;
	shf.l.wrap.b32 	%r6913, %r6907, %r6906, 23;
	mov.b64 	%rd2124, {%r6913, %r6912};
	xor.b64  	%rd2125, %rd2123, %rd2124;
	xor.b64  	%rd2126, %rd2084, %rd2059;
	and.b64  	%rd2127, %rd2109, %rd2126;
	xor.b64  	%rd2128, %rd2127, %rd2059;
	add.s64 	%rd2129, %rd2034, %rd1817;
	ld.const.u64 	%rd2130, [k_sha512+456];
	add.s64 	%rd2131, %rd2129, %rd2130;
	add.s64 	%rd2132, %rd2131, %rd2128;
	add.s64 	%rd2133, %rd2132, %rd2125;
	add.s64 	%rd2134, %rd2133, %rd2045;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6914,%dummy}, %rd2120;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6915}, %rd2120;
	}
	shf.r.wrap.b32 	%r6916, %r6915, %r6914, 28;
	shf.r.wrap.b32 	%r6917, %r6914, %r6915, 28;
	mov.b64 	%rd2135, {%r6917, %r6916};
	shf.l.wrap.b32 	%r6918, %r6914, %r6915, 30;
	shf.l.wrap.b32 	%r6919, %r6915, %r6914, 30;
	mov.b64 	%rd2136, {%r6919, %r6918};
	xor.b64  	%rd2137, %rd2136, %rd2135;
	shf.l.wrap.b32 	%r6920, %r6914, %r6915, 25;
	shf.l.wrap.b32 	%r6921, %r6915, %r6914, 25;
	mov.b64 	%rd2138, {%r6921, %r6920};
	xor.b64  	%rd2139, %rd2137, %rd2138;
	xor.b64  	%rd2140, %rd2120, %rd2070;
	xor.b64  	%rd2141, %rd2120, %rd2095;
	and.b64  	%rd2142, %rd2141, %rd2140;
	xor.b64  	%rd2143, %rd2142, %rd2120;
	add.s64 	%rd2144, %rd2133, %rd2143;
	add.s64 	%rd2145, %rd2144, %rd2139;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6922,%dummy}, %rd2134;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6923}, %rd2134;
	}
	shf.r.wrap.b32 	%r6924, %r6923, %r6922, 14;
	shf.r.wrap.b32 	%r6925, %r6922, %r6923, 14;
	mov.b64 	%rd2146, {%r6925, %r6924};
	shf.r.wrap.b32 	%r6926, %r6923, %r6922, 18;
	shf.r.wrap.b32 	%r6927, %r6922, %r6923, 18;
	mov.b64 	%rd2147, {%r6927, %r6926};
	xor.b64  	%rd2148, %rd2147, %rd2146;
	shf.l.wrap.b32 	%r6928, %r6922, %r6923, 23;
	shf.l.wrap.b32 	%r6929, %r6923, %r6922, 23;
	mov.b64 	%rd2149, {%r6929, %r6928};
	xor.b64  	%rd2150, %rd2148, %rd2149;
	xor.b64  	%rd2151, %rd2109, %rd2084;
	and.b64  	%rd2152, %rd2134, %rd2151;
	xor.b64  	%rd2153, %rd2152, %rd2084;
	add.s64 	%rd2154, %rd2059, %rd1830;
	ld.const.u64 	%rd2155, [k_sha512+464];
	add.s64 	%rd2156, %rd2154, %rd2155;
	add.s64 	%rd2157, %rd2156, %rd2153;
	add.s64 	%rd2158, %rd2157, %rd2150;
	add.s64 	%rd2159, %rd2158, %rd2070;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6930,%dummy}, %rd2145;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6931}, %rd2145;
	}
	shf.r.wrap.b32 	%r6932, %r6931, %r6930, 28;
	shf.r.wrap.b32 	%r6933, %r6930, %r6931, 28;
	mov.b64 	%rd2160, {%r6933, %r6932};
	shf.l.wrap.b32 	%r6934, %r6930, %r6931, 30;
	shf.l.wrap.b32 	%r6935, %r6931, %r6930, 30;
	mov.b64 	%rd2161, {%r6935, %r6934};
	xor.b64  	%rd2162, %rd2161, %rd2160;
	shf.l.wrap.b32 	%r6936, %r6930, %r6931, 25;
	shf.l.wrap.b32 	%r6937, %r6931, %r6930, 25;
	mov.b64 	%rd2163, {%r6937, %r6936};
	xor.b64  	%rd2164, %rd2162, %rd2163;
	xor.b64  	%rd2165, %rd2145, %rd2095;
	xor.b64  	%rd2166, %rd2145, %rd2120;
	and.b64  	%rd2167, %rd2166, %rd2165;
	xor.b64  	%rd2168, %rd2167, %rd2145;
	add.s64 	%rd2169, %rd2158, %rd2168;
	add.s64 	%rd2170, %rd2169, %rd2164;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6938,%dummy}, %rd2159;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6939}, %rd2159;
	}
	shf.r.wrap.b32 	%r6940, %r6939, %r6938, 14;
	shf.r.wrap.b32 	%r6941, %r6938, %r6939, 14;
	mov.b64 	%rd2171, {%r6941, %r6940};
	shf.r.wrap.b32 	%r6942, %r6939, %r6938, 18;
	shf.r.wrap.b32 	%r6943, %r6938, %r6939, 18;
	mov.b64 	%rd2172, {%r6943, %r6942};
	xor.b64  	%rd2173, %rd2172, %rd2171;
	shf.l.wrap.b32 	%r6944, %r6938, %r6939, 23;
	shf.l.wrap.b32 	%r6945, %r6939, %r6938, 23;
	mov.b64 	%rd2174, {%r6945, %r6944};
	xor.b64  	%rd2175, %rd2173, %rd2174;
	xor.b64  	%rd2176, %rd2134, %rd2109;
	and.b64  	%rd2177, %rd2159, %rd2176;
	xor.b64  	%rd2178, %rd2177, %rd2109;
	add.s64 	%rd2179, %rd2084, %rd1843;
	ld.const.u64 	%rd2180, [k_sha512+472];
	add.s64 	%rd2181, %rd2179, %rd2180;
	add.s64 	%rd2182, %rd2181, %rd2178;
	add.s64 	%rd2183, %rd2182, %rd2175;
	add.s64 	%rd2184, %rd2183, %rd2095;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6946,%dummy}, %rd2170;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6947}, %rd2170;
	}
	shf.r.wrap.b32 	%r6948, %r6947, %r6946, 28;
	shf.r.wrap.b32 	%r6949, %r6946, %r6947, 28;
	mov.b64 	%rd2185, {%r6949, %r6948};
	shf.l.wrap.b32 	%r6950, %r6946, %r6947, 30;
	shf.l.wrap.b32 	%r6951, %r6947, %r6946, 30;
	mov.b64 	%rd2186, {%r6951, %r6950};
	xor.b64  	%rd2187, %rd2186, %rd2185;
	shf.l.wrap.b32 	%r6952, %r6946, %r6947, 25;
	shf.l.wrap.b32 	%r6953, %r6947, %r6946, 25;
	mov.b64 	%rd2188, {%r6953, %r6952};
	xor.b64  	%rd2189, %rd2187, %rd2188;
	xor.b64  	%rd2190, %rd2170, %rd2120;
	xor.b64  	%rd2191, %rd2170, %rd2145;
	and.b64  	%rd2192, %rd2191, %rd2190;
	xor.b64  	%rd2193, %rd2192, %rd2170;
	add.s64 	%rd2194, %rd2183, %rd2193;
	add.s64 	%rd2195, %rd2194, %rd2189;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6954,%dummy}, %rd2184;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6955}, %rd2184;
	}
	shf.r.wrap.b32 	%r6956, %r6955, %r6954, 14;
	shf.r.wrap.b32 	%r6957, %r6954, %r6955, 14;
	mov.b64 	%rd2196, {%r6957, %r6956};
	shf.r.wrap.b32 	%r6958, %r6955, %r6954, 18;
	shf.r.wrap.b32 	%r6959, %r6954, %r6955, 18;
	mov.b64 	%rd2197, {%r6959, %r6958};
	xor.b64  	%rd2198, %rd2197, %rd2196;
	shf.l.wrap.b32 	%r6960, %r6954, %r6955, 23;
	shf.l.wrap.b32 	%r6961, %r6955, %r6954, 23;
	mov.b64 	%rd2199, {%r6961, %r6960};
	xor.b64  	%rd2200, %rd2198, %rd2199;
	xor.b64  	%rd2201, %rd2159, %rd2134;
	and.b64  	%rd2202, %rd2184, %rd2201;
	xor.b64  	%rd2203, %rd2202, %rd2134;
	add.s64 	%rd2204, %rd2109, %rd1856;
	ld.const.u64 	%rd2205, [k_sha512+480];
	add.s64 	%rd2206, %rd2204, %rd2205;
	add.s64 	%rd2207, %rd2206, %rd2203;
	add.s64 	%rd2208, %rd2207, %rd2200;
	add.s64 	%rd2209, %rd2208, %rd2120;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6962,%dummy}, %rd2195;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6963}, %rd2195;
	}
	shf.r.wrap.b32 	%r6964, %r6963, %r6962, 28;
	shf.r.wrap.b32 	%r6965, %r6962, %r6963, 28;
	mov.b64 	%rd2210, {%r6965, %r6964};
	shf.l.wrap.b32 	%r6966, %r6962, %r6963, 30;
	shf.l.wrap.b32 	%r6967, %r6963, %r6962, 30;
	mov.b64 	%rd2211, {%r6967, %r6966};
	xor.b64  	%rd2212, %rd2211, %rd2210;
	shf.l.wrap.b32 	%r6968, %r6962, %r6963, 25;
	shf.l.wrap.b32 	%r6969, %r6963, %r6962, 25;
	mov.b64 	%rd2213, {%r6969, %r6968};
	xor.b64  	%rd2214, %rd2212, %rd2213;
	xor.b64  	%rd2215, %rd2195, %rd2145;
	xor.b64  	%rd2216, %rd2195, %rd2170;
	and.b64  	%rd2217, %rd2216, %rd2215;
	xor.b64  	%rd2218, %rd2217, %rd2195;
	add.s64 	%rd2219, %rd2208, %rd2218;
	add.s64 	%rd2220, %rd2219, %rd2214;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6970,%dummy}, %rd2209;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6971}, %rd2209;
	}
	shf.r.wrap.b32 	%r6972, %r6971, %r6970, 14;
	shf.r.wrap.b32 	%r6973, %r6970, %r6971, 14;
	mov.b64 	%rd2221, {%r6973, %r6972};
	shf.r.wrap.b32 	%r6974, %r6971, %r6970, 18;
	shf.r.wrap.b32 	%r6975, %r6970, %r6971, 18;
	mov.b64 	%rd2222, {%r6975, %r6974};
	xor.b64  	%rd2223, %rd2222, %rd2221;
	shf.l.wrap.b32 	%r6976, %r6970, %r6971, 23;
	shf.l.wrap.b32 	%r6977, %r6971, %r6970, 23;
	mov.b64 	%rd2224, {%r6977, %r6976};
	xor.b64  	%rd2225, %rd2223, %rd2224;
	xor.b64  	%rd2226, %rd2184, %rd2159;
	and.b64  	%rd2227, %rd2209, %rd2226;
	xor.b64  	%rd2228, %rd2227, %rd2159;
	add.s64 	%rd2229, %rd2134, %rd1869;
	ld.const.u64 	%rd2230, [k_sha512+488];
	add.s64 	%rd2231, %rd2229, %rd2230;
	add.s64 	%rd2232, %rd2231, %rd2228;
	add.s64 	%rd2233, %rd2232, %rd2225;
	add.s64 	%rd2234, %rd2233, %rd2145;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6978,%dummy}, %rd2220;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6979}, %rd2220;
	}
	shf.r.wrap.b32 	%r6980, %r6979, %r6978, 28;
	shf.r.wrap.b32 	%r6981, %r6978, %r6979, 28;
	mov.b64 	%rd2235, {%r6981, %r6980};
	shf.l.wrap.b32 	%r6982, %r6978, %r6979, 30;
	shf.l.wrap.b32 	%r6983, %r6979, %r6978, 30;
	mov.b64 	%rd2236, {%r6983, %r6982};
	xor.b64  	%rd2237, %rd2236, %rd2235;
	shf.l.wrap.b32 	%r6984, %r6978, %r6979, 25;
	shf.l.wrap.b32 	%r6985, %r6979, %r6978, 25;
	mov.b64 	%rd2238, {%r6985, %r6984};
	xor.b64  	%rd2239, %rd2237, %rd2238;
	xor.b64  	%rd2240, %rd2220, %rd2170;
	xor.b64  	%rd2241, %rd2220, %rd2195;
	and.b64  	%rd2242, %rd2241, %rd2240;
	xor.b64  	%rd2243, %rd2242, %rd2220;
	add.s64 	%rd2244, %rd2233, %rd2243;
	add.s64 	%rd2245, %rd2244, %rd2239;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6986,%dummy}, %rd2234;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6987}, %rd2234;
	}
	shf.r.wrap.b32 	%r6988, %r6987, %r6986, 14;
	shf.r.wrap.b32 	%r6989, %r6986, %r6987, 14;
	mov.b64 	%rd2246, {%r6989, %r6988};
	shf.r.wrap.b32 	%r6990, %r6987, %r6986, 18;
	shf.r.wrap.b32 	%r6991, %r6986, %r6987, 18;
	mov.b64 	%rd2247, {%r6991, %r6990};
	xor.b64  	%rd2248, %rd2247, %rd2246;
	shf.l.wrap.b32 	%r6992, %r6986, %r6987, 23;
	shf.l.wrap.b32 	%r6993, %r6987, %r6986, 23;
	mov.b64 	%rd2249, {%r6993, %r6992};
	xor.b64  	%rd2250, %rd2248, %rd2249;
	xor.b64  	%rd2251, %rd2209, %rd2184;
	and.b64  	%rd2252, %rd2234, %rd2251;
	xor.b64  	%rd2253, %rd2252, %rd2184;
	add.s64 	%rd2254, %rd2159, %rd1882;
	ld.const.u64 	%rd2255, [k_sha512+496];
	add.s64 	%rd2256, %rd2254, %rd2255;
	add.s64 	%rd2257, %rd2256, %rd2253;
	add.s64 	%rd2258, %rd2257, %rd2250;
	add.s64 	%rd2259, %rd2258, %rd2170;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6994,%dummy}, %rd2245;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6995}, %rd2245;
	}
	shf.r.wrap.b32 	%r6996, %r6995, %r6994, 28;
	shf.r.wrap.b32 	%r6997, %r6994, %r6995, 28;
	mov.b64 	%rd2260, {%r6997, %r6996};
	shf.l.wrap.b32 	%r6998, %r6994, %r6995, 30;
	shf.l.wrap.b32 	%r6999, %r6995, %r6994, 30;
	mov.b64 	%rd2261, {%r6999, %r6998};
	xor.b64  	%rd2262, %rd2261, %rd2260;
	shf.l.wrap.b32 	%r7000, %r6994, %r6995, 25;
	shf.l.wrap.b32 	%r7001, %r6995, %r6994, 25;
	mov.b64 	%rd2263, {%r7001, %r7000};
	xor.b64  	%rd2264, %rd2262, %rd2263;
	xor.b64  	%rd2265, %rd2245, %rd2195;
	xor.b64  	%rd2266, %rd2245, %rd2220;
	and.b64  	%rd2267, %rd2266, %rd2265;
	xor.b64  	%rd2268, %rd2267, %rd2245;
	add.s64 	%rd2269, %rd2258, %rd2268;
	add.s64 	%rd2270, %rd2269, %rd2264;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7002,%dummy}, %rd2259;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7003}, %rd2259;
	}
	shf.r.wrap.b32 	%r7004, %r7003, %r7002, 14;
	shf.r.wrap.b32 	%r7005, %r7002, %r7003, 14;
	mov.b64 	%rd2271, {%r7005, %r7004};
	shf.r.wrap.b32 	%r7006, %r7003, %r7002, 18;
	shf.r.wrap.b32 	%r7007, %r7002, %r7003, 18;
	mov.b64 	%rd2272, {%r7007, %r7006};
	xor.b64  	%rd2273, %rd2272, %rd2271;
	shf.l.wrap.b32 	%r7008, %r7002, %r7003, 23;
	shf.l.wrap.b32 	%r7009, %r7003, %r7002, 23;
	mov.b64 	%rd2274, {%r7009, %r7008};
	xor.b64  	%rd2275, %rd2273, %rd2274;
	xor.b64  	%rd2276, %rd2234, %rd2209;
	and.b64  	%rd2277, %rd2259, %rd2276;
	xor.b64  	%rd2278, %rd2277, %rd2209;
	add.s64 	%rd2279, %rd2184, %rd1895;
	ld.const.u64 	%rd2280, [k_sha512+504];
	add.s64 	%rd2281, %rd2279, %rd2280;
	add.s64 	%rd2282, %rd2281, %rd2278;
	add.s64 	%rd2283, %rd2282, %rd2275;
	add.s64 	%rd2284, %rd2283, %rd2195;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7010,%dummy}, %rd2270;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7011}, %rd2270;
	}
	shf.r.wrap.b32 	%r7012, %r7011, %r7010, 28;
	shf.r.wrap.b32 	%r7013, %r7010, %r7011, 28;
	mov.b64 	%rd2285, {%r7013, %r7012};
	shf.l.wrap.b32 	%r7014, %r7010, %r7011, 30;
	shf.l.wrap.b32 	%r7015, %r7011, %r7010, 30;
	mov.b64 	%rd2286, {%r7015, %r7014};
	xor.b64  	%rd2287, %rd2286, %rd2285;
	shf.l.wrap.b32 	%r7016, %r7010, %r7011, 25;
	shf.l.wrap.b32 	%r7017, %r7011, %r7010, 25;
	mov.b64 	%rd2288, {%r7017, %r7016};
	xor.b64  	%rd2289, %rd2287, %rd2288;
	xor.b64  	%rd2290, %rd2270, %rd2220;
	xor.b64  	%rd2291, %rd2270, %rd2245;
	and.b64  	%rd2292, %rd2291, %rd2290;
	xor.b64  	%rd2293, %rd2292, %rd2270;
	add.s64 	%rd2294, %rd2283, %rd2293;
	add.s64 	%rd2295, %rd2294, %rd2289;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7018,%dummy}, %rd1882;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7019}, %rd1882;
	}
	shf.r.wrap.b32 	%r7020, %r7019, %r7018, 19;
	shf.r.wrap.b32 	%r7021, %r7018, %r7019, 19;
	mov.b64 	%rd2296, {%r7021, %r7020};
	shf.l.wrap.b32 	%r7022, %r7018, %r7019, 3;
	shf.l.wrap.b32 	%r7023, %r7019, %r7018, 3;
	mov.b64 	%rd2297, {%r7023, %r7022};
	shr.u64 	%rd2298, %rd1882, 6;
	xor.b64  	%rd2299, %rd2296, %rd2298;
	xor.b64  	%rd2300, %rd2299, %rd2297;
	shf.r.wrap.b32 	%r7024, %r6633, %r6632, 1;
	shf.r.wrap.b32 	%r7025, %r6632, %r6633, 1;
	mov.b64 	%rd2301, {%r7025, %r7024};
	shf.r.wrap.b32 	%r7026, %r6633, %r6632, 8;
	shf.r.wrap.b32 	%r7027, %r6632, %r6633, 8;
	mov.b64 	%rd2302, {%r7027, %r7026};
	shr.u64 	%rd2303, %rd1713, 7;
	xor.b64  	%rd2304, %rd2301, %rd2303;
	xor.b64  	%rd2305, %rd2304, %rd2302;
	add.s64 	%rd2306, %rd1817, %rd1700;
	add.s64 	%rd2307, %rd2306, %rd2300;
	add.s64 	%rd2308, %rd2307, %rd2305;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7028,%dummy}, %rd1895;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7029}, %rd1895;
	}
	shf.r.wrap.b32 	%r7030, %r7029, %r7028, 19;
	shf.r.wrap.b32 	%r7031, %r7028, %r7029, 19;
	mov.b64 	%rd2309, {%r7031, %r7030};
	shf.l.wrap.b32 	%r7032, %r7028, %r7029, 3;
	shf.l.wrap.b32 	%r7033, %r7029, %r7028, 3;
	mov.b64 	%rd2310, {%r7033, %r7032};
	shr.u64 	%rd2311, %rd1895, 6;
	xor.b64  	%rd2312, %rd2309, %rd2311;
	xor.b64  	%rd2313, %rd2312, %rd2310;
	shf.r.wrap.b32 	%r7034, %r6643, %r6642, 1;
	shf.r.wrap.b32 	%r7035, %r6642, %r6643, 1;
	mov.b64 	%rd2314, {%r7035, %r7034};
	shf.r.wrap.b32 	%r7036, %r6643, %r6642, 8;
	shf.r.wrap.b32 	%r7037, %r6642, %r6643, 8;
	mov.b64 	%rd2315, {%r7037, %r7036};
	shr.u64 	%rd2316, %rd1726, 7;
	xor.b64  	%rd2317, %rd2314, %rd2316;
	xor.b64  	%rd2318, %rd2317, %rd2315;
	add.s64 	%rd2319, %rd1830, %rd1713;
	add.s64 	%rd2320, %rd2319, %rd2313;
	add.s64 	%rd2321, %rd2320, %rd2318;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7038,%dummy}, %rd2308;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7039}, %rd2308;
	}
	shf.r.wrap.b32 	%r7040, %r7039, %r7038, 19;
	shf.r.wrap.b32 	%r7041, %r7038, %r7039, 19;
	mov.b64 	%rd2322, {%r7041, %r7040};
	shf.l.wrap.b32 	%r7042, %r7038, %r7039, 3;
	shf.l.wrap.b32 	%r7043, %r7039, %r7038, 3;
	mov.b64 	%rd2323, {%r7043, %r7042};
	shr.u64 	%rd2324, %rd2308, 6;
	xor.b64  	%rd2325, %rd2322, %rd2324;
	xor.b64  	%rd2326, %rd2325, %rd2323;
	shf.r.wrap.b32 	%r7044, %r6653, %r6652, 1;
	shf.r.wrap.b32 	%r7045, %r6652, %r6653, 1;
	mov.b64 	%rd2327, {%r7045, %r7044};
	shf.r.wrap.b32 	%r7046, %r6653, %r6652, 8;
	shf.r.wrap.b32 	%r7047, %r6652, %r6653, 8;
	mov.b64 	%rd2328, {%r7047, %r7046};
	shr.u64 	%rd2329, %rd1739, 7;
	xor.b64  	%rd2330, %rd2327, %rd2329;
	xor.b64  	%rd2331, %rd2330, %rd2328;
	add.s64 	%rd2332, %rd1843, %rd1726;
	add.s64 	%rd2333, %rd2332, %rd2326;
	add.s64 	%rd2334, %rd2333, %rd2331;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7048,%dummy}, %rd2321;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7049}, %rd2321;
	}
	shf.r.wrap.b32 	%r7050, %r7049, %r7048, 19;
	shf.r.wrap.b32 	%r7051, %r7048, %r7049, 19;
	mov.b64 	%rd2335, {%r7051, %r7050};
	shf.l.wrap.b32 	%r7052, %r7048, %r7049, 3;
	shf.l.wrap.b32 	%r7053, %r7049, %r7048, 3;
	mov.b64 	%rd2336, {%r7053, %r7052};
	shr.u64 	%rd2337, %rd2321, 6;
	xor.b64  	%rd2338, %rd2335, %rd2337;
	xor.b64  	%rd2339, %rd2338, %rd2336;
	shf.r.wrap.b32 	%r7054, %r6663, %r6662, 1;
	shf.r.wrap.b32 	%r7055, %r6662, %r6663, 1;
	mov.b64 	%rd2340, {%r7055, %r7054};
	shf.r.wrap.b32 	%r7056, %r6663, %r6662, 8;
	shf.r.wrap.b32 	%r7057, %r6662, %r6663, 8;
	mov.b64 	%rd2341, {%r7057, %r7056};
	shr.u64 	%rd2342, %rd1752, 7;
	xor.b64  	%rd2343, %rd2340, %rd2342;
	xor.b64  	%rd2344, %rd2343, %rd2341;
	add.s64 	%rd2345, %rd1856, %rd1739;
	add.s64 	%rd2346, %rd2345, %rd2339;
	add.s64 	%rd2347, %rd2346, %rd2344;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7058,%dummy}, %rd2334;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7059}, %rd2334;
	}
	shf.r.wrap.b32 	%r7060, %r7059, %r7058, 19;
	shf.r.wrap.b32 	%r7061, %r7058, %r7059, 19;
	mov.b64 	%rd2348, {%r7061, %r7060};
	shf.l.wrap.b32 	%r7062, %r7058, %r7059, 3;
	shf.l.wrap.b32 	%r7063, %r7059, %r7058, 3;
	mov.b64 	%rd2349, {%r7063, %r7062};
	shr.u64 	%rd2350, %rd2334, 6;
	xor.b64  	%rd2351, %rd2348, %rd2350;
	xor.b64  	%rd2352, %rd2351, %rd2349;
	shf.r.wrap.b32 	%r7064, %r6673, %r6672, 1;
	shf.r.wrap.b32 	%r7065, %r6672, %r6673, 1;
	mov.b64 	%rd2353, {%r7065, %r7064};
	shf.r.wrap.b32 	%r7066, %r6673, %r6672, 8;
	shf.r.wrap.b32 	%r7067, %r6672, %r6673, 8;
	mov.b64 	%rd2354, {%r7067, %r7066};
	shr.u64 	%rd2355, %rd1765, 7;
	xor.b64  	%rd2356, %rd2353, %rd2355;
	xor.b64  	%rd2357, %rd2356, %rd2354;
	add.s64 	%rd2358, %rd1869, %rd1752;
	add.s64 	%rd2359, %rd2358, %rd2352;
	add.s64 	%rd2360, %rd2359, %rd2357;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7068,%dummy}, %rd2347;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7069}, %rd2347;
	}
	shf.r.wrap.b32 	%r7070, %r7069, %r7068, 19;
	shf.r.wrap.b32 	%r7071, %r7068, %r7069, 19;
	mov.b64 	%rd2361, {%r7071, %r7070};
	shf.l.wrap.b32 	%r7072, %r7068, %r7069, 3;
	shf.l.wrap.b32 	%r7073, %r7069, %r7068, 3;
	mov.b64 	%rd2362, {%r7073, %r7072};
	shr.u64 	%rd2363, %rd2347, 6;
	xor.b64  	%rd2364, %rd2361, %rd2363;
	xor.b64  	%rd2365, %rd2364, %rd2362;
	shf.r.wrap.b32 	%r7074, %r6683, %r6682, 1;
	shf.r.wrap.b32 	%r7075, %r6682, %r6683, 1;
	mov.b64 	%rd2366, {%r7075, %r7074};
	shf.r.wrap.b32 	%r7076, %r6683, %r6682, 8;
	shf.r.wrap.b32 	%r7077, %r6682, %r6683, 8;
	mov.b64 	%rd2367, {%r7077, %r7076};
	shr.u64 	%rd2368, %rd1778, 7;
	xor.b64  	%rd2369, %rd2366, %rd2368;
	xor.b64  	%rd2370, %rd2369, %rd2367;
	add.s64 	%rd2371, %rd1882, %rd1765;
	add.s64 	%rd2372, %rd2371, %rd2365;
	add.s64 	%rd2373, %rd2372, %rd2370;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7078,%dummy}, %rd2360;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7079}, %rd2360;
	}
	shf.r.wrap.b32 	%r7080, %r7079, %r7078, 19;
	shf.r.wrap.b32 	%r7081, %r7078, %r7079, 19;
	mov.b64 	%rd2374, {%r7081, %r7080};
	shf.l.wrap.b32 	%r7082, %r7078, %r7079, 3;
	shf.l.wrap.b32 	%r7083, %r7079, %r7078, 3;
	mov.b64 	%rd2375, {%r7083, %r7082};
	shr.u64 	%rd2376, %rd2360, 6;
	xor.b64  	%rd2377, %rd2374, %rd2376;
	xor.b64  	%rd2378, %rd2377, %rd2375;
	shf.r.wrap.b32 	%r7084, %r6693, %r6692, 1;
	shf.r.wrap.b32 	%r7085, %r6692, %r6693, 1;
	mov.b64 	%rd2379, {%r7085, %r7084};
	shf.r.wrap.b32 	%r7086, %r6693, %r6692, 8;
	shf.r.wrap.b32 	%r7087, %r6692, %r6693, 8;
	mov.b64 	%rd2380, {%r7087, %r7086};
	shr.u64 	%rd2381, %rd1791, 7;
	xor.b64  	%rd2382, %rd2379, %rd2381;
	xor.b64  	%rd2383, %rd2382, %rd2380;
	add.s64 	%rd2384, %rd1895, %rd1778;
	add.s64 	%rd2385, %rd2384, %rd2378;
	add.s64 	%rd2386, %rd2385, %rd2383;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7088,%dummy}, %rd2373;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7089}, %rd2373;
	}
	shf.r.wrap.b32 	%r7090, %r7089, %r7088, 19;
	shf.r.wrap.b32 	%r7091, %r7088, %r7089, 19;
	mov.b64 	%rd2387, {%r7091, %r7090};
	shf.l.wrap.b32 	%r7092, %r7088, %r7089, 3;
	shf.l.wrap.b32 	%r7093, %r7089, %r7088, 3;
	mov.b64 	%rd2388, {%r7093, %r7092};
	shr.u64 	%rd2389, %rd2373, 6;
	xor.b64  	%rd2390, %rd2387, %rd2389;
	xor.b64  	%rd2391, %rd2390, %rd2388;
	shf.r.wrap.b32 	%r7094, %r6703, %r6702, 1;
	shf.r.wrap.b32 	%r7095, %r6702, %r6703, 1;
	mov.b64 	%rd2392, {%r7095, %r7094};
	shf.r.wrap.b32 	%r7096, %r6703, %r6702, 8;
	shf.r.wrap.b32 	%r7097, %r6702, %r6703, 8;
	mov.b64 	%rd2393, {%r7097, %r7096};
	shr.u64 	%rd2394, %rd1804, 7;
	xor.b64  	%rd2395, %rd2392, %rd2394;
	xor.b64  	%rd2396, %rd2395, %rd2393;
	add.s64 	%rd2397, %rd2308, %rd1791;
	add.s64 	%rd2398, %rd2397, %rd2391;
	add.s64 	%rd2399, %rd2398, %rd2396;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7098,%dummy}, %rd2386;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7099}, %rd2386;
	}
	shf.r.wrap.b32 	%r7100, %r7099, %r7098, 19;
	shf.r.wrap.b32 	%r7101, %r7098, %r7099, 19;
	mov.b64 	%rd2400, {%r7101, %r7100};
	shf.l.wrap.b32 	%r7102, %r7098, %r7099, 3;
	shf.l.wrap.b32 	%r7103, %r7099, %r7098, 3;
	mov.b64 	%rd2401, {%r7103, %r7102};
	shr.u64 	%rd2402, %rd2386, 6;
	xor.b64  	%rd2403, %rd2400, %rd2402;
	xor.b64  	%rd2404, %rd2403, %rd2401;
	shf.r.wrap.b32 	%r7104, %r6713, %r6712, 1;
	shf.r.wrap.b32 	%r7105, %r6712, %r6713, 1;
	mov.b64 	%rd2405, {%r7105, %r7104};
	shf.r.wrap.b32 	%r7106, %r6713, %r6712, 8;
	shf.r.wrap.b32 	%r7107, %r6712, %r6713, 8;
	mov.b64 	%rd2406, {%r7107, %r7106};
	shr.u64 	%rd2407, %rd1817, 7;
	xor.b64  	%rd2408, %rd2405, %rd2407;
	xor.b64  	%rd2409, %rd2408, %rd2406;
	add.s64 	%rd2410, %rd2321, %rd1804;
	add.s64 	%rd2411, %rd2410, %rd2404;
	add.s64 	%rd2412, %rd2411, %rd2409;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7108,%dummy}, %rd2399;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7109}, %rd2399;
	}
	shf.r.wrap.b32 	%r7110, %r7109, %r7108, 19;
	shf.r.wrap.b32 	%r7111, %r7108, %r7109, 19;
	mov.b64 	%rd2413, {%r7111, %r7110};
	shf.l.wrap.b32 	%r7112, %r7108, %r7109, 3;
	shf.l.wrap.b32 	%r7113, %r7109, %r7108, 3;
	mov.b64 	%rd2414, {%r7113, %r7112};
	shr.u64 	%rd2415, %rd2399, 6;
	xor.b64  	%rd2416, %rd2413, %rd2415;
	xor.b64  	%rd2417, %rd2416, %rd2414;
	shf.r.wrap.b32 	%r7114, %r6723, %r6722, 1;
	shf.r.wrap.b32 	%r7115, %r6722, %r6723, 1;
	mov.b64 	%rd2418, {%r7115, %r7114};
	shf.r.wrap.b32 	%r7116, %r6723, %r6722, 8;
	shf.r.wrap.b32 	%r7117, %r6722, %r6723, 8;
	mov.b64 	%rd2419, {%r7117, %r7116};
	shr.u64 	%rd2420, %rd1830, 7;
	xor.b64  	%rd2421, %rd2418, %rd2420;
	xor.b64  	%rd2422, %rd2421, %rd2419;
	add.s64 	%rd2423, %rd2334, %rd1817;
	add.s64 	%rd2424, %rd2423, %rd2417;
	add.s64 	%rd2425, %rd2424, %rd2422;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7118,%dummy}, %rd2412;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7119}, %rd2412;
	}
	shf.r.wrap.b32 	%r7120, %r7119, %r7118, 19;
	shf.r.wrap.b32 	%r7121, %r7118, %r7119, 19;
	mov.b64 	%rd2426, {%r7121, %r7120};
	shf.l.wrap.b32 	%r7122, %r7118, %r7119, 3;
	shf.l.wrap.b32 	%r7123, %r7119, %r7118, 3;
	mov.b64 	%rd2427, {%r7123, %r7122};
	shr.u64 	%rd2428, %rd2412, 6;
	xor.b64  	%rd2429, %rd2426, %rd2428;
	xor.b64  	%rd2430, %rd2429, %rd2427;
	shf.r.wrap.b32 	%r7124, %r6733, %r6732, 1;
	shf.r.wrap.b32 	%r7125, %r6732, %r6733, 1;
	mov.b64 	%rd2431, {%r7125, %r7124};
	shf.r.wrap.b32 	%r7126, %r6733, %r6732, 8;
	shf.r.wrap.b32 	%r7127, %r6732, %r6733, 8;
	mov.b64 	%rd2432, {%r7127, %r7126};
	shr.u64 	%rd2433, %rd1843, 7;
	xor.b64  	%rd2434, %rd2431, %rd2433;
	xor.b64  	%rd2435, %rd2434, %rd2432;
	add.s64 	%rd2436, %rd2347, %rd1830;
	add.s64 	%rd2437, %rd2436, %rd2430;
	add.s64 	%rd2438, %rd2437, %rd2435;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7128,%dummy}, %rd2425;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7129}, %rd2425;
	}
	shf.r.wrap.b32 	%r7130, %r7129, %r7128, 19;
	shf.r.wrap.b32 	%r7131, %r7128, %r7129, 19;
	mov.b64 	%rd2439, {%r7131, %r7130};
	shf.l.wrap.b32 	%r7132, %r7128, %r7129, 3;
	shf.l.wrap.b32 	%r7133, %r7129, %r7128, 3;
	mov.b64 	%rd2440, {%r7133, %r7132};
	shr.u64 	%rd2441, %rd2425, 6;
	xor.b64  	%rd2442, %rd2439, %rd2441;
	xor.b64  	%rd2443, %rd2442, %rd2440;
	shf.r.wrap.b32 	%r7134, %r6743, %r6742, 1;
	shf.r.wrap.b32 	%r7135, %r6742, %r6743, 1;
	mov.b64 	%rd2444, {%r7135, %r7134};
	shf.r.wrap.b32 	%r7136, %r6743, %r6742, 8;
	shf.r.wrap.b32 	%r7137, %r6742, %r6743, 8;
	mov.b64 	%rd2445, {%r7137, %r7136};
	shr.u64 	%rd2446, %rd1856, 7;
	xor.b64  	%rd2447, %rd2444, %rd2446;
	xor.b64  	%rd2448, %rd2447, %rd2445;
	add.s64 	%rd2449, %rd2360, %rd1843;
	add.s64 	%rd2450, %rd2449, %rd2443;
	add.s64 	%rd2451, %rd2450, %rd2448;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7138,%dummy}, %rd2438;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7139}, %rd2438;
	}
	shf.r.wrap.b32 	%r7140, %r7139, %r7138, 19;
	shf.r.wrap.b32 	%r7141, %r7138, %r7139, 19;
	mov.b64 	%rd2452, {%r7141, %r7140};
	shf.l.wrap.b32 	%r7142, %r7138, %r7139, 3;
	shf.l.wrap.b32 	%r7143, %r7139, %r7138, 3;
	mov.b64 	%rd2453, {%r7143, %r7142};
	shr.u64 	%rd2454, %rd2438, 6;
	xor.b64  	%rd2455, %rd2452, %rd2454;
	xor.b64  	%rd2456, %rd2455, %rd2453;
	shf.r.wrap.b32 	%r7144, %r6753, %r6752, 1;
	shf.r.wrap.b32 	%r7145, %r6752, %r6753, 1;
	mov.b64 	%rd2457, {%r7145, %r7144};
	shf.r.wrap.b32 	%r7146, %r6753, %r6752, 8;
	shf.r.wrap.b32 	%r7147, %r6752, %r6753, 8;
	mov.b64 	%rd2458, {%r7147, %r7146};
	shr.u64 	%rd2459, %rd1869, 7;
	xor.b64  	%rd2460, %rd2457, %rd2459;
	xor.b64  	%rd2461, %rd2460, %rd2458;
	add.s64 	%rd2462, %rd2373, %rd1856;
	add.s64 	%rd2463, %rd2462, %rd2456;
	add.s64 	%rd2464, %rd2463, %rd2461;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7148,%dummy}, %rd2451;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7149}, %rd2451;
	}
	shf.r.wrap.b32 	%r7150, %r7149, %r7148, 19;
	shf.r.wrap.b32 	%r7151, %r7148, %r7149, 19;
	mov.b64 	%rd2465, {%r7151, %r7150};
	shf.l.wrap.b32 	%r7152, %r7148, %r7149, 3;
	shf.l.wrap.b32 	%r7153, %r7149, %r7148, 3;
	mov.b64 	%rd2466, {%r7153, %r7152};
	shr.u64 	%rd2467, %rd2451, 6;
	xor.b64  	%rd2468, %rd2465, %rd2467;
	xor.b64  	%rd2469, %rd2468, %rd2466;
	shf.r.wrap.b32 	%r7154, %r7019, %r7018, 1;
	shf.r.wrap.b32 	%r7155, %r7018, %r7019, 1;
	mov.b64 	%rd2470, {%r7155, %r7154};
	shf.r.wrap.b32 	%r7156, %r7019, %r7018, 8;
	shf.r.wrap.b32 	%r7157, %r7018, %r7019, 8;
	mov.b64 	%rd2471, {%r7157, %r7156};
	shr.u64 	%rd2472, %rd1882, 7;
	xor.b64  	%rd2473, %rd2470, %rd2472;
	xor.b64  	%rd2474, %rd2473, %rd2471;
	add.s64 	%rd2475, %rd2386, %rd1869;
	add.s64 	%rd2476, %rd2475, %rd2469;
	add.s64 	%rd2477, %rd2476, %rd2474;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7158,%dummy}, %rd2464;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7159}, %rd2464;
	}
	shf.r.wrap.b32 	%r7160, %r7159, %r7158, 19;
	shf.r.wrap.b32 	%r7161, %r7158, %r7159, 19;
	mov.b64 	%rd2478, {%r7161, %r7160};
	shf.l.wrap.b32 	%r7162, %r7158, %r7159, 3;
	shf.l.wrap.b32 	%r7163, %r7159, %r7158, 3;
	mov.b64 	%rd2479, {%r7163, %r7162};
	shr.u64 	%rd2480, %rd2464, 6;
	xor.b64  	%rd2481, %rd2478, %rd2480;
	xor.b64  	%rd2482, %rd2481, %rd2479;
	shf.r.wrap.b32 	%r7164, %r7029, %r7028, 1;
	shf.r.wrap.b32 	%r7165, %r7028, %r7029, 1;
	mov.b64 	%rd2483, {%r7165, %r7164};
	shf.r.wrap.b32 	%r7166, %r7029, %r7028, 8;
	shf.r.wrap.b32 	%r7167, %r7028, %r7029, 8;
	mov.b64 	%rd2484, {%r7167, %r7166};
	shr.u64 	%rd2485, %rd1895, 7;
	xor.b64  	%rd2486, %rd2483, %rd2485;
	xor.b64  	%rd2487, %rd2486, %rd2484;
	add.s64 	%rd2488, %rd2399, %rd1882;
	add.s64 	%rd2489, %rd2488, %rd2482;
	add.s64 	%rd2490, %rd2489, %rd2487;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7168,%dummy}, %rd2477;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7169}, %rd2477;
	}
	shf.r.wrap.b32 	%r7170, %r7169, %r7168, 19;
	shf.r.wrap.b32 	%r7171, %r7168, %r7169, 19;
	mov.b64 	%rd2491, {%r7171, %r7170};
	shf.l.wrap.b32 	%r7172, %r7168, %r7169, 3;
	shf.l.wrap.b32 	%r7173, %r7169, %r7168, 3;
	mov.b64 	%rd2492, {%r7173, %r7172};
	shr.u64 	%rd2493, %rd2477, 6;
	xor.b64  	%rd2494, %rd2491, %rd2493;
	xor.b64  	%rd2495, %rd2494, %rd2492;
	shf.r.wrap.b32 	%r7174, %r7039, %r7038, 1;
	shf.r.wrap.b32 	%r7175, %r7038, %r7039, 1;
	mov.b64 	%rd2496, {%r7175, %r7174};
	shf.r.wrap.b32 	%r7176, %r7039, %r7038, 8;
	shf.r.wrap.b32 	%r7177, %r7038, %r7039, 8;
	mov.b64 	%rd2497, {%r7177, %r7176};
	shr.u64 	%rd2498, %rd2308, 7;
	xor.b64  	%rd2499, %rd2496, %rd2498;
	xor.b64  	%rd2500, %rd2499, %rd2497;
	add.s64 	%rd2501, %rd2412, %rd1895;
	add.s64 	%rd2502, %rd2501, %rd2495;
	add.s64 	%rd2503, %rd2502, %rd2500;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7178,%dummy}, %rd2284;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7179}, %rd2284;
	}
	shf.r.wrap.b32 	%r7180, %r7179, %r7178, 14;
	shf.r.wrap.b32 	%r7181, %r7178, %r7179, 14;
	mov.b64 	%rd2504, {%r7181, %r7180};
	shf.r.wrap.b32 	%r7182, %r7179, %r7178, 18;
	shf.r.wrap.b32 	%r7183, %r7178, %r7179, 18;
	mov.b64 	%rd2505, {%r7183, %r7182};
	xor.b64  	%rd2506, %rd2505, %rd2504;
	shf.l.wrap.b32 	%r7184, %r7178, %r7179, 23;
	shf.l.wrap.b32 	%r7185, %r7179, %r7178, 23;
	mov.b64 	%rd2507, {%r7185, %r7184};
	xor.b64  	%rd2508, %rd2506, %rd2507;
	xor.b64  	%rd2509, %rd2259, %rd2234;
	and.b64  	%rd2510, %rd2509, %rd2284;
	xor.b64  	%rd2511, %rd2510, %rd2234;
	add.s64 	%rd2512, %rd2511, %rd2209;
	add.s64 	%rd2513, %rd2512, %rd2308;
	ld.const.u64 	%rd2514, [k_sha512+512];
	add.s64 	%rd2515, %rd2513, %rd2514;
	add.s64 	%rd2516, %rd2515, %rd2508;
	add.s64 	%rd2517, %rd2516, %rd2220;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7186,%dummy}, %rd2295;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7187}, %rd2295;
	}
	shf.r.wrap.b32 	%r7188, %r7187, %r7186, 28;
	shf.r.wrap.b32 	%r7189, %r7186, %r7187, 28;
	mov.b64 	%rd2518, {%r7189, %r7188};
	shf.l.wrap.b32 	%r7190, %r7186, %r7187, 30;
	shf.l.wrap.b32 	%r7191, %r7187, %r7186, 30;
	mov.b64 	%rd2519, {%r7191, %r7190};
	xor.b64  	%rd2520, %rd2519, %rd2518;
	shf.l.wrap.b32 	%r7192, %r7186, %r7187, 25;
	shf.l.wrap.b32 	%r7193, %r7187, %r7186, 25;
	mov.b64 	%rd2521, {%r7193, %r7192};
	xor.b64  	%rd2522, %rd2520, %rd2521;
	xor.b64  	%rd2523, %rd2295, %rd2245;
	xor.b64  	%rd2524, %rd2295, %rd2270;
	and.b64  	%rd2525, %rd2524, %rd2523;
	xor.b64  	%rd2526, %rd2525, %rd2295;
	add.s64 	%rd2527, %rd2516, %rd2526;
	add.s64 	%rd2528, %rd2527, %rd2522;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7194,%dummy}, %rd2517;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7195}, %rd2517;
	}
	shf.r.wrap.b32 	%r7196, %r7195, %r7194, 14;
	shf.r.wrap.b32 	%r7197, %r7194, %r7195, 14;
	mov.b64 	%rd2529, {%r7197, %r7196};
	shf.r.wrap.b32 	%r7198, %r7195, %r7194, 18;
	shf.r.wrap.b32 	%r7199, %r7194, %r7195, 18;
	mov.b64 	%rd2530, {%r7199, %r7198};
	xor.b64  	%rd2531, %rd2530, %rd2529;
	shf.l.wrap.b32 	%r7200, %r7194, %r7195, 23;
	shf.l.wrap.b32 	%r7201, %r7195, %r7194, 23;
	mov.b64 	%rd2532, {%r7201, %r7200};
	xor.b64  	%rd2533, %rd2531, %rd2532;
	xor.b64  	%rd2534, %rd2284, %rd2259;
	and.b64  	%rd2535, %rd2517, %rd2534;
	xor.b64  	%rd2536, %rd2535, %rd2259;
	add.s64 	%rd2537, %rd2321, %rd2234;
	ld.const.u64 	%rd2538, [k_sha512+520];
	add.s64 	%rd2539, %rd2537, %rd2538;
	add.s64 	%rd2540, %rd2539, %rd2536;
	add.s64 	%rd2541, %rd2540, %rd2533;
	add.s64 	%rd2542, %rd2541, %rd2245;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7202,%dummy}, %rd2528;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7203}, %rd2528;
	}
	shf.r.wrap.b32 	%r7204, %r7203, %r7202, 28;
	shf.r.wrap.b32 	%r7205, %r7202, %r7203, 28;
	mov.b64 	%rd2543, {%r7205, %r7204};
	shf.l.wrap.b32 	%r7206, %r7202, %r7203, 30;
	shf.l.wrap.b32 	%r7207, %r7203, %r7202, 30;
	mov.b64 	%rd2544, {%r7207, %r7206};
	xor.b64  	%rd2545, %rd2544, %rd2543;
	shf.l.wrap.b32 	%r7208, %r7202, %r7203, 25;
	shf.l.wrap.b32 	%r7209, %r7203, %r7202, 25;
	mov.b64 	%rd2546, {%r7209, %r7208};
	xor.b64  	%rd2547, %rd2545, %rd2546;
	xor.b64  	%rd2548, %rd2528, %rd2270;
	xor.b64  	%rd2549, %rd2528, %rd2295;
	and.b64  	%rd2550, %rd2549, %rd2548;
	xor.b64  	%rd2551, %rd2550, %rd2528;
	add.s64 	%rd2552, %rd2541, %rd2551;
	add.s64 	%rd2553, %rd2552, %rd2547;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7210,%dummy}, %rd2542;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7211}, %rd2542;
	}
	shf.r.wrap.b32 	%r7212, %r7211, %r7210, 14;
	shf.r.wrap.b32 	%r7213, %r7210, %r7211, 14;
	mov.b64 	%rd2554, {%r7213, %r7212};
	shf.r.wrap.b32 	%r7214, %r7211, %r7210, 18;
	shf.r.wrap.b32 	%r7215, %r7210, %r7211, 18;
	mov.b64 	%rd2555, {%r7215, %r7214};
	xor.b64  	%rd2556, %rd2555, %rd2554;
	shf.l.wrap.b32 	%r7216, %r7210, %r7211, 23;
	shf.l.wrap.b32 	%r7217, %r7211, %r7210, 23;
	mov.b64 	%rd2557, {%r7217, %r7216};
	xor.b64  	%rd2558, %rd2556, %rd2557;
	xor.b64  	%rd2559, %rd2517, %rd2284;
	and.b64  	%rd2560, %rd2542, %rd2559;
	xor.b64  	%rd2561, %rd2560, %rd2284;
	add.s64 	%rd2562, %rd2334, %rd2259;
	ld.const.u64 	%rd2563, [k_sha512+528];
	add.s64 	%rd2564, %rd2562, %rd2563;
	add.s64 	%rd2565, %rd2564, %rd2561;
	add.s64 	%rd2566, %rd2565, %rd2558;
	add.s64 	%rd2567, %rd2566, %rd2270;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7218,%dummy}, %rd2553;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7219}, %rd2553;
	}
	shf.r.wrap.b32 	%r7220, %r7219, %r7218, 28;
	shf.r.wrap.b32 	%r7221, %r7218, %r7219, 28;
	mov.b64 	%rd2568, {%r7221, %r7220};
	shf.l.wrap.b32 	%r7222, %r7218, %r7219, 30;
	shf.l.wrap.b32 	%r7223, %r7219, %r7218, 30;
	mov.b64 	%rd2569, {%r7223, %r7222};
	xor.b64  	%rd2570, %rd2569, %rd2568;
	shf.l.wrap.b32 	%r7224, %r7218, %r7219, 25;
	shf.l.wrap.b32 	%r7225, %r7219, %r7218, 25;
	mov.b64 	%rd2571, {%r7225, %r7224};
	xor.b64  	%rd2572, %rd2570, %rd2571;
	xor.b64  	%rd2573, %rd2553, %rd2295;
	xor.b64  	%rd2574, %rd2553, %rd2528;
	and.b64  	%rd2575, %rd2574, %rd2573;
	xor.b64  	%rd2576, %rd2575, %rd2553;
	add.s64 	%rd2577, %rd2566, %rd2576;
	add.s64 	%rd2578, %rd2577, %rd2572;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7226,%dummy}, %rd2567;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7227}, %rd2567;
	}
	shf.r.wrap.b32 	%r7228, %r7227, %r7226, 14;
	shf.r.wrap.b32 	%r7229, %r7226, %r7227, 14;
	mov.b64 	%rd2579, {%r7229, %r7228};
	shf.r.wrap.b32 	%r7230, %r7227, %r7226, 18;
	shf.r.wrap.b32 	%r7231, %r7226, %r7227, 18;
	mov.b64 	%rd2580, {%r7231, %r7230};
	xor.b64  	%rd2581, %rd2580, %rd2579;
	shf.l.wrap.b32 	%r7232, %r7226, %r7227, 23;
	shf.l.wrap.b32 	%r7233, %r7227, %r7226, 23;
	mov.b64 	%rd2582, {%r7233, %r7232};
	xor.b64  	%rd2583, %rd2581, %rd2582;
	xor.b64  	%rd2584, %rd2542, %rd2517;
	and.b64  	%rd2585, %rd2567, %rd2584;
	xor.b64  	%rd2586, %rd2585, %rd2517;
	add.s64 	%rd2587, %rd2347, %rd2284;
	ld.const.u64 	%rd2588, [k_sha512+536];
	add.s64 	%rd2589, %rd2587, %rd2588;
	add.s64 	%rd2590, %rd2589, %rd2586;
	add.s64 	%rd2591, %rd2590, %rd2583;
	add.s64 	%rd2592, %rd2591, %rd2295;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7234,%dummy}, %rd2578;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7235}, %rd2578;
	}
	shf.r.wrap.b32 	%r7236, %r7235, %r7234, 28;
	shf.r.wrap.b32 	%r7237, %r7234, %r7235, 28;
	mov.b64 	%rd2593, {%r7237, %r7236};
	shf.l.wrap.b32 	%r7238, %r7234, %r7235, 30;
	shf.l.wrap.b32 	%r7239, %r7235, %r7234, 30;
	mov.b64 	%rd2594, {%r7239, %r7238};
	xor.b64  	%rd2595, %rd2594, %rd2593;
	shf.l.wrap.b32 	%r7240, %r7234, %r7235, 25;
	shf.l.wrap.b32 	%r7241, %r7235, %r7234, 25;
	mov.b64 	%rd2596, {%r7241, %r7240};
	xor.b64  	%rd2597, %rd2595, %rd2596;
	xor.b64  	%rd2598, %rd2578, %rd2528;
	xor.b64  	%rd2599, %rd2578, %rd2553;
	and.b64  	%rd2600, %rd2599, %rd2598;
	xor.b64  	%rd2601, %rd2600, %rd2578;
	add.s64 	%rd2602, %rd2591, %rd2601;
	add.s64 	%rd2603, %rd2602, %rd2597;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7242,%dummy}, %rd2592;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7243}, %rd2592;
	}
	shf.r.wrap.b32 	%r7244, %r7243, %r7242, 14;
	shf.r.wrap.b32 	%r7245, %r7242, %r7243, 14;
	mov.b64 	%rd2604, {%r7245, %r7244};
	shf.r.wrap.b32 	%r7246, %r7243, %r7242, 18;
	shf.r.wrap.b32 	%r7247, %r7242, %r7243, 18;
	mov.b64 	%rd2605, {%r7247, %r7246};
	xor.b64  	%rd2606, %rd2605, %rd2604;
	shf.l.wrap.b32 	%r7248, %r7242, %r7243, 23;
	shf.l.wrap.b32 	%r7249, %r7243, %r7242, 23;
	mov.b64 	%rd2607, {%r7249, %r7248};
	xor.b64  	%rd2608, %rd2606, %rd2607;
	xor.b64  	%rd2609, %rd2567, %rd2542;
	and.b64  	%rd2610, %rd2592, %rd2609;
	xor.b64  	%rd2611, %rd2610, %rd2542;
	add.s64 	%rd2612, %rd2517, %rd2360;
	ld.const.u64 	%rd2613, [k_sha512+544];
	add.s64 	%rd2614, %rd2612, %rd2613;
	add.s64 	%rd2615, %rd2614, %rd2611;
	add.s64 	%rd2616, %rd2615, %rd2608;
	add.s64 	%rd2617, %rd2616, %rd2528;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7250,%dummy}, %rd2603;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7251}, %rd2603;
	}
	shf.r.wrap.b32 	%r7252, %r7251, %r7250, 28;
	shf.r.wrap.b32 	%r7253, %r7250, %r7251, 28;
	mov.b64 	%rd2618, {%r7253, %r7252};
	shf.l.wrap.b32 	%r7254, %r7250, %r7251, 30;
	shf.l.wrap.b32 	%r7255, %r7251, %r7250, 30;
	mov.b64 	%rd2619, {%r7255, %r7254};
	xor.b64  	%rd2620, %rd2619, %rd2618;
	shf.l.wrap.b32 	%r7256, %r7250, %r7251, 25;
	shf.l.wrap.b32 	%r7257, %r7251, %r7250, 25;
	mov.b64 	%rd2621, {%r7257, %r7256};
	xor.b64  	%rd2622, %rd2620, %rd2621;
	xor.b64  	%rd2623, %rd2603, %rd2553;
	xor.b64  	%rd2624, %rd2603, %rd2578;
	and.b64  	%rd2625, %rd2624, %rd2623;
	xor.b64  	%rd2626, %rd2625, %rd2603;
	add.s64 	%rd2627, %rd2616, %rd2626;
	add.s64 	%rd2628, %rd2627, %rd2622;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7258,%dummy}, %rd2617;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7259}, %rd2617;
	}
	shf.r.wrap.b32 	%r7260, %r7259, %r7258, 14;
	shf.r.wrap.b32 	%r7261, %r7258, %r7259, 14;
	mov.b64 	%rd2629, {%r7261, %r7260};
	shf.r.wrap.b32 	%r7262, %r7259, %r7258, 18;
	shf.r.wrap.b32 	%r7263, %r7258, %r7259, 18;
	mov.b64 	%rd2630, {%r7263, %r7262};
	xor.b64  	%rd2631, %rd2630, %rd2629;
	shf.l.wrap.b32 	%r7264, %r7258, %r7259, 23;
	shf.l.wrap.b32 	%r7265, %r7259, %r7258, 23;
	mov.b64 	%rd2632, {%r7265, %r7264};
	xor.b64  	%rd2633, %rd2631, %rd2632;
	xor.b64  	%rd2634, %rd2592, %rd2567;
	and.b64  	%rd2635, %rd2617, %rd2634;
	xor.b64  	%rd2636, %rd2635, %rd2567;
	add.s64 	%rd2637, %rd2542, %rd2373;
	ld.const.u64 	%rd2638, [k_sha512+552];
	add.s64 	%rd2639, %rd2637, %rd2638;
	add.s64 	%rd2640, %rd2639, %rd2636;
	add.s64 	%rd2641, %rd2640, %rd2633;
	add.s64 	%rd2642, %rd2641, %rd2553;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7266,%dummy}, %rd2628;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7267}, %rd2628;
	}
	shf.r.wrap.b32 	%r7268, %r7267, %r7266, 28;
	shf.r.wrap.b32 	%r7269, %r7266, %r7267, 28;
	mov.b64 	%rd2643, {%r7269, %r7268};
	shf.l.wrap.b32 	%r7270, %r7266, %r7267, 30;
	shf.l.wrap.b32 	%r7271, %r7267, %r7266, 30;
	mov.b64 	%rd2644, {%r7271, %r7270};
	xor.b64  	%rd2645, %rd2644, %rd2643;
	shf.l.wrap.b32 	%r7272, %r7266, %r7267, 25;
	shf.l.wrap.b32 	%r7273, %r7267, %r7266, 25;
	mov.b64 	%rd2646, {%r7273, %r7272};
	xor.b64  	%rd2647, %rd2645, %rd2646;
	xor.b64  	%rd2648, %rd2628, %rd2578;
	xor.b64  	%rd2649, %rd2628, %rd2603;
	and.b64  	%rd2650, %rd2649, %rd2648;
	xor.b64  	%rd2651, %rd2650, %rd2628;
	add.s64 	%rd2652, %rd2641, %rd2651;
	add.s64 	%rd2653, %rd2652, %rd2647;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7274,%dummy}, %rd2642;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7275}, %rd2642;
	}
	shf.r.wrap.b32 	%r7276, %r7275, %r7274, 14;
	shf.r.wrap.b32 	%r7277, %r7274, %r7275, 14;
	mov.b64 	%rd2654, {%r7277, %r7276};
	shf.r.wrap.b32 	%r7278, %r7275, %r7274, 18;
	shf.r.wrap.b32 	%r7279, %r7274, %r7275, 18;
	mov.b64 	%rd2655, {%r7279, %r7278};
	xor.b64  	%rd2656, %rd2655, %rd2654;
	shf.l.wrap.b32 	%r7280, %r7274, %r7275, 23;
	shf.l.wrap.b32 	%r7281, %r7275, %r7274, 23;
	mov.b64 	%rd2657, {%r7281, %r7280};
	xor.b64  	%rd2658, %rd2656, %rd2657;
	xor.b64  	%rd2659, %rd2617, %rd2592;
	and.b64  	%rd2660, %rd2642, %rd2659;
	xor.b64  	%rd2661, %rd2660, %rd2592;
	add.s64 	%rd2662, %rd2567, %rd2386;
	ld.const.u64 	%rd2663, [k_sha512+560];
	add.s64 	%rd2664, %rd2662, %rd2663;
	add.s64 	%rd2665, %rd2664, %rd2661;
	add.s64 	%rd2666, %rd2665, %rd2658;
	add.s64 	%rd2667, %rd2666, %rd2578;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7282,%dummy}, %rd2653;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7283}, %rd2653;
	}
	shf.r.wrap.b32 	%r7284, %r7283, %r7282, 28;
	shf.r.wrap.b32 	%r7285, %r7282, %r7283, 28;
	mov.b64 	%rd2668, {%r7285, %r7284};
	shf.l.wrap.b32 	%r7286, %r7282, %r7283, 30;
	shf.l.wrap.b32 	%r7287, %r7283, %r7282, 30;
	mov.b64 	%rd2669, {%r7287, %r7286};
	xor.b64  	%rd2670, %rd2669, %rd2668;
	shf.l.wrap.b32 	%r7288, %r7282, %r7283, 25;
	shf.l.wrap.b32 	%r7289, %r7283, %r7282, 25;
	mov.b64 	%rd2671, {%r7289, %r7288};
	xor.b64  	%rd2672, %rd2670, %rd2671;
	xor.b64  	%rd2673, %rd2653, %rd2603;
	xor.b64  	%rd2674, %rd2653, %rd2628;
	and.b64  	%rd2675, %rd2674, %rd2673;
	xor.b64  	%rd2676, %rd2675, %rd2653;
	add.s64 	%rd2677, %rd2666, %rd2676;
	add.s64 	%rd2678, %rd2677, %rd2672;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7290,%dummy}, %rd2667;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7291}, %rd2667;
	}
	shf.r.wrap.b32 	%r7292, %r7291, %r7290, 14;
	shf.r.wrap.b32 	%r7293, %r7290, %r7291, 14;
	mov.b64 	%rd2679, {%r7293, %r7292};
	shf.r.wrap.b32 	%r7294, %r7291, %r7290, 18;
	shf.r.wrap.b32 	%r7295, %r7290, %r7291, 18;
	mov.b64 	%rd2680, {%r7295, %r7294};
	xor.b64  	%rd2681, %rd2680, %rd2679;
	shf.l.wrap.b32 	%r7296, %r7290, %r7291, 23;
	shf.l.wrap.b32 	%r7297, %r7291, %r7290, 23;
	mov.b64 	%rd2682, {%r7297, %r7296};
	xor.b64  	%rd2683, %rd2681, %rd2682;
	xor.b64  	%rd2684, %rd2642, %rd2617;
	and.b64  	%rd2685, %rd2667, %rd2684;
	xor.b64  	%rd2686, %rd2685, %rd2617;
	add.s64 	%rd2687, %rd2592, %rd2399;
	ld.const.u64 	%rd2688, [k_sha512+568];
	add.s64 	%rd2689, %rd2687, %rd2688;
	add.s64 	%rd2690, %rd2689, %rd2686;
	add.s64 	%rd2691, %rd2690, %rd2683;
	add.s64 	%rd2692, %rd2691, %rd2603;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7298,%dummy}, %rd2678;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7299}, %rd2678;
	}
	shf.r.wrap.b32 	%r7300, %r7299, %r7298, 28;
	shf.r.wrap.b32 	%r7301, %r7298, %r7299, 28;
	mov.b64 	%rd2693, {%r7301, %r7300};
	shf.l.wrap.b32 	%r7302, %r7298, %r7299, 30;
	shf.l.wrap.b32 	%r7303, %r7299, %r7298, 30;
	mov.b64 	%rd2694, {%r7303, %r7302};
	xor.b64  	%rd2695, %rd2694, %rd2693;
	shf.l.wrap.b32 	%r7304, %r7298, %r7299, 25;
	shf.l.wrap.b32 	%r7305, %r7299, %r7298, 25;
	mov.b64 	%rd2696, {%r7305, %r7304};
	xor.b64  	%rd2697, %rd2695, %rd2696;
	xor.b64  	%rd2698, %rd2678, %rd2628;
	xor.b64  	%rd2699, %rd2678, %rd2653;
	and.b64  	%rd2700, %rd2699, %rd2698;
	xor.b64  	%rd2701, %rd2700, %rd2678;
	add.s64 	%rd2702, %rd2691, %rd2701;
	add.s64 	%rd2703, %rd2702, %rd2697;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7306,%dummy}, %rd2692;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7307}, %rd2692;
	}
	shf.r.wrap.b32 	%r7308, %r7307, %r7306, 14;
	shf.r.wrap.b32 	%r7309, %r7306, %r7307, 14;
	mov.b64 	%rd2704, {%r7309, %r7308};
	shf.r.wrap.b32 	%r7310, %r7307, %r7306, 18;
	shf.r.wrap.b32 	%r7311, %r7306, %r7307, 18;
	mov.b64 	%rd2705, {%r7311, %r7310};
	xor.b64  	%rd2706, %rd2705, %rd2704;
	shf.l.wrap.b32 	%r7312, %r7306, %r7307, 23;
	shf.l.wrap.b32 	%r7313, %r7307, %r7306, 23;
	mov.b64 	%rd2707, {%r7313, %r7312};
	xor.b64  	%rd2708, %rd2706, %rd2707;
	xor.b64  	%rd2709, %rd2667, %rd2642;
	and.b64  	%rd2710, %rd2692, %rd2709;
	xor.b64  	%rd2711, %rd2710, %rd2642;
	add.s64 	%rd2712, %rd2617, %rd2412;
	ld.const.u64 	%rd2713, [k_sha512+576];
	add.s64 	%rd2714, %rd2712, %rd2713;
	add.s64 	%rd2715, %rd2714, %rd2711;
	add.s64 	%rd2716, %rd2715, %rd2708;
	add.s64 	%rd2717, %rd2716, %rd2628;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7314,%dummy}, %rd2703;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7315}, %rd2703;
	}
	shf.r.wrap.b32 	%r7316, %r7315, %r7314, 28;
	shf.r.wrap.b32 	%r7317, %r7314, %r7315, 28;
	mov.b64 	%rd2718, {%r7317, %r7316};
	shf.l.wrap.b32 	%r7318, %r7314, %r7315, 30;
	shf.l.wrap.b32 	%r7319, %r7315, %r7314, 30;
	mov.b64 	%rd2719, {%r7319, %r7318};
	xor.b64  	%rd2720, %rd2719, %rd2718;
	shf.l.wrap.b32 	%r7320, %r7314, %r7315, 25;
	shf.l.wrap.b32 	%r7321, %r7315, %r7314, 25;
	mov.b64 	%rd2721, {%r7321, %r7320};
	xor.b64  	%rd2722, %rd2720, %rd2721;
	xor.b64  	%rd2723, %rd2703, %rd2653;
	xor.b64  	%rd2724, %rd2703, %rd2678;
	and.b64  	%rd2725, %rd2724, %rd2723;
	xor.b64  	%rd2726, %rd2725, %rd2703;
	add.s64 	%rd2727, %rd2716, %rd2726;
	add.s64 	%rd2728, %rd2727, %rd2722;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7322,%dummy}, %rd2717;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7323}, %rd2717;
	}
	shf.r.wrap.b32 	%r7324, %r7323, %r7322, 14;
	shf.r.wrap.b32 	%r7325, %r7322, %r7323, 14;
	mov.b64 	%rd2729, {%r7325, %r7324};
	shf.r.wrap.b32 	%r7326, %r7323, %r7322, 18;
	shf.r.wrap.b32 	%r7327, %r7322, %r7323, 18;
	mov.b64 	%rd2730, {%r7327, %r7326};
	xor.b64  	%rd2731, %rd2730, %rd2729;
	shf.l.wrap.b32 	%r7328, %r7322, %r7323, 23;
	shf.l.wrap.b32 	%r7329, %r7323, %r7322, 23;
	mov.b64 	%rd2732, {%r7329, %r7328};
	xor.b64  	%rd2733, %rd2731, %rd2732;
	xor.b64  	%rd2734, %rd2692, %rd2667;
	and.b64  	%rd2735, %rd2717, %rd2734;
	xor.b64  	%rd2736, %rd2735, %rd2667;
	add.s64 	%rd2737, %rd2642, %rd2425;
	ld.const.u64 	%rd2738, [k_sha512+584];
	add.s64 	%rd2739, %rd2737, %rd2738;
	add.s64 	%rd2740, %rd2739, %rd2736;
	add.s64 	%rd2741, %rd2740, %rd2733;
	add.s64 	%rd2742, %rd2741, %rd2653;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7330,%dummy}, %rd2728;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7331}, %rd2728;
	}
	shf.r.wrap.b32 	%r7332, %r7331, %r7330, 28;
	shf.r.wrap.b32 	%r7333, %r7330, %r7331, 28;
	mov.b64 	%rd2743, {%r7333, %r7332};
	shf.l.wrap.b32 	%r7334, %r7330, %r7331, 30;
	shf.l.wrap.b32 	%r7335, %r7331, %r7330, 30;
	mov.b64 	%rd2744, {%r7335, %r7334};
	xor.b64  	%rd2745, %rd2744, %rd2743;
	shf.l.wrap.b32 	%r7336, %r7330, %r7331, 25;
	shf.l.wrap.b32 	%r7337, %r7331, %r7330, 25;
	mov.b64 	%rd2746, {%r7337, %r7336};
	xor.b64  	%rd2747, %rd2745, %rd2746;
	xor.b64  	%rd2748, %rd2728, %rd2678;
	xor.b64  	%rd2749, %rd2728, %rd2703;
	and.b64  	%rd2750, %rd2749, %rd2748;
	xor.b64  	%rd2751, %rd2750, %rd2728;
	add.s64 	%rd2752, %rd2741, %rd2751;
	add.s64 	%rd2753, %rd2752, %rd2747;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7338,%dummy}, %rd2742;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7339}, %rd2742;
	}
	shf.r.wrap.b32 	%r7340, %r7339, %r7338, 14;
	shf.r.wrap.b32 	%r7341, %r7338, %r7339, 14;
	mov.b64 	%rd2754, {%r7341, %r7340};
	shf.r.wrap.b32 	%r7342, %r7339, %r7338, 18;
	shf.r.wrap.b32 	%r7343, %r7338, %r7339, 18;
	mov.b64 	%rd2755, {%r7343, %r7342};
	xor.b64  	%rd2756, %rd2755, %rd2754;
	shf.l.wrap.b32 	%r7344, %r7338, %r7339, 23;
	shf.l.wrap.b32 	%r7345, %r7339, %r7338, 23;
	mov.b64 	%rd2757, {%r7345, %r7344};
	xor.b64  	%rd2758, %rd2756, %rd2757;
	xor.b64  	%rd2759, %rd2717, %rd2692;
	and.b64  	%rd2760, %rd2742, %rd2759;
	xor.b64  	%rd2761, %rd2760, %rd2692;
	add.s64 	%rd2762, %rd2667, %rd2438;
	ld.const.u64 	%rd2763, [k_sha512+592];
	add.s64 	%rd2764, %rd2762, %rd2763;
	add.s64 	%rd2765, %rd2764, %rd2761;
	add.s64 	%rd2766, %rd2765, %rd2758;
	add.s64 	%rd2767, %rd2766, %rd2678;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7346,%dummy}, %rd2753;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7347}, %rd2753;
	}
	shf.r.wrap.b32 	%r7348, %r7347, %r7346, 28;
	shf.r.wrap.b32 	%r7349, %r7346, %r7347, 28;
	mov.b64 	%rd2768, {%r7349, %r7348};
	shf.l.wrap.b32 	%r7350, %r7346, %r7347, 30;
	shf.l.wrap.b32 	%r7351, %r7347, %r7346, 30;
	mov.b64 	%rd2769, {%r7351, %r7350};
	xor.b64  	%rd2770, %rd2769, %rd2768;
	shf.l.wrap.b32 	%r7352, %r7346, %r7347, 25;
	shf.l.wrap.b32 	%r7353, %r7347, %r7346, 25;
	mov.b64 	%rd2771, {%r7353, %r7352};
	xor.b64  	%rd2772, %rd2770, %rd2771;
	xor.b64  	%rd2773, %rd2753, %rd2703;
	xor.b64  	%rd2774, %rd2753, %rd2728;
	and.b64  	%rd2775, %rd2774, %rd2773;
	xor.b64  	%rd2776, %rd2775, %rd2753;
	add.s64 	%rd2777, %rd2766, %rd2776;
	add.s64 	%rd2778, %rd2777, %rd2772;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7354,%dummy}, %rd2767;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7355}, %rd2767;
	}
	shf.r.wrap.b32 	%r7356, %r7355, %r7354, 14;
	shf.r.wrap.b32 	%r7357, %r7354, %r7355, 14;
	mov.b64 	%rd2779, {%r7357, %r7356};
	shf.r.wrap.b32 	%r7358, %r7355, %r7354, 18;
	shf.r.wrap.b32 	%r7359, %r7354, %r7355, 18;
	mov.b64 	%rd2780, {%r7359, %r7358};
	xor.b64  	%rd2781, %rd2780, %rd2779;
	shf.l.wrap.b32 	%r7360, %r7354, %r7355, 23;
	shf.l.wrap.b32 	%r7361, %r7355, %r7354, 23;
	mov.b64 	%rd2782, {%r7361, %r7360};
	xor.b64  	%rd2783, %rd2781, %rd2782;
	xor.b64  	%rd2784, %rd2742, %rd2717;
	and.b64  	%rd2785, %rd2767, %rd2784;
	xor.b64  	%rd2786, %rd2785, %rd2717;
	add.s64 	%rd2787, %rd2692, %rd2451;
	ld.const.u64 	%rd2788, [k_sha512+600];
	add.s64 	%rd2789, %rd2787, %rd2788;
	add.s64 	%rd2790, %rd2789, %rd2786;
	add.s64 	%rd2791, %rd2790, %rd2783;
	add.s64 	%rd2792, %rd2791, %rd2703;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7362,%dummy}, %rd2778;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7363}, %rd2778;
	}
	shf.r.wrap.b32 	%r7364, %r7363, %r7362, 28;
	shf.r.wrap.b32 	%r7365, %r7362, %r7363, 28;
	mov.b64 	%rd2793, {%r7365, %r7364};
	shf.l.wrap.b32 	%r7366, %r7362, %r7363, 30;
	shf.l.wrap.b32 	%r7367, %r7363, %r7362, 30;
	mov.b64 	%rd2794, {%r7367, %r7366};
	xor.b64  	%rd2795, %rd2794, %rd2793;
	shf.l.wrap.b32 	%r7368, %r7362, %r7363, 25;
	shf.l.wrap.b32 	%r7369, %r7363, %r7362, 25;
	mov.b64 	%rd2796, {%r7369, %r7368};
	xor.b64  	%rd2797, %rd2795, %rd2796;
	xor.b64  	%rd2798, %rd2778, %rd2728;
	xor.b64  	%rd2799, %rd2778, %rd2753;
	and.b64  	%rd2800, %rd2799, %rd2798;
	xor.b64  	%rd2801, %rd2800, %rd2778;
	add.s64 	%rd2802, %rd2791, %rd2801;
	add.s64 	%rd2803, %rd2802, %rd2797;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7370,%dummy}, %rd2792;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7371}, %rd2792;
	}
	shf.r.wrap.b32 	%r7372, %r7371, %r7370, 14;
	shf.r.wrap.b32 	%r7373, %r7370, %r7371, 14;
	mov.b64 	%rd2804, {%r7373, %r7372};
	shf.r.wrap.b32 	%r7374, %r7371, %r7370, 18;
	shf.r.wrap.b32 	%r7375, %r7370, %r7371, 18;
	mov.b64 	%rd2805, {%r7375, %r7374};
	xor.b64  	%rd2806, %rd2805, %rd2804;
	shf.l.wrap.b32 	%r7376, %r7370, %r7371, 23;
	shf.l.wrap.b32 	%r7377, %r7371, %r7370, 23;
	mov.b64 	%rd2807, {%r7377, %r7376};
	xor.b64  	%rd2808, %rd2806, %rd2807;
	xor.b64  	%rd2809, %rd2767, %rd2742;
	and.b64  	%rd2810, %rd2792, %rd2809;
	xor.b64  	%rd2811, %rd2810, %rd2742;
	add.s64 	%rd2812, %rd2717, %rd2464;
	ld.const.u64 	%rd2813, [k_sha512+608];
	add.s64 	%rd2814, %rd2812, %rd2813;
	add.s64 	%rd2815, %rd2814, %rd2811;
	add.s64 	%rd2816, %rd2815, %rd2808;
	add.s64 	%rd2817, %rd2816, %rd2728;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7378,%dummy}, %rd2803;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7379}, %rd2803;
	}
	shf.r.wrap.b32 	%r7380, %r7379, %r7378, 28;
	shf.r.wrap.b32 	%r7381, %r7378, %r7379, 28;
	mov.b64 	%rd2818, {%r7381, %r7380};
	shf.l.wrap.b32 	%r7382, %r7378, %r7379, 30;
	shf.l.wrap.b32 	%r7383, %r7379, %r7378, 30;
	mov.b64 	%rd2819, {%r7383, %r7382};
	xor.b64  	%rd2820, %rd2819, %rd2818;
	shf.l.wrap.b32 	%r7384, %r7378, %r7379, 25;
	shf.l.wrap.b32 	%r7385, %r7379, %r7378, 25;
	mov.b64 	%rd2821, {%r7385, %r7384};
	xor.b64  	%rd2822, %rd2820, %rd2821;
	xor.b64  	%rd2823, %rd2803, %rd2753;
	xor.b64  	%rd2824, %rd2803, %rd2778;
	and.b64  	%rd2825, %rd2824, %rd2823;
	xor.b64  	%rd2826, %rd2825, %rd2803;
	add.s64 	%rd2827, %rd2816, %rd2826;
	add.s64 	%rd2828, %rd2827, %rd2822;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7386,%dummy}, %rd2817;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7387}, %rd2817;
	}
	shf.r.wrap.b32 	%r7388, %r7387, %r7386, 14;
	shf.r.wrap.b32 	%r7389, %r7386, %r7387, 14;
	mov.b64 	%rd2829, {%r7389, %r7388};
	shf.r.wrap.b32 	%r7390, %r7387, %r7386, 18;
	shf.r.wrap.b32 	%r7391, %r7386, %r7387, 18;
	mov.b64 	%rd2830, {%r7391, %r7390};
	xor.b64  	%rd2831, %rd2830, %rd2829;
	shf.l.wrap.b32 	%r7392, %r7386, %r7387, 23;
	shf.l.wrap.b32 	%r7393, %r7387, %r7386, 23;
	mov.b64 	%rd2832, {%r7393, %r7392};
	xor.b64  	%rd2833, %rd2831, %rd2832;
	xor.b64  	%rd2834, %rd2792, %rd2767;
	and.b64  	%rd2835, %rd2817, %rd2834;
	xor.b64  	%rd2836, %rd2835, %rd2767;
	add.s64 	%rd2837, %rd2742, %rd2477;
	ld.const.u64 	%rd2838, [k_sha512+616];
	add.s64 	%rd2839, %rd2837, %rd2838;
	add.s64 	%rd2840, %rd2839, %rd2836;
	add.s64 	%rd2841, %rd2840, %rd2833;
	add.s64 	%rd2842, %rd2841, %rd2753;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7394,%dummy}, %rd2828;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7395}, %rd2828;
	}
	shf.r.wrap.b32 	%r7396, %r7395, %r7394, 28;
	shf.r.wrap.b32 	%r7397, %r7394, %r7395, 28;
	mov.b64 	%rd2843, {%r7397, %r7396};
	shf.l.wrap.b32 	%r7398, %r7394, %r7395, 30;
	shf.l.wrap.b32 	%r7399, %r7395, %r7394, 30;
	mov.b64 	%rd2844, {%r7399, %r7398};
	xor.b64  	%rd2845, %rd2844, %rd2843;
	shf.l.wrap.b32 	%r7400, %r7394, %r7395, 25;
	shf.l.wrap.b32 	%r7401, %r7395, %r7394, 25;
	mov.b64 	%rd2846, {%r7401, %r7400};
	xor.b64  	%rd2847, %rd2845, %rd2846;
	xor.b64  	%rd2848, %rd2828, %rd2778;
	xor.b64  	%rd2849, %rd2828, %rd2803;
	and.b64  	%rd2850, %rd2849, %rd2848;
	xor.b64  	%rd2851, %rd2850, %rd2828;
	add.s64 	%rd2852, %rd2841, %rd2851;
	add.s64 	%rd2853, %rd2852, %rd2847;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7402,%dummy}, %rd2842;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7403}, %rd2842;
	}
	shf.r.wrap.b32 	%r7404, %r7403, %r7402, 14;
	shf.r.wrap.b32 	%r7405, %r7402, %r7403, 14;
	mov.b64 	%rd2854, {%r7405, %r7404};
	shf.r.wrap.b32 	%r7406, %r7403, %r7402, 18;
	shf.r.wrap.b32 	%r7407, %r7402, %r7403, 18;
	mov.b64 	%rd2855, {%r7407, %r7406};
	xor.b64  	%rd2856, %rd2855, %rd2854;
	shf.l.wrap.b32 	%r7408, %r7402, %r7403, 23;
	shf.l.wrap.b32 	%r7409, %r7403, %r7402, 23;
	mov.b64 	%rd2857, {%r7409, %r7408};
	xor.b64  	%rd2858, %rd2856, %rd2857;
	xor.b64  	%rd2859, %rd2817, %rd2792;
	and.b64  	%rd2860, %rd2842, %rd2859;
	xor.b64  	%rd2861, %rd2860, %rd2792;
	add.s64 	%rd2862, %rd2767, %rd2490;
	ld.const.u64 	%rd2863, [k_sha512+624];
	add.s64 	%rd2864, %rd2862, %rd2863;
	add.s64 	%rd2865, %rd2864, %rd2861;
	add.s64 	%rd2866, %rd2865, %rd2858;
	add.s64 	%rd2867, %rd2866, %rd2778;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7410,%dummy}, %rd2853;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7411}, %rd2853;
	}
	shf.r.wrap.b32 	%r7412, %r7411, %r7410, 28;
	shf.r.wrap.b32 	%r7413, %r7410, %r7411, 28;
	mov.b64 	%rd2868, {%r7413, %r7412};
	shf.l.wrap.b32 	%r7414, %r7410, %r7411, 30;
	shf.l.wrap.b32 	%r7415, %r7411, %r7410, 30;
	mov.b64 	%rd2869, {%r7415, %r7414};
	xor.b64  	%rd2870, %rd2869, %rd2868;
	shf.l.wrap.b32 	%r7416, %r7410, %r7411, 25;
	shf.l.wrap.b32 	%r7417, %r7411, %r7410, 25;
	mov.b64 	%rd2871, {%r7417, %r7416};
	xor.b64  	%rd2872, %rd2870, %rd2871;
	xor.b64  	%rd2873, %rd2853, %rd2803;
	xor.b64  	%rd2874, %rd2853, %rd2828;
	and.b64  	%rd2875, %rd2874, %rd2873;
	xor.b64  	%rd2876, %rd2875, %rd2853;
	add.s64 	%rd2877, %rd2866, %rd2876;
	add.s64 	%rd2878, %rd2877, %rd2872;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7418,%dummy}, %rd2867;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7419}, %rd2867;
	}
	shf.r.wrap.b32 	%r7420, %r7419, %r7418, 14;
	shf.r.wrap.b32 	%r7421, %r7418, %r7419, 14;
	mov.b64 	%rd2879, {%r7421, %r7420};
	shf.r.wrap.b32 	%r7422, %r7419, %r7418, 18;
	shf.r.wrap.b32 	%r7423, %r7418, %r7419, 18;
	mov.b64 	%rd2880, {%r7423, %r7422};
	xor.b64  	%rd2881, %rd2880, %rd2879;
	shf.l.wrap.b32 	%r7424, %r7418, %r7419, 23;
	shf.l.wrap.b32 	%r7425, %r7419, %r7418, 23;
	mov.b64 	%rd2882, {%r7425, %r7424};
	xor.b64  	%rd2883, %rd2881, %rd2882;
	xor.b64  	%rd2884, %rd2842, %rd2817;
	and.b64  	%rd2885, %rd2867, %rd2884;
	xor.b64  	%rd2886, %rd2885, %rd2817;
	add.s64 	%rd2887, %rd2792, %rd2503;
	ld.const.u64 	%rd2888, [k_sha512+632];
	add.s64 	%rd2889, %rd2887, %rd2888;
	add.s64 	%rd2890, %rd2889, %rd2886;
	add.s64 	%rd2891, %rd2890, %rd2883;
	add.s64 	%rd2892, %rd2891, %rd2803;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7426,%dummy}, %rd2878;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7427}, %rd2878;
	}
	shf.r.wrap.b32 	%r7428, %r7427, %r7426, 28;
	shf.r.wrap.b32 	%r7429, %r7426, %r7427, 28;
	mov.b64 	%rd2893, {%r7429, %r7428};
	shf.l.wrap.b32 	%r7430, %r7426, %r7427, 30;
	shf.l.wrap.b32 	%r7431, %r7427, %r7426, 30;
	mov.b64 	%rd2894, {%r7431, %r7430};
	xor.b64  	%rd2895, %rd2894, %rd2893;
	shf.l.wrap.b32 	%r7432, %r7426, %r7427, 25;
	shf.l.wrap.b32 	%r7433, %r7427, %r7426, 25;
	mov.b64 	%rd2896, {%r7433, %r7432};
	xor.b64  	%rd2897, %rd2895, %rd2896;
	xor.b64  	%rd2898, %rd2878, %rd2828;
	xor.b64  	%rd2899, %rd2878, %rd2853;
	and.b64  	%rd2900, %rd2899, %rd2898;
	xor.b64  	%rd2901, %rd2900, %rd2878;
	add.s64 	%rd2902, %rd2891, %rd2901;
	add.s64 	%rd2903, %rd2902, %rd2897;
	add.s64 	%rd2904, %rd83, %rd2903;
	st.u64 	[%rd9+-192], %rd2904;
	add.s64 	%rd2905, %rd91, %rd2878;
	st.u64 	[%rd9+-184], %rd2905;
	add.s64 	%rd2906, %rd89, %rd2853;
	st.u64 	[%rd9+-176], %rd2906;
	add.s64 	%rd2907, %rd81, %rd2828;
	st.u64 	[%rd9+-168], %rd2907;
	add.s64 	%rd2908, %rd64, %rd2892;
	st.u64 	[%rd9+-160], %rd2908;
	add.s64 	%rd2909, %rd71, %rd2867;
	st.u64 	[%rd9+-152], %rd2909;
	add.s64 	%rd2910, %rd70, %rd2842;
	st.u64 	[%rd9+-144], %rd2910;
	add.s64 	%rd2911, %rd75, %rd2817;
	st.u64 	[%rd9+-136], %rd2911;
	st.v2.u32 	[%rd9+-128], {%r9676, %r9675};
	st.v2.u32 	[%rd9+-120], {%r9674, %r9673};
	st.v2.u32 	[%rd9+-112], {%r9680, %r9679};
	st.v2.u32 	[%rd9+-104], {%r9678, %r9677};
	st.v2.u32 	[%rd9+-96], {%r9684, %r9683};
	st.v2.u32 	[%rd9+-88], {%r9682, %r9681};
	st.v2.u32 	[%rd9+-80], {%r9688, %r9687};
	st.v2.u32 	[%rd9+-72], {%r9686, %r9685};
	st.v2.u32 	[%rd9+-64], {%r9692, %r9691};
	st.v2.u32 	[%rd9+-56], {%r9690, %r9689};
	st.v2.u32 	[%rd9+-48], {%r9696, %r9695};
	st.v2.u32 	[%rd9+-40], {%r9694, %r9693};
	st.v2.u32 	[%rd9+-32], {%r9700, %r9699};
	st.v2.u32 	[%rd9+-24], {%r9698, %r9697};
	st.v2.u32 	[%rd9+-16], {%r9704, %r9703};
	st.v2.u32 	[%rd9+-8], {%r9702, %r9701};

BB3_171:
	ret;
}

.func sha512_update_global_utf16le_swap(
	.param .b64 sha512_update_global_utf16le_swap_param_0,
	.param .b64 sha512_update_global_utf16le_swap_param_1,
	.param .b32 sha512_update_global_utf16le_swap_param_2
)
{
	.reg .pred 	%p<144>;
	.reg .b32 	%r<20485>;
	.reg .b64 	%rd<5748>;


	ld.param.u64 	%rd83, [sha512_update_global_utf16le_swap_param_0];
	ld.param.u64 	%rd82, [sha512_update_global_utf16le_swap_param_1];
	ld.param.u32 	%r2843, [sha512_update_global_utf16le_swap_param_2];
	cvta.to.local.u64 	%rd1, %rd83;
	add.s32 	%r1, %r2843, -64;
	ld.const.u64 	%rd2, [k_sha512];
	ld.const.u64 	%rd3, [k_sha512+8];
	ld.const.u64 	%rd4, [k_sha512+16];
	ld.const.u64 	%rd5, [k_sha512+24];
	ld.const.u64 	%rd6, [k_sha512+32];
	ld.const.u64 	%rd7, [k_sha512+40];
	ld.const.u64 	%rd8, [k_sha512+48];
	ld.const.u64 	%rd9, [k_sha512+56];
	ld.const.u64 	%rd10, [k_sha512+64];
	ld.const.u64 	%rd11, [k_sha512+72];
	ld.const.u64 	%rd12, [k_sha512+80];
	ld.const.u64 	%rd13, [k_sha512+88];
	ld.const.u64 	%rd14, [k_sha512+96];
	ld.const.u64 	%rd15, [k_sha512+104];
	ld.const.u64 	%rd16, [k_sha512+112];
	ld.const.u64 	%rd17, [k_sha512+120];
	ld.const.u64 	%rd18, [k_sha512+128];
	ld.const.u64 	%rd19, [k_sha512+136];
	ld.const.u64 	%rd20, [k_sha512+144];
	ld.const.u64 	%rd21, [k_sha512+152];
	ld.const.u64 	%rd22, [k_sha512+160];
	ld.const.u64 	%rd23, [k_sha512+168];
	ld.const.u64 	%rd24, [k_sha512+176];
	ld.const.u64 	%rd25, [k_sha512+184];
	ld.const.u64 	%rd26, [k_sha512+192];
	ld.const.u64 	%rd27, [k_sha512+200];
	ld.const.u64 	%rd28, [k_sha512+208];
	ld.const.u64 	%rd29, [k_sha512+216];
	ld.const.u64 	%rd30, [k_sha512+224];
	ld.const.u64 	%rd31, [k_sha512+232];
	ld.const.u64 	%rd32, [k_sha512+240];
	ld.const.u64 	%rd33, [k_sha512+248];
	ld.const.u64 	%rd34, [k_sha512+256];
	ld.const.u64 	%rd35, [k_sha512+264];
	ld.const.u64 	%rd36, [k_sha512+272];
	ld.const.u64 	%rd37, [k_sha512+280];
	ld.const.u64 	%rd38, [k_sha512+288];
	ld.const.u64 	%rd39, [k_sha512+296];
	ld.const.u64 	%rd40, [k_sha512+304];
	ld.const.u64 	%rd41, [k_sha512+312];
	ld.const.u64 	%rd42, [k_sha512+320];
	ld.const.u64 	%rd43, [k_sha512+328];
	ld.const.u64 	%rd44, [k_sha512+336];
	ld.const.u64 	%rd45, [k_sha512+344];
	ld.const.u64 	%rd46, [k_sha512+352];
	ld.const.u64 	%rd47, [k_sha512+360];
	ld.const.u64 	%rd48, [k_sha512+368];
	ld.const.u64 	%rd49, [k_sha512+376];
	ld.const.u64 	%rd50, [k_sha512+384];
	ld.const.u64 	%rd51, [k_sha512+392];
	ld.const.u64 	%rd52, [k_sha512+400];
	ld.const.u64 	%rd53, [k_sha512+408];
	ld.const.u64 	%rd54, [k_sha512+416];
	ld.const.u64 	%rd55, [k_sha512+424];
	ld.const.u64 	%rd56, [k_sha512+432];
	ld.const.u64 	%rd57, [k_sha512+440];
	ld.const.u64 	%rd58, [k_sha512+448];
	ld.const.u64 	%rd59, [k_sha512+456];
	ld.const.u64 	%rd60, [k_sha512+464];
	ld.const.u64 	%rd61, [k_sha512+472];
	ld.const.u64 	%rd62, [k_sha512+480];
	ld.const.u64 	%rd63, [k_sha512+488];
	ld.const.u64 	%rd64, [k_sha512+496];
	ld.const.u64 	%rd65, [k_sha512+504];
	ld.const.u64 	%rd66, [k_sha512+512];
	ld.const.u64 	%rd67, [k_sha512+520];
	ld.const.u64 	%rd68, [k_sha512+528];
	ld.const.u64 	%rd69, [k_sha512+536];
	ld.const.u64 	%rd70, [k_sha512+544];
	ld.const.u64 	%rd71, [k_sha512+552];
	ld.const.u64 	%rd72, [k_sha512+560];
	ld.const.u64 	%rd73, [k_sha512+568];
	ld.const.u64 	%rd74, [k_sha512+576];
	ld.const.u64 	%rd75, [k_sha512+584];
	ld.const.u64 	%rd76, [k_sha512+592];
	ld.const.u64 	%rd77, [k_sha512+600];
	ld.const.u64 	%rd78, [k_sha512+608];
	ld.const.u64 	%rd79, [k_sha512+616];
	ld.const.u64 	%rd80, [k_sha512+624];
	mov.u32 	%r2845, 0;
	ld.const.u64 	%rd81, [k_sha512+632];
	mov.u32 	%r20322, %r2845;
	mov.u32 	%r20323, %r2845;
	bra.uni 	BB4_1;

BB4_295:
	ld.local.v2.u32 	{%r18279, %r18280}, [%rd1+64];
	ld.local.v2.u32 	{%r18283, %r18284}, [%rd1+72];
	ld.local.v2.u32 	{%r18287, %r18288}, [%rd1+80];
	ld.local.v2.u32 	{%r18291, %r18292}, [%rd1+88];
	ld.local.v2.u32 	{%r18295, %r18296}, [%rd1+96];
	ld.local.v2.u32 	{%r18299, %r18300}, [%rd1+104];
	ld.local.v2.u32 	{%r18303, %r18304}, [%rd1+112];
	ld.local.v2.u32 	{%r18307, %r18308}, [%rd1+120];
	ld.local.v2.u32 	{%r18311, %r18312}, [%rd1+128];
	ld.local.v2.u32 	{%r18315, %r18316}, [%rd1+136];
	ld.local.v2.u32 	{%r18319, %r18320}, [%rd1+144];
	ld.local.v2.u32 	{%r18323, %r18324}, [%rd1+152];
	ld.local.v2.u32 	{%r18327, %r18328}, [%rd1+160];
	ld.local.v2.u32 	{%r18331, %r18332}, [%rd1+168];
	ld.local.v2.u32 	{%r18335, %r18336}, [%rd1+176];
	ld.local.v2.u32 	{%r18339, %r18340}, [%rd1+184];
	or.b32  	%r18343, %r18279, %r20424;
	or.b32  	%r18344, %r18280, %r20423;
	mov.b64	%rd2964, {%r18344, %r18343};
	or.b32  	%r18345, %r18283, %r20422;
	or.b32  	%r18346, %r18284, %r20421;
	mov.b64	%rd2965, {%r18346, %r18345};
	or.b32  	%r18347, %r18287, %r2982;
	or.b32  	%r18348, %r18288, %r2984;
	mov.b64	%rd2966, {%r18348, %r18347};
	or.b32  	%r18349, %r18291, %r2986;
	or.b32  	%r18350, %r18292, %r2988;
	mov.b64	%rd2967, {%r18350, %r18349};
	or.b32  	%r18351, %r18295, %r2990;
	or.b32  	%r18352, %r18296, %r2992;
	mov.b64	%rd2968, {%r18352, %r18351};
	or.b32  	%r18353, %r18299, %r2994;
	or.b32  	%r18354, %r18300, %r2996;
	mov.b64	%rd2969, {%r18354, %r18353};
	or.b32  	%r18355, %r18303, %r2998;
	or.b32  	%r18356, %r18304, %r3000;
	mov.b64	%rd2970, {%r18356, %r18355};
	or.b32  	%r18357, %r18307, %r3002;
	or.b32  	%r18358, %r18308, %r3004;
	mov.b64	%rd2971, {%r18358, %r18357};
	or.b32  	%r18359, %r18311, %r3006;
	or.b32  	%r18360, %r18312, %r3008;
	mov.b64	%rd2972, {%r18360, %r18359};
	or.b32  	%r18361, %r18315, %r3010;
	or.b32  	%r18362, %r18316, %r3012;
	mov.b64	%rd2973, {%r18362, %r18361};
	or.b32  	%r18363, %r18319, %r3014;
	or.b32  	%r18364, %r18320, %r3016;
	mov.b64	%rd2974, {%r18364, %r18363};
	or.b32  	%r18365, %r18323, %r3018;
	or.b32  	%r18366, %r18324, %r3020;
	mov.b64	%rd2975, {%r18366, %r18365};
	or.b32  	%r18367, %r18327, %r3022;
	or.b32  	%r18368, %r18328, %r3024;
	mov.b64	%rd2976, {%r18368, %r18367};
	or.b32  	%r18369, %r18331, %r3026;
	or.b32  	%r18370, %r18332, %r3028;
	mov.b64	%rd2977, {%r18370, %r18369};
	or.b32  	%r18371, %r18335, %r3030;
	or.b32  	%r18372, %r18336, %r3032;
	mov.b64	%rd2978, {%r18372, %r18371};
	or.b32  	%r18373, %r18339, %r3034;
	or.b32  	%r18374, %r18340, %r3036;
	mov.b64	%rd2979, {%r18374, %r18373};
	ld.local.u64 	%rd2980, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18375,%dummy}, %rd2980;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18376}, %rd2980;
	}
	shf.r.wrap.b32 	%r18377, %r18376, %r18375, 14;
	shf.r.wrap.b32 	%r18378, %r18375, %r18376, 14;
	mov.b64 	%rd2981, {%r18378, %r18377};
	shf.r.wrap.b32 	%r18379, %r18376, %r18375, 18;
	shf.r.wrap.b32 	%r18380, %r18375, %r18376, 18;
	mov.b64 	%rd2982, {%r18380, %r18379};
	xor.b64  	%rd2983, %rd2982, %rd2981;
	shf.l.wrap.b32 	%r18381, %r18375, %r18376, 23;
	shf.l.wrap.b32 	%r18382, %r18376, %r18375, 23;
	mov.b64 	%rd2984, {%r18382, %r18381};
	xor.b64  	%rd2985, %rd2983, %rd2984;
	ld.local.u64 	%rd2986, [%rd1+48];
	ld.local.u64 	%rd2987, [%rd1+40];
	xor.b64  	%rd2988, %rd2986, %rd2987;
	and.b64  	%rd2989, %rd2988, %rd2980;
	xor.b64  	%rd2990, %rd2989, %rd2986;
	ld.local.u64 	%rd2991, [%rd1+56];
	add.s64 	%rd2992, %rd2990, %rd2991;
	add.s64 	%rd2993, %rd2992, %rd2964;
	add.s64 	%rd2994, %rd2993, %rd2;
	add.s64 	%rd2995, %rd2994, %rd2985;
	ld.local.u64 	%rd2996, [%rd1+24];
	add.s64 	%rd2997, %rd2995, %rd2996;
	ld.local.u64 	%rd2998, [%rd1];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18383,%dummy}, %rd2998;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18384}, %rd2998;
	}
	shf.r.wrap.b32 	%r18385, %r18384, %r18383, 28;
	shf.r.wrap.b32 	%r18386, %r18383, %r18384, 28;
	mov.b64 	%rd2999, {%r18386, %r18385};
	shf.l.wrap.b32 	%r18387, %r18383, %r18384, 30;
	shf.l.wrap.b32 	%r18388, %r18384, %r18383, 30;
	mov.b64 	%rd3000, {%r18388, %r18387};
	xor.b64  	%rd3001, %rd3000, %rd2999;
	shf.l.wrap.b32 	%r18389, %r18383, %r18384, 25;
	shf.l.wrap.b32 	%r18390, %r18384, %r18383, 25;
	mov.b64 	%rd3002, {%r18390, %r18389};
	xor.b64  	%rd3003, %rd3001, %rd3002;
	ld.local.u64 	%rd3004, [%rd1+16];
	xor.b64  	%rd3005, %rd3004, %rd2998;
	ld.local.u64 	%rd3006, [%rd1+8];
	xor.b64  	%rd3007, %rd3006, %rd2998;
	and.b64  	%rd3008, %rd3005, %rd3007;
	xor.b64  	%rd3009, %rd3008, %rd2998;
	add.s64 	%rd3010, %rd2995, %rd3009;
	add.s64 	%rd3011, %rd3010, %rd3003;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18391,%dummy}, %rd2997;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18392}, %rd2997;
	}
	shf.r.wrap.b32 	%r18393, %r18392, %r18391, 14;
	shf.r.wrap.b32 	%r18394, %r18391, %r18392, 14;
	mov.b64 	%rd3012, {%r18394, %r18393};
	shf.r.wrap.b32 	%r18395, %r18392, %r18391, 18;
	shf.r.wrap.b32 	%r18396, %r18391, %r18392, 18;
	mov.b64 	%rd3013, {%r18396, %r18395};
	xor.b64  	%rd3014, %rd3013, %rd3012;
	shf.l.wrap.b32 	%r18397, %r18391, %r18392, 23;
	shf.l.wrap.b32 	%r18398, %r18392, %r18391, 23;
	mov.b64 	%rd3015, {%r18398, %r18397};
	xor.b64  	%rd3016, %rd3014, %rd3015;
	xor.b64  	%rd3017, %rd2987, %rd2980;
	and.b64  	%rd3018, %rd2997, %rd3017;
	xor.b64  	%rd3019, %rd3018, %rd2987;
	add.s64 	%rd3020, %rd2965, %rd2986;
	add.s64 	%rd3021, %rd3020, %rd3;
	add.s64 	%rd3022, %rd3021, %rd3019;
	add.s64 	%rd3023, %rd3022, %rd3016;
	add.s64 	%rd3024, %rd3023, %rd3004;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18399,%dummy}, %rd3011;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18400}, %rd3011;
	}
	shf.r.wrap.b32 	%r18401, %r18400, %r18399, 28;
	shf.r.wrap.b32 	%r18402, %r18399, %r18400, 28;
	mov.b64 	%rd3025, {%r18402, %r18401};
	shf.l.wrap.b32 	%r18403, %r18399, %r18400, 30;
	shf.l.wrap.b32 	%r18404, %r18400, %r18399, 30;
	mov.b64 	%rd3026, {%r18404, %r18403};
	xor.b64  	%rd3027, %rd3026, %rd3025;
	shf.l.wrap.b32 	%r18405, %r18399, %r18400, 25;
	shf.l.wrap.b32 	%r18406, %r18400, %r18399, 25;
	mov.b64 	%rd3028, {%r18406, %r18405};
	xor.b64  	%rd3029, %rd3027, %rd3028;
	xor.b64  	%rd3030, %rd3011, %rd3006;
	xor.b64  	%rd3031, %rd3011, %rd2998;
	and.b64  	%rd3032, %rd3031, %rd3030;
	xor.b64  	%rd3033, %rd3032, %rd3011;
	add.s64 	%rd3034, %rd3023, %rd3033;
	add.s64 	%rd3035, %rd3034, %rd3029;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18407,%dummy}, %rd3024;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18408}, %rd3024;
	}
	shf.r.wrap.b32 	%r18409, %r18408, %r18407, 14;
	shf.r.wrap.b32 	%r18410, %r18407, %r18408, 14;
	mov.b64 	%rd3036, {%r18410, %r18409};
	shf.r.wrap.b32 	%r18411, %r18408, %r18407, 18;
	shf.r.wrap.b32 	%r18412, %r18407, %r18408, 18;
	mov.b64 	%rd3037, {%r18412, %r18411};
	xor.b64  	%rd3038, %rd3037, %rd3036;
	shf.l.wrap.b32 	%r18413, %r18407, %r18408, 23;
	shf.l.wrap.b32 	%r18414, %r18408, %r18407, 23;
	mov.b64 	%rd3039, {%r18414, %r18413};
	xor.b64  	%rd3040, %rd3038, %rd3039;
	xor.b64  	%rd3041, %rd2997, %rd2980;
	and.b64  	%rd3042, %rd3024, %rd3041;
	xor.b64  	%rd3043, %rd3042, %rd2980;
	add.s64 	%rd3044, %rd2966, %rd2987;
	add.s64 	%rd3045, %rd3044, %rd4;
	add.s64 	%rd3046, %rd3045, %rd3043;
	add.s64 	%rd3047, %rd3046, %rd3040;
	add.s64 	%rd3048, %rd3047, %rd3006;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18415,%dummy}, %rd3035;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18416}, %rd3035;
	}
	shf.r.wrap.b32 	%r18417, %r18416, %r18415, 28;
	shf.r.wrap.b32 	%r18418, %r18415, %r18416, 28;
	mov.b64 	%rd3049, {%r18418, %r18417};
	shf.l.wrap.b32 	%r18419, %r18415, %r18416, 30;
	shf.l.wrap.b32 	%r18420, %r18416, %r18415, 30;
	mov.b64 	%rd3050, {%r18420, %r18419};
	xor.b64  	%rd3051, %rd3050, %rd3049;
	shf.l.wrap.b32 	%r18421, %r18415, %r18416, 25;
	shf.l.wrap.b32 	%r18422, %r18416, %r18415, 25;
	mov.b64 	%rd3052, {%r18422, %r18421};
	xor.b64  	%rd3053, %rd3051, %rd3052;
	xor.b64  	%rd3054, %rd3035, %rd2998;
	xor.b64  	%rd3055, %rd3035, %rd3011;
	and.b64  	%rd3056, %rd3055, %rd3054;
	xor.b64  	%rd3057, %rd3056, %rd3035;
	add.s64 	%rd3058, %rd3047, %rd3057;
	add.s64 	%rd3059, %rd3058, %rd3053;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18423,%dummy}, %rd3048;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18424}, %rd3048;
	}
	shf.r.wrap.b32 	%r18425, %r18424, %r18423, 14;
	shf.r.wrap.b32 	%r18426, %r18423, %r18424, 14;
	mov.b64 	%rd3060, {%r18426, %r18425};
	shf.r.wrap.b32 	%r18427, %r18424, %r18423, 18;
	shf.r.wrap.b32 	%r18428, %r18423, %r18424, 18;
	mov.b64 	%rd3061, {%r18428, %r18427};
	xor.b64  	%rd3062, %rd3061, %rd3060;
	shf.l.wrap.b32 	%r18429, %r18423, %r18424, 23;
	shf.l.wrap.b32 	%r18430, %r18424, %r18423, 23;
	mov.b64 	%rd3063, {%r18430, %r18429};
	xor.b64  	%rd3064, %rd3062, %rd3063;
	xor.b64  	%rd3065, %rd3024, %rd2997;
	and.b64  	%rd3066, %rd3048, %rd3065;
	xor.b64  	%rd3067, %rd3066, %rd2997;
	add.s64 	%rd3068, %rd2967, %rd2980;
	add.s64 	%rd3069, %rd3068, %rd5;
	add.s64 	%rd3070, %rd3069, %rd3067;
	add.s64 	%rd3071, %rd3070, %rd3064;
	add.s64 	%rd3072, %rd3071, %rd2998;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18431,%dummy}, %rd3059;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18432}, %rd3059;
	}
	shf.r.wrap.b32 	%r18433, %r18432, %r18431, 28;
	shf.r.wrap.b32 	%r18434, %r18431, %r18432, 28;
	mov.b64 	%rd3073, {%r18434, %r18433};
	shf.l.wrap.b32 	%r18435, %r18431, %r18432, 30;
	shf.l.wrap.b32 	%r18436, %r18432, %r18431, 30;
	mov.b64 	%rd3074, {%r18436, %r18435};
	xor.b64  	%rd3075, %rd3074, %rd3073;
	shf.l.wrap.b32 	%r18437, %r18431, %r18432, 25;
	shf.l.wrap.b32 	%r18438, %r18432, %r18431, 25;
	mov.b64 	%rd3076, {%r18438, %r18437};
	xor.b64  	%rd3077, %rd3075, %rd3076;
	xor.b64  	%rd3078, %rd3059, %rd3011;
	xor.b64  	%rd3079, %rd3059, %rd3035;
	and.b64  	%rd3080, %rd3079, %rd3078;
	xor.b64  	%rd3081, %rd3080, %rd3059;
	add.s64 	%rd3082, %rd3071, %rd3081;
	add.s64 	%rd3083, %rd3082, %rd3077;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18439,%dummy}, %rd3072;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18440}, %rd3072;
	}
	shf.r.wrap.b32 	%r18441, %r18440, %r18439, 14;
	shf.r.wrap.b32 	%r18442, %r18439, %r18440, 14;
	mov.b64 	%rd3084, {%r18442, %r18441};
	shf.r.wrap.b32 	%r18443, %r18440, %r18439, 18;
	shf.r.wrap.b32 	%r18444, %r18439, %r18440, 18;
	mov.b64 	%rd3085, {%r18444, %r18443};
	xor.b64  	%rd3086, %rd3085, %rd3084;
	shf.l.wrap.b32 	%r18445, %r18439, %r18440, 23;
	shf.l.wrap.b32 	%r18446, %r18440, %r18439, 23;
	mov.b64 	%rd3087, {%r18446, %r18445};
	xor.b64  	%rd3088, %rd3086, %rd3087;
	xor.b64  	%rd3089, %rd3048, %rd3024;
	and.b64  	%rd3090, %rd3072, %rd3089;
	xor.b64  	%rd3091, %rd3090, %rd3024;
	add.s64 	%rd3092, %rd2997, %rd2968;
	add.s64 	%rd3093, %rd3092, %rd6;
	add.s64 	%rd3094, %rd3093, %rd3091;
	add.s64 	%rd3095, %rd3094, %rd3088;
	add.s64 	%rd3096, %rd3095, %rd3011;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18447,%dummy}, %rd3083;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18448}, %rd3083;
	}
	shf.r.wrap.b32 	%r18449, %r18448, %r18447, 28;
	shf.r.wrap.b32 	%r18450, %r18447, %r18448, 28;
	mov.b64 	%rd3097, {%r18450, %r18449};
	shf.l.wrap.b32 	%r18451, %r18447, %r18448, 30;
	shf.l.wrap.b32 	%r18452, %r18448, %r18447, 30;
	mov.b64 	%rd3098, {%r18452, %r18451};
	xor.b64  	%rd3099, %rd3098, %rd3097;
	shf.l.wrap.b32 	%r18453, %r18447, %r18448, 25;
	shf.l.wrap.b32 	%r18454, %r18448, %r18447, 25;
	mov.b64 	%rd3100, {%r18454, %r18453};
	xor.b64  	%rd3101, %rd3099, %rd3100;
	xor.b64  	%rd3102, %rd3083, %rd3035;
	xor.b64  	%rd3103, %rd3083, %rd3059;
	and.b64  	%rd3104, %rd3103, %rd3102;
	xor.b64  	%rd3105, %rd3104, %rd3083;
	add.s64 	%rd3106, %rd3095, %rd3105;
	add.s64 	%rd3107, %rd3106, %rd3101;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18455,%dummy}, %rd3096;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18456}, %rd3096;
	}
	shf.r.wrap.b32 	%r18457, %r18456, %r18455, 14;
	shf.r.wrap.b32 	%r18458, %r18455, %r18456, 14;
	mov.b64 	%rd3108, {%r18458, %r18457};
	shf.r.wrap.b32 	%r18459, %r18456, %r18455, 18;
	shf.r.wrap.b32 	%r18460, %r18455, %r18456, 18;
	mov.b64 	%rd3109, {%r18460, %r18459};
	xor.b64  	%rd3110, %rd3109, %rd3108;
	shf.l.wrap.b32 	%r18461, %r18455, %r18456, 23;
	shf.l.wrap.b32 	%r18462, %r18456, %r18455, 23;
	mov.b64 	%rd3111, {%r18462, %r18461};
	xor.b64  	%rd3112, %rd3110, %rd3111;
	xor.b64  	%rd3113, %rd3072, %rd3048;
	and.b64  	%rd3114, %rd3096, %rd3113;
	xor.b64  	%rd3115, %rd3114, %rd3048;
	add.s64 	%rd3116, %rd3024, %rd2969;
	add.s64 	%rd3117, %rd3116, %rd7;
	add.s64 	%rd3118, %rd3117, %rd3115;
	add.s64 	%rd3119, %rd3118, %rd3112;
	add.s64 	%rd3120, %rd3119, %rd3035;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18463,%dummy}, %rd3107;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18464}, %rd3107;
	}
	shf.r.wrap.b32 	%r18465, %r18464, %r18463, 28;
	shf.r.wrap.b32 	%r18466, %r18463, %r18464, 28;
	mov.b64 	%rd3121, {%r18466, %r18465};
	shf.l.wrap.b32 	%r18467, %r18463, %r18464, 30;
	shf.l.wrap.b32 	%r18468, %r18464, %r18463, 30;
	mov.b64 	%rd3122, {%r18468, %r18467};
	xor.b64  	%rd3123, %rd3122, %rd3121;
	shf.l.wrap.b32 	%r18469, %r18463, %r18464, 25;
	shf.l.wrap.b32 	%r18470, %r18464, %r18463, 25;
	mov.b64 	%rd3124, {%r18470, %r18469};
	xor.b64  	%rd3125, %rd3123, %rd3124;
	xor.b64  	%rd3126, %rd3107, %rd3059;
	xor.b64  	%rd3127, %rd3107, %rd3083;
	and.b64  	%rd3128, %rd3127, %rd3126;
	xor.b64  	%rd3129, %rd3128, %rd3107;
	add.s64 	%rd3130, %rd3119, %rd3129;
	add.s64 	%rd3131, %rd3130, %rd3125;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18471,%dummy}, %rd3120;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18472}, %rd3120;
	}
	shf.r.wrap.b32 	%r18473, %r18472, %r18471, 14;
	shf.r.wrap.b32 	%r18474, %r18471, %r18472, 14;
	mov.b64 	%rd3132, {%r18474, %r18473};
	shf.r.wrap.b32 	%r18475, %r18472, %r18471, 18;
	shf.r.wrap.b32 	%r18476, %r18471, %r18472, 18;
	mov.b64 	%rd3133, {%r18476, %r18475};
	xor.b64  	%rd3134, %rd3133, %rd3132;
	shf.l.wrap.b32 	%r18477, %r18471, %r18472, 23;
	shf.l.wrap.b32 	%r18478, %r18472, %r18471, 23;
	mov.b64 	%rd3135, {%r18478, %r18477};
	xor.b64  	%rd3136, %rd3134, %rd3135;
	xor.b64  	%rd3137, %rd3096, %rd3072;
	and.b64  	%rd3138, %rd3120, %rd3137;
	xor.b64  	%rd3139, %rd3138, %rd3072;
	add.s64 	%rd3140, %rd3048, %rd2970;
	add.s64 	%rd3141, %rd3140, %rd8;
	add.s64 	%rd3142, %rd3141, %rd3139;
	add.s64 	%rd3143, %rd3142, %rd3136;
	add.s64 	%rd3144, %rd3143, %rd3059;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18479,%dummy}, %rd3131;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18480}, %rd3131;
	}
	shf.r.wrap.b32 	%r18481, %r18480, %r18479, 28;
	shf.r.wrap.b32 	%r18482, %r18479, %r18480, 28;
	mov.b64 	%rd3145, {%r18482, %r18481};
	shf.l.wrap.b32 	%r18483, %r18479, %r18480, 30;
	shf.l.wrap.b32 	%r18484, %r18480, %r18479, 30;
	mov.b64 	%rd3146, {%r18484, %r18483};
	xor.b64  	%rd3147, %rd3146, %rd3145;
	shf.l.wrap.b32 	%r18485, %r18479, %r18480, 25;
	shf.l.wrap.b32 	%r18486, %r18480, %r18479, 25;
	mov.b64 	%rd3148, {%r18486, %r18485};
	xor.b64  	%rd3149, %rd3147, %rd3148;
	xor.b64  	%rd3150, %rd3131, %rd3083;
	xor.b64  	%rd3151, %rd3131, %rd3107;
	and.b64  	%rd3152, %rd3151, %rd3150;
	xor.b64  	%rd3153, %rd3152, %rd3131;
	add.s64 	%rd3154, %rd3143, %rd3153;
	add.s64 	%rd3155, %rd3154, %rd3149;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18487,%dummy}, %rd3144;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18488}, %rd3144;
	}
	shf.r.wrap.b32 	%r18489, %r18488, %r18487, 14;
	shf.r.wrap.b32 	%r18490, %r18487, %r18488, 14;
	mov.b64 	%rd3156, {%r18490, %r18489};
	shf.r.wrap.b32 	%r18491, %r18488, %r18487, 18;
	shf.r.wrap.b32 	%r18492, %r18487, %r18488, 18;
	mov.b64 	%rd3157, {%r18492, %r18491};
	xor.b64  	%rd3158, %rd3157, %rd3156;
	shf.l.wrap.b32 	%r18493, %r18487, %r18488, 23;
	shf.l.wrap.b32 	%r18494, %r18488, %r18487, 23;
	mov.b64 	%rd3159, {%r18494, %r18493};
	xor.b64  	%rd3160, %rd3158, %rd3159;
	xor.b64  	%rd3161, %rd3120, %rd3096;
	and.b64  	%rd3162, %rd3144, %rd3161;
	xor.b64  	%rd3163, %rd3162, %rd3096;
	add.s64 	%rd3164, %rd3072, %rd2971;
	add.s64 	%rd3165, %rd3164, %rd9;
	add.s64 	%rd3166, %rd3165, %rd3163;
	add.s64 	%rd3167, %rd3166, %rd3160;
	add.s64 	%rd3168, %rd3167, %rd3083;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18495,%dummy}, %rd3155;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18496}, %rd3155;
	}
	shf.r.wrap.b32 	%r18497, %r18496, %r18495, 28;
	shf.r.wrap.b32 	%r18498, %r18495, %r18496, 28;
	mov.b64 	%rd3169, {%r18498, %r18497};
	shf.l.wrap.b32 	%r18499, %r18495, %r18496, 30;
	shf.l.wrap.b32 	%r18500, %r18496, %r18495, 30;
	mov.b64 	%rd3170, {%r18500, %r18499};
	xor.b64  	%rd3171, %rd3170, %rd3169;
	shf.l.wrap.b32 	%r18501, %r18495, %r18496, 25;
	shf.l.wrap.b32 	%r18502, %r18496, %r18495, 25;
	mov.b64 	%rd3172, {%r18502, %r18501};
	xor.b64  	%rd3173, %rd3171, %rd3172;
	xor.b64  	%rd3174, %rd3155, %rd3107;
	xor.b64  	%rd3175, %rd3155, %rd3131;
	and.b64  	%rd3176, %rd3175, %rd3174;
	xor.b64  	%rd3177, %rd3176, %rd3155;
	add.s64 	%rd3178, %rd3167, %rd3177;
	add.s64 	%rd3179, %rd3178, %rd3173;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18503,%dummy}, %rd3168;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18504}, %rd3168;
	}
	shf.r.wrap.b32 	%r18505, %r18504, %r18503, 14;
	shf.r.wrap.b32 	%r18506, %r18503, %r18504, 14;
	mov.b64 	%rd3180, {%r18506, %r18505};
	shf.r.wrap.b32 	%r18507, %r18504, %r18503, 18;
	shf.r.wrap.b32 	%r18508, %r18503, %r18504, 18;
	mov.b64 	%rd3181, {%r18508, %r18507};
	xor.b64  	%rd3182, %rd3181, %rd3180;
	shf.l.wrap.b32 	%r18509, %r18503, %r18504, 23;
	shf.l.wrap.b32 	%r18510, %r18504, %r18503, 23;
	mov.b64 	%rd3183, {%r18510, %r18509};
	xor.b64  	%rd3184, %rd3182, %rd3183;
	xor.b64  	%rd3185, %rd3144, %rd3120;
	and.b64  	%rd3186, %rd3168, %rd3185;
	xor.b64  	%rd3187, %rd3186, %rd3120;
	add.s64 	%rd3188, %rd3096, %rd2972;
	add.s64 	%rd3189, %rd3188, %rd10;
	add.s64 	%rd3190, %rd3189, %rd3187;
	add.s64 	%rd3191, %rd3190, %rd3184;
	add.s64 	%rd3192, %rd3191, %rd3107;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18511,%dummy}, %rd3179;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18512}, %rd3179;
	}
	shf.r.wrap.b32 	%r18513, %r18512, %r18511, 28;
	shf.r.wrap.b32 	%r18514, %r18511, %r18512, 28;
	mov.b64 	%rd3193, {%r18514, %r18513};
	shf.l.wrap.b32 	%r18515, %r18511, %r18512, 30;
	shf.l.wrap.b32 	%r18516, %r18512, %r18511, 30;
	mov.b64 	%rd3194, {%r18516, %r18515};
	xor.b64  	%rd3195, %rd3194, %rd3193;
	shf.l.wrap.b32 	%r18517, %r18511, %r18512, 25;
	shf.l.wrap.b32 	%r18518, %r18512, %r18511, 25;
	mov.b64 	%rd3196, {%r18518, %r18517};
	xor.b64  	%rd3197, %rd3195, %rd3196;
	xor.b64  	%rd3198, %rd3179, %rd3131;
	xor.b64  	%rd3199, %rd3179, %rd3155;
	and.b64  	%rd3200, %rd3199, %rd3198;
	xor.b64  	%rd3201, %rd3200, %rd3179;
	add.s64 	%rd3202, %rd3191, %rd3201;
	add.s64 	%rd3203, %rd3202, %rd3197;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18519,%dummy}, %rd3192;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18520}, %rd3192;
	}
	shf.r.wrap.b32 	%r18521, %r18520, %r18519, 14;
	shf.r.wrap.b32 	%r18522, %r18519, %r18520, 14;
	mov.b64 	%rd3204, {%r18522, %r18521};
	shf.r.wrap.b32 	%r18523, %r18520, %r18519, 18;
	shf.r.wrap.b32 	%r18524, %r18519, %r18520, 18;
	mov.b64 	%rd3205, {%r18524, %r18523};
	xor.b64  	%rd3206, %rd3205, %rd3204;
	shf.l.wrap.b32 	%r18525, %r18519, %r18520, 23;
	shf.l.wrap.b32 	%r18526, %r18520, %r18519, 23;
	mov.b64 	%rd3207, {%r18526, %r18525};
	xor.b64  	%rd3208, %rd3206, %rd3207;
	xor.b64  	%rd3209, %rd3168, %rd3144;
	and.b64  	%rd3210, %rd3192, %rd3209;
	xor.b64  	%rd3211, %rd3210, %rd3144;
	add.s64 	%rd3212, %rd3120, %rd2973;
	add.s64 	%rd3213, %rd3212, %rd11;
	add.s64 	%rd3214, %rd3213, %rd3211;
	add.s64 	%rd3215, %rd3214, %rd3208;
	add.s64 	%rd3216, %rd3215, %rd3131;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18527,%dummy}, %rd3203;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18528}, %rd3203;
	}
	shf.r.wrap.b32 	%r18529, %r18528, %r18527, 28;
	shf.r.wrap.b32 	%r18530, %r18527, %r18528, 28;
	mov.b64 	%rd3217, {%r18530, %r18529};
	shf.l.wrap.b32 	%r18531, %r18527, %r18528, 30;
	shf.l.wrap.b32 	%r18532, %r18528, %r18527, 30;
	mov.b64 	%rd3218, {%r18532, %r18531};
	xor.b64  	%rd3219, %rd3218, %rd3217;
	shf.l.wrap.b32 	%r18533, %r18527, %r18528, 25;
	shf.l.wrap.b32 	%r18534, %r18528, %r18527, 25;
	mov.b64 	%rd3220, {%r18534, %r18533};
	xor.b64  	%rd3221, %rd3219, %rd3220;
	xor.b64  	%rd3222, %rd3203, %rd3155;
	xor.b64  	%rd3223, %rd3203, %rd3179;
	and.b64  	%rd3224, %rd3223, %rd3222;
	xor.b64  	%rd3225, %rd3224, %rd3203;
	add.s64 	%rd3226, %rd3215, %rd3225;
	add.s64 	%rd3227, %rd3226, %rd3221;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18535,%dummy}, %rd3216;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18536}, %rd3216;
	}
	shf.r.wrap.b32 	%r18537, %r18536, %r18535, 14;
	shf.r.wrap.b32 	%r18538, %r18535, %r18536, 14;
	mov.b64 	%rd3228, {%r18538, %r18537};
	shf.r.wrap.b32 	%r18539, %r18536, %r18535, 18;
	shf.r.wrap.b32 	%r18540, %r18535, %r18536, 18;
	mov.b64 	%rd3229, {%r18540, %r18539};
	xor.b64  	%rd3230, %rd3229, %rd3228;
	shf.l.wrap.b32 	%r18541, %r18535, %r18536, 23;
	shf.l.wrap.b32 	%r18542, %r18536, %r18535, 23;
	mov.b64 	%rd3231, {%r18542, %r18541};
	xor.b64  	%rd3232, %rd3230, %rd3231;
	xor.b64  	%rd3233, %rd3192, %rd3168;
	and.b64  	%rd3234, %rd3216, %rd3233;
	xor.b64  	%rd3235, %rd3234, %rd3168;
	add.s64 	%rd3236, %rd3144, %rd2974;
	add.s64 	%rd3237, %rd3236, %rd12;
	add.s64 	%rd3238, %rd3237, %rd3235;
	add.s64 	%rd3239, %rd3238, %rd3232;
	add.s64 	%rd3240, %rd3239, %rd3155;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18543,%dummy}, %rd3227;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18544}, %rd3227;
	}
	shf.r.wrap.b32 	%r18545, %r18544, %r18543, 28;
	shf.r.wrap.b32 	%r18546, %r18543, %r18544, 28;
	mov.b64 	%rd3241, {%r18546, %r18545};
	shf.l.wrap.b32 	%r18547, %r18543, %r18544, 30;
	shf.l.wrap.b32 	%r18548, %r18544, %r18543, 30;
	mov.b64 	%rd3242, {%r18548, %r18547};
	xor.b64  	%rd3243, %rd3242, %rd3241;
	shf.l.wrap.b32 	%r18549, %r18543, %r18544, 25;
	shf.l.wrap.b32 	%r18550, %r18544, %r18543, 25;
	mov.b64 	%rd3244, {%r18550, %r18549};
	xor.b64  	%rd3245, %rd3243, %rd3244;
	xor.b64  	%rd3246, %rd3227, %rd3179;
	xor.b64  	%rd3247, %rd3227, %rd3203;
	and.b64  	%rd3248, %rd3247, %rd3246;
	xor.b64  	%rd3249, %rd3248, %rd3227;
	add.s64 	%rd3250, %rd3239, %rd3249;
	add.s64 	%rd3251, %rd3250, %rd3245;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18551,%dummy}, %rd3240;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18552}, %rd3240;
	}
	shf.r.wrap.b32 	%r18553, %r18552, %r18551, 14;
	shf.r.wrap.b32 	%r18554, %r18551, %r18552, 14;
	mov.b64 	%rd3252, {%r18554, %r18553};
	shf.r.wrap.b32 	%r18555, %r18552, %r18551, 18;
	shf.r.wrap.b32 	%r18556, %r18551, %r18552, 18;
	mov.b64 	%rd3253, {%r18556, %r18555};
	xor.b64  	%rd3254, %rd3253, %rd3252;
	shf.l.wrap.b32 	%r18557, %r18551, %r18552, 23;
	shf.l.wrap.b32 	%r18558, %r18552, %r18551, 23;
	mov.b64 	%rd3255, {%r18558, %r18557};
	xor.b64  	%rd3256, %rd3254, %rd3255;
	xor.b64  	%rd3257, %rd3216, %rd3192;
	and.b64  	%rd3258, %rd3240, %rd3257;
	xor.b64  	%rd3259, %rd3258, %rd3192;
	add.s64 	%rd3260, %rd3168, %rd2975;
	add.s64 	%rd3261, %rd3260, %rd13;
	add.s64 	%rd3262, %rd3261, %rd3259;
	add.s64 	%rd3263, %rd3262, %rd3256;
	add.s64 	%rd3264, %rd3263, %rd3179;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18559,%dummy}, %rd3251;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18560}, %rd3251;
	}
	shf.r.wrap.b32 	%r18561, %r18560, %r18559, 28;
	shf.r.wrap.b32 	%r18562, %r18559, %r18560, 28;
	mov.b64 	%rd3265, {%r18562, %r18561};
	shf.l.wrap.b32 	%r18563, %r18559, %r18560, 30;
	shf.l.wrap.b32 	%r18564, %r18560, %r18559, 30;
	mov.b64 	%rd3266, {%r18564, %r18563};
	xor.b64  	%rd3267, %rd3266, %rd3265;
	shf.l.wrap.b32 	%r18565, %r18559, %r18560, 25;
	shf.l.wrap.b32 	%r18566, %r18560, %r18559, 25;
	mov.b64 	%rd3268, {%r18566, %r18565};
	xor.b64  	%rd3269, %rd3267, %rd3268;
	xor.b64  	%rd3270, %rd3251, %rd3203;
	xor.b64  	%rd3271, %rd3251, %rd3227;
	and.b64  	%rd3272, %rd3271, %rd3270;
	xor.b64  	%rd3273, %rd3272, %rd3251;
	add.s64 	%rd3274, %rd3263, %rd3273;
	add.s64 	%rd3275, %rd3274, %rd3269;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18567,%dummy}, %rd3264;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18568}, %rd3264;
	}
	shf.r.wrap.b32 	%r18569, %r18568, %r18567, 14;
	shf.r.wrap.b32 	%r18570, %r18567, %r18568, 14;
	mov.b64 	%rd3276, {%r18570, %r18569};
	shf.r.wrap.b32 	%r18571, %r18568, %r18567, 18;
	shf.r.wrap.b32 	%r18572, %r18567, %r18568, 18;
	mov.b64 	%rd3277, {%r18572, %r18571};
	xor.b64  	%rd3278, %rd3277, %rd3276;
	shf.l.wrap.b32 	%r18573, %r18567, %r18568, 23;
	shf.l.wrap.b32 	%r18574, %r18568, %r18567, 23;
	mov.b64 	%rd3279, {%r18574, %r18573};
	xor.b64  	%rd3280, %rd3278, %rd3279;
	xor.b64  	%rd3281, %rd3240, %rd3216;
	and.b64  	%rd3282, %rd3264, %rd3281;
	xor.b64  	%rd3283, %rd3282, %rd3216;
	add.s64 	%rd3284, %rd3192, %rd2976;
	add.s64 	%rd3285, %rd3284, %rd14;
	add.s64 	%rd3286, %rd3285, %rd3283;
	add.s64 	%rd3287, %rd3286, %rd3280;
	add.s64 	%rd3288, %rd3287, %rd3203;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18575,%dummy}, %rd3275;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18576}, %rd3275;
	}
	shf.r.wrap.b32 	%r18577, %r18576, %r18575, 28;
	shf.r.wrap.b32 	%r18578, %r18575, %r18576, 28;
	mov.b64 	%rd3289, {%r18578, %r18577};
	shf.l.wrap.b32 	%r18579, %r18575, %r18576, 30;
	shf.l.wrap.b32 	%r18580, %r18576, %r18575, 30;
	mov.b64 	%rd3290, {%r18580, %r18579};
	xor.b64  	%rd3291, %rd3290, %rd3289;
	shf.l.wrap.b32 	%r18581, %r18575, %r18576, 25;
	shf.l.wrap.b32 	%r18582, %r18576, %r18575, 25;
	mov.b64 	%rd3292, {%r18582, %r18581};
	xor.b64  	%rd3293, %rd3291, %rd3292;
	xor.b64  	%rd3294, %rd3275, %rd3227;
	xor.b64  	%rd3295, %rd3275, %rd3251;
	and.b64  	%rd3296, %rd3295, %rd3294;
	xor.b64  	%rd3297, %rd3296, %rd3275;
	add.s64 	%rd3298, %rd3287, %rd3297;
	add.s64 	%rd3299, %rd3298, %rd3293;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18583,%dummy}, %rd3288;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18584}, %rd3288;
	}
	shf.r.wrap.b32 	%r18585, %r18584, %r18583, 14;
	shf.r.wrap.b32 	%r18586, %r18583, %r18584, 14;
	mov.b64 	%rd3300, {%r18586, %r18585};
	shf.r.wrap.b32 	%r18587, %r18584, %r18583, 18;
	shf.r.wrap.b32 	%r18588, %r18583, %r18584, 18;
	mov.b64 	%rd3301, {%r18588, %r18587};
	xor.b64  	%rd3302, %rd3301, %rd3300;
	shf.l.wrap.b32 	%r18589, %r18583, %r18584, 23;
	shf.l.wrap.b32 	%r18590, %r18584, %r18583, 23;
	mov.b64 	%rd3303, {%r18590, %r18589};
	xor.b64  	%rd3304, %rd3302, %rd3303;
	xor.b64  	%rd3305, %rd3264, %rd3240;
	and.b64  	%rd3306, %rd3288, %rd3305;
	xor.b64  	%rd3307, %rd3306, %rd3240;
	add.s64 	%rd3308, %rd3216, %rd2977;
	add.s64 	%rd3309, %rd3308, %rd15;
	add.s64 	%rd3310, %rd3309, %rd3307;
	add.s64 	%rd3311, %rd3310, %rd3304;
	add.s64 	%rd3312, %rd3311, %rd3227;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18591,%dummy}, %rd3299;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18592}, %rd3299;
	}
	shf.r.wrap.b32 	%r18593, %r18592, %r18591, 28;
	shf.r.wrap.b32 	%r18594, %r18591, %r18592, 28;
	mov.b64 	%rd3313, {%r18594, %r18593};
	shf.l.wrap.b32 	%r18595, %r18591, %r18592, 30;
	shf.l.wrap.b32 	%r18596, %r18592, %r18591, 30;
	mov.b64 	%rd3314, {%r18596, %r18595};
	xor.b64  	%rd3315, %rd3314, %rd3313;
	shf.l.wrap.b32 	%r18597, %r18591, %r18592, 25;
	shf.l.wrap.b32 	%r18598, %r18592, %r18591, 25;
	mov.b64 	%rd3316, {%r18598, %r18597};
	xor.b64  	%rd3317, %rd3315, %rd3316;
	xor.b64  	%rd3318, %rd3299, %rd3251;
	xor.b64  	%rd3319, %rd3299, %rd3275;
	and.b64  	%rd3320, %rd3319, %rd3318;
	xor.b64  	%rd3321, %rd3320, %rd3299;
	add.s64 	%rd3322, %rd3311, %rd3321;
	add.s64 	%rd3323, %rd3322, %rd3317;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18599,%dummy}, %rd3312;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18600}, %rd3312;
	}
	shf.r.wrap.b32 	%r18601, %r18600, %r18599, 14;
	shf.r.wrap.b32 	%r18602, %r18599, %r18600, 14;
	mov.b64 	%rd3324, {%r18602, %r18601};
	shf.r.wrap.b32 	%r18603, %r18600, %r18599, 18;
	shf.r.wrap.b32 	%r18604, %r18599, %r18600, 18;
	mov.b64 	%rd3325, {%r18604, %r18603};
	xor.b64  	%rd3326, %rd3325, %rd3324;
	shf.l.wrap.b32 	%r18605, %r18599, %r18600, 23;
	shf.l.wrap.b32 	%r18606, %r18600, %r18599, 23;
	mov.b64 	%rd3327, {%r18606, %r18605};
	xor.b64  	%rd3328, %rd3326, %rd3327;
	xor.b64  	%rd3329, %rd3288, %rd3264;
	and.b64  	%rd3330, %rd3312, %rd3329;
	xor.b64  	%rd3331, %rd3330, %rd3264;
	add.s64 	%rd3332, %rd3240, %rd2978;
	add.s64 	%rd3333, %rd3332, %rd16;
	add.s64 	%rd3334, %rd3333, %rd3331;
	add.s64 	%rd3335, %rd3334, %rd3328;
	add.s64 	%rd3336, %rd3335, %rd3251;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18607,%dummy}, %rd3323;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18608}, %rd3323;
	}
	shf.r.wrap.b32 	%r18609, %r18608, %r18607, 28;
	shf.r.wrap.b32 	%r18610, %r18607, %r18608, 28;
	mov.b64 	%rd3337, {%r18610, %r18609};
	shf.l.wrap.b32 	%r18611, %r18607, %r18608, 30;
	shf.l.wrap.b32 	%r18612, %r18608, %r18607, 30;
	mov.b64 	%rd3338, {%r18612, %r18611};
	xor.b64  	%rd3339, %rd3338, %rd3337;
	shf.l.wrap.b32 	%r18613, %r18607, %r18608, 25;
	shf.l.wrap.b32 	%r18614, %r18608, %r18607, 25;
	mov.b64 	%rd3340, {%r18614, %r18613};
	xor.b64  	%rd3341, %rd3339, %rd3340;
	xor.b64  	%rd3342, %rd3323, %rd3275;
	xor.b64  	%rd3343, %rd3323, %rd3299;
	and.b64  	%rd3344, %rd3343, %rd3342;
	xor.b64  	%rd3345, %rd3344, %rd3323;
	add.s64 	%rd3346, %rd3335, %rd3345;
	add.s64 	%rd3347, %rd3346, %rd3341;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18615,%dummy}, %rd3336;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18616}, %rd3336;
	}
	shf.r.wrap.b32 	%r18617, %r18616, %r18615, 14;
	shf.r.wrap.b32 	%r18618, %r18615, %r18616, 14;
	mov.b64 	%rd3348, {%r18618, %r18617};
	shf.r.wrap.b32 	%r18619, %r18616, %r18615, 18;
	shf.r.wrap.b32 	%r18620, %r18615, %r18616, 18;
	mov.b64 	%rd3349, {%r18620, %r18619};
	xor.b64  	%rd3350, %rd3349, %rd3348;
	shf.l.wrap.b32 	%r18621, %r18615, %r18616, 23;
	shf.l.wrap.b32 	%r18622, %r18616, %r18615, 23;
	mov.b64 	%rd3351, {%r18622, %r18621};
	xor.b64  	%rd3352, %rd3350, %rd3351;
	xor.b64  	%rd3353, %rd3312, %rd3288;
	and.b64  	%rd3354, %rd3336, %rd3353;
	xor.b64  	%rd3355, %rd3354, %rd3288;
	add.s64 	%rd3356, %rd3264, %rd2979;
	add.s64 	%rd3357, %rd3356, %rd17;
	add.s64 	%rd3358, %rd3357, %rd3355;
	add.s64 	%rd3359, %rd3358, %rd3352;
	add.s64 	%rd3360, %rd3359, %rd3275;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18623,%dummy}, %rd3347;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18624}, %rd3347;
	}
	shf.r.wrap.b32 	%r18625, %r18624, %r18623, 28;
	shf.r.wrap.b32 	%r18626, %r18623, %r18624, 28;
	mov.b64 	%rd3361, {%r18626, %r18625};
	shf.l.wrap.b32 	%r18627, %r18623, %r18624, 30;
	shf.l.wrap.b32 	%r18628, %r18624, %r18623, 30;
	mov.b64 	%rd3362, {%r18628, %r18627};
	xor.b64  	%rd3363, %rd3362, %rd3361;
	shf.l.wrap.b32 	%r18629, %r18623, %r18624, 25;
	shf.l.wrap.b32 	%r18630, %r18624, %r18623, 25;
	mov.b64 	%rd3364, {%r18630, %r18629};
	xor.b64  	%rd3365, %rd3363, %rd3364;
	xor.b64  	%rd3366, %rd3347, %rd3299;
	xor.b64  	%rd3367, %rd3347, %rd3323;
	and.b64  	%rd3368, %rd3367, %rd3366;
	xor.b64  	%rd3369, %rd3368, %rd3347;
	add.s64 	%rd3370, %rd3359, %rd3369;
	add.s64 	%rd3371, %rd3370, %rd3365;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18631,%dummy}, %rd2978;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18632}, %rd2978;
	}
	shf.r.wrap.b32 	%r18633, %r18632, %r18631, 19;
	shf.r.wrap.b32 	%r18634, %r18631, %r18632, 19;
	mov.b64 	%rd3372, {%r18634, %r18633};
	shf.l.wrap.b32 	%r18635, %r18631, %r18632, 3;
	shf.l.wrap.b32 	%r18636, %r18632, %r18631, 3;
	mov.b64 	%rd3373, {%r18636, %r18635};
	shr.u64 	%rd3374, %rd2978, 6;
	xor.b64  	%rd3375, %rd3372, %rd3374;
	xor.b64  	%rd3376, %rd3375, %rd3373;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18637,%dummy}, %rd2965;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18638}, %rd2965;
	}
	shf.r.wrap.b32 	%r18639, %r18638, %r18637, 1;
	shf.r.wrap.b32 	%r18640, %r18637, %r18638, 1;
	mov.b64 	%rd3377, {%r18640, %r18639};
	shf.r.wrap.b32 	%r18641, %r18638, %r18637, 8;
	shf.r.wrap.b32 	%r18642, %r18637, %r18638, 8;
	mov.b64 	%rd3378, {%r18642, %r18641};
	shr.u64 	%rd3379, %rd2965, 7;
	xor.b64  	%rd3380, %rd3377, %rd3379;
	xor.b64  	%rd3381, %rd3380, %rd3378;
	add.s64 	%rd3382, %rd2973, %rd2964;
	add.s64 	%rd3383, %rd3382, %rd3376;
	add.s64 	%rd3384, %rd3383, %rd3381;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18643,%dummy}, %rd2979;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18644}, %rd2979;
	}
	shf.r.wrap.b32 	%r18645, %r18644, %r18643, 19;
	shf.r.wrap.b32 	%r18646, %r18643, %r18644, 19;
	mov.b64 	%rd3385, {%r18646, %r18645};
	shf.l.wrap.b32 	%r18647, %r18643, %r18644, 3;
	shf.l.wrap.b32 	%r18648, %r18644, %r18643, 3;
	mov.b64 	%rd3386, {%r18648, %r18647};
	shr.u64 	%rd3387, %rd2979, 6;
	xor.b64  	%rd3388, %rd3385, %rd3387;
	xor.b64  	%rd3389, %rd3388, %rd3386;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18649,%dummy}, %rd2966;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18650}, %rd2966;
	}
	shf.r.wrap.b32 	%r18651, %r18650, %r18649, 1;
	shf.r.wrap.b32 	%r18652, %r18649, %r18650, 1;
	mov.b64 	%rd3390, {%r18652, %r18651};
	shf.r.wrap.b32 	%r18653, %r18650, %r18649, 8;
	shf.r.wrap.b32 	%r18654, %r18649, %r18650, 8;
	mov.b64 	%rd3391, {%r18654, %r18653};
	shr.u64 	%rd3392, %rd2966, 7;
	xor.b64  	%rd3393, %rd3390, %rd3392;
	xor.b64  	%rd3394, %rd3393, %rd3391;
	add.s64 	%rd3395, %rd2974, %rd2965;
	add.s64 	%rd3396, %rd3395, %rd3389;
	add.s64 	%rd3397, %rd3396, %rd3394;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18655,%dummy}, %rd3384;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18656}, %rd3384;
	}
	shf.r.wrap.b32 	%r18657, %r18656, %r18655, 19;
	shf.r.wrap.b32 	%r18658, %r18655, %r18656, 19;
	mov.b64 	%rd3398, {%r18658, %r18657};
	shf.l.wrap.b32 	%r18659, %r18655, %r18656, 3;
	shf.l.wrap.b32 	%r18660, %r18656, %r18655, 3;
	mov.b64 	%rd3399, {%r18660, %r18659};
	shr.u64 	%rd3400, %rd3384, 6;
	xor.b64  	%rd3401, %rd3398, %rd3400;
	xor.b64  	%rd3402, %rd3401, %rd3399;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18661,%dummy}, %rd2967;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18662}, %rd2967;
	}
	shf.r.wrap.b32 	%r18663, %r18662, %r18661, 1;
	shf.r.wrap.b32 	%r18664, %r18661, %r18662, 1;
	mov.b64 	%rd3403, {%r18664, %r18663};
	shf.r.wrap.b32 	%r18665, %r18662, %r18661, 8;
	shf.r.wrap.b32 	%r18666, %r18661, %r18662, 8;
	mov.b64 	%rd3404, {%r18666, %r18665};
	shr.u64 	%rd3405, %rd2967, 7;
	xor.b64  	%rd3406, %rd3403, %rd3405;
	xor.b64  	%rd3407, %rd3406, %rd3404;
	add.s64 	%rd3408, %rd2975, %rd2966;
	add.s64 	%rd3409, %rd3408, %rd3402;
	add.s64 	%rd3410, %rd3409, %rd3407;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18667,%dummy}, %rd3397;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18668}, %rd3397;
	}
	shf.r.wrap.b32 	%r18669, %r18668, %r18667, 19;
	shf.r.wrap.b32 	%r18670, %r18667, %r18668, 19;
	mov.b64 	%rd3411, {%r18670, %r18669};
	shf.l.wrap.b32 	%r18671, %r18667, %r18668, 3;
	shf.l.wrap.b32 	%r18672, %r18668, %r18667, 3;
	mov.b64 	%rd3412, {%r18672, %r18671};
	shr.u64 	%rd3413, %rd3397, 6;
	xor.b64  	%rd3414, %rd3411, %rd3413;
	xor.b64  	%rd3415, %rd3414, %rd3412;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18673,%dummy}, %rd2968;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18674}, %rd2968;
	}
	shf.r.wrap.b32 	%r18675, %r18674, %r18673, 1;
	shf.r.wrap.b32 	%r18676, %r18673, %r18674, 1;
	mov.b64 	%rd3416, {%r18676, %r18675};
	shf.r.wrap.b32 	%r18677, %r18674, %r18673, 8;
	shf.r.wrap.b32 	%r18678, %r18673, %r18674, 8;
	mov.b64 	%rd3417, {%r18678, %r18677};
	shr.u64 	%rd3418, %rd2968, 7;
	xor.b64  	%rd3419, %rd3416, %rd3418;
	xor.b64  	%rd3420, %rd3419, %rd3417;
	add.s64 	%rd3421, %rd2976, %rd2967;
	add.s64 	%rd3422, %rd3421, %rd3415;
	add.s64 	%rd3423, %rd3422, %rd3420;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18679,%dummy}, %rd3410;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18680}, %rd3410;
	}
	shf.r.wrap.b32 	%r18681, %r18680, %r18679, 19;
	shf.r.wrap.b32 	%r18682, %r18679, %r18680, 19;
	mov.b64 	%rd3424, {%r18682, %r18681};
	shf.l.wrap.b32 	%r18683, %r18679, %r18680, 3;
	shf.l.wrap.b32 	%r18684, %r18680, %r18679, 3;
	mov.b64 	%rd3425, {%r18684, %r18683};
	shr.u64 	%rd3426, %rd3410, 6;
	xor.b64  	%rd3427, %rd3424, %rd3426;
	xor.b64  	%rd3428, %rd3427, %rd3425;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18685,%dummy}, %rd2969;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18686}, %rd2969;
	}
	shf.r.wrap.b32 	%r18687, %r18686, %r18685, 1;
	shf.r.wrap.b32 	%r18688, %r18685, %r18686, 1;
	mov.b64 	%rd3429, {%r18688, %r18687};
	shf.r.wrap.b32 	%r18689, %r18686, %r18685, 8;
	shf.r.wrap.b32 	%r18690, %r18685, %r18686, 8;
	mov.b64 	%rd3430, {%r18690, %r18689};
	shr.u64 	%rd3431, %rd2969, 7;
	xor.b64  	%rd3432, %rd3429, %rd3431;
	xor.b64  	%rd3433, %rd3432, %rd3430;
	add.s64 	%rd3434, %rd2977, %rd2968;
	add.s64 	%rd3435, %rd3434, %rd3428;
	add.s64 	%rd3436, %rd3435, %rd3433;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18691,%dummy}, %rd3423;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18692}, %rd3423;
	}
	shf.r.wrap.b32 	%r18693, %r18692, %r18691, 19;
	shf.r.wrap.b32 	%r18694, %r18691, %r18692, 19;
	mov.b64 	%rd3437, {%r18694, %r18693};
	shf.l.wrap.b32 	%r18695, %r18691, %r18692, 3;
	shf.l.wrap.b32 	%r18696, %r18692, %r18691, 3;
	mov.b64 	%rd3438, {%r18696, %r18695};
	shr.u64 	%rd3439, %rd3423, 6;
	xor.b64  	%rd3440, %rd3437, %rd3439;
	xor.b64  	%rd3441, %rd3440, %rd3438;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18697,%dummy}, %rd2970;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18698}, %rd2970;
	}
	shf.r.wrap.b32 	%r18699, %r18698, %r18697, 1;
	shf.r.wrap.b32 	%r18700, %r18697, %r18698, 1;
	mov.b64 	%rd3442, {%r18700, %r18699};
	shf.r.wrap.b32 	%r18701, %r18698, %r18697, 8;
	shf.r.wrap.b32 	%r18702, %r18697, %r18698, 8;
	mov.b64 	%rd3443, {%r18702, %r18701};
	shr.u64 	%rd3444, %rd2970, 7;
	xor.b64  	%rd3445, %rd3442, %rd3444;
	xor.b64  	%rd3446, %rd3445, %rd3443;
	add.s64 	%rd3447, %rd2978, %rd2969;
	add.s64 	%rd3448, %rd3447, %rd3441;
	add.s64 	%rd3449, %rd3448, %rd3446;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18703,%dummy}, %rd3436;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18704}, %rd3436;
	}
	shf.r.wrap.b32 	%r18705, %r18704, %r18703, 19;
	shf.r.wrap.b32 	%r18706, %r18703, %r18704, 19;
	mov.b64 	%rd3450, {%r18706, %r18705};
	shf.l.wrap.b32 	%r18707, %r18703, %r18704, 3;
	shf.l.wrap.b32 	%r18708, %r18704, %r18703, 3;
	mov.b64 	%rd3451, {%r18708, %r18707};
	shr.u64 	%rd3452, %rd3436, 6;
	xor.b64  	%rd3453, %rd3450, %rd3452;
	xor.b64  	%rd3454, %rd3453, %rd3451;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18709,%dummy}, %rd2971;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18710}, %rd2971;
	}
	shf.r.wrap.b32 	%r18711, %r18710, %r18709, 1;
	shf.r.wrap.b32 	%r18712, %r18709, %r18710, 1;
	mov.b64 	%rd3455, {%r18712, %r18711};
	shf.r.wrap.b32 	%r18713, %r18710, %r18709, 8;
	shf.r.wrap.b32 	%r18714, %r18709, %r18710, 8;
	mov.b64 	%rd3456, {%r18714, %r18713};
	shr.u64 	%rd3457, %rd2971, 7;
	xor.b64  	%rd3458, %rd3455, %rd3457;
	xor.b64  	%rd3459, %rd3458, %rd3456;
	add.s64 	%rd3460, %rd2979, %rd2970;
	add.s64 	%rd3461, %rd3460, %rd3454;
	add.s64 	%rd3462, %rd3461, %rd3459;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18715,%dummy}, %rd3449;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18716}, %rd3449;
	}
	shf.r.wrap.b32 	%r18717, %r18716, %r18715, 19;
	shf.r.wrap.b32 	%r18718, %r18715, %r18716, 19;
	mov.b64 	%rd3463, {%r18718, %r18717};
	shf.l.wrap.b32 	%r18719, %r18715, %r18716, 3;
	shf.l.wrap.b32 	%r18720, %r18716, %r18715, 3;
	mov.b64 	%rd3464, {%r18720, %r18719};
	shr.u64 	%rd3465, %rd3449, 6;
	xor.b64  	%rd3466, %rd3463, %rd3465;
	xor.b64  	%rd3467, %rd3466, %rd3464;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18721,%dummy}, %rd2972;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18722}, %rd2972;
	}
	shf.r.wrap.b32 	%r18723, %r18722, %r18721, 1;
	shf.r.wrap.b32 	%r18724, %r18721, %r18722, 1;
	mov.b64 	%rd3468, {%r18724, %r18723};
	shf.r.wrap.b32 	%r18725, %r18722, %r18721, 8;
	shf.r.wrap.b32 	%r18726, %r18721, %r18722, 8;
	mov.b64 	%rd3469, {%r18726, %r18725};
	shr.u64 	%rd3470, %rd2972, 7;
	xor.b64  	%rd3471, %rd3468, %rd3470;
	xor.b64  	%rd3472, %rd3471, %rd3469;
	add.s64 	%rd3473, %rd3384, %rd2971;
	add.s64 	%rd3474, %rd3473, %rd3467;
	add.s64 	%rd3475, %rd3474, %rd3472;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18727,%dummy}, %rd3462;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18728}, %rd3462;
	}
	shf.r.wrap.b32 	%r18729, %r18728, %r18727, 19;
	shf.r.wrap.b32 	%r18730, %r18727, %r18728, 19;
	mov.b64 	%rd3476, {%r18730, %r18729};
	shf.l.wrap.b32 	%r18731, %r18727, %r18728, 3;
	shf.l.wrap.b32 	%r18732, %r18728, %r18727, 3;
	mov.b64 	%rd3477, {%r18732, %r18731};
	shr.u64 	%rd3478, %rd3462, 6;
	xor.b64  	%rd3479, %rd3476, %rd3478;
	xor.b64  	%rd3480, %rd3479, %rd3477;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18733,%dummy}, %rd2973;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18734}, %rd2973;
	}
	shf.r.wrap.b32 	%r18735, %r18734, %r18733, 1;
	shf.r.wrap.b32 	%r18736, %r18733, %r18734, 1;
	mov.b64 	%rd3481, {%r18736, %r18735};
	shf.r.wrap.b32 	%r18737, %r18734, %r18733, 8;
	shf.r.wrap.b32 	%r18738, %r18733, %r18734, 8;
	mov.b64 	%rd3482, {%r18738, %r18737};
	shr.u64 	%rd3483, %rd2973, 7;
	xor.b64  	%rd3484, %rd3481, %rd3483;
	xor.b64  	%rd3485, %rd3484, %rd3482;
	add.s64 	%rd3486, %rd3397, %rd2972;
	add.s64 	%rd3487, %rd3486, %rd3480;
	add.s64 	%rd3488, %rd3487, %rd3485;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18739,%dummy}, %rd3475;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18740}, %rd3475;
	}
	shf.r.wrap.b32 	%r18741, %r18740, %r18739, 19;
	shf.r.wrap.b32 	%r18742, %r18739, %r18740, 19;
	mov.b64 	%rd3489, {%r18742, %r18741};
	shf.l.wrap.b32 	%r18743, %r18739, %r18740, 3;
	shf.l.wrap.b32 	%r18744, %r18740, %r18739, 3;
	mov.b64 	%rd3490, {%r18744, %r18743};
	shr.u64 	%rd3491, %rd3475, 6;
	xor.b64  	%rd3492, %rd3489, %rd3491;
	xor.b64  	%rd3493, %rd3492, %rd3490;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18745,%dummy}, %rd2974;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18746}, %rd2974;
	}
	shf.r.wrap.b32 	%r18747, %r18746, %r18745, 1;
	shf.r.wrap.b32 	%r18748, %r18745, %r18746, 1;
	mov.b64 	%rd3494, {%r18748, %r18747};
	shf.r.wrap.b32 	%r18749, %r18746, %r18745, 8;
	shf.r.wrap.b32 	%r18750, %r18745, %r18746, 8;
	mov.b64 	%rd3495, {%r18750, %r18749};
	shr.u64 	%rd3496, %rd2974, 7;
	xor.b64  	%rd3497, %rd3494, %rd3496;
	xor.b64  	%rd3498, %rd3497, %rd3495;
	add.s64 	%rd3499, %rd3410, %rd2973;
	add.s64 	%rd3500, %rd3499, %rd3493;
	add.s64 	%rd3501, %rd3500, %rd3498;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18751,%dummy}, %rd3488;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18752}, %rd3488;
	}
	shf.r.wrap.b32 	%r18753, %r18752, %r18751, 19;
	shf.r.wrap.b32 	%r18754, %r18751, %r18752, 19;
	mov.b64 	%rd3502, {%r18754, %r18753};
	shf.l.wrap.b32 	%r18755, %r18751, %r18752, 3;
	shf.l.wrap.b32 	%r18756, %r18752, %r18751, 3;
	mov.b64 	%rd3503, {%r18756, %r18755};
	shr.u64 	%rd3504, %rd3488, 6;
	xor.b64  	%rd3505, %rd3502, %rd3504;
	xor.b64  	%rd3506, %rd3505, %rd3503;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18757,%dummy}, %rd2975;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18758}, %rd2975;
	}
	shf.r.wrap.b32 	%r18759, %r18758, %r18757, 1;
	shf.r.wrap.b32 	%r18760, %r18757, %r18758, 1;
	mov.b64 	%rd3507, {%r18760, %r18759};
	shf.r.wrap.b32 	%r18761, %r18758, %r18757, 8;
	shf.r.wrap.b32 	%r18762, %r18757, %r18758, 8;
	mov.b64 	%rd3508, {%r18762, %r18761};
	shr.u64 	%rd3509, %rd2975, 7;
	xor.b64  	%rd3510, %rd3507, %rd3509;
	xor.b64  	%rd3511, %rd3510, %rd3508;
	add.s64 	%rd3512, %rd3423, %rd2974;
	add.s64 	%rd3513, %rd3512, %rd3506;
	add.s64 	%rd3514, %rd3513, %rd3511;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18763,%dummy}, %rd3501;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18764}, %rd3501;
	}
	shf.r.wrap.b32 	%r18765, %r18764, %r18763, 19;
	shf.r.wrap.b32 	%r18766, %r18763, %r18764, 19;
	mov.b64 	%rd3515, {%r18766, %r18765};
	shf.l.wrap.b32 	%r18767, %r18763, %r18764, 3;
	shf.l.wrap.b32 	%r18768, %r18764, %r18763, 3;
	mov.b64 	%rd3516, {%r18768, %r18767};
	shr.u64 	%rd3517, %rd3501, 6;
	xor.b64  	%rd3518, %rd3515, %rd3517;
	xor.b64  	%rd3519, %rd3518, %rd3516;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18769,%dummy}, %rd2976;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18770}, %rd2976;
	}
	shf.r.wrap.b32 	%r18771, %r18770, %r18769, 1;
	shf.r.wrap.b32 	%r18772, %r18769, %r18770, 1;
	mov.b64 	%rd3520, {%r18772, %r18771};
	shf.r.wrap.b32 	%r18773, %r18770, %r18769, 8;
	shf.r.wrap.b32 	%r18774, %r18769, %r18770, 8;
	mov.b64 	%rd3521, {%r18774, %r18773};
	shr.u64 	%rd3522, %rd2976, 7;
	xor.b64  	%rd3523, %rd3520, %rd3522;
	xor.b64  	%rd3524, %rd3523, %rd3521;
	add.s64 	%rd3525, %rd3436, %rd2975;
	add.s64 	%rd3526, %rd3525, %rd3519;
	add.s64 	%rd3527, %rd3526, %rd3524;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18775,%dummy}, %rd3514;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18776}, %rd3514;
	}
	shf.r.wrap.b32 	%r18777, %r18776, %r18775, 19;
	shf.r.wrap.b32 	%r18778, %r18775, %r18776, 19;
	mov.b64 	%rd3528, {%r18778, %r18777};
	shf.l.wrap.b32 	%r18779, %r18775, %r18776, 3;
	shf.l.wrap.b32 	%r18780, %r18776, %r18775, 3;
	mov.b64 	%rd3529, {%r18780, %r18779};
	shr.u64 	%rd3530, %rd3514, 6;
	xor.b64  	%rd3531, %rd3528, %rd3530;
	xor.b64  	%rd3532, %rd3531, %rd3529;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18781,%dummy}, %rd2977;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18782}, %rd2977;
	}
	shf.r.wrap.b32 	%r18783, %r18782, %r18781, 1;
	shf.r.wrap.b32 	%r18784, %r18781, %r18782, 1;
	mov.b64 	%rd3533, {%r18784, %r18783};
	shf.r.wrap.b32 	%r18785, %r18782, %r18781, 8;
	shf.r.wrap.b32 	%r18786, %r18781, %r18782, 8;
	mov.b64 	%rd3534, {%r18786, %r18785};
	shr.u64 	%rd3535, %rd2977, 7;
	xor.b64  	%rd3536, %rd3533, %rd3535;
	xor.b64  	%rd3537, %rd3536, %rd3534;
	add.s64 	%rd3538, %rd3449, %rd2976;
	add.s64 	%rd3539, %rd3538, %rd3532;
	add.s64 	%rd3540, %rd3539, %rd3537;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18787,%dummy}, %rd3527;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18788}, %rd3527;
	}
	shf.r.wrap.b32 	%r18789, %r18788, %r18787, 19;
	shf.r.wrap.b32 	%r18790, %r18787, %r18788, 19;
	mov.b64 	%rd3541, {%r18790, %r18789};
	shf.l.wrap.b32 	%r18791, %r18787, %r18788, 3;
	shf.l.wrap.b32 	%r18792, %r18788, %r18787, 3;
	mov.b64 	%rd3542, {%r18792, %r18791};
	shr.u64 	%rd3543, %rd3527, 6;
	xor.b64  	%rd3544, %rd3541, %rd3543;
	xor.b64  	%rd3545, %rd3544, %rd3542;
	shf.r.wrap.b32 	%r18793, %r18632, %r18631, 1;
	shf.r.wrap.b32 	%r18794, %r18631, %r18632, 1;
	mov.b64 	%rd3546, {%r18794, %r18793};
	shf.r.wrap.b32 	%r18795, %r18632, %r18631, 8;
	shf.r.wrap.b32 	%r18796, %r18631, %r18632, 8;
	mov.b64 	%rd3547, {%r18796, %r18795};
	shr.u64 	%rd3548, %rd2978, 7;
	xor.b64  	%rd3549, %rd3546, %rd3548;
	xor.b64  	%rd3550, %rd3549, %rd3547;
	add.s64 	%rd3551, %rd3462, %rd2977;
	add.s64 	%rd3552, %rd3551, %rd3545;
	add.s64 	%rd3553, %rd3552, %rd3550;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18797,%dummy}, %rd3540;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18798}, %rd3540;
	}
	shf.r.wrap.b32 	%r18799, %r18798, %r18797, 19;
	shf.r.wrap.b32 	%r18800, %r18797, %r18798, 19;
	mov.b64 	%rd3554, {%r18800, %r18799};
	shf.l.wrap.b32 	%r18801, %r18797, %r18798, 3;
	shf.l.wrap.b32 	%r18802, %r18798, %r18797, 3;
	mov.b64 	%rd3555, {%r18802, %r18801};
	shr.u64 	%rd3556, %rd3540, 6;
	xor.b64  	%rd3557, %rd3554, %rd3556;
	xor.b64  	%rd3558, %rd3557, %rd3555;
	shf.r.wrap.b32 	%r18803, %r18644, %r18643, 1;
	shf.r.wrap.b32 	%r18804, %r18643, %r18644, 1;
	mov.b64 	%rd3559, {%r18804, %r18803};
	shf.r.wrap.b32 	%r18805, %r18644, %r18643, 8;
	shf.r.wrap.b32 	%r18806, %r18643, %r18644, 8;
	mov.b64 	%rd3560, {%r18806, %r18805};
	shr.u64 	%rd3561, %rd2979, 7;
	xor.b64  	%rd3562, %rd3559, %rd3561;
	xor.b64  	%rd3563, %rd3562, %rd3560;
	add.s64 	%rd3564, %rd3475, %rd2978;
	add.s64 	%rd3565, %rd3564, %rd3558;
	add.s64 	%rd3566, %rd3565, %rd3563;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18807,%dummy}, %rd3553;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18808}, %rd3553;
	}
	shf.r.wrap.b32 	%r18809, %r18808, %r18807, 19;
	shf.r.wrap.b32 	%r18810, %r18807, %r18808, 19;
	mov.b64 	%rd3567, {%r18810, %r18809};
	shf.l.wrap.b32 	%r18811, %r18807, %r18808, 3;
	shf.l.wrap.b32 	%r18812, %r18808, %r18807, 3;
	mov.b64 	%rd3568, {%r18812, %r18811};
	shr.u64 	%rd3569, %rd3553, 6;
	xor.b64  	%rd3570, %rd3567, %rd3569;
	xor.b64  	%rd3571, %rd3570, %rd3568;
	shf.r.wrap.b32 	%r18813, %r18656, %r18655, 1;
	shf.r.wrap.b32 	%r18814, %r18655, %r18656, 1;
	mov.b64 	%rd3572, {%r18814, %r18813};
	shf.r.wrap.b32 	%r18815, %r18656, %r18655, 8;
	shf.r.wrap.b32 	%r18816, %r18655, %r18656, 8;
	mov.b64 	%rd3573, {%r18816, %r18815};
	shr.u64 	%rd3574, %rd3384, 7;
	xor.b64  	%rd3575, %rd3572, %rd3574;
	xor.b64  	%rd3576, %rd3575, %rd3573;
	add.s64 	%rd3577, %rd3488, %rd2979;
	add.s64 	%rd3578, %rd3577, %rd3571;
	add.s64 	%rd3579, %rd3578, %rd3576;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18817,%dummy}, %rd3360;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18818}, %rd3360;
	}
	shf.r.wrap.b32 	%r18819, %r18818, %r18817, 14;
	shf.r.wrap.b32 	%r18820, %r18817, %r18818, 14;
	mov.b64 	%rd3580, {%r18820, %r18819};
	shf.r.wrap.b32 	%r18821, %r18818, %r18817, 18;
	shf.r.wrap.b32 	%r18822, %r18817, %r18818, 18;
	mov.b64 	%rd3581, {%r18822, %r18821};
	xor.b64  	%rd3582, %rd3581, %rd3580;
	shf.l.wrap.b32 	%r18823, %r18817, %r18818, 23;
	shf.l.wrap.b32 	%r18824, %r18818, %r18817, 23;
	mov.b64 	%rd3583, {%r18824, %r18823};
	xor.b64  	%rd3584, %rd3582, %rd3583;
	xor.b64  	%rd3585, %rd3336, %rd3312;
	and.b64  	%rd3586, %rd3585, %rd3360;
	xor.b64  	%rd3587, %rd3586, %rd3312;
	add.s64 	%rd3588, %rd3587, %rd3288;
	add.s64 	%rd3589, %rd3588, %rd3384;
	add.s64 	%rd3590, %rd3589, %rd18;
	add.s64 	%rd3591, %rd3590, %rd3584;
	add.s64 	%rd3592, %rd3591, %rd3299;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18825,%dummy}, %rd3371;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18826}, %rd3371;
	}
	shf.r.wrap.b32 	%r18827, %r18826, %r18825, 28;
	shf.r.wrap.b32 	%r18828, %r18825, %r18826, 28;
	mov.b64 	%rd3593, {%r18828, %r18827};
	shf.l.wrap.b32 	%r18829, %r18825, %r18826, 30;
	shf.l.wrap.b32 	%r18830, %r18826, %r18825, 30;
	mov.b64 	%rd3594, {%r18830, %r18829};
	xor.b64  	%rd3595, %rd3594, %rd3593;
	shf.l.wrap.b32 	%r18831, %r18825, %r18826, 25;
	shf.l.wrap.b32 	%r18832, %r18826, %r18825, 25;
	mov.b64 	%rd3596, {%r18832, %r18831};
	xor.b64  	%rd3597, %rd3595, %rd3596;
	xor.b64  	%rd3598, %rd3371, %rd3323;
	xor.b64  	%rd3599, %rd3371, %rd3347;
	and.b64  	%rd3600, %rd3599, %rd3598;
	xor.b64  	%rd3601, %rd3600, %rd3371;
	add.s64 	%rd3602, %rd3591, %rd3601;
	add.s64 	%rd3603, %rd3602, %rd3597;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18833,%dummy}, %rd3592;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18834}, %rd3592;
	}
	shf.r.wrap.b32 	%r18835, %r18834, %r18833, 14;
	shf.r.wrap.b32 	%r18836, %r18833, %r18834, 14;
	mov.b64 	%rd3604, {%r18836, %r18835};
	shf.r.wrap.b32 	%r18837, %r18834, %r18833, 18;
	shf.r.wrap.b32 	%r18838, %r18833, %r18834, 18;
	mov.b64 	%rd3605, {%r18838, %r18837};
	xor.b64  	%rd3606, %rd3605, %rd3604;
	shf.l.wrap.b32 	%r18839, %r18833, %r18834, 23;
	shf.l.wrap.b32 	%r18840, %r18834, %r18833, 23;
	mov.b64 	%rd3607, {%r18840, %r18839};
	xor.b64  	%rd3608, %rd3606, %rd3607;
	xor.b64  	%rd3609, %rd3360, %rd3336;
	and.b64  	%rd3610, %rd3592, %rd3609;
	xor.b64  	%rd3611, %rd3610, %rd3336;
	add.s64 	%rd3612, %rd3397, %rd3312;
	add.s64 	%rd3613, %rd3612, %rd19;
	add.s64 	%rd3614, %rd3613, %rd3611;
	add.s64 	%rd3615, %rd3614, %rd3608;
	add.s64 	%rd3616, %rd3615, %rd3323;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18841,%dummy}, %rd3603;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18842}, %rd3603;
	}
	shf.r.wrap.b32 	%r18843, %r18842, %r18841, 28;
	shf.r.wrap.b32 	%r18844, %r18841, %r18842, 28;
	mov.b64 	%rd3617, {%r18844, %r18843};
	shf.l.wrap.b32 	%r18845, %r18841, %r18842, 30;
	shf.l.wrap.b32 	%r18846, %r18842, %r18841, 30;
	mov.b64 	%rd3618, {%r18846, %r18845};
	xor.b64  	%rd3619, %rd3618, %rd3617;
	shf.l.wrap.b32 	%r18847, %r18841, %r18842, 25;
	shf.l.wrap.b32 	%r18848, %r18842, %r18841, 25;
	mov.b64 	%rd3620, {%r18848, %r18847};
	xor.b64  	%rd3621, %rd3619, %rd3620;
	xor.b64  	%rd3622, %rd3603, %rd3347;
	xor.b64  	%rd3623, %rd3603, %rd3371;
	and.b64  	%rd3624, %rd3623, %rd3622;
	xor.b64  	%rd3625, %rd3624, %rd3603;
	add.s64 	%rd3626, %rd3615, %rd3625;
	add.s64 	%rd3627, %rd3626, %rd3621;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18849,%dummy}, %rd3616;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18850}, %rd3616;
	}
	shf.r.wrap.b32 	%r18851, %r18850, %r18849, 14;
	shf.r.wrap.b32 	%r18852, %r18849, %r18850, 14;
	mov.b64 	%rd3628, {%r18852, %r18851};
	shf.r.wrap.b32 	%r18853, %r18850, %r18849, 18;
	shf.r.wrap.b32 	%r18854, %r18849, %r18850, 18;
	mov.b64 	%rd3629, {%r18854, %r18853};
	xor.b64  	%rd3630, %rd3629, %rd3628;
	shf.l.wrap.b32 	%r18855, %r18849, %r18850, 23;
	shf.l.wrap.b32 	%r18856, %r18850, %r18849, 23;
	mov.b64 	%rd3631, {%r18856, %r18855};
	xor.b64  	%rd3632, %rd3630, %rd3631;
	xor.b64  	%rd3633, %rd3592, %rd3360;
	and.b64  	%rd3634, %rd3616, %rd3633;
	xor.b64  	%rd3635, %rd3634, %rd3360;
	add.s64 	%rd3636, %rd3410, %rd3336;
	add.s64 	%rd3637, %rd3636, %rd20;
	add.s64 	%rd3638, %rd3637, %rd3635;
	add.s64 	%rd3639, %rd3638, %rd3632;
	add.s64 	%rd3640, %rd3639, %rd3347;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18857,%dummy}, %rd3627;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18858}, %rd3627;
	}
	shf.r.wrap.b32 	%r18859, %r18858, %r18857, 28;
	shf.r.wrap.b32 	%r18860, %r18857, %r18858, 28;
	mov.b64 	%rd3641, {%r18860, %r18859};
	shf.l.wrap.b32 	%r18861, %r18857, %r18858, 30;
	shf.l.wrap.b32 	%r18862, %r18858, %r18857, 30;
	mov.b64 	%rd3642, {%r18862, %r18861};
	xor.b64  	%rd3643, %rd3642, %rd3641;
	shf.l.wrap.b32 	%r18863, %r18857, %r18858, 25;
	shf.l.wrap.b32 	%r18864, %r18858, %r18857, 25;
	mov.b64 	%rd3644, {%r18864, %r18863};
	xor.b64  	%rd3645, %rd3643, %rd3644;
	xor.b64  	%rd3646, %rd3627, %rd3371;
	xor.b64  	%rd3647, %rd3627, %rd3603;
	and.b64  	%rd3648, %rd3647, %rd3646;
	xor.b64  	%rd3649, %rd3648, %rd3627;
	add.s64 	%rd3650, %rd3639, %rd3649;
	add.s64 	%rd3651, %rd3650, %rd3645;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18865,%dummy}, %rd3640;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18866}, %rd3640;
	}
	shf.r.wrap.b32 	%r18867, %r18866, %r18865, 14;
	shf.r.wrap.b32 	%r18868, %r18865, %r18866, 14;
	mov.b64 	%rd3652, {%r18868, %r18867};
	shf.r.wrap.b32 	%r18869, %r18866, %r18865, 18;
	shf.r.wrap.b32 	%r18870, %r18865, %r18866, 18;
	mov.b64 	%rd3653, {%r18870, %r18869};
	xor.b64  	%rd3654, %rd3653, %rd3652;
	shf.l.wrap.b32 	%r18871, %r18865, %r18866, 23;
	shf.l.wrap.b32 	%r18872, %r18866, %r18865, 23;
	mov.b64 	%rd3655, {%r18872, %r18871};
	xor.b64  	%rd3656, %rd3654, %rd3655;
	xor.b64  	%rd3657, %rd3616, %rd3592;
	and.b64  	%rd3658, %rd3640, %rd3657;
	xor.b64  	%rd3659, %rd3658, %rd3592;
	add.s64 	%rd3660, %rd3423, %rd3360;
	add.s64 	%rd3661, %rd3660, %rd21;
	add.s64 	%rd3662, %rd3661, %rd3659;
	add.s64 	%rd3663, %rd3662, %rd3656;
	add.s64 	%rd3664, %rd3663, %rd3371;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18873,%dummy}, %rd3651;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18874}, %rd3651;
	}
	shf.r.wrap.b32 	%r18875, %r18874, %r18873, 28;
	shf.r.wrap.b32 	%r18876, %r18873, %r18874, 28;
	mov.b64 	%rd3665, {%r18876, %r18875};
	shf.l.wrap.b32 	%r18877, %r18873, %r18874, 30;
	shf.l.wrap.b32 	%r18878, %r18874, %r18873, 30;
	mov.b64 	%rd3666, {%r18878, %r18877};
	xor.b64  	%rd3667, %rd3666, %rd3665;
	shf.l.wrap.b32 	%r18879, %r18873, %r18874, 25;
	shf.l.wrap.b32 	%r18880, %r18874, %r18873, 25;
	mov.b64 	%rd3668, {%r18880, %r18879};
	xor.b64  	%rd3669, %rd3667, %rd3668;
	xor.b64  	%rd3670, %rd3651, %rd3603;
	xor.b64  	%rd3671, %rd3651, %rd3627;
	and.b64  	%rd3672, %rd3671, %rd3670;
	xor.b64  	%rd3673, %rd3672, %rd3651;
	add.s64 	%rd3674, %rd3663, %rd3673;
	add.s64 	%rd3675, %rd3674, %rd3669;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18881,%dummy}, %rd3664;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18882}, %rd3664;
	}
	shf.r.wrap.b32 	%r18883, %r18882, %r18881, 14;
	shf.r.wrap.b32 	%r18884, %r18881, %r18882, 14;
	mov.b64 	%rd3676, {%r18884, %r18883};
	shf.r.wrap.b32 	%r18885, %r18882, %r18881, 18;
	shf.r.wrap.b32 	%r18886, %r18881, %r18882, 18;
	mov.b64 	%rd3677, {%r18886, %r18885};
	xor.b64  	%rd3678, %rd3677, %rd3676;
	shf.l.wrap.b32 	%r18887, %r18881, %r18882, 23;
	shf.l.wrap.b32 	%r18888, %r18882, %r18881, 23;
	mov.b64 	%rd3679, {%r18888, %r18887};
	xor.b64  	%rd3680, %rd3678, %rd3679;
	xor.b64  	%rd3681, %rd3640, %rd3616;
	and.b64  	%rd3682, %rd3664, %rd3681;
	xor.b64  	%rd3683, %rd3682, %rd3616;
	add.s64 	%rd3684, %rd3592, %rd3436;
	add.s64 	%rd3685, %rd3684, %rd22;
	add.s64 	%rd3686, %rd3685, %rd3683;
	add.s64 	%rd3687, %rd3686, %rd3680;
	add.s64 	%rd3688, %rd3687, %rd3603;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18889,%dummy}, %rd3675;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18890}, %rd3675;
	}
	shf.r.wrap.b32 	%r18891, %r18890, %r18889, 28;
	shf.r.wrap.b32 	%r18892, %r18889, %r18890, 28;
	mov.b64 	%rd3689, {%r18892, %r18891};
	shf.l.wrap.b32 	%r18893, %r18889, %r18890, 30;
	shf.l.wrap.b32 	%r18894, %r18890, %r18889, 30;
	mov.b64 	%rd3690, {%r18894, %r18893};
	xor.b64  	%rd3691, %rd3690, %rd3689;
	shf.l.wrap.b32 	%r18895, %r18889, %r18890, 25;
	shf.l.wrap.b32 	%r18896, %r18890, %r18889, 25;
	mov.b64 	%rd3692, {%r18896, %r18895};
	xor.b64  	%rd3693, %rd3691, %rd3692;
	xor.b64  	%rd3694, %rd3675, %rd3627;
	xor.b64  	%rd3695, %rd3675, %rd3651;
	and.b64  	%rd3696, %rd3695, %rd3694;
	xor.b64  	%rd3697, %rd3696, %rd3675;
	add.s64 	%rd3698, %rd3687, %rd3697;
	add.s64 	%rd3699, %rd3698, %rd3693;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18897,%dummy}, %rd3688;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18898}, %rd3688;
	}
	shf.r.wrap.b32 	%r18899, %r18898, %r18897, 14;
	shf.r.wrap.b32 	%r18900, %r18897, %r18898, 14;
	mov.b64 	%rd3700, {%r18900, %r18899};
	shf.r.wrap.b32 	%r18901, %r18898, %r18897, 18;
	shf.r.wrap.b32 	%r18902, %r18897, %r18898, 18;
	mov.b64 	%rd3701, {%r18902, %r18901};
	xor.b64  	%rd3702, %rd3701, %rd3700;
	shf.l.wrap.b32 	%r18903, %r18897, %r18898, 23;
	shf.l.wrap.b32 	%r18904, %r18898, %r18897, 23;
	mov.b64 	%rd3703, {%r18904, %r18903};
	xor.b64  	%rd3704, %rd3702, %rd3703;
	xor.b64  	%rd3705, %rd3664, %rd3640;
	and.b64  	%rd3706, %rd3688, %rd3705;
	xor.b64  	%rd3707, %rd3706, %rd3640;
	add.s64 	%rd3708, %rd3616, %rd3449;
	add.s64 	%rd3709, %rd3708, %rd23;
	add.s64 	%rd3710, %rd3709, %rd3707;
	add.s64 	%rd3711, %rd3710, %rd3704;
	add.s64 	%rd3712, %rd3711, %rd3627;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18905,%dummy}, %rd3699;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18906}, %rd3699;
	}
	shf.r.wrap.b32 	%r18907, %r18906, %r18905, 28;
	shf.r.wrap.b32 	%r18908, %r18905, %r18906, 28;
	mov.b64 	%rd3713, {%r18908, %r18907};
	shf.l.wrap.b32 	%r18909, %r18905, %r18906, 30;
	shf.l.wrap.b32 	%r18910, %r18906, %r18905, 30;
	mov.b64 	%rd3714, {%r18910, %r18909};
	xor.b64  	%rd3715, %rd3714, %rd3713;
	shf.l.wrap.b32 	%r18911, %r18905, %r18906, 25;
	shf.l.wrap.b32 	%r18912, %r18906, %r18905, 25;
	mov.b64 	%rd3716, {%r18912, %r18911};
	xor.b64  	%rd3717, %rd3715, %rd3716;
	xor.b64  	%rd3718, %rd3699, %rd3651;
	xor.b64  	%rd3719, %rd3699, %rd3675;
	and.b64  	%rd3720, %rd3719, %rd3718;
	xor.b64  	%rd3721, %rd3720, %rd3699;
	add.s64 	%rd3722, %rd3711, %rd3721;
	add.s64 	%rd3723, %rd3722, %rd3717;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18913,%dummy}, %rd3712;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18914}, %rd3712;
	}
	shf.r.wrap.b32 	%r18915, %r18914, %r18913, 14;
	shf.r.wrap.b32 	%r18916, %r18913, %r18914, 14;
	mov.b64 	%rd3724, {%r18916, %r18915};
	shf.r.wrap.b32 	%r18917, %r18914, %r18913, 18;
	shf.r.wrap.b32 	%r18918, %r18913, %r18914, 18;
	mov.b64 	%rd3725, {%r18918, %r18917};
	xor.b64  	%rd3726, %rd3725, %rd3724;
	shf.l.wrap.b32 	%r18919, %r18913, %r18914, 23;
	shf.l.wrap.b32 	%r18920, %r18914, %r18913, 23;
	mov.b64 	%rd3727, {%r18920, %r18919};
	xor.b64  	%rd3728, %rd3726, %rd3727;
	xor.b64  	%rd3729, %rd3688, %rd3664;
	and.b64  	%rd3730, %rd3712, %rd3729;
	xor.b64  	%rd3731, %rd3730, %rd3664;
	add.s64 	%rd3732, %rd3640, %rd3462;
	add.s64 	%rd3733, %rd3732, %rd24;
	add.s64 	%rd3734, %rd3733, %rd3731;
	add.s64 	%rd3735, %rd3734, %rd3728;
	add.s64 	%rd3736, %rd3735, %rd3651;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18921,%dummy}, %rd3723;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18922}, %rd3723;
	}
	shf.r.wrap.b32 	%r18923, %r18922, %r18921, 28;
	shf.r.wrap.b32 	%r18924, %r18921, %r18922, 28;
	mov.b64 	%rd3737, {%r18924, %r18923};
	shf.l.wrap.b32 	%r18925, %r18921, %r18922, 30;
	shf.l.wrap.b32 	%r18926, %r18922, %r18921, 30;
	mov.b64 	%rd3738, {%r18926, %r18925};
	xor.b64  	%rd3739, %rd3738, %rd3737;
	shf.l.wrap.b32 	%r18927, %r18921, %r18922, 25;
	shf.l.wrap.b32 	%r18928, %r18922, %r18921, 25;
	mov.b64 	%rd3740, {%r18928, %r18927};
	xor.b64  	%rd3741, %rd3739, %rd3740;
	xor.b64  	%rd3742, %rd3723, %rd3675;
	xor.b64  	%rd3743, %rd3723, %rd3699;
	and.b64  	%rd3744, %rd3743, %rd3742;
	xor.b64  	%rd3745, %rd3744, %rd3723;
	add.s64 	%rd3746, %rd3735, %rd3745;
	add.s64 	%rd3747, %rd3746, %rd3741;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18929,%dummy}, %rd3736;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18930}, %rd3736;
	}
	shf.r.wrap.b32 	%r18931, %r18930, %r18929, 14;
	shf.r.wrap.b32 	%r18932, %r18929, %r18930, 14;
	mov.b64 	%rd3748, {%r18932, %r18931};
	shf.r.wrap.b32 	%r18933, %r18930, %r18929, 18;
	shf.r.wrap.b32 	%r18934, %r18929, %r18930, 18;
	mov.b64 	%rd3749, {%r18934, %r18933};
	xor.b64  	%rd3750, %rd3749, %rd3748;
	shf.l.wrap.b32 	%r18935, %r18929, %r18930, 23;
	shf.l.wrap.b32 	%r18936, %r18930, %r18929, 23;
	mov.b64 	%rd3751, {%r18936, %r18935};
	xor.b64  	%rd3752, %rd3750, %rd3751;
	xor.b64  	%rd3753, %rd3712, %rd3688;
	and.b64  	%rd3754, %rd3736, %rd3753;
	xor.b64  	%rd3755, %rd3754, %rd3688;
	add.s64 	%rd3756, %rd3664, %rd3475;
	add.s64 	%rd3757, %rd3756, %rd25;
	add.s64 	%rd3758, %rd3757, %rd3755;
	add.s64 	%rd3759, %rd3758, %rd3752;
	add.s64 	%rd3760, %rd3759, %rd3675;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18937,%dummy}, %rd3747;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18938}, %rd3747;
	}
	shf.r.wrap.b32 	%r18939, %r18938, %r18937, 28;
	shf.r.wrap.b32 	%r18940, %r18937, %r18938, 28;
	mov.b64 	%rd3761, {%r18940, %r18939};
	shf.l.wrap.b32 	%r18941, %r18937, %r18938, 30;
	shf.l.wrap.b32 	%r18942, %r18938, %r18937, 30;
	mov.b64 	%rd3762, {%r18942, %r18941};
	xor.b64  	%rd3763, %rd3762, %rd3761;
	shf.l.wrap.b32 	%r18943, %r18937, %r18938, 25;
	shf.l.wrap.b32 	%r18944, %r18938, %r18937, 25;
	mov.b64 	%rd3764, {%r18944, %r18943};
	xor.b64  	%rd3765, %rd3763, %rd3764;
	xor.b64  	%rd3766, %rd3747, %rd3699;
	xor.b64  	%rd3767, %rd3747, %rd3723;
	and.b64  	%rd3768, %rd3767, %rd3766;
	xor.b64  	%rd3769, %rd3768, %rd3747;
	add.s64 	%rd3770, %rd3759, %rd3769;
	add.s64 	%rd3771, %rd3770, %rd3765;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18945,%dummy}, %rd3760;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18946}, %rd3760;
	}
	shf.r.wrap.b32 	%r18947, %r18946, %r18945, 14;
	shf.r.wrap.b32 	%r18948, %r18945, %r18946, 14;
	mov.b64 	%rd3772, {%r18948, %r18947};
	shf.r.wrap.b32 	%r18949, %r18946, %r18945, 18;
	shf.r.wrap.b32 	%r18950, %r18945, %r18946, 18;
	mov.b64 	%rd3773, {%r18950, %r18949};
	xor.b64  	%rd3774, %rd3773, %rd3772;
	shf.l.wrap.b32 	%r18951, %r18945, %r18946, 23;
	shf.l.wrap.b32 	%r18952, %r18946, %r18945, 23;
	mov.b64 	%rd3775, {%r18952, %r18951};
	xor.b64  	%rd3776, %rd3774, %rd3775;
	xor.b64  	%rd3777, %rd3736, %rd3712;
	and.b64  	%rd3778, %rd3760, %rd3777;
	xor.b64  	%rd3779, %rd3778, %rd3712;
	add.s64 	%rd3780, %rd3688, %rd3488;
	add.s64 	%rd3781, %rd3780, %rd26;
	add.s64 	%rd3782, %rd3781, %rd3779;
	add.s64 	%rd3783, %rd3782, %rd3776;
	add.s64 	%rd3784, %rd3783, %rd3699;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18953,%dummy}, %rd3771;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18954}, %rd3771;
	}
	shf.r.wrap.b32 	%r18955, %r18954, %r18953, 28;
	shf.r.wrap.b32 	%r18956, %r18953, %r18954, 28;
	mov.b64 	%rd3785, {%r18956, %r18955};
	shf.l.wrap.b32 	%r18957, %r18953, %r18954, 30;
	shf.l.wrap.b32 	%r18958, %r18954, %r18953, 30;
	mov.b64 	%rd3786, {%r18958, %r18957};
	xor.b64  	%rd3787, %rd3786, %rd3785;
	shf.l.wrap.b32 	%r18959, %r18953, %r18954, 25;
	shf.l.wrap.b32 	%r18960, %r18954, %r18953, 25;
	mov.b64 	%rd3788, {%r18960, %r18959};
	xor.b64  	%rd3789, %rd3787, %rd3788;
	xor.b64  	%rd3790, %rd3771, %rd3723;
	xor.b64  	%rd3791, %rd3771, %rd3747;
	and.b64  	%rd3792, %rd3791, %rd3790;
	xor.b64  	%rd3793, %rd3792, %rd3771;
	add.s64 	%rd3794, %rd3783, %rd3793;
	add.s64 	%rd3795, %rd3794, %rd3789;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18961,%dummy}, %rd3784;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18962}, %rd3784;
	}
	shf.r.wrap.b32 	%r18963, %r18962, %r18961, 14;
	shf.r.wrap.b32 	%r18964, %r18961, %r18962, 14;
	mov.b64 	%rd3796, {%r18964, %r18963};
	shf.r.wrap.b32 	%r18965, %r18962, %r18961, 18;
	shf.r.wrap.b32 	%r18966, %r18961, %r18962, 18;
	mov.b64 	%rd3797, {%r18966, %r18965};
	xor.b64  	%rd3798, %rd3797, %rd3796;
	shf.l.wrap.b32 	%r18967, %r18961, %r18962, 23;
	shf.l.wrap.b32 	%r18968, %r18962, %r18961, 23;
	mov.b64 	%rd3799, {%r18968, %r18967};
	xor.b64  	%rd3800, %rd3798, %rd3799;
	xor.b64  	%rd3801, %rd3760, %rd3736;
	and.b64  	%rd3802, %rd3784, %rd3801;
	xor.b64  	%rd3803, %rd3802, %rd3736;
	add.s64 	%rd3804, %rd3712, %rd3501;
	add.s64 	%rd3805, %rd3804, %rd27;
	add.s64 	%rd3806, %rd3805, %rd3803;
	add.s64 	%rd3807, %rd3806, %rd3800;
	add.s64 	%rd3808, %rd3807, %rd3723;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18969,%dummy}, %rd3795;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18970}, %rd3795;
	}
	shf.r.wrap.b32 	%r18971, %r18970, %r18969, 28;
	shf.r.wrap.b32 	%r18972, %r18969, %r18970, 28;
	mov.b64 	%rd3809, {%r18972, %r18971};
	shf.l.wrap.b32 	%r18973, %r18969, %r18970, 30;
	shf.l.wrap.b32 	%r18974, %r18970, %r18969, 30;
	mov.b64 	%rd3810, {%r18974, %r18973};
	xor.b64  	%rd3811, %rd3810, %rd3809;
	shf.l.wrap.b32 	%r18975, %r18969, %r18970, 25;
	shf.l.wrap.b32 	%r18976, %r18970, %r18969, 25;
	mov.b64 	%rd3812, {%r18976, %r18975};
	xor.b64  	%rd3813, %rd3811, %rd3812;
	xor.b64  	%rd3814, %rd3795, %rd3747;
	xor.b64  	%rd3815, %rd3795, %rd3771;
	and.b64  	%rd3816, %rd3815, %rd3814;
	xor.b64  	%rd3817, %rd3816, %rd3795;
	add.s64 	%rd3818, %rd3807, %rd3817;
	add.s64 	%rd3819, %rd3818, %rd3813;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18977,%dummy}, %rd3808;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18978}, %rd3808;
	}
	shf.r.wrap.b32 	%r18979, %r18978, %r18977, 14;
	shf.r.wrap.b32 	%r18980, %r18977, %r18978, 14;
	mov.b64 	%rd3820, {%r18980, %r18979};
	shf.r.wrap.b32 	%r18981, %r18978, %r18977, 18;
	shf.r.wrap.b32 	%r18982, %r18977, %r18978, 18;
	mov.b64 	%rd3821, {%r18982, %r18981};
	xor.b64  	%rd3822, %rd3821, %rd3820;
	shf.l.wrap.b32 	%r18983, %r18977, %r18978, 23;
	shf.l.wrap.b32 	%r18984, %r18978, %r18977, 23;
	mov.b64 	%rd3823, {%r18984, %r18983};
	xor.b64  	%rd3824, %rd3822, %rd3823;
	xor.b64  	%rd3825, %rd3784, %rd3760;
	and.b64  	%rd3826, %rd3808, %rd3825;
	xor.b64  	%rd3827, %rd3826, %rd3760;
	add.s64 	%rd3828, %rd3736, %rd3514;
	add.s64 	%rd3829, %rd3828, %rd28;
	add.s64 	%rd3830, %rd3829, %rd3827;
	add.s64 	%rd3831, %rd3830, %rd3824;
	add.s64 	%rd3832, %rd3831, %rd3747;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18985,%dummy}, %rd3819;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18986}, %rd3819;
	}
	shf.r.wrap.b32 	%r18987, %r18986, %r18985, 28;
	shf.r.wrap.b32 	%r18988, %r18985, %r18986, 28;
	mov.b64 	%rd3833, {%r18988, %r18987};
	shf.l.wrap.b32 	%r18989, %r18985, %r18986, 30;
	shf.l.wrap.b32 	%r18990, %r18986, %r18985, 30;
	mov.b64 	%rd3834, {%r18990, %r18989};
	xor.b64  	%rd3835, %rd3834, %rd3833;
	shf.l.wrap.b32 	%r18991, %r18985, %r18986, 25;
	shf.l.wrap.b32 	%r18992, %r18986, %r18985, 25;
	mov.b64 	%rd3836, {%r18992, %r18991};
	xor.b64  	%rd3837, %rd3835, %rd3836;
	xor.b64  	%rd3838, %rd3819, %rd3771;
	xor.b64  	%rd3839, %rd3819, %rd3795;
	and.b64  	%rd3840, %rd3839, %rd3838;
	xor.b64  	%rd3841, %rd3840, %rd3819;
	add.s64 	%rd3842, %rd3831, %rd3841;
	add.s64 	%rd3843, %rd3842, %rd3837;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r18993,%dummy}, %rd3832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r18994}, %rd3832;
	}
	shf.r.wrap.b32 	%r18995, %r18994, %r18993, 14;
	shf.r.wrap.b32 	%r18996, %r18993, %r18994, 14;
	mov.b64 	%rd3844, {%r18996, %r18995};
	shf.r.wrap.b32 	%r18997, %r18994, %r18993, 18;
	shf.r.wrap.b32 	%r18998, %r18993, %r18994, 18;
	mov.b64 	%rd3845, {%r18998, %r18997};
	xor.b64  	%rd3846, %rd3845, %rd3844;
	shf.l.wrap.b32 	%r18999, %r18993, %r18994, 23;
	shf.l.wrap.b32 	%r19000, %r18994, %r18993, 23;
	mov.b64 	%rd3847, {%r19000, %r18999};
	xor.b64  	%rd3848, %rd3846, %rd3847;
	xor.b64  	%rd3849, %rd3808, %rd3784;
	and.b64  	%rd3850, %rd3832, %rd3849;
	xor.b64  	%rd3851, %rd3850, %rd3784;
	add.s64 	%rd3852, %rd3760, %rd3527;
	add.s64 	%rd3853, %rd3852, %rd29;
	add.s64 	%rd3854, %rd3853, %rd3851;
	add.s64 	%rd3855, %rd3854, %rd3848;
	add.s64 	%rd3856, %rd3855, %rd3771;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19001,%dummy}, %rd3843;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19002}, %rd3843;
	}
	shf.r.wrap.b32 	%r19003, %r19002, %r19001, 28;
	shf.r.wrap.b32 	%r19004, %r19001, %r19002, 28;
	mov.b64 	%rd3857, {%r19004, %r19003};
	shf.l.wrap.b32 	%r19005, %r19001, %r19002, 30;
	shf.l.wrap.b32 	%r19006, %r19002, %r19001, 30;
	mov.b64 	%rd3858, {%r19006, %r19005};
	xor.b64  	%rd3859, %rd3858, %rd3857;
	shf.l.wrap.b32 	%r19007, %r19001, %r19002, 25;
	shf.l.wrap.b32 	%r19008, %r19002, %r19001, 25;
	mov.b64 	%rd3860, {%r19008, %r19007};
	xor.b64  	%rd3861, %rd3859, %rd3860;
	xor.b64  	%rd3862, %rd3843, %rd3795;
	xor.b64  	%rd3863, %rd3843, %rd3819;
	and.b64  	%rd3864, %rd3863, %rd3862;
	xor.b64  	%rd3865, %rd3864, %rd3843;
	add.s64 	%rd3866, %rd3855, %rd3865;
	add.s64 	%rd3867, %rd3866, %rd3861;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19009,%dummy}, %rd3856;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19010}, %rd3856;
	}
	shf.r.wrap.b32 	%r19011, %r19010, %r19009, 14;
	shf.r.wrap.b32 	%r19012, %r19009, %r19010, 14;
	mov.b64 	%rd3868, {%r19012, %r19011};
	shf.r.wrap.b32 	%r19013, %r19010, %r19009, 18;
	shf.r.wrap.b32 	%r19014, %r19009, %r19010, 18;
	mov.b64 	%rd3869, {%r19014, %r19013};
	xor.b64  	%rd3870, %rd3869, %rd3868;
	shf.l.wrap.b32 	%r19015, %r19009, %r19010, 23;
	shf.l.wrap.b32 	%r19016, %r19010, %r19009, 23;
	mov.b64 	%rd3871, {%r19016, %r19015};
	xor.b64  	%rd3872, %rd3870, %rd3871;
	xor.b64  	%rd3873, %rd3832, %rd3808;
	and.b64  	%rd3874, %rd3856, %rd3873;
	xor.b64  	%rd3875, %rd3874, %rd3808;
	add.s64 	%rd3876, %rd3784, %rd3540;
	add.s64 	%rd3877, %rd3876, %rd30;
	add.s64 	%rd3878, %rd3877, %rd3875;
	add.s64 	%rd3879, %rd3878, %rd3872;
	add.s64 	%rd3880, %rd3879, %rd3795;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19017,%dummy}, %rd3867;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19018}, %rd3867;
	}
	shf.r.wrap.b32 	%r19019, %r19018, %r19017, 28;
	shf.r.wrap.b32 	%r19020, %r19017, %r19018, 28;
	mov.b64 	%rd3881, {%r19020, %r19019};
	shf.l.wrap.b32 	%r19021, %r19017, %r19018, 30;
	shf.l.wrap.b32 	%r19022, %r19018, %r19017, 30;
	mov.b64 	%rd3882, {%r19022, %r19021};
	xor.b64  	%rd3883, %rd3882, %rd3881;
	shf.l.wrap.b32 	%r19023, %r19017, %r19018, 25;
	shf.l.wrap.b32 	%r19024, %r19018, %r19017, 25;
	mov.b64 	%rd3884, {%r19024, %r19023};
	xor.b64  	%rd3885, %rd3883, %rd3884;
	xor.b64  	%rd3886, %rd3867, %rd3819;
	xor.b64  	%rd3887, %rd3867, %rd3843;
	and.b64  	%rd3888, %rd3887, %rd3886;
	xor.b64  	%rd3889, %rd3888, %rd3867;
	add.s64 	%rd3890, %rd3879, %rd3889;
	add.s64 	%rd3891, %rd3890, %rd3885;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19025,%dummy}, %rd3880;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19026}, %rd3880;
	}
	shf.r.wrap.b32 	%r19027, %r19026, %r19025, 14;
	shf.r.wrap.b32 	%r19028, %r19025, %r19026, 14;
	mov.b64 	%rd3892, {%r19028, %r19027};
	shf.r.wrap.b32 	%r19029, %r19026, %r19025, 18;
	shf.r.wrap.b32 	%r19030, %r19025, %r19026, 18;
	mov.b64 	%rd3893, {%r19030, %r19029};
	xor.b64  	%rd3894, %rd3893, %rd3892;
	shf.l.wrap.b32 	%r19031, %r19025, %r19026, 23;
	shf.l.wrap.b32 	%r19032, %r19026, %r19025, 23;
	mov.b64 	%rd3895, {%r19032, %r19031};
	xor.b64  	%rd3896, %rd3894, %rd3895;
	xor.b64  	%rd3897, %rd3856, %rd3832;
	and.b64  	%rd3898, %rd3880, %rd3897;
	xor.b64  	%rd3899, %rd3898, %rd3832;
	add.s64 	%rd3900, %rd3808, %rd3553;
	add.s64 	%rd3901, %rd3900, %rd31;
	add.s64 	%rd3902, %rd3901, %rd3899;
	add.s64 	%rd3903, %rd3902, %rd3896;
	add.s64 	%rd3904, %rd3903, %rd3819;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19033,%dummy}, %rd3891;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19034}, %rd3891;
	}
	shf.r.wrap.b32 	%r19035, %r19034, %r19033, 28;
	shf.r.wrap.b32 	%r19036, %r19033, %r19034, 28;
	mov.b64 	%rd3905, {%r19036, %r19035};
	shf.l.wrap.b32 	%r19037, %r19033, %r19034, 30;
	shf.l.wrap.b32 	%r19038, %r19034, %r19033, 30;
	mov.b64 	%rd3906, {%r19038, %r19037};
	xor.b64  	%rd3907, %rd3906, %rd3905;
	shf.l.wrap.b32 	%r19039, %r19033, %r19034, 25;
	shf.l.wrap.b32 	%r19040, %r19034, %r19033, 25;
	mov.b64 	%rd3908, {%r19040, %r19039};
	xor.b64  	%rd3909, %rd3907, %rd3908;
	xor.b64  	%rd3910, %rd3891, %rd3843;
	xor.b64  	%rd3911, %rd3891, %rd3867;
	and.b64  	%rd3912, %rd3911, %rd3910;
	xor.b64  	%rd3913, %rd3912, %rd3891;
	add.s64 	%rd3914, %rd3903, %rd3913;
	add.s64 	%rd3915, %rd3914, %rd3909;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19041,%dummy}, %rd3904;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19042}, %rd3904;
	}
	shf.r.wrap.b32 	%r19043, %r19042, %r19041, 14;
	shf.r.wrap.b32 	%r19044, %r19041, %r19042, 14;
	mov.b64 	%rd3916, {%r19044, %r19043};
	shf.r.wrap.b32 	%r19045, %r19042, %r19041, 18;
	shf.r.wrap.b32 	%r19046, %r19041, %r19042, 18;
	mov.b64 	%rd3917, {%r19046, %r19045};
	xor.b64  	%rd3918, %rd3917, %rd3916;
	shf.l.wrap.b32 	%r19047, %r19041, %r19042, 23;
	shf.l.wrap.b32 	%r19048, %r19042, %r19041, 23;
	mov.b64 	%rd3919, {%r19048, %r19047};
	xor.b64  	%rd3920, %rd3918, %rd3919;
	xor.b64  	%rd3921, %rd3880, %rd3856;
	and.b64  	%rd3922, %rd3904, %rd3921;
	xor.b64  	%rd3923, %rd3922, %rd3856;
	add.s64 	%rd3924, %rd3832, %rd3566;
	add.s64 	%rd3925, %rd3924, %rd32;
	add.s64 	%rd3926, %rd3925, %rd3923;
	add.s64 	%rd3927, %rd3926, %rd3920;
	add.s64 	%rd3928, %rd3927, %rd3843;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19049,%dummy}, %rd3915;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19050}, %rd3915;
	}
	shf.r.wrap.b32 	%r19051, %r19050, %r19049, 28;
	shf.r.wrap.b32 	%r19052, %r19049, %r19050, 28;
	mov.b64 	%rd3929, {%r19052, %r19051};
	shf.l.wrap.b32 	%r19053, %r19049, %r19050, 30;
	shf.l.wrap.b32 	%r19054, %r19050, %r19049, 30;
	mov.b64 	%rd3930, {%r19054, %r19053};
	xor.b64  	%rd3931, %rd3930, %rd3929;
	shf.l.wrap.b32 	%r19055, %r19049, %r19050, 25;
	shf.l.wrap.b32 	%r19056, %r19050, %r19049, 25;
	mov.b64 	%rd3932, {%r19056, %r19055};
	xor.b64  	%rd3933, %rd3931, %rd3932;
	xor.b64  	%rd3934, %rd3915, %rd3867;
	xor.b64  	%rd3935, %rd3915, %rd3891;
	and.b64  	%rd3936, %rd3935, %rd3934;
	xor.b64  	%rd3937, %rd3936, %rd3915;
	add.s64 	%rd3938, %rd3927, %rd3937;
	add.s64 	%rd3939, %rd3938, %rd3933;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19057,%dummy}, %rd3928;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19058}, %rd3928;
	}
	shf.r.wrap.b32 	%r19059, %r19058, %r19057, 14;
	shf.r.wrap.b32 	%r19060, %r19057, %r19058, 14;
	mov.b64 	%rd3940, {%r19060, %r19059};
	shf.r.wrap.b32 	%r19061, %r19058, %r19057, 18;
	shf.r.wrap.b32 	%r19062, %r19057, %r19058, 18;
	mov.b64 	%rd3941, {%r19062, %r19061};
	xor.b64  	%rd3942, %rd3941, %rd3940;
	shf.l.wrap.b32 	%r19063, %r19057, %r19058, 23;
	shf.l.wrap.b32 	%r19064, %r19058, %r19057, 23;
	mov.b64 	%rd3943, {%r19064, %r19063};
	xor.b64  	%rd3944, %rd3942, %rd3943;
	xor.b64  	%rd3945, %rd3904, %rd3880;
	and.b64  	%rd3946, %rd3928, %rd3945;
	xor.b64  	%rd3947, %rd3946, %rd3880;
	add.s64 	%rd3948, %rd3856, %rd3579;
	add.s64 	%rd3949, %rd3948, %rd33;
	add.s64 	%rd3950, %rd3949, %rd3947;
	add.s64 	%rd3951, %rd3950, %rd3944;
	add.s64 	%rd3952, %rd3951, %rd3867;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19065,%dummy}, %rd3939;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19066}, %rd3939;
	}
	shf.r.wrap.b32 	%r19067, %r19066, %r19065, 28;
	shf.r.wrap.b32 	%r19068, %r19065, %r19066, 28;
	mov.b64 	%rd3953, {%r19068, %r19067};
	shf.l.wrap.b32 	%r19069, %r19065, %r19066, 30;
	shf.l.wrap.b32 	%r19070, %r19066, %r19065, 30;
	mov.b64 	%rd3954, {%r19070, %r19069};
	xor.b64  	%rd3955, %rd3954, %rd3953;
	shf.l.wrap.b32 	%r19071, %r19065, %r19066, 25;
	shf.l.wrap.b32 	%r19072, %r19066, %r19065, 25;
	mov.b64 	%rd3956, {%r19072, %r19071};
	xor.b64  	%rd3957, %rd3955, %rd3956;
	xor.b64  	%rd3958, %rd3939, %rd3891;
	xor.b64  	%rd3959, %rd3939, %rd3915;
	and.b64  	%rd3960, %rd3959, %rd3958;
	xor.b64  	%rd3961, %rd3960, %rd3939;
	add.s64 	%rd3962, %rd3951, %rd3961;
	add.s64 	%rd3963, %rd3962, %rd3957;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19073,%dummy}, %rd3566;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19074}, %rd3566;
	}
	shf.r.wrap.b32 	%r19075, %r19074, %r19073, 19;
	shf.r.wrap.b32 	%r19076, %r19073, %r19074, 19;
	mov.b64 	%rd3964, {%r19076, %r19075};
	shf.l.wrap.b32 	%r19077, %r19073, %r19074, 3;
	shf.l.wrap.b32 	%r19078, %r19074, %r19073, 3;
	mov.b64 	%rd3965, {%r19078, %r19077};
	shr.u64 	%rd3966, %rd3566, 6;
	xor.b64  	%rd3967, %rd3964, %rd3966;
	xor.b64  	%rd3968, %rd3967, %rd3965;
	shf.r.wrap.b32 	%r19079, %r18668, %r18667, 1;
	shf.r.wrap.b32 	%r19080, %r18667, %r18668, 1;
	mov.b64 	%rd3969, {%r19080, %r19079};
	shf.r.wrap.b32 	%r19081, %r18668, %r18667, 8;
	shf.r.wrap.b32 	%r19082, %r18667, %r18668, 8;
	mov.b64 	%rd3970, {%r19082, %r19081};
	shr.u64 	%rd3971, %rd3397, 7;
	xor.b64  	%rd3972, %rd3969, %rd3971;
	xor.b64  	%rd3973, %rd3972, %rd3970;
	add.s64 	%rd3974, %rd3501, %rd3384;
	add.s64 	%rd3975, %rd3974, %rd3968;
	add.s64 	%rd3976, %rd3975, %rd3973;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19083,%dummy}, %rd3579;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19084}, %rd3579;
	}
	shf.r.wrap.b32 	%r19085, %r19084, %r19083, 19;
	shf.r.wrap.b32 	%r19086, %r19083, %r19084, 19;
	mov.b64 	%rd3977, {%r19086, %r19085};
	shf.l.wrap.b32 	%r19087, %r19083, %r19084, 3;
	shf.l.wrap.b32 	%r19088, %r19084, %r19083, 3;
	mov.b64 	%rd3978, {%r19088, %r19087};
	shr.u64 	%rd3979, %rd3579, 6;
	xor.b64  	%rd3980, %rd3977, %rd3979;
	xor.b64  	%rd3981, %rd3980, %rd3978;
	shf.r.wrap.b32 	%r19089, %r18680, %r18679, 1;
	shf.r.wrap.b32 	%r19090, %r18679, %r18680, 1;
	mov.b64 	%rd3982, {%r19090, %r19089};
	shf.r.wrap.b32 	%r19091, %r18680, %r18679, 8;
	shf.r.wrap.b32 	%r19092, %r18679, %r18680, 8;
	mov.b64 	%rd3983, {%r19092, %r19091};
	shr.u64 	%rd3984, %rd3410, 7;
	xor.b64  	%rd3985, %rd3982, %rd3984;
	xor.b64  	%rd3986, %rd3985, %rd3983;
	add.s64 	%rd3987, %rd3514, %rd3397;
	add.s64 	%rd3988, %rd3987, %rd3981;
	add.s64 	%rd3989, %rd3988, %rd3986;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19093,%dummy}, %rd3976;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19094}, %rd3976;
	}
	shf.r.wrap.b32 	%r19095, %r19094, %r19093, 19;
	shf.r.wrap.b32 	%r19096, %r19093, %r19094, 19;
	mov.b64 	%rd3990, {%r19096, %r19095};
	shf.l.wrap.b32 	%r19097, %r19093, %r19094, 3;
	shf.l.wrap.b32 	%r19098, %r19094, %r19093, 3;
	mov.b64 	%rd3991, {%r19098, %r19097};
	shr.u64 	%rd3992, %rd3976, 6;
	xor.b64  	%rd3993, %rd3990, %rd3992;
	xor.b64  	%rd3994, %rd3993, %rd3991;
	shf.r.wrap.b32 	%r19099, %r18692, %r18691, 1;
	shf.r.wrap.b32 	%r19100, %r18691, %r18692, 1;
	mov.b64 	%rd3995, {%r19100, %r19099};
	shf.r.wrap.b32 	%r19101, %r18692, %r18691, 8;
	shf.r.wrap.b32 	%r19102, %r18691, %r18692, 8;
	mov.b64 	%rd3996, {%r19102, %r19101};
	shr.u64 	%rd3997, %rd3423, 7;
	xor.b64  	%rd3998, %rd3995, %rd3997;
	xor.b64  	%rd3999, %rd3998, %rd3996;
	add.s64 	%rd4000, %rd3527, %rd3410;
	add.s64 	%rd4001, %rd4000, %rd3994;
	add.s64 	%rd4002, %rd4001, %rd3999;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19103,%dummy}, %rd3989;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19104}, %rd3989;
	}
	shf.r.wrap.b32 	%r19105, %r19104, %r19103, 19;
	shf.r.wrap.b32 	%r19106, %r19103, %r19104, 19;
	mov.b64 	%rd4003, {%r19106, %r19105};
	shf.l.wrap.b32 	%r19107, %r19103, %r19104, 3;
	shf.l.wrap.b32 	%r19108, %r19104, %r19103, 3;
	mov.b64 	%rd4004, {%r19108, %r19107};
	shr.u64 	%rd4005, %rd3989, 6;
	xor.b64  	%rd4006, %rd4003, %rd4005;
	xor.b64  	%rd4007, %rd4006, %rd4004;
	shf.r.wrap.b32 	%r19109, %r18704, %r18703, 1;
	shf.r.wrap.b32 	%r19110, %r18703, %r18704, 1;
	mov.b64 	%rd4008, {%r19110, %r19109};
	shf.r.wrap.b32 	%r19111, %r18704, %r18703, 8;
	shf.r.wrap.b32 	%r19112, %r18703, %r18704, 8;
	mov.b64 	%rd4009, {%r19112, %r19111};
	shr.u64 	%rd4010, %rd3436, 7;
	xor.b64  	%rd4011, %rd4008, %rd4010;
	xor.b64  	%rd4012, %rd4011, %rd4009;
	add.s64 	%rd4013, %rd3540, %rd3423;
	add.s64 	%rd4014, %rd4013, %rd4007;
	add.s64 	%rd4015, %rd4014, %rd4012;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19113,%dummy}, %rd4002;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19114}, %rd4002;
	}
	shf.r.wrap.b32 	%r19115, %r19114, %r19113, 19;
	shf.r.wrap.b32 	%r19116, %r19113, %r19114, 19;
	mov.b64 	%rd4016, {%r19116, %r19115};
	shf.l.wrap.b32 	%r19117, %r19113, %r19114, 3;
	shf.l.wrap.b32 	%r19118, %r19114, %r19113, 3;
	mov.b64 	%rd4017, {%r19118, %r19117};
	shr.u64 	%rd4018, %rd4002, 6;
	xor.b64  	%rd4019, %rd4016, %rd4018;
	xor.b64  	%rd4020, %rd4019, %rd4017;
	shf.r.wrap.b32 	%r19119, %r18716, %r18715, 1;
	shf.r.wrap.b32 	%r19120, %r18715, %r18716, 1;
	mov.b64 	%rd4021, {%r19120, %r19119};
	shf.r.wrap.b32 	%r19121, %r18716, %r18715, 8;
	shf.r.wrap.b32 	%r19122, %r18715, %r18716, 8;
	mov.b64 	%rd4022, {%r19122, %r19121};
	shr.u64 	%rd4023, %rd3449, 7;
	xor.b64  	%rd4024, %rd4021, %rd4023;
	xor.b64  	%rd4025, %rd4024, %rd4022;
	add.s64 	%rd4026, %rd3553, %rd3436;
	add.s64 	%rd4027, %rd4026, %rd4020;
	add.s64 	%rd4028, %rd4027, %rd4025;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19123,%dummy}, %rd4015;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19124}, %rd4015;
	}
	shf.r.wrap.b32 	%r19125, %r19124, %r19123, 19;
	shf.r.wrap.b32 	%r19126, %r19123, %r19124, 19;
	mov.b64 	%rd4029, {%r19126, %r19125};
	shf.l.wrap.b32 	%r19127, %r19123, %r19124, 3;
	shf.l.wrap.b32 	%r19128, %r19124, %r19123, 3;
	mov.b64 	%rd4030, {%r19128, %r19127};
	shr.u64 	%rd4031, %rd4015, 6;
	xor.b64  	%rd4032, %rd4029, %rd4031;
	xor.b64  	%rd4033, %rd4032, %rd4030;
	shf.r.wrap.b32 	%r19129, %r18728, %r18727, 1;
	shf.r.wrap.b32 	%r19130, %r18727, %r18728, 1;
	mov.b64 	%rd4034, {%r19130, %r19129};
	shf.r.wrap.b32 	%r19131, %r18728, %r18727, 8;
	shf.r.wrap.b32 	%r19132, %r18727, %r18728, 8;
	mov.b64 	%rd4035, {%r19132, %r19131};
	shr.u64 	%rd4036, %rd3462, 7;
	xor.b64  	%rd4037, %rd4034, %rd4036;
	xor.b64  	%rd4038, %rd4037, %rd4035;
	add.s64 	%rd4039, %rd3566, %rd3449;
	add.s64 	%rd4040, %rd4039, %rd4033;
	add.s64 	%rd4041, %rd4040, %rd4038;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19133,%dummy}, %rd4028;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19134}, %rd4028;
	}
	shf.r.wrap.b32 	%r19135, %r19134, %r19133, 19;
	shf.r.wrap.b32 	%r19136, %r19133, %r19134, 19;
	mov.b64 	%rd4042, {%r19136, %r19135};
	shf.l.wrap.b32 	%r19137, %r19133, %r19134, 3;
	shf.l.wrap.b32 	%r19138, %r19134, %r19133, 3;
	mov.b64 	%rd4043, {%r19138, %r19137};
	shr.u64 	%rd4044, %rd4028, 6;
	xor.b64  	%rd4045, %rd4042, %rd4044;
	xor.b64  	%rd4046, %rd4045, %rd4043;
	shf.r.wrap.b32 	%r19139, %r18740, %r18739, 1;
	shf.r.wrap.b32 	%r19140, %r18739, %r18740, 1;
	mov.b64 	%rd4047, {%r19140, %r19139};
	shf.r.wrap.b32 	%r19141, %r18740, %r18739, 8;
	shf.r.wrap.b32 	%r19142, %r18739, %r18740, 8;
	mov.b64 	%rd4048, {%r19142, %r19141};
	shr.u64 	%rd4049, %rd3475, 7;
	xor.b64  	%rd4050, %rd4047, %rd4049;
	xor.b64  	%rd4051, %rd4050, %rd4048;
	add.s64 	%rd4052, %rd3579, %rd3462;
	add.s64 	%rd4053, %rd4052, %rd4046;
	add.s64 	%rd4054, %rd4053, %rd4051;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19143,%dummy}, %rd4041;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19144}, %rd4041;
	}
	shf.r.wrap.b32 	%r19145, %r19144, %r19143, 19;
	shf.r.wrap.b32 	%r19146, %r19143, %r19144, 19;
	mov.b64 	%rd4055, {%r19146, %r19145};
	shf.l.wrap.b32 	%r19147, %r19143, %r19144, 3;
	shf.l.wrap.b32 	%r19148, %r19144, %r19143, 3;
	mov.b64 	%rd4056, {%r19148, %r19147};
	shr.u64 	%rd4057, %rd4041, 6;
	xor.b64  	%rd4058, %rd4055, %rd4057;
	xor.b64  	%rd4059, %rd4058, %rd4056;
	shf.r.wrap.b32 	%r19149, %r18752, %r18751, 1;
	shf.r.wrap.b32 	%r19150, %r18751, %r18752, 1;
	mov.b64 	%rd4060, {%r19150, %r19149};
	shf.r.wrap.b32 	%r19151, %r18752, %r18751, 8;
	shf.r.wrap.b32 	%r19152, %r18751, %r18752, 8;
	mov.b64 	%rd4061, {%r19152, %r19151};
	shr.u64 	%rd4062, %rd3488, 7;
	xor.b64  	%rd4063, %rd4060, %rd4062;
	xor.b64  	%rd4064, %rd4063, %rd4061;
	add.s64 	%rd4065, %rd3976, %rd3475;
	add.s64 	%rd4066, %rd4065, %rd4059;
	add.s64 	%rd4067, %rd4066, %rd4064;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19153,%dummy}, %rd4054;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19154}, %rd4054;
	}
	shf.r.wrap.b32 	%r19155, %r19154, %r19153, 19;
	shf.r.wrap.b32 	%r19156, %r19153, %r19154, 19;
	mov.b64 	%rd4068, {%r19156, %r19155};
	shf.l.wrap.b32 	%r19157, %r19153, %r19154, 3;
	shf.l.wrap.b32 	%r19158, %r19154, %r19153, 3;
	mov.b64 	%rd4069, {%r19158, %r19157};
	shr.u64 	%rd4070, %rd4054, 6;
	xor.b64  	%rd4071, %rd4068, %rd4070;
	xor.b64  	%rd4072, %rd4071, %rd4069;
	shf.r.wrap.b32 	%r19159, %r18764, %r18763, 1;
	shf.r.wrap.b32 	%r19160, %r18763, %r18764, 1;
	mov.b64 	%rd4073, {%r19160, %r19159};
	shf.r.wrap.b32 	%r19161, %r18764, %r18763, 8;
	shf.r.wrap.b32 	%r19162, %r18763, %r18764, 8;
	mov.b64 	%rd4074, {%r19162, %r19161};
	shr.u64 	%rd4075, %rd3501, 7;
	xor.b64  	%rd4076, %rd4073, %rd4075;
	xor.b64  	%rd4077, %rd4076, %rd4074;
	add.s64 	%rd4078, %rd3989, %rd3488;
	add.s64 	%rd4079, %rd4078, %rd4072;
	add.s64 	%rd4080, %rd4079, %rd4077;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19163,%dummy}, %rd4067;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19164}, %rd4067;
	}
	shf.r.wrap.b32 	%r19165, %r19164, %r19163, 19;
	shf.r.wrap.b32 	%r19166, %r19163, %r19164, 19;
	mov.b64 	%rd4081, {%r19166, %r19165};
	shf.l.wrap.b32 	%r19167, %r19163, %r19164, 3;
	shf.l.wrap.b32 	%r19168, %r19164, %r19163, 3;
	mov.b64 	%rd4082, {%r19168, %r19167};
	shr.u64 	%rd4083, %rd4067, 6;
	xor.b64  	%rd4084, %rd4081, %rd4083;
	xor.b64  	%rd4085, %rd4084, %rd4082;
	shf.r.wrap.b32 	%r19169, %r18776, %r18775, 1;
	shf.r.wrap.b32 	%r19170, %r18775, %r18776, 1;
	mov.b64 	%rd4086, {%r19170, %r19169};
	shf.r.wrap.b32 	%r19171, %r18776, %r18775, 8;
	shf.r.wrap.b32 	%r19172, %r18775, %r18776, 8;
	mov.b64 	%rd4087, {%r19172, %r19171};
	shr.u64 	%rd4088, %rd3514, 7;
	xor.b64  	%rd4089, %rd4086, %rd4088;
	xor.b64  	%rd4090, %rd4089, %rd4087;
	add.s64 	%rd4091, %rd4002, %rd3501;
	add.s64 	%rd4092, %rd4091, %rd4085;
	add.s64 	%rd4093, %rd4092, %rd4090;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19173,%dummy}, %rd4080;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19174}, %rd4080;
	}
	shf.r.wrap.b32 	%r19175, %r19174, %r19173, 19;
	shf.r.wrap.b32 	%r19176, %r19173, %r19174, 19;
	mov.b64 	%rd4094, {%r19176, %r19175};
	shf.l.wrap.b32 	%r19177, %r19173, %r19174, 3;
	shf.l.wrap.b32 	%r19178, %r19174, %r19173, 3;
	mov.b64 	%rd4095, {%r19178, %r19177};
	shr.u64 	%rd4096, %rd4080, 6;
	xor.b64  	%rd4097, %rd4094, %rd4096;
	xor.b64  	%rd4098, %rd4097, %rd4095;
	shf.r.wrap.b32 	%r19179, %r18788, %r18787, 1;
	shf.r.wrap.b32 	%r19180, %r18787, %r18788, 1;
	mov.b64 	%rd4099, {%r19180, %r19179};
	shf.r.wrap.b32 	%r19181, %r18788, %r18787, 8;
	shf.r.wrap.b32 	%r19182, %r18787, %r18788, 8;
	mov.b64 	%rd4100, {%r19182, %r19181};
	shr.u64 	%rd4101, %rd3527, 7;
	xor.b64  	%rd4102, %rd4099, %rd4101;
	xor.b64  	%rd4103, %rd4102, %rd4100;
	add.s64 	%rd4104, %rd4015, %rd3514;
	add.s64 	%rd4105, %rd4104, %rd4098;
	add.s64 	%rd4106, %rd4105, %rd4103;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19183,%dummy}, %rd4093;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19184}, %rd4093;
	}
	shf.r.wrap.b32 	%r19185, %r19184, %r19183, 19;
	shf.r.wrap.b32 	%r19186, %r19183, %r19184, 19;
	mov.b64 	%rd4107, {%r19186, %r19185};
	shf.l.wrap.b32 	%r19187, %r19183, %r19184, 3;
	shf.l.wrap.b32 	%r19188, %r19184, %r19183, 3;
	mov.b64 	%rd4108, {%r19188, %r19187};
	shr.u64 	%rd4109, %rd4093, 6;
	xor.b64  	%rd4110, %rd4107, %rd4109;
	xor.b64  	%rd4111, %rd4110, %rd4108;
	shf.r.wrap.b32 	%r19189, %r18798, %r18797, 1;
	shf.r.wrap.b32 	%r19190, %r18797, %r18798, 1;
	mov.b64 	%rd4112, {%r19190, %r19189};
	shf.r.wrap.b32 	%r19191, %r18798, %r18797, 8;
	shf.r.wrap.b32 	%r19192, %r18797, %r18798, 8;
	mov.b64 	%rd4113, {%r19192, %r19191};
	shr.u64 	%rd4114, %rd3540, 7;
	xor.b64  	%rd4115, %rd4112, %rd4114;
	xor.b64  	%rd4116, %rd4115, %rd4113;
	add.s64 	%rd4117, %rd4028, %rd3527;
	add.s64 	%rd4118, %rd4117, %rd4111;
	add.s64 	%rd4119, %rd4118, %rd4116;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19193,%dummy}, %rd4106;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19194}, %rd4106;
	}
	shf.r.wrap.b32 	%r19195, %r19194, %r19193, 19;
	shf.r.wrap.b32 	%r19196, %r19193, %r19194, 19;
	mov.b64 	%rd4120, {%r19196, %r19195};
	shf.l.wrap.b32 	%r19197, %r19193, %r19194, 3;
	shf.l.wrap.b32 	%r19198, %r19194, %r19193, 3;
	mov.b64 	%rd4121, {%r19198, %r19197};
	shr.u64 	%rd4122, %rd4106, 6;
	xor.b64  	%rd4123, %rd4120, %rd4122;
	xor.b64  	%rd4124, %rd4123, %rd4121;
	shf.r.wrap.b32 	%r19199, %r18808, %r18807, 1;
	shf.r.wrap.b32 	%r19200, %r18807, %r18808, 1;
	mov.b64 	%rd4125, {%r19200, %r19199};
	shf.r.wrap.b32 	%r19201, %r18808, %r18807, 8;
	shf.r.wrap.b32 	%r19202, %r18807, %r18808, 8;
	mov.b64 	%rd4126, {%r19202, %r19201};
	shr.u64 	%rd4127, %rd3553, 7;
	xor.b64  	%rd4128, %rd4125, %rd4127;
	xor.b64  	%rd4129, %rd4128, %rd4126;
	add.s64 	%rd4130, %rd4041, %rd3540;
	add.s64 	%rd4131, %rd4130, %rd4124;
	add.s64 	%rd4132, %rd4131, %rd4129;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19203,%dummy}, %rd4119;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19204}, %rd4119;
	}
	shf.r.wrap.b32 	%r19205, %r19204, %r19203, 19;
	shf.r.wrap.b32 	%r19206, %r19203, %r19204, 19;
	mov.b64 	%rd4133, {%r19206, %r19205};
	shf.l.wrap.b32 	%r19207, %r19203, %r19204, 3;
	shf.l.wrap.b32 	%r19208, %r19204, %r19203, 3;
	mov.b64 	%rd4134, {%r19208, %r19207};
	shr.u64 	%rd4135, %rd4119, 6;
	xor.b64  	%rd4136, %rd4133, %rd4135;
	xor.b64  	%rd4137, %rd4136, %rd4134;
	shf.r.wrap.b32 	%r19209, %r19074, %r19073, 1;
	shf.r.wrap.b32 	%r19210, %r19073, %r19074, 1;
	mov.b64 	%rd4138, {%r19210, %r19209};
	shf.r.wrap.b32 	%r19211, %r19074, %r19073, 8;
	shf.r.wrap.b32 	%r19212, %r19073, %r19074, 8;
	mov.b64 	%rd4139, {%r19212, %r19211};
	shr.u64 	%rd4140, %rd3566, 7;
	xor.b64  	%rd4141, %rd4138, %rd4140;
	xor.b64  	%rd4142, %rd4141, %rd4139;
	add.s64 	%rd4143, %rd4054, %rd3553;
	add.s64 	%rd4144, %rd4143, %rd4137;
	add.s64 	%rd4145, %rd4144, %rd4142;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19213,%dummy}, %rd4132;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19214}, %rd4132;
	}
	shf.r.wrap.b32 	%r19215, %r19214, %r19213, 19;
	shf.r.wrap.b32 	%r19216, %r19213, %r19214, 19;
	mov.b64 	%rd4146, {%r19216, %r19215};
	shf.l.wrap.b32 	%r19217, %r19213, %r19214, 3;
	shf.l.wrap.b32 	%r19218, %r19214, %r19213, 3;
	mov.b64 	%rd4147, {%r19218, %r19217};
	shr.u64 	%rd4148, %rd4132, 6;
	xor.b64  	%rd4149, %rd4146, %rd4148;
	xor.b64  	%rd4150, %rd4149, %rd4147;
	shf.r.wrap.b32 	%r19219, %r19084, %r19083, 1;
	shf.r.wrap.b32 	%r19220, %r19083, %r19084, 1;
	mov.b64 	%rd4151, {%r19220, %r19219};
	shf.r.wrap.b32 	%r19221, %r19084, %r19083, 8;
	shf.r.wrap.b32 	%r19222, %r19083, %r19084, 8;
	mov.b64 	%rd4152, {%r19222, %r19221};
	shr.u64 	%rd4153, %rd3579, 7;
	xor.b64  	%rd4154, %rd4151, %rd4153;
	xor.b64  	%rd4155, %rd4154, %rd4152;
	add.s64 	%rd4156, %rd4067, %rd3566;
	add.s64 	%rd4157, %rd4156, %rd4150;
	add.s64 	%rd4158, %rd4157, %rd4155;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19223,%dummy}, %rd4145;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19224}, %rd4145;
	}
	shf.r.wrap.b32 	%r19225, %r19224, %r19223, 19;
	shf.r.wrap.b32 	%r19226, %r19223, %r19224, 19;
	mov.b64 	%rd4159, {%r19226, %r19225};
	shf.l.wrap.b32 	%r19227, %r19223, %r19224, 3;
	shf.l.wrap.b32 	%r19228, %r19224, %r19223, 3;
	mov.b64 	%rd4160, {%r19228, %r19227};
	shr.u64 	%rd4161, %rd4145, 6;
	xor.b64  	%rd4162, %rd4159, %rd4161;
	xor.b64  	%rd4163, %rd4162, %rd4160;
	shf.r.wrap.b32 	%r19229, %r19094, %r19093, 1;
	shf.r.wrap.b32 	%r19230, %r19093, %r19094, 1;
	mov.b64 	%rd4164, {%r19230, %r19229};
	shf.r.wrap.b32 	%r19231, %r19094, %r19093, 8;
	shf.r.wrap.b32 	%r19232, %r19093, %r19094, 8;
	mov.b64 	%rd4165, {%r19232, %r19231};
	shr.u64 	%rd4166, %rd3976, 7;
	xor.b64  	%rd4167, %rd4164, %rd4166;
	xor.b64  	%rd4168, %rd4167, %rd4165;
	add.s64 	%rd4169, %rd4080, %rd3579;
	add.s64 	%rd4170, %rd4169, %rd4163;
	add.s64 	%rd4171, %rd4170, %rd4168;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19233,%dummy}, %rd3952;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19234}, %rd3952;
	}
	shf.r.wrap.b32 	%r19235, %r19234, %r19233, 14;
	shf.r.wrap.b32 	%r19236, %r19233, %r19234, 14;
	mov.b64 	%rd4172, {%r19236, %r19235};
	shf.r.wrap.b32 	%r19237, %r19234, %r19233, 18;
	shf.r.wrap.b32 	%r19238, %r19233, %r19234, 18;
	mov.b64 	%rd4173, {%r19238, %r19237};
	xor.b64  	%rd4174, %rd4173, %rd4172;
	shf.l.wrap.b32 	%r19239, %r19233, %r19234, 23;
	shf.l.wrap.b32 	%r19240, %r19234, %r19233, 23;
	mov.b64 	%rd4175, {%r19240, %r19239};
	xor.b64  	%rd4176, %rd4174, %rd4175;
	xor.b64  	%rd4177, %rd3928, %rd3904;
	and.b64  	%rd4178, %rd4177, %rd3952;
	xor.b64  	%rd4179, %rd4178, %rd3904;
	add.s64 	%rd4180, %rd4179, %rd3880;
	add.s64 	%rd4181, %rd4180, %rd3976;
	add.s64 	%rd4182, %rd4181, %rd34;
	add.s64 	%rd4183, %rd4182, %rd4176;
	add.s64 	%rd4184, %rd4183, %rd3891;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19241,%dummy}, %rd3963;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19242}, %rd3963;
	}
	shf.r.wrap.b32 	%r19243, %r19242, %r19241, 28;
	shf.r.wrap.b32 	%r19244, %r19241, %r19242, 28;
	mov.b64 	%rd4185, {%r19244, %r19243};
	shf.l.wrap.b32 	%r19245, %r19241, %r19242, 30;
	shf.l.wrap.b32 	%r19246, %r19242, %r19241, 30;
	mov.b64 	%rd4186, {%r19246, %r19245};
	xor.b64  	%rd4187, %rd4186, %rd4185;
	shf.l.wrap.b32 	%r19247, %r19241, %r19242, 25;
	shf.l.wrap.b32 	%r19248, %r19242, %r19241, 25;
	mov.b64 	%rd4188, {%r19248, %r19247};
	xor.b64  	%rd4189, %rd4187, %rd4188;
	xor.b64  	%rd4190, %rd3963, %rd3915;
	xor.b64  	%rd4191, %rd3963, %rd3939;
	and.b64  	%rd4192, %rd4191, %rd4190;
	xor.b64  	%rd4193, %rd4192, %rd3963;
	add.s64 	%rd4194, %rd4183, %rd4193;
	add.s64 	%rd4195, %rd4194, %rd4189;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19249,%dummy}, %rd4184;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19250}, %rd4184;
	}
	shf.r.wrap.b32 	%r19251, %r19250, %r19249, 14;
	shf.r.wrap.b32 	%r19252, %r19249, %r19250, 14;
	mov.b64 	%rd4196, {%r19252, %r19251};
	shf.r.wrap.b32 	%r19253, %r19250, %r19249, 18;
	shf.r.wrap.b32 	%r19254, %r19249, %r19250, 18;
	mov.b64 	%rd4197, {%r19254, %r19253};
	xor.b64  	%rd4198, %rd4197, %rd4196;
	shf.l.wrap.b32 	%r19255, %r19249, %r19250, 23;
	shf.l.wrap.b32 	%r19256, %r19250, %r19249, 23;
	mov.b64 	%rd4199, {%r19256, %r19255};
	xor.b64  	%rd4200, %rd4198, %rd4199;
	xor.b64  	%rd4201, %rd3952, %rd3928;
	and.b64  	%rd4202, %rd4184, %rd4201;
	xor.b64  	%rd4203, %rd4202, %rd3928;
	add.s64 	%rd4204, %rd3989, %rd3904;
	add.s64 	%rd4205, %rd4204, %rd35;
	add.s64 	%rd4206, %rd4205, %rd4203;
	add.s64 	%rd4207, %rd4206, %rd4200;
	add.s64 	%rd4208, %rd4207, %rd3915;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19257,%dummy}, %rd4195;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19258}, %rd4195;
	}
	shf.r.wrap.b32 	%r19259, %r19258, %r19257, 28;
	shf.r.wrap.b32 	%r19260, %r19257, %r19258, 28;
	mov.b64 	%rd4209, {%r19260, %r19259};
	shf.l.wrap.b32 	%r19261, %r19257, %r19258, 30;
	shf.l.wrap.b32 	%r19262, %r19258, %r19257, 30;
	mov.b64 	%rd4210, {%r19262, %r19261};
	xor.b64  	%rd4211, %rd4210, %rd4209;
	shf.l.wrap.b32 	%r19263, %r19257, %r19258, 25;
	shf.l.wrap.b32 	%r19264, %r19258, %r19257, 25;
	mov.b64 	%rd4212, {%r19264, %r19263};
	xor.b64  	%rd4213, %rd4211, %rd4212;
	xor.b64  	%rd4214, %rd4195, %rd3939;
	xor.b64  	%rd4215, %rd4195, %rd3963;
	and.b64  	%rd4216, %rd4215, %rd4214;
	xor.b64  	%rd4217, %rd4216, %rd4195;
	add.s64 	%rd4218, %rd4207, %rd4217;
	add.s64 	%rd4219, %rd4218, %rd4213;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19265,%dummy}, %rd4208;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19266}, %rd4208;
	}
	shf.r.wrap.b32 	%r19267, %r19266, %r19265, 14;
	shf.r.wrap.b32 	%r19268, %r19265, %r19266, 14;
	mov.b64 	%rd4220, {%r19268, %r19267};
	shf.r.wrap.b32 	%r19269, %r19266, %r19265, 18;
	shf.r.wrap.b32 	%r19270, %r19265, %r19266, 18;
	mov.b64 	%rd4221, {%r19270, %r19269};
	xor.b64  	%rd4222, %rd4221, %rd4220;
	shf.l.wrap.b32 	%r19271, %r19265, %r19266, 23;
	shf.l.wrap.b32 	%r19272, %r19266, %r19265, 23;
	mov.b64 	%rd4223, {%r19272, %r19271};
	xor.b64  	%rd4224, %rd4222, %rd4223;
	xor.b64  	%rd4225, %rd4184, %rd3952;
	and.b64  	%rd4226, %rd4208, %rd4225;
	xor.b64  	%rd4227, %rd4226, %rd3952;
	add.s64 	%rd4228, %rd4002, %rd3928;
	add.s64 	%rd4229, %rd4228, %rd36;
	add.s64 	%rd4230, %rd4229, %rd4227;
	add.s64 	%rd4231, %rd4230, %rd4224;
	add.s64 	%rd4232, %rd4231, %rd3939;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19273,%dummy}, %rd4219;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19274}, %rd4219;
	}
	shf.r.wrap.b32 	%r19275, %r19274, %r19273, 28;
	shf.r.wrap.b32 	%r19276, %r19273, %r19274, 28;
	mov.b64 	%rd4233, {%r19276, %r19275};
	shf.l.wrap.b32 	%r19277, %r19273, %r19274, 30;
	shf.l.wrap.b32 	%r19278, %r19274, %r19273, 30;
	mov.b64 	%rd4234, {%r19278, %r19277};
	xor.b64  	%rd4235, %rd4234, %rd4233;
	shf.l.wrap.b32 	%r19279, %r19273, %r19274, 25;
	shf.l.wrap.b32 	%r19280, %r19274, %r19273, 25;
	mov.b64 	%rd4236, {%r19280, %r19279};
	xor.b64  	%rd4237, %rd4235, %rd4236;
	xor.b64  	%rd4238, %rd4219, %rd3963;
	xor.b64  	%rd4239, %rd4219, %rd4195;
	and.b64  	%rd4240, %rd4239, %rd4238;
	xor.b64  	%rd4241, %rd4240, %rd4219;
	add.s64 	%rd4242, %rd4231, %rd4241;
	add.s64 	%rd4243, %rd4242, %rd4237;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19281,%dummy}, %rd4232;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19282}, %rd4232;
	}
	shf.r.wrap.b32 	%r19283, %r19282, %r19281, 14;
	shf.r.wrap.b32 	%r19284, %r19281, %r19282, 14;
	mov.b64 	%rd4244, {%r19284, %r19283};
	shf.r.wrap.b32 	%r19285, %r19282, %r19281, 18;
	shf.r.wrap.b32 	%r19286, %r19281, %r19282, 18;
	mov.b64 	%rd4245, {%r19286, %r19285};
	xor.b64  	%rd4246, %rd4245, %rd4244;
	shf.l.wrap.b32 	%r19287, %r19281, %r19282, 23;
	shf.l.wrap.b32 	%r19288, %r19282, %r19281, 23;
	mov.b64 	%rd4247, {%r19288, %r19287};
	xor.b64  	%rd4248, %rd4246, %rd4247;
	xor.b64  	%rd4249, %rd4208, %rd4184;
	and.b64  	%rd4250, %rd4232, %rd4249;
	xor.b64  	%rd4251, %rd4250, %rd4184;
	add.s64 	%rd4252, %rd4015, %rd3952;
	add.s64 	%rd4253, %rd4252, %rd37;
	add.s64 	%rd4254, %rd4253, %rd4251;
	add.s64 	%rd4255, %rd4254, %rd4248;
	add.s64 	%rd4256, %rd4255, %rd3963;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19289,%dummy}, %rd4243;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19290}, %rd4243;
	}
	shf.r.wrap.b32 	%r19291, %r19290, %r19289, 28;
	shf.r.wrap.b32 	%r19292, %r19289, %r19290, 28;
	mov.b64 	%rd4257, {%r19292, %r19291};
	shf.l.wrap.b32 	%r19293, %r19289, %r19290, 30;
	shf.l.wrap.b32 	%r19294, %r19290, %r19289, 30;
	mov.b64 	%rd4258, {%r19294, %r19293};
	xor.b64  	%rd4259, %rd4258, %rd4257;
	shf.l.wrap.b32 	%r19295, %r19289, %r19290, 25;
	shf.l.wrap.b32 	%r19296, %r19290, %r19289, 25;
	mov.b64 	%rd4260, {%r19296, %r19295};
	xor.b64  	%rd4261, %rd4259, %rd4260;
	xor.b64  	%rd4262, %rd4243, %rd4195;
	xor.b64  	%rd4263, %rd4243, %rd4219;
	and.b64  	%rd4264, %rd4263, %rd4262;
	xor.b64  	%rd4265, %rd4264, %rd4243;
	add.s64 	%rd4266, %rd4255, %rd4265;
	add.s64 	%rd4267, %rd4266, %rd4261;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19297,%dummy}, %rd4256;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19298}, %rd4256;
	}
	shf.r.wrap.b32 	%r19299, %r19298, %r19297, 14;
	shf.r.wrap.b32 	%r19300, %r19297, %r19298, 14;
	mov.b64 	%rd4268, {%r19300, %r19299};
	shf.r.wrap.b32 	%r19301, %r19298, %r19297, 18;
	shf.r.wrap.b32 	%r19302, %r19297, %r19298, 18;
	mov.b64 	%rd4269, {%r19302, %r19301};
	xor.b64  	%rd4270, %rd4269, %rd4268;
	shf.l.wrap.b32 	%r19303, %r19297, %r19298, 23;
	shf.l.wrap.b32 	%r19304, %r19298, %r19297, 23;
	mov.b64 	%rd4271, {%r19304, %r19303};
	xor.b64  	%rd4272, %rd4270, %rd4271;
	xor.b64  	%rd4273, %rd4232, %rd4208;
	and.b64  	%rd4274, %rd4256, %rd4273;
	xor.b64  	%rd4275, %rd4274, %rd4208;
	add.s64 	%rd4276, %rd4184, %rd4028;
	add.s64 	%rd4277, %rd4276, %rd38;
	add.s64 	%rd4278, %rd4277, %rd4275;
	add.s64 	%rd4279, %rd4278, %rd4272;
	add.s64 	%rd4280, %rd4279, %rd4195;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19305,%dummy}, %rd4267;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19306}, %rd4267;
	}
	shf.r.wrap.b32 	%r19307, %r19306, %r19305, 28;
	shf.r.wrap.b32 	%r19308, %r19305, %r19306, 28;
	mov.b64 	%rd4281, {%r19308, %r19307};
	shf.l.wrap.b32 	%r19309, %r19305, %r19306, 30;
	shf.l.wrap.b32 	%r19310, %r19306, %r19305, 30;
	mov.b64 	%rd4282, {%r19310, %r19309};
	xor.b64  	%rd4283, %rd4282, %rd4281;
	shf.l.wrap.b32 	%r19311, %r19305, %r19306, 25;
	shf.l.wrap.b32 	%r19312, %r19306, %r19305, 25;
	mov.b64 	%rd4284, {%r19312, %r19311};
	xor.b64  	%rd4285, %rd4283, %rd4284;
	xor.b64  	%rd4286, %rd4267, %rd4219;
	xor.b64  	%rd4287, %rd4267, %rd4243;
	and.b64  	%rd4288, %rd4287, %rd4286;
	xor.b64  	%rd4289, %rd4288, %rd4267;
	add.s64 	%rd4290, %rd4279, %rd4289;
	add.s64 	%rd4291, %rd4290, %rd4285;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19313,%dummy}, %rd4280;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19314}, %rd4280;
	}
	shf.r.wrap.b32 	%r19315, %r19314, %r19313, 14;
	shf.r.wrap.b32 	%r19316, %r19313, %r19314, 14;
	mov.b64 	%rd4292, {%r19316, %r19315};
	shf.r.wrap.b32 	%r19317, %r19314, %r19313, 18;
	shf.r.wrap.b32 	%r19318, %r19313, %r19314, 18;
	mov.b64 	%rd4293, {%r19318, %r19317};
	xor.b64  	%rd4294, %rd4293, %rd4292;
	shf.l.wrap.b32 	%r19319, %r19313, %r19314, 23;
	shf.l.wrap.b32 	%r19320, %r19314, %r19313, 23;
	mov.b64 	%rd4295, {%r19320, %r19319};
	xor.b64  	%rd4296, %rd4294, %rd4295;
	xor.b64  	%rd4297, %rd4256, %rd4232;
	and.b64  	%rd4298, %rd4280, %rd4297;
	xor.b64  	%rd4299, %rd4298, %rd4232;
	add.s64 	%rd4300, %rd4208, %rd4041;
	add.s64 	%rd4301, %rd4300, %rd39;
	add.s64 	%rd4302, %rd4301, %rd4299;
	add.s64 	%rd4303, %rd4302, %rd4296;
	add.s64 	%rd4304, %rd4303, %rd4219;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19321,%dummy}, %rd4291;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19322}, %rd4291;
	}
	shf.r.wrap.b32 	%r19323, %r19322, %r19321, 28;
	shf.r.wrap.b32 	%r19324, %r19321, %r19322, 28;
	mov.b64 	%rd4305, {%r19324, %r19323};
	shf.l.wrap.b32 	%r19325, %r19321, %r19322, 30;
	shf.l.wrap.b32 	%r19326, %r19322, %r19321, 30;
	mov.b64 	%rd4306, {%r19326, %r19325};
	xor.b64  	%rd4307, %rd4306, %rd4305;
	shf.l.wrap.b32 	%r19327, %r19321, %r19322, 25;
	shf.l.wrap.b32 	%r19328, %r19322, %r19321, 25;
	mov.b64 	%rd4308, {%r19328, %r19327};
	xor.b64  	%rd4309, %rd4307, %rd4308;
	xor.b64  	%rd4310, %rd4291, %rd4243;
	xor.b64  	%rd4311, %rd4291, %rd4267;
	and.b64  	%rd4312, %rd4311, %rd4310;
	xor.b64  	%rd4313, %rd4312, %rd4291;
	add.s64 	%rd4314, %rd4303, %rd4313;
	add.s64 	%rd4315, %rd4314, %rd4309;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19329,%dummy}, %rd4304;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19330}, %rd4304;
	}
	shf.r.wrap.b32 	%r19331, %r19330, %r19329, 14;
	shf.r.wrap.b32 	%r19332, %r19329, %r19330, 14;
	mov.b64 	%rd4316, {%r19332, %r19331};
	shf.r.wrap.b32 	%r19333, %r19330, %r19329, 18;
	shf.r.wrap.b32 	%r19334, %r19329, %r19330, 18;
	mov.b64 	%rd4317, {%r19334, %r19333};
	xor.b64  	%rd4318, %rd4317, %rd4316;
	shf.l.wrap.b32 	%r19335, %r19329, %r19330, 23;
	shf.l.wrap.b32 	%r19336, %r19330, %r19329, 23;
	mov.b64 	%rd4319, {%r19336, %r19335};
	xor.b64  	%rd4320, %rd4318, %rd4319;
	xor.b64  	%rd4321, %rd4280, %rd4256;
	and.b64  	%rd4322, %rd4304, %rd4321;
	xor.b64  	%rd4323, %rd4322, %rd4256;
	add.s64 	%rd4324, %rd4232, %rd4054;
	add.s64 	%rd4325, %rd4324, %rd40;
	add.s64 	%rd4326, %rd4325, %rd4323;
	add.s64 	%rd4327, %rd4326, %rd4320;
	add.s64 	%rd4328, %rd4327, %rd4243;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19337,%dummy}, %rd4315;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19338}, %rd4315;
	}
	shf.r.wrap.b32 	%r19339, %r19338, %r19337, 28;
	shf.r.wrap.b32 	%r19340, %r19337, %r19338, 28;
	mov.b64 	%rd4329, {%r19340, %r19339};
	shf.l.wrap.b32 	%r19341, %r19337, %r19338, 30;
	shf.l.wrap.b32 	%r19342, %r19338, %r19337, 30;
	mov.b64 	%rd4330, {%r19342, %r19341};
	xor.b64  	%rd4331, %rd4330, %rd4329;
	shf.l.wrap.b32 	%r19343, %r19337, %r19338, 25;
	shf.l.wrap.b32 	%r19344, %r19338, %r19337, 25;
	mov.b64 	%rd4332, {%r19344, %r19343};
	xor.b64  	%rd4333, %rd4331, %rd4332;
	xor.b64  	%rd4334, %rd4315, %rd4267;
	xor.b64  	%rd4335, %rd4315, %rd4291;
	and.b64  	%rd4336, %rd4335, %rd4334;
	xor.b64  	%rd4337, %rd4336, %rd4315;
	add.s64 	%rd4338, %rd4327, %rd4337;
	add.s64 	%rd4339, %rd4338, %rd4333;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19345,%dummy}, %rd4328;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19346}, %rd4328;
	}
	shf.r.wrap.b32 	%r19347, %r19346, %r19345, 14;
	shf.r.wrap.b32 	%r19348, %r19345, %r19346, 14;
	mov.b64 	%rd4340, {%r19348, %r19347};
	shf.r.wrap.b32 	%r19349, %r19346, %r19345, 18;
	shf.r.wrap.b32 	%r19350, %r19345, %r19346, 18;
	mov.b64 	%rd4341, {%r19350, %r19349};
	xor.b64  	%rd4342, %rd4341, %rd4340;
	shf.l.wrap.b32 	%r19351, %r19345, %r19346, 23;
	shf.l.wrap.b32 	%r19352, %r19346, %r19345, 23;
	mov.b64 	%rd4343, {%r19352, %r19351};
	xor.b64  	%rd4344, %rd4342, %rd4343;
	xor.b64  	%rd4345, %rd4304, %rd4280;
	and.b64  	%rd4346, %rd4328, %rd4345;
	xor.b64  	%rd4347, %rd4346, %rd4280;
	add.s64 	%rd4348, %rd4256, %rd4067;
	add.s64 	%rd4349, %rd4348, %rd41;
	add.s64 	%rd4350, %rd4349, %rd4347;
	add.s64 	%rd4351, %rd4350, %rd4344;
	add.s64 	%rd4352, %rd4351, %rd4267;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19353,%dummy}, %rd4339;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19354}, %rd4339;
	}
	shf.r.wrap.b32 	%r19355, %r19354, %r19353, 28;
	shf.r.wrap.b32 	%r19356, %r19353, %r19354, 28;
	mov.b64 	%rd4353, {%r19356, %r19355};
	shf.l.wrap.b32 	%r19357, %r19353, %r19354, 30;
	shf.l.wrap.b32 	%r19358, %r19354, %r19353, 30;
	mov.b64 	%rd4354, {%r19358, %r19357};
	xor.b64  	%rd4355, %rd4354, %rd4353;
	shf.l.wrap.b32 	%r19359, %r19353, %r19354, 25;
	shf.l.wrap.b32 	%r19360, %r19354, %r19353, 25;
	mov.b64 	%rd4356, {%r19360, %r19359};
	xor.b64  	%rd4357, %rd4355, %rd4356;
	xor.b64  	%rd4358, %rd4339, %rd4291;
	xor.b64  	%rd4359, %rd4339, %rd4315;
	and.b64  	%rd4360, %rd4359, %rd4358;
	xor.b64  	%rd4361, %rd4360, %rd4339;
	add.s64 	%rd4362, %rd4351, %rd4361;
	add.s64 	%rd4363, %rd4362, %rd4357;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19361,%dummy}, %rd4352;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19362}, %rd4352;
	}
	shf.r.wrap.b32 	%r19363, %r19362, %r19361, 14;
	shf.r.wrap.b32 	%r19364, %r19361, %r19362, 14;
	mov.b64 	%rd4364, {%r19364, %r19363};
	shf.r.wrap.b32 	%r19365, %r19362, %r19361, 18;
	shf.r.wrap.b32 	%r19366, %r19361, %r19362, 18;
	mov.b64 	%rd4365, {%r19366, %r19365};
	xor.b64  	%rd4366, %rd4365, %rd4364;
	shf.l.wrap.b32 	%r19367, %r19361, %r19362, 23;
	shf.l.wrap.b32 	%r19368, %r19362, %r19361, 23;
	mov.b64 	%rd4367, {%r19368, %r19367};
	xor.b64  	%rd4368, %rd4366, %rd4367;
	xor.b64  	%rd4369, %rd4328, %rd4304;
	and.b64  	%rd4370, %rd4352, %rd4369;
	xor.b64  	%rd4371, %rd4370, %rd4304;
	add.s64 	%rd4372, %rd4280, %rd4080;
	add.s64 	%rd4373, %rd4372, %rd42;
	add.s64 	%rd4374, %rd4373, %rd4371;
	add.s64 	%rd4375, %rd4374, %rd4368;
	add.s64 	%rd4376, %rd4375, %rd4291;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19369,%dummy}, %rd4363;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19370}, %rd4363;
	}
	shf.r.wrap.b32 	%r19371, %r19370, %r19369, 28;
	shf.r.wrap.b32 	%r19372, %r19369, %r19370, 28;
	mov.b64 	%rd4377, {%r19372, %r19371};
	shf.l.wrap.b32 	%r19373, %r19369, %r19370, 30;
	shf.l.wrap.b32 	%r19374, %r19370, %r19369, 30;
	mov.b64 	%rd4378, {%r19374, %r19373};
	xor.b64  	%rd4379, %rd4378, %rd4377;
	shf.l.wrap.b32 	%r19375, %r19369, %r19370, 25;
	shf.l.wrap.b32 	%r19376, %r19370, %r19369, 25;
	mov.b64 	%rd4380, {%r19376, %r19375};
	xor.b64  	%rd4381, %rd4379, %rd4380;
	xor.b64  	%rd4382, %rd4363, %rd4315;
	xor.b64  	%rd4383, %rd4363, %rd4339;
	and.b64  	%rd4384, %rd4383, %rd4382;
	xor.b64  	%rd4385, %rd4384, %rd4363;
	add.s64 	%rd4386, %rd4375, %rd4385;
	add.s64 	%rd4387, %rd4386, %rd4381;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19377,%dummy}, %rd4376;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19378}, %rd4376;
	}
	shf.r.wrap.b32 	%r19379, %r19378, %r19377, 14;
	shf.r.wrap.b32 	%r19380, %r19377, %r19378, 14;
	mov.b64 	%rd4388, {%r19380, %r19379};
	shf.r.wrap.b32 	%r19381, %r19378, %r19377, 18;
	shf.r.wrap.b32 	%r19382, %r19377, %r19378, 18;
	mov.b64 	%rd4389, {%r19382, %r19381};
	xor.b64  	%rd4390, %rd4389, %rd4388;
	shf.l.wrap.b32 	%r19383, %r19377, %r19378, 23;
	shf.l.wrap.b32 	%r19384, %r19378, %r19377, 23;
	mov.b64 	%rd4391, {%r19384, %r19383};
	xor.b64  	%rd4392, %rd4390, %rd4391;
	xor.b64  	%rd4393, %rd4352, %rd4328;
	and.b64  	%rd4394, %rd4376, %rd4393;
	xor.b64  	%rd4395, %rd4394, %rd4328;
	add.s64 	%rd4396, %rd4304, %rd4093;
	add.s64 	%rd4397, %rd4396, %rd43;
	add.s64 	%rd4398, %rd4397, %rd4395;
	add.s64 	%rd4399, %rd4398, %rd4392;
	add.s64 	%rd4400, %rd4399, %rd4315;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19385,%dummy}, %rd4387;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19386}, %rd4387;
	}
	shf.r.wrap.b32 	%r19387, %r19386, %r19385, 28;
	shf.r.wrap.b32 	%r19388, %r19385, %r19386, 28;
	mov.b64 	%rd4401, {%r19388, %r19387};
	shf.l.wrap.b32 	%r19389, %r19385, %r19386, 30;
	shf.l.wrap.b32 	%r19390, %r19386, %r19385, 30;
	mov.b64 	%rd4402, {%r19390, %r19389};
	xor.b64  	%rd4403, %rd4402, %rd4401;
	shf.l.wrap.b32 	%r19391, %r19385, %r19386, 25;
	shf.l.wrap.b32 	%r19392, %r19386, %r19385, 25;
	mov.b64 	%rd4404, {%r19392, %r19391};
	xor.b64  	%rd4405, %rd4403, %rd4404;
	xor.b64  	%rd4406, %rd4387, %rd4339;
	xor.b64  	%rd4407, %rd4387, %rd4363;
	and.b64  	%rd4408, %rd4407, %rd4406;
	xor.b64  	%rd4409, %rd4408, %rd4387;
	add.s64 	%rd4410, %rd4399, %rd4409;
	add.s64 	%rd4411, %rd4410, %rd4405;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19393,%dummy}, %rd4400;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19394}, %rd4400;
	}
	shf.r.wrap.b32 	%r19395, %r19394, %r19393, 14;
	shf.r.wrap.b32 	%r19396, %r19393, %r19394, 14;
	mov.b64 	%rd4412, {%r19396, %r19395};
	shf.r.wrap.b32 	%r19397, %r19394, %r19393, 18;
	shf.r.wrap.b32 	%r19398, %r19393, %r19394, 18;
	mov.b64 	%rd4413, {%r19398, %r19397};
	xor.b64  	%rd4414, %rd4413, %rd4412;
	shf.l.wrap.b32 	%r19399, %r19393, %r19394, 23;
	shf.l.wrap.b32 	%r19400, %r19394, %r19393, 23;
	mov.b64 	%rd4415, {%r19400, %r19399};
	xor.b64  	%rd4416, %rd4414, %rd4415;
	xor.b64  	%rd4417, %rd4376, %rd4352;
	and.b64  	%rd4418, %rd4400, %rd4417;
	xor.b64  	%rd4419, %rd4418, %rd4352;
	add.s64 	%rd4420, %rd4328, %rd4106;
	add.s64 	%rd4421, %rd4420, %rd44;
	add.s64 	%rd4422, %rd4421, %rd4419;
	add.s64 	%rd4423, %rd4422, %rd4416;
	add.s64 	%rd4424, %rd4423, %rd4339;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19401,%dummy}, %rd4411;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19402}, %rd4411;
	}
	shf.r.wrap.b32 	%r19403, %r19402, %r19401, 28;
	shf.r.wrap.b32 	%r19404, %r19401, %r19402, 28;
	mov.b64 	%rd4425, {%r19404, %r19403};
	shf.l.wrap.b32 	%r19405, %r19401, %r19402, 30;
	shf.l.wrap.b32 	%r19406, %r19402, %r19401, 30;
	mov.b64 	%rd4426, {%r19406, %r19405};
	xor.b64  	%rd4427, %rd4426, %rd4425;
	shf.l.wrap.b32 	%r19407, %r19401, %r19402, 25;
	shf.l.wrap.b32 	%r19408, %r19402, %r19401, 25;
	mov.b64 	%rd4428, {%r19408, %r19407};
	xor.b64  	%rd4429, %rd4427, %rd4428;
	xor.b64  	%rd4430, %rd4411, %rd4363;
	xor.b64  	%rd4431, %rd4411, %rd4387;
	and.b64  	%rd4432, %rd4431, %rd4430;
	xor.b64  	%rd4433, %rd4432, %rd4411;
	add.s64 	%rd4434, %rd4423, %rd4433;
	add.s64 	%rd4435, %rd4434, %rd4429;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19409,%dummy}, %rd4424;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19410}, %rd4424;
	}
	shf.r.wrap.b32 	%r19411, %r19410, %r19409, 14;
	shf.r.wrap.b32 	%r19412, %r19409, %r19410, 14;
	mov.b64 	%rd4436, {%r19412, %r19411};
	shf.r.wrap.b32 	%r19413, %r19410, %r19409, 18;
	shf.r.wrap.b32 	%r19414, %r19409, %r19410, 18;
	mov.b64 	%rd4437, {%r19414, %r19413};
	xor.b64  	%rd4438, %rd4437, %rd4436;
	shf.l.wrap.b32 	%r19415, %r19409, %r19410, 23;
	shf.l.wrap.b32 	%r19416, %r19410, %r19409, 23;
	mov.b64 	%rd4439, {%r19416, %r19415};
	xor.b64  	%rd4440, %rd4438, %rd4439;
	xor.b64  	%rd4441, %rd4400, %rd4376;
	and.b64  	%rd4442, %rd4424, %rd4441;
	xor.b64  	%rd4443, %rd4442, %rd4376;
	add.s64 	%rd4444, %rd4352, %rd4119;
	add.s64 	%rd4445, %rd4444, %rd45;
	add.s64 	%rd4446, %rd4445, %rd4443;
	add.s64 	%rd4447, %rd4446, %rd4440;
	add.s64 	%rd4448, %rd4447, %rd4363;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19417,%dummy}, %rd4435;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19418}, %rd4435;
	}
	shf.r.wrap.b32 	%r19419, %r19418, %r19417, 28;
	shf.r.wrap.b32 	%r19420, %r19417, %r19418, 28;
	mov.b64 	%rd4449, {%r19420, %r19419};
	shf.l.wrap.b32 	%r19421, %r19417, %r19418, 30;
	shf.l.wrap.b32 	%r19422, %r19418, %r19417, 30;
	mov.b64 	%rd4450, {%r19422, %r19421};
	xor.b64  	%rd4451, %rd4450, %rd4449;
	shf.l.wrap.b32 	%r19423, %r19417, %r19418, 25;
	shf.l.wrap.b32 	%r19424, %r19418, %r19417, 25;
	mov.b64 	%rd4452, {%r19424, %r19423};
	xor.b64  	%rd4453, %rd4451, %rd4452;
	xor.b64  	%rd4454, %rd4435, %rd4387;
	xor.b64  	%rd4455, %rd4435, %rd4411;
	and.b64  	%rd4456, %rd4455, %rd4454;
	xor.b64  	%rd4457, %rd4456, %rd4435;
	add.s64 	%rd4458, %rd4447, %rd4457;
	add.s64 	%rd4459, %rd4458, %rd4453;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19425,%dummy}, %rd4448;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19426}, %rd4448;
	}
	shf.r.wrap.b32 	%r19427, %r19426, %r19425, 14;
	shf.r.wrap.b32 	%r19428, %r19425, %r19426, 14;
	mov.b64 	%rd4460, {%r19428, %r19427};
	shf.r.wrap.b32 	%r19429, %r19426, %r19425, 18;
	shf.r.wrap.b32 	%r19430, %r19425, %r19426, 18;
	mov.b64 	%rd4461, {%r19430, %r19429};
	xor.b64  	%rd4462, %rd4461, %rd4460;
	shf.l.wrap.b32 	%r19431, %r19425, %r19426, 23;
	shf.l.wrap.b32 	%r19432, %r19426, %r19425, 23;
	mov.b64 	%rd4463, {%r19432, %r19431};
	xor.b64  	%rd4464, %rd4462, %rd4463;
	xor.b64  	%rd4465, %rd4424, %rd4400;
	and.b64  	%rd4466, %rd4448, %rd4465;
	xor.b64  	%rd4467, %rd4466, %rd4400;
	add.s64 	%rd4468, %rd4376, %rd4132;
	add.s64 	%rd4469, %rd4468, %rd46;
	add.s64 	%rd4470, %rd4469, %rd4467;
	add.s64 	%rd4471, %rd4470, %rd4464;
	add.s64 	%rd4472, %rd4471, %rd4387;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19433,%dummy}, %rd4459;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19434}, %rd4459;
	}
	shf.r.wrap.b32 	%r19435, %r19434, %r19433, 28;
	shf.r.wrap.b32 	%r19436, %r19433, %r19434, 28;
	mov.b64 	%rd4473, {%r19436, %r19435};
	shf.l.wrap.b32 	%r19437, %r19433, %r19434, 30;
	shf.l.wrap.b32 	%r19438, %r19434, %r19433, 30;
	mov.b64 	%rd4474, {%r19438, %r19437};
	xor.b64  	%rd4475, %rd4474, %rd4473;
	shf.l.wrap.b32 	%r19439, %r19433, %r19434, 25;
	shf.l.wrap.b32 	%r19440, %r19434, %r19433, 25;
	mov.b64 	%rd4476, {%r19440, %r19439};
	xor.b64  	%rd4477, %rd4475, %rd4476;
	xor.b64  	%rd4478, %rd4459, %rd4411;
	xor.b64  	%rd4479, %rd4459, %rd4435;
	and.b64  	%rd4480, %rd4479, %rd4478;
	xor.b64  	%rd4481, %rd4480, %rd4459;
	add.s64 	%rd4482, %rd4471, %rd4481;
	add.s64 	%rd4483, %rd4482, %rd4477;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19441,%dummy}, %rd4472;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19442}, %rd4472;
	}
	shf.r.wrap.b32 	%r19443, %r19442, %r19441, 14;
	shf.r.wrap.b32 	%r19444, %r19441, %r19442, 14;
	mov.b64 	%rd4484, {%r19444, %r19443};
	shf.r.wrap.b32 	%r19445, %r19442, %r19441, 18;
	shf.r.wrap.b32 	%r19446, %r19441, %r19442, 18;
	mov.b64 	%rd4485, {%r19446, %r19445};
	xor.b64  	%rd4486, %rd4485, %rd4484;
	shf.l.wrap.b32 	%r19447, %r19441, %r19442, 23;
	shf.l.wrap.b32 	%r19448, %r19442, %r19441, 23;
	mov.b64 	%rd4487, {%r19448, %r19447};
	xor.b64  	%rd4488, %rd4486, %rd4487;
	xor.b64  	%rd4489, %rd4448, %rd4424;
	and.b64  	%rd4490, %rd4472, %rd4489;
	xor.b64  	%rd4491, %rd4490, %rd4424;
	add.s64 	%rd4492, %rd4400, %rd4145;
	add.s64 	%rd4493, %rd4492, %rd47;
	add.s64 	%rd4494, %rd4493, %rd4491;
	add.s64 	%rd4495, %rd4494, %rd4488;
	add.s64 	%rd4496, %rd4495, %rd4411;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19449,%dummy}, %rd4483;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19450}, %rd4483;
	}
	shf.r.wrap.b32 	%r19451, %r19450, %r19449, 28;
	shf.r.wrap.b32 	%r19452, %r19449, %r19450, 28;
	mov.b64 	%rd4497, {%r19452, %r19451};
	shf.l.wrap.b32 	%r19453, %r19449, %r19450, 30;
	shf.l.wrap.b32 	%r19454, %r19450, %r19449, 30;
	mov.b64 	%rd4498, {%r19454, %r19453};
	xor.b64  	%rd4499, %rd4498, %rd4497;
	shf.l.wrap.b32 	%r19455, %r19449, %r19450, 25;
	shf.l.wrap.b32 	%r19456, %r19450, %r19449, 25;
	mov.b64 	%rd4500, {%r19456, %r19455};
	xor.b64  	%rd4501, %rd4499, %rd4500;
	xor.b64  	%rd4502, %rd4483, %rd4435;
	xor.b64  	%rd4503, %rd4483, %rd4459;
	and.b64  	%rd4504, %rd4503, %rd4502;
	xor.b64  	%rd4505, %rd4504, %rd4483;
	add.s64 	%rd4506, %rd4495, %rd4505;
	add.s64 	%rd4507, %rd4506, %rd4501;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19457,%dummy}, %rd4496;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19458}, %rd4496;
	}
	shf.r.wrap.b32 	%r19459, %r19458, %r19457, 14;
	shf.r.wrap.b32 	%r19460, %r19457, %r19458, 14;
	mov.b64 	%rd4508, {%r19460, %r19459};
	shf.r.wrap.b32 	%r19461, %r19458, %r19457, 18;
	shf.r.wrap.b32 	%r19462, %r19457, %r19458, 18;
	mov.b64 	%rd4509, {%r19462, %r19461};
	xor.b64  	%rd4510, %rd4509, %rd4508;
	shf.l.wrap.b32 	%r19463, %r19457, %r19458, 23;
	shf.l.wrap.b32 	%r19464, %r19458, %r19457, 23;
	mov.b64 	%rd4511, {%r19464, %r19463};
	xor.b64  	%rd4512, %rd4510, %rd4511;
	xor.b64  	%rd4513, %rd4472, %rd4448;
	and.b64  	%rd4514, %rd4496, %rd4513;
	xor.b64  	%rd4515, %rd4514, %rd4448;
	add.s64 	%rd4516, %rd4424, %rd4158;
	add.s64 	%rd4517, %rd4516, %rd48;
	add.s64 	%rd4518, %rd4517, %rd4515;
	add.s64 	%rd4519, %rd4518, %rd4512;
	add.s64 	%rd4520, %rd4519, %rd4435;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19465,%dummy}, %rd4507;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19466}, %rd4507;
	}
	shf.r.wrap.b32 	%r19467, %r19466, %r19465, 28;
	shf.r.wrap.b32 	%r19468, %r19465, %r19466, 28;
	mov.b64 	%rd4521, {%r19468, %r19467};
	shf.l.wrap.b32 	%r19469, %r19465, %r19466, 30;
	shf.l.wrap.b32 	%r19470, %r19466, %r19465, 30;
	mov.b64 	%rd4522, {%r19470, %r19469};
	xor.b64  	%rd4523, %rd4522, %rd4521;
	shf.l.wrap.b32 	%r19471, %r19465, %r19466, 25;
	shf.l.wrap.b32 	%r19472, %r19466, %r19465, 25;
	mov.b64 	%rd4524, {%r19472, %r19471};
	xor.b64  	%rd4525, %rd4523, %rd4524;
	xor.b64  	%rd4526, %rd4507, %rd4459;
	xor.b64  	%rd4527, %rd4507, %rd4483;
	and.b64  	%rd4528, %rd4527, %rd4526;
	xor.b64  	%rd4529, %rd4528, %rd4507;
	add.s64 	%rd4530, %rd4519, %rd4529;
	add.s64 	%rd4531, %rd4530, %rd4525;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19473,%dummy}, %rd4520;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19474}, %rd4520;
	}
	shf.r.wrap.b32 	%r19475, %r19474, %r19473, 14;
	shf.r.wrap.b32 	%r19476, %r19473, %r19474, 14;
	mov.b64 	%rd4532, {%r19476, %r19475};
	shf.r.wrap.b32 	%r19477, %r19474, %r19473, 18;
	shf.r.wrap.b32 	%r19478, %r19473, %r19474, 18;
	mov.b64 	%rd4533, {%r19478, %r19477};
	xor.b64  	%rd4534, %rd4533, %rd4532;
	shf.l.wrap.b32 	%r19479, %r19473, %r19474, 23;
	shf.l.wrap.b32 	%r19480, %r19474, %r19473, 23;
	mov.b64 	%rd4535, {%r19480, %r19479};
	xor.b64  	%rd4536, %rd4534, %rd4535;
	xor.b64  	%rd4537, %rd4496, %rd4472;
	and.b64  	%rd4538, %rd4520, %rd4537;
	xor.b64  	%rd4539, %rd4538, %rd4472;
	add.s64 	%rd4540, %rd4448, %rd4171;
	add.s64 	%rd4541, %rd4540, %rd49;
	add.s64 	%rd4542, %rd4541, %rd4539;
	add.s64 	%rd4543, %rd4542, %rd4536;
	add.s64 	%rd4544, %rd4543, %rd4459;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19481,%dummy}, %rd4531;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19482}, %rd4531;
	}
	shf.r.wrap.b32 	%r19483, %r19482, %r19481, 28;
	shf.r.wrap.b32 	%r19484, %r19481, %r19482, 28;
	mov.b64 	%rd4545, {%r19484, %r19483};
	shf.l.wrap.b32 	%r19485, %r19481, %r19482, 30;
	shf.l.wrap.b32 	%r19486, %r19482, %r19481, 30;
	mov.b64 	%rd4546, {%r19486, %r19485};
	xor.b64  	%rd4547, %rd4546, %rd4545;
	shf.l.wrap.b32 	%r19487, %r19481, %r19482, 25;
	shf.l.wrap.b32 	%r19488, %r19482, %r19481, 25;
	mov.b64 	%rd4548, {%r19488, %r19487};
	xor.b64  	%rd4549, %rd4547, %rd4548;
	xor.b64  	%rd4550, %rd4531, %rd4483;
	xor.b64  	%rd4551, %rd4531, %rd4507;
	and.b64  	%rd4552, %rd4551, %rd4550;
	xor.b64  	%rd4553, %rd4552, %rd4531;
	add.s64 	%rd4554, %rd4543, %rd4553;
	add.s64 	%rd4555, %rd4554, %rd4549;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19489,%dummy}, %rd4158;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19490}, %rd4158;
	}
	shf.r.wrap.b32 	%r19491, %r19490, %r19489, 19;
	shf.r.wrap.b32 	%r19492, %r19489, %r19490, 19;
	mov.b64 	%rd4556, {%r19492, %r19491};
	shf.l.wrap.b32 	%r19493, %r19489, %r19490, 3;
	shf.l.wrap.b32 	%r19494, %r19490, %r19489, 3;
	mov.b64 	%rd4557, {%r19494, %r19493};
	shr.u64 	%rd4558, %rd4158, 6;
	xor.b64  	%rd4559, %rd4556, %rd4558;
	xor.b64  	%rd4560, %rd4559, %rd4557;
	shf.r.wrap.b32 	%r19495, %r19104, %r19103, 1;
	shf.r.wrap.b32 	%r19496, %r19103, %r19104, 1;
	mov.b64 	%rd4561, {%r19496, %r19495};
	shf.r.wrap.b32 	%r19497, %r19104, %r19103, 8;
	shf.r.wrap.b32 	%r19498, %r19103, %r19104, 8;
	mov.b64 	%rd4562, {%r19498, %r19497};
	shr.u64 	%rd4563, %rd3989, 7;
	xor.b64  	%rd4564, %rd4561, %rd4563;
	xor.b64  	%rd4565, %rd4564, %rd4562;
	add.s64 	%rd4566, %rd4093, %rd3976;
	add.s64 	%rd4567, %rd4566, %rd4560;
	add.s64 	%rd4568, %rd4567, %rd4565;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19499,%dummy}, %rd4171;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19500}, %rd4171;
	}
	shf.r.wrap.b32 	%r19501, %r19500, %r19499, 19;
	shf.r.wrap.b32 	%r19502, %r19499, %r19500, 19;
	mov.b64 	%rd4569, {%r19502, %r19501};
	shf.l.wrap.b32 	%r19503, %r19499, %r19500, 3;
	shf.l.wrap.b32 	%r19504, %r19500, %r19499, 3;
	mov.b64 	%rd4570, {%r19504, %r19503};
	shr.u64 	%rd4571, %rd4171, 6;
	xor.b64  	%rd4572, %rd4569, %rd4571;
	xor.b64  	%rd4573, %rd4572, %rd4570;
	shf.r.wrap.b32 	%r19505, %r19114, %r19113, 1;
	shf.r.wrap.b32 	%r19506, %r19113, %r19114, 1;
	mov.b64 	%rd4574, {%r19506, %r19505};
	shf.r.wrap.b32 	%r19507, %r19114, %r19113, 8;
	shf.r.wrap.b32 	%r19508, %r19113, %r19114, 8;
	mov.b64 	%rd4575, {%r19508, %r19507};
	shr.u64 	%rd4576, %rd4002, 7;
	xor.b64  	%rd4577, %rd4574, %rd4576;
	xor.b64  	%rd4578, %rd4577, %rd4575;
	add.s64 	%rd4579, %rd4106, %rd3989;
	add.s64 	%rd4580, %rd4579, %rd4573;
	add.s64 	%rd4581, %rd4580, %rd4578;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19509,%dummy}, %rd4568;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19510}, %rd4568;
	}
	shf.r.wrap.b32 	%r19511, %r19510, %r19509, 19;
	shf.r.wrap.b32 	%r19512, %r19509, %r19510, 19;
	mov.b64 	%rd4582, {%r19512, %r19511};
	shf.l.wrap.b32 	%r19513, %r19509, %r19510, 3;
	shf.l.wrap.b32 	%r19514, %r19510, %r19509, 3;
	mov.b64 	%rd4583, {%r19514, %r19513};
	shr.u64 	%rd4584, %rd4568, 6;
	xor.b64  	%rd4585, %rd4582, %rd4584;
	xor.b64  	%rd4586, %rd4585, %rd4583;
	shf.r.wrap.b32 	%r19515, %r19124, %r19123, 1;
	shf.r.wrap.b32 	%r19516, %r19123, %r19124, 1;
	mov.b64 	%rd4587, {%r19516, %r19515};
	shf.r.wrap.b32 	%r19517, %r19124, %r19123, 8;
	shf.r.wrap.b32 	%r19518, %r19123, %r19124, 8;
	mov.b64 	%rd4588, {%r19518, %r19517};
	shr.u64 	%rd4589, %rd4015, 7;
	xor.b64  	%rd4590, %rd4587, %rd4589;
	xor.b64  	%rd4591, %rd4590, %rd4588;
	add.s64 	%rd4592, %rd4119, %rd4002;
	add.s64 	%rd4593, %rd4592, %rd4586;
	add.s64 	%rd4594, %rd4593, %rd4591;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19519,%dummy}, %rd4581;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19520}, %rd4581;
	}
	shf.r.wrap.b32 	%r19521, %r19520, %r19519, 19;
	shf.r.wrap.b32 	%r19522, %r19519, %r19520, 19;
	mov.b64 	%rd4595, {%r19522, %r19521};
	shf.l.wrap.b32 	%r19523, %r19519, %r19520, 3;
	shf.l.wrap.b32 	%r19524, %r19520, %r19519, 3;
	mov.b64 	%rd4596, {%r19524, %r19523};
	shr.u64 	%rd4597, %rd4581, 6;
	xor.b64  	%rd4598, %rd4595, %rd4597;
	xor.b64  	%rd4599, %rd4598, %rd4596;
	shf.r.wrap.b32 	%r19525, %r19134, %r19133, 1;
	shf.r.wrap.b32 	%r19526, %r19133, %r19134, 1;
	mov.b64 	%rd4600, {%r19526, %r19525};
	shf.r.wrap.b32 	%r19527, %r19134, %r19133, 8;
	shf.r.wrap.b32 	%r19528, %r19133, %r19134, 8;
	mov.b64 	%rd4601, {%r19528, %r19527};
	shr.u64 	%rd4602, %rd4028, 7;
	xor.b64  	%rd4603, %rd4600, %rd4602;
	xor.b64  	%rd4604, %rd4603, %rd4601;
	add.s64 	%rd4605, %rd4132, %rd4015;
	add.s64 	%rd4606, %rd4605, %rd4599;
	add.s64 	%rd4607, %rd4606, %rd4604;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19529,%dummy}, %rd4594;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19530}, %rd4594;
	}
	shf.r.wrap.b32 	%r19531, %r19530, %r19529, 19;
	shf.r.wrap.b32 	%r19532, %r19529, %r19530, 19;
	mov.b64 	%rd4608, {%r19532, %r19531};
	shf.l.wrap.b32 	%r19533, %r19529, %r19530, 3;
	shf.l.wrap.b32 	%r19534, %r19530, %r19529, 3;
	mov.b64 	%rd4609, {%r19534, %r19533};
	shr.u64 	%rd4610, %rd4594, 6;
	xor.b64  	%rd4611, %rd4608, %rd4610;
	xor.b64  	%rd4612, %rd4611, %rd4609;
	shf.r.wrap.b32 	%r19535, %r19144, %r19143, 1;
	shf.r.wrap.b32 	%r19536, %r19143, %r19144, 1;
	mov.b64 	%rd4613, {%r19536, %r19535};
	shf.r.wrap.b32 	%r19537, %r19144, %r19143, 8;
	shf.r.wrap.b32 	%r19538, %r19143, %r19144, 8;
	mov.b64 	%rd4614, {%r19538, %r19537};
	shr.u64 	%rd4615, %rd4041, 7;
	xor.b64  	%rd4616, %rd4613, %rd4615;
	xor.b64  	%rd4617, %rd4616, %rd4614;
	add.s64 	%rd4618, %rd4145, %rd4028;
	add.s64 	%rd4619, %rd4618, %rd4612;
	add.s64 	%rd4620, %rd4619, %rd4617;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19539,%dummy}, %rd4607;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19540}, %rd4607;
	}
	shf.r.wrap.b32 	%r19541, %r19540, %r19539, 19;
	shf.r.wrap.b32 	%r19542, %r19539, %r19540, 19;
	mov.b64 	%rd4621, {%r19542, %r19541};
	shf.l.wrap.b32 	%r19543, %r19539, %r19540, 3;
	shf.l.wrap.b32 	%r19544, %r19540, %r19539, 3;
	mov.b64 	%rd4622, {%r19544, %r19543};
	shr.u64 	%rd4623, %rd4607, 6;
	xor.b64  	%rd4624, %rd4621, %rd4623;
	xor.b64  	%rd4625, %rd4624, %rd4622;
	shf.r.wrap.b32 	%r19545, %r19154, %r19153, 1;
	shf.r.wrap.b32 	%r19546, %r19153, %r19154, 1;
	mov.b64 	%rd4626, {%r19546, %r19545};
	shf.r.wrap.b32 	%r19547, %r19154, %r19153, 8;
	shf.r.wrap.b32 	%r19548, %r19153, %r19154, 8;
	mov.b64 	%rd4627, {%r19548, %r19547};
	shr.u64 	%rd4628, %rd4054, 7;
	xor.b64  	%rd4629, %rd4626, %rd4628;
	xor.b64  	%rd4630, %rd4629, %rd4627;
	add.s64 	%rd4631, %rd4158, %rd4041;
	add.s64 	%rd4632, %rd4631, %rd4625;
	add.s64 	%rd4633, %rd4632, %rd4630;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19549,%dummy}, %rd4620;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19550}, %rd4620;
	}
	shf.r.wrap.b32 	%r19551, %r19550, %r19549, 19;
	shf.r.wrap.b32 	%r19552, %r19549, %r19550, 19;
	mov.b64 	%rd4634, {%r19552, %r19551};
	shf.l.wrap.b32 	%r19553, %r19549, %r19550, 3;
	shf.l.wrap.b32 	%r19554, %r19550, %r19549, 3;
	mov.b64 	%rd4635, {%r19554, %r19553};
	shr.u64 	%rd4636, %rd4620, 6;
	xor.b64  	%rd4637, %rd4634, %rd4636;
	xor.b64  	%rd4638, %rd4637, %rd4635;
	shf.r.wrap.b32 	%r19555, %r19164, %r19163, 1;
	shf.r.wrap.b32 	%r19556, %r19163, %r19164, 1;
	mov.b64 	%rd4639, {%r19556, %r19555};
	shf.r.wrap.b32 	%r19557, %r19164, %r19163, 8;
	shf.r.wrap.b32 	%r19558, %r19163, %r19164, 8;
	mov.b64 	%rd4640, {%r19558, %r19557};
	shr.u64 	%rd4641, %rd4067, 7;
	xor.b64  	%rd4642, %rd4639, %rd4641;
	xor.b64  	%rd4643, %rd4642, %rd4640;
	add.s64 	%rd4644, %rd4171, %rd4054;
	add.s64 	%rd4645, %rd4644, %rd4638;
	add.s64 	%rd4646, %rd4645, %rd4643;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19559,%dummy}, %rd4633;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19560}, %rd4633;
	}
	shf.r.wrap.b32 	%r19561, %r19560, %r19559, 19;
	shf.r.wrap.b32 	%r19562, %r19559, %r19560, 19;
	mov.b64 	%rd4647, {%r19562, %r19561};
	shf.l.wrap.b32 	%r19563, %r19559, %r19560, 3;
	shf.l.wrap.b32 	%r19564, %r19560, %r19559, 3;
	mov.b64 	%rd4648, {%r19564, %r19563};
	shr.u64 	%rd4649, %rd4633, 6;
	xor.b64  	%rd4650, %rd4647, %rd4649;
	xor.b64  	%rd4651, %rd4650, %rd4648;
	shf.r.wrap.b32 	%r19565, %r19174, %r19173, 1;
	shf.r.wrap.b32 	%r19566, %r19173, %r19174, 1;
	mov.b64 	%rd4652, {%r19566, %r19565};
	shf.r.wrap.b32 	%r19567, %r19174, %r19173, 8;
	shf.r.wrap.b32 	%r19568, %r19173, %r19174, 8;
	mov.b64 	%rd4653, {%r19568, %r19567};
	shr.u64 	%rd4654, %rd4080, 7;
	xor.b64  	%rd4655, %rd4652, %rd4654;
	xor.b64  	%rd4656, %rd4655, %rd4653;
	add.s64 	%rd4657, %rd4568, %rd4067;
	add.s64 	%rd4658, %rd4657, %rd4651;
	add.s64 	%rd4659, %rd4658, %rd4656;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19569,%dummy}, %rd4646;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19570}, %rd4646;
	}
	shf.r.wrap.b32 	%r19571, %r19570, %r19569, 19;
	shf.r.wrap.b32 	%r19572, %r19569, %r19570, 19;
	mov.b64 	%rd4660, {%r19572, %r19571};
	shf.l.wrap.b32 	%r19573, %r19569, %r19570, 3;
	shf.l.wrap.b32 	%r19574, %r19570, %r19569, 3;
	mov.b64 	%rd4661, {%r19574, %r19573};
	shr.u64 	%rd4662, %rd4646, 6;
	xor.b64  	%rd4663, %rd4660, %rd4662;
	xor.b64  	%rd4664, %rd4663, %rd4661;
	shf.r.wrap.b32 	%r19575, %r19184, %r19183, 1;
	shf.r.wrap.b32 	%r19576, %r19183, %r19184, 1;
	mov.b64 	%rd4665, {%r19576, %r19575};
	shf.r.wrap.b32 	%r19577, %r19184, %r19183, 8;
	shf.r.wrap.b32 	%r19578, %r19183, %r19184, 8;
	mov.b64 	%rd4666, {%r19578, %r19577};
	shr.u64 	%rd4667, %rd4093, 7;
	xor.b64  	%rd4668, %rd4665, %rd4667;
	xor.b64  	%rd4669, %rd4668, %rd4666;
	add.s64 	%rd4670, %rd4581, %rd4080;
	add.s64 	%rd4671, %rd4670, %rd4664;
	add.s64 	%rd4672, %rd4671, %rd4669;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19579,%dummy}, %rd4659;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19580}, %rd4659;
	}
	shf.r.wrap.b32 	%r19581, %r19580, %r19579, 19;
	shf.r.wrap.b32 	%r19582, %r19579, %r19580, 19;
	mov.b64 	%rd4673, {%r19582, %r19581};
	shf.l.wrap.b32 	%r19583, %r19579, %r19580, 3;
	shf.l.wrap.b32 	%r19584, %r19580, %r19579, 3;
	mov.b64 	%rd4674, {%r19584, %r19583};
	shr.u64 	%rd4675, %rd4659, 6;
	xor.b64  	%rd4676, %rd4673, %rd4675;
	xor.b64  	%rd4677, %rd4676, %rd4674;
	shf.r.wrap.b32 	%r19585, %r19194, %r19193, 1;
	shf.r.wrap.b32 	%r19586, %r19193, %r19194, 1;
	mov.b64 	%rd4678, {%r19586, %r19585};
	shf.r.wrap.b32 	%r19587, %r19194, %r19193, 8;
	shf.r.wrap.b32 	%r19588, %r19193, %r19194, 8;
	mov.b64 	%rd4679, {%r19588, %r19587};
	shr.u64 	%rd4680, %rd4106, 7;
	xor.b64  	%rd4681, %rd4678, %rd4680;
	xor.b64  	%rd4682, %rd4681, %rd4679;
	add.s64 	%rd4683, %rd4594, %rd4093;
	add.s64 	%rd4684, %rd4683, %rd4677;
	add.s64 	%rd4685, %rd4684, %rd4682;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19589,%dummy}, %rd4672;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19590}, %rd4672;
	}
	shf.r.wrap.b32 	%r19591, %r19590, %r19589, 19;
	shf.r.wrap.b32 	%r19592, %r19589, %r19590, 19;
	mov.b64 	%rd4686, {%r19592, %r19591};
	shf.l.wrap.b32 	%r19593, %r19589, %r19590, 3;
	shf.l.wrap.b32 	%r19594, %r19590, %r19589, 3;
	mov.b64 	%rd4687, {%r19594, %r19593};
	shr.u64 	%rd4688, %rd4672, 6;
	xor.b64  	%rd4689, %rd4686, %rd4688;
	xor.b64  	%rd4690, %rd4689, %rd4687;
	shf.r.wrap.b32 	%r19595, %r19204, %r19203, 1;
	shf.r.wrap.b32 	%r19596, %r19203, %r19204, 1;
	mov.b64 	%rd4691, {%r19596, %r19595};
	shf.r.wrap.b32 	%r19597, %r19204, %r19203, 8;
	shf.r.wrap.b32 	%r19598, %r19203, %r19204, 8;
	mov.b64 	%rd4692, {%r19598, %r19597};
	shr.u64 	%rd4693, %rd4119, 7;
	xor.b64  	%rd4694, %rd4691, %rd4693;
	xor.b64  	%rd4695, %rd4694, %rd4692;
	add.s64 	%rd4696, %rd4607, %rd4106;
	add.s64 	%rd4697, %rd4696, %rd4690;
	add.s64 	%rd4698, %rd4697, %rd4695;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19599,%dummy}, %rd4685;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19600}, %rd4685;
	}
	shf.r.wrap.b32 	%r19601, %r19600, %r19599, 19;
	shf.r.wrap.b32 	%r19602, %r19599, %r19600, 19;
	mov.b64 	%rd4699, {%r19602, %r19601};
	shf.l.wrap.b32 	%r19603, %r19599, %r19600, 3;
	shf.l.wrap.b32 	%r19604, %r19600, %r19599, 3;
	mov.b64 	%rd4700, {%r19604, %r19603};
	shr.u64 	%rd4701, %rd4685, 6;
	xor.b64  	%rd4702, %rd4699, %rd4701;
	xor.b64  	%rd4703, %rd4702, %rd4700;
	shf.r.wrap.b32 	%r19605, %r19214, %r19213, 1;
	shf.r.wrap.b32 	%r19606, %r19213, %r19214, 1;
	mov.b64 	%rd4704, {%r19606, %r19605};
	shf.r.wrap.b32 	%r19607, %r19214, %r19213, 8;
	shf.r.wrap.b32 	%r19608, %r19213, %r19214, 8;
	mov.b64 	%rd4705, {%r19608, %r19607};
	shr.u64 	%rd4706, %rd4132, 7;
	xor.b64  	%rd4707, %rd4704, %rd4706;
	xor.b64  	%rd4708, %rd4707, %rd4705;
	add.s64 	%rd4709, %rd4620, %rd4119;
	add.s64 	%rd4710, %rd4709, %rd4703;
	add.s64 	%rd4711, %rd4710, %rd4708;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19609,%dummy}, %rd4698;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19610}, %rd4698;
	}
	shf.r.wrap.b32 	%r19611, %r19610, %r19609, 19;
	shf.r.wrap.b32 	%r19612, %r19609, %r19610, 19;
	mov.b64 	%rd4712, {%r19612, %r19611};
	shf.l.wrap.b32 	%r19613, %r19609, %r19610, 3;
	shf.l.wrap.b32 	%r19614, %r19610, %r19609, 3;
	mov.b64 	%rd4713, {%r19614, %r19613};
	shr.u64 	%rd4714, %rd4698, 6;
	xor.b64  	%rd4715, %rd4712, %rd4714;
	xor.b64  	%rd4716, %rd4715, %rd4713;
	shf.r.wrap.b32 	%r19615, %r19224, %r19223, 1;
	shf.r.wrap.b32 	%r19616, %r19223, %r19224, 1;
	mov.b64 	%rd4717, {%r19616, %r19615};
	shf.r.wrap.b32 	%r19617, %r19224, %r19223, 8;
	shf.r.wrap.b32 	%r19618, %r19223, %r19224, 8;
	mov.b64 	%rd4718, {%r19618, %r19617};
	shr.u64 	%rd4719, %rd4145, 7;
	xor.b64  	%rd4720, %rd4717, %rd4719;
	xor.b64  	%rd4721, %rd4720, %rd4718;
	add.s64 	%rd4722, %rd4633, %rd4132;
	add.s64 	%rd4723, %rd4722, %rd4716;
	add.s64 	%rd4724, %rd4723, %rd4721;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19619,%dummy}, %rd4711;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19620}, %rd4711;
	}
	shf.r.wrap.b32 	%r19621, %r19620, %r19619, 19;
	shf.r.wrap.b32 	%r19622, %r19619, %r19620, 19;
	mov.b64 	%rd4725, {%r19622, %r19621};
	shf.l.wrap.b32 	%r19623, %r19619, %r19620, 3;
	shf.l.wrap.b32 	%r19624, %r19620, %r19619, 3;
	mov.b64 	%rd4726, {%r19624, %r19623};
	shr.u64 	%rd4727, %rd4711, 6;
	xor.b64  	%rd4728, %rd4725, %rd4727;
	xor.b64  	%rd4729, %rd4728, %rd4726;
	shf.r.wrap.b32 	%r19625, %r19490, %r19489, 1;
	shf.r.wrap.b32 	%r19626, %r19489, %r19490, 1;
	mov.b64 	%rd4730, {%r19626, %r19625};
	shf.r.wrap.b32 	%r19627, %r19490, %r19489, 8;
	shf.r.wrap.b32 	%r19628, %r19489, %r19490, 8;
	mov.b64 	%rd4731, {%r19628, %r19627};
	shr.u64 	%rd4732, %rd4158, 7;
	xor.b64  	%rd4733, %rd4730, %rd4732;
	xor.b64  	%rd4734, %rd4733, %rd4731;
	add.s64 	%rd4735, %rd4646, %rd4145;
	add.s64 	%rd4736, %rd4735, %rd4729;
	add.s64 	%rd4737, %rd4736, %rd4734;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19629,%dummy}, %rd4724;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19630}, %rd4724;
	}
	shf.r.wrap.b32 	%r19631, %r19630, %r19629, 19;
	shf.r.wrap.b32 	%r19632, %r19629, %r19630, 19;
	mov.b64 	%rd4738, {%r19632, %r19631};
	shf.l.wrap.b32 	%r19633, %r19629, %r19630, 3;
	shf.l.wrap.b32 	%r19634, %r19630, %r19629, 3;
	mov.b64 	%rd4739, {%r19634, %r19633};
	shr.u64 	%rd4740, %rd4724, 6;
	xor.b64  	%rd4741, %rd4738, %rd4740;
	xor.b64  	%rd4742, %rd4741, %rd4739;
	shf.r.wrap.b32 	%r19635, %r19500, %r19499, 1;
	shf.r.wrap.b32 	%r19636, %r19499, %r19500, 1;
	mov.b64 	%rd4743, {%r19636, %r19635};
	shf.r.wrap.b32 	%r19637, %r19500, %r19499, 8;
	shf.r.wrap.b32 	%r19638, %r19499, %r19500, 8;
	mov.b64 	%rd4744, {%r19638, %r19637};
	shr.u64 	%rd4745, %rd4171, 7;
	xor.b64  	%rd4746, %rd4743, %rd4745;
	xor.b64  	%rd4747, %rd4746, %rd4744;
	add.s64 	%rd4748, %rd4659, %rd4158;
	add.s64 	%rd4749, %rd4748, %rd4742;
	add.s64 	%rd4750, %rd4749, %rd4747;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19639,%dummy}, %rd4737;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19640}, %rd4737;
	}
	shf.r.wrap.b32 	%r19641, %r19640, %r19639, 19;
	shf.r.wrap.b32 	%r19642, %r19639, %r19640, 19;
	mov.b64 	%rd4751, {%r19642, %r19641};
	shf.l.wrap.b32 	%r19643, %r19639, %r19640, 3;
	shf.l.wrap.b32 	%r19644, %r19640, %r19639, 3;
	mov.b64 	%rd4752, {%r19644, %r19643};
	shr.u64 	%rd4753, %rd4737, 6;
	xor.b64  	%rd4754, %rd4751, %rd4753;
	xor.b64  	%rd4755, %rd4754, %rd4752;
	shf.r.wrap.b32 	%r19645, %r19510, %r19509, 1;
	shf.r.wrap.b32 	%r19646, %r19509, %r19510, 1;
	mov.b64 	%rd4756, {%r19646, %r19645};
	shf.r.wrap.b32 	%r19647, %r19510, %r19509, 8;
	shf.r.wrap.b32 	%r19648, %r19509, %r19510, 8;
	mov.b64 	%rd4757, {%r19648, %r19647};
	shr.u64 	%rd4758, %rd4568, 7;
	xor.b64  	%rd4759, %rd4756, %rd4758;
	xor.b64  	%rd4760, %rd4759, %rd4757;
	add.s64 	%rd4761, %rd4672, %rd4171;
	add.s64 	%rd4762, %rd4761, %rd4755;
	add.s64 	%rd4763, %rd4762, %rd4760;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19649,%dummy}, %rd4544;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19650}, %rd4544;
	}
	shf.r.wrap.b32 	%r19651, %r19650, %r19649, 14;
	shf.r.wrap.b32 	%r19652, %r19649, %r19650, 14;
	mov.b64 	%rd4764, {%r19652, %r19651};
	shf.r.wrap.b32 	%r19653, %r19650, %r19649, 18;
	shf.r.wrap.b32 	%r19654, %r19649, %r19650, 18;
	mov.b64 	%rd4765, {%r19654, %r19653};
	xor.b64  	%rd4766, %rd4765, %rd4764;
	shf.l.wrap.b32 	%r19655, %r19649, %r19650, 23;
	shf.l.wrap.b32 	%r19656, %r19650, %r19649, 23;
	mov.b64 	%rd4767, {%r19656, %r19655};
	xor.b64  	%rd4768, %rd4766, %rd4767;
	xor.b64  	%rd4769, %rd4520, %rd4496;
	and.b64  	%rd4770, %rd4769, %rd4544;
	xor.b64  	%rd4771, %rd4770, %rd4496;
	add.s64 	%rd4772, %rd4771, %rd4472;
	add.s64 	%rd4773, %rd4772, %rd4568;
	add.s64 	%rd4774, %rd4773, %rd50;
	add.s64 	%rd4775, %rd4774, %rd4768;
	add.s64 	%rd4776, %rd4775, %rd4483;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19657,%dummy}, %rd4555;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19658}, %rd4555;
	}
	shf.r.wrap.b32 	%r19659, %r19658, %r19657, 28;
	shf.r.wrap.b32 	%r19660, %r19657, %r19658, 28;
	mov.b64 	%rd4777, {%r19660, %r19659};
	shf.l.wrap.b32 	%r19661, %r19657, %r19658, 30;
	shf.l.wrap.b32 	%r19662, %r19658, %r19657, 30;
	mov.b64 	%rd4778, {%r19662, %r19661};
	xor.b64  	%rd4779, %rd4778, %rd4777;
	shf.l.wrap.b32 	%r19663, %r19657, %r19658, 25;
	shf.l.wrap.b32 	%r19664, %r19658, %r19657, 25;
	mov.b64 	%rd4780, {%r19664, %r19663};
	xor.b64  	%rd4781, %rd4779, %rd4780;
	xor.b64  	%rd4782, %rd4555, %rd4507;
	xor.b64  	%rd4783, %rd4555, %rd4531;
	and.b64  	%rd4784, %rd4783, %rd4782;
	xor.b64  	%rd4785, %rd4784, %rd4555;
	add.s64 	%rd4786, %rd4775, %rd4785;
	add.s64 	%rd4787, %rd4786, %rd4781;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19665,%dummy}, %rd4776;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19666}, %rd4776;
	}
	shf.r.wrap.b32 	%r19667, %r19666, %r19665, 14;
	shf.r.wrap.b32 	%r19668, %r19665, %r19666, 14;
	mov.b64 	%rd4788, {%r19668, %r19667};
	shf.r.wrap.b32 	%r19669, %r19666, %r19665, 18;
	shf.r.wrap.b32 	%r19670, %r19665, %r19666, 18;
	mov.b64 	%rd4789, {%r19670, %r19669};
	xor.b64  	%rd4790, %rd4789, %rd4788;
	shf.l.wrap.b32 	%r19671, %r19665, %r19666, 23;
	shf.l.wrap.b32 	%r19672, %r19666, %r19665, 23;
	mov.b64 	%rd4791, {%r19672, %r19671};
	xor.b64  	%rd4792, %rd4790, %rd4791;
	xor.b64  	%rd4793, %rd4544, %rd4520;
	and.b64  	%rd4794, %rd4776, %rd4793;
	xor.b64  	%rd4795, %rd4794, %rd4520;
	add.s64 	%rd4796, %rd4581, %rd4496;
	add.s64 	%rd4797, %rd4796, %rd51;
	add.s64 	%rd4798, %rd4797, %rd4795;
	add.s64 	%rd4799, %rd4798, %rd4792;
	add.s64 	%rd4800, %rd4799, %rd4507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19673,%dummy}, %rd4787;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19674}, %rd4787;
	}
	shf.r.wrap.b32 	%r19675, %r19674, %r19673, 28;
	shf.r.wrap.b32 	%r19676, %r19673, %r19674, 28;
	mov.b64 	%rd4801, {%r19676, %r19675};
	shf.l.wrap.b32 	%r19677, %r19673, %r19674, 30;
	shf.l.wrap.b32 	%r19678, %r19674, %r19673, 30;
	mov.b64 	%rd4802, {%r19678, %r19677};
	xor.b64  	%rd4803, %rd4802, %rd4801;
	shf.l.wrap.b32 	%r19679, %r19673, %r19674, 25;
	shf.l.wrap.b32 	%r19680, %r19674, %r19673, 25;
	mov.b64 	%rd4804, {%r19680, %r19679};
	xor.b64  	%rd4805, %rd4803, %rd4804;
	xor.b64  	%rd4806, %rd4787, %rd4531;
	xor.b64  	%rd4807, %rd4787, %rd4555;
	and.b64  	%rd4808, %rd4807, %rd4806;
	xor.b64  	%rd4809, %rd4808, %rd4787;
	add.s64 	%rd4810, %rd4799, %rd4809;
	add.s64 	%rd4811, %rd4810, %rd4805;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19681,%dummy}, %rd4800;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19682}, %rd4800;
	}
	shf.r.wrap.b32 	%r19683, %r19682, %r19681, 14;
	shf.r.wrap.b32 	%r19684, %r19681, %r19682, 14;
	mov.b64 	%rd4812, {%r19684, %r19683};
	shf.r.wrap.b32 	%r19685, %r19682, %r19681, 18;
	shf.r.wrap.b32 	%r19686, %r19681, %r19682, 18;
	mov.b64 	%rd4813, {%r19686, %r19685};
	xor.b64  	%rd4814, %rd4813, %rd4812;
	shf.l.wrap.b32 	%r19687, %r19681, %r19682, 23;
	shf.l.wrap.b32 	%r19688, %r19682, %r19681, 23;
	mov.b64 	%rd4815, {%r19688, %r19687};
	xor.b64  	%rd4816, %rd4814, %rd4815;
	xor.b64  	%rd4817, %rd4776, %rd4544;
	and.b64  	%rd4818, %rd4800, %rd4817;
	xor.b64  	%rd4819, %rd4818, %rd4544;
	add.s64 	%rd4820, %rd4594, %rd4520;
	add.s64 	%rd4821, %rd4820, %rd52;
	add.s64 	%rd4822, %rd4821, %rd4819;
	add.s64 	%rd4823, %rd4822, %rd4816;
	add.s64 	%rd4824, %rd4823, %rd4531;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19689,%dummy}, %rd4811;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19690}, %rd4811;
	}
	shf.r.wrap.b32 	%r19691, %r19690, %r19689, 28;
	shf.r.wrap.b32 	%r19692, %r19689, %r19690, 28;
	mov.b64 	%rd4825, {%r19692, %r19691};
	shf.l.wrap.b32 	%r19693, %r19689, %r19690, 30;
	shf.l.wrap.b32 	%r19694, %r19690, %r19689, 30;
	mov.b64 	%rd4826, {%r19694, %r19693};
	xor.b64  	%rd4827, %rd4826, %rd4825;
	shf.l.wrap.b32 	%r19695, %r19689, %r19690, 25;
	shf.l.wrap.b32 	%r19696, %r19690, %r19689, 25;
	mov.b64 	%rd4828, {%r19696, %r19695};
	xor.b64  	%rd4829, %rd4827, %rd4828;
	xor.b64  	%rd4830, %rd4811, %rd4555;
	xor.b64  	%rd4831, %rd4811, %rd4787;
	and.b64  	%rd4832, %rd4831, %rd4830;
	xor.b64  	%rd4833, %rd4832, %rd4811;
	add.s64 	%rd4834, %rd4823, %rd4833;
	add.s64 	%rd4835, %rd4834, %rd4829;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19697,%dummy}, %rd4824;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19698}, %rd4824;
	}
	shf.r.wrap.b32 	%r19699, %r19698, %r19697, 14;
	shf.r.wrap.b32 	%r19700, %r19697, %r19698, 14;
	mov.b64 	%rd4836, {%r19700, %r19699};
	shf.r.wrap.b32 	%r19701, %r19698, %r19697, 18;
	shf.r.wrap.b32 	%r19702, %r19697, %r19698, 18;
	mov.b64 	%rd4837, {%r19702, %r19701};
	xor.b64  	%rd4838, %rd4837, %rd4836;
	shf.l.wrap.b32 	%r19703, %r19697, %r19698, 23;
	shf.l.wrap.b32 	%r19704, %r19698, %r19697, 23;
	mov.b64 	%rd4839, {%r19704, %r19703};
	xor.b64  	%rd4840, %rd4838, %rd4839;
	xor.b64  	%rd4841, %rd4800, %rd4776;
	and.b64  	%rd4842, %rd4824, %rd4841;
	xor.b64  	%rd4843, %rd4842, %rd4776;
	add.s64 	%rd4844, %rd4607, %rd4544;
	add.s64 	%rd4845, %rd4844, %rd53;
	add.s64 	%rd4846, %rd4845, %rd4843;
	add.s64 	%rd4847, %rd4846, %rd4840;
	add.s64 	%rd4848, %rd4847, %rd4555;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19705,%dummy}, %rd4835;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19706}, %rd4835;
	}
	shf.r.wrap.b32 	%r19707, %r19706, %r19705, 28;
	shf.r.wrap.b32 	%r19708, %r19705, %r19706, 28;
	mov.b64 	%rd4849, {%r19708, %r19707};
	shf.l.wrap.b32 	%r19709, %r19705, %r19706, 30;
	shf.l.wrap.b32 	%r19710, %r19706, %r19705, 30;
	mov.b64 	%rd4850, {%r19710, %r19709};
	xor.b64  	%rd4851, %rd4850, %rd4849;
	shf.l.wrap.b32 	%r19711, %r19705, %r19706, 25;
	shf.l.wrap.b32 	%r19712, %r19706, %r19705, 25;
	mov.b64 	%rd4852, {%r19712, %r19711};
	xor.b64  	%rd4853, %rd4851, %rd4852;
	xor.b64  	%rd4854, %rd4835, %rd4787;
	xor.b64  	%rd4855, %rd4835, %rd4811;
	and.b64  	%rd4856, %rd4855, %rd4854;
	xor.b64  	%rd4857, %rd4856, %rd4835;
	add.s64 	%rd4858, %rd4847, %rd4857;
	add.s64 	%rd4859, %rd4858, %rd4853;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19713,%dummy}, %rd4848;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19714}, %rd4848;
	}
	shf.r.wrap.b32 	%r19715, %r19714, %r19713, 14;
	shf.r.wrap.b32 	%r19716, %r19713, %r19714, 14;
	mov.b64 	%rd4860, {%r19716, %r19715};
	shf.r.wrap.b32 	%r19717, %r19714, %r19713, 18;
	shf.r.wrap.b32 	%r19718, %r19713, %r19714, 18;
	mov.b64 	%rd4861, {%r19718, %r19717};
	xor.b64  	%rd4862, %rd4861, %rd4860;
	shf.l.wrap.b32 	%r19719, %r19713, %r19714, 23;
	shf.l.wrap.b32 	%r19720, %r19714, %r19713, 23;
	mov.b64 	%rd4863, {%r19720, %r19719};
	xor.b64  	%rd4864, %rd4862, %rd4863;
	xor.b64  	%rd4865, %rd4824, %rd4800;
	and.b64  	%rd4866, %rd4848, %rd4865;
	xor.b64  	%rd4867, %rd4866, %rd4800;
	add.s64 	%rd4868, %rd4776, %rd4620;
	add.s64 	%rd4869, %rd4868, %rd54;
	add.s64 	%rd4870, %rd4869, %rd4867;
	add.s64 	%rd4871, %rd4870, %rd4864;
	add.s64 	%rd4872, %rd4871, %rd4787;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19721,%dummy}, %rd4859;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19722}, %rd4859;
	}
	shf.r.wrap.b32 	%r19723, %r19722, %r19721, 28;
	shf.r.wrap.b32 	%r19724, %r19721, %r19722, 28;
	mov.b64 	%rd4873, {%r19724, %r19723};
	shf.l.wrap.b32 	%r19725, %r19721, %r19722, 30;
	shf.l.wrap.b32 	%r19726, %r19722, %r19721, 30;
	mov.b64 	%rd4874, {%r19726, %r19725};
	xor.b64  	%rd4875, %rd4874, %rd4873;
	shf.l.wrap.b32 	%r19727, %r19721, %r19722, 25;
	shf.l.wrap.b32 	%r19728, %r19722, %r19721, 25;
	mov.b64 	%rd4876, {%r19728, %r19727};
	xor.b64  	%rd4877, %rd4875, %rd4876;
	xor.b64  	%rd4878, %rd4859, %rd4811;
	xor.b64  	%rd4879, %rd4859, %rd4835;
	and.b64  	%rd4880, %rd4879, %rd4878;
	xor.b64  	%rd4881, %rd4880, %rd4859;
	add.s64 	%rd4882, %rd4871, %rd4881;
	add.s64 	%rd4883, %rd4882, %rd4877;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19729,%dummy}, %rd4872;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19730}, %rd4872;
	}
	shf.r.wrap.b32 	%r19731, %r19730, %r19729, 14;
	shf.r.wrap.b32 	%r19732, %r19729, %r19730, 14;
	mov.b64 	%rd4884, {%r19732, %r19731};
	shf.r.wrap.b32 	%r19733, %r19730, %r19729, 18;
	shf.r.wrap.b32 	%r19734, %r19729, %r19730, 18;
	mov.b64 	%rd4885, {%r19734, %r19733};
	xor.b64  	%rd4886, %rd4885, %rd4884;
	shf.l.wrap.b32 	%r19735, %r19729, %r19730, 23;
	shf.l.wrap.b32 	%r19736, %r19730, %r19729, 23;
	mov.b64 	%rd4887, {%r19736, %r19735};
	xor.b64  	%rd4888, %rd4886, %rd4887;
	xor.b64  	%rd4889, %rd4848, %rd4824;
	and.b64  	%rd4890, %rd4872, %rd4889;
	xor.b64  	%rd4891, %rd4890, %rd4824;
	add.s64 	%rd4892, %rd4800, %rd4633;
	add.s64 	%rd4893, %rd4892, %rd55;
	add.s64 	%rd4894, %rd4893, %rd4891;
	add.s64 	%rd4895, %rd4894, %rd4888;
	add.s64 	%rd4896, %rd4895, %rd4811;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19737,%dummy}, %rd4883;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19738}, %rd4883;
	}
	shf.r.wrap.b32 	%r19739, %r19738, %r19737, 28;
	shf.r.wrap.b32 	%r19740, %r19737, %r19738, 28;
	mov.b64 	%rd4897, {%r19740, %r19739};
	shf.l.wrap.b32 	%r19741, %r19737, %r19738, 30;
	shf.l.wrap.b32 	%r19742, %r19738, %r19737, 30;
	mov.b64 	%rd4898, {%r19742, %r19741};
	xor.b64  	%rd4899, %rd4898, %rd4897;
	shf.l.wrap.b32 	%r19743, %r19737, %r19738, 25;
	shf.l.wrap.b32 	%r19744, %r19738, %r19737, 25;
	mov.b64 	%rd4900, {%r19744, %r19743};
	xor.b64  	%rd4901, %rd4899, %rd4900;
	xor.b64  	%rd4902, %rd4883, %rd4835;
	xor.b64  	%rd4903, %rd4883, %rd4859;
	and.b64  	%rd4904, %rd4903, %rd4902;
	xor.b64  	%rd4905, %rd4904, %rd4883;
	add.s64 	%rd4906, %rd4895, %rd4905;
	add.s64 	%rd4907, %rd4906, %rd4901;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19745,%dummy}, %rd4896;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19746}, %rd4896;
	}
	shf.r.wrap.b32 	%r19747, %r19746, %r19745, 14;
	shf.r.wrap.b32 	%r19748, %r19745, %r19746, 14;
	mov.b64 	%rd4908, {%r19748, %r19747};
	shf.r.wrap.b32 	%r19749, %r19746, %r19745, 18;
	shf.r.wrap.b32 	%r19750, %r19745, %r19746, 18;
	mov.b64 	%rd4909, {%r19750, %r19749};
	xor.b64  	%rd4910, %rd4909, %rd4908;
	shf.l.wrap.b32 	%r19751, %r19745, %r19746, 23;
	shf.l.wrap.b32 	%r19752, %r19746, %r19745, 23;
	mov.b64 	%rd4911, {%r19752, %r19751};
	xor.b64  	%rd4912, %rd4910, %rd4911;
	xor.b64  	%rd4913, %rd4872, %rd4848;
	and.b64  	%rd4914, %rd4896, %rd4913;
	xor.b64  	%rd4915, %rd4914, %rd4848;
	add.s64 	%rd4916, %rd4824, %rd4646;
	add.s64 	%rd4917, %rd4916, %rd56;
	add.s64 	%rd4918, %rd4917, %rd4915;
	add.s64 	%rd4919, %rd4918, %rd4912;
	add.s64 	%rd4920, %rd4919, %rd4835;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19753,%dummy}, %rd4907;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19754}, %rd4907;
	}
	shf.r.wrap.b32 	%r19755, %r19754, %r19753, 28;
	shf.r.wrap.b32 	%r19756, %r19753, %r19754, 28;
	mov.b64 	%rd4921, {%r19756, %r19755};
	shf.l.wrap.b32 	%r19757, %r19753, %r19754, 30;
	shf.l.wrap.b32 	%r19758, %r19754, %r19753, 30;
	mov.b64 	%rd4922, {%r19758, %r19757};
	xor.b64  	%rd4923, %rd4922, %rd4921;
	shf.l.wrap.b32 	%r19759, %r19753, %r19754, 25;
	shf.l.wrap.b32 	%r19760, %r19754, %r19753, 25;
	mov.b64 	%rd4924, {%r19760, %r19759};
	xor.b64  	%rd4925, %rd4923, %rd4924;
	xor.b64  	%rd4926, %rd4907, %rd4859;
	xor.b64  	%rd4927, %rd4907, %rd4883;
	and.b64  	%rd4928, %rd4927, %rd4926;
	xor.b64  	%rd4929, %rd4928, %rd4907;
	add.s64 	%rd4930, %rd4919, %rd4929;
	add.s64 	%rd4931, %rd4930, %rd4925;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19761,%dummy}, %rd4920;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19762}, %rd4920;
	}
	shf.r.wrap.b32 	%r19763, %r19762, %r19761, 14;
	shf.r.wrap.b32 	%r19764, %r19761, %r19762, 14;
	mov.b64 	%rd4932, {%r19764, %r19763};
	shf.r.wrap.b32 	%r19765, %r19762, %r19761, 18;
	shf.r.wrap.b32 	%r19766, %r19761, %r19762, 18;
	mov.b64 	%rd4933, {%r19766, %r19765};
	xor.b64  	%rd4934, %rd4933, %rd4932;
	shf.l.wrap.b32 	%r19767, %r19761, %r19762, 23;
	shf.l.wrap.b32 	%r19768, %r19762, %r19761, 23;
	mov.b64 	%rd4935, {%r19768, %r19767};
	xor.b64  	%rd4936, %rd4934, %rd4935;
	xor.b64  	%rd4937, %rd4896, %rd4872;
	and.b64  	%rd4938, %rd4920, %rd4937;
	xor.b64  	%rd4939, %rd4938, %rd4872;
	add.s64 	%rd4940, %rd4848, %rd4659;
	add.s64 	%rd4941, %rd4940, %rd57;
	add.s64 	%rd4942, %rd4941, %rd4939;
	add.s64 	%rd4943, %rd4942, %rd4936;
	add.s64 	%rd4944, %rd4943, %rd4859;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19769,%dummy}, %rd4931;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19770}, %rd4931;
	}
	shf.r.wrap.b32 	%r19771, %r19770, %r19769, 28;
	shf.r.wrap.b32 	%r19772, %r19769, %r19770, 28;
	mov.b64 	%rd4945, {%r19772, %r19771};
	shf.l.wrap.b32 	%r19773, %r19769, %r19770, 30;
	shf.l.wrap.b32 	%r19774, %r19770, %r19769, 30;
	mov.b64 	%rd4946, {%r19774, %r19773};
	xor.b64  	%rd4947, %rd4946, %rd4945;
	shf.l.wrap.b32 	%r19775, %r19769, %r19770, 25;
	shf.l.wrap.b32 	%r19776, %r19770, %r19769, 25;
	mov.b64 	%rd4948, {%r19776, %r19775};
	xor.b64  	%rd4949, %rd4947, %rd4948;
	xor.b64  	%rd4950, %rd4931, %rd4883;
	xor.b64  	%rd4951, %rd4931, %rd4907;
	and.b64  	%rd4952, %rd4951, %rd4950;
	xor.b64  	%rd4953, %rd4952, %rd4931;
	add.s64 	%rd4954, %rd4943, %rd4953;
	add.s64 	%rd4955, %rd4954, %rd4949;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19777,%dummy}, %rd4944;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19778}, %rd4944;
	}
	shf.r.wrap.b32 	%r19779, %r19778, %r19777, 14;
	shf.r.wrap.b32 	%r19780, %r19777, %r19778, 14;
	mov.b64 	%rd4956, {%r19780, %r19779};
	shf.r.wrap.b32 	%r19781, %r19778, %r19777, 18;
	shf.r.wrap.b32 	%r19782, %r19777, %r19778, 18;
	mov.b64 	%rd4957, {%r19782, %r19781};
	xor.b64  	%rd4958, %rd4957, %rd4956;
	shf.l.wrap.b32 	%r19783, %r19777, %r19778, 23;
	shf.l.wrap.b32 	%r19784, %r19778, %r19777, 23;
	mov.b64 	%rd4959, {%r19784, %r19783};
	xor.b64  	%rd4960, %rd4958, %rd4959;
	xor.b64  	%rd4961, %rd4920, %rd4896;
	and.b64  	%rd4962, %rd4944, %rd4961;
	xor.b64  	%rd4963, %rd4962, %rd4896;
	add.s64 	%rd4964, %rd4872, %rd4672;
	add.s64 	%rd4965, %rd4964, %rd58;
	add.s64 	%rd4966, %rd4965, %rd4963;
	add.s64 	%rd4967, %rd4966, %rd4960;
	add.s64 	%rd4968, %rd4967, %rd4883;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19785,%dummy}, %rd4955;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19786}, %rd4955;
	}
	shf.r.wrap.b32 	%r19787, %r19786, %r19785, 28;
	shf.r.wrap.b32 	%r19788, %r19785, %r19786, 28;
	mov.b64 	%rd4969, {%r19788, %r19787};
	shf.l.wrap.b32 	%r19789, %r19785, %r19786, 30;
	shf.l.wrap.b32 	%r19790, %r19786, %r19785, 30;
	mov.b64 	%rd4970, {%r19790, %r19789};
	xor.b64  	%rd4971, %rd4970, %rd4969;
	shf.l.wrap.b32 	%r19791, %r19785, %r19786, 25;
	shf.l.wrap.b32 	%r19792, %r19786, %r19785, 25;
	mov.b64 	%rd4972, {%r19792, %r19791};
	xor.b64  	%rd4973, %rd4971, %rd4972;
	xor.b64  	%rd4974, %rd4955, %rd4907;
	xor.b64  	%rd4975, %rd4955, %rd4931;
	and.b64  	%rd4976, %rd4975, %rd4974;
	xor.b64  	%rd4977, %rd4976, %rd4955;
	add.s64 	%rd4978, %rd4967, %rd4977;
	add.s64 	%rd4979, %rd4978, %rd4973;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19793,%dummy}, %rd4968;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19794}, %rd4968;
	}
	shf.r.wrap.b32 	%r19795, %r19794, %r19793, 14;
	shf.r.wrap.b32 	%r19796, %r19793, %r19794, 14;
	mov.b64 	%rd4980, {%r19796, %r19795};
	shf.r.wrap.b32 	%r19797, %r19794, %r19793, 18;
	shf.r.wrap.b32 	%r19798, %r19793, %r19794, 18;
	mov.b64 	%rd4981, {%r19798, %r19797};
	xor.b64  	%rd4982, %rd4981, %rd4980;
	shf.l.wrap.b32 	%r19799, %r19793, %r19794, 23;
	shf.l.wrap.b32 	%r19800, %r19794, %r19793, 23;
	mov.b64 	%rd4983, {%r19800, %r19799};
	xor.b64  	%rd4984, %rd4982, %rd4983;
	xor.b64  	%rd4985, %rd4944, %rd4920;
	and.b64  	%rd4986, %rd4968, %rd4985;
	xor.b64  	%rd4987, %rd4986, %rd4920;
	add.s64 	%rd4988, %rd4896, %rd4685;
	add.s64 	%rd4989, %rd4988, %rd59;
	add.s64 	%rd4990, %rd4989, %rd4987;
	add.s64 	%rd4991, %rd4990, %rd4984;
	add.s64 	%rd4992, %rd4991, %rd4907;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19801,%dummy}, %rd4979;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19802}, %rd4979;
	}
	shf.r.wrap.b32 	%r19803, %r19802, %r19801, 28;
	shf.r.wrap.b32 	%r19804, %r19801, %r19802, 28;
	mov.b64 	%rd4993, {%r19804, %r19803};
	shf.l.wrap.b32 	%r19805, %r19801, %r19802, 30;
	shf.l.wrap.b32 	%r19806, %r19802, %r19801, 30;
	mov.b64 	%rd4994, {%r19806, %r19805};
	xor.b64  	%rd4995, %rd4994, %rd4993;
	shf.l.wrap.b32 	%r19807, %r19801, %r19802, 25;
	shf.l.wrap.b32 	%r19808, %r19802, %r19801, 25;
	mov.b64 	%rd4996, {%r19808, %r19807};
	xor.b64  	%rd4997, %rd4995, %rd4996;
	xor.b64  	%rd4998, %rd4979, %rd4931;
	xor.b64  	%rd4999, %rd4979, %rd4955;
	and.b64  	%rd5000, %rd4999, %rd4998;
	xor.b64  	%rd5001, %rd5000, %rd4979;
	add.s64 	%rd5002, %rd4991, %rd5001;
	add.s64 	%rd5003, %rd5002, %rd4997;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19809,%dummy}, %rd4992;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19810}, %rd4992;
	}
	shf.r.wrap.b32 	%r19811, %r19810, %r19809, 14;
	shf.r.wrap.b32 	%r19812, %r19809, %r19810, 14;
	mov.b64 	%rd5004, {%r19812, %r19811};
	shf.r.wrap.b32 	%r19813, %r19810, %r19809, 18;
	shf.r.wrap.b32 	%r19814, %r19809, %r19810, 18;
	mov.b64 	%rd5005, {%r19814, %r19813};
	xor.b64  	%rd5006, %rd5005, %rd5004;
	shf.l.wrap.b32 	%r19815, %r19809, %r19810, 23;
	shf.l.wrap.b32 	%r19816, %r19810, %r19809, 23;
	mov.b64 	%rd5007, {%r19816, %r19815};
	xor.b64  	%rd5008, %rd5006, %rd5007;
	xor.b64  	%rd5009, %rd4968, %rd4944;
	and.b64  	%rd5010, %rd4992, %rd5009;
	xor.b64  	%rd5011, %rd5010, %rd4944;
	add.s64 	%rd5012, %rd4920, %rd4698;
	add.s64 	%rd5013, %rd5012, %rd60;
	add.s64 	%rd5014, %rd5013, %rd5011;
	add.s64 	%rd5015, %rd5014, %rd5008;
	add.s64 	%rd5016, %rd5015, %rd4931;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19817,%dummy}, %rd5003;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19818}, %rd5003;
	}
	shf.r.wrap.b32 	%r19819, %r19818, %r19817, 28;
	shf.r.wrap.b32 	%r19820, %r19817, %r19818, 28;
	mov.b64 	%rd5017, {%r19820, %r19819};
	shf.l.wrap.b32 	%r19821, %r19817, %r19818, 30;
	shf.l.wrap.b32 	%r19822, %r19818, %r19817, 30;
	mov.b64 	%rd5018, {%r19822, %r19821};
	xor.b64  	%rd5019, %rd5018, %rd5017;
	shf.l.wrap.b32 	%r19823, %r19817, %r19818, 25;
	shf.l.wrap.b32 	%r19824, %r19818, %r19817, 25;
	mov.b64 	%rd5020, {%r19824, %r19823};
	xor.b64  	%rd5021, %rd5019, %rd5020;
	xor.b64  	%rd5022, %rd5003, %rd4955;
	xor.b64  	%rd5023, %rd5003, %rd4979;
	and.b64  	%rd5024, %rd5023, %rd5022;
	xor.b64  	%rd5025, %rd5024, %rd5003;
	add.s64 	%rd5026, %rd5015, %rd5025;
	add.s64 	%rd5027, %rd5026, %rd5021;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19825,%dummy}, %rd5016;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19826}, %rd5016;
	}
	shf.r.wrap.b32 	%r19827, %r19826, %r19825, 14;
	shf.r.wrap.b32 	%r19828, %r19825, %r19826, 14;
	mov.b64 	%rd5028, {%r19828, %r19827};
	shf.r.wrap.b32 	%r19829, %r19826, %r19825, 18;
	shf.r.wrap.b32 	%r19830, %r19825, %r19826, 18;
	mov.b64 	%rd5029, {%r19830, %r19829};
	xor.b64  	%rd5030, %rd5029, %rd5028;
	shf.l.wrap.b32 	%r19831, %r19825, %r19826, 23;
	shf.l.wrap.b32 	%r19832, %r19826, %r19825, 23;
	mov.b64 	%rd5031, {%r19832, %r19831};
	xor.b64  	%rd5032, %rd5030, %rd5031;
	xor.b64  	%rd5033, %rd4992, %rd4968;
	and.b64  	%rd5034, %rd5016, %rd5033;
	xor.b64  	%rd5035, %rd5034, %rd4968;
	add.s64 	%rd5036, %rd4944, %rd4711;
	add.s64 	%rd5037, %rd5036, %rd61;
	add.s64 	%rd5038, %rd5037, %rd5035;
	add.s64 	%rd5039, %rd5038, %rd5032;
	add.s64 	%rd5040, %rd5039, %rd4955;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19833,%dummy}, %rd5027;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19834}, %rd5027;
	}
	shf.r.wrap.b32 	%r19835, %r19834, %r19833, 28;
	shf.r.wrap.b32 	%r19836, %r19833, %r19834, 28;
	mov.b64 	%rd5041, {%r19836, %r19835};
	shf.l.wrap.b32 	%r19837, %r19833, %r19834, 30;
	shf.l.wrap.b32 	%r19838, %r19834, %r19833, 30;
	mov.b64 	%rd5042, {%r19838, %r19837};
	xor.b64  	%rd5043, %rd5042, %rd5041;
	shf.l.wrap.b32 	%r19839, %r19833, %r19834, 25;
	shf.l.wrap.b32 	%r19840, %r19834, %r19833, 25;
	mov.b64 	%rd5044, {%r19840, %r19839};
	xor.b64  	%rd5045, %rd5043, %rd5044;
	xor.b64  	%rd5046, %rd5027, %rd4979;
	xor.b64  	%rd5047, %rd5027, %rd5003;
	and.b64  	%rd5048, %rd5047, %rd5046;
	xor.b64  	%rd5049, %rd5048, %rd5027;
	add.s64 	%rd5050, %rd5039, %rd5049;
	add.s64 	%rd5051, %rd5050, %rd5045;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19841,%dummy}, %rd5040;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19842}, %rd5040;
	}
	shf.r.wrap.b32 	%r19843, %r19842, %r19841, 14;
	shf.r.wrap.b32 	%r19844, %r19841, %r19842, 14;
	mov.b64 	%rd5052, {%r19844, %r19843};
	shf.r.wrap.b32 	%r19845, %r19842, %r19841, 18;
	shf.r.wrap.b32 	%r19846, %r19841, %r19842, 18;
	mov.b64 	%rd5053, {%r19846, %r19845};
	xor.b64  	%rd5054, %rd5053, %rd5052;
	shf.l.wrap.b32 	%r19847, %r19841, %r19842, 23;
	shf.l.wrap.b32 	%r19848, %r19842, %r19841, 23;
	mov.b64 	%rd5055, {%r19848, %r19847};
	xor.b64  	%rd5056, %rd5054, %rd5055;
	xor.b64  	%rd5057, %rd5016, %rd4992;
	and.b64  	%rd5058, %rd5040, %rd5057;
	xor.b64  	%rd5059, %rd5058, %rd4992;
	add.s64 	%rd5060, %rd4968, %rd4724;
	add.s64 	%rd5061, %rd5060, %rd62;
	add.s64 	%rd5062, %rd5061, %rd5059;
	add.s64 	%rd5063, %rd5062, %rd5056;
	add.s64 	%rd5064, %rd5063, %rd4979;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19849,%dummy}, %rd5051;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19850}, %rd5051;
	}
	shf.r.wrap.b32 	%r19851, %r19850, %r19849, 28;
	shf.r.wrap.b32 	%r19852, %r19849, %r19850, 28;
	mov.b64 	%rd5065, {%r19852, %r19851};
	shf.l.wrap.b32 	%r19853, %r19849, %r19850, 30;
	shf.l.wrap.b32 	%r19854, %r19850, %r19849, 30;
	mov.b64 	%rd5066, {%r19854, %r19853};
	xor.b64  	%rd5067, %rd5066, %rd5065;
	shf.l.wrap.b32 	%r19855, %r19849, %r19850, 25;
	shf.l.wrap.b32 	%r19856, %r19850, %r19849, 25;
	mov.b64 	%rd5068, {%r19856, %r19855};
	xor.b64  	%rd5069, %rd5067, %rd5068;
	xor.b64  	%rd5070, %rd5051, %rd5003;
	xor.b64  	%rd5071, %rd5051, %rd5027;
	and.b64  	%rd5072, %rd5071, %rd5070;
	xor.b64  	%rd5073, %rd5072, %rd5051;
	add.s64 	%rd5074, %rd5063, %rd5073;
	add.s64 	%rd5075, %rd5074, %rd5069;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19857,%dummy}, %rd5064;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19858}, %rd5064;
	}
	shf.r.wrap.b32 	%r19859, %r19858, %r19857, 14;
	shf.r.wrap.b32 	%r19860, %r19857, %r19858, 14;
	mov.b64 	%rd5076, {%r19860, %r19859};
	shf.r.wrap.b32 	%r19861, %r19858, %r19857, 18;
	shf.r.wrap.b32 	%r19862, %r19857, %r19858, 18;
	mov.b64 	%rd5077, {%r19862, %r19861};
	xor.b64  	%rd5078, %rd5077, %rd5076;
	shf.l.wrap.b32 	%r19863, %r19857, %r19858, 23;
	shf.l.wrap.b32 	%r19864, %r19858, %r19857, 23;
	mov.b64 	%rd5079, {%r19864, %r19863};
	xor.b64  	%rd5080, %rd5078, %rd5079;
	xor.b64  	%rd5081, %rd5040, %rd5016;
	and.b64  	%rd5082, %rd5064, %rd5081;
	xor.b64  	%rd5083, %rd5082, %rd5016;
	add.s64 	%rd5084, %rd4992, %rd4737;
	add.s64 	%rd5085, %rd5084, %rd63;
	add.s64 	%rd5086, %rd5085, %rd5083;
	add.s64 	%rd5087, %rd5086, %rd5080;
	add.s64 	%rd5088, %rd5087, %rd5003;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19865,%dummy}, %rd5075;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19866}, %rd5075;
	}
	shf.r.wrap.b32 	%r19867, %r19866, %r19865, 28;
	shf.r.wrap.b32 	%r19868, %r19865, %r19866, 28;
	mov.b64 	%rd5089, {%r19868, %r19867};
	shf.l.wrap.b32 	%r19869, %r19865, %r19866, 30;
	shf.l.wrap.b32 	%r19870, %r19866, %r19865, 30;
	mov.b64 	%rd5090, {%r19870, %r19869};
	xor.b64  	%rd5091, %rd5090, %rd5089;
	shf.l.wrap.b32 	%r19871, %r19865, %r19866, 25;
	shf.l.wrap.b32 	%r19872, %r19866, %r19865, 25;
	mov.b64 	%rd5092, {%r19872, %r19871};
	xor.b64  	%rd5093, %rd5091, %rd5092;
	xor.b64  	%rd5094, %rd5075, %rd5027;
	xor.b64  	%rd5095, %rd5075, %rd5051;
	and.b64  	%rd5096, %rd5095, %rd5094;
	xor.b64  	%rd5097, %rd5096, %rd5075;
	add.s64 	%rd5098, %rd5087, %rd5097;
	add.s64 	%rd5099, %rd5098, %rd5093;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19873,%dummy}, %rd5088;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19874}, %rd5088;
	}
	shf.r.wrap.b32 	%r19875, %r19874, %r19873, 14;
	shf.r.wrap.b32 	%r19876, %r19873, %r19874, 14;
	mov.b64 	%rd5100, {%r19876, %r19875};
	shf.r.wrap.b32 	%r19877, %r19874, %r19873, 18;
	shf.r.wrap.b32 	%r19878, %r19873, %r19874, 18;
	mov.b64 	%rd5101, {%r19878, %r19877};
	xor.b64  	%rd5102, %rd5101, %rd5100;
	shf.l.wrap.b32 	%r19879, %r19873, %r19874, 23;
	shf.l.wrap.b32 	%r19880, %r19874, %r19873, 23;
	mov.b64 	%rd5103, {%r19880, %r19879};
	xor.b64  	%rd5104, %rd5102, %rd5103;
	xor.b64  	%rd5105, %rd5064, %rd5040;
	and.b64  	%rd5106, %rd5088, %rd5105;
	xor.b64  	%rd5107, %rd5106, %rd5040;
	add.s64 	%rd5108, %rd5016, %rd4750;
	add.s64 	%rd5109, %rd5108, %rd64;
	add.s64 	%rd5110, %rd5109, %rd5107;
	add.s64 	%rd5111, %rd5110, %rd5104;
	add.s64 	%rd5112, %rd5111, %rd5027;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19881,%dummy}, %rd5099;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19882}, %rd5099;
	}
	shf.r.wrap.b32 	%r19883, %r19882, %r19881, 28;
	shf.r.wrap.b32 	%r19884, %r19881, %r19882, 28;
	mov.b64 	%rd5113, {%r19884, %r19883};
	shf.l.wrap.b32 	%r19885, %r19881, %r19882, 30;
	shf.l.wrap.b32 	%r19886, %r19882, %r19881, 30;
	mov.b64 	%rd5114, {%r19886, %r19885};
	xor.b64  	%rd5115, %rd5114, %rd5113;
	shf.l.wrap.b32 	%r19887, %r19881, %r19882, 25;
	shf.l.wrap.b32 	%r19888, %r19882, %r19881, 25;
	mov.b64 	%rd5116, {%r19888, %r19887};
	xor.b64  	%rd5117, %rd5115, %rd5116;
	xor.b64  	%rd5118, %rd5099, %rd5051;
	xor.b64  	%rd5119, %rd5099, %rd5075;
	and.b64  	%rd5120, %rd5119, %rd5118;
	xor.b64  	%rd5121, %rd5120, %rd5099;
	add.s64 	%rd5122, %rd5111, %rd5121;
	add.s64 	%rd5123, %rd5122, %rd5117;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19889,%dummy}, %rd5112;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19890}, %rd5112;
	}
	shf.r.wrap.b32 	%r19891, %r19890, %r19889, 14;
	shf.r.wrap.b32 	%r19892, %r19889, %r19890, 14;
	mov.b64 	%rd5124, {%r19892, %r19891};
	shf.r.wrap.b32 	%r19893, %r19890, %r19889, 18;
	shf.r.wrap.b32 	%r19894, %r19889, %r19890, 18;
	mov.b64 	%rd5125, {%r19894, %r19893};
	xor.b64  	%rd5126, %rd5125, %rd5124;
	shf.l.wrap.b32 	%r19895, %r19889, %r19890, 23;
	shf.l.wrap.b32 	%r19896, %r19890, %r19889, 23;
	mov.b64 	%rd5127, {%r19896, %r19895};
	xor.b64  	%rd5128, %rd5126, %rd5127;
	xor.b64  	%rd5129, %rd5088, %rd5064;
	and.b64  	%rd5130, %rd5112, %rd5129;
	xor.b64  	%rd5131, %rd5130, %rd5064;
	add.s64 	%rd5132, %rd5040, %rd4763;
	add.s64 	%rd5133, %rd5132, %rd65;
	add.s64 	%rd5134, %rd5133, %rd5131;
	add.s64 	%rd5135, %rd5134, %rd5128;
	add.s64 	%rd5136, %rd5135, %rd5051;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19897,%dummy}, %rd5123;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19898}, %rd5123;
	}
	shf.r.wrap.b32 	%r19899, %r19898, %r19897, 28;
	shf.r.wrap.b32 	%r19900, %r19897, %r19898, 28;
	mov.b64 	%rd5137, {%r19900, %r19899};
	shf.l.wrap.b32 	%r19901, %r19897, %r19898, 30;
	shf.l.wrap.b32 	%r19902, %r19898, %r19897, 30;
	mov.b64 	%rd5138, {%r19902, %r19901};
	xor.b64  	%rd5139, %rd5138, %rd5137;
	shf.l.wrap.b32 	%r19903, %r19897, %r19898, 25;
	shf.l.wrap.b32 	%r19904, %r19898, %r19897, 25;
	mov.b64 	%rd5140, {%r19904, %r19903};
	xor.b64  	%rd5141, %rd5139, %rd5140;
	xor.b64  	%rd5142, %rd5123, %rd5075;
	xor.b64  	%rd5143, %rd5123, %rd5099;
	and.b64  	%rd5144, %rd5143, %rd5142;
	xor.b64  	%rd5145, %rd5144, %rd5123;
	add.s64 	%rd5146, %rd5135, %rd5145;
	add.s64 	%rd5147, %rd5146, %rd5141;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19905,%dummy}, %rd4750;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19906}, %rd4750;
	}
	shf.r.wrap.b32 	%r19907, %r19906, %r19905, 19;
	shf.r.wrap.b32 	%r19908, %r19905, %r19906, 19;
	mov.b64 	%rd5148, {%r19908, %r19907};
	shf.l.wrap.b32 	%r19909, %r19905, %r19906, 3;
	shf.l.wrap.b32 	%r19910, %r19906, %r19905, 3;
	mov.b64 	%rd5149, {%r19910, %r19909};
	shr.u64 	%rd5150, %rd4750, 6;
	xor.b64  	%rd5151, %rd5148, %rd5150;
	xor.b64  	%rd5152, %rd5151, %rd5149;
	shf.r.wrap.b32 	%r19911, %r19520, %r19519, 1;
	shf.r.wrap.b32 	%r19912, %r19519, %r19520, 1;
	mov.b64 	%rd5153, {%r19912, %r19911};
	shf.r.wrap.b32 	%r19913, %r19520, %r19519, 8;
	shf.r.wrap.b32 	%r19914, %r19519, %r19520, 8;
	mov.b64 	%rd5154, {%r19914, %r19913};
	shr.u64 	%rd5155, %rd4581, 7;
	xor.b64  	%rd5156, %rd5153, %rd5155;
	xor.b64  	%rd5157, %rd5156, %rd5154;
	add.s64 	%rd5158, %rd4685, %rd4568;
	add.s64 	%rd5159, %rd5158, %rd5152;
	add.s64 	%rd5160, %rd5159, %rd5157;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19915,%dummy}, %rd4763;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19916}, %rd4763;
	}
	shf.r.wrap.b32 	%r19917, %r19916, %r19915, 19;
	shf.r.wrap.b32 	%r19918, %r19915, %r19916, 19;
	mov.b64 	%rd5161, {%r19918, %r19917};
	shf.l.wrap.b32 	%r19919, %r19915, %r19916, 3;
	shf.l.wrap.b32 	%r19920, %r19916, %r19915, 3;
	mov.b64 	%rd5162, {%r19920, %r19919};
	shr.u64 	%rd5163, %rd4763, 6;
	xor.b64  	%rd5164, %rd5161, %rd5163;
	xor.b64  	%rd5165, %rd5164, %rd5162;
	shf.r.wrap.b32 	%r19921, %r19530, %r19529, 1;
	shf.r.wrap.b32 	%r19922, %r19529, %r19530, 1;
	mov.b64 	%rd5166, {%r19922, %r19921};
	shf.r.wrap.b32 	%r19923, %r19530, %r19529, 8;
	shf.r.wrap.b32 	%r19924, %r19529, %r19530, 8;
	mov.b64 	%rd5167, {%r19924, %r19923};
	shr.u64 	%rd5168, %rd4594, 7;
	xor.b64  	%rd5169, %rd5166, %rd5168;
	xor.b64  	%rd5170, %rd5169, %rd5167;
	add.s64 	%rd5171, %rd4698, %rd4581;
	add.s64 	%rd5172, %rd5171, %rd5165;
	add.s64 	%rd5173, %rd5172, %rd5170;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19925,%dummy}, %rd5160;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19926}, %rd5160;
	}
	shf.r.wrap.b32 	%r19927, %r19926, %r19925, 19;
	shf.r.wrap.b32 	%r19928, %r19925, %r19926, 19;
	mov.b64 	%rd5174, {%r19928, %r19927};
	shf.l.wrap.b32 	%r19929, %r19925, %r19926, 3;
	shf.l.wrap.b32 	%r19930, %r19926, %r19925, 3;
	mov.b64 	%rd5175, {%r19930, %r19929};
	shr.u64 	%rd5176, %rd5160, 6;
	xor.b64  	%rd5177, %rd5174, %rd5176;
	xor.b64  	%rd5178, %rd5177, %rd5175;
	shf.r.wrap.b32 	%r19931, %r19540, %r19539, 1;
	shf.r.wrap.b32 	%r19932, %r19539, %r19540, 1;
	mov.b64 	%rd5179, {%r19932, %r19931};
	shf.r.wrap.b32 	%r19933, %r19540, %r19539, 8;
	shf.r.wrap.b32 	%r19934, %r19539, %r19540, 8;
	mov.b64 	%rd5180, {%r19934, %r19933};
	shr.u64 	%rd5181, %rd4607, 7;
	xor.b64  	%rd5182, %rd5179, %rd5181;
	xor.b64  	%rd5183, %rd5182, %rd5180;
	add.s64 	%rd5184, %rd4711, %rd4594;
	add.s64 	%rd5185, %rd5184, %rd5178;
	add.s64 	%rd5186, %rd5185, %rd5183;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19935,%dummy}, %rd5173;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19936}, %rd5173;
	}
	shf.r.wrap.b32 	%r19937, %r19936, %r19935, 19;
	shf.r.wrap.b32 	%r19938, %r19935, %r19936, 19;
	mov.b64 	%rd5187, {%r19938, %r19937};
	shf.l.wrap.b32 	%r19939, %r19935, %r19936, 3;
	shf.l.wrap.b32 	%r19940, %r19936, %r19935, 3;
	mov.b64 	%rd5188, {%r19940, %r19939};
	shr.u64 	%rd5189, %rd5173, 6;
	xor.b64  	%rd5190, %rd5187, %rd5189;
	xor.b64  	%rd5191, %rd5190, %rd5188;
	shf.r.wrap.b32 	%r19941, %r19550, %r19549, 1;
	shf.r.wrap.b32 	%r19942, %r19549, %r19550, 1;
	mov.b64 	%rd5192, {%r19942, %r19941};
	shf.r.wrap.b32 	%r19943, %r19550, %r19549, 8;
	shf.r.wrap.b32 	%r19944, %r19549, %r19550, 8;
	mov.b64 	%rd5193, {%r19944, %r19943};
	shr.u64 	%rd5194, %rd4620, 7;
	xor.b64  	%rd5195, %rd5192, %rd5194;
	xor.b64  	%rd5196, %rd5195, %rd5193;
	add.s64 	%rd5197, %rd4724, %rd4607;
	add.s64 	%rd5198, %rd5197, %rd5191;
	add.s64 	%rd5199, %rd5198, %rd5196;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19945,%dummy}, %rd5186;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19946}, %rd5186;
	}
	shf.r.wrap.b32 	%r19947, %r19946, %r19945, 19;
	shf.r.wrap.b32 	%r19948, %r19945, %r19946, 19;
	mov.b64 	%rd5200, {%r19948, %r19947};
	shf.l.wrap.b32 	%r19949, %r19945, %r19946, 3;
	shf.l.wrap.b32 	%r19950, %r19946, %r19945, 3;
	mov.b64 	%rd5201, {%r19950, %r19949};
	shr.u64 	%rd5202, %rd5186, 6;
	xor.b64  	%rd5203, %rd5200, %rd5202;
	xor.b64  	%rd5204, %rd5203, %rd5201;
	shf.r.wrap.b32 	%r19951, %r19560, %r19559, 1;
	shf.r.wrap.b32 	%r19952, %r19559, %r19560, 1;
	mov.b64 	%rd5205, {%r19952, %r19951};
	shf.r.wrap.b32 	%r19953, %r19560, %r19559, 8;
	shf.r.wrap.b32 	%r19954, %r19559, %r19560, 8;
	mov.b64 	%rd5206, {%r19954, %r19953};
	shr.u64 	%rd5207, %rd4633, 7;
	xor.b64  	%rd5208, %rd5205, %rd5207;
	xor.b64  	%rd5209, %rd5208, %rd5206;
	add.s64 	%rd5210, %rd4737, %rd4620;
	add.s64 	%rd5211, %rd5210, %rd5204;
	add.s64 	%rd5212, %rd5211, %rd5209;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19955,%dummy}, %rd5199;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19956}, %rd5199;
	}
	shf.r.wrap.b32 	%r19957, %r19956, %r19955, 19;
	shf.r.wrap.b32 	%r19958, %r19955, %r19956, 19;
	mov.b64 	%rd5213, {%r19958, %r19957};
	shf.l.wrap.b32 	%r19959, %r19955, %r19956, 3;
	shf.l.wrap.b32 	%r19960, %r19956, %r19955, 3;
	mov.b64 	%rd5214, {%r19960, %r19959};
	shr.u64 	%rd5215, %rd5199, 6;
	xor.b64  	%rd5216, %rd5213, %rd5215;
	xor.b64  	%rd5217, %rd5216, %rd5214;
	shf.r.wrap.b32 	%r19961, %r19570, %r19569, 1;
	shf.r.wrap.b32 	%r19962, %r19569, %r19570, 1;
	mov.b64 	%rd5218, {%r19962, %r19961};
	shf.r.wrap.b32 	%r19963, %r19570, %r19569, 8;
	shf.r.wrap.b32 	%r19964, %r19569, %r19570, 8;
	mov.b64 	%rd5219, {%r19964, %r19963};
	shr.u64 	%rd5220, %rd4646, 7;
	xor.b64  	%rd5221, %rd5218, %rd5220;
	xor.b64  	%rd5222, %rd5221, %rd5219;
	add.s64 	%rd5223, %rd4750, %rd4633;
	add.s64 	%rd5224, %rd5223, %rd5217;
	add.s64 	%rd5225, %rd5224, %rd5222;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19965,%dummy}, %rd5212;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19966}, %rd5212;
	}
	shf.r.wrap.b32 	%r19967, %r19966, %r19965, 19;
	shf.r.wrap.b32 	%r19968, %r19965, %r19966, 19;
	mov.b64 	%rd5226, {%r19968, %r19967};
	shf.l.wrap.b32 	%r19969, %r19965, %r19966, 3;
	shf.l.wrap.b32 	%r19970, %r19966, %r19965, 3;
	mov.b64 	%rd5227, {%r19970, %r19969};
	shr.u64 	%rd5228, %rd5212, 6;
	xor.b64  	%rd5229, %rd5226, %rd5228;
	xor.b64  	%rd5230, %rd5229, %rd5227;
	shf.r.wrap.b32 	%r19971, %r19580, %r19579, 1;
	shf.r.wrap.b32 	%r19972, %r19579, %r19580, 1;
	mov.b64 	%rd5231, {%r19972, %r19971};
	shf.r.wrap.b32 	%r19973, %r19580, %r19579, 8;
	shf.r.wrap.b32 	%r19974, %r19579, %r19580, 8;
	mov.b64 	%rd5232, {%r19974, %r19973};
	shr.u64 	%rd5233, %rd4659, 7;
	xor.b64  	%rd5234, %rd5231, %rd5233;
	xor.b64  	%rd5235, %rd5234, %rd5232;
	add.s64 	%rd5236, %rd4763, %rd4646;
	add.s64 	%rd5237, %rd5236, %rd5230;
	add.s64 	%rd5238, %rd5237, %rd5235;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19975,%dummy}, %rd5225;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19976}, %rd5225;
	}
	shf.r.wrap.b32 	%r19977, %r19976, %r19975, 19;
	shf.r.wrap.b32 	%r19978, %r19975, %r19976, 19;
	mov.b64 	%rd5239, {%r19978, %r19977};
	shf.l.wrap.b32 	%r19979, %r19975, %r19976, 3;
	shf.l.wrap.b32 	%r19980, %r19976, %r19975, 3;
	mov.b64 	%rd5240, {%r19980, %r19979};
	shr.u64 	%rd5241, %rd5225, 6;
	xor.b64  	%rd5242, %rd5239, %rd5241;
	xor.b64  	%rd5243, %rd5242, %rd5240;
	shf.r.wrap.b32 	%r19981, %r19590, %r19589, 1;
	shf.r.wrap.b32 	%r19982, %r19589, %r19590, 1;
	mov.b64 	%rd5244, {%r19982, %r19981};
	shf.r.wrap.b32 	%r19983, %r19590, %r19589, 8;
	shf.r.wrap.b32 	%r19984, %r19589, %r19590, 8;
	mov.b64 	%rd5245, {%r19984, %r19983};
	shr.u64 	%rd5246, %rd4672, 7;
	xor.b64  	%rd5247, %rd5244, %rd5246;
	xor.b64  	%rd5248, %rd5247, %rd5245;
	add.s64 	%rd5249, %rd5160, %rd4659;
	add.s64 	%rd5250, %rd5249, %rd5243;
	add.s64 	%rd5251, %rd5250, %rd5248;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19985,%dummy}, %rd5238;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19986}, %rd5238;
	}
	shf.r.wrap.b32 	%r19987, %r19986, %r19985, 19;
	shf.r.wrap.b32 	%r19988, %r19985, %r19986, 19;
	mov.b64 	%rd5252, {%r19988, %r19987};
	shf.l.wrap.b32 	%r19989, %r19985, %r19986, 3;
	shf.l.wrap.b32 	%r19990, %r19986, %r19985, 3;
	mov.b64 	%rd5253, {%r19990, %r19989};
	shr.u64 	%rd5254, %rd5238, 6;
	xor.b64  	%rd5255, %rd5252, %rd5254;
	xor.b64  	%rd5256, %rd5255, %rd5253;
	shf.r.wrap.b32 	%r19991, %r19600, %r19599, 1;
	shf.r.wrap.b32 	%r19992, %r19599, %r19600, 1;
	mov.b64 	%rd5257, {%r19992, %r19991};
	shf.r.wrap.b32 	%r19993, %r19600, %r19599, 8;
	shf.r.wrap.b32 	%r19994, %r19599, %r19600, 8;
	mov.b64 	%rd5258, {%r19994, %r19993};
	shr.u64 	%rd5259, %rd4685, 7;
	xor.b64  	%rd5260, %rd5257, %rd5259;
	xor.b64  	%rd5261, %rd5260, %rd5258;
	add.s64 	%rd5262, %rd5173, %rd4672;
	add.s64 	%rd5263, %rd5262, %rd5256;
	add.s64 	%rd5264, %rd5263, %rd5261;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r19995,%dummy}, %rd5251;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r19996}, %rd5251;
	}
	shf.r.wrap.b32 	%r19997, %r19996, %r19995, 19;
	shf.r.wrap.b32 	%r19998, %r19995, %r19996, 19;
	mov.b64 	%rd5265, {%r19998, %r19997};
	shf.l.wrap.b32 	%r19999, %r19995, %r19996, 3;
	shf.l.wrap.b32 	%r20000, %r19996, %r19995, 3;
	mov.b64 	%rd5266, {%r20000, %r19999};
	shr.u64 	%rd5267, %rd5251, 6;
	xor.b64  	%rd5268, %rd5265, %rd5267;
	xor.b64  	%rd5269, %rd5268, %rd5266;
	shf.r.wrap.b32 	%r20001, %r19610, %r19609, 1;
	shf.r.wrap.b32 	%r20002, %r19609, %r19610, 1;
	mov.b64 	%rd5270, {%r20002, %r20001};
	shf.r.wrap.b32 	%r20003, %r19610, %r19609, 8;
	shf.r.wrap.b32 	%r20004, %r19609, %r19610, 8;
	mov.b64 	%rd5271, {%r20004, %r20003};
	shr.u64 	%rd5272, %rd4698, 7;
	xor.b64  	%rd5273, %rd5270, %rd5272;
	xor.b64  	%rd5274, %rd5273, %rd5271;
	add.s64 	%rd5275, %rd5186, %rd4685;
	add.s64 	%rd5276, %rd5275, %rd5269;
	add.s64 	%rd5277, %rd5276, %rd5274;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20005,%dummy}, %rd5264;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20006}, %rd5264;
	}
	shf.r.wrap.b32 	%r20007, %r20006, %r20005, 19;
	shf.r.wrap.b32 	%r20008, %r20005, %r20006, 19;
	mov.b64 	%rd5278, {%r20008, %r20007};
	shf.l.wrap.b32 	%r20009, %r20005, %r20006, 3;
	shf.l.wrap.b32 	%r20010, %r20006, %r20005, 3;
	mov.b64 	%rd5279, {%r20010, %r20009};
	shr.u64 	%rd5280, %rd5264, 6;
	xor.b64  	%rd5281, %rd5278, %rd5280;
	xor.b64  	%rd5282, %rd5281, %rd5279;
	shf.r.wrap.b32 	%r20011, %r19620, %r19619, 1;
	shf.r.wrap.b32 	%r20012, %r19619, %r19620, 1;
	mov.b64 	%rd5283, {%r20012, %r20011};
	shf.r.wrap.b32 	%r20013, %r19620, %r19619, 8;
	shf.r.wrap.b32 	%r20014, %r19619, %r19620, 8;
	mov.b64 	%rd5284, {%r20014, %r20013};
	shr.u64 	%rd5285, %rd4711, 7;
	xor.b64  	%rd5286, %rd5283, %rd5285;
	xor.b64  	%rd5287, %rd5286, %rd5284;
	add.s64 	%rd5288, %rd5199, %rd4698;
	add.s64 	%rd5289, %rd5288, %rd5282;
	add.s64 	%rd5290, %rd5289, %rd5287;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20015,%dummy}, %rd5277;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20016}, %rd5277;
	}
	shf.r.wrap.b32 	%r20017, %r20016, %r20015, 19;
	shf.r.wrap.b32 	%r20018, %r20015, %r20016, 19;
	mov.b64 	%rd5291, {%r20018, %r20017};
	shf.l.wrap.b32 	%r20019, %r20015, %r20016, 3;
	shf.l.wrap.b32 	%r20020, %r20016, %r20015, 3;
	mov.b64 	%rd5292, {%r20020, %r20019};
	shr.u64 	%rd5293, %rd5277, 6;
	xor.b64  	%rd5294, %rd5291, %rd5293;
	xor.b64  	%rd5295, %rd5294, %rd5292;
	shf.r.wrap.b32 	%r20021, %r19630, %r19629, 1;
	shf.r.wrap.b32 	%r20022, %r19629, %r19630, 1;
	mov.b64 	%rd5296, {%r20022, %r20021};
	shf.r.wrap.b32 	%r20023, %r19630, %r19629, 8;
	shf.r.wrap.b32 	%r20024, %r19629, %r19630, 8;
	mov.b64 	%rd5297, {%r20024, %r20023};
	shr.u64 	%rd5298, %rd4724, 7;
	xor.b64  	%rd5299, %rd5296, %rd5298;
	xor.b64  	%rd5300, %rd5299, %rd5297;
	add.s64 	%rd5301, %rd5212, %rd4711;
	add.s64 	%rd5302, %rd5301, %rd5295;
	add.s64 	%rd5303, %rd5302, %rd5300;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20025,%dummy}, %rd5290;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20026}, %rd5290;
	}
	shf.r.wrap.b32 	%r20027, %r20026, %r20025, 19;
	shf.r.wrap.b32 	%r20028, %r20025, %r20026, 19;
	mov.b64 	%rd5304, {%r20028, %r20027};
	shf.l.wrap.b32 	%r20029, %r20025, %r20026, 3;
	shf.l.wrap.b32 	%r20030, %r20026, %r20025, 3;
	mov.b64 	%rd5305, {%r20030, %r20029};
	shr.u64 	%rd5306, %rd5290, 6;
	xor.b64  	%rd5307, %rd5304, %rd5306;
	xor.b64  	%rd5308, %rd5307, %rd5305;
	shf.r.wrap.b32 	%r20031, %r19640, %r19639, 1;
	shf.r.wrap.b32 	%r20032, %r19639, %r19640, 1;
	mov.b64 	%rd5309, {%r20032, %r20031};
	shf.r.wrap.b32 	%r20033, %r19640, %r19639, 8;
	shf.r.wrap.b32 	%r20034, %r19639, %r19640, 8;
	mov.b64 	%rd5310, {%r20034, %r20033};
	shr.u64 	%rd5311, %rd4737, 7;
	xor.b64  	%rd5312, %rd5309, %rd5311;
	xor.b64  	%rd5313, %rd5312, %rd5310;
	add.s64 	%rd5314, %rd5225, %rd4724;
	add.s64 	%rd5315, %rd5314, %rd5308;
	add.s64 	%rd5316, %rd5315, %rd5313;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20035,%dummy}, %rd5303;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20036}, %rd5303;
	}
	shf.r.wrap.b32 	%r20037, %r20036, %r20035, 19;
	shf.r.wrap.b32 	%r20038, %r20035, %r20036, 19;
	mov.b64 	%rd5317, {%r20038, %r20037};
	shf.l.wrap.b32 	%r20039, %r20035, %r20036, 3;
	shf.l.wrap.b32 	%r20040, %r20036, %r20035, 3;
	mov.b64 	%rd5318, {%r20040, %r20039};
	shr.u64 	%rd5319, %rd5303, 6;
	xor.b64  	%rd5320, %rd5317, %rd5319;
	xor.b64  	%rd5321, %rd5320, %rd5318;
	shf.r.wrap.b32 	%r20041, %r19906, %r19905, 1;
	shf.r.wrap.b32 	%r20042, %r19905, %r19906, 1;
	mov.b64 	%rd5322, {%r20042, %r20041};
	shf.r.wrap.b32 	%r20043, %r19906, %r19905, 8;
	shf.r.wrap.b32 	%r20044, %r19905, %r19906, 8;
	mov.b64 	%rd5323, {%r20044, %r20043};
	shr.u64 	%rd5324, %rd4750, 7;
	xor.b64  	%rd5325, %rd5322, %rd5324;
	xor.b64  	%rd5326, %rd5325, %rd5323;
	add.s64 	%rd5327, %rd5238, %rd4737;
	add.s64 	%rd5328, %rd5327, %rd5321;
	add.s64 	%rd5329, %rd5328, %rd5326;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20045,%dummy}, %rd5316;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20046}, %rd5316;
	}
	shf.r.wrap.b32 	%r20047, %r20046, %r20045, 19;
	shf.r.wrap.b32 	%r20048, %r20045, %r20046, 19;
	mov.b64 	%rd5330, {%r20048, %r20047};
	shf.l.wrap.b32 	%r20049, %r20045, %r20046, 3;
	shf.l.wrap.b32 	%r20050, %r20046, %r20045, 3;
	mov.b64 	%rd5331, {%r20050, %r20049};
	shr.u64 	%rd5332, %rd5316, 6;
	xor.b64  	%rd5333, %rd5330, %rd5332;
	xor.b64  	%rd5334, %rd5333, %rd5331;
	shf.r.wrap.b32 	%r20051, %r19916, %r19915, 1;
	shf.r.wrap.b32 	%r20052, %r19915, %r19916, 1;
	mov.b64 	%rd5335, {%r20052, %r20051};
	shf.r.wrap.b32 	%r20053, %r19916, %r19915, 8;
	shf.r.wrap.b32 	%r20054, %r19915, %r19916, 8;
	mov.b64 	%rd5336, {%r20054, %r20053};
	shr.u64 	%rd5337, %rd4763, 7;
	xor.b64  	%rd5338, %rd5335, %rd5337;
	xor.b64  	%rd5339, %rd5338, %rd5336;
	add.s64 	%rd5340, %rd5251, %rd4750;
	add.s64 	%rd5341, %rd5340, %rd5334;
	add.s64 	%rd5342, %rd5341, %rd5339;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20055,%dummy}, %rd5329;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20056}, %rd5329;
	}
	shf.r.wrap.b32 	%r20057, %r20056, %r20055, 19;
	shf.r.wrap.b32 	%r20058, %r20055, %r20056, 19;
	mov.b64 	%rd5343, {%r20058, %r20057};
	shf.l.wrap.b32 	%r20059, %r20055, %r20056, 3;
	shf.l.wrap.b32 	%r20060, %r20056, %r20055, 3;
	mov.b64 	%rd5344, {%r20060, %r20059};
	shr.u64 	%rd5345, %rd5329, 6;
	xor.b64  	%rd5346, %rd5343, %rd5345;
	xor.b64  	%rd5347, %rd5346, %rd5344;
	shf.r.wrap.b32 	%r20061, %r19926, %r19925, 1;
	shf.r.wrap.b32 	%r20062, %r19925, %r19926, 1;
	mov.b64 	%rd5348, {%r20062, %r20061};
	shf.r.wrap.b32 	%r20063, %r19926, %r19925, 8;
	shf.r.wrap.b32 	%r20064, %r19925, %r19926, 8;
	mov.b64 	%rd5349, {%r20064, %r20063};
	shr.u64 	%rd5350, %rd5160, 7;
	xor.b64  	%rd5351, %rd5348, %rd5350;
	xor.b64  	%rd5352, %rd5351, %rd5349;
	add.s64 	%rd5353, %rd5264, %rd4763;
	add.s64 	%rd5354, %rd5353, %rd5347;
	add.s64 	%rd5355, %rd5354, %rd5352;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20065,%dummy}, %rd5136;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20066}, %rd5136;
	}
	shf.r.wrap.b32 	%r20067, %r20066, %r20065, 14;
	shf.r.wrap.b32 	%r20068, %r20065, %r20066, 14;
	mov.b64 	%rd5356, {%r20068, %r20067};
	shf.r.wrap.b32 	%r20069, %r20066, %r20065, 18;
	shf.r.wrap.b32 	%r20070, %r20065, %r20066, 18;
	mov.b64 	%rd5357, {%r20070, %r20069};
	xor.b64  	%rd5358, %rd5357, %rd5356;
	shf.l.wrap.b32 	%r20071, %r20065, %r20066, 23;
	shf.l.wrap.b32 	%r20072, %r20066, %r20065, 23;
	mov.b64 	%rd5359, {%r20072, %r20071};
	xor.b64  	%rd5360, %rd5358, %rd5359;
	xor.b64  	%rd5361, %rd5112, %rd5088;
	and.b64  	%rd5362, %rd5361, %rd5136;
	xor.b64  	%rd5363, %rd5362, %rd5088;
	add.s64 	%rd5364, %rd5363, %rd5064;
	add.s64 	%rd5365, %rd5364, %rd5160;
	add.s64 	%rd5366, %rd5365, %rd66;
	add.s64 	%rd5367, %rd5366, %rd5360;
	add.s64 	%rd5368, %rd5367, %rd5075;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20073,%dummy}, %rd5147;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20074}, %rd5147;
	}
	shf.r.wrap.b32 	%r20075, %r20074, %r20073, 28;
	shf.r.wrap.b32 	%r20076, %r20073, %r20074, 28;
	mov.b64 	%rd5369, {%r20076, %r20075};
	shf.l.wrap.b32 	%r20077, %r20073, %r20074, 30;
	shf.l.wrap.b32 	%r20078, %r20074, %r20073, 30;
	mov.b64 	%rd5370, {%r20078, %r20077};
	xor.b64  	%rd5371, %rd5370, %rd5369;
	shf.l.wrap.b32 	%r20079, %r20073, %r20074, 25;
	shf.l.wrap.b32 	%r20080, %r20074, %r20073, 25;
	mov.b64 	%rd5372, {%r20080, %r20079};
	xor.b64  	%rd5373, %rd5371, %rd5372;
	xor.b64  	%rd5374, %rd5147, %rd5099;
	xor.b64  	%rd5375, %rd5147, %rd5123;
	and.b64  	%rd5376, %rd5375, %rd5374;
	xor.b64  	%rd5377, %rd5376, %rd5147;
	add.s64 	%rd5378, %rd5367, %rd5377;
	add.s64 	%rd5379, %rd5378, %rd5373;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20081,%dummy}, %rd5368;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20082}, %rd5368;
	}
	shf.r.wrap.b32 	%r20083, %r20082, %r20081, 14;
	shf.r.wrap.b32 	%r20084, %r20081, %r20082, 14;
	mov.b64 	%rd5380, {%r20084, %r20083};
	shf.r.wrap.b32 	%r20085, %r20082, %r20081, 18;
	shf.r.wrap.b32 	%r20086, %r20081, %r20082, 18;
	mov.b64 	%rd5381, {%r20086, %r20085};
	xor.b64  	%rd5382, %rd5381, %rd5380;
	shf.l.wrap.b32 	%r20087, %r20081, %r20082, 23;
	shf.l.wrap.b32 	%r20088, %r20082, %r20081, 23;
	mov.b64 	%rd5383, {%r20088, %r20087};
	xor.b64  	%rd5384, %rd5382, %rd5383;
	xor.b64  	%rd5385, %rd5136, %rd5112;
	and.b64  	%rd5386, %rd5368, %rd5385;
	xor.b64  	%rd5387, %rd5386, %rd5112;
	add.s64 	%rd5388, %rd5173, %rd5088;
	add.s64 	%rd5389, %rd5388, %rd67;
	add.s64 	%rd5390, %rd5389, %rd5387;
	add.s64 	%rd5391, %rd5390, %rd5384;
	add.s64 	%rd5392, %rd5391, %rd5099;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20089,%dummy}, %rd5379;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20090}, %rd5379;
	}
	shf.r.wrap.b32 	%r20091, %r20090, %r20089, 28;
	shf.r.wrap.b32 	%r20092, %r20089, %r20090, 28;
	mov.b64 	%rd5393, {%r20092, %r20091};
	shf.l.wrap.b32 	%r20093, %r20089, %r20090, 30;
	shf.l.wrap.b32 	%r20094, %r20090, %r20089, 30;
	mov.b64 	%rd5394, {%r20094, %r20093};
	xor.b64  	%rd5395, %rd5394, %rd5393;
	shf.l.wrap.b32 	%r20095, %r20089, %r20090, 25;
	shf.l.wrap.b32 	%r20096, %r20090, %r20089, 25;
	mov.b64 	%rd5396, {%r20096, %r20095};
	xor.b64  	%rd5397, %rd5395, %rd5396;
	xor.b64  	%rd5398, %rd5379, %rd5123;
	xor.b64  	%rd5399, %rd5379, %rd5147;
	and.b64  	%rd5400, %rd5399, %rd5398;
	xor.b64  	%rd5401, %rd5400, %rd5379;
	add.s64 	%rd5402, %rd5391, %rd5401;
	add.s64 	%rd5403, %rd5402, %rd5397;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20097,%dummy}, %rd5392;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20098}, %rd5392;
	}
	shf.r.wrap.b32 	%r20099, %r20098, %r20097, 14;
	shf.r.wrap.b32 	%r20100, %r20097, %r20098, 14;
	mov.b64 	%rd5404, {%r20100, %r20099};
	shf.r.wrap.b32 	%r20101, %r20098, %r20097, 18;
	shf.r.wrap.b32 	%r20102, %r20097, %r20098, 18;
	mov.b64 	%rd5405, {%r20102, %r20101};
	xor.b64  	%rd5406, %rd5405, %rd5404;
	shf.l.wrap.b32 	%r20103, %r20097, %r20098, 23;
	shf.l.wrap.b32 	%r20104, %r20098, %r20097, 23;
	mov.b64 	%rd5407, {%r20104, %r20103};
	xor.b64  	%rd5408, %rd5406, %rd5407;
	xor.b64  	%rd5409, %rd5368, %rd5136;
	and.b64  	%rd5410, %rd5392, %rd5409;
	xor.b64  	%rd5411, %rd5410, %rd5136;
	add.s64 	%rd5412, %rd5186, %rd5112;
	add.s64 	%rd5413, %rd5412, %rd68;
	add.s64 	%rd5414, %rd5413, %rd5411;
	add.s64 	%rd5415, %rd5414, %rd5408;
	add.s64 	%rd5416, %rd5415, %rd5123;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20105,%dummy}, %rd5403;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20106}, %rd5403;
	}
	shf.r.wrap.b32 	%r20107, %r20106, %r20105, 28;
	shf.r.wrap.b32 	%r20108, %r20105, %r20106, 28;
	mov.b64 	%rd5417, {%r20108, %r20107};
	shf.l.wrap.b32 	%r20109, %r20105, %r20106, 30;
	shf.l.wrap.b32 	%r20110, %r20106, %r20105, 30;
	mov.b64 	%rd5418, {%r20110, %r20109};
	xor.b64  	%rd5419, %rd5418, %rd5417;
	shf.l.wrap.b32 	%r20111, %r20105, %r20106, 25;
	shf.l.wrap.b32 	%r20112, %r20106, %r20105, 25;
	mov.b64 	%rd5420, {%r20112, %r20111};
	xor.b64  	%rd5421, %rd5419, %rd5420;
	xor.b64  	%rd5422, %rd5403, %rd5147;
	xor.b64  	%rd5423, %rd5403, %rd5379;
	and.b64  	%rd5424, %rd5423, %rd5422;
	xor.b64  	%rd5425, %rd5424, %rd5403;
	add.s64 	%rd5426, %rd5415, %rd5425;
	add.s64 	%rd5427, %rd5426, %rd5421;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20113,%dummy}, %rd5416;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20114}, %rd5416;
	}
	shf.r.wrap.b32 	%r20115, %r20114, %r20113, 14;
	shf.r.wrap.b32 	%r20116, %r20113, %r20114, 14;
	mov.b64 	%rd5428, {%r20116, %r20115};
	shf.r.wrap.b32 	%r20117, %r20114, %r20113, 18;
	shf.r.wrap.b32 	%r20118, %r20113, %r20114, 18;
	mov.b64 	%rd5429, {%r20118, %r20117};
	xor.b64  	%rd5430, %rd5429, %rd5428;
	shf.l.wrap.b32 	%r20119, %r20113, %r20114, 23;
	shf.l.wrap.b32 	%r20120, %r20114, %r20113, 23;
	mov.b64 	%rd5431, {%r20120, %r20119};
	xor.b64  	%rd5432, %rd5430, %rd5431;
	xor.b64  	%rd5433, %rd5392, %rd5368;
	and.b64  	%rd5434, %rd5416, %rd5433;
	xor.b64  	%rd5435, %rd5434, %rd5368;
	add.s64 	%rd5436, %rd5199, %rd5136;
	add.s64 	%rd5437, %rd5436, %rd69;
	add.s64 	%rd5438, %rd5437, %rd5435;
	add.s64 	%rd5439, %rd5438, %rd5432;
	add.s64 	%rd5440, %rd5439, %rd5147;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20121,%dummy}, %rd5427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20122}, %rd5427;
	}
	shf.r.wrap.b32 	%r20123, %r20122, %r20121, 28;
	shf.r.wrap.b32 	%r20124, %r20121, %r20122, 28;
	mov.b64 	%rd5441, {%r20124, %r20123};
	shf.l.wrap.b32 	%r20125, %r20121, %r20122, 30;
	shf.l.wrap.b32 	%r20126, %r20122, %r20121, 30;
	mov.b64 	%rd5442, {%r20126, %r20125};
	xor.b64  	%rd5443, %rd5442, %rd5441;
	shf.l.wrap.b32 	%r20127, %r20121, %r20122, 25;
	shf.l.wrap.b32 	%r20128, %r20122, %r20121, 25;
	mov.b64 	%rd5444, {%r20128, %r20127};
	xor.b64  	%rd5445, %rd5443, %rd5444;
	xor.b64  	%rd5446, %rd5427, %rd5379;
	xor.b64  	%rd5447, %rd5427, %rd5403;
	and.b64  	%rd5448, %rd5447, %rd5446;
	xor.b64  	%rd5449, %rd5448, %rd5427;
	add.s64 	%rd5450, %rd5439, %rd5449;
	add.s64 	%rd5451, %rd5450, %rd5445;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20129,%dummy}, %rd5440;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20130}, %rd5440;
	}
	shf.r.wrap.b32 	%r20131, %r20130, %r20129, 14;
	shf.r.wrap.b32 	%r20132, %r20129, %r20130, 14;
	mov.b64 	%rd5452, {%r20132, %r20131};
	shf.r.wrap.b32 	%r20133, %r20130, %r20129, 18;
	shf.r.wrap.b32 	%r20134, %r20129, %r20130, 18;
	mov.b64 	%rd5453, {%r20134, %r20133};
	xor.b64  	%rd5454, %rd5453, %rd5452;
	shf.l.wrap.b32 	%r20135, %r20129, %r20130, 23;
	shf.l.wrap.b32 	%r20136, %r20130, %r20129, 23;
	mov.b64 	%rd5455, {%r20136, %r20135};
	xor.b64  	%rd5456, %rd5454, %rd5455;
	xor.b64  	%rd5457, %rd5416, %rd5392;
	and.b64  	%rd5458, %rd5440, %rd5457;
	xor.b64  	%rd5459, %rd5458, %rd5392;
	add.s64 	%rd5460, %rd5368, %rd5212;
	add.s64 	%rd5461, %rd5460, %rd70;
	add.s64 	%rd5462, %rd5461, %rd5459;
	add.s64 	%rd5463, %rd5462, %rd5456;
	add.s64 	%rd5464, %rd5463, %rd5379;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20137,%dummy}, %rd5451;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20138}, %rd5451;
	}
	shf.r.wrap.b32 	%r20139, %r20138, %r20137, 28;
	shf.r.wrap.b32 	%r20140, %r20137, %r20138, 28;
	mov.b64 	%rd5465, {%r20140, %r20139};
	shf.l.wrap.b32 	%r20141, %r20137, %r20138, 30;
	shf.l.wrap.b32 	%r20142, %r20138, %r20137, 30;
	mov.b64 	%rd5466, {%r20142, %r20141};
	xor.b64  	%rd5467, %rd5466, %rd5465;
	shf.l.wrap.b32 	%r20143, %r20137, %r20138, 25;
	shf.l.wrap.b32 	%r20144, %r20138, %r20137, 25;
	mov.b64 	%rd5468, {%r20144, %r20143};
	xor.b64  	%rd5469, %rd5467, %rd5468;
	xor.b64  	%rd5470, %rd5451, %rd5403;
	xor.b64  	%rd5471, %rd5451, %rd5427;
	and.b64  	%rd5472, %rd5471, %rd5470;
	xor.b64  	%rd5473, %rd5472, %rd5451;
	add.s64 	%rd5474, %rd5463, %rd5473;
	add.s64 	%rd5475, %rd5474, %rd5469;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20145,%dummy}, %rd5464;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20146}, %rd5464;
	}
	shf.r.wrap.b32 	%r20147, %r20146, %r20145, 14;
	shf.r.wrap.b32 	%r20148, %r20145, %r20146, 14;
	mov.b64 	%rd5476, {%r20148, %r20147};
	shf.r.wrap.b32 	%r20149, %r20146, %r20145, 18;
	shf.r.wrap.b32 	%r20150, %r20145, %r20146, 18;
	mov.b64 	%rd5477, {%r20150, %r20149};
	xor.b64  	%rd5478, %rd5477, %rd5476;
	shf.l.wrap.b32 	%r20151, %r20145, %r20146, 23;
	shf.l.wrap.b32 	%r20152, %r20146, %r20145, 23;
	mov.b64 	%rd5479, {%r20152, %r20151};
	xor.b64  	%rd5480, %rd5478, %rd5479;
	xor.b64  	%rd5481, %rd5440, %rd5416;
	and.b64  	%rd5482, %rd5464, %rd5481;
	xor.b64  	%rd5483, %rd5482, %rd5416;
	add.s64 	%rd5484, %rd5392, %rd5225;
	add.s64 	%rd5485, %rd5484, %rd71;
	add.s64 	%rd5486, %rd5485, %rd5483;
	add.s64 	%rd5487, %rd5486, %rd5480;
	add.s64 	%rd5488, %rd5487, %rd5403;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20153,%dummy}, %rd5475;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20154}, %rd5475;
	}
	shf.r.wrap.b32 	%r20155, %r20154, %r20153, 28;
	shf.r.wrap.b32 	%r20156, %r20153, %r20154, 28;
	mov.b64 	%rd5489, {%r20156, %r20155};
	shf.l.wrap.b32 	%r20157, %r20153, %r20154, 30;
	shf.l.wrap.b32 	%r20158, %r20154, %r20153, 30;
	mov.b64 	%rd5490, {%r20158, %r20157};
	xor.b64  	%rd5491, %rd5490, %rd5489;
	shf.l.wrap.b32 	%r20159, %r20153, %r20154, 25;
	shf.l.wrap.b32 	%r20160, %r20154, %r20153, 25;
	mov.b64 	%rd5492, {%r20160, %r20159};
	xor.b64  	%rd5493, %rd5491, %rd5492;
	xor.b64  	%rd5494, %rd5475, %rd5427;
	xor.b64  	%rd5495, %rd5475, %rd5451;
	and.b64  	%rd5496, %rd5495, %rd5494;
	xor.b64  	%rd5497, %rd5496, %rd5475;
	add.s64 	%rd5498, %rd5487, %rd5497;
	add.s64 	%rd5499, %rd5498, %rd5493;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20161,%dummy}, %rd5488;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20162}, %rd5488;
	}
	shf.r.wrap.b32 	%r20163, %r20162, %r20161, 14;
	shf.r.wrap.b32 	%r20164, %r20161, %r20162, 14;
	mov.b64 	%rd5500, {%r20164, %r20163};
	shf.r.wrap.b32 	%r20165, %r20162, %r20161, 18;
	shf.r.wrap.b32 	%r20166, %r20161, %r20162, 18;
	mov.b64 	%rd5501, {%r20166, %r20165};
	xor.b64  	%rd5502, %rd5501, %rd5500;
	shf.l.wrap.b32 	%r20167, %r20161, %r20162, 23;
	shf.l.wrap.b32 	%r20168, %r20162, %r20161, 23;
	mov.b64 	%rd5503, {%r20168, %r20167};
	xor.b64  	%rd5504, %rd5502, %rd5503;
	xor.b64  	%rd5505, %rd5464, %rd5440;
	and.b64  	%rd5506, %rd5488, %rd5505;
	xor.b64  	%rd5507, %rd5506, %rd5440;
	add.s64 	%rd5508, %rd5416, %rd5238;
	add.s64 	%rd5509, %rd5508, %rd72;
	add.s64 	%rd5510, %rd5509, %rd5507;
	add.s64 	%rd5511, %rd5510, %rd5504;
	add.s64 	%rd5512, %rd5511, %rd5427;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20169,%dummy}, %rd5499;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20170}, %rd5499;
	}
	shf.r.wrap.b32 	%r20171, %r20170, %r20169, 28;
	shf.r.wrap.b32 	%r20172, %r20169, %r20170, 28;
	mov.b64 	%rd5513, {%r20172, %r20171};
	shf.l.wrap.b32 	%r20173, %r20169, %r20170, 30;
	shf.l.wrap.b32 	%r20174, %r20170, %r20169, 30;
	mov.b64 	%rd5514, {%r20174, %r20173};
	xor.b64  	%rd5515, %rd5514, %rd5513;
	shf.l.wrap.b32 	%r20175, %r20169, %r20170, 25;
	shf.l.wrap.b32 	%r20176, %r20170, %r20169, 25;
	mov.b64 	%rd5516, {%r20176, %r20175};
	xor.b64  	%rd5517, %rd5515, %rd5516;
	xor.b64  	%rd5518, %rd5499, %rd5451;
	xor.b64  	%rd5519, %rd5499, %rd5475;
	and.b64  	%rd5520, %rd5519, %rd5518;
	xor.b64  	%rd5521, %rd5520, %rd5499;
	add.s64 	%rd5522, %rd5511, %rd5521;
	add.s64 	%rd5523, %rd5522, %rd5517;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20177,%dummy}, %rd5512;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20178}, %rd5512;
	}
	shf.r.wrap.b32 	%r20179, %r20178, %r20177, 14;
	shf.r.wrap.b32 	%r20180, %r20177, %r20178, 14;
	mov.b64 	%rd5524, {%r20180, %r20179};
	shf.r.wrap.b32 	%r20181, %r20178, %r20177, 18;
	shf.r.wrap.b32 	%r20182, %r20177, %r20178, 18;
	mov.b64 	%rd5525, {%r20182, %r20181};
	xor.b64  	%rd5526, %rd5525, %rd5524;
	shf.l.wrap.b32 	%r20183, %r20177, %r20178, 23;
	shf.l.wrap.b32 	%r20184, %r20178, %r20177, 23;
	mov.b64 	%rd5527, {%r20184, %r20183};
	xor.b64  	%rd5528, %rd5526, %rd5527;
	xor.b64  	%rd5529, %rd5488, %rd5464;
	and.b64  	%rd5530, %rd5512, %rd5529;
	xor.b64  	%rd5531, %rd5530, %rd5464;
	add.s64 	%rd5532, %rd5440, %rd5251;
	add.s64 	%rd5533, %rd5532, %rd73;
	add.s64 	%rd5534, %rd5533, %rd5531;
	add.s64 	%rd5535, %rd5534, %rd5528;
	add.s64 	%rd5536, %rd5535, %rd5451;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20185,%dummy}, %rd5523;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20186}, %rd5523;
	}
	shf.r.wrap.b32 	%r20187, %r20186, %r20185, 28;
	shf.r.wrap.b32 	%r20188, %r20185, %r20186, 28;
	mov.b64 	%rd5537, {%r20188, %r20187};
	shf.l.wrap.b32 	%r20189, %r20185, %r20186, 30;
	shf.l.wrap.b32 	%r20190, %r20186, %r20185, 30;
	mov.b64 	%rd5538, {%r20190, %r20189};
	xor.b64  	%rd5539, %rd5538, %rd5537;
	shf.l.wrap.b32 	%r20191, %r20185, %r20186, 25;
	shf.l.wrap.b32 	%r20192, %r20186, %r20185, 25;
	mov.b64 	%rd5540, {%r20192, %r20191};
	xor.b64  	%rd5541, %rd5539, %rd5540;
	xor.b64  	%rd5542, %rd5523, %rd5475;
	xor.b64  	%rd5543, %rd5523, %rd5499;
	and.b64  	%rd5544, %rd5543, %rd5542;
	xor.b64  	%rd5545, %rd5544, %rd5523;
	add.s64 	%rd5546, %rd5535, %rd5545;
	add.s64 	%rd5547, %rd5546, %rd5541;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20193,%dummy}, %rd5536;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20194}, %rd5536;
	}
	shf.r.wrap.b32 	%r20195, %r20194, %r20193, 14;
	shf.r.wrap.b32 	%r20196, %r20193, %r20194, 14;
	mov.b64 	%rd5548, {%r20196, %r20195};
	shf.r.wrap.b32 	%r20197, %r20194, %r20193, 18;
	shf.r.wrap.b32 	%r20198, %r20193, %r20194, 18;
	mov.b64 	%rd5549, {%r20198, %r20197};
	xor.b64  	%rd5550, %rd5549, %rd5548;
	shf.l.wrap.b32 	%r20199, %r20193, %r20194, 23;
	shf.l.wrap.b32 	%r20200, %r20194, %r20193, 23;
	mov.b64 	%rd5551, {%r20200, %r20199};
	xor.b64  	%rd5552, %rd5550, %rd5551;
	xor.b64  	%rd5553, %rd5512, %rd5488;
	and.b64  	%rd5554, %rd5536, %rd5553;
	xor.b64  	%rd5555, %rd5554, %rd5488;
	add.s64 	%rd5556, %rd5464, %rd5264;
	add.s64 	%rd5557, %rd5556, %rd74;
	add.s64 	%rd5558, %rd5557, %rd5555;
	add.s64 	%rd5559, %rd5558, %rd5552;
	add.s64 	%rd5560, %rd5559, %rd5475;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20201,%dummy}, %rd5547;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20202}, %rd5547;
	}
	shf.r.wrap.b32 	%r20203, %r20202, %r20201, 28;
	shf.r.wrap.b32 	%r20204, %r20201, %r20202, 28;
	mov.b64 	%rd5561, {%r20204, %r20203};
	shf.l.wrap.b32 	%r20205, %r20201, %r20202, 30;
	shf.l.wrap.b32 	%r20206, %r20202, %r20201, 30;
	mov.b64 	%rd5562, {%r20206, %r20205};
	xor.b64  	%rd5563, %rd5562, %rd5561;
	shf.l.wrap.b32 	%r20207, %r20201, %r20202, 25;
	shf.l.wrap.b32 	%r20208, %r20202, %r20201, 25;
	mov.b64 	%rd5564, {%r20208, %r20207};
	xor.b64  	%rd5565, %rd5563, %rd5564;
	xor.b64  	%rd5566, %rd5547, %rd5499;
	xor.b64  	%rd5567, %rd5547, %rd5523;
	and.b64  	%rd5568, %rd5567, %rd5566;
	xor.b64  	%rd5569, %rd5568, %rd5547;
	add.s64 	%rd5570, %rd5559, %rd5569;
	add.s64 	%rd5571, %rd5570, %rd5565;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20209,%dummy}, %rd5560;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20210}, %rd5560;
	}
	shf.r.wrap.b32 	%r20211, %r20210, %r20209, 14;
	shf.r.wrap.b32 	%r20212, %r20209, %r20210, 14;
	mov.b64 	%rd5572, {%r20212, %r20211};
	shf.r.wrap.b32 	%r20213, %r20210, %r20209, 18;
	shf.r.wrap.b32 	%r20214, %r20209, %r20210, 18;
	mov.b64 	%rd5573, {%r20214, %r20213};
	xor.b64  	%rd5574, %rd5573, %rd5572;
	shf.l.wrap.b32 	%r20215, %r20209, %r20210, 23;
	shf.l.wrap.b32 	%r20216, %r20210, %r20209, 23;
	mov.b64 	%rd5575, {%r20216, %r20215};
	xor.b64  	%rd5576, %rd5574, %rd5575;
	xor.b64  	%rd5577, %rd5536, %rd5512;
	and.b64  	%rd5578, %rd5560, %rd5577;
	xor.b64  	%rd5579, %rd5578, %rd5512;
	add.s64 	%rd5580, %rd5488, %rd5277;
	add.s64 	%rd5581, %rd5580, %rd75;
	add.s64 	%rd5582, %rd5581, %rd5579;
	add.s64 	%rd5583, %rd5582, %rd5576;
	add.s64 	%rd5584, %rd5583, %rd5499;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20217,%dummy}, %rd5571;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20218}, %rd5571;
	}
	shf.r.wrap.b32 	%r20219, %r20218, %r20217, 28;
	shf.r.wrap.b32 	%r20220, %r20217, %r20218, 28;
	mov.b64 	%rd5585, {%r20220, %r20219};
	shf.l.wrap.b32 	%r20221, %r20217, %r20218, 30;
	shf.l.wrap.b32 	%r20222, %r20218, %r20217, 30;
	mov.b64 	%rd5586, {%r20222, %r20221};
	xor.b64  	%rd5587, %rd5586, %rd5585;
	shf.l.wrap.b32 	%r20223, %r20217, %r20218, 25;
	shf.l.wrap.b32 	%r20224, %r20218, %r20217, 25;
	mov.b64 	%rd5588, {%r20224, %r20223};
	xor.b64  	%rd5589, %rd5587, %rd5588;
	xor.b64  	%rd5590, %rd5571, %rd5523;
	xor.b64  	%rd5591, %rd5571, %rd5547;
	and.b64  	%rd5592, %rd5591, %rd5590;
	xor.b64  	%rd5593, %rd5592, %rd5571;
	add.s64 	%rd5594, %rd5583, %rd5593;
	add.s64 	%rd5595, %rd5594, %rd5589;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20225,%dummy}, %rd5584;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20226}, %rd5584;
	}
	shf.r.wrap.b32 	%r20227, %r20226, %r20225, 14;
	shf.r.wrap.b32 	%r20228, %r20225, %r20226, 14;
	mov.b64 	%rd5596, {%r20228, %r20227};
	shf.r.wrap.b32 	%r20229, %r20226, %r20225, 18;
	shf.r.wrap.b32 	%r20230, %r20225, %r20226, 18;
	mov.b64 	%rd5597, {%r20230, %r20229};
	xor.b64  	%rd5598, %rd5597, %rd5596;
	shf.l.wrap.b32 	%r20231, %r20225, %r20226, 23;
	shf.l.wrap.b32 	%r20232, %r20226, %r20225, 23;
	mov.b64 	%rd5599, {%r20232, %r20231};
	xor.b64  	%rd5600, %rd5598, %rd5599;
	xor.b64  	%rd5601, %rd5560, %rd5536;
	and.b64  	%rd5602, %rd5584, %rd5601;
	xor.b64  	%rd5603, %rd5602, %rd5536;
	add.s64 	%rd5604, %rd5512, %rd5290;
	add.s64 	%rd5605, %rd5604, %rd76;
	add.s64 	%rd5606, %rd5605, %rd5603;
	add.s64 	%rd5607, %rd5606, %rd5600;
	add.s64 	%rd5608, %rd5607, %rd5523;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20233,%dummy}, %rd5595;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20234}, %rd5595;
	}
	shf.r.wrap.b32 	%r20235, %r20234, %r20233, 28;
	shf.r.wrap.b32 	%r20236, %r20233, %r20234, 28;
	mov.b64 	%rd5609, {%r20236, %r20235};
	shf.l.wrap.b32 	%r20237, %r20233, %r20234, 30;
	shf.l.wrap.b32 	%r20238, %r20234, %r20233, 30;
	mov.b64 	%rd5610, {%r20238, %r20237};
	xor.b64  	%rd5611, %rd5610, %rd5609;
	shf.l.wrap.b32 	%r20239, %r20233, %r20234, 25;
	shf.l.wrap.b32 	%r20240, %r20234, %r20233, 25;
	mov.b64 	%rd5612, {%r20240, %r20239};
	xor.b64  	%rd5613, %rd5611, %rd5612;
	xor.b64  	%rd5614, %rd5595, %rd5547;
	xor.b64  	%rd5615, %rd5595, %rd5571;
	and.b64  	%rd5616, %rd5615, %rd5614;
	xor.b64  	%rd5617, %rd5616, %rd5595;
	add.s64 	%rd5618, %rd5607, %rd5617;
	add.s64 	%rd5619, %rd5618, %rd5613;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20241,%dummy}, %rd5608;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20242}, %rd5608;
	}
	shf.r.wrap.b32 	%r20243, %r20242, %r20241, 14;
	shf.r.wrap.b32 	%r20244, %r20241, %r20242, 14;
	mov.b64 	%rd5620, {%r20244, %r20243};
	shf.r.wrap.b32 	%r20245, %r20242, %r20241, 18;
	shf.r.wrap.b32 	%r20246, %r20241, %r20242, 18;
	mov.b64 	%rd5621, {%r20246, %r20245};
	xor.b64  	%rd5622, %rd5621, %rd5620;
	shf.l.wrap.b32 	%r20247, %r20241, %r20242, 23;
	shf.l.wrap.b32 	%r20248, %r20242, %r20241, 23;
	mov.b64 	%rd5623, {%r20248, %r20247};
	xor.b64  	%rd5624, %rd5622, %rd5623;
	xor.b64  	%rd5625, %rd5584, %rd5560;
	and.b64  	%rd5626, %rd5608, %rd5625;
	xor.b64  	%rd5627, %rd5626, %rd5560;
	add.s64 	%rd5628, %rd5536, %rd5303;
	add.s64 	%rd5629, %rd5628, %rd77;
	add.s64 	%rd5630, %rd5629, %rd5627;
	add.s64 	%rd5631, %rd5630, %rd5624;
	add.s64 	%rd5632, %rd5631, %rd5547;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20249,%dummy}, %rd5619;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20250}, %rd5619;
	}
	shf.r.wrap.b32 	%r20251, %r20250, %r20249, 28;
	shf.r.wrap.b32 	%r20252, %r20249, %r20250, 28;
	mov.b64 	%rd5633, {%r20252, %r20251};
	shf.l.wrap.b32 	%r20253, %r20249, %r20250, 30;
	shf.l.wrap.b32 	%r20254, %r20250, %r20249, 30;
	mov.b64 	%rd5634, {%r20254, %r20253};
	xor.b64  	%rd5635, %rd5634, %rd5633;
	shf.l.wrap.b32 	%r20255, %r20249, %r20250, 25;
	shf.l.wrap.b32 	%r20256, %r20250, %r20249, 25;
	mov.b64 	%rd5636, {%r20256, %r20255};
	xor.b64  	%rd5637, %rd5635, %rd5636;
	xor.b64  	%rd5638, %rd5619, %rd5571;
	xor.b64  	%rd5639, %rd5619, %rd5595;
	and.b64  	%rd5640, %rd5639, %rd5638;
	xor.b64  	%rd5641, %rd5640, %rd5619;
	add.s64 	%rd5642, %rd5631, %rd5641;
	add.s64 	%rd5643, %rd5642, %rd5637;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20257,%dummy}, %rd5632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20258}, %rd5632;
	}
	shf.r.wrap.b32 	%r20259, %r20258, %r20257, 14;
	shf.r.wrap.b32 	%r20260, %r20257, %r20258, 14;
	mov.b64 	%rd5644, {%r20260, %r20259};
	shf.r.wrap.b32 	%r20261, %r20258, %r20257, 18;
	shf.r.wrap.b32 	%r20262, %r20257, %r20258, 18;
	mov.b64 	%rd5645, {%r20262, %r20261};
	xor.b64  	%rd5646, %rd5645, %rd5644;
	shf.l.wrap.b32 	%r20263, %r20257, %r20258, 23;
	shf.l.wrap.b32 	%r20264, %r20258, %r20257, 23;
	mov.b64 	%rd5647, {%r20264, %r20263};
	xor.b64  	%rd5648, %rd5646, %rd5647;
	xor.b64  	%rd5649, %rd5608, %rd5584;
	and.b64  	%rd5650, %rd5632, %rd5649;
	xor.b64  	%rd5651, %rd5650, %rd5584;
	add.s64 	%rd5652, %rd5560, %rd5316;
	add.s64 	%rd5653, %rd5652, %rd78;
	add.s64 	%rd5654, %rd5653, %rd5651;
	add.s64 	%rd5655, %rd5654, %rd5648;
	add.s64 	%rd5656, %rd5655, %rd5571;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20265,%dummy}, %rd5643;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20266}, %rd5643;
	}
	shf.r.wrap.b32 	%r20267, %r20266, %r20265, 28;
	shf.r.wrap.b32 	%r20268, %r20265, %r20266, 28;
	mov.b64 	%rd5657, {%r20268, %r20267};
	shf.l.wrap.b32 	%r20269, %r20265, %r20266, 30;
	shf.l.wrap.b32 	%r20270, %r20266, %r20265, 30;
	mov.b64 	%rd5658, {%r20270, %r20269};
	xor.b64  	%rd5659, %rd5658, %rd5657;
	shf.l.wrap.b32 	%r20271, %r20265, %r20266, 25;
	shf.l.wrap.b32 	%r20272, %r20266, %r20265, 25;
	mov.b64 	%rd5660, {%r20272, %r20271};
	xor.b64  	%rd5661, %rd5659, %rd5660;
	xor.b64  	%rd5662, %rd5643, %rd5595;
	xor.b64  	%rd5663, %rd5643, %rd5619;
	and.b64  	%rd5664, %rd5663, %rd5662;
	xor.b64  	%rd5665, %rd5664, %rd5643;
	add.s64 	%rd5666, %rd5655, %rd5665;
	add.s64 	%rd5667, %rd5666, %rd5661;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20273,%dummy}, %rd5656;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20274}, %rd5656;
	}
	shf.r.wrap.b32 	%r20275, %r20274, %r20273, 14;
	shf.r.wrap.b32 	%r20276, %r20273, %r20274, 14;
	mov.b64 	%rd5668, {%r20276, %r20275};
	shf.r.wrap.b32 	%r20277, %r20274, %r20273, 18;
	shf.r.wrap.b32 	%r20278, %r20273, %r20274, 18;
	mov.b64 	%rd5669, {%r20278, %r20277};
	xor.b64  	%rd5670, %rd5669, %rd5668;
	shf.l.wrap.b32 	%r20279, %r20273, %r20274, 23;
	shf.l.wrap.b32 	%r20280, %r20274, %r20273, 23;
	mov.b64 	%rd5671, {%r20280, %r20279};
	xor.b64  	%rd5672, %rd5670, %rd5671;
	xor.b64  	%rd5673, %rd5632, %rd5608;
	and.b64  	%rd5674, %rd5656, %rd5673;
	xor.b64  	%rd5675, %rd5674, %rd5608;
	add.s64 	%rd5676, %rd5584, %rd5329;
	add.s64 	%rd5677, %rd5676, %rd79;
	add.s64 	%rd5678, %rd5677, %rd5675;
	add.s64 	%rd5679, %rd5678, %rd5672;
	add.s64 	%rd5680, %rd5679, %rd5595;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20281,%dummy}, %rd5667;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20282}, %rd5667;
	}
	shf.r.wrap.b32 	%r20283, %r20282, %r20281, 28;
	shf.r.wrap.b32 	%r20284, %r20281, %r20282, 28;
	mov.b64 	%rd5681, {%r20284, %r20283};
	shf.l.wrap.b32 	%r20285, %r20281, %r20282, 30;
	shf.l.wrap.b32 	%r20286, %r20282, %r20281, 30;
	mov.b64 	%rd5682, {%r20286, %r20285};
	xor.b64  	%rd5683, %rd5682, %rd5681;
	shf.l.wrap.b32 	%r20287, %r20281, %r20282, 25;
	shf.l.wrap.b32 	%r20288, %r20282, %r20281, 25;
	mov.b64 	%rd5684, {%r20288, %r20287};
	xor.b64  	%rd5685, %rd5683, %rd5684;
	xor.b64  	%rd5686, %rd5667, %rd5619;
	xor.b64  	%rd5687, %rd5667, %rd5643;
	and.b64  	%rd5688, %rd5687, %rd5686;
	xor.b64  	%rd5689, %rd5688, %rd5667;
	add.s64 	%rd5690, %rd5679, %rd5689;
	add.s64 	%rd5691, %rd5690, %rd5685;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20289,%dummy}, %rd5680;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20290}, %rd5680;
	}
	shf.r.wrap.b32 	%r20291, %r20290, %r20289, 14;
	shf.r.wrap.b32 	%r20292, %r20289, %r20290, 14;
	mov.b64 	%rd5692, {%r20292, %r20291};
	shf.r.wrap.b32 	%r20293, %r20290, %r20289, 18;
	shf.r.wrap.b32 	%r20294, %r20289, %r20290, 18;
	mov.b64 	%rd5693, {%r20294, %r20293};
	xor.b64  	%rd5694, %rd5693, %rd5692;
	shf.l.wrap.b32 	%r20295, %r20289, %r20290, 23;
	shf.l.wrap.b32 	%r20296, %r20290, %r20289, 23;
	mov.b64 	%rd5695, {%r20296, %r20295};
	xor.b64  	%rd5696, %rd5694, %rd5695;
	xor.b64  	%rd5697, %rd5656, %rd5632;
	and.b64  	%rd5698, %rd5680, %rd5697;
	xor.b64  	%rd5699, %rd5698, %rd5632;
	add.s64 	%rd5700, %rd5608, %rd5342;
	add.s64 	%rd5701, %rd5700, %rd80;
	add.s64 	%rd5702, %rd5701, %rd5699;
	add.s64 	%rd5703, %rd5702, %rd5696;
	add.s64 	%rd5704, %rd5703, %rd5619;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20297,%dummy}, %rd5691;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20298}, %rd5691;
	}
	shf.r.wrap.b32 	%r20299, %r20298, %r20297, 28;
	shf.r.wrap.b32 	%r20300, %r20297, %r20298, 28;
	mov.b64 	%rd5705, {%r20300, %r20299};
	shf.l.wrap.b32 	%r20301, %r20297, %r20298, 30;
	shf.l.wrap.b32 	%r20302, %r20298, %r20297, 30;
	mov.b64 	%rd5706, {%r20302, %r20301};
	xor.b64  	%rd5707, %rd5706, %rd5705;
	shf.l.wrap.b32 	%r20303, %r20297, %r20298, 25;
	shf.l.wrap.b32 	%r20304, %r20298, %r20297, 25;
	mov.b64 	%rd5708, {%r20304, %r20303};
	xor.b64  	%rd5709, %rd5707, %rd5708;
	xor.b64  	%rd5710, %rd5691, %rd5643;
	xor.b64  	%rd5711, %rd5691, %rd5667;
	and.b64  	%rd5712, %rd5711, %rd5710;
	xor.b64  	%rd5713, %rd5712, %rd5691;
	add.s64 	%rd5714, %rd5703, %rd5713;
	add.s64 	%rd5715, %rd5714, %rd5709;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20305,%dummy}, %rd5704;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20306}, %rd5704;
	}
	shf.r.wrap.b32 	%r20307, %r20306, %r20305, 14;
	shf.r.wrap.b32 	%r20308, %r20305, %r20306, 14;
	mov.b64 	%rd5716, {%r20308, %r20307};
	shf.r.wrap.b32 	%r20309, %r20306, %r20305, 18;
	shf.r.wrap.b32 	%r20310, %r20305, %r20306, 18;
	mov.b64 	%rd5717, {%r20310, %r20309};
	xor.b64  	%rd5718, %rd5717, %rd5716;
	shf.l.wrap.b32 	%r20311, %r20305, %r20306, 23;
	shf.l.wrap.b32 	%r20312, %r20306, %r20305, 23;
	mov.b64 	%rd5719, {%r20312, %r20311};
	xor.b64  	%rd5720, %rd5718, %rd5719;
	xor.b64  	%rd5721, %rd5680, %rd5656;
	and.b64  	%rd5722, %rd5704, %rd5721;
	xor.b64  	%rd5723, %rd5722, %rd5656;
	add.s64 	%rd5724, %rd5632, %rd5355;
	add.s64 	%rd5725, %rd5724, %rd81;
	add.s64 	%rd5726, %rd5725, %rd5723;
	add.s64 	%rd5727, %rd5726, %rd5720;
	add.s64 	%rd5728, %rd5727, %rd5643;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r20313,%dummy}, %rd5715;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r20314}, %rd5715;
	}
	shf.r.wrap.b32 	%r20315, %r20314, %r20313, 28;
	shf.r.wrap.b32 	%r20316, %r20313, %r20314, 28;
	mov.b64 	%rd5729, {%r20316, %r20315};
	shf.l.wrap.b32 	%r20317, %r20313, %r20314, 30;
	shf.l.wrap.b32 	%r20318, %r20314, %r20313, 30;
	mov.b64 	%rd5730, {%r20318, %r20317};
	xor.b64  	%rd5731, %rd5730, %rd5729;
	shf.l.wrap.b32 	%r20319, %r20313, %r20314, 25;
	shf.l.wrap.b32 	%r20320, %r20314, %r20313, 25;
	mov.b64 	%rd5732, {%r20320, %r20319};
	xor.b64  	%rd5733, %rd5731, %rd5732;
	xor.b64  	%rd5734, %rd5715, %rd5667;
	xor.b64  	%rd5735, %rd5715, %rd5691;
	and.b64  	%rd5736, %rd5735, %rd5734;
	xor.b64  	%rd5737, %rd5736, %rd5715;
	add.s64 	%rd5738, %rd5727, %rd5737;
	add.s64 	%rd5739, %rd5738, %rd5733;
	add.s64 	%rd5740, %rd2998, %rd5739;
	st.local.u64 	[%rd1], %rd5740;
	add.s64 	%rd5741, %rd3006, %rd5715;
	st.local.u64 	[%rd1+8], %rd5741;
	add.s64 	%rd5742, %rd3004, %rd5691;
	st.local.u64 	[%rd1+16], %rd5742;
	add.s64 	%rd5743, %rd2996, %rd5667;
	st.local.u64 	[%rd1+24], %rd5743;
	add.s64 	%rd5744, %rd2980, %rd5728;
	st.local.u64 	[%rd1+32], %rd5744;
	add.s64 	%rd5745, %rd2987, %rd5704;
	st.local.u64 	[%rd1+40], %rd5745;
	add.s64 	%rd5746, %rd2986, %rd5680;
	st.local.u64 	[%rd1+48], %rd5746;
	add.s64 	%rd5747, %rd2991, %rd5656;
	st.local.u64 	[%rd1+56], %rd5747;
	st.local.v2.u32 	[%rd1+64], {%r20456, %r20455};
	st.local.v2.u32 	[%rd1+72], {%r20454, %r20453};
	st.local.v2.u32 	[%rd1+80], {%r20460, %r20459};
	st.local.v2.u32 	[%rd1+88], {%r20458, %r20457};
	st.local.v2.u32 	[%rd1+96], {%r20464, %r20463};
	st.local.v2.u32 	[%rd1+104], {%r20462, %r20461};
	st.local.v2.u32 	[%rd1+112], {%r20468, %r20467};
	st.local.v2.u32 	[%rd1+120], {%r20466, %r20465};
	st.local.v2.u32 	[%rd1+128], {%r20472, %r20471};
	st.local.v2.u32 	[%rd1+136], {%r20470, %r20469};
	st.local.v2.u32 	[%rd1+144], {%r20476, %r20475};
	st.local.v2.u32 	[%rd1+152], {%r20474, %r20473};
	st.local.v2.u32 	[%rd1+160], {%r20480, %r20479};
	st.local.v2.u32 	[%rd1+168], {%r20478, %r20477};
	st.local.v2.u32 	[%rd1+176], {%r20484, %r20483};
	st.local.v2.u32 	[%rd1+184], {%r20482, %r20481};
	add.s32 	%r20322, %r20322, 64;
	add.s32 	%r20323, %r20323, 16;

BB4_1:
	mul.wide.s32 	%rd84, %r20323, 4;
	add.s64 	%rd85, %rd82, %rd84;
	ld.global.u32 	%r2967, [%rd85];
	add.s32 	%r3038, %r20323, 1;
	mul.wide.s32 	%rd86, %r3038, 4;
	add.s64 	%rd87, %rd82, %rd86;
	ld.global.u32 	%r2959, [%rd87];
	add.s32 	%r3039, %r20323, 2;
	mul.wide.s32 	%rd88, %r3039, 4;
	add.s64 	%rd89, %rd82, %rd88;
	ld.global.u32 	%r2951, [%rd89];
	add.s32 	%r3040, %r20323, 3;
	mul.wide.s32 	%rd90, %r3040, 4;
	add.s64 	%rd91, %rd82, %rd90;
	ld.global.u32 	%r2943, [%rd91];
	add.s32 	%r3041, %r20323, 4;
	mul.wide.s32 	%rd92, %r3041, 4;
	add.s64 	%rd93, %rd82, %rd92;
	ld.global.u32 	%r2935, [%rd93];
	add.s32 	%r3042, %r20323, 5;
	mul.wide.s32 	%rd94, %r3042, 4;
	add.s64 	%rd95, %rd82, %rd94;
	ld.global.u32 	%r2927, [%rd95];
	add.s32 	%r3043, %r20323, 6;
	mul.wide.s32 	%rd96, %r3043, 4;
	add.s64 	%rd97, %rd82, %rd96;
	ld.global.u32 	%r2919, [%rd97];
	add.s32 	%r3044, %r20323, 7;
	mul.wide.s32 	%rd98, %r3044, 4;
	add.s64 	%rd99, %rd82, %rd98;
	ld.global.u32 	%r2911, [%rd99];
	add.s32 	%r3045, %r20323, 8;
	mul.wide.s32 	%rd100, %r3045, 4;
	add.s64 	%rd101, %rd82, %rd100;
	ld.global.u32 	%r2903, [%rd101];
	add.s32 	%r3046, %r20323, 9;
	mul.wide.s32 	%rd102, %r3046, 4;
	add.s64 	%rd103, %rd82, %rd102;
	ld.global.u32 	%r2895, [%rd103];
	add.s32 	%r3047, %r20323, 10;
	mul.wide.s32 	%rd104, %r3047, 4;
	add.s64 	%rd105, %rd82, %rd104;
	ld.global.u32 	%r2887, [%rd105];
	add.s32 	%r3048, %r20323, 11;
	mul.wide.s32 	%rd106, %r3048, 4;
	add.s64 	%rd107, %rd82, %rd106;
	ld.global.u32 	%r2879, [%rd107];
	add.s32 	%r3049, %r20323, 12;
	mul.wide.s32 	%rd108, %r3049, 4;
	add.s64 	%rd109, %rd82, %rd108;
	ld.global.u32 	%r2871, [%rd109];
	add.s32 	%r3050, %r20323, 13;
	mul.wide.s32 	%rd110, %r3050, 4;
	add.s64 	%rd111, %rd82, %rd110;
	ld.global.u32 	%r2863, [%rd111];
	add.s32 	%r3051, %r20323, 14;
	mul.wide.s32 	%rd112, %r3051, 4;
	add.s64 	%rd113, %rd82, %rd112;
	ld.global.u32 	%r2855, [%rd113];
	add.s32 	%r3052, %r20323, 15;
	mul.wide.s32 	%rd114, %r3052, 4;
	add.s64 	%rd115, %rd82, %rd114;
	ld.global.u32 	%r2847, [%rd115];
	mov.u32 	%r2969, 29554;
	// inline asm
	prmt.b32 %r2846, %r2847, %r2845, %r2969;
	// inline asm
	mov.u32 	%r2973, 29040;
	// inline asm
	prmt.b32 %r2850, %r2847, %r2845, %r2973;
	// inline asm
	// inline asm
	prmt.b32 %r2854, %r2855, %r2845, %r2969;
	// inline asm
	// inline asm
	prmt.b32 %r2858, %r2855, %r2845, %r2973;
	// inline asm
	// inline asm
	prmt.b32 %r2862, %r2863, %r2845, %r2969;
	// inline asm
	// inline asm
	prmt.b32 %r2866, %r2863, %r2845, %r2973;
	// inline asm
	// inline asm
	prmt.b32 %r2870, %r2871, %r2845, %r2969;
	// inline asm
	// inline asm
	prmt.b32 %r2874, %r2871, %r2845, %r2973;
	// inline asm
	// inline asm
	prmt.b32 %r2878, %r2879, %r2845, %r2969;
	// inline asm
	// inline asm
	prmt.b32 %r2882, %r2879, %r2845, %r2973;
	// inline asm
	// inline asm
	prmt.b32 %r2886, %r2887, %r2845, %r2969;
	// inline asm
	// inline asm
	prmt.b32 %r2890, %r2887, %r2845, %r2973;
	// inline asm
	// inline asm
	prmt.b32 %r2894, %r2895, %r2845, %r2969;
	// inline asm
	// inline asm
	prmt.b32 %r2898, %r2895, %r2845, %r2973;
	// inline asm
	// inline asm
	prmt.b32 %r2902, %r2903, %r2845, %r2969;
	// inline asm
	// inline asm
	prmt.b32 %r2906, %r2903, %r2845, %r2973;
	// inline asm
	// inline asm
	prmt.b32 %r2910, %r2911, %r2845, %r2969;
	// inline asm
	// inline asm
	prmt.b32 %r2914, %r2911, %r2845, %r2973;
	// inline asm
	// inline asm
	prmt.b32 %r2918, %r2919, %r2845, %r2969;
	// inline asm
	// inline asm
	prmt.b32 %r2922, %r2919, %r2845, %r2973;
	// inline asm
	// inline asm
	prmt.b32 %r2926, %r2927, %r2845, %r2969;
	// inline asm
	// inline asm
	prmt.b32 %r2930, %r2927, %r2845, %r2973;
	// inline asm
	// inline asm
	prmt.b32 %r2934, %r2935, %r2845, %r2969;
	// inline asm
	// inline asm
	prmt.b32 %r2938, %r2935, %r2845, %r2973;
	// inline asm
	// inline asm
	prmt.b32 %r2942, %r2943, %r2845, %r2969;
	// inline asm
	// inline asm
	prmt.b32 %r2946, %r2943, %r2845, %r2973;
	// inline asm
	// inline asm
	prmt.b32 %r2950, %r2951, %r2845, %r2969;
	// inline asm
	// inline asm
	prmt.b32 %r2954, %r2951, %r2845, %r2973;
	// inline asm
	// inline asm
	prmt.b32 %r2958, %r2959, %r2845, %r2969;
	// inline asm
	// inline asm
	prmt.b32 %r2962, %r2959, %r2845, %r2973;
	// inline asm
	// inline asm
	prmt.b32 %r2966, %r2967, %r2845, %r2969;
	// inline asm
	// inline asm
	prmt.b32 %r2970, %r2967, %r2845, %r2973;
	// inline asm
	// inline asm
	prmt.b32 %r2974, %r2970, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r2976, %r2966, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r2978, %r2962, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r2980, %r2958, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r2982, %r2954, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2950, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2946, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2942, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2938, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2934, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2930, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2926, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2922, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2918, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2914, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2910, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2906, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2902, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2898, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2894, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2890, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2886, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2882, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2878, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2874, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2870, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2866, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2862, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2858, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2854, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2850, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2846, 0, 0x0123;
	// inline asm
	setp.lt.s32	%p1, %r20322, %r1;
	@%p1 bra 	BB4_208;
	bra.uni 	BB4_2;

BB4_208:
	ld.local.u32 	%r13057, [%rd1+192];
	add.s32 	%r13058, %r13057, 128;
	st.local.u32 	[%rd1+192], %r13058;
	bfe.u32 	%r13056, %r13057, 2, 5;
	and.b32  	%r13059, %r13057, 3;
	shl.b32 	%r13060, %r13059, 2;
	mov.u32 	%r13061, 1985229328;
	shr.u32 	%r13062, %r13061, %r13060;
	and.b32  	%r1720, %r13062, 65535;
	mov.u32 	%r20453, 0;
	setp.gt.s32	%p97, %r13056, 15;
	@%p97 bra 	BB4_241;

	setp.gt.s32	%p121, %r13056, 7;
	@%p121 bra 	BB4_226;

	setp.gt.s32	%p133, %r13056, 3;
	@%p133 bra 	BB4_218;

	setp.gt.s32	%p139, %r13056, 1;
	@%p139 bra 	BB4_215;

	setp.eq.s32	%p142, %r13056, 0;
	@%p142 bra 	BB4_293;
	bra.uni 	BB4_213;

BB4_293:
	mov.u32 	%r20453, 0;
	// inline asm
	prmt.b32 %r20456, %r20453, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2982, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20421, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20422, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20423, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20424, %r2974, %r20453, %r1720;
	// inline asm
	mov.u32 	%r20454, %r20453;
	mov.u32 	%r20455, %r20453;
	bra.uni 	BB4_294;

BB4_241:
	setp.gt.s32	%p98, %r13056, 23;
	@%p98 bra 	BB4_257;

	setp.gt.s32	%p110, %r13056, 19;
	@%p110 bra 	BB4_250;

	setp.gt.s32	%p116, %r13056, 17;
	@%p116 bra 	BB4_247;

	setp.eq.s32	%p119, %r13056, 16;
	@%p119 bra 	BB4_280;
	bra.uni 	BB4_245;

BB4_280:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20472, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3004, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r20469, %r20421;
	mov.u32 	%r20470, %r20421;
	mov.u32 	%r20471, %r20421;
	bra.uni 	BB4_287;

BB4_226:
	setp.gt.s32	%p122, %r13056, 11;
	@%p122 bra 	BB4_234;

	setp.gt.s32	%p128, %r13056, 9;
	@%p128 bra 	BB4_231;

	setp.eq.s32	%p131, %r13056, 8;
	@%p131 bra 	BB4_284;
	bra.uni 	BB4_229;

BB4_284:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20464, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r20461, %r20421;
	mov.u32 	%r20462, %r20421;
	mov.u32 	%r20463, %r20421;
	bra.uni 	BB4_285;

BB4_257:
	setp.gt.s32	%p99, %r13056, 27;
	@%p99 bra 	BB4_265;

	setp.gt.s32	%p105, %r13056, 25;
	@%p105 bra 	BB4_262;

	setp.eq.s32	%p108, %r13056, 24;
	@%p108 bra 	BB4_276;
	bra.uni 	BB4_260;

BB4_276:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20480, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20473, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20474, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20475, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20476, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20469, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20470, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20471, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20472, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3004, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r3012, %r20421;
	mov.u32 	%r3010, %r20421;
	mov.u32 	%r3008, %r20421;
	mov.u32 	%r3006, %r20421;
	mov.u32 	%r3020, %r20421;
	mov.u32 	%r3018, %r20421;
	mov.u32 	%r3016, %r20421;
	mov.u32 	%r3014, %r20421;
	mov.u32 	%r20477, %r20421;
	mov.u32 	%r20478, %r20421;
	mov.u32 	%r20479, %r20421;
	bra.uni 	BB4_289;

BB4_218:
	setp.gt.s32	%p134, %r13056, 5;
	@%p134 bra 	BB4_222;

	setp.eq.s32	%p137, %r13056, 4;
	@%p137 bra 	BB4_291;
	bra.uni 	BB4_220;

BB4_291:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20460, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2982, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r20457, %r20421;
	mov.u32 	%r20458, %r20421;
	mov.u32 	%r20459, %r20421;
	bra.uni 	BB4_225;

BB4_250:
	setp.gt.s32	%p111, %r13056, 21;
	@%p111 bra 	BB4_254;

	setp.eq.s32	%p114, %r13056, 20;
	@%p114 bra 	BB4_278;
	bra.uni 	BB4_252;

BB4_278:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20476, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20469, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20470, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20471, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20472, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3004, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r3012, %r20421;
	mov.u32 	%r3010, %r20421;
	mov.u32 	%r3008, %r20421;
	mov.u32 	%r3006, %r20421;
	mov.u32 	%r20473, %r20421;
	mov.u32 	%r20474, %r20421;
	mov.u32 	%r20475, %r20421;
	bra.uni 	BB4_288;

BB4_234:
	setp.gt.s32	%p123, %r13056, 13;
	@%p123 bra 	BB4_238;

	setp.eq.s32	%p126, %r13056, 12;
	@%p126 bra 	BB4_282;
	bra.uni 	BB4_236;

BB4_282:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20468, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r20465, %r20421;
	mov.u32 	%r20466, %r20421;
	mov.u32 	%r20467, %r20421;
	bra.uni 	BB4_286;

BB4_265:
	setp.gt.s32	%p100, %r13056, 29;
	@%p100 bra 	BB4_269;

	setp.eq.s32	%p103, %r13056, 28;
	@%p103 bra 	BB4_274;
	bra.uni 	BB4_267;

BB4_274:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20484, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20477, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20478, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20479, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20480, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20473, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20474, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20475, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20476, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20469, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20470, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20471, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20472, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3004, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r3012, %r20421;
	mov.u32 	%r3010, %r20421;
	mov.u32 	%r3008, %r20421;
	mov.u32 	%r3006, %r20421;
	mov.u32 	%r3020, %r20421;
	mov.u32 	%r3018, %r20421;
	mov.u32 	%r3016, %r20421;
	mov.u32 	%r3014, %r20421;
	mov.u32 	%r3028, %r20421;
	mov.u32 	%r3026, %r20421;
	mov.u32 	%r3024, %r20421;
	mov.u32 	%r3022, %r20421;
	mov.u32 	%r20481, %r20421;
	mov.u32 	%r20482, %r20421;
	mov.u32 	%r20483, %r20421;
	bra.uni 	BB4_295;

BB4_215:
	setp.eq.s32	%p140, %r13056, 2;
	@%p140 bra 	BB4_292;
	bra.uni 	BB4_216;

BB4_292:
	mov.u32 	%r20423, 0;
	// inline asm
	prmt.b32 %r20454, %r20423, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2982, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20421, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20422, %r2974, %r20423, %r1720;
	// inline asm
	mov.u32 	%r20424, %r20423;
	mov.u32 	%r20453, %r20423;
	mov.u32 	%r20457, %r20423;
	mov.u32 	%r20458, %r20423;
	mov.u32 	%r20459, %r20423;
	mov.u32 	%r20460, %r20423;
	mov.u32 	%r20461, %r20423;
	mov.u32 	%r20462, %r20423;
	mov.u32 	%r20463, %r20423;
	mov.u32 	%r20464, %r20423;
	mov.u32 	%r20465, %r20423;
	mov.u32 	%r20466, %r20423;
	mov.u32 	%r20467, %r20423;
	mov.u32 	%r20468, %r20423;
	mov.u32 	%r20469, %r20423;
	mov.u32 	%r20470, %r20423;
	mov.u32 	%r20471, %r20423;
	mov.u32 	%r20472, %r20423;
	mov.u32 	%r20473, %r20423;
	mov.u32 	%r20474, %r20423;
	mov.u32 	%r20475, %r20423;
	mov.u32 	%r20476, %r20423;
	mov.u32 	%r20477, %r20423;
	mov.u32 	%r20478, %r20423;
	mov.u32 	%r20479, %r20423;
	mov.u32 	%r20480, %r20423;
	mov.u32 	%r20481, %r20423;
	mov.u32 	%r20482, %r20423;
	mov.u32 	%r20483, %r20423;
	mov.u32 	%r20484, %r20423;
	bra.uni 	BB4_295;

BB4_247:
	setp.eq.s32	%p117, %r13056, 18;
	@%p117 bra 	BB4_279;
	bra.uni 	BB4_248;

BB4_279:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20470, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20471, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20472, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3004, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r3008, %r20421;
	mov.u32 	%r3006, %r20421;
	mov.u32 	%r20469, %r20421;
	bra.uni 	BB4_287;

BB4_231:
	setp.eq.s32	%p129, %r13056, 10;
	@%p129 bra 	BB4_283;
	bra.uni 	BB4_232;

BB4_283:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20462, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r20461, %r20421;
	bra.uni 	BB4_285;

BB4_262:
	setp.eq.s32	%p106, %r13056, 26;
	@%p106 bra 	BB4_275;
	bra.uni 	BB4_263;

BB4_275:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20478, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20479, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20480, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20473, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20474, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20475, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20476, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20469, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20470, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20471, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20472, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3004, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r3012, %r20421;
	mov.u32 	%r3010, %r20421;
	mov.u32 	%r3008, %r20421;
	mov.u32 	%r3006, %r20421;
	mov.u32 	%r3020, %r20421;
	mov.u32 	%r3018, %r20421;
	mov.u32 	%r3016, %r20421;
	mov.u32 	%r3014, %r20421;
	mov.u32 	%r3024, %r20421;
	mov.u32 	%r3022, %r20421;
	mov.u32 	%r20477, %r20421;
	bra.uni 	BB4_289;

BB4_222:
	setp.eq.s32	%p135, %r13056, 6;
	@%p135 bra 	BB4_290;
	bra.uni 	BB4_223;

BB4_290:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20458, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r20457, %r20421;
	bra.uni 	BB4_225;

BB4_254:
	setp.eq.s32	%p112, %r13056, 22;
	@%p112 bra 	BB4_277;
	bra.uni 	BB4_255;

BB4_277:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20474, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20475, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20476, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20469, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20470, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20471, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20472, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3004, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r3012, %r20421;
	mov.u32 	%r3010, %r20421;
	mov.u32 	%r3008, %r20421;
	mov.u32 	%r3006, %r20421;
	mov.u32 	%r3016, %r20421;
	mov.u32 	%r3014, %r20421;
	mov.u32 	%r20473, %r20421;
	bra.uni 	BB4_288;

BB4_238:
	setp.eq.s32	%p124, %r13056, 14;
	@%p124 bra 	BB4_281;
	bra.uni 	BB4_239;

BB4_281:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20466, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r20465, %r20421;
	bra.uni 	BB4_286;

BB4_269:
	setp.eq.s32	%p101, %r13056, 30;
	@%p101 bra 	BB4_273;
	bra.uni 	BB4_270;

BB4_273:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20482, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20483, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20484, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20477, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20478, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20479, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20480, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20473, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20474, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20475, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20476, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20469, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20470, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20471, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20472, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3004, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r3012, %r20421;
	mov.u32 	%r3010, %r20421;
	mov.u32 	%r3008, %r20421;
	mov.u32 	%r3006, %r20421;
	mov.u32 	%r3020, %r20421;
	mov.u32 	%r3018, %r20421;
	mov.u32 	%r3016, %r20421;
	mov.u32 	%r3014, %r20421;
	mov.u32 	%r3028, %r20421;
	mov.u32 	%r3026, %r20421;
	mov.u32 	%r3024, %r20421;
	mov.u32 	%r3022, %r20421;
	mov.u32 	%r3032, %r20421;
	mov.u32 	%r3030, %r20421;
	mov.u32 	%r20481, %r20421;
	bra.uni 	BB4_295;

BB4_213:
	setp.eq.s32	%p143, %r13056, 1;
	@%p143 bra 	BB4_214;
	bra.uni 	BB4_271;

BB4_214:
	mov.u32 	%r20424, 0;
	// inline asm
	prmt.b32 %r20455, %r20424, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2982, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20421, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20422, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20423, %r2974, %r20424, %r1720;
	// inline asm
	mov.u32 	%r20453, %r20424;
	mov.u32 	%r20454, %r20424;
	mov.u32 	%r20457, %r20424;
	mov.u32 	%r20458, %r20424;
	mov.u32 	%r20459, %r20424;
	mov.u32 	%r20460, %r20424;
	mov.u32 	%r20461, %r20424;
	mov.u32 	%r20462, %r20424;
	mov.u32 	%r20463, %r20424;
	mov.u32 	%r20464, %r20424;
	mov.u32 	%r20465, %r20424;
	mov.u32 	%r20466, %r20424;
	mov.u32 	%r20467, %r20424;
	mov.u32 	%r20468, %r20424;
	mov.u32 	%r20469, %r20424;
	mov.u32 	%r20470, %r20424;
	mov.u32 	%r20471, %r20424;
	mov.u32 	%r20472, %r20424;
	mov.u32 	%r20473, %r20424;
	mov.u32 	%r20474, %r20424;
	mov.u32 	%r20475, %r20424;
	mov.u32 	%r20476, %r20424;
	mov.u32 	%r20477, %r20424;
	mov.u32 	%r20478, %r20424;
	mov.u32 	%r20479, %r20424;
	mov.u32 	%r20480, %r20424;
	mov.u32 	%r20481, %r20424;
	mov.u32 	%r20482, %r20424;
	mov.u32 	%r20483, %r20424;
	mov.u32 	%r20484, %r20424;
	bra.uni 	BB4_295;

BB4_245:
	setp.eq.s32	%p120, %r13056, 17;
	@%p120 bra 	BB4_246;
	bra.uni 	BB4_271;

BB4_246:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20471, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20472, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3004, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r3006, %r20421;
	mov.u32 	%r20469, %r20421;
	mov.u32 	%r20470, %r20421;
	bra.uni 	BB4_287;

BB4_229:
	setp.eq.s32	%p132, %r13056, 9;
	@%p132 bra 	BB4_230;
	bra.uni 	BB4_271;

BB4_230:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20463, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r20461, %r20421;
	mov.u32 	%r20462, %r20421;
	bra.uni 	BB4_285;

BB4_260:
	setp.eq.s32	%p109, %r13056, 25;
	@%p109 bra 	BB4_261;
	bra.uni 	BB4_271;

BB4_261:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20479, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20480, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20473, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20474, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20475, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20476, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20469, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20470, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20471, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20472, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3004, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r3012, %r20421;
	mov.u32 	%r3010, %r20421;
	mov.u32 	%r3008, %r20421;
	mov.u32 	%r3006, %r20421;
	mov.u32 	%r3020, %r20421;
	mov.u32 	%r3018, %r20421;
	mov.u32 	%r3016, %r20421;
	mov.u32 	%r3014, %r20421;
	mov.u32 	%r3022, %r20421;
	mov.u32 	%r20477, %r20421;
	mov.u32 	%r20478, %r20421;
	bra.uni 	BB4_289;

BB4_220:
	setp.eq.s32	%p138, %r13056, 5;
	@%p138 bra 	BB4_221;
	bra.uni 	BB4_271;

BB4_221:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20459, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r20457, %r20421;
	mov.u32 	%r20458, %r20421;
	bra.uni 	BB4_225;

BB4_252:
	setp.eq.s32	%p115, %r13056, 21;
	@%p115 bra 	BB4_253;
	bra.uni 	BB4_271;

BB4_253:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20475, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20476, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20469, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20470, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20471, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20472, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3004, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r3012, %r20421;
	mov.u32 	%r3010, %r20421;
	mov.u32 	%r3008, %r20421;
	mov.u32 	%r3006, %r20421;
	mov.u32 	%r3014, %r20421;
	mov.u32 	%r20473, %r20421;
	mov.u32 	%r20474, %r20421;
	bra.uni 	BB4_288;

BB4_236:
	setp.eq.s32	%p127, %r13056, 13;
	@%p127 bra 	BB4_237;
	bra.uni 	BB4_271;

BB4_237:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20467, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r20465, %r20421;
	mov.u32 	%r20466, %r20421;
	bra.uni 	BB4_286;

BB4_267:
	setp.eq.s32	%p104, %r13056, 29;
	@%p104 bra 	BB4_268;
	bra.uni 	BB4_271;

BB4_268:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20483, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20484, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20477, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20478, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20479, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20480, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20473, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20474, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20475, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20476, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20469, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20470, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20471, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20472, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3004, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r3012, %r20421;
	mov.u32 	%r3010, %r20421;
	mov.u32 	%r3008, %r20421;
	mov.u32 	%r3006, %r20421;
	mov.u32 	%r3020, %r20421;
	mov.u32 	%r3018, %r20421;
	mov.u32 	%r3016, %r20421;
	mov.u32 	%r3014, %r20421;
	mov.u32 	%r3028, %r20421;
	mov.u32 	%r3026, %r20421;
	mov.u32 	%r3024, %r20421;
	mov.u32 	%r3022, %r20421;
	mov.u32 	%r3030, %r20421;
	mov.u32 	%r20481, %r20421;
	mov.u32 	%r20482, %r20421;
	bra.uni 	BB4_295;

BB4_216:
	setp.eq.s32	%p141, %r13056, 3;
	@%p141 bra 	BB4_217;
	bra.uni 	BB4_271;

BB4_217:
	mov.u32 	%r20422, 0;
	// inline asm
	prmt.b32 %r20453, %r20422, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2982, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20421, %r2974, %r20422, %r1720;
	// inline asm
	mov.u32 	%r20423, %r20422;
	mov.u32 	%r20424, %r20422;
	mov.u32 	%r20457, %r20422;
	mov.u32 	%r20458, %r20422;
	mov.u32 	%r20459, %r20422;
	mov.u32 	%r20460, %r20422;
	mov.u32 	%r20461, %r20422;
	mov.u32 	%r20462, %r20422;
	mov.u32 	%r20463, %r20422;
	mov.u32 	%r20464, %r20422;
	mov.u32 	%r20465, %r20422;
	mov.u32 	%r20466, %r20422;
	mov.u32 	%r20467, %r20422;
	mov.u32 	%r20468, %r20422;
	mov.u32 	%r20469, %r20422;
	mov.u32 	%r20470, %r20422;
	mov.u32 	%r20471, %r20422;
	mov.u32 	%r20472, %r20422;
	mov.u32 	%r20473, %r20422;
	mov.u32 	%r20474, %r20422;
	mov.u32 	%r20475, %r20422;
	mov.u32 	%r20476, %r20422;
	mov.u32 	%r20477, %r20422;
	mov.u32 	%r20478, %r20422;
	mov.u32 	%r20479, %r20422;
	mov.u32 	%r20480, %r20422;
	mov.u32 	%r20481, %r20422;
	mov.u32 	%r20482, %r20422;
	mov.u32 	%r20483, %r20422;
	mov.u32 	%r20484, %r20422;
	bra.uni 	BB4_295;

BB4_248:
	setp.eq.s32	%p118, %r13056, 19;
	@%p118 bra 	BB4_249;
	bra.uni 	BB4_271;

BB4_249:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20469, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20470, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20471, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20472, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3004, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r3010, %r20421;
	mov.u32 	%r3008, %r20421;
	mov.u32 	%r3006, %r20421;
	bra.uni 	BB4_287;

BB4_232:
	setp.eq.s32	%p130, %r13056, 11;
	@%p130 bra 	BB4_233;
	bra.uni 	BB4_271;

BB4_233:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20461, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	bra.uni 	BB4_285;

BB4_263:
	setp.eq.s32	%p107, %r13056, 27;
	@%p107 bra 	BB4_264;
	bra.uni 	BB4_271;

BB4_264:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20477, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20478, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20479, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20480, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20473, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20474, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20475, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20476, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20469, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20470, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20471, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20472, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3004, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r3012, %r20421;
	mov.u32 	%r3010, %r20421;
	mov.u32 	%r3008, %r20421;
	mov.u32 	%r3006, %r20421;
	mov.u32 	%r3020, %r20421;
	mov.u32 	%r3018, %r20421;
	mov.u32 	%r3016, %r20421;
	mov.u32 	%r3014, %r20421;
	mov.u32 	%r3026, %r20421;
	mov.u32 	%r3024, %r20421;
	mov.u32 	%r3022, %r20421;
	bra.uni 	BB4_289;

BB4_223:
	setp.eq.s32	%p136, %r13056, 7;
	@%p136 bra 	BB4_224;
	bra.uni 	BB4_271;

BB4_224:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20457, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;

BB4_225:
	mov.u32 	%r20461, %r20421;
	mov.u32 	%r20462, %r20421;
	mov.u32 	%r20463, %r20421;
	mov.u32 	%r20464, %r20421;

BB4_285:
	mov.u32 	%r20465, %r20421;
	mov.u32 	%r20466, %r20421;
	mov.u32 	%r20467, %r20421;
	mov.u32 	%r20468, %r20421;

BB4_286:
	mov.u32 	%r20469, %r20421;
	mov.u32 	%r20470, %r20421;
	mov.u32 	%r20471, %r20421;
	mov.u32 	%r20472, %r20421;

BB4_287:
	mov.u32 	%r20473, %r20421;
	mov.u32 	%r20474, %r20421;
	mov.u32 	%r20475, %r20421;
	mov.u32 	%r20476, %r20421;

BB4_288:
	mov.u32 	%r20477, %r20421;
	mov.u32 	%r20478, %r20421;
	mov.u32 	%r20479, %r20421;
	mov.u32 	%r20480, %r20421;

BB4_289:
	mov.u32 	%r20481, %r20421;
	mov.u32 	%r20482, %r20421;
	mov.u32 	%r20483, %r20421;
	mov.u32 	%r20484, %r20421;
	bra.uni 	BB4_295;

BB4_255:
	setp.eq.s32	%p113, %r13056, 23;
	@%p113 bra 	BB4_256;
	bra.uni 	BB4_271;

BB4_256:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20473, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20474, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20475, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20476, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20469, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20470, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20471, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20472, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3004, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r3012, %r20421;
	mov.u32 	%r3010, %r20421;
	mov.u32 	%r3008, %r20421;
	mov.u32 	%r3006, %r20421;
	mov.u32 	%r3018, %r20421;
	mov.u32 	%r3016, %r20421;
	mov.u32 	%r3014, %r20421;
	bra.uni 	BB4_288;

BB4_239:
	setp.eq.s32	%p125, %r13056, 15;
	@%p125 bra 	BB4_240;
	bra.uni 	BB4_271;

BB4_240:
	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20465, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	bra.uni 	BB4_286;

BB4_270:
	setp.ne.s32	%p102, %r13056, 31;
	@%p102 bra 	BB4_271;

	mov.u32 	%r20421, 0;
	// inline asm
	prmt.b32 %r20481, %r20421, %r3036, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20482, %r3036, %r3034, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20483, %r3034, %r3032, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20484, %r3032, %r3030, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20477, %r3030, %r3028, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20478, %r3028, %r3026, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20479, %r3026, %r3024, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20480, %r3024, %r3022, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20473, %r3022, %r3020, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20474, %r3020, %r3018, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20475, %r3018, %r3016, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20476, %r3016, %r3014, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20469, %r3014, %r3012, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20470, %r3012, %r3010, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20471, %r3010, %r3008, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20472, %r3008, %r3006, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r3006, %r3004, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20466, %r3004, %r3002, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20467, %r3002, %r3000, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20468, %r3000, %r2998, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r2998, %r2996, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20462, %r2996, %r2994, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20463, %r2994, %r2992, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20464, %r2992, %r2990, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r2990, %r2988, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20458, %r2988, %r2986, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20459, %r2986, %r2984, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20460, %r2984, %r2982, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r2982, %r2980, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20454, %r2980, %r2978, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20455, %r2978, %r2976, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r20456, %r2976, %r2974, %r1720;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2974, %r20421, %r1720;
	// inline asm
	mov.u32 	%r20422, %r20421;
	mov.u32 	%r20423, %r20421;
	mov.u32 	%r20424, %r20421;
	mov.u32 	%r2988, %r20421;
	mov.u32 	%r2986, %r20421;
	mov.u32 	%r2984, %r20421;
	mov.u32 	%r2982, %r20421;
	mov.u32 	%r2996, %r20421;
	mov.u32 	%r2994, %r20421;
	mov.u32 	%r2992, %r20421;
	mov.u32 	%r2990, %r20421;
	mov.u32 	%r3004, %r20421;
	mov.u32 	%r3002, %r20421;
	mov.u32 	%r3000, %r20421;
	mov.u32 	%r2998, %r20421;
	mov.u32 	%r3012, %r20421;
	mov.u32 	%r3010, %r20421;
	mov.u32 	%r3008, %r20421;
	mov.u32 	%r3006, %r20421;
	mov.u32 	%r3020, %r20421;
	mov.u32 	%r3018, %r20421;
	mov.u32 	%r3016, %r20421;
	mov.u32 	%r3014, %r20421;
	mov.u32 	%r3028, %r20421;
	mov.u32 	%r3026, %r20421;
	mov.u32 	%r3024, %r20421;
	mov.u32 	%r3022, %r20421;
	mov.u32 	%r3034, %r20421;
	mov.u32 	%r3032, %r20421;
	mov.u32 	%r3030, %r20421;
	bra.uni 	BB4_295;

BB4_271:
	mov.u32 	%r20421, %r2980;
	mov.u32 	%r20422, %r2978;
	mov.u32 	%r20423, %r2976;
	mov.u32 	%r20424, %r2974;
	mov.u32 	%r20454, %r20453;
	mov.u32 	%r20455, %r20453;
	mov.u32 	%r20456, %r20453;

BB4_294:
	mov.u32 	%r20457, %r20453;
	mov.u32 	%r20458, %r20453;
	mov.u32 	%r20459, %r20453;
	mov.u32 	%r20460, %r20453;
	mov.u32 	%r20461, %r20453;
	mov.u32 	%r20462, %r20453;
	mov.u32 	%r20463, %r20453;
	mov.u32 	%r20464, %r20453;
	mov.u32 	%r20465, %r20453;
	mov.u32 	%r20466, %r20453;
	mov.u32 	%r20467, %r20453;
	mov.u32 	%r20468, %r20453;
	mov.u32 	%r20469, %r20453;
	mov.u32 	%r20470, %r20453;
	mov.u32 	%r20471, %r20453;
	mov.u32 	%r20472, %r20453;
	mov.u32 	%r20473, %r20453;
	mov.u32 	%r20474, %r20453;
	mov.u32 	%r20475, %r20453;
	mov.u32 	%r20476, %r20453;
	mov.u32 	%r20477, %r20453;
	mov.u32 	%r20478, %r20453;
	mov.u32 	%r20479, %r20453;
	mov.u32 	%r20480, %r20453;
	mov.u32 	%r20481, %r20453;
	mov.u32 	%r20482, %r20453;
	mov.u32 	%r20483, %r20453;
	mov.u32 	%r20484, %r20453;
	bra.uni 	BB4_295;

BB4_2:
	ld.param.u32 	%r20321, [sha512_update_global_utf16le_swap_param_2];
	sub.s32 	%r3053, %r20321, %r20322;
	shl.b32 	%r3054, %r3053, 1;
	ld.local.u32 	%r3055, [%rd1+192];
	and.b32  	%r3056, %r3055, 127;
	add.s32 	%r3057, %r3055, %r3054;
	st.local.u32 	[%rd1+192], %r3057;
	add.s32 	%r3058, %r3056, %r3054;
	setp.lt.s32	%p2, %r3058, 128;
	bfe.u32 	%r36, %r3055, 2, 5;
	and.b32  	%r3059, %r3055, 3;
	shl.b32 	%r3060, %r3059, 2;
	mov.u32 	%r3061, 1985229328;
	shr.u32 	%r3062, %r3061, %r3060;
	and.b32  	%r37, %r3062, 65535;
	@%p2 bra 	BB4_91;
	bra.uni 	BB4_3;

BB4_91:
	setp.gt.s32	%p50, %r36, 15;
	@%p50 bra 	BB4_123;

	setp.gt.s32	%p74, %r36, 7;
	@%p74 bra 	BB4_108;

	setp.gt.s32	%p86, %r36, 3;
	@%p86 bra 	BB4_101;

	setp.gt.s32	%p92, %r36, 1;
	@%p92 bra 	BB4_98;

	setp.eq.s32	%p95, %r36, 0;
	@%p95 bra 	BB4_205;
	bra.uni 	BB4_96;

BB4_205:
	// inline asm
	prmt.b32 %r3036, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2982, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2980, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2978, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2976, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r12959, 0;
	// inline asm
	prmt.b32 %r20419, %r2974, %r12959, %r37;
	// inline asm
	bra.uni 	BB4_206;

BB4_3:
	mov.u32 	%r20356, 0;
	setp.gt.s32	%p3, %r36, 15;
	@%p3 bra 	BB4_36;

	setp.gt.s32	%p27, %r36, 7;
	@%p27 bra 	BB4_21;

	setp.gt.s32	%p39, %r36, 3;
	@%p39 bra 	BB4_13;

	setp.gt.s32	%p45, %r36, 1;
	@%p45 bra 	BB4_10;

	setp.eq.s32	%p48, %r36, 0;
	@%p48 bra 	BB4_88;
	bra.uni 	BB4_8;

BB4_88:
	mov.u32 	%r20356, 0;
	// inline asm
	prmt.b32 %r20359, %r20356, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2982, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20324, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20325, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20326, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20355, %r2974, %r20356, %r37;
	// inline asm
	mov.u32 	%r20357, %r20356;
	mov.u32 	%r20358, %r20356;
	bra.uni 	BB4_89;

BB4_123:
	setp.gt.s32	%p51, %r36, 23;
	@%p51 bra 	BB4_139;

	setp.gt.s32	%p63, %r36, 19;
	@%p63 bra 	BB4_132;

	setp.gt.s32	%p69, %r36, 17;
	@%p69 bra 	BB4_129;

	setp.eq.s32	%p72, %r36, 16;
	@%p72 bra 	BB4_180;
	bra.uni 	BB4_127;

BB4_180:
	// inline asm
	prmt.b32 %r3036, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3006, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r3004, %r2980;
	bra.uni 	BB4_181;

BB4_36:
	setp.gt.s32	%p4, %r36, 23;
	@%p4 bra 	BB4_52;

	setp.gt.s32	%p16, %r36, 19;
	@%p16 bra 	BB4_45;

	setp.gt.s32	%p22, %r36, 17;
	@%p22 bra 	BB4_42;

	setp.eq.s32	%p25, %r36, 16;
	@%p25 bra 	BB4_75;
	bra.uni 	BB4_40;

BB4_75:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20375, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20368, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3004, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20372, %r20324;
	mov.u32 	%r20373, %r20324;
	mov.u32 	%r20374, %r20324;
	bra.uni 	BB4_82;

BB4_108:
	setp.gt.s32	%p75, %r36, 11;
	@%p75 bra 	BB4_116;

	setp.gt.s32	%p81, %r36, 9;
	@%p81 bra 	BB4_113;

	setp.eq.s32	%p84, %r36, 8;
	@%p84 bra 	BB4_194;
	bra.uni 	BB4_111;

BB4_194:
	// inline asm
	prmt.b32 %r3036, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r2990, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	bra.uni 	BB4_195;

BB4_21:
	setp.gt.s32	%p28, %r36, 11;
	@%p28 bra 	BB4_29;

	setp.gt.s32	%p34, %r36, 9;
	@%p34 bra 	BB4_26;

	setp.eq.s32	%p37, %r36, 8;
	@%p37 bra 	BB4_79;
	bra.uni 	BB4_24;

BB4_79:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20367, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20364, %r20324;
	mov.u32 	%r20365, %r20324;
	mov.u32 	%r20366, %r20324;
	bra.uni 	BB4_80;

BB4_139:
	setp.gt.s32	%p52, %r36, 27;
	@%p52 bra 	BB4_147;

	setp.gt.s32	%p58, %r36, 25;
	@%p58 bra 	BB4_144;

	setp.eq.s32	%p61, %r36, 24;
	@%p61 bra 	BB4_166;
	bra.uni 	BB4_142;

BB4_166:
	// inline asm
	prmt.b32 %r3036, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3022, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r3004, %r2980;
	mov.u32 	%r3002, %r2980;
	mov.u32 	%r3000, %r2980;
	mov.u32 	%r2998, %r2980;
	mov.u32 	%r3012, %r2980;
	mov.u32 	%r3010, %r2980;
	mov.u32 	%r3008, %r2980;
	mov.u32 	%r3006, %r2980;
	mov.u32 	%r3020, %r2980;
	bra.uni 	BB4_167;

BB4_52:
	setp.gt.s32	%p5, %r36, 27;
	@%p5 bra 	BB4_60;

	setp.gt.s32	%p11, %r36, 25;
	@%p11 bra 	BB4_57;

	setp.eq.s32	%p14, %r36, 24;
	@%p14 bra 	BB4_71;
	bra.uni 	BB4_55;

BB4_71:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20383, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20376, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20377, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20378, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20379, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20372, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20373, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20374, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20375, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20368, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3004, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r3012, %r20324;
	mov.u32 	%r3010, %r20324;
	mov.u32 	%r3008, %r20324;
	mov.u32 	%r3006, %r20324;
	mov.u32 	%r3020, %r20324;
	mov.u32 	%r3018, %r20324;
	mov.u32 	%r3016, %r20324;
	mov.u32 	%r3014, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20380, %r20324;
	mov.u32 	%r20381, %r20324;
	mov.u32 	%r20382, %r20324;
	bra.uni 	BB4_84;

BB4_101:
	setp.gt.s32	%p87, %r36, 5;
	@%p87 bra 	BB4_105;

	setp.eq.s32	%p90, %r36, 4;
	@%p90 bra 	BB4_201;
	bra.uni 	BB4_103;

BB4_201:
	// inline asm
	prmt.b32 %r3036, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r2982, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r20419, %r2980;
	bra.uni 	BB4_206;

BB4_13:
	setp.gt.s32	%p40, %r36, 5;
	@%p40 bra 	BB4_17;

	setp.eq.s32	%p43, %r36, 4;
	@%p43 bra 	BB4_86;
	bra.uni 	BB4_15;

BB4_86:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20363, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2982, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20360, %r20324;
	mov.u32 	%r20361, %r20324;
	mov.u32 	%r20362, %r20324;
	bra.uni 	BB4_20;

BB4_132:
	setp.gt.s32	%p64, %r36, 21;
	@%p64 bra 	BB4_136;

	setp.eq.s32	%p67, %r36, 20;
	@%p67 bra 	BB4_173;
	bra.uni 	BB4_134;

BB4_173:
	// inline asm
	prmt.b32 %r3036, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3014, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r3004, %r2980;
	mov.u32 	%r3002, %r2980;
	mov.u32 	%r3000, %r2980;
	mov.u32 	%r2998, %r2980;
	mov.u32 	%r3012, %r2980;
	bra.uni 	BB4_174;

BB4_45:
	setp.gt.s32	%p17, %r36, 21;
	@%p17 bra 	BB4_49;

	setp.eq.s32	%p20, %r36, 20;
	@%p20 bra 	BB4_73;
	bra.uni 	BB4_47;

BB4_73:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20379, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20372, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20373, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20374, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20375, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20368, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3004, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r3012, %r20324;
	mov.u32 	%r3010, %r20324;
	mov.u32 	%r3008, %r20324;
	mov.u32 	%r3006, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20376, %r20324;
	mov.u32 	%r20377, %r20324;
	mov.u32 	%r20378, %r20324;
	bra.uni 	BB4_83;

BB4_116:
	setp.gt.s32	%p76, %r36, 13;
	@%p76 bra 	BB4_120;

	setp.eq.s32	%p79, %r36, 12;
	@%p79 bra 	BB4_187;
	bra.uni 	BB4_118;

BB4_187:
	// inline asm
	prmt.b32 %r3036, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r2998, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	bra.uni 	BB4_188;

BB4_29:
	setp.gt.s32	%p29, %r36, 13;
	@%p29 bra 	BB4_33;

	setp.eq.s32	%p32, %r36, 12;
	@%p32 bra 	BB4_77;
	bra.uni 	BB4_31;

BB4_77:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20371, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20368, %r20324;
	mov.u32 	%r20369, %r20324;
	mov.u32 	%r20370, %r20324;
	bra.uni 	BB4_81;

BB4_147:
	setp.gt.s32	%p53, %r36, 29;
	@%p53 bra 	BB4_151;

	setp.eq.s32	%p56, %r36, 28;
	@%p56 bra 	BB4_159;
	bra.uni 	BB4_149;

BB4_159:
	// inline asm
	prmt.b32 %r3036, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3030, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r3004, %r2980;
	mov.u32 	%r3002, %r2980;
	mov.u32 	%r3000, %r2980;
	mov.u32 	%r2998, %r2980;
	mov.u32 	%r3012, %r2980;
	mov.u32 	%r3010, %r2980;
	mov.u32 	%r3008, %r2980;
	mov.u32 	%r3006, %r2980;
	mov.u32 	%r3020, %r2980;
	mov.u32 	%r3018, %r2980;
	mov.u32 	%r3016, %r2980;
	mov.u32 	%r3014, %r2980;
	mov.u32 	%r3028, %r2980;
	bra.uni 	BB4_160;

BB4_60:
	setp.gt.s32	%p6, %r36, 29;
	@%p6 bra 	BB4_64;

	setp.eq.s32	%p9, %r36, 28;
	@%p9 bra 	BB4_69;
	bra.uni 	BB4_62;

BB4_69:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20387, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20380, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20381, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20382, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20383, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20376, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20377, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20378, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20379, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20372, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20373, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20374, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20375, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20368, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3004, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r3012, %r20324;
	mov.u32 	%r3010, %r20324;
	mov.u32 	%r3008, %r20324;
	mov.u32 	%r3006, %r20324;
	mov.u32 	%r3020, %r20324;
	mov.u32 	%r3018, %r20324;
	mov.u32 	%r3016, %r20324;
	mov.u32 	%r3014, %r20324;
	mov.u32 	%r3028, %r20324;
	mov.u32 	%r3026, %r20324;
	mov.u32 	%r3024, %r20324;
	mov.u32 	%r3022, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20384, %r20324;
	mov.u32 	%r20385, %r20324;
	mov.u32 	%r20386, %r20324;
	bra.uni 	BB4_90;

BB4_98:
	setp.eq.s32	%p93, %r36, 2;
	@%p93 bra 	BB4_203;
	bra.uni 	BB4_99;

BB4_203:
	// inline asm
	prmt.b32 %r3036, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2982, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2980, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2976, 0;
	// inline asm
	prmt.b32 %r2978, %r2974, %r2976, %r37;
	// inline asm
	mov.u32 	%r20419, %r2976;
	bra.uni 	BB4_206;

BB4_10:
	setp.eq.s32	%p46, %r36, 2;
	@%p46 bra 	BB4_87;
	bra.uni 	BB4_11;

BB4_87:
	mov.u32 	%r20326, 0;
	// inline asm
	prmt.b32 %r20357, %r20326, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2982, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20324, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20325, %r2974, %r20326, %r37;
	// inline asm
	mov.u32 	%r20355, %r20326;
	mov.u32 	%r20356, %r20326;
	mov.u32 	%r20360, %r20326;
	mov.u32 	%r20361, %r20326;
	mov.u32 	%r20362, %r20326;
	mov.u32 	%r20363, %r20326;
	mov.u32 	%r20364, %r20326;
	mov.u32 	%r20365, %r20326;
	mov.u32 	%r20366, %r20326;
	mov.u32 	%r20367, %r20326;
	mov.u32 	%r20368, %r20326;
	mov.u32 	%r20369, %r20326;
	mov.u32 	%r20370, %r20326;
	mov.u32 	%r20371, %r20326;
	mov.u32 	%r20372, %r20326;
	mov.u32 	%r20373, %r20326;
	mov.u32 	%r20374, %r20326;
	mov.u32 	%r20375, %r20326;
	mov.u32 	%r20376, %r20326;
	mov.u32 	%r20377, %r20326;
	mov.u32 	%r20378, %r20326;
	mov.u32 	%r20379, %r20326;
	mov.u32 	%r20380, %r20326;
	mov.u32 	%r20381, %r20326;
	mov.u32 	%r20382, %r20326;
	mov.u32 	%r20383, %r20326;
	mov.u32 	%r20384, %r20326;
	mov.u32 	%r20385, %r20326;
	mov.u32 	%r20386, %r20326;
	mov.u32 	%r20387, %r20326;
	bra.uni 	BB4_90;

BB4_129:
	setp.eq.s32	%p70, %r36, 18;
	@%p70 bra 	BB4_178;
	bra.uni 	BB4_130;

BB4_178:
	// inline asm
	prmt.b32 %r3036, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3010, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r3004, %r2980;
	mov.u32 	%r3002, %r2980;
	mov.u32 	%r3000, %r2980;
	mov.u32 	%r2998, %r2980;
	bra.uni 	BB4_175;

BB4_42:
	setp.eq.s32	%p23, %r36, 18;
	@%p23 bra 	BB4_74;
	bra.uni 	BB4_43;

BB4_74:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20373, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20374, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20375, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20368, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3004, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r3008, %r20324;
	mov.u32 	%r3006, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20372, %r20324;
	bra.uni 	BB4_82;

BB4_113:
	setp.eq.s32	%p82, %r36, 10;
	@%p82 bra 	BB4_192;
	bra.uni 	BB4_114;

BB4_192:
	// inline asm
	prmt.b32 %r3036, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r2994, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	bra.uni 	BB4_189;

BB4_26:
	setp.eq.s32	%p35, %r36, 10;
	@%p35 bra 	BB4_78;
	bra.uni 	BB4_27;

BB4_78:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20365, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20364, %r20324;
	bra.uni 	BB4_80;

BB4_144:
	setp.eq.s32	%p59, %r36, 26;
	@%p59 bra 	BB4_164;
	bra.uni 	BB4_145;

BB4_164:
	// inline asm
	prmt.b32 %r3036, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3026, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r3004, %r2980;
	mov.u32 	%r3002, %r2980;
	mov.u32 	%r3000, %r2980;
	mov.u32 	%r2998, %r2980;
	mov.u32 	%r3012, %r2980;
	mov.u32 	%r3010, %r2980;
	mov.u32 	%r3008, %r2980;
	mov.u32 	%r3006, %r2980;
	mov.u32 	%r3020, %r2980;
	mov.u32 	%r3018, %r2980;
	mov.u32 	%r3016, %r2980;
	mov.u32 	%r3014, %r2980;
	bra.uni 	BB4_161;

BB4_57:
	setp.eq.s32	%p12, %r36, 26;
	@%p12 bra 	BB4_70;
	bra.uni 	BB4_58;

BB4_70:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20381, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20382, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20383, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20376, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20377, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20378, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20379, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20372, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20373, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20374, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20375, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20368, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3004, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r3012, %r20324;
	mov.u32 	%r3010, %r20324;
	mov.u32 	%r3008, %r20324;
	mov.u32 	%r3006, %r20324;
	mov.u32 	%r3020, %r20324;
	mov.u32 	%r3018, %r20324;
	mov.u32 	%r3016, %r20324;
	mov.u32 	%r3014, %r20324;
	mov.u32 	%r3024, %r20324;
	mov.u32 	%r3022, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20380, %r20324;
	bra.uni 	BB4_84;

BB4_105:
	setp.eq.s32	%p88, %r36, 6;
	@%p88 bra 	BB4_199;
	bra.uni 	BB4_106;

BB4_199:
	// inline asm
	prmt.b32 %r3036, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r2986, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	bra.uni 	BB4_196;

BB4_17:
	setp.eq.s32	%p41, %r36, 6;
	@%p41 bra 	BB4_85;
	bra.uni 	BB4_18;

BB4_85:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20361, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20360, %r20324;
	bra.uni 	BB4_20;

BB4_136:
	setp.eq.s32	%p65, %r36, 22;
	@%p65 bra 	BB4_171;
	bra.uni 	BB4_137;

BB4_171:
	// inline asm
	prmt.b32 %r3036, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3018, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r3004, %r2980;
	mov.u32 	%r3002, %r2980;
	mov.u32 	%r3000, %r2980;
	mov.u32 	%r2998, %r2980;
	mov.u32 	%r3012, %r2980;
	mov.u32 	%r3010, %r2980;
	mov.u32 	%r3008, %r2980;
	mov.u32 	%r3006, %r2980;
	bra.uni 	BB4_168;

BB4_49:
	setp.eq.s32	%p18, %r36, 22;
	@%p18 bra 	BB4_72;
	bra.uni 	BB4_50;

BB4_72:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20377, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20378, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20379, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20372, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20373, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20374, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20375, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20368, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3004, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r3012, %r20324;
	mov.u32 	%r3010, %r20324;
	mov.u32 	%r3008, %r20324;
	mov.u32 	%r3006, %r20324;
	mov.u32 	%r3016, %r20324;
	mov.u32 	%r3014, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20376, %r20324;
	bra.uni 	BB4_83;

BB4_120:
	setp.eq.s32	%p77, %r36, 14;
	@%p77 bra 	BB4_185;
	bra.uni 	BB4_121;

BB4_185:
	// inline asm
	prmt.b32 %r3036, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3002, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	bra.uni 	BB4_182;

BB4_33:
	setp.eq.s32	%p30, %r36, 14;
	@%p30 bra 	BB4_76;
	bra.uni 	BB4_34;

BB4_76:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20369, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20368, %r20324;
	bra.uni 	BB4_81;

BB4_151:
	setp.eq.s32	%p54, %r36, 30;
	@%p54 bra 	BB4_157;
	bra.uni 	BB4_152;

BB4_157:
	// inline asm
	prmt.b32 %r3036, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3034, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r3004, %r2980;
	mov.u32 	%r3002, %r2980;
	mov.u32 	%r3000, %r2980;
	mov.u32 	%r2998, %r2980;
	mov.u32 	%r3012, %r2980;
	mov.u32 	%r3010, %r2980;
	mov.u32 	%r3008, %r2980;
	mov.u32 	%r3006, %r2980;
	mov.u32 	%r3020, %r2980;
	mov.u32 	%r3018, %r2980;
	mov.u32 	%r3016, %r2980;
	mov.u32 	%r3014, %r2980;
	mov.u32 	%r3028, %r2980;
	mov.u32 	%r3026, %r2980;
	mov.u32 	%r3024, %r2980;
	mov.u32 	%r3022, %r2980;
	bra.uni 	BB4_155;

BB4_64:
	setp.eq.s32	%p7, %r36, 30;
	@%p7 bra 	BB4_68;
	bra.uni 	BB4_65;

BB4_68:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20385, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20386, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20387, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20380, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20381, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20382, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20383, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20376, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20377, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20378, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20379, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20372, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20373, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20374, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20375, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20368, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3004, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r3012, %r20324;
	mov.u32 	%r3010, %r20324;
	mov.u32 	%r3008, %r20324;
	mov.u32 	%r3006, %r20324;
	mov.u32 	%r3020, %r20324;
	mov.u32 	%r3018, %r20324;
	mov.u32 	%r3016, %r20324;
	mov.u32 	%r3014, %r20324;
	mov.u32 	%r3028, %r20324;
	mov.u32 	%r3026, %r20324;
	mov.u32 	%r3024, %r20324;
	mov.u32 	%r3022, %r20324;
	mov.u32 	%r3032, %r20324;
	mov.u32 	%r3030, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20384, %r20324;
	bra.uni 	BB4_90;

BB4_96:
	setp.eq.s32	%p96, %r36, 1;
	@%p96 bra 	BB4_204;
	bra.uni 	BB4_97;

BB4_204:
	// inline asm
	prmt.b32 %r3036, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2982, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2980, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2978, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r20419, 0;
	// inline asm
	prmt.b32 %r2976, %r2974, %r20419, %r37;
	// inline asm
	bra.uni 	BB4_206;

BB4_8:
	setp.eq.s32	%p49, %r36, 1;
	@%p49 bra 	BB4_9;
	bra.uni 	BB4_66;

BB4_9:
	mov.u32 	%r20355, 0;
	// inline asm
	prmt.b32 %r20358, %r20355, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2982, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20324, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20325, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20326, %r2974, %r20355, %r37;
	// inline asm
	mov.u32 	%r20356, %r20355;
	mov.u32 	%r20357, %r20355;
	mov.u32 	%r20360, %r20355;
	mov.u32 	%r20361, %r20355;
	mov.u32 	%r20362, %r20355;
	mov.u32 	%r20363, %r20355;
	mov.u32 	%r20364, %r20355;
	mov.u32 	%r20365, %r20355;
	mov.u32 	%r20366, %r20355;
	mov.u32 	%r20367, %r20355;
	mov.u32 	%r20368, %r20355;
	mov.u32 	%r20369, %r20355;
	mov.u32 	%r20370, %r20355;
	mov.u32 	%r20371, %r20355;
	mov.u32 	%r20372, %r20355;
	mov.u32 	%r20373, %r20355;
	mov.u32 	%r20374, %r20355;
	mov.u32 	%r20375, %r20355;
	mov.u32 	%r20376, %r20355;
	mov.u32 	%r20377, %r20355;
	mov.u32 	%r20378, %r20355;
	mov.u32 	%r20379, %r20355;
	mov.u32 	%r20380, %r20355;
	mov.u32 	%r20381, %r20355;
	mov.u32 	%r20382, %r20355;
	mov.u32 	%r20383, %r20355;
	mov.u32 	%r20384, %r20355;
	mov.u32 	%r20385, %r20355;
	mov.u32 	%r20386, %r20355;
	mov.u32 	%r20387, %r20355;
	bra.uni 	BB4_90;

BB4_127:
	setp.eq.s32	%p73, %r36, 17;
	@%p73 bra 	BB4_179;
	bra.uni 	BB4_128;

BB4_179:
	// inline asm
	prmt.b32 %r3036, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3008, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r3004, %r2980;
	mov.u32 	%r3002, %r2980;
	mov.u32 	%r3000, %r2980;
	mov.u32 	%r2998, %r2980;
	bra.uni 	BB4_176;

BB4_40:
	setp.eq.s32	%p26, %r36, 17;
	@%p26 bra 	BB4_41;
	bra.uni 	BB4_66;

BB4_41:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20374, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20375, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20368, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3004, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r3006, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20372, %r20324;
	mov.u32 	%r20373, %r20324;
	bra.uni 	BB4_82;

BB4_111:
	setp.eq.s32	%p85, %r36, 9;
	@%p85 bra 	BB4_193;
	bra.uni 	BB4_112;

BB4_193:
	// inline asm
	prmt.b32 %r3036, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r2992, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	bra.uni 	BB4_190;

BB4_24:
	setp.eq.s32	%p38, %r36, 9;
	@%p38 bra 	BB4_25;
	bra.uni 	BB4_66;

BB4_25:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20366, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20364, %r20324;
	mov.u32 	%r20365, %r20324;
	bra.uni 	BB4_80;

BB4_142:
	setp.eq.s32	%p62, %r36, 25;
	@%p62 bra 	BB4_165;
	bra.uni 	BB4_143;

BB4_165:
	// inline asm
	prmt.b32 %r3036, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3024, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r3004, %r2980;
	mov.u32 	%r3002, %r2980;
	mov.u32 	%r3000, %r2980;
	mov.u32 	%r2998, %r2980;
	mov.u32 	%r3012, %r2980;
	mov.u32 	%r3010, %r2980;
	mov.u32 	%r3008, %r2980;
	mov.u32 	%r3006, %r2980;
	mov.u32 	%r3020, %r2980;
	mov.u32 	%r3018, %r2980;
	mov.u32 	%r3016, %r2980;
	mov.u32 	%r3014, %r2980;
	bra.uni 	BB4_162;

BB4_55:
	setp.eq.s32	%p15, %r36, 25;
	@%p15 bra 	BB4_56;
	bra.uni 	BB4_66;

BB4_56:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20382, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20383, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20376, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20377, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20378, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20379, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20372, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20373, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20374, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20375, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20368, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3004, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r3012, %r20324;
	mov.u32 	%r3010, %r20324;
	mov.u32 	%r3008, %r20324;
	mov.u32 	%r3006, %r20324;
	mov.u32 	%r3020, %r20324;
	mov.u32 	%r3018, %r20324;
	mov.u32 	%r3016, %r20324;
	mov.u32 	%r3014, %r20324;
	mov.u32 	%r3022, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20380, %r20324;
	mov.u32 	%r20381, %r20324;
	bra.uni 	BB4_84;

BB4_103:
	setp.eq.s32	%p91, %r36, 5;
	@%p91 bra 	BB4_200;
	bra.uni 	BB4_104;

BB4_200:
	// inline asm
	prmt.b32 %r3036, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r2984, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	bra.uni 	BB4_197;

BB4_15:
	setp.eq.s32	%p44, %r36, 5;
	@%p44 bra 	BB4_16;
	bra.uni 	BB4_66;

BB4_16:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20362, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20360, %r20324;
	mov.u32 	%r20361, %r20324;
	bra.uni 	BB4_20;

BB4_134:
	setp.eq.s32	%p68, %r36, 21;
	@%p68 bra 	BB4_172;
	bra.uni 	BB4_135;

BB4_172:
	// inline asm
	prmt.b32 %r3036, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3016, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r3004, %r2980;
	mov.u32 	%r3002, %r2980;
	mov.u32 	%r3000, %r2980;
	mov.u32 	%r2998, %r2980;
	mov.u32 	%r3012, %r2980;
	mov.u32 	%r3010, %r2980;
	mov.u32 	%r3008, %r2980;
	mov.u32 	%r3006, %r2980;
	bra.uni 	BB4_169;

BB4_47:
	setp.eq.s32	%p21, %r36, 21;
	@%p21 bra 	BB4_48;
	bra.uni 	BB4_66;

BB4_48:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20378, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20379, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20372, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20373, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20374, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20375, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20368, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3004, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r3012, %r20324;
	mov.u32 	%r3010, %r20324;
	mov.u32 	%r3008, %r20324;
	mov.u32 	%r3006, %r20324;
	mov.u32 	%r3014, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20376, %r20324;
	mov.u32 	%r20377, %r20324;
	bra.uni 	BB4_83;

BB4_118:
	setp.eq.s32	%p80, %r36, 13;
	@%p80 bra 	BB4_186;
	bra.uni 	BB4_119;

BB4_186:
	// inline asm
	prmt.b32 %r3036, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3000, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	bra.uni 	BB4_183;

BB4_31:
	setp.eq.s32	%p33, %r36, 13;
	@%p33 bra 	BB4_32;
	bra.uni 	BB4_66;

BB4_32:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20370, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20368, %r20324;
	mov.u32 	%r20369, %r20324;
	bra.uni 	BB4_81;

BB4_149:
	setp.eq.s32	%p57, %r36, 29;
	@%p57 bra 	BB4_158;
	bra.uni 	BB4_150;

BB4_158:
	// inline asm
	prmt.b32 %r3036, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3032, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r3004, %r2980;
	mov.u32 	%r3002, %r2980;
	mov.u32 	%r3000, %r2980;
	mov.u32 	%r2998, %r2980;
	mov.u32 	%r3012, %r2980;
	mov.u32 	%r3010, %r2980;
	mov.u32 	%r3008, %r2980;
	mov.u32 	%r3006, %r2980;
	mov.u32 	%r3020, %r2980;
	mov.u32 	%r3018, %r2980;
	mov.u32 	%r3016, %r2980;
	mov.u32 	%r3014, %r2980;
	mov.u32 	%r3028, %r2980;
	mov.u32 	%r3026, %r2980;
	mov.u32 	%r3024, %r2980;
	mov.u32 	%r3022, %r2980;
	bra.uni 	BB4_156;

BB4_62:
	setp.eq.s32	%p10, %r36, 29;
	@%p10 bra 	BB4_63;
	bra.uni 	BB4_66;

BB4_63:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20386, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20387, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20380, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20381, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20382, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20383, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20376, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20377, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20378, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20379, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20372, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20373, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20374, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20375, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20368, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3004, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r3012, %r20324;
	mov.u32 	%r3010, %r20324;
	mov.u32 	%r3008, %r20324;
	mov.u32 	%r3006, %r20324;
	mov.u32 	%r3020, %r20324;
	mov.u32 	%r3018, %r20324;
	mov.u32 	%r3016, %r20324;
	mov.u32 	%r3014, %r20324;
	mov.u32 	%r3028, %r20324;
	mov.u32 	%r3026, %r20324;
	mov.u32 	%r3024, %r20324;
	mov.u32 	%r3022, %r20324;
	mov.u32 	%r3030, %r20324;
	mov.u32 	%r20355, %r20324;
	mov.u32 	%r20384, %r20324;
	mov.u32 	%r20385, %r20324;
	bra.uni 	BB4_90;

BB4_99:
	setp.eq.s32	%p94, %r36, 3;
	@%p94 bra 	BB4_202;
	bra.uni 	BB4_100;

BB4_202:
	// inline asm
	prmt.b32 %r3036, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2982, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2978, 0;
	// inline asm
	prmt.b32 %r2980, %r2974, %r2978, %r37;
	// inline asm
	mov.u32 	%r2976, %r2978;
	mov.u32 	%r20419, %r2978;
	bra.uni 	BB4_206;

BB4_11:
	setp.eq.s32	%p47, %r36, 3;
	@%p47 bra 	BB4_12;
	bra.uni 	BB4_66;

BB4_12:
	mov.u32 	%r20325, 0;
	// inline asm
	prmt.b32 %r20356, %r20325, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2986, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2984, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2982, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20324, %r2974, %r20325, %r37;
	// inline asm
	mov.u32 	%r20326, %r20325;
	mov.u32 	%r20355, %r20325;
	mov.u32 	%r20360, %r20325;
	mov.u32 	%r20361, %r20325;
	mov.u32 	%r20362, %r20325;
	mov.u32 	%r20363, %r20325;
	mov.u32 	%r20364, %r20325;
	mov.u32 	%r20365, %r20325;
	mov.u32 	%r20366, %r20325;
	mov.u32 	%r20367, %r20325;
	mov.u32 	%r20368, %r20325;
	mov.u32 	%r20369, %r20325;
	mov.u32 	%r20370, %r20325;
	mov.u32 	%r20371, %r20325;
	mov.u32 	%r20372, %r20325;
	mov.u32 	%r20373, %r20325;
	mov.u32 	%r20374, %r20325;
	mov.u32 	%r20375, %r20325;
	mov.u32 	%r20376, %r20325;
	mov.u32 	%r20377, %r20325;
	mov.u32 	%r20378, %r20325;
	mov.u32 	%r20379, %r20325;
	mov.u32 	%r20380, %r20325;
	mov.u32 	%r20381, %r20325;
	mov.u32 	%r20382, %r20325;
	mov.u32 	%r20383, %r20325;
	mov.u32 	%r20384, %r20325;
	mov.u32 	%r20385, %r20325;
	mov.u32 	%r20386, %r20325;
	mov.u32 	%r20387, %r20325;
	bra.uni 	BB4_90;

BB4_130:
	setp.eq.s32	%p71, %r36, 19;
	@%p71 bra 	BB4_177;
	bra.uni 	BB4_131;

BB4_177:
	// inline asm
	prmt.b32 %r3036, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3012, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r3004, %r2980;
	mov.u32 	%r3002, %r2980;
	mov.u32 	%r3000, %r2980;
	mov.u32 	%r2998, %r2980;

BB4_174:
	mov.u32 	%r3010, %r2980;

BB4_175:
	mov.u32 	%r3008, %r2980;

BB4_176:
	mov.u32 	%r3006, %r2980;
	mov.u32 	%r20419, %r2980;
	bra.uni 	BB4_206;

BB4_43:
	setp.eq.s32	%p24, %r36, 19;
	@%p24 bra 	BB4_44;
	bra.uni 	BB4_66;

BB4_44:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20372, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20373, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20374, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20375, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20368, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3004, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r3010, %r20324;
	mov.u32 	%r3008, %r20324;
	mov.u32 	%r3006, %r20324;
	mov.u32 	%r20355, %r20324;
	bra.uni 	BB4_82;

BB4_114:
	setp.eq.s32	%p83, %r36, 11;
	@%p83 bra 	BB4_191;
	bra.uni 	BB4_115;

BB4_191:
	// inline asm
	prmt.b32 %r3036, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r2996, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;

BB4_188:
	mov.u32 	%r2994, %r2980;

BB4_189:
	mov.u32 	%r2992, %r2980;

BB4_190:
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r20419, %r2980;
	bra.uni 	BB4_206;

BB4_27:
	setp.eq.s32	%p36, %r36, 11;
	@%p36 bra 	BB4_28;
	bra.uni 	BB4_66;

BB4_28:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20364, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r20355, %r20324;
	bra.uni 	BB4_80;

BB4_145:
	setp.eq.s32	%p60, %r36, 27;
	@%p60 bra 	BB4_163;
	bra.uni 	BB4_146;

BB4_163:
	// inline asm
	prmt.b32 %r3036, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3028, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r3004, %r2980;
	mov.u32 	%r3002, %r2980;
	mov.u32 	%r3000, %r2980;
	mov.u32 	%r2998, %r2980;
	mov.u32 	%r3012, %r2980;
	mov.u32 	%r3010, %r2980;
	mov.u32 	%r3008, %r2980;
	mov.u32 	%r3006, %r2980;
	mov.u32 	%r3020, %r2980;
	mov.u32 	%r3018, %r2980;
	mov.u32 	%r3016, %r2980;
	mov.u32 	%r3014, %r2980;

BB4_160:
	mov.u32 	%r3026, %r2980;

BB4_161:
	mov.u32 	%r3024, %r2980;

BB4_162:
	mov.u32 	%r3022, %r2980;
	mov.u32 	%r20419, %r2980;
	bra.uni 	BB4_206;

BB4_58:
	setp.eq.s32	%p13, %r36, 27;
	@%p13 bra 	BB4_59;
	bra.uni 	BB4_66;

BB4_59:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20380, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20381, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20382, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20383, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20376, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20377, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20378, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20379, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20372, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20373, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20374, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20375, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20368, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3004, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r3012, %r20324;
	mov.u32 	%r3010, %r20324;
	mov.u32 	%r3008, %r20324;
	mov.u32 	%r3006, %r20324;
	mov.u32 	%r3020, %r20324;
	mov.u32 	%r3018, %r20324;
	mov.u32 	%r3016, %r20324;
	mov.u32 	%r3014, %r20324;
	mov.u32 	%r3026, %r20324;
	mov.u32 	%r3024, %r20324;
	mov.u32 	%r3022, %r20324;
	mov.u32 	%r20355, %r20324;
	bra.uni 	BB4_84;

BB4_106:
	setp.eq.s32	%p89, %r36, 7;
	@%p89 bra 	BB4_198;
	bra.uni 	BB4_107;

BB4_198:
	// inline asm
	prmt.b32 %r3036, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r2988, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;

BB4_195:
	mov.u32 	%r2986, %r2980;

BB4_196:
	mov.u32 	%r2984, %r2980;

BB4_197:
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r20419, %r2980;
	bra.uni 	BB4_206;

BB4_18:
	setp.eq.s32	%p42, %r36, 7;
	@%p42 bra 	BB4_19;
	bra.uni 	BB4_66;

BB4_19:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20360, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3002, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3000, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2998, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2996, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2994, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2992, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2990, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r2988, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r20355, %r20324;

BB4_20:
	mov.u32 	%r20364, %r20324;
	mov.u32 	%r20365, %r20324;
	mov.u32 	%r20366, %r20324;
	mov.u32 	%r20367, %r20324;

BB4_80:
	mov.u32 	%r20368, %r20324;
	mov.u32 	%r20369, %r20324;
	mov.u32 	%r20370, %r20324;
	mov.u32 	%r20371, %r20324;

BB4_81:
	mov.u32 	%r20372, %r20324;
	mov.u32 	%r20373, %r20324;
	mov.u32 	%r20374, %r20324;
	mov.u32 	%r20375, %r20324;

BB4_82:
	mov.u32 	%r20376, %r20324;
	mov.u32 	%r20377, %r20324;
	mov.u32 	%r20378, %r20324;
	mov.u32 	%r20379, %r20324;

BB4_83:
	mov.u32 	%r20380, %r20324;
	mov.u32 	%r20381, %r20324;
	mov.u32 	%r20382, %r20324;
	mov.u32 	%r20383, %r20324;

BB4_84:
	mov.u32 	%r20384, %r20324;
	mov.u32 	%r20385, %r20324;
	mov.u32 	%r20386, %r20324;
	mov.u32 	%r20387, %r20324;
	bra.uni 	BB4_90;

BB4_137:
	setp.eq.s32	%p66, %r36, 23;
	@%p66 bra 	BB4_170;
	bra.uni 	BB4_138;

BB4_170:
	// inline asm
	prmt.b32 %r3036, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3020, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r3004, %r2980;
	mov.u32 	%r3002, %r2980;
	mov.u32 	%r3000, %r2980;
	mov.u32 	%r2998, %r2980;
	mov.u32 	%r3012, %r2980;
	mov.u32 	%r3010, %r2980;
	mov.u32 	%r3008, %r2980;
	mov.u32 	%r3006, %r2980;

BB4_167:
	mov.u32 	%r3018, %r2980;

BB4_168:
	mov.u32 	%r3016, %r2980;

BB4_169:
	mov.u32 	%r3014, %r2980;
	mov.u32 	%r20419, %r2980;
	bra.uni 	BB4_206;

BB4_50:
	setp.eq.s32	%p19, %r36, 23;
	@%p19 bra 	BB4_51;
	bra.uni 	BB4_66;

BB4_51:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20376, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20377, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20378, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20379, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20372, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20373, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20374, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20375, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20368, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3004, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r3012, %r20324;
	mov.u32 	%r3010, %r20324;
	mov.u32 	%r3008, %r20324;
	mov.u32 	%r3006, %r20324;
	mov.u32 	%r3018, %r20324;
	mov.u32 	%r3016, %r20324;
	mov.u32 	%r3014, %r20324;
	mov.u32 	%r20355, %r20324;
	bra.uni 	BB4_83;

BB4_121:
	setp.eq.s32	%p78, %r36, 15;
	@%p78 bra 	BB4_184;
	bra.uni 	BB4_122;

BB4_184:
	// inline asm
	prmt.b32 %r3036, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2976, %r2974, %r37;
	// inline asm
	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3004, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;

BB4_181:
	mov.u32 	%r3002, %r2980;

BB4_182:
	mov.u32 	%r3000, %r2980;

BB4_183:
	mov.u32 	%r2998, %r2980;
	mov.u32 	%r20419, %r2980;
	bra.uni 	BB4_206;

BB4_34:
	setp.eq.s32	%p31, %r36, 15;
	@%p31 bra 	BB4_35;
	bra.uni 	BB4_66;

BB4_35:
	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20368, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3034, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3032, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3030, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3028, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3026, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3024, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3022, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3020, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3018, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3016, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3014, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3012, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3010, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3008, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3006, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3004, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r20355, %r20324;
	bra.uni 	BB4_81;

BB4_152:
	setp.ne.s32	%p55, %r36, 31;
	@%p55 bra 	BB4_153;

	mov.u32 	%r2980, 0;
	// inline asm
	prmt.b32 %r3036, %r2974, %r2980, %r37;
	// inline asm
	mov.u32 	%r2978, %r2980;
	mov.u32 	%r2976, %r2980;
	mov.u32 	%r2988, %r2980;
	mov.u32 	%r2986, %r2980;
	mov.u32 	%r2984, %r2980;
	mov.u32 	%r2982, %r2980;
	mov.u32 	%r2996, %r2980;
	mov.u32 	%r2994, %r2980;
	mov.u32 	%r2992, %r2980;
	mov.u32 	%r2990, %r2980;
	mov.u32 	%r3004, %r2980;
	mov.u32 	%r3002, %r2980;
	mov.u32 	%r3000, %r2980;
	mov.u32 	%r2998, %r2980;
	mov.u32 	%r3012, %r2980;
	mov.u32 	%r3010, %r2980;
	mov.u32 	%r3008, %r2980;
	mov.u32 	%r3006, %r2980;
	mov.u32 	%r3020, %r2980;
	mov.u32 	%r3018, %r2980;
	mov.u32 	%r3016, %r2980;
	mov.u32 	%r3014, %r2980;
	mov.u32 	%r3028, %r2980;
	mov.u32 	%r3026, %r2980;
	mov.u32 	%r3024, %r2980;
	mov.u32 	%r3022, %r2980;
	mov.u32 	%r3034, %r2980;

BB4_155:
	mov.u32 	%r3032, %r2980;

BB4_156:
	mov.u32 	%r3030, %r2980;
	mov.u32 	%r20419, %r2980;
	bra.uni 	BB4_206;

BB4_65:
	setp.ne.s32	%p8, %r36, 31;
	@%p8 bra 	BB4_66;

	mov.u32 	%r20324, 0;
	// inline asm
	prmt.b32 %r20384, %r20324, %r3036, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20385, %r3036, %r3034, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20386, %r3034, %r3032, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20387, %r3032, %r3030, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20380, %r3030, %r3028, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20381, %r3028, %r3026, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20382, %r3026, %r3024, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20383, %r3024, %r3022, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20376, %r3022, %r3020, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20377, %r3020, %r3018, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20378, %r3018, %r3016, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20379, %r3016, %r3014, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20372, %r3014, %r3012, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20373, %r3012, %r3010, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20374, %r3010, %r3008, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20375, %r3008, %r3006, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20368, %r3006, %r3004, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20369, %r3004, %r3002, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r3002, %r3000, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20371, %r3000, %r2998, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20364, %r2998, %r2996, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20365, %r2996, %r2994, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r2994, %r2992, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20367, %r2992, %r2990, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20360, %r2990, %r2988, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20361, %r2988, %r2986, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r2986, %r2984, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20363, %r2984, %r2982, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20356, %r2982, %r2980, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20357, %r2980, %r2978, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r2978, %r2976, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r20359, %r2976, %r2974, %r37;
	// inline asm
	// inline asm
	prmt.b32 %r3036, %r2974, %r20324, %r37;
	// inline asm
	mov.u32 	%r20325, %r20324;
	mov.u32 	%r20326, %r20324;
	mov.u32 	%r2988, %r20324;
	mov.u32 	%r2986, %r20324;
	mov.u32 	%r2984, %r20324;
	mov.u32 	%r2982, %r20324;
	mov.u32 	%r2996, %r20324;
	mov.u32 	%r2994, %r20324;
	mov.u32 	%r2992, %r20324;
	mov.u32 	%r2990, %r20324;
	mov.u32 	%r3004, %r20324;
	mov.u32 	%r3002, %r20324;
	mov.u32 	%r3000, %r20324;
	mov.u32 	%r2998, %r20324;
	mov.u32 	%r3012, %r20324;
	mov.u32 	%r3010, %r20324;
	mov.u32 	%r3008, %r20324;
	mov.u32 	%r3006, %r20324;
	mov.u32 	%r3020, %r20324;
	mov.u32 	%r3018, %r20324;
	mov.u32 	%r3016, %r20324;
	mov.u32 	%r3014, %r20324;
	mov.u32 	%r3028, %r20324;
	mov.u32 	%r3026, %r20324;
	mov.u32 	%r3024, %r20324;
	mov.u32 	%r3022, %r20324;
	mov.u32 	%r3034, %r20324;
	mov.u32 	%r3032, %r20324;
	mov.u32 	%r3030, %r20324;
	mov.u32 	%r20355, %r20324;
	bra.uni 	BB4_90;

BB4_66:
	mov.u32 	%r20324, %r2980;
	mov.u32 	%r20325, %r2978;
	mov.u32 	%r20326, %r2976;
	mov.u32 	%r20355, %r2974;
	mov.u32 	%r20357, %r20356;
	mov.u32 	%r20358, %r20356;
	mov.u32 	%r20359, %r20356;

BB4_89:
	mov.u32 	%r20360, %r20356;
	mov.u32 	%r20361, %r20356;
	mov.u32 	%r20362, %r20356;
	mov.u32 	%r20363, %r20356;
	mov.u32 	%r20364, %r20356;
	mov.u32 	%r20365, %r20356;
	mov.u32 	%r20366, %r20356;
	mov.u32 	%r20367, %r20356;
	mov.u32 	%r20368, %r20356;
	mov.u32 	%r20369, %r20356;
	mov.u32 	%r20370, %r20356;
	mov.u32 	%r20371, %r20356;
	mov.u32 	%r20372, %r20356;
	mov.u32 	%r20373, %r20356;
	mov.u32 	%r20374, %r20356;
	mov.u32 	%r20375, %r20356;
	mov.u32 	%r20376, %r20356;
	mov.u32 	%r20377, %r20356;
	mov.u32 	%r20378, %r20356;
	mov.u32 	%r20379, %r20356;
	mov.u32 	%r20380, %r20356;
	mov.u32 	%r20381, %r20356;
	mov.u32 	%r20382, %r20356;
	mov.u32 	%r20383, %r20356;
	mov.u32 	%r20384, %r20356;
	mov.u32 	%r20385, %r20356;
	mov.u32 	%r20386, %r20356;
	mov.u32 	%r20387, %r20356;

BB4_90:
	ld.local.v2.u32 	{%r8311, %r8312}, [%rd1+64];
	ld.local.v2.u32 	{%r8315, %r8316}, [%rd1+72];
	ld.local.v2.u32 	{%r8319, %r8320}, [%rd1+80];
	ld.local.v2.u32 	{%r8323, %r8324}, [%rd1+88];
	ld.local.v2.u32 	{%r8327, %r8328}, [%rd1+96];
	ld.local.v2.u32 	{%r8331, %r8332}, [%rd1+104];
	ld.local.v2.u32 	{%r8335, %r8336}, [%rd1+112];
	ld.local.v2.u32 	{%r8339, %r8340}, [%rd1+120];
	ld.local.v2.u32 	{%r8343, %r8344}, [%rd1+128];
	ld.local.v2.u32 	{%r8347, %r8348}, [%rd1+136];
	ld.local.v2.u32 	{%r8351, %r8352}, [%rd1+144];
	ld.local.v2.u32 	{%r8355, %r8356}, [%rd1+152];
	ld.local.v2.u32 	{%r8359, %r8360}, [%rd1+160];
	ld.local.v2.u32 	{%r8363, %r8364}, [%rd1+168];
	ld.local.v2.u32 	{%r8367, %r8368}, [%rd1+176];
	ld.local.v2.u32 	{%r8371, %r8372}, [%rd1+184];
	or.b32  	%r8375, %r8311, %r20355;
	or.b32  	%r8376, %r8312, %r20326;
	mov.b64	%rd116, {%r8376, %r8375};
	or.b32  	%r8377, %r8315, %r20325;
	or.b32  	%r8378, %r8316, %r20324;
	mov.b64	%rd117, {%r8378, %r8377};
	or.b32  	%r8379, %r8319, %r2982;
	or.b32  	%r8380, %r8320, %r2984;
	mov.b64	%rd118, {%r8380, %r8379};
	or.b32  	%r8381, %r8323, %r2986;
	or.b32  	%r8382, %r8324, %r2988;
	mov.b64	%rd119, {%r8382, %r8381};
	or.b32  	%r8383, %r8327, %r2990;
	or.b32  	%r8384, %r8328, %r2992;
	mov.b64	%rd120, {%r8384, %r8383};
	or.b32  	%r8385, %r8331, %r2994;
	or.b32  	%r8386, %r8332, %r2996;
	mov.b64	%rd121, {%r8386, %r8385};
	or.b32  	%r8387, %r8335, %r2998;
	or.b32  	%r8388, %r8336, %r3000;
	mov.b64	%rd122, {%r8388, %r8387};
	or.b32  	%r8389, %r8339, %r3002;
	or.b32  	%r8390, %r8340, %r3004;
	mov.b64	%rd123, {%r8390, %r8389};
	or.b32  	%r8391, %r8343, %r3006;
	or.b32  	%r8392, %r8344, %r3008;
	mov.b64	%rd124, {%r8392, %r8391};
	or.b32  	%r8393, %r8347, %r3010;
	or.b32  	%r8394, %r8348, %r3012;
	mov.b64	%rd125, {%r8394, %r8393};
	or.b32  	%r8395, %r8351, %r3014;
	or.b32  	%r8396, %r8352, %r3016;
	mov.b64	%rd126, {%r8396, %r8395};
	or.b32  	%r8397, %r8355, %r3018;
	or.b32  	%r8398, %r8356, %r3020;
	mov.b64	%rd127, {%r8398, %r8397};
	or.b32  	%r8399, %r8359, %r3022;
	or.b32  	%r8400, %r8360, %r3024;
	mov.b64	%rd128, {%r8400, %r8399};
	or.b32  	%r8401, %r8363, %r3026;
	or.b32  	%r8402, %r8364, %r3028;
	mov.b64	%rd129, {%r8402, %r8401};
	or.b32  	%r8403, %r8367, %r3030;
	or.b32  	%r8404, %r8368, %r3032;
	mov.b64	%rd130, {%r8404, %r8403};
	or.b32  	%r8405, %r8371, %r3034;
	or.b32  	%r8406, %r8372, %r3036;
	mov.b64	%rd131, {%r8406, %r8405};
	ld.local.u64 	%rd132, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8407,%dummy}, %rd132;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8408}, %rd132;
	}
	shf.r.wrap.b32 	%r8409, %r8408, %r8407, 14;
	shf.r.wrap.b32 	%r8410, %r8407, %r8408, 14;
	mov.b64 	%rd133, {%r8410, %r8409};
	shf.r.wrap.b32 	%r8411, %r8408, %r8407, 18;
	shf.r.wrap.b32 	%r8412, %r8407, %r8408, 18;
	mov.b64 	%rd134, {%r8412, %r8411};
	xor.b64  	%rd135, %rd134, %rd133;
	shf.l.wrap.b32 	%r8413, %r8407, %r8408, 23;
	shf.l.wrap.b32 	%r8414, %r8408, %r8407, 23;
	mov.b64 	%rd136, {%r8414, %r8413};
	xor.b64  	%rd137, %rd135, %rd136;
	ld.local.u64 	%rd138, [%rd1+48];
	ld.local.u64 	%rd139, [%rd1+40];
	xor.b64  	%rd140, %rd138, %rd139;
	and.b64  	%rd141, %rd140, %rd132;
	xor.b64  	%rd142, %rd141, %rd138;
	ld.local.u64 	%rd143, [%rd1+56];
	add.s64 	%rd144, %rd143, %rd116;
	add.s64 	%rd145, %rd144, %rd2;
	add.s64 	%rd146, %rd145, %rd142;
	add.s64 	%rd147, %rd146, %rd137;
	ld.local.u64 	%rd148, [%rd1+24];
	add.s64 	%rd149, %rd147, %rd148;
	ld.local.u64 	%rd150, [%rd1];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8415,%dummy}, %rd150;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8416}, %rd150;
	}
	shf.r.wrap.b32 	%r8417, %r8416, %r8415, 28;
	shf.r.wrap.b32 	%r8418, %r8415, %r8416, 28;
	mov.b64 	%rd151, {%r8418, %r8417};
	shf.l.wrap.b32 	%r8419, %r8415, %r8416, 30;
	shf.l.wrap.b32 	%r8420, %r8416, %r8415, 30;
	mov.b64 	%rd152, {%r8420, %r8419};
	xor.b64  	%rd153, %rd152, %rd151;
	shf.l.wrap.b32 	%r8421, %r8415, %r8416, 25;
	shf.l.wrap.b32 	%r8422, %r8416, %r8415, 25;
	mov.b64 	%rd154, {%r8422, %r8421};
	xor.b64  	%rd155, %rd153, %rd154;
	ld.local.u64 	%rd156, [%rd1+16];
	xor.b64  	%rd157, %rd156, %rd150;
	ld.local.u64 	%rd158, [%rd1+8];
	xor.b64  	%rd159, %rd158, %rd150;
	and.b64  	%rd160, %rd157, %rd159;
	xor.b64  	%rd161, %rd160, %rd150;
	add.s64 	%rd162, %rd147, %rd161;
	add.s64 	%rd163, %rd162, %rd155;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8423,%dummy}, %rd149;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8424}, %rd149;
	}
	shf.r.wrap.b32 	%r8425, %r8424, %r8423, 14;
	shf.r.wrap.b32 	%r8426, %r8423, %r8424, 14;
	mov.b64 	%rd164, {%r8426, %r8425};
	shf.r.wrap.b32 	%r8427, %r8424, %r8423, 18;
	shf.r.wrap.b32 	%r8428, %r8423, %r8424, 18;
	mov.b64 	%rd165, {%r8428, %r8427};
	xor.b64  	%rd166, %rd165, %rd164;
	shf.l.wrap.b32 	%r8429, %r8423, %r8424, 23;
	shf.l.wrap.b32 	%r8430, %r8424, %r8423, 23;
	mov.b64 	%rd167, {%r8430, %r8429};
	xor.b64  	%rd168, %rd166, %rd167;
	xor.b64  	%rd169, %rd139, %rd132;
	and.b64  	%rd170, %rd149, %rd169;
	xor.b64  	%rd171, %rd170, %rd139;
	add.s64 	%rd172, %rd138, %rd117;
	add.s64 	%rd173, %rd172, %rd3;
	add.s64 	%rd174, %rd173, %rd171;
	add.s64 	%rd175, %rd174, %rd168;
	add.s64 	%rd176, %rd175, %rd156;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8431,%dummy}, %rd163;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8432}, %rd163;
	}
	shf.r.wrap.b32 	%r8433, %r8432, %r8431, 28;
	shf.r.wrap.b32 	%r8434, %r8431, %r8432, 28;
	mov.b64 	%rd177, {%r8434, %r8433};
	shf.l.wrap.b32 	%r8435, %r8431, %r8432, 30;
	shf.l.wrap.b32 	%r8436, %r8432, %r8431, 30;
	mov.b64 	%rd178, {%r8436, %r8435};
	xor.b64  	%rd179, %rd178, %rd177;
	shf.l.wrap.b32 	%r8437, %r8431, %r8432, 25;
	shf.l.wrap.b32 	%r8438, %r8432, %r8431, 25;
	mov.b64 	%rd180, {%r8438, %r8437};
	xor.b64  	%rd181, %rd179, %rd180;
	xor.b64  	%rd182, %rd163, %rd158;
	xor.b64  	%rd183, %rd163, %rd150;
	and.b64  	%rd184, %rd183, %rd182;
	xor.b64  	%rd185, %rd184, %rd163;
	add.s64 	%rd186, %rd175, %rd185;
	add.s64 	%rd187, %rd186, %rd181;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8439,%dummy}, %rd176;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8440}, %rd176;
	}
	shf.r.wrap.b32 	%r8441, %r8440, %r8439, 14;
	shf.r.wrap.b32 	%r8442, %r8439, %r8440, 14;
	mov.b64 	%rd188, {%r8442, %r8441};
	shf.r.wrap.b32 	%r8443, %r8440, %r8439, 18;
	shf.r.wrap.b32 	%r8444, %r8439, %r8440, 18;
	mov.b64 	%rd189, {%r8444, %r8443};
	xor.b64  	%rd190, %rd189, %rd188;
	shf.l.wrap.b32 	%r8445, %r8439, %r8440, 23;
	shf.l.wrap.b32 	%r8446, %r8440, %r8439, 23;
	mov.b64 	%rd191, {%r8446, %r8445};
	xor.b64  	%rd192, %rd190, %rd191;
	xor.b64  	%rd193, %rd149, %rd132;
	and.b64  	%rd194, %rd176, %rd193;
	xor.b64  	%rd195, %rd194, %rd132;
	add.s64 	%rd196, %rd139, %rd118;
	add.s64 	%rd197, %rd196, %rd4;
	add.s64 	%rd198, %rd197, %rd195;
	add.s64 	%rd199, %rd198, %rd192;
	add.s64 	%rd200, %rd199, %rd158;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8447,%dummy}, %rd187;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8448}, %rd187;
	}
	shf.r.wrap.b32 	%r8449, %r8448, %r8447, 28;
	shf.r.wrap.b32 	%r8450, %r8447, %r8448, 28;
	mov.b64 	%rd201, {%r8450, %r8449};
	shf.l.wrap.b32 	%r8451, %r8447, %r8448, 30;
	shf.l.wrap.b32 	%r8452, %r8448, %r8447, 30;
	mov.b64 	%rd202, {%r8452, %r8451};
	xor.b64  	%rd203, %rd202, %rd201;
	shf.l.wrap.b32 	%r8453, %r8447, %r8448, 25;
	shf.l.wrap.b32 	%r8454, %r8448, %r8447, 25;
	mov.b64 	%rd204, {%r8454, %r8453};
	xor.b64  	%rd205, %rd203, %rd204;
	xor.b64  	%rd206, %rd187, %rd150;
	xor.b64  	%rd207, %rd187, %rd163;
	and.b64  	%rd208, %rd207, %rd206;
	xor.b64  	%rd209, %rd208, %rd187;
	add.s64 	%rd210, %rd199, %rd209;
	add.s64 	%rd211, %rd210, %rd205;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8455,%dummy}, %rd200;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8456}, %rd200;
	}
	shf.r.wrap.b32 	%r8457, %r8456, %r8455, 14;
	shf.r.wrap.b32 	%r8458, %r8455, %r8456, 14;
	mov.b64 	%rd212, {%r8458, %r8457};
	shf.r.wrap.b32 	%r8459, %r8456, %r8455, 18;
	shf.r.wrap.b32 	%r8460, %r8455, %r8456, 18;
	mov.b64 	%rd213, {%r8460, %r8459};
	xor.b64  	%rd214, %rd213, %rd212;
	shf.l.wrap.b32 	%r8461, %r8455, %r8456, 23;
	shf.l.wrap.b32 	%r8462, %r8456, %r8455, 23;
	mov.b64 	%rd215, {%r8462, %r8461};
	xor.b64  	%rd216, %rd214, %rd215;
	xor.b64  	%rd217, %rd176, %rd149;
	and.b64  	%rd218, %rd200, %rd217;
	xor.b64  	%rd219, %rd218, %rd149;
	add.s64 	%rd220, %rd132, %rd119;
	add.s64 	%rd221, %rd220, %rd5;
	add.s64 	%rd222, %rd221, %rd219;
	add.s64 	%rd223, %rd222, %rd216;
	add.s64 	%rd224, %rd223, %rd150;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8463,%dummy}, %rd211;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8464}, %rd211;
	}
	shf.r.wrap.b32 	%r8465, %r8464, %r8463, 28;
	shf.r.wrap.b32 	%r8466, %r8463, %r8464, 28;
	mov.b64 	%rd225, {%r8466, %r8465};
	shf.l.wrap.b32 	%r8467, %r8463, %r8464, 30;
	shf.l.wrap.b32 	%r8468, %r8464, %r8463, 30;
	mov.b64 	%rd226, {%r8468, %r8467};
	xor.b64  	%rd227, %rd226, %rd225;
	shf.l.wrap.b32 	%r8469, %r8463, %r8464, 25;
	shf.l.wrap.b32 	%r8470, %r8464, %r8463, 25;
	mov.b64 	%rd228, {%r8470, %r8469};
	xor.b64  	%rd229, %rd227, %rd228;
	xor.b64  	%rd230, %rd211, %rd163;
	xor.b64  	%rd231, %rd211, %rd187;
	and.b64  	%rd232, %rd231, %rd230;
	xor.b64  	%rd233, %rd232, %rd211;
	add.s64 	%rd234, %rd223, %rd233;
	add.s64 	%rd235, %rd234, %rd229;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8471,%dummy}, %rd224;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8472}, %rd224;
	}
	shf.r.wrap.b32 	%r8473, %r8472, %r8471, 14;
	shf.r.wrap.b32 	%r8474, %r8471, %r8472, 14;
	mov.b64 	%rd236, {%r8474, %r8473};
	shf.r.wrap.b32 	%r8475, %r8472, %r8471, 18;
	shf.r.wrap.b32 	%r8476, %r8471, %r8472, 18;
	mov.b64 	%rd237, {%r8476, %r8475};
	xor.b64  	%rd238, %rd237, %rd236;
	shf.l.wrap.b32 	%r8477, %r8471, %r8472, 23;
	shf.l.wrap.b32 	%r8478, %r8472, %r8471, 23;
	mov.b64 	%rd239, {%r8478, %r8477};
	xor.b64  	%rd240, %rd238, %rd239;
	xor.b64  	%rd241, %rd200, %rd176;
	and.b64  	%rd242, %rd224, %rd241;
	xor.b64  	%rd243, %rd242, %rd176;
	add.s64 	%rd244, %rd149, %rd120;
	add.s64 	%rd245, %rd244, %rd6;
	add.s64 	%rd246, %rd245, %rd243;
	add.s64 	%rd247, %rd246, %rd240;
	add.s64 	%rd248, %rd247, %rd163;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8479,%dummy}, %rd235;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8480}, %rd235;
	}
	shf.r.wrap.b32 	%r8481, %r8480, %r8479, 28;
	shf.r.wrap.b32 	%r8482, %r8479, %r8480, 28;
	mov.b64 	%rd249, {%r8482, %r8481};
	shf.l.wrap.b32 	%r8483, %r8479, %r8480, 30;
	shf.l.wrap.b32 	%r8484, %r8480, %r8479, 30;
	mov.b64 	%rd250, {%r8484, %r8483};
	xor.b64  	%rd251, %rd250, %rd249;
	shf.l.wrap.b32 	%r8485, %r8479, %r8480, 25;
	shf.l.wrap.b32 	%r8486, %r8480, %r8479, 25;
	mov.b64 	%rd252, {%r8486, %r8485};
	xor.b64  	%rd253, %rd251, %rd252;
	xor.b64  	%rd254, %rd235, %rd187;
	xor.b64  	%rd255, %rd235, %rd211;
	and.b64  	%rd256, %rd255, %rd254;
	xor.b64  	%rd257, %rd256, %rd235;
	add.s64 	%rd258, %rd247, %rd257;
	add.s64 	%rd259, %rd258, %rd253;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8487,%dummy}, %rd248;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8488}, %rd248;
	}
	shf.r.wrap.b32 	%r8489, %r8488, %r8487, 14;
	shf.r.wrap.b32 	%r8490, %r8487, %r8488, 14;
	mov.b64 	%rd260, {%r8490, %r8489};
	shf.r.wrap.b32 	%r8491, %r8488, %r8487, 18;
	shf.r.wrap.b32 	%r8492, %r8487, %r8488, 18;
	mov.b64 	%rd261, {%r8492, %r8491};
	xor.b64  	%rd262, %rd261, %rd260;
	shf.l.wrap.b32 	%r8493, %r8487, %r8488, 23;
	shf.l.wrap.b32 	%r8494, %r8488, %r8487, 23;
	mov.b64 	%rd263, {%r8494, %r8493};
	xor.b64  	%rd264, %rd262, %rd263;
	xor.b64  	%rd265, %rd224, %rd200;
	and.b64  	%rd266, %rd248, %rd265;
	xor.b64  	%rd267, %rd266, %rd200;
	add.s64 	%rd268, %rd176, %rd121;
	add.s64 	%rd269, %rd268, %rd7;
	add.s64 	%rd270, %rd269, %rd267;
	add.s64 	%rd271, %rd270, %rd264;
	add.s64 	%rd272, %rd271, %rd187;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8495,%dummy}, %rd259;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8496}, %rd259;
	}
	shf.r.wrap.b32 	%r8497, %r8496, %r8495, 28;
	shf.r.wrap.b32 	%r8498, %r8495, %r8496, 28;
	mov.b64 	%rd273, {%r8498, %r8497};
	shf.l.wrap.b32 	%r8499, %r8495, %r8496, 30;
	shf.l.wrap.b32 	%r8500, %r8496, %r8495, 30;
	mov.b64 	%rd274, {%r8500, %r8499};
	xor.b64  	%rd275, %rd274, %rd273;
	shf.l.wrap.b32 	%r8501, %r8495, %r8496, 25;
	shf.l.wrap.b32 	%r8502, %r8496, %r8495, 25;
	mov.b64 	%rd276, {%r8502, %r8501};
	xor.b64  	%rd277, %rd275, %rd276;
	xor.b64  	%rd278, %rd259, %rd211;
	xor.b64  	%rd279, %rd259, %rd235;
	and.b64  	%rd280, %rd279, %rd278;
	xor.b64  	%rd281, %rd280, %rd259;
	add.s64 	%rd282, %rd271, %rd281;
	add.s64 	%rd283, %rd282, %rd277;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8503,%dummy}, %rd272;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8504}, %rd272;
	}
	shf.r.wrap.b32 	%r8505, %r8504, %r8503, 14;
	shf.r.wrap.b32 	%r8506, %r8503, %r8504, 14;
	mov.b64 	%rd284, {%r8506, %r8505};
	shf.r.wrap.b32 	%r8507, %r8504, %r8503, 18;
	shf.r.wrap.b32 	%r8508, %r8503, %r8504, 18;
	mov.b64 	%rd285, {%r8508, %r8507};
	xor.b64  	%rd286, %rd285, %rd284;
	shf.l.wrap.b32 	%r8509, %r8503, %r8504, 23;
	shf.l.wrap.b32 	%r8510, %r8504, %r8503, 23;
	mov.b64 	%rd287, {%r8510, %r8509};
	xor.b64  	%rd288, %rd286, %rd287;
	xor.b64  	%rd289, %rd248, %rd224;
	and.b64  	%rd290, %rd272, %rd289;
	xor.b64  	%rd291, %rd290, %rd224;
	add.s64 	%rd292, %rd200, %rd122;
	add.s64 	%rd293, %rd292, %rd8;
	add.s64 	%rd294, %rd293, %rd291;
	add.s64 	%rd295, %rd294, %rd288;
	add.s64 	%rd296, %rd295, %rd211;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8511,%dummy}, %rd283;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8512}, %rd283;
	}
	shf.r.wrap.b32 	%r8513, %r8512, %r8511, 28;
	shf.r.wrap.b32 	%r8514, %r8511, %r8512, 28;
	mov.b64 	%rd297, {%r8514, %r8513};
	shf.l.wrap.b32 	%r8515, %r8511, %r8512, 30;
	shf.l.wrap.b32 	%r8516, %r8512, %r8511, 30;
	mov.b64 	%rd298, {%r8516, %r8515};
	xor.b64  	%rd299, %rd298, %rd297;
	shf.l.wrap.b32 	%r8517, %r8511, %r8512, 25;
	shf.l.wrap.b32 	%r8518, %r8512, %r8511, 25;
	mov.b64 	%rd300, {%r8518, %r8517};
	xor.b64  	%rd301, %rd299, %rd300;
	xor.b64  	%rd302, %rd283, %rd235;
	xor.b64  	%rd303, %rd283, %rd259;
	and.b64  	%rd304, %rd303, %rd302;
	xor.b64  	%rd305, %rd304, %rd283;
	add.s64 	%rd306, %rd295, %rd305;
	add.s64 	%rd307, %rd306, %rd301;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8519,%dummy}, %rd296;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8520}, %rd296;
	}
	shf.r.wrap.b32 	%r8521, %r8520, %r8519, 14;
	shf.r.wrap.b32 	%r8522, %r8519, %r8520, 14;
	mov.b64 	%rd308, {%r8522, %r8521};
	shf.r.wrap.b32 	%r8523, %r8520, %r8519, 18;
	shf.r.wrap.b32 	%r8524, %r8519, %r8520, 18;
	mov.b64 	%rd309, {%r8524, %r8523};
	xor.b64  	%rd310, %rd309, %rd308;
	shf.l.wrap.b32 	%r8525, %r8519, %r8520, 23;
	shf.l.wrap.b32 	%r8526, %r8520, %r8519, 23;
	mov.b64 	%rd311, {%r8526, %r8525};
	xor.b64  	%rd312, %rd310, %rd311;
	xor.b64  	%rd313, %rd272, %rd248;
	and.b64  	%rd314, %rd296, %rd313;
	xor.b64  	%rd315, %rd314, %rd248;
	add.s64 	%rd316, %rd224, %rd123;
	add.s64 	%rd317, %rd316, %rd9;
	add.s64 	%rd318, %rd317, %rd315;
	add.s64 	%rd319, %rd318, %rd312;
	add.s64 	%rd320, %rd319, %rd235;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8527,%dummy}, %rd307;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8528}, %rd307;
	}
	shf.r.wrap.b32 	%r8529, %r8528, %r8527, 28;
	shf.r.wrap.b32 	%r8530, %r8527, %r8528, 28;
	mov.b64 	%rd321, {%r8530, %r8529};
	shf.l.wrap.b32 	%r8531, %r8527, %r8528, 30;
	shf.l.wrap.b32 	%r8532, %r8528, %r8527, 30;
	mov.b64 	%rd322, {%r8532, %r8531};
	xor.b64  	%rd323, %rd322, %rd321;
	shf.l.wrap.b32 	%r8533, %r8527, %r8528, 25;
	shf.l.wrap.b32 	%r8534, %r8528, %r8527, 25;
	mov.b64 	%rd324, {%r8534, %r8533};
	xor.b64  	%rd325, %rd323, %rd324;
	xor.b64  	%rd326, %rd307, %rd259;
	xor.b64  	%rd327, %rd307, %rd283;
	and.b64  	%rd328, %rd327, %rd326;
	xor.b64  	%rd329, %rd328, %rd307;
	add.s64 	%rd330, %rd319, %rd329;
	add.s64 	%rd331, %rd330, %rd325;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8535,%dummy}, %rd320;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8536}, %rd320;
	}
	shf.r.wrap.b32 	%r8537, %r8536, %r8535, 14;
	shf.r.wrap.b32 	%r8538, %r8535, %r8536, 14;
	mov.b64 	%rd332, {%r8538, %r8537};
	shf.r.wrap.b32 	%r8539, %r8536, %r8535, 18;
	shf.r.wrap.b32 	%r8540, %r8535, %r8536, 18;
	mov.b64 	%rd333, {%r8540, %r8539};
	xor.b64  	%rd334, %rd333, %rd332;
	shf.l.wrap.b32 	%r8541, %r8535, %r8536, 23;
	shf.l.wrap.b32 	%r8542, %r8536, %r8535, 23;
	mov.b64 	%rd335, {%r8542, %r8541};
	xor.b64  	%rd336, %rd334, %rd335;
	xor.b64  	%rd337, %rd296, %rd272;
	and.b64  	%rd338, %rd320, %rd337;
	xor.b64  	%rd339, %rd338, %rd272;
	add.s64 	%rd340, %rd248, %rd124;
	add.s64 	%rd341, %rd340, %rd10;
	add.s64 	%rd342, %rd341, %rd339;
	add.s64 	%rd343, %rd342, %rd336;
	add.s64 	%rd344, %rd343, %rd259;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8543,%dummy}, %rd331;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8544}, %rd331;
	}
	shf.r.wrap.b32 	%r8545, %r8544, %r8543, 28;
	shf.r.wrap.b32 	%r8546, %r8543, %r8544, 28;
	mov.b64 	%rd345, {%r8546, %r8545};
	shf.l.wrap.b32 	%r8547, %r8543, %r8544, 30;
	shf.l.wrap.b32 	%r8548, %r8544, %r8543, 30;
	mov.b64 	%rd346, {%r8548, %r8547};
	xor.b64  	%rd347, %rd346, %rd345;
	shf.l.wrap.b32 	%r8549, %r8543, %r8544, 25;
	shf.l.wrap.b32 	%r8550, %r8544, %r8543, 25;
	mov.b64 	%rd348, {%r8550, %r8549};
	xor.b64  	%rd349, %rd347, %rd348;
	xor.b64  	%rd350, %rd331, %rd283;
	xor.b64  	%rd351, %rd331, %rd307;
	and.b64  	%rd352, %rd351, %rd350;
	xor.b64  	%rd353, %rd352, %rd331;
	add.s64 	%rd354, %rd343, %rd353;
	add.s64 	%rd355, %rd354, %rd349;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8551,%dummy}, %rd344;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8552}, %rd344;
	}
	shf.r.wrap.b32 	%r8553, %r8552, %r8551, 14;
	shf.r.wrap.b32 	%r8554, %r8551, %r8552, 14;
	mov.b64 	%rd356, {%r8554, %r8553};
	shf.r.wrap.b32 	%r8555, %r8552, %r8551, 18;
	shf.r.wrap.b32 	%r8556, %r8551, %r8552, 18;
	mov.b64 	%rd357, {%r8556, %r8555};
	xor.b64  	%rd358, %rd357, %rd356;
	shf.l.wrap.b32 	%r8557, %r8551, %r8552, 23;
	shf.l.wrap.b32 	%r8558, %r8552, %r8551, 23;
	mov.b64 	%rd359, {%r8558, %r8557};
	xor.b64  	%rd360, %rd358, %rd359;
	xor.b64  	%rd361, %rd320, %rd296;
	and.b64  	%rd362, %rd344, %rd361;
	xor.b64  	%rd363, %rd362, %rd296;
	add.s64 	%rd364, %rd272, %rd125;
	add.s64 	%rd365, %rd364, %rd11;
	add.s64 	%rd366, %rd365, %rd363;
	add.s64 	%rd367, %rd366, %rd360;
	add.s64 	%rd368, %rd367, %rd283;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8559,%dummy}, %rd355;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8560}, %rd355;
	}
	shf.r.wrap.b32 	%r8561, %r8560, %r8559, 28;
	shf.r.wrap.b32 	%r8562, %r8559, %r8560, 28;
	mov.b64 	%rd369, {%r8562, %r8561};
	shf.l.wrap.b32 	%r8563, %r8559, %r8560, 30;
	shf.l.wrap.b32 	%r8564, %r8560, %r8559, 30;
	mov.b64 	%rd370, {%r8564, %r8563};
	xor.b64  	%rd371, %rd370, %rd369;
	shf.l.wrap.b32 	%r8565, %r8559, %r8560, 25;
	shf.l.wrap.b32 	%r8566, %r8560, %r8559, 25;
	mov.b64 	%rd372, {%r8566, %r8565};
	xor.b64  	%rd373, %rd371, %rd372;
	xor.b64  	%rd374, %rd355, %rd307;
	xor.b64  	%rd375, %rd355, %rd331;
	and.b64  	%rd376, %rd375, %rd374;
	xor.b64  	%rd377, %rd376, %rd355;
	add.s64 	%rd378, %rd367, %rd377;
	add.s64 	%rd379, %rd378, %rd373;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8567,%dummy}, %rd368;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8568}, %rd368;
	}
	shf.r.wrap.b32 	%r8569, %r8568, %r8567, 14;
	shf.r.wrap.b32 	%r8570, %r8567, %r8568, 14;
	mov.b64 	%rd380, {%r8570, %r8569};
	shf.r.wrap.b32 	%r8571, %r8568, %r8567, 18;
	shf.r.wrap.b32 	%r8572, %r8567, %r8568, 18;
	mov.b64 	%rd381, {%r8572, %r8571};
	xor.b64  	%rd382, %rd381, %rd380;
	shf.l.wrap.b32 	%r8573, %r8567, %r8568, 23;
	shf.l.wrap.b32 	%r8574, %r8568, %r8567, 23;
	mov.b64 	%rd383, {%r8574, %r8573};
	xor.b64  	%rd384, %rd382, %rd383;
	xor.b64  	%rd385, %rd344, %rd320;
	and.b64  	%rd386, %rd368, %rd385;
	xor.b64  	%rd387, %rd386, %rd320;
	add.s64 	%rd388, %rd296, %rd126;
	add.s64 	%rd389, %rd388, %rd12;
	add.s64 	%rd390, %rd389, %rd387;
	add.s64 	%rd391, %rd390, %rd384;
	add.s64 	%rd392, %rd391, %rd307;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8575,%dummy}, %rd379;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8576}, %rd379;
	}
	shf.r.wrap.b32 	%r8577, %r8576, %r8575, 28;
	shf.r.wrap.b32 	%r8578, %r8575, %r8576, 28;
	mov.b64 	%rd393, {%r8578, %r8577};
	shf.l.wrap.b32 	%r8579, %r8575, %r8576, 30;
	shf.l.wrap.b32 	%r8580, %r8576, %r8575, 30;
	mov.b64 	%rd394, {%r8580, %r8579};
	xor.b64  	%rd395, %rd394, %rd393;
	shf.l.wrap.b32 	%r8581, %r8575, %r8576, 25;
	shf.l.wrap.b32 	%r8582, %r8576, %r8575, 25;
	mov.b64 	%rd396, {%r8582, %r8581};
	xor.b64  	%rd397, %rd395, %rd396;
	xor.b64  	%rd398, %rd379, %rd331;
	xor.b64  	%rd399, %rd379, %rd355;
	and.b64  	%rd400, %rd399, %rd398;
	xor.b64  	%rd401, %rd400, %rd379;
	add.s64 	%rd402, %rd391, %rd401;
	add.s64 	%rd403, %rd402, %rd397;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8583,%dummy}, %rd392;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8584}, %rd392;
	}
	shf.r.wrap.b32 	%r8585, %r8584, %r8583, 14;
	shf.r.wrap.b32 	%r8586, %r8583, %r8584, 14;
	mov.b64 	%rd404, {%r8586, %r8585};
	shf.r.wrap.b32 	%r8587, %r8584, %r8583, 18;
	shf.r.wrap.b32 	%r8588, %r8583, %r8584, 18;
	mov.b64 	%rd405, {%r8588, %r8587};
	xor.b64  	%rd406, %rd405, %rd404;
	shf.l.wrap.b32 	%r8589, %r8583, %r8584, 23;
	shf.l.wrap.b32 	%r8590, %r8584, %r8583, 23;
	mov.b64 	%rd407, {%r8590, %r8589};
	xor.b64  	%rd408, %rd406, %rd407;
	xor.b64  	%rd409, %rd368, %rd344;
	and.b64  	%rd410, %rd392, %rd409;
	xor.b64  	%rd411, %rd410, %rd344;
	add.s64 	%rd412, %rd320, %rd127;
	add.s64 	%rd413, %rd412, %rd13;
	add.s64 	%rd414, %rd413, %rd411;
	add.s64 	%rd415, %rd414, %rd408;
	add.s64 	%rd416, %rd415, %rd331;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8591,%dummy}, %rd403;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8592}, %rd403;
	}
	shf.r.wrap.b32 	%r8593, %r8592, %r8591, 28;
	shf.r.wrap.b32 	%r8594, %r8591, %r8592, 28;
	mov.b64 	%rd417, {%r8594, %r8593};
	shf.l.wrap.b32 	%r8595, %r8591, %r8592, 30;
	shf.l.wrap.b32 	%r8596, %r8592, %r8591, 30;
	mov.b64 	%rd418, {%r8596, %r8595};
	xor.b64  	%rd419, %rd418, %rd417;
	shf.l.wrap.b32 	%r8597, %r8591, %r8592, 25;
	shf.l.wrap.b32 	%r8598, %r8592, %r8591, 25;
	mov.b64 	%rd420, {%r8598, %r8597};
	xor.b64  	%rd421, %rd419, %rd420;
	xor.b64  	%rd422, %rd403, %rd355;
	xor.b64  	%rd423, %rd403, %rd379;
	and.b64  	%rd424, %rd423, %rd422;
	xor.b64  	%rd425, %rd424, %rd403;
	add.s64 	%rd426, %rd415, %rd425;
	add.s64 	%rd427, %rd426, %rd421;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8599,%dummy}, %rd416;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8600}, %rd416;
	}
	shf.r.wrap.b32 	%r8601, %r8600, %r8599, 14;
	shf.r.wrap.b32 	%r8602, %r8599, %r8600, 14;
	mov.b64 	%rd428, {%r8602, %r8601};
	shf.r.wrap.b32 	%r8603, %r8600, %r8599, 18;
	shf.r.wrap.b32 	%r8604, %r8599, %r8600, 18;
	mov.b64 	%rd429, {%r8604, %r8603};
	xor.b64  	%rd430, %rd429, %rd428;
	shf.l.wrap.b32 	%r8605, %r8599, %r8600, 23;
	shf.l.wrap.b32 	%r8606, %r8600, %r8599, 23;
	mov.b64 	%rd431, {%r8606, %r8605};
	xor.b64  	%rd432, %rd430, %rd431;
	xor.b64  	%rd433, %rd392, %rd368;
	and.b64  	%rd434, %rd416, %rd433;
	xor.b64  	%rd435, %rd434, %rd368;
	add.s64 	%rd436, %rd344, %rd128;
	add.s64 	%rd437, %rd436, %rd14;
	add.s64 	%rd438, %rd437, %rd435;
	add.s64 	%rd439, %rd438, %rd432;
	add.s64 	%rd440, %rd439, %rd355;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8607,%dummy}, %rd427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8608}, %rd427;
	}
	shf.r.wrap.b32 	%r8609, %r8608, %r8607, 28;
	shf.r.wrap.b32 	%r8610, %r8607, %r8608, 28;
	mov.b64 	%rd441, {%r8610, %r8609};
	shf.l.wrap.b32 	%r8611, %r8607, %r8608, 30;
	shf.l.wrap.b32 	%r8612, %r8608, %r8607, 30;
	mov.b64 	%rd442, {%r8612, %r8611};
	xor.b64  	%rd443, %rd442, %rd441;
	shf.l.wrap.b32 	%r8613, %r8607, %r8608, 25;
	shf.l.wrap.b32 	%r8614, %r8608, %r8607, 25;
	mov.b64 	%rd444, {%r8614, %r8613};
	xor.b64  	%rd445, %rd443, %rd444;
	xor.b64  	%rd446, %rd427, %rd379;
	xor.b64  	%rd447, %rd427, %rd403;
	and.b64  	%rd448, %rd447, %rd446;
	xor.b64  	%rd449, %rd448, %rd427;
	add.s64 	%rd450, %rd439, %rd449;
	add.s64 	%rd451, %rd450, %rd445;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8615,%dummy}, %rd440;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8616}, %rd440;
	}
	shf.r.wrap.b32 	%r8617, %r8616, %r8615, 14;
	shf.r.wrap.b32 	%r8618, %r8615, %r8616, 14;
	mov.b64 	%rd452, {%r8618, %r8617};
	shf.r.wrap.b32 	%r8619, %r8616, %r8615, 18;
	shf.r.wrap.b32 	%r8620, %r8615, %r8616, 18;
	mov.b64 	%rd453, {%r8620, %r8619};
	xor.b64  	%rd454, %rd453, %rd452;
	shf.l.wrap.b32 	%r8621, %r8615, %r8616, 23;
	shf.l.wrap.b32 	%r8622, %r8616, %r8615, 23;
	mov.b64 	%rd455, {%r8622, %r8621};
	xor.b64  	%rd456, %rd454, %rd455;
	xor.b64  	%rd457, %rd416, %rd392;
	and.b64  	%rd458, %rd440, %rd457;
	xor.b64  	%rd459, %rd458, %rd392;
	add.s64 	%rd460, %rd368, %rd129;
	add.s64 	%rd461, %rd460, %rd15;
	add.s64 	%rd462, %rd461, %rd459;
	add.s64 	%rd463, %rd462, %rd456;
	add.s64 	%rd464, %rd463, %rd379;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8623,%dummy}, %rd451;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8624}, %rd451;
	}
	shf.r.wrap.b32 	%r8625, %r8624, %r8623, 28;
	shf.r.wrap.b32 	%r8626, %r8623, %r8624, 28;
	mov.b64 	%rd465, {%r8626, %r8625};
	shf.l.wrap.b32 	%r8627, %r8623, %r8624, 30;
	shf.l.wrap.b32 	%r8628, %r8624, %r8623, 30;
	mov.b64 	%rd466, {%r8628, %r8627};
	xor.b64  	%rd467, %rd466, %rd465;
	shf.l.wrap.b32 	%r8629, %r8623, %r8624, 25;
	shf.l.wrap.b32 	%r8630, %r8624, %r8623, 25;
	mov.b64 	%rd468, {%r8630, %r8629};
	xor.b64  	%rd469, %rd467, %rd468;
	xor.b64  	%rd470, %rd451, %rd403;
	xor.b64  	%rd471, %rd451, %rd427;
	and.b64  	%rd472, %rd471, %rd470;
	xor.b64  	%rd473, %rd472, %rd451;
	add.s64 	%rd474, %rd463, %rd473;
	add.s64 	%rd475, %rd474, %rd469;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8631,%dummy}, %rd464;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8632}, %rd464;
	}
	shf.r.wrap.b32 	%r8633, %r8632, %r8631, 14;
	shf.r.wrap.b32 	%r8634, %r8631, %r8632, 14;
	mov.b64 	%rd476, {%r8634, %r8633};
	shf.r.wrap.b32 	%r8635, %r8632, %r8631, 18;
	shf.r.wrap.b32 	%r8636, %r8631, %r8632, 18;
	mov.b64 	%rd477, {%r8636, %r8635};
	xor.b64  	%rd478, %rd477, %rd476;
	shf.l.wrap.b32 	%r8637, %r8631, %r8632, 23;
	shf.l.wrap.b32 	%r8638, %r8632, %r8631, 23;
	mov.b64 	%rd479, {%r8638, %r8637};
	xor.b64  	%rd480, %rd478, %rd479;
	xor.b64  	%rd481, %rd440, %rd416;
	and.b64  	%rd482, %rd464, %rd481;
	xor.b64  	%rd483, %rd482, %rd416;
	add.s64 	%rd484, %rd392, %rd130;
	add.s64 	%rd485, %rd484, %rd16;
	add.s64 	%rd486, %rd485, %rd483;
	add.s64 	%rd487, %rd486, %rd480;
	add.s64 	%rd488, %rd487, %rd403;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8639,%dummy}, %rd475;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8640}, %rd475;
	}
	shf.r.wrap.b32 	%r8641, %r8640, %r8639, 28;
	shf.r.wrap.b32 	%r8642, %r8639, %r8640, 28;
	mov.b64 	%rd489, {%r8642, %r8641};
	shf.l.wrap.b32 	%r8643, %r8639, %r8640, 30;
	shf.l.wrap.b32 	%r8644, %r8640, %r8639, 30;
	mov.b64 	%rd490, {%r8644, %r8643};
	xor.b64  	%rd491, %rd490, %rd489;
	shf.l.wrap.b32 	%r8645, %r8639, %r8640, 25;
	shf.l.wrap.b32 	%r8646, %r8640, %r8639, 25;
	mov.b64 	%rd492, {%r8646, %r8645};
	xor.b64  	%rd493, %rd491, %rd492;
	xor.b64  	%rd494, %rd475, %rd427;
	xor.b64  	%rd495, %rd475, %rd451;
	and.b64  	%rd496, %rd495, %rd494;
	xor.b64  	%rd497, %rd496, %rd475;
	add.s64 	%rd498, %rd487, %rd497;
	add.s64 	%rd499, %rd498, %rd493;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8647,%dummy}, %rd488;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8648}, %rd488;
	}
	shf.r.wrap.b32 	%r8649, %r8648, %r8647, 14;
	shf.r.wrap.b32 	%r8650, %r8647, %r8648, 14;
	mov.b64 	%rd500, {%r8650, %r8649};
	shf.r.wrap.b32 	%r8651, %r8648, %r8647, 18;
	shf.r.wrap.b32 	%r8652, %r8647, %r8648, 18;
	mov.b64 	%rd501, {%r8652, %r8651};
	xor.b64  	%rd502, %rd501, %rd500;
	shf.l.wrap.b32 	%r8653, %r8647, %r8648, 23;
	shf.l.wrap.b32 	%r8654, %r8648, %r8647, 23;
	mov.b64 	%rd503, {%r8654, %r8653};
	xor.b64  	%rd504, %rd502, %rd503;
	xor.b64  	%rd505, %rd464, %rd440;
	and.b64  	%rd506, %rd488, %rd505;
	xor.b64  	%rd507, %rd506, %rd440;
	add.s64 	%rd508, %rd416, %rd131;
	add.s64 	%rd509, %rd508, %rd17;
	add.s64 	%rd510, %rd509, %rd507;
	add.s64 	%rd511, %rd510, %rd504;
	add.s64 	%rd512, %rd511, %rd427;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8655,%dummy}, %rd499;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8656}, %rd499;
	}
	shf.r.wrap.b32 	%r8657, %r8656, %r8655, 28;
	shf.r.wrap.b32 	%r8658, %r8655, %r8656, 28;
	mov.b64 	%rd513, {%r8658, %r8657};
	shf.l.wrap.b32 	%r8659, %r8655, %r8656, 30;
	shf.l.wrap.b32 	%r8660, %r8656, %r8655, 30;
	mov.b64 	%rd514, {%r8660, %r8659};
	xor.b64  	%rd515, %rd514, %rd513;
	shf.l.wrap.b32 	%r8661, %r8655, %r8656, 25;
	shf.l.wrap.b32 	%r8662, %r8656, %r8655, 25;
	mov.b64 	%rd516, {%r8662, %r8661};
	xor.b64  	%rd517, %rd515, %rd516;
	xor.b64  	%rd518, %rd499, %rd451;
	xor.b64  	%rd519, %rd499, %rd475;
	and.b64  	%rd520, %rd519, %rd518;
	xor.b64  	%rd521, %rd520, %rd499;
	add.s64 	%rd522, %rd511, %rd521;
	add.s64 	%rd523, %rd522, %rd517;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8663,%dummy}, %rd130;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8664}, %rd130;
	}
	shf.r.wrap.b32 	%r8665, %r8664, %r8663, 19;
	shf.r.wrap.b32 	%r8666, %r8663, %r8664, 19;
	mov.b64 	%rd524, {%r8666, %r8665};
	shf.l.wrap.b32 	%r8667, %r8663, %r8664, 3;
	shf.l.wrap.b32 	%r8668, %r8664, %r8663, 3;
	mov.b64 	%rd525, {%r8668, %r8667};
	shr.u64 	%rd526, %rd130, 6;
	xor.b64  	%rd527, %rd524, %rd526;
	xor.b64  	%rd528, %rd527, %rd525;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8669,%dummy}, %rd117;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8670}, %rd117;
	}
	shf.r.wrap.b32 	%r8671, %r8670, %r8669, 1;
	shf.r.wrap.b32 	%r8672, %r8669, %r8670, 1;
	mov.b64 	%rd529, {%r8672, %r8671};
	shf.r.wrap.b32 	%r8673, %r8670, %r8669, 8;
	shf.r.wrap.b32 	%r8674, %r8669, %r8670, 8;
	mov.b64 	%rd530, {%r8674, %r8673};
	shr.u64 	%rd531, %rd117, 7;
	xor.b64  	%rd532, %rd529, %rd531;
	xor.b64  	%rd533, %rd532, %rd530;
	add.s64 	%rd534, %rd125, %rd116;
	add.s64 	%rd535, %rd534, %rd528;
	add.s64 	%rd536, %rd535, %rd533;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8675,%dummy}, %rd131;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8676}, %rd131;
	}
	shf.r.wrap.b32 	%r8677, %r8676, %r8675, 19;
	shf.r.wrap.b32 	%r8678, %r8675, %r8676, 19;
	mov.b64 	%rd537, {%r8678, %r8677};
	shf.l.wrap.b32 	%r8679, %r8675, %r8676, 3;
	shf.l.wrap.b32 	%r8680, %r8676, %r8675, 3;
	mov.b64 	%rd538, {%r8680, %r8679};
	shr.u64 	%rd539, %rd131, 6;
	xor.b64  	%rd540, %rd537, %rd539;
	xor.b64  	%rd541, %rd540, %rd538;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8681,%dummy}, %rd118;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8682}, %rd118;
	}
	shf.r.wrap.b32 	%r8683, %r8682, %r8681, 1;
	shf.r.wrap.b32 	%r8684, %r8681, %r8682, 1;
	mov.b64 	%rd542, {%r8684, %r8683};
	shf.r.wrap.b32 	%r8685, %r8682, %r8681, 8;
	shf.r.wrap.b32 	%r8686, %r8681, %r8682, 8;
	mov.b64 	%rd543, {%r8686, %r8685};
	shr.u64 	%rd544, %rd118, 7;
	xor.b64  	%rd545, %rd542, %rd544;
	xor.b64  	%rd546, %rd545, %rd543;
	add.s64 	%rd547, %rd126, %rd117;
	add.s64 	%rd548, %rd547, %rd541;
	add.s64 	%rd549, %rd548, %rd546;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8687,%dummy}, %rd536;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8688}, %rd536;
	}
	shf.r.wrap.b32 	%r8689, %r8688, %r8687, 19;
	shf.r.wrap.b32 	%r8690, %r8687, %r8688, 19;
	mov.b64 	%rd550, {%r8690, %r8689};
	shf.l.wrap.b32 	%r8691, %r8687, %r8688, 3;
	shf.l.wrap.b32 	%r8692, %r8688, %r8687, 3;
	mov.b64 	%rd551, {%r8692, %r8691};
	shr.u64 	%rd552, %rd536, 6;
	xor.b64  	%rd553, %rd550, %rd552;
	xor.b64  	%rd554, %rd553, %rd551;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8693,%dummy}, %rd119;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8694}, %rd119;
	}
	shf.r.wrap.b32 	%r8695, %r8694, %r8693, 1;
	shf.r.wrap.b32 	%r8696, %r8693, %r8694, 1;
	mov.b64 	%rd555, {%r8696, %r8695};
	shf.r.wrap.b32 	%r8697, %r8694, %r8693, 8;
	shf.r.wrap.b32 	%r8698, %r8693, %r8694, 8;
	mov.b64 	%rd556, {%r8698, %r8697};
	shr.u64 	%rd557, %rd119, 7;
	xor.b64  	%rd558, %rd555, %rd557;
	xor.b64  	%rd559, %rd558, %rd556;
	add.s64 	%rd560, %rd127, %rd118;
	add.s64 	%rd561, %rd560, %rd554;
	add.s64 	%rd562, %rd561, %rd559;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8699,%dummy}, %rd549;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8700}, %rd549;
	}
	shf.r.wrap.b32 	%r8701, %r8700, %r8699, 19;
	shf.r.wrap.b32 	%r8702, %r8699, %r8700, 19;
	mov.b64 	%rd563, {%r8702, %r8701};
	shf.l.wrap.b32 	%r8703, %r8699, %r8700, 3;
	shf.l.wrap.b32 	%r8704, %r8700, %r8699, 3;
	mov.b64 	%rd564, {%r8704, %r8703};
	shr.u64 	%rd565, %rd549, 6;
	xor.b64  	%rd566, %rd563, %rd565;
	xor.b64  	%rd567, %rd566, %rd564;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8705,%dummy}, %rd120;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8706}, %rd120;
	}
	shf.r.wrap.b32 	%r8707, %r8706, %r8705, 1;
	shf.r.wrap.b32 	%r8708, %r8705, %r8706, 1;
	mov.b64 	%rd568, {%r8708, %r8707};
	shf.r.wrap.b32 	%r8709, %r8706, %r8705, 8;
	shf.r.wrap.b32 	%r8710, %r8705, %r8706, 8;
	mov.b64 	%rd569, {%r8710, %r8709};
	shr.u64 	%rd570, %rd120, 7;
	xor.b64  	%rd571, %rd568, %rd570;
	xor.b64  	%rd572, %rd571, %rd569;
	add.s64 	%rd573, %rd128, %rd119;
	add.s64 	%rd574, %rd573, %rd567;
	add.s64 	%rd575, %rd574, %rd572;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8711,%dummy}, %rd562;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8712}, %rd562;
	}
	shf.r.wrap.b32 	%r8713, %r8712, %r8711, 19;
	shf.r.wrap.b32 	%r8714, %r8711, %r8712, 19;
	mov.b64 	%rd576, {%r8714, %r8713};
	shf.l.wrap.b32 	%r8715, %r8711, %r8712, 3;
	shf.l.wrap.b32 	%r8716, %r8712, %r8711, 3;
	mov.b64 	%rd577, {%r8716, %r8715};
	shr.u64 	%rd578, %rd562, 6;
	xor.b64  	%rd579, %rd576, %rd578;
	xor.b64  	%rd580, %rd579, %rd577;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8717,%dummy}, %rd121;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8718}, %rd121;
	}
	shf.r.wrap.b32 	%r8719, %r8718, %r8717, 1;
	shf.r.wrap.b32 	%r8720, %r8717, %r8718, 1;
	mov.b64 	%rd581, {%r8720, %r8719};
	shf.r.wrap.b32 	%r8721, %r8718, %r8717, 8;
	shf.r.wrap.b32 	%r8722, %r8717, %r8718, 8;
	mov.b64 	%rd582, {%r8722, %r8721};
	shr.u64 	%rd583, %rd121, 7;
	xor.b64  	%rd584, %rd581, %rd583;
	xor.b64  	%rd585, %rd584, %rd582;
	add.s64 	%rd586, %rd129, %rd120;
	add.s64 	%rd587, %rd586, %rd580;
	add.s64 	%rd588, %rd587, %rd585;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8723,%dummy}, %rd575;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8724}, %rd575;
	}
	shf.r.wrap.b32 	%r8725, %r8724, %r8723, 19;
	shf.r.wrap.b32 	%r8726, %r8723, %r8724, 19;
	mov.b64 	%rd589, {%r8726, %r8725};
	shf.l.wrap.b32 	%r8727, %r8723, %r8724, 3;
	shf.l.wrap.b32 	%r8728, %r8724, %r8723, 3;
	mov.b64 	%rd590, {%r8728, %r8727};
	shr.u64 	%rd591, %rd575, 6;
	xor.b64  	%rd592, %rd589, %rd591;
	xor.b64  	%rd593, %rd592, %rd590;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8729,%dummy}, %rd122;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8730}, %rd122;
	}
	shf.r.wrap.b32 	%r8731, %r8730, %r8729, 1;
	shf.r.wrap.b32 	%r8732, %r8729, %r8730, 1;
	mov.b64 	%rd594, {%r8732, %r8731};
	shf.r.wrap.b32 	%r8733, %r8730, %r8729, 8;
	shf.r.wrap.b32 	%r8734, %r8729, %r8730, 8;
	mov.b64 	%rd595, {%r8734, %r8733};
	shr.u64 	%rd596, %rd122, 7;
	xor.b64  	%rd597, %rd594, %rd596;
	xor.b64  	%rd598, %rd597, %rd595;
	add.s64 	%rd599, %rd130, %rd121;
	add.s64 	%rd600, %rd599, %rd593;
	add.s64 	%rd601, %rd600, %rd598;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8735,%dummy}, %rd588;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8736}, %rd588;
	}
	shf.r.wrap.b32 	%r8737, %r8736, %r8735, 19;
	shf.r.wrap.b32 	%r8738, %r8735, %r8736, 19;
	mov.b64 	%rd602, {%r8738, %r8737};
	shf.l.wrap.b32 	%r8739, %r8735, %r8736, 3;
	shf.l.wrap.b32 	%r8740, %r8736, %r8735, 3;
	mov.b64 	%rd603, {%r8740, %r8739};
	shr.u64 	%rd604, %rd588, 6;
	xor.b64  	%rd605, %rd602, %rd604;
	xor.b64  	%rd606, %rd605, %rd603;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8741,%dummy}, %rd123;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8742}, %rd123;
	}
	shf.r.wrap.b32 	%r8743, %r8742, %r8741, 1;
	shf.r.wrap.b32 	%r8744, %r8741, %r8742, 1;
	mov.b64 	%rd607, {%r8744, %r8743};
	shf.r.wrap.b32 	%r8745, %r8742, %r8741, 8;
	shf.r.wrap.b32 	%r8746, %r8741, %r8742, 8;
	mov.b64 	%rd608, {%r8746, %r8745};
	shr.u64 	%rd609, %rd123, 7;
	xor.b64  	%rd610, %rd607, %rd609;
	xor.b64  	%rd611, %rd610, %rd608;
	add.s64 	%rd612, %rd131, %rd122;
	add.s64 	%rd613, %rd612, %rd606;
	add.s64 	%rd614, %rd613, %rd611;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8747,%dummy}, %rd601;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8748}, %rd601;
	}
	shf.r.wrap.b32 	%r8749, %r8748, %r8747, 19;
	shf.r.wrap.b32 	%r8750, %r8747, %r8748, 19;
	mov.b64 	%rd615, {%r8750, %r8749};
	shf.l.wrap.b32 	%r8751, %r8747, %r8748, 3;
	shf.l.wrap.b32 	%r8752, %r8748, %r8747, 3;
	mov.b64 	%rd616, {%r8752, %r8751};
	shr.u64 	%rd617, %rd601, 6;
	xor.b64  	%rd618, %rd615, %rd617;
	xor.b64  	%rd619, %rd618, %rd616;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8753,%dummy}, %rd124;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8754}, %rd124;
	}
	shf.r.wrap.b32 	%r8755, %r8754, %r8753, 1;
	shf.r.wrap.b32 	%r8756, %r8753, %r8754, 1;
	mov.b64 	%rd620, {%r8756, %r8755};
	shf.r.wrap.b32 	%r8757, %r8754, %r8753, 8;
	shf.r.wrap.b32 	%r8758, %r8753, %r8754, 8;
	mov.b64 	%rd621, {%r8758, %r8757};
	shr.u64 	%rd622, %rd124, 7;
	xor.b64  	%rd623, %rd620, %rd622;
	xor.b64  	%rd624, %rd623, %rd621;
	add.s64 	%rd625, %rd536, %rd123;
	add.s64 	%rd626, %rd625, %rd619;
	add.s64 	%rd627, %rd626, %rd624;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8759,%dummy}, %rd614;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8760}, %rd614;
	}
	shf.r.wrap.b32 	%r8761, %r8760, %r8759, 19;
	shf.r.wrap.b32 	%r8762, %r8759, %r8760, 19;
	mov.b64 	%rd628, {%r8762, %r8761};
	shf.l.wrap.b32 	%r8763, %r8759, %r8760, 3;
	shf.l.wrap.b32 	%r8764, %r8760, %r8759, 3;
	mov.b64 	%rd629, {%r8764, %r8763};
	shr.u64 	%rd630, %rd614, 6;
	xor.b64  	%rd631, %rd628, %rd630;
	xor.b64  	%rd632, %rd631, %rd629;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8765,%dummy}, %rd125;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8766}, %rd125;
	}
	shf.r.wrap.b32 	%r8767, %r8766, %r8765, 1;
	shf.r.wrap.b32 	%r8768, %r8765, %r8766, 1;
	mov.b64 	%rd633, {%r8768, %r8767};
	shf.r.wrap.b32 	%r8769, %r8766, %r8765, 8;
	shf.r.wrap.b32 	%r8770, %r8765, %r8766, 8;
	mov.b64 	%rd634, {%r8770, %r8769};
	shr.u64 	%rd635, %rd125, 7;
	xor.b64  	%rd636, %rd633, %rd635;
	xor.b64  	%rd637, %rd636, %rd634;
	add.s64 	%rd638, %rd549, %rd124;
	add.s64 	%rd639, %rd638, %rd632;
	add.s64 	%rd640, %rd639, %rd637;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8771,%dummy}, %rd627;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8772}, %rd627;
	}
	shf.r.wrap.b32 	%r8773, %r8772, %r8771, 19;
	shf.r.wrap.b32 	%r8774, %r8771, %r8772, 19;
	mov.b64 	%rd641, {%r8774, %r8773};
	shf.l.wrap.b32 	%r8775, %r8771, %r8772, 3;
	shf.l.wrap.b32 	%r8776, %r8772, %r8771, 3;
	mov.b64 	%rd642, {%r8776, %r8775};
	shr.u64 	%rd643, %rd627, 6;
	xor.b64  	%rd644, %rd641, %rd643;
	xor.b64  	%rd645, %rd644, %rd642;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8777,%dummy}, %rd126;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8778}, %rd126;
	}
	shf.r.wrap.b32 	%r8779, %r8778, %r8777, 1;
	shf.r.wrap.b32 	%r8780, %r8777, %r8778, 1;
	mov.b64 	%rd646, {%r8780, %r8779};
	shf.r.wrap.b32 	%r8781, %r8778, %r8777, 8;
	shf.r.wrap.b32 	%r8782, %r8777, %r8778, 8;
	mov.b64 	%rd647, {%r8782, %r8781};
	shr.u64 	%rd648, %rd126, 7;
	xor.b64  	%rd649, %rd646, %rd648;
	xor.b64  	%rd650, %rd649, %rd647;
	add.s64 	%rd651, %rd562, %rd125;
	add.s64 	%rd652, %rd651, %rd645;
	add.s64 	%rd653, %rd652, %rd650;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8783,%dummy}, %rd640;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8784}, %rd640;
	}
	shf.r.wrap.b32 	%r8785, %r8784, %r8783, 19;
	shf.r.wrap.b32 	%r8786, %r8783, %r8784, 19;
	mov.b64 	%rd654, {%r8786, %r8785};
	shf.l.wrap.b32 	%r8787, %r8783, %r8784, 3;
	shf.l.wrap.b32 	%r8788, %r8784, %r8783, 3;
	mov.b64 	%rd655, {%r8788, %r8787};
	shr.u64 	%rd656, %rd640, 6;
	xor.b64  	%rd657, %rd654, %rd656;
	xor.b64  	%rd658, %rd657, %rd655;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8789,%dummy}, %rd127;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8790}, %rd127;
	}
	shf.r.wrap.b32 	%r8791, %r8790, %r8789, 1;
	shf.r.wrap.b32 	%r8792, %r8789, %r8790, 1;
	mov.b64 	%rd659, {%r8792, %r8791};
	shf.r.wrap.b32 	%r8793, %r8790, %r8789, 8;
	shf.r.wrap.b32 	%r8794, %r8789, %r8790, 8;
	mov.b64 	%rd660, {%r8794, %r8793};
	shr.u64 	%rd661, %rd127, 7;
	xor.b64  	%rd662, %rd659, %rd661;
	xor.b64  	%rd663, %rd662, %rd660;
	add.s64 	%rd664, %rd575, %rd126;
	add.s64 	%rd665, %rd664, %rd658;
	add.s64 	%rd666, %rd665, %rd663;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8795,%dummy}, %rd653;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8796}, %rd653;
	}
	shf.r.wrap.b32 	%r8797, %r8796, %r8795, 19;
	shf.r.wrap.b32 	%r8798, %r8795, %r8796, 19;
	mov.b64 	%rd667, {%r8798, %r8797};
	shf.l.wrap.b32 	%r8799, %r8795, %r8796, 3;
	shf.l.wrap.b32 	%r8800, %r8796, %r8795, 3;
	mov.b64 	%rd668, {%r8800, %r8799};
	shr.u64 	%rd669, %rd653, 6;
	xor.b64  	%rd670, %rd667, %rd669;
	xor.b64  	%rd671, %rd670, %rd668;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8801,%dummy}, %rd128;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8802}, %rd128;
	}
	shf.r.wrap.b32 	%r8803, %r8802, %r8801, 1;
	shf.r.wrap.b32 	%r8804, %r8801, %r8802, 1;
	mov.b64 	%rd672, {%r8804, %r8803};
	shf.r.wrap.b32 	%r8805, %r8802, %r8801, 8;
	shf.r.wrap.b32 	%r8806, %r8801, %r8802, 8;
	mov.b64 	%rd673, {%r8806, %r8805};
	shr.u64 	%rd674, %rd128, 7;
	xor.b64  	%rd675, %rd672, %rd674;
	xor.b64  	%rd676, %rd675, %rd673;
	add.s64 	%rd677, %rd588, %rd127;
	add.s64 	%rd678, %rd677, %rd671;
	add.s64 	%rd679, %rd678, %rd676;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8807,%dummy}, %rd666;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8808}, %rd666;
	}
	shf.r.wrap.b32 	%r8809, %r8808, %r8807, 19;
	shf.r.wrap.b32 	%r8810, %r8807, %r8808, 19;
	mov.b64 	%rd680, {%r8810, %r8809};
	shf.l.wrap.b32 	%r8811, %r8807, %r8808, 3;
	shf.l.wrap.b32 	%r8812, %r8808, %r8807, 3;
	mov.b64 	%rd681, {%r8812, %r8811};
	shr.u64 	%rd682, %rd666, 6;
	xor.b64  	%rd683, %rd680, %rd682;
	xor.b64  	%rd684, %rd683, %rd681;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8813,%dummy}, %rd129;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8814}, %rd129;
	}
	shf.r.wrap.b32 	%r8815, %r8814, %r8813, 1;
	shf.r.wrap.b32 	%r8816, %r8813, %r8814, 1;
	mov.b64 	%rd685, {%r8816, %r8815};
	shf.r.wrap.b32 	%r8817, %r8814, %r8813, 8;
	shf.r.wrap.b32 	%r8818, %r8813, %r8814, 8;
	mov.b64 	%rd686, {%r8818, %r8817};
	shr.u64 	%rd687, %rd129, 7;
	xor.b64  	%rd688, %rd685, %rd687;
	xor.b64  	%rd689, %rd688, %rd686;
	add.s64 	%rd690, %rd601, %rd128;
	add.s64 	%rd691, %rd690, %rd684;
	add.s64 	%rd692, %rd691, %rd689;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8819,%dummy}, %rd679;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8820}, %rd679;
	}
	shf.r.wrap.b32 	%r8821, %r8820, %r8819, 19;
	shf.r.wrap.b32 	%r8822, %r8819, %r8820, 19;
	mov.b64 	%rd693, {%r8822, %r8821};
	shf.l.wrap.b32 	%r8823, %r8819, %r8820, 3;
	shf.l.wrap.b32 	%r8824, %r8820, %r8819, 3;
	mov.b64 	%rd694, {%r8824, %r8823};
	shr.u64 	%rd695, %rd679, 6;
	xor.b64  	%rd696, %rd693, %rd695;
	xor.b64  	%rd697, %rd696, %rd694;
	shf.r.wrap.b32 	%r8825, %r8664, %r8663, 1;
	shf.r.wrap.b32 	%r8826, %r8663, %r8664, 1;
	mov.b64 	%rd698, {%r8826, %r8825};
	shf.r.wrap.b32 	%r8827, %r8664, %r8663, 8;
	shf.r.wrap.b32 	%r8828, %r8663, %r8664, 8;
	mov.b64 	%rd699, {%r8828, %r8827};
	shr.u64 	%rd700, %rd130, 7;
	xor.b64  	%rd701, %rd698, %rd700;
	xor.b64  	%rd702, %rd701, %rd699;
	add.s64 	%rd703, %rd614, %rd129;
	add.s64 	%rd704, %rd703, %rd697;
	add.s64 	%rd705, %rd704, %rd702;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8829,%dummy}, %rd692;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8830}, %rd692;
	}
	shf.r.wrap.b32 	%r8831, %r8830, %r8829, 19;
	shf.r.wrap.b32 	%r8832, %r8829, %r8830, 19;
	mov.b64 	%rd706, {%r8832, %r8831};
	shf.l.wrap.b32 	%r8833, %r8829, %r8830, 3;
	shf.l.wrap.b32 	%r8834, %r8830, %r8829, 3;
	mov.b64 	%rd707, {%r8834, %r8833};
	shr.u64 	%rd708, %rd692, 6;
	xor.b64  	%rd709, %rd706, %rd708;
	xor.b64  	%rd710, %rd709, %rd707;
	shf.r.wrap.b32 	%r8835, %r8676, %r8675, 1;
	shf.r.wrap.b32 	%r8836, %r8675, %r8676, 1;
	mov.b64 	%rd711, {%r8836, %r8835};
	shf.r.wrap.b32 	%r8837, %r8676, %r8675, 8;
	shf.r.wrap.b32 	%r8838, %r8675, %r8676, 8;
	mov.b64 	%rd712, {%r8838, %r8837};
	shr.u64 	%rd713, %rd131, 7;
	xor.b64  	%rd714, %rd711, %rd713;
	xor.b64  	%rd715, %rd714, %rd712;
	add.s64 	%rd716, %rd627, %rd130;
	add.s64 	%rd717, %rd716, %rd710;
	add.s64 	%rd718, %rd717, %rd715;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8839,%dummy}, %rd705;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8840}, %rd705;
	}
	shf.r.wrap.b32 	%r8841, %r8840, %r8839, 19;
	shf.r.wrap.b32 	%r8842, %r8839, %r8840, 19;
	mov.b64 	%rd719, {%r8842, %r8841};
	shf.l.wrap.b32 	%r8843, %r8839, %r8840, 3;
	shf.l.wrap.b32 	%r8844, %r8840, %r8839, 3;
	mov.b64 	%rd720, {%r8844, %r8843};
	shr.u64 	%rd721, %rd705, 6;
	xor.b64  	%rd722, %rd719, %rd721;
	xor.b64  	%rd723, %rd722, %rd720;
	shf.r.wrap.b32 	%r8845, %r8688, %r8687, 1;
	shf.r.wrap.b32 	%r8846, %r8687, %r8688, 1;
	mov.b64 	%rd724, {%r8846, %r8845};
	shf.r.wrap.b32 	%r8847, %r8688, %r8687, 8;
	shf.r.wrap.b32 	%r8848, %r8687, %r8688, 8;
	mov.b64 	%rd725, {%r8848, %r8847};
	shr.u64 	%rd726, %rd536, 7;
	xor.b64  	%rd727, %rd724, %rd726;
	xor.b64  	%rd728, %rd727, %rd725;
	add.s64 	%rd729, %rd640, %rd131;
	add.s64 	%rd730, %rd729, %rd723;
	add.s64 	%rd731, %rd730, %rd728;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8849,%dummy}, %rd512;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8850}, %rd512;
	}
	shf.r.wrap.b32 	%r8851, %r8850, %r8849, 14;
	shf.r.wrap.b32 	%r8852, %r8849, %r8850, 14;
	mov.b64 	%rd732, {%r8852, %r8851};
	shf.r.wrap.b32 	%r8853, %r8850, %r8849, 18;
	shf.r.wrap.b32 	%r8854, %r8849, %r8850, 18;
	mov.b64 	%rd733, {%r8854, %r8853};
	xor.b64  	%rd734, %rd733, %rd732;
	shf.l.wrap.b32 	%r8855, %r8849, %r8850, 23;
	shf.l.wrap.b32 	%r8856, %r8850, %r8849, 23;
	mov.b64 	%rd735, {%r8856, %r8855};
	xor.b64  	%rd736, %rd734, %rd735;
	xor.b64  	%rd737, %rd488, %rd464;
	and.b64  	%rd738, %rd512, %rd737;
	xor.b64  	%rd739, %rd738, %rd464;
	add.s64 	%rd740, %rd739, %rd440;
	add.s64 	%rd741, %rd740, %rd536;
	add.s64 	%rd743, %rd741, %rd18;
	add.s64 	%rd744, %rd743, %rd736;
	add.s64 	%rd745, %rd744, %rd451;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8857,%dummy}, %rd523;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8858}, %rd523;
	}
	shf.r.wrap.b32 	%r8859, %r8858, %r8857, 28;
	shf.r.wrap.b32 	%r8860, %r8857, %r8858, 28;
	mov.b64 	%rd746, {%r8860, %r8859};
	shf.l.wrap.b32 	%r8861, %r8857, %r8858, 30;
	shf.l.wrap.b32 	%r8862, %r8858, %r8857, 30;
	mov.b64 	%rd747, {%r8862, %r8861};
	xor.b64  	%rd748, %rd747, %rd746;
	shf.l.wrap.b32 	%r8863, %r8857, %r8858, 25;
	shf.l.wrap.b32 	%r8864, %r8858, %r8857, 25;
	mov.b64 	%rd749, {%r8864, %r8863};
	xor.b64  	%rd750, %rd748, %rd749;
	xor.b64  	%rd751, %rd523, %rd475;
	xor.b64  	%rd752, %rd523, %rd499;
	and.b64  	%rd753, %rd752, %rd751;
	xor.b64  	%rd754, %rd753, %rd523;
	add.s64 	%rd755, %rd744, %rd754;
	add.s64 	%rd756, %rd755, %rd750;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8865,%dummy}, %rd745;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8866}, %rd745;
	}
	shf.r.wrap.b32 	%r8867, %r8866, %r8865, 14;
	shf.r.wrap.b32 	%r8868, %r8865, %r8866, 14;
	mov.b64 	%rd757, {%r8868, %r8867};
	shf.r.wrap.b32 	%r8869, %r8866, %r8865, 18;
	shf.r.wrap.b32 	%r8870, %r8865, %r8866, 18;
	mov.b64 	%rd758, {%r8870, %r8869};
	xor.b64  	%rd759, %rd758, %rd757;
	shf.l.wrap.b32 	%r8871, %r8865, %r8866, 23;
	shf.l.wrap.b32 	%r8872, %r8866, %r8865, 23;
	mov.b64 	%rd760, {%r8872, %r8871};
	xor.b64  	%rd761, %rd759, %rd760;
	xor.b64  	%rd762, %rd512, %rd488;
	and.b64  	%rd763, %rd745, %rd762;
	xor.b64  	%rd764, %rd763, %rd488;
	add.s64 	%rd765, %rd549, %rd464;
	add.s64 	%rd767, %rd765, %rd19;
	add.s64 	%rd768, %rd767, %rd764;
	add.s64 	%rd769, %rd768, %rd761;
	add.s64 	%rd770, %rd769, %rd475;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8873,%dummy}, %rd756;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8874}, %rd756;
	}
	shf.r.wrap.b32 	%r8875, %r8874, %r8873, 28;
	shf.r.wrap.b32 	%r8876, %r8873, %r8874, 28;
	mov.b64 	%rd771, {%r8876, %r8875};
	shf.l.wrap.b32 	%r8877, %r8873, %r8874, 30;
	shf.l.wrap.b32 	%r8878, %r8874, %r8873, 30;
	mov.b64 	%rd772, {%r8878, %r8877};
	xor.b64  	%rd773, %rd772, %rd771;
	shf.l.wrap.b32 	%r8879, %r8873, %r8874, 25;
	shf.l.wrap.b32 	%r8880, %r8874, %r8873, 25;
	mov.b64 	%rd774, {%r8880, %r8879};
	xor.b64  	%rd775, %rd773, %rd774;
	xor.b64  	%rd776, %rd756, %rd499;
	xor.b64  	%rd777, %rd756, %rd523;
	and.b64  	%rd778, %rd777, %rd776;
	xor.b64  	%rd779, %rd778, %rd756;
	add.s64 	%rd780, %rd769, %rd779;
	add.s64 	%rd781, %rd780, %rd775;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8881,%dummy}, %rd770;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8882}, %rd770;
	}
	shf.r.wrap.b32 	%r8883, %r8882, %r8881, 14;
	shf.r.wrap.b32 	%r8884, %r8881, %r8882, 14;
	mov.b64 	%rd782, {%r8884, %r8883};
	shf.r.wrap.b32 	%r8885, %r8882, %r8881, 18;
	shf.r.wrap.b32 	%r8886, %r8881, %r8882, 18;
	mov.b64 	%rd783, {%r8886, %r8885};
	xor.b64  	%rd784, %rd783, %rd782;
	shf.l.wrap.b32 	%r8887, %r8881, %r8882, 23;
	shf.l.wrap.b32 	%r8888, %r8882, %r8881, 23;
	mov.b64 	%rd785, {%r8888, %r8887};
	xor.b64  	%rd786, %rd784, %rd785;
	xor.b64  	%rd787, %rd745, %rd512;
	and.b64  	%rd788, %rd770, %rd787;
	xor.b64  	%rd789, %rd788, %rd512;
	add.s64 	%rd790, %rd562, %rd488;
	add.s64 	%rd792, %rd790, %rd20;
	add.s64 	%rd793, %rd792, %rd789;
	add.s64 	%rd794, %rd793, %rd786;
	add.s64 	%rd795, %rd794, %rd499;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8889,%dummy}, %rd781;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8890}, %rd781;
	}
	shf.r.wrap.b32 	%r8891, %r8890, %r8889, 28;
	shf.r.wrap.b32 	%r8892, %r8889, %r8890, 28;
	mov.b64 	%rd796, {%r8892, %r8891};
	shf.l.wrap.b32 	%r8893, %r8889, %r8890, 30;
	shf.l.wrap.b32 	%r8894, %r8890, %r8889, 30;
	mov.b64 	%rd797, {%r8894, %r8893};
	xor.b64  	%rd798, %rd797, %rd796;
	shf.l.wrap.b32 	%r8895, %r8889, %r8890, 25;
	shf.l.wrap.b32 	%r8896, %r8890, %r8889, 25;
	mov.b64 	%rd799, {%r8896, %r8895};
	xor.b64  	%rd800, %rd798, %rd799;
	xor.b64  	%rd801, %rd781, %rd523;
	xor.b64  	%rd802, %rd781, %rd756;
	and.b64  	%rd803, %rd802, %rd801;
	xor.b64  	%rd804, %rd803, %rd781;
	add.s64 	%rd805, %rd794, %rd804;
	add.s64 	%rd806, %rd805, %rd800;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8897,%dummy}, %rd795;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8898}, %rd795;
	}
	shf.r.wrap.b32 	%r8899, %r8898, %r8897, 14;
	shf.r.wrap.b32 	%r8900, %r8897, %r8898, 14;
	mov.b64 	%rd807, {%r8900, %r8899};
	shf.r.wrap.b32 	%r8901, %r8898, %r8897, 18;
	shf.r.wrap.b32 	%r8902, %r8897, %r8898, 18;
	mov.b64 	%rd808, {%r8902, %r8901};
	xor.b64  	%rd809, %rd808, %rd807;
	shf.l.wrap.b32 	%r8903, %r8897, %r8898, 23;
	shf.l.wrap.b32 	%r8904, %r8898, %r8897, 23;
	mov.b64 	%rd810, {%r8904, %r8903};
	xor.b64  	%rd811, %rd809, %rd810;
	xor.b64  	%rd812, %rd770, %rd745;
	and.b64  	%rd813, %rd795, %rd812;
	xor.b64  	%rd814, %rd813, %rd745;
	add.s64 	%rd815, %rd575, %rd512;
	add.s64 	%rd817, %rd815, %rd21;
	add.s64 	%rd818, %rd817, %rd814;
	add.s64 	%rd819, %rd818, %rd811;
	add.s64 	%rd820, %rd819, %rd523;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8905,%dummy}, %rd806;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8906}, %rd806;
	}
	shf.r.wrap.b32 	%r8907, %r8906, %r8905, 28;
	shf.r.wrap.b32 	%r8908, %r8905, %r8906, 28;
	mov.b64 	%rd821, {%r8908, %r8907};
	shf.l.wrap.b32 	%r8909, %r8905, %r8906, 30;
	shf.l.wrap.b32 	%r8910, %r8906, %r8905, 30;
	mov.b64 	%rd822, {%r8910, %r8909};
	xor.b64  	%rd823, %rd822, %rd821;
	shf.l.wrap.b32 	%r8911, %r8905, %r8906, 25;
	shf.l.wrap.b32 	%r8912, %r8906, %r8905, 25;
	mov.b64 	%rd824, {%r8912, %r8911};
	xor.b64  	%rd825, %rd823, %rd824;
	xor.b64  	%rd826, %rd806, %rd756;
	xor.b64  	%rd827, %rd806, %rd781;
	and.b64  	%rd828, %rd827, %rd826;
	xor.b64  	%rd829, %rd828, %rd806;
	add.s64 	%rd830, %rd819, %rd829;
	add.s64 	%rd831, %rd830, %rd825;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8913,%dummy}, %rd820;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8914}, %rd820;
	}
	shf.r.wrap.b32 	%r8915, %r8914, %r8913, 14;
	shf.r.wrap.b32 	%r8916, %r8913, %r8914, 14;
	mov.b64 	%rd832, {%r8916, %r8915};
	shf.r.wrap.b32 	%r8917, %r8914, %r8913, 18;
	shf.r.wrap.b32 	%r8918, %r8913, %r8914, 18;
	mov.b64 	%rd833, {%r8918, %r8917};
	xor.b64  	%rd834, %rd833, %rd832;
	shf.l.wrap.b32 	%r8919, %r8913, %r8914, 23;
	shf.l.wrap.b32 	%r8920, %r8914, %r8913, 23;
	mov.b64 	%rd835, {%r8920, %r8919};
	xor.b64  	%rd836, %rd834, %rd835;
	xor.b64  	%rd837, %rd795, %rd770;
	and.b64  	%rd838, %rd820, %rd837;
	xor.b64  	%rd839, %rd838, %rd770;
	add.s64 	%rd840, %rd745, %rd588;
	add.s64 	%rd842, %rd840, %rd22;
	add.s64 	%rd843, %rd842, %rd839;
	add.s64 	%rd844, %rd843, %rd836;
	add.s64 	%rd845, %rd844, %rd756;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8921,%dummy}, %rd831;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8922}, %rd831;
	}
	shf.r.wrap.b32 	%r8923, %r8922, %r8921, 28;
	shf.r.wrap.b32 	%r8924, %r8921, %r8922, 28;
	mov.b64 	%rd846, {%r8924, %r8923};
	shf.l.wrap.b32 	%r8925, %r8921, %r8922, 30;
	shf.l.wrap.b32 	%r8926, %r8922, %r8921, 30;
	mov.b64 	%rd847, {%r8926, %r8925};
	xor.b64  	%rd848, %rd847, %rd846;
	shf.l.wrap.b32 	%r8927, %r8921, %r8922, 25;
	shf.l.wrap.b32 	%r8928, %r8922, %r8921, 25;
	mov.b64 	%rd849, {%r8928, %r8927};
	xor.b64  	%rd850, %rd848, %rd849;
	xor.b64  	%rd851, %rd831, %rd781;
	xor.b64  	%rd852, %rd831, %rd806;
	and.b64  	%rd853, %rd852, %rd851;
	xor.b64  	%rd854, %rd853, %rd831;
	add.s64 	%rd855, %rd844, %rd854;
	add.s64 	%rd856, %rd855, %rd850;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8929,%dummy}, %rd845;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8930}, %rd845;
	}
	shf.r.wrap.b32 	%r8931, %r8930, %r8929, 14;
	shf.r.wrap.b32 	%r8932, %r8929, %r8930, 14;
	mov.b64 	%rd857, {%r8932, %r8931};
	shf.r.wrap.b32 	%r8933, %r8930, %r8929, 18;
	shf.r.wrap.b32 	%r8934, %r8929, %r8930, 18;
	mov.b64 	%rd858, {%r8934, %r8933};
	xor.b64  	%rd859, %rd858, %rd857;
	shf.l.wrap.b32 	%r8935, %r8929, %r8930, 23;
	shf.l.wrap.b32 	%r8936, %r8930, %r8929, 23;
	mov.b64 	%rd860, {%r8936, %r8935};
	xor.b64  	%rd861, %rd859, %rd860;
	xor.b64  	%rd862, %rd820, %rd795;
	and.b64  	%rd863, %rd845, %rd862;
	xor.b64  	%rd864, %rd863, %rd795;
	add.s64 	%rd865, %rd770, %rd601;
	add.s64 	%rd867, %rd865, %rd23;
	add.s64 	%rd868, %rd867, %rd864;
	add.s64 	%rd869, %rd868, %rd861;
	add.s64 	%rd870, %rd869, %rd781;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8937,%dummy}, %rd856;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8938}, %rd856;
	}
	shf.r.wrap.b32 	%r8939, %r8938, %r8937, 28;
	shf.r.wrap.b32 	%r8940, %r8937, %r8938, 28;
	mov.b64 	%rd871, {%r8940, %r8939};
	shf.l.wrap.b32 	%r8941, %r8937, %r8938, 30;
	shf.l.wrap.b32 	%r8942, %r8938, %r8937, 30;
	mov.b64 	%rd872, {%r8942, %r8941};
	xor.b64  	%rd873, %rd872, %rd871;
	shf.l.wrap.b32 	%r8943, %r8937, %r8938, 25;
	shf.l.wrap.b32 	%r8944, %r8938, %r8937, 25;
	mov.b64 	%rd874, {%r8944, %r8943};
	xor.b64  	%rd875, %rd873, %rd874;
	xor.b64  	%rd876, %rd856, %rd806;
	xor.b64  	%rd877, %rd856, %rd831;
	and.b64  	%rd878, %rd877, %rd876;
	xor.b64  	%rd879, %rd878, %rd856;
	add.s64 	%rd880, %rd869, %rd879;
	add.s64 	%rd881, %rd880, %rd875;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8945,%dummy}, %rd870;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8946}, %rd870;
	}
	shf.r.wrap.b32 	%r8947, %r8946, %r8945, 14;
	shf.r.wrap.b32 	%r8948, %r8945, %r8946, 14;
	mov.b64 	%rd882, {%r8948, %r8947};
	shf.r.wrap.b32 	%r8949, %r8946, %r8945, 18;
	shf.r.wrap.b32 	%r8950, %r8945, %r8946, 18;
	mov.b64 	%rd883, {%r8950, %r8949};
	xor.b64  	%rd884, %rd883, %rd882;
	shf.l.wrap.b32 	%r8951, %r8945, %r8946, 23;
	shf.l.wrap.b32 	%r8952, %r8946, %r8945, 23;
	mov.b64 	%rd885, {%r8952, %r8951};
	xor.b64  	%rd886, %rd884, %rd885;
	xor.b64  	%rd887, %rd845, %rd820;
	and.b64  	%rd888, %rd870, %rd887;
	xor.b64  	%rd889, %rd888, %rd820;
	add.s64 	%rd890, %rd795, %rd614;
	add.s64 	%rd892, %rd890, %rd24;
	add.s64 	%rd893, %rd892, %rd889;
	add.s64 	%rd894, %rd893, %rd886;
	add.s64 	%rd895, %rd894, %rd806;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8953,%dummy}, %rd881;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8954}, %rd881;
	}
	shf.r.wrap.b32 	%r8955, %r8954, %r8953, 28;
	shf.r.wrap.b32 	%r8956, %r8953, %r8954, 28;
	mov.b64 	%rd896, {%r8956, %r8955};
	shf.l.wrap.b32 	%r8957, %r8953, %r8954, 30;
	shf.l.wrap.b32 	%r8958, %r8954, %r8953, 30;
	mov.b64 	%rd897, {%r8958, %r8957};
	xor.b64  	%rd898, %rd897, %rd896;
	shf.l.wrap.b32 	%r8959, %r8953, %r8954, 25;
	shf.l.wrap.b32 	%r8960, %r8954, %r8953, 25;
	mov.b64 	%rd899, {%r8960, %r8959};
	xor.b64  	%rd900, %rd898, %rd899;
	xor.b64  	%rd901, %rd881, %rd831;
	xor.b64  	%rd902, %rd881, %rd856;
	and.b64  	%rd903, %rd902, %rd901;
	xor.b64  	%rd904, %rd903, %rd881;
	add.s64 	%rd905, %rd894, %rd904;
	add.s64 	%rd906, %rd905, %rd900;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8961,%dummy}, %rd895;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8962}, %rd895;
	}
	shf.r.wrap.b32 	%r8963, %r8962, %r8961, 14;
	shf.r.wrap.b32 	%r8964, %r8961, %r8962, 14;
	mov.b64 	%rd907, {%r8964, %r8963};
	shf.r.wrap.b32 	%r8965, %r8962, %r8961, 18;
	shf.r.wrap.b32 	%r8966, %r8961, %r8962, 18;
	mov.b64 	%rd908, {%r8966, %r8965};
	xor.b64  	%rd909, %rd908, %rd907;
	shf.l.wrap.b32 	%r8967, %r8961, %r8962, 23;
	shf.l.wrap.b32 	%r8968, %r8962, %r8961, 23;
	mov.b64 	%rd910, {%r8968, %r8967};
	xor.b64  	%rd911, %rd909, %rd910;
	xor.b64  	%rd912, %rd870, %rd845;
	and.b64  	%rd913, %rd895, %rd912;
	xor.b64  	%rd914, %rd913, %rd845;
	add.s64 	%rd915, %rd820, %rd627;
	add.s64 	%rd917, %rd915, %rd25;
	add.s64 	%rd918, %rd917, %rd914;
	add.s64 	%rd919, %rd918, %rd911;
	add.s64 	%rd920, %rd919, %rd831;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8969,%dummy}, %rd906;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8970}, %rd906;
	}
	shf.r.wrap.b32 	%r8971, %r8970, %r8969, 28;
	shf.r.wrap.b32 	%r8972, %r8969, %r8970, 28;
	mov.b64 	%rd921, {%r8972, %r8971};
	shf.l.wrap.b32 	%r8973, %r8969, %r8970, 30;
	shf.l.wrap.b32 	%r8974, %r8970, %r8969, 30;
	mov.b64 	%rd922, {%r8974, %r8973};
	xor.b64  	%rd923, %rd922, %rd921;
	shf.l.wrap.b32 	%r8975, %r8969, %r8970, 25;
	shf.l.wrap.b32 	%r8976, %r8970, %r8969, 25;
	mov.b64 	%rd924, {%r8976, %r8975};
	xor.b64  	%rd925, %rd923, %rd924;
	xor.b64  	%rd926, %rd906, %rd856;
	xor.b64  	%rd927, %rd906, %rd881;
	and.b64  	%rd928, %rd927, %rd926;
	xor.b64  	%rd929, %rd928, %rd906;
	add.s64 	%rd930, %rd919, %rd929;
	add.s64 	%rd931, %rd930, %rd925;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8977,%dummy}, %rd920;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8978}, %rd920;
	}
	shf.r.wrap.b32 	%r8979, %r8978, %r8977, 14;
	shf.r.wrap.b32 	%r8980, %r8977, %r8978, 14;
	mov.b64 	%rd932, {%r8980, %r8979};
	shf.r.wrap.b32 	%r8981, %r8978, %r8977, 18;
	shf.r.wrap.b32 	%r8982, %r8977, %r8978, 18;
	mov.b64 	%rd933, {%r8982, %r8981};
	xor.b64  	%rd934, %rd933, %rd932;
	shf.l.wrap.b32 	%r8983, %r8977, %r8978, 23;
	shf.l.wrap.b32 	%r8984, %r8978, %r8977, 23;
	mov.b64 	%rd935, {%r8984, %r8983};
	xor.b64  	%rd936, %rd934, %rd935;
	xor.b64  	%rd937, %rd895, %rd870;
	and.b64  	%rd938, %rd920, %rd937;
	xor.b64  	%rd939, %rd938, %rd870;
	add.s64 	%rd940, %rd845, %rd640;
	add.s64 	%rd942, %rd940, %rd26;
	add.s64 	%rd943, %rd942, %rd939;
	add.s64 	%rd944, %rd943, %rd936;
	add.s64 	%rd945, %rd944, %rd856;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8985,%dummy}, %rd931;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8986}, %rd931;
	}
	shf.r.wrap.b32 	%r8987, %r8986, %r8985, 28;
	shf.r.wrap.b32 	%r8988, %r8985, %r8986, 28;
	mov.b64 	%rd946, {%r8988, %r8987};
	shf.l.wrap.b32 	%r8989, %r8985, %r8986, 30;
	shf.l.wrap.b32 	%r8990, %r8986, %r8985, 30;
	mov.b64 	%rd947, {%r8990, %r8989};
	xor.b64  	%rd948, %rd947, %rd946;
	shf.l.wrap.b32 	%r8991, %r8985, %r8986, 25;
	shf.l.wrap.b32 	%r8992, %r8986, %r8985, 25;
	mov.b64 	%rd949, {%r8992, %r8991};
	xor.b64  	%rd950, %rd948, %rd949;
	xor.b64  	%rd951, %rd931, %rd881;
	xor.b64  	%rd952, %rd931, %rd906;
	and.b64  	%rd953, %rd952, %rd951;
	xor.b64  	%rd954, %rd953, %rd931;
	add.s64 	%rd955, %rd944, %rd954;
	add.s64 	%rd956, %rd955, %rd950;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8993,%dummy}, %rd945;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8994}, %rd945;
	}
	shf.r.wrap.b32 	%r8995, %r8994, %r8993, 14;
	shf.r.wrap.b32 	%r8996, %r8993, %r8994, 14;
	mov.b64 	%rd957, {%r8996, %r8995};
	shf.r.wrap.b32 	%r8997, %r8994, %r8993, 18;
	shf.r.wrap.b32 	%r8998, %r8993, %r8994, 18;
	mov.b64 	%rd958, {%r8998, %r8997};
	xor.b64  	%rd959, %rd958, %rd957;
	shf.l.wrap.b32 	%r8999, %r8993, %r8994, 23;
	shf.l.wrap.b32 	%r9000, %r8994, %r8993, 23;
	mov.b64 	%rd960, {%r9000, %r8999};
	xor.b64  	%rd961, %rd959, %rd960;
	xor.b64  	%rd962, %rd920, %rd895;
	and.b64  	%rd963, %rd945, %rd962;
	xor.b64  	%rd964, %rd963, %rd895;
	add.s64 	%rd965, %rd870, %rd653;
	add.s64 	%rd967, %rd965, %rd27;
	add.s64 	%rd968, %rd967, %rd964;
	add.s64 	%rd969, %rd968, %rd961;
	add.s64 	%rd970, %rd969, %rd881;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9001,%dummy}, %rd956;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9002}, %rd956;
	}
	shf.r.wrap.b32 	%r9003, %r9002, %r9001, 28;
	shf.r.wrap.b32 	%r9004, %r9001, %r9002, 28;
	mov.b64 	%rd971, {%r9004, %r9003};
	shf.l.wrap.b32 	%r9005, %r9001, %r9002, 30;
	shf.l.wrap.b32 	%r9006, %r9002, %r9001, 30;
	mov.b64 	%rd972, {%r9006, %r9005};
	xor.b64  	%rd973, %rd972, %rd971;
	shf.l.wrap.b32 	%r9007, %r9001, %r9002, 25;
	shf.l.wrap.b32 	%r9008, %r9002, %r9001, 25;
	mov.b64 	%rd974, {%r9008, %r9007};
	xor.b64  	%rd975, %rd973, %rd974;
	xor.b64  	%rd976, %rd956, %rd906;
	xor.b64  	%rd977, %rd956, %rd931;
	and.b64  	%rd978, %rd977, %rd976;
	xor.b64  	%rd979, %rd978, %rd956;
	add.s64 	%rd980, %rd969, %rd979;
	add.s64 	%rd981, %rd980, %rd975;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9009,%dummy}, %rd970;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9010}, %rd970;
	}
	shf.r.wrap.b32 	%r9011, %r9010, %r9009, 14;
	shf.r.wrap.b32 	%r9012, %r9009, %r9010, 14;
	mov.b64 	%rd982, {%r9012, %r9011};
	shf.r.wrap.b32 	%r9013, %r9010, %r9009, 18;
	shf.r.wrap.b32 	%r9014, %r9009, %r9010, 18;
	mov.b64 	%rd983, {%r9014, %r9013};
	xor.b64  	%rd984, %rd983, %rd982;
	shf.l.wrap.b32 	%r9015, %r9009, %r9010, 23;
	shf.l.wrap.b32 	%r9016, %r9010, %r9009, 23;
	mov.b64 	%rd985, {%r9016, %r9015};
	xor.b64  	%rd986, %rd984, %rd985;
	xor.b64  	%rd987, %rd945, %rd920;
	and.b64  	%rd988, %rd970, %rd987;
	xor.b64  	%rd989, %rd988, %rd920;
	add.s64 	%rd990, %rd895, %rd666;
	add.s64 	%rd992, %rd990, %rd28;
	add.s64 	%rd993, %rd992, %rd989;
	add.s64 	%rd994, %rd993, %rd986;
	add.s64 	%rd995, %rd994, %rd906;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9017,%dummy}, %rd981;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9018}, %rd981;
	}
	shf.r.wrap.b32 	%r9019, %r9018, %r9017, 28;
	shf.r.wrap.b32 	%r9020, %r9017, %r9018, 28;
	mov.b64 	%rd996, {%r9020, %r9019};
	shf.l.wrap.b32 	%r9021, %r9017, %r9018, 30;
	shf.l.wrap.b32 	%r9022, %r9018, %r9017, 30;
	mov.b64 	%rd997, {%r9022, %r9021};
	xor.b64  	%rd998, %rd997, %rd996;
	shf.l.wrap.b32 	%r9023, %r9017, %r9018, 25;
	shf.l.wrap.b32 	%r9024, %r9018, %r9017, 25;
	mov.b64 	%rd999, {%r9024, %r9023};
	xor.b64  	%rd1000, %rd998, %rd999;
	xor.b64  	%rd1001, %rd981, %rd931;
	xor.b64  	%rd1002, %rd981, %rd956;
	and.b64  	%rd1003, %rd1002, %rd1001;
	xor.b64  	%rd1004, %rd1003, %rd981;
	add.s64 	%rd1005, %rd994, %rd1004;
	add.s64 	%rd1006, %rd1005, %rd1000;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9025,%dummy}, %rd995;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9026}, %rd995;
	}
	shf.r.wrap.b32 	%r9027, %r9026, %r9025, 14;
	shf.r.wrap.b32 	%r9028, %r9025, %r9026, 14;
	mov.b64 	%rd1007, {%r9028, %r9027};
	shf.r.wrap.b32 	%r9029, %r9026, %r9025, 18;
	shf.r.wrap.b32 	%r9030, %r9025, %r9026, 18;
	mov.b64 	%rd1008, {%r9030, %r9029};
	xor.b64  	%rd1009, %rd1008, %rd1007;
	shf.l.wrap.b32 	%r9031, %r9025, %r9026, 23;
	shf.l.wrap.b32 	%r9032, %r9026, %r9025, 23;
	mov.b64 	%rd1010, {%r9032, %r9031};
	xor.b64  	%rd1011, %rd1009, %rd1010;
	xor.b64  	%rd1012, %rd970, %rd945;
	and.b64  	%rd1013, %rd995, %rd1012;
	xor.b64  	%rd1014, %rd1013, %rd945;
	add.s64 	%rd1015, %rd920, %rd679;
	add.s64 	%rd1017, %rd1015, %rd29;
	add.s64 	%rd1018, %rd1017, %rd1014;
	add.s64 	%rd1019, %rd1018, %rd1011;
	add.s64 	%rd1020, %rd1019, %rd931;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9033,%dummy}, %rd1006;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9034}, %rd1006;
	}
	shf.r.wrap.b32 	%r9035, %r9034, %r9033, 28;
	shf.r.wrap.b32 	%r9036, %r9033, %r9034, 28;
	mov.b64 	%rd1021, {%r9036, %r9035};
	shf.l.wrap.b32 	%r9037, %r9033, %r9034, 30;
	shf.l.wrap.b32 	%r9038, %r9034, %r9033, 30;
	mov.b64 	%rd1022, {%r9038, %r9037};
	xor.b64  	%rd1023, %rd1022, %rd1021;
	shf.l.wrap.b32 	%r9039, %r9033, %r9034, 25;
	shf.l.wrap.b32 	%r9040, %r9034, %r9033, 25;
	mov.b64 	%rd1024, {%r9040, %r9039};
	xor.b64  	%rd1025, %rd1023, %rd1024;
	xor.b64  	%rd1026, %rd1006, %rd956;
	xor.b64  	%rd1027, %rd1006, %rd981;
	and.b64  	%rd1028, %rd1027, %rd1026;
	xor.b64  	%rd1029, %rd1028, %rd1006;
	add.s64 	%rd1030, %rd1019, %rd1029;
	add.s64 	%rd1031, %rd1030, %rd1025;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9041,%dummy}, %rd1020;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9042}, %rd1020;
	}
	shf.r.wrap.b32 	%r9043, %r9042, %r9041, 14;
	shf.r.wrap.b32 	%r9044, %r9041, %r9042, 14;
	mov.b64 	%rd1032, {%r9044, %r9043};
	shf.r.wrap.b32 	%r9045, %r9042, %r9041, 18;
	shf.r.wrap.b32 	%r9046, %r9041, %r9042, 18;
	mov.b64 	%rd1033, {%r9046, %r9045};
	xor.b64  	%rd1034, %rd1033, %rd1032;
	shf.l.wrap.b32 	%r9047, %r9041, %r9042, 23;
	shf.l.wrap.b32 	%r9048, %r9042, %r9041, 23;
	mov.b64 	%rd1035, {%r9048, %r9047};
	xor.b64  	%rd1036, %rd1034, %rd1035;
	xor.b64  	%rd1037, %rd995, %rd970;
	and.b64  	%rd1038, %rd1020, %rd1037;
	xor.b64  	%rd1039, %rd1038, %rd970;
	add.s64 	%rd1040, %rd945, %rd692;
	add.s64 	%rd1042, %rd1040, %rd30;
	add.s64 	%rd1043, %rd1042, %rd1039;
	add.s64 	%rd1044, %rd1043, %rd1036;
	add.s64 	%rd1045, %rd1044, %rd956;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9049,%dummy}, %rd1031;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9050}, %rd1031;
	}
	shf.r.wrap.b32 	%r9051, %r9050, %r9049, 28;
	shf.r.wrap.b32 	%r9052, %r9049, %r9050, 28;
	mov.b64 	%rd1046, {%r9052, %r9051};
	shf.l.wrap.b32 	%r9053, %r9049, %r9050, 30;
	shf.l.wrap.b32 	%r9054, %r9050, %r9049, 30;
	mov.b64 	%rd1047, {%r9054, %r9053};
	xor.b64  	%rd1048, %rd1047, %rd1046;
	shf.l.wrap.b32 	%r9055, %r9049, %r9050, 25;
	shf.l.wrap.b32 	%r9056, %r9050, %r9049, 25;
	mov.b64 	%rd1049, {%r9056, %r9055};
	xor.b64  	%rd1050, %rd1048, %rd1049;
	xor.b64  	%rd1051, %rd1031, %rd981;
	xor.b64  	%rd1052, %rd1031, %rd1006;
	and.b64  	%rd1053, %rd1052, %rd1051;
	xor.b64  	%rd1054, %rd1053, %rd1031;
	add.s64 	%rd1055, %rd1044, %rd1054;
	add.s64 	%rd1056, %rd1055, %rd1050;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9057,%dummy}, %rd1045;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9058}, %rd1045;
	}
	shf.r.wrap.b32 	%r9059, %r9058, %r9057, 14;
	shf.r.wrap.b32 	%r9060, %r9057, %r9058, 14;
	mov.b64 	%rd1057, {%r9060, %r9059};
	shf.r.wrap.b32 	%r9061, %r9058, %r9057, 18;
	shf.r.wrap.b32 	%r9062, %r9057, %r9058, 18;
	mov.b64 	%rd1058, {%r9062, %r9061};
	xor.b64  	%rd1059, %rd1058, %rd1057;
	shf.l.wrap.b32 	%r9063, %r9057, %r9058, 23;
	shf.l.wrap.b32 	%r9064, %r9058, %r9057, 23;
	mov.b64 	%rd1060, {%r9064, %r9063};
	xor.b64  	%rd1061, %rd1059, %rd1060;
	xor.b64  	%rd1062, %rd1020, %rd995;
	and.b64  	%rd1063, %rd1045, %rd1062;
	xor.b64  	%rd1064, %rd1063, %rd995;
	add.s64 	%rd1065, %rd970, %rd705;
	add.s64 	%rd1067, %rd1065, %rd31;
	add.s64 	%rd1068, %rd1067, %rd1064;
	add.s64 	%rd1069, %rd1068, %rd1061;
	add.s64 	%rd1070, %rd1069, %rd981;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9065,%dummy}, %rd1056;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9066}, %rd1056;
	}
	shf.r.wrap.b32 	%r9067, %r9066, %r9065, 28;
	shf.r.wrap.b32 	%r9068, %r9065, %r9066, 28;
	mov.b64 	%rd1071, {%r9068, %r9067};
	shf.l.wrap.b32 	%r9069, %r9065, %r9066, 30;
	shf.l.wrap.b32 	%r9070, %r9066, %r9065, 30;
	mov.b64 	%rd1072, {%r9070, %r9069};
	xor.b64  	%rd1073, %rd1072, %rd1071;
	shf.l.wrap.b32 	%r9071, %r9065, %r9066, 25;
	shf.l.wrap.b32 	%r9072, %r9066, %r9065, 25;
	mov.b64 	%rd1074, {%r9072, %r9071};
	xor.b64  	%rd1075, %rd1073, %rd1074;
	xor.b64  	%rd1076, %rd1056, %rd1006;
	xor.b64  	%rd1077, %rd1056, %rd1031;
	and.b64  	%rd1078, %rd1077, %rd1076;
	xor.b64  	%rd1079, %rd1078, %rd1056;
	add.s64 	%rd1080, %rd1069, %rd1079;
	add.s64 	%rd1081, %rd1080, %rd1075;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9073,%dummy}, %rd1070;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9074}, %rd1070;
	}
	shf.r.wrap.b32 	%r9075, %r9074, %r9073, 14;
	shf.r.wrap.b32 	%r9076, %r9073, %r9074, 14;
	mov.b64 	%rd1082, {%r9076, %r9075};
	shf.r.wrap.b32 	%r9077, %r9074, %r9073, 18;
	shf.r.wrap.b32 	%r9078, %r9073, %r9074, 18;
	mov.b64 	%rd1083, {%r9078, %r9077};
	xor.b64  	%rd1084, %rd1083, %rd1082;
	shf.l.wrap.b32 	%r9079, %r9073, %r9074, 23;
	shf.l.wrap.b32 	%r9080, %r9074, %r9073, 23;
	mov.b64 	%rd1085, {%r9080, %r9079};
	xor.b64  	%rd1086, %rd1084, %rd1085;
	xor.b64  	%rd1087, %rd1045, %rd1020;
	and.b64  	%rd1088, %rd1070, %rd1087;
	xor.b64  	%rd1089, %rd1088, %rd1020;
	add.s64 	%rd1090, %rd995, %rd718;
	add.s64 	%rd1092, %rd1090, %rd32;
	add.s64 	%rd1093, %rd1092, %rd1089;
	add.s64 	%rd1094, %rd1093, %rd1086;
	add.s64 	%rd1095, %rd1094, %rd1006;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9081,%dummy}, %rd1081;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9082}, %rd1081;
	}
	shf.r.wrap.b32 	%r9083, %r9082, %r9081, 28;
	shf.r.wrap.b32 	%r9084, %r9081, %r9082, 28;
	mov.b64 	%rd1096, {%r9084, %r9083};
	shf.l.wrap.b32 	%r9085, %r9081, %r9082, 30;
	shf.l.wrap.b32 	%r9086, %r9082, %r9081, 30;
	mov.b64 	%rd1097, {%r9086, %r9085};
	xor.b64  	%rd1098, %rd1097, %rd1096;
	shf.l.wrap.b32 	%r9087, %r9081, %r9082, 25;
	shf.l.wrap.b32 	%r9088, %r9082, %r9081, 25;
	mov.b64 	%rd1099, {%r9088, %r9087};
	xor.b64  	%rd1100, %rd1098, %rd1099;
	xor.b64  	%rd1101, %rd1081, %rd1031;
	xor.b64  	%rd1102, %rd1081, %rd1056;
	and.b64  	%rd1103, %rd1102, %rd1101;
	xor.b64  	%rd1104, %rd1103, %rd1081;
	add.s64 	%rd1105, %rd1094, %rd1104;
	add.s64 	%rd1106, %rd1105, %rd1100;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9089,%dummy}, %rd1095;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9090}, %rd1095;
	}
	shf.r.wrap.b32 	%r9091, %r9090, %r9089, 14;
	shf.r.wrap.b32 	%r9092, %r9089, %r9090, 14;
	mov.b64 	%rd1107, {%r9092, %r9091};
	shf.r.wrap.b32 	%r9093, %r9090, %r9089, 18;
	shf.r.wrap.b32 	%r9094, %r9089, %r9090, 18;
	mov.b64 	%rd1108, {%r9094, %r9093};
	xor.b64  	%rd1109, %rd1108, %rd1107;
	shf.l.wrap.b32 	%r9095, %r9089, %r9090, 23;
	shf.l.wrap.b32 	%r9096, %r9090, %r9089, 23;
	mov.b64 	%rd1110, {%r9096, %r9095};
	xor.b64  	%rd1111, %rd1109, %rd1110;
	xor.b64  	%rd1112, %rd1070, %rd1045;
	and.b64  	%rd1113, %rd1095, %rd1112;
	xor.b64  	%rd1114, %rd1113, %rd1045;
	add.s64 	%rd1115, %rd1020, %rd731;
	add.s64 	%rd1117, %rd1115, %rd33;
	add.s64 	%rd1118, %rd1117, %rd1114;
	add.s64 	%rd1119, %rd1118, %rd1111;
	add.s64 	%rd1120, %rd1119, %rd1031;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9097,%dummy}, %rd1106;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9098}, %rd1106;
	}
	shf.r.wrap.b32 	%r9099, %r9098, %r9097, 28;
	shf.r.wrap.b32 	%r9100, %r9097, %r9098, 28;
	mov.b64 	%rd1121, {%r9100, %r9099};
	shf.l.wrap.b32 	%r9101, %r9097, %r9098, 30;
	shf.l.wrap.b32 	%r9102, %r9098, %r9097, 30;
	mov.b64 	%rd1122, {%r9102, %r9101};
	xor.b64  	%rd1123, %rd1122, %rd1121;
	shf.l.wrap.b32 	%r9103, %r9097, %r9098, 25;
	shf.l.wrap.b32 	%r9104, %r9098, %r9097, 25;
	mov.b64 	%rd1124, {%r9104, %r9103};
	xor.b64  	%rd1125, %rd1123, %rd1124;
	xor.b64  	%rd1126, %rd1106, %rd1056;
	xor.b64  	%rd1127, %rd1106, %rd1081;
	and.b64  	%rd1128, %rd1127, %rd1126;
	xor.b64  	%rd1129, %rd1128, %rd1106;
	add.s64 	%rd1130, %rd1119, %rd1129;
	add.s64 	%rd1131, %rd1130, %rd1125;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9105,%dummy}, %rd718;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9106}, %rd718;
	}
	shf.r.wrap.b32 	%r9107, %r9106, %r9105, 19;
	shf.r.wrap.b32 	%r9108, %r9105, %r9106, 19;
	mov.b64 	%rd1132, {%r9108, %r9107};
	shf.l.wrap.b32 	%r9109, %r9105, %r9106, 3;
	shf.l.wrap.b32 	%r9110, %r9106, %r9105, 3;
	mov.b64 	%rd1133, {%r9110, %r9109};
	shr.u64 	%rd1134, %rd718, 6;
	xor.b64  	%rd1135, %rd1132, %rd1134;
	xor.b64  	%rd1136, %rd1135, %rd1133;
	shf.r.wrap.b32 	%r9111, %r8700, %r8699, 1;
	shf.r.wrap.b32 	%r9112, %r8699, %r8700, 1;
	mov.b64 	%rd1137, {%r9112, %r9111};
	shf.r.wrap.b32 	%r9113, %r8700, %r8699, 8;
	shf.r.wrap.b32 	%r9114, %r8699, %r8700, 8;
	mov.b64 	%rd1138, {%r9114, %r9113};
	shr.u64 	%rd1139, %rd549, 7;
	xor.b64  	%rd1140, %rd1137, %rd1139;
	xor.b64  	%rd1141, %rd1140, %rd1138;
	add.s64 	%rd1142, %rd653, %rd536;
	add.s64 	%rd1143, %rd1142, %rd1136;
	add.s64 	%rd1144, %rd1143, %rd1141;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9115,%dummy}, %rd731;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9116}, %rd731;
	}
	shf.r.wrap.b32 	%r9117, %r9116, %r9115, 19;
	shf.r.wrap.b32 	%r9118, %r9115, %r9116, 19;
	mov.b64 	%rd1145, {%r9118, %r9117};
	shf.l.wrap.b32 	%r9119, %r9115, %r9116, 3;
	shf.l.wrap.b32 	%r9120, %r9116, %r9115, 3;
	mov.b64 	%rd1146, {%r9120, %r9119};
	shr.u64 	%rd1147, %rd731, 6;
	xor.b64  	%rd1148, %rd1145, %rd1147;
	xor.b64  	%rd1149, %rd1148, %rd1146;
	shf.r.wrap.b32 	%r9121, %r8712, %r8711, 1;
	shf.r.wrap.b32 	%r9122, %r8711, %r8712, 1;
	mov.b64 	%rd1150, {%r9122, %r9121};
	shf.r.wrap.b32 	%r9123, %r8712, %r8711, 8;
	shf.r.wrap.b32 	%r9124, %r8711, %r8712, 8;
	mov.b64 	%rd1151, {%r9124, %r9123};
	shr.u64 	%rd1152, %rd562, 7;
	xor.b64  	%rd1153, %rd1150, %rd1152;
	xor.b64  	%rd1154, %rd1153, %rd1151;
	add.s64 	%rd1155, %rd666, %rd549;
	add.s64 	%rd1156, %rd1155, %rd1149;
	add.s64 	%rd1157, %rd1156, %rd1154;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9125,%dummy}, %rd1144;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9126}, %rd1144;
	}
	shf.r.wrap.b32 	%r9127, %r9126, %r9125, 19;
	shf.r.wrap.b32 	%r9128, %r9125, %r9126, 19;
	mov.b64 	%rd1158, {%r9128, %r9127};
	shf.l.wrap.b32 	%r9129, %r9125, %r9126, 3;
	shf.l.wrap.b32 	%r9130, %r9126, %r9125, 3;
	mov.b64 	%rd1159, {%r9130, %r9129};
	shr.u64 	%rd1160, %rd1144, 6;
	xor.b64  	%rd1161, %rd1158, %rd1160;
	xor.b64  	%rd1162, %rd1161, %rd1159;
	shf.r.wrap.b32 	%r9131, %r8724, %r8723, 1;
	shf.r.wrap.b32 	%r9132, %r8723, %r8724, 1;
	mov.b64 	%rd1163, {%r9132, %r9131};
	shf.r.wrap.b32 	%r9133, %r8724, %r8723, 8;
	shf.r.wrap.b32 	%r9134, %r8723, %r8724, 8;
	mov.b64 	%rd1164, {%r9134, %r9133};
	shr.u64 	%rd1165, %rd575, 7;
	xor.b64  	%rd1166, %rd1163, %rd1165;
	xor.b64  	%rd1167, %rd1166, %rd1164;
	add.s64 	%rd1168, %rd679, %rd562;
	add.s64 	%rd1169, %rd1168, %rd1162;
	add.s64 	%rd1170, %rd1169, %rd1167;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9135,%dummy}, %rd1157;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9136}, %rd1157;
	}
	shf.r.wrap.b32 	%r9137, %r9136, %r9135, 19;
	shf.r.wrap.b32 	%r9138, %r9135, %r9136, 19;
	mov.b64 	%rd1171, {%r9138, %r9137};
	shf.l.wrap.b32 	%r9139, %r9135, %r9136, 3;
	shf.l.wrap.b32 	%r9140, %r9136, %r9135, 3;
	mov.b64 	%rd1172, {%r9140, %r9139};
	shr.u64 	%rd1173, %rd1157, 6;
	xor.b64  	%rd1174, %rd1171, %rd1173;
	xor.b64  	%rd1175, %rd1174, %rd1172;
	shf.r.wrap.b32 	%r9141, %r8736, %r8735, 1;
	shf.r.wrap.b32 	%r9142, %r8735, %r8736, 1;
	mov.b64 	%rd1176, {%r9142, %r9141};
	shf.r.wrap.b32 	%r9143, %r8736, %r8735, 8;
	shf.r.wrap.b32 	%r9144, %r8735, %r8736, 8;
	mov.b64 	%rd1177, {%r9144, %r9143};
	shr.u64 	%rd1178, %rd588, 7;
	xor.b64  	%rd1179, %rd1176, %rd1178;
	xor.b64  	%rd1180, %rd1179, %rd1177;
	add.s64 	%rd1181, %rd692, %rd575;
	add.s64 	%rd1182, %rd1181, %rd1175;
	add.s64 	%rd1183, %rd1182, %rd1180;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9145,%dummy}, %rd1170;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9146}, %rd1170;
	}
	shf.r.wrap.b32 	%r9147, %r9146, %r9145, 19;
	shf.r.wrap.b32 	%r9148, %r9145, %r9146, 19;
	mov.b64 	%rd1184, {%r9148, %r9147};
	shf.l.wrap.b32 	%r9149, %r9145, %r9146, 3;
	shf.l.wrap.b32 	%r9150, %r9146, %r9145, 3;
	mov.b64 	%rd1185, {%r9150, %r9149};
	shr.u64 	%rd1186, %rd1170, 6;
	xor.b64  	%rd1187, %rd1184, %rd1186;
	xor.b64  	%rd1188, %rd1187, %rd1185;
	shf.r.wrap.b32 	%r9151, %r8748, %r8747, 1;
	shf.r.wrap.b32 	%r9152, %r8747, %r8748, 1;
	mov.b64 	%rd1189, {%r9152, %r9151};
	shf.r.wrap.b32 	%r9153, %r8748, %r8747, 8;
	shf.r.wrap.b32 	%r9154, %r8747, %r8748, 8;
	mov.b64 	%rd1190, {%r9154, %r9153};
	shr.u64 	%rd1191, %rd601, 7;
	xor.b64  	%rd1192, %rd1189, %rd1191;
	xor.b64  	%rd1193, %rd1192, %rd1190;
	add.s64 	%rd1194, %rd705, %rd588;
	add.s64 	%rd1195, %rd1194, %rd1188;
	add.s64 	%rd1196, %rd1195, %rd1193;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9155,%dummy}, %rd1183;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9156}, %rd1183;
	}
	shf.r.wrap.b32 	%r9157, %r9156, %r9155, 19;
	shf.r.wrap.b32 	%r9158, %r9155, %r9156, 19;
	mov.b64 	%rd1197, {%r9158, %r9157};
	shf.l.wrap.b32 	%r9159, %r9155, %r9156, 3;
	shf.l.wrap.b32 	%r9160, %r9156, %r9155, 3;
	mov.b64 	%rd1198, {%r9160, %r9159};
	shr.u64 	%rd1199, %rd1183, 6;
	xor.b64  	%rd1200, %rd1197, %rd1199;
	xor.b64  	%rd1201, %rd1200, %rd1198;
	shf.r.wrap.b32 	%r9161, %r8760, %r8759, 1;
	shf.r.wrap.b32 	%r9162, %r8759, %r8760, 1;
	mov.b64 	%rd1202, {%r9162, %r9161};
	shf.r.wrap.b32 	%r9163, %r8760, %r8759, 8;
	shf.r.wrap.b32 	%r9164, %r8759, %r8760, 8;
	mov.b64 	%rd1203, {%r9164, %r9163};
	shr.u64 	%rd1204, %rd614, 7;
	xor.b64  	%rd1205, %rd1202, %rd1204;
	xor.b64  	%rd1206, %rd1205, %rd1203;
	add.s64 	%rd1207, %rd718, %rd601;
	add.s64 	%rd1208, %rd1207, %rd1201;
	add.s64 	%rd1209, %rd1208, %rd1206;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9165,%dummy}, %rd1196;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9166}, %rd1196;
	}
	shf.r.wrap.b32 	%r9167, %r9166, %r9165, 19;
	shf.r.wrap.b32 	%r9168, %r9165, %r9166, 19;
	mov.b64 	%rd1210, {%r9168, %r9167};
	shf.l.wrap.b32 	%r9169, %r9165, %r9166, 3;
	shf.l.wrap.b32 	%r9170, %r9166, %r9165, 3;
	mov.b64 	%rd1211, {%r9170, %r9169};
	shr.u64 	%rd1212, %rd1196, 6;
	xor.b64  	%rd1213, %rd1210, %rd1212;
	xor.b64  	%rd1214, %rd1213, %rd1211;
	shf.r.wrap.b32 	%r9171, %r8772, %r8771, 1;
	shf.r.wrap.b32 	%r9172, %r8771, %r8772, 1;
	mov.b64 	%rd1215, {%r9172, %r9171};
	shf.r.wrap.b32 	%r9173, %r8772, %r8771, 8;
	shf.r.wrap.b32 	%r9174, %r8771, %r8772, 8;
	mov.b64 	%rd1216, {%r9174, %r9173};
	shr.u64 	%rd1217, %rd627, 7;
	xor.b64  	%rd1218, %rd1215, %rd1217;
	xor.b64  	%rd1219, %rd1218, %rd1216;
	add.s64 	%rd1220, %rd731, %rd614;
	add.s64 	%rd1221, %rd1220, %rd1214;
	add.s64 	%rd1222, %rd1221, %rd1219;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9175,%dummy}, %rd1209;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9176}, %rd1209;
	}
	shf.r.wrap.b32 	%r9177, %r9176, %r9175, 19;
	shf.r.wrap.b32 	%r9178, %r9175, %r9176, 19;
	mov.b64 	%rd1223, {%r9178, %r9177};
	shf.l.wrap.b32 	%r9179, %r9175, %r9176, 3;
	shf.l.wrap.b32 	%r9180, %r9176, %r9175, 3;
	mov.b64 	%rd1224, {%r9180, %r9179};
	shr.u64 	%rd1225, %rd1209, 6;
	xor.b64  	%rd1226, %rd1223, %rd1225;
	xor.b64  	%rd1227, %rd1226, %rd1224;
	shf.r.wrap.b32 	%r9181, %r8784, %r8783, 1;
	shf.r.wrap.b32 	%r9182, %r8783, %r8784, 1;
	mov.b64 	%rd1228, {%r9182, %r9181};
	shf.r.wrap.b32 	%r9183, %r8784, %r8783, 8;
	shf.r.wrap.b32 	%r9184, %r8783, %r8784, 8;
	mov.b64 	%rd1229, {%r9184, %r9183};
	shr.u64 	%rd1230, %rd640, 7;
	xor.b64  	%rd1231, %rd1228, %rd1230;
	xor.b64  	%rd1232, %rd1231, %rd1229;
	add.s64 	%rd1233, %rd1144, %rd627;
	add.s64 	%rd1234, %rd1233, %rd1227;
	add.s64 	%rd1235, %rd1234, %rd1232;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9185,%dummy}, %rd1222;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9186}, %rd1222;
	}
	shf.r.wrap.b32 	%r9187, %r9186, %r9185, 19;
	shf.r.wrap.b32 	%r9188, %r9185, %r9186, 19;
	mov.b64 	%rd1236, {%r9188, %r9187};
	shf.l.wrap.b32 	%r9189, %r9185, %r9186, 3;
	shf.l.wrap.b32 	%r9190, %r9186, %r9185, 3;
	mov.b64 	%rd1237, {%r9190, %r9189};
	shr.u64 	%rd1238, %rd1222, 6;
	xor.b64  	%rd1239, %rd1236, %rd1238;
	xor.b64  	%rd1240, %rd1239, %rd1237;
	shf.r.wrap.b32 	%r9191, %r8796, %r8795, 1;
	shf.r.wrap.b32 	%r9192, %r8795, %r8796, 1;
	mov.b64 	%rd1241, {%r9192, %r9191};
	shf.r.wrap.b32 	%r9193, %r8796, %r8795, 8;
	shf.r.wrap.b32 	%r9194, %r8795, %r8796, 8;
	mov.b64 	%rd1242, {%r9194, %r9193};
	shr.u64 	%rd1243, %rd653, 7;
	xor.b64  	%rd1244, %rd1241, %rd1243;
	xor.b64  	%rd1245, %rd1244, %rd1242;
	add.s64 	%rd1246, %rd1157, %rd640;
	add.s64 	%rd1247, %rd1246, %rd1240;
	add.s64 	%rd1248, %rd1247, %rd1245;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9195,%dummy}, %rd1235;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9196}, %rd1235;
	}
	shf.r.wrap.b32 	%r9197, %r9196, %r9195, 19;
	shf.r.wrap.b32 	%r9198, %r9195, %r9196, 19;
	mov.b64 	%rd1249, {%r9198, %r9197};
	shf.l.wrap.b32 	%r9199, %r9195, %r9196, 3;
	shf.l.wrap.b32 	%r9200, %r9196, %r9195, 3;
	mov.b64 	%rd1250, {%r9200, %r9199};
	shr.u64 	%rd1251, %rd1235, 6;
	xor.b64  	%rd1252, %rd1249, %rd1251;
	xor.b64  	%rd1253, %rd1252, %rd1250;
	shf.r.wrap.b32 	%r9201, %r8808, %r8807, 1;
	shf.r.wrap.b32 	%r9202, %r8807, %r8808, 1;
	mov.b64 	%rd1254, {%r9202, %r9201};
	shf.r.wrap.b32 	%r9203, %r8808, %r8807, 8;
	shf.r.wrap.b32 	%r9204, %r8807, %r8808, 8;
	mov.b64 	%rd1255, {%r9204, %r9203};
	shr.u64 	%rd1256, %rd666, 7;
	xor.b64  	%rd1257, %rd1254, %rd1256;
	xor.b64  	%rd1258, %rd1257, %rd1255;
	add.s64 	%rd1259, %rd1170, %rd653;
	add.s64 	%rd1260, %rd1259, %rd1253;
	add.s64 	%rd1261, %rd1260, %rd1258;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9205,%dummy}, %rd1248;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9206}, %rd1248;
	}
	shf.r.wrap.b32 	%r9207, %r9206, %r9205, 19;
	shf.r.wrap.b32 	%r9208, %r9205, %r9206, 19;
	mov.b64 	%rd1262, {%r9208, %r9207};
	shf.l.wrap.b32 	%r9209, %r9205, %r9206, 3;
	shf.l.wrap.b32 	%r9210, %r9206, %r9205, 3;
	mov.b64 	%rd1263, {%r9210, %r9209};
	shr.u64 	%rd1264, %rd1248, 6;
	xor.b64  	%rd1265, %rd1262, %rd1264;
	xor.b64  	%rd1266, %rd1265, %rd1263;
	shf.r.wrap.b32 	%r9211, %r8820, %r8819, 1;
	shf.r.wrap.b32 	%r9212, %r8819, %r8820, 1;
	mov.b64 	%rd1267, {%r9212, %r9211};
	shf.r.wrap.b32 	%r9213, %r8820, %r8819, 8;
	shf.r.wrap.b32 	%r9214, %r8819, %r8820, 8;
	mov.b64 	%rd1268, {%r9214, %r9213};
	shr.u64 	%rd1269, %rd679, 7;
	xor.b64  	%rd1270, %rd1267, %rd1269;
	xor.b64  	%rd1271, %rd1270, %rd1268;
	add.s64 	%rd1272, %rd1183, %rd666;
	add.s64 	%rd1273, %rd1272, %rd1266;
	add.s64 	%rd1274, %rd1273, %rd1271;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9215,%dummy}, %rd1261;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9216}, %rd1261;
	}
	shf.r.wrap.b32 	%r9217, %r9216, %r9215, 19;
	shf.r.wrap.b32 	%r9218, %r9215, %r9216, 19;
	mov.b64 	%rd1275, {%r9218, %r9217};
	shf.l.wrap.b32 	%r9219, %r9215, %r9216, 3;
	shf.l.wrap.b32 	%r9220, %r9216, %r9215, 3;
	mov.b64 	%rd1276, {%r9220, %r9219};
	shr.u64 	%rd1277, %rd1261, 6;
	xor.b64  	%rd1278, %rd1275, %rd1277;
	xor.b64  	%rd1279, %rd1278, %rd1276;
	shf.r.wrap.b32 	%r9221, %r8830, %r8829, 1;
	shf.r.wrap.b32 	%r9222, %r8829, %r8830, 1;
	mov.b64 	%rd1280, {%r9222, %r9221};
	shf.r.wrap.b32 	%r9223, %r8830, %r8829, 8;
	shf.r.wrap.b32 	%r9224, %r8829, %r8830, 8;
	mov.b64 	%rd1281, {%r9224, %r9223};
	shr.u64 	%rd1282, %rd692, 7;
	xor.b64  	%rd1283, %rd1280, %rd1282;
	xor.b64  	%rd1284, %rd1283, %rd1281;
	add.s64 	%rd1285, %rd1196, %rd679;
	add.s64 	%rd1286, %rd1285, %rd1279;
	add.s64 	%rd1287, %rd1286, %rd1284;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9225,%dummy}, %rd1274;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9226}, %rd1274;
	}
	shf.r.wrap.b32 	%r9227, %r9226, %r9225, 19;
	shf.r.wrap.b32 	%r9228, %r9225, %r9226, 19;
	mov.b64 	%rd1288, {%r9228, %r9227};
	shf.l.wrap.b32 	%r9229, %r9225, %r9226, 3;
	shf.l.wrap.b32 	%r9230, %r9226, %r9225, 3;
	mov.b64 	%rd1289, {%r9230, %r9229};
	shr.u64 	%rd1290, %rd1274, 6;
	xor.b64  	%rd1291, %rd1288, %rd1290;
	xor.b64  	%rd1292, %rd1291, %rd1289;
	shf.r.wrap.b32 	%r9231, %r8840, %r8839, 1;
	shf.r.wrap.b32 	%r9232, %r8839, %r8840, 1;
	mov.b64 	%rd1293, {%r9232, %r9231};
	shf.r.wrap.b32 	%r9233, %r8840, %r8839, 8;
	shf.r.wrap.b32 	%r9234, %r8839, %r8840, 8;
	mov.b64 	%rd1294, {%r9234, %r9233};
	shr.u64 	%rd1295, %rd705, 7;
	xor.b64  	%rd1296, %rd1293, %rd1295;
	xor.b64  	%rd1297, %rd1296, %rd1294;
	add.s64 	%rd1298, %rd1209, %rd692;
	add.s64 	%rd1299, %rd1298, %rd1292;
	add.s64 	%rd1300, %rd1299, %rd1297;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9235,%dummy}, %rd1287;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9236}, %rd1287;
	}
	shf.r.wrap.b32 	%r9237, %r9236, %r9235, 19;
	shf.r.wrap.b32 	%r9238, %r9235, %r9236, 19;
	mov.b64 	%rd1301, {%r9238, %r9237};
	shf.l.wrap.b32 	%r9239, %r9235, %r9236, 3;
	shf.l.wrap.b32 	%r9240, %r9236, %r9235, 3;
	mov.b64 	%rd1302, {%r9240, %r9239};
	shr.u64 	%rd1303, %rd1287, 6;
	xor.b64  	%rd1304, %rd1301, %rd1303;
	xor.b64  	%rd1305, %rd1304, %rd1302;
	shf.r.wrap.b32 	%r9241, %r9106, %r9105, 1;
	shf.r.wrap.b32 	%r9242, %r9105, %r9106, 1;
	mov.b64 	%rd1306, {%r9242, %r9241};
	shf.r.wrap.b32 	%r9243, %r9106, %r9105, 8;
	shf.r.wrap.b32 	%r9244, %r9105, %r9106, 8;
	mov.b64 	%rd1307, {%r9244, %r9243};
	shr.u64 	%rd1308, %rd718, 7;
	xor.b64  	%rd1309, %rd1306, %rd1308;
	xor.b64  	%rd1310, %rd1309, %rd1307;
	add.s64 	%rd1311, %rd1222, %rd705;
	add.s64 	%rd1312, %rd1311, %rd1305;
	add.s64 	%rd1313, %rd1312, %rd1310;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9245,%dummy}, %rd1300;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9246}, %rd1300;
	}
	shf.r.wrap.b32 	%r9247, %r9246, %r9245, 19;
	shf.r.wrap.b32 	%r9248, %r9245, %r9246, 19;
	mov.b64 	%rd1314, {%r9248, %r9247};
	shf.l.wrap.b32 	%r9249, %r9245, %r9246, 3;
	shf.l.wrap.b32 	%r9250, %r9246, %r9245, 3;
	mov.b64 	%rd1315, {%r9250, %r9249};
	shr.u64 	%rd1316, %rd1300, 6;
	xor.b64  	%rd1317, %rd1314, %rd1316;
	xor.b64  	%rd1318, %rd1317, %rd1315;
	shf.r.wrap.b32 	%r9251, %r9116, %r9115, 1;
	shf.r.wrap.b32 	%r9252, %r9115, %r9116, 1;
	mov.b64 	%rd1319, {%r9252, %r9251};
	shf.r.wrap.b32 	%r9253, %r9116, %r9115, 8;
	shf.r.wrap.b32 	%r9254, %r9115, %r9116, 8;
	mov.b64 	%rd1320, {%r9254, %r9253};
	shr.u64 	%rd1321, %rd731, 7;
	xor.b64  	%rd1322, %rd1319, %rd1321;
	xor.b64  	%rd1323, %rd1322, %rd1320;
	add.s64 	%rd1324, %rd1235, %rd718;
	add.s64 	%rd1325, %rd1324, %rd1318;
	add.s64 	%rd1326, %rd1325, %rd1323;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9255,%dummy}, %rd1313;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9256}, %rd1313;
	}
	shf.r.wrap.b32 	%r9257, %r9256, %r9255, 19;
	shf.r.wrap.b32 	%r9258, %r9255, %r9256, 19;
	mov.b64 	%rd1327, {%r9258, %r9257};
	shf.l.wrap.b32 	%r9259, %r9255, %r9256, 3;
	shf.l.wrap.b32 	%r9260, %r9256, %r9255, 3;
	mov.b64 	%rd1328, {%r9260, %r9259};
	shr.u64 	%rd1329, %rd1313, 6;
	xor.b64  	%rd1330, %rd1327, %rd1329;
	xor.b64  	%rd1331, %rd1330, %rd1328;
	shf.r.wrap.b32 	%r9261, %r9126, %r9125, 1;
	shf.r.wrap.b32 	%r9262, %r9125, %r9126, 1;
	mov.b64 	%rd1332, {%r9262, %r9261};
	shf.r.wrap.b32 	%r9263, %r9126, %r9125, 8;
	shf.r.wrap.b32 	%r9264, %r9125, %r9126, 8;
	mov.b64 	%rd1333, {%r9264, %r9263};
	shr.u64 	%rd1334, %rd1144, 7;
	xor.b64  	%rd1335, %rd1332, %rd1334;
	xor.b64  	%rd1336, %rd1335, %rd1333;
	add.s64 	%rd1337, %rd1248, %rd731;
	add.s64 	%rd1338, %rd1337, %rd1331;
	add.s64 	%rd1339, %rd1338, %rd1336;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9265,%dummy}, %rd1120;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9266}, %rd1120;
	}
	shf.r.wrap.b32 	%r9267, %r9266, %r9265, 14;
	shf.r.wrap.b32 	%r9268, %r9265, %r9266, 14;
	mov.b64 	%rd1340, {%r9268, %r9267};
	shf.r.wrap.b32 	%r9269, %r9266, %r9265, 18;
	shf.r.wrap.b32 	%r9270, %r9265, %r9266, 18;
	mov.b64 	%rd1341, {%r9270, %r9269};
	xor.b64  	%rd1342, %rd1341, %rd1340;
	shf.l.wrap.b32 	%r9271, %r9265, %r9266, 23;
	shf.l.wrap.b32 	%r9272, %r9266, %r9265, 23;
	mov.b64 	%rd1343, {%r9272, %r9271};
	xor.b64  	%rd1344, %rd1342, %rd1343;
	xor.b64  	%rd1345, %rd1095, %rd1070;
	and.b64  	%rd1346, %rd1120, %rd1345;
	xor.b64  	%rd1347, %rd1346, %rd1070;
	add.s64 	%rd1348, %rd1347, %rd1045;
	add.s64 	%rd1349, %rd1348, %rd1144;
	add.s64 	%rd1351, %rd1349, %rd34;
	add.s64 	%rd1352, %rd1351, %rd1344;
	add.s64 	%rd1353, %rd1352, %rd1056;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9273,%dummy}, %rd1131;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9274}, %rd1131;
	}
	shf.r.wrap.b32 	%r9275, %r9274, %r9273, 28;
	shf.r.wrap.b32 	%r9276, %r9273, %r9274, 28;
	mov.b64 	%rd1354, {%r9276, %r9275};
	shf.l.wrap.b32 	%r9277, %r9273, %r9274, 30;
	shf.l.wrap.b32 	%r9278, %r9274, %r9273, 30;
	mov.b64 	%rd1355, {%r9278, %r9277};
	xor.b64  	%rd1356, %rd1355, %rd1354;
	shf.l.wrap.b32 	%r9279, %r9273, %r9274, 25;
	shf.l.wrap.b32 	%r9280, %r9274, %r9273, 25;
	mov.b64 	%rd1357, {%r9280, %r9279};
	xor.b64  	%rd1358, %rd1356, %rd1357;
	xor.b64  	%rd1359, %rd1131, %rd1081;
	xor.b64  	%rd1360, %rd1131, %rd1106;
	and.b64  	%rd1361, %rd1360, %rd1359;
	xor.b64  	%rd1362, %rd1361, %rd1131;
	add.s64 	%rd1363, %rd1352, %rd1362;
	add.s64 	%rd1364, %rd1363, %rd1358;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9281,%dummy}, %rd1353;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9282}, %rd1353;
	}
	shf.r.wrap.b32 	%r9283, %r9282, %r9281, 14;
	shf.r.wrap.b32 	%r9284, %r9281, %r9282, 14;
	mov.b64 	%rd1365, {%r9284, %r9283};
	shf.r.wrap.b32 	%r9285, %r9282, %r9281, 18;
	shf.r.wrap.b32 	%r9286, %r9281, %r9282, 18;
	mov.b64 	%rd1366, {%r9286, %r9285};
	xor.b64  	%rd1367, %rd1366, %rd1365;
	shf.l.wrap.b32 	%r9287, %r9281, %r9282, 23;
	shf.l.wrap.b32 	%r9288, %r9282, %r9281, 23;
	mov.b64 	%rd1368, {%r9288, %r9287};
	xor.b64  	%rd1369, %rd1367, %rd1368;
	xor.b64  	%rd1370, %rd1120, %rd1095;
	and.b64  	%rd1371, %rd1353, %rd1370;
	xor.b64  	%rd1372, %rd1371, %rd1095;
	add.s64 	%rd1373, %rd1157, %rd1070;
	add.s64 	%rd1375, %rd1373, %rd35;
	add.s64 	%rd1376, %rd1375, %rd1372;
	add.s64 	%rd1377, %rd1376, %rd1369;
	add.s64 	%rd1378, %rd1377, %rd1081;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9289,%dummy}, %rd1364;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9290}, %rd1364;
	}
	shf.r.wrap.b32 	%r9291, %r9290, %r9289, 28;
	shf.r.wrap.b32 	%r9292, %r9289, %r9290, 28;
	mov.b64 	%rd1379, {%r9292, %r9291};
	shf.l.wrap.b32 	%r9293, %r9289, %r9290, 30;
	shf.l.wrap.b32 	%r9294, %r9290, %r9289, 30;
	mov.b64 	%rd1380, {%r9294, %r9293};
	xor.b64  	%rd1381, %rd1380, %rd1379;
	shf.l.wrap.b32 	%r9295, %r9289, %r9290, 25;
	shf.l.wrap.b32 	%r9296, %r9290, %r9289, 25;
	mov.b64 	%rd1382, {%r9296, %r9295};
	xor.b64  	%rd1383, %rd1381, %rd1382;
	xor.b64  	%rd1384, %rd1364, %rd1106;
	xor.b64  	%rd1385, %rd1364, %rd1131;
	and.b64  	%rd1386, %rd1385, %rd1384;
	xor.b64  	%rd1387, %rd1386, %rd1364;
	add.s64 	%rd1388, %rd1377, %rd1387;
	add.s64 	%rd1389, %rd1388, %rd1383;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9297,%dummy}, %rd1378;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9298}, %rd1378;
	}
	shf.r.wrap.b32 	%r9299, %r9298, %r9297, 14;
	shf.r.wrap.b32 	%r9300, %r9297, %r9298, 14;
	mov.b64 	%rd1390, {%r9300, %r9299};
	shf.r.wrap.b32 	%r9301, %r9298, %r9297, 18;
	shf.r.wrap.b32 	%r9302, %r9297, %r9298, 18;
	mov.b64 	%rd1391, {%r9302, %r9301};
	xor.b64  	%rd1392, %rd1391, %rd1390;
	shf.l.wrap.b32 	%r9303, %r9297, %r9298, 23;
	shf.l.wrap.b32 	%r9304, %r9298, %r9297, 23;
	mov.b64 	%rd1393, {%r9304, %r9303};
	xor.b64  	%rd1394, %rd1392, %rd1393;
	xor.b64  	%rd1395, %rd1353, %rd1120;
	and.b64  	%rd1396, %rd1378, %rd1395;
	xor.b64  	%rd1397, %rd1396, %rd1120;
	add.s64 	%rd1398, %rd1170, %rd1095;
	add.s64 	%rd1400, %rd1398, %rd36;
	add.s64 	%rd1401, %rd1400, %rd1397;
	add.s64 	%rd1402, %rd1401, %rd1394;
	add.s64 	%rd1403, %rd1402, %rd1106;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9305,%dummy}, %rd1389;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9306}, %rd1389;
	}
	shf.r.wrap.b32 	%r9307, %r9306, %r9305, 28;
	shf.r.wrap.b32 	%r9308, %r9305, %r9306, 28;
	mov.b64 	%rd1404, {%r9308, %r9307};
	shf.l.wrap.b32 	%r9309, %r9305, %r9306, 30;
	shf.l.wrap.b32 	%r9310, %r9306, %r9305, 30;
	mov.b64 	%rd1405, {%r9310, %r9309};
	xor.b64  	%rd1406, %rd1405, %rd1404;
	shf.l.wrap.b32 	%r9311, %r9305, %r9306, 25;
	shf.l.wrap.b32 	%r9312, %r9306, %r9305, 25;
	mov.b64 	%rd1407, {%r9312, %r9311};
	xor.b64  	%rd1408, %rd1406, %rd1407;
	xor.b64  	%rd1409, %rd1389, %rd1131;
	xor.b64  	%rd1410, %rd1389, %rd1364;
	and.b64  	%rd1411, %rd1410, %rd1409;
	xor.b64  	%rd1412, %rd1411, %rd1389;
	add.s64 	%rd1413, %rd1402, %rd1412;
	add.s64 	%rd1414, %rd1413, %rd1408;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9313,%dummy}, %rd1403;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9314}, %rd1403;
	}
	shf.r.wrap.b32 	%r9315, %r9314, %r9313, 14;
	shf.r.wrap.b32 	%r9316, %r9313, %r9314, 14;
	mov.b64 	%rd1415, {%r9316, %r9315};
	shf.r.wrap.b32 	%r9317, %r9314, %r9313, 18;
	shf.r.wrap.b32 	%r9318, %r9313, %r9314, 18;
	mov.b64 	%rd1416, {%r9318, %r9317};
	xor.b64  	%rd1417, %rd1416, %rd1415;
	shf.l.wrap.b32 	%r9319, %r9313, %r9314, 23;
	shf.l.wrap.b32 	%r9320, %r9314, %r9313, 23;
	mov.b64 	%rd1418, {%r9320, %r9319};
	xor.b64  	%rd1419, %rd1417, %rd1418;
	xor.b64  	%rd1420, %rd1378, %rd1353;
	and.b64  	%rd1421, %rd1403, %rd1420;
	xor.b64  	%rd1422, %rd1421, %rd1353;
	add.s64 	%rd1423, %rd1183, %rd1120;
	add.s64 	%rd1425, %rd1423, %rd37;
	add.s64 	%rd1426, %rd1425, %rd1422;
	add.s64 	%rd1427, %rd1426, %rd1419;
	add.s64 	%rd1428, %rd1427, %rd1131;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9321,%dummy}, %rd1414;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9322}, %rd1414;
	}
	shf.r.wrap.b32 	%r9323, %r9322, %r9321, 28;
	shf.r.wrap.b32 	%r9324, %r9321, %r9322, 28;
	mov.b64 	%rd1429, {%r9324, %r9323};
	shf.l.wrap.b32 	%r9325, %r9321, %r9322, 30;
	shf.l.wrap.b32 	%r9326, %r9322, %r9321, 30;
	mov.b64 	%rd1430, {%r9326, %r9325};
	xor.b64  	%rd1431, %rd1430, %rd1429;
	shf.l.wrap.b32 	%r9327, %r9321, %r9322, 25;
	shf.l.wrap.b32 	%r9328, %r9322, %r9321, 25;
	mov.b64 	%rd1432, {%r9328, %r9327};
	xor.b64  	%rd1433, %rd1431, %rd1432;
	xor.b64  	%rd1434, %rd1414, %rd1364;
	xor.b64  	%rd1435, %rd1414, %rd1389;
	and.b64  	%rd1436, %rd1435, %rd1434;
	xor.b64  	%rd1437, %rd1436, %rd1414;
	add.s64 	%rd1438, %rd1427, %rd1437;
	add.s64 	%rd1439, %rd1438, %rd1433;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9329,%dummy}, %rd1428;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9330}, %rd1428;
	}
	shf.r.wrap.b32 	%r9331, %r9330, %r9329, 14;
	shf.r.wrap.b32 	%r9332, %r9329, %r9330, 14;
	mov.b64 	%rd1440, {%r9332, %r9331};
	shf.r.wrap.b32 	%r9333, %r9330, %r9329, 18;
	shf.r.wrap.b32 	%r9334, %r9329, %r9330, 18;
	mov.b64 	%rd1441, {%r9334, %r9333};
	xor.b64  	%rd1442, %rd1441, %rd1440;
	shf.l.wrap.b32 	%r9335, %r9329, %r9330, 23;
	shf.l.wrap.b32 	%r9336, %r9330, %r9329, 23;
	mov.b64 	%rd1443, {%r9336, %r9335};
	xor.b64  	%rd1444, %rd1442, %rd1443;
	xor.b64  	%rd1445, %rd1403, %rd1378;
	and.b64  	%rd1446, %rd1428, %rd1445;
	xor.b64  	%rd1447, %rd1446, %rd1378;
	add.s64 	%rd1448, %rd1353, %rd1196;
	add.s64 	%rd1450, %rd1448, %rd38;
	add.s64 	%rd1451, %rd1450, %rd1447;
	add.s64 	%rd1452, %rd1451, %rd1444;
	add.s64 	%rd1453, %rd1452, %rd1364;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9337,%dummy}, %rd1439;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9338}, %rd1439;
	}
	shf.r.wrap.b32 	%r9339, %r9338, %r9337, 28;
	shf.r.wrap.b32 	%r9340, %r9337, %r9338, 28;
	mov.b64 	%rd1454, {%r9340, %r9339};
	shf.l.wrap.b32 	%r9341, %r9337, %r9338, 30;
	shf.l.wrap.b32 	%r9342, %r9338, %r9337, 30;
	mov.b64 	%rd1455, {%r9342, %r9341};
	xor.b64  	%rd1456, %rd1455, %rd1454;
	shf.l.wrap.b32 	%r9343, %r9337, %r9338, 25;
	shf.l.wrap.b32 	%r9344, %r9338, %r9337, 25;
	mov.b64 	%rd1457, {%r9344, %r9343};
	xor.b64  	%rd1458, %rd1456, %rd1457;
	xor.b64  	%rd1459, %rd1439, %rd1389;
	xor.b64  	%rd1460, %rd1439, %rd1414;
	and.b64  	%rd1461, %rd1460, %rd1459;
	xor.b64  	%rd1462, %rd1461, %rd1439;
	add.s64 	%rd1463, %rd1452, %rd1462;
	add.s64 	%rd1464, %rd1463, %rd1458;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9345,%dummy}, %rd1453;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9346}, %rd1453;
	}
	shf.r.wrap.b32 	%r9347, %r9346, %r9345, 14;
	shf.r.wrap.b32 	%r9348, %r9345, %r9346, 14;
	mov.b64 	%rd1465, {%r9348, %r9347};
	shf.r.wrap.b32 	%r9349, %r9346, %r9345, 18;
	shf.r.wrap.b32 	%r9350, %r9345, %r9346, 18;
	mov.b64 	%rd1466, {%r9350, %r9349};
	xor.b64  	%rd1467, %rd1466, %rd1465;
	shf.l.wrap.b32 	%r9351, %r9345, %r9346, 23;
	shf.l.wrap.b32 	%r9352, %r9346, %r9345, 23;
	mov.b64 	%rd1468, {%r9352, %r9351};
	xor.b64  	%rd1469, %rd1467, %rd1468;
	xor.b64  	%rd1470, %rd1428, %rd1403;
	and.b64  	%rd1471, %rd1453, %rd1470;
	xor.b64  	%rd1472, %rd1471, %rd1403;
	add.s64 	%rd1473, %rd1378, %rd1209;
	add.s64 	%rd1475, %rd1473, %rd39;
	add.s64 	%rd1476, %rd1475, %rd1472;
	add.s64 	%rd1477, %rd1476, %rd1469;
	add.s64 	%rd1478, %rd1477, %rd1389;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9353,%dummy}, %rd1464;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9354}, %rd1464;
	}
	shf.r.wrap.b32 	%r9355, %r9354, %r9353, 28;
	shf.r.wrap.b32 	%r9356, %r9353, %r9354, 28;
	mov.b64 	%rd1479, {%r9356, %r9355};
	shf.l.wrap.b32 	%r9357, %r9353, %r9354, 30;
	shf.l.wrap.b32 	%r9358, %r9354, %r9353, 30;
	mov.b64 	%rd1480, {%r9358, %r9357};
	xor.b64  	%rd1481, %rd1480, %rd1479;
	shf.l.wrap.b32 	%r9359, %r9353, %r9354, 25;
	shf.l.wrap.b32 	%r9360, %r9354, %r9353, 25;
	mov.b64 	%rd1482, {%r9360, %r9359};
	xor.b64  	%rd1483, %rd1481, %rd1482;
	xor.b64  	%rd1484, %rd1464, %rd1414;
	xor.b64  	%rd1485, %rd1464, %rd1439;
	and.b64  	%rd1486, %rd1485, %rd1484;
	xor.b64  	%rd1487, %rd1486, %rd1464;
	add.s64 	%rd1488, %rd1477, %rd1487;
	add.s64 	%rd1489, %rd1488, %rd1483;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9361,%dummy}, %rd1478;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9362}, %rd1478;
	}
	shf.r.wrap.b32 	%r9363, %r9362, %r9361, 14;
	shf.r.wrap.b32 	%r9364, %r9361, %r9362, 14;
	mov.b64 	%rd1490, {%r9364, %r9363};
	shf.r.wrap.b32 	%r9365, %r9362, %r9361, 18;
	shf.r.wrap.b32 	%r9366, %r9361, %r9362, 18;
	mov.b64 	%rd1491, {%r9366, %r9365};
	xor.b64  	%rd1492, %rd1491, %rd1490;
	shf.l.wrap.b32 	%r9367, %r9361, %r9362, 23;
	shf.l.wrap.b32 	%r9368, %r9362, %r9361, 23;
	mov.b64 	%rd1493, {%r9368, %r9367};
	xor.b64  	%rd1494, %rd1492, %rd1493;
	xor.b64  	%rd1495, %rd1453, %rd1428;
	and.b64  	%rd1496, %rd1478, %rd1495;
	xor.b64  	%rd1497, %rd1496, %rd1428;
	add.s64 	%rd1498, %rd1403, %rd1222;
	add.s64 	%rd1500, %rd1498, %rd40;
	add.s64 	%rd1501, %rd1500, %rd1497;
	add.s64 	%rd1502, %rd1501, %rd1494;
	add.s64 	%rd1503, %rd1502, %rd1414;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9369,%dummy}, %rd1489;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9370}, %rd1489;
	}
	shf.r.wrap.b32 	%r9371, %r9370, %r9369, 28;
	shf.r.wrap.b32 	%r9372, %r9369, %r9370, 28;
	mov.b64 	%rd1504, {%r9372, %r9371};
	shf.l.wrap.b32 	%r9373, %r9369, %r9370, 30;
	shf.l.wrap.b32 	%r9374, %r9370, %r9369, 30;
	mov.b64 	%rd1505, {%r9374, %r9373};
	xor.b64  	%rd1506, %rd1505, %rd1504;
	shf.l.wrap.b32 	%r9375, %r9369, %r9370, 25;
	shf.l.wrap.b32 	%r9376, %r9370, %r9369, 25;
	mov.b64 	%rd1507, {%r9376, %r9375};
	xor.b64  	%rd1508, %rd1506, %rd1507;
	xor.b64  	%rd1509, %rd1489, %rd1439;
	xor.b64  	%rd1510, %rd1489, %rd1464;
	and.b64  	%rd1511, %rd1510, %rd1509;
	xor.b64  	%rd1512, %rd1511, %rd1489;
	add.s64 	%rd1513, %rd1502, %rd1512;
	add.s64 	%rd1514, %rd1513, %rd1508;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9377,%dummy}, %rd1503;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9378}, %rd1503;
	}
	shf.r.wrap.b32 	%r9379, %r9378, %r9377, 14;
	shf.r.wrap.b32 	%r9380, %r9377, %r9378, 14;
	mov.b64 	%rd1515, {%r9380, %r9379};
	shf.r.wrap.b32 	%r9381, %r9378, %r9377, 18;
	shf.r.wrap.b32 	%r9382, %r9377, %r9378, 18;
	mov.b64 	%rd1516, {%r9382, %r9381};
	xor.b64  	%rd1517, %rd1516, %rd1515;
	shf.l.wrap.b32 	%r9383, %r9377, %r9378, 23;
	shf.l.wrap.b32 	%r9384, %r9378, %r9377, 23;
	mov.b64 	%rd1518, {%r9384, %r9383};
	xor.b64  	%rd1519, %rd1517, %rd1518;
	xor.b64  	%rd1520, %rd1478, %rd1453;
	and.b64  	%rd1521, %rd1503, %rd1520;
	xor.b64  	%rd1522, %rd1521, %rd1453;
	add.s64 	%rd1523, %rd1428, %rd1235;
	add.s64 	%rd1525, %rd1523, %rd41;
	add.s64 	%rd1526, %rd1525, %rd1522;
	add.s64 	%rd1527, %rd1526, %rd1519;
	add.s64 	%rd1528, %rd1527, %rd1439;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9385,%dummy}, %rd1514;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9386}, %rd1514;
	}
	shf.r.wrap.b32 	%r9387, %r9386, %r9385, 28;
	shf.r.wrap.b32 	%r9388, %r9385, %r9386, 28;
	mov.b64 	%rd1529, {%r9388, %r9387};
	shf.l.wrap.b32 	%r9389, %r9385, %r9386, 30;
	shf.l.wrap.b32 	%r9390, %r9386, %r9385, 30;
	mov.b64 	%rd1530, {%r9390, %r9389};
	xor.b64  	%rd1531, %rd1530, %rd1529;
	shf.l.wrap.b32 	%r9391, %r9385, %r9386, 25;
	shf.l.wrap.b32 	%r9392, %r9386, %r9385, 25;
	mov.b64 	%rd1532, {%r9392, %r9391};
	xor.b64  	%rd1533, %rd1531, %rd1532;
	xor.b64  	%rd1534, %rd1514, %rd1464;
	xor.b64  	%rd1535, %rd1514, %rd1489;
	and.b64  	%rd1536, %rd1535, %rd1534;
	xor.b64  	%rd1537, %rd1536, %rd1514;
	add.s64 	%rd1538, %rd1527, %rd1537;
	add.s64 	%rd1539, %rd1538, %rd1533;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9393,%dummy}, %rd1528;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9394}, %rd1528;
	}
	shf.r.wrap.b32 	%r9395, %r9394, %r9393, 14;
	shf.r.wrap.b32 	%r9396, %r9393, %r9394, 14;
	mov.b64 	%rd1540, {%r9396, %r9395};
	shf.r.wrap.b32 	%r9397, %r9394, %r9393, 18;
	shf.r.wrap.b32 	%r9398, %r9393, %r9394, 18;
	mov.b64 	%rd1541, {%r9398, %r9397};
	xor.b64  	%rd1542, %rd1541, %rd1540;
	shf.l.wrap.b32 	%r9399, %r9393, %r9394, 23;
	shf.l.wrap.b32 	%r9400, %r9394, %r9393, 23;
	mov.b64 	%rd1543, {%r9400, %r9399};
	xor.b64  	%rd1544, %rd1542, %rd1543;
	xor.b64  	%rd1545, %rd1503, %rd1478;
	and.b64  	%rd1546, %rd1528, %rd1545;
	xor.b64  	%rd1547, %rd1546, %rd1478;
	add.s64 	%rd1548, %rd1453, %rd1248;
	add.s64 	%rd1550, %rd1548, %rd42;
	add.s64 	%rd1551, %rd1550, %rd1547;
	add.s64 	%rd1552, %rd1551, %rd1544;
	add.s64 	%rd1553, %rd1552, %rd1464;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9401,%dummy}, %rd1539;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9402}, %rd1539;
	}
	shf.r.wrap.b32 	%r9403, %r9402, %r9401, 28;
	shf.r.wrap.b32 	%r9404, %r9401, %r9402, 28;
	mov.b64 	%rd1554, {%r9404, %r9403};
	shf.l.wrap.b32 	%r9405, %r9401, %r9402, 30;
	shf.l.wrap.b32 	%r9406, %r9402, %r9401, 30;
	mov.b64 	%rd1555, {%r9406, %r9405};
	xor.b64  	%rd1556, %rd1555, %rd1554;
	shf.l.wrap.b32 	%r9407, %r9401, %r9402, 25;
	shf.l.wrap.b32 	%r9408, %r9402, %r9401, 25;
	mov.b64 	%rd1557, {%r9408, %r9407};
	xor.b64  	%rd1558, %rd1556, %rd1557;
	xor.b64  	%rd1559, %rd1539, %rd1489;
	xor.b64  	%rd1560, %rd1539, %rd1514;
	and.b64  	%rd1561, %rd1560, %rd1559;
	xor.b64  	%rd1562, %rd1561, %rd1539;
	add.s64 	%rd1563, %rd1552, %rd1562;
	add.s64 	%rd1564, %rd1563, %rd1558;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9409,%dummy}, %rd1553;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9410}, %rd1553;
	}
	shf.r.wrap.b32 	%r9411, %r9410, %r9409, 14;
	shf.r.wrap.b32 	%r9412, %r9409, %r9410, 14;
	mov.b64 	%rd1565, {%r9412, %r9411};
	shf.r.wrap.b32 	%r9413, %r9410, %r9409, 18;
	shf.r.wrap.b32 	%r9414, %r9409, %r9410, 18;
	mov.b64 	%rd1566, {%r9414, %r9413};
	xor.b64  	%rd1567, %rd1566, %rd1565;
	shf.l.wrap.b32 	%r9415, %r9409, %r9410, 23;
	shf.l.wrap.b32 	%r9416, %r9410, %r9409, 23;
	mov.b64 	%rd1568, {%r9416, %r9415};
	xor.b64  	%rd1569, %rd1567, %rd1568;
	xor.b64  	%rd1570, %rd1528, %rd1503;
	and.b64  	%rd1571, %rd1553, %rd1570;
	xor.b64  	%rd1572, %rd1571, %rd1503;
	add.s64 	%rd1573, %rd1478, %rd1261;
	add.s64 	%rd1575, %rd1573, %rd43;
	add.s64 	%rd1576, %rd1575, %rd1572;
	add.s64 	%rd1577, %rd1576, %rd1569;
	add.s64 	%rd1578, %rd1577, %rd1489;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9417,%dummy}, %rd1564;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9418}, %rd1564;
	}
	shf.r.wrap.b32 	%r9419, %r9418, %r9417, 28;
	shf.r.wrap.b32 	%r9420, %r9417, %r9418, 28;
	mov.b64 	%rd1579, {%r9420, %r9419};
	shf.l.wrap.b32 	%r9421, %r9417, %r9418, 30;
	shf.l.wrap.b32 	%r9422, %r9418, %r9417, 30;
	mov.b64 	%rd1580, {%r9422, %r9421};
	xor.b64  	%rd1581, %rd1580, %rd1579;
	shf.l.wrap.b32 	%r9423, %r9417, %r9418, 25;
	shf.l.wrap.b32 	%r9424, %r9418, %r9417, 25;
	mov.b64 	%rd1582, {%r9424, %r9423};
	xor.b64  	%rd1583, %rd1581, %rd1582;
	xor.b64  	%rd1584, %rd1564, %rd1514;
	xor.b64  	%rd1585, %rd1564, %rd1539;
	and.b64  	%rd1586, %rd1585, %rd1584;
	xor.b64  	%rd1587, %rd1586, %rd1564;
	add.s64 	%rd1588, %rd1577, %rd1587;
	add.s64 	%rd1589, %rd1588, %rd1583;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9425,%dummy}, %rd1578;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9426}, %rd1578;
	}
	shf.r.wrap.b32 	%r9427, %r9426, %r9425, 14;
	shf.r.wrap.b32 	%r9428, %r9425, %r9426, 14;
	mov.b64 	%rd1590, {%r9428, %r9427};
	shf.r.wrap.b32 	%r9429, %r9426, %r9425, 18;
	shf.r.wrap.b32 	%r9430, %r9425, %r9426, 18;
	mov.b64 	%rd1591, {%r9430, %r9429};
	xor.b64  	%rd1592, %rd1591, %rd1590;
	shf.l.wrap.b32 	%r9431, %r9425, %r9426, 23;
	shf.l.wrap.b32 	%r9432, %r9426, %r9425, 23;
	mov.b64 	%rd1593, {%r9432, %r9431};
	xor.b64  	%rd1594, %rd1592, %rd1593;
	xor.b64  	%rd1595, %rd1553, %rd1528;
	and.b64  	%rd1596, %rd1578, %rd1595;
	xor.b64  	%rd1597, %rd1596, %rd1528;
	add.s64 	%rd1598, %rd1503, %rd1274;
	add.s64 	%rd1600, %rd1598, %rd44;
	add.s64 	%rd1601, %rd1600, %rd1597;
	add.s64 	%rd1602, %rd1601, %rd1594;
	add.s64 	%rd1603, %rd1602, %rd1514;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9433,%dummy}, %rd1589;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9434}, %rd1589;
	}
	shf.r.wrap.b32 	%r9435, %r9434, %r9433, 28;
	shf.r.wrap.b32 	%r9436, %r9433, %r9434, 28;
	mov.b64 	%rd1604, {%r9436, %r9435};
	shf.l.wrap.b32 	%r9437, %r9433, %r9434, 30;
	shf.l.wrap.b32 	%r9438, %r9434, %r9433, 30;
	mov.b64 	%rd1605, {%r9438, %r9437};
	xor.b64  	%rd1606, %rd1605, %rd1604;
	shf.l.wrap.b32 	%r9439, %r9433, %r9434, 25;
	shf.l.wrap.b32 	%r9440, %r9434, %r9433, 25;
	mov.b64 	%rd1607, {%r9440, %r9439};
	xor.b64  	%rd1608, %rd1606, %rd1607;
	xor.b64  	%rd1609, %rd1589, %rd1539;
	xor.b64  	%rd1610, %rd1589, %rd1564;
	and.b64  	%rd1611, %rd1610, %rd1609;
	xor.b64  	%rd1612, %rd1611, %rd1589;
	add.s64 	%rd1613, %rd1602, %rd1612;
	add.s64 	%rd1614, %rd1613, %rd1608;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9441,%dummy}, %rd1603;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9442}, %rd1603;
	}
	shf.r.wrap.b32 	%r9443, %r9442, %r9441, 14;
	shf.r.wrap.b32 	%r9444, %r9441, %r9442, 14;
	mov.b64 	%rd1615, {%r9444, %r9443};
	shf.r.wrap.b32 	%r9445, %r9442, %r9441, 18;
	shf.r.wrap.b32 	%r9446, %r9441, %r9442, 18;
	mov.b64 	%rd1616, {%r9446, %r9445};
	xor.b64  	%rd1617, %rd1616, %rd1615;
	shf.l.wrap.b32 	%r9447, %r9441, %r9442, 23;
	shf.l.wrap.b32 	%r9448, %r9442, %r9441, 23;
	mov.b64 	%rd1618, {%r9448, %r9447};
	xor.b64  	%rd1619, %rd1617, %rd1618;
	xor.b64  	%rd1620, %rd1578, %rd1553;
	and.b64  	%rd1621, %rd1603, %rd1620;
	xor.b64  	%rd1622, %rd1621, %rd1553;
	add.s64 	%rd1623, %rd1528, %rd1287;
	add.s64 	%rd1625, %rd1623, %rd45;
	add.s64 	%rd1626, %rd1625, %rd1622;
	add.s64 	%rd1627, %rd1626, %rd1619;
	add.s64 	%rd1628, %rd1627, %rd1539;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9449,%dummy}, %rd1614;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9450}, %rd1614;
	}
	shf.r.wrap.b32 	%r9451, %r9450, %r9449, 28;
	shf.r.wrap.b32 	%r9452, %r9449, %r9450, 28;
	mov.b64 	%rd1629, {%r9452, %r9451};
	shf.l.wrap.b32 	%r9453, %r9449, %r9450, 30;
	shf.l.wrap.b32 	%r9454, %r9450, %r9449, 30;
	mov.b64 	%rd1630, {%r9454, %r9453};
	xor.b64  	%rd1631, %rd1630, %rd1629;
	shf.l.wrap.b32 	%r9455, %r9449, %r9450, 25;
	shf.l.wrap.b32 	%r9456, %r9450, %r9449, 25;
	mov.b64 	%rd1632, {%r9456, %r9455};
	xor.b64  	%rd1633, %rd1631, %rd1632;
	xor.b64  	%rd1634, %rd1614, %rd1564;
	xor.b64  	%rd1635, %rd1614, %rd1589;
	and.b64  	%rd1636, %rd1635, %rd1634;
	xor.b64  	%rd1637, %rd1636, %rd1614;
	add.s64 	%rd1638, %rd1627, %rd1637;
	add.s64 	%rd1639, %rd1638, %rd1633;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9457,%dummy}, %rd1628;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9458}, %rd1628;
	}
	shf.r.wrap.b32 	%r9459, %r9458, %r9457, 14;
	shf.r.wrap.b32 	%r9460, %r9457, %r9458, 14;
	mov.b64 	%rd1640, {%r9460, %r9459};
	shf.r.wrap.b32 	%r9461, %r9458, %r9457, 18;
	shf.r.wrap.b32 	%r9462, %r9457, %r9458, 18;
	mov.b64 	%rd1641, {%r9462, %r9461};
	xor.b64  	%rd1642, %rd1641, %rd1640;
	shf.l.wrap.b32 	%r9463, %r9457, %r9458, 23;
	shf.l.wrap.b32 	%r9464, %r9458, %r9457, 23;
	mov.b64 	%rd1643, {%r9464, %r9463};
	xor.b64  	%rd1644, %rd1642, %rd1643;
	xor.b64  	%rd1645, %rd1603, %rd1578;
	and.b64  	%rd1646, %rd1628, %rd1645;
	xor.b64  	%rd1647, %rd1646, %rd1578;
	add.s64 	%rd1648, %rd1553, %rd1300;
	add.s64 	%rd1650, %rd1648, %rd46;
	add.s64 	%rd1651, %rd1650, %rd1647;
	add.s64 	%rd1652, %rd1651, %rd1644;
	add.s64 	%rd1653, %rd1652, %rd1564;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9465,%dummy}, %rd1639;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9466}, %rd1639;
	}
	shf.r.wrap.b32 	%r9467, %r9466, %r9465, 28;
	shf.r.wrap.b32 	%r9468, %r9465, %r9466, 28;
	mov.b64 	%rd1654, {%r9468, %r9467};
	shf.l.wrap.b32 	%r9469, %r9465, %r9466, 30;
	shf.l.wrap.b32 	%r9470, %r9466, %r9465, 30;
	mov.b64 	%rd1655, {%r9470, %r9469};
	xor.b64  	%rd1656, %rd1655, %rd1654;
	shf.l.wrap.b32 	%r9471, %r9465, %r9466, 25;
	shf.l.wrap.b32 	%r9472, %r9466, %r9465, 25;
	mov.b64 	%rd1657, {%r9472, %r9471};
	xor.b64  	%rd1658, %rd1656, %rd1657;
	xor.b64  	%rd1659, %rd1639, %rd1589;
	xor.b64  	%rd1660, %rd1639, %rd1614;
	and.b64  	%rd1661, %rd1660, %rd1659;
	xor.b64  	%rd1662, %rd1661, %rd1639;
	add.s64 	%rd1663, %rd1652, %rd1662;
	add.s64 	%rd1664, %rd1663, %rd1658;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9473,%dummy}, %rd1653;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9474}, %rd1653;
	}
	shf.r.wrap.b32 	%r9475, %r9474, %r9473, 14;
	shf.r.wrap.b32 	%r9476, %r9473, %r9474, 14;
	mov.b64 	%rd1665, {%r9476, %r9475};
	shf.r.wrap.b32 	%r9477, %r9474, %r9473, 18;
	shf.r.wrap.b32 	%r9478, %r9473, %r9474, 18;
	mov.b64 	%rd1666, {%r9478, %r9477};
	xor.b64  	%rd1667, %rd1666, %rd1665;
	shf.l.wrap.b32 	%r9479, %r9473, %r9474, 23;
	shf.l.wrap.b32 	%r9480, %r9474, %r9473, 23;
	mov.b64 	%rd1668, {%r9480, %r9479};
	xor.b64  	%rd1669, %rd1667, %rd1668;
	xor.b64  	%rd1670, %rd1628, %rd1603;
	and.b64  	%rd1671, %rd1653, %rd1670;
	xor.b64  	%rd1672, %rd1671, %rd1603;
	add.s64 	%rd1673, %rd1578, %rd1313;
	add.s64 	%rd1675, %rd1673, %rd47;
	add.s64 	%rd1676, %rd1675, %rd1672;
	add.s64 	%rd1677, %rd1676, %rd1669;
	add.s64 	%rd1678, %rd1677, %rd1589;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9481,%dummy}, %rd1664;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9482}, %rd1664;
	}
	shf.r.wrap.b32 	%r9483, %r9482, %r9481, 28;
	shf.r.wrap.b32 	%r9484, %r9481, %r9482, 28;
	mov.b64 	%rd1679, {%r9484, %r9483};
	shf.l.wrap.b32 	%r9485, %r9481, %r9482, 30;
	shf.l.wrap.b32 	%r9486, %r9482, %r9481, 30;
	mov.b64 	%rd1680, {%r9486, %r9485};
	xor.b64  	%rd1681, %rd1680, %rd1679;
	shf.l.wrap.b32 	%r9487, %r9481, %r9482, 25;
	shf.l.wrap.b32 	%r9488, %r9482, %r9481, 25;
	mov.b64 	%rd1682, {%r9488, %r9487};
	xor.b64  	%rd1683, %rd1681, %rd1682;
	xor.b64  	%rd1684, %rd1664, %rd1614;
	xor.b64  	%rd1685, %rd1664, %rd1639;
	and.b64  	%rd1686, %rd1685, %rd1684;
	xor.b64  	%rd1687, %rd1686, %rd1664;
	add.s64 	%rd1688, %rd1677, %rd1687;
	add.s64 	%rd1689, %rd1688, %rd1683;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9489,%dummy}, %rd1678;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9490}, %rd1678;
	}
	shf.r.wrap.b32 	%r9491, %r9490, %r9489, 14;
	shf.r.wrap.b32 	%r9492, %r9489, %r9490, 14;
	mov.b64 	%rd1690, {%r9492, %r9491};
	shf.r.wrap.b32 	%r9493, %r9490, %r9489, 18;
	shf.r.wrap.b32 	%r9494, %r9489, %r9490, 18;
	mov.b64 	%rd1691, {%r9494, %r9493};
	xor.b64  	%rd1692, %rd1691, %rd1690;
	shf.l.wrap.b32 	%r9495, %r9489, %r9490, 23;
	shf.l.wrap.b32 	%r9496, %r9490, %r9489, 23;
	mov.b64 	%rd1693, {%r9496, %r9495};
	xor.b64  	%rd1694, %rd1692, %rd1693;
	xor.b64  	%rd1695, %rd1653, %rd1628;
	and.b64  	%rd1696, %rd1678, %rd1695;
	xor.b64  	%rd1697, %rd1696, %rd1628;
	add.s64 	%rd1698, %rd1603, %rd1326;
	add.s64 	%rd1700, %rd1698, %rd48;
	add.s64 	%rd1701, %rd1700, %rd1697;
	add.s64 	%rd1702, %rd1701, %rd1694;
	add.s64 	%rd1703, %rd1702, %rd1614;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9497,%dummy}, %rd1689;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9498}, %rd1689;
	}
	shf.r.wrap.b32 	%r9499, %r9498, %r9497, 28;
	shf.r.wrap.b32 	%r9500, %r9497, %r9498, 28;
	mov.b64 	%rd1704, {%r9500, %r9499};
	shf.l.wrap.b32 	%r9501, %r9497, %r9498, 30;
	shf.l.wrap.b32 	%r9502, %r9498, %r9497, 30;
	mov.b64 	%rd1705, {%r9502, %r9501};
	xor.b64  	%rd1706, %rd1705, %rd1704;
	shf.l.wrap.b32 	%r9503, %r9497, %r9498, 25;
	shf.l.wrap.b32 	%r9504, %r9498, %r9497, 25;
	mov.b64 	%rd1707, {%r9504, %r9503};
	xor.b64  	%rd1708, %rd1706, %rd1707;
	xor.b64  	%rd1709, %rd1689, %rd1639;
	xor.b64  	%rd1710, %rd1689, %rd1664;
	and.b64  	%rd1711, %rd1710, %rd1709;
	xor.b64  	%rd1712, %rd1711, %rd1689;
	add.s64 	%rd1713, %rd1702, %rd1712;
	add.s64 	%rd1714, %rd1713, %rd1708;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9505,%dummy}, %rd1703;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9506}, %rd1703;
	}
	shf.r.wrap.b32 	%r9507, %r9506, %r9505, 14;
	shf.r.wrap.b32 	%r9508, %r9505, %r9506, 14;
	mov.b64 	%rd1715, {%r9508, %r9507};
	shf.r.wrap.b32 	%r9509, %r9506, %r9505, 18;
	shf.r.wrap.b32 	%r9510, %r9505, %r9506, 18;
	mov.b64 	%rd1716, {%r9510, %r9509};
	xor.b64  	%rd1717, %rd1716, %rd1715;
	shf.l.wrap.b32 	%r9511, %r9505, %r9506, 23;
	shf.l.wrap.b32 	%r9512, %r9506, %r9505, 23;
	mov.b64 	%rd1718, {%r9512, %r9511};
	xor.b64  	%rd1719, %rd1717, %rd1718;
	xor.b64  	%rd1720, %rd1678, %rd1653;
	and.b64  	%rd1721, %rd1703, %rd1720;
	xor.b64  	%rd1722, %rd1721, %rd1653;
	add.s64 	%rd1723, %rd1628, %rd1339;
	add.s64 	%rd1725, %rd1723, %rd49;
	add.s64 	%rd1726, %rd1725, %rd1722;
	add.s64 	%rd1727, %rd1726, %rd1719;
	add.s64 	%rd1728, %rd1727, %rd1639;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9513,%dummy}, %rd1714;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9514}, %rd1714;
	}
	shf.r.wrap.b32 	%r9515, %r9514, %r9513, 28;
	shf.r.wrap.b32 	%r9516, %r9513, %r9514, 28;
	mov.b64 	%rd1729, {%r9516, %r9515};
	shf.l.wrap.b32 	%r9517, %r9513, %r9514, 30;
	shf.l.wrap.b32 	%r9518, %r9514, %r9513, 30;
	mov.b64 	%rd1730, {%r9518, %r9517};
	xor.b64  	%rd1731, %rd1730, %rd1729;
	shf.l.wrap.b32 	%r9519, %r9513, %r9514, 25;
	shf.l.wrap.b32 	%r9520, %r9514, %r9513, 25;
	mov.b64 	%rd1732, {%r9520, %r9519};
	xor.b64  	%rd1733, %rd1731, %rd1732;
	xor.b64  	%rd1734, %rd1714, %rd1664;
	xor.b64  	%rd1735, %rd1714, %rd1689;
	and.b64  	%rd1736, %rd1735, %rd1734;
	xor.b64  	%rd1737, %rd1736, %rd1714;
	add.s64 	%rd1738, %rd1727, %rd1737;
	add.s64 	%rd1739, %rd1738, %rd1733;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9521,%dummy}, %rd1326;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9522}, %rd1326;
	}
	shf.r.wrap.b32 	%r9523, %r9522, %r9521, 19;
	shf.r.wrap.b32 	%r9524, %r9521, %r9522, 19;
	mov.b64 	%rd1740, {%r9524, %r9523};
	shf.l.wrap.b32 	%r9525, %r9521, %r9522, 3;
	shf.l.wrap.b32 	%r9526, %r9522, %r9521, 3;
	mov.b64 	%rd1741, {%r9526, %r9525};
	shr.u64 	%rd1742, %rd1326, 6;
	xor.b64  	%rd1743, %rd1740, %rd1742;
	xor.b64  	%rd1744, %rd1743, %rd1741;
	shf.r.wrap.b32 	%r9527, %r9136, %r9135, 1;
	shf.r.wrap.b32 	%r9528, %r9135, %r9136, 1;
	mov.b64 	%rd1745, {%r9528, %r9527};
	shf.r.wrap.b32 	%r9529, %r9136, %r9135, 8;
	shf.r.wrap.b32 	%r9530, %r9135, %r9136, 8;
	mov.b64 	%rd1746, {%r9530, %r9529};
	shr.u64 	%rd1747, %rd1157, 7;
	xor.b64  	%rd1748, %rd1745, %rd1747;
	xor.b64  	%rd1749, %rd1748, %rd1746;
	add.s64 	%rd1750, %rd1261, %rd1144;
	add.s64 	%rd1751, %rd1750, %rd1744;
	add.s64 	%rd1752, %rd1751, %rd1749;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9531,%dummy}, %rd1339;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9532}, %rd1339;
	}
	shf.r.wrap.b32 	%r9533, %r9532, %r9531, 19;
	shf.r.wrap.b32 	%r9534, %r9531, %r9532, 19;
	mov.b64 	%rd1753, {%r9534, %r9533};
	shf.l.wrap.b32 	%r9535, %r9531, %r9532, 3;
	shf.l.wrap.b32 	%r9536, %r9532, %r9531, 3;
	mov.b64 	%rd1754, {%r9536, %r9535};
	shr.u64 	%rd1755, %rd1339, 6;
	xor.b64  	%rd1756, %rd1753, %rd1755;
	xor.b64  	%rd1757, %rd1756, %rd1754;
	shf.r.wrap.b32 	%r9537, %r9146, %r9145, 1;
	shf.r.wrap.b32 	%r9538, %r9145, %r9146, 1;
	mov.b64 	%rd1758, {%r9538, %r9537};
	shf.r.wrap.b32 	%r9539, %r9146, %r9145, 8;
	shf.r.wrap.b32 	%r9540, %r9145, %r9146, 8;
	mov.b64 	%rd1759, {%r9540, %r9539};
	shr.u64 	%rd1760, %rd1170, 7;
	xor.b64  	%rd1761, %rd1758, %rd1760;
	xor.b64  	%rd1762, %rd1761, %rd1759;
	add.s64 	%rd1763, %rd1274, %rd1157;
	add.s64 	%rd1764, %rd1763, %rd1757;
	add.s64 	%rd1765, %rd1764, %rd1762;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9541,%dummy}, %rd1752;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9542}, %rd1752;
	}
	shf.r.wrap.b32 	%r9543, %r9542, %r9541, 19;
	shf.r.wrap.b32 	%r9544, %r9541, %r9542, 19;
	mov.b64 	%rd1766, {%r9544, %r9543};
	shf.l.wrap.b32 	%r9545, %r9541, %r9542, 3;
	shf.l.wrap.b32 	%r9546, %r9542, %r9541, 3;
	mov.b64 	%rd1767, {%r9546, %r9545};
	shr.u64 	%rd1768, %rd1752, 6;
	xor.b64  	%rd1769, %rd1766, %rd1768;
	xor.b64  	%rd1770, %rd1769, %rd1767;
	shf.r.wrap.b32 	%r9547, %r9156, %r9155, 1;
	shf.r.wrap.b32 	%r9548, %r9155, %r9156, 1;
	mov.b64 	%rd1771, {%r9548, %r9547};
	shf.r.wrap.b32 	%r9549, %r9156, %r9155, 8;
	shf.r.wrap.b32 	%r9550, %r9155, %r9156, 8;
	mov.b64 	%rd1772, {%r9550, %r9549};
	shr.u64 	%rd1773, %rd1183, 7;
	xor.b64  	%rd1774, %rd1771, %rd1773;
	xor.b64  	%rd1775, %rd1774, %rd1772;
	add.s64 	%rd1776, %rd1287, %rd1170;
	add.s64 	%rd1777, %rd1776, %rd1770;
	add.s64 	%rd1778, %rd1777, %rd1775;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9551,%dummy}, %rd1765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9552}, %rd1765;
	}
	shf.r.wrap.b32 	%r9553, %r9552, %r9551, 19;
	shf.r.wrap.b32 	%r9554, %r9551, %r9552, 19;
	mov.b64 	%rd1779, {%r9554, %r9553};
	shf.l.wrap.b32 	%r9555, %r9551, %r9552, 3;
	shf.l.wrap.b32 	%r9556, %r9552, %r9551, 3;
	mov.b64 	%rd1780, {%r9556, %r9555};
	shr.u64 	%rd1781, %rd1765, 6;
	xor.b64  	%rd1782, %rd1779, %rd1781;
	xor.b64  	%rd1783, %rd1782, %rd1780;
	shf.r.wrap.b32 	%r9557, %r9166, %r9165, 1;
	shf.r.wrap.b32 	%r9558, %r9165, %r9166, 1;
	mov.b64 	%rd1784, {%r9558, %r9557};
	shf.r.wrap.b32 	%r9559, %r9166, %r9165, 8;
	shf.r.wrap.b32 	%r9560, %r9165, %r9166, 8;
	mov.b64 	%rd1785, {%r9560, %r9559};
	shr.u64 	%rd1786, %rd1196, 7;
	xor.b64  	%rd1787, %rd1784, %rd1786;
	xor.b64  	%rd1788, %rd1787, %rd1785;
	add.s64 	%rd1789, %rd1300, %rd1183;
	add.s64 	%rd1790, %rd1789, %rd1783;
	add.s64 	%rd1791, %rd1790, %rd1788;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9561,%dummy}, %rd1778;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9562}, %rd1778;
	}
	shf.r.wrap.b32 	%r9563, %r9562, %r9561, 19;
	shf.r.wrap.b32 	%r9564, %r9561, %r9562, 19;
	mov.b64 	%rd1792, {%r9564, %r9563};
	shf.l.wrap.b32 	%r9565, %r9561, %r9562, 3;
	shf.l.wrap.b32 	%r9566, %r9562, %r9561, 3;
	mov.b64 	%rd1793, {%r9566, %r9565};
	shr.u64 	%rd1794, %rd1778, 6;
	xor.b64  	%rd1795, %rd1792, %rd1794;
	xor.b64  	%rd1796, %rd1795, %rd1793;
	shf.r.wrap.b32 	%r9567, %r9176, %r9175, 1;
	shf.r.wrap.b32 	%r9568, %r9175, %r9176, 1;
	mov.b64 	%rd1797, {%r9568, %r9567};
	shf.r.wrap.b32 	%r9569, %r9176, %r9175, 8;
	shf.r.wrap.b32 	%r9570, %r9175, %r9176, 8;
	mov.b64 	%rd1798, {%r9570, %r9569};
	shr.u64 	%rd1799, %rd1209, 7;
	xor.b64  	%rd1800, %rd1797, %rd1799;
	xor.b64  	%rd1801, %rd1800, %rd1798;
	add.s64 	%rd1802, %rd1313, %rd1196;
	add.s64 	%rd1803, %rd1802, %rd1796;
	add.s64 	%rd1804, %rd1803, %rd1801;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9571,%dummy}, %rd1791;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9572}, %rd1791;
	}
	shf.r.wrap.b32 	%r9573, %r9572, %r9571, 19;
	shf.r.wrap.b32 	%r9574, %r9571, %r9572, 19;
	mov.b64 	%rd1805, {%r9574, %r9573};
	shf.l.wrap.b32 	%r9575, %r9571, %r9572, 3;
	shf.l.wrap.b32 	%r9576, %r9572, %r9571, 3;
	mov.b64 	%rd1806, {%r9576, %r9575};
	shr.u64 	%rd1807, %rd1791, 6;
	xor.b64  	%rd1808, %rd1805, %rd1807;
	xor.b64  	%rd1809, %rd1808, %rd1806;
	shf.r.wrap.b32 	%r9577, %r9186, %r9185, 1;
	shf.r.wrap.b32 	%r9578, %r9185, %r9186, 1;
	mov.b64 	%rd1810, {%r9578, %r9577};
	shf.r.wrap.b32 	%r9579, %r9186, %r9185, 8;
	shf.r.wrap.b32 	%r9580, %r9185, %r9186, 8;
	mov.b64 	%rd1811, {%r9580, %r9579};
	shr.u64 	%rd1812, %rd1222, 7;
	xor.b64  	%rd1813, %rd1810, %rd1812;
	xor.b64  	%rd1814, %rd1813, %rd1811;
	add.s64 	%rd1815, %rd1326, %rd1209;
	add.s64 	%rd1816, %rd1815, %rd1809;
	add.s64 	%rd1817, %rd1816, %rd1814;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9581,%dummy}, %rd1804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9582}, %rd1804;
	}
	shf.r.wrap.b32 	%r9583, %r9582, %r9581, 19;
	shf.r.wrap.b32 	%r9584, %r9581, %r9582, 19;
	mov.b64 	%rd1818, {%r9584, %r9583};
	shf.l.wrap.b32 	%r9585, %r9581, %r9582, 3;
	shf.l.wrap.b32 	%r9586, %r9582, %r9581, 3;
	mov.b64 	%rd1819, {%r9586, %r9585};
	shr.u64 	%rd1820, %rd1804, 6;
	xor.b64  	%rd1821, %rd1818, %rd1820;
	xor.b64  	%rd1822, %rd1821, %rd1819;
	shf.r.wrap.b32 	%r9587, %r9196, %r9195, 1;
	shf.r.wrap.b32 	%r9588, %r9195, %r9196, 1;
	mov.b64 	%rd1823, {%r9588, %r9587};
	shf.r.wrap.b32 	%r9589, %r9196, %r9195, 8;
	shf.r.wrap.b32 	%r9590, %r9195, %r9196, 8;
	mov.b64 	%rd1824, {%r9590, %r9589};
	shr.u64 	%rd1825, %rd1235, 7;
	xor.b64  	%rd1826, %rd1823, %rd1825;
	xor.b64  	%rd1827, %rd1826, %rd1824;
	add.s64 	%rd1828, %rd1339, %rd1222;
	add.s64 	%rd1829, %rd1828, %rd1822;
	add.s64 	%rd1830, %rd1829, %rd1827;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9591,%dummy}, %rd1817;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9592}, %rd1817;
	}
	shf.r.wrap.b32 	%r9593, %r9592, %r9591, 19;
	shf.r.wrap.b32 	%r9594, %r9591, %r9592, 19;
	mov.b64 	%rd1831, {%r9594, %r9593};
	shf.l.wrap.b32 	%r9595, %r9591, %r9592, 3;
	shf.l.wrap.b32 	%r9596, %r9592, %r9591, 3;
	mov.b64 	%rd1832, {%r9596, %r9595};
	shr.u64 	%rd1833, %rd1817, 6;
	xor.b64  	%rd1834, %rd1831, %rd1833;
	xor.b64  	%rd1835, %rd1834, %rd1832;
	shf.r.wrap.b32 	%r9597, %r9206, %r9205, 1;
	shf.r.wrap.b32 	%r9598, %r9205, %r9206, 1;
	mov.b64 	%rd1836, {%r9598, %r9597};
	shf.r.wrap.b32 	%r9599, %r9206, %r9205, 8;
	shf.r.wrap.b32 	%r9600, %r9205, %r9206, 8;
	mov.b64 	%rd1837, {%r9600, %r9599};
	shr.u64 	%rd1838, %rd1248, 7;
	xor.b64  	%rd1839, %rd1836, %rd1838;
	xor.b64  	%rd1840, %rd1839, %rd1837;
	add.s64 	%rd1841, %rd1752, %rd1235;
	add.s64 	%rd1842, %rd1841, %rd1835;
	add.s64 	%rd1843, %rd1842, %rd1840;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9601,%dummy}, %rd1830;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9602}, %rd1830;
	}
	shf.r.wrap.b32 	%r9603, %r9602, %r9601, 19;
	shf.r.wrap.b32 	%r9604, %r9601, %r9602, 19;
	mov.b64 	%rd1844, {%r9604, %r9603};
	shf.l.wrap.b32 	%r9605, %r9601, %r9602, 3;
	shf.l.wrap.b32 	%r9606, %r9602, %r9601, 3;
	mov.b64 	%rd1845, {%r9606, %r9605};
	shr.u64 	%rd1846, %rd1830, 6;
	xor.b64  	%rd1847, %rd1844, %rd1846;
	xor.b64  	%rd1848, %rd1847, %rd1845;
	shf.r.wrap.b32 	%r9607, %r9216, %r9215, 1;
	shf.r.wrap.b32 	%r9608, %r9215, %r9216, 1;
	mov.b64 	%rd1849, {%r9608, %r9607};
	shf.r.wrap.b32 	%r9609, %r9216, %r9215, 8;
	shf.r.wrap.b32 	%r9610, %r9215, %r9216, 8;
	mov.b64 	%rd1850, {%r9610, %r9609};
	shr.u64 	%rd1851, %rd1261, 7;
	xor.b64  	%rd1852, %rd1849, %rd1851;
	xor.b64  	%rd1853, %rd1852, %rd1850;
	add.s64 	%rd1854, %rd1765, %rd1248;
	add.s64 	%rd1855, %rd1854, %rd1848;
	add.s64 	%rd1856, %rd1855, %rd1853;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9611,%dummy}, %rd1843;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9612}, %rd1843;
	}
	shf.r.wrap.b32 	%r9613, %r9612, %r9611, 19;
	shf.r.wrap.b32 	%r9614, %r9611, %r9612, 19;
	mov.b64 	%rd1857, {%r9614, %r9613};
	shf.l.wrap.b32 	%r9615, %r9611, %r9612, 3;
	shf.l.wrap.b32 	%r9616, %r9612, %r9611, 3;
	mov.b64 	%rd1858, {%r9616, %r9615};
	shr.u64 	%rd1859, %rd1843, 6;
	xor.b64  	%rd1860, %rd1857, %rd1859;
	xor.b64  	%rd1861, %rd1860, %rd1858;
	shf.r.wrap.b32 	%r9617, %r9226, %r9225, 1;
	shf.r.wrap.b32 	%r9618, %r9225, %r9226, 1;
	mov.b64 	%rd1862, {%r9618, %r9617};
	shf.r.wrap.b32 	%r9619, %r9226, %r9225, 8;
	shf.r.wrap.b32 	%r9620, %r9225, %r9226, 8;
	mov.b64 	%rd1863, {%r9620, %r9619};
	shr.u64 	%rd1864, %rd1274, 7;
	xor.b64  	%rd1865, %rd1862, %rd1864;
	xor.b64  	%rd1866, %rd1865, %rd1863;
	add.s64 	%rd1867, %rd1778, %rd1261;
	add.s64 	%rd1868, %rd1867, %rd1861;
	add.s64 	%rd1869, %rd1868, %rd1866;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9621,%dummy}, %rd1856;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9622}, %rd1856;
	}
	shf.r.wrap.b32 	%r9623, %r9622, %r9621, 19;
	shf.r.wrap.b32 	%r9624, %r9621, %r9622, 19;
	mov.b64 	%rd1870, {%r9624, %r9623};
	shf.l.wrap.b32 	%r9625, %r9621, %r9622, 3;
	shf.l.wrap.b32 	%r9626, %r9622, %r9621, 3;
	mov.b64 	%rd1871, {%r9626, %r9625};
	shr.u64 	%rd1872, %rd1856, 6;
	xor.b64  	%rd1873, %rd1870, %rd1872;
	xor.b64  	%rd1874, %rd1873, %rd1871;
	shf.r.wrap.b32 	%r9627, %r9236, %r9235, 1;
	shf.r.wrap.b32 	%r9628, %r9235, %r9236, 1;
	mov.b64 	%rd1875, {%r9628, %r9627};
	shf.r.wrap.b32 	%r9629, %r9236, %r9235, 8;
	shf.r.wrap.b32 	%r9630, %r9235, %r9236, 8;
	mov.b64 	%rd1876, {%r9630, %r9629};
	shr.u64 	%rd1877, %rd1287, 7;
	xor.b64  	%rd1878, %rd1875, %rd1877;
	xor.b64  	%rd1879, %rd1878, %rd1876;
	add.s64 	%rd1880, %rd1791, %rd1274;
	add.s64 	%rd1881, %rd1880, %rd1874;
	add.s64 	%rd1882, %rd1881, %rd1879;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9631,%dummy}, %rd1869;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9632}, %rd1869;
	}
	shf.r.wrap.b32 	%r9633, %r9632, %r9631, 19;
	shf.r.wrap.b32 	%r9634, %r9631, %r9632, 19;
	mov.b64 	%rd1883, {%r9634, %r9633};
	shf.l.wrap.b32 	%r9635, %r9631, %r9632, 3;
	shf.l.wrap.b32 	%r9636, %r9632, %r9631, 3;
	mov.b64 	%rd1884, {%r9636, %r9635};
	shr.u64 	%rd1885, %rd1869, 6;
	xor.b64  	%rd1886, %rd1883, %rd1885;
	xor.b64  	%rd1887, %rd1886, %rd1884;
	shf.r.wrap.b32 	%r9637, %r9246, %r9245, 1;
	shf.r.wrap.b32 	%r9638, %r9245, %r9246, 1;
	mov.b64 	%rd1888, {%r9638, %r9637};
	shf.r.wrap.b32 	%r9639, %r9246, %r9245, 8;
	shf.r.wrap.b32 	%r9640, %r9245, %r9246, 8;
	mov.b64 	%rd1889, {%r9640, %r9639};
	shr.u64 	%rd1890, %rd1300, 7;
	xor.b64  	%rd1891, %rd1888, %rd1890;
	xor.b64  	%rd1892, %rd1891, %rd1889;
	add.s64 	%rd1893, %rd1804, %rd1287;
	add.s64 	%rd1894, %rd1893, %rd1887;
	add.s64 	%rd1895, %rd1894, %rd1892;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9641,%dummy}, %rd1882;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9642}, %rd1882;
	}
	shf.r.wrap.b32 	%r9643, %r9642, %r9641, 19;
	shf.r.wrap.b32 	%r9644, %r9641, %r9642, 19;
	mov.b64 	%rd1896, {%r9644, %r9643};
	shf.l.wrap.b32 	%r9645, %r9641, %r9642, 3;
	shf.l.wrap.b32 	%r9646, %r9642, %r9641, 3;
	mov.b64 	%rd1897, {%r9646, %r9645};
	shr.u64 	%rd1898, %rd1882, 6;
	xor.b64  	%rd1899, %rd1896, %rd1898;
	xor.b64  	%rd1900, %rd1899, %rd1897;
	shf.r.wrap.b32 	%r9647, %r9256, %r9255, 1;
	shf.r.wrap.b32 	%r9648, %r9255, %r9256, 1;
	mov.b64 	%rd1901, {%r9648, %r9647};
	shf.r.wrap.b32 	%r9649, %r9256, %r9255, 8;
	shf.r.wrap.b32 	%r9650, %r9255, %r9256, 8;
	mov.b64 	%rd1902, {%r9650, %r9649};
	shr.u64 	%rd1903, %rd1313, 7;
	xor.b64  	%rd1904, %rd1901, %rd1903;
	xor.b64  	%rd1905, %rd1904, %rd1902;
	add.s64 	%rd1906, %rd1817, %rd1300;
	add.s64 	%rd1907, %rd1906, %rd1900;
	add.s64 	%rd1908, %rd1907, %rd1905;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9651,%dummy}, %rd1895;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9652}, %rd1895;
	}
	shf.r.wrap.b32 	%r9653, %r9652, %r9651, 19;
	shf.r.wrap.b32 	%r9654, %r9651, %r9652, 19;
	mov.b64 	%rd1909, {%r9654, %r9653};
	shf.l.wrap.b32 	%r9655, %r9651, %r9652, 3;
	shf.l.wrap.b32 	%r9656, %r9652, %r9651, 3;
	mov.b64 	%rd1910, {%r9656, %r9655};
	shr.u64 	%rd1911, %rd1895, 6;
	xor.b64  	%rd1912, %rd1909, %rd1911;
	xor.b64  	%rd1913, %rd1912, %rd1910;
	shf.r.wrap.b32 	%r9657, %r9522, %r9521, 1;
	shf.r.wrap.b32 	%r9658, %r9521, %r9522, 1;
	mov.b64 	%rd1914, {%r9658, %r9657};
	shf.r.wrap.b32 	%r9659, %r9522, %r9521, 8;
	shf.r.wrap.b32 	%r9660, %r9521, %r9522, 8;
	mov.b64 	%rd1915, {%r9660, %r9659};
	shr.u64 	%rd1916, %rd1326, 7;
	xor.b64  	%rd1917, %rd1914, %rd1916;
	xor.b64  	%rd1918, %rd1917, %rd1915;
	add.s64 	%rd1919, %rd1830, %rd1313;
	add.s64 	%rd1920, %rd1919, %rd1913;
	add.s64 	%rd1921, %rd1920, %rd1918;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9661,%dummy}, %rd1908;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9662}, %rd1908;
	}
	shf.r.wrap.b32 	%r9663, %r9662, %r9661, 19;
	shf.r.wrap.b32 	%r9664, %r9661, %r9662, 19;
	mov.b64 	%rd1922, {%r9664, %r9663};
	shf.l.wrap.b32 	%r9665, %r9661, %r9662, 3;
	shf.l.wrap.b32 	%r9666, %r9662, %r9661, 3;
	mov.b64 	%rd1923, {%r9666, %r9665};
	shr.u64 	%rd1924, %rd1908, 6;
	xor.b64  	%rd1925, %rd1922, %rd1924;
	xor.b64  	%rd1926, %rd1925, %rd1923;
	shf.r.wrap.b32 	%r9667, %r9532, %r9531, 1;
	shf.r.wrap.b32 	%r9668, %r9531, %r9532, 1;
	mov.b64 	%rd1927, {%r9668, %r9667};
	shf.r.wrap.b32 	%r9669, %r9532, %r9531, 8;
	shf.r.wrap.b32 	%r9670, %r9531, %r9532, 8;
	mov.b64 	%rd1928, {%r9670, %r9669};
	shr.u64 	%rd1929, %rd1339, 7;
	xor.b64  	%rd1930, %rd1927, %rd1929;
	xor.b64  	%rd1931, %rd1930, %rd1928;
	add.s64 	%rd1932, %rd1843, %rd1326;
	add.s64 	%rd1933, %rd1932, %rd1926;
	add.s64 	%rd1934, %rd1933, %rd1931;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9671,%dummy}, %rd1921;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9672}, %rd1921;
	}
	shf.r.wrap.b32 	%r9673, %r9672, %r9671, 19;
	shf.r.wrap.b32 	%r9674, %r9671, %r9672, 19;
	mov.b64 	%rd1935, {%r9674, %r9673};
	shf.l.wrap.b32 	%r9675, %r9671, %r9672, 3;
	shf.l.wrap.b32 	%r9676, %r9672, %r9671, 3;
	mov.b64 	%rd1936, {%r9676, %r9675};
	shr.u64 	%rd1937, %rd1921, 6;
	xor.b64  	%rd1938, %rd1935, %rd1937;
	xor.b64  	%rd1939, %rd1938, %rd1936;
	shf.r.wrap.b32 	%r9677, %r9542, %r9541, 1;
	shf.r.wrap.b32 	%r9678, %r9541, %r9542, 1;
	mov.b64 	%rd1940, {%r9678, %r9677};
	shf.r.wrap.b32 	%r9679, %r9542, %r9541, 8;
	shf.r.wrap.b32 	%r9680, %r9541, %r9542, 8;
	mov.b64 	%rd1941, {%r9680, %r9679};
	shr.u64 	%rd1942, %rd1752, 7;
	xor.b64  	%rd1943, %rd1940, %rd1942;
	xor.b64  	%rd1944, %rd1943, %rd1941;
	add.s64 	%rd1945, %rd1856, %rd1339;
	add.s64 	%rd1946, %rd1945, %rd1939;
	add.s64 	%rd1947, %rd1946, %rd1944;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9681,%dummy}, %rd1728;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9682}, %rd1728;
	}
	shf.r.wrap.b32 	%r9683, %r9682, %r9681, 14;
	shf.r.wrap.b32 	%r9684, %r9681, %r9682, 14;
	mov.b64 	%rd1948, {%r9684, %r9683};
	shf.r.wrap.b32 	%r9685, %r9682, %r9681, 18;
	shf.r.wrap.b32 	%r9686, %r9681, %r9682, 18;
	mov.b64 	%rd1949, {%r9686, %r9685};
	xor.b64  	%rd1950, %rd1949, %rd1948;
	shf.l.wrap.b32 	%r9687, %r9681, %r9682, 23;
	shf.l.wrap.b32 	%r9688, %r9682, %r9681, 23;
	mov.b64 	%rd1951, {%r9688, %r9687};
	xor.b64  	%rd1952, %rd1950, %rd1951;
	xor.b64  	%rd1953, %rd1703, %rd1678;
	and.b64  	%rd1954, %rd1728, %rd1953;
	xor.b64  	%rd1955, %rd1954, %rd1678;
	add.s64 	%rd1956, %rd1955, %rd1653;
	add.s64 	%rd1957, %rd1956, %rd1752;
	add.s64 	%rd1959, %rd1957, %rd50;
	add.s64 	%rd1960, %rd1959, %rd1952;
	add.s64 	%rd1961, %rd1960, %rd1664;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9689,%dummy}, %rd1739;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9690}, %rd1739;
	}
	shf.r.wrap.b32 	%r9691, %r9690, %r9689, 28;
	shf.r.wrap.b32 	%r9692, %r9689, %r9690, 28;
	mov.b64 	%rd1962, {%r9692, %r9691};
	shf.l.wrap.b32 	%r9693, %r9689, %r9690, 30;
	shf.l.wrap.b32 	%r9694, %r9690, %r9689, 30;
	mov.b64 	%rd1963, {%r9694, %r9693};
	xor.b64  	%rd1964, %rd1963, %rd1962;
	shf.l.wrap.b32 	%r9695, %r9689, %r9690, 25;
	shf.l.wrap.b32 	%r9696, %r9690, %r9689, 25;
	mov.b64 	%rd1965, {%r9696, %r9695};
	xor.b64  	%rd1966, %rd1964, %rd1965;
	xor.b64  	%rd1967, %rd1739, %rd1689;
	xor.b64  	%rd1968, %rd1739, %rd1714;
	and.b64  	%rd1969, %rd1968, %rd1967;
	xor.b64  	%rd1970, %rd1969, %rd1739;
	add.s64 	%rd1971, %rd1960, %rd1970;
	add.s64 	%rd1972, %rd1971, %rd1966;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9697,%dummy}, %rd1961;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9698}, %rd1961;
	}
	shf.r.wrap.b32 	%r9699, %r9698, %r9697, 14;
	shf.r.wrap.b32 	%r9700, %r9697, %r9698, 14;
	mov.b64 	%rd1973, {%r9700, %r9699};
	shf.r.wrap.b32 	%r9701, %r9698, %r9697, 18;
	shf.r.wrap.b32 	%r9702, %r9697, %r9698, 18;
	mov.b64 	%rd1974, {%r9702, %r9701};
	xor.b64  	%rd1975, %rd1974, %rd1973;
	shf.l.wrap.b32 	%r9703, %r9697, %r9698, 23;
	shf.l.wrap.b32 	%r9704, %r9698, %r9697, 23;
	mov.b64 	%rd1976, {%r9704, %r9703};
	xor.b64  	%rd1977, %rd1975, %rd1976;
	xor.b64  	%rd1978, %rd1728, %rd1703;
	and.b64  	%rd1979, %rd1961, %rd1978;
	xor.b64  	%rd1980, %rd1979, %rd1703;
	add.s64 	%rd1981, %rd1765, %rd1678;
	add.s64 	%rd1983, %rd1981, %rd51;
	add.s64 	%rd1984, %rd1983, %rd1980;
	add.s64 	%rd1985, %rd1984, %rd1977;
	add.s64 	%rd1986, %rd1985, %rd1689;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9705,%dummy}, %rd1972;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9706}, %rd1972;
	}
	shf.r.wrap.b32 	%r9707, %r9706, %r9705, 28;
	shf.r.wrap.b32 	%r9708, %r9705, %r9706, 28;
	mov.b64 	%rd1987, {%r9708, %r9707};
	shf.l.wrap.b32 	%r9709, %r9705, %r9706, 30;
	shf.l.wrap.b32 	%r9710, %r9706, %r9705, 30;
	mov.b64 	%rd1988, {%r9710, %r9709};
	xor.b64  	%rd1989, %rd1988, %rd1987;
	shf.l.wrap.b32 	%r9711, %r9705, %r9706, 25;
	shf.l.wrap.b32 	%r9712, %r9706, %r9705, 25;
	mov.b64 	%rd1990, {%r9712, %r9711};
	xor.b64  	%rd1991, %rd1989, %rd1990;
	xor.b64  	%rd1992, %rd1972, %rd1714;
	xor.b64  	%rd1993, %rd1972, %rd1739;
	and.b64  	%rd1994, %rd1993, %rd1992;
	xor.b64  	%rd1995, %rd1994, %rd1972;
	add.s64 	%rd1996, %rd1985, %rd1995;
	add.s64 	%rd1997, %rd1996, %rd1991;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9713,%dummy}, %rd1986;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9714}, %rd1986;
	}
	shf.r.wrap.b32 	%r9715, %r9714, %r9713, 14;
	shf.r.wrap.b32 	%r9716, %r9713, %r9714, 14;
	mov.b64 	%rd1998, {%r9716, %r9715};
	shf.r.wrap.b32 	%r9717, %r9714, %r9713, 18;
	shf.r.wrap.b32 	%r9718, %r9713, %r9714, 18;
	mov.b64 	%rd1999, {%r9718, %r9717};
	xor.b64  	%rd2000, %rd1999, %rd1998;
	shf.l.wrap.b32 	%r9719, %r9713, %r9714, 23;
	shf.l.wrap.b32 	%r9720, %r9714, %r9713, 23;
	mov.b64 	%rd2001, {%r9720, %r9719};
	xor.b64  	%rd2002, %rd2000, %rd2001;
	xor.b64  	%rd2003, %rd1961, %rd1728;
	and.b64  	%rd2004, %rd1986, %rd2003;
	xor.b64  	%rd2005, %rd2004, %rd1728;
	add.s64 	%rd2006, %rd1778, %rd1703;
	add.s64 	%rd2008, %rd2006, %rd52;
	add.s64 	%rd2009, %rd2008, %rd2005;
	add.s64 	%rd2010, %rd2009, %rd2002;
	add.s64 	%rd2011, %rd2010, %rd1714;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9721,%dummy}, %rd1997;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9722}, %rd1997;
	}
	shf.r.wrap.b32 	%r9723, %r9722, %r9721, 28;
	shf.r.wrap.b32 	%r9724, %r9721, %r9722, 28;
	mov.b64 	%rd2012, {%r9724, %r9723};
	shf.l.wrap.b32 	%r9725, %r9721, %r9722, 30;
	shf.l.wrap.b32 	%r9726, %r9722, %r9721, 30;
	mov.b64 	%rd2013, {%r9726, %r9725};
	xor.b64  	%rd2014, %rd2013, %rd2012;
	shf.l.wrap.b32 	%r9727, %r9721, %r9722, 25;
	shf.l.wrap.b32 	%r9728, %r9722, %r9721, 25;
	mov.b64 	%rd2015, {%r9728, %r9727};
	xor.b64  	%rd2016, %rd2014, %rd2015;
	xor.b64  	%rd2017, %rd1997, %rd1739;
	xor.b64  	%rd2018, %rd1997, %rd1972;
	and.b64  	%rd2019, %rd2018, %rd2017;
	xor.b64  	%rd2020, %rd2019, %rd1997;
	add.s64 	%rd2021, %rd2010, %rd2020;
	add.s64 	%rd2022, %rd2021, %rd2016;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9729,%dummy}, %rd2011;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9730}, %rd2011;
	}
	shf.r.wrap.b32 	%r9731, %r9730, %r9729, 14;
	shf.r.wrap.b32 	%r9732, %r9729, %r9730, 14;
	mov.b64 	%rd2023, {%r9732, %r9731};
	shf.r.wrap.b32 	%r9733, %r9730, %r9729, 18;
	shf.r.wrap.b32 	%r9734, %r9729, %r9730, 18;
	mov.b64 	%rd2024, {%r9734, %r9733};
	xor.b64  	%rd2025, %rd2024, %rd2023;
	shf.l.wrap.b32 	%r9735, %r9729, %r9730, 23;
	shf.l.wrap.b32 	%r9736, %r9730, %r9729, 23;
	mov.b64 	%rd2026, {%r9736, %r9735};
	xor.b64  	%rd2027, %rd2025, %rd2026;
	xor.b64  	%rd2028, %rd1986, %rd1961;
	and.b64  	%rd2029, %rd2011, %rd2028;
	xor.b64  	%rd2030, %rd2029, %rd1961;
	add.s64 	%rd2031, %rd1791, %rd1728;
	add.s64 	%rd2033, %rd2031, %rd53;
	add.s64 	%rd2034, %rd2033, %rd2030;
	add.s64 	%rd2035, %rd2034, %rd2027;
	add.s64 	%rd2036, %rd2035, %rd1739;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9737,%dummy}, %rd2022;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9738}, %rd2022;
	}
	shf.r.wrap.b32 	%r9739, %r9738, %r9737, 28;
	shf.r.wrap.b32 	%r9740, %r9737, %r9738, 28;
	mov.b64 	%rd2037, {%r9740, %r9739};
	shf.l.wrap.b32 	%r9741, %r9737, %r9738, 30;
	shf.l.wrap.b32 	%r9742, %r9738, %r9737, 30;
	mov.b64 	%rd2038, {%r9742, %r9741};
	xor.b64  	%rd2039, %rd2038, %rd2037;
	shf.l.wrap.b32 	%r9743, %r9737, %r9738, 25;
	shf.l.wrap.b32 	%r9744, %r9738, %r9737, 25;
	mov.b64 	%rd2040, {%r9744, %r9743};
	xor.b64  	%rd2041, %rd2039, %rd2040;
	xor.b64  	%rd2042, %rd2022, %rd1972;
	xor.b64  	%rd2043, %rd2022, %rd1997;
	and.b64  	%rd2044, %rd2043, %rd2042;
	xor.b64  	%rd2045, %rd2044, %rd2022;
	add.s64 	%rd2046, %rd2035, %rd2045;
	add.s64 	%rd2047, %rd2046, %rd2041;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9745,%dummy}, %rd2036;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9746}, %rd2036;
	}
	shf.r.wrap.b32 	%r9747, %r9746, %r9745, 14;
	shf.r.wrap.b32 	%r9748, %r9745, %r9746, 14;
	mov.b64 	%rd2048, {%r9748, %r9747};
	shf.r.wrap.b32 	%r9749, %r9746, %r9745, 18;
	shf.r.wrap.b32 	%r9750, %r9745, %r9746, 18;
	mov.b64 	%rd2049, {%r9750, %r9749};
	xor.b64  	%rd2050, %rd2049, %rd2048;
	shf.l.wrap.b32 	%r9751, %r9745, %r9746, 23;
	shf.l.wrap.b32 	%r9752, %r9746, %r9745, 23;
	mov.b64 	%rd2051, {%r9752, %r9751};
	xor.b64  	%rd2052, %rd2050, %rd2051;
	xor.b64  	%rd2053, %rd2011, %rd1986;
	and.b64  	%rd2054, %rd2036, %rd2053;
	xor.b64  	%rd2055, %rd2054, %rd1986;
	add.s64 	%rd2056, %rd1961, %rd1804;
	add.s64 	%rd2058, %rd2056, %rd54;
	add.s64 	%rd2059, %rd2058, %rd2055;
	add.s64 	%rd2060, %rd2059, %rd2052;
	add.s64 	%rd2061, %rd2060, %rd1972;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9753,%dummy}, %rd2047;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9754}, %rd2047;
	}
	shf.r.wrap.b32 	%r9755, %r9754, %r9753, 28;
	shf.r.wrap.b32 	%r9756, %r9753, %r9754, 28;
	mov.b64 	%rd2062, {%r9756, %r9755};
	shf.l.wrap.b32 	%r9757, %r9753, %r9754, 30;
	shf.l.wrap.b32 	%r9758, %r9754, %r9753, 30;
	mov.b64 	%rd2063, {%r9758, %r9757};
	xor.b64  	%rd2064, %rd2063, %rd2062;
	shf.l.wrap.b32 	%r9759, %r9753, %r9754, 25;
	shf.l.wrap.b32 	%r9760, %r9754, %r9753, 25;
	mov.b64 	%rd2065, {%r9760, %r9759};
	xor.b64  	%rd2066, %rd2064, %rd2065;
	xor.b64  	%rd2067, %rd2047, %rd1997;
	xor.b64  	%rd2068, %rd2047, %rd2022;
	and.b64  	%rd2069, %rd2068, %rd2067;
	xor.b64  	%rd2070, %rd2069, %rd2047;
	add.s64 	%rd2071, %rd2060, %rd2070;
	add.s64 	%rd2072, %rd2071, %rd2066;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9761,%dummy}, %rd2061;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9762}, %rd2061;
	}
	shf.r.wrap.b32 	%r9763, %r9762, %r9761, 14;
	shf.r.wrap.b32 	%r9764, %r9761, %r9762, 14;
	mov.b64 	%rd2073, {%r9764, %r9763};
	shf.r.wrap.b32 	%r9765, %r9762, %r9761, 18;
	shf.r.wrap.b32 	%r9766, %r9761, %r9762, 18;
	mov.b64 	%rd2074, {%r9766, %r9765};
	xor.b64  	%rd2075, %rd2074, %rd2073;
	shf.l.wrap.b32 	%r9767, %r9761, %r9762, 23;
	shf.l.wrap.b32 	%r9768, %r9762, %r9761, 23;
	mov.b64 	%rd2076, {%r9768, %r9767};
	xor.b64  	%rd2077, %rd2075, %rd2076;
	xor.b64  	%rd2078, %rd2036, %rd2011;
	and.b64  	%rd2079, %rd2061, %rd2078;
	xor.b64  	%rd2080, %rd2079, %rd2011;
	add.s64 	%rd2081, %rd1986, %rd1817;
	add.s64 	%rd2083, %rd2081, %rd55;
	add.s64 	%rd2084, %rd2083, %rd2080;
	add.s64 	%rd2085, %rd2084, %rd2077;
	add.s64 	%rd2086, %rd2085, %rd1997;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9769,%dummy}, %rd2072;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9770}, %rd2072;
	}
	shf.r.wrap.b32 	%r9771, %r9770, %r9769, 28;
	shf.r.wrap.b32 	%r9772, %r9769, %r9770, 28;
	mov.b64 	%rd2087, {%r9772, %r9771};
	shf.l.wrap.b32 	%r9773, %r9769, %r9770, 30;
	shf.l.wrap.b32 	%r9774, %r9770, %r9769, 30;
	mov.b64 	%rd2088, {%r9774, %r9773};
	xor.b64  	%rd2089, %rd2088, %rd2087;
	shf.l.wrap.b32 	%r9775, %r9769, %r9770, 25;
	shf.l.wrap.b32 	%r9776, %r9770, %r9769, 25;
	mov.b64 	%rd2090, {%r9776, %r9775};
	xor.b64  	%rd2091, %rd2089, %rd2090;
	xor.b64  	%rd2092, %rd2072, %rd2022;
	xor.b64  	%rd2093, %rd2072, %rd2047;
	and.b64  	%rd2094, %rd2093, %rd2092;
	xor.b64  	%rd2095, %rd2094, %rd2072;
	add.s64 	%rd2096, %rd2085, %rd2095;
	add.s64 	%rd2097, %rd2096, %rd2091;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9777,%dummy}, %rd2086;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9778}, %rd2086;
	}
	shf.r.wrap.b32 	%r9779, %r9778, %r9777, 14;
	shf.r.wrap.b32 	%r9780, %r9777, %r9778, 14;
	mov.b64 	%rd2098, {%r9780, %r9779};
	shf.r.wrap.b32 	%r9781, %r9778, %r9777, 18;
	shf.r.wrap.b32 	%r9782, %r9777, %r9778, 18;
	mov.b64 	%rd2099, {%r9782, %r9781};
	xor.b64  	%rd2100, %rd2099, %rd2098;
	shf.l.wrap.b32 	%r9783, %r9777, %r9778, 23;
	shf.l.wrap.b32 	%r9784, %r9778, %r9777, 23;
	mov.b64 	%rd2101, {%r9784, %r9783};
	xor.b64  	%rd2102, %rd2100, %rd2101;
	xor.b64  	%rd2103, %rd2061, %rd2036;
	and.b64  	%rd2104, %rd2086, %rd2103;
	xor.b64  	%rd2105, %rd2104, %rd2036;
	add.s64 	%rd2106, %rd2011, %rd1830;
	add.s64 	%rd2108, %rd2106, %rd56;
	add.s64 	%rd2109, %rd2108, %rd2105;
	add.s64 	%rd2110, %rd2109, %rd2102;
	add.s64 	%rd2111, %rd2110, %rd2022;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9785,%dummy}, %rd2097;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9786}, %rd2097;
	}
	shf.r.wrap.b32 	%r9787, %r9786, %r9785, 28;
	shf.r.wrap.b32 	%r9788, %r9785, %r9786, 28;
	mov.b64 	%rd2112, {%r9788, %r9787};
	shf.l.wrap.b32 	%r9789, %r9785, %r9786, 30;
	shf.l.wrap.b32 	%r9790, %r9786, %r9785, 30;
	mov.b64 	%rd2113, {%r9790, %r9789};
	xor.b64  	%rd2114, %rd2113, %rd2112;
	shf.l.wrap.b32 	%r9791, %r9785, %r9786, 25;
	shf.l.wrap.b32 	%r9792, %r9786, %r9785, 25;
	mov.b64 	%rd2115, {%r9792, %r9791};
	xor.b64  	%rd2116, %rd2114, %rd2115;
	xor.b64  	%rd2117, %rd2097, %rd2047;
	xor.b64  	%rd2118, %rd2097, %rd2072;
	and.b64  	%rd2119, %rd2118, %rd2117;
	xor.b64  	%rd2120, %rd2119, %rd2097;
	add.s64 	%rd2121, %rd2110, %rd2120;
	add.s64 	%rd2122, %rd2121, %rd2116;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9793,%dummy}, %rd2111;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9794}, %rd2111;
	}
	shf.r.wrap.b32 	%r9795, %r9794, %r9793, 14;
	shf.r.wrap.b32 	%r9796, %r9793, %r9794, 14;
	mov.b64 	%rd2123, {%r9796, %r9795};
	shf.r.wrap.b32 	%r9797, %r9794, %r9793, 18;
	shf.r.wrap.b32 	%r9798, %r9793, %r9794, 18;
	mov.b64 	%rd2124, {%r9798, %r9797};
	xor.b64  	%rd2125, %rd2124, %rd2123;
	shf.l.wrap.b32 	%r9799, %r9793, %r9794, 23;
	shf.l.wrap.b32 	%r9800, %r9794, %r9793, 23;
	mov.b64 	%rd2126, {%r9800, %r9799};
	xor.b64  	%rd2127, %rd2125, %rd2126;
	xor.b64  	%rd2128, %rd2086, %rd2061;
	and.b64  	%rd2129, %rd2111, %rd2128;
	xor.b64  	%rd2130, %rd2129, %rd2061;
	add.s64 	%rd2131, %rd2036, %rd1843;
	add.s64 	%rd2133, %rd2131, %rd57;
	add.s64 	%rd2134, %rd2133, %rd2130;
	add.s64 	%rd2135, %rd2134, %rd2127;
	add.s64 	%rd2136, %rd2135, %rd2047;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9801,%dummy}, %rd2122;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9802}, %rd2122;
	}
	shf.r.wrap.b32 	%r9803, %r9802, %r9801, 28;
	shf.r.wrap.b32 	%r9804, %r9801, %r9802, 28;
	mov.b64 	%rd2137, {%r9804, %r9803};
	shf.l.wrap.b32 	%r9805, %r9801, %r9802, 30;
	shf.l.wrap.b32 	%r9806, %r9802, %r9801, 30;
	mov.b64 	%rd2138, {%r9806, %r9805};
	xor.b64  	%rd2139, %rd2138, %rd2137;
	shf.l.wrap.b32 	%r9807, %r9801, %r9802, 25;
	shf.l.wrap.b32 	%r9808, %r9802, %r9801, 25;
	mov.b64 	%rd2140, {%r9808, %r9807};
	xor.b64  	%rd2141, %rd2139, %rd2140;
	xor.b64  	%rd2142, %rd2122, %rd2072;
	xor.b64  	%rd2143, %rd2122, %rd2097;
	and.b64  	%rd2144, %rd2143, %rd2142;
	xor.b64  	%rd2145, %rd2144, %rd2122;
	add.s64 	%rd2146, %rd2135, %rd2145;
	add.s64 	%rd2147, %rd2146, %rd2141;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9809,%dummy}, %rd2136;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9810}, %rd2136;
	}
	shf.r.wrap.b32 	%r9811, %r9810, %r9809, 14;
	shf.r.wrap.b32 	%r9812, %r9809, %r9810, 14;
	mov.b64 	%rd2148, {%r9812, %r9811};
	shf.r.wrap.b32 	%r9813, %r9810, %r9809, 18;
	shf.r.wrap.b32 	%r9814, %r9809, %r9810, 18;
	mov.b64 	%rd2149, {%r9814, %r9813};
	xor.b64  	%rd2150, %rd2149, %rd2148;
	shf.l.wrap.b32 	%r9815, %r9809, %r9810, 23;
	shf.l.wrap.b32 	%r9816, %r9810, %r9809, 23;
	mov.b64 	%rd2151, {%r9816, %r9815};
	xor.b64  	%rd2152, %rd2150, %rd2151;
	xor.b64  	%rd2153, %rd2111, %rd2086;
	and.b64  	%rd2154, %rd2136, %rd2153;
	xor.b64  	%rd2155, %rd2154, %rd2086;
	add.s64 	%rd2156, %rd2061, %rd1856;
	add.s64 	%rd2158, %rd2156, %rd58;
	add.s64 	%rd2159, %rd2158, %rd2155;
	add.s64 	%rd2160, %rd2159, %rd2152;
	add.s64 	%rd2161, %rd2160, %rd2072;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9817,%dummy}, %rd2147;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9818}, %rd2147;
	}
	shf.r.wrap.b32 	%r9819, %r9818, %r9817, 28;
	shf.r.wrap.b32 	%r9820, %r9817, %r9818, 28;
	mov.b64 	%rd2162, {%r9820, %r9819};
	shf.l.wrap.b32 	%r9821, %r9817, %r9818, 30;
	shf.l.wrap.b32 	%r9822, %r9818, %r9817, 30;
	mov.b64 	%rd2163, {%r9822, %r9821};
	xor.b64  	%rd2164, %rd2163, %rd2162;
	shf.l.wrap.b32 	%r9823, %r9817, %r9818, 25;
	shf.l.wrap.b32 	%r9824, %r9818, %r9817, 25;
	mov.b64 	%rd2165, {%r9824, %r9823};
	xor.b64  	%rd2166, %rd2164, %rd2165;
	xor.b64  	%rd2167, %rd2147, %rd2097;
	xor.b64  	%rd2168, %rd2147, %rd2122;
	and.b64  	%rd2169, %rd2168, %rd2167;
	xor.b64  	%rd2170, %rd2169, %rd2147;
	add.s64 	%rd2171, %rd2160, %rd2170;
	add.s64 	%rd2172, %rd2171, %rd2166;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9825,%dummy}, %rd2161;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9826}, %rd2161;
	}
	shf.r.wrap.b32 	%r9827, %r9826, %r9825, 14;
	shf.r.wrap.b32 	%r9828, %r9825, %r9826, 14;
	mov.b64 	%rd2173, {%r9828, %r9827};
	shf.r.wrap.b32 	%r9829, %r9826, %r9825, 18;
	shf.r.wrap.b32 	%r9830, %r9825, %r9826, 18;
	mov.b64 	%rd2174, {%r9830, %r9829};
	xor.b64  	%rd2175, %rd2174, %rd2173;
	shf.l.wrap.b32 	%r9831, %r9825, %r9826, 23;
	shf.l.wrap.b32 	%r9832, %r9826, %r9825, 23;
	mov.b64 	%rd2176, {%r9832, %r9831};
	xor.b64  	%rd2177, %rd2175, %rd2176;
	xor.b64  	%rd2178, %rd2136, %rd2111;
	and.b64  	%rd2179, %rd2161, %rd2178;
	xor.b64  	%rd2180, %rd2179, %rd2111;
	add.s64 	%rd2181, %rd2086, %rd1869;
	add.s64 	%rd2183, %rd2181, %rd59;
	add.s64 	%rd2184, %rd2183, %rd2180;
	add.s64 	%rd2185, %rd2184, %rd2177;
	add.s64 	%rd2186, %rd2185, %rd2097;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9833,%dummy}, %rd2172;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9834}, %rd2172;
	}
	shf.r.wrap.b32 	%r9835, %r9834, %r9833, 28;
	shf.r.wrap.b32 	%r9836, %r9833, %r9834, 28;
	mov.b64 	%rd2187, {%r9836, %r9835};
	shf.l.wrap.b32 	%r9837, %r9833, %r9834, 30;
	shf.l.wrap.b32 	%r9838, %r9834, %r9833, 30;
	mov.b64 	%rd2188, {%r9838, %r9837};
	xor.b64  	%rd2189, %rd2188, %rd2187;
	shf.l.wrap.b32 	%r9839, %r9833, %r9834, 25;
	shf.l.wrap.b32 	%r9840, %r9834, %r9833, 25;
	mov.b64 	%rd2190, {%r9840, %r9839};
	xor.b64  	%rd2191, %rd2189, %rd2190;
	xor.b64  	%rd2192, %rd2172, %rd2122;
	xor.b64  	%rd2193, %rd2172, %rd2147;
	and.b64  	%rd2194, %rd2193, %rd2192;
	xor.b64  	%rd2195, %rd2194, %rd2172;
	add.s64 	%rd2196, %rd2185, %rd2195;
	add.s64 	%rd2197, %rd2196, %rd2191;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9841,%dummy}, %rd2186;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9842}, %rd2186;
	}
	shf.r.wrap.b32 	%r9843, %r9842, %r9841, 14;
	shf.r.wrap.b32 	%r9844, %r9841, %r9842, 14;
	mov.b64 	%rd2198, {%r9844, %r9843};
	shf.r.wrap.b32 	%r9845, %r9842, %r9841, 18;
	shf.r.wrap.b32 	%r9846, %r9841, %r9842, 18;
	mov.b64 	%rd2199, {%r9846, %r9845};
	xor.b64  	%rd2200, %rd2199, %rd2198;
	shf.l.wrap.b32 	%r9847, %r9841, %r9842, 23;
	shf.l.wrap.b32 	%r9848, %r9842, %r9841, 23;
	mov.b64 	%rd2201, {%r9848, %r9847};
	xor.b64  	%rd2202, %rd2200, %rd2201;
	xor.b64  	%rd2203, %rd2161, %rd2136;
	and.b64  	%rd2204, %rd2186, %rd2203;
	xor.b64  	%rd2205, %rd2204, %rd2136;
	add.s64 	%rd2206, %rd2111, %rd1882;
	add.s64 	%rd2208, %rd2206, %rd60;
	add.s64 	%rd2209, %rd2208, %rd2205;
	add.s64 	%rd2210, %rd2209, %rd2202;
	add.s64 	%rd2211, %rd2210, %rd2122;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9849,%dummy}, %rd2197;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9850}, %rd2197;
	}
	shf.r.wrap.b32 	%r9851, %r9850, %r9849, 28;
	shf.r.wrap.b32 	%r9852, %r9849, %r9850, 28;
	mov.b64 	%rd2212, {%r9852, %r9851};
	shf.l.wrap.b32 	%r9853, %r9849, %r9850, 30;
	shf.l.wrap.b32 	%r9854, %r9850, %r9849, 30;
	mov.b64 	%rd2213, {%r9854, %r9853};
	xor.b64  	%rd2214, %rd2213, %rd2212;
	shf.l.wrap.b32 	%r9855, %r9849, %r9850, 25;
	shf.l.wrap.b32 	%r9856, %r9850, %r9849, 25;
	mov.b64 	%rd2215, {%r9856, %r9855};
	xor.b64  	%rd2216, %rd2214, %rd2215;
	xor.b64  	%rd2217, %rd2197, %rd2147;
	xor.b64  	%rd2218, %rd2197, %rd2172;
	and.b64  	%rd2219, %rd2218, %rd2217;
	xor.b64  	%rd2220, %rd2219, %rd2197;
	add.s64 	%rd2221, %rd2210, %rd2220;
	add.s64 	%rd2222, %rd2221, %rd2216;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9857,%dummy}, %rd2211;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9858}, %rd2211;
	}
	shf.r.wrap.b32 	%r9859, %r9858, %r9857, 14;
	shf.r.wrap.b32 	%r9860, %r9857, %r9858, 14;
	mov.b64 	%rd2223, {%r9860, %r9859};
	shf.r.wrap.b32 	%r9861, %r9858, %r9857, 18;
	shf.r.wrap.b32 	%r9862, %r9857, %r9858, 18;
	mov.b64 	%rd2224, {%r9862, %r9861};
	xor.b64  	%rd2225, %rd2224, %rd2223;
	shf.l.wrap.b32 	%r9863, %r9857, %r9858, 23;
	shf.l.wrap.b32 	%r9864, %r9858, %r9857, 23;
	mov.b64 	%rd2226, {%r9864, %r9863};
	xor.b64  	%rd2227, %rd2225, %rd2226;
	xor.b64  	%rd2228, %rd2186, %rd2161;
	and.b64  	%rd2229, %rd2211, %rd2228;
	xor.b64  	%rd2230, %rd2229, %rd2161;
	add.s64 	%rd2231, %rd2136, %rd1895;
	add.s64 	%rd2233, %rd2231, %rd61;
	add.s64 	%rd2234, %rd2233, %rd2230;
	add.s64 	%rd2235, %rd2234, %rd2227;
	add.s64 	%rd2236, %rd2235, %rd2147;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9865,%dummy}, %rd2222;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9866}, %rd2222;
	}
	shf.r.wrap.b32 	%r9867, %r9866, %r9865, 28;
	shf.r.wrap.b32 	%r9868, %r9865, %r9866, 28;
	mov.b64 	%rd2237, {%r9868, %r9867};
	shf.l.wrap.b32 	%r9869, %r9865, %r9866, 30;
	shf.l.wrap.b32 	%r9870, %r9866, %r9865, 30;
	mov.b64 	%rd2238, {%r9870, %r9869};
	xor.b64  	%rd2239, %rd2238, %rd2237;
	shf.l.wrap.b32 	%r9871, %r9865, %r9866, 25;
	shf.l.wrap.b32 	%r9872, %r9866, %r9865, 25;
	mov.b64 	%rd2240, {%r9872, %r9871};
	xor.b64  	%rd2241, %rd2239, %rd2240;
	xor.b64  	%rd2242, %rd2222, %rd2172;
	xor.b64  	%rd2243, %rd2222, %rd2197;
	and.b64  	%rd2244, %rd2243, %rd2242;
	xor.b64  	%rd2245, %rd2244, %rd2222;
	add.s64 	%rd2246, %rd2235, %rd2245;
	add.s64 	%rd2247, %rd2246, %rd2241;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9873,%dummy}, %rd2236;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9874}, %rd2236;
	}
	shf.r.wrap.b32 	%r9875, %r9874, %r9873, 14;
	shf.r.wrap.b32 	%r9876, %r9873, %r9874, 14;
	mov.b64 	%rd2248, {%r9876, %r9875};
	shf.r.wrap.b32 	%r9877, %r9874, %r9873, 18;
	shf.r.wrap.b32 	%r9878, %r9873, %r9874, 18;
	mov.b64 	%rd2249, {%r9878, %r9877};
	xor.b64  	%rd2250, %rd2249, %rd2248;
	shf.l.wrap.b32 	%r9879, %r9873, %r9874, 23;
	shf.l.wrap.b32 	%r9880, %r9874, %r9873, 23;
	mov.b64 	%rd2251, {%r9880, %r9879};
	xor.b64  	%rd2252, %rd2250, %rd2251;
	xor.b64  	%rd2253, %rd2211, %rd2186;
	and.b64  	%rd2254, %rd2236, %rd2253;
	xor.b64  	%rd2255, %rd2254, %rd2186;
	add.s64 	%rd2256, %rd2161, %rd1908;
	add.s64 	%rd2258, %rd2256, %rd62;
	add.s64 	%rd2259, %rd2258, %rd2255;
	add.s64 	%rd2260, %rd2259, %rd2252;
	add.s64 	%rd2261, %rd2260, %rd2172;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9881,%dummy}, %rd2247;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9882}, %rd2247;
	}
	shf.r.wrap.b32 	%r9883, %r9882, %r9881, 28;
	shf.r.wrap.b32 	%r9884, %r9881, %r9882, 28;
	mov.b64 	%rd2262, {%r9884, %r9883};
	shf.l.wrap.b32 	%r9885, %r9881, %r9882, 30;
	shf.l.wrap.b32 	%r9886, %r9882, %r9881, 30;
	mov.b64 	%rd2263, {%r9886, %r9885};
	xor.b64  	%rd2264, %rd2263, %rd2262;
	shf.l.wrap.b32 	%r9887, %r9881, %r9882, 25;
	shf.l.wrap.b32 	%r9888, %r9882, %r9881, 25;
	mov.b64 	%rd2265, {%r9888, %r9887};
	xor.b64  	%rd2266, %rd2264, %rd2265;
	xor.b64  	%rd2267, %rd2247, %rd2197;
	xor.b64  	%rd2268, %rd2247, %rd2222;
	and.b64  	%rd2269, %rd2268, %rd2267;
	xor.b64  	%rd2270, %rd2269, %rd2247;
	add.s64 	%rd2271, %rd2260, %rd2270;
	add.s64 	%rd2272, %rd2271, %rd2266;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9889,%dummy}, %rd2261;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9890}, %rd2261;
	}
	shf.r.wrap.b32 	%r9891, %r9890, %r9889, 14;
	shf.r.wrap.b32 	%r9892, %r9889, %r9890, 14;
	mov.b64 	%rd2273, {%r9892, %r9891};
	shf.r.wrap.b32 	%r9893, %r9890, %r9889, 18;
	shf.r.wrap.b32 	%r9894, %r9889, %r9890, 18;
	mov.b64 	%rd2274, {%r9894, %r9893};
	xor.b64  	%rd2275, %rd2274, %rd2273;
	shf.l.wrap.b32 	%r9895, %r9889, %r9890, 23;
	shf.l.wrap.b32 	%r9896, %r9890, %r9889, 23;
	mov.b64 	%rd2276, {%r9896, %r9895};
	xor.b64  	%rd2277, %rd2275, %rd2276;
	xor.b64  	%rd2278, %rd2236, %rd2211;
	and.b64  	%rd2279, %rd2261, %rd2278;
	xor.b64  	%rd2280, %rd2279, %rd2211;
	add.s64 	%rd2281, %rd2186, %rd1921;
	add.s64 	%rd2283, %rd2281, %rd63;
	add.s64 	%rd2284, %rd2283, %rd2280;
	add.s64 	%rd2285, %rd2284, %rd2277;
	add.s64 	%rd2286, %rd2285, %rd2197;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9897,%dummy}, %rd2272;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9898}, %rd2272;
	}
	shf.r.wrap.b32 	%r9899, %r9898, %r9897, 28;
	shf.r.wrap.b32 	%r9900, %r9897, %r9898, 28;
	mov.b64 	%rd2287, {%r9900, %r9899};
	shf.l.wrap.b32 	%r9901, %r9897, %r9898, 30;
	shf.l.wrap.b32 	%r9902, %r9898, %r9897, 30;
	mov.b64 	%rd2288, {%r9902, %r9901};
	xor.b64  	%rd2289, %rd2288, %rd2287;
	shf.l.wrap.b32 	%r9903, %r9897, %r9898, 25;
	shf.l.wrap.b32 	%r9904, %r9898, %r9897, 25;
	mov.b64 	%rd2290, {%r9904, %r9903};
	xor.b64  	%rd2291, %rd2289, %rd2290;
	xor.b64  	%rd2292, %rd2272, %rd2222;
	xor.b64  	%rd2293, %rd2272, %rd2247;
	and.b64  	%rd2294, %rd2293, %rd2292;
	xor.b64  	%rd2295, %rd2294, %rd2272;
	add.s64 	%rd2296, %rd2285, %rd2295;
	add.s64 	%rd2297, %rd2296, %rd2291;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9905,%dummy}, %rd2286;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9906}, %rd2286;
	}
	shf.r.wrap.b32 	%r9907, %r9906, %r9905, 14;
	shf.r.wrap.b32 	%r9908, %r9905, %r9906, 14;
	mov.b64 	%rd2298, {%r9908, %r9907};
	shf.r.wrap.b32 	%r9909, %r9906, %r9905, 18;
	shf.r.wrap.b32 	%r9910, %r9905, %r9906, 18;
	mov.b64 	%rd2299, {%r9910, %r9909};
	xor.b64  	%rd2300, %rd2299, %rd2298;
	shf.l.wrap.b32 	%r9911, %r9905, %r9906, 23;
	shf.l.wrap.b32 	%r9912, %r9906, %r9905, 23;
	mov.b64 	%rd2301, {%r9912, %r9911};
	xor.b64  	%rd2302, %rd2300, %rd2301;
	xor.b64  	%rd2303, %rd2261, %rd2236;
	and.b64  	%rd2304, %rd2286, %rd2303;
	xor.b64  	%rd2305, %rd2304, %rd2236;
	add.s64 	%rd2306, %rd2211, %rd1934;
	add.s64 	%rd2308, %rd2306, %rd64;
	add.s64 	%rd2309, %rd2308, %rd2305;
	add.s64 	%rd2310, %rd2309, %rd2302;
	add.s64 	%rd2311, %rd2310, %rd2222;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9913,%dummy}, %rd2297;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9914}, %rd2297;
	}
	shf.r.wrap.b32 	%r9915, %r9914, %r9913, 28;
	shf.r.wrap.b32 	%r9916, %r9913, %r9914, 28;
	mov.b64 	%rd2312, {%r9916, %r9915};
	shf.l.wrap.b32 	%r9917, %r9913, %r9914, 30;
	shf.l.wrap.b32 	%r9918, %r9914, %r9913, 30;
	mov.b64 	%rd2313, {%r9918, %r9917};
	xor.b64  	%rd2314, %rd2313, %rd2312;
	shf.l.wrap.b32 	%r9919, %r9913, %r9914, 25;
	shf.l.wrap.b32 	%r9920, %r9914, %r9913, 25;
	mov.b64 	%rd2315, {%r9920, %r9919};
	xor.b64  	%rd2316, %rd2314, %rd2315;
	xor.b64  	%rd2317, %rd2297, %rd2247;
	xor.b64  	%rd2318, %rd2297, %rd2272;
	and.b64  	%rd2319, %rd2318, %rd2317;
	xor.b64  	%rd2320, %rd2319, %rd2297;
	add.s64 	%rd2321, %rd2310, %rd2320;
	add.s64 	%rd2322, %rd2321, %rd2316;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9921,%dummy}, %rd2311;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9922}, %rd2311;
	}
	shf.r.wrap.b32 	%r9923, %r9922, %r9921, 14;
	shf.r.wrap.b32 	%r9924, %r9921, %r9922, 14;
	mov.b64 	%rd2323, {%r9924, %r9923};
	shf.r.wrap.b32 	%r9925, %r9922, %r9921, 18;
	shf.r.wrap.b32 	%r9926, %r9921, %r9922, 18;
	mov.b64 	%rd2324, {%r9926, %r9925};
	xor.b64  	%rd2325, %rd2324, %rd2323;
	shf.l.wrap.b32 	%r9927, %r9921, %r9922, 23;
	shf.l.wrap.b32 	%r9928, %r9922, %r9921, 23;
	mov.b64 	%rd2326, {%r9928, %r9927};
	xor.b64  	%rd2327, %rd2325, %rd2326;
	xor.b64  	%rd2328, %rd2286, %rd2261;
	and.b64  	%rd2329, %rd2311, %rd2328;
	xor.b64  	%rd2330, %rd2329, %rd2261;
	add.s64 	%rd2331, %rd2236, %rd1947;
	add.s64 	%rd2333, %rd2331, %rd65;
	add.s64 	%rd2334, %rd2333, %rd2330;
	add.s64 	%rd2335, %rd2334, %rd2327;
	add.s64 	%rd2336, %rd2335, %rd2247;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9929,%dummy}, %rd2322;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9930}, %rd2322;
	}
	shf.r.wrap.b32 	%r9931, %r9930, %r9929, 28;
	shf.r.wrap.b32 	%r9932, %r9929, %r9930, 28;
	mov.b64 	%rd2337, {%r9932, %r9931};
	shf.l.wrap.b32 	%r9933, %r9929, %r9930, 30;
	shf.l.wrap.b32 	%r9934, %r9930, %r9929, 30;
	mov.b64 	%rd2338, {%r9934, %r9933};
	xor.b64  	%rd2339, %rd2338, %rd2337;
	shf.l.wrap.b32 	%r9935, %r9929, %r9930, 25;
	shf.l.wrap.b32 	%r9936, %r9930, %r9929, 25;
	mov.b64 	%rd2340, {%r9936, %r9935};
	xor.b64  	%rd2341, %rd2339, %rd2340;
	xor.b64  	%rd2342, %rd2322, %rd2272;
	xor.b64  	%rd2343, %rd2322, %rd2297;
	and.b64  	%rd2344, %rd2343, %rd2342;
	xor.b64  	%rd2345, %rd2344, %rd2322;
	add.s64 	%rd2346, %rd2335, %rd2345;
	add.s64 	%rd2347, %rd2346, %rd2341;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9937,%dummy}, %rd1934;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9938}, %rd1934;
	}
	shf.r.wrap.b32 	%r9939, %r9938, %r9937, 19;
	shf.r.wrap.b32 	%r9940, %r9937, %r9938, 19;
	mov.b64 	%rd2348, {%r9940, %r9939};
	shf.l.wrap.b32 	%r9941, %r9937, %r9938, 3;
	shf.l.wrap.b32 	%r9942, %r9938, %r9937, 3;
	mov.b64 	%rd2349, {%r9942, %r9941};
	shr.u64 	%rd2350, %rd1934, 6;
	xor.b64  	%rd2351, %rd2348, %rd2350;
	xor.b64  	%rd2352, %rd2351, %rd2349;
	shf.r.wrap.b32 	%r9943, %r9552, %r9551, 1;
	shf.r.wrap.b32 	%r9944, %r9551, %r9552, 1;
	mov.b64 	%rd2353, {%r9944, %r9943};
	shf.r.wrap.b32 	%r9945, %r9552, %r9551, 8;
	shf.r.wrap.b32 	%r9946, %r9551, %r9552, 8;
	mov.b64 	%rd2354, {%r9946, %r9945};
	shr.u64 	%rd2355, %rd1765, 7;
	xor.b64  	%rd2356, %rd2353, %rd2355;
	xor.b64  	%rd2357, %rd2356, %rd2354;
	add.s64 	%rd2358, %rd1869, %rd1752;
	add.s64 	%rd2359, %rd2358, %rd2352;
	add.s64 	%rd2360, %rd2359, %rd2357;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9947,%dummy}, %rd1947;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9948}, %rd1947;
	}
	shf.r.wrap.b32 	%r9949, %r9948, %r9947, 19;
	shf.r.wrap.b32 	%r9950, %r9947, %r9948, 19;
	mov.b64 	%rd2361, {%r9950, %r9949};
	shf.l.wrap.b32 	%r9951, %r9947, %r9948, 3;
	shf.l.wrap.b32 	%r9952, %r9948, %r9947, 3;
	mov.b64 	%rd2362, {%r9952, %r9951};
	shr.u64 	%rd2363, %rd1947, 6;
	xor.b64  	%rd2364, %rd2361, %rd2363;
	xor.b64  	%rd2365, %rd2364, %rd2362;
	shf.r.wrap.b32 	%r9953, %r9562, %r9561, 1;
	shf.r.wrap.b32 	%r9954, %r9561, %r9562, 1;
	mov.b64 	%rd2366, {%r9954, %r9953};
	shf.r.wrap.b32 	%r9955, %r9562, %r9561, 8;
	shf.r.wrap.b32 	%r9956, %r9561, %r9562, 8;
	mov.b64 	%rd2367, {%r9956, %r9955};
	shr.u64 	%rd2368, %rd1778, 7;
	xor.b64  	%rd2369, %rd2366, %rd2368;
	xor.b64  	%rd2370, %rd2369, %rd2367;
	add.s64 	%rd2371, %rd1882, %rd1765;
	add.s64 	%rd2372, %rd2371, %rd2365;
	add.s64 	%rd2373, %rd2372, %rd2370;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9957,%dummy}, %rd2360;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9958}, %rd2360;
	}
	shf.r.wrap.b32 	%r9959, %r9958, %r9957, 19;
	shf.r.wrap.b32 	%r9960, %r9957, %r9958, 19;
	mov.b64 	%rd2374, {%r9960, %r9959};
	shf.l.wrap.b32 	%r9961, %r9957, %r9958, 3;
	shf.l.wrap.b32 	%r9962, %r9958, %r9957, 3;
	mov.b64 	%rd2375, {%r9962, %r9961};
	shr.u64 	%rd2376, %rd2360, 6;
	xor.b64  	%rd2377, %rd2374, %rd2376;
	xor.b64  	%rd2378, %rd2377, %rd2375;
	shf.r.wrap.b32 	%r9963, %r9572, %r9571, 1;
	shf.r.wrap.b32 	%r9964, %r9571, %r9572, 1;
	mov.b64 	%rd2379, {%r9964, %r9963};
	shf.r.wrap.b32 	%r9965, %r9572, %r9571, 8;
	shf.r.wrap.b32 	%r9966, %r9571, %r9572, 8;
	mov.b64 	%rd2380, {%r9966, %r9965};
	shr.u64 	%rd2381, %rd1791, 7;
	xor.b64  	%rd2382, %rd2379, %rd2381;
	xor.b64  	%rd2383, %rd2382, %rd2380;
	add.s64 	%rd2384, %rd1895, %rd1778;
	add.s64 	%rd2385, %rd2384, %rd2378;
	add.s64 	%rd2386, %rd2385, %rd2383;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9967,%dummy}, %rd2373;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9968}, %rd2373;
	}
	shf.r.wrap.b32 	%r9969, %r9968, %r9967, 19;
	shf.r.wrap.b32 	%r9970, %r9967, %r9968, 19;
	mov.b64 	%rd2387, {%r9970, %r9969};
	shf.l.wrap.b32 	%r9971, %r9967, %r9968, 3;
	shf.l.wrap.b32 	%r9972, %r9968, %r9967, 3;
	mov.b64 	%rd2388, {%r9972, %r9971};
	shr.u64 	%rd2389, %rd2373, 6;
	xor.b64  	%rd2390, %rd2387, %rd2389;
	xor.b64  	%rd2391, %rd2390, %rd2388;
	shf.r.wrap.b32 	%r9973, %r9582, %r9581, 1;
	shf.r.wrap.b32 	%r9974, %r9581, %r9582, 1;
	mov.b64 	%rd2392, {%r9974, %r9973};
	shf.r.wrap.b32 	%r9975, %r9582, %r9581, 8;
	shf.r.wrap.b32 	%r9976, %r9581, %r9582, 8;
	mov.b64 	%rd2393, {%r9976, %r9975};
	shr.u64 	%rd2394, %rd1804, 7;
	xor.b64  	%rd2395, %rd2392, %rd2394;
	xor.b64  	%rd2396, %rd2395, %rd2393;
	add.s64 	%rd2397, %rd1908, %rd1791;
	add.s64 	%rd2398, %rd2397, %rd2391;
	add.s64 	%rd2399, %rd2398, %rd2396;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9977,%dummy}, %rd2386;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9978}, %rd2386;
	}
	shf.r.wrap.b32 	%r9979, %r9978, %r9977, 19;
	shf.r.wrap.b32 	%r9980, %r9977, %r9978, 19;
	mov.b64 	%rd2400, {%r9980, %r9979};
	shf.l.wrap.b32 	%r9981, %r9977, %r9978, 3;
	shf.l.wrap.b32 	%r9982, %r9978, %r9977, 3;
	mov.b64 	%rd2401, {%r9982, %r9981};
	shr.u64 	%rd2402, %rd2386, 6;
	xor.b64  	%rd2403, %rd2400, %rd2402;
	xor.b64  	%rd2404, %rd2403, %rd2401;
	shf.r.wrap.b32 	%r9983, %r9592, %r9591, 1;
	shf.r.wrap.b32 	%r9984, %r9591, %r9592, 1;
	mov.b64 	%rd2405, {%r9984, %r9983};
	shf.r.wrap.b32 	%r9985, %r9592, %r9591, 8;
	shf.r.wrap.b32 	%r9986, %r9591, %r9592, 8;
	mov.b64 	%rd2406, {%r9986, %r9985};
	shr.u64 	%rd2407, %rd1817, 7;
	xor.b64  	%rd2408, %rd2405, %rd2407;
	xor.b64  	%rd2409, %rd2408, %rd2406;
	add.s64 	%rd2410, %rd1921, %rd1804;
	add.s64 	%rd2411, %rd2410, %rd2404;
	add.s64 	%rd2412, %rd2411, %rd2409;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9987,%dummy}, %rd2399;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9988}, %rd2399;
	}
	shf.r.wrap.b32 	%r9989, %r9988, %r9987, 19;
	shf.r.wrap.b32 	%r9990, %r9987, %r9988, 19;
	mov.b64 	%rd2413, {%r9990, %r9989};
	shf.l.wrap.b32 	%r9991, %r9987, %r9988, 3;
	shf.l.wrap.b32 	%r9992, %r9988, %r9987, 3;
	mov.b64 	%rd2414, {%r9992, %r9991};
	shr.u64 	%rd2415, %rd2399, 6;
	xor.b64  	%rd2416, %rd2413, %rd2415;
	xor.b64  	%rd2417, %rd2416, %rd2414;
	shf.r.wrap.b32 	%r9993, %r9602, %r9601, 1;
	shf.r.wrap.b32 	%r9994, %r9601, %r9602, 1;
	mov.b64 	%rd2418, {%r9994, %r9993};
	shf.r.wrap.b32 	%r9995, %r9602, %r9601, 8;
	shf.r.wrap.b32 	%r9996, %r9601, %r9602, 8;
	mov.b64 	%rd2419, {%r9996, %r9995};
	shr.u64 	%rd2420, %rd1830, 7;
	xor.b64  	%rd2421, %rd2418, %rd2420;
	xor.b64  	%rd2422, %rd2421, %rd2419;
	add.s64 	%rd2423, %rd1934, %rd1817;
	add.s64 	%rd2424, %rd2423, %rd2417;
	add.s64 	%rd2425, %rd2424, %rd2422;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9997,%dummy}, %rd2412;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9998}, %rd2412;
	}
	shf.r.wrap.b32 	%r9999, %r9998, %r9997, 19;
	shf.r.wrap.b32 	%r10000, %r9997, %r9998, 19;
	mov.b64 	%rd2426, {%r10000, %r9999};
	shf.l.wrap.b32 	%r10001, %r9997, %r9998, 3;
	shf.l.wrap.b32 	%r10002, %r9998, %r9997, 3;
	mov.b64 	%rd2427, {%r10002, %r10001};
	shr.u64 	%rd2428, %rd2412, 6;
	xor.b64  	%rd2429, %rd2426, %rd2428;
	xor.b64  	%rd2430, %rd2429, %rd2427;
	shf.r.wrap.b32 	%r10003, %r9612, %r9611, 1;
	shf.r.wrap.b32 	%r10004, %r9611, %r9612, 1;
	mov.b64 	%rd2431, {%r10004, %r10003};
	shf.r.wrap.b32 	%r10005, %r9612, %r9611, 8;
	shf.r.wrap.b32 	%r10006, %r9611, %r9612, 8;
	mov.b64 	%rd2432, {%r10006, %r10005};
	shr.u64 	%rd2433, %rd1843, 7;
	xor.b64  	%rd2434, %rd2431, %rd2433;
	xor.b64  	%rd2435, %rd2434, %rd2432;
	add.s64 	%rd2436, %rd1947, %rd1830;
	add.s64 	%rd2437, %rd2436, %rd2430;
	add.s64 	%rd2438, %rd2437, %rd2435;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10007,%dummy}, %rd2425;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10008}, %rd2425;
	}
	shf.r.wrap.b32 	%r10009, %r10008, %r10007, 19;
	shf.r.wrap.b32 	%r10010, %r10007, %r10008, 19;
	mov.b64 	%rd2439, {%r10010, %r10009};
	shf.l.wrap.b32 	%r10011, %r10007, %r10008, 3;
	shf.l.wrap.b32 	%r10012, %r10008, %r10007, 3;
	mov.b64 	%rd2440, {%r10012, %r10011};
	shr.u64 	%rd2441, %rd2425, 6;
	xor.b64  	%rd2442, %rd2439, %rd2441;
	xor.b64  	%rd2443, %rd2442, %rd2440;
	shf.r.wrap.b32 	%r10013, %r9622, %r9621, 1;
	shf.r.wrap.b32 	%r10014, %r9621, %r9622, 1;
	mov.b64 	%rd2444, {%r10014, %r10013};
	shf.r.wrap.b32 	%r10015, %r9622, %r9621, 8;
	shf.r.wrap.b32 	%r10016, %r9621, %r9622, 8;
	mov.b64 	%rd2445, {%r10016, %r10015};
	shr.u64 	%rd2446, %rd1856, 7;
	xor.b64  	%rd2447, %rd2444, %rd2446;
	xor.b64  	%rd2448, %rd2447, %rd2445;
	add.s64 	%rd2449, %rd2360, %rd1843;
	add.s64 	%rd2450, %rd2449, %rd2443;
	add.s64 	%rd2451, %rd2450, %rd2448;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10017,%dummy}, %rd2438;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10018}, %rd2438;
	}
	shf.r.wrap.b32 	%r10019, %r10018, %r10017, 19;
	shf.r.wrap.b32 	%r10020, %r10017, %r10018, 19;
	mov.b64 	%rd2452, {%r10020, %r10019};
	shf.l.wrap.b32 	%r10021, %r10017, %r10018, 3;
	shf.l.wrap.b32 	%r10022, %r10018, %r10017, 3;
	mov.b64 	%rd2453, {%r10022, %r10021};
	shr.u64 	%rd2454, %rd2438, 6;
	xor.b64  	%rd2455, %rd2452, %rd2454;
	xor.b64  	%rd2456, %rd2455, %rd2453;
	shf.r.wrap.b32 	%r10023, %r9632, %r9631, 1;
	shf.r.wrap.b32 	%r10024, %r9631, %r9632, 1;
	mov.b64 	%rd2457, {%r10024, %r10023};
	shf.r.wrap.b32 	%r10025, %r9632, %r9631, 8;
	shf.r.wrap.b32 	%r10026, %r9631, %r9632, 8;
	mov.b64 	%rd2458, {%r10026, %r10025};
	shr.u64 	%rd2459, %rd1869, 7;
	xor.b64  	%rd2460, %rd2457, %rd2459;
	xor.b64  	%rd2461, %rd2460, %rd2458;
	add.s64 	%rd2462, %rd2373, %rd1856;
	add.s64 	%rd2463, %rd2462, %rd2456;
	add.s64 	%rd2464, %rd2463, %rd2461;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10027,%dummy}, %rd2451;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10028}, %rd2451;
	}
	shf.r.wrap.b32 	%r10029, %r10028, %r10027, 19;
	shf.r.wrap.b32 	%r10030, %r10027, %r10028, 19;
	mov.b64 	%rd2465, {%r10030, %r10029};
	shf.l.wrap.b32 	%r10031, %r10027, %r10028, 3;
	shf.l.wrap.b32 	%r10032, %r10028, %r10027, 3;
	mov.b64 	%rd2466, {%r10032, %r10031};
	shr.u64 	%rd2467, %rd2451, 6;
	xor.b64  	%rd2468, %rd2465, %rd2467;
	xor.b64  	%rd2469, %rd2468, %rd2466;
	shf.r.wrap.b32 	%r10033, %r9642, %r9641, 1;
	shf.r.wrap.b32 	%r10034, %r9641, %r9642, 1;
	mov.b64 	%rd2470, {%r10034, %r10033};
	shf.r.wrap.b32 	%r10035, %r9642, %r9641, 8;
	shf.r.wrap.b32 	%r10036, %r9641, %r9642, 8;
	mov.b64 	%rd2471, {%r10036, %r10035};
	shr.u64 	%rd2472, %rd1882, 7;
	xor.b64  	%rd2473, %rd2470, %rd2472;
	xor.b64  	%rd2474, %rd2473, %rd2471;
	add.s64 	%rd2475, %rd2386, %rd1869;
	add.s64 	%rd2476, %rd2475, %rd2469;
	add.s64 	%rd2477, %rd2476, %rd2474;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10037,%dummy}, %rd2464;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10038}, %rd2464;
	}
	shf.r.wrap.b32 	%r10039, %r10038, %r10037, 19;
	shf.r.wrap.b32 	%r10040, %r10037, %r10038, 19;
	mov.b64 	%rd2478, {%r10040, %r10039};
	shf.l.wrap.b32 	%r10041, %r10037, %r10038, 3;
	shf.l.wrap.b32 	%r10042, %r10038, %r10037, 3;
	mov.b64 	%rd2479, {%r10042, %r10041};
	shr.u64 	%rd2480, %rd2464, 6;
	xor.b64  	%rd2481, %rd2478, %rd2480;
	xor.b64  	%rd2482, %rd2481, %rd2479;
	shf.r.wrap.b32 	%r10043, %r9652, %r9651, 1;
	shf.r.wrap.b32 	%r10044, %r9651, %r9652, 1;
	mov.b64 	%rd2483, {%r10044, %r10043};
	shf.r.wrap.b32 	%r10045, %r9652, %r9651, 8;
	shf.r.wrap.b32 	%r10046, %r9651, %r9652, 8;
	mov.b64 	%rd2484, {%r10046, %r10045};
	shr.u64 	%rd2485, %rd1895, 7;
	xor.b64  	%rd2486, %rd2483, %rd2485;
	xor.b64  	%rd2487, %rd2486, %rd2484;
	add.s64 	%rd2488, %rd2399, %rd1882;
	add.s64 	%rd2489, %rd2488, %rd2482;
	add.s64 	%rd2490, %rd2489, %rd2487;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10047,%dummy}, %rd2477;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10048}, %rd2477;
	}
	shf.r.wrap.b32 	%r10049, %r10048, %r10047, 19;
	shf.r.wrap.b32 	%r10050, %r10047, %r10048, 19;
	mov.b64 	%rd2491, {%r10050, %r10049};
	shf.l.wrap.b32 	%r10051, %r10047, %r10048, 3;
	shf.l.wrap.b32 	%r10052, %r10048, %r10047, 3;
	mov.b64 	%rd2492, {%r10052, %r10051};
	shr.u64 	%rd2493, %rd2477, 6;
	xor.b64  	%rd2494, %rd2491, %rd2493;
	xor.b64  	%rd2495, %rd2494, %rd2492;
	shf.r.wrap.b32 	%r10053, %r9662, %r9661, 1;
	shf.r.wrap.b32 	%r10054, %r9661, %r9662, 1;
	mov.b64 	%rd2496, {%r10054, %r10053};
	shf.r.wrap.b32 	%r10055, %r9662, %r9661, 8;
	shf.r.wrap.b32 	%r10056, %r9661, %r9662, 8;
	mov.b64 	%rd2497, {%r10056, %r10055};
	shr.u64 	%rd2498, %rd1908, 7;
	xor.b64  	%rd2499, %rd2496, %rd2498;
	xor.b64  	%rd2500, %rd2499, %rd2497;
	add.s64 	%rd2501, %rd2412, %rd1895;
	add.s64 	%rd2502, %rd2501, %rd2495;
	add.s64 	%rd2503, %rd2502, %rd2500;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10057,%dummy}, %rd2490;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10058}, %rd2490;
	}
	shf.r.wrap.b32 	%r10059, %r10058, %r10057, 19;
	shf.r.wrap.b32 	%r10060, %r10057, %r10058, 19;
	mov.b64 	%rd2504, {%r10060, %r10059};
	shf.l.wrap.b32 	%r10061, %r10057, %r10058, 3;
	shf.l.wrap.b32 	%r10062, %r10058, %r10057, 3;
	mov.b64 	%rd2505, {%r10062, %r10061};
	shr.u64 	%rd2506, %rd2490, 6;
	xor.b64  	%rd2507, %rd2504, %rd2506;
	xor.b64  	%rd2508, %rd2507, %rd2505;
	shf.r.wrap.b32 	%r10063, %r9672, %r9671, 1;
	shf.r.wrap.b32 	%r10064, %r9671, %r9672, 1;
	mov.b64 	%rd2509, {%r10064, %r10063};
	shf.r.wrap.b32 	%r10065, %r9672, %r9671, 8;
	shf.r.wrap.b32 	%r10066, %r9671, %r9672, 8;
	mov.b64 	%rd2510, {%r10066, %r10065};
	shr.u64 	%rd2511, %rd1921, 7;
	xor.b64  	%rd2512, %rd2509, %rd2511;
	xor.b64  	%rd2513, %rd2512, %rd2510;
	add.s64 	%rd2514, %rd2425, %rd1908;
	add.s64 	%rd2515, %rd2514, %rd2508;
	add.s64 	%rd2516, %rd2515, %rd2513;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10067,%dummy}, %rd2503;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10068}, %rd2503;
	}
	shf.r.wrap.b32 	%r10069, %r10068, %r10067, 19;
	shf.r.wrap.b32 	%r10070, %r10067, %r10068, 19;
	mov.b64 	%rd2517, {%r10070, %r10069};
	shf.l.wrap.b32 	%r10071, %r10067, %r10068, 3;
	shf.l.wrap.b32 	%r10072, %r10068, %r10067, 3;
	mov.b64 	%rd2518, {%r10072, %r10071};
	shr.u64 	%rd2519, %rd2503, 6;
	xor.b64  	%rd2520, %rd2517, %rd2519;
	xor.b64  	%rd2521, %rd2520, %rd2518;
	shf.r.wrap.b32 	%r10073, %r9938, %r9937, 1;
	shf.r.wrap.b32 	%r10074, %r9937, %r9938, 1;
	mov.b64 	%rd2522, {%r10074, %r10073};
	shf.r.wrap.b32 	%r10075, %r9938, %r9937, 8;
	shf.r.wrap.b32 	%r10076, %r9937, %r9938, 8;
	mov.b64 	%rd2523, {%r10076, %r10075};
	shr.u64 	%rd2524, %rd1934, 7;
	xor.b64  	%rd2525, %rd2522, %rd2524;
	xor.b64  	%rd2526, %rd2525, %rd2523;
	add.s64 	%rd2527, %rd2438, %rd1921;
	add.s64 	%rd2528, %rd2527, %rd2521;
	add.s64 	%rd2529, %rd2528, %rd2526;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10077,%dummy}, %rd2516;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10078}, %rd2516;
	}
	shf.r.wrap.b32 	%r10079, %r10078, %r10077, 19;
	shf.r.wrap.b32 	%r10080, %r10077, %r10078, 19;
	mov.b64 	%rd2530, {%r10080, %r10079};
	shf.l.wrap.b32 	%r10081, %r10077, %r10078, 3;
	shf.l.wrap.b32 	%r10082, %r10078, %r10077, 3;
	mov.b64 	%rd2531, {%r10082, %r10081};
	shr.u64 	%rd2532, %rd2516, 6;
	xor.b64  	%rd2533, %rd2530, %rd2532;
	xor.b64  	%rd2534, %rd2533, %rd2531;
	shf.r.wrap.b32 	%r10083, %r9948, %r9947, 1;
	shf.r.wrap.b32 	%r10084, %r9947, %r9948, 1;
	mov.b64 	%rd2535, {%r10084, %r10083};
	shf.r.wrap.b32 	%r10085, %r9948, %r9947, 8;
	shf.r.wrap.b32 	%r10086, %r9947, %r9948, 8;
	mov.b64 	%rd2536, {%r10086, %r10085};
	shr.u64 	%rd2537, %rd1947, 7;
	xor.b64  	%rd2538, %rd2535, %rd2537;
	xor.b64  	%rd2539, %rd2538, %rd2536;
	add.s64 	%rd2540, %rd2451, %rd1934;
	add.s64 	%rd2541, %rd2540, %rd2534;
	add.s64 	%rd2542, %rd2541, %rd2539;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10087,%dummy}, %rd2529;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10088}, %rd2529;
	}
	shf.r.wrap.b32 	%r10089, %r10088, %r10087, 19;
	shf.r.wrap.b32 	%r10090, %r10087, %r10088, 19;
	mov.b64 	%rd2543, {%r10090, %r10089};
	shf.l.wrap.b32 	%r10091, %r10087, %r10088, 3;
	shf.l.wrap.b32 	%r10092, %r10088, %r10087, 3;
	mov.b64 	%rd2544, {%r10092, %r10091};
	shr.u64 	%rd2545, %rd2529, 6;
	xor.b64  	%rd2546, %rd2543, %rd2545;
	xor.b64  	%rd2547, %rd2546, %rd2544;
	shf.r.wrap.b32 	%r10093, %r9958, %r9957, 1;
	shf.r.wrap.b32 	%r10094, %r9957, %r9958, 1;
	mov.b64 	%rd2548, {%r10094, %r10093};
	shf.r.wrap.b32 	%r10095, %r9958, %r9957, 8;
	shf.r.wrap.b32 	%r10096, %r9957, %r9958, 8;
	mov.b64 	%rd2549, {%r10096, %r10095};
	shr.u64 	%rd2550, %rd2360, 7;
	xor.b64  	%rd2551, %rd2548, %rd2550;
	xor.b64  	%rd2552, %rd2551, %rd2549;
	add.s64 	%rd2553, %rd2464, %rd1947;
	add.s64 	%rd2554, %rd2553, %rd2547;
	add.s64 	%rd2555, %rd2554, %rd2552;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10097,%dummy}, %rd2336;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10098}, %rd2336;
	}
	shf.r.wrap.b32 	%r10099, %r10098, %r10097, 14;
	shf.r.wrap.b32 	%r10100, %r10097, %r10098, 14;
	mov.b64 	%rd2556, {%r10100, %r10099};
	shf.r.wrap.b32 	%r10101, %r10098, %r10097, 18;
	shf.r.wrap.b32 	%r10102, %r10097, %r10098, 18;
	mov.b64 	%rd2557, {%r10102, %r10101};
	xor.b64  	%rd2558, %rd2557, %rd2556;
	shf.l.wrap.b32 	%r10103, %r10097, %r10098, 23;
	shf.l.wrap.b32 	%r10104, %r10098, %r10097, 23;
	mov.b64 	%rd2559, {%r10104, %r10103};
	xor.b64  	%rd2560, %rd2558, %rd2559;
	xor.b64  	%rd2561, %rd2311, %rd2286;
	and.b64  	%rd2562, %rd2336, %rd2561;
	xor.b64  	%rd2563, %rd2562, %rd2286;
	add.s64 	%rd2564, %rd2563, %rd2261;
	add.s64 	%rd2565, %rd2564, %rd2360;
	add.s64 	%rd2567, %rd2565, %rd66;
	add.s64 	%rd2568, %rd2567, %rd2560;
	add.s64 	%rd2569, %rd2568, %rd2272;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10105,%dummy}, %rd2347;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10106}, %rd2347;
	}
	shf.r.wrap.b32 	%r10107, %r10106, %r10105, 28;
	shf.r.wrap.b32 	%r10108, %r10105, %r10106, 28;
	mov.b64 	%rd2570, {%r10108, %r10107};
	shf.l.wrap.b32 	%r10109, %r10105, %r10106, 30;
	shf.l.wrap.b32 	%r10110, %r10106, %r10105, 30;
	mov.b64 	%rd2571, {%r10110, %r10109};
	xor.b64  	%rd2572, %rd2571, %rd2570;
	shf.l.wrap.b32 	%r10111, %r10105, %r10106, 25;
	shf.l.wrap.b32 	%r10112, %r10106, %r10105, 25;
	mov.b64 	%rd2573, {%r10112, %r10111};
	xor.b64  	%rd2574, %rd2572, %rd2573;
	xor.b64  	%rd2575, %rd2347, %rd2297;
	xor.b64  	%rd2576, %rd2347, %rd2322;
	and.b64  	%rd2577, %rd2576, %rd2575;
	xor.b64  	%rd2578, %rd2577, %rd2347;
	add.s64 	%rd2579, %rd2568, %rd2578;
	add.s64 	%rd2580, %rd2579, %rd2574;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10113,%dummy}, %rd2569;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10114}, %rd2569;
	}
	shf.r.wrap.b32 	%r10115, %r10114, %r10113, 14;
	shf.r.wrap.b32 	%r10116, %r10113, %r10114, 14;
	mov.b64 	%rd2581, {%r10116, %r10115};
	shf.r.wrap.b32 	%r10117, %r10114, %r10113, 18;
	shf.r.wrap.b32 	%r10118, %r10113, %r10114, 18;
	mov.b64 	%rd2582, {%r10118, %r10117};
	xor.b64  	%rd2583, %rd2582, %rd2581;
	shf.l.wrap.b32 	%r10119, %r10113, %r10114, 23;
	shf.l.wrap.b32 	%r10120, %r10114, %r10113, 23;
	mov.b64 	%rd2584, {%r10120, %r10119};
	xor.b64  	%rd2585, %rd2583, %rd2584;
	xor.b64  	%rd2586, %rd2336, %rd2311;
	and.b64  	%rd2587, %rd2569, %rd2586;
	xor.b64  	%rd2588, %rd2587, %rd2311;
	add.s64 	%rd2589, %rd2373, %rd2286;
	add.s64 	%rd2591, %rd2589, %rd67;
	add.s64 	%rd2592, %rd2591, %rd2588;
	add.s64 	%rd2593, %rd2592, %rd2585;
	add.s64 	%rd2594, %rd2593, %rd2297;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10121,%dummy}, %rd2580;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10122}, %rd2580;
	}
	shf.r.wrap.b32 	%r10123, %r10122, %r10121, 28;
	shf.r.wrap.b32 	%r10124, %r10121, %r10122, 28;
	mov.b64 	%rd2595, {%r10124, %r10123};
	shf.l.wrap.b32 	%r10125, %r10121, %r10122, 30;
	shf.l.wrap.b32 	%r10126, %r10122, %r10121, 30;
	mov.b64 	%rd2596, {%r10126, %r10125};
	xor.b64  	%rd2597, %rd2596, %rd2595;
	shf.l.wrap.b32 	%r10127, %r10121, %r10122, 25;
	shf.l.wrap.b32 	%r10128, %r10122, %r10121, 25;
	mov.b64 	%rd2598, {%r10128, %r10127};
	xor.b64  	%rd2599, %rd2597, %rd2598;
	xor.b64  	%rd2600, %rd2580, %rd2322;
	xor.b64  	%rd2601, %rd2580, %rd2347;
	and.b64  	%rd2602, %rd2601, %rd2600;
	xor.b64  	%rd2603, %rd2602, %rd2580;
	add.s64 	%rd2604, %rd2593, %rd2603;
	add.s64 	%rd2605, %rd2604, %rd2599;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10129,%dummy}, %rd2594;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10130}, %rd2594;
	}
	shf.r.wrap.b32 	%r10131, %r10130, %r10129, 14;
	shf.r.wrap.b32 	%r10132, %r10129, %r10130, 14;
	mov.b64 	%rd2606, {%r10132, %r10131};
	shf.r.wrap.b32 	%r10133, %r10130, %r10129, 18;
	shf.r.wrap.b32 	%r10134, %r10129, %r10130, 18;
	mov.b64 	%rd2607, {%r10134, %r10133};
	xor.b64  	%rd2608, %rd2607, %rd2606;
	shf.l.wrap.b32 	%r10135, %r10129, %r10130, 23;
	shf.l.wrap.b32 	%r10136, %r10130, %r10129, 23;
	mov.b64 	%rd2609, {%r10136, %r10135};
	xor.b64  	%rd2610, %rd2608, %rd2609;
	xor.b64  	%rd2611, %rd2569, %rd2336;
	and.b64  	%rd2612, %rd2594, %rd2611;
	xor.b64  	%rd2613, %rd2612, %rd2336;
	add.s64 	%rd2614, %rd2386, %rd2311;
	add.s64 	%rd2616, %rd2614, %rd68;
	add.s64 	%rd2617, %rd2616, %rd2613;
	add.s64 	%rd2618, %rd2617, %rd2610;
	add.s64 	%rd2619, %rd2618, %rd2322;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10137,%dummy}, %rd2605;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10138}, %rd2605;
	}
	shf.r.wrap.b32 	%r10139, %r10138, %r10137, 28;
	shf.r.wrap.b32 	%r10140, %r10137, %r10138, 28;
	mov.b64 	%rd2620, {%r10140, %r10139};
	shf.l.wrap.b32 	%r10141, %r10137, %r10138, 30;
	shf.l.wrap.b32 	%r10142, %r10138, %r10137, 30;
	mov.b64 	%rd2621, {%r10142, %r10141};
	xor.b64  	%rd2622, %rd2621, %rd2620;
	shf.l.wrap.b32 	%r10143, %r10137, %r10138, 25;
	shf.l.wrap.b32 	%r10144, %r10138, %r10137, 25;
	mov.b64 	%rd2623, {%r10144, %r10143};
	xor.b64  	%rd2624, %rd2622, %rd2623;
	xor.b64  	%rd2625, %rd2605, %rd2347;
	xor.b64  	%rd2626, %rd2605, %rd2580;
	and.b64  	%rd2627, %rd2626, %rd2625;
	xor.b64  	%rd2628, %rd2627, %rd2605;
	add.s64 	%rd2629, %rd2618, %rd2628;
	add.s64 	%rd2630, %rd2629, %rd2624;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10145,%dummy}, %rd2619;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10146}, %rd2619;
	}
	shf.r.wrap.b32 	%r10147, %r10146, %r10145, 14;
	shf.r.wrap.b32 	%r10148, %r10145, %r10146, 14;
	mov.b64 	%rd2631, {%r10148, %r10147};
	shf.r.wrap.b32 	%r10149, %r10146, %r10145, 18;
	shf.r.wrap.b32 	%r10150, %r10145, %r10146, 18;
	mov.b64 	%rd2632, {%r10150, %r10149};
	xor.b64  	%rd2633, %rd2632, %rd2631;
	shf.l.wrap.b32 	%r10151, %r10145, %r10146, 23;
	shf.l.wrap.b32 	%r10152, %r10146, %r10145, 23;
	mov.b64 	%rd2634, {%r10152, %r10151};
	xor.b64  	%rd2635, %rd2633, %rd2634;
	xor.b64  	%rd2636, %rd2594, %rd2569;
	and.b64  	%rd2637, %rd2619, %rd2636;
	xor.b64  	%rd2638, %rd2637, %rd2569;
	add.s64 	%rd2639, %rd2399, %rd2336;
	add.s64 	%rd2641, %rd2639, %rd69;
	add.s64 	%rd2642, %rd2641, %rd2638;
	add.s64 	%rd2643, %rd2642, %rd2635;
	add.s64 	%rd2644, %rd2643, %rd2347;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10153,%dummy}, %rd2630;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10154}, %rd2630;
	}
	shf.r.wrap.b32 	%r10155, %r10154, %r10153, 28;
	shf.r.wrap.b32 	%r10156, %r10153, %r10154, 28;
	mov.b64 	%rd2645, {%r10156, %r10155};
	shf.l.wrap.b32 	%r10157, %r10153, %r10154, 30;
	shf.l.wrap.b32 	%r10158, %r10154, %r10153, 30;
	mov.b64 	%rd2646, {%r10158, %r10157};
	xor.b64  	%rd2647, %rd2646, %rd2645;
	shf.l.wrap.b32 	%r10159, %r10153, %r10154, 25;
	shf.l.wrap.b32 	%r10160, %r10154, %r10153, 25;
	mov.b64 	%rd2648, {%r10160, %r10159};
	xor.b64  	%rd2649, %rd2647, %rd2648;
	xor.b64  	%rd2650, %rd2630, %rd2580;
	xor.b64  	%rd2651, %rd2630, %rd2605;
	and.b64  	%rd2652, %rd2651, %rd2650;
	xor.b64  	%rd2653, %rd2652, %rd2630;
	add.s64 	%rd2654, %rd2643, %rd2653;
	add.s64 	%rd2655, %rd2654, %rd2649;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10161,%dummy}, %rd2644;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10162}, %rd2644;
	}
	shf.r.wrap.b32 	%r10163, %r10162, %r10161, 14;
	shf.r.wrap.b32 	%r10164, %r10161, %r10162, 14;
	mov.b64 	%rd2656, {%r10164, %r10163};
	shf.r.wrap.b32 	%r10165, %r10162, %r10161, 18;
	shf.r.wrap.b32 	%r10166, %r10161, %r10162, 18;
	mov.b64 	%rd2657, {%r10166, %r10165};
	xor.b64  	%rd2658, %rd2657, %rd2656;
	shf.l.wrap.b32 	%r10167, %r10161, %r10162, 23;
	shf.l.wrap.b32 	%r10168, %r10162, %r10161, 23;
	mov.b64 	%rd2659, {%r10168, %r10167};
	xor.b64  	%rd2660, %rd2658, %rd2659;
	xor.b64  	%rd2661, %rd2619, %rd2594;
	and.b64  	%rd2662, %rd2644, %rd2661;
	xor.b64  	%rd2663, %rd2662, %rd2594;
	add.s64 	%rd2664, %rd2569, %rd2412;
	add.s64 	%rd2666, %rd2664, %rd70;
	add.s64 	%rd2667, %rd2666, %rd2663;
	add.s64 	%rd2668, %rd2667, %rd2660;
	add.s64 	%rd2669, %rd2668, %rd2580;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10169,%dummy}, %rd2655;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10170}, %rd2655;
	}
	shf.r.wrap.b32 	%r10171, %r10170, %r10169, 28;
	shf.r.wrap.b32 	%r10172, %r10169, %r10170, 28;
	mov.b64 	%rd2670, {%r10172, %r10171};
	shf.l.wrap.b32 	%r10173, %r10169, %r10170, 30;
	shf.l.wrap.b32 	%r10174, %r10170, %r10169, 30;
	mov.b64 	%rd2671, {%r10174, %r10173};
	xor.b64  	%rd2672, %rd2671, %rd2670;
	shf.l.wrap.b32 	%r10175, %r10169, %r10170, 25;
	shf.l.wrap.b32 	%r10176, %r10170, %r10169, 25;
	mov.b64 	%rd2673, {%r10176, %r10175};
	xor.b64  	%rd2674, %rd2672, %rd2673;
	xor.b64  	%rd2675, %rd2655, %rd2605;
	xor.b64  	%rd2676, %rd2655, %rd2630;
	and.b64  	%rd2677, %rd2676, %rd2675;
	xor.b64  	%rd2678, %rd2677, %rd2655;
	add.s64 	%rd2679, %rd2668, %rd2678;
	add.s64 	%rd2680, %rd2679, %rd2674;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10177,%dummy}, %rd2669;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10178}, %rd2669;
	}
	shf.r.wrap.b32 	%r10179, %r10178, %r10177, 14;
	shf.r.wrap.b32 	%r10180, %r10177, %r10178, 14;
	mov.b64 	%rd2681, {%r10180, %r10179};
	shf.r.wrap.b32 	%r10181, %r10178, %r10177, 18;
	shf.r.wrap.b32 	%r10182, %r10177, %r10178, 18;
	mov.b64 	%rd2682, {%r10182, %r10181};
	xor.b64  	%rd2683, %rd2682, %rd2681;
	shf.l.wrap.b32 	%r10183, %r10177, %r10178, 23;
	shf.l.wrap.b32 	%r10184, %r10178, %r10177, 23;
	mov.b64 	%rd2684, {%r10184, %r10183};
	xor.b64  	%rd2685, %rd2683, %rd2684;
	xor.b64  	%rd2686, %rd2644, %rd2619;
	and.b64  	%rd2687, %rd2669, %rd2686;
	xor.b64  	%rd2688, %rd2687, %rd2619;
	add.s64 	%rd2689, %rd2594, %rd2425;
	add.s64 	%rd2691, %rd2689, %rd71;
	add.s64 	%rd2692, %rd2691, %rd2688;
	add.s64 	%rd2693, %rd2692, %rd2685;
	add.s64 	%rd2694, %rd2693, %rd2605;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10185,%dummy}, %rd2680;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10186}, %rd2680;
	}
	shf.r.wrap.b32 	%r10187, %r10186, %r10185, 28;
	shf.r.wrap.b32 	%r10188, %r10185, %r10186, 28;
	mov.b64 	%rd2695, {%r10188, %r10187};
	shf.l.wrap.b32 	%r10189, %r10185, %r10186, 30;
	shf.l.wrap.b32 	%r10190, %r10186, %r10185, 30;
	mov.b64 	%rd2696, {%r10190, %r10189};
	xor.b64  	%rd2697, %rd2696, %rd2695;
	shf.l.wrap.b32 	%r10191, %r10185, %r10186, 25;
	shf.l.wrap.b32 	%r10192, %r10186, %r10185, 25;
	mov.b64 	%rd2698, {%r10192, %r10191};
	xor.b64  	%rd2699, %rd2697, %rd2698;
	xor.b64  	%rd2700, %rd2680, %rd2630;
	xor.b64  	%rd2701, %rd2680, %rd2655;
	and.b64  	%rd2702, %rd2701, %rd2700;
	xor.b64  	%rd2703, %rd2702, %rd2680;
	add.s64 	%rd2704, %rd2693, %rd2703;
	add.s64 	%rd2705, %rd2704, %rd2699;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10193,%dummy}, %rd2694;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10194}, %rd2694;
	}
	shf.r.wrap.b32 	%r10195, %r10194, %r10193, 14;
	shf.r.wrap.b32 	%r10196, %r10193, %r10194, 14;
	mov.b64 	%rd2706, {%r10196, %r10195};
	shf.r.wrap.b32 	%r10197, %r10194, %r10193, 18;
	shf.r.wrap.b32 	%r10198, %r10193, %r10194, 18;
	mov.b64 	%rd2707, {%r10198, %r10197};
	xor.b64  	%rd2708, %rd2707, %rd2706;
	shf.l.wrap.b32 	%r10199, %r10193, %r10194, 23;
	shf.l.wrap.b32 	%r10200, %r10194, %r10193, 23;
	mov.b64 	%rd2709, {%r10200, %r10199};
	xor.b64  	%rd2710, %rd2708, %rd2709;
	xor.b64  	%rd2711, %rd2669, %rd2644;
	and.b64  	%rd2712, %rd2694, %rd2711;
	xor.b64  	%rd2713, %rd2712, %rd2644;
	add.s64 	%rd2714, %rd2619, %rd2438;
	add.s64 	%rd2716, %rd2714, %rd72;
	add.s64 	%rd2717, %rd2716, %rd2713;
	add.s64 	%rd2718, %rd2717, %rd2710;
	add.s64 	%rd2719, %rd2718, %rd2630;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10201,%dummy}, %rd2705;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10202}, %rd2705;
	}
	shf.r.wrap.b32 	%r10203, %r10202, %r10201, 28;
	shf.r.wrap.b32 	%r10204, %r10201, %r10202, 28;
	mov.b64 	%rd2720, {%r10204, %r10203};
	shf.l.wrap.b32 	%r10205, %r10201, %r10202, 30;
	shf.l.wrap.b32 	%r10206, %r10202, %r10201, 30;
	mov.b64 	%rd2721, {%r10206, %r10205};
	xor.b64  	%rd2722, %rd2721, %rd2720;
	shf.l.wrap.b32 	%r10207, %r10201, %r10202, 25;
	shf.l.wrap.b32 	%r10208, %r10202, %r10201, 25;
	mov.b64 	%rd2723, {%r10208, %r10207};
	xor.b64  	%rd2724, %rd2722, %rd2723;
	xor.b64  	%rd2725, %rd2705, %rd2655;
	xor.b64  	%rd2726, %rd2705, %rd2680;
	and.b64  	%rd2727, %rd2726, %rd2725;
	xor.b64  	%rd2728, %rd2727, %rd2705;
	add.s64 	%rd2729, %rd2718, %rd2728;
	add.s64 	%rd2730, %rd2729, %rd2724;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10209,%dummy}, %rd2719;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10210}, %rd2719;
	}
	shf.r.wrap.b32 	%r10211, %r10210, %r10209, 14;
	shf.r.wrap.b32 	%r10212, %r10209, %r10210, 14;
	mov.b64 	%rd2731, {%r10212, %r10211};
	shf.r.wrap.b32 	%r10213, %r10210, %r10209, 18;
	shf.r.wrap.b32 	%r10214, %r10209, %r10210, 18;
	mov.b64 	%rd2732, {%r10214, %r10213};
	xor.b64  	%rd2733, %rd2732, %rd2731;
	shf.l.wrap.b32 	%r10215, %r10209, %r10210, 23;
	shf.l.wrap.b32 	%r10216, %r10210, %r10209, 23;
	mov.b64 	%rd2734, {%r10216, %r10215};
	xor.b64  	%rd2735, %rd2733, %rd2734;
	xor.b64  	%rd2736, %rd2694, %rd2669;
	and.b64  	%rd2737, %rd2719, %rd2736;
	xor.b64  	%rd2738, %rd2737, %rd2669;
	add.s64 	%rd2739, %rd2644, %rd2451;
	add.s64 	%rd2741, %rd2739, %rd73;
	add.s64 	%rd2742, %rd2741, %rd2738;
	add.s64 	%rd2743, %rd2742, %rd2735;
	add.s64 	%rd2744, %rd2743, %rd2655;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10217,%dummy}, %rd2730;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10218}, %rd2730;
	}
	shf.r.wrap.b32 	%r10219, %r10218, %r10217, 28;
	shf.r.wrap.b32 	%r10220, %r10217, %r10218, 28;
	mov.b64 	%rd2745, {%r10220, %r10219};
	shf.l.wrap.b32 	%r10221, %r10217, %r10218, 30;
	shf.l.wrap.b32 	%r10222, %r10218, %r10217, 30;
	mov.b64 	%rd2746, {%r10222, %r10221};
	xor.b64  	%rd2747, %rd2746, %rd2745;
	shf.l.wrap.b32 	%r10223, %r10217, %r10218, 25;
	shf.l.wrap.b32 	%r10224, %r10218, %r10217, 25;
	mov.b64 	%rd2748, {%r10224, %r10223};
	xor.b64  	%rd2749, %rd2747, %rd2748;
	xor.b64  	%rd2750, %rd2730, %rd2680;
	xor.b64  	%rd2751, %rd2730, %rd2705;
	and.b64  	%rd2752, %rd2751, %rd2750;
	xor.b64  	%rd2753, %rd2752, %rd2730;
	add.s64 	%rd2754, %rd2743, %rd2753;
	add.s64 	%rd2755, %rd2754, %rd2749;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10225,%dummy}, %rd2744;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10226}, %rd2744;
	}
	shf.r.wrap.b32 	%r10227, %r10226, %r10225, 14;
	shf.r.wrap.b32 	%r10228, %r10225, %r10226, 14;
	mov.b64 	%rd2756, {%r10228, %r10227};
	shf.r.wrap.b32 	%r10229, %r10226, %r10225, 18;
	shf.r.wrap.b32 	%r10230, %r10225, %r10226, 18;
	mov.b64 	%rd2757, {%r10230, %r10229};
	xor.b64  	%rd2758, %rd2757, %rd2756;
	shf.l.wrap.b32 	%r10231, %r10225, %r10226, 23;
	shf.l.wrap.b32 	%r10232, %r10226, %r10225, 23;
	mov.b64 	%rd2759, {%r10232, %r10231};
	xor.b64  	%rd2760, %rd2758, %rd2759;
	xor.b64  	%rd2761, %rd2719, %rd2694;
	and.b64  	%rd2762, %rd2744, %rd2761;
	xor.b64  	%rd2763, %rd2762, %rd2694;
	add.s64 	%rd2764, %rd2669, %rd2464;
	add.s64 	%rd2766, %rd2764, %rd74;
	add.s64 	%rd2767, %rd2766, %rd2763;
	add.s64 	%rd2768, %rd2767, %rd2760;
	add.s64 	%rd2769, %rd2768, %rd2680;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10233,%dummy}, %rd2755;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10234}, %rd2755;
	}
	shf.r.wrap.b32 	%r10235, %r10234, %r10233, 28;
	shf.r.wrap.b32 	%r10236, %r10233, %r10234, 28;
	mov.b64 	%rd2770, {%r10236, %r10235};
	shf.l.wrap.b32 	%r10237, %r10233, %r10234, 30;
	shf.l.wrap.b32 	%r10238, %r10234, %r10233, 30;
	mov.b64 	%rd2771, {%r10238, %r10237};
	xor.b64  	%rd2772, %rd2771, %rd2770;
	shf.l.wrap.b32 	%r10239, %r10233, %r10234, 25;
	shf.l.wrap.b32 	%r10240, %r10234, %r10233, 25;
	mov.b64 	%rd2773, {%r10240, %r10239};
	xor.b64  	%rd2774, %rd2772, %rd2773;
	xor.b64  	%rd2775, %rd2755, %rd2705;
	xor.b64  	%rd2776, %rd2755, %rd2730;
	and.b64  	%rd2777, %rd2776, %rd2775;
	xor.b64  	%rd2778, %rd2777, %rd2755;
	add.s64 	%rd2779, %rd2768, %rd2778;
	add.s64 	%rd2780, %rd2779, %rd2774;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10241,%dummy}, %rd2769;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10242}, %rd2769;
	}
	shf.r.wrap.b32 	%r10243, %r10242, %r10241, 14;
	shf.r.wrap.b32 	%r10244, %r10241, %r10242, 14;
	mov.b64 	%rd2781, {%r10244, %r10243};
	shf.r.wrap.b32 	%r10245, %r10242, %r10241, 18;
	shf.r.wrap.b32 	%r10246, %r10241, %r10242, 18;
	mov.b64 	%rd2782, {%r10246, %r10245};
	xor.b64  	%rd2783, %rd2782, %rd2781;
	shf.l.wrap.b32 	%r10247, %r10241, %r10242, 23;
	shf.l.wrap.b32 	%r10248, %r10242, %r10241, 23;
	mov.b64 	%rd2784, {%r10248, %r10247};
	xor.b64  	%rd2785, %rd2783, %rd2784;
	xor.b64  	%rd2786, %rd2744, %rd2719;
	and.b64  	%rd2787, %rd2769, %rd2786;
	xor.b64  	%rd2788, %rd2787, %rd2719;
	add.s64 	%rd2789, %rd2694, %rd2477;
	add.s64 	%rd2791, %rd2789, %rd75;
	add.s64 	%rd2792, %rd2791, %rd2788;
	add.s64 	%rd2793, %rd2792, %rd2785;
	add.s64 	%rd2794, %rd2793, %rd2705;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10249,%dummy}, %rd2780;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10250}, %rd2780;
	}
	shf.r.wrap.b32 	%r10251, %r10250, %r10249, 28;
	shf.r.wrap.b32 	%r10252, %r10249, %r10250, 28;
	mov.b64 	%rd2795, {%r10252, %r10251};
	shf.l.wrap.b32 	%r10253, %r10249, %r10250, 30;
	shf.l.wrap.b32 	%r10254, %r10250, %r10249, 30;
	mov.b64 	%rd2796, {%r10254, %r10253};
	xor.b64  	%rd2797, %rd2796, %rd2795;
	shf.l.wrap.b32 	%r10255, %r10249, %r10250, 25;
	shf.l.wrap.b32 	%r10256, %r10250, %r10249, 25;
	mov.b64 	%rd2798, {%r10256, %r10255};
	xor.b64  	%rd2799, %rd2797, %rd2798;
	xor.b64  	%rd2800, %rd2780, %rd2730;
	xor.b64  	%rd2801, %rd2780, %rd2755;
	and.b64  	%rd2802, %rd2801, %rd2800;
	xor.b64  	%rd2803, %rd2802, %rd2780;
	add.s64 	%rd2804, %rd2793, %rd2803;
	add.s64 	%rd2805, %rd2804, %rd2799;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10257,%dummy}, %rd2794;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10258}, %rd2794;
	}
	shf.r.wrap.b32 	%r10259, %r10258, %r10257, 14;
	shf.r.wrap.b32 	%r10260, %r10257, %r10258, 14;
	mov.b64 	%rd2806, {%r10260, %r10259};
	shf.r.wrap.b32 	%r10261, %r10258, %r10257, 18;
	shf.r.wrap.b32 	%r10262, %r10257, %r10258, 18;
	mov.b64 	%rd2807, {%r10262, %r10261};
	xor.b64  	%rd2808, %rd2807, %rd2806;
	shf.l.wrap.b32 	%r10263, %r10257, %r10258, 23;
	shf.l.wrap.b32 	%r10264, %r10258, %r10257, 23;
	mov.b64 	%rd2809, {%r10264, %r10263};
	xor.b64  	%rd2810, %rd2808, %rd2809;
	xor.b64  	%rd2811, %rd2769, %rd2744;
	and.b64  	%rd2812, %rd2794, %rd2811;
	xor.b64  	%rd2813, %rd2812, %rd2744;
	add.s64 	%rd2814, %rd2719, %rd2490;
	add.s64 	%rd2816, %rd2814, %rd76;
	add.s64 	%rd2817, %rd2816, %rd2813;
	add.s64 	%rd2818, %rd2817, %rd2810;
	add.s64 	%rd2819, %rd2818, %rd2730;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10265,%dummy}, %rd2805;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10266}, %rd2805;
	}
	shf.r.wrap.b32 	%r10267, %r10266, %r10265, 28;
	shf.r.wrap.b32 	%r10268, %r10265, %r10266, 28;
	mov.b64 	%rd2820, {%r10268, %r10267};
	shf.l.wrap.b32 	%r10269, %r10265, %r10266, 30;
	shf.l.wrap.b32 	%r10270, %r10266, %r10265, 30;
	mov.b64 	%rd2821, {%r10270, %r10269};
	xor.b64  	%rd2822, %rd2821, %rd2820;
	shf.l.wrap.b32 	%r10271, %r10265, %r10266, 25;
	shf.l.wrap.b32 	%r10272, %r10266, %r10265, 25;
	mov.b64 	%rd2823, {%r10272, %r10271};
	xor.b64  	%rd2824, %rd2822, %rd2823;
	xor.b64  	%rd2825, %rd2805, %rd2755;
	xor.b64  	%rd2826, %rd2805, %rd2780;
	and.b64  	%rd2827, %rd2826, %rd2825;
	xor.b64  	%rd2828, %rd2827, %rd2805;
	add.s64 	%rd2829, %rd2818, %rd2828;
	add.s64 	%rd2830, %rd2829, %rd2824;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10273,%dummy}, %rd2819;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10274}, %rd2819;
	}
	shf.r.wrap.b32 	%r10275, %r10274, %r10273, 14;
	shf.r.wrap.b32 	%r10276, %r10273, %r10274, 14;
	mov.b64 	%rd2831, {%r10276, %r10275};
	shf.r.wrap.b32 	%r10277, %r10274, %r10273, 18;
	shf.r.wrap.b32 	%r10278, %r10273, %r10274, 18;
	mov.b64 	%rd2832, {%r10278, %r10277};
	xor.b64  	%rd2833, %rd2832, %rd2831;
	shf.l.wrap.b32 	%r10279, %r10273, %r10274, 23;
	shf.l.wrap.b32 	%r10280, %r10274, %r10273, 23;
	mov.b64 	%rd2834, {%r10280, %r10279};
	xor.b64  	%rd2835, %rd2833, %rd2834;
	xor.b64  	%rd2836, %rd2794, %rd2769;
	and.b64  	%rd2837, %rd2819, %rd2836;
	xor.b64  	%rd2838, %rd2837, %rd2769;
	add.s64 	%rd2839, %rd2744, %rd2503;
	add.s64 	%rd2841, %rd2839, %rd77;
	add.s64 	%rd2842, %rd2841, %rd2838;
	add.s64 	%rd2843, %rd2842, %rd2835;
	add.s64 	%rd2844, %rd2843, %rd2755;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10281,%dummy}, %rd2830;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10282}, %rd2830;
	}
	shf.r.wrap.b32 	%r10283, %r10282, %r10281, 28;
	shf.r.wrap.b32 	%r10284, %r10281, %r10282, 28;
	mov.b64 	%rd2845, {%r10284, %r10283};
	shf.l.wrap.b32 	%r10285, %r10281, %r10282, 30;
	shf.l.wrap.b32 	%r10286, %r10282, %r10281, 30;
	mov.b64 	%rd2846, {%r10286, %r10285};
	xor.b64  	%rd2847, %rd2846, %rd2845;
	shf.l.wrap.b32 	%r10287, %r10281, %r10282, 25;
	shf.l.wrap.b32 	%r10288, %r10282, %r10281, 25;
	mov.b64 	%rd2848, {%r10288, %r10287};
	xor.b64  	%rd2849, %rd2847, %rd2848;
	xor.b64  	%rd2850, %rd2830, %rd2780;
	xor.b64  	%rd2851, %rd2830, %rd2805;
	and.b64  	%rd2852, %rd2851, %rd2850;
	xor.b64  	%rd2853, %rd2852, %rd2830;
	add.s64 	%rd2854, %rd2843, %rd2853;
	add.s64 	%rd2855, %rd2854, %rd2849;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10289,%dummy}, %rd2844;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10290}, %rd2844;
	}
	shf.r.wrap.b32 	%r10291, %r10290, %r10289, 14;
	shf.r.wrap.b32 	%r10292, %r10289, %r10290, 14;
	mov.b64 	%rd2856, {%r10292, %r10291};
	shf.r.wrap.b32 	%r10293, %r10290, %r10289, 18;
	shf.r.wrap.b32 	%r10294, %r10289, %r10290, 18;
	mov.b64 	%rd2857, {%r10294, %r10293};
	xor.b64  	%rd2858, %rd2857, %rd2856;
	shf.l.wrap.b32 	%r10295, %r10289, %r10290, 23;
	shf.l.wrap.b32 	%r10296, %r10290, %r10289, 23;
	mov.b64 	%rd2859, {%r10296, %r10295};
	xor.b64  	%rd2860, %rd2858, %rd2859;
	xor.b64  	%rd2861, %rd2819, %rd2794;
	and.b64  	%rd2862, %rd2844, %rd2861;
	xor.b64  	%rd2863, %rd2862, %rd2794;
	add.s64 	%rd2864, %rd2769, %rd2516;
	add.s64 	%rd2866, %rd2864, %rd78;
	add.s64 	%rd2867, %rd2866, %rd2863;
	add.s64 	%rd2868, %rd2867, %rd2860;
	add.s64 	%rd2869, %rd2868, %rd2780;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10297,%dummy}, %rd2855;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10298}, %rd2855;
	}
	shf.r.wrap.b32 	%r10299, %r10298, %r10297, 28;
	shf.r.wrap.b32 	%r10300, %r10297, %r10298, 28;
	mov.b64 	%rd2870, {%r10300, %r10299};
	shf.l.wrap.b32 	%r10301, %r10297, %r10298, 30;
	shf.l.wrap.b32 	%r10302, %r10298, %r10297, 30;
	mov.b64 	%rd2871, {%r10302, %r10301};
	xor.b64  	%rd2872, %rd2871, %rd2870;
	shf.l.wrap.b32 	%r10303, %r10297, %r10298, 25;
	shf.l.wrap.b32 	%r10304, %r10298, %r10297, 25;
	mov.b64 	%rd2873, {%r10304, %r10303};
	xor.b64  	%rd2874, %rd2872, %rd2873;
	xor.b64  	%rd2875, %rd2855, %rd2805;
	xor.b64  	%rd2876, %rd2855, %rd2830;
	and.b64  	%rd2877, %rd2876, %rd2875;
	xor.b64  	%rd2878, %rd2877, %rd2855;
	add.s64 	%rd2879, %rd2868, %rd2878;
	add.s64 	%rd2880, %rd2879, %rd2874;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10305,%dummy}, %rd2869;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10306}, %rd2869;
	}
	shf.r.wrap.b32 	%r10307, %r10306, %r10305, 14;
	shf.r.wrap.b32 	%r10308, %r10305, %r10306, 14;
	mov.b64 	%rd2881, {%r10308, %r10307};
	shf.r.wrap.b32 	%r10309, %r10306, %r10305, 18;
	shf.r.wrap.b32 	%r10310, %r10305, %r10306, 18;
	mov.b64 	%rd2882, {%r10310, %r10309};
	xor.b64  	%rd2883, %rd2882, %rd2881;
	shf.l.wrap.b32 	%r10311, %r10305, %r10306, 23;
	shf.l.wrap.b32 	%r10312, %r10306, %r10305, 23;
	mov.b64 	%rd2884, {%r10312, %r10311};
	xor.b64  	%rd2885, %rd2883, %rd2884;
	xor.b64  	%rd2886, %rd2844, %rd2819;
	and.b64  	%rd2887, %rd2869, %rd2886;
	xor.b64  	%rd2888, %rd2887, %rd2819;
	add.s64 	%rd2889, %rd2794, %rd2529;
	add.s64 	%rd2891, %rd2889, %rd79;
	add.s64 	%rd2892, %rd2891, %rd2888;
	add.s64 	%rd2893, %rd2892, %rd2885;
	add.s64 	%rd2894, %rd2893, %rd2805;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10313,%dummy}, %rd2880;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10314}, %rd2880;
	}
	shf.r.wrap.b32 	%r10315, %r10314, %r10313, 28;
	shf.r.wrap.b32 	%r10316, %r10313, %r10314, 28;
	mov.b64 	%rd2895, {%r10316, %r10315};
	shf.l.wrap.b32 	%r10317, %r10313, %r10314, 30;
	shf.l.wrap.b32 	%r10318, %r10314, %r10313, 30;
	mov.b64 	%rd2896, {%r10318, %r10317};
	xor.b64  	%rd2897, %rd2896, %rd2895;
	shf.l.wrap.b32 	%r10319, %r10313, %r10314, 25;
	shf.l.wrap.b32 	%r10320, %r10314, %r10313, 25;
	mov.b64 	%rd2898, {%r10320, %r10319};
	xor.b64  	%rd2899, %rd2897, %rd2898;
	xor.b64  	%rd2900, %rd2880, %rd2830;
	xor.b64  	%rd2901, %rd2880, %rd2855;
	and.b64  	%rd2902, %rd2901, %rd2900;
	xor.b64  	%rd2903, %rd2902, %rd2880;
	add.s64 	%rd2904, %rd2893, %rd2903;
	add.s64 	%rd2905, %rd2904, %rd2899;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10321,%dummy}, %rd2894;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10322}, %rd2894;
	}
	shf.r.wrap.b32 	%r10323, %r10322, %r10321, 14;
	shf.r.wrap.b32 	%r10324, %r10321, %r10322, 14;
	mov.b64 	%rd2906, {%r10324, %r10323};
	shf.r.wrap.b32 	%r10325, %r10322, %r10321, 18;
	shf.r.wrap.b32 	%r10326, %r10321, %r10322, 18;
	mov.b64 	%rd2907, {%r10326, %r10325};
	xor.b64  	%rd2908, %rd2907, %rd2906;
	shf.l.wrap.b32 	%r10327, %r10321, %r10322, 23;
	shf.l.wrap.b32 	%r10328, %r10322, %r10321, 23;
	mov.b64 	%rd2909, {%r10328, %r10327};
	xor.b64  	%rd2910, %rd2908, %rd2909;
	xor.b64  	%rd2911, %rd2869, %rd2844;
	and.b64  	%rd2912, %rd2894, %rd2911;
	xor.b64  	%rd2913, %rd2912, %rd2844;
	add.s64 	%rd2914, %rd2542, %rd2819;
	add.s64 	%rd2916, %rd2914, %rd80;
	add.s64 	%rd2917, %rd2916, %rd2913;
	add.s64 	%rd2918, %rd2917, %rd2910;
	add.s64 	%rd2919, %rd2918, %rd2830;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10329,%dummy}, %rd2905;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10330}, %rd2905;
	}
	shf.r.wrap.b32 	%r10331, %r10330, %r10329, 28;
	shf.r.wrap.b32 	%r10332, %r10329, %r10330, 28;
	mov.b64 	%rd2920, {%r10332, %r10331};
	shf.l.wrap.b32 	%r10333, %r10329, %r10330, 30;
	shf.l.wrap.b32 	%r10334, %r10330, %r10329, 30;
	mov.b64 	%rd2921, {%r10334, %r10333};
	xor.b64  	%rd2922, %rd2921, %rd2920;
	shf.l.wrap.b32 	%r10335, %r10329, %r10330, 25;
	shf.l.wrap.b32 	%r10336, %r10330, %r10329, 25;
	mov.b64 	%rd2923, {%r10336, %r10335};
	xor.b64  	%rd2924, %rd2922, %rd2923;
	xor.b64  	%rd2925, %rd2905, %rd2855;
	xor.b64  	%rd2926, %rd2905, %rd2880;
	and.b64  	%rd2927, %rd2926, %rd2925;
	xor.b64  	%rd2928, %rd2927, %rd2905;
	add.s64 	%rd2929, %rd2918, %rd2928;
	add.s64 	%rd2930, %rd2929, %rd2924;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10337,%dummy}, %rd2919;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10338}, %rd2919;
	}
	shf.r.wrap.b32 	%r10339, %r10338, %r10337, 14;
	shf.r.wrap.b32 	%r10340, %r10337, %r10338, 14;
	mov.b64 	%rd2931, {%r10340, %r10339};
	shf.r.wrap.b32 	%r10341, %r10338, %r10337, 18;
	shf.r.wrap.b32 	%r10342, %r10337, %r10338, 18;
	mov.b64 	%rd2932, {%r10342, %r10341};
	xor.b64  	%rd2933, %rd2932, %rd2931;
	shf.l.wrap.b32 	%r10343, %r10337, %r10338, 23;
	shf.l.wrap.b32 	%r10344, %r10338, %r10337, 23;
	mov.b64 	%rd2934, {%r10344, %r10343};
	xor.b64  	%rd2935, %rd2933, %rd2934;
	xor.b64  	%rd2936, %rd2894, %rd2869;
	and.b64  	%rd2937, %rd2919, %rd2936;
	xor.b64  	%rd2938, %rd2937, %rd2869;
	add.s64 	%rd2939, %rd2555, %rd2844;
	add.s64 	%rd2941, %rd2939, %rd81;
	add.s64 	%rd2942, %rd2941, %rd2938;
	add.s64 	%rd2943, %rd2942, %rd2935;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r10345,%dummy}, %rd2930;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r10346}, %rd2930;
	}
	shf.r.wrap.b32 	%r10347, %r10346, %r10345, 28;
	shf.r.wrap.b32 	%r10348, %r10345, %r10346, 28;
	mov.b64 	%rd2944, {%r10348, %r10347};
	shf.l.wrap.b32 	%r10349, %r10345, %r10346, 30;
	shf.l.wrap.b32 	%r10350, %r10346, %r10345, 30;
	mov.b64 	%rd2945, {%r10350, %r10349};
	xor.b64  	%rd2946, %rd2945, %rd2944;
	shf.l.wrap.b32 	%r10351, %r10345, %r10346, 25;
	shf.l.wrap.b32 	%r10352, %r10346, %r10345, 25;
	mov.b64 	%rd2947, {%r10352, %r10351};
	xor.b64  	%rd2948, %rd2946, %rd2947;
	xor.b64  	%rd2949, %rd2930, %rd2880;
	xor.b64  	%rd2950, %rd2930, %rd2905;
	and.b64  	%rd2951, %rd2950, %rd2949;
	xor.b64  	%rd2952, %rd2951, %rd2930;
	add.s64 	%rd2953, %rd2952, %rd150;
	add.s64 	%rd2954, %rd2953, %rd2943;
	add.s64 	%rd2955, %rd2954, %rd2948;
	st.local.u64 	[%rd1], %rd2955;
	add.s64 	%rd2956, %rd2930, %rd158;
	st.local.u64 	[%rd1+8], %rd2956;
	add.s64 	%rd2957, %rd2905, %rd156;
	st.local.u64 	[%rd1+16], %rd2957;
	add.s64 	%rd2958, %rd2880, %rd148;
	st.local.u64 	[%rd1+24], %rd2958;
	add.s64 	%rd2959, %rd2855, %rd132;
	add.s64 	%rd2960, %rd2959, %rd2943;
	st.local.u64 	[%rd1+32], %rd2960;
	add.s64 	%rd2961, %rd2919, %rd139;
	st.local.u64 	[%rd1+40], %rd2961;
	add.s64 	%rd2962, %rd2894, %rd138;
	st.local.u64 	[%rd1+48], %rd2962;
	add.s64 	%rd2963, %rd2869, %rd143;
	st.local.u64 	[%rd1+56], %rd2963;
	st.local.v2.u32 	[%rd1+64], {%r20359, %r20358};
	st.local.v2.u32 	[%rd1+72], {%r20357, %r20356};
	st.local.v2.u32 	[%rd1+80], {%r20363, %r20362};
	st.local.v2.u32 	[%rd1+88], {%r20361, %r20360};
	st.local.v2.u32 	[%rd1+96], {%r20367, %r20366};
	st.local.v2.u32 	[%rd1+104], {%r20365, %r20364};
	st.local.v2.u32 	[%rd1+112], {%r20371, %r20370};
	st.local.v2.u32 	[%rd1+120], {%r20369, %r20368};
	st.local.v2.u32 	[%rd1+128], {%r20375, %r20374};
	st.local.v2.u32 	[%rd1+136], {%r20373, %r20372};
	st.local.v2.u32 	[%rd1+144], {%r20379, %r20378};
	st.local.v2.u32 	[%rd1+152], {%r20377, %r20376};
	st.local.v2.u32 	[%rd1+160], {%r20383, %r20382};
	st.local.v2.u32 	[%rd1+168], {%r20381, %r20380};
	st.local.v2.u32 	[%rd1+176], {%r20387, %r20386};
	st.local.u32 	[%rd1+184], %r20385;
	bra.uni 	BB4_207;

BB4_97:
	mov.u32 	%r20419, %r2974;
	bra.uni 	BB4_206;

BB4_128:
	mov.u32 	%r20419, %r2974;
	bra.uni 	BB4_206;

BB4_112:
	mov.u32 	%r20419, %r2974;
	bra.uni 	BB4_206;

BB4_143:
	mov.u32 	%r20419, %r2974;
	bra.uni 	BB4_206;

BB4_104:
	mov.u32 	%r20419, %r2974;
	bra.uni 	BB4_206;

BB4_135:
	mov.u32 	%r20419, %r2974;
	bra.uni 	BB4_206;

BB4_119:
	mov.u32 	%r20419, %r2974;
	bra.uni 	BB4_206;

BB4_150:
	mov.u32 	%r20419, %r2974;
	bra.uni 	BB4_206;

BB4_100:
	mov.u32 	%r20419, %r2974;
	bra.uni 	BB4_206;

BB4_131:
	mov.u32 	%r20419, %r2974;
	bra.uni 	BB4_206;

BB4_115:
	mov.u32 	%r20419, %r2974;
	bra.uni 	BB4_206;

BB4_146:
	mov.u32 	%r20419, %r2974;
	bra.uni 	BB4_206;

BB4_107:
	mov.u32 	%r20419, %r2974;
	bra.uni 	BB4_206;

BB4_138:
	mov.u32 	%r20419, %r2974;
	bra.uni 	BB4_206;

BB4_122:
	mov.u32 	%r20419, %r2974;
	bra.uni 	BB4_206;

BB4_153:
	mov.u32 	%r20419, %r2974;

BB4_206:
	ld.local.u32 	%r12961, [%rd1+64];
	or.b32  	%r12962, %r12961, %r20419;
	ld.local.u32 	%r12963, [%rd1+68];
	ld.local.u32 	%r12964, [%rd1+72];
	ld.local.u32 	%r12965, [%rd1+76];
	ld.local.u32 	%r12966, [%rd1+80];
	ld.local.u32 	%r12967, [%rd1+84];
	ld.local.u32 	%r12968, [%rd1+88];
	ld.local.u32 	%r12969, [%rd1+92];
	ld.local.u32 	%r12970, [%rd1+96];
	ld.local.u32 	%r12971, [%rd1+100];
	ld.local.u32 	%r12972, [%rd1+104];
	ld.local.u32 	%r12973, [%rd1+108];
	ld.local.u32 	%r12974, [%rd1+112];
	ld.local.u32 	%r12975, [%rd1+116];
	ld.local.u32 	%r12976, [%rd1+120];
	ld.local.u32 	%r12977, [%rd1+124];
	ld.local.u32 	%r12978, [%rd1+128];
	ld.local.u32 	%r12979, [%rd1+132];
	ld.local.u32 	%r12980, [%rd1+136];
	ld.local.u32 	%r12981, [%rd1+140];
	ld.local.u32 	%r12982, [%rd1+144];
	ld.local.u32 	%r12983, [%rd1+148];
	ld.local.u32 	%r12984, [%rd1+152];
	ld.local.u32 	%r12985, [%rd1+156];
	ld.local.u32 	%r12986, [%rd1+160];
	ld.local.u32 	%r12987, [%rd1+164];
	ld.local.u32 	%r12988, [%rd1+168];
	ld.local.u32 	%r12989, [%rd1+172];
	ld.local.u32 	%r12990, [%rd1+176];
	ld.local.u32 	%r12991, [%rd1+180];
	ld.local.u32 	%r12992, [%rd1+184];
	ld.local.u32 	%r12993, [%rd1+188];
	st.local.u32 	[%rd1+64], %r12962;
	or.b32  	%r12994, %r12963, %r2976;
	st.local.u32 	[%rd1+68], %r12994;
	or.b32  	%r12995, %r12964, %r2978;
	st.local.u32 	[%rd1+72], %r12995;
	or.b32  	%r12996, %r12965, %r2980;
	st.local.u32 	[%rd1+76], %r12996;
	or.b32  	%r12997, %r12966, %r2982;
	st.local.u32 	[%rd1+80], %r12997;
	or.b32  	%r12998, %r12967, %r2984;
	st.local.u32 	[%rd1+84], %r12998;
	or.b32  	%r12999, %r12968, %r2986;
	st.local.u32 	[%rd1+88], %r12999;
	or.b32  	%r13000, %r12969, %r2988;
	st.local.u32 	[%rd1+92], %r13000;
	or.b32  	%r13001, %r12970, %r2990;
	st.local.u32 	[%rd1+96], %r13001;
	or.b32  	%r13002, %r12971, %r2992;
	st.local.u32 	[%rd1+100], %r13002;
	or.b32  	%r13003, %r12972, %r2994;
	st.local.u32 	[%rd1+104], %r13003;
	or.b32  	%r13004, %r12973, %r2996;
	st.local.u32 	[%rd1+108], %r13004;
	or.b32  	%r13005, %r12974, %r2998;
	st.local.u32 	[%rd1+112], %r13005;
	or.b32  	%r13006, %r12975, %r3000;
	st.local.u32 	[%rd1+116], %r13006;
	or.b32  	%r13007, %r12976, %r3002;
	st.local.u32 	[%rd1+120], %r13007;
	or.b32  	%r13008, %r12977, %r3004;
	st.local.u32 	[%rd1+124], %r13008;
	or.b32  	%r13009, %r12978, %r3006;
	st.local.u32 	[%rd1+128], %r13009;
	or.b32  	%r13010, %r12979, %r3008;
	st.local.u32 	[%rd1+132], %r13010;
	or.b32  	%r13011, %r12980, %r3010;
	st.local.u32 	[%rd1+136], %r13011;
	or.b32  	%r13012, %r12981, %r3012;
	st.local.u32 	[%rd1+140], %r13012;
	or.b32  	%r13013, %r12982, %r3014;
	st.local.u32 	[%rd1+144], %r13013;
	or.b32  	%r13014, %r12983, %r3016;
	st.local.u32 	[%rd1+148], %r13014;
	or.b32  	%r13015, %r12984, %r3018;
	st.local.u32 	[%rd1+152], %r13015;
	or.b32  	%r13016, %r12985, %r3020;
	st.local.u32 	[%rd1+156], %r13016;
	or.b32  	%r13017, %r12986, %r3022;
	st.local.u32 	[%rd1+160], %r13017;
	or.b32  	%r13018, %r12987, %r3024;
	st.local.u32 	[%rd1+164], %r13018;
	or.b32  	%r13019, %r12988, %r3026;
	st.local.u32 	[%rd1+168], %r13019;
	or.b32  	%r13020, %r12989, %r3028;
	st.local.u32 	[%rd1+172], %r13020;
	or.b32  	%r13021, %r12990, %r3030;
	st.local.u32 	[%rd1+176], %r13021;
	or.b32  	%r13022, %r12991, %r3032;
	st.local.u32 	[%rd1+180], %r13022;
	or.b32  	%r13023, %r12992, %r3034;
	st.local.u32 	[%rd1+184], %r13023;
	or.b32  	%r20384, %r12993, %r3036;

BB4_207:
	st.local.u32 	[%rd1+188], %r20384;
	ret;
}

	// .globl	m09600_init
.entry m09600_init(
	.param .u64 .ptr .global .align 4 m09600_init_param_0,
	.param .u64 .ptr .global .align 4 m09600_init_param_1,
	.param .u64 .ptr .global .align 4 m09600_init_param_2,
	.param .u64 .ptr .global .align 4 m09600_init_param_3,
	.param .u64 .ptr .global .align 8 m09600_init_param_4,
	.param .u64 .ptr .global .align 1 m09600_init_param_5,
	.param .u64 .ptr .global .align 4 m09600_init_param_6,
	.param .u64 .ptr .global .align 4 m09600_init_param_7,
	.param .u64 .ptr .global .align 4 m09600_init_param_8,
	.param .u64 .ptr .global .align 4 m09600_init_param_9,
	.param .u64 .ptr .global .align 4 m09600_init_param_10,
	.param .u64 .ptr .global .align 4 m09600_init_param_11,
	.param .u64 .ptr .global .align 4 m09600_init_param_12,
	.param .u64 .ptr .global .align 4 m09600_init_param_13,
	.param .u64 .ptr .global .align 8 m09600_init_param_14,
	.param .u64 .ptr .global .align 4 m09600_init_param_15,
	.param .u64 .ptr .global .align 4 m09600_init_param_16,
	.param .u64 .ptr .global .align 4 m09600_init_param_17,
	.param .u64 .ptr .global .align 4 m09600_init_param_18,
	.param .u64 .ptr .global .align 4 m09600_init_param_19,
	.param .u64 .ptr .global .align 4 m09600_init_param_20,
	.param .u64 .ptr .global .align 4 m09600_init_param_21,
	.param .u64 .ptr .global .align 4 m09600_init_param_22,
	.param .u64 .ptr .global .align 4 m09600_init_param_23,
	.param .u32 m09600_init_param_24,
	.param .u32 m09600_init_param_25,
	.param .u32 m09600_init_param_26,
	.param .u32 m09600_init_param_27,
	.param .u32 m09600_init_param_28,
	.param .u32 m09600_init_param_29,
	.param .u32 m09600_init_param_30,
	.param .u32 m09600_init_param_31,
	.param .u32 m09600_init_param_32,
	.param .u32 m09600_init_param_33,
	.param .u64 m09600_init_param_34
)
{
	.local .align 16 .b8 	__local_depot5[336];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<16>;
	.reg .b32 	%r<6297>;
	.reg .b64 	%rd<8814>;


	mov.u64 	%rd8813, __local_depot5;
	cvta.local.u64 	%SP, %rd8813;
	ld.param.u64 	%rd318, [m09600_init_param_17];
	ld.param.u32 	%r103, [m09600_init_param_27];
	ld.param.u64 	%rd319, [m09600_init_param_34];
	add.u64 	%rd320, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd320;
	mov.u32 	%r104, %ctaid.x;
	mov.u32 	%r105, %ntid.x;
	mov.b32	%r106, %envreg3;
	mad.lo.s32 	%r107, %r104, %r105, %r106;
	mov.u32 	%r108, %tid.x;
	add.s32 	%r109, %r107, %r108;
	cvt.s64.s32	%rd2, %r109;
	setp.ge.u64	%p1, %rd2, %rd319;
	@%p1 bra 	BB5_7;

	mov.u64 	%rd8740, 7640891576956012808;
	st.local.u64 	[%rd1], %rd8740;
	mov.u64 	%rd8739, -4942790177534073029;
	st.local.u64 	[%rd1+8], %rd8739;
	mov.u64 	%rd8738, 4354685564936845355;
	st.local.u64 	[%rd1+16], %rd8738;
	mov.u64 	%rd8737, -6534734903238641935;
	st.local.u64 	[%rd1+24], %rd8737;
	mov.u64 	%rd8736, 5840696475078001361;
	st.local.u64 	[%rd1+32], %rd8736;
	mov.u64 	%rd8735, -7276294671716946913;
	st.local.u64 	[%rd1+40], %rd8735;
	mov.u64 	%rd8734, 2270897969802886507;
	st.local.u64 	[%rd1+48], %rd8734;
	mov.u64 	%rd8733, 6620516959819538809;
	st.local.u64 	[%rd1+56], %rd8733;
	mov.u32 	%r6264, 0;
	st.local.v2.u32 	[%rd1+64], {%r6264, %r6264};
	st.local.v2.u32 	[%rd1+72], {%r6264, %r6264};
	st.local.v2.u32 	[%rd1+80], {%r6264, %r6264};
	st.local.v2.u32 	[%rd1+88], {%r6264, %r6264};
	st.local.v2.u32 	[%rd1+96], {%r6264, %r6264};
	st.local.v2.u32 	[%rd1+104], {%r6264, %r6264};
	st.local.v2.u32 	[%rd1+112], {%r6264, %r6264};
	st.local.v2.u32 	[%rd1+120], {%r6264, %r6264};
	st.local.v2.u32 	[%rd1+128], {%r6264, %r6264};
	st.local.v2.u32 	[%rd1+136], {%r6264, %r6264};
	st.local.v2.u32 	[%rd1+144], {%r6264, %r6264};
	st.local.v2.u32 	[%rd1+152], {%r6264, %r6264};
	st.local.v2.u32 	[%rd1+160], {%r6264, %r6264};
	st.local.v2.u32 	[%rd1+168], {%r6264, %r6264};
	st.local.v2.u32 	[%rd1+176], {%r6264, %r6264};
	add.s64 	%rd3, %rd1, 184;
	st.local.v2.u32 	[%rd1+184], {%r6264, %r6264};
	st.local.u32 	[%rd1+192], %r6264;
	mul.wide.u32 	%rd329, %r103, 564;
	add.s64 	%rd330, %rd318, %rd329;
	ld.global.u32 	%r1, [%rd330+512];
	ld.const.u64 	%rd4, [k_sha512];
	ld.const.u64 	%rd5, [k_sha512+8];
	ld.const.u64 	%rd6, [k_sha512+16];
	ld.const.u64 	%rd7, [k_sha512+24];
	ld.const.u64 	%rd8, [k_sha512+32];
	ld.const.u64 	%rd9, [k_sha512+40];
	ld.const.u64 	%rd10, [k_sha512+48];
	ld.const.u64 	%rd11, [k_sha512+56];
	ld.const.u64 	%rd12, [k_sha512+64];
	ld.const.u64 	%rd13, [k_sha512+72];
	ld.const.u64 	%rd14, [k_sha512+80];
	ld.const.u64 	%rd15, [k_sha512+88];
	ld.const.u64 	%rd16, [k_sha512+96];
	ld.const.u64 	%rd17, [k_sha512+104];
	ld.const.u64 	%rd18, [k_sha512+112];
	ld.const.u64 	%rd19, [k_sha512+120];
	ld.const.u64 	%rd20, [k_sha512+128];
	ld.const.u64 	%rd21, [k_sha512+136];
	ld.const.u64 	%rd22, [k_sha512+144];
	ld.const.u64 	%rd23, [k_sha512+152];
	ld.const.u64 	%rd24, [k_sha512+160];
	ld.const.u64 	%rd25, [k_sha512+168];
	ld.const.u64 	%rd26, [k_sha512+176];
	ld.const.u64 	%rd27, [k_sha512+184];
	ld.const.u64 	%rd28, [k_sha512+192];
	ld.const.u64 	%rd29, [k_sha512+200];
	ld.const.u64 	%rd30, [k_sha512+208];
	ld.const.u64 	%rd31, [k_sha512+216];
	ld.const.u64 	%rd32, [k_sha512+224];
	ld.const.u64 	%rd33, [k_sha512+232];
	ld.const.u64 	%rd34, [k_sha512+240];
	ld.const.u64 	%rd35, [k_sha512+248];
	ld.const.u64 	%rd36, [k_sha512+256];
	ld.const.u64 	%rd37, [k_sha512+264];
	ld.const.u64 	%rd38, [k_sha512+272];
	ld.const.u64 	%rd39, [k_sha512+280];
	ld.const.u64 	%rd40, [k_sha512+288];
	ld.const.u64 	%rd41, [k_sha512+296];
	ld.const.u64 	%rd42, [k_sha512+304];
	ld.const.u64 	%rd43, [k_sha512+312];
	ld.const.u64 	%rd44, [k_sha512+320];
	ld.const.u64 	%rd45, [k_sha512+328];
	ld.const.u64 	%rd46, [k_sha512+336];
	ld.const.u64 	%rd47, [k_sha512+344];
	ld.const.u64 	%rd48, [k_sha512+352];
	ld.const.u64 	%rd49, [k_sha512+360];
	ld.const.u64 	%rd50, [k_sha512+368];
	ld.const.u64 	%rd51, [k_sha512+376];
	ld.const.u64 	%rd52, [k_sha512+384];
	ld.const.u64 	%rd53, [k_sha512+392];
	ld.const.u64 	%rd54, [k_sha512+400];
	ld.const.u64 	%rd55, [k_sha512+408];
	ld.const.u64 	%rd56, [k_sha512+416];
	ld.const.u64 	%rd57, [k_sha512+424];
	ld.const.u64 	%rd58, [k_sha512+432];
	ld.const.u64 	%rd59, [k_sha512+440];
	ld.const.u64 	%rd60, [k_sha512+448];
	ld.const.u64 	%rd61, [k_sha512+456];
	ld.const.u64 	%rd62, [k_sha512+464];
	ld.const.u64 	%rd63, [k_sha512+472];
	ld.const.u64 	%rd64, [k_sha512+480];
	ld.const.u64 	%rd65, [k_sha512+488];
	ld.const.u64 	%rd66, [k_sha512+496];
	ld.const.u64 	%rd67, [k_sha512+504];
	ld.const.u64 	%rd68, [k_sha512+512];
	ld.const.u64 	%rd69, [k_sha512+520];
	ld.const.u64 	%rd70, [k_sha512+528];
	ld.const.u64 	%rd71, [k_sha512+536];
	ld.const.u64 	%rd72, [k_sha512+544];
	ld.const.u64 	%rd73, [k_sha512+552];
	ld.const.u64 	%rd74, [k_sha512+560];
	ld.const.u64 	%rd75, [k_sha512+568];
	ld.const.u64 	%rd76, [k_sha512+576];
	ld.const.u64 	%rd77, [k_sha512+584];
	ld.const.u64 	%rd78, [k_sha512+592];
	ld.const.u64 	%rd79, [k_sha512+600];
	ld.const.u64 	%rd80, [k_sha512+608];
	ld.const.u64 	%rd81, [k_sha512+616];
	ld.const.u64 	%rd82, [k_sha512+624];
	ld.const.u64 	%rd83, [k_sha512+632];
	mov.u32 	%r6265, %r6264;
	mov.u32 	%r6266, %r6264;
	bra.uni 	BB5_2;

BB5_8:
	add.s32 	%r6265, %r6265, 128;
	st.local.u32 	[%rd1+192], %r6265;
	mov.u32 	%r4315, 0;
	mov.u32 	%r4316, 12816;
	// inline asm
	prmt.b32 %r4185, %r4315, %r36, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4313, %r5, %r4315, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4309, %r6, %r5, %r4316;
	// inline asm
	or.b32  	%r4317, %r6264, %r4313;
	mov.b64	%rd5962, {%r4309, %r4317};
	// inline asm
	prmt.b32 %r4305, %r7, %r6, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4301, %r8, %r7, %r4316;
	// inline asm
	mov.b64	%rd5963, {%r4301, %r4305};
	// inline asm
	prmt.b32 %r4297, %r9, %r8, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4293, %r10, %r9, %r4316;
	// inline asm
	mov.b64	%rd5964, {%r4293, %r4297};
	// inline asm
	prmt.b32 %r4289, %r11, %r10, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4285, %r12, %r11, %r4316;
	// inline asm
	mov.b64	%rd5965, {%r4285, %r4289};
	// inline asm
	prmt.b32 %r4281, %r13, %r12, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4277, %r14, %r13, %r4316;
	// inline asm
	mov.b64	%rd5966, {%r4277, %r4281};
	// inline asm
	prmt.b32 %r4273, %r15, %r14, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4269, %r16, %r15, %r4316;
	// inline asm
	mov.b64	%rd5967, {%r4269, %r4273};
	// inline asm
	prmt.b32 %r4265, %r17, %r16, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4261, %r18, %r17, %r4316;
	// inline asm
	mov.b64	%rd5968, {%r4261, %r4265};
	// inline asm
	prmt.b32 %r4257, %r19, %r18, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4253, %r20, %r19, %r4316;
	// inline asm
	mov.b64	%rd5969, {%r4253, %r4257};
	// inline asm
	prmt.b32 %r4249, %r21, %r20, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4245, %r22, %r21, %r4316;
	// inline asm
	mov.b64	%rd5970, {%r4245, %r4249};
	// inline asm
	prmt.b32 %r4241, %r23, %r22, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4237, %r24, %r23, %r4316;
	// inline asm
	mov.b64	%rd5971, {%r4237, %r4241};
	// inline asm
	prmt.b32 %r4233, %r25, %r24, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4229, %r26, %r25, %r4316;
	// inline asm
	mov.b64	%rd5972, {%r4229, %r4233};
	// inline asm
	prmt.b32 %r4225, %r27, %r26, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4221, %r28, %r27, %r4316;
	// inline asm
	mov.b64	%rd5973, {%r4221, %r4225};
	// inline asm
	prmt.b32 %r4217, %r29, %r28, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4213, %r30, %r29, %r4316;
	// inline asm
	mov.b64	%rd5974, {%r4213, %r4217};
	// inline asm
	prmt.b32 %r4209, %r31, %r30, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4205, %r32, %r31, %r4316;
	// inline asm
	mov.b64	%rd5975, {%r4205, %r4209};
	// inline asm
	prmt.b32 %r4201, %r33, %r32, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4197, %r34, %r33, %r4316;
	// inline asm
	mov.b64	%rd5976, {%r4197, %r4201};
	// inline asm
	prmt.b32 %r4193, %r35, %r34, %r4316;
	// inline asm
	// inline asm
	prmt.b32 %r4189, %r36, %r35, %r4316;
	// inline asm
	mov.b64	%rd5977, {%r4189, %r4193};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4318,%dummy}, %rd8736;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4319}, %rd8736;
	}
	shf.r.wrap.b32 	%r4320, %r4319, %r4318, 18;
	shf.r.wrap.b32 	%r4321, %r4318, %r4319, 18;
	mov.b64 	%rd5978, {%r4321, %r4320};
	shf.r.wrap.b32 	%r4322, %r4319, %r4318, 14;
	shf.r.wrap.b32 	%r4323, %r4318, %r4319, 14;
	mov.b64 	%rd5979, {%r4323, %r4322};
	xor.b64  	%rd5980, %rd5978, %rd5979;
	shf.l.wrap.b32 	%r4324, %r4318, %r4319, 23;
	shf.l.wrap.b32 	%r4325, %r4319, %r4318, 23;
	mov.b64 	%rd5981, {%r4325, %r4324};
	xor.b64  	%rd5982, %rd5980, %rd5981;
	xor.b64  	%rd5983, %rd8734, %rd8735;
	and.b64  	%rd5984, %rd5983, %rd8736;
	xor.b64  	%rd5985, %rd5984, %rd8734;
	add.s64 	%rd5986, %rd5985, %rd8733;
	add.s64 	%rd5987, %rd5986, %rd5962;
	add.s64 	%rd5988, %rd5987, %rd4;
	add.s64 	%rd5989, %rd5988, %rd5982;
	add.s64 	%rd5990, %rd5989, %rd8737;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4326}, %rd8740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4327,%dummy}, %rd8740;
	}
	shf.l.wrap.b32 	%r4328, %r4327, %r4326, 30;
	shf.l.wrap.b32 	%r4329, %r4326, %r4327, 30;
	mov.b64 	%rd5991, {%r4329, %r4328};
	shf.r.wrap.b32 	%r4330, %r4326, %r4327, 28;
	shf.r.wrap.b32 	%r4331, %r4327, %r4326, 28;
	mov.b64 	%rd5992, {%r4331, %r4330};
	xor.b64  	%rd5993, %rd5991, %rd5992;
	shf.l.wrap.b32 	%r4332, %r4327, %r4326, 25;
	shf.l.wrap.b32 	%r4333, %r4326, %r4327, 25;
	mov.b64 	%rd5994, {%r4333, %r4332};
	xor.b64  	%rd5995, %rd5993, %rd5994;
	xor.b64  	%rd5996, %rd8739, %rd8740;
	xor.b64  	%rd5997, %rd8738, %rd8740;
	and.b64  	%rd5998, %rd5997, %rd5996;
	xor.b64  	%rd5999, %rd5998, %rd8740;
	add.s64 	%rd6000, %rd5989, %rd5999;
	add.s64 	%rd6001, %rd6000, %rd5995;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4334,%dummy}, %rd5990;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4335}, %rd5990;
	}
	shf.r.wrap.b32 	%r4336, %r4335, %r4334, 14;
	shf.r.wrap.b32 	%r4337, %r4334, %r4335, 14;
	mov.b64 	%rd6002, {%r4337, %r4336};
	shf.r.wrap.b32 	%r4338, %r4335, %r4334, 18;
	shf.r.wrap.b32 	%r4339, %r4334, %r4335, 18;
	mov.b64 	%rd6003, {%r4339, %r4338};
	xor.b64  	%rd6004, %rd6003, %rd6002;
	shf.l.wrap.b32 	%r4340, %r4334, %r4335, 23;
	shf.l.wrap.b32 	%r4341, %r4335, %r4334, 23;
	mov.b64 	%rd6005, {%r4341, %r4340};
	xor.b64  	%rd6006, %rd6004, %rd6005;
	xor.b64  	%rd6007, %rd8735, %rd8736;
	and.b64  	%rd6008, %rd5990, %rd6007;
	xor.b64  	%rd6009, %rd6008, %rd8735;
	add.s64 	%rd6010, %rd5963, %rd8734;
	add.s64 	%rd6011, %rd6010, %rd5;
	add.s64 	%rd6012, %rd6011, %rd6009;
	add.s64 	%rd6013, %rd6012, %rd6006;
	add.s64 	%rd6014, %rd6013, %rd8738;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4342,%dummy}, %rd6001;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4343}, %rd6001;
	}
	shf.r.wrap.b32 	%r4344, %r4343, %r4342, 28;
	shf.r.wrap.b32 	%r4345, %r4342, %r4343, 28;
	mov.b64 	%rd6015, {%r4345, %r4344};
	shf.l.wrap.b32 	%r4346, %r4342, %r4343, 30;
	shf.l.wrap.b32 	%r4347, %r4343, %r4342, 30;
	mov.b64 	%rd6016, {%r4347, %r4346};
	xor.b64  	%rd6017, %rd6016, %rd6015;
	shf.l.wrap.b32 	%r4348, %r4342, %r4343, 25;
	shf.l.wrap.b32 	%r4349, %r4343, %r4342, 25;
	mov.b64 	%rd6018, {%r4349, %r4348};
	xor.b64  	%rd6019, %rd6017, %rd6018;
	xor.b64  	%rd6020, %rd6001, %rd8739;
	xor.b64  	%rd6021, %rd6001, %rd8740;
	and.b64  	%rd6022, %rd6021, %rd6020;
	xor.b64  	%rd6023, %rd6022, %rd6001;
	add.s64 	%rd6024, %rd6013, %rd6023;
	add.s64 	%rd6025, %rd6024, %rd6019;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4350,%dummy}, %rd6014;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4351}, %rd6014;
	}
	shf.r.wrap.b32 	%r4352, %r4351, %r4350, 14;
	shf.r.wrap.b32 	%r4353, %r4350, %r4351, 14;
	mov.b64 	%rd6026, {%r4353, %r4352};
	shf.r.wrap.b32 	%r4354, %r4351, %r4350, 18;
	shf.r.wrap.b32 	%r4355, %r4350, %r4351, 18;
	mov.b64 	%rd6027, {%r4355, %r4354};
	xor.b64  	%rd6028, %rd6027, %rd6026;
	shf.l.wrap.b32 	%r4356, %r4350, %r4351, 23;
	shf.l.wrap.b32 	%r4357, %r4351, %r4350, 23;
	mov.b64 	%rd6029, {%r4357, %r4356};
	xor.b64  	%rd6030, %rd6028, %rd6029;
	xor.b64  	%rd6031, %rd5990, %rd8736;
	and.b64  	%rd6032, %rd6014, %rd6031;
	xor.b64  	%rd6033, %rd6032, %rd8736;
	add.s64 	%rd6034, %rd5964, %rd8735;
	add.s64 	%rd6035, %rd6034, %rd6;
	add.s64 	%rd6036, %rd6035, %rd6033;
	add.s64 	%rd6037, %rd6036, %rd6030;
	add.s64 	%rd6038, %rd6037, %rd8739;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4358,%dummy}, %rd6025;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4359}, %rd6025;
	}
	shf.r.wrap.b32 	%r4360, %r4359, %r4358, 28;
	shf.r.wrap.b32 	%r4361, %r4358, %r4359, 28;
	mov.b64 	%rd6039, {%r4361, %r4360};
	shf.l.wrap.b32 	%r4362, %r4358, %r4359, 30;
	shf.l.wrap.b32 	%r4363, %r4359, %r4358, 30;
	mov.b64 	%rd6040, {%r4363, %r4362};
	xor.b64  	%rd6041, %rd6040, %rd6039;
	shf.l.wrap.b32 	%r4364, %r4358, %r4359, 25;
	shf.l.wrap.b32 	%r4365, %r4359, %r4358, 25;
	mov.b64 	%rd6042, {%r4365, %r4364};
	xor.b64  	%rd6043, %rd6041, %rd6042;
	xor.b64  	%rd6044, %rd6025, %rd8740;
	xor.b64  	%rd6045, %rd6025, %rd6001;
	and.b64  	%rd6046, %rd6045, %rd6044;
	xor.b64  	%rd6047, %rd6046, %rd6025;
	add.s64 	%rd6048, %rd6037, %rd6047;
	add.s64 	%rd6049, %rd6048, %rd6043;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4366,%dummy}, %rd6038;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4367}, %rd6038;
	}
	shf.r.wrap.b32 	%r4368, %r4367, %r4366, 14;
	shf.r.wrap.b32 	%r4369, %r4366, %r4367, 14;
	mov.b64 	%rd6050, {%r4369, %r4368};
	shf.r.wrap.b32 	%r4370, %r4367, %r4366, 18;
	shf.r.wrap.b32 	%r4371, %r4366, %r4367, 18;
	mov.b64 	%rd6051, {%r4371, %r4370};
	xor.b64  	%rd6052, %rd6051, %rd6050;
	shf.l.wrap.b32 	%r4372, %r4366, %r4367, 23;
	shf.l.wrap.b32 	%r4373, %r4367, %r4366, 23;
	mov.b64 	%rd6053, {%r4373, %r4372};
	xor.b64  	%rd6054, %rd6052, %rd6053;
	xor.b64  	%rd6055, %rd6014, %rd5990;
	and.b64  	%rd6056, %rd6038, %rd6055;
	xor.b64  	%rd6057, %rd6056, %rd5990;
	add.s64 	%rd6058, %rd5965, %rd8736;
	add.s64 	%rd6059, %rd6058, %rd7;
	add.s64 	%rd6060, %rd6059, %rd6057;
	add.s64 	%rd6061, %rd6060, %rd6054;
	add.s64 	%rd6062, %rd6061, %rd8740;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4374,%dummy}, %rd6049;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4375}, %rd6049;
	}
	shf.r.wrap.b32 	%r4376, %r4375, %r4374, 28;
	shf.r.wrap.b32 	%r4377, %r4374, %r4375, 28;
	mov.b64 	%rd6063, {%r4377, %r4376};
	shf.l.wrap.b32 	%r4378, %r4374, %r4375, 30;
	shf.l.wrap.b32 	%r4379, %r4375, %r4374, 30;
	mov.b64 	%rd6064, {%r4379, %r4378};
	xor.b64  	%rd6065, %rd6064, %rd6063;
	shf.l.wrap.b32 	%r4380, %r4374, %r4375, 25;
	shf.l.wrap.b32 	%r4381, %r4375, %r4374, 25;
	mov.b64 	%rd6066, {%r4381, %r4380};
	xor.b64  	%rd6067, %rd6065, %rd6066;
	xor.b64  	%rd6068, %rd6049, %rd6001;
	xor.b64  	%rd6069, %rd6049, %rd6025;
	and.b64  	%rd6070, %rd6069, %rd6068;
	xor.b64  	%rd6071, %rd6070, %rd6049;
	add.s64 	%rd6072, %rd6061, %rd6071;
	add.s64 	%rd6073, %rd6072, %rd6067;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4382,%dummy}, %rd6062;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4383}, %rd6062;
	}
	shf.r.wrap.b32 	%r4384, %r4383, %r4382, 14;
	shf.r.wrap.b32 	%r4385, %r4382, %r4383, 14;
	mov.b64 	%rd6074, {%r4385, %r4384};
	shf.r.wrap.b32 	%r4386, %r4383, %r4382, 18;
	shf.r.wrap.b32 	%r4387, %r4382, %r4383, 18;
	mov.b64 	%rd6075, {%r4387, %r4386};
	xor.b64  	%rd6076, %rd6075, %rd6074;
	shf.l.wrap.b32 	%r4388, %r4382, %r4383, 23;
	shf.l.wrap.b32 	%r4389, %r4383, %r4382, 23;
	mov.b64 	%rd6077, {%r4389, %r4388};
	xor.b64  	%rd6078, %rd6076, %rd6077;
	xor.b64  	%rd6079, %rd6038, %rd6014;
	and.b64  	%rd6080, %rd6062, %rd6079;
	xor.b64  	%rd6081, %rd6080, %rd6014;
	add.s64 	%rd6082, %rd5990, %rd5966;
	add.s64 	%rd6083, %rd6082, %rd8;
	add.s64 	%rd6084, %rd6083, %rd6081;
	add.s64 	%rd6085, %rd6084, %rd6078;
	add.s64 	%rd6086, %rd6085, %rd6001;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4390,%dummy}, %rd6073;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4391}, %rd6073;
	}
	shf.r.wrap.b32 	%r4392, %r4391, %r4390, 28;
	shf.r.wrap.b32 	%r4393, %r4390, %r4391, 28;
	mov.b64 	%rd6087, {%r4393, %r4392};
	shf.l.wrap.b32 	%r4394, %r4390, %r4391, 30;
	shf.l.wrap.b32 	%r4395, %r4391, %r4390, 30;
	mov.b64 	%rd6088, {%r4395, %r4394};
	xor.b64  	%rd6089, %rd6088, %rd6087;
	shf.l.wrap.b32 	%r4396, %r4390, %r4391, 25;
	shf.l.wrap.b32 	%r4397, %r4391, %r4390, 25;
	mov.b64 	%rd6090, {%r4397, %r4396};
	xor.b64  	%rd6091, %rd6089, %rd6090;
	xor.b64  	%rd6092, %rd6073, %rd6025;
	xor.b64  	%rd6093, %rd6073, %rd6049;
	and.b64  	%rd6094, %rd6093, %rd6092;
	xor.b64  	%rd6095, %rd6094, %rd6073;
	add.s64 	%rd6096, %rd6085, %rd6095;
	add.s64 	%rd6097, %rd6096, %rd6091;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4398,%dummy}, %rd6086;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4399}, %rd6086;
	}
	shf.r.wrap.b32 	%r4400, %r4399, %r4398, 14;
	shf.r.wrap.b32 	%r4401, %r4398, %r4399, 14;
	mov.b64 	%rd6098, {%r4401, %r4400};
	shf.r.wrap.b32 	%r4402, %r4399, %r4398, 18;
	shf.r.wrap.b32 	%r4403, %r4398, %r4399, 18;
	mov.b64 	%rd6099, {%r4403, %r4402};
	xor.b64  	%rd6100, %rd6099, %rd6098;
	shf.l.wrap.b32 	%r4404, %r4398, %r4399, 23;
	shf.l.wrap.b32 	%r4405, %r4399, %r4398, 23;
	mov.b64 	%rd6101, {%r4405, %r4404};
	xor.b64  	%rd6102, %rd6100, %rd6101;
	xor.b64  	%rd6103, %rd6062, %rd6038;
	and.b64  	%rd6104, %rd6086, %rd6103;
	xor.b64  	%rd6105, %rd6104, %rd6038;
	add.s64 	%rd6106, %rd6014, %rd5967;
	add.s64 	%rd6107, %rd6106, %rd9;
	add.s64 	%rd6108, %rd6107, %rd6105;
	add.s64 	%rd6109, %rd6108, %rd6102;
	add.s64 	%rd6110, %rd6109, %rd6025;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4406,%dummy}, %rd6097;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4407}, %rd6097;
	}
	shf.r.wrap.b32 	%r4408, %r4407, %r4406, 28;
	shf.r.wrap.b32 	%r4409, %r4406, %r4407, 28;
	mov.b64 	%rd6111, {%r4409, %r4408};
	shf.l.wrap.b32 	%r4410, %r4406, %r4407, 30;
	shf.l.wrap.b32 	%r4411, %r4407, %r4406, 30;
	mov.b64 	%rd6112, {%r4411, %r4410};
	xor.b64  	%rd6113, %rd6112, %rd6111;
	shf.l.wrap.b32 	%r4412, %r4406, %r4407, 25;
	shf.l.wrap.b32 	%r4413, %r4407, %r4406, 25;
	mov.b64 	%rd6114, {%r4413, %r4412};
	xor.b64  	%rd6115, %rd6113, %rd6114;
	xor.b64  	%rd6116, %rd6097, %rd6049;
	xor.b64  	%rd6117, %rd6097, %rd6073;
	and.b64  	%rd6118, %rd6117, %rd6116;
	xor.b64  	%rd6119, %rd6118, %rd6097;
	add.s64 	%rd6120, %rd6109, %rd6119;
	add.s64 	%rd6121, %rd6120, %rd6115;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4414,%dummy}, %rd6110;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4415}, %rd6110;
	}
	shf.r.wrap.b32 	%r4416, %r4415, %r4414, 14;
	shf.r.wrap.b32 	%r4417, %r4414, %r4415, 14;
	mov.b64 	%rd6122, {%r4417, %r4416};
	shf.r.wrap.b32 	%r4418, %r4415, %r4414, 18;
	shf.r.wrap.b32 	%r4419, %r4414, %r4415, 18;
	mov.b64 	%rd6123, {%r4419, %r4418};
	xor.b64  	%rd6124, %rd6123, %rd6122;
	shf.l.wrap.b32 	%r4420, %r4414, %r4415, 23;
	shf.l.wrap.b32 	%r4421, %r4415, %r4414, 23;
	mov.b64 	%rd6125, {%r4421, %r4420};
	xor.b64  	%rd6126, %rd6124, %rd6125;
	xor.b64  	%rd6127, %rd6086, %rd6062;
	and.b64  	%rd6128, %rd6110, %rd6127;
	xor.b64  	%rd6129, %rd6128, %rd6062;
	add.s64 	%rd6130, %rd6038, %rd5968;
	add.s64 	%rd6131, %rd6130, %rd10;
	add.s64 	%rd6132, %rd6131, %rd6129;
	add.s64 	%rd6133, %rd6132, %rd6126;
	add.s64 	%rd6134, %rd6133, %rd6049;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4422,%dummy}, %rd6121;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4423}, %rd6121;
	}
	shf.r.wrap.b32 	%r4424, %r4423, %r4422, 28;
	shf.r.wrap.b32 	%r4425, %r4422, %r4423, 28;
	mov.b64 	%rd6135, {%r4425, %r4424};
	shf.l.wrap.b32 	%r4426, %r4422, %r4423, 30;
	shf.l.wrap.b32 	%r4427, %r4423, %r4422, 30;
	mov.b64 	%rd6136, {%r4427, %r4426};
	xor.b64  	%rd6137, %rd6136, %rd6135;
	shf.l.wrap.b32 	%r4428, %r4422, %r4423, 25;
	shf.l.wrap.b32 	%r4429, %r4423, %r4422, 25;
	mov.b64 	%rd6138, {%r4429, %r4428};
	xor.b64  	%rd6139, %rd6137, %rd6138;
	xor.b64  	%rd6140, %rd6121, %rd6073;
	xor.b64  	%rd6141, %rd6121, %rd6097;
	and.b64  	%rd6142, %rd6141, %rd6140;
	xor.b64  	%rd6143, %rd6142, %rd6121;
	add.s64 	%rd6144, %rd6133, %rd6143;
	add.s64 	%rd6145, %rd6144, %rd6139;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4430,%dummy}, %rd6134;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4431}, %rd6134;
	}
	shf.r.wrap.b32 	%r4432, %r4431, %r4430, 14;
	shf.r.wrap.b32 	%r4433, %r4430, %r4431, 14;
	mov.b64 	%rd6146, {%r4433, %r4432};
	shf.r.wrap.b32 	%r4434, %r4431, %r4430, 18;
	shf.r.wrap.b32 	%r4435, %r4430, %r4431, 18;
	mov.b64 	%rd6147, {%r4435, %r4434};
	xor.b64  	%rd6148, %rd6147, %rd6146;
	shf.l.wrap.b32 	%r4436, %r4430, %r4431, 23;
	shf.l.wrap.b32 	%r4437, %r4431, %r4430, 23;
	mov.b64 	%rd6149, {%r4437, %r4436};
	xor.b64  	%rd6150, %rd6148, %rd6149;
	xor.b64  	%rd6151, %rd6110, %rd6086;
	and.b64  	%rd6152, %rd6134, %rd6151;
	xor.b64  	%rd6153, %rd6152, %rd6086;
	add.s64 	%rd6154, %rd6062, %rd5969;
	add.s64 	%rd6155, %rd6154, %rd11;
	add.s64 	%rd6156, %rd6155, %rd6153;
	add.s64 	%rd6157, %rd6156, %rd6150;
	add.s64 	%rd6158, %rd6157, %rd6073;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4438,%dummy}, %rd6145;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4439}, %rd6145;
	}
	shf.r.wrap.b32 	%r4440, %r4439, %r4438, 28;
	shf.r.wrap.b32 	%r4441, %r4438, %r4439, 28;
	mov.b64 	%rd6159, {%r4441, %r4440};
	shf.l.wrap.b32 	%r4442, %r4438, %r4439, 30;
	shf.l.wrap.b32 	%r4443, %r4439, %r4438, 30;
	mov.b64 	%rd6160, {%r4443, %r4442};
	xor.b64  	%rd6161, %rd6160, %rd6159;
	shf.l.wrap.b32 	%r4444, %r4438, %r4439, 25;
	shf.l.wrap.b32 	%r4445, %r4439, %r4438, 25;
	mov.b64 	%rd6162, {%r4445, %r4444};
	xor.b64  	%rd6163, %rd6161, %rd6162;
	xor.b64  	%rd6164, %rd6145, %rd6097;
	xor.b64  	%rd6165, %rd6145, %rd6121;
	and.b64  	%rd6166, %rd6165, %rd6164;
	xor.b64  	%rd6167, %rd6166, %rd6145;
	add.s64 	%rd6168, %rd6157, %rd6167;
	add.s64 	%rd6169, %rd6168, %rd6163;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4446,%dummy}, %rd6158;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4447}, %rd6158;
	}
	shf.r.wrap.b32 	%r4448, %r4447, %r4446, 14;
	shf.r.wrap.b32 	%r4449, %r4446, %r4447, 14;
	mov.b64 	%rd6170, {%r4449, %r4448};
	shf.r.wrap.b32 	%r4450, %r4447, %r4446, 18;
	shf.r.wrap.b32 	%r4451, %r4446, %r4447, 18;
	mov.b64 	%rd6171, {%r4451, %r4450};
	xor.b64  	%rd6172, %rd6171, %rd6170;
	shf.l.wrap.b32 	%r4452, %r4446, %r4447, 23;
	shf.l.wrap.b32 	%r4453, %r4447, %r4446, 23;
	mov.b64 	%rd6173, {%r4453, %r4452};
	xor.b64  	%rd6174, %rd6172, %rd6173;
	xor.b64  	%rd6175, %rd6134, %rd6110;
	and.b64  	%rd6176, %rd6158, %rd6175;
	xor.b64  	%rd6177, %rd6176, %rd6110;
	add.s64 	%rd6178, %rd6086, %rd5970;
	add.s64 	%rd6179, %rd6178, %rd12;
	add.s64 	%rd6180, %rd6179, %rd6177;
	add.s64 	%rd6181, %rd6180, %rd6174;
	add.s64 	%rd6182, %rd6181, %rd6097;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4454,%dummy}, %rd6169;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4455}, %rd6169;
	}
	shf.r.wrap.b32 	%r4456, %r4455, %r4454, 28;
	shf.r.wrap.b32 	%r4457, %r4454, %r4455, 28;
	mov.b64 	%rd6183, {%r4457, %r4456};
	shf.l.wrap.b32 	%r4458, %r4454, %r4455, 30;
	shf.l.wrap.b32 	%r4459, %r4455, %r4454, 30;
	mov.b64 	%rd6184, {%r4459, %r4458};
	xor.b64  	%rd6185, %rd6184, %rd6183;
	shf.l.wrap.b32 	%r4460, %r4454, %r4455, 25;
	shf.l.wrap.b32 	%r4461, %r4455, %r4454, 25;
	mov.b64 	%rd6186, {%r4461, %r4460};
	xor.b64  	%rd6187, %rd6185, %rd6186;
	xor.b64  	%rd6188, %rd6169, %rd6121;
	xor.b64  	%rd6189, %rd6169, %rd6145;
	and.b64  	%rd6190, %rd6189, %rd6188;
	xor.b64  	%rd6191, %rd6190, %rd6169;
	add.s64 	%rd6192, %rd6181, %rd6191;
	add.s64 	%rd6193, %rd6192, %rd6187;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4462,%dummy}, %rd6182;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4463}, %rd6182;
	}
	shf.r.wrap.b32 	%r4464, %r4463, %r4462, 14;
	shf.r.wrap.b32 	%r4465, %r4462, %r4463, 14;
	mov.b64 	%rd6194, {%r4465, %r4464};
	shf.r.wrap.b32 	%r4466, %r4463, %r4462, 18;
	shf.r.wrap.b32 	%r4467, %r4462, %r4463, 18;
	mov.b64 	%rd6195, {%r4467, %r4466};
	xor.b64  	%rd6196, %rd6195, %rd6194;
	shf.l.wrap.b32 	%r4468, %r4462, %r4463, 23;
	shf.l.wrap.b32 	%r4469, %r4463, %r4462, 23;
	mov.b64 	%rd6197, {%r4469, %r4468};
	xor.b64  	%rd6198, %rd6196, %rd6197;
	xor.b64  	%rd6199, %rd6158, %rd6134;
	and.b64  	%rd6200, %rd6182, %rd6199;
	xor.b64  	%rd6201, %rd6200, %rd6134;
	add.s64 	%rd6202, %rd6110, %rd5971;
	add.s64 	%rd6203, %rd6202, %rd13;
	add.s64 	%rd6204, %rd6203, %rd6201;
	add.s64 	%rd6205, %rd6204, %rd6198;
	add.s64 	%rd6206, %rd6205, %rd6121;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4470,%dummy}, %rd6193;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4471}, %rd6193;
	}
	shf.r.wrap.b32 	%r4472, %r4471, %r4470, 28;
	shf.r.wrap.b32 	%r4473, %r4470, %r4471, 28;
	mov.b64 	%rd6207, {%r4473, %r4472};
	shf.l.wrap.b32 	%r4474, %r4470, %r4471, 30;
	shf.l.wrap.b32 	%r4475, %r4471, %r4470, 30;
	mov.b64 	%rd6208, {%r4475, %r4474};
	xor.b64  	%rd6209, %rd6208, %rd6207;
	shf.l.wrap.b32 	%r4476, %r4470, %r4471, 25;
	shf.l.wrap.b32 	%r4477, %r4471, %r4470, 25;
	mov.b64 	%rd6210, {%r4477, %r4476};
	xor.b64  	%rd6211, %rd6209, %rd6210;
	xor.b64  	%rd6212, %rd6193, %rd6145;
	xor.b64  	%rd6213, %rd6193, %rd6169;
	and.b64  	%rd6214, %rd6213, %rd6212;
	xor.b64  	%rd6215, %rd6214, %rd6193;
	add.s64 	%rd6216, %rd6205, %rd6215;
	add.s64 	%rd6217, %rd6216, %rd6211;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4478,%dummy}, %rd6206;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4479}, %rd6206;
	}
	shf.r.wrap.b32 	%r4480, %r4479, %r4478, 14;
	shf.r.wrap.b32 	%r4481, %r4478, %r4479, 14;
	mov.b64 	%rd6218, {%r4481, %r4480};
	shf.r.wrap.b32 	%r4482, %r4479, %r4478, 18;
	shf.r.wrap.b32 	%r4483, %r4478, %r4479, 18;
	mov.b64 	%rd6219, {%r4483, %r4482};
	xor.b64  	%rd6220, %rd6219, %rd6218;
	shf.l.wrap.b32 	%r4484, %r4478, %r4479, 23;
	shf.l.wrap.b32 	%r4485, %r4479, %r4478, 23;
	mov.b64 	%rd6221, {%r4485, %r4484};
	xor.b64  	%rd6222, %rd6220, %rd6221;
	xor.b64  	%rd6223, %rd6182, %rd6158;
	and.b64  	%rd6224, %rd6206, %rd6223;
	xor.b64  	%rd6225, %rd6224, %rd6158;
	add.s64 	%rd6226, %rd6134, %rd5972;
	add.s64 	%rd6227, %rd6226, %rd14;
	add.s64 	%rd6228, %rd6227, %rd6225;
	add.s64 	%rd6229, %rd6228, %rd6222;
	add.s64 	%rd6230, %rd6229, %rd6145;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4486,%dummy}, %rd6217;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4487}, %rd6217;
	}
	shf.r.wrap.b32 	%r4488, %r4487, %r4486, 28;
	shf.r.wrap.b32 	%r4489, %r4486, %r4487, 28;
	mov.b64 	%rd6231, {%r4489, %r4488};
	shf.l.wrap.b32 	%r4490, %r4486, %r4487, 30;
	shf.l.wrap.b32 	%r4491, %r4487, %r4486, 30;
	mov.b64 	%rd6232, {%r4491, %r4490};
	xor.b64  	%rd6233, %rd6232, %rd6231;
	shf.l.wrap.b32 	%r4492, %r4486, %r4487, 25;
	shf.l.wrap.b32 	%r4493, %r4487, %r4486, 25;
	mov.b64 	%rd6234, {%r4493, %r4492};
	xor.b64  	%rd6235, %rd6233, %rd6234;
	xor.b64  	%rd6236, %rd6217, %rd6169;
	xor.b64  	%rd6237, %rd6217, %rd6193;
	and.b64  	%rd6238, %rd6237, %rd6236;
	xor.b64  	%rd6239, %rd6238, %rd6217;
	add.s64 	%rd6240, %rd6229, %rd6239;
	add.s64 	%rd6241, %rd6240, %rd6235;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4494,%dummy}, %rd6230;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4495}, %rd6230;
	}
	shf.r.wrap.b32 	%r4496, %r4495, %r4494, 14;
	shf.r.wrap.b32 	%r4497, %r4494, %r4495, 14;
	mov.b64 	%rd6242, {%r4497, %r4496};
	shf.r.wrap.b32 	%r4498, %r4495, %r4494, 18;
	shf.r.wrap.b32 	%r4499, %r4494, %r4495, 18;
	mov.b64 	%rd6243, {%r4499, %r4498};
	xor.b64  	%rd6244, %rd6243, %rd6242;
	shf.l.wrap.b32 	%r4500, %r4494, %r4495, 23;
	shf.l.wrap.b32 	%r4501, %r4495, %r4494, 23;
	mov.b64 	%rd6245, {%r4501, %r4500};
	xor.b64  	%rd6246, %rd6244, %rd6245;
	xor.b64  	%rd6247, %rd6206, %rd6182;
	and.b64  	%rd6248, %rd6230, %rd6247;
	xor.b64  	%rd6249, %rd6248, %rd6182;
	add.s64 	%rd6250, %rd6158, %rd5973;
	add.s64 	%rd6251, %rd6250, %rd15;
	add.s64 	%rd6252, %rd6251, %rd6249;
	add.s64 	%rd6253, %rd6252, %rd6246;
	add.s64 	%rd6254, %rd6253, %rd6169;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4502,%dummy}, %rd6241;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4503}, %rd6241;
	}
	shf.r.wrap.b32 	%r4504, %r4503, %r4502, 28;
	shf.r.wrap.b32 	%r4505, %r4502, %r4503, 28;
	mov.b64 	%rd6255, {%r4505, %r4504};
	shf.l.wrap.b32 	%r4506, %r4502, %r4503, 30;
	shf.l.wrap.b32 	%r4507, %r4503, %r4502, 30;
	mov.b64 	%rd6256, {%r4507, %r4506};
	xor.b64  	%rd6257, %rd6256, %rd6255;
	shf.l.wrap.b32 	%r4508, %r4502, %r4503, 25;
	shf.l.wrap.b32 	%r4509, %r4503, %r4502, 25;
	mov.b64 	%rd6258, {%r4509, %r4508};
	xor.b64  	%rd6259, %rd6257, %rd6258;
	xor.b64  	%rd6260, %rd6241, %rd6193;
	xor.b64  	%rd6261, %rd6241, %rd6217;
	and.b64  	%rd6262, %rd6261, %rd6260;
	xor.b64  	%rd6263, %rd6262, %rd6241;
	add.s64 	%rd6264, %rd6253, %rd6263;
	add.s64 	%rd6265, %rd6264, %rd6259;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4510,%dummy}, %rd6254;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4511}, %rd6254;
	}
	shf.r.wrap.b32 	%r4512, %r4511, %r4510, 14;
	shf.r.wrap.b32 	%r4513, %r4510, %r4511, 14;
	mov.b64 	%rd6266, {%r4513, %r4512};
	shf.r.wrap.b32 	%r4514, %r4511, %r4510, 18;
	shf.r.wrap.b32 	%r4515, %r4510, %r4511, 18;
	mov.b64 	%rd6267, {%r4515, %r4514};
	xor.b64  	%rd6268, %rd6267, %rd6266;
	shf.l.wrap.b32 	%r4516, %r4510, %r4511, 23;
	shf.l.wrap.b32 	%r4517, %r4511, %r4510, 23;
	mov.b64 	%rd6269, {%r4517, %r4516};
	xor.b64  	%rd6270, %rd6268, %rd6269;
	xor.b64  	%rd6271, %rd6230, %rd6206;
	and.b64  	%rd6272, %rd6254, %rd6271;
	xor.b64  	%rd6273, %rd6272, %rd6206;
	add.s64 	%rd6274, %rd6182, %rd5974;
	add.s64 	%rd6275, %rd6274, %rd16;
	add.s64 	%rd6276, %rd6275, %rd6273;
	add.s64 	%rd6277, %rd6276, %rd6270;
	add.s64 	%rd6278, %rd6277, %rd6193;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4518,%dummy}, %rd6265;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4519}, %rd6265;
	}
	shf.r.wrap.b32 	%r4520, %r4519, %r4518, 28;
	shf.r.wrap.b32 	%r4521, %r4518, %r4519, 28;
	mov.b64 	%rd6279, {%r4521, %r4520};
	shf.l.wrap.b32 	%r4522, %r4518, %r4519, 30;
	shf.l.wrap.b32 	%r4523, %r4519, %r4518, 30;
	mov.b64 	%rd6280, {%r4523, %r4522};
	xor.b64  	%rd6281, %rd6280, %rd6279;
	shf.l.wrap.b32 	%r4524, %r4518, %r4519, 25;
	shf.l.wrap.b32 	%r4525, %r4519, %r4518, 25;
	mov.b64 	%rd6282, {%r4525, %r4524};
	xor.b64  	%rd6283, %rd6281, %rd6282;
	xor.b64  	%rd6284, %rd6265, %rd6217;
	xor.b64  	%rd6285, %rd6265, %rd6241;
	and.b64  	%rd6286, %rd6285, %rd6284;
	xor.b64  	%rd6287, %rd6286, %rd6265;
	add.s64 	%rd6288, %rd6277, %rd6287;
	add.s64 	%rd6289, %rd6288, %rd6283;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4526,%dummy}, %rd6278;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4527}, %rd6278;
	}
	shf.r.wrap.b32 	%r4528, %r4527, %r4526, 14;
	shf.r.wrap.b32 	%r4529, %r4526, %r4527, 14;
	mov.b64 	%rd6290, {%r4529, %r4528};
	shf.r.wrap.b32 	%r4530, %r4527, %r4526, 18;
	shf.r.wrap.b32 	%r4531, %r4526, %r4527, 18;
	mov.b64 	%rd6291, {%r4531, %r4530};
	xor.b64  	%rd6292, %rd6291, %rd6290;
	shf.l.wrap.b32 	%r4532, %r4526, %r4527, 23;
	shf.l.wrap.b32 	%r4533, %r4527, %r4526, 23;
	mov.b64 	%rd6293, {%r4533, %r4532};
	xor.b64  	%rd6294, %rd6292, %rd6293;
	xor.b64  	%rd6295, %rd6254, %rd6230;
	and.b64  	%rd6296, %rd6278, %rd6295;
	xor.b64  	%rd6297, %rd6296, %rd6230;
	add.s64 	%rd6298, %rd6206, %rd5975;
	add.s64 	%rd6299, %rd6298, %rd17;
	add.s64 	%rd6300, %rd6299, %rd6297;
	add.s64 	%rd6301, %rd6300, %rd6294;
	add.s64 	%rd6302, %rd6301, %rd6217;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4534,%dummy}, %rd6289;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4535}, %rd6289;
	}
	shf.r.wrap.b32 	%r4536, %r4535, %r4534, 28;
	shf.r.wrap.b32 	%r4537, %r4534, %r4535, 28;
	mov.b64 	%rd6303, {%r4537, %r4536};
	shf.l.wrap.b32 	%r4538, %r4534, %r4535, 30;
	shf.l.wrap.b32 	%r4539, %r4535, %r4534, 30;
	mov.b64 	%rd6304, {%r4539, %r4538};
	xor.b64  	%rd6305, %rd6304, %rd6303;
	shf.l.wrap.b32 	%r4540, %r4534, %r4535, 25;
	shf.l.wrap.b32 	%r4541, %r4535, %r4534, 25;
	mov.b64 	%rd6306, {%r4541, %r4540};
	xor.b64  	%rd6307, %rd6305, %rd6306;
	xor.b64  	%rd6308, %rd6289, %rd6241;
	xor.b64  	%rd6309, %rd6289, %rd6265;
	and.b64  	%rd6310, %rd6309, %rd6308;
	xor.b64  	%rd6311, %rd6310, %rd6289;
	add.s64 	%rd6312, %rd6301, %rd6311;
	add.s64 	%rd6313, %rd6312, %rd6307;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4542,%dummy}, %rd6302;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4543}, %rd6302;
	}
	shf.r.wrap.b32 	%r4544, %r4543, %r4542, 14;
	shf.r.wrap.b32 	%r4545, %r4542, %r4543, 14;
	mov.b64 	%rd6314, {%r4545, %r4544};
	shf.r.wrap.b32 	%r4546, %r4543, %r4542, 18;
	shf.r.wrap.b32 	%r4547, %r4542, %r4543, 18;
	mov.b64 	%rd6315, {%r4547, %r4546};
	xor.b64  	%rd6316, %rd6315, %rd6314;
	shf.l.wrap.b32 	%r4548, %r4542, %r4543, 23;
	shf.l.wrap.b32 	%r4549, %r4543, %r4542, 23;
	mov.b64 	%rd6317, {%r4549, %r4548};
	xor.b64  	%rd6318, %rd6316, %rd6317;
	xor.b64  	%rd6319, %rd6278, %rd6254;
	and.b64  	%rd6320, %rd6302, %rd6319;
	xor.b64  	%rd6321, %rd6320, %rd6254;
	add.s64 	%rd6322, %rd6230, %rd5976;
	add.s64 	%rd6323, %rd6322, %rd18;
	add.s64 	%rd6324, %rd6323, %rd6321;
	add.s64 	%rd6325, %rd6324, %rd6318;
	add.s64 	%rd6326, %rd6325, %rd6241;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4550,%dummy}, %rd6313;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4551}, %rd6313;
	}
	shf.r.wrap.b32 	%r4552, %r4551, %r4550, 28;
	shf.r.wrap.b32 	%r4553, %r4550, %r4551, 28;
	mov.b64 	%rd6327, {%r4553, %r4552};
	shf.l.wrap.b32 	%r4554, %r4550, %r4551, 30;
	shf.l.wrap.b32 	%r4555, %r4551, %r4550, 30;
	mov.b64 	%rd6328, {%r4555, %r4554};
	xor.b64  	%rd6329, %rd6328, %rd6327;
	shf.l.wrap.b32 	%r4556, %r4550, %r4551, 25;
	shf.l.wrap.b32 	%r4557, %r4551, %r4550, 25;
	mov.b64 	%rd6330, {%r4557, %r4556};
	xor.b64  	%rd6331, %rd6329, %rd6330;
	xor.b64  	%rd6332, %rd6313, %rd6265;
	xor.b64  	%rd6333, %rd6313, %rd6289;
	and.b64  	%rd6334, %rd6333, %rd6332;
	xor.b64  	%rd6335, %rd6334, %rd6313;
	add.s64 	%rd6336, %rd6325, %rd6335;
	add.s64 	%rd6337, %rd6336, %rd6331;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4558,%dummy}, %rd6326;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4559}, %rd6326;
	}
	shf.r.wrap.b32 	%r4560, %r4559, %r4558, 14;
	shf.r.wrap.b32 	%r4561, %r4558, %r4559, 14;
	mov.b64 	%rd6338, {%r4561, %r4560};
	shf.r.wrap.b32 	%r4562, %r4559, %r4558, 18;
	shf.r.wrap.b32 	%r4563, %r4558, %r4559, 18;
	mov.b64 	%rd6339, {%r4563, %r4562};
	xor.b64  	%rd6340, %rd6339, %rd6338;
	shf.l.wrap.b32 	%r4564, %r4558, %r4559, 23;
	shf.l.wrap.b32 	%r4565, %r4559, %r4558, 23;
	mov.b64 	%rd6341, {%r4565, %r4564};
	xor.b64  	%rd6342, %rd6340, %rd6341;
	xor.b64  	%rd6343, %rd6302, %rd6278;
	and.b64  	%rd6344, %rd6326, %rd6343;
	xor.b64  	%rd6345, %rd6344, %rd6278;
	add.s64 	%rd6346, %rd6254, %rd5977;
	add.s64 	%rd6347, %rd6346, %rd19;
	add.s64 	%rd6348, %rd6347, %rd6345;
	add.s64 	%rd6349, %rd6348, %rd6342;
	add.s64 	%rd6350, %rd6349, %rd6265;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4566,%dummy}, %rd6337;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4567}, %rd6337;
	}
	shf.r.wrap.b32 	%r4568, %r4567, %r4566, 28;
	shf.r.wrap.b32 	%r4569, %r4566, %r4567, 28;
	mov.b64 	%rd6351, {%r4569, %r4568};
	shf.l.wrap.b32 	%r4570, %r4566, %r4567, 30;
	shf.l.wrap.b32 	%r4571, %r4567, %r4566, 30;
	mov.b64 	%rd6352, {%r4571, %r4570};
	xor.b64  	%rd6353, %rd6352, %rd6351;
	shf.l.wrap.b32 	%r4572, %r4566, %r4567, 25;
	shf.l.wrap.b32 	%r4573, %r4567, %r4566, 25;
	mov.b64 	%rd6354, {%r4573, %r4572};
	xor.b64  	%rd6355, %rd6353, %rd6354;
	xor.b64  	%rd6356, %rd6337, %rd6289;
	xor.b64  	%rd6357, %rd6337, %rd6313;
	and.b64  	%rd6358, %rd6357, %rd6356;
	xor.b64  	%rd6359, %rd6358, %rd6337;
	add.s64 	%rd6360, %rd6349, %rd6359;
	add.s64 	%rd6361, %rd6360, %rd6355;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4574,%dummy}, %rd5976;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4575}, %rd5976;
	}
	shf.r.wrap.b32 	%r4576, %r4575, %r4574, 19;
	shf.r.wrap.b32 	%r4577, %r4574, %r4575, 19;
	mov.b64 	%rd6362, {%r4577, %r4576};
	shf.l.wrap.b32 	%r4578, %r4574, %r4575, 3;
	shf.l.wrap.b32 	%r4579, %r4575, %r4574, 3;
	mov.b64 	%rd6363, {%r4579, %r4578};
	shr.u64 	%rd6364, %rd5976, 6;
	xor.b64  	%rd6365, %rd6362, %rd6364;
	xor.b64  	%rd6366, %rd6365, %rd6363;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4580,%dummy}, %rd5963;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4581}, %rd5963;
	}
	shf.r.wrap.b32 	%r4582, %r4581, %r4580, 1;
	shf.r.wrap.b32 	%r4583, %r4580, %r4581, 1;
	mov.b64 	%rd6367, {%r4583, %r4582};
	shf.r.wrap.b32 	%r4584, %r4581, %r4580, 8;
	shf.r.wrap.b32 	%r4585, %r4580, %r4581, 8;
	mov.b64 	%rd6368, {%r4585, %r4584};
	shr.u64 	%rd6369, %rd5963, 7;
	xor.b64  	%rd6370, %rd6367, %rd6369;
	xor.b64  	%rd6371, %rd6370, %rd6368;
	add.s64 	%rd6372, %rd5971, %rd5962;
	add.s64 	%rd6373, %rd6372, %rd6366;
	add.s64 	%rd6374, %rd6373, %rd6371;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4586,%dummy}, %rd5977;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4587}, %rd5977;
	}
	shf.r.wrap.b32 	%r4588, %r4587, %r4586, 19;
	shf.r.wrap.b32 	%r4589, %r4586, %r4587, 19;
	mov.b64 	%rd6375, {%r4589, %r4588};
	shf.l.wrap.b32 	%r4590, %r4586, %r4587, 3;
	shf.l.wrap.b32 	%r4591, %r4587, %r4586, 3;
	mov.b64 	%rd6376, {%r4591, %r4590};
	shr.u64 	%rd6377, %rd5977, 6;
	xor.b64  	%rd6378, %rd6375, %rd6377;
	xor.b64  	%rd6379, %rd6378, %rd6376;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4592,%dummy}, %rd5964;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4593}, %rd5964;
	}
	shf.r.wrap.b32 	%r4594, %r4593, %r4592, 1;
	shf.r.wrap.b32 	%r4595, %r4592, %r4593, 1;
	mov.b64 	%rd6380, {%r4595, %r4594};
	shf.r.wrap.b32 	%r4596, %r4593, %r4592, 8;
	shf.r.wrap.b32 	%r4597, %r4592, %r4593, 8;
	mov.b64 	%rd6381, {%r4597, %r4596};
	shr.u64 	%rd6382, %rd5964, 7;
	xor.b64  	%rd6383, %rd6380, %rd6382;
	xor.b64  	%rd6384, %rd6383, %rd6381;
	add.s64 	%rd6385, %rd5972, %rd5963;
	add.s64 	%rd6386, %rd6385, %rd6379;
	add.s64 	%rd6387, %rd6386, %rd6384;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4598,%dummy}, %rd6374;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4599}, %rd6374;
	}
	shf.r.wrap.b32 	%r4600, %r4599, %r4598, 19;
	shf.r.wrap.b32 	%r4601, %r4598, %r4599, 19;
	mov.b64 	%rd6388, {%r4601, %r4600};
	shf.l.wrap.b32 	%r4602, %r4598, %r4599, 3;
	shf.l.wrap.b32 	%r4603, %r4599, %r4598, 3;
	mov.b64 	%rd6389, {%r4603, %r4602};
	shr.u64 	%rd6390, %rd6374, 6;
	xor.b64  	%rd6391, %rd6388, %rd6390;
	xor.b64  	%rd6392, %rd6391, %rd6389;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4604,%dummy}, %rd5965;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4605}, %rd5965;
	}
	shf.r.wrap.b32 	%r4606, %r4605, %r4604, 1;
	shf.r.wrap.b32 	%r4607, %r4604, %r4605, 1;
	mov.b64 	%rd6393, {%r4607, %r4606};
	shf.r.wrap.b32 	%r4608, %r4605, %r4604, 8;
	shf.r.wrap.b32 	%r4609, %r4604, %r4605, 8;
	mov.b64 	%rd6394, {%r4609, %r4608};
	shr.u64 	%rd6395, %rd5965, 7;
	xor.b64  	%rd6396, %rd6393, %rd6395;
	xor.b64  	%rd6397, %rd6396, %rd6394;
	add.s64 	%rd6398, %rd5973, %rd5964;
	add.s64 	%rd6399, %rd6398, %rd6392;
	add.s64 	%rd6400, %rd6399, %rd6397;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4610,%dummy}, %rd6387;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4611}, %rd6387;
	}
	shf.r.wrap.b32 	%r4612, %r4611, %r4610, 19;
	shf.r.wrap.b32 	%r4613, %r4610, %r4611, 19;
	mov.b64 	%rd6401, {%r4613, %r4612};
	shf.l.wrap.b32 	%r4614, %r4610, %r4611, 3;
	shf.l.wrap.b32 	%r4615, %r4611, %r4610, 3;
	mov.b64 	%rd6402, {%r4615, %r4614};
	shr.u64 	%rd6403, %rd6387, 6;
	xor.b64  	%rd6404, %rd6401, %rd6403;
	xor.b64  	%rd6405, %rd6404, %rd6402;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4616,%dummy}, %rd5966;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4617}, %rd5966;
	}
	shf.r.wrap.b32 	%r4618, %r4617, %r4616, 1;
	shf.r.wrap.b32 	%r4619, %r4616, %r4617, 1;
	mov.b64 	%rd6406, {%r4619, %r4618};
	shf.r.wrap.b32 	%r4620, %r4617, %r4616, 8;
	shf.r.wrap.b32 	%r4621, %r4616, %r4617, 8;
	mov.b64 	%rd6407, {%r4621, %r4620};
	shr.u64 	%rd6408, %rd5966, 7;
	xor.b64  	%rd6409, %rd6406, %rd6408;
	xor.b64  	%rd6410, %rd6409, %rd6407;
	add.s64 	%rd6411, %rd5974, %rd5965;
	add.s64 	%rd6412, %rd6411, %rd6405;
	add.s64 	%rd6413, %rd6412, %rd6410;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4622,%dummy}, %rd6400;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4623}, %rd6400;
	}
	shf.r.wrap.b32 	%r4624, %r4623, %r4622, 19;
	shf.r.wrap.b32 	%r4625, %r4622, %r4623, 19;
	mov.b64 	%rd6414, {%r4625, %r4624};
	shf.l.wrap.b32 	%r4626, %r4622, %r4623, 3;
	shf.l.wrap.b32 	%r4627, %r4623, %r4622, 3;
	mov.b64 	%rd6415, {%r4627, %r4626};
	shr.u64 	%rd6416, %rd6400, 6;
	xor.b64  	%rd6417, %rd6414, %rd6416;
	xor.b64  	%rd6418, %rd6417, %rd6415;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4628,%dummy}, %rd5967;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4629}, %rd5967;
	}
	shf.r.wrap.b32 	%r4630, %r4629, %r4628, 1;
	shf.r.wrap.b32 	%r4631, %r4628, %r4629, 1;
	mov.b64 	%rd6419, {%r4631, %r4630};
	shf.r.wrap.b32 	%r4632, %r4629, %r4628, 8;
	shf.r.wrap.b32 	%r4633, %r4628, %r4629, 8;
	mov.b64 	%rd6420, {%r4633, %r4632};
	shr.u64 	%rd6421, %rd5967, 7;
	xor.b64  	%rd6422, %rd6419, %rd6421;
	xor.b64  	%rd6423, %rd6422, %rd6420;
	add.s64 	%rd6424, %rd5975, %rd5966;
	add.s64 	%rd6425, %rd6424, %rd6418;
	add.s64 	%rd6426, %rd6425, %rd6423;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4634,%dummy}, %rd6413;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4635}, %rd6413;
	}
	shf.r.wrap.b32 	%r4636, %r4635, %r4634, 19;
	shf.r.wrap.b32 	%r4637, %r4634, %r4635, 19;
	mov.b64 	%rd6427, {%r4637, %r4636};
	shf.l.wrap.b32 	%r4638, %r4634, %r4635, 3;
	shf.l.wrap.b32 	%r4639, %r4635, %r4634, 3;
	mov.b64 	%rd6428, {%r4639, %r4638};
	shr.u64 	%rd6429, %rd6413, 6;
	xor.b64  	%rd6430, %rd6427, %rd6429;
	xor.b64  	%rd6431, %rd6430, %rd6428;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4640,%dummy}, %rd5968;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4641}, %rd5968;
	}
	shf.r.wrap.b32 	%r4642, %r4641, %r4640, 1;
	shf.r.wrap.b32 	%r4643, %r4640, %r4641, 1;
	mov.b64 	%rd6432, {%r4643, %r4642};
	shf.r.wrap.b32 	%r4644, %r4641, %r4640, 8;
	shf.r.wrap.b32 	%r4645, %r4640, %r4641, 8;
	mov.b64 	%rd6433, {%r4645, %r4644};
	shr.u64 	%rd6434, %rd5968, 7;
	xor.b64  	%rd6435, %rd6432, %rd6434;
	xor.b64  	%rd6436, %rd6435, %rd6433;
	add.s64 	%rd6437, %rd5976, %rd5967;
	add.s64 	%rd6438, %rd6437, %rd6431;
	add.s64 	%rd6439, %rd6438, %rd6436;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4646,%dummy}, %rd6426;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4647}, %rd6426;
	}
	shf.r.wrap.b32 	%r4648, %r4647, %r4646, 19;
	shf.r.wrap.b32 	%r4649, %r4646, %r4647, 19;
	mov.b64 	%rd6440, {%r4649, %r4648};
	shf.l.wrap.b32 	%r4650, %r4646, %r4647, 3;
	shf.l.wrap.b32 	%r4651, %r4647, %r4646, 3;
	mov.b64 	%rd6441, {%r4651, %r4650};
	shr.u64 	%rd6442, %rd6426, 6;
	xor.b64  	%rd6443, %rd6440, %rd6442;
	xor.b64  	%rd6444, %rd6443, %rd6441;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4652,%dummy}, %rd5969;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4653}, %rd5969;
	}
	shf.r.wrap.b32 	%r4654, %r4653, %r4652, 1;
	shf.r.wrap.b32 	%r4655, %r4652, %r4653, 1;
	mov.b64 	%rd6445, {%r4655, %r4654};
	shf.r.wrap.b32 	%r4656, %r4653, %r4652, 8;
	shf.r.wrap.b32 	%r4657, %r4652, %r4653, 8;
	mov.b64 	%rd6446, {%r4657, %r4656};
	shr.u64 	%rd6447, %rd5969, 7;
	xor.b64  	%rd6448, %rd6445, %rd6447;
	xor.b64  	%rd6449, %rd6448, %rd6446;
	add.s64 	%rd6450, %rd5977, %rd5968;
	add.s64 	%rd6451, %rd6450, %rd6444;
	add.s64 	%rd6452, %rd6451, %rd6449;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4658,%dummy}, %rd6439;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4659}, %rd6439;
	}
	shf.r.wrap.b32 	%r4660, %r4659, %r4658, 19;
	shf.r.wrap.b32 	%r4661, %r4658, %r4659, 19;
	mov.b64 	%rd6453, {%r4661, %r4660};
	shf.l.wrap.b32 	%r4662, %r4658, %r4659, 3;
	shf.l.wrap.b32 	%r4663, %r4659, %r4658, 3;
	mov.b64 	%rd6454, {%r4663, %r4662};
	shr.u64 	%rd6455, %rd6439, 6;
	xor.b64  	%rd6456, %rd6453, %rd6455;
	xor.b64  	%rd6457, %rd6456, %rd6454;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4664,%dummy}, %rd5970;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4665}, %rd5970;
	}
	shf.r.wrap.b32 	%r4666, %r4665, %r4664, 1;
	shf.r.wrap.b32 	%r4667, %r4664, %r4665, 1;
	mov.b64 	%rd6458, {%r4667, %r4666};
	shf.r.wrap.b32 	%r4668, %r4665, %r4664, 8;
	shf.r.wrap.b32 	%r4669, %r4664, %r4665, 8;
	mov.b64 	%rd6459, {%r4669, %r4668};
	shr.u64 	%rd6460, %rd5970, 7;
	xor.b64  	%rd6461, %rd6458, %rd6460;
	xor.b64  	%rd6462, %rd6461, %rd6459;
	add.s64 	%rd6463, %rd6374, %rd5969;
	add.s64 	%rd6464, %rd6463, %rd6457;
	add.s64 	%rd6465, %rd6464, %rd6462;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4670,%dummy}, %rd6452;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4671}, %rd6452;
	}
	shf.r.wrap.b32 	%r4672, %r4671, %r4670, 19;
	shf.r.wrap.b32 	%r4673, %r4670, %r4671, 19;
	mov.b64 	%rd6466, {%r4673, %r4672};
	shf.l.wrap.b32 	%r4674, %r4670, %r4671, 3;
	shf.l.wrap.b32 	%r4675, %r4671, %r4670, 3;
	mov.b64 	%rd6467, {%r4675, %r4674};
	shr.u64 	%rd6468, %rd6452, 6;
	xor.b64  	%rd6469, %rd6466, %rd6468;
	xor.b64  	%rd6470, %rd6469, %rd6467;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4676,%dummy}, %rd5971;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4677}, %rd5971;
	}
	shf.r.wrap.b32 	%r4678, %r4677, %r4676, 1;
	shf.r.wrap.b32 	%r4679, %r4676, %r4677, 1;
	mov.b64 	%rd6471, {%r4679, %r4678};
	shf.r.wrap.b32 	%r4680, %r4677, %r4676, 8;
	shf.r.wrap.b32 	%r4681, %r4676, %r4677, 8;
	mov.b64 	%rd6472, {%r4681, %r4680};
	shr.u64 	%rd6473, %rd5971, 7;
	xor.b64  	%rd6474, %rd6471, %rd6473;
	xor.b64  	%rd6475, %rd6474, %rd6472;
	add.s64 	%rd6476, %rd6387, %rd5970;
	add.s64 	%rd6477, %rd6476, %rd6470;
	add.s64 	%rd6478, %rd6477, %rd6475;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4682,%dummy}, %rd6465;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4683}, %rd6465;
	}
	shf.r.wrap.b32 	%r4684, %r4683, %r4682, 19;
	shf.r.wrap.b32 	%r4685, %r4682, %r4683, 19;
	mov.b64 	%rd6479, {%r4685, %r4684};
	shf.l.wrap.b32 	%r4686, %r4682, %r4683, 3;
	shf.l.wrap.b32 	%r4687, %r4683, %r4682, 3;
	mov.b64 	%rd6480, {%r4687, %r4686};
	shr.u64 	%rd6481, %rd6465, 6;
	xor.b64  	%rd6482, %rd6479, %rd6481;
	xor.b64  	%rd6483, %rd6482, %rd6480;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4688,%dummy}, %rd5972;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4689}, %rd5972;
	}
	shf.r.wrap.b32 	%r4690, %r4689, %r4688, 1;
	shf.r.wrap.b32 	%r4691, %r4688, %r4689, 1;
	mov.b64 	%rd6484, {%r4691, %r4690};
	shf.r.wrap.b32 	%r4692, %r4689, %r4688, 8;
	shf.r.wrap.b32 	%r4693, %r4688, %r4689, 8;
	mov.b64 	%rd6485, {%r4693, %r4692};
	shr.u64 	%rd6486, %rd5972, 7;
	xor.b64  	%rd6487, %rd6484, %rd6486;
	xor.b64  	%rd6488, %rd6487, %rd6485;
	add.s64 	%rd6489, %rd6400, %rd5971;
	add.s64 	%rd6490, %rd6489, %rd6483;
	add.s64 	%rd6491, %rd6490, %rd6488;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4694,%dummy}, %rd6478;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4695}, %rd6478;
	}
	shf.r.wrap.b32 	%r4696, %r4695, %r4694, 19;
	shf.r.wrap.b32 	%r4697, %r4694, %r4695, 19;
	mov.b64 	%rd6492, {%r4697, %r4696};
	shf.l.wrap.b32 	%r4698, %r4694, %r4695, 3;
	shf.l.wrap.b32 	%r4699, %r4695, %r4694, 3;
	mov.b64 	%rd6493, {%r4699, %r4698};
	shr.u64 	%rd6494, %rd6478, 6;
	xor.b64  	%rd6495, %rd6492, %rd6494;
	xor.b64  	%rd6496, %rd6495, %rd6493;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4700,%dummy}, %rd5973;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4701}, %rd5973;
	}
	shf.r.wrap.b32 	%r4702, %r4701, %r4700, 1;
	shf.r.wrap.b32 	%r4703, %r4700, %r4701, 1;
	mov.b64 	%rd6497, {%r4703, %r4702};
	shf.r.wrap.b32 	%r4704, %r4701, %r4700, 8;
	shf.r.wrap.b32 	%r4705, %r4700, %r4701, 8;
	mov.b64 	%rd6498, {%r4705, %r4704};
	shr.u64 	%rd6499, %rd5973, 7;
	xor.b64  	%rd6500, %rd6497, %rd6499;
	xor.b64  	%rd6501, %rd6500, %rd6498;
	add.s64 	%rd6502, %rd6413, %rd5972;
	add.s64 	%rd6503, %rd6502, %rd6496;
	add.s64 	%rd6504, %rd6503, %rd6501;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4706,%dummy}, %rd6491;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4707}, %rd6491;
	}
	shf.r.wrap.b32 	%r4708, %r4707, %r4706, 19;
	shf.r.wrap.b32 	%r4709, %r4706, %r4707, 19;
	mov.b64 	%rd6505, {%r4709, %r4708};
	shf.l.wrap.b32 	%r4710, %r4706, %r4707, 3;
	shf.l.wrap.b32 	%r4711, %r4707, %r4706, 3;
	mov.b64 	%rd6506, {%r4711, %r4710};
	shr.u64 	%rd6507, %rd6491, 6;
	xor.b64  	%rd6508, %rd6505, %rd6507;
	xor.b64  	%rd6509, %rd6508, %rd6506;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4712,%dummy}, %rd5974;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4713}, %rd5974;
	}
	shf.r.wrap.b32 	%r4714, %r4713, %r4712, 1;
	shf.r.wrap.b32 	%r4715, %r4712, %r4713, 1;
	mov.b64 	%rd6510, {%r4715, %r4714};
	shf.r.wrap.b32 	%r4716, %r4713, %r4712, 8;
	shf.r.wrap.b32 	%r4717, %r4712, %r4713, 8;
	mov.b64 	%rd6511, {%r4717, %r4716};
	shr.u64 	%rd6512, %rd5974, 7;
	xor.b64  	%rd6513, %rd6510, %rd6512;
	xor.b64  	%rd6514, %rd6513, %rd6511;
	add.s64 	%rd6515, %rd6426, %rd5973;
	add.s64 	%rd6516, %rd6515, %rd6509;
	add.s64 	%rd6517, %rd6516, %rd6514;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4718,%dummy}, %rd6504;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4719}, %rd6504;
	}
	shf.r.wrap.b32 	%r4720, %r4719, %r4718, 19;
	shf.r.wrap.b32 	%r4721, %r4718, %r4719, 19;
	mov.b64 	%rd6518, {%r4721, %r4720};
	shf.l.wrap.b32 	%r4722, %r4718, %r4719, 3;
	shf.l.wrap.b32 	%r4723, %r4719, %r4718, 3;
	mov.b64 	%rd6519, {%r4723, %r4722};
	shr.u64 	%rd6520, %rd6504, 6;
	xor.b64  	%rd6521, %rd6518, %rd6520;
	xor.b64  	%rd6522, %rd6521, %rd6519;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4724,%dummy}, %rd5975;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4725}, %rd5975;
	}
	shf.r.wrap.b32 	%r4726, %r4725, %r4724, 1;
	shf.r.wrap.b32 	%r4727, %r4724, %r4725, 1;
	mov.b64 	%rd6523, {%r4727, %r4726};
	shf.r.wrap.b32 	%r4728, %r4725, %r4724, 8;
	shf.r.wrap.b32 	%r4729, %r4724, %r4725, 8;
	mov.b64 	%rd6524, {%r4729, %r4728};
	shr.u64 	%rd6525, %rd5975, 7;
	xor.b64  	%rd6526, %rd6523, %rd6525;
	xor.b64  	%rd6527, %rd6526, %rd6524;
	add.s64 	%rd6528, %rd6439, %rd5974;
	add.s64 	%rd6529, %rd6528, %rd6522;
	add.s64 	%rd6530, %rd6529, %rd6527;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4730,%dummy}, %rd6517;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4731}, %rd6517;
	}
	shf.r.wrap.b32 	%r4732, %r4731, %r4730, 19;
	shf.r.wrap.b32 	%r4733, %r4730, %r4731, 19;
	mov.b64 	%rd6531, {%r4733, %r4732};
	shf.l.wrap.b32 	%r4734, %r4730, %r4731, 3;
	shf.l.wrap.b32 	%r4735, %r4731, %r4730, 3;
	mov.b64 	%rd6532, {%r4735, %r4734};
	shr.u64 	%rd6533, %rd6517, 6;
	xor.b64  	%rd6534, %rd6531, %rd6533;
	xor.b64  	%rd6535, %rd6534, %rd6532;
	shf.r.wrap.b32 	%r4736, %r4575, %r4574, 1;
	shf.r.wrap.b32 	%r4737, %r4574, %r4575, 1;
	mov.b64 	%rd6536, {%r4737, %r4736};
	shf.r.wrap.b32 	%r4738, %r4575, %r4574, 8;
	shf.r.wrap.b32 	%r4739, %r4574, %r4575, 8;
	mov.b64 	%rd6537, {%r4739, %r4738};
	shr.u64 	%rd6538, %rd5976, 7;
	xor.b64  	%rd6539, %rd6536, %rd6538;
	xor.b64  	%rd6540, %rd6539, %rd6537;
	add.s64 	%rd6541, %rd6452, %rd5975;
	add.s64 	%rd6542, %rd6541, %rd6535;
	add.s64 	%rd6543, %rd6542, %rd6540;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4740,%dummy}, %rd6530;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4741}, %rd6530;
	}
	shf.r.wrap.b32 	%r4742, %r4741, %r4740, 19;
	shf.r.wrap.b32 	%r4743, %r4740, %r4741, 19;
	mov.b64 	%rd6544, {%r4743, %r4742};
	shf.l.wrap.b32 	%r4744, %r4740, %r4741, 3;
	shf.l.wrap.b32 	%r4745, %r4741, %r4740, 3;
	mov.b64 	%rd6545, {%r4745, %r4744};
	shr.u64 	%rd6546, %rd6530, 6;
	xor.b64  	%rd6547, %rd6544, %rd6546;
	xor.b64  	%rd6548, %rd6547, %rd6545;
	shf.r.wrap.b32 	%r4746, %r4587, %r4586, 1;
	shf.r.wrap.b32 	%r4747, %r4586, %r4587, 1;
	mov.b64 	%rd6549, {%r4747, %r4746};
	shf.r.wrap.b32 	%r4748, %r4587, %r4586, 8;
	shf.r.wrap.b32 	%r4749, %r4586, %r4587, 8;
	mov.b64 	%rd6550, {%r4749, %r4748};
	shr.u64 	%rd6551, %rd5977, 7;
	xor.b64  	%rd6552, %rd6549, %rd6551;
	xor.b64  	%rd6553, %rd6552, %rd6550;
	add.s64 	%rd6554, %rd6465, %rd5976;
	add.s64 	%rd6555, %rd6554, %rd6548;
	add.s64 	%rd6556, %rd6555, %rd6553;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4750,%dummy}, %rd6543;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4751}, %rd6543;
	}
	shf.r.wrap.b32 	%r4752, %r4751, %r4750, 19;
	shf.r.wrap.b32 	%r4753, %r4750, %r4751, 19;
	mov.b64 	%rd6557, {%r4753, %r4752};
	shf.l.wrap.b32 	%r4754, %r4750, %r4751, 3;
	shf.l.wrap.b32 	%r4755, %r4751, %r4750, 3;
	mov.b64 	%rd6558, {%r4755, %r4754};
	shr.u64 	%rd6559, %rd6543, 6;
	xor.b64  	%rd6560, %rd6557, %rd6559;
	xor.b64  	%rd6561, %rd6560, %rd6558;
	shf.r.wrap.b32 	%r4756, %r4599, %r4598, 1;
	shf.r.wrap.b32 	%r4757, %r4598, %r4599, 1;
	mov.b64 	%rd6562, {%r4757, %r4756};
	shf.r.wrap.b32 	%r4758, %r4599, %r4598, 8;
	shf.r.wrap.b32 	%r4759, %r4598, %r4599, 8;
	mov.b64 	%rd6563, {%r4759, %r4758};
	shr.u64 	%rd6564, %rd6374, 7;
	xor.b64  	%rd6565, %rd6562, %rd6564;
	xor.b64  	%rd6566, %rd6565, %rd6563;
	add.s64 	%rd6567, %rd6478, %rd5977;
	add.s64 	%rd6568, %rd6567, %rd6561;
	add.s64 	%rd6569, %rd6568, %rd6566;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4760,%dummy}, %rd6350;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4761}, %rd6350;
	}
	shf.r.wrap.b32 	%r4762, %r4761, %r4760, 14;
	shf.r.wrap.b32 	%r4763, %r4760, %r4761, 14;
	mov.b64 	%rd6570, {%r4763, %r4762};
	shf.r.wrap.b32 	%r4764, %r4761, %r4760, 18;
	shf.r.wrap.b32 	%r4765, %r4760, %r4761, 18;
	mov.b64 	%rd6571, {%r4765, %r4764};
	xor.b64  	%rd6572, %rd6571, %rd6570;
	shf.l.wrap.b32 	%r4766, %r4760, %r4761, 23;
	shf.l.wrap.b32 	%r4767, %r4761, %r4760, 23;
	mov.b64 	%rd6573, {%r4767, %r4766};
	xor.b64  	%rd6574, %rd6572, %rd6573;
	xor.b64  	%rd6575, %rd6326, %rd6302;
	and.b64  	%rd6576, %rd6575, %rd6350;
	xor.b64  	%rd6577, %rd6576, %rd6302;
	add.s64 	%rd6578, %rd6577, %rd6278;
	add.s64 	%rd6579, %rd6578, %rd6374;
	add.s64 	%rd6580, %rd6579, %rd20;
	add.s64 	%rd6581, %rd6580, %rd6574;
	add.s64 	%rd6582, %rd6581, %rd6289;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4768,%dummy}, %rd6361;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4769}, %rd6361;
	}
	shf.r.wrap.b32 	%r4770, %r4769, %r4768, 28;
	shf.r.wrap.b32 	%r4771, %r4768, %r4769, 28;
	mov.b64 	%rd6583, {%r4771, %r4770};
	shf.l.wrap.b32 	%r4772, %r4768, %r4769, 30;
	shf.l.wrap.b32 	%r4773, %r4769, %r4768, 30;
	mov.b64 	%rd6584, {%r4773, %r4772};
	xor.b64  	%rd6585, %rd6584, %rd6583;
	shf.l.wrap.b32 	%r4774, %r4768, %r4769, 25;
	shf.l.wrap.b32 	%r4775, %r4769, %r4768, 25;
	mov.b64 	%rd6586, {%r4775, %r4774};
	xor.b64  	%rd6587, %rd6585, %rd6586;
	xor.b64  	%rd6588, %rd6361, %rd6313;
	xor.b64  	%rd6589, %rd6361, %rd6337;
	and.b64  	%rd6590, %rd6589, %rd6588;
	xor.b64  	%rd6591, %rd6590, %rd6361;
	add.s64 	%rd6592, %rd6581, %rd6591;
	add.s64 	%rd6593, %rd6592, %rd6587;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4776,%dummy}, %rd6582;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4777}, %rd6582;
	}
	shf.r.wrap.b32 	%r4778, %r4777, %r4776, 14;
	shf.r.wrap.b32 	%r4779, %r4776, %r4777, 14;
	mov.b64 	%rd6594, {%r4779, %r4778};
	shf.r.wrap.b32 	%r4780, %r4777, %r4776, 18;
	shf.r.wrap.b32 	%r4781, %r4776, %r4777, 18;
	mov.b64 	%rd6595, {%r4781, %r4780};
	xor.b64  	%rd6596, %rd6595, %rd6594;
	shf.l.wrap.b32 	%r4782, %r4776, %r4777, 23;
	shf.l.wrap.b32 	%r4783, %r4777, %r4776, 23;
	mov.b64 	%rd6597, {%r4783, %r4782};
	xor.b64  	%rd6598, %rd6596, %rd6597;
	xor.b64  	%rd6599, %rd6350, %rd6326;
	and.b64  	%rd6600, %rd6582, %rd6599;
	xor.b64  	%rd6601, %rd6600, %rd6326;
	add.s64 	%rd6602, %rd6387, %rd6302;
	add.s64 	%rd6603, %rd6602, %rd21;
	add.s64 	%rd6604, %rd6603, %rd6601;
	add.s64 	%rd6605, %rd6604, %rd6598;
	add.s64 	%rd6606, %rd6605, %rd6313;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4784,%dummy}, %rd6593;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4785}, %rd6593;
	}
	shf.r.wrap.b32 	%r4786, %r4785, %r4784, 28;
	shf.r.wrap.b32 	%r4787, %r4784, %r4785, 28;
	mov.b64 	%rd6607, {%r4787, %r4786};
	shf.l.wrap.b32 	%r4788, %r4784, %r4785, 30;
	shf.l.wrap.b32 	%r4789, %r4785, %r4784, 30;
	mov.b64 	%rd6608, {%r4789, %r4788};
	xor.b64  	%rd6609, %rd6608, %rd6607;
	shf.l.wrap.b32 	%r4790, %r4784, %r4785, 25;
	shf.l.wrap.b32 	%r4791, %r4785, %r4784, 25;
	mov.b64 	%rd6610, {%r4791, %r4790};
	xor.b64  	%rd6611, %rd6609, %rd6610;
	xor.b64  	%rd6612, %rd6593, %rd6337;
	xor.b64  	%rd6613, %rd6593, %rd6361;
	and.b64  	%rd6614, %rd6613, %rd6612;
	xor.b64  	%rd6615, %rd6614, %rd6593;
	add.s64 	%rd6616, %rd6605, %rd6615;
	add.s64 	%rd6617, %rd6616, %rd6611;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4792,%dummy}, %rd6606;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4793}, %rd6606;
	}
	shf.r.wrap.b32 	%r4794, %r4793, %r4792, 14;
	shf.r.wrap.b32 	%r4795, %r4792, %r4793, 14;
	mov.b64 	%rd6618, {%r4795, %r4794};
	shf.r.wrap.b32 	%r4796, %r4793, %r4792, 18;
	shf.r.wrap.b32 	%r4797, %r4792, %r4793, 18;
	mov.b64 	%rd6619, {%r4797, %r4796};
	xor.b64  	%rd6620, %rd6619, %rd6618;
	shf.l.wrap.b32 	%r4798, %r4792, %r4793, 23;
	shf.l.wrap.b32 	%r4799, %r4793, %r4792, 23;
	mov.b64 	%rd6621, {%r4799, %r4798};
	xor.b64  	%rd6622, %rd6620, %rd6621;
	xor.b64  	%rd6623, %rd6582, %rd6350;
	and.b64  	%rd6624, %rd6606, %rd6623;
	xor.b64  	%rd6625, %rd6624, %rd6350;
	add.s64 	%rd6626, %rd6400, %rd6326;
	add.s64 	%rd6627, %rd6626, %rd22;
	add.s64 	%rd6628, %rd6627, %rd6625;
	add.s64 	%rd6629, %rd6628, %rd6622;
	add.s64 	%rd6630, %rd6629, %rd6337;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4800,%dummy}, %rd6617;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4801}, %rd6617;
	}
	shf.r.wrap.b32 	%r4802, %r4801, %r4800, 28;
	shf.r.wrap.b32 	%r4803, %r4800, %r4801, 28;
	mov.b64 	%rd6631, {%r4803, %r4802};
	shf.l.wrap.b32 	%r4804, %r4800, %r4801, 30;
	shf.l.wrap.b32 	%r4805, %r4801, %r4800, 30;
	mov.b64 	%rd6632, {%r4805, %r4804};
	xor.b64  	%rd6633, %rd6632, %rd6631;
	shf.l.wrap.b32 	%r4806, %r4800, %r4801, 25;
	shf.l.wrap.b32 	%r4807, %r4801, %r4800, 25;
	mov.b64 	%rd6634, {%r4807, %r4806};
	xor.b64  	%rd6635, %rd6633, %rd6634;
	xor.b64  	%rd6636, %rd6617, %rd6361;
	xor.b64  	%rd6637, %rd6617, %rd6593;
	and.b64  	%rd6638, %rd6637, %rd6636;
	xor.b64  	%rd6639, %rd6638, %rd6617;
	add.s64 	%rd6640, %rd6629, %rd6639;
	add.s64 	%rd6641, %rd6640, %rd6635;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4808,%dummy}, %rd6630;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4809}, %rd6630;
	}
	shf.r.wrap.b32 	%r4810, %r4809, %r4808, 14;
	shf.r.wrap.b32 	%r4811, %r4808, %r4809, 14;
	mov.b64 	%rd6642, {%r4811, %r4810};
	shf.r.wrap.b32 	%r4812, %r4809, %r4808, 18;
	shf.r.wrap.b32 	%r4813, %r4808, %r4809, 18;
	mov.b64 	%rd6643, {%r4813, %r4812};
	xor.b64  	%rd6644, %rd6643, %rd6642;
	shf.l.wrap.b32 	%r4814, %r4808, %r4809, 23;
	shf.l.wrap.b32 	%r4815, %r4809, %r4808, 23;
	mov.b64 	%rd6645, {%r4815, %r4814};
	xor.b64  	%rd6646, %rd6644, %rd6645;
	xor.b64  	%rd6647, %rd6606, %rd6582;
	and.b64  	%rd6648, %rd6630, %rd6647;
	xor.b64  	%rd6649, %rd6648, %rd6582;
	add.s64 	%rd6650, %rd6413, %rd6350;
	add.s64 	%rd6651, %rd6650, %rd23;
	add.s64 	%rd6652, %rd6651, %rd6649;
	add.s64 	%rd6653, %rd6652, %rd6646;
	add.s64 	%rd6654, %rd6653, %rd6361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4816,%dummy}, %rd6641;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4817}, %rd6641;
	}
	shf.r.wrap.b32 	%r4818, %r4817, %r4816, 28;
	shf.r.wrap.b32 	%r4819, %r4816, %r4817, 28;
	mov.b64 	%rd6655, {%r4819, %r4818};
	shf.l.wrap.b32 	%r4820, %r4816, %r4817, 30;
	shf.l.wrap.b32 	%r4821, %r4817, %r4816, 30;
	mov.b64 	%rd6656, {%r4821, %r4820};
	xor.b64  	%rd6657, %rd6656, %rd6655;
	shf.l.wrap.b32 	%r4822, %r4816, %r4817, 25;
	shf.l.wrap.b32 	%r4823, %r4817, %r4816, 25;
	mov.b64 	%rd6658, {%r4823, %r4822};
	xor.b64  	%rd6659, %rd6657, %rd6658;
	xor.b64  	%rd6660, %rd6641, %rd6593;
	xor.b64  	%rd6661, %rd6641, %rd6617;
	and.b64  	%rd6662, %rd6661, %rd6660;
	xor.b64  	%rd6663, %rd6662, %rd6641;
	add.s64 	%rd6664, %rd6653, %rd6663;
	add.s64 	%rd6665, %rd6664, %rd6659;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4824,%dummy}, %rd6654;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4825}, %rd6654;
	}
	shf.r.wrap.b32 	%r4826, %r4825, %r4824, 14;
	shf.r.wrap.b32 	%r4827, %r4824, %r4825, 14;
	mov.b64 	%rd6666, {%r4827, %r4826};
	shf.r.wrap.b32 	%r4828, %r4825, %r4824, 18;
	shf.r.wrap.b32 	%r4829, %r4824, %r4825, 18;
	mov.b64 	%rd6667, {%r4829, %r4828};
	xor.b64  	%rd6668, %rd6667, %rd6666;
	shf.l.wrap.b32 	%r4830, %r4824, %r4825, 23;
	shf.l.wrap.b32 	%r4831, %r4825, %r4824, 23;
	mov.b64 	%rd6669, {%r4831, %r4830};
	xor.b64  	%rd6670, %rd6668, %rd6669;
	xor.b64  	%rd6671, %rd6630, %rd6606;
	and.b64  	%rd6672, %rd6654, %rd6671;
	xor.b64  	%rd6673, %rd6672, %rd6606;
	add.s64 	%rd6674, %rd6582, %rd6426;
	add.s64 	%rd6675, %rd6674, %rd24;
	add.s64 	%rd6676, %rd6675, %rd6673;
	add.s64 	%rd6677, %rd6676, %rd6670;
	add.s64 	%rd6678, %rd6677, %rd6593;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4832,%dummy}, %rd6665;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4833}, %rd6665;
	}
	shf.r.wrap.b32 	%r4834, %r4833, %r4832, 28;
	shf.r.wrap.b32 	%r4835, %r4832, %r4833, 28;
	mov.b64 	%rd6679, {%r4835, %r4834};
	shf.l.wrap.b32 	%r4836, %r4832, %r4833, 30;
	shf.l.wrap.b32 	%r4837, %r4833, %r4832, 30;
	mov.b64 	%rd6680, {%r4837, %r4836};
	xor.b64  	%rd6681, %rd6680, %rd6679;
	shf.l.wrap.b32 	%r4838, %r4832, %r4833, 25;
	shf.l.wrap.b32 	%r4839, %r4833, %r4832, 25;
	mov.b64 	%rd6682, {%r4839, %r4838};
	xor.b64  	%rd6683, %rd6681, %rd6682;
	xor.b64  	%rd6684, %rd6665, %rd6617;
	xor.b64  	%rd6685, %rd6665, %rd6641;
	and.b64  	%rd6686, %rd6685, %rd6684;
	xor.b64  	%rd6687, %rd6686, %rd6665;
	add.s64 	%rd6688, %rd6677, %rd6687;
	add.s64 	%rd6689, %rd6688, %rd6683;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4840,%dummy}, %rd6678;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4841}, %rd6678;
	}
	shf.r.wrap.b32 	%r4842, %r4841, %r4840, 14;
	shf.r.wrap.b32 	%r4843, %r4840, %r4841, 14;
	mov.b64 	%rd6690, {%r4843, %r4842};
	shf.r.wrap.b32 	%r4844, %r4841, %r4840, 18;
	shf.r.wrap.b32 	%r4845, %r4840, %r4841, 18;
	mov.b64 	%rd6691, {%r4845, %r4844};
	xor.b64  	%rd6692, %rd6691, %rd6690;
	shf.l.wrap.b32 	%r4846, %r4840, %r4841, 23;
	shf.l.wrap.b32 	%r4847, %r4841, %r4840, 23;
	mov.b64 	%rd6693, {%r4847, %r4846};
	xor.b64  	%rd6694, %rd6692, %rd6693;
	xor.b64  	%rd6695, %rd6654, %rd6630;
	and.b64  	%rd6696, %rd6678, %rd6695;
	xor.b64  	%rd6697, %rd6696, %rd6630;
	add.s64 	%rd6698, %rd6606, %rd6439;
	add.s64 	%rd6699, %rd6698, %rd25;
	add.s64 	%rd6700, %rd6699, %rd6697;
	add.s64 	%rd6701, %rd6700, %rd6694;
	add.s64 	%rd6702, %rd6701, %rd6617;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4848,%dummy}, %rd6689;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4849}, %rd6689;
	}
	shf.r.wrap.b32 	%r4850, %r4849, %r4848, 28;
	shf.r.wrap.b32 	%r4851, %r4848, %r4849, 28;
	mov.b64 	%rd6703, {%r4851, %r4850};
	shf.l.wrap.b32 	%r4852, %r4848, %r4849, 30;
	shf.l.wrap.b32 	%r4853, %r4849, %r4848, 30;
	mov.b64 	%rd6704, {%r4853, %r4852};
	xor.b64  	%rd6705, %rd6704, %rd6703;
	shf.l.wrap.b32 	%r4854, %r4848, %r4849, 25;
	shf.l.wrap.b32 	%r4855, %r4849, %r4848, 25;
	mov.b64 	%rd6706, {%r4855, %r4854};
	xor.b64  	%rd6707, %rd6705, %rd6706;
	xor.b64  	%rd6708, %rd6689, %rd6641;
	xor.b64  	%rd6709, %rd6689, %rd6665;
	and.b64  	%rd6710, %rd6709, %rd6708;
	xor.b64  	%rd6711, %rd6710, %rd6689;
	add.s64 	%rd6712, %rd6701, %rd6711;
	add.s64 	%rd6713, %rd6712, %rd6707;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4856,%dummy}, %rd6702;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4857}, %rd6702;
	}
	shf.r.wrap.b32 	%r4858, %r4857, %r4856, 14;
	shf.r.wrap.b32 	%r4859, %r4856, %r4857, 14;
	mov.b64 	%rd6714, {%r4859, %r4858};
	shf.r.wrap.b32 	%r4860, %r4857, %r4856, 18;
	shf.r.wrap.b32 	%r4861, %r4856, %r4857, 18;
	mov.b64 	%rd6715, {%r4861, %r4860};
	xor.b64  	%rd6716, %rd6715, %rd6714;
	shf.l.wrap.b32 	%r4862, %r4856, %r4857, 23;
	shf.l.wrap.b32 	%r4863, %r4857, %r4856, 23;
	mov.b64 	%rd6717, {%r4863, %r4862};
	xor.b64  	%rd6718, %rd6716, %rd6717;
	xor.b64  	%rd6719, %rd6678, %rd6654;
	and.b64  	%rd6720, %rd6702, %rd6719;
	xor.b64  	%rd6721, %rd6720, %rd6654;
	add.s64 	%rd6722, %rd6630, %rd6452;
	add.s64 	%rd6723, %rd6722, %rd26;
	add.s64 	%rd6724, %rd6723, %rd6721;
	add.s64 	%rd6725, %rd6724, %rd6718;
	add.s64 	%rd6726, %rd6725, %rd6641;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4864,%dummy}, %rd6713;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4865}, %rd6713;
	}
	shf.r.wrap.b32 	%r4866, %r4865, %r4864, 28;
	shf.r.wrap.b32 	%r4867, %r4864, %r4865, 28;
	mov.b64 	%rd6727, {%r4867, %r4866};
	shf.l.wrap.b32 	%r4868, %r4864, %r4865, 30;
	shf.l.wrap.b32 	%r4869, %r4865, %r4864, 30;
	mov.b64 	%rd6728, {%r4869, %r4868};
	xor.b64  	%rd6729, %rd6728, %rd6727;
	shf.l.wrap.b32 	%r4870, %r4864, %r4865, 25;
	shf.l.wrap.b32 	%r4871, %r4865, %r4864, 25;
	mov.b64 	%rd6730, {%r4871, %r4870};
	xor.b64  	%rd6731, %rd6729, %rd6730;
	xor.b64  	%rd6732, %rd6713, %rd6665;
	xor.b64  	%rd6733, %rd6713, %rd6689;
	and.b64  	%rd6734, %rd6733, %rd6732;
	xor.b64  	%rd6735, %rd6734, %rd6713;
	add.s64 	%rd6736, %rd6725, %rd6735;
	add.s64 	%rd6737, %rd6736, %rd6731;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4872,%dummy}, %rd6726;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4873}, %rd6726;
	}
	shf.r.wrap.b32 	%r4874, %r4873, %r4872, 14;
	shf.r.wrap.b32 	%r4875, %r4872, %r4873, 14;
	mov.b64 	%rd6738, {%r4875, %r4874};
	shf.r.wrap.b32 	%r4876, %r4873, %r4872, 18;
	shf.r.wrap.b32 	%r4877, %r4872, %r4873, 18;
	mov.b64 	%rd6739, {%r4877, %r4876};
	xor.b64  	%rd6740, %rd6739, %rd6738;
	shf.l.wrap.b32 	%r4878, %r4872, %r4873, 23;
	shf.l.wrap.b32 	%r4879, %r4873, %r4872, 23;
	mov.b64 	%rd6741, {%r4879, %r4878};
	xor.b64  	%rd6742, %rd6740, %rd6741;
	xor.b64  	%rd6743, %rd6702, %rd6678;
	and.b64  	%rd6744, %rd6726, %rd6743;
	xor.b64  	%rd6745, %rd6744, %rd6678;
	add.s64 	%rd6746, %rd6654, %rd6465;
	add.s64 	%rd6747, %rd6746, %rd27;
	add.s64 	%rd6748, %rd6747, %rd6745;
	add.s64 	%rd6749, %rd6748, %rd6742;
	add.s64 	%rd6750, %rd6749, %rd6665;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4880,%dummy}, %rd6737;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4881}, %rd6737;
	}
	shf.r.wrap.b32 	%r4882, %r4881, %r4880, 28;
	shf.r.wrap.b32 	%r4883, %r4880, %r4881, 28;
	mov.b64 	%rd6751, {%r4883, %r4882};
	shf.l.wrap.b32 	%r4884, %r4880, %r4881, 30;
	shf.l.wrap.b32 	%r4885, %r4881, %r4880, 30;
	mov.b64 	%rd6752, {%r4885, %r4884};
	xor.b64  	%rd6753, %rd6752, %rd6751;
	shf.l.wrap.b32 	%r4886, %r4880, %r4881, 25;
	shf.l.wrap.b32 	%r4887, %r4881, %r4880, 25;
	mov.b64 	%rd6754, {%r4887, %r4886};
	xor.b64  	%rd6755, %rd6753, %rd6754;
	xor.b64  	%rd6756, %rd6737, %rd6689;
	xor.b64  	%rd6757, %rd6737, %rd6713;
	and.b64  	%rd6758, %rd6757, %rd6756;
	xor.b64  	%rd6759, %rd6758, %rd6737;
	add.s64 	%rd6760, %rd6749, %rd6759;
	add.s64 	%rd6761, %rd6760, %rd6755;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4888,%dummy}, %rd6750;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4889}, %rd6750;
	}
	shf.r.wrap.b32 	%r4890, %r4889, %r4888, 14;
	shf.r.wrap.b32 	%r4891, %r4888, %r4889, 14;
	mov.b64 	%rd6762, {%r4891, %r4890};
	shf.r.wrap.b32 	%r4892, %r4889, %r4888, 18;
	shf.r.wrap.b32 	%r4893, %r4888, %r4889, 18;
	mov.b64 	%rd6763, {%r4893, %r4892};
	xor.b64  	%rd6764, %rd6763, %rd6762;
	shf.l.wrap.b32 	%r4894, %r4888, %r4889, 23;
	shf.l.wrap.b32 	%r4895, %r4889, %r4888, 23;
	mov.b64 	%rd6765, {%r4895, %r4894};
	xor.b64  	%rd6766, %rd6764, %rd6765;
	xor.b64  	%rd6767, %rd6726, %rd6702;
	and.b64  	%rd6768, %rd6750, %rd6767;
	xor.b64  	%rd6769, %rd6768, %rd6702;
	add.s64 	%rd6770, %rd6678, %rd6478;
	add.s64 	%rd6771, %rd6770, %rd28;
	add.s64 	%rd6772, %rd6771, %rd6769;
	add.s64 	%rd6773, %rd6772, %rd6766;
	add.s64 	%rd6774, %rd6773, %rd6689;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4896,%dummy}, %rd6761;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4897}, %rd6761;
	}
	shf.r.wrap.b32 	%r4898, %r4897, %r4896, 28;
	shf.r.wrap.b32 	%r4899, %r4896, %r4897, 28;
	mov.b64 	%rd6775, {%r4899, %r4898};
	shf.l.wrap.b32 	%r4900, %r4896, %r4897, 30;
	shf.l.wrap.b32 	%r4901, %r4897, %r4896, 30;
	mov.b64 	%rd6776, {%r4901, %r4900};
	xor.b64  	%rd6777, %rd6776, %rd6775;
	shf.l.wrap.b32 	%r4902, %r4896, %r4897, 25;
	shf.l.wrap.b32 	%r4903, %r4897, %r4896, 25;
	mov.b64 	%rd6778, {%r4903, %r4902};
	xor.b64  	%rd6779, %rd6777, %rd6778;
	xor.b64  	%rd6780, %rd6761, %rd6713;
	xor.b64  	%rd6781, %rd6761, %rd6737;
	and.b64  	%rd6782, %rd6781, %rd6780;
	xor.b64  	%rd6783, %rd6782, %rd6761;
	add.s64 	%rd6784, %rd6773, %rd6783;
	add.s64 	%rd6785, %rd6784, %rd6779;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4904,%dummy}, %rd6774;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4905}, %rd6774;
	}
	shf.r.wrap.b32 	%r4906, %r4905, %r4904, 14;
	shf.r.wrap.b32 	%r4907, %r4904, %r4905, 14;
	mov.b64 	%rd6786, {%r4907, %r4906};
	shf.r.wrap.b32 	%r4908, %r4905, %r4904, 18;
	shf.r.wrap.b32 	%r4909, %r4904, %r4905, 18;
	mov.b64 	%rd6787, {%r4909, %r4908};
	xor.b64  	%rd6788, %rd6787, %rd6786;
	shf.l.wrap.b32 	%r4910, %r4904, %r4905, 23;
	shf.l.wrap.b32 	%r4911, %r4905, %r4904, 23;
	mov.b64 	%rd6789, {%r4911, %r4910};
	xor.b64  	%rd6790, %rd6788, %rd6789;
	xor.b64  	%rd6791, %rd6750, %rd6726;
	and.b64  	%rd6792, %rd6774, %rd6791;
	xor.b64  	%rd6793, %rd6792, %rd6726;
	add.s64 	%rd6794, %rd6702, %rd6491;
	add.s64 	%rd6795, %rd6794, %rd29;
	add.s64 	%rd6796, %rd6795, %rd6793;
	add.s64 	%rd6797, %rd6796, %rd6790;
	add.s64 	%rd6798, %rd6797, %rd6713;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4912,%dummy}, %rd6785;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4913}, %rd6785;
	}
	shf.r.wrap.b32 	%r4914, %r4913, %r4912, 28;
	shf.r.wrap.b32 	%r4915, %r4912, %r4913, 28;
	mov.b64 	%rd6799, {%r4915, %r4914};
	shf.l.wrap.b32 	%r4916, %r4912, %r4913, 30;
	shf.l.wrap.b32 	%r4917, %r4913, %r4912, 30;
	mov.b64 	%rd6800, {%r4917, %r4916};
	xor.b64  	%rd6801, %rd6800, %rd6799;
	shf.l.wrap.b32 	%r4918, %r4912, %r4913, 25;
	shf.l.wrap.b32 	%r4919, %r4913, %r4912, 25;
	mov.b64 	%rd6802, {%r4919, %r4918};
	xor.b64  	%rd6803, %rd6801, %rd6802;
	xor.b64  	%rd6804, %rd6785, %rd6737;
	xor.b64  	%rd6805, %rd6785, %rd6761;
	and.b64  	%rd6806, %rd6805, %rd6804;
	xor.b64  	%rd6807, %rd6806, %rd6785;
	add.s64 	%rd6808, %rd6797, %rd6807;
	add.s64 	%rd6809, %rd6808, %rd6803;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4920,%dummy}, %rd6798;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4921}, %rd6798;
	}
	shf.r.wrap.b32 	%r4922, %r4921, %r4920, 14;
	shf.r.wrap.b32 	%r4923, %r4920, %r4921, 14;
	mov.b64 	%rd6810, {%r4923, %r4922};
	shf.r.wrap.b32 	%r4924, %r4921, %r4920, 18;
	shf.r.wrap.b32 	%r4925, %r4920, %r4921, 18;
	mov.b64 	%rd6811, {%r4925, %r4924};
	xor.b64  	%rd6812, %rd6811, %rd6810;
	shf.l.wrap.b32 	%r4926, %r4920, %r4921, 23;
	shf.l.wrap.b32 	%r4927, %r4921, %r4920, 23;
	mov.b64 	%rd6813, {%r4927, %r4926};
	xor.b64  	%rd6814, %rd6812, %rd6813;
	xor.b64  	%rd6815, %rd6774, %rd6750;
	and.b64  	%rd6816, %rd6798, %rd6815;
	xor.b64  	%rd6817, %rd6816, %rd6750;
	add.s64 	%rd6818, %rd6726, %rd6504;
	add.s64 	%rd6819, %rd6818, %rd30;
	add.s64 	%rd6820, %rd6819, %rd6817;
	add.s64 	%rd6821, %rd6820, %rd6814;
	add.s64 	%rd6822, %rd6821, %rd6737;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4928,%dummy}, %rd6809;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4929}, %rd6809;
	}
	shf.r.wrap.b32 	%r4930, %r4929, %r4928, 28;
	shf.r.wrap.b32 	%r4931, %r4928, %r4929, 28;
	mov.b64 	%rd6823, {%r4931, %r4930};
	shf.l.wrap.b32 	%r4932, %r4928, %r4929, 30;
	shf.l.wrap.b32 	%r4933, %r4929, %r4928, 30;
	mov.b64 	%rd6824, {%r4933, %r4932};
	xor.b64  	%rd6825, %rd6824, %rd6823;
	shf.l.wrap.b32 	%r4934, %r4928, %r4929, 25;
	shf.l.wrap.b32 	%r4935, %r4929, %r4928, 25;
	mov.b64 	%rd6826, {%r4935, %r4934};
	xor.b64  	%rd6827, %rd6825, %rd6826;
	xor.b64  	%rd6828, %rd6809, %rd6761;
	xor.b64  	%rd6829, %rd6809, %rd6785;
	and.b64  	%rd6830, %rd6829, %rd6828;
	xor.b64  	%rd6831, %rd6830, %rd6809;
	add.s64 	%rd6832, %rd6821, %rd6831;
	add.s64 	%rd6833, %rd6832, %rd6827;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4936,%dummy}, %rd6822;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4937}, %rd6822;
	}
	shf.r.wrap.b32 	%r4938, %r4937, %r4936, 14;
	shf.r.wrap.b32 	%r4939, %r4936, %r4937, 14;
	mov.b64 	%rd6834, {%r4939, %r4938};
	shf.r.wrap.b32 	%r4940, %r4937, %r4936, 18;
	shf.r.wrap.b32 	%r4941, %r4936, %r4937, 18;
	mov.b64 	%rd6835, {%r4941, %r4940};
	xor.b64  	%rd6836, %rd6835, %rd6834;
	shf.l.wrap.b32 	%r4942, %r4936, %r4937, 23;
	shf.l.wrap.b32 	%r4943, %r4937, %r4936, 23;
	mov.b64 	%rd6837, {%r4943, %r4942};
	xor.b64  	%rd6838, %rd6836, %rd6837;
	xor.b64  	%rd6839, %rd6798, %rd6774;
	and.b64  	%rd6840, %rd6822, %rd6839;
	xor.b64  	%rd6841, %rd6840, %rd6774;
	add.s64 	%rd6842, %rd6750, %rd6517;
	add.s64 	%rd6843, %rd6842, %rd31;
	add.s64 	%rd6844, %rd6843, %rd6841;
	add.s64 	%rd6845, %rd6844, %rd6838;
	add.s64 	%rd6846, %rd6845, %rd6761;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4944,%dummy}, %rd6833;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4945}, %rd6833;
	}
	shf.r.wrap.b32 	%r4946, %r4945, %r4944, 28;
	shf.r.wrap.b32 	%r4947, %r4944, %r4945, 28;
	mov.b64 	%rd6847, {%r4947, %r4946};
	shf.l.wrap.b32 	%r4948, %r4944, %r4945, 30;
	shf.l.wrap.b32 	%r4949, %r4945, %r4944, 30;
	mov.b64 	%rd6848, {%r4949, %r4948};
	xor.b64  	%rd6849, %rd6848, %rd6847;
	shf.l.wrap.b32 	%r4950, %r4944, %r4945, 25;
	shf.l.wrap.b32 	%r4951, %r4945, %r4944, 25;
	mov.b64 	%rd6850, {%r4951, %r4950};
	xor.b64  	%rd6851, %rd6849, %rd6850;
	xor.b64  	%rd6852, %rd6833, %rd6785;
	xor.b64  	%rd6853, %rd6833, %rd6809;
	and.b64  	%rd6854, %rd6853, %rd6852;
	xor.b64  	%rd6855, %rd6854, %rd6833;
	add.s64 	%rd6856, %rd6845, %rd6855;
	add.s64 	%rd6857, %rd6856, %rd6851;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4952,%dummy}, %rd6846;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4953}, %rd6846;
	}
	shf.r.wrap.b32 	%r4954, %r4953, %r4952, 14;
	shf.r.wrap.b32 	%r4955, %r4952, %r4953, 14;
	mov.b64 	%rd6858, {%r4955, %r4954};
	shf.r.wrap.b32 	%r4956, %r4953, %r4952, 18;
	shf.r.wrap.b32 	%r4957, %r4952, %r4953, 18;
	mov.b64 	%rd6859, {%r4957, %r4956};
	xor.b64  	%rd6860, %rd6859, %rd6858;
	shf.l.wrap.b32 	%r4958, %r4952, %r4953, 23;
	shf.l.wrap.b32 	%r4959, %r4953, %r4952, 23;
	mov.b64 	%rd6861, {%r4959, %r4958};
	xor.b64  	%rd6862, %rd6860, %rd6861;
	xor.b64  	%rd6863, %rd6822, %rd6798;
	and.b64  	%rd6864, %rd6846, %rd6863;
	xor.b64  	%rd6865, %rd6864, %rd6798;
	add.s64 	%rd6866, %rd6774, %rd6530;
	add.s64 	%rd6867, %rd6866, %rd32;
	add.s64 	%rd6868, %rd6867, %rd6865;
	add.s64 	%rd6869, %rd6868, %rd6862;
	add.s64 	%rd6870, %rd6869, %rd6785;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4960,%dummy}, %rd6857;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4961}, %rd6857;
	}
	shf.r.wrap.b32 	%r4962, %r4961, %r4960, 28;
	shf.r.wrap.b32 	%r4963, %r4960, %r4961, 28;
	mov.b64 	%rd6871, {%r4963, %r4962};
	shf.l.wrap.b32 	%r4964, %r4960, %r4961, 30;
	shf.l.wrap.b32 	%r4965, %r4961, %r4960, 30;
	mov.b64 	%rd6872, {%r4965, %r4964};
	xor.b64  	%rd6873, %rd6872, %rd6871;
	shf.l.wrap.b32 	%r4966, %r4960, %r4961, 25;
	shf.l.wrap.b32 	%r4967, %r4961, %r4960, 25;
	mov.b64 	%rd6874, {%r4967, %r4966};
	xor.b64  	%rd6875, %rd6873, %rd6874;
	xor.b64  	%rd6876, %rd6857, %rd6809;
	xor.b64  	%rd6877, %rd6857, %rd6833;
	and.b64  	%rd6878, %rd6877, %rd6876;
	xor.b64  	%rd6879, %rd6878, %rd6857;
	add.s64 	%rd6880, %rd6869, %rd6879;
	add.s64 	%rd6881, %rd6880, %rd6875;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4968,%dummy}, %rd6870;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4969}, %rd6870;
	}
	shf.r.wrap.b32 	%r4970, %r4969, %r4968, 14;
	shf.r.wrap.b32 	%r4971, %r4968, %r4969, 14;
	mov.b64 	%rd6882, {%r4971, %r4970};
	shf.r.wrap.b32 	%r4972, %r4969, %r4968, 18;
	shf.r.wrap.b32 	%r4973, %r4968, %r4969, 18;
	mov.b64 	%rd6883, {%r4973, %r4972};
	xor.b64  	%rd6884, %rd6883, %rd6882;
	shf.l.wrap.b32 	%r4974, %r4968, %r4969, 23;
	shf.l.wrap.b32 	%r4975, %r4969, %r4968, 23;
	mov.b64 	%rd6885, {%r4975, %r4974};
	xor.b64  	%rd6886, %rd6884, %rd6885;
	xor.b64  	%rd6887, %rd6846, %rd6822;
	and.b64  	%rd6888, %rd6870, %rd6887;
	xor.b64  	%rd6889, %rd6888, %rd6822;
	add.s64 	%rd6890, %rd6798, %rd6543;
	add.s64 	%rd6891, %rd6890, %rd33;
	add.s64 	%rd6892, %rd6891, %rd6889;
	add.s64 	%rd6893, %rd6892, %rd6886;
	add.s64 	%rd6894, %rd6893, %rd6809;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4976,%dummy}, %rd6881;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4977}, %rd6881;
	}
	shf.r.wrap.b32 	%r4978, %r4977, %r4976, 28;
	shf.r.wrap.b32 	%r4979, %r4976, %r4977, 28;
	mov.b64 	%rd6895, {%r4979, %r4978};
	shf.l.wrap.b32 	%r4980, %r4976, %r4977, 30;
	shf.l.wrap.b32 	%r4981, %r4977, %r4976, 30;
	mov.b64 	%rd6896, {%r4981, %r4980};
	xor.b64  	%rd6897, %rd6896, %rd6895;
	shf.l.wrap.b32 	%r4982, %r4976, %r4977, 25;
	shf.l.wrap.b32 	%r4983, %r4977, %r4976, 25;
	mov.b64 	%rd6898, {%r4983, %r4982};
	xor.b64  	%rd6899, %rd6897, %rd6898;
	xor.b64  	%rd6900, %rd6881, %rd6833;
	xor.b64  	%rd6901, %rd6881, %rd6857;
	and.b64  	%rd6902, %rd6901, %rd6900;
	xor.b64  	%rd6903, %rd6902, %rd6881;
	add.s64 	%rd6904, %rd6893, %rd6903;
	add.s64 	%rd6905, %rd6904, %rd6899;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4984,%dummy}, %rd6894;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4985}, %rd6894;
	}
	shf.r.wrap.b32 	%r4986, %r4985, %r4984, 14;
	shf.r.wrap.b32 	%r4987, %r4984, %r4985, 14;
	mov.b64 	%rd6906, {%r4987, %r4986};
	shf.r.wrap.b32 	%r4988, %r4985, %r4984, 18;
	shf.r.wrap.b32 	%r4989, %r4984, %r4985, 18;
	mov.b64 	%rd6907, {%r4989, %r4988};
	xor.b64  	%rd6908, %rd6907, %rd6906;
	shf.l.wrap.b32 	%r4990, %r4984, %r4985, 23;
	shf.l.wrap.b32 	%r4991, %r4985, %r4984, 23;
	mov.b64 	%rd6909, {%r4991, %r4990};
	xor.b64  	%rd6910, %rd6908, %rd6909;
	xor.b64  	%rd6911, %rd6870, %rd6846;
	and.b64  	%rd6912, %rd6894, %rd6911;
	xor.b64  	%rd6913, %rd6912, %rd6846;
	add.s64 	%rd6914, %rd6822, %rd6556;
	add.s64 	%rd6915, %rd6914, %rd34;
	add.s64 	%rd6916, %rd6915, %rd6913;
	add.s64 	%rd6917, %rd6916, %rd6910;
	add.s64 	%rd6918, %rd6917, %rd6833;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4992,%dummy}, %rd6905;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4993}, %rd6905;
	}
	shf.r.wrap.b32 	%r4994, %r4993, %r4992, 28;
	shf.r.wrap.b32 	%r4995, %r4992, %r4993, 28;
	mov.b64 	%rd6919, {%r4995, %r4994};
	shf.l.wrap.b32 	%r4996, %r4992, %r4993, 30;
	shf.l.wrap.b32 	%r4997, %r4993, %r4992, 30;
	mov.b64 	%rd6920, {%r4997, %r4996};
	xor.b64  	%rd6921, %rd6920, %rd6919;
	shf.l.wrap.b32 	%r4998, %r4992, %r4993, 25;
	shf.l.wrap.b32 	%r4999, %r4993, %r4992, 25;
	mov.b64 	%rd6922, {%r4999, %r4998};
	xor.b64  	%rd6923, %rd6921, %rd6922;
	xor.b64  	%rd6924, %rd6905, %rd6857;
	xor.b64  	%rd6925, %rd6905, %rd6881;
	and.b64  	%rd6926, %rd6925, %rd6924;
	xor.b64  	%rd6927, %rd6926, %rd6905;
	add.s64 	%rd6928, %rd6917, %rd6927;
	add.s64 	%rd6929, %rd6928, %rd6923;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5000,%dummy}, %rd6918;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5001}, %rd6918;
	}
	shf.r.wrap.b32 	%r5002, %r5001, %r5000, 14;
	shf.r.wrap.b32 	%r5003, %r5000, %r5001, 14;
	mov.b64 	%rd6930, {%r5003, %r5002};
	shf.r.wrap.b32 	%r5004, %r5001, %r5000, 18;
	shf.r.wrap.b32 	%r5005, %r5000, %r5001, 18;
	mov.b64 	%rd6931, {%r5005, %r5004};
	xor.b64  	%rd6932, %rd6931, %rd6930;
	shf.l.wrap.b32 	%r5006, %r5000, %r5001, 23;
	shf.l.wrap.b32 	%r5007, %r5001, %r5000, 23;
	mov.b64 	%rd6933, {%r5007, %r5006};
	xor.b64  	%rd6934, %rd6932, %rd6933;
	xor.b64  	%rd6935, %rd6894, %rd6870;
	and.b64  	%rd6936, %rd6918, %rd6935;
	xor.b64  	%rd6937, %rd6936, %rd6870;
	add.s64 	%rd6938, %rd6846, %rd6569;
	add.s64 	%rd6939, %rd6938, %rd35;
	add.s64 	%rd6940, %rd6939, %rd6937;
	add.s64 	%rd6941, %rd6940, %rd6934;
	add.s64 	%rd6942, %rd6941, %rd6857;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5008,%dummy}, %rd6929;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5009}, %rd6929;
	}
	shf.r.wrap.b32 	%r5010, %r5009, %r5008, 28;
	shf.r.wrap.b32 	%r5011, %r5008, %r5009, 28;
	mov.b64 	%rd6943, {%r5011, %r5010};
	shf.l.wrap.b32 	%r5012, %r5008, %r5009, 30;
	shf.l.wrap.b32 	%r5013, %r5009, %r5008, 30;
	mov.b64 	%rd6944, {%r5013, %r5012};
	xor.b64  	%rd6945, %rd6944, %rd6943;
	shf.l.wrap.b32 	%r5014, %r5008, %r5009, 25;
	shf.l.wrap.b32 	%r5015, %r5009, %r5008, 25;
	mov.b64 	%rd6946, {%r5015, %r5014};
	xor.b64  	%rd6947, %rd6945, %rd6946;
	xor.b64  	%rd6948, %rd6929, %rd6881;
	xor.b64  	%rd6949, %rd6929, %rd6905;
	and.b64  	%rd6950, %rd6949, %rd6948;
	xor.b64  	%rd6951, %rd6950, %rd6929;
	add.s64 	%rd6952, %rd6941, %rd6951;
	add.s64 	%rd6953, %rd6952, %rd6947;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5016,%dummy}, %rd6556;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5017}, %rd6556;
	}
	shf.r.wrap.b32 	%r5018, %r5017, %r5016, 19;
	shf.r.wrap.b32 	%r5019, %r5016, %r5017, 19;
	mov.b64 	%rd6954, {%r5019, %r5018};
	shf.l.wrap.b32 	%r5020, %r5016, %r5017, 3;
	shf.l.wrap.b32 	%r5021, %r5017, %r5016, 3;
	mov.b64 	%rd6955, {%r5021, %r5020};
	shr.u64 	%rd6956, %rd6556, 6;
	xor.b64  	%rd6957, %rd6954, %rd6956;
	xor.b64  	%rd6958, %rd6957, %rd6955;
	shf.r.wrap.b32 	%r5022, %r4611, %r4610, 1;
	shf.r.wrap.b32 	%r5023, %r4610, %r4611, 1;
	mov.b64 	%rd6959, {%r5023, %r5022};
	shf.r.wrap.b32 	%r5024, %r4611, %r4610, 8;
	shf.r.wrap.b32 	%r5025, %r4610, %r4611, 8;
	mov.b64 	%rd6960, {%r5025, %r5024};
	shr.u64 	%rd6961, %rd6387, 7;
	xor.b64  	%rd6962, %rd6959, %rd6961;
	xor.b64  	%rd6963, %rd6962, %rd6960;
	add.s64 	%rd6964, %rd6491, %rd6374;
	add.s64 	%rd6965, %rd6964, %rd6958;
	add.s64 	%rd6966, %rd6965, %rd6963;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5026,%dummy}, %rd6569;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5027}, %rd6569;
	}
	shf.r.wrap.b32 	%r5028, %r5027, %r5026, 19;
	shf.r.wrap.b32 	%r5029, %r5026, %r5027, 19;
	mov.b64 	%rd6967, {%r5029, %r5028};
	shf.l.wrap.b32 	%r5030, %r5026, %r5027, 3;
	shf.l.wrap.b32 	%r5031, %r5027, %r5026, 3;
	mov.b64 	%rd6968, {%r5031, %r5030};
	shr.u64 	%rd6969, %rd6569, 6;
	xor.b64  	%rd6970, %rd6967, %rd6969;
	xor.b64  	%rd6971, %rd6970, %rd6968;
	shf.r.wrap.b32 	%r5032, %r4623, %r4622, 1;
	shf.r.wrap.b32 	%r5033, %r4622, %r4623, 1;
	mov.b64 	%rd6972, {%r5033, %r5032};
	shf.r.wrap.b32 	%r5034, %r4623, %r4622, 8;
	shf.r.wrap.b32 	%r5035, %r4622, %r4623, 8;
	mov.b64 	%rd6973, {%r5035, %r5034};
	shr.u64 	%rd6974, %rd6400, 7;
	xor.b64  	%rd6975, %rd6972, %rd6974;
	xor.b64  	%rd6976, %rd6975, %rd6973;
	add.s64 	%rd6977, %rd6504, %rd6387;
	add.s64 	%rd6978, %rd6977, %rd6971;
	add.s64 	%rd6979, %rd6978, %rd6976;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5036,%dummy}, %rd6966;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5037}, %rd6966;
	}
	shf.r.wrap.b32 	%r5038, %r5037, %r5036, 19;
	shf.r.wrap.b32 	%r5039, %r5036, %r5037, 19;
	mov.b64 	%rd6980, {%r5039, %r5038};
	shf.l.wrap.b32 	%r5040, %r5036, %r5037, 3;
	shf.l.wrap.b32 	%r5041, %r5037, %r5036, 3;
	mov.b64 	%rd6981, {%r5041, %r5040};
	shr.u64 	%rd6982, %rd6966, 6;
	xor.b64  	%rd6983, %rd6980, %rd6982;
	xor.b64  	%rd6984, %rd6983, %rd6981;
	shf.r.wrap.b32 	%r5042, %r4635, %r4634, 1;
	shf.r.wrap.b32 	%r5043, %r4634, %r4635, 1;
	mov.b64 	%rd6985, {%r5043, %r5042};
	shf.r.wrap.b32 	%r5044, %r4635, %r4634, 8;
	shf.r.wrap.b32 	%r5045, %r4634, %r4635, 8;
	mov.b64 	%rd6986, {%r5045, %r5044};
	shr.u64 	%rd6987, %rd6413, 7;
	xor.b64  	%rd6988, %rd6985, %rd6987;
	xor.b64  	%rd6989, %rd6988, %rd6986;
	add.s64 	%rd6990, %rd6517, %rd6400;
	add.s64 	%rd6991, %rd6990, %rd6984;
	add.s64 	%rd6992, %rd6991, %rd6989;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5046,%dummy}, %rd6979;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5047}, %rd6979;
	}
	shf.r.wrap.b32 	%r5048, %r5047, %r5046, 19;
	shf.r.wrap.b32 	%r5049, %r5046, %r5047, 19;
	mov.b64 	%rd6993, {%r5049, %r5048};
	shf.l.wrap.b32 	%r5050, %r5046, %r5047, 3;
	shf.l.wrap.b32 	%r5051, %r5047, %r5046, 3;
	mov.b64 	%rd6994, {%r5051, %r5050};
	shr.u64 	%rd6995, %rd6979, 6;
	xor.b64  	%rd6996, %rd6993, %rd6995;
	xor.b64  	%rd6997, %rd6996, %rd6994;
	shf.r.wrap.b32 	%r5052, %r4647, %r4646, 1;
	shf.r.wrap.b32 	%r5053, %r4646, %r4647, 1;
	mov.b64 	%rd6998, {%r5053, %r5052};
	shf.r.wrap.b32 	%r5054, %r4647, %r4646, 8;
	shf.r.wrap.b32 	%r5055, %r4646, %r4647, 8;
	mov.b64 	%rd6999, {%r5055, %r5054};
	shr.u64 	%rd7000, %rd6426, 7;
	xor.b64  	%rd7001, %rd6998, %rd7000;
	xor.b64  	%rd7002, %rd7001, %rd6999;
	add.s64 	%rd7003, %rd6530, %rd6413;
	add.s64 	%rd7004, %rd7003, %rd6997;
	add.s64 	%rd7005, %rd7004, %rd7002;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5056,%dummy}, %rd6992;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5057}, %rd6992;
	}
	shf.r.wrap.b32 	%r5058, %r5057, %r5056, 19;
	shf.r.wrap.b32 	%r5059, %r5056, %r5057, 19;
	mov.b64 	%rd7006, {%r5059, %r5058};
	shf.l.wrap.b32 	%r5060, %r5056, %r5057, 3;
	shf.l.wrap.b32 	%r5061, %r5057, %r5056, 3;
	mov.b64 	%rd7007, {%r5061, %r5060};
	shr.u64 	%rd7008, %rd6992, 6;
	xor.b64  	%rd7009, %rd7006, %rd7008;
	xor.b64  	%rd7010, %rd7009, %rd7007;
	shf.r.wrap.b32 	%r5062, %r4659, %r4658, 1;
	shf.r.wrap.b32 	%r5063, %r4658, %r4659, 1;
	mov.b64 	%rd7011, {%r5063, %r5062};
	shf.r.wrap.b32 	%r5064, %r4659, %r4658, 8;
	shf.r.wrap.b32 	%r5065, %r4658, %r4659, 8;
	mov.b64 	%rd7012, {%r5065, %r5064};
	shr.u64 	%rd7013, %rd6439, 7;
	xor.b64  	%rd7014, %rd7011, %rd7013;
	xor.b64  	%rd7015, %rd7014, %rd7012;
	add.s64 	%rd7016, %rd6543, %rd6426;
	add.s64 	%rd7017, %rd7016, %rd7010;
	add.s64 	%rd7018, %rd7017, %rd7015;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5066,%dummy}, %rd7005;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5067}, %rd7005;
	}
	shf.r.wrap.b32 	%r5068, %r5067, %r5066, 19;
	shf.r.wrap.b32 	%r5069, %r5066, %r5067, 19;
	mov.b64 	%rd7019, {%r5069, %r5068};
	shf.l.wrap.b32 	%r5070, %r5066, %r5067, 3;
	shf.l.wrap.b32 	%r5071, %r5067, %r5066, 3;
	mov.b64 	%rd7020, {%r5071, %r5070};
	shr.u64 	%rd7021, %rd7005, 6;
	xor.b64  	%rd7022, %rd7019, %rd7021;
	xor.b64  	%rd7023, %rd7022, %rd7020;
	shf.r.wrap.b32 	%r5072, %r4671, %r4670, 1;
	shf.r.wrap.b32 	%r5073, %r4670, %r4671, 1;
	mov.b64 	%rd7024, {%r5073, %r5072};
	shf.r.wrap.b32 	%r5074, %r4671, %r4670, 8;
	shf.r.wrap.b32 	%r5075, %r4670, %r4671, 8;
	mov.b64 	%rd7025, {%r5075, %r5074};
	shr.u64 	%rd7026, %rd6452, 7;
	xor.b64  	%rd7027, %rd7024, %rd7026;
	xor.b64  	%rd7028, %rd7027, %rd7025;
	add.s64 	%rd7029, %rd6556, %rd6439;
	add.s64 	%rd7030, %rd7029, %rd7023;
	add.s64 	%rd7031, %rd7030, %rd7028;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5076,%dummy}, %rd7018;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5077}, %rd7018;
	}
	shf.r.wrap.b32 	%r5078, %r5077, %r5076, 19;
	shf.r.wrap.b32 	%r5079, %r5076, %r5077, 19;
	mov.b64 	%rd7032, {%r5079, %r5078};
	shf.l.wrap.b32 	%r5080, %r5076, %r5077, 3;
	shf.l.wrap.b32 	%r5081, %r5077, %r5076, 3;
	mov.b64 	%rd7033, {%r5081, %r5080};
	shr.u64 	%rd7034, %rd7018, 6;
	xor.b64  	%rd7035, %rd7032, %rd7034;
	xor.b64  	%rd7036, %rd7035, %rd7033;
	shf.r.wrap.b32 	%r5082, %r4683, %r4682, 1;
	shf.r.wrap.b32 	%r5083, %r4682, %r4683, 1;
	mov.b64 	%rd7037, {%r5083, %r5082};
	shf.r.wrap.b32 	%r5084, %r4683, %r4682, 8;
	shf.r.wrap.b32 	%r5085, %r4682, %r4683, 8;
	mov.b64 	%rd7038, {%r5085, %r5084};
	shr.u64 	%rd7039, %rd6465, 7;
	xor.b64  	%rd7040, %rd7037, %rd7039;
	xor.b64  	%rd7041, %rd7040, %rd7038;
	add.s64 	%rd7042, %rd6569, %rd6452;
	add.s64 	%rd7043, %rd7042, %rd7036;
	add.s64 	%rd7044, %rd7043, %rd7041;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5086,%dummy}, %rd7031;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5087}, %rd7031;
	}
	shf.r.wrap.b32 	%r5088, %r5087, %r5086, 19;
	shf.r.wrap.b32 	%r5089, %r5086, %r5087, 19;
	mov.b64 	%rd7045, {%r5089, %r5088};
	shf.l.wrap.b32 	%r5090, %r5086, %r5087, 3;
	shf.l.wrap.b32 	%r5091, %r5087, %r5086, 3;
	mov.b64 	%rd7046, {%r5091, %r5090};
	shr.u64 	%rd7047, %rd7031, 6;
	xor.b64  	%rd7048, %rd7045, %rd7047;
	xor.b64  	%rd7049, %rd7048, %rd7046;
	shf.r.wrap.b32 	%r5092, %r4695, %r4694, 1;
	shf.r.wrap.b32 	%r5093, %r4694, %r4695, 1;
	mov.b64 	%rd7050, {%r5093, %r5092};
	shf.r.wrap.b32 	%r5094, %r4695, %r4694, 8;
	shf.r.wrap.b32 	%r5095, %r4694, %r4695, 8;
	mov.b64 	%rd7051, {%r5095, %r5094};
	shr.u64 	%rd7052, %rd6478, 7;
	xor.b64  	%rd7053, %rd7050, %rd7052;
	xor.b64  	%rd7054, %rd7053, %rd7051;
	add.s64 	%rd7055, %rd6966, %rd6465;
	add.s64 	%rd7056, %rd7055, %rd7049;
	add.s64 	%rd7057, %rd7056, %rd7054;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5096,%dummy}, %rd7044;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5097}, %rd7044;
	}
	shf.r.wrap.b32 	%r5098, %r5097, %r5096, 19;
	shf.r.wrap.b32 	%r5099, %r5096, %r5097, 19;
	mov.b64 	%rd7058, {%r5099, %r5098};
	shf.l.wrap.b32 	%r5100, %r5096, %r5097, 3;
	shf.l.wrap.b32 	%r5101, %r5097, %r5096, 3;
	mov.b64 	%rd7059, {%r5101, %r5100};
	shr.u64 	%rd7060, %rd7044, 6;
	xor.b64  	%rd7061, %rd7058, %rd7060;
	xor.b64  	%rd7062, %rd7061, %rd7059;
	shf.r.wrap.b32 	%r5102, %r4707, %r4706, 1;
	shf.r.wrap.b32 	%r5103, %r4706, %r4707, 1;
	mov.b64 	%rd7063, {%r5103, %r5102};
	shf.r.wrap.b32 	%r5104, %r4707, %r4706, 8;
	shf.r.wrap.b32 	%r5105, %r4706, %r4707, 8;
	mov.b64 	%rd7064, {%r5105, %r5104};
	shr.u64 	%rd7065, %rd6491, 7;
	xor.b64  	%rd7066, %rd7063, %rd7065;
	xor.b64  	%rd7067, %rd7066, %rd7064;
	add.s64 	%rd7068, %rd6979, %rd6478;
	add.s64 	%rd7069, %rd7068, %rd7062;
	add.s64 	%rd7070, %rd7069, %rd7067;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5106,%dummy}, %rd7057;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5107}, %rd7057;
	}
	shf.r.wrap.b32 	%r5108, %r5107, %r5106, 19;
	shf.r.wrap.b32 	%r5109, %r5106, %r5107, 19;
	mov.b64 	%rd7071, {%r5109, %r5108};
	shf.l.wrap.b32 	%r5110, %r5106, %r5107, 3;
	shf.l.wrap.b32 	%r5111, %r5107, %r5106, 3;
	mov.b64 	%rd7072, {%r5111, %r5110};
	shr.u64 	%rd7073, %rd7057, 6;
	xor.b64  	%rd7074, %rd7071, %rd7073;
	xor.b64  	%rd7075, %rd7074, %rd7072;
	shf.r.wrap.b32 	%r5112, %r4719, %r4718, 1;
	shf.r.wrap.b32 	%r5113, %r4718, %r4719, 1;
	mov.b64 	%rd7076, {%r5113, %r5112};
	shf.r.wrap.b32 	%r5114, %r4719, %r4718, 8;
	shf.r.wrap.b32 	%r5115, %r4718, %r4719, 8;
	mov.b64 	%rd7077, {%r5115, %r5114};
	shr.u64 	%rd7078, %rd6504, 7;
	xor.b64  	%rd7079, %rd7076, %rd7078;
	xor.b64  	%rd7080, %rd7079, %rd7077;
	add.s64 	%rd7081, %rd6992, %rd6491;
	add.s64 	%rd7082, %rd7081, %rd7075;
	add.s64 	%rd7083, %rd7082, %rd7080;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5116,%dummy}, %rd7070;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5117}, %rd7070;
	}
	shf.r.wrap.b32 	%r5118, %r5117, %r5116, 19;
	shf.r.wrap.b32 	%r5119, %r5116, %r5117, 19;
	mov.b64 	%rd7084, {%r5119, %r5118};
	shf.l.wrap.b32 	%r5120, %r5116, %r5117, 3;
	shf.l.wrap.b32 	%r5121, %r5117, %r5116, 3;
	mov.b64 	%rd7085, {%r5121, %r5120};
	shr.u64 	%rd7086, %rd7070, 6;
	xor.b64  	%rd7087, %rd7084, %rd7086;
	xor.b64  	%rd7088, %rd7087, %rd7085;
	shf.r.wrap.b32 	%r5122, %r4731, %r4730, 1;
	shf.r.wrap.b32 	%r5123, %r4730, %r4731, 1;
	mov.b64 	%rd7089, {%r5123, %r5122};
	shf.r.wrap.b32 	%r5124, %r4731, %r4730, 8;
	shf.r.wrap.b32 	%r5125, %r4730, %r4731, 8;
	mov.b64 	%rd7090, {%r5125, %r5124};
	shr.u64 	%rd7091, %rd6517, 7;
	xor.b64  	%rd7092, %rd7089, %rd7091;
	xor.b64  	%rd7093, %rd7092, %rd7090;
	add.s64 	%rd7094, %rd7005, %rd6504;
	add.s64 	%rd7095, %rd7094, %rd7088;
	add.s64 	%rd7096, %rd7095, %rd7093;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5126,%dummy}, %rd7083;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5127}, %rd7083;
	}
	shf.r.wrap.b32 	%r5128, %r5127, %r5126, 19;
	shf.r.wrap.b32 	%r5129, %r5126, %r5127, 19;
	mov.b64 	%rd7097, {%r5129, %r5128};
	shf.l.wrap.b32 	%r5130, %r5126, %r5127, 3;
	shf.l.wrap.b32 	%r5131, %r5127, %r5126, 3;
	mov.b64 	%rd7098, {%r5131, %r5130};
	shr.u64 	%rd7099, %rd7083, 6;
	xor.b64  	%rd7100, %rd7097, %rd7099;
	xor.b64  	%rd7101, %rd7100, %rd7098;
	shf.r.wrap.b32 	%r5132, %r4741, %r4740, 1;
	shf.r.wrap.b32 	%r5133, %r4740, %r4741, 1;
	mov.b64 	%rd7102, {%r5133, %r5132};
	shf.r.wrap.b32 	%r5134, %r4741, %r4740, 8;
	shf.r.wrap.b32 	%r5135, %r4740, %r4741, 8;
	mov.b64 	%rd7103, {%r5135, %r5134};
	shr.u64 	%rd7104, %rd6530, 7;
	xor.b64  	%rd7105, %rd7102, %rd7104;
	xor.b64  	%rd7106, %rd7105, %rd7103;
	add.s64 	%rd7107, %rd7018, %rd6517;
	add.s64 	%rd7108, %rd7107, %rd7101;
	add.s64 	%rd7109, %rd7108, %rd7106;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5136,%dummy}, %rd7096;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5137}, %rd7096;
	}
	shf.r.wrap.b32 	%r5138, %r5137, %r5136, 19;
	shf.r.wrap.b32 	%r5139, %r5136, %r5137, 19;
	mov.b64 	%rd7110, {%r5139, %r5138};
	shf.l.wrap.b32 	%r5140, %r5136, %r5137, 3;
	shf.l.wrap.b32 	%r5141, %r5137, %r5136, 3;
	mov.b64 	%rd7111, {%r5141, %r5140};
	shr.u64 	%rd7112, %rd7096, 6;
	xor.b64  	%rd7113, %rd7110, %rd7112;
	xor.b64  	%rd7114, %rd7113, %rd7111;
	shf.r.wrap.b32 	%r5142, %r4751, %r4750, 1;
	shf.r.wrap.b32 	%r5143, %r4750, %r4751, 1;
	mov.b64 	%rd7115, {%r5143, %r5142};
	shf.r.wrap.b32 	%r5144, %r4751, %r4750, 8;
	shf.r.wrap.b32 	%r5145, %r4750, %r4751, 8;
	mov.b64 	%rd7116, {%r5145, %r5144};
	shr.u64 	%rd7117, %rd6543, 7;
	xor.b64  	%rd7118, %rd7115, %rd7117;
	xor.b64  	%rd7119, %rd7118, %rd7116;
	add.s64 	%rd7120, %rd7031, %rd6530;
	add.s64 	%rd7121, %rd7120, %rd7114;
	add.s64 	%rd7122, %rd7121, %rd7119;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5146,%dummy}, %rd7109;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5147}, %rd7109;
	}
	shf.r.wrap.b32 	%r5148, %r5147, %r5146, 19;
	shf.r.wrap.b32 	%r5149, %r5146, %r5147, 19;
	mov.b64 	%rd7123, {%r5149, %r5148};
	shf.l.wrap.b32 	%r5150, %r5146, %r5147, 3;
	shf.l.wrap.b32 	%r5151, %r5147, %r5146, 3;
	mov.b64 	%rd7124, {%r5151, %r5150};
	shr.u64 	%rd7125, %rd7109, 6;
	xor.b64  	%rd7126, %rd7123, %rd7125;
	xor.b64  	%rd7127, %rd7126, %rd7124;
	shf.r.wrap.b32 	%r5152, %r5017, %r5016, 1;
	shf.r.wrap.b32 	%r5153, %r5016, %r5017, 1;
	mov.b64 	%rd7128, {%r5153, %r5152};
	shf.r.wrap.b32 	%r5154, %r5017, %r5016, 8;
	shf.r.wrap.b32 	%r5155, %r5016, %r5017, 8;
	mov.b64 	%rd7129, {%r5155, %r5154};
	shr.u64 	%rd7130, %rd6556, 7;
	xor.b64  	%rd7131, %rd7128, %rd7130;
	xor.b64  	%rd7132, %rd7131, %rd7129;
	add.s64 	%rd7133, %rd7044, %rd6543;
	add.s64 	%rd7134, %rd7133, %rd7127;
	add.s64 	%rd7135, %rd7134, %rd7132;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5156,%dummy}, %rd7122;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5157}, %rd7122;
	}
	shf.r.wrap.b32 	%r5158, %r5157, %r5156, 19;
	shf.r.wrap.b32 	%r5159, %r5156, %r5157, 19;
	mov.b64 	%rd7136, {%r5159, %r5158};
	shf.l.wrap.b32 	%r5160, %r5156, %r5157, 3;
	shf.l.wrap.b32 	%r5161, %r5157, %r5156, 3;
	mov.b64 	%rd7137, {%r5161, %r5160};
	shr.u64 	%rd7138, %rd7122, 6;
	xor.b64  	%rd7139, %rd7136, %rd7138;
	xor.b64  	%rd7140, %rd7139, %rd7137;
	shf.r.wrap.b32 	%r5162, %r5027, %r5026, 1;
	shf.r.wrap.b32 	%r5163, %r5026, %r5027, 1;
	mov.b64 	%rd7141, {%r5163, %r5162};
	shf.r.wrap.b32 	%r5164, %r5027, %r5026, 8;
	shf.r.wrap.b32 	%r5165, %r5026, %r5027, 8;
	mov.b64 	%rd7142, {%r5165, %r5164};
	shr.u64 	%rd7143, %rd6569, 7;
	xor.b64  	%rd7144, %rd7141, %rd7143;
	xor.b64  	%rd7145, %rd7144, %rd7142;
	add.s64 	%rd7146, %rd7057, %rd6556;
	add.s64 	%rd7147, %rd7146, %rd7140;
	add.s64 	%rd7148, %rd7147, %rd7145;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5166,%dummy}, %rd7135;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5167}, %rd7135;
	}
	shf.r.wrap.b32 	%r5168, %r5167, %r5166, 19;
	shf.r.wrap.b32 	%r5169, %r5166, %r5167, 19;
	mov.b64 	%rd7149, {%r5169, %r5168};
	shf.l.wrap.b32 	%r5170, %r5166, %r5167, 3;
	shf.l.wrap.b32 	%r5171, %r5167, %r5166, 3;
	mov.b64 	%rd7150, {%r5171, %r5170};
	shr.u64 	%rd7151, %rd7135, 6;
	xor.b64  	%rd7152, %rd7149, %rd7151;
	xor.b64  	%rd7153, %rd7152, %rd7150;
	shf.r.wrap.b32 	%r5172, %r5037, %r5036, 1;
	shf.r.wrap.b32 	%r5173, %r5036, %r5037, 1;
	mov.b64 	%rd7154, {%r5173, %r5172};
	shf.r.wrap.b32 	%r5174, %r5037, %r5036, 8;
	shf.r.wrap.b32 	%r5175, %r5036, %r5037, 8;
	mov.b64 	%rd7155, {%r5175, %r5174};
	shr.u64 	%rd7156, %rd6966, 7;
	xor.b64  	%rd7157, %rd7154, %rd7156;
	xor.b64  	%rd7158, %rd7157, %rd7155;
	add.s64 	%rd7159, %rd7070, %rd6569;
	add.s64 	%rd7160, %rd7159, %rd7153;
	add.s64 	%rd7161, %rd7160, %rd7158;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5176,%dummy}, %rd6942;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5177}, %rd6942;
	}
	shf.r.wrap.b32 	%r5178, %r5177, %r5176, 14;
	shf.r.wrap.b32 	%r5179, %r5176, %r5177, 14;
	mov.b64 	%rd7162, {%r5179, %r5178};
	shf.r.wrap.b32 	%r5180, %r5177, %r5176, 18;
	shf.r.wrap.b32 	%r5181, %r5176, %r5177, 18;
	mov.b64 	%rd7163, {%r5181, %r5180};
	xor.b64  	%rd7164, %rd7163, %rd7162;
	shf.l.wrap.b32 	%r5182, %r5176, %r5177, 23;
	shf.l.wrap.b32 	%r5183, %r5177, %r5176, 23;
	mov.b64 	%rd7165, {%r5183, %r5182};
	xor.b64  	%rd7166, %rd7164, %rd7165;
	xor.b64  	%rd7167, %rd6918, %rd6894;
	and.b64  	%rd7168, %rd7167, %rd6942;
	xor.b64  	%rd7169, %rd7168, %rd6894;
	add.s64 	%rd7170, %rd7169, %rd6870;
	add.s64 	%rd7171, %rd7170, %rd6966;
	add.s64 	%rd7172, %rd7171, %rd36;
	add.s64 	%rd7173, %rd7172, %rd7166;
	add.s64 	%rd7174, %rd7173, %rd6881;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5184,%dummy}, %rd6953;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5185}, %rd6953;
	}
	shf.r.wrap.b32 	%r5186, %r5185, %r5184, 28;
	shf.r.wrap.b32 	%r5187, %r5184, %r5185, 28;
	mov.b64 	%rd7175, {%r5187, %r5186};
	shf.l.wrap.b32 	%r5188, %r5184, %r5185, 30;
	shf.l.wrap.b32 	%r5189, %r5185, %r5184, 30;
	mov.b64 	%rd7176, {%r5189, %r5188};
	xor.b64  	%rd7177, %rd7176, %rd7175;
	shf.l.wrap.b32 	%r5190, %r5184, %r5185, 25;
	shf.l.wrap.b32 	%r5191, %r5185, %r5184, 25;
	mov.b64 	%rd7178, {%r5191, %r5190};
	xor.b64  	%rd7179, %rd7177, %rd7178;
	xor.b64  	%rd7180, %rd6953, %rd6905;
	xor.b64  	%rd7181, %rd6953, %rd6929;
	and.b64  	%rd7182, %rd7181, %rd7180;
	xor.b64  	%rd7183, %rd7182, %rd6953;
	add.s64 	%rd7184, %rd7173, %rd7183;
	add.s64 	%rd7185, %rd7184, %rd7179;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5192,%dummy}, %rd7174;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5193}, %rd7174;
	}
	shf.r.wrap.b32 	%r5194, %r5193, %r5192, 14;
	shf.r.wrap.b32 	%r5195, %r5192, %r5193, 14;
	mov.b64 	%rd7186, {%r5195, %r5194};
	shf.r.wrap.b32 	%r5196, %r5193, %r5192, 18;
	shf.r.wrap.b32 	%r5197, %r5192, %r5193, 18;
	mov.b64 	%rd7187, {%r5197, %r5196};
	xor.b64  	%rd7188, %rd7187, %rd7186;
	shf.l.wrap.b32 	%r5198, %r5192, %r5193, 23;
	shf.l.wrap.b32 	%r5199, %r5193, %r5192, 23;
	mov.b64 	%rd7189, {%r5199, %r5198};
	xor.b64  	%rd7190, %rd7188, %rd7189;
	xor.b64  	%rd7191, %rd6942, %rd6918;
	and.b64  	%rd7192, %rd7174, %rd7191;
	xor.b64  	%rd7193, %rd7192, %rd6918;
	add.s64 	%rd7194, %rd6979, %rd6894;
	add.s64 	%rd7195, %rd7194, %rd37;
	add.s64 	%rd7196, %rd7195, %rd7193;
	add.s64 	%rd7197, %rd7196, %rd7190;
	add.s64 	%rd7198, %rd7197, %rd6905;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5200,%dummy}, %rd7185;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5201}, %rd7185;
	}
	shf.r.wrap.b32 	%r5202, %r5201, %r5200, 28;
	shf.r.wrap.b32 	%r5203, %r5200, %r5201, 28;
	mov.b64 	%rd7199, {%r5203, %r5202};
	shf.l.wrap.b32 	%r5204, %r5200, %r5201, 30;
	shf.l.wrap.b32 	%r5205, %r5201, %r5200, 30;
	mov.b64 	%rd7200, {%r5205, %r5204};
	xor.b64  	%rd7201, %rd7200, %rd7199;
	shf.l.wrap.b32 	%r5206, %r5200, %r5201, 25;
	shf.l.wrap.b32 	%r5207, %r5201, %r5200, 25;
	mov.b64 	%rd7202, {%r5207, %r5206};
	xor.b64  	%rd7203, %rd7201, %rd7202;
	xor.b64  	%rd7204, %rd7185, %rd6929;
	xor.b64  	%rd7205, %rd7185, %rd6953;
	and.b64  	%rd7206, %rd7205, %rd7204;
	xor.b64  	%rd7207, %rd7206, %rd7185;
	add.s64 	%rd7208, %rd7197, %rd7207;
	add.s64 	%rd7209, %rd7208, %rd7203;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5208,%dummy}, %rd7198;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5209}, %rd7198;
	}
	shf.r.wrap.b32 	%r5210, %r5209, %r5208, 14;
	shf.r.wrap.b32 	%r5211, %r5208, %r5209, 14;
	mov.b64 	%rd7210, {%r5211, %r5210};
	shf.r.wrap.b32 	%r5212, %r5209, %r5208, 18;
	shf.r.wrap.b32 	%r5213, %r5208, %r5209, 18;
	mov.b64 	%rd7211, {%r5213, %r5212};
	xor.b64  	%rd7212, %rd7211, %rd7210;
	shf.l.wrap.b32 	%r5214, %r5208, %r5209, 23;
	shf.l.wrap.b32 	%r5215, %r5209, %r5208, 23;
	mov.b64 	%rd7213, {%r5215, %r5214};
	xor.b64  	%rd7214, %rd7212, %rd7213;
	xor.b64  	%rd7215, %rd7174, %rd6942;
	and.b64  	%rd7216, %rd7198, %rd7215;
	xor.b64  	%rd7217, %rd7216, %rd6942;
	add.s64 	%rd7218, %rd6992, %rd6918;
	add.s64 	%rd7219, %rd7218, %rd38;
	add.s64 	%rd7220, %rd7219, %rd7217;
	add.s64 	%rd7221, %rd7220, %rd7214;
	add.s64 	%rd7222, %rd7221, %rd6929;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5216,%dummy}, %rd7209;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5217}, %rd7209;
	}
	shf.r.wrap.b32 	%r5218, %r5217, %r5216, 28;
	shf.r.wrap.b32 	%r5219, %r5216, %r5217, 28;
	mov.b64 	%rd7223, {%r5219, %r5218};
	shf.l.wrap.b32 	%r5220, %r5216, %r5217, 30;
	shf.l.wrap.b32 	%r5221, %r5217, %r5216, 30;
	mov.b64 	%rd7224, {%r5221, %r5220};
	xor.b64  	%rd7225, %rd7224, %rd7223;
	shf.l.wrap.b32 	%r5222, %r5216, %r5217, 25;
	shf.l.wrap.b32 	%r5223, %r5217, %r5216, 25;
	mov.b64 	%rd7226, {%r5223, %r5222};
	xor.b64  	%rd7227, %rd7225, %rd7226;
	xor.b64  	%rd7228, %rd7209, %rd6953;
	xor.b64  	%rd7229, %rd7209, %rd7185;
	and.b64  	%rd7230, %rd7229, %rd7228;
	xor.b64  	%rd7231, %rd7230, %rd7209;
	add.s64 	%rd7232, %rd7221, %rd7231;
	add.s64 	%rd7233, %rd7232, %rd7227;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5224,%dummy}, %rd7222;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5225}, %rd7222;
	}
	shf.r.wrap.b32 	%r5226, %r5225, %r5224, 14;
	shf.r.wrap.b32 	%r5227, %r5224, %r5225, 14;
	mov.b64 	%rd7234, {%r5227, %r5226};
	shf.r.wrap.b32 	%r5228, %r5225, %r5224, 18;
	shf.r.wrap.b32 	%r5229, %r5224, %r5225, 18;
	mov.b64 	%rd7235, {%r5229, %r5228};
	xor.b64  	%rd7236, %rd7235, %rd7234;
	shf.l.wrap.b32 	%r5230, %r5224, %r5225, 23;
	shf.l.wrap.b32 	%r5231, %r5225, %r5224, 23;
	mov.b64 	%rd7237, {%r5231, %r5230};
	xor.b64  	%rd7238, %rd7236, %rd7237;
	xor.b64  	%rd7239, %rd7198, %rd7174;
	and.b64  	%rd7240, %rd7222, %rd7239;
	xor.b64  	%rd7241, %rd7240, %rd7174;
	add.s64 	%rd7242, %rd7005, %rd6942;
	add.s64 	%rd7243, %rd7242, %rd39;
	add.s64 	%rd7244, %rd7243, %rd7241;
	add.s64 	%rd7245, %rd7244, %rd7238;
	add.s64 	%rd7246, %rd7245, %rd6953;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5232,%dummy}, %rd7233;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5233}, %rd7233;
	}
	shf.r.wrap.b32 	%r5234, %r5233, %r5232, 28;
	shf.r.wrap.b32 	%r5235, %r5232, %r5233, 28;
	mov.b64 	%rd7247, {%r5235, %r5234};
	shf.l.wrap.b32 	%r5236, %r5232, %r5233, 30;
	shf.l.wrap.b32 	%r5237, %r5233, %r5232, 30;
	mov.b64 	%rd7248, {%r5237, %r5236};
	xor.b64  	%rd7249, %rd7248, %rd7247;
	shf.l.wrap.b32 	%r5238, %r5232, %r5233, 25;
	shf.l.wrap.b32 	%r5239, %r5233, %r5232, 25;
	mov.b64 	%rd7250, {%r5239, %r5238};
	xor.b64  	%rd7251, %rd7249, %rd7250;
	xor.b64  	%rd7252, %rd7233, %rd7185;
	xor.b64  	%rd7253, %rd7233, %rd7209;
	and.b64  	%rd7254, %rd7253, %rd7252;
	xor.b64  	%rd7255, %rd7254, %rd7233;
	add.s64 	%rd7256, %rd7245, %rd7255;
	add.s64 	%rd7257, %rd7256, %rd7251;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5240,%dummy}, %rd7246;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5241}, %rd7246;
	}
	shf.r.wrap.b32 	%r5242, %r5241, %r5240, 14;
	shf.r.wrap.b32 	%r5243, %r5240, %r5241, 14;
	mov.b64 	%rd7258, {%r5243, %r5242};
	shf.r.wrap.b32 	%r5244, %r5241, %r5240, 18;
	shf.r.wrap.b32 	%r5245, %r5240, %r5241, 18;
	mov.b64 	%rd7259, {%r5245, %r5244};
	xor.b64  	%rd7260, %rd7259, %rd7258;
	shf.l.wrap.b32 	%r5246, %r5240, %r5241, 23;
	shf.l.wrap.b32 	%r5247, %r5241, %r5240, 23;
	mov.b64 	%rd7261, {%r5247, %r5246};
	xor.b64  	%rd7262, %rd7260, %rd7261;
	xor.b64  	%rd7263, %rd7222, %rd7198;
	and.b64  	%rd7264, %rd7246, %rd7263;
	xor.b64  	%rd7265, %rd7264, %rd7198;
	add.s64 	%rd7266, %rd7174, %rd7018;
	add.s64 	%rd7267, %rd7266, %rd40;
	add.s64 	%rd7268, %rd7267, %rd7265;
	add.s64 	%rd7269, %rd7268, %rd7262;
	add.s64 	%rd7270, %rd7269, %rd7185;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5248,%dummy}, %rd7257;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5249}, %rd7257;
	}
	shf.r.wrap.b32 	%r5250, %r5249, %r5248, 28;
	shf.r.wrap.b32 	%r5251, %r5248, %r5249, 28;
	mov.b64 	%rd7271, {%r5251, %r5250};
	shf.l.wrap.b32 	%r5252, %r5248, %r5249, 30;
	shf.l.wrap.b32 	%r5253, %r5249, %r5248, 30;
	mov.b64 	%rd7272, {%r5253, %r5252};
	xor.b64  	%rd7273, %rd7272, %rd7271;
	shf.l.wrap.b32 	%r5254, %r5248, %r5249, 25;
	shf.l.wrap.b32 	%r5255, %r5249, %r5248, 25;
	mov.b64 	%rd7274, {%r5255, %r5254};
	xor.b64  	%rd7275, %rd7273, %rd7274;
	xor.b64  	%rd7276, %rd7257, %rd7209;
	xor.b64  	%rd7277, %rd7257, %rd7233;
	and.b64  	%rd7278, %rd7277, %rd7276;
	xor.b64  	%rd7279, %rd7278, %rd7257;
	add.s64 	%rd7280, %rd7269, %rd7279;
	add.s64 	%rd7281, %rd7280, %rd7275;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5256,%dummy}, %rd7270;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5257}, %rd7270;
	}
	shf.r.wrap.b32 	%r5258, %r5257, %r5256, 14;
	shf.r.wrap.b32 	%r5259, %r5256, %r5257, 14;
	mov.b64 	%rd7282, {%r5259, %r5258};
	shf.r.wrap.b32 	%r5260, %r5257, %r5256, 18;
	shf.r.wrap.b32 	%r5261, %r5256, %r5257, 18;
	mov.b64 	%rd7283, {%r5261, %r5260};
	xor.b64  	%rd7284, %rd7283, %rd7282;
	shf.l.wrap.b32 	%r5262, %r5256, %r5257, 23;
	shf.l.wrap.b32 	%r5263, %r5257, %r5256, 23;
	mov.b64 	%rd7285, {%r5263, %r5262};
	xor.b64  	%rd7286, %rd7284, %rd7285;
	xor.b64  	%rd7287, %rd7246, %rd7222;
	and.b64  	%rd7288, %rd7270, %rd7287;
	xor.b64  	%rd7289, %rd7288, %rd7222;
	add.s64 	%rd7290, %rd7198, %rd7031;
	add.s64 	%rd7291, %rd7290, %rd41;
	add.s64 	%rd7292, %rd7291, %rd7289;
	add.s64 	%rd7293, %rd7292, %rd7286;
	add.s64 	%rd7294, %rd7293, %rd7209;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5264,%dummy}, %rd7281;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5265}, %rd7281;
	}
	shf.r.wrap.b32 	%r5266, %r5265, %r5264, 28;
	shf.r.wrap.b32 	%r5267, %r5264, %r5265, 28;
	mov.b64 	%rd7295, {%r5267, %r5266};
	shf.l.wrap.b32 	%r5268, %r5264, %r5265, 30;
	shf.l.wrap.b32 	%r5269, %r5265, %r5264, 30;
	mov.b64 	%rd7296, {%r5269, %r5268};
	xor.b64  	%rd7297, %rd7296, %rd7295;
	shf.l.wrap.b32 	%r5270, %r5264, %r5265, 25;
	shf.l.wrap.b32 	%r5271, %r5265, %r5264, 25;
	mov.b64 	%rd7298, {%r5271, %r5270};
	xor.b64  	%rd7299, %rd7297, %rd7298;
	xor.b64  	%rd7300, %rd7281, %rd7233;
	xor.b64  	%rd7301, %rd7281, %rd7257;
	and.b64  	%rd7302, %rd7301, %rd7300;
	xor.b64  	%rd7303, %rd7302, %rd7281;
	add.s64 	%rd7304, %rd7293, %rd7303;
	add.s64 	%rd7305, %rd7304, %rd7299;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5272,%dummy}, %rd7294;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5273}, %rd7294;
	}
	shf.r.wrap.b32 	%r5274, %r5273, %r5272, 14;
	shf.r.wrap.b32 	%r5275, %r5272, %r5273, 14;
	mov.b64 	%rd7306, {%r5275, %r5274};
	shf.r.wrap.b32 	%r5276, %r5273, %r5272, 18;
	shf.r.wrap.b32 	%r5277, %r5272, %r5273, 18;
	mov.b64 	%rd7307, {%r5277, %r5276};
	xor.b64  	%rd7308, %rd7307, %rd7306;
	shf.l.wrap.b32 	%r5278, %r5272, %r5273, 23;
	shf.l.wrap.b32 	%r5279, %r5273, %r5272, 23;
	mov.b64 	%rd7309, {%r5279, %r5278};
	xor.b64  	%rd7310, %rd7308, %rd7309;
	xor.b64  	%rd7311, %rd7270, %rd7246;
	and.b64  	%rd7312, %rd7294, %rd7311;
	xor.b64  	%rd7313, %rd7312, %rd7246;
	add.s64 	%rd7314, %rd7222, %rd7044;
	add.s64 	%rd7315, %rd7314, %rd42;
	add.s64 	%rd7316, %rd7315, %rd7313;
	add.s64 	%rd7317, %rd7316, %rd7310;
	add.s64 	%rd7318, %rd7317, %rd7233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5280,%dummy}, %rd7305;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5281}, %rd7305;
	}
	shf.r.wrap.b32 	%r5282, %r5281, %r5280, 28;
	shf.r.wrap.b32 	%r5283, %r5280, %r5281, 28;
	mov.b64 	%rd7319, {%r5283, %r5282};
	shf.l.wrap.b32 	%r5284, %r5280, %r5281, 30;
	shf.l.wrap.b32 	%r5285, %r5281, %r5280, 30;
	mov.b64 	%rd7320, {%r5285, %r5284};
	xor.b64  	%rd7321, %rd7320, %rd7319;
	shf.l.wrap.b32 	%r5286, %r5280, %r5281, 25;
	shf.l.wrap.b32 	%r5287, %r5281, %r5280, 25;
	mov.b64 	%rd7322, {%r5287, %r5286};
	xor.b64  	%rd7323, %rd7321, %rd7322;
	xor.b64  	%rd7324, %rd7305, %rd7257;
	xor.b64  	%rd7325, %rd7305, %rd7281;
	and.b64  	%rd7326, %rd7325, %rd7324;
	xor.b64  	%rd7327, %rd7326, %rd7305;
	add.s64 	%rd7328, %rd7317, %rd7327;
	add.s64 	%rd7329, %rd7328, %rd7323;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5288,%dummy}, %rd7318;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5289}, %rd7318;
	}
	shf.r.wrap.b32 	%r5290, %r5289, %r5288, 14;
	shf.r.wrap.b32 	%r5291, %r5288, %r5289, 14;
	mov.b64 	%rd7330, {%r5291, %r5290};
	shf.r.wrap.b32 	%r5292, %r5289, %r5288, 18;
	shf.r.wrap.b32 	%r5293, %r5288, %r5289, 18;
	mov.b64 	%rd7331, {%r5293, %r5292};
	xor.b64  	%rd7332, %rd7331, %rd7330;
	shf.l.wrap.b32 	%r5294, %r5288, %r5289, 23;
	shf.l.wrap.b32 	%r5295, %r5289, %r5288, 23;
	mov.b64 	%rd7333, {%r5295, %r5294};
	xor.b64  	%rd7334, %rd7332, %rd7333;
	xor.b64  	%rd7335, %rd7294, %rd7270;
	and.b64  	%rd7336, %rd7318, %rd7335;
	xor.b64  	%rd7337, %rd7336, %rd7270;
	add.s64 	%rd7338, %rd7246, %rd7057;
	add.s64 	%rd7339, %rd7338, %rd43;
	add.s64 	%rd7340, %rd7339, %rd7337;
	add.s64 	%rd7341, %rd7340, %rd7334;
	add.s64 	%rd7342, %rd7341, %rd7257;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5296,%dummy}, %rd7329;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5297}, %rd7329;
	}
	shf.r.wrap.b32 	%r5298, %r5297, %r5296, 28;
	shf.r.wrap.b32 	%r5299, %r5296, %r5297, 28;
	mov.b64 	%rd7343, {%r5299, %r5298};
	shf.l.wrap.b32 	%r5300, %r5296, %r5297, 30;
	shf.l.wrap.b32 	%r5301, %r5297, %r5296, 30;
	mov.b64 	%rd7344, {%r5301, %r5300};
	xor.b64  	%rd7345, %rd7344, %rd7343;
	shf.l.wrap.b32 	%r5302, %r5296, %r5297, 25;
	shf.l.wrap.b32 	%r5303, %r5297, %r5296, 25;
	mov.b64 	%rd7346, {%r5303, %r5302};
	xor.b64  	%rd7347, %rd7345, %rd7346;
	xor.b64  	%rd7348, %rd7329, %rd7281;
	xor.b64  	%rd7349, %rd7329, %rd7305;
	and.b64  	%rd7350, %rd7349, %rd7348;
	xor.b64  	%rd7351, %rd7350, %rd7329;
	add.s64 	%rd7352, %rd7341, %rd7351;
	add.s64 	%rd7353, %rd7352, %rd7347;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5304,%dummy}, %rd7342;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5305}, %rd7342;
	}
	shf.r.wrap.b32 	%r5306, %r5305, %r5304, 14;
	shf.r.wrap.b32 	%r5307, %r5304, %r5305, 14;
	mov.b64 	%rd7354, {%r5307, %r5306};
	shf.r.wrap.b32 	%r5308, %r5305, %r5304, 18;
	shf.r.wrap.b32 	%r5309, %r5304, %r5305, 18;
	mov.b64 	%rd7355, {%r5309, %r5308};
	xor.b64  	%rd7356, %rd7355, %rd7354;
	shf.l.wrap.b32 	%r5310, %r5304, %r5305, 23;
	shf.l.wrap.b32 	%r5311, %r5305, %r5304, 23;
	mov.b64 	%rd7357, {%r5311, %r5310};
	xor.b64  	%rd7358, %rd7356, %rd7357;
	xor.b64  	%rd7359, %rd7318, %rd7294;
	and.b64  	%rd7360, %rd7342, %rd7359;
	xor.b64  	%rd7361, %rd7360, %rd7294;
	add.s64 	%rd7362, %rd7270, %rd7070;
	add.s64 	%rd7363, %rd7362, %rd44;
	add.s64 	%rd7364, %rd7363, %rd7361;
	add.s64 	%rd7365, %rd7364, %rd7358;
	add.s64 	%rd7366, %rd7365, %rd7281;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5312,%dummy}, %rd7353;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5313}, %rd7353;
	}
	shf.r.wrap.b32 	%r5314, %r5313, %r5312, 28;
	shf.r.wrap.b32 	%r5315, %r5312, %r5313, 28;
	mov.b64 	%rd7367, {%r5315, %r5314};
	shf.l.wrap.b32 	%r5316, %r5312, %r5313, 30;
	shf.l.wrap.b32 	%r5317, %r5313, %r5312, 30;
	mov.b64 	%rd7368, {%r5317, %r5316};
	xor.b64  	%rd7369, %rd7368, %rd7367;
	shf.l.wrap.b32 	%r5318, %r5312, %r5313, 25;
	shf.l.wrap.b32 	%r5319, %r5313, %r5312, 25;
	mov.b64 	%rd7370, {%r5319, %r5318};
	xor.b64  	%rd7371, %rd7369, %rd7370;
	xor.b64  	%rd7372, %rd7353, %rd7305;
	xor.b64  	%rd7373, %rd7353, %rd7329;
	and.b64  	%rd7374, %rd7373, %rd7372;
	xor.b64  	%rd7375, %rd7374, %rd7353;
	add.s64 	%rd7376, %rd7365, %rd7375;
	add.s64 	%rd7377, %rd7376, %rd7371;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5320,%dummy}, %rd7366;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5321}, %rd7366;
	}
	shf.r.wrap.b32 	%r5322, %r5321, %r5320, 14;
	shf.r.wrap.b32 	%r5323, %r5320, %r5321, 14;
	mov.b64 	%rd7378, {%r5323, %r5322};
	shf.r.wrap.b32 	%r5324, %r5321, %r5320, 18;
	shf.r.wrap.b32 	%r5325, %r5320, %r5321, 18;
	mov.b64 	%rd7379, {%r5325, %r5324};
	xor.b64  	%rd7380, %rd7379, %rd7378;
	shf.l.wrap.b32 	%r5326, %r5320, %r5321, 23;
	shf.l.wrap.b32 	%r5327, %r5321, %r5320, 23;
	mov.b64 	%rd7381, {%r5327, %r5326};
	xor.b64  	%rd7382, %rd7380, %rd7381;
	xor.b64  	%rd7383, %rd7342, %rd7318;
	and.b64  	%rd7384, %rd7366, %rd7383;
	xor.b64  	%rd7385, %rd7384, %rd7318;
	add.s64 	%rd7386, %rd7294, %rd7083;
	add.s64 	%rd7387, %rd7386, %rd45;
	add.s64 	%rd7388, %rd7387, %rd7385;
	add.s64 	%rd7389, %rd7388, %rd7382;
	add.s64 	%rd7390, %rd7389, %rd7305;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5328,%dummy}, %rd7377;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5329}, %rd7377;
	}
	shf.r.wrap.b32 	%r5330, %r5329, %r5328, 28;
	shf.r.wrap.b32 	%r5331, %r5328, %r5329, 28;
	mov.b64 	%rd7391, {%r5331, %r5330};
	shf.l.wrap.b32 	%r5332, %r5328, %r5329, 30;
	shf.l.wrap.b32 	%r5333, %r5329, %r5328, 30;
	mov.b64 	%rd7392, {%r5333, %r5332};
	xor.b64  	%rd7393, %rd7392, %rd7391;
	shf.l.wrap.b32 	%r5334, %r5328, %r5329, 25;
	shf.l.wrap.b32 	%r5335, %r5329, %r5328, 25;
	mov.b64 	%rd7394, {%r5335, %r5334};
	xor.b64  	%rd7395, %rd7393, %rd7394;
	xor.b64  	%rd7396, %rd7377, %rd7329;
	xor.b64  	%rd7397, %rd7377, %rd7353;
	and.b64  	%rd7398, %rd7397, %rd7396;
	xor.b64  	%rd7399, %rd7398, %rd7377;
	add.s64 	%rd7400, %rd7389, %rd7399;
	add.s64 	%rd7401, %rd7400, %rd7395;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5336,%dummy}, %rd7390;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5337}, %rd7390;
	}
	shf.r.wrap.b32 	%r5338, %r5337, %r5336, 14;
	shf.r.wrap.b32 	%r5339, %r5336, %r5337, 14;
	mov.b64 	%rd7402, {%r5339, %r5338};
	shf.r.wrap.b32 	%r5340, %r5337, %r5336, 18;
	shf.r.wrap.b32 	%r5341, %r5336, %r5337, 18;
	mov.b64 	%rd7403, {%r5341, %r5340};
	xor.b64  	%rd7404, %rd7403, %rd7402;
	shf.l.wrap.b32 	%r5342, %r5336, %r5337, 23;
	shf.l.wrap.b32 	%r5343, %r5337, %r5336, 23;
	mov.b64 	%rd7405, {%r5343, %r5342};
	xor.b64  	%rd7406, %rd7404, %rd7405;
	xor.b64  	%rd7407, %rd7366, %rd7342;
	and.b64  	%rd7408, %rd7390, %rd7407;
	xor.b64  	%rd7409, %rd7408, %rd7342;
	add.s64 	%rd7410, %rd7318, %rd7096;
	add.s64 	%rd7411, %rd7410, %rd46;
	add.s64 	%rd7412, %rd7411, %rd7409;
	add.s64 	%rd7413, %rd7412, %rd7406;
	add.s64 	%rd7414, %rd7413, %rd7329;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5344,%dummy}, %rd7401;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5345}, %rd7401;
	}
	shf.r.wrap.b32 	%r5346, %r5345, %r5344, 28;
	shf.r.wrap.b32 	%r5347, %r5344, %r5345, 28;
	mov.b64 	%rd7415, {%r5347, %r5346};
	shf.l.wrap.b32 	%r5348, %r5344, %r5345, 30;
	shf.l.wrap.b32 	%r5349, %r5345, %r5344, 30;
	mov.b64 	%rd7416, {%r5349, %r5348};
	xor.b64  	%rd7417, %rd7416, %rd7415;
	shf.l.wrap.b32 	%r5350, %r5344, %r5345, 25;
	shf.l.wrap.b32 	%r5351, %r5345, %r5344, 25;
	mov.b64 	%rd7418, {%r5351, %r5350};
	xor.b64  	%rd7419, %rd7417, %rd7418;
	xor.b64  	%rd7420, %rd7401, %rd7353;
	xor.b64  	%rd7421, %rd7401, %rd7377;
	and.b64  	%rd7422, %rd7421, %rd7420;
	xor.b64  	%rd7423, %rd7422, %rd7401;
	add.s64 	%rd7424, %rd7413, %rd7423;
	add.s64 	%rd7425, %rd7424, %rd7419;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5352,%dummy}, %rd7414;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5353}, %rd7414;
	}
	shf.r.wrap.b32 	%r5354, %r5353, %r5352, 14;
	shf.r.wrap.b32 	%r5355, %r5352, %r5353, 14;
	mov.b64 	%rd7426, {%r5355, %r5354};
	shf.r.wrap.b32 	%r5356, %r5353, %r5352, 18;
	shf.r.wrap.b32 	%r5357, %r5352, %r5353, 18;
	mov.b64 	%rd7427, {%r5357, %r5356};
	xor.b64  	%rd7428, %rd7427, %rd7426;
	shf.l.wrap.b32 	%r5358, %r5352, %r5353, 23;
	shf.l.wrap.b32 	%r5359, %r5353, %r5352, 23;
	mov.b64 	%rd7429, {%r5359, %r5358};
	xor.b64  	%rd7430, %rd7428, %rd7429;
	xor.b64  	%rd7431, %rd7390, %rd7366;
	and.b64  	%rd7432, %rd7414, %rd7431;
	xor.b64  	%rd7433, %rd7432, %rd7366;
	add.s64 	%rd7434, %rd7342, %rd7109;
	add.s64 	%rd7435, %rd7434, %rd47;
	add.s64 	%rd7436, %rd7435, %rd7433;
	add.s64 	%rd7437, %rd7436, %rd7430;
	add.s64 	%rd7438, %rd7437, %rd7353;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5360,%dummy}, %rd7425;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5361}, %rd7425;
	}
	shf.r.wrap.b32 	%r5362, %r5361, %r5360, 28;
	shf.r.wrap.b32 	%r5363, %r5360, %r5361, 28;
	mov.b64 	%rd7439, {%r5363, %r5362};
	shf.l.wrap.b32 	%r5364, %r5360, %r5361, 30;
	shf.l.wrap.b32 	%r5365, %r5361, %r5360, 30;
	mov.b64 	%rd7440, {%r5365, %r5364};
	xor.b64  	%rd7441, %rd7440, %rd7439;
	shf.l.wrap.b32 	%r5366, %r5360, %r5361, 25;
	shf.l.wrap.b32 	%r5367, %r5361, %r5360, 25;
	mov.b64 	%rd7442, {%r5367, %r5366};
	xor.b64  	%rd7443, %rd7441, %rd7442;
	xor.b64  	%rd7444, %rd7425, %rd7377;
	xor.b64  	%rd7445, %rd7425, %rd7401;
	and.b64  	%rd7446, %rd7445, %rd7444;
	xor.b64  	%rd7447, %rd7446, %rd7425;
	add.s64 	%rd7448, %rd7437, %rd7447;
	add.s64 	%rd7449, %rd7448, %rd7443;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5368,%dummy}, %rd7438;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5369}, %rd7438;
	}
	shf.r.wrap.b32 	%r5370, %r5369, %r5368, 14;
	shf.r.wrap.b32 	%r5371, %r5368, %r5369, 14;
	mov.b64 	%rd7450, {%r5371, %r5370};
	shf.r.wrap.b32 	%r5372, %r5369, %r5368, 18;
	shf.r.wrap.b32 	%r5373, %r5368, %r5369, 18;
	mov.b64 	%rd7451, {%r5373, %r5372};
	xor.b64  	%rd7452, %rd7451, %rd7450;
	shf.l.wrap.b32 	%r5374, %r5368, %r5369, 23;
	shf.l.wrap.b32 	%r5375, %r5369, %r5368, 23;
	mov.b64 	%rd7453, {%r5375, %r5374};
	xor.b64  	%rd7454, %rd7452, %rd7453;
	xor.b64  	%rd7455, %rd7414, %rd7390;
	and.b64  	%rd7456, %rd7438, %rd7455;
	xor.b64  	%rd7457, %rd7456, %rd7390;
	add.s64 	%rd7458, %rd7366, %rd7122;
	add.s64 	%rd7459, %rd7458, %rd48;
	add.s64 	%rd7460, %rd7459, %rd7457;
	add.s64 	%rd7461, %rd7460, %rd7454;
	add.s64 	%rd7462, %rd7461, %rd7377;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5376,%dummy}, %rd7449;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5377}, %rd7449;
	}
	shf.r.wrap.b32 	%r5378, %r5377, %r5376, 28;
	shf.r.wrap.b32 	%r5379, %r5376, %r5377, 28;
	mov.b64 	%rd7463, {%r5379, %r5378};
	shf.l.wrap.b32 	%r5380, %r5376, %r5377, 30;
	shf.l.wrap.b32 	%r5381, %r5377, %r5376, 30;
	mov.b64 	%rd7464, {%r5381, %r5380};
	xor.b64  	%rd7465, %rd7464, %rd7463;
	shf.l.wrap.b32 	%r5382, %r5376, %r5377, 25;
	shf.l.wrap.b32 	%r5383, %r5377, %r5376, 25;
	mov.b64 	%rd7466, {%r5383, %r5382};
	xor.b64  	%rd7467, %rd7465, %rd7466;
	xor.b64  	%rd7468, %rd7449, %rd7401;
	xor.b64  	%rd7469, %rd7449, %rd7425;
	and.b64  	%rd7470, %rd7469, %rd7468;
	xor.b64  	%rd7471, %rd7470, %rd7449;
	add.s64 	%rd7472, %rd7461, %rd7471;
	add.s64 	%rd7473, %rd7472, %rd7467;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5384,%dummy}, %rd7462;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5385}, %rd7462;
	}
	shf.r.wrap.b32 	%r5386, %r5385, %r5384, 14;
	shf.r.wrap.b32 	%r5387, %r5384, %r5385, 14;
	mov.b64 	%rd7474, {%r5387, %r5386};
	shf.r.wrap.b32 	%r5388, %r5385, %r5384, 18;
	shf.r.wrap.b32 	%r5389, %r5384, %r5385, 18;
	mov.b64 	%rd7475, {%r5389, %r5388};
	xor.b64  	%rd7476, %rd7475, %rd7474;
	shf.l.wrap.b32 	%r5390, %r5384, %r5385, 23;
	shf.l.wrap.b32 	%r5391, %r5385, %r5384, 23;
	mov.b64 	%rd7477, {%r5391, %r5390};
	xor.b64  	%rd7478, %rd7476, %rd7477;
	xor.b64  	%rd7479, %rd7438, %rd7414;
	and.b64  	%rd7480, %rd7462, %rd7479;
	xor.b64  	%rd7481, %rd7480, %rd7414;
	add.s64 	%rd7482, %rd7390, %rd7135;
	add.s64 	%rd7483, %rd7482, %rd49;
	add.s64 	%rd7484, %rd7483, %rd7481;
	add.s64 	%rd7485, %rd7484, %rd7478;
	add.s64 	%rd7486, %rd7485, %rd7401;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5392,%dummy}, %rd7473;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5393}, %rd7473;
	}
	shf.r.wrap.b32 	%r5394, %r5393, %r5392, 28;
	shf.r.wrap.b32 	%r5395, %r5392, %r5393, 28;
	mov.b64 	%rd7487, {%r5395, %r5394};
	shf.l.wrap.b32 	%r5396, %r5392, %r5393, 30;
	shf.l.wrap.b32 	%r5397, %r5393, %r5392, 30;
	mov.b64 	%rd7488, {%r5397, %r5396};
	xor.b64  	%rd7489, %rd7488, %rd7487;
	shf.l.wrap.b32 	%r5398, %r5392, %r5393, 25;
	shf.l.wrap.b32 	%r5399, %r5393, %r5392, 25;
	mov.b64 	%rd7490, {%r5399, %r5398};
	xor.b64  	%rd7491, %rd7489, %rd7490;
	xor.b64  	%rd7492, %rd7473, %rd7425;
	xor.b64  	%rd7493, %rd7473, %rd7449;
	and.b64  	%rd7494, %rd7493, %rd7492;
	xor.b64  	%rd7495, %rd7494, %rd7473;
	add.s64 	%rd7496, %rd7485, %rd7495;
	add.s64 	%rd7497, %rd7496, %rd7491;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5400,%dummy}, %rd7486;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5401}, %rd7486;
	}
	shf.r.wrap.b32 	%r5402, %r5401, %r5400, 14;
	shf.r.wrap.b32 	%r5403, %r5400, %r5401, 14;
	mov.b64 	%rd7498, {%r5403, %r5402};
	shf.r.wrap.b32 	%r5404, %r5401, %r5400, 18;
	shf.r.wrap.b32 	%r5405, %r5400, %r5401, 18;
	mov.b64 	%rd7499, {%r5405, %r5404};
	xor.b64  	%rd7500, %rd7499, %rd7498;
	shf.l.wrap.b32 	%r5406, %r5400, %r5401, 23;
	shf.l.wrap.b32 	%r5407, %r5401, %r5400, 23;
	mov.b64 	%rd7501, {%r5407, %r5406};
	xor.b64  	%rd7502, %rd7500, %rd7501;
	xor.b64  	%rd7503, %rd7462, %rd7438;
	and.b64  	%rd7504, %rd7486, %rd7503;
	xor.b64  	%rd7505, %rd7504, %rd7438;
	add.s64 	%rd7506, %rd7414, %rd7148;
	add.s64 	%rd7507, %rd7506, %rd50;
	add.s64 	%rd7508, %rd7507, %rd7505;
	add.s64 	%rd7509, %rd7508, %rd7502;
	add.s64 	%rd7510, %rd7509, %rd7425;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5408,%dummy}, %rd7497;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5409}, %rd7497;
	}
	shf.r.wrap.b32 	%r5410, %r5409, %r5408, 28;
	shf.r.wrap.b32 	%r5411, %r5408, %r5409, 28;
	mov.b64 	%rd7511, {%r5411, %r5410};
	shf.l.wrap.b32 	%r5412, %r5408, %r5409, 30;
	shf.l.wrap.b32 	%r5413, %r5409, %r5408, 30;
	mov.b64 	%rd7512, {%r5413, %r5412};
	xor.b64  	%rd7513, %rd7512, %rd7511;
	shf.l.wrap.b32 	%r5414, %r5408, %r5409, 25;
	shf.l.wrap.b32 	%r5415, %r5409, %r5408, 25;
	mov.b64 	%rd7514, {%r5415, %r5414};
	xor.b64  	%rd7515, %rd7513, %rd7514;
	xor.b64  	%rd7516, %rd7497, %rd7449;
	xor.b64  	%rd7517, %rd7497, %rd7473;
	and.b64  	%rd7518, %rd7517, %rd7516;
	xor.b64  	%rd7519, %rd7518, %rd7497;
	add.s64 	%rd7520, %rd7509, %rd7519;
	add.s64 	%rd7521, %rd7520, %rd7515;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5416,%dummy}, %rd7510;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5417}, %rd7510;
	}
	shf.r.wrap.b32 	%r5418, %r5417, %r5416, 14;
	shf.r.wrap.b32 	%r5419, %r5416, %r5417, 14;
	mov.b64 	%rd7522, {%r5419, %r5418};
	shf.r.wrap.b32 	%r5420, %r5417, %r5416, 18;
	shf.r.wrap.b32 	%r5421, %r5416, %r5417, 18;
	mov.b64 	%rd7523, {%r5421, %r5420};
	xor.b64  	%rd7524, %rd7523, %rd7522;
	shf.l.wrap.b32 	%r5422, %r5416, %r5417, 23;
	shf.l.wrap.b32 	%r5423, %r5417, %r5416, 23;
	mov.b64 	%rd7525, {%r5423, %r5422};
	xor.b64  	%rd7526, %rd7524, %rd7525;
	xor.b64  	%rd7527, %rd7486, %rd7462;
	and.b64  	%rd7528, %rd7510, %rd7527;
	xor.b64  	%rd7529, %rd7528, %rd7462;
	add.s64 	%rd7530, %rd7438, %rd7161;
	add.s64 	%rd7531, %rd7530, %rd51;
	add.s64 	%rd7532, %rd7531, %rd7529;
	add.s64 	%rd7533, %rd7532, %rd7526;
	add.s64 	%rd7534, %rd7533, %rd7449;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5424,%dummy}, %rd7521;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5425}, %rd7521;
	}
	shf.r.wrap.b32 	%r5426, %r5425, %r5424, 28;
	shf.r.wrap.b32 	%r5427, %r5424, %r5425, 28;
	mov.b64 	%rd7535, {%r5427, %r5426};
	shf.l.wrap.b32 	%r5428, %r5424, %r5425, 30;
	shf.l.wrap.b32 	%r5429, %r5425, %r5424, 30;
	mov.b64 	%rd7536, {%r5429, %r5428};
	xor.b64  	%rd7537, %rd7536, %rd7535;
	shf.l.wrap.b32 	%r5430, %r5424, %r5425, 25;
	shf.l.wrap.b32 	%r5431, %r5425, %r5424, 25;
	mov.b64 	%rd7538, {%r5431, %r5430};
	xor.b64  	%rd7539, %rd7537, %rd7538;
	xor.b64  	%rd7540, %rd7521, %rd7473;
	xor.b64  	%rd7541, %rd7521, %rd7497;
	and.b64  	%rd7542, %rd7541, %rd7540;
	xor.b64  	%rd7543, %rd7542, %rd7521;
	add.s64 	%rd7544, %rd7533, %rd7543;
	add.s64 	%rd7545, %rd7544, %rd7539;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5432,%dummy}, %rd7148;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5433}, %rd7148;
	}
	shf.r.wrap.b32 	%r5434, %r5433, %r5432, 19;
	shf.r.wrap.b32 	%r5435, %r5432, %r5433, 19;
	mov.b64 	%rd7546, {%r5435, %r5434};
	shf.l.wrap.b32 	%r5436, %r5432, %r5433, 3;
	shf.l.wrap.b32 	%r5437, %r5433, %r5432, 3;
	mov.b64 	%rd7547, {%r5437, %r5436};
	shr.u64 	%rd7548, %rd7148, 6;
	xor.b64  	%rd7549, %rd7546, %rd7548;
	xor.b64  	%rd7550, %rd7549, %rd7547;
	shf.r.wrap.b32 	%r5438, %r5047, %r5046, 1;
	shf.r.wrap.b32 	%r5439, %r5046, %r5047, 1;
	mov.b64 	%rd7551, {%r5439, %r5438};
	shf.r.wrap.b32 	%r5440, %r5047, %r5046, 8;
	shf.r.wrap.b32 	%r5441, %r5046, %r5047, 8;
	mov.b64 	%rd7552, {%r5441, %r5440};
	shr.u64 	%rd7553, %rd6979, 7;
	xor.b64  	%rd7554, %rd7551, %rd7553;
	xor.b64  	%rd7555, %rd7554, %rd7552;
	add.s64 	%rd7556, %rd7083, %rd6966;
	add.s64 	%rd7557, %rd7556, %rd7550;
	add.s64 	%rd7558, %rd7557, %rd7555;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5442,%dummy}, %rd7161;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5443}, %rd7161;
	}
	shf.r.wrap.b32 	%r5444, %r5443, %r5442, 19;
	shf.r.wrap.b32 	%r5445, %r5442, %r5443, 19;
	mov.b64 	%rd7559, {%r5445, %r5444};
	shf.l.wrap.b32 	%r5446, %r5442, %r5443, 3;
	shf.l.wrap.b32 	%r5447, %r5443, %r5442, 3;
	mov.b64 	%rd7560, {%r5447, %r5446};
	shr.u64 	%rd7561, %rd7161, 6;
	xor.b64  	%rd7562, %rd7559, %rd7561;
	xor.b64  	%rd7563, %rd7562, %rd7560;
	shf.r.wrap.b32 	%r5448, %r5057, %r5056, 1;
	shf.r.wrap.b32 	%r5449, %r5056, %r5057, 1;
	mov.b64 	%rd7564, {%r5449, %r5448};
	shf.r.wrap.b32 	%r5450, %r5057, %r5056, 8;
	shf.r.wrap.b32 	%r5451, %r5056, %r5057, 8;
	mov.b64 	%rd7565, {%r5451, %r5450};
	shr.u64 	%rd7566, %rd6992, 7;
	xor.b64  	%rd7567, %rd7564, %rd7566;
	xor.b64  	%rd7568, %rd7567, %rd7565;
	add.s64 	%rd7569, %rd7096, %rd6979;
	add.s64 	%rd7570, %rd7569, %rd7563;
	add.s64 	%rd7571, %rd7570, %rd7568;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5452,%dummy}, %rd7558;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5453}, %rd7558;
	}
	shf.r.wrap.b32 	%r5454, %r5453, %r5452, 19;
	shf.r.wrap.b32 	%r5455, %r5452, %r5453, 19;
	mov.b64 	%rd7572, {%r5455, %r5454};
	shf.l.wrap.b32 	%r5456, %r5452, %r5453, 3;
	shf.l.wrap.b32 	%r5457, %r5453, %r5452, 3;
	mov.b64 	%rd7573, {%r5457, %r5456};
	shr.u64 	%rd7574, %rd7558, 6;
	xor.b64  	%rd7575, %rd7572, %rd7574;
	xor.b64  	%rd7576, %rd7575, %rd7573;
	shf.r.wrap.b32 	%r5458, %r5067, %r5066, 1;
	shf.r.wrap.b32 	%r5459, %r5066, %r5067, 1;
	mov.b64 	%rd7577, {%r5459, %r5458};
	shf.r.wrap.b32 	%r5460, %r5067, %r5066, 8;
	shf.r.wrap.b32 	%r5461, %r5066, %r5067, 8;
	mov.b64 	%rd7578, {%r5461, %r5460};
	shr.u64 	%rd7579, %rd7005, 7;
	xor.b64  	%rd7580, %rd7577, %rd7579;
	xor.b64  	%rd7581, %rd7580, %rd7578;
	add.s64 	%rd7582, %rd7109, %rd6992;
	add.s64 	%rd7583, %rd7582, %rd7576;
	add.s64 	%rd7584, %rd7583, %rd7581;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5462,%dummy}, %rd7571;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5463}, %rd7571;
	}
	shf.r.wrap.b32 	%r5464, %r5463, %r5462, 19;
	shf.r.wrap.b32 	%r5465, %r5462, %r5463, 19;
	mov.b64 	%rd7585, {%r5465, %r5464};
	shf.l.wrap.b32 	%r5466, %r5462, %r5463, 3;
	shf.l.wrap.b32 	%r5467, %r5463, %r5462, 3;
	mov.b64 	%rd7586, {%r5467, %r5466};
	shr.u64 	%rd7587, %rd7571, 6;
	xor.b64  	%rd7588, %rd7585, %rd7587;
	xor.b64  	%rd7589, %rd7588, %rd7586;
	shf.r.wrap.b32 	%r5468, %r5077, %r5076, 1;
	shf.r.wrap.b32 	%r5469, %r5076, %r5077, 1;
	mov.b64 	%rd7590, {%r5469, %r5468};
	shf.r.wrap.b32 	%r5470, %r5077, %r5076, 8;
	shf.r.wrap.b32 	%r5471, %r5076, %r5077, 8;
	mov.b64 	%rd7591, {%r5471, %r5470};
	shr.u64 	%rd7592, %rd7018, 7;
	xor.b64  	%rd7593, %rd7590, %rd7592;
	xor.b64  	%rd7594, %rd7593, %rd7591;
	add.s64 	%rd7595, %rd7122, %rd7005;
	add.s64 	%rd7596, %rd7595, %rd7589;
	add.s64 	%rd7597, %rd7596, %rd7594;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5472,%dummy}, %rd7584;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5473}, %rd7584;
	}
	shf.r.wrap.b32 	%r5474, %r5473, %r5472, 19;
	shf.r.wrap.b32 	%r5475, %r5472, %r5473, 19;
	mov.b64 	%rd7598, {%r5475, %r5474};
	shf.l.wrap.b32 	%r5476, %r5472, %r5473, 3;
	shf.l.wrap.b32 	%r5477, %r5473, %r5472, 3;
	mov.b64 	%rd7599, {%r5477, %r5476};
	shr.u64 	%rd7600, %rd7584, 6;
	xor.b64  	%rd7601, %rd7598, %rd7600;
	xor.b64  	%rd7602, %rd7601, %rd7599;
	shf.r.wrap.b32 	%r5478, %r5087, %r5086, 1;
	shf.r.wrap.b32 	%r5479, %r5086, %r5087, 1;
	mov.b64 	%rd7603, {%r5479, %r5478};
	shf.r.wrap.b32 	%r5480, %r5087, %r5086, 8;
	shf.r.wrap.b32 	%r5481, %r5086, %r5087, 8;
	mov.b64 	%rd7604, {%r5481, %r5480};
	shr.u64 	%rd7605, %rd7031, 7;
	xor.b64  	%rd7606, %rd7603, %rd7605;
	xor.b64  	%rd7607, %rd7606, %rd7604;
	add.s64 	%rd7608, %rd7135, %rd7018;
	add.s64 	%rd7609, %rd7608, %rd7602;
	add.s64 	%rd7610, %rd7609, %rd7607;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5482,%dummy}, %rd7597;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5483}, %rd7597;
	}
	shf.r.wrap.b32 	%r5484, %r5483, %r5482, 19;
	shf.r.wrap.b32 	%r5485, %r5482, %r5483, 19;
	mov.b64 	%rd7611, {%r5485, %r5484};
	shf.l.wrap.b32 	%r5486, %r5482, %r5483, 3;
	shf.l.wrap.b32 	%r5487, %r5483, %r5482, 3;
	mov.b64 	%rd7612, {%r5487, %r5486};
	shr.u64 	%rd7613, %rd7597, 6;
	xor.b64  	%rd7614, %rd7611, %rd7613;
	xor.b64  	%rd7615, %rd7614, %rd7612;
	shf.r.wrap.b32 	%r5488, %r5097, %r5096, 1;
	shf.r.wrap.b32 	%r5489, %r5096, %r5097, 1;
	mov.b64 	%rd7616, {%r5489, %r5488};
	shf.r.wrap.b32 	%r5490, %r5097, %r5096, 8;
	shf.r.wrap.b32 	%r5491, %r5096, %r5097, 8;
	mov.b64 	%rd7617, {%r5491, %r5490};
	shr.u64 	%rd7618, %rd7044, 7;
	xor.b64  	%rd7619, %rd7616, %rd7618;
	xor.b64  	%rd7620, %rd7619, %rd7617;
	add.s64 	%rd7621, %rd7148, %rd7031;
	add.s64 	%rd7622, %rd7621, %rd7615;
	add.s64 	%rd7623, %rd7622, %rd7620;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5492,%dummy}, %rd7610;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5493}, %rd7610;
	}
	shf.r.wrap.b32 	%r5494, %r5493, %r5492, 19;
	shf.r.wrap.b32 	%r5495, %r5492, %r5493, 19;
	mov.b64 	%rd7624, {%r5495, %r5494};
	shf.l.wrap.b32 	%r5496, %r5492, %r5493, 3;
	shf.l.wrap.b32 	%r5497, %r5493, %r5492, 3;
	mov.b64 	%rd7625, {%r5497, %r5496};
	shr.u64 	%rd7626, %rd7610, 6;
	xor.b64  	%rd7627, %rd7624, %rd7626;
	xor.b64  	%rd7628, %rd7627, %rd7625;
	shf.r.wrap.b32 	%r5498, %r5107, %r5106, 1;
	shf.r.wrap.b32 	%r5499, %r5106, %r5107, 1;
	mov.b64 	%rd7629, {%r5499, %r5498};
	shf.r.wrap.b32 	%r5500, %r5107, %r5106, 8;
	shf.r.wrap.b32 	%r5501, %r5106, %r5107, 8;
	mov.b64 	%rd7630, {%r5501, %r5500};
	shr.u64 	%rd7631, %rd7057, 7;
	xor.b64  	%rd7632, %rd7629, %rd7631;
	xor.b64  	%rd7633, %rd7632, %rd7630;
	add.s64 	%rd7634, %rd7161, %rd7044;
	add.s64 	%rd7635, %rd7634, %rd7628;
	add.s64 	%rd7636, %rd7635, %rd7633;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5502,%dummy}, %rd7623;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5503}, %rd7623;
	}
	shf.r.wrap.b32 	%r5504, %r5503, %r5502, 19;
	shf.r.wrap.b32 	%r5505, %r5502, %r5503, 19;
	mov.b64 	%rd7637, {%r5505, %r5504};
	shf.l.wrap.b32 	%r5506, %r5502, %r5503, 3;
	shf.l.wrap.b32 	%r5507, %r5503, %r5502, 3;
	mov.b64 	%rd7638, {%r5507, %r5506};
	shr.u64 	%rd7639, %rd7623, 6;
	xor.b64  	%rd7640, %rd7637, %rd7639;
	xor.b64  	%rd7641, %rd7640, %rd7638;
	shf.r.wrap.b32 	%r5508, %r5117, %r5116, 1;
	shf.r.wrap.b32 	%r5509, %r5116, %r5117, 1;
	mov.b64 	%rd7642, {%r5509, %r5508};
	shf.r.wrap.b32 	%r5510, %r5117, %r5116, 8;
	shf.r.wrap.b32 	%r5511, %r5116, %r5117, 8;
	mov.b64 	%rd7643, {%r5511, %r5510};
	shr.u64 	%rd7644, %rd7070, 7;
	xor.b64  	%rd7645, %rd7642, %rd7644;
	xor.b64  	%rd7646, %rd7645, %rd7643;
	add.s64 	%rd7647, %rd7558, %rd7057;
	add.s64 	%rd7648, %rd7647, %rd7641;
	add.s64 	%rd7649, %rd7648, %rd7646;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5512,%dummy}, %rd7636;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5513}, %rd7636;
	}
	shf.r.wrap.b32 	%r5514, %r5513, %r5512, 19;
	shf.r.wrap.b32 	%r5515, %r5512, %r5513, 19;
	mov.b64 	%rd7650, {%r5515, %r5514};
	shf.l.wrap.b32 	%r5516, %r5512, %r5513, 3;
	shf.l.wrap.b32 	%r5517, %r5513, %r5512, 3;
	mov.b64 	%rd7651, {%r5517, %r5516};
	shr.u64 	%rd7652, %rd7636, 6;
	xor.b64  	%rd7653, %rd7650, %rd7652;
	xor.b64  	%rd7654, %rd7653, %rd7651;
	shf.r.wrap.b32 	%r5518, %r5127, %r5126, 1;
	shf.r.wrap.b32 	%r5519, %r5126, %r5127, 1;
	mov.b64 	%rd7655, {%r5519, %r5518};
	shf.r.wrap.b32 	%r5520, %r5127, %r5126, 8;
	shf.r.wrap.b32 	%r5521, %r5126, %r5127, 8;
	mov.b64 	%rd7656, {%r5521, %r5520};
	shr.u64 	%rd7657, %rd7083, 7;
	xor.b64  	%rd7658, %rd7655, %rd7657;
	xor.b64  	%rd7659, %rd7658, %rd7656;
	add.s64 	%rd7660, %rd7571, %rd7070;
	add.s64 	%rd7661, %rd7660, %rd7654;
	add.s64 	%rd7662, %rd7661, %rd7659;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5522,%dummy}, %rd7649;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5523}, %rd7649;
	}
	shf.r.wrap.b32 	%r5524, %r5523, %r5522, 19;
	shf.r.wrap.b32 	%r5525, %r5522, %r5523, 19;
	mov.b64 	%rd7663, {%r5525, %r5524};
	shf.l.wrap.b32 	%r5526, %r5522, %r5523, 3;
	shf.l.wrap.b32 	%r5527, %r5523, %r5522, 3;
	mov.b64 	%rd7664, {%r5527, %r5526};
	shr.u64 	%rd7665, %rd7649, 6;
	xor.b64  	%rd7666, %rd7663, %rd7665;
	xor.b64  	%rd7667, %rd7666, %rd7664;
	shf.r.wrap.b32 	%r5528, %r5137, %r5136, 1;
	shf.r.wrap.b32 	%r5529, %r5136, %r5137, 1;
	mov.b64 	%rd7668, {%r5529, %r5528};
	shf.r.wrap.b32 	%r5530, %r5137, %r5136, 8;
	shf.r.wrap.b32 	%r5531, %r5136, %r5137, 8;
	mov.b64 	%rd7669, {%r5531, %r5530};
	shr.u64 	%rd7670, %rd7096, 7;
	xor.b64  	%rd7671, %rd7668, %rd7670;
	xor.b64  	%rd7672, %rd7671, %rd7669;
	add.s64 	%rd7673, %rd7584, %rd7083;
	add.s64 	%rd7674, %rd7673, %rd7667;
	add.s64 	%rd7675, %rd7674, %rd7672;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5532,%dummy}, %rd7662;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5533}, %rd7662;
	}
	shf.r.wrap.b32 	%r5534, %r5533, %r5532, 19;
	shf.r.wrap.b32 	%r5535, %r5532, %r5533, 19;
	mov.b64 	%rd7676, {%r5535, %r5534};
	shf.l.wrap.b32 	%r5536, %r5532, %r5533, 3;
	shf.l.wrap.b32 	%r5537, %r5533, %r5532, 3;
	mov.b64 	%rd7677, {%r5537, %r5536};
	shr.u64 	%rd7678, %rd7662, 6;
	xor.b64  	%rd7679, %rd7676, %rd7678;
	xor.b64  	%rd7680, %rd7679, %rd7677;
	shf.r.wrap.b32 	%r5538, %r5147, %r5146, 1;
	shf.r.wrap.b32 	%r5539, %r5146, %r5147, 1;
	mov.b64 	%rd7681, {%r5539, %r5538};
	shf.r.wrap.b32 	%r5540, %r5147, %r5146, 8;
	shf.r.wrap.b32 	%r5541, %r5146, %r5147, 8;
	mov.b64 	%rd7682, {%r5541, %r5540};
	shr.u64 	%rd7683, %rd7109, 7;
	xor.b64  	%rd7684, %rd7681, %rd7683;
	xor.b64  	%rd7685, %rd7684, %rd7682;
	add.s64 	%rd7686, %rd7597, %rd7096;
	add.s64 	%rd7687, %rd7686, %rd7680;
	add.s64 	%rd7688, %rd7687, %rd7685;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5542,%dummy}, %rd7675;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5543}, %rd7675;
	}
	shf.r.wrap.b32 	%r5544, %r5543, %r5542, 19;
	shf.r.wrap.b32 	%r5545, %r5542, %r5543, 19;
	mov.b64 	%rd7689, {%r5545, %r5544};
	shf.l.wrap.b32 	%r5546, %r5542, %r5543, 3;
	shf.l.wrap.b32 	%r5547, %r5543, %r5542, 3;
	mov.b64 	%rd7690, {%r5547, %r5546};
	shr.u64 	%rd7691, %rd7675, 6;
	xor.b64  	%rd7692, %rd7689, %rd7691;
	xor.b64  	%rd7693, %rd7692, %rd7690;
	shf.r.wrap.b32 	%r5548, %r5157, %r5156, 1;
	shf.r.wrap.b32 	%r5549, %r5156, %r5157, 1;
	mov.b64 	%rd7694, {%r5549, %r5548};
	shf.r.wrap.b32 	%r5550, %r5157, %r5156, 8;
	shf.r.wrap.b32 	%r5551, %r5156, %r5157, 8;
	mov.b64 	%rd7695, {%r5551, %r5550};
	shr.u64 	%rd7696, %rd7122, 7;
	xor.b64  	%rd7697, %rd7694, %rd7696;
	xor.b64  	%rd7698, %rd7697, %rd7695;
	add.s64 	%rd7699, %rd7610, %rd7109;
	add.s64 	%rd7700, %rd7699, %rd7693;
	add.s64 	%rd7701, %rd7700, %rd7698;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5552,%dummy}, %rd7688;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5553}, %rd7688;
	}
	shf.r.wrap.b32 	%r5554, %r5553, %r5552, 19;
	shf.r.wrap.b32 	%r5555, %r5552, %r5553, 19;
	mov.b64 	%rd7702, {%r5555, %r5554};
	shf.l.wrap.b32 	%r5556, %r5552, %r5553, 3;
	shf.l.wrap.b32 	%r5557, %r5553, %r5552, 3;
	mov.b64 	%rd7703, {%r5557, %r5556};
	shr.u64 	%rd7704, %rd7688, 6;
	xor.b64  	%rd7705, %rd7702, %rd7704;
	xor.b64  	%rd7706, %rd7705, %rd7703;
	shf.r.wrap.b32 	%r5558, %r5167, %r5166, 1;
	shf.r.wrap.b32 	%r5559, %r5166, %r5167, 1;
	mov.b64 	%rd7707, {%r5559, %r5558};
	shf.r.wrap.b32 	%r5560, %r5167, %r5166, 8;
	shf.r.wrap.b32 	%r5561, %r5166, %r5167, 8;
	mov.b64 	%rd7708, {%r5561, %r5560};
	shr.u64 	%rd7709, %rd7135, 7;
	xor.b64  	%rd7710, %rd7707, %rd7709;
	xor.b64  	%rd7711, %rd7710, %rd7708;
	add.s64 	%rd7712, %rd7623, %rd7122;
	add.s64 	%rd7713, %rd7712, %rd7706;
	add.s64 	%rd7714, %rd7713, %rd7711;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5562,%dummy}, %rd7701;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5563}, %rd7701;
	}
	shf.r.wrap.b32 	%r5564, %r5563, %r5562, 19;
	shf.r.wrap.b32 	%r5565, %r5562, %r5563, 19;
	mov.b64 	%rd7715, {%r5565, %r5564};
	shf.l.wrap.b32 	%r5566, %r5562, %r5563, 3;
	shf.l.wrap.b32 	%r5567, %r5563, %r5562, 3;
	mov.b64 	%rd7716, {%r5567, %r5566};
	shr.u64 	%rd7717, %rd7701, 6;
	xor.b64  	%rd7718, %rd7715, %rd7717;
	xor.b64  	%rd7719, %rd7718, %rd7716;
	shf.r.wrap.b32 	%r5568, %r5433, %r5432, 1;
	shf.r.wrap.b32 	%r5569, %r5432, %r5433, 1;
	mov.b64 	%rd7720, {%r5569, %r5568};
	shf.r.wrap.b32 	%r5570, %r5433, %r5432, 8;
	shf.r.wrap.b32 	%r5571, %r5432, %r5433, 8;
	mov.b64 	%rd7721, {%r5571, %r5570};
	shr.u64 	%rd7722, %rd7148, 7;
	xor.b64  	%rd7723, %rd7720, %rd7722;
	xor.b64  	%rd7724, %rd7723, %rd7721;
	add.s64 	%rd7725, %rd7636, %rd7135;
	add.s64 	%rd7726, %rd7725, %rd7719;
	add.s64 	%rd7727, %rd7726, %rd7724;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5572,%dummy}, %rd7714;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5573}, %rd7714;
	}
	shf.r.wrap.b32 	%r5574, %r5573, %r5572, 19;
	shf.r.wrap.b32 	%r5575, %r5572, %r5573, 19;
	mov.b64 	%rd7728, {%r5575, %r5574};
	shf.l.wrap.b32 	%r5576, %r5572, %r5573, 3;
	shf.l.wrap.b32 	%r5577, %r5573, %r5572, 3;
	mov.b64 	%rd7729, {%r5577, %r5576};
	shr.u64 	%rd7730, %rd7714, 6;
	xor.b64  	%rd7731, %rd7728, %rd7730;
	xor.b64  	%rd7732, %rd7731, %rd7729;
	shf.r.wrap.b32 	%r5578, %r5443, %r5442, 1;
	shf.r.wrap.b32 	%r5579, %r5442, %r5443, 1;
	mov.b64 	%rd7733, {%r5579, %r5578};
	shf.r.wrap.b32 	%r5580, %r5443, %r5442, 8;
	shf.r.wrap.b32 	%r5581, %r5442, %r5443, 8;
	mov.b64 	%rd7734, {%r5581, %r5580};
	shr.u64 	%rd7735, %rd7161, 7;
	xor.b64  	%rd7736, %rd7733, %rd7735;
	xor.b64  	%rd7737, %rd7736, %rd7734;
	add.s64 	%rd7738, %rd7649, %rd7148;
	add.s64 	%rd7739, %rd7738, %rd7732;
	add.s64 	%rd7740, %rd7739, %rd7737;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5582,%dummy}, %rd7727;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5583}, %rd7727;
	}
	shf.r.wrap.b32 	%r5584, %r5583, %r5582, 19;
	shf.r.wrap.b32 	%r5585, %r5582, %r5583, 19;
	mov.b64 	%rd7741, {%r5585, %r5584};
	shf.l.wrap.b32 	%r5586, %r5582, %r5583, 3;
	shf.l.wrap.b32 	%r5587, %r5583, %r5582, 3;
	mov.b64 	%rd7742, {%r5587, %r5586};
	shr.u64 	%rd7743, %rd7727, 6;
	xor.b64  	%rd7744, %rd7741, %rd7743;
	xor.b64  	%rd7745, %rd7744, %rd7742;
	shf.r.wrap.b32 	%r5588, %r5453, %r5452, 1;
	shf.r.wrap.b32 	%r5589, %r5452, %r5453, 1;
	mov.b64 	%rd7746, {%r5589, %r5588};
	shf.r.wrap.b32 	%r5590, %r5453, %r5452, 8;
	shf.r.wrap.b32 	%r5591, %r5452, %r5453, 8;
	mov.b64 	%rd7747, {%r5591, %r5590};
	shr.u64 	%rd7748, %rd7558, 7;
	xor.b64  	%rd7749, %rd7746, %rd7748;
	xor.b64  	%rd7750, %rd7749, %rd7747;
	add.s64 	%rd7751, %rd7662, %rd7161;
	add.s64 	%rd7752, %rd7751, %rd7745;
	add.s64 	%rd7753, %rd7752, %rd7750;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5592,%dummy}, %rd7534;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5593}, %rd7534;
	}
	shf.r.wrap.b32 	%r5594, %r5593, %r5592, 14;
	shf.r.wrap.b32 	%r5595, %r5592, %r5593, 14;
	mov.b64 	%rd7754, {%r5595, %r5594};
	shf.r.wrap.b32 	%r5596, %r5593, %r5592, 18;
	shf.r.wrap.b32 	%r5597, %r5592, %r5593, 18;
	mov.b64 	%rd7755, {%r5597, %r5596};
	xor.b64  	%rd7756, %rd7755, %rd7754;
	shf.l.wrap.b32 	%r5598, %r5592, %r5593, 23;
	shf.l.wrap.b32 	%r5599, %r5593, %r5592, 23;
	mov.b64 	%rd7757, {%r5599, %r5598};
	xor.b64  	%rd7758, %rd7756, %rd7757;
	xor.b64  	%rd7759, %rd7510, %rd7486;
	and.b64  	%rd7760, %rd7759, %rd7534;
	xor.b64  	%rd7761, %rd7760, %rd7486;
	add.s64 	%rd7762, %rd7761, %rd7462;
	add.s64 	%rd7763, %rd7762, %rd7558;
	add.s64 	%rd7764, %rd7763, %rd52;
	add.s64 	%rd7765, %rd7764, %rd7758;
	add.s64 	%rd7766, %rd7765, %rd7473;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5600,%dummy}, %rd7545;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5601}, %rd7545;
	}
	shf.r.wrap.b32 	%r5602, %r5601, %r5600, 28;
	shf.r.wrap.b32 	%r5603, %r5600, %r5601, 28;
	mov.b64 	%rd7767, {%r5603, %r5602};
	shf.l.wrap.b32 	%r5604, %r5600, %r5601, 30;
	shf.l.wrap.b32 	%r5605, %r5601, %r5600, 30;
	mov.b64 	%rd7768, {%r5605, %r5604};
	xor.b64  	%rd7769, %rd7768, %rd7767;
	shf.l.wrap.b32 	%r5606, %r5600, %r5601, 25;
	shf.l.wrap.b32 	%r5607, %r5601, %r5600, 25;
	mov.b64 	%rd7770, {%r5607, %r5606};
	xor.b64  	%rd7771, %rd7769, %rd7770;
	xor.b64  	%rd7772, %rd7545, %rd7497;
	xor.b64  	%rd7773, %rd7545, %rd7521;
	and.b64  	%rd7774, %rd7773, %rd7772;
	xor.b64  	%rd7775, %rd7774, %rd7545;
	add.s64 	%rd7776, %rd7765, %rd7775;
	add.s64 	%rd7777, %rd7776, %rd7771;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5608,%dummy}, %rd7766;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5609}, %rd7766;
	}
	shf.r.wrap.b32 	%r5610, %r5609, %r5608, 14;
	shf.r.wrap.b32 	%r5611, %r5608, %r5609, 14;
	mov.b64 	%rd7778, {%r5611, %r5610};
	shf.r.wrap.b32 	%r5612, %r5609, %r5608, 18;
	shf.r.wrap.b32 	%r5613, %r5608, %r5609, 18;
	mov.b64 	%rd7779, {%r5613, %r5612};
	xor.b64  	%rd7780, %rd7779, %rd7778;
	shf.l.wrap.b32 	%r5614, %r5608, %r5609, 23;
	shf.l.wrap.b32 	%r5615, %r5609, %r5608, 23;
	mov.b64 	%rd7781, {%r5615, %r5614};
	xor.b64  	%rd7782, %rd7780, %rd7781;
	xor.b64  	%rd7783, %rd7534, %rd7510;
	and.b64  	%rd7784, %rd7766, %rd7783;
	xor.b64  	%rd7785, %rd7784, %rd7510;
	add.s64 	%rd7786, %rd7571, %rd7486;
	add.s64 	%rd7787, %rd7786, %rd53;
	add.s64 	%rd7788, %rd7787, %rd7785;
	add.s64 	%rd7789, %rd7788, %rd7782;
	add.s64 	%rd7790, %rd7789, %rd7497;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5616,%dummy}, %rd7777;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5617}, %rd7777;
	}
	shf.r.wrap.b32 	%r5618, %r5617, %r5616, 28;
	shf.r.wrap.b32 	%r5619, %r5616, %r5617, 28;
	mov.b64 	%rd7791, {%r5619, %r5618};
	shf.l.wrap.b32 	%r5620, %r5616, %r5617, 30;
	shf.l.wrap.b32 	%r5621, %r5617, %r5616, 30;
	mov.b64 	%rd7792, {%r5621, %r5620};
	xor.b64  	%rd7793, %rd7792, %rd7791;
	shf.l.wrap.b32 	%r5622, %r5616, %r5617, 25;
	shf.l.wrap.b32 	%r5623, %r5617, %r5616, 25;
	mov.b64 	%rd7794, {%r5623, %r5622};
	xor.b64  	%rd7795, %rd7793, %rd7794;
	xor.b64  	%rd7796, %rd7777, %rd7521;
	xor.b64  	%rd7797, %rd7777, %rd7545;
	and.b64  	%rd7798, %rd7797, %rd7796;
	xor.b64  	%rd7799, %rd7798, %rd7777;
	add.s64 	%rd7800, %rd7789, %rd7799;
	add.s64 	%rd7801, %rd7800, %rd7795;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5624,%dummy}, %rd7790;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5625}, %rd7790;
	}
	shf.r.wrap.b32 	%r5626, %r5625, %r5624, 14;
	shf.r.wrap.b32 	%r5627, %r5624, %r5625, 14;
	mov.b64 	%rd7802, {%r5627, %r5626};
	shf.r.wrap.b32 	%r5628, %r5625, %r5624, 18;
	shf.r.wrap.b32 	%r5629, %r5624, %r5625, 18;
	mov.b64 	%rd7803, {%r5629, %r5628};
	xor.b64  	%rd7804, %rd7803, %rd7802;
	shf.l.wrap.b32 	%r5630, %r5624, %r5625, 23;
	shf.l.wrap.b32 	%r5631, %r5625, %r5624, 23;
	mov.b64 	%rd7805, {%r5631, %r5630};
	xor.b64  	%rd7806, %rd7804, %rd7805;
	xor.b64  	%rd7807, %rd7766, %rd7534;
	and.b64  	%rd7808, %rd7790, %rd7807;
	xor.b64  	%rd7809, %rd7808, %rd7534;
	add.s64 	%rd7810, %rd7584, %rd7510;
	add.s64 	%rd7811, %rd7810, %rd54;
	add.s64 	%rd7812, %rd7811, %rd7809;
	add.s64 	%rd7813, %rd7812, %rd7806;
	add.s64 	%rd7814, %rd7813, %rd7521;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5632,%dummy}, %rd7801;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5633}, %rd7801;
	}
	shf.r.wrap.b32 	%r5634, %r5633, %r5632, 28;
	shf.r.wrap.b32 	%r5635, %r5632, %r5633, 28;
	mov.b64 	%rd7815, {%r5635, %r5634};
	shf.l.wrap.b32 	%r5636, %r5632, %r5633, 30;
	shf.l.wrap.b32 	%r5637, %r5633, %r5632, 30;
	mov.b64 	%rd7816, {%r5637, %r5636};
	xor.b64  	%rd7817, %rd7816, %rd7815;
	shf.l.wrap.b32 	%r5638, %r5632, %r5633, 25;
	shf.l.wrap.b32 	%r5639, %r5633, %r5632, 25;
	mov.b64 	%rd7818, {%r5639, %r5638};
	xor.b64  	%rd7819, %rd7817, %rd7818;
	xor.b64  	%rd7820, %rd7801, %rd7545;
	xor.b64  	%rd7821, %rd7801, %rd7777;
	and.b64  	%rd7822, %rd7821, %rd7820;
	xor.b64  	%rd7823, %rd7822, %rd7801;
	add.s64 	%rd7824, %rd7813, %rd7823;
	add.s64 	%rd7825, %rd7824, %rd7819;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5640,%dummy}, %rd7814;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5641}, %rd7814;
	}
	shf.r.wrap.b32 	%r5642, %r5641, %r5640, 14;
	shf.r.wrap.b32 	%r5643, %r5640, %r5641, 14;
	mov.b64 	%rd7826, {%r5643, %r5642};
	shf.r.wrap.b32 	%r5644, %r5641, %r5640, 18;
	shf.r.wrap.b32 	%r5645, %r5640, %r5641, 18;
	mov.b64 	%rd7827, {%r5645, %r5644};
	xor.b64  	%rd7828, %rd7827, %rd7826;
	shf.l.wrap.b32 	%r5646, %r5640, %r5641, 23;
	shf.l.wrap.b32 	%r5647, %r5641, %r5640, 23;
	mov.b64 	%rd7829, {%r5647, %r5646};
	xor.b64  	%rd7830, %rd7828, %rd7829;
	xor.b64  	%rd7831, %rd7790, %rd7766;
	and.b64  	%rd7832, %rd7814, %rd7831;
	xor.b64  	%rd7833, %rd7832, %rd7766;
	add.s64 	%rd7834, %rd7597, %rd7534;
	add.s64 	%rd7835, %rd7834, %rd55;
	add.s64 	%rd7836, %rd7835, %rd7833;
	add.s64 	%rd7837, %rd7836, %rd7830;
	add.s64 	%rd7838, %rd7837, %rd7545;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5648,%dummy}, %rd7825;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5649}, %rd7825;
	}
	shf.r.wrap.b32 	%r5650, %r5649, %r5648, 28;
	shf.r.wrap.b32 	%r5651, %r5648, %r5649, 28;
	mov.b64 	%rd7839, {%r5651, %r5650};
	shf.l.wrap.b32 	%r5652, %r5648, %r5649, 30;
	shf.l.wrap.b32 	%r5653, %r5649, %r5648, 30;
	mov.b64 	%rd7840, {%r5653, %r5652};
	xor.b64  	%rd7841, %rd7840, %rd7839;
	shf.l.wrap.b32 	%r5654, %r5648, %r5649, 25;
	shf.l.wrap.b32 	%r5655, %r5649, %r5648, 25;
	mov.b64 	%rd7842, {%r5655, %r5654};
	xor.b64  	%rd7843, %rd7841, %rd7842;
	xor.b64  	%rd7844, %rd7825, %rd7777;
	xor.b64  	%rd7845, %rd7825, %rd7801;
	and.b64  	%rd7846, %rd7845, %rd7844;
	xor.b64  	%rd7847, %rd7846, %rd7825;
	add.s64 	%rd7848, %rd7837, %rd7847;
	add.s64 	%rd7849, %rd7848, %rd7843;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5656,%dummy}, %rd7838;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5657}, %rd7838;
	}
	shf.r.wrap.b32 	%r5658, %r5657, %r5656, 14;
	shf.r.wrap.b32 	%r5659, %r5656, %r5657, 14;
	mov.b64 	%rd7850, {%r5659, %r5658};
	shf.r.wrap.b32 	%r5660, %r5657, %r5656, 18;
	shf.r.wrap.b32 	%r5661, %r5656, %r5657, 18;
	mov.b64 	%rd7851, {%r5661, %r5660};
	xor.b64  	%rd7852, %rd7851, %rd7850;
	shf.l.wrap.b32 	%r5662, %r5656, %r5657, 23;
	shf.l.wrap.b32 	%r5663, %r5657, %r5656, 23;
	mov.b64 	%rd7853, {%r5663, %r5662};
	xor.b64  	%rd7854, %rd7852, %rd7853;
	xor.b64  	%rd7855, %rd7814, %rd7790;
	and.b64  	%rd7856, %rd7838, %rd7855;
	xor.b64  	%rd7857, %rd7856, %rd7790;
	add.s64 	%rd7858, %rd7766, %rd7610;
	add.s64 	%rd7859, %rd7858, %rd56;
	add.s64 	%rd7860, %rd7859, %rd7857;
	add.s64 	%rd7861, %rd7860, %rd7854;
	add.s64 	%rd7862, %rd7861, %rd7777;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5664,%dummy}, %rd7849;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5665}, %rd7849;
	}
	shf.r.wrap.b32 	%r5666, %r5665, %r5664, 28;
	shf.r.wrap.b32 	%r5667, %r5664, %r5665, 28;
	mov.b64 	%rd7863, {%r5667, %r5666};
	shf.l.wrap.b32 	%r5668, %r5664, %r5665, 30;
	shf.l.wrap.b32 	%r5669, %r5665, %r5664, 30;
	mov.b64 	%rd7864, {%r5669, %r5668};
	xor.b64  	%rd7865, %rd7864, %rd7863;
	shf.l.wrap.b32 	%r5670, %r5664, %r5665, 25;
	shf.l.wrap.b32 	%r5671, %r5665, %r5664, 25;
	mov.b64 	%rd7866, {%r5671, %r5670};
	xor.b64  	%rd7867, %rd7865, %rd7866;
	xor.b64  	%rd7868, %rd7849, %rd7801;
	xor.b64  	%rd7869, %rd7849, %rd7825;
	and.b64  	%rd7870, %rd7869, %rd7868;
	xor.b64  	%rd7871, %rd7870, %rd7849;
	add.s64 	%rd7872, %rd7861, %rd7871;
	add.s64 	%rd7873, %rd7872, %rd7867;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5672,%dummy}, %rd7862;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5673}, %rd7862;
	}
	shf.r.wrap.b32 	%r5674, %r5673, %r5672, 14;
	shf.r.wrap.b32 	%r5675, %r5672, %r5673, 14;
	mov.b64 	%rd7874, {%r5675, %r5674};
	shf.r.wrap.b32 	%r5676, %r5673, %r5672, 18;
	shf.r.wrap.b32 	%r5677, %r5672, %r5673, 18;
	mov.b64 	%rd7875, {%r5677, %r5676};
	xor.b64  	%rd7876, %rd7875, %rd7874;
	shf.l.wrap.b32 	%r5678, %r5672, %r5673, 23;
	shf.l.wrap.b32 	%r5679, %r5673, %r5672, 23;
	mov.b64 	%rd7877, {%r5679, %r5678};
	xor.b64  	%rd7878, %rd7876, %rd7877;
	xor.b64  	%rd7879, %rd7838, %rd7814;
	and.b64  	%rd7880, %rd7862, %rd7879;
	xor.b64  	%rd7881, %rd7880, %rd7814;
	add.s64 	%rd7882, %rd7790, %rd7623;
	add.s64 	%rd7883, %rd7882, %rd57;
	add.s64 	%rd7884, %rd7883, %rd7881;
	add.s64 	%rd7885, %rd7884, %rd7878;
	add.s64 	%rd7886, %rd7885, %rd7801;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5680,%dummy}, %rd7873;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5681}, %rd7873;
	}
	shf.r.wrap.b32 	%r5682, %r5681, %r5680, 28;
	shf.r.wrap.b32 	%r5683, %r5680, %r5681, 28;
	mov.b64 	%rd7887, {%r5683, %r5682};
	shf.l.wrap.b32 	%r5684, %r5680, %r5681, 30;
	shf.l.wrap.b32 	%r5685, %r5681, %r5680, 30;
	mov.b64 	%rd7888, {%r5685, %r5684};
	xor.b64  	%rd7889, %rd7888, %rd7887;
	shf.l.wrap.b32 	%r5686, %r5680, %r5681, 25;
	shf.l.wrap.b32 	%r5687, %r5681, %r5680, 25;
	mov.b64 	%rd7890, {%r5687, %r5686};
	xor.b64  	%rd7891, %rd7889, %rd7890;
	xor.b64  	%rd7892, %rd7873, %rd7825;
	xor.b64  	%rd7893, %rd7873, %rd7849;
	and.b64  	%rd7894, %rd7893, %rd7892;
	xor.b64  	%rd7895, %rd7894, %rd7873;
	add.s64 	%rd7896, %rd7885, %rd7895;
	add.s64 	%rd7897, %rd7896, %rd7891;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5688,%dummy}, %rd7886;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5689}, %rd7886;
	}
	shf.r.wrap.b32 	%r5690, %r5689, %r5688, 14;
	shf.r.wrap.b32 	%r5691, %r5688, %r5689, 14;
	mov.b64 	%rd7898, {%r5691, %r5690};
	shf.r.wrap.b32 	%r5692, %r5689, %r5688, 18;
	shf.r.wrap.b32 	%r5693, %r5688, %r5689, 18;
	mov.b64 	%rd7899, {%r5693, %r5692};
	xor.b64  	%rd7900, %rd7899, %rd7898;
	shf.l.wrap.b32 	%r5694, %r5688, %r5689, 23;
	shf.l.wrap.b32 	%r5695, %r5689, %r5688, 23;
	mov.b64 	%rd7901, {%r5695, %r5694};
	xor.b64  	%rd7902, %rd7900, %rd7901;
	xor.b64  	%rd7903, %rd7862, %rd7838;
	and.b64  	%rd7904, %rd7886, %rd7903;
	xor.b64  	%rd7905, %rd7904, %rd7838;
	add.s64 	%rd7906, %rd7814, %rd7636;
	add.s64 	%rd7907, %rd7906, %rd58;
	add.s64 	%rd7908, %rd7907, %rd7905;
	add.s64 	%rd7909, %rd7908, %rd7902;
	add.s64 	%rd7910, %rd7909, %rd7825;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5696,%dummy}, %rd7897;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5697}, %rd7897;
	}
	shf.r.wrap.b32 	%r5698, %r5697, %r5696, 28;
	shf.r.wrap.b32 	%r5699, %r5696, %r5697, 28;
	mov.b64 	%rd7911, {%r5699, %r5698};
	shf.l.wrap.b32 	%r5700, %r5696, %r5697, 30;
	shf.l.wrap.b32 	%r5701, %r5697, %r5696, 30;
	mov.b64 	%rd7912, {%r5701, %r5700};
	xor.b64  	%rd7913, %rd7912, %rd7911;
	shf.l.wrap.b32 	%r5702, %r5696, %r5697, 25;
	shf.l.wrap.b32 	%r5703, %r5697, %r5696, 25;
	mov.b64 	%rd7914, {%r5703, %r5702};
	xor.b64  	%rd7915, %rd7913, %rd7914;
	xor.b64  	%rd7916, %rd7897, %rd7849;
	xor.b64  	%rd7917, %rd7897, %rd7873;
	and.b64  	%rd7918, %rd7917, %rd7916;
	xor.b64  	%rd7919, %rd7918, %rd7897;
	add.s64 	%rd7920, %rd7909, %rd7919;
	add.s64 	%rd7921, %rd7920, %rd7915;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5704,%dummy}, %rd7910;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5705}, %rd7910;
	}
	shf.r.wrap.b32 	%r5706, %r5705, %r5704, 14;
	shf.r.wrap.b32 	%r5707, %r5704, %r5705, 14;
	mov.b64 	%rd7922, {%r5707, %r5706};
	shf.r.wrap.b32 	%r5708, %r5705, %r5704, 18;
	shf.r.wrap.b32 	%r5709, %r5704, %r5705, 18;
	mov.b64 	%rd7923, {%r5709, %r5708};
	xor.b64  	%rd7924, %rd7923, %rd7922;
	shf.l.wrap.b32 	%r5710, %r5704, %r5705, 23;
	shf.l.wrap.b32 	%r5711, %r5705, %r5704, 23;
	mov.b64 	%rd7925, {%r5711, %r5710};
	xor.b64  	%rd7926, %rd7924, %rd7925;
	xor.b64  	%rd7927, %rd7886, %rd7862;
	and.b64  	%rd7928, %rd7910, %rd7927;
	xor.b64  	%rd7929, %rd7928, %rd7862;
	add.s64 	%rd7930, %rd7838, %rd7649;
	add.s64 	%rd7931, %rd7930, %rd59;
	add.s64 	%rd7932, %rd7931, %rd7929;
	add.s64 	%rd7933, %rd7932, %rd7926;
	add.s64 	%rd7934, %rd7933, %rd7849;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5712,%dummy}, %rd7921;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5713}, %rd7921;
	}
	shf.r.wrap.b32 	%r5714, %r5713, %r5712, 28;
	shf.r.wrap.b32 	%r5715, %r5712, %r5713, 28;
	mov.b64 	%rd7935, {%r5715, %r5714};
	shf.l.wrap.b32 	%r5716, %r5712, %r5713, 30;
	shf.l.wrap.b32 	%r5717, %r5713, %r5712, 30;
	mov.b64 	%rd7936, {%r5717, %r5716};
	xor.b64  	%rd7937, %rd7936, %rd7935;
	shf.l.wrap.b32 	%r5718, %r5712, %r5713, 25;
	shf.l.wrap.b32 	%r5719, %r5713, %r5712, 25;
	mov.b64 	%rd7938, {%r5719, %r5718};
	xor.b64  	%rd7939, %rd7937, %rd7938;
	xor.b64  	%rd7940, %rd7921, %rd7873;
	xor.b64  	%rd7941, %rd7921, %rd7897;
	and.b64  	%rd7942, %rd7941, %rd7940;
	xor.b64  	%rd7943, %rd7942, %rd7921;
	add.s64 	%rd7944, %rd7933, %rd7943;
	add.s64 	%rd7945, %rd7944, %rd7939;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5720,%dummy}, %rd7934;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5721}, %rd7934;
	}
	shf.r.wrap.b32 	%r5722, %r5721, %r5720, 14;
	shf.r.wrap.b32 	%r5723, %r5720, %r5721, 14;
	mov.b64 	%rd7946, {%r5723, %r5722};
	shf.r.wrap.b32 	%r5724, %r5721, %r5720, 18;
	shf.r.wrap.b32 	%r5725, %r5720, %r5721, 18;
	mov.b64 	%rd7947, {%r5725, %r5724};
	xor.b64  	%rd7948, %rd7947, %rd7946;
	shf.l.wrap.b32 	%r5726, %r5720, %r5721, 23;
	shf.l.wrap.b32 	%r5727, %r5721, %r5720, 23;
	mov.b64 	%rd7949, {%r5727, %r5726};
	xor.b64  	%rd7950, %rd7948, %rd7949;
	xor.b64  	%rd7951, %rd7910, %rd7886;
	and.b64  	%rd7952, %rd7934, %rd7951;
	xor.b64  	%rd7953, %rd7952, %rd7886;
	add.s64 	%rd7954, %rd7862, %rd7662;
	add.s64 	%rd7955, %rd7954, %rd60;
	add.s64 	%rd7956, %rd7955, %rd7953;
	add.s64 	%rd7957, %rd7956, %rd7950;
	add.s64 	%rd7958, %rd7957, %rd7873;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5728,%dummy}, %rd7945;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5729}, %rd7945;
	}
	shf.r.wrap.b32 	%r5730, %r5729, %r5728, 28;
	shf.r.wrap.b32 	%r5731, %r5728, %r5729, 28;
	mov.b64 	%rd7959, {%r5731, %r5730};
	shf.l.wrap.b32 	%r5732, %r5728, %r5729, 30;
	shf.l.wrap.b32 	%r5733, %r5729, %r5728, 30;
	mov.b64 	%rd7960, {%r5733, %r5732};
	xor.b64  	%rd7961, %rd7960, %rd7959;
	shf.l.wrap.b32 	%r5734, %r5728, %r5729, 25;
	shf.l.wrap.b32 	%r5735, %r5729, %r5728, 25;
	mov.b64 	%rd7962, {%r5735, %r5734};
	xor.b64  	%rd7963, %rd7961, %rd7962;
	xor.b64  	%rd7964, %rd7945, %rd7897;
	xor.b64  	%rd7965, %rd7945, %rd7921;
	and.b64  	%rd7966, %rd7965, %rd7964;
	xor.b64  	%rd7967, %rd7966, %rd7945;
	add.s64 	%rd7968, %rd7957, %rd7967;
	add.s64 	%rd7969, %rd7968, %rd7963;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5736,%dummy}, %rd7958;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5737}, %rd7958;
	}
	shf.r.wrap.b32 	%r5738, %r5737, %r5736, 14;
	shf.r.wrap.b32 	%r5739, %r5736, %r5737, 14;
	mov.b64 	%rd7970, {%r5739, %r5738};
	shf.r.wrap.b32 	%r5740, %r5737, %r5736, 18;
	shf.r.wrap.b32 	%r5741, %r5736, %r5737, 18;
	mov.b64 	%rd7971, {%r5741, %r5740};
	xor.b64  	%rd7972, %rd7971, %rd7970;
	shf.l.wrap.b32 	%r5742, %r5736, %r5737, 23;
	shf.l.wrap.b32 	%r5743, %r5737, %r5736, 23;
	mov.b64 	%rd7973, {%r5743, %r5742};
	xor.b64  	%rd7974, %rd7972, %rd7973;
	xor.b64  	%rd7975, %rd7934, %rd7910;
	and.b64  	%rd7976, %rd7958, %rd7975;
	xor.b64  	%rd7977, %rd7976, %rd7910;
	add.s64 	%rd7978, %rd7886, %rd7675;
	add.s64 	%rd7979, %rd7978, %rd61;
	add.s64 	%rd7980, %rd7979, %rd7977;
	add.s64 	%rd7981, %rd7980, %rd7974;
	add.s64 	%rd7982, %rd7981, %rd7897;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5744,%dummy}, %rd7969;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5745}, %rd7969;
	}
	shf.r.wrap.b32 	%r5746, %r5745, %r5744, 28;
	shf.r.wrap.b32 	%r5747, %r5744, %r5745, 28;
	mov.b64 	%rd7983, {%r5747, %r5746};
	shf.l.wrap.b32 	%r5748, %r5744, %r5745, 30;
	shf.l.wrap.b32 	%r5749, %r5745, %r5744, 30;
	mov.b64 	%rd7984, {%r5749, %r5748};
	xor.b64  	%rd7985, %rd7984, %rd7983;
	shf.l.wrap.b32 	%r5750, %r5744, %r5745, 25;
	shf.l.wrap.b32 	%r5751, %r5745, %r5744, 25;
	mov.b64 	%rd7986, {%r5751, %r5750};
	xor.b64  	%rd7987, %rd7985, %rd7986;
	xor.b64  	%rd7988, %rd7969, %rd7921;
	xor.b64  	%rd7989, %rd7969, %rd7945;
	and.b64  	%rd7990, %rd7989, %rd7988;
	xor.b64  	%rd7991, %rd7990, %rd7969;
	add.s64 	%rd7992, %rd7981, %rd7991;
	add.s64 	%rd7993, %rd7992, %rd7987;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5752,%dummy}, %rd7982;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5753}, %rd7982;
	}
	shf.r.wrap.b32 	%r5754, %r5753, %r5752, 14;
	shf.r.wrap.b32 	%r5755, %r5752, %r5753, 14;
	mov.b64 	%rd7994, {%r5755, %r5754};
	shf.r.wrap.b32 	%r5756, %r5753, %r5752, 18;
	shf.r.wrap.b32 	%r5757, %r5752, %r5753, 18;
	mov.b64 	%rd7995, {%r5757, %r5756};
	xor.b64  	%rd7996, %rd7995, %rd7994;
	shf.l.wrap.b32 	%r5758, %r5752, %r5753, 23;
	shf.l.wrap.b32 	%r5759, %r5753, %r5752, 23;
	mov.b64 	%rd7997, {%r5759, %r5758};
	xor.b64  	%rd7998, %rd7996, %rd7997;
	xor.b64  	%rd7999, %rd7958, %rd7934;
	and.b64  	%rd8000, %rd7982, %rd7999;
	xor.b64  	%rd8001, %rd8000, %rd7934;
	add.s64 	%rd8002, %rd7910, %rd7688;
	add.s64 	%rd8003, %rd8002, %rd62;
	add.s64 	%rd8004, %rd8003, %rd8001;
	add.s64 	%rd8005, %rd8004, %rd7998;
	add.s64 	%rd8006, %rd8005, %rd7921;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5760,%dummy}, %rd7993;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5761}, %rd7993;
	}
	shf.r.wrap.b32 	%r5762, %r5761, %r5760, 28;
	shf.r.wrap.b32 	%r5763, %r5760, %r5761, 28;
	mov.b64 	%rd8007, {%r5763, %r5762};
	shf.l.wrap.b32 	%r5764, %r5760, %r5761, 30;
	shf.l.wrap.b32 	%r5765, %r5761, %r5760, 30;
	mov.b64 	%rd8008, {%r5765, %r5764};
	xor.b64  	%rd8009, %rd8008, %rd8007;
	shf.l.wrap.b32 	%r5766, %r5760, %r5761, 25;
	shf.l.wrap.b32 	%r5767, %r5761, %r5760, 25;
	mov.b64 	%rd8010, {%r5767, %r5766};
	xor.b64  	%rd8011, %rd8009, %rd8010;
	xor.b64  	%rd8012, %rd7993, %rd7945;
	xor.b64  	%rd8013, %rd7993, %rd7969;
	and.b64  	%rd8014, %rd8013, %rd8012;
	xor.b64  	%rd8015, %rd8014, %rd7993;
	add.s64 	%rd8016, %rd8005, %rd8015;
	add.s64 	%rd8017, %rd8016, %rd8011;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5768,%dummy}, %rd8006;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5769}, %rd8006;
	}
	shf.r.wrap.b32 	%r5770, %r5769, %r5768, 14;
	shf.r.wrap.b32 	%r5771, %r5768, %r5769, 14;
	mov.b64 	%rd8018, {%r5771, %r5770};
	shf.r.wrap.b32 	%r5772, %r5769, %r5768, 18;
	shf.r.wrap.b32 	%r5773, %r5768, %r5769, 18;
	mov.b64 	%rd8019, {%r5773, %r5772};
	xor.b64  	%rd8020, %rd8019, %rd8018;
	shf.l.wrap.b32 	%r5774, %r5768, %r5769, 23;
	shf.l.wrap.b32 	%r5775, %r5769, %r5768, 23;
	mov.b64 	%rd8021, {%r5775, %r5774};
	xor.b64  	%rd8022, %rd8020, %rd8021;
	xor.b64  	%rd8023, %rd7982, %rd7958;
	and.b64  	%rd8024, %rd8006, %rd8023;
	xor.b64  	%rd8025, %rd8024, %rd7958;
	add.s64 	%rd8026, %rd7934, %rd7701;
	add.s64 	%rd8027, %rd8026, %rd63;
	add.s64 	%rd8028, %rd8027, %rd8025;
	add.s64 	%rd8029, %rd8028, %rd8022;
	add.s64 	%rd8030, %rd8029, %rd7945;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5776,%dummy}, %rd8017;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5777}, %rd8017;
	}
	shf.r.wrap.b32 	%r5778, %r5777, %r5776, 28;
	shf.r.wrap.b32 	%r5779, %r5776, %r5777, 28;
	mov.b64 	%rd8031, {%r5779, %r5778};
	shf.l.wrap.b32 	%r5780, %r5776, %r5777, 30;
	shf.l.wrap.b32 	%r5781, %r5777, %r5776, 30;
	mov.b64 	%rd8032, {%r5781, %r5780};
	xor.b64  	%rd8033, %rd8032, %rd8031;
	shf.l.wrap.b32 	%r5782, %r5776, %r5777, 25;
	shf.l.wrap.b32 	%r5783, %r5777, %r5776, 25;
	mov.b64 	%rd8034, {%r5783, %r5782};
	xor.b64  	%rd8035, %rd8033, %rd8034;
	xor.b64  	%rd8036, %rd8017, %rd7969;
	xor.b64  	%rd8037, %rd8017, %rd7993;
	and.b64  	%rd8038, %rd8037, %rd8036;
	xor.b64  	%rd8039, %rd8038, %rd8017;
	add.s64 	%rd8040, %rd8029, %rd8039;
	add.s64 	%rd8041, %rd8040, %rd8035;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5784,%dummy}, %rd8030;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5785}, %rd8030;
	}
	shf.r.wrap.b32 	%r5786, %r5785, %r5784, 14;
	shf.r.wrap.b32 	%r5787, %r5784, %r5785, 14;
	mov.b64 	%rd8042, {%r5787, %r5786};
	shf.r.wrap.b32 	%r5788, %r5785, %r5784, 18;
	shf.r.wrap.b32 	%r5789, %r5784, %r5785, 18;
	mov.b64 	%rd8043, {%r5789, %r5788};
	xor.b64  	%rd8044, %rd8043, %rd8042;
	shf.l.wrap.b32 	%r5790, %r5784, %r5785, 23;
	shf.l.wrap.b32 	%r5791, %r5785, %r5784, 23;
	mov.b64 	%rd8045, {%r5791, %r5790};
	xor.b64  	%rd8046, %rd8044, %rd8045;
	xor.b64  	%rd8047, %rd8006, %rd7982;
	and.b64  	%rd8048, %rd8030, %rd8047;
	xor.b64  	%rd8049, %rd8048, %rd7982;
	add.s64 	%rd8050, %rd7958, %rd7714;
	add.s64 	%rd8051, %rd8050, %rd64;
	add.s64 	%rd8052, %rd8051, %rd8049;
	add.s64 	%rd8053, %rd8052, %rd8046;
	add.s64 	%rd8054, %rd8053, %rd7969;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5792,%dummy}, %rd8041;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5793}, %rd8041;
	}
	shf.r.wrap.b32 	%r5794, %r5793, %r5792, 28;
	shf.r.wrap.b32 	%r5795, %r5792, %r5793, 28;
	mov.b64 	%rd8055, {%r5795, %r5794};
	shf.l.wrap.b32 	%r5796, %r5792, %r5793, 30;
	shf.l.wrap.b32 	%r5797, %r5793, %r5792, 30;
	mov.b64 	%rd8056, {%r5797, %r5796};
	xor.b64  	%rd8057, %rd8056, %rd8055;
	shf.l.wrap.b32 	%r5798, %r5792, %r5793, 25;
	shf.l.wrap.b32 	%r5799, %r5793, %r5792, 25;
	mov.b64 	%rd8058, {%r5799, %r5798};
	xor.b64  	%rd8059, %rd8057, %rd8058;
	xor.b64  	%rd8060, %rd8041, %rd7993;
	xor.b64  	%rd8061, %rd8041, %rd8017;
	and.b64  	%rd8062, %rd8061, %rd8060;
	xor.b64  	%rd8063, %rd8062, %rd8041;
	add.s64 	%rd8064, %rd8053, %rd8063;
	add.s64 	%rd8065, %rd8064, %rd8059;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5800,%dummy}, %rd8054;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5801}, %rd8054;
	}
	shf.r.wrap.b32 	%r5802, %r5801, %r5800, 14;
	shf.r.wrap.b32 	%r5803, %r5800, %r5801, 14;
	mov.b64 	%rd8066, {%r5803, %r5802};
	shf.r.wrap.b32 	%r5804, %r5801, %r5800, 18;
	shf.r.wrap.b32 	%r5805, %r5800, %r5801, 18;
	mov.b64 	%rd8067, {%r5805, %r5804};
	xor.b64  	%rd8068, %rd8067, %rd8066;
	shf.l.wrap.b32 	%r5806, %r5800, %r5801, 23;
	shf.l.wrap.b32 	%r5807, %r5801, %r5800, 23;
	mov.b64 	%rd8069, {%r5807, %r5806};
	xor.b64  	%rd8070, %rd8068, %rd8069;
	xor.b64  	%rd8071, %rd8030, %rd8006;
	and.b64  	%rd8072, %rd8054, %rd8071;
	xor.b64  	%rd8073, %rd8072, %rd8006;
	add.s64 	%rd8074, %rd7982, %rd7727;
	add.s64 	%rd8075, %rd8074, %rd65;
	add.s64 	%rd8076, %rd8075, %rd8073;
	add.s64 	%rd8077, %rd8076, %rd8070;
	add.s64 	%rd8078, %rd8077, %rd7993;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5808,%dummy}, %rd8065;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5809}, %rd8065;
	}
	shf.r.wrap.b32 	%r5810, %r5809, %r5808, 28;
	shf.r.wrap.b32 	%r5811, %r5808, %r5809, 28;
	mov.b64 	%rd8079, {%r5811, %r5810};
	shf.l.wrap.b32 	%r5812, %r5808, %r5809, 30;
	shf.l.wrap.b32 	%r5813, %r5809, %r5808, 30;
	mov.b64 	%rd8080, {%r5813, %r5812};
	xor.b64  	%rd8081, %rd8080, %rd8079;
	shf.l.wrap.b32 	%r5814, %r5808, %r5809, 25;
	shf.l.wrap.b32 	%r5815, %r5809, %r5808, 25;
	mov.b64 	%rd8082, {%r5815, %r5814};
	xor.b64  	%rd8083, %rd8081, %rd8082;
	xor.b64  	%rd8084, %rd8065, %rd8017;
	xor.b64  	%rd8085, %rd8065, %rd8041;
	and.b64  	%rd8086, %rd8085, %rd8084;
	xor.b64  	%rd8087, %rd8086, %rd8065;
	add.s64 	%rd8088, %rd8077, %rd8087;
	add.s64 	%rd8089, %rd8088, %rd8083;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5816,%dummy}, %rd8078;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5817}, %rd8078;
	}
	shf.r.wrap.b32 	%r5818, %r5817, %r5816, 14;
	shf.r.wrap.b32 	%r5819, %r5816, %r5817, 14;
	mov.b64 	%rd8090, {%r5819, %r5818};
	shf.r.wrap.b32 	%r5820, %r5817, %r5816, 18;
	shf.r.wrap.b32 	%r5821, %r5816, %r5817, 18;
	mov.b64 	%rd8091, {%r5821, %r5820};
	xor.b64  	%rd8092, %rd8091, %rd8090;
	shf.l.wrap.b32 	%r5822, %r5816, %r5817, 23;
	shf.l.wrap.b32 	%r5823, %r5817, %r5816, 23;
	mov.b64 	%rd8093, {%r5823, %r5822};
	xor.b64  	%rd8094, %rd8092, %rd8093;
	xor.b64  	%rd8095, %rd8054, %rd8030;
	and.b64  	%rd8096, %rd8078, %rd8095;
	xor.b64  	%rd8097, %rd8096, %rd8030;
	add.s64 	%rd8098, %rd8006, %rd7740;
	add.s64 	%rd8099, %rd8098, %rd66;
	add.s64 	%rd8100, %rd8099, %rd8097;
	add.s64 	%rd8101, %rd8100, %rd8094;
	add.s64 	%rd8102, %rd8101, %rd8017;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5824,%dummy}, %rd8089;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5825}, %rd8089;
	}
	shf.r.wrap.b32 	%r5826, %r5825, %r5824, 28;
	shf.r.wrap.b32 	%r5827, %r5824, %r5825, 28;
	mov.b64 	%rd8103, {%r5827, %r5826};
	shf.l.wrap.b32 	%r5828, %r5824, %r5825, 30;
	shf.l.wrap.b32 	%r5829, %r5825, %r5824, 30;
	mov.b64 	%rd8104, {%r5829, %r5828};
	xor.b64  	%rd8105, %rd8104, %rd8103;
	shf.l.wrap.b32 	%r5830, %r5824, %r5825, 25;
	shf.l.wrap.b32 	%r5831, %r5825, %r5824, 25;
	mov.b64 	%rd8106, {%r5831, %r5830};
	xor.b64  	%rd8107, %rd8105, %rd8106;
	xor.b64  	%rd8108, %rd8089, %rd8041;
	xor.b64  	%rd8109, %rd8089, %rd8065;
	and.b64  	%rd8110, %rd8109, %rd8108;
	xor.b64  	%rd8111, %rd8110, %rd8089;
	add.s64 	%rd8112, %rd8101, %rd8111;
	add.s64 	%rd8113, %rd8112, %rd8107;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5832,%dummy}, %rd8102;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5833}, %rd8102;
	}
	shf.r.wrap.b32 	%r5834, %r5833, %r5832, 14;
	shf.r.wrap.b32 	%r5835, %r5832, %r5833, 14;
	mov.b64 	%rd8114, {%r5835, %r5834};
	shf.r.wrap.b32 	%r5836, %r5833, %r5832, 18;
	shf.r.wrap.b32 	%r5837, %r5832, %r5833, 18;
	mov.b64 	%rd8115, {%r5837, %r5836};
	xor.b64  	%rd8116, %rd8115, %rd8114;
	shf.l.wrap.b32 	%r5838, %r5832, %r5833, 23;
	shf.l.wrap.b32 	%r5839, %r5833, %r5832, 23;
	mov.b64 	%rd8117, {%r5839, %r5838};
	xor.b64  	%rd8118, %rd8116, %rd8117;
	xor.b64  	%rd8119, %rd8078, %rd8054;
	and.b64  	%rd8120, %rd8102, %rd8119;
	xor.b64  	%rd8121, %rd8120, %rd8054;
	add.s64 	%rd8122, %rd8030, %rd7753;
	add.s64 	%rd8123, %rd8122, %rd67;
	add.s64 	%rd8124, %rd8123, %rd8121;
	add.s64 	%rd8125, %rd8124, %rd8118;
	add.s64 	%rd8126, %rd8125, %rd8041;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5840,%dummy}, %rd8113;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5841}, %rd8113;
	}
	shf.r.wrap.b32 	%r5842, %r5841, %r5840, 28;
	shf.r.wrap.b32 	%r5843, %r5840, %r5841, 28;
	mov.b64 	%rd8127, {%r5843, %r5842};
	shf.l.wrap.b32 	%r5844, %r5840, %r5841, 30;
	shf.l.wrap.b32 	%r5845, %r5841, %r5840, 30;
	mov.b64 	%rd8128, {%r5845, %r5844};
	xor.b64  	%rd8129, %rd8128, %rd8127;
	shf.l.wrap.b32 	%r5846, %r5840, %r5841, 25;
	shf.l.wrap.b32 	%r5847, %r5841, %r5840, 25;
	mov.b64 	%rd8130, {%r5847, %r5846};
	xor.b64  	%rd8131, %rd8129, %rd8130;
	xor.b64  	%rd8132, %rd8113, %rd8065;
	xor.b64  	%rd8133, %rd8113, %rd8089;
	and.b64  	%rd8134, %rd8133, %rd8132;
	xor.b64  	%rd8135, %rd8134, %rd8113;
	add.s64 	%rd8136, %rd8125, %rd8135;
	add.s64 	%rd8137, %rd8136, %rd8131;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5848,%dummy}, %rd7740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5849}, %rd7740;
	}
	shf.r.wrap.b32 	%r5850, %r5849, %r5848, 19;
	shf.r.wrap.b32 	%r5851, %r5848, %r5849, 19;
	mov.b64 	%rd8138, {%r5851, %r5850};
	shf.l.wrap.b32 	%r5852, %r5848, %r5849, 3;
	shf.l.wrap.b32 	%r5853, %r5849, %r5848, 3;
	mov.b64 	%rd8139, {%r5853, %r5852};
	shr.u64 	%rd8140, %rd7740, 6;
	xor.b64  	%rd8141, %rd8138, %rd8140;
	xor.b64  	%rd8142, %rd8141, %rd8139;
	shf.r.wrap.b32 	%r5854, %r5463, %r5462, 1;
	shf.r.wrap.b32 	%r5855, %r5462, %r5463, 1;
	mov.b64 	%rd8143, {%r5855, %r5854};
	shf.r.wrap.b32 	%r5856, %r5463, %r5462, 8;
	shf.r.wrap.b32 	%r5857, %r5462, %r5463, 8;
	mov.b64 	%rd8144, {%r5857, %r5856};
	shr.u64 	%rd8145, %rd7571, 7;
	xor.b64  	%rd8146, %rd8143, %rd8145;
	xor.b64  	%rd8147, %rd8146, %rd8144;
	add.s64 	%rd8148, %rd7675, %rd7558;
	add.s64 	%rd8149, %rd8148, %rd8142;
	add.s64 	%rd8150, %rd8149, %rd8147;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5858,%dummy}, %rd7753;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5859}, %rd7753;
	}
	shf.r.wrap.b32 	%r5860, %r5859, %r5858, 19;
	shf.r.wrap.b32 	%r5861, %r5858, %r5859, 19;
	mov.b64 	%rd8151, {%r5861, %r5860};
	shf.l.wrap.b32 	%r5862, %r5858, %r5859, 3;
	shf.l.wrap.b32 	%r5863, %r5859, %r5858, 3;
	mov.b64 	%rd8152, {%r5863, %r5862};
	shr.u64 	%rd8153, %rd7753, 6;
	xor.b64  	%rd8154, %rd8151, %rd8153;
	xor.b64  	%rd8155, %rd8154, %rd8152;
	shf.r.wrap.b32 	%r5864, %r5473, %r5472, 1;
	shf.r.wrap.b32 	%r5865, %r5472, %r5473, 1;
	mov.b64 	%rd8156, {%r5865, %r5864};
	shf.r.wrap.b32 	%r5866, %r5473, %r5472, 8;
	shf.r.wrap.b32 	%r5867, %r5472, %r5473, 8;
	mov.b64 	%rd8157, {%r5867, %r5866};
	shr.u64 	%rd8158, %rd7584, 7;
	xor.b64  	%rd8159, %rd8156, %rd8158;
	xor.b64  	%rd8160, %rd8159, %rd8157;
	add.s64 	%rd8161, %rd7688, %rd7571;
	add.s64 	%rd8162, %rd8161, %rd8155;
	add.s64 	%rd8163, %rd8162, %rd8160;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5868,%dummy}, %rd8150;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5869}, %rd8150;
	}
	shf.r.wrap.b32 	%r5870, %r5869, %r5868, 19;
	shf.r.wrap.b32 	%r5871, %r5868, %r5869, 19;
	mov.b64 	%rd8164, {%r5871, %r5870};
	shf.l.wrap.b32 	%r5872, %r5868, %r5869, 3;
	shf.l.wrap.b32 	%r5873, %r5869, %r5868, 3;
	mov.b64 	%rd8165, {%r5873, %r5872};
	shr.u64 	%rd8166, %rd8150, 6;
	xor.b64  	%rd8167, %rd8164, %rd8166;
	xor.b64  	%rd8168, %rd8167, %rd8165;
	shf.r.wrap.b32 	%r5874, %r5483, %r5482, 1;
	shf.r.wrap.b32 	%r5875, %r5482, %r5483, 1;
	mov.b64 	%rd8169, {%r5875, %r5874};
	shf.r.wrap.b32 	%r5876, %r5483, %r5482, 8;
	shf.r.wrap.b32 	%r5877, %r5482, %r5483, 8;
	mov.b64 	%rd8170, {%r5877, %r5876};
	shr.u64 	%rd8171, %rd7597, 7;
	xor.b64  	%rd8172, %rd8169, %rd8171;
	xor.b64  	%rd8173, %rd8172, %rd8170;
	add.s64 	%rd8174, %rd7701, %rd7584;
	add.s64 	%rd8175, %rd8174, %rd8168;
	add.s64 	%rd8176, %rd8175, %rd8173;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5878,%dummy}, %rd8163;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5879}, %rd8163;
	}
	shf.r.wrap.b32 	%r5880, %r5879, %r5878, 19;
	shf.r.wrap.b32 	%r5881, %r5878, %r5879, 19;
	mov.b64 	%rd8177, {%r5881, %r5880};
	shf.l.wrap.b32 	%r5882, %r5878, %r5879, 3;
	shf.l.wrap.b32 	%r5883, %r5879, %r5878, 3;
	mov.b64 	%rd8178, {%r5883, %r5882};
	shr.u64 	%rd8179, %rd8163, 6;
	xor.b64  	%rd8180, %rd8177, %rd8179;
	xor.b64  	%rd8181, %rd8180, %rd8178;
	shf.r.wrap.b32 	%r5884, %r5493, %r5492, 1;
	shf.r.wrap.b32 	%r5885, %r5492, %r5493, 1;
	mov.b64 	%rd8182, {%r5885, %r5884};
	shf.r.wrap.b32 	%r5886, %r5493, %r5492, 8;
	shf.r.wrap.b32 	%r5887, %r5492, %r5493, 8;
	mov.b64 	%rd8183, {%r5887, %r5886};
	shr.u64 	%rd8184, %rd7610, 7;
	xor.b64  	%rd8185, %rd8182, %rd8184;
	xor.b64  	%rd8186, %rd8185, %rd8183;
	add.s64 	%rd8187, %rd7714, %rd7597;
	add.s64 	%rd8188, %rd8187, %rd8181;
	add.s64 	%rd8189, %rd8188, %rd8186;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5888,%dummy}, %rd8176;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5889}, %rd8176;
	}
	shf.r.wrap.b32 	%r5890, %r5889, %r5888, 19;
	shf.r.wrap.b32 	%r5891, %r5888, %r5889, 19;
	mov.b64 	%rd8190, {%r5891, %r5890};
	shf.l.wrap.b32 	%r5892, %r5888, %r5889, 3;
	shf.l.wrap.b32 	%r5893, %r5889, %r5888, 3;
	mov.b64 	%rd8191, {%r5893, %r5892};
	shr.u64 	%rd8192, %rd8176, 6;
	xor.b64  	%rd8193, %rd8190, %rd8192;
	xor.b64  	%rd8194, %rd8193, %rd8191;
	shf.r.wrap.b32 	%r5894, %r5503, %r5502, 1;
	shf.r.wrap.b32 	%r5895, %r5502, %r5503, 1;
	mov.b64 	%rd8195, {%r5895, %r5894};
	shf.r.wrap.b32 	%r5896, %r5503, %r5502, 8;
	shf.r.wrap.b32 	%r5897, %r5502, %r5503, 8;
	mov.b64 	%rd8196, {%r5897, %r5896};
	shr.u64 	%rd8197, %rd7623, 7;
	xor.b64  	%rd8198, %rd8195, %rd8197;
	xor.b64  	%rd8199, %rd8198, %rd8196;
	add.s64 	%rd8200, %rd7727, %rd7610;
	add.s64 	%rd8201, %rd8200, %rd8194;
	add.s64 	%rd8202, %rd8201, %rd8199;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5898,%dummy}, %rd8189;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5899}, %rd8189;
	}
	shf.r.wrap.b32 	%r5900, %r5899, %r5898, 19;
	shf.r.wrap.b32 	%r5901, %r5898, %r5899, 19;
	mov.b64 	%rd8203, {%r5901, %r5900};
	shf.l.wrap.b32 	%r5902, %r5898, %r5899, 3;
	shf.l.wrap.b32 	%r5903, %r5899, %r5898, 3;
	mov.b64 	%rd8204, {%r5903, %r5902};
	shr.u64 	%rd8205, %rd8189, 6;
	xor.b64  	%rd8206, %rd8203, %rd8205;
	xor.b64  	%rd8207, %rd8206, %rd8204;
	shf.r.wrap.b32 	%r5904, %r5513, %r5512, 1;
	shf.r.wrap.b32 	%r5905, %r5512, %r5513, 1;
	mov.b64 	%rd8208, {%r5905, %r5904};
	shf.r.wrap.b32 	%r5906, %r5513, %r5512, 8;
	shf.r.wrap.b32 	%r5907, %r5512, %r5513, 8;
	mov.b64 	%rd8209, {%r5907, %r5906};
	shr.u64 	%rd8210, %rd7636, 7;
	xor.b64  	%rd8211, %rd8208, %rd8210;
	xor.b64  	%rd8212, %rd8211, %rd8209;
	add.s64 	%rd8213, %rd7740, %rd7623;
	add.s64 	%rd8214, %rd8213, %rd8207;
	add.s64 	%rd8215, %rd8214, %rd8212;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5908,%dummy}, %rd8202;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5909}, %rd8202;
	}
	shf.r.wrap.b32 	%r5910, %r5909, %r5908, 19;
	shf.r.wrap.b32 	%r5911, %r5908, %r5909, 19;
	mov.b64 	%rd8216, {%r5911, %r5910};
	shf.l.wrap.b32 	%r5912, %r5908, %r5909, 3;
	shf.l.wrap.b32 	%r5913, %r5909, %r5908, 3;
	mov.b64 	%rd8217, {%r5913, %r5912};
	shr.u64 	%rd8218, %rd8202, 6;
	xor.b64  	%rd8219, %rd8216, %rd8218;
	xor.b64  	%rd8220, %rd8219, %rd8217;
	shf.r.wrap.b32 	%r5914, %r5523, %r5522, 1;
	shf.r.wrap.b32 	%r5915, %r5522, %r5523, 1;
	mov.b64 	%rd8221, {%r5915, %r5914};
	shf.r.wrap.b32 	%r5916, %r5523, %r5522, 8;
	shf.r.wrap.b32 	%r5917, %r5522, %r5523, 8;
	mov.b64 	%rd8222, {%r5917, %r5916};
	shr.u64 	%rd8223, %rd7649, 7;
	xor.b64  	%rd8224, %rd8221, %rd8223;
	xor.b64  	%rd8225, %rd8224, %rd8222;
	add.s64 	%rd8226, %rd7753, %rd7636;
	add.s64 	%rd8227, %rd8226, %rd8220;
	add.s64 	%rd8228, %rd8227, %rd8225;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5918,%dummy}, %rd8215;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5919}, %rd8215;
	}
	shf.r.wrap.b32 	%r5920, %r5919, %r5918, 19;
	shf.r.wrap.b32 	%r5921, %r5918, %r5919, 19;
	mov.b64 	%rd8229, {%r5921, %r5920};
	shf.l.wrap.b32 	%r5922, %r5918, %r5919, 3;
	shf.l.wrap.b32 	%r5923, %r5919, %r5918, 3;
	mov.b64 	%rd8230, {%r5923, %r5922};
	shr.u64 	%rd8231, %rd8215, 6;
	xor.b64  	%rd8232, %rd8229, %rd8231;
	xor.b64  	%rd8233, %rd8232, %rd8230;
	shf.r.wrap.b32 	%r5924, %r5533, %r5532, 1;
	shf.r.wrap.b32 	%r5925, %r5532, %r5533, 1;
	mov.b64 	%rd8234, {%r5925, %r5924};
	shf.r.wrap.b32 	%r5926, %r5533, %r5532, 8;
	shf.r.wrap.b32 	%r5927, %r5532, %r5533, 8;
	mov.b64 	%rd8235, {%r5927, %r5926};
	shr.u64 	%rd8236, %rd7662, 7;
	xor.b64  	%rd8237, %rd8234, %rd8236;
	xor.b64  	%rd8238, %rd8237, %rd8235;
	add.s64 	%rd8239, %rd8150, %rd7649;
	add.s64 	%rd8240, %rd8239, %rd8233;
	add.s64 	%rd8241, %rd8240, %rd8238;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5928,%dummy}, %rd8228;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5929}, %rd8228;
	}
	shf.r.wrap.b32 	%r5930, %r5929, %r5928, 19;
	shf.r.wrap.b32 	%r5931, %r5928, %r5929, 19;
	mov.b64 	%rd8242, {%r5931, %r5930};
	shf.l.wrap.b32 	%r5932, %r5928, %r5929, 3;
	shf.l.wrap.b32 	%r5933, %r5929, %r5928, 3;
	mov.b64 	%rd8243, {%r5933, %r5932};
	shr.u64 	%rd8244, %rd8228, 6;
	xor.b64  	%rd8245, %rd8242, %rd8244;
	xor.b64  	%rd8246, %rd8245, %rd8243;
	shf.r.wrap.b32 	%r5934, %r5543, %r5542, 1;
	shf.r.wrap.b32 	%r5935, %r5542, %r5543, 1;
	mov.b64 	%rd8247, {%r5935, %r5934};
	shf.r.wrap.b32 	%r5936, %r5543, %r5542, 8;
	shf.r.wrap.b32 	%r5937, %r5542, %r5543, 8;
	mov.b64 	%rd8248, {%r5937, %r5936};
	shr.u64 	%rd8249, %rd7675, 7;
	xor.b64  	%rd8250, %rd8247, %rd8249;
	xor.b64  	%rd8251, %rd8250, %rd8248;
	add.s64 	%rd8252, %rd8163, %rd7662;
	add.s64 	%rd8253, %rd8252, %rd8246;
	add.s64 	%rd8254, %rd8253, %rd8251;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5938,%dummy}, %rd8241;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5939}, %rd8241;
	}
	shf.r.wrap.b32 	%r5940, %r5939, %r5938, 19;
	shf.r.wrap.b32 	%r5941, %r5938, %r5939, 19;
	mov.b64 	%rd8255, {%r5941, %r5940};
	shf.l.wrap.b32 	%r5942, %r5938, %r5939, 3;
	shf.l.wrap.b32 	%r5943, %r5939, %r5938, 3;
	mov.b64 	%rd8256, {%r5943, %r5942};
	shr.u64 	%rd8257, %rd8241, 6;
	xor.b64  	%rd8258, %rd8255, %rd8257;
	xor.b64  	%rd8259, %rd8258, %rd8256;
	shf.r.wrap.b32 	%r5944, %r5553, %r5552, 1;
	shf.r.wrap.b32 	%r5945, %r5552, %r5553, 1;
	mov.b64 	%rd8260, {%r5945, %r5944};
	shf.r.wrap.b32 	%r5946, %r5553, %r5552, 8;
	shf.r.wrap.b32 	%r5947, %r5552, %r5553, 8;
	mov.b64 	%rd8261, {%r5947, %r5946};
	shr.u64 	%rd8262, %rd7688, 7;
	xor.b64  	%rd8263, %rd8260, %rd8262;
	xor.b64  	%rd8264, %rd8263, %rd8261;
	add.s64 	%rd8265, %rd8176, %rd7675;
	add.s64 	%rd8266, %rd8265, %rd8259;
	add.s64 	%rd8267, %rd8266, %rd8264;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5948,%dummy}, %rd8254;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5949}, %rd8254;
	}
	shf.r.wrap.b32 	%r5950, %r5949, %r5948, 19;
	shf.r.wrap.b32 	%r5951, %r5948, %r5949, 19;
	mov.b64 	%rd8268, {%r5951, %r5950};
	shf.l.wrap.b32 	%r5952, %r5948, %r5949, 3;
	shf.l.wrap.b32 	%r5953, %r5949, %r5948, 3;
	mov.b64 	%rd8269, {%r5953, %r5952};
	shr.u64 	%rd8270, %rd8254, 6;
	xor.b64  	%rd8271, %rd8268, %rd8270;
	xor.b64  	%rd8272, %rd8271, %rd8269;
	shf.r.wrap.b32 	%r5954, %r5563, %r5562, 1;
	shf.r.wrap.b32 	%r5955, %r5562, %r5563, 1;
	mov.b64 	%rd8273, {%r5955, %r5954};
	shf.r.wrap.b32 	%r5956, %r5563, %r5562, 8;
	shf.r.wrap.b32 	%r5957, %r5562, %r5563, 8;
	mov.b64 	%rd8274, {%r5957, %r5956};
	shr.u64 	%rd8275, %rd7701, 7;
	xor.b64  	%rd8276, %rd8273, %rd8275;
	xor.b64  	%rd8277, %rd8276, %rd8274;
	add.s64 	%rd8278, %rd8189, %rd7688;
	add.s64 	%rd8279, %rd8278, %rd8272;
	add.s64 	%rd8280, %rd8279, %rd8277;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5958,%dummy}, %rd8267;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5959}, %rd8267;
	}
	shf.r.wrap.b32 	%r5960, %r5959, %r5958, 19;
	shf.r.wrap.b32 	%r5961, %r5958, %r5959, 19;
	mov.b64 	%rd8281, {%r5961, %r5960};
	shf.l.wrap.b32 	%r5962, %r5958, %r5959, 3;
	shf.l.wrap.b32 	%r5963, %r5959, %r5958, 3;
	mov.b64 	%rd8282, {%r5963, %r5962};
	shr.u64 	%rd8283, %rd8267, 6;
	xor.b64  	%rd8284, %rd8281, %rd8283;
	xor.b64  	%rd8285, %rd8284, %rd8282;
	shf.r.wrap.b32 	%r5964, %r5573, %r5572, 1;
	shf.r.wrap.b32 	%r5965, %r5572, %r5573, 1;
	mov.b64 	%rd8286, {%r5965, %r5964};
	shf.r.wrap.b32 	%r5966, %r5573, %r5572, 8;
	shf.r.wrap.b32 	%r5967, %r5572, %r5573, 8;
	mov.b64 	%rd8287, {%r5967, %r5966};
	shr.u64 	%rd8288, %rd7714, 7;
	xor.b64  	%rd8289, %rd8286, %rd8288;
	xor.b64  	%rd8290, %rd8289, %rd8287;
	add.s64 	%rd8291, %rd8202, %rd7701;
	add.s64 	%rd8292, %rd8291, %rd8285;
	add.s64 	%rd8293, %rd8292, %rd8290;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5968,%dummy}, %rd8280;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5969}, %rd8280;
	}
	shf.r.wrap.b32 	%r5970, %r5969, %r5968, 19;
	shf.r.wrap.b32 	%r5971, %r5968, %r5969, 19;
	mov.b64 	%rd8294, {%r5971, %r5970};
	shf.l.wrap.b32 	%r5972, %r5968, %r5969, 3;
	shf.l.wrap.b32 	%r5973, %r5969, %r5968, 3;
	mov.b64 	%rd8295, {%r5973, %r5972};
	shr.u64 	%rd8296, %rd8280, 6;
	xor.b64  	%rd8297, %rd8294, %rd8296;
	xor.b64  	%rd8298, %rd8297, %rd8295;
	shf.r.wrap.b32 	%r5974, %r5583, %r5582, 1;
	shf.r.wrap.b32 	%r5975, %r5582, %r5583, 1;
	mov.b64 	%rd8299, {%r5975, %r5974};
	shf.r.wrap.b32 	%r5976, %r5583, %r5582, 8;
	shf.r.wrap.b32 	%r5977, %r5582, %r5583, 8;
	mov.b64 	%rd8300, {%r5977, %r5976};
	shr.u64 	%rd8301, %rd7727, 7;
	xor.b64  	%rd8302, %rd8299, %rd8301;
	xor.b64  	%rd8303, %rd8302, %rd8300;
	add.s64 	%rd8304, %rd8215, %rd7714;
	add.s64 	%rd8305, %rd8304, %rd8298;
	add.s64 	%rd8306, %rd8305, %rd8303;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5978,%dummy}, %rd8293;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5979}, %rd8293;
	}
	shf.r.wrap.b32 	%r5980, %r5979, %r5978, 19;
	shf.r.wrap.b32 	%r5981, %r5978, %r5979, 19;
	mov.b64 	%rd8307, {%r5981, %r5980};
	shf.l.wrap.b32 	%r5982, %r5978, %r5979, 3;
	shf.l.wrap.b32 	%r5983, %r5979, %r5978, 3;
	mov.b64 	%rd8308, {%r5983, %r5982};
	shr.u64 	%rd8309, %rd8293, 6;
	xor.b64  	%rd8310, %rd8307, %rd8309;
	xor.b64  	%rd8311, %rd8310, %rd8308;
	shf.r.wrap.b32 	%r5984, %r5849, %r5848, 1;
	shf.r.wrap.b32 	%r5985, %r5848, %r5849, 1;
	mov.b64 	%rd8312, {%r5985, %r5984};
	shf.r.wrap.b32 	%r5986, %r5849, %r5848, 8;
	shf.r.wrap.b32 	%r5987, %r5848, %r5849, 8;
	mov.b64 	%rd8313, {%r5987, %r5986};
	shr.u64 	%rd8314, %rd7740, 7;
	xor.b64  	%rd8315, %rd8312, %rd8314;
	xor.b64  	%rd8316, %rd8315, %rd8313;
	add.s64 	%rd8317, %rd8228, %rd7727;
	add.s64 	%rd8318, %rd8317, %rd8311;
	add.s64 	%rd8319, %rd8318, %rd8316;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5988,%dummy}, %rd8306;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5989}, %rd8306;
	}
	shf.r.wrap.b32 	%r5990, %r5989, %r5988, 19;
	shf.r.wrap.b32 	%r5991, %r5988, %r5989, 19;
	mov.b64 	%rd8320, {%r5991, %r5990};
	shf.l.wrap.b32 	%r5992, %r5988, %r5989, 3;
	shf.l.wrap.b32 	%r5993, %r5989, %r5988, 3;
	mov.b64 	%rd8321, {%r5993, %r5992};
	shr.u64 	%rd8322, %rd8306, 6;
	xor.b64  	%rd8323, %rd8320, %rd8322;
	xor.b64  	%rd8324, %rd8323, %rd8321;
	shf.r.wrap.b32 	%r5994, %r5859, %r5858, 1;
	shf.r.wrap.b32 	%r5995, %r5858, %r5859, 1;
	mov.b64 	%rd8325, {%r5995, %r5994};
	shf.r.wrap.b32 	%r5996, %r5859, %r5858, 8;
	shf.r.wrap.b32 	%r5997, %r5858, %r5859, 8;
	mov.b64 	%rd8326, {%r5997, %r5996};
	shr.u64 	%rd8327, %rd7753, 7;
	xor.b64  	%rd8328, %rd8325, %rd8327;
	xor.b64  	%rd8329, %rd8328, %rd8326;
	add.s64 	%rd8330, %rd8241, %rd7740;
	add.s64 	%rd8331, %rd8330, %rd8324;
	add.s64 	%rd8332, %rd8331, %rd8329;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5998,%dummy}, %rd8319;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5999}, %rd8319;
	}
	shf.r.wrap.b32 	%r6000, %r5999, %r5998, 19;
	shf.r.wrap.b32 	%r6001, %r5998, %r5999, 19;
	mov.b64 	%rd8333, {%r6001, %r6000};
	shf.l.wrap.b32 	%r6002, %r5998, %r5999, 3;
	shf.l.wrap.b32 	%r6003, %r5999, %r5998, 3;
	mov.b64 	%rd8334, {%r6003, %r6002};
	shr.u64 	%rd8335, %rd8319, 6;
	xor.b64  	%rd8336, %rd8333, %rd8335;
	xor.b64  	%rd8337, %rd8336, %rd8334;
	shf.r.wrap.b32 	%r6004, %r5869, %r5868, 1;
	shf.r.wrap.b32 	%r6005, %r5868, %r5869, 1;
	mov.b64 	%rd8338, {%r6005, %r6004};
	shf.r.wrap.b32 	%r6006, %r5869, %r5868, 8;
	shf.r.wrap.b32 	%r6007, %r5868, %r5869, 8;
	mov.b64 	%rd8339, {%r6007, %r6006};
	shr.u64 	%rd8340, %rd8150, 7;
	xor.b64  	%rd8341, %rd8338, %rd8340;
	xor.b64  	%rd8342, %rd8341, %rd8339;
	add.s64 	%rd8343, %rd8254, %rd7753;
	add.s64 	%rd8344, %rd8343, %rd8337;
	add.s64 	%rd8345, %rd8344, %rd8342;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6008,%dummy}, %rd8126;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6009}, %rd8126;
	}
	shf.r.wrap.b32 	%r6010, %r6009, %r6008, 14;
	shf.r.wrap.b32 	%r6011, %r6008, %r6009, 14;
	mov.b64 	%rd8346, {%r6011, %r6010};
	shf.r.wrap.b32 	%r6012, %r6009, %r6008, 18;
	shf.r.wrap.b32 	%r6013, %r6008, %r6009, 18;
	mov.b64 	%rd8347, {%r6013, %r6012};
	xor.b64  	%rd8348, %rd8347, %rd8346;
	shf.l.wrap.b32 	%r6014, %r6008, %r6009, 23;
	shf.l.wrap.b32 	%r6015, %r6009, %r6008, 23;
	mov.b64 	%rd8349, {%r6015, %r6014};
	xor.b64  	%rd8350, %rd8348, %rd8349;
	xor.b64  	%rd8351, %rd8102, %rd8078;
	and.b64  	%rd8352, %rd8351, %rd8126;
	xor.b64  	%rd8353, %rd8352, %rd8078;
	add.s64 	%rd8354, %rd8353, %rd8054;
	add.s64 	%rd8355, %rd8354, %rd8150;
	add.s64 	%rd8356, %rd8355, %rd68;
	add.s64 	%rd8357, %rd8356, %rd8350;
	add.s64 	%rd8358, %rd8357, %rd8065;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6016,%dummy}, %rd8137;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6017}, %rd8137;
	}
	shf.r.wrap.b32 	%r6018, %r6017, %r6016, 28;
	shf.r.wrap.b32 	%r6019, %r6016, %r6017, 28;
	mov.b64 	%rd8359, {%r6019, %r6018};
	shf.l.wrap.b32 	%r6020, %r6016, %r6017, 30;
	shf.l.wrap.b32 	%r6021, %r6017, %r6016, 30;
	mov.b64 	%rd8360, {%r6021, %r6020};
	xor.b64  	%rd8361, %rd8360, %rd8359;
	shf.l.wrap.b32 	%r6022, %r6016, %r6017, 25;
	shf.l.wrap.b32 	%r6023, %r6017, %r6016, 25;
	mov.b64 	%rd8362, {%r6023, %r6022};
	xor.b64  	%rd8363, %rd8361, %rd8362;
	xor.b64  	%rd8364, %rd8137, %rd8089;
	xor.b64  	%rd8365, %rd8137, %rd8113;
	and.b64  	%rd8366, %rd8365, %rd8364;
	xor.b64  	%rd8367, %rd8366, %rd8137;
	add.s64 	%rd8368, %rd8357, %rd8367;
	add.s64 	%rd8369, %rd8368, %rd8363;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6024,%dummy}, %rd8358;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6025}, %rd8358;
	}
	shf.r.wrap.b32 	%r6026, %r6025, %r6024, 14;
	shf.r.wrap.b32 	%r6027, %r6024, %r6025, 14;
	mov.b64 	%rd8370, {%r6027, %r6026};
	shf.r.wrap.b32 	%r6028, %r6025, %r6024, 18;
	shf.r.wrap.b32 	%r6029, %r6024, %r6025, 18;
	mov.b64 	%rd8371, {%r6029, %r6028};
	xor.b64  	%rd8372, %rd8371, %rd8370;
	shf.l.wrap.b32 	%r6030, %r6024, %r6025, 23;
	shf.l.wrap.b32 	%r6031, %r6025, %r6024, 23;
	mov.b64 	%rd8373, {%r6031, %r6030};
	xor.b64  	%rd8374, %rd8372, %rd8373;
	xor.b64  	%rd8375, %rd8126, %rd8102;
	and.b64  	%rd8376, %rd8358, %rd8375;
	xor.b64  	%rd8377, %rd8376, %rd8102;
	add.s64 	%rd8378, %rd8163, %rd8078;
	add.s64 	%rd8379, %rd8378, %rd69;
	add.s64 	%rd8380, %rd8379, %rd8377;
	add.s64 	%rd8381, %rd8380, %rd8374;
	add.s64 	%rd8382, %rd8381, %rd8089;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6032,%dummy}, %rd8369;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6033}, %rd8369;
	}
	shf.r.wrap.b32 	%r6034, %r6033, %r6032, 28;
	shf.r.wrap.b32 	%r6035, %r6032, %r6033, 28;
	mov.b64 	%rd8383, {%r6035, %r6034};
	shf.l.wrap.b32 	%r6036, %r6032, %r6033, 30;
	shf.l.wrap.b32 	%r6037, %r6033, %r6032, 30;
	mov.b64 	%rd8384, {%r6037, %r6036};
	xor.b64  	%rd8385, %rd8384, %rd8383;
	shf.l.wrap.b32 	%r6038, %r6032, %r6033, 25;
	shf.l.wrap.b32 	%r6039, %r6033, %r6032, 25;
	mov.b64 	%rd8386, {%r6039, %r6038};
	xor.b64  	%rd8387, %rd8385, %rd8386;
	xor.b64  	%rd8388, %rd8369, %rd8113;
	xor.b64  	%rd8389, %rd8369, %rd8137;
	and.b64  	%rd8390, %rd8389, %rd8388;
	xor.b64  	%rd8391, %rd8390, %rd8369;
	add.s64 	%rd8392, %rd8381, %rd8391;
	add.s64 	%rd8393, %rd8392, %rd8387;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6040,%dummy}, %rd8382;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6041}, %rd8382;
	}
	shf.r.wrap.b32 	%r6042, %r6041, %r6040, 14;
	shf.r.wrap.b32 	%r6043, %r6040, %r6041, 14;
	mov.b64 	%rd8394, {%r6043, %r6042};
	shf.r.wrap.b32 	%r6044, %r6041, %r6040, 18;
	shf.r.wrap.b32 	%r6045, %r6040, %r6041, 18;
	mov.b64 	%rd8395, {%r6045, %r6044};
	xor.b64  	%rd8396, %rd8395, %rd8394;
	shf.l.wrap.b32 	%r6046, %r6040, %r6041, 23;
	shf.l.wrap.b32 	%r6047, %r6041, %r6040, 23;
	mov.b64 	%rd8397, {%r6047, %r6046};
	xor.b64  	%rd8398, %rd8396, %rd8397;
	xor.b64  	%rd8399, %rd8358, %rd8126;
	and.b64  	%rd8400, %rd8382, %rd8399;
	xor.b64  	%rd8401, %rd8400, %rd8126;
	add.s64 	%rd8402, %rd8176, %rd8102;
	add.s64 	%rd8403, %rd8402, %rd70;
	add.s64 	%rd8404, %rd8403, %rd8401;
	add.s64 	%rd8405, %rd8404, %rd8398;
	add.s64 	%rd8406, %rd8405, %rd8113;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6048,%dummy}, %rd8393;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6049}, %rd8393;
	}
	shf.r.wrap.b32 	%r6050, %r6049, %r6048, 28;
	shf.r.wrap.b32 	%r6051, %r6048, %r6049, 28;
	mov.b64 	%rd8407, {%r6051, %r6050};
	shf.l.wrap.b32 	%r6052, %r6048, %r6049, 30;
	shf.l.wrap.b32 	%r6053, %r6049, %r6048, 30;
	mov.b64 	%rd8408, {%r6053, %r6052};
	xor.b64  	%rd8409, %rd8408, %rd8407;
	shf.l.wrap.b32 	%r6054, %r6048, %r6049, 25;
	shf.l.wrap.b32 	%r6055, %r6049, %r6048, 25;
	mov.b64 	%rd8410, {%r6055, %r6054};
	xor.b64  	%rd8411, %rd8409, %rd8410;
	xor.b64  	%rd8412, %rd8393, %rd8137;
	xor.b64  	%rd8413, %rd8393, %rd8369;
	and.b64  	%rd8414, %rd8413, %rd8412;
	xor.b64  	%rd8415, %rd8414, %rd8393;
	add.s64 	%rd8416, %rd8405, %rd8415;
	add.s64 	%rd8417, %rd8416, %rd8411;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6056,%dummy}, %rd8406;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6057}, %rd8406;
	}
	shf.r.wrap.b32 	%r6058, %r6057, %r6056, 14;
	shf.r.wrap.b32 	%r6059, %r6056, %r6057, 14;
	mov.b64 	%rd8418, {%r6059, %r6058};
	shf.r.wrap.b32 	%r6060, %r6057, %r6056, 18;
	shf.r.wrap.b32 	%r6061, %r6056, %r6057, 18;
	mov.b64 	%rd8419, {%r6061, %r6060};
	xor.b64  	%rd8420, %rd8419, %rd8418;
	shf.l.wrap.b32 	%r6062, %r6056, %r6057, 23;
	shf.l.wrap.b32 	%r6063, %r6057, %r6056, 23;
	mov.b64 	%rd8421, {%r6063, %r6062};
	xor.b64  	%rd8422, %rd8420, %rd8421;
	xor.b64  	%rd8423, %rd8382, %rd8358;
	and.b64  	%rd8424, %rd8406, %rd8423;
	xor.b64  	%rd8425, %rd8424, %rd8358;
	add.s64 	%rd8426, %rd8189, %rd8126;
	add.s64 	%rd8427, %rd8426, %rd71;
	add.s64 	%rd8428, %rd8427, %rd8425;
	add.s64 	%rd8429, %rd8428, %rd8422;
	add.s64 	%rd8430, %rd8429, %rd8137;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6064,%dummy}, %rd8417;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6065}, %rd8417;
	}
	shf.r.wrap.b32 	%r6066, %r6065, %r6064, 28;
	shf.r.wrap.b32 	%r6067, %r6064, %r6065, 28;
	mov.b64 	%rd8431, {%r6067, %r6066};
	shf.l.wrap.b32 	%r6068, %r6064, %r6065, 30;
	shf.l.wrap.b32 	%r6069, %r6065, %r6064, 30;
	mov.b64 	%rd8432, {%r6069, %r6068};
	xor.b64  	%rd8433, %rd8432, %rd8431;
	shf.l.wrap.b32 	%r6070, %r6064, %r6065, 25;
	shf.l.wrap.b32 	%r6071, %r6065, %r6064, 25;
	mov.b64 	%rd8434, {%r6071, %r6070};
	xor.b64  	%rd8435, %rd8433, %rd8434;
	xor.b64  	%rd8436, %rd8417, %rd8369;
	xor.b64  	%rd8437, %rd8417, %rd8393;
	and.b64  	%rd8438, %rd8437, %rd8436;
	xor.b64  	%rd8439, %rd8438, %rd8417;
	add.s64 	%rd8440, %rd8429, %rd8439;
	add.s64 	%rd8441, %rd8440, %rd8435;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6072,%dummy}, %rd8430;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6073}, %rd8430;
	}
	shf.r.wrap.b32 	%r6074, %r6073, %r6072, 14;
	shf.r.wrap.b32 	%r6075, %r6072, %r6073, 14;
	mov.b64 	%rd8442, {%r6075, %r6074};
	shf.r.wrap.b32 	%r6076, %r6073, %r6072, 18;
	shf.r.wrap.b32 	%r6077, %r6072, %r6073, 18;
	mov.b64 	%rd8443, {%r6077, %r6076};
	xor.b64  	%rd8444, %rd8443, %rd8442;
	shf.l.wrap.b32 	%r6078, %r6072, %r6073, 23;
	shf.l.wrap.b32 	%r6079, %r6073, %r6072, 23;
	mov.b64 	%rd8445, {%r6079, %r6078};
	xor.b64  	%rd8446, %rd8444, %rd8445;
	xor.b64  	%rd8447, %rd8406, %rd8382;
	and.b64  	%rd8448, %rd8430, %rd8447;
	xor.b64  	%rd8449, %rd8448, %rd8382;
	add.s64 	%rd8450, %rd8358, %rd8202;
	add.s64 	%rd8451, %rd8450, %rd72;
	add.s64 	%rd8452, %rd8451, %rd8449;
	add.s64 	%rd8453, %rd8452, %rd8446;
	add.s64 	%rd8454, %rd8453, %rd8369;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6080,%dummy}, %rd8441;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6081}, %rd8441;
	}
	shf.r.wrap.b32 	%r6082, %r6081, %r6080, 28;
	shf.r.wrap.b32 	%r6083, %r6080, %r6081, 28;
	mov.b64 	%rd8455, {%r6083, %r6082};
	shf.l.wrap.b32 	%r6084, %r6080, %r6081, 30;
	shf.l.wrap.b32 	%r6085, %r6081, %r6080, 30;
	mov.b64 	%rd8456, {%r6085, %r6084};
	xor.b64  	%rd8457, %rd8456, %rd8455;
	shf.l.wrap.b32 	%r6086, %r6080, %r6081, 25;
	shf.l.wrap.b32 	%r6087, %r6081, %r6080, 25;
	mov.b64 	%rd8458, {%r6087, %r6086};
	xor.b64  	%rd8459, %rd8457, %rd8458;
	xor.b64  	%rd8460, %rd8441, %rd8393;
	xor.b64  	%rd8461, %rd8441, %rd8417;
	and.b64  	%rd8462, %rd8461, %rd8460;
	xor.b64  	%rd8463, %rd8462, %rd8441;
	add.s64 	%rd8464, %rd8453, %rd8463;
	add.s64 	%rd8465, %rd8464, %rd8459;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6088,%dummy}, %rd8454;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6089}, %rd8454;
	}
	shf.r.wrap.b32 	%r6090, %r6089, %r6088, 14;
	shf.r.wrap.b32 	%r6091, %r6088, %r6089, 14;
	mov.b64 	%rd8466, {%r6091, %r6090};
	shf.r.wrap.b32 	%r6092, %r6089, %r6088, 18;
	shf.r.wrap.b32 	%r6093, %r6088, %r6089, 18;
	mov.b64 	%rd8467, {%r6093, %r6092};
	xor.b64  	%rd8468, %rd8467, %rd8466;
	shf.l.wrap.b32 	%r6094, %r6088, %r6089, 23;
	shf.l.wrap.b32 	%r6095, %r6089, %r6088, 23;
	mov.b64 	%rd8469, {%r6095, %r6094};
	xor.b64  	%rd8470, %rd8468, %rd8469;
	xor.b64  	%rd8471, %rd8430, %rd8406;
	and.b64  	%rd8472, %rd8454, %rd8471;
	xor.b64  	%rd8473, %rd8472, %rd8406;
	add.s64 	%rd8474, %rd8382, %rd8215;
	add.s64 	%rd8475, %rd8474, %rd73;
	add.s64 	%rd8476, %rd8475, %rd8473;
	add.s64 	%rd8477, %rd8476, %rd8470;
	add.s64 	%rd8478, %rd8477, %rd8393;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6096,%dummy}, %rd8465;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6097}, %rd8465;
	}
	shf.r.wrap.b32 	%r6098, %r6097, %r6096, 28;
	shf.r.wrap.b32 	%r6099, %r6096, %r6097, 28;
	mov.b64 	%rd8479, {%r6099, %r6098};
	shf.l.wrap.b32 	%r6100, %r6096, %r6097, 30;
	shf.l.wrap.b32 	%r6101, %r6097, %r6096, 30;
	mov.b64 	%rd8480, {%r6101, %r6100};
	xor.b64  	%rd8481, %rd8480, %rd8479;
	shf.l.wrap.b32 	%r6102, %r6096, %r6097, 25;
	shf.l.wrap.b32 	%r6103, %r6097, %r6096, 25;
	mov.b64 	%rd8482, {%r6103, %r6102};
	xor.b64  	%rd8483, %rd8481, %rd8482;
	xor.b64  	%rd8484, %rd8465, %rd8417;
	xor.b64  	%rd8485, %rd8465, %rd8441;
	and.b64  	%rd8486, %rd8485, %rd8484;
	xor.b64  	%rd8487, %rd8486, %rd8465;
	add.s64 	%rd8488, %rd8477, %rd8487;
	add.s64 	%rd8489, %rd8488, %rd8483;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6104,%dummy}, %rd8478;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6105}, %rd8478;
	}
	shf.r.wrap.b32 	%r6106, %r6105, %r6104, 14;
	shf.r.wrap.b32 	%r6107, %r6104, %r6105, 14;
	mov.b64 	%rd8490, {%r6107, %r6106};
	shf.r.wrap.b32 	%r6108, %r6105, %r6104, 18;
	shf.r.wrap.b32 	%r6109, %r6104, %r6105, 18;
	mov.b64 	%rd8491, {%r6109, %r6108};
	xor.b64  	%rd8492, %rd8491, %rd8490;
	shf.l.wrap.b32 	%r6110, %r6104, %r6105, 23;
	shf.l.wrap.b32 	%r6111, %r6105, %r6104, 23;
	mov.b64 	%rd8493, {%r6111, %r6110};
	xor.b64  	%rd8494, %rd8492, %rd8493;
	xor.b64  	%rd8495, %rd8454, %rd8430;
	and.b64  	%rd8496, %rd8478, %rd8495;
	xor.b64  	%rd8497, %rd8496, %rd8430;
	add.s64 	%rd8498, %rd8406, %rd8228;
	add.s64 	%rd8499, %rd8498, %rd74;
	add.s64 	%rd8500, %rd8499, %rd8497;
	add.s64 	%rd8501, %rd8500, %rd8494;
	add.s64 	%rd8502, %rd8501, %rd8417;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6112,%dummy}, %rd8489;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6113}, %rd8489;
	}
	shf.r.wrap.b32 	%r6114, %r6113, %r6112, 28;
	shf.r.wrap.b32 	%r6115, %r6112, %r6113, 28;
	mov.b64 	%rd8503, {%r6115, %r6114};
	shf.l.wrap.b32 	%r6116, %r6112, %r6113, 30;
	shf.l.wrap.b32 	%r6117, %r6113, %r6112, 30;
	mov.b64 	%rd8504, {%r6117, %r6116};
	xor.b64  	%rd8505, %rd8504, %rd8503;
	shf.l.wrap.b32 	%r6118, %r6112, %r6113, 25;
	shf.l.wrap.b32 	%r6119, %r6113, %r6112, 25;
	mov.b64 	%rd8506, {%r6119, %r6118};
	xor.b64  	%rd8507, %rd8505, %rd8506;
	xor.b64  	%rd8508, %rd8489, %rd8441;
	xor.b64  	%rd8509, %rd8489, %rd8465;
	and.b64  	%rd8510, %rd8509, %rd8508;
	xor.b64  	%rd8511, %rd8510, %rd8489;
	add.s64 	%rd8512, %rd8501, %rd8511;
	add.s64 	%rd8513, %rd8512, %rd8507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6120,%dummy}, %rd8502;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6121}, %rd8502;
	}
	shf.r.wrap.b32 	%r6122, %r6121, %r6120, 14;
	shf.r.wrap.b32 	%r6123, %r6120, %r6121, 14;
	mov.b64 	%rd8514, {%r6123, %r6122};
	shf.r.wrap.b32 	%r6124, %r6121, %r6120, 18;
	shf.r.wrap.b32 	%r6125, %r6120, %r6121, 18;
	mov.b64 	%rd8515, {%r6125, %r6124};
	xor.b64  	%rd8516, %rd8515, %rd8514;
	shf.l.wrap.b32 	%r6126, %r6120, %r6121, 23;
	shf.l.wrap.b32 	%r6127, %r6121, %r6120, 23;
	mov.b64 	%rd8517, {%r6127, %r6126};
	xor.b64  	%rd8518, %rd8516, %rd8517;
	xor.b64  	%rd8519, %rd8478, %rd8454;
	and.b64  	%rd8520, %rd8502, %rd8519;
	xor.b64  	%rd8521, %rd8520, %rd8454;
	add.s64 	%rd8522, %rd8430, %rd8241;
	add.s64 	%rd8523, %rd8522, %rd75;
	add.s64 	%rd8524, %rd8523, %rd8521;
	add.s64 	%rd8525, %rd8524, %rd8518;
	add.s64 	%rd8526, %rd8525, %rd8441;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6128,%dummy}, %rd8513;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6129}, %rd8513;
	}
	shf.r.wrap.b32 	%r6130, %r6129, %r6128, 28;
	shf.r.wrap.b32 	%r6131, %r6128, %r6129, 28;
	mov.b64 	%rd8527, {%r6131, %r6130};
	shf.l.wrap.b32 	%r6132, %r6128, %r6129, 30;
	shf.l.wrap.b32 	%r6133, %r6129, %r6128, 30;
	mov.b64 	%rd8528, {%r6133, %r6132};
	xor.b64  	%rd8529, %rd8528, %rd8527;
	shf.l.wrap.b32 	%r6134, %r6128, %r6129, 25;
	shf.l.wrap.b32 	%r6135, %r6129, %r6128, 25;
	mov.b64 	%rd8530, {%r6135, %r6134};
	xor.b64  	%rd8531, %rd8529, %rd8530;
	xor.b64  	%rd8532, %rd8513, %rd8465;
	xor.b64  	%rd8533, %rd8513, %rd8489;
	and.b64  	%rd8534, %rd8533, %rd8532;
	xor.b64  	%rd8535, %rd8534, %rd8513;
	add.s64 	%rd8536, %rd8525, %rd8535;
	add.s64 	%rd8537, %rd8536, %rd8531;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6136,%dummy}, %rd8526;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6137}, %rd8526;
	}
	shf.r.wrap.b32 	%r6138, %r6137, %r6136, 14;
	shf.r.wrap.b32 	%r6139, %r6136, %r6137, 14;
	mov.b64 	%rd8538, {%r6139, %r6138};
	shf.r.wrap.b32 	%r6140, %r6137, %r6136, 18;
	shf.r.wrap.b32 	%r6141, %r6136, %r6137, 18;
	mov.b64 	%rd8539, {%r6141, %r6140};
	xor.b64  	%rd8540, %rd8539, %rd8538;
	shf.l.wrap.b32 	%r6142, %r6136, %r6137, 23;
	shf.l.wrap.b32 	%r6143, %r6137, %r6136, 23;
	mov.b64 	%rd8541, {%r6143, %r6142};
	xor.b64  	%rd8542, %rd8540, %rd8541;
	xor.b64  	%rd8543, %rd8502, %rd8478;
	and.b64  	%rd8544, %rd8526, %rd8543;
	xor.b64  	%rd8545, %rd8544, %rd8478;
	add.s64 	%rd8546, %rd8454, %rd8254;
	add.s64 	%rd8547, %rd8546, %rd76;
	add.s64 	%rd8548, %rd8547, %rd8545;
	add.s64 	%rd8549, %rd8548, %rd8542;
	add.s64 	%rd8550, %rd8549, %rd8465;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6144,%dummy}, %rd8537;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6145}, %rd8537;
	}
	shf.r.wrap.b32 	%r6146, %r6145, %r6144, 28;
	shf.r.wrap.b32 	%r6147, %r6144, %r6145, 28;
	mov.b64 	%rd8551, {%r6147, %r6146};
	shf.l.wrap.b32 	%r6148, %r6144, %r6145, 30;
	shf.l.wrap.b32 	%r6149, %r6145, %r6144, 30;
	mov.b64 	%rd8552, {%r6149, %r6148};
	xor.b64  	%rd8553, %rd8552, %rd8551;
	shf.l.wrap.b32 	%r6150, %r6144, %r6145, 25;
	shf.l.wrap.b32 	%r6151, %r6145, %r6144, 25;
	mov.b64 	%rd8554, {%r6151, %r6150};
	xor.b64  	%rd8555, %rd8553, %rd8554;
	xor.b64  	%rd8556, %rd8537, %rd8489;
	xor.b64  	%rd8557, %rd8537, %rd8513;
	and.b64  	%rd8558, %rd8557, %rd8556;
	xor.b64  	%rd8559, %rd8558, %rd8537;
	add.s64 	%rd8560, %rd8549, %rd8559;
	add.s64 	%rd8561, %rd8560, %rd8555;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6152,%dummy}, %rd8550;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6153}, %rd8550;
	}
	shf.r.wrap.b32 	%r6154, %r6153, %r6152, 14;
	shf.r.wrap.b32 	%r6155, %r6152, %r6153, 14;
	mov.b64 	%rd8562, {%r6155, %r6154};
	shf.r.wrap.b32 	%r6156, %r6153, %r6152, 18;
	shf.r.wrap.b32 	%r6157, %r6152, %r6153, 18;
	mov.b64 	%rd8563, {%r6157, %r6156};
	xor.b64  	%rd8564, %rd8563, %rd8562;
	shf.l.wrap.b32 	%r6158, %r6152, %r6153, 23;
	shf.l.wrap.b32 	%r6159, %r6153, %r6152, 23;
	mov.b64 	%rd8565, {%r6159, %r6158};
	xor.b64  	%rd8566, %rd8564, %rd8565;
	xor.b64  	%rd8567, %rd8526, %rd8502;
	and.b64  	%rd8568, %rd8550, %rd8567;
	xor.b64  	%rd8569, %rd8568, %rd8502;
	add.s64 	%rd8570, %rd8478, %rd8267;
	add.s64 	%rd8571, %rd8570, %rd77;
	add.s64 	%rd8572, %rd8571, %rd8569;
	add.s64 	%rd8573, %rd8572, %rd8566;
	add.s64 	%rd8574, %rd8573, %rd8489;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6160,%dummy}, %rd8561;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6161}, %rd8561;
	}
	shf.r.wrap.b32 	%r6162, %r6161, %r6160, 28;
	shf.r.wrap.b32 	%r6163, %r6160, %r6161, 28;
	mov.b64 	%rd8575, {%r6163, %r6162};
	shf.l.wrap.b32 	%r6164, %r6160, %r6161, 30;
	shf.l.wrap.b32 	%r6165, %r6161, %r6160, 30;
	mov.b64 	%rd8576, {%r6165, %r6164};
	xor.b64  	%rd8577, %rd8576, %rd8575;
	shf.l.wrap.b32 	%r6166, %r6160, %r6161, 25;
	shf.l.wrap.b32 	%r6167, %r6161, %r6160, 25;
	mov.b64 	%rd8578, {%r6167, %r6166};
	xor.b64  	%rd8579, %rd8577, %rd8578;
	xor.b64  	%rd8580, %rd8561, %rd8513;
	xor.b64  	%rd8581, %rd8561, %rd8537;
	and.b64  	%rd8582, %rd8581, %rd8580;
	xor.b64  	%rd8583, %rd8582, %rd8561;
	add.s64 	%rd8584, %rd8573, %rd8583;
	add.s64 	%rd8585, %rd8584, %rd8579;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6168,%dummy}, %rd8574;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6169}, %rd8574;
	}
	shf.r.wrap.b32 	%r6170, %r6169, %r6168, 14;
	shf.r.wrap.b32 	%r6171, %r6168, %r6169, 14;
	mov.b64 	%rd8586, {%r6171, %r6170};
	shf.r.wrap.b32 	%r6172, %r6169, %r6168, 18;
	shf.r.wrap.b32 	%r6173, %r6168, %r6169, 18;
	mov.b64 	%rd8587, {%r6173, %r6172};
	xor.b64  	%rd8588, %rd8587, %rd8586;
	shf.l.wrap.b32 	%r6174, %r6168, %r6169, 23;
	shf.l.wrap.b32 	%r6175, %r6169, %r6168, 23;
	mov.b64 	%rd8589, {%r6175, %r6174};
	xor.b64  	%rd8590, %rd8588, %rd8589;
	xor.b64  	%rd8591, %rd8550, %rd8526;
	and.b64  	%rd8592, %rd8574, %rd8591;
	xor.b64  	%rd8593, %rd8592, %rd8526;
	add.s64 	%rd8594, %rd8502, %rd8280;
	add.s64 	%rd8595, %rd8594, %rd78;
	add.s64 	%rd8596, %rd8595, %rd8593;
	add.s64 	%rd8597, %rd8596, %rd8590;
	add.s64 	%rd8598, %rd8597, %rd8513;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6176,%dummy}, %rd8585;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6177}, %rd8585;
	}
	shf.r.wrap.b32 	%r6178, %r6177, %r6176, 28;
	shf.r.wrap.b32 	%r6179, %r6176, %r6177, 28;
	mov.b64 	%rd8599, {%r6179, %r6178};
	shf.l.wrap.b32 	%r6180, %r6176, %r6177, 30;
	shf.l.wrap.b32 	%r6181, %r6177, %r6176, 30;
	mov.b64 	%rd8600, {%r6181, %r6180};
	xor.b64  	%rd8601, %rd8600, %rd8599;
	shf.l.wrap.b32 	%r6182, %r6176, %r6177, 25;
	shf.l.wrap.b32 	%r6183, %r6177, %r6176, 25;
	mov.b64 	%rd8602, {%r6183, %r6182};
	xor.b64  	%rd8603, %rd8601, %rd8602;
	xor.b64  	%rd8604, %rd8585, %rd8537;
	xor.b64  	%rd8605, %rd8585, %rd8561;
	and.b64  	%rd8606, %rd8605, %rd8604;
	xor.b64  	%rd8607, %rd8606, %rd8585;
	add.s64 	%rd8608, %rd8597, %rd8607;
	add.s64 	%rd8609, %rd8608, %rd8603;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6184,%dummy}, %rd8598;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6185}, %rd8598;
	}
	shf.r.wrap.b32 	%r6186, %r6185, %r6184, 14;
	shf.r.wrap.b32 	%r6187, %r6184, %r6185, 14;
	mov.b64 	%rd8610, {%r6187, %r6186};
	shf.r.wrap.b32 	%r6188, %r6185, %r6184, 18;
	shf.r.wrap.b32 	%r6189, %r6184, %r6185, 18;
	mov.b64 	%rd8611, {%r6189, %r6188};
	xor.b64  	%rd8612, %rd8611, %rd8610;
	shf.l.wrap.b32 	%r6190, %r6184, %r6185, 23;
	shf.l.wrap.b32 	%r6191, %r6185, %r6184, 23;
	mov.b64 	%rd8613, {%r6191, %r6190};
	xor.b64  	%rd8614, %rd8612, %rd8613;
	xor.b64  	%rd8615, %rd8574, %rd8550;
	and.b64  	%rd8616, %rd8598, %rd8615;
	xor.b64  	%rd8617, %rd8616, %rd8550;
	add.s64 	%rd8618, %rd8526, %rd8293;
	add.s64 	%rd8619, %rd8618, %rd79;
	add.s64 	%rd8620, %rd8619, %rd8617;
	add.s64 	%rd8621, %rd8620, %rd8614;
	add.s64 	%rd8622, %rd8621, %rd8537;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6192,%dummy}, %rd8609;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6193}, %rd8609;
	}
	shf.r.wrap.b32 	%r6194, %r6193, %r6192, 28;
	shf.r.wrap.b32 	%r6195, %r6192, %r6193, 28;
	mov.b64 	%rd8623, {%r6195, %r6194};
	shf.l.wrap.b32 	%r6196, %r6192, %r6193, 30;
	shf.l.wrap.b32 	%r6197, %r6193, %r6192, 30;
	mov.b64 	%rd8624, {%r6197, %r6196};
	xor.b64  	%rd8625, %rd8624, %rd8623;
	shf.l.wrap.b32 	%r6198, %r6192, %r6193, 25;
	shf.l.wrap.b32 	%r6199, %r6193, %r6192, 25;
	mov.b64 	%rd8626, {%r6199, %r6198};
	xor.b64  	%rd8627, %rd8625, %rd8626;
	xor.b64  	%rd8628, %rd8609, %rd8561;
	xor.b64  	%rd8629, %rd8609, %rd8585;
	and.b64  	%rd8630, %rd8629, %rd8628;
	xor.b64  	%rd8631, %rd8630, %rd8609;
	add.s64 	%rd8632, %rd8621, %rd8631;
	add.s64 	%rd8633, %rd8632, %rd8627;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6200,%dummy}, %rd8622;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6201}, %rd8622;
	}
	shf.r.wrap.b32 	%r6202, %r6201, %r6200, 14;
	shf.r.wrap.b32 	%r6203, %r6200, %r6201, 14;
	mov.b64 	%rd8634, {%r6203, %r6202};
	shf.r.wrap.b32 	%r6204, %r6201, %r6200, 18;
	shf.r.wrap.b32 	%r6205, %r6200, %r6201, 18;
	mov.b64 	%rd8635, {%r6205, %r6204};
	xor.b64  	%rd8636, %rd8635, %rd8634;
	shf.l.wrap.b32 	%r6206, %r6200, %r6201, 23;
	shf.l.wrap.b32 	%r6207, %r6201, %r6200, 23;
	mov.b64 	%rd8637, {%r6207, %r6206};
	xor.b64  	%rd8638, %rd8636, %rd8637;
	xor.b64  	%rd8639, %rd8598, %rd8574;
	and.b64  	%rd8640, %rd8622, %rd8639;
	xor.b64  	%rd8641, %rd8640, %rd8574;
	add.s64 	%rd8642, %rd8550, %rd8306;
	add.s64 	%rd8643, %rd8642, %rd80;
	add.s64 	%rd8644, %rd8643, %rd8641;
	add.s64 	%rd8645, %rd8644, %rd8638;
	add.s64 	%rd8646, %rd8645, %rd8561;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6208,%dummy}, %rd8633;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6209}, %rd8633;
	}
	shf.r.wrap.b32 	%r6210, %r6209, %r6208, 28;
	shf.r.wrap.b32 	%r6211, %r6208, %r6209, 28;
	mov.b64 	%rd8647, {%r6211, %r6210};
	shf.l.wrap.b32 	%r6212, %r6208, %r6209, 30;
	shf.l.wrap.b32 	%r6213, %r6209, %r6208, 30;
	mov.b64 	%rd8648, {%r6213, %r6212};
	xor.b64  	%rd8649, %rd8648, %rd8647;
	shf.l.wrap.b32 	%r6214, %r6208, %r6209, 25;
	shf.l.wrap.b32 	%r6215, %r6209, %r6208, 25;
	mov.b64 	%rd8650, {%r6215, %r6214};
	xor.b64  	%rd8651, %rd8649, %rd8650;
	xor.b64  	%rd8652, %rd8633, %rd8585;
	xor.b64  	%rd8653, %rd8633, %rd8609;
	and.b64  	%rd8654, %rd8653, %rd8652;
	xor.b64  	%rd8655, %rd8654, %rd8633;
	add.s64 	%rd8656, %rd8645, %rd8655;
	add.s64 	%rd8657, %rd8656, %rd8651;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6216,%dummy}, %rd8646;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6217}, %rd8646;
	}
	shf.r.wrap.b32 	%r6218, %r6217, %r6216, 14;
	shf.r.wrap.b32 	%r6219, %r6216, %r6217, 14;
	mov.b64 	%rd8658, {%r6219, %r6218};
	shf.r.wrap.b32 	%r6220, %r6217, %r6216, 18;
	shf.r.wrap.b32 	%r6221, %r6216, %r6217, 18;
	mov.b64 	%rd8659, {%r6221, %r6220};
	xor.b64  	%rd8660, %rd8659, %rd8658;
	shf.l.wrap.b32 	%r6222, %r6216, %r6217, 23;
	shf.l.wrap.b32 	%r6223, %r6217, %r6216, 23;
	mov.b64 	%rd8661, {%r6223, %r6222};
	xor.b64  	%rd8662, %rd8660, %rd8661;
	xor.b64  	%rd8663, %rd8622, %rd8598;
	and.b64  	%rd8664, %rd8646, %rd8663;
	xor.b64  	%rd8665, %rd8664, %rd8598;
	add.s64 	%rd8666, %rd8574, %rd8319;
	add.s64 	%rd8667, %rd8666, %rd81;
	add.s64 	%rd8668, %rd8667, %rd8665;
	add.s64 	%rd8669, %rd8668, %rd8662;
	add.s64 	%rd8670, %rd8669, %rd8585;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6224,%dummy}, %rd8657;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6225}, %rd8657;
	}
	shf.r.wrap.b32 	%r6226, %r6225, %r6224, 28;
	shf.r.wrap.b32 	%r6227, %r6224, %r6225, 28;
	mov.b64 	%rd8671, {%r6227, %r6226};
	shf.l.wrap.b32 	%r6228, %r6224, %r6225, 30;
	shf.l.wrap.b32 	%r6229, %r6225, %r6224, 30;
	mov.b64 	%rd8672, {%r6229, %r6228};
	xor.b64  	%rd8673, %rd8672, %rd8671;
	shf.l.wrap.b32 	%r6230, %r6224, %r6225, 25;
	shf.l.wrap.b32 	%r6231, %r6225, %r6224, 25;
	mov.b64 	%rd8674, {%r6231, %r6230};
	xor.b64  	%rd8675, %rd8673, %rd8674;
	xor.b64  	%rd8676, %rd8657, %rd8609;
	xor.b64  	%rd8677, %rd8657, %rd8633;
	and.b64  	%rd8678, %rd8677, %rd8676;
	xor.b64  	%rd8679, %rd8678, %rd8657;
	add.s64 	%rd8680, %rd8669, %rd8679;
	add.s64 	%rd8681, %rd8680, %rd8675;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6232,%dummy}, %rd8670;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6233}, %rd8670;
	}
	shf.r.wrap.b32 	%r6234, %r6233, %r6232, 14;
	shf.r.wrap.b32 	%r6235, %r6232, %r6233, 14;
	mov.b64 	%rd8682, {%r6235, %r6234};
	shf.r.wrap.b32 	%r6236, %r6233, %r6232, 18;
	shf.r.wrap.b32 	%r6237, %r6232, %r6233, 18;
	mov.b64 	%rd8683, {%r6237, %r6236};
	xor.b64  	%rd8684, %rd8683, %rd8682;
	shf.l.wrap.b32 	%r6238, %r6232, %r6233, 23;
	shf.l.wrap.b32 	%r6239, %r6233, %r6232, 23;
	mov.b64 	%rd8685, {%r6239, %r6238};
	xor.b64  	%rd8686, %rd8684, %rd8685;
	xor.b64  	%rd8687, %rd8646, %rd8622;
	and.b64  	%rd8688, %rd8670, %rd8687;
	xor.b64  	%rd8689, %rd8688, %rd8622;
	add.s64 	%rd8690, %rd8598, %rd8332;
	add.s64 	%rd8691, %rd8690, %rd82;
	add.s64 	%rd8692, %rd8691, %rd8689;
	add.s64 	%rd8693, %rd8692, %rd8686;
	add.s64 	%rd8694, %rd8693, %rd8609;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6240,%dummy}, %rd8681;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6241}, %rd8681;
	}
	shf.r.wrap.b32 	%r6242, %r6241, %r6240, 28;
	shf.r.wrap.b32 	%r6243, %r6240, %r6241, 28;
	mov.b64 	%rd8695, {%r6243, %r6242};
	shf.l.wrap.b32 	%r6244, %r6240, %r6241, 30;
	shf.l.wrap.b32 	%r6245, %r6241, %r6240, 30;
	mov.b64 	%rd8696, {%r6245, %r6244};
	xor.b64  	%rd8697, %rd8696, %rd8695;
	shf.l.wrap.b32 	%r6246, %r6240, %r6241, 25;
	shf.l.wrap.b32 	%r6247, %r6241, %r6240, 25;
	mov.b64 	%rd8698, {%r6247, %r6246};
	xor.b64  	%rd8699, %rd8697, %rd8698;
	xor.b64  	%rd8700, %rd8681, %rd8633;
	xor.b64  	%rd8701, %rd8681, %rd8657;
	and.b64  	%rd8702, %rd8701, %rd8700;
	xor.b64  	%rd8703, %rd8702, %rd8681;
	add.s64 	%rd8704, %rd8693, %rd8703;
	add.s64 	%rd8705, %rd8704, %rd8699;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6248,%dummy}, %rd8694;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6249}, %rd8694;
	}
	shf.r.wrap.b32 	%r6250, %r6249, %r6248, 14;
	shf.r.wrap.b32 	%r6251, %r6248, %r6249, 14;
	mov.b64 	%rd8706, {%r6251, %r6250};
	shf.r.wrap.b32 	%r6252, %r6249, %r6248, 18;
	shf.r.wrap.b32 	%r6253, %r6248, %r6249, 18;
	mov.b64 	%rd8707, {%r6253, %r6252};
	xor.b64  	%rd8708, %rd8707, %rd8706;
	shf.l.wrap.b32 	%r6254, %r6248, %r6249, 23;
	shf.l.wrap.b32 	%r6255, %r6249, %r6248, 23;
	mov.b64 	%rd8709, {%r6255, %r6254};
	xor.b64  	%rd8710, %rd8708, %rd8709;
	xor.b64  	%rd8711, %rd8670, %rd8646;
	and.b64  	%rd8712, %rd8694, %rd8711;
	xor.b64  	%rd8713, %rd8712, %rd8646;
	add.s64 	%rd8714, %rd8622, %rd8345;
	add.s64 	%rd8715, %rd8714, %rd83;
	add.s64 	%rd8716, %rd8715, %rd8713;
	add.s64 	%rd8717, %rd8716, %rd8710;
	add.s64 	%rd8718, %rd8717, %rd8633;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6256,%dummy}, %rd8705;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6257}, %rd8705;
	}
	shf.r.wrap.b32 	%r6258, %r6257, %r6256, 28;
	shf.r.wrap.b32 	%r6259, %r6256, %r6257, 28;
	mov.b64 	%rd8719, {%r6259, %r6258};
	shf.l.wrap.b32 	%r6260, %r6256, %r6257, 30;
	shf.l.wrap.b32 	%r6261, %r6257, %r6256, 30;
	mov.b64 	%rd8720, {%r6261, %r6260};
	xor.b64  	%rd8721, %rd8720, %rd8719;
	shf.l.wrap.b32 	%r6262, %r6256, %r6257, 25;
	shf.l.wrap.b32 	%r6263, %r6257, %r6256, 25;
	mov.b64 	%rd8722, {%r6263, %r6262};
	xor.b64  	%rd8723, %rd8721, %rd8722;
	xor.b64  	%rd8724, %rd8705, %rd8657;
	xor.b64  	%rd8725, %rd8705, %rd8681;
	and.b64  	%rd8726, %rd8725, %rd8724;
	xor.b64  	%rd8727, %rd8726, %rd8705;
	add.s64 	%rd8728, %rd8717, %rd8727;
	add.s64 	%rd8729, %rd8728, %rd8723;
	add.s64 	%rd8740, %rd8740, %rd8729;
	st.local.u64 	[%rd1], %rd8740;
	add.s64 	%rd8739, %rd8739, %rd8705;
	st.local.u64 	[%rd1+8], %rd8739;
	add.s64 	%rd8738, %rd8738, %rd8681;
	st.local.u64 	[%rd1+16], %rd8738;
	add.s64 	%rd8737, %rd8737, %rd8657;
	st.local.u64 	[%rd1+24], %rd8737;
	add.s64 	%rd8736, %rd8736, %rd8718;
	st.local.u64 	[%rd1+32], %rd8736;
	add.s64 	%rd8735, %rd8735, %rd8694;
	st.local.u64 	[%rd1+40], %rd8735;
	add.s64 	%rd8734, %rd8734, %rd8670;
	st.local.u64 	[%rd1+48], %rd8734;
	add.s64 	%rd8733, %rd8733, %rd8646;
	st.local.u64 	[%rd1+56], %rd8733;
	st.local.v2.u32 	[%rd1+64], {%r4185, %r4315};
	st.local.v2.u32 	[%rd1+72], {%r4315, %r4315};
	st.local.v2.u32 	[%rd1+80], {%r4315, %r4315};
	st.local.v2.u32 	[%rd1+88], {%r4315, %r4315};
	st.local.v2.u32 	[%rd1+96], {%r4315, %r4315};
	st.local.v2.u32 	[%rd1+104], {%r4315, %r4315};
	st.local.v2.u32 	[%rd1+112], {%r4315, %r4315};
	st.local.v2.u32 	[%rd1+120], {%r4315, %r4315};
	st.local.v2.u32 	[%rd1+128], {%r4315, %r4315};
	st.local.v2.u32 	[%rd1+136], {%r4315, %r4315};
	st.local.v2.u32 	[%rd1+144], {%r4315, %r4315};
	st.local.v2.u32 	[%rd1+152], {%r4315, %r4315};
	st.local.v2.u32 	[%rd1+160], {%r4315, %r4315};
	st.local.v2.u32 	[%rd1+168], {%r4315, %r4315};
	st.local.v2.u32 	[%rd1+176], {%r4315, %r4315};
	st.local.u32 	[%rd1+184], %r4315;
	st.local.u32 	[%rd3+4], %r4315;
	add.s32 	%r6266, %r6266, 32;
	mov.u32 	%r6264, %r4185;

BB5_2:
	add.s32 	%r113, %r1, -128;
	setp.lt.s32	%p2, %r6265, %r113;
	mul.wide.s32 	%rd333, %r6266, 4;
	add.s64 	%rd334, %rd330, %rd333;
	ld.global.u32 	%r5, [%rd334];
	add.s32 	%r114, %r6266, 1;
	mul.wide.s32 	%rd335, %r114, 4;
	add.s64 	%rd336, %rd330, %rd335;
	ld.global.u32 	%r6, [%rd336];
	add.s32 	%r115, %r6266, 2;
	mul.wide.s32 	%rd337, %r115, 4;
	add.s64 	%rd338, %rd330, %rd337;
	ld.global.u32 	%r7, [%rd338];
	add.s32 	%r116, %r6266, 3;
	mul.wide.s32 	%rd339, %r116, 4;
	add.s64 	%rd340, %rd330, %rd339;
	ld.global.u32 	%r8, [%rd340];
	add.s32 	%r117, %r6266, 4;
	mul.wide.s32 	%rd341, %r117, 4;
	add.s64 	%rd342, %rd330, %rd341;
	ld.global.u32 	%r9, [%rd342];
	add.s32 	%r118, %r6266, 5;
	mul.wide.s32 	%rd343, %r118, 4;
	add.s64 	%rd344, %rd330, %rd343;
	ld.global.u32 	%r10, [%rd344];
	add.s32 	%r119, %r6266, 6;
	mul.wide.s32 	%rd345, %r119, 4;
	add.s64 	%rd346, %rd330, %rd345;
	ld.global.u32 	%r11, [%rd346];
	add.s32 	%r120, %r6266, 7;
	mul.wide.s32 	%rd347, %r120, 4;
	add.s64 	%rd348, %rd330, %rd347;
	ld.global.u32 	%r12, [%rd348];
	add.s32 	%r121, %r6266, 8;
	mul.wide.s32 	%rd349, %r121, 4;
	add.s64 	%rd350, %rd330, %rd349;
	ld.global.u32 	%r13, [%rd350];
	add.s32 	%r122, %r6266, 9;
	mul.wide.s32 	%rd351, %r122, 4;
	add.s64 	%rd352, %rd330, %rd351;
	ld.global.u32 	%r14, [%rd352];
	add.s32 	%r123, %r6266, 10;
	mul.wide.s32 	%rd353, %r123, 4;
	add.s64 	%rd354, %rd330, %rd353;
	ld.global.u32 	%r15, [%rd354];
	add.s32 	%r124, %r6266, 11;
	mul.wide.s32 	%rd355, %r124, 4;
	add.s64 	%rd356, %rd330, %rd355;
	ld.global.u32 	%r16, [%rd356];
	add.s32 	%r125, %r6266, 12;
	mul.wide.s32 	%rd357, %r125, 4;
	add.s64 	%rd358, %rd330, %rd357;
	ld.global.u32 	%r17, [%rd358];
	add.s32 	%r126, %r6266, 13;
	mul.wide.s32 	%rd359, %r126, 4;
	add.s64 	%rd360, %rd330, %rd359;
	ld.global.u32 	%r18, [%rd360];
	add.s32 	%r127, %r6266, 14;
	mul.wide.s32 	%rd361, %r127, 4;
	add.s64 	%rd362, %rd330, %rd361;
	ld.global.u32 	%r19, [%rd362];
	add.s32 	%r128, %r6266, 15;
	mul.wide.s32 	%rd363, %r128, 4;
	add.s64 	%rd364, %rd330, %rd363;
	ld.global.u32 	%r20, [%rd364];
	add.s32 	%r129, %r6266, 16;
	mul.wide.s32 	%rd365, %r129, 4;
	add.s64 	%rd366, %rd330, %rd365;
	ld.global.u32 	%r21, [%rd366];
	add.s32 	%r130, %r6266, 17;
	mul.wide.s32 	%rd367, %r130, 4;
	add.s64 	%rd368, %rd330, %rd367;
	ld.global.u32 	%r22, [%rd368];
	add.s32 	%r131, %r6266, 18;
	mul.wide.s32 	%rd369, %r131, 4;
	add.s64 	%rd370, %rd330, %rd369;
	ld.global.u32 	%r23, [%rd370];
	add.s32 	%r132, %r6266, 19;
	mul.wide.s32 	%rd371, %r132, 4;
	add.s64 	%rd372, %rd330, %rd371;
	ld.global.u32 	%r24, [%rd372];
	add.s32 	%r133, %r6266, 20;
	mul.wide.s32 	%rd373, %r133, 4;
	add.s64 	%rd374, %rd330, %rd373;
	ld.global.u32 	%r25, [%rd374];
	add.s32 	%r134, %r6266, 21;
	mul.wide.s32 	%rd375, %r134, 4;
	add.s64 	%rd376, %rd330, %rd375;
	ld.global.u32 	%r26, [%rd376];
	add.s32 	%r135, %r6266, 22;
	mul.wide.s32 	%rd377, %r135, 4;
	add.s64 	%rd378, %rd330, %rd377;
	ld.global.u32 	%r27, [%rd378];
	add.s32 	%r136, %r6266, 23;
	mul.wide.s32 	%rd379, %r136, 4;
	add.s64 	%rd380, %rd330, %rd379;
	ld.global.u32 	%r28, [%rd380];
	add.s32 	%r137, %r6266, 24;
	mul.wide.s32 	%rd381, %r137, 4;
	add.s64 	%rd382, %rd330, %rd381;
	ld.global.u32 	%r29, [%rd382];
	add.s32 	%r138, %r6266, 25;
	mul.wide.s32 	%rd383, %r138, 4;
	add.s64 	%rd384, %rd330, %rd383;
	ld.global.u32 	%r30, [%rd384];
	add.s32 	%r139, %r6266, 26;
	mul.wide.s32 	%rd385, %r139, 4;
	add.s64 	%rd386, %rd330, %rd385;
	ld.global.u32 	%r31, [%rd386];
	add.s32 	%r140, %r6266, 27;
	mul.wide.s32 	%rd387, %r140, 4;
	add.s64 	%rd388, %rd330, %rd387;
	ld.global.u32 	%r32, [%rd388];
	add.s32 	%r141, %r6266, 28;
	mul.wide.s32 	%rd389, %r141, 4;
	add.s64 	%rd390, %rd330, %rd389;
	ld.global.u32 	%r33, [%rd390];
	add.s32 	%r142, %r6266, 29;
	mul.wide.s32 	%rd391, %r142, 4;
	add.s64 	%rd392, %rd330, %rd391;
	ld.global.u32 	%r34, [%rd392];
	add.s32 	%r143, %r6266, 30;
	mul.wide.s32 	%rd393, %r143, 4;
	add.s64 	%rd394, %rd330, %rd393;
	ld.global.u32 	%r35, [%rd394];
	add.s32 	%r144, %r6266, 31;
	mul.wide.s32 	%rd395, %r144, 4;
	add.s64 	%rd396, %rd330, %rd395;
	ld.global.u32 	%r36, [%rd396];
	@%p2 bra 	BB5_8;

	ld.param.u64 	%rd8731, [m09600_init_param_0];
	add.u64 	%rd8730, %SP, 0;
	add.u64 	%rd397, %SP, 320;
	cvta.to.local.u64 	%rd398, %rd397;
	add.u64 	%rd399, %SP, 304;
	cvta.to.local.u64 	%rd400, %rd399;
	add.u64 	%rd401, %SP, 288;
	cvta.to.local.u64 	%rd402, %rd401;
	add.u64 	%rd403, %SP, 272;
	cvta.to.local.u64 	%rd404, %rd403;
	add.u64 	%rd405, %SP, 256;
	cvta.to.local.u64 	%rd406, %rd405;
	add.u64 	%rd407, %SP, 240;
	cvta.to.local.u64 	%rd408, %rd407;
	add.u64 	%rd409, %SP, 224;
	cvta.to.local.u64 	%rd410, %rd409;
	add.u64 	%rd411, %SP, 208;
	cvta.to.local.u64 	%rd412, %rd411;
	st.local.v4.u32 	[%rd412], {%r5, %r6, %r7, %r8};
	st.local.v4.u32 	[%rd410], {%r9, %r10, %r11, %r12};
	st.local.v4.u32 	[%rd408], {%r13, %r14, %r15, %r16};
	st.local.v4.u32 	[%rd406], {%r17, %r18, %r19, %r20};
	st.local.v4.u32 	[%rd404], {%r21, %r22, %r23, %r24};
	st.local.v4.u32 	[%rd402], {%r25, %r26, %r27, %r28};
	st.local.v4.u32 	[%rd400], {%r29, %r30, %r31, %r32};
	st.local.v4.u32 	[%rd398], {%r33, %r34, %r35, %r36};
	sub.s32 	%r145, %r1, %r6265;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8730;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd411;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd409;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd407;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd405;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd403;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd401;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd399;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd397;
	.param .b32 param9;
	st.param.b32	[param9+0], %r145;
	call.uni 
	sha512_update_128, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	
	//{
	}// Callseq End 0
	mul.lo.s64 	%rd414, %rd2, 260;
	add.s64 	%rd415, %rd8731, %rd414;
	ld.global.u32 	%r146, [%rd415+256];
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8730;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd415;
	.param .b32 param2;
	st.param.b32	[param2+0], %r146;
	call.uni 
	sha512_update_global_utf16le_swap, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 1
	ld.local.u32 	%r37, [%rd1+192];
	not.b32 	%r147, %r37;
	and.b32  	%r148, %r37, 127;
	bfe.u32 	%r149, %r37, 2, 2;
	and.b32  	%r150, %r147, 3;
	shl.b32 	%r151, %r150, 3;
	mov.u32 	%r152, 255;
	shl.b32 	%r153, %r152, %r151;
	setp.eq.s32	%p3, %r149, 0;
	selp.b32	%r154, %r153, 0, %p3;
	setp.eq.s32	%p4, %r149, 1;
	selp.b32	%r155, %r153, 0, %p4;
	setp.eq.s32	%p5, %r149, 2;
	selp.b32	%r156, %r153, 0, %p5;
	setp.eq.s32	%p6, %r149, 3;
	selp.b32	%r157, %r153, 0, %p6;
	bfe.u32 	%r158, %r37, 4, 3;
	setp.eq.s32	%p7, %r158, 0;
	selp.b32	%r159, -2139062144, 0, %p7;
	and.b32  	%r160, %r154, %r159;
	ld.local.v2.u32 	{%r161, %r162}, [%rd1+64];
	or.b32  	%r6296, %r160, %r161;
	and.b32  	%r164, %r155, %r159;
	or.b32  	%r6295, %r164, %r162;
	ld.local.v2.u32 	{%r166, %r167}, [%rd1+72];
	ld.local.v2.u32 	{%r168, %r169}, [%rd1+80];
	ld.local.v2.u32 	{%r170, %r171}, [%rd1+88];
	ld.local.v2.u32 	{%r172, %r173}, [%rd1+96];
	ld.local.v2.u32 	{%r174, %r175}, [%rd1+104];
	ld.local.v2.u32 	{%r176, %r177}, [%rd1+112];
	ld.local.v2.u32 	{%r178, %r179}, [%rd1+120];
	ld.local.v2.u32 	{%r180, %r181}, [%rd1+128];
	ld.local.v2.u32 	{%r182, %r183}, [%rd1+136];
	ld.local.v2.u32 	{%r184, %r185}, [%rd1+144];
	ld.local.v2.u32 	{%r186, %r187}, [%rd1+152];
	ld.local.v2.u32 	{%r188, %r189}, [%rd1+160];
	ld.local.v2.u32 	{%r190, %r191}, [%rd1+168];
	ld.local.v2.u32 	{%r192, %r193}, [%rd1+176];
	ld.local.u32 	%r194, [%rd1+184];
	st.local.v2.u32 	[%rd1+64], {%r6296, %r6295};
	and.b32  	%r195, %r156, %r159;
	or.b32  	%r6294, %r195, %r166;
	and.b32  	%r197, %r157, %r159;
	or.b32  	%r6293, %r197, %r167;
	st.local.v2.u32 	[%rd1+72], {%r6294, %r6293};
	setp.eq.s32	%p8, %r158, 1;
	selp.b32	%r199, -2139062144, 0, %p8;
	and.b32  	%r200, %r154, %r199;
	or.b32  	%r6292, %r200, %r168;
	and.b32  	%r202, %r155, %r199;
	or.b32  	%r6291, %r169, %r202;
	st.local.v2.u32 	[%rd1+80], {%r6292, %r6291};
	and.b32  	%r204, %r156, %r199;
	or.b32  	%r6290, %r170, %r204;
	and.b32  	%r206, %r157, %r199;
	or.b32  	%r6289, %r171, %r206;
	st.local.v2.u32 	[%rd1+88], {%r6290, %r6289};
	setp.eq.s32	%p9, %r158, 2;
	selp.b32	%r208, -2139062144, 0, %p9;
	and.b32  	%r209, %r154, %r208;
	or.b32  	%r6288, %r172, %r209;
	and.b32  	%r211, %r155, %r208;
	or.b32  	%r6287, %r173, %r211;
	st.local.v2.u32 	[%rd1+96], {%r6288, %r6287};
	and.b32  	%r213, %r156, %r208;
	or.b32  	%r6286, %r174, %r213;
	and.b32  	%r215, %r157, %r208;
	or.b32  	%r6285, %r175, %r215;
	st.local.v2.u32 	[%rd1+104], {%r6286, %r6285};
	setp.eq.s32	%p10, %r158, 3;
	selp.b32	%r217, -2139062144, 0, %p10;
	and.b32  	%r218, %r154, %r217;
	or.b32  	%r6284, %r176, %r218;
	and.b32  	%r220, %r155, %r217;
	or.b32  	%r6283, %r177, %r220;
	st.local.v2.u32 	[%rd1+112], {%r6284, %r6283};
	and.b32  	%r222, %r156, %r217;
	or.b32  	%r6282, %r178, %r222;
	and.b32  	%r224, %r157, %r217;
	or.b32  	%r6281, %r179, %r224;
	st.local.v2.u32 	[%rd1+120], {%r6282, %r6281};
	setp.eq.s32	%p11, %r158, 4;
	selp.b32	%r226, -2139062144, 0, %p11;
	and.b32  	%r227, %r154, %r226;
	or.b32  	%r6280, %r180, %r227;
	and.b32  	%r229, %r155, %r226;
	or.b32  	%r6279, %r181, %r229;
	st.local.v2.u32 	[%rd1+128], {%r6280, %r6279};
	and.b32  	%r231, %r156, %r226;
	or.b32  	%r6278, %r182, %r231;
	and.b32  	%r233, %r157, %r226;
	or.b32  	%r6277, %r183, %r233;
	st.local.v2.u32 	[%rd1+136], {%r6278, %r6277};
	setp.eq.s32	%p12, %r158, 5;
	selp.b32	%r235, -2139062144, 0, %p12;
	and.b32  	%r236, %r154, %r235;
	or.b32  	%r6276, %r184, %r236;
	and.b32  	%r238, %r155, %r235;
	or.b32  	%r6275, %r185, %r238;
	st.local.v2.u32 	[%rd1+144], {%r6276, %r6275};
	and.b32  	%r240, %r156, %r235;
	or.b32  	%r6274, %r186, %r240;
	and.b32  	%r242, %r157, %r235;
	or.b32  	%r6273, %r187, %r242;
	st.local.v2.u32 	[%rd1+152], {%r6274, %r6273};
	setp.eq.s32	%p13, %r158, 6;
	selp.b32	%r244, -2139062144, 0, %p13;
	and.b32  	%r245, %r154, %r244;
	or.b32  	%r6272, %r188, %r245;
	and.b32  	%r247, %r155, %r244;
	or.b32  	%r6271, %r189, %r247;
	st.local.v2.u32 	[%rd1+160], {%r6272, %r6271};
	and.b32  	%r249, %r156, %r244;
	or.b32  	%r6270, %r190, %r249;
	and.b32  	%r251, %r157, %r244;
	or.b32  	%r6269, %r191, %r251;
	st.local.v2.u32 	[%rd1+168], {%r6270, %r6269};
	setp.eq.s32	%p14, %r158, 7;
	selp.b32	%r253, -2139062144, 0, %p14;
	and.b32  	%r254, %r154, %r253;
	or.b32  	%r6268, %r192, %r254;
	and.b32  	%r256, %r155, %r253;
	or.b32  	%r6267, %r193, %r256;
	st.local.v2.u32 	[%rd1+176], {%r6268, %r6267};
	and.b32  	%r258, %r156, %r253;
	or.b32  	%r68, %r194, %r258;
	st.local.u32 	[%rd1+184], %r68;
	and.b32  	%r259, %r157, %r253;
	ld.local.u32 	%r260, [%rd3+4];
	or.b32  	%r69, %r260, %r259;
	st.local.u32 	[%rd3+4], %r69;
	setp.gt.u32	%p15, %r148, 111;
	ld.local.u64 	%rd8812, [%rd1];
	ld.local.u64 	%rd8811, [%rd1+8];
	ld.local.u64 	%rd8810, [%rd1+16];
	ld.local.u64 	%rd8809, [%rd1+24];
	ld.local.u64 	%rd8808, [%rd1+32];
	ld.local.u64 	%rd8807, [%rd1+40];
	ld.local.u64 	%rd8806, [%rd1+48];
	ld.local.u64 	%rd8805, [%rd1+56];
	@%p15 bra 	BB5_5;
	bra.uni 	BB5_4;

BB5_5:
	mov.b64	%rd416, {%r6295, %r6296};
	mov.b64	%rd417, {%r6293, %r6294};
	mov.b64	%rd418, {%r6291, %r6292};
	mov.b64	%rd419, {%r6289, %r6290};
	mov.b64	%rd420, {%r6287, %r6288};
	mov.b64	%rd421, {%r6285, %r6286};
	mov.b64	%rd422, {%r6283, %r6284};
	mov.b64	%rd423, {%r6281, %r6282};
	mov.b64	%rd424, {%r6279, %r6280};
	mov.b64	%rd425, {%r6277, %r6278};
	mov.b64	%rd426, {%r6275, %r6276};
	mov.b64	%rd427, {%r6273, %r6274};
	mov.b64	%rd428, {%r6271, %r6272};
	mov.b64	%rd429, {%r6269, %r6270};
	mov.b64	%rd430, {%r6267, %r6268};
	mov.b64	%rd431, {%r69, %r68};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r291,%dummy}, %rd8808;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r292}, %rd8808;
	}
	shf.r.wrap.b32 	%r293, %r292, %r291, 18;
	shf.r.wrap.b32 	%r294, %r291, %r292, 18;
	mov.b64 	%rd432, {%r294, %r293};
	shf.r.wrap.b32 	%r295, %r292, %r291, 14;
	shf.r.wrap.b32 	%r296, %r291, %r292, 14;
	mov.b64 	%rd433, {%r296, %r295};
	xor.b64  	%rd434, %rd432, %rd433;
	shf.l.wrap.b32 	%r297, %r291, %r292, 23;
	shf.l.wrap.b32 	%r298, %r292, %r291, 23;
	mov.b64 	%rd435, {%r298, %r297};
	xor.b64  	%rd436, %rd434, %rd435;
	xor.b64  	%rd437, %rd8806, %rd8807;
	and.b64  	%rd438, %rd437, %rd8808;
	xor.b64  	%rd439, %rd438, %rd8806;
	add.s64 	%rd440, %rd439, %rd8805;
	add.s64 	%rd441, %rd440, %rd416;
	add.s64 	%rd442, %rd441, %rd4;
	add.s64 	%rd443, %rd442, %rd436;
	add.s64 	%rd444, %rd443, %rd8809;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r299}, %rd8812;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r300,%dummy}, %rd8812;
	}
	shf.l.wrap.b32 	%r301, %r300, %r299, 30;
	shf.l.wrap.b32 	%r302, %r299, %r300, 30;
	mov.b64 	%rd445, {%r302, %r301};
	shf.r.wrap.b32 	%r303, %r299, %r300, 28;
	shf.r.wrap.b32 	%r304, %r300, %r299, 28;
	mov.b64 	%rd446, {%r304, %r303};
	xor.b64  	%rd447, %rd445, %rd446;
	shf.l.wrap.b32 	%r305, %r300, %r299, 25;
	shf.l.wrap.b32 	%r306, %r299, %r300, 25;
	mov.b64 	%rd448, {%r306, %r305};
	xor.b64  	%rd449, %rd447, %rd448;
	xor.b64  	%rd450, %rd8811, %rd8812;
	xor.b64  	%rd451, %rd8810, %rd8812;
	and.b64  	%rd452, %rd451, %rd450;
	xor.b64  	%rd453, %rd452, %rd8812;
	add.s64 	%rd454, %rd443, %rd453;
	add.s64 	%rd455, %rd454, %rd449;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r307,%dummy}, %rd444;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r308}, %rd444;
	}
	shf.r.wrap.b32 	%r309, %r308, %r307, 14;
	shf.r.wrap.b32 	%r310, %r307, %r308, 14;
	mov.b64 	%rd456, {%r310, %r309};
	shf.r.wrap.b32 	%r311, %r308, %r307, 18;
	shf.r.wrap.b32 	%r312, %r307, %r308, 18;
	mov.b64 	%rd457, {%r312, %r311};
	xor.b64  	%rd458, %rd457, %rd456;
	shf.l.wrap.b32 	%r313, %r307, %r308, 23;
	shf.l.wrap.b32 	%r314, %r308, %r307, 23;
	mov.b64 	%rd459, {%r314, %r313};
	xor.b64  	%rd460, %rd458, %rd459;
	xor.b64  	%rd461, %rd8807, %rd8808;
	and.b64  	%rd462, %rd444, %rd461;
	xor.b64  	%rd463, %rd462, %rd8807;
	add.s64 	%rd464, %rd417, %rd8806;
	add.s64 	%rd465, %rd464, %rd5;
	add.s64 	%rd466, %rd465, %rd463;
	add.s64 	%rd467, %rd466, %rd460;
	add.s64 	%rd468, %rd467, %rd8810;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r315,%dummy}, %rd455;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r316}, %rd455;
	}
	shf.r.wrap.b32 	%r317, %r316, %r315, 28;
	shf.r.wrap.b32 	%r318, %r315, %r316, 28;
	mov.b64 	%rd469, {%r318, %r317};
	shf.l.wrap.b32 	%r319, %r315, %r316, 30;
	shf.l.wrap.b32 	%r320, %r316, %r315, 30;
	mov.b64 	%rd470, {%r320, %r319};
	xor.b64  	%rd471, %rd470, %rd469;
	shf.l.wrap.b32 	%r321, %r315, %r316, 25;
	shf.l.wrap.b32 	%r322, %r316, %r315, 25;
	mov.b64 	%rd472, {%r322, %r321};
	xor.b64  	%rd473, %rd471, %rd472;
	xor.b64  	%rd474, %rd455, %rd8811;
	xor.b64  	%rd475, %rd455, %rd8812;
	and.b64  	%rd476, %rd475, %rd474;
	xor.b64  	%rd477, %rd476, %rd455;
	add.s64 	%rd478, %rd467, %rd477;
	add.s64 	%rd479, %rd478, %rd473;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r323,%dummy}, %rd468;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r324}, %rd468;
	}
	shf.r.wrap.b32 	%r325, %r324, %r323, 14;
	shf.r.wrap.b32 	%r326, %r323, %r324, 14;
	mov.b64 	%rd480, {%r326, %r325};
	shf.r.wrap.b32 	%r327, %r324, %r323, 18;
	shf.r.wrap.b32 	%r328, %r323, %r324, 18;
	mov.b64 	%rd481, {%r328, %r327};
	xor.b64  	%rd482, %rd481, %rd480;
	shf.l.wrap.b32 	%r329, %r323, %r324, 23;
	shf.l.wrap.b32 	%r330, %r324, %r323, 23;
	mov.b64 	%rd483, {%r330, %r329};
	xor.b64  	%rd484, %rd482, %rd483;
	xor.b64  	%rd485, %rd444, %rd8808;
	and.b64  	%rd486, %rd468, %rd485;
	xor.b64  	%rd487, %rd486, %rd8808;
	add.s64 	%rd488, %rd418, %rd8807;
	add.s64 	%rd489, %rd488, %rd6;
	add.s64 	%rd490, %rd489, %rd487;
	add.s64 	%rd491, %rd490, %rd484;
	add.s64 	%rd492, %rd491, %rd8811;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r331,%dummy}, %rd479;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r332}, %rd479;
	}
	shf.r.wrap.b32 	%r333, %r332, %r331, 28;
	shf.r.wrap.b32 	%r334, %r331, %r332, 28;
	mov.b64 	%rd493, {%r334, %r333};
	shf.l.wrap.b32 	%r335, %r331, %r332, 30;
	shf.l.wrap.b32 	%r336, %r332, %r331, 30;
	mov.b64 	%rd494, {%r336, %r335};
	xor.b64  	%rd495, %rd494, %rd493;
	shf.l.wrap.b32 	%r337, %r331, %r332, 25;
	shf.l.wrap.b32 	%r338, %r332, %r331, 25;
	mov.b64 	%rd496, {%r338, %r337};
	xor.b64  	%rd497, %rd495, %rd496;
	xor.b64  	%rd498, %rd479, %rd8812;
	xor.b64  	%rd499, %rd479, %rd455;
	and.b64  	%rd500, %rd499, %rd498;
	xor.b64  	%rd501, %rd500, %rd479;
	add.s64 	%rd502, %rd491, %rd501;
	add.s64 	%rd503, %rd502, %rd497;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r339,%dummy}, %rd492;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r340}, %rd492;
	}
	shf.r.wrap.b32 	%r341, %r340, %r339, 14;
	shf.r.wrap.b32 	%r342, %r339, %r340, 14;
	mov.b64 	%rd504, {%r342, %r341};
	shf.r.wrap.b32 	%r343, %r340, %r339, 18;
	shf.r.wrap.b32 	%r344, %r339, %r340, 18;
	mov.b64 	%rd505, {%r344, %r343};
	xor.b64  	%rd506, %rd505, %rd504;
	shf.l.wrap.b32 	%r345, %r339, %r340, 23;
	shf.l.wrap.b32 	%r346, %r340, %r339, 23;
	mov.b64 	%rd507, {%r346, %r345};
	xor.b64  	%rd508, %rd506, %rd507;
	xor.b64  	%rd509, %rd468, %rd444;
	and.b64  	%rd510, %rd492, %rd509;
	xor.b64  	%rd511, %rd510, %rd444;
	add.s64 	%rd512, %rd419, %rd8808;
	add.s64 	%rd513, %rd512, %rd7;
	add.s64 	%rd514, %rd513, %rd511;
	add.s64 	%rd515, %rd514, %rd508;
	add.s64 	%rd516, %rd515, %rd8812;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r347,%dummy}, %rd503;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r348}, %rd503;
	}
	shf.r.wrap.b32 	%r349, %r348, %r347, 28;
	shf.r.wrap.b32 	%r350, %r347, %r348, 28;
	mov.b64 	%rd517, {%r350, %r349};
	shf.l.wrap.b32 	%r351, %r347, %r348, 30;
	shf.l.wrap.b32 	%r352, %r348, %r347, 30;
	mov.b64 	%rd518, {%r352, %r351};
	xor.b64  	%rd519, %rd518, %rd517;
	shf.l.wrap.b32 	%r353, %r347, %r348, 25;
	shf.l.wrap.b32 	%r354, %r348, %r347, 25;
	mov.b64 	%rd520, {%r354, %r353};
	xor.b64  	%rd521, %rd519, %rd520;
	xor.b64  	%rd522, %rd503, %rd455;
	xor.b64  	%rd523, %rd503, %rd479;
	and.b64  	%rd524, %rd523, %rd522;
	xor.b64  	%rd525, %rd524, %rd503;
	add.s64 	%rd526, %rd515, %rd525;
	add.s64 	%rd527, %rd526, %rd521;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r355,%dummy}, %rd516;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r356}, %rd516;
	}
	shf.r.wrap.b32 	%r357, %r356, %r355, 14;
	shf.r.wrap.b32 	%r358, %r355, %r356, 14;
	mov.b64 	%rd528, {%r358, %r357};
	shf.r.wrap.b32 	%r359, %r356, %r355, 18;
	shf.r.wrap.b32 	%r360, %r355, %r356, 18;
	mov.b64 	%rd529, {%r360, %r359};
	xor.b64  	%rd530, %rd529, %rd528;
	shf.l.wrap.b32 	%r361, %r355, %r356, 23;
	shf.l.wrap.b32 	%r362, %r356, %r355, 23;
	mov.b64 	%rd531, {%r362, %r361};
	xor.b64  	%rd532, %rd530, %rd531;
	xor.b64  	%rd533, %rd492, %rd468;
	and.b64  	%rd534, %rd516, %rd533;
	xor.b64  	%rd535, %rd534, %rd468;
	add.s64 	%rd536, %rd444, %rd420;
	add.s64 	%rd537, %rd536, %rd8;
	add.s64 	%rd538, %rd537, %rd535;
	add.s64 	%rd539, %rd538, %rd532;
	add.s64 	%rd540, %rd539, %rd455;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r363,%dummy}, %rd527;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r364}, %rd527;
	}
	shf.r.wrap.b32 	%r365, %r364, %r363, 28;
	shf.r.wrap.b32 	%r366, %r363, %r364, 28;
	mov.b64 	%rd541, {%r366, %r365};
	shf.l.wrap.b32 	%r367, %r363, %r364, 30;
	shf.l.wrap.b32 	%r368, %r364, %r363, 30;
	mov.b64 	%rd542, {%r368, %r367};
	xor.b64  	%rd543, %rd542, %rd541;
	shf.l.wrap.b32 	%r369, %r363, %r364, 25;
	shf.l.wrap.b32 	%r370, %r364, %r363, 25;
	mov.b64 	%rd544, {%r370, %r369};
	xor.b64  	%rd545, %rd543, %rd544;
	xor.b64  	%rd546, %rd527, %rd479;
	xor.b64  	%rd547, %rd527, %rd503;
	and.b64  	%rd548, %rd547, %rd546;
	xor.b64  	%rd549, %rd548, %rd527;
	add.s64 	%rd550, %rd539, %rd549;
	add.s64 	%rd551, %rd550, %rd545;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r371,%dummy}, %rd540;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r372}, %rd540;
	}
	shf.r.wrap.b32 	%r373, %r372, %r371, 14;
	shf.r.wrap.b32 	%r374, %r371, %r372, 14;
	mov.b64 	%rd552, {%r374, %r373};
	shf.r.wrap.b32 	%r375, %r372, %r371, 18;
	shf.r.wrap.b32 	%r376, %r371, %r372, 18;
	mov.b64 	%rd553, {%r376, %r375};
	xor.b64  	%rd554, %rd553, %rd552;
	shf.l.wrap.b32 	%r377, %r371, %r372, 23;
	shf.l.wrap.b32 	%r378, %r372, %r371, 23;
	mov.b64 	%rd555, {%r378, %r377};
	xor.b64  	%rd556, %rd554, %rd555;
	xor.b64  	%rd557, %rd516, %rd492;
	and.b64  	%rd558, %rd540, %rd557;
	xor.b64  	%rd559, %rd558, %rd492;
	add.s64 	%rd560, %rd468, %rd421;
	add.s64 	%rd561, %rd560, %rd9;
	add.s64 	%rd562, %rd561, %rd559;
	add.s64 	%rd563, %rd562, %rd556;
	add.s64 	%rd564, %rd563, %rd479;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r379,%dummy}, %rd551;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r380}, %rd551;
	}
	shf.r.wrap.b32 	%r381, %r380, %r379, 28;
	shf.r.wrap.b32 	%r382, %r379, %r380, 28;
	mov.b64 	%rd565, {%r382, %r381};
	shf.l.wrap.b32 	%r383, %r379, %r380, 30;
	shf.l.wrap.b32 	%r384, %r380, %r379, 30;
	mov.b64 	%rd566, {%r384, %r383};
	xor.b64  	%rd567, %rd566, %rd565;
	shf.l.wrap.b32 	%r385, %r379, %r380, 25;
	shf.l.wrap.b32 	%r386, %r380, %r379, 25;
	mov.b64 	%rd568, {%r386, %r385};
	xor.b64  	%rd569, %rd567, %rd568;
	xor.b64  	%rd570, %rd551, %rd503;
	xor.b64  	%rd571, %rd551, %rd527;
	and.b64  	%rd572, %rd571, %rd570;
	xor.b64  	%rd573, %rd572, %rd551;
	add.s64 	%rd574, %rd563, %rd573;
	add.s64 	%rd575, %rd574, %rd569;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r387,%dummy}, %rd564;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r388}, %rd564;
	}
	shf.r.wrap.b32 	%r389, %r388, %r387, 14;
	shf.r.wrap.b32 	%r390, %r387, %r388, 14;
	mov.b64 	%rd576, {%r390, %r389};
	shf.r.wrap.b32 	%r391, %r388, %r387, 18;
	shf.r.wrap.b32 	%r392, %r387, %r388, 18;
	mov.b64 	%rd577, {%r392, %r391};
	xor.b64  	%rd578, %rd577, %rd576;
	shf.l.wrap.b32 	%r393, %r387, %r388, 23;
	shf.l.wrap.b32 	%r394, %r388, %r387, 23;
	mov.b64 	%rd579, {%r394, %r393};
	xor.b64  	%rd580, %rd578, %rd579;
	xor.b64  	%rd581, %rd540, %rd516;
	and.b64  	%rd582, %rd564, %rd581;
	xor.b64  	%rd583, %rd582, %rd516;
	add.s64 	%rd584, %rd492, %rd422;
	add.s64 	%rd585, %rd584, %rd10;
	add.s64 	%rd586, %rd585, %rd583;
	add.s64 	%rd587, %rd586, %rd580;
	add.s64 	%rd588, %rd587, %rd503;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r395,%dummy}, %rd575;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r396}, %rd575;
	}
	shf.r.wrap.b32 	%r397, %r396, %r395, 28;
	shf.r.wrap.b32 	%r398, %r395, %r396, 28;
	mov.b64 	%rd589, {%r398, %r397};
	shf.l.wrap.b32 	%r399, %r395, %r396, 30;
	shf.l.wrap.b32 	%r400, %r396, %r395, 30;
	mov.b64 	%rd590, {%r400, %r399};
	xor.b64  	%rd591, %rd590, %rd589;
	shf.l.wrap.b32 	%r401, %r395, %r396, 25;
	shf.l.wrap.b32 	%r402, %r396, %r395, 25;
	mov.b64 	%rd592, {%r402, %r401};
	xor.b64  	%rd593, %rd591, %rd592;
	xor.b64  	%rd594, %rd575, %rd527;
	xor.b64  	%rd595, %rd575, %rd551;
	and.b64  	%rd596, %rd595, %rd594;
	xor.b64  	%rd597, %rd596, %rd575;
	add.s64 	%rd598, %rd587, %rd597;
	add.s64 	%rd599, %rd598, %rd593;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r403,%dummy}, %rd588;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r404}, %rd588;
	}
	shf.r.wrap.b32 	%r405, %r404, %r403, 14;
	shf.r.wrap.b32 	%r406, %r403, %r404, 14;
	mov.b64 	%rd600, {%r406, %r405};
	shf.r.wrap.b32 	%r407, %r404, %r403, 18;
	shf.r.wrap.b32 	%r408, %r403, %r404, 18;
	mov.b64 	%rd601, {%r408, %r407};
	xor.b64  	%rd602, %rd601, %rd600;
	shf.l.wrap.b32 	%r409, %r403, %r404, 23;
	shf.l.wrap.b32 	%r410, %r404, %r403, 23;
	mov.b64 	%rd603, {%r410, %r409};
	xor.b64  	%rd604, %rd602, %rd603;
	xor.b64  	%rd605, %rd564, %rd540;
	and.b64  	%rd606, %rd588, %rd605;
	xor.b64  	%rd607, %rd606, %rd540;
	add.s64 	%rd608, %rd516, %rd423;
	add.s64 	%rd609, %rd608, %rd11;
	add.s64 	%rd610, %rd609, %rd607;
	add.s64 	%rd611, %rd610, %rd604;
	add.s64 	%rd612, %rd611, %rd527;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r411,%dummy}, %rd599;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r412}, %rd599;
	}
	shf.r.wrap.b32 	%r413, %r412, %r411, 28;
	shf.r.wrap.b32 	%r414, %r411, %r412, 28;
	mov.b64 	%rd613, {%r414, %r413};
	shf.l.wrap.b32 	%r415, %r411, %r412, 30;
	shf.l.wrap.b32 	%r416, %r412, %r411, 30;
	mov.b64 	%rd614, {%r416, %r415};
	xor.b64  	%rd615, %rd614, %rd613;
	shf.l.wrap.b32 	%r417, %r411, %r412, 25;
	shf.l.wrap.b32 	%r418, %r412, %r411, 25;
	mov.b64 	%rd616, {%r418, %r417};
	xor.b64  	%rd617, %rd615, %rd616;
	xor.b64  	%rd618, %rd599, %rd551;
	xor.b64  	%rd619, %rd599, %rd575;
	and.b64  	%rd620, %rd619, %rd618;
	xor.b64  	%rd621, %rd620, %rd599;
	add.s64 	%rd622, %rd611, %rd621;
	add.s64 	%rd623, %rd622, %rd617;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r419,%dummy}, %rd612;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r420}, %rd612;
	}
	shf.r.wrap.b32 	%r421, %r420, %r419, 14;
	shf.r.wrap.b32 	%r422, %r419, %r420, 14;
	mov.b64 	%rd624, {%r422, %r421};
	shf.r.wrap.b32 	%r423, %r420, %r419, 18;
	shf.r.wrap.b32 	%r424, %r419, %r420, 18;
	mov.b64 	%rd625, {%r424, %r423};
	xor.b64  	%rd626, %rd625, %rd624;
	shf.l.wrap.b32 	%r425, %r419, %r420, 23;
	shf.l.wrap.b32 	%r426, %r420, %r419, 23;
	mov.b64 	%rd627, {%r426, %r425};
	xor.b64  	%rd628, %rd626, %rd627;
	xor.b64  	%rd629, %rd588, %rd564;
	and.b64  	%rd630, %rd612, %rd629;
	xor.b64  	%rd631, %rd630, %rd564;
	add.s64 	%rd632, %rd540, %rd424;
	add.s64 	%rd633, %rd632, %rd12;
	add.s64 	%rd634, %rd633, %rd631;
	add.s64 	%rd635, %rd634, %rd628;
	add.s64 	%rd636, %rd635, %rd551;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r427,%dummy}, %rd623;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r428}, %rd623;
	}
	shf.r.wrap.b32 	%r429, %r428, %r427, 28;
	shf.r.wrap.b32 	%r430, %r427, %r428, 28;
	mov.b64 	%rd637, {%r430, %r429};
	shf.l.wrap.b32 	%r431, %r427, %r428, 30;
	shf.l.wrap.b32 	%r432, %r428, %r427, 30;
	mov.b64 	%rd638, {%r432, %r431};
	xor.b64  	%rd639, %rd638, %rd637;
	shf.l.wrap.b32 	%r433, %r427, %r428, 25;
	shf.l.wrap.b32 	%r434, %r428, %r427, 25;
	mov.b64 	%rd640, {%r434, %r433};
	xor.b64  	%rd641, %rd639, %rd640;
	xor.b64  	%rd642, %rd623, %rd575;
	xor.b64  	%rd643, %rd623, %rd599;
	and.b64  	%rd644, %rd643, %rd642;
	xor.b64  	%rd645, %rd644, %rd623;
	add.s64 	%rd646, %rd635, %rd645;
	add.s64 	%rd647, %rd646, %rd641;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r435,%dummy}, %rd636;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r436}, %rd636;
	}
	shf.r.wrap.b32 	%r437, %r436, %r435, 14;
	shf.r.wrap.b32 	%r438, %r435, %r436, 14;
	mov.b64 	%rd648, {%r438, %r437};
	shf.r.wrap.b32 	%r439, %r436, %r435, 18;
	shf.r.wrap.b32 	%r440, %r435, %r436, 18;
	mov.b64 	%rd649, {%r440, %r439};
	xor.b64  	%rd650, %rd649, %rd648;
	shf.l.wrap.b32 	%r441, %r435, %r436, 23;
	shf.l.wrap.b32 	%r442, %r436, %r435, 23;
	mov.b64 	%rd651, {%r442, %r441};
	xor.b64  	%rd652, %rd650, %rd651;
	xor.b64  	%rd653, %rd612, %rd588;
	and.b64  	%rd654, %rd636, %rd653;
	xor.b64  	%rd655, %rd654, %rd588;
	add.s64 	%rd656, %rd564, %rd425;
	add.s64 	%rd657, %rd656, %rd13;
	add.s64 	%rd658, %rd657, %rd655;
	add.s64 	%rd659, %rd658, %rd652;
	add.s64 	%rd660, %rd659, %rd575;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r443,%dummy}, %rd647;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r444}, %rd647;
	}
	shf.r.wrap.b32 	%r445, %r444, %r443, 28;
	shf.r.wrap.b32 	%r446, %r443, %r444, 28;
	mov.b64 	%rd661, {%r446, %r445};
	shf.l.wrap.b32 	%r447, %r443, %r444, 30;
	shf.l.wrap.b32 	%r448, %r444, %r443, 30;
	mov.b64 	%rd662, {%r448, %r447};
	xor.b64  	%rd663, %rd662, %rd661;
	shf.l.wrap.b32 	%r449, %r443, %r444, 25;
	shf.l.wrap.b32 	%r450, %r444, %r443, 25;
	mov.b64 	%rd664, {%r450, %r449};
	xor.b64  	%rd665, %rd663, %rd664;
	xor.b64  	%rd666, %rd647, %rd599;
	xor.b64  	%rd667, %rd647, %rd623;
	and.b64  	%rd668, %rd667, %rd666;
	xor.b64  	%rd669, %rd668, %rd647;
	add.s64 	%rd670, %rd659, %rd669;
	add.s64 	%rd671, %rd670, %rd665;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r451,%dummy}, %rd660;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r452}, %rd660;
	}
	shf.r.wrap.b32 	%r453, %r452, %r451, 14;
	shf.r.wrap.b32 	%r454, %r451, %r452, 14;
	mov.b64 	%rd672, {%r454, %r453};
	shf.r.wrap.b32 	%r455, %r452, %r451, 18;
	shf.r.wrap.b32 	%r456, %r451, %r452, 18;
	mov.b64 	%rd673, {%r456, %r455};
	xor.b64  	%rd674, %rd673, %rd672;
	shf.l.wrap.b32 	%r457, %r451, %r452, 23;
	shf.l.wrap.b32 	%r458, %r452, %r451, 23;
	mov.b64 	%rd675, {%r458, %r457};
	xor.b64  	%rd676, %rd674, %rd675;
	xor.b64  	%rd677, %rd636, %rd612;
	and.b64  	%rd678, %rd660, %rd677;
	xor.b64  	%rd679, %rd678, %rd612;
	add.s64 	%rd680, %rd588, %rd426;
	add.s64 	%rd681, %rd680, %rd14;
	add.s64 	%rd682, %rd681, %rd679;
	add.s64 	%rd683, %rd682, %rd676;
	add.s64 	%rd684, %rd683, %rd599;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r459,%dummy}, %rd671;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r460}, %rd671;
	}
	shf.r.wrap.b32 	%r461, %r460, %r459, 28;
	shf.r.wrap.b32 	%r462, %r459, %r460, 28;
	mov.b64 	%rd685, {%r462, %r461};
	shf.l.wrap.b32 	%r463, %r459, %r460, 30;
	shf.l.wrap.b32 	%r464, %r460, %r459, 30;
	mov.b64 	%rd686, {%r464, %r463};
	xor.b64  	%rd687, %rd686, %rd685;
	shf.l.wrap.b32 	%r465, %r459, %r460, 25;
	shf.l.wrap.b32 	%r466, %r460, %r459, 25;
	mov.b64 	%rd688, {%r466, %r465};
	xor.b64  	%rd689, %rd687, %rd688;
	xor.b64  	%rd690, %rd671, %rd623;
	xor.b64  	%rd691, %rd671, %rd647;
	and.b64  	%rd692, %rd691, %rd690;
	xor.b64  	%rd693, %rd692, %rd671;
	add.s64 	%rd694, %rd683, %rd693;
	add.s64 	%rd695, %rd694, %rd689;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r467,%dummy}, %rd684;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r468}, %rd684;
	}
	shf.r.wrap.b32 	%r469, %r468, %r467, 14;
	shf.r.wrap.b32 	%r470, %r467, %r468, 14;
	mov.b64 	%rd696, {%r470, %r469};
	shf.r.wrap.b32 	%r471, %r468, %r467, 18;
	shf.r.wrap.b32 	%r472, %r467, %r468, 18;
	mov.b64 	%rd697, {%r472, %r471};
	xor.b64  	%rd698, %rd697, %rd696;
	shf.l.wrap.b32 	%r473, %r467, %r468, 23;
	shf.l.wrap.b32 	%r474, %r468, %r467, 23;
	mov.b64 	%rd699, {%r474, %r473};
	xor.b64  	%rd700, %rd698, %rd699;
	xor.b64  	%rd701, %rd660, %rd636;
	and.b64  	%rd702, %rd684, %rd701;
	xor.b64  	%rd703, %rd702, %rd636;
	add.s64 	%rd704, %rd612, %rd427;
	add.s64 	%rd705, %rd704, %rd15;
	add.s64 	%rd706, %rd705, %rd703;
	add.s64 	%rd707, %rd706, %rd700;
	add.s64 	%rd708, %rd707, %rd623;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r475,%dummy}, %rd695;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r476}, %rd695;
	}
	shf.r.wrap.b32 	%r477, %r476, %r475, 28;
	shf.r.wrap.b32 	%r478, %r475, %r476, 28;
	mov.b64 	%rd709, {%r478, %r477};
	shf.l.wrap.b32 	%r479, %r475, %r476, 30;
	shf.l.wrap.b32 	%r480, %r476, %r475, 30;
	mov.b64 	%rd710, {%r480, %r479};
	xor.b64  	%rd711, %rd710, %rd709;
	shf.l.wrap.b32 	%r481, %r475, %r476, 25;
	shf.l.wrap.b32 	%r482, %r476, %r475, 25;
	mov.b64 	%rd712, {%r482, %r481};
	xor.b64  	%rd713, %rd711, %rd712;
	xor.b64  	%rd714, %rd695, %rd647;
	xor.b64  	%rd715, %rd695, %rd671;
	and.b64  	%rd716, %rd715, %rd714;
	xor.b64  	%rd717, %rd716, %rd695;
	add.s64 	%rd718, %rd707, %rd717;
	add.s64 	%rd719, %rd718, %rd713;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r483,%dummy}, %rd708;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r484}, %rd708;
	}
	shf.r.wrap.b32 	%r485, %r484, %r483, 14;
	shf.r.wrap.b32 	%r486, %r483, %r484, 14;
	mov.b64 	%rd720, {%r486, %r485};
	shf.r.wrap.b32 	%r487, %r484, %r483, 18;
	shf.r.wrap.b32 	%r488, %r483, %r484, 18;
	mov.b64 	%rd721, {%r488, %r487};
	xor.b64  	%rd722, %rd721, %rd720;
	shf.l.wrap.b32 	%r489, %r483, %r484, 23;
	shf.l.wrap.b32 	%r490, %r484, %r483, 23;
	mov.b64 	%rd723, {%r490, %r489};
	xor.b64  	%rd724, %rd722, %rd723;
	xor.b64  	%rd725, %rd684, %rd660;
	and.b64  	%rd726, %rd708, %rd725;
	xor.b64  	%rd727, %rd726, %rd660;
	add.s64 	%rd728, %rd636, %rd428;
	add.s64 	%rd729, %rd728, %rd16;
	add.s64 	%rd730, %rd729, %rd727;
	add.s64 	%rd731, %rd730, %rd724;
	add.s64 	%rd732, %rd731, %rd647;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r491,%dummy}, %rd719;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r492}, %rd719;
	}
	shf.r.wrap.b32 	%r493, %r492, %r491, 28;
	shf.r.wrap.b32 	%r494, %r491, %r492, 28;
	mov.b64 	%rd733, {%r494, %r493};
	shf.l.wrap.b32 	%r495, %r491, %r492, 30;
	shf.l.wrap.b32 	%r496, %r492, %r491, 30;
	mov.b64 	%rd734, {%r496, %r495};
	xor.b64  	%rd735, %rd734, %rd733;
	shf.l.wrap.b32 	%r497, %r491, %r492, 25;
	shf.l.wrap.b32 	%r498, %r492, %r491, 25;
	mov.b64 	%rd736, {%r498, %r497};
	xor.b64  	%rd737, %rd735, %rd736;
	xor.b64  	%rd738, %rd719, %rd671;
	xor.b64  	%rd739, %rd719, %rd695;
	and.b64  	%rd740, %rd739, %rd738;
	xor.b64  	%rd741, %rd740, %rd719;
	add.s64 	%rd742, %rd731, %rd741;
	add.s64 	%rd743, %rd742, %rd737;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r499,%dummy}, %rd732;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r500}, %rd732;
	}
	shf.r.wrap.b32 	%r501, %r500, %r499, 14;
	shf.r.wrap.b32 	%r502, %r499, %r500, 14;
	mov.b64 	%rd744, {%r502, %r501};
	shf.r.wrap.b32 	%r503, %r500, %r499, 18;
	shf.r.wrap.b32 	%r504, %r499, %r500, 18;
	mov.b64 	%rd745, {%r504, %r503};
	xor.b64  	%rd746, %rd745, %rd744;
	shf.l.wrap.b32 	%r505, %r499, %r500, 23;
	shf.l.wrap.b32 	%r506, %r500, %r499, 23;
	mov.b64 	%rd747, {%r506, %r505};
	xor.b64  	%rd748, %rd746, %rd747;
	xor.b64  	%rd749, %rd708, %rd684;
	and.b64  	%rd750, %rd732, %rd749;
	xor.b64  	%rd751, %rd750, %rd684;
	add.s64 	%rd752, %rd660, %rd429;
	add.s64 	%rd753, %rd752, %rd17;
	add.s64 	%rd754, %rd753, %rd751;
	add.s64 	%rd755, %rd754, %rd748;
	add.s64 	%rd756, %rd755, %rd671;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r507,%dummy}, %rd743;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r508}, %rd743;
	}
	shf.r.wrap.b32 	%r509, %r508, %r507, 28;
	shf.r.wrap.b32 	%r510, %r507, %r508, 28;
	mov.b64 	%rd757, {%r510, %r509};
	shf.l.wrap.b32 	%r511, %r507, %r508, 30;
	shf.l.wrap.b32 	%r512, %r508, %r507, 30;
	mov.b64 	%rd758, {%r512, %r511};
	xor.b64  	%rd759, %rd758, %rd757;
	shf.l.wrap.b32 	%r513, %r507, %r508, 25;
	shf.l.wrap.b32 	%r514, %r508, %r507, 25;
	mov.b64 	%rd760, {%r514, %r513};
	xor.b64  	%rd761, %rd759, %rd760;
	xor.b64  	%rd762, %rd743, %rd695;
	xor.b64  	%rd763, %rd743, %rd719;
	and.b64  	%rd764, %rd763, %rd762;
	xor.b64  	%rd765, %rd764, %rd743;
	add.s64 	%rd766, %rd755, %rd765;
	add.s64 	%rd767, %rd766, %rd761;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r515,%dummy}, %rd756;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r516}, %rd756;
	}
	shf.r.wrap.b32 	%r517, %r516, %r515, 14;
	shf.r.wrap.b32 	%r518, %r515, %r516, 14;
	mov.b64 	%rd768, {%r518, %r517};
	shf.r.wrap.b32 	%r519, %r516, %r515, 18;
	shf.r.wrap.b32 	%r520, %r515, %r516, 18;
	mov.b64 	%rd769, {%r520, %r519};
	xor.b64  	%rd770, %rd769, %rd768;
	shf.l.wrap.b32 	%r521, %r515, %r516, 23;
	shf.l.wrap.b32 	%r522, %r516, %r515, 23;
	mov.b64 	%rd771, {%r522, %r521};
	xor.b64  	%rd772, %rd770, %rd771;
	xor.b64  	%rd773, %rd732, %rd708;
	and.b64  	%rd774, %rd756, %rd773;
	xor.b64  	%rd775, %rd774, %rd708;
	add.s64 	%rd776, %rd684, %rd430;
	add.s64 	%rd777, %rd776, %rd18;
	add.s64 	%rd778, %rd777, %rd775;
	add.s64 	%rd779, %rd778, %rd772;
	add.s64 	%rd780, %rd779, %rd695;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r523,%dummy}, %rd767;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r524}, %rd767;
	}
	shf.r.wrap.b32 	%r525, %r524, %r523, 28;
	shf.r.wrap.b32 	%r526, %r523, %r524, 28;
	mov.b64 	%rd781, {%r526, %r525};
	shf.l.wrap.b32 	%r527, %r523, %r524, 30;
	shf.l.wrap.b32 	%r528, %r524, %r523, 30;
	mov.b64 	%rd782, {%r528, %r527};
	xor.b64  	%rd783, %rd782, %rd781;
	shf.l.wrap.b32 	%r529, %r523, %r524, 25;
	shf.l.wrap.b32 	%r530, %r524, %r523, 25;
	mov.b64 	%rd784, {%r530, %r529};
	xor.b64  	%rd785, %rd783, %rd784;
	xor.b64  	%rd786, %rd767, %rd719;
	xor.b64  	%rd787, %rd767, %rd743;
	and.b64  	%rd788, %rd787, %rd786;
	xor.b64  	%rd789, %rd788, %rd767;
	add.s64 	%rd790, %rd779, %rd789;
	add.s64 	%rd791, %rd790, %rd785;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r531,%dummy}, %rd780;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r532}, %rd780;
	}
	shf.r.wrap.b32 	%r533, %r532, %r531, 14;
	shf.r.wrap.b32 	%r534, %r531, %r532, 14;
	mov.b64 	%rd792, {%r534, %r533};
	shf.r.wrap.b32 	%r535, %r532, %r531, 18;
	shf.r.wrap.b32 	%r536, %r531, %r532, 18;
	mov.b64 	%rd793, {%r536, %r535};
	xor.b64  	%rd794, %rd793, %rd792;
	shf.l.wrap.b32 	%r537, %r531, %r532, 23;
	shf.l.wrap.b32 	%r538, %r532, %r531, 23;
	mov.b64 	%rd795, {%r538, %r537};
	xor.b64  	%rd796, %rd794, %rd795;
	xor.b64  	%rd797, %rd756, %rd732;
	and.b64  	%rd798, %rd780, %rd797;
	xor.b64  	%rd799, %rd798, %rd732;
	add.s64 	%rd800, %rd708, %rd431;
	add.s64 	%rd801, %rd800, %rd19;
	add.s64 	%rd802, %rd801, %rd799;
	add.s64 	%rd803, %rd802, %rd796;
	add.s64 	%rd804, %rd803, %rd719;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r539,%dummy}, %rd791;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r540}, %rd791;
	}
	shf.r.wrap.b32 	%r541, %r540, %r539, 28;
	shf.r.wrap.b32 	%r542, %r539, %r540, 28;
	mov.b64 	%rd805, {%r542, %r541};
	shf.l.wrap.b32 	%r543, %r539, %r540, 30;
	shf.l.wrap.b32 	%r544, %r540, %r539, 30;
	mov.b64 	%rd806, {%r544, %r543};
	xor.b64  	%rd807, %rd806, %rd805;
	shf.l.wrap.b32 	%r545, %r539, %r540, 25;
	shf.l.wrap.b32 	%r546, %r540, %r539, 25;
	mov.b64 	%rd808, {%r546, %r545};
	xor.b64  	%rd809, %rd807, %rd808;
	xor.b64  	%rd810, %rd791, %rd743;
	xor.b64  	%rd811, %rd791, %rd767;
	and.b64  	%rd812, %rd811, %rd810;
	xor.b64  	%rd813, %rd812, %rd791;
	add.s64 	%rd814, %rd803, %rd813;
	add.s64 	%rd815, %rd814, %rd809;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r547,%dummy}, %rd430;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r548}, %rd430;
	}
	shf.r.wrap.b32 	%r549, %r548, %r547, 19;
	shf.r.wrap.b32 	%r550, %r547, %r548, 19;
	mov.b64 	%rd816, {%r550, %r549};
	shf.l.wrap.b32 	%r551, %r547, %r548, 3;
	shf.l.wrap.b32 	%r552, %r548, %r547, 3;
	mov.b64 	%rd817, {%r552, %r551};
	shr.u64 	%rd818, %rd430, 6;
	xor.b64  	%rd819, %rd816, %rd818;
	xor.b64  	%rd820, %rd819, %rd817;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r553,%dummy}, %rd417;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r554}, %rd417;
	}
	shf.r.wrap.b32 	%r555, %r554, %r553, 1;
	shf.r.wrap.b32 	%r556, %r553, %r554, 1;
	mov.b64 	%rd821, {%r556, %r555};
	shf.r.wrap.b32 	%r557, %r554, %r553, 8;
	shf.r.wrap.b32 	%r558, %r553, %r554, 8;
	mov.b64 	%rd822, {%r558, %r557};
	shr.u64 	%rd823, %rd417, 7;
	xor.b64  	%rd824, %rd821, %rd823;
	xor.b64  	%rd825, %rd824, %rd822;
	add.s64 	%rd826, %rd425, %rd416;
	add.s64 	%rd827, %rd826, %rd820;
	add.s64 	%rd828, %rd827, %rd825;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r559,%dummy}, %rd431;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r560}, %rd431;
	}
	shf.r.wrap.b32 	%r561, %r560, %r559, 19;
	shf.r.wrap.b32 	%r562, %r559, %r560, 19;
	mov.b64 	%rd829, {%r562, %r561};
	shf.l.wrap.b32 	%r563, %r559, %r560, 3;
	shf.l.wrap.b32 	%r564, %r560, %r559, 3;
	mov.b64 	%rd830, {%r564, %r563};
	shr.u64 	%rd831, %rd431, 6;
	xor.b64  	%rd832, %rd829, %rd831;
	xor.b64  	%rd833, %rd832, %rd830;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r565,%dummy}, %rd418;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r566}, %rd418;
	}
	shf.r.wrap.b32 	%r567, %r566, %r565, 1;
	shf.r.wrap.b32 	%r568, %r565, %r566, 1;
	mov.b64 	%rd834, {%r568, %r567};
	shf.r.wrap.b32 	%r569, %r566, %r565, 8;
	shf.r.wrap.b32 	%r570, %r565, %r566, 8;
	mov.b64 	%rd835, {%r570, %r569};
	shr.u64 	%rd836, %rd418, 7;
	xor.b64  	%rd837, %rd834, %rd836;
	xor.b64  	%rd838, %rd837, %rd835;
	add.s64 	%rd839, %rd426, %rd417;
	add.s64 	%rd840, %rd839, %rd833;
	add.s64 	%rd841, %rd840, %rd838;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r571,%dummy}, %rd828;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r572}, %rd828;
	}
	shf.r.wrap.b32 	%r573, %r572, %r571, 19;
	shf.r.wrap.b32 	%r574, %r571, %r572, 19;
	mov.b64 	%rd842, {%r574, %r573};
	shf.l.wrap.b32 	%r575, %r571, %r572, 3;
	shf.l.wrap.b32 	%r576, %r572, %r571, 3;
	mov.b64 	%rd843, {%r576, %r575};
	shr.u64 	%rd844, %rd828, 6;
	xor.b64  	%rd845, %rd842, %rd844;
	xor.b64  	%rd846, %rd845, %rd843;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r577,%dummy}, %rd419;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r578}, %rd419;
	}
	shf.r.wrap.b32 	%r579, %r578, %r577, 1;
	shf.r.wrap.b32 	%r580, %r577, %r578, 1;
	mov.b64 	%rd847, {%r580, %r579};
	shf.r.wrap.b32 	%r581, %r578, %r577, 8;
	shf.r.wrap.b32 	%r582, %r577, %r578, 8;
	mov.b64 	%rd848, {%r582, %r581};
	shr.u64 	%rd849, %rd419, 7;
	xor.b64  	%rd850, %rd847, %rd849;
	xor.b64  	%rd851, %rd850, %rd848;
	add.s64 	%rd852, %rd427, %rd418;
	add.s64 	%rd853, %rd852, %rd846;
	add.s64 	%rd854, %rd853, %rd851;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r583,%dummy}, %rd841;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r584}, %rd841;
	}
	shf.r.wrap.b32 	%r585, %r584, %r583, 19;
	shf.r.wrap.b32 	%r586, %r583, %r584, 19;
	mov.b64 	%rd855, {%r586, %r585};
	shf.l.wrap.b32 	%r587, %r583, %r584, 3;
	shf.l.wrap.b32 	%r588, %r584, %r583, 3;
	mov.b64 	%rd856, {%r588, %r587};
	shr.u64 	%rd857, %rd841, 6;
	xor.b64  	%rd858, %rd855, %rd857;
	xor.b64  	%rd859, %rd858, %rd856;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r589,%dummy}, %rd420;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r590}, %rd420;
	}
	shf.r.wrap.b32 	%r591, %r590, %r589, 1;
	shf.r.wrap.b32 	%r592, %r589, %r590, 1;
	mov.b64 	%rd860, {%r592, %r591};
	shf.r.wrap.b32 	%r593, %r590, %r589, 8;
	shf.r.wrap.b32 	%r594, %r589, %r590, 8;
	mov.b64 	%rd861, {%r594, %r593};
	shr.u64 	%rd862, %rd420, 7;
	xor.b64  	%rd863, %rd860, %rd862;
	xor.b64  	%rd864, %rd863, %rd861;
	add.s64 	%rd865, %rd428, %rd419;
	add.s64 	%rd866, %rd865, %rd859;
	add.s64 	%rd867, %rd866, %rd864;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r595,%dummy}, %rd854;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r596}, %rd854;
	}
	shf.r.wrap.b32 	%r597, %r596, %r595, 19;
	shf.r.wrap.b32 	%r598, %r595, %r596, 19;
	mov.b64 	%rd868, {%r598, %r597};
	shf.l.wrap.b32 	%r599, %r595, %r596, 3;
	shf.l.wrap.b32 	%r600, %r596, %r595, 3;
	mov.b64 	%rd869, {%r600, %r599};
	shr.u64 	%rd870, %rd854, 6;
	xor.b64  	%rd871, %rd868, %rd870;
	xor.b64  	%rd872, %rd871, %rd869;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r601,%dummy}, %rd421;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r602}, %rd421;
	}
	shf.r.wrap.b32 	%r603, %r602, %r601, 1;
	shf.r.wrap.b32 	%r604, %r601, %r602, 1;
	mov.b64 	%rd873, {%r604, %r603};
	shf.r.wrap.b32 	%r605, %r602, %r601, 8;
	shf.r.wrap.b32 	%r606, %r601, %r602, 8;
	mov.b64 	%rd874, {%r606, %r605};
	shr.u64 	%rd875, %rd421, 7;
	xor.b64  	%rd876, %rd873, %rd875;
	xor.b64  	%rd877, %rd876, %rd874;
	add.s64 	%rd878, %rd429, %rd420;
	add.s64 	%rd879, %rd878, %rd872;
	add.s64 	%rd880, %rd879, %rd877;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r607,%dummy}, %rd867;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r608}, %rd867;
	}
	shf.r.wrap.b32 	%r609, %r608, %r607, 19;
	shf.r.wrap.b32 	%r610, %r607, %r608, 19;
	mov.b64 	%rd881, {%r610, %r609};
	shf.l.wrap.b32 	%r611, %r607, %r608, 3;
	shf.l.wrap.b32 	%r612, %r608, %r607, 3;
	mov.b64 	%rd882, {%r612, %r611};
	shr.u64 	%rd883, %rd867, 6;
	xor.b64  	%rd884, %rd881, %rd883;
	xor.b64  	%rd885, %rd884, %rd882;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r613,%dummy}, %rd422;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r614}, %rd422;
	}
	shf.r.wrap.b32 	%r615, %r614, %r613, 1;
	shf.r.wrap.b32 	%r616, %r613, %r614, 1;
	mov.b64 	%rd886, {%r616, %r615};
	shf.r.wrap.b32 	%r617, %r614, %r613, 8;
	shf.r.wrap.b32 	%r618, %r613, %r614, 8;
	mov.b64 	%rd887, {%r618, %r617};
	shr.u64 	%rd888, %rd422, 7;
	xor.b64  	%rd889, %rd886, %rd888;
	xor.b64  	%rd890, %rd889, %rd887;
	add.s64 	%rd891, %rd430, %rd421;
	add.s64 	%rd892, %rd891, %rd885;
	add.s64 	%rd893, %rd892, %rd890;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r619,%dummy}, %rd880;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r620}, %rd880;
	}
	shf.r.wrap.b32 	%r621, %r620, %r619, 19;
	shf.r.wrap.b32 	%r622, %r619, %r620, 19;
	mov.b64 	%rd894, {%r622, %r621};
	shf.l.wrap.b32 	%r623, %r619, %r620, 3;
	shf.l.wrap.b32 	%r624, %r620, %r619, 3;
	mov.b64 	%rd895, {%r624, %r623};
	shr.u64 	%rd896, %rd880, 6;
	xor.b64  	%rd897, %rd894, %rd896;
	xor.b64  	%rd898, %rd897, %rd895;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r625,%dummy}, %rd423;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r626}, %rd423;
	}
	shf.r.wrap.b32 	%r627, %r626, %r625, 1;
	shf.r.wrap.b32 	%r628, %r625, %r626, 1;
	mov.b64 	%rd899, {%r628, %r627};
	shf.r.wrap.b32 	%r629, %r626, %r625, 8;
	shf.r.wrap.b32 	%r630, %r625, %r626, 8;
	mov.b64 	%rd900, {%r630, %r629};
	shr.u64 	%rd901, %rd423, 7;
	xor.b64  	%rd902, %rd899, %rd901;
	xor.b64  	%rd903, %rd902, %rd900;
	add.s64 	%rd904, %rd431, %rd422;
	add.s64 	%rd905, %rd904, %rd898;
	add.s64 	%rd906, %rd905, %rd903;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r631,%dummy}, %rd893;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r632}, %rd893;
	}
	shf.r.wrap.b32 	%r633, %r632, %r631, 19;
	shf.r.wrap.b32 	%r634, %r631, %r632, 19;
	mov.b64 	%rd907, {%r634, %r633};
	shf.l.wrap.b32 	%r635, %r631, %r632, 3;
	shf.l.wrap.b32 	%r636, %r632, %r631, 3;
	mov.b64 	%rd908, {%r636, %r635};
	shr.u64 	%rd909, %rd893, 6;
	xor.b64  	%rd910, %rd907, %rd909;
	xor.b64  	%rd911, %rd910, %rd908;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r637,%dummy}, %rd424;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r638}, %rd424;
	}
	shf.r.wrap.b32 	%r639, %r638, %r637, 1;
	shf.r.wrap.b32 	%r640, %r637, %r638, 1;
	mov.b64 	%rd912, {%r640, %r639};
	shf.r.wrap.b32 	%r641, %r638, %r637, 8;
	shf.r.wrap.b32 	%r642, %r637, %r638, 8;
	mov.b64 	%rd913, {%r642, %r641};
	shr.u64 	%rd914, %rd424, 7;
	xor.b64  	%rd915, %rd912, %rd914;
	xor.b64  	%rd916, %rd915, %rd913;
	add.s64 	%rd917, %rd828, %rd423;
	add.s64 	%rd918, %rd917, %rd911;
	add.s64 	%rd919, %rd918, %rd916;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r643,%dummy}, %rd906;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r644}, %rd906;
	}
	shf.r.wrap.b32 	%r645, %r644, %r643, 19;
	shf.r.wrap.b32 	%r646, %r643, %r644, 19;
	mov.b64 	%rd920, {%r646, %r645};
	shf.l.wrap.b32 	%r647, %r643, %r644, 3;
	shf.l.wrap.b32 	%r648, %r644, %r643, 3;
	mov.b64 	%rd921, {%r648, %r647};
	shr.u64 	%rd922, %rd906, 6;
	xor.b64  	%rd923, %rd920, %rd922;
	xor.b64  	%rd924, %rd923, %rd921;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r649,%dummy}, %rd425;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r650}, %rd425;
	}
	shf.r.wrap.b32 	%r651, %r650, %r649, 1;
	shf.r.wrap.b32 	%r652, %r649, %r650, 1;
	mov.b64 	%rd925, {%r652, %r651};
	shf.r.wrap.b32 	%r653, %r650, %r649, 8;
	shf.r.wrap.b32 	%r654, %r649, %r650, 8;
	mov.b64 	%rd926, {%r654, %r653};
	shr.u64 	%rd927, %rd425, 7;
	xor.b64  	%rd928, %rd925, %rd927;
	xor.b64  	%rd929, %rd928, %rd926;
	add.s64 	%rd930, %rd841, %rd424;
	add.s64 	%rd931, %rd930, %rd924;
	add.s64 	%rd932, %rd931, %rd929;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r655,%dummy}, %rd919;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r656}, %rd919;
	}
	shf.r.wrap.b32 	%r657, %r656, %r655, 19;
	shf.r.wrap.b32 	%r658, %r655, %r656, 19;
	mov.b64 	%rd933, {%r658, %r657};
	shf.l.wrap.b32 	%r659, %r655, %r656, 3;
	shf.l.wrap.b32 	%r660, %r656, %r655, 3;
	mov.b64 	%rd934, {%r660, %r659};
	shr.u64 	%rd935, %rd919, 6;
	xor.b64  	%rd936, %rd933, %rd935;
	xor.b64  	%rd937, %rd936, %rd934;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r661,%dummy}, %rd426;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r662}, %rd426;
	}
	shf.r.wrap.b32 	%r663, %r662, %r661, 1;
	shf.r.wrap.b32 	%r664, %r661, %r662, 1;
	mov.b64 	%rd938, {%r664, %r663};
	shf.r.wrap.b32 	%r665, %r662, %r661, 8;
	shf.r.wrap.b32 	%r666, %r661, %r662, 8;
	mov.b64 	%rd939, {%r666, %r665};
	shr.u64 	%rd940, %rd426, 7;
	xor.b64  	%rd941, %rd938, %rd940;
	xor.b64  	%rd942, %rd941, %rd939;
	add.s64 	%rd943, %rd854, %rd425;
	add.s64 	%rd944, %rd943, %rd937;
	add.s64 	%rd945, %rd944, %rd942;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r667,%dummy}, %rd932;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r668}, %rd932;
	}
	shf.r.wrap.b32 	%r669, %r668, %r667, 19;
	shf.r.wrap.b32 	%r670, %r667, %r668, 19;
	mov.b64 	%rd946, {%r670, %r669};
	shf.l.wrap.b32 	%r671, %r667, %r668, 3;
	shf.l.wrap.b32 	%r672, %r668, %r667, 3;
	mov.b64 	%rd947, {%r672, %r671};
	shr.u64 	%rd948, %rd932, 6;
	xor.b64  	%rd949, %rd946, %rd948;
	xor.b64  	%rd950, %rd949, %rd947;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r673,%dummy}, %rd427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r674}, %rd427;
	}
	shf.r.wrap.b32 	%r675, %r674, %r673, 1;
	shf.r.wrap.b32 	%r676, %r673, %r674, 1;
	mov.b64 	%rd951, {%r676, %r675};
	shf.r.wrap.b32 	%r677, %r674, %r673, 8;
	shf.r.wrap.b32 	%r678, %r673, %r674, 8;
	mov.b64 	%rd952, {%r678, %r677};
	shr.u64 	%rd953, %rd427, 7;
	xor.b64  	%rd954, %rd951, %rd953;
	xor.b64  	%rd955, %rd954, %rd952;
	add.s64 	%rd956, %rd867, %rd426;
	add.s64 	%rd957, %rd956, %rd950;
	add.s64 	%rd958, %rd957, %rd955;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r679,%dummy}, %rd945;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r680}, %rd945;
	}
	shf.r.wrap.b32 	%r681, %r680, %r679, 19;
	shf.r.wrap.b32 	%r682, %r679, %r680, 19;
	mov.b64 	%rd959, {%r682, %r681};
	shf.l.wrap.b32 	%r683, %r679, %r680, 3;
	shf.l.wrap.b32 	%r684, %r680, %r679, 3;
	mov.b64 	%rd960, {%r684, %r683};
	shr.u64 	%rd961, %rd945, 6;
	xor.b64  	%rd962, %rd959, %rd961;
	xor.b64  	%rd963, %rd962, %rd960;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r685,%dummy}, %rd428;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r686}, %rd428;
	}
	shf.r.wrap.b32 	%r687, %r686, %r685, 1;
	shf.r.wrap.b32 	%r688, %r685, %r686, 1;
	mov.b64 	%rd964, {%r688, %r687};
	shf.r.wrap.b32 	%r689, %r686, %r685, 8;
	shf.r.wrap.b32 	%r690, %r685, %r686, 8;
	mov.b64 	%rd965, {%r690, %r689};
	shr.u64 	%rd966, %rd428, 7;
	xor.b64  	%rd967, %rd964, %rd966;
	xor.b64  	%rd968, %rd967, %rd965;
	add.s64 	%rd969, %rd880, %rd427;
	add.s64 	%rd970, %rd969, %rd963;
	add.s64 	%rd971, %rd970, %rd968;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r691,%dummy}, %rd958;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r692}, %rd958;
	}
	shf.r.wrap.b32 	%r693, %r692, %r691, 19;
	shf.r.wrap.b32 	%r694, %r691, %r692, 19;
	mov.b64 	%rd972, {%r694, %r693};
	shf.l.wrap.b32 	%r695, %r691, %r692, 3;
	shf.l.wrap.b32 	%r696, %r692, %r691, 3;
	mov.b64 	%rd973, {%r696, %r695};
	shr.u64 	%rd974, %rd958, 6;
	xor.b64  	%rd975, %rd972, %rd974;
	xor.b64  	%rd976, %rd975, %rd973;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r697,%dummy}, %rd429;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r698}, %rd429;
	}
	shf.r.wrap.b32 	%r699, %r698, %r697, 1;
	shf.r.wrap.b32 	%r700, %r697, %r698, 1;
	mov.b64 	%rd977, {%r700, %r699};
	shf.r.wrap.b32 	%r701, %r698, %r697, 8;
	shf.r.wrap.b32 	%r702, %r697, %r698, 8;
	mov.b64 	%rd978, {%r702, %r701};
	shr.u64 	%rd979, %rd429, 7;
	xor.b64  	%rd980, %rd977, %rd979;
	xor.b64  	%rd981, %rd980, %rd978;
	add.s64 	%rd982, %rd893, %rd428;
	add.s64 	%rd983, %rd982, %rd976;
	add.s64 	%rd984, %rd983, %rd981;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r703,%dummy}, %rd971;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r704}, %rd971;
	}
	shf.r.wrap.b32 	%r705, %r704, %r703, 19;
	shf.r.wrap.b32 	%r706, %r703, %r704, 19;
	mov.b64 	%rd985, {%r706, %r705};
	shf.l.wrap.b32 	%r707, %r703, %r704, 3;
	shf.l.wrap.b32 	%r708, %r704, %r703, 3;
	mov.b64 	%rd986, {%r708, %r707};
	shr.u64 	%rd987, %rd971, 6;
	xor.b64  	%rd988, %rd985, %rd987;
	xor.b64  	%rd989, %rd988, %rd986;
	shf.r.wrap.b32 	%r709, %r548, %r547, 1;
	shf.r.wrap.b32 	%r710, %r547, %r548, 1;
	mov.b64 	%rd990, {%r710, %r709};
	shf.r.wrap.b32 	%r711, %r548, %r547, 8;
	shf.r.wrap.b32 	%r712, %r547, %r548, 8;
	mov.b64 	%rd991, {%r712, %r711};
	shr.u64 	%rd992, %rd430, 7;
	xor.b64  	%rd993, %rd990, %rd992;
	xor.b64  	%rd994, %rd993, %rd991;
	add.s64 	%rd995, %rd906, %rd429;
	add.s64 	%rd996, %rd995, %rd989;
	add.s64 	%rd997, %rd996, %rd994;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r713,%dummy}, %rd984;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r714}, %rd984;
	}
	shf.r.wrap.b32 	%r715, %r714, %r713, 19;
	shf.r.wrap.b32 	%r716, %r713, %r714, 19;
	mov.b64 	%rd998, {%r716, %r715};
	shf.l.wrap.b32 	%r717, %r713, %r714, 3;
	shf.l.wrap.b32 	%r718, %r714, %r713, 3;
	mov.b64 	%rd999, {%r718, %r717};
	shr.u64 	%rd1000, %rd984, 6;
	xor.b64  	%rd1001, %rd998, %rd1000;
	xor.b64  	%rd1002, %rd1001, %rd999;
	shf.r.wrap.b32 	%r719, %r560, %r559, 1;
	shf.r.wrap.b32 	%r720, %r559, %r560, 1;
	mov.b64 	%rd1003, {%r720, %r719};
	shf.r.wrap.b32 	%r721, %r560, %r559, 8;
	shf.r.wrap.b32 	%r722, %r559, %r560, 8;
	mov.b64 	%rd1004, {%r722, %r721};
	shr.u64 	%rd1005, %rd431, 7;
	xor.b64  	%rd1006, %rd1003, %rd1005;
	xor.b64  	%rd1007, %rd1006, %rd1004;
	add.s64 	%rd1008, %rd919, %rd430;
	add.s64 	%rd1009, %rd1008, %rd1002;
	add.s64 	%rd1010, %rd1009, %rd1007;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r723,%dummy}, %rd997;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r724}, %rd997;
	}
	shf.r.wrap.b32 	%r725, %r724, %r723, 19;
	shf.r.wrap.b32 	%r726, %r723, %r724, 19;
	mov.b64 	%rd1011, {%r726, %r725};
	shf.l.wrap.b32 	%r727, %r723, %r724, 3;
	shf.l.wrap.b32 	%r728, %r724, %r723, 3;
	mov.b64 	%rd1012, {%r728, %r727};
	shr.u64 	%rd1013, %rd997, 6;
	xor.b64  	%rd1014, %rd1011, %rd1013;
	xor.b64  	%rd1015, %rd1014, %rd1012;
	shf.r.wrap.b32 	%r729, %r572, %r571, 1;
	shf.r.wrap.b32 	%r730, %r571, %r572, 1;
	mov.b64 	%rd1016, {%r730, %r729};
	shf.r.wrap.b32 	%r731, %r572, %r571, 8;
	shf.r.wrap.b32 	%r732, %r571, %r572, 8;
	mov.b64 	%rd1017, {%r732, %r731};
	shr.u64 	%rd1018, %rd828, 7;
	xor.b64  	%rd1019, %rd1016, %rd1018;
	xor.b64  	%rd1020, %rd1019, %rd1017;
	add.s64 	%rd1021, %rd932, %rd431;
	add.s64 	%rd1022, %rd1021, %rd1015;
	add.s64 	%rd1023, %rd1022, %rd1020;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r733,%dummy}, %rd804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r734}, %rd804;
	}
	shf.r.wrap.b32 	%r735, %r734, %r733, 14;
	shf.r.wrap.b32 	%r736, %r733, %r734, 14;
	mov.b64 	%rd1024, {%r736, %r735};
	shf.r.wrap.b32 	%r737, %r734, %r733, 18;
	shf.r.wrap.b32 	%r738, %r733, %r734, 18;
	mov.b64 	%rd1025, {%r738, %r737};
	xor.b64  	%rd1026, %rd1025, %rd1024;
	shf.l.wrap.b32 	%r739, %r733, %r734, 23;
	shf.l.wrap.b32 	%r740, %r734, %r733, 23;
	mov.b64 	%rd1027, {%r740, %r739};
	xor.b64  	%rd1028, %rd1026, %rd1027;
	xor.b64  	%rd1029, %rd780, %rd756;
	and.b64  	%rd1030, %rd1029, %rd804;
	xor.b64  	%rd1031, %rd1030, %rd756;
	add.s64 	%rd1032, %rd1031, %rd732;
	add.s64 	%rd1033, %rd1032, %rd828;
	ld.const.u64 	%rd8804, [k_sha512+128];
	add.s64 	%rd1034, %rd1033, %rd8804;
	add.s64 	%rd1035, %rd1034, %rd1028;
	add.s64 	%rd1036, %rd1035, %rd743;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r741,%dummy}, %rd815;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r742}, %rd815;
	}
	shf.r.wrap.b32 	%r743, %r742, %r741, 28;
	shf.r.wrap.b32 	%r744, %r741, %r742, 28;
	mov.b64 	%rd1037, {%r744, %r743};
	shf.l.wrap.b32 	%r745, %r741, %r742, 30;
	shf.l.wrap.b32 	%r746, %r742, %r741, 30;
	mov.b64 	%rd1038, {%r746, %r745};
	xor.b64  	%rd1039, %rd1038, %rd1037;
	shf.l.wrap.b32 	%r747, %r741, %r742, 25;
	shf.l.wrap.b32 	%r748, %r742, %r741, 25;
	mov.b64 	%rd1040, {%r748, %r747};
	xor.b64  	%rd1041, %rd1039, %rd1040;
	xor.b64  	%rd1042, %rd815, %rd767;
	xor.b64  	%rd1043, %rd815, %rd791;
	and.b64  	%rd1044, %rd1043, %rd1042;
	xor.b64  	%rd1045, %rd1044, %rd815;
	add.s64 	%rd1046, %rd1035, %rd1045;
	add.s64 	%rd1047, %rd1046, %rd1041;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r749,%dummy}, %rd1036;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r750}, %rd1036;
	}
	shf.r.wrap.b32 	%r751, %r750, %r749, 14;
	shf.r.wrap.b32 	%r752, %r749, %r750, 14;
	mov.b64 	%rd1048, {%r752, %r751};
	shf.r.wrap.b32 	%r753, %r750, %r749, 18;
	shf.r.wrap.b32 	%r754, %r749, %r750, 18;
	mov.b64 	%rd1049, {%r754, %r753};
	xor.b64  	%rd1050, %rd1049, %rd1048;
	shf.l.wrap.b32 	%r755, %r749, %r750, 23;
	shf.l.wrap.b32 	%r756, %r750, %r749, 23;
	mov.b64 	%rd1051, {%r756, %r755};
	xor.b64  	%rd1052, %rd1050, %rd1051;
	xor.b64  	%rd1053, %rd804, %rd780;
	and.b64  	%rd1054, %rd1036, %rd1053;
	xor.b64  	%rd1055, %rd1054, %rd780;
	add.s64 	%rd1056, %rd841, %rd756;
	ld.const.u64 	%rd8803, [k_sha512+136];
	add.s64 	%rd1057, %rd1056, %rd8803;
	add.s64 	%rd1058, %rd1057, %rd1055;
	add.s64 	%rd1059, %rd1058, %rd1052;
	add.s64 	%rd1060, %rd1059, %rd767;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r757,%dummy}, %rd1047;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r758}, %rd1047;
	}
	shf.r.wrap.b32 	%r759, %r758, %r757, 28;
	shf.r.wrap.b32 	%r760, %r757, %r758, 28;
	mov.b64 	%rd1061, {%r760, %r759};
	shf.l.wrap.b32 	%r761, %r757, %r758, 30;
	shf.l.wrap.b32 	%r762, %r758, %r757, 30;
	mov.b64 	%rd1062, {%r762, %r761};
	xor.b64  	%rd1063, %rd1062, %rd1061;
	shf.l.wrap.b32 	%r763, %r757, %r758, 25;
	shf.l.wrap.b32 	%r764, %r758, %r757, 25;
	mov.b64 	%rd1064, {%r764, %r763};
	xor.b64  	%rd1065, %rd1063, %rd1064;
	xor.b64  	%rd1066, %rd1047, %rd791;
	xor.b64  	%rd1067, %rd1047, %rd815;
	and.b64  	%rd1068, %rd1067, %rd1066;
	xor.b64  	%rd1069, %rd1068, %rd1047;
	add.s64 	%rd1070, %rd1059, %rd1069;
	add.s64 	%rd1071, %rd1070, %rd1065;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r765,%dummy}, %rd1060;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r766}, %rd1060;
	}
	shf.r.wrap.b32 	%r767, %r766, %r765, 14;
	shf.r.wrap.b32 	%r768, %r765, %r766, 14;
	mov.b64 	%rd1072, {%r768, %r767};
	shf.r.wrap.b32 	%r769, %r766, %r765, 18;
	shf.r.wrap.b32 	%r770, %r765, %r766, 18;
	mov.b64 	%rd1073, {%r770, %r769};
	xor.b64  	%rd1074, %rd1073, %rd1072;
	shf.l.wrap.b32 	%r771, %r765, %r766, 23;
	shf.l.wrap.b32 	%r772, %r766, %r765, 23;
	mov.b64 	%rd1075, {%r772, %r771};
	xor.b64  	%rd1076, %rd1074, %rd1075;
	xor.b64  	%rd1077, %rd1036, %rd804;
	and.b64  	%rd1078, %rd1060, %rd1077;
	xor.b64  	%rd1079, %rd1078, %rd804;
	add.s64 	%rd1080, %rd854, %rd780;
	ld.const.u64 	%rd8802, [k_sha512+144];
	add.s64 	%rd1081, %rd1080, %rd8802;
	add.s64 	%rd1082, %rd1081, %rd1079;
	add.s64 	%rd1083, %rd1082, %rd1076;
	add.s64 	%rd1084, %rd1083, %rd791;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r773,%dummy}, %rd1071;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r774}, %rd1071;
	}
	shf.r.wrap.b32 	%r775, %r774, %r773, 28;
	shf.r.wrap.b32 	%r776, %r773, %r774, 28;
	mov.b64 	%rd1085, {%r776, %r775};
	shf.l.wrap.b32 	%r777, %r773, %r774, 30;
	shf.l.wrap.b32 	%r778, %r774, %r773, 30;
	mov.b64 	%rd1086, {%r778, %r777};
	xor.b64  	%rd1087, %rd1086, %rd1085;
	shf.l.wrap.b32 	%r779, %r773, %r774, 25;
	shf.l.wrap.b32 	%r780, %r774, %r773, 25;
	mov.b64 	%rd1088, {%r780, %r779};
	xor.b64  	%rd1089, %rd1087, %rd1088;
	xor.b64  	%rd1090, %rd1071, %rd815;
	xor.b64  	%rd1091, %rd1071, %rd1047;
	and.b64  	%rd1092, %rd1091, %rd1090;
	xor.b64  	%rd1093, %rd1092, %rd1071;
	add.s64 	%rd1094, %rd1083, %rd1093;
	add.s64 	%rd1095, %rd1094, %rd1089;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r781,%dummy}, %rd1084;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r782}, %rd1084;
	}
	shf.r.wrap.b32 	%r783, %r782, %r781, 14;
	shf.r.wrap.b32 	%r784, %r781, %r782, 14;
	mov.b64 	%rd1096, {%r784, %r783};
	shf.r.wrap.b32 	%r785, %r782, %r781, 18;
	shf.r.wrap.b32 	%r786, %r781, %r782, 18;
	mov.b64 	%rd1097, {%r786, %r785};
	xor.b64  	%rd1098, %rd1097, %rd1096;
	shf.l.wrap.b32 	%r787, %r781, %r782, 23;
	shf.l.wrap.b32 	%r788, %r782, %r781, 23;
	mov.b64 	%rd1099, {%r788, %r787};
	xor.b64  	%rd1100, %rd1098, %rd1099;
	xor.b64  	%rd1101, %rd1060, %rd1036;
	and.b64  	%rd1102, %rd1084, %rd1101;
	xor.b64  	%rd1103, %rd1102, %rd1036;
	add.s64 	%rd1104, %rd867, %rd804;
	ld.const.u64 	%rd8801, [k_sha512+152];
	add.s64 	%rd1105, %rd1104, %rd8801;
	add.s64 	%rd1106, %rd1105, %rd1103;
	add.s64 	%rd1107, %rd1106, %rd1100;
	add.s64 	%rd1108, %rd1107, %rd815;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r789,%dummy}, %rd1095;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r790}, %rd1095;
	}
	shf.r.wrap.b32 	%r791, %r790, %r789, 28;
	shf.r.wrap.b32 	%r792, %r789, %r790, 28;
	mov.b64 	%rd1109, {%r792, %r791};
	shf.l.wrap.b32 	%r793, %r789, %r790, 30;
	shf.l.wrap.b32 	%r794, %r790, %r789, 30;
	mov.b64 	%rd1110, {%r794, %r793};
	xor.b64  	%rd1111, %rd1110, %rd1109;
	shf.l.wrap.b32 	%r795, %r789, %r790, 25;
	shf.l.wrap.b32 	%r796, %r790, %r789, 25;
	mov.b64 	%rd1112, {%r796, %r795};
	xor.b64  	%rd1113, %rd1111, %rd1112;
	xor.b64  	%rd1114, %rd1095, %rd1047;
	xor.b64  	%rd1115, %rd1095, %rd1071;
	and.b64  	%rd1116, %rd1115, %rd1114;
	xor.b64  	%rd1117, %rd1116, %rd1095;
	add.s64 	%rd1118, %rd1107, %rd1117;
	add.s64 	%rd1119, %rd1118, %rd1113;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r797,%dummy}, %rd1108;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r798}, %rd1108;
	}
	shf.r.wrap.b32 	%r799, %r798, %r797, 14;
	shf.r.wrap.b32 	%r800, %r797, %r798, 14;
	mov.b64 	%rd1120, {%r800, %r799};
	shf.r.wrap.b32 	%r801, %r798, %r797, 18;
	shf.r.wrap.b32 	%r802, %r797, %r798, 18;
	mov.b64 	%rd1121, {%r802, %r801};
	xor.b64  	%rd1122, %rd1121, %rd1120;
	shf.l.wrap.b32 	%r803, %r797, %r798, 23;
	shf.l.wrap.b32 	%r804, %r798, %r797, 23;
	mov.b64 	%rd1123, {%r804, %r803};
	xor.b64  	%rd1124, %rd1122, %rd1123;
	xor.b64  	%rd1125, %rd1084, %rd1060;
	and.b64  	%rd1126, %rd1108, %rd1125;
	xor.b64  	%rd1127, %rd1126, %rd1060;
	add.s64 	%rd1128, %rd1036, %rd880;
	ld.const.u64 	%rd8800, [k_sha512+160];
	add.s64 	%rd1129, %rd1128, %rd8800;
	add.s64 	%rd1130, %rd1129, %rd1127;
	add.s64 	%rd1131, %rd1130, %rd1124;
	add.s64 	%rd1132, %rd1131, %rd1047;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r805,%dummy}, %rd1119;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r806}, %rd1119;
	}
	shf.r.wrap.b32 	%r807, %r806, %r805, 28;
	shf.r.wrap.b32 	%r808, %r805, %r806, 28;
	mov.b64 	%rd1133, {%r808, %r807};
	shf.l.wrap.b32 	%r809, %r805, %r806, 30;
	shf.l.wrap.b32 	%r810, %r806, %r805, 30;
	mov.b64 	%rd1134, {%r810, %r809};
	xor.b64  	%rd1135, %rd1134, %rd1133;
	shf.l.wrap.b32 	%r811, %r805, %r806, 25;
	shf.l.wrap.b32 	%r812, %r806, %r805, 25;
	mov.b64 	%rd1136, {%r812, %r811};
	xor.b64  	%rd1137, %rd1135, %rd1136;
	xor.b64  	%rd1138, %rd1119, %rd1071;
	xor.b64  	%rd1139, %rd1119, %rd1095;
	and.b64  	%rd1140, %rd1139, %rd1138;
	xor.b64  	%rd1141, %rd1140, %rd1119;
	add.s64 	%rd1142, %rd1131, %rd1141;
	add.s64 	%rd1143, %rd1142, %rd1137;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r813,%dummy}, %rd1132;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r814}, %rd1132;
	}
	shf.r.wrap.b32 	%r815, %r814, %r813, 14;
	shf.r.wrap.b32 	%r816, %r813, %r814, 14;
	mov.b64 	%rd1144, {%r816, %r815};
	shf.r.wrap.b32 	%r817, %r814, %r813, 18;
	shf.r.wrap.b32 	%r818, %r813, %r814, 18;
	mov.b64 	%rd1145, {%r818, %r817};
	xor.b64  	%rd1146, %rd1145, %rd1144;
	shf.l.wrap.b32 	%r819, %r813, %r814, 23;
	shf.l.wrap.b32 	%r820, %r814, %r813, 23;
	mov.b64 	%rd1147, {%r820, %r819};
	xor.b64  	%rd1148, %rd1146, %rd1147;
	xor.b64  	%rd1149, %rd1108, %rd1084;
	and.b64  	%rd1150, %rd1132, %rd1149;
	xor.b64  	%rd1151, %rd1150, %rd1084;
	add.s64 	%rd1152, %rd1060, %rd893;
	ld.const.u64 	%rd8799, [k_sha512+168];
	add.s64 	%rd1153, %rd1152, %rd8799;
	add.s64 	%rd1154, %rd1153, %rd1151;
	add.s64 	%rd1155, %rd1154, %rd1148;
	add.s64 	%rd1156, %rd1155, %rd1071;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r821,%dummy}, %rd1143;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r822}, %rd1143;
	}
	shf.r.wrap.b32 	%r823, %r822, %r821, 28;
	shf.r.wrap.b32 	%r824, %r821, %r822, 28;
	mov.b64 	%rd1157, {%r824, %r823};
	shf.l.wrap.b32 	%r825, %r821, %r822, 30;
	shf.l.wrap.b32 	%r826, %r822, %r821, 30;
	mov.b64 	%rd1158, {%r826, %r825};
	xor.b64  	%rd1159, %rd1158, %rd1157;
	shf.l.wrap.b32 	%r827, %r821, %r822, 25;
	shf.l.wrap.b32 	%r828, %r822, %r821, 25;
	mov.b64 	%rd1160, {%r828, %r827};
	xor.b64  	%rd1161, %rd1159, %rd1160;
	xor.b64  	%rd1162, %rd1143, %rd1095;
	xor.b64  	%rd1163, %rd1143, %rd1119;
	and.b64  	%rd1164, %rd1163, %rd1162;
	xor.b64  	%rd1165, %rd1164, %rd1143;
	add.s64 	%rd1166, %rd1155, %rd1165;
	add.s64 	%rd1167, %rd1166, %rd1161;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r829,%dummy}, %rd1156;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r830}, %rd1156;
	}
	shf.r.wrap.b32 	%r831, %r830, %r829, 14;
	shf.r.wrap.b32 	%r832, %r829, %r830, 14;
	mov.b64 	%rd1168, {%r832, %r831};
	shf.r.wrap.b32 	%r833, %r830, %r829, 18;
	shf.r.wrap.b32 	%r834, %r829, %r830, 18;
	mov.b64 	%rd1169, {%r834, %r833};
	xor.b64  	%rd1170, %rd1169, %rd1168;
	shf.l.wrap.b32 	%r835, %r829, %r830, 23;
	shf.l.wrap.b32 	%r836, %r830, %r829, 23;
	mov.b64 	%rd1171, {%r836, %r835};
	xor.b64  	%rd1172, %rd1170, %rd1171;
	xor.b64  	%rd1173, %rd1132, %rd1108;
	and.b64  	%rd1174, %rd1156, %rd1173;
	xor.b64  	%rd1175, %rd1174, %rd1108;
	add.s64 	%rd1176, %rd1084, %rd906;
	ld.const.u64 	%rd8798, [k_sha512+176];
	add.s64 	%rd1177, %rd1176, %rd8798;
	add.s64 	%rd1178, %rd1177, %rd1175;
	add.s64 	%rd1179, %rd1178, %rd1172;
	add.s64 	%rd1180, %rd1179, %rd1095;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r837,%dummy}, %rd1167;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r838}, %rd1167;
	}
	shf.r.wrap.b32 	%r839, %r838, %r837, 28;
	shf.r.wrap.b32 	%r840, %r837, %r838, 28;
	mov.b64 	%rd1181, {%r840, %r839};
	shf.l.wrap.b32 	%r841, %r837, %r838, 30;
	shf.l.wrap.b32 	%r842, %r838, %r837, 30;
	mov.b64 	%rd1182, {%r842, %r841};
	xor.b64  	%rd1183, %rd1182, %rd1181;
	shf.l.wrap.b32 	%r843, %r837, %r838, 25;
	shf.l.wrap.b32 	%r844, %r838, %r837, 25;
	mov.b64 	%rd1184, {%r844, %r843};
	xor.b64  	%rd1185, %rd1183, %rd1184;
	xor.b64  	%rd1186, %rd1167, %rd1119;
	xor.b64  	%rd1187, %rd1167, %rd1143;
	and.b64  	%rd1188, %rd1187, %rd1186;
	xor.b64  	%rd1189, %rd1188, %rd1167;
	add.s64 	%rd1190, %rd1179, %rd1189;
	add.s64 	%rd1191, %rd1190, %rd1185;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r845,%dummy}, %rd1180;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r846}, %rd1180;
	}
	shf.r.wrap.b32 	%r847, %r846, %r845, 14;
	shf.r.wrap.b32 	%r848, %r845, %r846, 14;
	mov.b64 	%rd1192, {%r848, %r847};
	shf.r.wrap.b32 	%r849, %r846, %r845, 18;
	shf.r.wrap.b32 	%r850, %r845, %r846, 18;
	mov.b64 	%rd1193, {%r850, %r849};
	xor.b64  	%rd1194, %rd1193, %rd1192;
	shf.l.wrap.b32 	%r851, %r845, %r846, 23;
	shf.l.wrap.b32 	%r852, %r846, %r845, 23;
	mov.b64 	%rd1195, {%r852, %r851};
	xor.b64  	%rd1196, %rd1194, %rd1195;
	xor.b64  	%rd1197, %rd1156, %rd1132;
	and.b64  	%rd1198, %rd1180, %rd1197;
	xor.b64  	%rd1199, %rd1198, %rd1132;
	add.s64 	%rd1200, %rd1108, %rd919;
	ld.const.u64 	%rd8797, [k_sha512+184];
	add.s64 	%rd1201, %rd1200, %rd8797;
	add.s64 	%rd1202, %rd1201, %rd1199;
	add.s64 	%rd1203, %rd1202, %rd1196;
	add.s64 	%rd1204, %rd1203, %rd1119;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r853,%dummy}, %rd1191;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r854}, %rd1191;
	}
	shf.r.wrap.b32 	%r855, %r854, %r853, 28;
	shf.r.wrap.b32 	%r856, %r853, %r854, 28;
	mov.b64 	%rd1205, {%r856, %r855};
	shf.l.wrap.b32 	%r857, %r853, %r854, 30;
	shf.l.wrap.b32 	%r858, %r854, %r853, 30;
	mov.b64 	%rd1206, {%r858, %r857};
	xor.b64  	%rd1207, %rd1206, %rd1205;
	shf.l.wrap.b32 	%r859, %r853, %r854, 25;
	shf.l.wrap.b32 	%r860, %r854, %r853, 25;
	mov.b64 	%rd1208, {%r860, %r859};
	xor.b64  	%rd1209, %rd1207, %rd1208;
	xor.b64  	%rd1210, %rd1191, %rd1143;
	xor.b64  	%rd1211, %rd1191, %rd1167;
	and.b64  	%rd1212, %rd1211, %rd1210;
	xor.b64  	%rd1213, %rd1212, %rd1191;
	add.s64 	%rd1214, %rd1203, %rd1213;
	add.s64 	%rd1215, %rd1214, %rd1209;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r861,%dummy}, %rd1204;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r862}, %rd1204;
	}
	shf.r.wrap.b32 	%r863, %r862, %r861, 14;
	shf.r.wrap.b32 	%r864, %r861, %r862, 14;
	mov.b64 	%rd1216, {%r864, %r863};
	shf.r.wrap.b32 	%r865, %r862, %r861, 18;
	shf.r.wrap.b32 	%r866, %r861, %r862, 18;
	mov.b64 	%rd1217, {%r866, %r865};
	xor.b64  	%rd1218, %rd1217, %rd1216;
	shf.l.wrap.b32 	%r867, %r861, %r862, 23;
	shf.l.wrap.b32 	%r868, %r862, %r861, 23;
	mov.b64 	%rd1219, {%r868, %r867};
	xor.b64  	%rd1220, %rd1218, %rd1219;
	xor.b64  	%rd1221, %rd1180, %rd1156;
	and.b64  	%rd1222, %rd1204, %rd1221;
	xor.b64  	%rd1223, %rd1222, %rd1156;
	add.s64 	%rd1224, %rd1132, %rd932;
	ld.const.u64 	%rd8796, [k_sha512+192];
	add.s64 	%rd1225, %rd1224, %rd8796;
	add.s64 	%rd1226, %rd1225, %rd1223;
	add.s64 	%rd1227, %rd1226, %rd1220;
	add.s64 	%rd1228, %rd1227, %rd1143;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r869,%dummy}, %rd1215;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r870}, %rd1215;
	}
	shf.r.wrap.b32 	%r871, %r870, %r869, 28;
	shf.r.wrap.b32 	%r872, %r869, %r870, 28;
	mov.b64 	%rd1229, {%r872, %r871};
	shf.l.wrap.b32 	%r873, %r869, %r870, 30;
	shf.l.wrap.b32 	%r874, %r870, %r869, 30;
	mov.b64 	%rd1230, {%r874, %r873};
	xor.b64  	%rd1231, %rd1230, %rd1229;
	shf.l.wrap.b32 	%r875, %r869, %r870, 25;
	shf.l.wrap.b32 	%r876, %r870, %r869, 25;
	mov.b64 	%rd1232, {%r876, %r875};
	xor.b64  	%rd1233, %rd1231, %rd1232;
	xor.b64  	%rd1234, %rd1215, %rd1167;
	xor.b64  	%rd1235, %rd1215, %rd1191;
	and.b64  	%rd1236, %rd1235, %rd1234;
	xor.b64  	%rd1237, %rd1236, %rd1215;
	add.s64 	%rd1238, %rd1227, %rd1237;
	add.s64 	%rd1239, %rd1238, %rd1233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r877,%dummy}, %rd1228;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r878}, %rd1228;
	}
	shf.r.wrap.b32 	%r879, %r878, %r877, 14;
	shf.r.wrap.b32 	%r880, %r877, %r878, 14;
	mov.b64 	%rd1240, {%r880, %r879};
	shf.r.wrap.b32 	%r881, %r878, %r877, 18;
	shf.r.wrap.b32 	%r882, %r877, %r878, 18;
	mov.b64 	%rd1241, {%r882, %r881};
	xor.b64  	%rd1242, %rd1241, %rd1240;
	shf.l.wrap.b32 	%r883, %r877, %r878, 23;
	shf.l.wrap.b32 	%r884, %r878, %r877, 23;
	mov.b64 	%rd1243, {%r884, %r883};
	xor.b64  	%rd1244, %rd1242, %rd1243;
	xor.b64  	%rd1245, %rd1204, %rd1180;
	and.b64  	%rd1246, %rd1228, %rd1245;
	xor.b64  	%rd1247, %rd1246, %rd1180;
	add.s64 	%rd1248, %rd1156, %rd945;
	ld.const.u64 	%rd8795, [k_sha512+200];
	add.s64 	%rd1249, %rd1248, %rd8795;
	add.s64 	%rd1250, %rd1249, %rd1247;
	add.s64 	%rd1251, %rd1250, %rd1244;
	add.s64 	%rd1252, %rd1251, %rd1167;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r885,%dummy}, %rd1239;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r886}, %rd1239;
	}
	shf.r.wrap.b32 	%r887, %r886, %r885, 28;
	shf.r.wrap.b32 	%r888, %r885, %r886, 28;
	mov.b64 	%rd1253, {%r888, %r887};
	shf.l.wrap.b32 	%r889, %r885, %r886, 30;
	shf.l.wrap.b32 	%r890, %r886, %r885, 30;
	mov.b64 	%rd1254, {%r890, %r889};
	xor.b64  	%rd1255, %rd1254, %rd1253;
	shf.l.wrap.b32 	%r891, %r885, %r886, 25;
	shf.l.wrap.b32 	%r892, %r886, %r885, 25;
	mov.b64 	%rd1256, {%r892, %r891};
	xor.b64  	%rd1257, %rd1255, %rd1256;
	xor.b64  	%rd1258, %rd1239, %rd1191;
	xor.b64  	%rd1259, %rd1239, %rd1215;
	and.b64  	%rd1260, %rd1259, %rd1258;
	xor.b64  	%rd1261, %rd1260, %rd1239;
	add.s64 	%rd1262, %rd1251, %rd1261;
	add.s64 	%rd1263, %rd1262, %rd1257;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r893,%dummy}, %rd1252;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r894}, %rd1252;
	}
	shf.r.wrap.b32 	%r895, %r894, %r893, 14;
	shf.r.wrap.b32 	%r896, %r893, %r894, 14;
	mov.b64 	%rd1264, {%r896, %r895};
	shf.r.wrap.b32 	%r897, %r894, %r893, 18;
	shf.r.wrap.b32 	%r898, %r893, %r894, 18;
	mov.b64 	%rd1265, {%r898, %r897};
	xor.b64  	%rd1266, %rd1265, %rd1264;
	shf.l.wrap.b32 	%r899, %r893, %r894, 23;
	shf.l.wrap.b32 	%r900, %r894, %r893, 23;
	mov.b64 	%rd1267, {%r900, %r899};
	xor.b64  	%rd1268, %rd1266, %rd1267;
	xor.b64  	%rd1269, %rd1228, %rd1204;
	and.b64  	%rd1270, %rd1252, %rd1269;
	xor.b64  	%rd1271, %rd1270, %rd1204;
	add.s64 	%rd1272, %rd1180, %rd958;
	ld.const.u64 	%rd8794, [k_sha512+208];
	add.s64 	%rd1273, %rd1272, %rd8794;
	add.s64 	%rd1274, %rd1273, %rd1271;
	add.s64 	%rd1275, %rd1274, %rd1268;
	add.s64 	%rd1276, %rd1275, %rd1191;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r901,%dummy}, %rd1263;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r902}, %rd1263;
	}
	shf.r.wrap.b32 	%r903, %r902, %r901, 28;
	shf.r.wrap.b32 	%r904, %r901, %r902, 28;
	mov.b64 	%rd1277, {%r904, %r903};
	shf.l.wrap.b32 	%r905, %r901, %r902, 30;
	shf.l.wrap.b32 	%r906, %r902, %r901, 30;
	mov.b64 	%rd1278, {%r906, %r905};
	xor.b64  	%rd1279, %rd1278, %rd1277;
	shf.l.wrap.b32 	%r907, %r901, %r902, 25;
	shf.l.wrap.b32 	%r908, %r902, %r901, 25;
	mov.b64 	%rd1280, {%r908, %r907};
	xor.b64  	%rd1281, %rd1279, %rd1280;
	xor.b64  	%rd1282, %rd1263, %rd1215;
	xor.b64  	%rd1283, %rd1263, %rd1239;
	and.b64  	%rd1284, %rd1283, %rd1282;
	xor.b64  	%rd1285, %rd1284, %rd1263;
	add.s64 	%rd1286, %rd1275, %rd1285;
	add.s64 	%rd1287, %rd1286, %rd1281;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r909,%dummy}, %rd1276;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r910}, %rd1276;
	}
	shf.r.wrap.b32 	%r911, %r910, %r909, 14;
	shf.r.wrap.b32 	%r912, %r909, %r910, 14;
	mov.b64 	%rd1288, {%r912, %r911};
	shf.r.wrap.b32 	%r913, %r910, %r909, 18;
	shf.r.wrap.b32 	%r914, %r909, %r910, 18;
	mov.b64 	%rd1289, {%r914, %r913};
	xor.b64  	%rd1290, %rd1289, %rd1288;
	shf.l.wrap.b32 	%r915, %r909, %r910, 23;
	shf.l.wrap.b32 	%r916, %r910, %r909, 23;
	mov.b64 	%rd1291, {%r916, %r915};
	xor.b64  	%rd1292, %rd1290, %rd1291;
	xor.b64  	%rd1293, %rd1252, %rd1228;
	and.b64  	%rd1294, %rd1276, %rd1293;
	xor.b64  	%rd1295, %rd1294, %rd1228;
	add.s64 	%rd1296, %rd1204, %rd971;
	ld.const.u64 	%rd8793, [k_sha512+216];
	add.s64 	%rd1297, %rd1296, %rd8793;
	add.s64 	%rd1298, %rd1297, %rd1295;
	add.s64 	%rd1299, %rd1298, %rd1292;
	add.s64 	%rd1300, %rd1299, %rd1215;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r917,%dummy}, %rd1287;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r918}, %rd1287;
	}
	shf.r.wrap.b32 	%r919, %r918, %r917, 28;
	shf.r.wrap.b32 	%r920, %r917, %r918, 28;
	mov.b64 	%rd1301, {%r920, %r919};
	shf.l.wrap.b32 	%r921, %r917, %r918, 30;
	shf.l.wrap.b32 	%r922, %r918, %r917, 30;
	mov.b64 	%rd1302, {%r922, %r921};
	xor.b64  	%rd1303, %rd1302, %rd1301;
	shf.l.wrap.b32 	%r923, %r917, %r918, 25;
	shf.l.wrap.b32 	%r924, %r918, %r917, 25;
	mov.b64 	%rd1304, {%r924, %r923};
	xor.b64  	%rd1305, %rd1303, %rd1304;
	xor.b64  	%rd1306, %rd1287, %rd1239;
	xor.b64  	%rd1307, %rd1287, %rd1263;
	and.b64  	%rd1308, %rd1307, %rd1306;
	xor.b64  	%rd1309, %rd1308, %rd1287;
	add.s64 	%rd1310, %rd1299, %rd1309;
	add.s64 	%rd1311, %rd1310, %rd1305;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r925,%dummy}, %rd1300;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r926}, %rd1300;
	}
	shf.r.wrap.b32 	%r927, %r926, %r925, 14;
	shf.r.wrap.b32 	%r928, %r925, %r926, 14;
	mov.b64 	%rd1312, {%r928, %r927};
	shf.r.wrap.b32 	%r929, %r926, %r925, 18;
	shf.r.wrap.b32 	%r930, %r925, %r926, 18;
	mov.b64 	%rd1313, {%r930, %r929};
	xor.b64  	%rd1314, %rd1313, %rd1312;
	shf.l.wrap.b32 	%r931, %r925, %r926, 23;
	shf.l.wrap.b32 	%r932, %r926, %r925, 23;
	mov.b64 	%rd1315, {%r932, %r931};
	xor.b64  	%rd1316, %rd1314, %rd1315;
	xor.b64  	%rd1317, %rd1276, %rd1252;
	and.b64  	%rd1318, %rd1300, %rd1317;
	xor.b64  	%rd1319, %rd1318, %rd1252;
	add.s64 	%rd1320, %rd1228, %rd984;
	ld.const.u64 	%rd8792, [k_sha512+224];
	add.s64 	%rd1321, %rd1320, %rd8792;
	add.s64 	%rd1322, %rd1321, %rd1319;
	add.s64 	%rd1323, %rd1322, %rd1316;
	add.s64 	%rd1324, %rd1323, %rd1239;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r933,%dummy}, %rd1311;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r934}, %rd1311;
	}
	shf.r.wrap.b32 	%r935, %r934, %r933, 28;
	shf.r.wrap.b32 	%r936, %r933, %r934, 28;
	mov.b64 	%rd1325, {%r936, %r935};
	shf.l.wrap.b32 	%r937, %r933, %r934, 30;
	shf.l.wrap.b32 	%r938, %r934, %r933, 30;
	mov.b64 	%rd1326, {%r938, %r937};
	xor.b64  	%rd1327, %rd1326, %rd1325;
	shf.l.wrap.b32 	%r939, %r933, %r934, 25;
	shf.l.wrap.b32 	%r940, %r934, %r933, 25;
	mov.b64 	%rd1328, {%r940, %r939};
	xor.b64  	%rd1329, %rd1327, %rd1328;
	xor.b64  	%rd1330, %rd1311, %rd1263;
	xor.b64  	%rd1331, %rd1311, %rd1287;
	and.b64  	%rd1332, %rd1331, %rd1330;
	xor.b64  	%rd1333, %rd1332, %rd1311;
	add.s64 	%rd1334, %rd1323, %rd1333;
	add.s64 	%rd1335, %rd1334, %rd1329;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r941,%dummy}, %rd1324;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r942}, %rd1324;
	}
	shf.r.wrap.b32 	%r943, %r942, %r941, 14;
	shf.r.wrap.b32 	%r944, %r941, %r942, 14;
	mov.b64 	%rd1336, {%r944, %r943};
	shf.r.wrap.b32 	%r945, %r942, %r941, 18;
	shf.r.wrap.b32 	%r946, %r941, %r942, 18;
	mov.b64 	%rd1337, {%r946, %r945};
	xor.b64  	%rd1338, %rd1337, %rd1336;
	shf.l.wrap.b32 	%r947, %r941, %r942, 23;
	shf.l.wrap.b32 	%r948, %r942, %r941, 23;
	mov.b64 	%rd1339, {%r948, %r947};
	xor.b64  	%rd1340, %rd1338, %rd1339;
	xor.b64  	%rd1341, %rd1300, %rd1276;
	and.b64  	%rd1342, %rd1324, %rd1341;
	xor.b64  	%rd1343, %rd1342, %rd1276;
	add.s64 	%rd1344, %rd1252, %rd997;
	ld.const.u64 	%rd8791, [k_sha512+232];
	add.s64 	%rd1345, %rd1344, %rd8791;
	add.s64 	%rd1346, %rd1345, %rd1343;
	add.s64 	%rd1347, %rd1346, %rd1340;
	add.s64 	%rd1348, %rd1347, %rd1263;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r949,%dummy}, %rd1335;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r950}, %rd1335;
	}
	shf.r.wrap.b32 	%r951, %r950, %r949, 28;
	shf.r.wrap.b32 	%r952, %r949, %r950, 28;
	mov.b64 	%rd1349, {%r952, %r951};
	shf.l.wrap.b32 	%r953, %r949, %r950, 30;
	shf.l.wrap.b32 	%r954, %r950, %r949, 30;
	mov.b64 	%rd1350, {%r954, %r953};
	xor.b64  	%rd1351, %rd1350, %rd1349;
	shf.l.wrap.b32 	%r955, %r949, %r950, 25;
	shf.l.wrap.b32 	%r956, %r950, %r949, 25;
	mov.b64 	%rd1352, {%r956, %r955};
	xor.b64  	%rd1353, %rd1351, %rd1352;
	xor.b64  	%rd1354, %rd1335, %rd1287;
	xor.b64  	%rd1355, %rd1335, %rd1311;
	and.b64  	%rd1356, %rd1355, %rd1354;
	xor.b64  	%rd1357, %rd1356, %rd1335;
	add.s64 	%rd1358, %rd1347, %rd1357;
	add.s64 	%rd1359, %rd1358, %rd1353;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r957,%dummy}, %rd1348;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r958}, %rd1348;
	}
	shf.r.wrap.b32 	%r959, %r958, %r957, 14;
	shf.r.wrap.b32 	%r960, %r957, %r958, 14;
	mov.b64 	%rd1360, {%r960, %r959};
	shf.r.wrap.b32 	%r961, %r958, %r957, 18;
	shf.r.wrap.b32 	%r962, %r957, %r958, 18;
	mov.b64 	%rd1361, {%r962, %r961};
	xor.b64  	%rd1362, %rd1361, %rd1360;
	shf.l.wrap.b32 	%r963, %r957, %r958, 23;
	shf.l.wrap.b32 	%r964, %r958, %r957, 23;
	mov.b64 	%rd1363, {%r964, %r963};
	xor.b64  	%rd1364, %rd1362, %rd1363;
	xor.b64  	%rd1365, %rd1324, %rd1300;
	and.b64  	%rd1366, %rd1348, %rd1365;
	xor.b64  	%rd1367, %rd1366, %rd1300;
	add.s64 	%rd1368, %rd1276, %rd1010;
	ld.const.u64 	%rd8790, [k_sha512+240];
	add.s64 	%rd1369, %rd1368, %rd8790;
	add.s64 	%rd1370, %rd1369, %rd1367;
	add.s64 	%rd1371, %rd1370, %rd1364;
	add.s64 	%rd1372, %rd1371, %rd1287;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r965,%dummy}, %rd1359;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r966}, %rd1359;
	}
	shf.r.wrap.b32 	%r967, %r966, %r965, 28;
	shf.r.wrap.b32 	%r968, %r965, %r966, 28;
	mov.b64 	%rd1373, {%r968, %r967};
	shf.l.wrap.b32 	%r969, %r965, %r966, 30;
	shf.l.wrap.b32 	%r970, %r966, %r965, 30;
	mov.b64 	%rd1374, {%r970, %r969};
	xor.b64  	%rd1375, %rd1374, %rd1373;
	shf.l.wrap.b32 	%r971, %r965, %r966, 25;
	shf.l.wrap.b32 	%r972, %r966, %r965, 25;
	mov.b64 	%rd1376, {%r972, %r971};
	xor.b64  	%rd1377, %rd1375, %rd1376;
	xor.b64  	%rd1378, %rd1359, %rd1311;
	xor.b64  	%rd1379, %rd1359, %rd1335;
	and.b64  	%rd1380, %rd1379, %rd1378;
	xor.b64  	%rd1381, %rd1380, %rd1359;
	add.s64 	%rd1382, %rd1371, %rd1381;
	add.s64 	%rd1383, %rd1382, %rd1377;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r973,%dummy}, %rd1372;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r974}, %rd1372;
	}
	shf.r.wrap.b32 	%r975, %r974, %r973, 14;
	shf.r.wrap.b32 	%r976, %r973, %r974, 14;
	mov.b64 	%rd1384, {%r976, %r975};
	shf.r.wrap.b32 	%r977, %r974, %r973, 18;
	shf.r.wrap.b32 	%r978, %r973, %r974, 18;
	mov.b64 	%rd1385, {%r978, %r977};
	xor.b64  	%rd1386, %rd1385, %rd1384;
	shf.l.wrap.b32 	%r979, %r973, %r974, 23;
	shf.l.wrap.b32 	%r980, %r974, %r973, 23;
	mov.b64 	%rd1387, {%r980, %r979};
	xor.b64  	%rd1388, %rd1386, %rd1387;
	xor.b64  	%rd1389, %rd1348, %rd1324;
	and.b64  	%rd1390, %rd1372, %rd1389;
	xor.b64  	%rd1391, %rd1390, %rd1324;
	add.s64 	%rd1392, %rd1300, %rd1023;
	ld.const.u64 	%rd8789, [k_sha512+248];
	add.s64 	%rd1393, %rd1392, %rd8789;
	add.s64 	%rd1394, %rd1393, %rd1391;
	add.s64 	%rd1395, %rd1394, %rd1388;
	add.s64 	%rd1396, %rd1395, %rd1311;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r981,%dummy}, %rd1383;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r982}, %rd1383;
	}
	shf.r.wrap.b32 	%r983, %r982, %r981, 28;
	shf.r.wrap.b32 	%r984, %r981, %r982, 28;
	mov.b64 	%rd1397, {%r984, %r983};
	shf.l.wrap.b32 	%r985, %r981, %r982, 30;
	shf.l.wrap.b32 	%r986, %r982, %r981, 30;
	mov.b64 	%rd1398, {%r986, %r985};
	xor.b64  	%rd1399, %rd1398, %rd1397;
	shf.l.wrap.b32 	%r987, %r981, %r982, 25;
	shf.l.wrap.b32 	%r988, %r982, %r981, 25;
	mov.b64 	%rd1400, {%r988, %r987};
	xor.b64  	%rd1401, %rd1399, %rd1400;
	xor.b64  	%rd1402, %rd1383, %rd1335;
	xor.b64  	%rd1403, %rd1383, %rd1359;
	and.b64  	%rd1404, %rd1403, %rd1402;
	xor.b64  	%rd1405, %rd1404, %rd1383;
	add.s64 	%rd1406, %rd1395, %rd1405;
	add.s64 	%rd1407, %rd1406, %rd1401;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r989,%dummy}, %rd1010;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r990}, %rd1010;
	}
	shf.r.wrap.b32 	%r991, %r990, %r989, 19;
	shf.r.wrap.b32 	%r992, %r989, %r990, 19;
	mov.b64 	%rd1408, {%r992, %r991};
	shf.l.wrap.b32 	%r993, %r989, %r990, 3;
	shf.l.wrap.b32 	%r994, %r990, %r989, 3;
	mov.b64 	%rd1409, {%r994, %r993};
	shr.u64 	%rd1410, %rd1010, 6;
	xor.b64  	%rd1411, %rd1408, %rd1410;
	xor.b64  	%rd1412, %rd1411, %rd1409;
	shf.r.wrap.b32 	%r995, %r584, %r583, 1;
	shf.r.wrap.b32 	%r996, %r583, %r584, 1;
	mov.b64 	%rd1413, {%r996, %r995};
	shf.r.wrap.b32 	%r997, %r584, %r583, 8;
	shf.r.wrap.b32 	%r998, %r583, %r584, 8;
	mov.b64 	%rd1414, {%r998, %r997};
	shr.u64 	%rd1415, %rd841, 7;
	xor.b64  	%rd1416, %rd1413, %rd1415;
	xor.b64  	%rd1417, %rd1416, %rd1414;
	add.s64 	%rd1418, %rd945, %rd828;
	add.s64 	%rd1419, %rd1418, %rd1412;
	add.s64 	%rd1420, %rd1419, %rd1417;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r999,%dummy}, %rd1023;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1000}, %rd1023;
	}
	shf.r.wrap.b32 	%r1001, %r1000, %r999, 19;
	shf.r.wrap.b32 	%r1002, %r999, %r1000, 19;
	mov.b64 	%rd1421, {%r1002, %r1001};
	shf.l.wrap.b32 	%r1003, %r999, %r1000, 3;
	shf.l.wrap.b32 	%r1004, %r1000, %r999, 3;
	mov.b64 	%rd1422, {%r1004, %r1003};
	shr.u64 	%rd1423, %rd1023, 6;
	xor.b64  	%rd1424, %rd1421, %rd1423;
	xor.b64  	%rd1425, %rd1424, %rd1422;
	shf.r.wrap.b32 	%r1005, %r596, %r595, 1;
	shf.r.wrap.b32 	%r1006, %r595, %r596, 1;
	mov.b64 	%rd1426, {%r1006, %r1005};
	shf.r.wrap.b32 	%r1007, %r596, %r595, 8;
	shf.r.wrap.b32 	%r1008, %r595, %r596, 8;
	mov.b64 	%rd1427, {%r1008, %r1007};
	shr.u64 	%rd1428, %rd854, 7;
	xor.b64  	%rd1429, %rd1426, %rd1428;
	xor.b64  	%rd1430, %rd1429, %rd1427;
	add.s64 	%rd1431, %rd958, %rd841;
	add.s64 	%rd1432, %rd1431, %rd1425;
	add.s64 	%rd1433, %rd1432, %rd1430;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1009,%dummy}, %rd1420;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1010}, %rd1420;
	}
	shf.r.wrap.b32 	%r1011, %r1010, %r1009, 19;
	shf.r.wrap.b32 	%r1012, %r1009, %r1010, 19;
	mov.b64 	%rd1434, {%r1012, %r1011};
	shf.l.wrap.b32 	%r1013, %r1009, %r1010, 3;
	shf.l.wrap.b32 	%r1014, %r1010, %r1009, 3;
	mov.b64 	%rd1435, {%r1014, %r1013};
	shr.u64 	%rd1436, %rd1420, 6;
	xor.b64  	%rd1437, %rd1434, %rd1436;
	xor.b64  	%rd1438, %rd1437, %rd1435;
	shf.r.wrap.b32 	%r1015, %r608, %r607, 1;
	shf.r.wrap.b32 	%r1016, %r607, %r608, 1;
	mov.b64 	%rd1439, {%r1016, %r1015};
	shf.r.wrap.b32 	%r1017, %r608, %r607, 8;
	shf.r.wrap.b32 	%r1018, %r607, %r608, 8;
	mov.b64 	%rd1440, {%r1018, %r1017};
	shr.u64 	%rd1441, %rd867, 7;
	xor.b64  	%rd1442, %rd1439, %rd1441;
	xor.b64  	%rd1443, %rd1442, %rd1440;
	add.s64 	%rd1444, %rd971, %rd854;
	add.s64 	%rd1445, %rd1444, %rd1438;
	add.s64 	%rd1446, %rd1445, %rd1443;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1019,%dummy}, %rd1433;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1020}, %rd1433;
	}
	shf.r.wrap.b32 	%r1021, %r1020, %r1019, 19;
	shf.r.wrap.b32 	%r1022, %r1019, %r1020, 19;
	mov.b64 	%rd1447, {%r1022, %r1021};
	shf.l.wrap.b32 	%r1023, %r1019, %r1020, 3;
	shf.l.wrap.b32 	%r1024, %r1020, %r1019, 3;
	mov.b64 	%rd1448, {%r1024, %r1023};
	shr.u64 	%rd1449, %rd1433, 6;
	xor.b64  	%rd1450, %rd1447, %rd1449;
	xor.b64  	%rd1451, %rd1450, %rd1448;
	shf.r.wrap.b32 	%r1025, %r620, %r619, 1;
	shf.r.wrap.b32 	%r1026, %r619, %r620, 1;
	mov.b64 	%rd1452, {%r1026, %r1025};
	shf.r.wrap.b32 	%r1027, %r620, %r619, 8;
	shf.r.wrap.b32 	%r1028, %r619, %r620, 8;
	mov.b64 	%rd1453, {%r1028, %r1027};
	shr.u64 	%rd1454, %rd880, 7;
	xor.b64  	%rd1455, %rd1452, %rd1454;
	xor.b64  	%rd1456, %rd1455, %rd1453;
	add.s64 	%rd1457, %rd984, %rd867;
	add.s64 	%rd1458, %rd1457, %rd1451;
	add.s64 	%rd1459, %rd1458, %rd1456;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1029,%dummy}, %rd1446;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1030}, %rd1446;
	}
	shf.r.wrap.b32 	%r1031, %r1030, %r1029, 19;
	shf.r.wrap.b32 	%r1032, %r1029, %r1030, 19;
	mov.b64 	%rd1460, {%r1032, %r1031};
	shf.l.wrap.b32 	%r1033, %r1029, %r1030, 3;
	shf.l.wrap.b32 	%r1034, %r1030, %r1029, 3;
	mov.b64 	%rd1461, {%r1034, %r1033};
	shr.u64 	%rd1462, %rd1446, 6;
	xor.b64  	%rd1463, %rd1460, %rd1462;
	xor.b64  	%rd1464, %rd1463, %rd1461;
	shf.r.wrap.b32 	%r1035, %r632, %r631, 1;
	shf.r.wrap.b32 	%r1036, %r631, %r632, 1;
	mov.b64 	%rd1465, {%r1036, %r1035};
	shf.r.wrap.b32 	%r1037, %r632, %r631, 8;
	shf.r.wrap.b32 	%r1038, %r631, %r632, 8;
	mov.b64 	%rd1466, {%r1038, %r1037};
	shr.u64 	%rd1467, %rd893, 7;
	xor.b64  	%rd1468, %rd1465, %rd1467;
	xor.b64  	%rd1469, %rd1468, %rd1466;
	add.s64 	%rd1470, %rd997, %rd880;
	add.s64 	%rd1471, %rd1470, %rd1464;
	add.s64 	%rd1472, %rd1471, %rd1469;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1039,%dummy}, %rd1459;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1040}, %rd1459;
	}
	shf.r.wrap.b32 	%r1041, %r1040, %r1039, 19;
	shf.r.wrap.b32 	%r1042, %r1039, %r1040, 19;
	mov.b64 	%rd1473, {%r1042, %r1041};
	shf.l.wrap.b32 	%r1043, %r1039, %r1040, 3;
	shf.l.wrap.b32 	%r1044, %r1040, %r1039, 3;
	mov.b64 	%rd1474, {%r1044, %r1043};
	shr.u64 	%rd1475, %rd1459, 6;
	xor.b64  	%rd1476, %rd1473, %rd1475;
	xor.b64  	%rd1477, %rd1476, %rd1474;
	shf.r.wrap.b32 	%r1045, %r644, %r643, 1;
	shf.r.wrap.b32 	%r1046, %r643, %r644, 1;
	mov.b64 	%rd1478, {%r1046, %r1045};
	shf.r.wrap.b32 	%r1047, %r644, %r643, 8;
	shf.r.wrap.b32 	%r1048, %r643, %r644, 8;
	mov.b64 	%rd1479, {%r1048, %r1047};
	shr.u64 	%rd1480, %rd906, 7;
	xor.b64  	%rd1481, %rd1478, %rd1480;
	xor.b64  	%rd1482, %rd1481, %rd1479;
	add.s64 	%rd1483, %rd1010, %rd893;
	add.s64 	%rd1484, %rd1483, %rd1477;
	add.s64 	%rd1485, %rd1484, %rd1482;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1049,%dummy}, %rd1472;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1050}, %rd1472;
	}
	shf.r.wrap.b32 	%r1051, %r1050, %r1049, 19;
	shf.r.wrap.b32 	%r1052, %r1049, %r1050, 19;
	mov.b64 	%rd1486, {%r1052, %r1051};
	shf.l.wrap.b32 	%r1053, %r1049, %r1050, 3;
	shf.l.wrap.b32 	%r1054, %r1050, %r1049, 3;
	mov.b64 	%rd1487, {%r1054, %r1053};
	shr.u64 	%rd1488, %rd1472, 6;
	xor.b64  	%rd1489, %rd1486, %rd1488;
	xor.b64  	%rd1490, %rd1489, %rd1487;
	shf.r.wrap.b32 	%r1055, %r656, %r655, 1;
	shf.r.wrap.b32 	%r1056, %r655, %r656, 1;
	mov.b64 	%rd1491, {%r1056, %r1055};
	shf.r.wrap.b32 	%r1057, %r656, %r655, 8;
	shf.r.wrap.b32 	%r1058, %r655, %r656, 8;
	mov.b64 	%rd1492, {%r1058, %r1057};
	shr.u64 	%rd1493, %rd919, 7;
	xor.b64  	%rd1494, %rd1491, %rd1493;
	xor.b64  	%rd1495, %rd1494, %rd1492;
	add.s64 	%rd1496, %rd1023, %rd906;
	add.s64 	%rd1497, %rd1496, %rd1490;
	add.s64 	%rd1498, %rd1497, %rd1495;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1059,%dummy}, %rd1485;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1060}, %rd1485;
	}
	shf.r.wrap.b32 	%r1061, %r1060, %r1059, 19;
	shf.r.wrap.b32 	%r1062, %r1059, %r1060, 19;
	mov.b64 	%rd1499, {%r1062, %r1061};
	shf.l.wrap.b32 	%r1063, %r1059, %r1060, 3;
	shf.l.wrap.b32 	%r1064, %r1060, %r1059, 3;
	mov.b64 	%rd1500, {%r1064, %r1063};
	shr.u64 	%rd1501, %rd1485, 6;
	xor.b64  	%rd1502, %rd1499, %rd1501;
	xor.b64  	%rd1503, %rd1502, %rd1500;
	shf.r.wrap.b32 	%r1065, %r668, %r667, 1;
	shf.r.wrap.b32 	%r1066, %r667, %r668, 1;
	mov.b64 	%rd1504, {%r1066, %r1065};
	shf.r.wrap.b32 	%r1067, %r668, %r667, 8;
	shf.r.wrap.b32 	%r1068, %r667, %r668, 8;
	mov.b64 	%rd1505, {%r1068, %r1067};
	shr.u64 	%rd1506, %rd932, 7;
	xor.b64  	%rd1507, %rd1504, %rd1506;
	xor.b64  	%rd1508, %rd1507, %rd1505;
	add.s64 	%rd1509, %rd1420, %rd919;
	add.s64 	%rd1510, %rd1509, %rd1503;
	add.s64 	%rd1511, %rd1510, %rd1508;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1069,%dummy}, %rd1498;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1070}, %rd1498;
	}
	shf.r.wrap.b32 	%r1071, %r1070, %r1069, 19;
	shf.r.wrap.b32 	%r1072, %r1069, %r1070, 19;
	mov.b64 	%rd1512, {%r1072, %r1071};
	shf.l.wrap.b32 	%r1073, %r1069, %r1070, 3;
	shf.l.wrap.b32 	%r1074, %r1070, %r1069, 3;
	mov.b64 	%rd1513, {%r1074, %r1073};
	shr.u64 	%rd1514, %rd1498, 6;
	xor.b64  	%rd1515, %rd1512, %rd1514;
	xor.b64  	%rd1516, %rd1515, %rd1513;
	shf.r.wrap.b32 	%r1075, %r680, %r679, 1;
	shf.r.wrap.b32 	%r1076, %r679, %r680, 1;
	mov.b64 	%rd1517, {%r1076, %r1075};
	shf.r.wrap.b32 	%r1077, %r680, %r679, 8;
	shf.r.wrap.b32 	%r1078, %r679, %r680, 8;
	mov.b64 	%rd1518, {%r1078, %r1077};
	shr.u64 	%rd1519, %rd945, 7;
	xor.b64  	%rd1520, %rd1517, %rd1519;
	xor.b64  	%rd1521, %rd1520, %rd1518;
	add.s64 	%rd1522, %rd1433, %rd932;
	add.s64 	%rd1523, %rd1522, %rd1516;
	add.s64 	%rd1524, %rd1523, %rd1521;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1079,%dummy}, %rd1511;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1080}, %rd1511;
	}
	shf.r.wrap.b32 	%r1081, %r1080, %r1079, 19;
	shf.r.wrap.b32 	%r1082, %r1079, %r1080, 19;
	mov.b64 	%rd1525, {%r1082, %r1081};
	shf.l.wrap.b32 	%r1083, %r1079, %r1080, 3;
	shf.l.wrap.b32 	%r1084, %r1080, %r1079, 3;
	mov.b64 	%rd1526, {%r1084, %r1083};
	shr.u64 	%rd1527, %rd1511, 6;
	xor.b64  	%rd1528, %rd1525, %rd1527;
	xor.b64  	%rd1529, %rd1528, %rd1526;
	shf.r.wrap.b32 	%r1085, %r692, %r691, 1;
	shf.r.wrap.b32 	%r1086, %r691, %r692, 1;
	mov.b64 	%rd1530, {%r1086, %r1085};
	shf.r.wrap.b32 	%r1087, %r692, %r691, 8;
	shf.r.wrap.b32 	%r1088, %r691, %r692, 8;
	mov.b64 	%rd1531, {%r1088, %r1087};
	shr.u64 	%rd1532, %rd958, 7;
	xor.b64  	%rd1533, %rd1530, %rd1532;
	xor.b64  	%rd1534, %rd1533, %rd1531;
	add.s64 	%rd1535, %rd1446, %rd945;
	add.s64 	%rd1536, %rd1535, %rd1529;
	add.s64 	%rd1537, %rd1536, %rd1534;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1089,%dummy}, %rd1524;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1090}, %rd1524;
	}
	shf.r.wrap.b32 	%r1091, %r1090, %r1089, 19;
	shf.r.wrap.b32 	%r1092, %r1089, %r1090, 19;
	mov.b64 	%rd1538, {%r1092, %r1091};
	shf.l.wrap.b32 	%r1093, %r1089, %r1090, 3;
	shf.l.wrap.b32 	%r1094, %r1090, %r1089, 3;
	mov.b64 	%rd1539, {%r1094, %r1093};
	shr.u64 	%rd1540, %rd1524, 6;
	xor.b64  	%rd1541, %rd1538, %rd1540;
	xor.b64  	%rd1542, %rd1541, %rd1539;
	shf.r.wrap.b32 	%r1095, %r704, %r703, 1;
	shf.r.wrap.b32 	%r1096, %r703, %r704, 1;
	mov.b64 	%rd1543, {%r1096, %r1095};
	shf.r.wrap.b32 	%r1097, %r704, %r703, 8;
	shf.r.wrap.b32 	%r1098, %r703, %r704, 8;
	mov.b64 	%rd1544, {%r1098, %r1097};
	shr.u64 	%rd1545, %rd971, 7;
	xor.b64  	%rd1546, %rd1543, %rd1545;
	xor.b64  	%rd1547, %rd1546, %rd1544;
	add.s64 	%rd1548, %rd1459, %rd958;
	add.s64 	%rd1549, %rd1548, %rd1542;
	add.s64 	%rd1550, %rd1549, %rd1547;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1099,%dummy}, %rd1537;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1100}, %rd1537;
	}
	shf.r.wrap.b32 	%r1101, %r1100, %r1099, 19;
	shf.r.wrap.b32 	%r1102, %r1099, %r1100, 19;
	mov.b64 	%rd1551, {%r1102, %r1101};
	shf.l.wrap.b32 	%r1103, %r1099, %r1100, 3;
	shf.l.wrap.b32 	%r1104, %r1100, %r1099, 3;
	mov.b64 	%rd1552, {%r1104, %r1103};
	shr.u64 	%rd1553, %rd1537, 6;
	xor.b64  	%rd1554, %rd1551, %rd1553;
	xor.b64  	%rd1555, %rd1554, %rd1552;
	shf.r.wrap.b32 	%r1105, %r714, %r713, 1;
	shf.r.wrap.b32 	%r1106, %r713, %r714, 1;
	mov.b64 	%rd1556, {%r1106, %r1105};
	shf.r.wrap.b32 	%r1107, %r714, %r713, 8;
	shf.r.wrap.b32 	%r1108, %r713, %r714, 8;
	mov.b64 	%rd1557, {%r1108, %r1107};
	shr.u64 	%rd1558, %rd984, 7;
	xor.b64  	%rd1559, %rd1556, %rd1558;
	xor.b64  	%rd1560, %rd1559, %rd1557;
	add.s64 	%rd1561, %rd1472, %rd971;
	add.s64 	%rd1562, %rd1561, %rd1555;
	add.s64 	%rd1563, %rd1562, %rd1560;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1109,%dummy}, %rd1550;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1110}, %rd1550;
	}
	shf.r.wrap.b32 	%r1111, %r1110, %r1109, 19;
	shf.r.wrap.b32 	%r1112, %r1109, %r1110, 19;
	mov.b64 	%rd1564, {%r1112, %r1111};
	shf.l.wrap.b32 	%r1113, %r1109, %r1110, 3;
	shf.l.wrap.b32 	%r1114, %r1110, %r1109, 3;
	mov.b64 	%rd1565, {%r1114, %r1113};
	shr.u64 	%rd1566, %rd1550, 6;
	xor.b64  	%rd1567, %rd1564, %rd1566;
	xor.b64  	%rd1568, %rd1567, %rd1565;
	shf.r.wrap.b32 	%r1115, %r724, %r723, 1;
	shf.r.wrap.b32 	%r1116, %r723, %r724, 1;
	mov.b64 	%rd1569, {%r1116, %r1115};
	shf.r.wrap.b32 	%r1117, %r724, %r723, 8;
	shf.r.wrap.b32 	%r1118, %r723, %r724, 8;
	mov.b64 	%rd1570, {%r1118, %r1117};
	shr.u64 	%rd1571, %rd997, 7;
	xor.b64  	%rd1572, %rd1569, %rd1571;
	xor.b64  	%rd1573, %rd1572, %rd1570;
	add.s64 	%rd1574, %rd1485, %rd984;
	add.s64 	%rd1575, %rd1574, %rd1568;
	add.s64 	%rd1576, %rd1575, %rd1573;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1119,%dummy}, %rd1563;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1120}, %rd1563;
	}
	shf.r.wrap.b32 	%r1121, %r1120, %r1119, 19;
	shf.r.wrap.b32 	%r1122, %r1119, %r1120, 19;
	mov.b64 	%rd1577, {%r1122, %r1121};
	shf.l.wrap.b32 	%r1123, %r1119, %r1120, 3;
	shf.l.wrap.b32 	%r1124, %r1120, %r1119, 3;
	mov.b64 	%rd1578, {%r1124, %r1123};
	shr.u64 	%rd1579, %rd1563, 6;
	xor.b64  	%rd1580, %rd1577, %rd1579;
	xor.b64  	%rd1581, %rd1580, %rd1578;
	shf.r.wrap.b32 	%r1125, %r990, %r989, 1;
	shf.r.wrap.b32 	%r1126, %r989, %r990, 1;
	mov.b64 	%rd1582, {%r1126, %r1125};
	shf.r.wrap.b32 	%r1127, %r990, %r989, 8;
	shf.r.wrap.b32 	%r1128, %r989, %r990, 8;
	mov.b64 	%rd1583, {%r1128, %r1127};
	shr.u64 	%rd1584, %rd1010, 7;
	xor.b64  	%rd1585, %rd1582, %rd1584;
	xor.b64  	%rd1586, %rd1585, %rd1583;
	add.s64 	%rd1587, %rd1498, %rd997;
	add.s64 	%rd1588, %rd1587, %rd1581;
	add.s64 	%rd1589, %rd1588, %rd1586;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1129,%dummy}, %rd1576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1130}, %rd1576;
	}
	shf.r.wrap.b32 	%r1131, %r1130, %r1129, 19;
	shf.r.wrap.b32 	%r1132, %r1129, %r1130, 19;
	mov.b64 	%rd1590, {%r1132, %r1131};
	shf.l.wrap.b32 	%r1133, %r1129, %r1130, 3;
	shf.l.wrap.b32 	%r1134, %r1130, %r1129, 3;
	mov.b64 	%rd1591, {%r1134, %r1133};
	shr.u64 	%rd1592, %rd1576, 6;
	xor.b64  	%rd1593, %rd1590, %rd1592;
	xor.b64  	%rd1594, %rd1593, %rd1591;
	shf.r.wrap.b32 	%r1135, %r1000, %r999, 1;
	shf.r.wrap.b32 	%r1136, %r999, %r1000, 1;
	mov.b64 	%rd1595, {%r1136, %r1135};
	shf.r.wrap.b32 	%r1137, %r1000, %r999, 8;
	shf.r.wrap.b32 	%r1138, %r999, %r1000, 8;
	mov.b64 	%rd1596, {%r1138, %r1137};
	shr.u64 	%rd1597, %rd1023, 7;
	xor.b64  	%rd1598, %rd1595, %rd1597;
	xor.b64  	%rd1599, %rd1598, %rd1596;
	add.s64 	%rd1600, %rd1511, %rd1010;
	add.s64 	%rd1601, %rd1600, %rd1594;
	add.s64 	%rd1602, %rd1601, %rd1599;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1139,%dummy}, %rd1589;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1140}, %rd1589;
	}
	shf.r.wrap.b32 	%r1141, %r1140, %r1139, 19;
	shf.r.wrap.b32 	%r1142, %r1139, %r1140, 19;
	mov.b64 	%rd1603, {%r1142, %r1141};
	shf.l.wrap.b32 	%r1143, %r1139, %r1140, 3;
	shf.l.wrap.b32 	%r1144, %r1140, %r1139, 3;
	mov.b64 	%rd1604, {%r1144, %r1143};
	shr.u64 	%rd1605, %rd1589, 6;
	xor.b64  	%rd1606, %rd1603, %rd1605;
	xor.b64  	%rd1607, %rd1606, %rd1604;
	shf.r.wrap.b32 	%r1145, %r1010, %r1009, 1;
	shf.r.wrap.b32 	%r1146, %r1009, %r1010, 1;
	mov.b64 	%rd1608, {%r1146, %r1145};
	shf.r.wrap.b32 	%r1147, %r1010, %r1009, 8;
	shf.r.wrap.b32 	%r1148, %r1009, %r1010, 8;
	mov.b64 	%rd1609, {%r1148, %r1147};
	shr.u64 	%rd1610, %rd1420, 7;
	xor.b64  	%rd1611, %rd1608, %rd1610;
	xor.b64  	%rd1612, %rd1611, %rd1609;
	add.s64 	%rd1613, %rd1524, %rd1023;
	add.s64 	%rd1614, %rd1613, %rd1607;
	add.s64 	%rd1615, %rd1614, %rd1612;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1149,%dummy}, %rd1396;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1150}, %rd1396;
	}
	shf.r.wrap.b32 	%r1151, %r1150, %r1149, 14;
	shf.r.wrap.b32 	%r1152, %r1149, %r1150, 14;
	mov.b64 	%rd1616, {%r1152, %r1151};
	shf.r.wrap.b32 	%r1153, %r1150, %r1149, 18;
	shf.r.wrap.b32 	%r1154, %r1149, %r1150, 18;
	mov.b64 	%rd1617, {%r1154, %r1153};
	xor.b64  	%rd1618, %rd1617, %rd1616;
	shf.l.wrap.b32 	%r1155, %r1149, %r1150, 23;
	shf.l.wrap.b32 	%r1156, %r1150, %r1149, 23;
	mov.b64 	%rd1619, {%r1156, %r1155};
	xor.b64  	%rd1620, %rd1618, %rd1619;
	xor.b64  	%rd1621, %rd1372, %rd1348;
	and.b64  	%rd1622, %rd1621, %rd1396;
	xor.b64  	%rd1623, %rd1622, %rd1348;
	add.s64 	%rd1624, %rd1623, %rd1324;
	add.s64 	%rd1625, %rd1624, %rd1420;
	ld.const.u64 	%rd8788, [k_sha512+256];
	add.s64 	%rd1626, %rd1625, %rd8788;
	add.s64 	%rd1627, %rd1626, %rd1620;
	add.s64 	%rd1628, %rd1627, %rd1335;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1157,%dummy}, %rd1407;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1158}, %rd1407;
	}
	shf.r.wrap.b32 	%r1159, %r1158, %r1157, 28;
	shf.r.wrap.b32 	%r1160, %r1157, %r1158, 28;
	mov.b64 	%rd1629, {%r1160, %r1159};
	shf.l.wrap.b32 	%r1161, %r1157, %r1158, 30;
	shf.l.wrap.b32 	%r1162, %r1158, %r1157, 30;
	mov.b64 	%rd1630, {%r1162, %r1161};
	xor.b64  	%rd1631, %rd1630, %rd1629;
	shf.l.wrap.b32 	%r1163, %r1157, %r1158, 25;
	shf.l.wrap.b32 	%r1164, %r1158, %r1157, 25;
	mov.b64 	%rd1632, {%r1164, %r1163};
	xor.b64  	%rd1633, %rd1631, %rd1632;
	xor.b64  	%rd1634, %rd1407, %rd1359;
	xor.b64  	%rd1635, %rd1407, %rd1383;
	and.b64  	%rd1636, %rd1635, %rd1634;
	xor.b64  	%rd1637, %rd1636, %rd1407;
	add.s64 	%rd1638, %rd1627, %rd1637;
	add.s64 	%rd1639, %rd1638, %rd1633;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1165,%dummy}, %rd1628;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1166}, %rd1628;
	}
	shf.r.wrap.b32 	%r1167, %r1166, %r1165, 14;
	shf.r.wrap.b32 	%r1168, %r1165, %r1166, 14;
	mov.b64 	%rd1640, {%r1168, %r1167};
	shf.r.wrap.b32 	%r1169, %r1166, %r1165, 18;
	shf.r.wrap.b32 	%r1170, %r1165, %r1166, 18;
	mov.b64 	%rd1641, {%r1170, %r1169};
	xor.b64  	%rd1642, %rd1641, %rd1640;
	shf.l.wrap.b32 	%r1171, %r1165, %r1166, 23;
	shf.l.wrap.b32 	%r1172, %r1166, %r1165, 23;
	mov.b64 	%rd1643, {%r1172, %r1171};
	xor.b64  	%rd1644, %rd1642, %rd1643;
	xor.b64  	%rd1645, %rd1396, %rd1372;
	and.b64  	%rd1646, %rd1628, %rd1645;
	xor.b64  	%rd1647, %rd1646, %rd1372;
	add.s64 	%rd1648, %rd1433, %rd1348;
	ld.const.u64 	%rd8787, [k_sha512+264];
	add.s64 	%rd1649, %rd1648, %rd8787;
	add.s64 	%rd1650, %rd1649, %rd1647;
	add.s64 	%rd1651, %rd1650, %rd1644;
	add.s64 	%rd1652, %rd1651, %rd1359;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1173,%dummy}, %rd1639;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1174}, %rd1639;
	}
	shf.r.wrap.b32 	%r1175, %r1174, %r1173, 28;
	shf.r.wrap.b32 	%r1176, %r1173, %r1174, 28;
	mov.b64 	%rd1653, {%r1176, %r1175};
	shf.l.wrap.b32 	%r1177, %r1173, %r1174, 30;
	shf.l.wrap.b32 	%r1178, %r1174, %r1173, 30;
	mov.b64 	%rd1654, {%r1178, %r1177};
	xor.b64  	%rd1655, %rd1654, %rd1653;
	shf.l.wrap.b32 	%r1179, %r1173, %r1174, 25;
	shf.l.wrap.b32 	%r1180, %r1174, %r1173, 25;
	mov.b64 	%rd1656, {%r1180, %r1179};
	xor.b64  	%rd1657, %rd1655, %rd1656;
	xor.b64  	%rd1658, %rd1639, %rd1383;
	xor.b64  	%rd1659, %rd1639, %rd1407;
	and.b64  	%rd1660, %rd1659, %rd1658;
	xor.b64  	%rd1661, %rd1660, %rd1639;
	add.s64 	%rd1662, %rd1651, %rd1661;
	add.s64 	%rd1663, %rd1662, %rd1657;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1181,%dummy}, %rd1652;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1182}, %rd1652;
	}
	shf.r.wrap.b32 	%r1183, %r1182, %r1181, 14;
	shf.r.wrap.b32 	%r1184, %r1181, %r1182, 14;
	mov.b64 	%rd1664, {%r1184, %r1183};
	shf.r.wrap.b32 	%r1185, %r1182, %r1181, 18;
	shf.r.wrap.b32 	%r1186, %r1181, %r1182, 18;
	mov.b64 	%rd1665, {%r1186, %r1185};
	xor.b64  	%rd1666, %rd1665, %rd1664;
	shf.l.wrap.b32 	%r1187, %r1181, %r1182, 23;
	shf.l.wrap.b32 	%r1188, %r1182, %r1181, 23;
	mov.b64 	%rd1667, {%r1188, %r1187};
	xor.b64  	%rd1668, %rd1666, %rd1667;
	xor.b64  	%rd1669, %rd1628, %rd1396;
	and.b64  	%rd1670, %rd1652, %rd1669;
	xor.b64  	%rd1671, %rd1670, %rd1396;
	add.s64 	%rd1672, %rd1446, %rd1372;
	ld.const.u64 	%rd8786, [k_sha512+272];
	add.s64 	%rd1673, %rd1672, %rd8786;
	add.s64 	%rd1674, %rd1673, %rd1671;
	add.s64 	%rd1675, %rd1674, %rd1668;
	add.s64 	%rd1676, %rd1675, %rd1383;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1189,%dummy}, %rd1663;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1190}, %rd1663;
	}
	shf.r.wrap.b32 	%r1191, %r1190, %r1189, 28;
	shf.r.wrap.b32 	%r1192, %r1189, %r1190, 28;
	mov.b64 	%rd1677, {%r1192, %r1191};
	shf.l.wrap.b32 	%r1193, %r1189, %r1190, 30;
	shf.l.wrap.b32 	%r1194, %r1190, %r1189, 30;
	mov.b64 	%rd1678, {%r1194, %r1193};
	xor.b64  	%rd1679, %rd1678, %rd1677;
	shf.l.wrap.b32 	%r1195, %r1189, %r1190, 25;
	shf.l.wrap.b32 	%r1196, %r1190, %r1189, 25;
	mov.b64 	%rd1680, {%r1196, %r1195};
	xor.b64  	%rd1681, %rd1679, %rd1680;
	xor.b64  	%rd1682, %rd1663, %rd1407;
	xor.b64  	%rd1683, %rd1663, %rd1639;
	and.b64  	%rd1684, %rd1683, %rd1682;
	xor.b64  	%rd1685, %rd1684, %rd1663;
	add.s64 	%rd1686, %rd1675, %rd1685;
	add.s64 	%rd1687, %rd1686, %rd1681;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1197,%dummy}, %rd1676;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1198}, %rd1676;
	}
	shf.r.wrap.b32 	%r1199, %r1198, %r1197, 14;
	shf.r.wrap.b32 	%r1200, %r1197, %r1198, 14;
	mov.b64 	%rd1688, {%r1200, %r1199};
	shf.r.wrap.b32 	%r1201, %r1198, %r1197, 18;
	shf.r.wrap.b32 	%r1202, %r1197, %r1198, 18;
	mov.b64 	%rd1689, {%r1202, %r1201};
	xor.b64  	%rd1690, %rd1689, %rd1688;
	shf.l.wrap.b32 	%r1203, %r1197, %r1198, 23;
	shf.l.wrap.b32 	%r1204, %r1198, %r1197, 23;
	mov.b64 	%rd1691, {%r1204, %r1203};
	xor.b64  	%rd1692, %rd1690, %rd1691;
	xor.b64  	%rd1693, %rd1652, %rd1628;
	and.b64  	%rd1694, %rd1676, %rd1693;
	xor.b64  	%rd1695, %rd1694, %rd1628;
	add.s64 	%rd1696, %rd1459, %rd1396;
	ld.const.u64 	%rd8785, [k_sha512+280];
	add.s64 	%rd1697, %rd1696, %rd8785;
	add.s64 	%rd1698, %rd1697, %rd1695;
	add.s64 	%rd1699, %rd1698, %rd1692;
	add.s64 	%rd1700, %rd1699, %rd1407;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1205,%dummy}, %rd1687;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1206}, %rd1687;
	}
	shf.r.wrap.b32 	%r1207, %r1206, %r1205, 28;
	shf.r.wrap.b32 	%r1208, %r1205, %r1206, 28;
	mov.b64 	%rd1701, {%r1208, %r1207};
	shf.l.wrap.b32 	%r1209, %r1205, %r1206, 30;
	shf.l.wrap.b32 	%r1210, %r1206, %r1205, 30;
	mov.b64 	%rd1702, {%r1210, %r1209};
	xor.b64  	%rd1703, %rd1702, %rd1701;
	shf.l.wrap.b32 	%r1211, %r1205, %r1206, 25;
	shf.l.wrap.b32 	%r1212, %r1206, %r1205, 25;
	mov.b64 	%rd1704, {%r1212, %r1211};
	xor.b64  	%rd1705, %rd1703, %rd1704;
	xor.b64  	%rd1706, %rd1687, %rd1639;
	xor.b64  	%rd1707, %rd1687, %rd1663;
	and.b64  	%rd1708, %rd1707, %rd1706;
	xor.b64  	%rd1709, %rd1708, %rd1687;
	add.s64 	%rd1710, %rd1699, %rd1709;
	add.s64 	%rd1711, %rd1710, %rd1705;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1213,%dummy}, %rd1700;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1214}, %rd1700;
	}
	shf.r.wrap.b32 	%r1215, %r1214, %r1213, 14;
	shf.r.wrap.b32 	%r1216, %r1213, %r1214, 14;
	mov.b64 	%rd1712, {%r1216, %r1215};
	shf.r.wrap.b32 	%r1217, %r1214, %r1213, 18;
	shf.r.wrap.b32 	%r1218, %r1213, %r1214, 18;
	mov.b64 	%rd1713, {%r1218, %r1217};
	xor.b64  	%rd1714, %rd1713, %rd1712;
	shf.l.wrap.b32 	%r1219, %r1213, %r1214, 23;
	shf.l.wrap.b32 	%r1220, %r1214, %r1213, 23;
	mov.b64 	%rd1715, {%r1220, %r1219};
	xor.b64  	%rd1716, %rd1714, %rd1715;
	xor.b64  	%rd1717, %rd1676, %rd1652;
	and.b64  	%rd1718, %rd1700, %rd1717;
	xor.b64  	%rd1719, %rd1718, %rd1652;
	add.s64 	%rd1720, %rd1628, %rd1472;
	ld.const.u64 	%rd8784, [k_sha512+288];
	add.s64 	%rd1721, %rd1720, %rd8784;
	add.s64 	%rd1722, %rd1721, %rd1719;
	add.s64 	%rd1723, %rd1722, %rd1716;
	add.s64 	%rd1724, %rd1723, %rd1639;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1221,%dummy}, %rd1711;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1222}, %rd1711;
	}
	shf.r.wrap.b32 	%r1223, %r1222, %r1221, 28;
	shf.r.wrap.b32 	%r1224, %r1221, %r1222, 28;
	mov.b64 	%rd1725, {%r1224, %r1223};
	shf.l.wrap.b32 	%r1225, %r1221, %r1222, 30;
	shf.l.wrap.b32 	%r1226, %r1222, %r1221, 30;
	mov.b64 	%rd1726, {%r1226, %r1225};
	xor.b64  	%rd1727, %rd1726, %rd1725;
	shf.l.wrap.b32 	%r1227, %r1221, %r1222, 25;
	shf.l.wrap.b32 	%r1228, %r1222, %r1221, 25;
	mov.b64 	%rd1728, {%r1228, %r1227};
	xor.b64  	%rd1729, %rd1727, %rd1728;
	xor.b64  	%rd1730, %rd1711, %rd1663;
	xor.b64  	%rd1731, %rd1711, %rd1687;
	and.b64  	%rd1732, %rd1731, %rd1730;
	xor.b64  	%rd1733, %rd1732, %rd1711;
	add.s64 	%rd1734, %rd1723, %rd1733;
	add.s64 	%rd1735, %rd1734, %rd1729;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1229,%dummy}, %rd1724;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1230}, %rd1724;
	}
	shf.r.wrap.b32 	%r1231, %r1230, %r1229, 14;
	shf.r.wrap.b32 	%r1232, %r1229, %r1230, 14;
	mov.b64 	%rd1736, {%r1232, %r1231};
	shf.r.wrap.b32 	%r1233, %r1230, %r1229, 18;
	shf.r.wrap.b32 	%r1234, %r1229, %r1230, 18;
	mov.b64 	%rd1737, {%r1234, %r1233};
	xor.b64  	%rd1738, %rd1737, %rd1736;
	shf.l.wrap.b32 	%r1235, %r1229, %r1230, 23;
	shf.l.wrap.b32 	%r1236, %r1230, %r1229, 23;
	mov.b64 	%rd1739, {%r1236, %r1235};
	xor.b64  	%rd1740, %rd1738, %rd1739;
	xor.b64  	%rd1741, %rd1700, %rd1676;
	and.b64  	%rd1742, %rd1724, %rd1741;
	xor.b64  	%rd1743, %rd1742, %rd1676;
	add.s64 	%rd1744, %rd1652, %rd1485;
	ld.const.u64 	%rd8783, [k_sha512+296];
	add.s64 	%rd1745, %rd1744, %rd8783;
	add.s64 	%rd1746, %rd1745, %rd1743;
	add.s64 	%rd1747, %rd1746, %rd1740;
	add.s64 	%rd1748, %rd1747, %rd1663;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1237,%dummy}, %rd1735;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1238}, %rd1735;
	}
	shf.r.wrap.b32 	%r1239, %r1238, %r1237, 28;
	shf.r.wrap.b32 	%r1240, %r1237, %r1238, 28;
	mov.b64 	%rd1749, {%r1240, %r1239};
	shf.l.wrap.b32 	%r1241, %r1237, %r1238, 30;
	shf.l.wrap.b32 	%r1242, %r1238, %r1237, 30;
	mov.b64 	%rd1750, {%r1242, %r1241};
	xor.b64  	%rd1751, %rd1750, %rd1749;
	shf.l.wrap.b32 	%r1243, %r1237, %r1238, 25;
	shf.l.wrap.b32 	%r1244, %r1238, %r1237, 25;
	mov.b64 	%rd1752, {%r1244, %r1243};
	xor.b64  	%rd1753, %rd1751, %rd1752;
	xor.b64  	%rd1754, %rd1735, %rd1687;
	xor.b64  	%rd1755, %rd1735, %rd1711;
	and.b64  	%rd1756, %rd1755, %rd1754;
	xor.b64  	%rd1757, %rd1756, %rd1735;
	add.s64 	%rd1758, %rd1747, %rd1757;
	add.s64 	%rd1759, %rd1758, %rd1753;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1245,%dummy}, %rd1748;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1246}, %rd1748;
	}
	shf.r.wrap.b32 	%r1247, %r1246, %r1245, 14;
	shf.r.wrap.b32 	%r1248, %r1245, %r1246, 14;
	mov.b64 	%rd1760, {%r1248, %r1247};
	shf.r.wrap.b32 	%r1249, %r1246, %r1245, 18;
	shf.r.wrap.b32 	%r1250, %r1245, %r1246, 18;
	mov.b64 	%rd1761, {%r1250, %r1249};
	xor.b64  	%rd1762, %rd1761, %rd1760;
	shf.l.wrap.b32 	%r1251, %r1245, %r1246, 23;
	shf.l.wrap.b32 	%r1252, %r1246, %r1245, 23;
	mov.b64 	%rd1763, {%r1252, %r1251};
	xor.b64  	%rd1764, %rd1762, %rd1763;
	xor.b64  	%rd1765, %rd1724, %rd1700;
	and.b64  	%rd1766, %rd1748, %rd1765;
	xor.b64  	%rd1767, %rd1766, %rd1700;
	add.s64 	%rd1768, %rd1676, %rd1498;
	ld.const.u64 	%rd8782, [k_sha512+304];
	add.s64 	%rd1769, %rd1768, %rd8782;
	add.s64 	%rd1770, %rd1769, %rd1767;
	add.s64 	%rd1771, %rd1770, %rd1764;
	add.s64 	%rd1772, %rd1771, %rd1687;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1253,%dummy}, %rd1759;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1254}, %rd1759;
	}
	shf.r.wrap.b32 	%r1255, %r1254, %r1253, 28;
	shf.r.wrap.b32 	%r1256, %r1253, %r1254, 28;
	mov.b64 	%rd1773, {%r1256, %r1255};
	shf.l.wrap.b32 	%r1257, %r1253, %r1254, 30;
	shf.l.wrap.b32 	%r1258, %r1254, %r1253, 30;
	mov.b64 	%rd1774, {%r1258, %r1257};
	xor.b64  	%rd1775, %rd1774, %rd1773;
	shf.l.wrap.b32 	%r1259, %r1253, %r1254, 25;
	shf.l.wrap.b32 	%r1260, %r1254, %r1253, 25;
	mov.b64 	%rd1776, {%r1260, %r1259};
	xor.b64  	%rd1777, %rd1775, %rd1776;
	xor.b64  	%rd1778, %rd1759, %rd1711;
	xor.b64  	%rd1779, %rd1759, %rd1735;
	and.b64  	%rd1780, %rd1779, %rd1778;
	xor.b64  	%rd1781, %rd1780, %rd1759;
	add.s64 	%rd1782, %rd1771, %rd1781;
	add.s64 	%rd1783, %rd1782, %rd1777;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1261,%dummy}, %rd1772;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1262}, %rd1772;
	}
	shf.r.wrap.b32 	%r1263, %r1262, %r1261, 14;
	shf.r.wrap.b32 	%r1264, %r1261, %r1262, 14;
	mov.b64 	%rd1784, {%r1264, %r1263};
	shf.r.wrap.b32 	%r1265, %r1262, %r1261, 18;
	shf.r.wrap.b32 	%r1266, %r1261, %r1262, 18;
	mov.b64 	%rd1785, {%r1266, %r1265};
	xor.b64  	%rd1786, %rd1785, %rd1784;
	shf.l.wrap.b32 	%r1267, %r1261, %r1262, 23;
	shf.l.wrap.b32 	%r1268, %r1262, %r1261, 23;
	mov.b64 	%rd1787, {%r1268, %r1267};
	xor.b64  	%rd1788, %rd1786, %rd1787;
	xor.b64  	%rd1789, %rd1748, %rd1724;
	and.b64  	%rd1790, %rd1772, %rd1789;
	xor.b64  	%rd1791, %rd1790, %rd1724;
	add.s64 	%rd1792, %rd1700, %rd1511;
	ld.const.u64 	%rd8781, [k_sha512+312];
	add.s64 	%rd1793, %rd1792, %rd8781;
	add.s64 	%rd1794, %rd1793, %rd1791;
	add.s64 	%rd1795, %rd1794, %rd1788;
	add.s64 	%rd1796, %rd1795, %rd1711;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1269,%dummy}, %rd1783;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1270}, %rd1783;
	}
	shf.r.wrap.b32 	%r1271, %r1270, %r1269, 28;
	shf.r.wrap.b32 	%r1272, %r1269, %r1270, 28;
	mov.b64 	%rd1797, {%r1272, %r1271};
	shf.l.wrap.b32 	%r1273, %r1269, %r1270, 30;
	shf.l.wrap.b32 	%r1274, %r1270, %r1269, 30;
	mov.b64 	%rd1798, {%r1274, %r1273};
	xor.b64  	%rd1799, %rd1798, %rd1797;
	shf.l.wrap.b32 	%r1275, %r1269, %r1270, 25;
	shf.l.wrap.b32 	%r1276, %r1270, %r1269, 25;
	mov.b64 	%rd1800, {%r1276, %r1275};
	xor.b64  	%rd1801, %rd1799, %rd1800;
	xor.b64  	%rd1802, %rd1783, %rd1735;
	xor.b64  	%rd1803, %rd1783, %rd1759;
	and.b64  	%rd1804, %rd1803, %rd1802;
	xor.b64  	%rd1805, %rd1804, %rd1783;
	add.s64 	%rd1806, %rd1795, %rd1805;
	add.s64 	%rd1807, %rd1806, %rd1801;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1277,%dummy}, %rd1796;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1278}, %rd1796;
	}
	shf.r.wrap.b32 	%r1279, %r1278, %r1277, 14;
	shf.r.wrap.b32 	%r1280, %r1277, %r1278, 14;
	mov.b64 	%rd1808, {%r1280, %r1279};
	shf.r.wrap.b32 	%r1281, %r1278, %r1277, 18;
	shf.r.wrap.b32 	%r1282, %r1277, %r1278, 18;
	mov.b64 	%rd1809, {%r1282, %r1281};
	xor.b64  	%rd1810, %rd1809, %rd1808;
	shf.l.wrap.b32 	%r1283, %r1277, %r1278, 23;
	shf.l.wrap.b32 	%r1284, %r1278, %r1277, 23;
	mov.b64 	%rd1811, {%r1284, %r1283};
	xor.b64  	%rd1812, %rd1810, %rd1811;
	xor.b64  	%rd1813, %rd1772, %rd1748;
	and.b64  	%rd1814, %rd1796, %rd1813;
	xor.b64  	%rd1815, %rd1814, %rd1748;
	add.s64 	%rd1816, %rd1724, %rd1524;
	ld.const.u64 	%rd8780, [k_sha512+320];
	add.s64 	%rd1817, %rd1816, %rd8780;
	add.s64 	%rd1818, %rd1817, %rd1815;
	add.s64 	%rd1819, %rd1818, %rd1812;
	add.s64 	%rd1820, %rd1819, %rd1735;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1285,%dummy}, %rd1807;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1286}, %rd1807;
	}
	shf.r.wrap.b32 	%r1287, %r1286, %r1285, 28;
	shf.r.wrap.b32 	%r1288, %r1285, %r1286, 28;
	mov.b64 	%rd1821, {%r1288, %r1287};
	shf.l.wrap.b32 	%r1289, %r1285, %r1286, 30;
	shf.l.wrap.b32 	%r1290, %r1286, %r1285, 30;
	mov.b64 	%rd1822, {%r1290, %r1289};
	xor.b64  	%rd1823, %rd1822, %rd1821;
	shf.l.wrap.b32 	%r1291, %r1285, %r1286, 25;
	shf.l.wrap.b32 	%r1292, %r1286, %r1285, 25;
	mov.b64 	%rd1824, {%r1292, %r1291};
	xor.b64  	%rd1825, %rd1823, %rd1824;
	xor.b64  	%rd1826, %rd1807, %rd1759;
	xor.b64  	%rd1827, %rd1807, %rd1783;
	and.b64  	%rd1828, %rd1827, %rd1826;
	xor.b64  	%rd1829, %rd1828, %rd1807;
	add.s64 	%rd1830, %rd1819, %rd1829;
	add.s64 	%rd1831, %rd1830, %rd1825;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1293,%dummy}, %rd1820;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1294}, %rd1820;
	}
	shf.r.wrap.b32 	%r1295, %r1294, %r1293, 14;
	shf.r.wrap.b32 	%r1296, %r1293, %r1294, 14;
	mov.b64 	%rd1832, {%r1296, %r1295};
	shf.r.wrap.b32 	%r1297, %r1294, %r1293, 18;
	shf.r.wrap.b32 	%r1298, %r1293, %r1294, 18;
	mov.b64 	%rd1833, {%r1298, %r1297};
	xor.b64  	%rd1834, %rd1833, %rd1832;
	shf.l.wrap.b32 	%r1299, %r1293, %r1294, 23;
	shf.l.wrap.b32 	%r1300, %r1294, %r1293, 23;
	mov.b64 	%rd1835, {%r1300, %r1299};
	xor.b64  	%rd1836, %rd1834, %rd1835;
	xor.b64  	%rd1837, %rd1796, %rd1772;
	and.b64  	%rd1838, %rd1820, %rd1837;
	xor.b64  	%rd1839, %rd1838, %rd1772;
	add.s64 	%rd1840, %rd1748, %rd1537;
	ld.const.u64 	%rd8779, [k_sha512+328];
	add.s64 	%rd1841, %rd1840, %rd8779;
	add.s64 	%rd1842, %rd1841, %rd1839;
	add.s64 	%rd1843, %rd1842, %rd1836;
	add.s64 	%rd1844, %rd1843, %rd1759;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1301,%dummy}, %rd1831;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1302}, %rd1831;
	}
	shf.r.wrap.b32 	%r1303, %r1302, %r1301, 28;
	shf.r.wrap.b32 	%r1304, %r1301, %r1302, 28;
	mov.b64 	%rd1845, {%r1304, %r1303};
	shf.l.wrap.b32 	%r1305, %r1301, %r1302, 30;
	shf.l.wrap.b32 	%r1306, %r1302, %r1301, 30;
	mov.b64 	%rd1846, {%r1306, %r1305};
	xor.b64  	%rd1847, %rd1846, %rd1845;
	shf.l.wrap.b32 	%r1307, %r1301, %r1302, 25;
	shf.l.wrap.b32 	%r1308, %r1302, %r1301, 25;
	mov.b64 	%rd1848, {%r1308, %r1307};
	xor.b64  	%rd1849, %rd1847, %rd1848;
	xor.b64  	%rd1850, %rd1831, %rd1783;
	xor.b64  	%rd1851, %rd1831, %rd1807;
	and.b64  	%rd1852, %rd1851, %rd1850;
	xor.b64  	%rd1853, %rd1852, %rd1831;
	add.s64 	%rd1854, %rd1843, %rd1853;
	add.s64 	%rd1855, %rd1854, %rd1849;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1309,%dummy}, %rd1844;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1310}, %rd1844;
	}
	shf.r.wrap.b32 	%r1311, %r1310, %r1309, 14;
	shf.r.wrap.b32 	%r1312, %r1309, %r1310, 14;
	mov.b64 	%rd1856, {%r1312, %r1311};
	shf.r.wrap.b32 	%r1313, %r1310, %r1309, 18;
	shf.r.wrap.b32 	%r1314, %r1309, %r1310, 18;
	mov.b64 	%rd1857, {%r1314, %r1313};
	xor.b64  	%rd1858, %rd1857, %rd1856;
	shf.l.wrap.b32 	%r1315, %r1309, %r1310, 23;
	shf.l.wrap.b32 	%r1316, %r1310, %r1309, 23;
	mov.b64 	%rd1859, {%r1316, %r1315};
	xor.b64  	%rd1860, %rd1858, %rd1859;
	xor.b64  	%rd1861, %rd1820, %rd1796;
	and.b64  	%rd1862, %rd1844, %rd1861;
	xor.b64  	%rd1863, %rd1862, %rd1796;
	add.s64 	%rd1864, %rd1772, %rd1550;
	ld.const.u64 	%rd8778, [k_sha512+336];
	add.s64 	%rd1865, %rd1864, %rd8778;
	add.s64 	%rd1866, %rd1865, %rd1863;
	add.s64 	%rd1867, %rd1866, %rd1860;
	add.s64 	%rd1868, %rd1867, %rd1783;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1317,%dummy}, %rd1855;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1318}, %rd1855;
	}
	shf.r.wrap.b32 	%r1319, %r1318, %r1317, 28;
	shf.r.wrap.b32 	%r1320, %r1317, %r1318, 28;
	mov.b64 	%rd1869, {%r1320, %r1319};
	shf.l.wrap.b32 	%r1321, %r1317, %r1318, 30;
	shf.l.wrap.b32 	%r1322, %r1318, %r1317, 30;
	mov.b64 	%rd1870, {%r1322, %r1321};
	xor.b64  	%rd1871, %rd1870, %rd1869;
	shf.l.wrap.b32 	%r1323, %r1317, %r1318, 25;
	shf.l.wrap.b32 	%r1324, %r1318, %r1317, 25;
	mov.b64 	%rd1872, {%r1324, %r1323};
	xor.b64  	%rd1873, %rd1871, %rd1872;
	xor.b64  	%rd1874, %rd1855, %rd1807;
	xor.b64  	%rd1875, %rd1855, %rd1831;
	and.b64  	%rd1876, %rd1875, %rd1874;
	xor.b64  	%rd1877, %rd1876, %rd1855;
	add.s64 	%rd1878, %rd1867, %rd1877;
	add.s64 	%rd1879, %rd1878, %rd1873;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1325,%dummy}, %rd1868;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1326}, %rd1868;
	}
	shf.r.wrap.b32 	%r1327, %r1326, %r1325, 14;
	shf.r.wrap.b32 	%r1328, %r1325, %r1326, 14;
	mov.b64 	%rd1880, {%r1328, %r1327};
	shf.r.wrap.b32 	%r1329, %r1326, %r1325, 18;
	shf.r.wrap.b32 	%r1330, %r1325, %r1326, 18;
	mov.b64 	%rd1881, {%r1330, %r1329};
	xor.b64  	%rd1882, %rd1881, %rd1880;
	shf.l.wrap.b32 	%r1331, %r1325, %r1326, 23;
	shf.l.wrap.b32 	%r1332, %r1326, %r1325, 23;
	mov.b64 	%rd1883, {%r1332, %r1331};
	xor.b64  	%rd1884, %rd1882, %rd1883;
	xor.b64  	%rd1885, %rd1844, %rd1820;
	and.b64  	%rd1886, %rd1868, %rd1885;
	xor.b64  	%rd1887, %rd1886, %rd1820;
	add.s64 	%rd1888, %rd1796, %rd1563;
	ld.const.u64 	%rd8777, [k_sha512+344];
	add.s64 	%rd1889, %rd1888, %rd8777;
	add.s64 	%rd1890, %rd1889, %rd1887;
	add.s64 	%rd1891, %rd1890, %rd1884;
	add.s64 	%rd1892, %rd1891, %rd1807;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1333,%dummy}, %rd1879;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1334}, %rd1879;
	}
	shf.r.wrap.b32 	%r1335, %r1334, %r1333, 28;
	shf.r.wrap.b32 	%r1336, %r1333, %r1334, 28;
	mov.b64 	%rd1893, {%r1336, %r1335};
	shf.l.wrap.b32 	%r1337, %r1333, %r1334, 30;
	shf.l.wrap.b32 	%r1338, %r1334, %r1333, 30;
	mov.b64 	%rd1894, {%r1338, %r1337};
	xor.b64  	%rd1895, %rd1894, %rd1893;
	shf.l.wrap.b32 	%r1339, %r1333, %r1334, 25;
	shf.l.wrap.b32 	%r1340, %r1334, %r1333, 25;
	mov.b64 	%rd1896, {%r1340, %r1339};
	xor.b64  	%rd1897, %rd1895, %rd1896;
	xor.b64  	%rd1898, %rd1879, %rd1831;
	xor.b64  	%rd1899, %rd1879, %rd1855;
	and.b64  	%rd1900, %rd1899, %rd1898;
	xor.b64  	%rd1901, %rd1900, %rd1879;
	add.s64 	%rd1902, %rd1891, %rd1901;
	add.s64 	%rd1903, %rd1902, %rd1897;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1341,%dummy}, %rd1892;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1342}, %rd1892;
	}
	shf.r.wrap.b32 	%r1343, %r1342, %r1341, 14;
	shf.r.wrap.b32 	%r1344, %r1341, %r1342, 14;
	mov.b64 	%rd1904, {%r1344, %r1343};
	shf.r.wrap.b32 	%r1345, %r1342, %r1341, 18;
	shf.r.wrap.b32 	%r1346, %r1341, %r1342, 18;
	mov.b64 	%rd1905, {%r1346, %r1345};
	xor.b64  	%rd1906, %rd1905, %rd1904;
	shf.l.wrap.b32 	%r1347, %r1341, %r1342, 23;
	shf.l.wrap.b32 	%r1348, %r1342, %r1341, 23;
	mov.b64 	%rd1907, {%r1348, %r1347};
	xor.b64  	%rd1908, %rd1906, %rd1907;
	xor.b64  	%rd1909, %rd1868, %rd1844;
	and.b64  	%rd1910, %rd1892, %rd1909;
	xor.b64  	%rd1911, %rd1910, %rd1844;
	add.s64 	%rd1912, %rd1820, %rd1576;
	ld.const.u64 	%rd8776, [k_sha512+352];
	add.s64 	%rd1913, %rd1912, %rd8776;
	add.s64 	%rd1914, %rd1913, %rd1911;
	add.s64 	%rd1915, %rd1914, %rd1908;
	add.s64 	%rd1916, %rd1915, %rd1831;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1349,%dummy}, %rd1903;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1350}, %rd1903;
	}
	shf.r.wrap.b32 	%r1351, %r1350, %r1349, 28;
	shf.r.wrap.b32 	%r1352, %r1349, %r1350, 28;
	mov.b64 	%rd1917, {%r1352, %r1351};
	shf.l.wrap.b32 	%r1353, %r1349, %r1350, 30;
	shf.l.wrap.b32 	%r1354, %r1350, %r1349, 30;
	mov.b64 	%rd1918, {%r1354, %r1353};
	xor.b64  	%rd1919, %rd1918, %rd1917;
	shf.l.wrap.b32 	%r1355, %r1349, %r1350, 25;
	shf.l.wrap.b32 	%r1356, %r1350, %r1349, 25;
	mov.b64 	%rd1920, {%r1356, %r1355};
	xor.b64  	%rd1921, %rd1919, %rd1920;
	xor.b64  	%rd1922, %rd1903, %rd1855;
	xor.b64  	%rd1923, %rd1903, %rd1879;
	and.b64  	%rd1924, %rd1923, %rd1922;
	xor.b64  	%rd1925, %rd1924, %rd1903;
	add.s64 	%rd1926, %rd1915, %rd1925;
	add.s64 	%rd1927, %rd1926, %rd1921;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1357,%dummy}, %rd1916;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1358}, %rd1916;
	}
	shf.r.wrap.b32 	%r1359, %r1358, %r1357, 14;
	shf.r.wrap.b32 	%r1360, %r1357, %r1358, 14;
	mov.b64 	%rd1928, {%r1360, %r1359};
	shf.r.wrap.b32 	%r1361, %r1358, %r1357, 18;
	shf.r.wrap.b32 	%r1362, %r1357, %r1358, 18;
	mov.b64 	%rd1929, {%r1362, %r1361};
	xor.b64  	%rd1930, %rd1929, %rd1928;
	shf.l.wrap.b32 	%r1363, %r1357, %r1358, 23;
	shf.l.wrap.b32 	%r1364, %r1358, %r1357, 23;
	mov.b64 	%rd1931, {%r1364, %r1363};
	xor.b64  	%rd1932, %rd1930, %rd1931;
	xor.b64  	%rd1933, %rd1892, %rd1868;
	and.b64  	%rd1934, %rd1916, %rd1933;
	xor.b64  	%rd1935, %rd1934, %rd1868;
	add.s64 	%rd1936, %rd1844, %rd1589;
	ld.const.u64 	%rd8775, [k_sha512+360];
	add.s64 	%rd1937, %rd1936, %rd8775;
	add.s64 	%rd1938, %rd1937, %rd1935;
	add.s64 	%rd1939, %rd1938, %rd1932;
	add.s64 	%rd1940, %rd1939, %rd1855;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1365,%dummy}, %rd1927;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1366}, %rd1927;
	}
	shf.r.wrap.b32 	%r1367, %r1366, %r1365, 28;
	shf.r.wrap.b32 	%r1368, %r1365, %r1366, 28;
	mov.b64 	%rd1941, {%r1368, %r1367};
	shf.l.wrap.b32 	%r1369, %r1365, %r1366, 30;
	shf.l.wrap.b32 	%r1370, %r1366, %r1365, 30;
	mov.b64 	%rd1942, {%r1370, %r1369};
	xor.b64  	%rd1943, %rd1942, %rd1941;
	shf.l.wrap.b32 	%r1371, %r1365, %r1366, 25;
	shf.l.wrap.b32 	%r1372, %r1366, %r1365, 25;
	mov.b64 	%rd1944, {%r1372, %r1371};
	xor.b64  	%rd1945, %rd1943, %rd1944;
	xor.b64  	%rd1946, %rd1927, %rd1879;
	xor.b64  	%rd1947, %rd1927, %rd1903;
	and.b64  	%rd1948, %rd1947, %rd1946;
	xor.b64  	%rd1949, %rd1948, %rd1927;
	add.s64 	%rd1950, %rd1939, %rd1949;
	add.s64 	%rd1951, %rd1950, %rd1945;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1373,%dummy}, %rd1940;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1374}, %rd1940;
	}
	shf.r.wrap.b32 	%r1375, %r1374, %r1373, 14;
	shf.r.wrap.b32 	%r1376, %r1373, %r1374, 14;
	mov.b64 	%rd1952, {%r1376, %r1375};
	shf.r.wrap.b32 	%r1377, %r1374, %r1373, 18;
	shf.r.wrap.b32 	%r1378, %r1373, %r1374, 18;
	mov.b64 	%rd1953, {%r1378, %r1377};
	xor.b64  	%rd1954, %rd1953, %rd1952;
	shf.l.wrap.b32 	%r1379, %r1373, %r1374, 23;
	shf.l.wrap.b32 	%r1380, %r1374, %r1373, 23;
	mov.b64 	%rd1955, {%r1380, %r1379};
	xor.b64  	%rd1956, %rd1954, %rd1955;
	xor.b64  	%rd1957, %rd1916, %rd1892;
	and.b64  	%rd1958, %rd1940, %rd1957;
	xor.b64  	%rd1959, %rd1958, %rd1892;
	add.s64 	%rd1960, %rd1868, %rd1602;
	ld.const.u64 	%rd8774, [k_sha512+368];
	add.s64 	%rd1961, %rd1960, %rd8774;
	add.s64 	%rd1962, %rd1961, %rd1959;
	add.s64 	%rd1963, %rd1962, %rd1956;
	add.s64 	%rd1964, %rd1963, %rd1879;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1381,%dummy}, %rd1951;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1382}, %rd1951;
	}
	shf.r.wrap.b32 	%r1383, %r1382, %r1381, 28;
	shf.r.wrap.b32 	%r1384, %r1381, %r1382, 28;
	mov.b64 	%rd1965, {%r1384, %r1383};
	shf.l.wrap.b32 	%r1385, %r1381, %r1382, 30;
	shf.l.wrap.b32 	%r1386, %r1382, %r1381, 30;
	mov.b64 	%rd1966, {%r1386, %r1385};
	xor.b64  	%rd1967, %rd1966, %rd1965;
	shf.l.wrap.b32 	%r1387, %r1381, %r1382, 25;
	shf.l.wrap.b32 	%r1388, %r1382, %r1381, 25;
	mov.b64 	%rd1968, {%r1388, %r1387};
	xor.b64  	%rd1969, %rd1967, %rd1968;
	xor.b64  	%rd1970, %rd1951, %rd1903;
	xor.b64  	%rd1971, %rd1951, %rd1927;
	and.b64  	%rd1972, %rd1971, %rd1970;
	xor.b64  	%rd1973, %rd1972, %rd1951;
	add.s64 	%rd1974, %rd1963, %rd1973;
	add.s64 	%rd1975, %rd1974, %rd1969;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1389,%dummy}, %rd1964;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1390}, %rd1964;
	}
	shf.r.wrap.b32 	%r1391, %r1390, %r1389, 14;
	shf.r.wrap.b32 	%r1392, %r1389, %r1390, 14;
	mov.b64 	%rd1976, {%r1392, %r1391};
	shf.r.wrap.b32 	%r1393, %r1390, %r1389, 18;
	shf.r.wrap.b32 	%r1394, %r1389, %r1390, 18;
	mov.b64 	%rd1977, {%r1394, %r1393};
	xor.b64  	%rd1978, %rd1977, %rd1976;
	shf.l.wrap.b32 	%r1395, %r1389, %r1390, 23;
	shf.l.wrap.b32 	%r1396, %r1390, %r1389, 23;
	mov.b64 	%rd1979, {%r1396, %r1395};
	xor.b64  	%rd1980, %rd1978, %rd1979;
	xor.b64  	%rd1981, %rd1940, %rd1916;
	and.b64  	%rd1982, %rd1964, %rd1981;
	xor.b64  	%rd1983, %rd1982, %rd1916;
	add.s64 	%rd1984, %rd1892, %rd1615;
	ld.const.u64 	%rd8773, [k_sha512+376];
	add.s64 	%rd1985, %rd1984, %rd8773;
	add.s64 	%rd1986, %rd1985, %rd1983;
	add.s64 	%rd1987, %rd1986, %rd1980;
	add.s64 	%rd1988, %rd1987, %rd1903;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1397,%dummy}, %rd1975;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1398}, %rd1975;
	}
	shf.r.wrap.b32 	%r1399, %r1398, %r1397, 28;
	shf.r.wrap.b32 	%r1400, %r1397, %r1398, 28;
	mov.b64 	%rd1989, {%r1400, %r1399};
	shf.l.wrap.b32 	%r1401, %r1397, %r1398, 30;
	shf.l.wrap.b32 	%r1402, %r1398, %r1397, 30;
	mov.b64 	%rd1990, {%r1402, %r1401};
	xor.b64  	%rd1991, %rd1990, %rd1989;
	shf.l.wrap.b32 	%r1403, %r1397, %r1398, 25;
	shf.l.wrap.b32 	%r1404, %r1398, %r1397, 25;
	mov.b64 	%rd1992, {%r1404, %r1403};
	xor.b64  	%rd1993, %rd1991, %rd1992;
	xor.b64  	%rd1994, %rd1975, %rd1927;
	xor.b64  	%rd1995, %rd1975, %rd1951;
	and.b64  	%rd1996, %rd1995, %rd1994;
	xor.b64  	%rd1997, %rd1996, %rd1975;
	add.s64 	%rd1998, %rd1987, %rd1997;
	add.s64 	%rd1999, %rd1998, %rd1993;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1405,%dummy}, %rd1602;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1406}, %rd1602;
	}
	shf.r.wrap.b32 	%r1407, %r1406, %r1405, 19;
	shf.r.wrap.b32 	%r1408, %r1405, %r1406, 19;
	mov.b64 	%rd2000, {%r1408, %r1407};
	shf.l.wrap.b32 	%r1409, %r1405, %r1406, 3;
	shf.l.wrap.b32 	%r1410, %r1406, %r1405, 3;
	mov.b64 	%rd2001, {%r1410, %r1409};
	shr.u64 	%rd2002, %rd1602, 6;
	xor.b64  	%rd2003, %rd2000, %rd2002;
	xor.b64  	%rd2004, %rd2003, %rd2001;
	shf.r.wrap.b32 	%r1411, %r1020, %r1019, 1;
	shf.r.wrap.b32 	%r1412, %r1019, %r1020, 1;
	mov.b64 	%rd2005, {%r1412, %r1411};
	shf.r.wrap.b32 	%r1413, %r1020, %r1019, 8;
	shf.r.wrap.b32 	%r1414, %r1019, %r1020, 8;
	mov.b64 	%rd2006, {%r1414, %r1413};
	shr.u64 	%rd2007, %rd1433, 7;
	xor.b64  	%rd2008, %rd2005, %rd2007;
	xor.b64  	%rd2009, %rd2008, %rd2006;
	add.s64 	%rd2010, %rd1537, %rd1420;
	add.s64 	%rd2011, %rd2010, %rd2004;
	add.s64 	%rd2012, %rd2011, %rd2009;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1415,%dummy}, %rd1615;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1416}, %rd1615;
	}
	shf.r.wrap.b32 	%r1417, %r1416, %r1415, 19;
	shf.r.wrap.b32 	%r1418, %r1415, %r1416, 19;
	mov.b64 	%rd2013, {%r1418, %r1417};
	shf.l.wrap.b32 	%r1419, %r1415, %r1416, 3;
	shf.l.wrap.b32 	%r1420, %r1416, %r1415, 3;
	mov.b64 	%rd2014, {%r1420, %r1419};
	shr.u64 	%rd2015, %rd1615, 6;
	xor.b64  	%rd2016, %rd2013, %rd2015;
	xor.b64  	%rd2017, %rd2016, %rd2014;
	shf.r.wrap.b32 	%r1421, %r1030, %r1029, 1;
	shf.r.wrap.b32 	%r1422, %r1029, %r1030, 1;
	mov.b64 	%rd2018, {%r1422, %r1421};
	shf.r.wrap.b32 	%r1423, %r1030, %r1029, 8;
	shf.r.wrap.b32 	%r1424, %r1029, %r1030, 8;
	mov.b64 	%rd2019, {%r1424, %r1423};
	shr.u64 	%rd2020, %rd1446, 7;
	xor.b64  	%rd2021, %rd2018, %rd2020;
	xor.b64  	%rd2022, %rd2021, %rd2019;
	add.s64 	%rd2023, %rd1550, %rd1433;
	add.s64 	%rd2024, %rd2023, %rd2017;
	add.s64 	%rd2025, %rd2024, %rd2022;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1425,%dummy}, %rd2012;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1426}, %rd2012;
	}
	shf.r.wrap.b32 	%r1427, %r1426, %r1425, 19;
	shf.r.wrap.b32 	%r1428, %r1425, %r1426, 19;
	mov.b64 	%rd2026, {%r1428, %r1427};
	shf.l.wrap.b32 	%r1429, %r1425, %r1426, 3;
	shf.l.wrap.b32 	%r1430, %r1426, %r1425, 3;
	mov.b64 	%rd2027, {%r1430, %r1429};
	shr.u64 	%rd2028, %rd2012, 6;
	xor.b64  	%rd2029, %rd2026, %rd2028;
	xor.b64  	%rd2030, %rd2029, %rd2027;
	shf.r.wrap.b32 	%r1431, %r1040, %r1039, 1;
	shf.r.wrap.b32 	%r1432, %r1039, %r1040, 1;
	mov.b64 	%rd2031, {%r1432, %r1431};
	shf.r.wrap.b32 	%r1433, %r1040, %r1039, 8;
	shf.r.wrap.b32 	%r1434, %r1039, %r1040, 8;
	mov.b64 	%rd2032, {%r1434, %r1433};
	shr.u64 	%rd2033, %rd1459, 7;
	xor.b64  	%rd2034, %rd2031, %rd2033;
	xor.b64  	%rd2035, %rd2034, %rd2032;
	add.s64 	%rd2036, %rd1563, %rd1446;
	add.s64 	%rd2037, %rd2036, %rd2030;
	add.s64 	%rd2038, %rd2037, %rd2035;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1435,%dummy}, %rd2025;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1436}, %rd2025;
	}
	shf.r.wrap.b32 	%r1437, %r1436, %r1435, 19;
	shf.r.wrap.b32 	%r1438, %r1435, %r1436, 19;
	mov.b64 	%rd2039, {%r1438, %r1437};
	shf.l.wrap.b32 	%r1439, %r1435, %r1436, 3;
	shf.l.wrap.b32 	%r1440, %r1436, %r1435, 3;
	mov.b64 	%rd2040, {%r1440, %r1439};
	shr.u64 	%rd2041, %rd2025, 6;
	xor.b64  	%rd2042, %rd2039, %rd2041;
	xor.b64  	%rd2043, %rd2042, %rd2040;
	shf.r.wrap.b32 	%r1441, %r1050, %r1049, 1;
	shf.r.wrap.b32 	%r1442, %r1049, %r1050, 1;
	mov.b64 	%rd2044, {%r1442, %r1441};
	shf.r.wrap.b32 	%r1443, %r1050, %r1049, 8;
	shf.r.wrap.b32 	%r1444, %r1049, %r1050, 8;
	mov.b64 	%rd2045, {%r1444, %r1443};
	shr.u64 	%rd2046, %rd1472, 7;
	xor.b64  	%rd2047, %rd2044, %rd2046;
	xor.b64  	%rd2048, %rd2047, %rd2045;
	add.s64 	%rd2049, %rd1576, %rd1459;
	add.s64 	%rd2050, %rd2049, %rd2043;
	add.s64 	%rd2051, %rd2050, %rd2048;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1445,%dummy}, %rd2038;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1446}, %rd2038;
	}
	shf.r.wrap.b32 	%r1447, %r1446, %r1445, 19;
	shf.r.wrap.b32 	%r1448, %r1445, %r1446, 19;
	mov.b64 	%rd2052, {%r1448, %r1447};
	shf.l.wrap.b32 	%r1449, %r1445, %r1446, 3;
	shf.l.wrap.b32 	%r1450, %r1446, %r1445, 3;
	mov.b64 	%rd2053, {%r1450, %r1449};
	shr.u64 	%rd2054, %rd2038, 6;
	xor.b64  	%rd2055, %rd2052, %rd2054;
	xor.b64  	%rd2056, %rd2055, %rd2053;
	shf.r.wrap.b32 	%r1451, %r1060, %r1059, 1;
	shf.r.wrap.b32 	%r1452, %r1059, %r1060, 1;
	mov.b64 	%rd2057, {%r1452, %r1451};
	shf.r.wrap.b32 	%r1453, %r1060, %r1059, 8;
	shf.r.wrap.b32 	%r1454, %r1059, %r1060, 8;
	mov.b64 	%rd2058, {%r1454, %r1453};
	shr.u64 	%rd2059, %rd1485, 7;
	xor.b64  	%rd2060, %rd2057, %rd2059;
	xor.b64  	%rd2061, %rd2060, %rd2058;
	add.s64 	%rd2062, %rd1589, %rd1472;
	add.s64 	%rd2063, %rd2062, %rd2056;
	add.s64 	%rd2064, %rd2063, %rd2061;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1455,%dummy}, %rd2051;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1456}, %rd2051;
	}
	shf.r.wrap.b32 	%r1457, %r1456, %r1455, 19;
	shf.r.wrap.b32 	%r1458, %r1455, %r1456, 19;
	mov.b64 	%rd2065, {%r1458, %r1457};
	shf.l.wrap.b32 	%r1459, %r1455, %r1456, 3;
	shf.l.wrap.b32 	%r1460, %r1456, %r1455, 3;
	mov.b64 	%rd2066, {%r1460, %r1459};
	shr.u64 	%rd2067, %rd2051, 6;
	xor.b64  	%rd2068, %rd2065, %rd2067;
	xor.b64  	%rd2069, %rd2068, %rd2066;
	shf.r.wrap.b32 	%r1461, %r1070, %r1069, 1;
	shf.r.wrap.b32 	%r1462, %r1069, %r1070, 1;
	mov.b64 	%rd2070, {%r1462, %r1461};
	shf.r.wrap.b32 	%r1463, %r1070, %r1069, 8;
	shf.r.wrap.b32 	%r1464, %r1069, %r1070, 8;
	mov.b64 	%rd2071, {%r1464, %r1463};
	shr.u64 	%rd2072, %rd1498, 7;
	xor.b64  	%rd2073, %rd2070, %rd2072;
	xor.b64  	%rd2074, %rd2073, %rd2071;
	add.s64 	%rd2075, %rd1602, %rd1485;
	add.s64 	%rd2076, %rd2075, %rd2069;
	add.s64 	%rd2077, %rd2076, %rd2074;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1465,%dummy}, %rd2064;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1466}, %rd2064;
	}
	shf.r.wrap.b32 	%r1467, %r1466, %r1465, 19;
	shf.r.wrap.b32 	%r1468, %r1465, %r1466, 19;
	mov.b64 	%rd2078, {%r1468, %r1467};
	shf.l.wrap.b32 	%r1469, %r1465, %r1466, 3;
	shf.l.wrap.b32 	%r1470, %r1466, %r1465, 3;
	mov.b64 	%rd2079, {%r1470, %r1469};
	shr.u64 	%rd2080, %rd2064, 6;
	xor.b64  	%rd2081, %rd2078, %rd2080;
	xor.b64  	%rd2082, %rd2081, %rd2079;
	shf.r.wrap.b32 	%r1471, %r1080, %r1079, 1;
	shf.r.wrap.b32 	%r1472, %r1079, %r1080, 1;
	mov.b64 	%rd2083, {%r1472, %r1471};
	shf.r.wrap.b32 	%r1473, %r1080, %r1079, 8;
	shf.r.wrap.b32 	%r1474, %r1079, %r1080, 8;
	mov.b64 	%rd2084, {%r1474, %r1473};
	shr.u64 	%rd2085, %rd1511, 7;
	xor.b64  	%rd2086, %rd2083, %rd2085;
	xor.b64  	%rd2087, %rd2086, %rd2084;
	add.s64 	%rd2088, %rd1615, %rd1498;
	add.s64 	%rd2089, %rd2088, %rd2082;
	add.s64 	%rd2090, %rd2089, %rd2087;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1475,%dummy}, %rd2077;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1476}, %rd2077;
	}
	shf.r.wrap.b32 	%r1477, %r1476, %r1475, 19;
	shf.r.wrap.b32 	%r1478, %r1475, %r1476, 19;
	mov.b64 	%rd2091, {%r1478, %r1477};
	shf.l.wrap.b32 	%r1479, %r1475, %r1476, 3;
	shf.l.wrap.b32 	%r1480, %r1476, %r1475, 3;
	mov.b64 	%rd2092, {%r1480, %r1479};
	shr.u64 	%rd2093, %rd2077, 6;
	xor.b64  	%rd2094, %rd2091, %rd2093;
	xor.b64  	%rd2095, %rd2094, %rd2092;
	shf.r.wrap.b32 	%r1481, %r1090, %r1089, 1;
	shf.r.wrap.b32 	%r1482, %r1089, %r1090, 1;
	mov.b64 	%rd2096, {%r1482, %r1481};
	shf.r.wrap.b32 	%r1483, %r1090, %r1089, 8;
	shf.r.wrap.b32 	%r1484, %r1089, %r1090, 8;
	mov.b64 	%rd2097, {%r1484, %r1483};
	shr.u64 	%rd2098, %rd1524, 7;
	xor.b64  	%rd2099, %rd2096, %rd2098;
	xor.b64  	%rd2100, %rd2099, %rd2097;
	add.s64 	%rd2101, %rd2012, %rd1511;
	add.s64 	%rd2102, %rd2101, %rd2095;
	add.s64 	%rd2103, %rd2102, %rd2100;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1485,%dummy}, %rd2090;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1486}, %rd2090;
	}
	shf.r.wrap.b32 	%r1487, %r1486, %r1485, 19;
	shf.r.wrap.b32 	%r1488, %r1485, %r1486, 19;
	mov.b64 	%rd2104, {%r1488, %r1487};
	shf.l.wrap.b32 	%r1489, %r1485, %r1486, 3;
	shf.l.wrap.b32 	%r1490, %r1486, %r1485, 3;
	mov.b64 	%rd2105, {%r1490, %r1489};
	shr.u64 	%rd2106, %rd2090, 6;
	xor.b64  	%rd2107, %rd2104, %rd2106;
	xor.b64  	%rd2108, %rd2107, %rd2105;
	shf.r.wrap.b32 	%r1491, %r1100, %r1099, 1;
	shf.r.wrap.b32 	%r1492, %r1099, %r1100, 1;
	mov.b64 	%rd2109, {%r1492, %r1491};
	shf.r.wrap.b32 	%r1493, %r1100, %r1099, 8;
	shf.r.wrap.b32 	%r1494, %r1099, %r1100, 8;
	mov.b64 	%rd2110, {%r1494, %r1493};
	shr.u64 	%rd2111, %rd1537, 7;
	xor.b64  	%rd2112, %rd2109, %rd2111;
	xor.b64  	%rd2113, %rd2112, %rd2110;
	add.s64 	%rd2114, %rd2025, %rd1524;
	add.s64 	%rd2115, %rd2114, %rd2108;
	add.s64 	%rd2116, %rd2115, %rd2113;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1495,%dummy}, %rd2103;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1496}, %rd2103;
	}
	shf.r.wrap.b32 	%r1497, %r1496, %r1495, 19;
	shf.r.wrap.b32 	%r1498, %r1495, %r1496, 19;
	mov.b64 	%rd2117, {%r1498, %r1497};
	shf.l.wrap.b32 	%r1499, %r1495, %r1496, 3;
	shf.l.wrap.b32 	%r1500, %r1496, %r1495, 3;
	mov.b64 	%rd2118, {%r1500, %r1499};
	shr.u64 	%rd2119, %rd2103, 6;
	xor.b64  	%rd2120, %rd2117, %rd2119;
	xor.b64  	%rd2121, %rd2120, %rd2118;
	shf.r.wrap.b32 	%r1501, %r1110, %r1109, 1;
	shf.r.wrap.b32 	%r1502, %r1109, %r1110, 1;
	mov.b64 	%rd2122, {%r1502, %r1501};
	shf.r.wrap.b32 	%r1503, %r1110, %r1109, 8;
	shf.r.wrap.b32 	%r1504, %r1109, %r1110, 8;
	mov.b64 	%rd2123, {%r1504, %r1503};
	shr.u64 	%rd2124, %rd1550, 7;
	xor.b64  	%rd2125, %rd2122, %rd2124;
	xor.b64  	%rd2126, %rd2125, %rd2123;
	add.s64 	%rd2127, %rd2038, %rd1537;
	add.s64 	%rd2128, %rd2127, %rd2121;
	add.s64 	%rd2129, %rd2128, %rd2126;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1505,%dummy}, %rd2116;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1506}, %rd2116;
	}
	shf.r.wrap.b32 	%r1507, %r1506, %r1505, 19;
	shf.r.wrap.b32 	%r1508, %r1505, %r1506, 19;
	mov.b64 	%rd2130, {%r1508, %r1507};
	shf.l.wrap.b32 	%r1509, %r1505, %r1506, 3;
	shf.l.wrap.b32 	%r1510, %r1506, %r1505, 3;
	mov.b64 	%rd2131, {%r1510, %r1509};
	shr.u64 	%rd2132, %rd2116, 6;
	xor.b64  	%rd2133, %rd2130, %rd2132;
	xor.b64  	%rd2134, %rd2133, %rd2131;
	shf.r.wrap.b32 	%r1511, %r1120, %r1119, 1;
	shf.r.wrap.b32 	%r1512, %r1119, %r1120, 1;
	mov.b64 	%rd2135, {%r1512, %r1511};
	shf.r.wrap.b32 	%r1513, %r1120, %r1119, 8;
	shf.r.wrap.b32 	%r1514, %r1119, %r1120, 8;
	mov.b64 	%rd2136, {%r1514, %r1513};
	shr.u64 	%rd2137, %rd1563, 7;
	xor.b64  	%rd2138, %rd2135, %rd2137;
	xor.b64  	%rd2139, %rd2138, %rd2136;
	add.s64 	%rd2140, %rd2051, %rd1550;
	add.s64 	%rd2141, %rd2140, %rd2134;
	add.s64 	%rd2142, %rd2141, %rd2139;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1515,%dummy}, %rd2129;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1516}, %rd2129;
	}
	shf.r.wrap.b32 	%r1517, %r1516, %r1515, 19;
	shf.r.wrap.b32 	%r1518, %r1515, %r1516, 19;
	mov.b64 	%rd2143, {%r1518, %r1517};
	shf.l.wrap.b32 	%r1519, %r1515, %r1516, 3;
	shf.l.wrap.b32 	%r1520, %r1516, %r1515, 3;
	mov.b64 	%rd2144, {%r1520, %r1519};
	shr.u64 	%rd2145, %rd2129, 6;
	xor.b64  	%rd2146, %rd2143, %rd2145;
	xor.b64  	%rd2147, %rd2146, %rd2144;
	shf.r.wrap.b32 	%r1521, %r1130, %r1129, 1;
	shf.r.wrap.b32 	%r1522, %r1129, %r1130, 1;
	mov.b64 	%rd2148, {%r1522, %r1521};
	shf.r.wrap.b32 	%r1523, %r1130, %r1129, 8;
	shf.r.wrap.b32 	%r1524, %r1129, %r1130, 8;
	mov.b64 	%rd2149, {%r1524, %r1523};
	shr.u64 	%rd2150, %rd1576, 7;
	xor.b64  	%rd2151, %rd2148, %rd2150;
	xor.b64  	%rd2152, %rd2151, %rd2149;
	add.s64 	%rd2153, %rd2064, %rd1563;
	add.s64 	%rd2154, %rd2153, %rd2147;
	add.s64 	%rd2155, %rd2154, %rd2152;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1525,%dummy}, %rd2142;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1526}, %rd2142;
	}
	shf.r.wrap.b32 	%r1527, %r1526, %r1525, 19;
	shf.r.wrap.b32 	%r1528, %r1525, %r1526, 19;
	mov.b64 	%rd2156, {%r1528, %r1527};
	shf.l.wrap.b32 	%r1529, %r1525, %r1526, 3;
	shf.l.wrap.b32 	%r1530, %r1526, %r1525, 3;
	mov.b64 	%rd2157, {%r1530, %r1529};
	shr.u64 	%rd2158, %rd2142, 6;
	xor.b64  	%rd2159, %rd2156, %rd2158;
	xor.b64  	%rd2160, %rd2159, %rd2157;
	shf.r.wrap.b32 	%r1531, %r1140, %r1139, 1;
	shf.r.wrap.b32 	%r1532, %r1139, %r1140, 1;
	mov.b64 	%rd2161, {%r1532, %r1531};
	shf.r.wrap.b32 	%r1533, %r1140, %r1139, 8;
	shf.r.wrap.b32 	%r1534, %r1139, %r1140, 8;
	mov.b64 	%rd2162, {%r1534, %r1533};
	shr.u64 	%rd2163, %rd1589, 7;
	xor.b64  	%rd2164, %rd2161, %rd2163;
	xor.b64  	%rd2165, %rd2164, %rd2162;
	add.s64 	%rd2166, %rd2077, %rd1576;
	add.s64 	%rd2167, %rd2166, %rd2160;
	add.s64 	%rd2168, %rd2167, %rd2165;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1535,%dummy}, %rd2155;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1536}, %rd2155;
	}
	shf.r.wrap.b32 	%r1537, %r1536, %r1535, 19;
	shf.r.wrap.b32 	%r1538, %r1535, %r1536, 19;
	mov.b64 	%rd2169, {%r1538, %r1537};
	shf.l.wrap.b32 	%r1539, %r1535, %r1536, 3;
	shf.l.wrap.b32 	%r1540, %r1536, %r1535, 3;
	mov.b64 	%rd2170, {%r1540, %r1539};
	shr.u64 	%rd2171, %rd2155, 6;
	xor.b64  	%rd2172, %rd2169, %rd2171;
	xor.b64  	%rd2173, %rd2172, %rd2170;
	shf.r.wrap.b32 	%r1541, %r1406, %r1405, 1;
	shf.r.wrap.b32 	%r1542, %r1405, %r1406, 1;
	mov.b64 	%rd2174, {%r1542, %r1541};
	shf.r.wrap.b32 	%r1543, %r1406, %r1405, 8;
	shf.r.wrap.b32 	%r1544, %r1405, %r1406, 8;
	mov.b64 	%rd2175, {%r1544, %r1543};
	shr.u64 	%rd2176, %rd1602, 7;
	xor.b64  	%rd2177, %rd2174, %rd2176;
	xor.b64  	%rd2178, %rd2177, %rd2175;
	add.s64 	%rd2179, %rd2090, %rd1589;
	add.s64 	%rd2180, %rd2179, %rd2173;
	add.s64 	%rd2181, %rd2180, %rd2178;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1545,%dummy}, %rd2168;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1546}, %rd2168;
	}
	shf.r.wrap.b32 	%r1547, %r1546, %r1545, 19;
	shf.r.wrap.b32 	%r1548, %r1545, %r1546, 19;
	mov.b64 	%rd2182, {%r1548, %r1547};
	shf.l.wrap.b32 	%r1549, %r1545, %r1546, 3;
	shf.l.wrap.b32 	%r1550, %r1546, %r1545, 3;
	mov.b64 	%rd2183, {%r1550, %r1549};
	shr.u64 	%rd2184, %rd2168, 6;
	xor.b64  	%rd2185, %rd2182, %rd2184;
	xor.b64  	%rd2186, %rd2185, %rd2183;
	shf.r.wrap.b32 	%r1551, %r1416, %r1415, 1;
	shf.r.wrap.b32 	%r1552, %r1415, %r1416, 1;
	mov.b64 	%rd2187, {%r1552, %r1551};
	shf.r.wrap.b32 	%r1553, %r1416, %r1415, 8;
	shf.r.wrap.b32 	%r1554, %r1415, %r1416, 8;
	mov.b64 	%rd2188, {%r1554, %r1553};
	shr.u64 	%rd2189, %rd1615, 7;
	xor.b64  	%rd2190, %rd2187, %rd2189;
	xor.b64  	%rd2191, %rd2190, %rd2188;
	add.s64 	%rd2192, %rd2103, %rd1602;
	add.s64 	%rd2193, %rd2192, %rd2186;
	add.s64 	%rd2194, %rd2193, %rd2191;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1555,%dummy}, %rd2181;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1556}, %rd2181;
	}
	shf.r.wrap.b32 	%r1557, %r1556, %r1555, 19;
	shf.r.wrap.b32 	%r1558, %r1555, %r1556, 19;
	mov.b64 	%rd2195, {%r1558, %r1557};
	shf.l.wrap.b32 	%r1559, %r1555, %r1556, 3;
	shf.l.wrap.b32 	%r1560, %r1556, %r1555, 3;
	mov.b64 	%rd2196, {%r1560, %r1559};
	shr.u64 	%rd2197, %rd2181, 6;
	xor.b64  	%rd2198, %rd2195, %rd2197;
	xor.b64  	%rd2199, %rd2198, %rd2196;
	shf.r.wrap.b32 	%r1561, %r1426, %r1425, 1;
	shf.r.wrap.b32 	%r1562, %r1425, %r1426, 1;
	mov.b64 	%rd2200, {%r1562, %r1561};
	shf.r.wrap.b32 	%r1563, %r1426, %r1425, 8;
	shf.r.wrap.b32 	%r1564, %r1425, %r1426, 8;
	mov.b64 	%rd2201, {%r1564, %r1563};
	shr.u64 	%rd2202, %rd2012, 7;
	xor.b64  	%rd2203, %rd2200, %rd2202;
	xor.b64  	%rd2204, %rd2203, %rd2201;
	add.s64 	%rd2205, %rd2116, %rd1615;
	add.s64 	%rd2206, %rd2205, %rd2199;
	add.s64 	%rd2207, %rd2206, %rd2204;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1565,%dummy}, %rd1988;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1566}, %rd1988;
	}
	shf.r.wrap.b32 	%r1567, %r1566, %r1565, 14;
	shf.r.wrap.b32 	%r1568, %r1565, %r1566, 14;
	mov.b64 	%rd2208, {%r1568, %r1567};
	shf.r.wrap.b32 	%r1569, %r1566, %r1565, 18;
	shf.r.wrap.b32 	%r1570, %r1565, %r1566, 18;
	mov.b64 	%rd2209, {%r1570, %r1569};
	xor.b64  	%rd2210, %rd2209, %rd2208;
	shf.l.wrap.b32 	%r1571, %r1565, %r1566, 23;
	shf.l.wrap.b32 	%r1572, %r1566, %r1565, 23;
	mov.b64 	%rd2211, {%r1572, %r1571};
	xor.b64  	%rd2212, %rd2210, %rd2211;
	xor.b64  	%rd2213, %rd1964, %rd1940;
	and.b64  	%rd2214, %rd2213, %rd1988;
	xor.b64  	%rd2215, %rd2214, %rd1940;
	add.s64 	%rd2216, %rd2215, %rd1916;
	add.s64 	%rd2217, %rd2216, %rd2012;
	ld.const.u64 	%rd8772, [k_sha512+384];
	add.s64 	%rd2218, %rd2217, %rd8772;
	add.s64 	%rd2219, %rd2218, %rd2212;
	add.s64 	%rd2220, %rd2219, %rd1927;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1573,%dummy}, %rd1999;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1574}, %rd1999;
	}
	shf.r.wrap.b32 	%r1575, %r1574, %r1573, 28;
	shf.r.wrap.b32 	%r1576, %r1573, %r1574, 28;
	mov.b64 	%rd2221, {%r1576, %r1575};
	shf.l.wrap.b32 	%r1577, %r1573, %r1574, 30;
	shf.l.wrap.b32 	%r1578, %r1574, %r1573, 30;
	mov.b64 	%rd2222, {%r1578, %r1577};
	xor.b64  	%rd2223, %rd2222, %rd2221;
	shf.l.wrap.b32 	%r1579, %r1573, %r1574, 25;
	shf.l.wrap.b32 	%r1580, %r1574, %r1573, 25;
	mov.b64 	%rd2224, {%r1580, %r1579};
	xor.b64  	%rd2225, %rd2223, %rd2224;
	xor.b64  	%rd2226, %rd1999, %rd1951;
	xor.b64  	%rd2227, %rd1999, %rd1975;
	and.b64  	%rd2228, %rd2227, %rd2226;
	xor.b64  	%rd2229, %rd2228, %rd1999;
	add.s64 	%rd2230, %rd2219, %rd2229;
	add.s64 	%rd2231, %rd2230, %rd2225;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1581,%dummy}, %rd2220;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1582}, %rd2220;
	}
	shf.r.wrap.b32 	%r1583, %r1582, %r1581, 14;
	shf.r.wrap.b32 	%r1584, %r1581, %r1582, 14;
	mov.b64 	%rd2232, {%r1584, %r1583};
	shf.r.wrap.b32 	%r1585, %r1582, %r1581, 18;
	shf.r.wrap.b32 	%r1586, %r1581, %r1582, 18;
	mov.b64 	%rd2233, {%r1586, %r1585};
	xor.b64  	%rd2234, %rd2233, %rd2232;
	shf.l.wrap.b32 	%r1587, %r1581, %r1582, 23;
	shf.l.wrap.b32 	%r1588, %r1582, %r1581, 23;
	mov.b64 	%rd2235, {%r1588, %r1587};
	xor.b64  	%rd2236, %rd2234, %rd2235;
	xor.b64  	%rd2237, %rd1988, %rd1964;
	and.b64  	%rd2238, %rd2220, %rd2237;
	xor.b64  	%rd2239, %rd2238, %rd1964;
	add.s64 	%rd2240, %rd2025, %rd1940;
	ld.const.u64 	%rd8771, [k_sha512+392];
	add.s64 	%rd2241, %rd2240, %rd8771;
	add.s64 	%rd2242, %rd2241, %rd2239;
	add.s64 	%rd2243, %rd2242, %rd2236;
	add.s64 	%rd2244, %rd2243, %rd1951;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1589,%dummy}, %rd2231;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1590}, %rd2231;
	}
	shf.r.wrap.b32 	%r1591, %r1590, %r1589, 28;
	shf.r.wrap.b32 	%r1592, %r1589, %r1590, 28;
	mov.b64 	%rd2245, {%r1592, %r1591};
	shf.l.wrap.b32 	%r1593, %r1589, %r1590, 30;
	shf.l.wrap.b32 	%r1594, %r1590, %r1589, 30;
	mov.b64 	%rd2246, {%r1594, %r1593};
	xor.b64  	%rd2247, %rd2246, %rd2245;
	shf.l.wrap.b32 	%r1595, %r1589, %r1590, 25;
	shf.l.wrap.b32 	%r1596, %r1590, %r1589, 25;
	mov.b64 	%rd2248, {%r1596, %r1595};
	xor.b64  	%rd2249, %rd2247, %rd2248;
	xor.b64  	%rd2250, %rd2231, %rd1975;
	xor.b64  	%rd2251, %rd2231, %rd1999;
	and.b64  	%rd2252, %rd2251, %rd2250;
	xor.b64  	%rd2253, %rd2252, %rd2231;
	add.s64 	%rd2254, %rd2243, %rd2253;
	add.s64 	%rd2255, %rd2254, %rd2249;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1597,%dummy}, %rd2244;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1598}, %rd2244;
	}
	shf.r.wrap.b32 	%r1599, %r1598, %r1597, 14;
	shf.r.wrap.b32 	%r1600, %r1597, %r1598, 14;
	mov.b64 	%rd2256, {%r1600, %r1599};
	shf.r.wrap.b32 	%r1601, %r1598, %r1597, 18;
	shf.r.wrap.b32 	%r1602, %r1597, %r1598, 18;
	mov.b64 	%rd2257, {%r1602, %r1601};
	xor.b64  	%rd2258, %rd2257, %rd2256;
	shf.l.wrap.b32 	%r1603, %r1597, %r1598, 23;
	shf.l.wrap.b32 	%r1604, %r1598, %r1597, 23;
	mov.b64 	%rd2259, {%r1604, %r1603};
	xor.b64  	%rd2260, %rd2258, %rd2259;
	xor.b64  	%rd2261, %rd2220, %rd1988;
	and.b64  	%rd2262, %rd2244, %rd2261;
	xor.b64  	%rd2263, %rd2262, %rd1988;
	add.s64 	%rd2264, %rd2038, %rd1964;
	ld.const.u64 	%rd8770, [k_sha512+400];
	add.s64 	%rd2265, %rd2264, %rd8770;
	add.s64 	%rd2266, %rd2265, %rd2263;
	add.s64 	%rd2267, %rd2266, %rd2260;
	add.s64 	%rd2268, %rd2267, %rd1975;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1605,%dummy}, %rd2255;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1606}, %rd2255;
	}
	shf.r.wrap.b32 	%r1607, %r1606, %r1605, 28;
	shf.r.wrap.b32 	%r1608, %r1605, %r1606, 28;
	mov.b64 	%rd2269, {%r1608, %r1607};
	shf.l.wrap.b32 	%r1609, %r1605, %r1606, 30;
	shf.l.wrap.b32 	%r1610, %r1606, %r1605, 30;
	mov.b64 	%rd2270, {%r1610, %r1609};
	xor.b64  	%rd2271, %rd2270, %rd2269;
	shf.l.wrap.b32 	%r1611, %r1605, %r1606, 25;
	shf.l.wrap.b32 	%r1612, %r1606, %r1605, 25;
	mov.b64 	%rd2272, {%r1612, %r1611};
	xor.b64  	%rd2273, %rd2271, %rd2272;
	xor.b64  	%rd2274, %rd2255, %rd1999;
	xor.b64  	%rd2275, %rd2255, %rd2231;
	and.b64  	%rd2276, %rd2275, %rd2274;
	xor.b64  	%rd2277, %rd2276, %rd2255;
	add.s64 	%rd2278, %rd2267, %rd2277;
	add.s64 	%rd2279, %rd2278, %rd2273;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1613,%dummy}, %rd2268;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1614}, %rd2268;
	}
	shf.r.wrap.b32 	%r1615, %r1614, %r1613, 14;
	shf.r.wrap.b32 	%r1616, %r1613, %r1614, 14;
	mov.b64 	%rd2280, {%r1616, %r1615};
	shf.r.wrap.b32 	%r1617, %r1614, %r1613, 18;
	shf.r.wrap.b32 	%r1618, %r1613, %r1614, 18;
	mov.b64 	%rd2281, {%r1618, %r1617};
	xor.b64  	%rd2282, %rd2281, %rd2280;
	shf.l.wrap.b32 	%r1619, %r1613, %r1614, 23;
	shf.l.wrap.b32 	%r1620, %r1614, %r1613, 23;
	mov.b64 	%rd2283, {%r1620, %r1619};
	xor.b64  	%rd2284, %rd2282, %rd2283;
	xor.b64  	%rd2285, %rd2244, %rd2220;
	and.b64  	%rd2286, %rd2268, %rd2285;
	xor.b64  	%rd2287, %rd2286, %rd2220;
	add.s64 	%rd2288, %rd2051, %rd1988;
	ld.const.u64 	%rd8769, [k_sha512+408];
	add.s64 	%rd2289, %rd2288, %rd8769;
	add.s64 	%rd2290, %rd2289, %rd2287;
	add.s64 	%rd2291, %rd2290, %rd2284;
	add.s64 	%rd2292, %rd2291, %rd1999;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1621,%dummy}, %rd2279;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1622}, %rd2279;
	}
	shf.r.wrap.b32 	%r1623, %r1622, %r1621, 28;
	shf.r.wrap.b32 	%r1624, %r1621, %r1622, 28;
	mov.b64 	%rd2293, {%r1624, %r1623};
	shf.l.wrap.b32 	%r1625, %r1621, %r1622, 30;
	shf.l.wrap.b32 	%r1626, %r1622, %r1621, 30;
	mov.b64 	%rd2294, {%r1626, %r1625};
	xor.b64  	%rd2295, %rd2294, %rd2293;
	shf.l.wrap.b32 	%r1627, %r1621, %r1622, 25;
	shf.l.wrap.b32 	%r1628, %r1622, %r1621, 25;
	mov.b64 	%rd2296, {%r1628, %r1627};
	xor.b64  	%rd2297, %rd2295, %rd2296;
	xor.b64  	%rd2298, %rd2279, %rd2231;
	xor.b64  	%rd2299, %rd2279, %rd2255;
	and.b64  	%rd2300, %rd2299, %rd2298;
	xor.b64  	%rd2301, %rd2300, %rd2279;
	add.s64 	%rd2302, %rd2291, %rd2301;
	add.s64 	%rd2303, %rd2302, %rd2297;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1629,%dummy}, %rd2292;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1630}, %rd2292;
	}
	shf.r.wrap.b32 	%r1631, %r1630, %r1629, 14;
	shf.r.wrap.b32 	%r1632, %r1629, %r1630, 14;
	mov.b64 	%rd2304, {%r1632, %r1631};
	shf.r.wrap.b32 	%r1633, %r1630, %r1629, 18;
	shf.r.wrap.b32 	%r1634, %r1629, %r1630, 18;
	mov.b64 	%rd2305, {%r1634, %r1633};
	xor.b64  	%rd2306, %rd2305, %rd2304;
	shf.l.wrap.b32 	%r1635, %r1629, %r1630, 23;
	shf.l.wrap.b32 	%r1636, %r1630, %r1629, 23;
	mov.b64 	%rd2307, {%r1636, %r1635};
	xor.b64  	%rd2308, %rd2306, %rd2307;
	xor.b64  	%rd2309, %rd2268, %rd2244;
	and.b64  	%rd2310, %rd2292, %rd2309;
	xor.b64  	%rd2311, %rd2310, %rd2244;
	add.s64 	%rd2312, %rd2220, %rd2064;
	ld.const.u64 	%rd8768, [k_sha512+416];
	add.s64 	%rd2313, %rd2312, %rd8768;
	add.s64 	%rd2314, %rd2313, %rd2311;
	add.s64 	%rd2315, %rd2314, %rd2308;
	add.s64 	%rd2316, %rd2315, %rd2231;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1637,%dummy}, %rd2303;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1638}, %rd2303;
	}
	shf.r.wrap.b32 	%r1639, %r1638, %r1637, 28;
	shf.r.wrap.b32 	%r1640, %r1637, %r1638, 28;
	mov.b64 	%rd2317, {%r1640, %r1639};
	shf.l.wrap.b32 	%r1641, %r1637, %r1638, 30;
	shf.l.wrap.b32 	%r1642, %r1638, %r1637, 30;
	mov.b64 	%rd2318, {%r1642, %r1641};
	xor.b64  	%rd2319, %rd2318, %rd2317;
	shf.l.wrap.b32 	%r1643, %r1637, %r1638, 25;
	shf.l.wrap.b32 	%r1644, %r1638, %r1637, 25;
	mov.b64 	%rd2320, {%r1644, %r1643};
	xor.b64  	%rd2321, %rd2319, %rd2320;
	xor.b64  	%rd2322, %rd2303, %rd2255;
	xor.b64  	%rd2323, %rd2303, %rd2279;
	and.b64  	%rd2324, %rd2323, %rd2322;
	xor.b64  	%rd2325, %rd2324, %rd2303;
	add.s64 	%rd2326, %rd2315, %rd2325;
	add.s64 	%rd2327, %rd2326, %rd2321;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1645,%dummy}, %rd2316;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1646}, %rd2316;
	}
	shf.r.wrap.b32 	%r1647, %r1646, %r1645, 14;
	shf.r.wrap.b32 	%r1648, %r1645, %r1646, 14;
	mov.b64 	%rd2328, {%r1648, %r1647};
	shf.r.wrap.b32 	%r1649, %r1646, %r1645, 18;
	shf.r.wrap.b32 	%r1650, %r1645, %r1646, 18;
	mov.b64 	%rd2329, {%r1650, %r1649};
	xor.b64  	%rd2330, %rd2329, %rd2328;
	shf.l.wrap.b32 	%r1651, %r1645, %r1646, 23;
	shf.l.wrap.b32 	%r1652, %r1646, %r1645, 23;
	mov.b64 	%rd2331, {%r1652, %r1651};
	xor.b64  	%rd2332, %rd2330, %rd2331;
	xor.b64  	%rd2333, %rd2292, %rd2268;
	and.b64  	%rd2334, %rd2316, %rd2333;
	xor.b64  	%rd2335, %rd2334, %rd2268;
	add.s64 	%rd2336, %rd2244, %rd2077;
	ld.const.u64 	%rd8767, [k_sha512+424];
	add.s64 	%rd2337, %rd2336, %rd8767;
	add.s64 	%rd2338, %rd2337, %rd2335;
	add.s64 	%rd2339, %rd2338, %rd2332;
	add.s64 	%rd2340, %rd2339, %rd2255;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1653,%dummy}, %rd2327;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1654}, %rd2327;
	}
	shf.r.wrap.b32 	%r1655, %r1654, %r1653, 28;
	shf.r.wrap.b32 	%r1656, %r1653, %r1654, 28;
	mov.b64 	%rd2341, {%r1656, %r1655};
	shf.l.wrap.b32 	%r1657, %r1653, %r1654, 30;
	shf.l.wrap.b32 	%r1658, %r1654, %r1653, 30;
	mov.b64 	%rd2342, {%r1658, %r1657};
	xor.b64  	%rd2343, %rd2342, %rd2341;
	shf.l.wrap.b32 	%r1659, %r1653, %r1654, 25;
	shf.l.wrap.b32 	%r1660, %r1654, %r1653, 25;
	mov.b64 	%rd2344, {%r1660, %r1659};
	xor.b64  	%rd2345, %rd2343, %rd2344;
	xor.b64  	%rd2346, %rd2327, %rd2279;
	xor.b64  	%rd2347, %rd2327, %rd2303;
	and.b64  	%rd2348, %rd2347, %rd2346;
	xor.b64  	%rd2349, %rd2348, %rd2327;
	add.s64 	%rd2350, %rd2339, %rd2349;
	add.s64 	%rd2351, %rd2350, %rd2345;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1661,%dummy}, %rd2340;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1662}, %rd2340;
	}
	shf.r.wrap.b32 	%r1663, %r1662, %r1661, 14;
	shf.r.wrap.b32 	%r1664, %r1661, %r1662, 14;
	mov.b64 	%rd2352, {%r1664, %r1663};
	shf.r.wrap.b32 	%r1665, %r1662, %r1661, 18;
	shf.r.wrap.b32 	%r1666, %r1661, %r1662, 18;
	mov.b64 	%rd2353, {%r1666, %r1665};
	xor.b64  	%rd2354, %rd2353, %rd2352;
	shf.l.wrap.b32 	%r1667, %r1661, %r1662, 23;
	shf.l.wrap.b32 	%r1668, %r1662, %r1661, 23;
	mov.b64 	%rd2355, {%r1668, %r1667};
	xor.b64  	%rd2356, %rd2354, %rd2355;
	xor.b64  	%rd2357, %rd2316, %rd2292;
	and.b64  	%rd2358, %rd2340, %rd2357;
	xor.b64  	%rd2359, %rd2358, %rd2292;
	add.s64 	%rd2360, %rd2268, %rd2090;
	ld.const.u64 	%rd8766, [k_sha512+432];
	add.s64 	%rd2361, %rd2360, %rd8766;
	add.s64 	%rd2362, %rd2361, %rd2359;
	add.s64 	%rd2363, %rd2362, %rd2356;
	add.s64 	%rd2364, %rd2363, %rd2279;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1669,%dummy}, %rd2351;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1670}, %rd2351;
	}
	shf.r.wrap.b32 	%r1671, %r1670, %r1669, 28;
	shf.r.wrap.b32 	%r1672, %r1669, %r1670, 28;
	mov.b64 	%rd2365, {%r1672, %r1671};
	shf.l.wrap.b32 	%r1673, %r1669, %r1670, 30;
	shf.l.wrap.b32 	%r1674, %r1670, %r1669, 30;
	mov.b64 	%rd2366, {%r1674, %r1673};
	xor.b64  	%rd2367, %rd2366, %rd2365;
	shf.l.wrap.b32 	%r1675, %r1669, %r1670, 25;
	shf.l.wrap.b32 	%r1676, %r1670, %r1669, 25;
	mov.b64 	%rd2368, {%r1676, %r1675};
	xor.b64  	%rd2369, %rd2367, %rd2368;
	xor.b64  	%rd2370, %rd2351, %rd2303;
	xor.b64  	%rd2371, %rd2351, %rd2327;
	and.b64  	%rd2372, %rd2371, %rd2370;
	xor.b64  	%rd2373, %rd2372, %rd2351;
	add.s64 	%rd2374, %rd2363, %rd2373;
	add.s64 	%rd2375, %rd2374, %rd2369;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1677,%dummy}, %rd2364;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1678}, %rd2364;
	}
	shf.r.wrap.b32 	%r1679, %r1678, %r1677, 14;
	shf.r.wrap.b32 	%r1680, %r1677, %r1678, 14;
	mov.b64 	%rd2376, {%r1680, %r1679};
	shf.r.wrap.b32 	%r1681, %r1678, %r1677, 18;
	shf.r.wrap.b32 	%r1682, %r1677, %r1678, 18;
	mov.b64 	%rd2377, {%r1682, %r1681};
	xor.b64  	%rd2378, %rd2377, %rd2376;
	shf.l.wrap.b32 	%r1683, %r1677, %r1678, 23;
	shf.l.wrap.b32 	%r1684, %r1678, %r1677, 23;
	mov.b64 	%rd2379, {%r1684, %r1683};
	xor.b64  	%rd2380, %rd2378, %rd2379;
	xor.b64  	%rd2381, %rd2340, %rd2316;
	and.b64  	%rd2382, %rd2364, %rd2381;
	xor.b64  	%rd2383, %rd2382, %rd2316;
	add.s64 	%rd2384, %rd2292, %rd2103;
	ld.const.u64 	%rd8765, [k_sha512+440];
	add.s64 	%rd2385, %rd2384, %rd8765;
	add.s64 	%rd2386, %rd2385, %rd2383;
	add.s64 	%rd2387, %rd2386, %rd2380;
	add.s64 	%rd2388, %rd2387, %rd2303;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1685,%dummy}, %rd2375;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1686}, %rd2375;
	}
	shf.r.wrap.b32 	%r1687, %r1686, %r1685, 28;
	shf.r.wrap.b32 	%r1688, %r1685, %r1686, 28;
	mov.b64 	%rd2389, {%r1688, %r1687};
	shf.l.wrap.b32 	%r1689, %r1685, %r1686, 30;
	shf.l.wrap.b32 	%r1690, %r1686, %r1685, 30;
	mov.b64 	%rd2390, {%r1690, %r1689};
	xor.b64  	%rd2391, %rd2390, %rd2389;
	shf.l.wrap.b32 	%r1691, %r1685, %r1686, 25;
	shf.l.wrap.b32 	%r1692, %r1686, %r1685, 25;
	mov.b64 	%rd2392, {%r1692, %r1691};
	xor.b64  	%rd2393, %rd2391, %rd2392;
	xor.b64  	%rd2394, %rd2375, %rd2327;
	xor.b64  	%rd2395, %rd2375, %rd2351;
	and.b64  	%rd2396, %rd2395, %rd2394;
	xor.b64  	%rd2397, %rd2396, %rd2375;
	add.s64 	%rd2398, %rd2387, %rd2397;
	add.s64 	%rd2399, %rd2398, %rd2393;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1693,%dummy}, %rd2388;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1694}, %rd2388;
	}
	shf.r.wrap.b32 	%r1695, %r1694, %r1693, 14;
	shf.r.wrap.b32 	%r1696, %r1693, %r1694, 14;
	mov.b64 	%rd2400, {%r1696, %r1695};
	shf.r.wrap.b32 	%r1697, %r1694, %r1693, 18;
	shf.r.wrap.b32 	%r1698, %r1693, %r1694, 18;
	mov.b64 	%rd2401, {%r1698, %r1697};
	xor.b64  	%rd2402, %rd2401, %rd2400;
	shf.l.wrap.b32 	%r1699, %r1693, %r1694, 23;
	shf.l.wrap.b32 	%r1700, %r1694, %r1693, 23;
	mov.b64 	%rd2403, {%r1700, %r1699};
	xor.b64  	%rd2404, %rd2402, %rd2403;
	xor.b64  	%rd2405, %rd2364, %rd2340;
	and.b64  	%rd2406, %rd2388, %rd2405;
	xor.b64  	%rd2407, %rd2406, %rd2340;
	add.s64 	%rd2408, %rd2316, %rd2116;
	ld.const.u64 	%rd8764, [k_sha512+448];
	add.s64 	%rd2409, %rd2408, %rd8764;
	add.s64 	%rd2410, %rd2409, %rd2407;
	add.s64 	%rd2411, %rd2410, %rd2404;
	add.s64 	%rd2412, %rd2411, %rd2327;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1701,%dummy}, %rd2399;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1702}, %rd2399;
	}
	shf.r.wrap.b32 	%r1703, %r1702, %r1701, 28;
	shf.r.wrap.b32 	%r1704, %r1701, %r1702, 28;
	mov.b64 	%rd2413, {%r1704, %r1703};
	shf.l.wrap.b32 	%r1705, %r1701, %r1702, 30;
	shf.l.wrap.b32 	%r1706, %r1702, %r1701, 30;
	mov.b64 	%rd2414, {%r1706, %r1705};
	xor.b64  	%rd2415, %rd2414, %rd2413;
	shf.l.wrap.b32 	%r1707, %r1701, %r1702, 25;
	shf.l.wrap.b32 	%r1708, %r1702, %r1701, 25;
	mov.b64 	%rd2416, {%r1708, %r1707};
	xor.b64  	%rd2417, %rd2415, %rd2416;
	xor.b64  	%rd2418, %rd2399, %rd2351;
	xor.b64  	%rd2419, %rd2399, %rd2375;
	and.b64  	%rd2420, %rd2419, %rd2418;
	xor.b64  	%rd2421, %rd2420, %rd2399;
	add.s64 	%rd2422, %rd2411, %rd2421;
	add.s64 	%rd2423, %rd2422, %rd2417;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1709,%dummy}, %rd2412;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1710}, %rd2412;
	}
	shf.r.wrap.b32 	%r1711, %r1710, %r1709, 14;
	shf.r.wrap.b32 	%r1712, %r1709, %r1710, 14;
	mov.b64 	%rd2424, {%r1712, %r1711};
	shf.r.wrap.b32 	%r1713, %r1710, %r1709, 18;
	shf.r.wrap.b32 	%r1714, %r1709, %r1710, 18;
	mov.b64 	%rd2425, {%r1714, %r1713};
	xor.b64  	%rd2426, %rd2425, %rd2424;
	shf.l.wrap.b32 	%r1715, %r1709, %r1710, 23;
	shf.l.wrap.b32 	%r1716, %r1710, %r1709, 23;
	mov.b64 	%rd2427, {%r1716, %r1715};
	xor.b64  	%rd2428, %rd2426, %rd2427;
	xor.b64  	%rd2429, %rd2388, %rd2364;
	and.b64  	%rd2430, %rd2412, %rd2429;
	xor.b64  	%rd2431, %rd2430, %rd2364;
	add.s64 	%rd2432, %rd2340, %rd2129;
	ld.const.u64 	%rd8763, [k_sha512+456];
	add.s64 	%rd2433, %rd2432, %rd8763;
	add.s64 	%rd2434, %rd2433, %rd2431;
	add.s64 	%rd2435, %rd2434, %rd2428;
	add.s64 	%rd2436, %rd2435, %rd2351;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1717,%dummy}, %rd2423;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1718}, %rd2423;
	}
	shf.r.wrap.b32 	%r1719, %r1718, %r1717, 28;
	shf.r.wrap.b32 	%r1720, %r1717, %r1718, 28;
	mov.b64 	%rd2437, {%r1720, %r1719};
	shf.l.wrap.b32 	%r1721, %r1717, %r1718, 30;
	shf.l.wrap.b32 	%r1722, %r1718, %r1717, 30;
	mov.b64 	%rd2438, {%r1722, %r1721};
	xor.b64  	%rd2439, %rd2438, %rd2437;
	shf.l.wrap.b32 	%r1723, %r1717, %r1718, 25;
	shf.l.wrap.b32 	%r1724, %r1718, %r1717, 25;
	mov.b64 	%rd2440, {%r1724, %r1723};
	xor.b64  	%rd2441, %rd2439, %rd2440;
	xor.b64  	%rd2442, %rd2423, %rd2375;
	xor.b64  	%rd2443, %rd2423, %rd2399;
	and.b64  	%rd2444, %rd2443, %rd2442;
	xor.b64  	%rd2445, %rd2444, %rd2423;
	add.s64 	%rd2446, %rd2435, %rd2445;
	add.s64 	%rd2447, %rd2446, %rd2441;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1725,%dummy}, %rd2436;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1726}, %rd2436;
	}
	shf.r.wrap.b32 	%r1727, %r1726, %r1725, 14;
	shf.r.wrap.b32 	%r1728, %r1725, %r1726, 14;
	mov.b64 	%rd2448, {%r1728, %r1727};
	shf.r.wrap.b32 	%r1729, %r1726, %r1725, 18;
	shf.r.wrap.b32 	%r1730, %r1725, %r1726, 18;
	mov.b64 	%rd2449, {%r1730, %r1729};
	xor.b64  	%rd2450, %rd2449, %rd2448;
	shf.l.wrap.b32 	%r1731, %r1725, %r1726, 23;
	shf.l.wrap.b32 	%r1732, %r1726, %r1725, 23;
	mov.b64 	%rd2451, {%r1732, %r1731};
	xor.b64  	%rd2452, %rd2450, %rd2451;
	xor.b64  	%rd2453, %rd2412, %rd2388;
	and.b64  	%rd2454, %rd2436, %rd2453;
	xor.b64  	%rd2455, %rd2454, %rd2388;
	add.s64 	%rd2456, %rd2364, %rd2142;
	ld.const.u64 	%rd8762, [k_sha512+464];
	add.s64 	%rd2457, %rd2456, %rd8762;
	add.s64 	%rd2458, %rd2457, %rd2455;
	add.s64 	%rd2459, %rd2458, %rd2452;
	add.s64 	%rd2460, %rd2459, %rd2375;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1733,%dummy}, %rd2447;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1734}, %rd2447;
	}
	shf.r.wrap.b32 	%r1735, %r1734, %r1733, 28;
	shf.r.wrap.b32 	%r1736, %r1733, %r1734, 28;
	mov.b64 	%rd2461, {%r1736, %r1735};
	shf.l.wrap.b32 	%r1737, %r1733, %r1734, 30;
	shf.l.wrap.b32 	%r1738, %r1734, %r1733, 30;
	mov.b64 	%rd2462, {%r1738, %r1737};
	xor.b64  	%rd2463, %rd2462, %rd2461;
	shf.l.wrap.b32 	%r1739, %r1733, %r1734, 25;
	shf.l.wrap.b32 	%r1740, %r1734, %r1733, 25;
	mov.b64 	%rd2464, {%r1740, %r1739};
	xor.b64  	%rd2465, %rd2463, %rd2464;
	xor.b64  	%rd2466, %rd2447, %rd2399;
	xor.b64  	%rd2467, %rd2447, %rd2423;
	and.b64  	%rd2468, %rd2467, %rd2466;
	xor.b64  	%rd2469, %rd2468, %rd2447;
	add.s64 	%rd2470, %rd2459, %rd2469;
	add.s64 	%rd2471, %rd2470, %rd2465;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1741,%dummy}, %rd2460;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1742}, %rd2460;
	}
	shf.r.wrap.b32 	%r1743, %r1742, %r1741, 14;
	shf.r.wrap.b32 	%r1744, %r1741, %r1742, 14;
	mov.b64 	%rd2472, {%r1744, %r1743};
	shf.r.wrap.b32 	%r1745, %r1742, %r1741, 18;
	shf.r.wrap.b32 	%r1746, %r1741, %r1742, 18;
	mov.b64 	%rd2473, {%r1746, %r1745};
	xor.b64  	%rd2474, %rd2473, %rd2472;
	shf.l.wrap.b32 	%r1747, %r1741, %r1742, 23;
	shf.l.wrap.b32 	%r1748, %r1742, %r1741, 23;
	mov.b64 	%rd2475, {%r1748, %r1747};
	xor.b64  	%rd2476, %rd2474, %rd2475;
	xor.b64  	%rd2477, %rd2436, %rd2412;
	and.b64  	%rd2478, %rd2460, %rd2477;
	xor.b64  	%rd2479, %rd2478, %rd2412;
	add.s64 	%rd2480, %rd2388, %rd2155;
	ld.const.u64 	%rd8761, [k_sha512+472];
	add.s64 	%rd2481, %rd2480, %rd8761;
	add.s64 	%rd2482, %rd2481, %rd2479;
	add.s64 	%rd2483, %rd2482, %rd2476;
	add.s64 	%rd2484, %rd2483, %rd2399;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1749,%dummy}, %rd2471;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1750}, %rd2471;
	}
	shf.r.wrap.b32 	%r1751, %r1750, %r1749, 28;
	shf.r.wrap.b32 	%r1752, %r1749, %r1750, 28;
	mov.b64 	%rd2485, {%r1752, %r1751};
	shf.l.wrap.b32 	%r1753, %r1749, %r1750, 30;
	shf.l.wrap.b32 	%r1754, %r1750, %r1749, 30;
	mov.b64 	%rd2486, {%r1754, %r1753};
	xor.b64  	%rd2487, %rd2486, %rd2485;
	shf.l.wrap.b32 	%r1755, %r1749, %r1750, 25;
	shf.l.wrap.b32 	%r1756, %r1750, %r1749, 25;
	mov.b64 	%rd2488, {%r1756, %r1755};
	xor.b64  	%rd2489, %rd2487, %rd2488;
	xor.b64  	%rd2490, %rd2471, %rd2423;
	xor.b64  	%rd2491, %rd2471, %rd2447;
	and.b64  	%rd2492, %rd2491, %rd2490;
	xor.b64  	%rd2493, %rd2492, %rd2471;
	add.s64 	%rd2494, %rd2483, %rd2493;
	add.s64 	%rd2495, %rd2494, %rd2489;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1757,%dummy}, %rd2484;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1758}, %rd2484;
	}
	shf.r.wrap.b32 	%r1759, %r1758, %r1757, 14;
	shf.r.wrap.b32 	%r1760, %r1757, %r1758, 14;
	mov.b64 	%rd2496, {%r1760, %r1759};
	shf.r.wrap.b32 	%r1761, %r1758, %r1757, 18;
	shf.r.wrap.b32 	%r1762, %r1757, %r1758, 18;
	mov.b64 	%rd2497, {%r1762, %r1761};
	xor.b64  	%rd2498, %rd2497, %rd2496;
	shf.l.wrap.b32 	%r1763, %r1757, %r1758, 23;
	shf.l.wrap.b32 	%r1764, %r1758, %r1757, 23;
	mov.b64 	%rd2499, {%r1764, %r1763};
	xor.b64  	%rd2500, %rd2498, %rd2499;
	xor.b64  	%rd2501, %rd2460, %rd2436;
	and.b64  	%rd2502, %rd2484, %rd2501;
	xor.b64  	%rd2503, %rd2502, %rd2436;
	add.s64 	%rd2504, %rd2412, %rd2168;
	ld.const.u64 	%rd8760, [k_sha512+480];
	add.s64 	%rd2505, %rd2504, %rd8760;
	add.s64 	%rd2506, %rd2505, %rd2503;
	add.s64 	%rd2507, %rd2506, %rd2500;
	add.s64 	%rd2508, %rd2507, %rd2423;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1765,%dummy}, %rd2495;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1766}, %rd2495;
	}
	shf.r.wrap.b32 	%r1767, %r1766, %r1765, 28;
	shf.r.wrap.b32 	%r1768, %r1765, %r1766, 28;
	mov.b64 	%rd2509, {%r1768, %r1767};
	shf.l.wrap.b32 	%r1769, %r1765, %r1766, 30;
	shf.l.wrap.b32 	%r1770, %r1766, %r1765, 30;
	mov.b64 	%rd2510, {%r1770, %r1769};
	xor.b64  	%rd2511, %rd2510, %rd2509;
	shf.l.wrap.b32 	%r1771, %r1765, %r1766, 25;
	shf.l.wrap.b32 	%r1772, %r1766, %r1765, 25;
	mov.b64 	%rd2512, {%r1772, %r1771};
	xor.b64  	%rd2513, %rd2511, %rd2512;
	xor.b64  	%rd2514, %rd2495, %rd2447;
	xor.b64  	%rd2515, %rd2495, %rd2471;
	and.b64  	%rd2516, %rd2515, %rd2514;
	xor.b64  	%rd2517, %rd2516, %rd2495;
	add.s64 	%rd2518, %rd2507, %rd2517;
	add.s64 	%rd2519, %rd2518, %rd2513;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1773,%dummy}, %rd2508;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1774}, %rd2508;
	}
	shf.r.wrap.b32 	%r1775, %r1774, %r1773, 14;
	shf.r.wrap.b32 	%r1776, %r1773, %r1774, 14;
	mov.b64 	%rd2520, {%r1776, %r1775};
	shf.r.wrap.b32 	%r1777, %r1774, %r1773, 18;
	shf.r.wrap.b32 	%r1778, %r1773, %r1774, 18;
	mov.b64 	%rd2521, {%r1778, %r1777};
	xor.b64  	%rd2522, %rd2521, %rd2520;
	shf.l.wrap.b32 	%r1779, %r1773, %r1774, 23;
	shf.l.wrap.b32 	%r1780, %r1774, %r1773, 23;
	mov.b64 	%rd2523, {%r1780, %r1779};
	xor.b64  	%rd2524, %rd2522, %rd2523;
	xor.b64  	%rd2525, %rd2484, %rd2460;
	and.b64  	%rd2526, %rd2508, %rd2525;
	xor.b64  	%rd2527, %rd2526, %rd2460;
	add.s64 	%rd2528, %rd2436, %rd2181;
	ld.const.u64 	%rd8759, [k_sha512+488];
	add.s64 	%rd2529, %rd2528, %rd8759;
	add.s64 	%rd2530, %rd2529, %rd2527;
	add.s64 	%rd2531, %rd2530, %rd2524;
	add.s64 	%rd2532, %rd2531, %rd2447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1781,%dummy}, %rd2519;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1782}, %rd2519;
	}
	shf.r.wrap.b32 	%r1783, %r1782, %r1781, 28;
	shf.r.wrap.b32 	%r1784, %r1781, %r1782, 28;
	mov.b64 	%rd2533, {%r1784, %r1783};
	shf.l.wrap.b32 	%r1785, %r1781, %r1782, 30;
	shf.l.wrap.b32 	%r1786, %r1782, %r1781, 30;
	mov.b64 	%rd2534, {%r1786, %r1785};
	xor.b64  	%rd2535, %rd2534, %rd2533;
	shf.l.wrap.b32 	%r1787, %r1781, %r1782, 25;
	shf.l.wrap.b32 	%r1788, %r1782, %r1781, 25;
	mov.b64 	%rd2536, {%r1788, %r1787};
	xor.b64  	%rd2537, %rd2535, %rd2536;
	xor.b64  	%rd2538, %rd2519, %rd2471;
	xor.b64  	%rd2539, %rd2519, %rd2495;
	and.b64  	%rd2540, %rd2539, %rd2538;
	xor.b64  	%rd2541, %rd2540, %rd2519;
	add.s64 	%rd2542, %rd2531, %rd2541;
	add.s64 	%rd2543, %rd2542, %rd2537;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1789,%dummy}, %rd2532;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1790}, %rd2532;
	}
	shf.r.wrap.b32 	%r1791, %r1790, %r1789, 14;
	shf.r.wrap.b32 	%r1792, %r1789, %r1790, 14;
	mov.b64 	%rd2544, {%r1792, %r1791};
	shf.r.wrap.b32 	%r1793, %r1790, %r1789, 18;
	shf.r.wrap.b32 	%r1794, %r1789, %r1790, 18;
	mov.b64 	%rd2545, {%r1794, %r1793};
	xor.b64  	%rd2546, %rd2545, %rd2544;
	shf.l.wrap.b32 	%r1795, %r1789, %r1790, 23;
	shf.l.wrap.b32 	%r1796, %r1790, %r1789, 23;
	mov.b64 	%rd2547, {%r1796, %r1795};
	xor.b64  	%rd2548, %rd2546, %rd2547;
	xor.b64  	%rd2549, %rd2508, %rd2484;
	and.b64  	%rd2550, %rd2532, %rd2549;
	xor.b64  	%rd2551, %rd2550, %rd2484;
	add.s64 	%rd2552, %rd2460, %rd2194;
	ld.const.u64 	%rd8758, [k_sha512+496];
	add.s64 	%rd2553, %rd2552, %rd8758;
	add.s64 	%rd2554, %rd2553, %rd2551;
	add.s64 	%rd2555, %rd2554, %rd2548;
	add.s64 	%rd2556, %rd2555, %rd2471;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1797,%dummy}, %rd2543;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1798}, %rd2543;
	}
	shf.r.wrap.b32 	%r1799, %r1798, %r1797, 28;
	shf.r.wrap.b32 	%r1800, %r1797, %r1798, 28;
	mov.b64 	%rd2557, {%r1800, %r1799};
	shf.l.wrap.b32 	%r1801, %r1797, %r1798, 30;
	shf.l.wrap.b32 	%r1802, %r1798, %r1797, 30;
	mov.b64 	%rd2558, {%r1802, %r1801};
	xor.b64  	%rd2559, %rd2558, %rd2557;
	shf.l.wrap.b32 	%r1803, %r1797, %r1798, 25;
	shf.l.wrap.b32 	%r1804, %r1798, %r1797, 25;
	mov.b64 	%rd2560, {%r1804, %r1803};
	xor.b64  	%rd2561, %rd2559, %rd2560;
	xor.b64  	%rd2562, %rd2543, %rd2495;
	xor.b64  	%rd2563, %rd2543, %rd2519;
	and.b64  	%rd2564, %rd2563, %rd2562;
	xor.b64  	%rd2565, %rd2564, %rd2543;
	add.s64 	%rd2566, %rd2555, %rd2565;
	add.s64 	%rd2567, %rd2566, %rd2561;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1805,%dummy}, %rd2556;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1806}, %rd2556;
	}
	shf.r.wrap.b32 	%r1807, %r1806, %r1805, 14;
	shf.r.wrap.b32 	%r1808, %r1805, %r1806, 14;
	mov.b64 	%rd2568, {%r1808, %r1807};
	shf.r.wrap.b32 	%r1809, %r1806, %r1805, 18;
	shf.r.wrap.b32 	%r1810, %r1805, %r1806, 18;
	mov.b64 	%rd2569, {%r1810, %r1809};
	xor.b64  	%rd2570, %rd2569, %rd2568;
	shf.l.wrap.b32 	%r1811, %r1805, %r1806, 23;
	shf.l.wrap.b32 	%r1812, %r1806, %r1805, 23;
	mov.b64 	%rd2571, {%r1812, %r1811};
	xor.b64  	%rd2572, %rd2570, %rd2571;
	xor.b64  	%rd2573, %rd2532, %rd2508;
	and.b64  	%rd2574, %rd2556, %rd2573;
	xor.b64  	%rd2575, %rd2574, %rd2508;
	add.s64 	%rd2576, %rd2484, %rd2207;
	ld.const.u64 	%rd8757, [k_sha512+504];
	add.s64 	%rd2577, %rd2576, %rd8757;
	add.s64 	%rd2578, %rd2577, %rd2575;
	add.s64 	%rd2579, %rd2578, %rd2572;
	add.s64 	%rd2580, %rd2579, %rd2495;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1813,%dummy}, %rd2567;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1814}, %rd2567;
	}
	shf.r.wrap.b32 	%r1815, %r1814, %r1813, 28;
	shf.r.wrap.b32 	%r1816, %r1813, %r1814, 28;
	mov.b64 	%rd2581, {%r1816, %r1815};
	shf.l.wrap.b32 	%r1817, %r1813, %r1814, 30;
	shf.l.wrap.b32 	%r1818, %r1814, %r1813, 30;
	mov.b64 	%rd2582, {%r1818, %r1817};
	xor.b64  	%rd2583, %rd2582, %rd2581;
	shf.l.wrap.b32 	%r1819, %r1813, %r1814, 25;
	shf.l.wrap.b32 	%r1820, %r1814, %r1813, 25;
	mov.b64 	%rd2584, {%r1820, %r1819};
	xor.b64  	%rd2585, %rd2583, %rd2584;
	xor.b64  	%rd2586, %rd2567, %rd2519;
	xor.b64  	%rd2587, %rd2567, %rd2543;
	and.b64  	%rd2588, %rd2587, %rd2586;
	xor.b64  	%rd2589, %rd2588, %rd2567;
	add.s64 	%rd2590, %rd2579, %rd2589;
	add.s64 	%rd2591, %rd2590, %rd2585;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1821,%dummy}, %rd2194;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1822}, %rd2194;
	}
	shf.r.wrap.b32 	%r1823, %r1822, %r1821, 19;
	shf.r.wrap.b32 	%r1824, %r1821, %r1822, 19;
	mov.b64 	%rd2592, {%r1824, %r1823};
	shf.l.wrap.b32 	%r1825, %r1821, %r1822, 3;
	shf.l.wrap.b32 	%r1826, %r1822, %r1821, 3;
	mov.b64 	%rd2593, {%r1826, %r1825};
	shr.u64 	%rd2594, %rd2194, 6;
	xor.b64  	%rd2595, %rd2592, %rd2594;
	xor.b64  	%rd2596, %rd2595, %rd2593;
	shf.r.wrap.b32 	%r1827, %r1436, %r1435, 1;
	shf.r.wrap.b32 	%r1828, %r1435, %r1436, 1;
	mov.b64 	%rd2597, {%r1828, %r1827};
	shf.r.wrap.b32 	%r1829, %r1436, %r1435, 8;
	shf.r.wrap.b32 	%r1830, %r1435, %r1436, 8;
	mov.b64 	%rd2598, {%r1830, %r1829};
	shr.u64 	%rd2599, %rd2025, 7;
	xor.b64  	%rd2600, %rd2597, %rd2599;
	xor.b64  	%rd2601, %rd2600, %rd2598;
	add.s64 	%rd2602, %rd2129, %rd2012;
	add.s64 	%rd2603, %rd2602, %rd2596;
	add.s64 	%rd2604, %rd2603, %rd2601;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1831,%dummy}, %rd2207;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1832}, %rd2207;
	}
	shf.r.wrap.b32 	%r1833, %r1832, %r1831, 19;
	shf.r.wrap.b32 	%r1834, %r1831, %r1832, 19;
	mov.b64 	%rd2605, {%r1834, %r1833};
	shf.l.wrap.b32 	%r1835, %r1831, %r1832, 3;
	shf.l.wrap.b32 	%r1836, %r1832, %r1831, 3;
	mov.b64 	%rd2606, {%r1836, %r1835};
	shr.u64 	%rd2607, %rd2207, 6;
	xor.b64  	%rd2608, %rd2605, %rd2607;
	xor.b64  	%rd2609, %rd2608, %rd2606;
	shf.r.wrap.b32 	%r1837, %r1446, %r1445, 1;
	shf.r.wrap.b32 	%r1838, %r1445, %r1446, 1;
	mov.b64 	%rd2610, {%r1838, %r1837};
	shf.r.wrap.b32 	%r1839, %r1446, %r1445, 8;
	shf.r.wrap.b32 	%r1840, %r1445, %r1446, 8;
	mov.b64 	%rd2611, {%r1840, %r1839};
	shr.u64 	%rd2612, %rd2038, 7;
	xor.b64  	%rd2613, %rd2610, %rd2612;
	xor.b64  	%rd2614, %rd2613, %rd2611;
	add.s64 	%rd2615, %rd2142, %rd2025;
	add.s64 	%rd2616, %rd2615, %rd2609;
	add.s64 	%rd2617, %rd2616, %rd2614;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1841,%dummy}, %rd2604;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1842}, %rd2604;
	}
	shf.r.wrap.b32 	%r1843, %r1842, %r1841, 19;
	shf.r.wrap.b32 	%r1844, %r1841, %r1842, 19;
	mov.b64 	%rd2618, {%r1844, %r1843};
	shf.l.wrap.b32 	%r1845, %r1841, %r1842, 3;
	shf.l.wrap.b32 	%r1846, %r1842, %r1841, 3;
	mov.b64 	%rd2619, {%r1846, %r1845};
	shr.u64 	%rd2620, %rd2604, 6;
	xor.b64  	%rd2621, %rd2618, %rd2620;
	xor.b64  	%rd2622, %rd2621, %rd2619;
	shf.r.wrap.b32 	%r1847, %r1456, %r1455, 1;
	shf.r.wrap.b32 	%r1848, %r1455, %r1456, 1;
	mov.b64 	%rd2623, {%r1848, %r1847};
	shf.r.wrap.b32 	%r1849, %r1456, %r1455, 8;
	shf.r.wrap.b32 	%r1850, %r1455, %r1456, 8;
	mov.b64 	%rd2624, {%r1850, %r1849};
	shr.u64 	%rd2625, %rd2051, 7;
	xor.b64  	%rd2626, %rd2623, %rd2625;
	xor.b64  	%rd2627, %rd2626, %rd2624;
	add.s64 	%rd2628, %rd2155, %rd2038;
	add.s64 	%rd2629, %rd2628, %rd2622;
	add.s64 	%rd2630, %rd2629, %rd2627;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1851,%dummy}, %rd2617;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1852}, %rd2617;
	}
	shf.r.wrap.b32 	%r1853, %r1852, %r1851, 19;
	shf.r.wrap.b32 	%r1854, %r1851, %r1852, 19;
	mov.b64 	%rd2631, {%r1854, %r1853};
	shf.l.wrap.b32 	%r1855, %r1851, %r1852, 3;
	shf.l.wrap.b32 	%r1856, %r1852, %r1851, 3;
	mov.b64 	%rd2632, {%r1856, %r1855};
	shr.u64 	%rd2633, %rd2617, 6;
	xor.b64  	%rd2634, %rd2631, %rd2633;
	xor.b64  	%rd2635, %rd2634, %rd2632;
	shf.r.wrap.b32 	%r1857, %r1466, %r1465, 1;
	shf.r.wrap.b32 	%r1858, %r1465, %r1466, 1;
	mov.b64 	%rd2636, {%r1858, %r1857};
	shf.r.wrap.b32 	%r1859, %r1466, %r1465, 8;
	shf.r.wrap.b32 	%r1860, %r1465, %r1466, 8;
	mov.b64 	%rd2637, {%r1860, %r1859};
	shr.u64 	%rd2638, %rd2064, 7;
	xor.b64  	%rd2639, %rd2636, %rd2638;
	xor.b64  	%rd2640, %rd2639, %rd2637;
	add.s64 	%rd2641, %rd2168, %rd2051;
	add.s64 	%rd2642, %rd2641, %rd2635;
	add.s64 	%rd2643, %rd2642, %rd2640;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1861,%dummy}, %rd2630;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1862}, %rd2630;
	}
	shf.r.wrap.b32 	%r1863, %r1862, %r1861, 19;
	shf.r.wrap.b32 	%r1864, %r1861, %r1862, 19;
	mov.b64 	%rd2644, {%r1864, %r1863};
	shf.l.wrap.b32 	%r1865, %r1861, %r1862, 3;
	shf.l.wrap.b32 	%r1866, %r1862, %r1861, 3;
	mov.b64 	%rd2645, {%r1866, %r1865};
	shr.u64 	%rd2646, %rd2630, 6;
	xor.b64  	%rd2647, %rd2644, %rd2646;
	xor.b64  	%rd2648, %rd2647, %rd2645;
	shf.r.wrap.b32 	%r1867, %r1476, %r1475, 1;
	shf.r.wrap.b32 	%r1868, %r1475, %r1476, 1;
	mov.b64 	%rd2649, {%r1868, %r1867};
	shf.r.wrap.b32 	%r1869, %r1476, %r1475, 8;
	shf.r.wrap.b32 	%r1870, %r1475, %r1476, 8;
	mov.b64 	%rd2650, {%r1870, %r1869};
	shr.u64 	%rd2651, %rd2077, 7;
	xor.b64  	%rd2652, %rd2649, %rd2651;
	xor.b64  	%rd2653, %rd2652, %rd2650;
	add.s64 	%rd2654, %rd2181, %rd2064;
	add.s64 	%rd2655, %rd2654, %rd2648;
	add.s64 	%rd2656, %rd2655, %rd2653;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1871,%dummy}, %rd2643;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1872}, %rd2643;
	}
	shf.r.wrap.b32 	%r1873, %r1872, %r1871, 19;
	shf.r.wrap.b32 	%r1874, %r1871, %r1872, 19;
	mov.b64 	%rd2657, {%r1874, %r1873};
	shf.l.wrap.b32 	%r1875, %r1871, %r1872, 3;
	shf.l.wrap.b32 	%r1876, %r1872, %r1871, 3;
	mov.b64 	%rd2658, {%r1876, %r1875};
	shr.u64 	%rd2659, %rd2643, 6;
	xor.b64  	%rd2660, %rd2657, %rd2659;
	xor.b64  	%rd2661, %rd2660, %rd2658;
	shf.r.wrap.b32 	%r1877, %r1486, %r1485, 1;
	shf.r.wrap.b32 	%r1878, %r1485, %r1486, 1;
	mov.b64 	%rd2662, {%r1878, %r1877};
	shf.r.wrap.b32 	%r1879, %r1486, %r1485, 8;
	shf.r.wrap.b32 	%r1880, %r1485, %r1486, 8;
	mov.b64 	%rd2663, {%r1880, %r1879};
	shr.u64 	%rd2664, %rd2090, 7;
	xor.b64  	%rd2665, %rd2662, %rd2664;
	xor.b64  	%rd2666, %rd2665, %rd2663;
	add.s64 	%rd2667, %rd2194, %rd2077;
	add.s64 	%rd2668, %rd2667, %rd2661;
	add.s64 	%rd2669, %rd2668, %rd2666;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1881,%dummy}, %rd2656;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1882}, %rd2656;
	}
	shf.r.wrap.b32 	%r1883, %r1882, %r1881, 19;
	shf.r.wrap.b32 	%r1884, %r1881, %r1882, 19;
	mov.b64 	%rd2670, {%r1884, %r1883};
	shf.l.wrap.b32 	%r1885, %r1881, %r1882, 3;
	shf.l.wrap.b32 	%r1886, %r1882, %r1881, 3;
	mov.b64 	%rd2671, {%r1886, %r1885};
	shr.u64 	%rd2672, %rd2656, 6;
	xor.b64  	%rd2673, %rd2670, %rd2672;
	xor.b64  	%rd2674, %rd2673, %rd2671;
	shf.r.wrap.b32 	%r1887, %r1496, %r1495, 1;
	shf.r.wrap.b32 	%r1888, %r1495, %r1496, 1;
	mov.b64 	%rd2675, {%r1888, %r1887};
	shf.r.wrap.b32 	%r1889, %r1496, %r1495, 8;
	shf.r.wrap.b32 	%r1890, %r1495, %r1496, 8;
	mov.b64 	%rd2676, {%r1890, %r1889};
	shr.u64 	%rd2677, %rd2103, 7;
	xor.b64  	%rd2678, %rd2675, %rd2677;
	xor.b64  	%rd2679, %rd2678, %rd2676;
	add.s64 	%rd2680, %rd2207, %rd2090;
	add.s64 	%rd2681, %rd2680, %rd2674;
	add.s64 	%rd2682, %rd2681, %rd2679;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1891,%dummy}, %rd2669;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1892}, %rd2669;
	}
	shf.r.wrap.b32 	%r1893, %r1892, %r1891, 19;
	shf.r.wrap.b32 	%r1894, %r1891, %r1892, 19;
	mov.b64 	%rd2683, {%r1894, %r1893};
	shf.l.wrap.b32 	%r1895, %r1891, %r1892, 3;
	shf.l.wrap.b32 	%r1896, %r1892, %r1891, 3;
	mov.b64 	%rd2684, {%r1896, %r1895};
	shr.u64 	%rd2685, %rd2669, 6;
	xor.b64  	%rd2686, %rd2683, %rd2685;
	xor.b64  	%rd2687, %rd2686, %rd2684;
	shf.r.wrap.b32 	%r1897, %r1506, %r1505, 1;
	shf.r.wrap.b32 	%r1898, %r1505, %r1506, 1;
	mov.b64 	%rd2688, {%r1898, %r1897};
	shf.r.wrap.b32 	%r1899, %r1506, %r1505, 8;
	shf.r.wrap.b32 	%r1900, %r1505, %r1506, 8;
	mov.b64 	%rd2689, {%r1900, %r1899};
	shr.u64 	%rd2690, %rd2116, 7;
	xor.b64  	%rd2691, %rd2688, %rd2690;
	xor.b64  	%rd2692, %rd2691, %rd2689;
	add.s64 	%rd2693, %rd2604, %rd2103;
	add.s64 	%rd2694, %rd2693, %rd2687;
	add.s64 	%rd2695, %rd2694, %rd2692;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1901,%dummy}, %rd2682;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1902}, %rd2682;
	}
	shf.r.wrap.b32 	%r1903, %r1902, %r1901, 19;
	shf.r.wrap.b32 	%r1904, %r1901, %r1902, 19;
	mov.b64 	%rd2696, {%r1904, %r1903};
	shf.l.wrap.b32 	%r1905, %r1901, %r1902, 3;
	shf.l.wrap.b32 	%r1906, %r1902, %r1901, 3;
	mov.b64 	%rd2697, {%r1906, %r1905};
	shr.u64 	%rd2698, %rd2682, 6;
	xor.b64  	%rd2699, %rd2696, %rd2698;
	xor.b64  	%rd2700, %rd2699, %rd2697;
	shf.r.wrap.b32 	%r1907, %r1516, %r1515, 1;
	shf.r.wrap.b32 	%r1908, %r1515, %r1516, 1;
	mov.b64 	%rd2701, {%r1908, %r1907};
	shf.r.wrap.b32 	%r1909, %r1516, %r1515, 8;
	shf.r.wrap.b32 	%r1910, %r1515, %r1516, 8;
	mov.b64 	%rd2702, {%r1910, %r1909};
	shr.u64 	%rd2703, %rd2129, 7;
	xor.b64  	%rd2704, %rd2701, %rd2703;
	xor.b64  	%rd2705, %rd2704, %rd2702;
	add.s64 	%rd2706, %rd2617, %rd2116;
	add.s64 	%rd2707, %rd2706, %rd2700;
	add.s64 	%rd2708, %rd2707, %rd2705;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1911,%dummy}, %rd2695;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1912}, %rd2695;
	}
	shf.r.wrap.b32 	%r1913, %r1912, %r1911, 19;
	shf.r.wrap.b32 	%r1914, %r1911, %r1912, 19;
	mov.b64 	%rd2709, {%r1914, %r1913};
	shf.l.wrap.b32 	%r1915, %r1911, %r1912, 3;
	shf.l.wrap.b32 	%r1916, %r1912, %r1911, 3;
	mov.b64 	%rd2710, {%r1916, %r1915};
	shr.u64 	%rd2711, %rd2695, 6;
	xor.b64  	%rd2712, %rd2709, %rd2711;
	xor.b64  	%rd2713, %rd2712, %rd2710;
	shf.r.wrap.b32 	%r1917, %r1526, %r1525, 1;
	shf.r.wrap.b32 	%r1918, %r1525, %r1526, 1;
	mov.b64 	%rd2714, {%r1918, %r1917};
	shf.r.wrap.b32 	%r1919, %r1526, %r1525, 8;
	shf.r.wrap.b32 	%r1920, %r1525, %r1526, 8;
	mov.b64 	%rd2715, {%r1920, %r1919};
	shr.u64 	%rd2716, %rd2142, 7;
	xor.b64  	%rd2717, %rd2714, %rd2716;
	xor.b64  	%rd2718, %rd2717, %rd2715;
	add.s64 	%rd2719, %rd2630, %rd2129;
	add.s64 	%rd2720, %rd2719, %rd2713;
	add.s64 	%rd2721, %rd2720, %rd2718;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1921,%dummy}, %rd2708;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1922}, %rd2708;
	}
	shf.r.wrap.b32 	%r1923, %r1922, %r1921, 19;
	shf.r.wrap.b32 	%r1924, %r1921, %r1922, 19;
	mov.b64 	%rd2722, {%r1924, %r1923};
	shf.l.wrap.b32 	%r1925, %r1921, %r1922, 3;
	shf.l.wrap.b32 	%r1926, %r1922, %r1921, 3;
	mov.b64 	%rd2723, {%r1926, %r1925};
	shr.u64 	%rd2724, %rd2708, 6;
	xor.b64  	%rd2725, %rd2722, %rd2724;
	xor.b64  	%rd2726, %rd2725, %rd2723;
	shf.r.wrap.b32 	%r1927, %r1536, %r1535, 1;
	shf.r.wrap.b32 	%r1928, %r1535, %r1536, 1;
	mov.b64 	%rd2727, {%r1928, %r1927};
	shf.r.wrap.b32 	%r1929, %r1536, %r1535, 8;
	shf.r.wrap.b32 	%r1930, %r1535, %r1536, 8;
	mov.b64 	%rd2728, {%r1930, %r1929};
	shr.u64 	%rd2729, %rd2155, 7;
	xor.b64  	%rd2730, %rd2727, %rd2729;
	xor.b64  	%rd2731, %rd2730, %rd2728;
	add.s64 	%rd2732, %rd2643, %rd2142;
	add.s64 	%rd2733, %rd2732, %rd2726;
	add.s64 	%rd2734, %rd2733, %rd2731;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1931,%dummy}, %rd2721;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1932}, %rd2721;
	}
	shf.r.wrap.b32 	%r1933, %r1932, %r1931, 19;
	shf.r.wrap.b32 	%r1934, %r1931, %r1932, 19;
	mov.b64 	%rd2735, {%r1934, %r1933};
	shf.l.wrap.b32 	%r1935, %r1931, %r1932, 3;
	shf.l.wrap.b32 	%r1936, %r1932, %r1931, 3;
	mov.b64 	%rd2736, {%r1936, %r1935};
	shr.u64 	%rd2737, %rd2721, 6;
	xor.b64  	%rd2738, %rd2735, %rd2737;
	xor.b64  	%rd2739, %rd2738, %rd2736;
	shf.r.wrap.b32 	%r1937, %r1546, %r1545, 1;
	shf.r.wrap.b32 	%r1938, %r1545, %r1546, 1;
	mov.b64 	%rd2740, {%r1938, %r1937};
	shf.r.wrap.b32 	%r1939, %r1546, %r1545, 8;
	shf.r.wrap.b32 	%r1940, %r1545, %r1546, 8;
	mov.b64 	%rd2741, {%r1940, %r1939};
	shr.u64 	%rd2742, %rd2168, 7;
	xor.b64  	%rd2743, %rd2740, %rd2742;
	xor.b64  	%rd2744, %rd2743, %rd2741;
	add.s64 	%rd2745, %rd2656, %rd2155;
	add.s64 	%rd2746, %rd2745, %rd2739;
	add.s64 	%rd2747, %rd2746, %rd2744;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1941,%dummy}, %rd2734;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1942}, %rd2734;
	}
	shf.r.wrap.b32 	%r1943, %r1942, %r1941, 19;
	shf.r.wrap.b32 	%r1944, %r1941, %r1942, 19;
	mov.b64 	%rd2748, {%r1944, %r1943};
	shf.l.wrap.b32 	%r1945, %r1941, %r1942, 3;
	shf.l.wrap.b32 	%r1946, %r1942, %r1941, 3;
	mov.b64 	%rd2749, {%r1946, %r1945};
	shr.u64 	%rd2750, %rd2734, 6;
	xor.b64  	%rd2751, %rd2748, %rd2750;
	xor.b64  	%rd2752, %rd2751, %rd2749;
	shf.r.wrap.b32 	%r1947, %r1556, %r1555, 1;
	shf.r.wrap.b32 	%r1948, %r1555, %r1556, 1;
	mov.b64 	%rd2753, {%r1948, %r1947};
	shf.r.wrap.b32 	%r1949, %r1556, %r1555, 8;
	shf.r.wrap.b32 	%r1950, %r1555, %r1556, 8;
	mov.b64 	%rd2754, {%r1950, %r1949};
	shr.u64 	%rd2755, %rd2181, 7;
	xor.b64  	%rd2756, %rd2753, %rd2755;
	xor.b64  	%rd2757, %rd2756, %rd2754;
	add.s64 	%rd2758, %rd2669, %rd2168;
	add.s64 	%rd2759, %rd2758, %rd2752;
	add.s64 	%rd2760, %rd2759, %rd2757;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1951,%dummy}, %rd2747;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1952}, %rd2747;
	}
	shf.r.wrap.b32 	%r1953, %r1952, %r1951, 19;
	shf.r.wrap.b32 	%r1954, %r1951, %r1952, 19;
	mov.b64 	%rd2761, {%r1954, %r1953};
	shf.l.wrap.b32 	%r1955, %r1951, %r1952, 3;
	shf.l.wrap.b32 	%r1956, %r1952, %r1951, 3;
	mov.b64 	%rd2762, {%r1956, %r1955};
	shr.u64 	%rd2763, %rd2747, 6;
	xor.b64  	%rd2764, %rd2761, %rd2763;
	xor.b64  	%rd2765, %rd2764, %rd2762;
	shf.r.wrap.b32 	%r1957, %r1822, %r1821, 1;
	shf.r.wrap.b32 	%r1958, %r1821, %r1822, 1;
	mov.b64 	%rd2766, {%r1958, %r1957};
	shf.r.wrap.b32 	%r1959, %r1822, %r1821, 8;
	shf.r.wrap.b32 	%r1960, %r1821, %r1822, 8;
	mov.b64 	%rd2767, {%r1960, %r1959};
	shr.u64 	%rd2768, %rd2194, 7;
	xor.b64  	%rd2769, %rd2766, %rd2768;
	xor.b64  	%rd2770, %rd2769, %rd2767;
	add.s64 	%rd2771, %rd2682, %rd2181;
	add.s64 	%rd2772, %rd2771, %rd2765;
	add.s64 	%rd2773, %rd2772, %rd2770;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1961,%dummy}, %rd2760;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1962}, %rd2760;
	}
	shf.r.wrap.b32 	%r1963, %r1962, %r1961, 19;
	shf.r.wrap.b32 	%r1964, %r1961, %r1962, 19;
	mov.b64 	%rd2774, {%r1964, %r1963};
	shf.l.wrap.b32 	%r1965, %r1961, %r1962, 3;
	shf.l.wrap.b32 	%r1966, %r1962, %r1961, 3;
	mov.b64 	%rd2775, {%r1966, %r1965};
	shr.u64 	%rd2776, %rd2760, 6;
	xor.b64  	%rd2777, %rd2774, %rd2776;
	xor.b64  	%rd2778, %rd2777, %rd2775;
	shf.r.wrap.b32 	%r1967, %r1832, %r1831, 1;
	shf.r.wrap.b32 	%r1968, %r1831, %r1832, 1;
	mov.b64 	%rd2779, {%r1968, %r1967};
	shf.r.wrap.b32 	%r1969, %r1832, %r1831, 8;
	shf.r.wrap.b32 	%r1970, %r1831, %r1832, 8;
	mov.b64 	%rd2780, {%r1970, %r1969};
	shr.u64 	%rd2781, %rd2207, 7;
	xor.b64  	%rd2782, %rd2779, %rd2781;
	xor.b64  	%rd2783, %rd2782, %rd2780;
	add.s64 	%rd2784, %rd2695, %rd2194;
	add.s64 	%rd2785, %rd2784, %rd2778;
	add.s64 	%rd2786, %rd2785, %rd2783;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1971,%dummy}, %rd2773;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1972}, %rd2773;
	}
	shf.r.wrap.b32 	%r1973, %r1972, %r1971, 19;
	shf.r.wrap.b32 	%r1974, %r1971, %r1972, 19;
	mov.b64 	%rd2787, {%r1974, %r1973};
	shf.l.wrap.b32 	%r1975, %r1971, %r1972, 3;
	shf.l.wrap.b32 	%r1976, %r1972, %r1971, 3;
	mov.b64 	%rd2788, {%r1976, %r1975};
	shr.u64 	%rd2789, %rd2773, 6;
	xor.b64  	%rd2790, %rd2787, %rd2789;
	xor.b64  	%rd2791, %rd2790, %rd2788;
	shf.r.wrap.b32 	%r1977, %r1842, %r1841, 1;
	shf.r.wrap.b32 	%r1978, %r1841, %r1842, 1;
	mov.b64 	%rd2792, {%r1978, %r1977};
	shf.r.wrap.b32 	%r1979, %r1842, %r1841, 8;
	shf.r.wrap.b32 	%r1980, %r1841, %r1842, 8;
	mov.b64 	%rd2793, {%r1980, %r1979};
	shr.u64 	%rd2794, %rd2604, 7;
	xor.b64  	%rd2795, %rd2792, %rd2794;
	xor.b64  	%rd2796, %rd2795, %rd2793;
	add.s64 	%rd2797, %rd2708, %rd2207;
	add.s64 	%rd2798, %rd2797, %rd2791;
	add.s64 	%rd2799, %rd2798, %rd2796;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1981,%dummy}, %rd2580;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1982}, %rd2580;
	}
	shf.r.wrap.b32 	%r1983, %r1982, %r1981, 14;
	shf.r.wrap.b32 	%r1984, %r1981, %r1982, 14;
	mov.b64 	%rd2800, {%r1984, %r1983};
	shf.r.wrap.b32 	%r1985, %r1982, %r1981, 18;
	shf.r.wrap.b32 	%r1986, %r1981, %r1982, 18;
	mov.b64 	%rd2801, {%r1986, %r1985};
	xor.b64  	%rd2802, %rd2801, %rd2800;
	shf.l.wrap.b32 	%r1987, %r1981, %r1982, 23;
	shf.l.wrap.b32 	%r1988, %r1982, %r1981, 23;
	mov.b64 	%rd2803, {%r1988, %r1987};
	xor.b64  	%rd2804, %rd2802, %rd2803;
	xor.b64  	%rd2805, %rd2556, %rd2532;
	and.b64  	%rd2806, %rd2805, %rd2580;
	xor.b64  	%rd2807, %rd2806, %rd2532;
	add.s64 	%rd2808, %rd2807, %rd2508;
	add.s64 	%rd2809, %rd2808, %rd2604;
	ld.const.u64 	%rd8756, [k_sha512+512];
	add.s64 	%rd2810, %rd2809, %rd8756;
	add.s64 	%rd2811, %rd2810, %rd2804;
	add.s64 	%rd2812, %rd2811, %rd2519;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1989,%dummy}, %rd2591;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1990}, %rd2591;
	}
	shf.r.wrap.b32 	%r1991, %r1990, %r1989, 28;
	shf.r.wrap.b32 	%r1992, %r1989, %r1990, 28;
	mov.b64 	%rd2813, {%r1992, %r1991};
	shf.l.wrap.b32 	%r1993, %r1989, %r1990, 30;
	shf.l.wrap.b32 	%r1994, %r1990, %r1989, 30;
	mov.b64 	%rd2814, {%r1994, %r1993};
	xor.b64  	%rd2815, %rd2814, %rd2813;
	shf.l.wrap.b32 	%r1995, %r1989, %r1990, 25;
	shf.l.wrap.b32 	%r1996, %r1990, %r1989, 25;
	mov.b64 	%rd2816, {%r1996, %r1995};
	xor.b64  	%rd2817, %rd2815, %rd2816;
	xor.b64  	%rd2818, %rd2591, %rd2543;
	xor.b64  	%rd2819, %rd2591, %rd2567;
	and.b64  	%rd2820, %rd2819, %rd2818;
	xor.b64  	%rd2821, %rd2820, %rd2591;
	add.s64 	%rd2822, %rd2811, %rd2821;
	add.s64 	%rd2823, %rd2822, %rd2817;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1997,%dummy}, %rd2812;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1998}, %rd2812;
	}
	shf.r.wrap.b32 	%r1999, %r1998, %r1997, 14;
	shf.r.wrap.b32 	%r2000, %r1997, %r1998, 14;
	mov.b64 	%rd2824, {%r2000, %r1999};
	shf.r.wrap.b32 	%r2001, %r1998, %r1997, 18;
	shf.r.wrap.b32 	%r2002, %r1997, %r1998, 18;
	mov.b64 	%rd2825, {%r2002, %r2001};
	xor.b64  	%rd2826, %rd2825, %rd2824;
	shf.l.wrap.b32 	%r2003, %r1997, %r1998, 23;
	shf.l.wrap.b32 	%r2004, %r1998, %r1997, 23;
	mov.b64 	%rd2827, {%r2004, %r2003};
	xor.b64  	%rd2828, %rd2826, %rd2827;
	xor.b64  	%rd2829, %rd2580, %rd2556;
	and.b64  	%rd2830, %rd2812, %rd2829;
	xor.b64  	%rd2831, %rd2830, %rd2556;
	add.s64 	%rd2832, %rd2617, %rd2532;
	ld.const.u64 	%rd8755, [k_sha512+520];
	add.s64 	%rd2833, %rd2832, %rd8755;
	add.s64 	%rd2834, %rd2833, %rd2831;
	add.s64 	%rd2835, %rd2834, %rd2828;
	add.s64 	%rd2836, %rd2835, %rd2543;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2005,%dummy}, %rd2823;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2006}, %rd2823;
	}
	shf.r.wrap.b32 	%r2007, %r2006, %r2005, 28;
	shf.r.wrap.b32 	%r2008, %r2005, %r2006, 28;
	mov.b64 	%rd2837, {%r2008, %r2007};
	shf.l.wrap.b32 	%r2009, %r2005, %r2006, 30;
	shf.l.wrap.b32 	%r2010, %r2006, %r2005, 30;
	mov.b64 	%rd2838, {%r2010, %r2009};
	xor.b64  	%rd2839, %rd2838, %rd2837;
	shf.l.wrap.b32 	%r2011, %r2005, %r2006, 25;
	shf.l.wrap.b32 	%r2012, %r2006, %r2005, 25;
	mov.b64 	%rd2840, {%r2012, %r2011};
	xor.b64  	%rd2841, %rd2839, %rd2840;
	xor.b64  	%rd2842, %rd2823, %rd2567;
	xor.b64  	%rd2843, %rd2823, %rd2591;
	and.b64  	%rd2844, %rd2843, %rd2842;
	xor.b64  	%rd2845, %rd2844, %rd2823;
	add.s64 	%rd2846, %rd2835, %rd2845;
	add.s64 	%rd2847, %rd2846, %rd2841;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2013,%dummy}, %rd2836;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2014}, %rd2836;
	}
	shf.r.wrap.b32 	%r2015, %r2014, %r2013, 14;
	shf.r.wrap.b32 	%r2016, %r2013, %r2014, 14;
	mov.b64 	%rd2848, {%r2016, %r2015};
	shf.r.wrap.b32 	%r2017, %r2014, %r2013, 18;
	shf.r.wrap.b32 	%r2018, %r2013, %r2014, 18;
	mov.b64 	%rd2849, {%r2018, %r2017};
	xor.b64  	%rd2850, %rd2849, %rd2848;
	shf.l.wrap.b32 	%r2019, %r2013, %r2014, 23;
	shf.l.wrap.b32 	%r2020, %r2014, %r2013, 23;
	mov.b64 	%rd2851, {%r2020, %r2019};
	xor.b64  	%rd2852, %rd2850, %rd2851;
	xor.b64  	%rd2853, %rd2812, %rd2580;
	and.b64  	%rd2854, %rd2836, %rd2853;
	xor.b64  	%rd2855, %rd2854, %rd2580;
	add.s64 	%rd2856, %rd2630, %rd2556;
	ld.const.u64 	%rd8754, [k_sha512+528];
	add.s64 	%rd2857, %rd2856, %rd8754;
	add.s64 	%rd2858, %rd2857, %rd2855;
	add.s64 	%rd2859, %rd2858, %rd2852;
	add.s64 	%rd2860, %rd2859, %rd2567;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2021,%dummy}, %rd2847;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2022}, %rd2847;
	}
	shf.r.wrap.b32 	%r2023, %r2022, %r2021, 28;
	shf.r.wrap.b32 	%r2024, %r2021, %r2022, 28;
	mov.b64 	%rd2861, {%r2024, %r2023};
	shf.l.wrap.b32 	%r2025, %r2021, %r2022, 30;
	shf.l.wrap.b32 	%r2026, %r2022, %r2021, 30;
	mov.b64 	%rd2862, {%r2026, %r2025};
	xor.b64  	%rd2863, %rd2862, %rd2861;
	shf.l.wrap.b32 	%r2027, %r2021, %r2022, 25;
	shf.l.wrap.b32 	%r2028, %r2022, %r2021, 25;
	mov.b64 	%rd2864, {%r2028, %r2027};
	xor.b64  	%rd2865, %rd2863, %rd2864;
	xor.b64  	%rd2866, %rd2847, %rd2591;
	xor.b64  	%rd2867, %rd2847, %rd2823;
	and.b64  	%rd2868, %rd2867, %rd2866;
	xor.b64  	%rd2869, %rd2868, %rd2847;
	add.s64 	%rd2870, %rd2859, %rd2869;
	add.s64 	%rd2871, %rd2870, %rd2865;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2029,%dummy}, %rd2860;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2030}, %rd2860;
	}
	shf.r.wrap.b32 	%r2031, %r2030, %r2029, 14;
	shf.r.wrap.b32 	%r2032, %r2029, %r2030, 14;
	mov.b64 	%rd2872, {%r2032, %r2031};
	shf.r.wrap.b32 	%r2033, %r2030, %r2029, 18;
	shf.r.wrap.b32 	%r2034, %r2029, %r2030, 18;
	mov.b64 	%rd2873, {%r2034, %r2033};
	xor.b64  	%rd2874, %rd2873, %rd2872;
	shf.l.wrap.b32 	%r2035, %r2029, %r2030, 23;
	shf.l.wrap.b32 	%r2036, %r2030, %r2029, 23;
	mov.b64 	%rd2875, {%r2036, %r2035};
	xor.b64  	%rd2876, %rd2874, %rd2875;
	xor.b64  	%rd2877, %rd2836, %rd2812;
	and.b64  	%rd2878, %rd2860, %rd2877;
	xor.b64  	%rd2879, %rd2878, %rd2812;
	add.s64 	%rd2880, %rd2643, %rd2580;
	ld.const.u64 	%rd8753, [k_sha512+536];
	add.s64 	%rd2881, %rd2880, %rd8753;
	add.s64 	%rd2882, %rd2881, %rd2879;
	add.s64 	%rd2883, %rd2882, %rd2876;
	add.s64 	%rd2884, %rd2883, %rd2591;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2037,%dummy}, %rd2871;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2038}, %rd2871;
	}
	shf.r.wrap.b32 	%r2039, %r2038, %r2037, 28;
	shf.r.wrap.b32 	%r2040, %r2037, %r2038, 28;
	mov.b64 	%rd2885, {%r2040, %r2039};
	shf.l.wrap.b32 	%r2041, %r2037, %r2038, 30;
	shf.l.wrap.b32 	%r2042, %r2038, %r2037, 30;
	mov.b64 	%rd2886, {%r2042, %r2041};
	xor.b64  	%rd2887, %rd2886, %rd2885;
	shf.l.wrap.b32 	%r2043, %r2037, %r2038, 25;
	shf.l.wrap.b32 	%r2044, %r2038, %r2037, 25;
	mov.b64 	%rd2888, {%r2044, %r2043};
	xor.b64  	%rd2889, %rd2887, %rd2888;
	xor.b64  	%rd2890, %rd2871, %rd2823;
	xor.b64  	%rd2891, %rd2871, %rd2847;
	and.b64  	%rd2892, %rd2891, %rd2890;
	xor.b64  	%rd2893, %rd2892, %rd2871;
	add.s64 	%rd2894, %rd2883, %rd2893;
	add.s64 	%rd2895, %rd2894, %rd2889;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2045,%dummy}, %rd2884;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2046}, %rd2884;
	}
	shf.r.wrap.b32 	%r2047, %r2046, %r2045, 14;
	shf.r.wrap.b32 	%r2048, %r2045, %r2046, 14;
	mov.b64 	%rd2896, {%r2048, %r2047};
	shf.r.wrap.b32 	%r2049, %r2046, %r2045, 18;
	shf.r.wrap.b32 	%r2050, %r2045, %r2046, 18;
	mov.b64 	%rd2897, {%r2050, %r2049};
	xor.b64  	%rd2898, %rd2897, %rd2896;
	shf.l.wrap.b32 	%r2051, %r2045, %r2046, 23;
	shf.l.wrap.b32 	%r2052, %r2046, %r2045, 23;
	mov.b64 	%rd2899, {%r2052, %r2051};
	xor.b64  	%rd2900, %rd2898, %rd2899;
	xor.b64  	%rd2901, %rd2860, %rd2836;
	and.b64  	%rd2902, %rd2884, %rd2901;
	xor.b64  	%rd2903, %rd2902, %rd2836;
	add.s64 	%rd2904, %rd2812, %rd2656;
	ld.const.u64 	%rd8752, [k_sha512+544];
	add.s64 	%rd2905, %rd2904, %rd8752;
	add.s64 	%rd2906, %rd2905, %rd2903;
	add.s64 	%rd2907, %rd2906, %rd2900;
	add.s64 	%rd2908, %rd2907, %rd2823;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2053,%dummy}, %rd2895;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2054}, %rd2895;
	}
	shf.r.wrap.b32 	%r2055, %r2054, %r2053, 28;
	shf.r.wrap.b32 	%r2056, %r2053, %r2054, 28;
	mov.b64 	%rd2909, {%r2056, %r2055};
	shf.l.wrap.b32 	%r2057, %r2053, %r2054, 30;
	shf.l.wrap.b32 	%r2058, %r2054, %r2053, 30;
	mov.b64 	%rd2910, {%r2058, %r2057};
	xor.b64  	%rd2911, %rd2910, %rd2909;
	shf.l.wrap.b32 	%r2059, %r2053, %r2054, 25;
	shf.l.wrap.b32 	%r2060, %r2054, %r2053, 25;
	mov.b64 	%rd2912, {%r2060, %r2059};
	xor.b64  	%rd2913, %rd2911, %rd2912;
	xor.b64  	%rd2914, %rd2895, %rd2847;
	xor.b64  	%rd2915, %rd2895, %rd2871;
	and.b64  	%rd2916, %rd2915, %rd2914;
	xor.b64  	%rd2917, %rd2916, %rd2895;
	add.s64 	%rd2918, %rd2907, %rd2917;
	add.s64 	%rd2919, %rd2918, %rd2913;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2061,%dummy}, %rd2908;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2062}, %rd2908;
	}
	shf.r.wrap.b32 	%r2063, %r2062, %r2061, 14;
	shf.r.wrap.b32 	%r2064, %r2061, %r2062, 14;
	mov.b64 	%rd2920, {%r2064, %r2063};
	shf.r.wrap.b32 	%r2065, %r2062, %r2061, 18;
	shf.r.wrap.b32 	%r2066, %r2061, %r2062, 18;
	mov.b64 	%rd2921, {%r2066, %r2065};
	xor.b64  	%rd2922, %rd2921, %rd2920;
	shf.l.wrap.b32 	%r2067, %r2061, %r2062, 23;
	shf.l.wrap.b32 	%r2068, %r2062, %r2061, 23;
	mov.b64 	%rd2923, {%r2068, %r2067};
	xor.b64  	%rd2924, %rd2922, %rd2923;
	xor.b64  	%rd2925, %rd2884, %rd2860;
	and.b64  	%rd2926, %rd2908, %rd2925;
	xor.b64  	%rd2927, %rd2926, %rd2860;
	add.s64 	%rd2928, %rd2836, %rd2669;
	ld.const.u64 	%rd8751, [k_sha512+552];
	add.s64 	%rd2929, %rd2928, %rd8751;
	add.s64 	%rd2930, %rd2929, %rd2927;
	add.s64 	%rd2931, %rd2930, %rd2924;
	add.s64 	%rd2932, %rd2931, %rd2847;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2069,%dummy}, %rd2919;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2070}, %rd2919;
	}
	shf.r.wrap.b32 	%r2071, %r2070, %r2069, 28;
	shf.r.wrap.b32 	%r2072, %r2069, %r2070, 28;
	mov.b64 	%rd2933, {%r2072, %r2071};
	shf.l.wrap.b32 	%r2073, %r2069, %r2070, 30;
	shf.l.wrap.b32 	%r2074, %r2070, %r2069, 30;
	mov.b64 	%rd2934, {%r2074, %r2073};
	xor.b64  	%rd2935, %rd2934, %rd2933;
	shf.l.wrap.b32 	%r2075, %r2069, %r2070, 25;
	shf.l.wrap.b32 	%r2076, %r2070, %r2069, 25;
	mov.b64 	%rd2936, {%r2076, %r2075};
	xor.b64  	%rd2937, %rd2935, %rd2936;
	xor.b64  	%rd2938, %rd2919, %rd2871;
	xor.b64  	%rd2939, %rd2919, %rd2895;
	and.b64  	%rd2940, %rd2939, %rd2938;
	xor.b64  	%rd2941, %rd2940, %rd2919;
	add.s64 	%rd2942, %rd2931, %rd2941;
	add.s64 	%rd2943, %rd2942, %rd2937;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2077,%dummy}, %rd2932;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2078}, %rd2932;
	}
	shf.r.wrap.b32 	%r2079, %r2078, %r2077, 14;
	shf.r.wrap.b32 	%r2080, %r2077, %r2078, 14;
	mov.b64 	%rd2944, {%r2080, %r2079};
	shf.r.wrap.b32 	%r2081, %r2078, %r2077, 18;
	shf.r.wrap.b32 	%r2082, %r2077, %r2078, 18;
	mov.b64 	%rd2945, {%r2082, %r2081};
	xor.b64  	%rd2946, %rd2945, %rd2944;
	shf.l.wrap.b32 	%r2083, %r2077, %r2078, 23;
	shf.l.wrap.b32 	%r2084, %r2078, %r2077, 23;
	mov.b64 	%rd2947, {%r2084, %r2083};
	xor.b64  	%rd2948, %rd2946, %rd2947;
	xor.b64  	%rd2949, %rd2908, %rd2884;
	and.b64  	%rd2950, %rd2932, %rd2949;
	xor.b64  	%rd2951, %rd2950, %rd2884;
	add.s64 	%rd2952, %rd2860, %rd2682;
	ld.const.u64 	%rd8750, [k_sha512+560];
	add.s64 	%rd2953, %rd2952, %rd8750;
	add.s64 	%rd2954, %rd2953, %rd2951;
	add.s64 	%rd2955, %rd2954, %rd2948;
	add.s64 	%rd2956, %rd2955, %rd2871;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2085,%dummy}, %rd2943;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2086}, %rd2943;
	}
	shf.r.wrap.b32 	%r2087, %r2086, %r2085, 28;
	shf.r.wrap.b32 	%r2088, %r2085, %r2086, 28;
	mov.b64 	%rd2957, {%r2088, %r2087};
	shf.l.wrap.b32 	%r2089, %r2085, %r2086, 30;
	shf.l.wrap.b32 	%r2090, %r2086, %r2085, 30;
	mov.b64 	%rd2958, {%r2090, %r2089};
	xor.b64  	%rd2959, %rd2958, %rd2957;
	shf.l.wrap.b32 	%r2091, %r2085, %r2086, 25;
	shf.l.wrap.b32 	%r2092, %r2086, %r2085, 25;
	mov.b64 	%rd2960, {%r2092, %r2091};
	xor.b64  	%rd2961, %rd2959, %rd2960;
	xor.b64  	%rd2962, %rd2943, %rd2895;
	xor.b64  	%rd2963, %rd2943, %rd2919;
	and.b64  	%rd2964, %rd2963, %rd2962;
	xor.b64  	%rd2965, %rd2964, %rd2943;
	add.s64 	%rd2966, %rd2955, %rd2965;
	add.s64 	%rd2967, %rd2966, %rd2961;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2093,%dummy}, %rd2956;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2094}, %rd2956;
	}
	shf.r.wrap.b32 	%r2095, %r2094, %r2093, 14;
	shf.r.wrap.b32 	%r2096, %r2093, %r2094, 14;
	mov.b64 	%rd2968, {%r2096, %r2095};
	shf.r.wrap.b32 	%r2097, %r2094, %r2093, 18;
	shf.r.wrap.b32 	%r2098, %r2093, %r2094, 18;
	mov.b64 	%rd2969, {%r2098, %r2097};
	xor.b64  	%rd2970, %rd2969, %rd2968;
	shf.l.wrap.b32 	%r2099, %r2093, %r2094, 23;
	shf.l.wrap.b32 	%r2100, %r2094, %r2093, 23;
	mov.b64 	%rd2971, {%r2100, %r2099};
	xor.b64  	%rd2972, %rd2970, %rd2971;
	xor.b64  	%rd2973, %rd2932, %rd2908;
	and.b64  	%rd2974, %rd2956, %rd2973;
	xor.b64  	%rd2975, %rd2974, %rd2908;
	add.s64 	%rd2976, %rd2884, %rd2695;
	ld.const.u64 	%rd8749, [k_sha512+568];
	add.s64 	%rd2977, %rd2976, %rd8749;
	add.s64 	%rd2978, %rd2977, %rd2975;
	add.s64 	%rd2979, %rd2978, %rd2972;
	add.s64 	%rd2980, %rd2979, %rd2895;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2101,%dummy}, %rd2967;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2102}, %rd2967;
	}
	shf.r.wrap.b32 	%r2103, %r2102, %r2101, 28;
	shf.r.wrap.b32 	%r2104, %r2101, %r2102, 28;
	mov.b64 	%rd2981, {%r2104, %r2103};
	shf.l.wrap.b32 	%r2105, %r2101, %r2102, 30;
	shf.l.wrap.b32 	%r2106, %r2102, %r2101, 30;
	mov.b64 	%rd2982, {%r2106, %r2105};
	xor.b64  	%rd2983, %rd2982, %rd2981;
	shf.l.wrap.b32 	%r2107, %r2101, %r2102, 25;
	shf.l.wrap.b32 	%r2108, %r2102, %r2101, 25;
	mov.b64 	%rd2984, {%r2108, %r2107};
	xor.b64  	%rd2985, %rd2983, %rd2984;
	xor.b64  	%rd2986, %rd2967, %rd2919;
	xor.b64  	%rd2987, %rd2967, %rd2943;
	and.b64  	%rd2988, %rd2987, %rd2986;
	xor.b64  	%rd2989, %rd2988, %rd2967;
	add.s64 	%rd2990, %rd2979, %rd2989;
	add.s64 	%rd2991, %rd2990, %rd2985;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2109,%dummy}, %rd2980;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2110}, %rd2980;
	}
	shf.r.wrap.b32 	%r2111, %r2110, %r2109, 14;
	shf.r.wrap.b32 	%r2112, %r2109, %r2110, 14;
	mov.b64 	%rd2992, {%r2112, %r2111};
	shf.r.wrap.b32 	%r2113, %r2110, %r2109, 18;
	shf.r.wrap.b32 	%r2114, %r2109, %r2110, 18;
	mov.b64 	%rd2993, {%r2114, %r2113};
	xor.b64  	%rd2994, %rd2993, %rd2992;
	shf.l.wrap.b32 	%r2115, %r2109, %r2110, 23;
	shf.l.wrap.b32 	%r2116, %r2110, %r2109, 23;
	mov.b64 	%rd2995, {%r2116, %r2115};
	xor.b64  	%rd2996, %rd2994, %rd2995;
	xor.b64  	%rd2997, %rd2956, %rd2932;
	and.b64  	%rd2998, %rd2980, %rd2997;
	xor.b64  	%rd2999, %rd2998, %rd2932;
	add.s64 	%rd3000, %rd2908, %rd2708;
	ld.const.u64 	%rd8748, [k_sha512+576];
	add.s64 	%rd3001, %rd3000, %rd8748;
	add.s64 	%rd3002, %rd3001, %rd2999;
	add.s64 	%rd3003, %rd3002, %rd2996;
	add.s64 	%rd3004, %rd3003, %rd2919;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2117,%dummy}, %rd2991;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2118}, %rd2991;
	}
	shf.r.wrap.b32 	%r2119, %r2118, %r2117, 28;
	shf.r.wrap.b32 	%r2120, %r2117, %r2118, 28;
	mov.b64 	%rd3005, {%r2120, %r2119};
	shf.l.wrap.b32 	%r2121, %r2117, %r2118, 30;
	shf.l.wrap.b32 	%r2122, %r2118, %r2117, 30;
	mov.b64 	%rd3006, {%r2122, %r2121};
	xor.b64  	%rd3007, %rd3006, %rd3005;
	shf.l.wrap.b32 	%r2123, %r2117, %r2118, 25;
	shf.l.wrap.b32 	%r2124, %r2118, %r2117, 25;
	mov.b64 	%rd3008, {%r2124, %r2123};
	xor.b64  	%rd3009, %rd3007, %rd3008;
	xor.b64  	%rd3010, %rd2991, %rd2943;
	xor.b64  	%rd3011, %rd2991, %rd2967;
	and.b64  	%rd3012, %rd3011, %rd3010;
	xor.b64  	%rd3013, %rd3012, %rd2991;
	add.s64 	%rd3014, %rd3003, %rd3013;
	add.s64 	%rd3015, %rd3014, %rd3009;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2125,%dummy}, %rd3004;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2126}, %rd3004;
	}
	shf.r.wrap.b32 	%r2127, %r2126, %r2125, 14;
	shf.r.wrap.b32 	%r2128, %r2125, %r2126, 14;
	mov.b64 	%rd3016, {%r2128, %r2127};
	shf.r.wrap.b32 	%r2129, %r2126, %r2125, 18;
	shf.r.wrap.b32 	%r2130, %r2125, %r2126, 18;
	mov.b64 	%rd3017, {%r2130, %r2129};
	xor.b64  	%rd3018, %rd3017, %rd3016;
	shf.l.wrap.b32 	%r2131, %r2125, %r2126, 23;
	shf.l.wrap.b32 	%r2132, %r2126, %r2125, 23;
	mov.b64 	%rd3019, {%r2132, %r2131};
	xor.b64  	%rd3020, %rd3018, %rd3019;
	xor.b64  	%rd3021, %rd2980, %rd2956;
	and.b64  	%rd3022, %rd3004, %rd3021;
	xor.b64  	%rd3023, %rd3022, %rd2956;
	add.s64 	%rd3024, %rd2932, %rd2721;
	ld.const.u64 	%rd8747, [k_sha512+584];
	add.s64 	%rd3025, %rd3024, %rd8747;
	add.s64 	%rd3026, %rd3025, %rd3023;
	add.s64 	%rd3027, %rd3026, %rd3020;
	add.s64 	%rd3028, %rd3027, %rd2943;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2133,%dummy}, %rd3015;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2134}, %rd3015;
	}
	shf.r.wrap.b32 	%r2135, %r2134, %r2133, 28;
	shf.r.wrap.b32 	%r2136, %r2133, %r2134, 28;
	mov.b64 	%rd3029, {%r2136, %r2135};
	shf.l.wrap.b32 	%r2137, %r2133, %r2134, 30;
	shf.l.wrap.b32 	%r2138, %r2134, %r2133, 30;
	mov.b64 	%rd3030, {%r2138, %r2137};
	xor.b64  	%rd3031, %rd3030, %rd3029;
	shf.l.wrap.b32 	%r2139, %r2133, %r2134, 25;
	shf.l.wrap.b32 	%r2140, %r2134, %r2133, 25;
	mov.b64 	%rd3032, {%r2140, %r2139};
	xor.b64  	%rd3033, %rd3031, %rd3032;
	xor.b64  	%rd3034, %rd3015, %rd2967;
	xor.b64  	%rd3035, %rd3015, %rd2991;
	and.b64  	%rd3036, %rd3035, %rd3034;
	xor.b64  	%rd3037, %rd3036, %rd3015;
	add.s64 	%rd3038, %rd3027, %rd3037;
	add.s64 	%rd3039, %rd3038, %rd3033;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2141,%dummy}, %rd3028;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2142}, %rd3028;
	}
	shf.r.wrap.b32 	%r2143, %r2142, %r2141, 14;
	shf.r.wrap.b32 	%r2144, %r2141, %r2142, 14;
	mov.b64 	%rd3040, {%r2144, %r2143};
	shf.r.wrap.b32 	%r2145, %r2142, %r2141, 18;
	shf.r.wrap.b32 	%r2146, %r2141, %r2142, 18;
	mov.b64 	%rd3041, {%r2146, %r2145};
	xor.b64  	%rd3042, %rd3041, %rd3040;
	shf.l.wrap.b32 	%r2147, %r2141, %r2142, 23;
	shf.l.wrap.b32 	%r2148, %r2142, %r2141, 23;
	mov.b64 	%rd3043, {%r2148, %r2147};
	xor.b64  	%rd3044, %rd3042, %rd3043;
	xor.b64  	%rd3045, %rd3004, %rd2980;
	and.b64  	%rd3046, %rd3028, %rd3045;
	xor.b64  	%rd3047, %rd3046, %rd2980;
	add.s64 	%rd3048, %rd2956, %rd2734;
	ld.const.u64 	%rd8746, [k_sha512+592];
	add.s64 	%rd3049, %rd3048, %rd8746;
	add.s64 	%rd3050, %rd3049, %rd3047;
	add.s64 	%rd3051, %rd3050, %rd3044;
	add.s64 	%rd3052, %rd3051, %rd2967;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2149,%dummy}, %rd3039;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2150}, %rd3039;
	}
	shf.r.wrap.b32 	%r2151, %r2150, %r2149, 28;
	shf.r.wrap.b32 	%r2152, %r2149, %r2150, 28;
	mov.b64 	%rd3053, {%r2152, %r2151};
	shf.l.wrap.b32 	%r2153, %r2149, %r2150, 30;
	shf.l.wrap.b32 	%r2154, %r2150, %r2149, 30;
	mov.b64 	%rd3054, {%r2154, %r2153};
	xor.b64  	%rd3055, %rd3054, %rd3053;
	shf.l.wrap.b32 	%r2155, %r2149, %r2150, 25;
	shf.l.wrap.b32 	%r2156, %r2150, %r2149, 25;
	mov.b64 	%rd3056, {%r2156, %r2155};
	xor.b64  	%rd3057, %rd3055, %rd3056;
	xor.b64  	%rd3058, %rd3039, %rd2991;
	xor.b64  	%rd3059, %rd3039, %rd3015;
	and.b64  	%rd3060, %rd3059, %rd3058;
	xor.b64  	%rd3061, %rd3060, %rd3039;
	add.s64 	%rd3062, %rd3051, %rd3061;
	add.s64 	%rd3063, %rd3062, %rd3057;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2157,%dummy}, %rd3052;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2158}, %rd3052;
	}
	shf.r.wrap.b32 	%r2159, %r2158, %r2157, 14;
	shf.r.wrap.b32 	%r2160, %r2157, %r2158, 14;
	mov.b64 	%rd3064, {%r2160, %r2159};
	shf.r.wrap.b32 	%r2161, %r2158, %r2157, 18;
	shf.r.wrap.b32 	%r2162, %r2157, %r2158, 18;
	mov.b64 	%rd3065, {%r2162, %r2161};
	xor.b64  	%rd3066, %rd3065, %rd3064;
	shf.l.wrap.b32 	%r2163, %r2157, %r2158, 23;
	shf.l.wrap.b32 	%r2164, %r2158, %r2157, 23;
	mov.b64 	%rd3067, {%r2164, %r2163};
	xor.b64  	%rd3068, %rd3066, %rd3067;
	xor.b64  	%rd3069, %rd3028, %rd3004;
	and.b64  	%rd3070, %rd3052, %rd3069;
	xor.b64  	%rd3071, %rd3070, %rd3004;
	add.s64 	%rd3072, %rd2980, %rd2747;
	ld.const.u64 	%rd8745, [k_sha512+600];
	add.s64 	%rd3073, %rd3072, %rd8745;
	add.s64 	%rd3074, %rd3073, %rd3071;
	add.s64 	%rd3075, %rd3074, %rd3068;
	add.s64 	%rd3076, %rd3075, %rd2991;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2165,%dummy}, %rd3063;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2166}, %rd3063;
	}
	shf.r.wrap.b32 	%r2167, %r2166, %r2165, 28;
	shf.r.wrap.b32 	%r2168, %r2165, %r2166, 28;
	mov.b64 	%rd3077, {%r2168, %r2167};
	shf.l.wrap.b32 	%r2169, %r2165, %r2166, 30;
	shf.l.wrap.b32 	%r2170, %r2166, %r2165, 30;
	mov.b64 	%rd3078, {%r2170, %r2169};
	xor.b64  	%rd3079, %rd3078, %rd3077;
	shf.l.wrap.b32 	%r2171, %r2165, %r2166, 25;
	shf.l.wrap.b32 	%r2172, %r2166, %r2165, 25;
	mov.b64 	%rd3080, {%r2172, %r2171};
	xor.b64  	%rd3081, %rd3079, %rd3080;
	xor.b64  	%rd3082, %rd3063, %rd3015;
	xor.b64  	%rd3083, %rd3063, %rd3039;
	and.b64  	%rd3084, %rd3083, %rd3082;
	xor.b64  	%rd3085, %rd3084, %rd3063;
	add.s64 	%rd3086, %rd3075, %rd3085;
	add.s64 	%rd3087, %rd3086, %rd3081;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2173,%dummy}, %rd3076;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2174}, %rd3076;
	}
	shf.r.wrap.b32 	%r2175, %r2174, %r2173, 14;
	shf.r.wrap.b32 	%r2176, %r2173, %r2174, 14;
	mov.b64 	%rd3088, {%r2176, %r2175};
	shf.r.wrap.b32 	%r2177, %r2174, %r2173, 18;
	shf.r.wrap.b32 	%r2178, %r2173, %r2174, 18;
	mov.b64 	%rd3089, {%r2178, %r2177};
	xor.b64  	%rd3090, %rd3089, %rd3088;
	shf.l.wrap.b32 	%r2179, %r2173, %r2174, 23;
	shf.l.wrap.b32 	%r2180, %r2174, %r2173, 23;
	mov.b64 	%rd3091, {%r2180, %r2179};
	xor.b64  	%rd3092, %rd3090, %rd3091;
	xor.b64  	%rd3093, %rd3052, %rd3028;
	and.b64  	%rd3094, %rd3076, %rd3093;
	xor.b64  	%rd3095, %rd3094, %rd3028;
	add.s64 	%rd3096, %rd3004, %rd2760;
	ld.const.u64 	%rd8744, [k_sha512+608];
	add.s64 	%rd3097, %rd3096, %rd8744;
	add.s64 	%rd3098, %rd3097, %rd3095;
	add.s64 	%rd3099, %rd3098, %rd3092;
	add.s64 	%rd3100, %rd3099, %rd3015;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2181,%dummy}, %rd3087;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2182}, %rd3087;
	}
	shf.r.wrap.b32 	%r2183, %r2182, %r2181, 28;
	shf.r.wrap.b32 	%r2184, %r2181, %r2182, 28;
	mov.b64 	%rd3101, {%r2184, %r2183};
	shf.l.wrap.b32 	%r2185, %r2181, %r2182, 30;
	shf.l.wrap.b32 	%r2186, %r2182, %r2181, 30;
	mov.b64 	%rd3102, {%r2186, %r2185};
	xor.b64  	%rd3103, %rd3102, %rd3101;
	shf.l.wrap.b32 	%r2187, %r2181, %r2182, 25;
	shf.l.wrap.b32 	%r2188, %r2182, %r2181, 25;
	mov.b64 	%rd3104, {%r2188, %r2187};
	xor.b64  	%rd3105, %rd3103, %rd3104;
	xor.b64  	%rd3106, %rd3087, %rd3039;
	xor.b64  	%rd3107, %rd3087, %rd3063;
	and.b64  	%rd3108, %rd3107, %rd3106;
	xor.b64  	%rd3109, %rd3108, %rd3087;
	add.s64 	%rd3110, %rd3099, %rd3109;
	add.s64 	%rd3111, %rd3110, %rd3105;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2189,%dummy}, %rd3100;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2190}, %rd3100;
	}
	shf.r.wrap.b32 	%r2191, %r2190, %r2189, 14;
	shf.r.wrap.b32 	%r2192, %r2189, %r2190, 14;
	mov.b64 	%rd3112, {%r2192, %r2191};
	shf.r.wrap.b32 	%r2193, %r2190, %r2189, 18;
	shf.r.wrap.b32 	%r2194, %r2189, %r2190, 18;
	mov.b64 	%rd3113, {%r2194, %r2193};
	xor.b64  	%rd3114, %rd3113, %rd3112;
	shf.l.wrap.b32 	%r2195, %r2189, %r2190, 23;
	shf.l.wrap.b32 	%r2196, %r2190, %r2189, 23;
	mov.b64 	%rd3115, {%r2196, %r2195};
	xor.b64  	%rd3116, %rd3114, %rd3115;
	xor.b64  	%rd3117, %rd3076, %rd3052;
	and.b64  	%rd3118, %rd3100, %rd3117;
	xor.b64  	%rd3119, %rd3118, %rd3052;
	add.s64 	%rd3120, %rd3028, %rd2773;
	ld.const.u64 	%rd8743, [k_sha512+616];
	add.s64 	%rd3121, %rd3120, %rd8743;
	add.s64 	%rd3122, %rd3121, %rd3119;
	add.s64 	%rd3123, %rd3122, %rd3116;
	add.s64 	%rd3124, %rd3123, %rd3039;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2197,%dummy}, %rd3111;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2198}, %rd3111;
	}
	shf.r.wrap.b32 	%r2199, %r2198, %r2197, 28;
	shf.r.wrap.b32 	%r2200, %r2197, %r2198, 28;
	mov.b64 	%rd3125, {%r2200, %r2199};
	shf.l.wrap.b32 	%r2201, %r2197, %r2198, 30;
	shf.l.wrap.b32 	%r2202, %r2198, %r2197, 30;
	mov.b64 	%rd3126, {%r2202, %r2201};
	xor.b64  	%rd3127, %rd3126, %rd3125;
	shf.l.wrap.b32 	%r2203, %r2197, %r2198, 25;
	shf.l.wrap.b32 	%r2204, %r2198, %r2197, 25;
	mov.b64 	%rd3128, {%r2204, %r2203};
	xor.b64  	%rd3129, %rd3127, %rd3128;
	xor.b64  	%rd3130, %rd3111, %rd3063;
	xor.b64  	%rd3131, %rd3111, %rd3087;
	and.b64  	%rd3132, %rd3131, %rd3130;
	xor.b64  	%rd3133, %rd3132, %rd3111;
	add.s64 	%rd3134, %rd3123, %rd3133;
	add.s64 	%rd3135, %rd3134, %rd3129;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2205,%dummy}, %rd3124;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2206}, %rd3124;
	}
	shf.r.wrap.b32 	%r2207, %r2206, %r2205, 14;
	shf.r.wrap.b32 	%r2208, %r2205, %r2206, 14;
	mov.b64 	%rd3136, {%r2208, %r2207};
	shf.r.wrap.b32 	%r2209, %r2206, %r2205, 18;
	shf.r.wrap.b32 	%r2210, %r2205, %r2206, 18;
	mov.b64 	%rd3137, {%r2210, %r2209};
	xor.b64  	%rd3138, %rd3137, %rd3136;
	shf.l.wrap.b32 	%r2211, %r2205, %r2206, 23;
	shf.l.wrap.b32 	%r2212, %r2206, %r2205, 23;
	mov.b64 	%rd3139, {%r2212, %r2211};
	xor.b64  	%rd3140, %rd3138, %rd3139;
	xor.b64  	%rd3141, %rd3100, %rd3076;
	and.b64  	%rd3142, %rd3124, %rd3141;
	xor.b64  	%rd3143, %rd3142, %rd3076;
	add.s64 	%rd3144, %rd3052, %rd2786;
	ld.const.u64 	%rd8742, [k_sha512+624];
	add.s64 	%rd3145, %rd3144, %rd8742;
	add.s64 	%rd3146, %rd3145, %rd3143;
	add.s64 	%rd3147, %rd3146, %rd3140;
	add.s64 	%rd3148, %rd3147, %rd3063;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2213,%dummy}, %rd3135;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2214}, %rd3135;
	}
	shf.r.wrap.b32 	%r2215, %r2214, %r2213, 28;
	shf.r.wrap.b32 	%r2216, %r2213, %r2214, 28;
	mov.b64 	%rd3149, {%r2216, %r2215};
	shf.l.wrap.b32 	%r2217, %r2213, %r2214, 30;
	shf.l.wrap.b32 	%r2218, %r2214, %r2213, 30;
	mov.b64 	%rd3150, {%r2218, %r2217};
	xor.b64  	%rd3151, %rd3150, %rd3149;
	shf.l.wrap.b32 	%r2219, %r2213, %r2214, 25;
	shf.l.wrap.b32 	%r2220, %r2214, %r2213, 25;
	mov.b64 	%rd3152, {%r2220, %r2219};
	xor.b64  	%rd3153, %rd3151, %rd3152;
	xor.b64  	%rd3154, %rd3135, %rd3087;
	xor.b64  	%rd3155, %rd3135, %rd3111;
	and.b64  	%rd3156, %rd3155, %rd3154;
	xor.b64  	%rd3157, %rd3156, %rd3135;
	add.s64 	%rd3158, %rd3147, %rd3157;
	add.s64 	%rd3159, %rd3158, %rd3153;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2221,%dummy}, %rd3148;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2222}, %rd3148;
	}
	shf.r.wrap.b32 	%r2223, %r2222, %r2221, 14;
	shf.r.wrap.b32 	%r2224, %r2221, %r2222, 14;
	mov.b64 	%rd3160, {%r2224, %r2223};
	shf.r.wrap.b32 	%r2225, %r2222, %r2221, 18;
	shf.r.wrap.b32 	%r2226, %r2221, %r2222, 18;
	mov.b64 	%rd3161, {%r2226, %r2225};
	xor.b64  	%rd3162, %rd3161, %rd3160;
	shf.l.wrap.b32 	%r2227, %r2221, %r2222, 23;
	shf.l.wrap.b32 	%r2228, %r2222, %r2221, 23;
	mov.b64 	%rd3163, {%r2228, %r2227};
	xor.b64  	%rd3164, %rd3162, %rd3163;
	xor.b64  	%rd3165, %rd3124, %rd3100;
	and.b64  	%rd3166, %rd3148, %rd3165;
	xor.b64  	%rd3167, %rd3166, %rd3100;
	add.s64 	%rd3168, %rd3076, %rd2799;
	ld.const.u64 	%rd8741, [k_sha512+632];
	add.s64 	%rd3169, %rd3168, %rd8741;
	add.s64 	%rd3170, %rd3169, %rd3167;
	add.s64 	%rd3171, %rd3170, %rd3164;
	add.s64 	%rd3172, %rd3171, %rd3087;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2229,%dummy}, %rd3159;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2230}, %rd3159;
	}
	shf.r.wrap.b32 	%r2231, %r2230, %r2229, 28;
	shf.r.wrap.b32 	%r2232, %r2229, %r2230, 28;
	mov.b64 	%rd3173, {%r2232, %r2231};
	shf.l.wrap.b32 	%r2233, %r2229, %r2230, 30;
	shf.l.wrap.b32 	%r2234, %r2230, %r2229, 30;
	mov.b64 	%rd3174, {%r2234, %r2233};
	xor.b64  	%rd3175, %rd3174, %rd3173;
	shf.l.wrap.b32 	%r2235, %r2229, %r2230, 25;
	shf.l.wrap.b32 	%r2236, %r2230, %r2229, 25;
	mov.b64 	%rd3176, {%r2236, %r2235};
	xor.b64  	%rd3177, %rd3175, %rd3176;
	xor.b64  	%rd3178, %rd3159, %rd3111;
	xor.b64  	%rd3179, %rd3159, %rd3135;
	and.b64  	%rd3180, %rd3179, %rd3178;
	xor.b64  	%rd3181, %rd3180, %rd3159;
	add.s64 	%rd3182, %rd3171, %rd3181;
	add.s64 	%rd3183, %rd3182, %rd3177;
	add.s64 	%rd8812, %rd8812, %rd3183;
	st.local.u64 	[%rd1], %rd8812;
	add.s64 	%rd8811, %rd8811, %rd3159;
	st.local.u64 	[%rd1+8], %rd8811;
	add.s64 	%rd8810, %rd8810, %rd3135;
	st.local.u64 	[%rd1+16], %rd8810;
	add.s64 	%rd8809, %rd8809, %rd3111;
	st.local.u64 	[%rd1+24], %rd8809;
	add.s64 	%rd8808, %rd8808, %rd3172;
	st.local.u64 	[%rd1+32], %rd8808;
	add.s64 	%rd8807, %rd8807, %rd3148;
	st.local.u64 	[%rd1+40], %rd8807;
	add.s64 	%rd8806, %rd8806, %rd3124;
	st.local.u64 	[%rd1+48], %rd8806;
	add.s64 	%rd8805, %rd8805, %rd3100;
	st.local.u64 	[%rd1+56], %rd8805;
	mov.u32 	%r6267, 0;
	st.local.v2.u32 	[%rd1+64], {%r6267, %r6267};
	st.local.v2.u32 	[%rd1+72], {%r6267, %r6267};
	st.local.v2.u32 	[%rd1+80], {%r6267, %r6267};
	st.local.v2.u32 	[%rd1+88], {%r6267, %r6267};
	st.local.v2.u32 	[%rd1+96], {%r6267, %r6267};
	st.local.v2.u32 	[%rd1+104], {%r6267, %r6267};
	st.local.v2.u32 	[%rd1+112], {%r6267, %r6267};
	st.local.v2.u32 	[%rd1+120], {%r6267, %r6267};
	st.local.v2.u32 	[%rd1+128], {%r6267, %r6267};
	st.local.v2.u32 	[%rd1+136], {%r6267, %r6267};
	st.local.v2.u32 	[%rd1+144], {%r6267, %r6267};
	st.local.v2.u32 	[%rd1+152], {%r6267, %r6267};
	st.local.v2.u32 	[%rd1+160], {%r6267, %r6267};
	st.local.v2.u32 	[%rd1+168], {%r6267, %r6267};
	st.local.v2.u32 	[%rd1+176], {%r6267, %r6267};
	st.local.u32 	[%rd1+184], %r6267;
	st.local.u32 	[%rd3+4], %r6267;
	mov.u32 	%r6268, %r6267;
	mov.u32 	%r6269, %r6267;
	mov.u32 	%r6270, %r6267;
	mov.u32 	%r6271, %r6267;
	mov.u32 	%r6272, %r6267;
	mov.u32 	%r6273, %r6267;
	mov.u32 	%r6274, %r6267;
	mov.u32 	%r6275, %r6267;
	mov.u32 	%r6276, %r6267;
	mov.u32 	%r6277, %r6267;
	mov.u32 	%r6278, %r6267;
	mov.u32 	%r6279, %r6267;
	mov.u32 	%r6280, %r6267;
	mov.u32 	%r6281, %r6267;
	mov.u32 	%r6282, %r6267;
	mov.u32 	%r6283, %r6267;
	mov.u32 	%r6284, %r6267;
	mov.u32 	%r6285, %r6267;
	mov.u32 	%r6286, %r6267;
	mov.u32 	%r6287, %r6267;
	mov.u32 	%r6288, %r6267;
	mov.u32 	%r6289, %r6267;
	mov.u32 	%r6290, %r6267;
	mov.u32 	%r6291, %r6267;
	mov.u32 	%r6292, %r6267;
	mov.u32 	%r6293, %r6267;
	mov.u32 	%r6294, %r6267;
	mov.u32 	%r6295, %r6267;
	mov.u32 	%r6296, %r6267;
	bra.uni 	BB5_6;

BB5_4:
	ld.const.u64 	%rd8804, [k_sha512+128];
	ld.const.u64 	%rd8803, [k_sha512+136];
	ld.const.u64 	%rd8802, [k_sha512+144];
	ld.const.u64 	%rd8801, [k_sha512+152];
	ld.const.u64 	%rd8800, [k_sha512+160];
	ld.const.u64 	%rd8799, [k_sha512+168];
	ld.const.u64 	%rd8798, [k_sha512+176];
	ld.const.u64 	%rd8797, [k_sha512+184];
	ld.const.u64 	%rd8796, [k_sha512+192];
	ld.const.u64 	%rd8795, [k_sha512+200];
	ld.const.u64 	%rd8794, [k_sha512+208];
	ld.const.u64 	%rd8793, [k_sha512+216];
	ld.const.u64 	%rd8792, [k_sha512+224];
	ld.const.u64 	%rd8791, [k_sha512+232];
	ld.const.u64 	%rd8790, [k_sha512+240];
	ld.const.u64 	%rd8789, [k_sha512+248];
	ld.const.u64 	%rd8788, [k_sha512+256];
	ld.const.u64 	%rd8787, [k_sha512+264];
	ld.const.u64 	%rd8786, [k_sha512+272];
	ld.const.u64 	%rd8785, [k_sha512+280];
	ld.const.u64 	%rd8784, [k_sha512+288];
	ld.const.u64 	%rd8783, [k_sha512+296];
	ld.const.u64 	%rd8782, [k_sha512+304];
	ld.const.u64 	%rd8781, [k_sha512+312];
	ld.const.u64 	%rd8780, [k_sha512+320];
	ld.const.u64 	%rd8779, [k_sha512+328];
	ld.const.u64 	%rd8778, [k_sha512+336];
	ld.const.u64 	%rd8777, [k_sha512+344];
	ld.const.u64 	%rd8776, [k_sha512+352];
	ld.const.u64 	%rd8775, [k_sha512+360];
	ld.const.u64 	%rd8774, [k_sha512+368];
	ld.const.u64 	%rd8773, [k_sha512+376];
	ld.const.u64 	%rd8772, [k_sha512+384];
	ld.const.u64 	%rd8771, [k_sha512+392];
	ld.const.u64 	%rd8770, [k_sha512+400];
	ld.const.u64 	%rd8769, [k_sha512+408];
	ld.const.u64 	%rd8768, [k_sha512+416];
	ld.const.u64 	%rd8767, [k_sha512+424];
	ld.const.u64 	%rd8766, [k_sha512+432];
	ld.const.u64 	%rd8765, [k_sha512+440];
	ld.const.u64 	%rd8764, [k_sha512+448];
	ld.const.u64 	%rd8763, [k_sha512+456];
	ld.const.u64 	%rd8762, [k_sha512+464];
	ld.const.u64 	%rd8761, [k_sha512+472];
	ld.const.u64 	%rd8760, [k_sha512+480];
	ld.const.u64 	%rd8759, [k_sha512+488];
	ld.const.u64 	%rd8758, [k_sha512+496];
	ld.const.u64 	%rd8757, [k_sha512+504];
	ld.const.u64 	%rd8756, [k_sha512+512];
	ld.const.u64 	%rd8755, [k_sha512+520];
	ld.const.u64 	%rd8754, [k_sha512+528];
	ld.const.u64 	%rd8753, [k_sha512+536];
	ld.const.u64 	%rd8752, [k_sha512+544];
	ld.const.u64 	%rd8751, [k_sha512+552];
	ld.const.u64 	%rd8750, [k_sha512+560];
	ld.const.u64 	%rd8749, [k_sha512+568];
	ld.const.u64 	%rd8748, [k_sha512+576];
	ld.const.u64 	%rd8747, [k_sha512+584];
	ld.const.u64 	%rd8746, [k_sha512+592];
	ld.const.u64 	%rd8745, [k_sha512+600];
	ld.const.u64 	%rd8744, [k_sha512+608];
	ld.const.u64 	%rd8743, [k_sha512+616];
	ld.const.u64 	%rd8742, [k_sha512+624];
	ld.const.u64 	%rd8741, [k_sha512+632];

BB5_6:
	ld.param.u64 	%rd8732, [m09600_init_param_4];
	mov.u32 	%r2237, 0;
	st.local.u32 	[%rd1+184], %r2237;
	shl.b32 	%r2238, %r37, 3;
	st.local.u32 	[%rd3+4], %r2238;
	mov.b64	%rd3184, {%r6295, %r6296};
	mov.b64	%rd3185, {%r6293, %r6294};
	mov.b64	%rd3186, {%r6291, %r6292};
	mov.b64	%rd3187, {%r6289, %r6290};
	mov.b64	%rd3188, {%r6287, %r6288};
	mov.b64	%rd3189, {%r6285, %r6286};
	mov.b64	%rd3190, {%r6283, %r6284};
	mov.b64	%rd3191, {%r6281, %r6282};
	mov.b64	%rd3192, {%r6279, %r6280};
	mov.b64	%rd3193, {%r6277, %r6278};
	mov.b64	%rd3194, {%r6275, %r6276};
	mov.b64	%rd3195, {%r6273, %r6274};
	mov.b64	%rd3196, {%r6271, %r6272};
	mov.b64	%rd3197, {%r6269, %r6270};
	mov.b64	%rd3198, {%r6267, %r6268};
	mov.b64	%rd3199, {%r2238, %r2237};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2239,%dummy}, %rd8808;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2240}, %rd8808;
	}
	shf.r.wrap.b32 	%r2241, %r2240, %r2239, 18;
	shf.r.wrap.b32 	%r2242, %r2239, %r2240, 18;
	mov.b64 	%rd3200, {%r2242, %r2241};
	shf.r.wrap.b32 	%r2243, %r2240, %r2239, 14;
	shf.r.wrap.b32 	%r2244, %r2239, %r2240, 14;
	mov.b64 	%rd3201, {%r2244, %r2243};
	xor.b64  	%rd3202, %rd3200, %rd3201;
	shf.l.wrap.b32 	%r2245, %r2239, %r2240, 23;
	shf.l.wrap.b32 	%r2246, %r2240, %r2239, 23;
	mov.b64 	%rd3203, {%r2246, %r2245};
	xor.b64  	%rd3204, %rd3202, %rd3203;
	xor.b64  	%rd3205, %rd8806, %rd8807;
	and.b64  	%rd3206, %rd3205, %rd8808;
	xor.b64  	%rd3207, %rd3206, %rd8806;
	add.s64 	%rd3208, %rd3207, %rd8805;
	add.s64 	%rd3209, %rd3208, %rd3184;
	add.s64 	%rd3210, %rd3209, %rd4;
	add.s64 	%rd3211, %rd3210, %rd3204;
	add.s64 	%rd3212, %rd3211, %rd8809;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2247}, %rd8812;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2248,%dummy}, %rd8812;
	}
	shf.l.wrap.b32 	%r2249, %r2248, %r2247, 30;
	shf.l.wrap.b32 	%r2250, %r2247, %r2248, 30;
	mov.b64 	%rd3213, {%r2250, %r2249};
	shf.r.wrap.b32 	%r2251, %r2247, %r2248, 28;
	shf.r.wrap.b32 	%r2252, %r2248, %r2247, 28;
	mov.b64 	%rd3214, {%r2252, %r2251};
	xor.b64  	%rd3215, %rd3213, %rd3214;
	shf.l.wrap.b32 	%r2253, %r2248, %r2247, 25;
	shf.l.wrap.b32 	%r2254, %r2247, %r2248, 25;
	mov.b64 	%rd3216, {%r2254, %r2253};
	xor.b64  	%rd3217, %rd3215, %rd3216;
	xor.b64  	%rd3218, %rd8811, %rd8812;
	xor.b64  	%rd3219, %rd8810, %rd8812;
	and.b64  	%rd3220, %rd3219, %rd3218;
	xor.b64  	%rd3221, %rd3220, %rd8812;
	add.s64 	%rd3222, %rd3211, %rd3221;
	add.s64 	%rd3223, %rd3222, %rd3217;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2255,%dummy}, %rd3212;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2256}, %rd3212;
	}
	shf.r.wrap.b32 	%r2257, %r2256, %r2255, 14;
	shf.r.wrap.b32 	%r2258, %r2255, %r2256, 14;
	mov.b64 	%rd3224, {%r2258, %r2257};
	shf.r.wrap.b32 	%r2259, %r2256, %r2255, 18;
	shf.r.wrap.b32 	%r2260, %r2255, %r2256, 18;
	mov.b64 	%rd3225, {%r2260, %r2259};
	xor.b64  	%rd3226, %rd3225, %rd3224;
	shf.l.wrap.b32 	%r2261, %r2255, %r2256, 23;
	shf.l.wrap.b32 	%r2262, %r2256, %r2255, 23;
	mov.b64 	%rd3227, {%r2262, %r2261};
	xor.b64  	%rd3228, %rd3226, %rd3227;
	xor.b64  	%rd3229, %rd8807, %rd8808;
	and.b64  	%rd3230, %rd3212, %rd3229;
	xor.b64  	%rd3231, %rd3230, %rd8807;
	add.s64 	%rd3232, %rd3185, %rd8806;
	add.s64 	%rd3233, %rd3232, %rd5;
	add.s64 	%rd3234, %rd3233, %rd3231;
	add.s64 	%rd3235, %rd3234, %rd3228;
	add.s64 	%rd3236, %rd3235, %rd8810;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2263,%dummy}, %rd3223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2264}, %rd3223;
	}
	shf.r.wrap.b32 	%r2265, %r2264, %r2263, 28;
	shf.r.wrap.b32 	%r2266, %r2263, %r2264, 28;
	mov.b64 	%rd3237, {%r2266, %r2265};
	shf.l.wrap.b32 	%r2267, %r2263, %r2264, 30;
	shf.l.wrap.b32 	%r2268, %r2264, %r2263, 30;
	mov.b64 	%rd3238, {%r2268, %r2267};
	xor.b64  	%rd3239, %rd3238, %rd3237;
	shf.l.wrap.b32 	%r2269, %r2263, %r2264, 25;
	shf.l.wrap.b32 	%r2270, %r2264, %r2263, 25;
	mov.b64 	%rd3240, {%r2270, %r2269};
	xor.b64  	%rd3241, %rd3239, %rd3240;
	xor.b64  	%rd3242, %rd3223, %rd8811;
	xor.b64  	%rd3243, %rd3223, %rd8812;
	and.b64  	%rd3244, %rd3243, %rd3242;
	xor.b64  	%rd3245, %rd3244, %rd3223;
	add.s64 	%rd3246, %rd3235, %rd3245;
	add.s64 	%rd3247, %rd3246, %rd3241;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2271,%dummy}, %rd3236;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2272}, %rd3236;
	}
	shf.r.wrap.b32 	%r2273, %r2272, %r2271, 14;
	shf.r.wrap.b32 	%r2274, %r2271, %r2272, 14;
	mov.b64 	%rd3248, {%r2274, %r2273};
	shf.r.wrap.b32 	%r2275, %r2272, %r2271, 18;
	shf.r.wrap.b32 	%r2276, %r2271, %r2272, 18;
	mov.b64 	%rd3249, {%r2276, %r2275};
	xor.b64  	%rd3250, %rd3249, %rd3248;
	shf.l.wrap.b32 	%r2277, %r2271, %r2272, 23;
	shf.l.wrap.b32 	%r2278, %r2272, %r2271, 23;
	mov.b64 	%rd3251, {%r2278, %r2277};
	xor.b64  	%rd3252, %rd3250, %rd3251;
	xor.b64  	%rd3253, %rd3212, %rd8808;
	and.b64  	%rd3254, %rd3236, %rd3253;
	xor.b64  	%rd3255, %rd3254, %rd8808;
	add.s64 	%rd3256, %rd3186, %rd8807;
	add.s64 	%rd3257, %rd3256, %rd6;
	add.s64 	%rd3258, %rd3257, %rd3255;
	add.s64 	%rd3259, %rd3258, %rd3252;
	add.s64 	%rd3260, %rd3259, %rd8811;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2279,%dummy}, %rd3247;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2280}, %rd3247;
	}
	shf.r.wrap.b32 	%r2281, %r2280, %r2279, 28;
	shf.r.wrap.b32 	%r2282, %r2279, %r2280, 28;
	mov.b64 	%rd3261, {%r2282, %r2281};
	shf.l.wrap.b32 	%r2283, %r2279, %r2280, 30;
	shf.l.wrap.b32 	%r2284, %r2280, %r2279, 30;
	mov.b64 	%rd3262, {%r2284, %r2283};
	xor.b64  	%rd3263, %rd3262, %rd3261;
	shf.l.wrap.b32 	%r2285, %r2279, %r2280, 25;
	shf.l.wrap.b32 	%r2286, %r2280, %r2279, 25;
	mov.b64 	%rd3264, {%r2286, %r2285};
	xor.b64  	%rd3265, %rd3263, %rd3264;
	xor.b64  	%rd3266, %rd3247, %rd8812;
	xor.b64  	%rd3267, %rd3247, %rd3223;
	and.b64  	%rd3268, %rd3267, %rd3266;
	xor.b64  	%rd3269, %rd3268, %rd3247;
	add.s64 	%rd3270, %rd3259, %rd3269;
	add.s64 	%rd3271, %rd3270, %rd3265;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2287,%dummy}, %rd3260;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2288}, %rd3260;
	}
	shf.r.wrap.b32 	%r2289, %r2288, %r2287, 14;
	shf.r.wrap.b32 	%r2290, %r2287, %r2288, 14;
	mov.b64 	%rd3272, {%r2290, %r2289};
	shf.r.wrap.b32 	%r2291, %r2288, %r2287, 18;
	shf.r.wrap.b32 	%r2292, %r2287, %r2288, 18;
	mov.b64 	%rd3273, {%r2292, %r2291};
	xor.b64  	%rd3274, %rd3273, %rd3272;
	shf.l.wrap.b32 	%r2293, %r2287, %r2288, 23;
	shf.l.wrap.b32 	%r2294, %r2288, %r2287, 23;
	mov.b64 	%rd3275, {%r2294, %r2293};
	xor.b64  	%rd3276, %rd3274, %rd3275;
	xor.b64  	%rd3277, %rd3236, %rd3212;
	and.b64  	%rd3278, %rd3260, %rd3277;
	xor.b64  	%rd3279, %rd3278, %rd3212;
	add.s64 	%rd3280, %rd3187, %rd8808;
	add.s64 	%rd3281, %rd3280, %rd7;
	add.s64 	%rd3282, %rd3281, %rd3279;
	add.s64 	%rd3283, %rd3282, %rd3276;
	add.s64 	%rd3284, %rd3283, %rd8812;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2295,%dummy}, %rd3271;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2296}, %rd3271;
	}
	shf.r.wrap.b32 	%r2297, %r2296, %r2295, 28;
	shf.r.wrap.b32 	%r2298, %r2295, %r2296, 28;
	mov.b64 	%rd3285, {%r2298, %r2297};
	shf.l.wrap.b32 	%r2299, %r2295, %r2296, 30;
	shf.l.wrap.b32 	%r2300, %r2296, %r2295, 30;
	mov.b64 	%rd3286, {%r2300, %r2299};
	xor.b64  	%rd3287, %rd3286, %rd3285;
	shf.l.wrap.b32 	%r2301, %r2295, %r2296, 25;
	shf.l.wrap.b32 	%r2302, %r2296, %r2295, 25;
	mov.b64 	%rd3288, {%r2302, %r2301};
	xor.b64  	%rd3289, %rd3287, %rd3288;
	xor.b64  	%rd3290, %rd3271, %rd3223;
	xor.b64  	%rd3291, %rd3271, %rd3247;
	and.b64  	%rd3292, %rd3291, %rd3290;
	xor.b64  	%rd3293, %rd3292, %rd3271;
	add.s64 	%rd3294, %rd3283, %rd3293;
	add.s64 	%rd3295, %rd3294, %rd3289;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2303,%dummy}, %rd3284;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2304}, %rd3284;
	}
	shf.r.wrap.b32 	%r2305, %r2304, %r2303, 14;
	shf.r.wrap.b32 	%r2306, %r2303, %r2304, 14;
	mov.b64 	%rd3296, {%r2306, %r2305};
	shf.r.wrap.b32 	%r2307, %r2304, %r2303, 18;
	shf.r.wrap.b32 	%r2308, %r2303, %r2304, 18;
	mov.b64 	%rd3297, {%r2308, %r2307};
	xor.b64  	%rd3298, %rd3297, %rd3296;
	shf.l.wrap.b32 	%r2309, %r2303, %r2304, 23;
	shf.l.wrap.b32 	%r2310, %r2304, %r2303, 23;
	mov.b64 	%rd3299, {%r2310, %r2309};
	xor.b64  	%rd3300, %rd3298, %rd3299;
	xor.b64  	%rd3301, %rd3260, %rd3236;
	and.b64  	%rd3302, %rd3284, %rd3301;
	xor.b64  	%rd3303, %rd3302, %rd3236;
	add.s64 	%rd3304, %rd3212, %rd3188;
	add.s64 	%rd3305, %rd3304, %rd8;
	add.s64 	%rd3306, %rd3305, %rd3303;
	add.s64 	%rd3307, %rd3306, %rd3300;
	add.s64 	%rd3308, %rd3307, %rd3223;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2311,%dummy}, %rd3295;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2312}, %rd3295;
	}
	shf.r.wrap.b32 	%r2313, %r2312, %r2311, 28;
	shf.r.wrap.b32 	%r2314, %r2311, %r2312, 28;
	mov.b64 	%rd3309, {%r2314, %r2313};
	shf.l.wrap.b32 	%r2315, %r2311, %r2312, 30;
	shf.l.wrap.b32 	%r2316, %r2312, %r2311, 30;
	mov.b64 	%rd3310, {%r2316, %r2315};
	xor.b64  	%rd3311, %rd3310, %rd3309;
	shf.l.wrap.b32 	%r2317, %r2311, %r2312, 25;
	shf.l.wrap.b32 	%r2318, %r2312, %r2311, 25;
	mov.b64 	%rd3312, {%r2318, %r2317};
	xor.b64  	%rd3313, %rd3311, %rd3312;
	xor.b64  	%rd3314, %rd3295, %rd3247;
	xor.b64  	%rd3315, %rd3295, %rd3271;
	and.b64  	%rd3316, %rd3315, %rd3314;
	xor.b64  	%rd3317, %rd3316, %rd3295;
	add.s64 	%rd3318, %rd3307, %rd3317;
	add.s64 	%rd3319, %rd3318, %rd3313;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2319,%dummy}, %rd3308;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2320}, %rd3308;
	}
	shf.r.wrap.b32 	%r2321, %r2320, %r2319, 14;
	shf.r.wrap.b32 	%r2322, %r2319, %r2320, 14;
	mov.b64 	%rd3320, {%r2322, %r2321};
	shf.r.wrap.b32 	%r2323, %r2320, %r2319, 18;
	shf.r.wrap.b32 	%r2324, %r2319, %r2320, 18;
	mov.b64 	%rd3321, {%r2324, %r2323};
	xor.b64  	%rd3322, %rd3321, %rd3320;
	shf.l.wrap.b32 	%r2325, %r2319, %r2320, 23;
	shf.l.wrap.b32 	%r2326, %r2320, %r2319, 23;
	mov.b64 	%rd3323, {%r2326, %r2325};
	xor.b64  	%rd3324, %rd3322, %rd3323;
	xor.b64  	%rd3325, %rd3284, %rd3260;
	and.b64  	%rd3326, %rd3308, %rd3325;
	xor.b64  	%rd3327, %rd3326, %rd3260;
	add.s64 	%rd3328, %rd3236, %rd3189;
	add.s64 	%rd3329, %rd3328, %rd9;
	add.s64 	%rd3330, %rd3329, %rd3327;
	add.s64 	%rd3331, %rd3330, %rd3324;
	add.s64 	%rd3332, %rd3331, %rd3247;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2327,%dummy}, %rd3319;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2328}, %rd3319;
	}
	shf.r.wrap.b32 	%r2329, %r2328, %r2327, 28;
	shf.r.wrap.b32 	%r2330, %r2327, %r2328, 28;
	mov.b64 	%rd3333, {%r2330, %r2329};
	shf.l.wrap.b32 	%r2331, %r2327, %r2328, 30;
	shf.l.wrap.b32 	%r2332, %r2328, %r2327, 30;
	mov.b64 	%rd3334, {%r2332, %r2331};
	xor.b64  	%rd3335, %rd3334, %rd3333;
	shf.l.wrap.b32 	%r2333, %r2327, %r2328, 25;
	shf.l.wrap.b32 	%r2334, %r2328, %r2327, 25;
	mov.b64 	%rd3336, {%r2334, %r2333};
	xor.b64  	%rd3337, %rd3335, %rd3336;
	xor.b64  	%rd3338, %rd3319, %rd3271;
	xor.b64  	%rd3339, %rd3319, %rd3295;
	and.b64  	%rd3340, %rd3339, %rd3338;
	xor.b64  	%rd3341, %rd3340, %rd3319;
	add.s64 	%rd3342, %rd3331, %rd3341;
	add.s64 	%rd3343, %rd3342, %rd3337;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2335,%dummy}, %rd3332;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2336}, %rd3332;
	}
	shf.r.wrap.b32 	%r2337, %r2336, %r2335, 14;
	shf.r.wrap.b32 	%r2338, %r2335, %r2336, 14;
	mov.b64 	%rd3344, {%r2338, %r2337};
	shf.r.wrap.b32 	%r2339, %r2336, %r2335, 18;
	shf.r.wrap.b32 	%r2340, %r2335, %r2336, 18;
	mov.b64 	%rd3345, {%r2340, %r2339};
	xor.b64  	%rd3346, %rd3345, %rd3344;
	shf.l.wrap.b32 	%r2341, %r2335, %r2336, 23;
	shf.l.wrap.b32 	%r2342, %r2336, %r2335, 23;
	mov.b64 	%rd3347, {%r2342, %r2341};
	xor.b64  	%rd3348, %rd3346, %rd3347;
	xor.b64  	%rd3349, %rd3308, %rd3284;
	and.b64  	%rd3350, %rd3332, %rd3349;
	xor.b64  	%rd3351, %rd3350, %rd3284;
	add.s64 	%rd3352, %rd3260, %rd3190;
	add.s64 	%rd3353, %rd3352, %rd10;
	add.s64 	%rd3354, %rd3353, %rd3351;
	add.s64 	%rd3355, %rd3354, %rd3348;
	add.s64 	%rd3356, %rd3355, %rd3271;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2343,%dummy}, %rd3343;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2344}, %rd3343;
	}
	shf.r.wrap.b32 	%r2345, %r2344, %r2343, 28;
	shf.r.wrap.b32 	%r2346, %r2343, %r2344, 28;
	mov.b64 	%rd3357, {%r2346, %r2345};
	shf.l.wrap.b32 	%r2347, %r2343, %r2344, 30;
	shf.l.wrap.b32 	%r2348, %r2344, %r2343, 30;
	mov.b64 	%rd3358, {%r2348, %r2347};
	xor.b64  	%rd3359, %rd3358, %rd3357;
	shf.l.wrap.b32 	%r2349, %r2343, %r2344, 25;
	shf.l.wrap.b32 	%r2350, %r2344, %r2343, 25;
	mov.b64 	%rd3360, {%r2350, %r2349};
	xor.b64  	%rd3361, %rd3359, %rd3360;
	xor.b64  	%rd3362, %rd3343, %rd3295;
	xor.b64  	%rd3363, %rd3343, %rd3319;
	and.b64  	%rd3364, %rd3363, %rd3362;
	xor.b64  	%rd3365, %rd3364, %rd3343;
	add.s64 	%rd3366, %rd3355, %rd3365;
	add.s64 	%rd3367, %rd3366, %rd3361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2351,%dummy}, %rd3356;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2352}, %rd3356;
	}
	shf.r.wrap.b32 	%r2353, %r2352, %r2351, 14;
	shf.r.wrap.b32 	%r2354, %r2351, %r2352, 14;
	mov.b64 	%rd3368, {%r2354, %r2353};
	shf.r.wrap.b32 	%r2355, %r2352, %r2351, 18;
	shf.r.wrap.b32 	%r2356, %r2351, %r2352, 18;
	mov.b64 	%rd3369, {%r2356, %r2355};
	xor.b64  	%rd3370, %rd3369, %rd3368;
	shf.l.wrap.b32 	%r2357, %r2351, %r2352, 23;
	shf.l.wrap.b32 	%r2358, %r2352, %r2351, 23;
	mov.b64 	%rd3371, {%r2358, %r2357};
	xor.b64  	%rd3372, %rd3370, %rd3371;
	xor.b64  	%rd3373, %rd3332, %rd3308;
	and.b64  	%rd3374, %rd3356, %rd3373;
	xor.b64  	%rd3375, %rd3374, %rd3308;
	add.s64 	%rd3376, %rd3284, %rd3191;
	add.s64 	%rd3377, %rd3376, %rd11;
	add.s64 	%rd3378, %rd3377, %rd3375;
	add.s64 	%rd3379, %rd3378, %rd3372;
	add.s64 	%rd3380, %rd3379, %rd3295;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2359,%dummy}, %rd3367;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2360}, %rd3367;
	}
	shf.r.wrap.b32 	%r2361, %r2360, %r2359, 28;
	shf.r.wrap.b32 	%r2362, %r2359, %r2360, 28;
	mov.b64 	%rd3381, {%r2362, %r2361};
	shf.l.wrap.b32 	%r2363, %r2359, %r2360, 30;
	shf.l.wrap.b32 	%r2364, %r2360, %r2359, 30;
	mov.b64 	%rd3382, {%r2364, %r2363};
	xor.b64  	%rd3383, %rd3382, %rd3381;
	shf.l.wrap.b32 	%r2365, %r2359, %r2360, 25;
	shf.l.wrap.b32 	%r2366, %r2360, %r2359, 25;
	mov.b64 	%rd3384, {%r2366, %r2365};
	xor.b64  	%rd3385, %rd3383, %rd3384;
	xor.b64  	%rd3386, %rd3367, %rd3319;
	xor.b64  	%rd3387, %rd3367, %rd3343;
	and.b64  	%rd3388, %rd3387, %rd3386;
	xor.b64  	%rd3389, %rd3388, %rd3367;
	add.s64 	%rd3390, %rd3379, %rd3389;
	add.s64 	%rd3391, %rd3390, %rd3385;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2367,%dummy}, %rd3380;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2368}, %rd3380;
	}
	shf.r.wrap.b32 	%r2369, %r2368, %r2367, 14;
	shf.r.wrap.b32 	%r2370, %r2367, %r2368, 14;
	mov.b64 	%rd3392, {%r2370, %r2369};
	shf.r.wrap.b32 	%r2371, %r2368, %r2367, 18;
	shf.r.wrap.b32 	%r2372, %r2367, %r2368, 18;
	mov.b64 	%rd3393, {%r2372, %r2371};
	xor.b64  	%rd3394, %rd3393, %rd3392;
	shf.l.wrap.b32 	%r2373, %r2367, %r2368, 23;
	shf.l.wrap.b32 	%r2374, %r2368, %r2367, 23;
	mov.b64 	%rd3395, {%r2374, %r2373};
	xor.b64  	%rd3396, %rd3394, %rd3395;
	xor.b64  	%rd3397, %rd3356, %rd3332;
	and.b64  	%rd3398, %rd3380, %rd3397;
	xor.b64  	%rd3399, %rd3398, %rd3332;
	add.s64 	%rd3400, %rd3308, %rd3192;
	add.s64 	%rd3401, %rd3400, %rd12;
	add.s64 	%rd3402, %rd3401, %rd3399;
	add.s64 	%rd3403, %rd3402, %rd3396;
	add.s64 	%rd3404, %rd3403, %rd3319;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2375,%dummy}, %rd3391;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2376}, %rd3391;
	}
	shf.r.wrap.b32 	%r2377, %r2376, %r2375, 28;
	shf.r.wrap.b32 	%r2378, %r2375, %r2376, 28;
	mov.b64 	%rd3405, {%r2378, %r2377};
	shf.l.wrap.b32 	%r2379, %r2375, %r2376, 30;
	shf.l.wrap.b32 	%r2380, %r2376, %r2375, 30;
	mov.b64 	%rd3406, {%r2380, %r2379};
	xor.b64  	%rd3407, %rd3406, %rd3405;
	shf.l.wrap.b32 	%r2381, %r2375, %r2376, 25;
	shf.l.wrap.b32 	%r2382, %r2376, %r2375, 25;
	mov.b64 	%rd3408, {%r2382, %r2381};
	xor.b64  	%rd3409, %rd3407, %rd3408;
	xor.b64  	%rd3410, %rd3391, %rd3343;
	xor.b64  	%rd3411, %rd3391, %rd3367;
	and.b64  	%rd3412, %rd3411, %rd3410;
	xor.b64  	%rd3413, %rd3412, %rd3391;
	add.s64 	%rd3414, %rd3403, %rd3413;
	add.s64 	%rd3415, %rd3414, %rd3409;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2383,%dummy}, %rd3404;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2384}, %rd3404;
	}
	shf.r.wrap.b32 	%r2385, %r2384, %r2383, 14;
	shf.r.wrap.b32 	%r2386, %r2383, %r2384, 14;
	mov.b64 	%rd3416, {%r2386, %r2385};
	shf.r.wrap.b32 	%r2387, %r2384, %r2383, 18;
	shf.r.wrap.b32 	%r2388, %r2383, %r2384, 18;
	mov.b64 	%rd3417, {%r2388, %r2387};
	xor.b64  	%rd3418, %rd3417, %rd3416;
	shf.l.wrap.b32 	%r2389, %r2383, %r2384, 23;
	shf.l.wrap.b32 	%r2390, %r2384, %r2383, 23;
	mov.b64 	%rd3419, {%r2390, %r2389};
	xor.b64  	%rd3420, %rd3418, %rd3419;
	xor.b64  	%rd3421, %rd3380, %rd3356;
	and.b64  	%rd3422, %rd3404, %rd3421;
	xor.b64  	%rd3423, %rd3422, %rd3356;
	add.s64 	%rd3424, %rd3332, %rd3193;
	add.s64 	%rd3425, %rd3424, %rd13;
	add.s64 	%rd3426, %rd3425, %rd3423;
	add.s64 	%rd3427, %rd3426, %rd3420;
	add.s64 	%rd3428, %rd3427, %rd3343;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2391,%dummy}, %rd3415;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2392}, %rd3415;
	}
	shf.r.wrap.b32 	%r2393, %r2392, %r2391, 28;
	shf.r.wrap.b32 	%r2394, %r2391, %r2392, 28;
	mov.b64 	%rd3429, {%r2394, %r2393};
	shf.l.wrap.b32 	%r2395, %r2391, %r2392, 30;
	shf.l.wrap.b32 	%r2396, %r2392, %r2391, 30;
	mov.b64 	%rd3430, {%r2396, %r2395};
	xor.b64  	%rd3431, %rd3430, %rd3429;
	shf.l.wrap.b32 	%r2397, %r2391, %r2392, 25;
	shf.l.wrap.b32 	%r2398, %r2392, %r2391, 25;
	mov.b64 	%rd3432, {%r2398, %r2397};
	xor.b64  	%rd3433, %rd3431, %rd3432;
	xor.b64  	%rd3434, %rd3415, %rd3367;
	xor.b64  	%rd3435, %rd3415, %rd3391;
	and.b64  	%rd3436, %rd3435, %rd3434;
	xor.b64  	%rd3437, %rd3436, %rd3415;
	add.s64 	%rd3438, %rd3427, %rd3437;
	add.s64 	%rd3439, %rd3438, %rd3433;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2399,%dummy}, %rd3428;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2400}, %rd3428;
	}
	shf.r.wrap.b32 	%r2401, %r2400, %r2399, 14;
	shf.r.wrap.b32 	%r2402, %r2399, %r2400, 14;
	mov.b64 	%rd3440, {%r2402, %r2401};
	shf.r.wrap.b32 	%r2403, %r2400, %r2399, 18;
	shf.r.wrap.b32 	%r2404, %r2399, %r2400, 18;
	mov.b64 	%rd3441, {%r2404, %r2403};
	xor.b64  	%rd3442, %rd3441, %rd3440;
	shf.l.wrap.b32 	%r2405, %r2399, %r2400, 23;
	shf.l.wrap.b32 	%r2406, %r2400, %r2399, 23;
	mov.b64 	%rd3443, {%r2406, %r2405};
	xor.b64  	%rd3444, %rd3442, %rd3443;
	xor.b64  	%rd3445, %rd3404, %rd3380;
	and.b64  	%rd3446, %rd3428, %rd3445;
	xor.b64  	%rd3447, %rd3446, %rd3380;
	add.s64 	%rd3448, %rd3356, %rd3194;
	add.s64 	%rd3449, %rd3448, %rd14;
	add.s64 	%rd3450, %rd3449, %rd3447;
	add.s64 	%rd3451, %rd3450, %rd3444;
	add.s64 	%rd3452, %rd3451, %rd3367;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2407,%dummy}, %rd3439;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2408}, %rd3439;
	}
	shf.r.wrap.b32 	%r2409, %r2408, %r2407, 28;
	shf.r.wrap.b32 	%r2410, %r2407, %r2408, 28;
	mov.b64 	%rd3453, {%r2410, %r2409};
	shf.l.wrap.b32 	%r2411, %r2407, %r2408, 30;
	shf.l.wrap.b32 	%r2412, %r2408, %r2407, 30;
	mov.b64 	%rd3454, {%r2412, %r2411};
	xor.b64  	%rd3455, %rd3454, %rd3453;
	shf.l.wrap.b32 	%r2413, %r2407, %r2408, 25;
	shf.l.wrap.b32 	%r2414, %r2408, %r2407, 25;
	mov.b64 	%rd3456, {%r2414, %r2413};
	xor.b64  	%rd3457, %rd3455, %rd3456;
	xor.b64  	%rd3458, %rd3439, %rd3391;
	xor.b64  	%rd3459, %rd3439, %rd3415;
	and.b64  	%rd3460, %rd3459, %rd3458;
	xor.b64  	%rd3461, %rd3460, %rd3439;
	add.s64 	%rd3462, %rd3451, %rd3461;
	add.s64 	%rd3463, %rd3462, %rd3457;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2415,%dummy}, %rd3452;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2416}, %rd3452;
	}
	shf.r.wrap.b32 	%r2417, %r2416, %r2415, 14;
	shf.r.wrap.b32 	%r2418, %r2415, %r2416, 14;
	mov.b64 	%rd3464, {%r2418, %r2417};
	shf.r.wrap.b32 	%r2419, %r2416, %r2415, 18;
	shf.r.wrap.b32 	%r2420, %r2415, %r2416, 18;
	mov.b64 	%rd3465, {%r2420, %r2419};
	xor.b64  	%rd3466, %rd3465, %rd3464;
	shf.l.wrap.b32 	%r2421, %r2415, %r2416, 23;
	shf.l.wrap.b32 	%r2422, %r2416, %r2415, 23;
	mov.b64 	%rd3467, {%r2422, %r2421};
	xor.b64  	%rd3468, %rd3466, %rd3467;
	xor.b64  	%rd3469, %rd3428, %rd3404;
	and.b64  	%rd3470, %rd3452, %rd3469;
	xor.b64  	%rd3471, %rd3470, %rd3404;
	add.s64 	%rd3472, %rd3380, %rd3195;
	add.s64 	%rd3473, %rd3472, %rd15;
	add.s64 	%rd3474, %rd3473, %rd3471;
	add.s64 	%rd3475, %rd3474, %rd3468;
	add.s64 	%rd3476, %rd3475, %rd3391;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2423,%dummy}, %rd3463;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2424}, %rd3463;
	}
	shf.r.wrap.b32 	%r2425, %r2424, %r2423, 28;
	shf.r.wrap.b32 	%r2426, %r2423, %r2424, 28;
	mov.b64 	%rd3477, {%r2426, %r2425};
	shf.l.wrap.b32 	%r2427, %r2423, %r2424, 30;
	shf.l.wrap.b32 	%r2428, %r2424, %r2423, 30;
	mov.b64 	%rd3478, {%r2428, %r2427};
	xor.b64  	%rd3479, %rd3478, %rd3477;
	shf.l.wrap.b32 	%r2429, %r2423, %r2424, 25;
	shf.l.wrap.b32 	%r2430, %r2424, %r2423, 25;
	mov.b64 	%rd3480, {%r2430, %r2429};
	xor.b64  	%rd3481, %rd3479, %rd3480;
	xor.b64  	%rd3482, %rd3463, %rd3415;
	xor.b64  	%rd3483, %rd3463, %rd3439;
	and.b64  	%rd3484, %rd3483, %rd3482;
	xor.b64  	%rd3485, %rd3484, %rd3463;
	add.s64 	%rd3486, %rd3475, %rd3485;
	add.s64 	%rd3487, %rd3486, %rd3481;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2431,%dummy}, %rd3476;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2432}, %rd3476;
	}
	shf.r.wrap.b32 	%r2433, %r2432, %r2431, 14;
	shf.r.wrap.b32 	%r2434, %r2431, %r2432, 14;
	mov.b64 	%rd3488, {%r2434, %r2433};
	shf.r.wrap.b32 	%r2435, %r2432, %r2431, 18;
	shf.r.wrap.b32 	%r2436, %r2431, %r2432, 18;
	mov.b64 	%rd3489, {%r2436, %r2435};
	xor.b64  	%rd3490, %rd3489, %rd3488;
	shf.l.wrap.b32 	%r2437, %r2431, %r2432, 23;
	shf.l.wrap.b32 	%r2438, %r2432, %r2431, 23;
	mov.b64 	%rd3491, {%r2438, %r2437};
	xor.b64  	%rd3492, %rd3490, %rd3491;
	xor.b64  	%rd3493, %rd3452, %rd3428;
	and.b64  	%rd3494, %rd3476, %rd3493;
	xor.b64  	%rd3495, %rd3494, %rd3428;
	add.s64 	%rd3496, %rd3404, %rd3196;
	add.s64 	%rd3497, %rd3496, %rd16;
	add.s64 	%rd3498, %rd3497, %rd3495;
	add.s64 	%rd3499, %rd3498, %rd3492;
	add.s64 	%rd3500, %rd3499, %rd3415;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2439,%dummy}, %rd3487;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2440}, %rd3487;
	}
	shf.r.wrap.b32 	%r2441, %r2440, %r2439, 28;
	shf.r.wrap.b32 	%r2442, %r2439, %r2440, 28;
	mov.b64 	%rd3501, {%r2442, %r2441};
	shf.l.wrap.b32 	%r2443, %r2439, %r2440, 30;
	shf.l.wrap.b32 	%r2444, %r2440, %r2439, 30;
	mov.b64 	%rd3502, {%r2444, %r2443};
	xor.b64  	%rd3503, %rd3502, %rd3501;
	shf.l.wrap.b32 	%r2445, %r2439, %r2440, 25;
	shf.l.wrap.b32 	%r2446, %r2440, %r2439, 25;
	mov.b64 	%rd3504, {%r2446, %r2445};
	xor.b64  	%rd3505, %rd3503, %rd3504;
	xor.b64  	%rd3506, %rd3487, %rd3439;
	xor.b64  	%rd3507, %rd3487, %rd3463;
	and.b64  	%rd3508, %rd3507, %rd3506;
	xor.b64  	%rd3509, %rd3508, %rd3487;
	add.s64 	%rd3510, %rd3499, %rd3509;
	add.s64 	%rd3511, %rd3510, %rd3505;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2447,%dummy}, %rd3500;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2448}, %rd3500;
	}
	shf.r.wrap.b32 	%r2449, %r2448, %r2447, 14;
	shf.r.wrap.b32 	%r2450, %r2447, %r2448, 14;
	mov.b64 	%rd3512, {%r2450, %r2449};
	shf.r.wrap.b32 	%r2451, %r2448, %r2447, 18;
	shf.r.wrap.b32 	%r2452, %r2447, %r2448, 18;
	mov.b64 	%rd3513, {%r2452, %r2451};
	xor.b64  	%rd3514, %rd3513, %rd3512;
	shf.l.wrap.b32 	%r2453, %r2447, %r2448, 23;
	shf.l.wrap.b32 	%r2454, %r2448, %r2447, 23;
	mov.b64 	%rd3515, {%r2454, %r2453};
	xor.b64  	%rd3516, %rd3514, %rd3515;
	xor.b64  	%rd3517, %rd3476, %rd3452;
	and.b64  	%rd3518, %rd3500, %rd3517;
	xor.b64  	%rd3519, %rd3518, %rd3452;
	add.s64 	%rd3520, %rd3428, %rd3197;
	add.s64 	%rd3521, %rd3520, %rd17;
	add.s64 	%rd3522, %rd3521, %rd3519;
	add.s64 	%rd3523, %rd3522, %rd3516;
	add.s64 	%rd3524, %rd3523, %rd3439;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2455,%dummy}, %rd3511;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2456}, %rd3511;
	}
	shf.r.wrap.b32 	%r2457, %r2456, %r2455, 28;
	shf.r.wrap.b32 	%r2458, %r2455, %r2456, 28;
	mov.b64 	%rd3525, {%r2458, %r2457};
	shf.l.wrap.b32 	%r2459, %r2455, %r2456, 30;
	shf.l.wrap.b32 	%r2460, %r2456, %r2455, 30;
	mov.b64 	%rd3526, {%r2460, %r2459};
	xor.b64  	%rd3527, %rd3526, %rd3525;
	shf.l.wrap.b32 	%r2461, %r2455, %r2456, 25;
	shf.l.wrap.b32 	%r2462, %r2456, %r2455, 25;
	mov.b64 	%rd3528, {%r2462, %r2461};
	xor.b64  	%rd3529, %rd3527, %rd3528;
	xor.b64  	%rd3530, %rd3511, %rd3463;
	xor.b64  	%rd3531, %rd3511, %rd3487;
	and.b64  	%rd3532, %rd3531, %rd3530;
	xor.b64  	%rd3533, %rd3532, %rd3511;
	add.s64 	%rd3534, %rd3523, %rd3533;
	add.s64 	%rd3535, %rd3534, %rd3529;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2463,%dummy}, %rd3524;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2464}, %rd3524;
	}
	shf.r.wrap.b32 	%r2465, %r2464, %r2463, 14;
	shf.r.wrap.b32 	%r2466, %r2463, %r2464, 14;
	mov.b64 	%rd3536, {%r2466, %r2465};
	shf.r.wrap.b32 	%r2467, %r2464, %r2463, 18;
	shf.r.wrap.b32 	%r2468, %r2463, %r2464, 18;
	mov.b64 	%rd3537, {%r2468, %r2467};
	xor.b64  	%rd3538, %rd3537, %rd3536;
	shf.l.wrap.b32 	%r2469, %r2463, %r2464, 23;
	shf.l.wrap.b32 	%r2470, %r2464, %r2463, 23;
	mov.b64 	%rd3539, {%r2470, %r2469};
	xor.b64  	%rd3540, %rd3538, %rd3539;
	xor.b64  	%rd3541, %rd3500, %rd3476;
	and.b64  	%rd3542, %rd3524, %rd3541;
	xor.b64  	%rd3543, %rd3542, %rd3476;
	add.s64 	%rd3544, %rd3452, %rd3198;
	add.s64 	%rd3545, %rd3544, %rd18;
	add.s64 	%rd3546, %rd3545, %rd3543;
	add.s64 	%rd3547, %rd3546, %rd3540;
	add.s64 	%rd3548, %rd3547, %rd3463;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2471,%dummy}, %rd3535;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2472}, %rd3535;
	}
	shf.r.wrap.b32 	%r2473, %r2472, %r2471, 28;
	shf.r.wrap.b32 	%r2474, %r2471, %r2472, 28;
	mov.b64 	%rd3549, {%r2474, %r2473};
	shf.l.wrap.b32 	%r2475, %r2471, %r2472, 30;
	shf.l.wrap.b32 	%r2476, %r2472, %r2471, 30;
	mov.b64 	%rd3550, {%r2476, %r2475};
	xor.b64  	%rd3551, %rd3550, %rd3549;
	shf.l.wrap.b32 	%r2477, %r2471, %r2472, 25;
	shf.l.wrap.b32 	%r2478, %r2472, %r2471, 25;
	mov.b64 	%rd3552, {%r2478, %r2477};
	xor.b64  	%rd3553, %rd3551, %rd3552;
	xor.b64  	%rd3554, %rd3535, %rd3487;
	xor.b64  	%rd3555, %rd3535, %rd3511;
	and.b64  	%rd3556, %rd3555, %rd3554;
	xor.b64  	%rd3557, %rd3556, %rd3535;
	add.s64 	%rd3558, %rd3547, %rd3557;
	add.s64 	%rd3559, %rd3558, %rd3553;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2479,%dummy}, %rd3548;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2480}, %rd3548;
	}
	shf.r.wrap.b32 	%r2481, %r2480, %r2479, 14;
	shf.r.wrap.b32 	%r2482, %r2479, %r2480, 14;
	mov.b64 	%rd3560, {%r2482, %r2481};
	shf.r.wrap.b32 	%r2483, %r2480, %r2479, 18;
	shf.r.wrap.b32 	%r2484, %r2479, %r2480, 18;
	mov.b64 	%rd3561, {%r2484, %r2483};
	xor.b64  	%rd3562, %rd3561, %rd3560;
	shf.l.wrap.b32 	%r2485, %r2479, %r2480, 23;
	shf.l.wrap.b32 	%r2486, %r2480, %r2479, 23;
	mov.b64 	%rd3563, {%r2486, %r2485};
	xor.b64  	%rd3564, %rd3562, %rd3563;
	xor.b64  	%rd3565, %rd3524, %rd3500;
	and.b64  	%rd3566, %rd3548, %rd3565;
	xor.b64  	%rd3567, %rd3566, %rd3500;
	add.s64 	%rd3568, %rd3476, %rd3199;
	add.s64 	%rd3569, %rd3568, %rd19;
	add.s64 	%rd3570, %rd3569, %rd3567;
	add.s64 	%rd3571, %rd3570, %rd3564;
	add.s64 	%rd3572, %rd3571, %rd3487;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2487,%dummy}, %rd3559;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2488}, %rd3559;
	}
	shf.r.wrap.b32 	%r2489, %r2488, %r2487, 28;
	shf.r.wrap.b32 	%r2490, %r2487, %r2488, 28;
	mov.b64 	%rd3573, {%r2490, %r2489};
	shf.l.wrap.b32 	%r2491, %r2487, %r2488, 30;
	shf.l.wrap.b32 	%r2492, %r2488, %r2487, 30;
	mov.b64 	%rd3574, {%r2492, %r2491};
	xor.b64  	%rd3575, %rd3574, %rd3573;
	shf.l.wrap.b32 	%r2493, %r2487, %r2488, 25;
	shf.l.wrap.b32 	%r2494, %r2488, %r2487, 25;
	mov.b64 	%rd3576, {%r2494, %r2493};
	xor.b64  	%rd3577, %rd3575, %rd3576;
	xor.b64  	%rd3578, %rd3559, %rd3511;
	xor.b64  	%rd3579, %rd3559, %rd3535;
	and.b64  	%rd3580, %rd3579, %rd3578;
	xor.b64  	%rd3581, %rd3580, %rd3559;
	add.s64 	%rd3582, %rd3571, %rd3581;
	add.s64 	%rd3583, %rd3582, %rd3577;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2495,%dummy}, %rd3198;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2496}, %rd3198;
	}
	shf.r.wrap.b32 	%r2497, %r2496, %r2495, 19;
	shf.r.wrap.b32 	%r2498, %r2495, %r2496, 19;
	mov.b64 	%rd3584, {%r2498, %r2497};
	shf.l.wrap.b32 	%r2499, %r2495, %r2496, 3;
	shf.l.wrap.b32 	%r2500, %r2496, %r2495, 3;
	mov.b64 	%rd3585, {%r2500, %r2499};
	shr.u64 	%rd3586, %rd3198, 6;
	xor.b64  	%rd3587, %rd3584, %rd3586;
	xor.b64  	%rd3588, %rd3587, %rd3585;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2501,%dummy}, %rd3185;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2502}, %rd3185;
	}
	shf.r.wrap.b32 	%r2503, %r2502, %r2501, 1;
	shf.r.wrap.b32 	%r2504, %r2501, %r2502, 1;
	mov.b64 	%rd3589, {%r2504, %r2503};
	shf.r.wrap.b32 	%r2505, %r2502, %r2501, 8;
	shf.r.wrap.b32 	%r2506, %r2501, %r2502, 8;
	mov.b64 	%rd3590, {%r2506, %r2505};
	shr.u64 	%rd3591, %rd3185, 7;
	xor.b64  	%rd3592, %rd3589, %rd3591;
	xor.b64  	%rd3593, %rd3592, %rd3590;
	add.s64 	%rd3594, %rd3193, %rd3184;
	add.s64 	%rd3595, %rd3594, %rd3588;
	add.s64 	%rd3596, %rd3595, %rd3593;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2507,%dummy}, %rd3199;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2508}, %rd3199;
	}
	shf.r.wrap.b32 	%r2509, %r2508, %r2507, 19;
	shf.r.wrap.b32 	%r2510, %r2507, %r2508, 19;
	mov.b64 	%rd3597, {%r2510, %r2509};
	shf.l.wrap.b32 	%r2511, %r2507, %r2508, 3;
	shf.l.wrap.b32 	%r2512, %r2508, %r2507, 3;
	mov.b64 	%rd3598, {%r2512, %r2511};
	shr.u64 	%rd3599, %rd3199, 6;
	xor.b64  	%rd3600, %rd3597, %rd3599;
	xor.b64  	%rd3601, %rd3600, %rd3598;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2513,%dummy}, %rd3186;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2514}, %rd3186;
	}
	shf.r.wrap.b32 	%r2515, %r2514, %r2513, 1;
	shf.r.wrap.b32 	%r2516, %r2513, %r2514, 1;
	mov.b64 	%rd3602, {%r2516, %r2515};
	shf.r.wrap.b32 	%r2517, %r2514, %r2513, 8;
	shf.r.wrap.b32 	%r2518, %r2513, %r2514, 8;
	mov.b64 	%rd3603, {%r2518, %r2517};
	shr.u64 	%rd3604, %rd3186, 7;
	xor.b64  	%rd3605, %rd3602, %rd3604;
	xor.b64  	%rd3606, %rd3605, %rd3603;
	add.s64 	%rd3607, %rd3194, %rd3185;
	add.s64 	%rd3608, %rd3607, %rd3601;
	add.s64 	%rd3609, %rd3608, %rd3606;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2519,%dummy}, %rd3596;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2520}, %rd3596;
	}
	shf.r.wrap.b32 	%r2521, %r2520, %r2519, 19;
	shf.r.wrap.b32 	%r2522, %r2519, %r2520, 19;
	mov.b64 	%rd3610, {%r2522, %r2521};
	shf.l.wrap.b32 	%r2523, %r2519, %r2520, 3;
	shf.l.wrap.b32 	%r2524, %r2520, %r2519, 3;
	mov.b64 	%rd3611, {%r2524, %r2523};
	shr.u64 	%rd3612, %rd3596, 6;
	xor.b64  	%rd3613, %rd3610, %rd3612;
	xor.b64  	%rd3614, %rd3613, %rd3611;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2525,%dummy}, %rd3187;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2526}, %rd3187;
	}
	shf.r.wrap.b32 	%r2527, %r2526, %r2525, 1;
	shf.r.wrap.b32 	%r2528, %r2525, %r2526, 1;
	mov.b64 	%rd3615, {%r2528, %r2527};
	shf.r.wrap.b32 	%r2529, %r2526, %r2525, 8;
	shf.r.wrap.b32 	%r2530, %r2525, %r2526, 8;
	mov.b64 	%rd3616, {%r2530, %r2529};
	shr.u64 	%rd3617, %rd3187, 7;
	xor.b64  	%rd3618, %rd3615, %rd3617;
	xor.b64  	%rd3619, %rd3618, %rd3616;
	add.s64 	%rd3620, %rd3195, %rd3186;
	add.s64 	%rd3621, %rd3620, %rd3614;
	add.s64 	%rd3622, %rd3621, %rd3619;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2531,%dummy}, %rd3609;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2532}, %rd3609;
	}
	shf.r.wrap.b32 	%r2533, %r2532, %r2531, 19;
	shf.r.wrap.b32 	%r2534, %r2531, %r2532, 19;
	mov.b64 	%rd3623, {%r2534, %r2533};
	shf.l.wrap.b32 	%r2535, %r2531, %r2532, 3;
	shf.l.wrap.b32 	%r2536, %r2532, %r2531, 3;
	mov.b64 	%rd3624, {%r2536, %r2535};
	shr.u64 	%rd3625, %rd3609, 6;
	xor.b64  	%rd3626, %rd3623, %rd3625;
	xor.b64  	%rd3627, %rd3626, %rd3624;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2537,%dummy}, %rd3188;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2538}, %rd3188;
	}
	shf.r.wrap.b32 	%r2539, %r2538, %r2537, 1;
	shf.r.wrap.b32 	%r2540, %r2537, %r2538, 1;
	mov.b64 	%rd3628, {%r2540, %r2539};
	shf.r.wrap.b32 	%r2541, %r2538, %r2537, 8;
	shf.r.wrap.b32 	%r2542, %r2537, %r2538, 8;
	mov.b64 	%rd3629, {%r2542, %r2541};
	shr.u64 	%rd3630, %rd3188, 7;
	xor.b64  	%rd3631, %rd3628, %rd3630;
	xor.b64  	%rd3632, %rd3631, %rd3629;
	add.s64 	%rd3633, %rd3196, %rd3187;
	add.s64 	%rd3634, %rd3633, %rd3627;
	add.s64 	%rd3635, %rd3634, %rd3632;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2543,%dummy}, %rd3622;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2544}, %rd3622;
	}
	shf.r.wrap.b32 	%r2545, %r2544, %r2543, 19;
	shf.r.wrap.b32 	%r2546, %r2543, %r2544, 19;
	mov.b64 	%rd3636, {%r2546, %r2545};
	shf.l.wrap.b32 	%r2547, %r2543, %r2544, 3;
	shf.l.wrap.b32 	%r2548, %r2544, %r2543, 3;
	mov.b64 	%rd3637, {%r2548, %r2547};
	shr.u64 	%rd3638, %rd3622, 6;
	xor.b64  	%rd3639, %rd3636, %rd3638;
	xor.b64  	%rd3640, %rd3639, %rd3637;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2549,%dummy}, %rd3189;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2550}, %rd3189;
	}
	shf.r.wrap.b32 	%r2551, %r2550, %r2549, 1;
	shf.r.wrap.b32 	%r2552, %r2549, %r2550, 1;
	mov.b64 	%rd3641, {%r2552, %r2551};
	shf.r.wrap.b32 	%r2553, %r2550, %r2549, 8;
	shf.r.wrap.b32 	%r2554, %r2549, %r2550, 8;
	mov.b64 	%rd3642, {%r2554, %r2553};
	shr.u64 	%rd3643, %rd3189, 7;
	xor.b64  	%rd3644, %rd3641, %rd3643;
	xor.b64  	%rd3645, %rd3644, %rd3642;
	add.s64 	%rd3646, %rd3197, %rd3188;
	add.s64 	%rd3647, %rd3646, %rd3640;
	add.s64 	%rd3648, %rd3647, %rd3645;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2555,%dummy}, %rd3635;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2556}, %rd3635;
	}
	shf.r.wrap.b32 	%r2557, %r2556, %r2555, 19;
	shf.r.wrap.b32 	%r2558, %r2555, %r2556, 19;
	mov.b64 	%rd3649, {%r2558, %r2557};
	shf.l.wrap.b32 	%r2559, %r2555, %r2556, 3;
	shf.l.wrap.b32 	%r2560, %r2556, %r2555, 3;
	mov.b64 	%rd3650, {%r2560, %r2559};
	shr.u64 	%rd3651, %rd3635, 6;
	xor.b64  	%rd3652, %rd3649, %rd3651;
	xor.b64  	%rd3653, %rd3652, %rd3650;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2561,%dummy}, %rd3190;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2562}, %rd3190;
	}
	shf.r.wrap.b32 	%r2563, %r2562, %r2561, 1;
	shf.r.wrap.b32 	%r2564, %r2561, %r2562, 1;
	mov.b64 	%rd3654, {%r2564, %r2563};
	shf.r.wrap.b32 	%r2565, %r2562, %r2561, 8;
	shf.r.wrap.b32 	%r2566, %r2561, %r2562, 8;
	mov.b64 	%rd3655, {%r2566, %r2565};
	shr.u64 	%rd3656, %rd3190, 7;
	xor.b64  	%rd3657, %rd3654, %rd3656;
	xor.b64  	%rd3658, %rd3657, %rd3655;
	add.s64 	%rd3659, %rd3198, %rd3189;
	add.s64 	%rd3660, %rd3659, %rd3653;
	add.s64 	%rd3661, %rd3660, %rd3658;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2567,%dummy}, %rd3648;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2568}, %rd3648;
	}
	shf.r.wrap.b32 	%r2569, %r2568, %r2567, 19;
	shf.r.wrap.b32 	%r2570, %r2567, %r2568, 19;
	mov.b64 	%rd3662, {%r2570, %r2569};
	shf.l.wrap.b32 	%r2571, %r2567, %r2568, 3;
	shf.l.wrap.b32 	%r2572, %r2568, %r2567, 3;
	mov.b64 	%rd3663, {%r2572, %r2571};
	shr.u64 	%rd3664, %rd3648, 6;
	xor.b64  	%rd3665, %rd3662, %rd3664;
	xor.b64  	%rd3666, %rd3665, %rd3663;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2573,%dummy}, %rd3191;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2574}, %rd3191;
	}
	shf.r.wrap.b32 	%r2575, %r2574, %r2573, 1;
	shf.r.wrap.b32 	%r2576, %r2573, %r2574, 1;
	mov.b64 	%rd3667, {%r2576, %r2575};
	shf.r.wrap.b32 	%r2577, %r2574, %r2573, 8;
	shf.r.wrap.b32 	%r2578, %r2573, %r2574, 8;
	mov.b64 	%rd3668, {%r2578, %r2577};
	shr.u64 	%rd3669, %rd3191, 7;
	xor.b64  	%rd3670, %rd3667, %rd3669;
	xor.b64  	%rd3671, %rd3670, %rd3668;
	add.s64 	%rd3672, %rd3199, %rd3190;
	add.s64 	%rd3673, %rd3672, %rd3666;
	add.s64 	%rd3674, %rd3673, %rd3671;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2579,%dummy}, %rd3661;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2580}, %rd3661;
	}
	shf.r.wrap.b32 	%r2581, %r2580, %r2579, 19;
	shf.r.wrap.b32 	%r2582, %r2579, %r2580, 19;
	mov.b64 	%rd3675, {%r2582, %r2581};
	shf.l.wrap.b32 	%r2583, %r2579, %r2580, 3;
	shf.l.wrap.b32 	%r2584, %r2580, %r2579, 3;
	mov.b64 	%rd3676, {%r2584, %r2583};
	shr.u64 	%rd3677, %rd3661, 6;
	xor.b64  	%rd3678, %rd3675, %rd3677;
	xor.b64  	%rd3679, %rd3678, %rd3676;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2585,%dummy}, %rd3192;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2586}, %rd3192;
	}
	shf.r.wrap.b32 	%r2587, %r2586, %r2585, 1;
	shf.r.wrap.b32 	%r2588, %r2585, %r2586, 1;
	mov.b64 	%rd3680, {%r2588, %r2587};
	shf.r.wrap.b32 	%r2589, %r2586, %r2585, 8;
	shf.r.wrap.b32 	%r2590, %r2585, %r2586, 8;
	mov.b64 	%rd3681, {%r2590, %r2589};
	shr.u64 	%rd3682, %rd3192, 7;
	xor.b64  	%rd3683, %rd3680, %rd3682;
	xor.b64  	%rd3684, %rd3683, %rd3681;
	add.s64 	%rd3685, %rd3596, %rd3191;
	add.s64 	%rd3686, %rd3685, %rd3679;
	add.s64 	%rd3687, %rd3686, %rd3684;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2591,%dummy}, %rd3674;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2592}, %rd3674;
	}
	shf.r.wrap.b32 	%r2593, %r2592, %r2591, 19;
	shf.r.wrap.b32 	%r2594, %r2591, %r2592, 19;
	mov.b64 	%rd3688, {%r2594, %r2593};
	shf.l.wrap.b32 	%r2595, %r2591, %r2592, 3;
	shf.l.wrap.b32 	%r2596, %r2592, %r2591, 3;
	mov.b64 	%rd3689, {%r2596, %r2595};
	shr.u64 	%rd3690, %rd3674, 6;
	xor.b64  	%rd3691, %rd3688, %rd3690;
	xor.b64  	%rd3692, %rd3691, %rd3689;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2597,%dummy}, %rd3193;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2598}, %rd3193;
	}
	shf.r.wrap.b32 	%r2599, %r2598, %r2597, 1;
	shf.r.wrap.b32 	%r2600, %r2597, %r2598, 1;
	mov.b64 	%rd3693, {%r2600, %r2599};
	shf.r.wrap.b32 	%r2601, %r2598, %r2597, 8;
	shf.r.wrap.b32 	%r2602, %r2597, %r2598, 8;
	mov.b64 	%rd3694, {%r2602, %r2601};
	shr.u64 	%rd3695, %rd3193, 7;
	xor.b64  	%rd3696, %rd3693, %rd3695;
	xor.b64  	%rd3697, %rd3696, %rd3694;
	add.s64 	%rd3698, %rd3609, %rd3192;
	add.s64 	%rd3699, %rd3698, %rd3692;
	add.s64 	%rd3700, %rd3699, %rd3697;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2603,%dummy}, %rd3687;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2604}, %rd3687;
	}
	shf.r.wrap.b32 	%r2605, %r2604, %r2603, 19;
	shf.r.wrap.b32 	%r2606, %r2603, %r2604, 19;
	mov.b64 	%rd3701, {%r2606, %r2605};
	shf.l.wrap.b32 	%r2607, %r2603, %r2604, 3;
	shf.l.wrap.b32 	%r2608, %r2604, %r2603, 3;
	mov.b64 	%rd3702, {%r2608, %r2607};
	shr.u64 	%rd3703, %rd3687, 6;
	xor.b64  	%rd3704, %rd3701, %rd3703;
	xor.b64  	%rd3705, %rd3704, %rd3702;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2609,%dummy}, %rd3194;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2610}, %rd3194;
	}
	shf.r.wrap.b32 	%r2611, %r2610, %r2609, 1;
	shf.r.wrap.b32 	%r2612, %r2609, %r2610, 1;
	mov.b64 	%rd3706, {%r2612, %r2611};
	shf.r.wrap.b32 	%r2613, %r2610, %r2609, 8;
	shf.r.wrap.b32 	%r2614, %r2609, %r2610, 8;
	mov.b64 	%rd3707, {%r2614, %r2613};
	shr.u64 	%rd3708, %rd3194, 7;
	xor.b64  	%rd3709, %rd3706, %rd3708;
	xor.b64  	%rd3710, %rd3709, %rd3707;
	add.s64 	%rd3711, %rd3622, %rd3193;
	add.s64 	%rd3712, %rd3711, %rd3705;
	add.s64 	%rd3713, %rd3712, %rd3710;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2615,%dummy}, %rd3700;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2616}, %rd3700;
	}
	shf.r.wrap.b32 	%r2617, %r2616, %r2615, 19;
	shf.r.wrap.b32 	%r2618, %r2615, %r2616, 19;
	mov.b64 	%rd3714, {%r2618, %r2617};
	shf.l.wrap.b32 	%r2619, %r2615, %r2616, 3;
	shf.l.wrap.b32 	%r2620, %r2616, %r2615, 3;
	mov.b64 	%rd3715, {%r2620, %r2619};
	shr.u64 	%rd3716, %rd3700, 6;
	xor.b64  	%rd3717, %rd3714, %rd3716;
	xor.b64  	%rd3718, %rd3717, %rd3715;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2621,%dummy}, %rd3195;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2622}, %rd3195;
	}
	shf.r.wrap.b32 	%r2623, %r2622, %r2621, 1;
	shf.r.wrap.b32 	%r2624, %r2621, %r2622, 1;
	mov.b64 	%rd3719, {%r2624, %r2623};
	shf.r.wrap.b32 	%r2625, %r2622, %r2621, 8;
	shf.r.wrap.b32 	%r2626, %r2621, %r2622, 8;
	mov.b64 	%rd3720, {%r2626, %r2625};
	shr.u64 	%rd3721, %rd3195, 7;
	xor.b64  	%rd3722, %rd3719, %rd3721;
	xor.b64  	%rd3723, %rd3722, %rd3720;
	add.s64 	%rd3724, %rd3635, %rd3194;
	add.s64 	%rd3725, %rd3724, %rd3718;
	add.s64 	%rd3726, %rd3725, %rd3723;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2627,%dummy}, %rd3713;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2628}, %rd3713;
	}
	shf.r.wrap.b32 	%r2629, %r2628, %r2627, 19;
	shf.r.wrap.b32 	%r2630, %r2627, %r2628, 19;
	mov.b64 	%rd3727, {%r2630, %r2629};
	shf.l.wrap.b32 	%r2631, %r2627, %r2628, 3;
	shf.l.wrap.b32 	%r2632, %r2628, %r2627, 3;
	mov.b64 	%rd3728, {%r2632, %r2631};
	shr.u64 	%rd3729, %rd3713, 6;
	xor.b64  	%rd3730, %rd3727, %rd3729;
	xor.b64  	%rd3731, %rd3730, %rd3728;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2633,%dummy}, %rd3196;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2634}, %rd3196;
	}
	shf.r.wrap.b32 	%r2635, %r2634, %r2633, 1;
	shf.r.wrap.b32 	%r2636, %r2633, %r2634, 1;
	mov.b64 	%rd3732, {%r2636, %r2635};
	shf.r.wrap.b32 	%r2637, %r2634, %r2633, 8;
	shf.r.wrap.b32 	%r2638, %r2633, %r2634, 8;
	mov.b64 	%rd3733, {%r2638, %r2637};
	shr.u64 	%rd3734, %rd3196, 7;
	xor.b64  	%rd3735, %rd3732, %rd3734;
	xor.b64  	%rd3736, %rd3735, %rd3733;
	add.s64 	%rd3737, %rd3648, %rd3195;
	add.s64 	%rd3738, %rd3737, %rd3731;
	add.s64 	%rd3739, %rd3738, %rd3736;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2639,%dummy}, %rd3726;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2640}, %rd3726;
	}
	shf.r.wrap.b32 	%r2641, %r2640, %r2639, 19;
	shf.r.wrap.b32 	%r2642, %r2639, %r2640, 19;
	mov.b64 	%rd3740, {%r2642, %r2641};
	shf.l.wrap.b32 	%r2643, %r2639, %r2640, 3;
	shf.l.wrap.b32 	%r2644, %r2640, %r2639, 3;
	mov.b64 	%rd3741, {%r2644, %r2643};
	shr.u64 	%rd3742, %rd3726, 6;
	xor.b64  	%rd3743, %rd3740, %rd3742;
	xor.b64  	%rd3744, %rd3743, %rd3741;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2645,%dummy}, %rd3197;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2646}, %rd3197;
	}
	shf.r.wrap.b32 	%r2647, %r2646, %r2645, 1;
	shf.r.wrap.b32 	%r2648, %r2645, %r2646, 1;
	mov.b64 	%rd3745, {%r2648, %r2647};
	shf.r.wrap.b32 	%r2649, %r2646, %r2645, 8;
	shf.r.wrap.b32 	%r2650, %r2645, %r2646, 8;
	mov.b64 	%rd3746, {%r2650, %r2649};
	shr.u64 	%rd3747, %rd3197, 7;
	xor.b64  	%rd3748, %rd3745, %rd3747;
	xor.b64  	%rd3749, %rd3748, %rd3746;
	add.s64 	%rd3750, %rd3661, %rd3196;
	add.s64 	%rd3751, %rd3750, %rd3744;
	add.s64 	%rd3752, %rd3751, %rd3749;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2651,%dummy}, %rd3739;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2652}, %rd3739;
	}
	shf.r.wrap.b32 	%r2653, %r2652, %r2651, 19;
	shf.r.wrap.b32 	%r2654, %r2651, %r2652, 19;
	mov.b64 	%rd3753, {%r2654, %r2653};
	shf.l.wrap.b32 	%r2655, %r2651, %r2652, 3;
	shf.l.wrap.b32 	%r2656, %r2652, %r2651, 3;
	mov.b64 	%rd3754, {%r2656, %r2655};
	shr.u64 	%rd3755, %rd3739, 6;
	xor.b64  	%rd3756, %rd3753, %rd3755;
	xor.b64  	%rd3757, %rd3756, %rd3754;
	shf.r.wrap.b32 	%r2657, %r2496, %r2495, 1;
	shf.r.wrap.b32 	%r2658, %r2495, %r2496, 1;
	mov.b64 	%rd3758, {%r2658, %r2657};
	shf.r.wrap.b32 	%r2659, %r2496, %r2495, 8;
	shf.r.wrap.b32 	%r2660, %r2495, %r2496, 8;
	mov.b64 	%rd3759, {%r2660, %r2659};
	shr.u64 	%rd3760, %rd3198, 7;
	xor.b64  	%rd3761, %rd3758, %rd3760;
	xor.b64  	%rd3762, %rd3761, %rd3759;
	add.s64 	%rd3763, %rd3674, %rd3197;
	add.s64 	%rd3764, %rd3763, %rd3757;
	add.s64 	%rd3765, %rd3764, %rd3762;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2661,%dummy}, %rd3752;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2662}, %rd3752;
	}
	shf.r.wrap.b32 	%r2663, %r2662, %r2661, 19;
	shf.r.wrap.b32 	%r2664, %r2661, %r2662, 19;
	mov.b64 	%rd3766, {%r2664, %r2663};
	shf.l.wrap.b32 	%r2665, %r2661, %r2662, 3;
	shf.l.wrap.b32 	%r2666, %r2662, %r2661, 3;
	mov.b64 	%rd3767, {%r2666, %r2665};
	shr.u64 	%rd3768, %rd3752, 6;
	xor.b64  	%rd3769, %rd3766, %rd3768;
	xor.b64  	%rd3770, %rd3769, %rd3767;
	shf.r.wrap.b32 	%r2667, %r2508, %r2507, 1;
	shf.r.wrap.b32 	%r2668, %r2507, %r2508, 1;
	mov.b64 	%rd3771, {%r2668, %r2667};
	shf.r.wrap.b32 	%r2669, %r2508, %r2507, 8;
	shf.r.wrap.b32 	%r2670, %r2507, %r2508, 8;
	mov.b64 	%rd3772, {%r2670, %r2669};
	shr.u64 	%rd3773, %rd3199, 7;
	xor.b64  	%rd3774, %rd3771, %rd3773;
	xor.b64  	%rd3775, %rd3774, %rd3772;
	add.s64 	%rd3776, %rd3687, %rd3198;
	add.s64 	%rd3777, %rd3776, %rd3770;
	add.s64 	%rd3778, %rd3777, %rd3775;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2671,%dummy}, %rd3765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2672}, %rd3765;
	}
	shf.r.wrap.b32 	%r2673, %r2672, %r2671, 19;
	shf.r.wrap.b32 	%r2674, %r2671, %r2672, 19;
	mov.b64 	%rd3779, {%r2674, %r2673};
	shf.l.wrap.b32 	%r2675, %r2671, %r2672, 3;
	shf.l.wrap.b32 	%r2676, %r2672, %r2671, 3;
	mov.b64 	%rd3780, {%r2676, %r2675};
	shr.u64 	%rd3781, %rd3765, 6;
	xor.b64  	%rd3782, %rd3779, %rd3781;
	xor.b64  	%rd3783, %rd3782, %rd3780;
	shf.r.wrap.b32 	%r2677, %r2520, %r2519, 1;
	shf.r.wrap.b32 	%r2678, %r2519, %r2520, 1;
	mov.b64 	%rd3784, {%r2678, %r2677};
	shf.r.wrap.b32 	%r2679, %r2520, %r2519, 8;
	shf.r.wrap.b32 	%r2680, %r2519, %r2520, 8;
	mov.b64 	%rd3785, {%r2680, %r2679};
	shr.u64 	%rd3786, %rd3596, 7;
	xor.b64  	%rd3787, %rd3784, %rd3786;
	xor.b64  	%rd3788, %rd3787, %rd3785;
	add.s64 	%rd3789, %rd3700, %rd3199;
	add.s64 	%rd3790, %rd3789, %rd3783;
	add.s64 	%rd3791, %rd3790, %rd3788;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2681,%dummy}, %rd3572;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2682}, %rd3572;
	}
	shf.r.wrap.b32 	%r2683, %r2682, %r2681, 14;
	shf.r.wrap.b32 	%r2684, %r2681, %r2682, 14;
	mov.b64 	%rd3792, {%r2684, %r2683};
	shf.r.wrap.b32 	%r2685, %r2682, %r2681, 18;
	shf.r.wrap.b32 	%r2686, %r2681, %r2682, 18;
	mov.b64 	%rd3793, {%r2686, %r2685};
	xor.b64  	%rd3794, %rd3793, %rd3792;
	shf.l.wrap.b32 	%r2687, %r2681, %r2682, 23;
	shf.l.wrap.b32 	%r2688, %r2682, %r2681, 23;
	mov.b64 	%rd3795, {%r2688, %r2687};
	xor.b64  	%rd3796, %rd3794, %rd3795;
	xor.b64  	%rd3797, %rd3548, %rd3524;
	and.b64  	%rd3798, %rd3797, %rd3572;
	xor.b64  	%rd3799, %rd3798, %rd3524;
	add.s64 	%rd3800, %rd3799, %rd3500;
	add.s64 	%rd3801, %rd3800, %rd3596;
	add.s64 	%rd3802, %rd3801, %rd8804;
	add.s64 	%rd3803, %rd3802, %rd3796;
	add.s64 	%rd3804, %rd3803, %rd3511;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2689,%dummy}, %rd3583;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2690}, %rd3583;
	}
	shf.r.wrap.b32 	%r2691, %r2690, %r2689, 28;
	shf.r.wrap.b32 	%r2692, %r2689, %r2690, 28;
	mov.b64 	%rd3805, {%r2692, %r2691};
	shf.l.wrap.b32 	%r2693, %r2689, %r2690, 30;
	shf.l.wrap.b32 	%r2694, %r2690, %r2689, 30;
	mov.b64 	%rd3806, {%r2694, %r2693};
	xor.b64  	%rd3807, %rd3806, %rd3805;
	shf.l.wrap.b32 	%r2695, %r2689, %r2690, 25;
	shf.l.wrap.b32 	%r2696, %r2690, %r2689, 25;
	mov.b64 	%rd3808, {%r2696, %r2695};
	xor.b64  	%rd3809, %rd3807, %rd3808;
	xor.b64  	%rd3810, %rd3583, %rd3535;
	xor.b64  	%rd3811, %rd3583, %rd3559;
	and.b64  	%rd3812, %rd3811, %rd3810;
	xor.b64  	%rd3813, %rd3812, %rd3583;
	add.s64 	%rd3814, %rd3803, %rd3813;
	add.s64 	%rd3815, %rd3814, %rd3809;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2697,%dummy}, %rd3804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2698}, %rd3804;
	}
	shf.r.wrap.b32 	%r2699, %r2698, %r2697, 14;
	shf.r.wrap.b32 	%r2700, %r2697, %r2698, 14;
	mov.b64 	%rd3816, {%r2700, %r2699};
	shf.r.wrap.b32 	%r2701, %r2698, %r2697, 18;
	shf.r.wrap.b32 	%r2702, %r2697, %r2698, 18;
	mov.b64 	%rd3817, {%r2702, %r2701};
	xor.b64  	%rd3818, %rd3817, %rd3816;
	shf.l.wrap.b32 	%r2703, %r2697, %r2698, 23;
	shf.l.wrap.b32 	%r2704, %r2698, %r2697, 23;
	mov.b64 	%rd3819, {%r2704, %r2703};
	xor.b64  	%rd3820, %rd3818, %rd3819;
	xor.b64  	%rd3821, %rd3572, %rd3548;
	and.b64  	%rd3822, %rd3804, %rd3821;
	xor.b64  	%rd3823, %rd3822, %rd3548;
	add.s64 	%rd3824, %rd3609, %rd3524;
	add.s64 	%rd3825, %rd3824, %rd8803;
	add.s64 	%rd3826, %rd3825, %rd3823;
	add.s64 	%rd3827, %rd3826, %rd3820;
	add.s64 	%rd3828, %rd3827, %rd3535;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2705,%dummy}, %rd3815;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2706}, %rd3815;
	}
	shf.r.wrap.b32 	%r2707, %r2706, %r2705, 28;
	shf.r.wrap.b32 	%r2708, %r2705, %r2706, 28;
	mov.b64 	%rd3829, {%r2708, %r2707};
	shf.l.wrap.b32 	%r2709, %r2705, %r2706, 30;
	shf.l.wrap.b32 	%r2710, %r2706, %r2705, 30;
	mov.b64 	%rd3830, {%r2710, %r2709};
	xor.b64  	%rd3831, %rd3830, %rd3829;
	shf.l.wrap.b32 	%r2711, %r2705, %r2706, 25;
	shf.l.wrap.b32 	%r2712, %r2706, %r2705, 25;
	mov.b64 	%rd3832, {%r2712, %r2711};
	xor.b64  	%rd3833, %rd3831, %rd3832;
	xor.b64  	%rd3834, %rd3815, %rd3559;
	xor.b64  	%rd3835, %rd3815, %rd3583;
	and.b64  	%rd3836, %rd3835, %rd3834;
	xor.b64  	%rd3837, %rd3836, %rd3815;
	add.s64 	%rd3838, %rd3827, %rd3837;
	add.s64 	%rd3839, %rd3838, %rd3833;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2713,%dummy}, %rd3828;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2714}, %rd3828;
	}
	shf.r.wrap.b32 	%r2715, %r2714, %r2713, 14;
	shf.r.wrap.b32 	%r2716, %r2713, %r2714, 14;
	mov.b64 	%rd3840, {%r2716, %r2715};
	shf.r.wrap.b32 	%r2717, %r2714, %r2713, 18;
	shf.r.wrap.b32 	%r2718, %r2713, %r2714, 18;
	mov.b64 	%rd3841, {%r2718, %r2717};
	xor.b64  	%rd3842, %rd3841, %rd3840;
	shf.l.wrap.b32 	%r2719, %r2713, %r2714, 23;
	shf.l.wrap.b32 	%r2720, %r2714, %r2713, 23;
	mov.b64 	%rd3843, {%r2720, %r2719};
	xor.b64  	%rd3844, %rd3842, %rd3843;
	xor.b64  	%rd3845, %rd3804, %rd3572;
	and.b64  	%rd3846, %rd3828, %rd3845;
	xor.b64  	%rd3847, %rd3846, %rd3572;
	add.s64 	%rd3848, %rd3622, %rd3548;
	add.s64 	%rd3849, %rd3848, %rd8802;
	add.s64 	%rd3850, %rd3849, %rd3847;
	add.s64 	%rd3851, %rd3850, %rd3844;
	add.s64 	%rd3852, %rd3851, %rd3559;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2721,%dummy}, %rd3839;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2722}, %rd3839;
	}
	shf.r.wrap.b32 	%r2723, %r2722, %r2721, 28;
	shf.r.wrap.b32 	%r2724, %r2721, %r2722, 28;
	mov.b64 	%rd3853, {%r2724, %r2723};
	shf.l.wrap.b32 	%r2725, %r2721, %r2722, 30;
	shf.l.wrap.b32 	%r2726, %r2722, %r2721, 30;
	mov.b64 	%rd3854, {%r2726, %r2725};
	xor.b64  	%rd3855, %rd3854, %rd3853;
	shf.l.wrap.b32 	%r2727, %r2721, %r2722, 25;
	shf.l.wrap.b32 	%r2728, %r2722, %r2721, 25;
	mov.b64 	%rd3856, {%r2728, %r2727};
	xor.b64  	%rd3857, %rd3855, %rd3856;
	xor.b64  	%rd3858, %rd3839, %rd3583;
	xor.b64  	%rd3859, %rd3839, %rd3815;
	and.b64  	%rd3860, %rd3859, %rd3858;
	xor.b64  	%rd3861, %rd3860, %rd3839;
	add.s64 	%rd3862, %rd3851, %rd3861;
	add.s64 	%rd3863, %rd3862, %rd3857;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2729,%dummy}, %rd3852;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2730}, %rd3852;
	}
	shf.r.wrap.b32 	%r2731, %r2730, %r2729, 14;
	shf.r.wrap.b32 	%r2732, %r2729, %r2730, 14;
	mov.b64 	%rd3864, {%r2732, %r2731};
	shf.r.wrap.b32 	%r2733, %r2730, %r2729, 18;
	shf.r.wrap.b32 	%r2734, %r2729, %r2730, 18;
	mov.b64 	%rd3865, {%r2734, %r2733};
	xor.b64  	%rd3866, %rd3865, %rd3864;
	shf.l.wrap.b32 	%r2735, %r2729, %r2730, 23;
	shf.l.wrap.b32 	%r2736, %r2730, %r2729, 23;
	mov.b64 	%rd3867, {%r2736, %r2735};
	xor.b64  	%rd3868, %rd3866, %rd3867;
	xor.b64  	%rd3869, %rd3828, %rd3804;
	and.b64  	%rd3870, %rd3852, %rd3869;
	xor.b64  	%rd3871, %rd3870, %rd3804;
	add.s64 	%rd3872, %rd3635, %rd3572;
	add.s64 	%rd3873, %rd3872, %rd8801;
	add.s64 	%rd3874, %rd3873, %rd3871;
	add.s64 	%rd3875, %rd3874, %rd3868;
	add.s64 	%rd3876, %rd3875, %rd3583;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2737,%dummy}, %rd3863;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2738}, %rd3863;
	}
	shf.r.wrap.b32 	%r2739, %r2738, %r2737, 28;
	shf.r.wrap.b32 	%r2740, %r2737, %r2738, 28;
	mov.b64 	%rd3877, {%r2740, %r2739};
	shf.l.wrap.b32 	%r2741, %r2737, %r2738, 30;
	shf.l.wrap.b32 	%r2742, %r2738, %r2737, 30;
	mov.b64 	%rd3878, {%r2742, %r2741};
	xor.b64  	%rd3879, %rd3878, %rd3877;
	shf.l.wrap.b32 	%r2743, %r2737, %r2738, 25;
	shf.l.wrap.b32 	%r2744, %r2738, %r2737, 25;
	mov.b64 	%rd3880, {%r2744, %r2743};
	xor.b64  	%rd3881, %rd3879, %rd3880;
	xor.b64  	%rd3882, %rd3863, %rd3815;
	xor.b64  	%rd3883, %rd3863, %rd3839;
	and.b64  	%rd3884, %rd3883, %rd3882;
	xor.b64  	%rd3885, %rd3884, %rd3863;
	add.s64 	%rd3886, %rd3875, %rd3885;
	add.s64 	%rd3887, %rd3886, %rd3881;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2745,%dummy}, %rd3876;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2746}, %rd3876;
	}
	shf.r.wrap.b32 	%r2747, %r2746, %r2745, 14;
	shf.r.wrap.b32 	%r2748, %r2745, %r2746, 14;
	mov.b64 	%rd3888, {%r2748, %r2747};
	shf.r.wrap.b32 	%r2749, %r2746, %r2745, 18;
	shf.r.wrap.b32 	%r2750, %r2745, %r2746, 18;
	mov.b64 	%rd3889, {%r2750, %r2749};
	xor.b64  	%rd3890, %rd3889, %rd3888;
	shf.l.wrap.b32 	%r2751, %r2745, %r2746, 23;
	shf.l.wrap.b32 	%r2752, %r2746, %r2745, 23;
	mov.b64 	%rd3891, {%r2752, %r2751};
	xor.b64  	%rd3892, %rd3890, %rd3891;
	xor.b64  	%rd3893, %rd3852, %rd3828;
	and.b64  	%rd3894, %rd3876, %rd3893;
	xor.b64  	%rd3895, %rd3894, %rd3828;
	add.s64 	%rd3896, %rd3804, %rd3648;
	add.s64 	%rd3897, %rd3896, %rd8800;
	add.s64 	%rd3898, %rd3897, %rd3895;
	add.s64 	%rd3899, %rd3898, %rd3892;
	add.s64 	%rd3900, %rd3899, %rd3815;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2753,%dummy}, %rd3887;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2754}, %rd3887;
	}
	shf.r.wrap.b32 	%r2755, %r2754, %r2753, 28;
	shf.r.wrap.b32 	%r2756, %r2753, %r2754, 28;
	mov.b64 	%rd3901, {%r2756, %r2755};
	shf.l.wrap.b32 	%r2757, %r2753, %r2754, 30;
	shf.l.wrap.b32 	%r2758, %r2754, %r2753, 30;
	mov.b64 	%rd3902, {%r2758, %r2757};
	xor.b64  	%rd3903, %rd3902, %rd3901;
	shf.l.wrap.b32 	%r2759, %r2753, %r2754, 25;
	shf.l.wrap.b32 	%r2760, %r2754, %r2753, 25;
	mov.b64 	%rd3904, {%r2760, %r2759};
	xor.b64  	%rd3905, %rd3903, %rd3904;
	xor.b64  	%rd3906, %rd3887, %rd3839;
	xor.b64  	%rd3907, %rd3887, %rd3863;
	and.b64  	%rd3908, %rd3907, %rd3906;
	xor.b64  	%rd3909, %rd3908, %rd3887;
	add.s64 	%rd3910, %rd3899, %rd3909;
	add.s64 	%rd3911, %rd3910, %rd3905;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2761,%dummy}, %rd3900;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2762}, %rd3900;
	}
	shf.r.wrap.b32 	%r2763, %r2762, %r2761, 14;
	shf.r.wrap.b32 	%r2764, %r2761, %r2762, 14;
	mov.b64 	%rd3912, {%r2764, %r2763};
	shf.r.wrap.b32 	%r2765, %r2762, %r2761, 18;
	shf.r.wrap.b32 	%r2766, %r2761, %r2762, 18;
	mov.b64 	%rd3913, {%r2766, %r2765};
	xor.b64  	%rd3914, %rd3913, %rd3912;
	shf.l.wrap.b32 	%r2767, %r2761, %r2762, 23;
	shf.l.wrap.b32 	%r2768, %r2762, %r2761, 23;
	mov.b64 	%rd3915, {%r2768, %r2767};
	xor.b64  	%rd3916, %rd3914, %rd3915;
	xor.b64  	%rd3917, %rd3876, %rd3852;
	and.b64  	%rd3918, %rd3900, %rd3917;
	xor.b64  	%rd3919, %rd3918, %rd3852;
	add.s64 	%rd3920, %rd3828, %rd3661;
	add.s64 	%rd3921, %rd3920, %rd8799;
	add.s64 	%rd3922, %rd3921, %rd3919;
	add.s64 	%rd3923, %rd3922, %rd3916;
	add.s64 	%rd3924, %rd3923, %rd3839;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2769,%dummy}, %rd3911;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2770}, %rd3911;
	}
	shf.r.wrap.b32 	%r2771, %r2770, %r2769, 28;
	shf.r.wrap.b32 	%r2772, %r2769, %r2770, 28;
	mov.b64 	%rd3925, {%r2772, %r2771};
	shf.l.wrap.b32 	%r2773, %r2769, %r2770, 30;
	shf.l.wrap.b32 	%r2774, %r2770, %r2769, 30;
	mov.b64 	%rd3926, {%r2774, %r2773};
	xor.b64  	%rd3927, %rd3926, %rd3925;
	shf.l.wrap.b32 	%r2775, %r2769, %r2770, 25;
	shf.l.wrap.b32 	%r2776, %r2770, %r2769, 25;
	mov.b64 	%rd3928, {%r2776, %r2775};
	xor.b64  	%rd3929, %rd3927, %rd3928;
	xor.b64  	%rd3930, %rd3911, %rd3863;
	xor.b64  	%rd3931, %rd3911, %rd3887;
	and.b64  	%rd3932, %rd3931, %rd3930;
	xor.b64  	%rd3933, %rd3932, %rd3911;
	add.s64 	%rd3934, %rd3923, %rd3933;
	add.s64 	%rd3935, %rd3934, %rd3929;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2777,%dummy}, %rd3924;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2778}, %rd3924;
	}
	shf.r.wrap.b32 	%r2779, %r2778, %r2777, 14;
	shf.r.wrap.b32 	%r2780, %r2777, %r2778, 14;
	mov.b64 	%rd3936, {%r2780, %r2779};
	shf.r.wrap.b32 	%r2781, %r2778, %r2777, 18;
	shf.r.wrap.b32 	%r2782, %r2777, %r2778, 18;
	mov.b64 	%rd3937, {%r2782, %r2781};
	xor.b64  	%rd3938, %rd3937, %rd3936;
	shf.l.wrap.b32 	%r2783, %r2777, %r2778, 23;
	shf.l.wrap.b32 	%r2784, %r2778, %r2777, 23;
	mov.b64 	%rd3939, {%r2784, %r2783};
	xor.b64  	%rd3940, %rd3938, %rd3939;
	xor.b64  	%rd3941, %rd3900, %rd3876;
	and.b64  	%rd3942, %rd3924, %rd3941;
	xor.b64  	%rd3943, %rd3942, %rd3876;
	add.s64 	%rd3944, %rd3852, %rd3674;
	add.s64 	%rd3945, %rd3944, %rd8798;
	add.s64 	%rd3946, %rd3945, %rd3943;
	add.s64 	%rd3947, %rd3946, %rd3940;
	add.s64 	%rd3948, %rd3947, %rd3863;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2785,%dummy}, %rd3935;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2786}, %rd3935;
	}
	shf.r.wrap.b32 	%r2787, %r2786, %r2785, 28;
	shf.r.wrap.b32 	%r2788, %r2785, %r2786, 28;
	mov.b64 	%rd3949, {%r2788, %r2787};
	shf.l.wrap.b32 	%r2789, %r2785, %r2786, 30;
	shf.l.wrap.b32 	%r2790, %r2786, %r2785, 30;
	mov.b64 	%rd3950, {%r2790, %r2789};
	xor.b64  	%rd3951, %rd3950, %rd3949;
	shf.l.wrap.b32 	%r2791, %r2785, %r2786, 25;
	shf.l.wrap.b32 	%r2792, %r2786, %r2785, 25;
	mov.b64 	%rd3952, {%r2792, %r2791};
	xor.b64  	%rd3953, %rd3951, %rd3952;
	xor.b64  	%rd3954, %rd3935, %rd3887;
	xor.b64  	%rd3955, %rd3935, %rd3911;
	and.b64  	%rd3956, %rd3955, %rd3954;
	xor.b64  	%rd3957, %rd3956, %rd3935;
	add.s64 	%rd3958, %rd3947, %rd3957;
	add.s64 	%rd3959, %rd3958, %rd3953;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2793,%dummy}, %rd3948;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2794}, %rd3948;
	}
	shf.r.wrap.b32 	%r2795, %r2794, %r2793, 14;
	shf.r.wrap.b32 	%r2796, %r2793, %r2794, 14;
	mov.b64 	%rd3960, {%r2796, %r2795};
	shf.r.wrap.b32 	%r2797, %r2794, %r2793, 18;
	shf.r.wrap.b32 	%r2798, %r2793, %r2794, 18;
	mov.b64 	%rd3961, {%r2798, %r2797};
	xor.b64  	%rd3962, %rd3961, %rd3960;
	shf.l.wrap.b32 	%r2799, %r2793, %r2794, 23;
	shf.l.wrap.b32 	%r2800, %r2794, %r2793, 23;
	mov.b64 	%rd3963, {%r2800, %r2799};
	xor.b64  	%rd3964, %rd3962, %rd3963;
	xor.b64  	%rd3965, %rd3924, %rd3900;
	and.b64  	%rd3966, %rd3948, %rd3965;
	xor.b64  	%rd3967, %rd3966, %rd3900;
	add.s64 	%rd3968, %rd3876, %rd3687;
	add.s64 	%rd3969, %rd3968, %rd8797;
	add.s64 	%rd3970, %rd3969, %rd3967;
	add.s64 	%rd3971, %rd3970, %rd3964;
	add.s64 	%rd3972, %rd3971, %rd3887;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2801,%dummy}, %rd3959;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2802}, %rd3959;
	}
	shf.r.wrap.b32 	%r2803, %r2802, %r2801, 28;
	shf.r.wrap.b32 	%r2804, %r2801, %r2802, 28;
	mov.b64 	%rd3973, {%r2804, %r2803};
	shf.l.wrap.b32 	%r2805, %r2801, %r2802, 30;
	shf.l.wrap.b32 	%r2806, %r2802, %r2801, 30;
	mov.b64 	%rd3974, {%r2806, %r2805};
	xor.b64  	%rd3975, %rd3974, %rd3973;
	shf.l.wrap.b32 	%r2807, %r2801, %r2802, 25;
	shf.l.wrap.b32 	%r2808, %r2802, %r2801, 25;
	mov.b64 	%rd3976, {%r2808, %r2807};
	xor.b64  	%rd3977, %rd3975, %rd3976;
	xor.b64  	%rd3978, %rd3959, %rd3911;
	xor.b64  	%rd3979, %rd3959, %rd3935;
	and.b64  	%rd3980, %rd3979, %rd3978;
	xor.b64  	%rd3981, %rd3980, %rd3959;
	add.s64 	%rd3982, %rd3971, %rd3981;
	add.s64 	%rd3983, %rd3982, %rd3977;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2809,%dummy}, %rd3972;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2810}, %rd3972;
	}
	shf.r.wrap.b32 	%r2811, %r2810, %r2809, 14;
	shf.r.wrap.b32 	%r2812, %r2809, %r2810, 14;
	mov.b64 	%rd3984, {%r2812, %r2811};
	shf.r.wrap.b32 	%r2813, %r2810, %r2809, 18;
	shf.r.wrap.b32 	%r2814, %r2809, %r2810, 18;
	mov.b64 	%rd3985, {%r2814, %r2813};
	xor.b64  	%rd3986, %rd3985, %rd3984;
	shf.l.wrap.b32 	%r2815, %r2809, %r2810, 23;
	shf.l.wrap.b32 	%r2816, %r2810, %r2809, 23;
	mov.b64 	%rd3987, {%r2816, %r2815};
	xor.b64  	%rd3988, %rd3986, %rd3987;
	xor.b64  	%rd3989, %rd3948, %rd3924;
	and.b64  	%rd3990, %rd3972, %rd3989;
	xor.b64  	%rd3991, %rd3990, %rd3924;
	add.s64 	%rd3992, %rd3900, %rd3700;
	add.s64 	%rd3993, %rd3992, %rd8796;
	add.s64 	%rd3994, %rd3993, %rd3991;
	add.s64 	%rd3995, %rd3994, %rd3988;
	add.s64 	%rd3996, %rd3995, %rd3911;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2817,%dummy}, %rd3983;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2818}, %rd3983;
	}
	shf.r.wrap.b32 	%r2819, %r2818, %r2817, 28;
	shf.r.wrap.b32 	%r2820, %r2817, %r2818, 28;
	mov.b64 	%rd3997, {%r2820, %r2819};
	shf.l.wrap.b32 	%r2821, %r2817, %r2818, 30;
	shf.l.wrap.b32 	%r2822, %r2818, %r2817, 30;
	mov.b64 	%rd3998, {%r2822, %r2821};
	xor.b64  	%rd3999, %rd3998, %rd3997;
	shf.l.wrap.b32 	%r2823, %r2817, %r2818, 25;
	shf.l.wrap.b32 	%r2824, %r2818, %r2817, 25;
	mov.b64 	%rd4000, {%r2824, %r2823};
	xor.b64  	%rd4001, %rd3999, %rd4000;
	xor.b64  	%rd4002, %rd3983, %rd3935;
	xor.b64  	%rd4003, %rd3983, %rd3959;
	and.b64  	%rd4004, %rd4003, %rd4002;
	xor.b64  	%rd4005, %rd4004, %rd3983;
	add.s64 	%rd4006, %rd3995, %rd4005;
	add.s64 	%rd4007, %rd4006, %rd4001;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2825,%dummy}, %rd3996;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2826}, %rd3996;
	}
	shf.r.wrap.b32 	%r2827, %r2826, %r2825, 14;
	shf.r.wrap.b32 	%r2828, %r2825, %r2826, 14;
	mov.b64 	%rd4008, {%r2828, %r2827};
	shf.r.wrap.b32 	%r2829, %r2826, %r2825, 18;
	shf.r.wrap.b32 	%r2830, %r2825, %r2826, 18;
	mov.b64 	%rd4009, {%r2830, %r2829};
	xor.b64  	%rd4010, %rd4009, %rd4008;
	shf.l.wrap.b32 	%r2831, %r2825, %r2826, 23;
	shf.l.wrap.b32 	%r2832, %r2826, %r2825, 23;
	mov.b64 	%rd4011, {%r2832, %r2831};
	xor.b64  	%rd4012, %rd4010, %rd4011;
	xor.b64  	%rd4013, %rd3972, %rd3948;
	and.b64  	%rd4014, %rd3996, %rd4013;
	xor.b64  	%rd4015, %rd4014, %rd3948;
	add.s64 	%rd4016, %rd3924, %rd3713;
	add.s64 	%rd4017, %rd4016, %rd8795;
	add.s64 	%rd4018, %rd4017, %rd4015;
	add.s64 	%rd4019, %rd4018, %rd4012;
	add.s64 	%rd4020, %rd4019, %rd3935;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2833,%dummy}, %rd4007;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2834}, %rd4007;
	}
	shf.r.wrap.b32 	%r2835, %r2834, %r2833, 28;
	shf.r.wrap.b32 	%r2836, %r2833, %r2834, 28;
	mov.b64 	%rd4021, {%r2836, %r2835};
	shf.l.wrap.b32 	%r2837, %r2833, %r2834, 30;
	shf.l.wrap.b32 	%r2838, %r2834, %r2833, 30;
	mov.b64 	%rd4022, {%r2838, %r2837};
	xor.b64  	%rd4023, %rd4022, %rd4021;
	shf.l.wrap.b32 	%r2839, %r2833, %r2834, 25;
	shf.l.wrap.b32 	%r2840, %r2834, %r2833, 25;
	mov.b64 	%rd4024, {%r2840, %r2839};
	xor.b64  	%rd4025, %rd4023, %rd4024;
	xor.b64  	%rd4026, %rd4007, %rd3959;
	xor.b64  	%rd4027, %rd4007, %rd3983;
	and.b64  	%rd4028, %rd4027, %rd4026;
	xor.b64  	%rd4029, %rd4028, %rd4007;
	add.s64 	%rd4030, %rd4019, %rd4029;
	add.s64 	%rd4031, %rd4030, %rd4025;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2841,%dummy}, %rd4020;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2842}, %rd4020;
	}
	shf.r.wrap.b32 	%r2843, %r2842, %r2841, 14;
	shf.r.wrap.b32 	%r2844, %r2841, %r2842, 14;
	mov.b64 	%rd4032, {%r2844, %r2843};
	shf.r.wrap.b32 	%r2845, %r2842, %r2841, 18;
	shf.r.wrap.b32 	%r2846, %r2841, %r2842, 18;
	mov.b64 	%rd4033, {%r2846, %r2845};
	xor.b64  	%rd4034, %rd4033, %rd4032;
	shf.l.wrap.b32 	%r2847, %r2841, %r2842, 23;
	shf.l.wrap.b32 	%r2848, %r2842, %r2841, 23;
	mov.b64 	%rd4035, {%r2848, %r2847};
	xor.b64  	%rd4036, %rd4034, %rd4035;
	xor.b64  	%rd4037, %rd3996, %rd3972;
	and.b64  	%rd4038, %rd4020, %rd4037;
	xor.b64  	%rd4039, %rd4038, %rd3972;
	add.s64 	%rd4040, %rd3948, %rd3726;
	add.s64 	%rd4041, %rd4040, %rd8794;
	add.s64 	%rd4042, %rd4041, %rd4039;
	add.s64 	%rd4043, %rd4042, %rd4036;
	add.s64 	%rd4044, %rd4043, %rd3959;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2849,%dummy}, %rd4031;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2850}, %rd4031;
	}
	shf.r.wrap.b32 	%r2851, %r2850, %r2849, 28;
	shf.r.wrap.b32 	%r2852, %r2849, %r2850, 28;
	mov.b64 	%rd4045, {%r2852, %r2851};
	shf.l.wrap.b32 	%r2853, %r2849, %r2850, 30;
	shf.l.wrap.b32 	%r2854, %r2850, %r2849, 30;
	mov.b64 	%rd4046, {%r2854, %r2853};
	xor.b64  	%rd4047, %rd4046, %rd4045;
	shf.l.wrap.b32 	%r2855, %r2849, %r2850, 25;
	shf.l.wrap.b32 	%r2856, %r2850, %r2849, 25;
	mov.b64 	%rd4048, {%r2856, %r2855};
	xor.b64  	%rd4049, %rd4047, %rd4048;
	xor.b64  	%rd4050, %rd4031, %rd3983;
	xor.b64  	%rd4051, %rd4031, %rd4007;
	and.b64  	%rd4052, %rd4051, %rd4050;
	xor.b64  	%rd4053, %rd4052, %rd4031;
	add.s64 	%rd4054, %rd4043, %rd4053;
	add.s64 	%rd4055, %rd4054, %rd4049;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2857,%dummy}, %rd4044;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2858}, %rd4044;
	}
	shf.r.wrap.b32 	%r2859, %r2858, %r2857, 14;
	shf.r.wrap.b32 	%r2860, %r2857, %r2858, 14;
	mov.b64 	%rd4056, {%r2860, %r2859};
	shf.r.wrap.b32 	%r2861, %r2858, %r2857, 18;
	shf.r.wrap.b32 	%r2862, %r2857, %r2858, 18;
	mov.b64 	%rd4057, {%r2862, %r2861};
	xor.b64  	%rd4058, %rd4057, %rd4056;
	shf.l.wrap.b32 	%r2863, %r2857, %r2858, 23;
	shf.l.wrap.b32 	%r2864, %r2858, %r2857, 23;
	mov.b64 	%rd4059, {%r2864, %r2863};
	xor.b64  	%rd4060, %rd4058, %rd4059;
	xor.b64  	%rd4061, %rd4020, %rd3996;
	and.b64  	%rd4062, %rd4044, %rd4061;
	xor.b64  	%rd4063, %rd4062, %rd3996;
	add.s64 	%rd4064, %rd3972, %rd3739;
	add.s64 	%rd4065, %rd4064, %rd8793;
	add.s64 	%rd4066, %rd4065, %rd4063;
	add.s64 	%rd4067, %rd4066, %rd4060;
	add.s64 	%rd4068, %rd4067, %rd3983;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2865,%dummy}, %rd4055;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2866}, %rd4055;
	}
	shf.r.wrap.b32 	%r2867, %r2866, %r2865, 28;
	shf.r.wrap.b32 	%r2868, %r2865, %r2866, 28;
	mov.b64 	%rd4069, {%r2868, %r2867};
	shf.l.wrap.b32 	%r2869, %r2865, %r2866, 30;
	shf.l.wrap.b32 	%r2870, %r2866, %r2865, 30;
	mov.b64 	%rd4070, {%r2870, %r2869};
	xor.b64  	%rd4071, %rd4070, %rd4069;
	shf.l.wrap.b32 	%r2871, %r2865, %r2866, 25;
	shf.l.wrap.b32 	%r2872, %r2866, %r2865, 25;
	mov.b64 	%rd4072, {%r2872, %r2871};
	xor.b64  	%rd4073, %rd4071, %rd4072;
	xor.b64  	%rd4074, %rd4055, %rd4007;
	xor.b64  	%rd4075, %rd4055, %rd4031;
	and.b64  	%rd4076, %rd4075, %rd4074;
	xor.b64  	%rd4077, %rd4076, %rd4055;
	add.s64 	%rd4078, %rd4067, %rd4077;
	add.s64 	%rd4079, %rd4078, %rd4073;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2873,%dummy}, %rd4068;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2874}, %rd4068;
	}
	shf.r.wrap.b32 	%r2875, %r2874, %r2873, 14;
	shf.r.wrap.b32 	%r2876, %r2873, %r2874, 14;
	mov.b64 	%rd4080, {%r2876, %r2875};
	shf.r.wrap.b32 	%r2877, %r2874, %r2873, 18;
	shf.r.wrap.b32 	%r2878, %r2873, %r2874, 18;
	mov.b64 	%rd4081, {%r2878, %r2877};
	xor.b64  	%rd4082, %rd4081, %rd4080;
	shf.l.wrap.b32 	%r2879, %r2873, %r2874, 23;
	shf.l.wrap.b32 	%r2880, %r2874, %r2873, 23;
	mov.b64 	%rd4083, {%r2880, %r2879};
	xor.b64  	%rd4084, %rd4082, %rd4083;
	xor.b64  	%rd4085, %rd4044, %rd4020;
	and.b64  	%rd4086, %rd4068, %rd4085;
	xor.b64  	%rd4087, %rd4086, %rd4020;
	add.s64 	%rd4088, %rd3996, %rd3752;
	add.s64 	%rd4089, %rd4088, %rd8792;
	add.s64 	%rd4090, %rd4089, %rd4087;
	add.s64 	%rd4091, %rd4090, %rd4084;
	add.s64 	%rd4092, %rd4091, %rd4007;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2881,%dummy}, %rd4079;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2882}, %rd4079;
	}
	shf.r.wrap.b32 	%r2883, %r2882, %r2881, 28;
	shf.r.wrap.b32 	%r2884, %r2881, %r2882, 28;
	mov.b64 	%rd4093, {%r2884, %r2883};
	shf.l.wrap.b32 	%r2885, %r2881, %r2882, 30;
	shf.l.wrap.b32 	%r2886, %r2882, %r2881, 30;
	mov.b64 	%rd4094, {%r2886, %r2885};
	xor.b64  	%rd4095, %rd4094, %rd4093;
	shf.l.wrap.b32 	%r2887, %r2881, %r2882, 25;
	shf.l.wrap.b32 	%r2888, %r2882, %r2881, 25;
	mov.b64 	%rd4096, {%r2888, %r2887};
	xor.b64  	%rd4097, %rd4095, %rd4096;
	xor.b64  	%rd4098, %rd4079, %rd4031;
	xor.b64  	%rd4099, %rd4079, %rd4055;
	and.b64  	%rd4100, %rd4099, %rd4098;
	xor.b64  	%rd4101, %rd4100, %rd4079;
	add.s64 	%rd4102, %rd4091, %rd4101;
	add.s64 	%rd4103, %rd4102, %rd4097;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2889,%dummy}, %rd4092;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2890}, %rd4092;
	}
	shf.r.wrap.b32 	%r2891, %r2890, %r2889, 14;
	shf.r.wrap.b32 	%r2892, %r2889, %r2890, 14;
	mov.b64 	%rd4104, {%r2892, %r2891};
	shf.r.wrap.b32 	%r2893, %r2890, %r2889, 18;
	shf.r.wrap.b32 	%r2894, %r2889, %r2890, 18;
	mov.b64 	%rd4105, {%r2894, %r2893};
	xor.b64  	%rd4106, %rd4105, %rd4104;
	shf.l.wrap.b32 	%r2895, %r2889, %r2890, 23;
	shf.l.wrap.b32 	%r2896, %r2890, %r2889, 23;
	mov.b64 	%rd4107, {%r2896, %r2895};
	xor.b64  	%rd4108, %rd4106, %rd4107;
	xor.b64  	%rd4109, %rd4068, %rd4044;
	and.b64  	%rd4110, %rd4092, %rd4109;
	xor.b64  	%rd4111, %rd4110, %rd4044;
	add.s64 	%rd4112, %rd4020, %rd3765;
	add.s64 	%rd4113, %rd4112, %rd8791;
	add.s64 	%rd4114, %rd4113, %rd4111;
	add.s64 	%rd4115, %rd4114, %rd4108;
	add.s64 	%rd4116, %rd4115, %rd4031;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2897,%dummy}, %rd4103;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2898}, %rd4103;
	}
	shf.r.wrap.b32 	%r2899, %r2898, %r2897, 28;
	shf.r.wrap.b32 	%r2900, %r2897, %r2898, 28;
	mov.b64 	%rd4117, {%r2900, %r2899};
	shf.l.wrap.b32 	%r2901, %r2897, %r2898, 30;
	shf.l.wrap.b32 	%r2902, %r2898, %r2897, 30;
	mov.b64 	%rd4118, {%r2902, %r2901};
	xor.b64  	%rd4119, %rd4118, %rd4117;
	shf.l.wrap.b32 	%r2903, %r2897, %r2898, 25;
	shf.l.wrap.b32 	%r2904, %r2898, %r2897, 25;
	mov.b64 	%rd4120, {%r2904, %r2903};
	xor.b64  	%rd4121, %rd4119, %rd4120;
	xor.b64  	%rd4122, %rd4103, %rd4055;
	xor.b64  	%rd4123, %rd4103, %rd4079;
	and.b64  	%rd4124, %rd4123, %rd4122;
	xor.b64  	%rd4125, %rd4124, %rd4103;
	add.s64 	%rd4126, %rd4115, %rd4125;
	add.s64 	%rd4127, %rd4126, %rd4121;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2905,%dummy}, %rd4116;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2906}, %rd4116;
	}
	shf.r.wrap.b32 	%r2907, %r2906, %r2905, 14;
	shf.r.wrap.b32 	%r2908, %r2905, %r2906, 14;
	mov.b64 	%rd4128, {%r2908, %r2907};
	shf.r.wrap.b32 	%r2909, %r2906, %r2905, 18;
	shf.r.wrap.b32 	%r2910, %r2905, %r2906, 18;
	mov.b64 	%rd4129, {%r2910, %r2909};
	xor.b64  	%rd4130, %rd4129, %rd4128;
	shf.l.wrap.b32 	%r2911, %r2905, %r2906, 23;
	shf.l.wrap.b32 	%r2912, %r2906, %r2905, 23;
	mov.b64 	%rd4131, {%r2912, %r2911};
	xor.b64  	%rd4132, %rd4130, %rd4131;
	xor.b64  	%rd4133, %rd4092, %rd4068;
	and.b64  	%rd4134, %rd4116, %rd4133;
	xor.b64  	%rd4135, %rd4134, %rd4068;
	add.s64 	%rd4136, %rd4044, %rd3778;
	add.s64 	%rd4137, %rd4136, %rd8790;
	add.s64 	%rd4138, %rd4137, %rd4135;
	add.s64 	%rd4139, %rd4138, %rd4132;
	add.s64 	%rd4140, %rd4139, %rd4055;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2913,%dummy}, %rd4127;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2914}, %rd4127;
	}
	shf.r.wrap.b32 	%r2915, %r2914, %r2913, 28;
	shf.r.wrap.b32 	%r2916, %r2913, %r2914, 28;
	mov.b64 	%rd4141, {%r2916, %r2915};
	shf.l.wrap.b32 	%r2917, %r2913, %r2914, 30;
	shf.l.wrap.b32 	%r2918, %r2914, %r2913, 30;
	mov.b64 	%rd4142, {%r2918, %r2917};
	xor.b64  	%rd4143, %rd4142, %rd4141;
	shf.l.wrap.b32 	%r2919, %r2913, %r2914, 25;
	shf.l.wrap.b32 	%r2920, %r2914, %r2913, 25;
	mov.b64 	%rd4144, {%r2920, %r2919};
	xor.b64  	%rd4145, %rd4143, %rd4144;
	xor.b64  	%rd4146, %rd4127, %rd4079;
	xor.b64  	%rd4147, %rd4127, %rd4103;
	and.b64  	%rd4148, %rd4147, %rd4146;
	xor.b64  	%rd4149, %rd4148, %rd4127;
	add.s64 	%rd4150, %rd4139, %rd4149;
	add.s64 	%rd4151, %rd4150, %rd4145;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2921,%dummy}, %rd4140;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2922}, %rd4140;
	}
	shf.r.wrap.b32 	%r2923, %r2922, %r2921, 14;
	shf.r.wrap.b32 	%r2924, %r2921, %r2922, 14;
	mov.b64 	%rd4152, {%r2924, %r2923};
	shf.r.wrap.b32 	%r2925, %r2922, %r2921, 18;
	shf.r.wrap.b32 	%r2926, %r2921, %r2922, 18;
	mov.b64 	%rd4153, {%r2926, %r2925};
	xor.b64  	%rd4154, %rd4153, %rd4152;
	shf.l.wrap.b32 	%r2927, %r2921, %r2922, 23;
	shf.l.wrap.b32 	%r2928, %r2922, %r2921, 23;
	mov.b64 	%rd4155, {%r2928, %r2927};
	xor.b64  	%rd4156, %rd4154, %rd4155;
	xor.b64  	%rd4157, %rd4116, %rd4092;
	and.b64  	%rd4158, %rd4140, %rd4157;
	xor.b64  	%rd4159, %rd4158, %rd4092;
	add.s64 	%rd4160, %rd4068, %rd3791;
	add.s64 	%rd4161, %rd4160, %rd8789;
	add.s64 	%rd4162, %rd4161, %rd4159;
	add.s64 	%rd4163, %rd4162, %rd4156;
	add.s64 	%rd4164, %rd4163, %rd4079;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2929,%dummy}, %rd4151;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2930}, %rd4151;
	}
	shf.r.wrap.b32 	%r2931, %r2930, %r2929, 28;
	shf.r.wrap.b32 	%r2932, %r2929, %r2930, 28;
	mov.b64 	%rd4165, {%r2932, %r2931};
	shf.l.wrap.b32 	%r2933, %r2929, %r2930, 30;
	shf.l.wrap.b32 	%r2934, %r2930, %r2929, 30;
	mov.b64 	%rd4166, {%r2934, %r2933};
	xor.b64  	%rd4167, %rd4166, %rd4165;
	shf.l.wrap.b32 	%r2935, %r2929, %r2930, 25;
	shf.l.wrap.b32 	%r2936, %r2930, %r2929, 25;
	mov.b64 	%rd4168, {%r2936, %r2935};
	xor.b64  	%rd4169, %rd4167, %rd4168;
	xor.b64  	%rd4170, %rd4151, %rd4103;
	xor.b64  	%rd4171, %rd4151, %rd4127;
	and.b64  	%rd4172, %rd4171, %rd4170;
	xor.b64  	%rd4173, %rd4172, %rd4151;
	add.s64 	%rd4174, %rd4163, %rd4173;
	add.s64 	%rd4175, %rd4174, %rd4169;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2937,%dummy}, %rd3778;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2938}, %rd3778;
	}
	shf.r.wrap.b32 	%r2939, %r2938, %r2937, 19;
	shf.r.wrap.b32 	%r2940, %r2937, %r2938, 19;
	mov.b64 	%rd4176, {%r2940, %r2939};
	shf.l.wrap.b32 	%r2941, %r2937, %r2938, 3;
	shf.l.wrap.b32 	%r2942, %r2938, %r2937, 3;
	mov.b64 	%rd4177, {%r2942, %r2941};
	shr.u64 	%rd4178, %rd3778, 6;
	xor.b64  	%rd4179, %rd4176, %rd4178;
	xor.b64  	%rd4180, %rd4179, %rd4177;
	shf.r.wrap.b32 	%r2943, %r2532, %r2531, 1;
	shf.r.wrap.b32 	%r2944, %r2531, %r2532, 1;
	mov.b64 	%rd4181, {%r2944, %r2943};
	shf.r.wrap.b32 	%r2945, %r2532, %r2531, 8;
	shf.r.wrap.b32 	%r2946, %r2531, %r2532, 8;
	mov.b64 	%rd4182, {%r2946, %r2945};
	shr.u64 	%rd4183, %rd3609, 7;
	xor.b64  	%rd4184, %rd4181, %rd4183;
	xor.b64  	%rd4185, %rd4184, %rd4182;
	add.s64 	%rd4186, %rd3713, %rd3596;
	add.s64 	%rd4187, %rd4186, %rd4180;
	add.s64 	%rd4188, %rd4187, %rd4185;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2947,%dummy}, %rd3791;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2948}, %rd3791;
	}
	shf.r.wrap.b32 	%r2949, %r2948, %r2947, 19;
	shf.r.wrap.b32 	%r2950, %r2947, %r2948, 19;
	mov.b64 	%rd4189, {%r2950, %r2949};
	shf.l.wrap.b32 	%r2951, %r2947, %r2948, 3;
	shf.l.wrap.b32 	%r2952, %r2948, %r2947, 3;
	mov.b64 	%rd4190, {%r2952, %r2951};
	shr.u64 	%rd4191, %rd3791, 6;
	xor.b64  	%rd4192, %rd4189, %rd4191;
	xor.b64  	%rd4193, %rd4192, %rd4190;
	shf.r.wrap.b32 	%r2953, %r2544, %r2543, 1;
	shf.r.wrap.b32 	%r2954, %r2543, %r2544, 1;
	mov.b64 	%rd4194, {%r2954, %r2953};
	shf.r.wrap.b32 	%r2955, %r2544, %r2543, 8;
	shf.r.wrap.b32 	%r2956, %r2543, %r2544, 8;
	mov.b64 	%rd4195, {%r2956, %r2955};
	shr.u64 	%rd4196, %rd3622, 7;
	xor.b64  	%rd4197, %rd4194, %rd4196;
	xor.b64  	%rd4198, %rd4197, %rd4195;
	add.s64 	%rd4199, %rd3726, %rd3609;
	add.s64 	%rd4200, %rd4199, %rd4193;
	add.s64 	%rd4201, %rd4200, %rd4198;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2957,%dummy}, %rd4188;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2958}, %rd4188;
	}
	shf.r.wrap.b32 	%r2959, %r2958, %r2957, 19;
	shf.r.wrap.b32 	%r2960, %r2957, %r2958, 19;
	mov.b64 	%rd4202, {%r2960, %r2959};
	shf.l.wrap.b32 	%r2961, %r2957, %r2958, 3;
	shf.l.wrap.b32 	%r2962, %r2958, %r2957, 3;
	mov.b64 	%rd4203, {%r2962, %r2961};
	shr.u64 	%rd4204, %rd4188, 6;
	xor.b64  	%rd4205, %rd4202, %rd4204;
	xor.b64  	%rd4206, %rd4205, %rd4203;
	shf.r.wrap.b32 	%r2963, %r2556, %r2555, 1;
	shf.r.wrap.b32 	%r2964, %r2555, %r2556, 1;
	mov.b64 	%rd4207, {%r2964, %r2963};
	shf.r.wrap.b32 	%r2965, %r2556, %r2555, 8;
	shf.r.wrap.b32 	%r2966, %r2555, %r2556, 8;
	mov.b64 	%rd4208, {%r2966, %r2965};
	shr.u64 	%rd4209, %rd3635, 7;
	xor.b64  	%rd4210, %rd4207, %rd4209;
	xor.b64  	%rd4211, %rd4210, %rd4208;
	add.s64 	%rd4212, %rd3739, %rd3622;
	add.s64 	%rd4213, %rd4212, %rd4206;
	add.s64 	%rd4214, %rd4213, %rd4211;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2967,%dummy}, %rd4201;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2968}, %rd4201;
	}
	shf.r.wrap.b32 	%r2969, %r2968, %r2967, 19;
	shf.r.wrap.b32 	%r2970, %r2967, %r2968, 19;
	mov.b64 	%rd4215, {%r2970, %r2969};
	shf.l.wrap.b32 	%r2971, %r2967, %r2968, 3;
	shf.l.wrap.b32 	%r2972, %r2968, %r2967, 3;
	mov.b64 	%rd4216, {%r2972, %r2971};
	shr.u64 	%rd4217, %rd4201, 6;
	xor.b64  	%rd4218, %rd4215, %rd4217;
	xor.b64  	%rd4219, %rd4218, %rd4216;
	shf.r.wrap.b32 	%r2973, %r2568, %r2567, 1;
	shf.r.wrap.b32 	%r2974, %r2567, %r2568, 1;
	mov.b64 	%rd4220, {%r2974, %r2973};
	shf.r.wrap.b32 	%r2975, %r2568, %r2567, 8;
	shf.r.wrap.b32 	%r2976, %r2567, %r2568, 8;
	mov.b64 	%rd4221, {%r2976, %r2975};
	shr.u64 	%rd4222, %rd3648, 7;
	xor.b64  	%rd4223, %rd4220, %rd4222;
	xor.b64  	%rd4224, %rd4223, %rd4221;
	add.s64 	%rd4225, %rd3752, %rd3635;
	add.s64 	%rd4226, %rd4225, %rd4219;
	add.s64 	%rd4227, %rd4226, %rd4224;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2977,%dummy}, %rd4214;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2978}, %rd4214;
	}
	shf.r.wrap.b32 	%r2979, %r2978, %r2977, 19;
	shf.r.wrap.b32 	%r2980, %r2977, %r2978, 19;
	mov.b64 	%rd4228, {%r2980, %r2979};
	shf.l.wrap.b32 	%r2981, %r2977, %r2978, 3;
	shf.l.wrap.b32 	%r2982, %r2978, %r2977, 3;
	mov.b64 	%rd4229, {%r2982, %r2981};
	shr.u64 	%rd4230, %rd4214, 6;
	xor.b64  	%rd4231, %rd4228, %rd4230;
	xor.b64  	%rd4232, %rd4231, %rd4229;
	shf.r.wrap.b32 	%r2983, %r2580, %r2579, 1;
	shf.r.wrap.b32 	%r2984, %r2579, %r2580, 1;
	mov.b64 	%rd4233, {%r2984, %r2983};
	shf.r.wrap.b32 	%r2985, %r2580, %r2579, 8;
	shf.r.wrap.b32 	%r2986, %r2579, %r2580, 8;
	mov.b64 	%rd4234, {%r2986, %r2985};
	shr.u64 	%rd4235, %rd3661, 7;
	xor.b64  	%rd4236, %rd4233, %rd4235;
	xor.b64  	%rd4237, %rd4236, %rd4234;
	add.s64 	%rd4238, %rd3765, %rd3648;
	add.s64 	%rd4239, %rd4238, %rd4232;
	add.s64 	%rd4240, %rd4239, %rd4237;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2987,%dummy}, %rd4227;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2988}, %rd4227;
	}
	shf.r.wrap.b32 	%r2989, %r2988, %r2987, 19;
	shf.r.wrap.b32 	%r2990, %r2987, %r2988, 19;
	mov.b64 	%rd4241, {%r2990, %r2989};
	shf.l.wrap.b32 	%r2991, %r2987, %r2988, 3;
	shf.l.wrap.b32 	%r2992, %r2988, %r2987, 3;
	mov.b64 	%rd4242, {%r2992, %r2991};
	shr.u64 	%rd4243, %rd4227, 6;
	xor.b64  	%rd4244, %rd4241, %rd4243;
	xor.b64  	%rd4245, %rd4244, %rd4242;
	shf.r.wrap.b32 	%r2993, %r2592, %r2591, 1;
	shf.r.wrap.b32 	%r2994, %r2591, %r2592, 1;
	mov.b64 	%rd4246, {%r2994, %r2993};
	shf.r.wrap.b32 	%r2995, %r2592, %r2591, 8;
	shf.r.wrap.b32 	%r2996, %r2591, %r2592, 8;
	mov.b64 	%rd4247, {%r2996, %r2995};
	shr.u64 	%rd4248, %rd3674, 7;
	xor.b64  	%rd4249, %rd4246, %rd4248;
	xor.b64  	%rd4250, %rd4249, %rd4247;
	add.s64 	%rd4251, %rd3778, %rd3661;
	add.s64 	%rd4252, %rd4251, %rd4245;
	add.s64 	%rd4253, %rd4252, %rd4250;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2997,%dummy}, %rd4240;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2998}, %rd4240;
	}
	shf.r.wrap.b32 	%r2999, %r2998, %r2997, 19;
	shf.r.wrap.b32 	%r3000, %r2997, %r2998, 19;
	mov.b64 	%rd4254, {%r3000, %r2999};
	shf.l.wrap.b32 	%r3001, %r2997, %r2998, 3;
	shf.l.wrap.b32 	%r3002, %r2998, %r2997, 3;
	mov.b64 	%rd4255, {%r3002, %r3001};
	shr.u64 	%rd4256, %rd4240, 6;
	xor.b64  	%rd4257, %rd4254, %rd4256;
	xor.b64  	%rd4258, %rd4257, %rd4255;
	shf.r.wrap.b32 	%r3003, %r2604, %r2603, 1;
	shf.r.wrap.b32 	%r3004, %r2603, %r2604, 1;
	mov.b64 	%rd4259, {%r3004, %r3003};
	shf.r.wrap.b32 	%r3005, %r2604, %r2603, 8;
	shf.r.wrap.b32 	%r3006, %r2603, %r2604, 8;
	mov.b64 	%rd4260, {%r3006, %r3005};
	shr.u64 	%rd4261, %rd3687, 7;
	xor.b64  	%rd4262, %rd4259, %rd4261;
	xor.b64  	%rd4263, %rd4262, %rd4260;
	add.s64 	%rd4264, %rd3791, %rd3674;
	add.s64 	%rd4265, %rd4264, %rd4258;
	add.s64 	%rd4266, %rd4265, %rd4263;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3007,%dummy}, %rd4253;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3008}, %rd4253;
	}
	shf.r.wrap.b32 	%r3009, %r3008, %r3007, 19;
	shf.r.wrap.b32 	%r3010, %r3007, %r3008, 19;
	mov.b64 	%rd4267, {%r3010, %r3009};
	shf.l.wrap.b32 	%r3011, %r3007, %r3008, 3;
	shf.l.wrap.b32 	%r3012, %r3008, %r3007, 3;
	mov.b64 	%rd4268, {%r3012, %r3011};
	shr.u64 	%rd4269, %rd4253, 6;
	xor.b64  	%rd4270, %rd4267, %rd4269;
	xor.b64  	%rd4271, %rd4270, %rd4268;
	shf.r.wrap.b32 	%r3013, %r2616, %r2615, 1;
	shf.r.wrap.b32 	%r3014, %r2615, %r2616, 1;
	mov.b64 	%rd4272, {%r3014, %r3013};
	shf.r.wrap.b32 	%r3015, %r2616, %r2615, 8;
	shf.r.wrap.b32 	%r3016, %r2615, %r2616, 8;
	mov.b64 	%rd4273, {%r3016, %r3015};
	shr.u64 	%rd4274, %rd3700, 7;
	xor.b64  	%rd4275, %rd4272, %rd4274;
	xor.b64  	%rd4276, %rd4275, %rd4273;
	add.s64 	%rd4277, %rd4188, %rd3687;
	add.s64 	%rd4278, %rd4277, %rd4271;
	add.s64 	%rd4279, %rd4278, %rd4276;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3017,%dummy}, %rd4266;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3018}, %rd4266;
	}
	shf.r.wrap.b32 	%r3019, %r3018, %r3017, 19;
	shf.r.wrap.b32 	%r3020, %r3017, %r3018, 19;
	mov.b64 	%rd4280, {%r3020, %r3019};
	shf.l.wrap.b32 	%r3021, %r3017, %r3018, 3;
	shf.l.wrap.b32 	%r3022, %r3018, %r3017, 3;
	mov.b64 	%rd4281, {%r3022, %r3021};
	shr.u64 	%rd4282, %rd4266, 6;
	xor.b64  	%rd4283, %rd4280, %rd4282;
	xor.b64  	%rd4284, %rd4283, %rd4281;
	shf.r.wrap.b32 	%r3023, %r2628, %r2627, 1;
	shf.r.wrap.b32 	%r3024, %r2627, %r2628, 1;
	mov.b64 	%rd4285, {%r3024, %r3023};
	shf.r.wrap.b32 	%r3025, %r2628, %r2627, 8;
	shf.r.wrap.b32 	%r3026, %r2627, %r2628, 8;
	mov.b64 	%rd4286, {%r3026, %r3025};
	shr.u64 	%rd4287, %rd3713, 7;
	xor.b64  	%rd4288, %rd4285, %rd4287;
	xor.b64  	%rd4289, %rd4288, %rd4286;
	add.s64 	%rd4290, %rd4201, %rd3700;
	add.s64 	%rd4291, %rd4290, %rd4284;
	add.s64 	%rd4292, %rd4291, %rd4289;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3027,%dummy}, %rd4279;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3028}, %rd4279;
	}
	shf.r.wrap.b32 	%r3029, %r3028, %r3027, 19;
	shf.r.wrap.b32 	%r3030, %r3027, %r3028, 19;
	mov.b64 	%rd4293, {%r3030, %r3029};
	shf.l.wrap.b32 	%r3031, %r3027, %r3028, 3;
	shf.l.wrap.b32 	%r3032, %r3028, %r3027, 3;
	mov.b64 	%rd4294, {%r3032, %r3031};
	shr.u64 	%rd4295, %rd4279, 6;
	xor.b64  	%rd4296, %rd4293, %rd4295;
	xor.b64  	%rd4297, %rd4296, %rd4294;
	shf.r.wrap.b32 	%r3033, %r2640, %r2639, 1;
	shf.r.wrap.b32 	%r3034, %r2639, %r2640, 1;
	mov.b64 	%rd4298, {%r3034, %r3033};
	shf.r.wrap.b32 	%r3035, %r2640, %r2639, 8;
	shf.r.wrap.b32 	%r3036, %r2639, %r2640, 8;
	mov.b64 	%rd4299, {%r3036, %r3035};
	shr.u64 	%rd4300, %rd3726, 7;
	xor.b64  	%rd4301, %rd4298, %rd4300;
	xor.b64  	%rd4302, %rd4301, %rd4299;
	add.s64 	%rd4303, %rd4214, %rd3713;
	add.s64 	%rd4304, %rd4303, %rd4297;
	add.s64 	%rd4305, %rd4304, %rd4302;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3037,%dummy}, %rd4292;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3038}, %rd4292;
	}
	shf.r.wrap.b32 	%r3039, %r3038, %r3037, 19;
	shf.r.wrap.b32 	%r3040, %r3037, %r3038, 19;
	mov.b64 	%rd4306, {%r3040, %r3039};
	shf.l.wrap.b32 	%r3041, %r3037, %r3038, 3;
	shf.l.wrap.b32 	%r3042, %r3038, %r3037, 3;
	mov.b64 	%rd4307, {%r3042, %r3041};
	shr.u64 	%rd4308, %rd4292, 6;
	xor.b64  	%rd4309, %rd4306, %rd4308;
	xor.b64  	%rd4310, %rd4309, %rd4307;
	shf.r.wrap.b32 	%r3043, %r2652, %r2651, 1;
	shf.r.wrap.b32 	%r3044, %r2651, %r2652, 1;
	mov.b64 	%rd4311, {%r3044, %r3043};
	shf.r.wrap.b32 	%r3045, %r2652, %r2651, 8;
	shf.r.wrap.b32 	%r3046, %r2651, %r2652, 8;
	mov.b64 	%rd4312, {%r3046, %r3045};
	shr.u64 	%rd4313, %rd3739, 7;
	xor.b64  	%rd4314, %rd4311, %rd4313;
	xor.b64  	%rd4315, %rd4314, %rd4312;
	add.s64 	%rd4316, %rd4227, %rd3726;
	add.s64 	%rd4317, %rd4316, %rd4310;
	add.s64 	%rd4318, %rd4317, %rd4315;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3047,%dummy}, %rd4305;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3048}, %rd4305;
	}
	shf.r.wrap.b32 	%r3049, %r3048, %r3047, 19;
	shf.r.wrap.b32 	%r3050, %r3047, %r3048, 19;
	mov.b64 	%rd4319, {%r3050, %r3049};
	shf.l.wrap.b32 	%r3051, %r3047, %r3048, 3;
	shf.l.wrap.b32 	%r3052, %r3048, %r3047, 3;
	mov.b64 	%rd4320, {%r3052, %r3051};
	shr.u64 	%rd4321, %rd4305, 6;
	xor.b64  	%rd4322, %rd4319, %rd4321;
	xor.b64  	%rd4323, %rd4322, %rd4320;
	shf.r.wrap.b32 	%r3053, %r2662, %r2661, 1;
	shf.r.wrap.b32 	%r3054, %r2661, %r2662, 1;
	mov.b64 	%rd4324, {%r3054, %r3053};
	shf.r.wrap.b32 	%r3055, %r2662, %r2661, 8;
	shf.r.wrap.b32 	%r3056, %r2661, %r2662, 8;
	mov.b64 	%rd4325, {%r3056, %r3055};
	shr.u64 	%rd4326, %rd3752, 7;
	xor.b64  	%rd4327, %rd4324, %rd4326;
	xor.b64  	%rd4328, %rd4327, %rd4325;
	add.s64 	%rd4329, %rd4240, %rd3739;
	add.s64 	%rd4330, %rd4329, %rd4323;
	add.s64 	%rd4331, %rd4330, %rd4328;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3057,%dummy}, %rd4318;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3058}, %rd4318;
	}
	shf.r.wrap.b32 	%r3059, %r3058, %r3057, 19;
	shf.r.wrap.b32 	%r3060, %r3057, %r3058, 19;
	mov.b64 	%rd4332, {%r3060, %r3059};
	shf.l.wrap.b32 	%r3061, %r3057, %r3058, 3;
	shf.l.wrap.b32 	%r3062, %r3058, %r3057, 3;
	mov.b64 	%rd4333, {%r3062, %r3061};
	shr.u64 	%rd4334, %rd4318, 6;
	xor.b64  	%rd4335, %rd4332, %rd4334;
	xor.b64  	%rd4336, %rd4335, %rd4333;
	shf.r.wrap.b32 	%r3063, %r2672, %r2671, 1;
	shf.r.wrap.b32 	%r3064, %r2671, %r2672, 1;
	mov.b64 	%rd4337, {%r3064, %r3063};
	shf.r.wrap.b32 	%r3065, %r2672, %r2671, 8;
	shf.r.wrap.b32 	%r3066, %r2671, %r2672, 8;
	mov.b64 	%rd4338, {%r3066, %r3065};
	shr.u64 	%rd4339, %rd3765, 7;
	xor.b64  	%rd4340, %rd4337, %rd4339;
	xor.b64  	%rd4341, %rd4340, %rd4338;
	add.s64 	%rd4342, %rd4253, %rd3752;
	add.s64 	%rd4343, %rd4342, %rd4336;
	add.s64 	%rd4344, %rd4343, %rd4341;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3067,%dummy}, %rd4331;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3068}, %rd4331;
	}
	shf.r.wrap.b32 	%r3069, %r3068, %r3067, 19;
	shf.r.wrap.b32 	%r3070, %r3067, %r3068, 19;
	mov.b64 	%rd4345, {%r3070, %r3069};
	shf.l.wrap.b32 	%r3071, %r3067, %r3068, 3;
	shf.l.wrap.b32 	%r3072, %r3068, %r3067, 3;
	mov.b64 	%rd4346, {%r3072, %r3071};
	shr.u64 	%rd4347, %rd4331, 6;
	xor.b64  	%rd4348, %rd4345, %rd4347;
	xor.b64  	%rd4349, %rd4348, %rd4346;
	shf.r.wrap.b32 	%r3073, %r2938, %r2937, 1;
	shf.r.wrap.b32 	%r3074, %r2937, %r2938, 1;
	mov.b64 	%rd4350, {%r3074, %r3073};
	shf.r.wrap.b32 	%r3075, %r2938, %r2937, 8;
	shf.r.wrap.b32 	%r3076, %r2937, %r2938, 8;
	mov.b64 	%rd4351, {%r3076, %r3075};
	shr.u64 	%rd4352, %rd3778, 7;
	xor.b64  	%rd4353, %rd4350, %rd4352;
	xor.b64  	%rd4354, %rd4353, %rd4351;
	add.s64 	%rd4355, %rd4266, %rd3765;
	add.s64 	%rd4356, %rd4355, %rd4349;
	add.s64 	%rd4357, %rd4356, %rd4354;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3077,%dummy}, %rd4344;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3078}, %rd4344;
	}
	shf.r.wrap.b32 	%r3079, %r3078, %r3077, 19;
	shf.r.wrap.b32 	%r3080, %r3077, %r3078, 19;
	mov.b64 	%rd4358, {%r3080, %r3079};
	shf.l.wrap.b32 	%r3081, %r3077, %r3078, 3;
	shf.l.wrap.b32 	%r3082, %r3078, %r3077, 3;
	mov.b64 	%rd4359, {%r3082, %r3081};
	shr.u64 	%rd4360, %rd4344, 6;
	xor.b64  	%rd4361, %rd4358, %rd4360;
	xor.b64  	%rd4362, %rd4361, %rd4359;
	shf.r.wrap.b32 	%r3083, %r2948, %r2947, 1;
	shf.r.wrap.b32 	%r3084, %r2947, %r2948, 1;
	mov.b64 	%rd4363, {%r3084, %r3083};
	shf.r.wrap.b32 	%r3085, %r2948, %r2947, 8;
	shf.r.wrap.b32 	%r3086, %r2947, %r2948, 8;
	mov.b64 	%rd4364, {%r3086, %r3085};
	shr.u64 	%rd4365, %rd3791, 7;
	xor.b64  	%rd4366, %rd4363, %rd4365;
	xor.b64  	%rd4367, %rd4366, %rd4364;
	add.s64 	%rd4368, %rd4279, %rd3778;
	add.s64 	%rd4369, %rd4368, %rd4362;
	add.s64 	%rd4370, %rd4369, %rd4367;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3087,%dummy}, %rd4357;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3088}, %rd4357;
	}
	shf.r.wrap.b32 	%r3089, %r3088, %r3087, 19;
	shf.r.wrap.b32 	%r3090, %r3087, %r3088, 19;
	mov.b64 	%rd4371, {%r3090, %r3089};
	shf.l.wrap.b32 	%r3091, %r3087, %r3088, 3;
	shf.l.wrap.b32 	%r3092, %r3088, %r3087, 3;
	mov.b64 	%rd4372, {%r3092, %r3091};
	shr.u64 	%rd4373, %rd4357, 6;
	xor.b64  	%rd4374, %rd4371, %rd4373;
	xor.b64  	%rd4375, %rd4374, %rd4372;
	shf.r.wrap.b32 	%r3093, %r2958, %r2957, 1;
	shf.r.wrap.b32 	%r3094, %r2957, %r2958, 1;
	mov.b64 	%rd4376, {%r3094, %r3093};
	shf.r.wrap.b32 	%r3095, %r2958, %r2957, 8;
	shf.r.wrap.b32 	%r3096, %r2957, %r2958, 8;
	mov.b64 	%rd4377, {%r3096, %r3095};
	shr.u64 	%rd4378, %rd4188, 7;
	xor.b64  	%rd4379, %rd4376, %rd4378;
	xor.b64  	%rd4380, %rd4379, %rd4377;
	add.s64 	%rd4381, %rd4292, %rd3791;
	add.s64 	%rd4382, %rd4381, %rd4375;
	add.s64 	%rd4383, %rd4382, %rd4380;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3097,%dummy}, %rd4164;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3098}, %rd4164;
	}
	shf.r.wrap.b32 	%r3099, %r3098, %r3097, 14;
	shf.r.wrap.b32 	%r3100, %r3097, %r3098, 14;
	mov.b64 	%rd4384, {%r3100, %r3099};
	shf.r.wrap.b32 	%r3101, %r3098, %r3097, 18;
	shf.r.wrap.b32 	%r3102, %r3097, %r3098, 18;
	mov.b64 	%rd4385, {%r3102, %r3101};
	xor.b64  	%rd4386, %rd4385, %rd4384;
	shf.l.wrap.b32 	%r3103, %r3097, %r3098, 23;
	shf.l.wrap.b32 	%r3104, %r3098, %r3097, 23;
	mov.b64 	%rd4387, {%r3104, %r3103};
	xor.b64  	%rd4388, %rd4386, %rd4387;
	xor.b64  	%rd4389, %rd4140, %rd4116;
	and.b64  	%rd4390, %rd4389, %rd4164;
	xor.b64  	%rd4391, %rd4390, %rd4116;
	add.s64 	%rd4392, %rd4391, %rd4092;
	add.s64 	%rd4393, %rd4392, %rd4188;
	add.s64 	%rd4394, %rd4393, %rd8788;
	add.s64 	%rd4395, %rd4394, %rd4388;
	add.s64 	%rd4396, %rd4395, %rd4103;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3105,%dummy}, %rd4175;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3106}, %rd4175;
	}
	shf.r.wrap.b32 	%r3107, %r3106, %r3105, 28;
	shf.r.wrap.b32 	%r3108, %r3105, %r3106, 28;
	mov.b64 	%rd4397, {%r3108, %r3107};
	shf.l.wrap.b32 	%r3109, %r3105, %r3106, 30;
	shf.l.wrap.b32 	%r3110, %r3106, %r3105, 30;
	mov.b64 	%rd4398, {%r3110, %r3109};
	xor.b64  	%rd4399, %rd4398, %rd4397;
	shf.l.wrap.b32 	%r3111, %r3105, %r3106, 25;
	shf.l.wrap.b32 	%r3112, %r3106, %r3105, 25;
	mov.b64 	%rd4400, {%r3112, %r3111};
	xor.b64  	%rd4401, %rd4399, %rd4400;
	xor.b64  	%rd4402, %rd4175, %rd4127;
	xor.b64  	%rd4403, %rd4175, %rd4151;
	and.b64  	%rd4404, %rd4403, %rd4402;
	xor.b64  	%rd4405, %rd4404, %rd4175;
	add.s64 	%rd4406, %rd4395, %rd4405;
	add.s64 	%rd4407, %rd4406, %rd4401;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3113,%dummy}, %rd4396;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3114}, %rd4396;
	}
	shf.r.wrap.b32 	%r3115, %r3114, %r3113, 14;
	shf.r.wrap.b32 	%r3116, %r3113, %r3114, 14;
	mov.b64 	%rd4408, {%r3116, %r3115};
	shf.r.wrap.b32 	%r3117, %r3114, %r3113, 18;
	shf.r.wrap.b32 	%r3118, %r3113, %r3114, 18;
	mov.b64 	%rd4409, {%r3118, %r3117};
	xor.b64  	%rd4410, %rd4409, %rd4408;
	shf.l.wrap.b32 	%r3119, %r3113, %r3114, 23;
	shf.l.wrap.b32 	%r3120, %r3114, %r3113, 23;
	mov.b64 	%rd4411, {%r3120, %r3119};
	xor.b64  	%rd4412, %rd4410, %rd4411;
	xor.b64  	%rd4413, %rd4164, %rd4140;
	and.b64  	%rd4414, %rd4396, %rd4413;
	xor.b64  	%rd4415, %rd4414, %rd4140;
	add.s64 	%rd4416, %rd4201, %rd4116;
	add.s64 	%rd4417, %rd4416, %rd8787;
	add.s64 	%rd4418, %rd4417, %rd4415;
	add.s64 	%rd4419, %rd4418, %rd4412;
	add.s64 	%rd4420, %rd4419, %rd4127;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3121,%dummy}, %rd4407;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3122}, %rd4407;
	}
	shf.r.wrap.b32 	%r3123, %r3122, %r3121, 28;
	shf.r.wrap.b32 	%r3124, %r3121, %r3122, 28;
	mov.b64 	%rd4421, {%r3124, %r3123};
	shf.l.wrap.b32 	%r3125, %r3121, %r3122, 30;
	shf.l.wrap.b32 	%r3126, %r3122, %r3121, 30;
	mov.b64 	%rd4422, {%r3126, %r3125};
	xor.b64  	%rd4423, %rd4422, %rd4421;
	shf.l.wrap.b32 	%r3127, %r3121, %r3122, 25;
	shf.l.wrap.b32 	%r3128, %r3122, %r3121, 25;
	mov.b64 	%rd4424, {%r3128, %r3127};
	xor.b64  	%rd4425, %rd4423, %rd4424;
	xor.b64  	%rd4426, %rd4407, %rd4151;
	xor.b64  	%rd4427, %rd4407, %rd4175;
	and.b64  	%rd4428, %rd4427, %rd4426;
	xor.b64  	%rd4429, %rd4428, %rd4407;
	add.s64 	%rd4430, %rd4419, %rd4429;
	add.s64 	%rd4431, %rd4430, %rd4425;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3129,%dummy}, %rd4420;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3130}, %rd4420;
	}
	shf.r.wrap.b32 	%r3131, %r3130, %r3129, 14;
	shf.r.wrap.b32 	%r3132, %r3129, %r3130, 14;
	mov.b64 	%rd4432, {%r3132, %r3131};
	shf.r.wrap.b32 	%r3133, %r3130, %r3129, 18;
	shf.r.wrap.b32 	%r3134, %r3129, %r3130, 18;
	mov.b64 	%rd4433, {%r3134, %r3133};
	xor.b64  	%rd4434, %rd4433, %rd4432;
	shf.l.wrap.b32 	%r3135, %r3129, %r3130, 23;
	shf.l.wrap.b32 	%r3136, %r3130, %r3129, 23;
	mov.b64 	%rd4435, {%r3136, %r3135};
	xor.b64  	%rd4436, %rd4434, %rd4435;
	xor.b64  	%rd4437, %rd4396, %rd4164;
	and.b64  	%rd4438, %rd4420, %rd4437;
	xor.b64  	%rd4439, %rd4438, %rd4164;
	add.s64 	%rd4440, %rd4214, %rd4140;
	add.s64 	%rd4441, %rd4440, %rd8786;
	add.s64 	%rd4442, %rd4441, %rd4439;
	add.s64 	%rd4443, %rd4442, %rd4436;
	add.s64 	%rd4444, %rd4443, %rd4151;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3137,%dummy}, %rd4431;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3138}, %rd4431;
	}
	shf.r.wrap.b32 	%r3139, %r3138, %r3137, 28;
	shf.r.wrap.b32 	%r3140, %r3137, %r3138, 28;
	mov.b64 	%rd4445, {%r3140, %r3139};
	shf.l.wrap.b32 	%r3141, %r3137, %r3138, 30;
	shf.l.wrap.b32 	%r3142, %r3138, %r3137, 30;
	mov.b64 	%rd4446, {%r3142, %r3141};
	xor.b64  	%rd4447, %rd4446, %rd4445;
	shf.l.wrap.b32 	%r3143, %r3137, %r3138, 25;
	shf.l.wrap.b32 	%r3144, %r3138, %r3137, 25;
	mov.b64 	%rd4448, {%r3144, %r3143};
	xor.b64  	%rd4449, %rd4447, %rd4448;
	xor.b64  	%rd4450, %rd4431, %rd4175;
	xor.b64  	%rd4451, %rd4431, %rd4407;
	and.b64  	%rd4452, %rd4451, %rd4450;
	xor.b64  	%rd4453, %rd4452, %rd4431;
	add.s64 	%rd4454, %rd4443, %rd4453;
	add.s64 	%rd4455, %rd4454, %rd4449;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3145,%dummy}, %rd4444;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3146}, %rd4444;
	}
	shf.r.wrap.b32 	%r3147, %r3146, %r3145, 14;
	shf.r.wrap.b32 	%r3148, %r3145, %r3146, 14;
	mov.b64 	%rd4456, {%r3148, %r3147};
	shf.r.wrap.b32 	%r3149, %r3146, %r3145, 18;
	shf.r.wrap.b32 	%r3150, %r3145, %r3146, 18;
	mov.b64 	%rd4457, {%r3150, %r3149};
	xor.b64  	%rd4458, %rd4457, %rd4456;
	shf.l.wrap.b32 	%r3151, %r3145, %r3146, 23;
	shf.l.wrap.b32 	%r3152, %r3146, %r3145, 23;
	mov.b64 	%rd4459, {%r3152, %r3151};
	xor.b64  	%rd4460, %rd4458, %rd4459;
	xor.b64  	%rd4461, %rd4420, %rd4396;
	and.b64  	%rd4462, %rd4444, %rd4461;
	xor.b64  	%rd4463, %rd4462, %rd4396;
	add.s64 	%rd4464, %rd4227, %rd4164;
	add.s64 	%rd4465, %rd4464, %rd8785;
	add.s64 	%rd4466, %rd4465, %rd4463;
	add.s64 	%rd4467, %rd4466, %rd4460;
	add.s64 	%rd4468, %rd4467, %rd4175;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3153,%dummy}, %rd4455;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3154}, %rd4455;
	}
	shf.r.wrap.b32 	%r3155, %r3154, %r3153, 28;
	shf.r.wrap.b32 	%r3156, %r3153, %r3154, 28;
	mov.b64 	%rd4469, {%r3156, %r3155};
	shf.l.wrap.b32 	%r3157, %r3153, %r3154, 30;
	shf.l.wrap.b32 	%r3158, %r3154, %r3153, 30;
	mov.b64 	%rd4470, {%r3158, %r3157};
	xor.b64  	%rd4471, %rd4470, %rd4469;
	shf.l.wrap.b32 	%r3159, %r3153, %r3154, 25;
	shf.l.wrap.b32 	%r3160, %r3154, %r3153, 25;
	mov.b64 	%rd4472, {%r3160, %r3159};
	xor.b64  	%rd4473, %rd4471, %rd4472;
	xor.b64  	%rd4474, %rd4455, %rd4407;
	xor.b64  	%rd4475, %rd4455, %rd4431;
	and.b64  	%rd4476, %rd4475, %rd4474;
	xor.b64  	%rd4477, %rd4476, %rd4455;
	add.s64 	%rd4478, %rd4467, %rd4477;
	add.s64 	%rd4479, %rd4478, %rd4473;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3161,%dummy}, %rd4468;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3162}, %rd4468;
	}
	shf.r.wrap.b32 	%r3163, %r3162, %r3161, 14;
	shf.r.wrap.b32 	%r3164, %r3161, %r3162, 14;
	mov.b64 	%rd4480, {%r3164, %r3163};
	shf.r.wrap.b32 	%r3165, %r3162, %r3161, 18;
	shf.r.wrap.b32 	%r3166, %r3161, %r3162, 18;
	mov.b64 	%rd4481, {%r3166, %r3165};
	xor.b64  	%rd4482, %rd4481, %rd4480;
	shf.l.wrap.b32 	%r3167, %r3161, %r3162, 23;
	shf.l.wrap.b32 	%r3168, %r3162, %r3161, 23;
	mov.b64 	%rd4483, {%r3168, %r3167};
	xor.b64  	%rd4484, %rd4482, %rd4483;
	xor.b64  	%rd4485, %rd4444, %rd4420;
	and.b64  	%rd4486, %rd4468, %rd4485;
	xor.b64  	%rd4487, %rd4486, %rd4420;
	add.s64 	%rd4488, %rd4396, %rd4240;
	add.s64 	%rd4489, %rd4488, %rd8784;
	add.s64 	%rd4490, %rd4489, %rd4487;
	add.s64 	%rd4491, %rd4490, %rd4484;
	add.s64 	%rd4492, %rd4491, %rd4407;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3169,%dummy}, %rd4479;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3170}, %rd4479;
	}
	shf.r.wrap.b32 	%r3171, %r3170, %r3169, 28;
	shf.r.wrap.b32 	%r3172, %r3169, %r3170, 28;
	mov.b64 	%rd4493, {%r3172, %r3171};
	shf.l.wrap.b32 	%r3173, %r3169, %r3170, 30;
	shf.l.wrap.b32 	%r3174, %r3170, %r3169, 30;
	mov.b64 	%rd4494, {%r3174, %r3173};
	xor.b64  	%rd4495, %rd4494, %rd4493;
	shf.l.wrap.b32 	%r3175, %r3169, %r3170, 25;
	shf.l.wrap.b32 	%r3176, %r3170, %r3169, 25;
	mov.b64 	%rd4496, {%r3176, %r3175};
	xor.b64  	%rd4497, %rd4495, %rd4496;
	xor.b64  	%rd4498, %rd4479, %rd4431;
	xor.b64  	%rd4499, %rd4479, %rd4455;
	and.b64  	%rd4500, %rd4499, %rd4498;
	xor.b64  	%rd4501, %rd4500, %rd4479;
	add.s64 	%rd4502, %rd4491, %rd4501;
	add.s64 	%rd4503, %rd4502, %rd4497;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3177,%dummy}, %rd4492;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3178}, %rd4492;
	}
	shf.r.wrap.b32 	%r3179, %r3178, %r3177, 14;
	shf.r.wrap.b32 	%r3180, %r3177, %r3178, 14;
	mov.b64 	%rd4504, {%r3180, %r3179};
	shf.r.wrap.b32 	%r3181, %r3178, %r3177, 18;
	shf.r.wrap.b32 	%r3182, %r3177, %r3178, 18;
	mov.b64 	%rd4505, {%r3182, %r3181};
	xor.b64  	%rd4506, %rd4505, %rd4504;
	shf.l.wrap.b32 	%r3183, %r3177, %r3178, 23;
	shf.l.wrap.b32 	%r3184, %r3178, %r3177, 23;
	mov.b64 	%rd4507, {%r3184, %r3183};
	xor.b64  	%rd4508, %rd4506, %rd4507;
	xor.b64  	%rd4509, %rd4468, %rd4444;
	and.b64  	%rd4510, %rd4492, %rd4509;
	xor.b64  	%rd4511, %rd4510, %rd4444;
	add.s64 	%rd4512, %rd4420, %rd4253;
	add.s64 	%rd4513, %rd4512, %rd8783;
	add.s64 	%rd4514, %rd4513, %rd4511;
	add.s64 	%rd4515, %rd4514, %rd4508;
	add.s64 	%rd4516, %rd4515, %rd4431;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3185,%dummy}, %rd4503;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3186}, %rd4503;
	}
	shf.r.wrap.b32 	%r3187, %r3186, %r3185, 28;
	shf.r.wrap.b32 	%r3188, %r3185, %r3186, 28;
	mov.b64 	%rd4517, {%r3188, %r3187};
	shf.l.wrap.b32 	%r3189, %r3185, %r3186, 30;
	shf.l.wrap.b32 	%r3190, %r3186, %r3185, 30;
	mov.b64 	%rd4518, {%r3190, %r3189};
	xor.b64  	%rd4519, %rd4518, %rd4517;
	shf.l.wrap.b32 	%r3191, %r3185, %r3186, 25;
	shf.l.wrap.b32 	%r3192, %r3186, %r3185, 25;
	mov.b64 	%rd4520, {%r3192, %r3191};
	xor.b64  	%rd4521, %rd4519, %rd4520;
	xor.b64  	%rd4522, %rd4503, %rd4455;
	xor.b64  	%rd4523, %rd4503, %rd4479;
	and.b64  	%rd4524, %rd4523, %rd4522;
	xor.b64  	%rd4525, %rd4524, %rd4503;
	add.s64 	%rd4526, %rd4515, %rd4525;
	add.s64 	%rd4527, %rd4526, %rd4521;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3193,%dummy}, %rd4516;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3194}, %rd4516;
	}
	shf.r.wrap.b32 	%r3195, %r3194, %r3193, 14;
	shf.r.wrap.b32 	%r3196, %r3193, %r3194, 14;
	mov.b64 	%rd4528, {%r3196, %r3195};
	shf.r.wrap.b32 	%r3197, %r3194, %r3193, 18;
	shf.r.wrap.b32 	%r3198, %r3193, %r3194, 18;
	mov.b64 	%rd4529, {%r3198, %r3197};
	xor.b64  	%rd4530, %rd4529, %rd4528;
	shf.l.wrap.b32 	%r3199, %r3193, %r3194, 23;
	shf.l.wrap.b32 	%r3200, %r3194, %r3193, 23;
	mov.b64 	%rd4531, {%r3200, %r3199};
	xor.b64  	%rd4532, %rd4530, %rd4531;
	xor.b64  	%rd4533, %rd4492, %rd4468;
	and.b64  	%rd4534, %rd4516, %rd4533;
	xor.b64  	%rd4535, %rd4534, %rd4468;
	add.s64 	%rd4536, %rd4444, %rd4266;
	add.s64 	%rd4537, %rd4536, %rd8782;
	add.s64 	%rd4538, %rd4537, %rd4535;
	add.s64 	%rd4539, %rd4538, %rd4532;
	add.s64 	%rd4540, %rd4539, %rd4455;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3201,%dummy}, %rd4527;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3202}, %rd4527;
	}
	shf.r.wrap.b32 	%r3203, %r3202, %r3201, 28;
	shf.r.wrap.b32 	%r3204, %r3201, %r3202, 28;
	mov.b64 	%rd4541, {%r3204, %r3203};
	shf.l.wrap.b32 	%r3205, %r3201, %r3202, 30;
	shf.l.wrap.b32 	%r3206, %r3202, %r3201, 30;
	mov.b64 	%rd4542, {%r3206, %r3205};
	xor.b64  	%rd4543, %rd4542, %rd4541;
	shf.l.wrap.b32 	%r3207, %r3201, %r3202, 25;
	shf.l.wrap.b32 	%r3208, %r3202, %r3201, 25;
	mov.b64 	%rd4544, {%r3208, %r3207};
	xor.b64  	%rd4545, %rd4543, %rd4544;
	xor.b64  	%rd4546, %rd4527, %rd4479;
	xor.b64  	%rd4547, %rd4527, %rd4503;
	and.b64  	%rd4548, %rd4547, %rd4546;
	xor.b64  	%rd4549, %rd4548, %rd4527;
	add.s64 	%rd4550, %rd4539, %rd4549;
	add.s64 	%rd4551, %rd4550, %rd4545;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3209,%dummy}, %rd4540;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3210}, %rd4540;
	}
	shf.r.wrap.b32 	%r3211, %r3210, %r3209, 14;
	shf.r.wrap.b32 	%r3212, %r3209, %r3210, 14;
	mov.b64 	%rd4552, {%r3212, %r3211};
	shf.r.wrap.b32 	%r3213, %r3210, %r3209, 18;
	shf.r.wrap.b32 	%r3214, %r3209, %r3210, 18;
	mov.b64 	%rd4553, {%r3214, %r3213};
	xor.b64  	%rd4554, %rd4553, %rd4552;
	shf.l.wrap.b32 	%r3215, %r3209, %r3210, 23;
	shf.l.wrap.b32 	%r3216, %r3210, %r3209, 23;
	mov.b64 	%rd4555, {%r3216, %r3215};
	xor.b64  	%rd4556, %rd4554, %rd4555;
	xor.b64  	%rd4557, %rd4516, %rd4492;
	and.b64  	%rd4558, %rd4540, %rd4557;
	xor.b64  	%rd4559, %rd4558, %rd4492;
	add.s64 	%rd4560, %rd4468, %rd4279;
	add.s64 	%rd4561, %rd4560, %rd8781;
	add.s64 	%rd4562, %rd4561, %rd4559;
	add.s64 	%rd4563, %rd4562, %rd4556;
	add.s64 	%rd4564, %rd4563, %rd4479;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3217,%dummy}, %rd4551;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3218}, %rd4551;
	}
	shf.r.wrap.b32 	%r3219, %r3218, %r3217, 28;
	shf.r.wrap.b32 	%r3220, %r3217, %r3218, 28;
	mov.b64 	%rd4565, {%r3220, %r3219};
	shf.l.wrap.b32 	%r3221, %r3217, %r3218, 30;
	shf.l.wrap.b32 	%r3222, %r3218, %r3217, 30;
	mov.b64 	%rd4566, {%r3222, %r3221};
	xor.b64  	%rd4567, %rd4566, %rd4565;
	shf.l.wrap.b32 	%r3223, %r3217, %r3218, 25;
	shf.l.wrap.b32 	%r3224, %r3218, %r3217, 25;
	mov.b64 	%rd4568, {%r3224, %r3223};
	xor.b64  	%rd4569, %rd4567, %rd4568;
	xor.b64  	%rd4570, %rd4551, %rd4503;
	xor.b64  	%rd4571, %rd4551, %rd4527;
	and.b64  	%rd4572, %rd4571, %rd4570;
	xor.b64  	%rd4573, %rd4572, %rd4551;
	add.s64 	%rd4574, %rd4563, %rd4573;
	add.s64 	%rd4575, %rd4574, %rd4569;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3225,%dummy}, %rd4564;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3226}, %rd4564;
	}
	shf.r.wrap.b32 	%r3227, %r3226, %r3225, 14;
	shf.r.wrap.b32 	%r3228, %r3225, %r3226, 14;
	mov.b64 	%rd4576, {%r3228, %r3227};
	shf.r.wrap.b32 	%r3229, %r3226, %r3225, 18;
	shf.r.wrap.b32 	%r3230, %r3225, %r3226, 18;
	mov.b64 	%rd4577, {%r3230, %r3229};
	xor.b64  	%rd4578, %rd4577, %rd4576;
	shf.l.wrap.b32 	%r3231, %r3225, %r3226, 23;
	shf.l.wrap.b32 	%r3232, %r3226, %r3225, 23;
	mov.b64 	%rd4579, {%r3232, %r3231};
	xor.b64  	%rd4580, %rd4578, %rd4579;
	xor.b64  	%rd4581, %rd4540, %rd4516;
	and.b64  	%rd4582, %rd4564, %rd4581;
	xor.b64  	%rd4583, %rd4582, %rd4516;
	add.s64 	%rd4584, %rd4492, %rd4292;
	add.s64 	%rd4585, %rd4584, %rd8780;
	add.s64 	%rd4586, %rd4585, %rd4583;
	add.s64 	%rd4587, %rd4586, %rd4580;
	add.s64 	%rd4588, %rd4587, %rd4503;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3233,%dummy}, %rd4575;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3234}, %rd4575;
	}
	shf.r.wrap.b32 	%r3235, %r3234, %r3233, 28;
	shf.r.wrap.b32 	%r3236, %r3233, %r3234, 28;
	mov.b64 	%rd4589, {%r3236, %r3235};
	shf.l.wrap.b32 	%r3237, %r3233, %r3234, 30;
	shf.l.wrap.b32 	%r3238, %r3234, %r3233, 30;
	mov.b64 	%rd4590, {%r3238, %r3237};
	xor.b64  	%rd4591, %rd4590, %rd4589;
	shf.l.wrap.b32 	%r3239, %r3233, %r3234, 25;
	shf.l.wrap.b32 	%r3240, %r3234, %r3233, 25;
	mov.b64 	%rd4592, {%r3240, %r3239};
	xor.b64  	%rd4593, %rd4591, %rd4592;
	xor.b64  	%rd4594, %rd4575, %rd4527;
	xor.b64  	%rd4595, %rd4575, %rd4551;
	and.b64  	%rd4596, %rd4595, %rd4594;
	xor.b64  	%rd4597, %rd4596, %rd4575;
	add.s64 	%rd4598, %rd4587, %rd4597;
	add.s64 	%rd4599, %rd4598, %rd4593;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3241,%dummy}, %rd4588;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3242}, %rd4588;
	}
	shf.r.wrap.b32 	%r3243, %r3242, %r3241, 14;
	shf.r.wrap.b32 	%r3244, %r3241, %r3242, 14;
	mov.b64 	%rd4600, {%r3244, %r3243};
	shf.r.wrap.b32 	%r3245, %r3242, %r3241, 18;
	shf.r.wrap.b32 	%r3246, %r3241, %r3242, 18;
	mov.b64 	%rd4601, {%r3246, %r3245};
	xor.b64  	%rd4602, %rd4601, %rd4600;
	shf.l.wrap.b32 	%r3247, %r3241, %r3242, 23;
	shf.l.wrap.b32 	%r3248, %r3242, %r3241, 23;
	mov.b64 	%rd4603, {%r3248, %r3247};
	xor.b64  	%rd4604, %rd4602, %rd4603;
	xor.b64  	%rd4605, %rd4564, %rd4540;
	and.b64  	%rd4606, %rd4588, %rd4605;
	xor.b64  	%rd4607, %rd4606, %rd4540;
	add.s64 	%rd4608, %rd4516, %rd4305;
	add.s64 	%rd4609, %rd4608, %rd8779;
	add.s64 	%rd4610, %rd4609, %rd4607;
	add.s64 	%rd4611, %rd4610, %rd4604;
	add.s64 	%rd4612, %rd4611, %rd4527;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3249,%dummy}, %rd4599;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3250}, %rd4599;
	}
	shf.r.wrap.b32 	%r3251, %r3250, %r3249, 28;
	shf.r.wrap.b32 	%r3252, %r3249, %r3250, 28;
	mov.b64 	%rd4613, {%r3252, %r3251};
	shf.l.wrap.b32 	%r3253, %r3249, %r3250, 30;
	shf.l.wrap.b32 	%r3254, %r3250, %r3249, 30;
	mov.b64 	%rd4614, {%r3254, %r3253};
	xor.b64  	%rd4615, %rd4614, %rd4613;
	shf.l.wrap.b32 	%r3255, %r3249, %r3250, 25;
	shf.l.wrap.b32 	%r3256, %r3250, %r3249, 25;
	mov.b64 	%rd4616, {%r3256, %r3255};
	xor.b64  	%rd4617, %rd4615, %rd4616;
	xor.b64  	%rd4618, %rd4599, %rd4551;
	xor.b64  	%rd4619, %rd4599, %rd4575;
	and.b64  	%rd4620, %rd4619, %rd4618;
	xor.b64  	%rd4621, %rd4620, %rd4599;
	add.s64 	%rd4622, %rd4611, %rd4621;
	add.s64 	%rd4623, %rd4622, %rd4617;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3257,%dummy}, %rd4612;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3258}, %rd4612;
	}
	shf.r.wrap.b32 	%r3259, %r3258, %r3257, 14;
	shf.r.wrap.b32 	%r3260, %r3257, %r3258, 14;
	mov.b64 	%rd4624, {%r3260, %r3259};
	shf.r.wrap.b32 	%r3261, %r3258, %r3257, 18;
	shf.r.wrap.b32 	%r3262, %r3257, %r3258, 18;
	mov.b64 	%rd4625, {%r3262, %r3261};
	xor.b64  	%rd4626, %rd4625, %rd4624;
	shf.l.wrap.b32 	%r3263, %r3257, %r3258, 23;
	shf.l.wrap.b32 	%r3264, %r3258, %r3257, 23;
	mov.b64 	%rd4627, {%r3264, %r3263};
	xor.b64  	%rd4628, %rd4626, %rd4627;
	xor.b64  	%rd4629, %rd4588, %rd4564;
	and.b64  	%rd4630, %rd4612, %rd4629;
	xor.b64  	%rd4631, %rd4630, %rd4564;
	add.s64 	%rd4632, %rd4540, %rd4318;
	add.s64 	%rd4633, %rd4632, %rd8778;
	add.s64 	%rd4634, %rd4633, %rd4631;
	add.s64 	%rd4635, %rd4634, %rd4628;
	add.s64 	%rd4636, %rd4635, %rd4551;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3265,%dummy}, %rd4623;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3266}, %rd4623;
	}
	shf.r.wrap.b32 	%r3267, %r3266, %r3265, 28;
	shf.r.wrap.b32 	%r3268, %r3265, %r3266, 28;
	mov.b64 	%rd4637, {%r3268, %r3267};
	shf.l.wrap.b32 	%r3269, %r3265, %r3266, 30;
	shf.l.wrap.b32 	%r3270, %r3266, %r3265, 30;
	mov.b64 	%rd4638, {%r3270, %r3269};
	xor.b64  	%rd4639, %rd4638, %rd4637;
	shf.l.wrap.b32 	%r3271, %r3265, %r3266, 25;
	shf.l.wrap.b32 	%r3272, %r3266, %r3265, 25;
	mov.b64 	%rd4640, {%r3272, %r3271};
	xor.b64  	%rd4641, %rd4639, %rd4640;
	xor.b64  	%rd4642, %rd4623, %rd4575;
	xor.b64  	%rd4643, %rd4623, %rd4599;
	and.b64  	%rd4644, %rd4643, %rd4642;
	xor.b64  	%rd4645, %rd4644, %rd4623;
	add.s64 	%rd4646, %rd4635, %rd4645;
	add.s64 	%rd4647, %rd4646, %rd4641;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3273,%dummy}, %rd4636;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3274}, %rd4636;
	}
	shf.r.wrap.b32 	%r3275, %r3274, %r3273, 14;
	shf.r.wrap.b32 	%r3276, %r3273, %r3274, 14;
	mov.b64 	%rd4648, {%r3276, %r3275};
	shf.r.wrap.b32 	%r3277, %r3274, %r3273, 18;
	shf.r.wrap.b32 	%r3278, %r3273, %r3274, 18;
	mov.b64 	%rd4649, {%r3278, %r3277};
	xor.b64  	%rd4650, %rd4649, %rd4648;
	shf.l.wrap.b32 	%r3279, %r3273, %r3274, 23;
	shf.l.wrap.b32 	%r3280, %r3274, %r3273, 23;
	mov.b64 	%rd4651, {%r3280, %r3279};
	xor.b64  	%rd4652, %rd4650, %rd4651;
	xor.b64  	%rd4653, %rd4612, %rd4588;
	and.b64  	%rd4654, %rd4636, %rd4653;
	xor.b64  	%rd4655, %rd4654, %rd4588;
	add.s64 	%rd4656, %rd4564, %rd4331;
	add.s64 	%rd4657, %rd4656, %rd8777;
	add.s64 	%rd4658, %rd4657, %rd4655;
	add.s64 	%rd4659, %rd4658, %rd4652;
	add.s64 	%rd4660, %rd4659, %rd4575;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3281,%dummy}, %rd4647;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3282}, %rd4647;
	}
	shf.r.wrap.b32 	%r3283, %r3282, %r3281, 28;
	shf.r.wrap.b32 	%r3284, %r3281, %r3282, 28;
	mov.b64 	%rd4661, {%r3284, %r3283};
	shf.l.wrap.b32 	%r3285, %r3281, %r3282, 30;
	shf.l.wrap.b32 	%r3286, %r3282, %r3281, 30;
	mov.b64 	%rd4662, {%r3286, %r3285};
	xor.b64  	%rd4663, %rd4662, %rd4661;
	shf.l.wrap.b32 	%r3287, %r3281, %r3282, 25;
	shf.l.wrap.b32 	%r3288, %r3282, %r3281, 25;
	mov.b64 	%rd4664, {%r3288, %r3287};
	xor.b64  	%rd4665, %rd4663, %rd4664;
	xor.b64  	%rd4666, %rd4647, %rd4599;
	xor.b64  	%rd4667, %rd4647, %rd4623;
	and.b64  	%rd4668, %rd4667, %rd4666;
	xor.b64  	%rd4669, %rd4668, %rd4647;
	add.s64 	%rd4670, %rd4659, %rd4669;
	add.s64 	%rd4671, %rd4670, %rd4665;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3289,%dummy}, %rd4660;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3290}, %rd4660;
	}
	shf.r.wrap.b32 	%r3291, %r3290, %r3289, 14;
	shf.r.wrap.b32 	%r3292, %r3289, %r3290, 14;
	mov.b64 	%rd4672, {%r3292, %r3291};
	shf.r.wrap.b32 	%r3293, %r3290, %r3289, 18;
	shf.r.wrap.b32 	%r3294, %r3289, %r3290, 18;
	mov.b64 	%rd4673, {%r3294, %r3293};
	xor.b64  	%rd4674, %rd4673, %rd4672;
	shf.l.wrap.b32 	%r3295, %r3289, %r3290, 23;
	shf.l.wrap.b32 	%r3296, %r3290, %r3289, 23;
	mov.b64 	%rd4675, {%r3296, %r3295};
	xor.b64  	%rd4676, %rd4674, %rd4675;
	xor.b64  	%rd4677, %rd4636, %rd4612;
	and.b64  	%rd4678, %rd4660, %rd4677;
	xor.b64  	%rd4679, %rd4678, %rd4612;
	add.s64 	%rd4680, %rd4588, %rd4344;
	add.s64 	%rd4681, %rd4680, %rd8776;
	add.s64 	%rd4682, %rd4681, %rd4679;
	add.s64 	%rd4683, %rd4682, %rd4676;
	add.s64 	%rd4684, %rd4683, %rd4599;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3297,%dummy}, %rd4671;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3298}, %rd4671;
	}
	shf.r.wrap.b32 	%r3299, %r3298, %r3297, 28;
	shf.r.wrap.b32 	%r3300, %r3297, %r3298, 28;
	mov.b64 	%rd4685, {%r3300, %r3299};
	shf.l.wrap.b32 	%r3301, %r3297, %r3298, 30;
	shf.l.wrap.b32 	%r3302, %r3298, %r3297, 30;
	mov.b64 	%rd4686, {%r3302, %r3301};
	xor.b64  	%rd4687, %rd4686, %rd4685;
	shf.l.wrap.b32 	%r3303, %r3297, %r3298, 25;
	shf.l.wrap.b32 	%r3304, %r3298, %r3297, 25;
	mov.b64 	%rd4688, {%r3304, %r3303};
	xor.b64  	%rd4689, %rd4687, %rd4688;
	xor.b64  	%rd4690, %rd4671, %rd4623;
	xor.b64  	%rd4691, %rd4671, %rd4647;
	and.b64  	%rd4692, %rd4691, %rd4690;
	xor.b64  	%rd4693, %rd4692, %rd4671;
	add.s64 	%rd4694, %rd4683, %rd4693;
	add.s64 	%rd4695, %rd4694, %rd4689;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3305,%dummy}, %rd4684;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3306}, %rd4684;
	}
	shf.r.wrap.b32 	%r3307, %r3306, %r3305, 14;
	shf.r.wrap.b32 	%r3308, %r3305, %r3306, 14;
	mov.b64 	%rd4696, {%r3308, %r3307};
	shf.r.wrap.b32 	%r3309, %r3306, %r3305, 18;
	shf.r.wrap.b32 	%r3310, %r3305, %r3306, 18;
	mov.b64 	%rd4697, {%r3310, %r3309};
	xor.b64  	%rd4698, %rd4697, %rd4696;
	shf.l.wrap.b32 	%r3311, %r3305, %r3306, 23;
	shf.l.wrap.b32 	%r3312, %r3306, %r3305, 23;
	mov.b64 	%rd4699, {%r3312, %r3311};
	xor.b64  	%rd4700, %rd4698, %rd4699;
	xor.b64  	%rd4701, %rd4660, %rd4636;
	and.b64  	%rd4702, %rd4684, %rd4701;
	xor.b64  	%rd4703, %rd4702, %rd4636;
	add.s64 	%rd4704, %rd4612, %rd4357;
	add.s64 	%rd4705, %rd4704, %rd8775;
	add.s64 	%rd4706, %rd4705, %rd4703;
	add.s64 	%rd4707, %rd4706, %rd4700;
	add.s64 	%rd4708, %rd4707, %rd4623;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3313,%dummy}, %rd4695;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3314}, %rd4695;
	}
	shf.r.wrap.b32 	%r3315, %r3314, %r3313, 28;
	shf.r.wrap.b32 	%r3316, %r3313, %r3314, 28;
	mov.b64 	%rd4709, {%r3316, %r3315};
	shf.l.wrap.b32 	%r3317, %r3313, %r3314, 30;
	shf.l.wrap.b32 	%r3318, %r3314, %r3313, 30;
	mov.b64 	%rd4710, {%r3318, %r3317};
	xor.b64  	%rd4711, %rd4710, %rd4709;
	shf.l.wrap.b32 	%r3319, %r3313, %r3314, 25;
	shf.l.wrap.b32 	%r3320, %r3314, %r3313, 25;
	mov.b64 	%rd4712, {%r3320, %r3319};
	xor.b64  	%rd4713, %rd4711, %rd4712;
	xor.b64  	%rd4714, %rd4695, %rd4647;
	xor.b64  	%rd4715, %rd4695, %rd4671;
	and.b64  	%rd4716, %rd4715, %rd4714;
	xor.b64  	%rd4717, %rd4716, %rd4695;
	add.s64 	%rd4718, %rd4707, %rd4717;
	add.s64 	%rd4719, %rd4718, %rd4713;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3321,%dummy}, %rd4708;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3322}, %rd4708;
	}
	shf.r.wrap.b32 	%r3323, %r3322, %r3321, 14;
	shf.r.wrap.b32 	%r3324, %r3321, %r3322, 14;
	mov.b64 	%rd4720, {%r3324, %r3323};
	shf.r.wrap.b32 	%r3325, %r3322, %r3321, 18;
	shf.r.wrap.b32 	%r3326, %r3321, %r3322, 18;
	mov.b64 	%rd4721, {%r3326, %r3325};
	xor.b64  	%rd4722, %rd4721, %rd4720;
	shf.l.wrap.b32 	%r3327, %r3321, %r3322, 23;
	shf.l.wrap.b32 	%r3328, %r3322, %r3321, 23;
	mov.b64 	%rd4723, {%r3328, %r3327};
	xor.b64  	%rd4724, %rd4722, %rd4723;
	xor.b64  	%rd4725, %rd4684, %rd4660;
	and.b64  	%rd4726, %rd4708, %rd4725;
	xor.b64  	%rd4727, %rd4726, %rd4660;
	add.s64 	%rd4728, %rd4636, %rd4370;
	add.s64 	%rd4729, %rd4728, %rd8774;
	add.s64 	%rd4730, %rd4729, %rd4727;
	add.s64 	%rd4731, %rd4730, %rd4724;
	add.s64 	%rd4732, %rd4731, %rd4647;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3329,%dummy}, %rd4719;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3330}, %rd4719;
	}
	shf.r.wrap.b32 	%r3331, %r3330, %r3329, 28;
	shf.r.wrap.b32 	%r3332, %r3329, %r3330, 28;
	mov.b64 	%rd4733, {%r3332, %r3331};
	shf.l.wrap.b32 	%r3333, %r3329, %r3330, 30;
	shf.l.wrap.b32 	%r3334, %r3330, %r3329, 30;
	mov.b64 	%rd4734, {%r3334, %r3333};
	xor.b64  	%rd4735, %rd4734, %rd4733;
	shf.l.wrap.b32 	%r3335, %r3329, %r3330, 25;
	shf.l.wrap.b32 	%r3336, %r3330, %r3329, 25;
	mov.b64 	%rd4736, {%r3336, %r3335};
	xor.b64  	%rd4737, %rd4735, %rd4736;
	xor.b64  	%rd4738, %rd4719, %rd4671;
	xor.b64  	%rd4739, %rd4719, %rd4695;
	and.b64  	%rd4740, %rd4739, %rd4738;
	xor.b64  	%rd4741, %rd4740, %rd4719;
	add.s64 	%rd4742, %rd4731, %rd4741;
	add.s64 	%rd4743, %rd4742, %rd4737;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3337,%dummy}, %rd4732;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3338}, %rd4732;
	}
	shf.r.wrap.b32 	%r3339, %r3338, %r3337, 14;
	shf.r.wrap.b32 	%r3340, %r3337, %r3338, 14;
	mov.b64 	%rd4744, {%r3340, %r3339};
	shf.r.wrap.b32 	%r3341, %r3338, %r3337, 18;
	shf.r.wrap.b32 	%r3342, %r3337, %r3338, 18;
	mov.b64 	%rd4745, {%r3342, %r3341};
	xor.b64  	%rd4746, %rd4745, %rd4744;
	shf.l.wrap.b32 	%r3343, %r3337, %r3338, 23;
	shf.l.wrap.b32 	%r3344, %r3338, %r3337, 23;
	mov.b64 	%rd4747, {%r3344, %r3343};
	xor.b64  	%rd4748, %rd4746, %rd4747;
	xor.b64  	%rd4749, %rd4708, %rd4684;
	and.b64  	%rd4750, %rd4732, %rd4749;
	xor.b64  	%rd4751, %rd4750, %rd4684;
	add.s64 	%rd4752, %rd4660, %rd4383;
	add.s64 	%rd4753, %rd4752, %rd8773;
	add.s64 	%rd4754, %rd4753, %rd4751;
	add.s64 	%rd4755, %rd4754, %rd4748;
	add.s64 	%rd4756, %rd4755, %rd4671;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3345,%dummy}, %rd4743;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3346}, %rd4743;
	}
	shf.r.wrap.b32 	%r3347, %r3346, %r3345, 28;
	shf.r.wrap.b32 	%r3348, %r3345, %r3346, 28;
	mov.b64 	%rd4757, {%r3348, %r3347};
	shf.l.wrap.b32 	%r3349, %r3345, %r3346, 30;
	shf.l.wrap.b32 	%r3350, %r3346, %r3345, 30;
	mov.b64 	%rd4758, {%r3350, %r3349};
	xor.b64  	%rd4759, %rd4758, %rd4757;
	shf.l.wrap.b32 	%r3351, %r3345, %r3346, 25;
	shf.l.wrap.b32 	%r3352, %r3346, %r3345, 25;
	mov.b64 	%rd4760, {%r3352, %r3351};
	xor.b64  	%rd4761, %rd4759, %rd4760;
	xor.b64  	%rd4762, %rd4743, %rd4695;
	xor.b64  	%rd4763, %rd4743, %rd4719;
	and.b64  	%rd4764, %rd4763, %rd4762;
	xor.b64  	%rd4765, %rd4764, %rd4743;
	add.s64 	%rd4766, %rd4755, %rd4765;
	add.s64 	%rd4767, %rd4766, %rd4761;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3353,%dummy}, %rd4370;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3354}, %rd4370;
	}
	shf.r.wrap.b32 	%r3355, %r3354, %r3353, 19;
	shf.r.wrap.b32 	%r3356, %r3353, %r3354, 19;
	mov.b64 	%rd4768, {%r3356, %r3355};
	shf.l.wrap.b32 	%r3357, %r3353, %r3354, 3;
	shf.l.wrap.b32 	%r3358, %r3354, %r3353, 3;
	mov.b64 	%rd4769, {%r3358, %r3357};
	shr.u64 	%rd4770, %rd4370, 6;
	xor.b64  	%rd4771, %rd4768, %rd4770;
	xor.b64  	%rd4772, %rd4771, %rd4769;
	shf.r.wrap.b32 	%r3359, %r2968, %r2967, 1;
	shf.r.wrap.b32 	%r3360, %r2967, %r2968, 1;
	mov.b64 	%rd4773, {%r3360, %r3359};
	shf.r.wrap.b32 	%r3361, %r2968, %r2967, 8;
	shf.r.wrap.b32 	%r3362, %r2967, %r2968, 8;
	mov.b64 	%rd4774, {%r3362, %r3361};
	shr.u64 	%rd4775, %rd4201, 7;
	xor.b64  	%rd4776, %rd4773, %rd4775;
	xor.b64  	%rd4777, %rd4776, %rd4774;
	add.s64 	%rd4778, %rd4305, %rd4188;
	add.s64 	%rd4779, %rd4778, %rd4772;
	add.s64 	%rd4780, %rd4779, %rd4777;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3363,%dummy}, %rd4383;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3364}, %rd4383;
	}
	shf.r.wrap.b32 	%r3365, %r3364, %r3363, 19;
	shf.r.wrap.b32 	%r3366, %r3363, %r3364, 19;
	mov.b64 	%rd4781, {%r3366, %r3365};
	shf.l.wrap.b32 	%r3367, %r3363, %r3364, 3;
	shf.l.wrap.b32 	%r3368, %r3364, %r3363, 3;
	mov.b64 	%rd4782, {%r3368, %r3367};
	shr.u64 	%rd4783, %rd4383, 6;
	xor.b64  	%rd4784, %rd4781, %rd4783;
	xor.b64  	%rd4785, %rd4784, %rd4782;
	shf.r.wrap.b32 	%r3369, %r2978, %r2977, 1;
	shf.r.wrap.b32 	%r3370, %r2977, %r2978, 1;
	mov.b64 	%rd4786, {%r3370, %r3369};
	shf.r.wrap.b32 	%r3371, %r2978, %r2977, 8;
	shf.r.wrap.b32 	%r3372, %r2977, %r2978, 8;
	mov.b64 	%rd4787, {%r3372, %r3371};
	shr.u64 	%rd4788, %rd4214, 7;
	xor.b64  	%rd4789, %rd4786, %rd4788;
	xor.b64  	%rd4790, %rd4789, %rd4787;
	add.s64 	%rd4791, %rd4318, %rd4201;
	add.s64 	%rd4792, %rd4791, %rd4785;
	add.s64 	%rd4793, %rd4792, %rd4790;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3373,%dummy}, %rd4780;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3374}, %rd4780;
	}
	shf.r.wrap.b32 	%r3375, %r3374, %r3373, 19;
	shf.r.wrap.b32 	%r3376, %r3373, %r3374, 19;
	mov.b64 	%rd4794, {%r3376, %r3375};
	shf.l.wrap.b32 	%r3377, %r3373, %r3374, 3;
	shf.l.wrap.b32 	%r3378, %r3374, %r3373, 3;
	mov.b64 	%rd4795, {%r3378, %r3377};
	shr.u64 	%rd4796, %rd4780, 6;
	xor.b64  	%rd4797, %rd4794, %rd4796;
	xor.b64  	%rd4798, %rd4797, %rd4795;
	shf.r.wrap.b32 	%r3379, %r2988, %r2987, 1;
	shf.r.wrap.b32 	%r3380, %r2987, %r2988, 1;
	mov.b64 	%rd4799, {%r3380, %r3379};
	shf.r.wrap.b32 	%r3381, %r2988, %r2987, 8;
	shf.r.wrap.b32 	%r3382, %r2987, %r2988, 8;
	mov.b64 	%rd4800, {%r3382, %r3381};
	shr.u64 	%rd4801, %rd4227, 7;
	xor.b64  	%rd4802, %rd4799, %rd4801;
	xor.b64  	%rd4803, %rd4802, %rd4800;
	add.s64 	%rd4804, %rd4331, %rd4214;
	add.s64 	%rd4805, %rd4804, %rd4798;
	add.s64 	%rd4806, %rd4805, %rd4803;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3383,%dummy}, %rd4793;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3384}, %rd4793;
	}
	shf.r.wrap.b32 	%r3385, %r3384, %r3383, 19;
	shf.r.wrap.b32 	%r3386, %r3383, %r3384, 19;
	mov.b64 	%rd4807, {%r3386, %r3385};
	shf.l.wrap.b32 	%r3387, %r3383, %r3384, 3;
	shf.l.wrap.b32 	%r3388, %r3384, %r3383, 3;
	mov.b64 	%rd4808, {%r3388, %r3387};
	shr.u64 	%rd4809, %rd4793, 6;
	xor.b64  	%rd4810, %rd4807, %rd4809;
	xor.b64  	%rd4811, %rd4810, %rd4808;
	shf.r.wrap.b32 	%r3389, %r2998, %r2997, 1;
	shf.r.wrap.b32 	%r3390, %r2997, %r2998, 1;
	mov.b64 	%rd4812, {%r3390, %r3389};
	shf.r.wrap.b32 	%r3391, %r2998, %r2997, 8;
	shf.r.wrap.b32 	%r3392, %r2997, %r2998, 8;
	mov.b64 	%rd4813, {%r3392, %r3391};
	shr.u64 	%rd4814, %rd4240, 7;
	xor.b64  	%rd4815, %rd4812, %rd4814;
	xor.b64  	%rd4816, %rd4815, %rd4813;
	add.s64 	%rd4817, %rd4344, %rd4227;
	add.s64 	%rd4818, %rd4817, %rd4811;
	add.s64 	%rd4819, %rd4818, %rd4816;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3393,%dummy}, %rd4806;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3394}, %rd4806;
	}
	shf.r.wrap.b32 	%r3395, %r3394, %r3393, 19;
	shf.r.wrap.b32 	%r3396, %r3393, %r3394, 19;
	mov.b64 	%rd4820, {%r3396, %r3395};
	shf.l.wrap.b32 	%r3397, %r3393, %r3394, 3;
	shf.l.wrap.b32 	%r3398, %r3394, %r3393, 3;
	mov.b64 	%rd4821, {%r3398, %r3397};
	shr.u64 	%rd4822, %rd4806, 6;
	xor.b64  	%rd4823, %rd4820, %rd4822;
	xor.b64  	%rd4824, %rd4823, %rd4821;
	shf.r.wrap.b32 	%r3399, %r3008, %r3007, 1;
	shf.r.wrap.b32 	%r3400, %r3007, %r3008, 1;
	mov.b64 	%rd4825, {%r3400, %r3399};
	shf.r.wrap.b32 	%r3401, %r3008, %r3007, 8;
	shf.r.wrap.b32 	%r3402, %r3007, %r3008, 8;
	mov.b64 	%rd4826, {%r3402, %r3401};
	shr.u64 	%rd4827, %rd4253, 7;
	xor.b64  	%rd4828, %rd4825, %rd4827;
	xor.b64  	%rd4829, %rd4828, %rd4826;
	add.s64 	%rd4830, %rd4357, %rd4240;
	add.s64 	%rd4831, %rd4830, %rd4824;
	add.s64 	%rd4832, %rd4831, %rd4829;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3403,%dummy}, %rd4819;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3404}, %rd4819;
	}
	shf.r.wrap.b32 	%r3405, %r3404, %r3403, 19;
	shf.r.wrap.b32 	%r3406, %r3403, %r3404, 19;
	mov.b64 	%rd4833, {%r3406, %r3405};
	shf.l.wrap.b32 	%r3407, %r3403, %r3404, 3;
	shf.l.wrap.b32 	%r3408, %r3404, %r3403, 3;
	mov.b64 	%rd4834, {%r3408, %r3407};
	shr.u64 	%rd4835, %rd4819, 6;
	xor.b64  	%rd4836, %rd4833, %rd4835;
	xor.b64  	%rd4837, %rd4836, %rd4834;
	shf.r.wrap.b32 	%r3409, %r3018, %r3017, 1;
	shf.r.wrap.b32 	%r3410, %r3017, %r3018, 1;
	mov.b64 	%rd4838, {%r3410, %r3409};
	shf.r.wrap.b32 	%r3411, %r3018, %r3017, 8;
	shf.r.wrap.b32 	%r3412, %r3017, %r3018, 8;
	mov.b64 	%rd4839, {%r3412, %r3411};
	shr.u64 	%rd4840, %rd4266, 7;
	xor.b64  	%rd4841, %rd4838, %rd4840;
	xor.b64  	%rd4842, %rd4841, %rd4839;
	add.s64 	%rd4843, %rd4370, %rd4253;
	add.s64 	%rd4844, %rd4843, %rd4837;
	add.s64 	%rd4845, %rd4844, %rd4842;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3413,%dummy}, %rd4832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3414}, %rd4832;
	}
	shf.r.wrap.b32 	%r3415, %r3414, %r3413, 19;
	shf.r.wrap.b32 	%r3416, %r3413, %r3414, 19;
	mov.b64 	%rd4846, {%r3416, %r3415};
	shf.l.wrap.b32 	%r3417, %r3413, %r3414, 3;
	shf.l.wrap.b32 	%r3418, %r3414, %r3413, 3;
	mov.b64 	%rd4847, {%r3418, %r3417};
	shr.u64 	%rd4848, %rd4832, 6;
	xor.b64  	%rd4849, %rd4846, %rd4848;
	xor.b64  	%rd4850, %rd4849, %rd4847;
	shf.r.wrap.b32 	%r3419, %r3028, %r3027, 1;
	shf.r.wrap.b32 	%r3420, %r3027, %r3028, 1;
	mov.b64 	%rd4851, {%r3420, %r3419};
	shf.r.wrap.b32 	%r3421, %r3028, %r3027, 8;
	shf.r.wrap.b32 	%r3422, %r3027, %r3028, 8;
	mov.b64 	%rd4852, {%r3422, %r3421};
	shr.u64 	%rd4853, %rd4279, 7;
	xor.b64  	%rd4854, %rd4851, %rd4853;
	xor.b64  	%rd4855, %rd4854, %rd4852;
	add.s64 	%rd4856, %rd4383, %rd4266;
	add.s64 	%rd4857, %rd4856, %rd4850;
	add.s64 	%rd4858, %rd4857, %rd4855;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3423,%dummy}, %rd4845;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3424}, %rd4845;
	}
	shf.r.wrap.b32 	%r3425, %r3424, %r3423, 19;
	shf.r.wrap.b32 	%r3426, %r3423, %r3424, 19;
	mov.b64 	%rd4859, {%r3426, %r3425};
	shf.l.wrap.b32 	%r3427, %r3423, %r3424, 3;
	shf.l.wrap.b32 	%r3428, %r3424, %r3423, 3;
	mov.b64 	%rd4860, {%r3428, %r3427};
	shr.u64 	%rd4861, %rd4845, 6;
	xor.b64  	%rd4862, %rd4859, %rd4861;
	xor.b64  	%rd4863, %rd4862, %rd4860;
	shf.r.wrap.b32 	%r3429, %r3038, %r3037, 1;
	shf.r.wrap.b32 	%r3430, %r3037, %r3038, 1;
	mov.b64 	%rd4864, {%r3430, %r3429};
	shf.r.wrap.b32 	%r3431, %r3038, %r3037, 8;
	shf.r.wrap.b32 	%r3432, %r3037, %r3038, 8;
	mov.b64 	%rd4865, {%r3432, %r3431};
	shr.u64 	%rd4866, %rd4292, 7;
	xor.b64  	%rd4867, %rd4864, %rd4866;
	xor.b64  	%rd4868, %rd4867, %rd4865;
	add.s64 	%rd4869, %rd4780, %rd4279;
	add.s64 	%rd4870, %rd4869, %rd4863;
	add.s64 	%rd4871, %rd4870, %rd4868;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3433,%dummy}, %rd4858;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3434}, %rd4858;
	}
	shf.r.wrap.b32 	%r3435, %r3434, %r3433, 19;
	shf.r.wrap.b32 	%r3436, %r3433, %r3434, 19;
	mov.b64 	%rd4872, {%r3436, %r3435};
	shf.l.wrap.b32 	%r3437, %r3433, %r3434, 3;
	shf.l.wrap.b32 	%r3438, %r3434, %r3433, 3;
	mov.b64 	%rd4873, {%r3438, %r3437};
	shr.u64 	%rd4874, %rd4858, 6;
	xor.b64  	%rd4875, %rd4872, %rd4874;
	xor.b64  	%rd4876, %rd4875, %rd4873;
	shf.r.wrap.b32 	%r3439, %r3048, %r3047, 1;
	shf.r.wrap.b32 	%r3440, %r3047, %r3048, 1;
	mov.b64 	%rd4877, {%r3440, %r3439};
	shf.r.wrap.b32 	%r3441, %r3048, %r3047, 8;
	shf.r.wrap.b32 	%r3442, %r3047, %r3048, 8;
	mov.b64 	%rd4878, {%r3442, %r3441};
	shr.u64 	%rd4879, %rd4305, 7;
	xor.b64  	%rd4880, %rd4877, %rd4879;
	xor.b64  	%rd4881, %rd4880, %rd4878;
	add.s64 	%rd4882, %rd4793, %rd4292;
	add.s64 	%rd4883, %rd4882, %rd4876;
	add.s64 	%rd4884, %rd4883, %rd4881;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3443,%dummy}, %rd4871;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3444}, %rd4871;
	}
	shf.r.wrap.b32 	%r3445, %r3444, %r3443, 19;
	shf.r.wrap.b32 	%r3446, %r3443, %r3444, 19;
	mov.b64 	%rd4885, {%r3446, %r3445};
	shf.l.wrap.b32 	%r3447, %r3443, %r3444, 3;
	shf.l.wrap.b32 	%r3448, %r3444, %r3443, 3;
	mov.b64 	%rd4886, {%r3448, %r3447};
	shr.u64 	%rd4887, %rd4871, 6;
	xor.b64  	%rd4888, %rd4885, %rd4887;
	xor.b64  	%rd4889, %rd4888, %rd4886;
	shf.r.wrap.b32 	%r3449, %r3058, %r3057, 1;
	shf.r.wrap.b32 	%r3450, %r3057, %r3058, 1;
	mov.b64 	%rd4890, {%r3450, %r3449};
	shf.r.wrap.b32 	%r3451, %r3058, %r3057, 8;
	shf.r.wrap.b32 	%r3452, %r3057, %r3058, 8;
	mov.b64 	%rd4891, {%r3452, %r3451};
	shr.u64 	%rd4892, %rd4318, 7;
	xor.b64  	%rd4893, %rd4890, %rd4892;
	xor.b64  	%rd4894, %rd4893, %rd4891;
	add.s64 	%rd4895, %rd4806, %rd4305;
	add.s64 	%rd4896, %rd4895, %rd4889;
	add.s64 	%rd4897, %rd4896, %rd4894;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3453,%dummy}, %rd4884;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3454}, %rd4884;
	}
	shf.r.wrap.b32 	%r3455, %r3454, %r3453, 19;
	shf.r.wrap.b32 	%r3456, %r3453, %r3454, 19;
	mov.b64 	%rd4898, {%r3456, %r3455};
	shf.l.wrap.b32 	%r3457, %r3453, %r3454, 3;
	shf.l.wrap.b32 	%r3458, %r3454, %r3453, 3;
	mov.b64 	%rd4899, {%r3458, %r3457};
	shr.u64 	%rd4900, %rd4884, 6;
	xor.b64  	%rd4901, %rd4898, %rd4900;
	xor.b64  	%rd4902, %rd4901, %rd4899;
	shf.r.wrap.b32 	%r3459, %r3068, %r3067, 1;
	shf.r.wrap.b32 	%r3460, %r3067, %r3068, 1;
	mov.b64 	%rd4903, {%r3460, %r3459};
	shf.r.wrap.b32 	%r3461, %r3068, %r3067, 8;
	shf.r.wrap.b32 	%r3462, %r3067, %r3068, 8;
	mov.b64 	%rd4904, {%r3462, %r3461};
	shr.u64 	%rd4905, %rd4331, 7;
	xor.b64  	%rd4906, %rd4903, %rd4905;
	xor.b64  	%rd4907, %rd4906, %rd4904;
	add.s64 	%rd4908, %rd4819, %rd4318;
	add.s64 	%rd4909, %rd4908, %rd4902;
	add.s64 	%rd4910, %rd4909, %rd4907;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3463,%dummy}, %rd4897;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3464}, %rd4897;
	}
	shf.r.wrap.b32 	%r3465, %r3464, %r3463, 19;
	shf.r.wrap.b32 	%r3466, %r3463, %r3464, 19;
	mov.b64 	%rd4911, {%r3466, %r3465};
	shf.l.wrap.b32 	%r3467, %r3463, %r3464, 3;
	shf.l.wrap.b32 	%r3468, %r3464, %r3463, 3;
	mov.b64 	%rd4912, {%r3468, %r3467};
	shr.u64 	%rd4913, %rd4897, 6;
	xor.b64  	%rd4914, %rd4911, %rd4913;
	xor.b64  	%rd4915, %rd4914, %rd4912;
	shf.r.wrap.b32 	%r3469, %r3078, %r3077, 1;
	shf.r.wrap.b32 	%r3470, %r3077, %r3078, 1;
	mov.b64 	%rd4916, {%r3470, %r3469};
	shf.r.wrap.b32 	%r3471, %r3078, %r3077, 8;
	shf.r.wrap.b32 	%r3472, %r3077, %r3078, 8;
	mov.b64 	%rd4917, {%r3472, %r3471};
	shr.u64 	%rd4918, %rd4344, 7;
	xor.b64  	%rd4919, %rd4916, %rd4918;
	xor.b64  	%rd4920, %rd4919, %rd4917;
	add.s64 	%rd4921, %rd4832, %rd4331;
	add.s64 	%rd4922, %rd4921, %rd4915;
	add.s64 	%rd4923, %rd4922, %rd4920;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3473,%dummy}, %rd4910;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3474}, %rd4910;
	}
	shf.r.wrap.b32 	%r3475, %r3474, %r3473, 19;
	shf.r.wrap.b32 	%r3476, %r3473, %r3474, 19;
	mov.b64 	%rd4924, {%r3476, %r3475};
	shf.l.wrap.b32 	%r3477, %r3473, %r3474, 3;
	shf.l.wrap.b32 	%r3478, %r3474, %r3473, 3;
	mov.b64 	%rd4925, {%r3478, %r3477};
	shr.u64 	%rd4926, %rd4910, 6;
	xor.b64  	%rd4927, %rd4924, %rd4926;
	xor.b64  	%rd4928, %rd4927, %rd4925;
	shf.r.wrap.b32 	%r3479, %r3088, %r3087, 1;
	shf.r.wrap.b32 	%r3480, %r3087, %r3088, 1;
	mov.b64 	%rd4929, {%r3480, %r3479};
	shf.r.wrap.b32 	%r3481, %r3088, %r3087, 8;
	shf.r.wrap.b32 	%r3482, %r3087, %r3088, 8;
	mov.b64 	%rd4930, {%r3482, %r3481};
	shr.u64 	%rd4931, %rd4357, 7;
	xor.b64  	%rd4932, %rd4929, %rd4931;
	xor.b64  	%rd4933, %rd4932, %rd4930;
	add.s64 	%rd4934, %rd4845, %rd4344;
	add.s64 	%rd4935, %rd4934, %rd4928;
	add.s64 	%rd4936, %rd4935, %rd4933;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3483,%dummy}, %rd4923;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3484}, %rd4923;
	}
	shf.r.wrap.b32 	%r3485, %r3484, %r3483, 19;
	shf.r.wrap.b32 	%r3486, %r3483, %r3484, 19;
	mov.b64 	%rd4937, {%r3486, %r3485};
	shf.l.wrap.b32 	%r3487, %r3483, %r3484, 3;
	shf.l.wrap.b32 	%r3488, %r3484, %r3483, 3;
	mov.b64 	%rd4938, {%r3488, %r3487};
	shr.u64 	%rd4939, %rd4923, 6;
	xor.b64  	%rd4940, %rd4937, %rd4939;
	xor.b64  	%rd4941, %rd4940, %rd4938;
	shf.r.wrap.b32 	%r3489, %r3354, %r3353, 1;
	shf.r.wrap.b32 	%r3490, %r3353, %r3354, 1;
	mov.b64 	%rd4942, {%r3490, %r3489};
	shf.r.wrap.b32 	%r3491, %r3354, %r3353, 8;
	shf.r.wrap.b32 	%r3492, %r3353, %r3354, 8;
	mov.b64 	%rd4943, {%r3492, %r3491};
	shr.u64 	%rd4944, %rd4370, 7;
	xor.b64  	%rd4945, %rd4942, %rd4944;
	xor.b64  	%rd4946, %rd4945, %rd4943;
	add.s64 	%rd4947, %rd4858, %rd4357;
	add.s64 	%rd4948, %rd4947, %rd4941;
	add.s64 	%rd4949, %rd4948, %rd4946;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3493,%dummy}, %rd4936;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3494}, %rd4936;
	}
	shf.r.wrap.b32 	%r3495, %r3494, %r3493, 19;
	shf.r.wrap.b32 	%r3496, %r3493, %r3494, 19;
	mov.b64 	%rd4950, {%r3496, %r3495};
	shf.l.wrap.b32 	%r3497, %r3493, %r3494, 3;
	shf.l.wrap.b32 	%r3498, %r3494, %r3493, 3;
	mov.b64 	%rd4951, {%r3498, %r3497};
	shr.u64 	%rd4952, %rd4936, 6;
	xor.b64  	%rd4953, %rd4950, %rd4952;
	xor.b64  	%rd4954, %rd4953, %rd4951;
	shf.r.wrap.b32 	%r3499, %r3364, %r3363, 1;
	shf.r.wrap.b32 	%r3500, %r3363, %r3364, 1;
	mov.b64 	%rd4955, {%r3500, %r3499};
	shf.r.wrap.b32 	%r3501, %r3364, %r3363, 8;
	shf.r.wrap.b32 	%r3502, %r3363, %r3364, 8;
	mov.b64 	%rd4956, {%r3502, %r3501};
	shr.u64 	%rd4957, %rd4383, 7;
	xor.b64  	%rd4958, %rd4955, %rd4957;
	xor.b64  	%rd4959, %rd4958, %rd4956;
	add.s64 	%rd4960, %rd4871, %rd4370;
	add.s64 	%rd4961, %rd4960, %rd4954;
	add.s64 	%rd4962, %rd4961, %rd4959;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3503,%dummy}, %rd4949;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3504}, %rd4949;
	}
	shf.r.wrap.b32 	%r3505, %r3504, %r3503, 19;
	shf.r.wrap.b32 	%r3506, %r3503, %r3504, 19;
	mov.b64 	%rd4963, {%r3506, %r3505};
	shf.l.wrap.b32 	%r3507, %r3503, %r3504, 3;
	shf.l.wrap.b32 	%r3508, %r3504, %r3503, 3;
	mov.b64 	%rd4964, {%r3508, %r3507};
	shr.u64 	%rd4965, %rd4949, 6;
	xor.b64  	%rd4966, %rd4963, %rd4965;
	xor.b64  	%rd4967, %rd4966, %rd4964;
	shf.r.wrap.b32 	%r3509, %r3374, %r3373, 1;
	shf.r.wrap.b32 	%r3510, %r3373, %r3374, 1;
	mov.b64 	%rd4968, {%r3510, %r3509};
	shf.r.wrap.b32 	%r3511, %r3374, %r3373, 8;
	shf.r.wrap.b32 	%r3512, %r3373, %r3374, 8;
	mov.b64 	%rd4969, {%r3512, %r3511};
	shr.u64 	%rd4970, %rd4780, 7;
	xor.b64  	%rd4971, %rd4968, %rd4970;
	xor.b64  	%rd4972, %rd4971, %rd4969;
	add.s64 	%rd4973, %rd4884, %rd4383;
	add.s64 	%rd4974, %rd4973, %rd4967;
	add.s64 	%rd4975, %rd4974, %rd4972;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3513,%dummy}, %rd4756;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3514}, %rd4756;
	}
	shf.r.wrap.b32 	%r3515, %r3514, %r3513, 14;
	shf.r.wrap.b32 	%r3516, %r3513, %r3514, 14;
	mov.b64 	%rd4976, {%r3516, %r3515};
	shf.r.wrap.b32 	%r3517, %r3514, %r3513, 18;
	shf.r.wrap.b32 	%r3518, %r3513, %r3514, 18;
	mov.b64 	%rd4977, {%r3518, %r3517};
	xor.b64  	%rd4978, %rd4977, %rd4976;
	shf.l.wrap.b32 	%r3519, %r3513, %r3514, 23;
	shf.l.wrap.b32 	%r3520, %r3514, %r3513, 23;
	mov.b64 	%rd4979, {%r3520, %r3519};
	xor.b64  	%rd4980, %rd4978, %rd4979;
	xor.b64  	%rd4981, %rd4732, %rd4708;
	and.b64  	%rd4982, %rd4981, %rd4756;
	xor.b64  	%rd4983, %rd4982, %rd4708;
	add.s64 	%rd4984, %rd4983, %rd4684;
	add.s64 	%rd4985, %rd4984, %rd4780;
	add.s64 	%rd4986, %rd4985, %rd8772;
	add.s64 	%rd4987, %rd4986, %rd4980;
	add.s64 	%rd4988, %rd4987, %rd4695;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3521,%dummy}, %rd4767;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3522}, %rd4767;
	}
	shf.r.wrap.b32 	%r3523, %r3522, %r3521, 28;
	shf.r.wrap.b32 	%r3524, %r3521, %r3522, 28;
	mov.b64 	%rd4989, {%r3524, %r3523};
	shf.l.wrap.b32 	%r3525, %r3521, %r3522, 30;
	shf.l.wrap.b32 	%r3526, %r3522, %r3521, 30;
	mov.b64 	%rd4990, {%r3526, %r3525};
	xor.b64  	%rd4991, %rd4990, %rd4989;
	shf.l.wrap.b32 	%r3527, %r3521, %r3522, 25;
	shf.l.wrap.b32 	%r3528, %r3522, %r3521, 25;
	mov.b64 	%rd4992, {%r3528, %r3527};
	xor.b64  	%rd4993, %rd4991, %rd4992;
	xor.b64  	%rd4994, %rd4767, %rd4719;
	xor.b64  	%rd4995, %rd4767, %rd4743;
	and.b64  	%rd4996, %rd4995, %rd4994;
	xor.b64  	%rd4997, %rd4996, %rd4767;
	add.s64 	%rd4998, %rd4987, %rd4997;
	add.s64 	%rd4999, %rd4998, %rd4993;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3529,%dummy}, %rd4988;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3530}, %rd4988;
	}
	shf.r.wrap.b32 	%r3531, %r3530, %r3529, 14;
	shf.r.wrap.b32 	%r3532, %r3529, %r3530, 14;
	mov.b64 	%rd5000, {%r3532, %r3531};
	shf.r.wrap.b32 	%r3533, %r3530, %r3529, 18;
	shf.r.wrap.b32 	%r3534, %r3529, %r3530, 18;
	mov.b64 	%rd5001, {%r3534, %r3533};
	xor.b64  	%rd5002, %rd5001, %rd5000;
	shf.l.wrap.b32 	%r3535, %r3529, %r3530, 23;
	shf.l.wrap.b32 	%r3536, %r3530, %r3529, 23;
	mov.b64 	%rd5003, {%r3536, %r3535};
	xor.b64  	%rd5004, %rd5002, %rd5003;
	xor.b64  	%rd5005, %rd4756, %rd4732;
	and.b64  	%rd5006, %rd4988, %rd5005;
	xor.b64  	%rd5007, %rd5006, %rd4732;
	add.s64 	%rd5008, %rd4793, %rd4708;
	add.s64 	%rd5009, %rd5008, %rd8771;
	add.s64 	%rd5010, %rd5009, %rd5007;
	add.s64 	%rd5011, %rd5010, %rd5004;
	add.s64 	%rd5012, %rd5011, %rd4719;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3537,%dummy}, %rd4999;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3538}, %rd4999;
	}
	shf.r.wrap.b32 	%r3539, %r3538, %r3537, 28;
	shf.r.wrap.b32 	%r3540, %r3537, %r3538, 28;
	mov.b64 	%rd5013, {%r3540, %r3539};
	shf.l.wrap.b32 	%r3541, %r3537, %r3538, 30;
	shf.l.wrap.b32 	%r3542, %r3538, %r3537, 30;
	mov.b64 	%rd5014, {%r3542, %r3541};
	xor.b64  	%rd5015, %rd5014, %rd5013;
	shf.l.wrap.b32 	%r3543, %r3537, %r3538, 25;
	shf.l.wrap.b32 	%r3544, %r3538, %r3537, 25;
	mov.b64 	%rd5016, {%r3544, %r3543};
	xor.b64  	%rd5017, %rd5015, %rd5016;
	xor.b64  	%rd5018, %rd4999, %rd4743;
	xor.b64  	%rd5019, %rd4999, %rd4767;
	and.b64  	%rd5020, %rd5019, %rd5018;
	xor.b64  	%rd5021, %rd5020, %rd4999;
	add.s64 	%rd5022, %rd5011, %rd5021;
	add.s64 	%rd5023, %rd5022, %rd5017;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3545,%dummy}, %rd5012;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3546}, %rd5012;
	}
	shf.r.wrap.b32 	%r3547, %r3546, %r3545, 14;
	shf.r.wrap.b32 	%r3548, %r3545, %r3546, 14;
	mov.b64 	%rd5024, {%r3548, %r3547};
	shf.r.wrap.b32 	%r3549, %r3546, %r3545, 18;
	shf.r.wrap.b32 	%r3550, %r3545, %r3546, 18;
	mov.b64 	%rd5025, {%r3550, %r3549};
	xor.b64  	%rd5026, %rd5025, %rd5024;
	shf.l.wrap.b32 	%r3551, %r3545, %r3546, 23;
	shf.l.wrap.b32 	%r3552, %r3546, %r3545, 23;
	mov.b64 	%rd5027, {%r3552, %r3551};
	xor.b64  	%rd5028, %rd5026, %rd5027;
	xor.b64  	%rd5029, %rd4988, %rd4756;
	and.b64  	%rd5030, %rd5012, %rd5029;
	xor.b64  	%rd5031, %rd5030, %rd4756;
	add.s64 	%rd5032, %rd4806, %rd4732;
	add.s64 	%rd5033, %rd5032, %rd8770;
	add.s64 	%rd5034, %rd5033, %rd5031;
	add.s64 	%rd5035, %rd5034, %rd5028;
	add.s64 	%rd5036, %rd5035, %rd4743;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3553,%dummy}, %rd5023;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3554}, %rd5023;
	}
	shf.r.wrap.b32 	%r3555, %r3554, %r3553, 28;
	shf.r.wrap.b32 	%r3556, %r3553, %r3554, 28;
	mov.b64 	%rd5037, {%r3556, %r3555};
	shf.l.wrap.b32 	%r3557, %r3553, %r3554, 30;
	shf.l.wrap.b32 	%r3558, %r3554, %r3553, 30;
	mov.b64 	%rd5038, {%r3558, %r3557};
	xor.b64  	%rd5039, %rd5038, %rd5037;
	shf.l.wrap.b32 	%r3559, %r3553, %r3554, 25;
	shf.l.wrap.b32 	%r3560, %r3554, %r3553, 25;
	mov.b64 	%rd5040, {%r3560, %r3559};
	xor.b64  	%rd5041, %rd5039, %rd5040;
	xor.b64  	%rd5042, %rd5023, %rd4767;
	xor.b64  	%rd5043, %rd5023, %rd4999;
	and.b64  	%rd5044, %rd5043, %rd5042;
	xor.b64  	%rd5045, %rd5044, %rd5023;
	add.s64 	%rd5046, %rd5035, %rd5045;
	add.s64 	%rd5047, %rd5046, %rd5041;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3561,%dummy}, %rd5036;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3562}, %rd5036;
	}
	shf.r.wrap.b32 	%r3563, %r3562, %r3561, 14;
	shf.r.wrap.b32 	%r3564, %r3561, %r3562, 14;
	mov.b64 	%rd5048, {%r3564, %r3563};
	shf.r.wrap.b32 	%r3565, %r3562, %r3561, 18;
	shf.r.wrap.b32 	%r3566, %r3561, %r3562, 18;
	mov.b64 	%rd5049, {%r3566, %r3565};
	xor.b64  	%rd5050, %rd5049, %rd5048;
	shf.l.wrap.b32 	%r3567, %r3561, %r3562, 23;
	shf.l.wrap.b32 	%r3568, %r3562, %r3561, 23;
	mov.b64 	%rd5051, {%r3568, %r3567};
	xor.b64  	%rd5052, %rd5050, %rd5051;
	xor.b64  	%rd5053, %rd5012, %rd4988;
	and.b64  	%rd5054, %rd5036, %rd5053;
	xor.b64  	%rd5055, %rd5054, %rd4988;
	add.s64 	%rd5056, %rd4819, %rd4756;
	add.s64 	%rd5057, %rd5056, %rd8769;
	add.s64 	%rd5058, %rd5057, %rd5055;
	add.s64 	%rd5059, %rd5058, %rd5052;
	add.s64 	%rd5060, %rd5059, %rd4767;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3569,%dummy}, %rd5047;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3570}, %rd5047;
	}
	shf.r.wrap.b32 	%r3571, %r3570, %r3569, 28;
	shf.r.wrap.b32 	%r3572, %r3569, %r3570, 28;
	mov.b64 	%rd5061, {%r3572, %r3571};
	shf.l.wrap.b32 	%r3573, %r3569, %r3570, 30;
	shf.l.wrap.b32 	%r3574, %r3570, %r3569, 30;
	mov.b64 	%rd5062, {%r3574, %r3573};
	xor.b64  	%rd5063, %rd5062, %rd5061;
	shf.l.wrap.b32 	%r3575, %r3569, %r3570, 25;
	shf.l.wrap.b32 	%r3576, %r3570, %r3569, 25;
	mov.b64 	%rd5064, {%r3576, %r3575};
	xor.b64  	%rd5065, %rd5063, %rd5064;
	xor.b64  	%rd5066, %rd5047, %rd4999;
	xor.b64  	%rd5067, %rd5047, %rd5023;
	and.b64  	%rd5068, %rd5067, %rd5066;
	xor.b64  	%rd5069, %rd5068, %rd5047;
	add.s64 	%rd5070, %rd5059, %rd5069;
	add.s64 	%rd5071, %rd5070, %rd5065;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3577,%dummy}, %rd5060;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3578}, %rd5060;
	}
	shf.r.wrap.b32 	%r3579, %r3578, %r3577, 14;
	shf.r.wrap.b32 	%r3580, %r3577, %r3578, 14;
	mov.b64 	%rd5072, {%r3580, %r3579};
	shf.r.wrap.b32 	%r3581, %r3578, %r3577, 18;
	shf.r.wrap.b32 	%r3582, %r3577, %r3578, 18;
	mov.b64 	%rd5073, {%r3582, %r3581};
	xor.b64  	%rd5074, %rd5073, %rd5072;
	shf.l.wrap.b32 	%r3583, %r3577, %r3578, 23;
	shf.l.wrap.b32 	%r3584, %r3578, %r3577, 23;
	mov.b64 	%rd5075, {%r3584, %r3583};
	xor.b64  	%rd5076, %rd5074, %rd5075;
	xor.b64  	%rd5077, %rd5036, %rd5012;
	and.b64  	%rd5078, %rd5060, %rd5077;
	xor.b64  	%rd5079, %rd5078, %rd5012;
	add.s64 	%rd5080, %rd4988, %rd4832;
	add.s64 	%rd5081, %rd5080, %rd8768;
	add.s64 	%rd5082, %rd5081, %rd5079;
	add.s64 	%rd5083, %rd5082, %rd5076;
	add.s64 	%rd5084, %rd5083, %rd4999;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3585,%dummy}, %rd5071;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3586}, %rd5071;
	}
	shf.r.wrap.b32 	%r3587, %r3586, %r3585, 28;
	shf.r.wrap.b32 	%r3588, %r3585, %r3586, 28;
	mov.b64 	%rd5085, {%r3588, %r3587};
	shf.l.wrap.b32 	%r3589, %r3585, %r3586, 30;
	shf.l.wrap.b32 	%r3590, %r3586, %r3585, 30;
	mov.b64 	%rd5086, {%r3590, %r3589};
	xor.b64  	%rd5087, %rd5086, %rd5085;
	shf.l.wrap.b32 	%r3591, %r3585, %r3586, 25;
	shf.l.wrap.b32 	%r3592, %r3586, %r3585, 25;
	mov.b64 	%rd5088, {%r3592, %r3591};
	xor.b64  	%rd5089, %rd5087, %rd5088;
	xor.b64  	%rd5090, %rd5071, %rd5023;
	xor.b64  	%rd5091, %rd5071, %rd5047;
	and.b64  	%rd5092, %rd5091, %rd5090;
	xor.b64  	%rd5093, %rd5092, %rd5071;
	add.s64 	%rd5094, %rd5083, %rd5093;
	add.s64 	%rd5095, %rd5094, %rd5089;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3593,%dummy}, %rd5084;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3594}, %rd5084;
	}
	shf.r.wrap.b32 	%r3595, %r3594, %r3593, 14;
	shf.r.wrap.b32 	%r3596, %r3593, %r3594, 14;
	mov.b64 	%rd5096, {%r3596, %r3595};
	shf.r.wrap.b32 	%r3597, %r3594, %r3593, 18;
	shf.r.wrap.b32 	%r3598, %r3593, %r3594, 18;
	mov.b64 	%rd5097, {%r3598, %r3597};
	xor.b64  	%rd5098, %rd5097, %rd5096;
	shf.l.wrap.b32 	%r3599, %r3593, %r3594, 23;
	shf.l.wrap.b32 	%r3600, %r3594, %r3593, 23;
	mov.b64 	%rd5099, {%r3600, %r3599};
	xor.b64  	%rd5100, %rd5098, %rd5099;
	xor.b64  	%rd5101, %rd5060, %rd5036;
	and.b64  	%rd5102, %rd5084, %rd5101;
	xor.b64  	%rd5103, %rd5102, %rd5036;
	add.s64 	%rd5104, %rd5012, %rd4845;
	add.s64 	%rd5105, %rd5104, %rd8767;
	add.s64 	%rd5106, %rd5105, %rd5103;
	add.s64 	%rd5107, %rd5106, %rd5100;
	add.s64 	%rd5108, %rd5107, %rd5023;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3601,%dummy}, %rd5095;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3602}, %rd5095;
	}
	shf.r.wrap.b32 	%r3603, %r3602, %r3601, 28;
	shf.r.wrap.b32 	%r3604, %r3601, %r3602, 28;
	mov.b64 	%rd5109, {%r3604, %r3603};
	shf.l.wrap.b32 	%r3605, %r3601, %r3602, 30;
	shf.l.wrap.b32 	%r3606, %r3602, %r3601, 30;
	mov.b64 	%rd5110, {%r3606, %r3605};
	xor.b64  	%rd5111, %rd5110, %rd5109;
	shf.l.wrap.b32 	%r3607, %r3601, %r3602, 25;
	shf.l.wrap.b32 	%r3608, %r3602, %r3601, 25;
	mov.b64 	%rd5112, {%r3608, %r3607};
	xor.b64  	%rd5113, %rd5111, %rd5112;
	xor.b64  	%rd5114, %rd5095, %rd5047;
	xor.b64  	%rd5115, %rd5095, %rd5071;
	and.b64  	%rd5116, %rd5115, %rd5114;
	xor.b64  	%rd5117, %rd5116, %rd5095;
	add.s64 	%rd5118, %rd5107, %rd5117;
	add.s64 	%rd5119, %rd5118, %rd5113;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3609,%dummy}, %rd5108;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3610}, %rd5108;
	}
	shf.r.wrap.b32 	%r3611, %r3610, %r3609, 14;
	shf.r.wrap.b32 	%r3612, %r3609, %r3610, 14;
	mov.b64 	%rd5120, {%r3612, %r3611};
	shf.r.wrap.b32 	%r3613, %r3610, %r3609, 18;
	shf.r.wrap.b32 	%r3614, %r3609, %r3610, 18;
	mov.b64 	%rd5121, {%r3614, %r3613};
	xor.b64  	%rd5122, %rd5121, %rd5120;
	shf.l.wrap.b32 	%r3615, %r3609, %r3610, 23;
	shf.l.wrap.b32 	%r3616, %r3610, %r3609, 23;
	mov.b64 	%rd5123, {%r3616, %r3615};
	xor.b64  	%rd5124, %rd5122, %rd5123;
	xor.b64  	%rd5125, %rd5084, %rd5060;
	and.b64  	%rd5126, %rd5108, %rd5125;
	xor.b64  	%rd5127, %rd5126, %rd5060;
	add.s64 	%rd5128, %rd5036, %rd4858;
	add.s64 	%rd5129, %rd5128, %rd8766;
	add.s64 	%rd5130, %rd5129, %rd5127;
	add.s64 	%rd5131, %rd5130, %rd5124;
	add.s64 	%rd5132, %rd5131, %rd5047;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3617,%dummy}, %rd5119;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3618}, %rd5119;
	}
	shf.r.wrap.b32 	%r3619, %r3618, %r3617, 28;
	shf.r.wrap.b32 	%r3620, %r3617, %r3618, 28;
	mov.b64 	%rd5133, {%r3620, %r3619};
	shf.l.wrap.b32 	%r3621, %r3617, %r3618, 30;
	shf.l.wrap.b32 	%r3622, %r3618, %r3617, 30;
	mov.b64 	%rd5134, {%r3622, %r3621};
	xor.b64  	%rd5135, %rd5134, %rd5133;
	shf.l.wrap.b32 	%r3623, %r3617, %r3618, 25;
	shf.l.wrap.b32 	%r3624, %r3618, %r3617, 25;
	mov.b64 	%rd5136, {%r3624, %r3623};
	xor.b64  	%rd5137, %rd5135, %rd5136;
	xor.b64  	%rd5138, %rd5119, %rd5071;
	xor.b64  	%rd5139, %rd5119, %rd5095;
	and.b64  	%rd5140, %rd5139, %rd5138;
	xor.b64  	%rd5141, %rd5140, %rd5119;
	add.s64 	%rd5142, %rd5131, %rd5141;
	add.s64 	%rd5143, %rd5142, %rd5137;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3625,%dummy}, %rd5132;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3626}, %rd5132;
	}
	shf.r.wrap.b32 	%r3627, %r3626, %r3625, 14;
	shf.r.wrap.b32 	%r3628, %r3625, %r3626, 14;
	mov.b64 	%rd5144, {%r3628, %r3627};
	shf.r.wrap.b32 	%r3629, %r3626, %r3625, 18;
	shf.r.wrap.b32 	%r3630, %r3625, %r3626, 18;
	mov.b64 	%rd5145, {%r3630, %r3629};
	xor.b64  	%rd5146, %rd5145, %rd5144;
	shf.l.wrap.b32 	%r3631, %r3625, %r3626, 23;
	shf.l.wrap.b32 	%r3632, %r3626, %r3625, 23;
	mov.b64 	%rd5147, {%r3632, %r3631};
	xor.b64  	%rd5148, %rd5146, %rd5147;
	xor.b64  	%rd5149, %rd5108, %rd5084;
	and.b64  	%rd5150, %rd5132, %rd5149;
	xor.b64  	%rd5151, %rd5150, %rd5084;
	add.s64 	%rd5152, %rd5060, %rd4871;
	add.s64 	%rd5153, %rd5152, %rd8765;
	add.s64 	%rd5154, %rd5153, %rd5151;
	add.s64 	%rd5155, %rd5154, %rd5148;
	add.s64 	%rd5156, %rd5155, %rd5071;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3633,%dummy}, %rd5143;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3634}, %rd5143;
	}
	shf.r.wrap.b32 	%r3635, %r3634, %r3633, 28;
	shf.r.wrap.b32 	%r3636, %r3633, %r3634, 28;
	mov.b64 	%rd5157, {%r3636, %r3635};
	shf.l.wrap.b32 	%r3637, %r3633, %r3634, 30;
	shf.l.wrap.b32 	%r3638, %r3634, %r3633, 30;
	mov.b64 	%rd5158, {%r3638, %r3637};
	xor.b64  	%rd5159, %rd5158, %rd5157;
	shf.l.wrap.b32 	%r3639, %r3633, %r3634, 25;
	shf.l.wrap.b32 	%r3640, %r3634, %r3633, 25;
	mov.b64 	%rd5160, {%r3640, %r3639};
	xor.b64  	%rd5161, %rd5159, %rd5160;
	xor.b64  	%rd5162, %rd5143, %rd5095;
	xor.b64  	%rd5163, %rd5143, %rd5119;
	and.b64  	%rd5164, %rd5163, %rd5162;
	xor.b64  	%rd5165, %rd5164, %rd5143;
	add.s64 	%rd5166, %rd5155, %rd5165;
	add.s64 	%rd5167, %rd5166, %rd5161;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3641,%dummy}, %rd5156;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3642}, %rd5156;
	}
	shf.r.wrap.b32 	%r3643, %r3642, %r3641, 14;
	shf.r.wrap.b32 	%r3644, %r3641, %r3642, 14;
	mov.b64 	%rd5168, {%r3644, %r3643};
	shf.r.wrap.b32 	%r3645, %r3642, %r3641, 18;
	shf.r.wrap.b32 	%r3646, %r3641, %r3642, 18;
	mov.b64 	%rd5169, {%r3646, %r3645};
	xor.b64  	%rd5170, %rd5169, %rd5168;
	shf.l.wrap.b32 	%r3647, %r3641, %r3642, 23;
	shf.l.wrap.b32 	%r3648, %r3642, %r3641, 23;
	mov.b64 	%rd5171, {%r3648, %r3647};
	xor.b64  	%rd5172, %rd5170, %rd5171;
	xor.b64  	%rd5173, %rd5132, %rd5108;
	and.b64  	%rd5174, %rd5156, %rd5173;
	xor.b64  	%rd5175, %rd5174, %rd5108;
	add.s64 	%rd5176, %rd5084, %rd4884;
	add.s64 	%rd5177, %rd5176, %rd8764;
	add.s64 	%rd5178, %rd5177, %rd5175;
	add.s64 	%rd5179, %rd5178, %rd5172;
	add.s64 	%rd5180, %rd5179, %rd5095;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3649,%dummy}, %rd5167;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3650}, %rd5167;
	}
	shf.r.wrap.b32 	%r3651, %r3650, %r3649, 28;
	shf.r.wrap.b32 	%r3652, %r3649, %r3650, 28;
	mov.b64 	%rd5181, {%r3652, %r3651};
	shf.l.wrap.b32 	%r3653, %r3649, %r3650, 30;
	shf.l.wrap.b32 	%r3654, %r3650, %r3649, 30;
	mov.b64 	%rd5182, {%r3654, %r3653};
	xor.b64  	%rd5183, %rd5182, %rd5181;
	shf.l.wrap.b32 	%r3655, %r3649, %r3650, 25;
	shf.l.wrap.b32 	%r3656, %r3650, %r3649, 25;
	mov.b64 	%rd5184, {%r3656, %r3655};
	xor.b64  	%rd5185, %rd5183, %rd5184;
	xor.b64  	%rd5186, %rd5167, %rd5119;
	xor.b64  	%rd5187, %rd5167, %rd5143;
	and.b64  	%rd5188, %rd5187, %rd5186;
	xor.b64  	%rd5189, %rd5188, %rd5167;
	add.s64 	%rd5190, %rd5179, %rd5189;
	add.s64 	%rd5191, %rd5190, %rd5185;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3657,%dummy}, %rd5180;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3658}, %rd5180;
	}
	shf.r.wrap.b32 	%r3659, %r3658, %r3657, 14;
	shf.r.wrap.b32 	%r3660, %r3657, %r3658, 14;
	mov.b64 	%rd5192, {%r3660, %r3659};
	shf.r.wrap.b32 	%r3661, %r3658, %r3657, 18;
	shf.r.wrap.b32 	%r3662, %r3657, %r3658, 18;
	mov.b64 	%rd5193, {%r3662, %r3661};
	xor.b64  	%rd5194, %rd5193, %rd5192;
	shf.l.wrap.b32 	%r3663, %r3657, %r3658, 23;
	shf.l.wrap.b32 	%r3664, %r3658, %r3657, 23;
	mov.b64 	%rd5195, {%r3664, %r3663};
	xor.b64  	%rd5196, %rd5194, %rd5195;
	xor.b64  	%rd5197, %rd5156, %rd5132;
	and.b64  	%rd5198, %rd5180, %rd5197;
	xor.b64  	%rd5199, %rd5198, %rd5132;
	add.s64 	%rd5200, %rd5108, %rd4897;
	add.s64 	%rd5201, %rd5200, %rd8763;
	add.s64 	%rd5202, %rd5201, %rd5199;
	add.s64 	%rd5203, %rd5202, %rd5196;
	add.s64 	%rd5204, %rd5203, %rd5119;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3665,%dummy}, %rd5191;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3666}, %rd5191;
	}
	shf.r.wrap.b32 	%r3667, %r3666, %r3665, 28;
	shf.r.wrap.b32 	%r3668, %r3665, %r3666, 28;
	mov.b64 	%rd5205, {%r3668, %r3667};
	shf.l.wrap.b32 	%r3669, %r3665, %r3666, 30;
	shf.l.wrap.b32 	%r3670, %r3666, %r3665, 30;
	mov.b64 	%rd5206, {%r3670, %r3669};
	xor.b64  	%rd5207, %rd5206, %rd5205;
	shf.l.wrap.b32 	%r3671, %r3665, %r3666, 25;
	shf.l.wrap.b32 	%r3672, %r3666, %r3665, 25;
	mov.b64 	%rd5208, {%r3672, %r3671};
	xor.b64  	%rd5209, %rd5207, %rd5208;
	xor.b64  	%rd5210, %rd5191, %rd5143;
	xor.b64  	%rd5211, %rd5191, %rd5167;
	and.b64  	%rd5212, %rd5211, %rd5210;
	xor.b64  	%rd5213, %rd5212, %rd5191;
	add.s64 	%rd5214, %rd5203, %rd5213;
	add.s64 	%rd5215, %rd5214, %rd5209;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3673,%dummy}, %rd5204;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3674}, %rd5204;
	}
	shf.r.wrap.b32 	%r3675, %r3674, %r3673, 14;
	shf.r.wrap.b32 	%r3676, %r3673, %r3674, 14;
	mov.b64 	%rd5216, {%r3676, %r3675};
	shf.r.wrap.b32 	%r3677, %r3674, %r3673, 18;
	shf.r.wrap.b32 	%r3678, %r3673, %r3674, 18;
	mov.b64 	%rd5217, {%r3678, %r3677};
	xor.b64  	%rd5218, %rd5217, %rd5216;
	shf.l.wrap.b32 	%r3679, %r3673, %r3674, 23;
	shf.l.wrap.b32 	%r3680, %r3674, %r3673, 23;
	mov.b64 	%rd5219, {%r3680, %r3679};
	xor.b64  	%rd5220, %rd5218, %rd5219;
	xor.b64  	%rd5221, %rd5180, %rd5156;
	and.b64  	%rd5222, %rd5204, %rd5221;
	xor.b64  	%rd5223, %rd5222, %rd5156;
	add.s64 	%rd5224, %rd5132, %rd4910;
	add.s64 	%rd5225, %rd5224, %rd8762;
	add.s64 	%rd5226, %rd5225, %rd5223;
	add.s64 	%rd5227, %rd5226, %rd5220;
	add.s64 	%rd5228, %rd5227, %rd5143;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3681,%dummy}, %rd5215;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3682}, %rd5215;
	}
	shf.r.wrap.b32 	%r3683, %r3682, %r3681, 28;
	shf.r.wrap.b32 	%r3684, %r3681, %r3682, 28;
	mov.b64 	%rd5229, {%r3684, %r3683};
	shf.l.wrap.b32 	%r3685, %r3681, %r3682, 30;
	shf.l.wrap.b32 	%r3686, %r3682, %r3681, 30;
	mov.b64 	%rd5230, {%r3686, %r3685};
	xor.b64  	%rd5231, %rd5230, %rd5229;
	shf.l.wrap.b32 	%r3687, %r3681, %r3682, 25;
	shf.l.wrap.b32 	%r3688, %r3682, %r3681, 25;
	mov.b64 	%rd5232, {%r3688, %r3687};
	xor.b64  	%rd5233, %rd5231, %rd5232;
	xor.b64  	%rd5234, %rd5215, %rd5167;
	xor.b64  	%rd5235, %rd5215, %rd5191;
	and.b64  	%rd5236, %rd5235, %rd5234;
	xor.b64  	%rd5237, %rd5236, %rd5215;
	add.s64 	%rd5238, %rd5227, %rd5237;
	add.s64 	%rd5239, %rd5238, %rd5233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3689,%dummy}, %rd5228;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3690}, %rd5228;
	}
	shf.r.wrap.b32 	%r3691, %r3690, %r3689, 14;
	shf.r.wrap.b32 	%r3692, %r3689, %r3690, 14;
	mov.b64 	%rd5240, {%r3692, %r3691};
	shf.r.wrap.b32 	%r3693, %r3690, %r3689, 18;
	shf.r.wrap.b32 	%r3694, %r3689, %r3690, 18;
	mov.b64 	%rd5241, {%r3694, %r3693};
	xor.b64  	%rd5242, %rd5241, %rd5240;
	shf.l.wrap.b32 	%r3695, %r3689, %r3690, 23;
	shf.l.wrap.b32 	%r3696, %r3690, %r3689, 23;
	mov.b64 	%rd5243, {%r3696, %r3695};
	xor.b64  	%rd5244, %rd5242, %rd5243;
	xor.b64  	%rd5245, %rd5204, %rd5180;
	and.b64  	%rd5246, %rd5228, %rd5245;
	xor.b64  	%rd5247, %rd5246, %rd5180;
	add.s64 	%rd5248, %rd5156, %rd4923;
	add.s64 	%rd5249, %rd5248, %rd8761;
	add.s64 	%rd5250, %rd5249, %rd5247;
	add.s64 	%rd5251, %rd5250, %rd5244;
	add.s64 	%rd5252, %rd5251, %rd5167;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3697,%dummy}, %rd5239;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3698}, %rd5239;
	}
	shf.r.wrap.b32 	%r3699, %r3698, %r3697, 28;
	shf.r.wrap.b32 	%r3700, %r3697, %r3698, 28;
	mov.b64 	%rd5253, {%r3700, %r3699};
	shf.l.wrap.b32 	%r3701, %r3697, %r3698, 30;
	shf.l.wrap.b32 	%r3702, %r3698, %r3697, 30;
	mov.b64 	%rd5254, {%r3702, %r3701};
	xor.b64  	%rd5255, %rd5254, %rd5253;
	shf.l.wrap.b32 	%r3703, %r3697, %r3698, 25;
	shf.l.wrap.b32 	%r3704, %r3698, %r3697, 25;
	mov.b64 	%rd5256, {%r3704, %r3703};
	xor.b64  	%rd5257, %rd5255, %rd5256;
	xor.b64  	%rd5258, %rd5239, %rd5191;
	xor.b64  	%rd5259, %rd5239, %rd5215;
	and.b64  	%rd5260, %rd5259, %rd5258;
	xor.b64  	%rd5261, %rd5260, %rd5239;
	add.s64 	%rd5262, %rd5251, %rd5261;
	add.s64 	%rd5263, %rd5262, %rd5257;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3705,%dummy}, %rd5252;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3706}, %rd5252;
	}
	shf.r.wrap.b32 	%r3707, %r3706, %r3705, 14;
	shf.r.wrap.b32 	%r3708, %r3705, %r3706, 14;
	mov.b64 	%rd5264, {%r3708, %r3707};
	shf.r.wrap.b32 	%r3709, %r3706, %r3705, 18;
	shf.r.wrap.b32 	%r3710, %r3705, %r3706, 18;
	mov.b64 	%rd5265, {%r3710, %r3709};
	xor.b64  	%rd5266, %rd5265, %rd5264;
	shf.l.wrap.b32 	%r3711, %r3705, %r3706, 23;
	shf.l.wrap.b32 	%r3712, %r3706, %r3705, 23;
	mov.b64 	%rd5267, {%r3712, %r3711};
	xor.b64  	%rd5268, %rd5266, %rd5267;
	xor.b64  	%rd5269, %rd5228, %rd5204;
	and.b64  	%rd5270, %rd5252, %rd5269;
	xor.b64  	%rd5271, %rd5270, %rd5204;
	add.s64 	%rd5272, %rd5180, %rd4936;
	add.s64 	%rd5273, %rd5272, %rd8760;
	add.s64 	%rd5274, %rd5273, %rd5271;
	add.s64 	%rd5275, %rd5274, %rd5268;
	add.s64 	%rd5276, %rd5275, %rd5191;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3713,%dummy}, %rd5263;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3714}, %rd5263;
	}
	shf.r.wrap.b32 	%r3715, %r3714, %r3713, 28;
	shf.r.wrap.b32 	%r3716, %r3713, %r3714, 28;
	mov.b64 	%rd5277, {%r3716, %r3715};
	shf.l.wrap.b32 	%r3717, %r3713, %r3714, 30;
	shf.l.wrap.b32 	%r3718, %r3714, %r3713, 30;
	mov.b64 	%rd5278, {%r3718, %r3717};
	xor.b64  	%rd5279, %rd5278, %rd5277;
	shf.l.wrap.b32 	%r3719, %r3713, %r3714, 25;
	shf.l.wrap.b32 	%r3720, %r3714, %r3713, 25;
	mov.b64 	%rd5280, {%r3720, %r3719};
	xor.b64  	%rd5281, %rd5279, %rd5280;
	xor.b64  	%rd5282, %rd5263, %rd5215;
	xor.b64  	%rd5283, %rd5263, %rd5239;
	and.b64  	%rd5284, %rd5283, %rd5282;
	xor.b64  	%rd5285, %rd5284, %rd5263;
	add.s64 	%rd5286, %rd5275, %rd5285;
	add.s64 	%rd5287, %rd5286, %rd5281;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3721,%dummy}, %rd5276;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3722}, %rd5276;
	}
	shf.r.wrap.b32 	%r3723, %r3722, %r3721, 14;
	shf.r.wrap.b32 	%r3724, %r3721, %r3722, 14;
	mov.b64 	%rd5288, {%r3724, %r3723};
	shf.r.wrap.b32 	%r3725, %r3722, %r3721, 18;
	shf.r.wrap.b32 	%r3726, %r3721, %r3722, 18;
	mov.b64 	%rd5289, {%r3726, %r3725};
	xor.b64  	%rd5290, %rd5289, %rd5288;
	shf.l.wrap.b32 	%r3727, %r3721, %r3722, 23;
	shf.l.wrap.b32 	%r3728, %r3722, %r3721, 23;
	mov.b64 	%rd5291, {%r3728, %r3727};
	xor.b64  	%rd5292, %rd5290, %rd5291;
	xor.b64  	%rd5293, %rd5252, %rd5228;
	and.b64  	%rd5294, %rd5276, %rd5293;
	xor.b64  	%rd5295, %rd5294, %rd5228;
	add.s64 	%rd5296, %rd5204, %rd4949;
	add.s64 	%rd5297, %rd5296, %rd8759;
	add.s64 	%rd5298, %rd5297, %rd5295;
	add.s64 	%rd5299, %rd5298, %rd5292;
	add.s64 	%rd5300, %rd5299, %rd5215;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3729,%dummy}, %rd5287;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3730}, %rd5287;
	}
	shf.r.wrap.b32 	%r3731, %r3730, %r3729, 28;
	shf.r.wrap.b32 	%r3732, %r3729, %r3730, 28;
	mov.b64 	%rd5301, {%r3732, %r3731};
	shf.l.wrap.b32 	%r3733, %r3729, %r3730, 30;
	shf.l.wrap.b32 	%r3734, %r3730, %r3729, 30;
	mov.b64 	%rd5302, {%r3734, %r3733};
	xor.b64  	%rd5303, %rd5302, %rd5301;
	shf.l.wrap.b32 	%r3735, %r3729, %r3730, 25;
	shf.l.wrap.b32 	%r3736, %r3730, %r3729, 25;
	mov.b64 	%rd5304, {%r3736, %r3735};
	xor.b64  	%rd5305, %rd5303, %rd5304;
	xor.b64  	%rd5306, %rd5287, %rd5239;
	xor.b64  	%rd5307, %rd5287, %rd5263;
	and.b64  	%rd5308, %rd5307, %rd5306;
	xor.b64  	%rd5309, %rd5308, %rd5287;
	add.s64 	%rd5310, %rd5299, %rd5309;
	add.s64 	%rd5311, %rd5310, %rd5305;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3737,%dummy}, %rd5300;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3738}, %rd5300;
	}
	shf.r.wrap.b32 	%r3739, %r3738, %r3737, 14;
	shf.r.wrap.b32 	%r3740, %r3737, %r3738, 14;
	mov.b64 	%rd5312, {%r3740, %r3739};
	shf.r.wrap.b32 	%r3741, %r3738, %r3737, 18;
	shf.r.wrap.b32 	%r3742, %r3737, %r3738, 18;
	mov.b64 	%rd5313, {%r3742, %r3741};
	xor.b64  	%rd5314, %rd5313, %rd5312;
	shf.l.wrap.b32 	%r3743, %r3737, %r3738, 23;
	shf.l.wrap.b32 	%r3744, %r3738, %r3737, 23;
	mov.b64 	%rd5315, {%r3744, %r3743};
	xor.b64  	%rd5316, %rd5314, %rd5315;
	xor.b64  	%rd5317, %rd5276, %rd5252;
	and.b64  	%rd5318, %rd5300, %rd5317;
	xor.b64  	%rd5319, %rd5318, %rd5252;
	add.s64 	%rd5320, %rd5228, %rd4962;
	add.s64 	%rd5321, %rd5320, %rd8758;
	add.s64 	%rd5322, %rd5321, %rd5319;
	add.s64 	%rd5323, %rd5322, %rd5316;
	add.s64 	%rd5324, %rd5323, %rd5239;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3745,%dummy}, %rd5311;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3746}, %rd5311;
	}
	shf.r.wrap.b32 	%r3747, %r3746, %r3745, 28;
	shf.r.wrap.b32 	%r3748, %r3745, %r3746, 28;
	mov.b64 	%rd5325, {%r3748, %r3747};
	shf.l.wrap.b32 	%r3749, %r3745, %r3746, 30;
	shf.l.wrap.b32 	%r3750, %r3746, %r3745, 30;
	mov.b64 	%rd5326, {%r3750, %r3749};
	xor.b64  	%rd5327, %rd5326, %rd5325;
	shf.l.wrap.b32 	%r3751, %r3745, %r3746, 25;
	shf.l.wrap.b32 	%r3752, %r3746, %r3745, 25;
	mov.b64 	%rd5328, {%r3752, %r3751};
	xor.b64  	%rd5329, %rd5327, %rd5328;
	xor.b64  	%rd5330, %rd5311, %rd5263;
	xor.b64  	%rd5331, %rd5311, %rd5287;
	and.b64  	%rd5332, %rd5331, %rd5330;
	xor.b64  	%rd5333, %rd5332, %rd5311;
	add.s64 	%rd5334, %rd5323, %rd5333;
	add.s64 	%rd5335, %rd5334, %rd5329;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3753,%dummy}, %rd5324;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3754}, %rd5324;
	}
	shf.r.wrap.b32 	%r3755, %r3754, %r3753, 14;
	shf.r.wrap.b32 	%r3756, %r3753, %r3754, 14;
	mov.b64 	%rd5336, {%r3756, %r3755};
	shf.r.wrap.b32 	%r3757, %r3754, %r3753, 18;
	shf.r.wrap.b32 	%r3758, %r3753, %r3754, 18;
	mov.b64 	%rd5337, {%r3758, %r3757};
	xor.b64  	%rd5338, %rd5337, %rd5336;
	shf.l.wrap.b32 	%r3759, %r3753, %r3754, 23;
	shf.l.wrap.b32 	%r3760, %r3754, %r3753, 23;
	mov.b64 	%rd5339, {%r3760, %r3759};
	xor.b64  	%rd5340, %rd5338, %rd5339;
	xor.b64  	%rd5341, %rd5300, %rd5276;
	and.b64  	%rd5342, %rd5324, %rd5341;
	xor.b64  	%rd5343, %rd5342, %rd5276;
	add.s64 	%rd5344, %rd5252, %rd4975;
	add.s64 	%rd5345, %rd5344, %rd8757;
	add.s64 	%rd5346, %rd5345, %rd5343;
	add.s64 	%rd5347, %rd5346, %rd5340;
	add.s64 	%rd5348, %rd5347, %rd5263;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3761,%dummy}, %rd5335;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3762}, %rd5335;
	}
	shf.r.wrap.b32 	%r3763, %r3762, %r3761, 28;
	shf.r.wrap.b32 	%r3764, %r3761, %r3762, 28;
	mov.b64 	%rd5349, {%r3764, %r3763};
	shf.l.wrap.b32 	%r3765, %r3761, %r3762, 30;
	shf.l.wrap.b32 	%r3766, %r3762, %r3761, 30;
	mov.b64 	%rd5350, {%r3766, %r3765};
	xor.b64  	%rd5351, %rd5350, %rd5349;
	shf.l.wrap.b32 	%r3767, %r3761, %r3762, 25;
	shf.l.wrap.b32 	%r3768, %r3762, %r3761, 25;
	mov.b64 	%rd5352, {%r3768, %r3767};
	xor.b64  	%rd5353, %rd5351, %rd5352;
	xor.b64  	%rd5354, %rd5335, %rd5287;
	xor.b64  	%rd5355, %rd5335, %rd5311;
	and.b64  	%rd5356, %rd5355, %rd5354;
	xor.b64  	%rd5357, %rd5356, %rd5335;
	add.s64 	%rd5358, %rd5347, %rd5357;
	add.s64 	%rd5359, %rd5358, %rd5353;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3769,%dummy}, %rd4962;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3770}, %rd4962;
	}
	shf.r.wrap.b32 	%r3771, %r3770, %r3769, 19;
	shf.r.wrap.b32 	%r3772, %r3769, %r3770, 19;
	mov.b64 	%rd5360, {%r3772, %r3771};
	shf.l.wrap.b32 	%r3773, %r3769, %r3770, 3;
	shf.l.wrap.b32 	%r3774, %r3770, %r3769, 3;
	mov.b64 	%rd5361, {%r3774, %r3773};
	shr.u64 	%rd5362, %rd4962, 6;
	xor.b64  	%rd5363, %rd5360, %rd5362;
	xor.b64  	%rd5364, %rd5363, %rd5361;
	shf.r.wrap.b32 	%r3775, %r3384, %r3383, 1;
	shf.r.wrap.b32 	%r3776, %r3383, %r3384, 1;
	mov.b64 	%rd5365, {%r3776, %r3775};
	shf.r.wrap.b32 	%r3777, %r3384, %r3383, 8;
	shf.r.wrap.b32 	%r3778, %r3383, %r3384, 8;
	mov.b64 	%rd5366, {%r3778, %r3777};
	shr.u64 	%rd5367, %rd4793, 7;
	xor.b64  	%rd5368, %rd5365, %rd5367;
	xor.b64  	%rd5369, %rd5368, %rd5366;
	add.s64 	%rd5370, %rd4897, %rd4780;
	add.s64 	%rd5371, %rd5370, %rd5364;
	add.s64 	%rd5372, %rd5371, %rd5369;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3779,%dummy}, %rd4975;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3780}, %rd4975;
	}
	shf.r.wrap.b32 	%r3781, %r3780, %r3779, 19;
	shf.r.wrap.b32 	%r3782, %r3779, %r3780, 19;
	mov.b64 	%rd5373, {%r3782, %r3781};
	shf.l.wrap.b32 	%r3783, %r3779, %r3780, 3;
	shf.l.wrap.b32 	%r3784, %r3780, %r3779, 3;
	mov.b64 	%rd5374, {%r3784, %r3783};
	shr.u64 	%rd5375, %rd4975, 6;
	xor.b64  	%rd5376, %rd5373, %rd5375;
	xor.b64  	%rd5377, %rd5376, %rd5374;
	shf.r.wrap.b32 	%r3785, %r3394, %r3393, 1;
	shf.r.wrap.b32 	%r3786, %r3393, %r3394, 1;
	mov.b64 	%rd5378, {%r3786, %r3785};
	shf.r.wrap.b32 	%r3787, %r3394, %r3393, 8;
	shf.r.wrap.b32 	%r3788, %r3393, %r3394, 8;
	mov.b64 	%rd5379, {%r3788, %r3787};
	shr.u64 	%rd5380, %rd4806, 7;
	xor.b64  	%rd5381, %rd5378, %rd5380;
	xor.b64  	%rd5382, %rd5381, %rd5379;
	add.s64 	%rd5383, %rd4910, %rd4793;
	add.s64 	%rd5384, %rd5383, %rd5377;
	add.s64 	%rd5385, %rd5384, %rd5382;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3789,%dummy}, %rd5372;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3790}, %rd5372;
	}
	shf.r.wrap.b32 	%r3791, %r3790, %r3789, 19;
	shf.r.wrap.b32 	%r3792, %r3789, %r3790, 19;
	mov.b64 	%rd5386, {%r3792, %r3791};
	shf.l.wrap.b32 	%r3793, %r3789, %r3790, 3;
	shf.l.wrap.b32 	%r3794, %r3790, %r3789, 3;
	mov.b64 	%rd5387, {%r3794, %r3793};
	shr.u64 	%rd5388, %rd5372, 6;
	xor.b64  	%rd5389, %rd5386, %rd5388;
	xor.b64  	%rd5390, %rd5389, %rd5387;
	shf.r.wrap.b32 	%r3795, %r3404, %r3403, 1;
	shf.r.wrap.b32 	%r3796, %r3403, %r3404, 1;
	mov.b64 	%rd5391, {%r3796, %r3795};
	shf.r.wrap.b32 	%r3797, %r3404, %r3403, 8;
	shf.r.wrap.b32 	%r3798, %r3403, %r3404, 8;
	mov.b64 	%rd5392, {%r3798, %r3797};
	shr.u64 	%rd5393, %rd4819, 7;
	xor.b64  	%rd5394, %rd5391, %rd5393;
	xor.b64  	%rd5395, %rd5394, %rd5392;
	add.s64 	%rd5396, %rd4923, %rd4806;
	add.s64 	%rd5397, %rd5396, %rd5390;
	add.s64 	%rd5398, %rd5397, %rd5395;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3799,%dummy}, %rd5385;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3800}, %rd5385;
	}
	shf.r.wrap.b32 	%r3801, %r3800, %r3799, 19;
	shf.r.wrap.b32 	%r3802, %r3799, %r3800, 19;
	mov.b64 	%rd5399, {%r3802, %r3801};
	shf.l.wrap.b32 	%r3803, %r3799, %r3800, 3;
	shf.l.wrap.b32 	%r3804, %r3800, %r3799, 3;
	mov.b64 	%rd5400, {%r3804, %r3803};
	shr.u64 	%rd5401, %rd5385, 6;
	xor.b64  	%rd5402, %rd5399, %rd5401;
	xor.b64  	%rd5403, %rd5402, %rd5400;
	shf.r.wrap.b32 	%r3805, %r3414, %r3413, 1;
	shf.r.wrap.b32 	%r3806, %r3413, %r3414, 1;
	mov.b64 	%rd5404, {%r3806, %r3805};
	shf.r.wrap.b32 	%r3807, %r3414, %r3413, 8;
	shf.r.wrap.b32 	%r3808, %r3413, %r3414, 8;
	mov.b64 	%rd5405, {%r3808, %r3807};
	shr.u64 	%rd5406, %rd4832, 7;
	xor.b64  	%rd5407, %rd5404, %rd5406;
	xor.b64  	%rd5408, %rd5407, %rd5405;
	add.s64 	%rd5409, %rd4936, %rd4819;
	add.s64 	%rd5410, %rd5409, %rd5403;
	add.s64 	%rd5411, %rd5410, %rd5408;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3809,%dummy}, %rd5398;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3810}, %rd5398;
	}
	shf.r.wrap.b32 	%r3811, %r3810, %r3809, 19;
	shf.r.wrap.b32 	%r3812, %r3809, %r3810, 19;
	mov.b64 	%rd5412, {%r3812, %r3811};
	shf.l.wrap.b32 	%r3813, %r3809, %r3810, 3;
	shf.l.wrap.b32 	%r3814, %r3810, %r3809, 3;
	mov.b64 	%rd5413, {%r3814, %r3813};
	shr.u64 	%rd5414, %rd5398, 6;
	xor.b64  	%rd5415, %rd5412, %rd5414;
	xor.b64  	%rd5416, %rd5415, %rd5413;
	shf.r.wrap.b32 	%r3815, %r3424, %r3423, 1;
	shf.r.wrap.b32 	%r3816, %r3423, %r3424, 1;
	mov.b64 	%rd5417, {%r3816, %r3815};
	shf.r.wrap.b32 	%r3817, %r3424, %r3423, 8;
	shf.r.wrap.b32 	%r3818, %r3423, %r3424, 8;
	mov.b64 	%rd5418, {%r3818, %r3817};
	shr.u64 	%rd5419, %rd4845, 7;
	xor.b64  	%rd5420, %rd5417, %rd5419;
	xor.b64  	%rd5421, %rd5420, %rd5418;
	add.s64 	%rd5422, %rd4949, %rd4832;
	add.s64 	%rd5423, %rd5422, %rd5416;
	add.s64 	%rd5424, %rd5423, %rd5421;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3819,%dummy}, %rd5411;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3820}, %rd5411;
	}
	shf.r.wrap.b32 	%r3821, %r3820, %r3819, 19;
	shf.r.wrap.b32 	%r3822, %r3819, %r3820, 19;
	mov.b64 	%rd5425, {%r3822, %r3821};
	shf.l.wrap.b32 	%r3823, %r3819, %r3820, 3;
	shf.l.wrap.b32 	%r3824, %r3820, %r3819, 3;
	mov.b64 	%rd5426, {%r3824, %r3823};
	shr.u64 	%rd5427, %rd5411, 6;
	xor.b64  	%rd5428, %rd5425, %rd5427;
	xor.b64  	%rd5429, %rd5428, %rd5426;
	shf.r.wrap.b32 	%r3825, %r3434, %r3433, 1;
	shf.r.wrap.b32 	%r3826, %r3433, %r3434, 1;
	mov.b64 	%rd5430, {%r3826, %r3825};
	shf.r.wrap.b32 	%r3827, %r3434, %r3433, 8;
	shf.r.wrap.b32 	%r3828, %r3433, %r3434, 8;
	mov.b64 	%rd5431, {%r3828, %r3827};
	shr.u64 	%rd5432, %rd4858, 7;
	xor.b64  	%rd5433, %rd5430, %rd5432;
	xor.b64  	%rd5434, %rd5433, %rd5431;
	add.s64 	%rd5435, %rd4962, %rd4845;
	add.s64 	%rd5436, %rd5435, %rd5429;
	add.s64 	%rd5437, %rd5436, %rd5434;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3829,%dummy}, %rd5424;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3830}, %rd5424;
	}
	shf.r.wrap.b32 	%r3831, %r3830, %r3829, 19;
	shf.r.wrap.b32 	%r3832, %r3829, %r3830, 19;
	mov.b64 	%rd5438, {%r3832, %r3831};
	shf.l.wrap.b32 	%r3833, %r3829, %r3830, 3;
	shf.l.wrap.b32 	%r3834, %r3830, %r3829, 3;
	mov.b64 	%rd5439, {%r3834, %r3833};
	shr.u64 	%rd5440, %rd5424, 6;
	xor.b64  	%rd5441, %rd5438, %rd5440;
	xor.b64  	%rd5442, %rd5441, %rd5439;
	shf.r.wrap.b32 	%r3835, %r3444, %r3443, 1;
	shf.r.wrap.b32 	%r3836, %r3443, %r3444, 1;
	mov.b64 	%rd5443, {%r3836, %r3835};
	shf.r.wrap.b32 	%r3837, %r3444, %r3443, 8;
	shf.r.wrap.b32 	%r3838, %r3443, %r3444, 8;
	mov.b64 	%rd5444, {%r3838, %r3837};
	shr.u64 	%rd5445, %rd4871, 7;
	xor.b64  	%rd5446, %rd5443, %rd5445;
	xor.b64  	%rd5447, %rd5446, %rd5444;
	add.s64 	%rd5448, %rd4975, %rd4858;
	add.s64 	%rd5449, %rd5448, %rd5442;
	add.s64 	%rd5450, %rd5449, %rd5447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3839,%dummy}, %rd5437;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3840}, %rd5437;
	}
	shf.r.wrap.b32 	%r3841, %r3840, %r3839, 19;
	shf.r.wrap.b32 	%r3842, %r3839, %r3840, 19;
	mov.b64 	%rd5451, {%r3842, %r3841};
	shf.l.wrap.b32 	%r3843, %r3839, %r3840, 3;
	shf.l.wrap.b32 	%r3844, %r3840, %r3839, 3;
	mov.b64 	%rd5452, {%r3844, %r3843};
	shr.u64 	%rd5453, %rd5437, 6;
	xor.b64  	%rd5454, %rd5451, %rd5453;
	xor.b64  	%rd5455, %rd5454, %rd5452;
	shf.r.wrap.b32 	%r3845, %r3454, %r3453, 1;
	shf.r.wrap.b32 	%r3846, %r3453, %r3454, 1;
	mov.b64 	%rd5456, {%r3846, %r3845};
	shf.r.wrap.b32 	%r3847, %r3454, %r3453, 8;
	shf.r.wrap.b32 	%r3848, %r3453, %r3454, 8;
	mov.b64 	%rd5457, {%r3848, %r3847};
	shr.u64 	%rd5458, %rd4884, 7;
	xor.b64  	%rd5459, %rd5456, %rd5458;
	xor.b64  	%rd5460, %rd5459, %rd5457;
	add.s64 	%rd5461, %rd5372, %rd4871;
	add.s64 	%rd5462, %rd5461, %rd5455;
	add.s64 	%rd5463, %rd5462, %rd5460;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3849,%dummy}, %rd5450;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3850}, %rd5450;
	}
	shf.r.wrap.b32 	%r3851, %r3850, %r3849, 19;
	shf.r.wrap.b32 	%r3852, %r3849, %r3850, 19;
	mov.b64 	%rd5464, {%r3852, %r3851};
	shf.l.wrap.b32 	%r3853, %r3849, %r3850, 3;
	shf.l.wrap.b32 	%r3854, %r3850, %r3849, 3;
	mov.b64 	%rd5465, {%r3854, %r3853};
	shr.u64 	%rd5466, %rd5450, 6;
	xor.b64  	%rd5467, %rd5464, %rd5466;
	xor.b64  	%rd5468, %rd5467, %rd5465;
	shf.r.wrap.b32 	%r3855, %r3464, %r3463, 1;
	shf.r.wrap.b32 	%r3856, %r3463, %r3464, 1;
	mov.b64 	%rd5469, {%r3856, %r3855};
	shf.r.wrap.b32 	%r3857, %r3464, %r3463, 8;
	shf.r.wrap.b32 	%r3858, %r3463, %r3464, 8;
	mov.b64 	%rd5470, {%r3858, %r3857};
	shr.u64 	%rd5471, %rd4897, 7;
	xor.b64  	%rd5472, %rd5469, %rd5471;
	xor.b64  	%rd5473, %rd5472, %rd5470;
	add.s64 	%rd5474, %rd5385, %rd4884;
	add.s64 	%rd5475, %rd5474, %rd5468;
	add.s64 	%rd5476, %rd5475, %rd5473;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3859,%dummy}, %rd5463;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3860}, %rd5463;
	}
	shf.r.wrap.b32 	%r3861, %r3860, %r3859, 19;
	shf.r.wrap.b32 	%r3862, %r3859, %r3860, 19;
	mov.b64 	%rd5477, {%r3862, %r3861};
	shf.l.wrap.b32 	%r3863, %r3859, %r3860, 3;
	shf.l.wrap.b32 	%r3864, %r3860, %r3859, 3;
	mov.b64 	%rd5478, {%r3864, %r3863};
	shr.u64 	%rd5479, %rd5463, 6;
	xor.b64  	%rd5480, %rd5477, %rd5479;
	xor.b64  	%rd5481, %rd5480, %rd5478;
	shf.r.wrap.b32 	%r3865, %r3474, %r3473, 1;
	shf.r.wrap.b32 	%r3866, %r3473, %r3474, 1;
	mov.b64 	%rd5482, {%r3866, %r3865};
	shf.r.wrap.b32 	%r3867, %r3474, %r3473, 8;
	shf.r.wrap.b32 	%r3868, %r3473, %r3474, 8;
	mov.b64 	%rd5483, {%r3868, %r3867};
	shr.u64 	%rd5484, %rd4910, 7;
	xor.b64  	%rd5485, %rd5482, %rd5484;
	xor.b64  	%rd5486, %rd5485, %rd5483;
	add.s64 	%rd5487, %rd5398, %rd4897;
	add.s64 	%rd5488, %rd5487, %rd5481;
	add.s64 	%rd5489, %rd5488, %rd5486;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3869,%dummy}, %rd5476;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3870}, %rd5476;
	}
	shf.r.wrap.b32 	%r3871, %r3870, %r3869, 19;
	shf.r.wrap.b32 	%r3872, %r3869, %r3870, 19;
	mov.b64 	%rd5490, {%r3872, %r3871};
	shf.l.wrap.b32 	%r3873, %r3869, %r3870, 3;
	shf.l.wrap.b32 	%r3874, %r3870, %r3869, 3;
	mov.b64 	%rd5491, {%r3874, %r3873};
	shr.u64 	%rd5492, %rd5476, 6;
	xor.b64  	%rd5493, %rd5490, %rd5492;
	xor.b64  	%rd5494, %rd5493, %rd5491;
	shf.r.wrap.b32 	%r3875, %r3484, %r3483, 1;
	shf.r.wrap.b32 	%r3876, %r3483, %r3484, 1;
	mov.b64 	%rd5495, {%r3876, %r3875};
	shf.r.wrap.b32 	%r3877, %r3484, %r3483, 8;
	shf.r.wrap.b32 	%r3878, %r3483, %r3484, 8;
	mov.b64 	%rd5496, {%r3878, %r3877};
	shr.u64 	%rd5497, %rd4923, 7;
	xor.b64  	%rd5498, %rd5495, %rd5497;
	xor.b64  	%rd5499, %rd5498, %rd5496;
	add.s64 	%rd5500, %rd5411, %rd4910;
	add.s64 	%rd5501, %rd5500, %rd5494;
	add.s64 	%rd5502, %rd5501, %rd5499;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3879,%dummy}, %rd5489;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3880}, %rd5489;
	}
	shf.r.wrap.b32 	%r3881, %r3880, %r3879, 19;
	shf.r.wrap.b32 	%r3882, %r3879, %r3880, 19;
	mov.b64 	%rd5503, {%r3882, %r3881};
	shf.l.wrap.b32 	%r3883, %r3879, %r3880, 3;
	shf.l.wrap.b32 	%r3884, %r3880, %r3879, 3;
	mov.b64 	%rd5504, {%r3884, %r3883};
	shr.u64 	%rd5505, %rd5489, 6;
	xor.b64  	%rd5506, %rd5503, %rd5505;
	xor.b64  	%rd5507, %rd5506, %rd5504;
	shf.r.wrap.b32 	%r3885, %r3494, %r3493, 1;
	shf.r.wrap.b32 	%r3886, %r3493, %r3494, 1;
	mov.b64 	%rd5508, {%r3886, %r3885};
	shf.r.wrap.b32 	%r3887, %r3494, %r3493, 8;
	shf.r.wrap.b32 	%r3888, %r3493, %r3494, 8;
	mov.b64 	%rd5509, {%r3888, %r3887};
	shr.u64 	%rd5510, %rd4936, 7;
	xor.b64  	%rd5511, %rd5508, %rd5510;
	xor.b64  	%rd5512, %rd5511, %rd5509;
	add.s64 	%rd5513, %rd5424, %rd4923;
	add.s64 	%rd5514, %rd5513, %rd5507;
	add.s64 	%rd5515, %rd5514, %rd5512;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3889,%dummy}, %rd5502;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3890}, %rd5502;
	}
	shf.r.wrap.b32 	%r3891, %r3890, %r3889, 19;
	shf.r.wrap.b32 	%r3892, %r3889, %r3890, 19;
	mov.b64 	%rd5516, {%r3892, %r3891};
	shf.l.wrap.b32 	%r3893, %r3889, %r3890, 3;
	shf.l.wrap.b32 	%r3894, %r3890, %r3889, 3;
	mov.b64 	%rd5517, {%r3894, %r3893};
	shr.u64 	%rd5518, %rd5502, 6;
	xor.b64  	%rd5519, %rd5516, %rd5518;
	xor.b64  	%rd5520, %rd5519, %rd5517;
	shf.r.wrap.b32 	%r3895, %r3504, %r3503, 1;
	shf.r.wrap.b32 	%r3896, %r3503, %r3504, 1;
	mov.b64 	%rd5521, {%r3896, %r3895};
	shf.r.wrap.b32 	%r3897, %r3504, %r3503, 8;
	shf.r.wrap.b32 	%r3898, %r3503, %r3504, 8;
	mov.b64 	%rd5522, {%r3898, %r3897};
	shr.u64 	%rd5523, %rd4949, 7;
	xor.b64  	%rd5524, %rd5521, %rd5523;
	xor.b64  	%rd5525, %rd5524, %rd5522;
	add.s64 	%rd5526, %rd5437, %rd4936;
	add.s64 	%rd5527, %rd5526, %rd5520;
	add.s64 	%rd5528, %rd5527, %rd5525;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3899,%dummy}, %rd5515;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3900}, %rd5515;
	}
	shf.r.wrap.b32 	%r3901, %r3900, %r3899, 19;
	shf.r.wrap.b32 	%r3902, %r3899, %r3900, 19;
	mov.b64 	%rd5529, {%r3902, %r3901};
	shf.l.wrap.b32 	%r3903, %r3899, %r3900, 3;
	shf.l.wrap.b32 	%r3904, %r3900, %r3899, 3;
	mov.b64 	%rd5530, {%r3904, %r3903};
	shr.u64 	%rd5531, %rd5515, 6;
	xor.b64  	%rd5532, %rd5529, %rd5531;
	xor.b64  	%rd5533, %rd5532, %rd5530;
	shf.r.wrap.b32 	%r3905, %r3770, %r3769, 1;
	shf.r.wrap.b32 	%r3906, %r3769, %r3770, 1;
	mov.b64 	%rd5534, {%r3906, %r3905};
	shf.r.wrap.b32 	%r3907, %r3770, %r3769, 8;
	shf.r.wrap.b32 	%r3908, %r3769, %r3770, 8;
	mov.b64 	%rd5535, {%r3908, %r3907};
	shr.u64 	%rd5536, %rd4962, 7;
	xor.b64  	%rd5537, %rd5534, %rd5536;
	xor.b64  	%rd5538, %rd5537, %rd5535;
	add.s64 	%rd5539, %rd5450, %rd4949;
	add.s64 	%rd5540, %rd5539, %rd5533;
	add.s64 	%rd5541, %rd5540, %rd5538;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3909,%dummy}, %rd5528;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3910}, %rd5528;
	}
	shf.r.wrap.b32 	%r3911, %r3910, %r3909, 19;
	shf.r.wrap.b32 	%r3912, %r3909, %r3910, 19;
	mov.b64 	%rd5542, {%r3912, %r3911};
	shf.l.wrap.b32 	%r3913, %r3909, %r3910, 3;
	shf.l.wrap.b32 	%r3914, %r3910, %r3909, 3;
	mov.b64 	%rd5543, {%r3914, %r3913};
	shr.u64 	%rd5544, %rd5528, 6;
	xor.b64  	%rd5545, %rd5542, %rd5544;
	xor.b64  	%rd5546, %rd5545, %rd5543;
	shf.r.wrap.b32 	%r3915, %r3780, %r3779, 1;
	shf.r.wrap.b32 	%r3916, %r3779, %r3780, 1;
	mov.b64 	%rd5547, {%r3916, %r3915};
	shf.r.wrap.b32 	%r3917, %r3780, %r3779, 8;
	shf.r.wrap.b32 	%r3918, %r3779, %r3780, 8;
	mov.b64 	%rd5548, {%r3918, %r3917};
	shr.u64 	%rd5549, %rd4975, 7;
	xor.b64  	%rd5550, %rd5547, %rd5549;
	xor.b64  	%rd5551, %rd5550, %rd5548;
	add.s64 	%rd5552, %rd5463, %rd4962;
	add.s64 	%rd5553, %rd5552, %rd5546;
	add.s64 	%rd5554, %rd5553, %rd5551;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3919,%dummy}, %rd5541;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3920}, %rd5541;
	}
	shf.r.wrap.b32 	%r3921, %r3920, %r3919, 19;
	shf.r.wrap.b32 	%r3922, %r3919, %r3920, 19;
	mov.b64 	%rd5555, {%r3922, %r3921};
	shf.l.wrap.b32 	%r3923, %r3919, %r3920, 3;
	shf.l.wrap.b32 	%r3924, %r3920, %r3919, 3;
	mov.b64 	%rd5556, {%r3924, %r3923};
	shr.u64 	%rd5557, %rd5541, 6;
	xor.b64  	%rd5558, %rd5555, %rd5557;
	xor.b64  	%rd5559, %rd5558, %rd5556;
	shf.r.wrap.b32 	%r3925, %r3790, %r3789, 1;
	shf.r.wrap.b32 	%r3926, %r3789, %r3790, 1;
	mov.b64 	%rd5560, {%r3926, %r3925};
	shf.r.wrap.b32 	%r3927, %r3790, %r3789, 8;
	shf.r.wrap.b32 	%r3928, %r3789, %r3790, 8;
	mov.b64 	%rd5561, {%r3928, %r3927};
	shr.u64 	%rd5562, %rd5372, 7;
	xor.b64  	%rd5563, %rd5560, %rd5562;
	xor.b64  	%rd5564, %rd5563, %rd5561;
	add.s64 	%rd5565, %rd5476, %rd4975;
	add.s64 	%rd5566, %rd5565, %rd5559;
	add.s64 	%rd5567, %rd5566, %rd5564;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3929,%dummy}, %rd5348;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3930}, %rd5348;
	}
	shf.r.wrap.b32 	%r3931, %r3930, %r3929, 14;
	shf.r.wrap.b32 	%r3932, %r3929, %r3930, 14;
	mov.b64 	%rd5568, {%r3932, %r3931};
	shf.r.wrap.b32 	%r3933, %r3930, %r3929, 18;
	shf.r.wrap.b32 	%r3934, %r3929, %r3930, 18;
	mov.b64 	%rd5569, {%r3934, %r3933};
	xor.b64  	%rd5570, %rd5569, %rd5568;
	shf.l.wrap.b32 	%r3935, %r3929, %r3930, 23;
	shf.l.wrap.b32 	%r3936, %r3930, %r3929, 23;
	mov.b64 	%rd5571, {%r3936, %r3935};
	xor.b64  	%rd5572, %rd5570, %rd5571;
	xor.b64  	%rd5573, %rd5324, %rd5300;
	and.b64  	%rd5574, %rd5573, %rd5348;
	xor.b64  	%rd5575, %rd5574, %rd5300;
	add.s64 	%rd5576, %rd5575, %rd5276;
	add.s64 	%rd5577, %rd5576, %rd5372;
	add.s64 	%rd5578, %rd5577, %rd8756;
	add.s64 	%rd5579, %rd5578, %rd5572;
	add.s64 	%rd5580, %rd5579, %rd5287;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3937,%dummy}, %rd5359;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3938}, %rd5359;
	}
	shf.r.wrap.b32 	%r3939, %r3938, %r3937, 28;
	shf.r.wrap.b32 	%r3940, %r3937, %r3938, 28;
	mov.b64 	%rd5581, {%r3940, %r3939};
	shf.l.wrap.b32 	%r3941, %r3937, %r3938, 30;
	shf.l.wrap.b32 	%r3942, %r3938, %r3937, 30;
	mov.b64 	%rd5582, {%r3942, %r3941};
	xor.b64  	%rd5583, %rd5582, %rd5581;
	shf.l.wrap.b32 	%r3943, %r3937, %r3938, 25;
	shf.l.wrap.b32 	%r3944, %r3938, %r3937, 25;
	mov.b64 	%rd5584, {%r3944, %r3943};
	xor.b64  	%rd5585, %rd5583, %rd5584;
	xor.b64  	%rd5586, %rd5359, %rd5311;
	xor.b64  	%rd5587, %rd5359, %rd5335;
	and.b64  	%rd5588, %rd5587, %rd5586;
	xor.b64  	%rd5589, %rd5588, %rd5359;
	add.s64 	%rd5590, %rd5579, %rd5589;
	add.s64 	%rd5591, %rd5590, %rd5585;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3945,%dummy}, %rd5580;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3946}, %rd5580;
	}
	shf.r.wrap.b32 	%r3947, %r3946, %r3945, 14;
	shf.r.wrap.b32 	%r3948, %r3945, %r3946, 14;
	mov.b64 	%rd5592, {%r3948, %r3947};
	shf.r.wrap.b32 	%r3949, %r3946, %r3945, 18;
	shf.r.wrap.b32 	%r3950, %r3945, %r3946, 18;
	mov.b64 	%rd5593, {%r3950, %r3949};
	xor.b64  	%rd5594, %rd5593, %rd5592;
	shf.l.wrap.b32 	%r3951, %r3945, %r3946, 23;
	shf.l.wrap.b32 	%r3952, %r3946, %r3945, 23;
	mov.b64 	%rd5595, {%r3952, %r3951};
	xor.b64  	%rd5596, %rd5594, %rd5595;
	xor.b64  	%rd5597, %rd5348, %rd5324;
	and.b64  	%rd5598, %rd5580, %rd5597;
	xor.b64  	%rd5599, %rd5598, %rd5324;
	add.s64 	%rd5600, %rd5385, %rd5300;
	add.s64 	%rd5601, %rd5600, %rd8755;
	add.s64 	%rd5602, %rd5601, %rd5599;
	add.s64 	%rd5603, %rd5602, %rd5596;
	add.s64 	%rd5604, %rd5603, %rd5311;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3953,%dummy}, %rd5591;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3954}, %rd5591;
	}
	shf.r.wrap.b32 	%r3955, %r3954, %r3953, 28;
	shf.r.wrap.b32 	%r3956, %r3953, %r3954, 28;
	mov.b64 	%rd5605, {%r3956, %r3955};
	shf.l.wrap.b32 	%r3957, %r3953, %r3954, 30;
	shf.l.wrap.b32 	%r3958, %r3954, %r3953, 30;
	mov.b64 	%rd5606, {%r3958, %r3957};
	xor.b64  	%rd5607, %rd5606, %rd5605;
	shf.l.wrap.b32 	%r3959, %r3953, %r3954, 25;
	shf.l.wrap.b32 	%r3960, %r3954, %r3953, 25;
	mov.b64 	%rd5608, {%r3960, %r3959};
	xor.b64  	%rd5609, %rd5607, %rd5608;
	xor.b64  	%rd5610, %rd5591, %rd5335;
	xor.b64  	%rd5611, %rd5591, %rd5359;
	and.b64  	%rd5612, %rd5611, %rd5610;
	xor.b64  	%rd5613, %rd5612, %rd5591;
	add.s64 	%rd5614, %rd5603, %rd5613;
	add.s64 	%rd5615, %rd5614, %rd5609;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3961,%dummy}, %rd5604;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3962}, %rd5604;
	}
	shf.r.wrap.b32 	%r3963, %r3962, %r3961, 14;
	shf.r.wrap.b32 	%r3964, %r3961, %r3962, 14;
	mov.b64 	%rd5616, {%r3964, %r3963};
	shf.r.wrap.b32 	%r3965, %r3962, %r3961, 18;
	shf.r.wrap.b32 	%r3966, %r3961, %r3962, 18;
	mov.b64 	%rd5617, {%r3966, %r3965};
	xor.b64  	%rd5618, %rd5617, %rd5616;
	shf.l.wrap.b32 	%r3967, %r3961, %r3962, 23;
	shf.l.wrap.b32 	%r3968, %r3962, %r3961, 23;
	mov.b64 	%rd5619, {%r3968, %r3967};
	xor.b64  	%rd5620, %rd5618, %rd5619;
	xor.b64  	%rd5621, %rd5580, %rd5348;
	and.b64  	%rd5622, %rd5604, %rd5621;
	xor.b64  	%rd5623, %rd5622, %rd5348;
	add.s64 	%rd5624, %rd5398, %rd5324;
	add.s64 	%rd5625, %rd5624, %rd8754;
	add.s64 	%rd5626, %rd5625, %rd5623;
	add.s64 	%rd5627, %rd5626, %rd5620;
	add.s64 	%rd5628, %rd5627, %rd5335;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3969,%dummy}, %rd5615;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3970}, %rd5615;
	}
	shf.r.wrap.b32 	%r3971, %r3970, %r3969, 28;
	shf.r.wrap.b32 	%r3972, %r3969, %r3970, 28;
	mov.b64 	%rd5629, {%r3972, %r3971};
	shf.l.wrap.b32 	%r3973, %r3969, %r3970, 30;
	shf.l.wrap.b32 	%r3974, %r3970, %r3969, 30;
	mov.b64 	%rd5630, {%r3974, %r3973};
	xor.b64  	%rd5631, %rd5630, %rd5629;
	shf.l.wrap.b32 	%r3975, %r3969, %r3970, 25;
	shf.l.wrap.b32 	%r3976, %r3970, %r3969, 25;
	mov.b64 	%rd5632, {%r3976, %r3975};
	xor.b64  	%rd5633, %rd5631, %rd5632;
	xor.b64  	%rd5634, %rd5615, %rd5359;
	xor.b64  	%rd5635, %rd5615, %rd5591;
	and.b64  	%rd5636, %rd5635, %rd5634;
	xor.b64  	%rd5637, %rd5636, %rd5615;
	add.s64 	%rd5638, %rd5627, %rd5637;
	add.s64 	%rd5639, %rd5638, %rd5633;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3977,%dummy}, %rd5628;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3978}, %rd5628;
	}
	shf.r.wrap.b32 	%r3979, %r3978, %r3977, 14;
	shf.r.wrap.b32 	%r3980, %r3977, %r3978, 14;
	mov.b64 	%rd5640, {%r3980, %r3979};
	shf.r.wrap.b32 	%r3981, %r3978, %r3977, 18;
	shf.r.wrap.b32 	%r3982, %r3977, %r3978, 18;
	mov.b64 	%rd5641, {%r3982, %r3981};
	xor.b64  	%rd5642, %rd5641, %rd5640;
	shf.l.wrap.b32 	%r3983, %r3977, %r3978, 23;
	shf.l.wrap.b32 	%r3984, %r3978, %r3977, 23;
	mov.b64 	%rd5643, {%r3984, %r3983};
	xor.b64  	%rd5644, %rd5642, %rd5643;
	xor.b64  	%rd5645, %rd5604, %rd5580;
	and.b64  	%rd5646, %rd5628, %rd5645;
	xor.b64  	%rd5647, %rd5646, %rd5580;
	add.s64 	%rd5648, %rd5411, %rd5348;
	add.s64 	%rd5649, %rd5648, %rd8753;
	add.s64 	%rd5650, %rd5649, %rd5647;
	add.s64 	%rd5651, %rd5650, %rd5644;
	add.s64 	%rd5652, %rd5651, %rd5359;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3985,%dummy}, %rd5639;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3986}, %rd5639;
	}
	shf.r.wrap.b32 	%r3987, %r3986, %r3985, 28;
	shf.r.wrap.b32 	%r3988, %r3985, %r3986, 28;
	mov.b64 	%rd5653, {%r3988, %r3987};
	shf.l.wrap.b32 	%r3989, %r3985, %r3986, 30;
	shf.l.wrap.b32 	%r3990, %r3986, %r3985, 30;
	mov.b64 	%rd5654, {%r3990, %r3989};
	xor.b64  	%rd5655, %rd5654, %rd5653;
	shf.l.wrap.b32 	%r3991, %r3985, %r3986, 25;
	shf.l.wrap.b32 	%r3992, %r3986, %r3985, 25;
	mov.b64 	%rd5656, {%r3992, %r3991};
	xor.b64  	%rd5657, %rd5655, %rd5656;
	xor.b64  	%rd5658, %rd5639, %rd5591;
	xor.b64  	%rd5659, %rd5639, %rd5615;
	and.b64  	%rd5660, %rd5659, %rd5658;
	xor.b64  	%rd5661, %rd5660, %rd5639;
	add.s64 	%rd5662, %rd5651, %rd5661;
	add.s64 	%rd5663, %rd5662, %rd5657;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3993,%dummy}, %rd5652;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3994}, %rd5652;
	}
	shf.r.wrap.b32 	%r3995, %r3994, %r3993, 14;
	shf.r.wrap.b32 	%r3996, %r3993, %r3994, 14;
	mov.b64 	%rd5664, {%r3996, %r3995};
	shf.r.wrap.b32 	%r3997, %r3994, %r3993, 18;
	shf.r.wrap.b32 	%r3998, %r3993, %r3994, 18;
	mov.b64 	%rd5665, {%r3998, %r3997};
	xor.b64  	%rd5666, %rd5665, %rd5664;
	shf.l.wrap.b32 	%r3999, %r3993, %r3994, 23;
	shf.l.wrap.b32 	%r4000, %r3994, %r3993, 23;
	mov.b64 	%rd5667, {%r4000, %r3999};
	xor.b64  	%rd5668, %rd5666, %rd5667;
	xor.b64  	%rd5669, %rd5628, %rd5604;
	and.b64  	%rd5670, %rd5652, %rd5669;
	xor.b64  	%rd5671, %rd5670, %rd5604;
	add.s64 	%rd5672, %rd5580, %rd5424;
	add.s64 	%rd5673, %rd5672, %rd8752;
	add.s64 	%rd5674, %rd5673, %rd5671;
	add.s64 	%rd5675, %rd5674, %rd5668;
	add.s64 	%rd5676, %rd5675, %rd5591;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4001,%dummy}, %rd5663;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4002}, %rd5663;
	}
	shf.r.wrap.b32 	%r4003, %r4002, %r4001, 28;
	shf.r.wrap.b32 	%r4004, %r4001, %r4002, 28;
	mov.b64 	%rd5677, {%r4004, %r4003};
	shf.l.wrap.b32 	%r4005, %r4001, %r4002, 30;
	shf.l.wrap.b32 	%r4006, %r4002, %r4001, 30;
	mov.b64 	%rd5678, {%r4006, %r4005};
	xor.b64  	%rd5679, %rd5678, %rd5677;
	shf.l.wrap.b32 	%r4007, %r4001, %r4002, 25;
	shf.l.wrap.b32 	%r4008, %r4002, %r4001, 25;
	mov.b64 	%rd5680, {%r4008, %r4007};
	xor.b64  	%rd5681, %rd5679, %rd5680;
	xor.b64  	%rd5682, %rd5663, %rd5615;
	xor.b64  	%rd5683, %rd5663, %rd5639;
	and.b64  	%rd5684, %rd5683, %rd5682;
	xor.b64  	%rd5685, %rd5684, %rd5663;
	add.s64 	%rd5686, %rd5675, %rd5685;
	add.s64 	%rd5687, %rd5686, %rd5681;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4009,%dummy}, %rd5676;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4010}, %rd5676;
	}
	shf.r.wrap.b32 	%r4011, %r4010, %r4009, 14;
	shf.r.wrap.b32 	%r4012, %r4009, %r4010, 14;
	mov.b64 	%rd5688, {%r4012, %r4011};
	shf.r.wrap.b32 	%r4013, %r4010, %r4009, 18;
	shf.r.wrap.b32 	%r4014, %r4009, %r4010, 18;
	mov.b64 	%rd5689, {%r4014, %r4013};
	xor.b64  	%rd5690, %rd5689, %rd5688;
	shf.l.wrap.b32 	%r4015, %r4009, %r4010, 23;
	shf.l.wrap.b32 	%r4016, %r4010, %r4009, 23;
	mov.b64 	%rd5691, {%r4016, %r4015};
	xor.b64  	%rd5692, %rd5690, %rd5691;
	xor.b64  	%rd5693, %rd5652, %rd5628;
	and.b64  	%rd5694, %rd5676, %rd5693;
	xor.b64  	%rd5695, %rd5694, %rd5628;
	add.s64 	%rd5696, %rd5604, %rd5437;
	add.s64 	%rd5697, %rd5696, %rd8751;
	add.s64 	%rd5698, %rd5697, %rd5695;
	add.s64 	%rd5699, %rd5698, %rd5692;
	add.s64 	%rd5700, %rd5699, %rd5615;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4017,%dummy}, %rd5687;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4018}, %rd5687;
	}
	shf.r.wrap.b32 	%r4019, %r4018, %r4017, 28;
	shf.r.wrap.b32 	%r4020, %r4017, %r4018, 28;
	mov.b64 	%rd5701, {%r4020, %r4019};
	shf.l.wrap.b32 	%r4021, %r4017, %r4018, 30;
	shf.l.wrap.b32 	%r4022, %r4018, %r4017, 30;
	mov.b64 	%rd5702, {%r4022, %r4021};
	xor.b64  	%rd5703, %rd5702, %rd5701;
	shf.l.wrap.b32 	%r4023, %r4017, %r4018, 25;
	shf.l.wrap.b32 	%r4024, %r4018, %r4017, 25;
	mov.b64 	%rd5704, {%r4024, %r4023};
	xor.b64  	%rd5705, %rd5703, %rd5704;
	xor.b64  	%rd5706, %rd5687, %rd5639;
	xor.b64  	%rd5707, %rd5687, %rd5663;
	and.b64  	%rd5708, %rd5707, %rd5706;
	xor.b64  	%rd5709, %rd5708, %rd5687;
	add.s64 	%rd5710, %rd5699, %rd5709;
	add.s64 	%rd5711, %rd5710, %rd5705;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4025,%dummy}, %rd5700;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4026}, %rd5700;
	}
	shf.r.wrap.b32 	%r4027, %r4026, %r4025, 14;
	shf.r.wrap.b32 	%r4028, %r4025, %r4026, 14;
	mov.b64 	%rd5712, {%r4028, %r4027};
	shf.r.wrap.b32 	%r4029, %r4026, %r4025, 18;
	shf.r.wrap.b32 	%r4030, %r4025, %r4026, 18;
	mov.b64 	%rd5713, {%r4030, %r4029};
	xor.b64  	%rd5714, %rd5713, %rd5712;
	shf.l.wrap.b32 	%r4031, %r4025, %r4026, 23;
	shf.l.wrap.b32 	%r4032, %r4026, %r4025, 23;
	mov.b64 	%rd5715, {%r4032, %r4031};
	xor.b64  	%rd5716, %rd5714, %rd5715;
	xor.b64  	%rd5717, %rd5676, %rd5652;
	and.b64  	%rd5718, %rd5700, %rd5717;
	xor.b64  	%rd5719, %rd5718, %rd5652;
	add.s64 	%rd5720, %rd5628, %rd5450;
	add.s64 	%rd5721, %rd5720, %rd8750;
	add.s64 	%rd5722, %rd5721, %rd5719;
	add.s64 	%rd5723, %rd5722, %rd5716;
	add.s64 	%rd5724, %rd5723, %rd5639;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4033,%dummy}, %rd5711;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4034}, %rd5711;
	}
	shf.r.wrap.b32 	%r4035, %r4034, %r4033, 28;
	shf.r.wrap.b32 	%r4036, %r4033, %r4034, 28;
	mov.b64 	%rd5725, {%r4036, %r4035};
	shf.l.wrap.b32 	%r4037, %r4033, %r4034, 30;
	shf.l.wrap.b32 	%r4038, %r4034, %r4033, 30;
	mov.b64 	%rd5726, {%r4038, %r4037};
	xor.b64  	%rd5727, %rd5726, %rd5725;
	shf.l.wrap.b32 	%r4039, %r4033, %r4034, 25;
	shf.l.wrap.b32 	%r4040, %r4034, %r4033, 25;
	mov.b64 	%rd5728, {%r4040, %r4039};
	xor.b64  	%rd5729, %rd5727, %rd5728;
	xor.b64  	%rd5730, %rd5711, %rd5663;
	xor.b64  	%rd5731, %rd5711, %rd5687;
	and.b64  	%rd5732, %rd5731, %rd5730;
	xor.b64  	%rd5733, %rd5732, %rd5711;
	add.s64 	%rd5734, %rd5723, %rd5733;
	add.s64 	%rd5735, %rd5734, %rd5729;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4041,%dummy}, %rd5724;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4042}, %rd5724;
	}
	shf.r.wrap.b32 	%r4043, %r4042, %r4041, 14;
	shf.r.wrap.b32 	%r4044, %r4041, %r4042, 14;
	mov.b64 	%rd5736, {%r4044, %r4043};
	shf.r.wrap.b32 	%r4045, %r4042, %r4041, 18;
	shf.r.wrap.b32 	%r4046, %r4041, %r4042, 18;
	mov.b64 	%rd5737, {%r4046, %r4045};
	xor.b64  	%rd5738, %rd5737, %rd5736;
	shf.l.wrap.b32 	%r4047, %r4041, %r4042, 23;
	shf.l.wrap.b32 	%r4048, %r4042, %r4041, 23;
	mov.b64 	%rd5739, {%r4048, %r4047};
	xor.b64  	%rd5740, %rd5738, %rd5739;
	xor.b64  	%rd5741, %rd5700, %rd5676;
	and.b64  	%rd5742, %rd5724, %rd5741;
	xor.b64  	%rd5743, %rd5742, %rd5676;
	add.s64 	%rd5744, %rd5652, %rd5463;
	add.s64 	%rd5745, %rd5744, %rd8749;
	add.s64 	%rd5746, %rd5745, %rd5743;
	add.s64 	%rd5747, %rd5746, %rd5740;
	add.s64 	%rd5748, %rd5747, %rd5663;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4049,%dummy}, %rd5735;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4050}, %rd5735;
	}
	shf.r.wrap.b32 	%r4051, %r4050, %r4049, 28;
	shf.r.wrap.b32 	%r4052, %r4049, %r4050, 28;
	mov.b64 	%rd5749, {%r4052, %r4051};
	shf.l.wrap.b32 	%r4053, %r4049, %r4050, 30;
	shf.l.wrap.b32 	%r4054, %r4050, %r4049, 30;
	mov.b64 	%rd5750, {%r4054, %r4053};
	xor.b64  	%rd5751, %rd5750, %rd5749;
	shf.l.wrap.b32 	%r4055, %r4049, %r4050, 25;
	shf.l.wrap.b32 	%r4056, %r4050, %r4049, 25;
	mov.b64 	%rd5752, {%r4056, %r4055};
	xor.b64  	%rd5753, %rd5751, %rd5752;
	xor.b64  	%rd5754, %rd5735, %rd5687;
	xor.b64  	%rd5755, %rd5735, %rd5711;
	and.b64  	%rd5756, %rd5755, %rd5754;
	xor.b64  	%rd5757, %rd5756, %rd5735;
	add.s64 	%rd5758, %rd5747, %rd5757;
	add.s64 	%rd5759, %rd5758, %rd5753;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4057,%dummy}, %rd5748;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4058}, %rd5748;
	}
	shf.r.wrap.b32 	%r4059, %r4058, %r4057, 14;
	shf.r.wrap.b32 	%r4060, %r4057, %r4058, 14;
	mov.b64 	%rd5760, {%r4060, %r4059};
	shf.r.wrap.b32 	%r4061, %r4058, %r4057, 18;
	shf.r.wrap.b32 	%r4062, %r4057, %r4058, 18;
	mov.b64 	%rd5761, {%r4062, %r4061};
	xor.b64  	%rd5762, %rd5761, %rd5760;
	shf.l.wrap.b32 	%r4063, %r4057, %r4058, 23;
	shf.l.wrap.b32 	%r4064, %r4058, %r4057, 23;
	mov.b64 	%rd5763, {%r4064, %r4063};
	xor.b64  	%rd5764, %rd5762, %rd5763;
	xor.b64  	%rd5765, %rd5724, %rd5700;
	and.b64  	%rd5766, %rd5748, %rd5765;
	xor.b64  	%rd5767, %rd5766, %rd5700;
	add.s64 	%rd5768, %rd5676, %rd5476;
	add.s64 	%rd5769, %rd5768, %rd8748;
	add.s64 	%rd5770, %rd5769, %rd5767;
	add.s64 	%rd5771, %rd5770, %rd5764;
	add.s64 	%rd5772, %rd5771, %rd5687;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4065,%dummy}, %rd5759;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4066}, %rd5759;
	}
	shf.r.wrap.b32 	%r4067, %r4066, %r4065, 28;
	shf.r.wrap.b32 	%r4068, %r4065, %r4066, 28;
	mov.b64 	%rd5773, {%r4068, %r4067};
	shf.l.wrap.b32 	%r4069, %r4065, %r4066, 30;
	shf.l.wrap.b32 	%r4070, %r4066, %r4065, 30;
	mov.b64 	%rd5774, {%r4070, %r4069};
	xor.b64  	%rd5775, %rd5774, %rd5773;
	shf.l.wrap.b32 	%r4071, %r4065, %r4066, 25;
	shf.l.wrap.b32 	%r4072, %r4066, %r4065, 25;
	mov.b64 	%rd5776, {%r4072, %r4071};
	xor.b64  	%rd5777, %rd5775, %rd5776;
	xor.b64  	%rd5778, %rd5759, %rd5711;
	xor.b64  	%rd5779, %rd5759, %rd5735;
	and.b64  	%rd5780, %rd5779, %rd5778;
	xor.b64  	%rd5781, %rd5780, %rd5759;
	add.s64 	%rd5782, %rd5771, %rd5781;
	add.s64 	%rd5783, %rd5782, %rd5777;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4073,%dummy}, %rd5772;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4074}, %rd5772;
	}
	shf.r.wrap.b32 	%r4075, %r4074, %r4073, 14;
	shf.r.wrap.b32 	%r4076, %r4073, %r4074, 14;
	mov.b64 	%rd5784, {%r4076, %r4075};
	shf.r.wrap.b32 	%r4077, %r4074, %r4073, 18;
	shf.r.wrap.b32 	%r4078, %r4073, %r4074, 18;
	mov.b64 	%rd5785, {%r4078, %r4077};
	xor.b64  	%rd5786, %rd5785, %rd5784;
	shf.l.wrap.b32 	%r4079, %r4073, %r4074, 23;
	shf.l.wrap.b32 	%r4080, %r4074, %r4073, 23;
	mov.b64 	%rd5787, {%r4080, %r4079};
	xor.b64  	%rd5788, %rd5786, %rd5787;
	xor.b64  	%rd5789, %rd5748, %rd5724;
	and.b64  	%rd5790, %rd5772, %rd5789;
	xor.b64  	%rd5791, %rd5790, %rd5724;
	add.s64 	%rd5792, %rd5700, %rd5489;
	add.s64 	%rd5793, %rd5792, %rd8747;
	add.s64 	%rd5794, %rd5793, %rd5791;
	add.s64 	%rd5795, %rd5794, %rd5788;
	add.s64 	%rd5796, %rd5795, %rd5711;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4081,%dummy}, %rd5783;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4082}, %rd5783;
	}
	shf.r.wrap.b32 	%r4083, %r4082, %r4081, 28;
	shf.r.wrap.b32 	%r4084, %r4081, %r4082, 28;
	mov.b64 	%rd5797, {%r4084, %r4083};
	shf.l.wrap.b32 	%r4085, %r4081, %r4082, 30;
	shf.l.wrap.b32 	%r4086, %r4082, %r4081, 30;
	mov.b64 	%rd5798, {%r4086, %r4085};
	xor.b64  	%rd5799, %rd5798, %rd5797;
	shf.l.wrap.b32 	%r4087, %r4081, %r4082, 25;
	shf.l.wrap.b32 	%r4088, %r4082, %r4081, 25;
	mov.b64 	%rd5800, {%r4088, %r4087};
	xor.b64  	%rd5801, %rd5799, %rd5800;
	xor.b64  	%rd5802, %rd5783, %rd5735;
	xor.b64  	%rd5803, %rd5783, %rd5759;
	and.b64  	%rd5804, %rd5803, %rd5802;
	xor.b64  	%rd5805, %rd5804, %rd5783;
	add.s64 	%rd5806, %rd5795, %rd5805;
	add.s64 	%rd5807, %rd5806, %rd5801;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4089,%dummy}, %rd5796;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4090}, %rd5796;
	}
	shf.r.wrap.b32 	%r4091, %r4090, %r4089, 14;
	shf.r.wrap.b32 	%r4092, %r4089, %r4090, 14;
	mov.b64 	%rd5808, {%r4092, %r4091};
	shf.r.wrap.b32 	%r4093, %r4090, %r4089, 18;
	shf.r.wrap.b32 	%r4094, %r4089, %r4090, 18;
	mov.b64 	%rd5809, {%r4094, %r4093};
	xor.b64  	%rd5810, %rd5809, %rd5808;
	shf.l.wrap.b32 	%r4095, %r4089, %r4090, 23;
	shf.l.wrap.b32 	%r4096, %r4090, %r4089, 23;
	mov.b64 	%rd5811, {%r4096, %r4095};
	xor.b64  	%rd5812, %rd5810, %rd5811;
	xor.b64  	%rd5813, %rd5772, %rd5748;
	and.b64  	%rd5814, %rd5796, %rd5813;
	xor.b64  	%rd5815, %rd5814, %rd5748;
	add.s64 	%rd5816, %rd5724, %rd5502;
	add.s64 	%rd5817, %rd5816, %rd8746;
	add.s64 	%rd5818, %rd5817, %rd5815;
	add.s64 	%rd5819, %rd5818, %rd5812;
	add.s64 	%rd5820, %rd5819, %rd5735;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4097,%dummy}, %rd5807;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4098}, %rd5807;
	}
	shf.r.wrap.b32 	%r4099, %r4098, %r4097, 28;
	shf.r.wrap.b32 	%r4100, %r4097, %r4098, 28;
	mov.b64 	%rd5821, {%r4100, %r4099};
	shf.l.wrap.b32 	%r4101, %r4097, %r4098, 30;
	shf.l.wrap.b32 	%r4102, %r4098, %r4097, 30;
	mov.b64 	%rd5822, {%r4102, %r4101};
	xor.b64  	%rd5823, %rd5822, %rd5821;
	shf.l.wrap.b32 	%r4103, %r4097, %r4098, 25;
	shf.l.wrap.b32 	%r4104, %r4098, %r4097, 25;
	mov.b64 	%rd5824, {%r4104, %r4103};
	xor.b64  	%rd5825, %rd5823, %rd5824;
	xor.b64  	%rd5826, %rd5807, %rd5759;
	xor.b64  	%rd5827, %rd5807, %rd5783;
	and.b64  	%rd5828, %rd5827, %rd5826;
	xor.b64  	%rd5829, %rd5828, %rd5807;
	add.s64 	%rd5830, %rd5819, %rd5829;
	add.s64 	%rd5831, %rd5830, %rd5825;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4105,%dummy}, %rd5820;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4106}, %rd5820;
	}
	shf.r.wrap.b32 	%r4107, %r4106, %r4105, 14;
	shf.r.wrap.b32 	%r4108, %r4105, %r4106, 14;
	mov.b64 	%rd5832, {%r4108, %r4107};
	shf.r.wrap.b32 	%r4109, %r4106, %r4105, 18;
	shf.r.wrap.b32 	%r4110, %r4105, %r4106, 18;
	mov.b64 	%rd5833, {%r4110, %r4109};
	xor.b64  	%rd5834, %rd5833, %rd5832;
	shf.l.wrap.b32 	%r4111, %r4105, %r4106, 23;
	shf.l.wrap.b32 	%r4112, %r4106, %r4105, 23;
	mov.b64 	%rd5835, {%r4112, %r4111};
	xor.b64  	%rd5836, %rd5834, %rd5835;
	xor.b64  	%rd5837, %rd5796, %rd5772;
	and.b64  	%rd5838, %rd5820, %rd5837;
	xor.b64  	%rd5839, %rd5838, %rd5772;
	add.s64 	%rd5840, %rd5748, %rd5515;
	add.s64 	%rd5841, %rd5840, %rd8745;
	add.s64 	%rd5842, %rd5841, %rd5839;
	add.s64 	%rd5843, %rd5842, %rd5836;
	add.s64 	%rd5844, %rd5843, %rd5759;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4113,%dummy}, %rd5831;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4114}, %rd5831;
	}
	shf.r.wrap.b32 	%r4115, %r4114, %r4113, 28;
	shf.r.wrap.b32 	%r4116, %r4113, %r4114, 28;
	mov.b64 	%rd5845, {%r4116, %r4115};
	shf.l.wrap.b32 	%r4117, %r4113, %r4114, 30;
	shf.l.wrap.b32 	%r4118, %r4114, %r4113, 30;
	mov.b64 	%rd5846, {%r4118, %r4117};
	xor.b64  	%rd5847, %rd5846, %rd5845;
	shf.l.wrap.b32 	%r4119, %r4113, %r4114, 25;
	shf.l.wrap.b32 	%r4120, %r4114, %r4113, 25;
	mov.b64 	%rd5848, {%r4120, %r4119};
	xor.b64  	%rd5849, %rd5847, %rd5848;
	xor.b64  	%rd5850, %rd5831, %rd5783;
	xor.b64  	%rd5851, %rd5831, %rd5807;
	and.b64  	%rd5852, %rd5851, %rd5850;
	xor.b64  	%rd5853, %rd5852, %rd5831;
	add.s64 	%rd5854, %rd5843, %rd5853;
	add.s64 	%rd5855, %rd5854, %rd5849;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4121,%dummy}, %rd5844;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4122}, %rd5844;
	}
	shf.r.wrap.b32 	%r4123, %r4122, %r4121, 14;
	shf.r.wrap.b32 	%r4124, %r4121, %r4122, 14;
	mov.b64 	%rd5856, {%r4124, %r4123};
	shf.r.wrap.b32 	%r4125, %r4122, %r4121, 18;
	shf.r.wrap.b32 	%r4126, %r4121, %r4122, 18;
	mov.b64 	%rd5857, {%r4126, %r4125};
	xor.b64  	%rd5858, %rd5857, %rd5856;
	shf.l.wrap.b32 	%r4127, %r4121, %r4122, 23;
	shf.l.wrap.b32 	%r4128, %r4122, %r4121, 23;
	mov.b64 	%rd5859, {%r4128, %r4127};
	xor.b64  	%rd5860, %rd5858, %rd5859;
	xor.b64  	%rd5861, %rd5820, %rd5796;
	and.b64  	%rd5862, %rd5844, %rd5861;
	xor.b64  	%rd5863, %rd5862, %rd5796;
	add.s64 	%rd5864, %rd5772, %rd5528;
	add.s64 	%rd5865, %rd5864, %rd8744;
	add.s64 	%rd5866, %rd5865, %rd5863;
	add.s64 	%rd5867, %rd5866, %rd5860;
	add.s64 	%rd5868, %rd5867, %rd5783;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4129,%dummy}, %rd5855;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4130}, %rd5855;
	}
	shf.r.wrap.b32 	%r4131, %r4130, %r4129, 28;
	shf.r.wrap.b32 	%r4132, %r4129, %r4130, 28;
	mov.b64 	%rd5869, {%r4132, %r4131};
	shf.l.wrap.b32 	%r4133, %r4129, %r4130, 30;
	shf.l.wrap.b32 	%r4134, %r4130, %r4129, 30;
	mov.b64 	%rd5870, {%r4134, %r4133};
	xor.b64  	%rd5871, %rd5870, %rd5869;
	shf.l.wrap.b32 	%r4135, %r4129, %r4130, 25;
	shf.l.wrap.b32 	%r4136, %r4130, %r4129, 25;
	mov.b64 	%rd5872, {%r4136, %r4135};
	xor.b64  	%rd5873, %rd5871, %rd5872;
	xor.b64  	%rd5874, %rd5855, %rd5807;
	xor.b64  	%rd5875, %rd5855, %rd5831;
	and.b64  	%rd5876, %rd5875, %rd5874;
	xor.b64  	%rd5877, %rd5876, %rd5855;
	add.s64 	%rd5878, %rd5867, %rd5877;
	add.s64 	%rd5879, %rd5878, %rd5873;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4137,%dummy}, %rd5868;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4138}, %rd5868;
	}
	shf.r.wrap.b32 	%r4139, %r4138, %r4137, 14;
	shf.r.wrap.b32 	%r4140, %r4137, %r4138, 14;
	mov.b64 	%rd5880, {%r4140, %r4139};
	shf.r.wrap.b32 	%r4141, %r4138, %r4137, 18;
	shf.r.wrap.b32 	%r4142, %r4137, %r4138, 18;
	mov.b64 	%rd5881, {%r4142, %r4141};
	xor.b64  	%rd5882, %rd5881, %rd5880;
	shf.l.wrap.b32 	%r4143, %r4137, %r4138, 23;
	shf.l.wrap.b32 	%r4144, %r4138, %r4137, 23;
	mov.b64 	%rd5883, {%r4144, %r4143};
	xor.b64  	%rd5884, %rd5882, %rd5883;
	xor.b64  	%rd5885, %rd5844, %rd5820;
	and.b64  	%rd5886, %rd5868, %rd5885;
	xor.b64  	%rd5887, %rd5886, %rd5820;
	add.s64 	%rd5888, %rd5796, %rd5541;
	add.s64 	%rd5889, %rd5888, %rd8743;
	add.s64 	%rd5890, %rd5889, %rd5887;
	add.s64 	%rd5891, %rd5890, %rd5884;
	add.s64 	%rd5892, %rd5891, %rd5807;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4145,%dummy}, %rd5879;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4146}, %rd5879;
	}
	shf.r.wrap.b32 	%r4147, %r4146, %r4145, 28;
	shf.r.wrap.b32 	%r4148, %r4145, %r4146, 28;
	mov.b64 	%rd5893, {%r4148, %r4147};
	shf.l.wrap.b32 	%r4149, %r4145, %r4146, 30;
	shf.l.wrap.b32 	%r4150, %r4146, %r4145, 30;
	mov.b64 	%rd5894, {%r4150, %r4149};
	xor.b64  	%rd5895, %rd5894, %rd5893;
	shf.l.wrap.b32 	%r4151, %r4145, %r4146, 25;
	shf.l.wrap.b32 	%r4152, %r4146, %r4145, 25;
	mov.b64 	%rd5896, {%r4152, %r4151};
	xor.b64  	%rd5897, %rd5895, %rd5896;
	xor.b64  	%rd5898, %rd5879, %rd5831;
	xor.b64  	%rd5899, %rd5879, %rd5855;
	and.b64  	%rd5900, %rd5899, %rd5898;
	xor.b64  	%rd5901, %rd5900, %rd5879;
	add.s64 	%rd5902, %rd5891, %rd5901;
	add.s64 	%rd5903, %rd5902, %rd5897;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4153,%dummy}, %rd5892;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4154}, %rd5892;
	}
	shf.r.wrap.b32 	%r4155, %r4154, %r4153, 14;
	shf.r.wrap.b32 	%r4156, %r4153, %r4154, 14;
	mov.b64 	%rd5904, {%r4156, %r4155};
	shf.r.wrap.b32 	%r4157, %r4154, %r4153, 18;
	shf.r.wrap.b32 	%r4158, %r4153, %r4154, 18;
	mov.b64 	%rd5905, {%r4158, %r4157};
	xor.b64  	%rd5906, %rd5905, %rd5904;
	shf.l.wrap.b32 	%r4159, %r4153, %r4154, 23;
	shf.l.wrap.b32 	%r4160, %r4154, %r4153, 23;
	mov.b64 	%rd5907, {%r4160, %r4159};
	xor.b64  	%rd5908, %rd5906, %rd5907;
	xor.b64  	%rd5909, %rd5868, %rd5844;
	and.b64  	%rd5910, %rd5892, %rd5909;
	xor.b64  	%rd5911, %rd5910, %rd5844;
	add.s64 	%rd5912, %rd5820, %rd5554;
	add.s64 	%rd5913, %rd5912, %rd8742;
	add.s64 	%rd5914, %rd5913, %rd5911;
	add.s64 	%rd5915, %rd5914, %rd5908;
	add.s64 	%rd5916, %rd5915, %rd5831;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4161,%dummy}, %rd5903;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4162}, %rd5903;
	}
	shf.r.wrap.b32 	%r4163, %r4162, %r4161, 28;
	shf.r.wrap.b32 	%r4164, %r4161, %r4162, 28;
	mov.b64 	%rd5917, {%r4164, %r4163};
	shf.l.wrap.b32 	%r4165, %r4161, %r4162, 30;
	shf.l.wrap.b32 	%r4166, %r4162, %r4161, 30;
	mov.b64 	%rd5918, {%r4166, %r4165};
	xor.b64  	%rd5919, %rd5918, %rd5917;
	shf.l.wrap.b32 	%r4167, %r4161, %r4162, 25;
	shf.l.wrap.b32 	%r4168, %r4162, %r4161, 25;
	mov.b64 	%rd5920, {%r4168, %r4167};
	xor.b64  	%rd5921, %rd5919, %rd5920;
	xor.b64  	%rd5922, %rd5903, %rd5855;
	xor.b64  	%rd5923, %rd5903, %rd5879;
	and.b64  	%rd5924, %rd5923, %rd5922;
	xor.b64  	%rd5925, %rd5924, %rd5903;
	add.s64 	%rd5926, %rd5915, %rd5925;
	add.s64 	%rd5927, %rd5926, %rd5921;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4169,%dummy}, %rd5916;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4170}, %rd5916;
	}
	shf.r.wrap.b32 	%r4171, %r4170, %r4169, 14;
	shf.r.wrap.b32 	%r4172, %r4169, %r4170, 14;
	mov.b64 	%rd5928, {%r4172, %r4171};
	shf.r.wrap.b32 	%r4173, %r4170, %r4169, 18;
	shf.r.wrap.b32 	%r4174, %r4169, %r4170, 18;
	mov.b64 	%rd5929, {%r4174, %r4173};
	xor.b64  	%rd5930, %rd5929, %rd5928;
	shf.l.wrap.b32 	%r4175, %r4169, %r4170, 23;
	shf.l.wrap.b32 	%r4176, %r4170, %r4169, 23;
	mov.b64 	%rd5931, {%r4176, %r4175};
	xor.b64  	%rd5932, %rd5930, %rd5931;
	xor.b64  	%rd5933, %rd5892, %rd5868;
	and.b64  	%rd5934, %rd5916, %rd5933;
	xor.b64  	%rd5935, %rd5934, %rd5868;
	add.s64 	%rd5936, %rd5844, %rd5567;
	add.s64 	%rd5937, %rd5936, %rd8741;
	add.s64 	%rd5938, %rd5937, %rd5935;
	add.s64 	%rd5939, %rd5938, %rd5932;
	add.s64 	%rd5940, %rd5939, %rd5855;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4177,%dummy}, %rd5927;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4178}, %rd5927;
	}
	shf.r.wrap.b32 	%r4179, %r4178, %r4177, 28;
	shf.r.wrap.b32 	%r4180, %r4177, %r4178, 28;
	mov.b64 	%rd5941, {%r4180, %r4179};
	shf.l.wrap.b32 	%r4181, %r4177, %r4178, 30;
	shf.l.wrap.b32 	%r4182, %r4178, %r4177, 30;
	mov.b64 	%rd5942, {%r4182, %r4181};
	xor.b64  	%rd5943, %rd5942, %rd5941;
	shf.l.wrap.b32 	%r4183, %r4177, %r4178, 25;
	shf.l.wrap.b32 	%r4184, %r4178, %r4177, 25;
	mov.b64 	%rd5944, {%r4184, %r4183};
	xor.b64  	%rd5945, %rd5943, %rd5944;
	xor.b64  	%rd5946, %rd5927, %rd5879;
	xor.b64  	%rd5947, %rd5927, %rd5903;
	and.b64  	%rd5948, %rd5947, %rd5946;
	xor.b64  	%rd5949, %rd5948, %rd5927;
	add.s64 	%rd5950, %rd5939, %rd5949;
	add.s64 	%rd5951, %rd5950, %rd5945;
	add.s64 	%rd5952, %rd8812, %rd5951;
	st.local.u64 	[%rd1], %rd5952;
	add.s64 	%rd5953, %rd8811, %rd5927;
	st.local.u64 	[%rd1+8], %rd5953;
	add.s64 	%rd5954, %rd8810, %rd5903;
	st.local.u64 	[%rd1+16], %rd5954;
	add.s64 	%rd5955, %rd8809, %rd5879;
	st.local.u64 	[%rd1+24], %rd5955;
	add.s64 	%rd5956, %rd8808, %rd5940;
	st.local.u64 	[%rd1+32], %rd5956;
	add.s64 	%rd5957, %rd8807, %rd5916;
	st.local.u64 	[%rd1+40], %rd5957;
	add.s64 	%rd5958, %rd8806, %rd5892;
	st.local.u64 	[%rd1+48], %rd5958;
	add.s64 	%rd5959, %rd8805, %rd5868;
	st.local.u64 	[%rd1+56], %rd5959;
	shl.b64 	%rd5960, %rd2, 6;
	add.s64 	%rd5961, %rd8732, %rd5960;
	st.global.u64 	[%rd5961], %rd5952;
	st.global.u64 	[%rd5961+8], %rd5953;
	st.global.u64 	[%rd5961+16], %rd5954;
	st.global.u64 	[%rd5961+24], %rd5955;
	st.global.u64 	[%rd5961+32], %rd5956;
	st.global.u64 	[%rd5961+40], %rd5957;
	st.global.u64 	[%rd5961+48], %rd5958;
	st.global.u64 	[%rd5961+56], %rd5959;

BB5_7:
	ret;
}

	// .globl	m09600_loop
.entry m09600_loop(
	.param .u64 .ptr .global .align 4 m09600_loop_param_0,
	.param .u64 .ptr .global .align 4 m09600_loop_param_1,
	.param .u64 .ptr .global .align 4 m09600_loop_param_2,
	.param .u64 .ptr .global .align 4 m09600_loop_param_3,
	.param .u64 .ptr .global .align 8 m09600_loop_param_4,
	.param .u64 .ptr .global .align 1 m09600_loop_param_5,
	.param .u64 .ptr .global .align 4 m09600_loop_param_6,
	.param .u64 .ptr .global .align 4 m09600_loop_param_7,
	.param .u64 .ptr .global .align 4 m09600_loop_param_8,
	.param .u64 .ptr .global .align 4 m09600_loop_param_9,
	.param .u64 .ptr .global .align 4 m09600_loop_param_10,
	.param .u64 .ptr .global .align 4 m09600_loop_param_11,
	.param .u64 .ptr .global .align 4 m09600_loop_param_12,
	.param .u64 .ptr .global .align 4 m09600_loop_param_13,
	.param .u64 .ptr .global .align 8 m09600_loop_param_14,
	.param .u64 .ptr .global .align 4 m09600_loop_param_15,
	.param .u64 .ptr .global .align 4 m09600_loop_param_16,
	.param .u64 .ptr .global .align 4 m09600_loop_param_17,
	.param .u64 .ptr .global .align 4 m09600_loop_param_18,
	.param .u64 .ptr .global .align 4 m09600_loop_param_19,
	.param .u64 .ptr .global .align 4 m09600_loop_param_20,
	.param .u64 .ptr .global .align 4 m09600_loop_param_21,
	.param .u64 .ptr .global .align 4 m09600_loop_param_22,
	.param .u64 .ptr .global .align 4 m09600_loop_param_23,
	.param .u32 m09600_loop_param_24,
	.param .u32 m09600_loop_param_25,
	.param .u32 m09600_loop_param_26,
	.param .u32 m09600_loop_param_27,
	.param .u32 m09600_loop_param_28,
	.param .u32 m09600_loop_param_29,
	.param .u32 m09600_loop_param_30,
	.param .u32 m09600_loop_param_31,
	.param .u32 m09600_loop_param_32,
	.param .u32 m09600_loop_param_33,
	.param .u64 m09600_loop_param_34
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<1937>;
	.reg .b64 	%rd<2863>;


	ld.param.u64 	%rd128, [m09600_loop_param_4];
	ld.param.u32 	%r1935, [m09600_loop_param_28];
	ld.param.u32 	%r6, [m09600_loop_param_29];
	ld.param.u64 	%rd129, [m09600_loop_param_34];
	mov.b32	%r7, %envreg3;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %ntid.x;
	mad.lo.s32 	%r10, %r8, %r9, %r7;
	mov.u32 	%r11, %tid.x;
	add.s32 	%r12, %r10, %r11;
	cvt.s64.s32	%rd1, %r12;
	setp.ge.u64	%p1, %rd1, %rd129;
	@%p1 bra 	BB6_5;

	shl.b64 	%rd130, %rd1, 6;
	add.s64 	%rd2, %rd128, %rd130;
	ld.global.u64 	%rd2862, [%rd2];
	ld.global.u64 	%rd2861, [%rd2+8];
	ld.global.u64 	%rd2860, [%rd2+16];
	ld.global.u64 	%rd2859, [%rd2+24];
	ld.global.u64 	%rd2858, [%rd2+32];
	ld.global.u64 	%rd2857, [%rd2+40];
	ld.global.u64 	%rd2856, [%rd2+48];
	ld.global.u64 	%rd2855, [%rd2+56];
	setp.eq.s32	%p2, %r6, 0;
	@%p2 bra 	BB6_4;

	ld.const.u64 	%rd131, [k_sha512];
	mov.u64 	%rd132, 5840696475078001361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r14,%dummy}, %rd132;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r15}, %rd132;
	}
	shf.r.wrap.b32 	%r16, %r15, %r14, 18;
	shf.r.wrap.b32 	%r17, %r14, %r15, 18;
	mov.b64 	%rd133, {%r17, %r16};
	shf.r.wrap.b32 	%r18, %r15, %r14, 14;
	shf.r.wrap.b32 	%r19, %r14, %r15, 14;
	mov.b64 	%rd134, {%r19, %r18};
	xor.b64  	%rd135, %rd133, %rd134;
	shf.l.wrap.b32 	%r20, %r14, %r15, 23;
	shf.l.wrap.b32 	%r21, %r15, %r14, 23;
	mov.b64 	%rd136, {%r21, %r20};
	xor.b64  	%rd18, %rd135, %rd136;
	add.s64 	%rd19, %rd131, 8891960152096595636;
	mov.u64 	%rd137, 7640891576956012808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r22}, %rd137;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r23,%dummy}, %rd137;
	}
	shf.l.wrap.b32 	%r24, %r23, %r22, 30;
	shf.l.wrap.b32 	%r25, %r22, %r23, 30;
	mov.b64 	%rd138, {%r25, %r24};
	shf.r.wrap.b32 	%r26, %r22, %r23, 28;
	shf.r.wrap.b32 	%r27, %r23, %r22, 28;
	mov.b64 	%rd139, {%r27, %r26};
	xor.b64  	%rd140, %rd138, %rd139;
	shf.l.wrap.b32 	%r28, %r23, %r22, 25;
	shf.l.wrap.b32 	%r29, %r22, %r23, 25;
	mov.b64 	%rd141, {%r29, %r28};
	xor.b64  	%rd20, %rd140, %rd141;
	ld.const.u64 	%rd21, [k_sha512+8];
	ld.const.u64 	%rd22, [k_sha512+16];
	ld.const.u64 	%rd23, [k_sha512+24];
	ld.const.u64 	%rd24, [k_sha512+32];
	ld.const.u64 	%rd25, [k_sha512+40];
	ld.const.u64 	%rd26, [k_sha512+48];
	ld.const.u64 	%rd27, [k_sha512+56];
	ld.const.u64 	%rd28, [k_sha512+64];
	ld.const.u64 	%rd29, [k_sha512+72];
	ld.const.u64 	%rd30, [k_sha512+80];
	ld.const.u64 	%rd31, [k_sha512+88];
	ld.const.u64 	%rd32, [k_sha512+96];
	ld.const.u64 	%rd33, [k_sha512+104];
	ld.const.u64 	%rd34, [k_sha512+112];
	ld.const.u64 	%rd35, [k_sha512+120];
	ld.const.u64 	%rd36, [k_sha512+128];
	ld.const.u64 	%rd37, [k_sha512+136];
	ld.const.u64 	%rd38, [k_sha512+144];
	ld.const.u64 	%rd39, [k_sha512+152];
	ld.const.u64 	%rd40, [k_sha512+160];
	ld.const.u64 	%rd41, [k_sha512+168];
	ld.const.u64 	%rd42, [k_sha512+176];
	ld.const.u64 	%rd43, [k_sha512+184];
	ld.const.u64 	%rd44, [k_sha512+192];
	ld.const.u64 	%rd45, [k_sha512+200];
	ld.const.u64 	%rd46, [k_sha512+208];
	ld.const.u64 	%rd47, [k_sha512+216];
	ld.const.u64 	%rd48, [k_sha512+224];
	ld.const.u64 	%rd49, [k_sha512+232];
	ld.const.u64 	%rd50, [k_sha512+240];
	ld.const.u64 	%rd51, [k_sha512+248];
	ld.const.u64 	%rd52, [k_sha512+256];
	ld.const.u64 	%rd53, [k_sha512+264];
	ld.const.u64 	%rd54, [k_sha512+272];
	ld.const.u64 	%rd55, [k_sha512+280];
	ld.const.u64 	%rd56, [k_sha512+288];
	ld.const.u64 	%rd57, [k_sha512+296];
	ld.const.u64 	%rd58, [k_sha512+304];
	ld.const.u64 	%rd59, [k_sha512+312];
	ld.const.u64 	%rd60, [k_sha512+320];
	ld.const.u64 	%rd61, [k_sha512+328];
	ld.const.u64 	%rd62, [k_sha512+336];
	ld.const.u64 	%rd63, [k_sha512+344];
	ld.const.u64 	%rd64, [k_sha512+352];
	ld.const.u64 	%rd65, [k_sha512+360];
	ld.const.u64 	%rd66, [k_sha512+368];
	ld.const.u64 	%rd67, [k_sha512+376];
	ld.const.u64 	%rd68, [k_sha512+384];
	ld.const.u64 	%rd69, [k_sha512+392];
	ld.const.u64 	%rd70, [k_sha512+400];
	ld.const.u64 	%rd71, [k_sha512+408];
	ld.const.u64 	%rd72, [k_sha512+416];
	ld.const.u64 	%rd73, [k_sha512+424];
	ld.const.u64 	%rd74, [k_sha512+432];
	ld.const.u64 	%rd75, [k_sha512+440];
	ld.const.u64 	%rd76, [k_sha512+448];
	ld.const.u64 	%rd77, [k_sha512+456];
	ld.const.u64 	%rd78, [k_sha512+464];
	ld.const.u64 	%rd79, [k_sha512+472];
	ld.const.u64 	%rd80, [k_sha512+480];
	ld.const.u64 	%rd81, [k_sha512+488];
	ld.const.u64 	%rd82, [k_sha512+496];
	ld.const.u64 	%rd83, [k_sha512+504];
	ld.const.u64 	%rd84, [k_sha512+512];
	ld.const.u64 	%rd85, [k_sha512+520];
	ld.const.u64 	%rd86, [k_sha512+528];
	ld.const.u64 	%rd87, [k_sha512+536];
	ld.const.u64 	%rd88, [k_sha512+544];
	ld.const.u64 	%rd89, [k_sha512+552];
	ld.const.u64 	%rd90, [k_sha512+560];
	ld.const.u64 	%rd91, [k_sha512+568];
	ld.const.u64 	%rd92, [k_sha512+576];
	ld.const.u64 	%rd93, [k_sha512+584];
	ld.const.u64 	%rd94, [k_sha512+592];
	ld.const.u64 	%rd95, [k_sha512+600];
	ld.const.u64 	%rd96, [k_sha512+608];
	ld.const.u64 	%rd97, [k_sha512+616];
	ld.const.u64 	%rd98, [k_sha512+624];
	ld.const.u64 	%rd99, [k_sha512+632];
	mov.u64 	%rd142, 0;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r30}, %rd142;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r31,%dummy}, %rd142;
	}
	shf.l.wrap.b32 	%r32, %r31, %r30, 3;
	shf.l.wrap.b32 	%r33, %r30, %r31, 3;
	mov.b64 	%rd143, {%r33, %r32};
	shf.r.wrap.b32 	%r34, %r30, %r31, 19;
	shf.r.wrap.b32 	%r35, %r31, %r30, 19;
	mov.b64 	%rd144, {%r35, %r34};
	xor.b64  	%rd100, %rd144, %rd143;
	mov.u64 	%rd145, 544;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r36,%dummy}, %rd145;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r37}, %rd145;
	}
	shf.r.wrap.b32 	%r38, %r37, %r36, 19;
	shf.r.wrap.b32 	%r39, %r36, %r37, 19;
	mov.b64 	%rd146, {%r39, %r38};
	shf.l.wrap.b32 	%r40, %r36, %r37, 3;
	shf.l.wrap.b32 	%r41, %r37, %r36, 3;
	mov.b64 	%rd147, {%r41, %r40};
	xor.b64  	%rd148, %rd146, %rd147;
	xor.b64  	%rd101, %rd148, 8;
	shf.r.wrap.b32 	%r42, %r30, %r31, 8;
	shf.r.wrap.b32 	%r43, %r31, %r30, 8;
	mov.b64 	%rd149, {%r43, %r42};
	shf.r.wrap.b32 	%r44, %r30, %r31, 1;
	shf.r.wrap.b32 	%r45, %r31, %r30, 1;
	mov.b64 	%rd150, {%r45, %r44};
	xor.b64  	%rd102, %rd150, %rd149;
	shf.r.wrap.b32 	%r46, %r37, %r36, 1;
	shf.r.wrap.b32 	%r47, %r36, %r37, 1;
	mov.b64 	%rd151, {%r47, %r46};
	shf.r.wrap.b32 	%r48, %r37, %r36, 8;
	shf.r.wrap.b32 	%r49, %r36, %r37, 8;
	mov.b64 	%rd152, {%r49, %r48};
	xor.b64  	%rd153, %rd151, %rd152;
	xor.b64  	%rd103, %rd153, 4;
	mov.u32 	%r1936, 0;

BB6_3:
	shr.u64 	%rd154, %rd2862, 32;
	shr.u64 	%rd155, %rd2861, 32;
	shr.u64 	%rd156, %rd2860, 32;
	shr.u64 	%rd157, %rd2859, 32;
	shr.u64 	%rd158, %rd2858, 32;
	shr.u64 	%rd159, %rd2857, 32;
	shr.u64 	%rd160, %rd2856, 32;
	shr.u64 	%rd161, %rd2855, 32;
	// inline asm
	prmt.b32 %r50, %r1935, 0, 0x0123;
	// inline asm
	cvt.u32.u64	%r52, %rd154;
	mov.b64	%rd162, {%r52, %r50};
	bfi.b64 	%rd163, %rd2862, %rd155, 32, 32;
	bfi.b64 	%rd164, %rd2861, %rd156, 32, 32;
	bfi.b64 	%rd165, %rd2860, %rd157, 32, 32;
	bfi.b64 	%rd166, %rd2859, %rd158, 32, 32;
	bfi.b64 	%rd167, %rd2858, %rd159, 32, 32;
	bfi.b64 	%rd168, %rd2857, %rd160, 32, 32;
	bfi.b64 	%rd169, %rd2856, %rd161, 32, 32;
	cvt.u32.u64	%r53, %rd2855;
	mov.u32 	%r54, -2147483648;
	mov.b64	%rd170, {%r54, %r53};
	add.s64 	%rd171, %rd19, %rd162;
	add.s64 	%rd172, %rd171, %rd18;
	add.s64 	%rd173, %rd172, -6534734903238641935;
	add.s64 	%rd174, %rd172, %rd20;
	add.s64 	%rd175, %rd174, 4210837510808201515;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r55,%dummy}, %rd173;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r56}, %rd173;
	}
	shf.r.wrap.b32 	%r57, %r56, %r55, 14;
	shf.r.wrap.b32 	%r58, %r55, %r56, 14;
	mov.b64 	%rd176, {%r58, %r57};
	shf.r.wrap.b32 	%r59, %r56, %r55, 18;
	shf.r.wrap.b32 	%r60, %r55, %r56, 18;
	mov.b64 	%rd177, {%r60, %r59};
	xor.b64  	%rd178, %rd177, %rd176;
	shf.l.wrap.b32 	%r61, %r55, %r56, 23;
	shf.l.wrap.b32 	%r62, %r56, %r55, 23;
	mov.b64 	%rd179, {%r62, %r61};
	xor.b64  	%rd180, %rd178, %rd179;
	and.b64  	%rd181, %rd173, -3887949035690463538;
	xor.b64  	%rd182, %rd181, -7276294671716946913;
	add.s64 	%rd183, %rd163, %rd21;
	add.s64 	%rd184, %rd183, %rd182;
	add.s64 	%rd185, %rd184, %rd180;
	xor.b64  	%rd186, %rd175, -4942790177534073029;
	xor.b64  	%rd187, %rd175, 7640891576956012808;
	and.b64  	%rd188, %rd187, %rd186;
	xor.b64  	%rd189, %rd188, %rd175;
	add.s64 	%rd190, %rd185, %rd189;
	add.s64 	%rd191, %rd185, 6625583534739731862;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r63,%dummy}, %rd175;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r64}, %rd175;
	}
	shf.r.wrap.b32 	%r65, %r64, %r63, 28;
	shf.r.wrap.b32 	%r66, %r63, %r64, 28;
	mov.b64 	%rd192, {%r66, %r65};
	shf.l.wrap.b32 	%r67, %r63, %r64, 30;
	shf.l.wrap.b32 	%r68, %r64, %r63, 30;
	mov.b64 	%rd193, {%r68, %r67};
	xor.b64  	%rd194, %rd193, %rd192;
	shf.l.wrap.b32 	%r69, %r63, %r64, 25;
	shf.l.wrap.b32 	%r70, %r64, %r63, 25;
	mov.b64 	%rd195, {%r70, %r69};
	xor.b64  	%rd196, %rd194, %rd195;
	add.s64 	%rd197, %rd190, %rd196;
	add.s64 	%rd198, %rd197, 2270897969802886507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r71,%dummy}, %rd191;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r72}, %rd191;
	}
	shf.r.wrap.b32 	%r73, %r72, %r71, 14;
	shf.r.wrap.b32 	%r74, %r71, %r72, 14;
	mov.b64 	%rd199, {%r74, %r73};
	shf.r.wrap.b32 	%r75, %r72, %r71, 18;
	shf.r.wrap.b32 	%r76, %r71, %r72, 18;
	mov.b64 	%rd200, {%r76, %r75};
	xor.b64  	%rd201, %rd200, %rd199;
	shf.l.wrap.b32 	%r77, %r71, %r72, 23;
	shf.l.wrap.b32 	%r78, %r72, %r71, 23;
	mov.b64 	%rd202, {%r78, %r77};
	xor.b64  	%rd203, %rd201, %rd202;
	xor.b64  	%rd204, %rd173, 5840696475078001361;
	and.b64  	%rd205, %rd191, %rd204;
	xor.b64  	%rd206, %rd205, 5840696475078001361;
	add.s64 	%rd207, %rd164, %rd22;
	add.s64 	%rd208, %rd207, %rd206;
	add.s64 	%rd209, %rd208, %rd203;
	xor.b64  	%rd210, %rd198, 7640891576956012808;
	xor.b64  	%rd211, %rd198, %rd175;
	and.b64  	%rd212, %rd211, %rd210;
	xor.b64  	%rd213, %rd212, %rd198;
	add.s64 	%rd214, %rd209, %rd213;
	add.s64 	%rd215, %rd209, 6227659224458531674;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r79,%dummy}, %rd198;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r80}, %rd198;
	}
	shf.r.wrap.b32 	%r81, %r80, %r79, 28;
	shf.r.wrap.b32 	%r82, %r79, %r80, 28;
	mov.b64 	%rd216, {%r82, %r81};
	shf.l.wrap.b32 	%r83, %r79, %r80, 30;
	shf.l.wrap.b32 	%r84, %r80, %r79, 30;
	mov.b64 	%rd217, {%r84, %r83};
	xor.b64  	%rd218, %rd217, %rd216;
	shf.l.wrap.b32 	%r85, %r79, %r80, 25;
	shf.l.wrap.b32 	%r86, %r80, %r79, 25;
	mov.b64 	%rd219, {%r86, %r85};
	xor.b64  	%rd220, %rd218, %rd219;
	add.s64 	%rd221, %rd214, %rd220;
	add.s64 	%rd222, %rd221, -7276294671716946913;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r87,%dummy}, %rd215;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r88}, %rd215;
	}
	shf.r.wrap.b32 	%r89, %r88, %r87, 14;
	shf.r.wrap.b32 	%r90, %r87, %r88, 14;
	mov.b64 	%rd223, {%r90, %r89};
	shf.r.wrap.b32 	%r91, %r88, %r87, 18;
	shf.r.wrap.b32 	%r92, %r87, %r88, 18;
	mov.b64 	%rd224, {%r92, %r91};
	xor.b64  	%rd225, %rd224, %rd223;
	shf.l.wrap.b32 	%r93, %r87, %r88, 23;
	shf.l.wrap.b32 	%r94, %r88, %r87, 23;
	mov.b64 	%rd226, {%r94, %r93};
	xor.b64  	%rd227, %rd225, %rd226;
	xor.b64  	%rd228, %rd191, %rd173;
	and.b64  	%rd229, %rd215, %rd228;
	xor.b64  	%rd230, %rd229, %rd173;
	add.s64 	%rd231, %rd165, %rd23;
	add.s64 	%rd232, %rd231, %rd230;
	add.s64 	%rd233, %rd232, %rd227;
	xor.b64  	%rd234, %rd222, %rd175;
	xor.b64  	%rd235, %rd222, %rd198;
	and.b64  	%rd236, %rd235, %rd234;
	xor.b64  	%rd237, %rd236, %rd222;
	add.s64 	%rd238, %rd233, %rd237;
	add.s64 	%rd239, %rd233, -4965156021675537447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r95,%dummy}, %rd222;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r96}, %rd222;
	}
	shf.r.wrap.b32 	%r97, %r96, %r95, 28;
	shf.r.wrap.b32 	%r98, %r95, %r96, 28;
	mov.b64 	%rd240, {%r98, %r97};
	shf.l.wrap.b32 	%r99, %r95, %r96, 30;
	shf.l.wrap.b32 	%r100, %r96, %r95, 30;
	mov.b64 	%rd241, {%r100, %r99};
	xor.b64  	%rd242, %rd241, %rd240;
	shf.l.wrap.b32 	%r101, %r95, %r96, 25;
	shf.l.wrap.b32 	%r102, %r96, %r95, 25;
	mov.b64 	%rd243, {%r102, %r101};
	xor.b64  	%rd244, %rd242, %rd243;
	add.s64 	%rd245, %rd238, %rd244;
	add.s64 	%rd246, %rd245, 5840696475078001361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r103,%dummy}, %rd239;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r104}, %rd239;
	}
	shf.r.wrap.b32 	%r105, %r104, %r103, 14;
	shf.r.wrap.b32 	%r106, %r103, %r104, 14;
	mov.b64 	%rd247, {%r106, %r105};
	shf.r.wrap.b32 	%r107, %r104, %r103, 18;
	shf.r.wrap.b32 	%r108, %r103, %r104, 18;
	mov.b64 	%rd248, {%r108, %r107};
	xor.b64  	%rd249, %rd248, %rd247;
	shf.l.wrap.b32 	%r109, %r103, %r104, 23;
	shf.l.wrap.b32 	%r110, %r104, %r103, 23;
	mov.b64 	%rd250, {%r110, %r109};
	xor.b64  	%rd251, %rd249, %rd250;
	xor.b64  	%rd252, %rd215, %rd191;
	and.b64  	%rd253, %rd239, %rd252;
	xor.b64  	%rd254, %rd253, %rd191;
	add.s64 	%rd255, %rd173, %rd166;
	add.s64 	%rd256, %rd255, %rd24;
	add.s64 	%rd257, %rd256, %rd254;
	add.s64 	%rd258, %rd257, %rd251;
	add.s64 	%rd259, %rd258, %rd175;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r111,%dummy}, %rd246;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r112}, %rd246;
	}
	shf.r.wrap.b32 	%r113, %r112, %r111, 28;
	shf.r.wrap.b32 	%r114, %r111, %r112, 28;
	mov.b64 	%rd260, {%r114, %r113};
	shf.l.wrap.b32 	%r115, %r111, %r112, 30;
	shf.l.wrap.b32 	%r116, %r112, %r111, 30;
	mov.b64 	%rd261, {%r116, %r115};
	xor.b64  	%rd262, %rd261, %rd260;
	shf.l.wrap.b32 	%r117, %r111, %r112, 25;
	shf.l.wrap.b32 	%r118, %r112, %r111, 25;
	mov.b64 	%rd263, {%r118, %r117};
	xor.b64  	%rd264, %rd262, %rd263;
	xor.b64  	%rd265, %rd246, %rd198;
	xor.b64  	%rd266, %rd246, %rd222;
	and.b64  	%rd267, %rd266, %rd265;
	xor.b64  	%rd268, %rd267, %rd246;
	add.s64 	%rd269, %rd258, %rd268;
	add.s64 	%rd270, %rd269, %rd264;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r119,%dummy}, %rd259;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r120}, %rd259;
	}
	shf.r.wrap.b32 	%r121, %r120, %r119, 14;
	shf.r.wrap.b32 	%r122, %r119, %r120, 14;
	mov.b64 	%rd271, {%r122, %r121};
	shf.r.wrap.b32 	%r123, %r120, %r119, 18;
	shf.r.wrap.b32 	%r124, %r119, %r120, 18;
	mov.b64 	%rd272, {%r124, %r123};
	xor.b64  	%rd273, %rd272, %rd271;
	shf.l.wrap.b32 	%r125, %r119, %r120, 23;
	shf.l.wrap.b32 	%r126, %r120, %r119, 23;
	mov.b64 	%rd274, {%r126, %r125};
	xor.b64  	%rd275, %rd273, %rd274;
	xor.b64  	%rd276, %rd239, %rd215;
	and.b64  	%rd277, %rd259, %rd276;
	xor.b64  	%rd278, %rd277, %rd215;
	add.s64 	%rd279, %rd191, %rd167;
	add.s64 	%rd280, %rd279, %rd25;
	add.s64 	%rd281, %rd280, %rd278;
	add.s64 	%rd282, %rd281, %rd275;
	add.s64 	%rd283, %rd282, %rd198;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r127,%dummy}, %rd270;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r128}, %rd270;
	}
	shf.r.wrap.b32 	%r129, %r128, %r127, 28;
	shf.r.wrap.b32 	%r130, %r127, %r128, 28;
	mov.b64 	%rd284, {%r130, %r129};
	shf.l.wrap.b32 	%r131, %r127, %r128, 30;
	shf.l.wrap.b32 	%r132, %r128, %r127, 30;
	mov.b64 	%rd285, {%r132, %r131};
	xor.b64  	%rd286, %rd285, %rd284;
	shf.l.wrap.b32 	%r133, %r127, %r128, 25;
	shf.l.wrap.b32 	%r134, %r128, %r127, 25;
	mov.b64 	%rd287, {%r134, %r133};
	xor.b64  	%rd288, %rd286, %rd287;
	xor.b64  	%rd289, %rd270, %rd222;
	xor.b64  	%rd290, %rd270, %rd246;
	and.b64  	%rd291, %rd290, %rd289;
	xor.b64  	%rd292, %rd291, %rd270;
	add.s64 	%rd293, %rd282, %rd292;
	add.s64 	%rd294, %rd293, %rd288;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r135,%dummy}, %rd283;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r136}, %rd283;
	}
	shf.r.wrap.b32 	%r137, %r136, %r135, 14;
	shf.r.wrap.b32 	%r138, %r135, %r136, 14;
	mov.b64 	%rd295, {%r138, %r137};
	shf.r.wrap.b32 	%r139, %r136, %r135, 18;
	shf.r.wrap.b32 	%r140, %r135, %r136, 18;
	mov.b64 	%rd296, {%r140, %r139};
	xor.b64  	%rd297, %rd296, %rd295;
	shf.l.wrap.b32 	%r141, %r135, %r136, 23;
	shf.l.wrap.b32 	%r142, %r136, %r135, 23;
	mov.b64 	%rd298, {%r142, %r141};
	xor.b64  	%rd299, %rd297, %rd298;
	xor.b64  	%rd300, %rd259, %rd239;
	and.b64  	%rd301, %rd283, %rd300;
	xor.b64  	%rd302, %rd301, %rd239;
	add.s64 	%rd303, %rd215, %rd168;
	add.s64 	%rd304, %rd303, %rd26;
	add.s64 	%rd305, %rd304, %rd302;
	add.s64 	%rd306, %rd305, %rd299;
	add.s64 	%rd307, %rd306, %rd222;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r143,%dummy}, %rd294;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r144}, %rd294;
	}
	shf.r.wrap.b32 	%r145, %r144, %r143, 28;
	shf.r.wrap.b32 	%r146, %r143, %r144, 28;
	mov.b64 	%rd308, {%r146, %r145};
	shf.l.wrap.b32 	%r147, %r143, %r144, 30;
	shf.l.wrap.b32 	%r148, %r144, %r143, 30;
	mov.b64 	%rd309, {%r148, %r147};
	xor.b64  	%rd310, %rd309, %rd308;
	shf.l.wrap.b32 	%r149, %r143, %r144, 25;
	shf.l.wrap.b32 	%r150, %r144, %r143, 25;
	mov.b64 	%rd311, {%r150, %r149};
	xor.b64  	%rd312, %rd310, %rd311;
	xor.b64  	%rd313, %rd294, %rd246;
	xor.b64  	%rd314, %rd294, %rd270;
	and.b64  	%rd315, %rd314, %rd313;
	xor.b64  	%rd316, %rd315, %rd294;
	add.s64 	%rd317, %rd306, %rd316;
	add.s64 	%rd318, %rd317, %rd312;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r151,%dummy}, %rd307;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r152}, %rd307;
	}
	shf.r.wrap.b32 	%r153, %r152, %r151, 14;
	shf.r.wrap.b32 	%r154, %r151, %r152, 14;
	mov.b64 	%rd319, {%r154, %r153};
	shf.r.wrap.b32 	%r155, %r152, %r151, 18;
	shf.r.wrap.b32 	%r156, %r151, %r152, 18;
	mov.b64 	%rd320, {%r156, %r155};
	xor.b64  	%rd321, %rd320, %rd319;
	shf.l.wrap.b32 	%r157, %r151, %r152, 23;
	shf.l.wrap.b32 	%r158, %r152, %r151, 23;
	mov.b64 	%rd322, {%r158, %r157};
	xor.b64  	%rd323, %rd321, %rd322;
	xor.b64  	%rd324, %rd283, %rd259;
	and.b64  	%rd325, %rd307, %rd324;
	xor.b64  	%rd326, %rd325, %rd259;
	add.s64 	%rd327, %rd239, %rd169;
	add.s64 	%rd328, %rd327, %rd27;
	add.s64 	%rd329, %rd328, %rd326;
	add.s64 	%rd330, %rd329, %rd323;
	add.s64 	%rd331, %rd330, %rd246;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r159,%dummy}, %rd318;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r160}, %rd318;
	}
	shf.r.wrap.b32 	%r161, %r160, %r159, 28;
	shf.r.wrap.b32 	%r162, %r159, %r160, 28;
	mov.b64 	%rd332, {%r162, %r161};
	shf.l.wrap.b32 	%r163, %r159, %r160, 30;
	shf.l.wrap.b32 	%r164, %r160, %r159, 30;
	mov.b64 	%rd333, {%r164, %r163};
	xor.b64  	%rd334, %rd333, %rd332;
	shf.l.wrap.b32 	%r165, %r159, %r160, 25;
	shf.l.wrap.b32 	%r166, %r160, %r159, 25;
	mov.b64 	%rd335, {%r166, %r165};
	xor.b64  	%rd336, %rd334, %rd335;
	xor.b64  	%rd337, %rd318, %rd270;
	xor.b64  	%rd338, %rd318, %rd294;
	and.b64  	%rd339, %rd338, %rd337;
	xor.b64  	%rd340, %rd339, %rd318;
	add.s64 	%rd341, %rd330, %rd340;
	add.s64 	%rd342, %rd341, %rd336;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r167,%dummy}, %rd331;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r168}, %rd331;
	}
	shf.r.wrap.b32 	%r169, %r168, %r167, 14;
	shf.r.wrap.b32 	%r170, %r167, %r168, 14;
	mov.b64 	%rd343, {%r170, %r169};
	shf.r.wrap.b32 	%r171, %r168, %r167, 18;
	shf.r.wrap.b32 	%r172, %r167, %r168, 18;
	mov.b64 	%rd344, {%r172, %r171};
	xor.b64  	%rd345, %rd344, %rd343;
	shf.l.wrap.b32 	%r173, %r167, %r168, 23;
	shf.l.wrap.b32 	%r174, %r168, %r167, 23;
	mov.b64 	%rd346, {%r174, %r173};
	xor.b64  	%rd347, %rd345, %rd346;
	xor.b64  	%rd348, %rd307, %rd283;
	and.b64  	%rd349, %rd331, %rd348;
	xor.b64  	%rd350, %rd349, %rd283;
	add.s64 	%rd351, %rd259, %rd170;
	add.s64 	%rd352, %rd351, %rd28;
	add.s64 	%rd353, %rd352, %rd350;
	add.s64 	%rd354, %rd353, %rd347;
	add.s64 	%rd355, %rd354, %rd270;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r175,%dummy}, %rd342;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r176}, %rd342;
	}
	shf.r.wrap.b32 	%r177, %r176, %r175, 28;
	shf.r.wrap.b32 	%r178, %r175, %r176, 28;
	mov.b64 	%rd356, {%r178, %r177};
	shf.l.wrap.b32 	%r179, %r175, %r176, 30;
	shf.l.wrap.b32 	%r180, %r176, %r175, 30;
	mov.b64 	%rd357, {%r180, %r179};
	xor.b64  	%rd358, %rd357, %rd356;
	shf.l.wrap.b32 	%r181, %r175, %r176, 25;
	shf.l.wrap.b32 	%r182, %r176, %r175, 25;
	mov.b64 	%rd359, {%r182, %r181};
	xor.b64  	%rd360, %rd358, %rd359;
	xor.b64  	%rd361, %rd342, %rd294;
	xor.b64  	%rd362, %rd342, %rd318;
	and.b64  	%rd363, %rd362, %rd361;
	xor.b64  	%rd364, %rd363, %rd342;
	add.s64 	%rd365, %rd354, %rd364;
	add.s64 	%rd366, %rd365, %rd360;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r183,%dummy}, %rd355;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r184}, %rd355;
	}
	shf.r.wrap.b32 	%r185, %r184, %r183, 14;
	shf.r.wrap.b32 	%r186, %r183, %r184, 14;
	mov.b64 	%rd367, {%r186, %r185};
	shf.r.wrap.b32 	%r187, %r184, %r183, 18;
	shf.r.wrap.b32 	%r188, %r183, %r184, 18;
	mov.b64 	%rd368, {%r188, %r187};
	xor.b64  	%rd369, %rd368, %rd367;
	shf.l.wrap.b32 	%r189, %r183, %r184, 23;
	shf.l.wrap.b32 	%r190, %r184, %r183, 23;
	mov.b64 	%rd370, {%r190, %r189};
	xor.b64  	%rd371, %rd369, %rd370;
	xor.b64  	%rd372, %rd331, %rd307;
	and.b64  	%rd373, %rd355, %rd372;
	xor.b64  	%rd374, %rd373, %rd307;
	add.s64 	%rd375, %rd29, %rd283;
	add.s64 	%rd376, %rd375, %rd374;
	add.s64 	%rd377, %rd376, %rd371;
	add.s64 	%rd378, %rd377, %rd294;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r191,%dummy}, %rd366;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r192}, %rd366;
	}
	shf.r.wrap.b32 	%r193, %r192, %r191, 28;
	shf.r.wrap.b32 	%r194, %r191, %r192, 28;
	mov.b64 	%rd379, {%r194, %r193};
	shf.l.wrap.b32 	%r195, %r191, %r192, 30;
	shf.l.wrap.b32 	%r196, %r192, %r191, 30;
	mov.b64 	%rd380, {%r196, %r195};
	xor.b64  	%rd381, %rd380, %rd379;
	shf.l.wrap.b32 	%r197, %r191, %r192, 25;
	shf.l.wrap.b32 	%r198, %r192, %r191, 25;
	mov.b64 	%rd382, {%r198, %r197};
	xor.b64  	%rd383, %rd381, %rd382;
	xor.b64  	%rd384, %rd366, %rd318;
	xor.b64  	%rd385, %rd366, %rd342;
	and.b64  	%rd386, %rd385, %rd384;
	xor.b64  	%rd387, %rd386, %rd366;
	add.s64 	%rd388, %rd377, %rd387;
	add.s64 	%rd389, %rd388, %rd383;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r199,%dummy}, %rd378;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r200}, %rd378;
	}
	shf.r.wrap.b32 	%r201, %r200, %r199, 14;
	shf.r.wrap.b32 	%r202, %r199, %r200, 14;
	mov.b64 	%rd390, {%r202, %r201};
	shf.r.wrap.b32 	%r203, %r200, %r199, 18;
	shf.r.wrap.b32 	%r204, %r199, %r200, 18;
	mov.b64 	%rd391, {%r204, %r203};
	xor.b64  	%rd392, %rd391, %rd390;
	shf.l.wrap.b32 	%r205, %r199, %r200, 23;
	shf.l.wrap.b32 	%r206, %r200, %r199, 23;
	mov.b64 	%rd393, {%r206, %r205};
	xor.b64  	%rd394, %rd392, %rd393;
	xor.b64  	%rd395, %rd355, %rd331;
	and.b64  	%rd396, %rd378, %rd395;
	xor.b64  	%rd397, %rd396, %rd331;
	add.s64 	%rd398, %rd30, %rd307;
	add.s64 	%rd399, %rd398, %rd397;
	add.s64 	%rd400, %rd399, %rd394;
	add.s64 	%rd401, %rd400, %rd318;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r207,%dummy}, %rd389;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r208}, %rd389;
	}
	shf.r.wrap.b32 	%r209, %r208, %r207, 28;
	shf.r.wrap.b32 	%r210, %r207, %r208, 28;
	mov.b64 	%rd402, {%r210, %r209};
	shf.l.wrap.b32 	%r211, %r207, %r208, 30;
	shf.l.wrap.b32 	%r212, %r208, %r207, 30;
	mov.b64 	%rd403, {%r212, %r211};
	xor.b64  	%rd404, %rd403, %rd402;
	shf.l.wrap.b32 	%r213, %r207, %r208, 25;
	shf.l.wrap.b32 	%r214, %r208, %r207, 25;
	mov.b64 	%rd405, {%r214, %r213};
	xor.b64  	%rd406, %rd404, %rd405;
	xor.b64  	%rd407, %rd389, %rd342;
	xor.b64  	%rd408, %rd389, %rd366;
	and.b64  	%rd409, %rd408, %rd407;
	xor.b64  	%rd410, %rd409, %rd389;
	add.s64 	%rd411, %rd400, %rd410;
	add.s64 	%rd412, %rd411, %rd406;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r215,%dummy}, %rd401;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r216}, %rd401;
	}
	shf.r.wrap.b32 	%r217, %r216, %r215, 14;
	shf.r.wrap.b32 	%r218, %r215, %r216, 14;
	mov.b64 	%rd413, {%r218, %r217};
	shf.r.wrap.b32 	%r219, %r216, %r215, 18;
	shf.r.wrap.b32 	%r220, %r215, %r216, 18;
	mov.b64 	%rd414, {%r220, %r219};
	xor.b64  	%rd415, %rd414, %rd413;
	shf.l.wrap.b32 	%r221, %r215, %r216, 23;
	shf.l.wrap.b32 	%r222, %r216, %r215, 23;
	mov.b64 	%rd416, {%r222, %r221};
	xor.b64  	%rd417, %rd415, %rd416;
	xor.b64  	%rd418, %rd378, %rd355;
	and.b64  	%rd419, %rd401, %rd418;
	xor.b64  	%rd420, %rd419, %rd355;
	add.s64 	%rd421, %rd31, %rd331;
	add.s64 	%rd422, %rd421, %rd420;
	add.s64 	%rd423, %rd422, %rd417;
	add.s64 	%rd424, %rd423, %rd342;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r223,%dummy}, %rd412;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r224}, %rd412;
	}
	shf.r.wrap.b32 	%r225, %r224, %r223, 28;
	shf.r.wrap.b32 	%r226, %r223, %r224, 28;
	mov.b64 	%rd425, {%r226, %r225};
	shf.l.wrap.b32 	%r227, %r223, %r224, 30;
	shf.l.wrap.b32 	%r228, %r224, %r223, 30;
	mov.b64 	%rd426, {%r228, %r227};
	xor.b64  	%rd427, %rd426, %rd425;
	shf.l.wrap.b32 	%r229, %r223, %r224, 25;
	shf.l.wrap.b32 	%r230, %r224, %r223, 25;
	mov.b64 	%rd428, {%r230, %r229};
	xor.b64  	%rd429, %rd427, %rd428;
	xor.b64  	%rd430, %rd412, %rd366;
	xor.b64  	%rd431, %rd412, %rd389;
	and.b64  	%rd432, %rd431, %rd430;
	xor.b64  	%rd433, %rd432, %rd412;
	add.s64 	%rd434, %rd423, %rd433;
	add.s64 	%rd435, %rd434, %rd429;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r231,%dummy}, %rd424;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r232}, %rd424;
	}
	shf.r.wrap.b32 	%r233, %r232, %r231, 14;
	shf.r.wrap.b32 	%r234, %r231, %r232, 14;
	mov.b64 	%rd436, {%r234, %r233};
	shf.r.wrap.b32 	%r235, %r232, %r231, 18;
	shf.r.wrap.b32 	%r236, %r231, %r232, 18;
	mov.b64 	%rd437, {%r236, %r235};
	xor.b64  	%rd438, %rd437, %rd436;
	shf.l.wrap.b32 	%r237, %r231, %r232, 23;
	shf.l.wrap.b32 	%r238, %r232, %r231, 23;
	mov.b64 	%rd439, {%r238, %r237};
	xor.b64  	%rd440, %rd438, %rd439;
	xor.b64  	%rd441, %rd401, %rd378;
	and.b64  	%rd442, %rd424, %rd441;
	xor.b64  	%rd443, %rd442, %rd378;
	add.s64 	%rd444, %rd32, %rd355;
	add.s64 	%rd445, %rd444, %rd443;
	add.s64 	%rd446, %rd445, %rd440;
	add.s64 	%rd447, %rd446, %rd366;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r239,%dummy}, %rd435;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r240}, %rd435;
	}
	shf.r.wrap.b32 	%r241, %r240, %r239, 28;
	shf.r.wrap.b32 	%r242, %r239, %r240, 28;
	mov.b64 	%rd448, {%r242, %r241};
	shf.l.wrap.b32 	%r243, %r239, %r240, 30;
	shf.l.wrap.b32 	%r244, %r240, %r239, 30;
	mov.b64 	%rd449, {%r244, %r243};
	xor.b64  	%rd450, %rd449, %rd448;
	shf.l.wrap.b32 	%r245, %r239, %r240, 25;
	shf.l.wrap.b32 	%r246, %r240, %r239, 25;
	mov.b64 	%rd451, {%r246, %r245};
	xor.b64  	%rd452, %rd450, %rd451;
	xor.b64  	%rd453, %rd435, %rd389;
	xor.b64  	%rd454, %rd435, %rd412;
	and.b64  	%rd455, %rd454, %rd453;
	xor.b64  	%rd456, %rd455, %rd435;
	add.s64 	%rd457, %rd446, %rd456;
	add.s64 	%rd458, %rd457, %rd452;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r247,%dummy}, %rd447;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r248}, %rd447;
	}
	shf.r.wrap.b32 	%r249, %r248, %r247, 14;
	shf.r.wrap.b32 	%r250, %r247, %r248, 14;
	mov.b64 	%rd459, {%r250, %r249};
	shf.r.wrap.b32 	%r251, %r248, %r247, 18;
	shf.r.wrap.b32 	%r252, %r247, %r248, 18;
	mov.b64 	%rd460, {%r252, %r251};
	xor.b64  	%rd461, %rd460, %rd459;
	shf.l.wrap.b32 	%r253, %r247, %r248, 23;
	shf.l.wrap.b32 	%r254, %r248, %r247, 23;
	mov.b64 	%rd462, {%r254, %r253};
	xor.b64  	%rd463, %rd461, %rd462;
	xor.b64  	%rd464, %rd424, %rd401;
	and.b64  	%rd465, %rd447, %rd464;
	xor.b64  	%rd466, %rd465, %rd401;
	add.s64 	%rd467, %rd33, %rd378;
	add.s64 	%rd468, %rd467, %rd466;
	add.s64 	%rd469, %rd468, %rd463;
	add.s64 	%rd470, %rd469, %rd389;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r255,%dummy}, %rd458;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r256}, %rd458;
	}
	shf.r.wrap.b32 	%r257, %r256, %r255, 28;
	shf.r.wrap.b32 	%r258, %r255, %r256, 28;
	mov.b64 	%rd471, {%r258, %r257};
	shf.l.wrap.b32 	%r259, %r255, %r256, 30;
	shf.l.wrap.b32 	%r260, %r256, %r255, 30;
	mov.b64 	%rd472, {%r260, %r259};
	xor.b64  	%rd473, %rd472, %rd471;
	shf.l.wrap.b32 	%r261, %r255, %r256, 25;
	shf.l.wrap.b32 	%r262, %r256, %r255, 25;
	mov.b64 	%rd474, {%r262, %r261};
	xor.b64  	%rd475, %rd473, %rd474;
	xor.b64  	%rd476, %rd458, %rd412;
	xor.b64  	%rd477, %rd458, %rd435;
	and.b64  	%rd478, %rd477, %rd476;
	xor.b64  	%rd479, %rd478, %rd458;
	add.s64 	%rd480, %rd469, %rd479;
	add.s64 	%rd481, %rd480, %rd475;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r263,%dummy}, %rd470;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r264}, %rd470;
	}
	shf.r.wrap.b32 	%r265, %r264, %r263, 14;
	shf.r.wrap.b32 	%r266, %r263, %r264, 14;
	mov.b64 	%rd482, {%r266, %r265};
	shf.r.wrap.b32 	%r267, %r264, %r263, 18;
	shf.r.wrap.b32 	%r268, %r263, %r264, 18;
	mov.b64 	%rd483, {%r268, %r267};
	xor.b64  	%rd484, %rd483, %rd482;
	shf.l.wrap.b32 	%r269, %r263, %r264, 23;
	shf.l.wrap.b32 	%r270, %r264, %r263, 23;
	mov.b64 	%rd485, {%r270, %r269};
	xor.b64  	%rd486, %rd484, %rd485;
	xor.b64  	%rd487, %rd447, %rd424;
	and.b64  	%rd488, %rd470, %rd487;
	xor.b64  	%rd489, %rd488, %rd424;
	add.s64 	%rd490, %rd34, %rd401;
	add.s64 	%rd491, %rd490, %rd489;
	add.s64 	%rd492, %rd491, %rd486;
	add.s64 	%rd493, %rd492, %rd412;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r271,%dummy}, %rd481;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r272}, %rd481;
	}
	shf.r.wrap.b32 	%r273, %r272, %r271, 28;
	shf.r.wrap.b32 	%r274, %r271, %r272, 28;
	mov.b64 	%rd494, {%r274, %r273};
	shf.l.wrap.b32 	%r275, %r271, %r272, 30;
	shf.l.wrap.b32 	%r276, %r272, %r271, 30;
	mov.b64 	%rd495, {%r276, %r275};
	xor.b64  	%rd496, %rd495, %rd494;
	shf.l.wrap.b32 	%r277, %r271, %r272, 25;
	shf.l.wrap.b32 	%r278, %r272, %r271, 25;
	mov.b64 	%rd497, {%r278, %r277};
	xor.b64  	%rd498, %rd496, %rd497;
	xor.b64  	%rd499, %rd481, %rd435;
	xor.b64  	%rd500, %rd481, %rd458;
	and.b64  	%rd501, %rd500, %rd499;
	xor.b64  	%rd502, %rd501, %rd481;
	add.s64 	%rd503, %rd492, %rd502;
	add.s64 	%rd504, %rd503, %rd498;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r279,%dummy}, %rd493;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r280}, %rd493;
	}
	shf.r.wrap.b32 	%r281, %r280, %r279, 14;
	shf.r.wrap.b32 	%r282, %r279, %r280, 14;
	mov.b64 	%rd505, {%r282, %r281};
	shf.r.wrap.b32 	%r283, %r280, %r279, 18;
	shf.r.wrap.b32 	%r284, %r279, %r280, 18;
	mov.b64 	%rd506, {%r284, %r283};
	xor.b64  	%rd507, %rd506, %rd505;
	shf.l.wrap.b32 	%r285, %r279, %r280, 23;
	shf.l.wrap.b32 	%r286, %r280, %r279, 23;
	mov.b64 	%rd508, {%r286, %r285};
	xor.b64  	%rd509, %rd507, %rd508;
	xor.b64  	%rd510, %rd470, %rd447;
	and.b64  	%rd511, %rd493, %rd510;
	xor.b64  	%rd512, %rd511, %rd447;
	add.s64 	%rd513, %rd424, %rd35;
	add.s64 	%rd514, %rd513, %rd512;
	add.s64 	%rd515, %rd514, %rd509;
	add.s64 	%rd516, %rd515, 544;
	add.s64 	%rd517, %rd516, %rd435;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r287,%dummy}, %rd504;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r288}, %rd504;
	}
	shf.r.wrap.b32 	%r289, %r288, %r287, 28;
	shf.r.wrap.b32 	%r290, %r287, %r288, 28;
	mov.b64 	%rd518, {%r290, %r289};
	shf.l.wrap.b32 	%r291, %r287, %r288, 30;
	shf.l.wrap.b32 	%r292, %r288, %r287, 30;
	mov.b64 	%rd519, {%r292, %r291};
	xor.b64  	%rd520, %rd519, %rd518;
	shf.l.wrap.b32 	%r293, %r287, %r288, 25;
	shf.l.wrap.b32 	%r294, %r288, %r287, 25;
	mov.b64 	%rd521, {%r294, %r293};
	xor.b64  	%rd522, %rd520, %rd521;
	xor.b64  	%rd523, %rd504, %rd458;
	xor.b64  	%rd524, %rd504, %rd481;
	and.b64  	%rd525, %rd524, %rd523;
	xor.b64  	%rd526, %rd525, %rd504;
	add.s64 	%rd527, %rd516, %rd526;
	add.s64 	%rd528, %rd527, %rd522;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r295,%dummy}, %rd163;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r296}, %rd163;
	}
	shf.r.wrap.b32 	%r297, %r296, %r295, 1;
	shf.r.wrap.b32 	%r298, %r295, %r296, 1;
	mov.b64 	%rd529, {%r298, %r297};
	shf.r.wrap.b32 	%r299, %r296, %r295, 8;
	shf.r.wrap.b32 	%r300, %r295, %r296, 8;
	mov.b64 	%rd530, {%r300, %r299};
	shr.u64 	%rd531, %rd163, 7;
	xor.b64  	%rd532, %rd529, %rd531;
	xor.b64  	%rd533, %rd532, %rd530;
	add.s64 	%rd534, %rd162, %rd100;
	add.s64 	%rd535, %rd534, %rd533;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r301,%dummy}, %rd164;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r302}, %rd164;
	}
	shf.r.wrap.b32 	%r303, %r302, %r301, 1;
	shf.r.wrap.b32 	%r304, %r301, %r302, 1;
	mov.b64 	%rd536, {%r304, %r303};
	shf.r.wrap.b32 	%r305, %r302, %r301, 8;
	shf.r.wrap.b32 	%r306, %r301, %r302, 8;
	mov.b64 	%rd537, {%r306, %r305};
	shr.u64 	%rd538, %rd164, 7;
	xor.b64  	%rd539, %rd536, %rd538;
	xor.b64  	%rd540, %rd539, %rd537;
	add.s64 	%rd541, %rd163, %rd101;
	add.s64 	%rd542, %rd541, %rd540;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r307,%dummy}, %rd535;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r308}, %rd535;
	}
	shf.r.wrap.b32 	%r309, %r308, %r307, 19;
	shf.r.wrap.b32 	%r310, %r307, %r308, 19;
	mov.b64 	%rd543, {%r310, %r309};
	shf.l.wrap.b32 	%r311, %r307, %r308, 3;
	shf.l.wrap.b32 	%r312, %r308, %r307, 3;
	mov.b64 	%rd544, {%r312, %r311};
	shr.u64 	%rd545, %rd535, 6;
	xor.b64  	%rd546, %rd543, %rd545;
	xor.b64  	%rd547, %rd546, %rd544;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r313,%dummy}, %rd165;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r314}, %rd165;
	}
	shf.r.wrap.b32 	%r315, %r314, %r313, 1;
	shf.r.wrap.b32 	%r316, %r313, %r314, 1;
	mov.b64 	%rd548, {%r316, %r315};
	shf.r.wrap.b32 	%r317, %r314, %r313, 8;
	shf.r.wrap.b32 	%r318, %r313, %r314, 8;
	mov.b64 	%rd549, {%r318, %r317};
	shr.u64 	%rd550, %rd165, 7;
	xor.b64  	%rd551, %rd548, %rd550;
	xor.b64  	%rd552, %rd551, %rd549;
	add.s64 	%rd553, %rd164, %rd547;
	add.s64 	%rd554, %rd553, %rd552;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r319,%dummy}, %rd542;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r320}, %rd542;
	}
	shf.r.wrap.b32 	%r321, %r320, %r319, 19;
	shf.r.wrap.b32 	%r322, %r319, %r320, 19;
	mov.b64 	%rd555, {%r322, %r321};
	shf.l.wrap.b32 	%r323, %r319, %r320, 3;
	shf.l.wrap.b32 	%r324, %r320, %r319, 3;
	mov.b64 	%rd556, {%r324, %r323};
	shr.u64 	%rd557, %rd542, 6;
	xor.b64  	%rd558, %rd555, %rd557;
	xor.b64  	%rd559, %rd558, %rd556;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r325,%dummy}, %rd166;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r326}, %rd166;
	}
	shf.r.wrap.b32 	%r327, %r326, %r325, 1;
	shf.r.wrap.b32 	%r328, %r325, %r326, 1;
	mov.b64 	%rd560, {%r328, %r327};
	shf.r.wrap.b32 	%r329, %r326, %r325, 8;
	shf.r.wrap.b32 	%r330, %r325, %r326, 8;
	mov.b64 	%rd561, {%r330, %r329};
	shr.u64 	%rd562, %rd166, 7;
	xor.b64  	%rd563, %rd560, %rd562;
	xor.b64  	%rd564, %rd563, %rd561;
	add.s64 	%rd565, %rd165, %rd559;
	add.s64 	%rd566, %rd565, %rd564;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r331,%dummy}, %rd554;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r332}, %rd554;
	}
	shf.r.wrap.b32 	%r333, %r332, %r331, 19;
	shf.r.wrap.b32 	%r334, %r331, %r332, 19;
	mov.b64 	%rd567, {%r334, %r333};
	shf.l.wrap.b32 	%r335, %r331, %r332, 3;
	shf.l.wrap.b32 	%r336, %r332, %r331, 3;
	mov.b64 	%rd568, {%r336, %r335};
	shr.u64 	%rd569, %rd554, 6;
	xor.b64  	%rd570, %rd567, %rd569;
	xor.b64  	%rd571, %rd570, %rd568;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r337,%dummy}, %rd167;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r338}, %rd167;
	}
	shf.r.wrap.b32 	%r339, %r338, %r337, 1;
	shf.r.wrap.b32 	%r340, %r337, %r338, 1;
	mov.b64 	%rd572, {%r340, %r339};
	shf.r.wrap.b32 	%r341, %r338, %r337, 8;
	shf.r.wrap.b32 	%r342, %r337, %r338, 8;
	mov.b64 	%rd573, {%r342, %r341};
	shr.u64 	%rd574, %rd167, 7;
	xor.b64  	%rd575, %rd572, %rd574;
	xor.b64  	%rd576, %rd575, %rd573;
	add.s64 	%rd577, %rd166, %rd571;
	add.s64 	%rd578, %rd577, %rd576;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r343,%dummy}, %rd566;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r344}, %rd566;
	}
	shf.r.wrap.b32 	%r345, %r344, %r343, 19;
	shf.r.wrap.b32 	%r346, %r343, %r344, 19;
	mov.b64 	%rd579, {%r346, %r345};
	shf.l.wrap.b32 	%r347, %r343, %r344, 3;
	shf.l.wrap.b32 	%r348, %r344, %r343, 3;
	mov.b64 	%rd580, {%r348, %r347};
	shr.u64 	%rd581, %rd566, 6;
	xor.b64  	%rd582, %rd579, %rd581;
	xor.b64  	%rd583, %rd582, %rd580;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r349,%dummy}, %rd168;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r350}, %rd168;
	}
	shf.r.wrap.b32 	%r351, %r350, %r349, 1;
	shf.r.wrap.b32 	%r352, %r349, %r350, 1;
	mov.b64 	%rd584, {%r352, %r351};
	shf.r.wrap.b32 	%r353, %r350, %r349, 8;
	shf.r.wrap.b32 	%r354, %r349, %r350, 8;
	mov.b64 	%rd585, {%r354, %r353};
	shr.u64 	%rd586, %rd168, 7;
	xor.b64  	%rd587, %rd584, %rd586;
	xor.b64  	%rd588, %rd587, %rd585;
	add.s64 	%rd589, %rd167, %rd583;
	add.s64 	%rd590, %rd589, %rd588;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r355,%dummy}, %rd578;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r356}, %rd578;
	}
	shf.r.wrap.b32 	%r357, %r356, %r355, 19;
	shf.r.wrap.b32 	%r358, %r355, %r356, 19;
	mov.b64 	%rd591, {%r358, %r357};
	shf.l.wrap.b32 	%r359, %r355, %r356, 3;
	shf.l.wrap.b32 	%r360, %r356, %r355, 3;
	mov.b64 	%rd592, {%r360, %r359};
	shr.u64 	%rd593, %rd578, 6;
	xor.b64  	%rd594, %rd591, %rd593;
	xor.b64  	%rd595, %rd594, %rd592;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r361,%dummy}, %rd169;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r362}, %rd169;
	}
	shf.r.wrap.b32 	%r363, %r362, %r361, 1;
	shf.r.wrap.b32 	%r364, %r361, %r362, 1;
	mov.b64 	%rd596, {%r364, %r363};
	shf.r.wrap.b32 	%r365, %r362, %r361, 8;
	shf.r.wrap.b32 	%r366, %r361, %r362, 8;
	mov.b64 	%rd597, {%r366, %r365};
	shr.u64 	%rd598, %rd169, 7;
	xor.b64  	%rd599, %rd596, %rd598;
	xor.b64  	%rd600, %rd599, %rd597;
	add.s64 	%rd601, %rd168, %rd595;
	add.s64 	%rd602, %rd601, %rd600;
	add.s64 	%rd603, %rd602, 544;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r367,%dummy}, %rd590;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r368}, %rd590;
	}
	shf.r.wrap.b32 	%r369, %r368, %r367, 19;
	shf.r.wrap.b32 	%r370, %r367, %r368, 19;
	mov.b64 	%rd604, {%r370, %r369};
	shf.l.wrap.b32 	%r371, %r367, %r368, 3;
	shf.l.wrap.b32 	%r372, %r368, %r367, 3;
	mov.b64 	%rd605, {%r372, %r371};
	shr.u64 	%rd606, %rd590, 6;
	xor.b64  	%rd607, %rd604, %rd606;
	xor.b64  	%rd608, %rd607, %rd605;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r373,%dummy}, %rd170;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r374}, %rd170;
	}
	shf.r.wrap.b32 	%r375, %r374, %r373, 1;
	shf.r.wrap.b32 	%r376, %r373, %r374, 1;
	mov.b64 	%rd609, {%r376, %r375};
	shf.r.wrap.b32 	%r377, %r374, %r373, 8;
	shf.r.wrap.b32 	%r378, %r373, %r374, 8;
	mov.b64 	%rd610, {%r378, %r377};
	shr.u64 	%rd611, %rd170, 7;
	xor.b64  	%rd612, %rd609, %rd611;
	xor.b64  	%rd613, %rd612, %rd610;
	add.s64 	%rd614, %rd535, %rd169;
	add.s64 	%rd615, %rd614, %rd608;
	add.s64 	%rd616, %rd615, %rd613;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r379,%dummy}, %rd603;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r380}, %rd603;
	}
	shf.r.wrap.b32 	%r381, %r380, %r379, 19;
	shf.r.wrap.b32 	%r382, %r379, %r380, 19;
	mov.b64 	%rd617, {%r382, %r381};
	shf.l.wrap.b32 	%r383, %r379, %r380, 3;
	shf.l.wrap.b32 	%r384, %r380, %r379, 3;
	mov.b64 	%rd618, {%r384, %r383};
	shr.u64 	%rd619, %rd603, 6;
	xor.b64  	%rd620, %rd617, %rd619;
	xor.b64  	%rd621, %rd620, %rd618;
	add.s64 	%rd622, %rd542, %rd170;
	add.s64 	%rd623, %rd622, %rd621;
	add.s64 	%rd624, %rd623, %rd102;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r385,%dummy}, %rd616;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r386}, %rd616;
	}
	shf.r.wrap.b32 	%r387, %r386, %r385, 19;
	shf.r.wrap.b32 	%r388, %r385, %r386, 19;
	mov.b64 	%rd625, {%r388, %r387};
	shf.l.wrap.b32 	%r389, %r385, %r386, 3;
	shf.l.wrap.b32 	%r390, %r386, %r385, 3;
	mov.b64 	%rd626, {%r390, %r389};
	shr.u64 	%rd627, %rd616, 6;
	xor.b64  	%rd628, %rd625, %rd627;
	xor.b64  	%rd629, %rd628, %rd626;
	add.s64 	%rd630, %rd554, %rd629;
	add.s64 	%rd631, %rd630, %rd102;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r391,%dummy}, %rd624;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r392}, %rd624;
	}
	shf.r.wrap.b32 	%r393, %r392, %r391, 19;
	shf.r.wrap.b32 	%r394, %r391, %r392, 19;
	mov.b64 	%rd632, {%r394, %r393};
	shf.l.wrap.b32 	%r395, %r391, %r392, 3;
	shf.l.wrap.b32 	%r396, %r392, %r391, 3;
	mov.b64 	%rd633, {%r396, %r395};
	shr.u64 	%rd634, %rd624, 6;
	xor.b64  	%rd635, %rd632, %rd634;
	xor.b64  	%rd636, %rd635, %rd633;
	add.s64 	%rd637, %rd566, %rd636;
	add.s64 	%rd638, %rd637, %rd102;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r397,%dummy}, %rd631;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r398}, %rd631;
	}
	shf.r.wrap.b32 	%r399, %r398, %r397, 19;
	shf.r.wrap.b32 	%r400, %r397, %r398, 19;
	mov.b64 	%rd639, {%r400, %r399};
	shf.l.wrap.b32 	%r401, %r397, %r398, 3;
	shf.l.wrap.b32 	%r402, %r398, %r397, 3;
	mov.b64 	%rd640, {%r402, %r401};
	shr.u64 	%rd641, %rd631, 6;
	xor.b64  	%rd642, %rd639, %rd641;
	xor.b64  	%rd643, %rd642, %rd640;
	add.s64 	%rd644, %rd578, %rd643;
	add.s64 	%rd645, %rd644, %rd102;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r403,%dummy}, %rd638;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r404}, %rd638;
	}
	shf.r.wrap.b32 	%r405, %r404, %r403, 19;
	shf.r.wrap.b32 	%r406, %r403, %r404, 19;
	mov.b64 	%rd646, {%r406, %r405};
	shf.l.wrap.b32 	%r407, %r403, %r404, 3;
	shf.l.wrap.b32 	%r408, %r404, %r403, 3;
	mov.b64 	%rd647, {%r408, %r407};
	shr.u64 	%rd648, %rd638, 6;
	xor.b64  	%rd649, %rd646, %rd648;
	xor.b64  	%rd650, %rd649, %rd647;
	add.s64 	%rd651, %rd590, %rd650;
	add.s64 	%rd652, %rd651, %rd102;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r409,%dummy}, %rd645;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r410}, %rd645;
	}
	shf.r.wrap.b32 	%r411, %r410, %r409, 19;
	shf.r.wrap.b32 	%r412, %r409, %r410, 19;
	mov.b64 	%rd653, {%r412, %r411};
	shf.l.wrap.b32 	%r413, %r409, %r410, 3;
	shf.l.wrap.b32 	%r414, %r410, %r409, 3;
	mov.b64 	%rd654, {%r414, %r413};
	shr.u64 	%rd655, %rd645, 6;
	xor.b64  	%rd656, %rd653, %rd655;
	xor.b64  	%rd657, %rd656, %rd654;
	add.s64 	%rd658, %rd603, %rd657;
	add.s64 	%rd659, %rd658, %rd102;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r415,%dummy}, %rd652;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r416}, %rd652;
	}
	shf.r.wrap.b32 	%r417, %r416, %r415, 19;
	shf.r.wrap.b32 	%r418, %r415, %r416, 19;
	mov.b64 	%rd660, {%r418, %r417};
	shf.l.wrap.b32 	%r419, %r415, %r416, 3;
	shf.l.wrap.b32 	%r420, %r416, %r415, 3;
	mov.b64 	%rd661, {%r420, %r419};
	shr.u64 	%rd662, %rd652, 6;
	xor.b64  	%rd663, %rd660, %rd662;
	xor.b64  	%rd664, %rd663, %rd661;
	add.s64 	%rd665, %rd616, %rd664;
	add.s64 	%rd666, %rd665, %rd103;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r421,%dummy}, %rd659;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r422}, %rd659;
	}
	shf.r.wrap.b32 	%r423, %r422, %r421, 19;
	shf.r.wrap.b32 	%r424, %r421, %r422, 19;
	mov.b64 	%rd667, {%r424, %r423};
	shf.l.wrap.b32 	%r425, %r421, %r422, 3;
	shf.l.wrap.b32 	%r426, %r422, %r421, 3;
	mov.b64 	%rd668, {%r426, %r425};
	shr.u64 	%rd669, %rd659, 6;
	xor.b64  	%rd670, %rd667, %rd669;
	xor.b64  	%rd671, %rd670, %rd668;
	shf.r.wrap.b32 	%r427, %r308, %r307, 1;
	shf.r.wrap.b32 	%r428, %r307, %r308, 1;
	mov.b64 	%rd672, {%r428, %r427};
	shf.r.wrap.b32 	%r429, %r308, %r307, 8;
	shf.r.wrap.b32 	%r430, %r307, %r308, 8;
	mov.b64 	%rd673, {%r430, %r429};
	shr.u64 	%rd674, %rd535, 7;
	xor.b64  	%rd675, %rd672, %rd674;
	xor.b64  	%rd676, %rd675, %rd673;
	add.s64 	%rd677, %rd624, %rd671;
	add.s64 	%rd678, %rd677, %rd676;
	add.s64 	%rd679, %rd678, 544;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r431,%dummy}, %rd517;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r432}, %rd517;
	}
	shf.r.wrap.b32 	%r433, %r432, %r431, 14;
	shf.r.wrap.b32 	%r434, %r431, %r432, 14;
	mov.b64 	%rd680, {%r434, %r433};
	shf.r.wrap.b32 	%r435, %r432, %r431, 18;
	shf.r.wrap.b32 	%r436, %r431, %r432, 18;
	mov.b64 	%rd681, {%r436, %r435};
	xor.b64  	%rd682, %rd681, %rd680;
	shf.l.wrap.b32 	%r437, %r431, %r432, 23;
	shf.l.wrap.b32 	%r438, %r432, %r431, 23;
	mov.b64 	%rd683, {%r438, %r437};
	xor.b64  	%rd684, %rd682, %rd683;
	xor.b64  	%rd685, %rd493, %rd470;
	and.b64  	%rd686, %rd685, %rd517;
	xor.b64  	%rd687, %rd686, %rd470;
	add.s64 	%rd688, %rd687, %rd447;
	add.s64 	%rd689, %rd688, %rd535;
	add.s64 	%rd690, %rd689, %rd36;
	add.s64 	%rd691, %rd690, %rd684;
	add.s64 	%rd692, %rd691, %rd458;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r439,%dummy}, %rd528;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r440}, %rd528;
	}
	shf.r.wrap.b32 	%r441, %r440, %r439, 28;
	shf.r.wrap.b32 	%r442, %r439, %r440, 28;
	mov.b64 	%rd693, {%r442, %r441};
	shf.l.wrap.b32 	%r443, %r439, %r440, 30;
	shf.l.wrap.b32 	%r444, %r440, %r439, 30;
	mov.b64 	%rd694, {%r444, %r443};
	xor.b64  	%rd695, %rd694, %rd693;
	shf.l.wrap.b32 	%r445, %r439, %r440, 25;
	shf.l.wrap.b32 	%r446, %r440, %r439, 25;
	mov.b64 	%rd696, {%r446, %r445};
	xor.b64  	%rd697, %rd695, %rd696;
	xor.b64  	%rd698, %rd528, %rd481;
	xor.b64  	%rd699, %rd528, %rd504;
	and.b64  	%rd700, %rd699, %rd698;
	xor.b64  	%rd701, %rd700, %rd528;
	add.s64 	%rd702, %rd691, %rd701;
	add.s64 	%rd703, %rd702, %rd697;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r447,%dummy}, %rd692;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r448}, %rd692;
	}
	shf.r.wrap.b32 	%r449, %r448, %r447, 14;
	shf.r.wrap.b32 	%r450, %r447, %r448, 14;
	mov.b64 	%rd704, {%r450, %r449};
	shf.r.wrap.b32 	%r451, %r448, %r447, 18;
	shf.r.wrap.b32 	%r452, %r447, %r448, 18;
	mov.b64 	%rd705, {%r452, %r451};
	xor.b64  	%rd706, %rd705, %rd704;
	shf.l.wrap.b32 	%r453, %r447, %r448, 23;
	shf.l.wrap.b32 	%r454, %r448, %r447, 23;
	mov.b64 	%rd707, {%r454, %r453};
	xor.b64  	%rd708, %rd706, %rd707;
	xor.b64  	%rd709, %rd517, %rd493;
	and.b64  	%rd710, %rd692, %rd709;
	xor.b64  	%rd711, %rd710, %rd493;
	add.s64 	%rd712, %rd542, %rd470;
	add.s64 	%rd713, %rd712, %rd37;
	add.s64 	%rd714, %rd713, %rd711;
	add.s64 	%rd715, %rd714, %rd708;
	add.s64 	%rd716, %rd715, %rd481;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r455,%dummy}, %rd703;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r456}, %rd703;
	}
	shf.r.wrap.b32 	%r457, %r456, %r455, 28;
	shf.r.wrap.b32 	%r458, %r455, %r456, 28;
	mov.b64 	%rd717, {%r458, %r457};
	shf.l.wrap.b32 	%r459, %r455, %r456, 30;
	shf.l.wrap.b32 	%r460, %r456, %r455, 30;
	mov.b64 	%rd718, {%r460, %r459};
	xor.b64  	%rd719, %rd718, %rd717;
	shf.l.wrap.b32 	%r461, %r455, %r456, 25;
	shf.l.wrap.b32 	%r462, %r456, %r455, 25;
	mov.b64 	%rd720, {%r462, %r461};
	xor.b64  	%rd721, %rd719, %rd720;
	xor.b64  	%rd722, %rd703, %rd504;
	xor.b64  	%rd723, %rd703, %rd528;
	and.b64  	%rd724, %rd723, %rd722;
	xor.b64  	%rd725, %rd724, %rd703;
	add.s64 	%rd726, %rd715, %rd725;
	add.s64 	%rd727, %rd726, %rd721;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r463,%dummy}, %rd716;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r464}, %rd716;
	}
	shf.r.wrap.b32 	%r465, %r464, %r463, 14;
	shf.r.wrap.b32 	%r466, %r463, %r464, 14;
	mov.b64 	%rd728, {%r466, %r465};
	shf.r.wrap.b32 	%r467, %r464, %r463, 18;
	shf.r.wrap.b32 	%r468, %r463, %r464, 18;
	mov.b64 	%rd729, {%r468, %r467};
	xor.b64  	%rd730, %rd729, %rd728;
	shf.l.wrap.b32 	%r469, %r463, %r464, 23;
	shf.l.wrap.b32 	%r470, %r464, %r463, 23;
	mov.b64 	%rd731, {%r470, %r469};
	xor.b64  	%rd732, %rd730, %rd731;
	xor.b64  	%rd733, %rd692, %rd517;
	and.b64  	%rd734, %rd716, %rd733;
	xor.b64  	%rd735, %rd734, %rd517;
	add.s64 	%rd736, %rd554, %rd493;
	add.s64 	%rd737, %rd736, %rd38;
	add.s64 	%rd738, %rd737, %rd735;
	add.s64 	%rd739, %rd738, %rd732;
	add.s64 	%rd740, %rd739, %rd504;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r471,%dummy}, %rd727;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r472}, %rd727;
	}
	shf.r.wrap.b32 	%r473, %r472, %r471, 28;
	shf.r.wrap.b32 	%r474, %r471, %r472, 28;
	mov.b64 	%rd741, {%r474, %r473};
	shf.l.wrap.b32 	%r475, %r471, %r472, 30;
	shf.l.wrap.b32 	%r476, %r472, %r471, 30;
	mov.b64 	%rd742, {%r476, %r475};
	xor.b64  	%rd743, %rd742, %rd741;
	shf.l.wrap.b32 	%r477, %r471, %r472, 25;
	shf.l.wrap.b32 	%r478, %r472, %r471, 25;
	mov.b64 	%rd744, {%r478, %r477};
	xor.b64  	%rd745, %rd743, %rd744;
	xor.b64  	%rd746, %rd727, %rd528;
	xor.b64  	%rd747, %rd727, %rd703;
	and.b64  	%rd748, %rd747, %rd746;
	xor.b64  	%rd749, %rd748, %rd727;
	add.s64 	%rd750, %rd739, %rd749;
	add.s64 	%rd751, %rd750, %rd745;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r479,%dummy}, %rd740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r480}, %rd740;
	}
	shf.r.wrap.b32 	%r481, %r480, %r479, 14;
	shf.r.wrap.b32 	%r482, %r479, %r480, 14;
	mov.b64 	%rd752, {%r482, %r481};
	shf.r.wrap.b32 	%r483, %r480, %r479, 18;
	shf.r.wrap.b32 	%r484, %r479, %r480, 18;
	mov.b64 	%rd753, {%r484, %r483};
	xor.b64  	%rd754, %rd753, %rd752;
	shf.l.wrap.b32 	%r485, %r479, %r480, 23;
	shf.l.wrap.b32 	%r486, %r480, %r479, 23;
	mov.b64 	%rd755, {%r486, %r485};
	xor.b64  	%rd756, %rd754, %rd755;
	xor.b64  	%rd757, %rd716, %rd692;
	and.b64  	%rd758, %rd740, %rd757;
	xor.b64  	%rd759, %rd758, %rd692;
	add.s64 	%rd760, %rd566, %rd517;
	add.s64 	%rd761, %rd760, %rd39;
	add.s64 	%rd762, %rd761, %rd759;
	add.s64 	%rd763, %rd762, %rd756;
	add.s64 	%rd764, %rd763, %rd528;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r487,%dummy}, %rd751;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r488}, %rd751;
	}
	shf.r.wrap.b32 	%r489, %r488, %r487, 28;
	shf.r.wrap.b32 	%r490, %r487, %r488, 28;
	mov.b64 	%rd765, {%r490, %r489};
	shf.l.wrap.b32 	%r491, %r487, %r488, 30;
	shf.l.wrap.b32 	%r492, %r488, %r487, 30;
	mov.b64 	%rd766, {%r492, %r491};
	xor.b64  	%rd767, %rd766, %rd765;
	shf.l.wrap.b32 	%r493, %r487, %r488, 25;
	shf.l.wrap.b32 	%r494, %r488, %r487, 25;
	mov.b64 	%rd768, {%r494, %r493};
	xor.b64  	%rd769, %rd767, %rd768;
	xor.b64  	%rd770, %rd751, %rd703;
	xor.b64  	%rd771, %rd751, %rd727;
	and.b64  	%rd772, %rd771, %rd770;
	xor.b64  	%rd773, %rd772, %rd751;
	add.s64 	%rd774, %rd763, %rd773;
	add.s64 	%rd775, %rd774, %rd769;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r495,%dummy}, %rd764;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r496}, %rd764;
	}
	shf.r.wrap.b32 	%r497, %r496, %r495, 14;
	shf.r.wrap.b32 	%r498, %r495, %r496, 14;
	mov.b64 	%rd776, {%r498, %r497};
	shf.r.wrap.b32 	%r499, %r496, %r495, 18;
	shf.r.wrap.b32 	%r500, %r495, %r496, 18;
	mov.b64 	%rd777, {%r500, %r499};
	xor.b64  	%rd778, %rd777, %rd776;
	shf.l.wrap.b32 	%r501, %r495, %r496, 23;
	shf.l.wrap.b32 	%r502, %r496, %r495, 23;
	mov.b64 	%rd779, {%r502, %r501};
	xor.b64  	%rd780, %rd778, %rd779;
	xor.b64  	%rd781, %rd740, %rd716;
	and.b64  	%rd782, %rd764, %rd781;
	xor.b64  	%rd783, %rd782, %rd716;
	add.s64 	%rd784, %rd692, %rd578;
	add.s64 	%rd785, %rd784, %rd40;
	add.s64 	%rd786, %rd785, %rd783;
	add.s64 	%rd787, %rd786, %rd780;
	add.s64 	%rd788, %rd787, %rd703;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r503,%dummy}, %rd775;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r504}, %rd775;
	}
	shf.r.wrap.b32 	%r505, %r504, %r503, 28;
	shf.r.wrap.b32 	%r506, %r503, %r504, 28;
	mov.b64 	%rd789, {%r506, %r505};
	shf.l.wrap.b32 	%r507, %r503, %r504, 30;
	shf.l.wrap.b32 	%r508, %r504, %r503, 30;
	mov.b64 	%rd790, {%r508, %r507};
	xor.b64  	%rd791, %rd790, %rd789;
	shf.l.wrap.b32 	%r509, %r503, %r504, 25;
	shf.l.wrap.b32 	%r510, %r504, %r503, 25;
	mov.b64 	%rd792, {%r510, %r509};
	xor.b64  	%rd793, %rd791, %rd792;
	xor.b64  	%rd794, %rd775, %rd727;
	xor.b64  	%rd795, %rd775, %rd751;
	and.b64  	%rd796, %rd795, %rd794;
	xor.b64  	%rd797, %rd796, %rd775;
	add.s64 	%rd798, %rd787, %rd797;
	add.s64 	%rd799, %rd798, %rd793;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r511,%dummy}, %rd788;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r512}, %rd788;
	}
	shf.r.wrap.b32 	%r513, %r512, %r511, 14;
	shf.r.wrap.b32 	%r514, %r511, %r512, 14;
	mov.b64 	%rd800, {%r514, %r513};
	shf.r.wrap.b32 	%r515, %r512, %r511, 18;
	shf.r.wrap.b32 	%r516, %r511, %r512, 18;
	mov.b64 	%rd801, {%r516, %r515};
	xor.b64  	%rd802, %rd801, %rd800;
	shf.l.wrap.b32 	%r517, %r511, %r512, 23;
	shf.l.wrap.b32 	%r518, %r512, %r511, 23;
	mov.b64 	%rd803, {%r518, %r517};
	xor.b64  	%rd804, %rd802, %rd803;
	xor.b64  	%rd805, %rd764, %rd740;
	and.b64  	%rd806, %rd788, %rd805;
	xor.b64  	%rd807, %rd806, %rd740;
	add.s64 	%rd808, %rd716, %rd590;
	add.s64 	%rd809, %rd808, %rd41;
	add.s64 	%rd810, %rd809, %rd807;
	add.s64 	%rd811, %rd810, %rd804;
	add.s64 	%rd812, %rd811, %rd727;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r519,%dummy}, %rd799;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r520}, %rd799;
	}
	shf.r.wrap.b32 	%r521, %r520, %r519, 28;
	shf.r.wrap.b32 	%r522, %r519, %r520, 28;
	mov.b64 	%rd813, {%r522, %r521};
	shf.l.wrap.b32 	%r523, %r519, %r520, 30;
	shf.l.wrap.b32 	%r524, %r520, %r519, 30;
	mov.b64 	%rd814, {%r524, %r523};
	xor.b64  	%rd815, %rd814, %rd813;
	shf.l.wrap.b32 	%r525, %r519, %r520, 25;
	shf.l.wrap.b32 	%r526, %r520, %r519, 25;
	mov.b64 	%rd816, {%r526, %r525};
	xor.b64  	%rd817, %rd815, %rd816;
	xor.b64  	%rd818, %rd799, %rd751;
	xor.b64  	%rd819, %rd799, %rd775;
	and.b64  	%rd820, %rd819, %rd818;
	xor.b64  	%rd821, %rd820, %rd799;
	add.s64 	%rd822, %rd811, %rd821;
	add.s64 	%rd823, %rd822, %rd817;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r527,%dummy}, %rd812;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r528}, %rd812;
	}
	shf.r.wrap.b32 	%r529, %r528, %r527, 14;
	shf.r.wrap.b32 	%r530, %r527, %r528, 14;
	mov.b64 	%rd824, {%r530, %r529};
	shf.r.wrap.b32 	%r531, %r528, %r527, 18;
	shf.r.wrap.b32 	%r532, %r527, %r528, 18;
	mov.b64 	%rd825, {%r532, %r531};
	xor.b64  	%rd826, %rd825, %rd824;
	shf.l.wrap.b32 	%r533, %r527, %r528, 23;
	shf.l.wrap.b32 	%r534, %r528, %r527, 23;
	mov.b64 	%rd827, {%r534, %r533};
	xor.b64  	%rd828, %rd826, %rd827;
	xor.b64  	%rd829, %rd788, %rd764;
	and.b64  	%rd830, %rd812, %rd829;
	xor.b64  	%rd831, %rd830, %rd764;
	add.s64 	%rd832, %rd740, %rd603;
	add.s64 	%rd833, %rd832, %rd42;
	add.s64 	%rd834, %rd833, %rd831;
	add.s64 	%rd835, %rd834, %rd828;
	add.s64 	%rd836, %rd835, %rd751;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r535,%dummy}, %rd823;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r536}, %rd823;
	}
	shf.r.wrap.b32 	%r537, %r536, %r535, 28;
	shf.r.wrap.b32 	%r538, %r535, %r536, 28;
	mov.b64 	%rd837, {%r538, %r537};
	shf.l.wrap.b32 	%r539, %r535, %r536, 30;
	shf.l.wrap.b32 	%r540, %r536, %r535, 30;
	mov.b64 	%rd838, {%r540, %r539};
	xor.b64  	%rd839, %rd838, %rd837;
	shf.l.wrap.b32 	%r541, %r535, %r536, 25;
	shf.l.wrap.b32 	%r542, %r536, %r535, 25;
	mov.b64 	%rd840, {%r542, %r541};
	xor.b64  	%rd841, %rd839, %rd840;
	xor.b64  	%rd842, %rd823, %rd775;
	xor.b64  	%rd843, %rd823, %rd799;
	and.b64  	%rd844, %rd843, %rd842;
	xor.b64  	%rd845, %rd844, %rd823;
	add.s64 	%rd846, %rd835, %rd845;
	add.s64 	%rd847, %rd846, %rd841;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r543,%dummy}, %rd836;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r544}, %rd836;
	}
	shf.r.wrap.b32 	%r545, %r544, %r543, 14;
	shf.r.wrap.b32 	%r546, %r543, %r544, 14;
	mov.b64 	%rd848, {%r546, %r545};
	shf.r.wrap.b32 	%r547, %r544, %r543, 18;
	shf.r.wrap.b32 	%r548, %r543, %r544, 18;
	mov.b64 	%rd849, {%r548, %r547};
	xor.b64  	%rd850, %rd849, %rd848;
	shf.l.wrap.b32 	%r549, %r543, %r544, 23;
	shf.l.wrap.b32 	%r550, %r544, %r543, 23;
	mov.b64 	%rd851, {%r550, %r549};
	xor.b64  	%rd852, %rd850, %rd851;
	xor.b64  	%rd853, %rd812, %rd788;
	and.b64  	%rd854, %rd836, %rd853;
	xor.b64  	%rd855, %rd854, %rd788;
	add.s64 	%rd856, %rd764, %rd616;
	add.s64 	%rd857, %rd856, %rd43;
	add.s64 	%rd858, %rd857, %rd855;
	add.s64 	%rd859, %rd858, %rd852;
	add.s64 	%rd860, %rd859, %rd775;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r551,%dummy}, %rd847;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r552}, %rd847;
	}
	shf.r.wrap.b32 	%r553, %r552, %r551, 28;
	shf.r.wrap.b32 	%r554, %r551, %r552, 28;
	mov.b64 	%rd861, {%r554, %r553};
	shf.l.wrap.b32 	%r555, %r551, %r552, 30;
	shf.l.wrap.b32 	%r556, %r552, %r551, 30;
	mov.b64 	%rd862, {%r556, %r555};
	xor.b64  	%rd863, %rd862, %rd861;
	shf.l.wrap.b32 	%r557, %r551, %r552, 25;
	shf.l.wrap.b32 	%r558, %r552, %r551, 25;
	mov.b64 	%rd864, {%r558, %r557};
	xor.b64  	%rd865, %rd863, %rd864;
	xor.b64  	%rd866, %rd847, %rd799;
	xor.b64  	%rd867, %rd847, %rd823;
	and.b64  	%rd868, %rd867, %rd866;
	xor.b64  	%rd869, %rd868, %rd847;
	add.s64 	%rd870, %rd859, %rd869;
	add.s64 	%rd871, %rd870, %rd865;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r559,%dummy}, %rd860;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r560}, %rd860;
	}
	shf.r.wrap.b32 	%r561, %r560, %r559, 14;
	shf.r.wrap.b32 	%r562, %r559, %r560, 14;
	mov.b64 	%rd872, {%r562, %r561};
	shf.r.wrap.b32 	%r563, %r560, %r559, 18;
	shf.r.wrap.b32 	%r564, %r559, %r560, 18;
	mov.b64 	%rd873, {%r564, %r563};
	xor.b64  	%rd874, %rd873, %rd872;
	shf.l.wrap.b32 	%r565, %r559, %r560, 23;
	shf.l.wrap.b32 	%r566, %r560, %r559, 23;
	mov.b64 	%rd875, {%r566, %r565};
	xor.b64  	%rd876, %rd874, %rd875;
	xor.b64  	%rd877, %rd836, %rd812;
	and.b64  	%rd878, %rd860, %rd877;
	xor.b64  	%rd879, %rd878, %rd812;
	add.s64 	%rd880, %rd788, %rd624;
	add.s64 	%rd881, %rd880, %rd44;
	add.s64 	%rd882, %rd881, %rd879;
	add.s64 	%rd883, %rd882, %rd876;
	add.s64 	%rd884, %rd883, %rd799;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r567,%dummy}, %rd871;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r568}, %rd871;
	}
	shf.r.wrap.b32 	%r569, %r568, %r567, 28;
	shf.r.wrap.b32 	%r570, %r567, %r568, 28;
	mov.b64 	%rd885, {%r570, %r569};
	shf.l.wrap.b32 	%r571, %r567, %r568, 30;
	shf.l.wrap.b32 	%r572, %r568, %r567, 30;
	mov.b64 	%rd886, {%r572, %r571};
	xor.b64  	%rd887, %rd886, %rd885;
	shf.l.wrap.b32 	%r573, %r567, %r568, 25;
	shf.l.wrap.b32 	%r574, %r568, %r567, 25;
	mov.b64 	%rd888, {%r574, %r573};
	xor.b64  	%rd889, %rd887, %rd888;
	xor.b64  	%rd890, %rd871, %rd823;
	xor.b64  	%rd891, %rd871, %rd847;
	and.b64  	%rd892, %rd891, %rd890;
	xor.b64  	%rd893, %rd892, %rd871;
	add.s64 	%rd894, %rd883, %rd893;
	add.s64 	%rd895, %rd894, %rd889;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r575,%dummy}, %rd884;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r576}, %rd884;
	}
	shf.r.wrap.b32 	%r577, %r576, %r575, 14;
	shf.r.wrap.b32 	%r578, %r575, %r576, 14;
	mov.b64 	%rd896, {%r578, %r577};
	shf.r.wrap.b32 	%r579, %r576, %r575, 18;
	shf.r.wrap.b32 	%r580, %r575, %r576, 18;
	mov.b64 	%rd897, {%r580, %r579};
	xor.b64  	%rd898, %rd897, %rd896;
	shf.l.wrap.b32 	%r581, %r575, %r576, 23;
	shf.l.wrap.b32 	%r582, %r576, %r575, 23;
	mov.b64 	%rd899, {%r582, %r581};
	xor.b64  	%rd900, %rd898, %rd899;
	xor.b64  	%rd901, %rd860, %rd836;
	and.b64  	%rd902, %rd884, %rd901;
	xor.b64  	%rd903, %rd902, %rd836;
	add.s64 	%rd904, %rd812, %rd631;
	add.s64 	%rd905, %rd904, %rd45;
	add.s64 	%rd906, %rd905, %rd903;
	add.s64 	%rd907, %rd906, %rd900;
	add.s64 	%rd908, %rd907, %rd823;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r583,%dummy}, %rd895;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r584}, %rd895;
	}
	shf.r.wrap.b32 	%r585, %r584, %r583, 28;
	shf.r.wrap.b32 	%r586, %r583, %r584, 28;
	mov.b64 	%rd909, {%r586, %r585};
	shf.l.wrap.b32 	%r587, %r583, %r584, 30;
	shf.l.wrap.b32 	%r588, %r584, %r583, 30;
	mov.b64 	%rd910, {%r588, %r587};
	xor.b64  	%rd911, %rd910, %rd909;
	shf.l.wrap.b32 	%r589, %r583, %r584, 25;
	shf.l.wrap.b32 	%r590, %r584, %r583, 25;
	mov.b64 	%rd912, {%r590, %r589};
	xor.b64  	%rd913, %rd911, %rd912;
	xor.b64  	%rd914, %rd895, %rd847;
	xor.b64  	%rd915, %rd895, %rd871;
	and.b64  	%rd916, %rd915, %rd914;
	xor.b64  	%rd917, %rd916, %rd895;
	add.s64 	%rd918, %rd907, %rd917;
	add.s64 	%rd919, %rd918, %rd913;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r591,%dummy}, %rd908;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r592}, %rd908;
	}
	shf.r.wrap.b32 	%r593, %r592, %r591, 14;
	shf.r.wrap.b32 	%r594, %r591, %r592, 14;
	mov.b64 	%rd920, {%r594, %r593};
	shf.r.wrap.b32 	%r595, %r592, %r591, 18;
	shf.r.wrap.b32 	%r596, %r591, %r592, 18;
	mov.b64 	%rd921, {%r596, %r595};
	xor.b64  	%rd922, %rd921, %rd920;
	shf.l.wrap.b32 	%r597, %r591, %r592, 23;
	shf.l.wrap.b32 	%r598, %r592, %r591, 23;
	mov.b64 	%rd923, {%r598, %r597};
	xor.b64  	%rd924, %rd922, %rd923;
	xor.b64  	%rd925, %rd884, %rd860;
	and.b64  	%rd926, %rd908, %rd925;
	xor.b64  	%rd927, %rd926, %rd860;
	add.s64 	%rd928, %rd836, %rd638;
	add.s64 	%rd929, %rd928, %rd46;
	add.s64 	%rd930, %rd929, %rd927;
	add.s64 	%rd931, %rd930, %rd924;
	add.s64 	%rd932, %rd931, %rd847;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r599,%dummy}, %rd919;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r600}, %rd919;
	}
	shf.r.wrap.b32 	%r601, %r600, %r599, 28;
	shf.r.wrap.b32 	%r602, %r599, %r600, 28;
	mov.b64 	%rd933, {%r602, %r601};
	shf.l.wrap.b32 	%r603, %r599, %r600, 30;
	shf.l.wrap.b32 	%r604, %r600, %r599, 30;
	mov.b64 	%rd934, {%r604, %r603};
	xor.b64  	%rd935, %rd934, %rd933;
	shf.l.wrap.b32 	%r605, %r599, %r600, 25;
	shf.l.wrap.b32 	%r606, %r600, %r599, 25;
	mov.b64 	%rd936, {%r606, %r605};
	xor.b64  	%rd937, %rd935, %rd936;
	xor.b64  	%rd938, %rd919, %rd871;
	xor.b64  	%rd939, %rd919, %rd895;
	and.b64  	%rd940, %rd939, %rd938;
	xor.b64  	%rd941, %rd940, %rd919;
	add.s64 	%rd942, %rd931, %rd941;
	add.s64 	%rd943, %rd942, %rd937;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r607,%dummy}, %rd932;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r608}, %rd932;
	}
	shf.r.wrap.b32 	%r609, %r608, %r607, 14;
	shf.r.wrap.b32 	%r610, %r607, %r608, 14;
	mov.b64 	%rd944, {%r610, %r609};
	shf.r.wrap.b32 	%r611, %r608, %r607, 18;
	shf.r.wrap.b32 	%r612, %r607, %r608, 18;
	mov.b64 	%rd945, {%r612, %r611};
	xor.b64  	%rd946, %rd945, %rd944;
	shf.l.wrap.b32 	%r613, %r607, %r608, 23;
	shf.l.wrap.b32 	%r614, %r608, %r607, 23;
	mov.b64 	%rd947, {%r614, %r613};
	xor.b64  	%rd948, %rd946, %rd947;
	xor.b64  	%rd949, %rd908, %rd884;
	and.b64  	%rd950, %rd932, %rd949;
	xor.b64  	%rd951, %rd950, %rd884;
	add.s64 	%rd952, %rd860, %rd645;
	add.s64 	%rd953, %rd952, %rd47;
	add.s64 	%rd954, %rd953, %rd951;
	add.s64 	%rd955, %rd954, %rd948;
	add.s64 	%rd956, %rd955, %rd871;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r615,%dummy}, %rd943;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r616}, %rd943;
	}
	shf.r.wrap.b32 	%r617, %r616, %r615, 28;
	shf.r.wrap.b32 	%r618, %r615, %r616, 28;
	mov.b64 	%rd957, {%r618, %r617};
	shf.l.wrap.b32 	%r619, %r615, %r616, 30;
	shf.l.wrap.b32 	%r620, %r616, %r615, 30;
	mov.b64 	%rd958, {%r620, %r619};
	xor.b64  	%rd959, %rd958, %rd957;
	shf.l.wrap.b32 	%r621, %r615, %r616, 25;
	shf.l.wrap.b32 	%r622, %r616, %r615, 25;
	mov.b64 	%rd960, {%r622, %r621};
	xor.b64  	%rd961, %rd959, %rd960;
	xor.b64  	%rd962, %rd943, %rd895;
	xor.b64  	%rd963, %rd943, %rd919;
	and.b64  	%rd964, %rd963, %rd962;
	xor.b64  	%rd965, %rd964, %rd943;
	add.s64 	%rd966, %rd955, %rd965;
	add.s64 	%rd967, %rd966, %rd961;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r623,%dummy}, %rd956;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r624}, %rd956;
	}
	shf.r.wrap.b32 	%r625, %r624, %r623, 14;
	shf.r.wrap.b32 	%r626, %r623, %r624, 14;
	mov.b64 	%rd968, {%r626, %r625};
	shf.r.wrap.b32 	%r627, %r624, %r623, 18;
	shf.r.wrap.b32 	%r628, %r623, %r624, 18;
	mov.b64 	%rd969, {%r628, %r627};
	xor.b64  	%rd970, %rd969, %rd968;
	shf.l.wrap.b32 	%r629, %r623, %r624, 23;
	shf.l.wrap.b32 	%r630, %r624, %r623, 23;
	mov.b64 	%rd971, {%r630, %r629};
	xor.b64  	%rd972, %rd970, %rd971;
	xor.b64  	%rd973, %rd932, %rd908;
	and.b64  	%rd974, %rd956, %rd973;
	xor.b64  	%rd975, %rd974, %rd908;
	add.s64 	%rd976, %rd884, %rd652;
	add.s64 	%rd977, %rd976, %rd48;
	add.s64 	%rd978, %rd977, %rd975;
	add.s64 	%rd979, %rd978, %rd972;
	add.s64 	%rd980, %rd979, %rd895;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r631,%dummy}, %rd967;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r632}, %rd967;
	}
	shf.r.wrap.b32 	%r633, %r632, %r631, 28;
	shf.r.wrap.b32 	%r634, %r631, %r632, 28;
	mov.b64 	%rd981, {%r634, %r633};
	shf.l.wrap.b32 	%r635, %r631, %r632, 30;
	shf.l.wrap.b32 	%r636, %r632, %r631, 30;
	mov.b64 	%rd982, {%r636, %r635};
	xor.b64  	%rd983, %rd982, %rd981;
	shf.l.wrap.b32 	%r637, %r631, %r632, 25;
	shf.l.wrap.b32 	%r638, %r632, %r631, 25;
	mov.b64 	%rd984, {%r638, %r637};
	xor.b64  	%rd985, %rd983, %rd984;
	xor.b64  	%rd986, %rd967, %rd919;
	xor.b64  	%rd987, %rd967, %rd943;
	and.b64  	%rd988, %rd987, %rd986;
	xor.b64  	%rd989, %rd988, %rd967;
	add.s64 	%rd990, %rd979, %rd989;
	add.s64 	%rd991, %rd990, %rd985;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r639,%dummy}, %rd980;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r640}, %rd980;
	}
	shf.r.wrap.b32 	%r641, %r640, %r639, 14;
	shf.r.wrap.b32 	%r642, %r639, %r640, 14;
	mov.b64 	%rd992, {%r642, %r641};
	shf.r.wrap.b32 	%r643, %r640, %r639, 18;
	shf.r.wrap.b32 	%r644, %r639, %r640, 18;
	mov.b64 	%rd993, {%r644, %r643};
	xor.b64  	%rd994, %rd993, %rd992;
	shf.l.wrap.b32 	%r645, %r639, %r640, 23;
	shf.l.wrap.b32 	%r646, %r640, %r639, 23;
	mov.b64 	%rd995, {%r646, %r645};
	xor.b64  	%rd996, %rd994, %rd995;
	xor.b64  	%rd997, %rd956, %rd932;
	and.b64  	%rd998, %rd980, %rd997;
	xor.b64  	%rd999, %rd998, %rd932;
	add.s64 	%rd1000, %rd908, %rd659;
	add.s64 	%rd1001, %rd1000, %rd49;
	add.s64 	%rd1002, %rd1001, %rd999;
	add.s64 	%rd1003, %rd1002, %rd996;
	add.s64 	%rd1004, %rd1003, %rd919;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r647,%dummy}, %rd991;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r648}, %rd991;
	}
	shf.r.wrap.b32 	%r649, %r648, %r647, 28;
	shf.r.wrap.b32 	%r650, %r647, %r648, 28;
	mov.b64 	%rd1005, {%r650, %r649};
	shf.l.wrap.b32 	%r651, %r647, %r648, 30;
	shf.l.wrap.b32 	%r652, %r648, %r647, 30;
	mov.b64 	%rd1006, {%r652, %r651};
	xor.b64  	%rd1007, %rd1006, %rd1005;
	shf.l.wrap.b32 	%r653, %r647, %r648, 25;
	shf.l.wrap.b32 	%r654, %r648, %r647, 25;
	mov.b64 	%rd1008, {%r654, %r653};
	xor.b64  	%rd1009, %rd1007, %rd1008;
	xor.b64  	%rd1010, %rd991, %rd943;
	xor.b64  	%rd1011, %rd991, %rd967;
	and.b64  	%rd1012, %rd1011, %rd1010;
	xor.b64  	%rd1013, %rd1012, %rd991;
	add.s64 	%rd1014, %rd1003, %rd1013;
	add.s64 	%rd1015, %rd1014, %rd1009;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r655,%dummy}, %rd1004;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r656}, %rd1004;
	}
	shf.r.wrap.b32 	%r657, %r656, %r655, 14;
	shf.r.wrap.b32 	%r658, %r655, %r656, 14;
	mov.b64 	%rd1016, {%r658, %r657};
	shf.r.wrap.b32 	%r659, %r656, %r655, 18;
	shf.r.wrap.b32 	%r660, %r655, %r656, 18;
	mov.b64 	%rd1017, {%r660, %r659};
	xor.b64  	%rd1018, %rd1017, %rd1016;
	shf.l.wrap.b32 	%r661, %r655, %r656, 23;
	shf.l.wrap.b32 	%r662, %r656, %r655, 23;
	mov.b64 	%rd1019, {%r662, %r661};
	xor.b64  	%rd1020, %rd1018, %rd1019;
	xor.b64  	%rd1021, %rd980, %rd956;
	and.b64  	%rd1022, %rd1004, %rd1021;
	xor.b64  	%rd1023, %rd1022, %rd956;
	add.s64 	%rd1024, %rd932, %rd666;
	add.s64 	%rd1025, %rd1024, %rd50;
	add.s64 	%rd1026, %rd1025, %rd1023;
	add.s64 	%rd1027, %rd1026, %rd1020;
	add.s64 	%rd1028, %rd1027, %rd943;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r663,%dummy}, %rd1015;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r664}, %rd1015;
	}
	shf.r.wrap.b32 	%r665, %r664, %r663, 28;
	shf.r.wrap.b32 	%r666, %r663, %r664, 28;
	mov.b64 	%rd1029, {%r666, %r665};
	shf.l.wrap.b32 	%r667, %r663, %r664, 30;
	shf.l.wrap.b32 	%r668, %r664, %r663, 30;
	mov.b64 	%rd1030, {%r668, %r667};
	xor.b64  	%rd1031, %rd1030, %rd1029;
	shf.l.wrap.b32 	%r669, %r663, %r664, 25;
	shf.l.wrap.b32 	%r670, %r664, %r663, 25;
	mov.b64 	%rd1032, {%r670, %r669};
	xor.b64  	%rd1033, %rd1031, %rd1032;
	xor.b64  	%rd1034, %rd1015, %rd967;
	xor.b64  	%rd1035, %rd1015, %rd991;
	and.b64  	%rd1036, %rd1035, %rd1034;
	xor.b64  	%rd1037, %rd1036, %rd1015;
	add.s64 	%rd1038, %rd1027, %rd1037;
	add.s64 	%rd1039, %rd1038, %rd1033;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r671,%dummy}, %rd1028;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r672}, %rd1028;
	}
	shf.r.wrap.b32 	%r673, %r672, %r671, 14;
	shf.r.wrap.b32 	%r674, %r671, %r672, 14;
	mov.b64 	%rd1040, {%r674, %r673};
	shf.r.wrap.b32 	%r675, %r672, %r671, 18;
	shf.r.wrap.b32 	%r676, %r671, %r672, 18;
	mov.b64 	%rd1041, {%r676, %r675};
	xor.b64  	%rd1042, %rd1041, %rd1040;
	shf.l.wrap.b32 	%r677, %r671, %r672, 23;
	shf.l.wrap.b32 	%r678, %r672, %r671, 23;
	mov.b64 	%rd1043, {%r678, %r677};
	xor.b64  	%rd1044, %rd1042, %rd1043;
	xor.b64  	%rd1045, %rd1004, %rd980;
	and.b64  	%rd1046, %rd1028, %rd1045;
	xor.b64  	%rd1047, %rd1046, %rd980;
	add.s64 	%rd1048, %rd956, %rd679;
	add.s64 	%rd1049, %rd1048, %rd51;
	add.s64 	%rd1050, %rd1049, %rd1047;
	add.s64 	%rd1051, %rd1050, %rd1044;
	add.s64 	%rd1052, %rd1051, %rd967;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r679,%dummy}, %rd1039;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r680}, %rd1039;
	}
	shf.r.wrap.b32 	%r681, %r680, %r679, 28;
	shf.r.wrap.b32 	%r682, %r679, %r680, 28;
	mov.b64 	%rd1053, {%r682, %r681};
	shf.l.wrap.b32 	%r683, %r679, %r680, 30;
	shf.l.wrap.b32 	%r684, %r680, %r679, 30;
	mov.b64 	%rd1054, {%r684, %r683};
	xor.b64  	%rd1055, %rd1054, %rd1053;
	shf.l.wrap.b32 	%r685, %r679, %r680, 25;
	shf.l.wrap.b32 	%r686, %r680, %r679, 25;
	mov.b64 	%rd1056, {%r686, %r685};
	xor.b64  	%rd1057, %rd1055, %rd1056;
	xor.b64  	%rd1058, %rd1039, %rd991;
	xor.b64  	%rd1059, %rd1039, %rd1015;
	and.b64  	%rd1060, %rd1059, %rd1058;
	xor.b64  	%rd1061, %rd1060, %rd1039;
	add.s64 	%rd1062, %rd1051, %rd1061;
	add.s64 	%rd1063, %rd1062, %rd1057;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r687,%dummy}, %rd666;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r688}, %rd666;
	}
	shf.r.wrap.b32 	%r689, %r688, %r687, 19;
	shf.r.wrap.b32 	%r690, %r687, %r688, 19;
	mov.b64 	%rd1064, {%r690, %r689};
	shf.l.wrap.b32 	%r691, %r687, %r688, 3;
	shf.l.wrap.b32 	%r692, %r688, %r687, 3;
	mov.b64 	%rd1065, {%r692, %r691};
	shr.u64 	%rd1066, %rd666, 6;
	xor.b64  	%rd1067, %rd1064, %rd1066;
	xor.b64  	%rd1068, %rd1067, %rd1065;
	shf.r.wrap.b32 	%r693, %r320, %r319, 1;
	shf.r.wrap.b32 	%r694, %r319, %r320, 1;
	mov.b64 	%rd1069, {%r694, %r693};
	shf.r.wrap.b32 	%r695, %r320, %r319, 8;
	shf.r.wrap.b32 	%r696, %r319, %r320, 8;
	mov.b64 	%rd1070, {%r696, %r695};
	shr.u64 	%rd1071, %rd542, 7;
	xor.b64  	%rd1072, %rd1069, %rd1071;
	xor.b64  	%rd1073, %rd1072, %rd1070;
	add.s64 	%rd1074, %rd631, %rd535;
	add.s64 	%rd1075, %rd1074, %rd1068;
	add.s64 	%rd1076, %rd1075, %rd1073;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r697,%dummy}, %rd679;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r698}, %rd679;
	}
	shf.r.wrap.b32 	%r699, %r698, %r697, 19;
	shf.r.wrap.b32 	%r700, %r697, %r698, 19;
	mov.b64 	%rd1077, {%r700, %r699};
	shf.l.wrap.b32 	%r701, %r697, %r698, 3;
	shf.l.wrap.b32 	%r702, %r698, %r697, 3;
	mov.b64 	%rd1078, {%r702, %r701};
	shr.u64 	%rd1079, %rd679, 6;
	xor.b64  	%rd1080, %rd1077, %rd1079;
	xor.b64  	%rd1081, %rd1080, %rd1078;
	shf.r.wrap.b32 	%r703, %r332, %r331, 1;
	shf.r.wrap.b32 	%r704, %r331, %r332, 1;
	mov.b64 	%rd1082, {%r704, %r703};
	shf.r.wrap.b32 	%r705, %r332, %r331, 8;
	shf.r.wrap.b32 	%r706, %r331, %r332, 8;
	mov.b64 	%rd1083, {%r706, %r705};
	shr.u64 	%rd1084, %rd554, 7;
	xor.b64  	%rd1085, %rd1082, %rd1084;
	xor.b64  	%rd1086, %rd1085, %rd1083;
	add.s64 	%rd1087, %rd638, %rd542;
	add.s64 	%rd1088, %rd1087, %rd1081;
	add.s64 	%rd1089, %rd1088, %rd1086;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r707,%dummy}, %rd1076;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r708}, %rd1076;
	}
	shf.r.wrap.b32 	%r709, %r708, %r707, 19;
	shf.r.wrap.b32 	%r710, %r707, %r708, 19;
	mov.b64 	%rd1090, {%r710, %r709};
	shf.l.wrap.b32 	%r711, %r707, %r708, 3;
	shf.l.wrap.b32 	%r712, %r708, %r707, 3;
	mov.b64 	%rd1091, {%r712, %r711};
	shr.u64 	%rd1092, %rd1076, 6;
	xor.b64  	%rd1093, %rd1090, %rd1092;
	xor.b64  	%rd1094, %rd1093, %rd1091;
	shf.r.wrap.b32 	%r713, %r344, %r343, 1;
	shf.r.wrap.b32 	%r714, %r343, %r344, 1;
	mov.b64 	%rd1095, {%r714, %r713};
	shf.r.wrap.b32 	%r715, %r344, %r343, 8;
	shf.r.wrap.b32 	%r716, %r343, %r344, 8;
	mov.b64 	%rd1096, {%r716, %r715};
	shr.u64 	%rd1097, %rd566, 7;
	xor.b64  	%rd1098, %rd1095, %rd1097;
	xor.b64  	%rd1099, %rd1098, %rd1096;
	add.s64 	%rd1100, %rd645, %rd554;
	add.s64 	%rd1101, %rd1100, %rd1094;
	add.s64 	%rd1102, %rd1101, %rd1099;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r717,%dummy}, %rd1089;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r718}, %rd1089;
	}
	shf.r.wrap.b32 	%r719, %r718, %r717, 19;
	shf.r.wrap.b32 	%r720, %r717, %r718, 19;
	mov.b64 	%rd1103, {%r720, %r719};
	shf.l.wrap.b32 	%r721, %r717, %r718, 3;
	shf.l.wrap.b32 	%r722, %r718, %r717, 3;
	mov.b64 	%rd1104, {%r722, %r721};
	shr.u64 	%rd1105, %rd1089, 6;
	xor.b64  	%rd1106, %rd1103, %rd1105;
	xor.b64  	%rd1107, %rd1106, %rd1104;
	shf.r.wrap.b32 	%r723, %r356, %r355, 1;
	shf.r.wrap.b32 	%r724, %r355, %r356, 1;
	mov.b64 	%rd1108, {%r724, %r723};
	shf.r.wrap.b32 	%r725, %r356, %r355, 8;
	shf.r.wrap.b32 	%r726, %r355, %r356, 8;
	mov.b64 	%rd1109, {%r726, %r725};
	shr.u64 	%rd1110, %rd578, 7;
	xor.b64  	%rd1111, %rd1108, %rd1110;
	xor.b64  	%rd1112, %rd1111, %rd1109;
	add.s64 	%rd1113, %rd652, %rd566;
	add.s64 	%rd1114, %rd1113, %rd1107;
	add.s64 	%rd1115, %rd1114, %rd1112;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r727,%dummy}, %rd1102;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r728}, %rd1102;
	}
	shf.r.wrap.b32 	%r729, %r728, %r727, 19;
	shf.r.wrap.b32 	%r730, %r727, %r728, 19;
	mov.b64 	%rd1116, {%r730, %r729};
	shf.l.wrap.b32 	%r731, %r727, %r728, 3;
	shf.l.wrap.b32 	%r732, %r728, %r727, 3;
	mov.b64 	%rd1117, {%r732, %r731};
	shr.u64 	%rd1118, %rd1102, 6;
	xor.b64  	%rd1119, %rd1116, %rd1118;
	xor.b64  	%rd1120, %rd1119, %rd1117;
	shf.r.wrap.b32 	%r733, %r368, %r367, 1;
	shf.r.wrap.b32 	%r734, %r367, %r368, 1;
	mov.b64 	%rd1121, {%r734, %r733};
	shf.r.wrap.b32 	%r735, %r368, %r367, 8;
	shf.r.wrap.b32 	%r736, %r367, %r368, 8;
	mov.b64 	%rd1122, {%r736, %r735};
	shr.u64 	%rd1123, %rd590, 7;
	xor.b64  	%rd1124, %rd1121, %rd1123;
	xor.b64  	%rd1125, %rd1124, %rd1122;
	add.s64 	%rd1126, %rd659, %rd578;
	add.s64 	%rd1127, %rd1126, %rd1120;
	add.s64 	%rd1128, %rd1127, %rd1125;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r737,%dummy}, %rd1115;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r738}, %rd1115;
	}
	shf.r.wrap.b32 	%r739, %r738, %r737, 19;
	shf.r.wrap.b32 	%r740, %r737, %r738, 19;
	mov.b64 	%rd1129, {%r740, %r739};
	shf.l.wrap.b32 	%r741, %r737, %r738, 3;
	shf.l.wrap.b32 	%r742, %r738, %r737, 3;
	mov.b64 	%rd1130, {%r742, %r741};
	shr.u64 	%rd1131, %rd1115, 6;
	xor.b64  	%rd1132, %rd1129, %rd1131;
	xor.b64  	%rd1133, %rd1132, %rd1130;
	shf.r.wrap.b32 	%r743, %r380, %r379, 1;
	shf.r.wrap.b32 	%r744, %r379, %r380, 1;
	mov.b64 	%rd1134, {%r744, %r743};
	shf.r.wrap.b32 	%r745, %r380, %r379, 8;
	shf.r.wrap.b32 	%r746, %r379, %r380, 8;
	mov.b64 	%rd1135, {%r746, %r745};
	shr.u64 	%rd1136, %rd603, 7;
	xor.b64  	%rd1137, %rd1134, %rd1136;
	xor.b64  	%rd1138, %rd1137, %rd1135;
	add.s64 	%rd1139, %rd666, %rd590;
	add.s64 	%rd1140, %rd1139, %rd1133;
	add.s64 	%rd1141, %rd1140, %rd1138;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r747,%dummy}, %rd1128;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r748}, %rd1128;
	}
	shf.r.wrap.b32 	%r749, %r748, %r747, 19;
	shf.r.wrap.b32 	%r750, %r747, %r748, 19;
	mov.b64 	%rd1142, {%r750, %r749};
	shf.l.wrap.b32 	%r751, %r747, %r748, 3;
	shf.l.wrap.b32 	%r752, %r748, %r747, 3;
	mov.b64 	%rd1143, {%r752, %r751};
	shr.u64 	%rd1144, %rd1128, 6;
	xor.b64  	%rd1145, %rd1142, %rd1144;
	xor.b64  	%rd1146, %rd1145, %rd1143;
	shf.r.wrap.b32 	%r753, %r386, %r385, 1;
	shf.r.wrap.b32 	%r754, %r385, %r386, 1;
	mov.b64 	%rd1147, {%r754, %r753};
	shf.r.wrap.b32 	%r755, %r386, %r385, 8;
	shf.r.wrap.b32 	%r756, %r385, %r386, 8;
	mov.b64 	%rd1148, {%r756, %r755};
	shr.u64 	%rd1149, %rd616, 7;
	xor.b64  	%rd1150, %rd1147, %rd1149;
	xor.b64  	%rd1151, %rd1150, %rd1148;
	add.s64 	%rd1152, %rd679, %rd603;
	add.s64 	%rd1153, %rd1152, %rd1146;
	add.s64 	%rd1154, %rd1153, %rd1151;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r757,%dummy}, %rd1141;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r758}, %rd1141;
	}
	shf.r.wrap.b32 	%r759, %r758, %r757, 19;
	shf.r.wrap.b32 	%r760, %r757, %r758, 19;
	mov.b64 	%rd1155, {%r760, %r759};
	shf.l.wrap.b32 	%r761, %r757, %r758, 3;
	shf.l.wrap.b32 	%r762, %r758, %r757, 3;
	mov.b64 	%rd1156, {%r762, %r761};
	shr.u64 	%rd1157, %rd1141, 6;
	xor.b64  	%rd1158, %rd1155, %rd1157;
	xor.b64  	%rd1159, %rd1158, %rd1156;
	shf.r.wrap.b32 	%r763, %r392, %r391, 1;
	shf.r.wrap.b32 	%r764, %r391, %r392, 1;
	mov.b64 	%rd1160, {%r764, %r763};
	shf.r.wrap.b32 	%r765, %r392, %r391, 8;
	shf.r.wrap.b32 	%r766, %r391, %r392, 8;
	mov.b64 	%rd1161, {%r766, %r765};
	shr.u64 	%rd1162, %rd624, 7;
	xor.b64  	%rd1163, %rd1160, %rd1162;
	xor.b64  	%rd1164, %rd1163, %rd1161;
	add.s64 	%rd1165, %rd1076, %rd616;
	add.s64 	%rd1166, %rd1165, %rd1159;
	add.s64 	%rd1167, %rd1166, %rd1164;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r767,%dummy}, %rd1154;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r768}, %rd1154;
	}
	shf.r.wrap.b32 	%r769, %r768, %r767, 19;
	shf.r.wrap.b32 	%r770, %r767, %r768, 19;
	mov.b64 	%rd1168, {%r770, %r769};
	shf.l.wrap.b32 	%r771, %r767, %r768, 3;
	shf.l.wrap.b32 	%r772, %r768, %r767, 3;
	mov.b64 	%rd1169, {%r772, %r771};
	shr.u64 	%rd1170, %rd1154, 6;
	xor.b64  	%rd1171, %rd1168, %rd1170;
	xor.b64  	%rd1172, %rd1171, %rd1169;
	shf.r.wrap.b32 	%r773, %r398, %r397, 1;
	shf.r.wrap.b32 	%r774, %r397, %r398, 1;
	mov.b64 	%rd1173, {%r774, %r773};
	shf.r.wrap.b32 	%r775, %r398, %r397, 8;
	shf.r.wrap.b32 	%r776, %r397, %r398, 8;
	mov.b64 	%rd1174, {%r776, %r775};
	shr.u64 	%rd1175, %rd631, 7;
	xor.b64  	%rd1176, %rd1173, %rd1175;
	xor.b64  	%rd1177, %rd1176, %rd1174;
	add.s64 	%rd1178, %rd1089, %rd624;
	add.s64 	%rd1179, %rd1178, %rd1172;
	add.s64 	%rd1180, %rd1179, %rd1177;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r777,%dummy}, %rd1167;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r778}, %rd1167;
	}
	shf.r.wrap.b32 	%r779, %r778, %r777, 19;
	shf.r.wrap.b32 	%r780, %r777, %r778, 19;
	mov.b64 	%rd1181, {%r780, %r779};
	shf.l.wrap.b32 	%r781, %r777, %r778, 3;
	shf.l.wrap.b32 	%r782, %r778, %r777, 3;
	mov.b64 	%rd1182, {%r782, %r781};
	shr.u64 	%rd1183, %rd1167, 6;
	xor.b64  	%rd1184, %rd1181, %rd1183;
	xor.b64  	%rd1185, %rd1184, %rd1182;
	shf.r.wrap.b32 	%r783, %r404, %r403, 1;
	shf.r.wrap.b32 	%r784, %r403, %r404, 1;
	mov.b64 	%rd1186, {%r784, %r783};
	shf.r.wrap.b32 	%r785, %r404, %r403, 8;
	shf.r.wrap.b32 	%r786, %r403, %r404, 8;
	mov.b64 	%rd1187, {%r786, %r785};
	shr.u64 	%rd1188, %rd638, 7;
	xor.b64  	%rd1189, %rd1186, %rd1188;
	xor.b64  	%rd1190, %rd1189, %rd1187;
	add.s64 	%rd1191, %rd1102, %rd631;
	add.s64 	%rd1192, %rd1191, %rd1185;
	add.s64 	%rd1193, %rd1192, %rd1190;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r787,%dummy}, %rd1180;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r788}, %rd1180;
	}
	shf.r.wrap.b32 	%r789, %r788, %r787, 19;
	shf.r.wrap.b32 	%r790, %r787, %r788, 19;
	mov.b64 	%rd1194, {%r790, %r789};
	shf.l.wrap.b32 	%r791, %r787, %r788, 3;
	shf.l.wrap.b32 	%r792, %r788, %r787, 3;
	mov.b64 	%rd1195, {%r792, %r791};
	shr.u64 	%rd1196, %rd1180, 6;
	xor.b64  	%rd1197, %rd1194, %rd1196;
	xor.b64  	%rd1198, %rd1197, %rd1195;
	shf.r.wrap.b32 	%r793, %r410, %r409, 1;
	shf.r.wrap.b32 	%r794, %r409, %r410, 1;
	mov.b64 	%rd1199, {%r794, %r793};
	shf.r.wrap.b32 	%r795, %r410, %r409, 8;
	shf.r.wrap.b32 	%r796, %r409, %r410, 8;
	mov.b64 	%rd1200, {%r796, %r795};
	shr.u64 	%rd1201, %rd645, 7;
	xor.b64  	%rd1202, %rd1199, %rd1201;
	xor.b64  	%rd1203, %rd1202, %rd1200;
	add.s64 	%rd1204, %rd1115, %rd638;
	add.s64 	%rd1205, %rd1204, %rd1198;
	add.s64 	%rd1206, %rd1205, %rd1203;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r797,%dummy}, %rd1193;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r798}, %rd1193;
	}
	shf.r.wrap.b32 	%r799, %r798, %r797, 19;
	shf.r.wrap.b32 	%r800, %r797, %r798, 19;
	mov.b64 	%rd1207, {%r800, %r799};
	shf.l.wrap.b32 	%r801, %r797, %r798, 3;
	shf.l.wrap.b32 	%r802, %r798, %r797, 3;
	mov.b64 	%rd1208, {%r802, %r801};
	shr.u64 	%rd1209, %rd1193, 6;
	xor.b64  	%rd1210, %rd1207, %rd1209;
	xor.b64  	%rd1211, %rd1210, %rd1208;
	shf.r.wrap.b32 	%r803, %r416, %r415, 1;
	shf.r.wrap.b32 	%r804, %r415, %r416, 1;
	mov.b64 	%rd1212, {%r804, %r803};
	shf.r.wrap.b32 	%r805, %r416, %r415, 8;
	shf.r.wrap.b32 	%r806, %r415, %r416, 8;
	mov.b64 	%rd1213, {%r806, %r805};
	shr.u64 	%rd1214, %rd652, 7;
	xor.b64  	%rd1215, %rd1212, %rd1214;
	xor.b64  	%rd1216, %rd1215, %rd1213;
	add.s64 	%rd1217, %rd1128, %rd645;
	add.s64 	%rd1218, %rd1217, %rd1211;
	add.s64 	%rd1219, %rd1218, %rd1216;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r807,%dummy}, %rd1206;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r808}, %rd1206;
	}
	shf.r.wrap.b32 	%r809, %r808, %r807, 19;
	shf.r.wrap.b32 	%r810, %r807, %r808, 19;
	mov.b64 	%rd1220, {%r810, %r809};
	shf.l.wrap.b32 	%r811, %r807, %r808, 3;
	shf.l.wrap.b32 	%r812, %r808, %r807, 3;
	mov.b64 	%rd1221, {%r812, %r811};
	shr.u64 	%rd1222, %rd1206, 6;
	xor.b64  	%rd1223, %rd1220, %rd1222;
	xor.b64  	%rd1224, %rd1223, %rd1221;
	shf.r.wrap.b32 	%r813, %r422, %r421, 1;
	shf.r.wrap.b32 	%r814, %r421, %r422, 1;
	mov.b64 	%rd1225, {%r814, %r813};
	shf.r.wrap.b32 	%r815, %r422, %r421, 8;
	shf.r.wrap.b32 	%r816, %r421, %r422, 8;
	mov.b64 	%rd1226, {%r816, %r815};
	shr.u64 	%rd1227, %rd659, 7;
	xor.b64  	%rd1228, %rd1225, %rd1227;
	xor.b64  	%rd1229, %rd1228, %rd1226;
	add.s64 	%rd1230, %rd1141, %rd652;
	add.s64 	%rd1231, %rd1230, %rd1224;
	add.s64 	%rd1232, %rd1231, %rd1229;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r817,%dummy}, %rd1219;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r818}, %rd1219;
	}
	shf.r.wrap.b32 	%r819, %r818, %r817, 19;
	shf.r.wrap.b32 	%r820, %r817, %r818, 19;
	mov.b64 	%rd1233, {%r820, %r819};
	shf.l.wrap.b32 	%r821, %r817, %r818, 3;
	shf.l.wrap.b32 	%r822, %r818, %r817, 3;
	mov.b64 	%rd1234, {%r822, %r821};
	shr.u64 	%rd1235, %rd1219, 6;
	xor.b64  	%rd1236, %rd1233, %rd1235;
	xor.b64  	%rd1237, %rd1236, %rd1234;
	shf.r.wrap.b32 	%r823, %r688, %r687, 1;
	shf.r.wrap.b32 	%r824, %r687, %r688, 1;
	mov.b64 	%rd1238, {%r824, %r823};
	shf.r.wrap.b32 	%r825, %r688, %r687, 8;
	shf.r.wrap.b32 	%r826, %r687, %r688, 8;
	mov.b64 	%rd1239, {%r826, %r825};
	shr.u64 	%rd1240, %rd666, 7;
	xor.b64  	%rd1241, %rd1238, %rd1240;
	xor.b64  	%rd1242, %rd1241, %rd1239;
	add.s64 	%rd1243, %rd1154, %rd659;
	add.s64 	%rd1244, %rd1243, %rd1237;
	add.s64 	%rd1245, %rd1244, %rd1242;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r827,%dummy}, %rd1232;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r828}, %rd1232;
	}
	shf.r.wrap.b32 	%r829, %r828, %r827, 19;
	shf.r.wrap.b32 	%r830, %r827, %r828, 19;
	mov.b64 	%rd1246, {%r830, %r829};
	shf.l.wrap.b32 	%r831, %r827, %r828, 3;
	shf.l.wrap.b32 	%r832, %r828, %r827, 3;
	mov.b64 	%rd1247, {%r832, %r831};
	shr.u64 	%rd1248, %rd1232, 6;
	xor.b64  	%rd1249, %rd1246, %rd1248;
	xor.b64  	%rd1250, %rd1249, %rd1247;
	shf.r.wrap.b32 	%r833, %r698, %r697, 1;
	shf.r.wrap.b32 	%r834, %r697, %r698, 1;
	mov.b64 	%rd1251, {%r834, %r833};
	shf.r.wrap.b32 	%r835, %r698, %r697, 8;
	shf.r.wrap.b32 	%r836, %r697, %r698, 8;
	mov.b64 	%rd1252, {%r836, %r835};
	shr.u64 	%rd1253, %rd679, 7;
	xor.b64  	%rd1254, %rd1251, %rd1253;
	xor.b64  	%rd1255, %rd1254, %rd1252;
	add.s64 	%rd1256, %rd1167, %rd666;
	add.s64 	%rd1257, %rd1256, %rd1250;
	add.s64 	%rd1258, %rd1257, %rd1255;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r837,%dummy}, %rd1245;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r838}, %rd1245;
	}
	shf.r.wrap.b32 	%r839, %r838, %r837, 19;
	shf.r.wrap.b32 	%r840, %r837, %r838, 19;
	mov.b64 	%rd1259, {%r840, %r839};
	shf.l.wrap.b32 	%r841, %r837, %r838, 3;
	shf.l.wrap.b32 	%r842, %r838, %r837, 3;
	mov.b64 	%rd1260, {%r842, %r841};
	shr.u64 	%rd1261, %rd1245, 6;
	xor.b64  	%rd1262, %rd1259, %rd1261;
	xor.b64  	%rd1263, %rd1262, %rd1260;
	shf.r.wrap.b32 	%r843, %r708, %r707, 1;
	shf.r.wrap.b32 	%r844, %r707, %r708, 1;
	mov.b64 	%rd1264, {%r844, %r843};
	shf.r.wrap.b32 	%r845, %r708, %r707, 8;
	shf.r.wrap.b32 	%r846, %r707, %r708, 8;
	mov.b64 	%rd1265, {%r846, %r845};
	shr.u64 	%rd1266, %rd1076, 7;
	xor.b64  	%rd1267, %rd1264, %rd1266;
	xor.b64  	%rd1268, %rd1267, %rd1265;
	add.s64 	%rd1269, %rd1180, %rd679;
	add.s64 	%rd1270, %rd1269, %rd1263;
	add.s64 	%rd1271, %rd1270, %rd1268;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r847,%dummy}, %rd1052;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r848}, %rd1052;
	}
	shf.r.wrap.b32 	%r849, %r848, %r847, 14;
	shf.r.wrap.b32 	%r850, %r847, %r848, 14;
	mov.b64 	%rd1272, {%r850, %r849};
	shf.r.wrap.b32 	%r851, %r848, %r847, 18;
	shf.r.wrap.b32 	%r852, %r847, %r848, 18;
	mov.b64 	%rd1273, {%r852, %r851};
	xor.b64  	%rd1274, %rd1273, %rd1272;
	shf.l.wrap.b32 	%r853, %r847, %r848, 23;
	shf.l.wrap.b32 	%r854, %r848, %r847, 23;
	mov.b64 	%rd1275, {%r854, %r853};
	xor.b64  	%rd1276, %rd1274, %rd1275;
	xor.b64  	%rd1277, %rd1028, %rd1004;
	and.b64  	%rd1278, %rd1277, %rd1052;
	xor.b64  	%rd1279, %rd1278, %rd1004;
	add.s64 	%rd1280, %rd1279, %rd980;
	add.s64 	%rd1281, %rd1280, %rd1076;
	add.s64 	%rd1282, %rd1281, %rd52;
	add.s64 	%rd1283, %rd1282, %rd1276;
	add.s64 	%rd1284, %rd1283, %rd991;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r855,%dummy}, %rd1063;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r856}, %rd1063;
	}
	shf.r.wrap.b32 	%r857, %r856, %r855, 28;
	shf.r.wrap.b32 	%r858, %r855, %r856, 28;
	mov.b64 	%rd1285, {%r858, %r857};
	shf.l.wrap.b32 	%r859, %r855, %r856, 30;
	shf.l.wrap.b32 	%r860, %r856, %r855, 30;
	mov.b64 	%rd1286, {%r860, %r859};
	xor.b64  	%rd1287, %rd1286, %rd1285;
	shf.l.wrap.b32 	%r861, %r855, %r856, 25;
	shf.l.wrap.b32 	%r862, %r856, %r855, 25;
	mov.b64 	%rd1288, {%r862, %r861};
	xor.b64  	%rd1289, %rd1287, %rd1288;
	xor.b64  	%rd1290, %rd1063, %rd1015;
	xor.b64  	%rd1291, %rd1063, %rd1039;
	and.b64  	%rd1292, %rd1291, %rd1290;
	xor.b64  	%rd1293, %rd1292, %rd1063;
	add.s64 	%rd1294, %rd1283, %rd1293;
	add.s64 	%rd1295, %rd1294, %rd1289;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r863,%dummy}, %rd1284;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r864}, %rd1284;
	}
	shf.r.wrap.b32 	%r865, %r864, %r863, 14;
	shf.r.wrap.b32 	%r866, %r863, %r864, 14;
	mov.b64 	%rd1296, {%r866, %r865};
	shf.r.wrap.b32 	%r867, %r864, %r863, 18;
	shf.r.wrap.b32 	%r868, %r863, %r864, 18;
	mov.b64 	%rd1297, {%r868, %r867};
	xor.b64  	%rd1298, %rd1297, %rd1296;
	shf.l.wrap.b32 	%r869, %r863, %r864, 23;
	shf.l.wrap.b32 	%r870, %r864, %r863, 23;
	mov.b64 	%rd1299, {%r870, %r869};
	xor.b64  	%rd1300, %rd1298, %rd1299;
	xor.b64  	%rd1301, %rd1052, %rd1028;
	and.b64  	%rd1302, %rd1284, %rd1301;
	xor.b64  	%rd1303, %rd1302, %rd1028;
	add.s64 	%rd1304, %rd1089, %rd1004;
	add.s64 	%rd1305, %rd1304, %rd53;
	add.s64 	%rd1306, %rd1305, %rd1303;
	add.s64 	%rd1307, %rd1306, %rd1300;
	add.s64 	%rd1308, %rd1307, %rd1015;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r871,%dummy}, %rd1295;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r872}, %rd1295;
	}
	shf.r.wrap.b32 	%r873, %r872, %r871, 28;
	shf.r.wrap.b32 	%r874, %r871, %r872, 28;
	mov.b64 	%rd1309, {%r874, %r873};
	shf.l.wrap.b32 	%r875, %r871, %r872, 30;
	shf.l.wrap.b32 	%r876, %r872, %r871, 30;
	mov.b64 	%rd1310, {%r876, %r875};
	xor.b64  	%rd1311, %rd1310, %rd1309;
	shf.l.wrap.b32 	%r877, %r871, %r872, 25;
	shf.l.wrap.b32 	%r878, %r872, %r871, 25;
	mov.b64 	%rd1312, {%r878, %r877};
	xor.b64  	%rd1313, %rd1311, %rd1312;
	xor.b64  	%rd1314, %rd1295, %rd1039;
	xor.b64  	%rd1315, %rd1295, %rd1063;
	and.b64  	%rd1316, %rd1315, %rd1314;
	xor.b64  	%rd1317, %rd1316, %rd1295;
	add.s64 	%rd1318, %rd1307, %rd1317;
	add.s64 	%rd1319, %rd1318, %rd1313;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r879,%dummy}, %rd1308;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r880}, %rd1308;
	}
	shf.r.wrap.b32 	%r881, %r880, %r879, 14;
	shf.r.wrap.b32 	%r882, %r879, %r880, 14;
	mov.b64 	%rd1320, {%r882, %r881};
	shf.r.wrap.b32 	%r883, %r880, %r879, 18;
	shf.r.wrap.b32 	%r884, %r879, %r880, 18;
	mov.b64 	%rd1321, {%r884, %r883};
	xor.b64  	%rd1322, %rd1321, %rd1320;
	shf.l.wrap.b32 	%r885, %r879, %r880, 23;
	shf.l.wrap.b32 	%r886, %r880, %r879, 23;
	mov.b64 	%rd1323, {%r886, %r885};
	xor.b64  	%rd1324, %rd1322, %rd1323;
	xor.b64  	%rd1325, %rd1284, %rd1052;
	and.b64  	%rd1326, %rd1308, %rd1325;
	xor.b64  	%rd1327, %rd1326, %rd1052;
	add.s64 	%rd1328, %rd1102, %rd1028;
	add.s64 	%rd1329, %rd1328, %rd54;
	add.s64 	%rd1330, %rd1329, %rd1327;
	add.s64 	%rd1331, %rd1330, %rd1324;
	add.s64 	%rd1332, %rd1331, %rd1039;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r887,%dummy}, %rd1319;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r888}, %rd1319;
	}
	shf.r.wrap.b32 	%r889, %r888, %r887, 28;
	shf.r.wrap.b32 	%r890, %r887, %r888, 28;
	mov.b64 	%rd1333, {%r890, %r889};
	shf.l.wrap.b32 	%r891, %r887, %r888, 30;
	shf.l.wrap.b32 	%r892, %r888, %r887, 30;
	mov.b64 	%rd1334, {%r892, %r891};
	xor.b64  	%rd1335, %rd1334, %rd1333;
	shf.l.wrap.b32 	%r893, %r887, %r888, 25;
	shf.l.wrap.b32 	%r894, %r888, %r887, 25;
	mov.b64 	%rd1336, {%r894, %r893};
	xor.b64  	%rd1337, %rd1335, %rd1336;
	xor.b64  	%rd1338, %rd1319, %rd1063;
	xor.b64  	%rd1339, %rd1319, %rd1295;
	and.b64  	%rd1340, %rd1339, %rd1338;
	xor.b64  	%rd1341, %rd1340, %rd1319;
	add.s64 	%rd1342, %rd1331, %rd1341;
	add.s64 	%rd1343, %rd1342, %rd1337;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r895,%dummy}, %rd1332;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r896}, %rd1332;
	}
	shf.r.wrap.b32 	%r897, %r896, %r895, 14;
	shf.r.wrap.b32 	%r898, %r895, %r896, 14;
	mov.b64 	%rd1344, {%r898, %r897};
	shf.r.wrap.b32 	%r899, %r896, %r895, 18;
	shf.r.wrap.b32 	%r900, %r895, %r896, 18;
	mov.b64 	%rd1345, {%r900, %r899};
	xor.b64  	%rd1346, %rd1345, %rd1344;
	shf.l.wrap.b32 	%r901, %r895, %r896, 23;
	shf.l.wrap.b32 	%r902, %r896, %r895, 23;
	mov.b64 	%rd1347, {%r902, %r901};
	xor.b64  	%rd1348, %rd1346, %rd1347;
	xor.b64  	%rd1349, %rd1308, %rd1284;
	and.b64  	%rd1350, %rd1332, %rd1349;
	xor.b64  	%rd1351, %rd1350, %rd1284;
	add.s64 	%rd1352, %rd1115, %rd1052;
	add.s64 	%rd1353, %rd1352, %rd55;
	add.s64 	%rd1354, %rd1353, %rd1351;
	add.s64 	%rd1355, %rd1354, %rd1348;
	add.s64 	%rd1356, %rd1355, %rd1063;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r903,%dummy}, %rd1343;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r904}, %rd1343;
	}
	shf.r.wrap.b32 	%r905, %r904, %r903, 28;
	shf.r.wrap.b32 	%r906, %r903, %r904, 28;
	mov.b64 	%rd1357, {%r906, %r905};
	shf.l.wrap.b32 	%r907, %r903, %r904, 30;
	shf.l.wrap.b32 	%r908, %r904, %r903, 30;
	mov.b64 	%rd1358, {%r908, %r907};
	xor.b64  	%rd1359, %rd1358, %rd1357;
	shf.l.wrap.b32 	%r909, %r903, %r904, 25;
	shf.l.wrap.b32 	%r910, %r904, %r903, 25;
	mov.b64 	%rd1360, {%r910, %r909};
	xor.b64  	%rd1361, %rd1359, %rd1360;
	xor.b64  	%rd1362, %rd1343, %rd1295;
	xor.b64  	%rd1363, %rd1343, %rd1319;
	and.b64  	%rd1364, %rd1363, %rd1362;
	xor.b64  	%rd1365, %rd1364, %rd1343;
	add.s64 	%rd1366, %rd1355, %rd1365;
	add.s64 	%rd1367, %rd1366, %rd1361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r911,%dummy}, %rd1356;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r912}, %rd1356;
	}
	shf.r.wrap.b32 	%r913, %r912, %r911, 14;
	shf.r.wrap.b32 	%r914, %r911, %r912, 14;
	mov.b64 	%rd1368, {%r914, %r913};
	shf.r.wrap.b32 	%r915, %r912, %r911, 18;
	shf.r.wrap.b32 	%r916, %r911, %r912, 18;
	mov.b64 	%rd1369, {%r916, %r915};
	xor.b64  	%rd1370, %rd1369, %rd1368;
	shf.l.wrap.b32 	%r917, %r911, %r912, 23;
	shf.l.wrap.b32 	%r918, %r912, %r911, 23;
	mov.b64 	%rd1371, {%r918, %r917};
	xor.b64  	%rd1372, %rd1370, %rd1371;
	xor.b64  	%rd1373, %rd1332, %rd1308;
	and.b64  	%rd1374, %rd1356, %rd1373;
	xor.b64  	%rd1375, %rd1374, %rd1308;
	add.s64 	%rd1376, %rd1284, %rd1128;
	add.s64 	%rd1377, %rd1376, %rd56;
	add.s64 	%rd1378, %rd1377, %rd1375;
	add.s64 	%rd1379, %rd1378, %rd1372;
	add.s64 	%rd1380, %rd1379, %rd1295;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r919,%dummy}, %rd1367;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r920}, %rd1367;
	}
	shf.r.wrap.b32 	%r921, %r920, %r919, 28;
	shf.r.wrap.b32 	%r922, %r919, %r920, 28;
	mov.b64 	%rd1381, {%r922, %r921};
	shf.l.wrap.b32 	%r923, %r919, %r920, 30;
	shf.l.wrap.b32 	%r924, %r920, %r919, 30;
	mov.b64 	%rd1382, {%r924, %r923};
	xor.b64  	%rd1383, %rd1382, %rd1381;
	shf.l.wrap.b32 	%r925, %r919, %r920, 25;
	shf.l.wrap.b32 	%r926, %r920, %r919, 25;
	mov.b64 	%rd1384, {%r926, %r925};
	xor.b64  	%rd1385, %rd1383, %rd1384;
	xor.b64  	%rd1386, %rd1367, %rd1319;
	xor.b64  	%rd1387, %rd1367, %rd1343;
	and.b64  	%rd1388, %rd1387, %rd1386;
	xor.b64  	%rd1389, %rd1388, %rd1367;
	add.s64 	%rd1390, %rd1379, %rd1389;
	add.s64 	%rd1391, %rd1390, %rd1385;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r927,%dummy}, %rd1380;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r928}, %rd1380;
	}
	shf.r.wrap.b32 	%r929, %r928, %r927, 14;
	shf.r.wrap.b32 	%r930, %r927, %r928, 14;
	mov.b64 	%rd1392, {%r930, %r929};
	shf.r.wrap.b32 	%r931, %r928, %r927, 18;
	shf.r.wrap.b32 	%r932, %r927, %r928, 18;
	mov.b64 	%rd1393, {%r932, %r931};
	xor.b64  	%rd1394, %rd1393, %rd1392;
	shf.l.wrap.b32 	%r933, %r927, %r928, 23;
	shf.l.wrap.b32 	%r934, %r928, %r927, 23;
	mov.b64 	%rd1395, {%r934, %r933};
	xor.b64  	%rd1396, %rd1394, %rd1395;
	xor.b64  	%rd1397, %rd1356, %rd1332;
	and.b64  	%rd1398, %rd1380, %rd1397;
	xor.b64  	%rd1399, %rd1398, %rd1332;
	add.s64 	%rd1400, %rd1308, %rd1141;
	add.s64 	%rd1401, %rd1400, %rd57;
	add.s64 	%rd1402, %rd1401, %rd1399;
	add.s64 	%rd1403, %rd1402, %rd1396;
	add.s64 	%rd1404, %rd1403, %rd1319;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r935,%dummy}, %rd1391;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r936}, %rd1391;
	}
	shf.r.wrap.b32 	%r937, %r936, %r935, 28;
	shf.r.wrap.b32 	%r938, %r935, %r936, 28;
	mov.b64 	%rd1405, {%r938, %r937};
	shf.l.wrap.b32 	%r939, %r935, %r936, 30;
	shf.l.wrap.b32 	%r940, %r936, %r935, 30;
	mov.b64 	%rd1406, {%r940, %r939};
	xor.b64  	%rd1407, %rd1406, %rd1405;
	shf.l.wrap.b32 	%r941, %r935, %r936, 25;
	shf.l.wrap.b32 	%r942, %r936, %r935, 25;
	mov.b64 	%rd1408, {%r942, %r941};
	xor.b64  	%rd1409, %rd1407, %rd1408;
	xor.b64  	%rd1410, %rd1391, %rd1343;
	xor.b64  	%rd1411, %rd1391, %rd1367;
	and.b64  	%rd1412, %rd1411, %rd1410;
	xor.b64  	%rd1413, %rd1412, %rd1391;
	add.s64 	%rd1414, %rd1403, %rd1413;
	add.s64 	%rd1415, %rd1414, %rd1409;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r943,%dummy}, %rd1404;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r944}, %rd1404;
	}
	shf.r.wrap.b32 	%r945, %r944, %r943, 14;
	shf.r.wrap.b32 	%r946, %r943, %r944, 14;
	mov.b64 	%rd1416, {%r946, %r945};
	shf.r.wrap.b32 	%r947, %r944, %r943, 18;
	shf.r.wrap.b32 	%r948, %r943, %r944, 18;
	mov.b64 	%rd1417, {%r948, %r947};
	xor.b64  	%rd1418, %rd1417, %rd1416;
	shf.l.wrap.b32 	%r949, %r943, %r944, 23;
	shf.l.wrap.b32 	%r950, %r944, %r943, 23;
	mov.b64 	%rd1419, {%r950, %r949};
	xor.b64  	%rd1420, %rd1418, %rd1419;
	xor.b64  	%rd1421, %rd1380, %rd1356;
	and.b64  	%rd1422, %rd1404, %rd1421;
	xor.b64  	%rd1423, %rd1422, %rd1356;
	add.s64 	%rd1424, %rd1332, %rd1154;
	add.s64 	%rd1425, %rd1424, %rd58;
	add.s64 	%rd1426, %rd1425, %rd1423;
	add.s64 	%rd1427, %rd1426, %rd1420;
	add.s64 	%rd1428, %rd1427, %rd1343;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r951,%dummy}, %rd1415;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r952}, %rd1415;
	}
	shf.r.wrap.b32 	%r953, %r952, %r951, 28;
	shf.r.wrap.b32 	%r954, %r951, %r952, 28;
	mov.b64 	%rd1429, {%r954, %r953};
	shf.l.wrap.b32 	%r955, %r951, %r952, 30;
	shf.l.wrap.b32 	%r956, %r952, %r951, 30;
	mov.b64 	%rd1430, {%r956, %r955};
	xor.b64  	%rd1431, %rd1430, %rd1429;
	shf.l.wrap.b32 	%r957, %r951, %r952, 25;
	shf.l.wrap.b32 	%r958, %r952, %r951, 25;
	mov.b64 	%rd1432, {%r958, %r957};
	xor.b64  	%rd1433, %rd1431, %rd1432;
	xor.b64  	%rd1434, %rd1415, %rd1367;
	xor.b64  	%rd1435, %rd1415, %rd1391;
	and.b64  	%rd1436, %rd1435, %rd1434;
	xor.b64  	%rd1437, %rd1436, %rd1415;
	add.s64 	%rd1438, %rd1427, %rd1437;
	add.s64 	%rd1439, %rd1438, %rd1433;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r959,%dummy}, %rd1428;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r960}, %rd1428;
	}
	shf.r.wrap.b32 	%r961, %r960, %r959, 14;
	shf.r.wrap.b32 	%r962, %r959, %r960, 14;
	mov.b64 	%rd1440, {%r962, %r961};
	shf.r.wrap.b32 	%r963, %r960, %r959, 18;
	shf.r.wrap.b32 	%r964, %r959, %r960, 18;
	mov.b64 	%rd1441, {%r964, %r963};
	xor.b64  	%rd1442, %rd1441, %rd1440;
	shf.l.wrap.b32 	%r965, %r959, %r960, 23;
	shf.l.wrap.b32 	%r966, %r960, %r959, 23;
	mov.b64 	%rd1443, {%r966, %r965};
	xor.b64  	%rd1444, %rd1442, %rd1443;
	xor.b64  	%rd1445, %rd1404, %rd1380;
	and.b64  	%rd1446, %rd1428, %rd1445;
	xor.b64  	%rd1447, %rd1446, %rd1380;
	add.s64 	%rd1448, %rd1356, %rd1167;
	add.s64 	%rd1449, %rd1448, %rd59;
	add.s64 	%rd1450, %rd1449, %rd1447;
	add.s64 	%rd1451, %rd1450, %rd1444;
	add.s64 	%rd1452, %rd1451, %rd1367;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r967,%dummy}, %rd1439;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r968}, %rd1439;
	}
	shf.r.wrap.b32 	%r969, %r968, %r967, 28;
	shf.r.wrap.b32 	%r970, %r967, %r968, 28;
	mov.b64 	%rd1453, {%r970, %r969};
	shf.l.wrap.b32 	%r971, %r967, %r968, 30;
	shf.l.wrap.b32 	%r972, %r968, %r967, 30;
	mov.b64 	%rd1454, {%r972, %r971};
	xor.b64  	%rd1455, %rd1454, %rd1453;
	shf.l.wrap.b32 	%r973, %r967, %r968, 25;
	shf.l.wrap.b32 	%r974, %r968, %r967, 25;
	mov.b64 	%rd1456, {%r974, %r973};
	xor.b64  	%rd1457, %rd1455, %rd1456;
	xor.b64  	%rd1458, %rd1439, %rd1391;
	xor.b64  	%rd1459, %rd1439, %rd1415;
	and.b64  	%rd1460, %rd1459, %rd1458;
	xor.b64  	%rd1461, %rd1460, %rd1439;
	add.s64 	%rd1462, %rd1451, %rd1461;
	add.s64 	%rd1463, %rd1462, %rd1457;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r975,%dummy}, %rd1452;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r976}, %rd1452;
	}
	shf.r.wrap.b32 	%r977, %r976, %r975, 14;
	shf.r.wrap.b32 	%r978, %r975, %r976, 14;
	mov.b64 	%rd1464, {%r978, %r977};
	shf.r.wrap.b32 	%r979, %r976, %r975, 18;
	shf.r.wrap.b32 	%r980, %r975, %r976, 18;
	mov.b64 	%rd1465, {%r980, %r979};
	xor.b64  	%rd1466, %rd1465, %rd1464;
	shf.l.wrap.b32 	%r981, %r975, %r976, 23;
	shf.l.wrap.b32 	%r982, %r976, %r975, 23;
	mov.b64 	%rd1467, {%r982, %r981};
	xor.b64  	%rd1468, %rd1466, %rd1467;
	xor.b64  	%rd1469, %rd1428, %rd1404;
	and.b64  	%rd1470, %rd1452, %rd1469;
	xor.b64  	%rd1471, %rd1470, %rd1404;
	add.s64 	%rd1472, %rd1380, %rd1180;
	add.s64 	%rd1473, %rd1472, %rd60;
	add.s64 	%rd1474, %rd1473, %rd1471;
	add.s64 	%rd1475, %rd1474, %rd1468;
	add.s64 	%rd1476, %rd1475, %rd1391;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r983,%dummy}, %rd1463;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r984}, %rd1463;
	}
	shf.r.wrap.b32 	%r985, %r984, %r983, 28;
	shf.r.wrap.b32 	%r986, %r983, %r984, 28;
	mov.b64 	%rd1477, {%r986, %r985};
	shf.l.wrap.b32 	%r987, %r983, %r984, 30;
	shf.l.wrap.b32 	%r988, %r984, %r983, 30;
	mov.b64 	%rd1478, {%r988, %r987};
	xor.b64  	%rd1479, %rd1478, %rd1477;
	shf.l.wrap.b32 	%r989, %r983, %r984, 25;
	shf.l.wrap.b32 	%r990, %r984, %r983, 25;
	mov.b64 	%rd1480, {%r990, %r989};
	xor.b64  	%rd1481, %rd1479, %rd1480;
	xor.b64  	%rd1482, %rd1463, %rd1415;
	xor.b64  	%rd1483, %rd1463, %rd1439;
	and.b64  	%rd1484, %rd1483, %rd1482;
	xor.b64  	%rd1485, %rd1484, %rd1463;
	add.s64 	%rd1486, %rd1475, %rd1485;
	add.s64 	%rd1487, %rd1486, %rd1481;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r991,%dummy}, %rd1476;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r992}, %rd1476;
	}
	shf.r.wrap.b32 	%r993, %r992, %r991, 14;
	shf.r.wrap.b32 	%r994, %r991, %r992, 14;
	mov.b64 	%rd1488, {%r994, %r993};
	shf.r.wrap.b32 	%r995, %r992, %r991, 18;
	shf.r.wrap.b32 	%r996, %r991, %r992, 18;
	mov.b64 	%rd1489, {%r996, %r995};
	xor.b64  	%rd1490, %rd1489, %rd1488;
	shf.l.wrap.b32 	%r997, %r991, %r992, 23;
	shf.l.wrap.b32 	%r998, %r992, %r991, 23;
	mov.b64 	%rd1491, {%r998, %r997};
	xor.b64  	%rd1492, %rd1490, %rd1491;
	xor.b64  	%rd1493, %rd1452, %rd1428;
	and.b64  	%rd1494, %rd1476, %rd1493;
	xor.b64  	%rd1495, %rd1494, %rd1428;
	add.s64 	%rd1496, %rd1404, %rd1193;
	add.s64 	%rd1497, %rd1496, %rd61;
	add.s64 	%rd1498, %rd1497, %rd1495;
	add.s64 	%rd1499, %rd1498, %rd1492;
	add.s64 	%rd1500, %rd1499, %rd1415;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r999,%dummy}, %rd1487;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1000}, %rd1487;
	}
	shf.r.wrap.b32 	%r1001, %r1000, %r999, 28;
	shf.r.wrap.b32 	%r1002, %r999, %r1000, 28;
	mov.b64 	%rd1501, {%r1002, %r1001};
	shf.l.wrap.b32 	%r1003, %r999, %r1000, 30;
	shf.l.wrap.b32 	%r1004, %r1000, %r999, 30;
	mov.b64 	%rd1502, {%r1004, %r1003};
	xor.b64  	%rd1503, %rd1502, %rd1501;
	shf.l.wrap.b32 	%r1005, %r999, %r1000, 25;
	shf.l.wrap.b32 	%r1006, %r1000, %r999, 25;
	mov.b64 	%rd1504, {%r1006, %r1005};
	xor.b64  	%rd1505, %rd1503, %rd1504;
	xor.b64  	%rd1506, %rd1487, %rd1439;
	xor.b64  	%rd1507, %rd1487, %rd1463;
	and.b64  	%rd1508, %rd1507, %rd1506;
	xor.b64  	%rd1509, %rd1508, %rd1487;
	add.s64 	%rd1510, %rd1499, %rd1509;
	add.s64 	%rd1511, %rd1510, %rd1505;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1007,%dummy}, %rd1500;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1008}, %rd1500;
	}
	shf.r.wrap.b32 	%r1009, %r1008, %r1007, 14;
	shf.r.wrap.b32 	%r1010, %r1007, %r1008, 14;
	mov.b64 	%rd1512, {%r1010, %r1009};
	shf.r.wrap.b32 	%r1011, %r1008, %r1007, 18;
	shf.r.wrap.b32 	%r1012, %r1007, %r1008, 18;
	mov.b64 	%rd1513, {%r1012, %r1011};
	xor.b64  	%rd1514, %rd1513, %rd1512;
	shf.l.wrap.b32 	%r1013, %r1007, %r1008, 23;
	shf.l.wrap.b32 	%r1014, %r1008, %r1007, 23;
	mov.b64 	%rd1515, {%r1014, %r1013};
	xor.b64  	%rd1516, %rd1514, %rd1515;
	xor.b64  	%rd1517, %rd1476, %rd1452;
	and.b64  	%rd1518, %rd1500, %rd1517;
	xor.b64  	%rd1519, %rd1518, %rd1452;
	add.s64 	%rd1520, %rd1428, %rd1206;
	add.s64 	%rd1521, %rd1520, %rd62;
	add.s64 	%rd1522, %rd1521, %rd1519;
	add.s64 	%rd1523, %rd1522, %rd1516;
	add.s64 	%rd1524, %rd1523, %rd1439;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1015,%dummy}, %rd1511;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1016}, %rd1511;
	}
	shf.r.wrap.b32 	%r1017, %r1016, %r1015, 28;
	shf.r.wrap.b32 	%r1018, %r1015, %r1016, 28;
	mov.b64 	%rd1525, {%r1018, %r1017};
	shf.l.wrap.b32 	%r1019, %r1015, %r1016, 30;
	shf.l.wrap.b32 	%r1020, %r1016, %r1015, 30;
	mov.b64 	%rd1526, {%r1020, %r1019};
	xor.b64  	%rd1527, %rd1526, %rd1525;
	shf.l.wrap.b32 	%r1021, %r1015, %r1016, 25;
	shf.l.wrap.b32 	%r1022, %r1016, %r1015, 25;
	mov.b64 	%rd1528, {%r1022, %r1021};
	xor.b64  	%rd1529, %rd1527, %rd1528;
	xor.b64  	%rd1530, %rd1511, %rd1463;
	xor.b64  	%rd1531, %rd1511, %rd1487;
	and.b64  	%rd1532, %rd1531, %rd1530;
	xor.b64  	%rd1533, %rd1532, %rd1511;
	add.s64 	%rd1534, %rd1523, %rd1533;
	add.s64 	%rd1535, %rd1534, %rd1529;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1023,%dummy}, %rd1524;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1024}, %rd1524;
	}
	shf.r.wrap.b32 	%r1025, %r1024, %r1023, 14;
	shf.r.wrap.b32 	%r1026, %r1023, %r1024, 14;
	mov.b64 	%rd1536, {%r1026, %r1025};
	shf.r.wrap.b32 	%r1027, %r1024, %r1023, 18;
	shf.r.wrap.b32 	%r1028, %r1023, %r1024, 18;
	mov.b64 	%rd1537, {%r1028, %r1027};
	xor.b64  	%rd1538, %rd1537, %rd1536;
	shf.l.wrap.b32 	%r1029, %r1023, %r1024, 23;
	shf.l.wrap.b32 	%r1030, %r1024, %r1023, 23;
	mov.b64 	%rd1539, {%r1030, %r1029};
	xor.b64  	%rd1540, %rd1538, %rd1539;
	xor.b64  	%rd1541, %rd1500, %rd1476;
	and.b64  	%rd1542, %rd1524, %rd1541;
	xor.b64  	%rd1543, %rd1542, %rd1476;
	add.s64 	%rd1544, %rd1452, %rd1219;
	add.s64 	%rd1545, %rd1544, %rd63;
	add.s64 	%rd1546, %rd1545, %rd1543;
	add.s64 	%rd1547, %rd1546, %rd1540;
	add.s64 	%rd1548, %rd1547, %rd1463;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1031,%dummy}, %rd1535;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1032}, %rd1535;
	}
	shf.r.wrap.b32 	%r1033, %r1032, %r1031, 28;
	shf.r.wrap.b32 	%r1034, %r1031, %r1032, 28;
	mov.b64 	%rd1549, {%r1034, %r1033};
	shf.l.wrap.b32 	%r1035, %r1031, %r1032, 30;
	shf.l.wrap.b32 	%r1036, %r1032, %r1031, 30;
	mov.b64 	%rd1550, {%r1036, %r1035};
	xor.b64  	%rd1551, %rd1550, %rd1549;
	shf.l.wrap.b32 	%r1037, %r1031, %r1032, 25;
	shf.l.wrap.b32 	%r1038, %r1032, %r1031, 25;
	mov.b64 	%rd1552, {%r1038, %r1037};
	xor.b64  	%rd1553, %rd1551, %rd1552;
	xor.b64  	%rd1554, %rd1535, %rd1487;
	xor.b64  	%rd1555, %rd1535, %rd1511;
	and.b64  	%rd1556, %rd1555, %rd1554;
	xor.b64  	%rd1557, %rd1556, %rd1535;
	add.s64 	%rd1558, %rd1547, %rd1557;
	add.s64 	%rd1559, %rd1558, %rd1553;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1039,%dummy}, %rd1548;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1040}, %rd1548;
	}
	shf.r.wrap.b32 	%r1041, %r1040, %r1039, 14;
	shf.r.wrap.b32 	%r1042, %r1039, %r1040, 14;
	mov.b64 	%rd1560, {%r1042, %r1041};
	shf.r.wrap.b32 	%r1043, %r1040, %r1039, 18;
	shf.r.wrap.b32 	%r1044, %r1039, %r1040, 18;
	mov.b64 	%rd1561, {%r1044, %r1043};
	xor.b64  	%rd1562, %rd1561, %rd1560;
	shf.l.wrap.b32 	%r1045, %r1039, %r1040, 23;
	shf.l.wrap.b32 	%r1046, %r1040, %r1039, 23;
	mov.b64 	%rd1563, {%r1046, %r1045};
	xor.b64  	%rd1564, %rd1562, %rd1563;
	xor.b64  	%rd1565, %rd1524, %rd1500;
	and.b64  	%rd1566, %rd1548, %rd1565;
	xor.b64  	%rd1567, %rd1566, %rd1500;
	add.s64 	%rd1568, %rd1476, %rd1232;
	add.s64 	%rd1569, %rd1568, %rd64;
	add.s64 	%rd1570, %rd1569, %rd1567;
	add.s64 	%rd1571, %rd1570, %rd1564;
	add.s64 	%rd1572, %rd1571, %rd1487;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1047,%dummy}, %rd1559;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1048}, %rd1559;
	}
	shf.r.wrap.b32 	%r1049, %r1048, %r1047, 28;
	shf.r.wrap.b32 	%r1050, %r1047, %r1048, 28;
	mov.b64 	%rd1573, {%r1050, %r1049};
	shf.l.wrap.b32 	%r1051, %r1047, %r1048, 30;
	shf.l.wrap.b32 	%r1052, %r1048, %r1047, 30;
	mov.b64 	%rd1574, {%r1052, %r1051};
	xor.b64  	%rd1575, %rd1574, %rd1573;
	shf.l.wrap.b32 	%r1053, %r1047, %r1048, 25;
	shf.l.wrap.b32 	%r1054, %r1048, %r1047, 25;
	mov.b64 	%rd1576, {%r1054, %r1053};
	xor.b64  	%rd1577, %rd1575, %rd1576;
	xor.b64  	%rd1578, %rd1559, %rd1511;
	xor.b64  	%rd1579, %rd1559, %rd1535;
	and.b64  	%rd1580, %rd1579, %rd1578;
	xor.b64  	%rd1581, %rd1580, %rd1559;
	add.s64 	%rd1582, %rd1571, %rd1581;
	add.s64 	%rd1583, %rd1582, %rd1577;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1055,%dummy}, %rd1572;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1056}, %rd1572;
	}
	shf.r.wrap.b32 	%r1057, %r1056, %r1055, 14;
	shf.r.wrap.b32 	%r1058, %r1055, %r1056, 14;
	mov.b64 	%rd1584, {%r1058, %r1057};
	shf.r.wrap.b32 	%r1059, %r1056, %r1055, 18;
	shf.r.wrap.b32 	%r1060, %r1055, %r1056, 18;
	mov.b64 	%rd1585, {%r1060, %r1059};
	xor.b64  	%rd1586, %rd1585, %rd1584;
	shf.l.wrap.b32 	%r1061, %r1055, %r1056, 23;
	shf.l.wrap.b32 	%r1062, %r1056, %r1055, 23;
	mov.b64 	%rd1587, {%r1062, %r1061};
	xor.b64  	%rd1588, %rd1586, %rd1587;
	xor.b64  	%rd1589, %rd1548, %rd1524;
	and.b64  	%rd1590, %rd1572, %rd1589;
	xor.b64  	%rd1591, %rd1590, %rd1524;
	add.s64 	%rd1592, %rd1500, %rd1245;
	add.s64 	%rd1593, %rd1592, %rd65;
	add.s64 	%rd1594, %rd1593, %rd1591;
	add.s64 	%rd1595, %rd1594, %rd1588;
	add.s64 	%rd1596, %rd1595, %rd1511;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1063,%dummy}, %rd1583;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1064}, %rd1583;
	}
	shf.r.wrap.b32 	%r1065, %r1064, %r1063, 28;
	shf.r.wrap.b32 	%r1066, %r1063, %r1064, 28;
	mov.b64 	%rd1597, {%r1066, %r1065};
	shf.l.wrap.b32 	%r1067, %r1063, %r1064, 30;
	shf.l.wrap.b32 	%r1068, %r1064, %r1063, 30;
	mov.b64 	%rd1598, {%r1068, %r1067};
	xor.b64  	%rd1599, %rd1598, %rd1597;
	shf.l.wrap.b32 	%r1069, %r1063, %r1064, 25;
	shf.l.wrap.b32 	%r1070, %r1064, %r1063, 25;
	mov.b64 	%rd1600, {%r1070, %r1069};
	xor.b64  	%rd1601, %rd1599, %rd1600;
	xor.b64  	%rd1602, %rd1583, %rd1535;
	xor.b64  	%rd1603, %rd1583, %rd1559;
	and.b64  	%rd1604, %rd1603, %rd1602;
	xor.b64  	%rd1605, %rd1604, %rd1583;
	add.s64 	%rd1606, %rd1595, %rd1605;
	add.s64 	%rd1607, %rd1606, %rd1601;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1071,%dummy}, %rd1596;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1072}, %rd1596;
	}
	shf.r.wrap.b32 	%r1073, %r1072, %r1071, 14;
	shf.r.wrap.b32 	%r1074, %r1071, %r1072, 14;
	mov.b64 	%rd1608, {%r1074, %r1073};
	shf.r.wrap.b32 	%r1075, %r1072, %r1071, 18;
	shf.r.wrap.b32 	%r1076, %r1071, %r1072, 18;
	mov.b64 	%rd1609, {%r1076, %r1075};
	xor.b64  	%rd1610, %rd1609, %rd1608;
	shf.l.wrap.b32 	%r1077, %r1071, %r1072, 23;
	shf.l.wrap.b32 	%r1078, %r1072, %r1071, 23;
	mov.b64 	%rd1611, {%r1078, %r1077};
	xor.b64  	%rd1612, %rd1610, %rd1611;
	xor.b64  	%rd1613, %rd1572, %rd1548;
	and.b64  	%rd1614, %rd1596, %rd1613;
	xor.b64  	%rd1615, %rd1614, %rd1548;
	add.s64 	%rd1616, %rd1524, %rd1258;
	add.s64 	%rd1617, %rd1616, %rd66;
	add.s64 	%rd1618, %rd1617, %rd1615;
	add.s64 	%rd1619, %rd1618, %rd1612;
	add.s64 	%rd1620, %rd1619, %rd1535;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1079,%dummy}, %rd1607;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1080}, %rd1607;
	}
	shf.r.wrap.b32 	%r1081, %r1080, %r1079, 28;
	shf.r.wrap.b32 	%r1082, %r1079, %r1080, 28;
	mov.b64 	%rd1621, {%r1082, %r1081};
	shf.l.wrap.b32 	%r1083, %r1079, %r1080, 30;
	shf.l.wrap.b32 	%r1084, %r1080, %r1079, 30;
	mov.b64 	%rd1622, {%r1084, %r1083};
	xor.b64  	%rd1623, %rd1622, %rd1621;
	shf.l.wrap.b32 	%r1085, %r1079, %r1080, 25;
	shf.l.wrap.b32 	%r1086, %r1080, %r1079, 25;
	mov.b64 	%rd1624, {%r1086, %r1085};
	xor.b64  	%rd1625, %rd1623, %rd1624;
	xor.b64  	%rd1626, %rd1607, %rd1559;
	xor.b64  	%rd1627, %rd1607, %rd1583;
	and.b64  	%rd1628, %rd1627, %rd1626;
	xor.b64  	%rd1629, %rd1628, %rd1607;
	add.s64 	%rd1630, %rd1619, %rd1629;
	add.s64 	%rd1631, %rd1630, %rd1625;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1087,%dummy}, %rd1620;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1088}, %rd1620;
	}
	shf.r.wrap.b32 	%r1089, %r1088, %r1087, 14;
	shf.r.wrap.b32 	%r1090, %r1087, %r1088, 14;
	mov.b64 	%rd1632, {%r1090, %r1089};
	shf.r.wrap.b32 	%r1091, %r1088, %r1087, 18;
	shf.r.wrap.b32 	%r1092, %r1087, %r1088, 18;
	mov.b64 	%rd1633, {%r1092, %r1091};
	xor.b64  	%rd1634, %rd1633, %rd1632;
	shf.l.wrap.b32 	%r1093, %r1087, %r1088, 23;
	shf.l.wrap.b32 	%r1094, %r1088, %r1087, 23;
	mov.b64 	%rd1635, {%r1094, %r1093};
	xor.b64  	%rd1636, %rd1634, %rd1635;
	xor.b64  	%rd1637, %rd1596, %rd1572;
	and.b64  	%rd1638, %rd1620, %rd1637;
	xor.b64  	%rd1639, %rd1638, %rd1572;
	add.s64 	%rd1640, %rd1548, %rd1271;
	add.s64 	%rd1641, %rd1640, %rd67;
	add.s64 	%rd1642, %rd1641, %rd1639;
	add.s64 	%rd1643, %rd1642, %rd1636;
	add.s64 	%rd1644, %rd1643, %rd1559;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1095,%dummy}, %rd1631;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1096}, %rd1631;
	}
	shf.r.wrap.b32 	%r1097, %r1096, %r1095, 28;
	shf.r.wrap.b32 	%r1098, %r1095, %r1096, 28;
	mov.b64 	%rd1645, {%r1098, %r1097};
	shf.l.wrap.b32 	%r1099, %r1095, %r1096, 30;
	shf.l.wrap.b32 	%r1100, %r1096, %r1095, 30;
	mov.b64 	%rd1646, {%r1100, %r1099};
	xor.b64  	%rd1647, %rd1646, %rd1645;
	shf.l.wrap.b32 	%r1101, %r1095, %r1096, 25;
	shf.l.wrap.b32 	%r1102, %r1096, %r1095, 25;
	mov.b64 	%rd1648, {%r1102, %r1101};
	xor.b64  	%rd1649, %rd1647, %rd1648;
	xor.b64  	%rd1650, %rd1631, %rd1583;
	xor.b64  	%rd1651, %rd1631, %rd1607;
	and.b64  	%rd1652, %rd1651, %rd1650;
	xor.b64  	%rd1653, %rd1652, %rd1631;
	add.s64 	%rd1654, %rd1643, %rd1653;
	add.s64 	%rd1655, %rd1654, %rd1649;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1103,%dummy}, %rd1258;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1104}, %rd1258;
	}
	shf.r.wrap.b32 	%r1105, %r1104, %r1103, 19;
	shf.r.wrap.b32 	%r1106, %r1103, %r1104, 19;
	mov.b64 	%rd1656, {%r1106, %r1105};
	shf.l.wrap.b32 	%r1107, %r1103, %r1104, 3;
	shf.l.wrap.b32 	%r1108, %r1104, %r1103, 3;
	mov.b64 	%rd1657, {%r1108, %r1107};
	shr.u64 	%rd1658, %rd1258, 6;
	xor.b64  	%rd1659, %rd1656, %rd1658;
	xor.b64  	%rd1660, %rd1659, %rd1657;
	shf.r.wrap.b32 	%r1109, %r718, %r717, 1;
	shf.r.wrap.b32 	%r1110, %r717, %r718, 1;
	mov.b64 	%rd1661, {%r1110, %r1109};
	shf.r.wrap.b32 	%r1111, %r718, %r717, 8;
	shf.r.wrap.b32 	%r1112, %r717, %r718, 8;
	mov.b64 	%rd1662, {%r1112, %r1111};
	shr.u64 	%rd1663, %rd1089, 7;
	xor.b64  	%rd1664, %rd1661, %rd1663;
	xor.b64  	%rd1665, %rd1664, %rd1662;
	add.s64 	%rd1666, %rd1193, %rd1076;
	add.s64 	%rd1667, %rd1666, %rd1660;
	add.s64 	%rd1668, %rd1667, %rd1665;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1113,%dummy}, %rd1271;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1114}, %rd1271;
	}
	shf.r.wrap.b32 	%r1115, %r1114, %r1113, 19;
	shf.r.wrap.b32 	%r1116, %r1113, %r1114, 19;
	mov.b64 	%rd1669, {%r1116, %r1115};
	shf.l.wrap.b32 	%r1117, %r1113, %r1114, 3;
	shf.l.wrap.b32 	%r1118, %r1114, %r1113, 3;
	mov.b64 	%rd1670, {%r1118, %r1117};
	shr.u64 	%rd1671, %rd1271, 6;
	xor.b64  	%rd1672, %rd1669, %rd1671;
	xor.b64  	%rd1673, %rd1672, %rd1670;
	shf.r.wrap.b32 	%r1119, %r728, %r727, 1;
	shf.r.wrap.b32 	%r1120, %r727, %r728, 1;
	mov.b64 	%rd1674, {%r1120, %r1119};
	shf.r.wrap.b32 	%r1121, %r728, %r727, 8;
	shf.r.wrap.b32 	%r1122, %r727, %r728, 8;
	mov.b64 	%rd1675, {%r1122, %r1121};
	shr.u64 	%rd1676, %rd1102, 7;
	xor.b64  	%rd1677, %rd1674, %rd1676;
	xor.b64  	%rd1678, %rd1677, %rd1675;
	add.s64 	%rd1679, %rd1206, %rd1089;
	add.s64 	%rd1680, %rd1679, %rd1673;
	add.s64 	%rd1681, %rd1680, %rd1678;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1123,%dummy}, %rd1668;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1124}, %rd1668;
	}
	shf.r.wrap.b32 	%r1125, %r1124, %r1123, 19;
	shf.r.wrap.b32 	%r1126, %r1123, %r1124, 19;
	mov.b64 	%rd1682, {%r1126, %r1125};
	shf.l.wrap.b32 	%r1127, %r1123, %r1124, 3;
	shf.l.wrap.b32 	%r1128, %r1124, %r1123, 3;
	mov.b64 	%rd1683, {%r1128, %r1127};
	shr.u64 	%rd1684, %rd1668, 6;
	xor.b64  	%rd1685, %rd1682, %rd1684;
	xor.b64  	%rd1686, %rd1685, %rd1683;
	shf.r.wrap.b32 	%r1129, %r738, %r737, 1;
	shf.r.wrap.b32 	%r1130, %r737, %r738, 1;
	mov.b64 	%rd1687, {%r1130, %r1129};
	shf.r.wrap.b32 	%r1131, %r738, %r737, 8;
	shf.r.wrap.b32 	%r1132, %r737, %r738, 8;
	mov.b64 	%rd1688, {%r1132, %r1131};
	shr.u64 	%rd1689, %rd1115, 7;
	xor.b64  	%rd1690, %rd1687, %rd1689;
	xor.b64  	%rd1691, %rd1690, %rd1688;
	add.s64 	%rd1692, %rd1219, %rd1102;
	add.s64 	%rd1693, %rd1692, %rd1686;
	add.s64 	%rd1694, %rd1693, %rd1691;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1133,%dummy}, %rd1681;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1134}, %rd1681;
	}
	shf.r.wrap.b32 	%r1135, %r1134, %r1133, 19;
	shf.r.wrap.b32 	%r1136, %r1133, %r1134, 19;
	mov.b64 	%rd1695, {%r1136, %r1135};
	shf.l.wrap.b32 	%r1137, %r1133, %r1134, 3;
	shf.l.wrap.b32 	%r1138, %r1134, %r1133, 3;
	mov.b64 	%rd1696, {%r1138, %r1137};
	shr.u64 	%rd1697, %rd1681, 6;
	xor.b64  	%rd1698, %rd1695, %rd1697;
	xor.b64  	%rd1699, %rd1698, %rd1696;
	shf.r.wrap.b32 	%r1139, %r748, %r747, 1;
	shf.r.wrap.b32 	%r1140, %r747, %r748, 1;
	mov.b64 	%rd1700, {%r1140, %r1139};
	shf.r.wrap.b32 	%r1141, %r748, %r747, 8;
	shf.r.wrap.b32 	%r1142, %r747, %r748, 8;
	mov.b64 	%rd1701, {%r1142, %r1141};
	shr.u64 	%rd1702, %rd1128, 7;
	xor.b64  	%rd1703, %rd1700, %rd1702;
	xor.b64  	%rd1704, %rd1703, %rd1701;
	add.s64 	%rd1705, %rd1232, %rd1115;
	add.s64 	%rd1706, %rd1705, %rd1699;
	add.s64 	%rd1707, %rd1706, %rd1704;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1143,%dummy}, %rd1694;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1144}, %rd1694;
	}
	shf.r.wrap.b32 	%r1145, %r1144, %r1143, 19;
	shf.r.wrap.b32 	%r1146, %r1143, %r1144, 19;
	mov.b64 	%rd1708, {%r1146, %r1145};
	shf.l.wrap.b32 	%r1147, %r1143, %r1144, 3;
	shf.l.wrap.b32 	%r1148, %r1144, %r1143, 3;
	mov.b64 	%rd1709, {%r1148, %r1147};
	shr.u64 	%rd1710, %rd1694, 6;
	xor.b64  	%rd1711, %rd1708, %rd1710;
	xor.b64  	%rd1712, %rd1711, %rd1709;
	shf.r.wrap.b32 	%r1149, %r758, %r757, 1;
	shf.r.wrap.b32 	%r1150, %r757, %r758, 1;
	mov.b64 	%rd1713, {%r1150, %r1149};
	shf.r.wrap.b32 	%r1151, %r758, %r757, 8;
	shf.r.wrap.b32 	%r1152, %r757, %r758, 8;
	mov.b64 	%rd1714, {%r1152, %r1151};
	shr.u64 	%rd1715, %rd1141, 7;
	xor.b64  	%rd1716, %rd1713, %rd1715;
	xor.b64  	%rd1717, %rd1716, %rd1714;
	add.s64 	%rd1718, %rd1245, %rd1128;
	add.s64 	%rd1719, %rd1718, %rd1712;
	add.s64 	%rd1720, %rd1719, %rd1717;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1153,%dummy}, %rd1707;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1154}, %rd1707;
	}
	shf.r.wrap.b32 	%r1155, %r1154, %r1153, 19;
	shf.r.wrap.b32 	%r1156, %r1153, %r1154, 19;
	mov.b64 	%rd1721, {%r1156, %r1155};
	shf.l.wrap.b32 	%r1157, %r1153, %r1154, 3;
	shf.l.wrap.b32 	%r1158, %r1154, %r1153, 3;
	mov.b64 	%rd1722, {%r1158, %r1157};
	shr.u64 	%rd1723, %rd1707, 6;
	xor.b64  	%rd1724, %rd1721, %rd1723;
	xor.b64  	%rd1725, %rd1724, %rd1722;
	shf.r.wrap.b32 	%r1159, %r768, %r767, 1;
	shf.r.wrap.b32 	%r1160, %r767, %r768, 1;
	mov.b64 	%rd1726, {%r1160, %r1159};
	shf.r.wrap.b32 	%r1161, %r768, %r767, 8;
	shf.r.wrap.b32 	%r1162, %r767, %r768, 8;
	mov.b64 	%rd1727, {%r1162, %r1161};
	shr.u64 	%rd1728, %rd1154, 7;
	xor.b64  	%rd1729, %rd1726, %rd1728;
	xor.b64  	%rd1730, %rd1729, %rd1727;
	add.s64 	%rd1731, %rd1258, %rd1141;
	add.s64 	%rd1732, %rd1731, %rd1725;
	add.s64 	%rd1733, %rd1732, %rd1730;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1163,%dummy}, %rd1720;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1164}, %rd1720;
	}
	shf.r.wrap.b32 	%r1165, %r1164, %r1163, 19;
	shf.r.wrap.b32 	%r1166, %r1163, %r1164, 19;
	mov.b64 	%rd1734, {%r1166, %r1165};
	shf.l.wrap.b32 	%r1167, %r1163, %r1164, 3;
	shf.l.wrap.b32 	%r1168, %r1164, %r1163, 3;
	mov.b64 	%rd1735, {%r1168, %r1167};
	shr.u64 	%rd1736, %rd1720, 6;
	xor.b64  	%rd1737, %rd1734, %rd1736;
	xor.b64  	%rd1738, %rd1737, %rd1735;
	shf.r.wrap.b32 	%r1169, %r778, %r777, 1;
	shf.r.wrap.b32 	%r1170, %r777, %r778, 1;
	mov.b64 	%rd1739, {%r1170, %r1169};
	shf.r.wrap.b32 	%r1171, %r778, %r777, 8;
	shf.r.wrap.b32 	%r1172, %r777, %r778, 8;
	mov.b64 	%rd1740, {%r1172, %r1171};
	shr.u64 	%rd1741, %rd1167, 7;
	xor.b64  	%rd1742, %rd1739, %rd1741;
	xor.b64  	%rd1743, %rd1742, %rd1740;
	add.s64 	%rd1744, %rd1271, %rd1154;
	add.s64 	%rd1745, %rd1744, %rd1738;
	add.s64 	%rd1746, %rd1745, %rd1743;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1173,%dummy}, %rd1733;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1174}, %rd1733;
	}
	shf.r.wrap.b32 	%r1175, %r1174, %r1173, 19;
	shf.r.wrap.b32 	%r1176, %r1173, %r1174, 19;
	mov.b64 	%rd1747, {%r1176, %r1175};
	shf.l.wrap.b32 	%r1177, %r1173, %r1174, 3;
	shf.l.wrap.b32 	%r1178, %r1174, %r1173, 3;
	mov.b64 	%rd1748, {%r1178, %r1177};
	shr.u64 	%rd1749, %rd1733, 6;
	xor.b64  	%rd1750, %rd1747, %rd1749;
	xor.b64  	%rd1751, %rd1750, %rd1748;
	shf.r.wrap.b32 	%r1179, %r788, %r787, 1;
	shf.r.wrap.b32 	%r1180, %r787, %r788, 1;
	mov.b64 	%rd1752, {%r1180, %r1179};
	shf.r.wrap.b32 	%r1181, %r788, %r787, 8;
	shf.r.wrap.b32 	%r1182, %r787, %r788, 8;
	mov.b64 	%rd1753, {%r1182, %r1181};
	shr.u64 	%rd1754, %rd1180, 7;
	xor.b64  	%rd1755, %rd1752, %rd1754;
	xor.b64  	%rd1756, %rd1755, %rd1753;
	add.s64 	%rd1757, %rd1668, %rd1167;
	add.s64 	%rd1758, %rd1757, %rd1751;
	add.s64 	%rd1759, %rd1758, %rd1756;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1183,%dummy}, %rd1746;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1184}, %rd1746;
	}
	shf.r.wrap.b32 	%r1185, %r1184, %r1183, 19;
	shf.r.wrap.b32 	%r1186, %r1183, %r1184, 19;
	mov.b64 	%rd1760, {%r1186, %r1185};
	shf.l.wrap.b32 	%r1187, %r1183, %r1184, 3;
	shf.l.wrap.b32 	%r1188, %r1184, %r1183, 3;
	mov.b64 	%rd1761, {%r1188, %r1187};
	shr.u64 	%rd1762, %rd1746, 6;
	xor.b64  	%rd1763, %rd1760, %rd1762;
	xor.b64  	%rd1764, %rd1763, %rd1761;
	shf.r.wrap.b32 	%r1189, %r798, %r797, 1;
	shf.r.wrap.b32 	%r1190, %r797, %r798, 1;
	mov.b64 	%rd1765, {%r1190, %r1189};
	shf.r.wrap.b32 	%r1191, %r798, %r797, 8;
	shf.r.wrap.b32 	%r1192, %r797, %r798, 8;
	mov.b64 	%rd1766, {%r1192, %r1191};
	shr.u64 	%rd1767, %rd1193, 7;
	xor.b64  	%rd1768, %rd1765, %rd1767;
	xor.b64  	%rd1769, %rd1768, %rd1766;
	add.s64 	%rd1770, %rd1681, %rd1180;
	add.s64 	%rd1771, %rd1770, %rd1764;
	add.s64 	%rd1772, %rd1771, %rd1769;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1193,%dummy}, %rd1759;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1194}, %rd1759;
	}
	shf.r.wrap.b32 	%r1195, %r1194, %r1193, 19;
	shf.r.wrap.b32 	%r1196, %r1193, %r1194, 19;
	mov.b64 	%rd1773, {%r1196, %r1195};
	shf.l.wrap.b32 	%r1197, %r1193, %r1194, 3;
	shf.l.wrap.b32 	%r1198, %r1194, %r1193, 3;
	mov.b64 	%rd1774, {%r1198, %r1197};
	shr.u64 	%rd1775, %rd1759, 6;
	xor.b64  	%rd1776, %rd1773, %rd1775;
	xor.b64  	%rd1777, %rd1776, %rd1774;
	shf.r.wrap.b32 	%r1199, %r808, %r807, 1;
	shf.r.wrap.b32 	%r1200, %r807, %r808, 1;
	mov.b64 	%rd1778, {%r1200, %r1199};
	shf.r.wrap.b32 	%r1201, %r808, %r807, 8;
	shf.r.wrap.b32 	%r1202, %r807, %r808, 8;
	mov.b64 	%rd1779, {%r1202, %r1201};
	shr.u64 	%rd1780, %rd1206, 7;
	xor.b64  	%rd1781, %rd1778, %rd1780;
	xor.b64  	%rd1782, %rd1781, %rd1779;
	add.s64 	%rd1783, %rd1694, %rd1193;
	add.s64 	%rd1784, %rd1783, %rd1777;
	add.s64 	%rd1785, %rd1784, %rd1782;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1203,%dummy}, %rd1772;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1204}, %rd1772;
	}
	shf.r.wrap.b32 	%r1205, %r1204, %r1203, 19;
	shf.r.wrap.b32 	%r1206, %r1203, %r1204, 19;
	mov.b64 	%rd1786, {%r1206, %r1205};
	shf.l.wrap.b32 	%r1207, %r1203, %r1204, 3;
	shf.l.wrap.b32 	%r1208, %r1204, %r1203, 3;
	mov.b64 	%rd1787, {%r1208, %r1207};
	shr.u64 	%rd1788, %rd1772, 6;
	xor.b64  	%rd1789, %rd1786, %rd1788;
	xor.b64  	%rd1790, %rd1789, %rd1787;
	shf.r.wrap.b32 	%r1209, %r818, %r817, 1;
	shf.r.wrap.b32 	%r1210, %r817, %r818, 1;
	mov.b64 	%rd1791, {%r1210, %r1209};
	shf.r.wrap.b32 	%r1211, %r818, %r817, 8;
	shf.r.wrap.b32 	%r1212, %r817, %r818, 8;
	mov.b64 	%rd1792, {%r1212, %r1211};
	shr.u64 	%rd1793, %rd1219, 7;
	xor.b64  	%rd1794, %rd1791, %rd1793;
	xor.b64  	%rd1795, %rd1794, %rd1792;
	add.s64 	%rd1796, %rd1707, %rd1206;
	add.s64 	%rd1797, %rd1796, %rd1790;
	add.s64 	%rd1798, %rd1797, %rd1795;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1213,%dummy}, %rd1785;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1214}, %rd1785;
	}
	shf.r.wrap.b32 	%r1215, %r1214, %r1213, 19;
	shf.r.wrap.b32 	%r1216, %r1213, %r1214, 19;
	mov.b64 	%rd1799, {%r1216, %r1215};
	shf.l.wrap.b32 	%r1217, %r1213, %r1214, 3;
	shf.l.wrap.b32 	%r1218, %r1214, %r1213, 3;
	mov.b64 	%rd1800, {%r1218, %r1217};
	shr.u64 	%rd1801, %rd1785, 6;
	xor.b64  	%rd1802, %rd1799, %rd1801;
	xor.b64  	%rd1803, %rd1802, %rd1800;
	shf.r.wrap.b32 	%r1219, %r828, %r827, 1;
	shf.r.wrap.b32 	%r1220, %r827, %r828, 1;
	mov.b64 	%rd1804, {%r1220, %r1219};
	shf.r.wrap.b32 	%r1221, %r828, %r827, 8;
	shf.r.wrap.b32 	%r1222, %r827, %r828, 8;
	mov.b64 	%rd1805, {%r1222, %r1221};
	shr.u64 	%rd1806, %rd1232, 7;
	xor.b64  	%rd1807, %rd1804, %rd1806;
	xor.b64  	%rd1808, %rd1807, %rd1805;
	add.s64 	%rd1809, %rd1720, %rd1219;
	add.s64 	%rd1810, %rd1809, %rd1803;
	add.s64 	%rd1811, %rd1810, %rd1808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1223,%dummy}, %rd1798;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1224}, %rd1798;
	}
	shf.r.wrap.b32 	%r1225, %r1224, %r1223, 19;
	shf.r.wrap.b32 	%r1226, %r1223, %r1224, 19;
	mov.b64 	%rd1812, {%r1226, %r1225};
	shf.l.wrap.b32 	%r1227, %r1223, %r1224, 3;
	shf.l.wrap.b32 	%r1228, %r1224, %r1223, 3;
	mov.b64 	%rd1813, {%r1228, %r1227};
	shr.u64 	%rd1814, %rd1798, 6;
	xor.b64  	%rd1815, %rd1812, %rd1814;
	xor.b64  	%rd1816, %rd1815, %rd1813;
	shf.r.wrap.b32 	%r1229, %r838, %r837, 1;
	shf.r.wrap.b32 	%r1230, %r837, %r838, 1;
	mov.b64 	%rd1817, {%r1230, %r1229};
	shf.r.wrap.b32 	%r1231, %r838, %r837, 8;
	shf.r.wrap.b32 	%r1232, %r837, %r838, 8;
	mov.b64 	%rd1818, {%r1232, %r1231};
	shr.u64 	%rd1819, %rd1245, 7;
	xor.b64  	%rd1820, %rd1817, %rd1819;
	xor.b64  	%rd1821, %rd1820, %rd1818;
	add.s64 	%rd1822, %rd1733, %rd1232;
	add.s64 	%rd1823, %rd1822, %rd1816;
	add.s64 	%rd1824, %rd1823, %rd1821;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1233,%dummy}, %rd1811;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1234}, %rd1811;
	}
	shf.r.wrap.b32 	%r1235, %r1234, %r1233, 19;
	shf.r.wrap.b32 	%r1236, %r1233, %r1234, 19;
	mov.b64 	%rd1825, {%r1236, %r1235};
	shf.l.wrap.b32 	%r1237, %r1233, %r1234, 3;
	shf.l.wrap.b32 	%r1238, %r1234, %r1233, 3;
	mov.b64 	%rd1826, {%r1238, %r1237};
	shr.u64 	%rd1827, %rd1811, 6;
	xor.b64  	%rd1828, %rd1825, %rd1827;
	xor.b64  	%rd1829, %rd1828, %rd1826;
	shf.r.wrap.b32 	%r1239, %r1104, %r1103, 1;
	shf.r.wrap.b32 	%r1240, %r1103, %r1104, 1;
	mov.b64 	%rd1830, {%r1240, %r1239};
	shf.r.wrap.b32 	%r1241, %r1104, %r1103, 8;
	shf.r.wrap.b32 	%r1242, %r1103, %r1104, 8;
	mov.b64 	%rd1831, {%r1242, %r1241};
	shr.u64 	%rd1832, %rd1258, 7;
	xor.b64  	%rd1833, %rd1830, %rd1832;
	xor.b64  	%rd1834, %rd1833, %rd1831;
	add.s64 	%rd1835, %rd1746, %rd1245;
	add.s64 	%rd1836, %rd1835, %rd1829;
	add.s64 	%rd1837, %rd1836, %rd1834;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1243,%dummy}, %rd1824;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1244}, %rd1824;
	}
	shf.r.wrap.b32 	%r1245, %r1244, %r1243, 19;
	shf.r.wrap.b32 	%r1246, %r1243, %r1244, 19;
	mov.b64 	%rd1838, {%r1246, %r1245};
	shf.l.wrap.b32 	%r1247, %r1243, %r1244, 3;
	shf.l.wrap.b32 	%r1248, %r1244, %r1243, 3;
	mov.b64 	%rd1839, {%r1248, %r1247};
	shr.u64 	%rd1840, %rd1824, 6;
	xor.b64  	%rd1841, %rd1838, %rd1840;
	xor.b64  	%rd1842, %rd1841, %rd1839;
	shf.r.wrap.b32 	%r1249, %r1114, %r1113, 1;
	shf.r.wrap.b32 	%r1250, %r1113, %r1114, 1;
	mov.b64 	%rd1843, {%r1250, %r1249};
	shf.r.wrap.b32 	%r1251, %r1114, %r1113, 8;
	shf.r.wrap.b32 	%r1252, %r1113, %r1114, 8;
	mov.b64 	%rd1844, {%r1252, %r1251};
	shr.u64 	%rd1845, %rd1271, 7;
	xor.b64  	%rd1846, %rd1843, %rd1845;
	xor.b64  	%rd1847, %rd1846, %rd1844;
	add.s64 	%rd1848, %rd1759, %rd1258;
	add.s64 	%rd1849, %rd1848, %rd1842;
	add.s64 	%rd1850, %rd1849, %rd1847;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1253,%dummy}, %rd1837;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1254}, %rd1837;
	}
	shf.r.wrap.b32 	%r1255, %r1254, %r1253, 19;
	shf.r.wrap.b32 	%r1256, %r1253, %r1254, 19;
	mov.b64 	%rd1851, {%r1256, %r1255};
	shf.l.wrap.b32 	%r1257, %r1253, %r1254, 3;
	shf.l.wrap.b32 	%r1258, %r1254, %r1253, 3;
	mov.b64 	%rd1852, {%r1258, %r1257};
	shr.u64 	%rd1853, %rd1837, 6;
	xor.b64  	%rd1854, %rd1851, %rd1853;
	xor.b64  	%rd1855, %rd1854, %rd1852;
	shf.r.wrap.b32 	%r1259, %r1124, %r1123, 1;
	shf.r.wrap.b32 	%r1260, %r1123, %r1124, 1;
	mov.b64 	%rd1856, {%r1260, %r1259};
	shf.r.wrap.b32 	%r1261, %r1124, %r1123, 8;
	shf.r.wrap.b32 	%r1262, %r1123, %r1124, 8;
	mov.b64 	%rd1857, {%r1262, %r1261};
	shr.u64 	%rd1858, %rd1668, 7;
	xor.b64  	%rd1859, %rd1856, %rd1858;
	xor.b64  	%rd1860, %rd1859, %rd1857;
	add.s64 	%rd1861, %rd1772, %rd1271;
	add.s64 	%rd1862, %rd1861, %rd1855;
	add.s64 	%rd1863, %rd1862, %rd1860;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1263,%dummy}, %rd1644;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1264}, %rd1644;
	}
	shf.r.wrap.b32 	%r1265, %r1264, %r1263, 14;
	shf.r.wrap.b32 	%r1266, %r1263, %r1264, 14;
	mov.b64 	%rd1864, {%r1266, %r1265};
	shf.r.wrap.b32 	%r1267, %r1264, %r1263, 18;
	shf.r.wrap.b32 	%r1268, %r1263, %r1264, 18;
	mov.b64 	%rd1865, {%r1268, %r1267};
	xor.b64  	%rd1866, %rd1865, %rd1864;
	shf.l.wrap.b32 	%r1269, %r1263, %r1264, 23;
	shf.l.wrap.b32 	%r1270, %r1264, %r1263, 23;
	mov.b64 	%rd1867, {%r1270, %r1269};
	xor.b64  	%rd1868, %rd1866, %rd1867;
	xor.b64  	%rd1869, %rd1620, %rd1596;
	and.b64  	%rd1870, %rd1869, %rd1644;
	xor.b64  	%rd1871, %rd1870, %rd1596;
	add.s64 	%rd1872, %rd1871, %rd1572;
	add.s64 	%rd1873, %rd1872, %rd1668;
	add.s64 	%rd1874, %rd1873, %rd68;
	add.s64 	%rd1875, %rd1874, %rd1868;
	add.s64 	%rd1876, %rd1875, %rd1583;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1271,%dummy}, %rd1655;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1272}, %rd1655;
	}
	shf.r.wrap.b32 	%r1273, %r1272, %r1271, 28;
	shf.r.wrap.b32 	%r1274, %r1271, %r1272, 28;
	mov.b64 	%rd1877, {%r1274, %r1273};
	shf.l.wrap.b32 	%r1275, %r1271, %r1272, 30;
	shf.l.wrap.b32 	%r1276, %r1272, %r1271, 30;
	mov.b64 	%rd1878, {%r1276, %r1275};
	xor.b64  	%rd1879, %rd1878, %rd1877;
	shf.l.wrap.b32 	%r1277, %r1271, %r1272, 25;
	shf.l.wrap.b32 	%r1278, %r1272, %r1271, 25;
	mov.b64 	%rd1880, {%r1278, %r1277};
	xor.b64  	%rd1881, %rd1879, %rd1880;
	xor.b64  	%rd1882, %rd1655, %rd1607;
	xor.b64  	%rd1883, %rd1655, %rd1631;
	and.b64  	%rd1884, %rd1883, %rd1882;
	xor.b64  	%rd1885, %rd1884, %rd1655;
	add.s64 	%rd1886, %rd1875, %rd1885;
	add.s64 	%rd1887, %rd1886, %rd1881;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1279,%dummy}, %rd1876;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1280}, %rd1876;
	}
	shf.r.wrap.b32 	%r1281, %r1280, %r1279, 14;
	shf.r.wrap.b32 	%r1282, %r1279, %r1280, 14;
	mov.b64 	%rd1888, {%r1282, %r1281};
	shf.r.wrap.b32 	%r1283, %r1280, %r1279, 18;
	shf.r.wrap.b32 	%r1284, %r1279, %r1280, 18;
	mov.b64 	%rd1889, {%r1284, %r1283};
	xor.b64  	%rd1890, %rd1889, %rd1888;
	shf.l.wrap.b32 	%r1285, %r1279, %r1280, 23;
	shf.l.wrap.b32 	%r1286, %r1280, %r1279, 23;
	mov.b64 	%rd1891, {%r1286, %r1285};
	xor.b64  	%rd1892, %rd1890, %rd1891;
	xor.b64  	%rd1893, %rd1644, %rd1620;
	and.b64  	%rd1894, %rd1876, %rd1893;
	xor.b64  	%rd1895, %rd1894, %rd1620;
	add.s64 	%rd1896, %rd1681, %rd1596;
	add.s64 	%rd1897, %rd1896, %rd69;
	add.s64 	%rd1898, %rd1897, %rd1895;
	add.s64 	%rd1899, %rd1898, %rd1892;
	add.s64 	%rd1900, %rd1899, %rd1607;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1287,%dummy}, %rd1887;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1288}, %rd1887;
	}
	shf.r.wrap.b32 	%r1289, %r1288, %r1287, 28;
	shf.r.wrap.b32 	%r1290, %r1287, %r1288, 28;
	mov.b64 	%rd1901, {%r1290, %r1289};
	shf.l.wrap.b32 	%r1291, %r1287, %r1288, 30;
	shf.l.wrap.b32 	%r1292, %r1288, %r1287, 30;
	mov.b64 	%rd1902, {%r1292, %r1291};
	xor.b64  	%rd1903, %rd1902, %rd1901;
	shf.l.wrap.b32 	%r1293, %r1287, %r1288, 25;
	shf.l.wrap.b32 	%r1294, %r1288, %r1287, 25;
	mov.b64 	%rd1904, {%r1294, %r1293};
	xor.b64  	%rd1905, %rd1903, %rd1904;
	xor.b64  	%rd1906, %rd1887, %rd1631;
	xor.b64  	%rd1907, %rd1887, %rd1655;
	and.b64  	%rd1908, %rd1907, %rd1906;
	xor.b64  	%rd1909, %rd1908, %rd1887;
	add.s64 	%rd1910, %rd1899, %rd1909;
	add.s64 	%rd1911, %rd1910, %rd1905;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1295,%dummy}, %rd1900;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1296}, %rd1900;
	}
	shf.r.wrap.b32 	%r1297, %r1296, %r1295, 14;
	shf.r.wrap.b32 	%r1298, %r1295, %r1296, 14;
	mov.b64 	%rd1912, {%r1298, %r1297};
	shf.r.wrap.b32 	%r1299, %r1296, %r1295, 18;
	shf.r.wrap.b32 	%r1300, %r1295, %r1296, 18;
	mov.b64 	%rd1913, {%r1300, %r1299};
	xor.b64  	%rd1914, %rd1913, %rd1912;
	shf.l.wrap.b32 	%r1301, %r1295, %r1296, 23;
	shf.l.wrap.b32 	%r1302, %r1296, %r1295, 23;
	mov.b64 	%rd1915, {%r1302, %r1301};
	xor.b64  	%rd1916, %rd1914, %rd1915;
	xor.b64  	%rd1917, %rd1876, %rd1644;
	and.b64  	%rd1918, %rd1900, %rd1917;
	xor.b64  	%rd1919, %rd1918, %rd1644;
	add.s64 	%rd1920, %rd1694, %rd1620;
	add.s64 	%rd1921, %rd1920, %rd70;
	add.s64 	%rd1922, %rd1921, %rd1919;
	add.s64 	%rd1923, %rd1922, %rd1916;
	add.s64 	%rd1924, %rd1923, %rd1631;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1303,%dummy}, %rd1911;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1304}, %rd1911;
	}
	shf.r.wrap.b32 	%r1305, %r1304, %r1303, 28;
	shf.r.wrap.b32 	%r1306, %r1303, %r1304, 28;
	mov.b64 	%rd1925, {%r1306, %r1305};
	shf.l.wrap.b32 	%r1307, %r1303, %r1304, 30;
	shf.l.wrap.b32 	%r1308, %r1304, %r1303, 30;
	mov.b64 	%rd1926, {%r1308, %r1307};
	xor.b64  	%rd1927, %rd1926, %rd1925;
	shf.l.wrap.b32 	%r1309, %r1303, %r1304, 25;
	shf.l.wrap.b32 	%r1310, %r1304, %r1303, 25;
	mov.b64 	%rd1928, {%r1310, %r1309};
	xor.b64  	%rd1929, %rd1927, %rd1928;
	xor.b64  	%rd1930, %rd1911, %rd1655;
	xor.b64  	%rd1931, %rd1911, %rd1887;
	and.b64  	%rd1932, %rd1931, %rd1930;
	xor.b64  	%rd1933, %rd1932, %rd1911;
	add.s64 	%rd1934, %rd1923, %rd1933;
	add.s64 	%rd1935, %rd1934, %rd1929;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1311,%dummy}, %rd1924;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1312}, %rd1924;
	}
	shf.r.wrap.b32 	%r1313, %r1312, %r1311, 14;
	shf.r.wrap.b32 	%r1314, %r1311, %r1312, 14;
	mov.b64 	%rd1936, {%r1314, %r1313};
	shf.r.wrap.b32 	%r1315, %r1312, %r1311, 18;
	shf.r.wrap.b32 	%r1316, %r1311, %r1312, 18;
	mov.b64 	%rd1937, {%r1316, %r1315};
	xor.b64  	%rd1938, %rd1937, %rd1936;
	shf.l.wrap.b32 	%r1317, %r1311, %r1312, 23;
	shf.l.wrap.b32 	%r1318, %r1312, %r1311, 23;
	mov.b64 	%rd1939, {%r1318, %r1317};
	xor.b64  	%rd1940, %rd1938, %rd1939;
	xor.b64  	%rd1941, %rd1900, %rd1876;
	and.b64  	%rd1942, %rd1924, %rd1941;
	xor.b64  	%rd1943, %rd1942, %rd1876;
	add.s64 	%rd1944, %rd1707, %rd1644;
	add.s64 	%rd1945, %rd1944, %rd71;
	add.s64 	%rd1946, %rd1945, %rd1943;
	add.s64 	%rd1947, %rd1946, %rd1940;
	add.s64 	%rd1948, %rd1947, %rd1655;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1319,%dummy}, %rd1935;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1320}, %rd1935;
	}
	shf.r.wrap.b32 	%r1321, %r1320, %r1319, 28;
	shf.r.wrap.b32 	%r1322, %r1319, %r1320, 28;
	mov.b64 	%rd1949, {%r1322, %r1321};
	shf.l.wrap.b32 	%r1323, %r1319, %r1320, 30;
	shf.l.wrap.b32 	%r1324, %r1320, %r1319, 30;
	mov.b64 	%rd1950, {%r1324, %r1323};
	xor.b64  	%rd1951, %rd1950, %rd1949;
	shf.l.wrap.b32 	%r1325, %r1319, %r1320, 25;
	shf.l.wrap.b32 	%r1326, %r1320, %r1319, 25;
	mov.b64 	%rd1952, {%r1326, %r1325};
	xor.b64  	%rd1953, %rd1951, %rd1952;
	xor.b64  	%rd1954, %rd1935, %rd1887;
	xor.b64  	%rd1955, %rd1935, %rd1911;
	and.b64  	%rd1956, %rd1955, %rd1954;
	xor.b64  	%rd1957, %rd1956, %rd1935;
	add.s64 	%rd1958, %rd1947, %rd1957;
	add.s64 	%rd1959, %rd1958, %rd1953;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1327,%dummy}, %rd1948;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1328}, %rd1948;
	}
	shf.r.wrap.b32 	%r1329, %r1328, %r1327, 14;
	shf.r.wrap.b32 	%r1330, %r1327, %r1328, 14;
	mov.b64 	%rd1960, {%r1330, %r1329};
	shf.r.wrap.b32 	%r1331, %r1328, %r1327, 18;
	shf.r.wrap.b32 	%r1332, %r1327, %r1328, 18;
	mov.b64 	%rd1961, {%r1332, %r1331};
	xor.b64  	%rd1962, %rd1961, %rd1960;
	shf.l.wrap.b32 	%r1333, %r1327, %r1328, 23;
	shf.l.wrap.b32 	%r1334, %r1328, %r1327, 23;
	mov.b64 	%rd1963, {%r1334, %r1333};
	xor.b64  	%rd1964, %rd1962, %rd1963;
	xor.b64  	%rd1965, %rd1924, %rd1900;
	and.b64  	%rd1966, %rd1948, %rd1965;
	xor.b64  	%rd1967, %rd1966, %rd1900;
	add.s64 	%rd1968, %rd1876, %rd1720;
	add.s64 	%rd1969, %rd1968, %rd72;
	add.s64 	%rd1970, %rd1969, %rd1967;
	add.s64 	%rd1971, %rd1970, %rd1964;
	add.s64 	%rd1972, %rd1971, %rd1887;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1335,%dummy}, %rd1959;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1336}, %rd1959;
	}
	shf.r.wrap.b32 	%r1337, %r1336, %r1335, 28;
	shf.r.wrap.b32 	%r1338, %r1335, %r1336, 28;
	mov.b64 	%rd1973, {%r1338, %r1337};
	shf.l.wrap.b32 	%r1339, %r1335, %r1336, 30;
	shf.l.wrap.b32 	%r1340, %r1336, %r1335, 30;
	mov.b64 	%rd1974, {%r1340, %r1339};
	xor.b64  	%rd1975, %rd1974, %rd1973;
	shf.l.wrap.b32 	%r1341, %r1335, %r1336, 25;
	shf.l.wrap.b32 	%r1342, %r1336, %r1335, 25;
	mov.b64 	%rd1976, {%r1342, %r1341};
	xor.b64  	%rd1977, %rd1975, %rd1976;
	xor.b64  	%rd1978, %rd1959, %rd1911;
	xor.b64  	%rd1979, %rd1959, %rd1935;
	and.b64  	%rd1980, %rd1979, %rd1978;
	xor.b64  	%rd1981, %rd1980, %rd1959;
	add.s64 	%rd1982, %rd1971, %rd1981;
	add.s64 	%rd1983, %rd1982, %rd1977;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1343,%dummy}, %rd1972;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1344}, %rd1972;
	}
	shf.r.wrap.b32 	%r1345, %r1344, %r1343, 14;
	shf.r.wrap.b32 	%r1346, %r1343, %r1344, 14;
	mov.b64 	%rd1984, {%r1346, %r1345};
	shf.r.wrap.b32 	%r1347, %r1344, %r1343, 18;
	shf.r.wrap.b32 	%r1348, %r1343, %r1344, 18;
	mov.b64 	%rd1985, {%r1348, %r1347};
	xor.b64  	%rd1986, %rd1985, %rd1984;
	shf.l.wrap.b32 	%r1349, %r1343, %r1344, 23;
	shf.l.wrap.b32 	%r1350, %r1344, %r1343, 23;
	mov.b64 	%rd1987, {%r1350, %r1349};
	xor.b64  	%rd1988, %rd1986, %rd1987;
	xor.b64  	%rd1989, %rd1948, %rd1924;
	and.b64  	%rd1990, %rd1972, %rd1989;
	xor.b64  	%rd1991, %rd1990, %rd1924;
	add.s64 	%rd1992, %rd1900, %rd1733;
	add.s64 	%rd1993, %rd1992, %rd73;
	add.s64 	%rd1994, %rd1993, %rd1991;
	add.s64 	%rd1995, %rd1994, %rd1988;
	add.s64 	%rd1996, %rd1995, %rd1911;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1351,%dummy}, %rd1983;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1352}, %rd1983;
	}
	shf.r.wrap.b32 	%r1353, %r1352, %r1351, 28;
	shf.r.wrap.b32 	%r1354, %r1351, %r1352, 28;
	mov.b64 	%rd1997, {%r1354, %r1353};
	shf.l.wrap.b32 	%r1355, %r1351, %r1352, 30;
	shf.l.wrap.b32 	%r1356, %r1352, %r1351, 30;
	mov.b64 	%rd1998, {%r1356, %r1355};
	xor.b64  	%rd1999, %rd1998, %rd1997;
	shf.l.wrap.b32 	%r1357, %r1351, %r1352, 25;
	shf.l.wrap.b32 	%r1358, %r1352, %r1351, 25;
	mov.b64 	%rd2000, {%r1358, %r1357};
	xor.b64  	%rd2001, %rd1999, %rd2000;
	xor.b64  	%rd2002, %rd1983, %rd1935;
	xor.b64  	%rd2003, %rd1983, %rd1959;
	and.b64  	%rd2004, %rd2003, %rd2002;
	xor.b64  	%rd2005, %rd2004, %rd1983;
	add.s64 	%rd2006, %rd1995, %rd2005;
	add.s64 	%rd2007, %rd2006, %rd2001;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1359,%dummy}, %rd1996;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1360}, %rd1996;
	}
	shf.r.wrap.b32 	%r1361, %r1360, %r1359, 14;
	shf.r.wrap.b32 	%r1362, %r1359, %r1360, 14;
	mov.b64 	%rd2008, {%r1362, %r1361};
	shf.r.wrap.b32 	%r1363, %r1360, %r1359, 18;
	shf.r.wrap.b32 	%r1364, %r1359, %r1360, 18;
	mov.b64 	%rd2009, {%r1364, %r1363};
	xor.b64  	%rd2010, %rd2009, %rd2008;
	shf.l.wrap.b32 	%r1365, %r1359, %r1360, 23;
	shf.l.wrap.b32 	%r1366, %r1360, %r1359, 23;
	mov.b64 	%rd2011, {%r1366, %r1365};
	xor.b64  	%rd2012, %rd2010, %rd2011;
	xor.b64  	%rd2013, %rd1972, %rd1948;
	and.b64  	%rd2014, %rd1996, %rd2013;
	xor.b64  	%rd2015, %rd2014, %rd1948;
	add.s64 	%rd2016, %rd1924, %rd1746;
	add.s64 	%rd2017, %rd2016, %rd74;
	add.s64 	%rd2018, %rd2017, %rd2015;
	add.s64 	%rd2019, %rd2018, %rd2012;
	add.s64 	%rd2020, %rd2019, %rd1935;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1367,%dummy}, %rd2007;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1368}, %rd2007;
	}
	shf.r.wrap.b32 	%r1369, %r1368, %r1367, 28;
	shf.r.wrap.b32 	%r1370, %r1367, %r1368, 28;
	mov.b64 	%rd2021, {%r1370, %r1369};
	shf.l.wrap.b32 	%r1371, %r1367, %r1368, 30;
	shf.l.wrap.b32 	%r1372, %r1368, %r1367, 30;
	mov.b64 	%rd2022, {%r1372, %r1371};
	xor.b64  	%rd2023, %rd2022, %rd2021;
	shf.l.wrap.b32 	%r1373, %r1367, %r1368, 25;
	shf.l.wrap.b32 	%r1374, %r1368, %r1367, 25;
	mov.b64 	%rd2024, {%r1374, %r1373};
	xor.b64  	%rd2025, %rd2023, %rd2024;
	xor.b64  	%rd2026, %rd2007, %rd1959;
	xor.b64  	%rd2027, %rd2007, %rd1983;
	and.b64  	%rd2028, %rd2027, %rd2026;
	xor.b64  	%rd2029, %rd2028, %rd2007;
	add.s64 	%rd2030, %rd2019, %rd2029;
	add.s64 	%rd2031, %rd2030, %rd2025;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1375,%dummy}, %rd2020;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1376}, %rd2020;
	}
	shf.r.wrap.b32 	%r1377, %r1376, %r1375, 14;
	shf.r.wrap.b32 	%r1378, %r1375, %r1376, 14;
	mov.b64 	%rd2032, {%r1378, %r1377};
	shf.r.wrap.b32 	%r1379, %r1376, %r1375, 18;
	shf.r.wrap.b32 	%r1380, %r1375, %r1376, 18;
	mov.b64 	%rd2033, {%r1380, %r1379};
	xor.b64  	%rd2034, %rd2033, %rd2032;
	shf.l.wrap.b32 	%r1381, %r1375, %r1376, 23;
	shf.l.wrap.b32 	%r1382, %r1376, %r1375, 23;
	mov.b64 	%rd2035, {%r1382, %r1381};
	xor.b64  	%rd2036, %rd2034, %rd2035;
	xor.b64  	%rd2037, %rd1996, %rd1972;
	and.b64  	%rd2038, %rd2020, %rd2037;
	xor.b64  	%rd2039, %rd2038, %rd1972;
	add.s64 	%rd2040, %rd1948, %rd1759;
	add.s64 	%rd2041, %rd2040, %rd75;
	add.s64 	%rd2042, %rd2041, %rd2039;
	add.s64 	%rd2043, %rd2042, %rd2036;
	add.s64 	%rd2044, %rd2043, %rd1959;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1383,%dummy}, %rd2031;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1384}, %rd2031;
	}
	shf.r.wrap.b32 	%r1385, %r1384, %r1383, 28;
	shf.r.wrap.b32 	%r1386, %r1383, %r1384, 28;
	mov.b64 	%rd2045, {%r1386, %r1385};
	shf.l.wrap.b32 	%r1387, %r1383, %r1384, 30;
	shf.l.wrap.b32 	%r1388, %r1384, %r1383, 30;
	mov.b64 	%rd2046, {%r1388, %r1387};
	xor.b64  	%rd2047, %rd2046, %rd2045;
	shf.l.wrap.b32 	%r1389, %r1383, %r1384, 25;
	shf.l.wrap.b32 	%r1390, %r1384, %r1383, 25;
	mov.b64 	%rd2048, {%r1390, %r1389};
	xor.b64  	%rd2049, %rd2047, %rd2048;
	xor.b64  	%rd2050, %rd2031, %rd1983;
	xor.b64  	%rd2051, %rd2031, %rd2007;
	and.b64  	%rd2052, %rd2051, %rd2050;
	xor.b64  	%rd2053, %rd2052, %rd2031;
	add.s64 	%rd2054, %rd2043, %rd2053;
	add.s64 	%rd2055, %rd2054, %rd2049;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1391,%dummy}, %rd2044;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1392}, %rd2044;
	}
	shf.r.wrap.b32 	%r1393, %r1392, %r1391, 14;
	shf.r.wrap.b32 	%r1394, %r1391, %r1392, 14;
	mov.b64 	%rd2056, {%r1394, %r1393};
	shf.r.wrap.b32 	%r1395, %r1392, %r1391, 18;
	shf.r.wrap.b32 	%r1396, %r1391, %r1392, 18;
	mov.b64 	%rd2057, {%r1396, %r1395};
	xor.b64  	%rd2058, %rd2057, %rd2056;
	shf.l.wrap.b32 	%r1397, %r1391, %r1392, 23;
	shf.l.wrap.b32 	%r1398, %r1392, %r1391, 23;
	mov.b64 	%rd2059, {%r1398, %r1397};
	xor.b64  	%rd2060, %rd2058, %rd2059;
	xor.b64  	%rd2061, %rd2020, %rd1996;
	and.b64  	%rd2062, %rd2044, %rd2061;
	xor.b64  	%rd2063, %rd2062, %rd1996;
	add.s64 	%rd2064, %rd1972, %rd1772;
	add.s64 	%rd2065, %rd2064, %rd76;
	add.s64 	%rd2066, %rd2065, %rd2063;
	add.s64 	%rd2067, %rd2066, %rd2060;
	add.s64 	%rd2068, %rd2067, %rd1983;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1399,%dummy}, %rd2055;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1400}, %rd2055;
	}
	shf.r.wrap.b32 	%r1401, %r1400, %r1399, 28;
	shf.r.wrap.b32 	%r1402, %r1399, %r1400, 28;
	mov.b64 	%rd2069, {%r1402, %r1401};
	shf.l.wrap.b32 	%r1403, %r1399, %r1400, 30;
	shf.l.wrap.b32 	%r1404, %r1400, %r1399, 30;
	mov.b64 	%rd2070, {%r1404, %r1403};
	xor.b64  	%rd2071, %rd2070, %rd2069;
	shf.l.wrap.b32 	%r1405, %r1399, %r1400, 25;
	shf.l.wrap.b32 	%r1406, %r1400, %r1399, 25;
	mov.b64 	%rd2072, {%r1406, %r1405};
	xor.b64  	%rd2073, %rd2071, %rd2072;
	xor.b64  	%rd2074, %rd2055, %rd2007;
	xor.b64  	%rd2075, %rd2055, %rd2031;
	and.b64  	%rd2076, %rd2075, %rd2074;
	xor.b64  	%rd2077, %rd2076, %rd2055;
	add.s64 	%rd2078, %rd2067, %rd2077;
	add.s64 	%rd2079, %rd2078, %rd2073;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1407,%dummy}, %rd2068;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1408}, %rd2068;
	}
	shf.r.wrap.b32 	%r1409, %r1408, %r1407, 14;
	shf.r.wrap.b32 	%r1410, %r1407, %r1408, 14;
	mov.b64 	%rd2080, {%r1410, %r1409};
	shf.r.wrap.b32 	%r1411, %r1408, %r1407, 18;
	shf.r.wrap.b32 	%r1412, %r1407, %r1408, 18;
	mov.b64 	%rd2081, {%r1412, %r1411};
	xor.b64  	%rd2082, %rd2081, %rd2080;
	shf.l.wrap.b32 	%r1413, %r1407, %r1408, 23;
	shf.l.wrap.b32 	%r1414, %r1408, %r1407, 23;
	mov.b64 	%rd2083, {%r1414, %r1413};
	xor.b64  	%rd2084, %rd2082, %rd2083;
	xor.b64  	%rd2085, %rd2044, %rd2020;
	and.b64  	%rd2086, %rd2068, %rd2085;
	xor.b64  	%rd2087, %rd2086, %rd2020;
	add.s64 	%rd2088, %rd1996, %rd1785;
	add.s64 	%rd2089, %rd2088, %rd77;
	add.s64 	%rd2090, %rd2089, %rd2087;
	add.s64 	%rd2091, %rd2090, %rd2084;
	add.s64 	%rd2092, %rd2091, %rd2007;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1415,%dummy}, %rd2079;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1416}, %rd2079;
	}
	shf.r.wrap.b32 	%r1417, %r1416, %r1415, 28;
	shf.r.wrap.b32 	%r1418, %r1415, %r1416, 28;
	mov.b64 	%rd2093, {%r1418, %r1417};
	shf.l.wrap.b32 	%r1419, %r1415, %r1416, 30;
	shf.l.wrap.b32 	%r1420, %r1416, %r1415, 30;
	mov.b64 	%rd2094, {%r1420, %r1419};
	xor.b64  	%rd2095, %rd2094, %rd2093;
	shf.l.wrap.b32 	%r1421, %r1415, %r1416, 25;
	shf.l.wrap.b32 	%r1422, %r1416, %r1415, 25;
	mov.b64 	%rd2096, {%r1422, %r1421};
	xor.b64  	%rd2097, %rd2095, %rd2096;
	xor.b64  	%rd2098, %rd2079, %rd2031;
	xor.b64  	%rd2099, %rd2079, %rd2055;
	and.b64  	%rd2100, %rd2099, %rd2098;
	xor.b64  	%rd2101, %rd2100, %rd2079;
	add.s64 	%rd2102, %rd2091, %rd2101;
	add.s64 	%rd2103, %rd2102, %rd2097;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1423,%dummy}, %rd2092;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1424}, %rd2092;
	}
	shf.r.wrap.b32 	%r1425, %r1424, %r1423, 14;
	shf.r.wrap.b32 	%r1426, %r1423, %r1424, 14;
	mov.b64 	%rd2104, {%r1426, %r1425};
	shf.r.wrap.b32 	%r1427, %r1424, %r1423, 18;
	shf.r.wrap.b32 	%r1428, %r1423, %r1424, 18;
	mov.b64 	%rd2105, {%r1428, %r1427};
	xor.b64  	%rd2106, %rd2105, %rd2104;
	shf.l.wrap.b32 	%r1429, %r1423, %r1424, 23;
	shf.l.wrap.b32 	%r1430, %r1424, %r1423, 23;
	mov.b64 	%rd2107, {%r1430, %r1429};
	xor.b64  	%rd2108, %rd2106, %rd2107;
	xor.b64  	%rd2109, %rd2068, %rd2044;
	and.b64  	%rd2110, %rd2092, %rd2109;
	xor.b64  	%rd2111, %rd2110, %rd2044;
	add.s64 	%rd2112, %rd2020, %rd1798;
	add.s64 	%rd2113, %rd2112, %rd78;
	add.s64 	%rd2114, %rd2113, %rd2111;
	add.s64 	%rd2115, %rd2114, %rd2108;
	add.s64 	%rd2116, %rd2115, %rd2031;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1431,%dummy}, %rd2103;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1432}, %rd2103;
	}
	shf.r.wrap.b32 	%r1433, %r1432, %r1431, 28;
	shf.r.wrap.b32 	%r1434, %r1431, %r1432, 28;
	mov.b64 	%rd2117, {%r1434, %r1433};
	shf.l.wrap.b32 	%r1435, %r1431, %r1432, 30;
	shf.l.wrap.b32 	%r1436, %r1432, %r1431, 30;
	mov.b64 	%rd2118, {%r1436, %r1435};
	xor.b64  	%rd2119, %rd2118, %rd2117;
	shf.l.wrap.b32 	%r1437, %r1431, %r1432, 25;
	shf.l.wrap.b32 	%r1438, %r1432, %r1431, 25;
	mov.b64 	%rd2120, {%r1438, %r1437};
	xor.b64  	%rd2121, %rd2119, %rd2120;
	xor.b64  	%rd2122, %rd2103, %rd2055;
	xor.b64  	%rd2123, %rd2103, %rd2079;
	and.b64  	%rd2124, %rd2123, %rd2122;
	xor.b64  	%rd2125, %rd2124, %rd2103;
	add.s64 	%rd2126, %rd2115, %rd2125;
	add.s64 	%rd2127, %rd2126, %rd2121;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1439,%dummy}, %rd2116;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1440}, %rd2116;
	}
	shf.r.wrap.b32 	%r1441, %r1440, %r1439, 14;
	shf.r.wrap.b32 	%r1442, %r1439, %r1440, 14;
	mov.b64 	%rd2128, {%r1442, %r1441};
	shf.r.wrap.b32 	%r1443, %r1440, %r1439, 18;
	shf.r.wrap.b32 	%r1444, %r1439, %r1440, 18;
	mov.b64 	%rd2129, {%r1444, %r1443};
	xor.b64  	%rd2130, %rd2129, %rd2128;
	shf.l.wrap.b32 	%r1445, %r1439, %r1440, 23;
	shf.l.wrap.b32 	%r1446, %r1440, %r1439, 23;
	mov.b64 	%rd2131, {%r1446, %r1445};
	xor.b64  	%rd2132, %rd2130, %rd2131;
	xor.b64  	%rd2133, %rd2092, %rd2068;
	and.b64  	%rd2134, %rd2116, %rd2133;
	xor.b64  	%rd2135, %rd2134, %rd2068;
	add.s64 	%rd2136, %rd2044, %rd1811;
	add.s64 	%rd2137, %rd2136, %rd79;
	add.s64 	%rd2138, %rd2137, %rd2135;
	add.s64 	%rd2139, %rd2138, %rd2132;
	add.s64 	%rd2140, %rd2139, %rd2055;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1447,%dummy}, %rd2127;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1448}, %rd2127;
	}
	shf.r.wrap.b32 	%r1449, %r1448, %r1447, 28;
	shf.r.wrap.b32 	%r1450, %r1447, %r1448, 28;
	mov.b64 	%rd2141, {%r1450, %r1449};
	shf.l.wrap.b32 	%r1451, %r1447, %r1448, 30;
	shf.l.wrap.b32 	%r1452, %r1448, %r1447, 30;
	mov.b64 	%rd2142, {%r1452, %r1451};
	xor.b64  	%rd2143, %rd2142, %rd2141;
	shf.l.wrap.b32 	%r1453, %r1447, %r1448, 25;
	shf.l.wrap.b32 	%r1454, %r1448, %r1447, 25;
	mov.b64 	%rd2144, {%r1454, %r1453};
	xor.b64  	%rd2145, %rd2143, %rd2144;
	xor.b64  	%rd2146, %rd2127, %rd2079;
	xor.b64  	%rd2147, %rd2127, %rd2103;
	and.b64  	%rd2148, %rd2147, %rd2146;
	xor.b64  	%rd2149, %rd2148, %rd2127;
	add.s64 	%rd2150, %rd2139, %rd2149;
	add.s64 	%rd2151, %rd2150, %rd2145;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1455,%dummy}, %rd2140;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1456}, %rd2140;
	}
	shf.r.wrap.b32 	%r1457, %r1456, %r1455, 14;
	shf.r.wrap.b32 	%r1458, %r1455, %r1456, 14;
	mov.b64 	%rd2152, {%r1458, %r1457};
	shf.r.wrap.b32 	%r1459, %r1456, %r1455, 18;
	shf.r.wrap.b32 	%r1460, %r1455, %r1456, 18;
	mov.b64 	%rd2153, {%r1460, %r1459};
	xor.b64  	%rd2154, %rd2153, %rd2152;
	shf.l.wrap.b32 	%r1461, %r1455, %r1456, 23;
	shf.l.wrap.b32 	%r1462, %r1456, %r1455, 23;
	mov.b64 	%rd2155, {%r1462, %r1461};
	xor.b64  	%rd2156, %rd2154, %rd2155;
	xor.b64  	%rd2157, %rd2116, %rd2092;
	and.b64  	%rd2158, %rd2140, %rd2157;
	xor.b64  	%rd2159, %rd2158, %rd2092;
	add.s64 	%rd2160, %rd2068, %rd1824;
	add.s64 	%rd2161, %rd2160, %rd80;
	add.s64 	%rd2162, %rd2161, %rd2159;
	add.s64 	%rd2163, %rd2162, %rd2156;
	add.s64 	%rd2164, %rd2163, %rd2079;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1463,%dummy}, %rd2151;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1464}, %rd2151;
	}
	shf.r.wrap.b32 	%r1465, %r1464, %r1463, 28;
	shf.r.wrap.b32 	%r1466, %r1463, %r1464, 28;
	mov.b64 	%rd2165, {%r1466, %r1465};
	shf.l.wrap.b32 	%r1467, %r1463, %r1464, 30;
	shf.l.wrap.b32 	%r1468, %r1464, %r1463, 30;
	mov.b64 	%rd2166, {%r1468, %r1467};
	xor.b64  	%rd2167, %rd2166, %rd2165;
	shf.l.wrap.b32 	%r1469, %r1463, %r1464, 25;
	shf.l.wrap.b32 	%r1470, %r1464, %r1463, 25;
	mov.b64 	%rd2168, {%r1470, %r1469};
	xor.b64  	%rd2169, %rd2167, %rd2168;
	xor.b64  	%rd2170, %rd2151, %rd2103;
	xor.b64  	%rd2171, %rd2151, %rd2127;
	and.b64  	%rd2172, %rd2171, %rd2170;
	xor.b64  	%rd2173, %rd2172, %rd2151;
	add.s64 	%rd2174, %rd2163, %rd2173;
	add.s64 	%rd2175, %rd2174, %rd2169;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1471,%dummy}, %rd2164;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1472}, %rd2164;
	}
	shf.r.wrap.b32 	%r1473, %r1472, %r1471, 14;
	shf.r.wrap.b32 	%r1474, %r1471, %r1472, 14;
	mov.b64 	%rd2176, {%r1474, %r1473};
	shf.r.wrap.b32 	%r1475, %r1472, %r1471, 18;
	shf.r.wrap.b32 	%r1476, %r1471, %r1472, 18;
	mov.b64 	%rd2177, {%r1476, %r1475};
	xor.b64  	%rd2178, %rd2177, %rd2176;
	shf.l.wrap.b32 	%r1477, %r1471, %r1472, 23;
	shf.l.wrap.b32 	%r1478, %r1472, %r1471, 23;
	mov.b64 	%rd2179, {%r1478, %r1477};
	xor.b64  	%rd2180, %rd2178, %rd2179;
	xor.b64  	%rd2181, %rd2140, %rd2116;
	and.b64  	%rd2182, %rd2164, %rd2181;
	xor.b64  	%rd2183, %rd2182, %rd2116;
	add.s64 	%rd2184, %rd2092, %rd1837;
	add.s64 	%rd2185, %rd2184, %rd81;
	add.s64 	%rd2186, %rd2185, %rd2183;
	add.s64 	%rd2187, %rd2186, %rd2180;
	add.s64 	%rd2188, %rd2187, %rd2103;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1479,%dummy}, %rd2175;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1480}, %rd2175;
	}
	shf.r.wrap.b32 	%r1481, %r1480, %r1479, 28;
	shf.r.wrap.b32 	%r1482, %r1479, %r1480, 28;
	mov.b64 	%rd2189, {%r1482, %r1481};
	shf.l.wrap.b32 	%r1483, %r1479, %r1480, 30;
	shf.l.wrap.b32 	%r1484, %r1480, %r1479, 30;
	mov.b64 	%rd2190, {%r1484, %r1483};
	xor.b64  	%rd2191, %rd2190, %rd2189;
	shf.l.wrap.b32 	%r1485, %r1479, %r1480, 25;
	shf.l.wrap.b32 	%r1486, %r1480, %r1479, 25;
	mov.b64 	%rd2192, {%r1486, %r1485};
	xor.b64  	%rd2193, %rd2191, %rd2192;
	xor.b64  	%rd2194, %rd2175, %rd2127;
	xor.b64  	%rd2195, %rd2175, %rd2151;
	and.b64  	%rd2196, %rd2195, %rd2194;
	xor.b64  	%rd2197, %rd2196, %rd2175;
	add.s64 	%rd2198, %rd2187, %rd2197;
	add.s64 	%rd2199, %rd2198, %rd2193;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1487,%dummy}, %rd2188;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1488}, %rd2188;
	}
	shf.r.wrap.b32 	%r1489, %r1488, %r1487, 14;
	shf.r.wrap.b32 	%r1490, %r1487, %r1488, 14;
	mov.b64 	%rd2200, {%r1490, %r1489};
	shf.r.wrap.b32 	%r1491, %r1488, %r1487, 18;
	shf.r.wrap.b32 	%r1492, %r1487, %r1488, 18;
	mov.b64 	%rd2201, {%r1492, %r1491};
	xor.b64  	%rd2202, %rd2201, %rd2200;
	shf.l.wrap.b32 	%r1493, %r1487, %r1488, 23;
	shf.l.wrap.b32 	%r1494, %r1488, %r1487, 23;
	mov.b64 	%rd2203, {%r1494, %r1493};
	xor.b64  	%rd2204, %rd2202, %rd2203;
	xor.b64  	%rd2205, %rd2164, %rd2140;
	and.b64  	%rd2206, %rd2188, %rd2205;
	xor.b64  	%rd2207, %rd2206, %rd2140;
	add.s64 	%rd2208, %rd2116, %rd1850;
	add.s64 	%rd2209, %rd2208, %rd82;
	add.s64 	%rd2210, %rd2209, %rd2207;
	add.s64 	%rd2211, %rd2210, %rd2204;
	add.s64 	%rd2212, %rd2211, %rd2127;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1495,%dummy}, %rd2199;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1496}, %rd2199;
	}
	shf.r.wrap.b32 	%r1497, %r1496, %r1495, 28;
	shf.r.wrap.b32 	%r1498, %r1495, %r1496, 28;
	mov.b64 	%rd2213, {%r1498, %r1497};
	shf.l.wrap.b32 	%r1499, %r1495, %r1496, 30;
	shf.l.wrap.b32 	%r1500, %r1496, %r1495, 30;
	mov.b64 	%rd2214, {%r1500, %r1499};
	xor.b64  	%rd2215, %rd2214, %rd2213;
	shf.l.wrap.b32 	%r1501, %r1495, %r1496, 25;
	shf.l.wrap.b32 	%r1502, %r1496, %r1495, 25;
	mov.b64 	%rd2216, {%r1502, %r1501};
	xor.b64  	%rd2217, %rd2215, %rd2216;
	xor.b64  	%rd2218, %rd2199, %rd2151;
	xor.b64  	%rd2219, %rd2199, %rd2175;
	and.b64  	%rd2220, %rd2219, %rd2218;
	xor.b64  	%rd2221, %rd2220, %rd2199;
	add.s64 	%rd2222, %rd2211, %rd2221;
	add.s64 	%rd2223, %rd2222, %rd2217;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1503,%dummy}, %rd2212;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1504}, %rd2212;
	}
	shf.r.wrap.b32 	%r1505, %r1504, %r1503, 14;
	shf.r.wrap.b32 	%r1506, %r1503, %r1504, 14;
	mov.b64 	%rd2224, {%r1506, %r1505};
	shf.r.wrap.b32 	%r1507, %r1504, %r1503, 18;
	shf.r.wrap.b32 	%r1508, %r1503, %r1504, 18;
	mov.b64 	%rd2225, {%r1508, %r1507};
	xor.b64  	%rd2226, %rd2225, %rd2224;
	shf.l.wrap.b32 	%r1509, %r1503, %r1504, 23;
	shf.l.wrap.b32 	%r1510, %r1504, %r1503, 23;
	mov.b64 	%rd2227, {%r1510, %r1509};
	xor.b64  	%rd2228, %rd2226, %rd2227;
	xor.b64  	%rd2229, %rd2188, %rd2164;
	and.b64  	%rd2230, %rd2212, %rd2229;
	xor.b64  	%rd2231, %rd2230, %rd2164;
	add.s64 	%rd2232, %rd2140, %rd1863;
	add.s64 	%rd2233, %rd2232, %rd83;
	add.s64 	%rd2234, %rd2233, %rd2231;
	add.s64 	%rd2235, %rd2234, %rd2228;
	add.s64 	%rd2236, %rd2235, %rd2151;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1511,%dummy}, %rd2223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1512}, %rd2223;
	}
	shf.r.wrap.b32 	%r1513, %r1512, %r1511, 28;
	shf.r.wrap.b32 	%r1514, %r1511, %r1512, 28;
	mov.b64 	%rd2237, {%r1514, %r1513};
	shf.l.wrap.b32 	%r1515, %r1511, %r1512, 30;
	shf.l.wrap.b32 	%r1516, %r1512, %r1511, 30;
	mov.b64 	%rd2238, {%r1516, %r1515};
	xor.b64  	%rd2239, %rd2238, %rd2237;
	shf.l.wrap.b32 	%r1517, %r1511, %r1512, 25;
	shf.l.wrap.b32 	%r1518, %r1512, %r1511, 25;
	mov.b64 	%rd2240, {%r1518, %r1517};
	xor.b64  	%rd2241, %rd2239, %rd2240;
	xor.b64  	%rd2242, %rd2223, %rd2175;
	xor.b64  	%rd2243, %rd2223, %rd2199;
	and.b64  	%rd2244, %rd2243, %rd2242;
	xor.b64  	%rd2245, %rd2244, %rd2223;
	add.s64 	%rd2246, %rd2235, %rd2245;
	add.s64 	%rd2247, %rd2246, %rd2241;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1519,%dummy}, %rd1850;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1520}, %rd1850;
	}
	shf.r.wrap.b32 	%r1521, %r1520, %r1519, 19;
	shf.r.wrap.b32 	%r1522, %r1519, %r1520, 19;
	mov.b64 	%rd2248, {%r1522, %r1521};
	shf.l.wrap.b32 	%r1523, %r1519, %r1520, 3;
	shf.l.wrap.b32 	%r1524, %r1520, %r1519, 3;
	mov.b64 	%rd2249, {%r1524, %r1523};
	shr.u64 	%rd2250, %rd1850, 6;
	xor.b64  	%rd2251, %rd2248, %rd2250;
	xor.b64  	%rd2252, %rd2251, %rd2249;
	shf.r.wrap.b32 	%r1525, %r1134, %r1133, 1;
	shf.r.wrap.b32 	%r1526, %r1133, %r1134, 1;
	mov.b64 	%rd2253, {%r1526, %r1525};
	shf.r.wrap.b32 	%r1527, %r1134, %r1133, 8;
	shf.r.wrap.b32 	%r1528, %r1133, %r1134, 8;
	mov.b64 	%rd2254, {%r1528, %r1527};
	shr.u64 	%rd2255, %rd1681, 7;
	xor.b64  	%rd2256, %rd2253, %rd2255;
	xor.b64  	%rd2257, %rd2256, %rd2254;
	add.s64 	%rd2258, %rd1785, %rd1668;
	add.s64 	%rd2259, %rd2258, %rd2252;
	add.s64 	%rd2260, %rd2259, %rd2257;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1529,%dummy}, %rd1863;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1530}, %rd1863;
	}
	shf.r.wrap.b32 	%r1531, %r1530, %r1529, 19;
	shf.r.wrap.b32 	%r1532, %r1529, %r1530, 19;
	mov.b64 	%rd2261, {%r1532, %r1531};
	shf.l.wrap.b32 	%r1533, %r1529, %r1530, 3;
	shf.l.wrap.b32 	%r1534, %r1530, %r1529, 3;
	mov.b64 	%rd2262, {%r1534, %r1533};
	shr.u64 	%rd2263, %rd1863, 6;
	xor.b64  	%rd2264, %rd2261, %rd2263;
	xor.b64  	%rd2265, %rd2264, %rd2262;
	shf.r.wrap.b32 	%r1535, %r1144, %r1143, 1;
	shf.r.wrap.b32 	%r1536, %r1143, %r1144, 1;
	mov.b64 	%rd2266, {%r1536, %r1535};
	shf.r.wrap.b32 	%r1537, %r1144, %r1143, 8;
	shf.r.wrap.b32 	%r1538, %r1143, %r1144, 8;
	mov.b64 	%rd2267, {%r1538, %r1537};
	shr.u64 	%rd2268, %rd1694, 7;
	xor.b64  	%rd2269, %rd2266, %rd2268;
	xor.b64  	%rd2270, %rd2269, %rd2267;
	add.s64 	%rd2271, %rd1798, %rd1681;
	add.s64 	%rd2272, %rd2271, %rd2265;
	add.s64 	%rd2273, %rd2272, %rd2270;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1539,%dummy}, %rd2260;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1540}, %rd2260;
	}
	shf.r.wrap.b32 	%r1541, %r1540, %r1539, 19;
	shf.r.wrap.b32 	%r1542, %r1539, %r1540, 19;
	mov.b64 	%rd2274, {%r1542, %r1541};
	shf.l.wrap.b32 	%r1543, %r1539, %r1540, 3;
	shf.l.wrap.b32 	%r1544, %r1540, %r1539, 3;
	mov.b64 	%rd2275, {%r1544, %r1543};
	shr.u64 	%rd2276, %rd2260, 6;
	xor.b64  	%rd2277, %rd2274, %rd2276;
	xor.b64  	%rd2278, %rd2277, %rd2275;
	shf.r.wrap.b32 	%r1545, %r1154, %r1153, 1;
	shf.r.wrap.b32 	%r1546, %r1153, %r1154, 1;
	mov.b64 	%rd2279, {%r1546, %r1545};
	shf.r.wrap.b32 	%r1547, %r1154, %r1153, 8;
	shf.r.wrap.b32 	%r1548, %r1153, %r1154, 8;
	mov.b64 	%rd2280, {%r1548, %r1547};
	shr.u64 	%rd2281, %rd1707, 7;
	xor.b64  	%rd2282, %rd2279, %rd2281;
	xor.b64  	%rd2283, %rd2282, %rd2280;
	add.s64 	%rd2284, %rd1811, %rd1694;
	add.s64 	%rd2285, %rd2284, %rd2278;
	add.s64 	%rd2286, %rd2285, %rd2283;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1549,%dummy}, %rd2273;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1550}, %rd2273;
	}
	shf.r.wrap.b32 	%r1551, %r1550, %r1549, 19;
	shf.r.wrap.b32 	%r1552, %r1549, %r1550, 19;
	mov.b64 	%rd2287, {%r1552, %r1551};
	shf.l.wrap.b32 	%r1553, %r1549, %r1550, 3;
	shf.l.wrap.b32 	%r1554, %r1550, %r1549, 3;
	mov.b64 	%rd2288, {%r1554, %r1553};
	shr.u64 	%rd2289, %rd2273, 6;
	xor.b64  	%rd2290, %rd2287, %rd2289;
	xor.b64  	%rd2291, %rd2290, %rd2288;
	shf.r.wrap.b32 	%r1555, %r1164, %r1163, 1;
	shf.r.wrap.b32 	%r1556, %r1163, %r1164, 1;
	mov.b64 	%rd2292, {%r1556, %r1555};
	shf.r.wrap.b32 	%r1557, %r1164, %r1163, 8;
	shf.r.wrap.b32 	%r1558, %r1163, %r1164, 8;
	mov.b64 	%rd2293, {%r1558, %r1557};
	shr.u64 	%rd2294, %rd1720, 7;
	xor.b64  	%rd2295, %rd2292, %rd2294;
	xor.b64  	%rd2296, %rd2295, %rd2293;
	add.s64 	%rd2297, %rd1824, %rd1707;
	add.s64 	%rd2298, %rd2297, %rd2291;
	add.s64 	%rd2299, %rd2298, %rd2296;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1559,%dummy}, %rd2286;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1560}, %rd2286;
	}
	shf.r.wrap.b32 	%r1561, %r1560, %r1559, 19;
	shf.r.wrap.b32 	%r1562, %r1559, %r1560, 19;
	mov.b64 	%rd2300, {%r1562, %r1561};
	shf.l.wrap.b32 	%r1563, %r1559, %r1560, 3;
	shf.l.wrap.b32 	%r1564, %r1560, %r1559, 3;
	mov.b64 	%rd2301, {%r1564, %r1563};
	shr.u64 	%rd2302, %rd2286, 6;
	xor.b64  	%rd2303, %rd2300, %rd2302;
	xor.b64  	%rd2304, %rd2303, %rd2301;
	shf.r.wrap.b32 	%r1565, %r1174, %r1173, 1;
	shf.r.wrap.b32 	%r1566, %r1173, %r1174, 1;
	mov.b64 	%rd2305, {%r1566, %r1565};
	shf.r.wrap.b32 	%r1567, %r1174, %r1173, 8;
	shf.r.wrap.b32 	%r1568, %r1173, %r1174, 8;
	mov.b64 	%rd2306, {%r1568, %r1567};
	shr.u64 	%rd2307, %rd1733, 7;
	xor.b64  	%rd2308, %rd2305, %rd2307;
	xor.b64  	%rd2309, %rd2308, %rd2306;
	add.s64 	%rd2310, %rd1837, %rd1720;
	add.s64 	%rd2311, %rd2310, %rd2304;
	add.s64 	%rd2312, %rd2311, %rd2309;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1569,%dummy}, %rd2299;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1570}, %rd2299;
	}
	shf.r.wrap.b32 	%r1571, %r1570, %r1569, 19;
	shf.r.wrap.b32 	%r1572, %r1569, %r1570, 19;
	mov.b64 	%rd2313, {%r1572, %r1571};
	shf.l.wrap.b32 	%r1573, %r1569, %r1570, 3;
	shf.l.wrap.b32 	%r1574, %r1570, %r1569, 3;
	mov.b64 	%rd2314, {%r1574, %r1573};
	shr.u64 	%rd2315, %rd2299, 6;
	xor.b64  	%rd2316, %rd2313, %rd2315;
	xor.b64  	%rd2317, %rd2316, %rd2314;
	shf.r.wrap.b32 	%r1575, %r1184, %r1183, 1;
	shf.r.wrap.b32 	%r1576, %r1183, %r1184, 1;
	mov.b64 	%rd2318, {%r1576, %r1575};
	shf.r.wrap.b32 	%r1577, %r1184, %r1183, 8;
	shf.r.wrap.b32 	%r1578, %r1183, %r1184, 8;
	mov.b64 	%rd2319, {%r1578, %r1577};
	shr.u64 	%rd2320, %rd1746, 7;
	xor.b64  	%rd2321, %rd2318, %rd2320;
	xor.b64  	%rd2322, %rd2321, %rd2319;
	add.s64 	%rd2323, %rd1850, %rd1733;
	add.s64 	%rd2324, %rd2323, %rd2317;
	add.s64 	%rd2325, %rd2324, %rd2322;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1579,%dummy}, %rd2312;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1580}, %rd2312;
	}
	shf.r.wrap.b32 	%r1581, %r1580, %r1579, 19;
	shf.r.wrap.b32 	%r1582, %r1579, %r1580, 19;
	mov.b64 	%rd2326, {%r1582, %r1581};
	shf.l.wrap.b32 	%r1583, %r1579, %r1580, 3;
	shf.l.wrap.b32 	%r1584, %r1580, %r1579, 3;
	mov.b64 	%rd2327, {%r1584, %r1583};
	shr.u64 	%rd2328, %rd2312, 6;
	xor.b64  	%rd2329, %rd2326, %rd2328;
	xor.b64  	%rd2330, %rd2329, %rd2327;
	shf.r.wrap.b32 	%r1585, %r1194, %r1193, 1;
	shf.r.wrap.b32 	%r1586, %r1193, %r1194, 1;
	mov.b64 	%rd2331, {%r1586, %r1585};
	shf.r.wrap.b32 	%r1587, %r1194, %r1193, 8;
	shf.r.wrap.b32 	%r1588, %r1193, %r1194, 8;
	mov.b64 	%rd2332, {%r1588, %r1587};
	shr.u64 	%rd2333, %rd1759, 7;
	xor.b64  	%rd2334, %rd2331, %rd2333;
	xor.b64  	%rd2335, %rd2334, %rd2332;
	add.s64 	%rd2336, %rd1863, %rd1746;
	add.s64 	%rd2337, %rd2336, %rd2330;
	add.s64 	%rd2338, %rd2337, %rd2335;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1589,%dummy}, %rd2325;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1590}, %rd2325;
	}
	shf.r.wrap.b32 	%r1591, %r1590, %r1589, 19;
	shf.r.wrap.b32 	%r1592, %r1589, %r1590, 19;
	mov.b64 	%rd2339, {%r1592, %r1591};
	shf.l.wrap.b32 	%r1593, %r1589, %r1590, 3;
	shf.l.wrap.b32 	%r1594, %r1590, %r1589, 3;
	mov.b64 	%rd2340, {%r1594, %r1593};
	shr.u64 	%rd2341, %rd2325, 6;
	xor.b64  	%rd2342, %rd2339, %rd2341;
	xor.b64  	%rd2343, %rd2342, %rd2340;
	shf.r.wrap.b32 	%r1595, %r1204, %r1203, 1;
	shf.r.wrap.b32 	%r1596, %r1203, %r1204, 1;
	mov.b64 	%rd2344, {%r1596, %r1595};
	shf.r.wrap.b32 	%r1597, %r1204, %r1203, 8;
	shf.r.wrap.b32 	%r1598, %r1203, %r1204, 8;
	mov.b64 	%rd2345, {%r1598, %r1597};
	shr.u64 	%rd2346, %rd1772, 7;
	xor.b64  	%rd2347, %rd2344, %rd2346;
	xor.b64  	%rd2348, %rd2347, %rd2345;
	add.s64 	%rd2349, %rd2260, %rd1759;
	add.s64 	%rd2350, %rd2349, %rd2343;
	add.s64 	%rd2351, %rd2350, %rd2348;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1599,%dummy}, %rd2338;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1600}, %rd2338;
	}
	shf.r.wrap.b32 	%r1601, %r1600, %r1599, 19;
	shf.r.wrap.b32 	%r1602, %r1599, %r1600, 19;
	mov.b64 	%rd2352, {%r1602, %r1601};
	shf.l.wrap.b32 	%r1603, %r1599, %r1600, 3;
	shf.l.wrap.b32 	%r1604, %r1600, %r1599, 3;
	mov.b64 	%rd2353, {%r1604, %r1603};
	shr.u64 	%rd2354, %rd2338, 6;
	xor.b64  	%rd2355, %rd2352, %rd2354;
	xor.b64  	%rd2356, %rd2355, %rd2353;
	shf.r.wrap.b32 	%r1605, %r1214, %r1213, 1;
	shf.r.wrap.b32 	%r1606, %r1213, %r1214, 1;
	mov.b64 	%rd2357, {%r1606, %r1605};
	shf.r.wrap.b32 	%r1607, %r1214, %r1213, 8;
	shf.r.wrap.b32 	%r1608, %r1213, %r1214, 8;
	mov.b64 	%rd2358, {%r1608, %r1607};
	shr.u64 	%rd2359, %rd1785, 7;
	xor.b64  	%rd2360, %rd2357, %rd2359;
	xor.b64  	%rd2361, %rd2360, %rd2358;
	add.s64 	%rd2362, %rd2273, %rd1772;
	add.s64 	%rd2363, %rd2362, %rd2356;
	add.s64 	%rd2364, %rd2363, %rd2361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1609,%dummy}, %rd2351;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1610}, %rd2351;
	}
	shf.r.wrap.b32 	%r1611, %r1610, %r1609, 19;
	shf.r.wrap.b32 	%r1612, %r1609, %r1610, 19;
	mov.b64 	%rd2365, {%r1612, %r1611};
	shf.l.wrap.b32 	%r1613, %r1609, %r1610, 3;
	shf.l.wrap.b32 	%r1614, %r1610, %r1609, 3;
	mov.b64 	%rd2366, {%r1614, %r1613};
	shr.u64 	%rd2367, %rd2351, 6;
	xor.b64  	%rd2368, %rd2365, %rd2367;
	xor.b64  	%rd2369, %rd2368, %rd2366;
	shf.r.wrap.b32 	%r1615, %r1224, %r1223, 1;
	shf.r.wrap.b32 	%r1616, %r1223, %r1224, 1;
	mov.b64 	%rd2370, {%r1616, %r1615};
	shf.r.wrap.b32 	%r1617, %r1224, %r1223, 8;
	shf.r.wrap.b32 	%r1618, %r1223, %r1224, 8;
	mov.b64 	%rd2371, {%r1618, %r1617};
	shr.u64 	%rd2372, %rd1798, 7;
	xor.b64  	%rd2373, %rd2370, %rd2372;
	xor.b64  	%rd2374, %rd2373, %rd2371;
	add.s64 	%rd2375, %rd2286, %rd1785;
	add.s64 	%rd2376, %rd2375, %rd2369;
	add.s64 	%rd2377, %rd2376, %rd2374;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1619,%dummy}, %rd2364;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1620}, %rd2364;
	}
	shf.r.wrap.b32 	%r1621, %r1620, %r1619, 19;
	shf.r.wrap.b32 	%r1622, %r1619, %r1620, 19;
	mov.b64 	%rd2378, {%r1622, %r1621};
	shf.l.wrap.b32 	%r1623, %r1619, %r1620, 3;
	shf.l.wrap.b32 	%r1624, %r1620, %r1619, 3;
	mov.b64 	%rd2379, {%r1624, %r1623};
	shr.u64 	%rd2380, %rd2364, 6;
	xor.b64  	%rd2381, %rd2378, %rd2380;
	xor.b64  	%rd2382, %rd2381, %rd2379;
	shf.r.wrap.b32 	%r1625, %r1234, %r1233, 1;
	shf.r.wrap.b32 	%r1626, %r1233, %r1234, 1;
	mov.b64 	%rd2383, {%r1626, %r1625};
	shf.r.wrap.b32 	%r1627, %r1234, %r1233, 8;
	shf.r.wrap.b32 	%r1628, %r1233, %r1234, 8;
	mov.b64 	%rd2384, {%r1628, %r1627};
	shr.u64 	%rd2385, %rd1811, 7;
	xor.b64  	%rd2386, %rd2383, %rd2385;
	xor.b64  	%rd2387, %rd2386, %rd2384;
	add.s64 	%rd2388, %rd2299, %rd1798;
	add.s64 	%rd2389, %rd2388, %rd2382;
	add.s64 	%rd2390, %rd2389, %rd2387;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1629,%dummy}, %rd2377;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1630}, %rd2377;
	}
	shf.r.wrap.b32 	%r1631, %r1630, %r1629, 19;
	shf.r.wrap.b32 	%r1632, %r1629, %r1630, 19;
	mov.b64 	%rd2391, {%r1632, %r1631};
	shf.l.wrap.b32 	%r1633, %r1629, %r1630, 3;
	shf.l.wrap.b32 	%r1634, %r1630, %r1629, 3;
	mov.b64 	%rd2392, {%r1634, %r1633};
	shr.u64 	%rd2393, %rd2377, 6;
	xor.b64  	%rd2394, %rd2391, %rd2393;
	xor.b64  	%rd2395, %rd2394, %rd2392;
	shf.r.wrap.b32 	%r1635, %r1244, %r1243, 1;
	shf.r.wrap.b32 	%r1636, %r1243, %r1244, 1;
	mov.b64 	%rd2396, {%r1636, %r1635};
	shf.r.wrap.b32 	%r1637, %r1244, %r1243, 8;
	shf.r.wrap.b32 	%r1638, %r1243, %r1244, 8;
	mov.b64 	%rd2397, {%r1638, %r1637};
	shr.u64 	%rd2398, %rd1824, 7;
	xor.b64  	%rd2399, %rd2396, %rd2398;
	xor.b64  	%rd2400, %rd2399, %rd2397;
	add.s64 	%rd2401, %rd2312, %rd1811;
	add.s64 	%rd2402, %rd2401, %rd2395;
	add.s64 	%rd2403, %rd2402, %rd2400;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1639,%dummy}, %rd2390;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1640}, %rd2390;
	}
	shf.r.wrap.b32 	%r1641, %r1640, %r1639, 19;
	shf.r.wrap.b32 	%r1642, %r1639, %r1640, 19;
	mov.b64 	%rd2404, {%r1642, %r1641};
	shf.l.wrap.b32 	%r1643, %r1639, %r1640, 3;
	shf.l.wrap.b32 	%r1644, %r1640, %r1639, 3;
	mov.b64 	%rd2405, {%r1644, %r1643};
	shr.u64 	%rd2406, %rd2390, 6;
	xor.b64  	%rd2407, %rd2404, %rd2406;
	xor.b64  	%rd2408, %rd2407, %rd2405;
	shf.r.wrap.b32 	%r1645, %r1254, %r1253, 1;
	shf.r.wrap.b32 	%r1646, %r1253, %r1254, 1;
	mov.b64 	%rd2409, {%r1646, %r1645};
	shf.r.wrap.b32 	%r1647, %r1254, %r1253, 8;
	shf.r.wrap.b32 	%r1648, %r1253, %r1254, 8;
	mov.b64 	%rd2410, {%r1648, %r1647};
	shr.u64 	%rd2411, %rd1837, 7;
	xor.b64  	%rd2412, %rd2409, %rd2411;
	xor.b64  	%rd2413, %rd2412, %rd2410;
	add.s64 	%rd2414, %rd2325, %rd1824;
	add.s64 	%rd2415, %rd2414, %rd2408;
	add.s64 	%rd2416, %rd2415, %rd2413;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1649,%dummy}, %rd2403;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1650}, %rd2403;
	}
	shf.r.wrap.b32 	%r1651, %r1650, %r1649, 19;
	shf.r.wrap.b32 	%r1652, %r1649, %r1650, 19;
	mov.b64 	%rd2417, {%r1652, %r1651};
	shf.l.wrap.b32 	%r1653, %r1649, %r1650, 3;
	shf.l.wrap.b32 	%r1654, %r1650, %r1649, 3;
	mov.b64 	%rd2418, {%r1654, %r1653};
	shr.u64 	%rd2419, %rd2403, 6;
	xor.b64  	%rd2420, %rd2417, %rd2419;
	xor.b64  	%rd2421, %rd2420, %rd2418;
	shf.r.wrap.b32 	%r1655, %r1520, %r1519, 1;
	shf.r.wrap.b32 	%r1656, %r1519, %r1520, 1;
	mov.b64 	%rd2422, {%r1656, %r1655};
	shf.r.wrap.b32 	%r1657, %r1520, %r1519, 8;
	shf.r.wrap.b32 	%r1658, %r1519, %r1520, 8;
	mov.b64 	%rd2423, {%r1658, %r1657};
	shr.u64 	%rd2424, %rd1850, 7;
	xor.b64  	%rd2425, %rd2422, %rd2424;
	xor.b64  	%rd2426, %rd2425, %rd2423;
	add.s64 	%rd2427, %rd2338, %rd1837;
	add.s64 	%rd2428, %rd2427, %rd2421;
	add.s64 	%rd2429, %rd2428, %rd2426;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1659,%dummy}, %rd2416;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1660}, %rd2416;
	}
	shf.r.wrap.b32 	%r1661, %r1660, %r1659, 19;
	shf.r.wrap.b32 	%r1662, %r1659, %r1660, 19;
	mov.b64 	%rd2430, {%r1662, %r1661};
	shf.l.wrap.b32 	%r1663, %r1659, %r1660, 3;
	shf.l.wrap.b32 	%r1664, %r1660, %r1659, 3;
	mov.b64 	%rd2431, {%r1664, %r1663};
	shr.u64 	%rd2432, %rd2416, 6;
	xor.b64  	%rd2433, %rd2430, %rd2432;
	xor.b64  	%rd2434, %rd2433, %rd2431;
	shf.r.wrap.b32 	%r1665, %r1530, %r1529, 1;
	shf.r.wrap.b32 	%r1666, %r1529, %r1530, 1;
	mov.b64 	%rd2435, {%r1666, %r1665};
	shf.r.wrap.b32 	%r1667, %r1530, %r1529, 8;
	shf.r.wrap.b32 	%r1668, %r1529, %r1530, 8;
	mov.b64 	%rd2436, {%r1668, %r1667};
	shr.u64 	%rd2437, %rd1863, 7;
	xor.b64  	%rd2438, %rd2435, %rd2437;
	xor.b64  	%rd2439, %rd2438, %rd2436;
	add.s64 	%rd2440, %rd2351, %rd1850;
	add.s64 	%rd2441, %rd2440, %rd2434;
	add.s64 	%rd2442, %rd2441, %rd2439;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1669,%dummy}, %rd2429;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1670}, %rd2429;
	}
	shf.r.wrap.b32 	%r1671, %r1670, %r1669, 19;
	shf.r.wrap.b32 	%r1672, %r1669, %r1670, 19;
	mov.b64 	%rd2443, {%r1672, %r1671};
	shf.l.wrap.b32 	%r1673, %r1669, %r1670, 3;
	shf.l.wrap.b32 	%r1674, %r1670, %r1669, 3;
	mov.b64 	%rd2444, {%r1674, %r1673};
	shr.u64 	%rd2445, %rd2429, 6;
	xor.b64  	%rd2446, %rd2443, %rd2445;
	xor.b64  	%rd2447, %rd2446, %rd2444;
	shf.r.wrap.b32 	%r1675, %r1540, %r1539, 1;
	shf.r.wrap.b32 	%r1676, %r1539, %r1540, 1;
	mov.b64 	%rd2448, {%r1676, %r1675};
	shf.r.wrap.b32 	%r1677, %r1540, %r1539, 8;
	shf.r.wrap.b32 	%r1678, %r1539, %r1540, 8;
	mov.b64 	%rd2449, {%r1678, %r1677};
	shr.u64 	%rd2450, %rd2260, 7;
	xor.b64  	%rd2451, %rd2448, %rd2450;
	xor.b64  	%rd2452, %rd2451, %rd2449;
	add.s64 	%rd2453, %rd2364, %rd1863;
	add.s64 	%rd2454, %rd2453, %rd2447;
	add.s64 	%rd2455, %rd2454, %rd2452;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1679,%dummy}, %rd2236;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1680}, %rd2236;
	}
	shf.r.wrap.b32 	%r1681, %r1680, %r1679, 14;
	shf.r.wrap.b32 	%r1682, %r1679, %r1680, 14;
	mov.b64 	%rd2456, {%r1682, %r1681};
	shf.r.wrap.b32 	%r1683, %r1680, %r1679, 18;
	shf.r.wrap.b32 	%r1684, %r1679, %r1680, 18;
	mov.b64 	%rd2457, {%r1684, %r1683};
	xor.b64  	%rd2458, %rd2457, %rd2456;
	shf.l.wrap.b32 	%r1685, %r1679, %r1680, 23;
	shf.l.wrap.b32 	%r1686, %r1680, %r1679, 23;
	mov.b64 	%rd2459, {%r1686, %r1685};
	xor.b64  	%rd2460, %rd2458, %rd2459;
	xor.b64  	%rd2461, %rd2212, %rd2188;
	and.b64  	%rd2462, %rd2461, %rd2236;
	xor.b64  	%rd2463, %rd2462, %rd2188;
	add.s64 	%rd2464, %rd2463, %rd2164;
	add.s64 	%rd2465, %rd2464, %rd2260;
	add.s64 	%rd2466, %rd2465, %rd84;
	add.s64 	%rd2467, %rd2466, %rd2460;
	add.s64 	%rd2468, %rd2467, %rd2175;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1687,%dummy}, %rd2247;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1688}, %rd2247;
	}
	shf.r.wrap.b32 	%r1689, %r1688, %r1687, 28;
	shf.r.wrap.b32 	%r1690, %r1687, %r1688, 28;
	mov.b64 	%rd2469, {%r1690, %r1689};
	shf.l.wrap.b32 	%r1691, %r1687, %r1688, 30;
	shf.l.wrap.b32 	%r1692, %r1688, %r1687, 30;
	mov.b64 	%rd2470, {%r1692, %r1691};
	xor.b64  	%rd2471, %rd2470, %rd2469;
	shf.l.wrap.b32 	%r1693, %r1687, %r1688, 25;
	shf.l.wrap.b32 	%r1694, %r1688, %r1687, 25;
	mov.b64 	%rd2472, {%r1694, %r1693};
	xor.b64  	%rd2473, %rd2471, %rd2472;
	xor.b64  	%rd2474, %rd2247, %rd2199;
	xor.b64  	%rd2475, %rd2247, %rd2223;
	and.b64  	%rd2476, %rd2475, %rd2474;
	xor.b64  	%rd2477, %rd2476, %rd2247;
	add.s64 	%rd2478, %rd2467, %rd2477;
	add.s64 	%rd2479, %rd2478, %rd2473;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1695,%dummy}, %rd2468;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1696}, %rd2468;
	}
	shf.r.wrap.b32 	%r1697, %r1696, %r1695, 14;
	shf.r.wrap.b32 	%r1698, %r1695, %r1696, 14;
	mov.b64 	%rd2480, {%r1698, %r1697};
	shf.r.wrap.b32 	%r1699, %r1696, %r1695, 18;
	shf.r.wrap.b32 	%r1700, %r1695, %r1696, 18;
	mov.b64 	%rd2481, {%r1700, %r1699};
	xor.b64  	%rd2482, %rd2481, %rd2480;
	shf.l.wrap.b32 	%r1701, %r1695, %r1696, 23;
	shf.l.wrap.b32 	%r1702, %r1696, %r1695, 23;
	mov.b64 	%rd2483, {%r1702, %r1701};
	xor.b64  	%rd2484, %rd2482, %rd2483;
	xor.b64  	%rd2485, %rd2236, %rd2212;
	and.b64  	%rd2486, %rd2468, %rd2485;
	xor.b64  	%rd2487, %rd2486, %rd2212;
	add.s64 	%rd2488, %rd2273, %rd2188;
	add.s64 	%rd2489, %rd2488, %rd85;
	add.s64 	%rd2490, %rd2489, %rd2487;
	add.s64 	%rd2491, %rd2490, %rd2484;
	add.s64 	%rd2492, %rd2491, %rd2199;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1703,%dummy}, %rd2479;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1704}, %rd2479;
	}
	shf.r.wrap.b32 	%r1705, %r1704, %r1703, 28;
	shf.r.wrap.b32 	%r1706, %r1703, %r1704, 28;
	mov.b64 	%rd2493, {%r1706, %r1705};
	shf.l.wrap.b32 	%r1707, %r1703, %r1704, 30;
	shf.l.wrap.b32 	%r1708, %r1704, %r1703, 30;
	mov.b64 	%rd2494, {%r1708, %r1707};
	xor.b64  	%rd2495, %rd2494, %rd2493;
	shf.l.wrap.b32 	%r1709, %r1703, %r1704, 25;
	shf.l.wrap.b32 	%r1710, %r1704, %r1703, 25;
	mov.b64 	%rd2496, {%r1710, %r1709};
	xor.b64  	%rd2497, %rd2495, %rd2496;
	xor.b64  	%rd2498, %rd2479, %rd2223;
	xor.b64  	%rd2499, %rd2479, %rd2247;
	and.b64  	%rd2500, %rd2499, %rd2498;
	xor.b64  	%rd2501, %rd2500, %rd2479;
	add.s64 	%rd2502, %rd2491, %rd2501;
	add.s64 	%rd2503, %rd2502, %rd2497;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1711,%dummy}, %rd2492;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1712}, %rd2492;
	}
	shf.r.wrap.b32 	%r1713, %r1712, %r1711, 14;
	shf.r.wrap.b32 	%r1714, %r1711, %r1712, 14;
	mov.b64 	%rd2504, {%r1714, %r1713};
	shf.r.wrap.b32 	%r1715, %r1712, %r1711, 18;
	shf.r.wrap.b32 	%r1716, %r1711, %r1712, 18;
	mov.b64 	%rd2505, {%r1716, %r1715};
	xor.b64  	%rd2506, %rd2505, %rd2504;
	shf.l.wrap.b32 	%r1717, %r1711, %r1712, 23;
	shf.l.wrap.b32 	%r1718, %r1712, %r1711, 23;
	mov.b64 	%rd2507, {%r1718, %r1717};
	xor.b64  	%rd2508, %rd2506, %rd2507;
	xor.b64  	%rd2509, %rd2468, %rd2236;
	and.b64  	%rd2510, %rd2492, %rd2509;
	xor.b64  	%rd2511, %rd2510, %rd2236;
	add.s64 	%rd2512, %rd2286, %rd2212;
	add.s64 	%rd2513, %rd2512, %rd86;
	add.s64 	%rd2514, %rd2513, %rd2511;
	add.s64 	%rd2515, %rd2514, %rd2508;
	add.s64 	%rd2516, %rd2515, %rd2223;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1719,%dummy}, %rd2503;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1720}, %rd2503;
	}
	shf.r.wrap.b32 	%r1721, %r1720, %r1719, 28;
	shf.r.wrap.b32 	%r1722, %r1719, %r1720, 28;
	mov.b64 	%rd2517, {%r1722, %r1721};
	shf.l.wrap.b32 	%r1723, %r1719, %r1720, 30;
	shf.l.wrap.b32 	%r1724, %r1720, %r1719, 30;
	mov.b64 	%rd2518, {%r1724, %r1723};
	xor.b64  	%rd2519, %rd2518, %rd2517;
	shf.l.wrap.b32 	%r1725, %r1719, %r1720, 25;
	shf.l.wrap.b32 	%r1726, %r1720, %r1719, 25;
	mov.b64 	%rd2520, {%r1726, %r1725};
	xor.b64  	%rd2521, %rd2519, %rd2520;
	xor.b64  	%rd2522, %rd2503, %rd2247;
	xor.b64  	%rd2523, %rd2503, %rd2479;
	and.b64  	%rd2524, %rd2523, %rd2522;
	xor.b64  	%rd2525, %rd2524, %rd2503;
	add.s64 	%rd2526, %rd2515, %rd2525;
	add.s64 	%rd2527, %rd2526, %rd2521;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1727,%dummy}, %rd2516;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1728}, %rd2516;
	}
	shf.r.wrap.b32 	%r1729, %r1728, %r1727, 14;
	shf.r.wrap.b32 	%r1730, %r1727, %r1728, 14;
	mov.b64 	%rd2528, {%r1730, %r1729};
	shf.r.wrap.b32 	%r1731, %r1728, %r1727, 18;
	shf.r.wrap.b32 	%r1732, %r1727, %r1728, 18;
	mov.b64 	%rd2529, {%r1732, %r1731};
	xor.b64  	%rd2530, %rd2529, %rd2528;
	shf.l.wrap.b32 	%r1733, %r1727, %r1728, 23;
	shf.l.wrap.b32 	%r1734, %r1728, %r1727, 23;
	mov.b64 	%rd2531, {%r1734, %r1733};
	xor.b64  	%rd2532, %rd2530, %rd2531;
	xor.b64  	%rd2533, %rd2492, %rd2468;
	and.b64  	%rd2534, %rd2516, %rd2533;
	xor.b64  	%rd2535, %rd2534, %rd2468;
	add.s64 	%rd2536, %rd2299, %rd2236;
	add.s64 	%rd2537, %rd2536, %rd87;
	add.s64 	%rd2538, %rd2537, %rd2535;
	add.s64 	%rd2539, %rd2538, %rd2532;
	add.s64 	%rd2540, %rd2539, %rd2247;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1735,%dummy}, %rd2527;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1736}, %rd2527;
	}
	shf.r.wrap.b32 	%r1737, %r1736, %r1735, 28;
	shf.r.wrap.b32 	%r1738, %r1735, %r1736, 28;
	mov.b64 	%rd2541, {%r1738, %r1737};
	shf.l.wrap.b32 	%r1739, %r1735, %r1736, 30;
	shf.l.wrap.b32 	%r1740, %r1736, %r1735, 30;
	mov.b64 	%rd2542, {%r1740, %r1739};
	xor.b64  	%rd2543, %rd2542, %rd2541;
	shf.l.wrap.b32 	%r1741, %r1735, %r1736, 25;
	shf.l.wrap.b32 	%r1742, %r1736, %r1735, 25;
	mov.b64 	%rd2544, {%r1742, %r1741};
	xor.b64  	%rd2545, %rd2543, %rd2544;
	xor.b64  	%rd2546, %rd2527, %rd2479;
	xor.b64  	%rd2547, %rd2527, %rd2503;
	and.b64  	%rd2548, %rd2547, %rd2546;
	xor.b64  	%rd2549, %rd2548, %rd2527;
	add.s64 	%rd2550, %rd2539, %rd2549;
	add.s64 	%rd2551, %rd2550, %rd2545;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1743,%dummy}, %rd2540;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1744}, %rd2540;
	}
	shf.r.wrap.b32 	%r1745, %r1744, %r1743, 14;
	shf.r.wrap.b32 	%r1746, %r1743, %r1744, 14;
	mov.b64 	%rd2552, {%r1746, %r1745};
	shf.r.wrap.b32 	%r1747, %r1744, %r1743, 18;
	shf.r.wrap.b32 	%r1748, %r1743, %r1744, 18;
	mov.b64 	%rd2553, {%r1748, %r1747};
	xor.b64  	%rd2554, %rd2553, %rd2552;
	shf.l.wrap.b32 	%r1749, %r1743, %r1744, 23;
	shf.l.wrap.b32 	%r1750, %r1744, %r1743, 23;
	mov.b64 	%rd2555, {%r1750, %r1749};
	xor.b64  	%rd2556, %rd2554, %rd2555;
	xor.b64  	%rd2557, %rd2516, %rd2492;
	and.b64  	%rd2558, %rd2540, %rd2557;
	xor.b64  	%rd2559, %rd2558, %rd2492;
	add.s64 	%rd2560, %rd2468, %rd2312;
	add.s64 	%rd2561, %rd2560, %rd88;
	add.s64 	%rd2562, %rd2561, %rd2559;
	add.s64 	%rd2563, %rd2562, %rd2556;
	add.s64 	%rd2564, %rd2563, %rd2479;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1751,%dummy}, %rd2551;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1752}, %rd2551;
	}
	shf.r.wrap.b32 	%r1753, %r1752, %r1751, 28;
	shf.r.wrap.b32 	%r1754, %r1751, %r1752, 28;
	mov.b64 	%rd2565, {%r1754, %r1753};
	shf.l.wrap.b32 	%r1755, %r1751, %r1752, 30;
	shf.l.wrap.b32 	%r1756, %r1752, %r1751, 30;
	mov.b64 	%rd2566, {%r1756, %r1755};
	xor.b64  	%rd2567, %rd2566, %rd2565;
	shf.l.wrap.b32 	%r1757, %r1751, %r1752, 25;
	shf.l.wrap.b32 	%r1758, %r1752, %r1751, 25;
	mov.b64 	%rd2568, {%r1758, %r1757};
	xor.b64  	%rd2569, %rd2567, %rd2568;
	xor.b64  	%rd2570, %rd2551, %rd2503;
	xor.b64  	%rd2571, %rd2551, %rd2527;
	and.b64  	%rd2572, %rd2571, %rd2570;
	xor.b64  	%rd2573, %rd2572, %rd2551;
	add.s64 	%rd2574, %rd2563, %rd2573;
	add.s64 	%rd2575, %rd2574, %rd2569;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1759,%dummy}, %rd2564;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1760}, %rd2564;
	}
	shf.r.wrap.b32 	%r1761, %r1760, %r1759, 14;
	shf.r.wrap.b32 	%r1762, %r1759, %r1760, 14;
	mov.b64 	%rd2576, {%r1762, %r1761};
	shf.r.wrap.b32 	%r1763, %r1760, %r1759, 18;
	shf.r.wrap.b32 	%r1764, %r1759, %r1760, 18;
	mov.b64 	%rd2577, {%r1764, %r1763};
	xor.b64  	%rd2578, %rd2577, %rd2576;
	shf.l.wrap.b32 	%r1765, %r1759, %r1760, 23;
	shf.l.wrap.b32 	%r1766, %r1760, %r1759, 23;
	mov.b64 	%rd2579, {%r1766, %r1765};
	xor.b64  	%rd2580, %rd2578, %rd2579;
	xor.b64  	%rd2581, %rd2540, %rd2516;
	and.b64  	%rd2582, %rd2564, %rd2581;
	xor.b64  	%rd2583, %rd2582, %rd2516;
	add.s64 	%rd2584, %rd2492, %rd2325;
	add.s64 	%rd2585, %rd2584, %rd89;
	add.s64 	%rd2586, %rd2585, %rd2583;
	add.s64 	%rd2587, %rd2586, %rd2580;
	add.s64 	%rd2588, %rd2587, %rd2503;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1767,%dummy}, %rd2575;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1768}, %rd2575;
	}
	shf.r.wrap.b32 	%r1769, %r1768, %r1767, 28;
	shf.r.wrap.b32 	%r1770, %r1767, %r1768, 28;
	mov.b64 	%rd2589, {%r1770, %r1769};
	shf.l.wrap.b32 	%r1771, %r1767, %r1768, 30;
	shf.l.wrap.b32 	%r1772, %r1768, %r1767, 30;
	mov.b64 	%rd2590, {%r1772, %r1771};
	xor.b64  	%rd2591, %rd2590, %rd2589;
	shf.l.wrap.b32 	%r1773, %r1767, %r1768, 25;
	shf.l.wrap.b32 	%r1774, %r1768, %r1767, 25;
	mov.b64 	%rd2592, {%r1774, %r1773};
	xor.b64  	%rd2593, %rd2591, %rd2592;
	xor.b64  	%rd2594, %rd2575, %rd2527;
	xor.b64  	%rd2595, %rd2575, %rd2551;
	and.b64  	%rd2596, %rd2595, %rd2594;
	xor.b64  	%rd2597, %rd2596, %rd2575;
	add.s64 	%rd2598, %rd2587, %rd2597;
	add.s64 	%rd2599, %rd2598, %rd2593;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1775,%dummy}, %rd2588;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1776}, %rd2588;
	}
	shf.r.wrap.b32 	%r1777, %r1776, %r1775, 14;
	shf.r.wrap.b32 	%r1778, %r1775, %r1776, 14;
	mov.b64 	%rd2600, {%r1778, %r1777};
	shf.r.wrap.b32 	%r1779, %r1776, %r1775, 18;
	shf.r.wrap.b32 	%r1780, %r1775, %r1776, 18;
	mov.b64 	%rd2601, {%r1780, %r1779};
	xor.b64  	%rd2602, %rd2601, %rd2600;
	shf.l.wrap.b32 	%r1781, %r1775, %r1776, 23;
	shf.l.wrap.b32 	%r1782, %r1776, %r1775, 23;
	mov.b64 	%rd2603, {%r1782, %r1781};
	xor.b64  	%rd2604, %rd2602, %rd2603;
	xor.b64  	%rd2605, %rd2564, %rd2540;
	and.b64  	%rd2606, %rd2588, %rd2605;
	xor.b64  	%rd2607, %rd2606, %rd2540;
	add.s64 	%rd2608, %rd2516, %rd2338;
	add.s64 	%rd2609, %rd2608, %rd90;
	add.s64 	%rd2610, %rd2609, %rd2607;
	add.s64 	%rd2611, %rd2610, %rd2604;
	add.s64 	%rd2612, %rd2611, %rd2527;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1783,%dummy}, %rd2599;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1784}, %rd2599;
	}
	shf.r.wrap.b32 	%r1785, %r1784, %r1783, 28;
	shf.r.wrap.b32 	%r1786, %r1783, %r1784, 28;
	mov.b64 	%rd2613, {%r1786, %r1785};
	shf.l.wrap.b32 	%r1787, %r1783, %r1784, 30;
	shf.l.wrap.b32 	%r1788, %r1784, %r1783, 30;
	mov.b64 	%rd2614, {%r1788, %r1787};
	xor.b64  	%rd2615, %rd2614, %rd2613;
	shf.l.wrap.b32 	%r1789, %r1783, %r1784, 25;
	shf.l.wrap.b32 	%r1790, %r1784, %r1783, 25;
	mov.b64 	%rd2616, {%r1790, %r1789};
	xor.b64  	%rd2617, %rd2615, %rd2616;
	xor.b64  	%rd2618, %rd2599, %rd2551;
	xor.b64  	%rd2619, %rd2599, %rd2575;
	and.b64  	%rd2620, %rd2619, %rd2618;
	xor.b64  	%rd2621, %rd2620, %rd2599;
	add.s64 	%rd2622, %rd2611, %rd2621;
	add.s64 	%rd2623, %rd2622, %rd2617;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1791,%dummy}, %rd2612;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1792}, %rd2612;
	}
	shf.r.wrap.b32 	%r1793, %r1792, %r1791, 14;
	shf.r.wrap.b32 	%r1794, %r1791, %r1792, 14;
	mov.b64 	%rd2624, {%r1794, %r1793};
	shf.r.wrap.b32 	%r1795, %r1792, %r1791, 18;
	shf.r.wrap.b32 	%r1796, %r1791, %r1792, 18;
	mov.b64 	%rd2625, {%r1796, %r1795};
	xor.b64  	%rd2626, %rd2625, %rd2624;
	shf.l.wrap.b32 	%r1797, %r1791, %r1792, 23;
	shf.l.wrap.b32 	%r1798, %r1792, %r1791, 23;
	mov.b64 	%rd2627, {%r1798, %r1797};
	xor.b64  	%rd2628, %rd2626, %rd2627;
	xor.b64  	%rd2629, %rd2588, %rd2564;
	and.b64  	%rd2630, %rd2612, %rd2629;
	xor.b64  	%rd2631, %rd2630, %rd2564;
	add.s64 	%rd2632, %rd2540, %rd2351;
	add.s64 	%rd2633, %rd2632, %rd91;
	add.s64 	%rd2634, %rd2633, %rd2631;
	add.s64 	%rd2635, %rd2634, %rd2628;
	add.s64 	%rd2636, %rd2635, %rd2551;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1799,%dummy}, %rd2623;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1800}, %rd2623;
	}
	shf.r.wrap.b32 	%r1801, %r1800, %r1799, 28;
	shf.r.wrap.b32 	%r1802, %r1799, %r1800, 28;
	mov.b64 	%rd2637, {%r1802, %r1801};
	shf.l.wrap.b32 	%r1803, %r1799, %r1800, 30;
	shf.l.wrap.b32 	%r1804, %r1800, %r1799, 30;
	mov.b64 	%rd2638, {%r1804, %r1803};
	xor.b64  	%rd2639, %rd2638, %rd2637;
	shf.l.wrap.b32 	%r1805, %r1799, %r1800, 25;
	shf.l.wrap.b32 	%r1806, %r1800, %r1799, 25;
	mov.b64 	%rd2640, {%r1806, %r1805};
	xor.b64  	%rd2641, %rd2639, %rd2640;
	xor.b64  	%rd2642, %rd2623, %rd2575;
	xor.b64  	%rd2643, %rd2623, %rd2599;
	and.b64  	%rd2644, %rd2643, %rd2642;
	xor.b64  	%rd2645, %rd2644, %rd2623;
	add.s64 	%rd2646, %rd2635, %rd2645;
	add.s64 	%rd2647, %rd2646, %rd2641;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1807,%dummy}, %rd2636;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1808}, %rd2636;
	}
	shf.r.wrap.b32 	%r1809, %r1808, %r1807, 14;
	shf.r.wrap.b32 	%r1810, %r1807, %r1808, 14;
	mov.b64 	%rd2648, {%r1810, %r1809};
	shf.r.wrap.b32 	%r1811, %r1808, %r1807, 18;
	shf.r.wrap.b32 	%r1812, %r1807, %r1808, 18;
	mov.b64 	%rd2649, {%r1812, %r1811};
	xor.b64  	%rd2650, %rd2649, %rd2648;
	shf.l.wrap.b32 	%r1813, %r1807, %r1808, 23;
	shf.l.wrap.b32 	%r1814, %r1808, %r1807, 23;
	mov.b64 	%rd2651, {%r1814, %r1813};
	xor.b64  	%rd2652, %rd2650, %rd2651;
	xor.b64  	%rd2653, %rd2612, %rd2588;
	and.b64  	%rd2654, %rd2636, %rd2653;
	xor.b64  	%rd2655, %rd2654, %rd2588;
	add.s64 	%rd2656, %rd2564, %rd2364;
	add.s64 	%rd2657, %rd2656, %rd92;
	add.s64 	%rd2658, %rd2657, %rd2655;
	add.s64 	%rd2659, %rd2658, %rd2652;
	add.s64 	%rd2660, %rd2659, %rd2575;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1815,%dummy}, %rd2647;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1816}, %rd2647;
	}
	shf.r.wrap.b32 	%r1817, %r1816, %r1815, 28;
	shf.r.wrap.b32 	%r1818, %r1815, %r1816, 28;
	mov.b64 	%rd2661, {%r1818, %r1817};
	shf.l.wrap.b32 	%r1819, %r1815, %r1816, 30;
	shf.l.wrap.b32 	%r1820, %r1816, %r1815, 30;
	mov.b64 	%rd2662, {%r1820, %r1819};
	xor.b64  	%rd2663, %rd2662, %rd2661;
	shf.l.wrap.b32 	%r1821, %r1815, %r1816, 25;
	shf.l.wrap.b32 	%r1822, %r1816, %r1815, 25;
	mov.b64 	%rd2664, {%r1822, %r1821};
	xor.b64  	%rd2665, %rd2663, %rd2664;
	xor.b64  	%rd2666, %rd2647, %rd2599;
	xor.b64  	%rd2667, %rd2647, %rd2623;
	and.b64  	%rd2668, %rd2667, %rd2666;
	xor.b64  	%rd2669, %rd2668, %rd2647;
	add.s64 	%rd2670, %rd2659, %rd2669;
	add.s64 	%rd2671, %rd2670, %rd2665;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1823,%dummy}, %rd2660;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1824}, %rd2660;
	}
	shf.r.wrap.b32 	%r1825, %r1824, %r1823, 14;
	shf.r.wrap.b32 	%r1826, %r1823, %r1824, 14;
	mov.b64 	%rd2672, {%r1826, %r1825};
	shf.r.wrap.b32 	%r1827, %r1824, %r1823, 18;
	shf.r.wrap.b32 	%r1828, %r1823, %r1824, 18;
	mov.b64 	%rd2673, {%r1828, %r1827};
	xor.b64  	%rd2674, %rd2673, %rd2672;
	shf.l.wrap.b32 	%r1829, %r1823, %r1824, 23;
	shf.l.wrap.b32 	%r1830, %r1824, %r1823, 23;
	mov.b64 	%rd2675, {%r1830, %r1829};
	xor.b64  	%rd2676, %rd2674, %rd2675;
	xor.b64  	%rd2677, %rd2636, %rd2612;
	and.b64  	%rd2678, %rd2660, %rd2677;
	xor.b64  	%rd2679, %rd2678, %rd2612;
	add.s64 	%rd2680, %rd2588, %rd2377;
	add.s64 	%rd2681, %rd2680, %rd93;
	add.s64 	%rd2682, %rd2681, %rd2679;
	add.s64 	%rd2683, %rd2682, %rd2676;
	add.s64 	%rd2684, %rd2683, %rd2599;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1831,%dummy}, %rd2671;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1832}, %rd2671;
	}
	shf.r.wrap.b32 	%r1833, %r1832, %r1831, 28;
	shf.r.wrap.b32 	%r1834, %r1831, %r1832, 28;
	mov.b64 	%rd2685, {%r1834, %r1833};
	shf.l.wrap.b32 	%r1835, %r1831, %r1832, 30;
	shf.l.wrap.b32 	%r1836, %r1832, %r1831, 30;
	mov.b64 	%rd2686, {%r1836, %r1835};
	xor.b64  	%rd2687, %rd2686, %rd2685;
	shf.l.wrap.b32 	%r1837, %r1831, %r1832, 25;
	shf.l.wrap.b32 	%r1838, %r1832, %r1831, 25;
	mov.b64 	%rd2688, {%r1838, %r1837};
	xor.b64  	%rd2689, %rd2687, %rd2688;
	xor.b64  	%rd2690, %rd2671, %rd2623;
	xor.b64  	%rd2691, %rd2671, %rd2647;
	and.b64  	%rd2692, %rd2691, %rd2690;
	xor.b64  	%rd2693, %rd2692, %rd2671;
	add.s64 	%rd2694, %rd2683, %rd2693;
	add.s64 	%rd2695, %rd2694, %rd2689;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1839,%dummy}, %rd2684;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1840}, %rd2684;
	}
	shf.r.wrap.b32 	%r1841, %r1840, %r1839, 14;
	shf.r.wrap.b32 	%r1842, %r1839, %r1840, 14;
	mov.b64 	%rd2696, {%r1842, %r1841};
	shf.r.wrap.b32 	%r1843, %r1840, %r1839, 18;
	shf.r.wrap.b32 	%r1844, %r1839, %r1840, 18;
	mov.b64 	%rd2697, {%r1844, %r1843};
	xor.b64  	%rd2698, %rd2697, %rd2696;
	shf.l.wrap.b32 	%r1845, %r1839, %r1840, 23;
	shf.l.wrap.b32 	%r1846, %r1840, %r1839, 23;
	mov.b64 	%rd2699, {%r1846, %r1845};
	xor.b64  	%rd2700, %rd2698, %rd2699;
	xor.b64  	%rd2701, %rd2660, %rd2636;
	and.b64  	%rd2702, %rd2684, %rd2701;
	xor.b64  	%rd2703, %rd2702, %rd2636;
	add.s64 	%rd2704, %rd2612, %rd2390;
	add.s64 	%rd2705, %rd2704, %rd94;
	add.s64 	%rd2706, %rd2705, %rd2703;
	add.s64 	%rd2707, %rd2706, %rd2700;
	add.s64 	%rd2708, %rd2707, %rd2623;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1847,%dummy}, %rd2695;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1848}, %rd2695;
	}
	shf.r.wrap.b32 	%r1849, %r1848, %r1847, 28;
	shf.r.wrap.b32 	%r1850, %r1847, %r1848, 28;
	mov.b64 	%rd2709, {%r1850, %r1849};
	shf.l.wrap.b32 	%r1851, %r1847, %r1848, 30;
	shf.l.wrap.b32 	%r1852, %r1848, %r1847, 30;
	mov.b64 	%rd2710, {%r1852, %r1851};
	xor.b64  	%rd2711, %rd2710, %rd2709;
	shf.l.wrap.b32 	%r1853, %r1847, %r1848, 25;
	shf.l.wrap.b32 	%r1854, %r1848, %r1847, 25;
	mov.b64 	%rd2712, {%r1854, %r1853};
	xor.b64  	%rd2713, %rd2711, %rd2712;
	xor.b64  	%rd2714, %rd2695, %rd2647;
	xor.b64  	%rd2715, %rd2695, %rd2671;
	and.b64  	%rd2716, %rd2715, %rd2714;
	xor.b64  	%rd2717, %rd2716, %rd2695;
	add.s64 	%rd2718, %rd2707, %rd2717;
	add.s64 	%rd2719, %rd2718, %rd2713;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1855,%dummy}, %rd2708;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1856}, %rd2708;
	}
	shf.r.wrap.b32 	%r1857, %r1856, %r1855, 14;
	shf.r.wrap.b32 	%r1858, %r1855, %r1856, 14;
	mov.b64 	%rd2720, {%r1858, %r1857};
	shf.r.wrap.b32 	%r1859, %r1856, %r1855, 18;
	shf.r.wrap.b32 	%r1860, %r1855, %r1856, 18;
	mov.b64 	%rd2721, {%r1860, %r1859};
	xor.b64  	%rd2722, %rd2721, %rd2720;
	shf.l.wrap.b32 	%r1861, %r1855, %r1856, 23;
	shf.l.wrap.b32 	%r1862, %r1856, %r1855, 23;
	mov.b64 	%rd2723, {%r1862, %r1861};
	xor.b64  	%rd2724, %rd2722, %rd2723;
	xor.b64  	%rd2725, %rd2684, %rd2660;
	and.b64  	%rd2726, %rd2708, %rd2725;
	xor.b64  	%rd2727, %rd2726, %rd2660;
	add.s64 	%rd2728, %rd2636, %rd2403;
	add.s64 	%rd2729, %rd2728, %rd95;
	add.s64 	%rd2730, %rd2729, %rd2727;
	add.s64 	%rd2731, %rd2730, %rd2724;
	add.s64 	%rd2732, %rd2731, %rd2647;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1863,%dummy}, %rd2719;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1864}, %rd2719;
	}
	shf.r.wrap.b32 	%r1865, %r1864, %r1863, 28;
	shf.r.wrap.b32 	%r1866, %r1863, %r1864, 28;
	mov.b64 	%rd2733, {%r1866, %r1865};
	shf.l.wrap.b32 	%r1867, %r1863, %r1864, 30;
	shf.l.wrap.b32 	%r1868, %r1864, %r1863, 30;
	mov.b64 	%rd2734, {%r1868, %r1867};
	xor.b64  	%rd2735, %rd2734, %rd2733;
	shf.l.wrap.b32 	%r1869, %r1863, %r1864, 25;
	shf.l.wrap.b32 	%r1870, %r1864, %r1863, 25;
	mov.b64 	%rd2736, {%r1870, %r1869};
	xor.b64  	%rd2737, %rd2735, %rd2736;
	xor.b64  	%rd2738, %rd2719, %rd2671;
	xor.b64  	%rd2739, %rd2719, %rd2695;
	and.b64  	%rd2740, %rd2739, %rd2738;
	xor.b64  	%rd2741, %rd2740, %rd2719;
	add.s64 	%rd2742, %rd2731, %rd2741;
	add.s64 	%rd2743, %rd2742, %rd2737;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1871,%dummy}, %rd2732;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1872}, %rd2732;
	}
	shf.r.wrap.b32 	%r1873, %r1872, %r1871, 14;
	shf.r.wrap.b32 	%r1874, %r1871, %r1872, 14;
	mov.b64 	%rd2744, {%r1874, %r1873};
	shf.r.wrap.b32 	%r1875, %r1872, %r1871, 18;
	shf.r.wrap.b32 	%r1876, %r1871, %r1872, 18;
	mov.b64 	%rd2745, {%r1876, %r1875};
	xor.b64  	%rd2746, %rd2745, %rd2744;
	shf.l.wrap.b32 	%r1877, %r1871, %r1872, 23;
	shf.l.wrap.b32 	%r1878, %r1872, %r1871, 23;
	mov.b64 	%rd2747, {%r1878, %r1877};
	xor.b64  	%rd2748, %rd2746, %rd2747;
	xor.b64  	%rd2749, %rd2708, %rd2684;
	and.b64  	%rd2750, %rd2732, %rd2749;
	xor.b64  	%rd2751, %rd2750, %rd2684;
	add.s64 	%rd2752, %rd2660, %rd2416;
	add.s64 	%rd2753, %rd2752, %rd96;
	add.s64 	%rd2754, %rd2753, %rd2751;
	add.s64 	%rd2755, %rd2754, %rd2748;
	add.s64 	%rd2756, %rd2755, %rd2671;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1879,%dummy}, %rd2743;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1880}, %rd2743;
	}
	shf.r.wrap.b32 	%r1881, %r1880, %r1879, 28;
	shf.r.wrap.b32 	%r1882, %r1879, %r1880, 28;
	mov.b64 	%rd2757, {%r1882, %r1881};
	shf.l.wrap.b32 	%r1883, %r1879, %r1880, 30;
	shf.l.wrap.b32 	%r1884, %r1880, %r1879, 30;
	mov.b64 	%rd2758, {%r1884, %r1883};
	xor.b64  	%rd2759, %rd2758, %rd2757;
	shf.l.wrap.b32 	%r1885, %r1879, %r1880, 25;
	shf.l.wrap.b32 	%r1886, %r1880, %r1879, 25;
	mov.b64 	%rd2760, {%r1886, %r1885};
	xor.b64  	%rd2761, %rd2759, %rd2760;
	xor.b64  	%rd2762, %rd2743, %rd2695;
	xor.b64  	%rd2763, %rd2743, %rd2719;
	and.b64  	%rd2764, %rd2763, %rd2762;
	xor.b64  	%rd2765, %rd2764, %rd2743;
	add.s64 	%rd2766, %rd2755, %rd2765;
	add.s64 	%rd2767, %rd2766, %rd2761;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1887,%dummy}, %rd2756;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1888}, %rd2756;
	}
	shf.r.wrap.b32 	%r1889, %r1888, %r1887, 14;
	shf.r.wrap.b32 	%r1890, %r1887, %r1888, 14;
	mov.b64 	%rd2768, {%r1890, %r1889};
	shf.r.wrap.b32 	%r1891, %r1888, %r1887, 18;
	shf.r.wrap.b32 	%r1892, %r1887, %r1888, 18;
	mov.b64 	%rd2769, {%r1892, %r1891};
	xor.b64  	%rd2770, %rd2769, %rd2768;
	shf.l.wrap.b32 	%r1893, %r1887, %r1888, 23;
	shf.l.wrap.b32 	%r1894, %r1888, %r1887, 23;
	mov.b64 	%rd2771, {%r1894, %r1893};
	xor.b64  	%rd2772, %rd2770, %rd2771;
	xor.b64  	%rd2773, %rd2732, %rd2708;
	and.b64  	%rd2774, %rd2756, %rd2773;
	xor.b64  	%rd2775, %rd2774, %rd2708;
	add.s64 	%rd2776, %rd2684, %rd2429;
	add.s64 	%rd2777, %rd2776, %rd97;
	add.s64 	%rd2778, %rd2777, %rd2775;
	add.s64 	%rd2779, %rd2778, %rd2772;
	add.s64 	%rd2780, %rd2779, %rd2695;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1895,%dummy}, %rd2767;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1896}, %rd2767;
	}
	shf.r.wrap.b32 	%r1897, %r1896, %r1895, 28;
	shf.r.wrap.b32 	%r1898, %r1895, %r1896, 28;
	mov.b64 	%rd2781, {%r1898, %r1897};
	shf.l.wrap.b32 	%r1899, %r1895, %r1896, 30;
	shf.l.wrap.b32 	%r1900, %r1896, %r1895, 30;
	mov.b64 	%rd2782, {%r1900, %r1899};
	xor.b64  	%rd2783, %rd2782, %rd2781;
	shf.l.wrap.b32 	%r1901, %r1895, %r1896, 25;
	shf.l.wrap.b32 	%r1902, %r1896, %r1895, 25;
	mov.b64 	%rd2784, {%r1902, %r1901};
	xor.b64  	%rd2785, %rd2783, %rd2784;
	xor.b64  	%rd2786, %rd2767, %rd2719;
	xor.b64  	%rd2787, %rd2767, %rd2743;
	and.b64  	%rd2788, %rd2787, %rd2786;
	xor.b64  	%rd2789, %rd2788, %rd2767;
	add.s64 	%rd2790, %rd2779, %rd2789;
	add.s64 	%rd2791, %rd2790, %rd2785;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1903,%dummy}, %rd2780;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1904}, %rd2780;
	}
	shf.r.wrap.b32 	%r1905, %r1904, %r1903, 14;
	shf.r.wrap.b32 	%r1906, %r1903, %r1904, 14;
	mov.b64 	%rd2792, {%r1906, %r1905};
	shf.r.wrap.b32 	%r1907, %r1904, %r1903, 18;
	shf.r.wrap.b32 	%r1908, %r1903, %r1904, 18;
	mov.b64 	%rd2793, {%r1908, %r1907};
	xor.b64  	%rd2794, %rd2793, %rd2792;
	shf.l.wrap.b32 	%r1909, %r1903, %r1904, 23;
	shf.l.wrap.b32 	%r1910, %r1904, %r1903, 23;
	mov.b64 	%rd2795, {%r1910, %r1909};
	xor.b64  	%rd2796, %rd2794, %rd2795;
	xor.b64  	%rd2797, %rd2756, %rd2732;
	and.b64  	%rd2798, %rd2780, %rd2797;
	xor.b64  	%rd2799, %rd2798, %rd2732;
	add.s64 	%rd2800, %rd2708, %rd2442;
	add.s64 	%rd2801, %rd2800, %rd98;
	add.s64 	%rd2802, %rd2801, %rd2799;
	add.s64 	%rd2803, %rd2802, %rd2796;
	add.s64 	%rd2804, %rd2803, %rd2719;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1911,%dummy}, %rd2791;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1912}, %rd2791;
	}
	shf.r.wrap.b32 	%r1913, %r1912, %r1911, 28;
	shf.r.wrap.b32 	%r1914, %r1911, %r1912, 28;
	mov.b64 	%rd2805, {%r1914, %r1913};
	shf.l.wrap.b32 	%r1915, %r1911, %r1912, 30;
	shf.l.wrap.b32 	%r1916, %r1912, %r1911, 30;
	mov.b64 	%rd2806, {%r1916, %r1915};
	xor.b64  	%rd2807, %rd2806, %rd2805;
	shf.l.wrap.b32 	%r1917, %r1911, %r1912, 25;
	shf.l.wrap.b32 	%r1918, %r1912, %r1911, 25;
	mov.b64 	%rd2808, {%r1918, %r1917};
	xor.b64  	%rd2809, %rd2807, %rd2808;
	xor.b64  	%rd2810, %rd2791, %rd2743;
	xor.b64  	%rd2811, %rd2791, %rd2767;
	and.b64  	%rd2812, %rd2811, %rd2810;
	xor.b64  	%rd2813, %rd2812, %rd2791;
	add.s64 	%rd2814, %rd2803, %rd2813;
	add.s64 	%rd2815, %rd2814, %rd2809;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1919,%dummy}, %rd2804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1920}, %rd2804;
	}
	shf.r.wrap.b32 	%r1921, %r1920, %r1919, 14;
	shf.r.wrap.b32 	%r1922, %r1919, %r1920, 14;
	mov.b64 	%rd2816, {%r1922, %r1921};
	shf.r.wrap.b32 	%r1923, %r1920, %r1919, 18;
	shf.r.wrap.b32 	%r1924, %r1919, %r1920, 18;
	mov.b64 	%rd2817, {%r1924, %r1923};
	xor.b64  	%rd2818, %rd2817, %rd2816;
	shf.l.wrap.b32 	%r1925, %r1919, %r1920, 23;
	shf.l.wrap.b32 	%r1926, %r1920, %r1919, 23;
	mov.b64 	%rd2819, {%r1926, %r1925};
	xor.b64  	%rd2820, %rd2818, %rd2819;
	xor.b64  	%rd2821, %rd2780, %rd2756;
	and.b64  	%rd2822, %rd2804, %rd2821;
	xor.b64  	%rd2823, %rd2822, %rd2756;
	add.s64 	%rd2824, %rd2732, %rd2455;
	add.s64 	%rd2825, %rd2824, %rd99;
	add.s64 	%rd2826, %rd2825, %rd2823;
	add.s64 	%rd2827, %rd2826, %rd2820;
	add.s64 	%rd2828, %rd2827, %rd2743;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1927,%dummy}, %rd2815;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1928}, %rd2815;
	}
	shf.r.wrap.b32 	%r1929, %r1928, %r1927, 28;
	shf.r.wrap.b32 	%r1930, %r1927, %r1928, 28;
	mov.b64 	%rd2829, {%r1930, %r1929};
	shf.l.wrap.b32 	%r1931, %r1927, %r1928, 30;
	shf.l.wrap.b32 	%r1932, %r1928, %r1927, 30;
	mov.b64 	%rd2830, {%r1932, %r1931};
	xor.b64  	%rd2831, %rd2830, %rd2829;
	shf.l.wrap.b32 	%r1933, %r1927, %r1928, 25;
	shf.l.wrap.b32 	%r1934, %r1928, %r1927, 25;
	mov.b64 	%rd2832, {%r1934, %r1933};
	xor.b64  	%rd2833, %rd2831, %rd2832;
	xor.b64  	%rd2834, %rd2815, %rd2767;
	xor.b64  	%rd2835, %rd2815, %rd2791;
	and.b64  	%rd2836, %rd2835, %rd2834;
	xor.b64  	%rd2837, %rd2836, %rd2815;
	add.s64 	%rd2838, %rd2827, %rd2837;
	add.s64 	%rd2839, %rd2838, %rd2833;
	add.s64 	%rd2855, %rd2756, 6620516959819538809;
	add.s64 	%rd2856, %rd2780, 2270897969802886507;
	add.s64 	%rd2857, %rd2804, -7276294671716946913;
	add.s64 	%rd2858, %rd2828, 5840696475078001361;
	add.s64 	%rd2859, %rd2767, -6534734903238641935;
	add.s64 	%rd2860, %rd2791, 4354685564936845355;
	add.s64 	%rd2861, %rd2815, -4942790177534073029;
	add.s64 	%rd2862, %rd2839, 7640891576956012808;
	add.s32 	%r1935, %r1935, 1;
	add.s32 	%r1936, %r1936, 1;
	setp.lt.u32	%p3, %r1936, %r6;
	@%p3 bra 	BB6_3;

BB6_4:
	add.s64 	%rd2846, %rd2, 56;
	add.s64 	%rd2845, %rd2, 48;
	add.s64 	%rd2844, %rd2, 40;
	add.s64 	%rd2843, %rd2, 32;
	add.s64 	%rd2842, %rd2, 24;
	add.s64 	%rd2841, %rd2, 16;
	add.s64 	%rd2840, %rd2, 8;
	st.global.u64 	[%rd2], %rd2862;
	st.global.u64 	[%rd2840], %rd2861;
	st.global.u64 	[%rd2841], %rd2860;
	st.global.u64 	[%rd2842], %rd2859;
	st.global.u64 	[%rd2843], %rd2858;
	st.global.u64 	[%rd2844], %rd2857;
	st.global.u64 	[%rd2845], %rd2856;
	st.global.u64 	[%rd2846], %rd2855;

BB6_5:
	ret;
}

	// .globl	m09600_comp
.entry m09600_comp(
	.param .u64 .ptr .global .align 4 m09600_comp_param_0,
	.param .u64 .ptr .global .align 4 m09600_comp_param_1,
	.param .u64 .ptr .global .align 4 m09600_comp_param_2,
	.param .u64 .ptr .global .align 4 m09600_comp_param_3,
	.param .u64 .ptr .global .align 8 m09600_comp_param_4,
	.param .u64 .ptr .global .align 1 m09600_comp_param_5,
	.param .u64 .ptr .global .align 4 m09600_comp_param_6,
	.param .u64 .ptr .global .align 4 m09600_comp_param_7,
	.param .u64 .ptr .global .align 4 m09600_comp_param_8,
	.param .u64 .ptr .global .align 4 m09600_comp_param_9,
	.param .u64 .ptr .global .align 4 m09600_comp_param_10,
	.param .u64 .ptr .global .align 4 m09600_comp_param_11,
	.param .u64 .ptr .global .align 4 m09600_comp_param_12,
	.param .u64 .ptr .global .align 4 m09600_comp_param_13,
	.param .u64 .ptr .global .align 8 m09600_comp_param_14,
	.param .u64 .ptr .global .align 4 m09600_comp_param_15,
	.param .u64 .ptr .global .align 4 m09600_comp_param_16,
	.param .u64 .ptr .global .align 4 m09600_comp_param_17,
	.param .u64 .ptr .global .align 4 m09600_comp_param_18,
	.param .u64 .ptr .global .align 4 m09600_comp_param_19,
	.param .u64 .ptr .global .align 4 m09600_comp_param_20,
	.param .u64 .ptr .global .align 4 m09600_comp_param_21,
	.param .u64 .ptr .global .align 4 m09600_comp_param_22,
	.param .u64 .ptr .global .align 4 m09600_comp_param_23,
	.param .u32 m09600_comp_param_24,
	.param .u32 m09600_comp_param_25,
	.param .u32 m09600_comp_param_26,
	.param .u32 m09600_comp_param_27,
	.param .u32 m09600_comp_param_28,
	.param .u32 m09600_comp_param_29,
	.param .u32 m09600_comp_param_30,
	.param .u32 m09600_comp_param_31,
	.param .u32 m09600_comp_param_32,
	.param .u32 m09600_comp_param_33,
	.param .u64 m09600_comp_param_34
)
{
	.local .align 16 .b8 	__local_depot7[576];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .b16 	%rs<33>;
	.reg .b32 	%r<10155>;
	.reg .b64 	%rd<12978>;
	// demoted variable
	.shared .align 4 .b8 m09600_comp$s_td0[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp$s_td1[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp$s_td2[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp$s_td3[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp$s_td4[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp$s_te0[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp$s_te1[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp$s_te2[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp$s_te3[1024];
	// demoted variable
	.shared .align 4 .b8 m09600_comp$s_te4[1024];

	mov.u64 	%rd12977, __local_depot7;
	cvta.local.u64 	%SP, %rd12977;
	ld.param.u64 	%rd168, [m09600_comp_param_4];
	ld.param.u64 	%rd183, [m09600_comp_param_34];
	add.u64 	%rd184, %SP, 208;
	cvta.to.local.u64 	%rd1, %rd184;
	add.u64 	%rd185, %SP, 224;
	cvta.to.local.u64 	%rd2, %rd185;
	add.u64 	%rd186, %SP, 240;
	cvta.to.local.u64 	%rd3, %rd186;
	add.u64 	%rd187, %SP, 256;
	cvta.to.local.u64 	%rd4, %rd187;
	add.u64 	%rd188, %SP, 272;
	cvta.to.local.u64 	%rd5, %rd188;
	add.u64 	%rd189, %SP, 288;
	cvta.to.local.u64 	%rd6, %rd189;
	add.u64 	%rd190, %SP, 304;
	cvta.to.local.u64 	%rd7, %rd190;
	add.u64 	%rd191, %SP, 320;
	cvta.to.local.u64 	%rd8, %rd191;
	add.u64 	%rd192, %SP, 0;
	cvta.to.local.u64 	%rd9, %rd192;
	add.u64 	%rd193, %SP, 336;
	cvta.to.local.u64 	%rd12976, %rd193;
	mov.u32 	%r143, %ctaid.x;
	mov.u32 	%r1, %ntid.x;
	mov.b32	%r144, %envreg3;
	mad.lo.s32 	%r145, %r143, %r1, %r144;
	mov.u32 	%r2, %tid.x;
	add.s32 	%r146, %r145, %r2;
	cvt.s64.s32	%rd11, %r146;
	setp.gt.u32	%p1, %r2, 255;
	@%p1 bra 	BB7_3;

	cvt.s64.s32	%rd12967, %r2;
	cvt.s64.s32	%rd13, %r1;

BB7_2:
	and.b64  	%rd194, %rd12967, 4294967295;
	shl.b64 	%rd195, %rd194, 2;
	mov.u64 	%rd196, td0;
	add.s64 	%rd197, %rd196, %rd195;
	ld.const.u32 	%r147, [%rd197];
	mov.u64 	%rd198, m09600_comp$s_td0;
	add.s64 	%rd199, %rd198, %rd195;
	st.shared.u32 	[%rd199], %r147;
	mov.u64 	%rd200, td1;
	add.s64 	%rd201, %rd200, %rd195;
	ld.const.u32 	%r148, [%rd201];
	mov.u64 	%rd202, m09600_comp$s_td1;
	add.s64 	%rd203, %rd202, %rd195;
	st.shared.u32 	[%rd203], %r148;
	mov.u64 	%rd204, td2;
	add.s64 	%rd205, %rd204, %rd195;
	ld.const.u32 	%r149, [%rd205];
	mov.u64 	%rd206, m09600_comp$s_td2;
	add.s64 	%rd207, %rd206, %rd195;
	st.shared.u32 	[%rd207], %r149;
	mov.u64 	%rd208, td3;
	add.s64 	%rd209, %rd208, %rd195;
	ld.const.u32 	%r150, [%rd209];
	mov.u64 	%rd210, m09600_comp$s_td3;
	add.s64 	%rd211, %rd210, %rd195;
	st.shared.u32 	[%rd211], %r150;
	mov.u64 	%rd212, td4;
	add.s64 	%rd213, %rd212, %rd195;
	ld.const.u32 	%r151, [%rd213];
	mov.u64 	%rd214, m09600_comp$s_td4;
	add.s64 	%rd215, %rd214, %rd195;
	st.shared.u32 	[%rd215], %r151;
	mov.u64 	%rd216, te0;
	add.s64 	%rd217, %rd216, %rd195;
	ld.const.u32 	%r152, [%rd217];
	mov.u64 	%rd218, m09600_comp$s_te0;
	add.s64 	%rd219, %rd218, %rd195;
	st.shared.u32 	[%rd219], %r152;
	mov.u64 	%rd220, te1;
	add.s64 	%rd221, %rd220, %rd195;
	ld.const.u32 	%r153, [%rd221];
	mov.u64 	%rd222, m09600_comp$s_te1;
	add.s64 	%rd223, %rd222, %rd195;
	st.shared.u32 	[%rd223], %r153;
	mov.u64 	%rd224, te2;
	add.s64 	%rd225, %rd224, %rd195;
	ld.const.u32 	%r154, [%rd225];
	mov.u64 	%rd226, m09600_comp$s_te2;
	add.s64 	%rd227, %rd226, %rd195;
	st.shared.u32 	[%rd227], %r154;
	mov.u64 	%rd228, te3;
	add.s64 	%rd229, %rd228, %rd195;
	ld.const.u32 	%r155, [%rd229];
	mov.u64 	%rd230, m09600_comp$s_te3;
	add.s64 	%rd231, %rd230, %rd195;
	st.shared.u32 	[%rd231], %r155;
	mov.u64 	%rd232, te4;
	add.s64 	%rd233, %rd232, %rd195;
	ld.const.u32 	%r156, [%rd233];
	mov.u64 	%rd234, m09600_comp$s_te4;
	add.s64 	%rd235, %rd234, %rd195;
	st.shared.u32 	[%rd235], %r156;
	add.s64 	%rd12967, %rd194, %rd13;
	cvt.u32.u64	%r157, %rd12967;
	setp.lt.u32	%p2, %r157, 256;
	@%p2 bra 	BB7_2;

BB7_3:
	bar.sync 	0;
	setp.ge.u64	%p3, %rd11, %rd183;
	@%p3 bra 	BB7_40;

	shl.b64 	%rd236, %rd11, 6;
	add.s64 	%rd237, %rd168, %rd236;
	ld.global.u64 	%rd238, [%rd237];
	shr.u64 	%rd239, %rd238, 32;
	cvt.u32.u64	%r283, %rd239;
	ld.global.u64 	%rd240, [%rd237+8];
	shr.u64 	%rd241, %rd240, 32;
	ld.global.u64 	%rd242, [%rd237+16];
	shr.u64 	%rd243, %rd242, 32;
	ld.global.u64 	%rd244, [%rd237+24];
	shr.u64 	%rd245, %rd244, 32;
	ld.global.u64 	%rd246, [%rd237+32];
	shr.u64 	%rd247, %rd246, 32;
	ld.global.u64 	%rd248, [%rd237+40];
	shr.u64 	%rd249, %rd248, 32;
	ld.global.u64 	%rd250, [%rd237+48];
	shr.u64 	%rd251, %rd250, 32;
	ld.global.u64 	%rd252, [%rd237+56];
	shr.u64 	%rd253, %rd252, 32;
	mov.u64 	%rd254, 7640891576956012808;
	st.local.u64 	[%rd9], %rd254;
	mov.u64 	%rd255, -4942790177534073029;
	st.local.u64 	[%rd9+8], %rd255;
	mov.u64 	%rd256, 4354685564936845355;
	st.local.u64 	[%rd9+16], %rd256;
	mov.u64 	%rd257, -6534734903238641935;
	st.local.u64 	[%rd9+24], %rd257;
	mov.u64 	%rd258, 5840696475078001361;
	st.local.u64 	[%rd9+32], %rd258;
	mov.u64 	%rd259, -7276294671716946913;
	st.local.u64 	[%rd9+40], %rd259;
	mov.u64 	%rd260, 2270897969802886507;
	st.local.u64 	[%rd9+48], %rd260;
	mov.u64 	%rd261, 6620516959819538809;
	st.local.u64 	[%rd9+56], %rd261;
	mov.u32 	%r286, 72;
	st.local.u32 	[%rd9+192], %r286;
	mov.u32 	%r10140, 0;
	mov.u32 	%r285, 12816;
	// inline asm
	prmt.b32 %r158, %r10140, %r10140, %r285;
	// inline asm
	st.local.u32 	[%rd8+12], %r158;
	// inline asm
	prmt.b32 %r162, %r10140, %r10140, %r285;
	// inline asm
	st.local.u32 	[%rd8+8], %r162;
	// inline asm
	prmt.b32 %r166, %r10140, %r10140, %r285;
	// inline asm
	st.local.u32 	[%rd8+4], %r166;
	// inline asm
	prmt.b32 %r170, %r10140, %r10140, %r285;
	// inline asm
	st.local.u32 	[%rd8], %r170;
	// inline asm
	prmt.b32 %r174, %r10140, %r10140, %r285;
	// inline asm
	st.local.u32 	[%rd7+12], %r174;
	// inline asm
	prmt.b32 %r178, %r10140, %r10140, %r285;
	// inline asm
	st.local.u32 	[%rd7+8], %r178;
	// inline asm
	prmt.b32 %r182, %r10140, %r10140, %r285;
	// inline asm
	st.local.u32 	[%rd7+4], %r182;
	// inline asm
	prmt.b32 %r186, %r10140, %r10140, %r285;
	// inline asm
	st.local.u32 	[%rd7], %r186;
	// inline asm
	prmt.b32 %r190, %r10140, %r10140, %r285;
	// inline asm
	st.local.u32 	[%rd6+12], %r190;
	// inline asm
	prmt.b32 %r194, %r10140, %r10140, %r285;
	// inline asm
	st.local.u32 	[%rd6+8], %r194;
	// inline asm
	prmt.b32 %r198, %r10140, %r10140, %r285;
	// inline asm
	st.local.u32 	[%rd6+4], %r198;
	// inline asm
	prmt.b32 %r202, %r10140, %r10140, %r285;
	// inline asm
	st.local.u32 	[%rd6], %r202;
	// inline asm
	prmt.b32 %r206, %r10140, %r10140, %r285;
	// inline asm
	st.local.u32 	[%rd5+12], %r206;
	mov.u32 	%r215, 994811513;
	// inline asm
	prmt.b32 %r210, %r10140, %r215, %r285;
	// inline asm
	st.local.u32 	[%rd5+8], %r210;
	mov.u32 	%r219, -22556042;
	// inline asm
	prmt.b32 %r214, %r215, %r219, %r285;
	// inline asm
	st.local.u32 	[%rd5+4], %r214;
	cvt.u32.u64	%r223, %rd252;
	// inline asm
	prmt.b32 %r218, %r219, %r223, %r285;
	// inline asm
	st.local.u32 	[%rd5], %r218;
	cvt.u32.u64	%r227, %rd253;
	// inline asm
	prmt.b32 %r222, %r223, %r227, %r285;
	// inline asm
	st.local.u32 	[%rd4+12], %r222;
	cvt.u32.u64	%r231, %rd250;
	// inline asm
	prmt.b32 %r226, %r227, %r231, %r285;
	// inline asm
	st.local.u32 	[%rd4+8], %r226;
	cvt.u32.u64	%r235, %rd251;
	// inline asm
	prmt.b32 %r230, %r231, %r235, %r285;
	// inline asm
	st.local.u32 	[%rd4+4], %r230;
	cvt.u32.u64	%r239, %rd248;
	// inline asm
	prmt.b32 %r234, %r235, %r239, %r285;
	// inline asm
	st.local.u32 	[%rd4], %r234;
	cvt.u32.u64	%r243, %rd249;
	// inline asm
	prmt.b32 %r238, %r239, %r243, %r285;
	// inline asm
	st.local.u32 	[%rd3+12], %r238;
	cvt.u32.u64	%r247, %rd246;
	// inline asm
	prmt.b32 %r242, %r243, %r247, %r285;
	// inline asm
	st.local.u32 	[%rd3+8], %r242;
	cvt.u32.u64	%r251, %rd247;
	// inline asm
	prmt.b32 %r246, %r247, %r251, %r285;
	// inline asm
	st.local.u32 	[%rd3+4], %r246;
	cvt.u32.u64	%r255, %rd244;
	// inline asm
	prmt.b32 %r250, %r251, %r255, %r285;
	// inline asm
	st.local.u32 	[%rd3], %r250;
	cvt.u32.u64	%r259, %rd245;
	// inline asm
	prmt.b32 %r254, %r255, %r259, %r285;
	// inline asm
	st.local.u32 	[%rd2+12], %r254;
	cvt.u32.u64	%r263, %rd242;
	// inline asm
	prmt.b32 %r258, %r259, %r263, %r285;
	// inline asm
	st.local.u32 	[%rd2+8], %r258;
	cvt.u32.u64	%r267, %rd243;
	// inline asm
	prmt.b32 %r262, %r263, %r267, %r285;
	// inline asm
	st.local.u32 	[%rd2+4], %r262;
	cvt.u32.u64	%r271, %rd240;
	// inline asm
	prmt.b32 %r266, %r267, %r271, %r285;
	// inline asm
	st.local.u32 	[%rd2], %r266;
	cvt.u32.u64	%r275, %rd241;
	// inline asm
	prmt.b32 %r270, %r271, %r275, %r285;
	// inline asm
	st.local.u32 	[%rd1+12], %r270;
	cvt.u32.u64	%r279, %rd238;
	// inline asm
	prmt.b32 %r274, %r275, %r279, %r285;
	// inline asm
	st.local.u32 	[%rd1+8], %r274;
	// inline asm
	prmt.b32 %r278, %r279, %r283, %r285;
	// inline asm
	st.local.u32 	[%rd1+4], %r278;
	// inline asm
	prmt.b32 %r282, %r283, %r10140, %r285;
	// inline asm
	st.local.v4.u32 	[%rd1], {%r282, %r279, %r275, %r271};
	st.local.v2.u32 	[%rd9+64], {%r282, %r278};
	st.local.v2.u32 	[%rd9+72], {%r274, %r270};
	st.local.v2.u32 	[%rd9+80], {%r266, %r262};
	st.local.v2.u32 	[%rd9+88], {%r258, %r254};
	st.local.v2.u32 	[%rd9+96], {%r250, %r246};
	st.local.v2.u32 	[%rd9+104], {%r242, %r238};
	st.local.v2.u32 	[%rd9+112], {%r234, %r230};
	st.local.v2.u32 	[%rd9+120], {%r226, %r222};
	st.local.v2.u32 	[%rd9+128], {%r218, %r214};
	or.b32  	%r287, %r210, -2147483648;
	st.local.v2.u32 	[%rd9+136], {%r287, %r206};
	st.local.v2.u32 	[%rd9+144], {%r202, %r198};
	st.local.v2.u32 	[%rd9+152], {%r194, %r190};
	st.local.v2.u32 	[%rd9+160], {%r186, %r182};
	st.local.v2.u32 	[%rd9+168], {%r178, %r174};
	st.local.v2.u32 	[%rd9+176], {%r170, %r166};
	st.local.v2.u32 	[%rd9+184], {%r162, %r158};
	mov.b64	%rd262, {%r278, %r282};
	mov.b64	%rd263, {%r270, %r274};
	mov.b64	%rd264, {%r262, %r266};
	mov.b64	%rd265, {%r254, %r258};
	mov.b64	%rd266, {%r246, %r250};
	mov.b64	%rd267, {%r238, %r242};
	mov.b64	%rd268, {%r230, %r234};
	mov.b64	%rd269, {%r222, %r226};
	mov.b64	%rd270, {%r214, %r218};
	mov.b64	%rd271, {%r206, %r287};
	mov.b64	%rd272, {%r198, %r202};
	mov.b64	%rd273, {%r190, %r194};
	mov.b64	%rd274, {%r182, %r186};
	mov.b64	%rd275, {%r174, %r178};
	mov.b64	%rd276, {%r166, %r170};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r288,%dummy}, %rd258;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r289}, %rd258;
	}
	shf.r.wrap.b32 	%r290, %r289, %r288, 18;
	shf.r.wrap.b32 	%r291, %r288, %r289, 18;
	mov.b64 	%rd277, {%r291, %r290};
	shf.r.wrap.b32 	%r292, %r289, %r288, 14;
	shf.r.wrap.b32 	%r293, %r288, %r289, 14;
	mov.b64 	%rd278, {%r293, %r292};
	xor.b64  	%rd279, %rd277, %rd278;
	shf.l.wrap.b32 	%r294, %r288, %r289, 23;
	shf.l.wrap.b32 	%r295, %r289, %r288, 23;
	mov.b64 	%rd280, {%r295, %r294};
	xor.b64  	%rd16, %rd279, %rd280;
	ld.const.u64 	%rd17, [k_sha512];
	add.s64 	%rd281, %rd262, %rd17;
	add.s64 	%rd282, %rd281, %rd16;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r296}, %rd254;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r297,%dummy}, %rd254;
	}
	shf.l.wrap.b32 	%r298, %r297, %r296, 30;
	shf.l.wrap.b32 	%r299, %r296, %r297, 30;
	mov.b64 	%rd283, {%r299, %r298};
	shf.r.wrap.b32 	%r300, %r296, %r297, 28;
	shf.r.wrap.b32 	%r301, %r297, %r296, 28;
	mov.b64 	%rd284, {%r301, %r300};
	xor.b64  	%rd285, %rd283, %rd284;
	shf.l.wrap.b32 	%r302, %r297, %r296, 25;
	shf.l.wrap.b32 	%r303, %r296, %r297, 25;
	mov.b64 	%rd286, {%r303, %r302};
	xor.b64  	%rd18, %rd285, %rd286;
	add.s64 	%rd287, %rd282, %rd18;
	add.s64 	%rd288, %rd282, 2357225248857953701;
	add.s64 	%rd289, %rd287, -5343946410804754465;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r304,%dummy}, %rd288;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r305}, %rd288;
	}
	shf.r.wrap.b32 	%r306, %r305, %r304, 14;
	shf.r.wrap.b32 	%r307, %r304, %r305, 14;
	mov.b64 	%rd290, {%r307, %r306};
	shf.r.wrap.b32 	%r308, %r305, %r304, 18;
	shf.r.wrap.b32 	%r309, %r304, %r305, 18;
	mov.b64 	%rd291, {%r309, %r308};
	xor.b64  	%rd292, %rd291, %rd290;
	shf.l.wrap.b32 	%r310, %r304, %r305, 23;
	shf.l.wrap.b32 	%r311, %r305, %r304, 23;
	mov.b64 	%rd293, {%r311, %r310};
	xor.b64  	%rd294, %rd292, %rd293;
	and.b64  	%rd295, %rd288, -3887949035690463538;
	xor.b64  	%rd296, %rd295, -7276294671716946913;
	ld.const.u64 	%rd19, [k_sha512+8];
	add.s64 	%rd297, %rd263, %rd19;
	add.s64 	%rd298, %rd297, %rd296;
	add.s64 	%rd299, %rd298, %rd294;
	xor.b64  	%rd300, %rd289, -4942790177534073029;
	xor.b64  	%rd301, %rd289, 7640891576956012808;
	and.b64  	%rd302, %rd301, %rd300;
	xor.b64  	%rd303, %rd302, %rd289;
	add.s64 	%rd304, %rd299, %rd303;
	add.s64 	%rd305, %rd299, 6625583534739731862;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r312,%dummy}, %rd289;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r313}, %rd289;
	}
	shf.r.wrap.b32 	%r314, %r313, %r312, 28;
	shf.r.wrap.b32 	%r315, %r312, %r313, 28;
	mov.b64 	%rd306, {%r315, %r314};
	shf.l.wrap.b32 	%r316, %r312, %r313, 30;
	shf.l.wrap.b32 	%r317, %r313, %r312, 30;
	mov.b64 	%rd307, {%r317, %r316};
	xor.b64  	%rd308, %rd307, %rd306;
	shf.l.wrap.b32 	%r318, %r312, %r313, 25;
	shf.l.wrap.b32 	%r319, %r313, %r312, 25;
	mov.b64 	%rd309, {%r319, %r318};
	xor.b64  	%rd310, %rd308, %rd309;
	add.s64 	%rd311, %rd304, %rd310;
	add.s64 	%rd312, %rd311, 2270897969802886507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r320,%dummy}, %rd305;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r321}, %rd305;
	}
	shf.r.wrap.b32 	%r322, %r321, %r320, 14;
	shf.r.wrap.b32 	%r323, %r320, %r321, 14;
	mov.b64 	%rd313, {%r323, %r322};
	shf.r.wrap.b32 	%r324, %r321, %r320, 18;
	shf.r.wrap.b32 	%r325, %r320, %r321, 18;
	mov.b64 	%rd314, {%r325, %r324};
	xor.b64  	%rd315, %rd314, %rd313;
	shf.l.wrap.b32 	%r326, %r320, %r321, 23;
	shf.l.wrap.b32 	%r327, %r321, %r320, 23;
	mov.b64 	%rd316, {%r327, %r326};
	xor.b64  	%rd317, %rd315, %rd316;
	xor.b64  	%rd318, %rd288, 5840696475078001361;
	and.b64  	%rd319, %rd305, %rd318;
	xor.b64  	%rd320, %rd319, 5840696475078001361;
	ld.const.u64 	%rd20, [k_sha512+16];
	add.s64 	%rd321, %rd264, %rd20;
	add.s64 	%rd322, %rd321, %rd320;
	add.s64 	%rd323, %rd322, %rd317;
	xor.b64  	%rd324, %rd312, 7640891576956012808;
	xor.b64  	%rd325, %rd312, %rd289;
	and.b64  	%rd326, %rd325, %rd324;
	xor.b64  	%rd327, %rd326, %rd312;
	add.s64 	%rd328, %rd323, %rd327;
	add.s64 	%rd329, %rd323, 6227659224458531674;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r328,%dummy}, %rd312;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r329}, %rd312;
	}
	shf.r.wrap.b32 	%r330, %r329, %r328, 28;
	shf.r.wrap.b32 	%r331, %r328, %r329, 28;
	mov.b64 	%rd330, {%r331, %r330};
	shf.l.wrap.b32 	%r332, %r328, %r329, 30;
	shf.l.wrap.b32 	%r333, %r329, %r328, 30;
	mov.b64 	%rd331, {%r333, %r332};
	xor.b64  	%rd332, %rd331, %rd330;
	shf.l.wrap.b32 	%r334, %r328, %r329, 25;
	shf.l.wrap.b32 	%r335, %r329, %r328, 25;
	mov.b64 	%rd333, {%r335, %r334};
	xor.b64  	%rd334, %rd332, %rd333;
	add.s64 	%rd335, %rd328, %rd334;
	add.s64 	%rd336, %rd335, -7276294671716946913;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r336,%dummy}, %rd329;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r337}, %rd329;
	}
	shf.r.wrap.b32 	%r338, %r337, %r336, 14;
	shf.r.wrap.b32 	%r339, %r336, %r337, 14;
	mov.b64 	%rd337, {%r339, %r338};
	shf.r.wrap.b32 	%r340, %r337, %r336, 18;
	shf.r.wrap.b32 	%r341, %r336, %r337, 18;
	mov.b64 	%rd338, {%r341, %r340};
	xor.b64  	%rd339, %rd338, %rd337;
	shf.l.wrap.b32 	%r342, %r336, %r337, 23;
	shf.l.wrap.b32 	%r343, %r337, %r336, 23;
	mov.b64 	%rd340, {%r343, %r342};
	xor.b64  	%rd341, %rd339, %rd340;
	xor.b64  	%rd342, %rd305, %rd288;
	and.b64  	%rd343, %rd329, %rd342;
	xor.b64  	%rd344, %rd343, %rd288;
	ld.const.u64 	%rd21, [k_sha512+24];
	add.s64 	%rd345, %rd265, %rd21;
	add.s64 	%rd346, %rd345, %rd344;
	add.s64 	%rd347, %rd346, %rd341;
	xor.b64  	%rd348, %rd336, %rd289;
	xor.b64  	%rd349, %rd336, %rd312;
	and.b64  	%rd350, %rd349, %rd348;
	xor.b64  	%rd351, %rd350, %rd336;
	add.s64 	%rd352, %rd347, %rd351;
	add.s64 	%rd353, %rd347, -4965156021675537447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r344,%dummy}, %rd336;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r345}, %rd336;
	}
	shf.r.wrap.b32 	%r346, %r345, %r344, 28;
	shf.r.wrap.b32 	%r347, %r344, %r345, 28;
	mov.b64 	%rd354, {%r347, %r346};
	shf.l.wrap.b32 	%r348, %r344, %r345, 30;
	shf.l.wrap.b32 	%r349, %r345, %r344, 30;
	mov.b64 	%rd355, {%r349, %r348};
	xor.b64  	%rd356, %rd355, %rd354;
	shf.l.wrap.b32 	%r350, %r344, %r345, 25;
	shf.l.wrap.b32 	%r351, %r345, %r344, 25;
	mov.b64 	%rd357, {%r351, %r350};
	xor.b64  	%rd358, %rd356, %rd357;
	add.s64 	%rd359, %rd352, %rd358;
	add.s64 	%rd360, %rd359, 5840696475078001361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r352,%dummy}, %rd353;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r353}, %rd353;
	}
	shf.r.wrap.b32 	%r354, %r353, %r352, 14;
	shf.r.wrap.b32 	%r355, %r352, %r353, 14;
	mov.b64 	%rd361, {%r355, %r354};
	shf.r.wrap.b32 	%r356, %r353, %r352, 18;
	shf.r.wrap.b32 	%r357, %r352, %r353, 18;
	mov.b64 	%rd362, {%r357, %r356};
	xor.b64  	%rd363, %rd362, %rd361;
	shf.l.wrap.b32 	%r358, %r352, %r353, 23;
	shf.l.wrap.b32 	%r359, %r353, %r352, 23;
	mov.b64 	%rd364, {%r359, %r358};
	xor.b64  	%rd365, %rd363, %rd364;
	xor.b64  	%rd366, %rd329, %rd305;
	and.b64  	%rd367, %rd353, %rd366;
	xor.b64  	%rd368, %rd367, %rd305;
	add.s64 	%rd369, %rd288, %rd266;
	ld.const.u64 	%rd22, [k_sha512+32];
	add.s64 	%rd370, %rd369, %rd22;
	add.s64 	%rd371, %rd370, %rd368;
	add.s64 	%rd372, %rd371, %rd365;
	add.s64 	%rd373, %rd372, %rd289;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r360,%dummy}, %rd360;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r361}, %rd360;
	}
	shf.r.wrap.b32 	%r362, %r361, %r360, 28;
	shf.r.wrap.b32 	%r363, %r360, %r361, 28;
	mov.b64 	%rd374, {%r363, %r362};
	shf.l.wrap.b32 	%r364, %r360, %r361, 30;
	shf.l.wrap.b32 	%r365, %r361, %r360, 30;
	mov.b64 	%rd375, {%r365, %r364};
	xor.b64  	%rd376, %rd375, %rd374;
	shf.l.wrap.b32 	%r366, %r360, %r361, 25;
	shf.l.wrap.b32 	%r367, %r361, %r360, 25;
	mov.b64 	%rd377, {%r367, %r366};
	xor.b64  	%rd378, %rd376, %rd377;
	xor.b64  	%rd379, %rd360, %rd312;
	xor.b64  	%rd380, %rd360, %rd336;
	and.b64  	%rd381, %rd380, %rd379;
	xor.b64  	%rd382, %rd381, %rd360;
	add.s64 	%rd383, %rd372, %rd382;
	add.s64 	%rd384, %rd383, %rd378;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r368,%dummy}, %rd373;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r369}, %rd373;
	}
	shf.r.wrap.b32 	%r370, %r369, %r368, 14;
	shf.r.wrap.b32 	%r371, %r368, %r369, 14;
	mov.b64 	%rd385, {%r371, %r370};
	shf.r.wrap.b32 	%r372, %r369, %r368, 18;
	shf.r.wrap.b32 	%r373, %r368, %r369, 18;
	mov.b64 	%rd386, {%r373, %r372};
	xor.b64  	%rd387, %rd386, %rd385;
	shf.l.wrap.b32 	%r374, %r368, %r369, 23;
	shf.l.wrap.b32 	%r375, %r369, %r368, 23;
	mov.b64 	%rd388, {%r375, %r374};
	xor.b64  	%rd389, %rd387, %rd388;
	xor.b64  	%rd390, %rd353, %rd329;
	and.b64  	%rd391, %rd373, %rd390;
	xor.b64  	%rd392, %rd391, %rd329;
	add.s64 	%rd393, %rd305, %rd267;
	ld.const.u64 	%rd23, [k_sha512+40];
	add.s64 	%rd394, %rd393, %rd23;
	add.s64 	%rd395, %rd394, %rd392;
	add.s64 	%rd396, %rd395, %rd389;
	add.s64 	%rd397, %rd396, %rd312;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r376,%dummy}, %rd384;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r377}, %rd384;
	}
	shf.r.wrap.b32 	%r378, %r377, %r376, 28;
	shf.r.wrap.b32 	%r379, %r376, %r377, 28;
	mov.b64 	%rd398, {%r379, %r378};
	shf.l.wrap.b32 	%r380, %r376, %r377, 30;
	shf.l.wrap.b32 	%r381, %r377, %r376, 30;
	mov.b64 	%rd399, {%r381, %r380};
	xor.b64  	%rd400, %rd399, %rd398;
	shf.l.wrap.b32 	%r382, %r376, %r377, 25;
	shf.l.wrap.b32 	%r383, %r377, %r376, 25;
	mov.b64 	%rd401, {%r383, %r382};
	xor.b64  	%rd402, %rd400, %rd401;
	xor.b64  	%rd403, %rd384, %rd336;
	xor.b64  	%rd404, %rd384, %rd360;
	and.b64  	%rd405, %rd404, %rd403;
	xor.b64  	%rd406, %rd405, %rd384;
	add.s64 	%rd407, %rd396, %rd406;
	add.s64 	%rd408, %rd407, %rd402;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r384,%dummy}, %rd397;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r385}, %rd397;
	}
	shf.r.wrap.b32 	%r386, %r385, %r384, 14;
	shf.r.wrap.b32 	%r387, %r384, %r385, 14;
	mov.b64 	%rd409, {%r387, %r386};
	shf.r.wrap.b32 	%r388, %r385, %r384, 18;
	shf.r.wrap.b32 	%r389, %r384, %r385, 18;
	mov.b64 	%rd410, {%r389, %r388};
	xor.b64  	%rd411, %rd410, %rd409;
	shf.l.wrap.b32 	%r390, %r384, %r385, 23;
	shf.l.wrap.b32 	%r391, %r385, %r384, 23;
	mov.b64 	%rd412, {%r391, %r390};
	xor.b64  	%rd413, %rd411, %rd412;
	xor.b64  	%rd414, %rd373, %rd353;
	and.b64  	%rd415, %rd397, %rd414;
	xor.b64  	%rd416, %rd415, %rd353;
	add.s64 	%rd417, %rd329, %rd268;
	ld.const.u64 	%rd24, [k_sha512+48];
	add.s64 	%rd418, %rd417, %rd24;
	add.s64 	%rd419, %rd418, %rd416;
	add.s64 	%rd420, %rd419, %rd413;
	add.s64 	%rd421, %rd420, %rd336;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r392,%dummy}, %rd408;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r393}, %rd408;
	}
	shf.r.wrap.b32 	%r394, %r393, %r392, 28;
	shf.r.wrap.b32 	%r395, %r392, %r393, 28;
	mov.b64 	%rd422, {%r395, %r394};
	shf.l.wrap.b32 	%r396, %r392, %r393, 30;
	shf.l.wrap.b32 	%r397, %r393, %r392, 30;
	mov.b64 	%rd423, {%r397, %r396};
	xor.b64  	%rd424, %rd423, %rd422;
	shf.l.wrap.b32 	%r398, %r392, %r393, 25;
	shf.l.wrap.b32 	%r399, %r393, %r392, 25;
	mov.b64 	%rd425, {%r399, %r398};
	xor.b64  	%rd426, %rd424, %rd425;
	xor.b64  	%rd427, %rd408, %rd360;
	xor.b64  	%rd428, %rd408, %rd384;
	and.b64  	%rd429, %rd428, %rd427;
	xor.b64  	%rd430, %rd429, %rd408;
	add.s64 	%rd431, %rd420, %rd430;
	add.s64 	%rd432, %rd431, %rd426;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r400,%dummy}, %rd421;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r401}, %rd421;
	}
	shf.r.wrap.b32 	%r402, %r401, %r400, 14;
	shf.r.wrap.b32 	%r403, %r400, %r401, 14;
	mov.b64 	%rd433, {%r403, %r402};
	shf.r.wrap.b32 	%r404, %r401, %r400, 18;
	shf.r.wrap.b32 	%r405, %r400, %r401, 18;
	mov.b64 	%rd434, {%r405, %r404};
	xor.b64  	%rd435, %rd434, %rd433;
	shf.l.wrap.b32 	%r406, %r400, %r401, 23;
	shf.l.wrap.b32 	%r407, %r401, %r400, 23;
	mov.b64 	%rd436, {%r407, %r406};
	xor.b64  	%rd437, %rd435, %rd436;
	xor.b64  	%rd438, %rd397, %rd373;
	and.b64  	%rd439, %rd421, %rd438;
	xor.b64  	%rd440, %rd439, %rd373;
	add.s64 	%rd441, %rd353, %rd269;
	ld.const.u64 	%rd25, [k_sha512+56];
	add.s64 	%rd442, %rd441, %rd25;
	add.s64 	%rd443, %rd442, %rd440;
	add.s64 	%rd444, %rd443, %rd437;
	add.s64 	%rd445, %rd444, %rd360;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r408,%dummy}, %rd432;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r409}, %rd432;
	}
	shf.r.wrap.b32 	%r410, %r409, %r408, 28;
	shf.r.wrap.b32 	%r411, %r408, %r409, 28;
	mov.b64 	%rd446, {%r411, %r410};
	shf.l.wrap.b32 	%r412, %r408, %r409, 30;
	shf.l.wrap.b32 	%r413, %r409, %r408, 30;
	mov.b64 	%rd447, {%r413, %r412};
	xor.b64  	%rd448, %rd447, %rd446;
	shf.l.wrap.b32 	%r414, %r408, %r409, 25;
	shf.l.wrap.b32 	%r415, %r409, %r408, 25;
	mov.b64 	%rd449, {%r415, %r414};
	xor.b64  	%rd450, %rd448, %rd449;
	xor.b64  	%rd451, %rd432, %rd384;
	xor.b64  	%rd452, %rd432, %rd408;
	and.b64  	%rd453, %rd452, %rd451;
	xor.b64  	%rd454, %rd453, %rd432;
	add.s64 	%rd455, %rd444, %rd454;
	add.s64 	%rd456, %rd455, %rd450;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r416,%dummy}, %rd445;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r417}, %rd445;
	}
	shf.r.wrap.b32 	%r418, %r417, %r416, 14;
	shf.r.wrap.b32 	%r419, %r416, %r417, 14;
	mov.b64 	%rd457, {%r419, %r418};
	shf.r.wrap.b32 	%r420, %r417, %r416, 18;
	shf.r.wrap.b32 	%r421, %r416, %r417, 18;
	mov.b64 	%rd458, {%r421, %r420};
	xor.b64  	%rd459, %rd458, %rd457;
	shf.l.wrap.b32 	%r422, %r416, %r417, 23;
	shf.l.wrap.b32 	%r423, %r417, %r416, 23;
	mov.b64 	%rd460, {%r423, %r422};
	xor.b64  	%rd461, %rd459, %rd460;
	xor.b64  	%rd462, %rd421, %rd397;
	and.b64  	%rd463, %rd445, %rd462;
	xor.b64  	%rd464, %rd463, %rd397;
	add.s64 	%rd465, %rd373, %rd270;
	ld.const.u64 	%rd26, [k_sha512+64];
	add.s64 	%rd466, %rd465, %rd26;
	add.s64 	%rd467, %rd466, %rd464;
	add.s64 	%rd468, %rd467, %rd461;
	add.s64 	%rd469, %rd468, %rd384;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r424,%dummy}, %rd456;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r425}, %rd456;
	}
	shf.r.wrap.b32 	%r426, %r425, %r424, 28;
	shf.r.wrap.b32 	%r427, %r424, %r425, 28;
	mov.b64 	%rd470, {%r427, %r426};
	shf.l.wrap.b32 	%r428, %r424, %r425, 30;
	shf.l.wrap.b32 	%r429, %r425, %r424, 30;
	mov.b64 	%rd471, {%r429, %r428};
	xor.b64  	%rd472, %rd471, %rd470;
	shf.l.wrap.b32 	%r430, %r424, %r425, 25;
	shf.l.wrap.b32 	%r431, %r425, %r424, 25;
	mov.b64 	%rd473, {%r431, %r430};
	xor.b64  	%rd474, %rd472, %rd473;
	xor.b64  	%rd475, %rd456, %rd408;
	xor.b64  	%rd476, %rd456, %rd432;
	and.b64  	%rd477, %rd476, %rd475;
	xor.b64  	%rd478, %rd477, %rd456;
	add.s64 	%rd479, %rd468, %rd478;
	add.s64 	%rd480, %rd479, %rd474;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r432,%dummy}, %rd469;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r433}, %rd469;
	}
	shf.r.wrap.b32 	%r434, %r433, %r432, 14;
	shf.r.wrap.b32 	%r435, %r432, %r433, 14;
	mov.b64 	%rd481, {%r435, %r434};
	shf.r.wrap.b32 	%r436, %r433, %r432, 18;
	shf.r.wrap.b32 	%r437, %r432, %r433, 18;
	mov.b64 	%rd482, {%r437, %r436};
	xor.b64  	%rd483, %rd482, %rd481;
	shf.l.wrap.b32 	%r438, %r432, %r433, 23;
	shf.l.wrap.b32 	%r439, %r433, %r432, 23;
	mov.b64 	%rd484, {%r439, %r438};
	xor.b64  	%rd485, %rd483, %rd484;
	xor.b64  	%rd486, %rd445, %rd421;
	and.b64  	%rd487, %rd469, %rd486;
	xor.b64  	%rd488, %rd487, %rd421;
	add.s64 	%rd489, %rd397, %rd271;
	ld.const.u64 	%rd27, [k_sha512+72];
	add.s64 	%rd490, %rd489, %rd27;
	add.s64 	%rd491, %rd490, %rd488;
	add.s64 	%rd492, %rd491, %rd485;
	add.s64 	%rd493, %rd492, %rd408;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r440,%dummy}, %rd480;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r441}, %rd480;
	}
	shf.r.wrap.b32 	%r442, %r441, %r440, 28;
	shf.r.wrap.b32 	%r443, %r440, %r441, 28;
	mov.b64 	%rd494, {%r443, %r442};
	shf.l.wrap.b32 	%r444, %r440, %r441, 30;
	shf.l.wrap.b32 	%r445, %r441, %r440, 30;
	mov.b64 	%rd495, {%r445, %r444};
	xor.b64  	%rd496, %rd495, %rd494;
	shf.l.wrap.b32 	%r446, %r440, %r441, 25;
	shf.l.wrap.b32 	%r447, %r441, %r440, 25;
	mov.b64 	%rd497, {%r447, %r446};
	xor.b64  	%rd498, %rd496, %rd497;
	xor.b64  	%rd499, %rd480, %rd432;
	xor.b64  	%rd500, %rd480, %rd456;
	and.b64  	%rd501, %rd500, %rd499;
	xor.b64  	%rd502, %rd501, %rd480;
	add.s64 	%rd503, %rd492, %rd502;
	add.s64 	%rd504, %rd503, %rd498;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r448,%dummy}, %rd493;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r449}, %rd493;
	}
	shf.r.wrap.b32 	%r450, %r449, %r448, 14;
	shf.r.wrap.b32 	%r451, %r448, %r449, 14;
	mov.b64 	%rd505, {%r451, %r450};
	shf.r.wrap.b32 	%r452, %r449, %r448, 18;
	shf.r.wrap.b32 	%r453, %r448, %r449, 18;
	mov.b64 	%rd506, {%r453, %r452};
	xor.b64  	%rd507, %rd506, %rd505;
	shf.l.wrap.b32 	%r454, %r448, %r449, 23;
	shf.l.wrap.b32 	%r455, %r449, %r448, 23;
	mov.b64 	%rd508, {%r455, %r454};
	xor.b64  	%rd509, %rd507, %rd508;
	xor.b64  	%rd510, %rd469, %rd445;
	and.b64  	%rd511, %rd493, %rd510;
	xor.b64  	%rd512, %rd511, %rd445;
	add.s64 	%rd513, %rd421, %rd272;
	ld.const.u64 	%rd28, [k_sha512+80];
	add.s64 	%rd514, %rd513, %rd28;
	add.s64 	%rd515, %rd514, %rd512;
	add.s64 	%rd516, %rd515, %rd509;
	add.s64 	%rd517, %rd516, %rd432;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r456,%dummy}, %rd504;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r457}, %rd504;
	}
	shf.r.wrap.b32 	%r458, %r457, %r456, 28;
	shf.r.wrap.b32 	%r459, %r456, %r457, 28;
	mov.b64 	%rd518, {%r459, %r458};
	shf.l.wrap.b32 	%r460, %r456, %r457, 30;
	shf.l.wrap.b32 	%r461, %r457, %r456, 30;
	mov.b64 	%rd519, {%r461, %r460};
	xor.b64  	%rd520, %rd519, %rd518;
	shf.l.wrap.b32 	%r462, %r456, %r457, 25;
	shf.l.wrap.b32 	%r463, %r457, %r456, 25;
	mov.b64 	%rd521, {%r463, %r462};
	xor.b64  	%rd522, %rd520, %rd521;
	xor.b64  	%rd523, %rd504, %rd456;
	xor.b64  	%rd524, %rd504, %rd480;
	and.b64  	%rd525, %rd524, %rd523;
	xor.b64  	%rd526, %rd525, %rd504;
	add.s64 	%rd527, %rd516, %rd526;
	add.s64 	%rd528, %rd527, %rd522;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r464,%dummy}, %rd517;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r465}, %rd517;
	}
	shf.r.wrap.b32 	%r466, %r465, %r464, 14;
	shf.r.wrap.b32 	%r467, %r464, %r465, 14;
	mov.b64 	%rd529, {%r467, %r466};
	shf.r.wrap.b32 	%r468, %r465, %r464, 18;
	shf.r.wrap.b32 	%r469, %r464, %r465, 18;
	mov.b64 	%rd530, {%r469, %r468};
	xor.b64  	%rd531, %rd530, %rd529;
	shf.l.wrap.b32 	%r470, %r464, %r465, 23;
	shf.l.wrap.b32 	%r471, %r465, %r464, 23;
	mov.b64 	%rd532, {%r471, %r470};
	xor.b64  	%rd533, %rd531, %rd532;
	xor.b64  	%rd534, %rd493, %rd469;
	and.b64  	%rd535, %rd517, %rd534;
	xor.b64  	%rd536, %rd535, %rd469;
	add.s64 	%rd537, %rd445, %rd273;
	ld.const.u64 	%rd29, [k_sha512+88];
	add.s64 	%rd538, %rd537, %rd29;
	add.s64 	%rd539, %rd538, %rd536;
	add.s64 	%rd540, %rd539, %rd533;
	add.s64 	%rd541, %rd540, %rd456;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r472,%dummy}, %rd528;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r473}, %rd528;
	}
	shf.r.wrap.b32 	%r474, %r473, %r472, 28;
	shf.r.wrap.b32 	%r475, %r472, %r473, 28;
	mov.b64 	%rd542, {%r475, %r474};
	shf.l.wrap.b32 	%r476, %r472, %r473, 30;
	shf.l.wrap.b32 	%r477, %r473, %r472, 30;
	mov.b64 	%rd543, {%r477, %r476};
	xor.b64  	%rd544, %rd543, %rd542;
	shf.l.wrap.b32 	%r478, %r472, %r473, 25;
	shf.l.wrap.b32 	%r479, %r473, %r472, 25;
	mov.b64 	%rd545, {%r479, %r478};
	xor.b64  	%rd546, %rd544, %rd545;
	xor.b64  	%rd547, %rd528, %rd480;
	xor.b64  	%rd548, %rd528, %rd504;
	and.b64  	%rd549, %rd548, %rd547;
	xor.b64  	%rd550, %rd549, %rd528;
	add.s64 	%rd551, %rd540, %rd550;
	add.s64 	%rd552, %rd551, %rd546;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r480,%dummy}, %rd541;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r481}, %rd541;
	}
	shf.r.wrap.b32 	%r482, %r481, %r480, 14;
	shf.r.wrap.b32 	%r483, %r480, %r481, 14;
	mov.b64 	%rd553, {%r483, %r482};
	shf.r.wrap.b32 	%r484, %r481, %r480, 18;
	shf.r.wrap.b32 	%r485, %r480, %r481, 18;
	mov.b64 	%rd554, {%r485, %r484};
	xor.b64  	%rd555, %rd554, %rd553;
	shf.l.wrap.b32 	%r486, %r480, %r481, 23;
	shf.l.wrap.b32 	%r487, %r481, %r480, 23;
	mov.b64 	%rd556, {%r487, %r486};
	xor.b64  	%rd557, %rd555, %rd556;
	xor.b64  	%rd558, %rd517, %rd493;
	and.b64  	%rd559, %rd541, %rd558;
	xor.b64  	%rd560, %rd559, %rd493;
	add.s64 	%rd561, %rd469, %rd274;
	ld.const.u64 	%rd30, [k_sha512+96];
	add.s64 	%rd562, %rd561, %rd30;
	add.s64 	%rd563, %rd562, %rd560;
	add.s64 	%rd564, %rd563, %rd557;
	add.s64 	%rd565, %rd564, %rd480;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r488,%dummy}, %rd552;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r489}, %rd552;
	}
	shf.r.wrap.b32 	%r490, %r489, %r488, 28;
	shf.r.wrap.b32 	%r491, %r488, %r489, 28;
	mov.b64 	%rd566, {%r491, %r490};
	shf.l.wrap.b32 	%r492, %r488, %r489, 30;
	shf.l.wrap.b32 	%r493, %r489, %r488, 30;
	mov.b64 	%rd567, {%r493, %r492};
	xor.b64  	%rd568, %rd567, %rd566;
	shf.l.wrap.b32 	%r494, %r488, %r489, 25;
	shf.l.wrap.b32 	%r495, %r489, %r488, 25;
	mov.b64 	%rd569, {%r495, %r494};
	xor.b64  	%rd570, %rd568, %rd569;
	xor.b64  	%rd571, %rd552, %rd504;
	xor.b64  	%rd572, %rd552, %rd528;
	and.b64  	%rd573, %rd572, %rd571;
	xor.b64  	%rd574, %rd573, %rd552;
	add.s64 	%rd575, %rd564, %rd574;
	add.s64 	%rd576, %rd575, %rd570;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r496,%dummy}, %rd565;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r497}, %rd565;
	}
	shf.r.wrap.b32 	%r498, %r497, %r496, 14;
	shf.r.wrap.b32 	%r499, %r496, %r497, 14;
	mov.b64 	%rd577, {%r499, %r498};
	shf.r.wrap.b32 	%r500, %r497, %r496, 18;
	shf.r.wrap.b32 	%r501, %r496, %r497, 18;
	mov.b64 	%rd578, {%r501, %r500};
	xor.b64  	%rd579, %rd578, %rd577;
	shf.l.wrap.b32 	%r502, %r496, %r497, 23;
	shf.l.wrap.b32 	%r503, %r497, %r496, 23;
	mov.b64 	%rd580, {%r503, %r502};
	xor.b64  	%rd581, %rd579, %rd580;
	xor.b64  	%rd582, %rd541, %rd517;
	and.b64  	%rd583, %rd565, %rd582;
	xor.b64  	%rd584, %rd583, %rd517;
	add.s64 	%rd585, %rd493, %rd275;
	ld.const.u64 	%rd31, [k_sha512+104];
	add.s64 	%rd586, %rd585, %rd31;
	add.s64 	%rd587, %rd586, %rd584;
	add.s64 	%rd588, %rd587, %rd581;
	add.s64 	%rd589, %rd588, %rd504;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r504,%dummy}, %rd576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r505}, %rd576;
	}
	shf.r.wrap.b32 	%r506, %r505, %r504, 28;
	shf.r.wrap.b32 	%r507, %r504, %r505, 28;
	mov.b64 	%rd590, {%r507, %r506};
	shf.l.wrap.b32 	%r508, %r504, %r505, 30;
	shf.l.wrap.b32 	%r509, %r505, %r504, 30;
	mov.b64 	%rd591, {%r509, %r508};
	xor.b64  	%rd592, %rd591, %rd590;
	shf.l.wrap.b32 	%r510, %r504, %r505, 25;
	shf.l.wrap.b32 	%r511, %r505, %r504, 25;
	mov.b64 	%rd593, {%r511, %r510};
	xor.b64  	%rd594, %rd592, %rd593;
	xor.b64  	%rd595, %rd576, %rd528;
	xor.b64  	%rd596, %rd576, %rd552;
	and.b64  	%rd597, %rd596, %rd595;
	xor.b64  	%rd598, %rd597, %rd576;
	add.s64 	%rd599, %rd588, %rd598;
	add.s64 	%rd600, %rd599, %rd594;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r512,%dummy}, %rd589;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r513}, %rd589;
	}
	shf.r.wrap.b32 	%r514, %r513, %r512, 14;
	shf.r.wrap.b32 	%r515, %r512, %r513, 14;
	mov.b64 	%rd601, {%r515, %r514};
	shf.r.wrap.b32 	%r516, %r513, %r512, 18;
	shf.r.wrap.b32 	%r517, %r512, %r513, 18;
	mov.b64 	%rd602, {%r517, %r516};
	xor.b64  	%rd603, %rd602, %rd601;
	shf.l.wrap.b32 	%r518, %r512, %r513, 23;
	shf.l.wrap.b32 	%r519, %r513, %r512, 23;
	mov.b64 	%rd604, {%r519, %r518};
	xor.b64  	%rd605, %rd603, %rd604;
	xor.b64  	%rd606, %rd565, %rd541;
	and.b64  	%rd607, %rd589, %rd606;
	xor.b64  	%rd608, %rd607, %rd541;
	add.s64 	%rd609, %rd517, %rd276;
	ld.const.u64 	%rd32, [k_sha512+112];
	add.s64 	%rd610, %rd609, %rd32;
	add.s64 	%rd611, %rd610, %rd608;
	add.s64 	%rd612, %rd611, %rd605;
	add.s64 	%rd613, %rd612, %rd528;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r520,%dummy}, %rd600;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r521}, %rd600;
	}
	shf.r.wrap.b32 	%r522, %r521, %r520, 28;
	shf.r.wrap.b32 	%r523, %r520, %r521, 28;
	mov.b64 	%rd614, {%r523, %r522};
	shf.l.wrap.b32 	%r524, %r520, %r521, 30;
	shf.l.wrap.b32 	%r525, %r521, %r520, 30;
	mov.b64 	%rd615, {%r525, %r524};
	xor.b64  	%rd616, %rd615, %rd614;
	shf.l.wrap.b32 	%r526, %r520, %r521, 25;
	shf.l.wrap.b32 	%r527, %r521, %r520, 25;
	mov.b64 	%rd617, {%r527, %r526};
	xor.b64  	%rd618, %rd616, %rd617;
	xor.b64  	%rd619, %rd600, %rd552;
	xor.b64  	%rd620, %rd600, %rd576;
	and.b64  	%rd621, %rd620, %rd619;
	xor.b64  	%rd622, %rd621, %rd600;
	add.s64 	%rd623, %rd612, %rd622;
	add.s64 	%rd624, %rd623, %rd618;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r528,%dummy}, %rd613;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r529}, %rd613;
	}
	shf.r.wrap.b32 	%r530, %r529, %r528, 14;
	shf.r.wrap.b32 	%r531, %r528, %r529, 14;
	mov.b64 	%rd625, {%r531, %r530};
	shf.r.wrap.b32 	%r532, %r529, %r528, 18;
	shf.r.wrap.b32 	%r533, %r528, %r529, 18;
	mov.b64 	%rd626, {%r533, %r532};
	xor.b64  	%rd627, %rd626, %rd625;
	shf.l.wrap.b32 	%r534, %r528, %r529, 23;
	shf.l.wrap.b32 	%r535, %r529, %r528, 23;
	mov.b64 	%rd628, {%r535, %r534};
	xor.b64  	%rd629, %rd627, %rd628;
	xor.b64  	%rd630, %rd589, %rd565;
	and.b64  	%rd631, %rd613, %rd630;
	xor.b64  	%rd632, %rd631, %rd565;
	ld.const.u64 	%rd33, [k_sha512+120];
	add.s64 	%rd633, %rd541, %rd33;
	add.s64 	%rd634, %rd633, %rd632;
	add.s64 	%rd635, %rd634, %rd629;
	add.s64 	%rd636, %rd635, 576;
	add.s64 	%rd637, %rd636, %rd552;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r536,%dummy}, %rd624;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r537}, %rd624;
	}
	shf.r.wrap.b32 	%r538, %r537, %r536, 28;
	shf.r.wrap.b32 	%r539, %r536, %r537, 28;
	mov.b64 	%rd638, {%r539, %r538};
	shf.l.wrap.b32 	%r540, %r536, %r537, 30;
	shf.l.wrap.b32 	%r541, %r537, %r536, 30;
	mov.b64 	%rd639, {%r541, %r540};
	xor.b64  	%rd640, %rd639, %rd638;
	shf.l.wrap.b32 	%r542, %r536, %r537, 25;
	shf.l.wrap.b32 	%r543, %r537, %r536, 25;
	mov.b64 	%rd641, {%r543, %r542};
	xor.b64  	%rd642, %rd640, %rd641;
	xor.b64  	%rd643, %rd624, %rd576;
	xor.b64  	%rd644, %rd624, %rd600;
	and.b64  	%rd645, %rd644, %rd643;
	xor.b64  	%rd646, %rd645, %rd624;
	add.s64 	%rd647, %rd636, %rd646;
	add.s64 	%rd648, %rd647, %rd642;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r544,%dummy}, %rd276;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r545}, %rd276;
	}
	shf.r.wrap.b32 	%r546, %r545, %r544, 19;
	shf.r.wrap.b32 	%r547, %r544, %r545, 19;
	mov.b64 	%rd649, {%r547, %r546};
	shf.l.wrap.b32 	%r548, %r544, %r545, 3;
	shf.l.wrap.b32 	%r549, %r545, %r544, 3;
	mov.b64 	%rd650, {%r549, %r548};
	shr.u64 	%rd651, %rd276, 6;
	xor.b64  	%rd652, %rd649, %rd651;
	xor.b64  	%rd653, %rd652, %rd650;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r550,%dummy}, %rd263;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r551}, %rd263;
	}
	shf.r.wrap.b32 	%r552, %r551, %r550, 1;
	shf.r.wrap.b32 	%r553, %r550, %r551, 1;
	mov.b64 	%rd654, {%r553, %r552};
	shf.r.wrap.b32 	%r554, %r551, %r550, 8;
	shf.r.wrap.b32 	%r555, %r550, %r551, 8;
	mov.b64 	%rd655, {%r555, %r554};
	shr.u64 	%rd656, %rd263, 7;
	xor.b64  	%rd657, %rd654, %rd656;
	xor.b64  	%rd658, %rd657, %rd655;
	add.s64 	%rd659, %rd271, %rd262;
	add.s64 	%rd660, %rd659, %rd653;
	add.s64 	%rd661, %rd660, %rd658;
	mov.u64 	%rd662, 576;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r556,%dummy}, %rd662;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r557}, %rd662;
	}
	shf.r.wrap.b32 	%r558, %r557, %r556, 19;
	shf.r.wrap.b32 	%r559, %r556, %r557, 19;
	mov.b64 	%rd663, {%r559, %r558};
	shf.l.wrap.b32 	%r560, %r556, %r557, 3;
	shf.l.wrap.b32 	%r561, %r557, %r556, 3;
	mov.b64 	%rd664, {%r561, %r560};
	xor.b64  	%rd665, %rd663, %rd664;
	xor.b64  	%rd666, %rd665, 9;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r562,%dummy}, %rd264;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r563}, %rd264;
	}
	shf.r.wrap.b32 	%r564, %r563, %r562, 1;
	shf.r.wrap.b32 	%r565, %r562, %r563, 1;
	mov.b64 	%rd667, {%r565, %r564};
	shf.r.wrap.b32 	%r566, %r563, %r562, 8;
	shf.r.wrap.b32 	%r567, %r562, %r563, 8;
	mov.b64 	%rd668, {%r567, %r566};
	shr.u64 	%rd669, %rd264, 7;
	xor.b64  	%rd670, %rd667, %rd669;
	xor.b64  	%rd671, %rd670, %rd668;
	add.s64 	%rd672, %rd272, %rd263;
	add.s64 	%rd673, %rd672, %rd666;
	add.s64 	%rd674, %rd673, %rd671;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r568,%dummy}, %rd661;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r569}, %rd661;
	}
	shf.r.wrap.b32 	%r570, %r569, %r568, 19;
	shf.r.wrap.b32 	%r571, %r568, %r569, 19;
	mov.b64 	%rd675, {%r571, %r570};
	shf.l.wrap.b32 	%r572, %r568, %r569, 3;
	shf.l.wrap.b32 	%r573, %r569, %r568, 3;
	mov.b64 	%rd676, {%r573, %r572};
	shr.u64 	%rd677, %rd661, 6;
	xor.b64  	%rd678, %rd675, %rd677;
	xor.b64  	%rd679, %rd678, %rd676;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r574,%dummy}, %rd265;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r575}, %rd265;
	}
	shf.r.wrap.b32 	%r576, %r575, %r574, 1;
	shf.r.wrap.b32 	%r577, %r574, %r575, 1;
	mov.b64 	%rd680, {%r577, %r576};
	shf.r.wrap.b32 	%r578, %r575, %r574, 8;
	shf.r.wrap.b32 	%r579, %r574, %r575, 8;
	mov.b64 	%rd681, {%r579, %r578};
	shr.u64 	%rd682, %rd265, 7;
	xor.b64  	%rd683, %rd680, %rd682;
	xor.b64  	%rd684, %rd683, %rd681;
	add.s64 	%rd685, %rd273, %rd264;
	add.s64 	%rd686, %rd685, %rd679;
	add.s64 	%rd687, %rd686, %rd684;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r580,%dummy}, %rd674;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r581}, %rd674;
	}
	shf.r.wrap.b32 	%r582, %r581, %r580, 19;
	shf.r.wrap.b32 	%r583, %r580, %r581, 19;
	mov.b64 	%rd688, {%r583, %r582};
	shf.l.wrap.b32 	%r584, %r580, %r581, 3;
	shf.l.wrap.b32 	%r585, %r581, %r580, 3;
	mov.b64 	%rd689, {%r585, %r584};
	shr.u64 	%rd690, %rd674, 6;
	xor.b64  	%rd691, %rd688, %rd690;
	xor.b64  	%rd692, %rd691, %rd689;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r586,%dummy}, %rd266;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r587}, %rd266;
	}
	shf.r.wrap.b32 	%r588, %r587, %r586, 1;
	shf.r.wrap.b32 	%r589, %r586, %r587, 1;
	mov.b64 	%rd693, {%r589, %r588};
	shf.r.wrap.b32 	%r590, %r587, %r586, 8;
	shf.r.wrap.b32 	%r591, %r586, %r587, 8;
	mov.b64 	%rd694, {%r591, %r590};
	shr.u64 	%rd695, %rd266, 7;
	xor.b64  	%rd696, %rd693, %rd695;
	xor.b64  	%rd697, %rd696, %rd694;
	add.s64 	%rd698, %rd274, %rd265;
	add.s64 	%rd699, %rd698, %rd692;
	add.s64 	%rd700, %rd699, %rd697;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r592,%dummy}, %rd687;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r593}, %rd687;
	}
	shf.r.wrap.b32 	%r594, %r593, %r592, 19;
	shf.r.wrap.b32 	%r595, %r592, %r593, 19;
	mov.b64 	%rd701, {%r595, %r594};
	shf.l.wrap.b32 	%r596, %r592, %r593, 3;
	shf.l.wrap.b32 	%r597, %r593, %r592, 3;
	mov.b64 	%rd702, {%r597, %r596};
	shr.u64 	%rd703, %rd687, 6;
	xor.b64  	%rd704, %rd701, %rd703;
	xor.b64  	%rd705, %rd704, %rd702;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r598,%dummy}, %rd267;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r599}, %rd267;
	}
	shf.r.wrap.b32 	%r600, %r599, %r598, 1;
	shf.r.wrap.b32 	%r601, %r598, %r599, 1;
	mov.b64 	%rd706, {%r601, %r600};
	shf.r.wrap.b32 	%r602, %r599, %r598, 8;
	shf.r.wrap.b32 	%r603, %r598, %r599, 8;
	mov.b64 	%rd707, {%r603, %r602};
	shr.u64 	%rd708, %rd267, 7;
	xor.b64  	%rd709, %rd706, %rd708;
	xor.b64  	%rd710, %rd709, %rd707;
	add.s64 	%rd711, %rd275, %rd266;
	add.s64 	%rd712, %rd711, %rd705;
	add.s64 	%rd713, %rd712, %rd710;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r604,%dummy}, %rd700;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r605}, %rd700;
	}
	shf.r.wrap.b32 	%r606, %r605, %r604, 19;
	shf.r.wrap.b32 	%r607, %r604, %r605, 19;
	mov.b64 	%rd714, {%r607, %r606};
	shf.l.wrap.b32 	%r608, %r604, %r605, 3;
	shf.l.wrap.b32 	%r609, %r605, %r604, 3;
	mov.b64 	%rd715, {%r609, %r608};
	shr.u64 	%rd716, %rd700, 6;
	xor.b64  	%rd717, %rd714, %rd716;
	xor.b64  	%rd718, %rd717, %rd715;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r610,%dummy}, %rd268;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r611}, %rd268;
	}
	shf.r.wrap.b32 	%r612, %r611, %r610, 1;
	shf.r.wrap.b32 	%r613, %r610, %r611, 1;
	mov.b64 	%rd719, {%r613, %r612};
	shf.r.wrap.b32 	%r614, %r611, %r610, 8;
	shf.r.wrap.b32 	%r615, %r610, %r611, 8;
	mov.b64 	%rd720, {%r615, %r614};
	shr.u64 	%rd721, %rd268, 7;
	xor.b64  	%rd722, %rd719, %rd721;
	xor.b64  	%rd723, %rd722, %rd720;
	add.s64 	%rd724, %rd276, %rd267;
	add.s64 	%rd725, %rd724, %rd718;
	add.s64 	%rd726, %rd725, %rd723;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r616,%dummy}, %rd713;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r617}, %rd713;
	}
	shf.r.wrap.b32 	%r618, %r617, %r616, 19;
	shf.r.wrap.b32 	%r619, %r616, %r617, 19;
	mov.b64 	%rd727, {%r619, %r618};
	shf.l.wrap.b32 	%r620, %r616, %r617, 3;
	shf.l.wrap.b32 	%r621, %r617, %r616, 3;
	mov.b64 	%rd728, {%r621, %r620};
	shr.u64 	%rd729, %rd713, 6;
	xor.b64  	%rd730, %rd727, %rd729;
	xor.b64  	%rd731, %rd730, %rd728;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r622,%dummy}, %rd269;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r623}, %rd269;
	}
	shf.r.wrap.b32 	%r624, %r623, %r622, 1;
	shf.r.wrap.b32 	%r625, %r622, %r623, 1;
	mov.b64 	%rd732, {%r625, %r624};
	shf.r.wrap.b32 	%r626, %r623, %r622, 8;
	shf.r.wrap.b32 	%r627, %r622, %r623, 8;
	mov.b64 	%rd733, {%r627, %r626};
	shr.u64 	%rd734, %rd269, 7;
	xor.b64  	%rd735, %rd732, %rd734;
	xor.b64  	%rd736, %rd735, %rd733;
	add.s64 	%rd737, %rd268, %rd731;
	add.s64 	%rd738, %rd737, %rd736;
	add.s64 	%rd739, %rd738, 576;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r628,%dummy}, %rd726;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r629}, %rd726;
	}
	shf.r.wrap.b32 	%r630, %r629, %r628, 19;
	shf.r.wrap.b32 	%r631, %r628, %r629, 19;
	mov.b64 	%rd740, {%r631, %r630};
	shf.l.wrap.b32 	%r632, %r628, %r629, 3;
	shf.l.wrap.b32 	%r633, %r629, %r628, 3;
	mov.b64 	%rd741, {%r633, %r632};
	shr.u64 	%rd742, %rd726, 6;
	xor.b64  	%rd743, %rd740, %rd742;
	xor.b64  	%rd744, %rd743, %rd741;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r634,%dummy}, %rd270;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r635}, %rd270;
	}
	shf.r.wrap.b32 	%r636, %r635, %r634, 1;
	shf.r.wrap.b32 	%r637, %r634, %r635, 1;
	mov.b64 	%rd745, {%r637, %r636};
	shf.r.wrap.b32 	%r638, %r635, %r634, 8;
	shf.r.wrap.b32 	%r639, %r634, %r635, 8;
	mov.b64 	%rd746, {%r639, %r638};
	shr.u64 	%rd747, %rd270, 7;
	xor.b64  	%rd748, %rd745, %rd747;
	xor.b64  	%rd749, %rd748, %rd746;
	add.s64 	%rd750, %rd661, %rd269;
	add.s64 	%rd751, %rd750, %rd744;
	add.s64 	%rd752, %rd751, %rd749;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r640,%dummy}, %rd739;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r641}, %rd739;
	}
	shf.r.wrap.b32 	%r642, %r641, %r640, 19;
	shf.r.wrap.b32 	%r643, %r640, %r641, 19;
	mov.b64 	%rd753, {%r643, %r642};
	shf.l.wrap.b32 	%r644, %r640, %r641, 3;
	shf.l.wrap.b32 	%r645, %r641, %r640, 3;
	mov.b64 	%rd754, {%r645, %r644};
	shr.u64 	%rd755, %rd739, 6;
	xor.b64  	%rd756, %rd753, %rd755;
	xor.b64  	%rd757, %rd756, %rd754;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r646,%dummy}, %rd271;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r647}, %rd271;
	}
	shf.r.wrap.b32 	%r648, %r647, %r646, 1;
	shf.r.wrap.b32 	%r649, %r646, %r647, 1;
	mov.b64 	%rd758, {%r649, %r648};
	shf.r.wrap.b32 	%r650, %r647, %r646, 8;
	shf.r.wrap.b32 	%r651, %r646, %r647, 8;
	mov.b64 	%rd759, {%r651, %r650};
	shr.u64 	%rd760, %rd271, 7;
	xor.b64  	%rd761, %rd758, %rd760;
	xor.b64  	%rd762, %rd761, %rd759;
	add.s64 	%rd763, %rd674, %rd270;
	add.s64 	%rd764, %rd763, %rd757;
	add.s64 	%rd765, %rd764, %rd762;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r652,%dummy}, %rd752;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r653}, %rd752;
	}
	shf.r.wrap.b32 	%r654, %r653, %r652, 19;
	shf.r.wrap.b32 	%r655, %r652, %r653, 19;
	mov.b64 	%rd766, {%r655, %r654};
	shf.l.wrap.b32 	%r656, %r652, %r653, 3;
	shf.l.wrap.b32 	%r657, %r653, %r652, 3;
	mov.b64 	%rd767, {%r657, %r656};
	shr.u64 	%rd768, %rd752, 6;
	xor.b64  	%rd769, %rd766, %rd768;
	xor.b64  	%rd770, %rd769, %rd767;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r658,%dummy}, %rd272;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r659}, %rd272;
	}
	shf.r.wrap.b32 	%r660, %r659, %r658, 1;
	shf.r.wrap.b32 	%r661, %r658, %r659, 1;
	mov.b64 	%rd771, {%r661, %r660};
	shf.r.wrap.b32 	%r662, %r659, %r658, 8;
	shf.r.wrap.b32 	%r663, %r658, %r659, 8;
	mov.b64 	%rd772, {%r663, %r662};
	shr.u64 	%rd773, %rd272, 7;
	xor.b64  	%rd774, %rd771, %rd773;
	xor.b64  	%rd775, %rd774, %rd772;
	add.s64 	%rd776, %rd687, %rd271;
	add.s64 	%rd777, %rd776, %rd770;
	add.s64 	%rd778, %rd777, %rd775;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r664,%dummy}, %rd765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r665}, %rd765;
	}
	shf.r.wrap.b32 	%r666, %r665, %r664, 19;
	shf.r.wrap.b32 	%r667, %r664, %r665, 19;
	mov.b64 	%rd779, {%r667, %r666};
	shf.l.wrap.b32 	%r668, %r664, %r665, 3;
	shf.l.wrap.b32 	%r669, %r665, %r664, 3;
	mov.b64 	%rd780, {%r669, %r668};
	shr.u64 	%rd781, %rd765, 6;
	xor.b64  	%rd782, %rd779, %rd781;
	xor.b64  	%rd783, %rd782, %rd780;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r670,%dummy}, %rd273;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r671}, %rd273;
	}
	shf.r.wrap.b32 	%r672, %r671, %r670, 1;
	shf.r.wrap.b32 	%r673, %r670, %r671, 1;
	mov.b64 	%rd784, {%r673, %r672};
	shf.r.wrap.b32 	%r674, %r671, %r670, 8;
	shf.r.wrap.b32 	%r675, %r670, %r671, 8;
	mov.b64 	%rd785, {%r675, %r674};
	shr.u64 	%rd786, %rd273, 7;
	xor.b64  	%rd787, %rd784, %rd786;
	xor.b64  	%rd788, %rd787, %rd785;
	add.s64 	%rd789, %rd700, %rd272;
	add.s64 	%rd790, %rd789, %rd783;
	add.s64 	%rd791, %rd790, %rd788;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r676,%dummy}, %rd778;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r677}, %rd778;
	}
	shf.r.wrap.b32 	%r678, %r677, %r676, 19;
	shf.r.wrap.b32 	%r679, %r676, %r677, 19;
	mov.b64 	%rd792, {%r679, %r678};
	shf.l.wrap.b32 	%r680, %r676, %r677, 3;
	shf.l.wrap.b32 	%r681, %r677, %r676, 3;
	mov.b64 	%rd793, {%r681, %r680};
	shr.u64 	%rd794, %rd778, 6;
	xor.b64  	%rd795, %rd792, %rd794;
	xor.b64  	%rd796, %rd795, %rd793;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r682,%dummy}, %rd274;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r683}, %rd274;
	}
	shf.r.wrap.b32 	%r684, %r683, %r682, 1;
	shf.r.wrap.b32 	%r685, %r682, %r683, 1;
	mov.b64 	%rd797, {%r685, %r684};
	shf.r.wrap.b32 	%r686, %r683, %r682, 8;
	shf.r.wrap.b32 	%r687, %r682, %r683, 8;
	mov.b64 	%rd798, {%r687, %r686};
	shr.u64 	%rd799, %rd274, 7;
	xor.b64  	%rd800, %rd797, %rd799;
	xor.b64  	%rd801, %rd800, %rd798;
	add.s64 	%rd802, %rd713, %rd273;
	add.s64 	%rd803, %rd802, %rd796;
	add.s64 	%rd804, %rd803, %rd801;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r688,%dummy}, %rd791;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r689}, %rd791;
	}
	shf.r.wrap.b32 	%r690, %r689, %r688, 19;
	shf.r.wrap.b32 	%r691, %r688, %r689, 19;
	mov.b64 	%rd805, {%r691, %r690};
	shf.l.wrap.b32 	%r692, %r688, %r689, 3;
	shf.l.wrap.b32 	%r693, %r689, %r688, 3;
	mov.b64 	%rd806, {%r693, %r692};
	shr.u64 	%rd807, %rd791, 6;
	xor.b64  	%rd808, %rd805, %rd807;
	xor.b64  	%rd809, %rd808, %rd806;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r694,%dummy}, %rd275;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r695}, %rd275;
	}
	shf.r.wrap.b32 	%r696, %r695, %r694, 1;
	shf.r.wrap.b32 	%r697, %r694, %r695, 1;
	mov.b64 	%rd810, {%r697, %r696};
	shf.r.wrap.b32 	%r698, %r695, %r694, 8;
	shf.r.wrap.b32 	%r699, %r694, %r695, 8;
	mov.b64 	%rd811, {%r699, %r698};
	shr.u64 	%rd812, %rd275, 7;
	xor.b64  	%rd813, %rd810, %rd812;
	xor.b64  	%rd814, %rd813, %rd811;
	add.s64 	%rd815, %rd726, %rd274;
	add.s64 	%rd816, %rd815, %rd809;
	add.s64 	%rd817, %rd816, %rd814;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r700,%dummy}, %rd804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r701}, %rd804;
	}
	shf.r.wrap.b32 	%r702, %r701, %r700, 19;
	shf.r.wrap.b32 	%r703, %r700, %r701, 19;
	mov.b64 	%rd818, {%r703, %r702};
	shf.l.wrap.b32 	%r704, %r700, %r701, 3;
	shf.l.wrap.b32 	%r705, %r701, %r700, 3;
	mov.b64 	%rd819, {%r705, %r704};
	shr.u64 	%rd820, %rd804, 6;
	xor.b64  	%rd821, %rd818, %rd820;
	xor.b64  	%rd822, %rd821, %rd819;
	shf.r.wrap.b32 	%r706, %r545, %r544, 1;
	shf.r.wrap.b32 	%r707, %r544, %r545, 1;
	mov.b64 	%rd823, {%r707, %r706};
	shf.r.wrap.b32 	%r708, %r545, %r544, 8;
	shf.r.wrap.b32 	%r709, %r544, %r545, 8;
	mov.b64 	%rd824, {%r709, %r708};
	shr.u64 	%rd825, %rd276, 7;
	xor.b64  	%rd826, %rd823, %rd825;
	xor.b64  	%rd827, %rd826, %rd824;
	add.s64 	%rd828, %rd739, %rd275;
	add.s64 	%rd829, %rd828, %rd822;
	add.s64 	%rd830, %rd829, %rd827;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r710,%dummy}, %rd817;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r711}, %rd817;
	}
	shf.r.wrap.b32 	%r712, %r711, %r710, 19;
	shf.r.wrap.b32 	%r713, %r710, %r711, 19;
	mov.b64 	%rd831, {%r713, %r712};
	shf.l.wrap.b32 	%r714, %r710, %r711, 3;
	shf.l.wrap.b32 	%r715, %r711, %r710, 3;
	mov.b64 	%rd832, {%r715, %r714};
	shr.u64 	%rd833, %rd817, 6;
	xor.b64  	%rd834, %rd831, %rd833;
	xor.b64  	%rd835, %rd834, %rd832;
	shf.r.wrap.b32 	%r716, %r557, %r556, 1;
	shf.r.wrap.b32 	%r717, %r556, %r557, 1;
	mov.b64 	%rd836, {%r717, %r716};
	shf.r.wrap.b32 	%r718, %r557, %r556, 8;
	shf.r.wrap.b32 	%r719, %r556, %r557, 8;
	mov.b64 	%rd837, {%r719, %r718};
	xor.b64  	%rd838, %rd836, %rd837;
	xor.b64  	%rd839, %rd838, 4;
	add.s64 	%rd840, %rd752, %rd276;
	add.s64 	%rd841, %rd840, %rd835;
	add.s64 	%rd842, %rd841, %rd839;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r720,%dummy}, %rd830;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r721}, %rd830;
	}
	shf.r.wrap.b32 	%r722, %r721, %r720, 19;
	shf.r.wrap.b32 	%r723, %r720, %r721, 19;
	mov.b64 	%rd843, {%r723, %r722};
	shf.l.wrap.b32 	%r724, %r720, %r721, 3;
	shf.l.wrap.b32 	%r725, %r721, %r720, 3;
	mov.b64 	%rd844, {%r725, %r724};
	shr.u64 	%rd845, %rd830, 6;
	xor.b64  	%rd846, %rd843, %rd845;
	xor.b64  	%rd847, %rd846, %rd844;
	shf.r.wrap.b32 	%r726, %r569, %r568, 1;
	shf.r.wrap.b32 	%r727, %r568, %r569, 1;
	mov.b64 	%rd848, {%r727, %r726};
	shf.r.wrap.b32 	%r728, %r569, %r568, 8;
	shf.r.wrap.b32 	%r729, %r568, %r569, 8;
	mov.b64 	%rd849, {%r729, %r728};
	shr.u64 	%rd850, %rd661, 7;
	xor.b64  	%rd851, %rd848, %rd850;
	xor.b64  	%rd852, %rd851, %rd849;
	add.s64 	%rd853, %rd765, %rd847;
	add.s64 	%rd854, %rd853, %rd852;
	add.s64 	%rd855, %rd854, 576;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r730,%dummy}, %rd637;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r731}, %rd637;
	}
	shf.r.wrap.b32 	%r732, %r731, %r730, 14;
	shf.r.wrap.b32 	%r733, %r730, %r731, 14;
	mov.b64 	%rd856, {%r733, %r732};
	shf.r.wrap.b32 	%r734, %r731, %r730, 18;
	shf.r.wrap.b32 	%r735, %r730, %r731, 18;
	mov.b64 	%rd857, {%r735, %r734};
	xor.b64  	%rd858, %rd857, %rd856;
	shf.l.wrap.b32 	%r736, %r730, %r731, 23;
	shf.l.wrap.b32 	%r737, %r731, %r730, 23;
	mov.b64 	%rd859, {%r737, %r736};
	xor.b64  	%rd860, %rd858, %rd859;
	xor.b64  	%rd861, %rd613, %rd589;
	and.b64  	%rd862, %rd861, %rd637;
	xor.b64  	%rd863, %rd862, %rd589;
	add.s64 	%rd864, %rd863, %rd565;
	add.s64 	%rd865, %rd864, %rd661;
	ld.const.u64 	%rd34, [k_sha512+128];
	add.s64 	%rd866, %rd865, %rd34;
	add.s64 	%rd867, %rd866, %rd860;
	add.s64 	%rd868, %rd867, %rd576;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r738,%dummy}, %rd648;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r739}, %rd648;
	}
	shf.r.wrap.b32 	%r740, %r739, %r738, 28;
	shf.r.wrap.b32 	%r741, %r738, %r739, 28;
	mov.b64 	%rd869, {%r741, %r740};
	shf.l.wrap.b32 	%r742, %r738, %r739, 30;
	shf.l.wrap.b32 	%r743, %r739, %r738, 30;
	mov.b64 	%rd870, {%r743, %r742};
	xor.b64  	%rd871, %rd870, %rd869;
	shf.l.wrap.b32 	%r744, %r738, %r739, 25;
	shf.l.wrap.b32 	%r745, %r739, %r738, 25;
	mov.b64 	%rd872, {%r745, %r744};
	xor.b64  	%rd873, %rd871, %rd872;
	xor.b64  	%rd874, %rd648, %rd600;
	xor.b64  	%rd875, %rd648, %rd624;
	and.b64  	%rd876, %rd875, %rd874;
	xor.b64  	%rd877, %rd876, %rd648;
	add.s64 	%rd878, %rd867, %rd877;
	add.s64 	%rd879, %rd878, %rd873;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r746,%dummy}, %rd868;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r747}, %rd868;
	}
	shf.r.wrap.b32 	%r748, %r747, %r746, 14;
	shf.r.wrap.b32 	%r749, %r746, %r747, 14;
	mov.b64 	%rd880, {%r749, %r748};
	shf.r.wrap.b32 	%r750, %r747, %r746, 18;
	shf.r.wrap.b32 	%r751, %r746, %r747, 18;
	mov.b64 	%rd881, {%r751, %r750};
	xor.b64  	%rd882, %rd881, %rd880;
	shf.l.wrap.b32 	%r752, %r746, %r747, 23;
	shf.l.wrap.b32 	%r753, %r747, %r746, 23;
	mov.b64 	%rd883, {%r753, %r752};
	xor.b64  	%rd884, %rd882, %rd883;
	xor.b64  	%rd885, %rd637, %rd613;
	and.b64  	%rd886, %rd868, %rd885;
	xor.b64  	%rd887, %rd886, %rd613;
	add.s64 	%rd888, %rd674, %rd589;
	ld.const.u64 	%rd35, [k_sha512+136];
	add.s64 	%rd889, %rd888, %rd35;
	add.s64 	%rd890, %rd889, %rd887;
	add.s64 	%rd891, %rd890, %rd884;
	add.s64 	%rd892, %rd891, %rd600;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r754,%dummy}, %rd879;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r755}, %rd879;
	}
	shf.r.wrap.b32 	%r756, %r755, %r754, 28;
	shf.r.wrap.b32 	%r757, %r754, %r755, 28;
	mov.b64 	%rd893, {%r757, %r756};
	shf.l.wrap.b32 	%r758, %r754, %r755, 30;
	shf.l.wrap.b32 	%r759, %r755, %r754, 30;
	mov.b64 	%rd894, {%r759, %r758};
	xor.b64  	%rd895, %rd894, %rd893;
	shf.l.wrap.b32 	%r760, %r754, %r755, 25;
	shf.l.wrap.b32 	%r761, %r755, %r754, 25;
	mov.b64 	%rd896, {%r761, %r760};
	xor.b64  	%rd897, %rd895, %rd896;
	xor.b64  	%rd898, %rd879, %rd624;
	xor.b64  	%rd899, %rd879, %rd648;
	and.b64  	%rd900, %rd899, %rd898;
	xor.b64  	%rd901, %rd900, %rd879;
	add.s64 	%rd902, %rd891, %rd901;
	add.s64 	%rd903, %rd902, %rd897;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r762,%dummy}, %rd892;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r763}, %rd892;
	}
	shf.r.wrap.b32 	%r764, %r763, %r762, 14;
	shf.r.wrap.b32 	%r765, %r762, %r763, 14;
	mov.b64 	%rd904, {%r765, %r764};
	shf.r.wrap.b32 	%r766, %r763, %r762, 18;
	shf.r.wrap.b32 	%r767, %r762, %r763, 18;
	mov.b64 	%rd905, {%r767, %r766};
	xor.b64  	%rd906, %rd905, %rd904;
	shf.l.wrap.b32 	%r768, %r762, %r763, 23;
	shf.l.wrap.b32 	%r769, %r763, %r762, 23;
	mov.b64 	%rd907, {%r769, %r768};
	xor.b64  	%rd908, %rd906, %rd907;
	xor.b64  	%rd909, %rd868, %rd637;
	and.b64  	%rd910, %rd892, %rd909;
	xor.b64  	%rd911, %rd910, %rd637;
	add.s64 	%rd912, %rd687, %rd613;
	ld.const.u64 	%rd36, [k_sha512+144];
	add.s64 	%rd913, %rd912, %rd36;
	add.s64 	%rd914, %rd913, %rd911;
	add.s64 	%rd915, %rd914, %rd908;
	add.s64 	%rd916, %rd915, %rd624;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r770,%dummy}, %rd903;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r771}, %rd903;
	}
	shf.r.wrap.b32 	%r772, %r771, %r770, 28;
	shf.r.wrap.b32 	%r773, %r770, %r771, 28;
	mov.b64 	%rd917, {%r773, %r772};
	shf.l.wrap.b32 	%r774, %r770, %r771, 30;
	shf.l.wrap.b32 	%r775, %r771, %r770, 30;
	mov.b64 	%rd918, {%r775, %r774};
	xor.b64  	%rd919, %rd918, %rd917;
	shf.l.wrap.b32 	%r776, %r770, %r771, 25;
	shf.l.wrap.b32 	%r777, %r771, %r770, 25;
	mov.b64 	%rd920, {%r777, %r776};
	xor.b64  	%rd921, %rd919, %rd920;
	xor.b64  	%rd922, %rd903, %rd648;
	xor.b64  	%rd923, %rd903, %rd879;
	and.b64  	%rd924, %rd923, %rd922;
	xor.b64  	%rd925, %rd924, %rd903;
	add.s64 	%rd926, %rd915, %rd925;
	add.s64 	%rd927, %rd926, %rd921;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r778,%dummy}, %rd916;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r779}, %rd916;
	}
	shf.r.wrap.b32 	%r780, %r779, %r778, 14;
	shf.r.wrap.b32 	%r781, %r778, %r779, 14;
	mov.b64 	%rd928, {%r781, %r780};
	shf.r.wrap.b32 	%r782, %r779, %r778, 18;
	shf.r.wrap.b32 	%r783, %r778, %r779, 18;
	mov.b64 	%rd929, {%r783, %r782};
	xor.b64  	%rd930, %rd929, %rd928;
	shf.l.wrap.b32 	%r784, %r778, %r779, 23;
	shf.l.wrap.b32 	%r785, %r779, %r778, 23;
	mov.b64 	%rd931, {%r785, %r784};
	xor.b64  	%rd932, %rd930, %rd931;
	xor.b64  	%rd933, %rd892, %rd868;
	and.b64  	%rd934, %rd916, %rd933;
	xor.b64  	%rd935, %rd934, %rd868;
	add.s64 	%rd936, %rd700, %rd637;
	ld.const.u64 	%rd37, [k_sha512+152];
	add.s64 	%rd937, %rd936, %rd37;
	add.s64 	%rd938, %rd937, %rd935;
	add.s64 	%rd939, %rd938, %rd932;
	add.s64 	%rd940, %rd939, %rd648;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r786,%dummy}, %rd927;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r787}, %rd927;
	}
	shf.r.wrap.b32 	%r788, %r787, %r786, 28;
	shf.r.wrap.b32 	%r789, %r786, %r787, 28;
	mov.b64 	%rd941, {%r789, %r788};
	shf.l.wrap.b32 	%r790, %r786, %r787, 30;
	shf.l.wrap.b32 	%r791, %r787, %r786, 30;
	mov.b64 	%rd942, {%r791, %r790};
	xor.b64  	%rd943, %rd942, %rd941;
	shf.l.wrap.b32 	%r792, %r786, %r787, 25;
	shf.l.wrap.b32 	%r793, %r787, %r786, 25;
	mov.b64 	%rd944, {%r793, %r792};
	xor.b64  	%rd945, %rd943, %rd944;
	xor.b64  	%rd946, %rd927, %rd879;
	xor.b64  	%rd947, %rd927, %rd903;
	and.b64  	%rd948, %rd947, %rd946;
	xor.b64  	%rd949, %rd948, %rd927;
	add.s64 	%rd950, %rd939, %rd949;
	add.s64 	%rd951, %rd950, %rd945;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r794,%dummy}, %rd940;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r795}, %rd940;
	}
	shf.r.wrap.b32 	%r796, %r795, %r794, 14;
	shf.r.wrap.b32 	%r797, %r794, %r795, 14;
	mov.b64 	%rd952, {%r797, %r796};
	shf.r.wrap.b32 	%r798, %r795, %r794, 18;
	shf.r.wrap.b32 	%r799, %r794, %r795, 18;
	mov.b64 	%rd953, {%r799, %r798};
	xor.b64  	%rd954, %rd953, %rd952;
	shf.l.wrap.b32 	%r800, %r794, %r795, 23;
	shf.l.wrap.b32 	%r801, %r795, %r794, 23;
	mov.b64 	%rd955, {%r801, %r800};
	xor.b64  	%rd956, %rd954, %rd955;
	xor.b64  	%rd957, %rd916, %rd892;
	and.b64  	%rd958, %rd940, %rd957;
	xor.b64  	%rd959, %rd958, %rd892;
	add.s64 	%rd960, %rd868, %rd713;
	ld.const.u64 	%rd38, [k_sha512+160];
	add.s64 	%rd961, %rd960, %rd38;
	add.s64 	%rd962, %rd961, %rd959;
	add.s64 	%rd963, %rd962, %rd956;
	add.s64 	%rd964, %rd963, %rd879;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r802,%dummy}, %rd951;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r803}, %rd951;
	}
	shf.r.wrap.b32 	%r804, %r803, %r802, 28;
	shf.r.wrap.b32 	%r805, %r802, %r803, 28;
	mov.b64 	%rd965, {%r805, %r804};
	shf.l.wrap.b32 	%r806, %r802, %r803, 30;
	shf.l.wrap.b32 	%r807, %r803, %r802, 30;
	mov.b64 	%rd966, {%r807, %r806};
	xor.b64  	%rd967, %rd966, %rd965;
	shf.l.wrap.b32 	%r808, %r802, %r803, 25;
	shf.l.wrap.b32 	%r809, %r803, %r802, 25;
	mov.b64 	%rd968, {%r809, %r808};
	xor.b64  	%rd969, %rd967, %rd968;
	xor.b64  	%rd970, %rd951, %rd903;
	xor.b64  	%rd971, %rd951, %rd927;
	and.b64  	%rd972, %rd971, %rd970;
	xor.b64  	%rd973, %rd972, %rd951;
	add.s64 	%rd974, %rd963, %rd973;
	add.s64 	%rd975, %rd974, %rd969;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r810,%dummy}, %rd964;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r811}, %rd964;
	}
	shf.r.wrap.b32 	%r812, %r811, %r810, 14;
	shf.r.wrap.b32 	%r813, %r810, %r811, 14;
	mov.b64 	%rd976, {%r813, %r812};
	shf.r.wrap.b32 	%r814, %r811, %r810, 18;
	shf.r.wrap.b32 	%r815, %r810, %r811, 18;
	mov.b64 	%rd977, {%r815, %r814};
	xor.b64  	%rd978, %rd977, %rd976;
	shf.l.wrap.b32 	%r816, %r810, %r811, 23;
	shf.l.wrap.b32 	%r817, %r811, %r810, 23;
	mov.b64 	%rd979, {%r817, %r816};
	xor.b64  	%rd980, %rd978, %rd979;
	xor.b64  	%rd981, %rd940, %rd916;
	and.b64  	%rd982, %rd964, %rd981;
	xor.b64  	%rd983, %rd982, %rd916;
	add.s64 	%rd984, %rd892, %rd726;
	ld.const.u64 	%rd39, [k_sha512+168];
	add.s64 	%rd985, %rd984, %rd39;
	add.s64 	%rd986, %rd985, %rd983;
	add.s64 	%rd987, %rd986, %rd980;
	add.s64 	%rd988, %rd987, %rd903;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r818,%dummy}, %rd975;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r819}, %rd975;
	}
	shf.r.wrap.b32 	%r820, %r819, %r818, 28;
	shf.r.wrap.b32 	%r821, %r818, %r819, 28;
	mov.b64 	%rd989, {%r821, %r820};
	shf.l.wrap.b32 	%r822, %r818, %r819, 30;
	shf.l.wrap.b32 	%r823, %r819, %r818, 30;
	mov.b64 	%rd990, {%r823, %r822};
	xor.b64  	%rd991, %rd990, %rd989;
	shf.l.wrap.b32 	%r824, %r818, %r819, 25;
	shf.l.wrap.b32 	%r825, %r819, %r818, 25;
	mov.b64 	%rd992, {%r825, %r824};
	xor.b64  	%rd993, %rd991, %rd992;
	xor.b64  	%rd994, %rd975, %rd927;
	xor.b64  	%rd995, %rd975, %rd951;
	and.b64  	%rd996, %rd995, %rd994;
	xor.b64  	%rd997, %rd996, %rd975;
	add.s64 	%rd998, %rd987, %rd997;
	add.s64 	%rd999, %rd998, %rd993;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r826,%dummy}, %rd988;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r827}, %rd988;
	}
	shf.r.wrap.b32 	%r828, %r827, %r826, 14;
	shf.r.wrap.b32 	%r829, %r826, %r827, 14;
	mov.b64 	%rd1000, {%r829, %r828};
	shf.r.wrap.b32 	%r830, %r827, %r826, 18;
	shf.r.wrap.b32 	%r831, %r826, %r827, 18;
	mov.b64 	%rd1001, {%r831, %r830};
	xor.b64  	%rd1002, %rd1001, %rd1000;
	shf.l.wrap.b32 	%r832, %r826, %r827, 23;
	shf.l.wrap.b32 	%r833, %r827, %r826, 23;
	mov.b64 	%rd1003, {%r833, %r832};
	xor.b64  	%rd1004, %rd1002, %rd1003;
	xor.b64  	%rd1005, %rd964, %rd940;
	and.b64  	%rd1006, %rd988, %rd1005;
	xor.b64  	%rd1007, %rd1006, %rd940;
	add.s64 	%rd1008, %rd916, %rd739;
	ld.const.u64 	%rd40, [k_sha512+176];
	add.s64 	%rd1009, %rd1008, %rd40;
	add.s64 	%rd1010, %rd1009, %rd1007;
	add.s64 	%rd1011, %rd1010, %rd1004;
	add.s64 	%rd1012, %rd1011, %rd927;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r834,%dummy}, %rd999;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r835}, %rd999;
	}
	shf.r.wrap.b32 	%r836, %r835, %r834, 28;
	shf.r.wrap.b32 	%r837, %r834, %r835, 28;
	mov.b64 	%rd1013, {%r837, %r836};
	shf.l.wrap.b32 	%r838, %r834, %r835, 30;
	shf.l.wrap.b32 	%r839, %r835, %r834, 30;
	mov.b64 	%rd1014, {%r839, %r838};
	xor.b64  	%rd1015, %rd1014, %rd1013;
	shf.l.wrap.b32 	%r840, %r834, %r835, 25;
	shf.l.wrap.b32 	%r841, %r835, %r834, 25;
	mov.b64 	%rd1016, {%r841, %r840};
	xor.b64  	%rd1017, %rd1015, %rd1016;
	xor.b64  	%rd1018, %rd999, %rd951;
	xor.b64  	%rd1019, %rd999, %rd975;
	and.b64  	%rd1020, %rd1019, %rd1018;
	xor.b64  	%rd1021, %rd1020, %rd999;
	add.s64 	%rd1022, %rd1011, %rd1021;
	add.s64 	%rd1023, %rd1022, %rd1017;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r842,%dummy}, %rd1012;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r843}, %rd1012;
	}
	shf.r.wrap.b32 	%r844, %r843, %r842, 14;
	shf.r.wrap.b32 	%r845, %r842, %r843, 14;
	mov.b64 	%rd1024, {%r845, %r844};
	shf.r.wrap.b32 	%r846, %r843, %r842, 18;
	shf.r.wrap.b32 	%r847, %r842, %r843, 18;
	mov.b64 	%rd1025, {%r847, %r846};
	xor.b64  	%rd1026, %rd1025, %rd1024;
	shf.l.wrap.b32 	%r848, %r842, %r843, 23;
	shf.l.wrap.b32 	%r849, %r843, %r842, 23;
	mov.b64 	%rd1027, {%r849, %r848};
	xor.b64  	%rd1028, %rd1026, %rd1027;
	xor.b64  	%rd1029, %rd988, %rd964;
	and.b64  	%rd1030, %rd1012, %rd1029;
	xor.b64  	%rd1031, %rd1030, %rd964;
	add.s64 	%rd1032, %rd940, %rd752;
	ld.const.u64 	%rd41, [k_sha512+184];
	add.s64 	%rd1033, %rd1032, %rd41;
	add.s64 	%rd1034, %rd1033, %rd1031;
	add.s64 	%rd1035, %rd1034, %rd1028;
	add.s64 	%rd1036, %rd1035, %rd951;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r850,%dummy}, %rd1023;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r851}, %rd1023;
	}
	shf.r.wrap.b32 	%r852, %r851, %r850, 28;
	shf.r.wrap.b32 	%r853, %r850, %r851, 28;
	mov.b64 	%rd1037, {%r853, %r852};
	shf.l.wrap.b32 	%r854, %r850, %r851, 30;
	shf.l.wrap.b32 	%r855, %r851, %r850, 30;
	mov.b64 	%rd1038, {%r855, %r854};
	xor.b64  	%rd1039, %rd1038, %rd1037;
	shf.l.wrap.b32 	%r856, %r850, %r851, 25;
	shf.l.wrap.b32 	%r857, %r851, %r850, 25;
	mov.b64 	%rd1040, {%r857, %r856};
	xor.b64  	%rd1041, %rd1039, %rd1040;
	xor.b64  	%rd1042, %rd1023, %rd975;
	xor.b64  	%rd1043, %rd1023, %rd999;
	and.b64  	%rd1044, %rd1043, %rd1042;
	xor.b64  	%rd1045, %rd1044, %rd1023;
	add.s64 	%rd1046, %rd1035, %rd1045;
	add.s64 	%rd1047, %rd1046, %rd1041;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r858,%dummy}, %rd1036;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r859}, %rd1036;
	}
	shf.r.wrap.b32 	%r860, %r859, %r858, 14;
	shf.r.wrap.b32 	%r861, %r858, %r859, 14;
	mov.b64 	%rd1048, {%r861, %r860};
	shf.r.wrap.b32 	%r862, %r859, %r858, 18;
	shf.r.wrap.b32 	%r863, %r858, %r859, 18;
	mov.b64 	%rd1049, {%r863, %r862};
	xor.b64  	%rd1050, %rd1049, %rd1048;
	shf.l.wrap.b32 	%r864, %r858, %r859, 23;
	shf.l.wrap.b32 	%r865, %r859, %r858, 23;
	mov.b64 	%rd1051, {%r865, %r864};
	xor.b64  	%rd1052, %rd1050, %rd1051;
	xor.b64  	%rd1053, %rd1012, %rd988;
	and.b64  	%rd1054, %rd1036, %rd1053;
	xor.b64  	%rd1055, %rd1054, %rd988;
	add.s64 	%rd1056, %rd964, %rd765;
	ld.const.u64 	%rd42, [k_sha512+192];
	add.s64 	%rd1057, %rd1056, %rd42;
	add.s64 	%rd1058, %rd1057, %rd1055;
	add.s64 	%rd1059, %rd1058, %rd1052;
	add.s64 	%rd1060, %rd1059, %rd975;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r866,%dummy}, %rd1047;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r867}, %rd1047;
	}
	shf.r.wrap.b32 	%r868, %r867, %r866, 28;
	shf.r.wrap.b32 	%r869, %r866, %r867, 28;
	mov.b64 	%rd1061, {%r869, %r868};
	shf.l.wrap.b32 	%r870, %r866, %r867, 30;
	shf.l.wrap.b32 	%r871, %r867, %r866, 30;
	mov.b64 	%rd1062, {%r871, %r870};
	xor.b64  	%rd1063, %rd1062, %rd1061;
	shf.l.wrap.b32 	%r872, %r866, %r867, 25;
	shf.l.wrap.b32 	%r873, %r867, %r866, 25;
	mov.b64 	%rd1064, {%r873, %r872};
	xor.b64  	%rd1065, %rd1063, %rd1064;
	xor.b64  	%rd1066, %rd1047, %rd999;
	xor.b64  	%rd1067, %rd1047, %rd1023;
	and.b64  	%rd1068, %rd1067, %rd1066;
	xor.b64  	%rd1069, %rd1068, %rd1047;
	add.s64 	%rd1070, %rd1059, %rd1069;
	add.s64 	%rd1071, %rd1070, %rd1065;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r874,%dummy}, %rd1060;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r875}, %rd1060;
	}
	shf.r.wrap.b32 	%r876, %r875, %r874, 14;
	shf.r.wrap.b32 	%r877, %r874, %r875, 14;
	mov.b64 	%rd1072, {%r877, %r876};
	shf.r.wrap.b32 	%r878, %r875, %r874, 18;
	shf.r.wrap.b32 	%r879, %r874, %r875, 18;
	mov.b64 	%rd1073, {%r879, %r878};
	xor.b64  	%rd1074, %rd1073, %rd1072;
	shf.l.wrap.b32 	%r880, %r874, %r875, 23;
	shf.l.wrap.b32 	%r881, %r875, %r874, 23;
	mov.b64 	%rd1075, {%r881, %r880};
	xor.b64  	%rd1076, %rd1074, %rd1075;
	xor.b64  	%rd1077, %rd1036, %rd1012;
	and.b64  	%rd1078, %rd1060, %rd1077;
	xor.b64  	%rd1079, %rd1078, %rd1012;
	add.s64 	%rd1080, %rd988, %rd778;
	ld.const.u64 	%rd43, [k_sha512+200];
	add.s64 	%rd1081, %rd1080, %rd43;
	add.s64 	%rd1082, %rd1081, %rd1079;
	add.s64 	%rd1083, %rd1082, %rd1076;
	add.s64 	%rd1084, %rd1083, %rd999;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r882,%dummy}, %rd1071;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r883}, %rd1071;
	}
	shf.r.wrap.b32 	%r884, %r883, %r882, 28;
	shf.r.wrap.b32 	%r885, %r882, %r883, 28;
	mov.b64 	%rd1085, {%r885, %r884};
	shf.l.wrap.b32 	%r886, %r882, %r883, 30;
	shf.l.wrap.b32 	%r887, %r883, %r882, 30;
	mov.b64 	%rd1086, {%r887, %r886};
	xor.b64  	%rd1087, %rd1086, %rd1085;
	shf.l.wrap.b32 	%r888, %r882, %r883, 25;
	shf.l.wrap.b32 	%r889, %r883, %r882, 25;
	mov.b64 	%rd1088, {%r889, %r888};
	xor.b64  	%rd1089, %rd1087, %rd1088;
	xor.b64  	%rd1090, %rd1071, %rd1023;
	xor.b64  	%rd1091, %rd1071, %rd1047;
	and.b64  	%rd1092, %rd1091, %rd1090;
	xor.b64  	%rd1093, %rd1092, %rd1071;
	add.s64 	%rd1094, %rd1083, %rd1093;
	add.s64 	%rd1095, %rd1094, %rd1089;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r890,%dummy}, %rd1084;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r891}, %rd1084;
	}
	shf.r.wrap.b32 	%r892, %r891, %r890, 14;
	shf.r.wrap.b32 	%r893, %r890, %r891, 14;
	mov.b64 	%rd1096, {%r893, %r892};
	shf.r.wrap.b32 	%r894, %r891, %r890, 18;
	shf.r.wrap.b32 	%r895, %r890, %r891, 18;
	mov.b64 	%rd1097, {%r895, %r894};
	xor.b64  	%rd1098, %rd1097, %rd1096;
	shf.l.wrap.b32 	%r896, %r890, %r891, 23;
	shf.l.wrap.b32 	%r897, %r891, %r890, 23;
	mov.b64 	%rd1099, {%r897, %r896};
	xor.b64  	%rd1100, %rd1098, %rd1099;
	xor.b64  	%rd1101, %rd1060, %rd1036;
	and.b64  	%rd1102, %rd1084, %rd1101;
	xor.b64  	%rd1103, %rd1102, %rd1036;
	add.s64 	%rd1104, %rd1012, %rd791;
	ld.const.u64 	%rd44, [k_sha512+208];
	add.s64 	%rd1105, %rd1104, %rd44;
	add.s64 	%rd1106, %rd1105, %rd1103;
	add.s64 	%rd1107, %rd1106, %rd1100;
	add.s64 	%rd1108, %rd1107, %rd1023;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r898,%dummy}, %rd1095;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r899}, %rd1095;
	}
	shf.r.wrap.b32 	%r900, %r899, %r898, 28;
	shf.r.wrap.b32 	%r901, %r898, %r899, 28;
	mov.b64 	%rd1109, {%r901, %r900};
	shf.l.wrap.b32 	%r902, %r898, %r899, 30;
	shf.l.wrap.b32 	%r903, %r899, %r898, 30;
	mov.b64 	%rd1110, {%r903, %r902};
	xor.b64  	%rd1111, %rd1110, %rd1109;
	shf.l.wrap.b32 	%r904, %r898, %r899, 25;
	shf.l.wrap.b32 	%r905, %r899, %r898, 25;
	mov.b64 	%rd1112, {%r905, %r904};
	xor.b64  	%rd1113, %rd1111, %rd1112;
	xor.b64  	%rd1114, %rd1095, %rd1047;
	xor.b64  	%rd1115, %rd1095, %rd1071;
	and.b64  	%rd1116, %rd1115, %rd1114;
	xor.b64  	%rd1117, %rd1116, %rd1095;
	add.s64 	%rd1118, %rd1107, %rd1117;
	add.s64 	%rd1119, %rd1118, %rd1113;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r906,%dummy}, %rd1108;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r907}, %rd1108;
	}
	shf.r.wrap.b32 	%r908, %r907, %r906, 14;
	shf.r.wrap.b32 	%r909, %r906, %r907, 14;
	mov.b64 	%rd1120, {%r909, %r908};
	shf.r.wrap.b32 	%r910, %r907, %r906, 18;
	shf.r.wrap.b32 	%r911, %r906, %r907, 18;
	mov.b64 	%rd1121, {%r911, %r910};
	xor.b64  	%rd1122, %rd1121, %rd1120;
	shf.l.wrap.b32 	%r912, %r906, %r907, 23;
	shf.l.wrap.b32 	%r913, %r907, %r906, 23;
	mov.b64 	%rd1123, {%r913, %r912};
	xor.b64  	%rd1124, %rd1122, %rd1123;
	xor.b64  	%rd1125, %rd1084, %rd1060;
	and.b64  	%rd1126, %rd1108, %rd1125;
	xor.b64  	%rd1127, %rd1126, %rd1060;
	add.s64 	%rd1128, %rd1036, %rd804;
	ld.const.u64 	%rd45, [k_sha512+216];
	add.s64 	%rd1129, %rd1128, %rd45;
	add.s64 	%rd1130, %rd1129, %rd1127;
	add.s64 	%rd1131, %rd1130, %rd1124;
	add.s64 	%rd1132, %rd1131, %rd1047;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r914,%dummy}, %rd1119;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r915}, %rd1119;
	}
	shf.r.wrap.b32 	%r916, %r915, %r914, 28;
	shf.r.wrap.b32 	%r917, %r914, %r915, 28;
	mov.b64 	%rd1133, {%r917, %r916};
	shf.l.wrap.b32 	%r918, %r914, %r915, 30;
	shf.l.wrap.b32 	%r919, %r915, %r914, 30;
	mov.b64 	%rd1134, {%r919, %r918};
	xor.b64  	%rd1135, %rd1134, %rd1133;
	shf.l.wrap.b32 	%r920, %r914, %r915, 25;
	shf.l.wrap.b32 	%r921, %r915, %r914, 25;
	mov.b64 	%rd1136, {%r921, %r920};
	xor.b64  	%rd1137, %rd1135, %rd1136;
	xor.b64  	%rd1138, %rd1119, %rd1071;
	xor.b64  	%rd1139, %rd1119, %rd1095;
	and.b64  	%rd1140, %rd1139, %rd1138;
	xor.b64  	%rd1141, %rd1140, %rd1119;
	add.s64 	%rd1142, %rd1131, %rd1141;
	add.s64 	%rd1143, %rd1142, %rd1137;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r922,%dummy}, %rd1132;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r923}, %rd1132;
	}
	shf.r.wrap.b32 	%r924, %r923, %r922, 14;
	shf.r.wrap.b32 	%r925, %r922, %r923, 14;
	mov.b64 	%rd1144, {%r925, %r924};
	shf.r.wrap.b32 	%r926, %r923, %r922, 18;
	shf.r.wrap.b32 	%r927, %r922, %r923, 18;
	mov.b64 	%rd1145, {%r927, %r926};
	xor.b64  	%rd1146, %rd1145, %rd1144;
	shf.l.wrap.b32 	%r928, %r922, %r923, 23;
	shf.l.wrap.b32 	%r929, %r923, %r922, 23;
	mov.b64 	%rd1147, {%r929, %r928};
	xor.b64  	%rd1148, %rd1146, %rd1147;
	xor.b64  	%rd1149, %rd1108, %rd1084;
	and.b64  	%rd1150, %rd1132, %rd1149;
	xor.b64  	%rd1151, %rd1150, %rd1084;
	add.s64 	%rd1152, %rd1060, %rd817;
	ld.const.u64 	%rd46, [k_sha512+224];
	add.s64 	%rd1153, %rd1152, %rd46;
	add.s64 	%rd1154, %rd1153, %rd1151;
	add.s64 	%rd1155, %rd1154, %rd1148;
	add.s64 	%rd1156, %rd1155, %rd1071;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r930,%dummy}, %rd1143;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r931}, %rd1143;
	}
	shf.r.wrap.b32 	%r932, %r931, %r930, 28;
	shf.r.wrap.b32 	%r933, %r930, %r931, 28;
	mov.b64 	%rd1157, {%r933, %r932};
	shf.l.wrap.b32 	%r934, %r930, %r931, 30;
	shf.l.wrap.b32 	%r935, %r931, %r930, 30;
	mov.b64 	%rd1158, {%r935, %r934};
	xor.b64  	%rd1159, %rd1158, %rd1157;
	shf.l.wrap.b32 	%r936, %r930, %r931, 25;
	shf.l.wrap.b32 	%r937, %r931, %r930, 25;
	mov.b64 	%rd1160, {%r937, %r936};
	xor.b64  	%rd1161, %rd1159, %rd1160;
	xor.b64  	%rd1162, %rd1143, %rd1095;
	xor.b64  	%rd1163, %rd1143, %rd1119;
	and.b64  	%rd1164, %rd1163, %rd1162;
	xor.b64  	%rd1165, %rd1164, %rd1143;
	add.s64 	%rd1166, %rd1155, %rd1165;
	add.s64 	%rd1167, %rd1166, %rd1161;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r938,%dummy}, %rd1156;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r939}, %rd1156;
	}
	shf.r.wrap.b32 	%r940, %r939, %r938, 14;
	shf.r.wrap.b32 	%r941, %r938, %r939, 14;
	mov.b64 	%rd1168, {%r941, %r940};
	shf.r.wrap.b32 	%r942, %r939, %r938, 18;
	shf.r.wrap.b32 	%r943, %r938, %r939, 18;
	mov.b64 	%rd1169, {%r943, %r942};
	xor.b64  	%rd1170, %rd1169, %rd1168;
	shf.l.wrap.b32 	%r944, %r938, %r939, 23;
	shf.l.wrap.b32 	%r945, %r939, %r938, 23;
	mov.b64 	%rd1171, {%r945, %r944};
	xor.b64  	%rd1172, %rd1170, %rd1171;
	xor.b64  	%rd1173, %rd1132, %rd1108;
	and.b64  	%rd1174, %rd1156, %rd1173;
	xor.b64  	%rd1175, %rd1174, %rd1108;
	add.s64 	%rd1176, %rd1084, %rd830;
	ld.const.u64 	%rd47, [k_sha512+232];
	add.s64 	%rd1177, %rd1176, %rd47;
	add.s64 	%rd1178, %rd1177, %rd1175;
	add.s64 	%rd1179, %rd1178, %rd1172;
	add.s64 	%rd1180, %rd1179, %rd1095;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r946,%dummy}, %rd1167;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r947}, %rd1167;
	}
	shf.r.wrap.b32 	%r948, %r947, %r946, 28;
	shf.r.wrap.b32 	%r949, %r946, %r947, 28;
	mov.b64 	%rd1181, {%r949, %r948};
	shf.l.wrap.b32 	%r950, %r946, %r947, 30;
	shf.l.wrap.b32 	%r951, %r947, %r946, 30;
	mov.b64 	%rd1182, {%r951, %r950};
	xor.b64  	%rd1183, %rd1182, %rd1181;
	shf.l.wrap.b32 	%r952, %r946, %r947, 25;
	shf.l.wrap.b32 	%r953, %r947, %r946, 25;
	mov.b64 	%rd1184, {%r953, %r952};
	xor.b64  	%rd1185, %rd1183, %rd1184;
	xor.b64  	%rd1186, %rd1167, %rd1119;
	xor.b64  	%rd1187, %rd1167, %rd1143;
	and.b64  	%rd1188, %rd1187, %rd1186;
	xor.b64  	%rd1189, %rd1188, %rd1167;
	add.s64 	%rd1190, %rd1179, %rd1189;
	add.s64 	%rd1191, %rd1190, %rd1185;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r954,%dummy}, %rd1180;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r955}, %rd1180;
	}
	shf.r.wrap.b32 	%r956, %r955, %r954, 14;
	shf.r.wrap.b32 	%r957, %r954, %r955, 14;
	mov.b64 	%rd1192, {%r957, %r956};
	shf.r.wrap.b32 	%r958, %r955, %r954, 18;
	shf.r.wrap.b32 	%r959, %r954, %r955, 18;
	mov.b64 	%rd1193, {%r959, %r958};
	xor.b64  	%rd1194, %rd1193, %rd1192;
	shf.l.wrap.b32 	%r960, %r954, %r955, 23;
	shf.l.wrap.b32 	%r961, %r955, %r954, 23;
	mov.b64 	%rd1195, {%r961, %r960};
	xor.b64  	%rd1196, %rd1194, %rd1195;
	xor.b64  	%rd1197, %rd1156, %rd1132;
	and.b64  	%rd1198, %rd1180, %rd1197;
	xor.b64  	%rd1199, %rd1198, %rd1132;
	add.s64 	%rd1200, %rd1108, %rd842;
	ld.const.u64 	%rd48, [k_sha512+240];
	add.s64 	%rd1201, %rd1200, %rd48;
	add.s64 	%rd1202, %rd1201, %rd1199;
	add.s64 	%rd1203, %rd1202, %rd1196;
	add.s64 	%rd1204, %rd1203, %rd1119;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r962,%dummy}, %rd1191;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r963}, %rd1191;
	}
	shf.r.wrap.b32 	%r964, %r963, %r962, 28;
	shf.r.wrap.b32 	%r965, %r962, %r963, 28;
	mov.b64 	%rd1205, {%r965, %r964};
	shf.l.wrap.b32 	%r966, %r962, %r963, 30;
	shf.l.wrap.b32 	%r967, %r963, %r962, 30;
	mov.b64 	%rd1206, {%r967, %r966};
	xor.b64  	%rd1207, %rd1206, %rd1205;
	shf.l.wrap.b32 	%r968, %r962, %r963, 25;
	shf.l.wrap.b32 	%r969, %r963, %r962, 25;
	mov.b64 	%rd1208, {%r969, %r968};
	xor.b64  	%rd1209, %rd1207, %rd1208;
	xor.b64  	%rd1210, %rd1191, %rd1143;
	xor.b64  	%rd1211, %rd1191, %rd1167;
	and.b64  	%rd1212, %rd1211, %rd1210;
	xor.b64  	%rd1213, %rd1212, %rd1191;
	add.s64 	%rd1214, %rd1203, %rd1213;
	add.s64 	%rd1215, %rd1214, %rd1209;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r970,%dummy}, %rd1204;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r971}, %rd1204;
	}
	shf.r.wrap.b32 	%r972, %r971, %r970, 14;
	shf.r.wrap.b32 	%r973, %r970, %r971, 14;
	mov.b64 	%rd1216, {%r973, %r972};
	shf.r.wrap.b32 	%r974, %r971, %r970, 18;
	shf.r.wrap.b32 	%r975, %r970, %r971, 18;
	mov.b64 	%rd1217, {%r975, %r974};
	xor.b64  	%rd1218, %rd1217, %rd1216;
	shf.l.wrap.b32 	%r976, %r970, %r971, 23;
	shf.l.wrap.b32 	%r977, %r971, %r970, 23;
	mov.b64 	%rd1219, {%r977, %r976};
	xor.b64  	%rd1220, %rd1218, %rd1219;
	xor.b64  	%rd1221, %rd1180, %rd1156;
	and.b64  	%rd1222, %rd1204, %rd1221;
	xor.b64  	%rd1223, %rd1222, %rd1156;
	add.s64 	%rd1224, %rd1132, %rd855;
	ld.const.u64 	%rd49, [k_sha512+248];
	add.s64 	%rd1225, %rd1224, %rd49;
	add.s64 	%rd1226, %rd1225, %rd1223;
	add.s64 	%rd1227, %rd1226, %rd1220;
	add.s64 	%rd1228, %rd1227, %rd1143;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r978,%dummy}, %rd1215;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r979}, %rd1215;
	}
	shf.r.wrap.b32 	%r980, %r979, %r978, 28;
	shf.r.wrap.b32 	%r981, %r978, %r979, 28;
	mov.b64 	%rd1229, {%r981, %r980};
	shf.l.wrap.b32 	%r982, %r978, %r979, 30;
	shf.l.wrap.b32 	%r983, %r979, %r978, 30;
	mov.b64 	%rd1230, {%r983, %r982};
	xor.b64  	%rd1231, %rd1230, %rd1229;
	shf.l.wrap.b32 	%r984, %r978, %r979, 25;
	shf.l.wrap.b32 	%r985, %r979, %r978, 25;
	mov.b64 	%rd1232, {%r985, %r984};
	xor.b64  	%rd1233, %rd1231, %rd1232;
	xor.b64  	%rd1234, %rd1215, %rd1167;
	xor.b64  	%rd1235, %rd1215, %rd1191;
	and.b64  	%rd1236, %rd1235, %rd1234;
	xor.b64  	%rd1237, %rd1236, %rd1215;
	add.s64 	%rd1238, %rd1227, %rd1237;
	add.s64 	%rd1239, %rd1238, %rd1233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r986,%dummy}, %rd842;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r987}, %rd842;
	}
	shf.r.wrap.b32 	%r988, %r987, %r986, 19;
	shf.r.wrap.b32 	%r989, %r986, %r987, 19;
	mov.b64 	%rd1240, {%r989, %r988};
	shf.l.wrap.b32 	%r990, %r986, %r987, 3;
	shf.l.wrap.b32 	%r991, %r987, %r986, 3;
	mov.b64 	%rd1241, {%r991, %r990};
	shr.u64 	%rd1242, %rd842, 6;
	xor.b64  	%rd1243, %rd1240, %rd1242;
	xor.b64  	%rd1244, %rd1243, %rd1241;
	shf.r.wrap.b32 	%r992, %r581, %r580, 1;
	shf.r.wrap.b32 	%r993, %r580, %r581, 1;
	mov.b64 	%rd1245, {%r993, %r992};
	shf.r.wrap.b32 	%r994, %r581, %r580, 8;
	shf.r.wrap.b32 	%r995, %r580, %r581, 8;
	mov.b64 	%rd1246, {%r995, %r994};
	shr.u64 	%rd1247, %rd674, 7;
	xor.b64  	%rd1248, %rd1245, %rd1247;
	xor.b64  	%rd1249, %rd1248, %rd1246;
	add.s64 	%rd1250, %rd778, %rd661;
	add.s64 	%rd1251, %rd1250, %rd1244;
	add.s64 	%rd1252, %rd1251, %rd1249;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r996,%dummy}, %rd855;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r997}, %rd855;
	}
	shf.r.wrap.b32 	%r998, %r997, %r996, 19;
	shf.r.wrap.b32 	%r999, %r996, %r997, 19;
	mov.b64 	%rd1253, {%r999, %r998};
	shf.l.wrap.b32 	%r1000, %r996, %r997, 3;
	shf.l.wrap.b32 	%r1001, %r997, %r996, 3;
	mov.b64 	%rd1254, {%r1001, %r1000};
	shr.u64 	%rd1255, %rd855, 6;
	xor.b64  	%rd1256, %rd1253, %rd1255;
	xor.b64  	%rd1257, %rd1256, %rd1254;
	shf.r.wrap.b32 	%r1002, %r593, %r592, 1;
	shf.r.wrap.b32 	%r1003, %r592, %r593, 1;
	mov.b64 	%rd1258, {%r1003, %r1002};
	shf.r.wrap.b32 	%r1004, %r593, %r592, 8;
	shf.r.wrap.b32 	%r1005, %r592, %r593, 8;
	mov.b64 	%rd1259, {%r1005, %r1004};
	shr.u64 	%rd1260, %rd687, 7;
	xor.b64  	%rd1261, %rd1258, %rd1260;
	xor.b64  	%rd1262, %rd1261, %rd1259;
	add.s64 	%rd1263, %rd791, %rd674;
	add.s64 	%rd1264, %rd1263, %rd1257;
	add.s64 	%rd1265, %rd1264, %rd1262;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1006,%dummy}, %rd1252;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1007}, %rd1252;
	}
	shf.r.wrap.b32 	%r1008, %r1007, %r1006, 19;
	shf.r.wrap.b32 	%r1009, %r1006, %r1007, 19;
	mov.b64 	%rd1266, {%r1009, %r1008};
	shf.l.wrap.b32 	%r1010, %r1006, %r1007, 3;
	shf.l.wrap.b32 	%r1011, %r1007, %r1006, 3;
	mov.b64 	%rd1267, {%r1011, %r1010};
	shr.u64 	%rd1268, %rd1252, 6;
	xor.b64  	%rd1269, %rd1266, %rd1268;
	xor.b64  	%rd1270, %rd1269, %rd1267;
	shf.r.wrap.b32 	%r1012, %r605, %r604, 1;
	shf.r.wrap.b32 	%r1013, %r604, %r605, 1;
	mov.b64 	%rd1271, {%r1013, %r1012};
	shf.r.wrap.b32 	%r1014, %r605, %r604, 8;
	shf.r.wrap.b32 	%r1015, %r604, %r605, 8;
	mov.b64 	%rd1272, {%r1015, %r1014};
	shr.u64 	%rd1273, %rd700, 7;
	xor.b64  	%rd1274, %rd1271, %rd1273;
	xor.b64  	%rd1275, %rd1274, %rd1272;
	add.s64 	%rd1276, %rd804, %rd687;
	add.s64 	%rd1277, %rd1276, %rd1270;
	add.s64 	%rd1278, %rd1277, %rd1275;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1016,%dummy}, %rd1265;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1017}, %rd1265;
	}
	shf.r.wrap.b32 	%r1018, %r1017, %r1016, 19;
	shf.r.wrap.b32 	%r1019, %r1016, %r1017, 19;
	mov.b64 	%rd1279, {%r1019, %r1018};
	shf.l.wrap.b32 	%r1020, %r1016, %r1017, 3;
	shf.l.wrap.b32 	%r1021, %r1017, %r1016, 3;
	mov.b64 	%rd1280, {%r1021, %r1020};
	shr.u64 	%rd1281, %rd1265, 6;
	xor.b64  	%rd1282, %rd1279, %rd1281;
	xor.b64  	%rd1283, %rd1282, %rd1280;
	shf.r.wrap.b32 	%r1022, %r617, %r616, 1;
	shf.r.wrap.b32 	%r1023, %r616, %r617, 1;
	mov.b64 	%rd1284, {%r1023, %r1022};
	shf.r.wrap.b32 	%r1024, %r617, %r616, 8;
	shf.r.wrap.b32 	%r1025, %r616, %r617, 8;
	mov.b64 	%rd1285, {%r1025, %r1024};
	shr.u64 	%rd1286, %rd713, 7;
	xor.b64  	%rd1287, %rd1284, %rd1286;
	xor.b64  	%rd1288, %rd1287, %rd1285;
	add.s64 	%rd1289, %rd817, %rd700;
	add.s64 	%rd1290, %rd1289, %rd1283;
	add.s64 	%rd1291, %rd1290, %rd1288;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1026,%dummy}, %rd1278;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1027}, %rd1278;
	}
	shf.r.wrap.b32 	%r1028, %r1027, %r1026, 19;
	shf.r.wrap.b32 	%r1029, %r1026, %r1027, 19;
	mov.b64 	%rd1292, {%r1029, %r1028};
	shf.l.wrap.b32 	%r1030, %r1026, %r1027, 3;
	shf.l.wrap.b32 	%r1031, %r1027, %r1026, 3;
	mov.b64 	%rd1293, {%r1031, %r1030};
	shr.u64 	%rd1294, %rd1278, 6;
	xor.b64  	%rd1295, %rd1292, %rd1294;
	xor.b64  	%rd1296, %rd1295, %rd1293;
	shf.r.wrap.b32 	%r1032, %r629, %r628, 1;
	shf.r.wrap.b32 	%r1033, %r628, %r629, 1;
	mov.b64 	%rd1297, {%r1033, %r1032};
	shf.r.wrap.b32 	%r1034, %r629, %r628, 8;
	shf.r.wrap.b32 	%r1035, %r628, %r629, 8;
	mov.b64 	%rd1298, {%r1035, %r1034};
	shr.u64 	%rd1299, %rd726, 7;
	xor.b64  	%rd1300, %rd1297, %rd1299;
	xor.b64  	%rd1301, %rd1300, %rd1298;
	add.s64 	%rd1302, %rd830, %rd713;
	add.s64 	%rd1303, %rd1302, %rd1296;
	add.s64 	%rd1304, %rd1303, %rd1301;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1036,%dummy}, %rd1291;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1037}, %rd1291;
	}
	shf.r.wrap.b32 	%r1038, %r1037, %r1036, 19;
	shf.r.wrap.b32 	%r1039, %r1036, %r1037, 19;
	mov.b64 	%rd1305, {%r1039, %r1038};
	shf.l.wrap.b32 	%r1040, %r1036, %r1037, 3;
	shf.l.wrap.b32 	%r1041, %r1037, %r1036, 3;
	mov.b64 	%rd1306, {%r1041, %r1040};
	shr.u64 	%rd1307, %rd1291, 6;
	xor.b64  	%rd1308, %rd1305, %rd1307;
	xor.b64  	%rd1309, %rd1308, %rd1306;
	shf.r.wrap.b32 	%r1042, %r641, %r640, 1;
	shf.r.wrap.b32 	%r1043, %r640, %r641, 1;
	mov.b64 	%rd1310, {%r1043, %r1042};
	shf.r.wrap.b32 	%r1044, %r641, %r640, 8;
	shf.r.wrap.b32 	%r1045, %r640, %r641, 8;
	mov.b64 	%rd1311, {%r1045, %r1044};
	shr.u64 	%rd1312, %rd739, 7;
	xor.b64  	%rd1313, %rd1310, %rd1312;
	xor.b64  	%rd1314, %rd1313, %rd1311;
	add.s64 	%rd1315, %rd842, %rd726;
	add.s64 	%rd1316, %rd1315, %rd1309;
	add.s64 	%rd1317, %rd1316, %rd1314;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1046,%dummy}, %rd1304;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1047}, %rd1304;
	}
	shf.r.wrap.b32 	%r1048, %r1047, %r1046, 19;
	shf.r.wrap.b32 	%r1049, %r1046, %r1047, 19;
	mov.b64 	%rd1318, {%r1049, %r1048};
	shf.l.wrap.b32 	%r1050, %r1046, %r1047, 3;
	shf.l.wrap.b32 	%r1051, %r1047, %r1046, 3;
	mov.b64 	%rd1319, {%r1051, %r1050};
	shr.u64 	%rd1320, %rd1304, 6;
	xor.b64  	%rd1321, %rd1318, %rd1320;
	xor.b64  	%rd1322, %rd1321, %rd1319;
	shf.r.wrap.b32 	%r1052, %r653, %r652, 1;
	shf.r.wrap.b32 	%r1053, %r652, %r653, 1;
	mov.b64 	%rd1323, {%r1053, %r1052};
	shf.r.wrap.b32 	%r1054, %r653, %r652, 8;
	shf.r.wrap.b32 	%r1055, %r652, %r653, 8;
	mov.b64 	%rd1324, {%r1055, %r1054};
	shr.u64 	%rd1325, %rd752, 7;
	xor.b64  	%rd1326, %rd1323, %rd1325;
	xor.b64  	%rd1327, %rd1326, %rd1324;
	add.s64 	%rd1328, %rd855, %rd739;
	add.s64 	%rd1329, %rd1328, %rd1322;
	add.s64 	%rd1330, %rd1329, %rd1327;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1056,%dummy}, %rd1317;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1057}, %rd1317;
	}
	shf.r.wrap.b32 	%r1058, %r1057, %r1056, 19;
	shf.r.wrap.b32 	%r1059, %r1056, %r1057, 19;
	mov.b64 	%rd1331, {%r1059, %r1058};
	shf.l.wrap.b32 	%r1060, %r1056, %r1057, 3;
	shf.l.wrap.b32 	%r1061, %r1057, %r1056, 3;
	mov.b64 	%rd1332, {%r1061, %r1060};
	shr.u64 	%rd1333, %rd1317, 6;
	xor.b64  	%rd1334, %rd1331, %rd1333;
	xor.b64  	%rd1335, %rd1334, %rd1332;
	shf.r.wrap.b32 	%r1062, %r665, %r664, 1;
	shf.r.wrap.b32 	%r1063, %r664, %r665, 1;
	mov.b64 	%rd1336, {%r1063, %r1062};
	shf.r.wrap.b32 	%r1064, %r665, %r664, 8;
	shf.r.wrap.b32 	%r1065, %r664, %r665, 8;
	mov.b64 	%rd1337, {%r1065, %r1064};
	shr.u64 	%rd1338, %rd765, 7;
	xor.b64  	%rd1339, %rd1336, %rd1338;
	xor.b64  	%rd1340, %rd1339, %rd1337;
	add.s64 	%rd1341, %rd1252, %rd752;
	add.s64 	%rd1342, %rd1341, %rd1335;
	add.s64 	%rd1343, %rd1342, %rd1340;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1066,%dummy}, %rd1330;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1067}, %rd1330;
	}
	shf.r.wrap.b32 	%r1068, %r1067, %r1066, 19;
	shf.r.wrap.b32 	%r1069, %r1066, %r1067, 19;
	mov.b64 	%rd1344, {%r1069, %r1068};
	shf.l.wrap.b32 	%r1070, %r1066, %r1067, 3;
	shf.l.wrap.b32 	%r1071, %r1067, %r1066, 3;
	mov.b64 	%rd1345, {%r1071, %r1070};
	shr.u64 	%rd1346, %rd1330, 6;
	xor.b64  	%rd1347, %rd1344, %rd1346;
	xor.b64  	%rd1348, %rd1347, %rd1345;
	shf.r.wrap.b32 	%r1072, %r677, %r676, 1;
	shf.r.wrap.b32 	%r1073, %r676, %r677, 1;
	mov.b64 	%rd1349, {%r1073, %r1072};
	shf.r.wrap.b32 	%r1074, %r677, %r676, 8;
	shf.r.wrap.b32 	%r1075, %r676, %r677, 8;
	mov.b64 	%rd1350, {%r1075, %r1074};
	shr.u64 	%rd1351, %rd778, 7;
	xor.b64  	%rd1352, %rd1349, %rd1351;
	xor.b64  	%rd1353, %rd1352, %rd1350;
	add.s64 	%rd1354, %rd1265, %rd765;
	add.s64 	%rd1355, %rd1354, %rd1348;
	add.s64 	%rd1356, %rd1355, %rd1353;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1076,%dummy}, %rd1343;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1077}, %rd1343;
	}
	shf.r.wrap.b32 	%r1078, %r1077, %r1076, 19;
	shf.r.wrap.b32 	%r1079, %r1076, %r1077, 19;
	mov.b64 	%rd1357, {%r1079, %r1078};
	shf.l.wrap.b32 	%r1080, %r1076, %r1077, 3;
	shf.l.wrap.b32 	%r1081, %r1077, %r1076, 3;
	mov.b64 	%rd1358, {%r1081, %r1080};
	shr.u64 	%rd1359, %rd1343, 6;
	xor.b64  	%rd1360, %rd1357, %rd1359;
	xor.b64  	%rd1361, %rd1360, %rd1358;
	shf.r.wrap.b32 	%r1082, %r689, %r688, 1;
	shf.r.wrap.b32 	%r1083, %r688, %r689, 1;
	mov.b64 	%rd1362, {%r1083, %r1082};
	shf.r.wrap.b32 	%r1084, %r689, %r688, 8;
	shf.r.wrap.b32 	%r1085, %r688, %r689, 8;
	mov.b64 	%rd1363, {%r1085, %r1084};
	shr.u64 	%rd1364, %rd791, 7;
	xor.b64  	%rd1365, %rd1362, %rd1364;
	xor.b64  	%rd1366, %rd1365, %rd1363;
	add.s64 	%rd1367, %rd1278, %rd778;
	add.s64 	%rd1368, %rd1367, %rd1361;
	add.s64 	%rd1369, %rd1368, %rd1366;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1086,%dummy}, %rd1356;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1087}, %rd1356;
	}
	shf.r.wrap.b32 	%r1088, %r1087, %r1086, 19;
	shf.r.wrap.b32 	%r1089, %r1086, %r1087, 19;
	mov.b64 	%rd1370, {%r1089, %r1088};
	shf.l.wrap.b32 	%r1090, %r1086, %r1087, 3;
	shf.l.wrap.b32 	%r1091, %r1087, %r1086, 3;
	mov.b64 	%rd1371, {%r1091, %r1090};
	shr.u64 	%rd1372, %rd1356, 6;
	xor.b64  	%rd1373, %rd1370, %rd1372;
	xor.b64  	%rd1374, %rd1373, %rd1371;
	shf.r.wrap.b32 	%r1092, %r701, %r700, 1;
	shf.r.wrap.b32 	%r1093, %r700, %r701, 1;
	mov.b64 	%rd1375, {%r1093, %r1092};
	shf.r.wrap.b32 	%r1094, %r701, %r700, 8;
	shf.r.wrap.b32 	%r1095, %r700, %r701, 8;
	mov.b64 	%rd1376, {%r1095, %r1094};
	shr.u64 	%rd1377, %rd804, 7;
	xor.b64  	%rd1378, %rd1375, %rd1377;
	xor.b64  	%rd1379, %rd1378, %rd1376;
	add.s64 	%rd1380, %rd1291, %rd791;
	add.s64 	%rd1381, %rd1380, %rd1374;
	add.s64 	%rd1382, %rd1381, %rd1379;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1096,%dummy}, %rd1369;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1097}, %rd1369;
	}
	shf.r.wrap.b32 	%r1098, %r1097, %r1096, 19;
	shf.r.wrap.b32 	%r1099, %r1096, %r1097, 19;
	mov.b64 	%rd1383, {%r1099, %r1098};
	shf.l.wrap.b32 	%r1100, %r1096, %r1097, 3;
	shf.l.wrap.b32 	%r1101, %r1097, %r1096, 3;
	mov.b64 	%rd1384, {%r1101, %r1100};
	shr.u64 	%rd1385, %rd1369, 6;
	xor.b64  	%rd1386, %rd1383, %rd1385;
	xor.b64  	%rd1387, %rd1386, %rd1384;
	shf.r.wrap.b32 	%r1102, %r711, %r710, 1;
	shf.r.wrap.b32 	%r1103, %r710, %r711, 1;
	mov.b64 	%rd1388, {%r1103, %r1102};
	shf.r.wrap.b32 	%r1104, %r711, %r710, 8;
	shf.r.wrap.b32 	%r1105, %r710, %r711, 8;
	mov.b64 	%rd1389, {%r1105, %r1104};
	shr.u64 	%rd1390, %rd817, 7;
	xor.b64  	%rd1391, %rd1388, %rd1390;
	xor.b64  	%rd1392, %rd1391, %rd1389;
	add.s64 	%rd1393, %rd1304, %rd804;
	add.s64 	%rd1394, %rd1393, %rd1387;
	add.s64 	%rd1395, %rd1394, %rd1392;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1106,%dummy}, %rd1382;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1107}, %rd1382;
	}
	shf.r.wrap.b32 	%r1108, %r1107, %r1106, 19;
	shf.r.wrap.b32 	%r1109, %r1106, %r1107, 19;
	mov.b64 	%rd1396, {%r1109, %r1108};
	shf.l.wrap.b32 	%r1110, %r1106, %r1107, 3;
	shf.l.wrap.b32 	%r1111, %r1107, %r1106, 3;
	mov.b64 	%rd1397, {%r1111, %r1110};
	shr.u64 	%rd1398, %rd1382, 6;
	xor.b64  	%rd1399, %rd1396, %rd1398;
	xor.b64  	%rd1400, %rd1399, %rd1397;
	shf.r.wrap.b32 	%r1112, %r721, %r720, 1;
	shf.r.wrap.b32 	%r1113, %r720, %r721, 1;
	mov.b64 	%rd1401, {%r1113, %r1112};
	shf.r.wrap.b32 	%r1114, %r721, %r720, 8;
	shf.r.wrap.b32 	%r1115, %r720, %r721, 8;
	mov.b64 	%rd1402, {%r1115, %r1114};
	shr.u64 	%rd1403, %rd830, 7;
	xor.b64  	%rd1404, %rd1401, %rd1403;
	xor.b64  	%rd1405, %rd1404, %rd1402;
	add.s64 	%rd1406, %rd1317, %rd817;
	add.s64 	%rd1407, %rd1406, %rd1400;
	add.s64 	%rd1408, %rd1407, %rd1405;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1116,%dummy}, %rd1395;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1117}, %rd1395;
	}
	shf.r.wrap.b32 	%r1118, %r1117, %r1116, 19;
	shf.r.wrap.b32 	%r1119, %r1116, %r1117, 19;
	mov.b64 	%rd1409, {%r1119, %r1118};
	shf.l.wrap.b32 	%r1120, %r1116, %r1117, 3;
	shf.l.wrap.b32 	%r1121, %r1117, %r1116, 3;
	mov.b64 	%rd1410, {%r1121, %r1120};
	shr.u64 	%rd1411, %rd1395, 6;
	xor.b64  	%rd1412, %rd1409, %rd1411;
	xor.b64  	%rd1413, %rd1412, %rd1410;
	shf.r.wrap.b32 	%r1122, %r987, %r986, 1;
	shf.r.wrap.b32 	%r1123, %r986, %r987, 1;
	mov.b64 	%rd1414, {%r1123, %r1122};
	shf.r.wrap.b32 	%r1124, %r987, %r986, 8;
	shf.r.wrap.b32 	%r1125, %r986, %r987, 8;
	mov.b64 	%rd1415, {%r1125, %r1124};
	shr.u64 	%rd1416, %rd842, 7;
	xor.b64  	%rd1417, %rd1414, %rd1416;
	xor.b64  	%rd1418, %rd1417, %rd1415;
	add.s64 	%rd1419, %rd1330, %rd830;
	add.s64 	%rd1420, %rd1419, %rd1413;
	add.s64 	%rd1421, %rd1420, %rd1418;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1126,%dummy}, %rd1408;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1127}, %rd1408;
	}
	shf.r.wrap.b32 	%r1128, %r1127, %r1126, 19;
	shf.r.wrap.b32 	%r1129, %r1126, %r1127, 19;
	mov.b64 	%rd1422, {%r1129, %r1128};
	shf.l.wrap.b32 	%r1130, %r1126, %r1127, 3;
	shf.l.wrap.b32 	%r1131, %r1127, %r1126, 3;
	mov.b64 	%rd1423, {%r1131, %r1130};
	shr.u64 	%rd1424, %rd1408, 6;
	xor.b64  	%rd1425, %rd1422, %rd1424;
	xor.b64  	%rd1426, %rd1425, %rd1423;
	shf.r.wrap.b32 	%r1132, %r997, %r996, 1;
	shf.r.wrap.b32 	%r1133, %r996, %r997, 1;
	mov.b64 	%rd1427, {%r1133, %r1132};
	shf.r.wrap.b32 	%r1134, %r997, %r996, 8;
	shf.r.wrap.b32 	%r1135, %r996, %r997, 8;
	mov.b64 	%rd1428, {%r1135, %r1134};
	shr.u64 	%rd1429, %rd855, 7;
	xor.b64  	%rd1430, %rd1427, %rd1429;
	xor.b64  	%rd1431, %rd1430, %rd1428;
	add.s64 	%rd1432, %rd1343, %rd842;
	add.s64 	%rd1433, %rd1432, %rd1426;
	add.s64 	%rd1434, %rd1433, %rd1431;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1136,%dummy}, %rd1421;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1137}, %rd1421;
	}
	shf.r.wrap.b32 	%r1138, %r1137, %r1136, 19;
	shf.r.wrap.b32 	%r1139, %r1136, %r1137, 19;
	mov.b64 	%rd1435, {%r1139, %r1138};
	shf.l.wrap.b32 	%r1140, %r1136, %r1137, 3;
	shf.l.wrap.b32 	%r1141, %r1137, %r1136, 3;
	mov.b64 	%rd1436, {%r1141, %r1140};
	shr.u64 	%rd1437, %rd1421, 6;
	xor.b64  	%rd1438, %rd1435, %rd1437;
	xor.b64  	%rd1439, %rd1438, %rd1436;
	shf.r.wrap.b32 	%r1142, %r1007, %r1006, 1;
	shf.r.wrap.b32 	%r1143, %r1006, %r1007, 1;
	mov.b64 	%rd1440, {%r1143, %r1142};
	shf.r.wrap.b32 	%r1144, %r1007, %r1006, 8;
	shf.r.wrap.b32 	%r1145, %r1006, %r1007, 8;
	mov.b64 	%rd1441, {%r1145, %r1144};
	shr.u64 	%rd1442, %rd1252, 7;
	xor.b64  	%rd1443, %rd1440, %rd1442;
	xor.b64  	%rd1444, %rd1443, %rd1441;
	add.s64 	%rd1445, %rd1356, %rd855;
	add.s64 	%rd1446, %rd1445, %rd1439;
	add.s64 	%rd1447, %rd1446, %rd1444;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1146,%dummy}, %rd1228;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1147}, %rd1228;
	}
	shf.r.wrap.b32 	%r1148, %r1147, %r1146, 14;
	shf.r.wrap.b32 	%r1149, %r1146, %r1147, 14;
	mov.b64 	%rd1448, {%r1149, %r1148};
	shf.r.wrap.b32 	%r1150, %r1147, %r1146, 18;
	shf.r.wrap.b32 	%r1151, %r1146, %r1147, 18;
	mov.b64 	%rd1449, {%r1151, %r1150};
	xor.b64  	%rd1450, %rd1449, %rd1448;
	shf.l.wrap.b32 	%r1152, %r1146, %r1147, 23;
	shf.l.wrap.b32 	%r1153, %r1147, %r1146, 23;
	mov.b64 	%rd1451, {%r1153, %r1152};
	xor.b64  	%rd1452, %rd1450, %rd1451;
	xor.b64  	%rd1453, %rd1204, %rd1180;
	and.b64  	%rd1454, %rd1453, %rd1228;
	xor.b64  	%rd1455, %rd1454, %rd1180;
	add.s64 	%rd1456, %rd1455, %rd1156;
	add.s64 	%rd1457, %rd1456, %rd1252;
	ld.const.u64 	%rd50, [k_sha512+256];
	add.s64 	%rd1458, %rd1457, %rd50;
	add.s64 	%rd1459, %rd1458, %rd1452;
	add.s64 	%rd1460, %rd1459, %rd1167;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1154,%dummy}, %rd1239;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1155}, %rd1239;
	}
	shf.r.wrap.b32 	%r1156, %r1155, %r1154, 28;
	shf.r.wrap.b32 	%r1157, %r1154, %r1155, 28;
	mov.b64 	%rd1461, {%r1157, %r1156};
	shf.l.wrap.b32 	%r1158, %r1154, %r1155, 30;
	shf.l.wrap.b32 	%r1159, %r1155, %r1154, 30;
	mov.b64 	%rd1462, {%r1159, %r1158};
	xor.b64  	%rd1463, %rd1462, %rd1461;
	shf.l.wrap.b32 	%r1160, %r1154, %r1155, 25;
	shf.l.wrap.b32 	%r1161, %r1155, %r1154, 25;
	mov.b64 	%rd1464, {%r1161, %r1160};
	xor.b64  	%rd1465, %rd1463, %rd1464;
	xor.b64  	%rd1466, %rd1239, %rd1191;
	xor.b64  	%rd1467, %rd1239, %rd1215;
	and.b64  	%rd1468, %rd1467, %rd1466;
	xor.b64  	%rd1469, %rd1468, %rd1239;
	add.s64 	%rd1470, %rd1459, %rd1469;
	add.s64 	%rd1471, %rd1470, %rd1465;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1162,%dummy}, %rd1460;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1163}, %rd1460;
	}
	shf.r.wrap.b32 	%r1164, %r1163, %r1162, 14;
	shf.r.wrap.b32 	%r1165, %r1162, %r1163, 14;
	mov.b64 	%rd1472, {%r1165, %r1164};
	shf.r.wrap.b32 	%r1166, %r1163, %r1162, 18;
	shf.r.wrap.b32 	%r1167, %r1162, %r1163, 18;
	mov.b64 	%rd1473, {%r1167, %r1166};
	xor.b64  	%rd1474, %rd1473, %rd1472;
	shf.l.wrap.b32 	%r1168, %r1162, %r1163, 23;
	shf.l.wrap.b32 	%r1169, %r1163, %r1162, 23;
	mov.b64 	%rd1475, {%r1169, %r1168};
	xor.b64  	%rd1476, %rd1474, %rd1475;
	xor.b64  	%rd1477, %rd1228, %rd1204;
	and.b64  	%rd1478, %rd1460, %rd1477;
	xor.b64  	%rd1479, %rd1478, %rd1204;
	add.s64 	%rd1480, %rd1265, %rd1180;
	ld.const.u64 	%rd51, [k_sha512+264];
	add.s64 	%rd1481, %rd1480, %rd51;
	add.s64 	%rd1482, %rd1481, %rd1479;
	add.s64 	%rd1483, %rd1482, %rd1476;
	add.s64 	%rd1484, %rd1483, %rd1191;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1170,%dummy}, %rd1471;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1171}, %rd1471;
	}
	shf.r.wrap.b32 	%r1172, %r1171, %r1170, 28;
	shf.r.wrap.b32 	%r1173, %r1170, %r1171, 28;
	mov.b64 	%rd1485, {%r1173, %r1172};
	shf.l.wrap.b32 	%r1174, %r1170, %r1171, 30;
	shf.l.wrap.b32 	%r1175, %r1171, %r1170, 30;
	mov.b64 	%rd1486, {%r1175, %r1174};
	xor.b64  	%rd1487, %rd1486, %rd1485;
	shf.l.wrap.b32 	%r1176, %r1170, %r1171, 25;
	shf.l.wrap.b32 	%r1177, %r1171, %r1170, 25;
	mov.b64 	%rd1488, {%r1177, %r1176};
	xor.b64  	%rd1489, %rd1487, %rd1488;
	xor.b64  	%rd1490, %rd1471, %rd1215;
	xor.b64  	%rd1491, %rd1471, %rd1239;
	and.b64  	%rd1492, %rd1491, %rd1490;
	xor.b64  	%rd1493, %rd1492, %rd1471;
	add.s64 	%rd1494, %rd1483, %rd1493;
	add.s64 	%rd1495, %rd1494, %rd1489;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1178,%dummy}, %rd1484;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1179}, %rd1484;
	}
	shf.r.wrap.b32 	%r1180, %r1179, %r1178, 14;
	shf.r.wrap.b32 	%r1181, %r1178, %r1179, 14;
	mov.b64 	%rd1496, {%r1181, %r1180};
	shf.r.wrap.b32 	%r1182, %r1179, %r1178, 18;
	shf.r.wrap.b32 	%r1183, %r1178, %r1179, 18;
	mov.b64 	%rd1497, {%r1183, %r1182};
	xor.b64  	%rd1498, %rd1497, %rd1496;
	shf.l.wrap.b32 	%r1184, %r1178, %r1179, 23;
	shf.l.wrap.b32 	%r1185, %r1179, %r1178, 23;
	mov.b64 	%rd1499, {%r1185, %r1184};
	xor.b64  	%rd1500, %rd1498, %rd1499;
	xor.b64  	%rd1501, %rd1460, %rd1228;
	and.b64  	%rd1502, %rd1484, %rd1501;
	xor.b64  	%rd1503, %rd1502, %rd1228;
	add.s64 	%rd1504, %rd1278, %rd1204;
	ld.const.u64 	%rd52, [k_sha512+272];
	add.s64 	%rd1505, %rd1504, %rd52;
	add.s64 	%rd1506, %rd1505, %rd1503;
	add.s64 	%rd1507, %rd1506, %rd1500;
	add.s64 	%rd1508, %rd1507, %rd1215;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1186,%dummy}, %rd1495;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1187}, %rd1495;
	}
	shf.r.wrap.b32 	%r1188, %r1187, %r1186, 28;
	shf.r.wrap.b32 	%r1189, %r1186, %r1187, 28;
	mov.b64 	%rd1509, {%r1189, %r1188};
	shf.l.wrap.b32 	%r1190, %r1186, %r1187, 30;
	shf.l.wrap.b32 	%r1191, %r1187, %r1186, 30;
	mov.b64 	%rd1510, {%r1191, %r1190};
	xor.b64  	%rd1511, %rd1510, %rd1509;
	shf.l.wrap.b32 	%r1192, %r1186, %r1187, 25;
	shf.l.wrap.b32 	%r1193, %r1187, %r1186, 25;
	mov.b64 	%rd1512, {%r1193, %r1192};
	xor.b64  	%rd1513, %rd1511, %rd1512;
	xor.b64  	%rd1514, %rd1495, %rd1239;
	xor.b64  	%rd1515, %rd1495, %rd1471;
	and.b64  	%rd1516, %rd1515, %rd1514;
	xor.b64  	%rd1517, %rd1516, %rd1495;
	add.s64 	%rd1518, %rd1507, %rd1517;
	add.s64 	%rd1519, %rd1518, %rd1513;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1194,%dummy}, %rd1508;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1195}, %rd1508;
	}
	shf.r.wrap.b32 	%r1196, %r1195, %r1194, 14;
	shf.r.wrap.b32 	%r1197, %r1194, %r1195, 14;
	mov.b64 	%rd1520, {%r1197, %r1196};
	shf.r.wrap.b32 	%r1198, %r1195, %r1194, 18;
	shf.r.wrap.b32 	%r1199, %r1194, %r1195, 18;
	mov.b64 	%rd1521, {%r1199, %r1198};
	xor.b64  	%rd1522, %rd1521, %rd1520;
	shf.l.wrap.b32 	%r1200, %r1194, %r1195, 23;
	shf.l.wrap.b32 	%r1201, %r1195, %r1194, 23;
	mov.b64 	%rd1523, {%r1201, %r1200};
	xor.b64  	%rd1524, %rd1522, %rd1523;
	xor.b64  	%rd1525, %rd1484, %rd1460;
	and.b64  	%rd1526, %rd1508, %rd1525;
	xor.b64  	%rd1527, %rd1526, %rd1460;
	add.s64 	%rd1528, %rd1291, %rd1228;
	ld.const.u64 	%rd53, [k_sha512+280];
	add.s64 	%rd1529, %rd1528, %rd53;
	add.s64 	%rd1530, %rd1529, %rd1527;
	add.s64 	%rd1531, %rd1530, %rd1524;
	add.s64 	%rd1532, %rd1531, %rd1239;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1202,%dummy}, %rd1519;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1203}, %rd1519;
	}
	shf.r.wrap.b32 	%r1204, %r1203, %r1202, 28;
	shf.r.wrap.b32 	%r1205, %r1202, %r1203, 28;
	mov.b64 	%rd1533, {%r1205, %r1204};
	shf.l.wrap.b32 	%r1206, %r1202, %r1203, 30;
	shf.l.wrap.b32 	%r1207, %r1203, %r1202, 30;
	mov.b64 	%rd1534, {%r1207, %r1206};
	xor.b64  	%rd1535, %rd1534, %rd1533;
	shf.l.wrap.b32 	%r1208, %r1202, %r1203, 25;
	shf.l.wrap.b32 	%r1209, %r1203, %r1202, 25;
	mov.b64 	%rd1536, {%r1209, %r1208};
	xor.b64  	%rd1537, %rd1535, %rd1536;
	xor.b64  	%rd1538, %rd1519, %rd1471;
	xor.b64  	%rd1539, %rd1519, %rd1495;
	and.b64  	%rd1540, %rd1539, %rd1538;
	xor.b64  	%rd1541, %rd1540, %rd1519;
	add.s64 	%rd1542, %rd1531, %rd1541;
	add.s64 	%rd1543, %rd1542, %rd1537;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1210,%dummy}, %rd1532;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1211}, %rd1532;
	}
	shf.r.wrap.b32 	%r1212, %r1211, %r1210, 14;
	shf.r.wrap.b32 	%r1213, %r1210, %r1211, 14;
	mov.b64 	%rd1544, {%r1213, %r1212};
	shf.r.wrap.b32 	%r1214, %r1211, %r1210, 18;
	shf.r.wrap.b32 	%r1215, %r1210, %r1211, 18;
	mov.b64 	%rd1545, {%r1215, %r1214};
	xor.b64  	%rd1546, %rd1545, %rd1544;
	shf.l.wrap.b32 	%r1216, %r1210, %r1211, 23;
	shf.l.wrap.b32 	%r1217, %r1211, %r1210, 23;
	mov.b64 	%rd1547, {%r1217, %r1216};
	xor.b64  	%rd1548, %rd1546, %rd1547;
	xor.b64  	%rd1549, %rd1508, %rd1484;
	and.b64  	%rd1550, %rd1532, %rd1549;
	xor.b64  	%rd1551, %rd1550, %rd1484;
	add.s64 	%rd1552, %rd1460, %rd1304;
	ld.const.u64 	%rd54, [k_sha512+288];
	add.s64 	%rd1553, %rd1552, %rd54;
	add.s64 	%rd1554, %rd1553, %rd1551;
	add.s64 	%rd1555, %rd1554, %rd1548;
	add.s64 	%rd1556, %rd1555, %rd1471;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1218,%dummy}, %rd1543;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1219}, %rd1543;
	}
	shf.r.wrap.b32 	%r1220, %r1219, %r1218, 28;
	shf.r.wrap.b32 	%r1221, %r1218, %r1219, 28;
	mov.b64 	%rd1557, {%r1221, %r1220};
	shf.l.wrap.b32 	%r1222, %r1218, %r1219, 30;
	shf.l.wrap.b32 	%r1223, %r1219, %r1218, 30;
	mov.b64 	%rd1558, {%r1223, %r1222};
	xor.b64  	%rd1559, %rd1558, %rd1557;
	shf.l.wrap.b32 	%r1224, %r1218, %r1219, 25;
	shf.l.wrap.b32 	%r1225, %r1219, %r1218, 25;
	mov.b64 	%rd1560, {%r1225, %r1224};
	xor.b64  	%rd1561, %rd1559, %rd1560;
	xor.b64  	%rd1562, %rd1543, %rd1495;
	xor.b64  	%rd1563, %rd1543, %rd1519;
	and.b64  	%rd1564, %rd1563, %rd1562;
	xor.b64  	%rd1565, %rd1564, %rd1543;
	add.s64 	%rd1566, %rd1555, %rd1565;
	add.s64 	%rd1567, %rd1566, %rd1561;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1226,%dummy}, %rd1556;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1227}, %rd1556;
	}
	shf.r.wrap.b32 	%r1228, %r1227, %r1226, 14;
	shf.r.wrap.b32 	%r1229, %r1226, %r1227, 14;
	mov.b64 	%rd1568, {%r1229, %r1228};
	shf.r.wrap.b32 	%r1230, %r1227, %r1226, 18;
	shf.r.wrap.b32 	%r1231, %r1226, %r1227, 18;
	mov.b64 	%rd1569, {%r1231, %r1230};
	xor.b64  	%rd1570, %rd1569, %rd1568;
	shf.l.wrap.b32 	%r1232, %r1226, %r1227, 23;
	shf.l.wrap.b32 	%r1233, %r1227, %r1226, 23;
	mov.b64 	%rd1571, {%r1233, %r1232};
	xor.b64  	%rd1572, %rd1570, %rd1571;
	xor.b64  	%rd1573, %rd1532, %rd1508;
	and.b64  	%rd1574, %rd1556, %rd1573;
	xor.b64  	%rd1575, %rd1574, %rd1508;
	add.s64 	%rd1576, %rd1484, %rd1317;
	ld.const.u64 	%rd55, [k_sha512+296];
	add.s64 	%rd1577, %rd1576, %rd55;
	add.s64 	%rd1578, %rd1577, %rd1575;
	add.s64 	%rd1579, %rd1578, %rd1572;
	add.s64 	%rd1580, %rd1579, %rd1495;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1234,%dummy}, %rd1567;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1235}, %rd1567;
	}
	shf.r.wrap.b32 	%r1236, %r1235, %r1234, 28;
	shf.r.wrap.b32 	%r1237, %r1234, %r1235, 28;
	mov.b64 	%rd1581, {%r1237, %r1236};
	shf.l.wrap.b32 	%r1238, %r1234, %r1235, 30;
	shf.l.wrap.b32 	%r1239, %r1235, %r1234, 30;
	mov.b64 	%rd1582, {%r1239, %r1238};
	xor.b64  	%rd1583, %rd1582, %rd1581;
	shf.l.wrap.b32 	%r1240, %r1234, %r1235, 25;
	shf.l.wrap.b32 	%r1241, %r1235, %r1234, 25;
	mov.b64 	%rd1584, {%r1241, %r1240};
	xor.b64  	%rd1585, %rd1583, %rd1584;
	xor.b64  	%rd1586, %rd1567, %rd1519;
	xor.b64  	%rd1587, %rd1567, %rd1543;
	and.b64  	%rd1588, %rd1587, %rd1586;
	xor.b64  	%rd1589, %rd1588, %rd1567;
	add.s64 	%rd1590, %rd1579, %rd1589;
	add.s64 	%rd1591, %rd1590, %rd1585;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1242,%dummy}, %rd1580;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1243}, %rd1580;
	}
	shf.r.wrap.b32 	%r1244, %r1243, %r1242, 14;
	shf.r.wrap.b32 	%r1245, %r1242, %r1243, 14;
	mov.b64 	%rd1592, {%r1245, %r1244};
	shf.r.wrap.b32 	%r1246, %r1243, %r1242, 18;
	shf.r.wrap.b32 	%r1247, %r1242, %r1243, 18;
	mov.b64 	%rd1593, {%r1247, %r1246};
	xor.b64  	%rd1594, %rd1593, %rd1592;
	shf.l.wrap.b32 	%r1248, %r1242, %r1243, 23;
	shf.l.wrap.b32 	%r1249, %r1243, %r1242, 23;
	mov.b64 	%rd1595, {%r1249, %r1248};
	xor.b64  	%rd1596, %rd1594, %rd1595;
	xor.b64  	%rd1597, %rd1556, %rd1532;
	and.b64  	%rd1598, %rd1580, %rd1597;
	xor.b64  	%rd1599, %rd1598, %rd1532;
	add.s64 	%rd1600, %rd1508, %rd1330;
	ld.const.u64 	%rd56, [k_sha512+304];
	add.s64 	%rd1601, %rd1600, %rd56;
	add.s64 	%rd1602, %rd1601, %rd1599;
	add.s64 	%rd1603, %rd1602, %rd1596;
	add.s64 	%rd1604, %rd1603, %rd1519;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1250,%dummy}, %rd1591;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1251}, %rd1591;
	}
	shf.r.wrap.b32 	%r1252, %r1251, %r1250, 28;
	shf.r.wrap.b32 	%r1253, %r1250, %r1251, 28;
	mov.b64 	%rd1605, {%r1253, %r1252};
	shf.l.wrap.b32 	%r1254, %r1250, %r1251, 30;
	shf.l.wrap.b32 	%r1255, %r1251, %r1250, 30;
	mov.b64 	%rd1606, {%r1255, %r1254};
	xor.b64  	%rd1607, %rd1606, %rd1605;
	shf.l.wrap.b32 	%r1256, %r1250, %r1251, 25;
	shf.l.wrap.b32 	%r1257, %r1251, %r1250, 25;
	mov.b64 	%rd1608, {%r1257, %r1256};
	xor.b64  	%rd1609, %rd1607, %rd1608;
	xor.b64  	%rd1610, %rd1591, %rd1543;
	xor.b64  	%rd1611, %rd1591, %rd1567;
	and.b64  	%rd1612, %rd1611, %rd1610;
	xor.b64  	%rd1613, %rd1612, %rd1591;
	add.s64 	%rd1614, %rd1603, %rd1613;
	add.s64 	%rd1615, %rd1614, %rd1609;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1258,%dummy}, %rd1604;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1259}, %rd1604;
	}
	shf.r.wrap.b32 	%r1260, %r1259, %r1258, 14;
	shf.r.wrap.b32 	%r1261, %r1258, %r1259, 14;
	mov.b64 	%rd1616, {%r1261, %r1260};
	shf.r.wrap.b32 	%r1262, %r1259, %r1258, 18;
	shf.r.wrap.b32 	%r1263, %r1258, %r1259, 18;
	mov.b64 	%rd1617, {%r1263, %r1262};
	xor.b64  	%rd1618, %rd1617, %rd1616;
	shf.l.wrap.b32 	%r1264, %r1258, %r1259, 23;
	shf.l.wrap.b32 	%r1265, %r1259, %r1258, 23;
	mov.b64 	%rd1619, {%r1265, %r1264};
	xor.b64  	%rd1620, %rd1618, %rd1619;
	xor.b64  	%rd1621, %rd1580, %rd1556;
	and.b64  	%rd1622, %rd1604, %rd1621;
	xor.b64  	%rd1623, %rd1622, %rd1556;
	add.s64 	%rd1624, %rd1532, %rd1343;
	ld.const.u64 	%rd57, [k_sha512+312];
	add.s64 	%rd1625, %rd1624, %rd57;
	add.s64 	%rd1626, %rd1625, %rd1623;
	add.s64 	%rd1627, %rd1626, %rd1620;
	add.s64 	%rd1628, %rd1627, %rd1543;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1266,%dummy}, %rd1615;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1267}, %rd1615;
	}
	shf.r.wrap.b32 	%r1268, %r1267, %r1266, 28;
	shf.r.wrap.b32 	%r1269, %r1266, %r1267, 28;
	mov.b64 	%rd1629, {%r1269, %r1268};
	shf.l.wrap.b32 	%r1270, %r1266, %r1267, 30;
	shf.l.wrap.b32 	%r1271, %r1267, %r1266, 30;
	mov.b64 	%rd1630, {%r1271, %r1270};
	xor.b64  	%rd1631, %rd1630, %rd1629;
	shf.l.wrap.b32 	%r1272, %r1266, %r1267, 25;
	shf.l.wrap.b32 	%r1273, %r1267, %r1266, 25;
	mov.b64 	%rd1632, {%r1273, %r1272};
	xor.b64  	%rd1633, %rd1631, %rd1632;
	xor.b64  	%rd1634, %rd1615, %rd1567;
	xor.b64  	%rd1635, %rd1615, %rd1591;
	and.b64  	%rd1636, %rd1635, %rd1634;
	xor.b64  	%rd1637, %rd1636, %rd1615;
	add.s64 	%rd1638, %rd1627, %rd1637;
	add.s64 	%rd1639, %rd1638, %rd1633;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1274,%dummy}, %rd1628;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1275}, %rd1628;
	}
	shf.r.wrap.b32 	%r1276, %r1275, %r1274, 14;
	shf.r.wrap.b32 	%r1277, %r1274, %r1275, 14;
	mov.b64 	%rd1640, {%r1277, %r1276};
	shf.r.wrap.b32 	%r1278, %r1275, %r1274, 18;
	shf.r.wrap.b32 	%r1279, %r1274, %r1275, 18;
	mov.b64 	%rd1641, {%r1279, %r1278};
	xor.b64  	%rd1642, %rd1641, %rd1640;
	shf.l.wrap.b32 	%r1280, %r1274, %r1275, 23;
	shf.l.wrap.b32 	%r1281, %r1275, %r1274, 23;
	mov.b64 	%rd1643, {%r1281, %r1280};
	xor.b64  	%rd1644, %rd1642, %rd1643;
	xor.b64  	%rd1645, %rd1604, %rd1580;
	and.b64  	%rd1646, %rd1628, %rd1645;
	xor.b64  	%rd1647, %rd1646, %rd1580;
	add.s64 	%rd1648, %rd1556, %rd1356;
	ld.const.u64 	%rd58, [k_sha512+320];
	add.s64 	%rd1649, %rd1648, %rd58;
	add.s64 	%rd1650, %rd1649, %rd1647;
	add.s64 	%rd1651, %rd1650, %rd1644;
	add.s64 	%rd1652, %rd1651, %rd1567;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1282,%dummy}, %rd1639;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1283}, %rd1639;
	}
	shf.r.wrap.b32 	%r1284, %r1283, %r1282, 28;
	shf.r.wrap.b32 	%r1285, %r1282, %r1283, 28;
	mov.b64 	%rd1653, {%r1285, %r1284};
	shf.l.wrap.b32 	%r1286, %r1282, %r1283, 30;
	shf.l.wrap.b32 	%r1287, %r1283, %r1282, 30;
	mov.b64 	%rd1654, {%r1287, %r1286};
	xor.b64  	%rd1655, %rd1654, %rd1653;
	shf.l.wrap.b32 	%r1288, %r1282, %r1283, 25;
	shf.l.wrap.b32 	%r1289, %r1283, %r1282, 25;
	mov.b64 	%rd1656, {%r1289, %r1288};
	xor.b64  	%rd1657, %rd1655, %rd1656;
	xor.b64  	%rd1658, %rd1639, %rd1591;
	xor.b64  	%rd1659, %rd1639, %rd1615;
	and.b64  	%rd1660, %rd1659, %rd1658;
	xor.b64  	%rd1661, %rd1660, %rd1639;
	add.s64 	%rd1662, %rd1651, %rd1661;
	add.s64 	%rd1663, %rd1662, %rd1657;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1290,%dummy}, %rd1652;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1291}, %rd1652;
	}
	shf.r.wrap.b32 	%r1292, %r1291, %r1290, 14;
	shf.r.wrap.b32 	%r1293, %r1290, %r1291, 14;
	mov.b64 	%rd1664, {%r1293, %r1292};
	shf.r.wrap.b32 	%r1294, %r1291, %r1290, 18;
	shf.r.wrap.b32 	%r1295, %r1290, %r1291, 18;
	mov.b64 	%rd1665, {%r1295, %r1294};
	xor.b64  	%rd1666, %rd1665, %rd1664;
	shf.l.wrap.b32 	%r1296, %r1290, %r1291, 23;
	shf.l.wrap.b32 	%r1297, %r1291, %r1290, 23;
	mov.b64 	%rd1667, {%r1297, %r1296};
	xor.b64  	%rd1668, %rd1666, %rd1667;
	xor.b64  	%rd1669, %rd1628, %rd1604;
	and.b64  	%rd1670, %rd1652, %rd1669;
	xor.b64  	%rd1671, %rd1670, %rd1604;
	add.s64 	%rd1672, %rd1580, %rd1369;
	ld.const.u64 	%rd59, [k_sha512+328];
	add.s64 	%rd1673, %rd1672, %rd59;
	add.s64 	%rd1674, %rd1673, %rd1671;
	add.s64 	%rd1675, %rd1674, %rd1668;
	add.s64 	%rd1676, %rd1675, %rd1591;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1298,%dummy}, %rd1663;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1299}, %rd1663;
	}
	shf.r.wrap.b32 	%r1300, %r1299, %r1298, 28;
	shf.r.wrap.b32 	%r1301, %r1298, %r1299, 28;
	mov.b64 	%rd1677, {%r1301, %r1300};
	shf.l.wrap.b32 	%r1302, %r1298, %r1299, 30;
	shf.l.wrap.b32 	%r1303, %r1299, %r1298, 30;
	mov.b64 	%rd1678, {%r1303, %r1302};
	xor.b64  	%rd1679, %rd1678, %rd1677;
	shf.l.wrap.b32 	%r1304, %r1298, %r1299, 25;
	shf.l.wrap.b32 	%r1305, %r1299, %r1298, 25;
	mov.b64 	%rd1680, {%r1305, %r1304};
	xor.b64  	%rd1681, %rd1679, %rd1680;
	xor.b64  	%rd1682, %rd1663, %rd1615;
	xor.b64  	%rd1683, %rd1663, %rd1639;
	and.b64  	%rd1684, %rd1683, %rd1682;
	xor.b64  	%rd1685, %rd1684, %rd1663;
	add.s64 	%rd1686, %rd1675, %rd1685;
	add.s64 	%rd1687, %rd1686, %rd1681;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1306,%dummy}, %rd1676;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1307}, %rd1676;
	}
	shf.r.wrap.b32 	%r1308, %r1307, %r1306, 14;
	shf.r.wrap.b32 	%r1309, %r1306, %r1307, 14;
	mov.b64 	%rd1688, {%r1309, %r1308};
	shf.r.wrap.b32 	%r1310, %r1307, %r1306, 18;
	shf.r.wrap.b32 	%r1311, %r1306, %r1307, 18;
	mov.b64 	%rd1689, {%r1311, %r1310};
	xor.b64  	%rd1690, %rd1689, %rd1688;
	shf.l.wrap.b32 	%r1312, %r1306, %r1307, 23;
	shf.l.wrap.b32 	%r1313, %r1307, %r1306, 23;
	mov.b64 	%rd1691, {%r1313, %r1312};
	xor.b64  	%rd1692, %rd1690, %rd1691;
	xor.b64  	%rd1693, %rd1652, %rd1628;
	and.b64  	%rd1694, %rd1676, %rd1693;
	xor.b64  	%rd1695, %rd1694, %rd1628;
	add.s64 	%rd1696, %rd1604, %rd1382;
	ld.const.u64 	%rd60, [k_sha512+336];
	add.s64 	%rd1697, %rd1696, %rd60;
	add.s64 	%rd1698, %rd1697, %rd1695;
	add.s64 	%rd1699, %rd1698, %rd1692;
	add.s64 	%rd1700, %rd1699, %rd1615;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1314,%dummy}, %rd1687;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1315}, %rd1687;
	}
	shf.r.wrap.b32 	%r1316, %r1315, %r1314, 28;
	shf.r.wrap.b32 	%r1317, %r1314, %r1315, 28;
	mov.b64 	%rd1701, {%r1317, %r1316};
	shf.l.wrap.b32 	%r1318, %r1314, %r1315, 30;
	shf.l.wrap.b32 	%r1319, %r1315, %r1314, 30;
	mov.b64 	%rd1702, {%r1319, %r1318};
	xor.b64  	%rd1703, %rd1702, %rd1701;
	shf.l.wrap.b32 	%r1320, %r1314, %r1315, 25;
	shf.l.wrap.b32 	%r1321, %r1315, %r1314, 25;
	mov.b64 	%rd1704, {%r1321, %r1320};
	xor.b64  	%rd1705, %rd1703, %rd1704;
	xor.b64  	%rd1706, %rd1687, %rd1639;
	xor.b64  	%rd1707, %rd1687, %rd1663;
	and.b64  	%rd1708, %rd1707, %rd1706;
	xor.b64  	%rd1709, %rd1708, %rd1687;
	add.s64 	%rd1710, %rd1699, %rd1709;
	add.s64 	%rd1711, %rd1710, %rd1705;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1322,%dummy}, %rd1700;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1323}, %rd1700;
	}
	shf.r.wrap.b32 	%r1324, %r1323, %r1322, 14;
	shf.r.wrap.b32 	%r1325, %r1322, %r1323, 14;
	mov.b64 	%rd1712, {%r1325, %r1324};
	shf.r.wrap.b32 	%r1326, %r1323, %r1322, 18;
	shf.r.wrap.b32 	%r1327, %r1322, %r1323, 18;
	mov.b64 	%rd1713, {%r1327, %r1326};
	xor.b64  	%rd1714, %rd1713, %rd1712;
	shf.l.wrap.b32 	%r1328, %r1322, %r1323, 23;
	shf.l.wrap.b32 	%r1329, %r1323, %r1322, 23;
	mov.b64 	%rd1715, {%r1329, %r1328};
	xor.b64  	%rd1716, %rd1714, %rd1715;
	xor.b64  	%rd1717, %rd1676, %rd1652;
	and.b64  	%rd1718, %rd1700, %rd1717;
	xor.b64  	%rd1719, %rd1718, %rd1652;
	add.s64 	%rd1720, %rd1628, %rd1395;
	ld.const.u64 	%rd61, [k_sha512+344];
	add.s64 	%rd1721, %rd1720, %rd61;
	add.s64 	%rd1722, %rd1721, %rd1719;
	add.s64 	%rd1723, %rd1722, %rd1716;
	add.s64 	%rd1724, %rd1723, %rd1639;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1330,%dummy}, %rd1711;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1331}, %rd1711;
	}
	shf.r.wrap.b32 	%r1332, %r1331, %r1330, 28;
	shf.r.wrap.b32 	%r1333, %r1330, %r1331, 28;
	mov.b64 	%rd1725, {%r1333, %r1332};
	shf.l.wrap.b32 	%r1334, %r1330, %r1331, 30;
	shf.l.wrap.b32 	%r1335, %r1331, %r1330, 30;
	mov.b64 	%rd1726, {%r1335, %r1334};
	xor.b64  	%rd1727, %rd1726, %rd1725;
	shf.l.wrap.b32 	%r1336, %r1330, %r1331, 25;
	shf.l.wrap.b32 	%r1337, %r1331, %r1330, 25;
	mov.b64 	%rd1728, {%r1337, %r1336};
	xor.b64  	%rd1729, %rd1727, %rd1728;
	xor.b64  	%rd1730, %rd1711, %rd1663;
	xor.b64  	%rd1731, %rd1711, %rd1687;
	and.b64  	%rd1732, %rd1731, %rd1730;
	xor.b64  	%rd1733, %rd1732, %rd1711;
	add.s64 	%rd1734, %rd1723, %rd1733;
	add.s64 	%rd1735, %rd1734, %rd1729;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1338,%dummy}, %rd1724;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1339}, %rd1724;
	}
	shf.r.wrap.b32 	%r1340, %r1339, %r1338, 14;
	shf.r.wrap.b32 	%r1341, %r1338, %r1339, 14;
	mov.b64 	%rd1736, {%r1341, %r1340};
	shf.r.wrap.b32 	%r1342, %r1339, %r1338, 18;
	shf.r.wrap.b32 	%r1343, %r1338, %r1339, 18;
	mov.b64 	%rd1737, {%r1343, %r1342};
	xor.b64  	%rd1738, %rd1737, %rd1736;
	shf.l.wrap.b32 	%r1344, %r1338, %r1339, 23;
	shf.l.wrap.b32 	%r1345, %r1339, %r1338, 23;
	mov.b64 	%rd1739, {%r1345, %r1344};
	xor.b64  	%rd1740, %rd1738, %rd1739;
	xor.b64  	%rd1741, %rd1700, %rd1676;
	and.b64  	%rd1742, %rd1724, %rd1741;
	xor.b64  	%rd1743, %rd1742, %rd1676;
	add.s64 	%rd1744, %rd1652, %rd1408;
	ld.const.u64 	%rd62, [k_sha512+352];
	add.s64 	%rd1745, %rd1744, %rd62;
	add.s64 	%rd1746, %rd1745, %rd1743;
	add.s64 	%rd1747, %rd1746, %rd1740;
	add.s64 	%rd1748, %rd1747, %rd1663;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1346,%dummy}, %rd1735;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1347}, %rd1735;
	}
	shf.r.wrap.b32 	%r1348, %r1347, %r1346, 28;
	shf.r.wrap.b32 	%r1349, %r1346, %r1347, 28;
	mov.b64 	%rd1749, {%r1349, %r1348};
	shf.l.wrap.b32 	%r1350, %r1346, %r1347, 30;
	shf.l.wrap.b32 	%r1351, %r1347, %r1346, 30;
	mov.b64 	%rd1750, {%r1351, %r1350};
	xor.b64  	%rd1751, %rd1750, %rd1749;
	shf.l.wrap.b32 	%r1352, %r1346, %r1347, 25;
	shf.l.wrap.b32 	%r1353, %r1347, %r1346, 25;
	mov.b64 	%rd1752, {%r1353, %r1352};
	xor.b64  	%rd1753, %rd1751, %rd1752;
	xor.b64  	%rd1754, %rd1735, %rd1687;
	xor.b64  	%rd1755, %rd1735, %rd1711;
	and.b64  	%rd1756, %rd1755, %rd1754;
	xor.b64  	%rd1757, %rd1756, %rd1735;
	add.s64 	%rd1758, %rd1747, %rd1757;
	add.s64 	%rd1759, %rd1758, %rd1753;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1354,%dummy}, %rd1748;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1355}, %rd1748;
	}
	shf.r.wrap.b32 	%r1356, %r1355, %r1354, 14;
	shf.r.wrap.b32 	%r1357, %r1354, %r1355, 14;
	mov.b64 	%rd1760, {%r1357, %r1356};
	shf.r.wrap.b32 	%r1358, %r1355, %r1354, 18;
	shf.r.wrap.b32 	%r1359, %r1354, %r1355, 18;
	mov.b64 	%rd1761, {%r1359, %r1358};
	xor.b64  	%rd1762, %rd1761, %rd1760;
	shf.l.wrap.b32 	%r1360, %r1354, %r1355, 23;
	shf.l.wrap.b32 	%r1361, %r1355, %r1354, 23;
	mov.b64 	%rd1763, {%r1361, %r1360};
	xor.b64  	%rd1764, %rd1762, %rd1763;
	xor.b64  	%rd1765, %rd1724, %rd1700;
	and.b64  	%rd1766, %rd1748, %rd1765;
	xor.b64  	%rd1767, %rd1766, %rd1700;
	add.s64 	%rd1768, %rd1676, %rd1421;
	ld.const.u64 	%rd63, [k_sha512+360];
	add.s64 	%rd1769, %rd1768, %rd63;
	add.s64 	%rd1770, %rd1769, %rd1767;
	add.s64 	%rd1771, %rd1770, %rd1764;
	add.s64 	%rd1772, %rd1771, %rd1687;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1362,%dummy}, %rd1759;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1363}, %rd1759;
	}
	shf.r.wrap.b32 	%r1364, %r1363, %r1362, 28;
	shf.r.wrap.b32 	%r1365, %r1362, %r1363, 28;
	mov.b64 	%rd1773, {%r1365, %r1364};
	shf.l.wrap.b32 	%r1366, %r1362, %r1363, 30;
	shf.l.wrap.b32 	%r1367, %r1363, %r1362, 30;
	mov.b64 	%rd1774, {%r1367, %r1366};
	xor.b64  	%rd1775, %rd1774, %rd1773;
	shf.l.wrap.b32 	%r1368, %r1362, %r1363, 25;
	shf.l.wrap.b32 	%r1369, %r1363, %r1362, 25;
	mov.b64 	%rd1776, {%r1369, %r1368};
	xor.b64  	%rd1777, %rd1775, %rd1776;
	xor.b64  	%rd1778, %rd1759, %rd1711;
	xor.b64  	%rd1779, %rd1759, %rd1735;
	and.b64  	%rd1780, %rd1779, %rd1778;
	xor.b64  	%rd1781, %rd1780, %rd1759;
	add.s64 	%rd1782, %rd1771, %rd1781;
	add.s64 	%rd1783, %rd1782, %rd1777;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1370,%dummy}, %rd1772;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1371}, %rd1772;
	}
	shf.r.wrap.b32 	%r1372, %r1371, %r1370, 14;
	shf.r.wrap.b32 	%r1373, %r1370, %r1371, 14;
	mov.b64 	%rd1784, {%r1373, %r1372};
	shf.r.wrap.b32 	%r1374, %r1371, %r1370, 18;
	shf.r.wrap.b32 	%r1375, %r1370, %r1371, 18;
	mov.b64 	%rd1785, {%r1375, %r1374};
	xor.b64  	%rd1786, %rd1785, %rd1784;
	shf.l.wrap.b32 	%r1376, %r1370, %r1371, 23;
	shf.l.wrap.b32 	%r1377, %r1371, %r1370, 23;
	mov.b64 	%rd1787, {%r1377, %r1376};
	xor.b64  	%rd1788, %rd1786, %rd1787;
	xor.b64  	%rd1789, %rd1748, %rd1724;
	and.b64  	%rd1790, %rd1772, %rd1789;
	xor.b64  	%rd1791, %rd1790, %rd1724;
	add.s64 	%rd1792, %rd1700, %rd1434;
	ld.const.u64 	%rd64, [k_sha512+368];
	add.s64 	%rd1793, %rd1792, %rd64;
	add.s64 	%rd1794, %rd1793, %rd1791;
	add.s64 	%rd1795, %rd1794, %rd1788;
	add.s64 	%rd1796, %rd1795, %rd1711;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1378,%dummy}, %rd1783;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1379}, %rd1783;
	}
	shf.r.wrap.b32 	%r1380, %r1379, %r1378, 28;
	shf.r.wrap.b32 	%r1381, %r1378, %r1379, 28;
	mov.b64 	%rd1797, {%r1381, %r1380};
	shf.l.wrap.b32 	%r1382, %r1378, %r1379, 30;
	shf.l.wrap.b32 	%r1383, %r1379, %r1378, 30;
	mov.b64 	%rd1798, {%r1383, %r1382};
	xor.b64  	%rd1799, %rd1798, %rd1797;
	shf.l.wrap.b32 	%r1384, %r1378, %r1379, 25;
	shf.l.wrap.b32 	%r1385, %r1379, %r1378, 25;
	mov.b64 	%rd1800, {%r1385, %r1384};
	xor.b64  	%rd1801, %rd1799, %rd1800;
	xor.b64  	%rd1802, %rd1783, %rd1735;
	xor.b64  	%rd1803, %rd1783, %rd1759;
	and.b64  	%rd1804, %rd1803, %rd1802;
	xor.b64  	%rd1805, %rd1804, %rd1783;
	add.s64 	%rd1806, %rd1795, %rd1805;
	add.s64 	%rd1807, %rd1806, %rd1801;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1386,%dummy}, %rd1796;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1387}, %rd1796;
	}
	shf.r.wrap.b32 	%r1388, %r1387, %r1386, 14;
	shf.r.wrap.b32 	%r1389, %r1386, %r1387, 14;
	mov.b64 	%rd1808, {%r1389, %r1388};
	shf.r.wrap.b32 	%r1390, %r1387, %r1386, 18;
	shf.r.wrap.b32 	%r1391, %r1386, %r1387, 18;
	mov.b64 	%rd1809, {%r1391, %r1390};
	xor.b64  	%rd1810, %rd1809, %rd1808;
	shf.l.wrap.b32 	%r1392, %r1386, %r1387, 23;
	shf.l.wrap.b32 	%r1393, %r1387, %r1386, 23;
	mov.b64 	%rd1811, {%r1393, %r1392};
	xor.b64  	%rd1812, %rd1810, %rd1811;
	xor.b64  	%rd1813, %rd1772, %rd1748;
	and.b64  	%rd1814, %rd1796, %rd1813;
	xor.b64  	%rd1815, %rd1814, %rd1748;
	add.s64 	%rd1816, %rd1724, %rd1447;
	ld.const.u64 	%rd65, [k_sha512+376];
	add.s64 	%rd1817, %rd1816, %rd65;
	add.s64 	%rd1818, %rd1817, %rd1815;
	add.s64 	%rd1819, %rd1818, %rd1812;
	add.s64 	%rd1820, %rd1819, %rd1735;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1394,%dummy}, %rd1807;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1395}, %rd1807;
	}
	shf.r.wrap.b32 	%r1396, %r1395, %r1394, 28;
	shf.r.wrap.b32 	%r1397, %r1394, %r1395, 28;
	mov.b64 	%rd1821, {%r1397, %r1396};
	shf.l.wrap.b32 	%r1398, %r1394, %r1395, 30;
	shf.l.wrap.b32 	%r1399, %r1395, %r1394, 30;
	mov.b64 	%rd1822, {%r1399, %r1398};
	xor.b64  	%rd1823, %rd1822, %rd1821;
	shf.l.wrap.b32 	%r1400, %r1394, %r1395, 25;
	shf.l.wrap.b32 	%r1401, %r1395, %r1394, 25;
	mov.b64 	%rd1824, {%r1401, %r1400};
	xor.b64  	%rd1825, %rd1823, %rd1824;
	xor.b64  	%rd1826, %rd1807, %rd1759;
	xor.b64  	%rd1827, %rd1807, %rd1783;
	and.b64  	%rd1828, %rd1827, %rd1826;
	xor.b64  	%rd1829, %rd1828, %rd1807;
	add.s64 	%rd1830, %rd1819, %rd1829;
	add.s64 	%rd1831, %rd1830, %rd1825;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1402,%dummy}, %rd1434;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1403}, %rd1434;
	}
	shf.r.wrap.b32 	%r1404, %r1403, %r1402, 19;
	shf.r.wrap.b32 	%r1405, %r1402, %r1403, 19;
	mov.b64 	%rd1832, {%r1405, %r1404};
	shf.l.wrap.b32 	%r1406, %r1402, %r1403, 3;
	shf.l.wrap.b32 	%r1407, %r1403, %r1402, 3;
	mov.b64 	%rd1833, {%r1407, %r1406};
	shr.u64 	%rd1834, %rd1434, 6;
	xor.b64  	%rd1835, %rd1832, %rd1834;
	xor.b64  	%rd1836, %rd1835, %rd1833;
	shf.r.wrap.b32 	%r1408, %r1017, %r1016, 1;
	shf.r.wrap.b32 	%r1409, %r1016, %r1017, 1;
	mov.b64 	%rd1837, {%r1409, %r1408};
	shf.r.wrap.b32 	%r1410, %r1017, %r1016, 8;
	shf.r.wrap.b32 	%r1411, %r1016, %r1017, 8;
	mov.b64 	%rd1838, {%r1411, %r1410};
	shr.u64 	%rd1839, %rd1265, 7;
	xor.b64  	%rd1840, %rd1837, %rd1839;
	xor.b64  	%rd1841, %rd1840, %rd1838;
	add.s64 	%rd1842, %rd1369, %rd1252;
	add.s64 	%rd1843, %rd1842, %rd1836;
	add.s64 	%rd1844, %rd1843, %rd1841;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1412,%dummy}, %rd1447;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1413}, %rd1447;
	}
	shf.r.wrap.b32 	%r1414, %r1413, %r1412, 19;
	shf.r.wrap.b32 	%r1415, %r1412, %r1413, 19;
	mov.b64 	%rd1845, {%r1415, %r1414};
	shf.l.wrap.b32 	%r1416, %r1412, %r1413, 3;
	shf.l.wrap.b32 	%r1417, %r1413, %r1412, 3;
	mov.b64 	%rd1846, {%r1417, %r1416};
	shr.u64 	%rd1847, %rd1447, 6;
	xor.b64  	%rd1848, %rd1845, %rd1847;
	xor.b64  	%rd1849, %rd1848, %rd1846;
	shf.r.wrap.b32 	%r1418, %r1027, %r1026, 1;
	shf.r.wrap.b32 	%r1419, %r1026, %r1027, 1;
	mov.b64 	%rd1850, {%r1419, %r1418};
	shf.r.wrap.b32 	%r1420, %r1027, %r1026, 8;
	shf.r.wrap.b32 	%r1421, %r1026, %r1027, 8;
	mov.b64 	%rd1851, {%r1421, %r1420};
	shr.u64 	%rd1852, %rd1278, 7;
	xor.b64  	%rd1853, %rd1850, %rd1852;
	xor.b64  	%rd1854, %rd1853, %rd1851;
	add.s64 	%rd1855, %rd1382, %rd1265;
	add.s64 	%rd1856, %rd1855, %rd1849;
	add.s64 	%rd1857, %rd1856, %rd1854;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1422,%dummy}, %rd1844;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1423}, %rd1844;
	}
	shf.r.wrap.b32 	%r1424, %r1423, %r1422, 19;
	shf.r.wrap.b32 	%r1425, %r1422, %r1423, 19;
	mov.b64 	%rd1858, {%r1425, %r1424};
	shf.l.wrap.b32 	%r1426, %r1422, %r1423, 3;
	shf.l.wrap.b32 	%r1427, %r1423, %r1422, 3;
	mov.b64 	%rd1859, {%r1427, %r1426};
	shr.u64 	%rd1860, %rd1844, 6;
	xor.b64  	%rd1861, %rd1858, %rd1860;
	xor.b64  	%rd1862, %rd1861, %rd1859;
	shf.r.wrap.b32 	%r1428, %r1037, %r1036, 1;
	shf.r.wrap.b32 	%r1429, %r1036, %r1037, 1;
	mov.b64 	%rd1863, {%r1429, %r1428};
	shf.r.wrap.b32 	%r1430, %r1037, %r1036, 8;
	shf.r.wrap.b32 	%r1431, %r1036, %r1037, 8;
	mov.b64 	%rd1864, {%r1431, %r1430};
	shr.u64 	%rd1865, %rd1291, 7;
	xor.b64  	%rd1866, %rd1863, %rd1865;
	xor.b64  	%rd1867, %rd1866, %rd1864;
	add.s64 	%rd1868, %rd1395, %rd1278;
	add.s64 	%rd1869, %rd1868, %rd1862;
	add.s64 	%rd1870, %rd1869, %rd1867;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1432,%dummy}, %rd1857;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1433}, %rd1857;
	}
	shf.r.wrap.b32 	%r1434, %r1433, %r1432, 19;
	shf.r.wrap.b32 	%r1435, %r1432, %r1433, 19;
	mov.b64 	%rd1871, {%r1435, %r1434};
	shf.l.wrap.b32 	%r1436, %r1432, %r1433, 3;
	shf.l.wrap.b32 	%r1437, %r1433, %r1432, 3;
	mov.b64 	%rd1872, {%r1437, %r1436};
	shr.u64 	%rd1873, %rd1857, 6;
	xor.b64  	%rd1874, %rd1871, %rd1873;
	xor.b64  	%rd1875, %rd1874, %rd1872;
	shf.r.wrap.b32 	%r1438, %r1047, %r1046, 1;
	shf.r.wrap.b32 	%r1439, %r1046, %r1047, 1;
	mov.b64 	%rd1876, {%r1439, %r1438};
	shf.r.wrap.b32 	%r1440, %r1047, %r1046, 8;
	shf.r.wrap.b32 	%r1441, %r1046, %r1047, 8;
	mov.b64 	%rd1877, {%r1441, %r1440};
	shr.u64 	%rd1878, %rd1304, 7;
	xor.b64  	%rd1879, %rd1876, %rd1878;
	xor.b64  	%rd1880, %rd1879, %rd1877;
	add.s64 	%rd1881, %rd1408, %rd1291;
	add.s64 	%rd1882, %rd1881, %rd1875;
	add.s64 	%rd1883, %rd1882, %rd1880;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1442,%dummy}, %rd1870;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1443}, %rd1870;
	}
	shf.r.wrap.b32 	%r1444, %r1443, %r1442, 19;
	shf.r.wrap.b32 	%r1445, %r1442, %r1443, 19;
	mov.b64 	%rd1884, {%r1445, %r1444};
	shf.l.wrap.b32 	%r1446, %r1442, %r1443, 3;
	shf.l.wrap.b32 	%r1447, %r1443, %r1442, 3;
	mov.b64 	%rd1885, {%r1447, %r1446};
	shr.u64 	%rd1886, %rd1870, 6;
	xor.b64  	%rd1887, %rd1884, %rd1886;
	xor.b64  	%rd1888, %rd1887, %rd1885;
	shf.r.wrap.b32 	%r1448, %r1057, %r1056, 1;
	shf.r.wrap.b32 	%r1449, %r1056, %r1057, 1;
	mov.b64 	%rd1889, {%r1449, %r1448};
	shf.r.wrap.b32 	%r1450, %r1057, %r1056, 8;
	shf.r.wrap.b32 	%r1451, %r1056, %r1057, 8;
	mov.b64 	%rd1890, {%r1451, %r1450};
	shr.u64 	%rd1891, %rd1317, 7;
	xor.b64  	%rd1892, %rd1889, %rd1891;
	xor.b64  	%rd1893, %rd1892, %rd1890;
	add.s64 	%rd1894, %rd1421, %rd1304;
	add.s64 	%rd1895, %rd1894, %rd1888;
	add.s64 	%rd1896, %rd1895, %rd1893;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1452,%dummy}, %rd1883;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1453}, %rd1883;
	}
	shf.r.wrap.b32 	%r1454, %r1453, %r1452, 19;
	shf.r.wrap.b32 	%r1455, %r1452, %r1453, 19;
	mov.b64 	%rd1897, {%r1455, %r1454};
	shf.l.wrap.b32 	%r1456, %r1452, %r1453, 3;
	shf.l.wrap.b32 	%r1457, %r1453, %r1452, 3;
	mov.b64 	%rd1898, {%r1457, %r1456};
	shr.u64 	%rd1899, %rd1883, 6;
	xor.b64  	%rd1900, %rd1897, %rd1899;
	xor.b64  	%rd1901, %rd1900, %rd1898;
	shf.r.wrap.b32 	%r1458, %r1067, %r1066, 1;
	shf.r.wrap.b32 	%r1459, %r1066, %r1067, 1;
	mov.b64 	%rd1902, {%r1459, %r1458};
	shf.r.wrap.b32 	%r1460, %r1067, %r1066, 8;
	shf.r.wrap.b32 	%r1461, %r1066, %r1067, 8;
	mov.b64 	%rd1903, {%r1461, %r1460};
	shr.u64 	%rd1904, %rd1330, 7;
	xor.b64  	%rd1905, %rd1902, %rd1904;
	xor.b64  	%rd1906, %rd1905, %rd1903;
	add.s64 	%rd1907, %rd1434, %rd1317;
	add.s64 	%rd1908, %rd1907, %rd1901;
	add.s64 	%rd1909, %rd1908, %rd1906;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1462,%dummy}, %rd1896;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1463}, %rd1896;
	}
	shf.r.wrap.b32 	%r1464, %r1463, %r1462, 19;
	shf.r.wrap.b32 	%r1465, %r1462, %r1463, 19;
	mov.b64 	%rd1910, {%r1465, %r1464};
	shf.l.wrap.b32 	%r1466, %r1462, %r1463, 3;
	shf.l.wrap.b32 	%r1467, %r1463, %r1462, 3;
	mov.b64 	%rd1911, {%r1467, %r1466};
	shr.u64 	%rd1912, %rd1896, 6;
	xor.b64  	%rd1913, %rd1910, %rd1912;
	xor.b64  	%rd1914, %rd1913, %rd1911;
	shf.r.wrap.b32 	%r1468, %r1077, %r1076, 1;
	shf.r.wrap.b32 	%r1469, %r1076, %r1077, 1;
	mov.b64 	%rd1915, {%r1469, %r1468};
	shf.r.wrap.b32 	%r1470, %r1077, %r1076, 8;
	shf.r.wrap.b32 	%r1471, %r1076, %r1077, 8;
	mov.b64 	%rd1916, {%r1471, %r1470};
	shr.u64 	%rd1917, %rd1343, 7;
	xor.b64  	%rd1918, %rd1915, %rd1917;
	xor.b64  	%rd1919, %rd1918, %rd1916;
	add.s64 	%rd1920, %rd1447, %rd1330;
	add.s64 	%rd1921, %rd1920, %rd1914;
	add.s64 	%rd1922, %rd1921, %rd1919;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1472,%dummy}, %rd1909;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1473}, %rd1909;
	}
	shf.r.wrap.b32 	%r1474, %r1473, %r1472, 19;
	shf.r.wrap.b32 	%r1475, %r1472, %r1473, 19;
	mov.b64 	%rd1923, {%r1475, %r1474};
	shf.l.wrap.b32 	%r1476, %r1472, %r1473, 3;
	shf.l.wrap.b32 	%r1477, %r1473, %r1472, 3;
	mov.b64 	%rd1924, {%r1477, %r1476};
	shr.u64 	%rd1925, %rd1909, 6;
	xor.b64  	%rd1926, %rd1923, %rd1925;
	xor.b64  	%rd1927, %rd1926, %rd1924;
	shf.r.wrap.b32 	%r1478, %r1087, %r1086, 1;
	shf.r.wrap.b32 	%r1479, %r1086, %r1087, 1;
	mov.b64 	%rd1928, {%r1479, %r1478};
	shf.r.wrap.b32 	%r1480, %r1087, %r1086, 8;
	shf.r.wrap.b32 	%r1481, %r1086, %r1087, 8;
	mov.b64 	%rd1929, {%r1481, %r1480};
	shr.u64 	%rd1930, %rd1356, 7;
	xor.b64  	%rd1931, %rd1928, %rd1930;
	xor.b64  	%rd1932, %rd1931, %rd1929;
	add.s64 	%rd1933, %rd1844, %rd1343;
	add.s64 	%rd1934, %rd1933, %rd1927;
	add.s64 	%rd1935, %rd1934, %rd1932;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1482,%dummy}, %rd1922;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1483}, %rd1922;
	}
	shf.r.wrap.b32 	%r1484, %r1483, %r1482, 19;
	shf.r.wrap.b32 	%r1485, %r1482, %r1483, 19;
	mov.b64 	%rd1936, {%r1485, %r1484};
	shf.l.wrap.b32 	%r1486, %r1482, %r1483, 3;
	shf.l.wrap.b32 	%r1487, %r1483, %r1482, 3;
	mov.b64 	%rd1937, {%r1487, %r1486};
	shr.u64 	%rd1938, %rd1922, 6;
	xor.b64  	%rd1939, %rd1936, %rd1938;
	xor.b64  	%rd1940, %rd1939, %rd1937;
	shf.r.wrap.b32 	%r1488, %r1097, %r1096, 1;
	shf.r.wrap.b32 	%r1489, %r1096, %r1097, 1;
	mov.b64 	%rd1941, {%r1489, %r1488};
	shf.r.wrap.b32 	%r1490, %r1097, %r1096, 8;
	shf.r.wrap.b32 	%r1491, %r1096, %r1097, 8;
	mov.b64 	%rd1942, {%r1491, %r1490};
	shr.u64 	%rd1943, %rd1369, 7;
	xor.b64  	%rd1944, %rd1941, %rd1943;
	xor.b64  	%rd1945, %rd1944, %rd1942;
	add.s64 	%rd1946, %rd1857, %rd1356;
	add.s64 	%rd1947, %rd1946, %rd1940;
	add.s64 	%rd1948, %rd1947, %rd1945;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1492,%dummy}, %rd1935;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1493}, %rd1935;
	}
	shf.r.wrap.b32 	%r1494, %r1493, %r1492, 19;
	shf.r.wrap.b32 	%r1495, %r1492, %r1493, 19;
	mov.b64 	%rd1949, {%r1495, %r1494};
	shf.l.wrap.b32 	%r1496, %r1492, %r1493, 3;
	shf.l.wrap.b32 	%r1497, %r1493, %r1492, 3;
	mov.b64 	%rd1950, {%r1497, %r1496};
	shr.u64 	%rd1951, %rd1935, 6;
	xor.b64  	%rd1952, %rd1949, %rd1951;
	xor.b64  	%rd1953, %rd1952, %rd1950;
	shf.r.wrap.b32 	%r1498, %r1107, %r1106, 1;
	shf.r.wrap.b32 	%r1499, %r1106, %r1107, 1;
	mov.b64 	%rd1954, {%r1499, %r1498};
	shf.r.wrap.b32 	%r1500, %r1107, %r1106, 8;
	shf.r.wrap.b32 	%r1501, %r1106, %r1107, 8;
	mov.b64 	%rd1955, {%r1501, %r1500};
	shr.u64 	%rd1956, %rd1382, 7;
	xor.b64  	%rd1957, %rd1954, %rd1956;
	xor.b64  	%rd1958, %rd1957, %rd1955;
	add.s64 	%rd1959, %rd1870, %rd1369;
	add.s64 	%rd1960, %rd1959, %rd1953;
	add.s64 	%rd1961, %rd1960, %rd1958;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1502,%dummy}, %rd1948;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1503}, %rd1948;
	}
	shf.r.wrap.b32 	%r1504, %r1503, %r1502, 19;
	shf.r.wrap.b32 	%r1505, %r1502, %r1503, 19;
	mov.b64 	%rd1962, {%r1505, %r1504};
	shf.l.wrap.b32 	%r1506, %r1502, %r1503, 3;
	shf.l.wrap.b32 	%r1507, %r1503, %r1502, 3;
	mov.b64 	%rd1963, {%r1507, %r1506};
	shr.u64 	%rd1964, %rd1948, 6;
	xor.b64  	%rd1965, %rd1962, %rd1964;
	xor.b64  	%rd1966, %rd1965, %rd1963;
	shf.r.wrap.b32 	%r1508, %r1117, %r1116, 1;
	shf.r.wrap.b32 	%r1509, %r1116, %r1117, 1;
	mov.b64 	%rd1967, {%r1509, %r1508};
	shf.r.wrap.b32 	%r1510, %r1117, %r1116, 8;
	shf.r.wrap.b32 	%r1511, %r1116, %r1117, 8;
	mov.b64 	%rd1968, {%r1511, %r1510};
	shr.u64 	%rd1969, %rd1395, 7;
	xor.b64  	%rd1970, %rd1967, %rd1969;
	xor.b64  	%rd1971, %rd1970, %rd1968;
	add.s64 	%rd1972, %rd1883, %rd1382;
	add.s64 	%rd1973, %rd1972, %rd1966;
	add.s64 	%rd1974, %rd1973, %rd1971;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1512,%dummy}, %rd1961;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1513}, %rd1961;
	}
	shf.r.wrap.b32 	%r1514, %r1513, %r1512, 19;
	shf.r.wrap.b32 	%r1515, %r1512, %r1513, 19;
	mov.b64 	%rd1975, {%r1515, %r1514};
	shf.l.wrap.b32 	%r1516, %r1512, %r1513, 3;
	shf.l.wrap.b32 	%r1517, %r1513, %r1512, 3;
	mov.b64 	%rd1976, {%r1517, %r1516};
	shr.u64 	%rd1977, %rd1961, 6;
	xor.b64  	%rd1978, %rd1975, %rd1977;
	xor.b64  	%rd1979, %rd1978, %rd1976;
	shf.r.wrap.b32 	%r1518, %r1127, %r1126, 1;
	shf.r.wrap.b32 	%r1519, %r1126, %r1127, 1;
	mov.b64 	%rd1980, {%r1519, %r1518};
	shf.r.wrap.b32 	%r1520, %r1127, %r1126, 8;
	shf.r.wrap.b32 	%r1521, %r1126, %r1127, 8;
	mov.b64 	%rd1981, {%r1521, %r1520};
	shr.u64 	%rd1982, %rd1408, 7;
	xor.b64  	%rd1983, %rd1980, %rd1982;
	xor.b64  	%rd1984, %rd1983, %rd1981;
	add.s64 	%rd1985, %rd1896, %rd1395;
	add.s64 	%rd1986, %rd1985, %rd1979;
	add.s64 	%rd1987, %rd1986, %rd1984;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1522,%dummy}, %rd1974;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1523}, %rd1974;
	}
	shf.r.wrap.b32 	%r1524, %r1523, %r1522, 19;
	shf.r.wrap.b32 	%r1525, %r1522, %r1523, 19;
	mov.b64 	%rd1988, {%r1525, %r1524};
	shf.l.wrap.b32 	%r1526, %r1522, %r1523, 3;
	shf.l.wrap.b32 	%r1527, %r1523, %r1522, 3;
	mov.b64 	%rd1989, {%r1527, %r1526};
	shr.u64 	%rd1990, %rd1974, 6;
	xor.b64  	%rd1991, %rd1988, %rd1990;
	xor.b64  	%rd1992, %rd1991, %rd1989;
	shf.r.wrap.b32 	%r1528, %r1137, %r1136, 1;
	shf.r.wrap.b32 	%r1529, %r1136, %r1137, 1;
	mov.b64 	%rd1993, {%r1529, %r1528};
	shf.r.wrap.b32 	%r1530, %r1137, %r1136, 8;
	shf.r.wrap.b32 	%r1531, %r1136, %r1137, 8;
	mov.b64 	%rd1994, {%r1531, %r1530};
	shr.u64 	%rd1995, %rd1421, 7;
	xor.b64  	%rd1996, %rd1993, %rd1995;
	xor.b64  	%rd1997, %rd1996, %rd1994;
	add.s64 	%rd1998, %rd1909, %rd1408;
	add.s64 	%rd1999, %rd1998, %rd1992;
	add.s64 	%rd2000, %rd1999, %rd1997;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1532,%dummy}, %rd1987;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1533}, %rd1987;
	}
	shf.r.wrap.b32 	%r1534, %r1533, %r1532, 19;
	shf.r.wrap.b32 	%r1535, %r1532, %r1533, 19;
	mov.b64 	%rd2001, {%r1535, %r1534};
	shf.l.wrap.b32 	%r1536, %r1532, %r1533, 3;
	shf.l.wrap.b32 	%r1537, %r1533, %r1532, 3;
	mov.b64 	%rd2002, {%r1537, %r1536};
	shr.u64 	%rd2003, %rd1987, 6;
	xor.b64  	%rd2004, %rd2001, %rd2003;
	xor.b64  	%rd2005, %rd2004, %rd2002;
	shf.r.wrap.b32 	%r1538, %r1403, %r1402, 1;
	shf.r.wrap.b32 	%r1539, %r1402, %r1403, 1;
	mov.b64 	%rd2006, {%r1539, %r1538};
	shf.r.wrap.b32 	%r1540, %r1403, %r1402, 8;
	shf.r.wrap.b32 	%r1541, %r1402, %r1403, 8;
	mov.b64 	%rd2007, {%r1541, %r1540};
	shr.u64 	%rd2008, %rd1434, 7;
	xor.b64  	%rd2009, %rd2006, %rd2008;
	xor.b64  	%rd2010, %rd2009, %rd2007;
	add.s64 	%rd2011, %rd1922, %rd1421;
	add.s64 	%rd2012, %rd2011, %rd2005;
	add.s64 	%rd2013, %rd2012, %rd2010;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1542,%dummy}, %rd2000;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1543}, %rd2000;
	}
	shf.r.wrap.b32 	%r1544, %r1543, %r1542, 19;
	shf.r.wrap.b32 	%r1545, %r1542, %r1543, 19;
	mov.b64 	%rd2014, {%r1545, %r1544};
	shf.l.wrap.b32 	%r1546, %r1542, %r1543, 3;
	shf.l.wrap.b32 	%r1547, %r1543, %r1542, 3;
	mov.b64 	%rd2015, {%r1547, %r1546};
	shr.u64 	%rd2016, %rd2000, 6;
	xor.b64  	%rd2017, %rd2014, %rd2016;
	xor.b64  	%rd2018, %rd2017, %rd2015;
	shf.r.wrap.b32 	%r1548, %r1413, %r1412, 1;
	shf.r.wrap.b32 	%r1549, %r1412, %r1413, 1;
	mov.b64 	%rd2019, {%r1549, %r1548};
	shf.r.wrap.b32 	%r1550, %r1413, %r1412, 8;
	shf.r.wrap.b32 	%r1551, %r1412, %r1413, 8;
	mov.b64 	%rd2020, {%r1551, %r1550};
	shr.u64 	%rd2021, %rd1447, 7;
	xor.b64  	%rd2022, %rd2019, %rd2021;
	xor.b64  	%rd2023, %rd2022, %rd2020;
	add.s64 	%rd2024, %rd1935, %rd1434;
	add.s64 	%rd2025, %rd2024, %rd2018;
	add.s64 	%rd2026, %rd2025, %rd2023;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1552,%dummy}, %rd2013;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1553}, %rd2013;
	}
	shf.r.wrap.b32 	%r1554, %r1553, %r1552, 19;
	shf.r.wrap.b32 	%r1555, %r1552, %r1553, 19;
	mov.b64 	%rd2027, {%r1555, %r1554};
	shf.l.wrap.b32 	%r1556, %r1552, %r1553, 3;
	shf.l.wrap.b32 	%r1557, %r1553, %r1552, 3;
	mov.b64 	%rd2028, {%r1557, %r1556};
	shr.u64 	%rd2029, %rd2013, 6;
	xor.b64  	%rd2030, %rd2027, %rd2029;
	xor.b64  	%rd2031, %rd2030, %rd2028;
	shf.r.wrap.b32 	%r1558, %r1423, %r1422, 1;
	shf.r.wrap.b32 	%r1559, %r1422, %r1423, 1;
	mov.b64 	%rd2032, {%r1559, %r1558};
	shf.r.wrap.b32 	%r1560, %r1423, %r1422, 8;
	shf.r.wrap.b32 	%r1561, %r1422, %r1423, 8;
	mov.b64 	%rd2033, {%r1561, %r1560};
	shr.u64 	%rd2034, %rd1844, 7;
	xor.b64  	%rd2035, %rd2032, %rd2034;
	xor.b64  	%rd2036, %rd2035, %rd2033;
	add.s64 	%rd2037, %rd1948, %rd1447;
	add.s64 	%rd2038, %rd2037, %rd2031;
	add.s64 	%rd2039, %rd2038, %rd2036;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1562,%dummy}, %rd1820;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1563}, %rd1820;
	}
	shf.r.wrap.b32 	%r1564, %r1563, %r1562, 14;
	shf.r.wrap.b32 	%r1565, %r1562, %r1563, 14;
	mov.b64 	%rd2040, {%r1565, %r1564};
	shf.r.wrap.b32 	%r1566, %r1563, %r1562, 18;
	shf.r.wrap.b32 	%r1567, %r1562, %r1563, 18;
	mov.b64 	%rd2041, {%r1567, %r1566};
	xor.b64  	%rd2042, %rd2041, %rd2040;
	shf.l.wrap.b32 	%r1568, %r1562, %r1563, 23;
	shf.l.wrap.b32 	%r1569, %r1563, %r1562, 23;
	mov.b64 	%rd2043, {%r1569, %r1568};
	xor.b64  	%rd2044, %rd2042, %rd2043;
	xor.b64  	%rd2045, %rd1796, %rd1772;
	and.b64  	%rd2046, %rd2045, %rd1820;
	xor.b64  	%rd2047, %rd2046, %rd1772;
	add.s64 	%rd2048, %rd2047, %rd1748;
	add.s64 	%rd2049, %rd2048, %rd1844;
	ld.const.u64 	%rd66, [k_sha512+384];
	add.s64 	%rd2050, %rd2049, %rd66;
	add.s64 	%rd2051, %rd2050, %rd2044;
	add.s64 	%rd2052, %rd2051, %rd1759;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1570,%dummy}, %rd1831;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1571}, %rd1831;
	}
	shf.r.wrap.b32 	%r1572, %r1571, %r1570, 28;
	shf.r.wrap.b32 	%r1573, %r1570, %r1571, 28;
	mov.b64 	%rd2053, {%r1573, %r1572};
	shf.l.wrap.b32 	%r1574, %r1570, %r1571, 30;
	shf.l.wrap.b32 	%r1575, %r1571, %r1570, 30;
	mov.b64 	%rd2054, {%r1575, %r1574};
	xor.b64  	%rd2055, %rd2054, %rd2053;
	shf.l.wrap.b32 	%r1576, %r1570, %r1571, 25;
	shf.l.wrap.b32 	%r1577, %r1571, %r1570, 25;
	mov.b64 	%rd2056, {%r1577, %r1576};
	xor.b64  	%rd2057, %rd2055, %rd2056;
	xor.b64  	%rd2058, %rd1831, %rd1783;
	xor.b64  	%rd2059, %rd1831, %rd1807;
	and.b64  	%rd2060, %rd2059, %rd2058;
	xor.b64  	%rd2061, %rd2060, %rd1831;
	add.s64 	%rd2062, %rd2051, %rd2061;
	add.s64 	%rd2063, %rd2062, %rd2057;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1578,%dummy}, %rd2052;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1579}, %rd2052;
	}
	shf.r.wrap.b32 	%r1580, %r1579, %r1578, 14;
	shf.r.wrap.b32 	%r1581, %r1578, %r1579, 14;
	mov.b64 	%rd2064, {%r1581, %r1580};
	shf.r.wrap.b32 	%r1582, %r1579, %r1578, 18;
	shf.r.wrap.b32 	%r1583, %r1578, %r1579, 18;
	mov.b64 	%rd2065, {%r1583, %r1582};
	xor.b64  	%rd2066, %rd2065, %rd2064;
	shf.l.wrap.b32 	%r1584, %r1578, %r1579, 23;
	shf.l.wrap.b32 	%r1585, %r1579, %r1578, 23;
	mov.b64 	%rd2067, {%r1585, %r1584};
	xor.b64  	%rd2068, %rd2066, %rd2067;
	xor.b64  	%rd2069, %rd1820, %rd1796;
	and.b64  	%rd2070, %rd2052, %rd2069;
	xor.b64  	%rd2071, %rd2070, %rd1796;
	add.s64 	%rd2072, %rd1857, %rd1772;
	ld.const.u64 	%rd67, [k_sha512+392];
	add.s64 	%rd2073, %rd2072, %rd67;
	add.s64 	%rd2074, %rd2073, %rd2071;
	add.s64 	%rd2075, %rd2074, %rd2068;
	add.s64 	%rd2076, %rd2075, %rd1783;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1586,%dummy}, %rd2063;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1587}, %rd2063;
	}
	shf.r.wrap.b32 	%r1588, %r1587, %r1586, 28;
	shf.r.wrap.b32 	%r1589, %r1586, %r1587, 28;
	mov.b64 	%rd2077, {%r1589, %r1588};
	shf.l.wrap.b32 	%r1590, %r1586, %r1587, 30;
	shf.l.wrap.b32 	%r1591, %r1587, %r1586, 30;
	mov.b64 	%rd2078, {%r1591, %r1590};
	xor.b64  	%rd2079, %rd2078, %rd2077;
	shf.l.wrap.b32 	%r1592, %r1586, %r1587, 25;
	shf.l.wrap.b32 	%r1593, %r1587, %r1586, 25;
	mov.b64 	%rd2080, {%r1593, %r1592};
	xor.b64  	%rd2081, %rd2079, %rd2080;
	xor.b64  	%rd2082, %rd2063, %rd1807;
	xor.b64  	%rd2083, %rd2063, %rd1831;
	and.b64  	%rd2084, %rd2083, %rd2082;
	xor.b64  	%rd2085, %rd2084, %rd2063;
	add.s64 	%rd2086, %rd2075, %rd2085;
	add.s64 	%rd2087, %rd2086, %rd2081;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1594,%dummy}, %rd2076;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1595}, %rd2076;
	}
	shf.r.wrap.b32 	%r1596, %r1595, %r1594, 14;
	shf.r.wrap.b32 	%r1597, %r1594, %r1595, 14;
	mov.b64 	%rd2088, {%r1597, %r1596};
	shf.r.wrap.b32 	%r1598, %r1595, %r1594, 18;
	shf.r.wrap.b32 	%r1599, %r1594, %r1595, 18;
	mov.b64 	%rd2089, {%r1599, %r1598};
	xor.b64  	%rd2090, %rd2089, %rd2088;
	shf.l.wrap.b32 	%r1600, %r1594, %r1595, 23;
	shf.l.wrap.b32 	%r1601, %r1595, %r1594, 23;
	mov.b64 	%rd2091, {%r1601, %r1600};
	xor.b64  	%rd2092, %rd2090, %rd2091;
	xor.b64  	%rd2093, %rd2052, %rd1820;
	and.b64  	%rd2094, %rd2076, %rd2093;
	xor.b64  	%rd2095, %rd2094, %rd1820;
	add.s64 	%rd2096, %rd1870, %rd1796;
	ld.const.u64 	%rd68, [k_sha512+400];
	add.s64 	%rd2097, %rd2096, %rd68;
	add.s64 	%rd2098, %rd2097, %rd2095;
	add.s64 	%rd2099, %rd2098, %rd2092;
	add.s64 	%rd2100, %rd2099, %rd1807;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1602,%dummy}, %rd2087;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1603}, %rd2087;
	}
	shf.r.wrap.b32 	%r1604, %r1603, %r1602, 28;
	shf.r.wrap.b32 	%r1605, %r1602, %r1603, 28;
	mov.b64 	%rd2101, {%r1605, %r1604};
	shf.l.wrap.b32 	%r1606, %r1602, %r1603, 30;
	shf.l.wrap.b32 	%r1607, %r1603, %r1602, 30;
	mov.b64 	%rd2102, {%r1607, %r1606};
	xor.b64  	%rd2103, %rd2102, %rd2101;
	shf.l.wrap.b32 	%r1608, %r1602, %r1603, 25;
	shf.l.wrap.b32 	%r1609, %r1603, %r1602, 25;
	mov.b64 	%rd2104, {%r1609, %r1608};
	xor.b64  	%rd2105, %rd2103, %rd2104;
	xor.b64  	%rd2106, %rd2087, %rd1831;
	xor.b64  	%rd2107, %rd2087, %rd2063;
	and.b64  	%rd2108, %rd2107, %rd2106;
	xor.b64  	%rd2109, %rd2108, %rd2087;
	add.s64 	%rd2110, %rd2099, %rd2109;
	add.s64 	%rd2111, %rd2110, %rd2105;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1610,%dummy}, %rd2100;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1611}, %rd2100;
	}
	shf.r.wrap.b32 	%r1612, %r1611, %r1610, 14;
	shf.r.wrap.b32 	%r1613, %r1610, %r1611, 14;
	mov.b64 	%rd2112, {%r1613, %r1612};
	shf.r.wrap.b32 	%r1614, %r1611, %r1610, 18;
	shf.r.wrap.b32 	%r1615, %r1610, %r1611, 18;
	mov.b64 	%rd2113, {%r1615, %r1614};
	xor.b64  	%rd2114, %rd2113, %rd2112;
	shf.l.wrap.b32 	%r1616, %r1610, %r1611, 23;
	shf.l.wrap.b32 	%r1617, %r1611, %r1610, 23;
	mov.b64 	%rd2115, {%r1617, %r1616};
	xor.b64  	%rd2116, %rd2114, %rd2115;
	xor.b64  	%rd2117, %rd2076, %rd2052;
	and.b64  	%rd2118, %rd2100, %rd2117;
	xor.b64  	%rd2119, %rd2118, %rd2052;
	add.s64 	%rd2120, %rd1883, %rd1820;
	ld.const.u64 	%rd69, [k_sha512+408];
	add.s64 	%rd2121, %rd2120, %rd69;
	add.s64 	%rd2122, %rd2121, %rd2119;
	add.s64 	%rd2123, %rd2122, %rd2116;
	add.s64 	%rd2124, %rd2123, %rd1831;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1618,%dummy}, %rd2111;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1619}, %rd2111;
	}
	shf.r.wrap.b32 	%r1620, %r1619, %r1618, 28;
	shf.r.wrap.b32 	%r1621, %r1618, %r1619, 28;
	mov.b64 	%rd2125, {%r1621, %r1620};
	shf.l.wrap.b32 	%r1622, %r1618, %r1619, 30;
	shf.l.wrap.b32 	%r1623, %r1619, %r1618, 30;
	mov.b64 	%rd2126, {%r1623, %r1622};
	xor.b64  	%rd2127, %rd2126, %rd2125;
	shf.l.wrap.b32 	%r1624, %r1618, %r1619, 25;
	shf.l.wrap.b32 	%r1625, %r1619, %r1618, 25;
	mov.b64 	%rd2128, {%r1625, %r1624};
	xor.b64  	%rd2129, %rd2127, %rd2128;
	xor.b64  	%rd2130, %rd2111, %rd2063;
	xor.b64  	%rd2131, %rd2111, %rd2087;
	and.b64  	%rd2132, %rd2131, %rd2130;
	xor.b64  	%rd2133, %rd2132, %rd2111;
	add.s64 	%rd2134, %rd2123, %rd2133;
	add.s64 	%rd2135, %rd2134, %rd2129;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1626,%dummy}, %rd2124;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1627}, %rd2124;
	}
	shf.r.wrap.b32 	%r1628, %r1627, %r1626, 14;
	shf.r.wrap.b32 	%r1629, %r1626, %r1627, 14;
	mov.b64 	%rd2136, {%r1629, %r1628};
	shf.r.wrap.b32 	%r1630, %r1627, %r1626, 18;
	shf.r.wrap.b32 	%r1631, %r1626, %r1627, 18;
	mov.b64 	%rd2137, {%r1631, %r1630};
	xor.b64  	%rd2138, %rd2137, %rd2136;
	shf.l.wrap.b32 	%r1632, %r1626, %r1627, 23;
	shf.l.wrap.b32 	%r1633, %r1627, %r1626, 23;
	mov.b64 	%rd2139, {%r1633, %r1632};
	xor.b64  	%rd2140, %rd2138, %rd2139;
	xor.b64  	%rd2141, %rd2100, %rd2076;
	and.b64  	%rd2142, %rd2124, %rd2141;
	xor.b64  	%rd2143, %rd2142, %rd2076;
	add.s64 	%rd2144, %rd2052, %rd1896;
	ld.const.u64 	%rd70, [k_sha512+416];
	add.s64 	%rd2145, %rd2144, %rd70;
	add.s64 	%rd2146, %rd2145, %rd2143;
	add.s64 	%rd2147, %rd2146, %rd2140;
	add.s64 	%rd2148, %rd2147, %rd2063;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1634,%dummy}, %rd2135;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1635}, %rd2135;
	}
	shf.r.wrap.b32 	%r1636, %r1635, %r1634, 28;
	shf.r.wrap.b32 	%r1637, %r1634, %r1635, 28;
	mov.b64 	%rd2149, {%r1637, %r1636};
	shf.l.wrap.b32 	%r1638, %r1634, %r1635, 30;
	shf.l.wrap.b32 	%r1639, %r1635, %r1634, 30;
	mov.b64 	%rd2150, {%r1639, %r1638};
	xor.b64  	%rd2151, %rd2150, %rd2149;
	shf.l.wrap.b32 	%r1640, %r1634, %r1635, 25;
	shf.l.wrap.b32 	%r1641, %r1635, %r1634, 25;
	mov.b64 	%rd2152, {%r1641, %r1640};
	xor.b64  	%rd2153, %rd2151, %rd2152;
	xor.b64  	%rd2154, %rd2135, %rd2087;
	xor.b64  	%rd2155, %rd2135, %rd2111;
	and.b64  	%rd2156, %rd2155, %rd2154;
	xor.b64  	%rd2157, %rd2156, %rd2135;
	add.s64 	%rd2158, %rd2147, %rd2157;
	add.s64 	%rd2159, %rd2158, %rd2153;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1642,%dummy}, %rd2148;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1643}, %rd2148;
	}
	shf.r.wrap.b32 	%r1644, %r1643, %r1642, 14;
	shf.r.wrap.b32 	%r1645, %r1642, %r1643, 14;
	mov.b64 	%rd2160, {%r1645, %r1644};
	shf.r.wrap.b32 	%r1646, %r1643, %r1642, 18;
	shf.r.wrap.b32 	%r1647, %r1642, %r1643, 18;
	mov.b64 	%rd2161, {%r1647, %r1646};
	xor.b64  	%rd2162, %rd2161, %rd2160;
	shf.l.wrap.b32 	%r1648, %r1642, %r1643, 23;
	shf.l.wrap.b32 	%r1649, %r1643, %r1642, 23;
	mov.b64 	%rd2163, {%r1649, %r1648};
	xor.b64  	%rd2164, %rd2162, %rd2163;
	xor.b64  	%rd2165, %rd2124, %rd2100;
	and.b64  	%rd2166, %rd2148, %rd2165;
	xor.b64  	%rd2167, %rd2166, %rd2100;
	add.s64 	%rd2168, %rd2076, %rd1909;
	ld.const.u64 	%rd71, [k_sha512+424];
	add.s64 	%rd2169, %rd2168, %rd71;
	add.s64 	%rd2170, %rd2169, %rd2167;
	add.s64 	%rd2171, %rd2170, %rd2164;
	add.s64 	%rd2172, %rd2171, %rd2087;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1650,%dummy}, %rd2159;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1651}, %rd2159;
	}
	shf.r.wrap.b32 	%r1652, %r1651, %r1650, 28;
	shf.r.wrap.b32 	%r1653, %r1650, %r1651, 28;
	mov.b64 	%rd2173, {%r1653, %r1652};
	shf.l.wrap.b32 	%r1654, %r1650, %r1651, 30;
	shf.l.wrap.b32 	%r1655, %r1651, %r1650, 30;
	mov.b64 	%rd2174, {%r1655, %r1654};
	xor.b64  	%rd2175, %rd2174, %rd2173;
	shf.l.wrap.b32 	%r1656, %r1650, %r1651, 25;
	shf.l.wrap.b32 	%r1657, %r1651, %r1650, 25;
	mov.b64 	%rd2176, {%r1657, %r1656};
	xor.b64  	%rd2177, %rd2175, %rd2176;
	xor.b64  	%rd2178, %rd2159, %rd2111;
	xor.b64  	%rd2179, %rd2159, %rd2135;
	and.b64  	%rd2180, %rd2179, %rd2178;
	xor.b64  	%rd2181, %rd2180, %rd2159;
	add.s64 	%rd2182, %rd2171, %rd2181;
	add.s64 	%rd2183, %rd2182, %rd2177;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1658,%dummy}, %rd2172;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1659}, %rd2172;
	}
	shf.r.wrap.b32 	%r1660, %r1659, %r1658, 14;
	shf.r.wrap.b32 	%r1661, %r1658, %r1659, 14;
	mov.b64 	%rd2184, {%r1661, %r1660};
	shf.r.wrap.b32 	%r1662, %r1659, %r1658, 18;
	shf.r.wrap.b32 	%r1663, %r1658, %r1659, 18;
	mov.b64 	%rd2185, {%r1663, %r1662};
	xor.b64  	%rd2186, %rd2185, %rd2184;
	shf.l.wrap.b32 	%r1664, %r1658, %r1659, 23;
	shf.l.wrap.b32 	%r1665, %r1659, %r1658, 23;
	mov.b64 	%rd2187, {%r1665, %r1664};
	xor.b64  	%rd2188, %rd2186, %rd2187;
	xor.b64  	%rd2189, %rd2148, %rd2124;
	and.b64  	%rd2190, %rd2172, %rd2189;
	xor.b64  	%rd2191, %rd2190, %rd2124;
	add.s64 	%rd2192, %rd2100, %rd1922;
	ld.const.u64 	%rd72, [k_sha512+432];
	add.s64 	%rd2193, %rd2192, %rd72;
	add.s64 	%rd2194, %rd2193, %rd2191;
	add.s64 	%rd2195, %rd2194, %rd2188;
	add.s64 	%rd2196, %rd2195, %rd2111;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1666,%dummy}, %rd2183;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1667}, %rd2183;
	}
	shf.r.wrap.b32 	%r1668, %r1667, %r1666, 28;
	shf.r.wrap.b32 	%r1669, %r1666, %r1667, 28;
	mov.b64 	%rd2197, {%r1669, %r1668};
	shf.l.wrap.b32 	%r1670, %r1666, %r1667, 30;
	shf.l.wrap.b32 	%r1671, %r1667, %r1666, 30;
	mov.b64 	%rd2198, {%r1671, %r1670};
	xor.b64  	%rd2199, %rd2198, %rd2197;
	shf.l.wrap.b32 	%r1672, %r1666, %r1667, 25;
	shf.l.wrap.b32 	%r1673, %r1667, %r1666, 25;
	mov.b64 	%rd2200, {%r1673, %r1672};
	xor.b64  	%rd2201, %rd2199, %rd2200;
	xor.b64  	%rd2202, %rd2183, %rd2135;
	xor.b64  	%rd2203, %rd2183, %rd2159;
	and.b64  	%rd2204, %rd2203, %rd2202;
	xor.b64  	%rd2205, %rd2204, %rd2183;
	add.s64 	%rd2206, %rd2195, %rd2205;
	add.s64 	%rd2207, %rd2206, %rd2201;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1674,%dummy}, %rd2196;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1675}, %rd2196;
	}
	shf.r.wrap.b32 	%r1676, %r1675, %r1674, 14;
	shf.r.wrap.b32 	%r1677, %r1674, %r1675, 14;
	mov.b64 	%rd2208, {%r1677, %r1676};
	shf.r.wrap.b32 	%r1678, %r1675, %r1674, 18;
	shf.r.wrap.b32 	%r1679, %r1674, %r1675, 18;
	mov.b64 	%rd2209, {%r1679, %r1678};
	xor.b64  	%rd2210, %rd2209, %rd2208;
	shf.l.wrap.b32 	%r1680, %r1674, %r1675, 23;
	shf.l.wrap.b32 	%r1681, %r1675, %r1674, 23;
	mov.b64 	%rd2211, {%r1681, %r1680};
	xor.b64  	%rd2212, %rd2210, %rd2211;
	xor.b64  	%rd2213, %rd2172, %rd2148;
	and.b64  	%rd2214, %rd2196, %rd2213;
	xor.b64  	%rd2215, %rd2214, %rd2148;
	add.s64 	%rd2216, %rd2124, %rd1935;
	ld.const.u64 	%rd73, [k_sha512+440];
	add.s64 	%rd2217, %rd2216, %rd73;
	add.s64 	%rd2218, %rd2217, %rd2215;
	add.s64 	%rd2219, %rd2218, %rd2212;
	add.s64 	%rd2220, %rd2219, %rd2135;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1682,%dummy}, %rd2207;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1683}, %rd2207;
	}
	shf.r.wrap.b32 	%r1684, %r1683, %r1682, 28;
	shf.r.wrap.b32 	%r1685, %r1682, %r1683, 28;
	mov.b64 	%rd2221, {%r1685, %r1684};
	shf.l.wrap.b32 	%r1686, %r1682, %r1683, 30;
	shf.l.wrap.b32 	%r1687, %r1683, %r1682, 30;
	mov.b64 	%rd2222, {%r1687, %r1686};
	xor.b64  	%rd2223, %rd2222, %rd2221;
	shf.l.wrap.b32 	%r1688, %r1682, %r1683, 25;
	shf.l.wrap.b32 	%r1689, %r1683, %r1682, 25;
	mov.b64 	%rd2224, {%r1689, %r1688};
	xor.b64  	%rd2225, %rd2223, %rd2224;
	xor.b64  	%rd2226, %rd2207, %rd2159;
	xor.b64  	%rd2227, %rd2207, %rd2183;
	and.b64  	%rd2228, %rd2227, %rd2226;
	xor.b64  	%rd2229, %rd2228, %rd2207;
	add.s64 	%rd2230, %rd2219, %rd2229;
	add.s64 	%rd2231, %rd2230, %rd2225;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1690,%dummy}, %rd2220;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1691}, %rd2220;
	}
	shf.r.wrap.b32 	%r1692, %r1691, %r1690, 14;
	shf.r.wrap.b32 	%r1693, %r1690, %r1691, 14;
	mov.b64 	%rd2232, {%r1693, %r1692};
	shf.r.wrap.b32 	%r1694, %r1691, %r1690, 18;
	shf.r.wrap.b32 	%r1695, %r1690, %r1691, 18;
	mov.b64 	%rd2233, {%r1695, %r1694};
	xor.b64  	%rd2234, %rd2233, %rd2232;
	shf.l.wrap.b32 	%r1696, %r1690, %r1691, 23;
	shf.l.wrap.b32 	%r1697, %r1691, %r1690, 23;
	mov.b64 	%rd2235, {%r1697, %r1696};
	xor.b64  	%rd2236, %rd2234, %rd2235;
	xor.b64  	%rd2237, %rd2196, %rd2172;
	and.b64  	%rd2238, %rd2220, %rd2237;
	xor.b64  	%rd2239, %rd2238, %rd2172;
	add.s64 	%rd2240, %rd2148, %rd1948;
	ld.const.u64 	%rd74, [k_sha512+448];
	add.s64 	%rd2241, %rd2240, %rd74;
	add.s64 	%rd2242, %rd2241, %rd2239;
	add.s64 	%rd2243, %rd2242, %rd2236;
	add.s64 	%rd2244, %rd2243, %rd2159;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1698,%dummy}, %rd2231;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1699}, %rd2231;
	}
	shf.r.wrap.b32 	%r1700, %r1699, %r1698, 28;
	shf.r.wrap.b32 	%r1701, %r1698, %r1699, 28;
	mov.b64 	%rd2245, {%r1701, %r1700};
	shf.l.wrap.b32 	%r1702, %r1698, %r1699, 30;
	shf.l.wrap.b32 	%r1703, %r1699, %r1698, 30;
	mov.b64 	%rd2246, {%r1703, %r1702};
	xor.b64  	%rd2247, %rd2246, %rd2245;
	shf.l.wrap.b32 	%r1704, %r1698, %r1699, 25;
	shf.l.wrap.b32 	%r1705, %r1699, %r1698, 25;
	mov.b64 	%rd2248, {%r1705, %r1704};
	xor.b64  	%rd2249, %rd2247, %rd2248;
	xor.b64  	%rd2250, %rd2231, %rd2183;
	xor.b64  	%rd2251, %rd2231, %rd2207;
	and.b64  	%rd2252, %rd2251, %rd2250;
	xor.b64  	%rd2253, %rd2252, %rd2231;
	add.s64 	%rd2254, %rd2243, %rd2253;
	add.s64 	%rd2255, %rd2254, %rd2249;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1706,%dummy}, %rd2244;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1707}, %rd2244;
	}
	shf.r.wrap.b32 	%r1708, %r1707, %r1706, 14;
	shf.r.wrap.b32 	%r1709, %r1706, %r1707, 14;
	mov.b64 	%rd2256, {%r1709, %r1708};
	shf.r.wrap.b32 	%r1710, %r1707, %r1706, 18;
	shf.r.wrap.b32 	%r1711, %r1706, %r1707, 18;
	mov.b64 	%rd2257, {%r1711, %r1710};
	xor.b64  	%rd2258, %rd2257, %rd2256;
	shf.l.wrap.b32 	%r1712, %r1706, %r1707, 23;
	shf.l.wrap.b32 	%r1713, %r1707, %r1706, 23;
	mov.b64 	%rd2259, {%r1713, %r1712};
	xor.b64  	%rd2260, %rd2258, %rd2259;
	xor.b64  	%rd2261, %rd2220, %rd2196;
	and.b64  	%rd2262, %rd2244, %rd2261;
	xor.b64  	%rd2263, %rd2262, %rd2196;
	add.s64 	%rd2264, %rd2172, %rd1961;
	ld.const.u64 	%rd75, [k_sha512+456];
	add.s64 	%rd2265, %rd2264, %rd75;
	add.s64 	%rd2266, %rd2265, %rd2263;
	add.s64 	%rd2267, %rd2266, %rd2260;
	add.s64 	%rd2268, %rd2267, %rd2183;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1714,%dummy}, %rd2255;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1715}, %rd2255;
	}
	shf.r.wrap.b32 	%r1716, %r1715, %r1714, 28;
	shf.r.wrap.b32 	%r1717, %r1714, %r1715, 28;
	mov.b64 	%rd2269, {%r1717, %r1716};
	shf.l.wrap.b32 	%r1718, %r1714, %r1715, 30;
	shf.l.wrap.b32 	%r1719, %r1715, %r1714, 30;
	mov.b64 	%rd2270, {%r1719, %r1718};
	xor.b64  	%rd2271, %rd2270, %rd2269;
	shf.l.wrap.b32 	%r1720, %r1714, %r1715, 25;
	shf.l.wrap.b32 	%r1721, %r1715, %r1714, 25;
	mov.b64 	%rd2272, {%r1721, %r1720};
	xor.b64  	%rd2273, %rd2271, %rd2272;
	xor.b64  	%rd2274, %rd2255, %rd2207;
	xor.b64  	%rd2275, %rd2255, %rd2231;
	and.b64  	%rd2276, %rd2275, %rd2274;
	xor.b64  	%rd2277, %rd2276, %rd2255;
	add.s64 	%rd2278, %rd2267, %rd2277;
	add.s64 	%rd2279, %rd2278, %rd2273;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1722,%dummy}, %rd2268;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1723}, %rd2268;
	}
	shf.r.wrap.b32 	%r1724, %r1723, %r1722, 14;
	shf.r.wrap.b32 	%r1725, %r1722, %r1723, 14;
	mov.b64 	%rd2280, {%r1725, %r1724};
	shf.r.wrap.b32 	%r1726, %r1723, %r1722, 18;
	shf.r.wrap.b32 	%r1727, %r1722, %r1723, 18;
	mov.b64 	%rd2281, {%r1727, %r1726};
	xor.b64  	%rd2282, %rd2281, %rd2280;
	shf.l.wrap.b32 	%r1728, %r1722, %r1723, 23;
	shf.l.wrap.b32 	%r1729, %r1723, %r1722, 23;
	mov.b64 	%rd2283, {%r1729, %r1728};
	xor.b64  	%rd2284, %rd2282, %rd2283;
	xor.b64  	%rd2285, %rd2244, %rd2220;
	and.b64  	%rd2286, %rd2268, %rd2285;
	xor.b64  	%rd2287, %rd2286, %rd2220;
	add.s64 	%rd2288, %rd2196, %rd1974;
	ld.const.u64 	%rd76, [k_sha512+464];
	add.s64 	%rd2289, %rd2288, %rd76;
	add.s64 	%rd2290, %rd2289, %rd2287;
	add.s64 	%rd2291, %rd2290, %rd2284;
	add.s64 	%rd2292, %rd2291, %rd2207;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1730,%dummy}, %rd2279;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1731}, %rd2279;
	}
	shf.r.wrap.b32 	%r1732, %r1731, %r1730, 28;
	shf.r.wrap.b32 	%r1733, %r1730, %r1731, 28;
	mov.b64 	%rd2293, {%r1733, %r1732};
	shf.l.wrap.b32 	%r1734, %r1730, %r1731, 30;
	shf.l.wrap.b32 	%r1735, %r1731, %r1730, 30;
	mov.b64 	%rd2294, {%r1735, %r1734};
	xor.b64  	%rd2295, %rd2294, %rd2293;
	shf.l.wrap.b32 	%r1736, %r1730, %r1731, 25;
	shf.l.wrap.b32 	%r1737, %r1731, %r1730, 25;
	mov.b64 	%rd2296, {%r1737, %r1736};
	xor.b64  	%rd2297, %rd2295, %rd2296;
	xor.b64  	%rd2298, %rd2279, %rd2231;
	xor.b64  	%rd2299, %rd2279, %rd2255;
	and.b64  	%rd2300, %rd2299, %rd2298;
	xor.b64  	%rd2301, %rd2300, %rd2279;
	add.s64 	%rd2302, %rd2291, %rd2301;
	add.s64 	%rd2303, %rd2302, %rd2297;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1738,%dummy}, %rd2292;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1739}, %rd2292;
	}
	shf.r.wrap.b32 	%r1740, %r1739, %r1738, 14;
	shf.r.wrap.b32 	%r1741, %r1738, %r1739, 14;
	mov.b64 	%rd2304, {%r1741, %r1740};
	shf.r.wrap.b32 	%r1742, %r1739, %r1738, 18;
	shf.r.wrap.b32 	%r1743, %r1738, %r1739, 18;
	mov.b64 	%rd2305, {%r1743, %r1742};
	xor.b64  	%rd2306, %rd2305, %rd2304;
	shf.l.wrap.b32 	%r1744, %r1738, %r1739, 23;
	shf.l.wrap.b32 	%r1745, %r1739, %r1738, 23;
	mov.b64 	%rd2307, {%r1745, %r1744};
	xor.b64  	%rd2308, %rd2306, %rd2307;
	xor.b64  	%rd2309, %rd2268, %rd2244;
	and.b64  	%rd2310, %rd2292, %rd2309;
	xor.b64  	%rd2311, %rd2310, %rd2244;
	add.s64 	%rd2312, %rd2220, %rd1987;
	ld.const.u64 	%rd77, [k_sha512+472];
	add.s64 	%rd2313, %rd2312, %rd77;
	add.s64 	%rd2314, %rd2313, %rd2311;
	add.s64 	%rd2315, %rd2314, %rd2308;
	add.s64 	%rd2316, %rd2315, %rd2231;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1746,%dummy}, %rd2303;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1747}, %rd2303;
	}
	shf.r.wrap.b32 	%r1748, %r1747, %r1746, 28;
	shf.r.wrap.b32 	%r1749, %r1746, %r1747, 28;
	mov.b64 	%rd2317, {%r1749, %r1748};
	shf.l.wrap.b32 	%r1750, %r1746, %r1747, 30;
	shf.l.wrap.b32 	%r1751, %r1747, %r1746, 30;
	mov.b64 	%rd2318, {%r1751, %r1750};
	xor.b64  	%rd2319, %rd2318, %rd2317;
	shf.l.wrap.b32 	%r1752, %r1746, %r1747, 25;
	shf.l.wrap.b32 	%r1753, %r1747, %r1746, 25;
	mov.b64 	%rd2320, {%r1753, %r1752};
	xor.b64  	%rd2321, %rd2319, %rd2320;
	xor.b64  	%rd2322, %rd2303, %rd2255;
	xor.b64  	%rd2323, %rd2303, %rd2279;
	and.b64  	%rd2324, %rd2323, %rd2322;
	xor.b64  	%rd2325, %rd2324, %rd2303;
	add.s64 	%rd2326, %rd2315, %rd2325;
	add.s64 	%rd2327, %rd2326, %rd2321;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1754,%dummy}, %rd2316;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1755}, %rd2316;
	}
	shf.r.wrap.b32 	%r1756, %r1755, %r1754, 14;
	shf.r.wrap.b32 	%r1757, %r1754, %r1755, 14;
	mov.b64 	%rd2328, {%r1757, %r1756};
	shf.r.wrap.b32 	%r1758, %r1755, %r1754, 18;
	shf.r.wrap.b32 	%r1759, %r1754, %r1755, 18;
	mov.b64 	%rd2329, {%r1759, %r1758};
	xor.b64  	%rd2330, %rd2329, %rd2328;
	shf.l.wrap.b32 	%r1760, %r1754, %r1755, 23;
	shf.l.wrap.b32 	%r1761, %r1755, %r1754, 23;
	mov.b64 	%rd2331, {%r1761, %r1760};
	xor.b64  	%rd2332, %rd2330, %rd2331;
	xor.b64  	%rd2333, %rd2292, %rd2268;
	and.b64  	%rd2334, %rd2316, %rd2333;
	xor.b64  	%rd2335, %rd2334, %rd2268;
	add.s64 	%rd2336, %rd2244, %rd2000;
	ld.const.u64 	%rd78, [k_sha512+480];
	add.s64 	%rd2337, %rd2336, %rd78;
	add.s64 	%rd2338, %rd2337, %rd2335;
	add.s64 	%rd2339, %rd2338, %rd2332;
	add.s64 	%rd2340, %rd2339, %rd2255;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1762,%dummy}, %rd2327;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1763}, %rd2327;
	}
	shf.r.wrap.b32 	%r1764, %r1763, %r1762, 28;
	shf.r.wrap.b32 	%r1765, %r1762, %r1763, 28;
	mov.b64 	%rd2341, {%r1765, %r1764};
	shf.l.wrap.b32 	%r1766, %r1762, %r1763, 30;
	shf.l.wrap.b32 	%r1767, %r1763, %r1762, 30;
	mov.b64 	%rd2342, {%r1767, %r1766};
	xor.b64  	%rd2343, %rd2342, %rd2341;
	shf.l.wrap.b32 	%r1768, %r1762, %r1763, 25;
	shf.l.wrap.b32 	%r1769, %r1763, %r1762, 25;
	mov.b64 	%rd2344, {%r1769, %r1768};
	xor.b64  	%rd2345, %rd2343, %rd2344;
	xor.b64  	%rd2346, %rd2327, %rd2279;
	xor.b64  	%rd2347, %rd2327, %rd2303;
	and.b64  	%rd2348, %rd2347, %rd2346;
	xor.b64  	%rd2349, %rd2348, %rd2327;
	add.s64 	%rd2350, %rd2339, %rd2349;
	add.s64 	%rd2351, %rd2350, %rd2345;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1770,%dummy}, %rd2340;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1771}, %rd2340;
	}
	shf.r.wrap.b32 	%r1772, %r1771, %r1770, 14;
	shf.r.wrap.b32 	%r1773, %r1770, %r1771, 14;
	mov.b64 	%rd2352, {%r1773, %r1772};
	shf.r.wrap.b32 	%r1774, %r1771, %r1770, 18;
	shf.r.wrap.b32 	%r1775, %r1770, %r1771, 18;
	mov.b64 	%rd2353, {%r1775, %r1774};
	xor.b64  	%rd2354, %rd2353, %rd2352;
	shf.l.wrap.b32 	%r1776, %r1770, %r1771, 23;
	shf.l.wrap.b32 	%r1777, %r1771, %r1770, 23;
	mov.b64 	%rd2355, {%r1777, %r1776};
	xor.b64  	%rd2356, %rd2354, %rd2355;
	xor.b64  	%rd2357, %rd2316, %rd2292;
	and.b64  	%rd2358, %rd2340, %rd2357;
	xor.b64  	%rd2359, %rd2358, %rd2292;
	add.s64 	%rd2360, %rd2268, %rd2013;
	ld.const.u64 	%rd79, [k_sha512+488];
	add.s64 	%rd2361, %rd2360, %rd79;
	add.s64 	%rd2362, %rd2361, %rd2359;
	add.s64 	%rd2363, %rd2362, %rd2356;
	add.s64 	%rd2364, %rd2363, %rd2279;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1778,%dummy}, %rd2351;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1779}, %rd2351;
	}
	shf.r.wrap.b32 	%r1780, %r1779, %r1778, 28;
	shf.r.wrap.b32 	%r1781, %r1778, %r1779, 28;
	mov.b64 	%rd2365, {%r1781, %r1780};
	shf.l.wrap.b32 	%r1782, %r1778, %r1779, 30;
	shf.l.wrap.b32 	%r1783, %r1779, %r1778, 30;
	mov.b64 	%rd2366, {%r1783, %r1782};
	xor.b64  	%rd2367, %rd2366, %rd2365;
	shf.l.wrap.b32 	%r1784, %r1778, %r1779, 25;
	shf.l.wrap.b32 	%r1785, %r1779, %r1778, 25;
	mov.b64 	%rd2368, {%r1785, %r1784};
	xor.b64  	%rd2369, %rd2367, %rd2368;
	xor.b64  	%rd2370, %rd2351, %rd2303;
	xor.b64  	%rd2371, %rd2351, %rd2327;
	and.b64  	%rd2372, %rd2371, %rd2370;
	xor.b64  	%rd2373, %rd2372, %rd2351;
	add.s64 	%rd2374, %rd2363, %rd2373;
	add.s64 	%rd2375, %rd2374, %rd2369;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1786,%dummy}, %rd2364;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1787}, %rd2364;
	}
	shf.r.wrap.b32 	%r1788, %r1787, %r1786, 14;
	shf.r.wrap.b32 	%r1789, %r1786, %r1787, 14;
	mov.b64 	%rd2376, {%r1789, %r1788};
	shf.r.wrap.b32 	%r1790, %r1787, %r1786, 18;
	shf.r.wrap.b32 	%r1791, %r1786, %r1787, 18;
	mov.b64 	%rd2377, {%r1791, %r1790};
	xor.b64  	%rd2378, %rd2377, %rd2376;
	shf.l.wrap.b32 	%r1792, %r1786, %r1787, 23;
	shf.l.wrap.b32 	%r1793, %r1787, %r1786, 23;
	mov.b64 	%rd2379, {%r1793, %r1792};
	xor.b64  	%rd2380, %rd2378, %rd2379;
	xor.b64  	%rd2381, %rd2340, %rd2316;
	and.b64  	%rd2382, %rd2364, %rd2381;
	xor.b64  	%rd2383, %rd2382, %rd2316;
	add.s64 	%rd2384, %rd2292, %rd2026;
	ld.const.u64 	%rd80, [k_sha512+496];
	add.s64 	%rd2385, %rd2384, %rd80;
	add.s64 	%rd2386, %rd2385, %rd2383;
	add.s64 	%rd2387, %rd2386, %rd2380;
	add.s64 	%rd2388, %rd2387, %rd2303;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1794,%dummy}, %rd2375;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1795}, %rd2375;
	}
	shf.r.wrap.b32 	%r1796, %r1795, %r1794, 28;
	shf.r.wrap.b32 	%r1797, %r1794, %r1795, 28;
	mov.b64 	%rd2389, {%r1797, %r1796};
	shf.l.wrap.b32 	%r1798, %r1794, %r1795, 30;
	shf.l.wrap.b32 	%r1799, %r1795, %r1794, 30;
	mov.b64 	%rd2390, {%r1799, %r1798};
	xor.b64  	%rd2391, %rd2390, %rd2389;
	shf.l.wrap.b32 	%r1800, %r1794, %r1795, 25;
	shf.l.wrap.b32 	%r1801, %r1795, %r1794, 25;
	mov.b64 	%rd2392, {%r1801, %r1800};
	xor.b64  	%rd2393, %rd2391, %rd2392;
	xor.b64  	%rd2394, %rd2375, %rd2327;
	xor.b64  	%rd2395, %rd2375, %rd2351;
	and.b64  	%rd2396, %rd2395, %rd2394;
	xor.b64  	%rd2397, %rd2396, %rd2375;
	add.s64 	%rd2398, %rd2387, %rd2397;
	add.s64 	%rd2399, %rd2398, %rd2393;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1802,%dummy}, %rd2388;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1803}, %rd2388;
	}
	shf.r.wrap.b32 	%r1804, %r1803, %r1802, 14;
	shf.r.wrap.b32 	%r1805, %r1802, %r1803, 14;
	mov.b64 	%rd2400, {%r1805, %r1804};
	shf.r.wrap.b32 	%r1806, %r1803, %r1802, 18;
	shf.r.wrap.b32 	%r1807, %r1802, %r1803, 18;
	mov.b64 	%rd2401, {%r1807, %r1806};
	xor.b64  	%rd2402, %rd2401, %rd2400;
	shf.l.wrap.b32 	%r1808, %r1802, %r1803, 23;
	shf.l.wrap.b32 	%r1809, %r1803, %r1802, 23;
	mov.b64 	%rd2403, {%r1809, %r1808};
	xor.b64  	%rd2404, %rd2402, %rd2403;
	xor.b64  	%rd2405, %rd2364, %rd2340;
	and.b64  	%rd2406, %rd2388, %rd2405;
	xor.b64  	%rd2407, %rd2406, %rd2340;
	add.s64 	%rd2408, %rd2316, %rd2039;
	ld.const.u64 	%rd81, [k_sha512+504];
	add.s64 	%rd2409, %rd2408, %rd81;
	add.s64 	%rd2410, %rd2409, %rd2407;
	add.s64 	%rd2411, %rd2410, %rd2404;
	add.s64 	%rd2412, %rd2411, %rd2327;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1810,%dummy}, %rd2399;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1811}, %rd2399;
	}
	shf.r.wrap.b32 	%r1812, %r1811, %r1810, 28;
	shf.r.wrap.b32 	%r1813, %r1810, %r1811, 28;
	mov.b64 	%rd2413, {%r1813, %r1812};
	shf.l.wrap.b32 	%r1814, %r1810, %r1811, 30;
	shf.l.wrap.b32 	%r1815, %r1811, %r1810, 30;
	mov.b64 	%rd2414, {%r1815, %r1814};
	xor.b64  	%rd2415, %rd2414, %rd2413;
	shf.l.wrap.b32 	%r1816, %r1810, %r1811, 25;
	shf.l.wrap.b32 	%r1817, %r1811, %r1810, 25;
	mov.b64 	%rd2416, {%r1817, %r1816};
	xor.b64  	%rd2417, %rd2415, %rd2416;
	xor.b64  	%rd2418, %rd2399, %rd2351;
	xor.b64  	%rd2419, %rd2399, %rd2375;
	and.b64  	%rd2420, %rd2419, %rd2418;
	xor.b64  	%rd2421, %rd2420, %rd2399;
	add.s64 	%rd2422, %rd2411, %rd2421;
	add.s64 	%rd2423, %rd2422, %rd2417;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1818,%dummy}, %rd2026;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1819}, %rd2026;
	}
	shf.r.wrap.b32 	%r1820, %r1819, %r1818, 19;
	shf.r.wrap.b32 	%r1821, %r1818, %r1819, 19;
	mov.b64 	%rd2424, {%r1821, %r1820};
	shf.l.wrap.b32 	%r1822, %r1818, %r1819, 3;
	shf.l.wrap.b32 	%r1823, %r1819, %r1818, 3;
	mov.b64 	%rd2425, {%r1823, %r1822};
	shr.u64 	%rd2426, %rd2026, 6;
	xor.b64  	%rd2427, %rd2424, %rd2426;
	xor.b64  	%rd2428, %rd2427, %rd2425;
	shf.r.wrap.b32 	%r1824, %r1433, %r1432, 1;
	shf.r.wrap.b32 	%r1825, %r1432, %r1433, 1;
	mov.b64 	%rd2429, {%r1825, %r1824};
	shf.r.wrap.b32 	%r1826, %r1433, %r1432, 8;
	shf.r.wrap.b32 	%r1827, %r1432, %r1433, 8;
	mov.b64 	%rd2430, {%r1827, %r1826};
	shr.u64 	%rd2431, %rd1857, 7;
	xor.b64  	%rd2432, %rd2429, %rd2431;
	xor.b64  	%rd2433, %rd2432, %rd2430;
	add.s64 	%rd2434, %rd1961, %rd1844;
	add.s64 	%rd2435, %rd2434, %rd2428;
	add.s64 	%rd2436, %rd2435, %rd2433;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1828,%dummy}, %rd2039;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1829}, %rd2039;
	}
	shf.r.wrap.b32 	%r1830, %r1829, %r1828, 19;
	shf.r.wrap.b32 	%r1831, %r1828, %r1829, 19;
	mov.b64 	%rd2437, {%r1831, %r1830};
	shf.l.wrap.b32 	%r1832, %r1828, %r1829, 3;
	shf.l.wrap.b32 	%r1833, %r1829, %r1828, 3;
	mov.b64 	%rd2438, {%r1833, %r1832};
	shr.u64 	%rd2439, %rd2039, 6;
	xor.b64  	%rd2440, %rd2437, %rd2439;
	xor.b64  	%rd2441, %rd2440, %rd2438;
	shf.r.wrap.b32 	%r1834, %r1443, %r1442, 1;
	shf.r.wrap.b32 	%r1835, %r1442, %r1443, 1;
	mov.b64 	%rd2442, {%r1835, %r1834};
	shf.r.wrap.b32 	%r1836, %r1443, %r1442, 8;
	shf.r.wrap.b32 	%r1837, %r1442, %r1443, 8;
	mov.b64 	%rd2443, {%r1837, %r1836};
	shr.u64 	%rd2444, %rd1870, 7;
	xor.b64  	%rd2445, %rd2442, %rd2444;
	xor.b64  	%rd2446, %rd2445, %rd2443;
	add.s64 	%rd2447, %rd1974, %rd1857;
	add.s64 	%rd2448, %rd2447, %rd2441;
	add.s64 	%rd2449, %rd2448, %rd2446;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1838,%dummy}, %rd2436;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1839}, %rd2436;
	}
	shf.r.wrap.b32 	%r1840, %r1839, %r1838, 19;
	shf.r.wrap.b32 	%r1841, %r1838, %r1839, 19;
	mov.b64 	%rd2450, {%r1841, %r1840};
	shf.l.wrap.b32 	%r1842, %r1838, %r1839, 3;
	shf.l.wrap.b32 	%r1843, %r1839, %r1838, 3;
	mov.b64 	%rd2451, {%r1843, %r1842};
	shr.u64 	%rd2452, %rd2436, 6;
	xor.b64  	%rd2453, %rd2450, %rd2452;
	xor.b64  	%rd2454, %rd2453, %rd2451;
	shf.r.wrap.b32 	%r1844, %r1453, %r1452, 1;
	shf.r.wrap.b32 	%r1845, %r1452, %r1453, 1;
	mov.b64 	%rd2455, {%r1845, %r1844};
	shf.r.wrap.b32 	%r1846, %r1453, %r1452, 8;
	shf.r.wrap.b32 	%r1847, %r1452, %r1453, 8;
	mov.b64 	%rd2456, {%r1847, %r1846};
	shr.u64 	%rd2457, %rd1883, 7;
	xor.b64  	%rd2458, %rd2455, %rd2457;
	xor.b64  	%rd2459, %rd2458, %rd2456;
	add.s64 	%rd2460, %rd1987, %rd1870;
	add.s64 	%rd2461, %rd2460, %rd2454;
	add.s64 	%rd2462, %rd2461, %rd2459;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1848,%dummy}, %rd2449;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1849}, %rd2449;
	}
	shf.r.wrap.b32 	%r1850, %r1849, %r1848, 19;
	shf.r.wrap.b32 	%r1851, %r1848, %r1849, 19;
	mov.b64 	%rd2463, {%r1851, %r1850};
	shf.l.wrap.b32 	%r1852, %r1848, %r1849, 3;
	shf.l.wrap.b32 	%r1853, %r1849, %r1848, 3;
	mov.b64 	%rd2464, {%r1853, %r1852};
	shr.u64 	%rd2465, %rd2449, 6;
	xor.b64  	%rd2466, %rd2463, %rd2465;
	xor.b64  	%rd2467, %rd2466, %rd2464;
	shf.r.wrap.b32 	%r1854, %r1463, %r1462, 1;
	shf.r.wrap.b32 	%r1855, %r1462, %r1463, 1;
	mov.b64 	%rd2468, {%r1855, %r1854};
	shf.r.wrap.b32 	%r1856, %r1463, %r1462, 8;
	shf.r.wrap.b32 	%r1857, %r1462, %r1463, 8;
	mov.b64 	%rd2469, {%r1857, %r1856};
	shr.u64 	%rd2470, %rd1896, 7;
	xor.b64  	%rd2471, %rd2468, %rd2470;
	xor.b64  	%rd2472, %rd2471, %rd2469;
	add.s64 	%rd2473, %rd2000, %rd1883;
	add.s64 	%rd2474, %rd2473, %rd2467;
	add.s64 	%rd2475, %rd2474, %rd2472;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1858,%dummy}, %rd2462;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1859}, %rd2462;
	}
	shf.r.wrap.b32 	%r1860, %r1859, %r1858, 19;
	shf.r.wrap.b32 	%r1861, %r1858, %r1859, 19;
	mov.b64 	%rd2476, {%r1861, %r1860};
	shf.l.wrap.b32 	%r1862, %r1858, %r1859, 3;
	shf.l.wrap.b32 	%r1863, %r1859, %r1858, 3;
	mov.b64 	%rd2477, {%r1863, %r1862};
	shr.u64 	%rd2478, %rd2462, 6;
	xor.b64  	%rd2479, %rd2476, %rd2478;
	xor.b64  	%rd2480, %rd2479, %rd2477;
	shf.r.wrap.b32 	%r1864, %r1473, %r1472, 1;
	shf.r.wrap.b32 	%r1865, %r1472, %r1473, 1;
	mov.b64 	%rd2481, {%r1865, %r1864};
	shf.r.wrap.b32 	%r1866, %r1473, %r1472, 8;
	shf.r.wrap.b32 	%r1867, %r1472, %r1473, 8;
	mov.b64 	%rd2482, {%r1867, %r1866};
	shr.u64 	%rd2483, %rd1909, 7;
	xor.b64  	%rd2484, %rd2481, %rd2483;
	xor.b64  	%rd2485, %rd2484, %rd2482;
	add.s64 	%rd2486, %rd2013, %rd1896;
	add.s64 	%rd2487, %rd2486, %rd2480;
	add.s64 	%rd2488, %rd2487, %rd2485;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1868,%dummy}, %rd2475;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1869}, %rd2475;
	}
	shf.r.wrap.b32 	%r1870, %r1869, %r1868, 19;
	shf.r.wrap.b32 	%r1871, %r1868, %r1869, 19;
	mov.b64 	%rd2489, {%r1871, %r1870};
	shf.l.wrap.b32 	%r1872, %r1868, %r1869, 3;
	shf.l.wrap.b32 	%r1873, %r1869, %r1868, 3;
	mov.b64 	%rd2490, {%r1873, %r1872};
	shr.u64 	%rd2491, %rd2475, 6;
	xor.b64  	%rd2492, %rd2489, %rd2491;
	xor.b64  	%rd2493, %rd2492, %rd2490;
	shf.r.wrap.b32 	%r1874, %r1483, %r1482, 1;
	shf.r.wrap.b32 	%r1875, %r1482, %r1483, 1;
	mov.b64 	%rd2494, {%r1875, %r1874};
	shf.r.wrap.b32 	%r1876, %r1483, %r1482, 8;
	shf.r.wrap.b32 	%r1877, %r1482, %r1483, 8;
	mov.b64 	%rd2495, {%r1877, %r1876};
	shr.u64 	%rd2496, %rd1922, 7;
	xor.b64  	%rd2497, %rd2494, %rd2496;
	xor.b64  	%rd2498, %rd2497, %rd2495;
	add.s64 	%rd2499, %rd2026, %rd1909;
	add.s64 	%rd2500, %rd2499, %rd2493;
	add.s64 	%rd2501, %rd2500, %rd2498;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1878,%dummy}, %rd2488;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1879}, %rd2488;
	}
	shf.r.wrap.b32 	%r1880, %r1879, %r1878, 19;
	shf.r.wrap.b32 	%r1881, %r1878, %r1879, 19;
	mov.b64 	%rd2502, {%r1881, %r1880};
	shf.l.wrap.b32 	%r1882, %r1878, %r1879, 3;
	shf.l.wrap.b32 	%r1883, %r1879, %r1878, 3;
	mov.b64 	%rd2503, {%r1883, %r1882};
	shr.u64 	%rd2504, %rd2488, 6;
	xor.b64  	%rd2505, %rd2502, %rd2504;
	xor.b64  	%rd2506, %rd2505, %rd2503;
	shf.r.wrap.b32 	%r1884, %r1493, %r1492, 1;
	shf.r.wrap.b32 	%r1885, %r1492, %r1493, 1;
	mov.b64 	%rd2507, {%r1885, %r1884};
	shf.r.wrap.b32 	%r1886, %r1493, %r1492, 8;
	shf.r.wrap.b32 	%r1887, %r1492, %r1493, 8;
	mov.b64 	%rd2508, {%r1887, %r1886};
	shr.u64 	%rd2509, %rd1935, 7;
	xor.b64  	%rd2510, %rd2507, %rd2509;
	xor.b64  	%rd2511, %rd2510, %rd2508;
	add.s64 	%rd2512, %rd2039, %rd1922;
	add.s64 	%rd2513, %rd2512, %rd2506;
	add.s64 	%rd2514, %rd2513, %rd2511;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1888,%dummy}, %rd2501;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1889}, %rd2501;
	}
	shf.r.wrap.b32 	%r1890, %r1889, %r1888, 19;
	shf.r.wrap.b32 	%r1891, %r1888, %r1889, 19;
	mov.b64 	%rd2515, {%r1891, %r1890};
	shf.l.wrap.b32 	%r1892, %r1888, %r1889, 3;
	shf.l.wrap.b32 	%r1893, %r1889, %r1888, 3;
	mov.b64 	%rd2516, {%r1893, %r1892};
	shr.u64 	%rd2517, %rd2501, 6;
	xor.b64  	%rd2518, %rd2515, %rd2517;
	xor.b64  	%rd2519, %rd2518, %rd2516;
	shf.r.wrap.b32 	%r1894, %r1503, %r1502, 1;
	shf.r.wrap.b32 	%r1895, %r1502, %r1503, 1;
	mov.b64 	%rd2520, {%r1895, %r1894};
	shf.r.wrap.b32 	%r1896, %r1503, %r1502, 8;
	shf.r.wrap.b32 	%r1897, %r1502, %r1503, 8;
	mov.b64 	%rd2521, {%r1897, %r1896};
	shr.u64 	%rd2522, %rd1948, 7;
	xor.b64  	%rd2523, %rd2520, %rd2522;
	xor.b64  	%rd2524, %rd2523, %rd2521;
	add.s64 	%rd2525, %rd2436, %rd1935;
	add.s64 	%rd2526, %rd2525, %rd2519;
	add.s64 	%rd2527, %rd2526, %rd2524;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1898,%dummy}, %rd2514;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1899}, %rd2514;
	}
	shf.r.wrap.b32 	%r1900, %r1899, %r1898, 19;
	shf.r.wrap.b32 	%r1901, %r1898, %r1899, 19;
	mov.b64 	%rd2528, {%r1901, %r1900};
	shf.l.wrap.b32 	%r1902, %r1898, %r1899, 3;
	shf.l.wrap.b32 	%r1903, %r1899, %r1898, 3;
	mov.b64 	%rd2529, {%r1903, %r1902};
	shr.u64 	%rd2530, %rd2514, 6;
	xor.b64  	%rd2531, %rd2528, %rd2530;
	xor.b64  	%rd2532, %rd2531, %rd2529;
	shf.r.wrap.b32 	%r1904, %r1513, %r1512, 1;
	shf.r.wrap.b32 	%r1905, %r1512, %r1513, 1;
	mov.b64 	%rd2533, {%r1905, %r1904};
	shf.r.wrap.b32 	%r1906, %r1513, %r1512, 8;
	shf.r.wrap.b32 	%r1907, %r1512, %r1513, 8;
	mov.b64 	%rd2534, {%r1907, %r1906};
	shr.u64 	%rd2535, %rd1961, 7;
	xor.b64  	%rd2536, %rd2533, %rd2535;
	xor.b64  	%rd2537, %rd2536, %rd2534;
	add.s64 	%rd2538, %rd2449, %rd1948;
	add.s64 	%rd2539, %rd2538, %rd2532;
	add.s64 	%rd2540, %rd2539, %rd2537;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1908,%dummy}, %rd2527;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1909}, %rd2527;
	}
	shf.r.wrap.b32 	%r1910, %r1909, %r1908, 19;
	shf.r.wrap.b32 	%r1911, %r1908, %r1909, 19;
	mov.b64 	%rd2541, {%r1911, %r1910};
	shf.l.wrap.b32 	%r1912, %r1908, %r1909, 3;
	shf.l.wrap.b32 	%r1913, %r1909, %r1908, 3;
	mov.b64 	%rd2542, {%r1913, %r1912};
	shr.u64 	%rd2543, %rd2527, 6;
	xor.b64  	%rd2544, %rd2541, %rd2543;
	xor.b64  	%rd2545, %rd2544, %rd2542;
	shf.r.wrap.b32 	%r1914, %r1523, %r1522, 1;
	shf.r.wrap.b32 	%r1915, %r1522, %r1523, 1;
	mov.b64 	%rd2546, {%r1915, %r1914};
	shf.r.wrap.b32 	%r1916, %r1523, %r1522, 8;
	shf.r.wrap.b32 	%r1917, %r1522, %r1523, 8;
	mov.b64 	%rd2547, {%r1917, %r1916};
	shr.u64 	%rd2548, %rd1974, 7;
	xor.b64  	%rd2549, %rd2546, %rd2548;
	xor.b64  	%rd2550, %rd2549, %rd2547;
	add.s64 	%rd2551, %rd2462, %rd1961;
	add.s64 	%rd2552, %rd2551, %rd2545;
	add.s64 	%rd2553, %rd2552, %rd2550;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1918,%dummy}, %rd2540;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1919}, %rd2540;
	}
	shf.r.wrap.b32 	%r1920, %r1919, %r1918, 19;
	shf.r.wrap.b32 	%r1921, %r1918, %r1919, 19;
	mov.b64 	%rd2554, {%r1921, %r1920};
	shf.l.wrap.b32 	%r1922, %r1918, %r1919, 3;
	shf.l.wrap.b32 	%r1923, %r1919, %r1918, 3;
	mov.b64 	%rd2555, {%r1923, %r1922};
	shr.u64 	%rd2556, %rd2540, 6;
	xor.b64  	%rd2557, %rd2554, %rd2556;
	xor.b64  	%rd2558, %rd2557, %rd2555;
	shf.r.wrap.b32 	%r1924, %r1533, %r1532, 1;
	shf.r.wrap.b32 	%r1925, %r1532, %r1533, 1;
	mov.b64 	%rd2559, {%r1925, %r1924};
	shf.r.wrap.b32 	%r1926, %r1533, %r1532, 8;
	shf.r.wrap.b32 	%r1927, %r1532, %r1533, 8;
	mov.b64 	%rd2560, {%r1927, %r1926};
	shr.u64 	%rd2561, %rd1987, 7;
	xor.b64  	%rd2562, %rd2559, %rd2561;
	xor.b64  	%rd2563, %rd2562, %rd2560;
	add.s64 	%rd2564, %rd2475, %rd1974;
	add.s64 	%rd2565, %rd2564, %rd2558;
	add.s64 	%rd2566, %rd2565, %rd2563;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1928,%dummy}, %rd2553;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1929}, %rd2553;
	}
	shf.r.wrap.b32 	%r1930, %r1929, %r1928, 19;
	shf.r.wrap.b32 	%r1931, %r1928, %r1929, 19;
	mov.b64 	%rd2567, {%r1931, %r1930};
	shf.l.wrap.b32 	%r1932, %r1928, %r1929, 3;
	shf.l.wrap.b32 	%r1933, %r1929, %r1928, 3;
	mov.b64 	%rd2568, {%r1933, %r1932};
	shr.u64 	%rd2569, %rd2553, 6;
	xor.b64  	%rd2570, %rd2567, %rd2569;
	xor.b64  	%rd2571, %rd2570, %rd2568;
	shf.r.wrap.b32 	%r1934, %r1543, %r1542, 1;
	shf.r.wrap.b32 	%r1935, %r1542, %r1543, 1;
	mov.b64 	%rd2572, {%r1935, %r1934};
	shf.r.wrap.b32 	%r1936, %r1543, %r1542, 8;
	shf.r.wrap.b32 	%r1937, %r1542, %r1543, 8;
	mov.b64 	%rd2573, {%r1937, %r1936};
	shr.u64 	%rd2574, %rd2000, 7;
	xor.b64  	%rd2575, %rd2572, %rd2574;
	xor.b64  	%rd2576, %rd2575, %rd2573;
	add.s64 	%rd2577, %rd2488, %rd1987;
	add.s64 	%rd2578, %rd2577, %rd2571;
	add.s64 	%rd2579, %rd2578, %rd2576;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1938,%dummy}, %rd2566;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1939}, %rd2566;
	}
	shf.r.wrap.b32 	%r1940, %r1939, %r1938, 19;
	shf.r.wrap.b32 	%r1941, %r1938, %r1939, 19;
	mov.b64 	%rd2580, {%r1941, %r1940};
	shf.l.wrap.b32 	%r1942, %r1938, %r1939, 3;
	shf.l.wrap.b32 	%r1943, %r1939, %r1938, 3;
	mov.b64 	%rd2581, {%r1943, %r1942};
	shr.u64 	%rd2582, %rd2566, 6;
	xor.b64  	%rd2583, %rd2580, %rd2582;
	xor.b64  	%rd2584, %rd2583, %rd2581;
	shf.r.wrap.b32 	%r1944, %r1553, %r1552, 1;
	shf.r.wrap.b32 	%r1945, %r1552, %r1553, 1;
	mov.b64 	%rd2585, {%r1945, %r1944};
	shf.r.wrap.b32 	%r1946, %r1553, %r1552, 8;
	shf.r.wrap.b32 	%r1947, %r1552, %r1553, 8;
	mov.b64 	%rd2586, {%r1947, %r1946};
	shr.u64 	%rd2587, %rd2013, 7;
	xor.b64  	%rd2588, %rd2585, %rd2587;
	xor.b64  	%rd2589, %rd2588, %rd2586;
	add.s64 	%rd2590, %rd2501, %rd2000;
	add.s64 	%rd2591, %rd2590, %rd2584;
	add.s64 	%rd2592, %rd2591, %rd2589;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1948,%dummy}, %rd2579;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1949}, %rd2579;
	}
	shf.r.wrap.b32 	%r1950, %r1949, %r1948, 19;
	shf.r.wrap.b32 	%r1951, %r1948, %r1949, 19;
	mov.b64 	%rd2593, {%r1951, %r1950};
	shf.l.wrap.b32 	%r1952, %r1948, %r1949, 3;
	shf.l.wrap.b32 	%r1953, %r1949, %r1948, 3;
	mov.b64 	%rd2594, {%r1953, %r1952};
	shr.u64 	%rd2595, %rd2579, 6;
	xor.b64  	%rd2596, %rd2593, %rd2595;
	xor.b64  	%rd2597, %rd2596, %rd2594;
	shf.r.wrap.b32 	%r1954, %r1819, %r1818, 1;
	shf.r.wrap.b32 	%r1955, %r1818, %r1819, 1;
	mov.b64 	%rd2598, {%r1955, %r1954};
	shf.r.wrap.b32 	%r1956, %r1819, %r1818, 8;
	shf.r.wrap.b32 	%r1957, %r1818, %r1819, 8;
	mov.b64 	%rd2599, {%r1957, %r1956};
	shr.u64 	%rd2600, %rd2026, 7;
	xor.b64  	%rd2601, %rd2598, %rd2600;
	xor.b64  	%rd2602, %rd2601, %rd2599;
	add.s64 	%rd2603, %rd2514, %rd2013;
	add.s64 	%rd2604, %rd2603, %rd2597;
	add.s64 	%rd2605, %rd2604, %rd2602;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1958,%dummy}, %rd2592;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1959}, %rd2592;
	}
	shf.r.wrap.b32 	%r1960, %r1959, %r1958, 19;
	shf.r.wrap.b32 	%r1961, %r1958, %r1959, 19;
	mov.b64 	%rd2606, {%r1961, %r1960};
	shf.l.wrap.b32 	%r1962, %r1958, %r1959, 3;
	shf.l.wrap.b32 	%r1963, %r1959, %r1958, 3;
	mov.b64 	%rd2607, {%r1963, %r1962};
	shr.u64 	%rd2608, %rd2592, 6;
	xor.b64  	%rd2609, %rd2606, %rd2608;
	xor.b64  	%rd2610, %rd2609, %rd2607;
	shf.r.wrap.b32 	%r1964, %r1829, %r1828, 1;
	shf.r.wrap.b32 	%r1965, %r1828, %r1829, 1;
	mov.b64 	%rd2611, {%r1965, %r1964};
	shf.r.wrap.b32 	%r1966, %r1829, %r1828, 8;
	shf.r.wrap.b32 	%r1967, %r1828, %r1829, 8;
	mov.b64 	%rd2612, {%r1967, %r1966};
	shr.u64 	%rd2613, %rd2039, 7;
	xor.b64  	%rd2614, %rd2611, %rd2613;
	xor.b64  	%rd2615, %rd2614, %rd2612;
	add.s64 	%rd2616, %rd2527, %rd2026;
	add.s64 	%rd2617, %rd2616, %rd2610;
	add.s64 	%rd2618, %rd2617, %rd2615;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1968,%dummy}, %rd2605;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1969}, %rd2605;
	}
	shf.r.wrap.b32 	%r1970, %r1969, %r1968, 19;
	shf.r.wrap.b32 	%r1971, %r1968, %r1969, 19;
	mov.b64 	%rd2619, {%r1971, %r1970};
	shf.l.wrap.b32 	%r1972, %r1968, %r1969, 3;
	shf.l.wrap.b32 	%r1973, %r1969, %r1968, 3;
	mov.b64 	%rd2620, {%r1973, %r1972};
	shr.u64 	%rd2621, %rd2605, 6;
	xor.b64  	%rd2622, %rd2619, %rd2621;
	xor.b64  	%rd2623, %rd2622, %rd2620;
	shf.r.wrap.b32 	%r1974, %r1839, %r1838, 1;
	shf.r.wrap.b32 	%r1975, %r1838, %r1839, 1;
	mov.b64 	%rd2624, {%r1975, %r1974};
	shf.r.wrap.b32 	%r1976, %r1839, %r1838, 8;
	shf.r.wrap.b32 	%r1977, %r1838, %r1839, 8;
	mov.b64 	%rd2625, {%r1977, %r1976};
	shr.u64 	%rd2626, %rd2436, 7;
	xor.b64  	%rd2627, %rd2624, %rd2626;
	xor.b64  	%rd2628, %rd2627, %rd2625;
	add.s64 	%rd2629, %rd2540, %rd2039;
	add.s64 	%rd2630, %rd2629, %rd2623;
	add.s64 	%rd2631, %rd2630, %rd2628;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1978,%dummy}, %rd2412;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1979}, %rd2412;
	}
	shf.r.wrap.b32 	%r1980, %r1979, %r1978, 14;
	shf.r.wrap.b32 	%r1981, %r1978, %r1979, 14;
	mov.b64 	%rd2632, {%r1981, %r1980};
	shf.r.wrap.b32 	%r1982, %r1979, %r1978, 18;
	shf.r.wrap.b32 	%r1983, %r1978, %r1979, 18;
	mov.b64 	%rd2633, {%r1983, %r1982};
	xor.b64  	%rd2634, %rd2633, %rd2632;
	shf.l.wrap.b32 	%r1984, %r1978, %r1979, 23;
	shf.l.wrap.b32 	%r1985, %r1979, %r1978, 23;
	mov.b64 	%rd2635, {%r1985, %r1984};
	xor.b64  	%rd2636, %rd2634, %rd2635;
	xor.b64  	%rd2637, %rd2388, %rd2364;
	and.b64  	%rd2638, %rd2637, %rd2412;
	xor.b64  	%rd2639, %rd2638, %rd2364;
	add.s64 	%rd2640, %rd2639, %rd2340;
	add.s64 	%rd2641, %rd2640, %rd2436;
	ld.const.u64 	%rd82, [k_sha512+512];
	add.s64 	%rd2642, %rd2641, %rd82;
	add.s64 	%rd2643, %rd2642, %rd2636;
	add.s64 	%rd2644, %rd2643, %rd2351;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1986,%dummy}, %rd2423;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1987}, %rd2423;
	}
	shf.r.wrap.b32 	%r1988, %r1987, %r1986, 28;
	shf.r.wrap.b32 	%r1989, %r1986, %r1987, 28;
	mov.b64 	%rd2645, {%r1989, %r1988};
	shf.l.wrap.b32 	%r1990, %r1986, %r1987, 30;
	shf.l.wrap.b32 	%r1991, %r1987, %r1986, 30;
	mov.b64 	%rd2646, {%r1991, %r1990};
	xor.b64  	%rd2647, %rd2646, %rd2645;
	shf.l.wrap.b32 	%r1992, %r1986, %r1987, 25;
	shf.l.wrap.b32 	%r1993, %r1987, %r1986, 25;
	mov.b64 	%rd2648, {%r1993, %r1992};
	xor.b64  	%rd2649, %rd2647, %rd2648;
	xor.b64  	%rd2650, %rd2423, %rd2375;
	xor.b64  	%rd2651, %rd2423, %rd2399;
	and.b64  	%rd2652, %rd2651, %rd2650;
	xor.b64  	%rd2653, %rd2652, %rd2423;
	add.s64 	%rd2654, %rd2643, %rd2653;
	add.s64 	%rd2655, %rd2654, %rd2649;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1994,%dummy}, %rd2644;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1995}, %rd2644;
	}
	shf.r.wrap.b32 	%r1996, %r1995, %r1994, 14;
	shf.r.wrap.b32 	%r1997, %r1994, %r1995, 14;
	mov.b64 	%rd2656, {%r1997, %r1996};
	shf.r.wrap.b32 	%r1998, %r1995, %r1994, 18;
	shf.r.wrap.b32 	%r1999, %r1994, %r1995, 18;
	mov.b64 	%rd2657, {%r1999, %r1998};
	xor.b64  	%rd2658, %rd2657, %rd2656;
	shf.l.wrap.b32 	%r2000, %r1994, %r1995, 23;
	shf.l.wrap.b32 	%r2001, %r1995, %r1994, 23;
	mov.b64 	%rd2659, {%r2001, %r2000};
	xor.b64  	%rd2660, %rd2658, %rd2659;
	xor.b64  	%rd2661, %rd2412, %rd2388;
	and.b64  	%rd2662, %rd2644, %rd2661;
	xor.b64  	%rd2663, %rd2662, %rd2388;
	add.s64 	%rd2664, %rd2449, %rd2364;
	ld.const.u64 	%rd83, [k_sha512+520];
	add.s64 	%rd2665, %rd2664, %rd83;
	add.s64 	%rd2666, %rd2665, %rd2663;
	add.s64 	%rd2667, %rd2666, %rd2660;
	add.s64 	%rd2668, %rd2667, %rd2375;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2002,%dummy}, %rd2655;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2003}, %rd2655;
	}
	shf.r.wrap.b32 	%r2004, %r2003, %r2002, 28;
	shf.r.wrap.b32 	%r2005, %r2002, %r2003, 28;
	mov.b64 	%rd2669, {%r2005, %r2004};
	shf.l.wrap.b32 	%r2006, %r2002, %r2003, 30;
	shf.l.wrap.b32 	%r2007, %r2003, %r2002, 30;
	mov.b64 	%rd2670, {%r2007, %r2006};
	xor.b64  	%rd2671, %rd2670, %rd2669;
	shf.l.wrap.b32 	%r2008, %r2002, %r2003, 25;
	shf.l.wrap.b32 	%r2009, %r2003, %r2002, 25;
	mov.b64 	%rd2672, {%r2009, %r2008};
	xor.b64  	%rd2673, %rd2671, %rd2672;
	xor.b64  	%rd2674, %rd2655, %rd2399;
	xor.b64  	%rd2675, %rd2655, %rd2423;
	and.b64  	%rd2676, %rd2675, %rd2674;
	xor.b64  	%rd2677, %rd2676, %rd2655;
	add.s64 	%rd2678, %rd2667, %rd2677;
	add.s64 	%rd2679, %rd2678, %rd2673;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2010,%dummy}, %rd2668;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2011}, %rd2668;
	}
	shf.r.wrap.b32 	%r2012, %r2011, %r2010, 14;
	shf.r.wrap.b32 	%r2013, %r2010, %r2011, 14;
	mov.b64 	%rd2680, {%r2013, %r2012};
	shf.r.wrap.b32 	%r2014, %r2011, %r2010, 18;
	shf.r.wrap.b32 	%r2015, %r2010, %r2011, 18;
	mov.b64 	%rd2681, {%r2015, %r2014};
	xor.b64  	%rd2682, %rd2681, %rd2680;
	shf.l.wrap.b32 	%r2016, %r2010, %r2011, 23;
	shf.l.wrap.b32 	%r2017, %r2011, %r2010, 23;
	mov.b64 	%rd2683, {%r2017, %r2016};
	xor.b64  	%rd2684, %rd2682, %rd2683;
	xor.b64  	%rd2685, %rd2644, %rd2412;
	and.b64  	%rd2686, %rd2668, %rd2685;
	xor.b64  	%rd2687, %rd2686, %rd2412;
	add.s64 	%rd2688, %rd2462, %rd2388;
	ld.const.u64 	%rd84, [k_sha512+528];
	add.s64 	%rd2689, %rd2688, %rd84;
	add.s64 	%rd2690, %rd2689, %rd2687;
	add.s64 	%rd2691, %rd2690, %rd2684;
	add.s64 	%rd2692, %rd2691, %rd2399;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2018,%dummy}, %rd2679;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2019}, %rd2679;
	}
	shf.r.wrap.b32 	%r2020, %r2019, %r2018, 28;
	shf.r.wrap.b32 	%r2021, %r2018, %r2019, 28;
	mov.b64 	%rd2693, {%r2021, %r2020};
	shf.l.wrap.b32 	%r2022, %r2018, %r2019, 30;
	shf.l.wrap.b32 	%r2023, %r2019, %r2018, 30;
	mov.b64 	%rd2694, {%r2023, %r2022};
	xor.b64  	%rd2695, %rd2694, %rd2693;
	shf.l.wrap.b32 	%r2024, %r2018, %r2019, 25;
	shf.l.wrap.b32 	%r2025, %r2019, %r2018, 25;
	mov.b64 	%rd2696, {%r2025, %r2024};
	xor.b64  	%rd2697, %rd2695, %rd2696;
	xor.b64  	%rd2698, %rd2679, %rd2423;
	xor.b64  	%rd2699, %rd2679, %rd2655;
	and.b64  	%rd2700, %rd2699, %rd2698;
	xor.b64  	%rd2701, %rd2700, %rd2679;
	add.s64 	%rd2702, %rd2691, %rd2701;
	add.s64 	%rd2703, %rd2702, %rd2697;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2026,%dummy}, %rd2692;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2027}, %rd2692;
	}
	shf.r.wrap.b32 	%r2028, %r2027, %r2026, 14;
	shf.r.wrap.b32 	%r2029, %r2026, %r2027, 14;
	mov.b64 	%rd2704, {%r2029, %r2028};
	shf.r.wrap.b32 	%r2030, %r2027, %r2026, 18;
	shf.r.wrap.b32 	%r2031, %r2026, %r2027, 18;
	mov.b64 	%rd2705, {%r2031, %r2030};
	xor.b64  	%rd2706, %rd2705, %rd2704;
	shf.l.wrap.b32 	%r2032, %r2026, %r2027, 23;
	shf.l.wrap.b32 	%r2033, %r2027, %r2026, 23;
	mov.b64 	%rd2707, {%r2033, %r2032};
	xor.b64  	%rd2708, %rd2706, %rd2707;
	xor.b64  	%rd2709, %rd2668, %rd2644;
	and.b64  	%rd2710, %rd2692, %rd2709;
	xor.b64  	%rd2711, %rd2710, %rd2644;
	add.s64 	%rd2712, %rd2475, %rd2412;
	ld.const.u64 	%rd85, [k_sha512+536];
	add.s64 	%rd2713, %rd2712, %rd85;
	add.s64 	%rd2714, %rd2713, %rd2711;
	add.s64 	%rd2715, %rd2714, %rd2708;
	add.s64 	%rd2716, %rd2715, %rd2423;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2034,%dummy}, %rd2703;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2035}, %rd2703;
	}
	shf.r.wrap.b32 	%r2036, %r2035, %r2034, 28;
	shf.r.wrap.b32 	%r2037, %r2034, %r2035, 28;
	mov.b64 	%rd2717, {%r2037, %r2036};
	shf.l.wrap.b32 	%r2038, %r2034, %r2035, 30;
	shf.l.wrap.b32 	%r2039, %r2035, %r2034, 30;
	mov.b64 	%rd2718, {%r2039, %r2038};
	xor.b64  	%rd2719, %rd2718, %rd2717;
	shf.l.wrap.b32 	%r2040, %r2034, %r2035, 25;
	shf.l.wrap.b32 	%r2041, %r2035, %r2034, 25;
	mov.b64 	%rd2720, {%r2041, %r2040};
	xor.b64  	%rd2721, %rd2719, %rd2720;
	xor.b64  	%rd2722, %rd2703, %rd2655;
	xor.b64  	%rd2723, %rd2703, %rd2679;
	and.b64  	%rd2724, %rd2723, %rd2722;
	xor.b64  	%rd2725, %rd2724, %rd2703;
	add.s64 	%rd2726, %rd2715, %rd2725;
	add.s64 	%rd2727, %rd2726, %rd2721;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2042,%dummy}, %rd2716;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2043}, %rd2716;
	}
	shf.r.wrap.b32 	%r2044, %r2043, %r2042, 14;
	shf.r.wrap.b32 	%r2045, %r2042, %r2043, 14;
	mov.b64 	%rd2728, {%r2045, %r2044};
	shf.r.wrap.b32 	%r2046, %r2043, %r2042, 18;
	shf.r.wrap.b32 	%r2047, %r2042, %r2043, 18;
	mov.b64 	%rd2729, {%r2047, %r2046};
	xor.b64  	%rd2730, %rd2729, %rd2728;
	shf.l.wrap.b32 	%r2048, %r2042, %r2043, 23;
	shf.l.wrap.b32 	%r2049, %r2043, %r2042, 23;
	mov.b64 	%rd2731, {%r2049, %r2048};
	xor.b64  	%rd2732, %rd2730, %rd2731;
	xor.b64  	%rd2733, %rd2692, %rd2668;
	and.b64  	%rd2734, %rd2716, %rd2733;
	xor.b64  	%rd2735, %rd2734, %rd2668;
	add.s64 	%rd2736, %rd2644, %rd2488;
	ld.const.u64 	%rd86, [k_sha512+544];
	add.s64 	%rd2737, %rd2736, %rd86;
	add.s64 	%rd2738, %rd2737, %rd2735;
	add.s64 	%rd2739, %rd2738, %rd2732;
	add.s64 	%rd2740, %rd2739, %rd2655;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2050,%dummy}, %rd2727;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2051}, %rd2727;
	}
	shf.r.wrap.b32 	%r2052, %r2051, %r2050, 28;
	shf.r.wrap.b32 	%r2053, %r2050, %r2051, 28;
	mov.b64 	%rd2741, {%r2053, %r2052};
	shf.l.wrap.b32 	%r2054, %r2050, %r2051, 30;
	shf.l.wrap.b32 	%r2055, %r2051, %r2050, 30;
	mov.b64 	%rd2742, {%r2055, %r2054};
	xor.b64  	%rd2743, %rd2742, %rd2741;
	shf.l.wrap.b32 	%r2056, %r2050, %r2051, 25;
	shf.l.wrap.b32 	%r2057, %r2051, %r2050, 25;
	mov.b64 	%rd2744, {%r2057, %r2056};
	xor.b64  	%rd2745, %rd2743, %rd2744;
	xor.b64  	%rd2746, %rd2727, %rd2679;
	xor.b64  	%rd2747, %rd2727, %rd2703;
	and.b64  	%rd2748, %rd2747, %rd2746;
	xor.b64  	%rd2749, %rd2748, %rd2727;
	add.s64 	%rd2750, %rd2739, %rd2749;
	add.s64 	%rd2751, %rd2750, %rd2745;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2058,%dummy}, %rd2740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2059}, %rd2740;
	}
	shf.r.wrap.b32 	%r2060, %r2059, %r2058, 14;
	shf.r.wrap.b32 	%r2061, %r2058, %r2059, 14;
	mov.b64 	%rd2752, {%r2061, %r2060};
	shf.r.wrap.b32 	%r2062, %r2059, %r2058, 18;
	shf.r.wrap.b32 	%r2063, %r2058, %r2059, 18;
	mov.b64 	%rd2753, {%r2063, %r2062};
	xor.b64  	%rd2754, %rd2753, %rd2752;
	shf.l.wrap.b32 	%r2064, %r2058, %r2059, 23;
	shf.l.wrap.b32 	%r2065, %r2059, %r2058, 23;
	mov.b64 	%rd2755, {%r2065, %r2064};
	xor.b64  	%rd2756, %rd2754, %rd2755;
	xor.b64  	%rd2757, %rd2716, %rd2692;
	and.b64  	%rd2758, %rd2740, %rd2757;
	xor.b64  	%rd2759, %rd2758, %rd2692;
	add.s64 	%rd2760, %rd2668, %rd2501;
	ld.const.u64 	%rd87, [k_sha512+552];
	add.s64 	%rd2761, %rd2760, %rd87;
	add.s64 	%rd2762, %rd2761, %rd2759;
	add.s64 	%rd2763, %rd2762, %rd2756;
	add.s64 	%rd2764, %rd2763, %rd2679;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2066,%dummy}, %rd2751;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2067}, %rd2751;
	}
	shf.r.wrap.b32 	%r2068, %r2067, %r2066, 28;
	shf.r.wrap.b32 	%r2069, %r2066, %r2067, 28;
	mov.b64 	%rd2765, {%r2069, %r2068};
	shf.l.wrap.b32 	%r2070, %r2066, %r2067, 30;
	shf.l.wrap.b32 	%r2071, %r2067, %r2066, 30;
	mov.b64 	%rd2766, {%r2071, %r2070};
	xor.b64  	%rd2767, %rd2766, %rd2765;
	shf.l.wrap.b32 	%r2072, %r2066, %r2067, 25;
	shf.l.wrap.b32 	%r2073, %r2067, %r2066, 25;
	mov.b64 	%rd2768, {%r2073, %r2072};
	xor.b64  	%rd2769, %rd2767, %rd2768;
	xor.b64  	%rd2770, %rd2751, %rd2703;
	xor.b64  	%rd2771, %rd2751, %rd2727;
	and.b64  	%rd2772, %rd2771, %rd2770;
	xor.b64  	%rd2773, %rd2772, %rd2751;
	add.s64 	%rd2774, %rd2763, %rd2773;
	add.s64 	%rd2775, %rd2774, %rd2769;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2074,%dummy}, %rd2764;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2075}, %rd2764;
	}
	shf.r.wrap.b32 	%r2076, %r2075, %r2074, 14;
	shf.r.wrap.b32 	%r2077, %r2074, %r2075, 14;
	mov.b64 	%rd2776, {%r2077, %r2076};
	shf.r.wrap.b32 	%r2078, %r2075, %r2074, 18;
	shf.r.wrap.b32 	%r2079, %r2074, %r2075, 18;
	mov.b64 	%rd2777, {%r2079, %r2078};
	xor.b64  	%rd2778, %rd2777, %rd2776;
	shf.l.wrap.b32 	%r2080, %r2074, %r2075, 23;
	shf.l.wrap.b32 	%r2081, %r2075, %r2074, 23;
	mov.b64 	%rd2779, {%r2081, %r2080};
	xor.b64  	%rd2780, %rd2778, %rd2779;
	xor.b64  	%rd2781, %rd2740, %rd2716;
	and.b64  	%rd2782, %rd2764, %rd2781;
	xor.b64  	%rd2783, %rd2782, %rd2716;
	add.s64 	%rd2784, %rd2692, %rd2514;
	ld.const.u64 	%rd88, [k_sha512+560];
	add.s64 	%rd2785, %rd2784, %rd88;
	add.s64 	%rd2786, %rd2785, %rd2783;
	add.s64 	%rd2787, %rd2786, %rd2780;
	add.s64 	%rd2788, %rd2787, %rd2703;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2082,%dummy}, %rd2775;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2083}, %rd2775;
	}
	shf.r.wrap.b32 	%r2084, %r2083, %r2082, 28;
	shf.r.wrap.b32 	%r2085, %r2082, %r2083, 28;
	mov.b64 	%rd2789, {%r2085, %r2084};
	shf.l.wrap.b32 	%r2086, %r2082, %r2083, 30;
	shf.l.wrap.b32 	%r2087, %r2083, %r2082, 30;
	mov.b64 	%rd2790, {%r2087, %r2086};
	xor.b64  	%rd2791, %rd2790, %rd2789;
	shf.l.wrap.b32 	%r2088, %r2082, %r2083, 25;
	shf.l.wrap.b32 	%r2089, %r2083, %r2082, 25;
	mov.b64 	%rd2792, {%r2089, %r2088};
	xor.b64  	%rd2793, %rd2791, %rd2792;
	xor.b64  	%rd2794, %rd2775, %rd2727;
	xor.b64  	%rd2795, %rd2775, %rd2751;
	and.b64  	%rd2796, %rd2795, %rd2794;
	xor.b64  	%rd2797, %rd2796, %rd2775;
	add.s64 	%rd2798, %rd2787, %rd2797;
	add.s64 	%rd2799, %rd2798, %rd2793;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2090,%dummy}, %rd2788;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2091}, %rd2788;
	}
	shf.r.wrap.b32 	%r2092, %r2091, %r2090, 14;
	shf.r.wrap.b32 	%r2093, %r2090, %r2091, 14;
	mov.b64 	%rd2800, {%r2093, %r2092};
	shf.r.wrap.b32 	%r2094, %r2091, %r2090, 18;
	shf.r.wrap.b32 	%r2095, %r2090, %r2091, 18;
	mov.b64 	%rd2801, {%r2095, %r2094};
	xor.b64  	%rd2802, %rd2801, %rd2800;
	shf.l.wrap.b32 	%r2096, %r2090, %r2091, 23;
	shf.l.wrap.b32 	%r2097, %r2091, %r2090, 23;
	mov.b64 	%rd2803, {%r2097, %r2096};
	xor.b64  	%rd2804, %rd2802, %rd2803;
	xor.b64  	%rd2805, %rd2764, %rd2740;
	and.b64  	%rd2806, %rd2788, %rd2805;
	xor.b64  	%rd2807, %rd2806, %rd2740;
	add.s64 	%rd2808, %rd2716, %rd2527;
	ld.const.u64 	%rd89, [k_sha512+568];
	add.s64 	%rd2809, %rd2808, %rd89;
	add.s64 	%rd2810, %rd2809, %rd2807;
	add.s64 	%rd2811, %rd2810, %rd2804;
	add.s64 	%rd2812, %rd2811, %rd2727;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2098,%dummy}, %rd2799;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2099}, %rd2799;
	}
	shf.r.wrap.b32 	%r2100, %r2099, %r2098, 28;
	shf.r.wrap.b32 	%r2101, %r2098, %r2099, 28;
	mov.b64 	%rd2813, {%r2101, %r2100};
	shf.l.wrap.b32 	%r2102, %r2098, %r2099, 30;
	shf.l.wrap.b32 	%r2103, %r2099, %r2098, 30;
	mov.b64 	%rd2814, {%r2103, %r2102};
	xor.b64  	%rd2815, %rd2814, %rd2813;
	shf.l.wrap.b32 	%r2104, %r2098, %r2099, 25;
	shf.l.wrap.b32 	%r2105, %r2099, %r2098, 25;
	mov.b64 	%rd2816, {%r2105, %r2104};
	xor.b64  	%rd2817, %rd2815, %rd2816;
	xor.b64  	%rd2818, %rd2799, %rd2751;
	xor.b64  	%rd2819, %rd2799, %rd2775;
	and.b64  	%rd2820, %rd2819, %rd2818;
	xor.b64  	%rd2821, %rd2820, %rd2799;
	add.s64 	%rd2822, %rd2811, %rd2821;
	add.s64 	%rd2823, %rd2822, %rd2817;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2106,%dummy}, %rd2812;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2107}, %rd2812;
	}
	shf.r.wrap.b32 	%r2108, %r2107, %r2106, 14;
	shf.r.wrap.b32 	%r2109, %r2106, %r2107, 14;
	mov.b64 	%rd2824, {%r2109, %r2108};
	shf.r.wrap.b32 	%r2110, %r2107, %r2106, 18;
	shf.r.wrap.b32 	%r2111, %r2106, %r2107, 18;
	mov.b64 	%rd2825, {%r2111, %r2110};
	xor.b64  	%rd2826, %rd2825, %rd2824;
	shf.l.wrap.b32 	%r2112, %r2106, %r2107, 23;
	shf.l.wrap.b32 	%r2113, %r2107, %r2106, 23;
	mov.b64 	%rd2827, {%r2113, %r2112};
	xor.b64  	%rd2828, %rd2826, %rd2827;
	xor.b64  	%rd2829, %rd2788, %rd2764;
	and.b64  	%rd2830, %rd2812, %rd2829;
	xor.b64  	%rd2831, %rd2830, %rd2764;
	add.s64 	%rd2832, %rd2740, %rd2540;
	ld.const.u64 	%rd90, [k_sha512+576];
	add.s64 	%rd2833, %rd2832, %rd90;
	add.s64 	%rd2834, %rd2833, %rd2831;
	add.s64 	%rd2835, %rd2834, %rd2828;
	add.s64 	%rd2836, %rd2835, %rd2751;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2114,%dummy}, %rd2823;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2115}, %rd2823;
	}
	shf.r.wrap.b32 	%r2116, %r2115, %r2114, 28;
	shf.r.wrap.b32 	%r2117, %r2114, %r2115, 28;
	mov.b64 	%rd2837, {%r2117, %r2116};
	shf.l.wrap.b32 	%r2118, %r2114, %r2115, 30;
	shf.l.wrap.b32 	%r2119, %r2115, %r2114, 30;
	mov.b64 	%rd2838, {%r2119, %r2118};
	xor.b64  	%rd2839, %rd2838, %rd2837;
	shf.l.wrap.b32 	%r2120, %r2114, %r2115, 25;
	shf.l.wrap.b32 	%r2121, %r2115, %r2114, 25;
	mov.b64 	%rd2840, {%r2121, %r2120};
	xor.b64  	%rd2841, %rd2839, %rd2840;
	xor.b64  	%rd2842, %rd2823, %rd2775;
	xor.b64  	%rd2843, %rd2823, %rd2799;
	and.b64  	%rd2844, %rd2843, %rd2842;
	xor.b64  	%rd2845, %rd2844, %rd2823;
	add.s64 	%rd2846, %rd2835, %rd2845;
	add.s64 	%rd2847, %rd2846, %rd2841;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2122,%dummy}, %rd2836;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2123}, %rd2836;
	}
	shf.r.wrap.b32 	%r2124, %r2123, %r2122, 14;
	shf.r.wrap.b32 	%r2125, %r2122, %r2123, 14;
	mov.b64 	%rd2848, {%r2125, %r2124};
	shf.r.wrap.b32 	%r2126, %r2123, %r2122, 18;
	shf.r.wrap.b32 	%r2127, %r2122, %r2123, 18;
	mov.b64 	%rd2849, {%r2127, %r2126};
	xor.b64  	%rd2850, %rd2849, %rd2848;
	shf.l.wrap.b32 	%r2128, %r2122, %r2123, 23;
	shf.l.wrap.b32 	%r2129, %r2123, %r2122, 23;
	mov.b64 	%rd2851, {%r2129, %r2128};
	xor.b64  	%rd2852, %rd2850, %rd2851;
	xor.b64  	%rd2853, %rd2812, %rd2788;
	and.b64  	%rd2854, %rd2836, %rd2853;
	xor.b64  	%rd2855, %rd2854, %rd2788;
	add.s64 	%rd2856, %rd2764, %rd2553;
	ld.const.u64 	%rd91, [k_sha512+584];
	add.s64 	%rd2857, %rd2856, %rd91;
	add.s64 	%rd2858, %rd2857, %rd2855;
	add.s64 	%rd2859, %rd2858, %rd2852;
	add.s64 	%rd2860, %rd2859, %rd2775;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2130,%dummy}, %rd2847;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2131}, %rd2847;
	}
	shf.r.wrap.b32 	%r2132, %r2131, %r2130, 28;
	shf.r.wrap.b32 	%r2133, %r2130, %r2131, 28;
	mov.b64 	%rd2861, {%r2133, %r2132};
	shf.l.wrap.b32 	%r2134, %r2130, %r2131, 30;
	shf.l.wrap.b32 	%r2135, %r2131, %r2130, 30;
	mov.b64 	%rd2862, {%r2135, %r2134};
	xor.b64  	%rd2863, %rd2862, %rd2861;
	shf.l.wrap.b32 	%r2136, %r2130, %r2131, 25;
	shf.l.wrap.b32 	%r2137, %r2131, %r2130, 25;
	mov.b64 	%rd2864, {%r2137, %r2136};
	xor.b64  	%rd2865, %rd2863, %rd2864;
	xor.b64  	%rd2866, %rd2847, %rd2799;
	xor.b64  	%rd2867, %rd2847, %rd2823;
	and.b64  	%rd2868, %rd2867, %rd2866;
	xor.b64  	%rd2869, %rd2868, %rd2847;
	add.s64 	%rd2870, %rd2859, %rd2869;
	add.s64 	%rd2871, %rd2870, %rd2865;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2138,%dummy}, %rd2860;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2139}, %rd2860;
	}
	shf.r.wrap.b32 	%r2140, %r2139, %r2138, 14;
	shf.r.wrap.b32 	%r2141, %r2138, %r2139, 14;
	mov.b64 	%rd2872, {%r2141, %r2140};
	shf.r.wrap.b32 	%r2142, %r2139, %r2138, 18;
	shf.r.wrap.b32 	%r2143, %r2138, %r2139, 18;
	mov.b64 	%rd2873, {%r2143, %r2142};
	xor.b64  	%rd2874, %rd2873, %rd2872;
	shf.l.wrap.b32 	%r2144, %r2138, %r2139, 23;
	shf.l.wrap.b32 	%r2145, %r2139, %r2138, 23;
	mov.b64 	%rd2875, {%r2145, %r2144};
	xor.b64  	%rd2876, %rd2874, %rd2875;
	xor.b64  	%rd2877, %rd2836, %rd2812;
	and.b64  	%rd2878, %rd2860, %rd2877;
	xor.b64  	%rd2879, %rd2878, %rd2812;
	add.s64 	%rd2880, %rd2788, %rd2566;
	ld.const.u64 	%rd92, [k_sha512+592];
	add.s64 	%rd2881, %rd2880, %rd92;
	add.s64 	%rd2882, %rd2881, %rd2879;
	add.s64 	%rd2883, %rd2882, %rd2876;
	add.s64 	%rd2884, %rd2883, %rd2799;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2146,%dummy}, %rd2871;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2147}, %rd2871;
	}
	shf.r.wrap.b32 	%r2148, %r2147, %r2146, 28;
	shf.r.wrap.b32 	%r2149, %r2146, %r2147, 28;
	mov.b64 	%rd2885, {%r2149, %r2148};
	shf.l.wrap.b32 	%r2150, %r2146, %r2147, 30;
	shf.l.wrap.b32 	%r2151, %r2147, %r2146, 30;
	mov.b64 	%rd2886, {%r2151, %r2150};
	xor.b64  	%rd2887, %rd2886, %rd2885;
	shf.l.wrap.b32 	%r2152, %r2146, %r2147, 25;
	shf.l.wrap.b32 	%r2153, %r2147, %r2146, 25;
	mov.b64 	%rd2888, {%r2153, %r2152};
	xor.b64  	%rd2889, %rd2887, %rd2888;
	xor.b64  	%rd2890, %rd2871, %rd2823;
	xor.b64  	%rd2891, %rd2871, %rd2847;
	and.b64  	%rd2892, %rd2891, %rd2890;
	xor.b64  	%rd2893, %rd2892, %rd2871;
	add.s64 	%rd2894, %rd2883, %rd2893;
	add.s64 	%rd2895, %rd2894, %rd2889;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2154,%dummy}, %rd2884;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2155}, %rd2884;
	}
	shf.r.wrap.b32 	%r2156, %r2155, %r2154, 14;
	shf.r.wrap.b32 	%r2157, %r2154, %r2155, 14;
	mov.b64 	%rd2896, {%r2157, %r2156};
	shf.r.wrap.b32 	%r2158, %r2155, %r2154, 18;
	shf.r.wrap.b32 	%r2159, %r2154, %r2155, 18;
	mov.b64 	%rd2897, {%r2159, %r2158};
	xor.b64  	%rd2898, %rd2897, %rd2896;
	shf.l.wrap.b32 	%r2160, %r2154, %r2155, 23;
	shf.l.wrap.b32 	%r2161, %r2155, %r2154, 23;
	mov.b64 	%rd2899, {%r2161, %r2160};
	xor.b64  	%rd2900, %rd2898, %rd2899;
	xor.b64  	%rd2901, %rd2860, %rd2836;
	and.b64  	%rd2902, %rd2884, %rd2901;
	xor.b64  	%rd2903, %rd2902, %rd2836;
	add.s64 	%rd2904, %rd2812, %rd2579;
	ld.const.u64 	%rd93, [k_sha512+600];
	add.s64 	%rd2905, %rd2904, %rd93;
	add.s64 	%rd2906, %rd2905, %rd2903;
	add.s64 	%rd2907, %rd2906, %rd2900;
	add.s64 	%rd2908, %rd2907, %rd2823;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2162,%dummy}, %rd2895;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2163}, %rd2895;
	}
	shf.r.wrap.b32 	%r2164, %r2163, %r2162, 28;
	shf.r.wrap.b32 	%r2165, %r2162, %r2163, 28;
	mov.b64 	%rd2909, {%r2165, %r2164};
	shf.l.wrap.b32 	%r2166, %r2162, %r2163, 30;
	shf.l.wrap.b32 	%r2167, %r2163, %r2162, 30;
	mov.b64 	%rd2910, {%r2167, %r2166};
	xor.b64  	%rd2911, %rd2910, %rd2909;
	shf.l.wrap.b32 	%r2168, %r2162, %r2163, 25;
	shf.l.wrap.b32 	%r2169, %r2163, %r2162, 25;
	mov.b64 	%rd2912, {%r2169, %r2168};
	xor.b64  	%rd2913, %rd2911, %rd2912;
	xor.b64  	%rd2914, %rd2895, %rd2847;
	xor.b64  	%rd2915, %rd2895, %rd2871;
	and.b64  	%rd2916, %rd2915, %rd2914;
	xor.b64  	%rd2917, %rd2916, %rd2895;
	add.s64 	%rd2918, %rd2907, %rd2917;
	add.s64 	%rd2919, %rd2918, %rd2913;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2170,%dummy}, %rd2908;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2171}, %rd2908;
	}
	shf.r.wrap.b32 	%r2172, %r2171, %r2170, 14;
	shf.r.wrap.b32 	%r2173, %r2170, %r2171, 14;
	mov.b64 	%rd2920, {%r2173, %r2172};
	shf.r.wrap.b32 	%r2174, %r2171, %r2170, 18;
	shf.r.wrap.b32 	%r2175, %r2170, %r2171, 18;
	mov.b64 	%rd2921, {%r2175, %r2174};
	xor.b64  	%rd2922, %rd2921, %rd2920;
	shf.l.wrap.b32 	%r2176, %r2170, %r2171, 23;
	shf.l.wrap.b32 	%r2177, %r2171, %r2170, 23;
	mov.b64 	%rd2923, {%r2177, %r2176};
	xor.b64  	%rd2924, %rd2922, %rd2923;
	xor.b64  	%rd2925, %rd2884, %rd2860;
	and.b64  	%rd2926, %rd2908, %rd2925;
	xor.b64  	%rd2927, %rd2926, %rd2860;
	add.s64 	%rd2928, %rd2836, %rd2592;
	ld.const.u64 	%rd94, [k_sha512+608];
	add.s64 	%rd2929, %rd2928, %rd94;
	add.s64 	%rd2930, %rd2929, %rd2927;
	add.s64 	%rd2931, %rd2930, %rd2924;
	add.s64 	%rd2932, %rd2931, %rd2847;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2178,%dummy}, %rd2919;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2179}, %rd2919;
	}
	shf.r.wrap.b32 	%r2180, %r2179, %r2178, 28;
	shf.r.wrap.b32 	%r2181, %r2178, %r2179, 28;
	mov.b64 	%rd2933, {%r2181, %r2180};
	shf.l.wrap.b32 	%r2182, %r2178, %r2179, 30;
	shf.l.wrap.b32 	%r2183, %r2179, %r2178, 30;
	mov.b64 	%rd2934, {%r2183, %r2182};
	xor.b64  	%rd2935, %rd2934, %rd2933;
	shf.l.wrap.b32 	%r2184, %r2178, %r2179, 25;
	shf.l.wrap.b32 	%r2185, %r2179, %r2178, 25;
	mov.b64 	%rd2936, {%r2185, %r2184};
	xor.b64  	%rd2937, %rd2935, %rd2936;
	xor.b64  	%rd2938, %rd2919, %rd2871;
	xor.b64  	%rd2939, %rd2919, %rd2895;
	and.b64  	%rd2940, %rd2939, %rd2938;
	xor.b64  	%rd2941, %rd2940, %rd2919;
	add.s64 	%rd2942, %rd2931, %rd2941;
	add.s64 	%rd95, %rd2942, %rd2937;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2186,%dummy}, %rd2932;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2187}, %rd2932;
	}
	shf.r.wrap.b32 	%r2188, %r2187, %r2186, 14;
	shf.r.wrap.b32 	%r2189, %r2186, %r2187, 14;
	mov.b64 	%rd2943, {%r2189, %r2188};
	shf.r.wrap.b32 	%r2190, %r2187, %r2186, 18;
	shf.r.wrap.b32 	%r2191, %r2186, %r2187, 18;
	mov.b64 	%rd2944, {%r2191, %r2190};
	xor.b64  	%rd2945, %rd2944, %rd2943;
	shf.l.wrap.b32 	%r2192, %r2186, %r2187, 23;
	shf.l.wrap.b32 	%r2193, %r2187, %r2186, 23;
	mov.b64 	%rd2946, {%r2193, %r2192};
	xor.b64  	%rd2947, %rd2945, %rd2946;
	xor.b64  	%rd2948, %rd2908, %rd2884;
	and.b64  	%rd2949, %rd2932, %rd2948;
	xor.b64  	%rd2950, %rd2949, %rd2884;
	add.s64 	%rd2951, %rd2860, %rd2605;
	ld.const.u64 	%rd96, [k_sha512+616];
	add.s64 	%rd2952, %rd2951, %rd96;
	add.s64 	%rd2953, %rd2952, %rd2950;
	add.s64 	%rd2954, %rd2953, %rd2947;
	add.s64 	%rd2955, %rd2954, %rd2871;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2194,%dummy}, %rd95;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2195}, %rd95;
	}
	shf.r.wrap.b32 	%r2196, %r2195, %r2194, 28;
	shf.r.wrap.b32 	%r2197, %r2194, %r2195, 28;
	mov.b64 	%rd2956, {%r2197, %r2196};
	shf.l.wrap.b32 	%r2198, %r2194, %r2195, 30;
	shf.l.wrap.b32 	%r2199, %r2195, %r2194, 30;
	mov.b64 	%rd2957, {%r2199, %r2198};
	xor.b64  	%rd2958, %rd2957, %rd2956;
	shf.l.wrap.b32 	%r2200, %r2194, %r2195, 25;
	shf.l.wrap.b32 	%r2201, %r2195, %r2194, 25;
	mov.b64 	%rd2959, {%r2201, %r2200};
	xor.b64  	%rd2960, %rd2958, %rd2959;
	xor.b64  	%rd2961, %rd95, %rd2895;
	xor.b64  	%rd2962, %rd95, %rd2919;
	and.b64  	%rd2963, %rd2962, %rd2961;
	xor.b64  	%rd2964, %rd2963, %rd95;
	add.s64 	%rd2965, %rd2954, %rd2964;
	add.s64 	%rd97, %rd2965, %rd2960;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2202,%dummy}, %rd2955;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2203}, %rd2955;
	}
	shf.r.wrap.b32 	%r2204, %r2203, %r2202, 14;
	shf.r.wrap.b32 	%r2205, %r2202, %r2203, 14;
	mov.b64 	%rd2966, {%r2205, %r2204};
	shf.r.wrap.b32 	%r2206, %r2203, %r2202, 18;
	shf.r.wrap.b32 	%r2207, %r2202, %r2203, 18;
	mov.b64 	%rd2967, {%r2207, %r2206};
	xor.b64  	%rd2968, %rd2967, %rd2966;
	shf.l.wrap.b32 	%r2208, %r2202, %r2203, 23;
	shf.l.wrap.b32 	%r2209, %r2203, %r2202, 23;
	mov.b64 	%rd2969, {%r2209, %r2208};
	xor.b64  	%rd2970, %rd2968, %rd2969;
	xor.b64  	%rd2971, %rd2932, %rd2908;
	and.b64  	%rd2972, %rd2955, %rd2971;
	xor.b64  	%rd2973, %rd2972, %rd2908;
	add.s64 	%rd2974, %rd2884, %rd2618;
	ld.const.u64 	%rd98, [k_sha512+624];
	add.s64 	%rd2975, %rd2974, %rd98;
	add.s64 	%rd2976, %rd2975, %rd2973;
	add.s64 	%rd2977, %rd2976, %rd2970;
	add.s64 	%rd2978, %rd2977, %rd2895;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2210,%dummy}, %rd97;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2211}, %rd97;
	}
	shf.r.wrap.b32 	%r2212, %r2211, %r2210, 28;
	shf.r.wrap.b32 	%r2213, %r2210, %r2211, 28;
	mov.b64 	%rd2979, {%r2213, %r2212};
	shf.l.wrap.b32 	%r2214, %r2210, %r2211, 30;
	shf.l.wrap.b32 	%r2215, %r2211, %r2210, 30;
	mov.b64 	%rd2980, {%r2215, %r2214};
	xor.b64  	%rd2981, %rd2980, %rd2979;
	shf.l.wrap.b32 	%r2216, %r2210, %r2211, 25;
	shf.l.wrap.b32 	%r2217, %r2211, %r2210, 25;
	mov.b64 	%rd2982, {%r2217, %r2216};
	xor.b64  	%rd2983, %rd2981, %rd2982;
	xor.b64  	%rd2984, %rd97, %rd2919;
	xor.b64  	%rd2985, %rd97, %rd95;
	and.b64  	%rd2986, %rd2985, %rd2984;
	xor.b64  	%rd2987, %rd2986, %rd97;
	add.s64 	%rd2988, %rd2977, %rd2987;
	add.s64 	%rd99, %rd2988, %rd2983;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2218,%dummy}, %rd2978;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2219}, %rd2978;
	}
	shf.r.wrap.b32 	%r2220, %r2219, %r2218, 14;
	shf.r.wrap.b32 	%r2221, %r2218, %r2219, 14;
	mov.b64 	%rd2989, {%r2221, %r2220};
	shf.r.wrap.b32 	%r2222, %r2219, %r2218, 18;
	shf.r.wrap.b32 	%r2223, %r2218, %r2219, 18;
	mov.b64 	%rd2990, {%r2223, %r2222};
	xor.b64  	%rd2991, %rd2990, %rd2989;
	shf.l.wrap.b32 	%r2224, %r2218, %r2219, 23;
	shf.l.wrap.b32 	%r2225, %r2219, %r2218, 23;
	mov.b64 	%rd2992, {%r2225, %r2224};
	xor.b64  	%rd2993, %rd2991, %rd2992;
	xor.b64  	%rd2994, %rd2955, %rd2932;
	and.b64  	%rd2995, %rd2978, %rd2994;
	xor.b64  	%rd2996, %rd2995, %rd2932;
	add.s64 	%rd2997, %rd2908, %rd2631;
	ld.const.u64 	%rd100, [k_sha512+632];
	add.s64 	%rd2998, %rd2997, %rd100;
	add.s64 	%rd2999, %rd2998, %rd2996;
	add.s64 	%rd3000, %rd2999, %rd2993;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2226,%dummy}, %rd99;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2227}, %rd99;
	}
	shf.r.wrap.b32 	%r2228, %r2227, %r2226, 28;
	shf.r.wrap.b32 	%r2229, %r2226, %r2227, 28;
	mov.b64 	%rd3001, {%r2229, %r2228};
	shf.l.wrap.b32 	%r2230, %r2226, %r2227, 30;
	shf.l.wrap.b32 	%r2231, %r2227, %r2226, 30;
	mov.b64 	%rd3002, {%r2231, %r2230};
	xor.b64  	%rd3003, %rd3002, %rd3001;
	shf.l.wrap.b32 	%r2232, %r2226, %r2227, 25;
	shf.l.wrap.b32 	%r2233, %r2227, %r2226, 25;
	mov.b64 	%rd3004, {%r2233, %r2232};
	xor.b64  	%rd3005, %rd3003, %rd3004;
	xor.b64  	%rd3006, %rd99, %rd95;
	xor.b64  	%rd3007, %rd99, %rd97;
	and.b64  	%rd3008, %rd3007, %rd3006;
	xor.b64  	%rd3009, %rd3008, %rd99;
	add.s64 	%rd3010, %rd3000, %rd3009;
	add.s64 	%rd101, %rd3010, %rd3005;
	st.local.u32 	[%rd9+192], %r10140;
	st.local.u32 	[%rd1], %r283;
	st.local.v4.u32 	[%rd2], {%r267, %r263, %r259, %r255};
	st.local.v4.u32 	[%rd3], {%r251, %r247, %r243, %r239};
	st.local.v4.u32 	[%rd4], {%r235, %r231, %r227, %r223};
	mov.u32 	%r2234, 811676750;
	mov.u32 	%r2235, -676720787;
	st.local.v4.u32 	[%rd5], {%r2235, %r2234, %r10140, %r10140};
	st.local.v4.u32 	[%rd6], {%r10140, %r10140, %r10140, %r10140};
	st.local.v4.u32 	[%rd7], {%r10140, %r10140, %r10140, %r10140};
	st.local.v4.u32 	[%rd8], {%r10140, %r10140, %r10140, %r10140};
	st.local.u64 	[%rd9], %rd254;
	st.local.u64 	[%rd9+8], %rd255;
	st.local.u64 	[%rd9+16], %rd256;
	st.local.u64 	[%rd9+24], %rd257;
	st.local.u64 	[%rd9+32], %rd258;
	st.local.u64 	[%rd9+40], %rd259;
	st.local.u64 	[%rd9+48], %rd260;
	st.local.u64 	[%rd9+56], %rd261;
	st.local.v2.u32 	[%rd9+64], {%r10140, %r10140};
	st.local.v2.u32 	[%rd9+72], {%r10140, %r10140};
	st.local.v2.u32 	[%rd9+80], {%r10140, %r10140};
	st.local.v2.u32 	[%rd9+88], {%r10140, %r10140};
	st.local.v2.u32 	[%rd9+96], {%r10140, %r10140};
	st.local.v2.u32 	[%rd9+104], {%r10140, %r10140};
	st.local.v2.u32 	[%rd9+112], {%r10140, %r10140};
	st.local.v2.u32 	[%rd9+120], {%r10140, %r10140};
	st.local.v2.u32 	[%rd9+128], {%r10140, %r10140};
	st.local.v2.u32 	[%rd9+136], {%r10140, %r10140};
	st.local.v2.u32 	[%rd9+144], {%r10140, %r10140};
	st.local.v2.u32 	[%rd9+152], {%r10140, %r10140};
	st.local.v2.u32 	[%rd9+160], {%r10140, %r10140};
	st.local.v2.u32 	[%rd9+168], {%r10140, %r10140};
	st.local.v2.u32 	[%rd9+176], {%r10140, %r10140};
	st.local.v2.u32 	[%rd9+184], {%r10140, %r10140};
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd192;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd184;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd185;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd186;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd187;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd188;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd189;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd190;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd191;
	.param .b32 param9;
	st.param.b32	[param9+0], %r286;
	call.uni 
	sha512_update_128, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	
	//{
	}// Callseq End 2
	ld.local.u32 	%r3, [%rd9+192];
	not.b32 	%r2236, %r3;
	and.b32  	%r2237, %r3, 127;
	bfe.u32 	%r2238, %r3, 2, 2;
	and.b32  	%r2239, %r2236, 3;
	shl.b32 	%r2240, %r2239, 3;
	mov.u32 	%r2241, 255;
	shl.b32 	%r2242, %r2241, %r2240;
	setp.eq.s32	%p4, %r2238, 0;
	selp.b32	%r2243, %r2242, 0, %p4;
	setp.eq.s32	%p5, %r2238, 1;
	selp.b32	%r2244, %r2242, 0, %p5;
	setp.eq.s32	%p6, %r2238, 2;
	selp.b32	%r2245, %r2242, 0, %p6;
	setp.eq.s32	%p7, %r2238, 3;
	selp.b32	%r2246, %r2242, 0, %p7;
	bfe.u32 	%r2247, %r3, 4, 3;
	setp.eq.s32	%p8, %r2247, 0;
	selp.b32	%r2248, -2139062144, 0, %p8;
	and.b32  	%r2249, %r2243, %r2248;
	ld.local.v2.u32 	{%r2250, %r2251}, [%rd9+64];
	or.b32  	%r10136, %r2249, %r2250;
	and.b32  	%r2253, %r2244, %r2248;
	or.b32  	%r10135, %r2253, %r2251;
	ld.local.v2.u32 	{%r2255, %r2256}, [%rd9+72];
	ld.local.v2.u32 	{%r2257, %r2258}, [%rd9+80];
	ld.local.v2.u32 	{%r2259, %r2260}, [%rd9+88];
	ld.local.v2.u32 	{%r2261, %r2262}, [%rd9+96];
	ld.local.v2.u32 	{%r2263, %r2264}, [%rd9+104];
	ld.local.v2.u32 	{%r2265, %r2266}, [%rd9+112];
	ld.local.v2.u32 	{%r2267, %r2268}, [%rd9+120];
	ld.local.v2.u32 	{%r2269, %r2270}, [%rd9+128];
	ld.local.v2.u32 	{%r2271, %r2272}, [%rd9+136];
	ld.local.v2.u32 	{%r2273, %r2274}, [%rd9+144];
	ld.local.v2.u32 	{%r2275, %r2276}, [%rd9+152];
	ld.local.v2.u32 	{%r2277, %r2278}, [%rd9+160];
	ld.local.v2.u32 	{%r2279, %r2280}, [%rd9+168];
	ld.local.v2.u32 	{%r2281, %r2282}, [%rd9+176];
	ld.local.v2.u32 	{%r2283, %r2284}, [%rd9+184];
	st.local.v2.u32 	[%rd9+64], {%r10136, %r10135};
	and.b32  	%r2285, %r2245, %r2248;
	or.b32  	%r10134, %r2285, %r2255;
	and.b32  	%r2287, %r2246, %r2248;
	or.b32  	%r10133, %r2287, %r2256;
	st.local.v2.u32 	[%rd9+72], {%r10134, %r10133};
	setp.eq.s32	%p9, %r2247, 1;
	selp.b32	%r2289, -2139062144, 0, %p9;
	and.b32  	%r2290, %r2243, %r2289;
	or.b32  	%r10132, %r2290, %r2257;
	and.b32  	%r2292, %r2244, %r2289;
	or.b32  	%r10131, %r2258, %r2292;
	st.local.v2.u32 	[%rd9+80], {%r10132, %r10131};
	and.b32  	%r2294, %r2245, %r2289;
	or.b32  	%r10130, %r2259, %r2294;
	and.b32  	%r2296, %r2246, %r2289;
	or.b32  	%r10129, %r2260, %r2296;
	st.local.v2.u32 	[%rd9+88], {%r10130, %r10129};
	setp.eq.s32	%p10, %r2247, 2;
	selp.b32	%r2298, -2139062144, 0, %p10;
	and.b32  	%r2299, %r2243, %r2298;
	or.b32  	%r10128, %r2261, %r2299;
	and.b32  	%r2301, %r2244, %r2298;
	or.b32  	%r10127, %r2262, %r2301;
	st.local.v2.u32 	[%rd9+96], {%r10128, %r10127};
	and.b32  	%r2303, %r2245, %r2298;
	or.b32  	%r10126, %r2263, %r2303;
	and.b32  	%r2305, %r2246, %r2298;
	or.b32  	%r10125, %r2264, %r2305;
	st.local.v2.u32 	[%rd9+104], {%r10126, %r10125};
	setp.eq.s32	%p11, %r2247, 3;
	selp.b32	%r2307, -2139062144, 0, %p11;
	and.b32  	%r2308, %r2243, %r2307;
	or.b32  	%r10124, %r2265, %r2308;
	and.b32  	%r2310, %r2244, %r2307;
	or.b32  	%r10123, %r2266, %r2310;
	st.local.v2.u32 	[%rd9+112], {%r10124, %r10123};
	and.b32  	%r2312, %r2245, %r2307;
	or.b32  	%r10122, %r2267, %r2312;
	and.b32  	%r2314, %r2246, %r2307;
	or.b32  	%r10121, %r2268, %r2314;
	st.local.v2.u32 	[%rd9+120], {%r10122, %r10121};
	setp.eq.s32	%p12, %r2247, 4;
	selp.b32	%r2316, -2139062144, 0, %p12;
	and.b32  	%r2317, %r2243, %r2316;
	or.b32  	%r10120, %r2269, %r2317;
	and.b32  	%r2319, %r2244, %r2316;
	or.b32  	%r10119, %r2270, %r2319;
	st.local.v2.u32 	[%rd9+128], {%r10120, %r10119};
	and.b32  	%r2321, %r2245, %r2316;
	or.b32  	%r10118, %r2271, %r2321;
	and.b32  	%r2323, %r2246, %r2316;
	or.b32  	%r10117, %r2272, %r2323;
	st.local.v2.u32 	[%rd9+136], {%r10118, %r10117};
	setp.eq.s32	%p13, %r2247, 5;
	selp.b32	%r2325, -2139062144, 0, %p13;
	and.b32  	%r2326, %r2243, %r2325;
	or.b32  	%r10116, %r2273, %r2326;
	and.b32  	%r2328, %r2244, %r2325;
	or.b32  	%r10115, %r2274, %r2328;
	st.local.v2.u32 	[%rd9+144], {%r10116, %r10115};
	and.b32  	%r2330, %r2245, %r2325;
	or.b32  	%r10114, %r2275, %r2330;
	and.b32  	%r2332, %r2246, %r2325;
	or.b32  	%r10113, %r2276, %r2332;
	st.local.v2.u32 	[%rd9+152], {%r10114, %r10113};
	setp.eq.s32	%p14, %r2247, 6;
	selp.b32	%r2334, -2139062144, 0, %p14;
	and.b32  	%r2335, %r2243, %r2334;
	or.b32  	%r10112, %r2277, %r2335;
	and.b32  	%r2337, %r2244, %r2334;
	or.b32  	%r10111, %r2278, %r2337;
	st.local.v2.u32 	[%rd9+160], {%r10112, %r10111};
	and.b32  	%r2339, %r2245, %r2334;
	or.b32  	%r10110, %r2279, %r2339;
	and.b32  	%r2341, %r2246, %r2334;
	or.b32  	%r10109, %r2280, %r2341;
	st.local.v2.u32 	[%rd9+168], {%r10110, %r10109};
	setp.eq.s32	%p15, %r2247, 7;
	selp.b32	%r2343, -2139062144, 0, %p15;
	and.b32  	%r2344, %r2243, %r2343;
	or.b32  	%r10108, %r2281, %r2344;
	and.b32  	%r2346, %r2244, %r2343;
	or.b32  	%r10107, %r2282, %r2346;
	st.local.v2.u32 	[%rd9+176], {%r10108, %r10107};
	and.b32  	%r2348, %r2245, %r2343;
	or.b32  	%r34, %r2283, %r2348;
	and.b32  	%r2350, %r2246, %r2343;
	or.b32  	%r35, %r2284, %r2350;
	st.local.v2.u32 	[%rd9+184], {%r34, %r35};
	ld.local.u64 	%rd12975, [%rd9];
	ld.local.u64 	%rd12974, [%rd9+8];
	ld.local.u64 	%rd12973, [%rd9+16];
	ld.local.u64 	%rd12972, [%rd9+24];
	ld.local.u64 	%rd12971, [%rd9+32];
	ld.local.u64 	%rd12970, [%rd9+40];
	ld.local.u64 	%rd12969, [%rd9+48];
	ld.local.u64 	%rd12968, [%rd9+56];
	setp.lt.u32	%p16, %r2237, 112;
	@%p16 bra 	BB7_6;

	ld.const.u64 	%rd12966, [k_sha512+632];
	add.u64 	%rd12965, %SP, 0;
	cvta.to.local.u64 	%rd12964, %rd12965;
	ld.const.u64 	%rd12957, [k_sha512+624];
	ld.const.u64 	%rd12956, [k_sha512+616];
	ld.const.u64 	%rd12955, [k_sha512+608];
	ld.const.u64 	%rd12954, [k_sha512+600];
	ld.const.u64 	%rd12945, [k_sha512+592];
	ld.const.u64 	%rd12944, [k_sha512+584];
	ld.const.u64 	%rd12943, [k_sha512+576];
	ld.const.u64 	%rd12942, [k_sha512+568];
	ld.const.u64 	%rd12941, [k_sha512+560];
	ld.const.u64 	%rd12940, [k_sha512+552];
	ld.const.u64 	%rd12939, [k_sha512+544];
	ld.const.u64 	%rd12924, [k_sha512+536];
	ld.const.u64 	%rd12923, [k_sha512+528];
	ld.const.u64 	%rd12922, [k_sha512+520];
	ld.const.u64 	%rd12921, [k_sha512+512];
	ld.const.u64 	%rd12920, [k_sha512+504];
	ld.const.u64 	%rd12919, [k_sha512+496];
	ld.const.u64 	%rd12918, [k_sha512+488];
	ld.const.u64 	%rd12917, [k_sha512+480];
	ld.const.u64 	%rd12916, [k_sha512+472];
	ld.const.u64 	%rd12915, [k_sha512+464];
	ld.const.u64 	%rd12914, [k_sha512+456];
	ld.const.u64 	%rd12913, [k_sha512+448];
	ld.const.u64 	%rd12912, [k_sha512+440];
	ld.const.u64 	%rd12911, [k_sha512+432];
	ld.const.u64 	%rd12882, [k_sha512+216];
	ld.const.u64 	%rd12881, [k_sha512+208];
	ld.const.u64 	%rd12880, [k_sha512+200];
	ld.const.u64 	%rd12879, [k_sha512+192];
	ld.const.u64 	%rd12878, [k_sha512+184];
	ld.const.u64 	%rd12877, [k_sha512+176];
	ld.const.u64 	%rd12876, [k_sha512+168];
	ld.const.u64 	%rd12875, [k_sha512+160];
	ld.const.u64 	%rd12874, [k_sha512+152];
	ld.const.u64 	%rd12873, [k_sha512+144];
	ld.const.u64 	%rd12872, [k_sha512+136];
	ld.const.u64 	%rd12871, [k_sha512+128];
	ld.const.u64 	%rd12870, [k_sha512+120];
	ld.const.u64 	%rd12869, [k_sha512+112];
	ld.const.u64 	%rd12868, [k_sha512+104];
	ld.const.u64 	%rd12867, [k_sha512+96];
	ld.const.u64 	%rd12866, [k_sha512+88];
	ld.const.u64 	%rd12865, [k_sha512+80];
	ld.const.u64 	%rd12864, [k_sha512+72];
	ld.const.u64 	%rd12863, [k_sha512+64];
	ld.const.u64 	%rd12862, [k_sha512+56];
	ld.const.u64 	%rd12861, [k_sha512+48];
	ld.const.u64 	%rd12860, [k_sha512+40];
	ld.const.u64 	%rd12859, [k_sha512+32];
	ld.const.u64 	%rd12858, [k_sha512+24];
	ld.const.u64 	%rd12857, [k_sha512+16];
	ld.const.u64 	%rd12856, [k_sha512+8];
	ld.const.u64 	%rd12855, [k_sha512];
	ld.const.u64 	%rd12798, [k_sha512+424];
	ld.const.u64 	%rd12797, [k_sha512+416];
	ld.const.u64 	%rd12796, [k_sha512+408];
	ld.const.u64 	%rd12795, [k_sha512+400];
	ld.const.u64 	%rd12794, [k_sha512+392];
	ld.const.u64 	%rd12793, [k_sha512+384];
	ld.const.u64 	%rd12792, [k_sha512+376];
	ld.const.u64 	%rd12791, [k_sha512+368];
	ld.const.u64 	%rd12790, [k_sha512+360];
	ld.const.u64 	%rd12789, [k_sha512+352];
	ld.const.u64 	%rd12788, [k_sha512+344];
	ld.const.u64 	%rd12787, [k_sha512+336];
	ld.const.u64 	%rd12786, [k_sha512+328];
	ld.const.u64 	%rd12785, [k_sha512+320];
	ld.const.u64 	%rd12784, [k_sha512+312];
	ld.const.u64 	%rd12783, [k_sha512+304];
	ld.const.u64 	%rd12782, [k_sha512+296];
	ld.const.u64 	%rd12781, [k_sha512+288];
	ld.const.u64 	%rd12780, [k_sha512+280];
	ld.const.u64 	%rd12779, [k_sha512+272];
	ld.const.u64 	%rd12778, [k_sha512+264];
	ld.const.u64 	%rd12777, [k_sha512+256];
	ld.const.u64 	%rd12776, [k_sha512+248];
	ld.const.u64 	%rd12775, [k_sha512+240];
	ld.const.u64 	%rd12774, [k_sha512+232];
	ld.const.u64 	%rd12773, [k_sha512+224];
	mov.b64	%rd3020, {%r10135, %r10136};
	mov.b64	%rd3021, {%r10133, %r10134};
	mov.b64	%rd3022, {%r10131, %r10132};
	mov.b64	%rd3023, {%r10129, %r10130};
	mov.b64	%rd3024, {%r10127, %r10128};
	mov.b64	%rd3025, {%r10125, %r10126};
	mov.b64	%rd3026, {%r10123, %r10124};
	mov.b64	%rd3027, {%r10121, %r10122};
	mov.b64	%rd3028, {%r10119, %r10120};
	mov.b64	%rd3029, {%r10117, %r10118};
	mov.b64	%rd3030, {%r10115, %r10116};
	mov.b64	%rd3031, {%r10113, %r10114};
	mov.b64	%rd3032, {%r10111, %r10112};
	mov.b64	%rd3033, {%r10109, %r10110};
	mov.b64	%rd3034, {%r10107, %r10108};
	mov.b64	%rd3035, {%r35, %r34};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2382,%dummy}, %rd12971;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2383}, %rd12971;
	}
	shf.r.wrap.b32 	%r2384, %r2383, %r2382, 18;
	shf.r.wrap.b32 	%r2385, %r2382, %r2383, 18;
	mov.b64 	%rd3036, {%r2385, %r2384};
	shf.r.wrap.b32 	%r2386, %r2383, %r2382, 14;
	shf.r.wrap.b32 	%r2387, %r2382, %r2383, 14;
	mov.b64 	%rd3037, {%r2387, %r2386};
	xor.b64  	%rd3038, %rd3036, %rd3037;
	shf.l.wrap.b32 	%r2388, %r2382, %r2383, 23;
	shf.l.wrap.b32 	%r2389, %r2383, %r2382, 23;
	mov.b64 	%rd3039, {%r2389, %r2388};
	xor.b64  	%rd3040, %rd3038, %rd3039;
	xor.b64  	%rd3041, %rd12969, %rd12970;
	and.b64  	%rd3042, %rd3041, %rd12971;
	xor.b64  	%rd3043, %rd3042, %rd12969;
	add.s64 	%rd3044, %rd3043, %rd12968;
	add.s64 	%rd3045, %rd3044, %rd3020;
	add.s64 	%rd3046, %rd3045, %rd12855;
	add.s64 	%rd3047, %rd3046, %rd3040;
	add.s64 	%rd3048, %rd3047, %rd12972;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2390}, %rd12975;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2391,%dummy}, %rd12975;
	}
	shf.l.wrap.b32 	%r2392, %r2391, %r2390, 30;
	shf.l.wrap.b32 	%r2393, %r2390, %r2391, 30;
	mov.b64 	%rd3049, {%r2393, %r2392};
	shf.r.wrap.b32 	%r2394, %r2390, %r2391, 28;
	shf.r.wrap.b32 	%r2395, %r2391, %r2390, 28;
	mov.b64 	%rd3050, {%r2395, %r2394};
	xor.b64  	%rd3051, %rd3049, %rd3050;
	shf.l.wrap.b32 	%r2396, %r2391, %r2390, 25;
	shf.l.wrap.b32 	%r2397, %r2390, %r2391, 25;
	mov.b64 	%rd3052, {%r2397, %r2396};
	xor.b64  	%rd3053, %rd3051, %rd3052;
	xor.b64  	%rd3054, %rd12974, %rd12975;
	xor.b64  	%rd3055, %rd12973, %rd12975;
	and.b64  	%rd3056, %rd3055, %rd3054;
	xor.b64  	%rd3057, %rd3056, %rd12975;
	add.s64 	%rd3058, %rd3047, %rd3057;
	add.s64 	%rd3059, %rd3058, %rd3053;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2398,%dummy}, %rd3048;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2399}, %rd3048;
	}
	shf.r.wrap.b32 	%r2400, %r2399, %r2398, 14;
	shf.r.wrap.b32 	%r2401, %r2398, %r2399, 14;
	mov.b64 	%rd3060, {%r2401, %r2400};
	shf.r.wrap.b32 	%r2402, %r2399, %r2398, 18;
	shf.r.wrap.b32 	%r2403, %r2398, %r2399, 18;
	mov.b64 	%rd3061, {%r2403, %r2402};
	xor.b64  	%rd3062, %rd3061, %rd3060;
	shf.l.wrap.b32 	%r2404, %r2398, %r2399, 23;
	shf.l.wrap.b32 	%r2405, %r2399, %r2398, 23;
	mov.b64 	%rd3063, {%r2405, %r2404};
	xor.b64  	%rd3064, %rd3062, %rd3063;
	xor.b64  	%rd3065, %rd12970, %rd12971;
	and.b64  	%rd3066, %rd3048, %rd3065;
	xor.b64  	%rd3067, %rd3066, %rd12970;
	add.s64 	%rd3068, %rd3021, %rd12969;
	add.s64 	%rd3069, %rd3068, %rd12856;
	add.s64 	%rd3070, %rd3069, %rd3067;
	add.s64 	%rd3071, %rd3070, %rd3064;
	add.s64 	%rd3072, %rd3071, %rd12973;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2406,%dummy}, %rd3059;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2407}, %rd3059;
	}
	shf.r.wrap.b32 	%r2408, %r2407, %r2406, 28;
	shf.r.wrap.b32 	%r2409, %r2406, %r2407, 28;
	mov.b64 	%rd3073, {%r2409, %r2408};
	shf.l.wrap.b32 	%r2410, %r2406, %r2407, 30;
	shf.l.wrap.b32 	%r2411, %r2407, %r2406, 30;
	mov.b64 	%rd3074, {%r2411, %r2410};
	xor.b64  	%rd3075, %rd3074, %rd3073;
	shf.l.wrap.b32 	%r2412, %r2406, %r2407, 25;
	shf.l.wrap.b32 	%r2413, %r2407, %r2406, 25;
	mov.b64 	%rd3076, {%r2413, %r2412};
	xor.b64  	%rd3077, %rd3075, %rd3076;
	xor.b64  	%rd3078, %rd3059, %rd12974;
	xor.b64  	%rd3079, %rd3059, %rd12975;
	and.b64  	%rd3080, %rd3079, %rd3078;
	xor.b64  	%rd3081, %rd3080, %rd3059;
	add.s64 	%rd3082, %rd3071, %rd3081;
	add.s64 	%rd3083, %rd3082, %rd3077;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2414,%dummy}, %rd3072;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2415}, %rd3072;
	}
	shf.r.wrap.b32 	%r2416, %r2415, %r2414, 14;
	shf.r.wrap.b32 	%r2417, %r2414, %r2415, 14;
	mov.b64 	%rd3084, {%r2417, %r2416};
	shf.r.wrap.b32 	%r2418, %r2415, %r2414, 18;
	shf.r.wrap.b32 	%r2419, %r2414, %r2415, 18;
	mov.b64 	%rd3085, {%r2419, %r2418};
	xor.b64  	%rd3086, %rd3085, %rd3084;
	shf.l.wrap.b32 	%r2420, %r2414, %r2415, 23;
	shf.l.wrap.b32 	%r2421, %r2415, %r2414, 23;
	mov.b64 	%rd3087, {%r2421, %r2420};
	xor.b64  	%rd3088, %rd3086, %rd3087;
	xor.b64  	%rd3089, %rd3048, %rd12971;
	and.b64  	%rd3090, %rd3072, %rd3089;
	xor.b64  	%rd3091, %rd3090, %rd12971;
	add.s64 	%rd3092, %rd3022, %rd12970;
	add.s64 	%rd3093, %rd3092, %rd12857;
	add.s64 	%rd3094, %rd3093, %rd3091;
	add.s64 	%rd3095, %rd3094, %rd3088;
	add.s64 	%rd3096, %rd3095, %rd12974;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2422,%dummy}, %rd3083;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2423}, %rd3083;
	}
	shf.r.wrap.b32 	%r2424, %r2423, %r2422, 28;
	shf.r.wrap.b32 	%r2425, %r2422, %r2423, 28;
	mov.b64 	%rd3097, {%r2425, %r2424};
	shf.l.wrap.b32 	%r2426, %r2422, %r2423, 30;
	shf.l.wrap.b32 	%r2427, %r2423, %r2422, 30;
	mov.b64 	%rd3098, {%r2427, %r2426};
	xor.b64  	%rd3099, %rd3098, %rd3097;
	shf.l.wrap.b32 	%r2428, %r2422, %r2423, 25;
	shf.l.wrap.b32 	%r2429, %r2423, %r2422, 25;
	mov.b64 	%rd3100, {%r2429, %r2428};
	xor.b64  	%rd3101, %rd3099, %rd3100;
	xor.b64  	%rd3102, %rd3083, %rd12975;
	xor.b64  	%rd3103, %rd3083, %rd3059;
	and.b64  	%rd3104, %rd3103, %rd3102;
	xor.b64  	%rd3105, %rd3104, %rd3083;
	add.s64 	%rd3106, %rd3095, %rd3105;
	add.s64 	%rd3107, %rd3106, %rd3101;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2430,%dummy}, %rd3096;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2431}, %rd3096;
	}
	shf.r.wrap.b32 	%r2432, %r2431, %r2430, 14;
	shf.r.wrap.b32 	%r2433, %r2430, %r2431, 14;
	mov.b64 	%rd3108, {%r2433, %r2432};
	shf.r.wrap.b32 	%r2434, %r2431, %r2430, 18;
	shf.r.wrap.b32 	%r2435, %r2430, %r2431, 18;
	mov.b64 	%rd3109, {%r2435, %r2434};
	xor.b64  	%rd3110, %rd3109, %rd3108;
	shf.l.wrap.b32 	%r2436, %r2430, %r2431, 23;
	shf.l.wrap.b32 	%r2437, %r2431, %r2430, 23;
	mov.b64 	%rd3111, {%r2437, %r2436};
	xor.b64  	%rd3112, %rd3110, %rd3111;
	xor.b64  	%rd3113, %rd3072, %rd3048;
	and.b64  	%rd3114, %rd3096, %rd3113;
	xor.b64  	%rd3115, %rd3114, %rd3048;
	add.s64 	%rd3116, %rd3023, %rd12971;
	add.s64 	%rd3117, %rd3116, %rd12858;
	add.s64 	%rd3118, %rd3117, %rd3115;
	add.s64 	%rd3119, %rd3118, %rd3112;
	add.s64 	%rd3120, %rd3119, %rd12975;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2438,%dummy}, %rd3107;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2439}, %rd3107;
	}
	shf.r.wrap.b32 	%r2440, %r2439, %r2438, 28;
	shf.r.wrap.b32 	%r2441, %r2438, %r2439, 28;
	mov.b64 	%rd3121, {%r2441, %r2440};
	shf.l.wrap.b32 	%r2442, %r2438, %r2439, 30;
	shf.l.wrap.b32 	%r2443, %r2439, %r2438, 30;
	mov.b64 	%rd3122, {%r2443, %r2442};
	xor.b64  	%rd3123, %rd3122, %rd3121;
	shf.l.wrap.b32 	%r2444, %r2438, %r2439, 25;
	shf.l.wrap.b32 	%r2445, %r2439, %r2438, 25;
	mov.b64 	%rd3124, {%r2445, %r2444};
	xor.b64  	%rd3125, %rd3123, %rd3124;
	xor.b64  	%rd3126, %rd3107, %rd3059;
	xor.b64  	%rd3127, %rd3107, %rd3083;
	and.b64  	%rd3128, %rd3127, %rd3126;
	xor.b64  	%rd3129, %rd3128, %rd3107;
	add.s64 	%rd3130, %rd3119, %rd3129;
	add.s64 	%rd3131, %rd3130, %rd3125;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2446,%dummy}, %rd3120;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2447}, %rd3120;
	}
	shf.r.wrap.b32 	%r2448, %r2447, %r2446, 14;
	shf.r.wrap.b32 	%r2449, %r2446, %r2447, 14;
	mov.b64 	%rd3132, {%r2449, %r2448};
	shf.r.wrap.b32 	%r2450, %r2447, %r2446, 18;
	shf.r.wrap.b32 	%r2451, %r2446, %r2447, 18;
	mov.b64 	%rd3133, {%r2451, %r2450};
	xor.b64  	%rd3134, %rd3133, %rd3132;
	shf.l.wrap.b32 	%r2452, %r2446, %r2447, 23;
	shf.l.wrap.b32 	%r2453, %r2447, %r2446, 23;
	mov.b64 	%rd3135, {%r2453, %r2452};
	xor.b64  	%rd3136, %rd3134, %rd3135;
	xor.b64  	%rd3137, %rd3096, %rd3072;
	and.b64  	%rd3138, %rd3120, %rd3137;
	xor.b64  	%rd3139, %rd3138, %rd3072;
	add.s64 	%rd3140, %rd3048, %rd3024;
	add.s64 	%rd3141, %rd3140, %rd12859;
	add.s64 	%rd3142, %rd3141, %rd3139;
	add.s64 	%rd3143, %rd3142, %rd3136;
	add.s64 	%rd3144, %rd3143, %rd3059;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2454,%dummy}, %rd3131;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2455}, %rd3131;
	}
	shf.r.wrap.b32 	%r2456, %r2455, %r2454, 28;
	shf.r.wrap.b32 	%r2457, %r2454, %r2455, 28;
	mov.b64 	%rd3145, {%r2457, %r2456};
	shf.l.wrap.b32 	%r2458, %r2454, %r2455, 30;
	shf.l.wrap.b32 	%r2459, %r2455, %r2454, 30;
	mov.b64 	%rd3146, {%r2459, %r2458};
	xor.b64  	%rd3147, %rd3146, %rd3145;
	shf.l.wrap.b32 	%r2460, %r2454, %r2455, 25;
	shf.l.wrap.b32 	%r2461, %r2455, %r2454, 25;
	mov.b64 	%rd3148, {%r2461, %r2460};
	xor.b64  	%rd3149, %rd3147, %rd3148;
	xor.b64  	%rd3150, %rd3131, %rd3083;
	xor.b64  	%rd3151, %rd3131, %rd3107;
	and.b64  	%rd3152, %rd3151, %rd3150;
	xor.b64  	%rd3153, %rd3152, %rd3131;
	add.s64 	%rd3154, %rd3143, %rd3153;
	add.s64 	%rd3155, %rd3154, %rd3149;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2462,%dummy}, %rd3144;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2463}, %rd3144;
	}
	shf.r.wrap.b32 	%r2464, %r2463, %r2462, 14;
	shf.r.wrap.b32 	%r2465, %r2462, %r2463, 14;
	mov.b64 	%rd3156, {%r2465, %r2464};
	shf.r.wrap.b32 	%r2466, %r2463, %r2462, 18;
	shf.r.wrap.b32 	%r2467, %r2462, %r2463, 18;
	mov.b64 	%rd3157, {%r2467, %r2466};
	xor.b64  	%rd3158, %rd3157, %rd3156;
	shf.l.wrap.b32 	%r2468, %r2462, %r2463, 23;
	shf.l.wrap.b32 	%r2469, %r2463, %r2462, 23;
	mov.b64 	%rd3159, {%r2469, %r2468};
	xor.b64  	%rd3160, %rd3158, %rd3159;
	xor.b64  	%rd3161, %rd3120, %rd3096;
	and.b64  	%rd3162, %rd3144, %rd3161;
	xor.b64  	%rd3163, %rd3162, %rd3096;
	add.s64 	%rd3164, %rd3072, %rd3025;
	add.s64 	%rd3165, %rd3164, %rd12860;
	add.s64 	%rd3166, %rd3165, %rd3163;
	add.s64 	%rd3167, %rd3166, %rd3160;
	add.s64 	%rd3168, %rd3167, %rd3083;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2470,%dummy}, %rd3155;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2471}, %rd3155;
	}
	shf.r.wrap.b32 	%r2472, %r2471, %r2470, 28;
	shf.r.wrap.b32 	%r2473, %r2470, %r2471, 28;
	mov.b64 	%rd3169, {%r2473, %r2472};
	shf.l.wrap.b32 	%r2474, %r2470, %r2471, 30;
	shf.l.wrap.b32 	%r2475, %r2471, %r2470, 30;
	mov.b64 	%rd3170, {%r2475, %r2474};
	xor.b64  	%rd3171, %rd3170, %rd3169;
	shf.l.wrap.b32 	%r2476, %r2470, %r2471, 25;
	shf.l.wrap.b32 	%r2477, %r2471, %r2470, 25;
	mov.b64 	%rd3172, {%r2477, %r2476};
	xor.b64  	%rd3173, %rd3171, %rd3172;
	xor.b64  	%rd3174, %rd3155, %rd3107;
	xor.b64  	%rd3175, %rd3155, %rd3131;
	and.b64  	%rd3176, %rd3175, %rd3174;
	xor.b64  	%rd3177, %rd3176, %rd3155;
	add.s64 	%rd3178, %rd3167, %rd3177;
	add.s64 	%rd3179, %rd3178, %rd3173;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2478,%dummy}, %rd3168;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2479}, %rd3168;
	}
	shf.r.wrap.b32 	%r2480, %r2479, %r2478, 14;
	shf.r.wrap.b32 	%r2481, %r2478, %r2479, 14;
	mov.b64 	%rd3180, {%r2481, %r2480};
	shf.r.wrap.b32 	%r2482, %r2479, %r2478, 18;
	shf.r.wrap.b32 	%r2483, %r2478, %r2479, 18;
	mov.b64 	%rd3181, {%r2483, %r2482};
	xor.b64  	%rd3182, %rd3181, %rd3180;
	shf.l.wrap.b32 	%r2484, %r2478, %r2479, 23;
	shf.l.wrap.b32 	%r2485, %r2479, %r2478, 23;
	mov.b64 	%rd3183, {%r2485, %r2484};
	xor.b64  	%rd3184, %rd3182, %rd3183;
	xor.b64  	%rd3185, %rd3144, %rd3120;
	and.b64  	%rd3186, %rd3168, %rd3185;
	xor.b64  	%rd3187, %rd3186, %rd3120;
	add.s64 	%rd3188, %rd3096, %rd3026;
	add.s64 	%rd3189, %rd3188, %rd12861;
	add.s64 	%rd3190, %rd3189, %rd3187;
	add.s64 	%rd3191, %rd3190, %rd3184;
	add.s64 	%rd3192, %rd3191, %rd3107;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2486,%dummy}, %rd3179;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2487}, %rd3179;
	}
	shf.r.wrap.b32 	%r2488, %r2487, %r2486, 28;
	shf.r.wrap.b32 	%r2489, %r2486, %r2487, 28;
	mov.b64 	%rd3193, {%r2489, %r2488};
	shf.l.wrap.b32 	%r2490, %r2486, %r2487, 30;
	shf.l.wrap.b32 	%r2491, %r2487, %r2486, 30;
	mov.b64 	%rd3194, {%r2491, %r2490};
	xor.b64  	%rd3195, %rd3194, %rd3193;
	shf.l.wrap.b32 	%r2492, %r2486, %r2487, 25;
	shf.l.wrap.b32 	%r2493, %r2487, %r2486, 25;
	mov.b64 	%rd3196, {%r2493, %r2492};
	xor.b64  	%rd3197, %rd3195, %rd3196;
	xor.b64  	%rd3198, %rd3179, %rd3131;
	xor.b64  	%rd3199, %rd3179, %rd3155;
	and.b64  	%rd3200, %rd3199, %rd3198;
	xor.b64  	%rd3201, %rd3200, %rd3179;
	add.s64 	%rd3202, %rd3191, %rd3201;
	add.s64 	%rd3203, %rd3202, %rd3197;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2494,%dummy}, %rd3192;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2495}, %rd3192;
	}
	shf.r.wrap.b32 	%r2496, %r2495, %r2494, 14;
	shf.r.wrap.b32 	%r2497, %r2494, %r2495, 14;
	mov.b64 	%rd3204, {%r2497, %r2496};
	shf.r.wrap.b32 	%r2498, %r2495, %r2494, 18;
	shf.r.wrap.b32 	%r2499, %r2494, %r2495, 18;
	mov.b64 	%rd3205, {%r2499, %r2498};
	xor.b64  	%rd3206, %rd3205, %rd3204;
	shf.l.wrap.b32 	%r2500, %r2494, %r2495, 23;
	shf.l.wrap.b32 	%r2501, %r2495, %r2494, 23;
	mov.b64 	%rd3207, {%r2501, %r2500};
	xor.b64  	%rd3208, %rd3206, %rd3207;
	xor.b64  	%rd3209, %rd3168, %rd3144;
	and.b64  	%rd3210, %rd3192, %rd3209;
	xor.b64  	%rd3211, %rd3210, %rd3144;
	add.s64 	%rd3212, %rd3120, %rd3027;
	add.s64 	%rd3213, %rd3212, %rd12862;
	add.s64 	%rd3214, %rd3213, %rd3211;
	add.s64 	%rd3215, %rd3214, %rd3208;
	add.s64 	%rd3216, %rd3215, %rd3131;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2502,%dummy}, %rd3203;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2503}, %rd3203;
	}
	shf.r.wrap.b32 	%r2504, %r2503, %r2502, 28;
	shf.r.wrap.b32 	%r2505, %r2502, %r2503, 28;
	mov.b64 	%rd3217, {%r2505, %r2504};
	shf.l.wrap.b32 	%r2506, %r2502, %r2503, 30;
	shf.l.wrap.b32 	%r2507, %r2503, %r2502, 30;
	mov.b64 	%rd3218, {%r2507, %r2506};
	xor.b64  	%rd3219, %rd3218, %rd3217;
	shf.l.wrap.b32 	%r2508, %r2502, %r2503, 25;
	shf.l.wrap.b32 	%r2509, %r2503, %r2502, 25;
	mov.b64 	%rd3220, {%r2509, %r2508};
	xor.b64  	%rd3221, %rd3219, %rd3220;
	xor.b64  	%rd3222, %rd3203, %rd3155;
	xor.b64  	%rd3223, %rd3203, %rd3179;
	and.b64  	%rd3224, %rd3223, %rd3222;
	xor.b64  	%rd3225, %rd3224, %rd3203;
	add.s64 	%rd3226, %rd3215, %rd3225;
	add.s64 	%rd3227, %rd3226, %rd3221;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2510,%dummy}, %rd3216;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2511}, %rd3216;
	}
	shf.r.wrap.b32 	%r2512, %r2511, %r2510, 14;
	shf.r.wrap.b32 	%r2513, %r2510, %r2511, 14;
	mov.b64 	%rd3228, {%r2513, %r2512};
	shf.r.wrap.b32 	%r2514, %r2511, %r2510, 18;
	shf.r.wrap.b32 	%r2515, %r2510, %r2511, 18;
	mov.b64 	%rd3229, {%r2515, %r2514};
	xor.b64  	%rd3230, %rd3229, %rd3228;
	shf.l.wrap.b32 	%r2516, %r2510, %r2511, 23;
	shf.l.wrap.b32 	%r2517, %r2511, %r2510, 23;
	mov.b64 	%rd3231, {%r2517, %r2516};
	xor.b64  	%rd3232, %rd3230, %rd3231;
	xor.b64  	%rd3233, %rd3192, %rd3168;
	and.b64  	%rd3234, %rd3216, %rd3233;
	xor.b64  	%rd3235, %rd3234, %rd3168;
	add.s64 	%rd3236, %rd3144, %rd3028;
	add.s64 	%rd3237, %rd3236, %rd12863;
	add.s64 	%rd3238, %rd3237, %rd3235;
	add.s64 	%rd3239, %rd3238, %rd3232;
	add.s64 	%rd3240, %rd3239, %rd3155;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2518,%dummy}, %rd3227;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2519}, %rd3227;
	}
	shf.r.wrap.b32 	%r2520, %r2519, %r2518, 28;
	shf.r.wrap.b32 	%r2521, %r2518, %r2519, 28;
	mov.b64 	%rd3241, {%r2521, %r2520};
	shf.l.wrap.b32 	%r2522, %r2518, %r2519, 30;
	shf.l.wrap.b32 	%r2523, %r2519, %r2518, 30;
	mov.b64 	%rd3242, {%r2523, %r2522};
	xor.b64  	%rd3243, %rd3242, %rd3241;
	shf.l.wrap.b32 	%r2524, %r2518, %r2519, 25;
	shf.l.wrap.b32 	%r2525, %r2519, %r2518, 25;
	mov.b64 	%rd3244, {%r2525, %r2524};
	xor.b64  	%rd3245, %rd3243, %rd3244;
	xor.b64  	%rd3246, %rd3227, %rd3179;
	xor.b64  	%rd3247, %rd3227, %rd3203;
	and.b64  	%rd3248, %rd3247, %rd3246;
	xor.b64  	%rd3249, %rd3248, %rd3227;
	add.s64 	%rd3250, %rd3239, %rd3249;
	add.s64 	%rd3251, %rd3250, %rd3245;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2526,%dummy}, %rd3240;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2527}, %rd3240;
	}
	shf.r.wrap.b32 	%r2528, %r2527, %r2526, 14;
	shf.r.wrap.b32 	%r2529, %r2526, %r2527, 14;
	mov.b64 	%rd3252, {%r2529, %r2528};
	shf.r.wrap.b32 	%r2530, %r2527, %r2526, 18;
	shf.r.wrap.b32 	%r2531, %r2526, %r2527, 18;
	mov.b64 	%rd3253, {%r2531, %r2530};
	xor.b64  	%rd3254, %rd3253, %rd3252;
	shf.l.wrap.b32 	%r2532, %r2526, %r2527, 23;
	shf.l.wrap.b32 	%r2533, %r2527, %r2526, 23;
	mov.b64 	%rd3255, {%r2533, %r2532};
	xor.b64  	%rd3256, %rd3254, %rd3255;
	xor.b64  	%rd3257, %rd3216, %rd3192;
	and.b64  	%rd3258, %rd3240, %rd3257;
	xor.b64  	%rd3259, %rd3258, %rd3192;
	add.s64 	%rd3260, %rd3168, %rd3029;
	add.s64 	%rd3261, %rd3260, %rd12864;
	add.s64 	%rd3262, %rd3261, %rd3259;
	add.s64 	%rd3263, %rd3262, %rd3256;
	add.s64 	%rd3264, %rd3263, %rd3179;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2534,%dummy}, %rd3251;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2535}, %rd3251;
	}
	shf.r.wrap.b32 	%r2536, %r2535, %r2534, 28;
	shf.r.wrap.b32 	%r2537, %r2534, %r2535, 28;
	mov.b64 	%rd3265, {%r2537, %r2536};
	shf.l.wrap.b32 	%r2538, %r2534, %r2535, 30;
	shf.l.wrap.b32 	%r2539, %r2535, %r2534, 30;
	mov.b64 	%rd3266, {%r2539, %r2538};
	xor.b64  	%rd3267, %rd3266, %rd3265;
	shf.l.wrap.b32 	%r2540, %r2534, %r2535, 25;
	shf.l.wrap.b32 	%r2541, %r2535, %r2534, 25;
	mov.b64 	%rd3268, {%r2541, %r2540};
	xor.b64  	%rd3269, %rd3267, %rd3268;
	xor.b64  	%rd3270, %rd3251, %rd3203;
	xor.b64  	%rd3271, %rd3251, %rd3227;
	and.b64  	%rd3272, %rd3271, %rd3270;
	xor.b64  	%rd3273, %rd3272, %rd3251;
	add.s64 	%rd3274, %rd3263, %rd3273;
	add.s64 	%rd3275, %rd3274, %rd3269;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2542,%dummy}, %rd3264;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2543}, %rd3264;
	}
	shf.r.wrap.b32 	%r2544, %r2543, %r2542, 14;
	shf.r.wrap.b32 	%r2545, %r2542, %r2543, 14;
	mov.b64 	%rd3276, {%r2545, %r2544};
	shf.r.wrap.b32 	%r2546, %r2543, %r2542, 18;
	shf.r.wrap.b32 	%r2547, %r2542, %r2543, 18;
	mov.b64 	%rd3277, {%r2547, %r2546};
	xor.b64  	%rd3278, %rd3277, %rd3276;
	shf.l.wrap.b32 	%r2548, %r2542, %r2543, 23;
	shf.l.wrap.b32 	%r2549, %r2543, %r2542, 23;
	mov.b64 	%rd3279, {%r2549, %r2548};
	xor.b64  	%rd3280, %rd3278, %rd3279;
	xor.b64  	%rd3281, %rd3240, %rd3216;
	and.b64  	%rd3282, %rd3264, %rd3281;
	xor.b64  	%rd3283, %rd3282, %rd3216;
	add.s64 	%rd3284, %rd3192, %rd3030;
	add.s64 	%rd3285, %rd3284, %rd12865;
	add.s64 	%rd3286, %rd3285, %rd3283;
	add.s64 	%rd3287, %rd3286, %rd3280;
	add.s64 	%rd3288, %rd3287, %rd3203;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2550,%dummy}, %rd3275;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2551}, %rd3275;
	}
	shf.r.wrap.b32 	%r2552, %r2551, %r2550, 28;
	shf.r.wrap.b32 	%r2553, %r2550, %r2551, 28;
	mov.b64 	%rd3289, {%r2553, %r2552};
	shf.l.wrap.b32 	%r2554, %r2550, %r2551, 30;
	shf.l.wrap.b32 	%r2555, %r2551, %r2550, 30;
	mov.b64 	%rd3290, {%r2555, %r2554};
	xor.b64  	%rd3291, %rd3290, %rd3289;
	shf.l.wrap.b32 	%r2556, %r2550, %r2551, 25;
	shf.l.wrap.b32 	%r2557, %r2551, %r2550, 25;
	mov.b64 	%rd3292, {%r2557, %r2556};
	xor.b64  	%rd3293, %rd3291, %rd3292;
	xor.b64  	%rd3294, %rd3275, %rd3227;
	xor.b64  	%rd3295, %rd3275, %rd3251;
	and.b64  	%rd3296, %rd3295, %rd3294;
	xor.b64  	%rd3297, %rd3296, %rd3275;
	add.s64 	%rd3298, %rd3287, %rd3297;
	add.s64 	%rd3299, %rd3298, %rd3293;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2558,%dummy}, %rd3288;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2559}, %rd3288;
	}
	shf.r.wrap.b32 	%r2560, %r2559, %r2558, 14;
	shf.r.wrap.b32 	%r2561, %r2558, %r2559, 14;
	mov.b64 	%rd3300, {%r2561, %r2560};
	shf.r.wrap.b32 	%r2562, %r2559, %r2558, 18;
	shf.r.wrap.b32 	%r2563, %r2558, %r2559, 18;
	mov.b64 	%rd3301, {%r2563, %r2562};
	xor.b64  	%rd3302, %rd3301, %rd3300;
	shf.l.wrap.b32 	%r2564, %r2558, %r2559, 23;
	shf.l.wrap.b32 	%r2565, %r2559, %r2558, 23;
	mov.b64 	%rd3303, {%r2565, %r2564};
	xor.b64  	%rd3304, %rd3302, %rd3303;
	xor.b64  	%rd3305, %rd3264, %rd3240;
	and.b64  	%rd3306, %rd3288, %rd3305;
	xor.b64  	%rd3307, %rd3306, %rd3240;
	add.s64 	%rd3308, %rd3216, %rd3031;
	add.s64 	%rd3309, %rd3308, %rd12866;
	add.s64 	%rd3310, %rd3309, %rd3307;
	add.s64 	%rd3311, %rd3310, %rd3304;
	add.s64 	%rd3312, %rd3311, %rd3227;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2566,%dummy}, %rd3299;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2567}, %rd3299;
	}
	shf.r.wrap.b32 	%r2568, %r2567, %r2566, 28;
	shf.r.wrap.b32 	%r2569, %r2566, %r2567, 28;
	mov.b64 	%rd3313, {%r2569, %r2568};
	shf.l.wrap.b32 	%r2570, %r2566, %r2567, 30;
	shf.l.wrap.b32 	%r2571, %r2567, %r2566, 30;
	mov.b64 	%rd3314, {%r2571, %r2570};
	xor.b64  	%rd3315, %rd3314, %rd3313;
	shf.l.wrap.b32 	%r2572, %r2566, %r2567, 25;
	shf.l.wrap.b32 	%r2573, %r2567, %r2566, 25;
	mov.b64 	%rd3316, {%r2573, %r2572};
	xor.b64  	%rd3317, %rd3315, %rd3316;
	xor.b64  	%rd3318, %rd3299, %rd3251;
	xor.b64  	%rd3319, %rd3299, %rd3275;
	and.b64  	%rd3320, %rd3319, %rd3318;
	xor.b64  	%rd3321, %rd3320, %rd3299;
	add.s64 	%rd3322, %rd3311, %rd3321;
	add.s64 	%rd3323, %rd3322, %rd3317;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2574,%dummy}, %rd3312;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2575}, %rd3312;
	}
	shf.r.wrap.b32 	%r2576, %r2575, %r2574, 14;
	shf.r.wrap.b32 	%r2577, %r2574, %r2575, 14;
	mov.b64 	%rd3324, {%r2577, %r2576};
	shf.r.wrap.b32 	%r2578, %r2575, %r2574, 18;
	shf.r.wrap.b32 	%r2579, %r2574, %r2575, 18;
	mov.b64 	%rd3325, {%r2579, %r2578};
	xor.b64  	%rd3326, %rd3325, %rd3324;
	shf.l.wrap.b32 	%r2580, %r2574, %r2575, 23;
	shf.l.wrap.b32 	%r2581, %r2575, %r2574, 23;
	mov.b64 	%rd3327, {%r2581, %r2580};
	xor.b64  	%rd3328, %rd3326, %rd3327;
	xor.b64  	%rd3329, %rd3288, %rd3264;
	and.b64  	%rd3330, %rd3312, %rd3329;
	xor.b64  	%rd3331, %rd3330, %rd3264;
	add.s64 	%rd3332, %rd3240, %rd3032;
	add.s64 	%rd3333, %rd3332, %rd12867;
	add.s64 	%rd3334, %rd3333, %rd3331;
	add.s64 	%rd3335, %rd3334, %rd3328;
	add.s64 	%rd3336, %rd3335, %rd3251;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2582,%dummy}, %rd3323;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2583}, %rd3323;
	}
	shf.r.wrap.b32 	%r2584, %r2583, %r2582, 28;
	shf.r.wrap.b32 	%r2585, %r2582, %r2583, 28;
	mov.b64 	%rd3337, {%r2585, %r2584};
	shf.l.wrap.b32 	%r2586, %r2582, %r2583, 30;
	shf.l.wrap.b32 	%r2587, %r2583, %r2582, 30;
	mov.b64 	%rd3338, {%r2587, %r2586};
	xor.b64  	%rd3339, %rd3338, %rd3337;
	shf.l.wrap.b32 	%r2588, %r2582, %r2583, 25;
	shf.l.wrap.b32 	%r2589, %r2583, %r2582, 25;
	mov.b64 	%rd3340, {%r2589, %r2588};
	xor.b64  	%rd3341, %rd3339, %rd3340;
	xor.b64  	%rd3342, %rd3323, %rd3275;
	xor.b64  	%rd3343, %rd3323, %rd3299;
	and.b64  	%rd3344, %rd3343, %rd3342;
	xor.b64  	%rd3345, %rd3344, %rd3323;
	add.s64 	%rd3346, %rd3335, %rd3345;
	add.s64 	%rd3347, %rd3346, %rd3341;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2590,%dummy}, %rd3336;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2591}, %rd3336;
	}
	shf.r.wrap.b32 	%r2592, %r2591, %r2590, 14;
	shf.r.wrap.b32 	%r2593, %r2590, %r2591, 14;
	mov.b64 	%rd3348, {%r2593, %r2592};
	shf.r.wrap.b32 	%r2594, %r2591, %r2590, 18;
	shf.r.wrap.b32 	%r2595, %r2590, %r2591, 18;
	mov.b64 	%rd3349, {%r2595, %r2594};
	xor.b64  	%rd3350, %rd3349, %rd3348;
	shf.l.wrap.b32 	%r2596, %r2590, %r2591, 23;
	shf.l.wrap.b32 	%r2597, %r2591, %r2590, 23;
	mov.b64 	%rd3351, {%r2597, %r2596};
	xor.b64  	%rd3352, %rd3350, %rd3351;
	xor.b64  	%rd3353, %rd3312, %rd3288;
	and.b64  	%rd3354, %rd3336, %rd3353;
	xor.b64  	%rd3355, %rd3354, %rd3288;
	add.s64 	%rd3356, %rd3264, %rd3033;
	add.s64 	%rd3357, %rd3356, %rd12868;
	add.s64 	%rd3358, %rd3357, %rd3355;
	add.s64 	%rd3359, %rd3358, %rd3352;
	add.s64 	%rd3360, %rd3359, %rd3275;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2598,%dummy}, %rd3347;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2599}, %rd3347;
	}
	shf.r.wrap.b32 	%r2600, %r2599, %r2598, 28;
	shf.r.wrap.b32 	%r2601, %r2598, %r2599, 28;
	mov.b64 	%rd3361, {%r2601, %r2600};
	shf.l.wrap.b32 	%r2602, %r2598, %r2599, 30;
	shf.l.wrap.b32 	%r2603, %r2599, %r2598, 30;
	mov.b64 	%rd3362, {%r2603, %r2602};
	xor.b64  	%rd3363, %rd3362, %rd3361;
	shf.l.wrap.b32 	%r2604, %r2598, %r2599, 25;
	shf.l.wrap.b32 	%r2605, %r2599, %r2598, 25;
	mov.b64 	%rd3364, {%r2605, %r2604};
	xor.b64  	%rd3365, %rd3363, %rd3364;
	xor.b64  	%rd3366, %rd3347, %rd3299;
	xor.b64  	%rd3367, %rd3347, %rd3323;
	and.b64  	%rd3368, %rd3367, %rd3366;
	xor.b64  	%rd3369, %rd3368, %rd3347;
	add.s64 	%rd3370, %rd3359, %rd3369;
	add.s64 	%rd3371, %rd3370, %rd3365;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2606,%dummy}, %rd3360;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2607}, %rd3360;
	}
	shf.r.wrap.b32 	%r2608, %r2607, %r2606, 14;
	shf.r.wrap.b32 	%r2609, %r2606, %r2607, 14;
	mov.b64 	%rd3372, {%r2609, %r2608};
	shf.r.wrap.b32 	%r2610, %r2607, %r2606, 18;
	shf.r.wrap.b32 	%r2611, %r2606, %r2607, 18;
	mov.b64 	%rd3373, {%r2611, %r2610};
	xor.b64  	%rd3374, %rd3373, %rd3372;
	shf.l.wrap.b32 	%r2612, %r2606, %r2607, 23;
	shf.l.wrap.b32 	%r2613, %r2607, %r2606, 23;
	mov.b64 	%rd3375, {%r2613, %r2612};
	xor.b64  	%rd3376, %rd3374, %rd3375;
	xor.b64  	%rd3377, %rd3336, %rd3312;
	and.b64  	%rd3378, %rd3360, %rd3377;
	xor.b64  	%rd3379, %rd3378, %rd3312;
	add.s64 	%rd3380, %rd3288, %rd3034;
	add.s64 	%rd3381, %rd3380, %rd12869;
	add.s64 	%rd3382, %rd3381, %rd3379;
	add.s64 	%rd3383, %rd3382, %rd3376;
	add.s64 	%rd3384, %rd3383, %rd3299;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2614,%dummy}, %rd3371;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2615}, %rd3371;
	}
	shf.r.wrap.b32 	%r2616, %r2615, %r2614, 28;
	shf.r.wrap.b32 	%r2617, %r2614, %r2615, 28;
	mov.b64 	%rd3385, {%r2617, %r2616};
	shf.l.wrap.b32 	%r2618, %r2614, %r2615, 30;
	shf.l.wrap.b32 	%r2619, %r2615, %r2614, 30;
	mov.b64 	%rd3386, {%r2619, %r2618};
	xor.b64  	%rd3387, %rd3386, %rd3385;
	shf.l.wrap.b32 	%r2620, %r2614, %r2615, 25;
	shf.l.wrap.b32 	%r2621, %r2615, %r2614, 25;
	mov.b64 	%rd3388, {%r2621, %r2620};
	xor.b64  	%rd3389, %rd3387, %rd3388;
	xor.b64  	%rd3390, %rd3371, %rd3323;
	xor.b64  	%rd3391, %rd3371, %rd3347;
	and.b64  	%rd3392, %rd3391, %rd3390;
	xor.b64  	%rd3393, %rd3392, %rd3371;
	add.s64 	%rd3394, %rd3383, %rd3393;
	add.s64 	%rd3395, %rd3394, %rd3389;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2622,%dummy}, %rd3384;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2623}, %rd3384;
	}
	shf.r.wrap.b32 	%r2624, %r2623, %r2622, 14;
	shf.r.wrap.b32 	%r2625, %r2622, %r2623, 14;
	mov.b64 	%rd3396, {%r2625, %r2624};
	shf.r.wrap.b32 	%r2626, %r2623, %r2622, 18;
	shf.r.wrap.b32 	%r2627, %r2622, %r2623, 18;
	mov.b64 	%rd3397, {%r2627, %r2626};
	xor.b64  	%rd3398, %rd3397, %rd3396;
	shf.l.wrap.b32 	%r2628, %r2622, %r2623, 23;
	shf.l.wrap.b32 	%r2629, %r2623, %r2622, 23;
	mov.b64 	%rd3399, {%r2629, %r2628};
	xor.b64  	%rd3400, %rd3398, %rd3399;
	xor.b64  	%rd3401, %rd3360, %rd3336;
	and.b64  	%rd3402, %rd3384, %rd3401;
	xor.b64  	%rd3403, %rd3402, %rd3336;
	add.s64 	%rd3404, %rd3312, %rd3035;
	add.s64 	%rd3405, %rd3404, %rd12870;
	add.s64 	%rd3406, %rd3405, %rd3403;
	add.s64 	%rd3407, %rd3406, %rd3400;
	add.s64 	%rd3408, %rd3407, %rd3323;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2630,%dummy}, %rd3395;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2631}, %rd3395;
	}
	shf.r.wrap.b32 	%r2632, %r2631, %r2630, 28;
	shf.r.wrap.b32 	%r2633, %r2630, %r2631, 28;
	mov.b64 	%rd3409, {%r2633, %r2632};
	shf.l.wrap.b32 	%r2634, %r2630, %r2631, 30;
	shf.l.wrap.b32 	%r2635, %r2631, %r2630, 30;
	mov.b64 	%rd3410, {%r2635, %r2634};
	xor.b64  	%rd3411, %rd3410, %rd3409;
	shf.l.wrap.b32 	%r2636, %r2630, %r2631, 25;
	shf.l.wrap.b32 	%r2637, %r2631, %r2630, 25;
	mov.b64 	%rd3412, {%r2637, %r2636};
	xor.b64  	%rd3413, %rd3411, %rd3412;
	xor.b64  	%rd3414, %rd3395, %rd3347;
	xor.b64  	%rd3415, %rd3395, %rd3371;
	and.b64  	%rd3416, %rd3415, %rd3414;
	xor.b64  	%rd3417, %rd3416, %rd3395;
	add.s64 	%rd3418, %rd3407, %rd3417;
	add.s64 	%rd3419, %rd3418, %rd3413;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2638,%dummy}, %rd3034;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2639}, %rd3034;
	}
	shf.r.wrap.b32 	%r2640, %r2639, %r2638, 19;
	shf.r.wrap.b32 	%r2641, %r2638, %r2639, 19;
	mov.b64 	%rd3420, {%r2641, %r2640};
	shf.l.wrap.b32 	%r2642, %r2638, %r2639, 3;
	shf.l.wrap.b32 	%r2643, %r2639, %r2638, 3;
	mov.b64 	%rd3421, {%r2643, %r2642};
	shr.u64 	%rd3422, %rd3034, 6;
	xor.b64  	%rd3423, %rd3420, %rd3422;
	xor.b64  	%rd3424, %rd3423, %rd3421;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2644,%dummy}, %rd3021;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2645}, %rd3021;
	}
	shf.r.wrap.b32 	%r2646, %r2645, %r2644, 1;
	shf.r.wrap.b32 	%r2647, %r2644, %r2645, 1;
	mov.b64 	%rd3425, {%r2647, %r2646};
	shf.r.wrap.b32 	%r2648, %r2645, %r2644, 8;
	shf.r.wrap.b32 	%r2649, %r2644, %r2645, 8;
	mov.b64 	%rd3426, {%r2649, %r2648};
	shr.u64 	%rd3427, %rd3021, 7;
	xor.b64  	%rd3428, %rd3425, %rd3427;
	xor.b64  	%rd3429, %rd3428, %rd3426;
	add.s64 	%rd3430, %rd3029, %rd3020;
	add.s64 	%rd3431, %rd3430, %rd3424;
	add.s64 	%rd3432, %rd3431, %rd3429;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2650,%dummy}, %rd3035;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2651}, %rd3035;
	}
	shf.r.wrap.b32 	%r2652, %r2651, %r2650, 19;
	shf.r.wrap.b32 	%r2653, %r2650, %r2651, 19;
	mov.b64 	%rd3433, {%r2653, %r2652};
	shf.l.wrap.b32 	%r2654, %r2650, %r2651, 3;
	shf.l.wrap.b32 	%r2655, %r2651, %r2650, 3;
	mov.b64 	%rd3434, {%r2655, %r2654};
	shr.u64 	%rd3435, %rd3035, 6;
	xor.b64  	%rd3436, %rd3433, %rd3435;
	xor.b64  	%rd3437, %rd3436, %rd3434;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2656,%dummy}, %rd3022;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2657}, %rd3022;
	}
	shf.r.wrap.b32 	%r2658, %r2657, %r2656, 1;
	shf.r.wrap.b32 	%r2659, %r2656, %r2657, 1;
	mov.b64 	%rd3438, {%r2659, %r2658};
	shf.r.wrap.b32 	%r2660, %r2657, %r2656, 8;
	shf.r.wrap.b32 	%r2661, %r2656, %r2657, 8;
	mov.b64 	%rd3439, {%r2661, %r2660};
	shr.u64 	%rd3440, %rd3022, 7;
	xor.b64  	%rd3441, %rd3438, %rd3440;
	xor.b64  	%rd3442, %rd3441, %rd3439;
	add.s64 	%rd3443, %rd3030, %rd3021;
	add.s64 	%rd3444, %rd3443, %rd3437;
	add.s64 	%rd3445, %rd3444, %rd3442;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2662,%dummy}, %rd3432;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2663}, %rd3432;
	}
	shf.r.wrap.b32 	%r2664, %r2663, %r2662, 19;
	shf.r.wrap.b32 	%r2665, %r2662, %r2663, 19;
	mov.b64 	%rd3446, {%r2665, %r2664};
	shf.l.wrap.b32 	%r2666, %r2662, %r2663, 3;
	shf.l.wrap.b32 	%r2667, %r2663, %r2662, 3;
	mov.b64 	%rd3447, {%r2667, %r2666};
	shr.u64 	%rd3448, %rd3432, 6;
	xor.b64  	%rd3449, %rd3446, %rd3448;
	xor.b64  	%rd3450, %rd3449, %rd3447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2668,%dummy}, %rd3023;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2669}, %rd3023;
	}
	shf.r.wrap.b32 	%r2670, %r2669, %r2668, 1;
	shf.r.wrap.b32 	%r2671, %r2668, %r2669, 1;
	mov.b64 	%rd3451, {%r2671, %r2670};
	shf.r.wrap.b32 	%r2672, %r2669, %r2668, 8;
	shf.r.wrap.b32 	%r2673, %r2668, %r2669, 8;
	mov.b64 	%rd3452, {%r2673, %r2672};
	shr.u64 	%rd3453, %rd3023, 7;
	xor.b64  	%rd3454, %rd3451, %rd3453;
	xor.b64  	%rd3455, %rd3454, %rd3452;
	add.s64 	%rd3456, %rd3031, %rd3022;
	add.s64 	%rd3457, %rd3456, %rd3450;
	add.s64 	%rd3458, %rd3457, %rd3455;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2674,%dummy}, %rd3445;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2675}, %rd3445;
	}
	shf.r.wrap.b32 	%r2676, %r2675, %r2674, 19;
	shf.r.wrap.b32 	%r2677, %r2674, %r2675, 19;
	mov.b64 	%rd3459, {%r2677, %r2676};
	shf.l.wrap.b32 	%r2678, %r2674, %r2675, 3;
	shf.l.wrap.b32 	%r2679, %r2675, %r2674, 3;
	mov.b64 	%rd3460, {%r2679, %r2678};
	shr.u64 	%rd3461, %rd3445, 6;
	xor.b64  	%rd3462, %rd3459, %rd3461;
	xor.b64  	%rd3463, %rd3462, %rd3460;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2680,%dummy}, %rd3024;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2681}, %rd3024;
	}
	shf.r.wrap.b32 	%r2682, %r2681, %r2680, 1;
	shf.r.wrap.b32 	%r2683, %r2680, %r2681, 1;
	mov.b64 	%rd3464, {%r2683, %r2682};
	shf.r.wrap.b32 	%r2684, %r2681, %r2680, 8;
	shf.r.wrap.b32 	%r2685, %r2680, %r2681, 8;
	mov.b64 	%rd3465, {%r2685, %r2684};
	shr.u64 	%rd3466, %rd3024, 7;
	xor.b64  	%rd3467, %rd3464, %rd3466;
	xor.b64  	%rd3468, %rd3467, %rd3465;
	add.s64 	%rd3469, %rd3032, %rd3023;
	add.s64 	%rd3470, %rd3469, %rd3463;
	add.s64 	%rd3471, %rd3470, %rd3468;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2686,%dummy}, %rd3458;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2687}, %rd3458;
	}
	shf.r.wrap.b32 	%r2688, %r2687, %r2686, 19;
	shf.r.wrap.b32 	%r2689, %r2686, %r2687, 19;
	mov.b64 	%rd3472, {%r2689, %r2688};
	shf.l.wrap.b32 	%r2690, %r2686, %r2687, 3;
	shf.l.wrap.b32 	%r2691, %r2687, %r2686, 3;
	mov.b64 	%rd3473, {%r2691, %r2690};
	shr.u64 	%rd3474, %rd3458, 6;
	xor.b64  	%rd3475, %rd3472, %rd3474;
	xor.b64  	%rd3476, %rd3475, %rd3473;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2692,%dummy}, %rd3025;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2693}, %rd3025;
	}
	shf.r.wrap.b32 	%r2694, %r2693, %r2692, 1;
	shf.r.wrap.b32 	%r2695, %r2692, %r2693, 1;
	mov.b64 	%rd3477, {%r2695, %r2694};
	shf.r.wrap.b32 	%r2696, %r2693, %r2692, 8;
	shf.r.wrap.b32 	%r2697, %r2692, %r2693, 8;
	mov.b64 	%rd3478, {%r2697, %r2696};
	shr.u64 	%rd3479, %rd3025, 7;
	xor.b64  	%rd3480, %rd3477, %rd3479;
	xor.b64  	%rd3481, %rd3480, %rd3478;
	add.s64 	%rd3482, %rd3033, %rd3024;
	add.s64 	%rd3483, %rd3482, %rd3476;
	add.s64 	%rd3484, %rd3483, %rd3481;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2698,%dummy}, %rd3471;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2699}, %rd3471;
	}
	shf.r.wrap.b32 	%r2700, %r2699, %r2698, 19;
	shf.r.wrap.b32 	%r2701, %r2698, %r2699, 19;
	mov.b64 	%rd3485, {%r2701, %r2700};
	shf.l.wrap.b32 	%r2702, %r2698, %r2699, 3;
	shf.l.wrap.b32 	%r2703, %r2699, %r2698, 3;
	mov.b64 	%rd3486, {%r2703, %r2702};
	shr.u64 	%rd3487, %rd3471, 6;
	xor.b64  	%rd3488, %rd3485, %rd3487;
	xor.b64  	%rd3489, %rd3488, %rd3486;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2704,%dummy}, %rd3026;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2705}, %rd3026;
	}
	shf.r.wrap.b32 	%r2706, %r2705, %r2704, 1;
	shf.r.wrap.b32 	%r2707, %r2704, %r2705, 1;
	mov.b64 	%rd3490, {%r2707, %r2706};
	shf.r.wrap.b32 	%r2708, %r2705, %r2704, 8;
	shf.r.wrap.b32 	%r2709, %r2704, %r2705, 8;
	mov.b64 	%rd3491, {%r2709, %r2708};
	shr.u64 	%rd3492, %rd3026, 7;
	xor.b64  	%rd3493, %rd3490, %rd3492;
	xor.b64  	%rd3494, %rd3493, %rd3491;
	add.s64 	%rd3495, %rd3034, %rd3025;
	add.s64 	%rd3496, %rd3495, %rd3489;
	add.s64 	%rd3497, %rd3496, %rd3494;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2710,%dummy}, %rd3484;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2711}, %rd3484;
	}
	shf.r.wrap.b32 	%r2712, %r2711, %r2710, 19;
	shf.r.wrap.b32 	%r2713, %r2710, %r2711, 19;
	mov.b64 	%rd3498, {%r2713, %r2712};
	shf.l.wrap.b32 	%r2714, %r2710, %r2711, 3;
	shf.l.wrap.b32 	%r2715, %r2711, %r2710, 3;
	mov.b64 	%rd3499, {%r2715, %r2714};
	shr.u64 	%rd3500, %rd3484, 6;
	xor.b64  	%rd3501, %rd3498, %rd3500;
	xor.b64  	%rd3502, %rd3501, %rd3499;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2716,%dummy}, %rd3027;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2717}, %rd3027;
	}
	shf.r.wrap.b32 	%r2718, %r2717, %r2716, 1;
	shf.r.wrap.b32 	%r2719, %r2716, %r2717, 1;
	mov.b64 	%rd3503, {%r2719, %r2718};
	shf.r.wrap.b32 	%r2720, %r2717, %r2716, 8;
	shf.r.wrap.b32 	%r2721, %r2716, %r2717, 8;
	mov.b64 	%rd3504, {%r2721, %r2720};
	shr.u64 	%rd3505, %rd3027, 7;
	xor.b64  	%rd3506, %rd3503, %rd3505;
	xor.b64  	%rd3507, %rd3506, %rd3504;
	add.s64 	%rd3508, %rd3035, %rd3026;
	add.s64 	%rd3509, %rd3508, %rd3502;
	add.s64 	%rd3510, %rd3509, %rd3507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2722,%dummy}, %rd3497;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2723}, %rd3497;
	}
	shf.r.wrap.b32 	%r2724, %r2723, %r2722, 19;
	shf.r.wrap.b32 	%r2725, %r2722, %r2723, 19;
	mov.b64 	%rd3511, {%r2725, %r2724};
	shf.l.wrap.b32 	%r2726, %r2722, %r2723, 3;
	shf.l.wrap.b32 	%r2727, %r2723, %r2722, 3;
	mov.b64 	%rd3512, {%r2727, %r2726};
	shr.u64 	%rd3513, %rd3497, 6;
	xor.b64  	%rd3514, %rd3511, %rd3513;
	xor.b64  	%rd3515, %rd3514, %rd3512;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2728,%dummy}, %rd3028;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2729}, %rd3028;
	}
	shf.r.wrap.b32 	%r2730, %r2729, %r2728, 1;
	shf.r.wrap.b32 	%r2731, %r2728, %r2729, 1;
	mov.b64 	%rd3516, {%r2731, %r2730};
	shf.r.wrap.b32 	%r2732, %r2729, %r2728, 8;
	shf.r.wrap.b32 	%r2733, %r2728, %r2729, 8;
	mov.b64 	%rd3517, {%r2733, %r2732};
	shr.u64 	%rd3518, %rd3028, 7;
	xor.b64  	%rd3519, %rd3516, %rd3518;
	xor.b64  	%rd3520, %rd3519, %rd3517;
	add.s64 	%rd3521, %rd3432, %rd3027;
	add.s64 	%rd3522, %rd3521, %rd3515;
	add.s64 	%rd3523, %rd3522, %rd3520;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2734,%dummy}, %rd3510;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2735}, %rd3510;
	}
	shf.r.wrap.b32 	%r2736, %r2735, %r2734, 19;
	shf.r.wrap.b32 	%r2737, %r2734, %r2735, 19;
	mov.b64 	%rd3524, {%r2737, %r2736};
	shf.l.wrap.b32 	%r2738, %r2734, %r2735, 3;
	shf.l.wrap.b32 	%r2739, %r2735, %r2734, 3;
	mov.b64 	%rd3525, {%r2739, %r2738};
	shr.u64 	%rd3526, %rd3510, 6;
	xor.b64  	%rd3527, %rd3524, %rd3526;
	xor.b64  	%rd3528, %rd3527, %rd3525;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2740,%dummy}, %rd3029;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2741}, %rd3029;
	}
	shf.r.wrap.b32 	%r2742, %r2741, %r2740, 1;
	shf.r.wrap.b32 	%r2743, %r2740, %r2741, 1;
	mov.b64 	%rd3529, {%r2743, %r2742};
	shf.r.wrap.b32 	%r2744, %r2741, %r2740, 8;
	shf.r.wrap.b32 	%r2745, %r2740, %r2741, 8;
	mov.b64 	%rd3530, {%r2745, %r2744};
	shr.u64 	%rd3531, %rd3029, 7;
	xor.b64  	%rd3532, %rd3529, %rd3531;
	xor.b64  	%rd3533, %rd3532, %rd3530;
	add.s64 	%rd3534, %rd3445, %rd3028;
	add.s64 	%rd3535, %rd3534, %rd3528;
	add.s64 	%rd3536, %rd3535, %rd3533;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2746,%dummy}, %rd3523;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2747}, %rd3523;
	}
	shf.r.wrap.b32 	%r2748, %r2747, %r2746, 19;
	shf.r.wrap.b32 	%r2749, %r2746, %r2747, 19;
	mov.b64 	%rd3537, {%r2749, %r2748};
	shf.l.wrap.b32 	%r2750, %r2746, %r2747, 3;
	shf.l.wrap.b32 	%r2751, %r2747, %r2746, 3;
	mov.b64 	%rd3538, {%r2751, %r2750};
	shr.u64 	%rd3539, %rd3523, 6;
	xor.b64  	%rd3540, %rd3537, %rd3539;
	xor.b64  	%rd3541, %rd3540, %rd3538;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2752,%dummy}, %rd3030;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2753}, %rd3030;
	}
	shf.r.wrap.b32 	%r2754, %r2753, %r2752, 1;
	shf.r.wrap.b32 	%r2755, %r2752, %r2753, 1;
	mov.b64 	%rd3542, {%r2755, %r2754};
	shf.r.wrap.b32 	%r2756, %r2753, %r2752, 8;
	shf.r.wrap.b32 	%r2757, %r2752, %r2753, 8;
	mov.b64 	%rd3543, {%r2757, %r2756};
	shr.u64 	%rd3544, %rd3030, 7;
	xor.b64  	%rd3545, %rd3542, %rd3544;
	xor.b64  	%rd3546, %rd3545, %rd3543;
	add.s64 	%rd3547, %rd3458, %rd3029;
	add.s64 	%rd3548, %rd3547, %rd3541;
	add.s64 	%rd3549, %rd3548, %rd3546;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2758,%dummy}, %rd3536;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2759}, %rd3536;
	}
	shf.r.wrap.b32 	%r2760, %r2759, %r2758, 19;
	shf.r.wrap.b32 	%r2761, %r2758, %r2759, 19;
	mov.b64 	%rd3550, {%r2761, %r2760};
	shf.l.wrap.b32 	%r2762, %r2758, %r2759, 3;
	shf.l.wrap.b32 	%r2763, %r2759, %r2758, 3;
	mov.b64 	%rd3551, {%r2763, %r2762};
	shr.u64 	%rd3552, %rd3536, 6;
	xor.b64  	%rd3553, %rd3550, %rd3552;
	xor.b64  	%rd3554, %rd3553, %rd3551;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2764,%dummy}, %rd3031;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2765}, %rd3031;
	}
	shf.r.wrap.b32 	%r2766, %r2765, %r2764, 1;
	shf.r.wrap.b32 	%r2767, %r2764, %r2765, 1;
	mov.b64 	%rd3555, {%r2767, %r2766};
	shf.r.wrap.b32 	%r2768, %r2765, %r2764, 8;
	shf.r.wrap.b32 	%r2769, %r2764, %r2765, 8;
	mov.b64 	%rd3556, {%r2769, %r2768};
	shr.u64 	%rd3557, %rd3031, 7;
	xor.b64  	%rd3558, %rd3555, %rd3557;
	xor.b64  	%rd3559, %rd3558, %rd3556;
	add.s64 	%rd3560, %rd3471, %rd3030;
	add.s64 	%rd3561, %rd3560, %rd3554;
	add.s64 	%rd3562, %rd3561, %rd3559;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2770,%dummy}, %rd3549;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2771}, %rd3549;
	}
	shf.r.wrap.b32 	%r2772, %r2771, %r2770, 19;
	shf.r.wrap.b32 	%r2773, %r2770, %r2771, 19;
	mov.b64 	%rd3563, {%r2773, %r2772};
	shf.l.wrap.b32 	%r2774, %r2770, %r2771, 3;
	shf.l.wrap.b32 	%r2775, %r2771, %r2770, 3;
	mov.b64 	%rd3564, {%r2775, %r2774};
	shr.u64 	%rd3565, %rd3549, 6;
	xor.b64  	%rd3566, %rd3563, %rd3565;
	xor.b64  	%rd3567, %rd3566, %rd3564;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2776,%dummy}, %rd3032;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2777}, %rd3032;
	}
	shf.r.wrap.b32 	%r2778, %r2777, %r2776, 1;
	shf.r.wrap.b32 	%r2779, %r2776, %r2777, 1;
	mov.b64 	%rd3568, {%r2779, %r2778};
	shf.r.wrap.b32 	%r2780, %r2777, %r2776, 8;
	shf.r.wrap.b32 	%r2781, %r2776, %r2777, 8;
	mov.b64 	%rd3569, {%r2781, %r2780};
	shr.u64 	%rd3570, %rd3032, 7;
	xor.b64  	%rd3571, %rd3568, %rd3570;
	xor.b64  	%rd3572, %rd3571, %rd3569;
	add.s64 	%rd3573, %rd3484, %rd3031;
	add.s64 	%rd3574, %rd3573, %rd3567;
	add.s64 	%rd3575, %rd3574, %rd3572;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2782,%dummy}, %rd3562;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2783}, %rd3562;
	}
	shf.r.wrap.b32 	%r2784, %r2783, %r2782, 19;
	shf.r.wrap.b32 	%r2785, %r2782, %r2783, 19;
	mov.b64 	%rd3576, {%r2785, %r2784};
	shf.l.wrap.b32 	%r2786, %r2782, %r2783, 3;
	shf.l.wrap.b32 	%r2787, %r2783, %r2782, 3;
	mov.b64 	%rd3577, {%r2787, %r2786};
	shr.u64 	%rd3578, %rd3562, 6;
	xor.b64  	%rd3579, %rd3576, %rd3578;
	xor.b64  	%rd3580, %rd3579, %rd3577;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2788,%dummy}, %rd3033;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2789}, %rd3033;
	}
	shf.r.wrap.b32 	%r2790, %r2789, %r2788, 1;
	shf.r.wrap.b32 	%r2791, %r2788, %r2789, 1;
	mov.b64 	%rd3581, {%r2791, %r2790};
	shf.r.wrap.b32 	%r2792, %r2789, %r2788, 8;
	shf.r.wrap.b32 	%r2793, %r2788, %r2789, 8;
	mov.b64 	%rd3582, {%r2793, %r2792};
	shr.u64 	%rd3583, %rd3033, 7;
	xor.b64  	%rd3584, %rd3581, %rd3583;
	xor.b64  	%rd3585, %rd3584, %rd3582;
	add.s64 	%rd3586, %rd3497, %rd3032;
	add.s64 	%rd3587, %rd3586, %rd3580;
	add.s64 	%rd3588, %rd3587, %rd3585;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2794,%dummy}, %rd3575;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2795}, %rd3575;
	}
	shf.r.wrap.b32 	%r2796, %r2795, %r2794, 19;
	shf.r.wrap.b32 	%r2797, %r2794, %r2795, 19;
	mov.b64 	%rd3589, {%r2797, %r2796};
	shf.l.wrap.b32 	%r2798, %r2794, %r2795, 3;
	shf.l.wrap.b32 	%r2799, %r2795, %r2794, 3;
	mov.b64 	%rd3590, {%r2799, %r2798};
	shr.u64 	%rd3591, %rd3575, 6;
	xor.b64  	%rd3592, %rd3589, %rd3591;
	xor.b64  	%rd3593, %rd3592, %rd3590;
	shf.r.wrap.b32 	%r2800, %r2639, %r2638, 1;
	shf.r.wrap.b32 	%r2801, %r2638, %r2639, 1;
	mov.b64 	%rd3594, {%r2801, %r2800};
	shf.r.wrap.b32 	%r2802, %r2639, %r2638, 8;
	shf.r.wrap.b32 	%r2803, %r2638, %r2639, 8;
	mov.b64 	%rd3595, {%r2803, %r2802};
	shr.u64 	%rd3596, %rd3034, 7;
	xor.b64  	%rd3597, %rd3594, %rd3596;
	xor.b64  	%rd3598, %rd3597, %rd3595;
	add.s64 	%rd3599, %rd3510, %rd3033;
	add.s64 	%rd3600, %rd3599, %rd3593;
	add.s64 	%rd3601, %rd3600, %rd3598;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2804,%dummy}, %rd3588;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2805}, %rd3588;
	}
	shf.r.wrap.b32 	%r2806, %r2805, %r2804, 19;
	shf.r.wrap.b32 	%r2807, %r2804, %r2805, 19;
	mov.b64 	%rd3602, {%r2807, %r2806};
	shf.l.wrap.b32 	%r2808, %r2804, %r2805, 3;
	shf.l.wrap.b32 	%r2809, %r2805, %r2804, 3;
	mov.b64 	%rd3603, {%r2809, %r2808};
	shr.u64 	%rd3604, %rd3588, 6;
	xor.b64  	%rd3605, %rd3602, %rd3604;
	xor.b64  	%rd3606, %rd3605, %rd3603;
	shf.r.wrap.b32 	%r2810, %r2651, %r2650, 1;
	shf.r.wrap.b32 	%r2811, %r2650, %r2651, 1;
	mov.b64 	%rd3607, {%r2811, %r2810};
	shf.r.wrap.b32 	%r2812, %r2651, %r2650, 8;
	shf.r.wrap.b32 	%r2813, %r2650, %r2651, 8;
	mov.b64 	%rd3608, {%r2813, %r2812};
	shr.u64 	%rd3609, %rd3035, 7;
	xor.b64  	%rd3610, %rd3607, %rd3609;
	xor.b64  	%rd3611, %rd3610, %rd3608;
	add.s64 	%rd3612, %rd3523, %rd3034;
	add.s64 	%rd3613, %rd3612, %rd3606;
	add.s64 	%rd3614, %rd3613, %rd3611;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2814,%dummy}, %rd3601;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2815}, %rd3601;
	}
	shf.r.wrap.b32 	%r2816, %r2815, %r2814, 19;
	shf.r.wrap.b32 	%r2817, %r2814, %r2815, 19;
	mov.b64 	%rd3615, {%r2817, %r2816};
	shf.l.wrap.b32 	%r2818, %r2814, %r2815, 3;
	shf.l.wrap.b32 	%r2819, %r2815, %r2814, 3;
	mov.b64 	%rd3616, {%r2819, %r2818};
	shr.u64 	%rd3617, %rd3601, 6;
	xor.b64  	%rd3618, %rd3615, %rd3617;
	xor.b64  	%rd3619, %rd3618, %rd3616;
	shf.r.wrap.b32 	%r2820, %r2663, %r2662, 1;
	shf.r.wrap.b32 	%r2821, %r2662, %r2663, 1;
	mov.b64 	%rd3620, {%r2821, %r2820};
	shf.r.wrap.b32 	%r2822, %r2663, %r2662, 8;
	shf.r.wrap.b32 	%r2823, %r2662, %r2663, 8;
	mov.b64 	%rd3621, {%r2823, %r2822};
	shr.u64 	%rd3622, %rd3432, 7;
	xor.b64  	%rd3623, %rd3620, %rd3622;
	xor.b64  	%rd3624, %rd3623, %rd3621;
	add.s64 	%rd3625, %rd3536, %rd3035;
	add.s64 	%rd3626, %rd3625, %rd3619;
	add.s64 	%rd3627, %rd3626, %rd3624;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2824,%dummy}, %rd3408;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2825}, %rd3408;
	}
	shf.r.wrap.b32 	%r2826, %r2825, %r2824, 14;
	shf.r.wrap.b32 	%r2827, %r2824, %r2825, 14;
	mov.b64 	%rd3628, {%r2827, %r2826};
	shf.r.wrap.b32 	%r2828, %r2825, %r2824, 18;
	shf.r.wrap.b32 	%r2829, %r2824, %r2825, 18;
	mov.b64 	%rd3629, {%r2829, %r2828};
	xor.b64  	%rd3630, %rd3629, %rd3628;
	shf.l.wrap.b32 	%r2830, %r2824, %r2825, 23;
	shf.l.wrap.b32 	%r2831, %r2825, %r2824, 23;
	mov.b64 	%rd3631, {%r2831, %r2830};
	xor.b64  	%rd3632, %rd3630, %rd3631;
	xor.b64  	%rd3633, %rd3384, %rd3360;
	and.b64  	%rd3634, %rd3633, %rd3408;
	xor.b64  	%rd3635, %rd3634, %rd3360;
	add.s64 	%rd3636, %rd3635, %rd3336;
	add.s64 	%rd3637, %rd3636, %rd3432;
	add.s64 	%rd3638, %rd3637, %rd12871;
	add.s64 	%rd3639, %rd3638, %rd3632;
	add.s64 	%rd3640, %rd3639, %rd3347;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2832,%dummy}, %rd3419;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2833}, %rd3419;
	}
	shf.r.wrap.b32 	%r2834, %r2833, %r2832, 28;
	shf.r.wrap.b32 	%r2835, %r2832, %r2833, 28;
	mov.b64 	%rd3641, {%r2835, %r2834};
	shf.l.wrap.b32 	%r2836, %r2832, %r2833, 30;
	shf.l.wrap.b32 	%r2837, %r2833, %r2832, 30;
	mov.b64 	%rd3642, {%r2837, %r2836};
	xor.b64  	%rd3643, %rd3642, %rd3641;
	shf.l.wrap.b32 	%r2838, %r2832, %r2833, 25;
	shf.l.wrap.b32 	%r2839, %r2833, %r2832, 25;
	mov.b64 	%rd3644, {%r2839, %r2838};
	xor.b64  	%rd3645, %rd3643, %rd3644;
	xor.b64  	%rd3646, %rd3419, %rd3371;
	xor.b64  	%rd3647, %rd3419, %rd3395;
	and.b64  	%rd3648, %rd3647, %rd3646;
	xor.b64  	%rd3649, %rd3648, %rd3419;
	add.s64 	%rd3650, %rd3639, %rd3649;
	add.s64 	%rd3651, %rd3650, %rd3645;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2840,%dummy}, %rd3640;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2841}, %rd3640;
	}
	shf.r.wrap.b32 	%r2842, %r2841, %r2840, 14;
	shf.r.wrap.b32 	%r2843, %r2840, %r2841, 14;
	mov.b64 	%rd3652, {%r2843, %r2842};
	shf.r.wrap.b32 	%r2844, %r2841, %r2840, 18;
	shf.r.wrap.b32 	%r2845, %r2840, %r2841, 18;
	mov.b64 	%rd3653, {%r2845, %r2844};
	xor.b64  	%rd3654, %rd3653, %rd3652;
	shf.l.wrap.b32 	%r2846, %r2840, %r2841, 23;
	shf.l.wrap.b32 	%r2847, %r2841, %r2840, 23;
	mov.b64 	%rd3655, {%r2847, %r2846};
	xor.b64  	%rd3656, %rd3654, %rd3655;
	xor.b64  	%rd3657, %rd3408, %rd3384;
	and.b64  	%rd3658, %rd3640, %rd3657;
	xor.b64  	%rd3659, %rd3658, %rd3384;
	add.s64 	%rd3660, %rd3445, %rd3360;
	add.s64 	%rd3661, %rd3660, %rd12872;
	add.s64 	%rd3662, %rd3661, %rd3659;
	add.s64 	%rd3663, %rd3662, %rd3656;
	add.s64 	%rd3664, %rd3663, %rd3371;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2848,%dummy}, %rd3651;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2849}, %rd3651;
	}
	shf.r.wrap.b32 	%r2850, %r2849, %r2848, 28;
	shf.r.wrap.b32 	%r2851, %r2848, %r2849, 28;
	mov.b64 	%rd3665, {%r2851, %r2850};
	shf.l.wrap.b32 	%r2852, %r2848, %r2849, 30;
	shf.l.wrap.b32 	%r2853, %r2849, %r2848, 30;
	mov.b64 	%rd3666, {%r2853, %r2852};
	xor.b64  	%rd3667, %rd3666, %rd3665;
	shf.l.wrap.b32 	%r2854, %r2848, %r2849, 25;
	shf.l.wrap.b32 	%r2855, %r2849, %r2848, 25;
	mov.b64 	%rd3668, {%r2855, %r2854};
	xor.b64  	%rd3669, %rd3667, %rd3668;
	xor.b64  	%rd3670, %rd3651, %rd3395;
	xor.b64  	%rd3671, %rd3651, %rd3419;
	and.b64  	%rd3672, %rd3671, %rd3670;
	xor.b64  	%rd3673, %rd3672, %rd3651;
	add.s64 	%rd3674, %rd3663, %rd3673;
	add.s64 	%rd3675, %rd3674, %rd3669;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2856,%dummy}, %rd3664;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2857}, %rd3664;
	}
	shf.r.wrap.b32 	%r2858, %r2857, %r2856, 14;
	shf.r.wrap.b32 	%r2859, %r2856, %r2857, 14;
	mov.b64 	%rd3676, {%r2859, %r2858};
	shf.r.wrap.b32 	%r2860, %r2857, %r2856, 18;
	shf.r.wrap.b32 	%r2861, %r2856, %r2857, 18;
	mov.b64 	%rd3677, {%r2861, %r2860};
	xor.b64  	%rd3678, %rd3677, %rd3676;
	shf.l.wrap.b32 	%r2862, %r2856, %r2857, 23;
	shf.l.wrap.b32 	%r2863, %r2857, %r2856, 23;
	mov.b64 	%rd3679, {%r2863, %r2862};
	xor.b64  	%rd3680, %rd3678, %rd3679;
	xor.b64  	%rd3681, %rd3640, %rd3408;
	and.b64  	%rd3682, %rd3664, %rd3681;
	xor.b64  	%rd3683, %rd3682, %rd3408;
	add.s64 	%rd3684, %rd3458, %rd3384;
	add.s64 	%rd3685, %rd3684, %rd12873;
	add.s64 	%rd3686, %rd3685, %rd3683;
	add.s64 	%rd3687, %rd3686, %rd3680;
	add.s64 	%rd3688, %rd3687, %rd3395;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2864,%dummy}, %rd3675;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2865}, %rd3675;
	}
	shf.r.wrap.b32 	%r2866, %r2865, %r2864, 28;
	shf.r.wrap.b32 	%r2867, %r2864, %r2865, 28;
	mov.b64 	%rd3689, {%r2867, %r2866};
	shf.l.wrap.b32 	%r2868, %r2864, %r2865, 30;
	shf.l.wrap.b32 	%r2869, %r2865, %r2864, 30;
	mov.b64 	%rd3690, {%r2869, %r2868};
	xor.b64  	%rd3691, %rd3690, %rd3689;
	shf.l.wrap.b32 	%r2870, %r2864, %r2865, 25;
	shf.l.wrap.b32 	%r2871, %r2865, %r2864, 25;
	mov.b64 	%rd3692, {%r2871, %r2870};
	xor.b64  	%rd3693, %rd3691, %rd3692;
	xor.b64  	%rd3694, %rd3675, %rd3419;
	xor.b64  	%rd3695, %rd3675, %rd3651;
	and.b64  	%rd3696, %rd3695, %rd3694;
	xor.b64  	%rd3697, %rd3696, %rd3675;
	add.s64 	%rd3698, %rd3687, %rd3697;
	add.s64 	%rd3699, %rd3698, %rd3693;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2872,%dummy}, %rd3688;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2873}, %rd3688;
	}
	shf.r.wrap.b32 	%r2874, %r2873, %r2872, 14;
	shf.r.wrap.b32 	%r2875, %r2872, %r2873, 14;
	mov.b64 	%rd3700, {%r2875, %r2874};
	shf.r.wrap.b32 	%r2876, %r2873, %r2872, 18;
	shf.r.wrap.b32 	%r2877, %r2872, %r2873, 18;
	mov.b64 	%rd3701, {%r2877, %r2876};
	xor.b64  	%rd3702, %rd3701, %rd3700;
	shf.l.wrap.b32 	%r2878, %r2872, %r2873, 23;
	shf.l.wrap.b32 	%r2879, %r2873, %r2872, 23;
	mov.b64 	%rd3703, {%r2879, %r2878};
	xor.b64  	%rd3704, %rd3702, %rd3703;
	xor.b64  	%rd3705, %rd3664, %rd3640;
	and.b64  	%rd3706, %rd3688, %rd3705;
	xor.b64  	%rd3707, %rd3706, %rd3640;
	add.s64 	%rd3708, %rd3471, %rd3408;
	add.s64 	%rd3709, %rd3708, %rd12874;
	add.s64 	%rd3710, %rd3709, %rd3707;
	add.s64 	%rd3711, %rd3710, %rd3704;
	add.s64 	%rd3712, %rd3711, %rd3419;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2880,%dummy}, %rd3699;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2881}, %rd3699;
	}
	shf.r.wrap.b32 	%r2882, %r2881, %r2880, 28;
	shf.r.wrap.b32 	%r2883, %r2880, %r2881, 28;
	mov.b64 	%rd3713, {%r2883, %r2882};
	shf.l.wrap.b32 	%r2884, %r2880, %r2881, 30;
	shf.l.wrap.b32 	%r2885, %r2881, %r2880, 30;
	mov.b64 	%rd3714, {%r2885, %r2884};
	xor.b64  	%rd3715, %rd3714, %rd3713;
	shf.l.wrap.b32 	%r2886, %r2880, %r2881, 25;
	shf.l.wrap.b32 	%r2887, %r2881, %r2880, 25;
	mov.b64 	%rd3716, {%r2887, %r2886};
	xor.b64  	%rd3717, %rd3715, %rd3716;
	xor.b64  	%rd3718, %rd3699, %rd3651;
	xor.b64  	%rd3719, %rd3699, %rd3675;
	and.b64  	%rd3720, %rd3719, %rd3718;
	xor.b64  	%rd3721, %rd3720, %rd3699;
	add.s64 	%rd3722, %rd3711, %rd3721;
	add.s64 	%rd3723, %rd3722, %rd3717;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2888,%dummy}, %rd3712;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2889}, %rd3712;
	}
	shf.r.wrap.b32 	%r2890, %r2889, %r2888, 14;
	shf.r.wrap.b32 	%r2891, %r2888, %r2889, 14;
	mov.b64 	%rd3724, {%r2891, %r2890};
	shf.r.wrap.b32 	%r2892, %r2889, %r2888, 18;
	shf.r.wrap.b32 	%r2893, %r2888, %r2889, 18;
	mov.b64 	%rd3725, {%r2893, %r2892};
	xor.b64  	%rd3726, %rd3725, %rd3724;
	shf.l.wrap.b32 	%r2894, %r2888, %r2889, 23;
	shf.l.wrap.b32 	%r2895, %r2889, %r2888, 23;
	mov.b64 	%rd3727, {%r2895, %r2894};
	xor.b64  	%rd3728, %rd3726, %rd3727;
	xor.b64  	%rd3729, %rd3688, %rd3664;
	and.b64  	%rd3730, %rd3712, %rd3729;
	xor.b64  	%rd3731, %rd3730, %rd3664;
	add.s64 	%rd3732, %rd3640, %rd3484;
	add.s64 	%rd3733, %rd3732, %rd12875;
	add.s64 	%rd3734, %rd3733, %rd3731;
	add.s64 	%rd3735, %rd3734, %rd3728;
	add.s64 	%rd3736, %rd3735, %rd3651;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2896,%dummy}, %rd3723;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2897}, %rd3723;
	}
	shf.r.wrap.b32 	%r2898, %r2897, %r2896, 28;
	shf.r.wrap.b32 	%r2899, %r2896, %r2897, 28;
	mov.b64 	%rd3737, {%r2899, %r2898};
	shf.l.wrap.b32 	%r2900, %r2896, %r2897, 30;
	shf.l.wrap.b32 	%r2901, %r2897, %r2896, 30;
	mov.b64 	%rd3738, {%r2901, %r2900};
	xor.b64  	%rd3739, %rd3738, %rd3737;
	shf.l.wrap.b32 	%r2902, %r2896, %r2897, 25;
	shf.l.wrap.b32 	%r2903, %r2897, %r2896, 25;
	mov.b64 	%rd3740, {%r2903, %r2902};
	xor.b64  	%rd3741, %rd3739, %rd3740;
	xor.b64  	%rd3742, %rd3723, %rd3675;
	xor.b64  	%rd3743, %rd3723, %rd3699;
	and.b64  	%rd3744, %rd3743, %rd3742;
	xor.b64  	%rd3745, %rd3744, %rd3723;
	add.s64 	%rd3746, %rd3735, %rd3745;
	add.s64 	%rd3747, %rd3746, %rd3741;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2904,%dummy}, %rd3736;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2905}, %rd3736;
	}
	shf.r.wrap.b32 	%r2906, %r2905, %r2904, 14;
	shf.r.wrap.b32 	%r2907, %r2904, %r2905, 14;
	mov.b64 	%rd3748, {%r2907, %r2906};
	shf.r.wrap.b32 	%r2908, %r2905, %r2904, 18;
	shf.r.wrap.b32 	%r2909, %r2904, %r2905, 18;
	mov.b64 	%rd3749, {%r2909, %r2908};
	xor.b64  	%rd3750, %rd3749, %rd3748;
	shf.l.wrap.b32 	%r2910, %r2904, %r2905, 23;
	shf.l.wrap.b32 	%r2911, %r2905, %r2904, 23;
	mov.b64 	%rd3751, {%r2911, %r2910};
	xor.b64  	%rd3752, %rd3750, %rd3751;
	xor.b64  	%rd3753, %rd3712, %rd3688;
	and.b64  	%rd3754, %rd3736, %rd3753;
	xor.b64  	%rd3755, %rd3754, %rd3688;
	add.s64 	%rd3756, %rd3664, %rd3497;
	add.s64 	%rd3757, %rd3756, %rd12876;
	add.s64 	%rd3758, %rd3757, %rd3755;
	add.s64 	%rd3759, %rd3758, %rd3752;
	add.s64 	%rd3760, %rd3759, %rd3675;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2912,%dummy}, %rd3747;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2913}, %rd3747;
	}
	shf.r.wrap.b32 	%r2914, %r2913, %r2912, 28;
	shf.r.wrap.b32 	%r2915, %r2912, %r2913, 28;
	mov.b64 	%rd3761, {%r2915, %r2914};
	shf.l.wrap.b32 	%r2916, %r2912, %r2913, 30;
	shf.l.wrap.b32 	%r2917, %r2913, %r2912, 30;
	mov.b64 	%rd3762, {%r2917, %r2916};
	xor.b64  	%rd3763, %rd3762, %rd3761;
	shf.l.wrap.b32 	%r2918, %r2912, %r2913, 25;
	shf.l.wrap.b32 	%r2919, %r2913, %r2912, 25;
	mov.b64 	%rd3764, {%r2919, %r2918};
	xor.b64  	%rd3765, %rd3763, %rd3764;
	xor.b64  	%rd3766, %rd3747, %rd3699;
	xor.b64  	%rd3767, %rd3747, %rd3723;
	and.b64  	%rd3768, %rd3767, %rd3766;
	xor.b64  	%rd3769, %rd3768, %rd3747;
	add.s64 	%rd3770, %rd3759, %rd3769;
	add.s64 	%rd3771, %rd3770, %rd3765;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2920,%dummy}, %rd3760;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2921}, %rd3760;
	}
	shf.r.wrap.b32 	%r2922, %r2921, %r2920, 14;
	shf.r.wrap.b32 	%r2923, %r2920, %r2921, 14;
	mov.b64 	%rd3772, {%r2923, %r2922};
	shf.r.wrap.b32 	%r2924, %r2921, %r2920, 18;
	shf.r.wrap.b32 	%r2925, %r2920, %r2921, 18;
	mov.b64 	%rd3773, {%r2925, %r2924};
	xor.b64  	%rd3774, %rd3773, %rd3772;
	shf.l.wrap.b32 	%r2926, %r2920, %r2921, 23;
	shf.l.wrap.b32 	%r2927, %r2921, %r2920, 23;
	mov.b64 	%rd3775, {%r2927, %r2926};
	xor.b64  	%rd3776, %rd3774, %rd3775;
	xor.b64  	%rd3777, %rd3736, %rd3712;
	and.b64  	%rd3778, %rd3760, %rd3777;
	xor.b64  	%rd3779, %rd3778, %rd3712;
	add.s64 	%rd3780, %rd3688, %rd3510;
	add.s64 	%rd3781, %rd3780, %rd12877;
	add.s64 	%rd3782, %rd3781, %rd3779;
	add.s64 	%rd3783, %rd3782, %rd3776;
	add.s64 	%rd3784, %rd3783, %rd3699;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2928,%dummy}, %rd3771;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2929}, %rd3771;
	}
	shf.r.wrap.b32 	%r2930, %r2929, %r2928, 28;
	shf.r.wrap.b32 	%r2931, %r2928, %r2929, 28;
	mov.b64 	%rd3785, {%r2931, %r2930};
	shf.l.wrap.b32 	%r2932, %r2928, %r2929, 30;
	shf.l.wrap.b32 	%r2933, %r2929, %r2928, 30;
	mov.b64 	%rd3786, {%r2933, %r2932};
	xor.b64  	%rd3787, %rd3786, %rd3785;
	shf.l.wrap.b32 	%r2934, %r2928, %r2929, 25;
	shf.l.wrap.b32 	%r2935, %r2929, %r2928, 25;
	mov.b64 	%rd3788, {%r2935, %r2934};
	xor.b64  	%rd3789, %rd3787, %rd3788;
	xor.b64  	%rd3790, %rd3771, %rd3723;
	xor.b64  	%rd3791, %rd3771, %rd3747;
	and.b64  	%rd3792, %rd3791, %rd3790;
	xor.b64  	%rd3793, %rd3792, %rd3771;
	add.s64 	%rd3794, %rd3783, %rd3793;
	add.s64 	%rd3795, %rd3794, %rd3789;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2936,%dummy}, %rd3784;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2937}, %rd3784;
	}
	shf.r.wrap.b32 	%r2938, %r2937, %r2936, 14;
	shf.r.wrap.b32 	%r2939, %r2936, %r2937, 14;
	mov.b64 	%rd3796, {%r2939, %r2938};
	shf.r.wrap.b32 	%r2940, %r2937, %r2936, 18;
	shf.r.wrap.b32 	%r2941, %r2936, %r2937, 18;
	mov.b64 	%rd3797, {%r2941, %r2940};
	xor.b64  	%rd3798, %rd3797, %rd3796;
	shf.l.wrap.b32 	%r2942, %r2936, %r2937, 23;
	shf.l.wrap.b32 	%r2943, %r2937, %r2936, 23;
	mov.b64 	%rd3799, {%r2943, %r2942};
	xor.b64  	%rd3800, %rd3798, %rd3799;
	xor.b64  	%rd3801, %rd3760, %rd3736;
	and.b64  	%rd3802, %rd3784, %rd3801;
	xor.b64  	%rd3803, %rd3802, %rd3736;
	add.s64 	%rd3804, %rd3712, %rd3523;
	add.s64 	%rd3805, %rd3804, %rd12878;
	add.s64 	%rd3806, %rd3805, %rd3803;
	add.s64 	%rd3807, %rd3806, %rd3800;
	add.s64 	%rd3808, %rd3807, %rd3723;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2944,%dummy}, %rd3795;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2945}, %rd3795;
	}
	shf.r.wrap.b32 	%r2946, %r2945, %r2944, 28;
	shf.r.wrap.b32 	%r2947, %r2944, %r2945, 28;
	mov.b64 	%rd3809, {%r2947, %r2946};
	shf.l.wrap.b32 	%r2948, %r2944, %r2945, 30;
	shf.l.wrap.b32 	%r2949, %r2945, %r2944, 30;
	mov.b64 	%rd3810, {%r2949, %r2948};
	xor.b64  	%rd3811, %rd3810, %rd3809;
	shf.l.wrap.b32 	%r2950, %r2944, %r2945, 25;
	shf.l.wrap.b32 	%r2951, %r2945, %r2944, 25;
	mov.b64 	%rd3812, {%r2951, %r2950};
	xor.b64  	%rd3813, %rd3811, %rd3812;
	xor.b64  	%rd3814, %rd3795, %rd3747;
	xor.b64  	%rd3815, %rd3795, %rd3771;
	and.b64  	%rd3816, %rd3815, %rd3814;
	xor.b64  	%rd3817, %rd3816, %rd3795;
	add.s64 	%rd3818, %rd3807, %rd3817;
	add.s64 	%rd3819, %rd3818, %rd3813;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2952,%dummy}, %rd3808;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2953}, %rd3808;
	}
	shf.r.wrap.b32 	%r2954, %r2953, %r2952, 14;
	shf.r.wrap.b32 	%r2955, %r2952, %r2953, 14;
	mov.b64 	%rd3820, {%r2955, %r2954};
	shf.r.wrap.b32 	%r2956, %r2953, %r2952, 18;
	shf.r.wrap.b32 	%r2957, %r2952, %r2953, 18;
	mov.b64 	%rd3821, {%r2957, %r2956};
	xor.b64  	%rd3822, %rd3821, %rd3820;
	shf.l.wrap.b32 	%r2958, %r2952, %r2953, 23;
	shf.l.wrap.b32 	%r2959, %r2953, %r2952, 23;
	mov.b64 	%rd3823, {%r2959, %r2958};
	xor.b64  	%rd3824, %rd3822, %rd3823;
	xor.b64  	%rd3825, %rd3784, %rd3760;
	and.b64  	%rd3826, %rd3808, %rd3825;
	xor.b64  	%rd3827, %rd3826, %rd3760;
	add.s64 	%rd3828, %rd3736, %rd3536;
	add.s64 	%rd3829, %rd3828, %rd12879;
	add.s64 	%rd3830, %rd3829, %rd3827;
	add.s64 	%rd3831, %rd3830, %rd3824;
	add.s64 	%rd3832, %rd3831, %rd3747;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2960,%dummy}, %rd3819;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2961}, %rd3819;
	}
	shf.r.wrap.b32 	%r2962, %r2961, %r2960, 28;
	shf.r.wrap.b32 	%r2963, %r2960, %r2961, 28;
	mov.b64 	%rd3833, {%r2963, %r2962};
	shf.l.wrap.b32 	%r2964, %r2960, %r2961, 30;
	shf.l.wrap.b32 	%r2965, %r2961, %r2960, 30;
	mov.b64 	%rd3834, {%r2965, %r2964};
	xor.b64  	%rd3835, %rd3834, %rd3833;
	shf.l.wrap.b32 	%r2966, %r2960, %r2961, 25;
	shf.l.wrap.b32 	%r2967, %r2961, %r2960, 25;
	mov.b64 	%rd3836, {%r2967, %r2966};
	xor.b64  	%rd3837, %rd3835, %rd3836;
	xor.b64  	%rd3838, %rd3819, %rd3771;
	xor.b64  	%rd3839, %rd3819, %rd3795;
	and.b64  	%rd3840, %rd3839, %rd3838;
	xor.b64  	%rd3841, %rd3840, %rd3819;
	add.s64 	%rd3842, %rd3831, %rd3841;
	add.s64 	%rd3843, %rd3842, %rd3837;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2968,%dummy}, %rd3832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2969}, %rd3832;
	}
	shf.r.wrap.b32 	%r2970, %r2969, %r2968, 14;
	shf.r.wrap.b32 	%r2971, %r2968, %r2969, 14;
	mov.b64 	%rd3844, {%r2971, %r2970};
	shf.r.wrap.b32 	%r2972, %r2969, %r2968, 18;
	shf.r.wrap.b32 	%r2973, %r2968, %r2969, 18;
	mov.b64 	%rd3845, {%r2973, %r2972};
	xor.b64  	%rd3846, %rd3845, %rd3844;
	shf.l.wrap.b32 	%r2974, %r2968, %r2969, 23;
	shf.l.wrap.b32 	%r2975, %r2969, %r2968, 23;
	mov.b64 	%rd3847, {%r2975, %r2974};
	xor.b64  	%rd3848, %rd3846, %rd3847;
	xor.b64  	%rd3849, %rd3808, %rd3784;
	and.b64  	%rd3850, %rd3832, %rd3849;
	xor.b64  	%rd3851, %rd3850, %rd3784;
	add.s64 	%rd3852, %rd3760, %rd3549;
	add.s64 	%rd3853, %rd3852, %rd12880;
	add.s64 	%rd3854, %rd3853, %rd3851;
	add.s64 	%rd3855, %rd3854, %rd3848;
	add.s64 	%rd3856, %rd3855, %rd3771;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2976,%dummy}, %rd3843;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2977}, %rd3843;
	}
	shf.r.wrap.b32 	%r2978, %r2977, %r2976, 28;
	shf.r.wrap.b32 	%r2979, %r2976, %r2977, 28;
	mov.b64 	%rd3857, {%r2979, %r2978};
	shf.l.wrap.b32 	%r2980, %r2976, %r2977, 30;
	shf.l.wrap.b32 	%r2981, %r2977, %r2976, 30;
	mov.b64 	%rd3858, {%r2981, %r2980};
	xor.b64  	%rd3859, %rd3858, %rd3857;
	shf.l.wrap.b32 	%r2982, %r2976, %r2977, 25;
	shf.l.wrap.b32 	%r2983, %r2977, %r2976, 25;
	mov.b64 	%rd3860, {%r2983, %r2982};
	xor.b64  	%rd3861, %rd3859, %rd3860;
	xor.b64  	%rd3862, %rd3843, %rd3795;
	xor.b64  	%rd3863, %rd3843, %rd3819;
	and.b64  	%rd3864, %rd3863, %rd3862;
	xor.b64  	%rd3865, %rd3864, %rd3843;
	add.s64 	%rd3866, %rd3855, %rd3865;
	add.s64 	%rd3867, %rd3866, %rd3861;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2984,%dummy}, %rd3856;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2985}, %rd3856;
	}
	shf.r.wrap.b32 	%r2986, %r2985, %r2984, 14;
	shf.r.wrap.b32 	%r2987, %r2984, %r2985, 14;
	mov.b64 	%rd3868, {%r2987, %r2986};
	shf.r.wrap.b32 	%r2988, %r2985, %r2984, 18;
	shf.r.wrap.b32 	%r2989, %r2984, %r2985, 18;
	mov.b64 	%rd3869, {%r2989, %r2988};
	xor.b64  	%rd3870, %rd3869, %rd3868;
	shf.l.wrap.b32 	%r2990, %r2984, %r2985, 23;
	shf.l.wrap.b32 	%r2991, %r2985, %r2984, 23;
	mov.b64 	%rd3871, {%r2991, %r2990};
	xor.b64  	%rd3872, %rd3870, %rd3871;
	xor.b64  	%rd3873, %rd3832, %rd3808;
	and.b64  	%rd3874, %rd3856, %rd3873;
	xor.b64  	%rd3875, %rd3874, %rd3808;
	add.s64 	%rd3876, %rd3784, %rd3562;
	add.s64 	%rd3877, %rd3876, %rd12881;
	add.s64 	%rd3878, %rd3877, %rd3875;
	add.s64 	%rd3879, %rd3878, %rd3872;
	add.s64 	%rd3880, %rd3879, %rd3795;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2992,%dummy}, %rd3867;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2993}, %rd3867;
	}
	shf.r.wrap.b32 	%r2994, %r2993, %r2992, 28;
	shf.r.wrap.b32 	%r2995, %r2992, %r2993, 28;
	mov.b64 	%rd3881, {%r2995, %r2994};
	shf.l.wrap.b32 	%r2996, %r2992, %r2993, 30;
	shf.l.wrap.b32 	%r2997, %r2993, %r2992, 30;
	mov.b64 	%rd3882, {%r2997, %r2996};
	xor.b64  	%rd3883, %rd3882, %rd3881;
	shf.l.wrap.b32 	%r2998, %r2992, %r2993, 25;
	shf.l.wrap.b32 	%r2999, %r2993, %r2992, 25;
	mov.b64 	%rd3884, {%r2999, %r2998};
	xor.b64  	%rd3885, %rd3883, %rd3884;
	xor.b64  	%rd3886, %rd3867, %rd3819;
	xor.b64  	%rd3887, %rd3867, %rd3843;
	and.b64  	%rd3888, %rd3887, %rd3886;
	xor.b64  	%rd3889, %rd3888, %rd3867;
	add.s64 	%rd3890, %rd3879, %rd3889;
	add.s64 	%rd3891, %rd3890, %rd3885;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3000,%dummy}, %rd3880;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3001}, %rd3880;
	}
	shf.r.wrap.b32 	%r3002, %r3001, %r3000, 14;
	shf.r.wrap.b32 	%r3003, %r3000, %r3001, 14;
	mov.b64 	%rd3892, {%r3003, %r3002};
	shf.r.wrap.b32 	%r3004, %r3001, %r3000, 18;
	shf.r.wrap.b32 	%r3005, %r3000, %r3001, 18;
	mov.b64 	%rd3893, {%r3005, %r3004};
	xor.b64  	%rd3894, %rd3893, %rd3892;
	shf.l.wrap.b32 	%r3006, %r3000, %r3001, 23;
	shf.l.wrap.b32 	%r3007, %r3001, %r3000, 23;
	mov.b64 	%rd3895, {%r3007, %r3006};
	xor.b64  	%rd3896, %rd3894, %rd3895;
	xor.b64  	%rd3897, %rd3856, %rd3832;
	and.b64  	%rd3898, %rd3880, %rd3897;
	xor.b64  	%rd3899, %rd3898, %rd3832;
	add.s64 	%rd3900, %rd3808, %rd3575;
	add.s64 	%rd3901, %rd3900, %rd12882;
	add.s64 	%rd3902, %rd3901, %rd3899;
	add.s64 	%rd3903, %rd3902, %rd3896;
	add.s64 	%rd3904, %rd3903, %rd3819;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3008,%dummy}, %rd3891;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3009}, %rd3891;
	}
	shf.r.wrap.b32 	%r3010, %r3009, %r3008, 28;
	shf.r.wrap.b32 	%r3011, %r3008, %r3009, 28;
	mov.b64 	%rd3905, {%r3011, %r3010};
	shf.l.wrap.b32 	%r3012, %r3008, %r3009, 30;
	shf.l.wrap.b32 	%r3013, %r3009, %r3008, 30;
	mov.b64 	%rd3906, {%r3013, %r3012};
	xor.b64  	%rd3907, %rd3906, %rd3905;
	shf.l.wrap.b32 	%r3014, %r3008, %r3009, 25;
	shf.l.wrap.b32 	%r3015, %r3009, %r3008, 25;
	mov.b64 	%rd3908, {%r3015, %r3014};
	xor.b64  	%rd3909, %rd3907, %rd3908;
	xor.b64  	%rd3910, %rd3891, %rd3843;
	xor.b64  	%rd3911, %rd3891, %rd3867;
	and.b64  	%rd3912, %rd3911, %rd3910;
	xor.b64  	%rd3913, %rd3912, %rd3891;
	add.s64 	%rd3914, %rd3903, %rd3913;
	add.s64 	%rd3915, %rd3914, %rd3909;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3016,%dummy}, %rd3904;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3017}, %rd3904;
	}
	shf.r.wrap.b32 	%r3018, %r3017, %r3016, 14;
	shf.r.wrap.b32 	%r3019, %r3016, %r3017, 14;
	mov.b64 	%rd3916, {%r3019, %r3018};
	shf.r.wrap.b32 	%r3020, %r3017, %r3016, 18;
	shf.r.wrap.b32 	%r3021, %r3016, %r3017, 18;
	mov.b64 	%rd3917, {%r3021, %r3020};
	xor.b64  	%rd3918, %rd3917, %rd3916;
	shf.l.wrap.b32 	%r3022, %r3016, %r3017, 23;
	shf.l.wrap.b32 	%r3023, %r3017, %r3016, 23;
	mov.b64 	%rd3919, {%r3023, %r3022};
	xor.b64  	%rd3920, %rd3918, %rd3919;
	xor.b64  	%rd3921, %rd3880, %rd3856;
	and.b64  	%rd3922, %rd3904, %rd3921;
	xor.b64  	%rd3923, %rd3922, %rd3856;
	add.s64 	%rd3924, %rd3832, %rd3588;
	add.s64 	%rd3925, %rd3924, %rd12773;
	add.s64 	%rd3926, %rd3925, %rd3923;
	add.s64 	%rd3927, %rd3926, %rd3920;
	add.s64 	%rd3928, %rd3927, %rd3843;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3024,%dummy}, %rd3915;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3025}, %rd3915;
	}
	shf.r.wrap.b32 	%r3026, %r3025, %r3024, 28;
	shf.r.wrap.b32 	%r3027, %r3024, %r3025, 28;
	mov.b64 	%rd3929, {%r3027, %r3026};
	shf.l.wrap.b32 	%r3028, %r3024, %r3025, 30;
	shf.l.wrap.b32 	%r3029, %r3025, %r3024, 30;
	mov.b64 	%rd3930, {%r3029, %r3028};
	xor.b64  	%rd3931, %rd3930, %rd3929;
	shf.l.wrap.b32 	%r3030, %r3024, %r3025, 25;
	shf.l.wrap.b32 	%r3031, %r3025, %r3024, 25;
	mov.b64 	%rd3932, {%r3031, %r3030};
	xor.b64  	%rd3933, %rd3931, %rd3932;
	xor.b64  	%rd3934, %rd3915, %rd3867;
	xor.b64  	%rd3935, %rd3915, %rd3891;
	and.b64  	%rd3936, %rd3935, %rd3934;
	xor.b64  	%rd3937, %rd3936, %rd3915;
	add.s64 	%rd3938, %rd3927, %rd3937;
	add.s64 	%rd3939, %rd3938, %rd3933;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3032,%dummy}, %rd3928;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3033}, %rd3928;
	}
	shf.r.wrap.b32 	%r3034, %r3033, %r3032, 14;
	shf.r.wrap.b32 	%r3035, %r3032, %r3033, 14;
	mov.b64 	%rd3940, {%r3035, %r3034};
	shf.r.wrap.b32 	%r3036, %r3033, %r3032, 18;
	shf.r.wrap.b32 	%r3037, %r3032, %r3033, 18;
	mov.b64 	%rd3941, {%r3037, %r3036};
	xor.b64  	%rd3942, %rd3941, %rd3940;
	shf.l.wrap.b32 	%r3038, %r3032, %r3033, 23;
	shf.l.wrap.b32 	%r3039, %r3033, %r3032, 23;
	mov.b64 	%rd3943, {%r3039, %r3038};
	xor.b64  	%rd3944, %rd3942, %rd3943;
	xor.b64  	%rd3945, %rd3904, %rd3880;
	and.b64  	%rd3946, %rd3928, %rd3945;
	xor.b64  	%rd3947, %rd3946, %rd3880;
	add.s64 	%rd3948, %rd3856, %rd3601;
	add.s64 	%rd3949, %rd3948, %rd12774;
	add.s64 	%rd3950, %rd3949, %rd3947;
	add.s64 	%rd3951, %rd3950, %rd3944;
	add.s64 	%rd3952, %rd3951, %rd3867;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3040,%dummy}, %rd3939;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3041}, %rd3939;
	}
	shf.r.wrap.b32 	%r3042, %r3041, %r3040, 28;
	shf.r.wrap.b32 	%r3043, %r3040, %r3041, 28;
	mov.b64 	%rd3953, {%r3043, %r3042};
	shf.l.wrap.b32 	%r3044, %r3040, %r3041, 30;
	shf.l.wrap.b32 	%r3045, %r3041, %r3040, 30;
	mov.b64 	%rd3954, {%r3045, %r3044};
	xor.b64  	%rd3955, %rd3954, %rd3953;
	shf.l.wrap.b32 	%r3046, %r3040, %r3041, 25;
	shf.l.wrap.b32 	%r3047, %r3041, %r3040, 25;
	mov.b64 	%rd3956, {%r3047, %r3046};
	xor.b64  	%rd3957, %rd3955, %rd3956;
	xor.b64  	%rd3958, %rd3939, %rd3891;
	xor.b64  	%rd3959, %rd3939, %rd3915;
	and.b64  	%rd3960, %rd3959, %rd3958;
	xor.b64  	%rd3961, %rd3960, %rd3939;
	add.s64 	%rd3962, %rd3951, %rd3961;
	add.s64 	%rd3963, %rd3962, %rd3957;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3048,%dummy}, %rd3952;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3049}, %rd3952;
	}
	shf.r.wrap.b32 	%r3050, %r3049, %r3048, 14;
	shf.r.wrap.b32 	%r3051, %r3048, %r3049, 14;
	mov.b64 	%rd3964, {%r3051, %r3050};
	shf.r.wrap.b32 	%r3052, %r3049, %r3048, 18;
	shf.r.wrap.b32 	%r3053, %r3048, %r3049, 18;
	mov.b64 	%rd3965, {%r3053, %r3052};
	xor.b64  	%rd3966, %rd3965, %rd3964;
	shf.l.wrap.b32 	%r3054, %r3048, %r3049, 23;
	shf.l.wrap.b32 	%r3055, %r3049, %r3048, 23;
	mov.b64 	%rd3967, {%r3055, %r3054};
	xor.b64  	%rd3968, %rd3966, %rd3967;
	xor.b64  	%rd3969, %rd3928, %rd3904;
	and.b64  	%rd3970, %rd3952, %rd3969;
	xor.b64  	%rd3971, %rd3970, %rd3904;
	add.s64 	%rd3972, %rd3880, %rd3614;
	add.s64 	%rd3973, %rd3972, %rd12775;
	add.s64 	%rd3974, %rd3973, %rd3971;
	add.s64 	%rd3975, %rd3974, %rd3968;
	add.s64 	%rd3976, %rd3975, %rd3891;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3056,%dummy}, %rd3963;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3057}, %rd3963;
	}
	shf.r.wrap.b32 	%r3058, %r3057, %r3056, 28;
	shf.r.wrap.b32 	%r3059, %r3056, %r3057, 28;
	mov.b64 	%rd3977, {%r3059, %r3058};
	shf.l.wrap.b32 	%r3060, %r3056, %r3057, 30;
	shf.l.wrap.b32 	%r3061, %r3057, %r3056, 30;
	mov.b64 	%rd3978, {%r3061, %r3060};
	xor.b64  	%rd3979, %rd3978, %rd3977;
	shf.l.wrap.b32 	%r3062, %r3056, %r3057, 25;
	shf.l.wrap.b32 	%r3063, %r3057, %r3056, 25;
	mov.b64 	%rd3980, {%r3063, %r3062};
	xor.b64  	%rd3981, %rd3979, %rd3980;
	xor.b64  	%rd3982, %rd3963, %rd3915;
	xor.b64  	%rd3983, %rd3963, %rd3939;
	and.b64  	%rd3984, %rd3983, %rd3982;
	xor.b64  	%rd3985, %rd3984, %rd3963;
	add.s64 	%rd3986, %rd3975, %rd3985;
	add.s64 	%rd3987, %rd3986, %rd3981;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3064,%dummy}, %rd3976;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3065}, %rd3976;
	}
	shf.r.wrap.b32 	%r3066, %r3065, %r3064, 14;
	shf.r.wrap.b32 	%r3067, %r3064, %r3065, 14;
	mov.b64 	%rd3988, {%r3067, %r3066};
	shf.r.wrap.b32 	%r3068, %r3065, %r3064, 18;
	shf.r.wrap.b32 	%r3069, %r3064, %r3065, 18;
	mov.b64 	%rd3989, {%r3069, %r3068};
	xor.b64  	%rd3990, %rd3989, %rd3988;
	shf.l.wrap.b32 	%r3070, %r3064, %r3065, 23;
	shf.l.wrap.b32 	%r3071, %r3065, %r3064, 23;
	mov.b64 	%rd3991, {%r3071, %r3070};
	xor.b64  	%rd3992, %rd3990, %rd3991;
	xor.b64  	%rd3993, %rd3952, %rd3928;
	and.b64  	%rd3994, %rd3976, %rd3993;
	xor.b64  	%rd3995, %rd3994, %rd3928;
	add.s64 	%rd3996, %rd3904, %rd3627;
	add.s64 	%rd3997, %rd3996, %rd12776;
	add.s64 	%rd3998, %rd3997, %rd3995;
	add.s64 	%rd3999, %rd3998, %rd3992;
	add.s64 	%rd4000, %rd3999, %rd3915;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3072,%dummy}, %rd3987;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3073}, %rd3987;
	}
	shf.r.wrap.b32 	%r3074, %r3073, %r3072, 28;
	shf.r.wrap.b32 	%r3075, %r3072, %r3073, 28;
	mov.b64 	%rd4001, {%r3075, %r3074};
	shf.l.wrap.b32 	%r3076, %r3072, %r3073, 30;
	shf.l.wrap.b32 	%r3077, %r3073, %r3072, 30;
	mov.b64 	%rd4002, {%r3077, %r3076};
	xor.b64  	%rd4003, %rd4002, %rd4001;
	shf.l.wrap.b32 	%r3078, %r3072, %r3073, 25;
	shf.l.wrap.b32 	%r3079, %r3073, %r3072, 25;
	mov.b64 	%rd4004, {%r3079, %r3078};
	xor.b64  	%rd4005, %rd4003, %rd4004;
	xor.b64  	%rd4006, %rd3987, %rd3939;
	xor.b64  	%rd4007, %rd3987, %rd3963;
	and.b64  	%rd4008, %rd4007, %rd4006;
	xor.b64  	%rd4009, %rd4008, %rd3987;
	add.s64 	%rd4010, %rd3999, %rd4009;
	add.s64 	%rd4011, %rd4010, %rd4005;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3080,%dummy}, %rd3614;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3081}, %rd3614;
	}
	shf.r.wrap.b32 	%r3082, %r3081, %r3080, 19;
	shf.r.wrap.b32 	%r3083, %r3080, %r3081, 19;
	mov.b64 	%rd4012, {%r3083, %r3082};
	shf.l.wrap.b32 	%r3084, %r3080, %r3081, 3;
	shf.l.wrap.b32 	%r3085, %r3081, %r3080, 3;
	mov.b64 	%rd4013, {%r3085, %r3084};
	shr.u64 	%rd4014, %rd3614, 6;
	xor.b64  	%rd4015, %rd4012, %rd4014;
	xor.b64  	%rd4016, %rd4015, %rd4013;
	shf.r.wrap.b32 	%r3086, %r2675, %r2674, 1;
	shf.r.wrap.b32 	%r3087, %r2674, %r2675, 1;
	mov.b64 	%rd4017, {%r3087, %r3086};
	shf.r.wrap.b32 	%r3088, %r2675, %r2674, 8;
	shf.r.wrap.b32 	%r3089, %r2674, %r2675, 8;
	mov.b64 	%rd4018, {%r3089, %r3088};
	shr.u64 	%rd4019, %rd3445, 7;
	xor.b64  	%rd4020, %rd4017, %rd4019;
	xor.b64  	%rd4021, %rd4020, %rd4018;
	add.s64 	%rd4022, %rd3549, %rd3432;
	add.s64 	%rd4023, %rd4022, %rd4016;
	add.s64 	%rd4024, %rd4023, %rd4021;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3090,%dummy}, %rd3627;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3091}, %rd3627;
	}
	shf.r.wrap.b32 	%r3092, %r3091, %r3090, 19;
	shf.r.wrap.b32 	%r3093, %r3090, %r3091, 19;
	mov.b64 	%rd4025, {%r3093, %r3092};
	shf.l.wrap.b32 	%r3094, %r3090, %r3091, 3;
	shf.l.wrap.b32 	%r3095, %r3091, %r3090, 3;
	mov.b64 	%rd4026, {%r3095, %r3094};
	shr.u64 	%rd4027, %rd3627, 6;
	xor.b64  	%rd4028, %rd4025, %rd4027;
	xor.b64  	%rd4029, %rd4028, %rd4026;
	shf.r.wrap.b32 	%r3096, %r2687, %r2686, 1;
	shf.r.wrap.b32 	%r3097, %r2686, %r2687, 1;
	mov.b64 	%rd4030, {%r3097, %r3096};
	shf.r.wrap.b32 	%r3098, %r2687, %r2686, 8;
	shf.r.wrap.b32 	%r3099, %r2686, %r2687, 8;
	mov.b64 	%rd4031, {%r3099, %r3098};
	shr.u64 	%rd4032, %rd3458, 7;
	xor.b64  	%rd4033, %rd4030, %rd4032;
	xor.b64  	%rd4034, %rd4033, %rd4031;
	add.s64 	%rd4035, %rd3562, %rd3445;
	add.s64 	%rd4036, %rd4035, %rd4029;
	add.s64 	%rd4037, %rd4036, %rd4034;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3100,%dummy}, %rd4024;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3101}, %rd4024;
	}
	shf.r.wrap.b32 	%r3102, %r3101, %r3100, 19;
	shf.r.wrap.b32 	%r3103, %r3100, %r3101, 19;
	mov.b64 	%rd4038, {%r3103, %r3102};
	shf.l.wrap.b32 	%r3104, %r3100, %r3101, 3;
	shf.l.wrap.b32 	%r3105, %r3101, %r3100, 3;
	mov.b64 	%rd4039, {%r3105, %r3104};
	shr.u64 	%rd4040, %rd4024, 6;
	xor.b64  	%rd4041, %rd4038, %rd4040;
	xor.b64  	%rd4042, %rd4041, %rd4039;
	shf.r.wrap.b32 	%r3106, %r2699, %r2698, 1;
	shf.r.wrap.b32 	%r3107, %r2698, %r2699, 1;
	mov.b64 	%rd4043, {%r3107, %r3106};
	shf.r.wrap.b32 	%r3108, %r2699, %r2698, 8;
	shf.r.wrap.b32 	%r3109, %r2698, %r2699, 8;
	mov.b64 	%rd4044, {%r3109, %r3108};
	shr.u64 	%rd4045, %rd3471, 7;
	xor.b64  	%rd4046, %rd4043, %rd4045;
	xor.b64  	%rd4047, %rd4046, %rd4044;
	add.s64 	%rd4048, %rd3575, %rd3458;
	add.s64 	%rd4049, %rd4048, %rd4042;
	add.s64 	%rd4050, %rd4049, %rd4047;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3110,%dummy}, %rd4037;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3111}, %rd4037;
	}
	shf.r.wrap.b32 	%r3112, %r3111, %r3110, 19;
	shf.r.wrap.b32 	%r3113, %r3110, %r3111, 19;
	mov.b64 	%rd4051, {%r3113, %r3112};
	shf.l.wrap.b32 	%r3114, %r3110, %r3111, 3;
	shf.l.wrap.b32 	%r3115, %r3111, %r3110, 3;
	mov.b64 	%rd4052, {%r3115, %r3114};
	shr.u64 	%rd4053, %rd4037, 6;
	xor.b64  	%rd4054, %rd4051, %rd4053;
	xor.b64  	%rd4055, %rd4054, %rd4052;
	shf.r.wrap.b32 	%r3116, %r2711, %r2710, 1;
	shf.r.wrap.b32 	%r3117, %r2710, %r2711, 1;
	mov.b64 	%rd4056, {%r3117, %r3116};
	shf.r.wrap.b32 	%r3118, %r2711, %r2710, 8;
	shf.r.wrap.b32 	%r3119, %r2710, %r2711, 8;
	mov.b64 	%rd4057, {%r3119, %r3118};
	shr.u64 	%rd4058, %rd3484, 7;
	xor.b64  	%rd4059, %rd4056, %rd4058;
	xor.b64  	%rd4060, %rd4059, %rd4057;
	add.s64 	%rd4061, %rd3588, %rd3471;
	add.s64 	%rd4062, %rd4061, %rd4055;
	add.s64 	%rd4063, %rd4062, %rd4060;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3120,%dummy}, %rd4050;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3121}, %rd4050;
	}
	shf.r.wrap.b32 	%r3122, %r3121, %r3120, 19;
	shf.r.wrap.b32 	%r3123, %r3120, %r3121, 19;
	mov.b64 	%rd4064, {%r3123, %r3122};
	shf.l.wrap.b32 	%r3124, %r3120, %r3121, 3;
	shf.l.wrap.b32 	%r3125, %r3121, %r3120, 3;
	mov.b64 	%rd4065, {%r3125, %r3124};
	shr.u64 	%rd4066, %rd4050, 6;
	xor.b64  	%rd4067, %rd4064, %rd4066;
	xor.b64  	%rd4068, %rd4067, %rd4065;
	shf.r.wrap.b32 	%r3126, %r2723, %r2722, 1;
	shf.r.wrap.b32 	%r3127, %r2722, %r2723, 1;
	mov.b64 	%rd4069, {%r3127, %r3126};
	shf.r.wrap.b32 	%r3128, %r2723, %r2722, 8;
	shf.r.wrap.b32 	%r3129, %r2722, %r2723, 8;
	mov.b64 	%rd4070, {%r3129, %r3128};
	shr.u64 	%rd4071, %rd3497, 7;
	xor.b64  	%rd4072, %rd4069, %rd4071;
	xor.b64  	%rd4073, %rd4072, %rd4070;
	add.s64 	%rd4074, %rd3601, %rd3484;
	add.s64 	%rd4075, %rd4074, %rd4068;
	add.s64 	%rd4076, %rd4075, %rd4073;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3130,%dummy}, %rd4063;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3131}, %rd4063;
	}
	shf.r.wrap.b32 	%r3132, %r3131, %r3130, 19;
	shf.r.wrap.b32 	%r3133, %r3130, %r3131, 19;
	mov.b64 	%rd4077, {%r3133, %r3132};
	shf.l.wrap.b32 	%r3134, %r3130, %r3131, 3;
	shf.l.wrap.b32 	%r3135, %r3131, %r3130, 3;
	mov.b64 	%rd4078, {%r3135, %r3134};
	shr.u64 	%rd4079, %rd4063, 6;
	xor.b64  	%rd4080, %rd4077, %rd4079;
	xor.b64  	%rd4081, %rd4080, %rd4078;
	shf.r.wrap.b32 	%r3136, %r2735, %r2734, 1;
	shf.r.wrap.b32 	%r3137, %r2734, %r2735, 1;
	mov.b64 	%rd4082, {%r3137, %r3136};
	shf.r.wrap.b32 	%r3138, %r2735, %r2734, 8;
	shf.r.wrap.b32 	%r3139, %r2734, %r2735, 8;
	mov.b64 	%rd4083, {%r3139, %r3138};
	shr.u64 	%rd4084, %rd3510, 7;
	xor.b64  	%rd4085, %rd4082, %rd4084;
	xor.b64  	%rd4086, %rd4085, %rd4083;
	add.s64 	%rd4087, %rd3614, %rd3497;
	add.s64 	%rd4088, %rd4087, %rd4081;
	add.s64 	%rd4089, %rd4088, %rd4086;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3140,%dummy}, %rd4076;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3141}, %rd4076;
	}
	shf.r.wrap.b32 	%r3142, %r3141, %r3140, 19;
	shf.r.wrap.b32 	%r3143, %r3140, %r3141, 19;
	mov.b64 	%rd4090, {%r3143, %r3142};
	shf.l.wrap.b32 	%r3144, %r3140, %r3141, 3;
	shf.l.wrap.b32 	%r3145, %r3141, %r3140, 3;
	mov.b64 	%rd4091, {%r3145, %r3144};
	shr.u64 	%rd4092, %rd4076, 6;
	xor.b64  	%rd4093, %rd4090, %rd4092;
	xor.b64  	%rd4094, %rd4093, %rd4091;
	shf.r.wrap.b32 	%r3146, %r2747, %r2746, 1;
	shf.r.wrap.b32 	%r3147, %r2746, %r2747, 1;
	mov.b64 	%rd4095, {%r3147, %r3146};
	shf.r.wrap.b32 	%r3148, %r2747, %r2746, 8;
	shf.r.wrap.b32 	%r3149, %r2746, %r2747, 8;
	mov.b64 	%rd4096, {%r3149, %r3148};
	shr.u64 	%rd4097, %rd3523, 7;
	xor.b64  	%rd4098, %rd4095, %rd4097;
	xor.b64  	%rd4099, %rd4098, %rd4096;
	add.s64 	%rd4100, %rd3627, %rd3510;
	add.s64 	%rd4101, %rd4100, %rd4094;
	add.s64 	%rd4102, %rd4101, %rd4099;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3150,%dummy}, %rd4089;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3151}, %rd4089;
	}
	shf.r.wrap.b32 	%r3152, %r3151, %r3150, 19;
	shf.r.wrap.b32 	%r3153, %r3150, %r3151, 19;
	mov.b64 	%rd4103, {%r3153, %r3152};
	shf.l.wrap.b32 	%r3154, %r3150, %r3151, 3;
	shf.l.wrap.b32 	%r3155, %r3151, %r3150, 3;
	mov.b64 	%rd4104, {%r3155, %r3154};
	shr.u64 	%rd4105, %rd4089, 6;
	xor.b64  	%rd4106, %rd4103, %rd4105;
	xor.b64  	%rd4107, %rd4106, %rd4104;
	shf.r.wrap.b32 	%r3156, %r2759, %r2758, 1;
	shf.r.wrap.b32 	%r3157, %r2758, %r2759, 1;
	mov.b64 	%rd4108, {%r3157, %r3156};
	shf.r.wrap.b32 	%r3158, %r2759, %r2758, 8;
	shf.r.wrap.b32 	%r3159, %r2758, %r2759, 8;
	mov.b64 	%rd4109, {%r3159, %r3158};
	shr.u64 	%rd4110, %rd3536, 7;
	xor.b64  	%rd4111, %rd4108, %rd4110;
	xor.b64  	%rd4112, %rd4111, %rd4109;
	add.s64 	%rd4113, %rd4024, %rd3523;
	add.s64 	%rd4114, %rd4113, %rd4107;
	add.s64 	%rd4115, %rd4114, %rd4112;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3160,%dummy}, %rd4102;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3161}, %rd4102;
	}
	shf.r.wrap.b32 	%r3162, %r3161, %r3160, 19;
	shf.r.wrap.b32 	%r3163, %r3160, %r3161, 19;
	mov.b64 	%rd4116, {%r3163, %r3162};
	shf.l.wrap.b32 	%r3164, %r3160, %r3161, 3;
	shf.l.wrap.b32 	%r3165, %r3161, %r3160, 3;
	mov.b64 	%rd4117, {%r3165, %r3164};
	shr.u64 	%rd4118, %rd4102, 6;
	xor.b64  	%rd4119, %rd4116, %rd4118;
	xor.b64  	%rd4120, %rd4119, %rd4117;
	shf.r.wrap.b32 	%r3166, %r2771, %r2770, 1;
	shf.r.wrap.b32 	%r3167, %r2770, %r2771, 1;
	mov.b64 	%rd4121, {%r3167, %r3166};
	shf.r.wrap.b32 	%r3168, %r2771, %r2770, 8;
	shf.r.wrap.b32 	%r3169, %r2770, %r2771, 8;
	mov.b64 	%rd4122, {%r3169, %r3168};
	shr.u64 	%rd4123, %rd3549, 7;
	xor.b64  	%rd4124, %rd4121, %rd4123;
	xor.b64  	%rd4125, %rd4124, %rd4122;
	add.s64 	%rd4126, %rd4037, %rd3536;
	add.s64 	%rd4127, %rd4126, %rd4120;
	add.s64 	%rd4128, %rd4127, %rd4125;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3170,%dummy}, %rd4115;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3171}, %rd4115;
	}
	shf.r.wrap.b32 	%r3172, %r3171, %r3170, 19;
	shf.r.wrap.b32 	%r3173, %r3170, %r3171, 19;
	mov.b64 	%rd4129, {%r3173, %r3172};
	shf.l.wrap.b32 	%r3174, %r3170, %r3171, 3;
	shf.l.wrap.b32 	%r3175, %r3171, %r3170, 3;
	mov.b64 	%rd4130, {%r3175, %r3174};
	shr.u64 	%rd4131, %rd4115, 6;
	xor.b64  	%rd4132, %rd4129, %rd4131;
	xor.b64  	%rd4133, %rd4132, %rd4130;
	shf.r.wrap.b32 	%r3176, %r2783, %r2782, 1;
	shf.r.wrap.b32 	%r3177, %r2782, %r2783, 1;
	mov.b64 	%rd4134, {%r3177, %r3176};
	shf.r.wrap.b32 	%r3178, %r2783, %r2782, 8;
	shf.r.wrap.b32 	%r3179, %r2782, %r2783, 8;
	mov.b64 	%rd4135, {%r3179, %r3178};
	shr.u64 	%rd4136, %rd3562, 7;
	xor.b64  	%rd4137, %rd4134, %rd4136;
	xor.b64  	%rd4138, %rd4137, %rd4135;
	add.s64 	%rd4139, %rd4050, %rd3549;
	add.s64 	%rd4140, %rd4139, %rd4133;
	add.s64 	%rd4141, %rd4140, %rd4138;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3180,%dummy}, %rd4128;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3181}, %rd4128;
	}
	shf.r.wrap.b32 	%r3182, %r3181, %r3180, 19;
	shf.r.wrap.b32 	%r3183, %r3180, %r3181, 19;
	mov.b64 	%rd4142, {%r3183, %r3182};
	shf.l.wrap.b32 	%r3184, %r3180, %r3181, 3;
	shf.l.wrap.b32 	%r3185, %r3181, %r3180, 3;
	mov.b64 	%rd4143, {%r3185, %r3184};
	shr.u64 	%rd4144, %rd4128, 6;
	xor.b64  	%rd4145, %rd4142, %rd4144;
	xor.b64  	%rd4146, %rd4145, %rd4143;
	shf.r.wrap.b32 	%r3186, %r2795, %r2794, 1;
	shf.r.wrap.b32 	%r3187, %r2794, %r2795, 1;
	mov.b64 	%rd4147, {%r3187, %r3186};
	shf.r.wrap.b32 	%r3188, %r2795, %r2794, 8;
	shf.r.wrap.b32 	%r3189, %r2794, %r2795, 8;
	mov.b64 	%rd4148, {%r3189, %r3188};
	shr.u64 	%rd4149, %rd3575, 7;
	xor.b64  	%rd4150, %rd4147, %rd4149;
	xor.b64  	%rd4151, %rd4150, %rd4148;
	add.s64 	%rd4152, %rd4063, %rd3562;
	add.s64 	%rd4153, %rd4152, %rd4146;
	add.s64 	%rd4154, %rd4153, %rd4151;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3190,%dummy}, %rd4141;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3191}, %rd4141;
	}
	shf.r.wrap.b32 	%r3192, %r3191, %r3190, 19;
	shf.r.wrap.b32 	%r3193, %r3190, %r3191, 19;
	mov.b64 	%rd4155, {%r3193, %r3192};
	shf.l.wrap.b32 	%r3194, %r3190, %r3191, 3;
	shf.l.wrap.b32 	%r3195, %r3191, %r3190, 3;
	mov.b64 	%rd4156, {%r3195, %r3194};
	shr.u64 	%rd4157, %rd4141, 6;
	xor.b64  	%rd4158, %rd4155, %rd4157;
	xor.b64  	%rd4159, %rd4158, %rd4156;
	shf.r.wrap.b32 	%r3196, %r2805, %r2804, 1;
	shf.r.wrap.b32 	%r3197, %r2804, %r2805, 1;
	mov.b64 	%rd4160, {%r3197, %r3196};
	shf.r.wrap.b32 	%r3198, %r2805, %r2804, 8;
	shf.r.wrap.b32 	%r3199, %r2804, %r2805, 8;
	mov.b64 	%rd4161, {%r3199, %r3198};
	shr.u64 	%rd4162, %rd3588, 7;
	xor.b64  	%rd4163, %rd4160, %rd4162;
	xor.b64  	%rd4164, %rd4163, %rd4161;
	add.s64 	%rd4165, %rd4076, %rd3575;
	add.s64 	%rd4166, %rd4165, %rd4159;
	add.s64 	%rd4167, %rd4166, %rd4164;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3200,%dummy}, %rd4154;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3201}, %rd4154;
	}
	shf.r.wrap.b32 	%r3202, %r3201, %r3200, 19;
	shf.r.wrap.b32 	%r3203, %r3200, %r3201, 19;
	mov.b64 	%rd4168, {%r3203, %r3202};
	shf.l.wrap.b32 	%r3204, %r3200, %r3201, 3;
	shf.l.wrap.b32 	%r3205, %r3201, %r3200, 3;
	mov.b64 	%rd4169, {%r3205, %r3204};
	shr.u64 	%rd4170, %rd4154, 6;
	xor.b64  	%rd4171, %rd4168, %rd4170;
	xor.b64  	%rd4172, %rd4171, %rd4169;
	shf.r.wrap.b32 	%r3206, %r2815, %r2814, 1;
	shf.r.wrap.b32 	%r3207, %r2814, %r2815, 1;
	mov.b64 	%rd4173, {%r3207, %r3206};
	shf.r.wrap.b32 	%r3208, %r2815, %r2814, 8;
	shf.r.wrap.b32 	%r3209, %r2814, %r2815, 8;
	mov.b64 	%rd4174, {%r3209, %r3208};
	shr.u64 	%rd4175, %rd3601, 7;
	xor.b64  	%rd4176, %rd4173, %rd4175;
	xor.b64  	%rd4177, %rd4176, %rd4174;
	add.s64 	%rd4178, %rd4089, %rd3588;
	add.s64 	%rd4179, %rd4178, %rd4172;
	add.s64 	%rd4180, %rd4179, %rd4177;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3210,%dummy}, %rd4167;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3211}, %rd4167;
	}
	shf.r.wrap.b32 	%r3212, %r3211, %r3210, 19;
	shf.r.wrap.b32 	%r3213, %r3210, %r3211, 19;
	mov.b64 	%rd4181, {%r3213, %r3212};
	shf.l.wrap.b32 	%r3214, %r3210, %r3211, 3;
	shf.l.wrap.b32 	%r3215, %r3211, %r3210, 3;
	mov.b64 	%rd4182, {%r3215, %r3214};
	shr.u64 	%rd4183, %rd4167, 6;
	xor.b64  	%rd4184, %rd4181, %rd4183;
	xor.b64  	%rd4185, %rd4184, %rd4182;
	shf.r.wrap.b32 	%r3216, %r3081, %r3080, 1;
	shf.r.wrap.b32 	%r3217, %r3080, %r3081, 1;
	mov.b64 	%rd4186, {%r3217, %r3216};
	shf.r.wrap.b32 	%r3218, %r3081, %r3080, 8;
	shf.r.wrap.b32 	%r3219, %r3080, %r3081, 8;
	mov.b64 	%rd4187, {%r3219, %r3218};
	shr.u64 	%rd4188, %rd3614, 7;
	xor.b64  	%rd4189, %rd4186, %rd4188;
	xor.b64  	%rd4190, %rd4189, %rd4187;
	add.s64 	%rd4191, %rd4102, %rd3601;
	add.s64 	%rd4192, %rd4191, %rd4185;
	add.s64 	%rd4193, %rd4192, %rd4190;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3220,%dummy}, %rd4180;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3221}, %rd4180;
	}
	shf.r.wrap.b32 	%r3222, %r3221, %r3220, 19;
	shf.r.wrap.b32 	%r3223, %r3220, %r3221, 19;
	mov.b64 	%rd4194, {%r3223, %r3222};
	shf.l.wrap.b32 	%r3224, %r3220, %r3221, 3;
	shf.l.wrap.b32 	%r3225, %r3221, %r3220, 3;
	mov.b64 	%rd4195, {%r3225, %r3224};
	shr.u64 	%rd4196, %rd4180, 6;
	xor.b64  	%rd4197, %rd4194, %rd4196;
	xor.b64  	%rd4198, %rd4197, %rd4195;
	shf.r.wrap.b32 	%r3226, %r3091, %r3090, 1;
	shf.r.wrap.b32 	%r3227, %r3090, %r3091, 1;
	mov.b64 	%rd4199, {%r3227, %r3226};
	shf.r.wrap.b32 	%r3228, %r3091, %r3090, 8;
	shf.r.wrap.b32 	%r3229, %r3090, %r3091, 8;
	mov.b64 	%rd4200, {%r3229, %r3228};
	shr.u64 	%rd4201, %rd3627, 7;
	xor.b64  	%rd4202, %rd4199, %rd4201;
	xor.b64  	%rd4203, %rd4202, %rd4200;
	add.s64 	%rd4204, %rd4115, %rd3614;
	add.s64 	%rd4205, %rd4204, %rd4198;
	add.s64 	%rd4206, %rd4205, %rd4203;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3230,%dummy}, %rd4193;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3231}, %rd4193;
	}
	shf.r.wrap.b32 	%r3232, %r3231, %r3230, 19;
	shf.r.wrap.b32 	%r3233, %r3230, %r3231, 19;
	mov.b64 	%rd4207, {%r3233, %r3232};
	shf.l.wrap.b32 	%r3234, %r3230, %r3231, 3;
	shf.l.wrap.b32 	%r3235, %r3231, %r3230, 3;
	mov.b64 	%rd4208, {%r3235, %r3234};
	shr.u64 	%rd4209, %rd4193, 6;
	xor.b64  	%rd4210, %rd4207, %rd4209;
	xor.b64  	%rd4211, %rd4210, %rd4208;
	shf.r.wrap.b32 	%r3236, %r3101, %r3100, 1;
	shf.r.wrap.b32 	%r3237, %r3100, %r3101, 1;
	mov.b64 	%rd4212, {%r3237, %r3236};
	shf.r.wrap.b32 	%r3238, %r3101, %r3100, 8;
	shf.r.wrap.b32 	%r3239, %r3100, %r3101, 8;
	mov.b64 	%rd4213, {%r3239, %r3238};
	shr.u64 	%rd4214, %rd4024, 7;
	xor.b64  	%rd4215, %rd4212, %rd4214;
	xor.b64  	%rd4216, %rd4215, %rd4213;
	add.s64 	%rd4217, %rd4128, %rd3627;
	add.s64 	%rd4218, %rd4217, %rd4211;
	add.s64 	%rd4219, %rd4218, %rd4216;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3240,%dummy}, %rd4000;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3241}, %rd4000;
	}
	shf.r.wrap.b32 	%r3242, %r3241, %r3240, 14;
	shf.r.wrap.b32 	%r3243, %r3240, %r3241, 14;
	mov.b64 	%rd4220, {%r3243, %r3242};
	shf.r.wrap.b32 	%r3244, %r3241, %r3240, 18;
	shf.r.wrap.b32 	%r3245, %r3240, %r3241, 18;
	mov.b64 	%rd4221, {%r3245, %r3244};
	xor.b64  	%rd4222, %rd4221, %rd4220;
	shf.l.wrap.b32 	%r3246, %r3240, %r3241, 23;
	shf.l.wrap.b32 	%r3247, %r3241, %r3240, 23;
	mov.b64 	%rd4223, {%r3247, %r3246};
	xor.b64  	%rd4224, %rd4222, %rd4223;
	xor.b64  	%rd4225, %rd3976, %rd3952;
	and.b64  	%rd4226, %rd4225, %rd4000;
	xor.b64  	%rd4227, %rd4226, %rd3952;
	add.s64 	%rd4228, %rd4227, %rd3928;
	add.s64 	%rd4229, %rd4228, %rd4024;
	add.s64 	%rd4230, %rd4229, %rd12777;
	add.s64 	%rd4231, %rd4230, %rd4224;
	add.s64 	%rd4232, %rd4231, %rd3939;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3248,%dummy}, %rd4011;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3249}, %rd4011;
	}
	shf.r.wrap.b32 	%r3250, %r3249, %r3248, 28;
	shf.r.wrap.b32 	%r3251, %r3248, %r3249, 28;
	mov.b64 	%rd4233, {%r3251, %r3250};
	shf.l.wrap.b32 	%r3252, %r3248, %r3249, 30;
	shf.l.wrap.b32 	%r3253, %r3249, %r3248, 30;
	mov.b64 	%rd4234, {%r3253, %r3252};
	xor.b64  	%rd4235, %rd4234, %rd4233;
	shf.l.wrap.b32 	%r3254, %r3248, %r3249, 25;
	shf.l.wrap.b32 	%r3255, %r3249, %r3248, 25;
	mov.b64 	%rd4236, {%r3255, %r3254};
	xor.b64  	%rd4237, %rd4235, %rd4236;
	xor.b64  	%rd4238, %rd4011, %rd3963;
	xor.b64  	%rd4239, %rd4011, %rd3987;
	and.b64  	%rd4240, %rd4239, %rd4238;
	xor.b64  	%rd4241, %rd4240, %rd4011;
	add.s64 	%rd4242, %rd4231, %rd4241;
	add.s64 	%rd4243, %rd4242, %rd4237;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3256,%dummy}, %rd4232;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3257}, %rd4232;
	}
	shf.r.wrap.b32 	%r3258, %r3257, %r3256, 14;
	shf.r.wrap.b32 	%r3259, %r3256, %r3257, 14;
	mov.b64 	%rd4244, {%r3259, %r3258};
	shf.r.wrap.b32 	%r3260, %r3257, %r3256, 18;
	shf.r.wrap.b32 	%r3261, %r3256, %r3257, 18;
	mov.b64 	%rd4245, {%r3261, %r3260};
	xor.b64  	%rd4246, %rd4245, %rd4244;
	shf.l.wrap.b32 	%r3262, %r3256, %r3257, 23;
	shf.l.wrap.b32 	%r3263, %r3257, %r3256, 23;
	mov.b64 	%rd4247, {%r3263, %r3262};
	xor.b64  	%rd4248, %rd4246, %rd4247;
	xor.b64  	%rd4249, %rd4000, %rd3976;
	and.b64  	%rd4250, %rd4232, %rd4249;
	xor.b64  	%rd4251, %rd4250, %rd3976;
	add.s64 	%rd4252, %rd4037, %rd3952;
	add.s64 	%rd4253, %rd4252, %rd12778;
	add.s64 	%rd4254, %rd4253, %rd4251;
	add.s64 	%rd4255, %rd4254, %rd4248;
	add.s64 	%rd4256, %rd4255, %rd3963;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3264,%dummy}, %rd4243;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3265}, %rd4243;
	}
	shf.r.wrap.b32 	%r3266, %r3265, %r3264, 28;
	shf.r.wrap.b32 	%r3267, %r3264, %r3265, 28;
	mov.b64 	%rd4257, {%r3267, %r3266};
	shf.l.wrap.b32 	%r3268, %r3264, %r3265, 30;
	shf.l.wrap.b32 	%r3269, %r3265, %r3264, 30;
	mov.b64 	%rd4258, {%r3269, %r3268};
	xor.b64  	%rd4259, %rd4258, %rd4257;
	shf.l.wrap.b32 	%r3270, %r3264, %r3265, 25;
	shf.l.wrap.b32 	%r3271, %r3265, %r3264, 25;
	mov.b64 	%rd4260, {%r3271, %r3270};
	xor.b64  	%rd4261, %rd4259, %rd4260;
	xor.b64  	%rd4262, %rd4243, %rd3987;
	xor.b64  	%rd4263, %rd4243, %rd4011;
	and.b64  	%rd4264, %rd4263, %rd4262;
	xor.b64  	%rd4265, %rd4264, %rd4243;
	add.s64 	%rd4266, %rd4255, %rd4265;
	add.s64 	%rd4267, %rd4266, %rd4261;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3272,%dummy}, %rd4256;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3273}, %rd4256;
	}
	shf.r.wrap.b32 	%r3274, %r3273, %r3272, 14;
	shf.r.wrap.b32 	%r3275, %r3272, %r3273, 14;
	mov.b64 	%rd4268, {%r3275, %r3274};
	shf.r.wrap.b32 	%r3276, %r3273, %r3272, 18;
	shf.r.wrap.b32 	%r3277, %r3272, %r3273, 18;
	mov.b64 	%rd4269, {%r3277, %r3276};
	xor.b64  	%rd4270, %rd4269, %rd4268;
	shf.l.wrap.b32 	%r3278, %r3272, %r3273, 23;
	shf.l.wrap.b32 	%r3279, %r3273, %r3272, 23;
	mov.b64 	%rd4271, {%r3279, %r3278};
	xor.b64  	%rd4272, %rd4270, %rd4271;
	xor.b64  	%rd4273, %rd4232, %rd4000;
	and.b64  	%rd4274, %rd4256, %rd4273;
	xor.b64  	%rd4275, %rd4274, %rd4000;
	add.s64 	%rd4276, %rd4050, %rd3976;
	add.s64 	%rd4277, %rd4276, %rd12779;
	add.s64 	%rd4278, %rd4277, %rd4275;
	add.s64 	%rd4279, %rd4278, %rd4272;
	add.s64 	%rd4280, %rd4279, %rd3987;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3280,%dummy}, %rd4267;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3281}, %rd4267;
	}
	shf.r.wrap.b32 	%r3282, %r3281, %r3280, 28;
	shf.r.wrap.b32 	%r3283, %r3280, %r3281, 28;
	mov.b64 	%rd4281, {%r3283, %r3282};
	shf.l.wrap.b32 	%r3284, %r3280, %r3281, 30;
	shf.l.wrap.b32 	%r3285, %r3281, %r3280, 30;
	mov.b64 	%rd4282, {%r3285, %r3284};
	xor.b64  	%rd4283, %rd4282, %rd4281;
	shf.l.wrap.b32 	%r3286, %r3280, %r3281, 25;
	shf.l.wrap.b32 	%r3287, %r3281, %r3280, 25;
	mov.b64 	%rd4284, {%r3287, %r3286};
	xor.b64  	%rd4285, %rd4283, %rd4284;
	xor.b64  	%rd4286, %rd4267, %rd4011;
	xor.b64  	%rd4287, %rd4267, %rd4243;
	and.b64  	%rd4288, %rd4287, %rd4286;
	xor.b64  	%rd4289, %rd4288, %rd4267;
	add.s64 	%rd4290, %rd4279, %rd4289;
	add.s64 	%rd4291, %rd4290, %rd4285;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3288,%dummy}, %rd4280;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3289}, %rd4280;
	}
	shf.r.wrap.b32 	%r3290, %r3289, %r3288, 14;
	shf.r.wrap.b32 	%r3291, %r3288, %r3289, 14;
	mov.b64 	%rd4292, {%r3291, %r3290};
	shf.r.wrap.b32 	%r3292, %r3289, %r3288, 18;
	shf.r.wrap.b32 	%r3293, %r3288, %r3289, 18;
	mov.b64 	%rd4293, {%r3293, %r3292};
	xor.b64  	%rd4294, %rd4293, %rd4292;
	shf.l.wrap.b32 	%r3294, %r3288, %r3289, 23;
	shf.l.wrap.b32 	%r3295, %r3289, %r3288, 23;
	mov.b64 	%rd4295, {%r3295, %r3294};
	xor.b64  	%rd4296, %rd4294, %rd4295;
	xor.b64  	%rd4297, %rd4256, %rd4232;
	and.b64  	%rd4298, %rd4280, %rd4297;
	xor.b64  	%rd4299, %rd4298, %rd4232;
	add.s64 	%rd4300, %rd4063, %rd4000;
	add.s64 	%rd4301, %rd4300, %rd12780;
	add.s64 	%rd4302, %rd4301, %rd4299;
	add.s64 	%rd4303, %rd4302, %rd4296;
	add.s64 	%rd4304, %rd4303, %rd4011;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3296,%dummy}, %rd4291;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3297}, %rd4291;
	}
	shf.r.wrap.b32 	%r3298, %r3297, %r3296, 28;
	shf.r.wrap.b32 	%r3299, %r3296, %r3297, 28;
	mov.b64 	%rd4305, {%r3299, %r3298};
	shf.l.wrap.b32 	%r3300, %r3296, %r3297, 30;
	shf.l.wrap.b32 	%r3301, %r3297, %r3296, 30;
	mov.b64 	%rd4306, {%r3301, %r3300};
	xor.b64  	%rd4307, %rd4306, %rd4305;
	shf.l.wrap.b32 	%r3302, %r3296, %r3297, 25;
	shf.l.wrap.b32 	%r3303, %r3297, %r3296, 25;
	mov.b64 	%rd4308, {%r3303, %r3302};
	xor.b64  	%rd4309, %rd4307, %rd4308;
	xor.b64  	%rd4310, %rd4291, %rd4243;
	xor.b64  	%rd4311, %rd4291, %rd4267;
	and.b64  	%rd4312, %rd4311, %rd4310;
	xor.b64  	%rd4313, %rd4312, %rd4291;
	add.s64 	%rd4314, %rd4303, %rd4313;
	add.s64 	%rd4315, %rd4314, %rd4309;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3304,%dummy}, %rd4304;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3305}, %rd4304;
	}
	shf.r.wrap.b32 	%r3306, %r3305, %r3304, 14;
	shf.r.wrap.b32 	%r3307, %r3304, %r3305, 14;
	mov.b64 	%rd4316, {%r3307, %r3306};
	shf.r.wrap.b32 	%r3308, %r3305, %r3304, 18;
	shf.r.wrap.b32 	%r3309, %r3304, %r3305, 18;
	mov.b64 	%rd4317, {%r3309, %r3308};
	xor.b64  	%rd4318, %rd4317, %rd4316;
	shf.l.wrap.b32 	%r3310, %r3304, %r3305, 23;
	shf.l.wrap.b32 	%r3311, %r3305, %r3304, 23;
	mov.b64 	%rd4319, {%r3311, %r3310};
	xor.b64  	%rd4320, %rd4318, %rd4319;
	xor.b64  	%rd4321, %rd4280, %rd4256;
	and.b64  	%rd4322, %rd4304, %rd4321;
	xor.b64  	%rd4323, %rd4322, %rd4256;
	add.s64 	%rd4324, %rd4232, %rd4076;
	add.s64 	%rd4325, %rd4324, %rd12781;
	add.s64 	%rd4326, %rd4325, %rd4323;
	add.s64 	%rd4327, %rd4326, %rd4320;
	add.s64 	%rd4328, %rd4327, %rd4243;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3312,%dummy}, %rd4315;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3313}, %rd4315;
	}
	shf.r.wrap.b32 	%r3314, %r3313, %r3312, 28;
	shf.r.wrap.b32 	%r3315, %r3312, %r3313, 28;
	mov.b64 	%rd4329, {%r3315, %r3314};
	shf.l.wrap.b32 	%r3316, %r3312, %r3313, 30;
	shf.l.wrap.b32 	%r3317, %r3313, %r3312, 30;
	mov.b64 	%rd4330, {%r3317, %r3316};
	xor.b64  	%rd4331, %rd4330, %rd4329;
	shf.l.wrap.b32 	%r3318, %r3312, %r3313, 25;
	shf.l.wrap.b32 	%r3319, %r3313, %r3312, 25;
	mov.b64 	%rd4332, {%r3319, %r3318};
	xor.b64  	%rd4333, %rd4331, %rd4332;
	xor.b64  	%rd4334, %rd4315, %rd4267;
	xor.b64  	%rd4335, %rd4315, %rd4291;
	and.b64  	%rd4336, %rd4335, %rd4334;
	xor.b64  	%rd4337, %rd4336, %rd4315;
	add.s64 	%rd4338, %rd4327, %rd4337;
	add.s64 	%rd4339, %rd4338, %rd4333;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3320,%dummy}, %rd4328;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3321}, %rd4328;
	}
	shf.r.wrap.b32 	%r3322, %r3321, %r3320, 14;
	shf.r.wrap.b32 	%r3323, %r3320, %r3321, 14;
	mov.b64 	%rd4340, {%r3323, %r3322};
	shf.r.wrap.b32 	%r3324, %r3321, %r3320, 18;
	shf.r.wrap.b32 	%r3325, %r3320, %r3321, 18;
	mov.b64 	%rd4341, {%r3325, %r3324};
	xor.b64  	%rd4342, %rd4341, %rd4340;
	shf.l.wrap.b32 	%r3326, %r3320, %r3321, 23;
	shf.l.wrap.b32 	%r3327, %r3321, %r3320, 23;
	mov.b64 	%rd4343, {%r3327, %r3326};
	xor.b64  	%rd4344, %rd4342, %rd4343;
	xor.b64  	%rd4345, %rd4304, %rd4280;
	and.b64  	%rd4346, %rd4328, %rd4345;
	xor.b64  	%rd4347, %rd4346, %rd4280;
	add.s64 	%rd4348, %rd4256, %rd4089;
	add.s64 	%rd4349, %rd4348, %rd12782;
	add.s64 	%rd4350, %rd4349, %rd4347;
	add.s64 	%rd4351, %rd4350, %rd4344;
	add.s64 	%rd4352, %rd4351, %rd4267;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3328,%dummy}, %rd4339;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3329}, %rd4339;
	}
	shf.r.wrap.b32 	%r3330, %r3329, %r3328, 28;
	shf.r.wrap.b32 	%r3331, %r3328, %r3329, 28;
	mov.b64 	%rd4353, {%r3331, %r3330};
	shf.l.wrap.b32 	%r3332, %r3328, %r3329, 30;
	shf.l.wrap.b32 	%r3333, %r3329, %r3328, 30;
	mov.b64 	%rd4354, {%r3333, %r3332};
	xor.b64  	%rd4355, %rd4354, %rd4353;
	shf.l.wrap.b32 	%r3334, %r3328, %r3329, 25;
	shf.l.wrap.b32 	%r3335, %r3329, %r3328, 25;
	mov.b64 	%rd4356, {%r3335, %r3334};
	xor.b64  	%rd4357, %rd4355, %rd4356;
	xor.b64  	%rd4358, %rd4339, %rd4291;
	xor.b64  	%rd4359, %rd4339, %rd4315;
	and.b64  	%rd4360, %rd4359, %rd4358;
	xor.b64  	%rd4361, %rd4360, %rd4339;
	add.s64 	%rd4362, %rd4351, %rd4361;
	add.s64 	%rd4363, %rd4362, %rd4357;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3336,%dummy}, %rd4352;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3337}, %rd4352;
	}
	shf.r.wrap.b32 	%r3338, %r3337, %r3336, 14;
	shf.r.wrap.b32 	%r3339, %r3336, %r3337, 14;
	mov.b64 	%rd4364, {%r3339, %r3338};
	shf.r.wrap.b32 	%r3340, %r3337, %r3336, 18;
	shf.r.wrap.b32 	%r3341, %r3336, %r3337, 18;
	mov.b64 	%rd4365, {%r3341, %r3340};
	xor.b64  	%rd4366, %rd4365, %rd4364;
	shf.l.wrap.b32 	%r3342, %r3336, %r3337, 23;
	shf.l.wrap.b32 	%r3343, %r3337, %r3336, 23;
	mov.b64 	%rd4367, {%r3343, %r3342};
	xor.b64  	%rd4368, %rd4366, %rd4367;
	xor.b64  	%rd4369, %rd4328, %rd4304;
	and.b64  	%rd4370, %rd4352, %rd4369;
	xor.b64  	%rd4371, %rd4370, %rd4304;
	add.s64 	%rd4372, %rd4280, %rd4102;
	add.s64 	%rd4373, %rd4372, %rd12783;
	add.s64 	%rd4374, %rd4373, %rd4371;
	add.s64 	%rd4375, %rd4374, %rd4368;
	add.s64 	%rd4376, %rd4375, %rd4291;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3344,%dummy}, %rd4363;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3345}, %rd4363;
	}
	shf.r.wrap.b32 	%r3346, %r3345, %r3344, 28;
	shf.r.wrap.b32 	%r3347, %r3344, %r3345, 28;
	mov.b64 	%rd4377, {%r3347, %r3346};
	shf.l.wrap.b32 	%r3348, %r3344, %r3345, 30;
	shf.l.wrap.b32 	%r3349, %r3345, %r3344, 30;
	mov.b64 	%rd4378, {%r3349, %r3348};
	xor.b64  	%rd4379, %rd4378, %rd4377;
	shf.l.wrap.b32 	%r3350, %r3344, %r3345, 25;
	shf.l.wrap.b32 	%r3351, %r3345, %r3344, 25;
	mov.b64 	%rd4380, {%r3351, %r3350};
	xor.b64  	%rd4381, %rd4379, %rd4380;
	xor.b64  	%rd4382, %rd4363, %rd4315;
	xor.b64  	%rd4383, %rd4363, %rd4339;
	and.b64  	%rd4384, %rd4383, %rd4382;
	xor.b64  	%rd4385, %rd4384, %rd4363;
	add.s64 	%rd4386, %rd4375, %rd4385;
	add.s64 	%rd4387, %rd4386, %rd4381;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3352,%dummy}, %rd4376;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3353}, %rd4376;
	}
	shf.r.wrap.b32 	%r3354, %r3353, %r3352, 14;
	shf.r.wrap.b32 	%r3355, %r3352, %r3353, 14;
	mov.b64 	%rd4388, {%r3355, %r3354};
	shf.r.wrap.b32 	%r3356, %r3353, %r3352, 18;
	shf.r.wrap.b32 	%r3357, %r3352, %r3353, 18;
	mov.b64 	%rd4389, {%r3357, %r3356};
	xor.b64  	%rd4390, %rd4389, %rd4388;
	shf.l.wrap.b32 	%r3358, %r3352, %r3353, 23;
	shf.l.wrap.b32 	%r3359, %r3353, %r3352, 23;
	mov.b64 	%rd4391, {%r3359, %r3358};
	xor.b64  	%rd4392, %rd4390, %rd4391;
	xor.b64  	%rd4393, %rd4352, %rd4328;
	and.b64  	%rd4394, %rd4376, %rd4393;
	xor.b64  	%rd4395, %rd4394, %rd4328;
	add.s64 	%rd4396, %rd4304, %rd4115;
	add.s64 	%rd4397, %rd4396, %rd12784;
	add.s64 	%rd4398, %rd4397, %rd4395;
	add.s64 	%rd4399, %rd4398, %rd4392;
	add.s64 	%rd4400, %rd4399, %rd4315;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3360,%dummy}, %rd4387;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3361}, %rd4387;
	}
	shf.r.wrap.b32 	%r3362, %r3361, %r3360, 28;
	shf.r.wrap.b32 	%r3363, %r3360, %r3361, 28;
	mov.b64 	%rd4401, {%r3363, %r3362};
	shf.l.wrap.b32 	%r3364, %r3360, %r3361, 30;
	shf.l.wrap.b32 	%r3365, %r3361, %r3360, 30;
	mov.b64 	%rd4402, {%r3365, %r3364};
	xor.b64  	%rd4403, %rd4402, %rd4401;
	shf.l.wrap.b32 	%r3366, %r3360, %r3361, 25;
	shf.l.wrap.b32 	%r3367, %r3361, %r3360, 25;
	mov.b64 	%rd4404, {%r3367, %r3366};
	xor.b64  	%rd4405, %rd4403, %rd4404;
	xor.b64  	%rd4406, %rd4387, %rd4339;
	xor.b64  	%rd4407, %rd4387, %rd4363;
	and.b64  	%rd4408, %rd4407, %rd4406;
	xor.b64  	%rd4409, %rd4408, %rd4387;
	add.s64 	%rd4410, %rd4399, %rd4409;
	add.s64 	%rd4411, %rd4410, %rd4405;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3368,%dummy}, %rd4400;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3369}, %rd4400;
	}
	shf.r.wrap.b32 	%r3370, %r3369, %r3368, 14;
	shf.r.wrap.b32 	%r3371, %r3368, %r3369, 14;
	mov.b64 	%rd4412, {%r3371, %r3370};
	shf.r.wrap.b32 	%r3372, %r3369, %r3368, 18;
	shf.r.wrap.b32 	%r3373, %r3368, %r3369, 18;
	mov.b64 	%rd4413, {%r3373, %r3372};
	xor.b64  	%rd4414, %rd4413, %rd4412;
	shf.l.wrap.b32 	%r3374, %r3368, %r3369, 23;
	shf.l.wrap.b32 	%r3375, %r3369, %r3368, 23;
	mov.b64 	%rd4415, {%r3375, %r3374};
	xor.b64  	%rd4416, %rd4414, %rd4415;
	xor.b64  	%rd4417, %rd4376, %rd4352;
	and.b64  	%rd4418, %rd4400, %rd4417;
	xor.b64  	%rd4419, %rd4418, %rd4352;
	add.s64 	%rd4420, %rd4328, %rd4128;
	add.s64 	%rd4421, %rd4420, %rd12785;
	add.s64 	%rd4422, %rd4421, %rd4419;
	add.s64 	%rd4423, %rd4422, %rd4416;
	add.s64 	%rd4424, %rd4423, %rd4339;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3376,%dummy}, %rd4411;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3377}, %rd4411;
	}
	shf.r.wrap.b32 	%r3378, %r3377, %r3376, 28;
	shf.r.wrap.b32 	%r3379, %r3376, %r3377, 28;
	mov.b64 	%rd4425, {%r3379, %r3378};
	shf.l.wrap.b32 	%r3380, %r3376, %r3377, 30;
	shf.l.wrap.b32 	%r3381, %r3377, %r3376, 30;
	mov.b64 	%rd4426, {%r3381, %r3380};
	xor.b64  	%rd4427, %rd4426, %rd4425;
	shf.l.wrap.b32 	%r3382, %r3376, %r3377, 25;
	shf.l.wrap.b32 	%r3383, %r3377, %r3376, 25;
	mov.b64 	%rd4428, {%r3383, %r3382};
	xor.b64  	%rd4429, %rd4427, %rd4428;
	xor.b64  	%rd4430, %rd4411, %rd4363;
	xor.b64  	%rd4431, %rd4411, %rd4387;
	and.b64  	%rd4432, %rd4431, %rd4430;
	xor.b64  	%rd4433, %rd4432, %rd4411;
	add.s64 	%rd4434, %rd4423, %rd4433;
	add.s64 	%rd4435, %rd4434, %rd4429;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3384,%dummy}, %rd4424;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3385}, %rd4424;
	}
	shf.r.wrap.b32 	%r3386, %r3385, %r3384, 14;
	shf.r.wrap.b32 	%r3387, %r3384, %r3385, 14;
	mov.b64 	%rd4436, {%r3387, %r3386};
	shf.r.wrap.b32 	%r3388, %r3385, %r3384, 18;
	shf.r.wrap.b32 	%r3389, %r3384, %r3385, 18;
	mov.b64 	%rd4437, {%r3389, %r3388};
	xor.b64  	%rd4438, %rd4437, %rd4436;
	shf.l.wrap.b32 	%r3390, %r3384, %r3385, 23;
	shf.l.wrap.b32 	%r3391, %r3385, %r3384, 23;
	mov.b64 	%rd4439, {%r3391, %r3390};
	xor.b64  	%rd4440, %rd4438, %rd4439;
	xor.b64  	%rd4441, %rd4400, %rd4376;
	and.b64  	%rd4442, %rd4424, %rd4441;
	xor.b64  	%rd4443, %rd4442, %rd4376;
	add.s64 	%rd4444, %rd4352, %rd4141;
	add.s64 	%rd4445, %rd4444, %rd12786;
	add.s64 	%rd4446, %rd4445, %rd4443;
	add.s64 	%rd4447, %rd4446, %rd4440;
	add.s64 	%rd4448, %rd4447, %rd4363;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3392,%dummy}, %rd4435;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3393}, %rd4435;
	}
	shf.r.wrap.b32 	%r3394, %r3393, %r3392, 28;
	shf.r.wrap.b32 	%r3395, %r3392, %r3393, 28;
	mov.b64 	%rd4449, {%r3395, %r3394};
	shf.l.wrap.b32 	%r3396, %r3392, %r3393, 30;
	shf.l.wrap.b32 	%r3397, %r3393, %r3392, 30;
	mov.b64 	%rd4450, {%r3397, %r3396};
	xor.b64  	%rd4451, %rd4450, %rd4449;
	shf.l.wrap.b32 	%r3398, %r3392, %r3393, 25;
	shf.l.wrap.b32 	%r3399, %r3393, %r3392, 25;
	mov.b64 	%rd4452, {%r3399, %r3398};
	xor.b64  	%rd4453, %rd4451, %rd4452;
	xor.b64  	%rd4454, %rd4435, %rd4387;
	xor.b64  	%rd4455, %rd4435, %rd4411;
	and.b64  	%rd4456, %rd4455, %rd4454;
	xor.b64  	%rd4457, %rd4456, %rd4435;
	add.s64 	%rd4458, %rd4447, %rd4457;
	add.s64 	%rd4459, %rd4458, %rd4453;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3400,%dummy}, %rd4448;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3401}, %rd4448;
	}
	shf.r.wrap.b32 	%r3402, %r3401, %r3400, 14;
	shf.r.wrap.b32 	%r3403, %r3400, %r3401, 14;
	mov.b64 	%rd4460, {%r3403, %r3402};
	shf.r.wrap.b32 	%r3404, %r3401, %r3400, 18;
	shf.r.wrap.b32 	%r3405, %r3400, %r3401, 18;
	mov.b64 	%rd4461, {%r3405, %r3404};
	xor.b64  	%rd4462, %rd4461, %rd4460;
	shf.l.wrap.b32 	%r3406, %r3400, %r3401, 23;
	shf.l.wrap.b32 	%r3407, %r3401, %r3400, 23;
	mov.b64 	%rd4463, {%r3407, %r3406};
	xor.b64  	%rd4464, %rd4462, %rd4463;
	xor.b64  	%rd4465, %rd4424, %rd4400;
	and.b64  	%rd4466, %rd4448, %rd4465;
	xor.b64  	%rd4467, %rd4466, %rd4400;
	add.s64 	%rd4468, %rd4376, %rd4154;
	add.s64 	%rd4469, %rd4468, %rd12787;
	add.s64 	%rd4470, %rd4469, %rd4467;
	add.s64 	%rd4471, %rd4470, %rd4464;
	add.s64 	%rd4472, %rd4471, %rd4387;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3408,%dummy}, %rd4459;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3409}, %rd4459;
	}
	shf.r.wrap.b32 	%r3410, %r3409, %r3408, 28;
	shf.r.wrap.b32 	%r3411, %r3408, %r3409, 28;
	mov.b64 	%rd4473, {%r3411, %r3410};
	shf.l.wrap.b32 	%r3412, %r3408, %r3409, 30;
	shf.l.wrap.b32 	%r3413, %r3409, %r3408, 30;
	mov.b64 	%rd4474, {%r3413, %r3412};
	xor.b64  	%rd4475, %rd4474, %rd4473;
	shf.l.wrap.b32 	%r3414, %r3408, %r3409, 25;
	shf.l.wrap.b32 	%r3415, %r3409, %r3408, 25;
	mov.b64 	%rd4476, {%r3415, %r3414};
	xor.b64  	%rd4477, %rd4475, %rd4476;
	xor.b64  	%rd4478, %rd4459, %rd4411;
	xor.b64  	%rd4479, %rd4459, %rd4435;
	and.b64  	%rd4480, %rd4479, %rd4478;
	xor.b64  	%rd4481, %rd4480, %rd4459;
	add.s64 	%rd4482, %rd4471, %rd4481;
	add.s64 	%rd4483, %rd4482, %rd4477;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3416,%dummy}, %rd4472;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3417}, %rd4472;
	}
	shf.r.wrap.b32 	%r3418, %r3417, %r3416, 14;
	shf.r.wrap.b32 	%r3419, %r3416, %r3417, 14;
	mov.b64 	%rd4484, {%r3419, %r3418};
	shf.r.wrap.b32 	%r3420, %r3417, %r3416, 18;
	shf.r.wrap.b32 	%r3421, %r3416, %r3417, 18;
	mov.b64 	%rd4485, {%r3421, %r3420};
	xor.b64  	%rd4486, %rd4485, %rd4484;
	shf.l.wrap.b32 	%r3422, %r3416, %r3417, 23;
	shf.l.wrap.b32 	%r3423, %r3417, %r3416, 23;
	mov.b64 	%rd4487, {%r3423, %r3422};
	xor.b64  	%rd4488, %rd4486, %rd4487;
	xor.b64  	%rd4489, %rd4448, %rd4424;
	and.b64  	%rd4490, %rd4472, %rd4489;
	xor.b64  	%rd4491, %rd4490, %rd4424;
	add.s64 	%rd4492, %rd4400, %rd4167;
	add.s64 	%rd4493, %rd4492, %rd12788;
	add.s64 	%rd4494, %rd4493, %rd4491;
	add.s64 	%rd4495, %rd4494, %rd4488;
	add.s64 	%rd4496, %rd4495, %rd4411;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3424,%dummy}, %rd4483;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3425}, %rd4483;
	}
	shf.r.wrap.b32 	%r3426, %r3425, %r3424, 28;
	shf.r.wrap.b32 	%r3427, %r3424, %r3425, 28;
	mov.b64 	%rd4497, {%r3427, %r3426};
	shf.l.wrap.b32 	%r3428, %r3424, %r3425, 30;
	shf.l.wrap.b32 	%r3429, %r3425, %r3424, 30;
	mov.b64 	%rd4498, {%r3429, %r3428};
	xor.b64  	%rd4499, %rd4498, %rd4497;
	shf.l.wrap.b32 	%r3430, %r3424, %r3425, 25;
	shf.l.wrap.b32 	%r3431, %r3425, %r3424, 25;
	mov.b64 	%rd4500, {%r3431, %r3430};
	xor.b64  	%rd4501, %rd4499, %rd4500;
	xor.b64  	%rd4502, %rd4483, %rd4435;
	xor.b64  	%rd4503, %rd4483, %rd4459;
	and.b64  	%rd4504, %rd4503, %rd4502;
	xor.b64  	%rd4505, %rd4504, %rd4483;
	add.s64 	%rd4506, %rd4495, %rd4505;
	add.s64 	%rd4507, %rd4506, %rd4501;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3432,%dummy}, %rd4496;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3433}, %rd4496;
	}
	shf.r.wrap.b32 	%r3434, %r3433, %r3432, 14;
	shf.r.wrap.b32 	%r3435, %r3432, %r3433, 14;
	mov.b64 	%rd4508, {%r3435, %r3434};
	shf.r.wrap.b32 	%r3436, %r3433, %r3432, 18;
	shf.r.wrap.b32 	%r3437, %r3432, %r3433, 18;
	mov.b64 	%rd4509, {%r3437, %r3436};
	xor.b64  	%rd4510, %rd4509, %rd4508;
	shf.l.wrap.b32 	%r3438, %r3432, %r3433, 23;
	shf.l.wrap.b32 	%r3439, %r3433, %r3432, 23;
	mov.b64 	%rd4511, {%r3439, %r3438};
	xor.b64  	%rd4512, %rd4510, %rd4511;
	xor.b64  	%rd4513, %rd4472, %rd4448;
	and.b64  	%rd4514, %rd4496, %rd4513;
	xor.b64  	%rd4515, %rd4514, %rd4448;
	add.s64 	%rd4516, %rd4424, %rd4180;
	add.s64 	%rd4517, %rd4516, %rd12789;
	add.s64 	%rd4518, %rd4517, %rd4515;
	add.s64 	%rd4519, %rd4518, %rd4512;
	add.s64 	%rd4520, %rd4519, %rd4435;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3440,%dummy}, %rd4507;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3441}, %rd4507;
	}
	shf.r.wrap.b32 	%r3442, %r3441, %r3440, 28;
	shf.r.wrap.b32 	%r3443, %r3440, %r3441, 28;
	mov.b64 	%rd4521, {%r3443, %r3442};
	shf.l.wrap.b32 	%r3444, %r3440, %r3441, 30;
	shf.l.wrap.b32 	%r3445, %r3441, %r3440, 30;
	mov.b64 	%rd4522, {%r3445, %r3444};
	xor.b64  	%rd4523, %rd4522, %rd4521;
	shf.l.wrap.b32 	%r3446, %r3440, %r3441, 25;
	shf.l.wrap.b32 	%r3447, %r3441, %r3440, 25;
	mov.b64 	%rd4524, {%r3447, %r3446};
	xor.b64  	%rd4525, %rd4523, %rd4524;
	xor.b64  	%rd4526, %rd4507, %rd4459;
	xor.b64  	%rd4527, %rd4507, %rd4483;
	and.b64  	%rd4528, %rd4527, %rd4526;
	xor.b64  	%rd4529, %rd4528, %rd4507;
	add.s64 	%rd4530, %rd4519, %rd4529;
	add.s64 	%rd4531, %rd4530, %rd4525;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3448,%dummy}, %rd4520;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3449}, %rd4520;
	}
	shf.r.wrap.b32 	%r3450, %r3449, %r3448, 14;
	shf.r.wrap.b32 	%r3451, %r3448, %r3449, 14;
	mov.b64 	%rd4532, {%r3451, %r3450};
	shf.r.wrap.b32 	%r3452, %r3449, %r3448, 18;
	shf.r.wrap.b32 	%r3453, %r3448, %r3449, 18;
	mov.b64 	%rd4533, {%r3453, %r3452};
	xor.b64  	%rd4534, %rd4533, %rd4532;
	shf.l.wrap.b32 	%r3454, %r3448, %r3449, 23;
	shf.l.wrap.b32 	%r3455, %r3449, %r3448, 23;
	mov.b64 	%rd4535, {%r3455, %r3454};
	xor.b64  	%rd4536, %rd4534, %rd4535;
	xor.b64  	%rd4537, %rd4496, %rd4472;
	and.b64  	%rd4538, %rd4520, %rd4537;
	xor.b64  	%rd4539, %rd4538, %rd4472;
	add.s64 	%rd4540, %rd4448, %rd4193;
	add.s64 	%rd4541, %rd4540, %rd12790;
	add.s64 	%rd4542, %rd4541, %rd4539;
	add.s64 	%rd4543, %rd4542, %rd4536;
	add.s64 	%rd4544, %rd4543, %rd4459;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3456,%dummy}, %rd4531;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3457}, %rd4531;
	}
	shf.r.wrap.b32 	%r3458, %r3457, %r3456, 28;
	shf.r.wrap.b32 	%r3459, %r3456, %r3457, 28;
	mov.b64 	%rd4545, {%r3459, %r3458};
	shf.l.wrap.b32 	%r3460, %r3456, %r3457, 30;
	shf.l.wrap.b32 	%r3461, %r3457, %r3456, 30;
	mov.b64 	%rd4546, {%r3461, %r3460};
	xor.b64  	%rd4547, %rd4546, %rd4545;
	shf.l.wrap.b32 	%r3462, %r3456, %r3457, 25;
	shf.l.wrap.b32 	%r3463, %r3457, %r3456, 25;
	mov.b64 	%rd4548, {%r3463, %r3462};
	xor.b64  	%rd4549, %rd4547, %rd4548;
	xor.b64  	%rd4550, %rd4531, %rd4483;
	xor.b64  	%rd4551, %rd4531, %rd4507;
	and.b64  	%rd4552, %rd4551, %rd4550;
	xor.b64  	%rd4553, %rd4552, %rd4531;
	add.s64 	%rd4554, %rd4543, %rd4553;
	add.s64 	%rd4555, %rd4554, %rd4549;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3464,%dummy}, %rd4544;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3465}, %rd4544;
	}
	shf.r.wrap.b32 	%r3466, %r3465, %r3464, 14;
	shf.r.wrap.b32 	%r3467, %r3464, %r3465, 14;
	mov.b64 	%rd4556, {%r3467, %r3466};
	shf.r.wrap.b32 	%r3468, %r3465, %r3464, 18;
	shf.r.wrap.b32 	%r3469, %r3464, %r3465, 18;
	mov.b64 	%rd4557, {%r3469, %r3468};
	xor.b64  	%rd4558, %rd4557, %rd4556;
	shf.l.wrap.b32 	%r3470, %r3464, %r3465, 23;
	shf.l.wrap.b32 	%r3471, %r3465, %r3464, 23;
	mov.b64 	%rd4559, {%r3471, %r3470};
	xor.b64  	%rd4560, %rd4558, %rd4559;
	xor.b64  	%rd4561, %rd4520, %rd4496;
	and.b64  	%rd4562, %rd4544, %rd4561;
	xor.b64  	%rd4563, %rd4562, %rd4496;
	add.s64 	%rd4564, %rd4472, %rd4206;
	add.s64 	%rd4565, %rd4564, %rd12791;
	add.s64 	%rd4566, %rd4565, %rd4563;
	add.s64 	%rd4567, %rd4566, %rd4560;
	add.s64 	%rd4568, %rd4567, %rd4483;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3472,%dummy}, %rd4555;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3473}, %rd4555;
	}
	shf.r.wrap.b32 	%r3474, %r3473, %r3472, 28;
	shf.r.wrap.b32 	%r3475, %r3472, %r3473, 28;
	mov.b64 	%rd4569, {%r3475, %r3474};
	shf.l.wrap.b32 	%r3476, %r3472, %r3473, 30;
	shf.l.wrap.b32 	%r3477, %r3473, %r3472, 30;
	mov.b64 	%rd4570, {%r3477, %r3476};
	xor.b64  	%rd4571, %rd4570, %rd4569;
	shf.l.wrap.b32 	%r3478, %r3472, %r3473, 25;
	shf.l.wrap.b32 	%r3479, %r3473, %r3472, 25;
	mov.b64 	%rd4572, {%r3479, %r3478};
	xor.b64  	%rd4573, %rd4571, %rd4572;
	xor.b64  	%rd4574, %rd4555, %rd4507;
	xor.b64  	%rd4575, %rd4555, %rd4531;
	and.b64  	%rd4576, %rd4575, %rd4574;
	xor.b64  	%rd4577, %rd4576, %rd4555;
	add.s64 	%rd4578, %rd4567, %rd4577;
	add.s64 	%rd4579, %rd4578, %rd4573;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3480,%dummy}, %rd4568;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3481}, %rd4568;
	}
	shf.r.wrap.b32 	%r3482, %r3481, %r3480, 14;
	shf.r.wrap.b32 	%r3483, %r3480, %r3481, 14;
	mov.b64 	%rd4580, {%r3483, %r3482};
	shf.r.wrap.b32 	%r3484, %r3481, %r3480, 18;
	shf.r.wrap.b32 	%r3485, %r3480, %r3481, 18;
	mov.b64 	%rd4581, {%r3485, %r3484};
	xor.b64  	%rd4582, %rd4581, %rd4580;
	shf.l.wrap.b32 	%r3486, %r3480, %r3481, 23;
	shf.l.wrap.b32 	%r3487, %r3481, %r3480, 23;
	mov.b64 	%rd4583, {%r3487, %r3486};
	xor.b64  	%rd4584, %rd4582, %rd4583;
	xor.b64  	%rd4585, %rd4544, %rd4520;
	and.b64  	%rd4586, %rd4568, %rd4585;
	xor.b64  	%rd4587, %rd4586, %rd4520;
	add.s64 	%rd4588, %rd4496, %rd4219;
	add.s64 	%rd4589, %rd4588, %rd12792;
	add.s64 	%rd4590, %rd4589, %rd4587;
	add.s64 	%rd4591, %rd4590, %rd4584;
	add.s64 	%rd4592, %rd4591, %rd4507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3488,%dummy}, %rd4579;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3489}, %rd4579;
	}
	shf.r.wrap.b32 	%r3490, %r3489, %r3488, 28;
	shf.r.wrap.b32 	%r3491, %r3488, %r3489, 28;
	mov.b64 	%rd4593, {%r3491, %r3490};
	shf.l.wrap.b32 	%r3492, %r3488, %r3489, 30;
	shf.l.wrap.b32 	%r3493, %r3489, %r3488, 30;
	mov.b64 	%rd4594, {%r3493, %r3492};
	xor.b64  	%rd4595, %rd4594, %rd4593;
	shf.l.wrap.b32 	%r3494, %r3488, %r3489, 25;
	shf.l.wrap.b32 	%r3495, %r3489, %r3488, 25;
	mov.b64 	%rd4596, {%r3495, %r3494};
	xor.b64  	%rd4597, %rd4595, %rd4596;
	xor.b64  	%rd4598, %rd4579, %rd4531;
	xor.b64  	%rd4599, %rd4579, %rd4555;
	and.b64  	%rd4600, %rd4599, %rd4598;
	xor.b64  	%rd4601, %rd4600, %rd4579;
	add.s64 	%rd4602, %rd4591, %rd4601;
	add.s64 	%rd4603, %rd4602, %rd4597;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3496,%dummy}, %rd4206;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3497}, %rd4206;
	}
	shf.r.wrap.b32 	%r3498, %r3497, %r3496, 19;
	shf.r.wrap.b32 	%r3499, %r3496, %r3497, 19;
	mov.b64 	%rd4604, {%r3499, %r3498};
	shf.l.wrap.b32 	%r3500, %r3496, %r3497, 3;
	shf.l.wrap.b32 	%r3501, %r3497, %r3496, 3;
	mov.b64 	%rd4605, {%r3501, %r3500};
	shr.u64 	%rd4606, %rd4206, 6;
	xor.b64  	%rd4607, %rd4604, %rd4606;
	xor.b64  	%rd4608, %rd4607, %rd4605;
	shf.r.wrap.b32 	%r3502, %r3111, %r3110, 1;
	shf.r.wrap.b32 	%r3503, %r3110, %r3111, 1;
	mov.b64 	%rd4609, {%r3503, %r3502};
	shf.r.wrap.b32 	%r3504, %r3111, %r3110, 8;
	shf.r.wrap.b32 	%r3505, %r3110, %r3111, 8;
	mov.b64 	%rd4610, {%r3505, %r3504};
	shr.u64 	%rd4611, %rd4037, 7;
	xor.b64  	%rd4612, %rd4609, %rd4611;
	xor.b64  	%rd4613, %rd4612, %rd4610;
	add.s64 	%rd4614, %rd4141, %rd4024;
	add.s64 	%rd4615, %rd4614, %rd4608;
	add.s64 	%rd4616, %rd4615, %rd4613;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3506,%dummy}, %rd4219;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3507}, %rd4219;
	}
	shf.r.wrap.b32 	%r3508, %r3507, %r3506, 19;
	shf.r.wrap.b32 	%r3509, %r3506, %r3507, 19;
	mov.b64 	%rd4617, {%r3509, %r3508};
	shf.l.wrap.b32 	%r3510, %r3506, %r3507, 3;
	shf.l.wrap.b32 	%r3511, %r3507, %r3506, 3;
	mov.b64 	%rd4618, {%r3511, %r3510};
	shr.u64 	%rd4619, %rd4219, 6;
	xor.b64  	%rd4620, %rd4617, %rd4619;
	xor.b64  	%rd4621, %rd4620, %rd4618;
	shf.r.wrap.b32 	%r3512, %r3121, %r3120, 1;
	shf.r.wrap.b32 	%r3513, %r3120, %r3121, 1;
	mov.b64 	%rd4622, {%r3513, %r3512};
	shf.r.wrap.b32 	%r3514, %r3121, %r3120, 8;
	shf.r.wrap.b32 	%r3515, %r3120, %r3121, 8;
	mov.b64 	%rd4623, {%r3515, %r3514};
	shr.u64 	%rd4624, %rd4050, 7;
	xor.b64  	%rd4625, %rd4622, %rd4624;
	xor.b64  	%rd4626, %rd4625, %rd4623;
	add.s64 	%rd4627, %rd4154, %rd4037;
	add.s64 	%rd4628, %rd4627, %rd4621;
	add.s64 	%rd4629, %rd4628, %rd4626;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3516,%dummy}, %rd4616;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3517}, %rd4616;
	}
	shf.r.wrap.b32 	%r3518, %r3517, %r3516, 19;
	shf.r.wrap.b32 	%r3519, %r3516, %r3517, 19;
	mov.b64 	%rd4630, {%r3519, %r3518};
	shf.l.wrap.b32 	%r3520, %r3516, %r3517, 3;
	shf.l.wrap.b32 	%r3521, %r3517, %r3516, 3;
	mov.b64 	%rd4631, {%r3521, %r3520};
	shr.u64 	%rd4632, %rd4616, 6;
	xor.b64  	%rd4633, %rd4630, %rd4632;
	xor.b64  	%rd4634, %rd4633, %rd4631;
	shf.r.wrap.b32 	%r3522, %r3131, %r3130, 1;
	shf.r.wrap.b32 	%r3523, %r3130, %r3131, 1;
	mov.b64 	%rd4635, {%r3523, %r3522};
	shf.r.wrap.b32 	%r3524, %r3131, %r3130, 8;
	shf.r.wrap.b32 	%r3525, %r3130, %r3131, 8;
	mov.b64 	%rd4636, {%r3525, %r3524};
	shr.u64 	%rd4637, %rd4063, 7;
	xor.b64  	%rd4638, %rd4635, %rd4637;
	xor.b64  	%rd4639, %rd4638, %rd4636;
	add.s64 	%rd4640, %rd4167, %rd4050;
	add.s64 	%rd4641, %rd4640, %rd4634;
	add.s64 	%rd4642, %rd4641, %rd4639;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3526,%dummy}, %rd4629;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3527}, %rd4629;
	}
	shf.r.wrap.b32 	%r3528, %r3527, %r3526, 19;
	shf.r.wrap.b32 	%r3529, %r3526, %r3527, 19;
	mov.b64 	%rd4643, {%r3529, %r3528};
	shf.l.wrap.b32 	%r3530, %r3526, %r3527, 3;
	shf.l.wrap.b32 	%r3531, %r3527, %r3526, 3;
	mov.b64 	%rd4644, {%r3531, %r3530};
	shr.u64 	%rd4645, %rd4629, 6;
	xor.b64  	%rd4646, %rd4643, %rd4645;
	xor.b64  	%rd4647, %rd4646, %rd4644;
	shf.r.wrap.b32 	%r3532, %r3141, %r3140, 1;
	shf.r.wrap.b32 	%r3533, %r3140, %r3141, 1;
	mov.b64 	%rd4648, {%r3533, %r3532};
	shf.r.wrap.b32 	%r3534, %r3141, %r3140, 8;
	shf.r.wrap.b32 	%r3535, %r3140, %r3141, 8;
	mov.b64 	%rd4649, {%r3535, %r3534};
	shr.u64 	%rd4650, %rd4076, 7;
	xor.b64  	%rd4651, %rd4648, %rd4650;
	xor.b64  	%rd4652, %rd4651, %rd4649;
	add.s64 	%rd4653, %rd4180, %rd4063;
	add.s64 	%rd4654, %rd4653, %rd4647;
	add.s64 	%rd4655, %rd4654, %rd4652;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3536,%dummy}, %rd4642;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3537}, %rd4642;
	}
	shf.r.wrap.b32 	%r3538, %r3537, %r3536, 19;
	shf.r.wrap.b32 	%r3539, %r3536, %r3537, 19;
	mov.b64 	%rd4656, {%r3539, %r3538};
	shf.l.wrap.b32 	%r3540, %r3536, %r3537, 3;
	shf.l.wrap.b32 	%r3541, %r3537, %r3536, 3;
	mov.b64 	%rd4657, {%r3541, %r3540};
	shr.u64 	%rd4658, %rd4642, 6;
	xor.b64  	%rd4659, %rd4656, %rd4658;
	xor.b64  	%rd4660, %rd4659, %rd4657;
	shf.r.wrap.b32 	%r3542, %r3151, %r3150, 1;
	shf.r.wrap.b32 	%r3543, %r3150, %r3151, 1;
	mov.b64 	%rd4661, {%r3543, %r3542};
	shf.r.wrap.b32 	%r3544, %r3151, %r3150, 8;
	shf.r.wrap.b32 	%r3545, %r3150, %r3151, 8;
	mov.b64 	%rd4662, {%r3545, %r3544};
	shr.u64 	%rd4663, %rd4089, 7;
	xor.b64  	%rd4664, %rd4661, %rd4663;
	xor.b64  	%rd4665, %rd4664, %rd4662;
	add.s64 	%rd4666, %rd4193, %rd4076;
	add.s64 	%rd4667, %rd4666, %rd4660;
	add.s64 	%rd4668, %rd4667, %rd4665;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3546,%dummy}, %rd4655;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3547}, %rd4655;
	}
	shf.r.wrap.b32 	%r3548, %r3547, %r3546, 19;
	shf.r.wrap.b32 	%r3549, %r3546, %r3547, 19;
	mov.b64 	%rd4669, {%r3549, %r3548};
	shf.l.wrap.b32 	%r3550, %r3546, %r3547, 3;
	shf.l.wrap.b32 	%r3551, %r3547, %r3546, 3;
	mov.b64 	%rd4670, {%r3551, %r3550};
	shr.u64 	%rd4671, %rd4655, 6;
	xor.b64  	%rd4672, %rd4669, %rd4671;
	xor.b64  	%rd4673, %rd4672, %rd4670;
	shf.r.wrap.b32 	%r3552, %r3161, %r3160, 1;
	shf.r.wrap.b32 	%r3553, %r3160, %r3161, 1;
	mov.b64 	%rd4674, {%r3553, %r3552};
	shf.r.wrap.b32 	%r3554, %r3161, %r3160, 8;
	shf.r.wrap.b32 	%r3555, %r3160, %r3161, 8;
	mov.b64 	%rd4675, {%r3555, %r3554};
	shr.u64 	%rd4676, %rd4102, 7;
	xor.b64  	%rd4677, %rd4674, %rd4676;
	xor.b64  	%rd4678, %rd4677, %rd4675;
	add.s64 	%rd4679, %rd4206, %rd4089;
	add.s64 	%rd4680, %rd4679, %rd4673;
	add.s64 	%rd4681, %rd4680, %rd4678;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3556,%dummy}, %rd4668;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3557}, %rd4668;
	}
	shf.r.wrap.b32 	%r3558, %r3557, %r3556, 19;
	shf.r.wrap.b32 	%r3559, %r3556, %r3557, 19;
	mov.b64 	%rd4682, {%r3559, %r3558};
	shf.l.wrap.b32 	%r3560, %r3556, %r3557, 3;
	shf.l.wrap.b32 	%r3561, %r3557, %r3556, 3;
	mov.b64 	%rd4683, {%r3561, %r3560};
	shr.u64 	%rd4684, %rd4668, 6;
	xor.b64  	%rd4685, %rd4682, %rd4684;
	xor.b64  	%rd4686, %rd4685, %rd4683;
	shf.r.wrap.b32 	%r3562, %r3171, %r3170, 1;
	shf.r.wrap.b32 	%r3563, %r3170, %r3171, 1;
	mov.b64 	%rd4687, {%r3563, %r3562};
	shf.r.wrap.b32 	%r3564, %r3171, %r3170, 8;
	shf.r.wrap.b32 	%r3565, %r3170, %r3171, 8;
	mov.b64 	%rd4688, {%r3565, %r3564};
	shr.u64 	%rd4689, %rd4115, 7;
	xor.b64  	%rd4690, %rd4687, %rd4689;
	xor.b64  	%rd4691, %rd4690, %rd4688;
	add.s64 	%rd4692, %rd4219, %rd4102;
	add.s64 	%rd4693, %rd4692, %rd4686;
	add.s64 	%rd4694, %rd4693, %rd4691;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3566,%dummy}, %rd4681;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3567}, %rd4681;
	}
	shf.r.wrap.b32 	%r3568, %r3567, %r3566, 19;
	shf.r.wrap.b32 	%r3569, %r3566, %r3567, 19;
	mov.b64 	%rd4695, {%r3569, %r3568};
	shf.l.wrap.b32 	%r3570, %r3566, %r3567, 3;
	shf.l.wrap.b32 	%r3571, %r3567, %r3566, 3;
	mov.b64 	%rd4696, {%r3571, %r3570};
	shr.u64 	%rd4697, %rd4681, 6;
	xor.b64  	%rd4698, %rd4695, %rd4697;
	xor.b64  	%rd4699, %rd4698, %rd4696;
	shf.r.wrap.b32 	%r3572, %r3181, %r3180, 1;
	shf.r.wrap.b32 	%r3573, %r3180, %r3181, 1;
	mov.b64 	%rd4700, {%r3573, %r3572};
	shf.r.wrap.b32 	%r3574, %r3181, %r3180, 8;
	shf.r.wrap.b32 	%r3575, %r3180, %r3181, 8;
	mov.b64 	%rd4701, {%r3575, %r3574};
	shr.u64 	%rd4702, %rd4128, 7;
	xor.b64  	%rd4703, %rd4700, %rd4702;
	xor.b64  	%rd4704, %rd4703, %rd4701;
	add.s64 	%rd4705, %rd4616, %rd4115;
	add.s64 	%rd4706, %rd4705, %rd4699;
	add.s64 	%rd4707, %rd4706, %rd4704;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3576,%dummy}, %rd4694;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3577}, %rd4694;
	}
	shf.r.wrap.b32 	%r3578, %r3577, %r3576, 19;
	shf.r.wrap.b32 	%r3579, %r3576, %r3577, 19;
	mov.b64 	%rd4708, {%r3579, %r3578};
	shf.l.wrap.b32 	%r3580, %r3576, %r3577, 3;
	shf.l.wrap.b32 	%r3581, %r3577, %r3576, 3;
	mov.b64 	%rd4709, {%r3581, %r3580};
	shr.u64 	%rd4710, %rd4694, 6;
	xor.b64  	%rd4711, %rd4708, %rd4710;
	xor.b64  	%rd4712, %rd4711, %rd4709;
	shf.r.wrap.b32 	%r3582, %r3191, %r3190, 1;
	shf.r.wrap.b32 	%r3583, %r3190, %r3191, 1;
	mov.b64 	%rd4713, {%r3583, %r3582};
	shf.r.wrap.b32 	%r3584, %r3191, %r3190, 8;
	shf.r.wrap.b32 	%r3585, %r3190, %r3191, 8;
	mov.b64 	%rd4714, {%r3585, %r3584};
	shr.u64 	%rd4715, %rd4141, 7;
	xor.b64  	%rd4716, %rd4713, %rd4715;
	xor.b64  	%rd4717, %rd4716, %rd4714;
	add.s64 	%rd4718, %rd4629, %rd4128;
	add.s64 	%rd4719, %rd4718, %rd4712;
	add.s64 	%rd4720, %rd4719, %rd4717;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3586,%dummy}, %rd4707;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3587}, %rd4707;
	}
	shf.r.wrap.b32 	%r3588, %r3587, %r3586, 19;
	shf.r.wrap.b32 	%r3589, %r3586, %r3587, 19;
	mov.b64 	%rd4721, {%r3589, %r3588};
	shf.l.wrap.b32 	%r3590, %r3586, %r3587, 3;
	shf.l.wrap.b32 	%r3591, %r3587, %r3586, 3;
	mov.b64 	%rd4722, {%r3591, %r3590};
	shr.u64 	%rd4723, %rd4707, 6;
	xor.b64  	%rd4724, %rd4721, %rd4723;
	xor.b64  	%rd4725, %rd4724, %rd4722;
	shf.r.wrap.b32 	%r3592, %r3201, %r3200, 1;
	shf.r.wrap.b32 	%r3593, %r3200, %r3201, 1;
	mov.b64 	%rd4726, {%r3593, %r3592};
	shf.r.wrap.b32 	%r3594, %r3201, %r3200, 8;
	shf.r.wrap.b32 	%r3595, %r3200, %r3201, 8;
	mov.b64 	%rd4727, {%r3595, %r3594};
	shr.u64 	%rd4728, %rd4154, 7;
	xor.b64  	%rd4729, %rd4726, %rd4728;
	xor.b64  	%rd4730, %rd4729, %rd4727;
	add.s64 	%rd4731, %rd4642, %rd4141;
	add.s64 	%rd4732, %rd4731, %rd4725;
	add.s64 	%rd4733, %rd4732, %rd4730;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3596,%dummy}, %rd4720;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3597}, %rd4720;
	}
	shf.r.wrap.b32 	%r3598, %r3597, %r3596, 19;
	shf.r.wrap.b32 	%r3599, %r3596, %r3597, 19;
	mov.b64 	%rd4734, {%r3599, %r3598};
	shf.l.wrap.b32 	%r3600, %r3596, %r3597, 3;
	shf.l.wrap.b32 	%r3601, %r3597, %r3596, 3;
	mov.b64 	%rd4735, {%r3601, %r3600};
	shr.u64 	%rd4736, %rd4720, 6;
	xor.b64  	%rd4737, %rd4734, %rd4736;
	xor.b64  	%rd4738, %rd4737, %rd4735;
	shf.r.wrap.b32 	%r3602, %r3211, %r3210, 1;
	shf.r.wrap.b32 	%r3603, %r3210, %r3211, 1;
	mov.b64 	%rd4739, {%r3603, %r3602};
	shf.r.wrap.b32 	%r3604, %r3211, %r3210, 8;
	shf.r.wrap.b32 	%r3605, %r3210, %r3211, 8;
	mov.b64 	%rd4740, {%r3605, %r3604};
	shr.u64 	%rd4741, %rd4167, 7;
	xor.b64  	%rd4742, %rd4739, %rd4741;
	xor.b64  	%rd4743, %rd4742, %rd4740;
	add.s64 	%rd4744, %rd4655, %rd4154;
	add.s64 	%rd4745, %rd4744, %rd4738;
	add.s64 	%rd4746, %rd4745, %rd4743;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3606,%dummy}, %rd4733;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3607}, %rd4733;
	}
	shf.r.wrap.b32 	%r3608, %r3607, %r3606, 19;
	shf.r.wrap.b32 	%r3609, %r3606, %r3607, 19;
	mov.b64 	%rd4747, {%r3609, %r3608};
	shf.l.wrap.b32 	%r3610, %r3606, %r3607, 3;
	shf.l.wrap.b32 	%r3611, %r3607, %r3606, 3;
	mov.b64 	%rd4748, {%r3611, %r3610};
	shr.u64 	%rd4749, %rd4733, 6;
	xor.b64  	%rd4750, %rd4747, %rd4749;
	xor.b64  	%rd4751, %rd4750, %rd4748;
	shf.r.wrap.b32 	%r3612, %r3221, %r3220, 1;
	shf.r.wrap.b32 	%r3613, %r3220, %r3221, 1;
	mov.b64 	%rd4752, {%r3613, %r3612};
	shf.r.wrap.b32 	%r3614, %r3221, %r3220, 8;
	shf.r.wrap.b32 	%r3615, %r3220, %r3221, 8;
	mov.b64 	%rd4753, {%r3615, %r3614};
	shr.u64 	%rd4754, %rd4180, 7;
	xor.b64  	%rd4755, %rd4752, %rd4754;
	xor.b64  	%rd4756, %rd4755, %rd4753;
	add.s64 	%rd4757, %rd4668, %rd4167;
	add.s64 	%rd4758, %rd4757, %rd4751;
	add.s64 	%rd4759, %rd4758, %rd4756;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3616,%dummy}, %rd4746;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3617}, %rd4746;
	}
	shf.r.wrap.b32 	%r3618, %r3617, %r3616, 19;
	shf.r.wrap.b32 	%r3619, %r3616, %r3617, 19;
	mov.b64 	%rd4760, {%r3619, %r3618};
	shf.l.wrap.b32 	%r3620, %r3616, %r3617, 3;
	shf.l.wrap.b32 	%r3621, %r3617, %r3616, 3;
	mov.b64 	%rd4761, {%r3621, %r3620};
	shr.u64 	%rd4762, %rd4746, 6;
	xor.b64  	%rd4763, %rd4760, %rd4762;
	xor.b64  	%rd4764, %rd4763, %rd4761;
	shf.r.wrap.b32 	%r3622, %r3231, %r3230, 1;
	shf.r.wrap.b32 	%r3623, %r3230, %r3231, 1;
	mov.b64 	%rd4765, {%r3623, %r3622};
	shf.r.wrap.b32 	%r3624, %r3231, %r3230, 8;
	shf.r.wrap.b32 	%r3625, %r3230, %r3231, 8;
	mov.b64 	%rd4766, {%r3625, %r3624};
	shr.u64 	%rd4767, %rd4193, 7;
	xor.b64  	%rd4768, %rd4765, %rd4767;
	xor.b64  	%rd4769, %rd4768, %rd4766;
	add.s64 	%rd4770, %rd4681, %rd4180;
	add.s64 	%rd4771, %rd4770, %rd4764;
	add.s64 	%rd4772, %rd4771, %rd4769;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3626,%dummy}, %rd4759;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3627}, %rd4759;
	}
	shf.r.wrap.b32 	%r3628, %r3627, %r3626, 19;
	shf.r.wrap.b32 	%r3629, %r3626, %r3627, 19;
	mov.b64 	%rd4773, {%r3629, %r3628};
	shf.l.wrap.b32 	%r3630, %r3626, %r3627, 3;
	shf.l.wrap.b32 	%r3631, %r3627, %r3626, 3;
	mov.b64 	%rd4774, {%r3631, %r3630};
	shr.u64 	%rd4775, %rd4759, 6;
	xor.b64  	%rd4776, %rd4773, %rd4775;
	xor.b64  	%rd4777, %rd4776, %rd4774;
	shf.r.wrap.b32 	%r3632, %r3497, %r3496, 1;
	shf.r.wrap.b32 	%r3633, %r3496, %r3497, 1;
	mov.b64 	%rd4778, {%r3633, %r3632};
	shf.r.wrap.b32 	%r3634, %r3497, %r3496, 8;
	shf.r.wrap.b32 	%r3635, %r3496, %r3497, 8;
	mov.b64 	%rd4779, {%r3635, %r3634};
	shr.u64 	%rd4780, %rd4206, 7;
	xor.b64  	%rd4781, %rd4778, %rd4780;
	xor.b64  	%rd4782, %rd4781, %rd4779;
	add.s64 	%rd4783, %rd4694, %rd4193;
	add.s64 	%rd4784, %rd4783, %rd4777;
	add.s64 	%rd4785, %rd4784, %rd4782;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3636,%dummy}, %rd4772;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3637}, %rd4772;
	}
	shf.r.wrap.b32 	%r3638, %r3637, %r3636, 19;
	shf.r.wrap.b32 	%r3639, %r3636, %r3637, 19;
	mov.b64 	%rd4786, {%r3639, %r3638};
	shf.l.wrap.b32 	%r3640, %r3636, %r3637, 3;
	shf.l.wrap.b32 	%r3641, %r3637, %r3636, 3;
	mov.b64 	%rd4787, {%r3641, %r3640};
	shr.u64 	%rd4788, %rd4772, 6;
	xor.b64  	%rd4789, %rd4786, %rd4788;
	xor.b64  	%rd4790, %rd4789, %rd4787;
	shf.r.wrap.b32 	%r3642, %r3507, %r3506, 1;
	shf.r.wrap.b32 	%r3643, %r3506, %r3507, 1;
	mov.b64 	%rd4791, {%r3643, %r3642};
	shf.r.wrap.b32 	%r3644, %r3507, %r3506, 8;
	shf.r.wrap.b32 	%r3645, %r3506, %r3507, 8;
	mov.b64 	%rd4792, {%r3645, %r3644};
	shr.u64 	%rd4793, %rd4219, 7;
	xor.b64  	%rd4794, %rd4791, %rd4793;
	xor.b64  	%rd4795, %rd4794, %rd4792;
	add.s64 	%rd4796, %rd4707, %rd4206;
	add.s64 	%rd4797, %rd4796, %rd4790;
	add.s64 	%rd4798, %rd4797, %rd4795;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3646,%dummy}, %rd4785;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3647}, %rd4785;
	}
	shf.r.wrap.b32 	%r3648, %r3647, %r3646, 19;
	shf.r.wrap.b32 	%r3649, %r3646, %r3647, 19;
	mov.b64 	%rd4799, {%r3649, %r3648};
	shf.l.wrap.b32 	%r3650, %r3646, %r3647, 3;
	shf.l.wrap.b32 	%r3651, %r3647, %r3646, 3;
	mov.b64 	%rd4800, {%r3651, %r3650};
	shr.u64 	%rd4801, %rd4785, 6;
	xor.b64  	%rd4802, %rd4799, %rd4801;
	xor.b64  	%rd4803, %rd4802, %rd4800;
	shf.r.wrap.b32 	%r3652, %r3517, %r3516, 1;
	shf.r.wrap.b32 	%r3653, %r3516, %r3517, 1;
	mov.b64 	%rd4804, {%r3653, %r3652};
	shf.r.wrap.b32 	%r3654, %r3517, %r3516, 8;
	shf.r.wrap.b32 	%r3655, %r3516, %r3517, 8;
	mov.b64 	%rd4805, {%r3655, %r3654};
	shr.u64 	%rd4806, %rd4616, 7;
	xor.b64  	%rd4807, %rd4804, %rd4806;
	xor.b64  	%rd4808, %rd4807, %rd4805;
	add.s64 	%rd4809, %rd4720, %rd4219;
	add.s64 	%rd4810, %rd4809, %rd4803;
	add.s64 	%rd4811, %rd4810, %rd4808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3656,%dummy}, %rd4592;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3657}, %rd4592;
	}
	shf.r.wrap.b32 	%r3658, %r3657, %r3656, 14;
	shf.r.wrap.b32 	%r3659, %r3656, %r3657, 14;
	mov.b64 	%rd4812, {%r3659, %r3658};
	shf.r.wrap.b32 	%r3660, %r3657, %r3656, 18;
	shf.r.wrap.b32 	%r3661, %r3656, %r3657, 18;
	mov.b64 	%rd4813, {%r3661, %r3660};
	xor.b64  	%rd4814, %rd4813, %rd4812;
	shf.l.wrap.b32 	%r3662, %r3656, %r3657, 23;
	shf.l.wrap.b32 	%r3663, %r3657, %r3656, 23;
	mov.b64 	%rd4815, {%r3663, %r3662};
	xor.b64  	%rd4816, %rd4814, %rd4815;
	xor.b64  	%rd4817, %rd4568, %rd4544;
	and.b64  	%rd4818, %rd4817, %rd4592;
	xor.b64  	%rd4819, %rd4818, %rd4544;
	add.s64 	%rd4820, %rd4819, %rd4520;
	add.s64 	%rd4821, %rd4820, %rd4616;
	add.s64 	%rd4822, %rd4821, %rd12793;
	add.s64 	%rd4823, %rd4822, %rd4816;
	add.s64 	%rd4824, %rd4823, %rd4531;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3664,%dummy}, %rd4603;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3665}, %rd4603;
	}
	shf.r.wrap.b32 	%r3666, %r3665, %r3664, 28;
	shf.r.wrap.b32 	%r3667, %r3664, %r3665, 28;
	mov.b64 	%rd4825, {%r3667, %r3666};
	shf.l.wrap.b32 	%r3668, %r3664, %r3665, 30;
	shf.l.wrap.b32 	%r3669, %r3665, %r3664, 30;
	mov.b64 	%rd4826, {%r3669, %r3668};
	xor.b64  	%rd4827, %rd4826, %rd4825;
	shf.l.wrap.b32 	%r3670, %r3664, %r3665, 25;
	shf.l.wrap.b32 	%r3671, %r3665, %r3664, 25;
	mov.b64 	%rd4828, {%r3671, %r3670};
	xor.b64  	%rd4829, %rd4827, %rd4828;
	xor.b64  	%rd4830, %rd4603, %rd4555;
	xor.b64  	%rd4831, %rd4603, %rd4579;
	and.b64  	%rd4832, %rd4831, %rd4830;
	xor.b64  	%rd4833, %rd4832, %rd4603;
	add.s64 	%rd4834, %rd4823, %rd4833;
	add.s64 	%rd4835, %rd4834, %rd4829;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3672,%dummy}, %rd4824;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3673}, %rd4824;
	}
	shf.r.wrap.b32 	%r3674, %r3673, %r3672, 14;
	shf.r.wrap.b32 	%r3675, %r3672, %r3673, 14;
	mov.b64 	%rd4836, {%r3675, %r3674};
	shf.r.wrap.b32 	%r3676, %r3673, %r3672, 18;
	shf.r.wrap.b32 	%r3677, %r3672, %r3673, 18;
	mov.b64 	%rd4837, {%r3677, %r3676};
	xor.b64  	%rd4838, %rd4837, %rd4836;
	shf.l.wrap.b32 	%r3678, %r3672, %r3673, 23;
	shf.l.wrap.b32 	%r3679, %r3673, %r3672, 23;
	mov.b64 	%rd4839, {%r3679, %r3678};
	xor.b64  	%rd4840, %rd4838, %rd4839;
	xor.b64  	%rd4841, %rd4592, %rd4568;
	and.b64  	%rd4842, %rd4824, %rd4841;
	xor.b64  	%rd4843, %rd4842, %rd4568;
	add.s64 	%rd4844, %rd4629, %rd4544;
	add.s64 	%rd4845, %rd4844, %rd12794;
	add.s64 	%rd4846, %rd4845, %rd4843;
	add.s64 	%rd4847, %rd4846, %rd4840;
	add.s64 	%rd4848, %rd4847, %rd4555;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3680,%dummy}, %rd4835;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3681}, %rd4835;
	}
	shf.r.wrap.b32 	%r3682, %r3681, %r3680, 28;
	shf.r.wrap.b32 	%r3683, %r3680, %r3681, 28;
	mov.b64 	%rd4849, {%r3683, %r3682};
	shf.l.wrap.b32 	%r3684, %r3680, %r3681, 30;
	shf.l.wrap.b32 	%r3685, %r3681, %r3680, 30;
	mov.b64 	%rd4850, {%r3685, %r3684};
	xor.b64  	%rd4851, %rd4850, %rd4849;
	shf.l.wrap.b32 	%r3686, %r3680, %r3681, 25;
	shf.l.wrap.b32 	%r3687, %r3681, %r3680, 25;
	mov.b64 	%rd4852, {%r3687, %r3686};
	xor.b64  	%rd4853, %rd4851, %rd4852;
	xor.b64  	%rd4854, %rd4835, %rd4579;
	xor.b64  	%rd4855, %rd4835, %rd4603;
	and.b64  	%rd4856, %rd4855, %rd4854;
	xor.b64  	%rd4857, %rd4856, %rd4835;
	add.s64 	%rd4858, %rd4847, %rd4857;
	add.s64 	%rd4859, %rd4858, %rd4853;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3688,%dummy}, %rd4848;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3689}, %rd4848;
	}
	shf.r.wrap.b32 	%r3690, %r3689, %r3688, 14;
	shf.r.wrap.b32 	%r3691, %r3688, %r3689, 14;
	mov.b64 	%rd4860, {%r3691, %r3690};
	shf.r.wrap.b32 	%r3692, %r3689, %r3688, 18;
	shf.r.wrap.b32 	%r3693, %r3688, %r3689, 18;
	mov.b64 	%rd4861, {%r3693, %r3692};
	xor.b64  	%rd4862, %rd4861, %rd4860;
	shf.l.wrap.b32 	%r3694, %r3688, %r3689, 23;
	shf.l.wrap.b32 	%r3695, %r3689, %r3688, 23;
	mov.b64 	%rd4863, {%r3695, %r3694};
	xor.b64  	%rd4864, %rd4862, %rd4863;
	xor.b64  	%rd4865, %rd4824, %rd4592;
	and.b64  	%rd4866, %rd4848, %rd4865;
	xor.b64  	%rd4867, %rd4866, %rd4592;
	add.s64 	%rd4868, %rd4642, %rd4568;
	add.s64 	%rd4869, %rd4868, %rd12795;
	add.s64 	%rd4870, %rd4869, %rd4867;
	add.s64 	%rd4871, %rd4870, %rd4864;
	add.s64 	%rd4872, %rd4871, %rd4579;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3696,%dummy}, %rd4859;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3697}, %rd4859;
	}
	shf.r.wrap.b32 	%r3698, %r3697, %r3696, 28;
	shf.r.wrap.b32 	%r3699, %r3696, %r3697, 28;
	mov.b64 	%rd4873, {%r3699, %r3698};
	shf.l.wrap.b32 	%r3700, %r3696, %r3697, 30;
	shf.l.wrap.b32 	%r3701, %r3697, %r3696, 30;
	mov.b64 	%rd4874, {%r3701, %r3700};
	xor.b64  	%rd4875, %rd4874, %rd4873;
	shf.l.wrap.b32 	%r3702, %r3696, %r3697, 25;
	shf.l.wrap.b32 	%r3703, %r3697, %r3696, 25;
	mov.b64 	%rd4876, {%r3703, %r3702};
	xor.b64  	%rd4877, %rd4875, %rd4876;
	xor.b64  	%rd4878, %rd4859, %rd4603;
	xor.b64  	%rd4879, %rd4859, %rd4835;
	and.b64  	%rd4880, %rd4879, %rd4878;
	xor.b64  	%rd4881, %rd4880, %rd4859;
	add.s64 	%rd4882, %rd4871, %rd4881;
	add.s64 	%rd4883, %rd4882, %rd4877;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3704,%dummy}, %rd4872;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3705}, %rd4872;
	}
	shf.r.wrap.b32 	%r3706, %r3705, %r3704, 14;
	shf.r.wrap.b32 	%r3707, %r3704, %r3705, 14;
	mov.b64 	%rd4884, {%r3707, %r3706};
	shf.r.wrap.b32 	%r3708, %r3705, %r3704, 18;
	shf.r.wrap.b32 	%r3709, %r3704, %r3705, 18;
	mov.b64 	%rd4885, {%r3709, %r3708};
	xor.b64  	%rd4886, %rd4885, %rd4884;
	shf.l.wrap.b32 	%r3710, %r3704, %r3705, 23;
	shf.l.wrap.b32 	%r3711, %r3705, %r3704, 23;
	mov.b64 	%rd4887, {%r3711, %r3710};
	xor.b64  	%rd4888, %rd4886, %rd4887;
	xor.b64  	%rd4889, %rd4848, %rd4824;
	and.b64  	%rd4890, %rd4872, %rd4889;
	xor.b64  	%rd4891, %rd4890, %rd4824;
	add.s64 	%rd4892, %rd4655, %rd4592;
	add.s64 	%rd4893, %rd4892, %rd12796;
	add.s64 	%rd4894, %rd4893, %rd4891;
	add.s64 	%rd4895, %rd4894, %rd4888;
	add.s64 	%rd4896, %rd4895, %rd4603;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3712,%dummy}, %rd4883;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3713}, %rd4883;
	}
	shf.r.wrap.b32 	%r3714, %r3713, %r3712, 28;
	shf.r.wrap.b32 	%r3715, %r3712, %r3713, 28;
	mov.b64 	%rd4897, {%r3715, %r3714};
	shf.l.wrap.b32 	%r3716, %r3712, %r3713, 30;
	shf.l.wrap.b32 	%r3717, %r3713, %r3712, 30;
	mov.b64 	%rd4898, {%r3717, %r3716};
	xor.b64  	%rd4899, %rd4898, %rd4897;
	shf.l.wrap.b32 	%r3718, %r3712, %r3713, 25;
	shf.l.wrap.b32 	%r3719, %r3713, %r3712, 25;
	mov.b64 	%rd4900, {%r3719, %r3718};
	xor.b64  	%rd4901, %rd4899, %rd4900;
	xor.b64  	%rd4902, %rd4883, %rd4835;
	xor.b64  	%rd4903, %rd4883, %rd4859;
	and.b64  	%rd4904, %rd4903, %rd4902;
	xor.b64  	%rd4905, %rd4904, %rd4883;
	add.s64 	%rd4906, %rd4895, %rd4905;
	add.s64 	%rd4907, %rd4906, %rd4901;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3720,%dummy}, %rd4896;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3721}, %rd4896;
	}
	shf.r.wrap.b32 	%r3722, %r3721, %r3720, 14;
	shf.r.wrap.b32 	%r3723, %r3720, %r3721, 14;
	mov.b64 	%rd4908, {%r3723, %r3722};
	shf.r.wrap.b32 	%r3724, %r3721, %r3720, 18;
	shf.r.wrap.b32 	%r3725, %r3720, %r3721, 18;
	mov.b64 	%rd4909, {%r3725, %r3724};
	xor.b64  	%rd4910, %rd4909, %rd4908;
	shf.l.wrap.b32 	%r3726, %r3720, %r3721, 23;
	shf.l.wrap.b32 	%r3727, %r3721, %r3720, 23;
	mov.b64 	%rd4911, {%r3727, %r3726};
	xor.b64  	%rd4912, %rd4910, %rd4911;
	xor.b64  	%rd4913, %rd4872, %rd4848;
	and.b64  	%rd4914, %rd4896, %rd4913;
	xor.b64  	%rd4915, %rd4914, %rd4848;
	add.s64 	%rd4916, %rd4824, %rd4668;
	add.s64 	%rd4917, %rd4916, %rd12797;
	add.s64 	%rd4918, %rd4917, %rd4915;
	add.s64 	%rd4919, %rd4918, %rd4912;
	add.s64 	%rd4920, %rd4919, %rd4835;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3728,%dummy}, %rd4907;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3729}, %rd4907;
	}
	shf.r.wrap.b32 	%r3730, %r3729, %r3728, 28;
	shf.r.wrap.b32 	%r3731, %r3728, %r3729, 28;
	mov.b64 	%rd4921, {%r3731, %r3730};
	shf.l.wrap.b32 	%r3732, %r3728, %r3729, 30;
	shf.l.wrap.b32 	%r3733, %r3729, %r3728, 30;
	mov.b64 	%rd4922, {%r3733, %r3732};
	xor.b64  	%rd4923, %rd4922, %rd4921;
	shf.l.wrap.b32 	%r3734, %r3728, %r3729, 25;
	shf.l.wrap.b32 	%r3735, %r3729, %r3728, 25;
	mov.b64 	%rd4924, {%r3735, %r3734};
	xor.b64  	%rd4925, %rd4923, %rd4924;
	xor.b64  	%rd4926, %rd4907, %rd4859;
	xor.b64  	%rd4927, %rd4907, %rd4883;
	and.b64  	%rd4928, %rd4927, %rd4926;
	xor.b64  	%rd4929, %rd4928, %rd4907;
	add.s64 	%rd4930, %rd4919, %rd4929;
	add.s64 	%rd4931, %rd4930, %rd4925;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3736,%dummy}, %rd4920;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3737}, %rd4920;
	}
	shf.r.wrap.b32 	%r3738, %r3737, %r3736, 14;
	shf.r.wrap.b32 	%r3739, %r3736, %r3737, 14;
	mov.b64 	%rd4932, {%r3739, %r3738};
	shf.r.wrap.b32 	%r3740, %r3737, %r3736, 18;
	shf.r.wrap.b32 	%r3741, %r3736, %r3737, 18;
	mov.b64 	%rd4933, {%r3741, %r3740};
	xor.b64  	%rd4934, %rd4933, %rd4932;
	shf.l.wrap.b32 	%r3742, %r3736, %r3737, 23;
	shf.l.wrap.b32 	%r3743, %r3737, %r3736, 23;
	mov.b64 	%rd4935, {%r3743, %r3742};
	xor.b64  	%rd4936, %rd4934, %rd4935;
	xor.b64  	%rd4937, %rd4896, %rd4872;
	and.b64  	%rd4938, %rd4920, %rd4937;
	xor.b64  	%rd4939, %rd4938, %rd4872;
	add.s64 	%rd4940, %rd4848, %rd4681;
	add.s64 	%rd4941, %rd4940, %rd12798;
	add.s64 	%rd4942, %rd4941, %rd4939;
	add.s64 	%rd4943, %rd4942, %rd4936;
	add.s64 	%rd4944, %rd4943, %rd4859;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3744,%dummy}, %rd4931;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3745}, %rd4931;
	}
	shf.r.wrap.b32 	%r3746, %r3745, %r3744, 28;
	shf.r.wrap.b32 	%r3747, %r3744, %r3745, 28;
	mov.b64 	%rd4945, {%r3747, %r3746};
	shf.l.wrap.b32 	%r3748, %r3744, %r3745, 30;
	shf.l.wrap.b32 	%r3749, %r3745, %r3744, 30;
	mov.b64 	%rd4946, {%r3749, %r3748};
	xor.b64  	%rd4947, %rd4946, %rd4945;
	shf.l.wrap.b32 	%r3750, %r3744, %r3745, 25;
	shf.l.wrap.b32 	%r3751, %r3745, %r3744, 25;
	mov.b64 	%rd4948, {%r3751, %r3750};
	xor.b64  	%rd4949, %rd4947, %rd4948;
	xor.b64  	%rd4950, %rd4931, %rd4883;
	xor.b64  	%rd4951, %rd4931, %rd4907;
	and.b64  	%rd4952, %rd4951, %rd4950;
	xor.b64  	%rd4953, %rd4952, %rd4931;
	add.s64 	%rd4954, %rd4943, %rd4953;
	add.s64 	%rd4955, %rd4954, %rd4949;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3752,%dummy}, %rd4944;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3753}, %rd4944;
	}
	shf.r.wrap.b32 	%r3754, %r3753, %r3752, 14;
	shf.r.wrap.b32 	%r3755, %r3752, %r3753, 14;
	mov.b64 	%rd4956, {%r3755, %r3754};
	shf.r.wrap.b32 	%r3756, %r3753, %r3752, 18;
	shf.r.wrap.b32 	%r3757, %r3752, %r3753, 18;
	mov.b64 	%rd4957, {%r3757, %r3756};
	xor.b64  	%rd4958, %rd4957, %rd4956;
	shf.l.wrap.b32 	%r3758, %r3752, %r3753, 23;
	shf.l.wrap.b32 	%r3759, %r3753, %r3752, 23;
	mov.b64 	%rd4959, {%r3759, %r3758};
	xor.b64  	%rd4960, %rd4958, %rd4959;
	xor.b64  	%rd4961, %rd4920, %rd4896;
	and.b64  	%rd4962, %rd4944, %rd4961;
	xor.b64  	%rd4963, %rd4962, %rd4896;
	add.s64 	%rd4964, %rd4872, %rd4694;
	add.s64 	%rd4965, %rd4964, %rd12911;
	add.s64 	%rd4966, %rd4965, %rd4963;
	add.s64 	%rd4967, %rd4966, %rd4960;
	add.s64 	%rd4968, %rd4967, %rd4883;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3760,%dummy}, %rd4955;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3761}, %rd4955;
	}
	shf.r.wrap.b32 	%r3762, %r3761, %r3760, 28;
	shf.r.wrap.b32 	%r3763, %r3760, %r3761, 28;
	mov.b64 	%rd4969, {%r3763, %r3762};
	shf.l.wrap.b32 	%r3764, %r3760, %r3761, 30;
	shf.l.wrap.b32 	%r3765, %r3761, %r3760, 30;
	mov.b64 	%rd4970, {%r3765, %r3764};
	xor.b64  	%rd4971, %rd4970, %rd4969;
	shf.l.wrap.b32 	%r3766, %r3760, %r3761, 25;
	shf.l.wrap.b32 	%r3767, %r3761, %r3760, 25;
	mov.b64 	%rd4972, {%r3767, %r3766};
	xor.b64  	%rd4973, %rd4971, %rd4972;
	xor.b64  	%rd4974, %rd4955, %rd4907;
	xor.b64  	%rd4975, %rd4955, %rd4931;
	and.b64  	%rd4976, %rd4975, %rd4974;
	xor.b64  	%rd4977, %rd4976, %rd4955;
	add.s64 	%rd4978, %rd4967, %rd4977;
	add.s64 	%rd4979, %rd4978, %rd4973;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3768,%dummy}, %rd4968;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3769}, %rd4968;
	}
	shf.r.wrap.b32 	%r3770, %r3769, %r3768, 14;
	shf.r.wrap.b32 	%r3771, %r3768, %r3769, 14;
	mov.b64 	%rd4980, {%r3771, %r3770};
	shf.r.wrap.b32 	%r3772, %r3769, %r3768, 18;
	shf.r.wrap.b32 	%r3773, %r3768, %r3769, 18;
	mov.b64 	%rd4981, {%r3773, %r3772};
	xor.b64  	%rd4982, %rd4981, %rd4980;
	shf.l.wrap.b32 	%r3774, %r3768, %r3769, 23;
	shf.l.wrap.b32 	%r3775, %r3769, %r3768, 23;
	mov.b64 	%rd4983, {%r3775, %r3774};
	xor.b64  	%rd4984, %rd4982, %rd4983;
	xor.b64  	%rd4985, %rd4944, %rd4920;
	and.b64  	%rd4986, %rd4968, %rd4985;
	xor.b64  	%rd4987, %rd4986, %rd4920;
	add.s64 	%rd4988, %rd4896, %rd4707;
	add.s64 	%rd4989, %rd4988, %rd12912;
	add.s64 	%rd4990, %rd4989, %rd4987;
	add.s64 	%rd4991, %rd4990, %rd4984;
	add.s64 	%rd4992, %rd4991, %rd4907;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3776,%dummy}, %rd4979;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3777}, %rd4979;
	}
	shf.r.wrap.b32 	%r3778, %r3777, %r3776, 28;
	shf.r.wrap.b32 	%r3779, %r3776, %r3777, 28;
	mov.b64 	%rd4993, {%r3779, %r3778};
	shf.l.wrap.b32 	%r3780, %r3776, %r3777, 30;
	shf.l.wrap.b32 	%r3781, %r3777, %r3776, 30;
	mov.b64 	%rd4994, {%r3781, %r3780};
	xor.b64  	%rd4995, %rd4994, %rd4993;
	shf.l.wrap.b32 	%r3782, %r3776, %r3777, 25;
	shf.l.wrap.b32 	%r3783, %r3777, %r3776, 25;
	mov.b64 	%rd4996, {%r3783, %r3782};
	xor.b64  	%rd4997, %rd4995, %rd4996;
	xor.b64  	%rd4998, %rd4979, %rd4931;
	xor.b64  	%rd4999, %rd4979, %rd4955;
	and.b64  	%rd5000, %rd4999, %rd4998;
	xor.b64  	%rd5001, %rd5000, %rd4979;
	add.s64 	%rd5002, %rd4991, %rd5001;
	add.s64 	%rd5003, %rd5002, %rd4997;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3784,%dummy}, %rd4992;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3785}, %rd4992;
	}
	shf.r.wrap.b32 	%r3786, %r3785, %r3784, 14;
	shf.r.wrap.b32 	%r3787, %r3784, %r3785, 14;
	mov.b64 	%rd5004, {%r3787, %r3786};
	shf.r.wrap.b32 	%r3788, %r3785, %r3784, 18;
	shf.r.wrap.b32 	%r3789, %r3784, %r3785, 18;
	mov.b64 	%rd5005, {%r3789, %r3788};
	xor.b64  	%rd5006, %rd5005, %rd5004;
	shf.l.wrap.b32 	%r3790, %r3784, %r3785, 23;
	shf.l.wrap.b32 	%r3791, %r3785, %r3784, 23;
	mov.b64 	%rd5007, {%r3791, %r3790};
	xor.b64  	%rd5008, %rd5006, %rd5007;
	xor.b64  	%rd5009, %rd4968, %rd4944;
	and.b64  	%rd5010, %rd4992, %rd5009;
	xor.b64  	%rd5011, %rd5010, %rd4944;
	add.s64 	%rd5012, %rd4920, %rd4720;
	add.s64 	%rd5013, %rd5012, %rd12913;
	add.s64 	%rd5014, %rd5013, %rd5011;
	add.s64 	%rd5015, %rd5014, %rd5008;
	add.s64 	%rd5016, %rd5015, %rd4931;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3792,%dummy}, %rd5003;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3793}, %rd5003;
	}
	shf.r.wrap.b32 	%r3794, %r3793, %r3792, 28;
	shf.r.wrap.b32 	%r3795, %r3792, %r3793, 28;
	mov.b64 	%rd5017, {%r3795, %r3794};
	shf.l.wrap.b32 	%r3796, %r3792, %r3793, 30;
	shf.l.wrap.b32 	%r3797, %r3793, %r3792, 30;
	mov.b64 	%rd5018, {%r3797, %r3796};
	xor.b64  	%rd5019, %rd5018, %rd5017;
	shf.l.wrap.b32 	%r3798, %r3792, %r3793, 25;
	shf.l.wrap.b32 	%r3799, %r3793, %r3792, 25;
	mov.b64 	%rd5020, {%r3799, %r3798};
	xor.b64  	%rd5021, %rd5019, %rd5020;
	xor.b64  	%rd5022, %rd5003, %rd4955;
	xor.b64  	%rd5023, %rd5003, %rd4979;
	and.b64  	%rd5024, %rd5023, %rd5022;
	xor.b64  	%rd5025, %rd5024, %rd5003;
	add.s64 	%rd5026, %rd5015, %rd5025;
	add.s64 	%rd5027, %rd5026, %rd5021;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3800,%dummy}, %rd5016;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3801}, %rd5016;
	}
	shf.r.wrap.b32 	%r3802, %r3801, %r3800, 14;
	shf.r.wrap.b32 	%r3803, %r3800, %r3801, 14;
	mov.b64 	%rd5028, {%r3803, %r3802};
	shf.r.wrap.b32 	%r3804, %r3801, %r3800, 18;
	shf.r.wrap.b32 	%r3805, %r3800, %r3801, 18;
	mov.b64 	%rd5029, {%r3805, %r3804};
	xor.b64  	%rd5030, %rd5029, %rd5028;
	shf.l.wrap.b32 	%r3806, %r3800, %r3801, 23;
	shf.l.wrap.b32 	%r3807, %r3801, %r3800, 23;
	mov.b64 	%rd5031, {%r3807, %r3806};
	xor.b64  	%rd5032, %rd5030, %rd5031;
	xor.b64  	%rd5033, %rd4992, %rd4968;
	and.b64  	%rd5034, %rd5016, %rd5033;
	xor.b64  	%rd5035, %rd5034, %rd4968;
	add.s64 	%rd5036, %rd4944, %rd4733;
	add.s64 	%rd5037, %rd5036, %rd12914;
	add.s64 	%rd5038, %rd5037, %rd5035;
	add.s64 	%rd5039, %rd5038, %rd5032;
	add.s64 	%rd5040, %rd5039, %rd4955;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3808,%dummy}, %rd5027;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3809}, %rd5027;
	}
	shf.r.wrap.b32 	%r3810, %r3809, %r3808, 28;
	shf.r.wrap.b32 	%r3811, %r3808, %r3809, 28;
	mov.b64 	%rd5041, {%r3811, %r3810};
	shf.l.wrap.b32 	%r3812, %r3808, %r3809, 30;
	shf.l.wrap.b32 	%r3813, %r3809, %r3808, 30;
	mov.b64 	%rd5042, {%r3813, %r3812};
	xor.b64  	%rd5043, %rd5042, %rd5041;
	shf.l.wrap.b32 	%r3814, %r3808, %r3809, 25;
	shf.l.wrap.b32 	%r3815, %r3809, %r3808, 25;
	mov.b64 	%rd5044, {%r3815, %r3814};
	xor.b64  	%rd5045, %rd5043, %rd5044;
	xor.b64  	%rd5046, %rd5027, %rd4979;
	xor.b64  	%rd5047, %rd5027, %rd5003;
	and.b64  	%rd5048, %rd5047, %rd5046;
	xor.b64  	%rd5049, %rd5048, %rd5027;
	add.s64 	%rd5050, %rd5039, %rd5049;
	add.s64 	%rd5051, %rd5050, %rd5045;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3816,%dummy}, %rd5040;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3817}, %rd5040;
	}
	shf.r.wrap.b32 	%r3818, %r3817, %r3816, 14;
	shf.r.wrap.b32 	%r3819, %r3816, %r3817, 14;
	mov.b64 	%rd5052, {%r3819, %r3818};
	shf.r.wrap.b32 	%r3820, %r3817, %r3816, 18;
	shf.r.wrap.b32 	%r3821, %r3816, %r3817, 18;
	mov.b64 	%rd5053, {%r3821, %r3820};
	xor.b64  	%rd5054, %rd5053, %rd5052;
	shf.l.wrap.b32 	%r3822, %r3816, %r3817, 23;
	shf.l.wrap.b32 	%r3823, %r3817, %r3816, 23;
	mov.b64 	%rd5055, {%r3823, %r3822};
	xor.b64  	%rd5056, %rd5054, %rd5055;
	xor.b64  	%rd5057, %rd5016, %rd4992;
	and.b64  	%rd5058, %rd5040, %rd5057;
	xor.b64  	%rd5059, %rd5058, %rd4992;
	add.s64 	%rd5060, %rd4968, %rd4746;
	add.s64 	%rd5061, %rd5060, %rd12915;
	add.s64 	%rd5062, %rd5061, %rd5059;
	add.s64 	%rd5063, %rd5062, %rd5056;
	add.s64 	%rd5064, %rd5063, %rd4979;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3824,%dummy}, %rd5051;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3825}, %rd5051;
	}
	shf.r.wrap.b32 	%r3826, %r3825, %r3824, 28;
	shf.r.wrap.b32 	%r3827, %r3824, %r3825, 28;
	mov.b64 	%rd5065, {%r3827, %r3826};
	shf.l.wrap.b32 	%r3828, %r3824, %r3825, 30;
	shf.l.wrap.b32 	%r3829, %r3825, %r3824, 30;
	mov.b64 	%rd5066, {%r3829, %r3828};
	xor.b64  	%rd5067, %rd5066, %rd5065;
	shf.l.wrap.b32 	%r3830, %r3824, %r3825, 25;
	shf.l.wrap.b32 	%r3831, %r3825, %r3824, 25;
	mov.b64 	%rd5068, {%r3831, %r3830};
	xor.b64  	%rd5069, %rd5067, %rd5068;
	xor.b64  	%rd5070, %rd5051, %rd5003;
	xor.b64  	%rd5071, %rd5051, %rd5027;
	and.b64  	%rd5072, %rd5071, %rd5070;
	xor.b64  	%rd5073, %rd5072, %rd5051;
	add.s64 	%rd5074, %rd5063, %rd5073;
	add.s64 	%rd5075, %rd5074, %rd5069;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3832,%dummy}, %rd5064;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3833}, %rd5064;
	}
	shf.r.wrap.b32 	%r3834, %r3833, %r3832, 14;
	shf.r.wrap.b32 	%r3835, %r3832, %r3833, 14;
	mov.b64 	%rd5076, {%r3835, %r3834};
	shf.r.wrap.b32 	%r3836, %r3833, %r3832, 18;
	shf.r.wrap.b32 	%r3837, %r3832, %r3833, 18;
	mov.b64 	%rd5077, {%r3837, %r3836};
	xor.b64  	%rd5078, %rd5077, %rd5076;
	shf.l.wrap.b32 	%r3838, %r3832, %r3833, 23;
	shf.l.wrap.b32 	%r3839, %r3833, %r3832, 23;
	mov.b64 	%rd5079, {%r3839, %r3838};
	xor.b64  	%rd5080, %rd5078, %rd5079;
	xor.b64  	%rd5081, %rd5040, %rd5016;
	and.b64  	%rd5082, %rd5064, %rd5081;
	xor.b64  	%rd5083, %rd5082, %rd5016;
	add.s64 	%rd5084, %rd4992, %rd4759;
	add.s64 	%rd5085, %rd5084, %rd12916;
	add.s64 	%rd5086, %rd5085, %rd5083;
	add.s64 	%rd5087, %rd5086, %rd5080;
	add.s64 	%rd5088, %rd5087, %rd5003;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3840,%dummy}, %rd5075;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3841}, %rd5075;
	}
	shf.r.wrap.b32 	%r3842, %r3841, %r3840, 28;
	shf.r.wrap.b32 	%r3843, %r3840, %r3841, 28;
	mov.b64 	%rd5089, {%r3843, %r3842};
	shf.l.wrap.b32 	%r3844, %r3840, %r3841, 30;
	shf.l.wrap.b32 	%r3845, %r3841, %r3840, 30;
	mov.b64 	%rd5090, {%r3845, %r3844};
	xor.b64  	%rd5091, %rd5090, %rd5089;
	shf.l.wrap.b32 	%r3846, %r3840, %r3841, 25;
	shf.l.wrap.b32 	%r3847, %r3841, %r3840, 25;
	mov.b64 	%rd5092, {%r3847, %r3846};
	xor.b64  	%rd5093, %rd5091, %rd5092;
	xor.b64  	%rd5094, %rd5075, %rd5027;
	xor.b64  	%rd5095, %rd5075, %rd5051;
	and.b64  	%rd5096, %rd5095, %rd5094;
	xor.b64  	%rd5097, %rd5096, %rd5075;
	add.s64 	%rd5098, %rd5087, %rd5097;
	add.s64 	%rd5099, %rd5098, %rd5093;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3848,%dummy}, %rd5088;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3849}, %rd5088;
	}
	shf.r.wrap.b32 	%r3850, %r3849, %r3848, 14;
	shf.r.wrap.b32 	%r3851, %r3848, %r3849, 14;
	mov.b64 	%rd5100, {%r3851, %r3850};
	shf.r.wrap.b32 	%r3852, %r3849, %r3848, 18;
	shf.r.wrap.b32 	%r3853, %r3848, %r3849, 18;
	mov.b64 	%rd5101, {%r3853, %r3852};
	xor.b64  	%rd5102, %rd5101, %rd5100;
	shf.l.wrap.b32 	%r3854, %r3848, %r3849, 23;
	shf.l.wrap.b32 	%r3855, %r3849, %r3848, 23;
	mov.b64 	%rd5103, {%r3855, %r3854};
	xor.b64  	%rd5104, %rd5102, %rd5103;
	xor.b64  	%rd5105, %rd5064, %rd5040;
	and.b64  	%rd5106, %rd5088, %rd5105;
	xor.b64  	%rd5107, %rd5106, %rd5040;
	add.s64 	%rd5108, %rd5016, %rd4772;
	add.s64 	%rd5109, %rd5108, %rd12917;
	add.s64 	%rd5110, %rd5109, %rd5107;
	add.s64 	%rd5111, %rd5110, %rd5104;
	add.s64 	%rd5112, %rd5111, %rd5027;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3856,%dummy}, %rd5099;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3857}, %rd5099;
	}
	shf.r.wrap.b32 	%r3858, %r3857, %r3856, 28;
	shf.r.wrap.b32 	%r3859, %r3856, %r3857, 28;
	mov.b64 	%rd5113, {%r3859, %r3858};
	shf.l.wrap.b32 	%r3860, %r3856, %r3857, 30;
	shf.l.wrap.b32 	%r3861, %r3857, %r3856, 30;
	mov.b64 	%rd5114, {%r3861, %r3860};
	xor.b64  	%rd5115, %rd5114, %rd5113;
	shf.l.wrap.b32 	%r3862, %r3856, %r3857, 25;
	shf.l.wrap.b32 	%r3863, %r3857, %r3856, 25;
	mov.b64 	%rd5116, {%r3863, %r3862};
	xor.b64  	%rd5117, %rd5115, %rd5116;
	xor.b64  	%rd5118, %rd5099, %rd5051;
	xor.b64  	%rd5119, %rd5099, %rd5075;
	and.b64  	%rd5120, %rd5119, %rd5118;
	xor.b64  	%rd5121, %rd5120, %rd5099;
	add.s64 	%rd5122, %rd5111, %rd5121;
	add.s64 	%rd5123, %rd5122, %rd5117;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3864,%dummy}, %rd5112;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3865}, %rd5112;
	}
	shf.r.wrap.b32 	%r3866, %r3865, %r3864, 14;
	shf.r.wrap.b32 	%r3867, %r3864, %r3865, 14;
	mov.b64 	%rd5124, {%r3867, %r3866};
	shf.r.wrap.b32 	%r3868, %r3865, %r3864, 18;
	shf.r.wrap.b32 	%r3869, %r3864, %r3865, 18;
	mov.b64 	%rd5125, {%r3869, %r3868};
	xor.b64  	%rd5126, %rd5125, %rd5124;
	shf.l.wrap.b32 	%r3870, %r3864, %r3865, 23;
	shf.l.wrap.b32 	%r3871, %r3865, %r3864, 23;
	mov.b64 	%rd5127, {%r3871, %r3870};
	xor.b64  	%rd5128, %rd5126, %rd5127;
	xor.b64  	%rd5129, %rd5088, %rd5064;
	and.b64  	%rd5130, %rd5112, %rd5129;
	xor.b64  	%rd5131, %rd5130, %rd5064;
	add.s64 	%rd5132, %rd5040, %rd4785;
	add.s64 	%rd5133, %rd5132, %rd12918;
	add.s64 	%rd5134, %rd5133, %rd5131;
	add.s64 	%rd5135, %rd5134, %rd5128;
	add.s64 	%rd5136, %rd5135, %rd5051;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3872,%dummy}, %rd5123;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3873}, %rd5123;
	}
	shf.r.wrap.b32 	%r3874, %r3873, %r3872, 28;
	shf.r.wrap.b32 	%r3875, %r3872, %r3873, 28;
	mov.b64 	%rd5137, {%r3875, %r3874};
	shf.l.wrap.b32 	%r3876, %r3872, %r3873, 30;
	shf.l.wrap.b32 	%r3877, %r3873, %r3872, 30;
	mov.b64 	%rd5138, {%r3877, %r3876};
	xor.b64  	%rd5139, %rd5138, %rd5137;
	shf.l.wrap.b32 	%r3878, %r3872, %r3873, 25;
	shf.l.wrap.b32 	%r3879, %r3873, %r3872, 25;
	mov.b64 	%rd5140, {%r3879, %r3878};
	xor.b64  	%rd5141, %rd5139, %rd5140;
	xor.b64  	%rd5142, %rd5123, %rd5075;
	xor.b64  	%rd5143, %rd5123, %rd5099;
	and.b64  	%rd5144, %rd5143, %rd5142;
	xor.b64  	%rd5145, %rd5144, %rd5123;
	add.s64 	%rd5146, %rd5135, %rd5145;
	add.s64 	%rd5147, %rd5146, %rd5141;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3880,%dummy}, %rd5136;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3881}, %rd5136;
	}
	shf.r.wrap.b32 	%r3882, %r3881, %r3880, 14;
	shf.r.wrap.b32 	%r3883, %r3880, %r3881, 14;
	mov.b64 	%rd5148, {%r3883, %r3882};
	shf.r.wrap.b32 	%r3884, %r3881, %r3880, 18;
	shf.r.wrap.b32 	%r3885, %r3880, %r3881, 18;
	mov.b64 	%rd5149, {%r3885, %r3884};
	xor.b64  	%rd5150, %rd5149, %rd5148;
	shf.l.wrap.b32 	%r3886, %r3880, %r3881, 23;
	shf.l.wrap.b32 	%r3887, %r3881, %r3880, 23;
	mov.b64 	%rd5151, {%r3887, %r3886};
	xor.b64  	%rd5152, %rd5150, %rd5151;
	xor.b64  	%rd5153, %rd5112, %rd5088;
	and.b64  	%rd5154, %rd5136, %rd5153;
	xor.b64  	%rd5155, %rd5154, %rd5088;
	add.s64 	%rd5156, %rd5064, %rd4798;
	add.s64 	%rd5157, %rd5156, %rd12919;
	add.s64 	%rd5158, %rd5157, %rd5155;
	add.s64 	%rd5159, %rd5158, %rd5152;
	add.s64 	%rd5160, %rd5159, %rd5075;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3888,%dummy}, %rd5147;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3889}, %rd5147;
	}
	shf.r.wrap.b32 	%r3890, %r3889, %r3888, 28;
	shf.r.wrap.b32 	%r3891, %r3888, %r3889, 28;
	mov.b64 	%rd5161, {%r3891, %r3890};
	shf.l.wrap.b32 	%r3892, %r3888, %r3889, 30;
	shf.l.wrap.b32 	%r3893, %r3889, %r3888, 30;
	mov.b64 	%rd5162, {%r3893, %r3892};
	xor.b64  	%rd5163, %rd5162, %rd5161;
	shf.l.wrap.b32 	%r3894, %r3888, %r3889, 25;
	shf.l.wrap.b32 	%r3895, %r3889, %r3888, 25;
	mov.b64 	%rd5164, {%r3895, %r3894};
	xor.b64  	%rd5165, %rd5163, %rd5164;
	xor.b64  	%rd5166, %rd5147, %rd5099;
	xor.b64  	%rd5167, %rd5147, %rd5123;
	and.b64  	%rd5168, %rd5167, %rd5166;
	xor.b64  	%rd5169, %rd5168, %rd5147;
	add.s64 	%rd5170, %rd5159, %rd5169;
	add.s64 	%rd5171, %rd5170, %rd5165;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3896,%dummy}, %rd5160;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3897}, %rd5160;
	}
	shf.r.wrap.b32 	%r3898, %r3897, %r3896, 14;
	shf.r.wrap.b32 	%r3899, %r3896, %r3897, 14;
	mov.b64 	%rd5172, {%r3899, %r3898};
	shf.r.wrap.b32 	%r3900, %r3897, %r3896, 18;
	shf.r.wrap.b32 	%r3901, %r3896, %r3897, 18;
	mov.b64 	%rd5173, {%r3901, %r3900};
	xor.b64  	%rd5174, %rd5173, %rd5172;
	shf.l.wrap.b32 	%r3902, %r3896, %r3897, 23;
	shf.l.wrap.b32 	%r3903, %r3897, %r3896, 23;
	mov.b64 	%rd5175, {%r3903, %r3902};
	xor.b64  	%rd5176, %rd5174, %rd5175;
	xor.b64  	%rd5177, %rd5136, %rd5112;
	and.b64  	%rd5178, %rd5160, %rd5177;
	xor.b64  	%rd5179, %rd5178, %rd5112;
	add.s64 	%rd5180, %rd5088, %rd4811;
	add.s64 	%rd5181, %rd5180, %rd12920;
	add.s64 	%rd5182, %rd5181, %rd5179;
	add.s64 	%rd5183, %rd5182, %rd5176;
	add.s64 	%rd5184, %rd5183, %rd5099;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3904,%dummy}, %rd5171;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3905}, %rd5171;
	}
	shf.r.wrap.b32 	%r3906, %r3905, %r3904, 28;
	shf.r.wrap.b32 	%r3907, %r3904, %r3905, 28;
	mov.b64 	%rd5185, {%r3907, %r3906};
	shf.l.wrap.b32 	%r3908, %r3904, %r3905, 30;
	shf.l.wrap.b32 	%r3909, %r3905, %r3904, 30;
	mov.b64 	%rd5186, {%r3909, %r3908};
	xor.b64  	%rd5187, %rd5186, %rd5185;
	shf.l.wrap.b32 	%r3910, %r3904, %r3905, 25;
	shf.l.wrap.b32 	%r3911, %r3905, %r3904, 25;
	mov.b64 	%rd5188, {%r3911, %r3910};
	xor.b64  	%rd5189, %rd5187, %rd5188;
	xor.b64  	%rd5190, %rd5171, %rd5123;
	xor.b64  	%rd5191, %rd5171, %rd5147;
	and.b64  	%rd5192, %rd5191, %rd5190;
	xor.b64  	%rd5193, %rd5192, %rd5171;
	add.s64 	%rd5194, %rd5183, %rd5193;
	add.s64 	%rd5195, %rd5194, %rd5189;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3912,%dummy}, %rd4798;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3913}, %rd4798;
	}
	shf.r.wrap.b32 	%r3914, %r3913, %r3912, 19;
	shf.r.wrap.b32 	%r3915, %r3912, %r3913, 19;
	mov.b64 	%rd5196, {%r3915, %r3914};
	shf.l.wrap.b32 	%r3916, %r3912, %r3913, 3;
	shf.l.wrap.b32 	%r3917, %r3913, %r3912, 3;
	mov.b64 	%rd5197, {%r3917, %r3916};
	shr.u64 	%rd5198, %rd4798, 6;
	xor.b64  	%rd5199, %rd5196, %rd5198;
	xor.b64  	%rd5200, %rd5199, %rd5197;
	shf.r.wrap.b32 	%r3918, %r3527, %r3526, 1;
	shf.r.wrap.b32 	%r3919, %r3526, %r3527, 1;
	mov.b64 	%rd5201, {%r3919, %r3918};
	shf.r.wrap.b32 	%r3920, %r3527, %r3526, 8;
	shf.r.wrap.b32 	%r3921, %r3526, %r3527, 8;
	mov.b64 	%rd5202, {%r3921, %r3920};
	shr.u64 	%rd5203, %rd4629, 7;
	xor.b64  	%rd5204, %rd5201, %rd5203;
	xor.b64  	%rd5205, %rd5204, %rd5202;
	add.s64 	%rd5206, %rd4733, %rd4616;
	add.s64 	%rd5207, %rd5206, %rd5200;
	add.s64 	%rd5208, %rd5207, %rd5205;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3922,%dummy}, %rd4811;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3923}, %rd4811;
	}
	shf.r.wrap.b32 	%r3924, %r3923, %r3922, 19;
	shf.r.wrap.b32 	%r3925, %r3922, %r3923, 19;
	mov.b64 	%rd5209, {%r3925, %r3924};
	shf.l.wrap.b32 	%r3926, %r3922, %r3923, 3;
	shf.l.wrap.b32 	%r3927, %r3923, %r3922, 3;
	mov.b64 	%rd5210, {%r3927, %r3926};
	shr.u64 	%rd5211, %rd4811, 6;
	xor.b64  	%rd5212, %rd5209, %rd5211;
	xor.b64  	%rd5213, %rd5212, %rd5210;
	shf.r.wrap.b32 	%r3928, %r3537, %r3536, 1;
	shf.r.wrap.b32 	%r3929, %r3536, %r3537, 1;
	mov.b64 	%rd5214, {%r3929, %r3928};
	shf.r.wrap.b32 	%r3930, %r3537, %r3536, 8;
	shf.r.wrap.b32 	%r3931, %r3536, %r3537, 8;
	mov.b64 	%rd5215, {%r3931, %r3930};
	shr.u64 	%rd5216, %rd4642, 7;
	xor.b64  	%rd5217, %rd5214, %rd5216;
	xor.b64  	%rd5218, %rd5217, %rd5215;
	add.s64 	%rd5219, %rd4746, %rd4629;
	add.s64 	%rd5220, %rd5219, %rd5213;
	add.s64 	%rd5221, %rd5220, %rd5218;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3932,%dummy}, %rd5208;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3933}, %rd5208;
	}
	shf.r.wrap.b32 	%r3934, %r3933, %r3932, 19;
	shf.r.wrap.b32 	%r3935, %r3932, %r3933, 19;
	mov.b64 	%rd5222, {%r3935, %r3934};
	shf.l.wrap.b32 	%r3936, %r3932, %r3933, 3;
	shf.l.wrap.b32 	%r3937, %r3933, %r3932, 3;
	mov.b64 	%rd5223, {%r3937, %r3936};
	shr.u64 	%rd5224, %rd5208, 6;
	xor.b64  	%rd5225, %rd5222, %rd5224;
	xor.b64  	%rd5226, %rd5225, %rd5223;
	shf.r.wrap.b32 	%r3938, %r3547, %r3546, 1;
	shf.r.wrap.b32 	%r3939, %r3546, %r3547, 1;
	mov.b64 	%rd5227, {%r3939, %r3938};
	shf.r.wrap.b32 	%r3940, %r3547, %r3546, 8;
	shf.r.wrap.b32 	%r3941, %r3546, %r3547, 8;
	mov.b64 	%rd5228, {%r3941, %r3940};
	shr.u64 	%rd5229, %rd4655, 7;
	xor.b64  	%rd5230, %rd5227, %rd5229;
	xor.b64  	%rd5231, %rd5230, %rd5228;
	add.s64 	%rd5232, %rd4759, %rd4642;
	add.s64 	%rd5233, %rd5232, %rd5226;
	add.s64 	%rd5234, %rd5233, %rd5231;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3942,%dummy}, %rd5221;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3943}, %rd5221;
	}
	shf.r.wrap.b32 	%r3944, %r3943, %r3942, 19;
	shf.r.wrap.b32 	%r3945, %r3942, %r3943, 19;
	mov.b64 	%rd5235, {%r3945, %r3944};
	shf.l.wrap.b32 	%r3946, %r3942, %r3943, 3;
	shf.l.wrap.b32 	%r3947, %r3943, %r3942, 3;
	mov.b64 	%rd5236, {%r3947, %r3946};
	shr.u64 	%rd5237, %rd5221, 6;
	xor.b64  	%rd5238, %rd5235, %rd5237;
	xor.b64  	%rd5239, %rd5238, %rd5236;
	shf.r.wrap.b32 	%r3948, %r3557, %r3556, 1;
	shf.r.wrap.b32 	%r3949, %r3556, %r3557, 1;
	mov.b64 	%rd5240, {%r3949, %r3948};
	shf.r.wrap.b32 	%r3950, %r3557, %r3556, 8;
	shf.r.wrap.b32 	%r3951, %r3556, %r3557, 8;
	mov.b64 	%rd5241, {%r3951, %r3950};
	shr.u64 	%rd5242, %rd4668, 7;
	xor.b64  	%rd5243, %rd5240, %rd5242;
	xor.b64  	%rd5244, %rd5243, %rd5241;
	add.s64 	%rd5245, %rd4772, %rd4655;
	add.s64 	%rd5246, %rd5245, %rd5239;
	add.s64 	%rd5247, %rd5246, %rd5244;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3952,%dummy}, %rd5234;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3953}, %rd5234;
	}
	shf.r.wrap.b32 	%r3954, %r3953, %r3952, 19;
	shf.r.wrap.b32 	%r3955, %r3952, %r3953, 19;
	mov.b64 	%rd5248, {%r3955, %r3954};
	shf.l.wrap.b32 	%r3956, %r3952, %r3953, 3;
	shf.l.wrap.b32 	%r3957, %r3953, %r3952, 3;
	mov.b64 	%rd5249, {%r3957, %r3956};
	shr.u64 	%rd5250, %rd5234, 6;
	xor.b64  	%rd5251, %rd5248, %rd5250;
	xor.b64  	%rd5252, %rd5251, %rd5249;
	shf.r.wrap.b32 	%r3958, %r3567, %r3566, 1;
	shf.r.wrap.b32 	%r3959, %r3566, %r3567, 1;
	mov.b64 	%rd5253, {%r3959, %r3958};
	shf.r.wrap.b32 	%r3960, %r3567, %r3566, 8;
	shf.r.wrap.b32 	%r3961, %r3566, %r3567, 8;
	mov.b64 	%rd5254, {%r3961, %r3960};
	shr.u64 	%rd5255, %rd4681, 7;
	xor.b64  	%rd5256, %rd5253, %rd5255;
	xor.b64  	%rd5257, %rd5256, %rd5254;
	add.s64 	%rd5258, %rd4785, %rd4668;
	add.s64 	%rd5259, %rd5258, %rd5252;
	add.s64 	%rd5260, %rd5259, %rd5257;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3962,%dummy}, %rd5247;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3963}, %rd5247;
	}
	shf.r.wrap.b32 	%r3964, %r3963, %r3962, 19;
	shf.r.wrap.b32 	%r3965, %r3962, %r3963, 19;
	mov.b64 	%rd5261, {%r3965, %r3964};
	shf.l.wrap.b32 	%r3966, %r3962, %r3963, 3;
	shf.l.wrap.b32 	%r3967, %r3963, %r3962, 3;
	mov.b64 	%rd5262, {%r3967, %r3966};
	shr.u64 	%rd5263, %rd5247, 6;
	xor.b64  	%rd5264, %rd5261, %rd5263;
	xor.b64  	%rd5265, %rd5264, %rd5262;
	shf.r.wrap.b32 	%r3968, %r3577, %r3576, 1;
	shf.r.wrap.b32 	%r3969, %r3576, %r3577, 1;
	mov.b64 	%rd5266, {%r3969, %r3968};
	shf.r.wrap.b32 	%r3970, %r3577, %r3576, 8;
	shf.r.wrap.b32 	%r3971, %r3576, %r3577, 8;
	mov.b64 	%rd5267, {%r3971, %r3970};
	shr.u64 	%rd5268, %rd4694, 7;
	xor.b64  	%rd5269, %rd5266, %rd5268;
	xor.b64  	%rd5270, %rd5269, %rd5267;
	add.s64 	%rd5271, %rd4798, %rd4681;
	add.s64 	%rd5272, %rd5271, %rd5265;
	add.s64 	%rd5273, %rd5272, %rd5270;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3972,%dummy}, %rd5260;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3973}, %rd5260;
	}
	shf.r.wrap.b32 	%r3974, %r3973, %r3972, 19;
	shf.r.wrap.b32 	%r3975, %r3972, %r3973, 19;
	mov.b64 	%rd5274, {%r3975, %r3974};
	shf.l.wrap.b32 	%r3976, %r3972, %r3973, 3;
	shf.l.wrap.b32 	%r3977, %r3973, %r3972, 3;
	mov.b64 	%rd5275, {%r3977, %r3976};
	shr.u64 	%rd5276, %rd5260, 6;
	xor.b64  	%rd5277, %rd5274, %rd5276;
	xor.b64  	%rd5278, %rd5277, %rd5275;
	shf.r.wrap.b32 	%r3978, %r3587, %r3586, 1;
	shf.r.wrap.b32 	%r3979, %r3586, %r3587, 1;
	mov.b64 	%rd5279, {%r3979, %r3978};
	shf.r.wrap.b32 	%r3980, %r3587, %r3586, 8;
	shf.r.wrap.b32 	%r3981, %r3586, %r3587, 8;
	mov.b64 	%rd5280, {%r3981, %r3980};
	shr.u64 	%rd5281, %rd4707, 7;
	xor.b64  	%rd5282, %rd5279, %rd5281;
	xor.b64  	%rd5283, %rd5282, %rd5280;
	add.s64 	%rd5284, %rd4811, %rd4694;
	add.s64 	%rd5285, %rd5284, %rd5278;
	add.s64 	%rd5286, %rd5285, %rd5283;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3982,%dummy}, %rd5273;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3983}, %rd5273;
	}
	shf.r.wrap.b32 	%r3984, %r3983, %r3982, 19;
	shf.r.wrap.b32 	%r3985, %r3982, %r3983, 19;
	mov.b64 	%rd5287, {%r3985, %r3984};
	shf.l.wrap.b32 	%r3986, %r3982, %r3983, 3;
	shf.l.wrap.b32 	%r3987, %r3983, %r3982, 3;
	mov.b64 	%rd5288, {%r3987, %r3986};
	shr.u64 	%rd5289, %rd5273, 6;
	xor.b64  	%rd5290, %rd5287, %rd5289;
	xor.b64  	%rd5291, %rd5290, %rd5288;
	shf.r.wrap.b32 	%r3988, %r3597, %r3596, 1;
	shf.r.wrap.b32 	%r3989, %r3596, %r3597, 1;
	mov.b64 	%rd5292, {%r3989, %r3988};
	shf.r.wrap.b32 	%r3990, %r3597, %r3596, 8;
	shf.r.wrap.b32 	%r3991, %r3596, %r3597, 8;
	mov.b64 	%rd5293, {%r3991, %r3990};
	shr.u64 	%rd5294, %rd4720, 7;
	xor.b64  	%rd5295, %rd5292, %rd5294;
	xor.b64  	%rd5296, %rd5295, %rd5293;
	add.s64 	%rd5297, %rd5208, %rd4707;
	add.s64 	%rd5298, %rd5297, %rd5291;
	add.s64 	%rd5299, %rd5298, %rd5296;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3992,%dummy}, %rd5286;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3993}, %rd5286;
	}
	shf.r.wrap.b32 	%r3994, %r3993, %r3992, 19;
	shf.r.wrap.b32 	%r3995, %r3992, %r3993, 19;
	mov.b64 	%rd5300, {%r3995, %r3994};
	shf.l.wrap.b32 	%r3996, %r3992, %r3993, 3;
	shf.l.wrap.b32 	%r3997, %r3993, %r3992, 3;
	mov.b64 	%rd5301, {%r3997, %r3996};
	shr.u64 	%rd5302, %rd5286, 6;
	xor.b64  	%rd5303, %rd5300, %rd5302;
	xor.b64  	%rd5304, %rd5303, %rd5301;
	shf.r.wrap.b32 	%r3998, %r3607, %r3606, 1;
	shf.r.wrap.b32 	%r3999, %r3606, %r3607, 1;
	mov.b64 	%rd5305, {%r3999, %r3998};
	shf.r.wrap.b32 	%r4000, %r3607, %r3606, 8;
	shf.r.wrap.b32 	%r4001, %r3606, %r3607, 8;
	mov.b64 	%rd5306, {%r4001, %r4000};
	shr.u64 	%rd5307, %rd4733, 7;
	xor.b64  	%rd5308, %rd5305, %rd5307;
	xor.b64  	%rd5309, %rd5308, %rd5306;
	add.s64 	%rd5310, %rd5221, %rd4720;
	add.s64 	%rd5311, %rd5310, %rd5304;
	add.s64 	%rd5312, %rd5311, %rd5309;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4002,%dummy}, %rd5299;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4003}, %rd5299;
	}
	shf.r.wrap.b32 	%r4004, %r4003, %r4002, 19;
	shf.r.wrap.b32 	%r4005, %r4002, %r4003, 19;
	mov.b64 	%rd5313, {%r4005, %r4004};
	shf.l.wrap.b32 	%r4006, %r4002, %r4003, 3;
	shf.l.wrap.b32 	%r4007, %r4003, %r4002, 3;
	mov.b64 	%rd5314, {%r4007, %r4006};
	shr.u64 	%rd5315, %rd5299, 6;
	xor.b64  	%rd5316, %rd5313, %rd5315;
	xor.b64  	%rd5317, %rd5316, %rd5314;
	shf.r.wrap.b32 	%r4008, %r3617, %r3616, 1;
	shf.r.wrap.b32 	%r4009, %r3616, %r3617, 1;
	mov.b64 	%rd5318, {%r4009, %r4008};
	shf.r.wrap.b32 	%r4010, %r3617, %r3616, 8;
	shf.r.wrap.b32 	%r4011, %r3616, %r3617, 8;
	mov.b64 	%rd5319, {%r4011, %r4010};
	shr.u64 	%rd5320, %rd4746, 7;
	xor.b64  	%rd5321, %rd5318, %rd5320;
	xor.b64  	%rd5322, %rd5321, %rd5319;
	add.s64 	%rd5323, %rd5234, %rd4733;
	add.s64 	%rd5324, %rd5323, %rd5317;
	add.s64 	%rd5325, %rd5324, %rd5322;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4012,%dummy}, %rd5312;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4013}, %rd5312;
	}
	shf.r.wrap.b32 	%r4014, %r4013, %r4012, 19;
	shf.r.wrap.b32 	%r4015, %r4012, %r4013, 19;
	mov.b64 	%rd5326, {%r4015, %r4014};
	shf.l.wrap.b32 	%r4016, %r4012, %r4013, 3;
	shf.l.wrap.b32 	%r4017, %r4013, %r4012, 3;
	mov.b64 	%rd5327, {%r4017, %r4016};
	shr.u64 	%rd5328, %rd5312, 6;
	xor.b64  	%rd5329, %rd5326, %rd5328;
	xor.b64  	%rd5330, %rd5329, %rd5327;
	shf.r.wrap.b32 	%r4018, %r3627, %r3626, 1;
	shf.r.wrap.b32 	%r4019, %r3626, %r3627, 1;
	mov.b64 	%rd5331, {%r4019, %r4018};
	shf.r.wrap.b32 	%r4020, %r3627, %r3626, 8;
	shf.r.wrap.b32 	%r4021, %r3626, %r3627, 8;
	mov.b64 	%rd5332, {%r4021, %r4020};
	shr.u64 	%rd5333, %rd4759, 7;
	xor.b64  	%rd5334, %rd5331, %rd5333;
	xor.b64  	%rd5335, %rd5334, %rd5332;
	add.s64 	%rd5336, %rd5247, %rd4746;
	add.s64 	%rd5337, %rd5336, %rd5330;
	add.s64 	%rd5338, %rd5337, %rd5335;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4022,%dummy}, %rd5325;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4023}, %rd5325;
	}
	shf.r.wrap.b32 	%r4024, %r4023, %r4022, 19;
	shf.r.wrap.b32 	%r4025, %r4022, %r4023, 19;
	mov.b64 	%rd5339, {%r4025, %r4024};
	shf.l.wrap.b32 	%r4026, %r4022, %r4023, 3;
	shf.l.wrap.b32 	%r4027, %r4023, %r4022, 3;
	mov.b64 	%rd5340, {%r4027, %r4026};
	shr.u64 	%rd5341, %rd5325, 6;
	xor.b64  	%rd5342, %rd5339, %rd5341;
	xor.b64  	%rd5343, %rd5342, %rd5340;
	shf.r.wrap.b32 	%r4028, %r3637, %r3636, 1;
	shf.r.wrap.b32 	%r4029, %r3636, %r3637, 1;
	mov.b64 	%rd5344, {%r4029, %r4028};
	shf.r.wrap.b32 	%r4030, %r3637, %r3636, 8;
	shf.r.wrap.b32 	%r4031, %r3636, %r3637, 8;
	mov.b64 	%rd5345, {%r4031, %r4030};
	shr.u64 	%rd5346, %rd4772, 7;
	xor.b64  	%rd5347, %rd5344, %rd5346;
	xor.b64  	%rd5348, %rd5347, %rd5345;
	add.s64 	%rd5349, %rd5260, %rd4759;
	add.s64 	%rd5350, %rd5349, %rd5343;
	add.s64 	%rd5351, %rd5350, %rd5348;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4032,%dummy}, %rd5338;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4033}, %rd5338;
	}
	shf.r.wrap.b32 	%r4034, %r4033, %r4032, 19;
	shf.r.wrap.b32 	%r4035, %r4032, %r4033, 19;
	mov.b64 	%rd5352, {%r4035, %r4034};
	shf.l.wrap.b32 	%r4036, %r4032, %r4033, 3;
	shf.l.wrap.b32 	%r4037, %r4033, %r4032, 3;
	mov.b64 	%rd5353, {%r4037, %r4036};
	shr.u64 	%rd5354, %rd5338, 6;
	xor.b64  	%rd5355, %rd5352, %rd5354;
	xor.b64  	%rd5356, %rd5355, %rd5353;
	shf.r.wrap.b32 	%r4038, %r3647, %r3646, 1;
	shf.r.wrap.b32 	%r4039, %r3646, %r3647, 1;
	mov.b64 	%rd5357, {%r4039, %r4038};
	shf.r.wrap.b32 	%r4040, %r3647, %r3646, 8;
	shf.r.wrap.b32 	%r4041, %r3646, %r3647, 8;
	mov.b64 	%rd5358, {%r4041, %r4040};
	shr.u64 	%rd5359, %rd4785, 7;
	xor.b64  	%rd5360, %rd5357, %rd5359;
	xor.b64  	%rd5361, %rd5360, %rd5358;
	add.s64 	%rd5362, %rd5273, %rd4772;
	add.s64 	%rd5363, %rd5362, %rd5356;
	add.s64 	%rd5364, %rd5363, %rd5361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4042,%dummy}, %rd5351;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4043}, %rd5351;
	}
	shf.r.wrap.b32 	%r4044, %r4043, %r4042, 19;
	shf.r.wrap.b32 	%r4045, %r4042, %r4043, 19;
	mov.b64 	%rd5365, {%r4045, %r4044};
	shf.l.wrap.b32 	%r4046, %r4042, %r4043, 3;
	shf.l.wrap.b32 	%r4047, %r4043, %r4042, 3;
	mov.b64 	%rd5366, {%r4047, %r4046};
	shr.u64 	%rd5367, %rd5351, 6;
	xor.b64  	%rd5368, %rd5365, %rd5367;
	xor.b64  	%rd5369, %rd5368, %rd5366;
	shf.r.wrap.b32 	%r4048, %r3913, %r3912, 1;
	shf.r.wrap.b32 	%r4049, %r3912, %r3913, 1;
	mov.b64 	%rd5370, {%r4049, %r4048};
	shf.r.wrap.b32 	%r4050, %r3913, %r3912, 8;
	shf.r.wrap.b32 	%r4051, %r3912, %r3913, 8;
	mov.b64 	%rd5371, {%r4051, %r4050};
	shr.u64 	%rd5372, %rd4798, 7;
	xor.b64  	%rd5373, %rd5370, %rd5372;
	xor.b64  	%rd5374, %rd5373, %rd5371;
	add.s64 	%rd5375, %rd5286, %rd4785;
	add.s64 	%rd5376, %rd5375, %rd5369;
	add.s64 	%rd5377, %rd5376, %rd5374;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4052,%dummy}, %rd5364;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4053}, %rd5364;
	}
	shf.r.wrap.b32 	%r4054, %r4053, %r4052, 19;
	shf.r.wrap.b32 	%r4055, %r4052, %r4053, 19;
	mov.b64 	%rd5378, {%r4055, %r4054};
	shf.l.wrap.b32 	%r4056, %r4052, %r4053, 3;
	shf.l.wrap.b32 	%r4057, %r4053, %r4052, 3;
	mov.b64 	%rd5379, {%r4057, %r4056};
	shr.u64 	%rd5380, %rd5364, 6;
	xor.b64  	%rd5381, %rd5378, %rd5380;
	xor.b64  	%rd5382, %rd5381, %rd5379;
	shf.r.wrap.b32 	%r4058, %r3923, %r3922, 1;
	shf.r.wrap.b32 	%r4059, %r3922, %r3923, 1;
	mov.b64 	%rd5383, {%r4059, %r4058};
	shf.r.wrap.b32 	%r4060, %r3923, %r3922, 8;
	shf.r.wrap.b32 	%r4061, %r3922, %r3923, 8;
	mov.b64 	%rd5384, {%r4061, %r4060};
	shr.u64 	%rd5385, %rd4811, 7;
	xor.b64  	%rd5386, %rd5383, %rd5385;
	xor.b64  	%rd5387, %rd5386, %rd5384;
	add.s64 	%rd5388, %rd5299, %rd4798;
	add.s64 	%rd5389, %rd5388, %rd5382;
	add.s64 	%rd5390, %rd5389, %rd5387;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4062,%dummy}, %rd5377;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4063}, %rd5377;
	}
	shf.r.wrap.b32 	%r4064, %r4063, %r4062, 19;
	shf.r.wrap.b32 	%r4065, %r4062, %r4063, 19;
	mov.b64 	%rd5391, {%r4065, %r4064};
	shf.l.wrap.b32 	%r4066, %r4062, %r4063, 3;
	shf.l.wrap.b32 	%r4067, %r4063, %r4062, 3;
	mov.b64 	%rd5392, {%r4067, %r4066};
	shr.u64 	%rd5393, %rd5377, 6;
	xor.b64  	%rd5394, %rd5391, %rd5393;
	xor.b64  	%rd5395, %rd5394, %rd5392;
	shf.r.wrap.b32 	%r4068, %r3933, %r3932, 1;
	shf.r.wrap.b32 	%r4069, %r3932, %r3933, 1;
	mov.b64 	%rd5396, {%r4069, %r4068};
	shf.r.wrap.b32 	%r4070, %r3933, %r3932, 8;
	shf.r.wrap.b32 	%r4071, %r3932, %r3933, 8;
	mov.b64 	%rd5397, {%r4071, %r4070};
	shr.u64 	%rd5398, %rd5208, 7;
	xor.b64  	%rd5399, %rd5396, %rd5398;
	xor.b64  	%rd5400, %rd5399, %rd5397;
	add.s64 	%rd5401, %rd5312, %rd4811;
	add.s64 	%rd5402, %rd5401, %rd5395;
	add.s64 	%rd5403, %rd5402, %rd5400;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4072,%dummy}, %rd5184;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4073}, %rd5184;
	}
	shf.r.wrap.b32 	%r4074, %r4073, %r4072, 14;
	shf.r.wrap.b32 	%r4075, %r4072, %r4073, 14;
	mov.b64 	%rd5404, {%r4075, %r4074};
	shf.r.wrap.b32 	%r4076, %r4073, %r4072, 18;
	shf.r.wrap.b32 	%r4077, %r4072, %r4073, 18;
	mov.b64 	%rd5405, {%r4077, %r4076};
	xor.b64  	%rd5406, %rd5405, %rd5404;
	shf.l.wrap.b32 	%r4078, %r4072, %r4073, 23;
	shf.l.wrap.b32 	%r4079, %r4073, %r4072, 23;
	mov.b64 	%rd5407, {%r4079, %r4078};
	xor.b64  	%rd5408, %rd5406, %rd5407;
	xor.b64  	%rd5409, %rd5160, %rd5136;
	and.b64  	%rd5410, %rd5409, %rd5184;
	xor.b64  	%rd5411, %rd5410, %rd5136;
	add.s64 	%rd5412, %rd5411, %rd5112;
	add.s64 	%rd5413, %rd5412, %rd5208;
	add.s64 	%rd5414, %rd5413, %rd12921;
	add.s64 	%rd5415, %rd5414, %rd5408;
	add.s64 	%rd5416, %rd5415, %rd5123;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4080,%dummy}, %rd5195;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4081}, %rd5195;
	}
	shf.r.wrap.b32 	%r4082, %r4081, %r4080, 28;
	shf.r.wrap.b32 	%r4083, %r4080, %r4081, 28;
	mov.b64 	%rd5417, {%r4083, %r4082};
	shf.l.wrap.b32 	%r4084, %r4080, %r4081, 30;
	shf.l.wrap.b32 	%r4085, %r4081, %r4080, 30;
	mov.b64 	%rd5418, {%r4085, %r4084};
	xor.b64  	%rd5419, %rd5418, %rd5417;
	shf.l.wrap.b32 	%r4086, %r4080, %r4081, 25;
	shf.l.wrap.b32 	%r4087, %r4081, %r4080, 25;
	mov.b64 	%rd5420, {%r4087, %r4086};
	xor.b64  	%rd5421, %rd5419, %rd5420;
	xor.b64  	%rd5422, %rd5195, %rd5147;
	xor.b64  	%rd5423, %rd5195, %rd5171;
	and.b64  	%rd5424, %rd5423, %rd5422;
	xor.b64  	%rd5425, %rd5424, %rd5195;
	add.s64 	%rd5426, %rd5415, %rd5425;
	add.s64 	%rd5427, %rd5426, %rd5421;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4088,%dummy}, %rd5416;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4089}, %rd5416;
	}
	shf.r.wrap.b32 	%r4090, %r4089, %r4088, 14;
	shf.r.wrap.b32 	%r4091, %r4088, %r4089, 14;
	mov.b64 	%rd5428, {%r4091, %r4090};
	shf.r.wrap.b32 	%r4092, %r4089, %r4088, 18;
	shf.r.wrap.b32 	%r4093, %r4088, %r4089, 18;
	mov.b64 	%rd5429, {%r4093, %r4092};
	xor.b64  	%rd5430, %rd5429, %rd5428;
	shf.l.wrap.b32 	%r4094, %r4088, %r4089, 23;
	shf.l.wrap.b32 	%r4095, %r4089, %r4088, 23;
	mov.b64 	%rd5431, {%r4095, %r4094};
	xor.b64  	%rd5432, %rd5430, %rd5431;
	xor.b64  	%rd5433, %rd5184, %rd5160;
	and.b64  	%rd5434, %rd5416, %rd5433;
	xor.b64  	%rd5435, %rd5434, %rd5160;
	add.s64 	%rd5436, %rd5221, %rd5136;
	add.s64 	%rd5437, %rd5436, %rd12922;
	add.s64 	%rd5438, %rd5437, %rd5435;
	add.s64 	%rd5439, %rd5438, %rd5432;
	add.s64 	%rd5440, %rd5439, %rd5147;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4096,%dummy}, %rd5427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4097}, %rd5427;
	}
	shf.r.wrap.b32 	%r4098, %r4097, %r4096, 28;
	shf.r.wrap.b32 	%r4099, %r4096, %r4097, 28;
	mov.b64 	%rd5441, {%r4099, %r4098};
	shf.l.wrap.b32 	%r4100, %r4096, %r4097, 30;
	shf.l.wrap.b32 	%r4101, %r4097, %r4096, 30;
	mov.b64 	%rd5442, {%r4101, %r4100};
	xor.b64  	%rd5443, %rd5442, %rd5441;
	shf.l.wrap.b32 	%r4102, %r4096, %r4097, 25;
	shf.l.wrap.b32 	%r4103, %r4097, %r4096, 25;
	mov.b64 	%rd5444, {%r4103, %r4102};
	xor.b64  	%rd5445, %rd5443, %rd5444;
	xor.b64  	%rd5446, %rd5427, %rd5171;
	xor.b64  	%rd5447, %rd5427, %rd5195;
	and.b64  	%rd5448, %rd5447, %rd5446;
	xor.b64  	%rd5449, %rd5448, %rd5427;
	add.s64 	%rd5450, %rd5439, %rd5449;
	add.s64 	%rd5451, %rd5450, %rd5445;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4104,%dummy}, %rd5440;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4105}, %rd5440;
	}
	shf.r.wrap.b32 	%r4106, %r4105, %r4104, 14;
	shf.r.wrap.b32 	%r4107, %r4104, %r4105, 14;
	mov.b64 	%rd5452, {%r4107, %r4106};
	shf.r.wrap.b32 	%r4108, %r4105, %r4104, 18;
	shf.r.wrap.b32 	%r4109, %r4104, %r4105, 18;
	mov.b64 	%rd5453, {%r4109, %r4108};
	xor.b64  	%rd5454, %rd5453, %rd5452;
	shf.l.wrap.b32 	%r4110, %r4104, %r4105, 23;
	shf.l.wrap.b32 	%r4111, %r4105, %r4104, 23;
	mov.b64 	%rd5455, {%r4111, %r4110};
	xor.b64  	%rd5456, %rd5454, %rd5455;
	xor.b64  	%rd5457, %rd5416, %rd5184;
	and.b64  	%rd5458, %rd5440, %rd5457;
	xor.b64  	%rd5459, %rd5458, %rd5184;
	add.s64 	%rd5460, %rd5234, %rd5160;
	add.s64 	%rd5461, %rd5460, %rd12923;
	add.s64 	%rd5462, %rd5461, %rd5459;
	add.s64 	%rd5463, %rd5462, %rd5456;
	add.s64 	%rd5464, %rd5463, %rd5171;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4112,%dummy}, %rd5451;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4113}, %rd5451;
	}
	shf.r.wrap.b32 	%r4114, %r4113, %r4112, 28;
	shf.r.wrap.b32 	%r4115, %r4112, %r4113, 28;
	mov.b64 	%rd5465, {%r4115, %r4114};
	shf.l.wrap.b32 	%r4116, %r4112, %r4113, 30;
	shf.l.wrap.b32 	%r4117, %r4113, %r4112, 30;
	mov.b64 	%rd5466, {%r4117, %r4116};
	xor.b64  	%rd5467, %rd5466, %rd5465;
	shf.l.wrap.b32 	%r4118, %r4112, %r4113, 25;
	shf.l.wrap.b32 	%r4119, %r4113, %r4112, 25;
	mov.b64 	%rd5468, {%r4119, %r4118};
	xor.b64  	%rd5469, %rd5467, %rd5468;
	xor.b64  	%rd5470, %rd5451, %rd5195;
	xor.b64  	%rd5471, %rd5451, %rd5427;
	and.b64  	%rd5472, %rd5471, %rd5470;
	xor.b64  	%rd5473, %rd5472, %rd5451;
	add.s64 	%rd5474, %rd5463, %rd5473;
	add.s64 	%rd5475, %rd5474, %rd5469;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4120,%dummy}, %rd5464;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4121}, %rd5464;
	}
	shf.r.wrap.b32 	%r4122, %r4121, %r4120, 14;
	shf.r.wrap.b32 	%r4123, %r4120, %r4121, 14;
	mov.b64 	%rd5476, {%r4123, %r4122};
	shf.r.wrap.b32 	%r4124, %r4121, %r4120, 18;
	shf.r.wrap.b32 	%r4125, %r4120, %r4121, 18;
	mov.b64 	%rd5477, {%r4125, %r4124};
	xor.b64  	%rd5478, %rd5477, %rd5476;
	shf.l.wrap.b32 	%r4126, %r4120, %r4121, 23;
	shf.l.wrap.b32 	%r4127, %r4121, %r4120, 23;
	mov.b64 	%rd5479, {%r4127, %r4126};
	xor.b64  	%rd5480, %rd5478, %rd5479;
	xor.b64  	%rd5481, %rd5440, %rd5416;
	and.b64  	%rd5482, %rd5464, %rd5481;
	xor.b64  	%rd5483, %rd5482, %rd5416;
	add.s64 	%rd5484, %rd5247, %rd5184;
	add.s64 	%rd5485, %rd5484, %rd12924;
	add.s64 	%rd5486, %rd5485, %rd5483;
	add.s64 	%rd5487, %rd5486, %rd5480;
	add.s64 	%rd5488, %rd5487, %rd5195;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4128,%dummy}, %rd5475;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4129}, %rd5475;
	}
	shf.r.wrap.b32 	%r4130, %r4129, %r4128, 28;
	shf.r.wrap.b32 	%r4131, %r4128, %r4129, 28;
	mov.b64 	%rd5489, {%r4131, %r4130};
	shf.l.wrap.b32 	%r4132, %r4128, %r4129, 30;
	shf.l.wrap.b32 	%r4133, %r4129, %r4128, 30;
	mov.b64 	%rd5490, {%r4133, %r4132};
	xor.b64  	%rd5491, %rd5490, %rd5489;
	shf.l.wrap.b32 	%r4134, %r4128, %r4129, 25;
	shf.l.wrap.b32 	%r4135, %r4129, %r4128, 25;
	mov.b64 	%rd5492, {%r4135, %r4134};
	xor.b64  	%rd5493, %rd5491, %rd5492;
	xor.b64  	%rd5494, %rd5475, %rd5427;
	xor.b64  	%rd5495, %rd5475, %rd5451;
	and.b64  	%rd5496, %rd5495, %rd5494;
	xor.b64  	%rd5497, %rd5496, %rd5475;
	add.s64 	%rd5498, %rd5487, %rd5497;
	add.s64 	%rd5499, %rd5498, %rd5493;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4136,%dummy}, %rd5488;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4137}, %rd5488;
	}
	shf.r.wrap.b32 	%r4138, %r4137, %r4136, 14;
	shf.r.wrap.b32 	%r4139, %r4136, %r4137, 14;
	mov.b64 	%rd5500, {%r4139, %r4138};
	shf.r.wrap.b32 	%r4140, %r4137, %r4136, 18;
	shf.r.wrap.b32 	%r4141, %r4136, %r4137, 18;
	mov.b64 	%rd5501, {%r4141, %r4140};
	xor.b64  	%rd5502, %rd5501, %rd5500;
	shf.l.wrap.b32 	%r4142, %r4136, %r4137, 23;
	shf.l.wrap.b32 	%r4143, %r4137, %r4136, 23;
	mov.b64 	%rd5503, {%r4143, %r4142};
	xor.b64  	%rd5504, %rd5502, %rd5503;
	xor.b64  	%rd5505, %rd5464, %rd5440;
	and.b64  	%rd5506, %rd5488, %rd5505;
	xor.b64  	%rd5507, %rd5506, %rd5440;
	add.s64 	%rd5508, %rd5416, %rd5260;
	add.s64 	%rd5509, %rd5508, %rd12939;
	add.s64 	%rd5510, %rd5509, %rd5507;
	add.s64 	%rd5511, %rd5510, %rd5504;
	add.s64 	%rd5512, %rd5511, %rd5427;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4144,%dummy}, %rd5499;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4145}, %rd5499;
	}
	shf.r.wrap.b32 	%r4146, %r4145, %r4144, 28;
	shf.r.wrap.b32 	%r4147, %r4144, %r4145, 28;
	mov.b64 	%rd5513, {%r4147, %r4146};
	shf.l.wrap.b32 	%r4148, %r4144, %r4145, 30;
	shf.l.wrap.b32 	%r4149, %r4145, %r4144, 30;
	mov.b64 	%rd5514, {%r4149, %r4148};
	xor.b64  	%rd5515, %rd5514, %rd5513;
	shf.l.wrap.b32 	%r4150, %r4144, %r4145, 25;
	shf.l.wrap.b32 	%r4151, %r4145, %r4144, 25;
	mov.b64 	%rd5516, {%r4151, %r4150};
	xor.b64  	%rd5517, %rd5515, %rd5516;
	xor.b64  	%rd5518, %rd5499, %rd5451;
	xor.b64  	%rd5519, %rd5499, %rd5475;
	and.b64  	%rd5520, %rd5519, %rd5518;
	xor.b64  	%rd5521, %rd5520, %rd5499;
	add.s64 	%rd5522, %rd5511, %rd5521;
	add.s64 	%rd5523, %rd5522, %rd5517;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4152,%dummy}, %rd5512;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4153}, %rd5512;
	}
	shf.r.wrap.b32 	%r4154, %r4153, %r4152, 14;
	shf.r.wrap.b32 	%r4155, %r4152, %r4153, 14;
	mov.b64 	%rd5524, {%r4155, %r4154};
	shf.r.wrap.b32 	%r4156, %r4153, %r4152, 18;
	shf.r.wrap.b32 	%r4157, %r4152, %r4153, 18;
	mov.b64 	%rd5525, {%r4157, %r4156};
	xor.b64  	%rd5526, %rd5525, %rd5524;
	shf.l.wrap.b32 	%r4158, %r4152, %r4153, 23;
	shf.l.wrap.b32 	%r4159, %r4153, %r4152, 23;
	mov.b64 	%rd5527, {%r4159, %r4158};
	xor.b64  	%rd5528, %rd5526, %rd5527;
	xor.b64  	%rd5529, %rd5488, %rd5464;
	and.b64  	%rd5530, %rd5512, %rd5529;
	xor.b64  	%rd5531, %rd5530, %rd5464;
	add.s64 	%rd5532, %rd5440, %rd5273;
	add.s64 	%rd5533, %rd5532, %rd12940;
	add.s64 	%rd5534, %rd5533, %rd5531;
	add.s64 	%rd5535, %rd5534, %rd5528;
	add.s64 	%rd5536, %rd5535, %rd5451;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4160,%dummy}, %rd5523;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4161}, %rd5523;
	}
	shf.r.wrap.b32 	%r4162, %r4161, %r4160, 28;
	shf.r.wrap.b32 	%r4163, %r4160, %r4161, 28;
	mov.b64 	%rd5537, {%r4163, %r4162};
	shf.l.wrap.b32 	%r4164, %r4160, %r4161, 30;
	shf.l.wrap.b32 	%r4165, %r4161, %r4160, 30;
	mov.b64 	%rd5538, {%r4165, %r4164};
	xor.b64  	%rd5539, %rd5538, %rd5537;
	shf.l.wrap.b32 	%r4166, %r4160, %r4161, 25;
	shf.l.wrap.b32 	%r4167, %r4161, %r4160, 25;
	mov.b64 	%rd5540, {%r4167, %r4166};
	xor.b64  	%rd5541, %rd5539, %rd5540;
	xor.b64  	%rd5542, %rd5523, %rd5475;
	xor.b64  	%rd5543, %rd5523, %rd5499;
	and.b64  	%rd5544, %rd5543, %rd5542;
	xor.b64  	%rd5545, %rd5544, %rd5523;
	add.s64 	%rd5546, %rd5535, %rd5545;
	add.s64 	%rd5547, %rd5546, %rd5541;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4168,%dummy}, %rd5536;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4169}, %rd5536;
	}
	shf.r.wrap.b32 	%r4170, %r4169, %r4168, 14;
	shf.r.wrap.b32 	%r4171, %r4168, %r4169, 14;
	mov.b64 	%rd5548, {%r4171, %r4170};
	shf.r.wrap.b32 	%r4172, %r4169, %r4168, 18;
	shf.r.wrap.b32 	%r4173, %r4168, %r4169, 18;
	mov.b64 	%rd5549, {%r4173, %r4172};
	xor.b64  	%rd5550, %rd5549, %rd5548;
	shf.l.wrap.b32 	%r4174, %r4168, %r4169, 23;
	shf.l.wrap.b32 	%r4175, %r4169, %r4168, 23;
	mov.b64 	%rd5551, {%r4175, %r4174};
	xor.b64  	%rd5552, %rd5550, %rd5551;
	xor.b64  	%rd5553, %rd5512, %rd5488;
	and.b64  	%rd5554, %rd5536, %rd5553;
	xor.b64  	%rd5555, %rd5554, %rd5488;
	add.s64 	%rd5556, %rd5464, %rd5286;
	add.s64 	%rd5557, %rd5556, %rd12941;
	add.s64 	%rd5558, %rd5557, %rd5555;
	add.s64 	%rd5559, %rd5558, %rd5552;
	add.s64 	%rd5560, %rd5559, %rd5475;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4176,%dummy}, %rd5547;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4177}, %rd5547;
	}
	shf.r.wrap.b32 	%r4178, %r4177, %r4176, 28;
	shf.r.wrap.b32 	%r4179, %r4176, %r4177, 28;
	mov.b64 	%rd5561, {%r4179, %r4178};
	shf.l.wrap.b32 	%r4180, %r4176, %r4177, 30;
	shf.l.wrap.b32 	%r4181, %r4177, %r4176, 30;
	mov.b64 	%rd5562, {%r4181, %r4180};
	xor.b64  	%rd5563, %rd5562, %rd5561;
	shf.l.wrap.b32 	%r4182, %r4176, %r4177, 25;
	shf.l.wrap.b32 	%r4183, %r4177, %r4176, 25;
	mov.b64 	%rd5564, {%r4183, %r4182};
	xor.b64  	%rd5565, %rd5563, %rd5564;
	xor.b64  	%rd5566, %rd5547, %rd5499;
	xor.b64  	%rd5567, %rd5547, %rd5523;
	and.b64  	%rd5568, %rd5567, %rd5566;
	xor.b64  	%rd5569, %rd5568, %rd5547;
	add.s64 	%rd5570, %rd5559, %rd5569;
	add.s64 	%rd5571, %rd5570, %rd5565;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4184,%dummy}, %rd5560;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4185}, %rd5560;
	}
	shf.r.wrap.b32 	%r4186, %r4185, %r4184, 14;
	shf.r.wrap.b32 	%r4187, %r4184, %r4185, 14;
	mov.b64 	%rd5572, {%r4187, %r4186};
	shf.r.wrap.b32 	%r4188, %r4185, %r4184, 18;
	shf.r.wrap.b32 	%r4189, %r4184, %r4185, 18;
	mov.b64 	%rd5573, {%r4189, %r4188};
	xor.b64  	%rd5574, %rd5573, %rd5572;
	shf.l.wrap.b32 	%r4190, %r4184, %r4185, 23;
	shf.l.wrap.b32 	%r4191, %r4185, %r4184, 23;
	mov.b64 	%rd5575, {%r4191, %r4190};
	xor.b64  	%rd5576, %rd5574, %rd5575;
	xor.b64  	%rd5577, %rd5536, %rd5512;
	and.b64  	%rd5578, %rd5560, %rd5577;
	xor.b64  	%rd5579, %rd5578, %rd5512;
	add.s64 	%rd5580, %rd5488, %rd5299;
	add.s64 	%rd5581, %rd5580, %rd12942;
	add.s64 	%rd5582, %rd5581, %rd5579;
	add.s64 	%rd5583, %rd5582, %rd5576;
	add.s64 	%rd5584, %rd5583, %rd5499;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4192,%dummy}, %rd5571;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4193}, %rd5571;
	}
	shf.r.wrap.b32 	%r4194, %r4193, %r4192, 28;
	shf.r.wrap.b32 	%r4195, %r4192, %r4193, 28;
	mov.b64 	%rd5585, {%r4195, %r4194};
	shf.l.wrap.b32 	%r4196, %r4192, %r4193, 30;
	shf.l.wrap.b32 	%r4197, %r4193, %r4192, 30;
	mov.b64 	%rd5586, {%r4197, %r4196};
	xor.b64  	%rd5587, %rd5586, %rd5585;
	shf.l.wrap.b32 	%r4198, %r4192, %r4193, 25;
	shf.l.wrap.b32 	%r4199, %r4193, %r4192, 25;
	mov.b64 	%rd5588, {%r4199, %r4198};
	xor.b64  	%rd5589, %rd5587, %rd5588;
	xor.b64  	%rd5590, %rd5571, %rd5523;
	xor.b64  	%rd5591, %rd5571, %rd5547;
	and.b64  	%rd5592, %rd5591, %rd5590;
	xor.b64  	%rd5593, %rd5592, %rd5571;
	add.s64 	%rd5594, %rd5583, %rd5593;
	add.s64 	%rd5595, %rd5594, %rd5589;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4200,%dummy}, %rd5584;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4201}, %rd5584;
	}
	shf.r.wrap.b32 	%r4202, %r4201, %r4200, 14;
	shf.r.wrap.b32 	%r4203, %r4200, %r4201, 14;
	mov.b64 	%rd5596, {%r4203, %r4202};
	shf.r.wrap.b32 	%r4204, %r4201, %r4200, 18;
	shf.r.wrap.b32 	%r4205, %r4200, %r4201, 18;
	mov.b64 	%rd5597, {%r4205, %r4204};
	xor.b64  	%rd5598, %rd5597, %rd5596;
	shf.l.wrap.b32 	%r4206, %r4200, %r4201, 23;
	shf.l.wrap.b32 	%r4207, %r4201, %r4200, 23;
	mov.b64 	%rd5599, {%r4207, %r4206};
	xor.b64  	%rd5600, %rd5598, %rd5599;
	xor.b64  	%rd5601, %rd5560, %rd5536;
	and.b64  	%rd5602, %rd5584, %rd5601;
	xor.b64  	%rd5603, %rd5602, %rd5536;
	add.s64 	%rd5604, %rd5512, %rd5312;
	add.s64 	%rd5605, %rd5604, %rd12943;
	add.s64 	%rd5606, %rd5605, %rd5603;
	add.s64 	%rd5607, %rd5606, %rd5600;
	add.s64 	%rd5608, %rd5607, %rd5523;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4208,%dummy}, %rd5595;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4209}, %rd5595;
	}
	shf.r.wrap.b32 	%r4210, %r4209, %r4208, 28;
	shf.r.wrap.b32 	%r4211, %r4208, %r4209, 28;
	mov.b64 	%rd5609, {%r4211, %r4210};
	shf.l.wrap.b32 	%r4212, %r4208, %r4209, 30;
	shf.l.wrap.b32 	%r4213, %r4209, %r4208, 30;
	mov.b64 	%rd5610, {%r4213, %r4212};
	xor.b64  	%rd5611, %rd5610, %rd5609;
	shf.l.wrap.b32 	%r4214, %r4208, %r4209, 25;
	shf.l.wrap.b32 	%r4215, %r4209, %r4208, 25;
	mov.b64 	%rd5612, {%r4215, %r4214};
	xor.b64  	%rd5613, %rd5611, %rd5612;
	xor.b64  	%rd5614, %rd5595, %rd5547;
	xor.b64  	%rd5615, %rd5595, %rd5571;
	and.b64  	%rd5616, %rd5615, %rd5614;
	xor.b64  	%rd5617, %rd5616, %rd5595;
	add.s64 	%rd5618, %rd5607, %rd5617;
	add.s64 	%rd5619, %rd5618, %rd5613;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4216,%dummy}, %rd5608;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4217}, %rd5608;
	}
	shf.r.wrap.b32 	%r4218, %r4217, %r4216, 14;
	shf.r.wrap.b32 	%r4219, %r4216, %r4217, 14;
	mov.b64 	%rd5620, {%r4219, %r4218};
	shf.r.wrap.b32 	%r4220, %r4217, %r4216, 18;
	shf.r.wrap.b32 	%r4221, %r4216, %r4217, 18;
	mov.b64 	%rd5621, {%r4221, %r4220};
	xor.b64  	%rd5622, %rd5621, %rd5620;
	shf.l.wrap.b32 	%r4222, %r4216, %r4217, 23;
	shf.l.wrap.b32 	%r4223, %r4217, %r4216, 23;
	mov.b64 	%rd5623, {%r4223, %r4222};
	xor.b64  	%rd5624, %rd5622, %rd5623;
	xor.b64  	%rd5625, %rd5584, %rd5560;
	and.b64  	%rd5626, %rd5608, %rd5625;
	xor.b64  	%rd5627, %rd5626, %rd5560;
	add.s64 	%rd5628, %rd5536, %rd5325;
	add.s64 	%rd5629, %rd5628, %rd12944;
	add.s64 	%rd5630, %rd5629, %rd5627;
	add.s64 	%rd5631, %rd5630, %rd5624;
	add.s64 	%rd5632, %rd5631, %rd5547;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4224,%dummy}, %rd5619;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4225}, %rd5619;
	}
	shf.r.wrap.b32 	%r4226, %r4225, %r4224, 28;
	shf.r.wrap.b32 	%r4227, %r4224, %r4225, 28;
	mov.b64 	%rd5633, {%r4227, %r4226};
	shf.l.wrap.b32 	%r4228, %r4224, %r4225, 30;
	shf.l.wrap.b32 	%r4229, %r4225, %r4224, 30;
	mov.b64 	%rd5634, {%r4229, %r4228};
	xor.b64  	%rd5635, %rd5634, %rd5633;
	shf.l.wrap.b32 	%r4230, %r4224, %r4225, 25;
	shf.l.wrap.b32 	%r4231, %r4225, %r4224, 25;
	mov.b64 	%rd5636, {%r4231, %r4230};
	xor.b64  	%rd5637, %rd5635, %rd5636;
	xor.b64  	%rd5638, %rd5619, %rd5571;
	xor.b64  	%rd5639, %rd5619, %rd5595;
	and.b64  	%rd5640, %rd5639, %rd5638;
	xor.b64  	%rd5641, %rd5640, %rd5619;
	add.s64 	%rd5642, %rd5631, %rd5641;
	add.s64 	%rd5643, %rd5642, %rd5637;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4232,%dummy}, %rd5632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4233}, %rd5632;
	}
	shf.r.wrap.b32 	%r4234, %r4233, %r4232, 14;
	shf.r.wrap.b32 	%r4235, %r4232, %r4233, 14;
	mov.b64 	%rd5644, {%r4235, %r4234};
	shf.r.wrap.b32 	%r4236, %r4233, %r4232, 18;
	shf.r.wrap.b32 	%r4237, %r4232, %r4233, 18;
	mov.b64 	%rd5645, {%r4237, %r4236};
	xor.b64  	%rd5646, %rd5645, %rd5644;
	shf.l.wrap.b32 	%r4238, %r4232, %r4233, 23;
	shf.l.wrap.b32 	%r4239, %r4233, %r4232, 23;
	mov.b64 	%rd5647, {%r4239, %r4238};
	xor.b64  	%rd5648, %rd5646, %rd5647;
	xor.b64  	%rd5649, %rd5608, %rd5584;
	and.b64  	%rd5650, %rd5632, %rd5649;
	xor.b64  	%rd5651, %rd5650, %rd5584;
	add.s64 	%rd5652, %rd5560, %rd5338;
	add.s64 	%rd5653, %rd5652, %rd12945;
	add.s64 	%rd5654, %rd5653, %rd5651;
	add.s64 	%rd5655, %rd5654, %rd5648;
	add.s64 	%rd5656, %rd5655, %rd5571;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4240,%dummy}, %rd5643;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4241}, %rd5643;
	}
	shf.r.wrap.b32 	%r4242, %r4241, %r4240, 28;
	shf.r.wrap.b32 	%r4243, %r4240, %r4241, 28;
	mov.b64 	%rd5657, {%r4243, %r4242};
	shf.l.wrap.b32 	%r4244, %r4240, %r4241, 30;
	shf.l.wrap.b32 	%r4245, %r4241, %r4240, 30;
	mov.b64 	%rd5658, {%r4245, %r4244};
	xor.b64  	%rd5659, %rd5658, %rd5657;
	shf.l.wrap.b32 	%r4246, %r4240, %r4241, 25;
	shf.l.wrap.b32 	%r4247, %r4241, %r4240, 25;
	mov.b64 	%rd5660, {%r4247, %r4246};
	xor.b64  	%rd5661, %rd5659, %rd5660;
	xor.b64  	%rd5662, %rd5643, %rd5595;
	xor.b64  	%rd5663, %rd5643, %rd5619;
	and.b64  	%rd5664, %rd5663, %rd5662;
	xor.b64  	%rd5665, %rd5664, %rd5643;
	add.s64 	%rd5666, %rd5655, %rd5665;
	add.s64 	%rd5667, %rd5666, %rd5661;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4248,%dummy}, %rd5656;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4249}, %rd5656;
	}
	shf.r.wrap.b32 	%r4250, %r4249, %r4248, 14;
	shf.r.wrap.b32 	%r4251, %r4248, %r4249, 14;
	mov.b64 	%rd5668, {%r4251, %r4250};
	shf.r.wrap.b32 	%r4252, %r4249, %r4248, 18;
	shf.r.wrap.b32 	%r4253, %r4248, %r4249, 18;
	mov.b64 	%rd5669, {%r4253, %r4252};
	xor.b64  	%rd5670, %rd5669, %rd5668;
	shf.l.wrap.b32 	%r4254, %r4248, %r4249, 23;
	shf.l.wrap.b32 	%r4255, %r4249, %r4248, 23;
	mov.b64 	%rd5671, {%r4255, %r4254};
	xor.b64  	%rd5672, %rd5670, %rd5671;
	xor.b64  	%rd5673, %rd5632, %rd5608;
	and.b64  	%rd5674, %rd5656, %rd5673;
	xor.b64  	%rd5675, %rd5674, %rd5608;
	add.s64 	%rd5676, %rd5584, %rd5351;
	add.s64 	%rd5677, %rd5676, %rd12954;
	add.s64 	%rd5678, %rd5677, %rd5675;
	add.s64 	%rd5679, %rd5678, %rd5672;
	add.s64 	%rd5680, %rd5679, %rd5595;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4256,%dummy}, %rd5667;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4257}, %rd5667;
	}
	shf.r.wrap.b32 	%r4258, %r4257, %r4256, 28;
	shf.r.wrap.b32 	%r4259, %r4256, %r4257, 28;
	mov.b64 	%rd5681, {%r4259, %r4258};
	shf.l.wrap.b32 	%r4260, %r4256, %r4257, 30;
	shf.l.wrap.b32 	%r4261, %r4257, %r4256, 30;
	mov.b64 	%rd5682, {%r4261, %r4260};
	xor.b64  	%rd5683, %rd5682, %rd5681;
	shf.l.wrap.b32 	%r4262, %r4256, %r4257, 25;
	shf.l.wrap.b32 	%r4263, %r4257, %r4256, 25;
	mov.b64 	%rd5684, {%r4263, %r4262};
	xor.b64  	%rd5685, %rd5683, %rd5684;
	xor.b64  	%rd5686, %rd5667, %rd5619;
	xor.b64  	%rd5687, %rd5667, %rd5643;
	and.b64  	%rd5688, %rd5687, %rd5686;
	xor.b64  	%rd5689, %rd5688, %rd5667;
	add.s64 	%rd5690, %rd5679, %rd5689;
	add.s64 	%rd5691, %rd5690, %rd5685;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4264,%dummy}, %rd5680;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4265}, %rd5680;
	}
	shf.r.wrap.b32 	%r4266, %r4265, %r4264, 14;
	shf.r.wrap.b32 	%r4267, %r4264, %r4265, 14;
	mov.b64 	%rd5692, {%r4267, %r4266};
	shf.r.wrap.b32 	%r4268, %r4265, %r4264, 18;
	shf.r.wrap.b32 	%r4269, %r4264, %r4265, 18;
	mov.b64 	%rd5693, {%r4269, %r4268};
	xor.b64  	%rd5694, %rd5693, %rd5692;
	shf.l.wrap.b32 	%r4270, %r4264, %r4265, 23;
	shf.l.wrap.b32 	%r4271, %r4265, %r4264, 23;
	mov.b64 	%rd5695, {%r4271, %r4270};
	xor.b64  	%rd5696, %rd5694, %rd5695;
	xor.b64  	%rd5697, %rd5656, %rd5632;
	and.b64  	%rd5698, %rd5680, %rd5697;
	xor.b64  	%rd5699, %rd5698, %rd5632;
	add.s64 	%rd5700, %rd5608, %rd5364;
	add.s64 	%rd5701, %rd5700, %rd12955;
	add.s64 	%rd5702, %rd5701, %rd5699;
	add.s64 	%rd5703, %rd5702, %rd5696;
	add.s64 	%rd5704, %rd5703, %rd5619;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4272,%dummy}, %rd5691;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4273}, %rd5691;
	}
	shf.r.wrap.b32 	%r4274, %r4273, %r4272, 28;
	shf.r.wrap.b32 	%r4275, %r4272, %r4273, 28;
	mov.b64 	%rd5705, {%r4275, %r4274};
	shf.l.wrap.b32 	%r4276, %r4272, %r4273, 30;
	shf.l.wrap.b32 	%r4277, %r4273, %r4272, 30;
	mov.b64 	%rd5706, {%r4277, %r4276};
	xor.b64  	%rd5707, %rd5706, %rd5705;
	shf.l.wrap.b32 	%r4278, %r4272, %r4273, 25;
	shf.l.wrap.b32 	%r4279, %r4273, %r4272, 25;
	mov.b64 	%rd5708, {%r4279, %r4278};
	xor.b64  	%rd5709, %rd5707, %rd5708;
	xor.b64  	%rd5710, %rd5691, %rd5643;
	xor.b64  	%rd5711, %rd5691, %rd5667;
	and.b64  	%rd5712, %rd5711, %rd5710;
	xor.b64  	%rd5713, %rd5712, %rd5691;
	add.s64 	%rd5714, %rd5703, %rd5713;
	add.s64 	%rd5715, %rd5714, %rd5709;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4280,%dummy}, %rd5704;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4281}, %rd5704;
	}
	shf.r.wrap.b32 	%r4282, %r4281, %r4280, 14;
	shf.r.wrap.b32 	%r4283, %r4280, %r4281, 14;
	mov.b64 	%rd5716, {%r4283, %r4282};
	shf.r.wrap.b32 	%r4284, %r4281, %r4280, 18;
	shf.r.wrap.b32 	%r4285, %r4280, %r4281, 18;
	mov.b64 	%rd5717, {%r4285, %r4284};
	xor.b64  	%rd5718, %rd5717, %rd5716;
	shf.l.wrap.b32 	%r4286, %r4280, %r4281, 23;
	shf.l.wrap.b32 	%r4287, %r4281, %r4280, 23;
	mov.b64 	%rd5719, {%r4287, %r4286};
	xor.b64  	%rd5720, %rd5718, %rd5719;
	xor.b64  	%rd5721, %rd5680, %rd5656;
	and.b64  	%rd5722, %rd5704, %rd5721;
	xor.b64  	%rd5723, %rd5722, %rd5656;
	add.s64 	%rd5724, %rd5632, %rd5377;
	add.s64 	%rd5725, %rd5724, %rd12956;
	add.s64 	%rd5726, %rd5725, %rd5723;
	add.s64 	%rd5727, %rd5726, %rd5720;
	add.s64 	%rd5728, %rd5727, %rd5643;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4288,%dummy}, %rd5715;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4289}, %rd5715;
	}
	shf.r.wrap.b32 	%r4290, %r4289, %r4288, 28;
	shf.r.wrap.b32 	%r4291, %r4288, %r4289, 28;
	mov.b64 	%rd5729, {%r4291, %r4290};
	shf.l.wrap.b32 	%r4292, %r4288, %r4289, 30;
	shf.l.wrap.b32 	%r4293, %r4289, %r4288, 30;
	mov.b64 	%rd5730, {%r4293, %r4292};
	xor.b64  	%rd5731, %rd5730, %rd5729;
	shf.l.wrap.b32 	%r4294, %r4288, %r4289, 25;
	shf.l.wrap.b32 	%r4295, %r4289, %r4288, 25;
	mov.b64 	%rd5732, {%r4295, %r4294};
	xor.b64  	%rd5733, %rd5731, %rd5732;
	xor.b64  	%rd5734, %rd5715, %rd5667;
	xor.b64  	%rd5735, %rd5715, %rd5691;
	and.b64  	%rd5736, %rd5735, %rd5734;
	xor.b64  	%rd5737, %rd5736, %rd5715;
	add.s64 	%rd5738, %rd5727, %rd5737;
	add.s64 	%rd5739, %rd5738, %rd5733;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4296,%dummy}, %rd5728;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4297}, %rd5728;
	}
	shf.r.wrap.b32 	%r4298, %r4297, %r4296, 14;
	shf.r.wrap.b32 	%r4299, %r4296, %r4297, 14;
	mov.b64 	%rd5740, {%r4299, %r4298};
	shf.r.wrap.b32 	%r4300, %r4297, %r4296, 18;
	shf.r.wrap.b32 	%r4301, %r4296, %r4297, 18;
	mov.b64 	%rd5741, {%r4301, %r4300};
	xor.b64  	%rd5742, %rd5741, %rd5740;
	shf.l.wrap.b32 	%r4302, %r4296, %r4297, 23;
	shf.l.wrap.b32 	%r4303, %r4297, %r4296, 23;
	mov.b64 	%rd5743, {%r4303, %r4302};
	xor.b64  	%rd5744, %rd5742, %rd5743;
	xor.b64  	%rd5745, %rd5704, %rd5680;
	and.b64  	%rd5746, %rd5728, %rd5745;
	xor.b64  	%rd5747, %rd5746, %rd5680;
	add.s64 	%rd5748, %rd5656, %rd5390;
	add.s64 	%rd5749, %rd5748, %rd12957;
	add.s64 	%rd5750, %rd5749, %rd5747;
	add.s64 	%rd5751, %rd5750, %rd5744;
	add.s64 	%rd5752, %rd5751, %rd5667;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4304,%dummy}, %rd5739;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4305}, %rd5739;
	}
	shf.r.wrap.b32 	%r4306, %r4305, %r4304, 28;
	shf.r.wrap.b32 	%r4307, %r4304, %r4305, 28;
	mov.b64 	%rd5753, {%r4307, %r4306};
	shf.l.wrap.b32 	%r4308, %r4304, %r4305, 30;
	shf.l.wrap.b32 	%r4309, %r4305, %r4304, 30;
	mov.b64 	%rd5754, {%r4309, %r4308};
	xor.b64  	%rd5755, %rd5754, %rd5753;
	shf.l.wrap.b32 	%r4310, %r4304, %r4305, 25;
	shf.l.wrap.b32 	%r4311, %r4305, %r4304, 25;
	mov.b64 	%rd5756, {%r4311, %r4310};
	xor.b64  	%rd5757, %rd5755, %rd5756;
	xor.b64  	%rd5758, %rd5739, %rd5691;
	xor.b64  	%rd5759, %rd5739, %rd5715;
	and.b64  	%rd5760, %rd5759, %rd5758;
	xor.b64  	%rd5761, %rd5760, %rd5739;
	add.s64 	%rd5762, %rd5751, %rd5761;
	add.s64 	%rd5763, %rd5762, %rd5757;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4312,%dummy}, %rd5752;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4313}, %rd5752;
	}
	shf.r.wrap.b32 	%r4314, %r4313, %r4312, 14;
	shf.r.wrap.b32 	%r4315, %r4312, %r4313, 14;
	mov.b64 	%rd5764, {%r4315, %r4314};
	shf.r.wrap.b32 	%r4316, %r4313, %r4312, 18;
	shf.r.wrap.b32 	%r4317, %r4312, %r4313, 18;
	mov.b64 	%rd5765, {%r4317, %r4316};
	xor.b64  	%rd5766, %rd5765, %rd5764;
	shf.l.wrap.b32 	%r4318, %r4312, %r4313, 23;
	shf.l.wrap.b32 	%r4319, %r4313, %r4312, 23;
	mov.b64 	%rd5767, {%r4319, %r4318};
	xor.b64  	%rd5768, %rd5766, %rd5767;
	xor.b64  	%rd5769, %rd5728, %rd5704;
	and.b64  	%rd5770, %rd5752, %rd5769;
	xor.b64  	%rd5771, %rd5770, %rd5704;
	add.s64 	%rd5772, %rd5680, %rd5403;
	add.s64 	%rd5773, %rd5772, %rd12966;
	add.s64 	%rd5774, %rd5773, %rd5771;
	add.s64 	%rd5775, %rd5774, %rd5768;
	add.s64 	%rd5776, %rd5775, %rd5691;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4320,%dummy}, %rd5763;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4321}, %rd5763;
	}
	shf.r.wrap.b32 	%r4322, %r4321, %r4320, 28;
	shf.r.wrap.b32 	%r4323, %r4320, %r4321, 28;
	mov.b64 	%rd5777, {%r4323, %r4322};
	shf.l.wrap.b32 	%r4324, %r4320, %r4321, 30;
	shf.l.wrap.b32 	%r4325, %r4321, %r4320, 30;
	mov.b64 	%rd5778, {%r4325, %r4324};
	xor.b64  	%rd5779, %rd5778, %rd5777;
	shf.l.wrap.b32 	%r4326, %r4320, %r4321, 25;
	shf.l.wrap.b32 	%r4327, %r4321, %r4320, 25;
	mov.b64 	%rd5780, {%r4327, %r4326};
	xor.b64  	%rd5781, %rd5779, %rd5780;
	xor.b64  	%rd5782, %rd5763, %rd5715;
	xor.b64  	%rd5783, %rd5763, %rd5739;
	and.b64  	%rd5784, %rd5783, %rd5782;
	xor.b64  	%rd5785, %rd5784, %rd5763;
	add.s64 	%rd5786, %rd5775, %rd5785;
	add.s64 	%rd5787, %rd5786, %rd5781;
	add.s64 	%rd12975, %rd12975, %rd5787;
	st.local.u64 	[%rd12964], %rd12975;
	add.s64 	%rd12974, %rd12974, %rd5763;
	st.local.u64 	[%rd12964+8], %rd12974;
	add.s64 	%rd12973, %rd12973, %rd5739;
	st.local.u64 	[%rd12964+16], %rd12973;
	add.s64 	%rd12972, %rd12972, %rd5715;
	st.local.u64 	[%rd12964+24], %rd12972;
	add.s64 	%rd12971, %rd12971, %rd5776;
	st.local.u64 	[%rd12964+32], %rd12971;
	add.s64 	%rd12970, %rd12970, %rd5752;
	st.local.u64 	[%rd12964+40], %rd12970;
	add.s64 	%rd12969, %rd12969, %rd5728;
	st.local.u64 	[%rd12964+48], %rd12969;
	add.s64 	%rd12968, %rd12968, %rd5704;
	st.local.u64 	[%rd12964+56], %rd12968;
	mov.u32 	%r10107, 0;
	st.local.v2.u32 	[%rd12964+64], {%r10107, %r10107};
	st.local.v2.u32 	[%rd12964+72], {%r10107, %r10107};
	st.local.v2.u32 	[%rd12964+80], {%r10107, %r10107};
	st.local.v2.u32 	[%rd12964+88], {%r10107, %r10107};
	st.local.v2.u32 	[%rd12964+96], {%r10107, %r10107};
	st.local.v2.u32 	[%rd12964+104], {%r10107, %r10107};
	st.local.v2.u32 	[%rd12964+112], {%r10107, %r10107};
	st.local.v2.u32 	[%rd12964+120], {%r10107, %r10107};
	st.local.v2.u32 	[%rd12964+128], {%r10107, %r10107};
	st.local.v2.u32 	[%rd12964+136], {%r10107, %r10107};
	st.local.v2.u32 	[%rd12964+144], {%r10107, %r10107};
	st.local.v2.u32 	[%rd12964+152], {%r10107, %r10107};
	st.local.v2.u32 	[%rd12964+160], {%r10107, %r10107};
	st.local.v2.u32 	[%rd12964+168], {%r10107, %r10107};
	st.local.v2.u32 	[%rd12964+176], {%r10107, %r10107};
	st.local.v2.u32 	[%rd12964+184], {%r10107, %r10107};
	mov.u32 	%r10108, %r10107;
	mov.u32 	%r10109, %r10107;
	mov.u32 	%r10110, %r10107;
	mov.u32 	%r10111, %r10107;
	mov.u32 	%r10112, %r10107;
	mov.u32 	%r10113, %r10107;
	mov.u32 	%r10114, %r10107;
	mov.u32 	%r10115, %r10107;
	mov.u32 	%r10116, %r10107;
	mov.u32 	%r10117, %r10107;
	mov.u32 	%r10118, %r10107;
	mov.u32 	%r10119, %r10107;
	mov.u32 	%r10120, %r10107;
	mov.u32 	%r10121, %r10107;
	mov.u32 	%r10122, %r10107;
	mov.u32 	%r10123, %r10107;
	mov.u32 	%r10124, %r10107;
	mov.u32 	%r10125, %r10107;
	mov.u32 	%r10126, %r10107;
	mov.u32 	%r10127, %r10107;
	mov.u32 	%r10128, %r10107;
	mov.u32 	%r10129, %r10107;
	mov.u32 	%r10130, %r10107;
	mov.u32 	%r10131, %r10107;
	mov.u32 	%r10132, %r10107;
	mov.u32 	%r10133, %r10107;
	mov.u32 	%r10134, %r10107;
	mov.u32 	%r10135, %r10107;
	mov.u32 	%r10136, %r10107;

BB7_6:
	ld.const.u64 	%rd12960, [k_sha512+632];
	add.u64 	%rd12959, %SP, 0;
	cvta.to.local.u64 	%rd12958, %rd12959;
	ld.const.u64 	%rd12949, [k_sha512+624];
	ld.const.u64 	%rd12948, [k_sha512+616];
	ld.const.u64 	%rd12947, [k_sha512+608];
	ld.const.u64 	%rd12946, [k_sha512+600];
	ld.const.u64 	%rd12931, [k_sha512+592];
	ld.const.u64 	%rd12930, [k_sha512+584];
	ld.const.u64 	%rd12929, [k_sha512+576];
	ld.const.u64 	%rd12928, [k_sha512+568];
	ld.const.u64 	%rd12927, [k_sha512+560];
	ld.const.u64 	%rd12926, [k_sha512+552];
	ld.const.u64 	%rd12925, [k_sha512+544];
	ld.const.u64 	%rd12896, [k_sha512+536];
	ld.const.u64 	%rd12895, [k_sha512+528];
	ld.const.u64 	%rd12894, [k_sha512+520];
	ld.const.u64 	%rd12893, [k_sha512+512];
	ld.const.u64 	%rd12892, [k_sha512+504];
	ld.const.u64 	%rd12891, [k_sha512+496];
	ld.const.u64 	%rd12890, [k_sha512+488];
	ld.const.u64 	%rd12889, [k_sha512+480];
	ld.const.u64 	%rd12888, [k_sha512+472];
	ld.const.u64 	%rd12887, [k_sha512+464];
	ld.const.u64 	%rd12886, [k_sha512+456];
	ld.const.u64 	%rd12885, [k_sha512+448];
	ld.const.u64 	%rd12884, [k_sha512+440];
	ld.const.u64 	%rd12883, [k_sha512+432];
	ld.const.u64 	%rd12826, [k_sha512+216];
	ld.const.u64 	%rd12825, [k_sha512+208];
	ld.const.u64 	%rd12824, [k_sha512+200];
	ld.const.u64 	%rd12823, [k_sha512+192];
	ld.const.u64 	%rd12822, [k_sha512+184];
	ld.const.u64 	%rd12821, [k_sha512+176];
	ld.const.u64 	%rd12820, [k_sha512+168];
	ld.const.u64 	%rd12819, [k_sha512+160];
	ld.const.u64 	%rd12818, [k_sha512+152];
	ld.const.u64 	%rd12817, [k_sha512+144];
	ld.const.u64 	%rd12816, [k_sha512+136];
	ld.const.u64 	%rd12815, [k_sha512+128];
	ld.const.u64 	%rd12814, [k_sha512+120];
	ld.const.u64 	%rd12813, [k_sha512+112];
	ld.const.u64 	%rd12812, [k_sha512+104];
	ld.const.u64 	%rd12811, [k_sha512+96];
	ld.const.u64 	%rd12810, [k_sha512+88];
	ld.const.u64 	%rd12809, [k_sha512+80];
	ld.const.u64 	%rd12808, [k_sha512+72];
	ld.const.u64 	%rd12807, [k_sha512+64];
	ld.const.u64 	%rd12806, [k_sha512+56];
	ld.const.u64 	%rd12805, [k_sha512+48];
	ld.const.u64 	%rd12804, [k_sha512+40];
	ld.const.u64 	%rd12803, [k_sha512+32];
	ld.const.u64 	%rd12802, [k_sha512+24];
	ld.const.u64 	%rd12801, [k_sha512+16];
	ld.const.u64 	%rd12800, [k_sha512+8];
	ld.const.u64 	%rd12799, [k_sha512];
	ld.const.u64 	%rd12707, [k_sha512+424];
	ld.const.u64 	%rd12706, [k_sha512+416];
	ld.const.u64 	%rd12705, [k_sha512+408];
	ld.const.u64 	%rd12704, [k_sha512+400];
	ld.const.u64 	%rd12703, [k_sha512+392];
	ld.const.u64 	%rd12702, [k_sha512+384];
	ld.const.u64 	%rd12701, [k_sha512+376];
	ld.const.u64 	%rd12700, [k_sha512+368];
	ld.const.u64 	%rd12699, [k_sha512+360];
	ld.const.u64 	%rd12698, [k_sha512+352];
	ld.const.u64 	%rd12697, [k_sha512+344];
	ld.const.u64 	%rd12696, [k_sha512+336];
	ld.const.u64 	%rd12695, [k_sha512+328];
	ld.const.u64 	%rd12694, [k_sha512+320];
	ld.const.u64 	%rd12693, [k_sha512+312];
	ld.const.u64 	%rd12692, [k_sha512+304];
	ld.const.u64 	%rd12691, [k_sha512+296];
	ld.const.u64 	%rd12690, [k_sha512+288];
	ld.const.u64 	%rd12689, [k_sha512+280];
	ld.const.u64 	%rd12688, [k_sha512+272];
	ld.const.u64 	%rd12687, [k_sha512+264];
	ld.const.u64 	%rd12686, [k_sha512+256];
	ld.const.u64 	%rd12685, [k_sha512+248];
	ld.const.u64 	%rd12684, [k_sha512+240];
	ld.const.u64 	%rd12683, [k_sha512+232];
	ld.const.u64 	%rd12682, [k_sha512+224];
	add.s64 	%rd5788, %rd101, 7640891576956012808;
	add.s64 	%rd5789, %rd99, -4942790177534073029;
	add.s64 	%rd5790, %rd97, 4354685564936845355;
	add.s64 	%rd5791, %rd95, -6534734903238641935;
	shl.b32 	%r4362, %r3, 3;
	st.local.v2.u32 	[%rd12958+184], {%r10140, %r4362};
	mov.b64	%rd5792, {%r10135, %r10136};
	mov.b64	%rd5793, {%r10133, %r10134};
	mov.b64	%rd5794, {%r10131, %r10132};
	mov.b64	%rd5795, {%r10129, %r10130};
	mov.b64	%rd5796, {%r10127, %r10128};
	mov.b64	%rd5797, {%r10125, %r10126};
	mov.b64	%rd5798, {%r10123, %r10124};
	mov.b64	%rd5799, {%r10121, %r10122};
	mov.b64	%rd5800, {%r10119, %r10120};
	mov.b64	%rd5801, {%r10117, %r10118};
	mov.b64	%rd5802, {%r10115, %r10116};
	mov.b64	%rd5803, {%r10113, %r10114};
	mov.b64	%rd5804, {%r10111, %r10112};
	mov.b64	%rd5805, {%r10109, %r10110};
	mov.b64	%rd5806, {%r10107, %r10108};
	mov.b64	%rd5807, {%r4362, %r10140};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4363,%dummy}, %rd12971;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4364}, %rd12971;
	}
	shf.r.wrap.b32 	%r4365, %r4364, %r4363, 18;
	shf.r.wrap.b32 	%r4366, %r4363, %r4364, 18;
	mov.b64 	%rd5808, {%r4366, %r4365};
	shf.r.wrap.b32 	%r4367, %r4364, %r4363, 14;
	shf.r.wrap.b32 	%r4368, %r4363, %r4364, 14;
	mov.b64 	%rd5809, {%r4368, %r4367};
	xor.b64  	%rd5810, %rd5808, %rd5809;
	shf.l.wrap.b32 	%r4369, %r4363, %r4364, 23;
	shf.l.wrap.b32 	%r4370, %r4364, %r4363, 23;
	mov.b64 	%rd5811, {%r4370, %r4369};
	xor.b64  	%rd5812, %rd5810, %rd5811;
	xor.b64  	%rd5813, %rd12969, %rd12970;
	and.b64  	%rd5814, %rd5813, %rd12971;
	xor.b64  	%rd5815, %rd5814, %rd12969;
	add.s64 	%rd5816, %rd5815, %rd12968;
	add.s64 	%rd5817, %rd5816, %rd5792;
	add.s64 	%rd5818, %rd5817, %rd12799;
	add.s64 	%rd5819, %rd5818, %rd5812;
	add.s64 	%rd5820, %rd5819, %rd12972;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4371}, %rd12975;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4372,%dummy}, %rd12975;
	}
	shf.l.wrap.b32 	%r4373, %r4372, %r4371, 30;
	shf.l.wrap.b32 	%r4374, %r4371, %r4372, 30;
	mov.b64 	%rd5821, {%r4374, %r4373};
	shf.r.wrap.b32 	%r4375, %r4371, %r4372, 28;
	shf.r.wrap.b32 	%r4376, %r4372, %r4371, 28;
	mov.b64 	%rd5822, {%r4376, %r4375};
	xor.b64  	%rd5823, %rd5821, %rd5822;
	shf.l.wrap.b32 	%r4377, %r4372, %r4371, 25;
	shf.l.wrap.b32 	%r4378, %r4371, %r4372, 25;
	mov.b64 	%rd5824, {%r4378, %r4377};
	xor.b64  	%rd5825, %rd5823, %rd5824;
	xor.b64  	%rd5826, %rd12974, %rd12975;
	xor.b64  	%rd5827, %rd12973, %rd12975;
	and.b64  	%rd5828, %rd5827, %rd5826;
	xor.b64  	%rd5829, %rd5828, %rd12975;
	add.s64 	%rd5830, %rd5819, %rd5829;
	add.s64 	%rd5831, %rd5830, %rd5825;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4379,%dummy}, %rd5820;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4380}, %rd5820;
	}
	shf.r.wrap.b32 	%r4381, %r4380, %r4379, 14;
	shf.r.wrap.b32 	%r4382, %r4379, %r4380, 14;
	mov.b64 	%rd5832, {%r4382, %r4381};
	shf.r.wrap.b32 	%r4383, %r4380, %r4379, 18;
	shf.r.wrap.b32 	%r4384, %r4379, %r4380, 18;
	mov.b64 	%rd5833, {%r4384, %r4383};
	xor.b64  	%rd5834, %rd5833, %rd5832;
	shf.l.wrap.b32 	%r4385, %r4379, %r4380, 23;
	shf.l.wrap.b32 	%r4386, %r4380, %r4379, 23;
	mov.b64 	%rd5835, {%r4386, %r4385};
	xor.b64  	%rd5836, %rd5834, %rd5835;
	xor.b64  	%rd5837, %rd12970, %rd12971;
	and.b64  	%rd5838, %rd5820, %rd5837;
	xor.b64  	%rd5839, %rd5838, %rd12970;
	add.s64 	%rd5840, %rd5793, %rd12969;
	add.s64 	%rd5841, %rd5840, %rd12800;
	add.s64 	%rd5842, %rd5841, %rd5839;
	add.s64 	%rd5843, %rd5842, %rd5836;
	add.s64 	%rd5844, %rd5843, %rd12973;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4387,%dummy}, %rd5831;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4388}, %rd5831;
	}
	shf.r.wrap.b32 	%r4389, %r4388, %r4387, 28;
	shf.r.wrap.b32 	%r4390, %r4387, %r4388, 28;
	mov.b64 	%rd5845, {%r4390, %r4389};
	shf.l.wrap.b32 	%r4391, %r4387, %r4388, 30;
	shf.l.wrap.b32 	%r4392, %r4388, %r4387, 30;
	mov.b64 	%rd5846, {%r4392, %r4391};
	xor.b64  	%rd5847, %rd5846, %rd5845;
	shf.l.wrap.b32 	%r4393, %r4387, %r4388, 25;
	shf.l.wrap.b32 	%r4394, %r4388, %r4387, 25;
	mov.b64 	%rd5848, {%r4394, %r4393};
	xor.b64  	%rd5849, %rd5847, %rd5848;
	xor.b64  	%rd5850, %rd5831, %rd12974;
	xor.b64  	%rd5851, %rd5831, %rd12975;
	and.b64  	%rd5852, %rd5851, %rd5850;
	xor.b64  	%rd5853, %rd5852, %rd5831;
	add.s64 	%rd5854, %rd5843, %rd5853;
	add.s64 	%rd5855, %rd5854, %rd5849;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4395,%dummy}, %rd5844;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4396}, %rd5844;
	}
	shf.r.wrap.b32 	%r4397, %r4396, %r4395, 14;
	shf.r.wrap.b32 	%r4398, %r4395, %r4396, 14;
	mov.b64 	%rd5856, {%r4398, %r4397};
	shf.r.wrap.b32 	%r4399, %r4396, %r4395, 18;
	shf.r.wrap.b32 	%r4400, %r4395, %r4396, 18;
	mov.b64 	%rd5857, {%r4400, %r4399};
	xor.b64  	%rd5858, %rd5857, %rd5856;
	shf.l.wrap.b32 	%r4401, %r4395, %r4396, 23;
	shf.l.wrap.b32 	%r4402, %r4396, %r4395, 23;
	mov.b64 	%rd5859, {%r4402, %r4401};
	xor.b64  	%rd5860, %rd5858, %rd5859;
	xor.b64  	%rd5861, %rd5820, %rd12971;
	and.b64  	%rd5862, %rd5844, %rd5861;
	xor.b64  	%rd5863, %rd5862, %rd12971;
	add.s64 	%rd5864, %rd5794, %rd12970;
	add.s64 	%rd5865, %rd5864, %rd12801;
	add.s64 	%rd5866, %rd5865, %rd5863;
	add.s64 	%rd5867, %rd5866, %rd5860;
	add.s64 	%rd5868, %rd5867, %rd12974;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4403,%dummy}, %rd5855;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4404}, %rd5855;
	}
	shf.r.wrap.b32 	%r4405, %r4404, %r4403, 28;
	shf.r.wrap.b32 	%r4406, %r4403, %r4404, 28;
	mov.b64 	%rd5869, {%r4406, %r4405};
	shf.l.wrap.b32 	%r4407, %r4403, %r4404, 30;
	shf.l.wrap.b32 	%r4408, %r4404, %r4403, 30;
	mov.b64 	%rd5870, {%r4408, %r4407};
	xor.b64  	%rd5871, %rd5870, %rd5869;
	shf.l.wrap.b32 	%r4409, %r4403, %r4404, 25;
	shf.l.wrap.b32 	%r4410, %r4404, %r4403, 25;
	mov.b64 	%rd5872, {%r4410, %r4409};
	xor.b64  	%rd5873, %rd5871, %rd5872;
	xor.b64  	%rd5874, %rd5855, %rd12975;
	xor.b64  	%rd5875, %rd5855, %rd5831;
	and.b64  	%rd5876, %rd5875, %rd5874;
	xor.b64  	%rd5877, %rd5876, %rd5855;
	add.s64 	%rd5878, %rd5867, %rd5877;
	add.s64 	%rd5879, %rd5878, %rd5873;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4411,%dummy}, %rd5868;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4412}, %rd5868;
	}
	shf.r.wrap.b32 	%r4413, %r4412, %r4411, 14;
	shf.r.wrap.b32 	%r4414, %r4411, %r4412, 14;
	mov.b64 	%rd5880, {%r4414, %r4413};
	shf.r.wrap.b32 	%r4415, %r4412, %r4411, 18;
	shf.r.wrap.b32 	%r4416, %r4411, %r4412, 18;
	mov.b64 	%rd5881, {%r4416, %r4415};
	xor.b64  	%rd5882, %rd5881, %rd5880;
	shf.l.wrap.b32 	%r4417, %r4411, %r4412, 23;
	shf.l.wrap.b32 	%r4418, %r4412, %r4411, 23;
	mov.b64 	%rd5883, {%r4418, %r4417};
	xor.b64  	%rd5884, %rd5882, %rd5883;
	xor.b64  	%rd5885, %rd5844, %rd5820;
	and.b64  	%rd5886, %rd5868, %rd5885;
	xor.b64  	%rd5887, %rd5886, %rd5820;
	add.s64 	%rd5888, %rd5795, %rd12971;
	add.s64 	%rd5889, %rd5888, %rd12802;
	add.s64 	%rd5890, %rd5889, %rd5887;
	add.s64 	%rd5891, %rd5890, %rd5884;
	add.s64 	%rd5892, %rd5891, %rd12975;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4419,%dummy}, %rd5879;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4420}, %rd5879;
	}
	shf.r.wrap.b32 	%r4421, %r4420, %r4419, 28;
	shf.r.wrap.b32 	%r4422, %r4419, %r4420, 28;
	mov.b64 	%rd5893, {%r4422, %r4421};
	shf.l.wrap.b32 	%r4423, %r4419, %r4420, 30;
	shf.l.wrap.b32 	%r4424, %r4420, %r4419, 30;
	mov.b64 	%rd5894, {%r4424, %r4423};
	xor.b64  	%rd5895, %rd5894, %rd5893;
	shf.l.wrap.b32 	%r4425, %r4419, %r4420, 25;
	shf.l.wrap.b32 	%r4426, %r4420, %r4419, 25;
	mov.b64 	%rd5896, {%r4426, %r4425};
	xor.b64  	%rd5897, %rd5895, %rd5896;
	xor.b64  	%rd5898, %rd5879, %rd5831;
	xor.b64  	%rd5899, %rd5879, %rd5855;
	and.b64  	%rd5900, %rd5899, %rd5898;
	xor.b64  	%rd5901, %rd5900, %rd5879;
	add.s64 	%rd5902, %rd5891, %rd5901;
	add.s64 	%rd5903, %rd5902, %rd5897;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4427,%dummy}, %rd5892;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4428}, %rd5892;
	}
	shf.r.wrap.b32 	%r4429, %r4428, %r4427, 14;
	shf.r.wrap.b32 	%r4430, %r4427, %r4428, 14;
	mov.b64 	%rd5904, {%r4430, %r4429};
	shf.r.wrap.b32 	%r4431, %r4428, %r4427, 18;
	shf.r.wrap.b32 	%r4432, %r4427, %r4428, 18;
	mov.b64 	%rd5905, {%r4432, %r4431};
	xor.b64  	%rd5906, %rd5905, %rd5904;
	shf.l.wrap.b32 	%r4433, %r4427, %r4428, 23;
	shf.l.wrap.b32 	%r4434, %r4428, %r4427, 23;
	mov.b64 	%rd5907, {%r4434, %r4433};
	xor.b64  	%rd5908, %rd5906, %rd5907;
	xor.b64  	%rd5909, %rd5868, %rd5844;
	and.b64  	%rd5910, %rd5892, %rd5909;
	xor.b64  	%rd5911, %rd5910, %rd5844;
	add.s64 	%rd5912, %rd5820, %rd5796;
	add.s64 	%rd5913, %rd5912, %rd12803;
	add.s64 	%rd5914, %rd5913, %rd5911;
	add.s64 	%rd5915, %rd5914, %rd5908;
	add.s64 	%rd5916, %rd5915, %rd5831;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4435,%dummy}, %rd5903;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4436}, %rd5903;
	}
	shf.r.wrap.b32 	%r4437, %r4436, %r4435, 28;
	shf.r.wrap.b32 	%r4438, %r4435, %r4436, 28;
	mov.b64 	%rd5917, {%r4438, %r4437};
	shf.l.wrap.b32 	%r4439, %r4435, %r4436, 30;
	shf.l.wrap.b32 	%r4440, %r4436, %r4435, 30;
	mov.b64 	%rd5918, {%r4440, %r4439};
	xor.b64  	%rd5919, %rd5918, %rd5917;
	shf.l.wrap.b32 	%r4441, %r4435, %r4436, 25;
	shf.l.wrap.b32 	%r4442, %r4436, %r4435, 25;
	mov.b64 	%rd5920, {%r4442, %r4441};
	xor.b64  	%rd5921, %rd5919, %rd5920;
	xor.b64  	%rd5922, %rd5903, %rd5855;
	xor.b64  	%rd5923, %rd5903, %rd5879;
	and.b64  	%rd5924, %rd5923, %rd5922;
	xor.b64  	%rd5925, %rd5924, %rd5903;
	add.s64 	%rd5926, %rd5915, %rd5925;
	add.s64 	%rd5927, %rd5926, %rd5921;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4443,%dummy}, %rd5916;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4444}, %rd5916;
	}
	shf.r.wrap.b32 	%r4445, %r4444, %r4443, 14;
	shf.r.wrap.b32 	%r4446, %r4443, %r4444, 14;
	mov.b64 	%rd5928, {%r4446, %r4445};
	shf.r.wrap.b32 	%r4447, %r4444, %r4443, 18;
	shf.r.wrap.b32 	%r4448, %r4443, %r4444, 18;
	mov.b64 	%rd5929, {%r4448, %r4447};
	xor.b64  	%rd5930, %rd5929, %rd5928;
	shf.l.wrap.b32 	%r4449, %r4443, %r4444, 23;
	shf.l.wrap.b32 	%r4450, %r4444, %r4443, 23;
	mov.b64 	%rd5931, {%r4450, %r4449};
	xor.b64  	%rd5932, %rd5930, %rd5931;
	xor.b64  	%rd5933, %rd5892, %rd5868;
	and.b64  	%rd5934, %rd5916, %rd5933;
	xor.b64  	%rd5935, %rd5934, %rd5868;
	add.s64 	%rd5936, %rd5844, %rd5797;
	add.s64 	%rd5937, %rd5936, %rd12804;
	add.s64 	%rd5938, %rd5937, %rd5935;
	add.s64 	%rd5939, %rd5938, %rd5932;
	add.s64 	%rd5940, %rd5939, %rd5855;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4451,%dummy}, %rd5927;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4452}, %rd5927;
	}
	shf.r.wrap.b32 	%r4453, %r4452, %r4451, 28;
	shf.r.wrap.b32 	%r4454, %r4451, %r4452, 28;
	mov.b64 	%rd5941, {%r4454, %r4453};
	shf.l.wrap.b32 	%r4455, %r4451, %r4452, 30;
	shf.l.wrap.b32 	%r4456, %r4452, %r4451, 30;
	mov.b64 	%rd5942, {%r4456, %r4455};
	xor.b64  	%rd5943, %rd5942, %rd5941;
	shf.l.wrap.b32 	%r4457, %r4451, %r4452, 25;
	shf.l.wrap.b32 	%r4458, %r4452, %r4451, 25;
	mov.b64 	%rd5944, {%r4458, %r4457};
	xor.b64  	%rd5945, %rd5943, %rd5944;
	xor.b64  	%rd5946, %rd5927, %rd5879;
	xor.b64  	%rd5947, %rd5927, %rd5903;
	and.b64  	%rd5948, %rd5947, %rd5946;
	xor.b64  	%rd5949, %rd5948, %rd5927;
	add.s64 	%rd5950, %rd5939, %rd5949;
	add.s64 	%rd5951, %rd5950, %rd5945;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4459,%dummy}, %rd5940;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4460}, %rd5940;
	}
	shf.r.wrap.b32 	%r4461, %r4460, %r4459, 14;
	shf.r.wrap.b32 	%r4462, %r4459, %r4460, 14;
	mov.b64 	%rd5952, {%r4462, %r4461};
	shf.r.wrap.b32 	%r4463, %r4460, %r4459, 18;
	shf.r.wrap.b32 	%r4464, %r4459, %r4460, 18;
	mov.b64 	%rd5953, {%r4464, %r4463};
	xor.b64  	%rd5954, %rd5953, %rd5952;
	shf.l.wrap.b32 	%r4465, %r4459, %r4460, 23;
	shf.l.wrap.b32 	%r4466, %r4460, %r4459, 23;
	mov.b64 	%rd5955, {%r4466, %r4465};
	xor.b64  	%rd5956, %rd5954, %rd5955;
	xor.b64  	%rd5957, %rd5916, %rd5892;
	and.b64  	%rd5958, %rd5940, %rd5957;
	xor.b64  	%rd5959, %rd5958, %rd5892;
	add.s64 	%rd5960, %rd5868, %rd5798;
	add.s64 	%rd5961, %rd5960, %rd12805;
	add.s64 	%rd5962, %rd5961, %rd5959;
	add.s64 	%rd5963, %rd5962, %rd5956;
	add.s64 	%rd5964, %rd5963, %rd5879;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4467,%dummy}, %rd5951;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4468}, %rd5951;
	}
	shf.r.wrap.b32 	%r4469, %r4468, %r4467, 28;
	shf.r.wrap.b32 	%r4470, %r4467, %r4468, 28;
	mov.b64 	%rd5965, {%r4470, %r4469};
	shf.l.wrap.b32 	%r4471, %r4467, %r4468, 30;
	shf.l.wrap.b32 	%r4472, %r4468, %r4467, 30;
	mov.b64 	%rd5966, {%r4472, %r4471};
	xor.b64  	%rd5967, %rd5966, %rd5965;
	shf.l.wrap.b32 	%r4473, %r4467, %r4468, 25;
	shf.l.wrap.b32 	%r4474, %r4468, %r4467, 25;
	mov.b64 	%rd5968, {%r4474, %r4473};
	xor.b64  	%rd5969, %rd5967, %rd5968;
	xor.b64  	%rd5970, %rd5951, %rd5903;
	xor.b64  	%rd5971, %rd5951, %rd5927;
	and.b64  	%rd5972, %rd5971, %rd5970;
	xor.b64  	%rd5973, %rd5972, %rd5951;
	add.s64 	%rd5974, %rd5963, %rd5973;
	add.s64 	%rd5975, %rd5974, %rd5969;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4475,%dummy}, %rd5964;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4476}, %rd5964;
	}
	shf.r.wrap.b32 	%r4477, %r4476, %r4475, 14;
	shf.r.wrap.b32 	%r4478, %r4475, %r4476, 14;
	mov.b64 	%rd5976, {%r4478, %r4477};
	shf.r.wrap.b32 	%r4479, %r4476, %r4475, 18;
	shf.r.wrap.b32 	%r4480, %r4475, %r4476, 18;
	mov.b64 	%rd5977, {%r4480, %r4479};
	xor.b64  	%rd5978, %rd5977, %rd5976;
	shf.l.wrap.b32 	%r4481, %r4475, %r4476, 23;
	shf.l.wrap.b32 	%r4482, %r4476, %r4475, 23;
	mov.b64 	%rd5979, {%r4482, %r4481};
	xor.b64  	%rd5980, %rd5978, %rd5979;
	xor.b64  	%rd5981, %rd5940, %rd5916;
	and.b64  	%rd5982, %rd5964, %rd5981;
	xor.b64  	%rd5983, %rd5982, %rd5916;
	add.s64 	%rd5984, %rd5892, %rd5799;
	add.s64 	%rd5985, %rd5984, %rd12806;
	add.s64 	%rd5986, %rd5985, %rd5983;
	add.s64 	%rd5987, %rd5986, %rd5980;
	add.s64 	%rd5988, %rd5987, %rd5903;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4483,%dummy}, %rd5975;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4484}, %rd5975;
	}
	shf.r.wrap.b32 	%r4485, %r4484, %r4483, 28;
	shf.r.wrap.b32 	%r4486, %r4483, %r4484, 28;
	mov.b64 	%rd5989, {%r4486, %r4485};
	shf.l.wrap.b32 	%r4487, %r4483, %r4484, 30;
	shf.l.wrap.b32 	%r4488, %r4484, %r4483, 30;
	mov.b64 	%rd5990, {%r4488, %r4487};
	xor.b64  	%rd5991, %rd5990, %rd5989;
	shf.l.wrap.b32 	%r4489, %r4483, %r4484, 25;
	shf.l.wrap.b32 	%r4490, %r4484, %r4483, 25;
	mov.b64 	%rd5992, {%r4490, %r4489};
	xor.b64  	%rd5993, %rd5991, %rd5992;
	xor.b64  	%rd5994, %rd5975, %rd5927;
	xor.b64  	%rd5995, %rd5975, %rd5951;
	and.b64  	%rd5996, %rd5995, %rd5994;
	xor.b64  	%rd5997, %rd5996, %rd5975;
	add.s64 	%rd5998, %rd5987, %rd5997;
	add.s64 	%rd5999, %rd5998, %rd5993;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4491,%dummy}, %rd5988;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4492}, %rd5988;
	}
	shf.r.wrap.b32 	%r4493, %r4492, %r4491, 14;
	shf.r.wrap.b32 	%r4494, %r4491, %r4492, 14;
	mov.b64 	%rd6000, {%r4494, %r4493};
	shf.r.wrap.b32 	%r4495, %r4492, %r4491, 18;
	shf.r.wrap.b32 	%r4496, %r4491, %r4492, 18;
	mov.b64 	%rd6001, {%r4496, %r4495};
	xor.b64  	%rd6002, %rd6001, %rd6000;
	shf.l.wrap.b32 	%r4497, %r4491, %r4492, 23;
	shf.l.wrap.b32 	%r4498, %r4492, %r4491, 23;
	mov.b64 	%rd6003, {%r4498, %r4497};
	xor.b64  	%rd6004, %rd6002, %rd6003;
	xor.b64  	%rd6005, %rd5964, %rd5940;
	and.b64  	%rd6006, %rd5988, %rd6005;
	xor.b64  	%rd6007, %rd6006, %rd5940;
	add.s64 	%rd6008, %rd5916, %rd5800;
	add.s64 	%rd6009, %rd6008, %rd12807;
	add.s64 	%rd6010, %rd6009, %rd6007;
	add.s64 	%rd6011, %rd6010, %rd6004;
	add.s64 	%rd6012, %rd6011, %rd5927;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4499,%dummy}, %rd5999;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4500}, %rd5999;
	}
	shf.r.wrap.b32 	%r4501, %r4500, %r4499, 28;
	shf.r.wrap.b32 	%r4502, %r4499, %r4500, 28;
	mov.b64 	%rd6013, {%r4502, %r4501};
	shf.l.wrap.b32 	%r4503, %r4499, %r4500, 30;
	shf.l.wrap.b32 	%r4504, %r4500, %r4499, 30;
	mov.b64 	%rd6014, {%r4504, %r4503};
	xor.b64  	%rd6015, %rd6014, %rd6013;
	shf.l.wrap.b32 	%r4505, %r4499, %r4500, 25;
	shf.l.wrap.b32 	%r4506, %r4500, %r4499, 25;
	mov.b64 	%rd6016, {%r4506, %r4505};
	xor.b64  	%rd6017, %rd6015, %rd6016;
	xor.b64  	%rd6018, %rd5999, %rd5951;
	xor.b64  	%rd6019, %rd5999, %rd5975;
	and.b64  	%rd6020, %rd6019, %rd6018;
	xor.b64  	%rd6021, %rd6020, %rd5999;
	add.s64 	%rd6022, %rd6011, %rd6021;
	add.s64 	%rd6023, %rd6022, %rd6017;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4507,%dummy}, %rd6012;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4508}, %rd6012;
	}
	shf.r.wrap.b32 	%r4509, %r4508, %r4507, 14;
	shf.r.wrap.b32 	%r4510, %r4507, %r4508, 14;
	mov.b64 	%rd6024, {%r4510, %r4509};
	shf.r.wrap.b32 	%r4511, %r4508, %r4507, 18;
	shf.r.wrap.b32 	%r4512, %r4507, %r4508, 18;
	mov.b64 	%rd6025, {%r4512, %r4511};
	xor.b64  	%rd6026, %rd6025, %rd6024;
	shf.l.wrap.b32 	%r4513, %r4507, %r4508, 23;
	shf.l.wrap.b32 	%r4514, %r4508, %r4507, 23;
	mov.b64 	%rd6027, {%r4514, %r4513};
	xor.b64  	%rd6028, %rd6026, %rd6027;
	xor.b64  	%rd6029, %rd5988, %rd5964;
	and.b64  	%rd6030, %rd6012, %rd6029;
	xor.b64  	%rd6031, %rd6030, %rd5964;
	add.s64 	%rd6032, %rd5940, %rd5801;
	add.s64 	%rd6033, %rd6032, %rd12808;
	add.s64 	%rd6034, %rd6033, %rd6031;
	add.s64 	%rd6035, %rd6034, %rd6028;
	add.s64 	%rd6036, %rd6035, %rd5951;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4515,%dummy}, %rd6023;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4516}, %rd6023;
	}
	shf.r.wrap.b32 	%r4517, %r4516, %r4515, 28;
	shf.r.wrap.b32 	%r4518, %r4515, %r4516, 28;
	mov.b64 	%rd6037, {%r4518, %r4517};
	shf.l.wrap.b32 	%r4519, %r4515, %r4516, 30;
	shf.l.wrap.b32 	%r4520, %r4516, %r4515, 30;
	mov.b64 	%rd6038, {%r4520, %r4519};
	xor.b64  	%rd6039, %rd6038, %rd6037;
	shf.l.wrap.b32 	%r4521, %r4515, %r4516, 25;
	shf.l.wrap.b32 	%r4522, %r4516, %r4515, 25;
	mov.b64 	%rd6040, {%r4522, %r4521};
	xor.b64  	%rd6041, %rd6039, %rd6040;
	xor.b64  	%rd6042, %rd6023, %rd5975;
	xor.b64  	%rd6043, %rd6023, %rd5999;
	and.b64  	%rd6044, %rd6043, %rd6042;
	xor.b64  	%rd6045, %rd6044, %rd6023;
	add.s64 	%rd6046, %rd6035, %rd6045;
	add.s64 	%rd6047, %rd6046, %rd6041;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4523,%dummy}, %rd6036;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4524}, %rd6036;
	}
	shf.r.wrap.b32 	%r4525, %r4524, %r4523, 14;
	shf.r.wrap.b32 	%r4526, %r4523, %r4524, 14;
	mov.b64 	%rd6048, {%r4526, %r4525};
	shf.r.wrap.b32 	%r4527, %r4524, %r4523, 18;
	shf.r.wrap.b32 	%r4528, %r4523, %r4524, 18;
	mov.b64 	%rd6049, {%r4528, %r4527};
	xor.b64  	%rd6050, %rd6049, %rd6048;
	shf.l.wrap.b32 	%r4529, %r4523, %r4524, 23;
	shf.l.wrap.b32 	%r4530, %r4524, %r4523, 23;
	mov.b64 	%rd6051, {%r4530, %r4529};
	xor.b64  	%rd6052, %rd6050, %rd6051;
	xor.b64  	%rd6053, %rd6012, %rd5988;
	and.b64  	%rd6054, %rd6036, %rd6053;
	xor.b64  	%rd6055, %rd6054, %rd5988;
	add.s64 	%rd6056, %rd5964, %rd5802;
	add.s64 	%rd6057, %rd6056, %rd12809;
	add.s64 	%rd6058, %rd6057, %rd6055;
	add.s64 	%rd6059, %rd6058, %rd6052;
	add.s64 	%rd6060, %rd6059, %rd5975;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4531,%dummy}, %rd6047;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4532}, %rd6047;
	}
	shf.r.wrap.b32 	%r4533, %r4532, %r4531, 28;
	shf.r.wrap.b32 	%r4534, %r4531, %r4532, 28;
	mov.b64 	%rd6061, {%r4534, %r4533};
	shf.l.wrap.b32 	%r4535, %r4531, %r4532, 30;
	shf.l.wrap.b32 	%r4536, %r4532, %r4531, 30;
	mov.b64 	%rd6062, {%r4536, %r4535};
	xor.b64  	%rd6063, %rd6062, %rd6061;
	shf.l.wrap.b32 	%r4537, %r4531, %r4532, 25;
	shf.l.wrap.b32 	%r4538, %r4532, %r4531, 25;
	mov.b64 	%rd6064, {%r4538, %r4537};
	xor.b64  	%rd6065, %rd6063, %rd6064;
	xor.b64  	%rd6066, %rd6047, %rd5999;
	xor.b64  	%rd6067, %rd6047, %rd6023;
	and.b64  	%rd6068, %rd6067, %rd6066;
	xor.b64  	%rd6069, %rd6068, %rd6047;
	add.s64 	%rd6070, %rd6059, %rd6069;
	add.s64 	%rd6071, %rd6070, %rd6065;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4539,%dummy}, %rd6060;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4540}, %rd6060;
	}
	shf.r.wrap.b32 	%r4541, %r4540, %r4539, 14;
	shf.r.wrap.b32 	%r4542, %r4539, %r4540, 14;
	mov.b64 	%rd6072, {%r4542, %r4541};
	shf.r.wrap.b32 	%r4543, %r4540, %r4539, 18;
	shf.r.wrap.b32 	%r4544, %r4539, %r4540, 18;
	mov.b64 	%rd6073, {%r4544, %r4543};
	xor.b64  	%rd6074, %rd6073, %rd6072;
	shf.l.wrap.b32 	%r4545, %r4539, %r4540, 23;
	shf.l.wrap.b32 	%r4546, %r4540, %r4539, 23;
	mov.b64 	%rd6075, {%r4546, %r4545};
	xor.b64  	%rd6076, %rd6074, %rd6075;
	xor.b64  	%rd6077, %rd6036, %rd6012;
	and.b64  	%rd6078, %rd6060, %rd6077;
	xor.b64  	%rd6079, %rd6078, %rd6012;
	add.s64 	%rd6080, %rd5988, %rd5803;
	add.s64 	%rd6081, %rd6080, %rd12810;
	add.s64 	%rd6082, %rd6081, %rd6079;
	add.s64 	%rd6083, %rd6082, %rd6076;
	add.s64 	%rd6084, %rd6083, %rd5999;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4547,%dummy}, %rd6071;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4548}, %rd6071;
	}
	shf.r.wrap.b32 	%r4549, %r4548, %r4547, 28;
	shf.r.wrap.b32 	%r4550, %r4547, %r4548, 28;
	mov.b64 	%rd6085, {%r4550, %r4549};
	shf.l.wrap.b32 	%r4551, %r4547, %r4548, 30;
	shf.l.wrap.b32 	%r4552, %r4548, %r4547, 30;
	mov.b64 	%rd6086, {%r4552, %r4551};
	xor.b64  	%rd6087, %rd6086, %rd6085;
	shf.l.wrap.b32 	%r4553, %r4547, %r4548, 25;
	shf.l.wrap.b32 	%r4554, %r4548, %r4547, 25;
	mov.b64 	%rd6088, {%r4554, %r4553};
	xor.b64  	%rd6089, %rd6087, %rd6088;
	xor.b64  	%rd6090, %rd6071, %rd6023;
	xor.b64  	%rd6091, %rd6071, %rd6047;
	and.b64  	%rd6092, %rd6091, %rd6090;
	xor.b64  	%rd6093, %rd6092, %rd6071;
	add.s64 	%rd6094, %rd6083, %rd6093;
	add.s64 	%rd6095, %rd6094, %rd6089;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4555,%dummy}, %rd6084;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4556}, %rd6084;
	}
	shf.r.wrap.b32 	%r4557, %r4556, %r4555, 14;
	shf.r.wrap.b32 	%r4558, %r4555, %r4556, 14;
	mov.b64 	%rd6096, {%r4558, %r4557};
	shf.r.wrap.b32 	%r4559, %r4556, %r4555, 18;
	shf.r.wrap.b32 	%r4560, %r4555, %r4556, 18;
	mov.b64 	%rd6097, {%r4560, %r4559};
	xor.b64  	%rd6098, %rd6097, %rd6096;
	shf.l.wrap.b32 	%r4561, %r4555, %r4556, 23;
	shf.l.wrap.b32 	%r4562, %r4556, %r4555, 23;
	mov.b64 	%rd6099, {%r4562, %r4561};
	xor.b64  	%rd6100, %rd6098, %rd6099;
	xor.b64  	%rd6101, %rd6060, %rd6036;
	and.b64  	%rd6102, %rd6084, %rd6101;
	xor.b64  	%rd6103, %rd6102, %rd6036;
	add.s64 	%rd6104, %rd6012, %rd5804;
	add.s64 	%rd6105, %rd6104, %rd12811;
	add.s64 	%rd6106, %rd6105, %rd6103;
	add.s64 	%rd6107, %rd6106, %rd6100;
	add.s64 	%rd6108, %rd6107, %rd6023;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4563,%dummy}, %rd6095;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4564}, %rd6095;
	}
	shf.r.wrap.b32 	%r4565, %r4564, %r4563, 28;
	shf.r.wrap.b32 	%r4566, %r4563, %r4564, 28;
	mov.b64 	%rd6109, {%r4566, %r4565};
	shf.l.wrap.b32 	%r4567, %r4563, %r4564, 30;
	shf.l.wrap.b32 	%r4568, %r4564, %r4563, 30;
	mov.b64 	%rd6110, {%r4568, %r4567};
	xor.b64  	%rd6111, %rd6110, %rd6109;
	shf.l.wrap.b32 	%r4569, %r4563, %r4564, 25;
	shf.l.wrap.b32 	%r4570, %r4564, %r4563, 25;
	mov.b64 	%rd6112, {%r4570, %r4569};
	xor.b64  	%rd6113, %rd6111, %rd6112;
	xor.b64  	%rd6114, %rd6095, %rd6047;
	xor.b64  	%rd6115, %rd6095, %rd6071;
	and.b64  	%rd6116, %rd6115, %rd6114;
	xor.b64  	%rd6117, %rd6116, %rd6095;
	add.s64 	%rd6118, %rd6107, %rd6117;
	add.s64 	%rd6119, %rd6118, %rd6113;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4571,%dummy}, %rd6108;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4572}, %rd6108;
	}
	shf.r.wrap.b32 	%r4573, %r4572, %r4571, 14;
	shf.r.wrap.b32 	%r4574, %r4571, %r4572, 14;
	mov.b64 	%rd6120, {%r4574, %r4573};
	shf.r.wrap.b32 	%r4575, %r4572, %r4571, 18;
	shf.r.wrap.b32 	%r4576, %r4571, %r4572, 18;
	mov.b64 	%rd6121, {%r4576, %r4575};
	xor.b64  	%rd6122, %rd6121, %rd6120;
	shf.l.wrap.b32 	%r4577, %r4571, %r4572, 23;
	shf.l.wrap.b32 	%r4578, %r4572, %r4571, 23;
	mov.b64 	%rd6123, {%r4578, %r4577};
	xor.b64  	%rd6124, %rd6122, %rd6123;
	xor.b64  	%rd6125, %rd6084, %rd6060;
	and.b64  	%rd6126, %rd6108, %rd6125;
	xor.b64  	%rd6127, %rd6126, %rd6060;
	add.s64 	%rd6128, %rd6036, %rd5805;
	add.s64 	%rd6129, %rd6128, %rd12812;
	add.s64 	%rd6130, %rd6129, %rd6127;
	add.s64 	%rd6131, %rd6130, %rd6124;
	add.s64 	%rd6132, %rd6131, %rd6047;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4579,%dummy}, %rd6119;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4580}, %rd6119;
	}
	shf.r.wrap.b32 	%r4581, %r4580, %r4579, 28;
	shf.r.wrap.b32 	%r4582, %r4579, %r4580, 28;
	mov.b64 	%rd6133, {%r4582, %r4581};
	shf.l.wrap.b32 	%r4583, %r4579, %r4580, 30;
	shf.l.wrap.b32 	%r4584, %r4580, %r4579, 30;
	mov.b64 	%rd6134, {%r4584, %r4583};
	xor.b64  	%rd6135, %rd6134, %rd6133;
	shf.l.wrap.b32 	%r4585, %r4579, %r4580, 25;
	shf.l.wrap.b32 	%r4586, %r4580, %r4579, 25;
	mov.b64 	%rd6136, {%r4586, %r4585};
	xor.b64  	%rd6137, %rd6135, %rd6136;
	xor.b64  	%rd6138, %rd6119, %rd6071;
	xor.b64  	%rd6139, %rd6119, %rd6095;
	and.b64  	%rd6140, %rd6139, %rd6138;
	xor.b64  	%rd6141, %rd6140, %rd6119;
	add.s64 	%rd6142, %rd6131, %rd6141;
	add.s64 	%rd6143, %rd6142, %rd6137;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4587,%dummy}, %rd6132;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4588}, %rd6132;
	}
	shf.r.wrap.b32 	%r4589, %r4588, %r4587, 14;
	shf.r.wrap.b32 	%r4590, %r4587, %r4588, 14;
	mov.b64 	%rd6144, {%r4590, %r4589};
	shf.r.wrap.b32 	%r4591, %r4588, %r4587, 18;
	shf.r.wrap.b32 	%r4592, %r4587, %r4588, 18;
	mov.b64 	%rd6145, {%r4592, %r4591};
	xor.b64  	%rd6146, %rd6145, %rd6144;
	shf.l.wrap.b32 	%r4593, %r4587, %r4588, 23;
	shf.l.wrap.b32 	%r4594, %r4588, %r4587, 23;
	mov.b64 	%rd6147, {%r4594, %r4593};
	xor.b64  	%rd6148, %rd6146, %rd6147;
	xor.b64  	%rd6149, %rd6108, %rd6084;
	and.b64  	%rd6150, %rd6132, %rd6149;
	xor.b64  	%rd6151, %rd6150, %rd6084;
	add.s64 	%rd6152, %rd6060, %rd5806;
	add.s64 	%rd6153, %rd6152, %rd12813;
	add.s64 	%rd6154, %rd6153, %rd6151;
	add.s64 	%rd6155, %rd6154, %rd6148;
	add.s64 	%rd6156, %rd6155, %rd6071;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4595,%dummy}, %rd6143;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4596}, %rd6143;
	}
	shf.r.wrap.b32 	%r4597, %r4596, %r4595, 28;
	shf.r.wrap.b32 	%r4598, %r4595, %r4596, 28;
	mov.b64 	%rd6157, {%r4598, %r4597};
	shf.l.wrap.b32 	%r4599, %r4595, %r4596, 30;
	shf.l.wrap.b32 	%r4600, %r4596, %r4595, 30;
	mov.b64 	%rd6158, {%r4600, %r4599};
	xor.b64  	%rd6159, %rd6158, %rd6157;
	shf.l.wrap.b32 	%r4601, %r4595, %r4596, 25;
	shf.l.wrap.b32 	%r4602, %r4596, %r4595, 25;
	mov.b64 	%rd6160, {%r4602, %r4601};
	xor.b64  	%rd6161, %rd6159, %rd6160;
	xor.b64  	%rd6162, %rd6143, %rd6095;
	xor.b64  	%rd6163, %rd6143, %rd6119;
	and.b64  	%rd6164, %rd6163, %rd6162;
	xor.b64  	%rd6165, %rd6164, %rd6143;
	add.s64 	%rd6166, %rd6155, %rd6165;
	add.s64 	%rd6167, %rd6166, %rd6161;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4603,%dummy}, %rd6156;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4604}, %rd6156;
	}
	shf.r.wrap.b32 	%r4605, %r4604, %r4603, 14;
	shf.r.wrap.b32 	%r4606, %r4603, %r4604, 14;
	mov.b64 	%rd6168, {%r4606, %r4605};
	shf.r.wrap.b32 	%r4607, %r4604, %r4603, 18;
	shf.r.wrap.b32 	%r4608, %r4603, %r4604, 18;
	mov.b64 	%rd6169, {%r4608, %r4607};
	xor.b64  	%rd6170, %rd6169, %rd6168;
	shf.l.wrap.b32 	%r4609, %r4603, %r4604, 23;
	shf.l.wrap.b32 	%r4610, %r4604, %r4603, 23;
	mov.b64 	%rd6171, {%r4610, %r4609};
	xor.b64  	%rd6172, %rd6170, %rd6171;
	xor.b64  	%rd6173, %rd6132, %rd6108;
	and.b64  	%rd6174, %rd6156, %rd6173;
	xor.b64  	%rd6175, %rd6174, %rd6108;
	add.s64 	%rd6176, %rd6084, %rd5807;
	add.s64 	%rd6177, %rd6176, %rd12814;
	add.s64 	%rd6178, %rd6177, %rd6175;
	add.s64 	%rd6179, %rd6178, %rd6172;
	add.s64 	%rd6180, %rd6179, %rd6095;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4611,%dummy}, %rd6167;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4612}, %rd6167;
	}
	shf.r.wrap.b32 	%r4613, %r4612, %r4611, 28;
	shf.r.wrap.b32 	%r4614, %r4611, %r4612, 28;
	mov.b64 	%rd6181, {%r4614, %r4613};
	shf.l.wrap.b32 	%r4615, %r4611, %r4612, 30;
	shf.l.wrap.b32 	%r4616, %r4612, %r4611, 30;
	mov.b64 	%rd6182, {%r4616, %r4615};
	xor.b64  	%rd6183, %rd6182, %rd6181;
	shf.l.wrap.b32 	%r4617, %r4611, %r4612, 25;
	shf.l.wrap.b32 	%r4618, %r4612, %r4611, 25;
	mov.b64 	%rd6184, {%r4618, %r4617};
	xor.b64  	%rd6185, %rd6183, %rd6184;
	xor.b64  	%rd6186, %rd6167, %rd6119;
	xor.b64  	%rd6187, %rd6167, %rd6143;
	and.b64  	%rd6188, %rd6187, %rd6186;
	xor.b64  	%rd6189, %rd6188, %rd6167;
	add.s64 	%rd6190, %rd6179, %rd6189;
	add.s64 	%rd6191, %rd6190, %rd6185;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4619,%dummy}, %rd5806;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4620}, %rd5806;
	}
	shf.r.wrap.b32 	%r4621, %r4620, %r4619, 19;
	shf.r.wrap.b32 	%r4622, %r4619, %r4620, 19;
	mov.b64 	%rd6192, {%r4622, %r4621};
	shf.l.wrap.b32 	%r4623, %r4619, %r4620, 3;
	shf.l.wrap.b32 	%r4624, %r4620, %r4619, 3;
	mov.b64 	%rd6193, {%r4624, %r4623};
	shr.u64 	%rd6194, %rd5806, 6;
	xor.b64  	%rd6195, %rd6192, %rd6194;
	xor.b64  	%rd6196, %rd6195, %rd6193;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4625,%dummy}, %rd5793;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4626}, %rd5793;
	}
	shf.r.wrap.b32 	%r4627, %r4626, %r4625, 1;
	shf.r.wrap.b32 	%r4628, %r4625, %r4626, 1;
	mov.b64 	%rd6197, {%r4628, %r4627};
	shf.r.wrap.b32 	%r4629, %r4626, %r4625, 8;
	shf.r.wrap.b32 	%r4630, %r4625, %r4626, 8;
	mov.b64 	%rd6198, {%r4630, %r4629};
	shr.u64 	%rd6199, %rd5793, 7;
	xor.b64  	%rd6200, %rd6197, %rd6199;
	xor.b64  	%rd6201, %rd6200, %rd6198;
	add.s64 	%rd6202, %rd5801, %rd5792;
	add.s64 	%rd6203, %rd6202, %rd6196;
	add.s64 	%rd6204, %rd6203, %rd6201;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4631,%dummy}, %rd5807;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4632}, %rd5807;
	}
	shf.r.wrap.b32 	%r4633, %r4632, %r4631, 19;
	shf.r.wrap.b32 	%r4634, %r4631, %r4632, 19;
	mov.b64 	%rd6205, {%r4634, %r4633};
	shf.l.wrap.b32 	%r4635, %r4631, %r4632, 3;
	shf.l.wrap.b32 	%r4636, %r4632, %r4631, 3;
	mov.b64 	%rd6206, {%r4636, %r4635};
	shr.u64 	%rd6207, %rd5807, 6;
	xor.b64  	%rd6208, %rd6205, %rd6207;
	xor.b64  	%rd6209, %rd6208, %rd6206;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4637,%dummy}, %rd5794;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4638}, %rd5794;
	}
	shf.r.wrap.b32 	%r4639, %r4638, %r4637, 1;
	shf.r.wrap.b32 	%r4640, %r4637, %r4638, 1;
	mov.b64 	%rd6210, {%r4640, %r4639};
	shf.r.wrap.b32 	%r4641, %r4638, %r4637, 8;
	shf.r.wrap.b32 	%r4642, %r4637, %r4638, 8;
	mov.b64 	%rd6211, {%r4642, %r4641};
	shr.u64 	%rd6212, %rd5794, 7;
	xor.b64  	%rd6213, %rd6210, %rd6212;
	xor.b64  	%rd6214, %rd6213, %rd6211;
	add.s64 	%rd6215, %rd5802, %rd5793;
	add.s64 	%rd6216, %rd6215, %rd6209;
	add.s64 	%rd6217, %rd6216, %rd6214;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4643,%dummy}, %rd6204;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4644}, %rd6204;
	}
	shf.r.wrap.b32 	%r4645, %r4644, %r4643, 19;
	shf.r.wrap.b32 	%r4646, %r4643, %r4644, 19;
	mov.b64 	%rd6218, {%r4646, %r4645};
	shf.l.wrap.b32 	%r4647, %r4643, %r4644, 3;
	shf.l.wrap.b32 	%r4648, %r4644, %r4643, 3;
	mov.b64 	%rd6219, {%r4648, %r4647};
	shr.u64 	%rd6220, %rd6204, 6;
	xor.b64  	%rd6221, %rd6218, %rd6220;
	xor.b64  	%rd6222, %rd6221, %rd6219;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4649,%dummy}, %rd5795;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4650}, %rd5795;
	}
	shf.r.wrap.b32 	%r4651, %r4650, %r4649, 1;
	shf.r.wrap.b32 	%r4652, %r4649, %r4650, 1;
	mov.b64 	%rd6223, {%r4652, %r4651};
	shf.r.wrap.b32 	%r4653, %r4650, %r4649, 8;
	shf.r.wrap.b32 	%r4654, %r4649, %r4650, 8;
	mov.b64 	%rd6224, {%r4654, %r4653};
	shr.u64 	%rd6225, %rd5795, 7;
	xor.b64  	%rd6226, %rd6223, %rd6225;
	xor.b64  	%rd6227, %rd6226, %rd6224;
	add.s64 	%rd6228, %rd5803, %rd5794;
	add.s64 	%rd6229, %rd6228, %rd6222;
	add.s64 	%rd6230, %rd6229, %rd6227;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4655,%dummy}, %rd6217;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4656}, %rd6217;
	}
	shf.r.wrap.b32 	%r4657, %r4656, %r4655, 19;
	shf.r.wrap.b32 	%r4658, %r4655, %r4656, 19;
	mov.b64 	%rd6231, {%r4658, %r4657};
	shf.l.wrap.b32 	%r4659, %r4655, %r4656, 3;
	shf.l.wrap.b32 	%r4660, %r4656, %r4655, 3;
	mov.b64 	%rd6232, {%r4660, %r4659};
	shr.u64 	%rd6233, %rd6217, 6;
	xor.b64  	%rd6234, %rd6231, %rd6233;
	xor.b64  	%rd6235, %rd6234, %rd6232;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4661,%dummy}, %rd5796;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4662}, %rd5796;
	}
	shf.r.wrap.b32 	%r4663, %r4662, %r4661, 1;
	shf.r.wrap.b32 	%r4664, %r4661, %r4662, 1;
	mov.b64 	%rd6236, {%r4664, %r4663};
	shf.r.wrap.b32 	%r4665, %r4662, %r4661, 8;
	shf.r.wrap.b32 	%r4666, %r4661, %r4662, 8;
	mov.b64 	%rd6237, {%r4666, %r4665};
	shr.u64 	%rd6238, %rd5796, 7;
	xor.b64  	%rd6239, %rd6236, %rd6238;
	xor.b64  	%rd6240, %rd6239, %rd6237;
	add.s64 	%rd6241, %rd5804, %rd5795;
	add.s64 	%rd6242, %rd6241, %rd6235;
	add.s64 	%rd6243, %rd6242, %rd6240;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4667,%dummy}, %rd6230;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4668}, %rd6230;
	}
	shf.r.wrap.b32 	%r4669, %r4668, %r4667, 19;
	shf.r.wrap.b32 	%r4670, %r4667, %r4668, 19;
	mov.b64 	%rd6244, {%r4670, %r4669};
	shf.l.wrap.b32 	%r4671, %r4667, %r4668, 3;
	shf.l.wrap.b32 	%r4672, %r4668, %r4667, 3;
	mov.b64 	%rd6245, {%r4672, %r4671};
	shr.u64 	%rd6246, %rd6230, 6;
	xor.b64  	%rd6247, %rd6244, %rd6246;
	xor.b64  	%rd6248, %rd6247, %rd6245;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4673,%dummy}, %rd5797;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4674}, %rd5797;
	}
	shf.r.wrap.b32 	%r4675, %r4674, %r4673, 1;
	shf.r.wrap.b32 	%r4676, %r4673, %r4674, 1;
	mov.b64 	%rd6249, {%r4676, %r4675};
	shf.r.wrap.b32 	%r4677, %r4674, %r4673, 8;
	shf.r.wrap.b32 	%r4678, %r4673, %r4674, 8;
	mov.b64 	%rd6250, {%r4678, %r4677};
	shr.u64 	%rd6251, %rd5797, 7;
	xor.b64  	%rd6252, %rd6249, %rd6251;
	xor.b64  	%rd6253, %rd6252, %rd6250;
	add.s64 	%rd6254, %rd5805, %rd5796;
	add.s64 	%rd6255, %rd6254, %rd6248;
	add.s64 	%rd6256, %rd6255, %rd6253;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4679,%dummy}, %rd6243;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4680}, %rd6243;
	}
	shf.r.wrap.b32 	%r4681, %r4680, %r4679, 19;
	shf.r.wrap.b32 	%r4682, %r4679, %r4680, 19;
	mov.b64 	%rd6257, {%r4682, %r4681};
	shf.l.wrap.b32 	%r4683, %r4679, %r4680, 3;
	shf.l.wrap.b32 	%r4684, %r4680, %r4679, 3;
	mov.b64 	%rd6258, {%r4684, %r4683};
	shr.u64 	%rd6259, %rd6243, 6;
	xor.b64  	%rd6260, %rd6257, %rd6259;
	xor.b64  	%rd6261, %rd6260, %rd6258;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4685,%dummy}, %rd5798;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4686}, %rd5798;
	}
	shf.r.wrap.b32 	%r4687, %r4686, %r4685, 1;
	shf.r.wrap.b32 	%r4688, %r4685, %r4686, 1;
	mov.b64 	%rd6262, {%r4688, %r4687};
	shf.r.wrap.b32 	%r4689, %r4686, %r4685, 8;
	shf.r.wrap.b32 	%r4690, %r4685, %r4686, 8;
	mov.b64 	%rd6263, {%r4690, %r4689};
	shr.u64 	%rd6264, %rd5798, 7;
	xor.b64  	%rd6265, %rd6262, %rd6264;
	xor.b64  	%rd6266, %rd6265, %rd6263;
	add.s64 	%rd6267, %rd5806, %rd5797;
	add.s64 	%rd6268, %rd6267, %rd6261;
	add.s64 	%rd6269, %rd6268, %rd6266;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4691,%dummy}, %rd6256;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4692}, %rd6256;
	}
	shf.r.wrap.b32 	%r4693, %r4692, %r4691, 19;
	shf.r.wrap.b32 	%r4694, %r4691, %r4692, 19;
	mov.b64 	%rd6270, {%r4694, %r4693};
	shf.l.wrap.b32 	%r4695, %r4691, %r4692, 3;
	shf.l.wrap.b32 	%r4696, %r4692, %r4691, 3;
	mov.b64 	%rd6271, {%r4696, %r4695};
	shr.u64 	%rd6272, %rd6256, 6;
	xor.b64  	%rd6273, %rd6270, %rd6272;
	xor.b64  	%rd6274, %rd6273, %rd6271;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4697,%dummy}, %rd5799;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4698}, %rd5799;
	}
	shf.r.wrap.b32 	%r4699, %r4698, %r4697, 1;
	shf.r.wrap.b32 	%r4700, %r4697, %r4698, 1;
	mov.b64 	%rd6275, {%r4700, %r4699};
	shf.r.wrap.b32 	%r4701, %r4698, %r4697, 8;
	shf.r.wrap.b32 	%r4702, %r4697, %r4698, 8;
	mov.b64 	%rd6276, {%r4702, %r4701};
	shr.u64 	%rd6277, %rd5799, 7;
	xor.b64  	%rd6278, %rd6275, %rd6277;
	xor.b64  	%rd6279, %rd6278, %rd6276;
	add.s64 	%rd6280, %rd5807, %rd5798;
	add.s64 	%rd6281, %rd6280, %rd6274;
	add.s64 	%rd6282, %rd6281, %rd6279;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4703,%dummy}, %rd6269;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4704}, %rd6269;
	}
	shf.r.wrap.b32 	%r4705, %r4704, %r4703, 19;
	shf.r.wrap.b32 	%r4706, %r4703, %r4704, 19;
	mov.b64 	%rd6283, {%r4706, %r4705};
	shf.l.wrap.b32 	%r4707, %r4703, %r4704, 3;
	shf.l.wrap.b32 	%r4708, %r4704, %r4703, 3;
	mov.b64 	%rd6284, {%r4708, %r4707};
	shr.u64 	%rd6285, %rd6269, 6;
	xor.b64  	%rd6286, %rd6283, %rd6285;
	xor.b64  	%rd6287, %rd6286, %rd6284;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4709,%dummy}, %rd5800;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4710}, %rd5800;
	}
	shf.r.wrap.b32 	%r4711, %r4710, %r4709, 1;
	shf.r.wrap.b32 	%r4712, %r4709, %r4710, 1;
	mov.b64 	%rd6288, {%r4712, %r4711};
	shf.r.wrap.b32 	%r4713, %r4710, %r4709, 8;
	shf.r.wrap.b32 	%r4714, %r4709, %r4710, 8;
	mov.b64 	%rd6289, {%r4714, %r4713};
	shr.u64 	%rd6290, %rd5800, 7;
	xor.b64  	%rd6291, %rd6288, %rd6290;
	xor.b64  	%rd6292, %rd6291, %rd6289;
	add.s64 	%rd6293, %rd6204, %rd5799;
	add.s64 	%rd6294, %rd6293, %rd6287;
	add.s64 	%rd6295, %rd6294, %rd6292;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4715,%dummy}, %rd6282;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4716}, %rd6282;
	}
	shf.r.wrap.b32 	%r4717, %r4716, %r4715, 19;
	shf.r.wrap.b32 	%r4718, %r4715, %r4716, 19;
	mov.b64 	%rd6296, {%r4718, %r4717};
	shf.l.wrap.b32 	%r4719, %r4715, %r4716, 3;
	shf.l.wrap.b32 	%r4720, %r4716, %r4715, 3;
	mov.b64 	%rd6297, {%r4720, %r4719};
	shr.u64 	%rd6298, %rd6282, 6;
	xor.b64  	%rd6299, %rd6296, %rd6298;
	xor.b64  	%rd6300, %rd6299, %rd6297;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4721,%dummy}, %rd5801;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4722}, %rd5801;
	}
	shf.r.wrap.b32 	%r4723, %r4722, %r4721, 1;
	shf.r.wrap.b32 	%r4724, %r4721, %r4722, 1;
	mov.b64 	%rd6301, {%r4724, %r4723};
	shf.r.wrap.b32 	%r4725, %r4722, %r4721, 8;
	shf.r.wrap.b32 	%r4726, %r4721, %r4722, 8;
	mov.b64 	%rd6302, {%r4726, %r4725};
	shr.u64 	%rd6303, %rd5801, 7;
	xor.b64  	%rd6304, %rd6301, %rd6303;
	xor.b64  	%rd6305, %rd6304, %rd6302;
	add.s64 	%rd6306, %rd6217, %rd5800;
	add.s64 	%rd6307, %rd6306, %rd6300;
	add.s64 	%rd6308, %rd6307, %rd6305;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4727,%dummy}, %rd6295;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4728}, %rd6295;
	}
	shf.r.wrap.b32 	%r4729, %r4728, %r4727, 19;
	shf.r.wrap.b32 	%r4730, %r4727, %r4728, 19;
	mov.b64 	%rd6309, {%r4730, %r4729};
	shf.l.wrap.b32 	%r4731, %r4727, %r4728, 3;
	shf.l.wrap.b32 	%r4732, %r4728, %r4727, 3;
	mov.b64 	%rd6310, {%r4732, %r4731};
	shr.u64 	%rd6311, %rd6295, 6;
	xor.b64  	%rd6312, %rd6309, %rd6311;
	xor.b64  	%rd6313, %rd6312, %rd6310;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4733,%dummy}, %rd5802;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4734}, %rd5802;
	}
	shf.r.wrap.b32 	%r4735, %r4734, %r4733, 1;
	shf.r.wrap.b32 	%r4736, %r4733, %r4734, 1;
	mov.b64 	%rd6314, {%r4736, %r4735};
	shf.r.wrap.b32 	%r4737, %r4734, %r4733, 8;
	shf.r.wrap.b32 	%r4738, %r4733, %r4734, 8;
	mov.b64 	%rd6315, {%r4738, %r4737};
	shr.u64 	%rd6316, %rd5802, 7;
	xor.b64  	%rd6317, %rd6314, %rd6316;
	xor.b64  	%rd6318, %rd6317, %rd6315;
	add.s64 	%rd6319, %rd6230, %rd5801;
	add.s64 	%rd6320, %rd6319, %rd6313;
	add.s64 	%rd6321, %rd6320, %rd6318;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4739,%dummy}, %rd6308;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4740}, %rd6308;
	}
	shf.r.wrap.b32 	%r4741, %r4740, %r4739, 19;
	shf.r.wrap.b32 	%r4742, %r4739, %r4740, 19;
	mov.b64 	%rd6322, {%r4742, %r4741};
	shf.l.wrap.b32 	%r4743, %r4739, %r4740, 3;
	shf.l.wrap.b32 	%r4744, %r4740, %r4739, 3;
	mov.b64 	%rd6323, {%r4744, %r4743};
	shr.u64 	%rd6324, %rd6308, 6;
	xor.b64  	%rd6325, %rd6322, %rd6324;
	xor.b64  	%rd6326, %rd6325, %rd6323;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4745,%dummy}, %rd5803;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4746}, %rd5803;
	}
	shf.r.wrap.b32 	%r4747, %r4746, %r4745, 1;
	shf.r.wrap.b32 	%r4748, %r4745, %r4746, 1;
	mov.b64 	%rd6327, {%r4748, %r4747};
	shf.r.wrap.b32 	%r4749, %r4746, %r4745, 8;
	shf.r.wrap.b32 	%r4750, %r4745, %r4746, 8;
	mov.b64 	%rd6328, {%r4750, %r4749};
	shr.u64 	%rd6329, %rd5803, 7;
	xor.b64  	%rd6330, %rd6327, %rd6329;
	xor.b64  	%rd6331, %rd6330, %rd6328;
	add.s64 	%rd6332, %rd6243, %rd5802;
	add.s64 	%rd6333, %rd6332, %rd6326;
	add.s64 	%rd6334, %rd6333, %rd6331;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4751,%dummy}, %rd6321;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4752}, %rd6321;
	}
	shf.r.wrap.b32 	%r4753, %r4752, %r4751, 19;
	shf.r.wrap.b32 	%r4754, %r4751, %r4752, 19;
	mov.b64 	%rd6335, {%r4754, %r4753};
	shf.l.wrap.b32 	%r4755, %r4751, %r4752, 3;
	shf.l.wrap.b32 	%r4756, %r4752, %r4751, 3;
	mov.b64 	%rd6336, {%r4756, %r4755};
	shr.u64 	%rd6337, %rd6321, 6;
	xor.b64  	%rd6338, %rd6335, %rd6337;
	xor.b64  	%rd6339, %rd6338, %rd6336;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4757,%dummy}, %rd5804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4758}, %rd5804;
	}
	shf.r.wrap.b32 	%r4759, %r4758, %r4757, 1;
	shf.r.wrap.b32 	%r4760, %r4757, %r4758, 1;
	mov.b64 	%rd6340, {%r4760, %r4759};
	shf.r.wrap.b32 	%r4761, %r4758, %r4757, 8;
	shf.r.wrap.b32 	%r4762, %r4757, %r4758, 8;
	mov.b64 	%rd6341, {%r4762, %r4761};
	shr.u64 	%rd6342, %rd5804, 7;
	xor.b64  	%rd6343, %rd6340, %rd6342;
	xor.b64  	%rd6344, %rd6343, %rd6341;
	add.s64 	%rd6345, %rd6256, %rd5803;
	add.s64 	%rd6346, %rd6345, %rd6339;
	add.s64 	%rd6347, %rd6346, %rd6344;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4763,%dummy}, %rd6334;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4764}, %rd6334;
	}
	shf.r.wrap.b32 	%r4765, %r4764, %r4763, 19;
	shf.r.wrap.b32 	%r4766, %r4763, %r4764, 19;
	mov.b64 	%rd6348, {%r4766, %r4765};
	shf.l.wrap.b32 	%r4767, %r4763, %r4764, 3;
	shf.l.wrap.b32 	%r4768, %r4764, %r4763, 3;
	mov.b64 	%rd6349, {%r4768, %r4767};
	shr.u64 	%rd6350, %rd6334, 6;
	xor.b64  	%rd6351, %rd6348, %rd6350;
	xor.b64  	%rd6352, %rd6351, %rd6349;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4769,%dummy}, %rd5805;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4770}, %rd5805;
	}
	shf.r.wrap.b32 	%r4771, %r4770, %r4769, 1;
	shf.r.wrap.b32 	%r4772, %r4769, %r4770, 1;
	mov.b64 	%rd6353, {%r4772, %r4771};
	shf.r.wrap.b32 	%r4773, %r4770, %r4769, 8;
	shf.r.wrap.b32 	%r4774, %r4769, %r4770, 8;
	mov.b64 	%rd6354, {%r4774, %r4773};
	shr.u64 	%rd6355, %rd5805, 7;
	xor.b64  	%rd6356, %rd6353, %rd6355;
	xor.b64  	%rd6357, %rd6356, %rd6354;
	add.s64 	%rd6358, %rd6269, %rd5804;
	add.s64 	%rd6359, %rd6358, %rd6352;
	add.s64 	%rd6360, %rd6359, %rd6357;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4775,%dummy}, %rd6347;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4776}, %rd6347;
	}
	shf.r.wrap.b32 	%r4777, %r4776, %r4775, 19;
	shf.r.wrap.b32 	%r4778, %r4775, %r4776, 19;
	mov.b64 	%rd6361, {%r4778, %r4777};
	shf.l.wrap.b32 	%r4779, %r4775, %r4776, 3;
	shf.l.wrap.b32 	%r4780, %r4776, %r4775, 3;
	mov.b64 	%rd6362, {%r4780, %r4779};
	shr.u64 	%rd6363, %rd6347, 6;
	xor.b64  	%rd6364, %rd6361, %rd6363;
	xor.b64  	%rd6365, %rd6364, %rd6362;
	shf.r.wrap.b32 	%r4781, %r4620, %r4619, 1;
	shf.r.wrap.b32 	%r4782, %r4619, %r4620, 1;
	mov.b64 	%rd6366, {%r4782, %r4781};
	shf.r.wrap.b32 	%r4783, %r4620, %r4619, 8;
	shf.r.wrap.b32 	%r4784, %r4619, %r4620, 8;
	mov.b64 	%rd6367, {%r4784, %r4783};
	shr.u64 	%rd6368, %rd5806, 7;
	xor.b64  	%rd6369, %rd6366, %rd6368;
	xor.b64  	%rd6370, %rd6369, %rd6367;
	add.s64 	%rd6371, %rd6282, %rd5805;
	add.s64 	%rd6372, %rd6371, %rd6365;
	add.s64 	%rd6373, %rd6372, %rd6370;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4785,%dummy}, %rd6360;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4786}, %rd6360;
	}
	shf.r.wrap.b32 	%r4787, %r4786, %r4785, 19;
	shf.r.wrap.b32 	%r4788, %r4785, %r4786, 19;
	mov.b64 	%rd6374, {%r4788, %r4787};
	shf.l.wrap.b32 	%r4789, %r4785, %r4786, 3;
	shf.l.wrap.b32 	%r4790, %r4786, %r4785, 3;
	mov.b64 	%rd6375, {%r4790, %r4789};
	shr.u64 	%rd6376, %rd6360, 6;
	xor.b64  	%rd6377, %rd6374, %rd6376;
	xor.b64  	%rd6378, %rd6377, %rd6375;
	shf.r.wrap.b32 	%r4791, %r4632, %r4631, 1;
	shf.r.wrap.b32 	%r4792, %r4631, %r4632, 1;
	mov.b64 	%rd6379, {%r4792, %r4791};
	shf.r.wrap.b32 	%r4793, %r4632, %r4631, 8;
	shf.r.wrap.b32 	%r4794, %r4631, %r4632, 8;
	mov.b64 	%rd6380, {%r4794, %r4793};
	shr.u64 	%rd6381, %rd5807, 7;
	xor.b64  	%rd6382, %rd6379, %rd6381;
	xor.b64  	%rd6383, %rd6382, %rd6380;
	add.s64 	%rd6384, %rd6295, %rd5806;
	add.s64 	%rd6385, %rd6384, %rd6378;
	add.s64 	%rd6386, %rd6385, %rd6383;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4795,%dummy}, %rd6373;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4796}, %rd6373;
	}
	shf.r.wrap.b32 	%r4797, %r4796, %r4795, 19;
	shf.r.wrap.b32 	%r4798, %r4795, %r4796, 19;
	mov.b64 	%rd6387, {%r4798, %r4797};
	shf.l.wrap.b32 	%r4799, %r4795, %r4796, 3;
	shf.l.wrap.b32 	%r4800, %r4796, %r4795, 3;
	mov.b64 	%rd6388, {%r4800, %r4799};
	shr.u64 	%rd6389, %rd6373, 6;
	xor.b64  	%rd6390, %rd6387, %rd6389;
	xor.b64  	%rd6391, %rd6390, %rd6388;
	shf.r.wrap.b32 	%r4801, %r4644, %r4643, 1;
	shf.r.wrap.b32 	%r4802, %r4643, %r4644, 1;
	mov.b64 	%rd6392, {%r4802, %r4801};
	shf.r.wrap.b32 	%r4803, %r4644, %r4643, 8;
	shf.r.wrap.b32 	%r4804, %r4643, %r4644, 8;
	mov.b64 	%rd6393, {%r4804, %r4803};
	shr.u64 	%rd6394, %rd6204, 7;
	xor.b64  	%rd6395, %rd6392, %rd6394;
	xor.b64  	%rd6396, %rd6395, %rd6393;
	add.s64 	%rd6397, %rd6308, %rd5807;
	add.s64 	%rd6398, %rd6397, %rd6391;
	add.s64 	%rd6399, %rd6398, %rd6396;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4805,%dummy}, %rd6180;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4806}, %rd6180;
	}
	shf.r.wrap.b32 	%r4807, %r4806, %r4805, 14;
	shf.r.wrap.b32 	%r4808, %r4805, %r4806, 14;
	mov.b64 	%rd6400, {%r4808, %r4807};
	shf.r.wrap.b32 	%r4809, %r4806, %r4805, 18;
	shf.r.wrap.b32 	%r4810, %r4805, %r4806, 18;
	mov.b64 	%rd6401, {%r4810, %r4809};
	xor.b64  	%rd6402, %rd6401, %rd6400;
	shf.l.wrap.b32 	%r4811, %r4805, %r4806, 23;
	shf.l.wrap.b32 	%r4812, %r4806, %r4805, 23;
	mov.b64 	%rd6403, {%r4812, %r4811};
	xor.b64  	%rd6404, %rd6402, %rd6403;
	xor.b64  	%rd6405, %rd6156, %rd6132;
	and.b64  	%rd6406, %rd6405, %rd6180;
	xor.b64  	%rd6407, %rd6406, %rd6132;
	add.s64 	%rd6408, %rd6407, %rd6108;
	add.s64 	%rd6409, %rd6408, %rd6204;
	add.s64 	%rd6410, %rd6409, %rd12815;
	add.s64 	%rd6411, %rd6410, %rd6404;
	add.s64 	%rd6412, %rd6411, %rd6119;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4813,%dummy}, %rd6191;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4814}, %rd6191;
	}
	shf.r.wrap.b32 	%r4815, %r4814, %r4813, 28;
	shf.r.wrap.b32 	%r4816, %r4813, %r4814, 28;
	mov.b64 	%rd6413, {%r4816, %r4815};
	shf.l.wrap.b32 	%r4817, %r4813, %r4814, 30;
	shf.l.wrap.b32 	%r4818, %r4814, %r4813, 30;
	mov.b64 	%rd6414, {%r4818, %r4817};
	xor.b64  	%rd6415, %rd6414, %rd6413;
	shf.l.wrap.b32 	%r4819, %r4813, %r4814, 25;
	shf.l.wrap.b32 	%r4820, %r4814, %r4813, 25;
	mov.b64 	%rd6416, {%r4820, %r4819};
	xor.b64  	%rd6417, %rd6415, %rd6416;
	xor.b64  	%rd6418, %rd6191, %rd6143;
	xor.b64  	%rd6419, %rd6191, %rd6167;
	and.b64  	%rd6420, %rd6419, %rd6418;
	xor.b64  	%rd6421, %rd6420, %rd6191;
	add.s64 	%rd6422, %rd6411, %rd6421;
	add.s64 	%rd6423, %rd6422, %rd6417;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4821,%dummy}, %rd6412;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4822}, %rd6412;
	}
	shf.r.wrap.b32 	%r4823, %r4822, %r4821, 14;
	shf.r.wrap.b32 	%r4824, %r4821, %r4822, 14;
	mov.b64 	%rd6424, {%r4824, %r4823};
	shf.r.wrap.b32 	%r4825, %r4822, %r4821, 18;
	shf.r.wrap.b32 	%r4826, %r4821, %r4822, 18;
	mov.b64 	%rd6425, {%r4826, %r4825};
	xor.b64  	%rd6426, %rd6425, %rd6424;
	shf.l.wrap.b32 	%r4827, %r4821, %r4822, 23;
	shf.l.wrap.b32 	%r4828, %r4822, %r4821, 23;
	mov.b64 	%rd6427, {%r4828, %r4827};
	xor.b64  	%rd6428, %rd6426, %rd6427;
	xor.b64  	%rd6429, %rd6180, %rd6156;
	and.b64  	%rd6430, %rd6412, %rd6429;
	xor.b64  	%rd6431, %rd6430, %rd6156;
	add.s64 	%rd6432, %rd6217, %rd6132;
	add.s64 	%rd6433, %rd6432, %rd12816;
	add.s64 	%rd6434, %rd6433, %rd6431;
	add.s64 	%rd6435, %rd6434, %rd6428;
	add.s64 	%rd6436, %rd6435, %rd6143;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4829,%dummy}, %rd6423;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4830}, %rd6423;
	}
	shf.r.wrap.b32 	%r4831, %r4830, %r4829, 28;
	shf.r.wrap.b32 	%r4832, %r4829, %r4830, 28;
	mov.b64 	%rd6437, {%r4832, %r4831};
	shf.l.wrap.b32 	%r4833, %r4829, %r4830, 30;
	shf.l.wrap.b32 	%r4834, %r4830, %r4829, 30;
	mov.b64 	%rd6438, {%r4834, %r4833};
	xor.b64  	%rd6439, %rd6438, %rd6437;
	shf.l.wrap.b32 	%r4835, %r4829, %r4830, 25;
	shf.l.wrap.b32 	%r4836, %r4830, %r4829, 25;
	mov.b64 	%rd6440, {%r4836, %r4835};
	xor.b64  	%rd6441, %rd6439, %rd6440;
	xor.b64  	%rd6442, %rd6423, %rd6167;
	xor.b64  	%rd6443, %rd6423, %rd6191;
	and.b64  	%rd6444, %rd6443, %rd6442;
	xor.b64  	%rd6445, %rd6444, %rd6423;
	add.s64 	%rd6446, %rd6435, %rd6445;
	add.s64 	%rd6447, %rd6446, %rd6441;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4837,%dummy}, %rd6436;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4838}, %rd6436;
	}
	shf.r.wrap.b32 	%r4839, %r4838, %r4837, 14;
	shf.r.wrap.b32 	%r4840, %r4837, %r4838, 14;
	mov.b64 	%rd6448, {%r4840, %r4839};
	shf.r.wrap.b32 	%r4841, %r4838, %r4837, 18;
	shf.r.wrap.b32 	%r4842, %r4837, %r4838, 18;
	mov.b64 	%rd6449, {%r4842, %r4841};
	xor.b64  	%rd6450, %rd6449, %rd6448;
	shf.l.wrap.b32 	%r4843, %r4837, %r4838, 23;
	shf.l.wrap.b32 	%r4844, %r4838, %r4837, 23;
	mov.b64 	%rd6451, {%r4844, %r4843};
	xor.b64  	%rd6452, %rd6450, %rd6451;
	xor.b64  	%rd6453, %rd6412, %rd6180;
	and.b64  	%rd6454, %rd6436, %rd6453;
	xor.b64  	%rd6455, %rd6454, %rd6180;
	add.s64 	%rd6456, %rd6230, %rd6156;
	add.s64 	%rd6457, %rd6456, %rd12817;
	add.s64 	%rd6458, %rd6457, %rd6455;
	add.s64 	%rd6459, %rd6458, %rd6452;
	add.s64 	%rd6460, %rd6459, %rd6167;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4845,%dummy}, %rd6447;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4846}, %rd6447;
	}
	shf.r.wrap.b32 	%r4847, %r4846, %r4845, 28;
	shf.r.wrap.b32 	%r4848, %r4845, %r4846, 28;
	mov.b64 	%rd6461, {%r4848, %r4847};
	shf.l.wrap.b32 	%r4849, %r4845, %r4846, 30;
	shf.l.wrap.b32 	%r4850, %r4846, %r4845, 30;
	mov.b64 	%rd6462, {%r4850, %r4849};
	xor.b64  	%rd6463, %rd6462, %rd6461;
	shf.l.wrap.b32 	%r4851, %r4845, %r4846, 25;
	shf.l.wrap.b32 	%r4852, %r4846, %r4845, 25;
	mov.b64 	%rd6464, {%r4852, %r4851};
	xor.b64  	%rd6465, %rd6463, %rd6464;
	xor.b64  	%rd6466, %rd6447, %rd6191;
	xor.b64  	%rd6467, %rd6447, %rd6423;
	and.b64  	%rd6468, %rd6467, %rd6466;
	xor.b64  	%rd6469, %rd6468, %rd6447;
	add.s64 	%rd6470, %rd6459, %rd6469;
	add.s64 	%rd6471, %rd6470, %rd6465;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4853,%dummy}, %rd6460;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4854}, %rd6460;
	}
	shf.r.wrap.b32 	%r4855, %r4854, %r4853, 14;
	shf.r.wrap.b32 	%r4856, %r4853, %r4854, 14;
	mov.b64 	%rd6472, {%r4856, %r4855};
	shf.r.wrap.b32 	%r4857, %r4854, %r4853, 18;
	shf.r.wrap.b32 	%r4858, %r4853, %r4854, 18;
	mov.b64 	%rd6473, {%r4858, %r4857};
	xor.b64  	%rd6474, %rd6473, %rd6472;
	shf.l.wrap.b32 	%r4859, %r4853, %r4854, 23;
	shf.l.wrap.b32 	%r4860, %r4854, %r4853, 23;
	mov.b64 	%rd6475, {%r4860, %r4859};
	xor.b64  	%rd6476, %rd6474, %rd6475;
	xor.b64  	%rd6477, %rd6436, %rd6412;
	and.b64  	%rd6478, %rd6460, %rd6477;
	xor.b64  	%rd6479, %rd6478, %rd6412;
	add.s64 	%rd6480, %rd6243, %rd6180;
	add.s64 	%rd6481, %rd6480, %rd12818;
	add.s64 	%rd6482, %rd6481, %rd6479;
	add.s64 	%rd6483, %rd6482, %rd6476;
	add.s64 	%rd6484, %rd6483, %rd6191;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4861,%dummy}, %rd6471;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4862}, %rd6471;
	}
	shf.r.wrap.b32 	%r4863, %r4862, %r4861, 28;
	shf.r.wrap.b32 	%r4864, %r4861, %r4862, 28;
	mov.b64 	%rd6485, {%r4864, %r4863};
	shf.l.wrap.b32 	%r4865, %r4861, %r4862, 30;
	shf.l.wrap.b32 	%r4866, %r4862, %r4861, 30;
	mov.b64 	%rd6486, {%r4866, %r4865};
	xor.b64  	%rd6487, %rd6486, %rd6485;
	shf.l.wrap.b32 	%r4867, %r4861, %r4862, 25;
	shf.l.wrap.b32 	%r4868, %r4862, %r4861, 25;
	mov.b64 	%rd6488, {%r4868, %r4867};
	xor.b64  	%rd6489, %rd6487, %rd6488;
	xor.b64  	%rd6490, %rd6471, %rd6423;
	xor.b64  	%rd6491, %rd6471, %rd6447;
	and.b64  	%rd6492, %rd6491, %rd6490;
	xor.b64  	%rd6493, %rd6492, %rd6471;
	add.s64 	%rd6494, %rd6483, %rd6493;
	add.s64 	%rd6495, %rd6494, %rd6489;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4869,%dummy}, %rd6484;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4870}, %rd6484;
	}
	shf.r.wrap.b32 	%r4871, %r4870, %r4869, 14;
	shf.r.wrap.b32 	%r4872, %r4869, %r4870, 14;
	mov.b64 	%rd6496, {%r4872, %r4871};
	shf.r.wrap.b32 	%r4873, %r4870, %r4869, 18;
	shf.r.wrap.b32 	%r4874, %r4869, %r4870, 18;
	mov.b64 	%rd6497, {%r4874, %r4873};
	xor.b64  	%rd6498, %rd6497, %rd6496;
	shf.l.wrap.b32 	%r4875, %r4869, %r4870, 23;
	shf.l.wrap.b32 	%r4876, %r4870, %r4869, 23;
	mov.b64 	%rd6499, {%r4876, %r4875};
	xor.b64  	%rd6500, %rd6498, %rd6499;
	xor.b64  	%rd6501, %rd6460, %rd6436;
	and.b64  	%rd6502, %rd6484, %rd6501;
	xor.b64  	%rd6503, %rd6502, %rd6436;
	add.s64 	%rd6504, %rd6412, %rd6256;
	add.s64 	%rd6505, %rd6504, %rd12819;
	add.s64 	%rd6506, %rd6505, %rd6503;
	add.s64 	%rd6507, %rd6506, %rd6500;
	add.s64 	%rd6508, %rd6507, %rd6423;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4877,%dummy}, %rd6495;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4878}, %rd6495;
	}
	shf.r.wrap.b32 	%r4879, %r4878, %r4877, 28;
	shf.r.wrap.b32 	%r4880, %r4877, %r4878, 28;
	mov.b64 	%rd6509, {%r4880, %r4879};
	shf.l.wrap.b32 	%r4881, %r4877, %r4878, 30;
	shf.l.wrap.b32 	%r4882, %r4878, %r4877, 30;
	mov.b64 	%rd6510, {%r4882, %r4881};
	xor.b64  	%rd6511, %rd6510, %rd6509;
	shf.l.wrap.b32 	%r4883, %r4877, %r4878, 25;
	shf.l.wrap.b32 	%r4884, %r4878, %r4877, 25;
	mov.b64 	%rd6512, {%r4884, %r4883};
	xor.b64  	%rd6513, %rd6511, %rd6512;
	xor.b64  	%rd6514, %rd6495, %rd6447;
	xor.b64  	%rd6515, %rd6495, %rd6471;
	and.b64  	%rd6516, %rd6515, %rd6514;
	xor.b64  	%rd6517, %rd6516, %rd6495;
	add.s64 	%rd6518, %rd6507, %rd6517;
	add.s64 	%rd6519, %rd6518, %rd6513;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4885,%dummy}, %rd6508;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4886}, %rd6508;
	}
	shf.r.wrap.b32 	%r4887, %r4886, %r4885, 14;
	shf.r.wrap.b32 	%r4888, %r4885, %r4886, 14;
	mov.b64 	%rd6520, {%r4888, %r4887};
	shf.r.wrap.b32 	%r4889, %r4886, %r4885, 18;
	shf.r.wrap.b32 	%r4890, %r4885, %r4886, 18;
	mov.b64 	%rd6521, {%r4890, %r4889};
	xor.b64  	%rd6522, %rd6521, %rd6520;
	shf.l.wrap.b32 	%r4891, %r4885, %r4886, 23;
	shf.l.wrap.b32 	%r4892, %r4886, %r4885, 23;
	mov.b64 	%rd6523, {%r4892, %r4891};
	xor.b64  	%rd6524, %rd6522, %rd6523;
	xor.b64  	%rd6525, %rd6484, %rd6460;
	and.b64  	%rd6526, %rd6508, %rd6525;
	xor.b64  	%rd6527, %rd6526, %rd6460;
	add.s64 	%rd6528, %rd6436, %rd6269;
	add.s64 	%rd6529, %rd6528, %rd12820;
	add.s64 	%rd6530, %rd6529, %rd6527;
	add.s64 	%rd6531, %rd6530, %rd6524;
	add.s64 	%rd6532, %rd6531, %rd6447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4893,%dummy}, %rd6519;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4894}, %rd6519;
	}
	shf.r.wrap.b32 	%r4895, %r4894, %r4893, 28;
	shf.r.wrap.b32 	%r4896, %r4893, %r4894, 28;
	mov.b64 	%rd6533, {%r4896, %r4895};
	shf.l.wrap.b32 	%r4897, %r4893, %r4894, 30;
	shf.l.wrap.b32 	%r4898, %r4894, %r4893, 30;
	mov.b64 	%rd6534, {%r4898, %r4897};
	xor.b64  	%rd6535, %rd6534, %rd6533;
	shf.l.wrap.b32 	%r4899, %r4893, %r4894, 25;
	shf.l.wrap.b32 	%r4900, %r4894, %r4893, 25;
	mov.b64 	%rd6536, {%r4900, %r4899};
	xor.b64  	%rd6537, %rd6535, %rd6536;
	xor.b64  	%rd6538, %rd6519, %rd6471;
	xor.b64  	%rd6539, %rd6519, %rd6495;
	and.b64  	%rd6540, %rd6539, %rd6538;
	xor.b64  	%rd6541, %rd6540, %rd6519;
	add.s64 	%rd6542, %rd6531, %rd6541;
	add.s64 	%rd6543, %rd6542, %rd6537;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4901,%dummy}, %rd6532;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4902}, %rd6532;
	}
	shf.r.wrap.b32 	%r4903, %r4902, %r4901, 14;
	shf.r.wrap.b32 	%r4904, %r4901, %r4902, 14;
	mov.b64 	%rd6544, {%r4904, %r4903};
	shf.r.wrap.b32 	%r4905, %r4902, %r4901, 18;
	shf.r.wrap.b32 	%r4906, %r4901, %r4902, 18;
	mov.b64 	%rd6545, {%r4906, %r4905};
	xor.b64  	%rd6546, %rd6545, %rd6544;
	shf.l.wrap.b32 	%r4907, %r4901, %r4902, 23;
	shf.l.wrap.b32 	%r4908, %r4902, %r4901, 23;
	mov.b64 	%rd6547, {%r4908, %r4907};
	xor.b64  	%rd6548, %rd6546, %rd6547;
	xor.b64  	%rd6549, %rd6508, %rd6484;
	and.b64  	%rd6550, %rd6532, %rd6549;
	xor.b64  	%rd6551, %rd6550, %rd6484;
	add.s64 	%rd6552, %rd6460, %rd6282;
	add.s64 	%rd6553, %rd6552, %rd12821;
	add.s64 	%rd6554, %rd6553, %rd6551;
	add.s64 	%rd6555, %rd6554, %rd6548;
	add.s64 	%rd6556, %rd6555, %rd6471;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4909,%dummy}, %rd6543;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4910}, %rd6543;
	}
	shf.r.wrap.b32 	%r4911, %r4910, %r4909, 28;
	shf.r.wrap.b32 	%r4912, %r4909, %r4910, 28;
	mov.b64 	%rd6557, {%r4912, %r4911};
	shf.l.wrap.b32 	%r4913, %r4909, %r4910, 30;
	shf.l.wrap.b32 	%r4914, %r4910, %r4909, 30;
	mov.b64 	%rd6558, {%r4914, %r4913};
	xor.b64  	%rd6559, %rd6558, %rd6557;
	shf.l.wrap.b32 	%r4915, %r4909, %r4910, 25;
	shf.l.wrap.b32 	%r4916, %r4910, %r4909, 25;
	mov.b64 	%rd6560, {%r4916, %r4915};
	xor.b64  	%rd6561, %rd6559, %rd6560;
	xor.b64  	%rd6562, %rd6543, %rd6495;
	xor.b64  	%rd6563, %rd6543, %rd6519;
	and.b64  	%rd6564, %rd6563, %rd6562;
	xor.b64  	%rd6565, %rd6564, %rd6543;
	add.s64 	%rd6566, %rd6555, %rd6565;
	add.s64 	%rd6567, %rd6566, %rd6561;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4917,%dummy}, %rd6556;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4918}, %rd6556;
	}
	shf.r.wrap.b32 	%r4919, %r4918, %r4917, 14;
	shf.r.wrap.b32 	%r4920, %r4917, %r4918, 14;
	mov.b64 	%rd6568, {%r4920, %r4919};
	shf.r.wrap.b32 	%r4921, %r4918, %r4917, 18;
	shf.r.wrap.b32 	%r4922, %r4917, %r4918, 18;
	mov.b64 	%rd6569, {%r4922, %r4921};
	xor.b64  	%rd6570, %rd6569, %rd6568;
	shf.l.wrap.b32 	%r4923, %r4917, %r4918, 23;
	shf.l.wrap.b32 	%r4924, %r4918, %r4917, 23;
	mov.b64 	%rd6571, {%r4924, %r4923};
	xor.b64  	%rd6572, %rd6570, %rd6571;
	xor.b64  	%rd6573, %rd6532, %rd6508;
	and.b64  	%rd6574, %rd6556, %rd6573;
	xor.b64  	%rd6575, %rd6574, %rd6508;
	add.s64 	%rd6576, %rd6484, %rd6295;
	add.s64 	%rd6577, %rd6576, %rd12822;
	add.s64 	%rd6578, %rd6577, %rd6575;
	add.s64 	%rd6579, %rd6578, %rd6572;
	add.s64 	%rd6580, %rd6579, %rd6495;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4925,%dummy}, %rd6567;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4926}, %rd6567;
	}
	shf.r.wrap.b32 	%r4927, %r4926, %r4925, 28;
	shf.r.wrap.b32 	%r4928, %r4925, %r4926, 28;
	mov.b64 	%rd6581, {%r4928, %r4927};
	shf.l.wrap.b32 	%r4929, %r4925, %r4926, 30;
	shf.l.wrap.b32 	%r4930, %r4926, %r4925, 30;
	mov.b64 	%rd6582, {%r4930, %r4929};
	xor.b64  	%rd6583, %rd6582, %rd6581;
	shf.l.wrap.b32 	%r4931, %r4925, %r4926, 25;
	shf.l.wrap.b32 	%r4932, %r4926, %r4925, 25;
	mov.b64 	%rd6584, {%r4932, %r4931};
	xor.b64  	%rd6585, %rd6583, %rd6584;
	xor.b64  	%rd6586, %rd6567, %rd6519;
	xor.b64  	%rd6587, %rd6567, %rd6543;
	and.b64  	%rd6588, %rd6587, %rd6586;
	xor.b64  	%rd6589, %rd6588, %rd6567;
	add.s64 	%rd6590, %rd6579, %rd6589;
	add.s64 	%rd6591, %rd6590, %rd6585;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4933,%dummy}, %rd6580;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4934}, %rd6580;
	}
	shf.r.wrap.b32 	%r4935, %r4934, %r4933, 14;
	shf.r.wrap.b32 	%r4936, %r4933, %r4934, 14;
	mov.b64 	%rd6592, {%r4936, %r4935};
	shf.r.wrap.b32 	%r4937, %r4934, %r4933, 18;
	shf.r.wrap.b32 	%r4938, %r4933, %r4934, 18;
	mov.b64 	%rd6593, {%r4938, %r4937};
	xor.b64  	%rd6594, %rd6593, %rd6592;
	shf.l.wrap.b32 	%r4939, %r4933, %r4934, 23;
	shf.l.wrap.b32 	%r4940, %r4934, %r4933, 23;
	mov.b64 	%rd6595, {%r4940, %r4939};
	xor.b64  	%rd6596, %rd6594, %rd6595;
	xor.b64  	%rd6597, %rd6556, %rd6532;
	and.b64  	%rd6598, %rd6580, %rd6597;
	xor.b64  	%rd6599, %rd6598, %rd6532;
	add.s64 	%rd6600, %rd6508, %rd6308;
	add.s64 	%rd6601, %rd6600, %rd12823;
	add.s64 	%rd6602, %rd6601, %rd6599;
	add.s64 	%rd6603, %rd6602, %rd6596;
	add.s64 	%rd6604, %rd6603, %rd6519;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4941,%dummy}, %rd6591;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4942}, %rd6591;
	}
	shf.r.wrap.b32 	%r4943, %r4942, %r4941, 28;
	shf.r.wrap.b32 	%r4944, %r4941, %r4942, 28;
	mov.b64 	%rd6605, {%r4944, %r4943};
	shf.l.wrap.b32 	%r4945, %r4941, %r4942, 30;
	shf.l.wrap.b32 	%r4946, %r4942, %r4941, 30;
	mov.b64 	%rd6606, {%r4946, %r4945};
	xor.b64  	%rd6607, %rd6606, %rd6605;
	shf.l.wrap.b32 	%r4947, %r4941, %r4942, 25;
	shf.l.wrap.b32 	%r4948, %r4942, %r4941, 25;
	mov.b64 	%rd6608, {%r4948, %r4947};
	xor.b64  	%rd6609, %rd6607, %rd6608;
	xor.b64  	%rd6610, %rd6591, %rd6543;
	xor.b64  	%rd6611, %rd6591, %rd6567;
	and.b64  	%rd6612, %rd6611, %rd6610;
	xor.b64  	%rd6613, %rd6612, %rd6591;
	add.s64 	%rd6614, %rd6603, %rd6613;
	add.s64 	%rd6615, %rd6614, %rd6609;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4949,%dummy}, %rd6604;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4950}, %rd6604;
	}
	shf.r.wrap.b32 	%r4951, %r4950, %r4949, 14;
	shf.r.wrap.b32 	%r4952, %r4949, %r4950, 14;
	mov.b64 	%rd6616, {%r4952, %r4951};
	shf.r.wrap.b32 	%r4953, %r4950, %r4949, 18;
	shf.r.wrap.b32 	%r4954, %r4949, %r4950, 18;
	mov.b64 	%rd6617, {%r4954, %r4953};
	xor.b64  	%rd6618, %rd6617, %rd6616;
	shf.l.wrap.b32 	%r4955, %r4949, %r4950, 23;
	shf.l.wrap.b32 	%r4956, %r4950, %r4949, 23;
	mov.b64 	%rd6619, {%r4956, %r4955};
	xor.b64  	%rd6620, %rd6618, %rd6619;
	xor.b64  	%rd6621, %rd6580, %rd6556;
	and.b64  	%rd6622, %rd6604, %rd6621;
	xor.b64  	%rd6623, %rd6622, %rd6556;
	add.s64 	%rd6624, %rd6532, %rd6321;
	add.s64 	%rd6625, %rd6624, %rd12824;
	add.s64 	%rd6626, %rd6625, %rd6623;
	add.s64 	%rd6627, %rd6626, %rd6620;
	add.s64 	%rd6628, %rd6627, %rd6543;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4957,%dummy}, %rd6615;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4958}, %rd6615;
	}
	shf.r.wrap.b32 	%r4959, %r4958, %r4957, 28;
	shf.r.wrap.b32 	%r4960, %r4957, %r4958, 28;
	mov.b64 	%rd6629, {%r4960, %r4959};
	shf.l.wrap.b32 	%r4961, %r4957, %r4958, 30;
	shf.l.wrap.b32 	%r4962, %r4958, %r4957, 30;
	mov.b64 	%rd6630, {%r4962, %r4961};
	xor.b64  	%rd6631, %rd6630, %rd6629;
	shf.l.wrap.b32 	%r4963, %r4957, %r4958, 25;
	shf.l.wrap.b32 	%r4964, %r4958, %r4957, 25;
	mov.b64 	%rd6632, {%r4964, %r4963};
	xor.b64  	%rd6633, %rd6631, %rd6632;
	xor.b64  	%rd6634, %rd6615, %rd6567;
	xor.b64  	%rd6635, %rd6615, %rd6591;
	and.b64  	%rd6636, %rd6635, %rd6634;
	xor.b64  	%rd6637, %rd6636, %rd6615;
	add.s64 	%rd6638, %rd6627, %rd6637;
	add.s64 	%rd6639, %rd6638, %rd6633;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4965,%dummy}, %rd6628;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4966}, %rd6628;
	}
	shf.r.wrap.b32 	%r4967, %r4966, %r4965, 14;
	shf.r.wrap.b32 	%r4968, %r4965, %r4966, 14;
	mov.b64 	%rd6640, {%r4968, %r4967};
	shf.r.wrap.b32 	%r4969, %r4966, %r4965, 18;
	shf.r.wrap.b32 	%r4970, %r4965, %r4966, 18;
	mov.b64 	%rd6641, {%r4970, %r4969};
	xor.b64  	%rd6642, %rd6641, %rd6640;
	shf.l.wrap.b32 	%r4971, %r4965, %r4966, 23;
	shf.l.wrap.b32 	%r4972, %r4966, %r4965, 23;
	mov.b64 	%rd6643, {%r4972, %r4971};
	xor.b64  	%rd6644, %rd6642, %rd6643;
	xor.b64  	%rd6645, %rd6604, %rd6580;
	and.b64  	%rd6646, %rd6628, %rd6645;
	xor.b64  	%rd6647, %rd6646, %rd6580;
	add.s64 	%rd6648, %rd6556, %rd6334;
	add.s64 	%rd6649, %rd6648, %rd12825;
	add.s64 	%rd6650, %rd6649, %rd6647;
	add.s64 	%rd6651, %rd6650, %rd6644;
	add.s64 	%rd6652, %rd6651, %rd6567;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4973,%dummy}, %rd6639;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4974}, %rd6639;
	}
	shf.r.wrap.b32 	%r4975, %r4974, %r4973, 28;
	shf.r.wrap.b32 	%r4976, %r4973, %r4974, 28;
	mov.b64 	%rd6653, {%r4976, %r4975};
	shf.l.wrap.b32 	%r4977, %r4973, %r4974, 30;
	shf.l.wrap.b32 	%r4978, %r4974, %r4973, 30;
	mov.b64 	%rd6654, {%r4978, %r4977};
	xor.b64  	%rd6655, %rd6654, %rd6653;
	shf.l.wrap.b32 	%r4979, %r4973, %r4974, 25;
	shf.l.wrap.b32 	%r4980, %r4974, %r4973, 25;
	mov.b64 	%rd6656, {%r4980, %r4979};
	xor.b64  	%rd6657, %rd6655, %rd6656;
	xor.b64  	%rd6658, %rd6639, %rd6591;
	xor.b64  	%rd6659, %rd6639, %rd6615;
	and.b64  	%rd6660, %rd6659, %rd6658;
	xor.b64  	%rd6661, %rd6660, %rd6639;
	add.s64 	%rd6662, %rd6651, %rd6661;
	add.s64 	%rd6663, %rd6662, %rd6657;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4981,%dummy}, %rd6652;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4982}, %rd6652;
	}
	shf.r.wrap.b32 	%r4983, %r4982, %r4981, 14;
	shf.r.wrap.b32 	%r4984, %r4981, %r4982, 14;
	mov.b64 	%rd6664, {%r4984, %r4983};
	shf.r.wrap.b32 	%r4985, %r4982, %r4981, 18;
	shf.r.wrap.b32 	%r4986, %r4981, %r4982, 18;
	mov.b64 	%rd6665, {%r4986, %r4985};
	xor.b64  	%rd6666, %rd6665, %rd6664;
	shf.l.wrap.b32 	%r4987, %r4981, %r4982, 23;
	shf.l.wrap.b32 	%r4988, %r4982, %r4981, 23;
	mov.b64 	%rd6667, {%r4988, %r4987};
	xor.b64  	%rd6668, %rd6666, %rd6667;
	xor.b64  	%rd6669, %rd6628, %rd6604;
	and.b64  	%rd6670, %rd6652, %rd6669;
	xor.b64  	%rd6671, %rd6670, %rd6604;
	add.s64 	%rd6672, %rd6580, %rd6347;
	add.s64 	%rd6673, %rd6672, %rd12826;
	add.s64 	%rd6674, %rd6673, %rd6671;
	add.s64 	%rd6675, %rd6674, %rd6668;
	add.s64 	%rd6676, %rd6675, %rd6591;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4989,%dummy}, %rd6663;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4990}, %rd6663;
	}
	shf.r.wrap.b32 	%r4991, %r4990, %r4989, 28;
	shf.r.wrap.b32 	%r4992, %r4989, %r4990, 28;
	mov.b64 	%rd6677, {%r4992, %r4991};
	shf.l.wrap.b32 	%r4993, %r4989, %r4990, 30;
	shf.l.wrap.b32 	%r4994, %r4990, %r4989, 30;
	mov.b64 	%rd6678, {%r4994, %r4993};
	xor.b64  	%rd6679, %rd6678, %rd6677;
	shf.l.wrap.b32 	%r4995, %r4989, %r4990, 25;
	shf.l.wrap.b32 	%r4996, %r4990, %r4989, 25;
	mov.b64 	%rd6680, {%r4996, %r4995};
	xor.b64  	%rd6681, %rd6679, %rd6680;
	xor.b64  	%rd6682, %rd6663, %rd6615;
	xor.b64  	%rd6683, %rd6663, %rd6639;
	and.b64  	%rd6684, %rd6683, %rd6682;
	xor.b64  	%rd6685, %rd6684, %rd6663;
	add.s64 	%rd6686, %rd6675, %rd6685;
	add.s64 	%rd6687, %rd6686, %rd6681;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4997,%dummy}, %rd6676;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4998}, %rd6676;
	}
	shf.r.wrap.b32 	%r4999, %r4998, %r4997, 14;
	shf.r.wrap.b32 	%r5000, %r4997, %r4998, 14;
	mov.b64 	%rd6688, {%r5000, %r4999};
	shf.r.wrap.b32 	%r5001, %r4998, %r4997, 18;
	shf.r.wrap.b32 	%r5002, %r4997, %r4998, 18;
	mov.b64 	%rd6689, {%r5002, %r5001};
	xor.b64  	%rd6690, %rd6689, %rd6688;
	shf.l.wrap.b32 	%r5003, %r4997, %r4998, 23;
	shf.l.wrap.b32 	%r5004, %r4998, %r4997, 23;
	mov.b64 	%rd6691, {%r5004, %r5003};
	xor.b64  	%rd6692, %rd6690, %rd6691;
	xor.b64  	%rd6693, %rd6652, %rd6628;
	and.b64  	%rd6694, %rd6676, %rd6693;
	xor.b64  	%rd6695, %rd6694, %rd6628;
	add.s64 	%rd6696, %rd6604, %rd6360;
	add.s64 	%rd6697, %rd6696, %rd12682;
	add.s64 	%rd6698, %rd6697, %rd6695;
	add.s64 	%rd6699, %rd6698, %rd6692;
	add.s64 	%rd6700, %rd6699, %rd6615;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5005,%dummy}, %rd6687;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5006}, %rd6687;
	}
	shf.r.wrap.b32 	%r5007, %r5006, %r5005, 28;
	shf.r.wrap.b32 	%r5008, %r5005, %r5006, 28;
	mov.b64 	%rd6701, {%r5008, %r5007};
	shf.l.wrap.b32 	%r5009, %r5005, %r5006, 30;
	shf.l.wrap.b32 	%r5010, %r5006, %r5005, 30;
	mov.b64 	%rd6702, {%r5010, %r5009};
	xor.b64  	%rd6703, %rd6702, %rd6701;
	shf.l.wrap.b32 	%r5011, %r5005, %r5006, 25;
	shf.l.wrap.b32 	%r5012, %r5006, %r5005, 25;
	mov.b64 	%rd6704, {%r5012, %r5011};
	xor.b64  	%rd6705, %rd6703, %rd6704;
	xor.b64  	%rd6706, %rd6687, %rd6639;
	xor.b64  	%rd6707, %rd6687, %rd6663;
	and.b64  	%rd6708, %rd6707, %rd6706;
	xor.b64  	%rd6709, %rd6708, %rd6687;
	add.s64 	%rd6710, %rd6699, %rd6709;
	add.s64 	%rd6711, %rd6710, %rd6705;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5013,%dummy}, %rd6700;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5014}, %rd6700;
	}
	shf.r.wrap.b32 	%r5015, %r5014, %r5013, 14;
	shf.r.wrap.b32 	%r5016, %r5013, %r5014, 14;
	mov.b64 	%rd6712, {%r5016, %r5015};
	shf.r.wrap.b32 	%r5017, %r5014, %r5013, 18;
	shf.r.wrap.b32 	%r5018, %r5013, %r5014, 18;
	mov.b64 	%rd6713, {%r5018, %r5017};
	xor.b64  	%rd6714, %rd6713, %rd6712;
	shf.l.wrap.b32 	%r5019, %r5013, %r5014, 23;
	shf.l.wrap.b32 	%r5020, %r5014, %r5013, 23;
	mov.b64 	%rd6715, {%r5020, %r5019};
	xor.b64  	%rd6716, %rd6714, %rd6715;
	xor.b64  	%rd6717, %rd6676, %rd6652;
	and.b64  	%rd6718, %rd6700, %rd6717;
	xor.b64  	%rd6719, %rd6718, %rd6652;
	add.s64 	%rd6720, %rd6628, %rd6373;
	add.s64 	%rd6721, %rd6720, %rd12683;
	add.s64 	%rd6722, %rd6721, %rd6719;
	add.s64 	%rd6723, %rd6722, %rd6716;
	add.s64 	%rd6724, %rd6723, %rd6639;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5021,%dummy}, %rd6711;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5022}, %rd6711;
	}
	shf.r.wrap.b32 	%r5023, %r5022, %r5021, 28;
	shf.r.wrap.b32 	%r5024, %r5021, %r5022, 28;
	mov.b64 	%rd6725, {%r5024, %r5023};
	shf.l.wrap.b32 	%r5025, %r5021, %r5022, 30;
	shf.l.wrap.b32 	%r5026, %r5022, %r5021, 30;
	mov.b64 	%rd6726, {%r5026, %r5025};
	xor.b64  	%rd6727, %rd6726, %rd6725;
	shf.l.wrap.b32 	%r5027, %r5021, %r5022, 25;
	shf.l.wrap.b32 	%r5028, %r5022, %r5021, 25;
	mov.b64 	%rd6728, {%r5028, %r5027};
	xor.b64  	%rd6729, %rd6727, %rd6728;
	xor.b64  	%rd6730, %rd6711, %rd6663;
	xor.b64  	%rd6731, %rd6711, %rd6687;
	and.b64  	%rd6732, %rd6731, %rd6730;
	xor.b64  	%rd6733, %rd6732, %rd6711;
	add.s64 	%rd6734, %rd6723, %rd6733;
	add.s64 	%rd6735, %rd6734, %rd6729;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5029,%dummy}, %rd6724;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5030}, %rd6724;
	}
	shf.r.wrap.b32 	%r5031, %r5030, %r5029, 14;
	shf.r.wrap.b32 	%r5032, %r5029, %r5030, 14;
	mov.b64 	%rd6736, {%r5032, %r5031};
	shf.r.wrap.b32 	%r5033, %r5030, %r5029, 18;
	shf.r.wrap.b32 	%r5034, %r5029, %r5030, 18;
	mov.b64 	%rd6737, {%r5034, %r5033};
	xor.b64  	%rd6738, %rd6737, %rd6736;
	shf.l.wrap.b32 	%r5035, %r5029, %r5030, 23;
	shf.l.wrap.b32 	%r5036, %r5030, %r5029, 23;
	mov.b64 	%rd6739, {%r5036, %r5035};
	xor.b64  	%rd6740, %rd6738, %rd6739;
	xor.b64  	%rd6741, %rd6700, %rd6676;
	and.b64  	%rd6742, %rd6724, %rd6741;
	xor.b64  	%rd6743, %rd6742, %rd6676;
	add.s64 	%rd6744, %rd6652, %rd6386;
	add.s64 	%rd6745, %rd6744, %rd12684;
	add.s64 	%rd6746, %rd6745, %rd6743;
	add.s64 	%rd6747, %rd6746, %rd6740;
	add.s64 	%rd6748, %rd6747, %rd6663;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5037,%dummy}, %rd6735;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5038}, %rd6735;
	}
	shf.r.wrap.b32 	%r5039, %r5038, %r5037, 28;
	shf.r.wrap.b32 	%r5040, %r5037, %r5038, 28;
	mov.b64 	%rd6749, {%r5040, %r5039};
	shf.l.wrap.b32 	%r5041, %r5037, %r5038, 30;
	shf.l.wrap.b32 	%r5042, %r5038, %r5037, 30;
	mov.b64 	%rd6750, {%r5042, %r5041};
	xor.b64  	%rd6751, %rd6750, %rd6749;
	shf.l.wrap.b32 	%r5043, %r5037, %r5038, 25;
	shf.l.wrap.b32 	%r5044, %r5038, %r5037, 25;
	mov.b64 	%rd6752, {%r5044, %r5043};
	xor.b64  	%rd6753, %rd6751, %rd6752;
	xor.b64  	%rd6754, %rd6735, %rd6687;
	xor.b64  	%rd6755, %rd6735, %rd6711;
	and.b64  	%rd6756, %rd6755, %rd6754;
	xor.b64  	%rd6757, %rd6756, %rd6735;
	add.s64 	%rd6758, %rd6747, %rd6757;
	add.s64 	%rd6759, %rd6758, %rd6753;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5045,%dummy}, %rd6748;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5046}, %rd6748;
	}
	shf.r.wrap.b32 	%r5047, %r5046, %r5045, 14;
	shf.r.wrap.b32 	%r5048, %r5045, %r5046, 14;
	mov.b64 	%rd6760, {%r5048, %r5047};
	shf.r.wrap.b32 	%r5049, %r5046, %r5045, 18;
	shf.r.wrap.b32 	%r5050, %r5045, %r5046, 18;
	mov.b64 	%rd6761, {%r5050, %r5049};
	xor.b64  	%rd6762, %rd6761, %rd6760;
	shf.l.wrap.b32 	%r5051, %r5045, %r5046, 23;
	shf.l.wrap.b32 	%r5052, %r5046, %r5045, 23;
	mov.b64 	%rd6763, {%r5052, %r5051};
	xor.b64  	%rd6764, %rd6762, %rd6763;
	xor.b64  	%rd6765, %rd6724, %rd6700;
	and.b64  	%rd6766, %rd6748, %rd6765;
	xor.b64  	%rd6767, %rd6766, %rd6700;
	add.s64 	%rd6768, %rd6676, %rd6399;
	add.s64 	%rd6769, %rd6768, %rd12685;
	add.s64 	%rd6770, %rd6769, %rd6767;
	add.s64 	%rd6771, %rd6770, %rd6764;
	add.s64 	%rd6772, %rd6771, %rd6687;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5053,%dummy}, %rd6759;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5054}, %rd6759;
	}
	shf.r.wrap.b32 	%r5055, %r5054, %r5053, 28;
	shf.r.wrap.b32 	%r5056, %r5053, %r5054, 28;
	mov.b64 	%rd6773, {%r5056, %r5055};
	shf.l.wrap.b32 	%r5057, %r5053, %r5054, 30;
	shf.l.wrap.b32 	%r5058, %r5054, %r5053, 30;
	mov.b64 	%rd6774, {%r5058, %r5057};
	xor.b64  	%rd6775, %rd6774, %rd6773;
	shf.l.wrap.b32 	%r5059, %r5053, %r5054, 25;
	shf.l.wrap.b32 	%r5060, %r5054, %r5053, 25;
	mov.b64 	%rd6776, {%r5060, %r5059};
	xor.b64  	%rd6777, %rd6775, %rd6776;
	xor.b64  	%rd6778, %rd6759, %rd6711;
	xor.b64  	%rd6779, %rd6759, %rd6735;
	and.b64  	%rd6780, %rd6779, %rd6778;
	xor.b64  	%rd6781, %rd6780, %rd6759;
	add.s64 	%rd6782, %rd6771, %rd6781;
	add.s64 	%rd6783, %rd6782, %rd6777;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5061,%dummy}, %rd6386;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5062}, %rd6386;
	}
	shf.r.wrap.b32 	%r5063, %r5062, %r5061, 19;
	shf.r.wrap.b32 	%r5064, %r5061, %r5062, 19;
	mov.b64 	%rd6784, {%r5064, %r5063};
	shf.l.wrap.b32 	%r5065, %r5061, %r5062, 3;
	shf.l.wrap.b32 	%r5066, %r5062, %r5061, 3;
	mov.b64 	%rd6785, {%r5066, %r5065};
	shr.u64 	%rd6786, %rd6386, 6;
	xor.b64  	%rd6787, %rd6784, %rd6786;
	xor.b64  	%rd6788, %rd6787, %rd6785;
	shf.r.wrap.b32 	%r5067, %r4656, %r4655, 1;
	shf.r.wrap.b32 	%r5068, %r4655, %r4656, 1;
	mov.b64 	%rd6789, {%r5068, %r5067};
	shf.r.wrap.b32 	%r5069, %r4656, %r4655, 8;
	shf.r.wrap.b32 	%r5070, %r4655, %r4656, 8;
	mov.b64 	%rd6790, {%r5070, %r5069};
	shr.u64 	%rd6791, %rd6217, 7;
	xor.b64  	%rd6792, %rd6789, %rd6791;
	xor.b64  	%rd6793, %rd6792, %rd6790;
	add.s64 	%rd6794, %rd6321, %rd6204;
	add.s64 	%rd6795, %rd6794, %rd6788;
	add.s64 	%rd6796, %rd6795, %rd6793;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5071,%dummy}, %rd6399;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5072}, %rd6399;
	}
	shf.r.wrap.b32 	%r5073, %r5072, %r5071, 19;
	shf.r.wrap.b32 	%r5074, %r5071, %r5072, 19;
	mov.b64 	%rd6797, {%r5074, %r5073};
	shf.l.wrap.b32 	%r5075, %r5071, %r5072, 3;
	shf.l.wrap.b32 	%r5076, %r5072, %r5071, 3;
	mov.b64 	%rd6798, {%r5076, %r5075};
	shr.u64 	%rd6799, %rd6399, 6;
	xor.b64  	%rd6800, %rd6797, %rd6799;
	xor.b64  	%rd6801, %rd6800, %rd6798;
	shf.r.wrap.b32 	%r5077, %r4668, %r4667, 1;
	shf.r.wrap.b32 	%r5078, %r4667, %r4668, 1;
	mov.b64 	%rd6802, {%r5078, %r5077};
	shf.r.wrap.b32 	%r5079, %r4668, %r4667, 8;
	shf.r.wrap.b32 	%r5080, %r4667, %r4668, 8;
	mov.b64 	%rd6803, {%r5080, %r5079};
	shr.u64 	%rd6804, %rd6230, 7;
	xor.b64  	%rd6805, %rd6802, %rd6804;
	xor.b64  	%rd6806, %rd6805, %rd6803;
	add.s64 	%rd6807, %rd6334, %rd6217;
	add.s64 	%rd6808, %rd6807, %rd6801;
	add.s64 	%rd6809, %rd6808, %rd6806;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5081,%dummy}, %rd6796;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5082}, %rd6796;
	}
	shf.r.wrap.b32 	%r5083, %r5082, %r5081, 19;
	shf.r.wrap.b32 	%r5084, %r5081, %r5082, 19;
	mov.b64 	%rd6810, {%r5084, %r5083};
	shf.l.wrap.b32 	%r5085, %r5081, %r5082, 3;
	shf.l.wrap.b32 	%r5086, %r5082, %r5081, 3;
	mov.b64 	%rd6811, {%r5086, %r5085};
	shr.u64 	%rd6812, %rd6796, 6;
	xor.b64  	%rd6813, %rd6810, %rd6812;
	xor.b64  	%rd6814, %rd6813, %rd6811;
	shf.r.wrap.b32 	%r5087, %r4680, %r4679, 1;
	shf.r.wrap.b32 	%r5088, %r4679, %r4680, 1;
	mov.b64 	%rd6815, {%r5088, %r5087};
	shf.r.wrap.b32 	%r5089, %r4680, %r4679, 8;
	shf.r.wrap.b32 	%r5090, %r4679, %r4680, 8;
	mov.b64 	%rd6816, {%r5090, %r5089};
	shr.u64 	%rd6817, %rd6243, 7;
	xor.b64  	%rd6818, %rd6815, %rd6817;
	xor.b64  	%rd6819, %rd6818, %rd6816;
	add.s64 	%rd6820, %rd6347, %rd6230;
	add.s64 	%rd6821, %rd6820, %rd6814;
	add.s64 	%rd6822, %rd6821, %rd6819;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5091,%dummy}, %rd6809;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5092}, %rd6809;
	}
	shf.r.wrap.b32 	%r5093, %r5092, %r5091, 19;
	shf.r.wrap.b32 	%r5094, %r5091, %r5092, 19;
	mov.b64 	%rd6823, {%r5094, %r5093};
	shf.l.wrap.b32 	%r5095, %r5091, %r5092, 3;
	shf.l.wrap.b32 	%r5096, %r5092, %r5091, 3;
	mov.b64 	%rd6824, {%r5096, %r5095};
	shr.u64 	%rd6825, %rd6809, 6;
	xor.b64  	%rd6826, %rd6823, %rd6825;
	xor.b64  	%rd6827, %rd6826, %rd6824;
	shf.r.wrap.b32 	%r5097, %r4692, %r4691, 1;
	shf.r.wrap.b32 	%r5098, %r4691, %r4692, 1;
	mov.b64 	%rd6828, {%r5098, %r5097};
	shf.r.wrap.b32 	%r5099, %r4692, %r4691, 8;
	shf.r.wrap.b32 	%r5100, %r4691, %r4692, 8;
	mov.b64 	%rd6829, {%r5100, %r5099};
	shr.u64 	%rd6830, %rd6256, 7;
	xor.b64  	%rd6831, %rd6828, %rd6830;
	xor.b64  	%rd6832, %rd6831, %rd6829;
	add.s64 	%rd6833, %rd6360, %rd6243;
	add.s64 	%rd6834, %rd6833, %rd6827;
	add.s64 	%rd6835, %rd6834, %rd6832;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5101,%dummy}, %rd6822;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5102}, %rd6822;
	}
	shf.r.wrap.b32 	%r5103, %r5102, %r5101, 19;
	shf.r.wrap.b32 	%r5104, %r5101, %r5102, 19;
	mov.b64 	%rd6836, {%r5104, %r5103};
	shf.l.wrap.b32 	%r5105, %r5101, %r5102, 3;
	shf.l.wrap.b32 	%r5106, %r5102, %r5101, 3;
	mov.b64 	%rd6837, {%r5106, %r5105};
	shr.u64 	%rd6838, %rd6822, 6;
	xor.b64  	%rd6839, %rd6836, %rd6838;
	xor.b64  	%rd6840, %rd6839, %rd6837;
	shf.r.wrap.b32 	%r5107, %r4704, %r4703, 1;
	shf.r.wrap.b32 	%r5108, %r4703, %r4704, 1;
	mov.b64 	%rd6841, {%r5108, %r5107};
	shf.r.wrap.b32 	%r5109, %r4704, %r4703, 8;
	shf.r.wrap.b32 	%r5110, %r4703, %r4704, 8;
	mov.b64 	%rd6842, {%r5110, %r5109};
	shr.u64 	%rd6843, %rd6269, 7;
	xor.b64  	%rd6844, %rd6841, %rd6843;
	xor.b64  	%rd6845, %rd6844, %rd6842;
	add.s64 	%rd6846, %rd6373, %rd6256;
	add.s64 	%rd6847, %rd6846, %rd6840;
	add.s64 	%rd6848, %rd6847, %rd6845;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5111,%dummy}, %rd6835;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5112}, %rd6835;
	}
	shf.r.wrap.b32 	%r5113, %r5112, %r5111, 19;
	shf.r.wrap.b32 	%r5114, %r5111, %r5112, 19;
	mov.b64 	%rd6849, {%r5114, %r5113};
	shf.l.wrap.b32 	%r5115, %r5111, %r5112, 3;
	shf.l.wrap.b32 	%r5116, %r5112, %r5111, 3;
	mov.b64 	%rd6850, {%r5116, %r5115};
	shr.u64 	%rd6851, %rd6835, 6;
	xor.b64  	%rd6852, %rd6849, %rd6851;
	xor.b64  	%rd6853, %rd6852, %rd6850;
	shf.r.wrap.b32 	%r5117, %r4716, %r4715, 1;
	shf.r.wrap.b32 	%r5118, %r4715, %r4716, 1;
	mov.b64 	%rd6854, {%r5118, %r5117};
	shf.r.wrap.b32 	%r5119, %r4716, %r4715, 8;
	shf.r.wrap.b32 	%r5120, %r4715, %r4716, 8;
	mov.b64 	%rd6855, {%r5120, %r5119};
	shr.u64 	%rd6856, %rd6282, 7;
	xor.b64  	%rd6857, %rd6854, %rd6856;
	xor.b64  	%rd6858, %rd6857, %rd6855;
	add.s64 	%rd6859, %rd6386, %rd6269;
	add.s64 	%rd6860, %rd6859, %rd6853;
	add.s64 	%rd6861, %rd6860, %rd6858;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5121,%dummy}, %rd6848;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5122}, %rd6848;
	}
	shf.r.wrap.b32 	%r5123, %r5122, %r5121, 19;
	shf.r.wrap.b32 	%r5124, %r5121, %r5122, 19;
	mov.b64 	%rd6862, {%r5124, %r5123};
	shf.l.wrap.b32 	%r5125, %r5121, %r5122, 3;
	shf.l.wrap.b32 	%r5126, %r5122, %r5121, 3;
	mov.b64 	%rd6863, {%r5126, %r5125};
	shr.u64 	%rd6864, %rd6848, 6;
	xor.b64  	%rd6865, %rd6862, %rd6864;
	xor.b64  	%rd6866, %rd6865, %rd6863;
	shf.r.wrap.b32 	%r5127, %r4728, %r4727, 1;
	shf.r.wrap.b32 	%r5128, %r4727, %r4728, 1;
	mov.b64 	%rd6867, {%r5128, %r5127};
	shf.r.wrap.b32 	%r5129, %r4728, %r4727, 8;
	shf.r.wrap.b32 	%r5130, %r4727, %r4728, 8;
	mov.b64 	%rd6868, {%r5130, %r5129};
	shr.u64 	%rd6869, %rd6295, 7;
	xor.b64  	%rd6870, %rd6867, %rd6869;
	xor.b64  	%rd6871, %rd6870, %rd6868;
	add.s64 	%rd6872, %rd6399, %rd6282;
	add.s64 	%rd6873, %rd6872, %rd6866;
	add.s64 	%rd6874, %rd6873, %rd6871;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5131,%dummy}, %rd6861;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5132}, %rd6861;
	}
	shf.r.wrap.b32 	%r5133, %r5132, %r5131, 19;
	shf.r.wrap.b32 	%r5134, %r5131, %r5132, 19;
	mov.b64 	%rd6875, {%r5134, %r5133};
	shf.l.wrap.b32 	%r5135, %r5131, %r5132, 3;
	shf.l.wrap.b32 	%r5136, %r5132, %r5131, 3;
	mov.b64 	%rd6876, {%r5136, %r5135};
	shr.u64 	%rd6877, %rd6861, 6;
	xor.b64  	%rd6878, %rd6875, %rd6877;
	xor.b64  	%rd6879, %rd6878, %rd6876;
	shf.r.wrap.b32 	%r5137, %r4740, %r4739, 1;
	shf.r.wrap.b32 	%r5138, %r4739, %r4740, 1;
	mov.b64 	%rd6880, {%r5138, %r5137};
	shf.r.wrap.b32 	%r5139, %r4740, %r4739, 8;
	shf.r.wrap.b32 	%r5140, %r4739, %r4740, 8;
	mov.b64 	%rd6881, {%r5140, %r5139};
	shr.u64 	%rd6882, %rd6308, 7;
	xor.b64  	%rd6883, %rd6880, %rd6882;
	xor.b64  	%rd6884, %rd6883, %rd6881;
	add.s64 	%rd6885, %rd6796, %rd6295;
	add.s64 	%rd6886, %rd6885, %rd6879;
	add.s64 	%rd6887, %rd6886, %rd6884;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5141,%dummy}, %rd6874;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5142}, %rd6874;
	}
	shf.r.wrap.b32 	%r5143, %r5142, %r5141, 19;
	shf.r.wrap.b32 	%r5144, %r5141, %r5142, 19;
	mov.b64 	%rd6888, {%r5144, %r5143};
	shf.l.wrap.b32 	%r5145, %r5141, %r5142, 3;
	shf.l.wrap.b32 	%r5146, %r5142, %r5141, 3;
	mov.b64 	%rd6889, {%r5146, %r5145};
	shr.u64 	%rd6890, %rd6874, 6;
	xor.b64  	%rd6891, %rd6888, %rd6890;
	xor.b64  	%rd6892, %rd6891, %rd6889;
	shf.r.wrap.b32 	%r5147, %r4752, %r4751, 1;
	shf.r.wrap.b32 	%r5148, %r4751, %r4752, 1;
	mov.b64 	%rd6893, {%r5148, %r5147};
	shf.r.wrap.b32 	%r5149, %r4752, %r4751, 8;
	shf.r.wrap.b32 	%r5150, %r4751, %r4752, 8;
	mov.b64 	%rd6894, {%r5150, %r5149};
	shr.u64 	%rd6895, %rd6321, 7;
	xor.b64  	%rd6896, %rd6893, %rd6895;
	xor.b64  	%rd6897, %rd6896, %rd6894;
	add.s64 	%rd6898, %rd6809, %rd6308;
	add.s64 	%rd6899, %rd6898, %rd6892;
	add.s64 	%rd6900, %rd6899, %rd6897;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5151,%dummy}, %rd6887;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5152}, %rd6887;
	}
	shf.r.wrap.b32 	%r5153, %r5152, %r5151, 19;
	shf.r.wrap.b32 	%r5154, %r5151, %r5152, 19;
	mov.b64 	%rd6901, {%r5154, %r5153};
	shf.l.wrap.b32 	%r5155, %r5151, %r5152, 3;
	shf.l.wrap.b32 	%r5156, %r5152, %r5151, 3;
	mov.b64 	%rd6902, {%r5156, %r5155};
	shr.u64 	%rd6903, %rd6887, 6;
	xor.b64  	%rd6904, %rd6901, %rd6903;
	xor.b64  	%rd6905, %rd6904, %rd6902;
	shf.r.wrap.b32 	%r5157, %r4764, %r4763, 1;
	shf.r.wrap.b32 	%r5158, %r4763, %r4764, 1;
	mov.b64 	%rd6906, {%r5158, %r5157};
	shf.r.wrap.b32 	%r5159, %r4764, %r4763, 8;
	shf.r.wrap.b32 	%r5160, %r4763, %r4764, 8;
	mov.b64 	%rd6907, {%r5160, %r5159};
	shr.u64 	%rd6908, %rd6334, 7;
	xor.b64  	%rd6909, %rd6906, %rd6908;
	xor.b64  	%rd6910, %rd6909, %rd6907;
	add.s64 	%rd6911, %rd6822, %rd6321;
	add.s64 	%rd6912, %rd6911, %rd6905;
	add.s64 	%rd6913, %rd6912, %rd6910;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5161,%dummy}, %rd6900;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5162}, %rd6900;
	}
	shf.r.wrap.b32 	%r5163, %r5162, %r5161, 19;
	shf.r.wrap.b32 	%r5164, %r5161, %r5162, 19;
	mov.b64 	%rd6914, {%r5164, %r5163};
	shf.l.wrap.b32 	%r5165, %r5161, %r5162, 3;
	shf.l.wrap.b32 	%r5166, %r5162, %r5161, 3;
	mov.b64 	%rd6915, {%r5166, %r5165};
	shr.u64 	%rd6916, %rd6900, 6;
	xor.b64  	%rd6917, %rd6914, %rd6916;
	xor.b64  	%rd6918, %rd6917, %rd6915;
	shf.r.wrap.b32 	%r5167, %r4776, %r4775, 1;
	shf.r.wrap.b32 	%r5168, %r4775, %r4776, 1;
	mov.b64 	%rd6919, {%r5168, %r5167};
	shf.r.wrap.b32 	%r5169, %r4776, %r4775, 8;
	shf.r.wrap.b32 	%r5170, %r4775, %r4776, 8;
	mov.b64 	%rd6920, {%r5170, %r5169};
	shr.u64 	%rd6921, %rd6347, 7;
	xor.b64  	%rd6922, %rd6919, %rd6921;
	xor.b64  	%rd6923, %rd6922, %rd6920;
	add.s64 	%rd6924, %rd6835, %rd6334;
	add.s64 	%rd6925, %rd6924, %rd6918;
	add.s64 	%rd6926, %rd6925, %rd6923;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5171,%dummy}, %rd6913;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5172}, %rd6913;
	}
	shf.r.wrap.b32 	%r5173, %r5172, %r5171, 19;
	shf.r.wrap.b32 	%r5174, %r5171, %r5172, 19;
	mov.b64 	%rd6927, {%r5174, %r5173};
	shf.l.wrap.b32 	%r5175, %r5171, %r5172, 3;
	shf.l.wrap.b32 	%r5176, %r5172, %r5171, 3;
	mov.b64 	%rd6928, {%r5176, %r5175};
	shr.u64 	%rd6929, %rd6913, 6;
	xor.b64  	%rd6930, %rd6927, %rd6929;
	xor.b64  	%rd6931, %rd6930, %rd6928;
	shf.r.wrap.b32 	%r5177, %r4786, %r4785, 1;
	shf.r.wrap.b32 	%r5178, %r4785, %r4786, 1;
	mov.b64 	%rd6932, {%r5178, %r5177};
	shf.r.wrap.b32 	%r5179, %r4786, %r4785, 8;
	shf.r.wrap.b32 	%r5180, %r4785, %r4786, 8;
	mov.b64 	%rd6933, {%r5180, %r5179};
	shr.u64 	%rd6934, %rd6360, 7;
	xor.b64  	%rd6935, %rd6932, %rd6934;
	xor.b64  	%rd6936, %rd6935, %rd6933;
	add.s64 	%rd6937, %rd6848, %rd6347;
	add.s64 	%rd6938, %rd6937, %rd6931;
	add.s64 	%rd6939, %rd6938, %rd6936;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5181,%dummy}, %rd6926;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5182}, %rd6926;
	}
	shf.r.wrap.b32 	%r5183, %r5182, %r5181, 19;
	shf.r.wrap.b32 	%r5184, %r5181, %r5182, 19;
	mov.b64 	%rd6940, {%r5184, %r5183};
	shf.l.wrap.b32 	%r5185, %r5181, %r5182, 3;
	shf.l.wrap.b32 	%r5186, %r5182, %r5181, 3;
	mov.b64 	%rd6941, {%r5186, %r5185};
	shr.u64 	%rd6942, %rd6926, 6;
	xor.b64  	%rd6943, %rd6940, %rd6942;
	xor.b64  	%rd6944, %rd6943, %rd6941;
	shf.r.wrap.b32 	%r5187, %r4796, %r4795, 1;
	shf.r.wrap.b32 	%r5188, %r4795, %r4796, 1;
	mov.b64 	%rd6945, {%r5188, %r5187};
	shf.r.wrap.b32 	%r5189, %r4796, %r4795, 8;
	shf.r.wrap.b32 	%r5190, %r4795, %r4796, 8;
	mov.b64 	%rd6946, {%r5190, %r5189};
	shr.u64 	%rd6947, %rd6373, 7;
	xor.b64  	%rd6948, %rd6945, %rd6947;
	xor.b64  	%rd6949, %rd6948, %rd6946;
	add.s64 	%rd6950, %rd6861, %rd6360;
	add.s64 	%rd6951, %rd6950, %rd6944;
	add.s64 	%rd6952, %rd6951, %rd6949;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5191,%dummy}, %rd6939;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5192}, %rd6939;
	}
	shf.r.wrap.b32 	%r5193, %r5192, %r5191, 19;
	shf.r.wrap.b32 	%r5194, %r5191, %r5192, 19;
	mov.b64 	%rd6953, {%r5194, %r5193};
	shf.l.wrap.b32 	%r5195, %r5191, %r5192, 3;
	shf.l.wrap.b32 	%r5196, %r5192, %r5191, 3;
	mov.b64 	%rd6954, {%r5196, %r5195};
	shr.u64 	%rd6955, %rd6939, 6;
	xor.b64  	%rd6956, %rd6953, %rd6955;
	xor.b64  	%rd6957, %rd6956, %rd6954;
	shf.r.wrap.b32 	%r5197, %r5062, %r5061, 1;
	shf.r.wrap.b32 	%r5198, %r5061, %r5062, 1;
	mov.b64 	%rd6958, {%r5198, %r5197};
	shf.r.wrap.b32 	%r5199, %r5062, %r5061, 8;
	shf.r.wrap.b32 	%r5200, %r5061, %r5062, 8;
	mov.b64 	%rd6959, {%r5200, %r5199};
	shr.u64 	%rd6960, %rd6386, 7;
	xor.b64  	%rd6961, %rd6958, %rd6960;
	xor.b64  	%rd6962, %rd6961, %rd6959;
	add.s64 	%rd6963, %rd6874, %rd6373;
	add.s64 	%rd6964, %rd6963, %rd6957;
	add.s64 	%rd6965, %rd6964, %rd6962;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5201,%dummy}, %rd6952;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5202}, %rd6952;
	}
	shf.r.wrap.b32 	%r5203, %r5202, %r5201, 19;
	shf.r.wrap.b32 	%r5204, %r5201, %r5202, 19;
	mov.b64 	%rd6966, {%r5204, %r5203};
	shf.l.wrap.b32 	%r5205, %r5201, %r5202, 3;
	shf.l.wrap.b32 	%r5206, %r5202, %r5201, 3;
	mov.b64 	%rd6967, {%r5206, %r5205};
	shr.u64 	%rd6968, %rd6952, 6;
	xor.b64  	%rd6969, %rd6966, %rd6968;
	xor.b64  	%rd6970, %rd6969, %rd6967;
	shf.r.wrap.b32 	%r5207, %r5072, %r5071, 1;
	shf.r.wrap.b32 	%r5208, %r5071, %r5072, 1;
	mov.b64 	%rd6971, {%r5208, %r5207};
	shf.r.wrap.b32 	%r5209, %r5072, %r5071, 8;
	shf.r.wrap.b32 	%r5210, %r5071, %r5072, 8;
	mov.b64 	%rd6972, {%r5210, %r5209};
	shr.u64 	%rd6973, %rd6399, 7;
	xor.b64  	%rd6974, %rd6971, %rd6973;
	xor.b64  	%rd6975, %rd6974, %rd6972;
	add.s64 	%rd6976, %rd6887, %rd6386;
	add.s64 	%rd6977, %rd6976, %rd6970;
	add.s64 	%rd6978, %rd6977, %rd6975;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5211,%dummy}, %rd6965;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5212}, %rd6965;
	}
	shf.r.wrap.b32 	%r5213, %r5212, %r5211, 19;
	shf.r.wrap.b32 	%r5214, %r5211, %r5212, 19;
	mov.b64 	%rd6979, {%r5214, %r5213};
	shf.l.wrap.b32 	%r5215, %r5211, %r5212, 3;
	shf.l.wrap.b32 	%r5216, %r5212, %r5211, 3;
	mov.b64 	%rd6980, {%r5216, %r5215};
	shr.u64 	%rd6981, %rd6965, 6;
	xor.b64  	%rd6982, %rd6979, %rd6981;
	xor.b64  	%rd6983, %rd6982, %rd6980;
	shf.r.wrap.b32 	%r5217, %r5082, %r5081, 1;
	shf.r.wrap.b32 	%r5218, %r5081, %r5082, 1;
	mov.b64 	%rd6984, {%r5218, %r5217};
	shf.r.wrap.b32 	%r5219, %r5082, %r5081, 8;
	shf.r.wrap.b32 	%r5220, %r5081, %r5082, 8;
	mov.b64 	%rd6985, {%r5220, %r5219};
	shr.u64 	%rd6986, %rd6796, 7;
	xor.b64  	%rd6987, %rd6984, %rd6986;
	xor.b64  	%rd6988, %rd6987, %rd6985;
	add.s64 	%rd6989, %rd6900, %rd6399;
	add.s64 	%rd6990, %rd6989, %rd6983;
	add.s64 	%rd6991, %rd6990, %rd6988;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5221,%dummy}, %rd6772;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5222}, %rd6772;
	}
	shf.r.wrap.b32 	%r5223, %r5222, %r5221, 14;
	shf.r.wrap.b32 	%r5224, %r5221, %r5222, 14;
	mov.b64 	%rd6992, {%r5224, %r5223};
	shf.r.wrap.b32 	%r5225, %r5222, %r5221, 18;
	shf.r.wrap.b32 	%r5226, %r5221, %r5222, 18;
	mov.b64 	%rd6993, {%r5226, %r5225};
	xor.b64  	%rd6994, %rd6993, %rd6992;
	shf.l.wrap.b32 	%r5227, %r5221, %r5222, 23;
	shf.l.wrap.b32 	%r5228, %r5222, %r5221, 23;
	mov.b64 	%rd6995, {%r5228, %r5227};
	xor.b64  	%rd6996, %rd6994, %rd6995;
	xor.b64  	%rd6997, %rd6748, %rd6724;
	and.b64  	%rd6998, %rd6997, %rd6772;
	xor.b64  	%rd6999, %rd6998, %rd6724;
	add.s64 	%rd7000, %rd6999, %rd6700;
	add.s64 	%rd7001, %rd7000, %rd6796;
	add.s64 	%rd7002, %rd7001, %rd12686;
	add.s64 	%rd7003, %rd7002, %rd6996;
	add.s64 	%rd7004, %rd7003, %rd6711;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5229,%dummy}, %rd6783;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5230}, %rd6783;
	}
	shf.r.wrap.b32 	%r5231, %r5230, %r5229, 28;
	shf.r.wrap.b32 	%r5232, %r5229, %r5230, 28;
	mov.b64 	%rd7005, {%r5232, %r5231};
	shf.l.wrap.b32 	%r5233, %r5229, %r5230, 30;
	shf.l.wrap.b32 	%r5234, %r5230, %r5229, 30;
	mov.b64 	%rd7006, {%r5234, %r5233};
	xor.b64  	%rd7007, %rd7006, %rd7005;
	shf.l.wrap.b32 	%r5235, %r5229, %r5230, 25;
	shf.l.wrap.b32 	%r5236, %r5230, %r5229, 25;
	mov.b64 	%rd7008, {%r5236, %r5235};
	xor.b64  	%rd7009, %rd7007, %rd7008;
	xor.b64  	%rd7010, %rd6783, %rd6735;
	xor.b64  	%rd7011, %rd6783, %rd6759;
	and.b64  	%rd7012, %rd7011, %rd7010;
	xor.b64  	%rd7013, %rd7012, %rd6783;
	add.s64 	%rd7014, %rd7003, %rd7013;
	add.s64 	%rd7015, %rd7014, %rd7009;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5237,%dummy}, %rd7004;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5238}, %rd7004;
	}
	shf.r.wrap.b32 	%r5239, %r5238, %r5237, 14;
	shf.r.wrap.b32 	%r5240, %r5237, %r5238, 14;
	mov.b64 	%rd7016, {%r5240, %r5239};
	shf.r.wrap.b32 	%r5241, %r5238, %r5237, 18;
	shf.r.wrap.b32 	%r5242, %r5237, %r5238, 18;
	mov.b64 	%rd7017, {%r5242, %r5241};
	xor.b64  	%rd7018, %rd7017, %rd7016;
	shf.l.wrap.b32 	%r5243, %r5237, %r5238, 23;
	shf.l.wrap.b32 	%r5244, %r5238, %r5237, 23;
	mov.b64 	%rd7019, {%r5244, %r5243};
	xor.b64  	%rd7020, %rd7018, %rd7019;
	xor.b64  	%rd7021, %rd6772, %rd6748;
	and.b64  	%rd7022, %rd7004, %rd7021;
	xor.b64  	%rd7023, %rd7022, %rd6748;
	add.s64 	%rd7024, %rd6809, %rd6724;
	add.s64 	%rd7025, %rd7024, %rd12687;
	add.s64 	%rd7026, %rd7025, %rd7023;
	add.s64 	%rd7027, %rd7026, %rd7020;
	add.s64 	%rd7028, %rd7027, %rd6735;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5245,%dummy}, %rd7015;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5246}, %rd7015;
	}
	shf.r.wrap.b32 	%r5247, %r5246, %r5245, 28;
	shf.r.wrap.b32 	%r5248, %r5245, %r5246, 28;
	mov.b64 	%rd7029, {%r5248, %r5247};
	shf.l.wrap.b32 	%r5249, %r5245, %r5246, 30;
	shf.l.wrap.b32 	%r5250, %r5246, %r5245, 30;
	mov.b64 	%rd7030, {%r5250, %r5249};
	xor.b64  	%rd7031, %rd7030, %rd7029;
	shf.l.wrap.b32 	%r5251, %r5245, %r5246, 25;
	shf.l.wrap.b32 	%r5252, %r5246, %r5245, 25;
	mov.b64 	%rd7032, {%r5252, %r5251};
	xor.b64  	%rd7033, %rd7031, %rd7032;
	xor.b64  	%rd7034, %rd7015, %rd6759;
	xor.b64  	%rd7035, %rd7015, %rd6783;
	and.b64  	%rd7036, %rd7035, %rd7034;
	xor.b64  	%rd7037, %rd7036, %rd7015;
	add.s64 	%rd7038, %rd7027, %rd7037;
	add.s64 	%rd7039, %rd7038, %rd7033;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5253,%dummy}, %rd7028;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5254}, %rd7028;
	}
	shf.r.wrap.b32 	%r5255, %r5254, %r5253, 14;
	shf.r.wrap.b32 	%r5256, %r5253, %r5254, 14;
	mov.b64 	%rd7040, {%r5256, %r5255};
	shf.r.wrap.b32 	%r5257, %r5254, %r5253, 18;
	shf.r.wrap.b32 	%r5258, %r5253, %r5254, 18;
	mov.b64 	%rd7041, {%r5258, %r5257};
	xor.b64  	%rd7042, %rd7041, %rd7040;
	shf.l.wrap.b32 	%r5259, %r5253, %r5254, 23;
	shf.l.wrap.b32 	%r5260, %r5254, %r5253, 23;
	mov.b64 	%rd7043, {%r5260, %r5259};
	xor.b64  	%rd7044, %rd7042, %rd7043;
	xor.b64  	%rd7045, %rd7004, %rd6772;
	and.b64  	%rd7046, %rd7028, %rd7045;
	xor.b64  	%rd7047, %rd7046, %rd6772;
	add.s64 	%rd7048, %rd6822, %rd6748;
	add.s64 	%rd7049, %rd7048, %rd12688;
	add.s64 	%rd7050, %rd7049, %rd7047;
	add.s64 	%rd7051, %rd7050, %rd7044;
	add.s64 	%rd7052, %rd7051, %rd6759;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5261,%dummy}, %rd7039;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5262}, %rd7039;
	}
	shf.r.wrap.b32 	%r5263, %r5262, %r5261, 28;
	shf.r.wrap.b32 	%r5264, %r5261, %r5262, 28;
	mov.b64 	%rd7053, {%r5264, %r5263};
	shf.l.wrap.b32 	%r5265, %r5261, %r5262, 30;
	shf.l.wrap.b32 	%r5266, %r5262, %r5261, 30;
	mov.b64 	%rd7054, {%r5266, %r5265};
	xor.b64  	%rd7055, %rd7054, %rd7053;
	shf.l.wrap.b32 	%r5267, %r5261, %r5262, 25;
	shf.l.wrap.b32 	%r5268, %r5262, %r5261, 25;
	mov.b64 	%rd7056, {%r5268, %r5267};
	xor.b64  	%rd7057, %rd7055, %rd7056;
	xor.b64  	%rd7058, %rd7039, %rd6783;
	xor.b64  	%rd7059, %rd7039, %rd7015;
	and.b64  	%rd7060, %rd7059, %rd7058;
	xor.b64  	%rd7061, %rd7060, %rd7039;
	add.s64 	%rd7062, %rd7051, %rd7061;
	add.s64 	%rd7063, %rd7062, %rd7057;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5269,%dummy}, %rd7052;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5270}, %rd7052;
	}
	shf.r.wrap.b32 	%r5271, %r5270, %r5269, 14;
	shf.r.wrap.b32 	%r5272, %r5269, %r5270, 14;
	mov.b64 	%rd7064, {%r5272, %r5271};
	shf.r.wrap.b32 	%r5273, %r5270, %r5269, 18;
	shf.r.wrap.b32 	%r5274, %r5269, %r5270, 18;
	mov.b64 	%rd7065, {%r5274, %r5273};
	xor.b64  	%rd7066, %rd7065, %rd7064;
	shf.l.wrap.b32 	%r5275, %r5269, %r5270, 23;
	shf.l.wrap.b32 	%r5276, %r5270, %r5269, 23;
	mov.b64 	%rd7067, {%r5276, %r5275};
	xor.b64  	%rd7068, %rd7066, %rd7067;
	xor.b64  	%rd7069, %rd7028, %rd7004;
	and.b64  	%rd7070, %rd7052, %rd7069;
	xor.b64  	%rd7071, %rd7070, %rd7004;
	add.s64 	%rd7072, %rd6835, %rd6772;
	add.s64 	%rd7073, %rd7072, %rd12689;
	add.s64 	%rd7074, %rd7073, %rd7071;
	add.s64 	%rd7075, %rd7074, %rd7068;
	add.s64 	%rd7076, %rd7075, %rd6783;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5277,%dummy}, %rd7063;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5278}, %rd7063;
	}
	shf.r.wrap.b32 	%r5279, %r5278, %r5277, 28;
	shf.r.wrap.b32 	%r5280, %r5277, %r5278, 28;
	mov.b64 	%rd7077, {%r5280, %r5279};
	shf.l.wrap.b32 	%r5281, %r5277, %r5278, 30;
	shf.l.wrap.b32 	%r5282, %r5278, %r5277, 30;
	mov.b64 	%rd7078, {%r5282, %r5281};
	xor.b64  	%rd7079, %rd7078, %rd7077;
	shf.l.wrap.b32 	%r5283, %r5277, %r5278, 25;
	shf.l.wrap.b32 	%r5284, %r5278, %r5277, 25;
	mov.b64 	%rd7080, {%r5284, %r5283};
	xor.b64  	%rd7081, %rd7079, %rd7080;
	xor.b64  	%rd7082, %rd7063, %rd7015;
	xor.b64  	%rd7083, %rd7063, %rd7039;
	and.b64  	%rd7084, %rd7083, %rd7082;
	xor.b64  	%rd7085, %rd7084, %rd7063;
	add.s64 	%rd7086, %rd7075, %rd7085;
	add.s64 	%rd7087, %rd7086, %rd7081;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5285,%dummy}, %rd7076;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5286}, %rd7076;
	}
	shf.r.wrap.b32 	%r5287, %r5286, %r5285, 14;
	shf.r.wrap.b32 	%r5288, %r5285, %r5286, 14;
	mov.b64 	%rd7088, {%r5288, %r5287};
	shf.r.wrap.b32 	%r5289, %r5286, %r5285, 18;
	shf.r.wrap.b32 	%r5290, %r5285, %r5286, 18;
	mov.b64 	%rd7089, {%r5290, %r5289};
	xor.b64  	%rd7090, %rd7089, %rd7088;
	shf.l.wrap.b32 	%r5291, %r5285, %r5286, 23;
	shf.l.wrap.b32 	%r5292, %r5286, %r5285, 23;
	mov.b64 	%rd7091, {%r5292, %r5291};
	xor.b64  	%rd7092, %rd7090, %rd7091;
	xor.b64  	%rd7093, %rd7052, %rd7028;
	and.b64  	%rd7094, %rd7076, %rd7093;
	xor.b64  	%rd7095, %rd7094, %rd7028;
	add.s64 	%rd7096, %rd7004, %rd6848;
	add.s64 	%rd7097, %rd7096, %rd12690;
	add.s64 	%rd7098, %rd7097, %rd7095;
	add.s64 	%rd7099, %rd7098, %rd7092;
	add.s64 	%rd7100, %rd7099, %rd7015;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5293,%dummy}, %rd7087;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5294}, %rd7087;
	}
	shf.r.wrap.b32 	%r5295, %r5294, %r5293, 28;
	shf.r.wrap.b32 	%r5296, %r5293, %r5294, 28;
	mov.b64 	%rd7101, {%r5296, %r5295};
	shf.l.wrap.b32 	%r5297, %r5293, %r5294, 30;
	shf.l.wrap.b32 	%r5298, %r5294, %r5293, 30;
	mov.b64 	%rd7102, {%r5298, %r5297};
	xor.b64  	%rd7103, %rd7102, %rd7101;
	shf.l.wrap.b32 	%r5299, %r5293, %r5294, 25;
	shf.l.wrap.b32 	%r5300, %r5294, %r5293, 25;
	mov.b64 	%rd7104, {%r5300, %r5299};
	xor.b64  	%rd7105, %rd7103, %rd7104;
	xor.b64  	%rd7106, %rd7087, %rd7039;
	xor.b64  	%rd7107, %rd7087, %rd7063;
	and.b64  	%rd7108, %rd7107, %rd7106;
	xor.b64  	%rd7109, %rd7108, %rd7087;
	add.s64 	%rd7110, %rd7099, %rd7109;
	add.s64 	%rd7111, %rd7110, %rd7105;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5301,%dummy}, %rd7100;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5302}, %rd7100;
	}
	shf.r.wrap.b32 	%r5303, %r5302, %r5301, 14;
	shf.r.wrap.b32 	%r5304, %r5301, %r5302, 14;
	mov.b64 	%rd7112, {%r5304, %r5303};
	shf.r.wrap.b32 	%r5305, %r5302, %r5301, 18;
	shf.r.wrap.b32 	%r5306, %r5301, %r5302, 18;
	mov.b64 	%rd7113, {%r5306, %r5305};
	xor.b64  	%rd7114, %rd7113, %rd7112;
	shf.l.wrap.b32 	%r5307, %r5301, %r5302, 23;
	shf.l.wrap.b32 	%r5308, %r5302, %r5301, 23;
	mov.b64 	%rd7115, {%r5308, %r5307};
	xor.b64  	%rd7116, %rd7114, %rd7115;
	xor.b64  	%rd7117, %rd7076, %rd7052;
	and.b64  	%rd7118, %rd7100, %rd7117;
	xor.b64  	%rd7119, %rd7118, %rd7052;
	add.s64 	%rd7120, %rd7028, %rd6861;
	add.s64 	%rd7121, %rd7120, %rd12691;
	add.s64 	%rd7122, %rd7121, %rd7119;
	add.s64 	%rd7123, %rd7122, %rd7116;
	add.s64 	%rd7124, %rd7123, %rd7039;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5309,%dummy}, %rd7111;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5310}, %rd7111;
	}
	shf.r.wrap.b32 	%r5311, %r5310, %r5309, 28;
	shf.r.wrap.b32 	%r5312, %r5309, %r5310, 28;
	mov.b64 	%rd7125, {%r5312, %r5311};
	shf.l.wrap.b32 	%r5313, %r5309, %r5310, 30;
	shf.l.wrap.b32 	%r5314, %r5310, %r5309, 30;
	mov.b64 	%rd7126, {%r5314, %r5313};
	xor.b64  	%rd7127, %rd7126, %rd7125;
	shf.l.wrap.b32 	%r5315, %r5309, %r5310, 25;
	shf.l.wrap.b32 	%r5316, %r5310, %r5309, 25;
	mov.b64 	%rd7128, {%r5316, %r5315};
	xor.b64  	%rd7129, %rd7127, %rd7128;
	xor.b64  	%rd7130, %rd7111, %rd7063;
	xor.b64  	%rd7131, %rd7111, %rd7087;
	and.b64  	%rd7132, %rd7131, %rd7130;
	xor.b64  	%rd7133, %rd7132, %rd7111;
	add.s64 	%rd7134, %rd7123, %rd7133;
	add.s64 	%rd7135, %rd7134, %rd7129;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5317,%dummy}, %rd7124;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5318}, %rd7124;
	}
	shf.r.wrap.b32 	%r5319, %r5318, %r5317, 14;
	shf.r.wrap.b32 	%r5320, %r5317, %r5318, 14;
	mov.b64 	%rd7136, {%r5320, %r5319};
	shf.r.wrap.b32 	%r5321, %r5318, %r5317, 18;
	shf.r.wrap.b32 	%r5322, %r5317, %r5318, 18;
	mov.b64 	%rd7137, {%r5322, %r5321};
	xor.b64  	%rd7138, %rd7137, %rd7136;
	shf.l.wrap.b32 	%r5323, %r5317, %r5318, 23;
	shf.l.wrap.b32 	%r5324, %r5318, %r5317, 23;
	mov.b64 	%rd7139, {%r5324, %r5323};
	xor.b64  	%rd7140, %rd7138, %rd7139;
	xor.b64  	%rd7141, %rd7100, %rd7076;
	and.b64  	%rd7142, %rd7124, %rd7141;
	xor.b64  	%rd7143, %rd7142, %rd7076;
	add.s64 	%rd7144, %rd7052, %rd6874;
	add.s64 	%rd7145, %rd7144, %rd12692;
	add.s64 	%rd7146, %rd7145, %rd7143;
	add.s64 	%rd7147, %rd7146, %rd7140;
	add.s64 	%rd7148, %rd7147, %rd7063;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5325,%dummy}, %rd7135;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5326}, %rd7135;
	}
	shf.r.wrap.b32 	%r5327, %r5326, %r5325, 28;
	shf.r.wrap.b32 	%r5328, %r5325, %r5326, 28;
	mov.b64 	%rd7149, {%r5328, %r5327};
	shf.l.wrap.b32 	%r5329, %r5325, %r5326, 30;
	shf.l.wrap.b32 	%r5330, %r5326, %r5325, 30;
	mov.b64 	%rd7150, {%r5330, %r5329};
	xor.b64  	%rd7151, %rd7150, %rd7149;
	shf.l.wrap.b32 	%r5331, %r5325, %r5326, 25;
	shf.l.wrap.b32 	%r5332, %r5326, %r5325, 25;
	mov.b64 	%rd7152, {%r5332, %r5331};
	xor.b64  	%rd7153, %rd7151, %rd7152;
	xor.b64  	%rd7154, %rd7135, %rd7087;
	xor.b64  	%rd7155, %rd7135, %rd7111;
	and.b64  	%rd7156, %rd7155, %rd7154;
	xor.b64  	%rd7157, %rd7156, %rd7135;
	add.s64 	%rd7158, %rd7147, %rd7157;
	add.s64 	%rd7159, %rd7158, %rd7153;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5333,%dummy}, %rd7148;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5334}, %rd7148;
	}
	shf.r.wrap.b32 	%r5335, %r5334, %r5333, 14;
	shf.r.wrap.b32 	%r5336, %r5333, %r5334, 14;
	mov.b64 	%rd7160, {%r5336, %r5335};
	shf.r.wrap.b32 	%r5337, %r5334, %r5333, 18;
	shf.r.wrap.b32 	%r5338, %r5333, %r5334, 18;
	mov.b64 	%rd7161, {%r5338, %r5337};
	xor.b64  	%rd7162, %rd7161, %rd7160;
	shf.l.wrap.b32 	%r5339, %r5333, %r5334, 23;
	shf.l.wrap.b32 	%r5340, %r5334, %r5333, 23;
	mov.b64 	%rd7163, {%r5340, %r5339};
	xor.b64  	%rd7164, %rd7162, %rd7163;
	xor.b64  	%rd7165, %rd7124, %rd7100;
	and.b64  	%rd7166, %rd7148, %rd7165;
	xor.b64  	%rd7167, %rd7166, %rd7100;
	add.s64 	%rd7168, %rd7076, %rd6887;
	add.s64 	%rd7169, %rd7168, %rd12693;
	add.s64 	%rd7170, %rd7169, %rd7167;
	add.s64 	%rd7171, %rd7170, %rd7164;
	add.s64 	%rd7172, %rd7171, %rd7087;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5341,%dummy}, %rd7159;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5342}, %rd7159;
	}
	shf.r.wrap.b32 	%r5343, %r5342, %r5341, 28;
	shf.r.wrap.b32 	%r5344, %r5341, %r5342, 28;
	mov.b64 	%rd7173, {%r5344, %r5343};
	shf.l.wrap.b32 	%r5345, %r5341, %r5342, 30;
	shf.l.wrap.b32 	%r5346, %r5342, %r5341, 30;
	mov.b64 	%rd7174, {%r5346, %r5345};
	xor.b64  	%rd7175, %rd7174, %rd7173;
	shf.l.wrap.b32 	%r5347, %r5341, %r5342, 25;
	shf.l.wrap.b32 	%r5348, %r5342, %r5341, 25;
	mov.b64 	%rd7176, {%r5348, %r5347};
	xor.b64  	%rd7177, %rd7175, %rd7176;
	xor.b64  	%rd7178, %rd7159, %rd7111;
	xor.b64  	%rd7179, %rd7159, %rd7135;
	and.b64  	%rd7180, %rd7179, %rd7178;
	xor.b64  	%rd7181, %rd7180, %rd7159;
	add.s64 	%rd7182, %rd7171, %rd7181;
	add.s64 	%rd7183, %rd7182, %rd7177;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5349,%dummy}, %rd7172;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5350}, %rd7172;
	}
	shf.r.wrap.b32 	%r5351, %r5350, %r5349, 14;
	shf.r.wrap.b32 	%r5352, %r5349, %r5350, 14;
	mov.b64 	%rd7184, {%r5352, %r5351};
	shf.r.wrap.b32 	%r5353, %r5350, %r5349, 18;
	shf.r.wrap.b32 	%r5354, %r5349, %r5350, 18;
	mov.b64 	%rd7185, {%r5354, %r5353};
	xor.b64  	%rd7186, %rd7185, %rd7184;
	shf.l.wrap.b32 	%r5355, %r5349, %r5350, 23;
	shf.l.wrap.b32 	%r5356, %r5350, %r5349, 23;
	mov.b64 	%rd7187, {%r5356, %r5355};
	xor.b64  	%rd7188, %rd7186, %rd7187;
	xor.b64  	%rd7189, %rd7148, %rd7124;
	and.b64  	%rd7190, %rd7172, %rd7189;
	xor.b64  	%rd7191, %rd7190, %rd7124;
	add.s64 	%rd7192, %rd7100, %rd6900;
	add.s64 	%rd7193, %rd7192, %rd12694;
	add.s64 	%rd7194, %rd7193, %rd7191;
	add.s64 	%rd7195, %rd7194, %rd7188;
	add.s64 	%rd7196, %rd7195, %rd7111;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5357,%dummy}, %rd7183;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5358}, %rd7183;
	}
	shf.r.wrap.b32 	%r5359, %r5358, %r5357, 28;
	shf.r.wrap.b32 	%r5360, %r5357, %r5358, 28;
	mov.b64 	%rd7197, {%r5360, %r5359};
	shf.l.wrap.b32 	%r5361, %r5357, %r5358, 30;
	shf.l.wrap.b32 	%r5362, %r5358, %r5357, 30;
	mov.b64 	%rd7198, {%r5362, %r5361};
	xor.b64  	%rd7199, %rd7198, %rd7197;
	shf.l.wrap.b32 	%r5363, %r5357, %r5358, 25;
	shf.l.wrap.b32 	%r5364, %r5358, %r5357, 25;
	mov.b64 	%rd7200, {%r5364, %r5363};
	xor.b64  	%rd7201, %rd7199, %rd7200;
	xor.b64  	%rd7202, %rd7183, %rd7135;
	xor.b64  	%rd7203, %rd7183, %rd7159;
	and.b64  	%rd7204, %rd7203, %rd7202;
	xor.b64  	%rd7205, %rd7204, %rd7183;
	add.s64 	%rd7206, %rd7195, %rd7205;
	add.s64 	%rd7207, %rd7206, %rd7201;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5365,%dummy}, %rd7196;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5366}, %rd7196;
	}
	shf.r.wrap.b32 	%r5367, %r5366, %r5365, 14;
	shf.r.wrap.b32 	%r5368, %r5365, %r5366, 14;
	mov.b64 	%rd7208, {%r5368, %r5367};
	shf.r.wrap.b32 	%r5369, %r5366, %r5365, 18;
	shf.r.wrap.b32 	%r5370, %r5365, %r5366, 18;
	mov.b64 	%rd7209, {%r5370, %r5369};
	xor.b64  	%rd7210, %rd7209, %rd7208;
	shf.l.wrap.b32 	%r5371, %r5365, %r5366, 23;
	shf.l.wrap.b32 	%r5372, %r5366, %r5365, 23;
	mov.b64 	%rd7211, {%r5372, %r5371};
	xor.b64  	%rd7212, %rd7210, %rd7211;
	xor.b64  	%rd7213, %rd7172, %rd7148;
	and.b64  	%rd7214, %rd7196, %rd7213;
	xor.b64  	%rd7215, %rd7214, %rd7148;
	add.s64 	%rd7216, %rd7124, %rd6913;
	add.s64 	%rd7217, %rd7216, %rd12695;
	add.s64 	%rd7218, %rd7217, %rd7215;
	add.s64 	%rd7219, %rd7218, %rd7212;
	add.s64 	%rd7220, %rd7219, %rd7135;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5373,%dummy}, %rd7207;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5374}, %rd7207;
	}
	shf.r.wrap.b32 	%r5375, %r5374, %r5373, 28;
	shf.r.wrap.b32 	%r5376, %r5373, %r5374, 28;
	mov.b64 	%rd7221, {%r5376, %r5375};
	shf.l.wrap.b32 	%r5377, %r5373, %r5374, 30;
	shf.l.wrap.b32 	%r5378, %r5374, %r5373, 30;
	mov.b64 	%rd7222, {%r5378, %r5377};
	xor.b64  	%rd7223, %rd7222, %rd7221;
	shf.l.wrap.b32 	%r5379, %r5373, %r5374, 25;
	shf.l.wrap.b32 	%r5380, %r5374, %r5373, 25;
	mov.b64 	%rd7224, {%r5380, %r5379};
	xor.b64  	%rd7225, %rd7223, %rd7224;
	xor.b64  	%rd7226, %rd7207, %rd7159;
	xor.b64  	%rd7227, %rd7207, %rd7183;
	and.b64  	%rd7228, %rd7227, %rd7226;
	xor.b64  	%rd7229, %rd7228, %rd7207;
	add.s64 	%rd7230, %rd7219, %rd7229;
	add.s64 	%rd7231, %rd7230, %rd7225;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5381,%dummy}, %rd7220;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5382}, %rd7220;
	}
	shf.r.wrap.b32 	%r5383, %r5382, %r5381, 14;
	shf.r.wrap.b32 	%r5384, %r5381, %r5382, 14;
	mov.b64 	%rd7232, {%r5384, %r5383};
	shf.r.wrap.b32 	%r5385, %r5382, %r5381, 18;
	shf.r.wrap.b32 	%r5386, %r5381, %r5382, 18;
	mov.b64 	%rd7233, {%r5386, %r5385};
	xor.b64  	%rd7234, %rd7233, %rd7232;
	shf.l.wrap.b32 	%r5387, %r5381, %r5382, 23;
	shf.l.wrap.b32 	%r5388, %r5382, %r5381, 23;
	mov.b64 	%rd7235, {%r5388, %r5387};
	xor.b64  	%rd7236, %rd7234, %rd7235;
	xor.b64  	%rd7237, %rd7196, %rd7172;
	and.b64  	%rd7238, %rd7220, %rd7237;
	xor.b64  	%rd7239, %rd7238, %rd7172;
	add.s64 	%rd7240, %rd7148, %rd6926;
	add.s64 	%rd7241, %rd7240, %rd12696;
	add.s64 	%rd7242, %rd7241, %rd7239;
	add.s64 	%rd7243, %rd7242, %rd7236;
	add.s64 	%rd7244, %rd7243, %rd7159;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5389,%dummy}, %rd7231;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5390}, %rd7231;
	}
	shf.r.wrap.b32 	%r5391, %r5390, %r5389, 28;
	shf.r.wrap.b32 	%r5392, %r5389, %r5390, 28;
	mov.b64 	%rd7245, {%r5392, %r5391};
	shf.l.wrap.b32 	%r5393, %r5389, %r5390, 30;
	shf.l.wrap.b32 	%r5394, %r5390, %r5389, 30;
	mov.b64 	%rd7246, {%r5394, %r5393};
	xor.b64  	%rd7247, %rd7246, %rd7245;
	shf.l.wrap.b32 	%r5395, %r5389, %r5390, 25;
	shf.l.wrap.b32 	%r5396, %r5390, %r5389, 25;
	mov.b64 	%rd7248, {%r5396, %r5395};
	xor.b64  	%rd7249, %rd7247, %rd7248;
	xor.b64  	%rd7250, %rd7231, %rd7183;
	xor.b64  	%rd7251, %rd7231, %rd7207;
	and.b64  	%rd7252, %rd7251, %rd7250;
	xor.b64  	%rd7253, %rd7252, %rd7231;
	add.s64 	%rd7254, %rd7243, %rd7253;
	add.s64 	%rd7255, %rd7254, %rd7249;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5397,%dummy}, %rd7244;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5398}, %rd7244;
	}
	shf.r.wrap.b32 	%r5399, %r5398, %r5397, 14;
	shf.r.wrap.b32 	%r5400, %r5397, %r5398, 14;
	mov.b64 	%rd7256, {%r5400, %r5399};
	shf.r.wrap.b32 	%r5401, %r5398, %r5397, 18;
	shf.r.wrap.b32 	%r5402, %r5397, %r5398, 18;
	mov.b64 	%rd7257, {%r5402, %r5401};
	xor.b64  	%rd7258, %rd7257, %rd7256;
	shf.l.wrap.b32 	%r5403, %r5397, %r5398, 23;
	shf.l.wrap.b32 	%r5404, %r5398, %r5397, 23;
	mov.b64 	%rd7259, {%r5404, %r5403};
	xor.b64  	%rd7260, %rd7258, %rd7259;
	xor.b64  	%rd7261, %rd7220, %rd7196;
	and.b64  	%rd7262, %rd7244, %rd7261;
	xor.b64  	%rd7263, %rd7262, %rd7196;
	add.s64 	%rd7264, %rd7172, %rd6939;
	add.s64 	%rd7265, %rd7264, %rd12697;
	add.s64 	%rd7266, %rd7265, %rd7263;
	add.s64 	%rd7267, %rd7266, %rd7260;
	add.s64 	%rd7268, %rd7267, %rd7183;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5405,%dummy}, %rd7255;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5406}, %rd7255;
	}
	shf.r.wrap.b32 	%r5407, %r5406, %r5405, 28;
	shf.r.wrap.b32 	%r5408, %r5405, %r5406, 28;
	mov.b64 	%rd7269, {%r5408, %r5407};
	shf.l.wrap.b32 	%r5409, %r5405, %r5406, 30;
	shf.l.wrap.b32 	%r5410, %r5406, %r5405, 30;
	mov.b64 	%rd7270, {%r5410, %r5409};
	xor.b64  	%rd7271, %rd7270, %rd7269;
	shf.l.wrap.b32 	%r5411, %r5405, %r5406, 25;
	shf.l.wrap.b32 	%r5412, %r5406, %r5405, 25;
	mov.b64 	%rd7272, {%r5412, %r5411};
	xor.b64  	%rd7273, %rd7271, %rd7272;
	xor.b64  	%rd7274, %rd7255, %rd7207;
	xor.b64  	%rd7275, %rd7255, %rd7231;
	and.b64  	%rd7276, %rd7275, %rd7274;
	xor.b64  	%rd7277, %rd7276, %rd7255;
	add.s64 	%rd7278, %rd7267, %rd7277;
	add.s64 	%rd7279, %rd7278, %rd7273;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5413,%dummy}, %rd7268;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5414}, %rd7268;
	}
	shf.r.wrap.b32 	%r5415, %r5414, %r5413, 14;
	shf.r.wrap.b32 	%r5416, %r5413, %r5414, 14;
	mov.b64 	%rd7280, {%r5416, %r5415};
	shf.r.wrap.b32 	%r5417, %r5414, %r5413, 18;
	shf.r.wrap.b32 	%r5418, %r5413, %r5414, 18;
	mov.b64 	%rd7281, {%r5418, %r5417};
	xor.b64  	%rd7282, %rd7281, %rd7280;
	shf.l.wrap.b32 	%r5419, %r5413, %r5414, 23;
	shf.l.wrap.b32 	%r5420, %r5414, %r5413, 23;
	mov.b64 	%rd7283, {%r5420, %r5419};
	xor.b64  	%rd7284, %rd7282, %rd7283;
	xor.b64  	%rd7285, %rd7244, %rd7220;
	and.b64  	%rd7286, %rd7268, %rd7285;
	xor.b64  	%rd7287, %rd7286, %rd7220;
	add.s64 	%rd7288, %rd7196, %rd6952;
	add.s64 	%rd7289, %rd7288, %rd12698;
	add.s64 	%rd7290, %rd7289, %rd7287;
	add.s64 	%rd7291, %rd7290, %rd7284;
	add.s64 	%rd7292, %rd7291, %rd7207;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5421,%dummy}, %rd7279;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5422}, %rd7279;
	}
	shf.r.wrap.b32 	%r5423, %r5422, %r5421, 28;
	shf.r.wrap.b32 	%r5424, %r5421, %r5422, 28;
	mov.b64 	%rd7293, {%r5424, %r5423};
	shf.l.wrap.b32 	%r5425, %r5421, %r5422, 30;
	shf.l.wrap.b32 	%r5426, %r5422, %r5421, 30;
	mov.b64 	%rd7294, {%r5426, %r5425};
	xor.b64  	%rd7295, %rd7294, %rd7293;
	shf.l.wrap.b32 	%r5427, %r5421, %r5422, 25;
	shf.l.wrap.b32 	%r5428, %r5422, %r5421, 25;
	mov.b64 	%rd7296, {%r5428, %r5427};
	xor.b64  	%rd7297, %rd7295, %rd7296;
	xor.b64  	%rd7298, %rd7279, %rd7231;
	xor.b64  	%rd7299, %rd7279, %rd7255;
	and.b64  	%rd7300, %rd7299, %rd7298;
	xor.b64  	%rd7301, %rd7300, %rd7279;
	add.s64 	%rd7302, %rd7291, %rd7301;
	add.s64 	%rd7303, %rd7302, %rd7297;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5429,%dummy}, %rd7292;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5430}, %rd7292;
	}
	shf.r.wrap.b32 	%r5431, %r5430, %r5429, 14;
	shf.r.wrap.b32 	%r5432, %r5429, %r5430, 14;
	mov.b64 	%rd7304, {%r5432, %r5431};
	shf.r.wrap.b32 	%r5433, %r5430, %r5429, 18;
	shf.r.wrap.b32 	%r5434, %r5429, %r5430, 18;
	mov.b64 	%rd7305, {%r5434, %r5433};
	xor.b64  	%rd7306, %rd7305, %rd7304;
	shf.l.wrap.b32 	%r5435, %r5429, %r5430, 23;
	shf.l.wrap.b32 	%r5436, %r5430, %r5429, 23;
	mov.b64 	%rd7307, {%r5436, %r5435};
	xor.b64  	%rd7308, %rd7306, %rd7307;
	xor.b64  	%rd7309, %rd7268, %rd7244;
	and.b64  	%rd7310, %rd7292, %rd7309;
	xor.b64  	%rd7311, %rd7310, %rd7244;
	add.s64 	%rd7312, %rd7220, %rd6965;
	add.s64 	%rd7313, %rd7312, %rd12699;
	add.s64 	%rd7314, %rd7313, %rd7311;
	add.s64 	%rd7315, %rd7314, %rd7308;
	add.s64 	%rd7316, %rd7315, %rd7231;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5437,%dummy}, %rd7303;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5438}, %rd7303;
	}
	shf.r.wrap.b32 	%r5439, %r5438, %r5437, 28;
	shf.r.wrap.b32 	%r5440, %r5437, %r5438, 28;
	mov.b64 	%rd7317, {%r5440, %r5439};
	shf.l.wrap.b32 	%r5441, %r5437, %r5438, 30;
	shf.l.wrap.b32 	%r5442, %r5438, %r5437, 30;
	mov.b64 	%rd7318, {%r5442, %r5441};
	xor.b64  	%rd7319, %rd7318, %rd7317;
	shf.l.wrap.b32 	%r5443, %r5437, %r5438, 25;
	shf.l.wrap.b32 	%r5444, %r5438, %r5437, 25;
	mov.b64 	%rd7320, {%r5444, %r5443};
	xor.b64  	%rd7321, %rd7319, %rd7320;
	xor.b64  	%rd7322, %rd7303, %rd7255;
	xor.b64  	%rd7323, %rd7303, %rd7279;
	and.b64  	%rd7324, %rd7323, %rd7322;
	xor.b64  	%rd7325, %rd7324, %rd7303;
	add.s64 	%rd7326, %rd7315, %rd7325;
	add.s64 	%rd7327, %rd7326, %rd7321;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5445,%dummy}, %rd7316;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5446}, %rd7316;
	}
	shf.r.wrap.b32 	%r5447, %r5446, %r5445, 14;
	shf.r.wrap.b32 	%r5448, %r5445, %r5446, 14;
	mov.b64 	%rd7328, {%r5448, %r5447};
	shf.r.wrap.b32 	%r5449, %r5446, %r5445, 18;
	shf.r.wrap.b32 	%r5450, %r5445, %r5446, 18;
	mov.b64 	%rd7329, {%r5450, %r5449};
	xor.b64  	%rd7330, %rd7329, %rd7328;
	shf.l.wrap.b32 	%r5451, %r5445, %r5446, 23;
	shf.l.wrap.b32 	%r5452, %r5446, %r5445, 23;
	mov.b64 	%rd7331, {%r5452, %r5451};
	xor.b64  	%rd7332, %rd7330, %rd7331;
	xor.b64  	%rd7333, %rd7292, %rd7268;
	and.b64  	%rd7334, %rd7316, %rd7333;
	xor.b64  	%rd7335, %rd7334, %rd7268;
	add.s64 	%rd7336, %rd7244, %rd6978;
	add.s64 	%rd7337, %rd7336, %rd12700;
	add.s64 	%rd7338, %rd7337, %rd7335;
	add.s64 	%rd7339, %rd7338, %rd7332;
	add.s64 	%rd7340, %rd7339, %rd7255;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5453,%dummy}, %rd7327;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5454}, %rd7327;
	}
	shf.r.wrap.b32 	%r5455, %r5454, %r5453, 28;
	shf.r.wrap.b32 	%r5456, %r5453, %r5454, 28;
	mov.b64 	%rd7341, {%r5456, %r5455};
	shf.l.wrap.b32 	%r5457, %r5453, %r5454, 30;
	shf.l.wrap.b32 	%r5458, %r5454, %r5453, 30;
	mov.b64 	%rd7342, {%r5458, %r5457};
	xor.b64  	%rd7343, %rd7342, %rd7341;
	shf.l.wrap.b32 	%r5459, %r5453, %r5454, 25;
	shf.l.wrap.b32 	%r5460, %r5454, %r5453, 25;
	mov.b64 	%rd7344, {%r5460, %r5459};
	xor.b64  	%rd7345, %rd7343, %rd7344;
	xor.b64  	%rd7346, %rd7327, %rd7279;
	xor.b64  	%rd7347, %rd7327, %rd7303;
	and.b64  	%rd7348, %rd7347, %rd7346;
	xor.b64  	%rd7349, %rd7348, %rd7327;
	add.s64 	%rd7350, %rd7339, %rd7349;
	add.s64 	%rd7351, %rd7350, %rd7345;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5461,%dummy}, %rd7340;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5462}, %rd7340;
	}
	shf.r.wrap.b32 	%r5463, %r5462, %r5461, 14;
	shf.r.wrap.b32 	%r5464, %r5461, %r5462, 14;
	mov.b64 	%rd7352, {%r5464, %r5463};
	shf.r.wrap.b32 	%r5465, %r5462, %r5461, 18;
	shf.r.wrap.b32 	%r5466, %r5461, %r5462, 18;
	mov.b64 	%rd7353, {%r5466, %r5465};
	xor.b64  	%rd7354, %rd7353, %rd7352;
	shf.l.wrap.b32 	%r5467, %r5461, %r5462, 23;
	shf.l.wrap.b32 	%r5468, %r5462, %r5461, 23;
	mov.b64 	%rd7355, {%r5468, %r5467};
	xor.b64  	%rd7356, %rd7354, %rd7355;
	xor.b64  	%rd7357, %rd7316, %rd7292;
	and.b64  	%rd7358, %rd7340, %rd7357;
	xor.b64  	%rd7359, %rd7358, %rd7292;
	add.s64 	%rd7360, %rd7268, %rd6991;
	add.s64 	%rd7361, %rd7360, %rd12701;
	add.s64 	%rd7362, %rd7361, %rd7359;
	add.s64 	%rd7363, %rd7362, %rd7356;
	add.s64 	%rd7364, %rd7363, %rd7279;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5469,%dummy}, %rd7351;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5470}, %rd7351;
	}
	shf.r.wrap.b32 	%r5471, %r5470, %r5469, 28;
	shf.r.wrap.b32 	%r5472, %r5469, %r5470, 28;
	mov.b64 	%rd7365, {%r5472, %r5471};
	shf.l.wrap.b32 	%r5473, %r5469, %r5470, 30;
	shf.l.wrap.b32 	%r5474, %r5470, %r5469, 30;
	mov.b64 	%rd7366, {%r5474, %r5473};
	xor.b64  	%rd7367, %rd7366, %rd7365;
	shf.l.wrap.b32 	%r5475, %r5469, %r5470, 25;
	shf.l.wrap.b32 	%r5476, %r5470, %r5469, 25;
	mov.b64 	%rd7368, {%r5476, %r5475};
	xor.b64  	%rd7369, %rd7367, %rd7368;
	xor.b64  	%rd7370, %rd7351, %rd7303;
	xor.b64  	%rd7371, %rd7351, %rd7327;
	and.b64  	%rd7372, %rd7371, %rd7370;
	xor.b64  	%rd7373, %rd7372, %rd7351;
	add.s64 	%rd7374, %rd7363, %rd7373;
	add.s64 	%rd7375, %rd7374, %rd7369;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5477,%dummy}, %rd6978;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5478}, %rd6978;
	}
	shf.r.wrap.b32 	%r5479, %r5478, %r5477, 19;
	shf.r.wrap.b32 	%r5480, %r5477, %r5478, 19;
	mov.b64 	%rd7376, {%r5480, %r5479};
	shf.l.wrap.b32 	%r5481, %r5477, %r5478, 3;
	shf.l.wrap.b32 	%r5482, %r5478, %r5477, 3;
	mov.b64 	%rd7377, {%r5482, %r5481};
	shr.u64 	%rd7378, %rd6978, 6;
	xor.b64  	%rd7379, %rd7376, %rd7378;
	xor.b64  	%rd7380, %rd7379, %rd7377;
	shf.r.wrap.b32 	%r5483, %r5092, %r5091, 1;
	shf.r.wrap.b32 	%r5484, %r5091, %r5092, 1;
	mov.b64 	%rd7381, {%r5484, %r5483};
	shf.r.wrap.b32 	%r5485, %r5092, %r5091, 8;
	shf.r.wrap.b32 	%r5486, %r5091, %r5092, 8;
	mov.b64 	%rd7382, {%r5486, %r5485};
	shr.u64 	%rd7383, %rd6809, 7;
	xor.b64  	%rd7384, %rd7381, %rd7383;
	xor.b64  	%rd7385, %rd7384, %rd7382;
	add.s64 	%rd7386, %rd6913, %rd6796;
	add.s64 	%rd7387, %rd7386, %rd7380;
	add.s64 	%rd7388, %rd7387, %rd7385;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5487,%dummy}, %rd6991;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5488}, %rd6991;
	}
	shf.r.wrap.b32 	%r5489, %r5488, %r5487, 19;
	shf.r.wrap.b32 	%r5490, %r5487, %r5488, 19;
	mov.b64 	%rd7389, {%r5490, %r5489};
	shf.l.wrap.b32 	%r5491, %r5487, %r5488, 3;
	shf.l.wrap.b32 	%r5492, %r5488, %r5487, 3;
	mov.b64 	%rd7390, {%r5492, %r5491};
	shr.u64 	%rd7391, %rd6991, 6;
	xor.b64  	%rd7392, %rd7389, %rd7391;
	xor.b64  	%rd7393, %rd7392, %rd7390;
	shf.r.wrap.b32 	%r5493, %r5102, %r5101, 1;
	shf.r.wrap.b32 	%r5494, %r5101, %r5102, 1;
	mov.b64 	%rd7394, {%r5494, %r5493};
	shf.r.wrap.b32 	%r5495, %r5102, %r5101, 8;
	shf.r.wrap.b32 	%r5496, %r5101, %r5102, 8;
	mov.b64 	%rd7395, {%r5496, %r5495};
	shr.u64 	%rd7396, %rd6822, 7;
	xor.b64  	%rd7397, %rd7394, %rd7396;
	xor.b64  	%rd7398, %rd7397, %rd7395;
	add.s64 	%rd7399, %rd6926, %rd6809;
	add.s64 	%rd7400, %rd7399, %rd7393;
	add.s64 	%rd7401, %rd7400, %rd7398;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5497,%dummy}, %rd7388;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5498}, %rd7388;
	}
	shf.r.wrap.b32 	%r5499, %r5498, %r5497, 19;
	shf.r.wrap.b32 	%r5500, %r5497, %r5498, 19;
	mov.b64 	%rd7402, {%r5500, %r5499};
	shf.l.wrap.b32 	%r5501, %r5497, %r5498, 3;
	shf.l.wrap.b32 	%r5502, %r5498, %r5497, 3;
	mov.b64 	%rd7403, {%r5502, %r5501};
	shr.u64 	%rd7404, %rd7388, 6;
	xor.b64  	%rd7405, %rd7402, %rd7404;
	xor.b64  	%rd7406, %rd7405, %rd7403;
	shf.r.wrap.b32 	%r5503, %r5112, %r5111, 1;
	shf.r.wrap.b32 	%r5504, %r5111, %r5112, 1;
	mov.b64 	%rd7407, {%r5504, %r5503};
	shf.r.wrap.b32 	%r5505, %r5112, %r5111, 8;
	shf.r.wrap.b32 	%r5506, %r5111, %r5112, 8;
	mov.b64 	%rd7408, {%r5506, %r5505};
	shr.u64 	%rd7409, %rd6835, 7;
	xor.b64  	%rd7410, %rd7407, %rd7409;
	xor.b64  	%rd7411, %rd7410, %rd7408;
	add.s64 	%rd7412, %rd6939, %rd6822;
	add.s64 	%rd7413, %rd7412, %rd7406;
	add.s64 	%rd7414, %rd7413, %rd7411;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5507,%dummy}, %rd7401;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5508}, %rd7401;
	}
	shf.r.wrap.b32 	%r5509, %r5508, %r5507, 19;
	shf.r.wrap.b32 	%r5510, %r5507, %r5508, 19;
	mov.b64 	%rd7415, {%r5510, %r5509};
	shf.l.wrap.b32 	%r5511, %r5507, %r5508, 3;
	shf.l.wrap.b32 	%r5512, %r5508, %r5507, 3;
	mov.b64 	%rd7416, {%r5512, %r5511};
	shr.u64 	%rd7417, %rd7401, 6;
	xor.b64  	%rd7418, %rd7415, %rd7417;
	xor.b64  	%rd7419, %rd7418, %rd7416;
	shf.r.wrap.b32 	%r5513, %r5122, %r5121, 1;
	shf.r.wrap.b32 	%r5514, %r5121, %r5122, 1;
	mov.b64 	%rd7420, {%r5514, %r5513};
	shf.r.wrap.b32 	%r5515, %r5122, %r5121, 8;
	shf.r.wrap.b32 	%r5516, %r5121, %r5122, 8;
	mov.b64 	%rd7421, {%r5516, %r5515};
	shr.u64 	%rd7422, %rd6848, 7;
	xor.b64  	%rd7423, %rd7420, %rd7422;
	xor.b64  	%rd7424, %rd7423, %rd7421;
	add.s64 	%rd7425, %rd6952, %rd6835;
	add.s64 	%rd7426, %rd7425, %rd7419;
	add.s64 	%rd7427, %rd7426, %rd7424;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5517,%dummy}, %rd7414;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5518}, %rd7414;
	}
	shf.r.wrap.b32 	%r5519, %r5518, %r5517, 19;
	shf.r.wrap.b32 	%r5520, %r5517, %r5518, 19;
	mov.b64 	%rd7428, {%r5520, %r5519};
	shf.l.wrap.b32 	%r5521, %r5517, %r5518, 3;
	shf.l.wrap.b32 	%r5522, %r5518, %r5517, 3;
	mov.b64 	%rd7429, {%r5522, %r5521};
	shr.u64 	%rd7430, %rd7414, 6;
	xor.b64  	%rd7431, %rd7428, %rd7430;
	xor.b64  	%rd7432, %rd7431, %rd7429;
	shf.r.wrap.b32 	%r5523, %r5132, %r5131, 1;
	shf.r.wrap.b32 	%r5524, %r5131, %r5132, 1;
	mov.b64 	%rd7433, {%r5524, %r5523};
	shf.r.wrap.b32 	%r5525, %r5132, %r5131, 8;
	shf.r.wrap.b32 	%r5526, %r5131, %r5132, 8;
	mov.b64 	%rd7434, {%r5526, %r5525};
	shr.u64 	%rd7435, %rd6861, 7;
	xor.b64  	%rd7436, %rd7433, %rd7435;
	xor.b64  	%rd7437, %rd7436, %rd7434;
	add.s64 	%rd7438, %rd6965, %rd6848;
	add.s64 	%rd7439, %rd7438, %rd7432;
	add.s64 	%rd7440, %rd7439, %rd7437;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5527,%dummy}, %rd7427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5528}, %rd7427;
	}
	shf.r.wrap.b32 	%r5529, %r5528, %r5527, 19;
	shf.r.wrap.b32 	%r5530, %r5527, %r5528, 19;
	mov.b64 	%rd7441, {%r5530, %r5529};
	shf.l.wrap.b32 	%r5531, %r5527, %r5528, 3;
	shf.l.wrap.b32 	%r5532, %r5528, %r5527, 3;
	mov.b64 	%rd7442, {%r5532, %r5531};
	shr.u64 	%rd7443, %rd7427, 6;
	xor.b64  	%rd7444, %rd7441, %rd7443;
	xor.b64  	%rd7445, %rd7444, %rd7442;
	shf.r.wrap.b32 	%r5533, %r5142, %r5141, 1;
	shf.r.wrap.b32 	%r5534, %r5141, %r5142, 1;
	mov.b64 	%rd7446, {%r5534, %r5533};
	shf.r.wrap.b32 	%r5535, %r5142, %r5141, 8;
	shf.r.wrap.b32 	%r5536, %r5141, %r5142, 8;
	mov.b64 	%rd7447, {%r5536, %r5535};
	shr.u64 	%rd7448, %rd6874, 7;
	xor.b64  	%rd7449, %rd7446, %rd7448;
	xor.b64  	%rd7450, %rd7449, %rd7447;
	add.s64 	%rd7451, %rd6978, %rd6861;
	add.s64 	%rd7452, %rd7451, %rd7445;
	add.s64 	%rd7453, %rd7452, %rd7450;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5537,%dummy}, %rd7440;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5538}, %rd7440;
	}
	shf.r.wrap.b32 	%r5539, %r5538, %r5537, 19;
	shf.r.wrap.b32 	%r5540, %r5537, %r5538, 19;
	mov.b64 	%rd7454, {%r5540, %r5539};
	shf.l.wrap.b32 	%r5541, %r5537, %r5538, 3;
	shf.l.wrap.b32 	%r5542, %r5538, %r5537, 3;
	mov.b64 	%rd7455, {%r5542, %r5541};
	shr.u64 	%rd7456, %rd7440, 6;
	xor.b64  	%rd7457, %rd7454, %rd7456;
	xor.b64  	%rd7458, %rd7457, %rd7455;
	shf.r.wrap.b32 	%r5543, %r5152, %r5151, 1;
	shf.r.wrap.b32 	%r5544, %r5151, %r5152, 1;
	mov.b64 	%rd7459, {%r5544, %r5543};
	shf.r.wrap.b32 	%r5545, %r5152, %r5151, 8;
	shf.r.wrap.b32 	%r5546, %r5151, %r5152, 8;
	mov.b64 	%rd7460, {%r5546, %r5545};
	shr.u64 	%rd7461, %rd6887, 7;
	xor.b64  	%rd7462, %rd7459, %rd7461;
	xor.b64  	%rd7463, %rd7462, %rd7460;
	add.s64 	%rd7464, %rd6991, %rd6874;
	add.s64 	%rd7465, %rd7464, %rd7458;
	add.s64 	%rd7466, %rd7465, %rd7463;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5547,%dummy}, %rd7453;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5548}, %rd7453;
	}
	shf.r.wrap.b32 	%r5549, %r5548, %r5547, 19;
	shf.r.wrap.b32 	%r5550, %r5547, %r5548, 19;
	mov.b64 	%rd7467, {%r5550, %r5549};
	shf.l.wrap.b32 	%r5551, %r5547, %r5548, 3;
	shf.l.wrap.b32 	%r5552, %r5548, %r5547, 3;
	mov.b64 	%rd7468, {%r5552, %r5551};
	shr.u64 	%rd7469, %rd7453, 6;
	xor.b64  	%rd7470, %rd7467, %rd7469;
	xor.b64  	%rd7471, %rd7470, %rd7468;
	shf.r.wrap.b32 	%r5553, %r5162, %r5161, 1;
	shf.r.wrap.b32 	%r5554, %r5161, %r5162, 1;
	mov.b64 	%rd7472, {%r5554, %r5553};
	shf.r.wrap.b32 	%r5555, %r5162, %r5161, 8;
	shf.r.wrap.b32 	%r5556, %r5161, %r5162, 8;
	mov.b64 	%rd7473, {%r5556, %r5555};
	shr.u64 	%rd7474, %rd6900, 7;
	xor.b64  	%rd7475, %rd7472, %rd7474;
	xor.b64  	%rd7476, %rd7475, %rd7473;
	add.s64 	%rd7477, %rd7388, %rd6887;
	add.s64 	%rd7478, %rd7477, %rd7471;
	add.s64 	%rd7479, %rd7478, %rd7476;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5557,%dummy}, %rd7466;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5558}, %rd7466;
	}
	shf.r.wrap.b32 	%r5559, %r5558, %r5557, 19;
	shf.r.wrap.b32 	%r5560, %r5557, %r5558, 19;
	mov.b64 	%rd7480, {%r5560, %r5559};
	shf.l.wrap.b32 	%r5561, %r5557, %r5558, 3;
	shf.l.wrap.b32 	%r5562, %r5558, %r5557, 3;
	mov.b64 	%rd7481, {%r5562, %r5561};
	shr.u64 	%rd7482, %rd7466, 6;
	xor.b64  	%rd7483, %rd7480, %rd7482;
	xor.b64  	%rd7484, %rd7483, %rd7481;
	shf.r.wrap.b32 	%r5563, %r5172, %r5171, 1;
	shf.r.wrap.b32 	%r5564, %r5171, %r5172, 1;
	mov.b64 	%rd7485, {%r5564, %r5563};
	shf.r.wrap.b32 	%r5565, %r5172, %r5171, 8;
	shf.r.wrap.b32 	%r5566, %r5171, %r5172, 8;
	mov.b64 	%rd7486, {%r5566, %r5565};
	shr.u64 	%rd7487, %rd6913, 7;
	xor.b64  	%rd7488, %rd7485, %rd7487;
	xor.b64  	%rd7489, %rd7488, %rd7486;
	add.s64 	%rd7490, %rd7401, %rd6900;
	add.s64 	%rd7491, %rd7490, %rd7484;
	add.s64 	%rd7492, %rd7491, %rd7489;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5567,%dummy}, %rd7479;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5568}, %rd7479;
	}
	shf.r.wrap.b32 	%r5569, %r5568, %r5567, 19;
	shf.r.wrap.b32 	%r5570, %r5567, %r5568, 19;
	mov.b64 	%rd7493, {%r5570, %r5569};
	shf.l.wrap.b32 	%r5571, %r5567, %r5568, 3;
	shf.l.wrap.b32 	%r5572, %r5568, %r5567, 3;
	mov.b64 	%rd7494, {%r5572, %r5571};
	shr.u64 	%rd7495, %rd7479, 6;
	xor.b64  	%rd7496, %rd7493, %rd7495;
	xor.b64  	%rd7497, %rd7496, %rd7494;
	shf.r.wrap.b32 	%r5573, %r5182, %r5181, 1;
	shf.r.wrap.b32 	%r5574, %r5181, %r5182, 1;
	mov.b64 	%rd7498, {%r5574, %r5573};
	shf.r.wrap.b32 	%r5575, %r5182, %r5181, 8;
	shf.r.wrap.b32 	%r5576, %r5181, %r5182, 8;
	mov.b64 	%rd7499, {%r5576, %r5575};
	shr.u64 	%rd7500, %rd6926, 7;
	xor.b64  	%rd7501, %rd7498, %rd7500;
	xor.b64  	%rd7502, %rd7501, %rd7499;
	add.s64 	%rd7503, %rd7414, %rd6913;
	add.s64 	%rd7504, %rd7503, %rd7497;
	add.s64 	%rd7505, %rd7504, %rd7502;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5577,%dummy}, %rd7492;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5578}, %rd7492;
	}
	shf.r.wrap.b32 	%r5579, %r5578, %r5577, 19;
	shf.r.wrap.b32 	%r5580, %r5577, %r5578, 19;
	mov.b64 	%rd7506, {%r5580, %r5579};
	shf.l.wrap.b32 	%r5581, %r5577, %r5578, 3;
	shf.l.wrap.b32 	%r5582, %r5578, %r5577, 3;
	mov.b64 	%rd7507, {%r5582, %r5581};
	shr.u64 	%rd7508, %rd7492, 6;
	xor.b64  	%rd7509, %rd7506, %rd7508;
	xor.b64  	%rd7510, %rd7509, %rd7507;
	shf.r.wrap.b32 	%r5583, %r5192, %r5191, 1;
	shf.r.wrap.b32 	%r5584, %r5191, %r5192, 1;
	mov.b64 	%rd7511, {%r5584, %r5583};
	shf.r.wrap.b32 	%r5585, %r5192, %r5191, 8;
	shf.r.wrap.b32 	%r5586, %r5191, %r5192, 8;
	mov.b64 	%rd7512, {%r5586, %r5585};
	shr.u64 	%rd7513, %rd6939, 7;
	xor.b64  	%rd7514, %rd7511, %rd7513;
	xor.b64  	%rd7515, %rd7514, %rd7512;
	add.s64 	%rd7516, %rd7427, %rd6926;
	add.s64 	%rd7517, %rd7516, %rd7510;
	add.s64 	%rd7518, %rd7517, %rd7515;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5587,%dummy}, %rd7505;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5588}, %rd7505;
	}
	shf.r.wrap.b32 	%r5589, %r5588, %r5587, 19;
	shf.r.wrap.b32 	%r5590, %r5587, %r5588, 19;
	mov.b64 	%rd7519, {%r5590, %r5589};
	shf.l.wrap.b32 	%r5591, %r5587, %r5588, 3;
	shf.l.wrap.b32 	%r5592, %r5588, %r5587, 3;
	mov.b64 	%rd7520, {%r5592, %r5591};
	shr.u64 	%rd7521, %rd7505, 6;
	xor.b64  	%rd7522, %rd7519, %rd7521;
	xor.b64  	%rd7523, %rd7522, %rd7520;
	shf.r.wrap.b32 	%r5593, %r5202, %r5201, 1;
	shf.r.wrap.b32 	%r5594, %r5201, %r5202, 1;
	mov.b64 	%rd7524, {%r5594, %r5593};
	shf.r.wrap.b32 	%r5595, %r5202, %r5201, 8;
	shf.r.wrap.b32 	%r5596, %r5201, %r5202, 8;
	mov.b64 	%rd7525, {%r5596, %r5595};
	shr.u64 	%rd7526, %rd6952, 7;
	xor.b64  	%rd7527, %rd7524, %rd7526;
	xor.b64  	%rd7528, %rd7527, %rd7525;
	add.s64 	%rd7529, %rd7440, %rd6939;
	add.s64 	%rd7530, %rd7529, %rd7523;
	add.s64 	%rd7531, %rd7530, %rd7528;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5597,%dummy}, %rd7518;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5598}, %rd7518;
	}
	shf.r.wrap.b32 	%r5599, %r5598, %r5597, 19;
	shf.r.wrap.b32 	%r5600, %r5597, %r5598, 19;
	mov.b64 	%rd7532, {%r5600, %r5599};
	shf.l.wrap.b32 	%r5601, %r5597, %r5598, 3;
	shf.l.wrap.b32 	%r5602, %r5598, %r5597, 3;
	mov.b64 	%rd7533, {%r5602, %r5601};
	shr.u64 	%rd7534, %rd7518, 6;
	xor.b64  	%rd7535, %rd7532, %rd7534;
	xor.b64  	%rd7536, %rd7535, %rd7533;
	shf.r.wrap.b32 	%r5603, %r5212, %r5211, 1;
	shf.r.wrap.b32 	%r5604, %r5211, %r5212, 1;
	mov.b64 	%rd7537, {%r5604, %r5603};
	shf.r.wrap.b32 	%r5605, %r5212, %r5211, 8;
	shf.r.wrap.b32 	%r5606, %r5211, %r5212, 8;
	mov.b64 	%rd7538, {%r5606, %r5605};
	shr.u64 	%rd7539, %rd6965, 7;
	xor.b64  	%rd7540, %rd7537, %rd7539;
	xor.b64  	%rd7541, %rd7540, %rd7538;
	add.s64 	%rd7542, %rd7453, %rd6952;
	add.s64 	%rd7543, %rd7542, %rd7536;
	add.s64 	%rd7544, %rd7543, %rd7541;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5607,%dummy}, %rd7531;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5608}, %rd7531;
	}
	shf.r.wrap.b32 	%r5609, %r5608, %r5607, 19;
	shf.r.wrap.b32 	%r5610, %r5607, %r5608, 19;
	mov.b64 	%rd7545, {%r5610, %r5609};
	shf.l.wrap.b32 	%r5611, %r5607, %r5608, 3;
	shf.l.wrap.b32 	%r5612, %r5608, %r5607, 3;
	mov.b64 	%rd7546, {%r5612, %r5611};
	shr.u64 	%rd7547, %rd7531, 6;
	xor.b64  	%rd7548, %rd7545, %rd7547;
	xor.b64  	%rd7549, %rd7548, %rd7546;
	shf.r.wrap.b32 	%r5613, %r5478, %r5477, 1;
	shf.r.wrap.b32 	%r5614, %r5477, %r5478, 1;
	mov.b64 	%rd7550, {%r5614, %r5613};
	shf.r.wrap.b32 	%r5615, %r5478, %r5477, 8;
	shf.r.wrap.b32 	%r5616, %r5477, %r5478, 8;
	mov.b64 	%rd7551, {%r5616, %r5615};
	shr.u64 	%rd7552, %rd6978, 7;
	xor.b64  	%rd7553, %rd7550, %rd7552;
	xor.b64  	%rd7554, %rd7553, %rd7551;
	add.s64 	%rd7555, %rd7466, %rd6965;
	add.s64 	%rd7556, %rd7555, %rd7549;
	add.s64 	%rd7557, %rd7556, %rd7554;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5617,%dummy}, %rd7544;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5618}, %rd7544;
	}
	shf.r.wrap.b32 	%r5619, %r5618, %r5617, 19;
	shf.r.wrap.b32 	%r5620, %r5617, %r5618, 19;
	mov.b64 	%rd7558, {%r5620, %r5619};
	shf.l.wrap.b32 	%r5621, %r5617, %r5618, 3;
	shf.l.wrap.b32 	%r5622, %r5618, %r5617, 3;
	mov.b64 	%rd7559, {%r5622, %r5621};
	shr.u64 	%rd7560, %rd7544, 6;
	xor.b64  	%rd7561, %rd7558, %rd7560;
	xor.b64  	%rd7562, %rd7561, %rd7559;
	shf.r.wrap.b32 	%r5623, %r5488, %r5487, 1;
	shf.r.wrap.b32 	%r5624, %r5487, %r5488, 1;
	mov.b64 	%rd7563, {%r5624, %r5623};
	shf.r.wrap.b32 	%r5625, %r5488, %r5487, 8;
	shf.r.wrap.b32 	%r5626, %r5487, %r5488, 8;
	mov.b64 	%rd7564, {%r5626, %r5625};
	shr.u64 	%rd7565, %rd6991, 7;
	xor.b64  	%rd7566, %rd7563, %rd7565;
	xor.b64  	%rd7567, %rd7566, %rd7564;
	add.s64 	%rd7568, %rd7479, %rd6978;
	add.s64 	%rd7569, %rd7568, %rd7562;
	add.s64 	%rd7570, %rd7569, %rd7567;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5627,%dummy}, %rd7557;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5628}, %rd7557;
	}
	shf.r.wrap.b32 	%r5629, %r5628, %r5627, 19;
	shf.r.wrap.b32 	%r5630, %r5627, %r5628, 19;
	mov.b64 	%rd7571, {%r5630, %r5629};
	shf.l.wrap.b32 	%r5631, %r5627, %r5628, 3;
	shf.l.wrap.b32 	%r5632, %r5628, %r5627, 3;
	mov.b64 	%rd7572, {%r5632, %r5631};
	shr.u64 	%rd7573, %rd7557, 6;
	xor.b64  	%rd7574, %rd7571, %rd7573;
	xor.b64  	%rd7575, %rd7574, %rd7572;
	shf.r.wrap.b32 	%r5633, %r5498, %r5497, 1;
	shf.r.wrap.b32 	%r5634, %r5497, %r5498, 1;
	mov.b64 	%rd7576, {%r5634, %r5633};
	shf.r.wrap.b32 	%r5635, %r5498, %r5497, 8;
	shf.r.wrap.b32 	%r5636, %r5497, %r5498, 8;
	mov.b64 	%rd7577, {%r5636, %r5635};
	shr.u64 	%rd7578, %rd7388, 7;
	xor.b64  	%rd7579, %rd7576, %rd7578;
	xor.b64  	%rd7580, %rd7579, %rd7577;
	add.s64 	%rd7581, %rd7492, %rd6991;
	add.s64 	%rd7582, %rd7581, %rd7575;
	add.s64 	%rd7583, %rd7582, %rd7580;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5637,%dummy}, %rd7364;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5638}, %rd7364;
	}
	shf.r.wrap.b32 	%r5639, %r5638, %r5637, 14;
	shf.r.wrap.b32 	%r5640, %r5637, %r5638, 14;
	mov.b64 	%rd7584, {%r5640, %r5639};
	shf.r.wrap.b32 	%r5641, %r5638, %r5637, 18;
	shf.r.wrap.b32 	%r5642, %r5637, %r5638, 18;
	mov.b64 	%rd7585, {%r5642, %r5641};
	xor.b64  	%rd7586, %rd7585, %rd7584;
	shf.l.wrap.b32 	%r5643, %r5637, %r5638, 23;
	shf.l.wrap.b32 	%r5644, %r5638, %r5637, 23;
	mov.b64 	%rd7587, {%r5644, %r5643};
	xor.b64  	%rd7588, %rd7586, %rd7587;
	xor.b64  	%rd7589, %rd7340, %rd7316;
	and.b64  	%rd7590, %rd7589, %rd7364;
	xor.b64  	%rd7591, %rd7590, %rd7316;
	add.s64 	%rd7592, %rd7591, %rd7292;
	add.s64 	%rd7593, %rd7592, %rd7388;
	add.s64 	%rd7594, %rd7593, %rd12702;
	add.s64 	%rd7595, %rd7594, %rd7588;
	add.s64 	%rd7596, %rd7595, %rd7303;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5645,%dummy}, %rd7375;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5646}, %rd7375;
	}
	shf.r.wrap.b32 	%r5647, %r5646, %r5645, 28;
	shf.r.wrap.b32 	%r5648, %r5645, %r5646, 28;
	mov.b64 	%rd7597, {%r5648, %r5647};
	shf.l.wrap.b32 	%r5649, %r5645, %r5646, 30;
	shf.l.wrap.b32 	%r5650, %r5646, %r5645, 30;
	mov.b64 	%rd7598, {%r5650, %r5649};
	xor.b64  	%rd7599, %rd7598, %rd7597;
	shf.l.wrap.b32 	%r5651, %r5645, %r5646, 25;
	shf.l.wrap.b32 	%r5652, %r5646, %r5645, 25;
	mov.b64 	%rd7600, {%r5652, %r5651};
	xor.b64  	%rd7601, %rd7599, %rd7600;
	xor.b64  	%rd7602, %rd7375, %rd7327;
	xor.b64  	%rd7603, %rd7375, %rd7351;
	and.b64  	%rd7604, %rd7603, %rd7602;
	xor.b64  	%rd7605, %rd7604, %rd7375;
	add.s64 	%rd7606, %rd7595, %rd7605;
	add.s64 	%rd7607, %rd7606, %rd7601;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5653,%dummy}, %rd7596;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5654}, %rd7596;
	}
	shf.r.wrap.b32 	%r5655, %r5654, %r5653, 14;
	shf.r.wrap.b32 	%r5656, %r5653, %r5654, 14;
	mov.b64 	%rd7608, {%r5656, %r5655};
	shf.r.wrap.b32 	%r5657, %r5654, %r5653, 18;
	shf.r.wrap.b32 	%r5658, %r5653, %r5654, 18;
	mov.b64 	%rd7609, {%r5658, %r5657};
	xor.b64  	%rd7610, %rd7609, %rd7608;
	shf.l.wrap.b32 	%r5659, %r5653, %r5654, 23;
	shf.l.wrap.b32 	%r5660, %r5654, %r5653, 23;
	mov.b64 	%rd7611, {%r5660, %r5659};
	xor.b64  	%rd7612, %rd7610, %rd7611;
	xor.b64  	%rd7613, %rd7364, %rd7340;
	and.b64  	%rd7614, %rd7596, %rd7613;
	xor.b64  	%rd7615, %rd7614, %rd7340;
	add.s64 	%rd7616, %rd7401, %rd7316;
	add.s64 	%rd7617, %rd7616, %rd12703;
	add.s64 	%rd7618, %rd7617, %rd7615;
	add.s64 	%rd7619, %rd7618, %rd7612;
	add.s64 	%rd7620, %rd7619, %rd7327;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5661,%dummy}, %rd7607;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5662}, %rd7607;
	}
	shf.r.wrap.b32 	%r5663, %r5662, %r5661, 28;
	shf.r.wrap.b32 	%r5664, %r5661, %r5662, 28;
	mov.b64 	%rd7621, {%r5664, %r5663};
	shf.l.wrap.b32 	%r5665, %r5661, %r5662, 30;
	shf.l.wrap.b32 	%r5666, %r5662, %r5661, 30;
	mov.b64 	%rd7622, {%r5666, %r5665};
	xor.b64  	%rd7623, %rd7622, %rd7621;
	shf.l.wrap.b32 	%r5667, %r5661, %r5662, 25;
	shf.l.wrap.b32 	%r5668, %r5662, %r5661, 25;
	mov.b64 	%rd7624, {%r5668, %r5667};
	xor.b64  	%rd7625, %rd7623, %rd7624;
	xor.b64  	%rd7626, %rd7607, %rd7351;
	xor.b64  	%rd7627, %rd7607, %rd7375;
	and.b64  	%rd7628, %rd7627, %rd7626;
	xor.b64  	%rd7629, %rd7628, %rd7607;
	add.s64 	%rd7630, %rd7619, %rd7629;
	add.s64 	%rd7631, %rd7630, %rd7625;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5669,%dummy}, %rd7620;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5670}, %rd7620;
	}
	shf.r.wrap.b32 	%r5671, %r5670, %r5669, 14;
	shf.r.wrap.b32 	%r5672, %r5669, %r5670, 14;
	mov.b64 	%rd7632, {%r5672, %r5671};
	shf.r.wrap.b32 	%r5673, %r5670, %r5669, 18;
	shf.r.wrap.b32 	%r5674, %r5669, %r5670, 18;
	mov.b64 	%rd7633, {%r5674, %r5673};
	xor.b64  	%rd7634, %rd7633, %rd7632;
	shf.l.wrap.b32 	%r5675, %r5669, %r5670, 23;
	shf.l.wrap.b32 	%r5676, %r5670, %r5669, 23;
	mov.b64 	%rd7635, {%r5676, %r5675};
	xor.b64  	%rd7636, %rd7634, %rd7635;
	xor.b64  	%rd7637, %rd7596, %rd7364;
	and.b64  	%rd7638, %rd7620, %rd7637;
	xor.b64  	%rd7639, %rd7638, %rd7364;
	add.s64 	%rd7640, %rd7414, %rd7340;
	add.s64 	%rd7641, %rd7640, %rd12704;
	add.s64 	%rd7642, %rd7641, %rd7639;
	add.s64 	%rd7643, %rd7642, %rd7636;
	add.s64 	%rd7644, %rd7643, %rd7351;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5677,%dummy}, %rd7631;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5678}, %rd7631;
	}
	shf.r.wrap.b32 	%r5679, %r5678, %r5677, 28;
	shf.r.wrap.b32 	%r5680, %r5677, %r5678, 28;
	mov.b64 	%rd7645, {%r5680, %r5679};
	shf.l.wrap.b32 	%r5681, %r5677, %r5678, 30;
	shf.l.wrap.b32 	%r5682, %r5678, %r5677, 30;
	mov.b64 	%rd7646, {%r5682, %r5681};
	xor.b64  	%rd7647, %rd7646, %rd7645;
	shf.l.wrap.b32 	%r5683, %r5677, %r5678, 25;
	shf.l.wrap.b32 	%r5684, %r5678, %r5677, 25;
	mov.b64 	%rd7648, {%r5684, %r5683};
	xor.b64  	%rd7649, %rd7647, %rd7648;
	xor.b64  	%rd7650, %rd7631, %rd7375;
	xor.b64  	%rd7651, %rd7631, %rd7607;
	and.b64  	%rd7652, %rd7651, %rd7650;
	xor.b64  	%rd7653, %rd7652, %rd7631;
	add.s64 	%rd7654, %rd7643, %rd7653;
	add.s64 	%rd7655, %rd7654, %rd7649;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5685,%dummy}, %rd7644;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5686}, %rd7644;
	}
	shf.r.wrap.b32 	%r5687, %r5686, %r5685, 14;
	shf.r.wrap.b32 	%r5688, %r5685, %r5686, 14;
	mov.b64 	%rd7656, {%r5688, %r5687};
	shf.r.wrap.b32 	%r5689, %r5686, %r5685, 18;
	shf.r.wrap.b32 	%r5690, %r5685, %r5686, 18;
	mov.b64 	%rd7657, {%r5690, %r5689};
	xor.b64  	%rd7658, %rd7657, %rd7656;
	shf.l.wrap.b32 	%r5691, %r5685, %r5686, 23;
	shf.l.wrap.b32 	%r5692, %r5686, %r5685, 23;
	mov.b64 	%rd7659, {%r5692, %r5691};
	xor.b64  	%rd7660, %rd7658, %rd7659;
	xor.b64  	%rd7661, %rd7620, %rd7596;
	and.b64  	%rd7662, %rd7644, %rd7661;
	xor.b64  	%rd7663, %rd7662, %rd7596;
	add.s64 	%rd7664, %rd7427, %rd7364;
	add.s64 	%rd7665, %rd7664, %rd12705;
	add.s64 	%rd7666, %rd7665, %rd7663;
	add.s64 	%rd7667, %rd7666, %rd7660;
	add.s64 	%rd7668, %rd7667, %rd7375;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5693,%dummy}, %rd7655;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5694}, %rd7655;
	}
	shf.r.wrap.b32 	%r5695, %r5694, %r5693, 28;
	shf.r.wrap.b32 	%r5696, %r5693, %r5694, 28;
	mov.b64 	%rd7669, {%r5696, %r5695};
	shf.l.wrap.b32 	%r5697, %r5693, %r5694, 30;
	shf.l.wrap.b32 	%r5698, %r5694, %r5693, 30;
	mov.b64 	%rd7670, {%r5698, %r5697};
	xor.b64  	%rd7671, %rd7670, %rd7669;
	shf.l.wrap.b32 	%r5699, %r5693, %r5694, 25;
	shf.l.wrap.b32 	%r5700, %r5694, %r5693, 25;
	mov.b64 	%rd7672, {%r5700, %r5699};
	xor.b64  	%rd7673, %rd7671, %rd7672;
	xor.b64  	%rd7674, %rd7655, %rd7607;
	xor.b64  	%rd7675, %rd7655, %rd7631;
	and.b64  	%rd7676, %rd7675, %rd7674;
	xor.b64  	%rd7677, %rd7676, %rd7655;
	add.s64 	%rd7678, %rd7667, %rd7677;
	add.s64 	%rd7679, %rd7678, %rd7673;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5701,%dummy}, %rd7668;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5702}, %rd7668;
	}
	shf.r.wrap.b32 	%r5703, %r5702, %r5701, 14;
	shf.r.wrap.b32 	%r5704, %r5701, %r5702, 14;
	mov.b64 	%rd7680, {%r5704, %r5703};
	shf.r.wrap.b32 	%r5705, %r5702, %r5701, 18;
	shf.r.wrap.b32 	%r5706, %r5701, %r5702, 18;
	mov.b64 	%rd7681, {%r5706, %r5705};
	xor.b64  	%rd7682, %rd7681, %rd7680;
	shf.l.wrap.b32 	%r5707, %r5701, %r5702, 23;
	shf.l.wrap.b32 	%r5708, %r5702, %r5701, 23;
	mov.b64 	%rd7683, {%r5708, %r5707};
	xor.b64  	%rd7684, %rd7682, %rd7683;
	xor.b64  	%rd7685, %rd7644, %rd7620;
	and.b64  	%rd7686, %rd7668, %rd7685;
	xor.b64  	%rd7687, %rd7686, %rd7620;
	add.s64 	%rd7688, %rd7596, %rd7440;
	add.s64 	%rd7689, %rd7688, %rd12706;
	add.s64 	%rd7690, %rd7689, %rd7687;
	add.s64 	%rd7691, %rd7690, %rd7684;
	add.s64 	%rd7692, %rd7691, %rd7607;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5709,%dummy}, %rd7679;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5710}, %rd7679;
	}
	shf.r.wrap.b32 	%r5711, %r5710, %r5709, 28;
	shf.r.wrap.b32 	%r5712, %r5709, %r5710, 28;
	mov.b64 	%rd7693, {%r5712, %r5711};
	shf.l.wrap.b32 	%r5713, %r5709, %r5710, 30;
	shf.l.wrap.b32 	%r5714, %r5710, %r5709, 30;
	mov.b64 	%rd7694, {%r5714, %r5713};
	xor.b64  	%rd7695, %rd7694, %rd7693;
	shf.l.wrap.b32 	%r5715, %r5709, %r5710, 25;
	shf.l.wrap.b32 	%r5716, %r5710, %r5709, 25;
	mov.b64 	%rd7696, {%r5716, %r5715};
	xor.b64  	%rd7697, %rd7695, %rd7696;
	xor.b64  	%rd7698, %rd7679, %rd7631;
	xor.b64  	%rd7699, %rd7679, %rd7655;
	and.b64  	%rd7700, %rd7699, %rd7698;
	xor.b64  	%rd7701, %rd7700, %rd7679;
	add.s64 	%rd7702, %rd7691, %rd7701;
	add.s64 	%rd7703, %rd7702, %rd7697;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5717,%dummy}, %rd7692;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5718}, %rd7692;
	}
	shf.r.wrap.b32 	%r5719, %r5718, %r5717, 14;
	shf.r.wrap.b32 	%r5720, %r5717, %r5718, 14;
	mov.b64 	%rd7704, {%r5720, %r5719};
	shf.r.wrap.b32 	%r5721, %r5718, %r5717, 18;
	shf.r.wrap.b32 	%r5722, %r5717, %r5718, 18;
	mov.b64 	%rd7705, {%r5722, %r5721};
	xor.b64  	%rd7706, %rd7705, %rd7704;
	shf.l.wrap.b32 	%r5723, %r5717, %r5718, 23;
	shf.l.wrap.b32 	%r5724, %r5718, %r5717, 23;
	mov.b64 	%rd7707, {%r5724, %r5723};
	xor.b64  	%rd7708, %rd7706, %rd7707;
	xor.b64  	%rd7709, %rd7668, %rd7644;
	and.b64  	%rd7710, %rd7692, %rd7709;
	xor.b64  	%rd7711, %rd7710, %rd7644;
	add.s64 	%rd7712, %rd7620, %rd7453;
	add.s64 	%rd7713, %rd7712, %rd12707;
	add.s64 	%rd7714, %rd7713, %rd7711;
	add.s64 	%rd7715, %rd7714, %rd7708;
	add.s64 	%rd7716, %rd7715, %rd7631;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5725,%dummy}, %rd7703;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5726}, %rd7703;
	}
	shf.r.wrap.b32 	%r5727, %r5726, %r5725, 28;
	shf.r.wrap.b32 	%r5728, %r5725, %r5726, 28;
	mov.b64 	%rd7717, {%r5728, %r5727};
	shf.l.wrap.b32 	%r5729, %r5725, %r5726, 30;
	shf.l.wrap.b32 	%r5730, %r5726, %r5725, 30;
	mov.b64 	%rd7718, {%r5730, %r5729};
	xor.b64  	%rd7719, %rd7718, %rd7717;
	shf.l.wrap.b32 	%r5731, %r5725, %r5726, 25;
	shf.l.wrap.b32 	%r5732, %r5726, %r5725, 25;
	mov.b64 	%rd7720, {%r5732, %r5731};
	xor.b64  	%rd7721, %rd7719, %rd7720;
	xor.b64  	%rd7722, %rd7703, %rd7655;
	xor.b64  	%rd7723, %rd7703, %rd7679;
	and.b64  	%rd7724, %rd7723, %rd7722;
	xor.b64  	%rd7725, %rd7724, %rd7703;
	add.s64 	%rd7726, %rd7715, %rd7725;
	add.s64 	%rd7727, %rd7726, %rd7721;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5733,%dummy}, %rd7716;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5734}, %rd7716;
	}
	shf.r.wrap.b32 	%r5735, %r5734, %r5733, 14;
	shf.r.wrap.b32 	%r5736, %r5733, %r5734, 14;
	mov.b64 	%rd7728, {%r5736, %r5735};
	shf.r.wrap.b32 	%r5737, %r5734, %r5733, 18;
	shf.r.wrap.b32 	%r5738, %r5733, %r5734, 18;
	mov.b64 	%rd7729, {%r5738, %r5737};
	xor.b64  	%rd7730, %rd7729, %rd7728;
	shf.l.wrap.b32 	%r5739, %r5733, %r5734, 23;
	shf.l.wrap.b32 	%r5740, %r5734, %r5733, 23;
	mov.b64 	%rd7731, {%r5740, %r5739};
	xor.b64  	%rd7732, %rd7730, %rd7731;
	xor.b64  	%rd7733, %rd7692, %rd7668;
	and.b64  	%rd7734, %rd7716, %rd7733;
	xor.b64  	%rd7735, %rd7734, %rd7668;
	add.s64 	%rd7736, %rd7644, %rd7466;
	add.s64 	%rd7737, %rd7736, %rd12883;
	add.s64 	%rd7738, %rd7737, %rd7735;
	add.s64 	%rd7739, %rd7738, %rd7732;
	add.s64 	%rd7740, %rd7739, %rd7655;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5741,%dummy}, %rd7727;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5742}, %rd7727;
	}
	shf.r.wrap.b32 	%r5743, %r5742, %r5741, 28;
	shf.r.wrap.b32 	%r5744, %r5741, %r5742, 28;
	mov.b64 	%rd7741, {%r5744, %r5743};
	shf.l.wrap.b32 	%r5745, %r5741, %r5742, 30;
	shf.l.wrap.b32 	%r5746, %r5742, %r5741, 30;
	mov.b64 	%rd7742, {%r5746, %r5745};
	xor.b64  	%rd7743, %rd7742, %rd7741;
	shf.l.wrap.b32 	%r5747, %r5741, %r5742, 25;
	shf.l.wrap.b32 	%r5748, %r5742, %r5741, 25;
	mov.b64 	%rd7744, {%r5748, %r5747};
	xor.b64  	%rd7745, %rd7743, %rd7744;
	xor.b64  	%rd7746, %rd7727, %rd7679;
	xor.b64  	%rd7747, %rd7727, %rd7703;
	and.b64  	%rd7748, %rd7747, %rd7746;
	xor.b64  	%rd7749, %rd7748, %rd7727;
	add.s64 	%rd7750, %rd7739, %rd7749;
	add.s64 	%rd7751, %rd7750, %rd7745;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5749,%dummy}, %rd7740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5750}, %rd7740;
	}
	shf.r.wrap.b32 	%r5751, %r5750, %r5749, 14;
	shf.r.wrap.b32 	%r5752, %r5749, %r5750, 14;
	mov.b64 	%rd7752, {%r5752, %r5751};
	shf.r.wrap.b32 	%r5753, %r5750, %r5749, 18;
	shf.r.wrap.b32 	%r5754, %r5749, %r5750, 18;
	mov.b64 	%rd7753, {%r5754, %r5753};
	xor.b64  	%rd7754, %rd7753, %rd7752;
	shf.l.wrap.b32 	%r5755, %r5749, %r5750, 23;
	shf.l.wrap.b32 	%r5756, %r5750, %r5749, 23;
	mov.b64 	%rd7755, {%r5756, %r5755};
	xor.b64  	%rd7756, %rd7754, %rd7755;
	xor.b64  	%rd7757, %rd7716, %rd7692;
	and.b64  	%rd7758, %rd7740, %rd7757;
	xor.b64  	%rd7759, %rd7758, %rd7692;
	add.s64 	%rd7760, %rd7668, %rd7479;
	add.s64 	%rd7761, %rd7760, %rd12884;
	add.s64 	%rd7762, %rd7761, %rd7759;
	add.s64 	%rd7763, %rd7762, %rd7756;
	add.s64 	%rd7764, %rd7763, %rd7679;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5757,%dummy}, %rd7751;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5758}, %rd7751;
	}
	shf.r.wrap.b32 	%r5759, %r5758, %r5757, 28;
	shf.r.wrap.b32 	%r5760, %r5757, %r5758, 28;
	mov.b64 	%rd7765, {%r5760, %r5759};
	shf.l.wrap.b32 	%r5761, %r5757, %r5758, 30;
	shf.l.wrap.b32 	%r5762, %r5758, %r5757, 30;
	mov.b64 	%rd7766, {%r5762, %r5761};
	xor.b64  	%rd7767, %rd7766, %rd7765;
	shf.l.wrap.b32 	%r5763, %r5757, %r5758, 25;
	shf.l.wrap.b32 	%r5764, %r5758, %r5757, 25;
	mov.b64 	%rd7768, {%r5764, %r5763};
	xor.b64  	%rd7769, %rd7767, %rd7768;
	xor.b64  	%rd7770, %rd7751, %rd7703;
	xor.b64  	%rd7771, %rd7751, %rd7727;
	and.b64  	%rd7772, %rd7771, %rd7770;
	xor.b64  	%rd7773, %rd7772, %rd7751;
	add.s64 	%rd7774, %rd7763, %rd7773;
	add.s64 	%rd7775, %rd7774, %rd7769;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5765,%dummy}, %rd7764;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5766}, %rd7764;
	}
	shf.r.wrap.b32 	%r5767, %r5766, %r5765, 14;
	shf.r.wrap.b32 	%r5768, %r5765, %r5766, 14;
	mov.b64 	%rd7776, {%r5768, %r5767};
	shf.r.wrap.b32 	%r5769, %r5766, %r5765, 18;
	shf.r.wrap.b32 	%r5770, %r5765, %r5766, 18;
	mov.b64 	%rd7777, {%r5770, %r5769};
	xor.b64  	%rd7778, %rd7777, %rd7776;
	shf.l.wrap.b32 	%r5771, %r5765, %r5766, 23;
	shf.l.wrap.b32 	%r5772, %r5766, %r5765, 23;
	mov.b64 	%rd7779, {%r5772, %r5771};
	xor.b64  	%rd7780, %rd7778, %rd7779;
	xor.b64  	%rd7781, %rd7740, %rd7716;
	and.b64  	%rd7782, %rd7764, %rd7781;
	xor.b64  	%rd7783, %rd7782, %rd7716;
	add.s64 	%rd7784, %rd7692, %rd7492;
	add.s64 	%rd7785, %rd7784, %rd12885;
	add.s64 	%rd7786, %rd7785, %rd7783;
	add.s64 	%rd7787, %rd7786, %rd7780;
	add.s64 	%rd7788, %rd7787, %rd7703;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5773,%dummy}, %rd7775;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5774}, %rd7775;
	}
	shf.r.wrap.b32 	%r5775, %r5774, %r5773, 28;
	shf.r.wrap.b32 	%r5776, %r5773, %r5774, 28;
	mov.b64 	%rd7789, {%r5776, %r5775};
	shf.l.wrap.b32 	%r5777, %r5773, %r5774, 30;
	shf.l.wrap.b32 	%r5778, %r5774, %r5773, 30;
	mov.b64 	%rd7790, {%r5778, %r5777};
	xor.b64  	%rd7791, %rd7790, %rd7789;
	shf.l.wrap.b32 	%r5779, %r5773, %r5774, 25;
	shf.l.wrap.b32 	%r5780, %r5774, %r5773, 25;
	mov.b64 	%rd7792, {%r5780, %r5779};
	xor.b64  	%rd7793, %rd7791, %rd7792;
	xor.b64  	%rd7794, %rd7775, %rd7727;
	xor.b64  	%rd7795, %rd7775, %rd7751;
	and.b64  	%rd7796, %rd7795, %rd7794;
	xor.b64  	%rd7797, %rd7796, %rd7775;
	add.s64 	%rd7798, %rd7787, %rd7797;
	add.s64 	%rd7799, %rd7798, %rd7793;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5781,%dummy}, %rd7788;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5782}, %rd7788;
	}
	shf.r.wrap.b32 	%r5783, %r5782, %r5781, 14;
	shf.r.wrap.b32 	%r5784, %r5781, %r5782, 14;
	mov.b64 	%rd7800, {%r5784, %r5783};
	shf.r.wrap.b32 	%r5785, %r5782, %r5781, 18;
	shf.r.wrap.b32 	%r5786, %r5781, %r5782, 18;
	mov.b64 	%rd7801, {%r5786, %r5785};
	xor.b64  	%rd7802, %rd7801, %rd7800;
	shf.l.wrap.b32 	%r5787, %r5781, %r5782, 23;
	shf.l.wrap.b32 	%r5788, %r5782, %r5781, 23;
	mov.b64 	%rd7803, {%r5788, %r5787};
	xor.b64  	%rd7804, %rd7802, %rd7803;
	xor.b64  	%rd7805, %rd7764, %rd7740;
	and.b64  	%rd7806, %rd7788, %rd7805;
	xor.b64  	%rd7807, %rd7806, %rd7740;
	add.s64 	%rd7808, %rd7716, %rd7505;
	add.s64 	%rd7809, %rd7808, %rd12886;
	add.s64 	%rd7810, %rd7809, %rd7807;
	add.s64 	%rd7811, %rd7810, %rd7804;
	add.s64 	%rd7812, %rd7811, %rd7727;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5789,%dummy}, %rd7799;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5790}, %rd7799;
	}
	shf.r.wrap.b32 	%r5791, %r5790, %r5789, 28;
	shf.r.wrap.b32 	%r5792, %r5789, %r5790, 28;
	mov.b64 	%rd7813, {%r5792, %r5791};
	shf.l.wrap.b32 	%r5793, %r5789, %r5790, 30;
	shf.l.wrap.b32 	%r5794, %r5790, %r5789, 30;
	mov.b64 	%rd7814, {%r5794, %r5793};
	xor.b64  	%rd7815, %rd7814, %rd7813;
	shf.l.wrap.b32 	%r5795, %r5789, %r5790, 25;
	shf.l.wrap.b32 	%r5796, %r5790, %r5789, 25;
	mov.b64 	%rd7816, {%r5796, %r5795};
	xor.b64  	%rd7817, %rd7815, %rd7816;
	xor.b64  	%rd7818, %rd7799, %rd7751;
	xor.b64  	%rd7819, %rd7799, %rd7775;
	and.b64  	%rd7820, %rd7819, %rd7818;
	xor.b64  	%rd7821, %rd7820, %rd7799;
	add.s64 	%rd7822, %rd7811, %rd7821;
	add.s64 	%rd7823, %rd7822, %rd7817;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5797,%dummy}, %rd7812;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5798}, %rd7812;
	}
	shf.r.wrap.b32 	%r5799, %r5798, %r5797, 14;
	shf.r.wrap.b32 	%r5800, %r5797, %r5798, 14;
	mov.b64 	%rd7824, {%r5800, %r5799};
	shf.r.wrap.b32 	%r5801, %r5798, %r5797, 18;
	shf.r.wrap.b32 	%r5802, %r5797, %r5798, 18;
	mov.b64 	%rd7825, {%r5802, %r5801};
	xor.b64  	%rd7826, %rd7825, %rd7824;
	shf.l.wrap.b32 	%r5803, %r5797, %r5798, 23;
	shf.l.wrap.b32 	%r5804, %r5798, %r5797, 23;
	mov.b64 	%rd7827, {%r5804, %r5803};
	xor.b64  	%rd7828, %rd7826, %rd7827;
	xor.b64  	%rd7829, %rd7788, %rd7764;
	and.b64  	%rd7830, %rd7812, %rd7829;
	xor.b64  	%rd7831, %rd7830, %rd7764;
	add.s64 	%rd7832, %rd7740, %rd7518;
	add.s64 	%rd7833, %rd7832, %rd12887;
	add.s64 	%rd7834, %rd7833, %rd7831;
	add.s64 	%rd7835, %rd7834, %rd7828;
	add.s64 	%rd7836, %rd7835, %rd7751;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5805,%dummy}, %rd7823;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5806}, %rd7823;
	}
	shf.r.wrap.b32 	%r5807, %r5806, %r5805, 28;
	shf.r.wrap.b32 	%r5808, %r5805, %r5806, 28;
	mov.b64 	%rd7837, {%r5808, %r5807};
	shf.l.wrap.b32 	%r5809, %r5805, %r5806, 30;
	shf.l.wrap.b32 	%r5810, %r5806, %r5805, 30;
	mov.b64 	%rd7838, {%r5810, %r5809};
	xor.b64  	%rd7839, %rd7838, %rd7837;
	shf.l.wrap.b32 	%r5811, %r5805, %r5806, 25;
	shf.l.wrap.b32 	%r5812, %r5806, %r5805, 25;
	mov.b64 	%rd7840, {%r5812, %r5811};
	xor.b64  	%rd7841, %rd7839, %rd7840;
	xor.b64  	%rd7842, %rd7823, %rd7775;
	xor.b64  	%rd7843, %rd7823, %rd7799;
	and.b64  	%rd7844, %rd7843, %rd7842;
	xor.b64  	%rd7845, %rd7844, %rd7823;
	add.s64 	%rd7846, %rd7835, %rd7845;
	add.s64 	%rd7847, %rd7846, %rd7841;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5813,%dummy}, %rd7836;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5814}, %rd7836;
	}
	shf.r.wrap.b32 	%r5815, %r5814, %r5813, 14;
	shf.r.wrap.b32 	%r5816, %r5813, %r5814, 14;
	mov.b64 	%rd7848, {%r5816, %r5815};
	shf.r.wrap.b32 	%r5817, %r5814, %r5813, 18;
	shf.r.wrap.b32 	%r5818, %r5813, %r5814, 18;
	mov.b64 	%rd7849, {%r5818, %r5817};
	xor.b64  	%rd7850, %rd7849, %rd7848;
	shf.l.wrap.b32 	%r5819, %r5813, %r5814, 23;
	shf.l.wrap.b32 	%r5820, %r5814, %r5813, 23;
	mov.b64 	%rd7851, {%r5820, %r5819};
	xor.b64  	%rd7852, %rd7850, %rd7851;
	xor.b64  	%rd7853, %rd7812, %rd7788;
	and.b64  	%rd7854, %rd7836, %rd7853;
	xor.b64  	%rd7855, %rd7854, %rd7788;
	add.s64 	%rd7856, %rd7764, %rd7531;
	add.s64 	%rd7857, %rd7856, %rd12888;
	add.s64 	%rd7858, %rd7857, %rd7855;
	add.s64 	%rd7859, %rd7858, %rd7852;
	add.s64 	%rd7860, %rd7859, %rd7775;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5821,%dummy}, %rd7847;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5822}, %rd7847;
	}
	shf.r.wrap.b32 	%r5823, %r5822, %r5821, 28;
	shf.r.wrap.b32 	%r5824, %r5821, %r5822, 28;
	mov.b64 	%rd7861, {%r5824, %r5823};
	shf.l.wrap.b32 	%r5825, %r5821, %r5822, 30;
	shf.l.wrap.b32 	%r5826, %r5822, %r5821, 30;
	mov.b64 	%rd7862, {%r5826, %r5825};
	xor.b64  	%rd7863, %rd7862, %rd7861;
	shf.l.wrap.b32 	%r5827, %r5821, %r5822, 25;
	shf.l.wrap.b32 	%r5828, %r5822, %r5821, 25;
	mov.b64 	%rd7864, {%r5828, %r5827};
	xor.b64  	%rd7865, %rd7863, %rd7864;
	xor.b64  	%rd7866, %rd7847, %rd7799;
	xor.b64  	%rd7867, %rd7847, %rd7823;
	and.b64  	%rd7868, %rd7867, %rd7866;
	xor.b64  	%rd7869, %rd7868, %rd7847;
	add.s64 	%rd7870, %rd7859, %rd7869;
	add.s64 	%rd7871, %rd7870, %rd7865;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5829,%dummy}, %rd7860;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5830}, %rd7860;
	}
	shf.r.wrap.b32 	%r5831, %r5830, %r5829, 14;
	shf.r.wrap.b32 	%r5832, %r5829, %r5830, 14;
	mov.b64 	%rd7872, {%r5832, %r5831};
	shf.r.wrap.b32 	%r5833, %r5830, %r5829, 18;
	shf.r.wrap.b32 	%r5834, %r5829, %r5830, 18;
	mov.b64 	%rd7873, {%r5834, %r5833};
	xor.b64  	%rd7874, %rd7873, %rd7872;
	shf.l.wrap.b32 	%r5835, %r5829, %r5830, 23;
	shf.l.wrap.b32 	%r5836, %r5830, %r5829, 23;
	mov.b64 	%rd7875, {%r5836, %r5835};
	xor.b64  	%rd7876, %rd7874, %rd7875;
	xor.b64  	%rd7877, %rd7836, %rd7812;
	and.b64  	%rd7878, %rd7860, %rd7877;
	xor.b64  	%rd7879, %rd7878, %rd7812;
	add.s64 	%rd7880, %rd7788, %rd7544;
	add.s64 	%rd7881, %rd7880, %rd12889;
	add.s64 	%rd7882, %rd7881, %rd7879;
	add.s64 	%rd7883, %rd7882, %rd7876;
	add.s64 	%rd7884, %rd7883, %rd7799;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5837,%dummy}, %rd7871;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5838}, %rd7871;
	}
	shf.r.wrap.b32 	%r5839, %r5838, %r5837, 28;
	shf.r.wrap.b32 	%r5840, %r5837, %r5838, 28;
	mov.b64 	%rd7885, {%r5840, %r5839};
	shf.l.wrap.b32 	%r5841, %r5837, %r5838, 30;
	shf.l.wrap.b32 	%r5842, %r5838, %r5837, 30;
	mov.b64 	%rd7886, {%r5842, %r5841};
	xor.b64  	%rd7887, %rd7886, %rd7885;
	shf.l.wrap.b32 	%r5843, %r5837, %r5838, 25;
	shf.l.wrap.b32 	%r5844, %r5838, %r5837, 25;
	mov.b64 	%rd7888, {%r5844, %r5843};
	xor.b64  	%rd7889, %rd7887, %rd7888;
	xor.b64  	%rd7890, %rd7871, %rd7823;
	xor.b64  	%rd7891, %rd7871, %rd7847;
	and.b64  	%rd7892, %rd7891, %rd7890;
	xor.b64  	%rd7893, %rd7892, %rd7871;
	add.s64 	%rd7894, %rd7883, %rd7893;
	add.s64 	%rd7895, %rd7894, %rd7889;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5845,%dummy}, %rd7884;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5846}, %rd7884;
	}
	shf.r.wrap.b32 	%r5847, %r5846, %r5845, 14;
	shf.r.wrap.b32 	%r5848, %r5845, %r5846, 14;
	mov.b64 	%rd7896, {%r5848, %r5847};
	shf.r.wrap.b32 	%r5849, %r5846, %r5845, 18;
	shf.r.wrap.b32 	%r5850, %r5845, %r5846, 18;
	mov.b64 	%rd7897, {%r5850, %r5849};
	xor.b64  	%rd7898, %rd7897, %rd7896;
	shf.l.wrap.b32 	%r5851, %r5845, %r5846, 23;
	shf.l.wrap.b32 	%r5852, %r5846, %r5845, 23;
	mov.b64 	%rd7899, {%r5852, %r5851};
	xor.b64  	%rd7900, %rd7898, %rd7899;
	xor.b64  	%rd7901, %rd7860, %rd7836;
	and.b64  	%rd7902, %rd7884, %rd7901;
	xor.b64  	%rd7903, %rd7902, %rd7836;
	add.s64 	%rd7904, %rd7812, %rd7557;
	add.s64 	%rd7905, %rd7904, %rd12890;
	add.s64 	%rd7906, %rd7905, %rd7903;
	add.s64 	%rd7907, %rd7906, %rd7900;
	add.s64 	%rd7908, %rd7907, %rd7823;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5853,%dummy}, %rd7895;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5854}, %rd7895;
	}
	shf.r.wrap.b32 	%r5855, %r5854, %r5853, 28;
	shf.r.wrap.b32 	%r5856, %r5853, %r5854, 28;
	mov.b64 	%rd7909, {%r5856, %r5855};
	shf.l.wrap.b32 	%r5857, %r5853, %r5854, 30;
	shf.l.wrap.b32 	%r5858, %r5854, %r5853, 30;
	mov.b64 	%rd7910, {%r5858, %r5857};
	xor.b64  	%rd7911, %rd7910, %rd7909;
	shf.l.wrap.b32 	%r5859, %r5853, %r5854, 25;
	shf.l.wrap.b32 	%r5860, %r5854, %r5853, 25;
	mov.b64 	%rd7912, {%r5860, %r5859};
	xor.b64  	%rd7913, %rd7911, %rd7912;
	xor.b64  	%rd7914, %rd7895, %rd7847;
	xor.b64  	%rd7915, %rd7895, %rd7871;
	and.b64  	%rd7916, %rd7915, %rd7914;
	xor.b64  	%rd7917, %rd7916, %rd7895;
	add.s64 	%rd7918, %rd7907, %rd7917;
	add.s64 	%rd7919, %rd7918, %rd7913;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5861,%dummy}, %rd7908;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5862}, %rd7908;
	}
	shf.r.wrap.b32 	%r5863, %r5862, %r5861, 14;
	shf.r.wrap.b32 	%r5864, %r5861, %r5862, 14;
	mov.b64 	%rd7920, {%r5864, %r5863};
	shf.r.wrap.b32 	%r5865, %r5862, %r5861, 18;
	shf.r.wrap.b32 	%r5866, %r5861, %r5862, 18;
	mov.b64 	%rd7921, {%r5866, %r5865};
	xor.b64  	%rd7922, %rd7921, %rd7920;
	shf.l.wrap.b32 	%r5867, %r5861, %r5862, 23;
	shf.l.wrap.b32 	%r5868, %r5862, %r5861, 23;
	mov.b64 	%rd7923, {%r5868, %r5867};
	xor.b64  	%rd7924, %rd7922, %rd7923;
	xor.b64  	%rd7925, %rd7884, %rd7860;
	and.b64  	%rd7926, %rd7908, %rd7925;
	xor.b64  	%rd7927, %rd7926, %rd7860;
	add.s64 	%rd7928, %rd7836, %rd7570;
	add.s64 	%rd7929, %rd7928, %rd12891;
	add.s64 	%rd7930, %rd7929, %rd7927;
	add.s64 	%rd7931, %rd7930, %rd7924;
	add.s64 	%rd7932, %rd7931, %rd7847;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5869,%dummy}, %rd7919;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5870}, %rd7919;
	}
	shf.r.wrap.b32 	%r5871, %r5870, %r5869, 28;
	shf.r.wrap.b32 	%r5872, %r5869, %r5870, 28;
	mov.b64 	%rd7933, {%r5872, %r5871};
	shf.l.wrap.b32 	%r5873, %r5869, %r5870, 30;
	shf.l.wrap.b32 	%r5874, %r5870, %r5869, 30;
	mov.b64 	%rd7934, {%r5874, %r5873};
	xor.b64  	%rd7935, %rd7934, %rd7933;
	shf.l.wrap.b32 	%r5875, %r5869, %r5870, 25;
	shf.l.wrap.b32 	%r5876, %r5870, %r5869, 25;
	mov.b64 	%rd7936, {%r5876, %r5875};
	xor.b64  	%rd7937, %rd7935, %rd7936;
	xor.b64  	%rd7938, %rd7919, %rd7871;
	xor.b64  	%rd7939, %rd7919, %rd7895;
	and.b64  	%rd7940, %rd7939, %rd7938;
	xor.b64  	%rd7941, %rd7940, %rd7919;
	add.s64 	%rd7942, %rd7931, %rd7941;
	add.s64 	%rd7943, %rd7942, %rd7937;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5877,%dummy}, %rd7932;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5878}, %rd7932;
	}
	shf.r.wrap.b32 	%r5879, %r5878, %r5877, 14;
	shf.r.wrap.b32 	%r5880, %r5877, %r5878, 14;
	mov.b64 	%rd7944, {%r5880, %r5879};
	shf.r.wrap.b32 	%r5881, %r5878, %r5877, 18;
	shf.r.wrap.b32 	%r5882, %r5877, %r5878, 18;
	mov.b64 	%rd7945, {%r5882, %r5881};
	xor.b64  	%rd7946, %rd7945, %rd7944;
	shf.l.wrap.b32 	%r5883, %r5877, %r5878, 23;
	shf.l.wrap.b32 	%r5884, %r5878, %r5877, 23;
	mov.b64 	%rd7947, {%r5884, %r5883};
	xor.b64  	%rd7948, %rd7946, %rd7947;
	xor.b64  	%rd7949, %rd7908, %rd7884;
	and.b64  	%rd7950, %rd7932, %rd7949;
	xor.b64  	%rd7951, %rd7950, %rd7884;
	add.s64 	%rd7952, %rd7860, %rd7583;
	add.s64 	%rd7953, %rd7952, %rd12892;
	add.s64 	%rd7954, %rd7953, %rd7951;
	add.s64 	%rd7955, %rd7954, %rd7948;
	add.s64 	%rd7956, %rd7955, %rd7871;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5885,%dummy}, %rd7943;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5886}, %rd7943;
	}
	shf.r.wrap.b32 	%r5887, %r5886, %r5885, 28;
	shf.r.wrap.b32 	%r5888, %r5885, %r5886, 28;
	mov.b64 	%rd7957, {%r5888, %r5887};
	shf.l.wrap.b32 	%r5889, %r5885, %r5886, 30;
	shf.l.wrap.b32 	%r5890, %r5886, %r5885, 30;
	mov.b64 	%rd7958, {%r5890, %r5889};
	xor.b64  	%rd7959, %rd7958, %rd7957;
	shf.l.wrap.b32 	%r5891, %r5885, %r5886, 25;
	shf.l.wrap.b32 	%r5892, %r5886, %r5885, 25;
	mov.b64 	%rd7960, {%r5892, %r5891};
	xor.b64  	%rd7961, %rd7959, %rd7960;
	xor.b64  	%rd7962, %rd7943, %rd7895;
	xor.b64  	%rd7963, %rd7943, %rd7919;
	and.b64  	%rd7964, %rd7963, %rd7962;
	xor.b64  	%rd7965, %rd7964, %rd7943;
	add.s64 	%rd7966, %rd7955, %rd7965;
	add.s64 	%rd7967, %rd7966, %rd7961;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5893,%dummy}, %rd7570;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5894}, %rd7570;
	}
	shf.r.wrap.b32 	%r5895, %r5894, %r5893, 19;
	shf.r.wrap.b32 	%r5896, %r5893, %r5894, 19;
	mov.b64 	%rd7968, {%r5896, %r5895};
	shf.l.wrap.b32 	%r5897, %r5893, %r5894, 3;
	shf.l.wrap.b32 	%r5898, %r5894, %r5893, 3;
	mov.b64 	%rd7969, {%r5898, %r5897};
	shr.u64 	%rd7970, %rd7570, 6;
	xor.b64  	%rd7971, %rd7968, %rd7970;
	xor.b64  	%rd7972, %rd7971, %rd7969;
	shf.r.wrap.b32 	%r5899, %r5508, %r5507, 1;
	shf.r.wrap.b32 	%r5900, %r5507, %r5508, 1;
	mov.b64 	%rd7973, {%r5900, %r5899};
	shf.r.wrap.b32 	%r5901, %r5508, %r5507, 8;
	shf.r.wrap.b32 	%r5902, %r5507, %r5508, 8;
	mov.b64 	%rd7974, {%r5902, %r5901};
	shr.u64 	%rd7975, %rd7401, 7;
	xor.b64  	%rd7976, %rd7973, %rd7975;
	xor.b64  	%rd7977, %rd7976, %rd7974;
	add.s64 	%rd7978, %rd7505, %rd7388;
	add.s64 	%rd7979, %rd7978, %rd7972;
	add.s64 	%rd7980, %rd7979, %rd7977;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5903,%dummy}, %rd7583;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5904}, %rd7583;
	}
	shf.r.wrap.b32 	%r5905, %r5904, %r5903, 19;
	shf.r.wrap.b32 	%r5906, %r5903, %r5904, 19;
	mov.b64 	%rd7981, {%r5906, %r5905};
	shf.l.wrap.b32 	%r5907, %r5903, %r5904, 3;
	shf.l.wrap.b32 	%r5908, %r5904, %r5903, 3;
	mov.b64 	%rd7982, {%r5908, %r5907};
	shr.u64 	%rd7983, %rd7583, 6;
	xor.b64  	%rd7984, %rd7981, %rd7983;
	xor.b64  	%rd7985, %rd7984, %rd7982;
	shf.r.wrap.b32 	%r5909, %r5518, %r5517, 1;
	shf.r.wrap.b32 	%r5910, %r5517, %r5518, 1;
	mov.b64 	%rd7986, {%r5910, %r5909};
	shf.r.wrap.b32 	%r5911, %r5518, %r5517, 8;
	shf.r.wrap.b32 	%r5912, %r5517, %r5518, 8;
	mov.b64 	%rd7987, {%r5912, %r5911};
	shr.u64 	%rd7988, %rd7414, 7;
	xor.b64  	%rd7989, %rd7986, %rd7988;
	xor.b64  	%rd7990, %rd7989, %rd7987;
	add.s64 	%rd7991, %rd7518, %rd7401;
	add.s64 	%rd7992, %rd7991, %rd7985;
	add.s64 	%rd7993, %rd7992, %rd7990;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5913,%dummy}, %rd7980;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5914}, %rd7980;
	}
	shf.r.wrap.b32 	%r5915, %r5914, %r5913, 19;
	shf.r.wrap.b32 	%r5916, %r5913, %r5914, 19;
	mov.b64 	%rd7994, {%r5916, %r5915};
	shf.l.wrap.b32 	%r5917, %r5913, %r5914, 3;
	shf.l.wrap.b32 	%r5918, %r5914, %r5913, 3;
	mov.b64 	%rd7995, {%r5918, %r5917};
	shr.u64 	%rd7996, %rd7980, 6;
	xor.b64  	%rd7997, %rd7994, %rd7996;
	xor.b64  	%rd7998, %rd7997, %rd7995;
	shf.r.wrap.b32 	%r5919, %r5528, %r5527, 1;
	shf.r.wrap.b32 	%r5920, %r5527, %r5528, 1;
	mov.b64 	%rd7999, {%r5920, %r5919};
	shf.r.wrap.b32 	%r5921, %r5528, %r5527, 8;
	shf.r.wrap.b32 	%r5922, %r5527, %r5528, 8;
	mov.b64 	%rd8000, {%r5922, %r5921};
	shr.u64 	%rd8001, %rd7427, 7;
	xor.b64  	%rd8002, %rd7999, %rd8001;
	xor.b64  	%rd8003, %rd8002, %rd8000;
	add.s64 	%rd8004, %rd7531, %rd7414;
	add.s64 	%rd8005, %rd8004, %rd7998;
	add.s64 	%rd8006, %rd8005, %rd8003;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5923,%dummy}, %rd7993;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5924}, %rd7993;
	}
	shf.r.wrap.b32 	%r5925, %r5924, %r5923, 19;
	shf.r.wrap.b32 	%r5926, %r5923, %r5924, 19;
	mov.b64 	%rd8007, {%r5926, %r5925};
	shf.l.wrap.b32 	%r5927, %r5923, %r5924, 3;
	shf.l.wrap.b32 	%r5928, %r5924, %r5923, 3;
	mov.b64 	%rd8008, {%r5928, %r5927};
	shr.u64 	%rd8009, %rd7993, 6;
	xor.b64  	%rd8010, %rd8007, %rd8009;
	xor.b64  	%rd8011, %rd8010, %rd8008;
	shf.r.wrap.b32 	%r5929, %r5538, %r5537, 1;
	shf.r.wrap.b32 	%r5930, %r5537, %r5538, 1;
	mov.b64 	%rd8012, {%r5930, %r5929};
	shf.r.wrap.b32 	%r5931, %r5538, %r5537, 8;
	shf.r.wrap.b32 	%r5932, %r5537, %r5538, 8;
	mov.b64 	%rd8013, {%r5932, %r5931};
	shr.u64 	%rd8014, %rd7440, 7;
	xor.b64  	%rd8015, %rd8012, %rd8014;
	xor.b64  	%rd8016, %rd8015, %rd8013;
	add.s64 	%rd8017, %rd7544, %rd7427;
	add.s64 	%rd8018, %rd8017, %rd8011;
	add.s64 	%rd8019, %rd8018, %rd8016;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5933,%dummy}, %rd8006;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5934}, %rd8006;
	}
	shf.r.wrap.b32 	%r5935, %r5934, %r5933, 19;
	shf.r.wrap.b32 	%r5936, %r5933, %r5934, 19;
	mov.b64 	%rd8020, {%r5936, %r5935};
	shf.l.wrap.b32 	%r5937, %r5933, %r5934, 3;
	shf.l.wrap.b32 	%r5938, %r5934, %r5933, 3;
	mov.b64 	%rd8021, {%r5938, %r5937};
	shr.u64 	%rd8022, %rd8006, 6;
	xor.b64  	%rd8023, %rd8020, %rd8022;
	xor.b64  	%rd8024, %rd8023, %rd8021;
	shf.r.wrap.b32 	%r5939, %r5548, %r5547, 1;
	shf.r.wrap.b32 	%r5940, %r5547, %r5548, 1;
	mov.b64 	%rd8025, {%r5940, %r5939};
	shf.r.wrap.b32 	%r5941, %r5548, %r5547, 8;
	shf.r.wrap.b32 	%r5942, %r5547, %r5548, 8;
	mov.b64 	%rd8026, {%r5942, %r5941};
	shr.u64 	%rd8027, %rd7453, 7;
	xor.b64  	%rd8028, %rd8025, %rd8027;
	xor.b64  	%rd8029, %rd8028, %rd8026;
	add.s64 	%rd8030, %rd7557, %rd7440;
	add.s64 	%rd8031, %rd8030, %rd8024;
	add.s64 	%rd8032, %rd8031, %rd8029;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5943,%dummy}, %rd8019;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5944}, %rd8019;
	}
	shf.r.wrap.b32 	%r5945, %r5944, %r5943, 19;
	shf.r.wrap.b32 	%r5946, %r5943, %r5944, 19;
	mov.b64 	%rd8033, {%r5946, %r5945};
	shf.l.wrap.b32 	%r5947, %r5943, %r5944, 3;
	shf.l.wrap.b32 	%r5948, %r5944, %r5943, 3;
	mov.b64 	%rd8034, {%r5948, %r5947};
	shr.u64 	%rd8035, %rd8019, 6;
	xor.b64  	%rd8036, %rd8033, %rd8035;
	xor.b64  	%rd8037, %rd8036, %rd8034;
	shf.r.wrap.b32 	%r5949, %r5558, %r5557, 1;
	shf.r.wrap.b32 	%r5950, %r5557, %r5558, 1;
	mov.b64 	%rd8038, {%r5950, %r5949};
	shf.r.wrap.b32 	%r5951, %r5558, %r5557, 8;
	shf.r.wrap.b32 	%r5952, %r5557, %r5558, 8;
	mov.b64 	%rd8039, {%r5952, %r5951};
	shr.u64 	%rd8040, %rd7466, 7;
	xor.b64  	%rd8041, %rd8038, %rd8040;
	xor.b64  	%rd8042, %rd8041, %rd8039;
	add.s64 	%rd8043, %rd7570, %rd7453;
	add.s64 	%rd8044, %rd8043, %rd8037;
	add.s64 	%rd8045, %rd8044, %rd8042;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5953,%dummy}, %rd8032;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5954}, %rd8032;
	}
	shf.r.wrap.b32 	%r5955, %r5954, %r5953, 19;
	shf.r.wrap.b32 	%r5956, %r5953, %r5954, 19;
	mov.b64 	%rd8046, {%r5956, %r5955};
	shf.l.wrap.b32 	%r5957, %r5953, %r5954, 3;
	shf.l.wrap.b32 	%r5958, %r5954, %r5953, 3;
	mov.b64 	%rd8047, {%r5958, %r5957};
	shr.u64 	%rd8048, %rd8032, 6;
	xor.b64  	%rd8049, %rd8046, %rd8048;
	xor.b64  	%rd8050, %rd8049, %rd8047;
	shf.r.wrap.b32 	%r5959, %r5568, %r5567, 1;
	shf.r.wrap.b32 	%r5960, %r5567, %r5568, 1;
	mov.b64 	%rd8051, {%r5960, %r5959};
	shf.r.wrap.b32 	%r5961, %r5568, %r5567, 8;
	shf.r.wrap.b32 	%r5962, %r5567, %r5568, 8;
	mov.b64 	%rd8052, {%r5962, %r5961};
	shr.u64 	%rd8053, %rd7479, 7;
	xor.b64  	%rd8054, %rd8051, %rd8053;
	xor.b64  	%rd8055, %rd8054, %rd8052;
	add.s64 	%rd8056, %rd7583, %rd7466;
	add.s64 	%rd8057, %rd8056, %rd8050;
	add.s64 	%rd8058, %rd8057, %rd8055;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5963,%dummy}, %rd8045;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5964}, %rd8045;
	}
	shf.r.wrap.b32 	%r5965, %r5964, %r5963, 19;
	shf.r.wrap.b32 	%r5966, %r5963, %r5964, 19;
	mov.b64 	%rd8059, {%r5966, %r5965};
	shf.l.wrap.b32 	%r5967, %r5963, %r5964, 3;
	shf.l.wrap.b32 	%r5968, %r5964, %r5963, 3;
	mov.b64 	%rd8060, {%r5968, %r5967};
	shr.u64 	%rd8061, %rd8045, 6;
	xor.b64  	%rd8062, %rd8059, %rd8061;
	xor.b64  	%rd8063, %rd8062, %rd8060;
	shf.r.wrap.b32 	%r5969, %r5578, %r5577, 1;
	shf.r.wrap.b32 	%r5970, %r5577, %r5578, 1;
	mov.b64 	%rd8064, {%r5970, %r5969};
	shf.r.wrap.b32 	%r5971, %r5578, %r5577, 8;
	shf.r.wrap.b32 	%r5972, %r5577, %r5578, 8;
	mov.b64 	%rd8065, {%r5972, %r5971};
	shr.u64 	%rd8066, %rd7492, 7;
	xor.b64  	%rd8067, %rd8064, %rd8066;
	xor.b64  	%rd8068, %rd8067, %rd8065;
	add.s64 	%rd8069, %rd7980, %rd7479;
	add.s64 	%rd8070, %rd8069, %rd8063;
	add.s64 	%rd8071, %rd8070, %rd8068;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5973,%dummy}, %rd8058;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5974}, %rd8058;
	}
	shf.r.wrap.b32 	%r5975, %r5974, %r5973, 19;
	shf.r.wrap.b32 	%r5976, %r5973, %r5974, 19;
	mov.b64 	%rd8072, {%r5976, %r5975};
	shf.l.wrap.b32 	%r5977, %r5973, %r5974, 3;
	shf.l.wrap.b32 	%r5978, %r5974, %r5973, 3;
	mov.b64 	%rd8073, {%r5978, %r5977};
	shr.u64 	%rd8074, %rd8058, 6;
	xor.b64  	%rd8075, %rd8072, %rd8074;
	xor.b64  	%rd8076, %rd8075, %rd8073;
	shf.r.wrap.b32 	%r5979, %r5588, %r5587, 1;
	shf.r.wrap.b32 	%r5980, %r5587, %r5588, 1;
	mov.b64 	%rd8077, {%r5980, %r5979};
	shf.r.wrap.b32 	%r5981, %r5588, %r5587, 8;
	shf.r.wrap.b32 	%r5982, %r5587, %r5588, 8;
	mov.b64 	%rd8078, {%r5982, %r5981};
	shr.u64 	%rd8079, %rd7505, 7;
	xor.b64  	%rd8080, %rd8077, %rd8079;
	xor.b64  	%rd8081, %rd8080, %rd8078;
	add.s64 	%rd8082, %rd7993, %rd7492;
	add.s64 	%rd8083, %rd8082, %rd8076;
	add.s64 	%rd8084, %rd8083, %rd8081;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5983,%dummy}, %rd8071;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5984}, %rd8071;
	}
	shf.r.wrap.b32 	%r5985, %r5984, %r5983, 19;
	shf.r.wrap.b32 	%r5986, %r5983, %r5984, 19;
	mov.b64 	%rd8085, {%r5986, %r5985};
	shf.l.wrap.b32 	%r5987, %r5983, %r5984, 3;
	shf.l.wrap.b32 	%r5988, %r5984, %r5983, 3;
	mov.b64 	%rd8086, {%r5988, %r5987};
	shr.u64 	%rd8087, %rd8071, 6;
	xor.b64  	%rd8088, %rd8085, %rd8087;
	xor.b64  	%rd8089, %rd8088, %rd8086;
	shf.r.wrap.b32 	%r5989, %r5598, %r5597, 1;
	shf.r.wrap.b32 	%r5990, %r5597, %r5598, 1;
	mov.b64 	%rd8090, {%r5990, %r5989};
	shf.r.wrap.b32 	%r5991, %r5598, %r5597, 8;
	shf.r.wrap.b32 	%r5992, %r5597, %r5598, 8;
	mov.b64 	%rd8091, {%r5992, %r5991};
	shr.u64 	%rd8092, %rd7518, 7;
	xor.b64  	%rd8093, %rd8090, %rd8092;
	xor.b64  	%rd8094, %rd8093, %rd8091;
	add.s64 	%rd8095, %rd8006, %rd7505;
	add.s64 	%rd8096, %rd8095, %rd8089;
	add.s64 	%rd8097, %rd8096, %rd8094;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5993,%dummy}, %rd8084;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5994}, %rd8084;
	}
	shf.r.wrap.b32 	%r5995, %r5994, %r5993, 19;
	shf.r.wrap.b32 	%r5996, %r5993, %r5994, 19;
	mov.b64 	%rd8098, {%r5996, %r5995};
	shf.l.wrap.b32 	%r5997, %r5993, %r5994, 3;
	shf.l.wrap.b32 	%r5998, %r5994, %r5993, 3;
	mov.b64 	%rd8099, {%r5998, %r5997};
	shr.u64 	%rd8100, %rd8084, 6;
	xor.b64  	%rd8101, %rd8098, %rd8100;
	xor.b64  	%rd8102, %rd8101, %rd8099;
	shf.r.wrap.b32 	%r5999, %r5608, %r5607, 1;
	shf.r.wrap.b32 	%r6000, %r5607, %r5608, 1;
	mov.b64 	%rd8103, {%r6000, %r5999};
	shf.r.wrap.b32 	%r6001, %r5608, %r5607, 8;
	shf.r.wrap.b32 	%r6002, %r5607, %r5608, 8;
	mov.b64 	%rd8104, {%r6002, %r6001};
	shr.u64 	%rd8105, %rd7531, 7;
	xor.b64  	%rd8106, %rd8103, %rd8105;
	xor.b64  	%rd8107, %rd8106, %rd8104;
	add.s64 	%rd8108, %rd8019, %rd7518;
	add.s64 	%rd8109, %rd8108, %rd8102;
	add.s64 	%rd8110, %rd8109, %rd8107;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6003,%dummy}, %rd8097;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6004}, %rd8097;
	}
	shf.r.wrap.b32 	%r6005, %r6004, %r6003, 19;
	shf.r.wrap.b32 	%r6006, %r6003, %r6004, 19;
	mov.b64 	%rd8111, {%r6006, %r6005};
	shf.l.wrap.b32 	%r6007, %r6003, %r6004, 3;
	shf.l.wrap.b32 	%r6008, %r6004, %r6003, 3;
	mov.b64 	%rd8112, {%r6008, %r6007};
	shr.u64 	%rd8113, %rd8097, 6;
	xor.b64  	%rd8114, %rd8111, %rd8113;
	xor.b64  	%rd8115, %rd8114, %rd8112;
	shf.r.wrap.b32 	%r6009, %r5618, %r5617, 1;
	shf.r.wrap.b32 	%r6010, %r5617, %r5618, 1;
	mov.b64 	%rd8116, {%r6010, %r6009};
	shf.r.wrap.b32 	%r6011, %r5618, %r5617, 8;
	shf.r.wrap.b32 	%r6012, %r5617, %r5618, 8;
	mov.b64 	%rd8117, {%r6012, %r6011};
	shr.u64 	%rd8118, %rd7544, 7;
	xor.b64  	%rd8119, %rd8116, %rd8118;
	xor.b64  	%rd8120, %rd8119, %rd8117;
	add.s64 	%rd8121, %rd8032, %rd7531;
	add.s64 	%rd8122, %rd8121, %rd8115;
	add.s64 	%rd8123, %rd8122, %rd8120;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6013,%dummy}, %rd8110;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6014}, %rd8110;
	}
	shf.r.wrap.b32 	%r6015, %r6014, %r6013, 19;
	shf.r.wrap.b32 	%r6016, %r6013, %r6014, 19;
	mov.b64 	%rd8124, {%r6016, %r6015};
	shf.l.wrap.b32 	%r6017, %r6013, %r6014, 3;
	shf.l.wrap.b32 	%r6018, %r6014, %r6013, 3;
	mov.b64 	%rd8125, {%r6018, %r6017};
	shr.u64 	%rd8126, %rd8110, 6;
	xor.b64  	%rd8127, %rd8124, %rd8126;
	xor.b64  	%rd8128, %rd8127, %rd8125;
	shf.r.wrap.b32 	%r6019, %r5628, %r5627, 1;
	shf.r.wrap.b32 	%r6020, %r5627, %r5628, 1;
	mov.b64 	%rd8129, {%r6020, %r6019};
	shf.r.wrap.b32 	%r6021, %r5628, %r5627, 8;
	shf.r.wrap.b32 	%r6022, %r5627, %r5628, 8;
	mov.b64 	%rd8130, {%r6022, %r6021};
	shr.u64 	%rd8131, %rd7557, 7;
	xor.b64  	%rd8132, %rd8129, %rd8131;
	xor.b64  	%rd8133, %rd8132, %rd8130;
	add.s64 	%rd8134, %rd8045, %rd7544;
	add.s64 	%rd8135, %rd8134, %rd8128;
	add.s64 	%rd8136, %rd8135, %rd8133;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6023,%dummy}, %rd8123;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6024}, %rd8123;
	}
	shf.r.wrap.b32 	%r6025, %r6024, %r6023, 19;
	shf.r.wrap.b32 	%r6026, %r6023, %r6024, 19;
	mov.b64 	%rd8137, {%r6026, %r6025};
	shf.l.wrap.b32 	%r6027, %r6023, %r6024, 3;
	shf.l.wrap.b32 	%r6028, %r6024, %r6023, 3;
	mov.b64 	%rd8138, {%r6028, %r6027};
	shr.u64 	%rd8139, %rd8123, 6;
	xor.b64  	%rd8140, %rd8137, %rd8139;
	xor.b64  	%rd8141, %rd8140, %rd8138;
	shf.r.wrap.b32 	%r6029, %r5894, %r5893, 1;
	shf.r.wrap.b32 	%r6030, %r5893, %r5894, 1;
	mov.b64 	%rd8142, {%r6030, %r6029};
	shf.r.wrap.b32 	%r6031, %r5894, %r5893, 8;
	shf.r.wrap.b32 	%r6032, %r5893, %r5894, 8;
	mov.b64 	%rd8143, {%r6032, %r6031};
	shr.u64 	%rd8144, %rd7570, 7;
	xor.b64  	%rd8145, %rd8142, %rd8144;
	xor.b64  	%rd8146, %rd8145, %rd8143;
	add.s64 	%rd8147, %rd8058, %rd7557;
	add.s64 	%rd8148, %rd8147, %rd8141;
	add.s64 	%rd8149, %rd8148, %rd8146;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6033,%dummy}, %rd8136;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6034}, %rd8136;
	}
	shf.r.wrap.b32 	%r6035, %r6034, %r6033, 19;
	shf.r.wrap.b32 	%r6036, %r6033, %r6034, 19;
	mov.b64 	%rd8150, {%r6036, %r6035};
	shf.l.wrap.b32 	%r6037, %r6033, %r6034, 3;
	shf.l.wrap.b32 	%r6038, %r6034, %r6033, 3;
	mov.b64 	%rd8151, {%r6038, %r6037};
	shr.u64 	%rd8152, %rd8136, 6;
	xor.b64  	%rd8153, %rd8150, %rd8152;
	xor.b64  	%rd8154, %rd8153, %rd8151;
	shf.r.wrap.b32 	%r6039, %r5904, %r5903, 1;
	shf.r.wrap.b32 	%r6040, %r5903, %r5904, 1;
	mov.b64 	%rd8155, {%r6040, %r6039};
	shf.r.wrap.b32 	%r6041, %r5904, %r5903, 8;
	shf.r.wrap.b32 	%r6042, %r5903, %r5904, 8;
	mov.b64 	%rd8156, {%r6042, %r6041};
	shr.u64 	%rd8157, %rd7583, 7;
	xor.b64  	%rd8158, %rd8155, %rd8157;
	xor.b64  	%rd8159, %rd8158, %rd8156;
	add.s64 	%rd8160, %rd8071, %rd7570;
	add.s64 	%rd8161, %rd8160, %rd8154;
	add.s64 	%rd8162, %rd8161, %rd8159;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6043,%dummy}, %rd8149;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6044}, %rd8149;
	}
	shf.r.wrap.b32 	%r6045, %r6044, %r6043, 19;
	shf.r.wrap.b32 	%r6046, %r6043, %r6044, 19;
	mov.b64 	%rd8163, {%r6046, %r6045};
	shf.l.wrap.b32 	%r6047, %r6043, %r6044, 3;
	shf.l.wrap.b32 	%r6048, %r6044, %r6043, 3;
	mov.b64 	%rd8164, {%r6048, %r6047};
	shr.u64 	%rd8165, %rd8149, 6;
	xor.b64  	%rd8166, %rd8163, %rd8165;
	xor.b64  	%rd8167, %rd8166, %rd8164;
	shf.r.wrap.b32 	%r6049, %r5914, %r5913, 1;
	shf.r.wrap.b32 	%r6050, %r5913, %r5914, 1;
	mov.b64 	%rd8168, {%r6050, %r6049};
	shf.r.wrap.b32 	%r6051, %r5914, %r5913, 8;
	shf.r.wrap.b32 	%r6052, %r5913, %r5914, 8;
	mov.b64 	%rd8169, {%r6052, %r6051};
	shr.u64 	%rd8170, %rd7980, 7;
	xor.b64  	%rd8171, %rd8168, %rd8170;
	xor.b64  	%rd8172, %rd8171, %rd8169;
	add.s64 	%rd8173, %rd8084, %rd7583;
	add.s64 	%rd8174, %rd8173, %rd8167;
	add.s64 	%rd8175, %rd8174, %rd8172;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6053,%dummy}, %rd7956;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6054}, %rd7956;
	}
	shf.r.wrap.b32 	%r6055, %r6054, %r6053, 14;
	shf.r.wrap.b32 	%r6056, %r6053, %r6054, 14;
	mov.b64 	%rd8176, {%r6056, %r6055};
	shf.r.wrap.b32 	%r6057, %r6054, %r6053, 18;
	shf.r.wrap.b32 	%r6058, %r6053, %r6054, 18;
	mov.b64 	%rd8177, {%r6058, %r6057};
	xor.b64  	%rd8178, %rd8177, %rd8176;
	shf.l.wrap.b32 	%r6059, %r6053, %r6054, 23;
	shf.l.wrap.b32 	%r6060, %r6054, %r6053, 23;
	mov.b64 	%rd8179, {%r6060, %r6059};
	xor.b64  	%rd8180, %rd8178, %rd8179;
	xor.b64  	%rd8181, %rd7932, %rd7908;
	and.b64  	%rd8182, %rd8181, %rd7956;
	xor.b64  	%rd8183, %rd8182, %rd7908;
	add.s64 	%rd8184, %rd8183, %rd7884;
	add.s64 	%rd8185, %rd8184, %rd7980;
	add.s64 	%rd8186, %rd8185, %rd12893;
	add.s64 	%rd8187, %rd8186, %rd8180;
	add.s64 	%rd8188, %rd8187, %rd7895;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6061,%dummy}, %rd7967;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6062}, %rd7967;
	}
	shf.r.wrap.b32 	%r6063, %r6062, %r6061, 28;
	shf.r.wrap.b32 	%r6064, %r6061, %r6062, 28;
	mov.b64 	%rd8189, {%r6064, %r6063};
	shf.l.wrap.b32 	%r6065, %r6061, %r6062, 30;
	shf.l.wrap.b32 	%r6066, %r6062, %r6061, 30;
	mov.b64 	%rd8190, {%r6066, %r6065};
	xor.b64  	%rd8191, %rd8190, %rd8189;
	shf.l.wrap.b32 	%r6067, %r6061, %r6062, 25;
	shf.l.wrap.b32 	%r6068, %r6062, %r6061, 25;
	mov.b64 	%rd8192, {%r6068, %r6067};
	xor.b64  	%rd8193, %rd8191, %rd8192;
	xor.b64  	%rd8194, %rd7967, %rd7919;
	xor.b64  	%rd8195, %rd7967, %rd7943;
	and.b64  	%rd8196, %rd8195, %rd8194;
	xor.b64  	%rd8197, %rd8196, %rd7967;
	add.s64 	%rd8198, %rd8187, %rd8197;
	add.s64 	%rd8199, %rd8198, %rd8193;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6069,%dummy}, %rd8188;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6070}, %rd8188;
	}
	shf.r.wrap.b32 	%r6071, %r6070, %r6069, 14;
	shf.r.wrap.b32 	%r6072, %r6069, %r6070, 14;
	mov.b64 	%rd8200, {%r6072, %r6071};
	shf.r.wrap.b32 	%r6073, %r6070, %r6069, 18;
	shf.r.wrap.b32 	%r6074, %r6069, %r6070, 18;
	mov.b64 	%rd8201, {%r6074, %r6073};
	xor.b64  	%rd8202, %rd8201, %rd8200;
	shf.l.wrap.b32 	%r6075, %r6069, %r6070, 23;
	shf.l.wrap.b32 	%r6076, %r6070, %r6069, 23;
	mov.b64 	%rd8203, {%r6076, %r6075};
	xor.b64  	%rd8204, %rd8202, %rd8203;
	xor.b64  	%rd8205, %rd7956, %rd7932;
	and.b64  	%rd8206, %rd8188, %rd8205;
	xor.b64  	%rd8207, %rd8206, %rd7932;
	add.s64 	%rd8208, %rd7993, %rd7908;
	add.s64 	%rd8209, %rd8208, %rd12894;
	add.s64 	%rd8210, %rd8209, %rd8207;
	add.s64 	%rd8211, %rd8210, %rd8204;
	add.s64 	%rd8212, %rd8211, %rd7919;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6077,%dummy}, %rd8199;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6078}, %rd8199;
	}
	shf.r.wrap.b32 	%r6079, %r6078, %r6077, 28;
	shf.r.wrap.b32 	%r6080, %r6077, %r6078, 28;
	mov.b64 	%rd8213, {%r6080, %r6079};
	shf.l.wrap.b32 	%r6081, %r6077, %r6078, 30;
	shf.l.wrap.b32 	%r6082, %r6078, %r6077, 30;
	mov.b64 	%rd8214, {%r6082, %r6081};
	xor.b64  	%rd8215, %rd8214, %rd8213;
	shf.l.wrap.b32 	%r6083, %r6077, %r6078, 25;
	shf.l.wrap.b32 	%r6084, %r6078, %r6077, 25;
	mov.b64 	%rd8216, {%r6084, %r6083};
	xor.b64  	%rd8217, %rd8215, %rd8216;
	xor.b64  	%rd8218, %rd8199, %rd7943;
	xor.b64  	%rd8219, %rd8199, %rd7967;
	and.b64  	%rd8220, %rd8219, %rd8218;
	xor.b64  	%rd8221, %rd8220, %rd8199;
	add.s64 	%rd8222, %rd8211, %rd8221;
	add.s64 	%rd8223, %rd8222, %rd8217;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6085,%dummy}, %rd8212;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6086}, %rd8212;
	}
	shf.r.wrap.b32 	%r6087, %r6086, %r6085, 14;
	shf.r.wrap.b32 	%r6088, %r6085, %r6086, 14;
	mov.b64 	%rd8224, {%r6088, %r6087};
	shf.r.wrap.b32 	%r6089, %r6086, %r6085, 18;
	shf.r.wrap.b32 	%r6090, %r6085, %r6086, 18;
	mov.b64 	%rd8225, {%r6090, %r6089};
	xor.b64  	%rd8226, %rd8225, %rd8224;
	shf.l.wrap.b32 	%r6091, %r6085, %r6086, 23;
	shf.l.wrap.b32 	%r6092, %r6086, %r6085, 23;
	mov.b64 	%rd8227, {%r6092, %r6091};
	xor.b64  	%rd8228, %rd8226, %rd8227;
	xor.b64  	%rd8229, %rd8188, %rd7956;
	and.b64  	%rd8230, %rd8212, %rd8229;
	xor.b64  	%rd8231, %rd8230, %rd7956;
	add.s64 	%rd8232, %rd8006, %rd7932;
	add.s64 	%rd8233, %rd8232, %rd12895;
	add.s64 	%rd8234, %rd8233, %rd8231;
	add.s64 	%rd8235, %rd8234, %rd8228;
	add.s64 	%rd8236, %rd8235, %rd7943;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6093,%dummy}, %rd8223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6094}, %rd8223;
	}
	shf.r.wrap.b32 	%r6095, %r6094, %r6093, 28;
	shf.r.wrap.b32 	%r6096, %r6093, %r6094, 28;
	mov.b64 	%rd8237, {%r6096, %r6095};
	shf.l.wrap.b32 	%r6097, %r6093, %r6094, 30;
	shf.l.wrap.b32 	%r6098, %r6094, %r6093, 30;
	mov.b64 	%rd8238, {%r6098, %r6097};
	xor.b64  	%rd8239, %rd8238, %rd8237;
	shf.l.wrap.b32 	%r6099, %r6093, %r6094, 25;
	shf.l.wrap.b32 	%r6100, %r6094, %r6093, 25;
	mov.b64 	%rd8240, {%r6100, %r6099};
	xor.b64  	%rd8241, %rd8239, %rd8240;
	xor.b64  	%rd8242, %rd8223, %rd7967;
	xor.b64  	%rd8243, %rd8223, %rd8199;
	and.b64  	%rd8244, %rd8243, %rd8242;
	xor.b64  	%rd8245, %rd8244, %rd8223;
	add.s64 	%rd8246, %rd8235, %rd8245;
	add.s64 	%rd8247, %rd8246, %rd8241;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6101,%dummy}, %rd8236;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6102}, %rd8236;
	}
	shf.r.wrap.b32 	%r6103, %r6102, %r6101, 14;
	shf.r.wrap.b32 	%r6104, %r6101, %r6102, 14;
	mov.b64 	%rd8248, {%r6104, %r6103};
	shf.r.wrap.b32 	%r6105, %r6102, %r6101, 18;
	shf.r.wrap.b32 	%r6106, %r6101, %r6102, 18;
	mov.b64 	%rd8249, {%r6106, %r6105};
	xor.b64  	%rd8250, %rd8249, %rd8248;
	shf.l.wrap.b32 	%r6107, %r6101, %r6102, 23;
	shf.l.wrap.b32 	%r6108, %r6102, %r6101, 23;
	mov.b64 	%rd8251, {%r6108, %r6107};
	xor.b64  	%rd8252, %rd8250, %rd8251;
	xor.b64  	%rd8253, %rd8212, %rd8188;
	and.b64  	%rd8254, %rd8236, %rd8253;
	xor.b64  	%rd8255, %rd8254, %rd8188;
	add.s64 	%rd8256, %rd8019, %rd7956;
	add.s64 	%rd8257, %rd8256, %rd12896;
	add.s64 	%rd8258, %rd8257, %rd8255;
	add.s64 	%rd8259, %rd8258, %rd8252;
	add.s64 	%rd8260, %rd8259, %rd7967;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6109,%dummy}, %rd8247;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6110}, %rd8247;
	}
	shf.r.wrap.b32 	%r6111, %r6110, %r6109, 28;
	shf.r.wrap.b32 	%r6112, %r6109, %r6110, 28;
	mov.b64 	%rd8261, {%r6112, %r6111};
	shf.l.wrap.b32 	%r6113, %r6109, %r6110, 30;
	shf.l.wrap.b32 	%r6114, %r6110, %r6109, 30;
	mov.b64 	%rd8262, {%r6114, %r6113};
	xor.b64  	%rd8263, %rd8262, %rd8261;
	shf.l.wrap.b32 	%r6115, %r6109, %r6110, 25;
	shf.l.wrap.b32 	%r6116, %r6110, %r6109, 25;
	mov.b64 	%rd8264, {%r6116, %r6115};
	xor.b64  	%rd8265, %rd8263, %rd8264;
	xor.b64  	%rd8266, %rd8247, %rd8199;
	xor.b64  	%rd8267, %rd8247, %rd8223;
	and.b64  	%rd8268, %rd8267, %rd8266;
	xor.b64  	%rd8269, %rd8268, %rd8247;
	add.s64 	%rd8270, %rd8259, %rd8269;
	add.s64 	%rd8271, %rd8270, %rd8265;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6117,%dummy}, %rd8260;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6118}, %rd8260;
	}
	shf.r.wrap.b32 	%r6119, %r6118, %r6117, 14;
	shf.r.wrap.b32 	%r6120, %r6117, %r6118, 14;
	mov.b64 	%rd8272, {%r6120, %r6119};
	shf.r.wrap.b32 	%r6121, %r6118, %r6117, 18;
	shf.r.wrap.b32 	%r6122, %r6117, %r6118, 18;
	mov.b64 	%rd8273, {%r6122, %r6121};
	xor.b64  	%rd8274, %rd8273, %rd8272;
	shf.l.wrap.b32 	%r6123, %r6117, %r6118, 23;
	shf.l.wrap.b32 	%r6124, %r6118, %r6117, 23;
	mov.b64 	%rd8275, {%r6124, %r6123};
	xor.b64  	%rd8276, %rd8274, %rd8275;
	xor.b64  	%rd8277, %rd8236, %rd8212;
	and.b64  	%rd8278, %rd8260, %rd8277;
	xor.b64  	%rd8279, %rd8278, %rd8212;
	add.s64 	%rd8280, %rd8188, %rd8032;
	add.s64 	%rd8281, %rd8280, %rd12925;
	add.s64 	%rd8282, %rd8281, %rd8279;
	add.s64 	%rd8283, %rd8282, %rd8276;
	add.s64 	%rd8284, %rd8283, %rd8199;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6125,%dummy}, %rd8271;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6126}, %rd8271;
	}
	shf.r.wrap.b32 	%r6127, %r6126, %r6125, 28;
	shf.r.wrap.b32 	%r6128, %r6125, %r6126, 28;
	mov.b64 	%rd8285, {%r6128, %r6127};
	shf.l.wrap.b32 	%r6129, %r6125, %r6126, 30;
	shf.l.wrap.b32 	%r6130, %r6126, %r6125, 30;
	mov.b64 	%rd8286, {%r6130, %r6129};
	xor.b64  	%rd8287, %rd8286, %rd8285;
	shf.l.wrap.b32 	%r6131, %r6125, %r6126, 25;
	shf.l.wrap.b32 	%r6132, %r6126, %r6125, 25;
	mov.b64 	%rd8288, {%r6132, %r6131};
	xor.b64  	%rd8289, %rd8287, %rd8288;
	xor.b64  	%rd8290, %rd8271, %rd8223;
	xor.b64  	%rd8291, %rd8271, %rd8247;
	and.b64  	%rd8292, %rd8291, %rd8290;
	xor.b64  	%rd8293, %rd8292, %rd8271;
	add.s64 	%rd8294, %rd8283, %rd8293;
	add.s64 	%rd8295, %rd8294, %rd8289;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6133,%dummy}, %rd8284;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6134}, %rd8284;
	}
	shf.r.wrap.b32 	%r6135, %r6134, %r6133, 14;
	shf.r.wrap.b32 	%r6136, %r6133, %r6134, 14;
	mov.b64 	%rd8296, {%r6136, %r6135};
	shf.r.wrap.b32 	%r6137, %r6134, %r6133, 18;
	shf.r.wrap.b32 	%r6138, %r6133, %r6134, 18;
	mov.b64 	%rd8297, {%r6138, %r6137};
	xor.b64  	%rd8298, %rd8297, %rd8296;
	shf.l.wrap.b32 	%r6139, %r6133, %r6134, 23;
	shf.l.wrap.b32 	%r6140, %r6134, %r6133, 23;
	mov.b64 	%rd8299, {%r6140, %r6139};
	xor.b64  	%rd8300, %rd8298, %rd8299;
	xor.b64  	%rd8301, %rd8260, %rd8236;
	and.b64  	%rd8302, %rd8284, %rd8301;
	xor.b64  	%rd8303, %rd8302, %rd8236;
	add.s64 	%rd8304, %rd8212, %rd8045;
	add.s64 	%rd8305, %rd8304, %rd12926;
	add.s64 	%rd8306, %rd8305, %rd8303;
	add.s64 	%rd8307, %rd8306, %rd8300;
	add.s64 	%rd8308, %rd8307, %rd8223;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6141,%dummy}, %rd8295;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6142}, %rd8295;
	}
	shf.r.wrap.b32 	%r6143, %r6142, %r6141, 28;
	shf.r.wrap.b32 	%r6144, %r6141, %r6142, 28;
	mov.b64 	%rd8309, {%r6144, %r6143};
	shf.l.wrap.b32 	%r6145, %r6141, %r6142, 30;
	shf.l.wrap.b32 	%r6146, %r6142, %r6141, 30;
	mov.b64 	%rd8310, {%r6146, %r6145};
	xor.b64  	%rd8311, %rd8310, %rd8309;
	shf.l.wrap.b32 	%r6147, %r6141, %r6142, 25;
	shf.l.wrap.b32 	%r6148, %r6142, %r6141, 25;
	mov.b64 	%rd8312, {%r6148, %r6147};
	xor.b64  	%rd8313, %rd8311, %rd8312;
	xor.b64  	%rd8314, %rd8295, %rd8247;
	xor.b64  	%rd8315, %rd8295, %rd8271;
	and.b64  	%rd8316, %rd8315, %rd8314;
	xor.b64  	%rd8317, %rd8316, %rd8295;
	add.s64 	%rd8318, %rd8307, %rd8317;
	add.s64 	%rd8319, %rd8318, %rd8313;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6149,%dummy}, %rd8308;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6150}, %rd8308;
	}
	shf.r.wrap.b32 	%r6151, %r6150, %r6149, 14;
	shf.r.wrap.b32 	%r6152, %r6149, %r6150, 14;
	mov.b64 	%rd8320, {%r6152, %r6151};
	shf.r.wrap.b32 	%r6153, %r6150, %r6149, 18;
	shf.r.wrap.b32 	%r6154, %r6149, %r6150, 18;
	mov.b64 	%rd8321, {%r6154, %r6153};
	xor.b64  	%rd8322, %rd8321, %rd8320;
	shf.l.wrap.b32 	%r6155, %r6149, %r6150, 23;
	shf.l.wrap.b32 	%r6156, %r6150, %r6149, 23;
	mov.b64 	%rd8323, {%r6156, %r6155};
	xor.b64  	%rd8324, %rd8322, %rd8323;
	xor.b64  	%rd8325, %rd8284, %rd8260;
	and.b64  	%rd8326, %rd8308, %rd8325;
	xor.b64  	%rd8327, %rd8326, %rd8260;
	add.s64 	%rd8328, %rd8236, %rd8058;
	add.s64 	%rd8329, %rd8328, %rd12927;
	add.s64 	%rd8330, %rd8329, %rd8327;
	add.s64 	%rd8331, %rd8330, %rd8324;
	add.s64 	%rd8332, %rd8331, %rd8247;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6157,%dummy}, %rd8319;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6158}, %rd8319;
	}
	shf.r.wrap.b32 	%r6159, %r6158, %r6157, 28;
	shf.r.wrap.b32 	%r6160, %r6157, %r6158, 28;
	mov.b64 	%rd8333, {%r6160, %r6159};
	shf.l.wrap.b32 	%r6161, %r6157, %r6158, 30;
	shf.l.wrap.b32 	%r6162, %r6158, %r6157, 30;
	mov.b64 	%rd8334, {%r6162, %r6161};
	xor.b64  	%rd8335, %rd8334, %rd8333;
	shf.l.wrap.b32 	%r6163, %r6157, %r6158, 25;
	shf.l.wrap.b32 	%r6164, %r6158, %r6157, 25;
	mov.b64 	%rd8336, {%r6164, %r6163};
	xor.b64  	%rd8337, %rd8335, %rd8336;
	xor.b64  	%rd8338, %rd8319, %rd8271;
	xor.b64  	%rd8339, %rd8319, %rd8295;
	and.b64  	%rd8340, %rd8339, %rd8338;
	xor.b64  	%rd8341, %rd8340, %rd8319;
	add.s64 	%rd8342, %rd8331, %rd8341;
	add.s64 	%rd8343, %rd8342, %rd8337;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6165,%dummy}, %rd8332;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6166}, %rd8332;
	}
	shf.r.wrap.b32 	%r6167, %r6166, %r6165, 14;
	shf.r.wrap.b32 	%r6168, %r6165, %r6166, 14;
	mov.b64 	%rd8344, {%r6168, %r6167};
	shf.r.wrap.b32 	%r6169, %r6166, %r6165, 18;
	shf.r.wrap.b32 	%r6170, %r6165, %r6166, 18;
	mov.b64 	%rd8345, {%r6170, %r6169};
	xor.b64  	%rd8346, %rd8345, %rd8344;
	shf.l.wrap.b32 	%r6171, %r6165, %r6166, 23;
	shf.l.wrap.b32 	%r6172, %r6166, %r6165, 23;
	mov.b64 	%rd8347, {%r6172, %r6171};
	xor.b64  	%rd8348, %rd8346, %rd8347;
	xor.b64  	%rd8349, %rd8308, %rd8284;
	and.b64  	%rd8350, %rd8332, %rd8349;
	xor.b64  	%rd8351, %rd8350, %rd8284;
	add.s64 	%rd8352, %rd8260, %rd8071;
	add.s64 	%rd8353, %rd8352, %rd12928;
	add.s64 	%rd8354, %rd8353, %rd8351;
	add.s64 	%rd8355, %rd8354, %rd8348;
	add.s64 	%rd8356, %rd8355, %rd8271;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6173,%dummy}, %rd8343;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6174}, %rd8343;
	}
	shf.r.wrap.b32 	%r6175, %r6174, %r6173, 28;
	shf.r.wrap.b32 	%r6176, %r6173, %r6174, 28;
	mov.b64 	%rd8357, {%r6176, %r6175};
	shf.l.wrap.b32 	%r6177, %r6173, %r6174, 30;
	shf.l.wrap.b32 	%r6178, %r6174, %r6173, 30;
	mov.b64 	%rd8358, {%r6178, %r6177};
	xor.b64  	%rd8359, %rd8358, %rd8357;
	shf.l.wrap.b32 	%r6179, %r6173, %r6174, 25;
	shf.l.wrap.b32 	%r6180, %r6174, %r6173, 25;
	mov.b64 	%rd8360, {%r6180, %r6179};
	xor.b64  	%rd8361, %rd8359, %rd8360;
	xor.b64  	%rd8362, %rd8343, %rd8295;
	xor.b64  	%rd8363, %rd8343, %rd8319;
	and.b64  	%rd8364, %rd8363, %rd8362;
	xor.b64  	%rd8365, %rd8364, %rd8343;
	add.s64 	%rd8366, %rd8355, %rd8365;
	add.s64 	%rd8367, %rd8366, %rd8361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6181,%dummy}, %rd8356;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6182}, %rd8356;
	}
	shf.r.wrap.b32 	%r6183, %r6182, %r6181, 14;
	shf.r.wrap.b32 	%r6184, %r6181, %r6182, 14;
	mov.b64 	%rd8368, {%r6184, %r6183};
	shf.r.wrap.b32 	%r6185, %r6182, %r6181, 18;
	shf.r.wrap.b32 	%r6186, %r6181, %r6182, 18;
	mov.b64 	%rd8369, {%r6186, %r6185};
	xor.b64  	%rd8370, %rd8369, %rd8368;
	shf.l.wrap.b32 	%r6187, %r6181, %r6182, 23;
	shf.l.wrap.b32 	%r6188, %r6182, %r6181, 23;
	mov.b64 	%rd8371, {%r6188, %r6187};
	xor.b64  	%rd8372, %rd8370, %rd8371;
	xor.b64  	%rd8373, %rd8332, %rd8308;
	and.b64  	%rd8374, %rd8356, %rd8373;
	xor.b64  	%rd8375, %rd8374, %rd8308;
	add.s64 	%rd8376, %rd8284, %rd8084;
	add.s64 	%rd8377, %rd8376, %rd12929;
	add.s64 	%rd8378, %rd8377, %rd8375;
	add.s64 	%rd8379, %rd8378, %rd8372;
	add.s64 	%rd8380, %rd8379, %rd8295;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6189,%dummy}, %rd8367;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6190}, %rd8367;
	}
	shf.r.wrap.b32 	%r6191, %r6190, %r6189, 28;
	shf.r.wrap.b32 	%r6192, %r6189, %r6190, 28;
	mov.b64 	%rd8381, {%r6192, %r6191};
	shf.l.wrap.b32 	%r6193, %r6189, %r6190, 30;
	shf.l.wrap.b32 	%r6194, %r6190, %r6189, 30;
	mov.b64 	%rd8382, {%r6194, %r6193};
	xor.b64  	%rd8383, %rd8382, %rd8381;
	shf.l.wrap.b32 	%r6195, %r6189, %r6190, 25;
	shf.l.wrap.b32 	%r6196, %r6190, %r6189, 25;
	mov.b64 	%rd8384, {%r6196, %r6195};
	xor.b64  	%rd8385, %rd8383, %rd8384;
	xor.b64  	%rd8386, %rd8367, %rd8319;
	xor.b64  	%rd8387, %rd8367, %rd8343;
	and.b64  	%rd8388, %rd8387, %rd8386;
	xor.b64  	%rd8389, %rd8388, %rd8367;
	add.s64 	%rd8390, %rd8379, %rd8389;
	add.s64 	%rd8391, %rd8390, %rd8385;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6197,%dummy}, %rd8380;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6198}, %rd8380;
	}
	shf.r.wrap.b32 	%r6199, %r6198, %r6197, 14;
	shf.r.wrap.b32 	%r6200, %r6197, %r6198, 14;
	mov.b64 	%rd8392, {%r6200, %r6199};
	shf.r.wrap.b32 	%r6201, %r6198, %r6197, 18;
	shf.r.wrap.b32 	%r6202, %r6197, %r6198, 18;
	mov.b64 	%rd8393, {%r6202, %r6201};
	xor.b64  	%rd8394, %rd8393, %rd8392;
	shf.l.wrap.b32 	%r6203, %r6197, %r6198, 23;
	shf.l.wrap.b32 	%r6204, %r6198, %r6197, 23;
	mov.b64 	%rd8395, {%r6204, %r6203};
	xor.b64  	%rd8396, %rd8394, %rd8395;
	xor.b64  	%rd8397, %rd8356, %rd8332;
	and.b64  	%rd8398, %rd8380, %rd8397;
	xor.b64  	%rd8399, %rd8398, %rd8332;
	add.s64 	%rd8400, %rd8308, %rd8097;
	add.s64 	%rd8401, %rd8400, %rd12930;
	add.s64 	%rd8402, %rd8401, %rd8399;
	add.s64 	%rd8403, %rd8402, %rd8396;
	add.s64 	%rd8404, %rd8403, %rd8319;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6205,%dummy}, %rd8391;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6206}, %rd8391;
	}
	shf.r.wrap.b32 	%r6207, %r6206, %r6205, 28;
	shf.r.wrap.b32 	%r6208, %r6205, %r6206, 28;
	mov.b64 	%rd8405, {%r6208, %r6207};
	shf.l.wrap.b32 	%r6209, %r6205, %r6206, 30;
	shf.l.wrap.b32 	%r6210, %r6206, %r6205, 30;
	mov.b64 	%rd8406, {%r6210, %r6209};
	xor.b64  	%rd8407, %rd8406, %rd8405;
	shf.l.wrap.b32 	%r6211, %r6205, %r6206, 25;
	shf.l.wrap.b32 	%r6212, %r6206, %r6205, 25;
	mov.b64 	%rd8408, {%r6212, %r6211};
	xor.b64  	%rd8409, %rd8407, %rd8408;
	xor.b64  	%rd8410, %rd8391, %rd8343;
	xor.b64  	%rd8411, %rd8391, %rd8367;
	and.b64  	%rd8412, %rd8411, %rd8410;
	xor.b64  	%rd8413, %rd8412, %rd8391;
	add.s64 	%rd8414, %rd8403, %rd8413;
	add.s64 	%rd8415, %rd8414, %rd8409;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6213,%dummy}, %rd8404;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6214}, %rd8404;
	}
	shf.r.wrap.b32 	%r6215, %r6214, %r6213, 14;
	shf.r.wrap.b32 	%r6216, %r6213, %r6214, 14;
	mov.b64 	%rd8416, {%r6216, %r6215};
	shf.r.wrap.b32 	%r6217, %r6214, %r6213, 18;
	shf.r.wrap.b32 	%r6218, %r6213, %r6214, 18;
	mov.b64 	%rd8417, {%r6218, %r6217};
	xor.b64  	%rd8418, %rd8417, %rd8416;
	shf.l.wrap.b32 	%r6219, %r6213, %r6214, 23;
	shf.l.wrap.b32 	%r6220, %r6214, %r6213, 23;
	mov.b64 	%rd8419, {%r6220, %r6219};
	xor.b64  	%rd8420, %rd8418, %rd8419;
	xor.b64  	%rd8421, %rd8380, %rd8356;
	and.b64  	%rd8422, %rd8404, %rd8421;
	xor.b64  	%rd8423, %rd8422, %rd8356;
	add.s64 	%rd8424, %rd8332, %rd8110;
	add.s64 	%rd8425, %rd8424, %rd12931;
	add.s64 	%rd8426, %rd8425, %rd8423;
	add.s64 	%rd8427, %rd8426, %rd8420;
	add.s64 	%rd8428, %rd8427, %rd8343;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6221,%dummy}, %rd8415;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6222}, %rd8415;
	}
	shf.r.wrap.b32 	%r6223, %r6222, %r6221, 28;
	shf.r.wrap.b32 	%r6224, %r6221, %r6222, 28;
	mov.b64 	%rd8429, {%r6224, %r6223};
	shf.l.wrap.b32 	%r6225, %r6221, %r6222, 30;
	shf.l.wrap.b32 	%r6226, %r6222, %r6221, 30;
	mov.b64 	%rd8430, {%r6226, %r6225};
	xor.b64  	%rd8431, %rd8430, %rd8429;
	shf.l.wrap.b32 	%r6227, %r6221, %r6222, 25;
	shf.l.wrap.b32 	%r6228, %r6222, %r6221, 25;
	mov.b64 	%rd8432, {%r6228, %r6227};
	xor.b64  	%rd8433, %rd8431, %rd8432;
	xor.b64  	%rd8434, %rd8415, %rd8367;
	xor.b64  	%rd8435, %rd8415, %rd8391;
	and.b64  	%rd8436, %rd8435, %rd8434;
	xor.b64  	%rd8437, %rd8436, %rd8415;
	add.s64 	%rd8438, %rd8427, %rd8437;
	add.s64 	%rd8439, %rd8438, %rd8433;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6229,%dummy}, %rd8428;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6230}, %rd8428;
	}
	shf.r.wrap.b32 	%r6231, %r6230, %r6229, 14;
	shf.r.wrap.b32 	%r6232, %r6229, %r6230, 14;
	mov.b64 	%rd8440, {%r6232, %r6231};
	shf.r.wrap.b32 	%r6233, %r6230, %r6229, 18;
	shf.r.wrap.b32 	%r6234, %r6229, %r6230, 18;
	mov.b64 	%rd8441, {%r6234, %r6233};
	xor.b64  	%rd8442, %rd8441, %rd8440;
	shf.l.wrap.b32 	%r6235, %r6229, %r6230, 23;
	shf.l.wrap.b32 	%r6236, %r6230, %r6229, 23;
	mov.b64 	%rd8443, {%r6236, %r6235};
	xor.b64  	%rd8444, %rd8442, %rd8443;
	xor.b64  	%rd8445, %rd8404, %rd8380;
	and.b64  	%rd8446, %rd8428, %rd8445;
	xor.b64  	%rd8447, %rd8446, %rd8380;
	add.s64 	%rd8448, %rd8356, %rd8123;
	add.s64 	%rd8449, %rd8448, %rd12946;
	add.s64 	%rd8450, %rd8449, %rd8447;
	add.s64 	%rd8451, %rd8450, %rd8444;
	add.s64 	%rd8452, %rd8451, %rd8367;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6237,%dummy}, %rd8439;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6238}, %rd8439;
	}
	shf.r.wrap.b32 	%r6239, %r6238, %r6237, 28;
	shf.r.wrap.b32 	%r6240, %r6237, %r6238, 28;
	mov.b64 	%rd8453, {%r6240, %r6239};
	shf.l.wrap.b32 	%r6241, %r6237, %r6238, 30;
	shf.l.wrap.b32 	%r6242, %r6238, %r6237, 30;
	mov.b64 	%rd8454, {%r6242, %r6241};
	xor.b64  	%rd8455, %rd8454, %rd8453;
	shf.l.wrap.b32 	%r6243, %r6237, %r6238, 25;
	shf.l.wrap.b32 	%r6244, %r6238, %r6237, 25;
	mov.b64 	%rd8456, {%r6244, %r6243};
	xor.b64  	%rd8457, %rd8455, %rd8456;
	xor.b64  	%rd8458, %rd8439, %rd8391;
	xor.b64  	%rd8459, %rd8439, %rd8415;
	and.b64  	%rd8460, %rd8459, %rd8458;
	xor.b64  	%rd8461, %rd8460, %rd8439;
	add.s64 	%rd8462, %rd8451, %rd8461;
	add.s64 	%rd8463, %rd8462, %rd8457;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6245,%dummy}, %rd8452;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6246}, %rd8452;
	}
	shf.r.wrap.b32 	%r6247, %r6246, %r6245, 14;
	shf.r.wrap.b32 	%r6248, %r6245, %r6246, 14;
	mov.b64 	%rd8464, {%r6248, %r6247};
	shf.r.wrap.b32 	%r6249, %r6246, %r6245, 18;
	shf.r.wrap.b32 	%r6250, %r6245, %r6246, 18;
	mov.b64 	%rd8465, {%r6250, %r6249};
	xor.b64  	%rd8466, %rd8465, %rd8464;
	shf.l.wrap.b32 	%r6251, %r6245, %r6246, 23;
	shf.l.wrap.b32 	%r6252, %r6246, %r6245, 23;
	mov.b64 	%rd8467, {%r6252, %r6251};
	xor.b64  	%rd8468, %rd8466, %rd8467;
	xor.b64  	%rd8469, %rd8428, %rd8404;
	and.b64  	%rd8470, %rd8452, %rd8469;
	xor.b64  	%rd8471, %rd8470, %rd8404;
	add.s64 	%rd8472, %rd8380, %rd8136;
	add.s64 	%rd8473, %rd8472, %rd12947;
	add.s64 	%rd8474, %rd8473, %rd8471;
	add.s64 	%rd8475, %rd8474, %rd8468;
	add.s64 	%rd8476, %rd8475, %rd8391;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6253,%dummy}, %rd8463;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6254}, %rd8463;
	}
	shf.r.wrap.b32 	%r6255, %r6254, %r6253, 28;
	shf.r.wrap.b32 	%r6256, %r6253, %r6254, 28;
	mov.b64 	%rd8477, {%r6256, %r6255};
	shf.l.wrap.b32 	%r6257, %r6253, %r6254, 30;
	shf.l.wrap.b32 	%r6258, %r6254, %r6253, 30;
	mov.b64 	%rd8478, {%r6258, %r6257};
	xor.b64  	%rd8479, %rd8478, %rd8477;
	shf.l.wrap.b32 	%r6259, %r6253, %r6254, 25;
	shf.l.wrap.b32 	%r6260, %r6254, %r6253, 25;
	mov.b64 	%rd8480, {%r6260, %r6259};
	xor.b64  	%rd8481, %rd8479, %rd8480;
	xor.b64  	%rd8482, %rd8463, %rd8415;
	xor.b64  	%rd8483, %rd8463, %rd8439;
	and.b64  	%rd8484, %rd8483, %rd8482;
	xor.b64  	%rd8485, %rd8484, %rd8463;
	add.s64 	%rd8486, %rd8475, %rd8485;
	add.s64 	%rd8487, %rd8486, %rd8481;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6261,%dummy}, %rd8476;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6262}, %rd8476;
	}
	shf.r.wrap.b32 	%r6263, %r6262, %r6261, 14;
	shf.r.wrap.b32 	%r6264, %r6261, %r6262, 14;
	mov.b64 	%rd8488, {%r6264, %r6263};
	shf.r.wrap.b32 	%r6265, %r6262, %r6261, 18;
	shf.r.wrap.b32 	%r6266, %r6261, %r6262, 18;
	mov.b64 	%rd8489, {%r6266, %r6265};
	xor.b64  	%rd8490, %rd8489, %rd8488;
	shf.l.wrap.b32 	%r6267, %r6261, %r6262, 23;
	shf.l.wrap.b32 	%r6268, %r6262, %r6261, 23;
	mov.b64 	%rd8491, {%r6268, %r6267};
	xor.b64  	%rd8492, %rd8490, %rd8491;
	xor.b64  	%rd8493, %rd8452, %rd8428;
	and.b64  	%rd8494, %rd8476, %rd8493;
	xor.b64  	%rd8495, %rd8494, %rd8428;
	add.s64 	%rd8496, %rd8404, %rd8149;
	add.s64 	%rd8497, %rd8496, %rd12948;
	add.s64 	%rd8498, %rd8497, %rd8495;
	add.s64 	%rd8499, %rd8498, %rd8492;
	add.s64 	%rd8500, %rd8499, %rd8415;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6269,%dummy}, %rd8487;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6270}, %rd8487;
	}
	shf.r.wrap.b32 	%r6271, %r6270, %r6269, 28;
	shf.r.wrap.b32 	%r6272, %r6269, %r6270, 28;
	mov.b64 	%rd8501, {%r6272, %r6271};
	shf.l.wrap.b32 	%r6273, %r6269, %r6270, 30;
	shf.l.wrap.b32 	%r6274, %r6270, %r6269, 30;
	mov.b64 	%rd8502, {%r6274, %r6273};
	xor.b64  	%rd8503, %rd8502, %rd8501;
	shf.l.wrap.b32 	%r6275, %r6269, %r6270, 25;
	shf.l.wrap.b32 	%r6276, %r6270, %r6269, 25;
	mov.b64 	%rd8504, {%r6276, %r6275};
	xor.b64  	%rd8505, %rd8503, %rd8504;
	xor.b64  	%rd8506, %rd8487, %rd8439;
	xor.b64  	%rd8507, %rd8487, %rd8463;
	and.b64  	%rd8508, %rd8507, %rd8506;
	xor.b64  	%rd8509, %rd8508, %rd8487;
	add.s64 	%rd8510, %rd8499, %rd8509;
	add.s64 	%rd8511, %rd8510, %rd8505;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6277,%dummy}, %rd8500;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6278}, %rd8500;
	}
	shf.r.wrap.b32 	%r6279, %r6278, %r6277, 14;
	shf.r.wrap.b32 	%r6280, %r6277, %r6278, 14;
	mov.b64 	%rd8512, {%r6280, %r6279};
	shf.r.wrap.b32 	%r6281, %r6278, %r6277, 18;
	shf.r.wrap.b32 	%r6282, %r6277, %r6278, 18;
	mov.b64 	%rd8513, {%r6282, %r6281};
	xor.b64  	%rd8514, %rd8513, %rd8512;
	shf.l.wrap.b32 	%r6283, %r6277, %r6278, 23;
	shf.l.wrap.b32 	%r6284, %r6278, %r6277, 23;
	mov.b64 	%rd8515, {%r6284, %r6283};
	xor.b64  	%rd8516, %rd8514, %rd8515;
	xor.b64  	%rd8517, %rd8476, %rd8452;
	and.b64  	%rd8518, %rd8500, %rd8517;
	xor.b64  	%rd8519, %rd8518, %rd8452;
	add.s64 	%rd8520, %rd8428, %rd8162;
	add.s64 	%rd8521, %rd8520, %rd12949;
	add.s64 	%rd8522, %rd8521, %rd8519;
	add.s64 	%rd8523, %rd8522, %rd8516;
	add.s64 	%rd8524, %rd8523, %rd8439;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6285,%dummy}, %rd8511;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6286}, %rd8511;
	}
	shf.r.wrap.b32 	%r6287, %r6286, %r6285, 28;
	shf.r.wrap.b32 	%r6288, %r6285, %r6286, 28;
	mov.b64 	%rd8525, {%r6288, %r6287};
	shf.l.wrap.b32 	%r6289, %r6285, %r6286, 30;
	shf.l.wrap.b32 	%r6290, %r6286, %r6285, 30;
	mov.b64 	%rd8526, {%r6290, %r6289};
	xor.b64  	%rd8527, %rd8526, %rd8525;
	shf.l.wrap.b32 	%r6291, %r6285, %r6286, 25;
	shf.l.wrap.b32 	%r6292, %r6286, %r6285, 25;
	mov.b64 	%rd8528, {%r6292, %r6291};
	xor.b64  	%rd8529, %rd8527, %rd8528;
	xor.b64  	%rd8530, %rd8511, %rd8463;
	xor.b64  	%rd8531, %rd8511, %rd8487;
	and.b64  	%rd8532, %rd8531, %rd8530;
	xor.b64  	%rd8533, %rd8532, %rd8511;
	add.s64 	%rd8534, %rd8523, %rd8533;
	add.s64 	%rd8535, %rd8534, %rd8529;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6293,%dummy}, %rd8524;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6294}, %rd8524;
	}
	shf.r.wrap.b32 	%r6295, %r6294, %r6293, 14;
	shf.r.wrap.b32 	%r6296, %r6293, %r6294, 14;
	mov.b64 	%rd8536, {%r6296, %r6295};
	shf.r.wrap.b32 	%r6297, %r6294, %r6293, 18;
	shf.r.wrap.b32 	%r6298, %r6293, %r6294, 18;
	mov.b64 	%rd8537, {%r6298, %r6297};
	xor.b64  	%rd8538, %rd8537, %rd8536;
	shf.l.wrap.b32 	%r6299, %r6293, %r6294, 23;
	shf.l.wrap.b32 	%r6300, %r6294, %r6293, 23;
	mov.b64 	%rd8539, {%r6300, %r6299};
	xor.b64  	%rd8540, %rd8538, %rd8539;
	xor.b64  	%rd8541, %rd8500, %rd8476;
	and.b64  	%rd8542, %rd8524, %rd8541;
	xor.b64  	%rd8543, %rd8542, %rd8476;
	add.s64 	%rd8544, %rd8452, %rd8175;
	add.s64 	%rd8545, %rd8544, %rd12960;
	add.s64 	%rd8546, %rd8545, %rd8543;
	add.s64 	%rd8547, %rd8546, %rd8540;
	add.s64 	%rd8548, %rd8547, %rd8463;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6301,%dummy}, %rd8535;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6302}, %rd8535;
	}
	shf.r.wrap.b32 	%r6303, %r6302, %r6301, 28;
	shf.r.wrap.b32 	%r6304, %r6301, %r6302, 28;
	mov.b64 	%rd8549, {%r6304, %r6303};
	shf.l.wrap.b32 	%r6305, %r6301, %r6302, 30;
	shf.l.wrap.b32 	%r6306, %r6302, %r6301, 30;
	mov.b64 	%rd8550, {%r6306, %r6305};
	xor.b64  	%rd8551, %rd8550, %rd8549;
	shf.l.wrap.b32 	%r6307, %r6301, %r6302, 25;
	shf.l.wrap.b32 	%r6308, %r6302, %r6301, 25;
	mov.b64 	%rd8552, {%r6308, %r6307};
	xor.b64  	%rd8553, %rd8551, %rd8552;
	xor.b64  	%rd8554, %rd8535, %rd8487;
	xor.b64  	%rd8555, %rd8535, %rd8511;
	and.b64  	%rd8556, %rd8555, %rd8554;
	xor.b64  	%rd8557, %rd8556, %rd8535;
	add.s64 	%rd8558, %rd8547, %rd8557;
	add.s64 	%rd8559, %rd8558, %rd8553;
	add.s64 	%rd126, %rd12975, %rd8559;
	st.local.u64 	[%rd12958], %rd126;
	add.s64 	%rd127, %rd12974, %rd8535;
	st.local.u64 	[%rd12958+8], %rd127;
	add.s64 	%rd128, %rd12973, %rd8511;
	st.local.u64 	[%rd12958+16], %rd128;
	add.s64 	%rd129, %rd12972, %rd8487;
	st.local.u64 	[%rd12958+24], %rd129;
	add.s64 	%rd8560, %rd12971, %rd8548;
	st.local.u64 	[%rd12958+32], %rd8560;
	add.s64 	%rd8561, %rd12970, %rd8524;
	st.local.u64 	[%rd12958+40], %rd8561;
	add.s64 	%rd8562, %rd12969, %rd8500;
	st.local.u64 	[%rd12958+48], %rd8562;
	add.s64 	%rd8563, %rd12968, %rd8476;
	st.local.u64 	[%rd12958+56], %rd8563;
	shr.u64 	%rd8564, %rd5788, 32;
	cvt.u32.u64	%r4329, %rd8564;
	shr.u64 	%rd8565, %rd5789, 32;
	cvt.u32.u64	%r4333, %rd8565;
	shr.u64 	%rd8566, %rd5790, 32;
	cvt.u32.u64	%r4337, %rd8566;
	shr.u64 	%rd8567, %rd5791, 32;
	cvt.u32.u64	%r4341, %rd8567;
	// inline asm
	prmt.b32 %r4328, %r4329, 0, 0x0123;
	// inline asm
	cvt.u32.u64	%r4331, %rd5788;
	// inline asm
	prmt.b32 %r4330, %r4331, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4332, %r4333, 0, 0x0123;
	// inline asm
	cvt.u32.u64	%r4335, %rd5789;
	// inline asm
	prmt.b32 %r4334, %r4335, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4336, %r4337, 0, 0x0123;
	// inline asm
	cvt.u32.u64	%r4339, %rd5790;
	// inline asm
	prmt.b32 %r4338, %r4339, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4340, %r4341, 0, 0x0123;
	// inline asm
	cvt.u32.u64	%r4343, %rd5791;
	// inline asm
	prmt.b32 %r4342, %r4343, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r10138, %r4328, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4350, %r4334, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4348, %r4332, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4346, %r4330, 0, 0x0123;
	// inline asm
	add.s64 	%rd130, %rd12976, 4;
	st.local.v4.u32 	[%rd12976], {%r10138, %r4346, %r4348, %r4350};
	// inline asm
	prmt.b32 %r4358, %r4342, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4356, %r4340, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4354, %r4338, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r4352, %r4336, 0, 0x0123;
	// inline asm
	st.local.v4.u32 	[%rd12976+16], {%r4352, %r4354, %r4356, %r4358};
	bfe.u32 	%r6309, %r4358, 16, 8;
	mul.wide.u32 	%rd8568, %r6309, 4;
	mov.u64 	%rd8569, m09600_comp$s_te2;
	add.s64 	%rd8570, %rd8569, %rd8568;
	ld.shared.u32 	%r6310, [%rd8570];
	and.b32  	%r6311, %r6310, -16777216;
	xor.b32  	%r6312, %r6311, %r10138;
	bfe.u32 	%r6313, %r4358, 8, 8;
	mul.wide.u32 	%rd8571, %r6313, 4;
	mov.u64 	%rd8572, m09600_comp$s_te3;
	add.s64 	%rd8573, %rd8572, %rd8571;
	ld.shared.u32 	%r6314, [%rd8573];
	and.b32  	%r6315, %r6314, 16711680;
	xor.b32  	%r6316, %r6312, %r6315;
	and.b32  	%r6317, %r4358, 255;
	mul.wide.u32 	%rd8574, %r6317, 4;
	mov.u64 	%rd8575, m09600_comp$s_te0;
	add.s64 	%rd8576, %rd8575, %rd8574;
	ld.shared.u32 	%r6318, [%rd8576];
	and.b32  	%r6319, %r6318, 65280;
	xor.b32  	%r6320, %r6316, %r6319;
	shr.u32 	%r6321, %r4358, 24;
	mul.wide.u32 	%rd8577, %r6321, 4;
	mov.u64 	%rd8578, m09600_comp$s_te1;
	add.s64 	%rd8579, %rd8578, %rd8577;
	ld.shared.u8 	%r6322, [%rd8579];
	xor.b32  	%r6323, %r6320, %r6322;
	ld.const.v2.u32 	{%r6324, %r6325}, [rcon];
	xor.b32  	%r6326, %r6323, %r6324;
	xor.b32  	%r6327, %r6326, %r4346;
	xor.b32  	%r6328, %r6327, %r4348;
	xor.b32  	%r6329, %r6328, %r4350;
	st.local.v4.u32 	[%rd12976+32], {%r6326, %r6327, %r6328, %r6329};
	shr.u32 	%r6330, %r6329, 24;
	mul.wide.u32 	%rd8580, %r6330, 4;
	add.s64 	%rd8581, %rd8569, %rd8580;
	ld.shared.u32 	%r6331, [%rd8581];
	and.b32  	%r6332, %r6331, -16777216;
	xor.b32  	%r6333, %r6332, %r4352;
	bfe.u32 	%r6334, %r6329, 16, 8;
	mul.wide.u32 	%rd8582, %r6334, 4;
	add.s64 	%rd8583, %rd8572, %rd8582;
	ld.shared.u32 	%r6335, [%rd8583];
	and.b32  	%r6336, %r6335, 16711680;
	xor.b32  	%r6337, %r6333, %r6336;
	bfe.u32 	%r6338, %r6329, 8, 8;
	mul.wide.u32 	%rd8584, %r6338, 4;
	add.s64 	%rd8585, %rd8575, %rd8584;
	ld.shared.u32 	%r6339, [%rd8585];
	and.b32  	%r6340, %r6339, 65280;
	xor.b32  	%r6341, %r6337, %r6340;
	and.b32  	%r6342, %r6329, 255;
	mul.wide.u32 	%rd8586, %r6342, 4;
	add.s64 	%rd8587, %rd8578, %rd8586;
	ld.shared.u8 	%r6343, [%rd8587];
	xor.b32  	%r6344, %r6341, %r6343;
	xor.b32  	%r6345, %r6344, %r4354;
	xor.b32  	%r6346, %r6345, %r4356;
	xor.b32  	%r6347, %r6346, %r4358;
	st.local.v4.u32 	[%rd12976+48], {%r6344, %r6345, %r6346, %r6347};
	bfe.u32 	%r6348, %r6347, 16, 8;
	mul.wide.u32 	%rd8588, %r6348, 4;
	add.s64 	%rd8589, %rd8569, %rd8588;
	ld.shared.u32 	%r6349, [%rd8589];
	and.b32  	%r6350, %r6349, -16777216;
	xor.b32  	%r6351, %r6350, %r6326;
	bfe.u32 	%r6352, %r6347, 8, 8;
	mul.wide.u32 	%rd8590, %r6352, 4;
	add.s64 	%rd8591, %rd8572, %rd8590;
	ld.shared.u32 	%r6353, [%rd8591];
	and.b32  	%r6354, %r6353, 16711680;
	xor.b32  	%r6355, %r6351, %r6354;
	and.b32  	%r6356, %r6347, 255;
	mul.wide.u32 	%rd8592, %r6356, 4;
	add.s64 	%rd8593, %rd8575, %rd8592;
	ld.shared.u32 	%r6357, [%rd8593];
	and.b32  	%r6358, %r6357, 65280;
	xor.b32  	%r6359, %r6355, %r6358;
	shr.u32 	%r6360, %r6347, 24;
	mul.wide.u32 	%rd8594, %r6360, 4;
	add.s64 	%rd8595, %rd8578, %rd8594;
	ld.shared.u8 	%r6361, [%rd8595];
	xor.b32  	%r6362, %r6359, %r6361;
	xor.b32  	%r6363, %r6362, %r6325;
	xor.b32  	%r6364, %r6363, %r6327;
	xor.b32  	%r6365, %r6363, %r4348;
	xor.b32  	%r6366, %r6365, %r6329;
	st.local.v4.u32 	[%rd12976+64], {%r6363, %r6364, %r6365, %r6366};
	shr.u32 	%r6367, %r6366, 24;
	mul.wide.u32 	%rd8596, %r6367, 4;
	add.s64 	%rd8597, %rd8569, %rd8596;
	ld.shared.u32 	%r6368, [%rd8597];
	and.b32  	%r6369, %r6368, -16777216;
	xor.b32  	%r6370, %r6369, %r6344;
	bfe.u32 	%r6371, %r6366, 16, 8;
	mul.wide.u32 	%rd8598, %r6371, 4;
	add.s64 	%rd8599, %rd8572, %rd8598;
	ld.shared.u32 	%r6372, [%rd8599];
	and.b32  	%r6373, %r6372, 16711680;
	xor.b32  	%r6374, %r6370, %r6373;
	bfe.u32 	%r6375, %r6366, 8, 8;
	mul.wide.u32 	%rd8600, %r6375, 4;
	add.s64 	%rd8601, %rd8575, %rd8600;
	ld.shared.u32 	%r6376, [%rd8601];
	and.b32  	%r6377, %r6376, 65280;
	xor.b32  	%r6378, %r6374, %r6377;
	and.b32  	%r6379, %r6366, 255;
	mul.wide.u32 	%rd8602, %r6379, 4;
	add.s64 	%rd8603, %rd8578, %rd8602;
	ld.shared.u8 	%r6380, [%rd8603];
	xor.b32  	%r6381, %r6378, %r6380;
	xor.b32  	%r6382, %r6381, %r6345;
	xor.b32  	%r6383, %r6381, %r4356;
	xor.b32  	%r6384, %r6383, %r6347;
	st.local.v4.u32 	[%rd12976+80], {%r6381, %r6382, %r6383, %r6384};
	bfe.u32 	%r6385, %r6384, 16, 8;
	mul.wide.u32 	%rd8604, %r6385, 4;
	add.s64 	%rd8605, %rd8569, %rd8604;
	ld.shared.u32 	%r6386, [%rd8605];
	and.b32  	%r6387, %r6386, -16777216;
	xor.b32  	%r6388, %r6387, %r6363;
	bfe.u32 	%r6389, %r6384, 8, 8;
	mul.wide.u32 	%rd8606, %r6389, 4;
	add.s64 	%rd8607, %rd8572, %rd8606;
	ld.shared.u32 	%r6390, [%rd8607];
	and.b32  	%r6391, %r6390, 16711680;
	xor.b32  	%r6392, %r6388, %r6391;
	and.b32  	%r6393, %r6384, 255;
	mul.wide.u32 	%rd8608, %r6393, 4;
	add.s64 	%rd8609, %rd8575, %rd8608;
	ld.shared.u32 	%r6394, [%rd8609];
	and.b32  	%r6395, %r6394, 65280;
	xor.b32  	%r6396, %r6392, %r6395;
	shr.u32 	%r6397, %r6384, 24;
	mul.wide.u32 	%rd8610, %r6397, 4;
	add.s64 	%rd8611, %rd8578, %rd8610;
	ld.shared.u8 	%r6398, [%rd8611];
	xor.b32  	%r6399, %r6396, %r6398;
	ld.const.v2.u32 	{%r6400, %r6401}, [rcon+8];
	xor.b32  	%r6402, %r6399, %r6400;
	xor.b32  	%r6403, %r6402, %r6364;
	xor.b32  	%r6404, %r6403, %r6329;
	xor.b32  	%r6405, %r6403, %r6365;
	st.local.v4.u32 	[%rd12976+96], {%r6402, %r6403, %r6405, %r6404};
	shr.u32 	%r6406, %r6404, 24;
	mul.wide.u32 	%rd8612, %r6406, 4;
	add.s64 	%rd8613, %rd8569, %rd8612;
	ld.shared.u32 	%r6407, [%rd8613];
	and.b32  	%r6408, %r6407, -16777216;
	xor.b32  	%r6409, %r6408, %r6381;
	bfe.u32 	%r6410, %r6404, 16, 8;
	mul.wide.u32 	%rd8614, %r6410, 4;
	add.s64 	%rd8615, %rd8572, %rd8614;
	ld.shared.u32 	%r6411, [%rd8615];
	and.b32  	%r6412, %r6411, 16711680;
	xor.b32  	%r6413, %r6409, %r6412;
	bfe.u32 	%r6414, %r6404, 8, 8;
	mul.wide.u32 	%rd8616, %r6414, 4;
	add.s64 	%rd8617, %rd8575, %rd8616;
	ld.shared.u32 	%r6415, [%rd8617];
	and.b32  	%r6416, %r6415, 65280;
	xor.b32  	%r6417, %r6413, %r6416;
	and.b32  	%r6418, %r6404, 255;
	mul.wide.u32 	%rd8618, %r6418, 4;
	add.s64 	%rd8619, %rd8578, %rd8618;
	ld.shared.u8 	%r6419, [%rd8619];
	xor.b32  	%r6420, %r6417, %r6419;
	xor.b32  	%r6421, %r6420, %r6382;
	xor.b32  	%r6422, %r6421, %r6347;
	xor.b32  	%r6423, %r6421, %r6383;
	st.local.v4.u32 	[%rd12976+112], {%r6420, %r6421, %r6423, %r6422};
	bfe.u32 	%r6424, %r6422, 16, 8;
	mul.wide.u32 	%rd8620, %r6424, 4;
	add.s64 	%rd8621, %rd8569, %rd8620;
	ld.shared.u32 	%r6425, [%rd8621];
	and.b32  	%r6426, %r6425, -16777216;
	xor.b32  	%r6427, %r6426, %r6402;
	bfe.u32 	%r6428, %r6422, 8, 8;
	mul.wide.u32 	%rd8622, %r6428, 4;
	add.s64 	%rd8623, %rd8572, %rd8622;
	ld.shared.u32 	%r6429, [%rd8623];
	and.b32  	%r6430, %r6429, 16711680;
	xor.b32  	%r6431, %r6427, %r6430;
	and.b32  	%r6432, %r6422, 255;
	mul.wide.u32 	%rd8624, %r6432, 4;
	add.s64 	%rd8625, %rd8575, %rd8624;
	ld.shared.u32 	%r6433, [%rd8625];
	and.b32  	%r6434, %r6433, 65280;
	xor.b32  	%r6435, %r6431, %r6434;
	shr.u32 	%r6436, %r6422, 24;
	mul.wide.u32 	%rd8626, %r6436, 4;
	add.s64 	%rd8627, %rd8578, %rd8626;
	ld.shared.u8 	%r6437, [%rd8627];
	xor.b32  	%r6438, %r6435, %r6437;
	xor.b32  	%r6439, %r6438, %r6401;
	xor.b32  	%r6440, %r6439, %r6403;
	xor.b32  	%r6441, %r6439, %r6365;
	xor.b32  	%r6442, %r6441, %r6404;
	st.local.v4.u32 	[%rd12976+128], {%r6439, %r6440, %r6441, %r6442};
	shr.u32 	%r6443, %r6442, 24;
	mul.wide.u32 	%rd8628, %r6443, 4;
	add.s64 	%rd8629, %rd8569, %rd8628;
	ld.shared.u32 	%r6444, [%rd8629];
	and.b32  	%r6445, %r6444, -16777216;
	xor.b32  	%r6446, %r6445, %r6420;
	bfe.u32 	%r6447, %r6442, 16, 8;
	mul.wide.u32 	%rd8630, %r6447, 4;
	add.s64 	%rd8631, %rd8572, %rd8630;
	ld.shared.u32 	%r6448, [%rd8631];
	and.b32  	%r6449, %r6448, 16711680;
	xor.b32  	%r6450, %r6446, %r6449;
	bfe.u32 	%r6451, %r6442, 8, 8;
	mul.wide.u32 	%rd8632, %r6451, 4;
	add.s64 	%rd8633, %rd8575, %rd8632;
	ld.shared.u32 	%r6452, [%rd8633];
	and.b32  	%r6453, %r6452, 65280;
	xor.b32  	%r6454, %r6450, %r6453;
	and.b32  	%r6455, %r6442, 255;
	mul.wide.u32 	%rd8634, %r6455, 4;
	add.s64 	%rd8635, %rd8578, %rd8634;
	ld.shared.u8 	%r6456, [%rd8635];
	xor.b32  	%r6457, %r6454, %r6456;
	xor.b32  	%r6458, %r6457, %r6421;
	xor.b32  	%r6459, %r6457, %r6383;
	xor.b32  	%r6460, %r6459, %r6422;
	st.local.v4.u32 	[%rd12976+144], {%r6457, %r6458, %r6459, %r6460};
	bfe.u32 	%r6461, %r6460, 16, 8;
	mul.wide.u32 	%rd8636, %r6461, 4;
	add.s64 	%rd8637, %rd8569, %rd8636;
	ld.shared.u32 	%r6462, [%rd8637];
	and.b32  	%r6463, %r6462, -16777216;
	xor.b32  	%r6464, %r6463, %r6439;
	bfe.u32 	%r6465, %r6460, 8, 8;
	mul.wide.u32 	%rd8638, %r6465, 4;
	add.s64 	%rd8639, %rd8572, %rd8638;
	ld.shared.u32 	%r6466, [%rd8639];
	and.b32  	%r6467, %r6466, 16711680;
	xor.b32  	%r6468, %r6464, %r6467;
	and.b32  	%r6469, %r6460, 255;
	mul.wide.u32 	%rd8640, %r6469, 4;
	add.s64 	%rd8641, %rd8575, %rd8640;
	ld.shared.u32 	%r6470, [%rd8641];
	and.b32  	%r6471, %r6470, 65280;
	xor.b32  	%r6472, %r6468, %r6471;
	shr.u32 	%r6473, %r6460, 24;
	mul.wide.u32 	%rd8642, %r6473, 4;
	add.s64 	%rd8643, %rd8578, %rd8642;
	ld.shared.u8 	%r6474, [%rd8643];
	xor.b32  	%r6475, %r6472, %r6474;
	ld.const.v2.u32 	{%r6476, %r6477}, [rcon+16];
	xor.b32  	%r6479, %r6475, %r6476;
	xor.b32  	%r6480, %r6479, %r6440;
	xor.b32  	%r6481, %r6480, %r6404;
	xor.b32  	%r6482, %r6480, %r6441;
	st.local.v4.u32 	[%rd12976+160], {%r6479, %r6480, %r6482, %r6481};
	shr.u32 	%r6483, %r6481, 24;
	mul.wide.u32 	%rd8644, %r6483, 4;
	add.s64 	%rd8645, %rd8569, %rd8644;
	ld.shared.u32 	%r6484, [%rd8645];
	and.b32  	%r6485, %r6484, -16777216;
	xor.b32  	%r6486, %r6485, %r6457;
	bfe.u32 	%r6487, %r6481, 16, 8;
	mul.wide.u32 	%rd8646, %r6487, 4;
	add.s64 	%rd8647, %rd8572, %rd8646;
	ld.shared.u32 	%r6488, [%rd8647];
	and.b32  	%r6489, %r6488, 16711680;
	xor.b32  	%r6490, %r6486, %r6489;
	bfe.u32 	%r6491, %r6481, 8, 8;
	mul.wide.u32 	%rd8648, %r6491, 4;
	add.s64 	%rd8649, %rd8575, %rd8648;
	ld.shared.u32 	%r6492, [%rd8649];
	and.b32  	%r6493, %r6492, 65280;
	xor.b32  	%r6494, %r6490, %r6493;
	and.b32  	%r6495, %r6481, 255;
	mul.wide.u32 	%rd8650, %r6495, 4;
	add.s64 	%rd8651, %rd8578, %rd8650;
	ld.shared.u8 	%r6496, [%rd8651];
	xor.b32  	%r6497, %r6494, %r6496;
	xor.b32  	%r6498, %r6497, %r6458;
	xor.b32  	%r6499, %r6498, %r6422;
	xor.b32  	%r6500, %r6498, %r6459;
	st.local.v4.u32 	[%rd12976+176], {%r6497, %r6498, %r6500, %r6499};
	bfe.u32 	%r6501, %r6499, 16, 8;
	mul.wide.u32 	%rd8652, %r6501, 4;
	add.s64 	%rd8653, %rd8569, %rd8652;
	ld.shared.u32 	%r6502, [%rd8653];
	and.b32  	%r6503, %r6502, -16777216;
	xor.b32  	%r6504, %r6503, %r6479;
	bfe.u32 	%r6505, %r6499, 8, 8;
	mul.wide.u32 	%rd8654, %r6505, 4;
	add.s64 	%rd8655, %rd8572, %rd8654;
	ld.shared.u32 	%r6506, [%rd8655];
	and.b32  	%r6507, %r6506, 16711680;
	xor.b32  	%r6508, %r6504, %r6507;
	and.b32  	%r6509, %r6499, 255;
	mul.wide.u32 	%rd8656, %r6509, 4;
	add.s64 	%rd8657, %rd8575, %rd8656;
	ld.shared.u32 	%r6510, [%rd8657];
	and.b32  	%r6511, %r6510, 65280;
	xor.b32  	%r6512, %r6508, %r6511;
	shr.u32 	%r6513, %r6499, 24;
	mul.wide.u32 	%rd8658, %r6513, 4;
	add.s64 	%rd8659, %rd8578, %rd8658;
	ld.shared.u8 	%r6514, [%rd8659];
	xor.b32  	%r6515, %r6512, %r6514;
	xor.b32  	%r6517, %r6515, %r6477;
	xor.b32  	%r6518, %r6517, %r6480;
	xor.b32  	%r6519, %r6517, %r6441;
	xor.b32  	%r6520, %r6519, %r6481;
	st.local.v4.u32 	[%rd12976+192], {%r6517, %r6518, %r6519, %r6520};
	shr.u32 	%r6521, %r6520, 24;
	mul.wide.u32 	%rd8660, %r6521, 4;
	add.s64 	%rd8661, %rd8569, %rd8660;
	ld.shared.u32 	%r6522, [%rd8661];
	and.b32  	%r6523, %r6522, -16777216;
	xor.b32  	%r6524, %r6523, %r6497;
	bfe.u32 	%r6525, %r6520, 16, 8;
	mul.wide.u32 	%rd8662, %r6525, 4;
	add.s64 	%rd8663, %rd8572, %rd8662;
	ld.shared.u32 	%r6526, [%rd8663];
	and.b32  	%r6527, %r6526, 16711680;
	xor.b32  	%r6528, %r6524, %r6527;
	bfe.u32 	%r6529, %r6520, 8, 8;
	mul.wide.u32 	%rd8664, %r6529, 4;
	add.s64 	%rd8665, %rd8575, %rd8664;
	ld.shared.u32 	%r6530, [%rd8665];
	and.b32  	%r6531, %r6530, 65280;
	xor.b32  	%r6532, %r6528, %r6531;
	and.b32  	%r6533, %r6520, 255;
	mul.wide.u32 	%rd8666, %r6533, 4;
	add.s64 	%rd8667, %rd8578, %rd8666;
	ld.shared.u8 	%r6534, [%rd8667];
	xor.b32  	%r6535, %r6532, %r6534;
	xor.b32  	%r6536, %r6535, %r6498;
	xor.b32  	%r6537, %r6535, %r6459;
	xor.b32  	%r6538, %r6537, %r6499;
	st.local.v4.u32 	[%rd12976+208], {%r6535, %r6536, %r6537, %r6538};
	bfe.u32 	%r6539, %r6538, 16, 8;
	mul.wide.u32 	%rd8668, %r6539, 4;
	add.s64 	%rd8669, %rd8569, %rd8668;
	ld.shared.u32 	%r6540, [%rd8669];
	and.b32  	%r6541, %r6540, -16777216;
	xor.b32  	%r6542, %r6541, %r6517;
	bfe.u32 	%r6543, %r6538, 8, 8;
	mul.wide.u32 	%rd8670, %r6543, 4;
	add.s64 	%rd8671, %rd8572, %rd8670;
	ld.shared.u32 	%r6544, [%rd8671];
	and.b32  	%r6545, %r6544, 16711680;
	xor.b32  	%r6546, %r6542, %r6545;
	and.b32  	%r6547, %r6538, 255;
	mul.wide.u32 	%rd8672, %r6547, 4;
	add.s64 	%rd8673, %rd8575, %rd8672;
	ld.shared.u32 	%r6548, [%rd8673];
	and.b32  	%r6549, %r6548, 65280;
	xor.b32  	%r6550, %r6546, %r6549;
	shr.u32 	%r6551, %r6538, 24;
	mul.wide.u32 	%rd8674, %r6551, 4;
	add.s64 	%rd8675, %rd8578, %rd8674;
	ld.shared.u8 	%r6552, [%rd8675];
	xor.b32  	%r6553, %r6550, %r6552;
	ld.const.u32 	%r6554, [rcon+24];
	xor.b32  	%r10137, %r6553, %r6554;
	xor.b32  	%r6555, %r10137, %r6518;
	xor.b32  	%r6556, %r6555, %r6481;
	xor.b32  	%r6557, %r6555, %r6519;
	st.local.v4.u32 	[%rd12976+224], {%r10137, %r6555, %r6557, %r6556};
	mov.u32 	%r10139, 56;
	bra.uni 	BB7_7;

BB7_43:
	mul.wide.u32 	%rd12678, %r10140, 4;
	add.s64 	%rd12679, %rd12976, %rd12678;
	ld.local.u32 	%r10138, [%rd12679];
	mul.wide.u32 	%rd12680, %r10139, 4;
	add.s64 	%rd12681, %rd12976, %rd12680;
	ld.local.u32 	%r10137, [%rd12681];

BB7_7:
	mul.wide.u32 	%rd8676, %r10140, 4;
	add.s64 	%rd8677, %rd12976, %rd8676;
	mul.wide.u32 	%rd8678, %r10139, 4;
	add.s64 	%rd8679, %rd12976, %rd8678;
	st.local.u32 	[%rd8677], %r10137;
	st.local.u32 	[%rd8679], %r10138;
	add.s32 	%r6558, %r10140, 1;
	mul.wide.u32 	%rd8680, %r6558, 4;
	add.s64 	%rd8681, %rd12976, %rd8680;
	ld.local.u32 	%r6559, [%rd8681];
	add.s32 	%r6560, %r10139, 1;
	mul.wide.u32 	%rd8682, %r6560, 4;
	add.s64 	%rd8683, %rd12976, %rd8682;
	ld.local.u32 	%r6561, [%rd8683];
	st.local.u32 	[%rd8681], %r6561;
	st.local.u32 	[%rd8683], %r6559;
	add.s32 	%r6562, %r10140, 2;
	mul.wide.u32 	%rd8684, %r6562, 4;
	add.s64 	%rd8685, %rd12976, %rd8684;
	ld.local.u32 	%r6563, [%rd8685];
	add.s32 	%r6564, %r10139, 2;
	mul.wide.u32 	%rd8686, %r6564, 4;
	add.s64 	%rd8687, %rd12976, %rd8686;
	ld.local.u32 	%r6565, [%rd8687];
	st.local.u32 	[%rd8685], %r6565;
	st.local.u32 	[%rd8687], %r6563;
	add.s32 	%r6566, %r10140, 3;
	mul.wide.u32 	%rd8688, %r6566, 4;
	add.s64 	%rd8689, %rd12976, %rd8688;
	ld.local.u32 	%r6567, [%rd8689];
	add.s32 	%r6568, %r10139, 3;
	mul.wide.u32 	%rd8690, %r6568, 4;
	add.s64 	%rd8691, %rd12976, %rd8690;
	ld.local.u32 	%r6569, [%rd8691];
	st.local.u32 	[%rd8689], %r6569;
	st.local.u32 	[%rd8691], %r6567;
	add.s32 	%r10139, %r10139, -4;
	add.s32 	%r10140, %r10140, 4;
	setp.lt.u32	%p17, %r10140, %r10139;
	@%p17 bra 	BB7_43;

	ld.param.u64 	%rd12708, [m09600_comp_param_18];
	ld.param.u32 	%r10089, [m09600_comp_param_32];
	ld.local.v4.u32 	{%r6587, %r6588, %r6589, %r6590}, [%rd130+12];
	shr.u32 	%r6592, %r6587, 24;
	mul.wide.u32 	%rd8692, %r6592, 4;
	add.s64 	%rd8694, %rd8578, %rd8692;
	ld.shared.u8 	%r6593, [%rd8694];
	mul.wide.u32 	%rd8695, %r6593, 4;
	mov.u64 	%rd8696, m09600_comp$s_td0;
	add.s64 	%rd8697, %rd8696, %rd8695;
	bfe.u32 	%r6594, %r6587, 16, 8;
	mul.wide.u32 	%rd8698, %r6594, 4;
	add.s64 	%rd8699, %rd8578, %rd8698;
	ld.shared.u8 	%r6595, [%rd8699];
	mul.wide.u32 	%rd8700, %r6595, 4;
	mov.u64 	%rd8701, m09600_comp$s_td1;
	add.s64 	%rd8702, %rd8701, %rd8700;
	ld.shared.u32 	%r6596, [%rd8702];
	ld.shared.u32 	%r6597, [%rd8697];
	xor.b32  	%r6598, %r6596, %r6597;
	bfe.u32 	%r6599, %r6587, 8, 8;
	mul.wide.u32 	%rd8703, %r6599, 4;
	add.s64 	%rd8704, %rd8578, %rd8703;
	ld.shared.u8 	%r6600, [%rd8704];
	mul.wide.u32 	%rd8705, %r6600, 4;
	mov.u64 	%rd8706, m09600_comp$s_td2;
	add.s64 	%rd8707, %rd8706, %rd8705;
	ld.shared.u32 	%r6601, [%rd8707];
	xor.b32  	%r6602, %r6598, %r6601;
	and.b32  	%r6603, %r6587, 255;
	mul.wide.u32 	%rd8708, %r6603, 4;
	add.s64 	%rd8709, %rd8578, %rd8708;
	ld.shared.u8 	%r6604, [%rd8709];
	mul.wide.u32 	%rd8710, %r6604, 4;
	mov.u64 	%rd8711, m09600_comp$s_td3;
	add.s64 	%rd8712, %rd8711, %rd8710;
	ld.shared.u32 	%r6605, [%rd8712];
	xor.b32  	%r6606, %r6602, %r6605;
	ld.local.v4.u32 	{%r6607, %r6608, %r6609, %r6610}, [%rd130+28];
	ld.local.v4.u32 	{%r6611, %r6612, %r6613, %r6614}, [%rd130+44];
	ld.local.v4.u32 	{%r6615, %r6616, %r6617, %r6618}, [%rd130+60];
	ld.local.v4.u32 	{%r6619, %r6620, %r6621, %r6622}, [%rd130+76];
	ld.local.v4.u32 	{%r6623, %r6624, %r6625, %r6626}, [%rd130+92];
	st.local.u32 	[%rd130+12], %r6606;
	shr.u32 	%r6628, %r6588, 24;
	mul.wide.u32 	%rd8713, %r6628, 4;
	add.s64 	%rd8714, %rd8578, %rd8713;
	ld.shared.u8 	%r6629, [%rd8714];
	mul.wide.u32 	%rd8715, %r6629, 4;
	add.s64 	%rd8716, %rd8696, %rd8715;
	bfe.u32 	%r6630, %r6588, 16, 8;
	mul.wide.u32 	%rd8717, %r6630, 4;
	add.s64 	%rd8718, %rd8578, %rd8717;
	ld.shared.u8 	%r6631, [%rd8718];
	mul.wide.u32 	%rd8719, %r6631, 4;
	add.s64 	%rd8720, %rd8701, %rd8719;
	ld.shared.u32 	%r6632, [%rd8720];
	ld.shared.u32 	%r6633, [%rd8716];
	xor.b32  	%r6634, %r6632, %r6633;
	bfe.u32 	%r6635, %r6588, 8, 8;
	mul.wide.u32 	%rd8721, %r6635, 4;
	add.s64 	%rd8722, %rd8578, %rd8721;
	ld.shared.u8 	%r6636, [%rd8722];
	mul.wide.u32 	%rd8723, %r6636, 4;
	add.s64 	%rd8724, %rd8706, %rd8723;
	ld.shared.u32 	%r6637, [%rd8724];
	xor.b32  	%r6638, %r6634, %r6637;
	and.b32  	%r6639, %r6588, 255;
	mul.wide.u32 	%rd8725, %r6639, 4;
	add.s64 	%rd8726, %rd8578, %rd8725;
	ld.shared.u8 	%r6640, [%rd8726];
	mul.wide.u32 	%rd8727, %r6640, 4;
	add.s64 	%rd8728, %rd8711, %rd8727;
	ld.shared.u32 	%r6641, [%rd8728];
	xor.b32  	%r6642, %r6638, %r6641;
	st.local.u32 	[%rd130+16], %r6642;
	shr.u32 	%r6644, %r6589, 24;
	mul.wide.u32 	%rd8729, %r6644, 4;
	add.s64 	%rd8730, %rd8578, %rd8729;
	ld.shared.u8 	%r6645, [%rd8730];
	mul.wide.u32 	%rd8731, %r6645, 4;
	add.s64 	%rd8732, %rd8696, %rd8731;
	bfe.u32 	%r6646, %r6589, 16, 8;
	mul.wide.u32 	%rd8733, %r6646, 4;
	add.s64 	%rd8734, %rd8578, %rd8733;
	ld.shared.u8 	%r6647, [%rd8734];
	mul.wide.u32 	%rd8735, %r6647, 4;
	add.s64 	%rd8736, %rd8701, %rd8735;
	ld.shared.u32 	%r6648, [%rd8736];
	ld.shared.u32 	%r6649, [%rd8732];
	xor.b32  	%r6650, %r6648, %r6649;
	bfe.u32 	%r6651, %r6589, 8, 8;
	mul.wide.u32 	%rd8737, %r6651, 4;
	add.s64 	%rd8738, %rd8578, %rd8737;
	ld.shared.u8 	%r6652, [%rd8738];
	mul.wide.u32 	%rd8739, %r6652, 4;
	add.s64 	%rd8740, %rd8706, %rd8739;
	ld.shared.u32 	%r6653, [%rd8740];
	xor.b32  	%r6654, %r6650, %r6653;
	and.b32  	%r6655, %r6589, 255;
	mul.wide.u32 	%rd8741, %r6655, 4;
	add.s64 	%rd8742, %rd8578, %rd8741;
	ld.shared.u8 	%r6656, [%rd8742];
	mul.wide.u32 	%rd8743, %r6656, 4;
	add.s64 	%rd8744, %rd8711, %rd8743;
	ld.shared.u32 	%r6657, [%rd8744];
	xor.b32  	%r6658, %r6654, %r6657;
	st.local.u32 	[%rd130+20], %r6658;
	shr.u32 	%r6660, %r6590, 24;
	mul.wide.u32 	%rd8745, %r6660, 4;
	add.s64 	%rd8746, %rd8578, %rd8745;
	ld.shared.u8 	%r6661, [%rd8746];
	mul.wide.u32 	%rd8747, %r6661, 4;
	add.s64 	%rd8748, %rd8696, %rd8747;
	bfe.u32 	%r6662, %r6590, 16, 8;
	mul.wide.u32 	%rd8749, %r6662, 4;
	add.s64 	%rd8750, %rd8578, %rd8749;
	ld.shared.u8 	%r6663, [%rd8750];
	mul.wide.u32 	%rd8751, %r6663, 4;
	add.s64 	%rd8752, %rd8701, %rd8751;
	ld.shared.u32 	%r6664, [%rd8752];
	ld.shared.u32 	%r6665, [%rd8748];
	xor.b32  	%r6666, %r6664, %r6665;
	bfe.u32 	%r6667, %r6590, 8, 8;
	mul.wide.u32 	%rd8753, %r6667, 4;
	add.s64 	%rd8754, %rd8578, %rd8753;
	ld.shared.u8 	%r6668, [%rd8754];
	mul.wide.u32 	%rd8755, %r6668, 4;
	add.s64 	%rd8756, %rd8706, %rd8755;
	ld.shared.u32 	%r6669, [%rd8756];
	xor.b32  	%r6670, %r6666, %r6669;
	and.b32  	%r6671, %r6590, 255;
	mul.wide.u32 	%rd8757, %r6671, 4;
	add.s64 	%rd8758, %rd8578, %rd8757;
	ld.shared.u8 	%r6672, [%rd8758];
	mul.wide.u32 	%rd8759, %r6672, 4;
	add.s64 	%rd8760, %rd8711, %rd8759;
	ld.shared.u32 	%r6673, [%rd8760];
	xor.b32  	%r6674, %r6670, %r6673;
	st.local.u32 	[%rd130+24], %r6674;
	shr.u32 	%r6676, %r6607, 24;
	mul.wide.u32 	%rd8761, %r6676, 4;
	add.s64 	%rd8762, %rd8578, %rd8761;
	ld.shared.u8 	%r6677, [%rd8762];
	mul.wide.u32 	%rd8763, %r6677, 4;
	add.s64 	%rd8764, %rd8696, %rd8763;
	bfe.u32 	%r6678, %r6607, 16, 8;
	mul.wide.u32 	%rd8765, %r6678, 4;
	add.s64 	%rd8766, %rd8578, %rd8765;
	ld.shared.u8 	%r6679, [%rd8766];
	mul.wide.u32 	%rd8767, %r6679, 4;
	add.s64 	%rd8768, %rd8701, %rd8767;
	ld.shared.u32 	%r6680, [%rd8768];
	ld.shared.u32 	%r6681, [%rd8764];
	xor.b32  	%r6682, %r6680, %r6681;
	bfe.u32 	%r6683, %r6607, 8, 8;
	mul.wide.u32 	%rd8769, %r6683, 4;
	add.s64 	%rd8770, %rd8578, %rd8769;
	ld.shared.u8 	%r6684, [%rd8770];
	mul.wide.u32 	%rd8771, %r6684, 4;
	add.s64 	%rd8772, %rd8706, %rd8771;
	ld.shared.u32 	%r6685, [%rd8772];
	xor.b32  	%r6686, %r6682, %r6685;
	and.b32  	%r6687, %r6607, 255;
	mul.wide.u32 	%rd8773, %r6687, 4;
	add.s64 	%rd8774, %rd8578, %rd8773;
	ld.shared.u8 	%r6688, [%rd8774];
	mul.wide.u32 	%rd8775, %r6688, 4;
	add.s64 	%rd8776, %rd8711, %rd8775;
	ld.shared.u32 	%r6689, [%rd8776];
	xor.b32  	%r6690, %r6686, %r6689;
	st.local.u32 	[%rd130+28], %r6690;
	shr.u32 	%r6692, %r6608, 24;
	mul.wide.u32 	%rd8777, %r6692, 4;
	add.s64 	%rd8778, %rd8578, %rd8777;
	ld.shared.u8 	%r6693, [%rd8778];
	mul.wide.u32 	%rd8779, %r6693, 4;
	add.s64 	%rd8780, %rd8696, %rd8779;
	bfe.u32 	%r6694, %r6608, 16, 8;
	mul.wide.u32 	%rd8781, %r6694, 4;
	add.s64 	%rd8782, %rd8578, %rd8781;
	ld.shared.u8 	%r6695, [%rd8782];
	mul.wide.u32 	%rd8783, %r6695, 4;
	add.s64 	%rd8784, %rd8701, %rd8783;
	ld.shared.u32 	%r6696, [%rd8784];
	ld.shared.u32 	%r6697, [%rd8780];
	xor.b32  	%r6698, %r6696, %r6697;
	bfe.u32 	%r6699, %r6608, 8, 8;
	mul.wide.u32 	%rd8785, %r6699, 4;
	add.s64 	%rd8786, %rd8578, %rd8785;
	ld.shared.u8 	%r6700, [%rd8786];
	mul.wide.u32 	%rd8787, %r6700, 4;
	add.s64 	%rd8788, %rd8706, %rd8787;
	ld.shared.u32 	%r6701, [%rd8788];
	xor.b32  	%r6702, %r6698, %r6701;
	and.b32  	%r6703, %r6608, 255;
	mul.wide.u32 	%rd8789, %r6703, 4;
	add.s64 	%rd8790, %rd8578, %rd8789;
	ld.shared.u8 	%r6704, [%rd8790];
	mul.wide.u32 	%rd8791, %r6704, 4;
	add.s64 	%rd8792, %rd8711, %rd8791;
	ld.shared.u32 	%r6705, [%rd8792];
	xor.b32  	%r6706, %r6702, %r6705;
	st.local.u32 	[%rd130+32], %r6706;
	shr.u32 	%r6708, %r6609, 24;
	mul.wide.u32 	%rd8793, %r6708, 4;
	add.s64 	%rd8794, %rd8578, %rd8793;
	ld.shared.u8 	%r6709, [%rd8794];
	mul.wide.u32 	%rd8795, %r6709, 4;
	add.s64 	%rd8796, %rd8696, %rd8795;
	bfe.u32 	%r6710, %r6609, 16, 8;
	mul.wide.u32 	%rd8797, %r6710, 4;
	add.s64 	%rd8798, %rd8578, %rd8797;
	ld.shared.u8 	%r6711, [%rd8798];
	mul.wide.u32 	%rd8799, %r6711, 4;
	add.s64 	%rd8800, %rd8701, %rd8799;
	ld.shared.u32 	%r6712, [%rd8800];
	ld.shared.u32 	%r6713, [%rd8796];
	xor.b32  	%r6714, %r6712, %r6713;
	bfe.u32 	%r6715, %r6609, 8, 8;
	mul.wide.u32 	%rd8801, %r6715, 4;
	add.s64 	%rd8802, %rd8578, %rd8801;
	ld.shared.u8 	%r6716, [%rd8802];
	mul.wide.u32 	%rd8803, %r6716, 4;
	add.s64 	%rd8804, %rd8706, %rd8803;
	ld.shared.u32 	%r6717, [%rd8804];
	xor.b32  	%r6718, %r6714, %r6717;
	and.b32  	%r6719, %r6609, 255;
	mul.wide.u32 	%rd8805, %r6719, 4;
	add.s64 	%rd8806, %rd8578, %rd8805;
	ld.shared.u8 	%r6720, [%rd8806];
	mul.wide.u32 	%rd8807, %r6720, 4;
	add.s64 	%rd8808, %rd8711, %rd8807;
	ld.shared.u32 	%r6721, [%rd8808];
	xor.b32  	%r6722, %r6718, %r6721;
	st.local.u32 	[%rd130+36], %r6722;
	shr.u32 	%r6724, %r6610, 24;
	mul.wide.u32 	%rd8809, %r6724, 4;
	add.s64 	%rd8810, %rd8578, %rd8809;
	ld.shared.u8 	%r6725, [%rd8810];
	mul.wide.u32 	%rd8811, %r6725, 4;
	add.s64 	%rd8812, %rd8696, %rd8811;
	bfe.u32 	%r6726, %r6610, 16, 8;
	mul.wide.u32 	%rd8813, %r6726, 4;
	add.s64 	%rd8814, %rd8578, %rd8813;
	ld.shared.u8 	%r6727, [%rd8814];
	mul.wide.u32 	%rd8815, %r6727, 4;
	add.s64 	%rd8816, %rd8701, %rd8815;
	ld.shared.u32 	%r6728, [%rd8816];
	ld.shared.u32 	%r6729, [%rd8812];
	xor.b32  	%r6730, %r6728, %r6729;
	bfe.u32 	%r6731, %r6610, 8, 8;
	mul.wide.u32 	%rd8817, %r6731, 4;
	add.s64 	%rd8818, %rd8578, %rd8817;
	ld.shared.u8 	%r6732, [%rd8818];
	mul.wide.u32 	%rd8819, %r6732, 4;
	add.s64 	%rd8820, %rd8706, %rd8819;
	ld.shared.u32 	%r6733, [%rd8820];
	xor.b32  	%r6734, %r6730, %r6733;
	and.b32  	%r6735, %r6610, 255;
	mul.wide.u32 	%rd8821, %r6735, 4;
	add.s64 	%rd8822, %rd8578, %rd8821;
	ld.shared.u8 	%r6736, [%rd8822];
	mul.wide.u32 	%rd8823, %r6736, 4;
	add.s64 	%rd8824, %rd8711, %rd8823;
	ld.shared.u32 	%r6737, [%rd8824];
	xor.b32  	%r6738, %r6734, %r6737;
	st.local.u32 	[%rd130+40], %r6738;
	shr.u32 	%r6740, %r6611, 24;
	mul.wide.u32 	%rd8825, %r6740, 4;
	add.s64 	%rd8826, %rd8578, %rd8825;
	ld.shared.u8 	%r6741, [%rd8826];
	mul.wide.u32 	%rd8827, %r6741, 4;
	add.s64 	%rd8828, %rd8696, %rd8827;
	bfe.u32 	%r6742, %r6611, 16, 8;
	mul.wide.u32 	%rd8829, %r6742, 4;
	add.s64 	%rd8830, %rd8578, %rd8829;
	ld.shared.u8 	%r6743, [%rd8830];
	mul.wide.u32 	%rd8831, %r6743, 4;
	add.s64 	%rd8832, %rd8701, %rd8831;
	ld.shared.u32 	%r6744, [%rd8832];
	ld.shared.u32 	%r6745, [%rd8828];
	xor.b32  	%r6746, %r6744, %r6745;
	bfe.u32 	%r6747, %r6611, 8, 8;
	mul.wide.u32 	%rd8833, %r6747, 4;
	add.s64 	%rd8834, %rd8578, %rd8833;
	ld.shared.u8 	%r6748, [%rd8834];
	mul.wide.u32 	%rd8835, %r6748, 4;
	add.s64 	%rd8836, %rd8706, %rd8835;
	ld.shared.u32 	%r6749, [%rd8836];
	xor.b32  	%r6750, %r6746, %r6749;
	and.b32  	%r6751, %r6611, 255;
	mul.wide.u32 	%rd8837, %r6751, 4;
	add.s64 	%rd8838, %rd8578, %rd8837;
	ld.shared.u8 	%r6752, [%rd8838];
	mul.wide.u32 	%rd8839, %r6752, 4;
	add.s64 	%rd8840, %rd8711, %rd8839;
	ld.shared.u32 	%r6753, [%rd8840];
	xor.b32  	%r6754, %r6750, %r6753;
	st.local.u32 	[%rd130+44], %r6754;
	shr.u32 	%r6756, %r6612, 24;
	mul.wide.u32 	%rd8841, %r6756, 4;
	add.s64 	%rd8842, %rd8578, %rd8841;
	ld.shared.u8 	%r6757, [%rd8842];
	mul.wide.u32 	%rd8843, %r6757, 4;
	add.s64 	%rd8844, %rd8696, %rd8843;
	bfe.u32 	%r6758, %r6612, 16, 8;
	mul.wide.u32 	%rd8845, %r6758, 4;
	add.s64 	%rd8846, %rd8578, %rd8845;
	ld.shared.u8 	%r6759, [%rd8846];
	mul.wide.u32 	%rd8847, %r6759, 4;
	add.s64 	%rd8848, %rd8701, %rd8847;
	ld.shared.u32 	%r6760, [%rd8848];
	ld.shared.u32 	%r6761, [%rd8844];
	xor.b32  	%r6762, %r6760, %r6761;
	bfe.u32 	%r6763, %r6612, 8, 8;
	mul.wide.u32 	%rd8849, %r6763, 4;
	add.s64 	%rd8850, %rd8578, %rd8849;
	ld.shared.u8 	%r6764, [%rd8850];
	mul.wide.u32 	%rd8851, %r6764, 4;
	add.s64 	%rd8852, %rd8706, %rd8851;
	ld.shared.u32 	%r6765, [%rd8852];
	xor.b32  	%r6766, %r6762, %r6765;
	and.b32  	%r6767, %r6612, 255;
	mul.wide.u32 	%rd8853, %r6767, 4;
	add.s64 	%rd8854, %rd8578, %rd8853;
	ld.shared.u8 	%r6768, [%rd8854];
	mul.wide.u32 	%rd8855, %r6768, 4;
	add.s64 	%rd8856, %rd8711, %rd8855;
	ld.shared.u32 	%r6769, [%rd8856];
	xor.b32  	%r6770, %r6766, %r6769;
	st.local.u32 	[%rd130+48], %r6770;
	shr.u32 	%r6772, %r6613, 24;
	mul.wide.u32 	%rd8857, %r6772, 4;
	add.s64 	%rd8858, %rd8578, %rd8857;
	ld.shared.u8 	%r6773, [%rd8858];
	mul.wide.u32 	%rd8859, %r6773, 4;
	add.s64 	%rd8860, %rd8696, %rd8859;
	bfe.u32 	%r6774, %r6613, 16, 8;
	mul.wide.u32 	%rd8861, %r6774, 4;
	add.s64 	%rd8862, %rd8578, %rd8861;
	ld.shared.u8 	%r6775, [%rd8862];
	mul.wide.u32 	%rd8863, %r6775, 4;
	add.s64 	%rd8864, %rd8701, %rd8863;
	ld.shared.u32 	%r6776, [%rd8864];
	ld.shared.u32 	%r6777, [%rd8860];
	xor.b32  	%r6778, %r6776, %r6777;
	bfe.u32 	%r6779, %r6613, 8, 8;
	mul.wide.u32 	%rd8865, %r6779, 4;
	add.s64 	%rd8866, %rd8578, %rd8865;
	ld.shared.u8 	%r6780, [%rd8866];
	mul.wide.u32 	%rd8867, %r6780, 4;
	add.s64 	%rd8868, %rd8706, %rd8867;
	ld.shared.u32 	%r6781, [%rd8868];
	xor.b32  	%r6782, %r6778, %r6781;
	and.b32  	%r6783, %r6613, 255;
	mul.wide.u32 	%rd8869, %r6783, 4;
	add.s64 	%rd8870, %rd8578, %rd8869;
	ld.shared.u8 	%r6784, [%rd8870];
	mul.wide.u32 	%rd8871, %r6784, 4;
	add.s64 	%rd8872, %rd8711, %rd8871;
	ld.shared.u32 	%r6785, [%rd8872];
	xor.b32  	%r6786, %r6782, %r6785;
	st.local.u32 	[%rd130+52], %r6786;
	shr.u32 	%r6788, %r6614, 24;
	mul.wide.u32 	%rd8873, %r6788, 4;
	add.s64 	%rd8874, %rd8578, %rd8873;
	ld.shared.u8 	%r6789, [%rd8874];
	mul.wide.u32 	%rd8875, %r6789, 4;
	add.s64 	%rd8876, %rd8696, %rd8875;
	bfe.u32 	%r6790, %r6614, 16, 8;
	mul.wide.u32 	%rd8877, %r6790, 4;
	add.s64 	%rd8878, %rd8578, %rd8877;
	ld.shared.u8 	%r6791, [%rd8878];
	mul.wide.u32 	%rd8879, %r6791, 4;
	add.s64 	%rd8880, %rd8701, %rd8879;
	ld.shared.u32 	%r6792, [%rd8880];
	ld.shared.u32 	%r6793, [%rd8876];
	xor.b32  	%r6794, %r6792, %r6793;
	bfe.u32 	%r6795, %r6614, 8, 8;
	mul.wide.u32 	%rd8881, %r6795, 4;
	add.s64 	%rd8882, %rd8578, %rd8881;
	ld.shared.u8 	%r6796, [%rd8882];
	mul.wide.u32 	%rd8883, %r6796, 4;
	add.s64 	%rd8884, %rd8706, %rd8883;
	ld.shared.u32 	%r6797, [%rd8884];
	xor.b32  	%r6798, %r6794, %r6797;
	and.b32  	%r6799, %r6614, 255;
	mul.wide.u32 	%rd8885, %r6799, 4;
	add.s64 	%rd8886, %rd8578, %rd8885;
	ld.shared.u8 	%r6800, [%rd8886];
	mul.wide.u32 	%rd8887, %r6800, 4;
	add.s64 	%rd8888, %rd8711, %rd8887;
	ld.shared.u32 	%r6801, [%rd8888];
	xor.b32  	%r6802, %r6798, %r6801;
	st.local.u32 	[%rd130+56], %r6802;
	shr.u32 	%r6804, %r6615, 24;
	mul.wide.u32 	%rd8889, %r6804, 4;
	add.s64 	%rd8890, %rd8578, %rd8889;
	ld.shared.u8 	%r6805, [%rd8890];
	mul.wide.u32 	%rd8891, %r6805, 4;
	add.s64 	%rd8892, %rd8696, %rd8891;
	bfe.u32 	%r6806, %r6615, 16, 8;
	mul.wide.u32 	%rd8893, %r6806, 4;
	add.s64 	%rd8894, %rd8578, %rd8893;
	ld.shared.u8 	%r6807, [%rd8894];
	mul.wide.u32 	%rd8895, %r6807, 4;
	add.s64 	%rd8896, %rd8701, %rd8895;
	ld.shared.u32 	%r6808, [%rd8896];
	ld.shared.u32 	%r6809, [%rd8892];
	xor.b32  	%r6810, %r6808, %r6809;
	bfe.u32 	%r6811, %r6615, 8, 8;
	mul.wide.u32 	%rd8897, %r6811, 4;
	add.s64 	%rd8898, %rd8578, %rd8897;
	ld.shared.u8 	%r6812, [%rd8898];
	mul.wide.u32 	%rd8899, %r6812, 4;
	add.s64 	%rd8900, %rd8706, %rd8899;
	ld.shared.u32 	%r6813, [%rd8900];
	xor.b32  	%r6814, %r6810, %r6813;
	and.b32  	%r6815, %r6615, 255;
	mul.wide.u32 	%rd8901, %r6815, 4;
	add.s64 	%rd8902, %rd8578, %rd8901;
	ld.shared.u8 	%r6816, [%rd8902];
	mul.wide.u32 	%rd8903, %r6816, 4;
	add.s64 	%rd8904, %rd8711, %rd8903;
	ld.shared.u32 	%r6817, [%rd8904];
	xor.b32  	%r6818, %r6814, %r6817;
	st.local.u32 	[%rd130+60], %r6818;
	shr.u32 	%r6820, %r6616, 24;
	mul.wide.u32 	%rd8905, %r6820, 4;
	add.s64 	%rd8906, %rd8578, %rd8905;
	ld.shared.u8 	%r6821, [%rd8906];
	mul.wide.u32 	%rd8907, %r6821, 4;
	add.s64 	%rd8908, %rd8696, %rd8907;
	bfe.u32 	%r6822, %r6616, 16, 8;
	mul.wide.u32 	%rd8909, %r6822, 4;
	add.s64 	%rd8910, %rd8578, %rd8909;
	ld.shared.u8 	%r6823, [%rd8910];
	mul.wide.u32 	%rd8911, %r6823, 4;
	add.s64 	%rd8912, %rd8701, %rd8911;
	ld.shared.u32 	%r6824, [%rd8912];
	ld.shared.u32 	%r6825, [%rd8908];
	xor.b32  	%r6826, %r6824, %r6825;
	bfe.u32 	%r6827, %r6616, 8, 8;
	mul.wide.u32 	%rd8913, %r6827, 4;
	add.s64 	%rd8914, %rd8578, %rd8913;
	ld.shared.u8 	%r6828, [%rd8914];
	mul.wide.u32 	%rd8915, %r6828, 4;
	add.s64 	%rd8916, %rd8706, %rd8915;
	ld.shared.u32 	%r6829, [%rd8916];
	xor.b32  	%r6830, %r6826, %r6829;
	and.b32  	%r6831, %r6616, 255;
	mul.wide.u32 	%rd8917, %r6831, 4;
	add.s64 	%rd8918, %rd8578, %rd8917;
	ld.shared.u8 	%r6832, [%rd8918];
	mul.wide.u32 	%rd8919, %r6832, 4;
	add.s64 	%rd8920, %rd8711, %rd8919;
	ld.shared.u32 	%r6833, [%rd8920];
	xor.b32  	%r6834, %r6830, %r6833;
	st.local.u32 	[%rd130+64], %r6834;
	shr.u32 	%r6836, %r6617, 24;
	mul.wide.u32 	%rd8921, %r6836, 4;
	add.s64 	%rd8922, %rd8578, %rd8921;
	ld.shared.u8 	%r6837, [%rd8922];
	mul.wide.u32 	%rd8923, %r6837, 4;
	add.s64 	%rd8924, %rd8696, %rd8923;
	bfe.u32 	%r6838, %r6617, 16, 8;
	mul.wide.u32 	%rd8925, %r6838, 4;
	add.s64 	%rd8926, %rd8578, %rd8925;
	ld.shared.u8 	%r6839, [%rd8926];
	mul.wide.u32 	%rd8927, %r6839, 4;
	add.s64 	%rd8928, %rd8701, %rd8927;
	ld.shared.u32 	%r6840, [%rd8928];
	ld.shared.u32 	%r6841, [%rd8924];
	xor.b32  	%r6842, %r6840, %r6841;
	bfe.u32 	%r6843, %r6617, 8, 8;
	mul.wide.u32 	%rd8929, %r6843, 4;
	add.s64 	%rd8930, %rd8578, %rd8929;
	ld.shared.u8 	%r6844, [%rd8930];
	mul.wide.u32 	%rd8931, %r6844, 4;
	add.s64 	%rd8932, %rd8706, %rd8931;
	ld.shared.u32 	%r6845, [%rd8932];
	xor.b32  	%r6846, %r6842, %r6845;
	and.b32  	%r6847, %r6617, 255;
	mul.wide.u32 	%rd8933, %r6847, 4;
	add.s64 	%rd8934, %rd8578, %rd8933;
	ld.shared.u8 	%r6848, [%rd8934];
	mul.wide.u32 	%rd8935, %r6848, 4;
	add.s64 	%rd8936, %rd8711, %rd8935;
	ld.shared.u32 	%r6849, [%rd8936];
	xor.b32  	%r6850, %r6846, %r6849;
	st.local.u32 	[%rd130+68], %r6850;
	shr.u32 	%r6852, %r6618, 24;
	mul.wide.u32 	%rd8937, %r6852, 4;
	add.s64 	%rd8938, %rd8578, %rd8937;
	ld.shared.u8 	%r6853, [%rd8938];
	mul.wide.u32 	%rd8939, %r6853, 4;
	add.s64 	%rd8940, %rd8696, %rd8939;
	bfe.u32 	%r6854, %r6618, 16, 8;
	mul.wide.u32 	%rd8941, %r6854, 4;
	add.s64 	%rd8942, %rd8578, %rd8941;
	ld.shared.u8 	%r6855, [%rd8942];
	mul.wide.u32 	%rd8943, %r6855, 4;
	add.s64 	%rd8944, %rd8701, %rd8943;
	ld.shared.u32 	%r6856, [%rd8944];
	ld.shared.u32 	%r6857, [%rd8940];
	xor.b32  	%r6858, %r6856, %r6857;
	bfe.u32 	%r6859, %r6618, 8, 8;
	mul.wide.u32 	%rd8945, %r6859, 4;
	add.s64 	%rd8946, %rd8578, %rd8945;
	ld.shared.u8 	%r6860, [%rd8946];
	mul.wide.u32 	%rd8947, %r6860, 4;
	add.s64 	%rd8948, %rd8706, %rd8947;
	ld.shared.u32 	%r6861, [%rd8948];
	xor.b32  	%r6862, %r6858, %r6861;
	and.b32  	%r6863, %r6618, 255;
	mul.wide.u32 	%rd8949, %r6863, 4;
	add.s64 	%rd8950, %rd8578, %rd8949;
	ld.shared.u8 	%r6864, [%rd8950];
	mul.wide.u32 	%rd8951, %r6864, 4;
	add.s64 	%rd8952, %rd8711, %rd8951;
	ld.shared.u32 	%r6865, [%rd8952];
	xor.b32  	%r6866, %r6862, %r6865;
	st.local.u32 	[%rd130+72], %r6866;
	shr.u32 	%r6868, %r6619, 24;
	mul.wide.u32 	%rd8953, %r6868, 4;
	add.s64 	%rd8954, %rd8578, %rd8953;
	ld.shared.u8 	%r6869, [%rd8954];
	mul.wide.u32 	%rd8955, %r6869, 4;
	add.s64 	%rd8956, %rd8696, %rd8955;
	bfe.u32 	%r6870, %r6619, 16, 8;
	mul.wide.u32 	%rd8957, %r6870, 4;
	add.s64 	%rd8958, %rd8578, %rd8957;
	ld.shared.u8 	%r6871, [%rd8958];
	mul.wide.u32 	%rd8959, %r6871, 4;
	add.s64 	%rd8960, %rd8701, %rd8959;
	ld.shared.u32 	%r6872, [%rd8960];
	ld.shared.u32 	%r6873, [%rd8956];
	xor.b32  	%r6874, %r6872, %r6873;
	bfe.u32 	%r6875, %r6619, 8, 8;
	mul.wide.u32 	%rd8961, %r6875, 4;
	add.s64 	%rd8962, %rd8578, %rd8961;
	ld.shared.u8 	%r6876, [%rd8962];
	mul.wide.u32 	%rd8963, %r6876, 4;
	add.s64 	%rd8964, %rd8706, %rd8963;
	ld.shared.u32 	%r6877, [%rd8964];
	xor.b32  	%r6878, %r6874, %r6877;
	and.b32  	%r6879, %r6619, 255;
	mul.wide.u32 	%rd8965, %r6879, 4;
	add.s64 	%rd8966, %rd8578, %rd8965;
	ld.shared.u8 	%r6880, [%rd8966];
	mul.wide.u32 	%rd8967, %r6880, 4;
	add.s64 	%rd8968, %rd8711, %rd8967;
	ld.shared.u32 	%r6881, [%rd8968];
	xor.b32  	%r6882, %r6878, %r6881;
	st.local.u32 	[%rd130+76], %r6882;
	shr.u32 	%r6884, %r6620, 24;
	mul.wide.u32 	%rd8969, %r6884, 4;
	add.s64 	%rd8970, %rd8578, %rd8969;
	ld.shared.u8 	%r6885, [%rd8970];
	mul.wide.u32 	%rd8971, %r6885, 4;
	add.s64 	%rd8972, %rd8696, %rd8971;
	bfe.u32 	%r6886, %r6620, 16, 8;
	mul.wide.u32 	%rd8973, %r6886, 4;
	add.s64 	%rd8974, %rd8578, %rd8973;
	ld.shared.u8 	%r6887, [%rd8974];
	mul.wide.u32 	%rd8975, %r6887, 4;
	add.s64 	%rd8976, %rd8701, %rd8975;
	ld.shared.u32 	%r6888, [%rd8976];
	ld.shared.u32 	%r6889, [%rd8972];
	xor.b32  	%r6890, %r6888, %r6889;
	bfe.u32 	%r6891, %r6620, 8, 8;
	mul.wide.u32 	%rd8977, %r6891, 4;
	add.s64 	%rd8978, %rd8578, %rd8977;
	ld.shared.u8 	%r6892, [%rd8978];
	mul.wide.u32 	%rd8979, %r6892, 4;
	add.s64 	%rd8980, %rd8706, %rd8979;
	ld.shared.u32 	%r6893, [%rd8980];
	xor.b32  	%r6894, %r6890, %r6893;
	and.b32  	%r6895, %r6620, 255;
	mul.wide.u32 	%rd8981, %r6895, 4;
	add.s64 	%rd8982, %rd8578, %rd8981;
	ld.shared.u8 	%r6896, [%rd8982];
	mul.wide.u32 	%rd8983, %r6896, 4;
	add.s64 	%rd8984, %rd8711, %rd8983;
	ld.shared.u32 	%r6897, [%rd8984];
	xor.b32  	%r6898, %r6894, %r6897;
	st.local.u32 	[%rd130+80], %r6898;
	shr.u32 	%r6900, %r6621, 24;
	mul.wide.u32 	%rd8985, %r6900, 4;
	add.s64 	%rd8986, %rd8578, %rd8985;
	ld.shared.u8 	%r6901, [%rd8986];
	mul.wide.u32 	%rd8987, %r6901, 4;
	add.s64 	%rd8988, %rd8696, %rd8987;
	bfe.u32 	%r6902, %r6621, 16, 8;
	mul.wide.u32 	%rd8989, %r6902, 4;
	add.s64 	%rd8990, %rd8578, %rd8989;
	ld.shared.u8 	%r6903, [%rd8990];
	mul.wide.u32 	%rd8991, %r6903, 4;
	add.s64 	%rd8992, %rd8701, %rd8991;
	ld.shared.u32 	%r6904, [%rd8992];
	ld.shared.u32 	%r6905, [%rd8988];
	xor.b32  	%r6906, %r6904, %r6905;
	bfe.u32 	%r6907, %r6621, 8, 8;
	mul.wide.u32 	%rd8993, %r6907, 4;
	add.s64 	%rd8994, %rd8578, %rd8993;
	ld.shared.u8 	%r6908, [%rd8994];
	mul.wide.u32 	%rd8995, %r6908, 4;
	add.s64 	%rd8996, %rd8706, %rd8995;
	ld.shared.u32 	%r6909, [%rd8996];
	xor.b32  	%r6910, %r6906, %r6909;
	and.b32  	%r6911, %r6621, 255;
	mul.wide.u32 	%rd8997, %r6911, 4;
	add.s64 	%rd8998, %rd8578, %rd8997;
	ld.shared.u8 	%r6912, [%rd8998];
	mul.wide.u32 	%rd8999, %r6912, 4;
	add.s64 	%rd9000, %rd8711, %rd8999;
	ld.shared.u32 	%r6913, [%rd9000];
	xor.b32  	%r6914, %r6910, %r6913;
	st.local.u32 	[%rd130+84], %r6914;
	shr.u32 	%r6916, %r6622, 24;
	mul.wide.u32 	%rd9001, %r6916, 4;
	add.s64 	%rd9002, %rd8578, %rd9001;
	ld.shared.u8 	%r6917, [%rd9002];
	mul.wide.u32 	%rd9003, %r6917, 4;
	add.s64 	%rd9004, %rd8696, %rd9003;
	bfe.u32 	%r6918, %r6622, 16, 8;
	mul.wide.u32 	%rd9005, %r6918, 4;
	add.s64 	%rd9006, %rd8578, %rd9005;
	ld.shared.u8 	%r6919, [%rd9006];
	mul.wide.u32 	%rd9007, %r6919, 4;
	add.s64 	%rd9008, %rd8701, %rd9007;
	ld.shared.u32 	%r6920, [%rd9008];
	ld.shared.u32 	%r6921, [%rd9004];
	xor.b32  	%r6922, %r6920, %r6921;
	bfe.u32 	%r6923, %r6622, 8, 8;
	mul.wide.u32 	%rd9009, %r6923, 4;
	add.s64 	%rd9010, %rd8578, %rd9009;
	ld.shared.u8 	%r6924, [%rd9010];
	mul.wide.u32 	%rd9011, %r6924, 4;
	add.s64 	%rd9012, %rd8706, %rd9011;
	ld.shared.u32 	%r6925, [%rd9012];
	xor.b32  	%r6926, %r6922, %r6925;
	and.b32  	%r6927, %r6622, 255;
	mul.wide.u32 	%rd9013, %r6927, 4;
	add.s64 	%rd9014, %rd8578, %rd9013;
	ld.shared.u8 	%r6928, [%rd9014];
	mul.wide.u32 	%rd9015, %r6928, 4;
	add.s64 	%rd9016, %rd8711, %rd9015;
	ld.shared.u32 	%r6929, [%rd9016];
	xor.b32  	%r6930, %r6926, %r6929;
	st.local.u32 	[%rd130+88], %r6930;
	shr.u32 	%r6932, %r6623, 24;
	mul.wide.u32 	%rd9017, %r6932, 4;
	add.s64 	%rd9018, %rd8578, %rd9017;
	ld.shared.u8 	%r6933, [%rd9018];
	mul.wide.u32 	%rd9019, %r6933, 4;
	add.s64 	%rd9020, %rd8696, %rd9019;
	bfe.u32 	%r6934, %r6623, 16, 8;
	mul.wide.u32 	%rd9021, %r6934, 4;
	add.s64 	%rd9022, %rd8578, %rd9021;
	ld.shared.u8 	%r6935, [%rd9022];
	mul.wide.u32 	%rd9023, %r6935, 4;
	add.s64 	%rd9024, %rd8701, %rd9023;
	ld.shared.u32 	%r6936, [%rd9024];
	ld.shared.u32 	%r6937, [%rd9020];
	xor.b32  	%r6938, %r6936, %r6937;
	bfe.u32 	%r6939, %r6623, 8, 8;
	mul.wide.u32 	%rd9025, %r6939, 4;
	add.s64 	%rd9026, %rd8578, %rd9025;
	ld.shared.u8 	%r6940, [%rd9026];
	mul.wide.u32 	%rd9027, %r6940, 4;
	add.s64 	%rd9028, %rd8706, %rd9027;
	ld.shared.u32 	%r6941, [%rd9028];
	xor.b32  	%r6942, %r6938, %r6941;
	and.b32  	%r6943, %r6623, 255;
	mul.wide.u32 	%rd9029, %r6943, 4;
	add.s64 	%rd9030, %rd8578, %rd9029;
	ld.shared.u8 	%r6944, [%rd9030];
	mul.wide.u32 	%rd9031, %r6944, 4;
	add.s64 	%rd9032, %rd8711, %rd9031;
	ld.shared.u32 	%r6945, [%rd9032];
	xor.b32  	%r6946, %r6942, %r6945;
	st.local.u32 	[%rd130+92], %r6946;
	shr.u32 	%r6948, %r6624, 24;
	mul.wide.u32 	%rd9033, %r6948, 4;
	add.s64 	%rd9034, %rd8578, %rd9033;
	ld.shared.u8 	%r6949, [%rd9034];
	mul.wide.u32 	%rd9035, %r6949, 4;
	add.s64 	%rd9036, %rd8696, %rd9035;
	bfe.u32 	%r6950, %r6624, 16, 8;
	mul.wide.u32 	%rd9037, %r6950, 4;
	add.s64 	%rd9038, %rd8578, %rd9037;
	ld.shared.u8 	%r6951, [%rd9038];
	mul.wide.u32 	%rd9039, %r6951, 4;
	add.s64 	%rd9040, %rd8701, %rd9039;
	ld.shared.u32 	%r6952, [%rd9040];
	ld.shared.u32 	%r6953, [%rd9036];
	xor.b32  	%r6954, %r6952, %r6953;
	bfe.u32 	%r6955, %r6624, 8, 8;
	mul.wide.u32 	%rd9041, %r6955, 4;
	add.s64 	%rd9042, %rd8578, %rd9041;
	ld.shared.u8 	%r6956, [%rd9042];
	mul.wide.u32 	%rd9043, %r6956, 4;
	add.s64 	%rd9044, %rd8706, %rd9043;
	ld.shared.u32 	%r6957, [%rd9044];
	xor.b32  	%r6958, %r6954, %r6957;
	and.b32  	%r6959, %r6624, 255;
	mul.wide.u32 	%rd9045, %r6959, 4;
	add.s64 	%rd9046, %rd8578, %rd9045;
	ld.shared.u8 	%r6960, [%rd9046];
	mul.wide.u32 	%rd9047, %r6960, 4;
	add.s64 	%rd9048, %rd8711, %rd9047;
	ld.shared.u32 	%r6961, [%rd9048];
	xor.b32  	%r6962, %r6958, %r6961;
	st.local.u32 	[%rd130+96], %r6962;
	shr.u32 	%r6964, %r6625, 24;
	mul.wide.u32 	%rd9049, %r6964, 4;
	add.s64 	%rd9050, %rd8578, %rd9049;
	ld.shared.u8 	%r6965, [%rd9050];
	mul.wide.u32 	%rd9051, %r6965, 4;
	add.s64 	%rd9052, %rd8696, %rd9051;
	bfe.u32 	%r6966, %r6625, 16, 8;
	mul.wide.u32 	%rd9053, %r6966, 4;
	add.s64 	%rd9054, %rd8578, %rd9053;
	ld.shared.u8 	%r6967, [%rd9054];
	mul.wide.u32 	%rd9055, %r6967, 4;
	add.s64 	%rd9056, %rd8701, %rd9055;
	ld.shared.u32 	%r6968, [%rd9056];
	ld.shared.u32 	%r6969, [%rd9052];
	xor.b32  	%r6970, %r6968, %r6969;
	bfe.u32 	%r6971, %r6625, 8, 8;
	mul.wide.u32 	%rd9057, %r6971, 4;
	add.s64 	%rd9058, %rd8578, %rd9057;
	ld.shared.u8 	%r6972, [%rd9058];
	mul.wide.u32 	%rd9059, %r6972, 4;
	add.s64 	%rd9060, %rd8706, %rd9059;
	ld.shared.u32 	%r6973, [%rd9060];
	xor.b32  	%r6974, %r6970, %r6973;
	and.b32  	%r6975, %r6625, 255;
	mul.wide.u32 	%rd9061, %r6975, 4;
	add.s64 	%rd9062, %rd8578, %rd9061;
	ld.shared.u8 	%r6976, [%rd9062];
	mul.wide.u32 	%rd9063, %r6976, 4;
	add.s64 	%rd9064, %rd8711, %rd9063;
	ld.shared.u32 	%r6977, [%rd9064];
	xor.b32  	%r6978, %r6974, %r6977;
	st.local.u32 	[%rd130+100], %r6978;
	ld.local.u32 	%r6979, [%rd130+104];
	shr.u32 	%r6980, %r6979, 24;
	mul.wide.u32 	%rd9065, %r6980, 4;
	add.s64 	%rd9066, %rd8578, %rd9065;
	ld.shared.u8 	%r6981, [%rd9066];
	mul.wide.u32 	%rd9067, %r6981, 4;
	add.s64 	%rd9068, %rd8696, %rd9067;
	bfe.u32 	%r6982, %r6979, 16, 8;
	mul.wide.u32 	%rd9069, %r6982, 4;
	add.s64 	%rd9070, %rd8578, %rd9069;
	ld.shared.u8 	%r6983, [%rd9070];
	mul.wide.u32 	%rd9071, %r6983, 4;
	add.s64 	%rd9072, %rd8701, %rd9071;
	ld.shared.u32 	%r6984, [%rd9072];
	ld.shared.u32 	%r6985, [%rd9068];
	xor.b32  	%r6986, %r6984, %r6985;
	bfe.u32 	%r6987, %r6979, 8, 8;
	mul.wide.u32 	%rd9073, %r6987, 4;
	add.s64 	%rd9074, %rd8578, %rd9073;
	ld.shared.u8 	%r6988, [%rd9074];
	mul.wide.u32 	%rd9075, %r6988, 4;
	add.s64 	%rd9076, %rd8706, %rd9075;
	ld.shared.u32 	%r6989, [%rd9076];
	xor.b32  	%r6990, %r6986, %r6989;
	and.b32  	%r6991, %r6979, 255;
	mul.wide.u32 	%rd9077, %r6991, 4;
	add.s64 	%rd9078, %rd8578, %rd9077;
	ld.shared.u8 	%r6992, [%rd9078];
	mul.wide.u32 	%rd9079, %r6992, 4;
	add.s64 	%rd9080, %rd8711, %rd9079;
	ld.shared.u32 	%r6993, [%rd9080];
	xor.b32  	%r6994, %r6990, %r6993;
	ld.local.v4.u32 	{%r6995, %r6996, %r6997, %r6998}, [%rd130+108];
	ld.local.v4.u32 	{%r6999, %r7000, %r7001, %r7002}, [%rd130+124];
	ld.local.v4.u32 	{%r7003, %r7004, %r7005, %r7006}, [%rd130+140];
	ld.local.v4.u32 	{%r7007, %r7008, %r7009, %r7010}, [%rd130+156];
	ld.local.v4.u32 	{%r7011, %r7012, %r7013, %r7014}, [%rd130+172];
	ld.local.v2.u32 	{%r7015, %r7016}, [%rd130+188];
	st.local.u32 	[%rd130+104], %r6994;
	shr.u32 	%r7018, %r6995, 24;
	mul.wide.u32 	%rd9081, %r7018, 4;
	add.s64 	%rd9082, %rd8578, %rd9081;
	ld.shared.u8 	%r7019, [%rd9082];
	mul.wide.u32 	%rd9083, %r7019, 4;
	add.s64 	%rd9084, %rd8696, %rd9083;
	bfe.u32 	%r7020, %r6995, 16, 8;
	mul.wide.u32 	%rd9085, %r7020, 4;
	add.s64 	%rd9086, %rd8578, %rd9085;
	ld.shared.u8 	%r7021, [%rd9086];
	mul.wide.u32 	%rd9087, %r7021, 4;
	add.s64 	%rd9088, %rd8701, %rd9087;
	ld.shared.u32 	%r7022, [%rd9088];
	ld.shared.u32 	%r7023, [%rd9084];
	xor.b32  	%r7024, %r7022, %r7023;
	bfe.u32 	%r7025, %r6995, 8, 8;
	mul.wide.u32 	%rd9089, %r7025, 4;
	add.s64 	%rd9090, %rd8578, %rd9089;
	ld.shared.u8 	%r7026, [%rd9090];
	mul.wide.u32 	%rd9091, %r7026, 4;
	add.s64 	%rd9092, %rd8706, %rd9091;
	ld.shared.u32 	%r7027, [%rd9092];
	xor.b32  	%r7028, %r7024, %r7027;
	and.b32  	%r7029, %r6995, 255;
	mul.wide.u32 	%rd9093, %r7029, 4;
	add.s64 	%rd9094, %rd8578, %rd9093;
	ld.shared.u8 	%r7030, [%rd9094];
	mul.wide.u32 	%rd9095, %r7030, 4;
	add.s64 	%rd9096, %rd8711, %rd9095;
	ld.shared.u32 	%r7031, [%rd9096];
	xor.b32  	%r7032, %r7028, %r7031;
	st.local.u32 	[%rd130+108], %r7032;
	shr.u32 	%r7034, %r6996, 24;
	mul.wide.u32 	%rd9097, %r7034, 4;
	add.s64 	%rd9098, %rd8578, %rd9097;
	ld.shared.u8 	%r7035, [%rd9098];
	mul.wide.u32 	%rd9099, %r7035, 4;
	add.s64 	%rd9100, %rd8696, %rd9099;
	bfe.u32 	%r7036, %r6996, 16, 8;
	mul.wide.u32 	%rd9101, %r7036, 4;
	add.s64 	%rd9102, %rd8578, %rd9101;
	ld.shared.u8 	%r7037, [%rd9102];
	mul.wide.u32 	%rd9103, %r7037, 4;
	add.s64 	%rd9104, %rd8701, %rd9103;
	ld.shared.u32 	%r7038, [%rd9104];
	ld.shared.u32 	%r7039, [%rd9100];
	xor.b32  	%r7040, %r7038, %r7039;
	bfe.u32 	%r7041, %r6996, 8, 8;
	mul.wide.u32 	%rd9105, %r7041, 4;
	add.s64 	%rd9106, %rd8578, %rd9105;
	ld.shared.u8 	%r7042, [%rd9106];
	mul.wide.u32 	%rd9107, %r7042, 4;
	add.s64 	%rd9108, %rd8706, %rd9107;
	ld.shared.u32 	%r7043, [%rd9108];
	xor.b32  	%r7044, %r7040, %r7043;
	and.b32  	%r7045, %r6996, 255;
	mul.wide.u32 	%rd9109, %r7045, 4;
	add.s64 	%rd9110, %rd8578, %rd9109;
	ld.shared.u8 	%r7046, [%rd9110];
	mul.wide.u32 	%rd9111, %r7046, 4;
	add.s64 	%rd9112, %rd8711, %rd9111;
	ld.shared.u32 	%r7047, [%rd9112];
	xor.b32  	%r7048, %r7044, %r7047;
	st.local.u32 	[%rd130+112], %r7048;
	shr.u32 	%r7050, %r6997, 24;
	mul.wide.u32 	%rd9113, %r7050, 4;
	add.s64 	%rd9114, %rd8578, %rd9113;
	ld.shared.u8 	%r7051, [%rd9114];
	mul.wide.u32 	%rd9115, %r7051, 4;
	add.s64 	%rd9116, %rd8696, %rd9115;
	bfe.u32 	%r7052, %r6997, 16, 8;
	mul.wide.u32 	%rd9117, %r7052, 4;
	add.s64 	%rd9118, %rd8578, %rd9117;
	ld.shared.u8 	%r7053, [%rd9118];
	mul.wide.u32 	%rd9119, %r7053, 4;
	add.s64 	%rd9120, %rd8701, %rd9119;
	ld.shared.u32 	%r7054, [%rd9120];
	ld.shared.u32 	%r7055, [%rd9116];
	xor.b32  	%r7056, %r7054, %r7055;
	bfe.u32 	%r7057, %r6997, 8, 8;
	mul.wide.u32 	%rd9121, %r7057, 4;
	add.s64 	%rd9122, %rd8578, %rd9121;
	ld.shared.u8 	%r7058, [%rd9122];
	mul.wide.u32 	%rd9123, %r7058, 4;
	add.s64 	%rd9124, %rd8706, %rd9123;
	ld.shared.u32 	%r7059, [%rd9124];
	xor.b32  	%r7060, %r7056, %r7059;
	and.b32  	%r7061, %r6997, 255;
	mul.wide.u32 	%rd9125, %r7061, 4;
	add.s64 	%rd9126, %rd8578, %rd9125;
	ld.shared.u8 	%r7062, [%rd9126];
	mul.wide.u32 	%rd9127, %r7062, 4;
	add.s64 	%rd9128, %rd8711, %rd9127;
	ld.shared.u32 	%r7063, [%rd9128];
	xor.b32  	%r7064, %r7060, %r7063;
	st.local.u32 	[%rd130+116], %r7064;
	shr.u32 	%r7066, %r6998, 24;
	mul.wide.u32 	%rd9129, %r7066, 4;
	add.s64 	%rd9130, %rd8578, %rd9129;
	ld.shared.u8 	%r7067, [%rd9130];
	mul.wide.u32 	%rd9131, %r7067, 4;
	add.s64 	%rd9132, %rd8696, %rd9131;
	bfe.u32 	%r7068, %r6998, 16, 8;
	mul.wide.u32 	%rd9133, %r7068, 4;
	add.s64 	%rd9134, %rd8578, %rd9133;
	ld.shared.u8 	%r7069, [%rd9134];
	mul.wide.u32 	%rd9135, %r7069, 4;
	add.s64 	%rd9136, %rd8701, %rd9135;
	ld.shared.u32 	%r7070, [%rd9136];
	ld.shared.u32 	%r7071, [%rd9132];
	xor.b32  	%r7072, %r7070, %r7071;
	bfe.u32 	%r7073, %r6998, 8, 8;
	mul.wide.u32 	%rd9137, %r7073, 4;
	add.s64 	%rd9138, %rd8578, %rd9137;
	ld.shared.u8 	%r7074, [%rd9138];
	mul.wide.u32 	%rd9139, %r7074, 4;
	add.s64 	%rd9140, %rd8706, %rd9139;
	ld.shared.u32 	%r7075, [%rd9140];
	xor.b32  	%r7076, %r7072, %r7075;
	and.b32  	%r7077, %r6998, 255;
	mul.wide.u32 	%rd9141, %r7077, 4;
	add.s64 	%rd9142, %rd8578, %rd9141;
	ld.shared.u8 	%r7078, [%rd9142];
	mul.wide.u32 	%rd9143, %r7078, 4;
	add.s64 	%rd9144, %rd8711, %rd9143;
	ld.shared.u32 	%r7079, [%rd9144];
	xor.b32  	%r7080, %r7076, %r7079;
	st.local.u32 	[%rd130+120], %r7080;
	shr.u32 	%r7082, %r6999, 24;
	mul.wide.u32 	%rd9145, %r7082, 4;
	add.s64 	%rd9146, %rd8578, %rd9145;
	ld.shared.u8 	%r7083, [%rd9146];
	mul.wide.u32 	%rd9147, %r7083, 4;
	add.s64 	%rd9148, %rd8696, %rd9147;
	bfe.u32 	%r7084, %r6999, 16, 8;
	mul.wide.u32 	%rd9149, %r7084, 4;
	add.s64 	%rd9150, %rd8578, %rd9149;
	ld.shared.u8 	%r7085, [%rd9150];
	mul.wide.u32 	%rd9151, %r7085, 4;
	add.s64 	%rd9152, %rd8701, %rd9151;
	ld.shared.u32 	%r7086, [%rd9152];
	ld.shared.u32 	%r7087, [%rd9148];
	xor.b32  	%r7088, %r7086, %r7087;
	bfe.u32 	%r7089, %r6999, 8, 8;
	mul.wide.u32 	%rd9153, %r7089, 4;
	add.s64 	%rd9154, %rd8578, %rd9153;
	ld.shared.u8 	%r7090, [%rd9154];
	mul.wide.u32 	%rd9155, %r7090, 4;
	add.s64 	%rd9156, %rd8706, %rd9155;
	ld.shared.u32 	%r7091, [%rd9156];
	xor.b32  	%r7092, %r7088, %r7091;
	and.b32  	%r7093, %r6999, 255;
	mul.wide.u32 	%rd9157, %r7093, 4;
	add.s64 	%rd9158, %rd8578, %rd9157;
	ld.shared.u8 	%r7094, [%rd9158];
	mul.wide.u32 	%rd9159, %r7094, 4;
	add.s64 	%rd9160, %rd8711, %rd9159;
	ld.shared.u32 	%r7095, [%rd9160];
	xor.b32  	%r7096, %r7092, %r7095;
	st.local.u32 	[%rd130+124], %r7096;
	shr.u32 	%r7098, %r7000, 24;
	mul.wide.u32 	%rd9161, %r7098, 4;
	add.s64 	%rd9162, %rd8578, %rd9161;
	ld.shared.u8 	%r7099, [%rd9162];
	mul.wide.u32 	%rd9163, %r7099, 4;
	add.s64 	%rd9164, %rd8696, %rd9163;
	bfe.u32 	%r7100, %r7000, 16, 8;
	mul.wide.u32 	%rd9165, %r7100, 4;
	add.s64 	%rd9166, %rd8578, %rd9165;
	ld.shared.u8 	%r7101, [%rd9166];
	mul.wide.u32 	%rd9167, %r7101, 4;
	add.s64 	%rd9168, %rd8701, %rd9167;
	ld.shared.u32 	%r7102, [%rd9168];
	ld.shared.u32 	%r7103, [%rd9164];
	xor.b32  	%r7104, %r7102, %r7103;
	bfe.u32 	%r7105, %r7000, 8, 8;
	mul.wide.u32 	%rd9169, %r7105, 4;
	add.s64 	%rd9170, %rd8578, %rd9169;
	ld.shared.u8 	%r7106, [%rd9170];
	mul.wide.u32 	%rd9171, %r7106, 4;
	add.s64 	%rd9172, %rd8706, %rd9171;
	ld.shared.u32 	%r7107, [%rd9172];
	xor.b32  	%r7108, %r7104, %r7107;
	and.b32  	%r7109, %r7000, 255;
	mul.wide.u32 	%rd9173, %r7109, 4;
	add.s64 	%rd9174, %rd8578, %rd9173;
	ld.shared.u8 	%r7110, [%rd9174];
	mul.wide.u32 	%rd9175, %r7110, 4;
	add.s64 	%rd9176, %rd8711, %rd9175;
	ld.shared.u32 	%r7111, [%rd9176];
	xor.b32  	%r7112, %r7108, %r7111;
	st.local.u32 	[%rd130+128], %r7112;
	shr.u32 	%r7114, %r7001, 24;
	mul.wide.u32 	%rd9177, %r7114, 4;
	add.s64 	%rd9178, %rd8578, %rd9177;
	ld.shared.u8 	%r7115, [%rd9178];
	mul.wide.u32 	%rd9179, %r7115, 4;
	add.s64 	%rd9180, %rd8696, %rd9179;
	bfe.u32 	%r7116, %r7001, 16, 8;
	mul.wide.u32 	%rd9181, %r7116, 4;
	add.s64 	%rd9182, %rd8578, %rd9181;
	ld.shared.u8 	%r7117, [%rd9182];
	mul.wide.u32 	%rd9183, %r7117, 4;
	add.s64 	%rd9184, %rd8701, %rd9183;
	ld.shared.u32 	%r7118, [%rd9184];
	ld.shared.u32 	%r7119, [%rd9180];
	xor.b32  	%r7120, %r7118, %r7119;
	bfe.u32 	%r7121, %r7001, 8, 8;
	mul.wide.u32 	%rd9185, %r7121, 4;
	add.s64 	%rd9186, %rd8578, %rd9185;
	ld.shared.u8 	%r7122, [%rd9186];
	mul.wide.u32 	%rd9187, %r7122, 4;
	add.s64 	%rd9188, %rd8706, %rd9187;
	ld.shared.u32 	%r7123, [%rd9188];
	xor.b32  	%r7124, %r7120, %r7123;
	and.b32  	%r7125, %r7001, 255;
	mul.wide.u32 	%rd9189, %r7125, 4;
	add.s64 	%rd9190, %rd8578, %rd9189;
	ld.shared.u8 	%r7126, [%rd9190];
	mul.wide.u32 	%rd9191, %r7126, 4;
	add.s64 	%rd9192, %rd8711, %rd9191;
	ld.shared.u32 	%r7127, [%rd9192];
	xor.b32  	%r7128, %r7124, %r7127;
	st.local.u32 	[%rd130+132], %r7128;
	shr.u32 	%r7130, %r7002, 24;
	mul.wide.u32 	%rd9193, %r7130, 4;
	add.s64 	%rd9194, %rd8578, %rd9193;
	ld.shared.u8 	%r7131, [%rd9194];
	mul.wide.u32 	%rd9195, %r7131, 4;
	add.s64 	%rd9196, %rd8696, %rd9195;
	bfe.u32 	%r7132, %r7002, 16, 8;
	mul.wide.u32 	%rd9197, %r7132, 4;
	add.s64 	%rd9198, %rd8578, %rd9197;
	ld.shared.u8 	%r7133, [%rd9198];
	mul.wide.u32 	%rd9199, %r7133, 4;
	add.s64 	%rd9200, %rd8701, %rd9199;
	ld.shared.u32 	%r7134, [%rd9200];
	ld.shared.u32 	%r7135, [%rd9196];
	xor.b32  	%r7136, %r7134, %r7135;
	bfe.u32 	%r7137, %r7002, 8, 8;
	mul.wide.u32 	%rd9201, %r7137, 4;
	add.s64 	%rd9202, %rd8578, %rd9201;
	ld.shared.u8 	%r7138, [%rd9202];
	mul.wide.u32 	%rd9203, %r7138, 4;
	add.s64 	%rd9204, %rd8706, %rd9203;
	ld.shared.u32 	%r7139, [%rd9204];
	xor.b32  	%r7140, %r7136, %r7139;
	and.b32  	%r7141, %r7002, 255;
	mul.wide.u32 	%rd9205, %r7141, 4;
	add.s64 	%rd9206, %rd8578, %rd9205;
	ld.shared.u8 	%r7142, [%rd9206];
	mul.wide.u32 	%rd9207, %r7142, 4;
	add.s64 	%rd9208, %rd8711, %rd9207;
	ld.shared.u32 	%r7143, [%rd9208];
	xor.b32  	%r7144, %r7140, %r7143;
	st.local.u32 	[%rd130+136], %r7144;
	shr.u32 	%r7146, %r7003, 24;
	mul.wide.u32 	%rd9209, %r7146, 4;
	add.s64 	%rd9210, %rd8578, %rd9209;
	ld.shared.u8 	%r7147, [%rd9210];
	mul.wide.u32 	%rd9211, %r7147, 4;
	add.s64 	%rd9212, %rd8696, %rd9211;
	bfe.u32 	%r7148, %r7003, 16, 8;
	mul.wide.u32 	%rd9213, %r7148, 4;
	add.s64 	%rd9214, %rd8578, %rd9213;
	ld.shared.u8 	%r7149, [%rd9214];
	mul.wide.u32 	%rd9215, %r7149, 4;
	add.s64 	%rd9216, %rd8701, %rd9215;
	ld.shared.u32 	%r7150, [%rd9216];
	ld.shared.u32 	%r7151, [%rd9212];
	xor.b32  	%r7152, %r7150, %r7151;
	bfe.u32 	%r7153, %r7003, 8, 8;
	mul.wide.u32 	%rd9217, %r7153, 4;
	add.s64 	%rd9218, %rd8578, %rd9217;
	ld.shared.u8 	%r7154, [%rd9218];
	mul.wide.u32 	%rd9219, %r7154, 4;
	add.s64 	%rd9220, %rd8706, %rd9219;
	ld.shared.u32 	%r7155, [%rd9220];
	xor.b32  	%r7156, %r7152, %r7155;
	and.b32  	%r7157, %r7003, 255;
	mul.wide.u32 	%rd9221, %r7157, 4;
	add.s64 	%rd9222, %rd8578, %rd9221;
	ld.shared.u8 	%r7158, [%rd9222];
	mul.wide.u32 	%rd9223, %r7158, 4;
	add.s64 	%rd9224, %rd8711, %rd9223;
	ld.shared.u32 	%r7159, [%rd9224];
	xor.b32  	%r7160, %r7156, %r7159;
	st.local.u32 	[%rd130+140], %r7160;
	shr.u32 	%r7162, %r7004, 24;
	mul.wide.u32 	%rd9225, %r7162, 4;
	add.s64 	%rd9226, %rd8578, %rd9225;
	ld.shared.u8 	%r7163, [%rd9226];
	mul.wide.u32 	%rd9227, %r7163, 4;
	add.s64 	%rd9228, %rd8696, %rd9227;
	bfe.u32 	%r7164, %r7004, 16, 8;
	mul.wide.u32 	%rd9229, %r7164, 4;
	add.s64 	%rd9230, %rd8578, %rd9229;
	ld.shared.u8 	%r7165, [%rd9230];
	mul.wide.u32 	%rd9231, %r7165, 4;
	add.s64 	%rd9232, %rd8701, %rd9231;
	ld.shared.u32 	%r7166, [%rd9232];
	ld.shared.u32 	%r7167, [%rd9228];
	xor.b32  	%r7168, %r7166, %r7167;
	bfe.u32 	%r7169, %r7004, 8, 8;
	mul.wide.u32 	%rd9233, %r7169, 4;
	add.s64 	%rd9234, %rd8578, %rd9233;
	ld.shared.u8 	%r7170, [%rd9234];
	mul.wide.u32 	%rd9235, %r7170, 4;
	add.s64 	%rd9236, %rd8706, %rd9235;
	ld.shared.u32 	%r7171, [%rd9236];
	xor.b32  	%r7172, %r7168, %r7171;
	and.b32  	%r7173, %r7004, 255;
	mul.wide.u32 	%rd9237, %r7173, 4;
	add.s64 	%rd9238, %rd8578, %rd9237;
	ld.shared.u8 	%r7174, [%rd9238];
	mul.wide.u32 	%rd9239, %r7174, 4;
	add.s64 	%rd9240, %rd8711, %rd9239;
	ld.shared.u32 	%r7175, [%rd9240];
	xor.b32  	%r7176, %r7172, %r7175;
	st.local.u32 	[%rd130+144], %r7176;
	shr.u32 	%r7178, %r7005, 24;
	mul.wide.u32 	%rd9241, %r7178, 4;
	add.s64 	%rd9242, %rd8578, %rd9241;
	ld.shared.u8 	%r7179, [%rd9242];
	mul.wide.u32 	%rd9243, %r7179, 4;
	add.s64 	%rd9244, %rd8696, %rd9243;
	bfe.u32 	%r7180, %r7005, 16, 8;
	mul.wide.u32 	%rd9245, %r7180, 4;
	add.s64 	%rd9246, %rd8578, %rd9245;
	ld.shared.u8 	%r7181, [%rd9246];
	mul.wide.u32 	%rd9247, %r7181, 4;
	add.s64 	%rd9248, %rd8701, %rd9247;
	ld.shared.u32 	%r7182, [%rd9248];
	ld.shared.u32 	%r7183, [%rd9244];
	xor.b32  	%r7184, %r7182, %r7183;
	bfe.u32 	%r7185, %r7005, 8, 8;
	mul.wide.u32 	%rd9249, %r7185, 4;
	add.s64 	%rd9250, %rd8578, %rd9249;
	ld.shared.u8 	%r7186, [%rd9250];
	mul.wide.u32 	%rd9251, %r7186, 4;
	add.s64 	%rd9252, %rd8706, %rd9251;
	ld.shared.u32 	%r7187, [%rd9252];
	xor.b32  	%r7188, %r7184, %r7187;
	and.b32  	%r7189, %r7005, 255;
	mul.wide.u32 	%rd9253, %r7189, 4;
	add.s64 	%rd9254, %rd8578, %rd9253;
	ld.shared.u8 	%r7190, [%rd9254];
	mul.wide.u32 	%rd9255, %r7190, 4;
	add.s64 	%rd9256, %rd8711, %rd9255;
	ld.shared.u32 	%r7191, [%rd9256];
	xor.b32  	%r7192, %r7188, %r7191;
	st.local.u32 	[%rd130+148], %r7192;
	shr.u32 	%r7194, %r7006, 24;
	mul.wide.u32 	%rd9257, %r7194, 4;
	add.s64 	%rd9258, %rd8578, %rd9257;
	ld.shared.u8 	%r7195, [%rd9258];
	mul.wide.u32 	%rd9259, %r7195, 4;
	add.s64 	%rd9260, %rd8696, %rd9259;
	bfe.u32 	%r7196, %r7006, 16, 8;
	mul.wide.u32 	%rd9261, %r7196, 4;
	add.s64 	%rd9262, %rd8578, %rd9261;
	ld.shared.u8 	%r7197, [%rd9262];
	mul.wide.u32 	%rd9263, %r7197, 4;
	add.s64 	%rd9264, %rd8701, %rd9263;
	ld.shared.u32 	%r7198, [%rd9264];
	ld.shared.u32 	%r7199, [%rd9260];
	xor.b32  	%r7200, %r7198, %r7199;
	bfe.u32 	%r7201, %r7006, 8, 8;
	mul.wide.u32 	%rd9265, %r7201, 4;
	add.s64 	%rd9266, %rd8578, %rd9265;
	ld.shared.u8 	%r7202, [%rd9266];
	mul.wide.u32 	%rd9267, %r7202, 4;
	add.s64 	%rd9268, %rd8706, %rd9267;
	ld.shared.u32 	%r7203, [%rd9268];
	xor.b32  	%r7204, %r7200, %r7203;
	and.b32  	%r7205, %r7006, 255;
	mul.wide.u32 	%rd9269, %r7205, 4;
	add.s64 	%rd9270, %rd8578, %rd9269;
	ld.shared.u8 	%r7206, [%rd9270];
	mul.wide.u32 	%rd9271, %r7206, 4;
	add.s64 	%rd9272, %rd8711, %rd9271;
	ld.shared.u32 	%r7207, [%rd9272];
	xor.b32  	%r7208, %r7204, %r7207;
	st.local.u32 	[%rd130+152], %r7208;
	shr.u32 	%r7210, %r7007, 24;
	mul.wide.u32 	%rd9273, %r7210, 4;
	add.s64 	%rd9274, %rd8578, %rd9273;
	ld.shared.u8 	%r7211, [%rd9274];
	mul.wide.u32 	%rd9275, %r7211, 4;
	add.s64 	%rd9276, %rd8696, %rd9275;
	bfe.u32 	%r7212, %r7007, 16, 8;
	mul.wide.u32 	%rd9277, %r7212, 4;
	add.s64 	%rd9278, %rd8578, %rd9277;
	ld.shared.u8 	%r7213, [%rd9278];
	mul.wide.u32 	%rd9279, %r7213, 4;
	add.s64 	%rd9280, %rd8701, %rd9279;
	ld.shared.u32 	%r7214, [%rd9280];
	ld.shared.u32 	%r7215, [%rd9276];
	xor.b32  	%r7216, %r7214, %r7215;
	bfe.u32 	%r7217, %r7007, 8, 8;
	mul.wide.u32 	%rd9281, %r7217, 4;
	add.s64 	%rd9282, %rd8578, %rd9281;
	ld.shared.u8 	%r7218, [%rd9282];
	mul.wide.u32 	%rd9283, %r7218, 4;
	add.s64 	%rd9284, %rd8706, %rd9283;
	ld.shared.u32 	%r7219, [%rd9284];
	xor.b32  	%r7220, %r7216, %r7219;
	and.b32  	%r7221, %r7007, 255;
	mul.wide.u32 	%rd9285, %r7221, 4;
	add.s64 	%rd9286, %rd8578, %rd9285;
	ld.shared.u8 	%r7222, [%rd9286];
	mul.wide.u32 	%rd9287, %r7222, 4;
	add.s64 	%rd9288, %rd8711, %rd9287;
	ld.shared.u32 	%r7223, [%rd9288];
	xor.b32  	%r7224, %r7220, %r7223;
	st.local.u32 	[%rd130+156], %r7224;
	shr.u32 	%r7226, %r7008, 24;
	mul.wide.u32 	%rd9289, %r7226, 4;
	add.s64 	%rd9290, %rd8578, %rd9289;
	ld.shared.u8 	%r7227, [%rd9290];
	mul.wide.u32 	%rd9291, %r7227, 4;
	add.s64 	%rd9292, %rd8696, %rd9291;
	bfe.u32 	%r7228, %r7008, 16, 8;
	mul.wide.u32 	%rd9293, %r7228, 4;
	add.s64 	%rd9294, %rd8578, %rd9293;
	ld.shared.u8 	%r7229, [%rd9294];
	mul.wide.u32 	%rd9295, %r7229, 4;
	add.s64 	%rd9296, %rd8701, %rd9295;
	ld.shared.u32 	%r7230, [%rd9296];
	ld.shared.u32 	%r7231, [%rd9292];
	xor.b32  	%r7232, %r7230, %r7231;
	bfe.u32 	%r7233, %r7008, 8, 8;
	mul.wide.u32 	%rd9297, %r7233, 4;
	add.s64 	%rd9298, %rd8578, %rd9297;
	ld.shared.u8 	%r7234, [%rd9298];
	mul.wide.u32 	%rd9299, %r7234, 4;
	add.s64 	%rd9300, %rd8706, %rd9299;
	ld.shared.u32 	%r7235, [%rd9300];
	xor.b32  	%r7236, %r7232, %r7235;
	and.b32  	%r7237, %r7008, 255;
	mul.wide.u32 	%rd9301, %r7237, 4;
	add.s64 	%rd9302, %rd8578, %rd9301;
	ld.shared.u8 	%r7238, [%rd9302];
	mul.wide.u32 	%rd9303, %r7238, 4;
	add.s64 	%rd9304, %rd8711, %rd9303;
	ld.shared.u32 	%r7239, [%rd9304];
	xor.b32  	%r7240, %r7236, %r7239;
	st.local.u32 	[%rd130+160], %r7240;
	shr.u32 	%r7242, %r7009, 24;
	mul.wide.u32 	%rd9305, %r7242, 4;
	add.s64 	%rd9306, %rd8578, %rd9305;
	ld.shared.u8 	%r7243, [%rd9306];
	mul.wide.u32 	%rd9307, %r7243, 4;
	add.s64 	%rd9308, %rd8696, %rd9307;
	bfe.u32 	%r7244, %r7009, 16, 8;
	mul.wide.u32 	%rd9309, %r7244, 4;
	add.s64 	%rd9310, %rd8578, %rd9309;
	ld.shared.u8 	%r7245, [%rd9310];
	mul.wide.u32 	%rd9311, %r7245, 4;
	add.s64 	%rd9312, %rd8701, %rd9311;
	ld.shared.u32 	%r7246, [%rd9312];
	ld.shared.u32 	%r7247, [%rd9308];
	xor.b32  	%r7248, %r7246, %r7247;
	bfe.u32 	%r7249, %r7009, 8, 8;
	mul.wide.u32 	%rd9313, %r7249, 4;
	add.s64 	%rd9314, %rd8578, %rd9313;
	ld.shared.u8 	%r7250, [%rd9314];
	mul.wide.u32 	%rd9315, %r7250, 4;
	add.s64 	%rd9316, %rd8706, %rd9315;
	ld.shared.u32 	%r7251, [%rd9316];
	xor.b32  	%r7252, %r7248, %r7251;
	and.b32  	%r7253, %r7009, 255;
	mul.wide.u32 	%rd9317, %r7253, 4;
	add.s64 	%rd9318, %rd8578, %rd9317;
	ld.shared.u8 	%r7254, [%rd9318];
	mul.wide.u32 	%rd9319, %r7254, 4;
	add.s64 	%rd9320, %rd8711, %rd9319;
	ld.shared.u32 	%r7255, [%rd9320];
	xor.b32  	%r7256, %r7252, %r7255;
	st.local.u32 	[%rd130+164], %r7256;
	shr.u32 	%r7258, %r7010, 24;
	mul.wide.u32 	%rd9321, %r7258, 4;
	add.s64 	%rd9322, %rd8578, %rd9321;
	ld.shared.u8 	%r7259, [%rd9322];
	mul.wide.u32 	%rd9323, %r7259, 4;
	add.s64 	%rd9324, %rd8696, %rd9323;
	bfe.u32 	%r7260, %r7010, 16, 8;
	mul.wide.u32 	%rd9325, %r7260, 4;
	add.s64 	%rd9326, %rd8578, %rd9325;
	ld.shared.u8 	%r7261, [%rd9326];
	mul.wide.u32 	%rd9327, %r7261, 4;
	add.s64 	%rd9328, %rd8701, %rd9327;
	ld.shared.u32 	%r7262, [%rd9328];
	ld.shared.u32 	%r7263, [%rd9324];
	xor.b32  	%r7264, %r7262, %r7263;
	bfe.u32 	%r7265, %r7010, 8, 8;
	mul.wide.u32 	%rd9329, %r7265, 4;
	add.s64 	%rd9330, %rd8578, %rd9329;
	ld.shared.u8 	%r7266, [%rd9330];
	mul.wide.u32 	%rd9331, %r7266, 4;
	add.s64 	%rd9332, %rd8706, %rd9331;
	ld.shared.u32 	%r7267, [%rd9332];
	xor.b32  	%r7268, %r7264, %r7267;
	and.b32  	%r7269, %r7010, 255;
	mul.wide.u32 	%rd9333, %r7269, 4;
	add.s64 	%rd9334, %rd8578, %rd9333;
	ld.shared.u8 	%r7270, [%rd9334];
	mul.wide.u32 	%rd9335, %r7270, 4;
	add.s64 	%rd9336, %rd8711, %rd9335;
	ld.shared.u32 	%r7271, [%rd9336];
	xor.b32  	%r7272, %r7268, %r7271;
	st.local.u32 	[%rd130+168], %r7272;
	shr.u32 	%r7274, %r7011, 24;
	mul.wide.u32 	%rd9337, %r7274, 4;
	add.s64 	%rd9338, %rd8578, %rd9337;
	ld.shared.u8 	%r7275, [%rd9338];
	mul.wide.u32 	%rd9339, %r7275, 4;
	add.s64 	%rd9340, %rd8696, %rd9339;
	bfe.u32 	%r7276, %r7011, 16, 8;
	mul.wide.u32 	%rd9341, %r7276, 4;
	add.s64 	%rd9342, %rd8578, %rd9341;
	ld.shared.u8 	%r7277, [%rd9342];
	mul.wide.u32 	%rd9343, %r7277, 4;
	add.s64 	%rd9344, %rd8701, %rd9343;
	ld.shared.u32 	%r7278, [%rd9344];
	ld.shared.u32 	%r7279, [%rd9340];
	xor.b32  	%r7280, %r7278, %r7279;
	bfe.u32 	%r7281, %r7011, 8, 8;
	mul.wide.u32 	%rd9345, %r7281, 4;
	add.s64 	%rd9346, %rd8578, %rd9345;
	ld.shared.u8 	%r7282, [%rd9346];
	mul.wide.u32 	%rd9347, %r7282, 4;
	add.s64 	%rd9348, %rd8706, %rd9347;
	ld.shared.u32 	%r7283, [%rd9348];
	xor.b32  	%r7284, %r7280, %r7283;
	and.b32  	%r7285, %r7011, 255;
	mul.wide.u32 	%rd9349, %r7285, 4;
	add.s64 	%rd9350, %rd8578, %rd9349;
	ld.shared.u8 	%r7286, [%rd9350];
	mul.wide.u32 	%rd9351, %r7286, 4;
	add.s64 	%rd9352, %rd8711, %rd9351;
	ld.shared.u32 	%r7287, [%rd9352];
	xor.b32  	%r7288, %r7284, %r7287;
	st.local.u32 	[%rd130+172], %r7288;
	shr.u32 	%r7290, %r7012, 24;
	mul.wide.u32 	%rd9353, %r7290, 4;
	add.s64 	%rd9354, %rd8578, %rd9353;
	ld.shared.u8 	%r7291, [%rd9354];
	mul.wide.u32 	%rd9355, %r7291, 4;
	add.s64 	%rd9356, %rd8696, %rd9355;
	bfe.u32 	%r7292, %r7012, 16, 8;
	mul.wide.u32 	%rd9357, %r7292, 4;
	add.s64 	%rd9358, %rd8578, %rd9357;
	ld.shared.u8 	%r7293, [%rd9358];
	mul.wide.u32 	%rd9359, %r7293, 4;
	add.s64 	%rd9360, %rd8701, %rd9359;
	ld.shared.u32 	%r7294, [%rd9360];
	ld.shared.u32 	%r7295, [%rd9356];
	xor.b32  	%r7296, %r7294, %r7295;
	bfe.u32 	%r7297, %r7012, 8, 8;
	mul.wide.u32 	%rd9361, %r7297, 4;
	add.s64 	%rd9362, %rd8578, %rd9361;
	ld.shared.u8 	%r7298, [%rd9362];
	mul.wide.u32 	%rd9363, %r7298, 4;
	add.s64 	%rd9364, %rd8706, %rd9363;
	ld.shared.u32 	%r7299, [%rd9364];
	xor.b32  	%r7300, %r7296, %r7299;
	and.b32  	%r7301, %r7012, 255;
	mul.wide.u32 	%rd9365, %r7301, 4;
	add.s64 	%rd9366, %rd8578, %rd9365;
	ld.shared.u8 	%r7302, [%rd9366];
	mul.wide.u32 	%rd9367, %r7302, 4;
	add.s64 	%rd9368, %rd8711, %rd9367;
	ld.shared.u32 	%r7303, [%rd9368];
	xor.b32  	%r7304, %r7300, %r7303;
	st.local.u32 	[%rd130+176], %r7304;
	shr.u32 	%r7306, %r7013, 24;
	mul.wide.u32 	%rd9369, %r7306, 4;
	add.s64 	%rd9370, %rd8578, %rd9369;
	ld.shared.u8 	%r7307, [%rd9370];
	mul.wide.u32 	%rd9371, %r7307, 4;
	add.s64 	%rd9372, %rd8696, %rd9371;
	bfe.u32 	%r7308, %r7013, 16, 8;
	mul.wide.u32 	%rd9373, %r7308, 4;
	add.s64 	%rd9374, %rd8578, %rd9373;
	ld.shared.u8 	%r7309, [%rd9374];
	mul.wide.u32 	%rd9375, %r7309, 4;
	add.s64 	%rd9376, %rd8701, %rd9375;
	ld.shared.u32 	%r7310, [%rd9376];
	ld.shared.u32 	%r7311, [%rd9372];
	xor.b32  	%r7312, %r7310, %r7311;
	bfe.u32 	%r7313, %r7013, 8, 8;
	mul.wide.u32 	%rd9377, %r7313, 4;
	add.s64 	%rd9378, %rd8578, %rd9377;
	ld.shared.u8 	%r7314, [%rd9378];
	mul.wide.u32 	%rd9379, %r7314, 4;
	add.s64 	%rd9380, %rd8706, %rd9379;
	ld.shared.u32 	%r7315, [%rd9380];
	xor.b32  	%r7316, %r7312, %r7315;
	and.b32  	%r7317, %r7013, 255;
	mul.wide.u32 	%rd9381, %r7317, 4;
	add.s64 	%rd9382, %rd8578, %rd9381;
	ld.shared.u8 	%r7318, [%rd9382];
	mul.wide.u32 	%rd9383, %r7318, 4;
	add.s64 	%rd9384, %rd8711, %rd9383;
	ld.shared.u32 	%r7319, [%rd9384];
	xor.b32  	%r7320, %r7316, %r7319;
	st.local.u32 	[%rd130+180], %r7320;
	shr.u32 	%r7322, %r7014, 24;
	mul.wide.u32 	%rd9385, %r7322, 4;
	add.s64 	%rd9386, %rd8578, %rd9385;
	ld.shared.u8 	%r7323, [%rd9386];
	mul.wide.u32 	%rd9387, %r7323, 4;
	add.s64 	%rd9388, %rd8696, %rd9387;
	bfe.u32 	%r7324, %r7014, 16, 8;
	mul.wide.u32 	%rd9389, %r7324, 4;
	add.s64 	%rd9390, %rd8578, %rd9389;
	ld.shared.u8 	%r7325, [%rd9390];
	mul.wide.u32 	%rd9391, %r7325, 4;
	add.s64 	%rd9392, %rd8701, %rd9391;
	ld.shared.u32 	%r7326, [%rd9392];
	ld.shared.u32 	%r7327, [%rd9388];
	xor.b32  	%r7328, %r7326, %r7327;
	bfe.u32 	%r7329, %r7014, 8, 8;
	mul.wide.u32 	%rd9393, %r7329, 4;
	add.s64 	%rd9394, %rd8578, %rd9393;
	ld.shared.u8 	%r7330, [%rd9394];
	mul.wide.u32 	%rd9395, %r7330, 4;
	add.s64 	%rd9396, %rd8706, %rd9395;
	ld.shared.u32 	%r7331, [%rd9396];
	xor.b32  	%r7332, %r7328, %r7331;
	and.b32  	%r7333, %r7014, 255;
	mul.wide.u32 	%rd9397, %r7333, 4;
	add.s64 	%rd9398, %rd8578, %rd9397;
	ld.shared.u8 	%r7334, [%rd9398];
	mul.wide.u32 	%rd9399, %r7334, 4;
	add.s64 	%rd9400, %rd8711, %rd9399;
	ld.shared.u32 	%r7335, [%rd9400];
	xor.b32  	%r7336, %r7332, %r7335;
	st.local.u32 	[%rd130+184], %r7336;
	shr.u32 	%r7338, %r7015, 24;
	mul.wide.u32 	%rd9401, %r7338, 4;
	add.s64 	%rd9402, %rd8578, %rd9401;
	ld.shared.u8 	%r7339, [%rd9402];
	mul.wide.u32 	%rd9403, %r7339, 4;
	add.s64 	%rd9404, %rd8696, %rd9403;
	bfe.u32 	%r7340, %r7015, 16, 8;
	mul.wide.u32 	%rd9405, %r7340, 4;
	add.s64 	%rd9406, %rd8578, %rd9405;
	ld.shared.u8 	%r7341, [%rd9406];
	mul.wide.u32 	%rd9407, %r7341, 4;
	add.s64 	%rd9408, %rd8701, %rd9407;
	ld.shared.u32 	%r7342, [%rd9408];
	ld.shared.u32 	%r7343, [%rd9404];
	xor.b32  	%r7344, %r7342, %r7343;
	bfe.u32 	%r7345, %r7015, 8, 8;
	mul.wide.u32 	%rd9409, %r7345, 4;
	add.s64 	%rd9410, %rd8578, %rd9409;
	ld.shared.u8 	%r7346, [%rd9410];
	mul.wide.u32 	%rd9411, %r7346, 4;
	add.s64 	%rd9412, %rd8706, %rd9411;
	ld.shared.u32 	%r7347, [%rd9412];
	xor.b32  	%r7348, %r7344, %r7347;
	and.b32  	%r7349, %r7015, 255;
	mul.wide.u32 	%rd9413, %r7349, 4;
	add.s64 	%rd9414, %rd8578, %rd9413;
	ld.shared.u8 	%r7350, [%rd9414];
	mul.wide.u32 	%rd9415, %r7350, 4;
	add.s64 	%rd9416, %rd8711, %rd9415;
	ld.shared.u32 	%r7351, [%rd9416];
	xor.b32  	%r7352, %r7348, %r7351;
	st.local.u32 	[%rd130+188], %r7352;
	shr.u32 	%r7354, %r7016, 24;
	mul.wide.u32 	%rd9417, %r7354, 4;
	add.s64 	%rd9418, %rd8578, %rd9417;
	ld.shared.u8 	%r7355, [%rd9418];
	mul.wide.u32 	%rd9419, %r7355, 4;
	add.s64 	%rd9420, %rd8696, %rd9419;
	bfe.u32 	%r7356, %r7016, 16, 8;
	mul.wide.u32 	%rd9421, %r7356, 4;
	add.s64 	%rd9422, %rd8578, %rd9421;
	ld.shared.u8 	%r7357, [%rd9422];
	mul.wide.u32 	%rd9423, %r7357, 4;
	add.s64 	%rd9424, %rd8701, %rd9423;
	ld.shared.u32 	%r7358, [%rd9424];
	ld.shared.u32 	%r7359, [%rd9420];
	xor.b32  	%r7360, %r7358, %r7359;
	bfe.u32 	%r7361, %r7016, 8, 8;
	mul.wide.u32 	%rd9425, %r7361, 4;
	add.s64 	%rd9426, %rd8578, %rd9425;
	ld.shared.u8 	%r7362, [%rd9426];
	mul.wide.u32 	%rd9427, %r7362, 4;
	add.s64 	%rd9428, %rd8706, %rd9427;
	ld.shared.u32 	%r7363, [%rd9428];
	xor.b32  	%r7364, %r7360, %r7363;
	and.b32  	%r7365, %r7016, 255;
	mul.wide.u32 	%rd9429, %r7365, 4;
	add.s64 	%rd9430, %rd8578, %rd9429;
	ld.shared.u8 	%r7366, [%rd9430];
	mul.wide.u32 	%rd9431, %r7366, 4;
	add.s64 	%rd9432, %rd8711, %rd9431;
	ld.shared.u32 	%r7367, [%rd9432];
	xor.b32  	%r7368, %r7364, %r7367;
	st.local.u32 	[%rd130+192], %r7368;
	ld.local.v2.u32 	{%r7369, %r7370}, [%rd130+196];
	shr.u32 	%r7372, %r7369, 24;
	mul.wide.u32 	%rd9433, %r7372, 4;
	add.s64 	%rd9434, %rd8578, %rd9433;
	ld.shared.u8 	%r7373, [%rd9434];
	mul.wide.u32 	%rd9435, %r7373, 4;
	add.s64 	%rd9436, %rd8696, %rd9435;
	bfe.u32 	%r7374, %r7369, 16, 8;
	mul.wide.u32 	%rd9437, %r7374, 4;
	add.s64 	%rd9438, %rd8578, %rd9437;
	ld.shared.u8 	%r7375, [%rd9438];
	mul.wide.u32 	%rd9439, %r7375, 4;
	add.s64 	%rd9440, %rd8701, %rd9439;
	ld.shared.u32 	%r7376, [%rd9440];
	ld.shared.u32 	%r7377, [%rd9436];
	xor.b32  	%r7378, %r7376, %r7377;
	bfe.u32 	%r7379, %r7369, 8, 8;
	mul.wide.u32 	%rd9441, %r7379, 4;
	add.s64 	%rd9442, %rd8578, %rd9441;
	ld.shared.u8 	%r7380, [%rd9442];
	mul.wide.u32 	%rd9443, %r7380, 4;
	add.s64 	%rd9444, %rd8706, %rd9443;
	ld.shared.u32 	%r7381, [%rd9444];
	xor.b32  	%r7382, %r7378, %r7381;
	and.b32  	%r7383, %r7369, 255;
	mul.wide.u32 	%rd9445, %r7383, 4;
	add.s64 	%rd9446, %rd8578, %rd9445;
	ld.shared.u8 	%r7384, [%rd9446];
	mul.wide.u32 	%rd9447, %r7384, 4;
	add.s64 	%rd9448, %rd8711, %rd9447;
	ld.shared.u32 	%r7385, [%rd9448];
	xor.b32  	%r7386, %r7382, %r7385;
	ld.local.v4.u32 	{%r7387, %r7388, %r7389, %r7390}, [%rd130+204];
	ld.local.u32 	%r7391, [%rd130];
	ld.local.v2.u32 	{%r7392, %r7393}, [%rd130+4];
	st.local.u32 	[%rd130+196], %r7386;
	shr.u32 	%r7395, %r7370, 24;
	mul.wide.u32 	%rd9449, %r7395, 4;
	add.s64 	%rd9450, %rd8578, %rd9449;
	ld.shared.u8 	%r7396, [%rd9450];
	mul.wide.u32 	%rd9451, %r7396, 4;
	add.s64 	%rd9452, %rd8696, %rd9451;
	bfe.u32 	%r7397, %r7370, 16, 8;
	mul.wide.u32 	%rd9453, %r7397, 4;
	add.s64 	%rd9454, %rd8578, %rd9453;
	ld.shared.u8 	%r7398, [%rd9454];
	mul.wide.u32 	%rd9455, %r7398, 4;
	add.s64 	%rd9456, %rd8701, %rd9455;
	ld.shared.u32 	%r7399, [%rd9456];
	ld.shared.u32 	%r7400, [%rd9452];
	xor.b32  	%r7401, %r7399, %r7400;
	bfe.u32 	%r7402, %r7370, 8, 8;
	mul.wide.u32 	%rd9457, %r7402, 4;
	add.s64 	%rd9458, %rd8578, %rd9457;
	ld.shared.u8 	%r7403, [%rd9458];
	mul.wide.u32 	%rd9459, %r7403, 4;
	add.s64 	%rd9460, %rd8706, %rd9459;
	ld.shared.u32 	%r7404, [%rd9460];
	xor.b32  	%r7405, %r7401, %r7404;
	and.b32  	%r7406, %r7370, 255;
	mul.wide.u32 	%rd9461, %r7406, 4;
	add.s64 	%rd9462, %rd8578, %rd9461;
	ld.shared.u8 	%r7407, [%rd9462];
	mul.wide.u32 	%rd9463, %r7407, 4;
	add.s64 	%rd9464, %rd8711, %rd9463;
	ld.shared.u32 	%r7408, [%rd9464];
	xor.b32  	%r7409, %r7405, %r7408;
	st.local.u32 	[%rd130+200], %r7409;
	shr.u32 	%r7411, %r7387, 24;
	mul.wide.u32 	%rd9465, %r7411, 4;
	add.s64 	%rd9466, %rd8578, %rd9465;
	ld.shared.u8 	%r7412, [%rd9466];
	mul.wide.u32 	%rd9467, %r7412, 4;
	add.s64 	%rd9468, %rd8696, %rd9467;
	bfe.u32 	%r7413, %r7387, 16, 8;
	mul.wide.u32 	%rd9469, %r7413, 4;
	add.s64 	%rd9470, %rd8578, %rd9469;
	ld.shared.u8 	%r7414, [%rd9470];
	mul.wide.u32 	%rd9471, %r7414, 4;
	add.s64 	%rd9472, %rd8701, %rd9471;
	ld.shared.u32 	%r7415, [%rd9472];
	ld.shared.u32 	%r7416, [%rd9468];
	xor.b32  	%r7417, %r7415, %r7416;
	bfe.u32 	%r7418, %r7387, 8, 8;
	mul.wide.u32 	%rd9473, %r7418, 4;
	add.s64 	%rd9474, %rd8578, %rd9473;
	ld.shared.u8 	%r7419, [%rd9474];
	mul.wide.u32 	%rd9475, %r7419, 4;
	add.s64 	%rd9476, %rd8706, %rd9475;
	ld.shared.u32 	%r7420, [%rd9476];
	xor.b32  	%r7421, %r7417, %r7420;
	and.b32  	%r7422, %r7387, 255;
	mul.wide.u32 	%rd9477, %r7422, 4;
	add.s64 	%rd9478, %rd8578, %rd9477;
	ld.shared.u8 	%r7423, [%rd9478];
	mul.wide.u32 	%rd9479, %r7423, 4;
	add.s64 	%rd9480, %rd8711, %rd9479;
	ld.shared.u32 	%r7424, [%rd9480];
	xor.b32  	%r7425, %r7421, %r7424;
	st.local.u32 	[%rd130+204], %r7425;
	shr.u32 	%r7427, %r7388, 24;
	mul.wide.u32 	%rd9481, %r7427, 4;
	add.s64 	%rd9482, %rd8578, %rd9481;
	ld.shared.u8 	%r7428, [%rd9482];
	mul.wide.u32 	%rd9483, %r7428, 4;
	add.s64 	%rd9484, %rd8696, %rd9483;
	bfe.u32 	%r7429, %r7388, 16, 8;
	mul.wide.u32 	%rd9485, %r7429, 4;
	add.s64 	%rd9486, %rd8578, %rd9485;
	ld.shared.u8 	%r7430, [%rd9486];
	mul.wide.u32 	%rd9487, %r7430, 4;
	add.s64 	%rd9488, %rd8701, %rd9487;
	ld.shared.u32 	%r7431, [%rd9488];
	ld.shared.u32 	%r7432, [%rd9484];
	xor.b32  	%r7433, %r7431, %r7432;
	bfe.u32 	%r7434, %r7388, 8, 8;
	mul.wide.u32 	%rd9489, %r7434, 4;
	add.s64 	%rd9490, %rd8578, %rd9489;
	ld.shared.u8 	%r7435, [%rd9490];
	mul.wide.u32 	%rd9491, %r7435, 4;
	add.s64 	%rd9492, %rd8706, %rd9491;
	ld.shared.u32 	%r7436, [%rd9492];
	xor.b32  	%r7437, %r7433, %r7436;
	and.b32  	%r7438, %r7388, 255;
	mul.wide.u32 	%rd9493, %r7438, 4;
	add.s64 	%rd9494, %rd8578, %rd9493;
	ld.shared.u8 	%r7439, [%rd9494];
	mul.wide.u32 	%rd9495, %r7439, 4;
	add.s64 	%rd9496, %rd8711, %rd9495;
	ld.shared.u32 	%r7440, [%rd9496];
	xor.b32  	%r7441, %r7437, %r7440;
	st.local.u32 	[%rd130+208], %r7441;
	shr.u32 	%r7443, %r7389, 24;
	mul.wide.u32 	%rd9497, %r7443, 4;
	add.s64 	%rd9498, %rd8578, %rd9497;
	ld.shared.u8 	%r7444, [%rd9498];
	mul.wide.u32 	%rd9499, %r7444, 4;
	add.s64 	%rd9500, %rd8696, %rd9499;
	bfe.u32 	%r7445, %r7389, 16, 8;
	mul.wide.u32 	%rd9501, %r7445, 4;
	add.s64 	%rd9502, %rd8578, %rd9501;
	ld.shared.u8 	%r7446, [%rd9502];
	mul.wide.u32 	%rd9503, %r7446, 4;
	add.s64 	%rd9504, %rd8701, %rd9503;
	ld.shared.u32 	%r7447, [%rd9504];
	ld.shared.u32 	%r7448, [%rd9500];
	xor.b32  	%r7449, %r7447, %r7448;
	bfe.u32 	%r7450, %r7389, 8, 8;
	mul.wide.u32 	%rd9505, %r7450, 4;
	add.s64 	%rd9506, %rd8578, %rd9505;
	ld.shared.u8 	%r7451, [%rd9506];
	mul.wide.u32 	%rd9507, %r7451, 4;
	add.s64 	%rd9508, %rd8706, %rd9507;
	ld.shared.u32 	%r7452, [%rd9508];
	xor.b32  	%r7453, %r7449, %r7452;
	and.b32  	%r7454, %r7389, 255;
	mul.wide.u32 	%rd9509, %r7454, 4;
	add.s64 	%rd9510, %rd8578, %rd9509;
	ld.shared.u8 	%r7455, [%rd9510];
	mul.wide.u32 	%rd9511, %r7455, 4;
	add.s64 	%rd9512, %rd8711, %rd9511;
	ld.shared.u32 	%r7456, [%rd9512];
	xor.b32  	%r7457, %r7453, %r7456;
	st.local.u32 	[%rd130+212], %r7457;
	shr.u32 	%r7459, %r7390, 24;
	mul.wide.u32 	%rd9513, %r7459, 4;
	add.s64 	%rd9514, %rd8578, %rd9513;
	ld.shared.u8 	%r7460, [%rd9514];
	mul.wide.u32 	%rd9515, %r7460, 4;
	add.s64 	%rd9516, %rd8696, %rd9515;
	bfe.u32 	%r7461, %r7390, 16, 8;
	mul.wide.u32 	%rd9517, %r7461, 4;
	add.s64 	%rd9518, %rd8578, %rd9517;
	ld.shared.u8 	%r7462, [%rd9518];
	mul.wide.u32 	%rd9519, %r7462, 4;
	add.s64 	%rd9520, %rd8701, %rd9519;
	ld.shared.u32 	%r7463, [%rd9520];
	ld.shared.u32 	%r7464, [%rd9516];
	xor.b32  	%r7465, %r7463, %r7464;
	bfe.u32 	%r7466, %r7390, 8, 8;
	mul.wide.u32 	%rd9521, %r7466, 4;
	add.s64 	%rd9522, %rd8578, %rd9521;
	ld.shared.u8 	%r7467, [%rd9522];
	mul.wide.u32 	%rd9523, %r7467, 4;
	add.s64 	%rd9524, %rd8706, %rd9523;
	ld.shared.u32 	%r7468, [%rd9524];
	xor.b32  	%r7469, %r7465, %r7468;
	and.b32  	%r7470, %r7390, 255;
	mul.wide.u32 	%rd9525, %r7470, 4;
	add.s64 	%rd9526, %rd8578, %rd9525;
	ld.shared.u8 	%r7471, [%rd9526];
	mul.wide.u32 	%rd9527, %r7471, 4;
	add.s64 	%rd9528, %rd8711, %rd9527;
	ld.shared.u32 	%r7472, [%rd9528];
	xor.b32  	%r7473, %r7469, %r7472;
	st.local.u32 	[%rd130+216], %r7473;
	cvt.u64.u32	%rd131, %r10089;
	mul.wide.u32 	%rd9529, %r10089, 48;
	add.s64 	%rd9530, %rd12708, %rd9529;
	ld.global.u32 	%r6571, [%rd9530];
	ld.global.u32 	%r6573, [%rd9530+4];
	ld.global.u32 	%r6575, [%rd9530+8];
	ld.global.u32 	%r6577, [%rd9530+12];
	// inline asm
	prmt.b32 %r6570, %r6571, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r6572, %r6573, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r6574, %r6575, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r6576, %r6577, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r6578, %r6570, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r6580, %r6572, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r6582, %r6574, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r6584, %r6576, 0, 0x0123;
	// inline asm
	ld.local.u32 	%r7474, [%rd12976];
	xor.b32  	%r10141, %r7474, %r6578;
	xor.b32  	%r10142, %r7391, %r6580;
	xor.b32  	%r10143, %r7392, %r6582;
	xor.b32  	%r10144, %r7393, %r6584;
	mov.u32 	%r10145, 4;
	bra.uni 	BB7_9;

BB7_42:
	shl.b64 	%rd12634, %rd132, 2;
	add.s64 	%rd12636, %rd8696, %rd12634;
	shl.b64 	%rd12637, %rd133, 2;
	add.s64 	%rd12639, %rd8701, %rd12637;
	ld.shared.u32 	%r10054, [%rd12639];
	ld.shared.u32 	%r10055, [%rd12636];
	xor.b32  	%r10056, %r10054, %r10055;
	shl.b64 	%rd12640, %rd134, 2;
	add.s64 	%rd12642, %rd8706, %rd12640;
	ld.shared.u32 	%r10057, [%rd12642];
	xor.b32  	%r10058, %r10056, %r10057;
	shl.b64 	%rd12643, %rd135, 2;
	add.s64 	%rd12645, %rd8711, %rd12643;
	ld.shared.u32 	%r10059, [%rd12645];
	xor.b32  	%r10060, %r10058, %r10059;
	mul.wide.s32 	%rd12646, %r10145, 4;
	add.s64 	%rd12647, %rd12976, %rd12646;
	ld.local.u32 	%r10061, [%rd12647];
	xor.b32  	%r10141, %r10060, %r10061;
	shl.b64 	%rd12648, %rd137, 2;
	add.s64 	%rd12649, %rd8701, %rd12648;
	ld.shared.u32 	%r10062, [%rd12649];
	shl.b64 	%rd12650, %rd136, 2;
	add.s64 	%rd12651, %rd8696, %rd12650;
	ld.shared.u32 	%r10063, [%rd12651];
	xor.b32  	%r10064, %r10062, %r10063;
	shl.b64 	%rd12652, %rd138, 2;
	add.s64 	%rd12653, %rd8706, %rd12652;
	ld.shared.u32 	%r10065, [%rd12653];
	xor.b32  	%r10066, %r10064, %r10065;
	shl.b64 	%rd12654, %rd139, 2;
	add.s64 	%rd12655, %rd8711, %rd12654;
	ld.shared.u32 	%r10067, [%rd12655];
	xor.b32  	%r10068, %r10066, %r10067;
	add.s32 	%r10069, %r10145, 1;
	mul.wide.s32 	%rd12656, %r10069, 4;
	add.s64 	%rd12657, %rd12976, %rd12656;
	ld.local.u32 	%r10070, [%rd12657];
	xor.b32  	%r10142, %r10068, %r10070;
	shl.b64 	%rd12658, %rd141, 2;
	add.s64 	%rd12659, %rd8701, %rd12658;
	ld.shared.u32 	%r10071, [%rd12659];
	shl.b64 	%rd12660, %rd140, 2;
	add.s64 	%rd12661, %rd8696, %rd12660;
	ld.shared.u32 	%r10072, [%rd12661];
	xor.b32  	%r10073, %r10071, %r10072;
	shl.b64 	%rd12662, %rd142, 2;
	add.s64 	%rd12663, %rd8706, %rd12662;
	ld.shared.u32 	%r10074, [%rd12663];
	xor.b32  	%r10075, %r10073, %r10074;
	shl.b64 	%rd12664, %rd143, 2;
	add.s64 	%rd12665, %rd8711, %rd12664;
	ld.shared.u32 	%r10076, [%rd12665];
	xor.b32  	%r10077, %r10075, %r10076;
	add.s32 	%r10078, %r10145, 2;
	mul.wide.s32 	%rd12666, %r10078, 4;
	add.s64 	%rd12667, %rd12976, %rd12666;
	ld.local.u32 	%r10079, [%rd12667];
	xor.b32  	%r10143, %r10077, %r10079;
	shl.b64 	%rd12668, %rd145, 2;
	add.s64 	%rd12669, %rd8701, %rd12668;
	ld.shared.u32 	%r10080, [%rd12669];
	shl.b64 	%rd12670, %rd144, 2;
	add.s64 	%rd12671, %rd8696, %rd12670;
	ld.shared.u32 	%r10081, [%rd12671];
	xor.b32  	%r10082, %r10080, %r10081;
	shl.b64 	%rd12672, %rd146, 2;
	add.s64 	%rd12673, %rd8706, %rd12672;
	ld.shared.u32 	%r10083, [%rd12673];
	xor.b32  	%r10084, %r10082, %r10083;
	shl.b64 	%rd12674, %rd147, 2;
	add.s64 	%rd12675, %rd8711, %rd12674;
	ld.shared.u32 	%r10085, [%rd12675];
	xor.b32  	%r10086, %r10084, %r10085;
	add.s32 	%r10087, %r10145, 3;
	mul.wide.s32 	%rd12676, %r10087, 4;
	add.s64 	%rd12677, %rd12976, %rd12676;
	ld.local.u32 	%r10088, [%rd12677];
	xor.b32  	%r10144, %r10086, %r10088;
	add.s32 	%r10145, %r10145, 4;

BB7_9:
	mov.b32	{%rs1, %rs2}, %r10141;
	shr.u16 	%rs3, %rs2, 8;
	cvt.u64.u16	%rd132, %rs3;
	mov.b32	{%rs4, %rs5}, %r10144;
	cvt.u64.u16	%rd9531, %rs5;
	and.b64  	%rd133, %rd9531, 255;
	mov.b32	{%rs6, %rs7}, %r10143;
	shr.u16 	%rs8, %rs6, 8;
	cvt.u64.u16	%rd134, %rs8;
	mov.b32	{%rs9, %rs10}, %r10142;
	cvt.u64.u16	%rd9532, %rs9;
	and.b64  	%rd135, %rd9532, 255;
	shr.u16 	%rs11, %rs10, 8;
	cvt.u64.u16	%rd136, %rs11;
	cvt.u64.u16	%rd9533, %rs2;
	and.b64  	%rd137, %rd9533, 255;
	shr.u16 	%rs12, %rs4, 8;
	cvt.u64.u16	%rd138, %rs12;
	cvt.u64.u16	%rd9534, %rs6;
	and.b64  	%rd139, %rd9534, 255;
	shr.u16 	%rs13, %rs7, 8;
	cvt.u64.u16	%rd140, %rs13;
	cvt.u64.u16	%rd9535, %rs10;
	and.b64  	%rd141, %rd9535, 255;
	shr.u16 	%rs14, %rs1, 8;
	cvt.u64.u16	%rd142, %rs14;
	cvt.u64.u16	%rd9536, %rs4;
	and.b64  	%rd143, %rd9536, 255;
	shr.u16 	%rs15, %rs5, 8;
	cvt.u64.u16	%rd144, %rs15;
	cvt.u64.u16	%rd9537, %rs7;
	and.b64  	%rd145, %rd9537, 255;
	shr.u16 	%rs16, %rs9, 8;
	cvt.u64.u16	%rd146, %rs16;
	cvt.u64.u16	%rd9538, %rs1;
	and.b64  	%rd147, %rd9538, 255;
	setp.lt.s32	%p18, %r10145, 56;
	@%p18 bra 	BB7_42;

	ld.const.u64 	%rd12963, [k_sha512+632];
	add.u64 	%rd12962, %SP, 0;
	cvta.to.local.u64 	%rd12961, %rd12962;
	ld.const.u64 	%rd12953, [k_sha512+624];
	ld.const.u64 	%rd12952, [k_sha512+616];
	ld.const.u64 	%rd12951, [k_sha512+608];
	ld.const.u64 	%rd12950, [k_sha512+600];
	ld.const.u64 	%rd12938, [k_sha512+592];
	ld.const.u64 	%rd12937, [k_sha512+584];
	ld.const.u64 	%rd12936, [k_sha512+576];
	ld.const.u64 	%rd12935, [k_sha512+568];
	ld.const.u64 	%rd12934, [k_sha512+560];
	ld.const.u64 	%rd12933, [k_sha512+552];
	ld.const.u64 	%rd12932, [k_sha512+544];
	ld.const.u64 	%rd12910, [k_sha512+536];
	ld.const.u64 	%rd12909, [k_sha512+528];
	ld.const.u64 	%rd12908, [k_sha512+520];
	ld.const.u64 	%rd12907, [k_sha512+512];
	ld.const.u64 	%rd12906, [k_sha512+504];
	ld.const.u64 	%rd12905, [k_sha512+496];
	ld.const.u64 	%rd12904, [k_sha512+488];
	ld.const.u64 	%rd12903, [k_sha512+480];
	ld.const.u64 	%rd12902, [k_sha512+472];
	ld.const.u64 	%rd12901, [k_sha512+464];
	ld.const.u64 	%rd12900, [k_sha512+456];
	ld.const.u64 	%rd12899, [k_sha512+448];
	ld.const.u64 	%rd12898, [k_sha512+440];
	ld.const.u64 	%rd12897, [k_sha512+432];
	ld.const.u64 	%rd12854, [k_sha512+216];
	ld.const.u64 	%rd12853, [k_sha512+208];
	ld.const.u64 	%rd12852, [k_sha512+200];
	ld.const.u64 	%rd12851, [k_sha512+192];
	ld.const.u64 	%rd12850, [k_sha512+184];
	ld.const.u64 	%rd12849, [k_sha512+176];
	ld.const.u64 	%rd12848, [k_sha512+168];
	ld.const.u64 	%rd12847, [k_sha512+160];
	ld.const.u64 	%rd12846, [k_sha512+152];
	ld.const.u64 	%rd12845, [k_sha512+144];
	ld.const.u64 	%rd12844, [k_sha512+136];
	ld.const.u64 	%rd12843, [k_sha512+128];
	ld.const.u64 	%rd12842, [k_sha512+120];
	ld.const.u64 	%rd12841, [k_sha512+112];
	ld.const.u64 	%rd12840, [k_sha512+104];
	ld.const.u64 	%rd12839, [k_sha512+96];
	ld.const.u64 	%rd12838, [k_sha512+88];
	ld.const.u64 	%rd12837, [k_sha512+80];
	ld.const.u64 	%rd12836, [k_sha512+72];
	ld.const.u64 	%rd12835, [k_sha512+64];
	ld.const.u64 	%rd12834, [k_sha512+56];
	ld.const.u64 	%rd12833, [k_sha512+48];
	ld.const.u64 	%rd12832, [k_sha512+40];
	ld.const.u64 	%rd12831, [k_sha512+32];
	ld.const.u64 	%rd12830, [k_sha512+24];
	ld.const.u64 	%rd12829, [k_sha512+16];
	ld.const.u64 	%rd12828, [k_sha512+8];
	ld.const.u64 	%rd12827, [k_sha512];
	mov.u32 	%r10091, 12816;
	mov.u64 	%rd12759, 6620516959819538809;
	mov.u64 	%rd12758, 2270897969802886507;
	mov.u64 	%rd12757, -7276294671716946913;
	mov.u64 	%rd12756, 5840696475078001361;
	mov.u64 	%rd12755, -6534734903238641935;
	mov.u64 	%rd12754, 4354685564936845355;
	mov.u64 	%rd12753, -4942790177534073029;
	mov.u64 	%rd12752, 7640891576956012808;
	ld.param.u64 	%rd12751, [m09600_comp_param_17];
	ld.param.u32 	%r10090, [m09600_comp_param_27];
	ld.const.u64 	%rd12750, [k_sha512+424];
	ld.const.u64 	%rd12749, [k_sha512+416];
	ld.const.u64 	%rd12748, [k_sha512+408];
	ld.const.u64 	%rd12747, [k_sha512+400];
	ld.const.u64 	%rd12746, [k_sha512+392];
	ld.const.u64 	%rd12745, [k_sha512+384];
	ld.const.u64 	%rd12744, [k_sha512+376];
	ld.const.u64 	%rd12743, [k_sha512+368];
	ld.const.u64 	%rd12742, [k_sha512+360];
	ld.const.u64 	%rd12741, [k_sha512+352];
	ld.const.u64 	%rd12740, [k_sha512+344];
	ld.const.u64 	%rd12739, [k_sha512+336];
	ld.const.u64 	%rd12738, [k_sha512+328];
	ld.const.u64 	%rd12737, [k_sha512+320];
	ld.const.u64 	%rd12736, [k_sha512+312];
	ld.const.u64 	%rd12735, [k_sha512+304];
	ld.const.u64 	%rd12734, [k_sha512+296];
	ld.const.u64 	%rd12733, [k_sha512+288];
	ld.const.u64 	%rd12732, [k_sha512+280];
	ld.const.u64 	%rd12731, [k_sha512+272];
	ld.const.u64 	%rd12730, [k_sha512+264];
	ld.const.u64 	%rd12729, [k_sha512+256];
	ld.const.u64 	%rd12728, [k_sha512+248];
	ld.const.u64 	%rd12727, [k_sha512+240];
	ld.const.u64 	%rd12726, [k_sha512+232];
	ld.const.u64 	%rd12725, [k_sha512+224];
	add.u64 	%rd12724, %SP, 208;
	cvta.to.local.u64 	%rd12723, %rd12724;
	add.u64 	%rd12722, %SP, 224;
	cvta.to.local.u64 	%rd12721, %rd12722;
	add.u64 	%rd12720, %SP, 240;
	cvta.to.local.u64 	%rd12719, %rd12720;
	add.u64 	%rd12718, %SP, 256;
	cvta.to.local.u64 	%rd12717, %rd12718;
	add.u64 	%rd12716, %SP, 272;
	cvta.to.local.u64 	%rd12715, %rd12716;
	add.u64 	%rd12714, %SP, 288;
	cvta.to.local.u64 	%rd12713, %rd12714;
	add.u64 	%rd12712, %SP, 304;
	cvta.to.local.u64 	%rd12711, %rd12712;
	add.u64 	%rd12710, %SP, 320;
	cvta.to.local.u64 	%rd12709, %rd12710;
	shl.b64 	%rd9539, %rd132, 2;
	mov.u64 	%rd9540, m09600_comp$s_td4;
	add.s64 	%rd9541, %rd9540, %rd9539;
	ld.shared.u32 	%r7670, [%rd9541];
	and.b32  	%r7671, %r7670, -16777216;
	shl.b64 	%rd9542, %rd133, 2;
	add.s64 	%rd9543, %rd9540, %rd9542;
	ld.shared.u32 	%r7672, [%rd9543];
	and.b32  	%r7673, %r7672, 16711680;
	or.b32  	%r7674, %r7673, %r7671;
	shl.b64 	%rd9544, %rd134, 2;
	add.s64 	%rd9545, %rd9540, %rd9544;
	ld.shared.u32 	%r7675, [%rd9545];
	and.b32  	%r7676, %r7675, 65280;
	or.b32  	%r7677, %r7674, %r7676;
	shl.b64 	%rd9546, %rd135, 2;
	add.s64 	%rd9547, %rd9540, %rd9546;
	ld.shared.u8 	%r7678, [%rd9547];
	or.b32  	%r7679, %r7677, %r7678;
	ld.local.v4.u32 	{%r7680, %r7681, %r7682, %r7683}, [%rd130+220];
	xor.b32  	%r7478, %r7679, %r7680;
	shl.b64 	%rd9548, %rd136, 2;
	add.s64 	%rd9549, %rd9540, %rd9548;
	ld.shared.u32 	%r7685, [%rd9549];
	and.b32  	%r7686, %r7685, -16777216;
	shl.b64 	%rd9550, %rd137, 2;
	add.s64 	%rd9551, %rd9540, %rd9550;
	ld.shared.u32 	%r7687, [%rd9551];
	and.b32  	%r7688, %r7687, 16711680;
	or.b32  	%r7689, %r7688, %r7686;
	shl.b64 	%rd9552, %rd138, 2;
	add.s64 	%rd9553, %rd9540, %rd9552;
	ld.shared.u32 	%r7690, [%rd9553];
	and.b32  	%r7691, %r7690, 65280;
	or.b32  	%r7692, %r7689, %r7691;
	shl.b64 	%rd9554, %rd139, 2;
	add.s64 	%rd9555, %rd9540, %rd9554;
	ld.shared.u8 	%r7693, [%rd9555];
	or.b32  	%r7694, %r7692, %r7693;
	xor.b32  	%r7480, %r7694, %r7681;
	shl.b64 	%rd9556, %rd140, 2;
	add.s64 	%rd9557, %rd9540, %rd9556;
	ld.shared.u32 	%r7696, [%rd9557];
	and.b32  	%r7697, %r7696, -16777216;
	shl.b64 	%rd9558, %rd141, 2;
	add.s64 	%rd9559, %rd9540, %rd9558;
	ld.shared.u32 	%r7698, [%rd9559];
	and.b32  	%r7699, %r7698, 16711680;
	or.b32  	%r7700, %r7699, %r7697;
	shl.b64 	%rd9560, %rd142, 2;
	add.s64 	%rd9561, %rd9540, %rd9560;
	ld.shared.u32 	%r7701, [%rd9561];
	and.b32  	%r7702, %r7701, 65280;
	or.b32  	%r7703, %r7700, %r7702;
	shl.b64 	%rd9562, %rd143, 2;
	add.s64 	%rd9563, %rd9540, %rd9562;
	ld.shared.u8 	%r7704, [%rd9563];
	or.b32  	%r7705, %r7703, %r7704;
	xor.b32  	%r7482, %r7705, %r7682;
	shl.b64 	%rd9564, %rd144, 2;
	add.s64 	%rd9565, %rd9540, %rd9564;
	ld.shared.u32 	%r7707, [%rd9565];
	and.b32  	%r7708, %r7707, -16777216;
	shl.b64 	%rd9566, %rd145, 2;
	add.s64 	%rd9567, %rd9540, %rd9566;
	ld.shared.u32 	%r7709, [%rd9567];
	and.b32  	%r7710, %r7709, 16711680;
	or.b32  	%r7711, %r7710, %r7708;
	shl.b64 	%rd9568, %rd146, 2;
	add.s64 	%rd9569, %rd9540, %rd9568;
	ld.shared.u32 	%r7712, [%rd9569];
	and.b32  	%r7713, %r7712, 65280;
	or.b32  	%r7714, %r7711, %r7713;
	shl.b64 	%rd9570, %rd147, 2;
	add.s64 	%rd9571, %rd9540, %rd9570;
	ld.shared.u8 	%r7715, [%rd9571];
	or.b32  	%r7716, %r7714, %r7715;
	xor.b32  	%r7484, %r7716, %r7683;
	// inline asm
	prmt.b32 %r7477, %r7478, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7479, %r7480, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7481, %r7482, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7483, %r7484, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7485, %r7477, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7487, %r7479, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7489, %r7481, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7491, %r7483, 0, 0x0123;
	// inline asm
	mul.wide.u32 	%rd9572, %r10090, 564;
	add.s64 	%rd9573, %rd12751, %rd9572;
	ld.global.u32 	%r7718, [%rd9573];
	ld.global.u32 	%r7719, [%rd9573+4];
	ld.global.u32 	%r7720, [%rd9573+8];
	ld.global.u32 	%r7721, [%rd9573+12];
	xor.b32  	%r7606, %r7721, %r7491;
	xor.b32  	%r7610, %r7720, %r7489;
	xor.b32  	%r7614, %r7719, %r7487;
	xor.b32  	%r7618, %r7718, %r7485;
	st.local.v4.u32 	[%rd12723], {%r7618, %r7614, %r7610, %r7606};
	mov.u32 	%r10152, 0;
	st.local.v4.u32 	[%rd12721], {%r10152, %r10152, %r10152, %r10152};
	st.local.v4.u32 	[%rd12719], {%r10152, %r10152, %r10152, %r10152};
	st.local.v4.u32 	[%rd12717], {%r10152, %r10152, %r10152, %r10152};
	st.local.v4.u32 	[%rd12715], {%r10152, %r10152, %r10152, %r10152};
	st.local.v4.u32 	[%rd12713], {%r10152, %r10152, %r10152, %r10152};
	st.local.v4.u32 	[%rd12711], {%r10152, %r10152, %r10152, %r10152};
	st.local.v4.u32 	[%rd12709], {%r10152, %r10152, %r10152, %r10152};
	st.local.u64 	[%rd12961], %rd12752;
	st.local.u64 	[%rd12961+8], %rd12753;
	st.local.u64 	[%rd12961+16], %rd12754;
	st.local.u64 	[%rd12961+24], %rd12755;
	st.local.u64 	[%rd12961+32], %rd12756;
	st.local.u64 	[%rd12961+40], %rd12757;
	st.local.u64 	[%rd12961+48], %rd12758;
	st.local.u64 	[%rd12961+56], %rd12759;
	st.local.v2.u32 	[%rd12961+64], {%r10152, %r10152};
	st.local.v2.u32 	[%rd12961+72], {%r10152, %r10152};
	st.local.v2.u32 	[%rd12961+80], {%r10152, %r10152};
	st.local.v2.u32 	[%rd12961+88], {%r10152, %r10152};
	st.local.v2.u32 	[%rd12961+96], {%r10152, %r10152};
	st.local.v2.u32 	[%rd12961+104], {%r10152, %r10152};
	st.local.v2.u32 	[%rd12961+112], {%r10152, %r10152};
	st.local.v2.u32 	[%rd12961+120], {%r10152, %r10152};
	st.local.v2.u32 	[%rd12961+128], {%r10152, %r10152};
	st.local.v2.u32 	[%rd12961+136], {%r10152, %r10152};
	st.local.v2.u32 	[%rd12961+144], {%r10152, %r10152};
	st.local.v2.u32 	[%rd12961+152], {%r10152, %r10152};
	st.local.v2.u32 	[%rd12961+160], {%r10152, %r10152};
	st.local.v2.u32 	[%rd12961+168], {%r10152, %r10152};
	st.local.v2.u32 	[%rd12961+176], {%r10152, %r10152};
	st.local.v2.u32 	[%rd12961+184], {%r10152, %r10152};
	mov.u32 	%r7722, 16;
	st.local.u32 	[%rd12961+192], %r7722;
	// inline asm
	prmt.b32 %r7493, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12709+12], %r7493;
	// inline asm
	prmt.b32 %r7497, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12709+8], %r7497;
	// inline asm
	prmt.b32 %r7501, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12709+4], %r7501;
	// inline asm
	prmt.b32 %r7505, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12709], %r7505;
	// inline asm
	prmt.b32 %r7509, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12711+12], %r7509;
	// inline asm
	prmt.b32 %r7513, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12711+8], %r7513;
	// inline asm
	prmt.b32 %r7517, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12711+4], %r7517;
	// inline asm
	prmt.b32 %r7521, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12711], %r7521;
	// inline asm
	prmt.b32 %r7525, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12713+12], %r7525;
	// inline asm
	prmt.b32 %r7529, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12713+8], %r7529;
	// inline asm
	prmt.b32 %r7533, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12713+4], %r7533;
	// inline asm
	prmt.b32 %r7537, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12713], %r7537;
	// inline asm
	prmt.b32 %r7541, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12715+12], %r7541;
	// inline asm
	prmt.b32 %r7545, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12715+8], %r7545;
	// inline asm
	prmt.b32 %r7549, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12715+4], %r7549;
	// inline asm
	prmt.b32 %r7553, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12715], %r7553;
	// inline asm
	prmt.b32 %r7557, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12717+12], %r7557;
	// inline asm
	prmt.b32 %r7561, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12717+8], %r7561;
	// inline asm
	prmt.b32 %r7565, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12717+4], %r7565;
	// inline asm
	prmt.b32 %r7569, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12717], %r7569;
	// inline asm
	prmt.b32 %r7573, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12719+12], %r7573;
	// inline asm
	prmt.b32 %r7577, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12719+8], %r7577;
	// inline asm
	prmt.b32 %r7581, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12719+4], %r7581;
	// inline asm
	prmt.b32 %r7585, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12719], %r7585;
	// inline asm
	prmt.b32 %r7589, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12721+12], %r7589;
	// inline asm
	prmt.b32 %r7593, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12721+8], %r7593;
	// inline asm
	prmt.b32 %r7597, %r10152, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12721+4], %r7597;
	// inline asm
	prmt.b32 %r7601, %r10152, %r7606, %r10091;
	// inline asm
	st.local.u32 	[%rd12721], %r7601;
	// inline asm
	prmt.b32 %r7605, %r7606, %r7610, %r10091;
	// inline asm
	st.local.u32 	[%rd12723+12], %r7605;
	// inline asm
	prmt.b32 %r7609, %r7610, %r7614, %r10091;
	// inline asm
	st.local.u32 	[%rd12723+8], %r7609;
	// inline asm
	prmt.b32 %r7613, %r7614, %r7618, %r10091;
	// inline asm
	st.local.u32 	[%rd12723+4], %r7613;
	// inline asm
	prmt.b32 %r7617, %r7618, %r10152, %r10091;
	// inline asm
	st.local.u32 	[%rd12723], %r7617;
	st.local.v2.u32 	[%rd12961+64], {%r7617, %r7613};
	st.local.v2.u32 	[%rd12961+72], {%r7609, %r7605};
	st.local.v2.u32 	[%rd12961+80], {%r7601, %r7597};
	st.local.v2.u32 	[%rd12961+88], {%r7593, %r7589};
	st.local.v2.u32 	[%rd12961+96], {%r7585, %r7581};
	st.local.v2.u32 	[%rd12961+104], {%r7577, %r7573};
	st.local.v2.u32 	[%rd12961+112], {%r7569, %r7565};
	st.local.v2.u32 	[%rd12961+120], {%r7561, %r7557};
	st.local.v2.u32 	[%rd12961+128], {%r7553, %r7549};
	st.local.v2.u32 	[%rd12961+136], {%r7545, %r7541};
	st.local.v2.u32 	[%rd12961+144], {%r7537, %r7533};
	st.local.v2.u32 	[%rd12961+152], {%r7529, %r7525};
	st.local.v2.u32 	[%rd12961+160], {%r7521, %r7517};
	st.local.v2.u32 	[%rd12961+168], {%r7513, %r7509};
	st.local.v2.u32 	[%rd12961+176], {%r7505, %r7501};
	st.local.v2.u32 	[%rd12961+184], {%r7497, %r7493};
	st.local.v2.u32 	[%rd12961+64], {%r7617, %r7613};
	st.local.v2.u32 	[%rd12961+72], {%r7609, %r7605};
	or.b32  	%r7723, %r7601, -2147483648;
	st.local.v2.u32 	[%rd12961+80], {%r7723, %r7597};
	st.local.v2.u32 	[%rd12961+88], {%r7593, %r7589};
	st.local.v2.u32 	[%rd12961+96], {%r7585, %r7581};
	st.local.v2.u32 	[%rd12961+104], {%r7577, %r7573};
	st.local.v2.u32 	[%rd12961+112], {%r7569, %r7565};
	st.local.v2.u32 	[%rd12961+120], {%r7561, %r7557};
	st.local.v2.u32 	[%rd12961+128], {%r7553, %r7549};
	st.local.v2.u32 	[%rd12961+136], {%r7545, %r7541};
	st.local.v2.u32 	[%rd12961+144], {%r7537, %r7533};
	st.local.v2.u32 	[%rd12961+152], {%r7529, %r7525};
	st.local.v2.u32 	[%rd12961+160], {%r7521, %r7517};
	st.local.v2.u32 	[%rd12961+168], {%r7513, %r7509};
	st.local.v2.u32 	[%rd12961+176], {%r7505, %r7501};
	st.local.v2.u32 	[%rd12961+184], {%r7497, %r7493};
	mov.b64	%rd9582, {%r7613, %r7617};
	mov.b64	%rd9583, {%r7605, %r7609};
	mov.b64	%rd9584, {%r7597, %r7723};
	mov.b64	%rd9585, {%r7589, %r7593};
	mov.b64	%rd9586, {%r7581, %r7585};
	mov.b64	%rd9587, {%r7573, %r7577};
	mov.b64	%rd9588, {%r7565, %r7569};
	mov.b64	%rd9589, {%r7557, %r7561};
	mov.b64	%rd9590, {%r7549, %r7553};
	mov.b64	%rd9591, {%r7541, %r7545};
	mov.b64	%rd9592, {%r7533, %r7537};
	mov.b64	%rd9593, {%r7525, %r7529};
	mov.b64	%rd9594, {%r7517, %r7521};
	mov.b64	%rd9595, {%r7509, %r7513};
	mov.b64	%rd9596, {%r7501, %r7505};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7724,%dummy}, %rd9596;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7725}, %rd9596;
	}
	shf.r.wrap.b32 	%r7726, %r7725, %r7724, 19;
	shf.r.wrap.b32 	%r7727, %r7724, %r7725, 19;
	mov.b64 	%rd9597, {%r7727, %r7726};
	shf.l.wrap.b32 	%r7728, %r7724, %r7725, 3;
	shf.l.wrap.b32 	%r7729, %r7725, %r7724, 3;
	mov.b64 	%rd9598, {%r7729, %r7728};
	shr.u64 	%rd9599, %rd9596, 6;
	xor.b64  	%rd9600, %rd9597, %rd9599;
	xor.b64  	%rd9601, %rd9600, %rd9598;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7730,%dummy}, %rd9583;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7731}, %rd9583;
	}
	shf.r.wrap.b32 	%r7732, %r7731, %r7730, 1;
	shf.r.wrap.b32 	%r7733, %r7730, %r7731, 1;
	mov.b64 	%rd9602, {%r7733, %r7732};
	shf.r.wrap.b32 	%r7734, %r7731, %r7730, 8;
	shf.r.wrap.b32 	%r7735, %r7730, %r7731, 8;
	mov.b64 	%rd9603, {%r7735, %r7734};
	shr.u64 	%rd9604, %rd9583, 7;
	xor.b64  	%rd9605, %rd9602, %rd9604;
	xor.b64  	%rd9606, %rd9605, %rd9603;
	add.s64 	%rd9607, %rd9591, %rd9582;
	add.s64 	%rd9608, %rd9607, %rd9601;
	add.s64 	%rd9609, %rd9608, %rd9606;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7736,%dummy}, %rd9584;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7737}, %rd9584;
	}
	shf.r.wrap.b32 	%r7738, %r7737, %r7736, 1;
	shf.r.wrap.b32 	%r7739, %r7736, %r7737, 1;
	mov.b64 	%rd9610, {%r7739, %r7738};
	shf.r.wrap.b32 	%r7740, %r7737, %r7736, 8;
	shf.r.wrap.b32 	%r7741, %r7736, %r7737, 8;
	mov.b64 	%rd9611, {%r7741, %r7740};
	shr.u64 	%rd9612, %rd9584, 7;
	xor.b64  	%rd9613, %rd9610, %rd9612;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7742,%dummy}, %rd9609;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7743}, %rd9609;
	}
	shf.r.wrap.b32 	%r7744, %r7743, %r7742, 19;
	shf.r.wrap.b32 	%r7745, %r7742, %r7743, 19;
	mov.b64 	%rd9614, {%r7745, %r7744};
	shf.l.wrap.b32 	%r7746, %r7742, %r7743, 3;
	shf.l.wrap.b32 	%r7747, %r7743, %r7742, 3;
	mov.b64 	%rd9615, {%r7747, %r7746};
	shr.u64 	%rd9616, %rd9609, 6;
	xor.b64  	%rd9617, %rd9614, %rd9616;
	xor.b64  	%rd9618, %rd9617, %rd9615;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7748,%dummy}, %rd9585;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7749}, %rd9585;
	}
	shf.r.wrap.b32 	%r7750, %r7749, %r7748, 1;
	shf.r.wrap.b32 	%r7751, %r7748, %r7749, 1;
	mov.b64 	%rd9619, {%r7751, %r7750};
	shf.r.wrap.b32 	%r7752, %r7749, %r7748, 8;
	shf.r.wrap.b32 	%r7753, %r7748, %r7749, 8;
	mov.b64 	%rd9620, {%r7753, %r7752};
	shr.u64 	%rd9621, %rd9585, 7;
	xor.b64  	%rd9622, %rd9619, %rd9621;
	xor.b64  	%rd9623, %rd9622, %rd9620;
	add.s64 	%rd9624, %rd9593, %rd9584;
	add.s64 	%rd9625, %rd9624, %rd9618;
	add.s64 	%rd9626, %rd9625, %rd9623;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7754,%dummy}, %rd9586;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7755}, %rd9586;
	}
	shf.r.wrap.b32 	%r7756, %r7755, %r7754, 1;
	shf.r.wrap.b32 	%r7757, %r7754, %r7755, 1;
	mov.b64 	%rd9627, {%r7757, %r7756};
	shf.r.wrap.b32 	%r7758, %r7755, %r7754, 8;
	shf.r.wrap.b32 	%r7759, %r7754, %r7755, 8;
	mov.b64 	%rd9628, {%r7759, %r7758};
	shr.u64 	%rd9629, %rd9586, 7;
	xor.b64  	%rd9630, %rd9627, %rd9629;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7760,%dummy}, %rd9626;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7761}, %rd9626;
	}
	shf.r.wrap.b32 	%r7762, %r7761, %r7760, 19;
	shf.r.wrap.b32 	%r7763, %r7760, %r7761, 19;
	mov.b64 	%rd9631, {%r7763, %r7762};
	shf.l.wrap.b32 	%r7764, %r7760, %r7761, 3;
	shf.l.wrap.b32 	%r7765, %r7761, %r7760, 3;
	mov.b64 	%rd9632, {%r7765, %r7764};
	shr.u64 	%rd9633, %rd9626, 6;
	xor.b64  	%rd9634, %rd9631, %rd9633;
	xor.b64  	%rd9635, %rd9634, %rd9632;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7766,%dummy}, %rd9587;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7767}, %rd9587;
	}
	shf.r.wrap.b32 	%r7768, %r7767, %r7766, 1;
	shf.r.wrap.b32 	%r7769, %r7766, %r7767, 1;
	mov.b64 	%rd9636, {%r7769, %r7768};
	shf.r.wrap.b32 	%r7770, %r7767, %r7766, 8;
	shf.r.wrap.b32 	%r7771, %r7766, %r7767, 8;
	mov.b64 	%rd9637, {%r7771, %r7770};
	shr.u64 	%rd9638, %rd9587, 7;
	xor.b64  	%rd9639, %rd9636, %rd9638;
	xor.b64  	%rd9640, %rd9639, %rd9637;
	add.s64 	%rd9641, %rd9595, %rd9586;
	add.s64 	%rd9642, %rd9641, %rd9635;
	add.s64 	%rd9643, %rd9642, %rd9640;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7772,%dummy}, %rd9588;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7773}, %rd9588;
	}
	shf.r.wrap.b32 	%r7774, %r7773, %r7772, 1;
	shf.r.wrap.b32 	%r7775, %r7772, %r7773, 1;
	mov.b64 	%rd9644, {%r7775, %r7774};
	shf.r.wrap.b32 	%r7776, %r7773, %r7772, 8;
	shf.r.wrap.b32 	%r7777, %r7772, %r7773, 8;
	mov.b64 	%rd9645, {%r7777, %r7776};
	shr.u64 	%rd9646, %rd9588, 7;
	xor.b64  	%rd9647, %rd9644, %rd9646;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7778,%dummy}, %rd9643;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7779}, %rd9643;
	}
	shf.r.wrap.b32 	%r7780, %r7779, %r7778, 19;
	shf.r.wrap.b32 	%r7781, %r7778, %r7779, 19;
	mov.b64 	%rd9648, {%r7781, %r7780};
	shf.l.wrap.b32 	%r7782, %r7778, %r7779, 3;
	shf.l.wrap.b32 	%r7783, %r7779, %r7778, 3;
	mov.b64 	%rd9649, {%r7783, %r7782};
	shr.u64 	%rd9650, %rd9643, 6;
	xor.b64  	%rd9651, %rd9648, %rd9650;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7784,%dummy}, %rd9589;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7785}, %rd9589;
	}
	shf.r.wrap.b32 	%r7786, %r7785, %r7784, 1;
	shf.r.wrap.b32 	%r7787, %r7784, %r7785, 1;
	mov.b64 	%rd9652, {%r7787, %r7786};
	shf.r.wrap.b32 	%r7788, %r7785, %r7784, 8;
	shf.r.wrap.b32 	%r7789, %r7784, %r7785, 8;
	mov.b64 	%rd9653, {%r7789, %r7788};
	shr.u64 	%rd9654, %rd9589, 7;
	xor.b64  	%rd9655, %rd9652, %rd9654;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7790,%dummy}, %rd9590;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7791}, %rd9590;
	}
	shf.r.wrap.b32 	%r7792, %r7791, %r7790, 1;
	shf.r.wrap.b32 	%r7793, %r7790, %r7791, 1;
	mov.b64 	%rd9656, {%r7793, %r7792};
	shf.r.wrap.b32 	%r7794, %r7791, %r7790, 8;
	shf.r.wrap.b32 	%r7795, %r7790, %r7791, 8;
	mov.b64 	%rd9657, {%r7795, %r7794};
	shr.u64 	%rd9658, %rd9590, 7;
	xor.b64  	%rd9659, %rd9656, %rd9658;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7796,%dummy}, %rd9591;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7797}, %rd9591;
	}
	shf.r.wrap.b32 	%r7798, %r7797, %r7796, 1;
	shf.r.wrap.b32 	%r7799, %r7796, %r7797, 1;
	mov.b64 	%rd9660, {%r7799, %r7798};
	shf.r.wrap.b32 	%r7800, %r7797, %r7796, 8;
	shf.r.wrap.b32 	%r7801, %r7796, %r7797, 8;
	mov.b64 	%rd9661, {%r7801, %r7800};
	shr.u64 	%rd9662, %rd9591, 7;
	xor.b64  	%rd9663, %rd9660, %rd9662;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7802,%dummy}, %rd9592;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7803}, %rd9592;
	}
	shf.r.wrap.b32 	%r7804, %r7803, %r7802, 1;
	shf.r.wrap.b32 	%r7805, %r7802, %r7803, 1;
	mov.b64 	%rd9664, {%r7805, %r7804};
	shf.r.wrap.b32 	%r7806, %r7803, %r7802, 8;
	shf.r.wrap.b32 	%r7807, %r7802, %r7803, 8;
	mov.b64 	%rd9665, {%r7807, %r7806};
	shr.u64 	%rd9666, %rd9592, 7;
	xor.b64  	%rd9667, %rd9664, %rd9666;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7808,%dummy}, %rd9593;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7809}, %rd9593;
	}
	shf.r.wrap.b32 	%r7810, %r7809, %r7808, 1;
	shf.r.wrap.b32 	%r7811, %r7808, %r7809, 1;
	mov.b64 	%rd9668, {%r7811, %r7810};
	shf.r.wrap.b32 	%r7812, %r7809, %r7808, 8;
	shf.r.wrap.b32 	%r7813, %r7808, %r7809, 8;
	mov.b64 	%rd9669, {%r7813, %r7812};
	shr.u64 	%rd9670, %rd9593, 7;
	xor.b64  	%rd9671, %rd9668, %rd9670;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7814,%dummy}, %rd9594;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7815}, %rd9594;
	}
	shf.r.wrap.b32 	%r7816, %r7815, %r7814, 1;
	shf.r.wrap.b32 	%r7817, %r7814, %r7815, 1;
	mov.b64 	%rd9672, {%r7817, %r7816};
	shf.r.wrap.b32 	%r7818, %r7815, %r7814, 8;
	shf.r.wrap.b32 	%r7819, %r7814, %r7815, 8;
	mov.b64 	%rd9673, {%r7819, %r7818};
	shr.u64 	%rd9674, %rd9594, 7;
	xor.b64  	%rd9675, %rd9672, %rd9674;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7820,%dummy}, %rd9595;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7821}, %rd9595;
	}
	shf.r.wrap.b32 	%r7822, %r7821, %r7820, 1;
	shf.r.wrap.b32 	%r7823, %r7820, %r7821, 1;
	mov.b64 	%rd9676, {%r7823, %r7822};
	shf.r.wrap.b32 	%r7824, %r7821, %r7820, 8;
	shf.r.wrap.b32 	%r7825, %r7820, %r7821, 8;
	mov.b64 	%rd9677, {%r7825, %r7824};
	shr.u64 	%rd9678, %rd9595, 7;
	xor.b64  	%rd9679, %rd9676, %rd9678;
	shf.r.wrap.b32 	%r7826, %r7725, %r7724, 1;
	shf.r.wrap.b32 	%r7827, %r7724, %r7725, 1;
	mov.b64 	%rd9680, {%r7827, %r7826};
	shf.r.wrap.b32 	%r7828, %r7725, %r7724, 8;
	shf.r.wrap.b32 	%r7829, %r7724, %r7725, 8;
	mov.b64 	%rd9681, {%r7829, %r7828};
	shr.u64 	%rd9682, %rd9596, 7;
	xor.b64  	%rd9683, %rd9680, %rd9682;
	shf.r.wrap.b32 	%r7830, %r7743, %r7742, 1;
	shf.r.wrap.b32 	%r7831, %r7742, %r7743, 1;
	mov.b64 	%rd9684, {%r7831, %r7830};
	shf.r.wrap.b32 	%r7832, %r7743, %r7742, 8;
	shf.r.wrap.b32 	%r7833, %r7742, %r7743, 8;
	mov.b64 	%rd9685, {%r7833, %r7832};
	shr.u64 	%rd9686, %rd9609, 7;
	xor.b64  	%rd9687, %rd9684, %rd9686;
	shf.r.wrap.b32 	%r7834, %r7761, %r7760, 1;
	shf.r.wrap.b32 	%r7835, %r7760, %r7761, 1;
	mov.b64 	%rd9688, {%r7835, %r7834};
	shf.r.wrap.b32 	%r7836, %r7761, %r7760, 8;
	shf.r.wrap.b32 	%r7837, %r7760, %r7761, 8;
	mov.b64 	%rd9689, {%r7837, %r7836};
	shr.u64 	%rd9690, %rd9626, 7;
	xor.b64  	%rd9691, %rd9688, %rd9690;
	shf.r.wrap.b32 	%r7838, %r7779, %r7778, 1;
	shf.r.wrap.b32 	%r7839, %r7778, %r7779, 1;
	mov.b64 	%rd9692, {%r7839, %r7838};
	shf.r.wrap.b32 	%r7840, %r7779, %r7778, 8;
	shf.r.wrap.b32 	%r7841, %r7778, %r7779, 8;
	mov.b64 	%rd9693, {%r7841, %r7840};
	shr.u64 	%rd9694, %rd9643, 7;
	xor.b64  	%rd9695, %rd9692, %rd9694;
	add.s64 	%rd9775, %rd12827, %rd9582;
	add.s64 	%rd9777, %rd9775, %rd16;
	add.s64 	%rd9778, %rd9777, %rd18;
	add.s64 	%rd9779, %rd9777, 2357225248857953701;
	add.s64 	%rd9780, %rd9778, -5343946410804754465;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7842,%dummy}, %rd9779;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7843}, %rd9779;
	}
	shf.r.wrap.b32 	%r7844, %r7843, %r7842, 14;
	shf.r.wrap.b32 	%r7845, %r7842, %r7843, 14;
	mov.b64 	%rd9781, {%r7845, %r7844};
	shf.r.wrap.b32 	%r7846, %r7843, %r7842, 18;
	shf.r.wrap.b32 	%r7847, %r7842, %r7843, 18;
	mov.b64 	%rd9782, {%r7847, %r7846};
	xor.b64  	%rd9783, %rd9782, %rd9781;
	shf.l.wrap.b32 	%r7848, %r7842, %r7843, 23;
	shf.l.wrap.b32 	%r7849, %r7843, %r7842, 23;
	mov.b64 	%rd9784, {%r7849, %r7848};
	xor.b64  	%rd9785, %rd9783, %rd9784;
	and.b64  	%rd9786, %rd9779, -3887949035690463538;
	xor.b64  	%rd9787, %rd9786, -7276294671716946913;
	add.s64 	%rd9788, %rd9583, %rd12828;
	add.s64 	%rd9789, %rd9788, %rd9787;
	add.s64 	%rd9790, %rd9789, %rd9785;
	xor.b64  	%rd9791, %rd9780, -4942790177534073029;
	xor.b64  	%rd9792, %rd9780, 7640891576956012808;
	and.b64  	%rd9793, %rd9792, %rd9791;
	xor.b64  	%rd9794, %rd9793, %rd9780;
	add.s64 	%rd9795, %rd9790, %rd9794;
	add.s64 	%rd9796, %rd9790, 6625583534739731862;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7850,%dummy}, %rd9780;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7851}, %rd9780;
	}
	shf.r.wrap.b32 	%r7852, %r7851, %r7850, 28;
	shf.r.wrap.b32 	%r7853, %r7850, %r7851, 28;
	mov.b64 	%rd9797, {%r7853, %r7852};
	shf.l.wrap.b32 	%r7854, %r7850, %r7851, 30;
	shf.l.wrap.b32 	%r7855, %r7851, %r7850, 30;
	mov.b64 	%rd9798, {%r7855, %r7854};
	xor.b64  	%rd9799, %rd9798, %rd9797;
	shf.l.wrap.b32 	%r7856, %r7850, %r7851, 25;
	shf.l.wrap.b32 	%r7857, %r7851, %r7850, 25;
	mov.b64 	%rd9800, {%r7857, %r7856};
	xor.b64  	%rd9801, %rd9799, %rd9800;
	add.s64 	%rd9802, %rd9795, %rd9801;
	add.s64 	%rd9803, %rd9802, 2270897969802886507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7858,%dummy}, %rd9796;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7859}, %rd9796;
	}
	shf.r.wrap.b32 	%r7860, %r7859, %r7858, 14;
	shf.r.wrap.b32 	%r7861, %r7858, %r7859, 14;
	mov.b64 	%rd9804, {%r7861, %r7860};
	shf.r.wrap.b32 	%r7862, %r7859, %r7858, 18;
	shf.r.wrap.b32 	%r7863, %r7858, %r7859, 18;
	mov.b64 	%rd9805, {%r7863, %r7862};
	xor.b64  	%rd9806, %rd9805, %rd9804;
	shf.l.wrap.b32 	%r7864, %r7858, %r7859, 23;
	shf.l.wrap.b32 	%r7865, %r7859, %r7858, 23;
	mov.b64 	%rd9807, {%r7865, %r7864};
	xor.b64  	%rd9808, %rd9806, %rd9807;
	xor.b64  	%rd9809, %rd9779, 5840696475078001361;
	and.b64  	%rd9810, %rd9796, %rd9809;
	xor.b64  	%rd9811, %rd9810, 5840696475078001361;
	add.s64 	%rd9812, %rd9584, %rd12829;
	add.s64 	%rd9813, %rd9812, %rd9811;
	add.s64 	%rd9814, %rd9813, %rd9808;
	xor.b64  	%rd9815, %rd9803, 7640891576956012808;
	xor.b64  	%rd9816, %rd9803, %rd9780;
	and.b64  	%rd9817, %rd9816, %rd9815;
	xor.b64  	%rd9818, %rd9817, %rd9803;
	add.s64 	%rd9819, %rd9814, %rd9818;
	add.s64 	%rd9820, %rd9814, 6227659224458531674;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7866,%dummy}, %rd9803;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7867}, %rd9803;
	}
	shf.r.wrap.b32 	%r7868, %r7867, %r7866, 28;
	shf.r.wrap.b32 	%r7869, %r7866, %r7867, 28;
	mov.b64 	%rd9821, {%r7869, %r7868};
	shf.l.wrap.b32 	%r7870, %r7866, %r7867, 30;
	shf.l.wrap.b32 	%r7871, %r7867, %r7866, 30;
	mov.b64 	%rd9822, {%r7871, %r7870};
	xor.b64  	%rd9823, %rd9822, %rd9821;
	shf.l.wrap.b32 	%r7872, %r7866, %r7867, 25;
	shf.l.wrap.b32 	%r7873, %r7867, %r7866, 25;
	mov.b64 	%rd9824, {%r7873, %r7872};
	xor.b64  	%rd9825, %rd9823, %rd9824;
	add.s64 	%rd9826, %rd9819, %rd9825;
	add.s64 	%rd9827, %rd9826, -7276294671716946913;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7874,%dummy}, %rd9820;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7875}, %rd9820;
	}
	shf.r.wrap.b32 	%r7876, %r7875, %r7874, 14;
	shf.r.wrap.b32 	%r7877, %r7874, %r7875, 14;
	mov.b64 	%rd9828, {%r7877, %r7876};
	shf.r.wrap.b32 	%r7878, %r7875, %r7874, 18;
	shf.r.wrap.b32 	%r7879, %r7874, %r7875, 18;
	mov.b64 	%rd9829, {%r7879, %r7878};
	xor.b64  	%rd9830, %rd9829, %rd9828;
	shf.l.wrap.b32 	%r7880, %r7874, %r7875, 23;
	shf.l.wrap.b32 	%r7881, %r7875, %r7874, 23;
	mov.b64 	%rd9831, {%r7881, %r7880};
	xor.b64  	%rd9832, %rd9830, %rd9831;
	xor.b64  	%rd9833, %rd9796, %rd9779;
	and.b64  	%rd9834, %rd9820, %rd9833;
	xor.b64  	%rd9835, %rd9834, %rd9779;
	add.s64 	%rd9836, %rd9585, %rd12830;
	add.s64 	%rd9837, %rd9836, %rd9835;
	add.s64 	%rd9838, %rd9837, %rd9832;
	xor.b64  	%rd9839, %rd9827, %rd9780;
	xor.b64  	%rd9840, %rd9827, %rd9803;
	and.b64  	%rd9841, %rd9840, %rd9839;
	xor.b64  	%rd9842, %rd9841, %rd9827;
	add.s64 	%rd9843, %rd9838, %rd9842;
	add.s64 	%rd9844, %rd9838, -4965156021675537447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7882,%dummy}, %rd9827;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7883}, %rd9827;
	}
	shf.r.wrap.b32 	%r7884, %r7883, %r7882, 28;
	shf.r.wrap.b32 	%r7885, %r7882, %r7883, 28;
	mov.b64 	%rd9845, {%r7885, %r7884};
	shf.l.wrap.b32 	%r7886, %r7882, %r7883, 30;
	shf.l.wrap.b32 	%r7887, %r7883, %r7882, 30;
	mov.b64 	%rd9846, {%r7887, %r7886};
	xor.b64  	%rd9847, %rd9846, %rd9845;
	shf.l.wrap.b32 	%r7888, %r7882, %r7883, 25;
	shf.l.wrap.b32 	%r7889, %r7883, %r7882, 25;
	mov.b64 	%rd9848, {%r7889, %r7888};
	xor.b64  	%rd9849, %rd9847, %rd9848;
	add.s64 	%rd9850, %rd9843, %rd9849;
	add.s64 	%rd9851, %rd9850, 5840696475078001361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7890,%dummy}, %rd9844;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7891}, %rd9844;
	}
	shf.r.wrap.b32 	%r7892, %r7891, %r7890, 14;
	shf.r.wrap.b32 	%r7893, %r7890, %r7891, 14;
	mov.b64 	%rd9852, {%r7893, %r7892};
	shf.r.wrap.b32 	%r7894, %r7891, %r7890, 18;
	shf.r.wrap.b32 	%r7895, %r7890, %r7891, 18;
	mov.b64 	%rd9853, {%r7895, %r7894};
	xor.b64  	%rd9854, %rd9853, %rd9852;
	shf.l.wrap.b32 	%r7896, %r7890, %r7891, 23;
	shf.l.wrap.b32 	%r7897, %r7891, %r7890, 23;
	mov.b64 	%rd9855, {%r7897, %r7896};
	xor.b64  	%rd9856, %rd9854, %rd9855;
	xor.b64  	%rd9857, %rd9820, %rd9796;
	and.b64  	%rd9858, %rd9844, %rd9857;
	xor.b64  	%rd9859, %rd9858, %rd9796;
	add.s64 	%rd9860, %rd9586, %rd12831;
	add.s64 	%rd9861, %rd9860, %rd9779;
	add.s64 	%rd9862, %rd9861, %rd9859;
	add.s64 	%rd9863, %rd9862, %rd9856;
	add.s64 	%rd9864, %rd9863, %rd9780;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7898,%dummy}, %rd9851;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7899}, %rd9851;
	}
	shf.r.wrap.b32 	%r7900, %r7899, %r7898, 28;
	shf.r.wrap.b32 	%r7901, %r7898, %r7899, 28;
	mov.b64 	%rd9865, {%r7901, %r7900};
	shf.l.wrap.b32 	%r7902, %r7898, %r7899, 30;
	shf.l.wrap.b32 	%r7903, %r7899, %r7898, 30;
	mov.b64 	%rd9866, {%r7903, %r7902};
	xor.b64  	%rd9867, %rd9866, %rd9865;
	shf.l.wrap.b32 	%r7904, %r7898, %r7899, 25;
	shf.l.wrap.b32 	%r7905, %r7899, %r7898, 25;
	mov.b64 	%rd9868, {%r7905, %r7904};
	xor.b64  	%rd9869, %rd9867, %rd9868;
	xor.b64  	%rd9870, %rd9851, %rd9803;
	xor.b64  	%rd9871, %rd9851, %rd9827;
	and.b64  	%rd9872, %rd9871, %rd9870;
	xor.b64  	%rd9873, %rd9872, %rd9851;
	add.s64 	%rd9874, %rd9863, %rd9873;
	add.s64 	%rd9875, %rd9874, %rd9869;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7906,%dummy}, %rd9864;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7907}, %rd9864;
	}
	shf.r.wrap.b32 	%r7908, %r7907, %r7906, 14;
	shf.r.wrap.b32 	%r7909, %r7906, %r7907, 14;
	mov.b64 	%rd9876, {%r7909, %r7908};
	shf.r.wrap.b32 	%r7910, %r7907, %r7906, 18;
	shf.r.wrap.b32 	%r7911, %r7906, %r7907, 18;
	mov.b64 	%rd9877, {%r7911, %r7910};
	xor.b64  	%rd9878, %rd9877, %rd9876;
	shf.l.wrap.b32 	%r7912, %r7906, %r7907, 23;
	shf.l.wrap.b32 	%r7913, %r7907, %r7906, 23;
	mov.b64 	%rd9879, {%r7913, %r7912};
	xor.b64  	%rd9880, %rd9878, %rd9879;
	xor.b64  	%rd9881, %rd9844, %rd9820;
	and.b64  	%rd9882, %rd9864, %rd9881;
	xor.b64  	%rd9883, %rd9882, %rd9820;
	add.s64 	%rd9884, %rd9587, %rd12832;
	add.s64 	%rd9885, %rd9884, %rd9796;
	add.s64 	%rd9886, %rd9885, %rd9883;
	add.s64 	%rd9887, %rd9886, %rd9880;
	add.s64 	%rd9888, %rd9887, %rd9803;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7914,%dummy}, %rd9875;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7915}, %rd9875;
	}
	shf.r.wrap.b32 	%r7916, %r7915, %r7914, 28;
	shf.r.wrap.b32 	%r7917, %r7914, %r7915, 28;
	mov.b64 	%rd9889, {%r7917, %r7916};
	shf.l.wrap.b32 	%r7918, %r7914, %r7915, 30;
	shf.l.wrap.b32 	%r7919, %r7915, %r7914, 30;
	mov.b64 	%rd9890, {%r7919, %r7918};
	xor.b64  	%rd9891, %rd9890, %rd9889;
	shf.l.wrap.b32 	%r7920, %r7914, %r7915, 25;
	shf.l.wrap.b32 	%r7921, %r7915, %r7914, 25;
	mov.b64 	%rd9892, {%r7921, %r7920};
	xor.b64  	%rd9893, %rd9891, %rd9892;
	xor.b64  	%rd9894, %rd9875, %rd9827;
	xor.b64  	%rd9895, %rd9875, %rd9851;
	and.b64  	%rd9896, %rd9895, %rd9894;
	xor.b64  	%rd9897, %rd9896, %rd9875;
	add.s64 	%rd9898, %rd9887, %rd9897;
	add.s64 	%rd9899, %rd9898, %rd9893;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7922,%dummy}, %rd9888;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7923}, %rd9888;
	}
	shf.r.wrap.b32 	%r7924, %r7923, %r7922, 14;
	shf.r.wrap.b32 	%r7925, %r7922, %r7923, 14;
	mov.b64 	%rd9900, {%r7925, %r7924};
	shf.r.wrap.b32 	%r7926, %r7923, %r7922, 18;
	shf.r.wrap.b32 	%r7927, %r7922, %r7923, 18;
	mov.b64 	%rd9901, {%r7927, %r7926};
	xor.b64  	%rd9902, %rd9901, %rd9900;
	shf.l.wrap.b32 	%r7928, %r7922, %r7923, 23;
	shf.l.wrap.b32 	%r7929, %r7923, %r7922, 23;
	mov.b64 	%rd9903, {%r7929, %r7928};
	xor.b64  	%rd9904, %rd9902, %rd9903;
	xor.b64  	%rd9905, %rd9864, %rd9844;
	and.b64  	%rd9906, %rd9888, %rd9905;
	xor.b64  	%rd9907, %rd9906, %rd9844;
	add.s64 	%rd9908, %rd9588, %rd12833;
	add.s64 	%rd9909, %rd9908, %rd9820;
	add.s64 	%rd9910, %rd9909, %rd9907;
	add.s64 	%rd9911, %rd9910, %rd9904;
	add.s64 	%rd9912, %rd9911, %rd9827;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7930,%dummy}, %rd9899;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7931}, %rd9899;
	}
	shf.r.wrap.b32 	%r7932, %r7931, %r7930, 28;
	shf.r.wrap.b32 	%r7933, %r7930, %r7931, 28;
	mov.b64 	%rd9913, {%r7933, %r7932};
	shf.l.wrap.b32 	%r7934, %r7930, %r7931, 30;
	shf.l.wrap.b32 	%r7935, %r7931, %r7930, 30;
	mov.b64 	%rd9914, {%r7935, %r7934};
	xor.b64  	%rd9915, %rd9914, %rd9913;
	shf.l.wrap.b32 	%r7936, %r7930, %r7931, 25;
	shf.l.wrap.b32 	%r7937, %r7931, %r7930, 25;
	mov.b64 	%rd9916, {%r7937, %r7936};
	xor.b64  	%rd9917, %rd9915, %rd9916;
	xor.b64  	%rd9918, %rd9899, %rd9851;
	xor.b64  	%rd9919, %rd9899, %rd9875;
	and.b64  	%rd9920, %rd9919, %rd9918;
	xor.b64  	%rd9921, %rd9920, %rd9899;
	add.s64 	%rd9922, %rd9911, %rd9921;
	add.s64 	%rd9923, %rd9922, %rd9917;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7938,%dummy}, %rd9912;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7939}, %rd9912;
	}
	shf.r.wrap.b32 	%r7940, %r7939, %r7938, 14;
	shf.r.wrap.b32 	%r7941, %r7938, %r7939, 14;
	mov.b64 	%rd9924, {%r7941, %r7940};
	shf.r.wrap.b32 	%r7942, %r7939, %r7938, 18;
	shf.r.wrap.b32 	%r7943, %r7938, %r7939, 18;
	mov.b64 	%rd9925, {%r7943, %r7942};
	xor.b64  	%rd9926, %rd9925, %rd9924;
	shf.l.wrap.b32 	%r7944, %r7938, %r7939, 23;
	shf.l.wrap.b32 	%r7945, %r7939, %r7938, 23;
	mov.b64 	%rd9927, {%r7945, %r7944};
	xor.b64  	%rd9928, %rd9926, %rd9927;
	xor.b64  	%rd9929, %rd9888, %rd9864;
	and.b64  	%rd9930, %rd9912, %rd9929;
	xor.b64  	%rd9931, %rd9930, %rd9864;
	add.s64 	%rd9932, %rd9589, %rd12834;
	add.s64 	%rd9933, %rd9932, %rd9844;
	add.s64 	%rd9934, %rd9933, %rd9931;
	add.s64 	%rd9935, %rd9934, %rd9928;
	add.s64 	%rd9936, %rd9935, %rd9851;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7946,%dummy}, %rd9923;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7947}, %rd9923;
	}
	shf.r.wrap.b32 	%r7948, %r7947, %r7946, 28;
	shf.r.wrap.b32 	%r7949, %r7946, %r7947, 28;
	mov.b64 	%rd9937, {%r7949, %r7948};
	shf.l.wrap.b32 	%r7950, %r7946, %r7947, 30;
	shf.l.wrap.b32 	%r7951, %r7947, %r7946, 30;
	mov.b64 	%rd9938, {%r7951, %r7950};
	xor.b64  	%rd9939, %rd9938, %rd9937;
	shf.l.wrap.b32 	%r7952, %r7946, %r7947, 25;
	shf.l.wrap.b32 	%r7953, %r7947, %r7946, 25;
	mov.b64 	%rd9940, {%r7953, %r7952};
	xor.b64  	%rd9941, %rd9939, %rd9940;
	xor.b64  	%rd9942, %rd9923, %rd9875;
	xor.b64  	%rd9943, %rd9923, %rd9899;
	and.b64  	%rd9944, %rd9943, %rd9942;
	xor.b64  	%rd9945, %rd9944, %rd9923;
	add.s64 	%rd9946, %rd9935, %rd9945;
	add.s64 	%rd9947, %rd9946, %rd9941;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7954,%dummy}, %rd9936;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7955}, %rd9936;
	}
	shf.r.wrap.b32 	%r7956, %r7955, %r7954, 14;
	shf.r.wrap.b32 	%r7957, %r7954, %r7955, 14;
	mov.b64 	%rd9948, {%r7957, %r7956};
	shf.r.wrap.b32 	%r7958, %r7955, %r7954, 18;
	shf.r.wrap.b32 	%r7959, %r7954, %r7955, 18;
	mov.b64 	%rd9949, {%r7959, %r7958};
	xor.b64  	%rd9950, %rd9949, %rd9948;
	shf.l.wrap.b32 	%r7960, %r7954, %r7955, 23;
	shf.l.wrap.b32 	%r7961, %r7955, %r7954, 23;
	mov.b64 	%rd9951, {%r7961, %r7960};
	xor.b64  	%rd9952, %rd9950, %rd9951;
	xor.b64  	%rd9953, %rd9912, %rd9888;
	and.b64  	%rd9954, %rd9936, %rd9953;
	xor.b64  	%rd9955, %rd9954, %rd9888;
	add.s64 	%rd9956, %rd9590, %rd12835;
	add.s64 	%rd9957, %rd9956, %rd9864;
	add.s64 	%rd9958, %rd9957, %rd9955;
	add.s64 	%rd9959, %rd9958, %rd9952;
	add.s64 	%rd9960, %rd9959, %rd9875;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7962,%dummy}, %rd9960;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7963}, %rd9960;
	}
	shf.r.wrap.b32 	%r7964, %r7963, %r7962, 14;
	shf.r.wrap.b32 	%r7965, %r7962, %r7963, 14;
	mov.b64 	%rd9961, {%r7965, %r7964};
	shf.r.wrap.b32 	%r7966, %r7963, %r7962, 18;
	shf.r.wrap.b32 	%r7967, %r7962, %r7963, 18;
	mov.b64 	%rd9962, {%r7967, %r7966};
	xor.b64  	%rd9963, %rd9962, %rd9961;
	shf.l.wrap.b32 	%r7968, %r7962, %r7963, 23;
	shf.l.wrap.b32 	%r7969, %r7963, %r7962, 23;
	mov.b64 	%rd9964, {%r7969, %r7968};
	xor.b64  	%rd9965, %rd9963, %rd9964;
	xor.b64  	%rd9966, %rd9936, %rd9912;
	and.b64  	%rd9967, %rd9960, %rd9966;
	xor.b64  	%rd9968, %rd9967, %rd9912;
	add.s64 	%rd9969, %rd9591, %rd12836;
	add.s64 	%rd9970, %rd9969, %rd9888;
	add.s64 	%rd9971, %rd9970, %rd9968;
	add.s64 	%rd9972, %rd9971, %rd9965;
	add.s64 	%rd9973, %rd9972, %rd9899;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7970,%dummy}, %rd9973;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7971}, %rd9973;
	}
	shf.r.wrap.b32 	%r7972, %r7971, %r7970, 14;
	shf.r.wrap.b32 	%r7973, %r7970, %r7971, 14;
	mov.b64 	%rd9974, {%r7973, %r7972};
	shf.r.wrap.b32 	%r7974, %r7971, %r7970, 18;
	shf.r.wrap.b32 	%r7975, %r7970, %r7971, 18;
	mov.b64 	%rd9975, {%r7975, %r7974};
	xor.b64  	%rd9976, %rd9975, %rd9974;
	shf.l.wrap.b32 	%r7976, %r7970, %r7971, 23;
	shf.l.wrap.b32 	%r7977, %r7971, %r7970, 23;
	mov.b64 	%rd9977, {%r7977, %r7976};
	xor.b64  	%rd9978, %rd9976, %rd9977;
	xor.b64  	%rd9979, %rd9960, %rd9936;
	and.b64  	%rd9980, %rd9973, %rd9979;
	xor.b64  	%rd9981, %rd9980, %rd9936;
	add.s64 	%rd9982, %rd9592, %rd12837;
	add.s64 	%rd9983, %rd9982, %rd9912;
	add.s64 	%rd9984, %rd9983, %rd9981;
	add.s64 	%rd9985, %rd9984, %rd9978;
	add.s64 	%rd9986, %rd9985, %rd9923;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7978,%dummy}, %rd9986;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7979}, %rd9986;
	}
	shf.r.wrap.b32 	%r7980, %r7979, %r7978, 14;
	shf.r.wrap.b32 	%r7981, %r7978, %r7979, 14;
	mov.b64 	%rd9987, {%r7981, %r7980};
	shf.r.wrap.b32 	%r7982, %r7979, %r7978, 18;
	shf.r.wrap.b32 	%r7983, %r7978, %r7979, 18;
	mov.b64 	%rd9988, {%r7983, %r7982};
	xor.b64  	%rd9989, %rd9988, %rd9987;
	shf.l.wrap.b32 	%r7984, %r7978, %r7979, 23;
	shf.l.wrap.b32 	%r7985, %r7979, %r7978, 23;
	mov.b64 	%rd9990, {%r7985, %r7984};
	xor.b64  	%rd9991, %rd9989, %rd9990;
	xor.b64  	%rd9992, %rd9973, %rd9960;
	and.b64  	%rd9993, %rd9986, %rd9992;
	xor.b64  	%rd9994, %rd9993, %rd9960;
	add.s64 	%rd9995, %rd9593, %rd12838;
	add.s64 	%rd9996, %rd9995, %rd9936;
	add.s64 	%rd9997, %rd9996, %rd9994;
	add.s64 	%rd9998, %rd9997, %rd9991;
	add.s64 	%rd9999, %rd9998, %rd9947;
	add.s64 	%rd10000, %rd12842, %rd9999;
	xor.b64  	%rd10001, %rd9613, %rd9611;
	add.s64 	%rd10002, %rd9592, %rd9583;
	xor.b64  	%rd10003, %rd9630, %rd9628;
	add.s64 	%rd10004, %rd9594, %rd9585;
	xor.b64  	%rd10005, %rd9647, %rd9645;
	add.s64 	%rd10006, %rd9596, %rd9587;
	xor.b64  	%rd10007, %rd9651, %rd9649;
	xor.b64  	%rd10008, %rd9655, %rd9653;
	xor.b64  	%rd10009, %rd9659, %rd9657;
	add.s64 	%rd10010, %rd9609, %rd9589;
	xor.b64  	%rd10011, %rd9663, %rd9661;
	xor.b64  	%rd10012, %rd9667, %rd9665;
	add.s64 	%rd10013, %rd9626, %rd9591;
	xor.b64  	%rd10014, %rd9671, %rd9669;
	xor.b64  	%rd10015, %rd9675, %rd9673;
	add.s64 	%rd10016, %rd9643, %rd9593;
	xor.b64  	%rd10017, %rd9679, %rd9677;
	xor.b64  	%rd10018, %rd9683, %rd9681;
	xor.b64  	%rd10019, %rd9687, %rd9685;
	xor.b64  	%rd10020, %rd9691, %rd9689;
	xor.b64  	%rd10021, %rd9695, %rd9693;
	mov.u32 	%r7986, 128;
	st.local.v2.u32 	[%rd12961+184], {%r10152, %r7986};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7987,%dummy}, %rd9947;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7988}, %rd9947;
	}
	shf.r.wrap.b32 	%r7989, %r7988, %r7987, 28;
	shf.r.wrap.b32 	%r7990, %r7987, %r7988, 28;
	mov.b64 	%rd10022, {%r7990, %r7989};
	shf.l.wrap.b32 	%r7991, %r7987, %r7988, 30;
	shf.l.wrap.b32 	%r7992, %r7988, %r7987, 30;
	mov.b64 	%rd10023, {%r7992, %r7991};
	xor.b64  	%rd10024, %rd10023, %rd10022;
	shf.l.wrap.b32 	%r7993, %r7987, %r7988, 25;
	shf.l.wrap.b32 	%r7994, %r7988, %r7987, 25;
	mov.b64 	%rd10025, {%r7994, %r7993};
	xor.b64  	%rd10026, %rd10024, %rd10025;
	xor.b64  	%rd10027, %rd9947, %rd9899;
	xor.b64  	%rd10028, %rd9947, %rd9923;
	and.b64  	%rd10029, %rd10028, %rd10027;
	xor.b64  	%rd10030, %rd10029, %rd9947;
	add.s64 	%rd10031, %rd9959, %rd10030;
	add.s64 	%rd10032, %rd10031, %rd10026;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7995,%dummy}, %rd10032;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7996}, %rd10032;
	}
	shf.r.wrap.b32 	%r7997, %r7996, %r7995, 28;
	shf.r.wrap.b32 	%r7998, %r7995, %r7996, 28;
	mov.b64 	%rd10033, {%r7998, %r7997};
	shf.l.wrap.b32 	%r7999, %r7995, %r7996, 30;
	shf.l.wrap.b32 	%r8000, %r7996, %r7995, 30;
	mov.b64 	%rd10034, {%r8000, %r7999};
	xor.b64  	%rd10035, %rd10034, %rd10033;
	shf.l.wrap.b32 	%r8001, %r7995, %r7996, 25;
	shf.l.wrap.b32 	%r8002, %r7996, %r7995, 25;
	mov.b64 	%rd10036, {%r8002, %r8001};
	xor.b64  	%rd10037, %rd10035, %rd10036;
	xor.b64  	%rd10038, %rd10032, %rd9923;
	xor.b64  	%rd10039, %rd10032, %rd9947;
	and.b64  	%rd10040, %rd10039, %rd10038;
	xor.b64  	%rd10041, %rd10040, %rd10032;
	add.s64 	%rd10042, %rd9972, %rd10041;
	add.s64 	%rd10043, %rd10042, %rd10037;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8003,%dummy}, %rd10043;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8004}, %rd10043;
	}
	shf.r.wrap.b32 	%r8005, %r8004, %r8003, 28;
	shf.r.wrap.b32 	%r8006, %r8003, %r8004, 28;
	mov.b64 	%rd10044, {%r8006, %r8005};
	shf.l.wrap.b32 	%r8007, %r8003, %r8004, 30;
	shf.l.wrap.b32 	%r8008, %r8004, %r8003, 30;
	mov.b64 	%rd10045, {%r8008, %r8007};
	xor.b64  	%rd10046, %rd10045, %rd10044;
	shf.l.wrap.b32 	%r8009, %r8003, %r8004, 25;
	shf.l.wrap.b32 	%r8010, %r8004, %r8003, 25;
	mov.b64 	%rd10047, {%r8010, %r8009};
	xor.b64  	%rd10048, %rd10046, %rd10047;
	xor.b64  	%rd10049, %rd10043, %rd9947;
	xor.b64  	%rd10050, %rd10043, %rd10032;
	and.b64  	%rd10051, %rd10050, %rd10049;
	xor.b64  	%rd10052, %rd10051, %rd10043;
	add.s64 	%rd10053, %rd9985, %rd10052;
	add.s64 	%rd10054, %rd10053, %rd10048;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8011,%dummy}, %rd10054;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8012}, %rd10054;
	}
	shf.r.wrap.b32 	%r8013, %r8012, %r8011, 28;
	shf.r.wrap.b32 	%r8014, %r8011, %r8012, 28;
	mov.b64 	%rd10055, {%r8014, %r8013};
	shf.l.wrap.b32 	%r8015, %r8011, %r8012, 30;
	shf.l.wrap.b32 	%r8016, %r8012, %r8011, 30;
	mov.b64 	%rd10056, {%r8016, %r8015};
	xor.b64  	%rd10057, %rd10056, %rd10055;
	shf.l.wrap.b32 	%r8017, %r8011, %r8012, 25;
	shf.l.wrap.b32 	%r8018, %r8012, %r8011, 25;
	mov.b64 	%rd10058, {%r8018, %r8017};
	xor.b64  	%rd10059, %rd10057, %rd10058;
	xor.b64  	%rd10060, %rd10054, %rd10032;
	xor.b64  	%rd10061, %rd10054, %rd10043;
	and.b64  	%rd10062, %rd10061, %rd10060;
	xor.b64  	%rd10063, %rd10062, %rd10054;
	add.s64 	%rd10064, %rd9998, %rd10063;
	add.s64 	%rd10065, %rd10064, %rd10059;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8019,%dummy}, %rd9999;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8020}, %rd9999;
	}
	shf.r.wrap.b32 	%r8021, %r8020, %r8019, 14;
	shf.r.wrap.b32 	%r8022, %r8019, %r8020, 14;
	mov.b64 	%rd10066, {%r8022, %r8021};
	shf.r.wrap.b32 	%r8023, %r8020, %r8019, 18;
	shf.r.wrap.b32 	%r8024, %r8019, %r8020, 18;
	mov.b64 	%rd10067, {%r8024, %r8023};
	xor.b64  	%rd10068, %rd10067, %rd10066;
	shf.l.wrap.b32 	%r8025, %r8019, %r8020, 23;
	shf.l.wrap.b32 	%r8026, %r8020, %r8019, 23;
	mov.b64 	%rd10069, {%r8026, %r8025};
	xor.b64  	%rd10070, %rd10068, %rd10069;
	xor.b64  	%rd10071, %rd9986, %rd9973;
	and.b64  	%rd10072, %rd9999, %rd10071;
	xor.b64  	%rd10073, %rd10072, %rd9973;
	add.s64 	%rd10074, %rd9594, %rd12839;
	add.s64 	%rd10075, %rd10074, %rd9960;
	add.s64 	%rd10076, %rd10075, %rd10073;
	add.s64 	%rd10077, %rd10076, %rd10070;
	add.s64 	%rd10078, %rd10077, %rd10032;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8027,%dummy}, %rd10065;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8028}, %rd10065;
	}
	shf.r.wrap.b32 	%r8029, %r8028, %r8027, 28;
	shf.r.wrap.b32 	%r8030, %r8027, %r8028, 28;
	mov.b64 	%rd10079, {%r8030, %r8029};
	shf.l.wrap.b32 	%r8031, %r8027, %r8028, 30;
	shf.l.wrap.b32 	%r8032, %r8028, %r8027, 30;
	mov.b64 	%rd10080, {%r8032, %r8031};
	xor.b64  	%rd10081, %rd10080, %rd10079;
	shf.l.wrap.b32 	%r8033, %r8027, %r8028, 25;
	shf.l.wrap.b32 	%r8034, %r8028, %r8027, 25;
	mov.b64 	%rd10082, {%r8034, %r8033};
	xor.b64  	%rd10083, %rd10081, %rd10082;
	xor.b64  	%rd10084, %rd10065, %rd10043;
	xor.b64  	%rd10085, %rd10065, %rd10054;
	and.b64  	%rd10086, %rd10085, %rd10084;
	xor.b64  	%rd10087, %rd10086, %rd10065;
	add.s64 	%rd10088, %rd10077, %rd10087;
	add.s64 	%rd10089, %rd10088, %rd10083;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8035,%dummy}, %rd10078;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8036}, %rd10078;
	}
	shf.r.wrap.b32 	%r8037, %r8036, %r8035, 14;
	shf.r.wrap.b32 	%r8038, %r8035, %r8036, 14;
	mov.b64 	%rd10090, {%r8038, %r8037};
	shf.r.wrap.b32 	%r8039, %r8036, %r8035, 18;
	shf.r.wrap.b32 	%r8040, %r8035, %r8036, 18;
	mov.b64 	%rd10091, {%r8040, %r8039};
	xor.b64  	%rd10092, %rd10091, %rd10090;
	shf.l.wrap.b32 	%r8041, %r8035, %r8036, 23;
	shf.l.wrap.b32 	%r8042, %r8036, %r8035, 23;
	mov.b64 	%rd10093, {%r8042, %r8041};
	xor.b64  	%rd10094, %rd10092, %rd10093;
	xor.b64  	%rd10095, %rd9999, %rd9986;
	and.b64  	%rd10096, %rd10078, %rd10095;
	xor.b64  	%rd10097, %rd10096, %rd9986;
	add.s64 	%rd10098, %rd9595, %rd12840;
	add.s64 	%rd10099, %rd10098, %rd9973;
	add.s64 	%rd10100, %rd10099, %rd10097;
	add.s64 	%rd10101, %rd10100, %rd10094;
	add.s64 	%rd10102, %rd10101, %rd10043;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8043,%dummy}, %rd10089;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8044}, %rd10089;
	}
	shf.r.wrap.b32 	%r8045, %r8044, %r8043, 28;
	shf.r.wrap.b32 	%r8046, %r8043, %r8044, 28;
	mov.b64 	%rd10103, {%r8046, %r8045};
	shf.l.wrap.b32 	%r8047, %r8043, %r8044, 30;
	shf.l.wrap.b32 	%r8048, %r8044, %r8043, 30;
	mov.b64 	%rd10104, {%r8048, %r8047};
	xor.b64  	%rd10105, %rd10104, %rd10103;
	shf.l.wrap.b32 	%r8049, %r8043, %r8044, 25;
	shf.l.wrap.b32 	%r8050, %r8044, %r8043, 25;
	mov.b64 	%rd10106, {%r8050, %r8049};
	xor.b64  	%rd10107, %rd10105, %rd10106;
	xor.b64  	%rd10108, %rd10089, %rd10054;
	xor.b64  	%rd10109, %rd10089, %rd10065;
	and.b64  	%rd10110, %rd10109, %rd10108;
	xor.b64  	%rd10111, %rd10110, %rd10089;
	add.s64 	%rd10112, %rd10101, %rd10111;
	add.s64 	%rd10113, %rd10112, %rd10107;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8051,%dummy}, %rd10102;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8052}, %rd10102;
	}
	shf.r.wrap.b32 	%r8053, %r8052, %r8051, 14;
	shf.r.wrap.b32 	%r8054, %r8051, %r8052, 14;
	mov.b64 	%rd10114, {%r8054, %r8053};
	shf.r.wrap.b32 	%r8055, %r8052, %r8051, 18;
	shf.r.wrap.b32 	%r8056, %r8051, %r8052, 18;
	mov.b64 	%rd10115, {%r8056, %r8055};
	xor.b64  	%rd10116, %rd10115, %rd10114;
	shf.l.wrap.b32 	%r8057, %r8051, %r8052, 23;
	shf.l.wrap.b32 	%r8058, %r8052, %r8051, 23;
	mov.b64 	%rd10117, {%r8058, %r8057};
	xor.b64  	%rd10118, %rd10116, %rd10117;
	xor.b64  	%rd10119, %rd10078, %rd9999;
	and.b64  	%rd10120, %rd10102, %rd10119;
	xor.b64  	%rd10121, %rd10120, %rd9999;
	add.s64 	%rd10122, %rd9596, %rd12841;
	add.s64 	%rd10123, %rd10122, %rd9986;
	add.s64 	%rd10124, %rd10123, %rd10121;
	add.s64 	%rd10125, %rd10124, %rd10118;
	add.s64 	%rd10126, %rd10125, %rd10054;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8059,%dummy}, %rd10113;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8060}, %rd10113;
	}
	shf.r.wrap.b32 	%r8061, %r8060, %r8059, 28;
	shf.r.wrap.b32 	%r8062, %r8059, %r8060, 28;
	mov.b64 	%rd10127, {%r8062, %r8061};
	shf.l.wrap.b32 	%r8063, %r8059, %r8060, 30;
	shf.l.wrap.b32 	%r8064, %r8060, %r8059, 30;
	mov.b64 	%rd10128, {%r8064, %r8063};
	xor.b64  	%rd10129, %rd10128, %rd10127;
	shf.l.wrap.b32 	%r8065, %r8059, %r8060, 25;
	shf.l.wrap.b32 	%r8066, %r8060, %r8059, 25;
	mov.b64 	%rd10130, {%r8066, %r8065};
	xor.b64  	%rd10131, %rd10129, %rd10130;
	xor.b64  	%rd10132, %rd10113, %rd10065;
	xor.b64  	%rd10133, %rd10113, %rd10089;
	and.b64  	%rd10134, %rd10133, %rd10132;
	xor.b64  	%rd10135, %rd10134, %rd10113;
	add.s64 	%rd10136, %rd10125, %rd10135;
	add.s64 	%rd10137, %rd10136, %rd10131;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8067,%dummy}, %rd10126;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8068}, %rd10126;
	}
	shf.r.wrap.b32 	%r8069, %r8068, %r8067, 14;
	shf.r.wrap.b32 	%r8070, %r8067, %r8068, 14;
	mov.b64 	%rd10138, {%r8070, %r8069};
	shf.r.wrap.b32 	%r8071, %r8068, %r8067, 18;
	shf.r.wrap.b32 	%r8072, %r8067, %r8068, 18;
	mov.b64 	%rd10139, {%r8072, %r8071};
	xor.b64  	%rd10140, %rd10139, %rd10138;
	shf.l.wrap.b32 	%r8073, %r8067, %r8068, 23;
	shf.l.wrap.b32 	%r8074, %r8068, %r8067, 23;
	mov.b64 	%rd10141, {%r8074, %r8073};
	xor.b64  	%rd10142, %rd10140, %rd10141;
	xor.b64  	%rd10143, %rd10102, %rd10078;
	and.b64  	%rd10144, %rd10126, %rd10143;
	xor.b64  	%rd10145, %rd10144, %rd10078;
	add.s64 	%rd10146, %rd10000, %rd10145;
	add.s64 	%rd10147, %rd10146, %rd10142;
	add.s64 	%rd10148, %rd10147, 128;
	add.s64 	%rd10149, %rd10148, %rd10065;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8075,%dummy}, %rd10137;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8076}, %rd10137;
	}
	shf.r.wrap.b32 	%r8077, %r8076, %r8075, 28;
	shf.r.wrap.b32 	%r8078, %r8075, %r8076, 28;
	mov.b64 	%rd10150, {%r8078, %r8077};
	shf.l.wrap.b32 	%r8079, %r8075, %r8076, 30;
	shf.l.wrap.b32 	%r8080, %r8076, %r8075, 30;
	mov.b64 	%rd10151, {%r8080, %r8079};
	xor.b64  	%rd10152, %rd10151, %rd10150;
	shf.l.wrap.b32 	%r8081, %r8075, %r8076, 25;
	shf.l.wrap.b32 	%r8082, %r8076, %r8075, 25;
	mov.b64 	%rd10153, {%r8082, %r8081};
	xor.b64  	%rd10154, %rd10152, %rd10153;
	xor.b64  	%rd10155, %rd10137, %rd10089;
	xor.b64  	%rd10156, %rd10137, %rd10113;
	and.b64  	%rd10157, %rd10156, %rd10155;
	xor.b64  	%rd10158, %rd10157, %rd10137;
	add.s64 	%rd10159, %rd10148, %rd10158;
	add.s64 	%rd10160, %rd10159, %rd10154;
	mov.u64 	%rd10161, 128;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8083,%dummy}, %rd10161;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8084}, %rd10161;
	}
	shf.r.wrap.b32 	%r8085, %r8084, %r8083, 19;
	shf.r.wrap.b32 	%r8086, %r8083, %r8084, 19;
	mov.b64 	%rd10162, {%r8086, %r8085};
	shf.l.wrap.b32 	%r8087, %r8083, %r8084, 3;
	shf.l.wrap.b32 	%r8088, %r8084, %r8083, 3;
	mov.b64 	%rd10163, {%r8088, %r8087};
	xor.b64  	%rd10164, %rd10162, %rd10163;
	xor.b64  	%rd10165, %rd10164, 2;
	add.s64 	%rd10166, %rd10002, %rd10165;
	add.s64 	%rd10167, %rd10166, %rd10001;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8089,%dummy}, %rd10167;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8090}, %rd10167;
	}
	shf.r.wrap.b32 	%r8091, %r8090, %r8089, 19;
	shf.r.wrap.b32 	%r8092, %r8089, %r8090, 19;
	mov.b64 	%rd10168, {%r8092, %r8091};
	shf.l.wrap.b32 	%r8093, %r8089, %r8090, 3;
	shf.l.wrap.b32 	%r8094, %r8090, %r8089, 3;
	mov.b64 	%rd10169, {%r8094, %r8093};
	shr.u64 	%rd10170, %rd10167, 6;
	xor.b64  	%rd10171, %rd10168, %rd10170;
	xor.b64  	%rd10172, %rd10171, %rd10169;
	add.s64 	%rd10173, %rd10004, %rd10172;
	add.s64 	%rd10174, %rd10173, %rd10003;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8095,%dummy}, %rd10174;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8096}, %rd10174;
	}
	shf.r.wrap.b32 	%r8097, %r8096, %r8095, 19;
	shf.r.wrap.b32 	%r8098, %r8095, %r8096, 19;
	mov.b64 	%rd10175, {%r8098, %r8097};
	shf.l.wrap.b32 	%r8099, %r8095, %r8096, 3;
	shf.l.wrap.b32 	%r8100, %r8096, %r8095, 3;
	mov.b64 	%rd10176, {%r8100, %r8099};
	shr.u64 	%rd10177, %rd10174, 6;
	xor.b64  	%rd10178, %rd10175, %rd10177;
	xor.b64  	%rd10179, %rd10178, %rd10176;
	add.s64 	%rd10180, %rd10006, %rd10179;
	add.s64 	%rd10181, %rd10180, %rd10005;
	add.s64 	%rd10182, %rd9588, %rd10007;
	add.s64 	%rd10183, %rd10182, %rd10008;
	add.s64 	%rd10184, %rd10183, 128;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8101,%dummy}, %rd10181;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8102}, %rd10181;
	}
	shf.r.wrap.b32 	%r8103, %r8102, %r8101, 19;
	shf.r.wrap.b32 	%r8104, %r8101, %r8102, 19;
	mov.b64 	%rd10185, {%r8104, %r8103};
	shf.l.wrap.b32 	%r8105, %r8101, %r8102, 3;
	shf.l.wrap.b32 	%r8106, %r8102, %r8101, 3;
	mov.b64 	%rd10186, {%r8106, %r8105};
	shr.u64 	%rd10187, %rd10181, 6;
	xor.b64  	%rd10188, %rd10185, %rd10187;
	xor.b64  	%rd10189, %rd10188, %rd10186;
	add.s64 	%rd10190, %rd10010, %rd10189;
	add.s64 	%rd10191, %rd10190, %rd10009;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8107,%dummy}, %rd10184;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8108}, %rd10184;
	}
	shf.r.wrap.b32 	%r8109, %r8108, %r8107, 19;
	shf.r.wrap.b32 	%r8110, %r8107, %r8108, 19;
	mov.b64 	%rd10192, {%r8110, %r8109};
	shf.l.wrap.b32 	%r8111, %r8107, %r8108, 3;
	shf.l.wrap.b32 	%r8112, %r8108, %r8107, 3;
	mov.b64 	%rd10193, {%r8112, %r8111};
	shr.u64 	%rd10194, %rd10184, 6;
	xor.b64  	%rd10195, %rd10192, %rd10194;
	xor.b64  	%rd10196, %rd10195, %rd10193;
	add.s64 	%rd10197, %rd10167, %rd9590;
	add.s64 	%rd10198, %rd10197, %rd10196;
	add.s64 	%rd10199, %rd10198, %rd10011;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8113,%dummy}, %rd10191;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8114}, %rd10191;
	}
	shf.r.wrap.b32 	%r8115, %r8114, %r8113, 19;
	shf.r.wrap.b32 	%r8116, %r8113, %r8114, 19;
	mov.b64 	%rd10200, {%r8116, %r8115};
	shf.l.wrap.b32 	%r8117, %r8113, %r8114, 3;
	shf.l.wrap.b32 	%r8118, %r8114, %r8113, 3;
	mov.b64 	%rd10201, {%r8118, %r8117};
	shr.u64 	%rd10202, %rd10191, 6;
	xor.b64  	%rd10203, %rd10200, %rd10202;
	xor.b64  	%rd10204, %rd10203, %rd10201;
	add.s64 	%rd10205, %rd10013, %rd10204;
	add.s64 	%rd10206, %rd10205, %rd10012;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8119,%dummy}, %rd10199;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8120}, %rd10199;
	}
	shf.r.wrap.b32 	%r8121, %r8120, %r8119, 19;
	shf.r.wrap.b32 	%r8122, %r8119, %r8120, 19;
	mov.b64 	%rd10207, {%r8122, %r8121};
	shf.l.wrap.b32 	%r8123, %r8119, %r8120, 3;
	shf.l.wrap.b32 	%r8124, %r8120, %r8119, 3;
	mov.b64 	%rd10208, {%r8124, %r8123};
	shr.u64 	%rd10209, %rd10199, 6;
	xor.b64  	%rd10210, %rd10207, %rd10209;
	xor.b64  	%rd10211, %rd10210, %rd10208;
	add.s64 	%rd10212, %rd10174, %rd9592;
	add.s64 	%rd10213, %rd10212, %rd10211;
	add.s64 	%rd10214, %rd10213, %rd10014;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8125,%dummy}, %rd10206;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8126}, %rd10206;
	}
	shf.r.wrap.b32 	%r8127, %r8126, %r8125, 19;
	shf.r.wrap.b32 	%r8128, %r8125, %r8126, 19;
	mov.b64 	%rd10215, {%r8128, %r8127};
	shf.l.wrap.b32 	%r8129, %r8125, %r8126, 3;
	shf.l.wrap.b32 	%r8130, %r8126, %r8125, 3;
	mov.b64 	%rd10216, {%r8130, %r8129};
	shr.u64 	%rd10217, %rd10206, 6;
	xor.b64  	%rd10218, %rd10215, %rd10217;
	xor.b64  	%rd10219, %rd10218, %rd10216;
	add.s64 	%rd10220, %rd10016, %rd10219;
	add.s64 	%rd10221, %rd10220, %rd10015;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8131,%dummy}, %rd10214;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8132}, %rd10214;
	}
	shf.r.wrap.b32 	%r8133, %r8132, %r8131, 19;
	shf.r.wrap.b32 	%r8134, %r8131, %r8132, 19;
	mov.b64 	%rd10222, {%r8134, %r8133};
	shf.l.wrap.b32 	%r8135, %r8131, %r8132, 3;
	shf.l.wrap.b32 	%r8136, %r8132, %r8131, 3;
	mov.b64 	%rd10223, {%r8136, %r8135};
	shr.u64 	%rd10224, %rd10214, 6;
	xor.b64  	%rd10225, %rd10222, %rd10224;
	xor.b64  	%rd10226, %rd10225, %rd10223;
	add.s64 	%rd10227, %rd10181, %rd9594;
	add.s64 	%rd10228, %rd10227, %rd10226;
	add.s64 	%rd10229, %rd10228, %rd10017;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8137,%dummy}, %rd10221;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8138}, %rd10221;
	}
	shf.r.wrap.b32 	%r8139, %r8138, %r8137, 19;
	shf.r.wrap.b32 	%r8140, %r8137, %r8138, 19;
	mov.b64 	%rd10230, {%r8140, %r8139};
	shf.l.wrap.b32 	%r8141, %r8137, %r8138, 3;
	shf.l.wrap.b32 	%r8142, %r8138, %r8137, 3;
	mov.b64 	%rd10231, {%r8142, %r8141};
	shr.u64 	%rd10232, %rd10221, 6;
	xor.b64  	%rd10233, %rd10230, %rd10232;
	xor.b64  	%rd10234, %rd10233, %rd10231;
	add.s64 	%rd10235, %rd10184, %rd9595;
	add.s64 	%rd10236, %rd10235, %rd10234;
	add.s64 	%rd10237, %rd10236, %rd10018;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8143,%dummy}, %rd10229;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8144}, %rd10229;
	}
	shf.r.wrap.b32 	%r8145, %r8144, %r8143, 19;
	shf.r.wrap.b32 	%r8146, %r8143, %r8144, 19;
	mov.b64 	%rd10238, {%r8146, %r8145};
	shf.l.wrap.b32 	%r8147, %r8143, %r8144, 3;
	shf.l.wrap.b32 	%r8148, %r8144, %r8143, 3;
	mov.b64 	%rd10239, {%r8148, %r8147};
	shr.u64 	%rd10240, %rd10229, 6;
	xor.b64  	%rd10241, %rd10238, %rd10240;
	xor.b64  	%rd10242, %rd10241, %rd10239;
	shf.r.wrap.b32 	%r8149, %r8084, %r8083, 1;
	shf.r.wrap.b32 	%r8150, %r8083, %r8084, 1;
	mov.b64 	%rd10243, {%r8150, %r8149};
	shf.r.wrap.b32 	%r8151, %r8084, %r8083, 8;
	shf.r.wrap.b32 	%r8152, %r8083, %r8084, 8;
	mov.b64 	%rd10244, {%r8152, %r8151};
	xor.b64  	%rd10245, %rd10243, %rd10244;
	xor.b64  	%rd10246, %rd10245, 1;
	add.s64 	%rd10247, %rd10191, %rd9596;
	add.s64 	%rd10248, %rd10247, %rd10242;
	add.s64 	%rd10249, %rd10248, %rd10246;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8153,%dummy}, %rd10237;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8154}, %rd10237;
	}
	shf.r.wrap.b32 	%r8155, %r8154, %r8153, 19;
	shf.r.wrap.b32 	%r8156, %r8153, %r8154, 19;
	mov.b64 	%rd10250, {%r8156, %r8155};
	shf.l.wrap.b32 	%r8157, %r8153, %r8154, 3;
	shf.l.wrap.b32 	%r8158, %r8154, %r8153, 3;
	mov.b64 	%rd10251, {%r8158, %r8157};
	shr.u64 	%rd10252, %rd10237, 6;
	xor.b64  	%rd10253, %rd10250, %rd10252;
	xor.b64  	%rd10254, %rd10253, %rd10251;
	add.s64 	%rd10255, %rd10199, %rd10254;
	add.s64 	%rd10256, %rd10255, %rd10019;
	add.s64 	%rd10257, %rd10256, 128;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8159,%dummy}, %rd10149;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8160}, %rd10149;
	}
	shf.r.wrap.b32 	%r8161, %r8160, %r8159, 14;
	shf.r.wrap.b32 	%r8162, %r8159, %r8160, 14;
	mov.b64 	%rd10258, {%r8162, %r8161};
	shf.r.wrap.b32 	%r8163, %r8160, %r8159, 18;
	shf.r.wrap.b32 	%r8164, %r8159, %r8160, 18;
	mov.b64 	%rd10259, {%r8164, %r8163};
	xor.b64  	%rd10260, %rd10259, %rd10258;
	shf.l.wrap.b32 	%r8165, %r8159, %r8160, 23;
	shf.l.wrap.b32 	%r8166, %r8160, %r8159, 23;
	mov.b64 	%rd10261, {%r8166, %r8165};
	xor.b64  	%rd10262, %rd10260, %rd10261;
	xor.b64  	%rd10263, %rd10126, %rd10102;
	and.b64  	%rd10264, %rd10149, %rd10263;
	xor.b64  	%rd10265, %rd10264, %rd10102;
	add.s64 	%rd10266, %rd10078, %rd12843;
	add.s64 	%rd10267, %rd10266, %rd10265;
	add.s64 	%rd10268, %rd10267, %rd9609;
	add.s64 	%rd10269, %rd10268, %rd10262;
	add.s64 	%rd10270, %rd10269, %rd10089;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8167,%dummy}, %rd10160;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8168}, %rd10160;
	}
	shf.r.wrap.b32 	%r8169, %r8168, %r8167, 28;
	shf.r.wrap.b32 	%r8170, %r8167, %r8168, 28;
	mov.b64 	%rd10271, {%r8170, %r8169};
	shf.l.wrap.b32 	%r8171, %r8167, %r8168, 30;
	shf.l.wrap.b32 	%r8172, %r8168, %r8167, 30;
	mov.b64 	%rd10272, {%r8172, %r8171};
	xor.b64  	%rd10273, %rd10272, %rd10271;
	shf.l.wrap.b32 	%r8173, %r8167, %r8168, 25;
	shf.l.wrap.b32 	%r8174, %r8168, %r8167, 25;
	mov.b64 	%rd10274, {%r8174, %r8173};
	xor.b64  	%rd10275, %rd10273, %rd10274;
	xor.b64  	%rd10276, %rd10160, %rd10113;
	xor.b64  	%rd10277, %rd10160, %rd10137;
	and.b64  	%rd10278, %rd10277, %rd10276;
	xor.b64  	%rd10279, %rd10278, %rd10160;
	add.s64 	%rd10280, %rd10269, %rd10279;
	add.s64 	%rd10281, %rd10280, %rd10275;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8175,%dummy}, %rd10270;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8176}, %rd10270;
	}
	shf.r.wrap.b32 	%r8177, %r8176, %r8175, 14;
	shf.r.wrap.b32 	%r8178, %r8175, %r8176, 14;
	mov.b64 	%rd10282, {%r8178, %r8177};
	shf.r.wrap.b32 	%r8179, %r8176, %r8175, 18;
	shf.r.wrap.b32 	%r8180, %r8175, %r8176, 18;
	mov.b64 	%rd10283, {%r8180, %r8179};
	xor.b64  	%rd10284, %rd10283, %rd10282;
	shf.l.wrap.b32 	%r8181, %r8175, %r8176, 23;
	shf.l.wrap.b32 	%r8182, %r8176, %r8175, 23;
	mov.b64 	%rd10285, {%r8182, %r8181};
	xor.b64  	%rd10286, %rd10284, %rd10285;
	xor.b64  	%rd10287, %rd10149, %rd10126;
	and.b64  	%rd10288, %rd10270, %rd10287;
	xor.b64  	%rd10289, %rd10288, %rd10126;
	add.s64 	%rd10290, %rd10102, %rd12844;
	add.s64 	%rd10291, %rd10290, %rd10167;
	add.s64 	%rd10292, %rd10291, %rd10289;
	add.s64 	%rd10293, %rd10292, %rd10286;
	add.s64 	%rd10294, %rd10293, %rd10113;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8183,%dummy}, %rd10281;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8184}, %rd10281;
	}
	shf.r.wrap.b32 	%r8185, %r8184, %r8183, 28;
	shf.r.wrap.b32 	%r8186, %r8183, %r8184, 28;
	mov.b64 	%rd10295, {%r8186, %r8185};
	shf.l.wrap.b32 	%r8187, %r8183, %r8184, 30;
	shf.l.wrap.b32 	%r8188, %r8184, %r8183, 30;
	mov.b64 	%rd10296, {%r8188, %r8187};
	xor.b64  	%rd10297, %rd10296, %rd10295;
	shf.l.wrap.b32 	%r8189, %r8183, %r8184, 25;
	shf.l.wrap.b32 	%r8190, %r8184, %r8183, 25;
	mov.b64 	%rd10298, {%r8190, %r8189};
	xor.b64  	%rd10299, %rd10297, %rd10298;
	xor.b64  	%rd10300, %rd10281, %rd10137;
	xor.b64  	%rd10301, %rd10281, %rd10160;
	and.b64  	%rd10302, %rd10301, %rd10300;
	xor.b64  	%rd10303, %rd10302, %rd10281;
	add.s64 	%rd10304, %rd10293, %rd10303;
	add.s64 	%rd10305, %rd10304, %rd10299;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8191,%dummy}, %rd10294;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8192}, %rd10294;
	}
	shf.r.wrap.b32 	%r8193, %r8192, %r8191, 14;
	shf.r.wrap.b32 	%r8194, %r8191, %r8192, 14;
	mov.b64 	%rd10306, {%r8194, %r8193};
	shf.r.wrap.b32 	%r8195, %r8192, %r8191, 18;
	shf.r.wrap.b32 	%r8196, %r8191, %r8192, 18;
	mov.b64 	%rd10307, {%r8196, %r8195};
	xor.b64  	%rd10308, %rd10307, %rd10306;
	shf.l.wrap.b32 	%r8197, %r8191, %r8192, 23;
	shf.l.wrap.b32 	%r8198, %r8192, %r8191, 23;
	mov.b64 	%rd10309, {%r8198, %r8197};
	xor.b64  	%rd10310, %rd10308, %rd10309;
	xor.b64  	%rd10311, %rd10270, %rd10149;
	and.b64  	%rd10312, %rd10294, %rd10311;
	xor.b64  	%rd10313, %rd10312, %rd10149;
	add.s64 	%rd10314, %rd10126, %rd12845;
	add.s64 	%rd10315, %rd10314, %rd9626;
	add.s64 	%rd10316, %rd10315, %rd10313;
	add.s64 	%rd10317, %rd10316, %rd10310;
	add.s64 	%rd10318, %rd10317, %rd10137;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8199,%dummy}, %rd10305;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8200}, %rd10305;
	}
	shf.r.wrap.b32 	%r8201, %r8200, %r8199, 28;
	shf.r.wrap.b32 	%r8202, %r8199, %r8200, 28;
	mov.b64 	%rd10319, {%r8202, %r8201};
	shf.l.wrap.b32 	%r8203, %r8199, %r8200, 30;
	shf.l.wrap.b32 	%r8204, %r8200, %r8199, 30;
	mov.b64 	%rd10320, {%r8204, %r8203};
	xor.b64  	%rd10321, %rd10320, %rd10319;
	shf.l.wrap.b32 	%r8205, %r8199, %r8200, 25;
	shf.l.wrap.b32 	%r8206, %r8200, %r8199, 25;
	mov.b64 	%rd10322, {%r8206, %r8205};
	xor.b64  	%rd10323, %rd10321, %rd10322;
	xor.b64  	%rd10324, %rd10305, %rd10160;
	xor.b64  	%rd10325, %rd10305, %rd10281;
	and.b64  	%rd10326, %rd10325, %rd10324;
	xor.b64  	%rd10327, %rd10326, %rd10305;
	add.s64 	%rd10328, %rd10317, %rd10327;
	add.s64 	%rd10329, %rd10328, %rd10323;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8207,%dummy}, %rd10318;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8208}, %rd10318;
	}
	shf.r.wrap.b32 	%r8209, %r8208, %r8207, 14;
	shf.r.wrap.b32 	%r8210, %r8207, %r8208, 14;
	mov.b64 	%rd10330, {%r8210, %r8209};
	shf.r.wrap.b32 	%r8211, %r8208, %r8207, 18;
	shf.r.wrap.b32 	%r8212, %r8207, %r8208, 18;
	mov.b64 	%rd10331, {%r8212, %r8211};
	xor.b64  	%rd10332, %rd10331, %rd10330;
	shf.l.wrap.b32 	%r8213, %r8207, %r8208, 23;
	shf.l.wrap.b32 	%r8214, %r8208, %r8207, 23;
	mov.b64 	%rd10333, {%r8214, %r8213};
	xor.b64  	%rd10334, %rd10332, %rd10333;
	xor.b64  	%rd10335, %rd10294, %rd10270;
	and.b64  	%rd10336, %rd10318, %rd10335;
	xor.b64  	%rd10337, %rd10336, %rd10270;
	add.s64 	%rd10338, %rd10149, %rd12846;
	add.s64 	%rd10339, %rd10338, %rd10174;
	add.s64 	%rd10340, %rd10339, %rd10337;
	add.s64 	%rd10341, %rd10340, %rd10334;
	add.s64 	%rd10342, %rd10341, %rd10160;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8215,%dummy}, %rd10329;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8216}, %rd10329;
	}
	shf.r.wrap.b32 	%r8217, %r8216, %r8215, 28;
	shf.r.wrap.b32 	%r8218, %r8215, %r8216, 28;
	mov.b64 	%rd10343, {%r8218, %r8217};
	shf.l.wrap.b32 	%r8219, %r8215, %r8216, 30;
	shf.l.wrap.b32 	%r8220, %r8216, %r8215, 30;
	mov.b64 	%rd10344, {%r8220, %r8219};
	xor.b64  	%rd10345, %rd10344, %rd10343;
	shf.l.wrap.b32 	%r8221, %r8215, %r8216, 25;
	shf.l.wrap.b32 	%r8222, %r8216, %r8215, 25;
	mov.b64 	%rd10346, {%r8222, %r8221};
	xor.b64  	%rd10347, %rd10345, %rd10346;
	xor.b64  	%rd10348, %rd10329, %rd10281;
	xor.b64  	%rd10349, %rd10329, %rd10305;
	and.b64  	%rd10350, %rd10349, %rd10348;
	xor.b64  	%rd10351, %rd10350, %rd10329;
	add.s64 	%rd10352, %rd10341, %rd10351;
	add.s64 	%rd10353, %rd10352, %rd10347;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8223,%dummy}, %rd10342;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8224}, %rd10342;
	}
	shf.r.wrap.b32 	%r8225, %r8224, %r8223, 14;
	shf.r.wrap.b32 	%r8226, %r8223, %r8224, 14;
	mov.b64 	%rd10354, {%r8226, %r8225};
	shf.r.wrap.b32 	%r8227, %r8224, %r8223, 18;
	shf.r.wrap.b32 	%r8228, %r8223, %r8224, 18;
	mov.b64 	%rd10355, {%r8228, %r8227};
	xor.b64  	%rd10356, %rd10355, %rd10354;
	shf.l.wrap.b32 	%r8229, %r8223, %r8224, 23;
	shf.l.wrap.b32 	%r8230, %r8224, %r8223, 23;
	mov.b64 	%rd10357, {%r8230, %r8229};
	xor.b64  	%rd10358, %rd10356, %rd10357;
	xor.b64  	%rd10359, %rd10318, %rd10294;
	and.b64  	%rd10360, %rd10342, %rd10359;
	xor.b64  	%rd10361, %rd10360, %rd10294;
	add.s64 	%rd10362, %rd9643, %rd12847;
	add.s64 	%rd10363, %rd10362, %rd10270;
	add.s64 	%rd10364, %rd10363, %rd10361;
	add.s64 	%rd10365, %rd10364, %rd10358;
	add.s64 	%rd10366, %rd10365, %rd10281;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8231,%dummy}, %rd10353;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8232}, %rd10353;
	}
	shf.r.wrap.b32 	%r8233, %r8232, %r8231, 28;
	shf.r.wrap.b32 	%r8234, %r8231, %r8232, 28;
	mov.b64 	%rd10367, {%r8234, %r8233};
	shf.l.wrap.b32 	%r8235, %r8231, %r8232, 30;
	shf.l.wrap.b32 	%r8236, %r8232, %r8231, 30;
	mov.b64 	%rd10368, {%r8236, %r8235};
	xor.b64  	%rd10369, %rd10368, %rd10367;
	shf.l.wrap.b32 	%r8237, %r8231, %r8232, 25;
	shf.l.wrap.b32 	%r8238, %r8232, %r8231, 25;
	mov.b64 	%rd10370, {%r8238, %r8237};
	xor.b64  	%rd10371, %rd10369, %rd10370;
	xor.b64  	%rd10372, %rd10353, %rd10305;
	xor.b64  	%rd10373, %rd10353, %rd10329;
	and.b64  	%rd10374, %rd10373, %rd10372;
	xor.b64  	%rd10375, %rd10374, %rd10353;
	add.s64 	%rd10376, %rd10365, %rd10375;
	add.s64 	%rd10377, %rd10376, %rd10371;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8239,%dummy}, %rd10366;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8240}, %rd10366;
	}
	shf.r.wrap.b32 	%r8241, %r8240, %r8239, 14;
	shf.r.wrap.b32 	%r8242, %r8239, %r8240, 14;
	mov.b64 	%rd10378, {%r8242, %r8241};
	shf.r.wrap.b32 	%r8243, %r8240, %r8239, 18;
	shf.r.wrap.b32 	%r8244, %r8239, %r8240, 18;
	mov.b64 	%rd10379, {%r8244, %r8243};
	xor.b64  	%rd10380, %rd10379, %rd10378;
	shf.l.wrap.b32 	%r8245, %r8239, %r8240, 23;
	shf.l.wrap.b32 	%r8246, %r8240, %r8239, 23;
	mov.b64 	%rd10381, {%r8246, %r8245};
	xor.b64  	%rd10382, %rd10380, %rd10381;
	xor.b64  	%rd10383, %rd10342, %rd10318;
	and.b64  	%rd10384, %rd10366, %rd10383;
	xor.b64  	%rd10385, %rd10384, %rd10318;
	add.s64 	%rd10386, %rd10181, %rd12848;
	add.s64 	%rd10387, %rd10386, %rd10294;
	add.s64 	%rd10388, %rd10387, %rd10385;
	add.s64 	%rd10389, %rd10388, %rd10382;
	add.s64 	%rd10390, %rd10389, %rd10305;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8247,%dummy}, %rd10377;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8248}, %rd10377;
	}
	shf.r.wrap.b32 	%r8249, %r8248, %r8247, 28;
	shf.r.wrap.b32 	%r8250, %r8247, %r8248, 28;
	mov.b64 	%rd10391, {%r8250, %r8249};
	shf.l.wrap.b32 	%r8251, %r8247, %r8248, 30;
	shf.l.wrap.b32 	%r8252, %r8248, %r8247, 30;
	mov.b64 	%rd10392, {%r8252, %r8251};
	xor.b64  	%rd10393, %rd10392, %rd10391;
	shf.l.wrap.b32 	%r8253, %r8247, %r8248, 25;
	shf.l.wrap.b32 	%r8254, %r8248, %r8247, 25;
	mov.b64 	%rd10394, {%r8254, %r8253};
	xor.b64  	%rd10395, %rd10393, %rd10394;
	xor.b64  	%rd10396, %rd10377, %rd10329;
	xor.b64  	%rd10397, %rd10377, %rd10353;
	and.b64  	%rd10398, %rd10397, %rd10396;
	xor.b64  	%rd10399, %rd10398, %rd10377;
	add.s64 	%rd10400, %rd10389, %rd10399;
	add.s64 	%rd10401, %rd10400, %rd10395;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8255,%dummy}, %rd10390;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8256}, %rd10390;
	}
	shf.r.wrap.b32 	%r8257, %r8256, %r8255, 14;
	shf.r.wrap.b32 	%r8258, %r8255, %r8256, 14;
	mov.b64 	%rd10402, {%r8258, %r8257};
	shf.r.wrap.b32 	%r8259, %r8256, %r8255, 18;
	shf.r.wrap.b32 	%r8260, %r8255, %r8256, 18;
	mov.b64 	%rd10403, {%r8260, %r8259};
	xor.b64  	%rd10404, %rd10403, %rd10402;
	shf.l.wrap.b32 	%r8261, %r8255, %r8256, 23;
	shf.l.wrap.b32 	%r8262, %r8256, %r8255, 23;
	mov.b64 	%rd10405, {%r8262, %r8261};
	xor.b64  	%rd10406, %rd10404, %rd10405;
	xor.b64  	%rd10407, %rd10366, %rd10342;
	and.b64  	%rd10408, %rd10390, %rd10407;
	xor.b64  	%rd10409, %rd10408, %rd10342;
	add.s64 	%rd10410, %rd10184, %rd12849;
	add.s64 	%rd10411, %rd10410, %rd10318;
	add.s64 	%rd10412, %rd10411, %rd10409;
	add.s64 	%rd10413, %rd10412, %rd10406;
	add.s64 	%rd10414, %rd10413, %rd10329;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8263,%dummy}, %rd10401;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8264}, %rd10401;
	}
	shf.r.wrap.b32 	%r8265, %r8264, %r8263, 28;
	shf.r.wrap.b32 	%r8266, %r8263, %r8264, 28;
	mov.b64 	%rd10415, {%r8266, %r8265};
	shf.l.wrap.b32 	%r8267, %r8263, %r8264, 30;
	shf.l.wrap.b32 	%r8268, %r8264, %r8263, 30;
	mov.b64 	%rd10416, {%r8268, %r8267};
	xor.b64  	%rd10417, %rd10416, %rd10415;
	shf.l.wrap.b32 	%r8269, %r8263, %r8264, 25;
	shf.l.wrap.b32 	%r8270, %r8264, %r8263, 25;
	mov.b64 	%rd10418, {%r8270, %r8269};
	xor.b64  	%rd10419, %rd10417, %rd10418;
	xor.b64  	%rd10420, %rd10401, %rd10353;
	xor.b64  	%rd10421, %rd10401, %rd10377;
	and.b64  	%rd10422, %rd10421, %rd10420;
	xor.b64  	%rd10423, %rd10422, %rd10401;
	add.s64 	%rd10424, %rd10413, %rd10423;
	add.s64 	%rd10425, %rd10424, %rd10419;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8271,%dummy}, %rd10414;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8272}, %rd10414;
	}
	shf.r.wrap.b32 	%r8273, %r8272, %r8271, 14;
	shf.r.wrap.b32 	%r8274, %r8271, %r8272, 14;
	mov.b64 	%rd10426, {%r8274, %r8273};
	shf.r.wrap.b32 	%r8275, %r8272, %r8271, 18;
	shf.r.wrap.b32 	%r8276, %r8271, %r8272, 18;
	mov.b64 	%rd10427, {%r8276, %r8275};
	xor.b64  	%rd10428, %rd10427, %rd10426;
	shf.l.wrap.b32 	%r8277, %r8271, %r8272, 23;
	shf.l.wrap.b32 	%r8278, %r8272, %r8271, 23;
	mov.b64 	%rd10429, {%r8278, %r8277};
	xor.b64  	%rd10430, %rd10428, %rd10429;
	xor.b64  	%rd10431, %rd10390, %rd10366;
	and.b64  	%rd10432, %rd10414, %rd10431;
	xor.b64  	%rd10433, %rd10432, %rd10366;
	add.s64 	%rd10434, %rd10191, %rd12850;
	add.s64 	%rd10435, %rd10434, %rd10342;
	add.s64 	%rd10436, %rd10435, %rd10433;
	add.s64 	%rd10437, %rd10436, %rd10430;
	add.s64 	%rd10438, %rd10437, %rd10353;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8279,%dummy}, %rd10425;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8280}, %rd10425;
	}
	shf.r.wrap.b32 	%r8281, %r8280, %r8279, 28;
	shf.r.wrap.b32 	%r8282, %r8279, %r8280, 28;
	mov.b64 	%rd10439, {%r8282, %r8281};
	shf.l.wrap.b32 	%r8283, %r8279, %r8280, 30;
	shf.l.wrap.b32 	%r8284, %r8280, %r8279, 30;
	mov.b64 	%rd10440, {%r8284, %r8283};
	xor.b64  	%rd10441, %rd10440, %rd10439;
	shf.l.wrap.b32 	%r8285, %r8279, %r8280, 25;
	shf.l.wrap.b32 	%r8286, %r8280, %r8279, 25;
	mov.b64 	%rd10442, {%r8286, %r8285};
	xor.b64  	%rd10443, %rd10441, %rd10442;
	xor.b64  	%rd10444, %rd10425, %rd10377;
	xor.b64  	%rd10445, %rd10425, %rd10401;
	and.b64  	%rd10446, %rd10445, %rd10444;
	xor.b64  	%rd10447, %rd10446, %rd10425;
	add.s64 	%rd10448, %rd10437, %rd10447;
	add.s64 	%rd10449, %rd10448, %rd10443;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8287,%dummy}, %rd10438;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8288}, %rd10438;
	}
	shf.r.wrap.b32 	%r8289, %r8288, %r8287, 14;
	shf.r.wrap.b32 	%r8290, %r8287, %r8288, 14;
	mov.b64 	%rd10450, {%r8290, %r8289};
	shf.r.wrap.b32 	%r8291, %r8288, %r8287, 18;
	shf.r.wrap.b32 	%r8292, %r8287, %r8288, 18;
	mov.b64 	%rd10451, {%r8292, %r8291};
	xor.b64  	%rd10452, %rd10451, %rd10450;
	shf.l.wrap.b32 	%r8293, %r8287, %r8288, 23;
	shf.l.wrap.b32 	%r8294, %r8288, %r8287, 23;
	mov.b64 	%rd10453, {%r8294, %r8293};
	xor.b64  	%rd10454, %rd10452, %rd10453;
	xor.b64  	%rd10455, %rd10414, %rd10390;
	and.b64  	%rd10456, %rd10438, %rd10455;
	xor.b64  	%rd10457, %rd10456, %rd10390;
	add.s64 	%rd10458, %rd10199, %rd12851;
	add.s64 	%rd10459, %rd10458, %rd10366;
	add.s64 	%rd10460, %rd10459, %rd10457;
	add.s64 	%rd10461, %rd10460, %rd10454;
	add.s64 	%rd10462, %rd10461, %rd10377;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8295,%dummy}, %rd10449;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8296}, %rd10449;
	}
	shf.r.wrap.b32 	%r8297, %r8296, %r8295, 28;
	shf.r.wrap.b32 	%r8298, %r8295, %r8296, 28;
	mov.b64 	%rd10463, {%r8298, %r8297};
	shf.l.wrap.b32 	%r8299, %r8295, %r8296, 30;
	shf.l.wrap.b32 	%r8300, %r8296, %r8295, 30;
	mov.b64 	%rd10464, {%r8300, %r8299};
	xor.b64  	%rd10465, %rd10464, %rd10463;
	shf.l.wrap.b32 	%r8301, %r8295, %r8296, 25;
	shf.l.wrap.b32 	%r8302, %r8296, %r8295, 25;
	mov.b64 	%rd10466, {%r8302, %r8301};
	xor.b64  	%rd10467, %rd10465, %rd10466;
	xor.b64  	%rd10468, %rd10449, %rd10401;
	xor.b64  	%rd10469, %rd10449, %rd10425;
	and.b64  	%rd10470, %rd10469, %rd10468;
	xor.b64  	%rd10471, %rd10470, %rd10449;
	add.s64 	%rd10472, %rd10461, %rd10471;
	add.s64 	%rd10473, %rd10472, %rd10467;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8303,%dummy}, %rd10462;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8304}, %rd10462;
	}
	shf.r.wrap.b32 	%r8305, %r8304, %r8303, 14;
	shf.r.wrap.b32 	%r8306, %r8303, %r8304, 14;
	mov.b64 	%rd10474, {%r8306, %r8305};
	shf.r.wrap.b32 	%r8307, %r8304, %r8303, 18;
	shf.r.wrap.b32 	%r8308, %r8303, %r8304, 18;
	mov.b64 	%rd10475, {%r8308, %r8307};
	xor.b64  	%rd10476, %rd10475, %rd10474;
	shf.l.wrap.b32 	%r8309, %r8303, %r8304, 23;
	shf.l.wrap.b32 	%r8310, %r8304, %r8303, 23;
	mov.b64 	%rd10477, {%r8310, %r8309};
	xor.b64  	%rd10478, %rd10476, %rd10477;
	xor.b64  	%rd10479, %rd10438, %rd10414;
	and.b64  	%rd10480, %rd10462, %rd10479;
	xor.b64  	%rd10481, %rd10480, %rd10414;
	add.s64 	%rd10482, %rd10206, %rd12852;
	add.s64 	%rd10483, %rd10482, %rd10390;
	add.s64 	%rd10484, %rd10483, %rd10481;
	add.s64 	%rd10485, %rd10484, %rd10478;
	add.s64 	%rd10486, %rd10485, %rd10401;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8311,%dummy}, %rd10473;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8312}, %rd10473;
	}
	shf.r.wrap.b32 	%r8313, %r8312, %r8311, 28;
	shf.r.wrap.b32 	%r8314, %r8311, %r8312, 28;
	mov.b64 	%rd10487, {%r8314, %r8313};
	shf.l.wrap.b32 	%r8315, %r8311, %r8312, 30;
	shf.l.wrap.b32 	%r8316, %r8312, %r8311, 30;
	mov.b64 	%rd10488, {%r8316, %r8315};
	xor.b64  	%rd10489, %rd10488, %rd10487;
	shf.l.wrap.b32 	%r8317, %r8311, %r8312, 25;
	shf.l.wrap.b32 	%r8318, %r8312, %r8311, 25;
	mov.b64 	%rd10490, {%r8318, %r8317};
	xor.b64  	%rd10491, %rd10489, %rd10490;
	xor.b64  	%rd10492, %rd10473, %rd10425;
	xor.b64  	%rd10493, %rd10473, %rd10449;
	and.b64  	%rd10494, %rd10493, %rd10492;
	xor.b64  	%rd10495, %rd10494, %rd10473;
	add.s64 	%rd10496, %rd10485, %rd10495;
	add.s64 	%rd10497, %rd10496, %rd10491;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8319,%dummy}, %rd10486;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8320}, %rd10486;
	}
	shf.r.wrap.b32 	%r8321, %r8320, %r8319, 14;
	shf.r.wrap.b32 	%r8322, %r8319, %r8320, 14;
	mov.b64 	%rd10498, {%r8322, %r8321};
	shf.r.wrap.b32 	%r8323, %r8320, %r8319, 18;
	shf.r.wrap.b32 	%r8324, %r8319, %r8320, 18;
	mov.b64 	%rd10499, {%r8324, %r8323};
	xor.b64  	%rd10500, %rd10499, %rd10498;
	shf.l.wrap.b32 	%r8325, %r8319, %r8320, 23;
	shf.l.wrap.b32 	%r8326, %r8320, %r8319, 23;
	mov.b64 	%rd10501, {%r8326, %r8325};
	xor.b64  	%rd10502, %rd10500, %rd10501;
	xor.b64  	%rd10503, %rd10462, %rd10438;
	and.b64  	%rd10504, %rd10486, %rd10503;
	xor.b64  	%rd10505, %rd10504, %rd10438;
	add.s64 	%rd10506, %rd10214, %rd12853;
	add.s64 	%rd10507, %rd10506, %rd10414;
	add.s64 	%rd10508, %rd10507, %rd10505;
	add.s64 	%rd10509, %rd10508, %rd10502;
	add.s64 	%rd10510, %rd10509, %rd10425;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8327,%dummy}, %rd10497;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8328}, %rd10497;
	}
	shf.r.wrap.b32 	%r8329, %r8328, %r8327, 28;
	shf.r.wrap.b32 	%r8330, %r8327, %r8328, 28;
	mov.b64 	%rd10511, {%r8330, %r8329};
	shf.l.wrap.b32 	%r8331, %r8327, %r8328, 30;
	shf.l.wrap.b32 	%r8332, %r8328, %r8327, 30;
	mov.b64 	%rd10512, {%r8332, %r8331};
	xor.b64  	%rd10513, %rd10512, %rd10511;
	shf.l.wrap.b32 	%r8333, %r8327, %r8328, 25;
	shf.l.wrap.b32 	%r8334, %r8328, %r8327, 25;
	mov.b64 	%rd10514, {%r8334, %r8333};
	xor.b64  	%rd10515, %rd10513, %rd10514;
	xor.b64  	%rd10516, %rd10497, %rd10449;
	xor.b64  	%rd10517, %rd10497, %rd10473;
	and.b64  	%rd10518, %rd10517, %rd10516;
	xor.b64  	%rd10519, %rd10518, %rd10497;
	add.s64 	%rd10520, %rd10509, %rd10519;
	add.s64 	%rd10521, %rd10520, %rd10515;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8335,%dummy}, %rd10510;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8336}, %rd10510;
	}
	shf.r.wrap.b32 	%r8337, %r8336, %r8335, 14;
	shf.r.wrap.b32 	%r8338, %r8335, %r8336, 14;
	mov.b64 	%rd10522, {%r8338, %r8337};
	shf.r.wrap.b32 	%r8339, %r8336, %r8335, 18;
	shf.r.wrap.b32 	%r8340, %r8335, %r8336, 18;
	mov.b64 	%rd10523, {%r8340, %r8339};
	xor.b64  	%rd10524, %rd10523, %rd10522;
	shf.l.wrap.b32 	%r8341, %r8335, %r8336, 23;
	shf.l.wrap.b32 	%r8342, %r8336, %r8335, 23;
	mov.b64 	%rd10525, {%r8342, %r8341};
	xor.b64  	%rd10526, %rd10524, %rd10525;
	xor.b64  	%rd10527, %rd10486, %rd10462;
	and.b64  	%rd10528, %rd10510, %rd10527;
	xor.b64  	%rd10529, %rd10528, %rd10462;
	add.s64 	%rd10530, %rd10221, %rd12854;
	add.s64 	%rd10531, %rd10530, %rd10438;
	add.s64 	%rd10532, %rd10531, %rd10529;
	add.s64 	%rd10533, %rd10532, %rd10526;
	add.s64 	%rd10534, %rd10533, %rd10449;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8343,%dummy}, %rd10521;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8344}, %rd10521;
	}
	shf.r.wrap.b32 	%r8345, %r8344, %r8343, 28;
	shf.r.wrap.b32 	%r8346, %r8343, %r8344, 28;
	mov.b64 	%rd10535, {%r8346, %r8345};
	shf.l.wrap.b32 	%r8347, %r8343, %r8344, 30;
	shf.l.wrap.b32 	%r8348, %r8344, %r8343, 30;
	mov.b64 	%rd10536, {%r8348, %r8347};
	xor.b64  	%rd10537, %rd10536, %rd10535;
	shf.l.wrap.b32 	%r8349, %r8343, %r8344, 25;
	shf.l.wrap.b32 	%r8350, %r8344, %r8343, 25;
	mov.b64 	%rd10538, {%r8350, %r8349};
	xor.b64  	%rd10539, %rd10537, %rd10538;
	xor.b64  	%rd10540, %rd10521, %rd10473;
	xor.b64  	%rd10541, %rd10521, %rd10497;
	and.b64  	%rd10542, %rd10541, %rd10540;
	xor.b64  	%rd10543, %rd10542, %rd10521;
	add.s64 	%rd10544, %rd10533, %rd10543;
	add.s64 	%rd10545, %rd10544, %rd10539;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8351,%dummy}, %rd10534;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8352}, %rd10534;
	}
	shf.r.wrap.b32 	%r8353, %r8352, %r8351, 14;
	shf.r.wrap.b32 	%r8354, %r8351, %r8352, 14;
	mov.b64 	%rd10546, {%r8354, %r8353};
	shf.r.wrap.b32 	%r8355, %r8352, %r8351, 18;
	shf.r.wrap.b32 	%r8356, %r8351, %r8352, 18;
	mov.b64 	%rd10547, {%r8356, %r8355};
	xor.b64  	%rd10548, %rd10547, %rd10546;
	shf.l.wrap.b32 	%r8357, %r8351, %r8352, 23;
	shf.l.wrap.b32 	%r8358, %r8352, %r8351, 23;
	mov.b64 	%rd10549, {%r8358, %r8357};
	xor.b64  	%rd10550, %rd10548, %rd10549;
	xor.b64  	%rd10551, %rd10510, %rd10486;
	and.b64  	%rd10552, %rd10534, %rd10551;
	xor.b64  	%rd10553, %rd10552, %rd10486;
	add.s64 	%rd10554, %rd10229, %rd12725;
	add.s64 	%rd10555, %rd10554, %rd10462;
	add.s64 	%rd10556, %rd10555, %rd10553;
	add.s64 	%rd10557, %rd10556, %rd10550;
	add.s64 	%rd10558, %rd10557, %rd10473;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8359,%dummy}, %rd10545;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8360}, %rd10545;
	}
	shf.r.wrap.b32 	%r8361, %r8360, %r8359, 28;
	shf.r.wrap.b32 	%r8362, %r8359, %r8360, 28;
	mov.b64 	%rd10559, {%r8362, %r8361};
	shf.l.wrap.b32 	%r8363, %r8359, %r8360, 30;
	shf.l.wrap.b32 	%r8364, %r8360, %r8359, 30;
	mov.b64 	%rd10560, {%r8364, %r8363};
	xor.b64  	%rd10561, %rd10560, %rd10559;
	shf.l.wrap.b32 	%r8365, %r8359, %r8360, 25;
	shf.l.wrap.b32 	%r8366, %r8360, %r8359, 25;
	mov.b64 	%rd10562, {%r8366, %r8365};
	xor.b64  	%rd10563, %rd10561, %rd10562;
	xor.b64  	%rd10564, %rd10545, %rd10497;
	xor.b64  	%rd10565, %rd10545, %rd10521;
	and.b64  	%rd10566, %rd10565, %rd10564;
	xor.b64  	%rd10567, %rd10566, %rd10545;
	add.s64 	%rd10568, %rd10557, %rd10567;
	add.s64 	%rd10569, %rd10568, %rd10563;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8367,%dummy}, %rd10558;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8368}, %rd10558;
	}
	shf.r.wrap.b32 	%r8369, %r8368, %r8367, 14;
	shf.r.wrap.b32 	%r8370, %r8367, %r8368, 14;
	mov.b64 	%rd10570, {%r8370, %r8369};
	shf.r.wrap.b32 	%r8371, %r8368, %r8367, 18;
	shf.r.wrap.b32 	%r8372, %r8367, %r8368, 18;
	mov.b64 	%rd10571, {%r8372, %r8371};
	xor.b64  	%rd10572, %rd10571, %rd10570;
	shf.l.wrap.b32 	%r8373, %r8367, %r8368, 23;
	shf.l.wrap.b32 	%r8374, %r8368, %r8367, 23;
	mov.b64 	%rd10573, {%r8374, %r8373};
	xor.b64  	%rd10574, %rd10572, %rd10573;
	xor.b64  	%rd10575, %rd10534, %rd10510;
	and.b64  	%rd10576, %rd10558, %rd10575;
	xor.b64  	%rd10577, %rd10576, %rd10510;
	add.s64 	%rd10578, %rd10237, %rd12726;
	add.s64 	%rd10579, %rd10578, %rd10486;
	add.s64 	%rd10580, %rd10579, %rd10577;
	add.s64 	%rd10581, %rd10580, %rd10574;
	add.s64 	%rd10582, %rd10581, %rd10497;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8375,%dummy}, %rd10569;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8376}, %rd10569;
	}
	shf.r.wrap.b32 	%r8377, %r8376, %r8375, 28;
	shf.r.wrap.b32 	%r8378, %r8375, %r8376, 28;
	mov.b64 	%rd10583, {%r8378, %r8377};
	shf.l.wrap.b32 	%r8379, %r8375, %r8376, 30;
	shf.l.wrap.b32 	%r8380, %r8376, %r8375, 30;
	mov.b64 	%rd10584, {%r8380, %r8379};
	xor.b64  	%rd10585, %rd10584, %rd10583;
	shf.l.wrap.b32 	%r8381, %r8375, %r8376, 25;
	shf.l.wrap.b32 	%r8382, %r8376, %r8375, 25;
	mov.b64 	%rd10586, {%r8382, %r8381};
	xor.b64  	%rd10587, %rd10585, %rd10586;
	xor.b64  	%rd10588, %rd10569, %rd10521;
	xor.b64  	%rd10589, %rd10569, %rd10545;
	and.b64  	%rd10590, %rd10589, %rd10588;
	xor.b64  	%rd10591, %rd10590, %rd10569;
	add.s64 	%rd10592, %rd10581, %rd10591;
	add.s64 	%rd10593, %rd10592, %rd10587;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8383,%dummy}, %rd10582;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8384}, %rd10582;
	}
	shf.r.wrap.b32 	%r8385, %r8384, %r8383, 14;
	shf.r.wrap.b32 	%r8386, %r8383, %r8384, 14;
	mov.b64 	%rd10594, {%r8386, %r8385};
	shf.r.wrap.b32 	%r8387, %r8384, %r8383, 18;
	shf.r.wrap.b32 	%r8388, %r8383, %r8384, 18;
	mov.b64 	%rd10595, {%r8388, %r8387};
	xor.b64  	%rd10596, %rd10595, %rd10594;
	shf.l.wrap.b32 	%r8389, %r8383, %r8384, 23;
	shf.l.wrap.b32 	%r8390, %r8384, %r8383, 23;
	mov.b64 	%rd10597, {%r8390, %r8389};
	xor.b64  	%rd10598, %rd10596, %rd10597;
	xor.b64  	%rd10599, %rd10558, %rd10534;
	and.b64  	%rd10600, %rd10582, %rd10599;
	xor.b64  	%rd10601, %rd10600, %rd10534;
	add.s64 	%rd10602, %rd10249, %rd12727;
	add.s64 	%rd10603, %rd10602, %rd10510;
	add.s64 	%rd10604, %rd10603, %rd10601;
	add.s64 	%rd10605, %rd10604, %rd10598;
	add.s64 	%rd10606, %rd10605, %rd10521;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8391,%dummy}, %rd10593;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8392}, %rd10593;
	}
	shf.r.wrap.b32 	%r8393, %r8392, %r8391, 28;
	shf.r.wrap.b32 	%r8394, %r8391, %r8392, 28;
	mov.b64 	%rd10607, {%r8394, %r8393};
	shf.l.wrap.b32 	%r8395, %r8391, %r8392, 30;
	shf.l.wrap.b32 	%r8396, %r8392, %r8391, 30;
	mov.b64 	%rd10608, {%r8396, %r8395};
	xor.b64  	%rd10609, %rd10608, %rd10607;
	shf.l.wrap.b32 	%r8397, %r8391, %r8392, 25;
	shf.l.wrap.b32 	%r8398, %r8392, %r8391, 25;
	mov.b64 	%rd10610, {%r8398, %r8397};
	xor.b64  	%rd10611, %rd10609, %rd10610;
	xor.b64  	%rd10612, %rd10593, %rd10545;
	xor.b64  	%rd10613, %rd10593, %rd10569;
	and.b64  	%rd10614, %rd10613, %rd10612;
	xor.b64  	%rd10615, %rd10614, %rd10593;
	add.s64 	%rd10616, %rd10605, %rd10615;
	add.s64 	%rd10617, %rd10616, %rd10611;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8399,%dummy}, %rd10606;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8400}, %rd10606;
	}
	shf.r.wrap.b32 	%r8401, %r8400, %r8399, 14;
	shf.r.wrap.b32 	%r8402, %r8399, %r8400, 14;
	mov.b64 	%rd10618, {%r8402, %r8401};
	shf.r.wrap.b32 	%r8403, %r8400, %r8399, 18;
	shf.r.wrap.b32 	%r8404, %r8399, %r8400, 18;
	mov.b64 	%rd10619, {%r8404, %r8403};
	xor.b64  	%rd10620, %rd10619, %rd10618;
	shf.l.wrap.b32 	%r8405, %r8399, %r8400, 23;
	shf.l.wrap.b32 	%r8406, %r8400, %r8399, 23;
	mov.b64 	%rd10621, {%r8406, %r8405};
	xor.b64  	%rd10622, %rd10620, %rd10621;
	xor.b64  	%rd10623, %rd10582, %rd10558;
	and.b64  	%rd10624, %rd10606, %rd10623;
	xor.b64  	%rd10625, %rd10624, %rd10558;
	add.s64 	%rd10626, %rd10257, %rd12728;
	add.s64 	%rd10627, %rd10626, %rd10534;
	add.s64 	%rd10628, %rd10627, %rd10625;
	add.s64 	%rd10629, %rd10628, %rd10622;
	add.s64 	%rd10630, %rd10629, %rd10545;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8407,%dummy}, %rd10617;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8408}, %rd10617;
	}
	shf.r.wrap.b32 	%r8409, %r8408, %r8407, 28;
	shf.r.wrap.b32 	%r8410, %r8407, %r8408, 28;
	mov.b64 	%rd10631, {%r8410, %r8409};
	shf.l.wrap.b32 	%r8411, %r8407, %r8408, 30;
	shf.l.wrap.b32 	%r8412, %r8408, %r8407, 30;
	mov.b64 	%rd10632, {%r8412, %r8411};
	xor.b64  	%rd10633, %rd10632, %rd10631;
	shf.l.wrap.b32 	%r8413, %r8407, %r8408, 25;
	shf.l.wrap.b32 	%r8414, %r8408, %r8407, 25;
	mov.b64 	%rd10634, {%r8414, %r8413};
	xor.b64  	%rd10635, %rd10633, %rd10634;
	xor.b64  	%rd10636, %rd10617, %rd10569;
	xor.b64  	%rd10637, %rd10617, %rd10593;
	and.b64  	%rd10638, %rd10637, %rd10636;
	xor.b64  	%rd10639, %rd10638, %rd10617;
	add.s64 	%rd10640, %rd10629, %rd10639;
	add.s64 	%rd10641, %rd10640, %rd10635;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8415,%dummy}, %rd10249;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8416}, %rd10249;
	}
	shf.r.wrap.b32 	%r8417, %r8416, %r8415, 19;
	shf.r.wrap.b32 	%r8418, %r8415, %r8416, 19;
	mov.b64 	%rd10642, {%r8418, %r8417};
	shf.l.wrap.b32 	%r8419, %r8415, %r8416, 3;
	shf.l.wrap.b32 	%r8420, %r8416, %r8415, 3;
	mov.b64 	%rd10643, {%r8420, %r8419};
	shr.u64 	%rd10644, %rd10249, 6;
	xor.b64  	%rd10645, %rd10642, %rd10644;
	xor.b64  	%rd10646, %rd10645, %rd10643;
	shf.r.wrap.b32 	%r8421, %r8090, %r8089, 1;
	shf.r.wrap.b32 	%r8422, %r8089, %r8090, 1;
	mov.b64 	%rd10647, {%r8422, %r8421};
	shf.r.wrap.b32 	%r8423, %r8090, %r8089, 8;
	shf.r.wrap.b32 	%r8424, %r8089, %r8090, 8;
	mov.b64 	%rd10648, {%r8424, %r8423};
	shr.u64 	%rd10649, %rd10167, 7;
	xor.b64  	%rd10650, %rd10647, %rd10649;
	xor.b64  	%rd10651, %rd10650, %rd10648;
	add.s64 	%rd10652, %rd10206, %rd9609;
	add.s64 	%rd10653, %rd10652, %rd10646;
	add.s64 	%rd10654, %rd10653, %rd10651;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8425,%dummy}, %rd10257;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8426}, %rd10257;
	}
	shf.r.wrap.b32 	%r8427, %r8426, %r8425, 19;
	shf.r.wrap.b32 	%r8428, %r8425, %r8426, 19;
	mov.b64 	%rd10655, {%r8428, %r8427};
	shf.l.wrap.b32 	%r8429, %r8425, %r8426, 3;
	shf.l.wrap.b32 	%r8430, %r8426, %r8425, 3;
	mov.b64 	%rd10656, {%r8430, %r8429};
	shr.u64 	%rd10657, %rd10257, 6;
	xor.b64  	%rd10658, %rd10655, %rd10657;
	xor.b64  	%rd10659, %rd10658, %rd10656;
	add.s64 	%rd10660, %rd10214, %rd10167;
	add.s64 	%rd10661, %rd10660, %rd10659;
	add.s64 	%rd10662, %rd10661, %rd10020;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8431,%dummy}, %rd10654;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8432}, %rd10654;
	}
	shf.r.wrap.b32 	%r8433, %r8432, %r8431, 19;
	shf.r.wrap.b32 	%r8434, %r8431, %r8432, 19;
	mov.b64 	%rd10663, {%r8434, %r8433};
	shf.l.wrap.b32 	%r8435, %r8431, %r8432, 3;
	shf.l.wrap.b32 	%r8436, %r8432, %r8431, 3;
	mov.b64 	%rd10664, {%r8436, %r8435};
	shr.u64 	%rd10665, %rd10654, 6;
	xor.b64  	%rd10666, %rd10663, %rd10665;
	xor.b64  	%rd10667, %rd10666, %rd10664;
	shf.r.wrap.b32 	%r8437, %r8096, %r8095, 1;
	shf.r.wrap.b32 	%r8438, %r8095, %r8096, 1;
	mov.b64 	%rd10668, {%r8438, %r8437};
	shf.r.wrap.b32 	%r8439, %r8096, %r8095, 8;
	shf.r.wrap.b32 	%r8440, %r8095, %r8096, 8;
	mov.b64 	%rd10669, {%r8440, %r8439};
	shr.u64 	%rd10670, %rd10174, 7;
	xor.b64  	%rd10671, %rd10668, %rd10670;
	xor.b64  	%rd10672, %rd10671, %rd10669;
	add.s64 	%rd10673, %rd10221, %rd9626;
	add.s64 	%rd10674, %rd10673, %rd10667;
	add.s64 	%rd10675, %rd10674, %rd10672;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8441,%dummy}, %rd10662;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8442}, %rd10662;
	}
	shf.r.wrap.b32 	%r8443, %r8442, %r8441, 19;
	shf.r.wrap.b32 	%r8444, %r8441, %r8442, 19;
	mov.b64 	%rd10676, {%r8444, %r8443};
	shf.l.wrap.b32 	%r8445, %r8441, %r8442, 3;
	shf.l.wrap.b32 	%r8446, %r8442, %r8441, 3;
	mov.b64 	%rd10677, {%r8446, %r8445};
	shr.u64 	%rd10678, %rd10662, 6;
	xor.b64  	%rd10679, %rd10676, %rd10678;
	xor.b64  	%rd10680, %rd10679, %rd10677;
	add.s64 	%rd10681, %rd10229, %rd10174;
	add.s64 	%rd10682, %rd10681, %rd10680;
	add.s64 	%rd10683, %rd10682, %rd10021;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8447,%dummy}, %rd10675;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8448}, %rd10675;
	}
	shf.r.wrap.b32 	%r8449, %r8448, %r8447, 19;
	shf.r.wrap.b32 	%r8450, %r8447, %r8448, 19;
	mov.b64 	%rd10684, {%r8450, %r8449};
	shf.l.wrap.b32 	%r8451, %r8447, %r8448, 3;
	shf.l.wrap.b32 	%r8452, %r8448, %r8447, 3;
	mov.b64 	%rd10685, {%r8452, %r8451};
	shr.u64 	%rd10686, %rd10675, 6;
	xor.b64  	%rd10687, %rd10684, %rd10686;
	xor.b64  	%rd10688, %rd10687, %rd10685;
	shf.r.wrap.b32 	%r8453, %r8102, %r8101, 1;
	shf.r.wrap.b32 	%r8454, %r8101, %r8102, 1;
	mov.b64 	%rd10689, {%r8454, %r8453};
	shf.r.wrap.b32 	%r8455, %r8102, %r8101, 8;
	shf.r.wrap.b32 	%r8456, %r8101, %r8102, 8;
	mov.b64 	%rd10690, {%r8456, %r8455};
	shr.u64 	%rd10691, %rd10181, 7;
	xor.b64  	%rd10692, %rd10689, %rd10691;
	xor.b64  	%rd10693, %rd10692, %rd10690;
	add.s64 	%rd10694, %rd10237, %rd9643;
	add.s64 	%rd10695, %rd10694, %rd10688;
	add.s64 	%rd10696, %rd10695, %rd10693;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8457,%dummy}, %rd10683;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8458}, %rd10683;
	}
	shf.r.wrap.b32 	%r8459, %r8458, %r8457, 19;
	shf.r.wrap.b32 	%r8460, %r8457, %r8458, 19;
	mov.b64 	%rd10697, {%r8460, %r8459};
	shf.l.wrap.b32 	%r8461, %r8457, %r8458, 3;
	shf.l.wrap.b32 	%r8462, %r8458, %r8457, 3;
	mov.b64 	%rd10698, {%r8462, %r8461};
	shr.u64 	%rd10699, %rd10683, 6;
	xor.b64  	%rd10700, %rd10697, %rd10699;
	xor.b64  	%rd10701, %rd10700, %rd10698;
	shf.r.wrap.b32 	%r8463, %r8108, %r8107, 1;
	shf.r.wrap.b32 	%r8464, %r8107, %r8108, 1;
	mov.b64 	%rd10702, {%r8464, %r8463};
	shf.r.wrap.b32 	%r8465, %r8108, %r8107, 8;
	shf.r.wrap.b32 	%r8466, %r8107, %r8108, 8;
	mov.b64 	%rd10703, {%r8466, %r8465};
	shr.u64 	%rd10704, %rd10184, 7;
	xor.b64  	%rd10705, %rd10702, %rd10704;
	xor.b64  	%rd10706, %rd10705, %rd10703;
	add.s64 	%rd10707, %rd10249, %rd10181;
	add.s64 	%rd10708, %rd10707, %rd10701;
	add.s64 	%rd10709, %rd10708, %rd10706;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8467,%dummy}, %rd10696;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8468}, %rd10696;
	}
	shf.r.wrap.b32 	%r8469, %r8468, %r8467, 19;
	shf.r.wrap.b32 	%r8470, %r8467, %r8468, 19;
	mov.b64 	%rd10710, {%r8470, %r8469};
	shf.l.wrap.b32 	%r8471, %r8467, %r8468, 3;
	shf.l.wrap.b32 	%r8472, %r8468, %r8467, 3;
	mov.b64 	%rd10711, {%r8472, %r8471};
	shr.u64 	%rd10712, %rd10696, 6;
	xor.b64  	%rd10713, %rd10710, %rd10712;
	xor.b64  	%rd10714, %rd10713, %rd10711;
	shf.r.wrap.b32 	%r8473, %r8114, %r8113, 1;
	shf.r.wrap.b32 	%r8474, %r8113, %r8114, 1;
	mov.b64 	%rd10715, {%r8474, %r8473};
	shf.r.wrap.b32 	%r8475, %r8114, %r8113, 8;
	shf.r.wrap.b32 	%r8476, %r8113, %r8114, 8;
	mov.b64 	%rd10716, {%r8476, %r8475};
	shr.u64 	%rd10717, %rd10191, 7;
	xor.b64  	%rd10718, %rd10715, %rd10717;
	xor.b64  	%rd10719, %rd10718, %rd10716;
	add.s64 	%rd10720, %rd10257, %rd10184;
	add.s64 	%rd10721, %rd10720, %rd10714;
	add.s64 	%rd10722, %rd10721, %rd10719;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8477,%dummy}, %rd10709;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8478}, %rd10709;
	}
	shf.r.wrap.b32 	%r8479, %r8478, %r8477, 19;
	shf.r.wrap.b32 	%r8480, %r8477, %r8478, 19;
	mov.b64 	%rd10723, {%r8480, %r8479};
	shf.l.wrap.b32 	%r8481, %r8477, %r8478, 3;
	shf.l.wrap.b32 	%r8482, %r8478, %r8477, 3;
	mov.b64 	%rd10724, {%r8482, %r8481};
	shr.u64 	%rd10725, %rd10709, 6;
	xor.b64  	%rd10726, %rd10723, %rd10725;
	xor.b64  	%rd10727, %rd10726, %rd10724;
	shf.r.wrap.b32 	%r8483, %r8120, %r8119, 1;
	shf.r.wrap.b32 	%r8484, %r8119, %r8120, 1;
	mov.b64 	%rd10728, {%r8484, %r8483};
	shf.r.wrap.b32 	%r8485, %r8120, %r8119, 8;
	shf.r.wrap.b32 	%r8486, %r8119, %r8120, 8;
	mov.b64 	%rd10729, {%r8486, %r8485};
	shr.u64 	%rd10730, %rd10199, 7;
	xor.b64  	%rd10731, %rd10728, %rd10730;
	xor.b64  	%rd10732, %rd10731, %rd10729;
	add.s64 	%rd10733, %rd10654, %rd10191;
	add.s64 	%rd10734, %rd10733, %rd10727;
	add.s64 	%rd10735, %rd10734, %rd10732;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8487,%dummy}, %rd10722;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8488}, %rd10722;
	}
	shf.r.wrap.b32 	%r8489, %r8488, %r8487, 19;
	shf.r.wrap.b32 	%r8490, %r8487, %r8488, 19;
	mov.b64 	%rd10736, {%r8490, %r8489};
	shf.l.wrap.b32 	%r8491, %r8487, %r8488, 3;
	shf.l.wrap.b32 	%r8492, %r8488, %r8487, 3;
	mov.b64 	%rd10737, {%r8492, %r8491};
	shr.u64 	%rd10738, %rd10722, 6;
	xor.b64  	%rd10739, %rd10736, %rd10738;
	xor.b64  	%rd10740, %rd10739, %rd10737;
	shf.r.wrap.b32 	%r8493, %r8126, %r8125, 1;
	shf.r.wrap.b32 	%r8494, %r8125, %r8126, 1;
	mov.b64 	%rd10741, {%r8494, %r8493};
	shf.r.wrap.b32 	%r8495, %r8126, %r8125, 8;
	shf.r.wrap.b32 	%r8496, %r8125, %r8126, 8;
	mov.b64 	%rd10742, {%r8496, %r8495};
	shr.u64 	%rd10743, %rd10206, 7;
	xor.b64  	%rd10744, %rd10741, %rd10743;
	xor.b64  	%rd10745, %rd10744, %rd10742;
	add.s64 	%rd10746, %rd10662, %rd10199;
	add.s64 	%rd10747, %rd10746, %rd10740;
	add.s64 	%rd10748, %rd10747, %rd10745;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8497,%dummy}, %rd10735;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8498}, %rd10735;
	}
	shf.r.wrap.b32 	%r8499, %r8498, %r8497, 19;
	shf.r.wrap.b32 	%r8500, %r8497, %r8498, 19;
	mov.b64 	%rd10749, {%r8500, %r8499};
	shf.l.wrap.b32 	%r8501, %r8497, %r8498, 3;
	shf.l.wrap.b32 	%r8502, %r8498, %r8497, 3;
	mov.b64 	%rd10750, {%r8502, %r8501};
	shr.u64 	%rd10751, %rd10735, 6;
	xor.b64  	%rd10752, %rd10749, %rd10751;
	xor.b64  	%rd10753, %rd10752, %rd10750;
	shf.r.wrap.b32 	%r8503, %r8132, %r8131, 1;
	shf.r.wrap.b32 	%r8504, %r8131, %r8132, 1;
	mov.b64 	%rd10754, {%r8504, %r8503};
	shf.r.wrap.b32 	%r8505, %r8132, %r8131, 8;
	shf.r.wrap.b32 	%r8506, %r8131, %r8132, 8;
	mov.b64 	%rd10755, {%r8506, %r8505};
	shr.u64 	%rd10756, %rd10214, 7;
	xor.b64  	%rd10757, %rd10754, %rd10756;
	xor.b64  	%rd10758, %rd10757, %rd10755;
	add.s64 	%rd10759, %rd10675, %rd10206;
	add.s64 	%rd10760, %rd10759, %rd10753;
	add.s64 	%rd10761, %rd10760, %rd10758;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8507,%dummy}, %rd10748;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8508}, %rd10748;
	}
	shf.r.wrap.b32 	%r8509, %r8508, %r8507, 19;
	shf.r.wrap.b32 	%r8510, %r8507, %r8508, 19;
	mov.b64 	%rd10762, {%r8510, %r8509};
	shf.l.wrap.b32 	%r8511, %r8507, %r8508, 3;
	shf.l.wrap.b32 	%r8512, %r8508, %r8507, 3;
	mov.b64 	%rd10763, {%r8512, %r8511};
	shr.u64 	%rd10764, %rd10748, 6;
	xor.b64  	%rd10765, %rd10762, %rd10764;
	xor.b64  	%rd10766, %rd10765, %rd10763;
	shf.r.wrap.b32 	%r8513, %r8138, %r8137, 1;
	shf.r.wrap.b32 	%r8514, %r8137, %r8138, 1;
	mov.b64 	%rd10767, {%r8514, %r8513};
	shf.r.wrap.b32 	%r8515, %r8138, %r8137, 8;
	shf.r.wrap.b32 	%r8516, %r8137, %r8138, 8;
	mov.b64 	%rd10768, {%r8516, %r8515};
	shr.u64 	%rd10769, %rd10221, 7;
	xor.b64  	%rd10770, %rd10767, %rd10769;
	xor.b64  	%rd10771, %rd10770, %rd10768;
	add.s64 	%rd10772, %rd10683, %rd10214;
	add.s64 	%rd10773, %rd10772, %rd10766;
	add.s64 	%rd10774, %rd10773, %rd10771;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8517,%dummy}, %rd10761;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8518}, %rd10761;
	}
	shf.r.wrap.b32 	%r8519, %r8518, %r8517, 19;
	shf.r.wrap.b32 	%r8520, %r8517, %r8518, 19;
	mov.b64 	%rd10775, {%r8520, %r8519};
	shf.l.wrap.b32 	%r8521, %r8517, %r8518, 3;
	shf.l.wrap.b32 	%r8522, %r8518, %r8517, 3;
	mov.b64 	%rd10776, {%r8522, %r8521};
	shr.u64 	%rd10777, %rd10761, 6;
	xor.b64  	%rd10778, %rd10775, %rd10777;
	xor.b64  	%rd10779, %rd10778, %rd10776;
	shf.r.wrap.b32 	%r8523, %r8144, %r8143, 1;
	shf.r.wrap.b32 	%r8524, %r8143, %r8144, 1;
	mov.b64 	%rd10780, {%r8524, %r8523};
	shf.r.wrap.b32 	%r8525, %r8144, %r8143, 8;
	shf.r.wrap.b32 	%r8526, %r8143, %r8144, 8;
	mov.b64 	%rd10781, {%r8526, %r8525};
	shr.u64 	%rd10782, %rd10229, 7;
	xor.b64  	%rd10783, %rd10780, %rd10782;
	xor.b64  	%rd10784, %rd10783, %rd10781;
	add.s64 	%rd10785, %rd10696, %rd10221;
	add.s64 	%rd10786, %rd10785, %rd10779;
	add.s64 	%rd10787, %rd10786, %rd10784;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8527,%dummy}, %rd10774;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8528}, %rd10774;
	}
	shf.r.wrap.b32 	%r8529, %r8528, %r8527, 19;
	shf.r.wrap.b32 	%r8530, %r8527, %r8528, 19;
	mov.b64 	%rd10788, {%r8530, %r8529};
	shf.l.wrap.b32 	%r8531, %r8527, %r8528, 3;
	shf.l.wrap.b32 	%r8532, %r8528, %r8527, 3;
	mov.b64 	%rd10789, {%r8532, %r8531};
	shr.u64 	%rd10790, %rd10774, 6;
	xor.b64  	%rd10791, %rd10788, %rd10790;
	xor.b64  	%rd10792, %rd10791, %rd10789;
	shf.r.wrap.b32 	%r8533, %r8154, %r8153, 1;
	shf.r.wrap.b32 	%r8534, %r8153, %r8154, 1;
	mov.b64 	%rd10793, {%r8534, %r8533};
	shf.r.wrap.b32 	%r8535, %r8154, %r8153, 8;
	shf.r.wrap.b32 	%r8536, %r8153, %r8154, 8;
	mov.b64 	%rd10794, {%r8536, %r8535};
	shr.u64 	%rd10795, %rd10237, 7;
	xor.b64  	%rd10796, %rd10793, %rd10795;
	xor.b64  	%rd10797, %rd10796, %rd10794;
	add.s64 	%rd10798, %rd10709, %rd10229;
	add.s64 	%rd10799, %rd10798, %rd10792;
	add.s64 	%rd10800, %rd10799, %rd10797;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8537,%dummy}, %rd10787;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8538}, %rd10787;
	}
	shf.r.wrap.b32 	%r8539, %r8538, %r8537, 19;
	shf.r.wrap.b32 	%r8540, %r8537, %r8538, 19;
	mov.b64 	%rd10801, {%r8540, %r8539};
	shf.l.wrap.b32 	%r8541, %r8537, %r8538, 3;
	shf.l.wrap.b32 	%r8542, %r8538, %r8537, 3;
	mov.b64 	%rd10802, {%r8542, %r8541};
	shr.u64 	%rd10803, %rd10787, 6;
	xor.b64  	%rd10804, %rd10801, %rd10803;
	xor.b64  	%rd10805, %rd10804, %rd10802;
	shf.r.wrap.b32 	%r8543, %r8416, %r8415, 1;
	shf.r.wrap.b32 	%r8544, %r8415, %r8416, 1;
	mov.b64 	%rd10806, {%r8544, %r8543};
	shf.r.wrap.b32 	%r8545, %r8416, %r8415, 8;
	shf.r.wrap.b32 	%r8546, %r8415, %r8416, 8;
	mov.b64 	%rd10807, {%r8546, %r8545};
	shr.u64 	%rd10808, %rd10249, 7;
	xor.b64  	%rd10809, %rd10806, %rd10808;
	xor.b64  	%rd10810, %rd10809, %rd10807;
	add.s64 	%rd10811, %rd10722, %rd10237;
	add.s64 	%rd10812, %rd10811, %rd10805;
	add.s64 	%rd10813, %rd10812, %rd10810;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8547,%dummy}, %rd10800;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8548}, %rd10800;
	}
	shf.r.wrap.b32 	%r8549, %r8548, %r8547, 19;
	shf.r.wrap.b32 	%r8550, %r8547, %r8548, 19;
	mov.b64 	%rd10814, {%r8550, %r8549};
	shf.l.wrap.b32 	%r8551, %r8547, %r8548, 3;
	shf.l.wrap.b32 	%r8552, %r8548, %r8547, 3;
	mov.b64 	%rd10815, {%r8552, %r8551};
	shr.u64 	%rd10816, %rd10800, 6;
	xor.b64  	%rd10817, %rd10814, %rd10816;
	xor.b64  	%rd10818, %rd10817, %rd10815;
	shf.r.wrap.b32 	%r8553, %r8426, %r8425, 1;
	shf.r.wrap.b32 	%r8554, %r8425, %r8426, 1;
	mov.b64 	%rd10819, {%r8554, %r8553};
	shf.r.wrap.b32 	%r8555, %r8426, %r8425, 8;
	shf.r.wrap.b32 	%r8556, %r8425, %r8426, 8;
	mov.b64 	%rd10820, {%r8556, %r8555};
	shr.u64 	%rd10821, %rd10257, 7;
	xor.b64  	%rd10822, %rd10819, %rd10821;
	xor.b64  	%rd10823, %rd10822, %rd10820;
	add.s64 	%rd10824, %rd10735, %rd10249;
	add.s64 	%rd10825, %rd10824, %rd10818;
	add.s64 	%rd10826, %rd10825, %rd10823;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8557,%dummy}, %rd10813;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8558}, %rd10813;
	}
	shf.r.wrap.b32 	%r8559, %r8558, %r8557, 19;
	shf.r.wrap.b32 	%r8560, %r8557, %r8558, 19;
	mov.b64 	%rd10827, {%r8560, %r8559};
	shf.l.wrap.b32 	%r8561, %r8557, %r8558, 3;
	shf.l.wrap.b32 	%r8562, %r8558, %r8557, 3;
	mov.b64 	%rd10828, {%r8562, %r8561};
	shr.u64 	%rd10829, %rd10813, 6;
	xor.b64  	%rd10830, %rd10827, %rd10829;
	xor.b64  	%rd10831, %rd10830, %rd10828;
	shf.r.wrap.b32 	%r8563, %r8432, %r8431, 1;
	shf.r.wrap.b32 	%r8564, %r8431, %r8432, 1;
	mov.b64 	%rd10832, {%r8564, %r8563};
	shf.r.wrap.b32 	%r8565, %r8432, %r8431, 8;
	shf.r.wrap.b32 	%r8566, %r8431, %r8432, 8;
	mov.b64 	%rd10833, {%r8566, %r8565};
	shr.u64 	%rd10834, %rd10654, 7;
	xor.b64  	%rd10835, %rd10832, %rd10834;
	xor.b64  	%rd10836, %rd10835, %rd10833;
	add.s64 	%rd10837, %rd10748, %rd10257;
	add.s64 	%rd10838, %rd10837, %rd10831;
	add.s64 	%rd10839, %rd10838, %rd10836;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8567,%dummy}, %rd10630;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8568}, %rd10630;
	}
	shf.r.wrap.b32 	%r8569, %r8568, %r8567, 14;
	shf.r.wrap.b32 	%r8570, %r8567, %r8568, 14;
	mov.b64 	%rd10840, {%r8570, %r8569};
	shf.r.wrap.b32 	%r8571, %r8568, %r8567, 18;
	shf.r.wrap.b32 	%r8572, %r8567, %r8568, 18;
	mov.b64 	%rd10841, {%r8572, %r8571};
	xor.b64  	%rd10842, %rd10841, %rd10840;
	shf.l.wrap.b32 	%r8573, %r8567, %r8568, 23;
	shf.l.wrap.b32 	%r8574, %r8568, %r8567, 23;
	mov.b64 	%rd10843, {%r8574, %r8573};
	xor.b64  	%rd10844, %rd10842, %rd10843;
	xor.b64  	%rd10845, %rd10606, %rd10582;
	and.b64  	%rd10846, %rd10630, %rd10845;
	xor.b64  	%rd10847, %rd10846, %rd10582;
	add.s64 	%rd10848, %rd10558, %rd12729;
	add.s64 	%rd10849, %rd10848, %rd10847;
	add.s64 	%rd10850, %rd10849, %rd10654;
	add.s64 	%rd10851, %rd10850, %rd10844;
	add.s64 	%rd10852, %rd10851, %rd10569;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8575,%dummy}, %rd10641;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8576}, %rd10641;
	}
	shf.r.wrap.b32 	%r8577, %r8576, %r8575, 28;
	shf.r.wrap.b32 	%r8578, %r8575, %r8576, 28;
	mov.b64 	%rd10853, {%r8578, %r8577};
	shf.l.wrap.b32 	%r8579, %r8575, %r8576, 30;
	shf.l.wrap.b32 	%r8580, %r8576, %r8575, 30;
	mov.b64 	%rd10854, {%r8580, %r8579};
	xor.b64  	%rd10855, %rd10854, %rd10853;
	shf.l.wrap.b32 	%r8581, %r8575, %r8576, 25;
	shf.l.wrap.b32 	%r8582, %r8576, %r8575, 25;
	mov.b64 	%rd10856, {%r8582, %r8581};
	xor.b64  	%rd10857, %rd10855, %rd10856;
	xor.b64  	%rd10858, %rd10641, %rd10593;
	xor.b64  	%rd10859, %rd10641, %rd10617;
	and.b64  	%rd10860, %rd10859, %rd10858;
	xor.b64  	%rd10861, %rd10860, %rd10641;
	add.s64 	%rd10862, %rd10851, %rd10861;
	add.s64 	%rd10863, %rd10862, %rd10857;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8583,%dummy}, %rd10852;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8584}, %rd10852;
	}
	shf.r.wrap.b32 	%r8585, %r8584, %r8583, 14;
	shf.r.wrap.b32 	%r8586, %r8583, %r8584, 14;
	mov.b64 	%rd10864, {%r8586, %r8585};
	shf.r.wrap.b32 	%r8587, %r8584, %r8583, 18;
	shf.r.wrap.b32 	%r8588, %r8583, %r8584, 18;
	mov.b64 	%rd10865, {%r8588, %r8587};
	xor.b64  	%rd10866, %rd10865, %rd10864;
	shf.l.wrap.b32 	%r8589, %r8583, %r8584, 23;
	shf.l.wrap.b32 	%r8590, %r8584, %r8583, 23;
	mov.b64 	%rd10867, {%r8590, %r8589};
	xor.b64  	%rd10868, %rd10866, %rd10867;
	xor.b64  	%rd10869, %rd10630, %rd10606;
	and.b64  	%rd10870, %rd10852, %rd10869;
	xor.b64  	%rd10871, %rd10870, %rd10606;
	add.s64 	%rd10872, %rd10582, %rd12730;
	add.s64 	%rd10873, %rd10872, %rd10662;
	add.s64 	%rd10874, %rd10873, %rd10871;
	add.s64 	%rd10875, %rd10874, %rd10868;
	add.s64 	%rd10876, %rd10875, %rd10593;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8591,%dummy}, %rd10863;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8592}, %rd10863;
	}
	shf.r.wrap.b32 	%r8593, %r8592, %r8591, 28;
	shf.r.wrap.b32 	%r8594, %r8591, %r8592, 28;
	mov.b64 	%rd10877, {%r8594, %r8593};
	shf.l.wrap.b32 	%r8595, %r8591, %r8592, 30;
	shf.l.wrap.b32 	%r8596, %r8592, %r8591, 30;
	mov.b64 	%rd10878, {%r8596, %r8595};
	xor.b64  	%rd10879, %rd10878, %rd10877;
	shf.l.wrap.b32 	%r8597, %r8591, %r8592, 25;
	shf.l.wrap.b32 	%r8598, %r8592, %r8591, 25;
	mov.b64 	%rd10880, {%r8598, %r8597};
	xor.b64  	%rd10881, %rd10879, %rd10880;
	xor.b64  	%rd10882, %rd10863, %rd10617;
	xor.b64  	%rd10883, %rd10863, %rd10641;
	and.b64  	%rd10884, %rd10883, %rd10882;
	xor.b64  	%rd10885, %rd10884, %rd10863;
	add.s64 	%rd10886, %rd10875, %rd10885;
	add.s64 	%rd10887, %rd10886, %rd10881;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8599,%dummy}, %rd10876;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8600}, %rd10876;
	}
	shf.r.wrap.b32 	%r8601, %r8600, %r8599, 14;
	shf.r.wrap.b32 	%r8602, %r8599, %r8600, 14;
	mov.b64 	%rd10888, {%r8602, %r8601};
	shf.r.wrap.b32 	%r8603, %r8600, %r8599, 18;
	shf.r.wrap.b32 	%r8604, %r8599, %r8600, 18;
	mov.b64 	%rd10889, {%r8604, %r8603};
	xor.b64  	%rd10890, %rd10889, %rd10888;
	shf.l.wrap.b32 	%r8605, %r8599, %r8600, 23;
	shf.l.wrap.b32 	%r8606, %r8600, %r8599, 23;
	mov.b64 	%rd10891, {%r8606, %r8605};
	xor.b64  	%rd10892, %rd10890, %rd10891;
	xor.b64  	%rd10893, %rd10852, %rd10630;
	and.b64  	%rd10894, %rd10876, %rd10893;
	xor.b64  	%rd10895, %rd10894, %rd10630;
	add.s64 	%rd10896, %rd10606, %rd12731;
	add.s64 	%rd10897, %rd10896, %rd10675;
	add.s64 	%rd10898, %rd10897, %rd10895;
	add.s64 	%rd10899, %rd10898, %rd10892;
	add.s64 	%rd10900, %rd10899, %rd10617;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8607,%dummy}, %rd10887;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8608}, %rd10887;
	}
	shf.r.wrap.b32 	%r8609, %r8608, %r8607, 28;
	shf.r.wrap.b32 	%r8610, %r8607, %r8608, 28;
	mov.b64 	%rd10901, {%r8610, %r8609};
	shf.l.wrap.b32 	%r8611, %r8607, %r8608, 30;
	shf.l.wrap.b32 	%r8612, %r8608, %r8607, 30;
	mov.b64 	%rd10902, {%r8612, %r8611};
	xor.b64  	%rd10903, %rd10902, %rd10901;
	shf.l.wrap.b32 	%r8613, %r8607, %r8608, 25;
	shf.l.wrap.b32 	%r8614, %r8608, %r8607, 25;
	mov.b64 	%rd10904, {%r8614, %r8613};
	xor.b64  	%rd10905, %rd10903, %rd10904;
	xor.b64  	%rd10906, %rd10887, %rd10641;
	xor.b64  	%rd10907, %rd10887, %rd10863;
	and.b64  	%rd10908, %rd10907, %rd10906;
	xor.b64  	%rd10909, %rd10908, %rd10887;
	add.s64 	%rd10910, %rd10899, %rd10909;
	add.s64 	%rd10911, %rd10910, %rd10905;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8615,%dummy}, %rd10900;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8616}, %rd10900;
	}
	shf.r.wrap.b32 	%r8617, %r8616, %r8615, 14;
	shf.r.wrap.b32 	%r8618, %r8615, %r8616, 14;
	mov.b64 	%rd10912, {%r8618, %r8617};
	shf.r.wrap.b32 	%r8619, %r8616, %r8615, 18;
	shf.r.wrap.b32 	%r8620, %r8615, %r8616, 18;
	mov.b64 	%rd10913, {%r8620, %r8619};
	xor.b64  	%rd10914, %rd10913, %rd10912;
	shf.l.wrap.b32 	%r8621, %r8615, %r8616, 23;
	shf.l.wrap.b32 	%r8622, %r8616, %r8615, 23;
	mov.b64 	%rd10915, {%r8622, %r8621};
	xor.b64  	%rd10916, %rd10914, %rd10915;
	xor.b64  	%rd10917, %rd10876, %rd10852;
	and.b64  	%rd10918, %rd10900, %rd10917;
	xor.b64  	%rd10919, %rd10918, %rd10852;
	add.s64 	%rd10920, %rd10630, %rd12732;
	add.s64 	%rd10921, %rd10920, %rd10683;
	add.s64 	%rd10922, %rd10921, %rd10919;
	add.s64 	%rd10923, %rd10922, %rd10916;
	add.s64 	%rd10924, %rd10923, %rd10641;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8623,%dummy}, %rd10911;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8624}, %rd10911;
	}
	shf.r.wrap.b32 	%r8625, %r8624, %r8623, 28;
	shf.r.wrap.b32 	%r8626, %r8623, %r8624, 28;
	mov.b64 	%rd10925, {%r8626, %r8625};
	shf.l.wrap.b32 	%r8627, %r8623, %r8624, 30;
	shf.l.wrap.b32 	%r8628, %r8624, %r8623, 30;
	mov.b64 	%rd10926, {%r8628, %r8627};
	xor.b64  	%rd10927, %rd10926, %rd10925;
	shf.l.wrap.b32 	%r8629, %r8623, %r8624, 25;
	shf.l.wrap.b32 	%r8630, %r8624, %r8623, 25;
	mov.b64 	%rd10928, {%r8630, %r8629};
	xor.b64  	%rd10929, %rd10927, %rd10928;
	xor.b64  	%rd10930, %rd10911, %rd10863;
	xor.b64  	%rd10931, %rd10911, %rd10887;
	and.b64  	%rd10932, %rd10931, %rd10930;
	xor.b64  	%rd10933, %rd10932, %rd10911;
	add.s64 	%rd10934, %rd10923, %rd10933;
	add.s64 	%rd10935, %rd10934, %rd10929;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8631,%dummy}, %rd10924;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8632}, %rd10924;
	}
	shf.r.wrap.b32 	%r8633, %r8632, %r8631, 14;
	shf.r.wrap.b32 	%r8634, %r8631, %r8632, 14;
	mov.b64 	%rd10936, {%r8634, %r8633};
	shf.r.wrap.b32 	%r8635, %r8632, %r8631, 18;
	shf.r.wrap.b32 	%r8636, %r8631, %r8632, 18;
	mov.b64 	%rd10937, {%r8636, %r8635};
	xor.b64  	%rd10938, %rd10937, %rd10936;
	shf.l.wrap.b32 	%r8637, %r8631, %r8632, 23;
	shf.l.wrap.b32 	%r8638, %r8632, %r8631, 23;
	mov.b64 	%rd10939, {%r8638, %r8637};
	xor.b64  	%rd10940, %rd10938, %rd10939;
	xor.b64  	%rd10941, %rd10900, %rd10876;
	and.b64  	%rd10942, %rd10924, %rd10941;
	xor.b64  	%rd10943, %rd10942, %rd10876;
	add.s64 	%rd10944, %rd10696, %rd12733;
	add.s64 	%rd10945, %rd10944, %rd10852;
	add.s64 	%rd10946, %rd10945, %rd10943;
	add.s64 	%rd10947, %rd10946, %rd10940;
	add.s64 	%rd10948, %rd10947, %rd10863;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8639,%dummy}, %rd10935;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8640}, %rd10935;
	}
	shf.r.wrap.b32 	%r8641, %r8640, %r8639, 28;
	shf.r.wrap.b32 	%r8642, %r8639, %r8640, 28;
	mov.b64 	%rd10949, {%r8642, %r8641};
	shf.l.wrap.b32 	%r8643, %r8639, %r8640, 30;
	shf.l.wrap.b32 	%r8644, %r8640, %r8639, 30;
	mov.b64 	%rd10950, {%r8644, %r8643};
	xor.b64  	%rd10951, %rd10950, %rd10949;
	shf.l.wrap.b32 	%r8645, %r8639, %r8640, 25;
	shf.l.wrap.b32 	%r8646, %r8640, %r8639, 25;
	mov.b64 	%rd10952, {%r8646, %r8645};
	xor.b64  	%rd10953, %rd10951, %rd10952;
	xor.b64  	%rd10954, %rd10935, %rd10887;
	xor.b64  	%rd10955, %rd10935, %rd10911;
	and.b64  	%rd10956, %rd10955, %rd10954;
	xor.b64  	%rd10957, %rd10956, %rd10935;
	add.s64 	%rd10958, %rd10947, %rd10957;
	add.s64 	%rd10959, %rd10958, %rd10953;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8647,%dummy}, %rd10948;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8648}, %rd10948;
	}
	shf.r.wrap.b32 	%r8649, %r8648, %r8647, 14;
	shf.r.wrap.b32 	%r8650, %r8647, %r8648, 14;
	mov.b64 	%rd10960, {%r8650, %r8649};
	shf.r.wrap.b32 	%r8651, %r8648, %r8647, 18;
	shf.r.wrap.b32 	%r8652, %r8647, %r8648, 18;
	mov.b64 	%rd10961, {%r8652, %r8651};
	xor.b64  	%rd10962, %rd10961, %rd10960;
	shf.l.wrap.b32 	%r8653, %r8647, %r8648, 23;
	shf.l.wrap.b32 	%r8654, %r8648, %r8647, 23;
	mov.b64 	%rd10963, {%r8654, %r8653};
	xor.b64  	%rd10964, %rd10962, %rd10963;
	xor.b64  	%rd10965, %rd10924, %rd10900;
	and.b64  	%rd10966, %rd10948, %rd10965;
	xor.b64  	%rd10967, %rd10966, %rd10900;
	add.s64 	%rd10968, %rd10709, %rd12734;
	add.s64 	%rd10969, %rd10968, %rd10876;
	add.s64 	%rd10970, %rd10969, %rd10967;
	add.s64 	%rd10971, %rd10970, %rd10964;
	add.s64 	%rd10972, %rd10971, %rd10887;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8655,%dummy}, %rd10959;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8656}, %rd10959;
	}
	shf.r.wrap.b32 	%r8657, %r8656, %r8655, 28;
	shf.r.wrap.b32 	%r8658, %r8655, %r8656, 28;
	mov.b64 	%rd10973, {%r8658, %r8657};
	shf.l.wrap.b32 	%r8659, %r8655, %r8656, 30;
	shf.l.wrap.b32 	%r8660, %r8656, %r8655, 30;
	mov.b64 	%rd10974, {%r8660, %r8659};
	xor.b64  	%rd10975, %rd10974, %rd10973;
	shf.l.wrap.b32 	%r8661, %r8655, %r8656, 25;
	shf.l.wrap.b32 	%r8662, %r8656, %r8655, 25;
	mov.b64 	%rd10976, {%r8662, %r8661};
	xor.b64  	%rd10977, %rd10975, %rd10976;
	xor.b64  	%rd10978, %rd10959, %rd10911;
	xor.b64  	%rd10979, %rd10959, %rd10935;
	and.b64  	%rd10980, %rd10979, %rd10978;
	xor.b64  	%rd10981, %rd10980, %rd10959;
	add.s64 	%rd10982, %rd10971, %rd10981;
	add.s64 	%rd10983, %rd10982, %rd10977;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8663,%dummy}, %rd10972;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8664}, %rd10972;
	}
	shf.r.wrap.b32 	%r8665, %r8664, %r8663, 14;
	shf.r.wrap.b32 	%r8666, %r8663, %r8664, 14;
	mov.b64 	%rd10984, {%r8666, %r8665};
	shf.r.wrap.b32 	%r8667, %r8664, %r8663, 18;
	shf.r.wrap.b32 	%r8668, %r8663, %r8664, 18;
	mov.b64 	%rd10985, {%r8668, %r8667};
	xor.b64  	%rd10986, %rd10985, %rd10984;
	shf.l.wrap.b32 	%r8669, %r8663, %r8664, 23;
	shf.l.wrap.b32 	%r8670, %r8664, %r8663, 23;
	mov.b64 	%rd10987, {%r8670, %r8669};
	xor.b64  	%rd10988, %rd10986, %rd10987;
	xor.b64  	%rd10989, %rd10948, %rd10924;
	and.b64  	%rd10990, %rd10972, %rd10989;
	xor.b64  	%rd10991, %rd10990, %rd10924;
	add.s64 	%rd10992, %rd10722, %rd12735;
	add.s64 	%rd10993, %rd10992, %rd10900;
	add.s64 	%rd10994, %rd10993, %rd10991;
	add.s64 	%rd10995, %rd10994, %rd10988;
	add.s64 	%rd10996, %rd10995, %rd10911;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8671,%dummy}, %rd10983;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8672}, %rd10983;
	}
	shf.r.wrap.b32 	%r8673, %r8672, %r8671, 28;
	shf.r.wrap.b32 	%r8674, %r8671, %r8672, 28;
	mov.b64 	%rd10997, {%r8674, %r8673};
	shf.l.wrap.b32 	%r8675, %r8671, %r8672, 30;
	shf.l.wrap.b32 	%r8676, %r8672, %r8671, 30;
	mov.b64 	%rd10998, {%r8676, %r8675};
	xor.b64  	%rd10999, %rd10998, %rd10997;
	shf.l.wrap.b32 	%r8677, %r8671, %r8672, 25;
	shf.l.wrap.b32 	%r8678, %r8672, %r8671, 25;
	mov.b64 	%rd11000, {%r8678, %r8677};
	xor.b64  	%rd11001, %rd10999, %rd11000;
	xor.b64  	%rd11002, %rd10983, %rd10935;
	xor.b64  	%rd11003, %rd10983, %rd10959;
	and.b64  	%rd11004, %rd11003, %rd11002;
	xor.b64  	%rd11005, %rd11004, %rd10983;
	add.s64 	%rd11006, %rd10995, %rd11005;
	add.s64 	%rd11007, %rd11006, %rd11001;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8679,%dummy}, %rd10996;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8680}, %rd10996;
	}
	shf.r.wrap.b32 	%r8681, %r8680, %r8679, 14;
	shf.r.wrap.b32 	%r8682, %r8679, %r8680, 14;
	mov.b64 	%rd11008, {%r8682, %r8681};
	shf.r.wrap.b32 	%r8683, %r8680, %r8679, 18;
	shf.r.wrap.b32 	%r8684, %r8679, %r8680, 18;
	mov.b64 	%rd11009, {%r8684, %r8683};
	xor.b64  	%rd11010, %rd11009, %rd11008;
	shf.l.wrap.b32 	%r8685, %r8679, %r8680, 23;
	shf.l.wrap.b32 	%r8686, %r8680, %r8679, 23;
	mov.b64 	%rd11011, {%r8686, %r8685};
	xor.b64  	%rd11012, %rd11010, %rd11011;
	xor.b64  	%rd11013, %rd10972, %rd10948;
	and.b64  	%rd11014, %rd10996, %rd11013;
	xor.b64  	%rd11015, %rd11014, %rd10948;
	add.s64 	%rd11016, %rd10735, %rd12736;
	add.s64 	%rd11017, %rd11016, %rd10924;
	add.s64 	%rd11018, %rd11017, %rd11015;
	add.s64 	%rd11019, %rd11018, %rd11012;
	add.s64 	%rd11020, %rd11019, %rd10935;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8687,%dummy}, %rd11007;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8688}, %rd11007;
	}
	shf.r.wrap.b32 	%r8689, %r8688, %r8687, 28;
	shf.r.wrap.b32 	%r8690, %r8687, %r8688, 28;
	mov.b64 	%rd11021, {%r8690, %r8689};
	shf.l.wrap.b32 	%r8691, %r8687, %r8688, 30;
	shf.l.wrap.b32 	%r8692, %r8688, %r8687, 30;
	mov.b64 	%rd11022, {%r8692, %r8691};
	xor.b64  	%rd11023, %rd11022, %rd11021;
	shf.l.wrap.b32 	%r8693, %r8687, %r8688, 25;
	shf.l.wrap.b32 	%r8694, %r8688, %r8687, 25;
	mov.b64 	%rd11024, {%r8694, %r8693};
	xor.b64  	%rd11025, %rd11023, %rd11024;
	xor.b64  	%rd11026, %rd11007, %rd10959;
	xor.b64  	%rd11027, %rd11007, %rd10983;
	and.b64  	%rd11028, %rd11027, %rd11026;
	xor.b64  	%rd11029, %rd11028, %rd11007;
	add.s64 	%rd11030, %rd11019, %rd11029;
	add.s64 	%rd11031, %rd11030, %rd11025;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8695,%dummy}, %rd11020;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8696}, %rd11020;
	}
	shf.r.wrap.b32 	%r8697, %r8696, %r8695, 14;
	shf.r.wrap.b32 	%r8698, %r8695, %r8696, 14;
	mov.b64 	%rd11032, {%r8698, %r8697};
	shf.r.wrap.b32 	%r8699, %r8696, %r8695, 18;
	shf.r.wrap.b32 	%r8700, %r8695, %r8696, 18;
	mov.b64 	%rd11033, {%r8700, %r8699};
	xor.b64  	%rd11034, %rd11033, %rd11032;
	shf.l.wrap.b32 	%r8701, %r8695, %r8696, 23;
	shf.l.wrap.b32 	%r8702, %r8696, %r8695, 23;
	mov.b64 	%rd11035, {%r8702, %r8701};
	xor.b64  	%rd11036, %rd11034, %rd11035;
	xor.b64  	%rd11037, %rd10996, %rd10972;
	and.b64  	%rd11038, %rd11020, %rd11037;
	xor.b64  	%rd11039, %rd11038, %rd10972;
	add.s64 	%rd11040, %rd10748, %rd12737;
	add.s64 	%rd11041, %rd11040, %rd10948;
	add.s64 	%rd11042, %rd11041, %rd11039;
	add.s64 	%rd11043, %rd11042, %rd11036;
	add.s64 	%rd11044, %rd11043, %rd10959;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8703,%dummy}, %rd11031;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8704}, %rd11031;
	}
	shf.r.wrap.b32 	%r8705, %r8704, %r8703, 28;
	shf.r.wrap.b32 	%r8706, %r8703, %r8704, 28;
	mov.b64 	%rd11045, {%r8706, %r8705};
	shf.l.wrap.b32 	%r8707, %r8703, %r8704, 30;
	shf.l.wrap.b32 	%r8708, %r8704, %r8703, 30;
	mov.b64 	%rd11046, {%r8708, %r8707};
	xor.b64  	%rd11047, %rd11046, %rd11045;
	shf.l.wrap.b32 	%r8709, %r8703, %r8704, 25;
	shf.l.wrap.b32 	%r8710, %r8704, %r8703, 25;
	mov.b64 	%rd11048, {%r8710, %r8709};
	xor.b64  	%rd11049, %rd11047, %rd11048;
	xor.b64  	%rd11050, %rd11031, %rd10983;
	xor.b64  	%rd11051, %rd11031, %rd11007;
	and.b64  	%rd11052, %rd11051, %rd11050;
	xor.b64  	%rd11053, %rd11052, %rd11031;
	add.s64 	%rd11054, %rd11043, %rd11053;
	add.s64 	%rd11055, %rd11054, %rd11049;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8711,%dummy}, %rd11044;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8712}, %rd11044;
	}
	shf.r.wrap.b32 	%r8713, %r8712, %r8711, 14;
	shf.r.wrap.b32 	%r8714, %r8711, %r8712, 14;
	mov.b64 	%rd11056, {%r8714, %r8713};
	shf.r.wrap.b32 	%r8715, %r8712, %r8711, 18;
	shf.r.wrap.b32 	%r8716, %r8711, %r8712, 18;
	mov.b64 	%rd11057, {%r8716, %r8715};
	xor.b64  	%rd11058, %rd11057, %rd11056;
	shf.l.wrap.b32 	%r8717, %r8711, %r8712, 23;
	shf.l.wrap.b32 	%r8718, %r8712, %r8711, 23;
	mov.b64 	%rd11059, {%r8718, %r8717};
	xor.b64  	%rd11060, %rd11058, %rd11059;
	xor.b64  	%rd11061, %rd11020, %rd10996;
	and.b64  	%rd11062, %rd11044, %rd11061;
	xor.b64  	%rd11063, %rd11062, %rd10996;
	add.s64 	%rd11064, %rd10761, %rd12738;
	add.s64 	%rd11065, %rd11064, %rd10972;
	add.s64 	%rd11066, %rd11065, %rd11063;
	add.s64 	%rd11067, %rd11066, %rd11060;
	add.s64 	%rd11068, %rd11067, %rd10983;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8719,%dummy}, %rd11055;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8720}, %rd11055;
	}
	shf.r.wrap.b32 	%r8721, %r8720, %r8719, 28;
	shf.r.wrap.b32 	%r8722, %r8719, %r8720, 28;
	mov.b64 	%rd11069, {%r8722, %r8721};
	shf.l.wrap.b32 	%r8723, %r8719, %r8720, 30;
	shf.l.wrap.b32 	%r8724, %r8720, %r8719, 30;
	mov.b64 	%rd11070, {%r8724, %r8723};
	xor.b64  	%rd11071, %rd11070, %rd11069;
	shf.l.wrap.b32 	%r8725, %r8719, %r8720, 25;
	shf.l.wrap.b32 	%r8726, %r8720, %r8719, 25;
	mov.b64 	%rd11072, {%r8726, %r8725};
	xor.b64  	%rd11073, %rd11071, %rd11072;
	xor.b64  	%rd11074, %rd11055, %rd11007;
	xor.b64  	%rd11075, %rd11055, %rd11031;
	and.b64  	%rd11076, %rd11075, %rd11074;
	xor.b64  	%rd11077, %rd11076, %rd11055;
	add.s64 	%rd11078, %rd11067, %rd11077;
	add.s64 	%rd11079, %rd11078, %rd11073;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8727,%dummy}, %rd11068;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8728}, %rd11068;
	}
	shf.r.wrap.b32 	%r8729, %r8728, %r8727, 14;
	shf.r.wrap.b32 	%r8730, %r8727, %r8728, 14;
	mov.b64 	%rd11080, {%r8730, %r8729};
	shf.r.wrap.b32 	%r8731, %r8728, %r8727, 18;
	shf.r.wrap.b32 	%r8732, %r8727, %r8728, 18;
	mov.b64 	%rd11081, {%r8732, %r8731};
	xor.b64  	%rd11082, %rd11081, %rd11080;
	shf.l.wrap.b32 	%r8733, %r8727, %r8728, 23;
	shf.l.wrap.b32 	%r8734, %r8728, %r8727, 23;
	mov.b64 	%rd11083, {%r8734, %r8733};
	xor.b64  	%rd11084, %rd11082, %rd11083;
	xor.b64  	%rd11085, %rd11044, %rd11020;
	and.b64  	%rd11086, %rd11068, %rd11085;
	xor.b64  	%rd11087, %rd11086, %rd11020;
	add.s64 	%rd11088, %rd10774, %rd12739;
	add.s64 	%rd11089, %rd11088, %rd10996;
	add.s64 	%rd11090, %rd11089, %rd11087;
	add.s64 	%rd11091, %rd11090, %rd11084;
	add.s64 	%rd11092, %rd11091, %rd11007;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8735,%dummy}, %rd11079;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8736}, %rd11079;
	}
	shf.r.wrap.b32 	%r8737, %r8736, %r8735, 28;
	shf.r.wrap.b32 	%r8738, %r8735, %r8736, 28;
	mov.b64 	%rd11093, {%r8738, %r8737};
	shf.l.wrap.b32 	%r8739, %r8735, %r8736, 30;
	shf.l.wrap.b32 	%r8740, %r8736, %r8735, 30;
	mov.b64 	%rd11094, {%r8740, %r8739};
	xor.b64  	%rd11095, %rd11094, %rd11093;
	shf.l.wrap.b32 	%r8741, %r8735, %r8736, 25;
	shf.l.wrap.b32 	%r8742, %r8736, %r8735, 25;
	mov.b64 	%rd11096, {%r8742, %r8741};
	xor.b64  	%rd11097, %rd11095, %rd11096;
	xor.b64  	%rd11098, %rd11079, %rd11031;
	xor.b64  	%rd11099, %rd11079, %rd11055;
	and.b64  	%rd11100, %rd11099, %rd11098;
	xor.b64  	%rd11101, %rd11100, %rd11079;
	add.s64 	%rd11102, %rd11091, %rd11101;
	add.s64 	%rd11103, %rd11102, %rd11097;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8743,%dummy}, %rd11092;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8744}, %rd11092;
	}
	shf.r.wrap.b32 	%r8745, %r8744, %r8743, 14;
	shf.r.wrap.b32 	%r8746, %r8743, %r8744, 14;
	mov.b64 	%rd11104, {%r8746, %r8745};
	shf.r.wrap.b32 	%r8747, %r8744, %r8743, 18;
	shf.r.wrap.b32 	%r8748, %r8743, %r8744, 18;
	mov.b64 	%rd11105, {%r8748, %r8747};
	xor.b64  	%rd11106, %rd11105, %rd11104;
	shf.l.wrap.b32 	%r8749, %r8743, %r8744, 23;
	shf.l.wrap.b32 	%r8750, %r8744, %r8743, 23;
	mov.b64 	%rd11107, {%r8750, %r8749};
	xor.b64  	%rd11108, %rd11106, %rd11107;
	xor.b64  	%rd11109, %rd11068, %rd11044;
	and.b64  	%rd11110, %rd11092, %rd11109;
	xor.b64  	%rd11111, %rd11110, %rd11044;
	add.s64 	%rd11112, %rd10787, %rd12740;
	add.s64 	%rd11113, %rd11112, %rd11020;
	add.s64 	%rd11114, %rd11113, %rd11111;
	add.s64 	%rd11115, %rd11114, %rd11108;
	add.s64 	%rd11116, %rd11115, %rd11031;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8751,%dummy}, %rd11103;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8752}, %rd11103;
	}
	shf.r.wrap.b32 	%r8753, %r8752, %r8751, 28;
	shf.r.wrap.b32 	%r8754, %r8751, %r8752, 28;
	mov.b64 	%rd11117, {%r8754, %r8753};
	shf.l.wrap.b32 	%r8755, %r8751, %r8752, 30;
	shf.l.wrap.b32 	%r8756, %r8752, %r8751, 30;
	mov.b64 	%rd11118, {%r8756, %r8755};
	xor.b64  	%rd11119, %rd11118, %rd11117;
	shf.l.wrap.b32 	%r8757, %r8751, %r8752, 25;
	shf.l.wrap.b32 	%r8758, %r8752, %r8751, 25;
	mov.b64 	%rd11120, {%r8758, %r8757};
	xor.b64  	%rd11121, %rd11119, %rd11120;
	xor.b64  	%rd11122, %rd11103, %rd11055;
	xor.b64  	%rd11123, %rd11103, %rd11079;
	and.b64  	%rd11124, %rd11123, %rd11122;
	xor.b64  	%rd11125, %rd11124, %rd11103;
	add.s64 	%rd11126, %rd11115, %rd11125;
	add.s64 	%rd11127, %rd11126, %rd11121;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8759,%dummy}, %rd11116;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8760}, %rd11116;
	}
	shf.r.wrap.b32 	%r8761, %r8760, %r8759, 14;
	shf.r.wrap.b32 	%r8762, %r8759, %r8760, 14;
	mov.b64 	%rd11128, {%r8762, %r8761};
	shf.r.wrap.b32 	%r8763, %r8760, %r8759, 18;
	shf.r.wrap.b32 	%r8764, %r8759, %r8760, 18;
	mov.b64 	%rd11129, {%r8764, %r8763};
	xor.b64  	%rd11130, %rd11129, %rd11128;
	shf.l.wrap.b32 	%r8765, %r8759, %r8760, 23;
	shf.l.wrap.b32 	%r8766, %r8760, %r8759, 23;
	mov.b64 	%rd11131, {%r8766, %r8765};
	xor.b64  	%rd11132, %rd11130, %rd11131;
	xor.b64  	%rd11133, %rd11092, %rd11068;
	and.b64  	%rd11134, %rd11116, %rd11133;
	xor.b64  	%rd11135, %rd11134, %rd11068;
	add.s64 	%rd11136, %rd10800, %rd12741;
	add.s64 	%rd11137, %rd11136, %rd11044;
	add.s64 	%rd11138, %rd11137, %rd11135;
	add.s64 	%rd11139, %rd11138, %rd11132;
	add.s64 	%rd11140, %rd11139, %rd11055;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8767,%dummy}, %rd11127;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8768}, %rd11127;
	}
	shf.r.wrap.b32 	%r8769, %r8768, %r8767, 28;
	shf.r.wrap.b32 	%r8770, %r8767, %r8768, 28;
	mov.b64 	%rd11141, {%r8770, %r8769};
	shf.l.wrap.b32 	%r8771, %r8767, %r8768, 30;
	shf.l.wrap.b32 	%r8772, %r8768, %r8767, 30;
	mov.b64 	%rd11142, {%r8772, %r8771};
	xor.b64  	%rd11143, %rd11142, %rd11141;
	shf.l.wrap.b32 	%r8773, %r8767, %r8768, 25;
	shf.l.wrap.b32 	%r8774, %r8768, %r8767, 25;
	mov.b64 	%rd11144, {%r8774, %r8773};
	xor.b64  	%rd11145, %rd11143, %rd11144;
	xor.b64  	%rd11146, %rd11127, %rd11079;
	xor.b64  	%rd11147, %rd11127, %rd11103;
	and.b64  	%rd11148, %rd11147, %rd11146;
	xor.b64  	%rd11149, %rd11148, %rd11127;
	add.s64 	%rd11150, %rd11139, %rd11149;
	add.s64 	%rd11151, %rd11150, %rd11145;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8775,%dummy}, %rd11140;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8776}, %rd11140;
	}
	shf.r.wrap.b32 	%r8777, %r8776, %r8775, 14;
	shf.r.wrap.b32 	%r8778, %r8775, %r8776, 14;
	mov.b64 	%rd11152, {%r8778, %r8777};
	shf.r.wrap.b32 	%r8779, %r8776, %r8775, 18;
	shf.r.wrap.b32 	%r8780, %r8775, %r8776, 18;
	mov.b64 	%rd11153, {%r8780, %r8779};
	xor.b64  	%rd11154, %rd11153, %rd11152;
	shf.l.wrap.b32 	%r8781, %r8775, %r8776, 23;
	shf.l.wrap.b32 	%r8782, %r8776, %r8775, 23;
	mov.b64 	%rd11155, {%r8782, %r8781};
	xor.b64  	%rd11156, %rd11154, %rd11155;
	xor.b64  	%rd11157, %rd11116, %rd11092;
	and.b64  	%rd11158, %rd11140, %rd11157;
	xor.b64  	%rd11159, %rd11158, %rd11092;
	add.s64 	%rd11160, %rd10813, %rd12742;
	add.s64 	%rd11161, %rd11160, %rd11068;
	add.s64 	%rd11162, %rd11161, %rd11159;
	add.s64 	%rd11163, %rd11162, %rd11156;
	add.s64 	%rd11164, %rd11163, %rd11079;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8783,%dummy}, %rd11151;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8784}, %rd11151;
	}
	shf.r.wrap.b32 	%r8785, %r8784, %r8783, 28;
	shf.r.wrap.b32 	%r8786, %r8783, %r8784, 28;
	mov.b64 	%rd11165, {%r8786, %r8785};
	shf.l.wrap.b32 	%r8787, %r8783, %r8784, 30;
	shf.l.wrap.b32 	%r8788, %r8784, %r8783, 30;
	mov.b64 	%rd11166, {%r8788, %r8787};
	xor.b64  	%rd11167, %rd11166, %rd11165;
	shf.l.wrap.b32 	%r8789, %r8783, %r8784, 25;
	shf.l.wrap.b32 	%r8790, %r8784, %r8783, 25;
	mov.b64 	%rd11168, {%r8790, %r8789};
	xor.b64  	%rd11169, %rd11167, %rd11168;
	xor.b64  	%rd11170, %rd11151, %rd11103;
	xor.b64  	%rd11171, %rd11151, %rd11127;
	and.b64  	%rd11172, %rd11171, %rd11170;
	xor.b64  	%rd11173, %rd11172, %rd11151;
	add.s64 	%rd11174, %rd11163, %rd11173;
	add.s64 	%rd11175, %rd11174, %rd11169;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8791,%dummy}, %rd11164;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8792}, %rd11164;
	}
	shf.r.wrap.b32 	%r8793, %r8792, %r8791, 14;
	shf.r.wrap.b32 	%r8794, %r8791, %r8792, 14;
	mov.b64 	%rd11176, {%r8794, %r8793};
	shf.r.wrap.b32 	%r8795, %r8792, %r8791, 18;
	shf.r.wrap.b32 	%r8796, %r8791, %r8792, 18;
	mov.b64 	%rd11177, {%r8796, %r8795};
	xor.b64  	%rd11178, %rd11177, %rd11176;
	shf.l.wrap.b32 	%r8797, %r8791, %r8792, 23;
	shf.l.wrap.b32 	%r8798, %r8792, %r8791, 23;
	mov.b64 	%rd11179, {%r8798, %r8797};
	xor.b64  	%rd11180, %rd11178, %rd11179;
	xor.b64  	%rd11181, %rd11140, %rd11116;
	and.b64  	%rd11182, %rd11164, %rd11181;
	xor.b64  	%rd11183, %rd11182, %rd11116;
	add.s64 	%rd11184, %rd10826, %rd12743;
	add.s64 	%rd11185, %rd11184, %rd11092;
	add.s64 	%rd11186, %rd11185, %rd11183;
	add.s64 	%rd11187, %rd11186, %rd11180;
	add.s64 	%rd11188, %rd11187, %rd11103;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8799,%dummy}, %rd11175;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8800}, %rd11175;
	}
	shf.r.wrap.b32 	%r8801, %r8800, %r8799, 28;
	shf.r.wrap.b32 	%r8802, %r8799, %r8800, 28;
	mov.b64 	%rd11189, {%r8802, %r8801};
	shf.l.wrap.b32 	%r8803, %r8799, %r8800, 30;
	shf.l.wrap.b32 	%r8804, %r8800, %r8799, 30;
	mov.b64 	%rd11190, {%r8804, %r8803};
	xor.b64  	%rd11191, %rd11190, %rd11189;
	shf.l.wrap.b32 	%r8805, %r8799, %r8800, 25;
	shf.l.wrap.b32 	%r8806, %r8800, %r8799, 25;
	mov.b64 	%rd11192, {%r8806, %r8805};
	xor.b64  	%rd11193, %rd11191, %rd11192;
	xor.b64  	%rd11194, %rd11175, %rd11127;
	xor.b64  	%rd11195, %rd11175, %rd11151;
	and.b64  	%rd11196, %rd11195, %rd11194;
	xor.b64  	%rd11197, %rd11196, %rd11175;
	add.s64 	%rd11198, %rd11187, %rd11197;
	add.s64 	%rd11199, %rd11198, %rd11193;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8807,%dummy}, %rd11188;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8808}, %rd11188;
	}
	shf.r.wrap.b32 	%r8809, %r8808, %r8807, 14;
	shf.r.wrap.b32 	%r8810, %r8807, %r8808, 14;
	mov.b64 	%rd11200, {%r8810, %r8809};
	shf.r.wrap.b32 	%r8811, %r8808, %r8807, 18;
	shf.r.wrap.b32 	%r8812, %r8807, %r8808, 18;
	mov.b64 	%rd11201, {%r8812, %r8811};
	xor.b64  	%rd11202, %rd11201, %rd11200;
	shf.l.wrap.b32 	%r8813, %r8807, %r8808, 23;
	shf.l.wrap.b32 	%r8814, %r8808, %r8807, 23;
	mov.b64 	%rd11203, {%r8814, %r8813};
	xor.b64  	%rd11204, %rd11202, %rd11203;
	xor.b64  	%rd11205, %rd11164, %rd11140;
	and.b64  	%rd11206, %rd11188, %rd11205;
	xor.b64  	%rd11207, %rd11206, %rd11140;
	add.s64 	%rd11208, %rd10839, %rd12744;
	add.s64 	%rd11209, %rd11208, %rd11116;
	add.s64 	%rd11210, %rd11209, %rd11207;
	add.s64 	%rd11211, %rd11210, %rd11204;
	add.s64 	%rd11212, %rd11211, %rd11127;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8815,%dummy}, %rd11199;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8816}, %rd11199;
	}
	shf.r.wrap.b32 	%r8817, %r8816, %r8815, 28;
	shf.r.wrap.b32 	%r8818, %r8815, %r8816, 28;
	mov.b64 	%rd11213, {%r8818, %r8817};
	shf.l.wrap.b32 	%r8819, %r8815, %r8816, 30;
	shf.l.wrap.b32 	%r8820, %r8816, %r8815, 30;
	mov.b64 	%rd11214, {%r8820, %r8819};
	xor.b64  	%rd11215, %rd11214, %rd11213;
	shf.l.wrap.b32 	%r8821, %r8815, %r8816, 25;
	shf.l.wrap.b32 	%r8822, %r8816, %r8815, 25;
	mov.b64 	%rd11216, {%r8822, %r8821};
	xor.b64  	%rd11217, %rd11215, %rd11216;
	xor.b64  	%rd11218, %rd11199, %rd11151;
	xor.b64  	%rd11219, %rd11199, %rd11175;
	and.b64  	%rd11220, %rd11219, %rd11218;
	xor.b64  	%rd11221, %rd11220, %rd11199;
	add.s64 	%rd11222, %rd11211, %rd11221;
	add.s64 	%rd11223, %rd11222, %rd11217;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8823,%dummy}, %rd10826;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8824}, %rd10826;
	}
	shf.r.wrap.b32 	%r8825, %r8824, %r8823, 19;
	shf.r.wrap.b32 	%r8826, %r8823, %r8824, 19;
	mov.b64 	%rd11224, {%r8826, %r8825};
	shf.l.wrap.b32 	%r8827, %r8823, %r8824, 3;
	shf.l.wrap.b32 	%r8828, %r8824, %r8823, 3;
	mov.b64 	%rd11225, {%r8828, %r8827};
	shr.u64 	%rd11226, %rd10826, 6;
	xor.b64  	%rd11227, %rd11224, %rd11226;
	xor.b64  	%rd11228, %rd11227, %rd11225;
	shf.r.wrap.b32 	%r8829, %r8442, %r8441, 1;
	shf.r.wrap.b32 	%r8830, %r8441, %r8442, 1;
	mov.b64 	%rd11229, {%r8830, %r8829};
	shf.r.wrap.b32 	%r8831, %r8442, %r8441, 8;
	shf.r.wrap.b32 	%r8832, %r8441, %r8442, 8;
	mov.b64 	%rd11230, {%r8832, %r8831};
	shr.u64 	%rd11231, %rd10662, 7;
	xor.b64  	%rd11232, %rd11229, %rd11231;
	xor.b64  	%rd11233, %rd11232, %rd11230;
	add.s64 	%rd11234, %rd10761, %rd10654;
	add.s64 	%rd11235, %rd11234, %rd11228;
	add.s64 	%rd11236, %rd11235, %rd11233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8833,%dummy}, %rd10839;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8834}, %rd10839;
	}
	shf.r.wrap.b32 	%r8835, %r8834, %r8833, 19;
	shf.r.wrap.b32 	%r8836, %r8833, %r8834, 19;
	mov.b64 	%rd11237, {%r8836, %r8835};
	shf.l.wrap.b32 	%r8837, %r8833, %r8834, 3;
	shf.l.wrap.b32 	%r8838, %r8834, %r8833, 3;
	mov.b64 	%rd11238, {%r8838, %r8837};
	shr.u64 	%rd11239, %rd10839, 6;
	xor.b64  	%rd11240, %rd11237, %rd11239;
	xor.b64  	%rd11241, %rd11240, %rd11238;
	shf.r.wrap.b32 	%r8839, %r8448, %r8447, 1;
	shf.r.wrap.b32 	%r8840, %r8447, %r8448, 1;
	mov.b64 	%rd11242, {%r8840, %r8839};
	shf.r.wrap.b32 	%r8841, %r8448, %r8447, 8;
	shf.r.wrap.b32 	%r8842, %r8447, %r8448, 8;
	mov.b64 	%rd11243, {%r8842, %r8841};
	shr.u64 	%rd11244, %rd10675, 7;
	xor.b64  	%rd11245, %rd11242, %rd11244;
	xor.b64  	%rd11246, %rd11245, %rd11243;
	add.s64 	%rd11247, %rd10774, %rd10662;
	add.s64 	%rd11248, %rd11247, %rd11241;
	add.s64 	%rd11249, %rd11248, %rd11246;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8843,%dummy}, %rd11236;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8844}, %rd11236;
	}
	shf.r.wrap.b32 	%r8845, %r8844, %r8843, 19;
	shf.r.wrap.b32 	%r8846, %r8843, %r8844, 19;
	mov.b64 	%rd11250, {%r8846, %r8845};
	shf.l.wrap.b32 	%r8847, %r8843, %r8844, 3;
	shf.l.wrap.b32 	%r8848, %r8844, %r8843, 3;
	mov.b64 	%rd11251, {%r8848, %r8847};
	shr.u64 	%rd11252, %rd11236, 6;
	xor.b64  	%rd11253, %rd11250, %rd11252;
	xor.b64  	%rd11254, %rd11253, %rd11251;
	shf.r.wrap.b32 	%r8849, %r8458, %r8457, 1;
	shf.r.wrap.b32 	%r8850, %r8457, %r8458, 1;
	mov.b64 	%rd11255, {%r8850, %r8849};
	shf.r.wrap.b32 	%r8851, %r8458, %r8457, 8;
	shf.r.wrap.b32 	%r8852, %r8457, %r8458, 8;
	mov.b64 	%rd11256, {%r8852, %r8851};
	shr.u64 	%rd11257, %rd10683, 7;
	xor.b64  	%rd11258, %rd11255, %rd11257;
	xor.b64  	%rd11259, %rd11258, %rd11256;
	add.s64 	%rd11260, %rd10787, %rd10675;
	add.s64 	%rd11261, %rd11260, %rd11254;
	add.s64 	%rd11262, %rd11261, %rd11259;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8853,%dummy}, %rd11249;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8854}, %rd11249;
	}
	shf.r.wrap.b32 	%r8855, %r8854, %r8853, 19;
	shf.r.wrap.b32 	%r8856, %r8853, %r8854, 19;
	mov.b64 	%rd11263, {%r8856, %r8855};
	shf.l.wrap.b32 	%r8857, %r8853, %r8854, 3;
	shf.l.wrap.b32 	%r8858, %r8854, %r8853, 3;
	mov.b64 	%rd11264, {%r8858, %r8857};
	shr.u64 	%rd11265, %rd11249, 6;
	xor.b64  	%rd11266, %rd11263, %rd11265;
	xor.b64  	%rd11267, %rd11266, %rd11264;
	shf.r.wrap.b32 	%r8859, %r8468, %r8467, 1;
	shf.r.wrap.b32 	%r8860, %r8467, %r8468, 1;
	mov.b64 	%rd11268, {%r8860, %r8859};
	shf.r.wrap.b32 	%r8861, %r8468, %r8467, 8;
	shf.r.wrap.b32 	%r8862, %r8467, %r8468, 8;
	mov.b64 	%rd11269, {%r8862, %r8861};
	shr.u64 	%rd11270, %rd10696, 7;
	xor.b64  	%rd11271, %rd11268, %rd11270;
	xor.b64  	%rd11272, %rd11271, %rd11269;
	add.s64 	%rd11273, %rd10800, %rd10683;
	add.s64 	%rd11274, %rd11273, %rd11267;
	add.s64 	%rd11275, %rd11274, %rd11272;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8863,%dummy}, %rd11262;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8864}, %rd11262;
	}
	shf.r.wrap.b32 	%r8865, %r8864, %r8863, 19;
	shf.r.wrap.b32 	%r8866, %r8863, %r8864, 19;
	mov.b64 	%rd11276, {%r8866, %r8865};
	shf.l.wrap.b32 	%r8867, %r8863, %r8864, 3;
	shf.l.wrap.b32 	%r8868, %r8864, %r8863, 3;
	mov.b64 	%rd11277, {%r8868, %r8867};
	shr.u64 	%rd11278, %rd11262, 6;
	xor.b64  	%rd11279, %rd11276, %rd11278;
	xor.b64  	%rd11280, %rd11279, %rd11277;
	shf.r.wrap.b32 	%r8869, %r8478, %r8477, 1;
	shf.r.wrap.b32 	%r8870, %r8477, %r8478, 1;
	mov.b64 	%rd11281, {%r8870, %r8869};
	shf.r.wrap.b32 	%r8871, %r8478, %r8477, 8;
	shf.r.wrap.b32 	%r8872, %r8477, %r8478, 8;
	mov.b64 	%rd11282, {%r8872, %r8871};
	shr.u64 	%rd11283, %rd10709, 7;
	xor.b64  	%rd11284, %rd11281, %rd11283;
	xor.b64  	%rd11285, %rd11284, %rd11282;
	add.s64 	%rd11286, %rd10813, %rd10696;
	add.s64 	%rd11287, %rd11286, %rd11280;
	add.s64 	%rd11288, %rd11287, %rd11285;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8873,%dummy}, %rd11275;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8874}, %rd11275;
	}
	shf.r.wrap.b32 	%r8875, %r8874, %r8873, 19;
	shf.r.wrap.b32 	%r8876, %r8873, %r8874, 19;
	mov.b64 	%rd11289, {%r8876, %r8875};
	shf.l.wrap.b32 	%r8877, %r8873, %r8874, 3;
	shf.l.wrap.b32 	%r8878, %r8874, %r8873, 3;
	mov.b64 	%rd11290, {%r8878, %r8877};
	shr.u64 	%rd11291, %rd11275, 6;
	xor.b64  	%rd11292, %rd11289, %rd11291;
	xor.b64  	%rd11293, %rd11292, %rd11290;
	shf.r.wrap.b32 	%r8879, %r8488, %r8487, 1;
	shf.r.wrap.b32 	%r8880, %r8487, %r8488, 1;
	mov.b64 	%rd11294, {%r8880, %r8879};
	shf.r.wrap.b32 	%r8881, %r8488, %r8487, 8;
	shf.r.wrap.b32 	%r8882, %r8487, %r8488, 8;
	mov.b64 	%rd11295, {%r8882, %r8881};
	shr.u64 	%rd11296, %rd10722, 7;
	xor.b64  	%rd11297, %rd11294, %rd11296;
	xor.b64  	%rd11298, %rd11297, %rd11295;
	add.s64 	%rd11299, %rd10826, %rd10709;
	add.s64 	%rd11300, %rd11299, %rd11293;
	add.s64 	%rd11301, %rd11300, %rd11298;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8883,%dummy}, %rd11288;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8884}, %rd11288;
	}
	shf.r.wrap.b32 	%r8885, %r8884, %r8883, 19;
	shf.r.wrap.b32 	%r8886, %r8883, %r8884, 19;
	mov.b64 	%rd11302, {%r8886, %r8885};
	shf.l.wrap.b32 	%r8887, %r8883, %r8884, 3;
	shf.l.wrap.b32 	%r8888, %r8884, %r8883, 3;
	mov.b64 	%rd11303, {%r8888, %r8887};
	shr.u64 	%rd11304, %rd11288, 6;
	xor.b64  	%rd11305, %rd11302, %rd11304;
	xor.b64  	%rd11306, %rd11305, %rd11303;
	shf.r.wrap.b32 	%r8889, %r8498, %r8497, 1;
	shf.r.wrap.b32 	%r8890, %r8497, %r8498, 1;
	mov.b64 	%rd11307, {%r8890, %r8889};
	shf.r.wrap.b32 	%r8891, %r8498, %r8497, 8;
	shf.r.wrap.b32 	%r8892, %r8497, %r8498, 8;
	mov.b64 	%rd11308, {%r8892, %r8891};
	shr.u64 	%rd11309, %rd10735, 7;
	xor.b64  	%rd11310, %rd11307, %rd11309;
	xor.b64  	%rd11311, %rd11310, %rd11308;
	add.s64 	%rd11312, %rd10839, %rd10722;
	add.s64 	%rd11313, %rd11312, %rd11306;
	add.s64 	%rd11314, %rd11313, %rd11311;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8893,%dummy}, %rd11301;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8894}, %rd11301;
	}
	shf.r.wrap.b32 	%r8895, %r8894, %r8893, 19;
	shf.r.wrap.b32 	%r8896, %r8893, %r8894, 19;
	mov.b64 	%rd11315, {%r8896, %r8895};
	shf.l.wrap.b32 	%r8897, %r8893, %r8894, 3;
	shf.l.wrap.b32 	%r8898, %r8894, %r8893, 3;
	mov.b64 	%rd11316, {%r8898, %r8897};
	shr.u64 	%rd11317, %rd11301, 6;
	xor.b64  	%rd11318, %rd11315, %rd11317;
	xor.b64  	%rd11319, %rd11318, %rd11316;
	shf.r.wrap.b32 	%r8899, %r8508, %r8507, 1;
	shf.r.wrap.b32 	%r8900, %r8507, %r8508, 1;
	mov.b64 	%rd11320, {%r8900, %r8899};
	shf.r.wrap.b32 	%r8901, %r8508, %r8507, 8;
	shf.r.wrap.b32 	%r8902, %r8507, %r8508, 8;
	mov.b64 	%rd11321, {%r8902, %r8901};
	shr.u64 	%rd11322, %rd10748, 7;
	xor.b64  	%rd11323, %rd11320, %rd11322;
	xor.b64  	%rd11324, %rd11323, %rd11321;
	add.s64 	%rd11325, %rd11236, %rd10735;
	add.s64 	%rd11326, %rd11325, %rd11319;
	add.s64 	%rd11327, %rd11326, %rd11324;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8903,%dummy}, %rd11314;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8904}, %rd11314;
	}
	shf.r.wrap.b32 	%r8905, %r8904, %r8903, 19;
	shf.r.wrap.b32 	%r8906, %r8903, %r8904, 19;
	mov.b64 	%rd11328, {%r8906, %r8905};
	shf.l.wrap.b32 	%r8907, %r8903, %r8904, 3;
	shf.l.wrap.b32 	%r8908, %r8904, %r8903, 3;
	mov.b64 	%rd11329, {%r8908, %r8907};
	shr.u64 	%rd11330, %rd11314, 6;
	xor.b64  	%rd11331, %rd11328, %rd11330;
	xor.b64  	%rd11332, %rd11331, %rd11329;
	shf.r.wrap.b32 	%r8909, %r8518, %r8517, 1;
	shf.r.wrap.b32 	%r8910, %r8517, %r8518, 1;
	mov.b64 	%rd11333, {%r8910, %r8909};
	shf.r.wrap.b32 	%r8911, %r8518, %r8517, 8;
	shf.r.wrap.b32 	%r8912, %r8517, %r8518, 8;
	mov.b64 	%rd11334, {%r8912, %r8911};
	shr.u64 	%rd11335, %rd10761, 7;
	xor.b64  	%rd11336, %rd11333, %rd11335;
	xor.b64  	%rd11337, %rd11336, %rd11334;
	add.s64 	%rd11338, %rd11249, %rd10748;
	add.s64 	%rd11339, %rd11338, %rd11332;
	add.s64 	%rd11340, %rd11339, %rd11337;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8913,%dummy}, %rd11327;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8914}, %rd11327;
	}
	shf.r.wrap.b32 	%r8915, %r8914, %r8913, 19;
	shf.r.wrap.b32 	%r8916, %r8913, %r8914, 19;
	mov.b64 	%rd11341, {%r8916, %r8915};
	shf.l.wrap.b32 	%r8917, %r8913, %r8914, 3;
	shf.l.wrap.b32 	%r8918, %r8914, %r8913, 3;
	mov.b64 	%rd11342, {%r8918, %r8917};
	shr.u64 	%rd11343, %rd11327, 6;
	xor.b64  	%rd11344, %rd11341, %rd11343;
	xor.b64  	%rd11345, %rd11344, %rd11342;
	shf.r.wrap.b32 	%r8919, %r8528, %r8527, 1;
	shf.r.wrap.b32 	%r8920, %r8527, %r8528, 1;
	mov.b64 	%rd11346, {%r8920, %r8919};
	shf.r.wrap.b32 	%r8921, %r8528, %r8527, 8;
	shf.r.wrap.b32 	%r8922, %r8527, %r8528, 8;
	mov.b64 	%rd11347, {%r8922, %r8921};
	shr.u64 	%rd11348, %rd10774, 7;
	xor.b64  	%rd11349, %rd11346, %rd11348;
	xor.b64  	%rd11350, %rd11349, %rd11347;
	add.s64 	%rd11351, %rd11262, %rd10761;
	add.s64 	%rd11352, %rd11351, %rd11345;
	add.s64 	%rd11353, %rd11352, %rd11350;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8923,%dummy}, %rd11340;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8924}, %rd11340;
	}
	shf.r.wrap.b32 	%r8925, %r8924, %r8923, 19;
	shf.r.wrap.b32 	%r8926, %r8923, %r8924, 19;
	mov.b64 	%rd11354, {%r8926, %r8925};
	shf.l.wrap.b32 	%r8927, %r8923, %r8924, 3;
	shf.l.wrap.b32 	%r8928, %r8924, %r8923, 3;
	mov.b64 	%rd11355, {%r8928, %r8927};
	shr.u64 	%rd11356, %rd11340, 6;
	xor.b64  	%rd11357, %rd11354, %rd11356;
	xor.b64  	%rd11358, %rd11357, %rd11355;
	shf.r.wrap.b32 	%r8929, %r8538, %r8537, 1;
	shf.r.wrap.b32 	%r8930, %r8537, %r8538, 1;
	mov.b64 	%rd11359, {%r8930, %r8929};
	shf.r.wrap.b32 	%r8931, %r8538, %r8537, 8;
	shf.r.wrap.b32 	%r8932, %r8537, %r8538, 8;
	mov.b64 	%rd11360, {%r8932, %r8931};
	shr.u64 	%rd11361, %rd10787, 7;
	xor.b64  	%rd11362, %rd11359, %rd11361;
	xor.b64  	%rd11363, %rd11362, %rd11360;
	add.s64 	%rd11364, %rd11275, %rd10774;
	add.s64 	%rd11365, %rd11364, %rd11358;
	add.s64 	%rd11366, %rd11365, %rd11363;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8933,%dummy}, %rd11353;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8934}, %rd11353;
	}
	shf.r.wrap.b32 	%r8935, %r8934, %r8933, 19;
	shf.r.wrap.b32 	%r8936, %r8933, %r8934, 19;
	mov.b64 	%rd11367, {%r8936, %r8935};
	shf.l.wrap.b32 	%r8937, %r8933, %r8934, 3;
	shf.l.wrap.b32 	%r8938, %r8934, %r8933, 3;
	mov.b64 	%rd11368, {%r8938, %r8937};
	shr.u64 	%rd11369, %rd11353, 6;
	xor.b64  	%rd11370, %rd11367, %rd11369;
	xor.b64  	%rd11371, %rd11370, %rd11368;
	shf.r.wrap.b32 	%r8939, %r8548, %r8547, 1;
	shf.r.wrap.b32 	%r8940, %r8547, %r8548, 1;
	mov.b64 	%rd11372, {%r8940, %r8939};
	shf.r.wrap.b32 	%r8941, %r8548, %r8547, 8;
	shf.r.wrap.b32 	%r8942, %r8547, %r8548, 8;
	mov.b64 	%rd11373, {%r8942, %r8941};
	shr.u64 	%rd11374, %rd10800, 7;
	xor.b64  	%rd11375, %rd11372, %rd11374;
	xor.b64  	%rd11376, %rd11375, %rd11373;
	add.s64 	%rd11377, %rd11288, %rd10787;
	add.s64 	%rd11378, %rd11377, %rd11371;
	add.s64 	%rd11379, %rd11378, %rd11376;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8943,%dummy}, %rd11366;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8944}, %rd11366;
	}
	shf.r.wrap.b32 	%r8945, %r8944, %r8943, 19;
	shf.r.wrap.b32 	%r8946, %r8943, %r8944, 19;
	mov.b64 	%rd11380, {%r8946, %r8945};
	shf.l.wrap.b32 	%r8947, %r8943, %r8944, 3;
	shf.l.wrap.b32 	%r8948, %r8944, %r8943, 3;
	mov.b64 	%rd11381, {%r8948, %r8947};
	shr.u64 	%rd11382, %rd11366, 6;
	xor.b64  	%rd11383, %rd11380, %rd11382;
	xor.b64  	%rd11384, %rd11383, %rd11381;
	shf.r.wrap.b32 	%r8949, %r8558, %r8557, 1;
	shf.r.wrap.b32 	%r8950, %r8557, %r8558, 1;
	mov.b64 	%rd11385, {%r8950, %r8949};
	shf.r.wrap.b32 	%r8951, %r8558, %r8557, 8;
	shf.r.wrap.b32 	%r8952, %r8557, %r8558, 8;
	mov.b64 	%rd11386, {%r8952, %r8951};
	shr.u64 	%rd11387, %rd10813, 7;
	xor.b64  	%rd11388, %rd11385, %rd11387;
	xor.b64  	%rd11389, %rd11388, %rd11386;
	add.s64 	%rd11390, %rd11301, %rd10800;
	add.s64 	%rd11391, %rd11390, %rd11384;
	add.s64 	%rd11392, %rd11391, %rd11389;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8953,%dummy}, %rd11379;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8954}, %rd11379;
	}
	shf.r.wrap.b32 	%r8955, %r8954, %r8953, 19;
	shf.r.wrap.b32 	%r8956, %r8953, %r8954, 19;
	mov.b64 	%rd11393, {%r8956, %r8955};
	shf.l.wrap.b32 	%r8957, %r8953, %r8954, 3;
	shf.l.wrap.b32 	%r8958, %r8954, %r8953, 3;
	mov.b64 	%rd11394, {%r8958, %r8957};
	shr.u64 	%rd11395, %rd11379, 6;
	xor.b64  	%rd11396, %rd11393, %rd11395;
	xor.b64  	%rd11397, %rd11396, %rd11394;
	shf.r.wrap.b32 	%r8959, %r8824, %r8823, 1;
	shf.r.wrap.b32 	%r8960, %r8823, %r8824, 1;
	mov.b64 	%rd11398, {%r8960, %r8959};
	shf.r.wrap.b32 	%r8961, %r8824, %r8823, 8;
	shf.r.wrap.b32 	%r8962, %r8823, %r8824, 8;
	mov.b64 	%rd11399, {%r8962, %r8961};
	shr.u64 	%rd11400, %rd10826, 7;
	xor.b64  	%rd11401, %rd11398, %rd11400;
	xor.b64  	%rd11402, %rd11401, %rd11399;
	add.s64 	%rd11403, %rd11314, %rd10813;
	add.s64 	%rd11404, %rd11403, %rd11397;
	add.s64 	%rd11405, %rd11404, %rd11402;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8963,%dummy}, %rd11392;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8964}, %rd11392;
	}
	shf.r.wrap.b32 	%r8965, %r8964, %r8963, 19;
	shf.r.wrap.b32 	%r8966, %r8963, %r8964, 19;
	mov.b64 	%rd11406, {%r8966, %r8965};
	shf.l.wrap.b32 	%r8967, %r8963, %r8964, 3;
	shf.l.wrap.b32 	%r8968, %r8964, %r8963, 3;
	mov.b64 	%rd11407, {%r8968, %r8967};
	shr.u64 	%rd11408, %rd11392, 6;
	xor.b64  	%rd11409, %rd11406, %rd11408;
	xor.b64  	%rd11410, %rd11409, %rd11407;
	shf.r.wrap.b32 	%r8969, %r8834, %r8833, 1;
	shf.r.wrap.b32 	%r8970, %r8833, %r8834, 1;
	mov.b64 	%rd11411, {%r8970, %r8969};
	shf.r.wrap.b32 	%r8971, %r8834, %r8833, 8;
	shf.r.wrap.b32 	%r8972, %r8833, %r8834, 8;
	mov.b64 	%rd11412, {%r8972, %r8971};
	shr.u64 	%rd11413, %rd10839, 7;
	xor.b64  	%rd11414, %rd11411, %rd11413;
	xor.b64  	%rd11415, %rd11414, %rd11412;
	add.s64 	%rd11416, %rd11327, %rd10826;
	add.s64 	%rd11417, %rd11416, %rd11410;
	add.s64 	%rd11418, %rd11417, %rd11415;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8973,%dummy}, %rd11405;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8974}, %rd11405;
	}
	shf.r.wrap.b32 	%r8975, %r8974, %r8973, 19;
	shf.r.wrap.b32 	%r8976, %r8973, %r8974, 19;
	mov.b64 	%rd11419, {%r8976, %r8975};
	shf.l.wrap.b32 	%r8977, %r8973, %r8974, 3;
	shf.l.wrap.b32 	%r8978, %r8974, %r8973, 3;
	mov.b64 	%rd11420, {%r8978, %r8977};
	shr.u64 	%rd11421, %rd11405, 6;
	xor.b64  	%rd11422, %rd11419, %rd11421;
	xor.b64  	%rd11423, %rd11422, %rd11420;
	shf.r.wrap.b32 	%r8979, %r8844, %r8843, 1;
	shf.r.wrap.b32 	%r8980, %r8843, %r8844, 1;
	mov.b64 	%rd11424, {%r8980, %r8979};
	shf.r.wrap.b32 	%r8981, %r8844, %r8843, 8;
	shf.r.wrap.b32 	%r8982, %r8843, %r8844, 8;
	mov.b64 	%rd11425, {%r8982, %r8981};
	shr.u64 	%rd11426, %rd11236, 7;
	xor.b64  	%rd11427, %rd11424, %rd11426;
	xor.b64  	%rd11428, %rd11427, %rd11425;
	add.s64 	%rd11429, %rd11340, %rd10839;
	add.s64 	%rd11430, %rd11429, %rd11423;
	add.s64 	%rd11431, %rd11430, %rd11428;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8983,%dummy}, %rd11212;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8984}, %rd11212;
	}
	shf.r.wrap.b32 	%r8985, %r8984, %r8983, 14;
	shf.r.wrap.b32 	%r8986, %r8983, %r8984, 14;
	mov.b64 	%rd11432, {%r8986, %r8985};
	shf.r.wrap.b32 	%r8987, %r8984, %r8983, 18;
	shf.r.wrap.b32 	%r8988, %r8983, %r8984, 18;
	mov.b64 	%rd11433, {%r8988, %r8987};
	xor.b64  	%rd11434, %rd11433, %rd11432;
	shf.l.wrap.b32 	%r8989, %r8983, %r8984, 23;
	shf.l.wrap.b32 	%r8990, %r8984, %r8983, 23;
	mov.b64 	%rd11435, {%r8990, %r8989};
	xor.b64  	%rd11436, %rd11434, %rd11435;
	xor.b64  	%rd11437, %rd11188, %rd11164;
	and.b64  	%rd11438, %rd11212, %rd11437;
	xor.b64  	%rd11439, %rd11438, %rd11164;
	add.s64 	%rd11440, %rd11140, %rd12745;
	add.s64 	%rd11441, %rd11440, %rd11439;
	add.s64 	%rd11442, %rd11441, %rd11236;
	add.s64 	%rd11443, %rd11442, %rd11436;
	add.s64 	%rd11444, %rd11443, %rd11151;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8991,%dummy}, %rd11223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8992}, %rd11223;
	}
	shf.r.wrap.b32 	%r8993, %r8992, %r8991, 28;
	shf.r.wrap.b32 	%r8994, %r8991, %r8992, 28;
	mov.b64 	%rd11445, {%r8994, %r8993};
	shf.l.wrap.b32 	%r8995, %r8991, %r8992, 30;
	shf.l.wrap.b32 	%r8996, %r8992, %r8991, 30;
	mov.b64 	%rd11446, {%r8996, %r8995};
	xor.b64  	%rd11447, %rd11446, %rd11445;
	shf.l.wrap.b32 	%r8997, %r8991, %r8992, 25;
	shf.l.wrap.b32 	%r8998, %r8992, %r8991, 25;
	mov.b64 	%rd11448, {%r8998, %r8997};
	xor.b64  	%rd11449, %rd11447, %rd11448;
	xor.b64  	%rd11450, %rd11223, %rd11175;
	xor.b64  	%rd11451, %rd11223, %rd11199;
	and.b64  	%rd11452, %rd11451, %rd11450;
	xor.b64  	%rd11453, %rd11452, %rd11223;
	add.s64 	%rd11454, %rd11443, %rd11453;
	add.s64 	%rd11455, %rd11454, %rd11449;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8999,%dummy}, %rd11444;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9000}, %rd11444;
	}
	shf.r.wrap.b32 	%r9001, %r9000, %r8999, 14;
	shf.r.wrap.b32 	%r9002, %r8999, %r9000, 14;
	mov.b64 	%rd11456, {%r9002, %r9001};
	shf.r.wrap.b32 	%r9003, %r9000, %r8999, 18;
	shf.r.wrap.b32 	%r9004, %r8999, %r9000, 18;
	mov.b64 	%rd11457, {%r9004, %r9003};
	xor.b64  	%rd11458, %rd11457, %rd11456;
	shf.l.wrap.b32 	%r9005, %r8999, %r9000, 23;
	shf.l.wrap.b32 	%r9006, %r9000, %r8999, 23;
	mov.b64 	%rd11459, {%r9006, %r9005};
	xor.b64  	%rd11460, %rd11458, %rd11459;
	xor.b64  	%rd11461, %rd11212, %rd11188;
	and.b64  	%rd11462, %rd11444, %rd11461;
	xor.b64  	%rd11463, %rd11462, %rd11188;
	add.s64 	%rd11464, %rd11164, %rd12746;
	add.s64 	%rd11465, %rd11464, %rd11249;
	add.s64 	%rd11466, %rd11465, %rd11463;
	add.s64 	%rd11467, %rd11466, %rd11460;
	add.s64 	%rd11468, %rd11467, %rd11175;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9007,%dummy}, %rd11455;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9008}, %rd11455;
	}
	shf.r.wrap.b32 	%r9009, %r9008, %r9007, 28;
	shf.r.wrap.b32 	%r9010, %r9007, %r9008, 28;
	mov.b64 	%rd11469, {%r9010, %r9009};
	shf.l.wrap.b32 	%r9011, %r9007, %r9008, 30;
	shf.l.wrap.b32 	%r9012, %r9008, %r9007, 30;
	mov.b64 	%rd11470, {%r9012, %r9011};
	xor.b64  	%rd11471, %rd11470, %rd11469;
	shf.l.wrap.b32 	%r9013, %r9007, %r9008, 25;
	shf.l.wrap.b32 	%r9014, %r9008, %r9007, 25;
	mov.b64 	%rd11472, {%r9014, %r9013};
	xor.b64  	%rd11473, %rd11471, %rd11472;
	xor.b64  	%rd11474, %rd11455, %rd11199;
	xor.b64  	%rd11475, %rd11455, %rd11223;
	and.b64  	%rd11476, %rd11475, %rd11474;
	xor.b64  	%rd11477, %rd11476, %rd11455;
	add.s64 	%rd11478, %rd11467, %rd11477;
	add.s64 	%rd11479, %rd11478, %rd11473;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9015,%dummy}, %rd11468;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9016}, %rd11468;
	}
	shf.r.wrap.b32 	%r9017, %r9016, %r9015, 14;
	shf.r.wrap.b32 	%r9018, %r9015, %r9016, 14;
	mov.b64 	%rd11480, {%r9018, %r9017};
	shf.r.wrap.b32 	%r9019, %r9016, %r9015, 18;
	shf.r.wrap.b32 	%r9020, %r9015, %r9016, 18;
	mov.b64 	%rd11481, {%r9020, %r9019};
	xor.b64  	%rd11482, %rd11481, %rd11480;
	shf.l.wrap.b32 	%r9021, %r9015, %r9016, 23;
	shf.l.wrap.b32 	%r9022, %r9016, %r9015, 23;
	mov.b64 	%rd11483, {%r9022, %r9021};
	xor.b64  	%rd11484, %rd11482, %rd11483;
	xor.b64  	%rd11485, %rd11444, %rd11212;
	and.b64  	%rd11486, %rd11468, %rd11485;
	xor.b64  	%rd11487, %rd11486, %rd11212;
	add.s64 	%rd11488, %rd11188, %rd12747;
	add.s64 	%rd11489, %rd11488, %rd11262;
	add.s64 	%rd11490, %rd11489, %rd11487;
	add.s64 	%rd11491, %rd11490, %rd11484;
	add.s64 	%rd11492, %rd11491, %rd11199;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9023,%dummy}, %rd11479;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9024}, %rd11479;
	}
	shf.r.wrap.b32 	%r9025, %r9024, %r9023, 28;
	shf.r.wrap.b32 	%r9026, %r9023, %r9024, 28;
	mov.b64 	%rd11493, {%r9026, %r9025};
	shf.l.wrap.b32 	%r9027, %r9023, %r9024, 30;
	shf.l.wrap.b32 	%r9028, %r9024, %r9023, 30;
	mov.b64 	%rd11494, {%r9028, %r9027};
	xor.b64  	%rd11495, %rd11494, %rd11493;
	shf.l.wrap.b32 	%r9029, %r9023, %r9024, 25;
	shf.l.wrap.b32 	%r9030, %r9024, %r9023, 25;
	mov.b64 	%rd11496, {%r9030, %r9029};
	xor.b64  	%rd11497, %rd11495, %rd11496;
	xor.b64  	%rd11498, %rd11479, %rd11223;
	xor.b64  	%rd11499, %rd11479, %rd11455;
	and.b64  	%rd11500, %rd11499, %rd11498;
	xor.b64  	%rd11501, %rd11500, %rd11479;
	add.s64 	%rd11502, %rd11491, %rd11501;
	add.s64 	%rd11503, %rd11502, %rd11497;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9031,%dummy}, %rd11492;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9032}, %rd11492;
	}
	shf.r.wrap.b32 	%r9033, %r9032, %r9031, 14;
	shf.r.wrap.b32 	%r9034, %r9031, %r9032, 14;
	mov.b64 	%rd11504, {%r9034, %r9033};
	shf.r.wrap.b32 	%r9035, %r9032, %r9031, 18;
	shf.r.wrap.b32 	%r9036, %r9031, %r9032, 18;
	mov.b64 	%rd11505, {%r9036, %r9035};
	xor.b64  	%rd11506, %rd11505, %rd11504;
	shf.l.wrap.b32 	%r9037, %r9031, %r9032, 23;
	shf.l.wrap.b32 	%r9038, %r9032, %r9031, 23;
	mov.b64 	%rd11507, {%r9038, %r9037};
	xor.b64  	%rd11508, %rd11506, %rd11507;
	xor.b64  	%rd11509, %rd11468, %rd11444;
	and.b64  	%rd11510, %rd11492, %rd11509;
	xor.b64  	%rd11511, %rd11510, %rd11444;
	add.s64 	%rd11512, %rd11212, %rd12748;
	add.s64 	%rd11513, %rd11512, %rd11275;
	add.s64 	%rd11514, %rd11513, %rd11511;
	add.s64 	%rd11515, %rd11514, %rd11508;
	add.s64 	%rd11516, %rd11515, %rd11223;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9039,%dummy}, %rd11503;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9040}, %rd11503;
	}
	shf.r.wrap.b32 	%r9041, %r9040, %r9039, 28;
	shf.r.wrap.b32 	%r9042, %r9039, %r9040, 28;
	mov.b64 	%rd11517, {%r9042, %r9041};
	shf.l.wrap.b32 	%r9043, %r9039, %r9040, 30;
	shf.l.wrap.b32 	%r9044, %r9040, %r9039, 30;
	mov.b64 	%rd11518, {%r9044, %r9043};
	xor.b64  	%rd11519, %rd11518, %rd11517;
	shf.l.wrap.b32 	%r9045, %r9039, %r9040, 25;
	shf.l.wrap.b32 	%r9046, %r9040, %r9039, 25;
	mov.b64 	%rd11520, {%r9046, %r9045};
	xor.b64  	%rd11521, %rd11519, %rd11520;
	xor.b64  	%rd11522, %rd11503, %rd11455;
	xor.b64  	%rd11523, %rd11503, %rd11479;
	and.b64  	%rd11524, %rd11523, %rd11522;
	xor.b64  	%rd11525, %rd11524, %rd11503;
	add.s64 	%rd11526, %rd11515, %rd11525;
	add.s64 	%rd11527, %rd11526, %rd11521;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9047,%dummy}, %rd11516;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9048}, %rd11516;
	}
	shf.r.wrap.b32 	%r9049, %r9048, %r9047, 14;
	shf.r.wrap.b32 	%r9050, %r9047, %r9048, 14;
	mov.b64 	%rd11528, {%r9050, %r9049};
	shf.r.wrap.b32 	%r9051, %r9048, %r9047, 18;
	shf.r.wrap.b32 	%r9052, %r9047, %r9048, 18;
	mov.b64 	%rd11529, {%r9052, %r9051};
	xor.b64  	%rd11530, %rd11529, %rd11528;
	shf.l.wrap.b32 	%r9053, %r9047, %r9048, 23;
	shf.l.wrap.b32 	%r9054, %r9048, %r9047, 23;
	mov.b64 	%rd11531, {%r9054, %r9053};
	xor.b64  	%rd11532, %rd11530, %rd11531;
	xor.b64  	%rd11533, %rd11492, %rd11468;
	and.b64  	%rd11534, %rd11516, %rd11533;
	xor.b64  	%rd11535, %rd11534, %rd11468;
	add.s64 	%rd11536, %rd11288, %rd12749;
	add.s64 	%rd11537, %rd11536, %rd11444;
	add.s64 	%rd11538, %rd11537, %rd11535;
	add.s64 	%rd11539, %rd11538, %rd11532;
	add.s64 	%rd11540, %rd11539, %rd11455;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9055,%dummy}, %rd11527;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9056}, %rd11527;
	}
	shf.r.wrap.b32 	%r9057, %r9056, %r9055, 28;
	shf.r.wrap.b32 	%r9058, %r9055, %r9056, 28;
	mov.b64 	%rd11541, {%r9058, %r9057};
	shf.l.wrap.b32 	%r9059, %r9055, %r9056, 30;
	shf.l.wrap.b32 	%r9060, %r9056, %r9055, 30;
	mov.b64 	%rd11542, {%r9060, %r9059};
	xor.b64  	%rd11543, %rd11542, %rd11541;
	shf.l.wrap.b32 	%r9061, %r9055, %r9056, 25;
	shf.l.wrap.b32 	%r9062, %r9056, %r9055, 25;
	mov.b64 	%rd11544, {%r9062, %r9061};
	xor.b64  	%rd11545, %rd11543, %rd11544;
	xor.b64  	%rd11546, %rd11527, %rd11479;
	xor.b64  	%rd11547, %rd11527, %rd11503;
	and.b64  	%rd11548, %rd11547, %rd11546;
	xor.b64  	%rd11549, %rd11548, %rd11527;
	add.s64 	%rd11550, %rd11539, %rd11549;
	add.s64 	%rd11551, %rd11550, %rd11545;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9063,%dummy}, %rd11540;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9064}, %rd11540;
	}
	shf.r.wrap.b32 	%r9065, %r9064, %r9063, 14;
	shf.r.wrap.b32 	%r9066, %r9063, %r9064, 14;
	mov.b64 	%rd11552, {%r9066, %r9065};
	shf.r.wrap.b32 	%r9067, %r9064, %r9063, 18;
	shf.r.wrap.b32 	%r9068, %r9063, %r9064, 18;
	mov.b64 	%rd11553, {%r9068, %r9067};
	xor.b64  	%rd11554, %rd11553, %rd11552;
	shf.l.wrap.b32 	%r9069, %r9063, %r9064, 23;
	shf.l.wrap.b32 	%r9070, %r9064, %r9063, 23;
	mov.b64 	%rd11555, {%r9070, %r9069};
	xor.b64  	%rd11556, %rd11554, %rd11555;
	xor.b64  	%rd11557, %rd11516, %rd11492;
	and.b64  	%rd11558, %rd11540, %rd11557;
	xor.b64  	%rd11559, %rd11558, %rd11492;
	add.s64 	%rd11560, %rd11301, %rd12750;
	add.s64 	%rd11561, %rd11560, %rd11468;
	add.s64 	%rd11562, %rd11561, %rd11559;
	add.s64 	%rd11563, %rd11562, %rd11556;
	add.s64 	%rd11564, %rd11563, %rd11479;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9071,%dummy}, %rd11551;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9072}, %rd11551;
	}
	shf.r.wrap.b32 	%r9073, %r9072, %r9071, 28;
	shf.r.wrap.b32 	%r9074, %r9071, %r9072, 28;
	mov.b64 	%rd11565, {%r9074, %r9073};
	shf.l.wrap.b32 	%r9075, %r9071, %r9072, 30;
	shf.l.wrap.b32 	%r9076, %r9072, %r9071, 30;
	mov.b64 	%rd11566, {%r9076, %r9075};
	xor.b64  	%rd11567, %rd11566, %rd11565;
	shf.l.wrap.b32 	%r9077, %r9071, %r9072, 25;
	shf.l.wrap.b32 	%r9078, %r9072, %r9071, 25;
	mov.b64 	%rd11568, {%r9078, %r9077};
	xor.b64  	%rd11569, %rd11567, %rd11568;
	xor.b64  	%rd11570, %rd11551, %rd11503;
	xor.b64  	%rd11571, %rd11551, %rd11527;
	and.b64  	%rd11572, %rd11571, %rd11570;
	xor.b64  	%rd11573, %rd11572, %rd11551;
	add.s64 	%rd11574, %rd11563, %rd11573;
	add.s64 	%rd11575, %rd11574, %rd11569;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9079,%dummy}, %rd11564;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9080}, %rd11564;
	}
	shf.r.wrap.b32 	%r9081, %r9080, %r9079, 14;
	shf.r.wrap.b32 	%r9082, %r9079, %r9080, 14;
	mov.b64 	%rd11576, {%r9082, %r9081};
	shf.r.wrap.b32 	%r9083, %r9080, %r9079, 18;
	shf.r.wrap.b32 	%r9084, %r9079, %r9080, 18;
	mov.b64 	%rd11577, {%r9084, %r9083};
	xor.b64  	%rd11578, %rd11577, %rd11576;
	shf.l.wrap.b32 	%r9085, %r9079, %r9080, 23;
	shf.l.wrap.b32 	%r9086, %r9080, %r9079, 23;
	mov.b64 	%rd11579, {%r9086, %r9085};
	xor.b64  	%rd11580, %rd11578, %rd11579;
	xor.b64  	%rd11581, %rd11540, %rd11516;
	and.b64  	%rd11582, %rd11564, %rd11581;
	xor.b64  	%rd11583, %rd11582, %rd11516;
	add.s64 	%rd11584, %rd11314, %rd12897;
	add.s64 	%rd11585, %rd11584, %rd11492;
	add.s64 	%rd11586, %rd11585, %rd11583;
	add.s64 	%rd11587, %rd11586, %rd11580;
	add.s64 	%rd11588, %rd11587, %rd11503;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9087,%dummy}, %rd11575;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9088}, %rd11575;
	}
	shf.r.wrap.b32 	%r9089, %r9088, %r9087, 28;
	shf.r.wrap.b32 	%r9090, %r9087, %r9088, 28;
	mov.b64 	%rd11589, {%r9090, %r9089};
	shf.l.wrap.b32 	%r9091, %r9087, %r9088, 30;
	shf.l.wrap.b32 	%r9092, %r9088, %r9087, 30;
	mov.b64 	%rd11590, {%r9092, %r9091};
	xor.b64  	%rd11591, %rd11590, %rd11589;
	shf.l.wrap.b32 	%r9093, %r9087, %r9088, 25;
	shf.l.wrap.b32 	%r9094, %r9088, %r9087, 25;
	mov.b64 	%rd11592, {%r9094, %r9093};
	xor.b64  	%rd11593, %rd11591, %rd11592;
	xor.b64  	%rd11594, %rd11575, %rd11527;
	xor.b64  	%rd11595, %rd11575, %rd11551;
	and.b64  	%rd11596, %rd11595, %rd11594;
	xor.b64  	%rd11597, %rd11596, %rd11575;
	add.s64 	%rd11598, %rd11587, %rd11597;
	add.s64 	%rd11599, %rd11598, %rd11593;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9095,%dummy}, %rd11588;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9096}, %rd11588;
	}
	shf.r.wrap.b32 	%r9097, %r9096, %r9095, 14;
	shf.r.wrap.b32 	%r9098, %r9095, %r9096, 14;
	mov.b64 	%rd11600, {%r9098, %r9097};
	shf.r.wrap.b32 	%r9099, %r9096, %r9095, 18;
	shf.r.wrap.b32 	%r9100, %r9095, %r9096, 18;
	mov.b64 	%rd11601, {%r9100, %r9099};
	xor.b64  	%rd11602, %rd11601, %rd11600;
	shf.l.wrap.b32 	%r9101, %r9095, %r9096, 23;
	shf.l.wrap.b32 	%r9102, %r9096, %r9095, 23;
	mov.b64 	%rd11603, {%r9102, %r9101};
	xor.b64  	%rd11604, %rd11602, %rd11603;
	xor.b64  	%rd11605, %rd11564, %rd11540;
	and.b64  	%rd11606, %rd11588, %rd11605;
	xor.b64  	%rd11607, %rd11606, %rd11540;
	add.s64 	%rd11608, %rd11327, %rd12898;
	add.s64 	%rd11609, %rd11608, %rd11516;
	add.s64 	%rd11610, %rd11609, %rd11607;
	add.s64 	%rd11611, %rd11610, %rd11604;
	add.s64 	%rd11612, %rd11611, %rd11527;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9103,%dummy}, %rd11599;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9104}, %rd11599;
	}
	shf.r.wrap.b32 	%r9105, %r9104, %r9103, 28;
	shf.r.wrap.b32 	%r9106, %r9103, %r9104, 28;
	mov.b64 	%rd11613, {%r9106, %r9105};
	shf.l.wrap.b32 	%r9107, %r9103, %r9104, 30;
	shf.l.wrap.b32 	%r9108, %r9104, %r9103, 30;
	mov.b64 	%rd11614, {%r9108, %r9107};
	xor.b64  	%rd11615, %rd11614, %rd11613;
	shf.l.wrap.b32 	%r9109, %r9103, %r9104, 25;
	shf.l.wrap.b32 	%r9110, %r9104, %r9103, 25;
	mov.b64 	%rd11616, {%r9110, %r9109};
	xor.b64  	%rd11617, %rd11615, %rd11616;
	xor.b64  	%rd11618, %rd11599, %rd11551;
	xor.b64  	%rd11619, %rd11599, %rd11575;
	and.b64  	%rd11620, %rd11619, %rd11618;
	xor.b64  	%rd11621, %rd11620, %rd11599;
	add.s64 	%rd11622, %rd11611, %rd11621;
	add.s64 	%rd11623, %rd11622, %rd11617;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9111,%dummy}, %rd11612;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9112}, %rd11612;
	}
	shf.r.wrap.b32 	%r9113, %r9112, %r9111, 14;
	shf.r.wrap.b32 	%r9114, %r9111, %r9112, 14;
	mov.b64 	%rd11624, {%r9114, %r9113};
	shf.r.wrap.b32 	%r9115, %r9112, %r9111, 18;
	shf.r.wrap.b32 	%r9116, %r9111, %r9112, 18;
	mov.b64 	%rd11625, {%r9116, %r9115};
	xor.b64  	%rd11626, %rd11625, %rd11624;
	shf.l.wrap.b32 	%r9117, %r9111, %r9112, 23;
	shf.l.wrap.b32 	%r9118, %r9112, %r9111, 23;
	mov.b64 	%rd11627, {%r9118, %r9117};
	xor.b64  	%rd11628, %rd11626, %rd11627;
	xor.b64  	%rd11629, %rd11588, %rd11564;
	and.b64  	%rd11630, %rd11612, %rd11629;
	xor.b64  	%rd11631, %rd11630, %rd11564;
	add.s64 	%rd11632, %rd11340, %rd12899;
	add.s64 	%rd11633, %rd11632, %rd11540;
	add.s64 	%rd11634, %rd11633, %rd11631;
	add.s64 	%rd11635, %rd11634, %rd11628;
	add.s64 	%rd11636, %rd11635, %rd11551;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9119,%dummy}, %rd11623;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9120}, %rd11623;
	}
	shf.r.wrap.b32 	%r9121, %r9120, %r9119, 28;
	shf.r.wrap.b32 	%r9122, %r9119, %r9120, 28;
	mov.b64 	%rd11637, {%r9122, %r9121};
	shf.l.wrap.b32 	%r9123, %r9119, %r9120, 30;
	shf.l.wrap.b32 	%r9124, %r9120, %r9119, 30;
	mov.b64 	%rd11638, {%r9124, %r9123};
	xor.b64  	%rd11639, %rd11638, %rd11637;
	shf.l.wrap.b32 	%r9125, %r9119, %r9120, 25;
	shf.l.wrap.b32 	%r9126, %r9120, %r9119, 25;
	mov.b64 	%rd11640, {%r9126, %r9125};
	xor.b64  	%rd11641, %rd11639, %rd11640;
	xor.b64  	%rd11642, %rd11623, %rd11575;
	xor.b64  	%rd11643, %rd11623, %rd11599;
	and.b64  	%rd11644, %rd11643, %rd11642;
	xor.b64  	%rd11645, %rd11644, %rd11623;
	add.s64 	%rd11646, %rd11635, %rd11645;
	add.s64 	%rd11647, %rd11646, %rd11641;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9127,%dummy}, %rd11636;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9128}, %rd11636;
	}
	shf.r.wrap.b32 	%r9129, %r9128, %r9127, 14;
	shf.r.wrap.b32 	%r9130, %r9127, %r9128, 14;
	mov.b64 	%rd11648, {%r9130, %r9129};
	shf.r.wrap.b32 	%r9131, %r9128, %r9127, 18;
	shf.r.wrap.b32 	%r9132, %r9127, %r9128, 18;
	mov.b64 	%rd11649, {%r9132, %r9131};
	xor.b64  	%rd11650, %rd11649, %rd11648;
	shf.l.wrap.b32 	%r9133, %r9127, %r9128, 23;
	shf.l.wrap.b32 	%r9134, %r9128, %r9127, 23;
	mov.b64 	%rd11651, {%r9134, %r9133};
	xor.b64  	%rd11652, %rd11650, %rd11651;
	xor.b64  	%rd11653, %rd11612, %rd11588;
	and.b64  	%rd11654, %rd11636, %rd11653;
	xor.b64  	%rd11655, %rd11654, %rd11588;
	add.s64 	%rd11656, %rd11353, %rd12900;
	add.s64 	%rd11657, %rd11656, %rd11564;
	add.s64 	%rd11658, %rd11657, %rd11655;
	add.s64 	%rd11659, %rd11658, %rd11652;
	add.s64 	%rd11660, %rd11659, %rd11575;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9135,%dummy}, %rd11647;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9136}, %rd11647;
	}
	shf.r.wrap.b32 	%r9137, %r9136, %r9135, 28;
	shf.r.wrap.b32 	%r9138, %r9135, %r9136, 28;
	mov.b64 	%rd11661, {%r9138, %r9137};
	shf.l.wrap.b32 	%r9139, %r9135, %r9136, 30;
	shf.l.wrap.b32 	%r9140, %r9136, %r9135, 30;
	mov.b64 	%rd11662, {%r9140, %r9139};
	xor.b64  	%rd11663, %rd11662, %rd11661;
	shf.l.wrap.b32 	%r9141, %r9135, %r9136, 25;
	shf.l.wrap.b32 	%r9142, %r9136, %r9135, 25;
	mov.b64 	%rd11664, {%r9142, %r9141};
	xor.b64  	%rd11665, %rd11663, %rd11664;
	xor.b64  	%rd11666, %rd11647, %rd11599;
	xor.b64  	%rd11667, %rd11647, %rd11623;
	and.b64  	%rd11668, %rd11667, %rd11666;
	xor.b64  	%rd11669, %rd11668, %rd11647;
	add.s64 	%rd11670, %rd11659, %rd11669;
	add.s64 	%rd11671, %rd11670, %rd11665;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9143,%dummy}, %rd11660;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9144}, %rd11660;
	}
	shf.r.wrap.b32 	%r9145, %r9144, %r9143, 14;
	shf.r.wrap.b32 	%r9146, %r9143, %r9144, 14;
	mov.b64 	%rd11672, {%r9146, %r9145};
	shf.r.wrap.b32 	%r9147, %r9144, %r9143, 18;
	shf.r.wrap.b32 	%r9148, %r9143, %r9144, 18;
	mov.b64 	%rd11673, {%r9148, %r9147};
	xor.b64  	%rd11674, %rd11673, %rd11672;
	shf.l.wrap.b32 	%r9149, %r9143, %r9144, 23;
	shf.l.wrap.b32 	%r9150, %r9144, %r9143, 23;
	mov.b64 	%rd11675, {%r9150, %r9149};
	xor.b64  	%rd11676, %rd11674, %rd11675;
	xor.b64  	%rd11677, %rd11636, %rd11612;
	and.b64  	%rd11678, %rd11660, %rd11677;
	xor.b64  	%rd11679, %rd11678, %rd11612;
	add.s64 	%rd11680, %rd11366, %rd12901;
	add.s64 	%rd11681, %rd11680, %rd11588;
	add.s64 	%rd11682, %rd11681, %rd11679;
	add.s64 	%rd11683, %rd11682, %rd11676;
	add.s64 	%rd11684, %rd11683, %rd11599;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9151,%dummy}, %rd11671;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9152}, %rd11671;
	}
	shf.r.wrap.b32 	%r9153, %r9152, %r9151, 28;
	shf.r.wrap.b32 	%r9154, %r9151, %r9152, 28;
	mov.b64 	%rd11685, {%r9154, %r9153};
	shf.l.wrap.b32 	%r9155, %r9151, %r9152, 30;
	shf.l.wrap.b32 	%r9156, %r9152, %r9151, 30;
	mov.b64 	%rd11686, {%r9156, %r9155};
	xor.b64  	%rd11687, %rd11686, %rd11685;
	shf.l.wrap.b32 	%r9157, %r9151, %r9152, 25;
	shf.l.wrap.b32 	%r9158, %r9152, %r9151, 25;
	mov.b64 	%rd11688, {%r9158, %r9157};
	xor.b64  	%rd11689, %rd11687, %rd11688;
	xor.b64  	%rd11690, %rd11671, %rd11623;
	xor.b64  	%rd11691, %rd11671, %rd11647;
	and.b64  	%rd11692, %rd11691, %rd11690;
	xor.b64  	%rd11693, %rd11692, %rd11671;
	add.s64 	%rd11694, %rd11683, %rd11693;
	add.s64 	%rd11695, %rd11694, %rd11689;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9159,%dummy}, %rd11684;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9160}, %rd11684;
	}
	shf.r.wrap.b32 	%r9161, %r9160, %r9159, 14;
	shf.r.wrap.b32 	%r9162, %r9159, %r9160, 14;
	mov.b64 	%rd11696, {%r9162, %r9161};
	shf.r.wrap.b32 	%r9163, %r9160, %r9159, 18;
	shf.r.wrap.b32 	%r9164, %r9159, %r9160, 18;
	mov.b64 	%rd11697, {%r9164, %r9163};
	xor.b64  	%rd11698, %rd11697, %rd11696;
	shf.l.wrap.b32 	%r9165, %r9159, %r9160, 23;
	shf.l.wrap.b32 	%r9166, %r9160, %r9159, 23;
	mov.b64 	%rd11699, {%r9166, %r9165};
	xor.b64  	%rd11700, %rd11698, %rd11699;
	xor.b64  	%rd11701, %rd11660, %rd11636;
	and.b64  	%rd11702, %rd11684, %rd11701;
	xor.b64  	%rd11703, %rd11702, %rd11636;
	add.s64 	%rd11704, %rd11379, %rd12902;
	add.s64 	%rd11705, %rd11704, %rd11612;
	add.s64 	%rd11706, %rd11705, %rd11703;
	add.s64 	%rd11707, %rd11706, %rd11700;
	add.s64 	%rd11708, %rd11707, %rd11623;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9167,%dummy}, %rd11695;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9168}, %rd11695;
	}
	shf.r.wrap.b32 	%r9169, %r9168, %r9167, 28;
	shf.r.wrap.b32 	%r9170, %r9167, %r9168, 28;
	mov.b64 	%rd11709, {%r9170, %r9169};
	shf.l.wrap.b32 	%r9171, %r9167, %r9168, 30;
	shf.l.wrap.b32 	%r9172, %r9168, %r9167, 30;
	mov.b64 	%rd11710, {%r9172, %r9171};
	xor.b64  	%rd11711, %rd11710, %rd11709;
	shf.l.wrap.b32 	%r9173, %r9167, %r9168, 25;
	shf.l.wrap.b32 	%r9174, %r9168, %r9167, 25;
	mov.b64 	%rd11712, {%r9174, %r9173};
	xor.b64  	%rd11713, %rd11711, %rd11712;
	xor.b64  	%rd11714, %rd11695, %rd11647;
	xor.b64  	%rd11715, %rd11695, %rd11671;
	and.b64  	%rd11716, %rd11715, %rd11714;
	xor.b64  	%rd11717, %rd11716, %rd11695;
	add.s64 	%rd11718, %rd11707, %rd11717;
	add.s64 	%rd11719, %rd11718, %rd11713;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9175,%dummy}, %rd11708;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9176}, %rd11708;
	}
	shf.r.wrap.b32 	%r9177, %r9176, %r9175, 14;
	shf.r.wrap.b32 	%r9178, %r9175, %r9176, 14;
	mov.b64 	%rd11720, {%r9178, %r9177};
	shf.r.wrap.b32 	%r9179, %r9176, %r9175, 18;
	shf.r.wrap.b32 	%r9180, %r9175, %r9176, 18;
	mov.b64 	%rd11721, {%r9180, %r9179};
	xor.b64  	%rd11722, %rd11721, %rd11720;
	shf.l.wrap.b32 	%r9181, %r9175, %r9176, 23;
	shf.l.wrap.b32 	%r9182, %r9176, %r9175, 23;
	mov.b64 	%rd11723, {%r9182, %r9181};
	xor.b64  	%rd11724, %rd11722, %rd11723;
	xor.b64  	%rd11725, %rd11684, %rd11660;
	and.b64  	%rd11726, %rd11708, %rd11725;
	xor.b64  	%rd11727, %rd11726, %rd11660;
	add.s64 	%rd11728, %rd11392, %rd12903;
	add.s64 	%rd11729, %rd11728, %rd11636;
	add.s64 	%rd11730, %rd11729, %rd11727;
	add.s64 	%rd11731, %rd11730, %rd11724;
	add.s64 	%rd11732, %rd11731, %rd11647;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9183,%dummy}, %rd11719;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9184}, %rd11719;
	}
	shf.r.wrap.b32 	%r9185, %r9184, %r9183, 28;
	shf.r.wrap.b32 	%r9186, %r9183, %r9184, 28;
	mov.b64 	%rd11733, {%r9186, %r9185};
	shf.l.wrap.b32 	%r9187, %r9183, %r9184, 30;
	shf.l.wrap.b32 	%r9188, %r9184, %r9183, 30;
	mov.b64 	%rd11734, {%r9188, %r9187};
	xor.b64  	%rd11735, %rd11734, %rd11733;
	shf.l.wrap.b32 	%r9189, %r9183, %r9184, 25;
	shf.l.wrap.b32 	%r9190, %r9184, %r9183, 25;
	mov.b64 	%rd11736, {%r9190, %r9189};
	xor.b64  	%rd11737, %rd11735, %rd11736;
	xor.b64  	%rd11738, %rd11719, %rd11671;
	xor.b64  	%rd11739, %rd11719, %rd11695;
	and.b64  	%rd11740, %rd11739, %rd11738;
	xor.b64  	%rd11741, %rd11740, %rd11719;
	add.s64 	%rd11742, %rd11731, %rd11741;
	add.s64 	%rd11743, %rd11742, %rd11737;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9191,%dummy}, %rd11732;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9192}, %rd11732;
	}
	shf.r.wrap.b32 	%r9193, %r9192, %r9191, 14;
	shf.r.wrap.b32 	%r9194, %r9191, %r9192, 14;
	mov.b64 	%rd11744, {%r9194, %r9193};
	shf.r.wrap.b32 	%r9195, %r9192, %r9191, 18;
	shf.r.wrap.b32 	%r9196, %r9191, %r9192, 18;
	mov.b64 	%rd11745, {%r9196, %r9195};
	xor.b64  	%rd11746, %rd11745, %rd11744;
	shf.l.wrap.b32 	%r9197, %r9191, %r9192, 23;
	shf.l.wrap.b32 	%r9198, %r9192, %r9191, 23;
	mov.b64 	%rd11747, {%r9198, %r9197};
	xor.b64  	%rd11748, %rd11746, %rd11747;
	xor.b64  	%rd11749, %rd11708, %rd11684;
	and.b64  	%rd11750, %rd11732, %rd11749;
	xor.b64  	%rd11751, %rd11750, %rd11684;
	add.s64 	%rd11752, %rd11405, %rd12904;
	add.s64 	%rd11753, %rd11752, %rd11660;
	add.s64 	%rd11754, %rd11753, %rd11751;
	add.s64 	%rd11755, %rd11754, %rd11748;
	add.s64 	%rd11756, %rd11755, %rd11671;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9199,%dummy}, %rd11743;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9200}, %rd11743;
	}
	shf.r.wrap.b32 	%r9201, %r9200, %r9199, 28;
	shf.r.wrap.b32 	%r9202, %r9199, %r9200, 28;
	mov.b64 	%rd11757, {%r9202, %r9201};
	shf.l.wrap.b32 	%r9203, %r9199, %r9200, 30;
	shf.l.wrap.b32 	%r9204, %r9200, %r9199, 30;
	mov.b64 	%rd11758, {%r9204, %r9203};
	xor.b64  	%rd11759, %rd11758, %rd11757;
	shf.l.wrap.b32 	%r9205, %r9199, %r9200, 25;
	shf.l.wrap.b32 	%r9206, %r9200, %r9199, 25;
	mov.b64 	%rd11760, {%r9206, %r9205};
	xor.b64  	%rd11761, %rd11759, %rd11760;
	xor.b64  	%rd11762, %rd11743, %rd11695;
	xor.b64  	%rd11763, %rd11743, %rd11719;
	and.b64  	%rd11764, %rd11763, %rd11762;
	xor.b64  	%rd11765, %rd11764, %rd11743;
	add.s64 	%rd11766, %rd11755, %rd11765;
	add.s64 	%rd11767, %rd11766, %rd11761;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9207,%dummy}, %rd11756;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9208}, %rd11756;
	}
	shf.r.wrap.b32 	%r9209, %r9208, %r9207, 14;
	shf.r.wrap.b32 	%r9210, %r9207, %r9208, 14;
	mov.b64 	%rd11768, {%r9210, %r9209};
	shf.r.wrap.b32 	%r9211, %r9208, %r9207, 18;
	shf.r.wrap.b32 	%r9212, %r9207, %r9208, 18;
	mov.b64 	%rd11769, {%r9212, %r9211};
	xor.b64  	%rd11770, %rd11769, %rd11768;
	shf.l.wrap.b32 	%r9213, %r9207, %r9208, 23;
	shf.l.wrap.b32 	%r9214, %r9208, %r9207, 23;
	mov.b64 	%rd11771, {%r9214, %r9213};
	xor.b64  	%rd11772, %rd11770, %rd11771;
	xor.b64  	%rd11773, %rd11732, %rd11708;
	and.b64  	%rd11774, %rd11756, %rd11773;
	xor.b64  	%rd11775, %rd11774, %rd11708;
	add.s64 	%rd11776, %rd11418, %rd12905;
	add.s64 	%rd11777, %rd11776, %rd11684;
	add.s64 	%rd11778, %rd11777, %rd11775;
	add.s64 	%rd11779, %rd11778, %rd11772;
	add.s64 	%rd11780, %rd11779, %rd11695;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9215,%dummy}, %rd11767;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9216}, %rd11767;
	}
	shf.r.wrap.b32 	%r9217, %r9216, %r9215, 28;
	shf.r.wrap.b32 	%r9218, %r9215, %r9216, 28;
	mov.b64 	%rd11781, {%r9218, %r9217};
	shf.l.wrap.b32 	%r9219, %r9215, %r9216, 30;
	shf.l.wrap.b32 	%r9220, %r9216, %r9215, 30;
	mov.b64 	%rd11782, {%r9220, %r9219};
	xor.b64  	%rd11783, %rd11782, %rd11781;
	shf.l.wrap.b32 	%r9221, %r9215, %r9216, 25;
	shf.l.wrap.b32 	%r9222, %r9216, %r9215, 25;
	mov.b64 	%rd11784, {%r9222, %r9221};
	xor.b64  	%rd11785, %rd11783, %rd11784;
	xor.b64  	%rd11786, %rd11767, %rd11719;
	xor.b64  	%rd11787, %rd11767, %rd11743;
	and.b64  	%rd11788, %rd11787, %rd11786;
	xor.b64  	%rd11789, %rd11788, %rd11767;
	add.s64 	%rd11790, %rd11779, %rd11789;
	add.s64 	%rd11791, %rd11790, %rd11785;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9223,%dummy}, %rd11780;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9224}, %rd11780;
	}
	shf.r.wrap.b32 	%r9225, %r9224, %r9223, 14;
	shf.r.wrap.b32 	%r9226, %r9223, %r9224, 14;
	mov.b64 	%rd11792, {%r9226, %r9225};
	shf.r.wrap.b32 	%r9227, %r9224, %r9223, 18;
	shf.r.wrap.b32 	%r9228, %r9223, %r9224, 18;
	mov.b64 	%rd11793, {%r9228, %r9227};
	xor.b64  	%rd11794, %rd11793, %rd11792;
	shf.l.wrap.b32 	%r9229, %r9223, %r9224, 23;
	shf.l.wrap.b32 	%r9230, %r9224, %r9223, 23;
	mov.b64 	%rd11795, {%r9230, %r9229};
	xor.b64  	%rd11796, %rd11794, %rd11795;
	xor.b64  	%rd11797, %rd11756, %rd11732;
	and.b64  	%rd11798, %rd11780, %rd11797;
	xor.b64  	%rd11799, %rd11798, %rd11732;
	add.s64 	%rd11800, %rd11431, %rd12906;
	add.s64 	%rd11801, %rd11800, %rd11708;
	add.s64 	%rd11802, %rd11801, %rd11799;
	add.s64 	%rd11803, %rd11802, %rd11796;
	add.s64 	%rd11804, %rd11803, %rd11719;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9231,%dummy}, %rd11791;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9232}, %rd11791;
	}
	shf.r.wrap.b32 	%r9233, %r9232, %r9231, 28;
	shf.r.wrap.b32 	%r9234, %r9231, %r9232, 28;
	mov.b64 	%rd11805, {%r9234, %r9233};
	shf.l.wrap.b32 	%r9235, %r9231, %r9232, 30;
	shf.l.wrap.b32 	%r9236, %r9232, %r9231, 30;
	mov.b64 	%rd11806, {%r9236, %r9235};
	xor.b64  	%rd11807, %rd11806, %rd11805;
	shf.l.wrap.b32 	%r9237, %r9231, %r9232, 25;
	shf.l.wrap.b32 	%r9238, %r9232, %r9231, 25;
	mov.b64 	%rd11808, {%r9238, %r9237};
	xor.b64  	%rd11809, %rd11807, %rd11808;
	xor.b64  	%rd11810, %rd11791, %rd11743;
	xor.b64  	%rd11811, %rd11791, %rd11767;
	and.b64  	%rd11812, %rd11811, %rd11810;
	xor.b64  	%rd11813, %rd11812, %rd11791;
	add.s64 	%rd11814, %rd11803, %rd11813;
	add.s64 	%rd11815, %rd11814, %rd11809;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9239,%dummy}, %rd11418;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9240}, %rd11418;
	}
	shf.r.wrap.b32 	%r9241, %r9240, %r9239, 19;
	shf.r.wrap.b32 	%r9242, %r9239, %r9240, 19;
	mov.b64 	%rd11816, {%r9242, %r9241};
	shf.l.wrap.b32 	%r9243, %r9239, %r9240, 3;
	shf.l.wrap.b32 	%r9244, %r9240, %r9239, 3;
	mov.b64 	%rd11817, {%r9244, %r9243};
	shr.u64 	%rd11818, %rd11418, 6;
	xor.b64  	%rd11819, %rd11816, %rd11818;
	xor.b64  	%rd11820, %rd11819, %rd11817;
	shf.r.wrap.b32 	%r9245, %r8854, %r8853, 1;
	shf.r.wrap.b32 	%r9246, %r8853, %r8854, 1;
	mov.b64 	%rd11821, {%r9246, %r9245};
	shf.r.wrap.b32 	%r9247, %r8854, %r8853, 8;
	shf.r.wrap.b32 	%r9248, %r8853, %r8854, 8;
	mov.b64 	%rd11822, {%r9248, %r9247};
	shr.u64 	%rd11823, %rd11249, 7;
	xor.b64  	%rd11824, %rd11821, %rd11823;
	xor.b64  	%rd11825, %rd11824, %rd11822;
	add.s64 	%rd11826, %rd11353, %rd11236;
	add.s64 	%rd11827, %rd11826, %rd11820;
	add.s64 	%rd11828, %rd11827, %rd11825;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9249,%dummy}, %rd11431;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9250}, %rd11431;
	}
	shf.r.wrap.b32 	%r9251, %r9250, %r9249, 19;
	shf.r.wrap.b32 	%r9252, %r9249, %r9250, 19;
	mov.b64 	%rd11829, {%r9252, %r9251};
	shf.l.wrap.b32 	%r9253, %r9249, %r9250, 3;
	shf.l.wrap.b32 	%r9254, %r9250, %r9249, 3;
	mov.b64 	%rd11830, {%r9254, %r9253};
	shr.u64 	%rd11831, %rd11431, 6;
	xor.b64  	%rd11832, %rd11829, %rd11831;
	xor.b64  	%rd11833, %rd11832, %rd11830;
	shf.r.wrap.b32 	%r9255, %r8864, %r8863, 1;
	shf.r.wrap.b32 	%r9256, %r8863, %r8864, 1;
	mov.b64 	%rd11834, {%r9256, %r9255};
	shf.r.wrap.b32 	%r9257, %r8864, %r8863, 8;
	shf.r.wrap.b32 	%r9258, %r8863, %r8864, 8;
	mov.b64 	%rd11835, {%r9258, %r9257};
	shr.u64 	%rd11836, %rd11262, 7;
	xor.b64  	%rd11837, %rd11834, %rd11836;
	xor.b64  	%rd11838, %rd11837, %rd11835;
	add.s64 	%rd11839, %rd11366, %rd11249;
	add.s64 	%rd11840, %rd11839, %rd11833;
	add.s64 	%rd11841, %rd11840, %rd11838;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9259,%dummy}, %rd11828;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9260}, %rd11828;
	}
	shf.r.wrap.b32 	%r9261, %r9260, %r9259, 19;
	shf.r.wrap.b32 	%r9262, %r9259, %r9260, 19;
	mov.b64 	%rd11842, {%r9262, %r9261};
	shf.l.wrap.b32 	%r9263, %r9259, %r9260, 3;
	shf.l.wrap.b32 	%r9264, %r9260, %r9259, 3;
	mov.b64 	%rd11843, {%r9264, %r9263};
	shr.u64 	%rd11844, %rd11828, 6;
	xor.b64  	%rd11845, %rd11842, %rd11844;
	xor.b64  	%rd11846, %rd11845, %rd11843;
	shf.r.wrap.b32 	%r9265, %r8874, %r8873, 1;
	shf.r.wrap.b32 	%r9266, %r8873, %r8874, 1;
	mov.b64 	%rd11847, {%r9266, %r9265};
	shf.r.wrap.b32 	%r9267, %r8874, %r8873, 8;
	shf.r.wrap.b32 	%r9268, %r8873, %r8874, 8;
	mov.b64 	%rd11848, {%r9268, %r9267};
	shr.u64 	%rd11849, %rd11275, 7;
	xor.b64  	%rd11850, %rd11847, %rd11849;
	xor.b64  	%rd11851, %rd11850, %rd11848;
	add.s64 	%rd11852, %rd11379, %rd11262;
	add.s64 	%rd11853, %rd11852, %rd11846;
	add.s64 	%rd11854, %rd11853, %rd11851;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9269,%dummy}, %rd11841;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9270}, %rd11841;
	}
	shf.r.wrap.b32 	%r9271, %r9270, %r9269, 19;
	shf.r.wrap.b32 	%r9272, %r9269, %r9270, 19;
	mov.b64 	%rd11855, {%r9272, %r9271};
	shf.l.wrap.b32 	%r9273, %r9269, %r9270, 3;
	shf.l.wrap.b32 	%r9274, %r9270, %r9269, 3;
	mov.b64 	%rd11856, {%r9274, %r9273};
	shr.u64 	%rd11857, %rd11841, 6;
	xor.b64  	%rd11858, %rd11855, %rd11857;
	xor.b64  	%rd11859, %rd11858, %rd11856;
	shf.r.wrap.b32 	%r9275, %r8884, %r8883, 1;
	shf.r.wrap.b32 	%r9276, %r8883, %r8884, 1;
	mov.b64 	%rd11860, {%r9276, %r9275};
	shf.r.wrap.b32 	%r9277, %r8884, %r8883, 8;
	shf.r.wrap.b32 	%r9278, %r8883, %r8884, 8;
	mov.b64 	%rd11861, {%r9278, %r9277};
	shr.u64 	%rd11862, %rd11288, 7;
	xor.b64  	%rd11863, %rd11860, %rd11862;
	xor.b64  	%rd11864, %rd11863, %rd11861;
	add.s64 	%rd11865, %rd11392, %rd11275;
	add.s64 	%rd11866, %rd11865, %rd11859;
	add.s64 	%rd11867, %rd11866, %rd11864;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9279,%dummy}, %rd11854;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9280}, %rd11854;
	}
	shf.r.wrap.b32 	%r9281, %r9280, %r9279, 19;
	shf.r.wrap.b32 	%r9282, %r9279, %r9280, 19;
	mov.b64 	%rd11868, {%r9282, %r9281};
	shf.l.wrap.b32 	%r9283, %r9279, %r9280, 3;
	shf.l.wrap.b32 	%r9284, %r9280, %r9279, 3;
	mov.b64 	%rd11869, {%r9284, %r9283};
	shr.u64 	%rd11870, %rd11854, 6;
	xor.b64  	%rd11871, %rd11868, %rd11870;
	xor.b64  	%rd11872, %rd11871, %rd11869;
	shf.r.wrap.b32 	%r9285, %r8894, %r8893, 1;
	shf.r.wrap.b32 	%r9286, %r8893, %r8894, 1;
	mov.b64 	%rd11873, {%r9286, %r9285};
	shf.r.wrap.b32 	%r9287, %r8894, %r8893, 8;
	shf.r.wrap.b32 	%r9288, %r8893, %r8894, 8;
	mov.b64 	%rd11874, {%r9288, %r9287};
	shr.u64 	%rd11875, %rd11301, 7;
	xor.b64  	%rd11876, %rd11873, %rd11875;
	xor.b64  	%rd11877, %rd11876, %rd11874;
	add.s64 	%rd11878, %rd11405, %rd11288;
	add.s64 	%rd11879, %rd11878, %rd11872;
	add.s64 	%rd11880, %rd11879, %rd11877;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9289,%dummy}, %rd11867;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9290}, %rd11867;
	}
	shf.r.wrap.b32 	%r9291, %r9290, %r9289, 19;
	shf.r.wrap.b32 	%r9292, %r9289, %r9290, 19;
	mov.b64 	%rd11881, {%r9292, %r9291};
	shf.l.wrap.b32 	%r9293, %r9289, %r9290, 3;
	shf.l.wrap.b32 	%r9294, %r9290, %r9289, 3;
	mov.b64 	%rd11882, {%r9294, %r9293};
	shr.u64 	%rd11883, %rd11867, 6;
	xor.b64  	%rd11884, %rd11881, %rd11883;
	xor.b64  	%rd11885, %rd11884, %rd11882;
	shf.r.wrap.b32 	%r9295, %r8904, %r8903, 1;
	shf.r.wrap.b32 	%r9296, %r8903, %r8904, 1;
	mov.b64 	%rd11886, {%r9296, %r9295};
	shf.r.wrap.b32 	%r9297, %r8904, %r8903, 8;
	shf.r.wrap.b32 	%r9298, %r8903, %r8904, 8;
	mov.b64 	%rd11887, {%r9298, %r9297};
	shr.u64 	%rd11888, %rd11314, 7;
	xor.b64  	%rd11889, %rd11886, %rd11888;
	xor.b64  	%rd11890, %rd11889, %rd11887;
	add.s64 	%rd11891, %rd11418, %rd11301;
	add.s64 	%rd11892, %rd11891, %rd11885;
	add.s64 	%rd11893, %rd11892, %rd11890;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9299,%dummy}, %rd11880;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9300}, %rd11880;
	}
	shf.r.wrap.b32 	%r9301, %r9300, %r9299, 19;
	shf.r.wrap.b32 	%r9302, %r9299, %r9300, 19;
	mov.b64 	%rd11894, {%r9302, %r9301};
	shf.l.wrap.b32 	%r9303, %r9299, %r9300, 3;
	shf.l.wrap.b32 	%r9304, %r9300, %r9299, 3;
	mov.b64 	%rd11895, {%r9304, %r9303};
	shr.u64 	%rd11896, %rd11880, 6;
	xor.b64  	%rd11897, %rd11894, %rd11896;
	xor.b64  	%rd11898, %rd11897, %rd11895;
	shf.r.wrap.b32 	%r9305, %r8914, %r8913, 1;
	shf.r.wrap.b32 	%r9306, %r8913, %r8914, 1;
	mov.b64 	%rd11899, {%r9306, %r9305};
	shf.r.wrap.b32 	%r9307, %r8914, %r8913, 8;
	shf.r.wrap.b32 	%r9308, %r8913, %r8914, 8;
	mov.b64 	%rd11900, {%r9308, %r9307};
	shr.u64 	%rd11901, %rd11327, 7;
	xor.b64  	%rd11902, %rd11899, %rd11901;
	xor.b64  	%rd11903, %rd11902, %rd11900;
	add.s64 	%rd11904, %rd11431, %rd11314;
	add.s64 	%rd11905, %rd11904, %rd11898;
	add.s64 	%rd11906, %rd11905, %rd11903;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9309,%dummy}, %rd11893;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9310}, %rd11893;
	}
	shf.r.wrap.b32 	%r9311, %r9310, %r9309, 19;
	shf.r.wrap.b32 	%r9312, %r9309, %r9310, 19;
	mov.b64 	%rd11907, {%r9312, %r9311};
	shf.l.wrap.b32 	%r9313, %r9309, %r9310, 3;
	shf.l.wrap.b32 	%r9314, %r9310, %r9309, 3;
	mov.b64 	%rd11908, {%r9314, %r9313};
	shr.u64 	%rd11909, %rd11893, 6;
	xor.b64  	%rd11910, %rd11907, %rd11909;
	xor.b64  	%rd11911, %rd11910, %rd11908;
	shf.r.wrap.b32 	%r9315, %r8924, %r8923, 1;
	shf.r.wrap.b32 	%r9316, %r8923, %r8924, 1;
	mov.b64 	%rd11912, {%r9316, %r9315};
	shf.r.wrap.b32 	%r9317, %r8924, %r8923, 8;
	shf.r.wrap.b32 	%r9318, %r8923, %r8924, 8;
	mov.b64 	%rd11913, {%r9318, %r9317};
	shr.u64 	%rd11914, %rd11340, 7;
	xor.b64  	%rd11915, %rd11912, %rd11914;
	xor.b64  	%rd11916, %rd11915, %rd11913;
	add.s64 	%rd11917, %rd11828, %rd11327;
	add.s64 	%rd11918, %rd11917, %rd11911;
	add.s64 	%rd11919, %rd11918, %rd11916;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9319,%dummy}, %rd11906;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9320}, %rd11906;
	}
	shf.r.wrap.b32 	%r9321, %r9320, %r9319, 19;
	shf.r.wrap.b32 	%r9322, %r9319, %r9320, 19;
	mov.b64 	%rd11920, {%r9322, %r9321};
	shf.l.wrap.b32 	%r9323, %r9319, %r9320, 3;
	shf.l.wrap.b32 	%r9324, %r9320, %r9319, 3;
	mov.b64 	%rd11921, {%r9324, %r9323};
	shr.u64 	%rd11922, %rd11906, 6;
	xor.b64  	%rd11923, %rd11920, %rd11922;
	xor.b64  	%rd11924, %rd11923, %rd11921;
	shf.r.wrap.b32 	%r9325, %r8934, %r8933, 1;
	shf.r.wrap.b32 	%r9326, %r8933, %r8934, 1;
	mov.b64 	%rd11925, {%r9326, %r9325};
	shf.r.wrap.b32 	%r9327, %r8934, %r8933, 8;
	shf.r.wrap.b32 	%r9328, %r8933, %r8934, 8;
	mov.b64 	%rd11926, {%r9328, %r9327};
	shr.u64 	%rd11927, %rd11353, 7;
	xor.b64  	%rd11928, %rd11925, %rd11927;
	xor.b64  	%rd11929, %rd11928, %rd11926;
	add.s64 	%rd11930, %rd11841, %rd11340;
	add.s64 	%rd11931, %rd11930, %rd11924;
	add.s64 	%rd11932, %rd11931, %rd11929;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9329,%dummy}, %rd11919;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9330}, %rd11919;
	}
	shf.r.wrap.b32 	%r9331, %r9330, %r9329, 19;
	shf.r.wrap.b32 	%r9332, %r9329, %r9330, 19;
	mov.b64 	%rd11933, {%r9332, %r9331};
	shf.l.wrap.b32 	%r9333, %r9329, %r9330, 3;
	shf.l.wrap.b32 	%r9334, %r9330, %r9329, 3;
	mov.b64 	%rd11934, {%r9334, %r9333};
	shr.u64 	%rd11935, %rd11919, 6;
	xor.b64  	%rd11936, %rd11933, %rd11935;
	xor.b64  	%rd11937, %rd11936, %rd11934;
	shf.r.wrap.b32 	%r9335, %r8944, %r8943, 1;
	shf.r.wrap.b32 	%r9336, %r8943, %r8944, 1;
	mov.b64 	%rd11938, {%r9336, %r9335};
	shf.r.wrap.b32 	%r9337, %r8944, %r8943, 8;
	shf.r.wrap.b32 	%r9338, %r8943, %r8944, 8;
	mov.b64 	%rd11939, {%r9338, %r9337};
	shr.u64 	%rd11940, %rd11366, 7;
	xor.b64  	%rd11941, %rd11938, %rd11940;
	xor.b64  	%rd11942, %rd11941, %rd11939;
	add.s64 	%rd11943, %rd11854, %rd11353;
	add.s64 	%rd11944, %rd11943, %rd11937;
	add.s64 	%rd11945, %rd11944, %rd11942;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9339,%dummy}, %rd11932;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9340}, %rd11932;
	}
	shf.r.wrap.b32 	%r9341, %r9340, %r9339, 19;
	shf.r.wrap.b32 	%r9342, %r9339, %r9340, 19;
	mov.b64 	%rd11946, {%r9342, %r9341};
	shf.l.wrap.b32 	%r9343, %r9339, %r9340, 3;
	shf.l.wrap.b32 	%r9344, %r9340, %r9339, 3;
	mov.b64 	%rd11947, {%r9344, %r9343};
	shr.u64 	%rd11948, %rd11932, 6;
	xor.b64  	%rd11949, %rd11946, %rd11948;
	xor.b64  	%rd11950, %rd11949, %rd11947;
	shf.r.wrap.b32 	%r9345, %r8954, %r8953, 1;
	shf.r.wrap.b32 	%r9346, %r8953, %r8954, 1;
	mov.b64 	%rd11951, {%r9346, %r9345};
	shf.r.wrap.b32 	%r9347, %r8954, %r8953, 8;
	shf.r.wrap.b32 	%r9348, %r8953, %r8954, 8;
	mov.b64 	%rd11952, {%r9348, %r9347};
	shr.u64 	%rd11953, %rd11379, 7;
	xor.b64  	%rd11954, %rd11951, %rd11953;
	xor.b64  	%rd11955, %rd11954, %rd11952;
	add.s64 	%rd11956, %rd11867, %rd11366;
	add.s64 	%rd11957, %rd11956, %rd11950;
	add.s64 	%rd11958, %rd11957, %rd11955;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9349,%dummy}, %rd11945;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9350}, %rd11945;
	}
	shf.r.wrap.b32 	%r9351, %r9350, %r9349, 19;
	shf.r.wrap.b32 	%r9352, %r9349, %r9350, 19;
	mov.b64 	%rd11959, {%r9352, %r9351};
	shf.l.wrap.b32 	%r9353, %r9349, %r9350, 3;
	shf.l.wrap.b32 	%r9354, %r9350, %r9349, 3;
	mov.b64 	%rd11960, {%r9354, %r9353};
	shr.u64 	%rd11961, %rd11945, 6;
	xor.b64  	%rd11962, %rd11959, %rd11961;
	xor.b64  	%rd11963, %rd11962, %rd11960;
	shf.r.wrap.b32 	%r9355, %r8964, %r8963, 1;
	shf.r.wrap.b32 	%r9356, %r8963, %r8964, 1;
	mov.b64 	%rd11964, {%r9356, %r9355};
	shf.r.wrap.b32 	%r9357, %r8964, %r8963, 8;
	shf.r.wrap.b32 	%r9358, %r8963, %r8964, 8;
	mov.b64 	%rd11965, {%r9358, %r9357};
	shr.u64 	%rd11966, %rd11392, 7;
	xor.b64  	%rd11967, %rd11964, %rd11966;
	xor.b64  	%rd11968, %rd11967, %rd11965;
	add.s64 	%rd11969, %rd11880, %rd11379;
	add.s64 	%rd11970, %rd11969, %rd11963;
	add.s64 	%rd11971, %rd11970, %rd11968;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9359,%dummy}, %rd11958;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9360}, %rd11958;
	}
	shf.r.wrap.b32 	%r9361, %r9360, %r9359, 19;
	shf.r.wrap.b32 	%r9362, %r9359, %r9360, 19;
	mov.b64 	%rd11972, {%r9362, %r9361};
	shf.l.wrap.b32 	%r9363, %r9359, %r9360, 3;
	shf.l.wrap.b32 	%r9364, %r9360, %r9359, 3;
	mov.b64 	%rd11973, {%r9364, %r9363};
	shr.u64 	%rd11974, %rd11958, 6;
	xor.b64  	%rd11975, %rd11972, %rd11974;
	xor.b64  	%rd11976, %rd11975, %rd11973;
	shf.r.wrap.b32 	%r9365, %r8974, %r8973, 1;
	shf.r.wrap.b32 	%r9366, %r8973, %r8974, 1;
	mov.b64 	%rd11977, {%r9366, %r9365};
	shf.r.wrap.b32 	%r9367, %r8974, %r8973, 8;
	shf.r.wrap.b32 	%r9368, %r8973, %r8974, 8;
	mov.b64 	%rd11978, {%r9368, %r9367};
	shr.u64 	%rd11979, %rd11405, 7;
	xor.b64  	%rd11980, %rd11977, %rd11979;
	xor.b64  	%rd11981, %rd11980, %rd11978;
	add.s64 	%rd11982, %rd11893, %rd11392;
	add.s64 	%rd11983, %rd11982, %rd11976;
	add.s64 	%rd11984, %rd11983, %rd11981;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9369,%dummy}, %rd11971;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9370}, %rd11971;
	}
	shf.r.wrap.b32 	%r9371, %r9370, %r9369, 19;
	shf.r.wrap.b32 	%r9372, %r9369, %r9370, 19;
	mov.b64 	%rd11985, {%r9372, %r9371};
	shf.l.wrap.b32 	%r9373, %r9369, %r9370, 3;
	shf.l.wrap.b32 	%r9374, %r9370, %r9369, 3;
	mov.b64 	%rd11986, {%r9374, %r9373};
	shr.u64 	%rd11987, %rd11971, 6;
	xor.b64  	%rd11988, %rd11985, %rd11987;
	xor.b64  	%rd11989, %rd11988, %rd11986;
	shf.r.wrap.b32 	%r9375, %r9240, %r9239, 1;
	shf.r.wrap.b32 	%r9376, %r9239, %r9240, 1;
	mov.b64 	%rd11990, {%r9376, %r9375};
	shf.r.wrap.b32 	%r9377, %r9240, %r9239, 8;
	shf.r.wrap.b32 	%r9378, %r9239, %r9240, 8;
	mov.b64 	%rd11991, {%r9378, %r9377};
	shr.u64 	%rd11992, %rd11418, 7;
	xor.b64  	%rd11993, %rd11990, %rd11992;
	xor.b64  	%rd11994, %rd11993, %rd11991;
	add.s64 	%rd11995, %rd11906, %rd11405;
	add.s64 	%rd11996, %rd11995, %rd11989;
	add.s64 	%rd11997, %rd11996, %rd11994;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9379,%dummy}, %rd11984;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9380}, %rd11984;
	}
	shf.r.wrap.b32 	%r9381, %r9380, %r9379, 19;
	shf.r.wrap.b32 	%r9382, %r9379, %r9380, 19;
	mov.b64 	%rd11998, {%r9382, %r9381};
	shf.l.wrap.b32 	%r9383, %r9379, %r9380, 3;
	shf.l.wrap.b32 	%r9384, %r9380, %r9379, 3;
	mov.b64 	%rd11999, {%r9384, %r9383};
	shr.u64 	%rd12000, %rd11984, 6;
	xor.b64  	%rd12001, %rd11998, %rd12000;
	xor.b64  	%rd12002, %rd12001, %rd11999;
	shf.r.wrap.b32 	%r9385, %r9250, %r9249, 1;
	shf.r.wrap.b32 	%r9386, %r9249, %r9250, 1;
	mov.b64 	%rd12003, {%r9386, %r9385};
	shf.r.wrap.b32 	%r9387, %r9250, %r9249, 8;
	shf.r.wrap.b32 	%r9388, %r9249, %r9250, 8;
	mov.b64 	%rd12004, {%r9388, %r9387};
	shr.u64 	%rd12005, %rd11431, 7;
	xor.b64  	%rd12006, %rd12003, %rd12005;
	xor.b64  	%rd12007, %rd12006, %rd12004;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9389,%dummy}, %rd11997;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9390}, %rd11997;
	}
	shf.r.wrap.b32 	%r9391, %r9390, %r9389, 19;
	shf.r.wrap.b32 	%r9392, %r9389, %r9390, 19;
	mov.b64 	%rd12008, {%r9392, %r9391};
	shf.l.wrap.b32 	%r9393, %r9389, %r9390, 3;
	shf.l.wrap.b32 	%r9394, %r9390, %r9389, 3;
	mov.b64 	%rd12009, {%r9394, %r9393};
	shr.u64 	%rd12010, %rd11997, 6;
	xor.b64  	%rd12011, %rd12008, %rd12010;
	xor.b64  	%rd12012, %rd12011, %rd12009;
	shf.r.wrap.b32 	%r9395, %r9260, %r9259, 1;
	shf.r.wrap.b32 	%r9396, %r9259, %r9260, 1;
	mov.b64 	%rd12013, {%r9396, %r9395};
	shf.r.wrap.b32 	%r9397, %r9260, %r9259, 8;
	shf.r.wrap.b32 	%r9398, %r9259, %r9260, 8;
	mov.b64 	%rd12014, {%r9398, %r9397};
	shr.u64 	%rd12015, %rd11828, 7;
	xor.b64  	%rd12016, %rd12013, %rd12015;
	xor.b64  	%rd12017, %rd12016, %rd12014;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9399,%dummy}, %rd11804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9400}, %rd11804;
	}
	shf.r.wrap.b32 	%r9401, %r9400, %r9399, 14;
	shf.r.wrap.b32 	%r9402, %r9399, %r9400, 14;
	mov.b64 	%rd12018, {%r9402, %r9401};
	shf.r.wrap.b32 	%r9403, %r9400, %r9399, 18;
	shf.r.wrap.b32 	%r9404, %r9399, %r9400, 18;
	mov.b64 	%rd12019, {%r9404, %r9403};
	xor.b64  	%rd12020, %rd12019, %rd12018;
	shf.l.wrap.b32 	%r9405, %r9399, %r9400, 23;
	shf.l.wrap.b32 	%r9406, %r9400, %r9399, 23;
	mov.b64 	%rd12021, {%r9406, %r9405};
	xor.b64  	%rd12022, %rd12020, %rd12021;
	xor.b64  	%rd12023, %rd11780, %rd11756;
	and.b64  	%rd12024, %rd11804, %rd12023;
	xor.b64  	%rd12025, %rd12024, %rd11756;
	add.s64 	%rd12026, %rd11732, %rd12907;
	add.s64 	%rd12027, %rd12026, %rd12025;
	add.s64 	%rd12028, %rd12027, %rd11828;
	add.s64 	%rd12029, %rd12028, %rd12022;
	add.s64 	%rd12030, %rd12029, %rd11743;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9407,%dummy}, %rd11815;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9408}, %rd11815;
	}
	shf.r.wrap.b32 	%r9409, %r9408, %r9407, 28;
	shf.r.wrap.b32 	%r9410, %r9407, %r9408, 28;
	mov.b64 	%rd12031, {%r9410, %r9409};
	shf.l.wrap.b32 	%r9411, %r9407, %r9408, 30;
	shf.l.wrap.b32 	%r9412, %r9408, %r9407, 30;
	mov.b64 	%rd12032, {%r9412, %r9411};
	xor.b64  	%rd12033, %rd12032, %rd12031;
	shf.l.wrap.b32 	%r9413, %r9407, %r9408, 25;
	shf.l.wrap.b32 	%r9414, %r9408, %r9407, 25;
	mov.b64 	%rd12034, {%r9414, %r9413};
	xor.b64  	%rd12035, %rd12033, %rd12034;
	xor.b64  	%rd12036, %rd11815, %rd11767;
	xor.b64  	%rd12037, %rd11815, %rd11791;
	and.b64  	%rd12038, %rd12037, %rd12036;
	xor.b64  	%rd12039, %rd12038, %rd11815;
	add.s64 	%rd12040, %rd12029, %rd12039;
	add.s64 	%rd12041, %rd12040, %rd12035;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9415,%dummy}, %rd12030;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9416}, %rd12030;
	}
	shf.r.wrap.b32 	%r9417, %r9416, %r9415, 14;
	shf.r.wrap.b32 	%r9418, %r9415, %r9416, 14;
	mov.b64 	%rd12042, {%r9418, %r9417};
	shf.r.wrap.b32 	%r9419, %r9416, %r9415, 18;
	shf.r.wrap.b32 	%r9420, %r9415, %r9416, 18;
	mov.b64 	%rd12043, {%r9420, %r9419};
	xor.b64  	%rd12044, %rd12043, %rd12042;
	shf.l.wrap.b32 	%r9421, %r9415, %r9416, 23;
	shf.l.wrap.b32 	%r9422, %r9416, %r9415, 23;
	mov.b64 	%rd12045, {%r9422, %r9421};
	xor.b64  	%rd12046, %rd12044, %rd12045;
	xor.b64  	%rd12047, %rd11804, %rd11780;
	and.b64  	%rd12048, %rd12030, %rd12047;
	xor.b64  	%rd12049, %rd12048, %rd11780;
	add.s64 	%rd12050, %rd11756, %rd12908;
	add.s64 	%rd12051, %rd12050, %rd11841;
	add.s64 	%rd12052, %rd12051, %rd12049;
	add.s64 	%rd12053, %rd12052, %rd12046;
	add.s64 	%rd12054, %rd12053, %rd11767;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9423,%dummy}, %rd12041;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9424}, %rd12041;
	}
	shf.r.wrap.b32 	%r9425, %r9424, %r9423, 28;
	shf.r.wrap.b32 	%r9426, %r9423, %r9424, 28;
	mov.b64 	%rd12055, {%r9426, %r9425};
	shf.l.wrap.b32 	%r9427, %r9423, %r9424, 30;
	shf.l.wrap.b32 	%r9428, %r9424, %r9423, 30;
	mov.b64 	%rd12056, {%r9428, %r9427};
	xor.b64  	%rd12057, %rd12056, %rd12055;
	shf.l.wrap.b32 	%r9429, %r9423, %r9424, 25;
	shf.l.wrap.b32 	%r9430, %r9424, %r9423, 25;
	mov.b64 	%rd12058, {%r9430, %r9429};
	xor.b64  	%rd12059, %rd12057, %rd12058;
	xor.b64  	%rd12060, %rd12041, %rd11791;
	xor.b64  	%rd12061, %rd12041, %rd11815;
	and.b64  	%rd12062, %rd12061, %rd12060;
	xor.b64  	%rd12063, %rd12062, %rd12041;
	add.s64 	%rd12064, %rd12053, %rd12063;
	add.s64 	%rd12065, %rd12064, %rd12059;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9431,%dummy}, %rd12054;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9432}, %rd12054;
	}
	shf.r.wrap.b32 	%r9433, %r9432, %r9431, 14;
	shf.r.wrap.b32 	%r9434, %r9431, %r9432, 14;
	mov.b64 	%rd12066, {%r9434, %r9433};
	shf.r.wrap.b32 	%r9435, %r9432, %r9431, 18;
	shf.r.wrap.b32 	%r9436, %r9431, %r9432, 18;
	mov.b64 	%rd12067, {%r9436, %r9435};
	xor.b64  	%rd12068, %rd12067, %rd12066;
	shf.l.wrap.b32 	%r9437, %r9431, %r9432, 23;
	shf.l.wrap.b32 	%r9438, %r9432, %r9431, 23;
	mov.b64 	%rd12069, {%r9438, %r9437};
	xor.b64  	%rd12070, %rd12068, %rd12069;
	xor.b64  	%rd12071, %rd12030, %rd11804;
	and.b64  	%rd12072, %rd12054, %rd12071;
	xor.b64  	%rd12073, %rd12072, %rd11804;
	add.s64 	%rd12074, %rd11780, %rd12909;
	add.s64 	%rd12075, %rd12074, %rd11854;
	add.s64 	%rd12076, %rd12075, %rd12073;
	add.s64 	%rd12077, %rd12076, %rd12070;
	add.s64 	%rd12078, %rd12077, %rd11791;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9439,%dummy}, %rd12065;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9440}, %rd12065;
	}
	shf.r.wrap.b32 	%r9441, %r9440, %r9439, 28;
	shf.r.wrap.b32 	%r9442, %r9439, %r9440, 28;
	mov.b64 	%rd12079, {%r9442, %r9441};
	shf.l.wrap.b32 	%r9443, %r9439, %r9440, 30;
	shf.l.wrap.b32 	%r9444, %r9440, %r9439, 30;
	mov.b64 	%rd12080, {%r9444, %r9443};
	xor.b64  	%rd12081, %rd12080, %rd12079;
	shf.l.wrap.b32 	%r9445, %r9439, %r9440, 25;
	shf.l.wrap.b32 	%r9446, %r9440, %r9439, 25;
	mov.b64 	%rd12082, {%r9446, %r9445};
	xor.b64  	%rd12083, %rd12081, %rd12082;
	xor.b64  	%rd12084, %rd12065, %rd11815;
	xor.b64  	%rd12085, %rd12065, %rd12041;
	and.b64  	%rd12086, %rd12085, %rd12084;
	xor.b64  	%rd12087, %rd12086, %rd12065;
	add.s64 	%rd12088, %rd12077, %rd12087;
	add.s64 	%rd12089, %rd12088, %rd12083;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9447,%dummy}, %rd12078;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9448}, %rd12078;
	}
	shf.r.wrap.b32 	%r9449, %r9448, %r9447, 14;
	shf.r.wrap.b32 	%r9450, %r9447, %r9448, 14;
	mov.b64 	%rd12090, {%r9450, %r9449};
	shf.r.wrap.b32 	%r9451, %r9448, %r9447, 18;
	shf.r.wrap.b32 	%r9452, %r9447, %r9448, 18;
	mov.b64 	%rd12091, {%r9452, %r9451};
	xor.b64  	%rd12092, %rd12091, %rd12090;
	shf.l.wrap.b32 	%r9453, %r9447, %r9448, 23;
	shf.l.wrap.b32 	%r9454, %r9448, %r9447, 23;
	mov.b64 	%rd12093, {%r9454, %r9453};
	xor.b64  	%rd12094, %rd12092, %rd12093;
	xor.b64  	%rd12095, %rd12054, %rd12030;
	and.b64  	%rd12096, %rd12078, %rd12095;
	xor.b64  	%rd12097, %rd12096, %rd12030;
	add.s64 	%rd12098, %rd11804, %rd12910;
	add.s64 	%rd12099, %rd12098, %rd11867;
	add.s64 	%rd12100, %rd12099, %rd12097;
	add.s64 	%rd12101, %rd12100, %rd12094;
	add.s64 	%rd12102, %rd12101, %rd11815;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9455,%dummy}, %rd12089;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9456}, %rd12089;
	}
	shf.r.wrap.b32 	%r9457, %r9456, %r9455, 28;
	shf.r.wrap.b32 	%r9458, %r9455, %r9456, 28;
	mov.b64 	%rd12103, {%r9458, %r9457};
	shf.l.wrap.b32 	%r9459, %r9455, %r9456, 30;
	shf.l.wrap.b32 	%r9460, %r9456, %r9455, 30;
	mov.b64 	%rd12104, {%r9460, %r9459};
	xor.b64  	%rd12105, %rd12104, %rd12103;
	shf.l.wrap.b32 	%r9461, %r9455, %r9456, 25;
	shf.l.wrap.b32 	%r9462, %r9456, %r9455, 25;
	mov.b64 	%rd12106, {%r9462, %r9461};
	xor.b64  	%rd12107, %rd12105, %rd12106;
	xor.b64  	%rd12108, %rd12089, %rd12041;
	xor.b64  	%rd12109, %rd12089, %rd12065;
	and.b64  	%rd12110, %rd12109, %rd12108;
	xor.b64  	%rd12111, %rd12110, %rd12089;
	add.s64 	%rd12112, %rd12101, %rd12111;
	add.s64 	%rd12113, %rd12112, %rd12107;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9463,%dummy}, %rd12102;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9464}, %rd12102;
	}
	shf.r.wrap.b32 	%r9465, %r9464, %r9463, 14;
	shf.r.wrap.b32 	%r9466, %r9463, %r9464, 14;
	mov.b64 	%rd12114, {%r9466, %r9465};
	shf.r.wrap.b32 	%r9467, %r9464, %r9463, 18;
	shf.r.wrap.b32 	%r9468, %r9463, %r9464, 18;
	mov.b64 	%rd12115, {%r9468, %r9467};
	xor.b64  	%rd12116, %rd12115, %rd12114;
	shf.l.wrap.b32 	%r9469, %r9463, %r9464, 23;
	shf.l.wrap.b32 	%r9470, %r9464, %r9463, 23;
	mov.b64 	%rd12117, {%r9470, %r9469};
	xor.b64  	%rd12118, %rd12116, %rd12117;
	xor.b64  	%rd12119, %rd12078, %rd12054;
	and.b64  	%rd12120, %rd12102, %rd12119;
	xor.b64  	%rd12121, %rd12120, %rd12054;
	add.s64 	%rd12122, %rd11880, %rd12932;
	add.s64 	%rd12123, %rd12122, %rd12030;
	add.s64 	%rd12124, %rd12123, %rd12121;
	add.s64 	%rd12125, %rd12124, %rd12118;
	add.s64 	%rd12126, %rd12125, %rd12041;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9471,%dummy}, %rd12113;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9472}, %rd12113;
	}
	shf.r.wrap.b32 	%r9473, %r9472, %r9471, 28;
	shf.r.wrap.b32 	%r9474, %r9471, %r9472, 28;
	mov.b64 	%rd12127, {%r9474, %r9473};
	shf.l.wrap.b32 	%r9475, %r9471, %r9472, 30;
	shf.l.wrap.b32 	%r9476, %r9472, %r9471, 30;
	mov.b64 	%rd12128, {%r9476, %r9475};
	xor.b64  	%rd12129, %rd12128, %rd12127;
	shf.l.wrap.b32 	%r9477, %r9471, %r9472, 25;
	shf.l.wrap.b32 	%r9478, %r9472, %r9471, 25;
	mov.b64 	%rd12130, {%r9478, %r9477};
	xor.b64  	%rd12131, %rd12129, %rd12130;
	xor.b64  	%rd12132, %rd12113, %rd12065;
	xor.b64  	%rd12133, %rd12113, %rd12089;
	and.b64  	%rd12134, %rd12133, %rd12132;
	xor.b64  	%rd12135, %rd12134, %rd12113;
	add.s64 	%rd12136, %rd12125, %rd12135;
	add.s64 	%rd12137, %rd12136, %rd12131;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9479,%dummy}, %rd12126;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9480}, %rd12126;
	}
	shf.r.wrap.b32 	%r9481, %r9480, %r9479, 14;
	shf.r.wrap.b32 	%r9482, %r9479, %r9480, 14;
	mov.b64 	%rd12138, {%r9482, %r9481};
	shf.r.wrap.b32 	%r9483, %r9480, %r9479, 18;
	shf.r.wrap.b32 	%r9484, %r9479, %r9480, 18;
	mov.b64 	%rd12139, {%r9484, %r9483};
	xor.b64  	%rd12140, %rd12139, %rd12138;
	shf.l.wrap.b32 	%r9485, %r9479, %r9480, 23;
	shf.l.wrap.b32 	%r9486, %r9480, %r9479, 23;
	mov.b64 	%rd12141, {%r9486, %r9485};
	xor.b64  	%rd12142, %rd12140, %rd12141;
	xor.b64  	%rd12143, %rd12102, %rd12078;
	and.b64  	%rd12144, %rd12126, %rd12143;
	xor.b64  	%rd12145, %rd12144, %rd12078;
	add.s64 	%rd12146, %rd11893, %rd12933;
	add.s64 	%rd12147, %rd12146, %rd12054;
	add.s64 	%rd12148, %rd12147, %rd12145;
	add.s64 	%rd12149, %rd12148, %rd12142;
	add.s64 	%rd12150, %rd12149, %rd12065;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9487,%dummy}, %rd12137;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9488}, %rd12137;
	}
	shf.r.wrap.b32 	%r9489, %r9488, %r9487, 28;
	shf.r.wrap.b32 	%r9490, %r9487, %r9488, 28;
	mov.b64 	%rd12151, {%r9490, %r9489};
	shf.l.wrap.b32 	%r9491, %r9487, %r9488, 30;
	shf.l.wrap.b32 	%r9492, %r9488, %r9487, 30;
	mov.b64 	%rd12152, {%r9492, %r9491};
	xor.b64  	%rd12153, %rd12152, %rd12151;
	shf.l.wrap.b32 	%r9493, %r9487, %r9488, 25;
	shf.l.wrap.b32 	%r9494, %r9488, %r9487, 25;
	mov.b64 	%rd12154, {%r9494, %r9493};
	xor.b64  	%rd12155, %rd12153, %rd12154;
	xor.b64  	%rd12156, %rd12137, %rd12089;
	xor.b64  	%rd12157, %rd12137, %rd12113;
	and.b64  	%rd12158, %rd12157, %rd12156;
	xor.b64  	%rd12159, %rd12158, %rd12137;
	add.s64 	%rd12160, %rd12149, %rd12159;
	add.s64 	%rd12161, %rd12160, %rd12155;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9495,%dummy}, %rd12150;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9496}, %rd12150;
	}
	shf.r.wrap.b32 	%r9497, %r9496, %r9495, 14;
	shf.r.wrap.b32 	%r9498, %r9495, %r9496, 14;
	mov.b64 	%rd12162, {%r9498, %r9497};
	shf.r.wrap.b32 	%r9499, %r9496, %r9495, 18;
	shf.r.wrap.b32 	%r9500, %r9495, %r9496, 18;
	mov.b64 	%rd12163, {%r9500, %r9499};
	xor.b64  	%rd12164, %rd12163, %rd12162;
	shf.l.wrap.b32 	%r9501, %r9495, %r9496, 23;
	shf.l.wrap.b32 	%r9502, %r9496, %r9495, 23;
	mov.b64 	%rd12165, {%r9502, %r9501};
	xor.b64  	%rd12166, %rd12164, %rd12165;
	xor.b64  	%rd12167, %rd12126, %rd12102;
	and.b64  	%rd12168, %rd12150, %rd12167;
	xor.b64  	%rd12169, %rd12168, %rd12102;
	add.s64 	%rd12170, %rd11906, %rd12934;
	add.s64 	%rd12171, %rd12170, %rd12078;
	add.s64 	%rd12172, %rd12171, %rd12169;
	add.s64 	%rd12173, %rd12172, %rd12166;
	add.s64 	%rd12174, %rd12173, %rd12089;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9503,%dummy}, %rd12161;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9504}, %rd12161;
	}
	shf.r.wrap.b32 	%r9505, %r9504, %r9503, 28;
	shf.r.wrap.b32 	%r9506, %r9503, %r9504, 28;
	mov.b64 	%rd12175, {%r9506, %r9505};
	shf.l.wrap.b32 	%r9507, %r9503, %r9504, 30;
	shf.l.wrap.b32 	%r9508, %r9504, %r9503, 30;
	mov.b64 	%rd12176, {%r9508, %r9507};
	xor.b64  	%rd12177, %rd12176, %rd12175;
	shf.l.wrap.b32 	%r9509, %r9503, %r9504, 25;
	shf.l.wrap.b32 	%r9510, %r9504, %r9503, 25;
	mov.b64 	%rd12178, {%r9510, %r9509};
	xor.b64  	%rd12179, %rd12177, %rd12178;
	xor.b64  	%rd12180, %rd12161, %rd12113;
	xor.b64  	%rd12181, %rd12161, %rd12137;
	and.b64  	%rd12182, %rd12181, %rd12180;
	xor.b64  	%rd12183, %rd12182, %rd12161;
	add.s64 	%rd12184, %rd12173, %rd12183;
	add.s64 	%rd12185, %rd12184, %rd12179;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9511,%dummy}, %rd12174;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9512}, %rd12174;
	}
	shf.r.wrap.b32 	%r9513, %r9512, %r9511, 14;
	shf.r.wrap.b32 	%r9514, %r9511, %r9512, 14;
	mov.b64 	%rd12186, {%r9514, %r9513};
	shf.r.wrap.b32 	%r9515, %r9512, %r9511, 18;
	shf.r.wrap.b32 	%r9516, %r9511, %r9512, 18;
	mov.b64 	%rd12187, {%r9516, %r9515};
	xor.b64  	%rd12188, %rd12187, %rd12186;
	shf.l.wrap.b32 	%r9517, %r9511, %r9512, 23;
	shf.l.wrap.b32 	%r9518, %r9512, %r9511, 23;
	mov.b64 	%rd12189, {%r9518, %r9517};
	xor.b64  	%rd12190, %rd12188, %rd12189;
	xor.b64  	%rd12191, %rd12150, %rd12126;
	and.b64  	%rd12192, %rd12174, %rd12191;
	xor.b64  	%rd12193, %rd12192, %rd12126;
	add.s64 	%rd12194, %rd11919, %rd12935;
	add.s64 	%rd12195, %rd12194, %rd12102;
	add.s64 	%rd12196, %rd12195, %rd12193;
	add.s64 	%rd12197, %rd12196, %rd12190;
	add.s64 	%rd12198, %rd12197, %rd12113;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9519,%dummy}, %rd12185;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9520}, %rd12185;
	}
	shf.r.wrap.b32 	%r9521, %r9520, %r9519, 28;
	shf.r.wrap.b32 	%r9522, %r9519, %r9520, 28;
	mov.b64 	%rd12199, {%r9522, %r9521};
	shf.l.wrap.b32 	%r9523, %r9519, %r9520, 30;
	shf.l.wrap.b32 	%r9524, %r9520, %r9519, 30;
	mov.b64 	%rd12200, {%r9524, %r9523};
	xor.b64  	%rd12201, %rd12200, %rd12199;
	shf.l.wrap.b32 	%r9525, %r9519, %r9520, 25;
	shf.l.wrap.b32 	%r9526, %r9520, %r9519, 25;
	mov.b64 	%rd12202, {%r9526, %r9525};
	xor.b64  	%rd12203, %rd12201, %rd12202;
	xor.b64  	%rd12204, %rd12185, %rd12137;
	xor.b64  	%rd12205, %rd12185, %rd12161;
	and.b64  	%rd12206, %rd12205, %rd12204;
	xor.b64  	%rd12207, %rd12206, %rd12185;
	add.s64 	%rd12208, %rd12197, %rd12207;
	add.s64 	%rd12209, %rd12208, %rd12203;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9527,%dummy}, %rd12198;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9528}, %rd12198;
	}
	shf.r.wrap.b32 	%r9529, %r9528, %r9527, 14;
	shf.r.wrap.b32 	%r9530, %r9527, %r9528, 14;
	mov.b64 	%rd12210, {%r9530, %r9529};
	shf.r.wrap.b32 	%r9531, %r9528, %r9527, 18;
	shf.r.wrap.b32 	%r9532, %r9527, %r9528, 18;
	mov.b64 	%rd12211, {%r9532, %r9531};
	xor.b64  	%rd12212, %rd12211, %rd12210;
	shf.l.wrap.b32 	%r9533, %r9527, %r9528, 23;
	shf.l.wrap.b32 	%r9534, %r9528, %r9527, 23;
	mov.b64 	%rd12213, {%r9534, %r9533};
	xor.b64  	%rd12214, %rd12212, %rd12213;
	xor.b64  	%rd12215, %rd12174, %rd12150;
	and.b64  	%rd12216, %rd12198, %rd12215;
	xor.b64  	%rd12217, %rd12216, %rd12150;
	add.s64 	%rd12218, %rd11932, %rd12936;
	add.s64 	%rd12219, %rd12218, %rd12126;
	add.s64 	%rd12220, %rd12219, %rd12217;
	add.s64 	%rd12221, %rd12220, %rd12214;
	add.s64 	%rd12222, %rd12221, %rd12137;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9535,%dummy}, %rd12209;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9536}, %rd12209;
	}
	shf.r.wrap.b32 	%r9537, %r9536, %r9535, 28;
	shf.r.wrap.b32 	%r9538, %r9535, %r9536, 28;
	mov.b64 	%rd12223, {%r9538, %r9537};
	shf.l.wrap.b32 	%r9539, %r9535, %r9536, 30;
	shf.l.wrap.b32 	%r9540, %r9536, %r9535, 30;
	mov.b64 	%rd12224, {%r9540, %r9539};
	xor.b64  	%rd12225, %rd12224, %rd12223;
	shf.l.wrap.b32 	%r9541, %r9535, %r9536, 25;
	shf.l.wrap.b32 	%r9542, %r9536, %r9535, 25;
	mov.b64 	%rd12226, {%r9542, %r9541};
	xor.b64  	%rd12227, %rd12225, %rd12226;
	xor.b64  	%rd12228, %rd12209, %rd12161;
	xor.b64  	%rd12229, %rd12209, %rd12185;
	and.b64  	%rd12230, %rd12229, %rd12228;
	xor.b64  	%rd12231, %rd12230, %rd12209;
	add.s64 	%rd12232, %rd12221, %rd12231;
	add.s64 	%rd12233, %rd12232, %rd12227;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9543,%dummy}, %rd12222;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9544}, %rd12222;
	}
	shf.r.wrap.b32 	%r9545, %r9544, %r9543, 14;
	shf.r.wrap.b32 	%r9546, %r9543, %r9544, 14;
	mov.b64 	%rd12234, {%r9546, %r9545};
	shf.r.wrap.b32 	%r9547, %r9544, %r9543, 18;
	shf.r.wrap.b32 	%r9548, %r9543, %r9544, 18;
	mov.b64 	%rd12235, {%r9548, %r9547};
	xor.b64  	%rd12236, %rd12235, %rd12234;
	shf.l.wrap.b32 	%r9549, %r9543, %r9544, 23;
	shf.l.wrap.b32 	%r9550, %r9544, %r9543, 23;
	mov.b64 	%rd12237, {%r9550, %r9549};
	xor.b64  	%rd12238, %rd12236, %rd12237;
	xor.b64  	%rd12239, %rd12198, %rd12174;
	and.b64  	%rd12240, %rd12222, %rd12239;
	xor.b64  	%rd12241, %rd12240, %rd12174;
	add.s64 	%rd12242, %rd11945, %rd12937;
	add.s64 	%rd12243, %rd12242, %rd12150;
	add.s64 	%rd12244, %rd12243, %rd12241;
	add.s64 	%rd12245, %rd12244, %rd12238;
	add.s64 	%rd12246, %rd12245, %rd12161;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9551,%dummy}, %rd12233;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9552}, %rd12233;
	}
	shf.r.wrap.b32 	%r9553, %r9552, %r9551, 28;
	shf.r.wrap.b32 	%r9554, %r9551, %r9552, 28;
	mov.b64 	%rd12247, {%r9554, %r9553};
	shf.l.wrap.b32 	%r9555, %r9551, %r9552, 30;
	shf.l.wrap.b32 	%r9556, %r9552, %r9551, 30;
	mov.b64 	%rd12248, {%r9556, %r9555};
	xor.b64  	%rd12249, %rd12248, %rd12247;
	shf.l.wrap.b32 	%r9557, %r9551, %r9552, 25;
	shf.l.wrap.b32 	%r9558, %r9552, %r9551, 25;
	mov.b64 	%rd12250, {%r9558, %r9557};
	xor.b64  	%rd12251, %rd12249, %rd12250;
	xor.b64  	%rd12252, %rd12233, %rd12185;
	xor.b64  	%rd12253, %rd12233, %rd12209;
	and.b64  	%rd12254, %rd12253, %rd12252;
	xor.b64  	%rd12255, %rd12254, %rd12233;
	add.s64 	%rd12256, %rd12245, %rd12255;
	add.s64 	%rd12257, %rd12256, %rd12251;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9559,%dummy}, %rd12246;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9560}, %rd12246;
	}
	shf.r.wrap.b32 	%r9561, %r9560, %r9559, 14;
	shf.r.wrap.b32 	%r9562, %r9559, %r9560, 14;
	mov.b64 	%rd12258, {%r9562, %r9561};
	shf.r.wrap.b32 	%r9563, %r9560, %r9559, 18;
	shf.r.wrap.b32 	%r9564, %r9559, %r9560, 18;
	mov.b64 	%rd12259, {%r9564, %r9563};
	xor.b64  	%rd12260, %rd12259, %rd12258;
	shf.l.wrap.b32 	%r9565, %r9559, %r9560, 23;
	shf.l.wrap.b32 	%r9566, %r9560, %r9559, 23;
	mov.b64 	%rd12261, {%r9566, %r9565};
	xor.b64  	%rd12262, %rd12260, %rd12261;
	xor.b64  	%rd12263, %rd12222, %rd12198;
	and.b64  	%rd12264, %rd12246, %rd12263;
	xor.b64  	%rd12265, %rd12264, %rd12198;
	add.s64 	%rd12266, %rd11958, %rd12938;
	add.s64 	%rd12267, %rd12266, %rd12174;
	add.s64 	%rd12268, %rd12267, %rd12265;
	add.s64 	%rd12269, %rd12268, %rd12262;
	add.s64 	%rd12270, %rd12269, %rd12185;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9567,%dummy}, %rd12257;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9568}, %rd12257;
	}
	shf.r.wrap.b32 	%r9569, %r9568, %r9567, 28;
	shf.r.wrap.b32 	%r9570, %r9567, %r9568, 28;
	mov.b64 	%rd12271, {%r9570, %r9569};
	shf.l.wrap.b32 	%r9571, %r9567, %r9568, 30;
	shf.l.wrap.b32 	%r9572, %r9568, %r9567, 30;
	mov.b64 	%rd12272, {%r9572, %r9571};
	xor.b64  	%rd12273, %rd12272, %rd12271;
	shf.l.wrap.b32 	%r9573, %r9567, %r9568, 25;
	shf.l.wrap.b32 	%r9574, %r9568, %r9567, 25;
	mov.b64 	%rd12274, {%r9574, %r9573};
	xor.b64  	%rd12275, %rd12273, %rd12274;
	xor.b64  	%rd12276, %rd12257, %rd12209;
	xor.b64  	%rd12277, %rd12257, %rd12233;
	and.b64  	%rd12278, %rd12277, %rd12276;
	xor.b64  	%rd12279, %rd12278, %rd12257;
	add.s64 	%rd12280, %rd12269, %rd12279;
	add.s64 	%rd12281, %rd12280, %rd12275;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9575,%dummy}, %rd12270;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9576}, %rd12270;
	}
	shf.r.wrap.b32 	%r9577, %r9576, %r9575, 14;
	shf.r.wrap.b32 	%r9578, %r9575, %r9576, 14;
	mov.b64 	%rd12282, {%r9578, %r9577};
	shf.r.wrap.b32 	%r9579, %r9576, %r9575, 18;
	shf.r.wrap.b32 	%r9580, %r9575, %r9576, 18;
	mov.b64 	%rd12283, {%r9580, %r9579};
	xor.b64  	%rd12284, %rd12283, %rd12282;
	shf.l.wrap.b32 	%r9581, %r9575, %r9576, 23;
	shf.l.wrap.b32 	%r9582, %r9576, %r9575, 23;
	mov.b64 	%rd12285, {%r9582, %r9581};
	xor.b64  	%rd12286, %rd12284, %rd12285;
	xor.b64  	%rd12287, %rd12246, %rd12222;
	and.b64  	%rd12288, %rd12270, %rd12287;
	xor.b64  	%rd12289, %rd12288, %rd12222;
	add.s64 	%rd12290, %rd11971, %rd12950;
	add.s64 	%rd12291, %rd12290, %rd12198;
	add.s64 	%rd12292, %rd12291, %rd12289;
	add.s64 	%rd12293, %rd12292, %rd12286;
	add.s64 	%rd12294, %rd12293, %rd12209;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9583,%dummy}, %rd12281;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9584}, %rd12281;
	}
	shf.r.wrap.b32 	%r9585, %r9584, %r9583, 28;
	shf.r.wrap.b32 	%r9586, %r9583, %r9584, 28;
	mov.b64 	%rd12295, {%r9586, %r9585};
	shf.l.wrap.b32 	%r9587, %r9583, %r9584, 30;
	shf.l.wrap.b32 	%r9588, %r9584, %r9583, 30;
	mov.b64 	%rd12296, {%r9588, %r9587};
	xor.b64  	%rd12297, %rd12296, %rd12295;
	shf.l.wrap.b32 	%r9589, %r9583, %r9584, 25;
	shf.l.wrap.b32 	%r9590, %r9584, %r9583, 25;
	mov.b64 	%rd12298, {%r9590, %r9589};
	xor.b64  	%rd12299, %rd12297, %rd12298;
	xor.b64  	%rd12300, %rd12281, %rd12233;
	xor.b64  	%rd12301, %rd12281, %rd12257;
	and.b64  	%rd12302, %rd12301, %rd12300;
	xor.b64  	%rd12303, %rd12302, %rd12281;
	add.s64 	%rd12304, %rd12293, %rd12303;
	add.s64 	%rd12305, %rd12304, %rd12299;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9591,%dummy}, %rd12294;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9592}, %rd12294;
	}
	shf.r.wrap.b32 	%r9593, %r9592, %r9591, 14;
	shf.r.wrap.b32 	%r9594, %r9591, %r9592, 14;
	mov.b64 	%rd12306, {%r9594, %r9593};
	shf.r.wrap.b32 	%r9595, %r9592, %r9591, 18;
	shf.r.wrap.b32 	%r9596, %r9591, %r9592, 18;
	mov.b64 	%rd12307, {%r9596, %r9595};
	xor.b64  	%rd12308, %rd12307, %rd12306;
	shf.l.wrap.b32 	%r9597, %r9591, %r9592, 23;
	shf.l.wrap.b32 	%r9598, %r9592, %r9591, 23;
	mov.b64 	%rd12309, {%r9598, %r9597};
	xor.b64  	%rd12310, %rd12308, %rd12309;
	xor.b64  	%rd12311, %rd12270, %rd12246;
	and.b64  	%rd12312, %rd12294, %rd12311;
	xor.b64  	%rd12313, %rd12312, %rd12246;
	add.s64 	%rd12314, %rd11984, %rd12951;
	add.s64 	%rd12315, %rd12314, %rd12222;
	add.s64 	%rd12316, %rd12315, %rd12313;
	add.s64 	%rd12317, %rd12316, %rd12310;
	add.s64 	%rd12318, %rd12317, %rd12233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9599,%dummy}, %rd12305;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9600}, %rd12305;
	}
	shf.r.wrap.b32 	%r9601, %r9600, %r9599, 28;
	shf.r.wrap.b32 	%r9602, %r9599, %r9600, 28;
	mov.b64 	%rd12319, {%r9602, %r9601};
	shf.l.wrap.b32 	%r9603, %r9599, %r9600, 30;
	shf.l.wrap.b32 	%r9604, %r9600, %r9599, 30;
	mov.b64 	%rd12320, {%r9604, %r9603};
	xor.b64  	%rd12321, %rd12320, %rd12319;
	shf.l.wrap.b32 	%r9605, %r9599, %r9600, 25;
	shf.l.wrap.b32 	%r9606, %r9600, %r9599, 25;
	mov.b64 	%rd12322, {%r9606, %r9605};
	xor.b64  	%rd12323, %rd12321, %rd12322;
	xor.b64  	%rd12324, %rd12305, %rd12257;
	xor.b64  	%rd12325, %rd12305, %rd12281;
	and.b64  	%rd12326, %rd12325, %rd12324;
	xor.b64  	%rd12327, %rd12326, %rd12305;
	add.s64 	%rd12328, %rd12317, %rd12327;
	add.s64 	%rd12329, %rd12328, %rd12323;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9607,%dummy}, %rd12318;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9608}, %rd12318;
	}
	shf.r.wrap.b32 	%r9609, %r9608, %r9607, 14;
	shf.r.wrap.b32 	%r9610, %r9607, %r9608, 14;
	mov.b64 	%rd12330, {%r9610, %r9609};
	shf.r.wrap.b32 	%r9611, %r9608, %r9607, 18;
	shf.r.wrap.b32 	%r9612, %r9607, %r9608, 18;
	mov.b64 	%rd12331, {%r9612, %r9611};
	xor.b64  	%rd12332, %rd12331, %rd12330;
	shf.l.wrap.b32 	%r9613, %r9607, %r9608, 23;
	shf.l.wrap.b32 	%r9614, %r9608, %r9607, 23;
	mov.b64 	%rd12333, {%r9614, %r9613};
	xor.b64  	%rd12334, %rd12332, %rd12333;
	xor.b64  	%rd12335, %rd12294, %rd12270;
	and.b64  	%rd12336, %rd12318, %rd12335;
	xor.b64  	%rd12337, %rd12336, %rd12270;
	add.s64 	%rd12338, %rd11997, %rd12952;
	add.s64 	%rd12339, %rd12338, %rd12246;
	add.s64 	%rd12340, %rd12339, %rd12337;
	add.s64 	%rd12341, %rd12340, %rd12334;
	add.s64 	%rd12342, %rd12341, %rd12257;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9615,%dummy}, %rd12329;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9616}, %rd12329;
	}
	shf.r.wrap.b32 	%r9617, %r9616, %r9615, 28;
	shf.r.wrap.b32 	%r9618, %r9615, %r9616, 28;
	mov.b64 	%rd12343, {%r9618, %r9617};
	shf.l.wrap.b32 	%r9619, %r9615, %r9616, 30;
	shf.l.wrap.b32 	%r9620, %r9616, %r9615, 30;
	mov.b64 	%rd12344, {%r9620, %r9619};
	xor.b64  	%rd12345, %rd12344, %rd12343;
	shf.l.wrap.b32 	%r9621, %r9615, %r9616, 25;
	shf.l.wrap.b32 	%r9622, %r9616, %r9615, 25;
	mov.b64 	%rd12346, {%r9622, %r9621};
	xor.b64  	%rd12347, %rd12345, %rd12346;
	xor.b64  	%rd12348, %rd12329, %rd12281;
	xor.b64  	%rd12349, %rd12329, %rd12305;
	and.b64  	%rd12350, %rd12349, %rd12348;
	xor.b64  	%rd12351, %rd12350, %rd12329;
	add.s64 	%rd12352, %rd12341, %rd12351;
	add.s64 	%rd12353, %rd12352, %rd12347;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9623,%dummy}, %rd12342;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9624}, %rd12342;
	}
	shf.r.wrap.b32 	%r9625, %r9624, %r9623, 14;
	shf.r.wrap.b32 	%r9626, %r9623, %r9624, 14;
	mov.b64 	%rd12354, {%r9626, %r9625};
	shf.r.wrap.b32 	%r9627, %r9624, %r9623, 18;
	shf.r.wrap.b32 	%r9628, %r9623, %r9624, 18;
	mov.b64 	%rd12355, {%r9628, %r9627};
	xor.b64  	%rd12356, %rd12355, %rd12354;
	shf.l.wrap.b32 	%r9629, %r9623, %r9624, 23;
	shf.l.wrap.b32 	%r9630, %r9624, %r9623, 23;
	mov.b64 	%rd12357, {%r9630, %r9629};
	xor.b64  	%rd12358, %rd12356, %rd12357;
	xor.b64  	%rd12359, %rd12318, %rd12294;
	and.b64  	%rd12360, %rd12342, %rd12359;
	xor.b64  	%rd12361, %rd12360, %rd12294;
	add.s64 	%rd12362, %rd11418, %rd12953;
	add.s64 	%rd12363, %rd12362, %rd11919;
	add.s64 	%rd12364, %rd12363, %rd12002;
	add.s64 	%rd12365, %rd12364, %rd12007;
	add.s64 	%rd12366, %rd12365, %rd12270;
	add.s64 	%rd12367, %rd12366, %rd12361;
	add.s64 	%rd12368, %rd12367, %rd12358;
	add.s64 	%rd12369, %rd12368, %rd12281;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9631,%dummy}, %rd12353;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9632}, %rd12353;
	}
	shf.r.wrap.b32 	%r9633, %r9632, %r9631, 28;
	shf.r.wrap.b32 	%r9634, %r9631, %r9632, 28;
	mov.b64 	%rd12370, {%r9634, %r9633};
	shf.l.wrap.b32 	%r9635, %r9631, %r9632, 30;
	shf.l.wrap.b32 	%r9636, %r9632, %r9631, 30;
	mov.b64 	%rd12371, {%r9636, %r9635};
	xor.b64  	%rd12372, %rd12371, %rd12370;
	shf.l.wrap.b32 	%r9637, %r9631, %r9632, 25;
	shf.l.wrap.b32 	%r9638, %r9632, %r9631, 25;
	mov.b64 	%rd12373, {%r9638, %r9637};
	xor.b64  	%rd12374, %rd12372, %rd12373;
	xor.b64  	%rd12375, %rd12353, %rd12305;
	xor.b64  	%rd12376, %rd12353, %rd12329;
	and.b64  	%rd12377, %rd12376, %rd12375;
	xor.b64  	%rd12378, %rd12377, %rd12353;
	add.s64 	%rd12379, %rd12368, %rd12378;
	add.s64 	%rd12380, %rd12379, %rd12374;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9639,%dummy}, %rd12369;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9640}, %rd12369;
	}
	shf.r.wrap.b32 	%r9641, %r9640, %r9639, 14;
	shf.r.wrap.b32 	%r9642, %r9639, %r9640, 14;
	mov.b64 	%rd12381, {%r9642, %r9641};
	shf.r.wrap.b32 	%r9643, %r9640, %r9639, 18;
	shf.r.wrap.b32 	%r9644, %r9639, %r9640, 18;
	mov.b64 	%rd12382, {%r9644, %r9643};
	xor.b64  	%rd12383, %rd12382, %rd12381;
	shf.l.wrap.b32 	%r9645, %r9639, %r9640, 23;
	shf.l.wrap.b32 	%r9646, %r9640, %r9639, 23;
	mov.b64 	%rd12384, {%r9646, %r9645};
	xor.b64  	%rd12385, %rd12383, %rd12384;
	xor.b64  	%rd12386, %rd12342, %rd12318;
	and.b64  	%rd12387, %rd12369, %rd12386;
	xor.b64  	%rd12388, %rd12387, %rd12318;
	add.s64 	%rd12389, %rd11431, %rd12963;
	add.s64 	%rd12390, %rd12389, %rd11932;
	add.s64 	%rd12391, %rd12390, %rd12012;
	add.s64 	%rd12392, %rd12391, %rd12017;
	add.s64 	%rd12393, %rd12392, %rd12294;
	add.s64 	%rd12394, %rd12393, %rd12388;
	add.s64 	%rd12395, %rd12394, %rd12385;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9647,%dummy}, %rd12380;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9648}, %rd12380;
	}
	shf.r.wrap.b32 	%r9649, %r9648, %r9647, 28;
	shf.r.wrap.b32 	%r9650, %r9647, %r9648, 28;
	mov.b64 	%rd12396, {%r9650, %r9649};
	shf.l.wrap.b32 	%r9651, %r9647, %r9648, 30;
	shf.l.wrap.b32 	%r9652, %r9648, %r9647, 30;
	mov.b64 	%rd12397, {%r9652, %r9651};
	xor.b64  	%rd12398, %rd12397, %rd12396;
	shf.l.wrap.b32 	%r9653, %r9647, %r9648, 25;
	shf.l.wrap.b32 	%r9654, %r9648, %r9647, 25;
	mov.b64 	%rd12399, {%r9654, %r9653};
	xor.b64  	%rd12400, %rd12398, %rd12399;
	xor.b64  	%rd12401, %rd12380, %rd12329;
	xor.b64  	%rd12402, %rd12380, %rd12353;
	and.b64  	%rd12403, %rd12402, %rd12401;
	xor.b64  	%rd12404, %rd12403, %rd12380;
	add.s64 	%rd12405, %rd12404, %rd12395;
	add.s64 	%rd12406, %rd12405, %rd12400;
	add.s64 	%rd12407, %rd12406, 7640891576956012808;
	st.local.u64 	[%rd12961], %rd12407;
	add.s64 	%rd12408, %rd12380, -4942790177534073029;
	st.local.u64 	[%rd12961+8], %rd12408;
	add.s64 	%rd12409, %rd12353, 4354685564936845355;
	st.local.u64 	[%rd12961+16], %rd12409;
	add.s64 	%rd12410, %rd12329, -6534734903238641935;
	st.local.u64 	[%rd12961+24], %rd12410;
	add.s64 	%rd12411, %rd12305, %rd12395;
	add.s64 	%rd12412, %rd12411, 5840696475078001361;
	st.local.u64 	[%rd12961+32], %rd12412;
	add.s64 	%rd12413, %rd12369, -7276294671716946913;
	st.local.u64 	[%rd12961+40], %rd12413;
	add.s64 	%rd12414, %rd12342, 2270897969802886507;
	st.local.u64 	[%rd12961+48], %rd12414;
	add.s64 	%rd12415, %rd12318, 6620516959819538809;
	st.local.u64 	[%rd12961+56], %rd12415;
	shr.u64 	%rd12416, %rd126, 32;
	cvt.u32.u64	%r7622, %rd12416;
	shr.u64 	%rd12417, %rd127, 32;
	cvt.u32.u64	%r7626, %rd12417;
	shr.u64 	%rd12418, %rd128, 32;
	cvt.u32.u64	%r7630, %rd12418;
	shr.u64 	%rd12419, %rd129, 32;
	cvt.u32.u64	%r7634, %rd12419;
	// inline asm
	prmt.b32 %r7621, %r7622, 0, 0x0123;
	// inline asm
	cvt.u32.u64	%r7624, %rd126;
	// inline asm
	prmt.b32 %r7623, %r7624, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7625, %r7626, 0, 0x0123;
	// inline asm
	cvt.u32.u64	%r7628, %rd127;
	// inline asm
	prmt.b32 %r7627, %r7628, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7629, %r7630, 0, 0x0123;
	// inline asm
	cvt.u32.u64	%r7632, %rd128;
	// inline asm
	prmt.b32 %r7631, %r7632, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7633, %r7634, 0, 0x0123;
	// inline asm
	cvt.u32.u64	%r7636, %rd129;
	// inline asm
	prmt.b32 %r7635, %r7636, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7637, %r7621, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7639, %r7623, 0, 0x0123;
	// inline asm
	st.local.u32 	[%rd12976], %r7637;
	st.local.u32 	[%rd130], %r7639;
	// inline asm
	prmt.b32 %r7643, %r7627, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7641, %r7625, 0, 0x0123;
	// inline asm
	st.local.v2.u32 	[%rd130+4], {%r7641, %r7643};
	// inline asm
	prmt.b32 %r7651, %r7635, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7649, %r7633, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7647, %r7631, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7645, %r7629, 0, 0x0123;
	// inline asm
	st.local.v4.u32 	[%rd130+12], {%r7645, %r7647, %r7649, %r7651};
	bfe.u32 	%r9655, %r7651, 16, 8;
	mul.wide.u32 	%rd12420, %r9655, 4;
	add.s64 	%rd12422, %rd8569, %rd12420;
	ld.shared.u32 	%r9656, [%rd12422];
	and.b32  	%r9657, %r9656, -16777216;
	xor.b32  	%r9658, %r9657, %r7637;
	bfe.u32 	%r9659, %r7651, 8, 8;
	mul.wide.u32 	%rd12423, %r9659, 4;
	add.s64 	%rd12425, %rd8572, %rd12423;
	ld.shared.u32 	%r9660, [%rd12425];
	and.b32  	%r9661, %r9660, 16711680;
	xor.b32  	%r9662, %r9658, %r9661;
	and.b32  	%r9663, %r7651, 255;
	mul.wide.u32 	%rd12426, %r9663, 4;
	add.s64 	%rd12428, %rd8575, %rd12426;
	ld.shared.u32 	%r9664, [%rd12428];
	and.b32  	%r9665, %r9664, 65280;
	xor.b32  	%r9666, %r9662, %r9665;
	shr.u32 	%r9667, %r7651, 24;
	mul.wide.u32 	%rd12429, %r9667, 4;
	add.s64 	%rd12431, %rd8578, %rd12429;
	ld.shared.u8 	%r9668, [%rd12431];
	xor.b32  	%r9669, %r9666, %r9668;
	xor.b32  	%r9670, %r9669, %r6324;
	xor.b32  	%r9671, %r9670, %r7639;
	xor.b32  	%r9672, %r9671, %r7641;
	xor.b32  	%r9673, %r9672, %r7643;
	st.local.v4.u32 	[%rd130+28], {%r9670, %r9671, %r9672, %r9673};
	shr.u32 	%r9674, %r9673, 24;
	mul.wide.u32 	%rd12432, %r9674, 4;
	add.s64 	%rd12433, %rd8569, %rd12432;
	ld.shared.u32 	%r9675, [%rd12433];
	and.b32  	%r9676, %r9675, -16777216;
	xor.b32  	%r9677, %r9676, %r7645;
	bfe.u32 	%r9678, %r9673, 16, 8;
	mul.wide.u32 	%rd12434, %r9678, 4;
	add.s64 	%rd12435, %rd8572, %rd12434;
	ld.shared.u32 	%r9679, [%rd12435];
	and.b32  	%r9680, %r9679, 16711680;
	xor.b32  	%r9681, %r9677, %r9680;
	bfe.u32 	%r9682, %r9673, 8, 8;
	mul.wide.u32 	%rd12436, %r9682, 4;
	add.s64 	%rd12437, %rd8575, %rd12436;
	ld.shared.u32 	%r9683, [%rd12437];
	and.b32  	%r9684, %r9683, 65280;
	xor.b32  	%r9685, %r9681, %r9684;
	and.b32  	%r9686, %r9673, 255;
	mul.wide.u32 	%rd12438, %r9686, 4;
	add.s64 	%rd12439, %rd8578, %rd12438;
	ld.shared.u8 	%r9687, [%rd12439];
	xor.b32  	%r9688, %r9685, %r9687;
	xor.b32  	%r9689, %r9688, %r7647;
	xor.b32  	%r9690, %r9689, %r7649;
	xor.b32  	%r9691, %r9690, %r7651;
	st.local.v4.u32 	[%rd130+44], {%r9688, %r9689, %r9690, %r9691};
	bfe.u32 	%r9692, %r9691, 16, 8;
	mul.wide.u32 	%rd12440, %r9692, 4;
	add.s64 	%rd12441, %rd8569, %rd12440;
	ld.shared.u32 	%r9693, [%rd12441];
	and.b32  	%r9694, %r9693, -16777216;
	xor.b32  	%r9695, %r9694, %r9670;
	bfe.u32 	%r9696, %r9691, 8, 8;
	mul.wide.u32 	%rd12442, %r9696, 4;
	add.s64 	%rd12443, %rd8572, %rd12442;
	ld.shared.u32 	%r9697, [%rd12443];
	and.b32  	%r9698, %r9697, 16711680;
	xor.b32  	%r9699, %r9695, %r9698;
	and.b32  	%r9700, %r9691, 255;
	mul.wide.u32 	%rd12444, %r9700, 4;
	add.s64 	%rd12445, %rd8575, %rd12444;
	ld.shared.u32 	%r9701, [%rd12445];
	and.b32  	%r9702, %r9701, 65280;
	xor.b32  	%r9703, %r9699, %r9702;
	shr.u32 	%r9704, %r9691, 24;
	mul.wide.u32 	%rd12446, %r9704, 4;
	add.s64 	%rd12447, %rd8578, %rd12446;
	ld.shared.u8 	%r9705, [%rd12447];
	xor.b32  	%r9706, %r9703, %r9705;
	xor.b32  	%r9707, %r9706, %r6325;
	xor.b32  	%r9708, %r9707, %r9671;
	xor.b32  	%r9709, %r9707, %r7641;
	xor.b32  	%r9710, %r9709, %r9673;
	st.local.v4.u32 	[%rd130+60], {%r9707, %r9708, %r9709, %r9710};
	shr.u32 	%r9711, %r9710, 24;
	mul.wide.u32 	%rd12448, %r9711, 4;
	add.s64 	%rd12449, %rd8569, %rd12448;
	ld.shared.u32 	%r9712, [%rd12449];
	and.b32  	%r9713, %r9712, -16777216;
	xor.b32  	%r9714, %r9713, %r9688;
	bfe.u32 	%r9715, %r9710, 16, 8;
	mul.wide.u32 	%rd12450, %r9715, 4;
	add.s64 	%rd12451, %rd8572, %rd12450;
	ld.shared.u32 	%r9716, [%rd12451];
	and.b32  	%r9717, %r9716, 16711680;
	xor.b32  	%r9718, %r9714, %r9717;
	bfe.u32 	%r9719, %r9710, 8, 8;
	mul.wide.u32 	%rd12452, %r9719, 4;
	add.s64 	%rd12453, %rd8575, %rd12452;
	ld.shared.u32 	%r9720, [%rd12453];
	and.b32  	%r9721, %r9720, 65280;
	xor.b32  	%r9722, %r9718, %r9721;
	and.b32  	%r9723, %r9710, 255;
	mul.wide.u32 	%rd12454, %r9723, 4;
	add.s64 	%rd12455, %rd8578, %rd12454;
	ld.shared.u8 	%r9724, [%rd12455];
	xor.b32  	%r9725, %r9722, %r9724;
	xor.b32  	%r9726, %r9725, %r9689;
	xor.b32  	%r9727, %r9725, %r7649;
	xor.b32  	%r9728, %r9727, %r9691;
	st.local.v4.u32 	[%rd130+76], {%r9725, %r9726, %r9727, %r9728};
	bfe.u32 	%r9729, %r9728, 16, 8;
	mul.wide.u32 	%rd12456, %r9729, 4;
	add.s64 	%rd12457, %rd8569, %rd12456;
	ld.shared.u32 	%r9730, [%rd12457];
	and.b32  	%r9731, %r9730, -16777216;
	xor.b32  	%r9732, %r9731, %r9707;
	bfe.u32 	%r9733, %r9728, 8, 8;
	mul.wide.u32 	%rd12458, %r9733, 4;
	add.s64 	%rd12459, %rd8572, %rd12458;
	ld.shared.u32 	%r9734, [%rd12459];
	and.b32  	%r9735, %r9734, 16711680;
	xor.b32  	%r9736, %r9732, %r9735;
	and.b32  	%r9737, %r9728, 255;
	mul.wide.u32 	%rd12460, %r9737, 4;
	add.s64 	%rd12461, %rd8575, %rd12460;
	ld.shared.u32 	%r9738, [%rd12461];
	and.b32  	%r9739, %r9738, 65280;
	xor.b32  	%r9740, %r9736, %r9739;
	shr.u32 	%r9741, %r9728, 24;
	mul.wide.u32 	%rd12462, %r9741, 4;
	add.s64 	%rd12463, %rd8578, %rd12462;
	ld.shared.u8 	%r9742, [%rd12463];
	xor.b32  	%r9743, %r9740, %r9742;
	xor.b32  	%r9744, %r9743, %r6400;
	xor.b32  	%r9745, %r9744, %r9708;
	xor.b32  	%r9746, %r9745, %r9673;
	xor.b32  	%r9747, %r9745, %r9709;
	st.local.v4.u32 	[%rd130+92], {%r9744, %r9745, %r9747, %r9746};
	shr.u32 	%r9748, %r9746, 24;
	mul.wide.u32 	%rd12464, %r9748, 4;
	add.s64 	%rd12465, %rd8569, %rd12464;
	ld.shared.u32 	%r9749, [%rd12465];
	and.b32  	%r9750, %r9749, -16777216;
	xor.b32  	%r9751, %r9750, %r9725;
	bfe.u32 	%r9752, %r9746, 16, 8;
	mul.wide.u32 	%rd12466, %r9752, 4;
	add.s64 	%rd12467, %rd8572, %rd12466;
	ld.shared.u32 	%r9753, [%rd12467];
	and.b32  	%r9754, %r9753, 16711680;
	xor.b32  	%r9755, %r9751, %r9754;
	bfe.u32 	%r9756, %r9746, 8, 8;
	mul.wide.u32 	%rd12468, %r9756, 4;
	add.s64 	%rd12469, %rd8575, %rd12468;
	ld.shared.u32 	%r9757, [%rd12469];
	and.b32  	%r9758, %r9757, 65280;
	xor.b32  	%r9759, %r9755, %r9758;
	and.b32  	%r9760, %r9746, 255;
	mul.wide.u32 	%rd12470, %r9760, 4;
	add.s64 	%rd12471, %rd8578, %rd12470;
	ld.shared.u8 	%r9761, [%rd12471];
	xor.b32  	%r9762, %r9759, %r9761;
	xor.b32  	%r9763, %r9762, %r9726;
	xor.b32  	%r9764, %r9763, %r9691;
	xor.b32  	%r9765, %r9763, %r9727;
	st.local.v4.u32 	[%rd130+108], {%r9762, %r9763, %r9765, %r9764};
	bfe.u32 	%r9766, %r9764, 16, 8;
	mul.wide.u32 	%rd12472, %r9766, 4;
	add.s64 	%rd12473, %rd8569, %rd12472;
	ld.shared.u32 	%r9767, [%rd12473];
	and.b32  	%r9768, %r9767, -16777216;
	xor.b32  	%r9769, %r9768, %r9744;
	bfe.u32 	%r9770, %r9764, 8, 8;
	mul.wide.u32 	%rd12474, %r9770, 4;
	add.s64 	%rd12475, %rd8572, %rd12474;
	ld.shared.u32 	%r9771, [%rd12475];
	and.b32  	%r9772, %r9771, 16711680;
	xor.b32  	%r9773, %r9769, %r9772;
	and.b32  	%r9774, %r9764, 255;
	mul.wide.u32 	%rd12476, %r9774, 4;
	add.s64 	%rd12477, %rd8575, %rd12476;
	ld.shared.u32 	%r9775, [%rd12477];
	and.b32  	%r9776, %r9775, 65280;
	xor.b32  	%r9777, %r9773, %r9776;
	shr.u32 	%r9778, %r9764, 24;
	mul.wide.u32 	%rd12478, %r9778, 4;
	add.s64 	%rd12479, %rd8578, %rd12478;
	ld.shared.u8 	%r9779, [%rd12479];
	xor.b32  	%r9780, %r9777, %r9779;
	xor.b32  	%r9781, %r9780, %r6401;
	xor.b32  	%r9782, %r9781, %r9745;
	xor.b32  	%r9783, %r9781, %r9709;
	xor.b32  	%r9784, %r9783, %r9746;
	st.local.v4.u32 	[%rd130+124], {%r9781, %r9782, %r9783, %r9784};
	shr.u32 	%r9785, %r9784, 24;
	mul.wide.u32 	%rd12480, %r9785, 4;
	add.s64 	%rd12481, %rd8569, %rd12480;
	ld.shared.u32 	%r9786, [%rd12481];
	and.b32  	%r9787, %r9786, -16777216;
	xor.b32  	%r9788, %r9787, %r9762;
	bfe.u32 	%r9789, %r9784, 16, 8;
	mul.wide.u32 	%rd12482, %r9789, 4;
	add.s64 	%rd12483, %rd8572, %rd12482;
	ld.shared.u32 	%r9790, [%rd12483];
	and.b32  	%r9791, %r9790, 16711680;
	xor.b32  	%r9792, %r9788, %r9791;
	bfe.u32 	%r9793, %r9784, 8, 8;
	mul.wide.u32 	%rd12484, %r9793, 4;
	add.s64 	%rd12485, %rd8575, %rd12484;
	ld.shared.u32 	%r9794, [%rd12485];
	and.b32  	%r9795, %r9794, 65280;
	xor.b32  	%r9796, %r9792, %r9795;
	and.b32  	%r9797, %r9784, 255;
	mul.wide.u32 	%rd12486, %r9797, 4;
	add.s64 	%rd12487, %rd8578, %rd12486;
	ld.shared.u8 	%r9798, [%rd12487];
	xor.b32  	%r9799, %r9796, %r9798;
	xor.b32  	%r9800, %r9799, %r9763;
	xor.b32  	%r9801, %r9799, %r9727;
	xor.b32  	%r9802, %r9801, %r9764;
	st.local.v4.u32 	[%rd130+140], {%r9799, %r9800, %r9801, %r9802};
	bfe.u32 	%r9803, %r9802, 16, 8;
	mul.wide.u32 	%rd12488, %r9803, 4;
	add.s64 	%rd12489, %rd8569, %rd12488;
	ld.shared.u32 	%r9804, [%rd12489];
	and.b32  	%r9805, %r9804, -16777216;
	xor.b32  	%r9806, %r9805, %r9781;
	bfe.u32 	%r9807, %r9802, 8, 8;
	mul.wide.u32 	%rd12490, %r9807, 4;
	add.s64 	%rd12491, %rd8572, %rd12490;
	ld.shared.u32 	%r9808, [%rd12491];
	and.b32  	%r9809, %r9808, 16711680;
	xor.b32  	%r9810, %r9806, %r9809;
	and.b32  	%r9811, %r9802, 255;
	mul.wide.u32 	%rd12492, %r9811, 4;
	add.s64 	%rd12493, %rd8575, %rd12492;
	ld.shared.u32 	%r9812, [%rd12493];
	and.b32  	%r9813, %r9812, 65280;
	xor.b32  	%r9814, %r9810, %r9813;
	shr.u32 	%r9815, %r9802, 24;
	mul.wide.u32 	%rd12494, %r9815, 4;
	add.s64 	%rd12495, %rd8578, %rd12494;
	ld.shared.u8 	%r9816, [%rd12495];
	xor.b32  	%r9817, %r9814, %r9816;
	xor.b32  	%r9821, %r9817, %r6476;
	xor.b32  	%r9822, %r9821, %r9782;
	xor.b32  	%r9823, %r9822, %r9746;
	xor.b32  	%r9824, %r9822, %r9783;
	st.local.v4.u32 	[%rd130+156], {%r9821, %r9822, %r9824, %r9823};
	shr.u32 	%r9825, %r9823, 24;
	mul.wide.u32 	%rd12496, %r9825, 4;
	add.s64 	%rd12497, %rd8569, %rd12496;
	ld.shared.u32 	%r9826, [%rd12497];
	and.b32  	%r9827, %r9826, -16777216;
	xor.b32  	%r9828, %r9827, %r9799;
	bfe.u32 	%r9829, %r9823, 16, 8;
	mul.wide.u32 	%rd12498, %r9829, 4;
	add.s64 	%rd12499, %rd8572, %rd12498;
	ld.shared.u32 	%r9830, [%rd12499];
	and.b32  	%r9831, %r9830, 16711680;
	xor.b32  	%r9832, %r9828, %r9831;
	bfe.u32 	%r9833, %r9823, 8, 8;
	mul.wide.u32 	%rd12500, %r9833, 4;
	add.s64 	%rd12501, %rd8575, %rd12500;
	ld.shared.u32 	%r9834, [%rd12501];
	and.b32  	%r9835, %r9834, 65280;
	xor.b32  	%r9836, %r9832, %r9835;
	and.b32  	%r9837, %r9823, 255;
	mul.wide.u32 	%rd12502, %r9837, 4;
	add.s64 	%rd12503, %rd8578, %rd12502;
	ld.shared.u8 	%r9838, [%rd12503];
	xor.b32  	%r9839, %r9836, %r9838;
	xor.b32  	%r9840, %r9839, %r9800;
	xor.b32  	%r9841, %r9840, %r9764;
	xor.b32  	%r9842, %r9840, %r9801;
	st.local.v4.u32 	[%rd130+172], {%r9839, %r9840, %r9842, %r9841};
	bfe.u32 	%r9843, %r9841, 16, 8;
	mul.wide.u32 	%rd12504, %r9843, 4;
	add.s64 	%rd12505, %rd8569, %rd12504;
	ld.shared.u32 	%r9844, [%rd12505];
	and.b32  	%r9845, %r9844, -16777216;
	xor.b32  	%r9846, %r9845, %r9821;
	bfe.u32 	%r9847, %r9841, 8, 8;
	mul.wide.u32 	%rd12506, %r9847, 4;
	add.s64 	%rd12507, %rd8572, %rd12506;
	ld.shared.u32 	%r9848, [%rd12507];
	and.b32  	%r9849, %r9848, 16711680;
	xor.b32  	%r9850, %r9846, %r9849;
	and.b32  	%r9851, %r9841, 255;
	mul.wide.u32 	%rd12508, %r9851, 4;
	add.s64 	%rd12509, %rd8575, %rd12508;
	ld.shared.u32 	%r9852, [%rd12509];
	and.b32  	%r9853, %r9852, 65280;
	xor.b32  	%r9854, %r9850, %r9853;
	shr.u32 	%r9855, %r9841, 24;
	mul.wide.u32 	%rd12510, %r9855, 4;
	add.s64 	%rd12511, %rd8578, %rd12510;
	ld.shared.u8 	%r9856, [%rd12511];
	xor.b32  	%r9857, %r9854, %r9856;
	xor.b32  	%r9859, %r9857, %r6477;
	xor.b32  	%r9860, %r9859, %r9822;
	xor.b32  	%r9861, %r9859, %r9783;
	xor.b32  	%r9862, %r9861, %r9823;
	st.local.v4.u32 	[%rd130+188], {%r9859, %r9860, %r9861, %r9862};
	shr.u32 	%r9863, %r9862, 24;
	mul.wide.u32 	%rd12512, %r9863, 4;
	add.s64 	%rd12513, %rd8569, %rd12512;
	ld.shared.u32 	%r9864, [%rd12513];
	and.b32  	%r9865, %r9864, -16777216;
	xor.b32  	%r9866, %r9865, %r9839;
	bfe.u32 	%r9867, %r9862, 16, 8;
	mul.wide.u32 	%rd12514, %r9867, 4;
	add.s64 	%rd12515, %rd8572, %rd12514;
	ld.shared.u32 	%r9868, [%rd12515];
	and.b32  	%r9869, %r9868, 16711680;
	xor.b32  	%r9870, %r9866, %r9869;
	bfe.u32 	%r9871, %r9862, 8, 8;
	mul.wide.u32 	%rd12516, %r9871, 4;
	add.s64 	%rd12517, %rd8575, %rd12516;
	ld.shared.u32 	%r9872, [%rd12517];
	and.b32  	%r9873, %r9872, 65280;
	xor.b32  	%r9874, %r9870, %r9873;
	and.b32  	%r9875, %r9862, 255;
	mul.wide.u32 	%rd12518, %r9875, 4;
	add.s64 	%rd12519, %rd8578, %rd12518;
	ld.shared.u8 	%r9876, [%rd12519];
	xor.b32  	%r9877, %r9874, %r9876;
	xor.b32  	%r9878, %r9877, %r9840;
	xor.b32  	%r9879, %r9877, %r9801;
	xor.b32  	%r9880, %r9879, %r9841;
	st.local.v4.u32 	[%rd130+204], {%r9877, %r9878, %r9879, %r9880};
	bfe.u32 	%r9881, %r9880, 16, 8;
	mul.wide.u32 	%rd12520, %r9881, 4;
	add.s64 	%rd12521, %rd8569, %rd12520;
	ld.shared.u32 	%r9882, [%rd12521];
	and.b32  	%r9883, %r9882, -16777216;
	xor.b32  	%r9884, %r9883, %r9859;
	bfe.u32 	%r9885, %r9880, 8, 8;
	mul.wide.u32 	%rd12522, %r9885, 4;
	add.s64 	%rd12523, %rd8572, %rd12522;
	ld.shared.u32 	%r9886, [%rd12523];
	and.b32  	%r9887, %r9886, 16711680;
	xor.b32  	%r9888, %r9884, %r9887;
	and.b32  	%r9889, %r9880, 255;
	mul.wide.u32 	%rd12524, %r9889, 4;
	add.s64 	%rd12525, %rd8575, %rd12524;
	ld.shared.u32 	%r9890, [%rd12525];
	and.b32  	%r9891, %r9890, 65280;
	xor.b32  	%r9892, %r9888, %r9891;
	shr.u32 	%r9893, %r9880, 24;
	mul.wide.u32 	%rd12526, %r9893, 4;
	add.s64 	%rd12527, %rd8578, %rd12526;
	ld.shared.u8 	%r9894, [%rd12527];
	xor.b32  	%r9895, %r9892, %r9894;
	xor.b32  	%r87, %r9895, %r6554;
	xor.b32  	%r88, %r87, %r9860;
	xor.b32  	%r90, %r88, %r9823;
	xor.b32  	%r89, %r88, %r9861;
	st.local.v4.u32 	[%rd130+220], {%r87, %r88, %r89, %r90};
	shr.u64 	%rd12528, %rd12407, 32;
	cvt.u32.u64	%r9897, %rd12528;
	ld.global.u32 	%r9898, [%rd9573];
	xor.b32  	%r7654, %r9898, %r9897;
	cvt.u32.u64	%r9899, %rd12407;
	ld.global.u32 	%r9900, [%rd9573+4];
	xor.b32  	%r7656, %r9900, %r9899;
	shr.u64 	%rd12529, %rd12408, 32;
	cvt.u32.u64	%r9901, %rd12529;
	ld.global.u32 	%r9902, [%rd9573+8];
	xor.b32  	%r7658, %r9902, %r9901;
	cvt.u32.u64	%r9903, %rd12408;
	ld.global.u32 	%r9904, [%rd9573+12];
	xor.b32  	%r7660, %r9904, %r9903;
	// inline asm
	prmt.b32 %r7653, %r7654, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7655, %r7656, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7657, %r7658, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7659, %r7660, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7661, %r7653, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7663, %r7655, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7665, %r7657, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r7667, %r7659, 0, 0x0123;
	// inline asm
	xor.b32  	%r10146, %r7637, %r7661;
	xor.b32  	%r10147, %r7639, %r7663;
	xor.b32  	%r10148, %r7641, %r7665;
	xor.b32  	%r10149, %r7643, %r7667;
	mov.u32 	%r10150, 4;
	bra.uni 	BB7_11;

BB7_41:
	shl.b64 	%rd12598, %rd149, 2;
	add.s64 	%rd12600, %rd8575, %rd12598;
	shl.b64 	%rd12601, %rd150, 2;
	add.s64 	%rd12603, %rd8578, %rd12601;
	ld.shared.u32 	%r10018, [%rd12603];
	ld.shared.u32 	%r10019, [%rd12600];
	xor.b32  	%r10020, %r10018, %r10019;
	shl.b64 	%rd12604, %rd151, 2;
	add.s64 	%rd12606, %rd8569, %rd12604;
	ld.shared.u32 	%r10021, [%rd12606];
	xor.b32  	%r10022, %r10020, %r10021;
	shl.b64 	%rd12607, %rd152, 2;
	add.s64 	%rd12609, %rd8572, %rd12607;
	ld.shared.u32 	%r10023, [%rd12609];
	xor.b32  	%r10024, %r10022, %r10023;
	add.s64 	%rd167, %rd12976, 16;
	ld.local.v4.u32 	{%r10025, %r10026, %r10027, %r10028}, [%rd12976+16];
	xor.b32  	%r10146, %r10024, %r10025;
	shl.b64 	%rd12610, %rd154, 2;
	add.s64 	%rd12611, %rd8578, %rd12610;
	ld.shared.u32 	%r10030, [%rd12611];
	shl.b64 	%rd12612, %rd153, 2;
	add.s64 	%rd12613, %rd8575, %rd12612;
	ld.shared.u32 	%r10031, [%rd12613];
	xor.b32  	%r10032, %r10030, %r10031;
	shl.b64 	%rd12614, %rd155, 2;
	add.s64 	%rd12615, %rd8569, %rd12614;
	ld.shared.u32 	%r10033, [%rd12615];
	xor.b32  	%r10034, %r10032, %r10033;
	shl.b64 	%rd12616, %rd156, 2;
	add.s64 	%rd12617, %rd8572, %rd12616;
	ld.shared.u32 	%r10035, [%rd12617];
	xor.b32  	%r10036, %r10034, %r10035;
	xor.b32  	%r10147, %r10036, %r10026;
	shl.b64 	%rd12618, %rd158, 2;
	add.s64 	%rd12619, %rd8578, %rd12618;
	ld.shared.u32 	%r10038, [%rd12619];
	shl.b64 	%rd12620, %rd157, 2;
	add.s64 	%rd12621, %rd8575, %rd12620;
	ld.shared.u32 	%r10039, [%rd12621];
	xor.b32  	%r10040, %r10038, %r10039;
	shl.b64 	%rd12622, %rd159, 2;
	add.s64 	%rd12623, %rd8569, %rd12622;
	ld.shared.u32 	%r10041, [%rd12623];
	xor.b32  	%r10042, %r10040, %r10041;
	shl.b64 	%rd12624, %rd160, 2;
	add.s64 	%rd12625, %rd8572, %rd12624;
	ld.shared.u32 	%r10043, [%rd12625];
	xor.b32  	%r10044, %r10042, %r10043;
	xor.b32  	%r10148, %r10044, %r10027;
	shl.b64 	%rd12626, %rd162, 2;
	add.s64 	%rd12627, %rd8578, %rd12626;
	ld.shared.u32 	%r10046, [%rd12627];
	shl.b64 	%rd12628, %rd161, 2;
	add.s64 	%rd12629, %rd8575, %rd12628;
	ld.shared.u32 	%r10047, [%rd12629];
	xor.b32  	%r10048, %r10046, %r10047;
	shl.b64 	%rd12630, %rd163, 2;
	add.s64 	%rd12631, %rd8569, %rd12630;
	ld.shared.u32 	%r10049, [%rd12631];
	xor.b32  	%r10050, %r10048, %r10049;
	shl.b64 	%rd12632, %rd164, 2;
	add.s64 	%rd12633, %rd8572, %rd12632;
	ld.shared.u32 	%r10051, [%rd12633];
	xor.b32  	%r10052, %r10050, %r10051;
	xor.b32  	%r10149, %r10052, %r10028;
	add.s32 	%r10150, %r10150, 4;
	mov.u64 	%rd12976, %rd167;

BB7_11:
	mov.b32	{%rs17, %rs18}, %r10146;
	shr.u16 	%rs19, %rs18, 8;
	cvt.u64.u16	%rd149, %rs19;
	mov.b32	{%rs20, %rs21}, %r10147;
	cvt.u64.u16	%rd12530, %rs21;
	and.b64  	%rd150, %rd12530, 255;
	mov.b32	{%rs22, %rs23}, %r10148;
	shr.u16 	%rs24, %rs22, 8;
	cvt.u64.u16	%rd151, %rs24;
	mov.b32	{%rs25, %rs26}, %r10149;
	cvt.u64.u16	%rd12531, %rs25;
	and.b64  	%rd152, %rd12531, 255;
	shr.u16 	%rs27, %rs21, 8;
	cvt.u64.u16	%rd153, %rs27;
	cvt.u64.u16	%rd12532, %rs23;
	and.b64  	%rd154, %rd12532, 255;
	shr.u16 	%rs28, %rs25, 8;
	cvt.u64.u16	%rd155, %rs28;
	cvt.u64.u16	%rd12533, %rs17;
	and.b64  	%rd156, %rd12533, 255;
	shr.u16 	%rs29, %rs23, 8;
	cvt.u64.u16	%rd157, %rs29;
	cvt.u64.u16	%rd12534, %rs26;
	and.b64  	%rd158, %rd12534, 255;
	shr.u16 	%rs30, %rs17, 8;
	cvt.u64.u16	%rd159, %rs30;
	cvt.u64.u16	%rd12535, %rs20;
	and.b64  	%rd160, %rd12535, 255;
	shr.u16 	%rs31, %rs26, 8;
	cvt.u64.u16	%rd161, %rs31;
	cvt.u64.u16	%rd12536, %rs18;
	and.b64  	%rd162, %rd12536, 255;
	shr.u16 	%rs32, %rs20, 8;
	cvt.u64.u16	%rd163, %rs32;
	cvt.u64.u16	%rd12537, %rs22;
	and.b64  	%rd164, %rd12537, 255;
	setp.lt.s32	%p19, %r10150, 56;
	@%p19 bra 	BB7_41;

	ld.param.u32 	%r10099, [m09600_comp_param_24];
	ld.param.u64 	%rd12760, [m09600_comp_param_6];
	ld.param.u32 	%r10092, [m09600_comp_param_25];
	shl.b64 	%rd12538, %rd149, 2;
	mov.u64 	%rd12539, m09600_comp$s_te4;
	add.s64 	%rd12540, %rd12539, %rd12538;
	ld.shared.u32 	%r9921, [%rd12540];
	and.b32  	%r9922, %r9921, -16777216;
	shl.b64 	%rd12541, %rd150, 2;
	add.s64 	%rd12542, %rd12539, %rd12541;
	ld.shared.u32 	%r9923, [%rd12542];
	and.b32  	%r9924, %r9923, 16711680;
	or.b32  	%r9925, %r9924, %r9922;
	shl.b64 	%rd12543, %rd151, 2;
	add.s64 	%rd12544, %rd12539, %rd12543;
	ld.shared.u32 	%r9926, [%rd12544];
	and.b32  	%r9927, %r9926, 65280;
	or.b32  	%r9928, %r9925, %r9927;
	shl.b64 	%rd12545, %rd152, 2;
	add.s64 	%rd12546, %rd12539, %rd12545;
	ld.shared.u8 	%r9929, [%rd12546];
	or.b32  	%r9930, %r9928, %r9929;
	xor.b32  	%r9906, %r9930, %r87;
	shl.b64 	%rd12547, %rd153, 2;
	add.s64 	%rd12548, %rd12539, %rd12547;
	ld.shared.u32 	%r9931, [%rd12548];
	and.b32  	%r9932, %r9931, -16777216;
	shl.b64 	%rd12549, %rd154, 2;
	add.s64 	%rd12550, %rd12539, %rd12549;
	ld.shared.u32 	%r9933, [%rd12550];
	and.b32  	%r9934, %r9933, 16711680;
	or.b32  	%r9935, %r9934, %r9932;
	shl.b64 	%rd12551, %rd155, 2;
	add.s64 	%rd12552, %rd12539, %rd12551;
	ld.shared.u32 	%r9936, [%rd12552];
	and.b32  	%r9937, %r9936, 65280;
	or.b32  	%r9938, %r9935, %r9937;
	shl.b64 	%rd12553, %rd156, 2;
	add.s64 	%rd12554, %rd12539, %rd12553;
	ld.shared.u8 	%r9939, [%rd12554];
	or.b32  	%r9940, %r9938, %r9939;
	xor.b32  	%r9908, %r9940, %r88;
	shl.b64 	%rd12555, %rd157, 2;
	add.s64 	%rd12556, %rd12539, %rd12555;
	ld.shared.u32 	%r9941, [%rd12556];
	and.b32  	%r9942, %r9941, -16777216;
	shl.b64 	%rd12557, %rd158, 2;
	add.s64 	%rd12558, %rd12539, %rd12557;
	ld.shared.u32 	%r9943, [%rd12558];
	and.b32  	%r9944, %r9943, 16711680;
	or.b32  	%r9945, %r9944, %r9942;
	shl.b64 	%rd12559, %rd159, 2;
	add.s64 	%rd12560, %rd12539, %rd12559;
	ld.shared.u32 	%r9946, [%rd12560];
	and.b32  	%r9947, %r9946, 65280;
	or.b32  	%r9948, %r9945, %r9947;
	shl.b64 	%rd12561, %rd160, 2;
	add.s64 	%rd12562, %rd12539, %rd12561;
	ld.shared.u8 	%r9949, [%rd12562];
	or.b32  	%r9950, %r9948, %r9949;
	xor.b32  	%r9910, %r9950, %r89;
	shl.b64 	%rd12563, %rd161, 2;
	add.s64 	%rd12564, %rd12539, %rd12563;
	ld.shared.u32 	%r9951, [%rd12564];
	and.b32  	%r9952, %r9951, -16777216;
	shl.b64 	%rd12565, %rd162, 2;
	add.s64 	%rd12566, %rd12539, %rd12565;
	ld.shared.u32 	%r9953, [%rd12566];
	and.b32  	%r9954, %r9953, 16711680;
	or.b32  	%r9955, %r9954, %r9952;
	shl.b64 	%rd12567, %rd163, 2;
	add.s64 	%rd12568, %rd12539, %rd12567;
	ld.shared.u32 	%r9956, [%rd12568];
	and.b32  	%r9957, %r9956, 65280;
	or.b32  	%r9958, %r9955, %r9957;
	shl.b64 	%rd12569, %rd164, 2;
	add.s64 	%rd12570, %rd12539, %rd12569;
	ld.shared.u8 	%r9959, [%rd12570];
	or.b32  	%r9960, %r9958, %r9959;
	xor.b32  	%r9912, %r9960, %r90;
	// inline asm
	prmt.b32 %r9905, %r9906, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r9907, %r9908, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r9909, %r9910, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r9911, %r9912, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r9913, %r9905, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r9915, %r9907, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r9917, %r9909, 0, 0x0123;
	// inline asm
	// inline asm
	prmt.b32 %r9919, %r9911, 0, 0x0123;
	// inline asm
	and.b32  	%r104, %r10092, 31;
	shr.u32 	%r9961, %r9913, %r104;
	and.b32  	%r9962, %r9961, %r10099;
	mul.wide.u32 	%rd12571, %r9962, 4;
	add.s64 	%rd12572, %rd12760, %rd12571;
	and.b32  	%r9963, %r9913, 31;
	mov.u32 	%r9964, 1;
	shl.b32 	%r105, %r9964, %r9963;
	ld.global.u32 	%r9965, [%rd12572];
	and.b32  	%r9966, %r9965, %r105;
	setp.eq.s32	%p20, %r9966, 0;
	@%p20 bra 	BB7_40;

	ld.param.u32 	%r10100, [m09600_comp_param_24];
	ld.param.u64 	%rd12761, [m09600_comp_param_7];
	shr.u32 	%r9967, %r9915, %r104;
	and.b32  	%r9968, %r9967, %r10100;
	mul.wide.u32 	%rd12573, %r9968, 4;
	add.s64 	%rd12574, %rd12761, %rd12573;
	and.b32  	%r9969, %r9915, 31;
	shl.b32 	%r106, %r9964, %r9969;
	ld.global.u32 	%r9971, [%rd12574];
	and.b32  	%r9972, %r9971, %r106;
	setp.eq.s32	%p21, %r9972, 0;
	@%p21 bra 	BB7_40;

	ld.param.u32 	%r10101, [m09600_comp_param_24];
	ld.param.u64 	%rd12762, [m09600_comp_param_8];
	shr.u32 	%r9973, %r9917, %r104;
	and.b32  	%r9974, %r9973, %r10101;
	mul.wide.u32 	%rd12575, %r9974, 4;
	add.s64 	%rd12576, %rd12762, %rd12575;
	and.b32  	%r9975, %r9917, 31;
	shl.b32 	%r107, %r9964, %r9975;
	ld.global.u32 	%r9977, [%rd12576];
	and.b32  	%r9978, %r9977, %r107;
	setp.eq.s32	%p22, %r9978, 0;
	@%p22 bra 	BB7_40;

	ld.param.u32 	%r10102, [m09600_comp_param_24];
	ld.param.u64 	%rd12763, [m09600_comp_param_9];
	shr.u32 	%r9979, %r9919, %r104;
	and.b32  	%r9980, %r9979, %r10102;
	mul.wide.u32 	%rd12577, %r9980, 4;
	add.s64 	%rd12578, %rd12763, %rd12577;
	and.b32  	%r9981, %r9919, 31;
	shl.b32 	%r108, %r9964, %r9981;
	ld.global.u32 	%r9983, [%rd12578];
	and.b32  	%r9984, %r9983, %r108;
	setp.eq.s32	%p23, %r9984, 0;
	@%p23 bra 	BB7_40;

	ld.param.u32 	%r10103, [m09600_comp_param_24];
	ld.param.u64 	%rd12764, [m09600_comp_param_10];
	ld.param.u32 	%r10093, [m09600_comp_param_26];
	and.b32  	%r109, %r10093, 31;
	shr.u32 	%r9985, %r9913, %r109;
	and.b32  	%r9986, %r9985, %r10103;
	mul.wide.u32 	%rd12579, %r9986, 4;
	add.s64 	%rd12580, %rd12764, %rd12579;
	ld.global.u32 	%r9987, [%rd12580];
	and.b32  	%r9988, %r9987, %r105;
	setp.eq.s32	%p24, %r9988, 0;
	@%p24 bra 	BB7_40;

	ld.param.u32 	%r10104, [m09600_comp_param_24];
	ld.param.u64 	%rd12765, [m09600_comp_param_11];
	shr.u32 	%r9989, %r9915, %r109;
	and.b32  	%r9990, %r9989, %r10104;
	mul.wide.u32 	%rd12581, %r9990, 4;
	add.s64 	%rd12582, %rd12765, %rd12581;
	ld.global.u32 	%r9991, [%rd12582];
	and.b32  	%r9992, %r9991, %r106;
	setp.eq.s32	%p25, %r9992, 0;
	@%p25 bra 	BB7_40;

	ld.param.u32 	%r10105, [m09600_comp_param_24];
	ld.param.u64 	%rd12766, [m09600_comp_param_12];
	shr.u32 	%r9993, %r9917, %r109;
	and.b32  	%r9994, %r9993, %r10105;
	mul.wide.u32 	%rd12583, %r9994, 4;
	add.s64 	%rd12584, %rd12766, %rd12583;
	ld.global.u32 	%r9995, [%rd12584];
	and.b32  	%r9996, %r9995, %r107;
	setp.eq.s32	%p26, %r9996, 0;
	@%p26 bra 	BB7_40;

	ld.param.u32 	%r10106, [m09600_comp_param_24];
	ld.param.u64 	%rd12767, [m09600_comp_param_13];
	shr.u32 	%r9997, %r9919, %r109;
	and.b32  	%r9998, %r9997, %r10106;
	mul.wide.u32 	%rd12585, %r9998, 4;
	add.s64 	%rd12586, %rd12767, %rd12585;
	ld.global.u32 	%r9999, [%rd12586];
	and.b32  	%r10000, %r9999, %r108;
	setp.eq.s32	%p27, %r10000, 0;
	@%p27 bra 	BB7_40;

	ld.param.u32 	%r10094, [m09600_comp_param_31];
	setp.eq.s32	%p28, %r10094, 0;
	mov.u32 	%r10001, -1;
	@%p28 bra 	BB7_34;

	ld.param.u32 	%r10151, [m09600_comp_param_31];

BB7_22:
	ld.param.u64 	%rd12768, [m09600_comp_param_15];
	shr.u32 	%r112, %r10151, 1;
	add.s32 	%r10154, %r112, %r10152;
	cvt.u64.u32	%rd12587, %r10154;
	add.s64 	%rd165, %rd12587, %rd131;
	shl.b64 	%rd12588, %rd165, 4;
	add.s64 	%rd166, %rd12768, %rd12588;
	ld.global.u32 	%r114, [%rd166+12];
	setp.gt.u32	%p29, %r9919, %r114;
	mov.u32 	%r10153, %r9964;
	@%p29 bra 	BB7_32;

	setp.lt.u32	%p30, %r9919, %r114;
	mov.u32 	%r10004, -1;
	@%p30 bra 	BB7_24;
	bra.uni 	BB7_25;

BB7_24:
	mov.u32 	%r10153, %r10004;
	bra.uni 	BB7_32;

BB7_25:
	ld.global.u32 	%r115, [%rd166+8];
	setp.gt.u32	%p31, %r9917, %r115;
	mov.u32 	%r10153, %r9964;
	@%p31 bra 	BB7_32;

	setp.lt.u32	%p32, %r9917, %r115;
	@%p32 bra 	BB7_27;
	bra.uni 	BB7_28;

BB7_27:
	mov.u32 	%r10153, %r10004;
	bra.uni 	BB7_32;

BB7_28:
	ld.global.u32 	%r116, [%rd166+4];
	setp.gt.u32	%p33, %r9915, %r116;
	mov.u32 	%r10153, %r9964;
	@%p33 bra 	BB7_32;

	setp.lt.u32	%p34, %r9915, %r116;
	mov.u32 	%r10153, %r10004;
	@%p34 bra 	BB7_32;

	ld.global.u32 	%r117, [%rd166];
	setp.gt.u32	%p35, %r9913, %r117;
	mov.u32 	%r10153, %r9964;
	@%p35 bra 	BB7_32;

	setp.lt.u32	%p36, %r9913, %r117;
	selp.b32	%r10153, -1, 0, %p36;

BB7_32:
	add.s32 	%r10010, %r112, 1;
	setp.gt.s32	%p37, %r10153, 0;
	selp.b32	%r10011, %r10010, 0, %p37;
	add.s32 	%r10152, %r10011, %r10152;
	selp.b32	%r10012, -1, 0, %p37;
	add.s32 	%r10013, %r10012, %r10151;
	shr.u32 	%r10151, %r10013, 1;
	setp.eq.s32	%p38, %r10153, 0;
	@%p38 bra 	BB7_35;

	setp.ne.s32	%p39, %r10151, 0;
	@%p39 bra 	BB7_22;

BB7_34:
	mov.u32 	%r10154, %r10001;

BB7_35:
	setp.eq.s32	%p40, %r10154, -1;
	@%p40 bra 	BB7_40;

	ld.param.u64 	%rd12769, [m09600_comp_param_16];
	ld.param.u32 	%r10096, [m09600_comp_param_32];
	add.s32 	%r123, %r10154, %r10096;
	mul.wide.u32 	%rd12593, %r123, 4;
	add.s64 	%rd12594, %rd12769, %rd12593;
	atom.global.add.u32 	%r10015, [%rd12594], 1;
	setp.ne.s32	%p41, %r10015, 0;
	@%p41 bra 	BB7_40;

	ld.param.u64 	%rd12770, [m09600_comp_param_19];
	ld.param.u32 	%r10097, [m09600_comp_param_31];
	atom.global.add.u32 	%r124, [%rd12770], 1;
	setp.lt.u32	%p42, %r124, %r10097;
	@%p42 bra 	BB7_39;
	bra.uni 	BB7_38;

BB7_39:
	ld.param.u64 	%rd12772, [m09600_comp_param_14];
	ld.param.u32 	%r10098, [m09600_comp_param_27];
	mul.wide.u32 	%rd12595, %r124, 32;
	add.s64 	%rd12596, %rd12772, %rd12595;
	st.global.v2.u32 	[%rd12596], {%r10098, %r10154};
	st.global.u32 	[%rd12596+8], %r123;
	and.b64  	%rd12597, %rd11, 4294967295;
	mov.u32 	%r10017, 0;
	st.global.u32 	[%rd12596+24], %r10017;
	st.global.u64 	[%rd12596+16], %rd12597;
	bra.uni 	BB7_40;

BB7_38:
	ld.param.u64 	%rd12771, [m09600_comp_param_19];
	atom.global.add.u32 	%r10016, [%rd12771], -1;

BB7_40:
	ret;
}


  