strict digraph "" {
	node [label="\N"];
	"35:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f21b003e110>",
		fillcolor=turquoise,
		label="35:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"36:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f21b003e8d0>",
		fillcolor=springgreen,
		label="36:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"35:BL" -> "36:IF"	 [cond="[]",
		lineno=None];
	"Leaf_34:AL"	 [def_var="['CRC_OUT', 'CRC_REG']",
		label="Leaf_34:AL"];
	"41:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f21b003eb90>",
		fillcolor=springgreen,
		label="41:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"36:IF" -> "41:IF"	 [cond="['RESET']",
		label="!(RESET)",
		lineno=36];
	"36:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f21b003efd0>",
		fillcolor=turquoise,
		label="36:BL
CRC_OUT <= 0;
CRC_REG <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f21b0046050>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f21b0046190>]",
		style=filled,
		typ=Block];
	"36:IF" -> "36:BL"	 [cond="['RESET']",
		label=RESET,
		lineno=36];
	"34:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f21b00c2090>",
		clk_sens=True,
		fillcolor=gold,
		label="34:AL",
		sens="['CLK', 'RESET']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RESET', 'CRC_OUT', 'startCRC', 'nextCRC32_D64', 'data_del']"];
	"34:AL" -> "35:BL"	 [cond="[]",
		lineno=None];
	"41:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f21b003ec10>",
		fillcolor=turquoise,
		label="41:BL
CRC_OUT <= nextCRC32_D64(data_del, CRC_OUT);",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f21b003ec50>]",
		style=filled,
		typ=Block];
	"41:BL" -> "Leaf_34:AL"	 [cond="[]",
		lineno=None];
	"41:IF" -> "41:BL"	 [cond="['startCRC']",
		label="(startCRC == 1)",
		lineno=41];
	"36:BL" -> "Leaf_34:AL"	 [cond="[]",
		lineno=None];
}
