// Seed: 3020257871
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  assign module_1.id_4 = 0;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  localparam id_17 = -1, id_18 = id_18 == 1'h0, id_19 = id_2++;
  logic [1 : -1 'd0] id_20 = (-1);
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input wor id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri id_6,
    input wand id_7,
    input supply0 id_8,
    input wire id_9,
    input wor id_10,
    input supply1 id_11,
    output tri1 id_12,
    output wor id_13,
    input wire id_14,
    input tri id_15,
    output wand id_16,
    output wire id_17,
    input supply1 id_18
);
  assign id_17 = -1 != -1;
  wire id_20;
  wire [1 'b0 : 1  ==  -1] id_21;
  logic [7:0] id_22, id_23;
  assign id_22[-1] = -1'b0;
  logic id_24;
  ;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_24,
      id_24,
      id_21,
      id_24,
      id_24,
      id_21,
      id_20,
      id_21,
      id_24,
      id_24,
      id_20,
      id_24
  );
  logic id_25 = id_22[1];
endmodule
