# VLSI Linkedin Index
This repository provides an index of LinkedIn VLSI content creators and their materials

## List By Topic
### Analog Design
- [Chembiyan T](https://www.linkedin.com/in/chembiyan-t-0b34b910/) - Senior Staff RF/Analog Engineer
- [Guillermo Martínez](https://www.linkedin.com/in/guillermb) - Hardware technical leader at Zennio
- [Hesham Omran](https://www.linkedin.com/in/omranh/) - Associate Professor and CTO
- [Himanshu Agarwal](https://www.linkedin.com/in/himanshu-agarwal-37148219a/) - PrepFusion || AIR 27(EC), AIR 45(IN) GATE'22 || YouTube @HimanshuAgarwal_ & @PrepFusion_GATE
- [Javed G S, PhD](https://www.linkedin.com/in/javed-g-s-phd/) - Analog Design Manager @ Intel Advanced Design
- [Muhammad Isa Aldacher](https://www.linkedin.com/in/muhammad-isa-aldacher-95336831/) - Analog / Mixed-Signal Design Engineer at Intel
- [Master Micro](https://www.linkedin.com/company/master-micro/) - Master Micro provides EDA solutions and professional training and consulting services in the field of microelectronics.
- [N. Raja Sekhar](https://www.linkedin.com/in/n-raja-sekhar-08ab1011/) - Analog Design Manager

### Analog Layout
### Embedded Systems
- [Balajee Seshadri](https://www.linkedin.com/in/balajeeseshadri/) - Freely Sharing Embedded Systems Programming Course
- [Joseph Ogbonna](https://www.linkedin.com/in/joseph-ogbonna-2844171a5/) - Hardware Design Engineer | IoT Solutions Specialist | Transforming Ideas into Innovative Electronics & PCB Solutions
- [Piyush Itankar](https://www.linkedin.com/in/streetdogg/) - Embedded Systems @Google | inpyjama.com
- [Rosmianto Aji Saputro](https://www.linkedin.com/in/rosmianto/) - I help Arduino hobbyists transform into Pro Embedded Engineers | hobby2pro.rosmianto.com

### Digital Design
- [Ahmed-Saghafi](https://www.linkedin.com/in/ahmad-saghafi/) - Founder & CEO of FPGA Technology Training (FPGATEK) | Founder of FaradAndish | FPGA Expert | Online Course Creator
- [Hemanth Chintalapudi](https://www.linkedin.com/in/hemanthch/) - Educator & Writer | Technical Sketch Artist | ASIC RTL Design Engineer
- [Jonas Julian Jensen](https://www.linkedin.com/in/jojuljen/) - Hardware and software engineer | VHDL blogger | Instructor at VHDLwhiz.com
- [Koray Karakurt](https://www.linkedin.com/in/koray-karakurt/) - FPGA Expert
- [Kumar Khandagle](https://www.linkedin.com/in/kumar-khandagle-6578b8194/) - Trainer @ Namaste FPGA
- [Luca Benini](https://www.linkedin.com/in/lubenini/) - Full Professor at the University of Bologna and Chair of Digital Circuits and Systems at ETH Zurich
- [Lukas Vik](https://www.linkedin.com/in/lukas-vik/) - FPGA Expert
- [Michael Korobkov](https://www.linkedin.com/in/korobkov-michael/) - Leader of the FPGA / RTL / Verification developers community @fpgasystems
- [Mitu Raj](https://www.linkedin.com/in/iammituraj/) - RTL Design Engineer & Embedded SW Developer ⇋ Founder & Content Creator at Chipmunk Logic™
- [Muhammed Kocaoglu](https://www.linkedin.com/in/muhammedkocaoglu/) - Digital Design Engineer
- [Murali kumar M](https://www.linkedin.com/in/thefpgaman/) - FPGA Expert
- [Onur Mutlu](https://www.linkedin.com/in/omutlu/) - Professor at ETH Zürich, Visiting Professor at Stanford University, Adjunct Professor at Carnegie Mellon University
- [Rahul Behl](https://www.linkedin.com/in/raulbehl/) - Tenstorrent | Teaching proven hands-on RTL Design & Verification courses to succeed as a Hardware Engineer
- [Russell Merrick](https://www.linkedin.com/in/russell-merrick-6058b34/) - FPGA Influencer

### Digital Verification
- [Ahmed Alsawi](https://www.linkedin.com/in/ahmed-alsawi/) - Design Verification Engineer
- [Anand Shirahatti](https://www.linkedin.com/in/anand-shirahatti-1258235/) - Scaling DV Teams
- [Augustin JK](https://www.linkedin.com/in/augustin-jeba-kumar/) - Design Verification Engineer
- [Dave Rich](https://www.linkedin.com/in/davidrich/) - Verification Methodologist at Siemens EDA
- [Jairaj Mirashi](https://www.linkedin.com/in/jairaj-mirashi-design-verification-engineer/) - Design Verification Engineer
- [Jatin Koshiya](https://www.linkedin.com/in/jatinkoshiya/) - Design Verification Engineer 2 @ Microsoft | Ex Nvidia, Intel & TCS | 11k+ Followers | Mentor
- [Harshit G.](https://www.linkedin.com/in/harshitgupta97/) - Design Verification Engineer @ Intel || Helped 500+ jobseekers in VLSI || Mock interview
- [Peter Monsson](https://www.linkedin.com/in/petermonsson/) - Verification Tips | UVMkit.com | Verification Engineer
- [Prasanthi Chanda](https://www.linkedin.com/in/prasanthi-chanda-484205245/) - Co-Founder & Managing Director at Semi Design
- [Pravallika Tammisetty](https://www.linkedin.com/in/pravallika-tammisetty-629091173/) - Senior Verification Engineer
- [Robin Garg](https://www.linkedin.com/in/robingarg89/) - Principal Engineer, DV Architect at Intel || ex - Nuvia/Qualcomm/Arm
- [Sweety P.](https://www.linkedin.com/in/sweetypinjani/) - Formal Verification Engineer | Certified Keynote Speaker | Married to Semiconductors
- [Shraddha Pawankar](https://www.linkedin.com/in/shraddha-pawankar-abc/) - Design and Verification Engineer
- [Sougata Bhattacharjee](https://www.linkedin.com/in/sougata-bhattacharjee/) - LinkedIn Top Voice Samsung (SSIR) | Ex - Intel | ASIC Verification | Proficient in SV, UVM, OVM, SVA, Verilog

### ASIC Physical Design
- [Ahmed-Abdelazeem](https://www.linkedin.com/in/ahmed-abdelazeem/) - ASIC Physical Design Engineer
- [Isha Sood](https://www.linkedin.com/in/isha-sood-3602137/) - Structural Design Engineer at Intel | Ex-Lead Product Engineer at Cadence | Static Timing Analyst at Altran || IITK || Business Consultant
- [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/) - Co-Founder at VLSI System Design, nurturing students in semiconductors
- [Pooja Kumawat](https://www.linkedin.com/in/pooja47/) - 10k+ @Linkedin | ASIC Engineer @ NVIDIA | Intel Corporation | NXP Semiconductors | IIT BHU
- [Puneet Mittal](https://www.linkedin.com/in/mittalpuneet/) - Founder, Mentor, and Passionate Trainer at VLSI EXPERT Pvt. Ltd.
- [Rashid Iqbal](https://www.linkedin.com/in/rashidco) - 23 years in Chip Design | 19 years at Intel | Physical Design

### Scripting
### General
- [Garal Das](https://www.linkedin.com/in/garal-das-aa895417a/) - EX Student OF HIT : AN ORDINARY TECH ENTHUSIAST.
- [Kumar Priyadarshi](https://www.linkedin.com/in/kumar-priyadarshi-b0a2a7a2/) - Building TechoVedas | Global Foundries | NUS | IITB | IISER
- [Learn VLSI](https://www.linkedin.com/company/learnvlsi/)
- [Priya Pandey](https://www.linkedin.com/in/pandey-priya/) - Senior Engineer 1-Design@Microchip Technology ▪️ AI/ML/Data-Science Enthusiast
- [Raju Prasad](https://www.linkedin.com/in/rajuprasadvlsi/) - VLSI Recruiter | Employer Branding | Chip Blogger
- [Sanchit Kulkarni](https://www.linkedin.com/in/sanchit-kulkarni-4030a5148/) - AMD | Bits Pilani | Honeywell Aerospace | Talks about #vlsi #semiconductors
- [Dr.Swamynathan S M](https://www.linkedin.com/in/dr-sms/) - Associate Professor-Dept.of ECE-Karpagam College of Engineering
- [Shilpi Gupta](https://www.linkedin.com/in/shilpi-garg2328/) - 15k+ @LinkedIn | System Hardware Engineer @ Microsoft
- [Simon Southwell](https://www.linkedin.com/in/simon-southwell-7684482/) - Semi-retired logic, software and systems designer. Technical writer, mentor, educator and presenter.
- [Sri Harsha](https://www.linkedin.com/in/sriharsha-vangalapudi/) - ASIC Design and Verification Trainee @ VLSI FIRST
- [vlsideepdive](https://www.linkedin.com/company/vlsideepdive/)

## List By Name
### A

- [Ahmed-Abdelazeem](https://www.linkedin.com/in/ahmed-abdelazeem/) - ASIC Physical Design Engineer
- [Ahmed Alsawi](https://www.linkedin.com/in/ahmed-alsawi/) - Design Verification Engineer
- [Ahmed-Saghafi](https://www.linkedin.com/in/ahmad-saghafi/) - Founder & CEO of FPGA Technology Training (FPGATEK) | Founder of FaradAndish | FPGA Expert | Online Course Creator
- [Anand Shirahatti](https://www.linkedin.com/in/anand-shirahatti-1258235/) - Scaling DV Teams
- [Anshul Jain](https://www.linkedin.com/in/iamanshuljain/) - Principal Engineer, Formal Verification Architect @FVCTO, Intel Corporation
- [Augustin JK](https://www.linkedin.com/in/augustin-jeba-kumar/) - Design Verification Engineer
  
### B

- [Balajee Seshadri](https://www.linkedin.com/in/balajeeseshadri/) - Freely Sharing Embedded Systems Programming Course

### C
- [Chembiyan T](https://www.linkedin.com/in/chembiyan-t-0b34b910/) - Senior Staff RF/Analog Engineer

### D
- [Dave Rich](https://www.linkedin.com/in/davidrich/) - Verification Methodologist at Siemens EDA

### E

### F

### G

- [Garal Das](https://www.linkedin.com/in/garal-das-aa895417a/) - EX Student OF HIT : AN ORDINARY TECH ENTHUSIAST.
- [Guillermo Martínez](https://www.linkedin.com/in/guillermb) - Hardware technical leader at Zennio

### H

- [Harshit G.](https://www.linkedin.com/in/harshitgupta97/) - Design Verification Engineer @ Intel || Helped 500+ jobseekers in VLSI || Mock interview
- [Hemanth Chintalapudi](https://www.linkedin.com/in/hemanthch/) - Educator & Writer | Technical Sketch Artist | ASIC RTL Design Engineer
- [Hesham Omran](https://www.linkedin.com/in/omranh/) - Associate Professor and CTO
- [Himanshu Agarwal](https://www.linkedin.com/in/himanshu-agarwal-37148219a/) - PrepFusion || AIR 27(EC), AIR 45(IN) GATE'22 || YouTube @HimanshuAgarwal_ & @PrepFusion_GATE

### I

- [Isha Sood](https://www.linkedin.com/in/isha-sood-3602137/) - Structural Design Engineer at Intel | Ex-Lead Product Engineer at Cadence | Static Timing Analyst at Altran || IITK || Business Consultant

### J

- [Jairaj Mirashi](https://www.linkedin.com/in/jairaj-mirashi-design-verification-engineer/) - Design Verification Engineer
- [Jatin Koshiya](https://www.linkedin.com/in/jatinkoshiya/) - Design Verification Engineer 2 @ Microsoft | Ex Nvidia, Intel & TCS | 11k+ Followers | Mentor
- [Jonas Julian Jensen](https://www.linkedin.com/in/jojuljen/) - Hardware and software engineer | VHDL blogger | Instructor at VHDLwhiz.com
- [Joseph Ogbonna](https://www.linkedin.com/in/joseph-ogbonna-2844171a5/) - Hardware Design Engineer | IoT Solutions Specialist | Transforming Ideas into Innovative Electronics & PCB Solutions
- [Javed G S, PhD](https://www.linkedin.com/in/javed-g-s-phd/) - Analog Design Manager @ Intel Advanced Design

### K

- [Koray Karakurt](https://www.linkedin.com/in/koray-karakurt/) - FPGA Expert
- [Kumar Khandagle](https://www.linkedin.com/in/kumar-khandagle-6578b8194/) - Trainer @ Namaste FPGA
- [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/) - Co-Founder at VLSI System Design, nurturing students in semiconductors
- [Kumar Priyadarshi](https://www.linkedin.com/in/kumar-priyadarshi-b0a2a7a2/) - Building TechoVedas | Global Foundries | NUS | IITB | IISER

### L

- [Learn VLSI](https://www.linkedin.com/company/learnvlsi/)
- [Luca Benini](https://www.linkedin.com/in/lubenini/) - Full Professor at the University of Bologna and Chair of Digital Circuits and Systems at ETH Zurich
- [Lukas Vik](https://www.linkedin.com/in/lukas-vik/) - FPGA Expert

### M

- [Michael Korobkov](https://www.linkedin.com/in/korobkov-michael/) - Leader of the FPGA / RTL / Verification developers community @fpgasystems
- [Mitu Raj](https://www.linkedin.com/in/iammituraj/) - RTL Design Engineer & Embedded SW Developer ⇋ Founder & Content Creator at Chipmunk Logic™
- [Muhammad Isa Aldacher](https://www.linkedin.com/in/muhammad-isa-aldacher-95336831/) - Analog / Mixed-Signal Design Engineer at Intel
- [Muhammed Kocaoglu](https://www.linkedin.com/in/muhammedkocaoglu/) - Digital Design Engineer
- [Murali kumar M](https://www.linkedin.com/in/thefpgaman/) - FPGA Expert
- [Master Micro](https://www.linkedin.com/company/master-micro/) - Master Micro provides EDA solutions and professional training and consulting services in the field of microelectronics.

### N
- [N. Raja Sekhar](https://www.linkedin.com/in/n-raja-sekhar-08ab1011/) - Analog Design Manager

### O

- [Onur Mutlu](https://www.linkedin.com/in/omutlu/) - Professor at ETH Zürich, Visiting Professor at Stanford University, Adjunct Professor at Carnegie Mellon University

### P

- [Peter Monsson](https://www.linkedin.com/in/petermonsson/) - Verification Tips | UVMkit.com | Verification Engineer
- [Prasanthi Chanda](https://www.linkedin.com/in/prasanthi-chanda-484205245/) - Co-Founder & Managing Director at Semi Design
- [Pravallika Tammisetty](https://www.linkedin.com/in/pravallika-tammisetty-629091173/) - Senior Verification Engineer
- [Pooja Kumawat](https://www.linkedin.com/in/pooja47/) - 10k+ @Linkedin | ASIC Engineer @ NVIDIA | Intel Corporation | NXP Semiconductors | IIT BHU
- [Priya Pandey](https://www.linkedin.com/in/pandey-priya/) - Senior Engineer 1-Design@Microchip Technology ▪️ AI/ML/Data-Science Enthusiast
- [Piyush Itankar](https://www.linkedin.com/in/streetdogg/) - Embedded Systems @Google | inpyjama.com
- [Puneet Mittal](https://www.linkedin.com/in/mittalpuneet/) - Founder, Mentor, and Passionate Trainer at VLSI EXPERT Pvt. Ltd.

### Q

### R

- [Rahul Behl](https://www.linkedin.com/in/raulbehl/) - Tenstorrent | Teaching proven hands-on RTL Design & Verification courses to succeed as a Hardware Engineer
- [Rashid Iqbal](https://www.linkedin.com/in/rashidco) - 23 years in Chip Design | 19 years at Intel | Physical Design
- [Russell Merrick](https://www.linkedin.com/in/russell-merrick-6058b34/) - FPGA Influencer
- [Raju Prasad](https://www.linkedin.com/in/rajuprasadvlsi/) - VLSI Recruiter | Employer Branding | Chip Blogger
- [Rosmianto Aji Saputro](https://www.linkedin.com/in/rosmianto/) - I help Arduino hobbyists transform into Pro Embedded Engineers | hobby2pro.rosmianto.com
- [Robin Garg](https://www.linkedin.com/in/robingarg89/) - Principal Engineer, DV Architect at Intel || ex - Nuvia/Qualcomm/Arm

### S

- [Sanchit Kulkarni](https://www.linkedin.com/in/sanchit-kulkarni-4030a5148/) - AMD | Bits Pilani | Honeywell Aerospace | Talks about #vlsi #semiconductors
- [Dr.Swamynathan S M](https://www.linkedin.com/in/dr-sms/) - Associate Professor-Dept.of ECE-Karpagam College of Engineering
- [Shilpi Gupta](https://www.linkedin.com/in/shilpi-garg2328/) - 15k+ @LinkedIn | System Hardware Engineer @ Microsoft
- [Simon Southwell](https://www.linkedin.com/in/simon-southwell-7684482/) - Semi-retired logic, software and systems designer. Technical writer, mentor, educator and presenter.
- [Sri Harsha](https://www.linkedin.com/in/sriharsha-vangalapudi/) - ASIC Design and Verification Trainee @ VLSI FIRST
- [Sweety P.](https://www.linkedin.com/in/sweetypinjani/) - Formal Verification Engineer | Certified Keynote Speaker | Married to Semiconductors
- [Shraddha Pawankar](https://www.linkedin.com/in/shraddha-pawankar-abc/) - Design and Verification Engineer
- [Sougata Bhattacharjee](https://www.linkedin.com/in/sougata-bhattacharjee/) - LinkedIn Top Voice Samsung (SSIR) | Ex - Intel | ASIC Verification | Proficient in SV, UVM, OVM, SVA, Verilog

### T

### U

### V

- [vlsideepdive](https://www.linkedin.com/company/vlsideepdive/)

### W

### X

### Y

### Z
