cordic_0.vhd,vhdl,xil_defaultlib,../../../../project_2.gen/sources_1/ip/cordic_0_1/sim/cordic_0.vhd,incdir="../../../ipstatic/hdl/verilog"
