12:19:57 INFO  : Registering command handlers for SDK TCF services
12:19:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Project6_test\Project6_test\Project6_test.sdk\temp_xsdb_launch_script.tcl
12:20:01 INFO  : XSCT server has started successfully.
12:20:01 INFO  : Successfully done setting XSCT server connection channel  
12:20:09 INFO  : Successfully done setting SDK workspace  
12:20:09 INFO  : Processing command line option -hwspec C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf.
13:59:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
13:59:38 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
13:59:56 INFO  : 'fpga -state' command is executed.
13:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
13:59:56 INFO  : 'jtag frequency' command is executed.
13:59:56 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:59:56 INFO  : Context for 'APU' is selected.
13:59:56 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:59:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:56 INFO  : Context for 'APU' is selected.
13:59:56 INFO  : 'stop' command is executed.
13:59:56 INFO  : 'ps7_init' command is executed.
13:59:56 INFO  : 'ps7_post_config' command is executed.
13:59:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:59:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:57 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:57 INFO  : Memory regions updated for context APU
13:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:57 INFO  : 'con' command is executed.
13:59:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

13:59:57 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:01:02 INFO  : Disconnected from the channel tcfchan#1.
14:01:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:01:03 INFO  : 'fpga -state' command is executed.
14:01:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:01:03 INFO  : 'jtag frequency' command is executed.
14:01:03 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:03 INFO  : Context for 'APU' is selected.
14:01:05 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:01:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:05 INFO  : Context for 'APU' is selected.
14:01:05 INFO  : 'stop' command is executed.
14:01:05 INFO  : 'ps7_init' command is executed.
14:01:05 INFO  : 'ps7_post_config' command is executed.
14:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:05 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:05 INFO  : Memory regions updated for context APU
14:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:06 INFO  : 'con' command is executed.
14:01:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:01:06 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:11:21 INFO  : Disconnected from the channel tcfchan#2.
14:11:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:11:22 INFO  : 'fpga -state' command is executed.
14:11:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:11:22 INFO  : 'jtag frequency' command is executed.
14:11:22 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:22 INFO  : Context for 'APU' is selected.
14:11:24 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:11:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:24 INFO  : Context for 'APU' is selected.
14:11:24 INFO  : 'stop' command is executed.
14:11:25 INFO  : 'ps7_init' command is executed.
14:11:25 INFO  : 'ps7_post_config' command is executed.
14:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:25 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:25 INFO  : Memory regions updated for context APU
14:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:25 INFO  : 'con' command is executed.
14:11:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:11:25 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:12:06 INFO  : Disconnected from the channel tcfchan#3.
14:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:12:07 INFO  : 'fpga -state' command is executed.
14:12:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:12:07 INFO  : 'jtag frequency' command is executed.
14:12:07 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:07 INFO  : Context for 'APU' is selected.
14:12:09 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:09 INFO  : Context for 'APU' is selected.
14:12:09 INFO  : 'stop' command is executed.
14:12:10 INFO  : 'ps7_init' command is executed.
14:12:10 INFO  : 'ps7_post_config' command is executed.
14:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:10 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:10 INFO  : Memory regions updated for context APU
14:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:10 INFO  : 'con' command is executed.
14:12:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:12:10 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:24:06 INFO  : Disconnected from the channel tcfchan#4.
14:24:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:24:07 INFO  : 'fpga -state' command is executed.
14:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:24:07 INFO  : 'jtag frequency' command is executed.
14:24:07 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:07 INFO  : Context for 'APU' is selected.
14:24:09 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:24:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:09 INFO  : Context for 'APU' is selected.
14:24:09 INFO  : 'stop' command is executed.
14:24:10 INFO  : 'ps7_init' command is executed.
14:24:10 INFO  : 'ps7_post_config' command is executed.
14:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:10 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:10 INFO  : Memory regions updated for context APU
14:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:10 INFO  : 'con' command is executed.
14:24:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:24:10 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:39:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619030337385,  Project:1619021623829
14:39:11 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:39:15 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:39:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:39:21 INFO  : 
14:39:21 INFO  : Updating hardware inferred compiler options for vga_test2.
14:39:41 INFO  : Clearing existing target manager status.
14:39:41 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:39:41 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:39:42 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:39:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:39:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:40:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:40:59 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:41:04 INFO  : Disconnected from the channel tcfchan#5.
14:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:41:05 INFO  : 'fpga -state' command is executed.
14:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:41:05 INFO  : 'jtag frequency' command is executed.
14:41:05 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:05 INFO  : Context for 'APU' is selected.
14:41:05 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:41:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:05 INFO  : Context for 'APU' is selected.
14:41:05 INFO  : 'stop' command is executed.
14:41:07 INFO  : 'ps7_init' command is executed.
14:41:07 INFO  : 'ps7_post_config' command is executed.
14:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:09 ERROR : Memory write error at 0x100000. AP transaction timeout
14:41:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

14:41:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:41:16 INFO  : 'fpga -state' command is executed.
14:41:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:41:16 INFO  : 'jtag frequency' command is executed.
14:41:16 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:16 INFO  : Context for 'APU' is selected.
14:41:16 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:41:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:16 INFO  : Context for 'APU' is selected.
14:41:16 INFO  : 'stop' command is executed.
14:41:16 ERROR : AP transaction error, DAP status f0000021
14:41:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:41:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:41:29 INFO  : 'fpga -state' command is executed.
14:41:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:41:33 INFO  : 'jtag frequency' command is executed.
14:41:33 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:33 INFO  : Context for 'APU' is selected.
14:41:33 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:33 INFO  : Context for 'APU' is selected.
14:41:33 INFO  : 'stop' command is executed.
14:41:33 INFO  : 'ps7_init' command is executed.
14:41:33 INFO  : 'ps7_post_config' command is executed.
14:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:34 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:34 INFO  : Memory regions updated for context APU
14:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:34 INFO  : 'con' command is executed.
14:41:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:41:34 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:43:22 INFO  : Disconnected from the channel tcfchan#6.
14:43:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:43:23 INFO  : 'fpga -state' command is executed.
14:43:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:43:24 INFO  : 'jtag frequency' command is executed.
14:43:24 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:24 INFO  : Context for 'APU' is selected.
14:43:26 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:43:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:26 INFO  : Context for 'APU' is selected.
14:43:27 INFO  : 'stop' command is executed.
14:43:28 INFO  : 'ps7_init' command is executed.
14:43:28 INFO  : 'ps7_post_config' command is executed.
14:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:30 ERROR : Memory write error at 0x100000. AP transaction timeout
14:43:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

14:45:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:45:08 INFO  : 'fpga -state' command is executed.
14:45:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:45:09 INFO  : 'jtag frequency' command is executed.
14:45:09 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:09 INFO  : Context for 'APU' is selected.
14:45:09 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:09 INFO  : Context for 'APU' is selected.
14:45:09 INFO  : 'stop' command is executed.
14:45:09 ERROR : AP transaction error, DAP status f0000021
14:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:45:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:45:15 INFO  : 'fpga -state' command is executed.
14:45:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:45:16 INFO  : 'jtag frequency' command is executed.
14:45:16 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:16 INFO  : Context for 'APU' is selected.
14:45:16 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:16 INFO  : Context for 'APU' is selected.
14:45:17 INFO  : 'stop' command is executed.
14:45:17 ERROR : AP transaction error, DAP status f0000021
14:45:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:45:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:45:21 INFO  : 'fpga -state' command is executed.
14:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:45:23 INFO  : 'jtag frequency' command is executed.
14:45:23 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:23 INFO  : Context for 'APU' is selected.
14:45:23 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:23 INFO  : Context for 'APU' is selected.
14:45:23 INFO  : 'stop' command is executed.
14:45:23 ERROR : AP transaction error, DAP status f0000021
14:45:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:45:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:45:29 INFO  : 'fpga -state' command is executed.
14:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:45:32 INFO  : 'jtag frequency' command is executed.
14:45:32 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:32 INFO  : Context for 'APU' is selected.
14:45:32 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:32 INFO  : Context for 'APU' is selected.
14:45:32 INFO  : 'stop' command is executed.
14:45:32 ERROR : AP transaction error, DAP status f0000021
14:45:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:46:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:46:33 INFO  : 'fpga -state' command is executed.
14:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:46:35 INFO  : 'jtag frequency' command is executed.
14:46:35 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:46:35 INFO  : Context for 'APU' is selected.
14:46:35 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:46:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:35 INFO  : Context for 'APU' is selected.
14:46:36 INFO  : 'stop' command is executed.
14:46:36 INFO  : 'ps7_init' command is executed.
14:46:36 INFO  : 'ps7_post_config' command is executed.
14:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:36 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:36 INFO  : Memory regions updated for context APU
14:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:36 INFO  : 'con' command is executed.
14:46:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:46:36 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:46:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:47:00 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:47:06 INFO  : Disconnected from the channel tcfchan#7.
14:47:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:47:07 INFO  : 'fpga -state' command is executed.
14:47:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:47:08 INFO  : 'jtag frequency' command is executed.
14:47:08 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:08 INFO  : Context for 'APU' is selected.
14:47:08 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:47:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:08 INFO  : Context for 'APU' is selected.
14:47:08 INFO  : 'stop' command is executed.
14:47:08 INFO  : 'ps7_init' command is executed.
14:47:08 INFO  : 'ps7_post_config' command is executed.
14:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:08 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:09 INFO  : Memory regions updated for context APU
14:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:09 INFO  : 'con' command is executed.
14:47:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:47:09 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:04:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619031829209,  Project:1619030337385
15:04:36 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:04:40 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:04:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:04:45 INFO  : 
15:04:46 INFO  : Updating hardware inferred compiler options for vga_test2.
15:04:46 INFO  : Clearing existing target manager status.
15:04:46 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
15:04:46 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
15:04:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:04:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:06:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:06:10 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:17 INFO  : Disconnected from the channel tcfchan#8.
15:06:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:06:18 INFO  : 'fpga -state' command is executed.
15:06:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:06:18 INFO  : 'jtag frequency' command is executed.
15:06:18 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:18 INFO  : Context for 'APU' is selected.
15:06:18 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:06:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:18 INFO  : Context for 'APU' is selected.
15:06:18 INFO  : 'stop' command is executed.
15:06:19 INFO  : 'ps7_init' command is executed.
15:06:19 INFO  : 'ps7_post_config' command is executed.
15:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:19 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:19 INFO  : Memory regions updated for context APU
15:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:19 INFO  : 'con' command is executed.
15:06:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:06:19 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:13:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:13:47 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:13:55 INFO  : Disconnected from the channel tcfchan#9.
15:13:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:13:56 INFO  : 'fpga -state' command is executed.
15:13:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:13:56 INFO  : 'jtag frequency' command is executed.
15:13:56 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:13:56 INFO  : Context for 'APU' is selected.
15:13:56 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:13:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:56 INFO  : Context for 'APU' is selected.
15:13:56 INFO  : 'stop' command is executed.
15:13:57 INFO  : 'ps7_init' command is executed.
15:13:57 INFO  : 'ps7_post_config' command is executed.
15:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:57 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:57 INFO  : Memory regions updated for context APU
15:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:57 INFO  : 'con' command is executed.
15:13:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:13:57 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:14:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:14:15 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:20:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619097549859,  Project:1619031829209
09:20:48 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:20:51 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:20:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:21:00 INFO  : 
09:21:00 INFO  : Updating hardware inferred compiler options for vga_test2.
09:21:00 INFO  : Clearing existing target manager status.
09:21:00 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
09:21:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:21:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:28:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:28:31 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:28:37 INFO  : Disconnected from the channel tcfchan#10.
09:28:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:28:39 INFO  : 'fpga -state' command is executed.
09:28:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:28:39 INFO  : 'jtag frequency' command is executed.
09:28:39 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:28:39 INFO  : Context for 'APU' is selected.
09:28:39 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:28:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:28:39 INFO  : Context for 'APU' is selected.
09:28:39 INFO  : 'stop' command is executed.
09:28:39 INFO  : 'ps7_init' command is executed.
09:28:39 INFO  : 'ps7_post_config' command is executed.
09:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:39 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:28:39 INFO  : 'configparams force-mem-access 0' command is executed.
09:28:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:28:39 INFO  : Memory regions updated for context APU
09:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:40 INFO  : 'con' command is executed.
09:28:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:28:40 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:03:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:03:40 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:03:49 INFO  : Disconnected from the channel tcfchan#11.
10:03:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:03:50 INFO  : 'fpga -state' command is executed.
10:03:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:03:51 INFO  : 'jtag frequency' command is executed.
10:03:51 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:03:51 INFO  : Context for 'APU' is selected.
10:03:51 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:03:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:51 INFO  : Context for 'APU' is selected.
10:03:51 INFO  : 'stop' command is executed.
10:03:51 INFO  : 'ps7_init' command is executed.
10:03:51 INFO  : 'ps7_post_config' command is executed.
10:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:51 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:03:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:03:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:03:51 INFO  : Memory regions updated for context APU
10:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:51 INFO  : 'con' command is executed.
10:03:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:03:51 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:07:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:07:33 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:07:41 INFO  : Disconnected from the channel tcfchan#12.
10:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:07:42 INFO  : 'fpga -state' command is executed.
10:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:07:42 INFO  : 'jtag frequency' command is executed.
10:07:42 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:07:42 INFO  : Context for 'APU' is selected.
10:07:42 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:07:42 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:42 INFO  : Context for 'APU' is selected.
10:07:42 INFO  : 'stop' command is executed.
10:07:43 INFO  : 'ps7_init' command is executed.
10:07:43 INFO  : 'ps7_post_config' command is executed.
10:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:43 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:43 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:43 INFO  : Memory regions updated for context APU
10:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:43 INFO  : 'con' command is executed.
10:07:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:07:43 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:08:04 INFO  : Disconnected from the channel tcfchan#13.
10:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:08:05 INFO  : 'fpga -state' command is executed.
10:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:08:05 INFO  : 'jtag frequency' command is executed.
10:08:05 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:08:05 INFO  : Context for 'APU' is selected.
10:08:05 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:08:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:05 INFO  : Context for 'APU' is selected.
10:08:05 INFO  : 'stop' command is executed.
10:08:06 INFO  : 'ps7_init' command is executed.
10:08:06 INFO  : 'ps7_post_config' command is executed.
10:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:06 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:06 INFO  : Memory regions updated for context APU
10:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:06 INFO  : 'con' command is executed.
10:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:08:06 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:14:33 INFO  : Disconnected from the channel tcfchan#14.
10:14:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:14:35 INFO  : 'fpga -state' command is executed.
10:14:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:14:35 INFO  : 'jtag frequency' command is executed.
10:14:35 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:14:35 INFO  : Context for 'APU' is selected.
10:14:35 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:14:35 INFO  : 'configparams force-mem-access 1' command is executed.
10:14:35 INFO  : Context for 'APU' is selected.
10:14:35 INFO  : 'stop' command is executed.
10:14:35 INFO  : 'ps7_init' command is executed.
10:14:35 INFO  : 'ps7_post_config' command is executed.
10:14:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:14:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:35 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:14:35 INFO  : 'configparams force-mem-access 0' command is executed.
10:14:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:14:36 INFO  : Memory regions updated for context APU
10:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:36 INFO  : 'con' command is executed.
10:14:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:14:36 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:14:45 INFO  : Disconnected from the channel tcfchan#15.
10:14:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:14:46 INFO  : 'fpga -state' command is executed.
10:14:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:47 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:14:47 INFO  : 'jtag frequency' command is executed.
10:14:47 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:14:47 INFO  : Context for 'APU' is selected.
10:14:47 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:14:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:14:47 INFO  : Context for 'APU' is selected.
10:14:47 INFO  : 'stop' command is executed.
10:14:48 INFO  : 'ps7_init' command is executed.
10:14:48 INFO  : 'ps7_post_config' command is executed.
10:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:51 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
10:14:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

10:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:15:04 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:15:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:15:10 INFO  : 'fpga -state' command is executed.
10:15:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:15:10 INFO  : 'jtag frequency' command is executed.
10:15:10 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:15:10 INFO  : Context for 'APU' is selected.
10:15:10 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:15:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:10 INFO  : Context for 'APU' is selected.
10:15:10 INFO  : 'stop' command is executed.
10:15:10 INFO  : 'ps7_init' command is executed.
10:15:10 INFO  : 'ps7_post_config' command is executed.
10:15:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:11 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:11 INFO  : Memory regions updated for context APU
10:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:11 INFO  : 'con' command is executed.
10:15:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:15:11 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:15:25 INFO  : Disconnected from the channel tcfchan#16.
10:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:15:26 INFO  : 'fpga -state' command is executed.
10:15:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:15:26 INFO  : 'jtag frequency' command is executed.
10:15:26 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:15:26 INFO  : Context for 'APU' is selected.
10:15:26 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:15:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:26 INFO  : Context for 'APU' is selected.
10:15:27 INFO  : 'stop' command is executed.
10:15:28 INFO  : 'ps7_init' command is executed.
10:15:28 INFO  : 'ps7_post_config' command is executed.
10:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:30 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
10:15:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

10:15:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:15:45 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:15:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:15:48 INFO  : 'fpga -state' command is executed.
10:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:15:48 INFO  : 'jtag frequency' command is executed.
10:15:48 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:15:48 INFO  : Context for 'APU' is selected.
10:15:48 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:15:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:49 INFO  : Context for 'APU' is selected.
10:15:49 INFO  : 'stop' command is executed.
10:15:49 INFO  : 'ps7_init' command is executed.
10:15:49 INFO  : 'ps7_post_config' command is executed.
10:15:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:15:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:51 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:51 INFO  : Memory regions updated for context APU
10:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:51 INFO  : 'con' command is executed.
10:15:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:15:51 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:16:14 INFO  : Disconnected from the channel tcfchan#17.
10:16:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:16:15 INFO  : 'fpga -state' command is executed.
10:16:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:16:15 INFO  : 'jtag frequency' command is executed.
10:16:15 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:16:16 INFO  : Context for 'APU' is selected.
10:16:16 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:16:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:16:16 INFO  : Context for 'APU' is selected.
10:16:16 INFO  : 'stop' command is executed.
10:16:16 INFO  : 'ps7_init' command is executed.
10:16:16 INFO  : 'ps7_post_config' command is executed.
10:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:16 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:16:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:16:16 INFO  : Memory regions updated for context APU
10:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:16 INFO  : 'con' command is executed.
10:16:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:16:16 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:16:30 INFO  : Disconnected from the channel tcfchan#18.
10:16:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:16:31 INFO  : 'fpga -state' command is executed.
10:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:16:31 INFO  : 'jtag frequency' command is executed.
10:16:31 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:16:31 INFO  : Context for 'APU' is selected.
10:16:31 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:16:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:16:31 INFO  : Context for 'APU' is selected.
10:16:32 INFO  : 'stop' command is executed.
10:16:32 INFO  : 'ps7_init' command is executed.
10:16:32 INFO  : 'ps7_post_config' command is executed.
10:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:32 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:16:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:16:32 INFO  : Memory regions updated for context APU
10:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:32 INFO  : 'con' command is executed.
10:16:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:16:32 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:18:14 INFO  : Disconnected from the channel tcfchan#19.
10:18:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:18:15 INFO  : 'fpga -state' command is executed.
10:18:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:18:15 INFO  : 'jtag frequency' command is executed.
10:18:15 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:18:15 INFO  : Context for 'APU' is selected.
10:18:15 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:18:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:15 INFO  : Context for 'APU' is selected.
10:18:15 INFO  : 'stop' command is executed.
10:18:17 INFO  : 'ps7_init' command is executed.
10:18:17 INFO  : 'ps7_post_config' command is executed.
10:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:19 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
10:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

10:18:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:18:35 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:18:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:18:38 INFO  : 'fpga -state' command is executed.
10:18:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:18:38 INFO  : 'jtag frequency' command is executed.
10:18:38 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:18:38 INFO  : Context for 'APU' is selected.
10:18:38 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:18:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:38 INFO  : Context for 'APU' is selected.
10:18:38 INFO  : 'stop' command is executed.
10:18:38 INFO  : 'ps7_init' command is executed.
10:18:38 INFO  : 'ps7_post_config' command is executed.
10:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:18:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:39 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:18:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:39 INFO  : Memory regions updated for context APU
10:18:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:39 INFO  : 'con' command is executed.
10:18:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:18:39 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:32:59 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:33:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:33:15 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:33:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:33:27 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:24:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619104950269,  Project:1619097549859
11:24:02 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:24:05 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:24:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:24:11 INFO  : 
11:24:11 INFO  : Updating hardware inferred compiler options for vga_test2.
11:24:11 INFO  : Clearing existing target manager status.
11:24:11 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
11:24:12 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
11:24:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:24:13 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:59:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
13:59:48 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:03:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:03:31 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:03:39 INFO  : Disconnected from the channel tcfchan#20.
14:03:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:03:40 INFO  : 'fpga -state' command is executed.
14:03:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:03:41 INFO  : 'jtag frequency' command is executed.
14:03:41 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:41 INFO  : Context for 'APU' is selected.
14:03:41 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:03:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:41 INFO  : Context for 'APU' is selected.
14:03:41 INFO  : 'stop' command is executed.
14:03:42 INFO  : 'ps7_init' command is executed.
14:03:42 INFO  : 'ps7_post_config' command is executed.
14:03:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:45 ERROR : Memory write error at 0x100000. AP transaction timeout
14:03:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

14:03:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:03:55 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:05:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:05:01 INFO  : 'fpga -state' command is executed.
14:05:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:05:01 INFO  : 'jtag frequency' command is executed.
14:05:01 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:05:01 INFO  : Context for 'APU' is selected.
14:05:01 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:05:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:01 INFO  : Context for 'APU' is selected.
14:05:01 INFO  : 'stop' command is executed.
14:05:02 INFO  : 'ps7_init' command is executed.
14:05:02 INFO  : 'ps7_post_config' command is executed.
14:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:02 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:02 INFO  : Memory regions updated for context APU
14:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:02 INFO  : 'con' command is executed.
14:05:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:05:02 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:05:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:05:10 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:05:17 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:06:42 INFO  : Disconnected from the channel tcfchan#21.
14:06:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:06:43 INFO  : 'fpga -state' command is executed.
14:06:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:06:44 INFO  : 'jtag frequency' command is executed.
14:06:44 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:44 INFO  : Context for 'APU' is selected.
14:06:44 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:06:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:44 INFO  : Context for 'APU' is selected.
14:06:44 INFO  : 'stop' command is executed.
14:06:45 INFO  : 'ps7_init' command is executed.
14:06:45 INFO  : 'ps7_post_config' command is executed.
14:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:48 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
14:06:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

14:07:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:07:09 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:19:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619115568296,  Project:1619104950269
14:19:47 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:19:49 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:19:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:19:55 INFO  : 
14:19:55 INFO  : Updating hardware inferred compiler options for vga_test2.
14:19:55 INFO  : Clearing existing target manager status.
14:19:55 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:19:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:19:57 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:20:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:20:29 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:31:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619116245663,  Project:1619115568296
14:31:07 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:31:10 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:31:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:31:16 INFO  : 
14:31:16 INFO  : Updating hardware inferred compiler options for vga_test2.
14:31:16 INFO  : Clearing existing target manager status.
14:31:16 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:31:17 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:31:18 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:31:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:31:48 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:31:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:32:01 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:32:07 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:32:13 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:32:33 INFO  : 'fpga -state' command is executed.
14:32:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:32:33 INFO  : 'jtag frequency' command is executed.
14:32:33 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:32:33 INFO  : Context for 'APU' is selected.
14:32:33 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:32:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:33 INFO  : Context for 'APU' is selected.
14:32:34 INFO  : 'stop' command is executed.
14:32:34 INFO  : 'ps7_init' command is executed.
14:32:34 INFO  : 'ps7_post_config' command is executed.
14:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:34 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:34 INFO  : Memory regions updated for context APU
14:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:34 INFO  : 'con' command is executed.
14:32:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:32:34 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:53:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619117407327,  Project:1619116245663
14:53:18 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:53:48 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:53:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:53:54 INFO  : 
14:53:55 INFO  : Updating hardware inferred compiler options for vga_test2.
14:53:55 INFO  : Clearing existing target manager status.
14:53:55 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:53:55 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:53:58 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:53:59 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:04:53 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:05:02 INFO  : Disconnected from the channel tcfchan#22.
15:05:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:05:03 INFO  : 'fpga -state' command is executed.
15:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:05:03 INFO  : 'jtag frequency' command is executed.
15:05:03 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:03 INFO  : Context for 'APU' is selected.
15:05:03 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:05:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:03 INFO  : Context for 'APU' is selected.
15:05:03 INFO  : 'stop' command is executed.
15:05:04 INFO  : 'ps7_init' command is executed.
15:05:04 INFO  : 'ps7_post_config' command is executed.
15:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:04 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:04 INFO  : Memory regions updated for context APU
15:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:04 INFO  : 'con' command is executed.
15:05:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:05:04 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:05:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:05:24 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:05:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:05:37 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:06:57 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:10:02 INFO  : Disconnected from the channel tcfchan#23.
15:10:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:10:03 INFO  : 'fpga -state' command is executed.
15:10:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:10:03 INFO  : 'jtag frequency' command is executed.
15:10:03 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:10:03 INFO  : Context for 'APU' is selected.
15:10:03 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:03 INFO  : Context for 'APU' is selected.
15:10:03 INFO  : 'stop' command is executed.
15:10:03 INFO  : 'ps7_init' command is executed.
15:10:03 INFO  : 'ps7_post_config' command is executed.
15:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:04 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:04 INFO  : Memory regions updated for context APU
15:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:04 INFO  : 'con' command is executed.
15:10:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:10:04 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:10:16 INFO  : Disconnected from the channel tcfchan#24.
15:10:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:10:17 INFO  : 'fpga -state' command is executed.
15:10:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:10:17 INFO  : 'jtag frequency' command is executed.
15:10:17 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:10:17 INFO  : Context for 'APU' is selected.
15:10:17 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:10:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:17 INFO  : Context for 'APU' is selected.
15:10:17 INFO  : 'stop' command is executed.
15:10:17 INFO  : 'ps7_init' command is executed.
15:10:17 INFO  : 'ps7_post_config' command is executed.
15:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:18 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:18 INFO  : Memory regions updated for context APU
15:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:18 INFO  : 'con' command is executed.
15:10:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:10:18 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
16:58:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619125101922,  Project:1619117407327
16:58:42 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:58:44 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:58:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:58:52 INFO  : 
16:58:53 INFO  : Updating hardware inferred compiler options for vga_test2.
16:58:53 INFO  : Clearing existing target manager status.
16:58:53 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
16:58:53 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
16:58:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:58:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:59:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
16:59:34 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619125743922,  Project:1619125101922
17:09:15 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:09:17 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:09:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:09:23 INFO  : 
17:09:23 INFO  : Updating hardware inferred compiler options for vga_test2.
17:09:24 INFO  : Clearing existing target manager status.
17:09:24 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
17:09:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:09:25 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:09:57 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:18:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619126239414,  Project:1619125743922
17:18:22 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:18:40 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:18:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:18:45 INFO  : 
17:18:46 INFO  : Updating hardware inferred compiler options for vga_test2.
17:18:49 INFO  : Clearing existing target manager status.
17:18:49 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
17:18:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:18:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:19:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:19:16 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:19:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:19:21 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:19:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:19:25 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:41:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619127680031,  Project:1619126239414
17:41:40 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:41:52 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:41:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:41:57 INFO  : 
17:41:58 INFO  : Updating hardware inferred compiler options for vga_test2.
17:41:58 INFO  : Clearing existing target manager status.
17:41:58 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
17:41:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:42:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:42:01 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:42:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:42:30 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:01:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619200148888,  Project:1619127680031
14:01:08 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:01:09 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:01:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:01:17 INFO  : 
14:01:18 INFO  : Updating hardware inferred compiler options for vga_test2.
14:04:04 INFO  : Clearing existing target manager status.
14:04:04 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:04:05 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:04:05 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:04:06 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:04:07 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:11:40 INFO  : Disconnected from the channel tcfchan#25.
14:11:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:11:41 INFO  : 'fpga -state' command is executed.
14:11:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:11:49 INFO  : 'jtag frequency' command is executed.
14:11:49 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:49 INFO  : Context for 'APU' is selected.
14:11:49 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:11:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:49 INFO  : Context for 'APU' is selected.
14:11:49 INFO  : 'stop' command is executed.
14:11:49 INFO  : 'ps7_init' command is executed.
14:11:49 INFO  : 'ps7_post_config' command is executed.
14:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:50 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:50 INFO  : Memory regions updated for context APU
14:11:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:50 INFO  : 'con' command is executed.
14:11:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:11:50 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:12:08 INFO  : Disconnected from the channel tcfchan#26.
14:12:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:12:09 INFO  : 'fpga -state' command is executed.
14:12:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:12:10 INFO  : 'jtag frequency' command is executed.
14:12:10 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:10 INFO  : Context for 'APU' is selected.
14:12:10 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:10 INFO  : Context for 'APU' is selected.
14:12:10 INFO  : 'stop' command is executed.
14:12:11 INFO  : 'ps7_init' command is executed.
14:12:11 INFO  : 'ps7_post_config' command is executed.
14:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:11 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:11 INFO  : Memory regions updated for context APU
14:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:11 INFO  : 'con' command is executed.
14:12:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:12:11 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:14:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:14:11 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:15 INFO  : Disconnected from the channel tcfchan#27.
14:14:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:14:16 INFO  : 'fpga -state' command is executed.
14:14:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:14:17 INFO  : 'jtag frequency' command is executed.
14:14:17 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:17 INFO  : Context for 'APU' is selected.
14:14:17 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:14:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:17 INFO  : Context for 'APU' is selected.
14:14:17 INFO  : 'stop' command is executed.
14:14:17 INFO  : 'ps7_init' command is executed.
14:14:17 INFO  : 'ps7_post_config' command is executed.
14:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:17 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:17 INFO  : Memory regions updated for context APU
14:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:18 INFO  : 'con' command is executed.
14:14:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:14:18 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:14:34 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:15:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:15:53 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:16:00 INFO  : Disconnected from the channel tcfchan#28.
14:16:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:16:01 INFO  : 'fpga -state' command is executed.
14:16:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:16:01 INFO  : 'jtag frequency' command is executed.
14:16:01 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:01 INFO  : Context for 'APU' is selected.
14:16:01 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:16:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:01 INFO  : Context for 'APU' is selected.
14:16:01 INFO  : 'stop' command is executed.
14:16:02 INFO  : 'ps7_init' command is executed.
14:16:02 INFO  : 'ps7_post_config' command is executed.
14:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:02 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:02 INFO  : Memory regions updated for context APU
14:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:02 INFO  : 'con' command is executed.
14:16:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:16:02 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:16:18 INFO  : Disconnected from the channel tcfchan#29.
14:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:16:19 INFO  : 'fpga -state' command is executed.
14:16:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:16:19 INFO  : 'jtag frequency' command is executed.
14:16:19 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:19 INFO  : Context for 'APU' is selected.
14:16:19 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:16:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:19 INFO  : Context for 'APU' is selected.
14:16:19 INFO  : 'stop' command is executed.
14:16:20 INFO  : 'ps7_init' command is executed.
14:16:20 INFO  : 'ps7_post_config' command is executed.
14:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:20 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:20 INFO  : Memory regions updated for context APU
14:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:20 INFO  : 'con' command is executed.
14:16:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:16:20 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:16:51 INFO  : Disconnected from the channel tcfchan#30.
14:16:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:16:52 INFO  : 'fpga -state' command is executed.
14:16:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:16:52 INFO  : 'jtag frequency' command is executed.
14:16:52 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:52 INFO  : Context for 'APU' is selected.
14:16:52 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:16:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:52 INFO  : Context for 'APU' is selected.
14:16:52 INFO  : 'stop' command is executed.
14:16:52 INFO  : 'ps7_init' command is executed.
14:16:52 INFO  : 'ps7_post_config' command is executed.
14:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:53 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:53 INFO  : Memory regions updated for context APU
14:16:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:53 INFO  : 'con' command is executed.
14:16:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:16:53 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:17:30 INFO  : Disconnected from the channel tcfchan#31.
14:17:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:17:32 INFO  : 'fpga -state' command is executed.
14:17:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:17:32 INFO  : 'jtag frequency' command is executed.
14:17:32 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:32 INFO  : Context for 'APU' is selected.
14:17:32 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:17:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:32 INFO  : Context for 'APU' is selected.
14:17:32 INFO  : 'stop' command is executed.
14:17:32 INFO  : 'ps7_init' command is executed.
14:17:32 INFO  : 'ps7_post_config' command is executed.
14:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:33 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:33 INFO  : Memory regions updated for context APU
14:17:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:33 INFO  : 'con' command is executed.
14:17:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:17:33 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:17:56 INFO  : Disconnected from the channel tcfchan#32.
14:17:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:17:57 INFO  : 'fpga -state' command is executed.
14:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:17:57 INFO  : 'jtag frequency' command is executed.
14:17:57 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:57 INFO  : Context for 'APU' is selected.
14:17:57 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:17:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:57 INFO  : Context for 'APU' is selected.
14:17:58 INFO  : 'stop' command is executed.
14:17:58 INFO  : 'ps7_init' command is executed.
14:17:58 INFO  : 'ps7_post_config' command is executed.
14:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:58 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:58 INFO  : Memory regions updated for context APU
14:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:58 INFO  : 'con' command is executed.
14:17:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:17:58 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:18:41 INFO  : Disconnected from the channel tcfchan#33.
14:18:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:18:42 INFO  : 'fpga -state' command is executed.
14:18:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:18:42 INFO  : 'jtag frequency' command is executed.
14:18:42 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:42 INFO  : Context for 'APU' is selected.
14:18:42 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:18:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:42 INFO  : Context for 'APU' is selected.
14:18:42 INFO  : 'stop' command is executed.
14:18:42 INFO  : 'ps7_init' command is executed.
14:18:42 INFO  : 'ps7_post_config' command is executed.
14:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:43 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:43 INFO  : Memory regions updated for context APU
14:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:43 INFO  : 'con' command is executed.
14:18:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:18:43 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:19:09 INFO  : Disconnected from the channel tcfchan#34.
14:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:19:11 INFO  : 'fpga -state' command is executed.
14:19:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:19:11 INFO  : 'jtag frequency' command is executed.
14:19:11 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:11 INFO  : Context for 'APU' is selected.
14:19:11 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:19:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:11 INFO  : Context for 'APU' is selected.
14:19:11 INFO  : 'stop' command is executed.
14:19:11 INFO  : 'ps7_init' command is executed.
14:19:11 INFO  : 'ps7_post_config' command is executed.
14:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:11 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:11 INFO  : Memory regions updated for context APU
14:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:12 INFO  : 'con' command is executed.
14:19:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:19:12 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:20:57 INFO  : Disconnected from the channel tcfchan#35.
14:20:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:20:58 INFO  : 'fpga -state' command is executed.
14:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:20:59 INFO  : 'jtag frequency' command is executed.
14:20:59 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:59 INFO  : Context for 'APU' is selected.
14:20:59 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:59 INFO  : Context for 'APU' is selected.
14:20:59 INFO  : 'stop' command is executed.
14:20:59 INFO  : 'ps7_init' command is executed.
14:20:59 INFO  : 'ps7_post_config' command is executed.
14:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:59 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:59 INFO  : Memory regions updated for context APU
14:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:00 INFO  : 'con' command is executed.
14:21:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:21:00 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:21:50 INFO  : Disconnected from the channel tcfchan#36.
14:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:21:51 INFO  : 'fpga -state' command is executed.
14:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:21:52 INFO  : 'jtag frequency' command is executed.
14:21:52 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:52 INFO  : Context for 'APU' is selected.
14:21:52 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:21:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:52 INFO  : Context for 'APU' is selected.
14:21:52 INFO  : 'stop' command is executed.
14:21:52 INFO  : 'ps7_init' command is executed.
14:21:52 INFO  : 'ps7_post_config' command is executed.
14:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:52 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:52 INFO  : Memory regions updated for context APU
14:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:53 INFO  : 'con' command is executed.
14:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:21:53 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:22:30 INFO  : Disconnected from the channel tcfchan#37.
14:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:22:32 INFO  : 'fpga -state' command is executed.
14:22:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:22:32 INFO  : 'jtag frequency' command is executed.
14:22:32 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:32 INFO  : Context for 'APU' is selected.
14:22:32 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:22:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:32 INFO  : Context for 'APU' is selected.
14:22:32 INFO  : 'stop' command is executed.
14:22:32 INFO  : 'ps7_init' command is executed.
14:22:32 INFO  : 'ps7_post_config' command is executed.
14:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:32 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:33 INFO  : Memory regions updated for context APU
14:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:33 INFO  : 'con' command is executed.
14:22:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:22:33 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:22:48 INFO  : Disconnected from the channel tcfchan#38.
14:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:22:49 INFO  : 'fpga -state' command is executed.
14:22:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:22:49 INFO  : 'jtag frequency' command is executed.
14:22:49 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:49 INFO  : Context for 'APU' is selected.
14:22:49 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:22:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:49 INFO  : Context for 'APU' is selected.
14:22:49 INFO  : 'stop' command is executed.
14:22:50 INFO  : 'ps7_init' command is executed.
14:22:50 INFO  : 'ps7_post_config' command is executed.
14:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:50 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:50 INFO  : Memory regions updated for context APU
14:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:50 INFO  : 'con' command is executed.
14:22:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:22:50 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:41:37 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:50:21 INFO  : Disconnected from the channel tcfchan#39.
14:50:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:50:22 INFO  : 'fpga -state' command is executed.
14:50:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:50:22 INFO  : 'jtag frequency' command is executed.
14:50:22 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:22 INFO  : Context for 'APU' is selected.
14:50:22 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:50:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:22 INFO  : Context for 'APU' is selected.
14:50:23 INFO  : 'stop' command is executed.
14:50:24 INFO  : 'ps7_init' command is executed.
14:50:24 INFO  : 'ps7_post_config' command is executed.
14:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:26 ERROR : Memory write error at 0x100000. AP transaction timeout
14:50:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

14:50:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:50:39 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:50:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:50:41 INFO  : 'fpga -state' command is executed.
14:50:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:50:41 INFO  : 'jtag frequency' command is executed.
14:50:41 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:41 INFO  : Context for 'APU' is selected.
14:50:41 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:50:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:41 INFO  : Context for 'APU' is selected.
14:50:41 INFO  : 'stop' command is executed.
14:50:42 INFO  : 'ps7_init' command is executed.
14:50:42 INFO  : 'ps7_post_config' command is executed.
14:50:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:42 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:42 INFO  : Memory regions updated for context APU
14:50:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:42 INFO  : 'con' command is executed.
14:50:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:50:42 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:27:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619204826518,  Project:1619200148888
15:27:01 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:27:03 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:27:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:27:08 INFO  : 
15:27:09 INFO  : Updating hardware inferred compiler options for vga_test2.
15:27:09 INFO  : Clearing existing target manager status.
15:27:09 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
15:27:09 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
15:27:09 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
15:27:09 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:27:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:27:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:27:57 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:18:12 INFO  : Disconnected from the channel tcfchan#40.
16:18:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
16:18:14 INFO  : 'fpga -state' command is executed.
16:18:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
16:18:14 INFO  : 'jtag frequency' command is executed.
16:18:14 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:14 INFO  : Context for 'APU' is selected.
16:18:14 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:18:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:14 INFO  : Context for 'APU' is selected.
16:18:14 INFO  : 'stop' command is executed.
16:18:16 INFO  : 'ps7_init' command is executed.
16:18:16 INFO  : 'ps7_post_config' command is executed.
16:18:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:18 ERROR : Memory write error at 0x100000. AP transaction timeout
16:18:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

16:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
16:18:34 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:19:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
16:19:15 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:19:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
16:19:18 INFO  : 'fpga -state' command is executed.
16:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
16:19:19 INFO  : 'jtag frequency' command is executed.
16:19:19 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:19 INFO  : Context for 'APU' is selected.
16:19:19 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:19:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:19 INFO  : Context for 'APU' is selected.
16:19:19 INFO  : 'stop' command is executed.
16:19:19 INFO  : 'ps7_init' command is executed.
16:19:19 INFO  : 'ps7_post_config' command is executed.
16:19:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:19:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:19 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:19 INFO  : Memory regions updated for context APU
16:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:20 INFO  : 'con' command is executed.
16:19:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

16:19:20 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
16:20:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619209209241,  Project:1619204826518
16:20:23 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:20:26 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:20:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:20:31 INFO  : 
16:20:32 INFO  : Updating hardware inferred compiler options for vga_test2.
16:20:32 INFO  : Clearing existing target manager status.
16:20:32 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
16:20:32 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
16:20:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:20:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:21:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
16:21:22 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:21:26 INFO  : Disconnected from the channel tcfchan#41.
16:21:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
16:21:27 INFO  : 'fpga -state' command is executed.
16:21:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
16:21:27 INFO  : 'jtag frequency' command is executed.
16:21:27 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:27 INFO  : Context for 'APU' is selected.
16:21:27 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:21:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:27 INFO  : Context for 'APU' is selected.
16:21:27 INFO  : 'stop' command is executed.
16:21:28 INFO  : 'ps7_init' command is executed.
16:21:28 INFO  : 'ps7_post_config' command is executed.
16:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:28 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:28 INFO  : Memory regions updated for context APU
16:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:28 INFO  : 'con' command is executed.
16:21:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

16:21:28 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
16:38:51 INFO  : Disconnected from the channel tcfchan#42.
16:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
16:38:52 INFO  : 'fpga -state' command is executed.
16:38:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
16:38:53 INFO  : 'jtag frequency' command is executed.
16:38:53 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:53 INFO  : Context for 'APU' is selected.
16:38:53 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:38:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:53 INFO  : Context for 'APU' is selected.
16:38:53 INFO  : 'stop' command is executed.
16:38:53 INFO  : 'ps7_init' command is executed.
16:38:53 INFO  : 'ps7_post_config' command is executed.
16:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:53 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:54 INFO  : Memory regions updated for context APU
16:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:54 INFO  : 'con' command is executed.
16:38:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

16:38:54 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
16:50:36 INFO  : Disconnected from the channel tcfchan#43.
16:50:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
16:50:37 INFO  : 'fpga -state' command is executed.
16:50:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
16:50:37 INFO  : 'jtag frequency' command is executed.
16:50:37 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:50:37 INFO  : Context for 'APU' is selected.
16:50:37 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:37 INFO  : Context for 'APU' is selected.
16:50:37 INFO  : 'stop' command is executed.
16:50:38 INFO  : 'ps7_init' command is executed.
16:50:38 INFO  : 'ps7_post_config' command is executed.
16:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:38 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:38 INFO  : Memory regions updated for context APU
16:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:38 INFO  : 'con' command is executed.
16:50:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

16:50:38 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:07:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619471187655,  Project:1619209209241
17:07:43 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:07:46 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:07:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:08:04 INFO  : 
17:08:05 INFO  : Updating hardware inferred compiler options for vga_test2.
17:08:05 INFO  : Clearing existing target manager status.
17:08:05 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:08:07 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:08:55 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:02 INFO  : Disconnected from the channel tcfchan#44.
17:09:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:09:03 INFO  : 'fpga -state' command is executed.
17:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:09:03 INFO  : 'jtag frequency' command is executed.
17:09:03 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:03 INFO  : Context for 'APU' is selected.
17:09:03 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:09:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:03 INFO  : Context for 'APU' is selected.
17:09:03 INFO  : 'stop' command is executed.
17:09:05 INFO  : 'ps7_init' command is executed.
17:09:05 INFO  : 'ps7_post_config' command is executed.
17:09:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:07 ERROR : Memory write error at 0x100000. AP transaction timeout
17:09:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

17:09:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:09:19 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:09:25 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:09:27 INFO  : 'fpga -state' command is executed.
17:09:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:09:27 INFO  : 'jtag frequency' command is executed.
17:09:27 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:27 INFO  : Context for 'APU' is selected.
17:09:27 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:09:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:27 INFO  : Context for 'APU' is selected.
17:09:27 INFO  : 'stop' command is executed.
17:09:28 INFO  : 'ps7_init' command is executed.
17:09:28 INFO  : 'ps7_post_config' command is executed.
17:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:28 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:28 INFO  : Memory regions updated for context APU
17:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:28 INFO  : 'con' command is executed.
17:09:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:09:28 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:12:48 INFO  : Disconnected from the channel tcfchan#45.
17:12:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:12:49 INFO  : 'fpga -state' command is executed.
17:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:12:49 INFO  : 'jtag frequency' command is executed.
17:12:49 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:12:49 INFO  : Context for 'APU' is selected.
17:12:49 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:12:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:49 INFO  : Context for 'APU' is selected.
17:12:50 INFO  : 'stop' command is executed.
17:12:50 INFO  : 'ps7_init' command is executed.
17:12:50 INFO  : 'ps7_post_config' command is executed.
17:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:50 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:50 INFO  : Memory regions updated for context APU
17:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:50 INFO  : 'con' command is executed.
17:12:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:12:50 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:16:43 INFO  : Disconnected from the channel tcfchan#46.
17:16:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:16:44 INFO  : 'fpga -state' command is executed.
17:16:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:16:44 INFO  : 'jtag frequency' command is executed.
17:16:44 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:44 INFO  : Context for 'APU' is selected.
17:16:44 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:16:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:44 INFO  : Context for 'APU' is selected.
17:16:44 INFO  : 'stop' command is executed.
17:16:45 INFO  : 'ps7_init' command is executed.
17:16:45 INFO  : 'ps7_post_config' command is executed.
17:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:45 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:45 INFO  : Memory regions updated for context APU
17:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:45 INFO  : 'con' command is executed.
17:16:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:16:45 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:17:39 INFO  : Disconnected from the channel tcfchan#47.
17:17:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:17:40 INFO  : 'fpga -state' command is executed.
17:17:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:40 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:17:40 INFO  : 'jtag frequency' command is executed.
17:17:40 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:40 INFO  : Context for 'APU' is selected.
17:17:40 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:17:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:40 INFO  : Context for 'APU' is selected.
17:17:40 INFO  : 'stop' command is executed.
17:17:41 INFO  : 'ps7_init' command is executed.
17:17:41 INFO  : 'ps7_post_config' command is executed.
17:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:41 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:41 INFO  : Memory regions updated for context APU
17:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:41 INFO  : 'con' command is executed.
17:17:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:17:41 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:31:00 INFO  : Disconnected from the channel tcfchan#48.
17:31:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:31:01 INFO  : 'fpga -state' command is executed.
17:31:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:31:01 INFO  : 'jtag frequency' command is executed.
17:31:01 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:02 INFO  : Context for 'APU' is selected.
17:31:02 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:31:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:02 INFO  : Context for 'APU' is selected.
17:31:02 INFO  : 'stop' command is executed.
17:31:02 INFO  : 'ps7_init' command is executed.
17:31:02 INFO  : 'ps7_post_config' command is executed.
17:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:02 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:02 INFO  : Memory regions updated for context APU
17:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:02 INFO  : 'con' command is executed.
17:31:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:31:02 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:31:09 INFO  : Disconnected from the channel tcfchan#49.
17:31:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:31:10 INFO  : 'fpga -state' command is executed.
17:31:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:31:10 INFO  : 'jtag frequency' command is executed.
17:31:10 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:10 INFO  : Context for 'APU' is selected.
17:31:10 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:31:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:10 INFO  : Context for 'APU' is selected.
17:31:10 INFO  : 'stop' command is executed.
17:31:11 INFO  : 'ps7_init' command is executed.
17:31:11 INFO  : 'ps7_post_config' command is executed.
17:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:11 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:11 INFO  : Memory regions updated for context APU
17:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:11 INFO  : 'con' command is executed.
17:31:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:31:11 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:33:40 INFO  : Disconnected from the channel tcfchan#50.
17:33:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:33:41 INFO  : 'fpga -state' command is executed.
17:33:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:33:41 INFO  : 'jtag frequency' command is executed.
17:33:41 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:41 INFO  : Context for 'APU' is selected.
17:33:41 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:33:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:41 INFO  : Context for 'APU' is selected.
17:33:41 INFO  : 'stop' command is executed.
17:33:42 INFO  : 'ps7_init' command is executed.
17:33:42 INFO  : 'ps7_post_config' command is executed.
17:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:42 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:42 INFO  : Memory regions updated for context APU
17:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:42 INFO  : 'con' command is executed.
17:33:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:33:42 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:34:32 INFO  : Disconnected from the channel tcfchan#51.
17:34:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:34:33 INFO  : 'fpga -state' command is executed.
17:34:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:34:33 INFO  : 'jtag frequency' command is executed.
17:34:33 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:33 INFO  : Context for 'APU' is selected.
17:34:33 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:33 INFO  : Context for 'APU' is selected.
17:34:34 INFO  : 'stop' command is executed.
17:34:34 INFO  : 'ps7_init' command is executed.
17:34:34 INFO  : 'ps7_post_config' command is executed.
17:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:34 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:34 INFO  : Memory regions updated for context APU
17:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:34 INFO  : 'con' command is executed.
17:34:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:34:34 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:34:49 INFO  : Disconnected from the channel tcfchan#52.
17:34:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:34:50 INFO  : 'fpga -state' command is executed.
17:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:50 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:34:50 INFO  : 'jtag frequency' command is executed.
17:34:50 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:50 INFO  : Context for 'APU' is selected.
17:34:50 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:50 INFO  : Context for 'APU' is selected.
17:34:50 INFO  : 'stop' command is executed.
17:34:50 INFO  : 'ps7_init' command is executed.
17:34:51 INFO  : 'ps7_post_config' command is executed.
17:34:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:51 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:51 INFO  : Memory regions updated for context APU
17:34:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:51 INFO  : 'con' command is executed.
17:34:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:34:51 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:35:28 INFO  : Disconnected from the channel tcfchan#53.
17:35:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:35:29 INFO  : 'fpga -state' command is executed.
17:35:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:29 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:35:29 INFO  : 'jtag frequency' command is executed.
17:35:29 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:29 INFO  : Context for 'APU' is selected.
17:35:29 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:35:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:29 INFO  : Context for 'APU' is selected.
17:35:29 INFO  : 'stop' command is executed.
17:35:30 INFO  : 'ps7_init' command is executed.
17:35:30 INFO  : 'ps7_post_config' command is executed.
17:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:30 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:30 INFO  : Memory regions updated for context APU
17:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:30 INFO  : 'con' command is executed.
17:35:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:35:30 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:40:47 INFO  : Disconnected from the channel tcfchan#54.
17:40:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:40:48 INFO  : 'fpga -state' command is executed.
17:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:40:48 INFO  : 'jtag frequency' command is executed.
17:40:48 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:40:48 INFO  : Context for 'APU' is selected.
17:40:48 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:40:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:48 INFO  : Context for 'APU' is selected.
17:40:48 INFO  : 'stop' command is executed.
17:40:48 INFO  : 'ps7_init' command is executed.
17:40:48 INFO  : 'ps7_post_config' command is executed.
17:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:49 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:49 INFO  : Memory regions updated for context APU
17:40:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:49 INFO  : 'con' command is executed.
17:40:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:40:49 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:44:16 INFO  : Disconnected from the channel tcfchan#55.
17:44:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:44:17 INFO  : 'fpga -state' command is executed.
17:44:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:44:17 INFO  : 'jtag frequency' command is executed.
17:44:17 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:17 INFO  : Context for 'APU' is selected.
17:44:17 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:44:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:18 INFO  : Context for 'APU' is selected.
17:44:18 INFO  : 'stop' command is executed.
17:44:18 INFO  : 'ps7_init' command is executed.
17:44:18 INFO  : 'ps7_post_config' command is executed.
17:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:18 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:18 INFO  : Memory regions updated for context APU
17:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:18 INFO  : 'con' command is executed.
17:44:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:44:18 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
18:05:01 INFO  : Disconnected from the channel tcfchan#56.
18:05:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
18:05:02 INFO  : 'fpga -state' command is executed.
18:05:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
18:05:02 INFO  : 'jtag frequency' command is executed.
18:05:02 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:05:02 INFO  : Context for 'APU' is selected.
18:05:02 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:05:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:02 INFO  : Context for 'APU' is selected.
18:05:02 INFO  : 'stop' command is executed.
18:05:03 INFO  : 'ps7_init' command is executed.
18:05:03 INFO  : 'ps7_post_config' command is executed.
18:05:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:05:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:03 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:03 INFO  : Memory regions updated for context APU
18:05:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:03 INFO  : 'con' command is executed.
18:05:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

18:05:03 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
18:25:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619475167949,  Project:1619471187655
18:25:52 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:26:03 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:26:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:26:09 INFO  : 
18:26:10 INFO  : Updating hardware inferred compiler options for vga_test2.
18:26:10 INFO  : Clearing existing target manager status.
18:26:10 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
18:26:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:26:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:26:42 INFO  : Disconnected from the channel tcfchan#57.
18:26:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
18:26:44 INFO  : 'fpga -state' command is executed.
18:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
18:26:44 INFO  : 'jtag frequency' command is executed.
18:26:44 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:26:44 INFO  : Context for 'APU' is selected.
18:26:44 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:26:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:44 INFO  : Context for 'APU' is selected.
18:26:44 INFO  : 'stop' command is executed.
18:26:44 INFO  : 'ps7_init' command is executed.
18:26:44 INFO  : 'ps7_post_config' command is executed.
18:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:44 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:45 INFO  : Memory regions updated for context APU
18:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:45 INFO  : 'con' command is executed.
18:26:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

18:26:45 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
18:27:10 INFO  : Disconnected from the channel tcfchan#58.
18:27:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
18:27:11 INFO  : 'fpga -state' command is executed.
18:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
18:27:11 INFO  : 'jtag frequency' command is executed.
18:27:11 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:11 INFO  : Context for 'APU' is selected.
18:27:11 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:27:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:11 INFO  : Context for 'APU' is selected.
18:27:11 INFO  : 'stop' command is executed.
18:27:12 INFO  : 'ps7_init' command is executed.
18:27:12 INFO  : 'ps7_post_config' command is executed.
18:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:12 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:12 INFO  : Memory regions updated for context APU
18:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:12 INFO  : 'con' command is executed.
18:27:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

18:27:12 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
18:27:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
18:27:16 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:27:33 INFO  : Disconnected from the channel tcfchan#59.
18:27:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
18:27:34 INFO  : 'fpga -state' command is executed.
18:27:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
18:27:35 INFO  : 'jtag frequency' command is executed.
18:27:35 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:35 INFO  : Context for 'APU' is selected.
18:27:35 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:27:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:35 INFO  : Context for 'APU' is selected.
18:27:35 INFO  : 'stop' command is executed.
18:27:36 INFO  : 'ps7_init' command is executed.
18:27:36 INFO  : 'ps7_post_config' command is executed.
18:27:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:27:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:39 ERROR : Memory write error at 0x100000. AP transaction timeout
18:27:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

18:27:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
18:27:49 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:27:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
18:27:59 INFO  : 'fpga -state' command is executed.
18:27:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
18:27:59 INFO  : 'jtag frequency' command is executed.
18:27:59 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:59 INFO  : Context for 'APU' is selected.
18:27:59 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:27:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:59 INFO  : Context for 'APU' is selected.
18:27:59 INFO  : 'stop' command is executed.
18:28:00 INFO  : 'ps7_init' command is executed.
18:28:00 INFO  : 'ps7_post_config' command is executed.
18:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:00 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:00 INFO  : Memory regions updated for context APU
18:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:00 INFO  : 'con' command is executed.
18:28:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

18:28:00 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
18:44:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619477006989,  Project:1619475167949
18:44:13 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:44:15 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:44:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:44:20 INFO  : 
18:44:21 INFO  : Updating hardware inferred compiler options for vga_test2.
18:44:21 INFO  : Clearing existing target manager status.
18:44:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:44:22 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:48:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
18:48:15 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:48:29 INFO  : Disconnected from the channel tcfchan#60.
18:48:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
18:48:30 INFO  : 'fpga -state' command is executed.
18:48:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
18:48:30 INFO  : 'jtag frequency' command is executed.
18:48:30 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:30 INFO  : Context for 'APU' is selected.
18:48:30 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:48:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:30 INFO  : Context for 'APU' is selected.
18:48:31 INFO  : 'stop' command is executed.
18:48:32 INFO  : 'ps7_init' command is executed.
18:48:32 INFO  : 'ps7_post_config' command is executed.
18:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:34 ERROR : Memory write error at 0x100000. AP transaction timeout
18:48:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

18:50:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
18:50:50 INFO  : 'fpga -state' command is executed.
18:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
18:50:52 INFO  : 'jtag frequency' command is executed.
18:50:52 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:52 INFO  : Context for 'APU' is selected.
18:50:52 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:50:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:52 INFO  : Context for 'APU' is selected.
18:50:52 INFO  : 'stop' command is executed.
18:50:52 INFO  : 'ps7_init' command is executed.
18:50:52 INFO  : 'ps7_post_config' command is executed.
18:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:52 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:52 INFO  : Memory regions updated for context APU
18:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:53 INFO  : 'con' command is executed.
18:50:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

18:50:53 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
18:51:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
18:51:02 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:51:06 INFO  : Disconnected from the channel tcfchan#61.
18:51:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
18:51:07 INFO  : 'fpga -state' command is executed.
18:51:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
18:51:07 INFO  : 'jtag frequency' command is executed.
18:51:07 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:07 INFO  : Context for 'APU' is selected.
18:51:07 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:51:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:07 INFO  : Context for 'APU' is selected.
18:51:07 INFO  : 'stop' command is executed.
18:51:08 INFO  : 'ps7_init' command is executed.
18:51:08 INFO  : 'ps7_post_config' command is executed.
18:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:08 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:08 INFO  : Memory regions updated for context APU
18:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:08 INFO  : 'con' command is executed.
18:51:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

18:51:08 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
20:04:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619481878173,  Project:1619477006989
20:04:57 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:04:58 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:05:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:05:04 INFO  : 
20:05:05 INFO  : Updating hardware inferred compiler options for vga_test2.
20:05:05 INFO  : Clearing existing target manager status.
20:05:05 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:05:07 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:05:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
20:05:38 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:05:43 INFO  : Disconnected from the channel tcfchan#62.
20:05:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
20:05:44 INFO  : 'fpga -state' command is executed.
20:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
20:05:44 INFO  : 'jtag frequency' command is executed.
20:05:44 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:44 INFO  : Context for 'APU' is selected.
20:05:44 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:05:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:44 INFO  : Context for 'APU' is selected.
20:05:45 INFO  : 'stop' command is executed.
20:05:45 INFO  : 'ps7_init' command is executed.
20:05:45 INFO  : 'ps7_post_config' command is executed.
20:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:45 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:45 INFO  : Memory regions updated for context APU
20:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:45 INFO  : 'con' command is executed.
20:05:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

20:05:45 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
07:51:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619524253942,  Project:1619481878173
07:51:22 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:51:25 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
07:51:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:51:30 INFO  : 
07:51:31 INFO  : Updating hardware inferred compiler options for vga_test2.
07:51:31 INFO  : Clearing existing target manager status.
07:51:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:51:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:52:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
07:52:05 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:52:10 INFO  : Disconnected from the channel tcfchan#63.
07:52:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
07:52:11 INFO  : 'fpga -state' command is executed.
07:52:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:52:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
07:52:11 INFO  : 'jtag frequency' command is executed.
07:52:11 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:52:11 INFO  : Context for 'APU' is selected.
07:52:11 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:52:11 INFO  : 'configparams force-mem-access 1' command is executed.
07:52:11 INFO  : Context for 'APU' is selected.
07:52:12 INFO  : 'stop' command is executed.
07:52:13 INFO  : 'ps7_init' command is executed.
07:52:13 INFO  : 'ps7_post_config' command is executed.
07:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:52:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:52:15 ERROR : Memory write error at 0x100000. AP transaction timeout
07:52:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

07:52:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:52:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
07:52:32 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:52:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
07:52:35 INFO  : 'fpga -state' command is executed.
07:52:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:52:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
07:52:35 INFO  : 'jtag frequency' command is executed.
07:52:35 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:52:35 INFO  : Context for 'APU' is selected.
07:52:35 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:52:35 INFO  : 'configparams force-mem-access 1' command is executed.
07:52:35 INFO  : Context for 'APU' is selected.
07:52:35 INFO  : 'stop' command is executed.
07:52:36 INFO  : 'ps7_init' command is executed.
07:52:36 INFO  : 'ps7_post_config' command is executed.
07:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:52:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:52:36 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:52:36 INFO  : 'configparams force-mem-access 0' command is executed.
07:52:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

07:52:36 INFO  : Memory regions updated for context APU
07:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:52:36 INFO  : 'con' command is executed.
07:52:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

07:52:36 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:01:39 INFO  : Disconnected from the channel tcfchan#64.
08:01:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:01:40 INFO  : 'fpga -state' command is executed.
08:01:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:01:40 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:01:40 INFO  : 'jtag frequency' command is executed.
08:01:40 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:01:40 INFO  : Context for 'APU' is selected.
08:01:40 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:01:40 INFO  : 'configparams force-mem-access 1' command is executed.
08:01:40 INFO  : Context for 'APU' is selected.
08:01:40 INFO  : 'stop' command is executed.
08:01:41 INFO  : 'ps7_init' command is executed.
08:01:41 INFO  : 'ps7_post_config' command is executed.
08:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:01:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:01:41 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:01:41 INFO  : 'configparams force-mem-access 0' command is executed.
08:01:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:01:41 INFO  : Memory regions updated for context APU
08:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:01:41 INFO  : 'con' command is executed.
08:01:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:01:41 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:02:10 INFO  : Disconnected from the channel tcfchan#65.
08:02:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:02:11 INFO  : 'fpga -state' command is executed.
08:02:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:02:12 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:02:12 INFO  : 'jtag frequency' command is executed.
08:02:12 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:02:12 INFO  : Context for 'APU' is selected.
08:02:12 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:02:12 INFO  : 'configparams force-mem-access 1' command is executed.
08:02:12 INFO  : Context for 'APU' is selected.
08:02:12 INFO  : 'stop' command is executed.
08:02:12 INFO  : 'ps7_init' command is executed.
08:02:12 INFO  : 'ps7_post_config' command is executed.
08:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:02:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:02:12 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:02:12 INFO  : 'configparams force-mem-access 0' command is executed.
08:02:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:02:12 INFO  : Memory regions updated for context APU
08:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:02:13 INFO  : 'con' command is executed.
08:02:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:02:13 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:03:43 INFO  : Disconnected from the channel tcfchan#66.
08:03:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:03:44 INFO  : 'fpga -state' command is executed.
08:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:03:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:03:44 INFO  : 'jtag frequency' command is executed.
08:03:44 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:03:44 INFO  : Context for 'APU' is selected.
08:03:44 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:03:44 INFO  : 'configparams force-mem-access 1' command is executed.
08:03:44 INFO  : Context for 'APU' is selected.
08:03:44 INFO  : 'stop' command is executed.
08:03:45 INFO  : 'ps7_init' command is executed.
08:03:45 INFO  : 'ps7_post_config' command is executed.
08:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:03:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:03:45 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:03:45 INFO  : 'configparams force-mem-access 0' command is executed.
08:03:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:03:45 INFO  : Memory regions updated for context APU
08:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:03:45 INFO  : 'con' command is executed.
08:03:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:03:45 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:04:14 INFO  : Disconnected from the channel tcfchan#67.
08:04:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:04:15 INFO  : 'fpga -state' command is executed.
08:04:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:04:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:04:15 INFO  : 'jtag frequency' command is executed.
08:04:15 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:04:15 INFO  : Context for 'APU' is selected.
08:04:15 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:04:15 INFO  : 'configparams force-mem-access 1' command is executed.
08:04:15 INFO  : Context for 'APU' is selected.
08:04:15 INFO  : 'stop' command is executed.
08:04:15 INFO  : 'ps7_init' command is executed.
08:04:15 INFO  : 'ps7_post_config' command is executed.
08:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:04:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:04:16 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:04:16 INFO  : 'configparams force-mem-access 0' command is executed.
08:04:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:04:16 INFO  : Memory regions updated for context APU
08:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:04:16 INFO  : 'con' command is executed.
08:04:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:04:16 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:05:42 INFO  : Disconnected from the channel tcfchan#68.
08:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:05:43 INFO  : 'fpga -state' command is executed.
08:05:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:05:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:05:44 INFO  : 'jtag frequency' command is executed.
08:05:44 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:05:44 INFO  : Context for 'APU' is selected.
08:05:44 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:05:44 INFO  : 'configparams force-mem-access 1' command is executed.
08:05:44 INFO  : Context for 'APU' is selected.
08:05:44 INFO  : 'stop' command is executed.
08:05:44 INFO  : 'ps7_init' command is executed.
08:05:44 INFO  : 'ps7_post_config' command is executed.
08:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:05:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:05:44 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:05:44 INFO  : 'configparams force-mem-access 0' command is executed.
08:05:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:05:44 INFO  : Memory regions updated for context APU
08:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:05:45 INFO  : 'con' command is executed.
08:05:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:05:45 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:06:14 INFO  : Disconnected from the channel tcfchan#69.
08:06:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:06:15 INFO  : 'fpga -state' command is executed.
08:06:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:06:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:06:15 INFO  : 'jtag frequency' command is executed.
08:06:15 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:06:15 INFO  : Context for 'APU' is selected.
08:06:15 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:06:15 INFO  : 'configparams force-mem-access 1' command is executed.
08:06:15 INFO  : Context for 'APU' is selected.
08:06:15 INFO  : 'stop' command is executed.
08:06:16 INFO  : 'ps7_init' command is executed.
08:06:16 INFO  : 'ps7_post_config' command is executed.
08:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:06:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:06:16 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:06:16 INFO  : 'configparams force-mem-access 0' command is executed.
08:06:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:06:16 INFO  : Memory regions updated for context APU
08:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:06:16 INFO  : 'con' command is executed.
08:06:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:06:16 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:06:42 INFO  : Disconnected from the channel tcfchan#70.
08:06:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:06:43 INFO  : 'fpga -state' command is executed.
08:06:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:06:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:06:43 INFO  : 'jtag frequency' command is executed.
08:06:43 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:06:43 INFO  : Context for 'APU' is selected.
08:06:43 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:06:43 INFO  : 'configparams force-mem-access 1' command is executed.
08:06:43 INFO  : Context for 'APU' is selected.
08:06:43 INFO  : 'stop' command is executed.
08:06:44 INFO  : 'ps7_init' command is executed.
08:06:44 INFO  : 'ps7_post_config' command is executed.
08:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:06:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:06:44 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:06:44 INFO  : 'configparams force-mem-access 0' command is executed.
08:06:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:06:44 INFO  : Memory regions updated for context APU
08:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:06:44 INFO  : 'con' command is executed.
08:06:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:06:44 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:07:01 INFO  : Disconnected from the channel tcfchan#71.
08:07:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:07:02 INFO  : 'fpga -state' command is executed.
08:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:07:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:07:03 INFO  : 'jtag frequency' command is executed.
08:07:03 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:07:03 INFO  : Context for 'APU' is selected.
08:07:03 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:07:03 INFO  : 'configparams force-mem-access 1' command is executed.
08:07:03 INFO  : Context for 'APU' is selected.
08:07:03 INFO  : 'stop' command is executed.
08:07:03 INFO  : 'ps7_init' command is executed.
08:07:03 INFO  : 'ps7_post_config' command is executed.
08:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:07:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:07:03 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:07:03 INFO  : 'configparams force-mem-access 0' command is executed.
08:07:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:07:04 INFO  : Memory regions updated for context APU
08:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:07:04 INFO  : 'con' command is executed.
08:07:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:07:04 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:07:50 INFO  : Disconnected from the channel tcfchan#72.
08:07:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:07:51 INFO  : 'fpga -state' command is executed.
08:07:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:07:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:07:51 INFO  : 'jtag frequency' command is executed.
08:07:51 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:07:51 INFO  : Context for 'APU' is selected.
08:07:51 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:07:51 INFO  : 'configparams force-mem-access 1' command is executed.
08:07:51 INFO  : Context for 'APU' is selected.
08:07:51 INFO  : 'stop' command is executed.
08:07:52 INFO  : 'ps7_init' command is executed.
08:07:52 INFO  : 'ps7_post_config' command is executed.
08:07:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:07:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:07:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:07:52 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:07:52 INFO  : 'configparams force-mem-access 0' command is executed.
08:07:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:07:52 INFO  : Memory regions updated for context APU
08:07:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:07:52 INFO  : 'con' command is executed.
08:07:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:07:52 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:08:32 INFO  : Disconnected from the channel tcfchan#73.
08:08:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:08:33 INFO  : 'fpga -state' command is executed.
08:08:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:08:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:08:33 INFO  : 'jtag frequency' command is executed.
08:08:33 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:08:33 INFO  : Context for 'APU' is selected.
08:08:33 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:08:33 INFO  : 'configparams force-mem-access 1' command is executed.
08:08:33 INFO  : Context for 'APU' is selected.
08:08:33 INFO  : 'stop' command is executed.
08:08:33 INFO  : 'ps7_init' command is executed.
08:08:33 INFO  : 'ps7_post_config' command is executed.
08:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:08:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:08:34 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:08:34 INFO  : 'configparams force-mem-access 0' command is executed.
08:08:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:08:34 INFO  : Memory regions updated for context APU
08:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:08:34 INFO  : 'con' command is executed.
08:08:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:08:34 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:13:22 INFO  : Disconnected from the channel tcfchan#74.
08:13:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:13:23 INFO  : 'fpga -state' command is executed.
08:13:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:13:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:13:23 INFO  : 'jtag frequency' command is executed.
08:13:23 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:13:23 INFO  : Context for 'APU' is selected.
08:13:23 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:13:23 INFO  : 'configparams force-mem-access 1' command is executed.
08:13:23 INFO  : Context for 'APU' is selected.
08:13:23 INFO  : 'stop' command is executed.
08:13:23 INFO  : 'ps7_init' command is executed.
08:13:23 INFO  : 'ps7_post_config' command is executed.
08:13:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:13:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:24 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:13:24 INFO  : 'configparams force-mem-access 0' command is executed.
08:13:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:13:24 INFO  : Memory regions updated for context APU
08:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:24 INFO  : 'con' command is executed.
08:13:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:13:24 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:13:46 INFO  : Disconnected from the channel tcfchan#75.
08:13:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:13:47 INFO  : 'fpga -state' command is executed.
08:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:13:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:13:48 INFO  : 'jtag frequency' command is executed.
08:13:48 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:13:48 INFO  : Context for 'APU' is selected.
08:13:48 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:13:48 INFO  : 'configparams force-mem-access 1' command is executed.
08:13:48 INFO  : Context for 'APU' is selected.
08:13:48 INFO  : 'stop' command is executed.
08:13:48 INFO  : 'ps7_init' command is executed.
08:13:48 INFO  : 'ps7_post_config' command is executed.
08:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:48 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:13:48 INFO  : 'configparams force-mem-access 0' command is executed.
08:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:13:48 INFO  : Memory regions updated for context APU
08:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:48 INFO  : 'con' command is executed.
08:13:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:13:48 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:14:07 INFO  : Disconnected from the channel tcfchan#76.
08:14:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:14:09 INFO  : 'fpga -state' command is executed.
08:14:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:14:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:14:09 INFO  : 'jtag frequency' command is executed.
08:14:09 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:14:09 INFO  : Context for 'APU' is selected.
08:14:09 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:14:09 INFO  : 'configparams force-mem-access 1' command is executed.
08:14:09 INFO  : Context for 'APU' is selected.
08:14:09 INFO  : 'stop' command is executed.
08:14:09 INFO  : 'ps7_init' command is executed.
08:14:09 INFO  : 'ps7_post_config' command is executed.
08:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:09 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:14:09 INFO  : 'configparams force-mem-access 0' command is executed.
08:14:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:14:10 INFO  : Memory regions updated for context APU
08:14:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:10 INFO  : 'con' command is executed.
08:14:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:14:10 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:14:23 INFO  : Disconnected from the channel tcfchan#77.
08:14:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:14:24 INFO  : 'fpga -state' command is executed.
08:14:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:14:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:14:24 INFO  : 'jtag frequency' command is executed.
08:14:24 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:14:24 INFO  : Context for 'APU' is selected.
08:14:24 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:14:24 INFO  : 'configparams force-mem-access 1' command is executed.
08:14:24 INFO  : Context for 'APU' is selected.
08:14:24 INFO  : 'stop' command is executed.
08:14:25 INFO  : 'ps7_init' command is executed.
08:14:25 INFO  : 'ps7_post_config' command is executed.
08:14:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:14:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:25 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:14:25 INFO  : 'configparams force-mem-access 0' command is executed.
08:14:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:14:25 INFO  : Memory regions updated for context APU
08:14:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:25 INFO  : 'con' command is executed.
08:14:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:14:25 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:14:39 INFO  : Disconnected from the channel tcfchan#78.
08:14:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:14:41 INFO  : 'fpga -state' command is executed.
08:14:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:14:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:14:41 INFO  : 'jtag frequency' command is executed.
08:14:41 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:14:41 INFO  : Context for 'APU' is selected.
08:14:41 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:14:41 INFO  : 'configparams force-mem-access 1' command is executed.
08:14:41 INFO  : Context for 'APU' is selected.
08:14:41 INFO  : 'stop' command is executed.
08:14:41 INFO  : 'ps7_init' command is executed.
08:14:41 INFO  : 'ps7_post_config' command is executed.
08:14:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:14:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:42 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:14:42 INFO  : 'configparams force-mem-access 0' command is executed.
08:14:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:14:42 INFO  : Memory regions updated for context APU
08:14:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:42 INFO  : 'con' command is executed.
08:14:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:14:42 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:15:26 INFO  : Disconnected from the channel tcfchan#79.
08:15:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:15:27 INFO  : 'fpga -state' command is executed.
08:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:15:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:15:28 INFO  : 'jtag frequency' command is executed.
08:15:28 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:15:28 INFO  : Context for 'APU' is selected.
08:15:28 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:15:28 INFO  : 'configparams force-mem-access 1' command is executed.
08:15:28 INFO  : Context for 'APU' is selected.
08:15:28 INFO  : 'stop' command is executed.
08:15:28 INFO  : 'ps7_init' command is executed.
08:15:28 INFO  : 'ps7_post_config' command is executed.
08:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:28 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:15:28 INFO  : 'configparams force-mem-access 0' command is executed.
08:15:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:15:28 INFO  : Memory regions updated for context APU
08:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:29 INFO  : 'con' command is executed.
08:15:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:15:29 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:15:52 INFO  : Disconnected from the channel tcfchan#80.
08:15:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:15:53 INFO  : 'fpga -state' command is executed.
08:15:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:15:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:15:53 INFO  : 'jtag frequency' command is executed.
08:15:53 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:15:53 INFO  : Context for 'APU' is selected.
08:15:53 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:15:53 INFO  : 'configparams force-mem-access 1' command is executed.
08:15:53 INFO  : Context for 'APU' is selected.
08:15:53 INFO  : 'stop' command is executed.
08:15:53 INFO  : 'ps7_init' command is executed.
08:15:53 INFO  : 'ps7_post_config' command is executed.
08:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:54 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:15:54 INFO  : 'configparams force-mem-access 0' command is executed.
08:15:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:15:54 INFO  : Memory regions updated for context APU
08:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:54 INFO  : 'con' command is executed.
08:15:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:15:54 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:16:35 INFO  : Disconnected from the channel tcfchan#81.
08:16:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:16:36 INFO  : 'fpga -state' command is executed.
08:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:16:36 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:16:36 INFO  : 'jtag frequency' command is executed.
08:16:36 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:16:36 INFO  : Context for 'APU' is selected.
08:16:37 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:16:37 INFO  : 'configparams force-mem-access 1' command is executed.
08:16:37 INFO  : Context for 'APU' is selected.
08:16:37 INFO  : 'stop' command is executed.
08:16:37 INFO  : 'ps7_init' command is executed.
08:16:37 INFO  : 'ps7_post_config' command is executed.
08:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:16:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:16:37 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:16:37 INFO  : 'configparams force-mem-access 0' command is executed.
08:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:16:37 INFO  : Memory regions updated for context APU
08:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:16:37 INFO  : 'con' command is executed.
08:16:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:16:37 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:21:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619525520595,  Project:1619524253942
08:21:29 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:21:37 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
08:21:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:21:45 INFO  : 
08:21:46 INFO  : Updating hardware inferred compiler options for vga_test2.
08:21:46 INFO  : Clearing existing target manager status.
08:21:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
08:21:47 WARN  : Linker script will not be updated automatically. Users need to update it manually.
08:22:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:22:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:22:24 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:22:33 INFO  : Disconnected from the channel tcfchan#82.
08:22:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:22:34 INFO  : 'fpga -state' command is executed.
08:22:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:22:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:22:35 INFO  : 'jtag frequency' command is executed.
08:22:35 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:22:35 INFO  : Context for 'APU' is selected.
08:22:35 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:22:35 INFO  : 'configparams force-mem-access 1' command is executed.
08:22:35 INFO  : Context for 'APU' is selected.
08:22:35 INFO  : 'stop' command is executed.
08:22:35 INFO  : 'ps7_init' command is executed.
08:22:35 INFO  : 'ps7_post_config' command is executed.
08:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:22:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:22:35 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:22:35 INFO  : 'configparams force-mem-access 0' command is executed.
08:22:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:22:35 INFO  : Memory regions updated for context APU
08:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:22:35 INFO  : 'con' command is executed.
08:22:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:22:35 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:23:48 INFO  : Disconnected from the channel tcfchan#83.
08:23:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:23:49 INFO  : 'fpga -state' command is executed.
08:23:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:23:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:23:49 INFO  : 'jtag frequency' command is executed.
08:23:49 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:23:49 INFO  : Context for 'APU' is selected.
08:23:49 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:23:49 INFO  : 'configparams force-mem-access 1' command is executed.
08:23:49 INFO  : Context for 'APU' is selected.
08:23:49 INFO  : 'stop' command is executed.
08:23:49 INFO  : 'ps7_init' command is executed.
08:23:49 INFO  : 'ps7_post_config' command is executed.
08:23:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:23:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:23:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:23:50 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:23:50 INFO  : 'configparams force-mem-access 0' command is executed.
08:23:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:23:50 INFO  : Memory regions updated for context APU
08:23:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:23:50 INFO  : 'con' command is executed.
08:23:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:23:50 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:24:19 INFO  : Disconnected from the channel tcfchan#84.
08:24:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:24:20 INFO  : 'fpga -state' command is executed.
08:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:24:21 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:24:21 INFO  : 'jtag frequency' command is executed.
08:24:21 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:24:21 INFO  : Context for 'APU' is selected.
08:24:21 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:24:21 INFO  : 'configparams force-mem-access 1' command is executed.
08:24:21 INFO  : Context for 'APU' is selected.
08:24:21 INFO  : 'stop' command is executed.
08:24:21 INFO  : 'ps7_init' command is executed.
08:24:21 INFO  : 'ps7_post_config' command is executed.
08:24:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:24:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:24:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:24:21 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:24:21 INFO  : 'configparams force-mem-access 0' command is executed.
08:24:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:24:22 INFO  : Memory regions updated for context APU
08:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:24:22 INFO  : 'con' command is executed.
08:24:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:24:22 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:39:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619527149649,  Project:1619525520595
08:39:37 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:39:40 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
08:39:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:39:46 INFO  : 
08:39:46 INFO  : Updating hardware inferred compiler options for vga_test2.
08:39:46 INFO  : Clearing existing target manager status.
08:39:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
08:39:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
08:40:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:40:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:40:18 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:40:24 INFO  : Disconnected from the channel tcfchan#85.
08:40:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:40:26 INFO  : 'fpga -state' command is executed.
08:40:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:40:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:40:26 INFO  : 'jtag frequency' command is executed.
08:40:26 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:40:26 INFO  : Context for 'APU' is selected.
08:40:26 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:40:26 INFO  : 'configparams force-mem-access 1' command is executed.
08:40:26 INFO  : Context for 'APU' is selected.
08:40:26 INFO  : 'stop' command is executed.
08:40:27 INFO  : 'ps7_init' command is executed.
08:40:27 INFO  : 'ps7_post_config' command is executed.
08:40:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:40:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:40:30 ERROR : Memory write error at 0x100000. AP transaction timeout
08:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

08:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:40:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:40:39 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:41:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:41:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:41:15 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:41:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:41:18 INFO  : 'fpga -state' command is executed.
08:41:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:41:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:41:19 INFO  : 'jtag frequency' command is executed.
08:41:19 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:41:19 INFO  : Context for 'APU' is selected.
08:41:19 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:41:19 INFO  : 'configparams force-mem-access 1' command is executed.
08:41:19 INFO  : Context for 'APU' is selected.
08:41:19 INFO  : 'stop' command is executed.
08:41:19 INFO  : 'ps7_init' command is executed.
08:41:19 INFO  : 'ps7_post_config' command is executed.
08:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:41:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:41:20 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:41:20 INFO  : 'configparams force-mem-access 0' command is executed.
08:41:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:41:20 INFO  : Memory regions updated for context APU
08:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:41:20 INFO  : 'con' command is executed.
08:41:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:41:20 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:42:00 INFO  : Disconnected from the channel tcfchan#86.
08:42:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:42:01 INFO  : 'fpga -state' command is executed.
08:42:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:42:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:42:01 INFO  : 'jtag frequency' command is executed.
08:42:01 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:42:01 INFO  : Context for 'APU' is selected.
08:42:01 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:42:01 INFO  : 'configparams force-mem-access 1' command is executed.
08:42:01 INFO  : Context for 'APU' is selected.
08:42:01 INFO  : 'stop' command is executed.
08:42:02 INFO  : 'ps7_init' command is executed.
08:42:02 INFO  : 'ps7_post_config' command is executed.
08:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:02 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:42:02 INFO  : 'configparams force-mem-access 0' command is executed.
08:42:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:42:02 INFO  : Memory regions updated for context APU
08:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:02 INFO  : 'con' command is executed.
08:42:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:42:02 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
08:44:04 INFO  : Disconnected from the channel tcfchan#87.
08:44:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
08:44:05 INFO  : 'fpga -state' command is executed.
08:44:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:44:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
08:44:05 INFO  : 'jtag frequency' command is executed.
08:44:05 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:44:05 INFO  : Context for 'APU' is selected.
08:44:05 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:44:05 INFO  : 'configparams force-mem-access 1' command is executed.
08:44:05 INFO  : Context for 'APU' is selected.
08:44:05 INFO  : 'stop' command is executed.
08:44:06 INFO  : 'ps7_init' command is executed.
08:44:06 INFO  : 'ps7_post_config' command is executed.
08:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:44:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:44:06 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:44:06 INFO  : 'configparams force-mem-access 0' command is executed.
08:44:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

08:44:06 INFO  : Memory regions updated for context APU
08:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:44:06 INFO  : 'con' command is executed.
08:44:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

08:44:06 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:07:38 INFO  : Disconnected from the channel tcfchan#88.
09:07:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:07:39 INFO  : 'fpga -state' command is executed.
09:07:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:07:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:07:39 INFO  : 'jtag frequency' command is executed.
09:07:39 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:07:39 INFO  : Context for 'APU' is selected.
09:07:39 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:07:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:07:39 INFO  : Context for 'APU' is selected.
09:07:39 INFO  : 'stop' command is executed.
09:07:39 INFO  : 'ps7_init' command is executed.
09:07:39 INFO  : 'ps7_post_config' command is executed.
09:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:07:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:07:40 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:07:40 INFO  : 'configparams force-mem-access 0' command is executed.
09:07:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:07:40 INFO  : Memory regions updated for context APU
09:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:07:40 INFO  : 'con' command is executed.
09:07:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:07:40 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:11:13 INFO  : Disconnected from the channel tcfchan#89.
09:11:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:11:14 INFO  : 'fpga -state' command is executed.
09:11:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:11:15 INFO  : 'jtag frequency' command is executed.
09:11:15 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:11:15 INFO  : Context for 'APU' is selected.
09:11:15 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:11:15 INFO  : 'configparams force-mem-access 1' command is executed.
09:11:15 INFO  : Context for 'APU' is selected.
09:11:15 INFO  : 'stop' command is executed.
09:11:15 INFO  : 'ps7_init' command is executed.
09:11:15 INFO  : 'ps7_post_config' command is executed.
09:11:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:11:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:15 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:11:15 INFO  : 'configparams force-mem-access 0' command is executed.
09:11:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:11:15 INFO  : Memory regions updated for context APU
09:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:16 INFO  : 'con' command is executed.
09:11:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:11:16 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:11:30 INFO  : Disconnected from the channel tcfchan#90.
09:11:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:11:32 INFO  : 'fpga -state' command is executed.
09:11:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:11:32 INFO  : 'jtag frequency' command is executed.
09:11:32 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:11:32 INFO  : Context for 'APU' is selected.
09:11:32 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:11:32 INFO  : 'configparams force-mem-access 1' command is executed.
09:11:32 INFO  : Context for 'APU' is selected.
09:11:32 INFO  : 'stop' command is executed.
09:11:32 INFO  : 'ps7_init' command is executed.
09:11:32 INFO  : 'ps7_post_config' command is executed.
09:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:32 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:11:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:11:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:11:33 INFO  : Memory regions updated for context APU
09:11:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:33 INFO  : 'con' command is executed.
09:11:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:11:33 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:13:07 INFO  : Disconnected from the channel tcfchan#91.
09:13:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:13:08 INFO  : 'fpga -state' command is executed.
09:13:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:13:09 INFO  : 'jtag frequency' command is executed.
09:13:09 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:13:09 INFO  : Context for 'APU' is selected.
09:13:09 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:13:09 INFO  : 'configparams force-mem-access 1' command is executed.
09:13:09 INFO  : Context for 'APU' is selected.
09:13:09 INFO  : 'stop' command is executed.
09:13:09 INFO  : 'ps7_init' command is executed.
09:13:09 INFO  : 'ps7_post_config' command is executed.
09:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:09 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:13:09 INFO  : 'configparams force-mem-access 0' command is executed.
09:13:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:13:09 INFO  : Memory regions updated for context APU
09:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:09 INFO  : 'con' command is executed.
09:13:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:13:09 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:45:34 INFO  : Disconnected from the channel tcfchan#92.
14:45:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:45:35 INFO  : 'fpga -state' command is executed.
14:45:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:45:35 INFO  : 'jtag frequency' command is executed.
14:45:35 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:35 INFO  : Context for 'APU' is selected.
14:45:35 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:35 INFO  : Context for 'APU' is selected.
14:45:35 INFO  : 'stop' command is executed.
14:45:35 INFO  : 'ps7_init' command is executed.
14:45:35 INFO  : 'ps7_post_config' command is executed.
14:45:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:45:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:36 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:36 INFO  : Memory regions updated for context APU
14:45:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:36 INFO  : 'con' command is executed.
14:45:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:45:36 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:45:40 INFO  : Disconnected from the channel tcfchan#93.
14:45:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:45:41 INFO  : 'fpga -state' command is executed.
14:45:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:45:42 INFO  : 'jtag frequency' command is executed.
14:45:42 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:42 INFO  : Context for 'APU' is selected.
14:45:42 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:42 INFO  : Context for 'APU' is selected.
14:45:42 INFO  : 'stop' command is executed.
14:45:42 INFO  : 'ps7_init' command is executed.
14:45:42 INFO  : 'ps7_post_config' command is executed.
14:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:42 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:42 INFO  : Memory regions updated for context APU
14:45:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:43 INFO  : 'con' command is executed.
14:45:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:45:43 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:45:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:45:48 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:45:52 INFO  : Disconnected from the channel tcfchan#94.
14:45:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:45:53 INFO  : 'fpga -state' command is executed.
14:45:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:53 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:45:53 INFO  : 'jtag frequency' command is executed.
14:45:53 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:53 INFO  : Context for 'APU' is selected.
14:45:53 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:53 INFO  : Context for 'APU' is selected.
14:45:54 INFO  : 'stop' command is executed.
14:45:55 INFO  : 'ps7_init' command is executed.
14:45:55 INFO  : 'ps7_post_config' command is executed.
14:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:57 ERROR : Memory write error at 0x100000. AP transaction timeout
14:45:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

14:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:46:07 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:46:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:46:10 INFO  : 'fpga -state' command is executed.
14:46:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:46:10 INFO  : 'jtag frequency' command is executed.
14:46:10 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:46:11 INFO  : Context for 'APU' is selected.
14:46:11 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:46:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:11 INFO  : Context for 'APU' is selected.
14:46:11 INFO  : 'stop' command is executed.
14:46:12 INFO  : 'ps7_init' command is executed.
14:46:12 INFO  : 'ps7_post_config' command is executed.
14:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:46:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:14 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:14 INFO  : Memory regions updated for context APU
14:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:14 INFO  : 'con' command is executed.
14:46:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:46:14 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:56:08 INFO  : Disconnected from the channel tcfchan#95.
14:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:56:10 INFO  : 'fpga -state' command is executed.
14:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:56:10 INFO  : 'jtag frequency' command is executed.
14:56:10 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:10 INFO  : Context for 'APU' is selected.
14:56:10 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:56:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:10 INFO  : Context for 'APU' is selected.
14:56:10 INFO  : 'stop' command is executed.
14:56:10 INFO  : 'ps7_init' command is executed.
14:56:10 INFO  : 'ps7_post_config' command is executed.
14:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:10 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:11 INFO  : Memory regions updated for context APU
14:56:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:11 INFO  : 'con' command is executed.
14:56:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:56:11 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:56:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:56:26 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:56:36 INFO  : Disconnected from the channel tcfchan#96.
14:56:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:56:37 INFO  : 'fpga -state' command is executed.
14:56:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:56:37 INFO  : 'jtag frequency' command is executed.
14:56:37 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:37 INFO  : Context for 'APU' is selected.
14:56:37 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:56:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:37 INFO  : Context for 'APU' is selected.
14:56:37 INFO  : 'stop' command is executed.
14:56:39 INFO  : 'ps7_init' command is executed.
14:56:39 INFO  : 'ps7_post_config' command is executed.
14:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:41 ERROR : Memory write error at 0x100000. AP transaction timeout
14:56:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

14:56:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:56:51 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:56:59 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:57:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:57:03 INFO  : 'fpga -state' command is executed.
14:57:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:57:03 INFO  : 'jtag frequency' command is executed.
14:57:03 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:03 INFO  : Context for 'APU' is selected.
14:57:03 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:57:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:03 INFO  : Context for 'APU' is selected.
14:57:03 INFO  : 'stop' command is executed.
14:57:03 INFO  : 'ps7_init' command is executed.
14:57:03 INFO  : 'ps7_post_config' command is executed.
14:57:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:04 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:04 INFO  : Memory regions updated for context APU
14:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:04 INFO  : 'con' command is executed.
14:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:57:04 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:05:48 INFO  : Disconnected from the channel tcfchan#97.
15:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:05:49 INFO  : 'fpga -state' command is executed.
15:05:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:05:49 INFO  : 'jtag frequency' command is executed.
15:05:49 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:49 INFO  : Context for 'APU' is selected.
15:05:49 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:05:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:49 INFO  : Context for 'APU' is selected.
15:05:49 INFO  : 'stop' command is executed.
15:05:50 INFO  : 'ps7_init' command is executed.
15:05:50 INFO  : 'ps7_post_config' command is executed.
15:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:50 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:50 INFO  : Memory regions updated for context APU
15:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:50 INFO  : 'con' command is executed.
15:05:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:05:50 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:06:01 INFO  : Disconnected from the channel tcfchan#98.
15:06:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:06:02 INFO  : 'fpga -state' command is executed.
15:06:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:06:02 INFO  : 'jtag frequency' command is executed.
15:06:02 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:02 INFO  : Context for 'APU' is selected.
15:06:02 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:06:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:02 INFO  : Context for 'APU' is selected.
15:06:02 INFO  : 'stop' command is executed.
15:06:03 INFO  : 'ps7_init' command is executed.
15:06:03 INFO  : 'ps7_post_config' command is executed.
15:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:03 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:03 INFO  : Memory regions updated for context APU
15:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:03 INFO  : 'con' command is executed.
15:06:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:06:03 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:06:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:06:13 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:16 INFO  : Disconnected from the channel tcfchan#99.
15:06:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:06:17 INFO  : 'fpga -state' command is executed.
15:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:06:17 INFO  : 'jtag frequency' command is executed.
15:06:17 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:17 INFO  : Context for 'APU' is selected.
15:06:17 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:06:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:17 INFO  : Context for 'APU' is selected.
15:06:17 INFO  : 'stop' command is executed.
15:06:18 INFO  : 'ps7_init' command is executed.
15:06:18 INFO  : 'ps7_post_config' command is executed.
15:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:18 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:18 INFO  : Memory regions updated for context APU
15:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:18 INFO  : 'con' command is executed.
15:06:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:06:18 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:08:32 INFO  : Disconnected from the channel tcfchan#100.
15:08:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:08:33 INFO  : 'fpga -state' command is executed.
15:08:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:08:33 INFO  : 'jtag frequency' command is executed.
15:08:33 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:33 INFO  : Context for 'APU' is selected.
15:08:33 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:08:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:33 INFO  : Context for 'APU' is selected.
15:08:33 INFO  : 'stop' command is executed.
15:08:34 INFO  : 'ps7_init' command is executed.
15:08:34 INFO  : 'ps7_post_config' command is executed.
15:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:34 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:34 INFO  : Memory regions updated for context APU
15:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:34 INFO  : 'con' command is executed.
15:08:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:08:34 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:08:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:08:44 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:08:47 INFO  : Disconnected from the channel tcfchan#101.
15:08:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:08:48 INFO  : 'fpga -state' command is executed.
15:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:08:48 INFO  : 'jtag frequency' command is executed.
15:08:48 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:48 INFO  : Context for 'APU' is selected.
15:08:48 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:08:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:48 INFO  : Context for 'APU' is selected.
15:08:48 INFO  : 'stop' command is executed.
15:08:48 INFO  : 'ps7_init' command is executed.
15:08:48 INFO  : 'ps7_post_config' command is executed.
15:08:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:08:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:49 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:49 INFO  : Memory regions updated for context APU
15:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:49 INFO  : 'con' command is executed.
15:08:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:08:49 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:10:00 INFO  : Disconnected from the channel tcfchan#102.
15:10:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:10:01 INFO  : 'fpga -state' command is executed.
15:10:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:10:01 INFO  : 'jtag frequency' command is executed.
15:10:01 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:10:01 INFO  : Context for 'APU' is selected.
15:10:01 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:10:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:01 INFO  : Context for 'APU' is selected.
15:10:01 INFO  : 'stop' command is executed.
15:10:01 INFO  : 'ps7_init' command is executed.
15:10:01 INFO  : 'ps7_post_config' command is executed.
15:10:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:02 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:02 INFO  : Memory regions updated for context APU
15:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:02 INFO  : 'con' command is executed.
15:10:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:10:02 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:10:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:10:26 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:10:55 INFO  : Disconnected from the channel tcfchan#103.
15:10:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:10:56 INFO  : 'fpga -state' command is executed.
15:10:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:10:57 INFO  : 'jtag frequency' command is executed.
15:10:57 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:10:57 INFO  : Context for 'APU' is selected.
15:10:57 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:10:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:57 INFO  : Context for 'APU' is selected.
15:10:57 INFO  : 'stop' command is executed.
15:10:58 INFO  : 'ps7_init' command is executed.
15:10:58 INFO  : 'ps7_post_config' command is executed.
15:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:01 ERROR : Memory write error at 0x100000. AP transaction timeout
15:11:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

15:11:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:11:09 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:11:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:11:17 INFO  : 'fpga -state' command is executed.
15:11:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:11:18 INFO  : 'jtag frequency' command is executed.
15:11:18 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:18 INFO  : Context for 'APU' is selected.
15:11:18 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:11:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:18 INFO  : Context for 'APU' is selected.
15:11:18 INFO  : 'stop' command is executed.
15:11:18 INFO  : 'ps7_init' command is executed.
15:11:18 INFO  : 'ps7_post_config' command is executed.
15:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:18 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:19 INFO  : Memory regions updated for context APU
15:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:19 INFO  : 'con' command is executed.
15:11:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:11:19 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:11:25 INFO  : Disconnected from the channel tcfchan#104.
15:11:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:11:26 INFO  : 'fpga -state' command is executed.
15:11:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:27 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:11:27 INFO  : 'jtag frequency' command is executed.
15:11:27 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:27 INFO  : Context for 'APU' is selected.
15:11:27 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:11:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:27 INFO  : Context for 'APU' is selected.
15:11:27 INFO  : 'stop' command is executed.
15:11:27 INFO  : 'ps7_init' command is executed.
15:11:27 INFO  : 'ps7_post_config' command is executed.
15:11:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:27 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:27 INFO  : Memory regions updated for context APU
15:11:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:27 INFO  : 'con' command is executed.
15:11:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:11:27 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:11:53 INFO  : Disconnected from the channel tcfchan#105.
15:11:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:11:54 INFO  : 'fpga -state' command is executed.
15:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:54 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:11:54 INFO  : 'jtag frequency' command is executed.
15:11:54 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:54 INFO  : Context for 'APU' is selected.
15:11:54 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:11:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:54 INFO  : Context for 'APU' is selected.
15:11:54 INFO  : 'stop' command is executed.
15:11:55 INFO  : 'ps7_init' command is executed.
15:11:55 INFO  : 'ps7_post_config' command is executed.
15:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:55 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:55 INFO  : Memory regions updated for context APU
15:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:55 INFO  : 'con' command is executed.
15:11:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:11:55 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:19:41 INFO  : Disconnected from the channel tcfchan#106.
15:19:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:19:42 INFO  : 'fpga -state' command is executed.
15:19:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:19:42 INFO  : 'jtag frequency' command is executed.
15:19:42 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:42 INFO  : Context for 'APU' is selected.
15:19:42 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:19:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:42 INFO  : Context for 'APU' is selected.
15:19:42 INFO  : 'stop' command is executed.
15:19:43 INFO  : 'ps7_init' command is executed.
15:19:43 INFO  : 'ps7_post_config' command is executed.
15:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:43 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:43 INFO  : Memory regions updated for context APU
15:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:43 INFO  : 'con' command is executed.
15:19:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:19:43 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:05:16 INFO  : Disconnected from the channel tcfchan#107.
17:05:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:05:17 INFO  : 'fpga -state' command is executed.
17:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:05:17 INFO  : 'jtag frequency' command is executed.
17:05:17 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:17 INFO  : Context for 'APU' is selected.
17:05:17 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:05:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:17 INFO  : Context for 'APU' is selected.
17:05:17 INFO  : 'stop' command is executed.
17:05:18 INFO  : 'ps7_init' command is executed.
17:05:18 INFO  : 'ps7_post_config' command is executed.
17:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:18 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:18 INFO  : Memory regions updated for context APU
17:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:18 INFO  : 'con' command is executed.
17:05:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:05:18 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:05:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:05:22 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:05:28 INFO  : Disconnected from the channel tcfchan#108.
17:05:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:05:29 INFO  : 'fpga -state' command is executed.
17:05:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:29 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:05:29 INFO  : 'jtag frequency' command is executed.
17:05:29 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:29 INFO  : Context for 'APU' is selected.
17:05:29 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:05:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:29 INFO  : Context for 'APU' is selected.
17:05:29 INFO  : 'stop' command is executed.
17:05:31 INFO  : 'ps7_init' command is executed.
17:05:31 INFO  : 'ps7_post_config' command is executed.
17:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:33 ERROR : Memory write error at 0x100000. AP transaction timeout
17:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

17:05:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:05:50 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:05:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:05:52 INFO  : 'fpga -state' command is executed.
17:05:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:05:52 INFO  : 'jtag frequency' command is executed.
17:05:52 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:52 INFO  : Context for 'APU' is selected.
17:05:52 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:52 INFO  : Context for 'APU' is selected.
17:05:53 INFO  : 'stop' command is executed.
17:05:53 INFO  : 'ps7_init' command is executed.
17:05:53 INFO  : 'ps7_post_config' command is executed.
17:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:53 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:53 INFO  : Memory regions updated for context APU
17:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:53 INFO  : 'con' command is executed.
17:05:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:05:53 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:06:18 INFO  : Disconnected from the channel tcfchan#109.
17:06:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:06:19 INFO  : 'fpga -state' command is executed.
17:06:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:06:19 INFO  : 'jtag frequency' command is executed.
17:06:19 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:19 INFO  : Context for 'APU' is selected.
17:06:19 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:06:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:19 INFO  : Context for 'APU' is selected.
17:06:19 INFO  : 'stop' command is executed.
17:06:20 INFO  : 'ps7_init' command is executed.
17:06:20 INFO  : 'ps7_post_config' command is executed.
17:06:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:06:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:20 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:20 INFO  : Memory regions updated for context APU
17:06:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:20 INFO  : 'con' command is executed.
17:06:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:06:20 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:07:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:07:31 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:07:34 INFO  : Disconnected from the channel tcfchan#110.
17:07:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:07:35 INFO  : 'fpga -state' command is executed.
17:07:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:36 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:07:36 INFO  : 'jtag frequency' command is executed.
17:07:36 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:36 INFO  : Context for 'APU' is selected.
17:07:36 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:07:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:36 INFO  : Context for 'APU' is selected.
17:07:36 INFO  : 'stop' command is executed.
17:07:37 INFO  : 'ps7_init' command is executed.
17:07:37 INFO  : 'ps7_post_config' command is executed.
17:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:40 ERROR : Memory write error at 0x100000. AP transaction timeout
17:07:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

17:07:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:07:50 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:07:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:07:57 INFO  : 'fpga -state' command is executed.
17:07:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:07:57 INFO  : 'jtag frequency' command is executed.
17:07:57 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:57 INFO  : Context for 'APU' is selected.
17:07:57 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:07:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:57 INFO  : Context for 'APU' is selected.
17:07:57 INFO  : 'stop' command is executed.
17:07:58 INFO  : 'ps7_init' command is executed.
17:07:58 INFO  : 'ps7_post_config' command is executed.
17:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:58 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:58 INFO  : Memory regions updated for context APU
17:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:58 INFO  : 'con' command is executed.
17:07:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:07:58 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:10:58 INFO  : Disconnected from the channel tcfchan#111.
17:10:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:10:59 INFO  : 'fpga -state' command is executed.
17:10:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:11:00 INFO  : 'jtag frequency' command is executed.
17:11:00 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:00 INFO  : Context for 'APU' is selected.
17:11:00 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:11:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:00 INFO  : Context for 'APU' is selected.
17:11:00 INFO  : 'stop' command is executed.
17:11:00 INFO  : 'ps7_init' command is executed.
17:11:00 INFO  : 'ps7_post_config' command is executed.
17:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:00 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:00 INFO  : Memory regions updated for context APU
17:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:00 INFO  : 'con' command is executed.
17:11:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:11:00 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:11:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:11:08 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:11:22 INFO  : Disconnected from the channel tcfchan#112.
17:11:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:11:24 INFO  : 'fpga -state' command is executed.
17:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:11:24 INFO  : 'jtag frequency' command is executed.
17:11:24 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:24 INFO  : Context for 'APU' is selected.
17:11:24 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:11:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:24 INFO  : Context for 'APU' is selected.
17:11:24 INFO  : 'stop' command is executed.
17:11:24 INFO  : 'ps7_init' command is executed.
17:11:24 INFO  : 'ps7_post_config' command is executed.
17:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:25 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:25 INFO  : Memory regions updated for context APU
17:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:25 INFO  : 'con' command is executed.
17:11:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:11:25 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:14:20 INFO  : Disconnected from the channel tcfchan#113.
17:14:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:14:21 INFO  : 'fpga -state' command is executed.
17:14:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:14:22 INFO  : 'jtag frequency' command is executed.
17:14:22 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:22 INFO  : Context for 'APU' is selected.
17:14:22 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:14:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:22 INFO  : Context for 'APU' is selected.
17:14:22 INFO  : 'stop' command is executed.
17:14:22 INFO  : 'ps7_init' command is executed.
17:14:22 INFO  : 'ps7_post_config' command is executed.
17:14:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:14:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:22 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:23 INFO  : Memory regions updated for context APU
17:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:23 INFO  : 'con' command is executed.
17:14:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:14:23 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:14:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:14:29 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:14:34 INFO  : Disconnected from the channel tcfchan#114.
17:14:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:14:35 INFO  : 'fpga -state' command is executed.
17:14:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:14:35 INFO  : 'jtag frequency' command is executed.
17:14:35 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:35 INFO  : Context for 'APU' is selected.
17:14:35 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:14:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:35 INFO  : Context for 'APU' is selected.
17:14:35 INFO  : 'stop' command is executed.
17:14:35 INFO  : 'ps7_init' command is executed.
17:14:35 INFO  : 'ps7_post_config' command is executed.
17:14:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:14:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:36 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:36 INFO  : Memory regions updated for context APU
17:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:36 INFO  : 'con' command is executed.
17:14:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:14:36 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:18:09 INFO  : Disconnected from the channel tcfchan#115.
17:18:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:18:11 INFO  : 'fpga -state' command is executed.
17:18:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:18:11 INFO  : 'jtag frequency' command is executed.
17:18:11 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:11 INFO  : Context for 'APU' is selected.
17:18:11 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:18:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:11 INFO  : Context for 'APU' is selected.
17:18:11 INFO  : 'stop' command is executed.
17:18:11 INFO  : 'ps7_init' command is executed.
17:18:11 INFO  : 'ps7_post_config' command is executed.
17:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:12 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:12 INFO  : Memory regions updated for context APU
17:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:12 INFO  : 'con' command is executed.
17:18:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:18:12 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:18:30 INFO  : Disconnected from the channel tcfchan#116.
17:18:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:18:31 INFO  : 'fpga -state' command is executed.
17:18:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:18:31 INFO  : 'jtag frequency' command is executed.
17:18:31 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:31 INFO  : Context for 'APU' is selected.
17:18:31 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:18:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:31 INFO  : Context for 'APU' is selected.
17:18:32 INFO  : 'stop' command is executed.
17:18:32 INFO  : 'ps7_init' command is executed.
17:18:32 INFO  : 'ps7_post_config' command is executed.
17:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:32 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:32 INFO  : Memory regions updated for context APU
17:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:32 INFO  : 'con' command is executed.
17:18:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:18:32 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:20:53 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:20:58 INFO  : Disconnected from the channel tcfchan#117.
17:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:20:59 INFO  : 'fpga -state' command is executed.
17:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:20:59 INFO  : 'jtag frequency' command is executed.
17:20:59 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:59 INFO  : Context for 'APU' is selected.
17:20:59 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:20:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:00 INFO  : Context for 'APU' is selected.
17:21:00 INFO  : 'stop' command is executed.
17:21:00 INFO  : 'ps7_init' command is executed.
17:21:00 INFO  : 'ps7_post_config' command is executed.
17:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:00 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:00 INFO  : Memory regions updated for context APU
17:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:01 INFO  : 'con' command is executed.
17:21:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:21:01 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:21:17 INFO  : Disconnected from the channel tcfchan#118.
17:21:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:21:18 INFO  : 'fpga -state' command is executed.
17:21:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:21:18 INFO  : 'jtag frequency' command is executed.
17:21:18 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:18 INFO  : Context for 'APU' is selected.
17:21:18 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:21:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:18 INFO  : Context for 'APU' is selected.
17:21:18 INFO  : 'stop' command is executed.
17:21:18 INFO  : 'ps7_init' command is executed.
17:21:18 INFO  : 'ps7_post_config' command is executed.
17:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:19 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:19 INFO  : Memory regions updated for context APU
17:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:19 INFO  : 'con' command is executed.
17:21:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:21:19 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:24:07 INFO  : Disconnected from the channel tcfchan#119.
17:24:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:24:08 INFO  : 'fpga -state' command is executed.
17:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:24:09 INFO  : 'jtag frequency' command is executed.
17:24:09 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:09 INFO  : Context for 'APU' is selected.
17:24:09 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:24:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:09 INFO  : Context for 'APU' is selected.
17:24:09 INFO  : 'stop' command is executed.
17:24:09 INFO  : 'ps7_init' command is executed.
17:24:09 INFO  : 'ps7_post_config' command is executed.
17:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:10 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:10 INFO  : Memory regions updated for context APU
17:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:10 INFO  : 'con' command is executed.
17:24:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:24:10 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:24:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:24:15 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:24:19 INFO  : Disconnected from the channel tcfchan#120.
17:24:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:24:20 INFO  : 'fpga -state' command is executed.
17:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:20 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:24:20 INFO  : 'jtag frequency' command is executed.
17:24:20 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:20 INFO  : Context for 'APU' is selected.
17:24:20 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:24:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:20 INFO  : Context for 'APU' is selected.
17:24:20 INFO  : 'stop' command is executed.
17:24:21 INFO  : 'ps7_init' command is executed.
17:24:21 INFO  : 'ps7_post_config' command is executed.
17:24:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:21 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:21 INFO  : Memory regions updated for context APU
17:24:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:21 INFO  : 'con' command is executed.
17:24:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:24:21 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:24:27 INFO  : Disconnected from the channel tcfchan#121.
17:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:24:28 INFO  : 'fpga -state' command is executed.
17:24:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:24:28 INFO  : 'jtag frequency' command is executed.
17:24:28 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:28 INFO  : Context for 'APU' is selected.
17:24:28 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:24:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:28 INFO  : Context for 'APU' is selected.
17:24:28 INFO  : 'stop' command is executed.
17:24:29 INFO  : 'ps7_init' command is executed.
17:24:29 INFO  : 'ps7_post_config' command is executed.
17:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:29 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:29 INFO  : Memory regions updated for context APU
17:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:29 INFO  : 'con' command is executed.
17:24:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:24:29 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:25:49 INFO  : Disconnected from the channel tcfchan#122.
17:25:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:25:50 INFO  : 'fpga -state' command is executed.
17:25:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:50 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:25:50 INFO  : 'jtag frequency' command is executed.
17:25:50 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:50 INFO  : Context for 'APU' is selected.
17:25:50 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:25:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:50 INFO  : Context for 'APU' is selected.
17:25:50 INFO  : 'stop' command is executed.
17:25:50 INFO  : 'ps7_init' command is executed.
17:25:50 INFO  : 'ps7_post_config' command is executed.
17:25:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:25:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:51 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:51 INFO  : Memory regions updated for context APU
17:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:51 INFO  : 'con' command is executed.
17:25:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:25:51 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:25:56 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:26:02 INFO  : Disconnected from the channel tcfchan#123.
17:26:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:26:03 INFO  : 'fpga -state' command is executed.
17:26:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:26:04 INFO  : 'jtag frequency' command is executed.
17:26:04 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:04 INFO  : Context for 'APU' is selected.
17:26:04 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:26:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:04 INFO  : Context for 'APU' is selected.
17:26:04 INFO  : 'stop' command is executed.
17:26:04 INFO  : 'ps7_init' command is executed.
17:26:04 INFO  : 'ps7_post_config' command is executed.
17:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:04 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:04 INFO  : Memory regions updated for context APU
17:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:04 INFO  : 'con' command is executed.
17:26:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:26:04 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:26:19 INFO  : Disconnected from the channel tcfchan#124.
17:26:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:26:20 INFO  : 'fpga -state' command is executed.
17:26:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:20 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:26:20 INFO  : 'jtag frequency' command is executed.
17:26:20 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:20 INFO  : Context for 'APU' is selected.
17:26:20 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:26:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:20 INFO  : Context for 'APU' is selected.
17:26:20 INFO  : 'stop' command is executed.
17:26:21 INFO  : 'ps7_init' command is executed.
17:26:21 INFO  : 'ps7_post_config' command is executed.
17:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:21 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:21 INFO  : Memory regions updated for context APU
17:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:21 INFO  : 'con' command is executed.
17:26:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:26:21 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:26:45 INFO  : Disconnected from the channel tcfchan#125.
17:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:26:46 INFO  : 'fpga -state' command is executed.
17:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:46 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:26:46 INFO  : 'jtag frequency' command is executed.
17:26:46 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:46 INFO  : Context for 'APU' is selected.
17:26:46 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:26:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:46 INFO  : Context for 'APU' is selected.
17:26:46 INFO  : 'stop' command is executed.
17:26:46 INFO  : 'ps7_init' command is executed.
17:26:46 INFO  : 'ps7_post_config' command is executed.
17:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:47 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:47 INFO  : Memory regions updated for context APU
17:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:47 INFO  : 'con' command is executed.
17:26:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:26:47 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:28:15 INFO  : Disconnected from the channel tcfchan#126.
17:28:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:28:17 INFO  : 'fpga -state' command is executed.
17:28:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:28:17 INFO  : 'jtag frequency' command is executed.
17:28:17 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:17 INFO  : Context for 'APU' is selected.
17:28:17 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:28:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:17 INFO  : Context for 'APU' is selected.
17:28:17 INFO  : 'stop' command is executed.
17:28:17 INFO  : 'ps7_init' command is executed.
17:28:17 INFO  : 'ps7_post_config' command is executed.
17:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:18 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:18 INFO  : Memory regions updated for context APU
17:28:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:18 INFO  : 'con' command is executed.
17:28:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:28:18 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:28:25 INFO  : Disconnected from the channel tcfchan#127.
17:28:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:28:26 INFO  : 'fpga -state' command is executed.
17:28:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:28:26 INFO  : 'jtag frequency' command is executed.
17:28:26 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:26 INFO  : Context for 'APU' is selected.
17:28:26 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:28:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:27 INFO  : Context for 'APU' is selected.
17:28:27 INFO  : 'stop' command is executed.
17:28:27 INFO  : 'ps7_init' command is executed.
17:28:27 INFO  : 'ps7_post_config' command is executed.
17:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:27 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:27 INFO  : Memory regions updated for context APU
17:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:28 INFO  : 'con' command is executed.
17:28:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:28:28 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:28:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:28:35 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:28:39 INFO  : Disconnected from the channel tcfchan#128.
17:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:28:40 INFO  : 'fpga -state' command is executed.
17:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:40 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:28:40 INFO  : 'jtag frequency' command is executed.
17:28:40 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:40 INFO  : Context for 'APU' is selected.
17:28:40 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:28:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:40 INFO  : Context for 'APU' is selected.
17:28:40 INFO  : 'stop' command is executed.
17:28:42 INFO  : 'ps7_init' command is executed.
17:28:42 INFO  : 'ps7_post_config' command is executed.
17:28:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:44 ERROR : Memory write error at 0x100000. AP transaction timeout
17:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

17:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:29:00 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:29:04 INFO  : 'fpga -state' command is executed.
17:29:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:04 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:29:04 INFO  : 'jtag frequency' command is executed.
17:29:04 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:04 INFO  : Context for 'APU' is selected.
17:29:04 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:29:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:04 INFO  : Context for 'APU' is selected.
17:29:04 INFO  : 'stop' command is executed.
17:29:04 INFO  : 'ps7_init' command is executed.
17:29:04 INFO  : 'ps7_post_config' command is executed.
17:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:05 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:05 INFO  : Memory regions updated for context APU
17:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:05 INFO  : 'con' command is executed.
17:29:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:29:05 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:29:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:29:45 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:29:50 INFO  : Disconnected from the channel tcfchan#129.
17:29:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:29:51 INFO  : 'fpga -state' command is executed.
17:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:29:51 INFO  : 'jtag frequency' command is executed.
17:29:51 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:51 INFO  : Context for 'APU' is selected.
17:29:51 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:29:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:51 INFO  : Context for 'APU' is selected.
17:29:51 INFO  : 'stop' command is executed.
17:29:53 INFO  : 'ps7_init' command is executed.
17:29:53 INFO  : 'ps7_post_config' command is executed.
17:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:55 ERROR : Memory write error at 0x100000. AP transaction timeout
17:29:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

17:30:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:30:10 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:30:16 INFO  : 'fpga -state' command is executed.
17:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:30:17 INFO  : 'jtag frequency' command is executed.
17:30:17 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:17 INFO  : Context for 'APU' is selected.
17:30:17 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:30:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:17 INFO  : Context for 'APU' is selected.
17:30:17 INFO  : 'stop' command is executed.
17:30:17 INFO  : 'ps7_init' command is executed.
17:30:17 INFO  : 'ps7_post_config' command is executed.
17:30:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:30:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:18 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:18 INFO  : Memory regions updated for context APU
17:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:18 INFO  : 'con' command is executed.
17:30:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:30:18 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:34:42 INFO  : Disconnected from the channel tcfchan#130.
17:34:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:34:43 INFO  : 'fpga -state' command is executed.
17:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:34:43 INFO  : 'jtag frequency' command is executed.
17:34:43 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:43 INFO  : Context for 'APU' is selected.
17:34:43 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:43 INFO  : Context for 'APU' is selected.
17:34:43 INFO  : 'stop' command is executed.
17:34:44 INFO  : 'ps7_init' command is executed.
17:34:44 INFO  : 'ps7_post_config' command is executed.
17:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:44 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:44 INFO  : Memory regions updated for context APU
17:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:44 INFO  : 'con' command is executed.
17:34:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:34:44 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:34:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:34:49 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:34:54 INFO  : Disconnected from the channel tcfchan#131.
17:34:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:34:55 INFO  : 'fpga -state' command is executed.
17:34:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:34:55 INFO  : 'jtag frequency' command is executed.
17:34:55 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:55 INFO  : Context for 'APU' is selected.
17:34:55 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:55 INFO  : Context for 'APU' is selected.
17:34:55 INFO  : 'stop' command is executed.
17:34:56 INFO  : 'ps7_init' command is executed.
17:34:56 INFO  : 'ps7_post_config' command is executed.
17:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:56 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:56 INFO  : Memory regions updated for context APU
17:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:56 INFO  : 'con' command is executed.
17:34:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:34:56 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:35:21 INFO  : Disconnected from the channel tcfchan#132.
17:35:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:35:22 INFO  : 'fpga -state' command is executed.
17:35:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:35:22 INFO  : 'jtag frequency' command is executed.
17:35:22 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:22 INFO  : Context for 'APU' is selected.
17:35:22 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:35:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:22 INFO  : Context for 'APU' is selected.
17:35:22 INFO  : 'stop' command is executed.
17:35:22 INFO  : 'ps7_init' command is executed.
17:35:22 INFO  : 'ps7_post_config' command is executed.
17:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:23 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:23 INFO  : Memory regions updated for context APU
17:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:23 INFO  : 'con' command is executed.
17:35:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:35:23 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:40:01 INFO  : Disconnected from the channel tcfchan#133.
17:40:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:40:02 INFO  : 'fpga -state' command is executed.
17:40:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:02 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:40:02 INFO  : 'jtag frequency' command is executed.
17:40:02 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:40:02 INFO  : Context for 'APU' is selected.
17:40:02 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:40:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:02 INFO  : Context for 'APU' is selected.
17:40:02 INFO  : 'stop' command is executed.
17:40:03 INFO  : 'ps7_init' command is executed.
17:40:03 INFO  : 'ps7_post_config' command is executed.
17:40:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:40:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:03 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:03 INFO  : Memory regions updated for context APU
17:40:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:03 INFO  : 'con' command is executed.
17:40:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:40:03 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:40:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:40:11 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:40:17 INFO  : Disconnected from the channel tcfchan#134.
17:40:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:40:18 INFO  : 'fpga -state' command is executed.
17:40:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:40:18 INFO  : 'jtag frequency' command is executed.
17:40:18 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:40:18 INFO  : Context for 'APU' is selected.
17:40:18 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:40:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:18 INFO  : Context for 'APU' is selected.
17:40:18 INFO  : 'stop' command is executed.
17:40:20 INFO  : 'ps7_init' command is executed.
17:40:20 INFO  : 'ps7_post_config' command is executed.
17:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:22 ERROR : Memory write error at 0x100000. AP transaction timeout
17:40:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

17:40:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:40:34 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:40:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:40:57 INFO  : 'fpga -state' command is executed.
17:40:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:40:57 INFO  : 'jtag frequency' command is executed.
17:40:57 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:40:57 INFO  : Context for 'APU' is selected.
17:40:57 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:40:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:57 INFO  : Context for 'APU' is selected.
17:40:57 INFO  : 'stop' command is executed.
17:40:58 INFO  : 'ps7_init' command is executed.
17:40:58 INFO  : 'ps7_post_config' command is executed.
17:40:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:40:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:58 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:58 INFO  : Memory regions updated for context APU
17:40:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:58 INFO  : 'con' command is executed.
17:40:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:40:58 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:43:38 INFO  : Disconnected from the channel tcfchan#135.
17:43:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:43:39 INFO  : 'fpga -state' command is executed.
17:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:43:39 INFO  : 'jtag frequency' command is executed.
17:43:39 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:39 INFO  : Context for 'APU' is selected.
17:43:39 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:39 INFO  : Context for 'APU' is selected.
17:43:39 INFO  : 'stop' command is executed.
17:43:39 INFO  : 'ps7_init' command is executed.
17:43:39 INFO  : 'ps7_post_config' command is executed.
17:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:40 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:40 INFO  : Memory regions updated for context APU
17:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:40 INFO  : 'con' command is executed.
17:43:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:43:40 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:44:21 INFO  : Disconnected from the channel tcfchan#136.
17:44:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:44:22 INFO  : 'fpga -state' command is executed.
17:44:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:44:22 INFO  : 'jtag frequency' command is executed.
17:44:22 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:22 INFO  : Context for 'APU' is selected.
17:44:22 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:44:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:22 INFO  : Context for 'APU' is selected.
17:44:22 INFO  : 'stop' command is executed.
17:44:23 INFO  : 'ps7_init' command is executed.
17:44:23 INFO  : 'ps7_post_config' command is executed.
17:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:23 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:23 INFO  : Memory regions updated for context APU
17:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:23 INFO  : 'con' command is executed.
17:44:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:44:23 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:44:27 INFO  : Disconnected from the channel tcfchan#137.
17:44:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:44:28 INFO  : 'fpga -state' command is executed.
17:44:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:44:28 INFO  : 'jtag frequency' command is executed.
17:44:28 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:28 INFO  : Context for 'APU' is selected.
17:44:28 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:44:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:28 INFO  : Context for 'APU' is selected.
17:44:28 INFO  : 'stop' command is executed.
17:44:29 INFO  : 'ps7_init' command is executed.
17:44:29 INFO  : 'ps7_post_config' command is executed.
17:44:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:29 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:29 INFO  : Memory regions updated for context APU
17:44:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:29 INFO  : 'con' command is executed.
17:44:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:44:29 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:45:54 INFO  : Disconnected from the channel tcfchan#138.
17:45:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:45:55 INFO  : 'fpga -state' command is executed.
17:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:45:55 INFO  : 'jtag frequency' command is executed.
17:45:55 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:45:55 INFO  : Context for 'APU' is selected.
17:45:55 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:45:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:55 INFO  : Context for 'APU' is selected.
17:45:55 INFO  : 'stop' command is executed.
17:45:55 INFO  : 'ps7_init' command is executed.
17:45:56 INFO  : 'ps7_post_config' command is executed.
17:45:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:45:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:56 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:56 INFO  : Memory regions updated for context APU
17:45:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:56 INFO  : 'con' command is executed.
17:45:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:45:56 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:46:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:46:05 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:46:09 INFO  : Disconnected from the channel tcfchan#139.
17:46:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:46:10 INFO  : 'fpga -state' command is executed.
17:46:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:46:10 INFO  : 'jtag frequency' command is executed.
17:46:10 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:10 INFO  : Context for 'APU' is selected.
17:46:10 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:46:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:10 INFO  : Context for 'APU' is selected.
17:46:11 INFO  : 'stop' command is executed.
17:46:12 INFO  : 'ps7_init' command is executed.
17:46:12 INFO  : 'ps7_post_config' command is executed.
17:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:14 ERROR : Memory write error at 0x100000. AP transaction timeout
17:46:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

17:48:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:48:11 INFO  : 'fpga -state' command is executed.
17:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:48:11 INFO  : 'jtag frequency' command is executed.
17:48:11 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:11 INFO  : Context for 'APU' is selected.
17:48:11 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:48:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:11 INFO  : Context for 'APU' is selected.
17:48:11 INFO  : 'stop' command is executed.
17:48:11 ERROR : AP transaction error, DAP status f0000021
17:48:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
----------------End of Script----------------

17:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:48:24 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:48:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:48:29 INFO  : 'fpga -state' command is executed.
17:48:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:29 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:48:29 INFO  : 'jtag frequency' command is executed.
17:48:29 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:30 INFO  : Context for 'APU' is selected.
17:48:30 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:48:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:30 INFO  : Context for 'APU' is selected.
17:48:30 INFO  : 'stop' command is executed.
17:48:31 INFO  : 'ps7_init' command is executed.
17:48:31 INFO  : 'ps7_post_config' command is executed.
17:48:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:33 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:33 INFO  : Memory regions updated for context APU
17:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:33 INFO  : 'con' command is executed.
17:48:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:48:33 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:49:43 INFO  : Disconnected from the channel tcfchan#140.
17:49:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:49:44 INFO  : 'fpga -state' command is executed.
17:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:49:44 INFO  : 'jtag frequency' command is executed.
17:49:44 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:44 INFO  : Context for 'APU' is selected.
17:49:45 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:49:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:45 INFO  : Context for 'APU' is selected.
17:49:45 INFO  : 'stop' command is executed.
17:49:45 INFO  : 'ps7_init' command is executed.
17:49:45 INFO  : 'ps7_post_config' command is executed.
17:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:45 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:45 INFO  : Memory regions updated for context APU
17:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:45 INFO  : 'con' command is executed.
17:49:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:49:45 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:49:59 INFO  : Disconnected from the channel tcfchan#141.
17:50:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:50:00 INFO  : 'fpga -state' command is executed.
17:50:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
17:50:00 INFO  : 'jtag frequency' command is executed.
17:50:00 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:00 INFO  : Context for 'APU' is selected.
17:50:00 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:50:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:00 INFO  : Context for 'APU' is selected.
17:50:00 INFO  : 'stop' command is executed.
17:50:00 INFO  : 'ps7_init' command is executed.
17:50:00 INFO  : 'ps7_post_config' command is executed.
17:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:01 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:01 INFO  : Memory regions updated for context APU
17:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:01 INFO  : 'con' command is executed.
17:50:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

17:50:01 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
17:50:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:50:48 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:05:42 INFO  : Disconnected from the channel tcfchan#142.
11:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:05:43 INFO  : 'fpga -state' command is executed.
11:05:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
11:05:44 INFO  : 'jtag frequency' command is executed.
11:05:44 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:44 INFO  : Context for 'APU' is selected.
11:05:44 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:05:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:44 INFO  : Context for 'APU' is selected.
11:05:44 INFO  : 'stop' command is executed.
11:05:44 INFO  : 'ps7_init' command is executed.
11:05:44 INFO  : 'ps7_post_config' command is executed.
11:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:44 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:44 INFO  : Memory regions updated for context APU
11:05:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:45 INFO  : 'con' command is executed.
11:05:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

11:05:45 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
11:05:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:05:51 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:05:55 INFO  : Disconnected from the channel tcfchan#143.
11:05:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:05:56 INFO  : 'fpga -state' command is executed.
11:05:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
11:05:56 INFO  : 'jtag frequency' command is executed.
11:05:56 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:57 INFO  : Context for 'APU' is selected.
11:05:57 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:05:57 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:57 INFO  : Context for 'APU' is selected.
11:05:57 INFO  : 'stop' command is executed.
11:05:57 INFO  : 'ps7_init' command is executed.
11:05:57 INFO  : 'ps7_post_config' command is executed.
11:05:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:05:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:57 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:57 INFO  : Memory regions updated for context APU
11:05:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:57 INFO  : 'con' command is executed.
11:05:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

11:05:57 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
11:06:13 INFO  : Disconnected from the channel tcfchan#144.
11:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:06:14 INFO  : 'fpga -state' command is executed.
11:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
11:06:15 INFO  : 'jtag frequency' command is executed.
11:06:15 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:15 INFO  : Context for 'APU' is selected.
11:06:15 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:06:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:15 INFO  : Context for 'APU' is selected.
11:06:15 INFO  : 'stop' command is executed.
11:06:15 INFO  : 'ps7_init' command is executed.
11:06:15 INFO  : 'ps7_post_config' command is executed.
11:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:15 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:15 INFO  : Memory regions updated for context APU
11:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:16 INFO  : 'con' command is executed.
11:06:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

11:06:16 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
11:06:58 INFO  : Disconnected from the channel tcfchan#145.
11:06:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:06:59 INFO  : 'fpga -state' command is executed.
11:06:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
11:06:59 INFO  : 'jtag frequency' command is executed.
11:06:59 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:59 INFO  : Context for 'APU' is selected.
11:06:59 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:06:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:59 INFO  : Context for 'APU' is selected.
11:06:59 INFO  : 'stop' command is executed.
11:07:00 INFO  : 'ps7_init' command is executed.
11:07:00 INFO  : 'ps7_post_config' command is executed.
11:07:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:07:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:00 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:00 INFO  : Memory regions updated for context APU
11:07:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:00 INFO  : 'con' command is executed.
11:07:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

11:07:00 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
11:07:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:07:05 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:11:43 INFO  : Disconnected from the channel tcfchan#146.
11:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:11:44 INFO  : 'fpga -state' command is executed.
11:11:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:45 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
11:11:45 INFO  : 'jtag frequency' command is executed.
11:11:45 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:11:45 INFO  : Context for 'APU' is selected.
11:11:45 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:11:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:45 INFO  : Context for 'APU' is selected.
11:11:45 INFO  : 'stop' command is executed.
11:11:45 INFO  : 'ps7_init' command is executed.
11:11:45 INFO  : 'ps7_post_config' command is executed.
11:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:45 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:45 INFO  : Memory regions updated for context APU
11:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:45 INFO  : 'con' command is executed.
11:11:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

11:11:45 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
11:21:12 INFO  : Disconnected from the channel tcfchan#147.
11:21:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:21:13 INFO  : 'fpga -state' command is executed.
11:21:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:13 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
11:21:13 INFO  : 'jtag frequency' command is executed.
11:21:13 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:13 INFO  : Context for 'APU' is selected.
11:21:13 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:21:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:13 INFO  : Context for 'APU' is selected.
11:21:13 INFO  : 'stop' command is executed.
11:21:14 INFO  : 'ps7_init' command is executed.
11:21:14 INFO  : 'ps7_post_config' command is executed.
11:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:14 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:14 INFO  : Memory regions updated for context APU
11:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:14 INFO  : 'con' command is executed.
11:21:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

11:21:14 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
11:21:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:21:25 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:21:29 INFO  : Disconnected from the channel tcfchan#148.
11:21:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:21:30 INFO  : 'fpga -state' command is executed.
11:21:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
11:21:30 INFO  : 'jtag frequency' command is executed.
11:21:30 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:30 INFO  : Context for 'APU' is selected.
11:21:30 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:21:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:30 INFO  : Context for 'APU' is selected.
11:21:31 INFO  : 'stop' command is executed.
11:21:32 INFO  : 'ps7_init' command is executed.
11:21:32 INFO  : 'ps7_post_config' command is executed.
11:21:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:21:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:34 ERROR : Memory write error at 0x100000. AP transaction timeout
11:21:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

11:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:21:52 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:21:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:21:55 INFO  : 'fpga -state' command is executed.
11:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
11:21:55 INFO  : 'jtag frequency' command is executed.
11:21:55 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:55 INFO  : Context for 'APU' is selected.
11:21:55 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:21:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:55 INFO  : Context for 'APU' is selected.
11:21:55 INFO  : 'stop' command is executed.
11:21:56 INFO  : 'ps7_init' command is executed.
11:21:56 INFO  : 'ps7_post_config' command is executed.
11:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:56 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:56 INFO  : Memory regions updated for context APU
11:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:56 INFO  : 'con' command is executed.
11:21:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

11:21:56 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
11:26:35 INFO  : Disconnected from the channel tcfchan#149.
11:26:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:26:36 INFO  : 'fpga -state' command is executed.
11:26:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:37 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
11:26:37 INFO  : 'jtag frequency' command is executed.
11:26:37 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:26:37 INFO  : Context for 'APU' is selected.
11:26:37 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:26:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:37 INFO  : Context for 'APU' is selected.
11:26:37 INFO  : 'stop' command is executed.
11:26:37 INFO  : 'ps7_init' command is executed.
11:26:37 INFO  : 'ps7_post_config' command is executed.
11:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:37 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:37 INFO  : Memory regions updated for context APU
11:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:37 INFO  : 'con' command is executed.
11:26:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

11:26:37 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
11:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:26:45 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:26:49 INFO  : Disconnected from the channel tcfchan#150.
11:26:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:26:51 INFO  : 'fpga -state' command is executed.
11:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
11:26:51 INFO  : 'jtag frequency' command is executed.
11:26:51 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:26:51 INFO  : Context for 'APU' is selected.
11:26:51 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:26:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:51 INFO  : Context for 'APU' is selected.
11:26:51 INFO  : 'stop' command is executed.
11:26:52 INFO  : 'ps7_init' command is executed.
11:26:52 INFO  : 'ps7_post_config' command is executed.
11:26:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:55 ERROR : Memory write error at 0x100000. AP transaction timeout
11:26:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

11:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:27:07 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:27:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:27:15 INFO  : 'fpga -state' command is executed.
11:27:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
11:27:15 INFO  : 'jtag frequency' command is executed.
11:27:15 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:15 INFO  : Context for 'APU' is selected.
11:27:15 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:27:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:15 INFO  : Context for 'APU' is selected.
11:27:15 INFO  : 'stop' command is executed.
11:27:16 INFO  : 'ps7_init' command is executed.
11:27:16 INFO  : 'ps7_post_config' command is executed.
11:27:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:27:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:16 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:16 INFO  : Memory regions updated for context APU
11:27:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:16 INFO  : 'con' command is executed.
11:27:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

11:27:16 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
11:33:10 INFO  : Disconnected from the channel tcfchan#151.
11:33:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:33:11 INFO  : 'fpga -state' command is executed.
11:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
11:33:11 INFO  : 'jtag frequency' command is executed.
11:33:11 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:33:11 INFO  : Context for 'APU' is selected.
11:33:11 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:33:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:11 INFO  : Context for 'APU' is selected.
11:33:11 INFO  : 'stop' command is executed.
11:33:12 INFO  : 'ps7_init' command is executed.
11:33:12 INFO  : 'ps7_post_config' command is executed.
11:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:12 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:12 INFO  : Memory regions updated for context APU
11:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:12 INFO  : 'con' command is executed.
11:33:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

11:33:12 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
11:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:34:36 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:34:40 INFO  : Disconnected from the channel tcfchan#152.
11:34:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
11:34:41 INFO  : 'fpga -state' command is executed.
11:34:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
11:34:41 INFO  : 'jtag frequency' command is executed.
11:34:41 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:34:41 INFO  : Context for 'APU' is selected.
11:34:42 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:34:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:42 INFO  : Context for 'APU' is selected.
11:34:42 INFO  : 'stop' command is executed.
11:34:42 INFO  : 'ps7_init' command is executed.
11:34:42 INFO  : 'ps7_post_config' command is executed.
11:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:42 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:42 INFO  : Memory regions updated for context APU
11:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:42 INFO  : 'con' command is executed.
11:34:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

11:34:42 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
21:35:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:35:25 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:35:33 INFO  : Disconnected from the channel tcfchan#153.
21:35:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:35:34 INFO  : 'fpga -state' command is executed.
21:35:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:34 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
21:35:34 INFO  : 'jtag frequency' command is executed.
21:35:34 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:34 INFO  : Context for 'APU' is selected.
21:35:34 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:35:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:34 INFO  : Context for 'APU' is selected.
21:35:34 INFO  : 'stop' command is executed.
21:35:35 INFO  : 'ps7_init' command is executed.
21:35:35 INFO  : 'ps7_post_config' command is executed.
21:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:35 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:35 INFO  : Memory regions updated for context APU
21:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:35 INFO  : 'con' command is executed.
21:35:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

21:35:35 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
21:35:40 INFO  : Disconnected from the channel tcfchan#154.
21:35:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:35:41 INFO  : 'fpga -state' command is executed.
21:35:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
21:35:41 INFO  : 'jtag frequency' command is executed.
21:35:41 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:41 INFO  : Context for 'APU' is selected.
21:35:41 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:35:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:41 INFO  : Context for 'APU' is selected.
21:35:41 INFO  : 'stop' command is executed.
21:35:41 INFO  : 'ps7_init' command is executed.
21:35:41 INFO  : 'ps7_post_config' command is executed.
21:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:42 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:42 INFO  : Memory regions updated for context APU
21:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:42 INFO  : 'con' command is executed.
21:35:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

21:35:42 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
21:35:55 INFO  : Disconnected from the channel tcfchan#155.
21:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:35:56 INFO  : 'fpga -state' command is executed.
21:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
21:35:56 INFO  : 'jtag frequency' command is executed.
21:35:56 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:56 INFO  : Context for 'APU' is selected.
21:35:56 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:35:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:56 INFO  : Context for 'APU' is selected.
21:35:56 INFO  : 'stop' command is executed.
21:35:57 INFO  : 'ps7_init' command is executed.
21:35:57 INFO  : 'ps7_post_config' command is executed.
21:35:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:35:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:57 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:57 INFO  : Memory regions updated for context APU
21:35:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:57 INFO  : 'con' command is executed.
21:35:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

21:35:57 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
21:36:01 INFO  : Disconnected from the channel tcfchan#156.
21:36:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:36:03 INFO  : 'fpga -state' command is executed.
21:36:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
21:36:03 INFO  : 'jtag frequency' command is executed.
21:36:03 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:03 INFO  : Context for 'APU' is selected.
21:36:03 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:36:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:03 INFO  : Context for 'APU' is selected.
21:36:03 INFO  : 'stop' command is executed.
21:36:03 INFO  : 'ps7_init' command is executed.
21:36:03 INFO  : 'ps7_post_config' command is executed.
21:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:03 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:04 INFO  : Memory regions updated for context APU
21:36:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:04 INFO  : 'con' command is executed.
21:36:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

21:36:04 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
21:36:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:36:44 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:36:48 INFO  : Disconnected from the channel tcfchan#157.
21:36:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:36:50 INFO  : 'fpga -state' command is executed.
21:36:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:50 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
21:36:50 INFO  : 'jtag frequency' command is executed.
21:36:50 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:50 INFO  : Context for 'APU' is selected.
21:36:50 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:36:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:50 INFO  : Context for 'APU' is selected.
21:36:50 INFO  : 'stop' command is executed.
21:36:50 INFO  : 'ps7_init' command is executed.
21:36:50 INFO  : 'ps7_post_config' command is executed.
21:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:51 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:51 INFO  : Memory regions updated for context APU
21:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:51 INFO  : 'con' command is executed.
21:36:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

21:36:51 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
21:38:30 INFO  : Disconnected from the channel tcfchan#158.
21:38:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:38:31 INFO  : 'fpga -state' command is executed.
21:38:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
21:38:32 INFO  : 'jtag frequency' command is executed.
21:38:32 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:32 INFO  : Context for 'APU' is selected.
21:38:32 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:38:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:32 INFO  : Context for 'APU' is selected.
21:38:32 INFO  : 'stop' command is executed.
21:38:32 INFO  : 'ps7_init' command is executed.
21:38:32 INFO  : 'ps7_post_config' command is executed.
21:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:32 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:32 INFO  : Memory regions updated for context APU
21:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:33 INFO  : 'con' command is executed.
21:38:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

21:38:33 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
21:48:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619660823382,  Project:1619527149649
21:48:33 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:48:34 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:48:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:48:42 INFO  : 
21:48:43 INFO  : Updating hardware inferred compiler options for vga_test2.
21:48:43 INFO  : Clearing existing target manager status.
21:48:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:48:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:49:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:49:15 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:49:19 INFO  : Disconnected from the channel tcfchan#159.
21:49:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:49:21 INFO  : 'fpga -state' command is executed.
21:49:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:21 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
21:49:21 INFO  : 'jtag frequency' command is executed.
21:49:21 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:49:21 INFO  : Context for 'APU' is selected.
21:49:21 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:49:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:21 INFO  : Context for 'APU' is selected.
21:49:21 INFO  : 'stop' command is executed.
21:49:21 INFO  : 'ps7_init' command is executed.
21:49:21 INFO  : 'ps7_post_config' command is executed.
21:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:22 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:22 INFO  : Memory regions updated for context APU
21:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:22 INFO  : 'con' command is executed.
21:49:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

21:49:22 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
21:50:41 INFO  : Disconnected from the channel tcfchan#160.
21:50:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:50:42 INFO  : 'fpga -state' command is executed.
21:50:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
21:50:42 INFO  : 'jtag frequency' command is executed.
21:50:42 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:42 INFO  : Context for 'APU' is selected.
21:50:42 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:50:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:42 INFO  : Context for 'APU' is selected.
21:50:42 INFO  : 'stop' command is executed.
21:50:43 INFO  : 'ps7_init' command is executed.
21:50:43 INFO  : 'ps7_post_config' command is executed.
21:50:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:50:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:43 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:43 INFO  : Memory regions updated for context APU
21:50:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:43 INFO  : 'con' command is executed.
21:50:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

21:50:43 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
21:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:50:48 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:50:54 INFO  : Disconnected from the channel tcfchan#161.
21:50:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:50:55 INFO  : 'fpga -state' command is executed.
21:50:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
21:50:55 INFO  : 'jtag frequency' command is executed.
21:50:55 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:55 INFO  : Context for 'APU' is selected.
21:50:55 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:50:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:55 INFO  : Context for 'APU' is selected.
21:50:55 INFO  : 'stop' command is executed.
21:50:56 INFO  : 'ps7_init' command is executed.
21:50:56 INFO  : 'ps7_post_config' command is executed.
21:50:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:50:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:59 ERROR : Memory write error at 0x100000. AP transaction timeout
21:50:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

21:53:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:53:58 INFO  : 'fpga -state' command is executed.
21:53:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:58 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
21:53:58 INFO  : 'jtag frequency' command is executed.
21:53:58 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:58 INFO  : Context for 'APU' is selected.
21:53:58 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:53:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:58 INFO  : Context for 'APU' is selected.
21:53:58 INFO  : 'stop' command is executed.
21:53:58 ERROR : AP transaction error, DAP status f0000021
21:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
----------------End of Script----------------

21:54:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:54:10 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:54:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:54:13 INFO  : 'fpga -state' command is executed.
21:54:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
21:54:14 INFO  : 'jtag frequency' command is executed.
21:54:14 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:14 INFO  : Context for 'APU' is selected.
21:54:14 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:54:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:14 INFO  : Context for 'APU' is selected.
21:54:14 INFO  : 'stop' command is executed.
21:54:15 INFO  : 'ps7_init' command is executed.
21:54:15 INFO  : 'ps7_post_config' command is executed.
21:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:17 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:17 INFO  : Memory regions updated for context APU
21:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:17 INFO  : 'con' command is executed.
21:54:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

21:54:17 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
21:55:00 INFO  : Disconnected from the channel tcfchan#162.
21:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:55:01 INFO  : 'fpga -state' command is executed.
21:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
21:55:01 INFO  : 'jtag frequency' command is executed.
21:55:01 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:01 INFO  : Context for 'APU' is selected.
21:55:01 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:01 INFO  : Context for 'APU' is selected.
21:55:01 INFO  : 'stop' command is executed.
21:55:01 INFO  : 'ps7_init' command is executed.
21:55:01 INFO  : 'ps7_post_config' command is executed.
21:55:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:55:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:02 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:02 INFO  : Memory regions updated for context APU
21:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:02 INFO  : 'con' command is executed.
21:55:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

21:55:02 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
21:57:09 INFO  : Disconnected from the channel tcfchan#163.
21:57:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
21:57:10 INFO  : 'fpga -state' command is executed.
21:57:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
21:57:11 INFO  : 'jtag frequency' command is executed.
21:57:11 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:11 INFO  : Context for 'APU' is selected.
21:57:11 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:57:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:11 INFO  : Context for 'APU' is selected.
21:57:11 INFO  : 'stop' command is executed.
21:57:11 INFO  : 'ps7_init' command is executed.
21:57:11 INFO  : 'ps7_post_config' command is executed.
21:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:11 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:11 INFO  : Memory regions updated for context APU
21:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:11 INFO  : 'con' command is executed.
21:57:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

21:57:11 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
22:17:50 INFO  : Disconnected from the channel tcfchan#164.
22:17:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
22:17:51 INFO  : 'fpga -state' command is executed.
22:17:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
22:17:51 INFO  : 'jtag frequency' command is executed.
22:17:51 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:17:51 INFO  : Context for 'APU' is selected.
22:17:51 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:17:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:51 INFO  : Context for 'APU' is selected.
22:17:51 INFO  : 'stop' command is executed.
22:17:51 INFO  : 'ps7_init' command is executed.
22:17:51 INFO  : 'ps7_post_config' command is executed.
22:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:52 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:52 INFO  : Memory regions updated for context APU
22:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:52 INFO  : 'con' command is executed.
22:17:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

22:17:52 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
22:18:02 INFO  : Disconnected from the channel tcfchan#165.
22:18:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
22:18:03 INFO  : 'fpga -state' command is executed.
22:18:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
22:18:03 INFO  : 'jtag frequency' command is executed.
22:18:03 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:03 INFO  : Context for 'APU' is selected.
22:18:03 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:18:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:03 INFO  : Context for 'APU' is selected.
22:18:03 INFO  : 'stop' command is executed.
22:18:03 INFO  : 'ps7_init' command is executed.
22:18:03 INFO  : 'ps7_post_config' command is executed.
22:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:04 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:04 INFO  : Memory regions updated for context APU
22:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:04 INFO  : 'con' command is executed.
22:18:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

22:18:04 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
22:18:16 INFO  : Disconnected from the channel tcfchan#166.
22:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
22:18:17 INFO  : 'fpga -state' command is executed.
22:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
22:18:18 INFO  : 'jtag frequency' command is executed.
22:18:18 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:18 INFO  : Context for 'APU' is selected.
22:18:18 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:18 INFO  : Context for 'APU' is selected.
22:18:18 INFO  : 'stop' command is executed.
22:18:18 INFO  : 'ps7_init' command is executed.
22:18:18 INFO  : 'ps7_post_config' command is executed.
22:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:18 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:18 INFO  : Memory regions updated for context APU
22:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:19 INFO  : 'con' command is executed.
22:18:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

22:18:19 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
22:32:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619663542523,  Project:1619660823382
22:32:55 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:32:57 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:33:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:33:02 INFO  : 
22:33:03 INFO  : Updating hardware inferred compiler options for vga_test2.
22:33:03 INFO  : Clearing existing target manager status.
22:33:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:33:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:33:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
22:33:54 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:33:59 INFO  : Disconnected from the channel tcfchan#167.
22:34:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
22:34:00 INFO  : 'fpga -state' command is executed.
22:34:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
22:34:00 INFO  : 'jtag frequency' command is executed.
22:34:00 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:00 INFO  : Context for 'APU' is selected.
22:34:00 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:34:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:00 INFO  : Context for 'APU' is selected.
22:34:00 INFO  : 'stop' command is executed.
22:34:01 INFO  : 'ps7_init' command is executed.
22:34:01 INFO  : 'ps7_post_config' command is executed.
22:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:01 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:01 INFO  : Memory regions updated for context APU
22:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:01 INFO  : 'con' command is executed.
22:34:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

22:34:01 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
22:34:18 INFO  : Disconnected from the channel tcfchan#168.
22:34:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
22:34:19 INFO  : 'fpga -state' command is executed.
22:34:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
22:34:19 INFO  : 'jtag frequency' command is executed.
22:34:19 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:19 INFO  : Context for 'APU' is selected.
22:34:19 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:34:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:19 INFO  : Context for 'APU' is selected.
22:34:19 INFO  : 'stop' command is executed.
22:34:20 INFO  : 'ps7_init' command is executed.
22:34:20 INFO  : 'ps7_post_config' command is executed.
22:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:20 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:20 INFO  : Memory regions updated for context APU
22:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:20 INFO  : 'con' command is executed.
22:34:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

22:34:20 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
22:34:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
22:34:26 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:34:30 INFO  : Disconnected from the channel tcfchan#169.
22:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
22:34:31 INFO  : 'fpga -state' command is executed.
22:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
22:34:31 INFO  : 'jtag frequency' command is executed.
22:34:31 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:31 INFO  : Context for 'APU' is selected.
22:34:31 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:34:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:31 INFO  : Context for 'APU' is selected.
22:34:31 INFO  : 'stop' command is executed.
22:34:31 INFO  : 'ps7_init' command is executed.
22:34:31 INFO  : 'ps7_post_config' command is executed.
22:34:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:34:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:32 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:32 INFO  : Memory regions updated for context APU
22:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:32 INFO  : 'con' command is executed.
22:34:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

22:34:32 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
22:54:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619664845624,  Project:1619663542523
22:54:19 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:54:33 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:54:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:54:38 INFO  : 
22:54:39 INFO  : Updating hardware inferred compiler options for vga_test2.
22:54:39 INFO  : Clearing existing target manager status.
22:54:39 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:54:41 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:55:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
22:55:15 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:55:18 INFO  : Disconnected from the channel tcfchan#170.
22:55:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
22:55:19 INFO  : 'fpga -state' command is executed.
22:55:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
22:55:19 INFO  : 'jtag frequency' command is executed.
22:55:19 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:55:19 INFO  : Context for 'APU' is selected.
22:55:19 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:55:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:19 INFO  : Context for 'APU' is selected.
22:55:20 INFO  : 'stop' command is executed.
22:55:20 INFO  : 'ps7_init' command is executed.
22:55:20 INFO  : 'ps7_post_config' command is executed.
22:55:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:55:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:20 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:20 INFO  : Memory regions updated for context APU
22:55:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:20 INFO  : 'con' command is executed.
22:55:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

22:55:20 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:14:09 INFO  : Disconnected from the channel tcfchan#171.
09:14:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:14:10 INFO  : 'fpga -state' command is executed.
09:14:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:14:11 INFO  : 'jtag frequency' command is executed.
09:14:11 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:14:11 INFO  : Context for 'APU' is selected.
09:14:11 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:14:11 INFO  : 'configparams force-mem-access 1' command is executed.
09:14:11 INFO  : Context for 'APU' is selected.
09:14:11 INFO  : 'stop' command is executed.
09:14:11 INFO  : 'ps7_init' command is executed.
09:14:11 INFO  : 'ps7_post_config' command is executed.
09:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:14:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:14:11 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:14:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:14:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:14:11 INFO  : Memory regions updated for context APU
09:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:14:11 INFO  : 'con' command is executed.
09:14:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:14:11 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:14:17 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:16:02 INFO  : Disconnected from the channel tcfchan#172.
09:16:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:16:03 INFO  : 'fpga -state' command is executed.
09:16:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:16:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:16:03 INFO  : 'jtag frequency' command is executed.
09:16:03 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:16:03 INFO  : Context for 'APU' is selected.
09:16:03 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:16:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:16:03 INFO  : Context for 'APU' is selected.
09:16:04 INFO  : 'stop' command is executed.
09:16:05 INFO  : 'ps7_init' command is executed.
09:16:05 INFO  : 'ps7_post_config' command is executed.
09:16:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:16:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:07 ERROR : Memory write error at 0x100000. AP transaction timeout
09:16:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

09:16:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:16:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:16:17 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:16:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:16:20 INFO  : 'fpga -state' command is executed.
09:16:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:16:21 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:16:21 INFO  : 'jtag frequency' command is executed.
09:16:21 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:16:21 INFO  : Context for 'APU' is selected.
09:16:21 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:16:21 INFO  : 'configparams force-mem-access 1' command is executed.
09:16:21 INFO  : Context for 'APU' is selected.
09:16:21 INFO  : 'stop' command is executed.
09:16:22 INFO  : 'ps7_init' command is executed.
09:16:22 INFO  : 'ps7_post_config' command is executed.
09:16:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:23 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:16:23 INFO  : 'configparams force-mem-access 0' command is executed.
09:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:16:24 INFO  : Memory regions updated for context APU
09:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:24 INFO  : 'con' command is executed.
09:16:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:16:24 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:32:27 INFO  : Disconnected from the channel tcfchan#173.
09:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:32:28 INFO  : 'fpga -state' command is executed.
09:32:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:28 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:32:28 INFO  : 'jtag frequency' command is executed.
09:32:28 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:32:28 INFO  : Context for 'APU' is selected.
09:32:28 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:32:28 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:28 INFO  : Context for 'APU' is selected.
09:32:28 INFO  : 'stop' command is executed.
09:32:29 INFO  : 'ps7_init' command is executed.
09:32:29 INFO  : 'ps7_post_config' command is executed.
09:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:29 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:32:29 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:29 INFO  : Memory regions updated for context APU
09:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:29 INFO  : 'con' command is executed.
09:32:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:32:29 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:32:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:32:34 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:32:38 INFO  : Disconnected from the channel tcfchan#174.
09:32:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:32:39 INFO  : 'fpga -state' command is executed.
09:32:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:32:39 INFO  : 'jtag frequency' command is executed.
09:32:39 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:32:39 INFO  : Context for 'APU' is selected.
09:32:39 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:32:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:39 INFO  : Context for 'APU' is selected.
09:32:39 INFO  : 'stop' command is executed.
09:32:40 INFO  : 'ps7_init' command is executed.
09:32:40 INFO  : 'ps7_post_config' command is executed.
09:32:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:32:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:40 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:32:40 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:40 INFO  : Memory regions updated for context APU
09:32:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:40 INFO  : 'con' command is executed.
09:32:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:32:40 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:35:04 INFO  : Disconnected from the channel tcfchan#175.
09:35:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:35:05 INFO  : 'fpga -state' command is executed.
09:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:35:05 INFO  : 'jtag frequency' command is executed.
09:35:05 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:35:05 INFO  : Context for 'APU' is selected.
09:35:05 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:35:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:05 INFO  : Context for 'APU' is selected.
09:35:05 INFO  : 'stop' command is executed.
09:35:06 INFO  : 'ps7_init' command is executed.
09:35:06 INFO  : 'ps7_post_config' command is executed.
09:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:06 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:06 INFO  : Memory regions updated for context APU
09:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:06 INFO  : 'con' command is executed.
09:35:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:35:06 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:35:32 INFO  : Disconnected from the channel tcfchan#176.
09:35:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:35:33 INFO  : 'fpga -state' command is executed.
09:35:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:35:33 INFO  : 'jtag frequency' command is executed.
09:35:33 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:35:33 INFO  : Context for 'APU' is selected.
09:35:33 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:35:33 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:33 INFO  : Context for 'APU' is selected.
09:35:33 INFO  : 'stop' command is executed.
09:35:33 INFO  : 'ps7_init' command is executed.
09:35:33 INFO  : 'ps7_post_config' command is executed.
09:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:34 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:34 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:34 INFO  : Memory regions updated for context APU
09:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:34 INFO  : 'con' command is executed.
09:35:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:35:34 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:35:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:36:00 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:36:04 INFO  : Disconnected from the channel tcfchan#177.
09:36:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:36:05 INFO  : 'fpga -state' command is executed.
09:36:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:36:05 INFO  : 'jtag frequency' command is executed.
09:36:05 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:36:05 INFO  : Context for 'APU' is selected.
09:36:05 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:36:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:36:05 INFO  : Context for 'APU' is selected.
09:36:06 INFO  : 'stop' command is executed.
09:36:06 INFO  : 'ps7_init' command is executed.
09:36:06 INFO  : 'ps7_post_config' command is executed.
09:36:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:36:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:06 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:36:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:36:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:36:06 INFO  : Memory regions updated for context APU
09:36:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:06 INFO  : 'con' command is executed.
09:36:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:36:06 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:42:17 INFO  : Disconnected from the channel tcfchan#178.
09:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:42:19 INFO  : 'fpga -state' command is executed.
09:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:42:19 INFO  : 'jtag frequency' command is executed.
09:42:19 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:42:19 INFO  : Context for 'APU' is selected.
09:42:19 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:42:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:42:19 INFO  : Context for 'APU' is selected.
09:42:19 INFO  : 'stop' command is executed.
09:42:19 INFO  : 'ps7_init' command is executed.
09:42:19 INFO  : 'ps7_post_config' command is executed.
09:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:20 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:42:20 INFO  : 'configparams force-mem-access 0' command is executed.
09:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:42:20 INFO  : Memory regions updated for context APU
09:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:20 INFO  : 'con' command is executed.
09:42:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:42:20 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:42:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:42:24 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:42:28 INFO  : Disconnected from the channel tcfchan#179.
09:42:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:42:29 INFO  : 'fpga -state' command is executed.
09:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:29 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:42:29 INFO  : 'jtag frequency' command is executed.
09:42:29 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:42:29 INFO  : Context for 'APU' is selected.
09:42:29 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:42:29 INFO  : 'configparams force-mem-access 1' command is executed.
09:42:29 INFO  : Context for 'APU' is selected.
09:42:29 INFO  : 'stop' command is executed.
09:42:31 INFO  : 'ps7_init' command is executed.
09:42:31 INFO  : 'ps7_post_config' command is executed.
09:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:33 ERROR : Memory write error at 0x100000. AP transaction timeout
09:42:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

09:42:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:42:44 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:42:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:42:50 INFO  : 'fpga -state' command is executed.
09:42:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:50 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:42:50 INFO  : 'jtag frequency' command is executed.
09:42:50 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:42:50 INFO  : Context for 'APU' is selected.
09:42:50 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:42:50 INFO  : 'configparams force-mem-access 1' command is executed.
09:42:50 INFO  : Context for 'APU' is selected.
09:42:50 INFO  : 'stop' command is executed.
09:42:50 INFO  : 'ps7_init' command is executed.
09:42:50 INFO  : 'ps7_post_config' command is executed.
09:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:51 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:42:51 INFO  : 'configparams force-mem-access 0' command is executed.
09:42:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:42:51 INFO  : Memory regions updated for context APU
09:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:51 INFO  : 'con' command is executed.
09:42:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:42:51 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:46:17 INFO  : Disconnected from the channel tcfchan#180.
09:46:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:46:18 INFO  : 'fpga -state' command is executed.
09:46:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:46:18 INFO  : 'jtag frequency' command is executed.
09:46:18 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:46:18 INFO  : Context for 'APU' is selected.
09:46:18 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:46:18 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:18 INFO  : Context for 'APU' is selected.
09:46:18 INFO  : 'stop' command is executed.
09:46:19 INFO  : 'ps7_init' command is executed.
09:46:19 INFO  : 'ps7_post_config' command is executed.
09:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:19 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:19 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:19 INFO  : Memory regions updated for context APU
09:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:19 INFO  : 'con' command is executed.
09:46:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:46:19 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:46:54 INFO  : Disconnected from the channel tcfchan#181.
09:46:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:46:55 INFO  : 'fpga -state' command is executed.
09:46:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:55 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:46:55 INFO  : 'jtag frequency' command is executed.
09:46:55 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:46:55 INFO  : Context for 'APU' is selected.
09:46:55 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:46:55 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:55 INFO  : Context for 'APU' is selected.
09:46:55 INFO  : 'stop' command is executed.
09:46:55 INFO  : 'ps7_init' command is executed.
09:46:55 INFO  : 'ps7_post_config' command is executed.
09:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:56 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:56 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:56 INFO  : Memory regions updated for context APU
09:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:56 INFO  : 'con' command is executed.
09:46:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:46:56 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:55:02 INFO  : Disconnected from the channel tcfchan#182.
09:55:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:55:03 INFO  : 'fpga -state' command is executed.
09:55:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:55:03 INFO  : 'jtag frequency' command is executed.
09:55:03 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:55:03 INFO  : Context for 'APU' is selected.
09:55:03 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:55:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:55:03 INFO  : Context for 'APU' is selected.
09:55:03 INFO  : 'stop' command is executed.
09:55:04 INFO  : 'ps7_init' command is executed.
09:55:04 INFO  : 'ps7_post_config' command is executed.
09:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:04 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:55:04 INFO  : 'configparams force-mem-access 0' command is executed.
09:55:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:55:04 INFO  : Memory regions updated for context APU
09:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:04 INFO  : 'con' command is executed.
09:55:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:55:04 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:55:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:55:09 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:55:13 INFO  : Disconnected from the channel tcfchan#183.
09:55:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:55:14 INFO  : 'fpga -state' command is executed.
09:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:14 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:55:14 INFO  : 'jtag frequency' command is executed.
09:55:14 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:55:14 INFO  : Context for 'APU' is selected.
09:55:14 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:55:14 INFO  : 'configparams force-mem-access 1' command is executed.
09:55:14 INFO  : Context for 'APU' is selected.
09:55:14 INFO  : 'stop' command is executed.
09:55:15 INFO  : 'ps7_init' command is executed.
09:55:15 INFO  : 'ps7_post_config' command is executed.
09:55:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:18 ERROR : Memory write error at 0x100000. AP transaction timeout
09:55:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

09:55:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:55:27 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:55:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:55:33 INFO  : 'fpga -state' command is executed.
09:55:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:55:33 INFO  : 'jtag frequency' command is executed.
09:55:33 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:55:33 INFO  : Context for 'APU' is selected.
09:55:33 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:55:33 INFO  : 'configparams force-mem-access 1' command is executed.
09:55:33 INFO  : Context for 'APU' is selected.
09:55:33 INFO  : 'stop' command is executed.
09:55:33 INFO  : 'ps7_init' command is executed.
09:55:33 INFO  : 'ps7_post_config' command is executed.
09:55:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:55:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:34 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:55:34 INFO  : 'configparams force-mem-access 0' command is executed.
09:55:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:55:34 INFO  : Memory regions updated for context APU
09:55:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:34 INFO  : 'con' command is executed.
09:55:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:55:34 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:55:49 INFO  : Disconnected from the channel tcfchan#184.
09:55:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:55:50 INFO  : 'fpga -state' command is executed.
09:55:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:55:51 INFO  : 'jtag frequency' command is executed.
09:55:51 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:55:51 INFO  : Context for 'APU' is selected.
09:55:51 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:55:51 INFO  : 'configparams force-mem-access 1' command is executed.
09:55:51 INFO  : Context for 'APU' is selected.
09:55:51 INFO  : 'stop' command is executed.
09:55:51 INFO  : 'ps7_init' command is executed.
09:55:51 INFO  : 'ps7_post_config' command is executed.
09:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:51 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:55:51 INFO  : 'configparams force-mem-access 0' command is executed.
09:55:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:55:51 INFO  : Memory regions updated for context APU
09:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:52 INFO  : 'con' command is executed.
09:55:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:55:52 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:58:29 INFO  : Disconnected from the channel tcfchan#185.
09:58:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:58:30 INFO  : 'fpga -state' command is executed.
09:58:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:58:30 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:58:30 INFO  : 'jtag frequency' command is executed.
09:58:30 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:58:30 INFO  : Context for 'APU' is selected.
09:58:30 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
09:58:30 INFO  : Context for 'APU' is selected.
09:58:30 INFO  : 'stop' command is executed.
09:58:31 INFO  : 'ps7_init' command is executed.
09:58:31 INFO  : 'ps7_post_config' command is executed.
09:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:31 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
09:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:58:31 INFO  : Memory regions updated for context APU
09:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:31 INFO  : 'con' command is executed.
09:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:58:31 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:59:04 INFO  : Disconnected from the channel tcfchan#186.
09:59:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:59:05 INFO  : 'fpga -state' command is executed.
09:59:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:59:05 INFO  : 'jtag frequency' command is executed.
09:59:05 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:59:05 INFO  : Context for 'APU' is selected.
09:59:05 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:59:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:59:05 INFO  : Context for 'APU' is selected.
09:59:05 INFO  : 'stop' command is executed.
09:59:06 INFO  : 'ps7_init' command is executed.
09:59:06 INFO  : 'ps7_post_config' command is executed.
09:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:06 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:59:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:59:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:59:06 INFO  : Memory regions updated for context APU
09:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:06 INFO  : 'con' command is executed.
09:59:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:59:06 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:05:07 INFO  : Disconnected from the channel tcfchan#187.
10:05:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:05:08 INFO  : 'fpga -state' command is executed.
10:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:05:08 INFO  : 'jtag frequency' command is executed.
10:05:08 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:05:08 INFO  : Context for 'APU' is selected.
10:05:08 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:05:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:05:08 INFO  : Context for 'APU' is selected.
10:05:08 INFO  : 'stop' command is executed.
10:05:09 INFO  : 'ps7_init' command is executed.
10:05:09 INFO  : 'ps7_post_config' command is executed.
10:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:09 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:05:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:05:09 INFO  : Memory regions updated for context APU
10:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:09 INFO  : 'con' command is executed.
10:05:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:05:09 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:08:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:08:59 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:09:20 INFO  : Disconnected from the channel tcfchan#188.
10:09:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:09:21 INFO  : 'fpga -state' command is executed.
10:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:21 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:09:21 INFO  : 'jtag frequency' command is executed.
10:09:21 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:09:21 INFO  : Context for 'APU' is selected.
10:09:21 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:09:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:21 INFO  : Context for 'APU' is selected.
10:09:21 INFO  : 'stop' command is executed.
10:09:23 INFO  : 'ps7_init' command is executed.
10:09:23 INFO  : 'ps7_post_config' command is executed.
10:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:25 ERROR : Memory write error at 0x100000. AP transaction timeout
10:09:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

10:09:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:09:37 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:09:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:09:46 INFO  : 'fpga -state' command is executed.
10:09:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:46 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:09:46 INFO  : 'jtag frequency' command is executed.
10:09:46 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:09:46 INFO  : Context for 'APU' is selected.
10:09:46 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:09:46 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:46 INFO  : Context for 'APU' is selected.
10:09:46 INFO  : 'stop' command is executed.
10:09:47 INFO  : 'ps7_init' command is executed.
10:09:47 INFO  : 'ps7_post_config' command is executed.
10:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:47 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:09:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:09:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:09:47 INFO  : Memory regions updated for context APU
10:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:47 INFO  : 'con' command is executed.
10:09:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:09:47 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:11:37 INFO  : Disconnected from the channel tcfchan#189.
10:11:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:11:38 INFO  : 'fpga -state' command is executed.
10:11:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:11:38 INFO  : 'jtag frequency' command is executed.
10:11:38 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:11:38 INFO  : Context for 'APU' is selected.
10:11:38 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:11:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:11:38 INFO  : Context for 'APU' is selected.
10:11:38 INFO  : 'stop' command is executed.
10:11:39 INFO  : 'ps7_init' command is executed.
10:11:39 INFO  : 'ps7_post_config' command is executed.
10:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:39 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:39 INFO  : Memory regions updated for context APU
10:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:39 INFO  : 'con' command is executed.
10:11:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:11:39 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:11:45 INFO  : Disconnected from the channel tcfchan#190.
10:11:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:11:46 INFO  : 'fpga -state' command is executed.
10:11:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:46 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:11:46 INFO  : 'jtag frequency' command is executed.
10:11:46 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:11:46 INFO  : Context for 'APU' is selected.
10:11:46 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:11:46 INFO  : 'configparams force-mem-access 1' command is executed.
10:11:46 INFO  : Context for 'APU' is selected.
10:11:46 INFO  : 'stop' command is executed.
10:11:46 INFO  : 'ps7_init' command is executed.
10:11:46 INFO  : 'ps7_post_config' command is executed.
10:11:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:11:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:47 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:47 INFO  : Memory regions updated for context APU
10:11:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:47 INFO  : 'con' command is executed.
10:11:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:11:47 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:21:59 INFO  : Disconnected from the channel tcfchan#191.
10:22:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:22:00 INFO  : 'fpga -state' command is executed.
10:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:00 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:22:00 INFO  : 'jtag frequency' command is executed.
10:22:00 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:22:00 INFO  : Context for 'APU' is selected.
10:22:00 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:22:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:00 INFO  : Context for 'APU' is selected.
10:22:00 INFO  : 'stop' command is executed.
10:22:00 INFO  : 'ps7_init' command is executed.
10:22:00 INFO  : 'ps7_post_config' command is executed.
10:22:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:22:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:01 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:01 INFO  : Memory regions updated for context APU
10:22:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:01 INFO  : 'con' command is executed.
10:22:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:22:01 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:23:14 INFO  : Disconnected from the channel tcfchan#192.
10:23:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:23:15 INFO  : 'fpga -state' command is executed.
10:23:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:23:15 INFO  : 'jtag frequency' command is executed.
10:23:15 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:23:15 INFO  : Context for 'APU' is selected.
10:23:15 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:23:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:23:15 INFO  : Context for 'APU' is selected.
10:23:15 INFO  : 'stop' command is executed.
10:23:16 INFO  : 'ps7_init' command is executed.
10:23:16 INFO  : 'ps7_post_config' command is executed.
10:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:16 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:23:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:23:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:23:16 INFO  : Memory regions updated for context APU
10:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:16 INFO  : 'con' command is executed.
10:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:23:16 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:25:09 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:28:43 INFO  : Disconnected from the channel tcfchan#193.
10:28:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:28:44 INFO  : 'fpga -state' command is executed.
10:28:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:28:44 INFO  : 'jtag frequency' command is executed.
10:28:44 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:28:44 INFO  : Context for 'APU' is selected.
10:28:44 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:28:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:44 INFO  : Context for 'APU' is selected.
10:28:44 INFO  : 'stop' command is executed.
10:28:44 INFO  : 'ps7_init' command is executed.
10:28:44 INFO  : 'ps7_post_config' command is executed.
10:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:45 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:28:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:45 INFO  : Memory regions updated for context APU
10:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:45 INFO  : 'con' command is executed.
10:28:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:28:45 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:28:58 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:29:02 INFO  : Disconnected from the channel tcfchan#194.
10:29:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:29:03 INFO  : 'fpga -state' command is executed.
10:29:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:29:03 INFO  : 'jtag frequency' command is executed.
10:29:03 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:29:03 INFO  : Context for 'APU' is selected.
10:29:03 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:29:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:03 INFO  : Context for 'APU' is selected.
10:29:03 INFO  : 'stop' command is executed.
10:29:03 INFO  : 'ps7_init' command is executed.
10:29:03 INFO  : 'ps7_post_config' command is executed.
10:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:04 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:04 INFO  : Memory regions updated for context APU
10:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:04 INFO  : 'con' command is executed.
10:29:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:29:04 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:30:36 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:30:41 INFO  : Disconnected from the channel tcfchan#195.
10:30:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:30:42 INFO  : 'fpga -state' command is executed.
10:30:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:43 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:30:43 INFO  : 'jtag frequency' command is executed.
10:30:43 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:30:43 INFO  : Context for 'APU' is selected.
10:30:43 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:30:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:43 INFO  : Context for 'APU' is selected.
10:30:43 INFO  : 'stop' command is executed.
10:30:43 INFO  : 'ps7_init' command is executed.
10:30:43 INFO  : 'ps7_post_config' command is executed.
10:30:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:30:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:43 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:43 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:43 INFO  : Memory regions updated for context APU
10:30:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:43 INFO  : 'con' command is executed.
10:30:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:30:43 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
