-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tiled_conv_conv_7x7 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Y_buf_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    Y_buf_ce0 : OUT STD_LOGIC;
    Y_buf_we0 : OUT STD_LOGIC;
    Y_buf_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    Y_buf_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
    X_buf_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    X_buf_ce0 : OUT STD_LOGIC;
    X_buf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    W_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    W_buf_ce0 : OUT STD_LOGIC;
    W_buf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of tiled_conv_conv_7x7 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln42_1_fu_236_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln42_1_reg_525 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sub_ln1319_fu_258_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln1319_reg_530 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln42_fu_270_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln42_reg_538 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_280_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_543 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln42_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln859_fu_290_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln859_reg_548 : STD_LOGIC_VECTOR (14 downto 0);
    signal empty_44_fu_323_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_44_reg_553 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln45_fu_335_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln45_reg_561 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_46_fu_341_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_46_reg_566 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln45_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvars_iv_next57_fu_347_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvars_iv_next57_reg_571 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_47_fu_353_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_47_reg_577 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_48_fu_359_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_48_reg_582 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_49_fu_365_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_49_reg_587 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_50_fu_371_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_50_reg_592 : STD_LOGIC_VECTOR (5 downto 0);
    signal Y_buf_addr_reg_597 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln48_fu_405_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln48_reg_605 : STD_LOGIC_VECTOR (4 downto 0);
    signal Y_buf_load_reg_610 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln63_fu_411_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln63_reg_615 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln63_1_fu_417_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln63_1_reg_621 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln63_2_fu_423_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln63_2_reg_626 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln63_3_fu_429_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln63_3_reg_631 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln63_4_fu_435_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln63_4_reg_636 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln63_fu_441_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln63_reg_641 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start : STD_LOGIC;
    signal grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_done : STD_LOGIC;
    signal grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_idle : STD_LOGIC;
    signal grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_ready : STD_LOGIC;
    signal grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_ce0 : STD_LOGIC;
    signal grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_we0 : STD_LOGIC;
    signal grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start : STD_LOGIC;
    signal grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_done : STD_LOGIC;
    signal grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_idle : STD_LOGIC;
    signal grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_ready : STD_LOGIC;
    signal grp_conv_7x7_Pipeline_CHANNEL_fu_193_X_buf_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_conv_7x7_Pipeline_CHANNEL_fu_193_X_buf_ce0 : STD_LOGIC;
    signal grp_conv_7x7_Pipeline_CHANNEL_fu_193_W_buf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv_7x7_Pipeline_CHANNEL_fu_193_W_buf_ce0 : STD_LOGIC;
    signal grp_conv_7x7_Pipeline_CHANNEL_fu_193_conv_i_i96_6_lcssa21_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_Pipeline_CHANNEL_fu_193_conv_i_i96_6_lcssa21_out_ap_vld : STD_LOGIC;
    signal oh_reg_141 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln48_fu_399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_reg_152 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_reg_164 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ow_reg_176 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start_reg : STD_LOGIC := '0';
    signal grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal p_cast_fu_394_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_mul21_fu_92 : STD_LOGIC_VECTOR (6 downto 0);
    signal kernel_fu_96 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln69_fu_473_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_23_fu_246_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1319_49_fu_254_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1319_fu_242_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_280_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal oh_cast_fu_294_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_43_fu_298_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_fu_311_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl3_fu_303_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl4_fu_319_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ow_cast_fu_385_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_51_fu_389_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln859_1_fu_451_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln859_fu_455_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1696_fu_460_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component tiled_conv_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Y_buf_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        Y_buf_ce0 : OUT STD_LOGIC;
        Y_buf_we0 : OUT STD_LOGIC;
        Y_buf_d0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component tiled_conv_conv_7x7_Pipeline_CHANNEL IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln63 : IN STD_LOGIC_VECTOR (14 downto 0);
        h : IN STD_LOGIC_VECTOR (5 downto 0);
        w : IN STD_LOGIC_VECTOR (5 downto 0);
        X_buf_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        X_buf_ce0 : OUT STD_LOGIC;
        X_buf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        zext_ln63_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln63_2 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln63_3 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln63_4 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln63_5 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln51 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_cast : IN STD_LOGIC_VECTOR (5 downto 0);
        indvars_iv_next57_cast : IN STD_LOGIC_VECTOR (5 downto 0);
        p_cast1 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_cast2 : IN STD_LOGIC_VECTOR (5 downto 0);
        p_cast3 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln48 : IN STD_LOGIC_VECTOR (5 downto 0);
        sub_ln1319 : IN STD_LOGIC_VECTOR (5 downto 0);
        W_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        W_buf_ce0 : OUT STD_LOGIC;
        W_buf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i96_6_lcssa21_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i96_6_lcssa21_out_ap_vld : OUT STD_LOGIC );
    end component;


    component tiled_conv_mux_42_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187 : component tiled_conv_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start,
        ap_done => grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_done,
        ap_idle => grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_idle,
        ap_ready => grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_ready,
        Y_buf_address0 => grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_address0,
        Y_buf_ce0 => grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_ce0,
        Y_buf_we0 => grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_we0,
        Y_buf_d0 => grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_d0);

    grp_conv_7x7_Pipeline_CHANNEL_fu_193 : component tiled_conv_conv_7x7_Pipeline_CHANNEL
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start,
        ap_done => grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_done,
        ap_idle => grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_idle,
        ap_ready => grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_ready,
        zext_ln63 => Y_buf_load_reg_610,
        h => h_reg_152,
        w => w_reg_164,
        X_buf_address0 => grp_conv_7x7_Pipeline_CHANNEL_fu_193_X_buf_address0,
        X_buf_ce0 => grp_conv_7x7_Pipeline_CHANNEL_fu_193_X_buf_ce0,
        X_buf_q0 => X_buf_q0,
        zext_ln63_1 => or_ln63_reg_641,
        zext_ln63_2 => add_ln63_reg_615,
        zext_ln63_3 => add_ln63_1_reg_621,
        zext_ln63_4 => add_ln63_2_reg_626,
        zext_ln63_5 => add_ln63_3_reg_631,
        zext_ln51 => add_ln63_4_reg_636,
        p_cast => empty_46_reg_566,
        indvars_iv_next57_cast => indvars_iv_next57_reg_571,
        p_cast1 => empty_47_reg_577,
        p_cast2 => empty_48_reg_582,
        p_cast3 => empty_49_reg_587,
        zext_ln48 => empty_50_reg_592,
        sub_ln1319 => sub_ln1319_reg_530,
        W_buf_address0 => grp_conv_7x7_Pipeline_CHANNEL_fu_193_W_buf_address0,
        W_buf_ce0 => grp_conv_7x7_Pipeline_CHANNEL_fu_193_W_buf_ce0,
        W_buf_q0 => W_buf_q0,
        conv_i_i96_6_lcssa21_out => grp_conv_7x7_Pipeline_CHANNEL_fu_193_conv_i_i96_6_lcssa21_out,
        conv_i_i96_6_lcssa21_out_ap_vld => grp_conv_7x7_Pipeline_CHANNEL_fu_193_conv_i_i96_6_lcssa21_out_ap_vld);

    mux_42_16_1_1_U108 : component tiled_conv_mux_42_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_read,
        din1 => p_read1,
        din2 => p_read2,
        din3 => p_read3,
        din4 => tmp_fu_280_p5,
        dout => tmp_fu_280_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_ready = ap_const_logic_1)) then 
                    grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_ready = ap_const_logic_1)) then 
                    grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    h_reg_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln42_fu_264_p2 = ap_const_lv1_0))) then 
                h_reg_152 <= ap_const_lv6_0;
            elsif (((icmp_ln48_fu_399_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                h_reg_152 <= indvars_iv_next57_reg_571;
            end if; 
        end if;
    end process;

    kernel_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                kernel_fu_96 <= ap_const_lv3_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln45_fu_329_p2 = ap_const_lv1_1))) then 
                kernel_fu_96 <= add_ln42_reg_538;
            end if; 
        end if;
    end process;

    oh_reg_141_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln42_fu_264_p2 = ap_const_lv1_0))) then 
                oh_reg_141 <= ap_const_lv5_0;
            elsif (((icmp_ln48_fu_399_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                oh_reg_141 <= add_ln45_reg_561;
            end if; 
        end if;
    end process;

    ow_reg_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln45_fu_329_p2 = ap_const_lv1_0))) then 
                ow_reg_176 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                ow_reg_176 <= add_ln48_reg_605;
            end if; 
        end if;
    end process;

    phi_mul21_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul21_fu_92 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln45_fu_329_p2 = ap_const_lv1_1))) then 
                phi_mul21_fu_92 <= add_ln42_1_reg_525;
            end if; 
        end if;
    end process;

    w_reg_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln45_fu_329_p2 = ap_const_lv1_0))) then 
                w_reg_164 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                w_reg_164 <= add_ln63_reg_615;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                Y_buf_addr_reg_597 <= p_cast_fu_394_p1(11 - 1 downto 0);
                add_ln48_reg_605 <= add_ln48_fu_405_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                Y_buf_load_reg_610 <= Y_buf_q0;
                add_ln63_1_reg_621 <= add_ln63_1_fu_417_p2;
                add_ln63_2_reg_626 <= add_ln63_2_fu_423_p2;
                add_ln63_3_reg_631 <= add_ln63_3_fu_429_p2;
                add_ln63_4_reg_636 <= add_ln63_4_fu_435_p2;
                add_ln63_reg_615 <= add_ln63_fu_411_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln42_1_reg_525 <= add_ln42_1_fu_236_p2;
                add_ln42_reg_538 <= add_ln42_fu_270_p2;
                sub_ln1319_reg_530 <= sub_ln1319_fu_258_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln45_reg_561 <= add_ln45_fu_335_p2;
                    empty_44_reg_553(10 downto 2) <= empty_44_fu_323_p2(10 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln45_fu_329_p2 = ap_const_lv1_0))) then
                    empty_46_reg_566(5 downto 1) <= empty_46_fu_341_p2(5 downto 1);
                empty_47_reg_577 <= empty_47_fu_353_p2;
                empty_48_reg_582 <= empty_48_fu_359_p2;
                empty_49_reg_587 <= empty_49_fu_365_p2;
                empty_50_reg_592 <= empty_50_fu_371_p2;
                indvars_iv_next57_reg_571 <= indvars_iv_next57_fu_347_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                    or_ln63_reg_641(5 downto 1) <= or_ln63_fu_441_p2(5 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln42_fu_264_p2 = ap_const_lv1_0))) then
                tmp_reg_543 <= tmp_fu_280_p6;
                trunc_ln859_reg_548 <= trunc_ln859_fu_290_p1;
            end if;
        end if;
    end process;
    empty_44_reg_553(1 downto 0) <= "00";
    empty_46_reg_566(0) <= '1';
    or_ln63_reg_641(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln42_fu_264_p2, ap_CS_fsm_state4, icmp_ln45_fu_329_p2, ap_CS_fsm_state5, grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_done, grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_done, icmp_ln48_fu_399_p2, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln42_fu_264_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln45_fu_329_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln48_fu_399_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    W_buf_address0 <= grp_conv_7x7_Pipeline_CHANNEL_fu_193_W_buf_address0;
    W_buf_ce0 <= grp_conv_7x7_Pipeline_CHANNEL_fu_193_W_buf_ce0;
    X_buf_address0 <= grp_conv_7x7_Pipeline_CHANNEL_fu_193_X_buf_address0;
    X_buf_ce0 <= grp_conv_7x7_Pipeline_CHANNEL_fu_193_X_buf_ce0;

    Y_buf_address0_assign_proc : process(ap_CS_fsm_state2, Y_buf_addr_reg_597, ap_CS_fsm_state5, grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_address0, ap_CS_fsm_state9, p_cast_fu_394_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_buf_address0 <= Y_buf_addr_reg_597;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Y_buf_address0 <= p_cast_fu_394_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Y_buf_address0 <= grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_address0;
        else 
            Y_buf_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_ce0, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            Y_buf_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Y_buf_ce0 <= grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_ce0;
        else 
            Y_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Y_buf_d0_assign_proc : process(ap_CS_fsm_state2, grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_d0, ap_CS_fsm_state9, select_ln69_fu_473_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_buf_d0 <= select_ln69_fu_473_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Y_buf_d0 <= grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_d0;
        else 
            Y_buf_d0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    Y_buf_we0_assign_proc : process(ap_CS_fsm_state2, grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            Y_buf_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Y_buf_we0 <= grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_Y_buf_we0;
        else 
            Y_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1696_fu_460_p2 <= std_logic_vector(unsigned(trunc_ln859_1_fu_451_p1) + unsigned(trunc_ln859_reg_548));
    add_ln42_1_fu_236_p2 <= std_logic_vector(unsigned(phi_mul21_fu_92) + unsigned(ap_const_lv7_17));
    add_ln42_fu_270_p2 <= std_logic_vector(unsigned(kernel_fu_96) + unsigned(ap_const_lv3_1));
    add_ln45_fu_335_p2 <= std_logic_vector(unsigned(oh_reg_141) + unsigned(ap_const_lv5_1));
    add_ln48_fu_405_p2 <= std_logic_vector(unsigned(ow_reg_176) + unsigned(ap_const_lv5_1));
    add_ln63_1_fu_417_p2 <= std_logic_vector(unsigned(w_reg_164) + unsigned(ap_const_lv6_3));
    add_ln63_2_fu_423_p2 <= std_logic_vector(unsigned(w_reg_164) + unsigned(ap_const_lv6_4));
    add_ln63_3_fu_429_p2 <= std_logic_vector(unsigned(w_reg_164) + unsigned(ap_const_lv6_5));
    add_ln63_4_fu_435_p2 <= std_logic_vector(unsigned(w_reg_164) + unsigned(ap_const_lv6_6));
    add_ln63_fu_411_p2 <= std_logic_vector(unsigned(w_reg_164) + unsigned(ap_const_lv6_2));
    add_ln859_fu_455_p2 <= std_logic_vector(unsigned(grp_conv_7x7_Pipeline_CHANNEL_fu_193_conv_i_i96_6_lcssa21_out) + unsigned(tmp_reg_543));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_done)
    begin
        if ((grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_done)
    begin
        if ((grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln42_fu_264_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln42_fu_264_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln42_fu_264_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln42_fu_264_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_43_fu_298_p2 <= std_logic_vector(unsigned(phi_mul21_fu_92) + unsigned(oh_cast_fu_294_p1));
    empty_44_fu_323_p2 <= std_logic_vector(unsigned(p_shl3_fu_303_p3) + unsigned(p_shl4_fu_319_p1));
    empty_46_fu_341_p2 <= (h_reg_152 or ap_const_lv6_1);
    empty_47_fu_353_p2 <= std_logic_vector(unsigned(h_reg_152) + unsigned(ap_const_lv6_3));
    empty_48_fu_359_p2 <= std_logic_vector(unsigned(h_reg_152) + unsigned(ap_const_lv6_4));
    empty_49_fu_365_p2 <= std_logic_vector(unsigned(h_reg_152) + unsigned(ap_const_lv6_5));
    empty_50_fu_371_p2 <= std_logic_vector(unsigned(h_reg_152) + unsigned(ap_const_lv6_6));
    empty_51_fu_389_p2 <= std_logic_vector(unsigned(empty_44_reg_553) + unsigned(ow_cast_fu_385_p1));
    grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start <= grp_conv_7x7_Pipeline_CHANNEL_fu_193_ap_start_reg;
    grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start <= grp_conv_7x7_Pipeline_INIT_I_INIT_J_INIT_K_fu_187_ap_start_reg;
    icmp_ln42_fu_264_p2 <= "1" when (kernel_fu_96 = ap_const_lv3_4) else "0";
    icmp_ln45_fu_329_p2 <= "1" when (oh_reg_141 = ap_const_lv5_17) else "0";
    icmp_ln48_fu_399_p2 <= "1" when (ow_reg_176 = ap_const_lv5_14) else "0";
    indvars_iv_next57_fu_347_p2 <= std_logic_vector(unsigned(h_reg_152) + unsigned(ap_const_lv6_2));
    oh_cast_fu_294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(oh_reg_141),7));
    or_ln63_fu_441_p2 <= (w_reg_164 or ap_const_lv6_1);
    ow_cast_fu_385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ow_reg_176),11));
    p_cast_fu_394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_51_fu_389_p2),64));
    p_shl3_fu_303_p3 <= (empty_43_fu_298_p2 & ap_const_lv4_0);
    p_shl4_fu_319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_311_p3),11));
    select_ln69_fu_473_p3 <= 
        ap_const_lv15_0 when (tmp_2_fu_465_p3(0) = '1') else 
        add_ln1696_fu_460_p2;
    sub_ln1319_fu_258_p2 <= std_logic_vector(unsigned(zext_ln1319_49_fu_254_p1) - unsigned(zext_ln1319_fu_242_p1));
    tmp_1_fu_311_p3 <= (empty_43_fu_298_p2 & ap_const_lv2_0);
    tmp_23_fu_246_p3 <= (kernel_fu_96 & ap_const_lv2_0);
    tmp_2_fu_465_p3 <= add_ln859_fu_455_p2(15 downto 15);
    tmp_fu_280_p5 <= kernel_fu_96(2 - 1 downto 0);
    trunc_ln859_1_fu_451_p1 <= grp_conv_7x7_Pipeline_CHANNEL_fu_193_conv_i_i96_6_lcssa21_out(15 - 1 downto 0);
    trunc_ln859_fu_290_p1 <= tmp_fu_280_p6(15 - 1 downto 0);
    zext_ln1319_49_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_246_p3),6));
    zext_ln1319_fu_242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_fu_96),6));
end behav;
