These notes were taken while reviewing documentation for the STM32F407 Discovery kit. These notes are comprised of terms unknown to me, which were either used in the data sheets of the board, or in the definitions or such terms. There is a separate section for terms or abbreviations specific to ARM

NOTE: * designates that the acronym may be used for other relevant meanings that are known

ARM Terms
DCMI = Digital Camera Interface
DMA* = Direct Memory Access controller
ETM = Embedded Trace Macrocell (TM)
EXTI = External Interrupt/Event Controller
FSMC = Fixed Static Memory Controller
IWDG = Independent Watchdog
LPR = Low-power Regulator
MR = Main Regulator Mode
NVIC = Nested Vector Interrupt Controller
PVD = Programmable Voltage Detector
SWJ-DP = Serial Wire JTAG Debug Port
TPA = Trace Port Analyzer

General Terms

NOTE: Nearly all definitions are taken from Wikipedia. Lines if MES are taken from O'Reilly's "Making Embedded Systems" written by Elicia White
citation: 
White, Elicia. "Making Embedded Systems." O'Reilly Media, Inc., 2012.

_A_
ABP = Advanced Peripheral Bus
	- bus designed for low bandwidth control accesses, for example register interfaces on system peripherals
	- address and data phase similar to AHB, but signal list is much reduced and less complex (e.g. no bursts)
ADC = Analog-to-Digital Converter
	- a system that converts an analog signal, such as a sound picked up by a microphone or light entering a digital camera, into a digital signal
	- may also provide isolated measurement such as an electronic device that converts input analog voltage/current to a digital number representing magnitude of the voltage/current
AHB = Advanced High-performance Bus
	- ARM bus protocol
	- large bus widths
	- simple transaction on AHB = address phase and subsequent data phase (without wait states: only two bus-cycles)
	- access to target device controlled through MUX (non-tristate), thus admitting bus-access to one bus-master at a time
ARQ - Automatic Repeat Request or Automatic Repeat Query
	- error-control method for data transmission that uses acknowledgments and timeouts to achieve reliable data transmission over an unreliable service
	- no acknowledgment before timeout = re-transmission of packet until acknowledgment
_B_
Baud
	- common measure of symbol rate, one of the components that determine the speed of communication over a data channel
	- symbol rate or modulation rate in symbols per second or pulses per second
	- related to, but not equivalent to gross bit rate (bits per second)
		- if symbols are only 0 or 1, then baud is equivalent to bits per second
Bit-bang
	- slang for various techniques in which serial communications use software instead of dedicated hardware to process and make use of signals
	- software directly sets and samples state of pins on a microcontroller
	- software is responsible for all parameters of the signal: timing, levels, synchronization, etc.
	- can be implemented at low cost
	- opposed to dedicated hardware (e.g. modem, UART, shift register) which handles parameters and provides buffered data interface
		- software not required for demodulation
	- MES:
		- can be created for any serial interface
		- consumes more processing power than a built-in processor interface, but is more flexible
BJT = Bipolar junction transistor
	- a type of transistor that uses both electron and hole charge carriers (FET use only one type of charge carrier
	- use two conjunctions between to semiconductor types, n-type and p-type
	- main functionality is to amplify signals; can be used as amplifiers or switches
BoR - Brownout Reset
	- a circuit that causes a computer processor to reset (or reboot) in the event of a brownout ( a significant drop in the power supply output voltage)
BSC = Binary Synchronous Communications
	- IBM character-oriented, half-duplex link protocol
	- replaced STR
	- allowed common link management rules to be used with three character encodings for messages
		- Six-bit Transcode: looked backwards to older systems
		- USASCII: 128 characters looked forward
		- EBCDIC: 256 characters looked forward
	- Transcode disappeared quickly
_C_
CAN = Controller Area Network
	- robust vehicle bus designed to allow microcontrollers to communicate with each other in applications without a host computer
CCM = Core Coupled Memory
	- ?
CISC = Complex Instruction Set Computer
	- a computer in which single instructions can execute several low-level operations (load from memory, arithmetic, memory store) or are capable of multi-step operations or addressing modes with single instructions.
	- coined in contract to RISC
CMOS = Complementary metal-oxide-semiconductor
	- a technology for constructing integrated circuits
	- high noise immunity and low static power consumption (only uses significant power during on/off switching)
	- allows high density of logic functions on a chip
Compact Flash
	- flash memory mass storage device used mainly in portable electronic devices
CSMA = Carrier-Sense Multiple Access
	- MAC protocol in which a node verifies the absence of other traffic before transmitting on a shared transmission interface medium (e.g. electrical bus or band of electromagnetic spectrum)
CSMA/CD = Carrier-Sense Multiple Access with Collision Detection
	- MAC method used most notably in early Ethernet tech for LAN
	- uses CSMA in combination with collision detection in which a transmitting station detects collisions by sensing transmissions from other stations while transmitting a frame
	- collision detected = stops transmitting frame, transmits jam signal, waits random time before sending the next frame
	- improvement over CSMA as transmissions could be terminated and re-attempted faster
CTS = Clear to Send
_D_
DAC = Digital-to-Analog Converter
	- a system that converts a digital signal into an analog signal
Data Transmission Circuit
	- transmission media and intervening equipment used for the data transfer btwn DTEs
D-Bus = Desktop Bus
	- a software bus, and IPC, and an RPC, mechanism that allows communication between multiple processes concurrently running on the same machine
DCE = Data Circuit-termination Equipment or Data Communication Equipment
	- device that sits btwn DTE and data transmission circuit 
	- usually a modem
	- usually performs functions:
		- signal conversion
		- coding
		- line clocking
Dhrystone
	- a synthetic computing benchmark program representative of general processor (CPU) performance
	- developed in 1984 intended to be representative of system (integer) programming
DMIPS = Dhrystone MIPS (Million Instructions per Second)
	- a measure of computer performance relative to the performance of the DEC VAX 11/780 minicomputer of the 1970s
DRAM - Dynamic Random-Access Memory
	- a type of random access semiconductor memory that stores each bit of data is a separate tiny capacitor within an integrated circuit
	- capacitor can be charged or discharged to represent the two states of a bit
	- requires memory refresh as the charge of the capacitors slowly leaks off
	- exhibits data remanence, but is volatile
	- slower and less expensive than SRAM
	- used for a computer's main memory
DSP = Digital Signal Processor
	- a specialized microprocessor ( or a SIP block) with architecture optimized for the operational needs of digital signal processing
	- usually used to measure, filter, or compress real world-analog signals
	- often a challenge for general microprocessors to keep up with processing continuously in real-time
	- usually have better battery power efficiency than general microprocessors
	- often use special memory architectures to fetch multiple data or instructions simultaneously
DTE = Data Terminal Equipment
	- an end instrument that converts user information into signals or reconverts received signals
	- aka tail circuits
	- communicates to DCEs
	- serves as a data source or a data sink
	- provides the data communication control function to be performed in accordance with the link protocol
_E_
Endec
	- in electrical communication, this is a device that acts as both and encoder and decoder on a signal or data stream, either with same or separate circuitry or algorithm
_F_
FET = Filed-effect transistor
	- an electronic device which uses an electric field to control the flow of current
	- 3-terminalled devices (source, gate, drain)
	- application of a voltage to the gate terminal alters conductivity between the drain and source terminals
Flash memory
	- non-volatile storage
	FSMC = flexible static memory control
	- used for storing data in a volatile configuration...
Four-of-Eight code
	- a 64 character set plus six control characters, encoded in eight bits
	- exactly four bits of each character were 1 bits
	- 70 possible bit combinations
FPU = Floating-point Unit
	- a math coprocessor that is part of a computer system that is specially designed to carry out operations on floating point numbers
_G_
GPIO = General Purpose Input/Output
	- an uncommitted digital signal pin on an IC or electronic circuit board whose behavior - including whether it acts as an input or output - is controllable by the user at run time
_H_
HDLC = High-level Data Link Control
	- bit-oriented code-transparent synchronous data link layer protocol developed by ISO
	- provides connection-oriented and connection-less service
	- can be used for point-to-multipoint connections via the master-slave modes Normal Response Mode (NRM) and Asynchronous Response Mode (ARM)
	- now almost exclusively used to connect one device to another using Asynchronous Balanced Mode (ABM)
HNP = Host Negotiation Protocol
	- new communication protocol introduced by the USB OTG and Embedded Host Supplement to the USB 2.0 specification	
	- allows two devices to exchange their host/peripheral roles (both must be OTG dual-role devices)
	- ability to reverse roles allows USB OTG device to acquire control of data-transfer scheduling
	- any OTG device is capable of initiating data transfer over USB OTG bus
	- HNP polling: host device periodically polls peripheral during active session to see if it wishes to become a host
	- main purpose is to accommodate users who connected two devices in the wrong direction for the required task
	- New OTG protocols cannot pass through a standard USB hub as those are based on electrical signaling via a dedicated wire
Hysteresis
	- state dependent on past state as well as input
_I_
I-Bus = IBus = Intelligent Input Bus
	- an input method framework for multilingual input in Unix-like OSs
IC = Integrated Circuit
	- a set of electronic circuits on one small flat piece (or "chip") of semiconductor material that is normally silicon
IC power-supply pin
	- pins used in nearly all ICs that connect to the power rails of the circuit in which they are installed
I2C = Inter-integrated circuit Interface aka TWI (Two-wire Interface)
	- a synchronous, multi-master, multi-slave, packet switched, single-ending, computer serial bus
	- widely used for attaching two lower-speed ICs to processors and microcontrollers in short-distance, intra-board communication
	- MES
		- master that provides clock and starts interaction (similar to SPI)
		- can have multiple masters and multiple peripherals
		- master can switch sides, allowing peripheral to control interaction
		- three connections:
			+ SCL for clock
			+ SDL for data (half-duplex: both ways on same wire)
			+ ground
		- simple hardware, complex software
		- own address scheme (moves this to OSI layer 3: Network)
		- fairly widely used
		- state machine used to deal with switching direction of communication
		- communication model:
			1. Master sends 7-bit address to indicate read or write from/to slave
			2. slave sends ACK
			3. Master sends to/reads from slave
			4. interaction proceeds
			...
			n. master sends stop bit
		- num components attached limited by address space and bus capacitance
		- addresses allocated by NXP (company who invented I2C)
		- many components allow last few bits of address to be set using pull-ups
			+ allows several instances to be put on the same part of the bus
		- some components have slightly different part numbers, resulting in different I2C addresses
		- overhead becomes negligible if moving large amounts of data
		- not usually used for communication to distant peripherals
			+ could go few meters before degradation
		- really need 4 wires (2 for communication, usually power and ground)
I2S = Inter-integrated Sound or Inter-IC Sound
	- electrical serial bus interface standard used for connection digital audio devices together
IPC = Inter-process communication
	- refers specifically to the mechanisms an OS provides to allow the processes to manage shared data
	- typically applications can use IPC, categorized as clients and servers, where the client requests and the server responds
ISA = Instruction set architecture
	- an abstract model of a computer
	- a realization of an ISA is an implementation
_J_
JTAG = Joint Test Action Group (named after)
	- industry standard for verifying designs and testing printed circuit boards after manufacture
	- implements standards for on-chip instrumentation in electronic design automation (EDA) as a complementary tool to digital simulation
	- specifies use of dedicated debug port implementing a serial communications interface for low-overhead access without direct external access to system address and data buses
_K_
_L_
LIN = Local Interconnect Network
	- a serial network protocol used for communication between components of a vehicle
	- cheaper than CAN bus
LLC = Logical Link Control
	- upper sublayer of the data link layer (second layer of the OSI model)
	- provides multiplexing mechanisms that facilitate coexistence of multiple network protocols in a multipoint network and to be transported over the same network medium
	- provides flow control and multiplexing for the logical link
	- can also provide ARQ (Automatic Repeat Request) error management mechanisms
	- acts as an interface between the MAC sublayer and the network layer
_M_
MAC = Medium Access Control
	- sublayer that controls the hardware responsible for interaction with the wired, optical, or wireless transmission medium
	- data link layer (layer 2 of OSI model) = MAC sublayer + LLC sublayer
	- provides flow control and multiplexing for the transmission medium
MII = Media-Independent Interface ("Medium-Independent" according to data sheet")
	- originally designed as a standard interface connecting a Fast Ethernet MAC block to a PHY chip
	- different types of PHY devices can be used without redesigning or replacing MAC hardware (any MAC may be used with any PHY)
MMC = MultiMediaCard
	- memory card used for solid-state storage
MMU = Memory Management Unit
	- aka PMMU = Paged Memory Management Unit
	- computer hardware unit having all memory references passed through itself
	- primarily performs the translation of virtual memory addresses to physical addresses
	- effectively performs memory management while simultaneously handling memory protection, cache control, bus arbitration and, sometimes, bank switching
MPU* = Memory Protection Unit
	- a computer hardware unit that provides memory protection
	- usually implemented as part of the CPU
	- usually managed by an RTOS
	- trimmed down version of MMU that only offers memory protection
	- usually implemented in low power processors that require only memory protection
_N_
NAND Flash
	- one of the two main types of flash memory (vs NOR Flash)
	- uses floating-gate transistors connected to resemble a NAND gate
	- extra level of addressing vs NOR Flash
	- might address memory by page, word, and bit
	- reduction in ground wires and bit lines allows denser layout and greater storage capacity per chip
	- permitted to contain certain number of faults
NOR Flash
	- one of the two main types of flash memory (vs NAND Flash)
	- each cell has one end connected directly to ground, and one end connected directly to a bit line
	- acts like a NOR gate
	- tech of choice for embedded applications requiring a discrete non-volatile memory device
	- low read latency's allow for direct code execution and data storage in a single memory product
	- might address memory by page then word
	- expected to be fault free
_O_
_P_
PCCard
	- configuration for computer parallel communication peripheral interface, designed for laptop computer
	- originally designed as a standers for memory-expansion cards for computer storage
PCS = Physical Coding Sublayer
	- a networking protocol sublayer in Fast Ethernet, Gigabit Ethernet, and 10 Gigabit Ethernet standards
	- resides on physical layer and provides an interface between the PMA and the MII
	- responsible for:
		- data encoding and decoding
		- scrambling and descrambling
		- alignment marker insertion and removal
		- block and symbol redistribution
		- lane block desynchronization and deskew
PHY = Physical Interface Device (according to data sheet)
	- abbreviation got the physical layer of the OSI model
	- refers to circuitry required to implement physical layer functions
	- connects a link layer device (often called a MAC) to a physical medium (e.g. optical fiber or copper wires)
	- typically includes PCS and PMD layer functionality
PLL = phase-locked-loop
	- control system that generates and output signal whose phase is related to the phase of an output signal
	- used to:
		- demodulate a signal
		- recover signal from a noisy communication channel
		- generate a stable frequency at multiples of an input frequency
		- distribute precisely timed clock pulses in digital logic circuits such as microprocessors
	- MES: "Denotes a way a processor can multiply a slower clock (i.e., a slow oscillator) to get a faster clock ( a processor clock)"
PMA = Physical Medium Attachment
	- Sublayer of the PHY layer
	- performs PMA framing, octet synchronization, and x^7 +x^6 + 1 scrambling/descrambling
PMBus - Power Management Bus
	- variant of SMBus targeted at digital management of power supplies
	- slow speed two-view communication based on I2C
PMD = Physical Medium Dependent
	- sublayer of the PHY layer
	- further help to define the physical layer of computer network protocols
	- define details of transmission and reception of individual bits on a physical medium
	- responsibilities include:
		- bit timing
		- signal encoding
		- interacting with the physical medium
		- properties of the cable, optical wire, or wire itself
PoD - Power-down Reset
	- a microcontroller or microprocessor peripheral that generates a reset signal when power is removed from a device (?)
PoR = Power-on Reset
	- a microcontroller or microprocessor peripheral that generates a reset signal when power is applied to a device
	- ensures the devices begins operation in a known state
Prescaler or Prescale Register
	- an electronic counting circuit used to reduce a high frequency electrical signal to a lower frequency by integer division
	- MES: "The prescale register, which divides the clock so that the counter increments at a slower rate."
PSRAM = Pseudo-static RAM
	- dynamic RAM with built-in refresh and address control circuitry to make it behave similarly to SRAM
	- combines high density of DRAM with ease of use of SRAM
PTP = Precision Time Protocol
	- used to synchronize clocks throughout a computer network
	- on a LAN, achieves accuracy in the sub-microsecond range = >suitable for measurement and control systems
	- currently used for:
		- financial transactions
		- mobile phone tower transmissions
		- sub-sea acoustic arrays
		- networks that require precise timing but lack access to satellite navigation signals
PWM = Pulse-width Modulation
	- method of reducing the average power delivered by an electrical signal, by effectively chopping it up into discrete parts
	- average voltage (and current) fed to the load is controlled by turning the switch on/off at a fast rate
_Q_
_R_
RISC = Reduced instruction set computer
	- a computer whose ISA allows it to have fewer cycles per instruction than a CISC
RC Network = RC Circuit = RC Filter
	- an electric circuit composed of resistors and capacitors driven by a voltage or current source
RC Oscillator
	- a linear oscillator circuit which uses an RC network
RMII = Reduced Media-Independent Interface ("Medium-Independent" according to data sheet")
	- standard developed to reduce the number of signals required to connect PHY to MAC
	- four changes to the MII standard:
		1. TXCLK and RXCLK replaced by single clock, which is an input to the PHY instead of output
			+ allows clock signal to be shared with all PHYs in a multiport device (e.g. a switch)
		2. clock frequency doubled 25 MHz to 50 MHz; data paths narrowed to 2 bits from 4 bits
		3. RXDV (Receive Data Valid) and CRS (Carrier Sense) signals multiplexed to one signal
		4. COL (Collision detect) signal removed
RNG = Random Number Generator
	- a device that generates a sequence of numbers of symbols that cannot be reasonably predicted better than by a random chance
RPC = Remote Procedure Call
	- when a computer causes a procedure (subroutine) to execute in a different address space (commonly on another computer on a shared network)
	- the procedure is coded as a normal (local) procedure call, without explicitly coded details for the remote interaction
	- type of client-server interaction typically implemented via a request-response message-passing system
RS-232
	- standard originally introduced in 1960 for serial communication transmission of data
	- formally defines signals between DTE and DCE
	- defines electrical characteristics and timing of signals, meaning of signals, and physical size and pinout of connectors
	- USB has replaced this for most peripheral interface roles
	- MES
		- Often converted from TTL-level signals on a board to RS-232 to USB for interface with a laptop
		- defines 8 signals, though most important are transmit (TX) and receive (RX)
			+ RX and TX are all that are needed for communication with host machine
			+ connections to cellular data modems or serial-to-ethernet converters may require more lines
				> RTS/CTS handshaking
				> needs master and slave designated = DTE is master DCE is slave
		- physical and data-link layer
		- no built-in addressing = conection only btwn two parties
		- must agree on: buad rate, parity, # start/stop bits, and flow control
			+ flow control can be:
				> hardware using RTS/CTS
				> software using Xon/Xoff
				> no flow control
		- implicit clock means baud rate must be configured on both devices
		- 15V means signal can travel around 15m before deterioration
		- easy to implement in software and cheap to implement in hardware
RTC = real-time-clock
	- clock that tracks current time
RTS = Request To Send
RTOS = Real-time Operating System
	- an OS intended to serve real-time applications that process data as it comes in, typically without buffer delays
_S_
S-Bus
	- a computer bus system used in most SPARC(RISC) based computers during the 90s
	- originally announced as both a bus system and peripheral interconnect that allowed input and output devices relatively low latency access to memory
	- replaced by MBus once memory and CPU speeds outpaced I/O performance
	- served as input/output bus for remainder of lifetime
Schmitt trigger
	- Hardware that implements hysteresis in VIL and VIH
	- i.e. takes low input and generates low output until input rises above a threshold, then generates high output
SDIO = Secure Digital Input Output
	- an extension of the SD (a non-volatile memory card) specification to cover I/O functions
SDLC = Synchronous Data Link Control
	- layer 2 bit-oriented computer communications protocol for IBM's Systems Network Architecture (SNA)
	- supports multi-links and error correction
	- operates independently on each communications link
	- can operate on/with:
		- point-to-point multipoint or loop facilities
		- switched or dedicated, two-wire or four-wire circuits
		- full-duplex or half-duplex operation
	- ability to mix half-duplex secondary stations w/ full-duplex primary stations on four-wire circuits => reduce cost of dedicated facilities
	- runs under assumption of SNA header
	- use becoming more rare, replaced with IP-based protocols
SDR = Software-Defined Radio
	- radio communication system where components that have been traditionally implemented in hardware (e.g. mixers, filters, amplifiers, modulators/demodulators, detectors, etc.) are instead implemented by means of software on a personal computer or embedded system
SMBus = System Management Bus
	- single-ended simple two-wire bus for lightweight communication
	- commonly found in motherboards for communication with power source for ON/OFF instructions
	- derived from I2C for comms with low-bandwidth devices on a motherboard, esp power related chips
Software Bus
	- a software architecture model where a shared communication channel facilitates connections and communication btwn software models
SPI - Serial Peripheral Interface
	- a synchronous serial communication interface specification used for short-distance communication, primarily in embedded systems
	- MES:
		- four wires connect processor to SPI peripheral
			+ Master-In Slave Out (MISO) aka Serial Data IN (SDI): Receiver data in
			+ Master-Out Slave-In (MOSI) aka Serial Data Out (SDO): Transmit for the master
			+ Clock (SCK, CLK, or SCLK): Generated by the master for both sides of comms
			+ Chip Select (CS) or Slave Select (SS): one line per peripheral; generated by master; usually active low
		- "clocking out" = master will need to send to receive, even if it has not command => usually will send 0xFF
		- only one clock means oscillator does not need to be precise
		- clock speed = baud rate and no over head = faster transition than RS-232, comparable to Ethernet
		- clock speed = whatever processor can clock and particular peripheral can receive
		- cannot travel far; usually don't leave the board; last less than a meter
		- driver easier to implement than RS-232
			- one tricky  part: data on line valid when clock edge rises or falls
			- data sheet will specify what peripheral wants
		- often implemented as bit-bang interface
			- uses I/O lines to do work of comm interface
			- example outline pg. 169
SRAM = Static Random-Access Memory
	- type of semiconductor memory that uses bistable latching circuitry (flip-flop) to store each bit
	- exhibits data remanence, but is still volatile
	- opposed to DRAM, which must be periodically refreshed
	- faster & more expensive than DRAM
	- typically used for a CPU cache
SRP = Session Request Protocol
	- new communication protocol introduced by the USB OTG and Embedded Host Supplement to the USB 2.0 specification
	- allows both communicating devices to control when the the link's power session is active
		- only host is capable of doing this in standard USB
	- allows fine control over power consumption
	- can leave the USB link unpowered until the peripheral requires power
	- New OTG protocols cannot pass through a standard USB hub as those are based on electrical signaling via a dedicated wire
STR = Synchronous Transmit-Receive
	- early IBM character-oriented communication protocol
	- point-to-point only
	- employed four-of-eight transmission code
	- communicated at up to 5100 characters per second at half-duplex or full-duplex
_T_
_U_
UART = Universal Asynchronous Receiver-Transmitter
	- computer hardware device for asynchronous serial communication
	- data format and transmission speeds are configurable
	- electric signaling levels and methods are determined by a driver circuit external to the UART
	- usually an individual (or part of an) IC used for serial communications over a computer of peripheral device serial port
	- bases of RS-232 ports on computers
	- lines:
		- RX 	: Receiving Line
		- TX	: Transmitting Line
		- Ground: Ground
	- no master/slave relationship
	- line connections determined by manufacturer (RX/TX to RX/TX vs TX/RX to RX/TX)
	- transfer done at processor voltages when t and r are on the same board
	- trace length increase = distortion and reduced voltages
	- bits transmitted at prearranged baud rate (determined by both parties ahead of time)
	- two systems baud clocks can be up to 5% off
	
ULPI = UTMI Low-Pin Interface
	- defines an interface between USB IP link controllers and the PHYs or transceivers that drive the actual bus
	- designed specifically to reduce the pin count of discrete high-speed USB PHYs
USART = Universal Synchronous and Asynchronous Receiver-Transmitter
	- type of serial bus that can be programmed to communicate asynchronously or synchronously
	- in synchronous mode:
		- transmits data in frames
		- characters must be provided on time until a frame is complete
		- "underrun error" if this is not done by the processor -> transition frame is aborted
		- character-oriented
			+ STR and BSC
			+ relied on particular characters to define frame boundaries
		- bit-oriented
			+ HDLC and SDLC
			+ earlier devices relied on physical-layer signals
			+ later devices took over the physical-layered recognition of bit patterns
		- synchronous line is never silent: modem transmitting = data flowing
		- when physical layer indicates modem is active, USART sends steady stream of padding (either characters or bits)
	- lines:
		- RX	: Receiving Line
		- TX	: Tansfer Line
		- Clock	: clock used to synchronize the devices (square baud wave)
		- CTS	: Clear To Send flow control signal
		- RTS	: Ready to Send flow control signal
	- flow control signals used to throttle data flow
	- CTS connected to RTS of other machine
	- aka Hardware Handshaking
US HS = USB High-speed
	- a mode of USB signal transmission using differential signaling on a twisted-pair data cable
	- mode uses same wire pair, but with different electrical conventions
	- see Wikipedia for voltage details

USB OTG = USB on-the-go
	- specification that allows usb devices to operate as hosts for other USB devices
UTMI = USB 2.0 Transceiver Macrocell Interface
_V_
Vehicle Bus
	- a specialized internal communications network that interconnects components inside a vehicle
VDD
	- a positive IC power-supply pin on field-effect transistor-based integrated circuits
VIH = Voltage Input High
	- Voltage at which an input signal to the processor is declared high
VIL = Voltage Input Low
	- Voltage at which an input signal to the processor is declared low
VSS
	- a negative IC power-supply pin on field-effect transistor-based integrated circuits
_W_
Watchdog Timer
	- an electronic timer that is used to detect and recover from computer malfunctions
	- MES: might reset processor if no action is performed (e.g. toggle of an I/O line or register write)
	- MES: system will wait for a processor signal that things are going well
Wire Wrap
	- wire connections made by wrapping several turns of uninsulated sections of wire around component lead or socket pin
	- invented to wire telephone crossbar switches
	- later adapted to construct electronic circuit boards
_X_
_Y_
_Z_
