<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Sharksky Flightcontroller: RCCEx Exported Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Sharksky Flightcontroller
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Sharksky Flightcontroller a flightcontroller for the matura work.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group___r_c_c_ex___exported___macros.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RCCEx Exported Macros<div class="ingroups"><a class="el" href="group___s_t_m32_f7xx___h_a_l___driver.html">STM32F7xx_HAL_Driver</a> &raquo; <a class="el" href="group___r_c_c_ex.html">RCCEx</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___r_c_c_ex___peripheral___clock___enable___disable"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable.html">RCCEx_Peripheral_Clock_Enable_Disable</a></td></tr>
<tr class="memdesc:group___r_c_c_ex___peripheral___clock___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB/APB peripheral clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c_ex___peripheral___clock___enable___disable___status"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html">Peripheral Clock Enable Disable Status</a></td></tr>
<tr class="memdesc:group___r_c_c_ex___peripheral___clock___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the AHB/APB peripheral clock. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c_ex___force___release___peripheral___reset"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___force___release___peripheral___reset.html">RCCEx Force Release Peripheral Reset</a></td></tr>
<tr class="memdesc:group___r_c_c_ex___force___release___peripheral___reset"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases AHB/APB peripheral reset. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c_ex___peripheral___clock___sleep___enable___disable"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html">RCCEx Peripheral Clock Sleep Enable Disable</a></td></tr>
<tr class="memdesc:group___r_c_c_ex___peripheral___clock___sleep___enable___disable"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB/APB peripheral clock during Low Power (Sleep) mode. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___clock___sleep___enable___disable___status"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___clock___sleep___enable___disable___status.html">AHB/APB Peripheral Clock Sleep Enable Disable Status</a></td></tr>
<tr class="memdesc:group___r_c_c___clock___sleep___enable___disable___status"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the enable or disable status of the AHB/APB peripheral clock during Low Power (Sleep) mode. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga56d9ad48b28e7aa4ad3aadca5b4fd431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga56d9ad48b28e7aa4ad3aadca5b4fd431">__HAL_RCC_PLL_CONFIG</a>(__RCC_PLLSource__,  __PLLM__,  __PLLN__,  __PLLP__,  __PLLQ__)</td></tr>
<tr class="memdesc:ga56d9ad48b28e7aa4ad3aadca5b4fd431"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the main PLL clock source, multiplication and division factors.  <a href="#ga56d9ad48b28e7aa4ad3aadca5b4fd431">More...</a><br /></td></tr>
<tr class="separator:ga56d9ad48b28e7aa4ad3aadca5b4fd431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292ca7c84f192778314125ed6d7c8333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga292ca7c84f192778314125ed6d7c8333">__HAL_RCC_TIMCLKPRESCALER</a>(__PRESC__)</td></tr>
<tr class="memdesc:ga292ca7c84f192778314125ed6d7c8333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the Timers clocks prescalers.  <a href="#ga292ca7c84f192778314125ed6d7c8333">More...</a><br /></td></tr>
<tr class="separator:ga292ca7c84f192778314125ed6d7c8333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga829deb86fa0bf2b9303599f25143bb83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga829deb86fa0bf2b9303599f25143bb83">__HAL_RCC_PLLSAI_ENABLE</a>()&#160;&#160;&#160;(RCC-&gt;CR |= (RCC_CR_PLLSAION))</td></tr>
<tr class="memdesc:ga829deb86fa0bf2b9303599f25143bb83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to Enable or Disable the PLLISAI.  <a href="#ga829deb86fa0bf2b9303599f25143bb83">More...</a><br /></td></tr>
<tr class="separator:ga829deb86fa0bf2b9303599f25143bb83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec70b1740682f5145ac93c17eb87ce8"><td class="memItemLeft" align="right" valign="top"><a id="ga8ec70b1740682f5145ac93c17eb87ce8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PLLSAI_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;CR &amp;= ~(RCC_CR_PLLSAION))</td></tr>
<tr class="separator:ga8ec70b1740682f5145ac93c17eb87ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceef24f97e3781b61c14681fb7cc7346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaceef24f97e3781b61c14681fb7cc7346">__HAL_RCC_PLLSAI_CONFIG</a>(__PLLSAIN__,  __PLLSAIP__,  __PLLSAIQ__,  __PLLSAIR__)</td></tr>
<tr class="memdesc:gaceef24f97e3781b61c14681fb7cc7346"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLLSAI clock multiplication and division factors.  <a href="#gaceef24f97e3781b61c14681fb7cc7346">More...</a><br /></td></tr>
<tr class="separator:gaceef24f97e3781b61c14681fb7cc7346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aafdab89de4a330a682731e28e535eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9aafdab89de4a330a682731e28e535eb">__HAL_RCC_PLLI2S_CONFIG</a>(__PLLI2SN__,  __PLLI2SP__,  __PLLI2SQ__,  __PLLI2SR__)</td></tr>
<tr class="memdesc:ga9aafdab89de4a330a682731e28e535eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLLI2S clock multiplication and division factors.  <a href="#ga9aafdab89de4a330a682731e28e535eb">More...</a><br /></td></tr>
<tr class="separator:ga9aafdab89de4a330a682731e28e535eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7cf4dd4c7859bcefe0d46cc56426bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gafc7cf4dd4c7859bcefe0d46cc56426bb">__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG</a>(__PLLI2SDivQ__)&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_PLLI2SDIVQ, (__PLLI2SDivQ__)-1))</td></tr>
<tr class="memdesc:gafc7cf4dd4c7859bcefe0d46cc56426bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the SAI clock Divider coming from PLLI2S.  <a href="#gafc7cf4dd4c7859bcefe0d46cc56426bb">More...</a><br /></td></tr>
<tr class="separator:gafc7cf4dd4c7859bcefe0d46cc56426bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fc19bc8f6c50dca02f9d0b14fc41fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad4fc19bc8f6c50dca02f9d0b14fc41fd">__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG</a>(__PLLSAIDivQ__)&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_PLLSAIDIVQ, ((__PLLSAIDivQ__)-1)&lt;&lt;8))</td></tr>
<tr class="memdesc:gad4fc19bc8f6c50dca02f9d0b14fc41fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the SAI clock Divider coming from PLLSAI.  <a href="#gad4fc19bc8f6c50dca02f9d0b14fc41fd">More...</a><br /></td></tr>
<tr class="separator:gad4fc19bc8f6c50dca02f9d0b14fc41fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57c7909a2eb8ee312705c224607d00c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga57c7909a2eb8ee312705c224607d00c6">__HAL_RCC_SAI1_CONFIG</a>(__SOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_SAI1SEL, (uint32_t)(__SOURCE__))</td></tr>
<tr class="memdesc:ga57c7909a2eb8ee312705c224607d00c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure SAI1 clock source selection.  <a href="#ga57c7909a2eb8ee312705c224607d00c6">More...</a><br /></td></tr>
<tr class="separator:ga57c7909a2eb8ee312705c224607d00c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af45dae7c2f2f1c8848be68d7bded7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9af45dae7c2f2f1c8848be68d7bded7e">__HAL_RCC_GET_SAI1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_SAI1SEL)))</td></tr>
<tr class="memdesc:ga9af45dae7c2f2f1c8848be68d7bded7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the SAI1 clock source.  <a href="#ga9af45dae7c2f2f1c8848be68d7bded7e">More...</a><br /></td></tr>
<tr class="separator:ga9af45dae7c2f2f1c8848be68d7bded7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ab74d31998863f042a39d50f27c163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga18ab74d31998863f042a39d50f27c163">__HAL_RCC_SAI2_CONFIG</a>(__SOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_SAI2SEL, (uint32_t)(__SOURCE__))</td></tr>
<tr class="memdesc:ga18ab74d31998863f042a39d50f27c163"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure SAI2 clock source selection.  <a href="#ga18ab74d31998863f042a39d50f27c163">More...</a><br /></td></tr>
<tr class="separator:ga18ab74d31998863f042a39d50f27c163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12f70a6d677938196f8d8a64d0c743e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac12f70a6d677938196f8d8a64d0c743e">__HAL_RCC_GET_SAI2_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_SAI2SEL)))</td></tr>
<tr class="memdesc:gac12f70a6d677938196f8d8a64d0c743e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the SAI2 clock source.  <a href="#gac12f70a6d677938196f8d8a64d0c743e">More...</a><br /></td></tr>
<tr class="separator:gac12f70a6d677938196f8d8a64d0c743e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8948d01638a1ff52529310a1eba70caa"><td class="memItemLeft" align="right" valign="top"><a id="ga8948d01638a1ff52529310a1eba70caa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga8948d01638a1ff52529310a1eba70caa">__HAL_RCC_PLLSAI_ENABLE_IT</a>()&#160;&#160;&#160;(RCC-&gt;CIR |= (RCC_CIR_PLLSAIRDYIE))</td></tr>
<tr class="memdesc:ga8948d01638a1ff52529310a1eba70caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI_RDY interrupt. <br /></td></tr>
<tr class="separator:ga8948d01638a1ff52529310a1eba70caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90647b25667347150cdf62a0f580736e"><td class="memItemLeft" align="right" valign="top"><a id="ga90647b25667347150cdf62a0f580736e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga90647b25667347150cdf62a0f580736e">__HAL_RCC_PLLSAI_DISABLE_IT</a>()&#160;&#160;&#160;(RCC-&gt;CIR &amp;= ~(RCC_CIR_PLLSAIRDYIE))</td></tr>
<tr class="memdesc:ga90647b25667347150cdf62a0f580736e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI_RDY interrupt. <br /></td></tr>
<tr class="separator:ga90647b25667347150cdf62a0f580736e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e755ee880ecfa4142683029c601a296"><td class="memItemLeft" align="right" valign="top"><a id="ga9e755ee880ecfa4142683029c601a296"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9e755ee880ecfa4142683029c601a296">__HAL_RCC_PLLSAI_CLEAR_IT</a>()&#160;&#160;&#160;(RCC-&gt;CIR |= (RCC_CIR_PLLSAIRDYF))</td></tr>
<tr class="memdesc:ga9e755ee880ecfa4142683029c601a296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the PLLSAI RDY interrupt pending bits. <br /></td></tr>
<tr class="separator:ga9e755ee880ecfa4142683029c601a296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478a4064faa2f2f1fa7320fe6b60b5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga478a4064faa2f2f1fa7320fe6b60b5ba">__HAL_RCC_PLLSAI_GET_IT</a>()&#160;&#160;&#160;((RCC-&gt;CIR &amp; (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE))</td></tr>
<tr class="memdesc:ga478a4064faa2f2f1fa7320fe6b60b5ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the PLLSAI RDY interrupt has occurred or not.  <a href="#ga478a4064faa2f2f1fa7320fe6b60b5ba">More...</a><br /></td></tr>
<tr class="separator:ga478a4064faa2f2f1fa7320fe6b60b5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga573e020db1ec841ff9c9d36da2b82a6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga573e020db1ec841ff9c9d36da2b82a6b">__HAL_RCC_PLLSAI_GET_FLAG</a>()&#160;&#160;&#160;((RCC-&gt;CR &amp; (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY))</td></tr>
<tr class="memdesc:ga573e020db1ec841ff9c9d36da2b82a6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check PLLSAI RDY flag is set or not.  <a href="#ga573e020db1ec841ff9c9d36da2b82a6b">More...</a><br /></td></tr>
<tr class="separator:ga573e020db1ec841ff9c9d36da2b82a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a027bee91b86bd6c280265c43624fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga4a027bee91b86bd6c280265c43624fc6">__HAL_RCC_GET_I2SCLKSOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_I2SSRC))</td></tr>
<tr class="memdesc:ga4a027bee91b86bd6c280265c43624fc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to Get I2S clock source selection.  <a href="#ga4a027bee91b86bd6c280265c43624fc6">More...</a><br /></td></tr>
<tr class="separator:ga4a027bee91b86bd6c280265c43624fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e36ab9a2478f1c6066432e230845a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2">__HAL_RCC_I2C1_CONFIG</a>(__I2C1_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C1SEL, (uint32_t)(__I2C1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga90e36ab9a2478f1c6066432e230845a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C1 clock (I2C1CLK).  <a href="#ga90e36ab9a2478f1c6066432e230845a2">More...</a><br /></td></tr>
<tr class="separator:ga90e36ab9a2478f1c6066432e230845a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9372aa811e622a602d2b3657790c8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7">__HAL_RCC_GET_I2C1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C1SEL)))</td></tr>
<tr class="memdesc:gab9372aa811e622a602d2b3657790c8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C1 clock source.  <a href="#gab9372aa811e622a602d2b3657790c8e7">More...</a><br /></td></tr>
<tr class="separator:gab9372aa811e622a602d2b3657790c8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49280a374f55802d8063a083350572ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga49280a374f55802d8063a083350572ab">__HAL_RCC_I2C2_CONFIG</a>(__I2C2_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C2SEL, (uint32_t)(__I2C2_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga49280a374f55802d8063a083350572ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C2 clock (I2C2CLK).  <a href="#ga49280a374f55802d8063a083350572ab">More...</a><br /></td></tr>
<tr class="separator:ga49280a374f55802d8063a083350572ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga374d6807df83720c548fdea1d86d3852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga374d6807df83720c548fdea1d86d3852">__HAL_RCC_GET_I2C2_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C2SEL)))</td></tr>
<tr class="memdesc:ga374d6807df83720c548fdea1d86d3852"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C2 clock source.  <a href="#ga374d6807df83720c548fdea1d86d3852">More...</a><br /></td></tr>
<tr class="separator:ga374d6807df83720c548fdea1d86d3852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee">__HAL_RCC_I2C3_CONFIG</a>(__I2C3_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C3SEL, (uint32_t)(__I2C3_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C3 clock (I2C3CLK).  <a href="#ga2ca9240d0a7d79ca5f72b298255e73ee">More...</a><br /></td></tr>
<tr class="separator:ga2ca9240d0a7d79ca5f72b298255e73ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a897c77611227b305f8dde521c0d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e">__HAL_RCC_GET_I2C3_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C3SEL)))</td></tr>
<tr class="memdesc:gac1a897c77611227b305f8dde521c0d9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the I2C3 clock source.  <a href="#gac1a897c77611227b305f8dde521c0d9e">More...</a><br /></td></tr>
<tr class="separator:gac1a897c77611227b305f8dde521c0d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef626e39760793f37dd107f633c1404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga5ef626e39760793f37dd107f633c1404">__HAL_RCC_I2C4_CONFIG</a>(__I2C4_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C4SEL, (uint32_t)(__I2C4_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga5ef626e39760793f37dd107f633c1404"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C4 clock (I2C4CLK).  <a href="#ga5ef626e39760793f37dd107f633c1404">More...</a><br /></td></tr>
<tr class="separator:ga5ef626e39760793f37dd107f633c1404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6632a1fbc809f6f6dedde0d36cbaa3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga6632a1fbc809f6f6dedde0d36cbaa3c9">__HAL_RCC_GET_I2C4_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C4SEL)))</td></tr>
<tr class="memdesc:ga6632a1fbc809f6f6dedde0d36cbaa3c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the I2C4 clock source.  <a href="#ga6632a1fbc809f6f6dedde0d36cbaa3c9">More...</a><br /></td></tr>
<tr class="separator:ga6632a1fbc809f6f6dedde0d36cbaa3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0">__HAL_RCC_USART1_CONFIG</a>(__USART1_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART1SEL, (uint32_t)(__USART1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART1 clock (USART1CLK).  <a href="#ga4a383ccb3cc3caaea1f4226e3e61f3e0">More...</a><br /></td></tr>
<tr class="separator:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e">__HAL_RCC_GET_USART1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART1SEL)))</td></tr>
<tr class="memdesc:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the USART1 clock source.  <a href="#gaf6ff545446befd6af48cd5108e8fbc2e">More...</a><br /></td></tr>
<tr class="separator:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa413643f4a106ca54111e8ff510290ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca">__HAL_RCC_USART2_CONFIG</a>(__USART2_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART2SEL, (uint32_t)(__USART2_CLKSOURCE__))</td></tr>
<tr class="memdesc:gaa413643f4a106ca54111e8ff510290ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART2 clock (USART2CLK).  <a href="#gaa413643f4a106ca54111e8ff510290ca">More...</a><br /></td></tr>
<tr class="separator:gaa413643f4a106ca54111e8ff510290ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">__HAL_RCC_GET_USART2_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART2SEL)))</td></tr>
<tr class="memdesc:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the USART2 clock source.  <a href="#ga7f2fecdd9f75bb71677602f9b2c22dd7">More...</a><br /></td></tr>
<tr class="separator:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732383844537c59f16d5882a8fa1670d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga732383844537c59f16d5882a8fa1670d">__HAL_RCC_USART3_CONFIG</a>(__USART3_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART3SEL, (uint32_t)(__USART3_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga732383844537c59f16d5882a8fa1670d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART3 clock (USART3CLK).  <a href="#ga732383844537c59f16d5882a8fa1670d">More...</a><br /></td></tr>
<tr class="separator:ga732383844537c59f16d5882a8fa1670d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52c0cea73126e6f71f7ea7cb9d37378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gab52c0cea73126e6f71f7ea7cb9d37378">__HAL_RCC_GET_USART3_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART3SEL)))</td></tr>
<tr class="memdesc:gab52c0cea73126e6f71f7ea7cb9d37378"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the USART3 clock source.  <a href="#gab52c0cea73126e6f71f7ea7cb9d37378">More...</a><br /></td></tr>
<tr class="separator:gab52c0cea73126e6f71f7ea7cb9d37378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ffca069f4dfc371811e084170998c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gab9ffca069f4dfc371811e084170998c5">__HAL_RCC_UART4_CONFIG</a>(__UART4_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART4SEL, (uint32_t)(__UART4_CLKSOURCE__))</td></tr>
<tr class="memdesc:gab9ffca069f4dfc371811e084170998c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the UART4 clock (UART4CLK).  <a href="#gab9ffca069f4dfc371811e084170998c5">More...</a><br /></td></tr>
<tr class="separator:gab9ffca069f4dfc371811e084170998c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d2925bf5e1d3dad19e77d620591ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga91d2925bf5e1d3dad19e77d620591ae0">__HAL_RCC_GET_UART4_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART4SEL)))</td></tr>
<tr class="memdesc:ga91d2925bf5e1d3dad19e77d620591ae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the UART4 clock source.  <a href="#ga91d2925bf5e1d3dad19e77d620591ae0">More...</a><br /></td></tr>
<tr class="separator:ga91d2925bf5e1d3dad19e77d620591ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3115ed733d8be4b363e3324a024479b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga3115ed733d8be4b363e3324a024479b5">__HAL_RCC_UART5_CONFIG</a>(__UART5_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART5SEL, (uint32_t)(__UART5_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga3115ed733d8be4b363e3324a024479b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the UART5 clock (UART5CLK).  <a href="#ga3115ed733d8be4b363e3324a024479b5">More...</a><br /></td></tr>
<tr class="separator:ga3115ed733d8be4b363e3324a024479b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0fc64b4ab3fbb914788d1f5731f28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga8c0fc64b4ab3fbb914788d1f5731f28e">__HAL_RCC_GET_UART5_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART5SEL)))</td></tr>
<tr class="memdesc:ga8c0fc64b4ab3fbb914788d1f5731f28e"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the UART5 clock source.  <a href="#ga8c0fc64b4ab3fbb914788d1f5731f28e">More...</a><br /></td></tr>
<tr class="separator:ga8c0fc64b4ab3fbb914788d1f5731f28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e1d7400af3a191b3fc89d461799f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga43e1d7400af3a191b3fc89d461799f3d">__HAL_RCC_USART6_CONFIG</a>(__USART6_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART6SEL, (uint32_t)(__USART6_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga43e1d7400af3a191b3fc89d461799f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART6 clock (USART6CLK).  <a href="#ga43e1d7400af3a191b3fc89d461799f3d">More...</a><br /></td></tr>
<tr class="separator:ga43e1d7400af3a191b3fc89d461799f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga544fa1b282526a1e12562e35bea55d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga544fa1b282526a1e12562e35bea55d13">__HAL_RCC_GET_USART6_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART6SEL)))</td></tr>
<tr class="memdesc:ga544fa1b282526a1e12562e35bea55d13"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the USART6 clock source.  <a href="#ga544fa1b282526a1e12562e35bea55d13">More...</a><br /></td></tr>
<tr class="separator:ga544fa1b282526a1e12562e35bea55d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf73dcde838afb32d15e578e2097607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaccf73dcde838afb32d15e578e2097607">__HAL_RCC_UART7_CONFIG</a>(__UART7_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART7SEL, (uint32_t)(__UART7_CLKSOURCE__))</td></tr>
<tr class="memdesc:gaccf73dcde838afb32d15e578e2097607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the UART7 clock (UART7CLK).  <a href="#gaccf73dcde838afb32d15e578e2097607">More...</a><br /></td></tr>
<tr class="separator:gaccf73dcde838afb32d15e578e2097607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e3e434918cccde0b2a78df2c25ffed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga50e3e434918cccde0b2a78df2c25ffed">__HAL_RCC_GET_UART7_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART7SEL)))</td></tr>
<tr class="memdesc:ga50e3e434918cccde0b2a78df2c25ffed"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the UART7 clock source.  <a href="#ga50e3e434918cccde0b2a78df2c25ffed">More...</a><br /></td></tr>
<tr class="separator:ga50e3e434918cccde0b2a78df2c25ffed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9185e53c66b1b79d117988487093a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2d9185e53c66b1b79d117988487093a2">__HAL_RCC_UART8_CONFIG</a>(__UART8_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART8SEL, (uint32_t)(__UART8_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2d9185e53c66b1b79d117988487093a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the UART8 clock (UART8CLK).  <a href="#ga2d9185e53c66b1b79d117988487093a2">More...</a><br /></td></tr>
<tr class="separator:ga2d9185e53c66b1b79d117988487093a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace745b2a77de9c74e19d6d029869fe5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gace745b2a77de9c74e19d6d029869fe5b">__HAL_RCC_GET_UART8_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART8SEL)))</td></tr>
<tr class="memdesc:gace745b2a77de9c74e19d6d029869fe5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the UART8 clock source.  <a href="#gace745b2a77de9c74e19d6d029869fe5b">More...</a><br /></td></tr>
<tr class="separator:gace745b2a77de9c74e19d6d029869fe5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">__HAL_RCC_LPTIM1_CONFIG</a>(__LPTIM1_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, (uint32_t)(__LPTIM1_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPTIM1 clock (LPTIM1CLK).  <a href="#ga2a59d733248c7e8f36c2c6abd1dd2bb4">More...</a><br /></td></tr>
<tr class="separator:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6688c07a2a8c314df547de8caf378bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">__HAL_RCC_GET_LPTIM1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL)))</td></tr>
<tr class="memdesc:gad6688c07a2a8c314df547de8caf378bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the LPTIM1 clock source.  <a href="#gad6688c07a2a8c314df547de8caf378bb">More...</a><br /></td></tr>
<tr class="separator:gad6688c07a2a8c314df547de8caf378bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0aa37c13e7e0751abf5c271ff0affb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9e0aa37c13e7e0751abf5c271ff0affb">__HAL_RCC_CEC_CONFIG</a>(__CEC_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__CEC_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga9e0aa37c13e7e0751abf5c271ff0affb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the CEC clock (CECCLK).  <a href="#ga9e0aa37c13e7e0751abf5c271ff0affb">More...</a><br /></td></tr>
<tr class="separator:ga9e0aa37c13e7e0751abf5c271ff0affb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a636a5c50887bba7270924c3eb6ef2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga7a636a5c50887bba7270924c3eb6ef2f">__HAL_RCC_GET_CEC_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL)))</td></tr>
<tr class="memdesc:ga7a636a5c50887bba7270924c3eb6ef2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the CEC clock source.  <a href="#ga7a636a5c50887bba7270924c3eb6ef2f">More...</a><br /></td></tr>
<tr class="separator:ga7a636a5c50887bba7270924c3eb6ef2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e95e53683115f1e978ad1bff021a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga24e95e53683115f1e978ad1bff021a77">__HAL_RCC_CLK48_CONFIG</a>(__CLK48_SOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__CLK48_SOURCE__))</td></tr>
<tr class="memdesc:ga24e95e53683115f1e978ad1bff021a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the CLK48 source (CLK48CLK).  <a href="#ga24e95e53683115f1e978ad1bff021a77">More...</a><br /></td></tr>
<tr class="separator:ga24e95e53683115f1e978ad1bff021a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3a77cb4bb659160407d3dcf96b6915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9b3a77cb4bb659160407d3dcf96b6915">__HAL_RCC_GET_CLK48_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL)))</td></tr>
<tr class="memdesc:ga9b3a77cb4bb659160407d3dcf96b6915"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the CLK48 source.  <a href="#ga9b3a77cb4bb659160407d3dcf96b6915">More...</a><br /></td></tr>
<tr class="separator:ga9b3a77cb4bb659160407d3dcf96b6915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f67736ba0c44c47e38b83ceedd3c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gab0f67736ba0c44c47e38b83ceedd3c17">__HAL_RCC_SDMMC1_CONFIG</a>(__SDMMC1_CLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDMMC1SEL, (uint32_t)(__SDMMC1_CLKSOURCE__))</td></tr>
<tr class="memdesc:gab0f67736ba0c44c47e38b83ceedd3c17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the SDMMC1 clock (SDMMC1CLK).  <a href="#gab0f67736ba0c44c47e38b83ceedd3c17">More...</a><br /></td></tr>
<tr class="separator:gab0f67736ba0c44c47e38b83ceedd3c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0b9b20a99feaf35a2b072485b82b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaec0b9b20a99feaf35a2b072485b82b83">__HAL_RCC_GET_SDMMC1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDMMC1SEL)))</td></tr>
<tr class="memdesc:gaec0b9b20a99feaf35a2b072485b82b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the SDMMC1 clock source.  <a href="#gaec0b9b20a99feaf35a2b072485b82b83">More...</a><br /></td></tr>
<tr class="separator:gaec0b9b20a99feaf35a2b072485b82b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga9e0aa37c13e7e0751abf5c271ff0affb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e0aa37c13e7e0751abf5c271ff0affb">&#9670;&nbsp;</a></span>__HAL_RCC_CEC_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CEC_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__CEC_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__CEC_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the CEC clock (CECCLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;CEC_CLKSOURCE&lt;/strong&gt;</td><td>specifies the CEC clock source. This parameter can be one of the following values: <ul>
<li>RCC_CECCLKSOURCE_LSE: LSE selected as CEC clock </li>
<li>RCC_CECCLKSOURCE_HSI: HSI divided by 488 selected as CEC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga24e95e53683115f1e978ad1bff021a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24e95e53683115f1e978ad1bff021a77">&#9670;&nbsp;</a></span>__HAL_RCC_CLK48_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CLK48_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__CLK48_SOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__CLK48_SOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the CLK48 source (CLK48CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;CLK48_SOURCE&lt;/strong&gt;</td><td>specifies the CLK48 clock source. This parameter can be one of the following values: <ul>
<li>RCC_CLK48SOURCE_PLL: PLL selected as CLK48 source </li>
<li>RCC_CLK48SOURCE_PLLSAIP: PLLSAIP selected as CLK48 source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7a636a5c50887bba7270924c3eb6ef2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a636a5c50887bba7270924c3eb6ef2f">&#9670;&nbsp;</a></span>__HAL_RCC_GET_CEC_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_CEC_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the CEC clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_CECCLKSOURCE_LSE: LSE selected as CEC clock </li>
<li>RCC_CECCLKSOURCE_HSI: HSI selected as CEC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9b3a77cb4bb659160407d3dcf96b6915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b3a77cb4bb659160407d3dcf96b6915">&#9670;&nbsp;</a></span>__HAL_RCC_GET_CLK48_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_CLK48_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the CLK48 source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_CLK48SOURCE_PLL: PLL used as CLK48 source </li>
<li>RCC_CLK48SOURCE_PLLSAIP: PLLSAIP used as CLK48 source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab9372aa811e622a602d2b3657790c8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9372aa811e622a602d2b3657790c8e7">&#9670;&nbsp;</a></span>__HAL_RCC_GET_I2C1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C1SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the I2C1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_I2C1CLKSOURCE_PCLK1: PCLK1 selected as I2C1 clock </li>
<li>RCC_I2C1CLKSOURCE_HSI: HSI selected as I2C1 clock </li>
<li>RCC_I2C1CLKSOURCE_SYSCLK: System Clock selected as I2C1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga374d6807df83720c548fdea1d86d3852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga374d6807df83720c548fdea1d86d3852">&#9670;&nbsp;</a></span>__HAL_RCC_GET_I2C2_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C2_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C2SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the I2C2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_I2C2CLKSOURCE_PCLK1: PCLK1 selected as I2C2 clock </li>
<li>RCC_I2C2CLKSOURCE_HSI: HSI selected as I2C2 clock </li>
<li>RCC_I2C2CLKSOURCE_SYSCLK: System Clock selected as I2C2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac1a897c77611227b305f8dde521c0d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1a897c77611227b305f8dde521c0d9e">&#9670;&nbsp;</a></span>__HAL_RCC_GET_I2C3_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C3_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C3SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the I2C3 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_I2C3CLKSOURCE_PCLK1: PCLK1 selected as I2C3 clock </li>
<li>RCC_I2C3CLKSOURCE_HSI: HSI selected as I2C3 clock </li>
<li>RCC_I2C3CLKSOURCE_SYSCLK: System Clock selected as I2C3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6632a1fbc809f6f6dedde0d36cbaa3c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6632a1fbc809f6f6dedde0d36cbaa3c9">&#9670;&nbsp;</a></span>__HAL_RCC_GET_I2C4_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C4_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C4SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the I2C4 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_I2C4CLKSOURCE_PCLK1: PCLK1 selected as I2C4 clock </li>
<li>RCC_I2C4CLKSOURCE_HSI: HSI selected as I2C4 clock </li>
<li>RCC_I2C4CLKSOURCE_SYSCLK: System Clock selected as I2C4 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4a027bee91b86bd6c280265c43624fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a027bee91b86bd6c280265c43624fc6">&#9670;&nbsp;</a></span>__HAL_RCC_GET_I2SCLKSOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2SCLKSOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_I2SSRC))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Get I2S clock source selection. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_I2SCLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR used as I2S clock. </li>
<li>RCC_I2SCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as I2S clock source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad6688c07a2a8c314df547de8caf378bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6688c07a2a8c314df547de8caf378bb">&#9670;&nbsp;</a></span>__HAL_RCC_GET_LPTIM1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPTIM1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the LPTIM1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_LPTIM1CLKSOURCE_PCLK1: PCLK selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_HSI: HSI selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_LSI: LSI selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_LSE: LSE selected as LPTIM1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9af45dae7c2f2f1c8848be68d7bded7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9af45dae7c2f2f1c8848be68d7bded7e">&#9670;&nbsp;</a></span>__HAL_RCC_GET_SAI1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SAI1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_SAI1SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the SAI1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SAI1CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used as SAI1 clock. </li>
<li>RCC_SAI1CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used as SAI1 clock. </li>
<li>RCC_SAI1CLKSOURCE_PIN: External clock mapped on the I2S_CKIN pin used as SAI1 clock. </li>
<li>RCC_SAI1CLKSOURCE_PLLSRC: HSI or HSE depending from PLL Source clock used as SAI1 clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The RCC_SAI1CLKSOURCE_PLLSRC value is only available with STM32F767/769/777/779xx Devices </dd></dl>

</div>
</div>
<a id="gac12f70a6d677938196f8d8a64d0c743e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac12f70a6d677938196f8d8a64d0c743e">&#9670;&nbsp;</a></span>__HAL_RCC_GET_SAI2_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SAI2_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_SAI2SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the SAI2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SAI2CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used as SAI2 clock. </li>
<li>RCC_SAI2CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used as SAI2 clock. </li>
<li>RCC_SAI2CLKSOURCE_PIN: External clock mapped on the I2S_CKIN pin used as SAI2 clock. </li>
<li>RCC_SAI2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL Source clock used as SAI2 clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The RCC_SAI2CLKSOURCE_PLLSRC value is only available with STM32F767/769/777/779xx Devices </dd></dl>

</div>
</div>
<a id="gaec0b9b20a99feaf35a2b072485b82b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec0b9b20a99feaf35a2b072485b82b83">&#9670;&nbsp;</a></span>__HAL_RCC_GET_SDMMC1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SDMMC1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDMMC1SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the SDMMC1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SDMMC1CLKSOURCE_CLK48: CLK48 selected as SDMMC1 clock </li>
<li>RCC_SDMMC1CLKSOURCE_SYSCLK: SYSCLK selected as SDMMC1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga91d2925bf5e1d3dad19e77d620591ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91d2925bf5e1d3dad19e77d620591ae0">&#9670;&nbsp;</a></span>__HAL_RCC_GET_UART4_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_UART4_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART4SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the UART4 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_UART4CLKSOURCE_PCLK1: PCLK1 selected as UART4 clock </li>
<li>RCC_UART4CLKSOURCE_HSI: HSI selected as UART4 clock </li>
<li>RCC_UART4CLKSOURCE_SYSCLK: System Clock selected as UART4 clock </li>
<li>RCC_UART4CLKSOURCE_LSE: LSE selected as UART4 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8c0fc64b4ab3fbb914788d1f5731f28e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c0fc64b4ab3fbb914788d1f5731f28e">&#9670;&nbsp;</a></span>__HAL_RCC_GET_UART5_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_UART5_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART5SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the UART5 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_UART5CLKSOURCE_PCLK1: PCLK1 selected as UART5 clock </li>
<li>RCC_UART5CLKSOURCE_HSI: HSI selected as UART5 clock </li>
<li>RCC_UART5CLKSOURCE_SYSCLK: System Clock selected as UART5 clock </li>
<li>RCC_UART5CLKSOURCE_LSE: LSE selected as UART5 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga50e3e434918cccde0b2a78df2c25ffed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50e3e434918cccde0b2a78df2c25ffed">&#9670;&nbsp;</a></span>__HAL_RCC_GET_UART7_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_UART7_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART7SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the UART7 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_UART7CLKSOURCE_PCLK1: PCLK1 selected as UART7 clock </li>
<li>RCC_UART7CLKSOURCE_HSI: HSI selected as UART7 clock </li>
<li>RCC_UART7CLKSOURCE_SYSCLK: System Clock selected as UART7 clock </li>
<li>RCC_UART7CLKSOURCE_LSE: LSE selected as UART7 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gace745b2a77de9c74e19d6d029869fe5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace745b2a77de9c74e19d6d029869fe5b">&#9670;&nbsp;</a></span>__HAL_RCC_GET_UART8_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_UART8_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART8SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the UART8 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_UART8CLKSOURCE_PCLK1: PCLK1 selected as UART8 clock </li>
<li>RCC_UART8CLKSOURCE_HSI: HSI selected as UART8 clock </li>
<li>RCC_UART8CLKSOURCE_SYSCLK: System Clock selected as UART8 clock </li>
<li>RCC_UART8CLKSOURCE_LSE: LSE selected as UART8 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf6ff545446befd6af48cd5108e8fbc2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ff545446befd6af48cd5108e8fbc2e">&#9670;&nbsp;</a></span>__HAL_RCC_GET_USART1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART1SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the USART1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_USART1CLKSOURCE_PCLK2: PCLK2 selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_HSI: HSI selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_SYSCLK: System Clock selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_LSE: LSE selected as USART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7f2fecdd9f75bb71677602f9b2c22dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f2fecdd9f75bb71677602f9b2c22dd7">&#9670;&nbsp;</a></span>__HAL_RCC_GET_USART2_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART2_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART2SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the USART2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_USART2CLKSOURCE_PCLK1: PCLK1 selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_HSI: HSI selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_SYSCLK: System Clock selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_LSE: LSE selected as USART2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab52c0cea73126e6f71f7ea7cb9d37378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab52c0cea73126e6f71f7ea7cb9d37378">&#9670;&nbsp;</a></span>__HAL_RCC_GET_USART3_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART3_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART3SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the USART3 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_USART3CLKSOURCE_PCLK1: PCLK1 selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_HSI: HSI selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_SYSCLK: System Clock selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_LSE: LSE selected as USART3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga544fa1b282526a1e12562e35bea55d13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga544fa1b282526a1e12562e35bea55d13">&#9670;&nbsp;</a></span>__HAL_RCC_GET_USART6_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART6_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART6SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the USART6 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_USART6CLKSOURCE_PCLK1: PCLK1 selected as USART6 clock </li>
<li>RCC_USART6CLKSOURCE_HSI: HSI selected as USART6 clock </li>
<li>RCC_USART6CLKSOURCE_SYSCLK: System Clock selected as USART6 clock </li>
<li>RCC_USART6CLKSOURCE_LSE: LSE selected as USART6 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga90e36ab9a2478f1c6066432e230845a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90e36ab9a2478f1c6066432e230845a2">&#9670;&nbsp;</a></span>__HAL_RCC_I2C1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__I2C1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C1SEL, (uint32_t)(__I2C1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the I2C1 clock (I2C1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;I2C1_CLKSOURCE&lt;/strong&gt;</td><td>specifies the I2C1 clock source. This parameter can be one of the following values: <ul>
<li>RCC_I2C1CLKSOURCE_PCLK1: PCLK1 selected as I2C1 clock </li>
<li>RCC_I2C1CLKSOURCE_HSI: HSI selected as I2C1 clock </li>
<li>RCC_I2C1CLKSOURCE_SYSCLK: System Clock selected as I2C1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga49280a374f55802d8063a083350572ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49280a374f55802d8063a083350572ab">&#9670;&nbsp;</a></span>__HAL_RCC_I2C2_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C2_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__I2C2_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C2SEL, (uint32_t)(__I2C2_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the I2C2 clock (I2C2CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;I2C2_CLKSOURCE&lt;/strong&gt;</td><td>specifies the I2C2 clock source. This parameter can be one of the following values: <ul>
<li>RCC_I2C2CLKSOURCE_PCLK1: PCLK1 selected as I2C2 clock </li>
<li>RCC_I2C2CLKSOURCE_HSI: HSI selected as I2C2 clock </li>
<li>RCC_I2C2CLKSOURCE_SYSCLK: System Clock selected as I2C2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ca9240d0a7d79ca5f72b298255e73ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ca9240d0a7d79ca5f72b298255e73ee">&#9670;&nbsp;</a></span>__HAL_RCC_I2C3_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C3_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__I2C3_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C3SEL, (uint32_t)(__I2C3_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the I2C3 clock (I2C3CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;I2C3_CLKSOURCE&lt;/strong&gt;</td><td>specifies the I2C3 clock source. This parameter can be one of the following values: <ul>
<li>RCC_I2C3CLKSOURCE_PCLK1: PCLK1 selected as I2C3 clock </li>
<li>RCC_I2C3CLKSOURCE_HSI: HSI selected as I2C3 clock </li>
<li>RCC_I2C3CLKSOURCE_SYSCLK: System Clock selected as I2C3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5ef626e39760793f37dd107f633c1404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ef626e39760793f37dd107f633c1404">&#9670;&nbsp;</a></span>__HAL_RCC_I2C4_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C4_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__I2C4_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C4SEL, (uint32_t)(__I2C4_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the I2C4 clock (I2C4CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;I2C4_CLKSOURCE&lt;/strong&gt;</td><td>specifies the I2C4 clock source. This parameter can be one of the following values: <ul>
<li>RCC_I2C4CLKSOURCE_PCLK1: PCLK1 selected as I2C4 clock </li>
<li>RCC_I2C4CLKSOURCE_HSI: HSI selected as I2C4 clock </li>
<li>RCC_I2C4CLKSOURCE_SYSCLK: System Clock selected as I2C4 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2a59d733248c7e8f36c2c6abd1dd2bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a59d733248c7e8f36c2c6abd1dd2bb4">&#9670;&nbsp;</a></span>__HAL_RCC_LPTIM1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPTIM1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, (uint32_t)(__LPTIM1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the LPTIM1 clock (LPTIM1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;LPTIM1_CLKSOURCE&lt;/strong&gt;</td><td>specifies the LPTIM1 clock source. This parameter can be one of the following values: <ul>
<li>RCC_LPTIM1CLKSOURCE_PCLK1: PCLK selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_HSI: HSI selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_LSI: LSI selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_LSE: LSE selected as LPTIM1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga56d9ad48b28e7aa4ad3aadca5b4fd431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56d9ad48b28e7aa4ad3aadca5b4fd431">&#9670;&nbsp;</a></span>__HAL_RCC_PLL_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLLSource__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLM__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLN__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLP__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLQ__&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(RCC-&gt;PLLCFGR = (0x20000000 | (__RCC_PLLSource__) | (__PLLM__)| \</div><div class="line">                            ((__PLLN__) &lt;&lt; RCC_PLLCFGR_PLLN_Pos)                          | \</div><div class="line">                            ((((__PLLP__) &gt;&gt; 1) -1) &lt;&lt; RCC_PLLCFGR_PLLP_Pos)              | \</div><div class="line">                            ((__PLLQ__) &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)))</div></div><!-- fragment -->
<p>Macro to configure the main PLL clock source, multiplication and division factors. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the main PLL is disabled. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_PLLSource&lt;/strong&gt;</td><td>specifies the PLL entry clock source. This parameter can be one of the following values: <ul>
<li>RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry </li>
<li>RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLM&lt;/strong&gt;</td><td>specifies the division factor for PLL VCO input clock This parameter must be a number between Min_Data = 2 and Max_Data = 63. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLN&lt;/strong&gt;</td><td>specifies the multiplication factor for PLL VCO output clock This parameter must be a number between Min_Data = 50 and Max_Data = 432. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 100 and 432 MHz. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLP&lt;/strong&gt;</td><td>specifies the division factor for main system clock (SYSCLK) This parameter must be a number in the range {2, 4, 6, or 8}. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLP parameter correctly to not exceed 216 MHz on the System clock frequency. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLQ&lt;/strong&gt;</td><td>specifies the division factor for OTG FS, SDMMC and RNG clocks This parameter must be a number between Min_Data = 2 and Max_Data = 15. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If the USB OTG FS is used in your application, you have to set the PLLQ parameter correctly to have 48 MHz clock for the USB. However, the SDMMC and RNG need a frequency lower than or equal to 48 MHz to work correctly. </dd></dl>

</div>
</div>
<a id="ga9aafdab89de4a330a682731e28e535eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9aafdab89de4a330a682731e28e535eb">&#9670;&nbsp;</a></span>__HAL_RCC_PLLI2S_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLI2S_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLI2SN__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLI2SP__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLI2SQ__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLI2SR__&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(RCC-&gt;PLLI2SCFGR = ((__PLLI2SN__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) |\</div><div class="line">                               ((__PLLI2SP__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SP_Pos)                    |\</div><div class="line">                               ((__PLLI2SQ__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SQ_Pos)                    |\</div><div class="line">                               ((__PLLI2SR__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos))</div></div><!-- fragment -->
<p>Macro to configure the PLLI2S clock multiplication and division factors. </p>
<dl class="section note"><dt>Note</dt><dd>This macro must be used only when the PLLI2S is disabled. </dd>
<dd>
PLLI2S clock source is common with the main PLL (configured in HAL_RCC_ClockConfig() API) </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLI2SN&lt;/strong&gt;</td><td>specifies the multiplication factor for PLLI2S VCO output clock. This parameter must be a number between Min_Data = 50 and Max_Data = 432. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLI2SN parameter correctly to ensure that the VCO output frequency is between Min_Data = 100 and Max_Data = 432 MHz. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLI2SP&lt;/strong&gt;</td><td>specifies the division factor for SPDDIF-RX clock. This parameter can be a value of RCCEx_PLLI2SP_Clock_Divider. </td></tr>
    <tr><td class="paramname">&lt;strong&gt;PLLI2SQ&lt;/strong&gt;</td><td>specifies the division factor for SAI clock. This parameter must be a number between Min_Data = 2 and Max_Data = 15. </td></tr>
    <tr><td class="paramname">&lt;strong&gt;PLLI2SR&lt;/strong&gt;</td><td>specifies the division factor for I2S clock This parameter must be a number between Min_Data = 2 and Max_Data = 7. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLI2SR parameter correctly to not exceed 192 MHz on the I2S clock frequency. </dd></dl>

</div>
</div>
<a id="gafc7cf4dd4c7859bcefe0d46cc56426bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc7cf4dd4c7859bcefe0d46cc56426bb">&#9670;&nbsp;</a></span>__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLI2SDivQ__</td><td>)</td>
          <td>&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_PLLI2SDIVQ, (__PLLI2SDivQ__)-1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the SAI clock Divider coming from PLLI2S. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be called before enabling the PLLI2S. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLI2SDivQ&lt;/strong&gt;</td><td>specifies the PLLI2S division factor for SAI1 clock . This parameter must be a number between 1 and 32. SAI1 clock frequency = f(PLLI2SQ) / <b>PLLI2SDivQ</b> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaceef24f97e3781b61c14681fb7cc7346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceef24f97e3781b61c14681fb7cc7346">&#9670;&nbsp;</a></span>__HAL_RCC_PLLSAI_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLSAI_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLSAIN__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLSAIP__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLSAIQ__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLSAIR__&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(RCC-&gt;PLLSAICFGR = ((__PLLSAIN__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos) |\</div><div class="line">                               ((__PLLSAIP__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIP_Pos)                    |\</div><div class="line">                               ((__PLLSAIQ__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIQ_Pos)                    |\</div><div class="line">                               ((__PLLSAIR__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIR_Pos))</div></div><!-- fragment -->
<p>Macro to configure the PLLSAI clock multiplication and division factors. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the PLLSAI is disabled. </dd>
<dd>
PLLSAI clock source is common with the main PLL (configured in RCC_PLLConfig function ) </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLSAIN&lt;/strong&gt;</td><td>specifies the multiplication factor for PLLSAI VCO output clock. This parameter must be a number between Min_Data = 50 and Max_Data = 432. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLSAIN parameter correctly to ensure that the VCO output frequency is between Min_Data = 100 and Max_Data = 432 MHz. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLSAIP&lt;/strong&gt;</td><td>specifies the division factor for USB, RNG, SDMMC clocks This parameter can be a value of <a class="el" href="group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider.html">RCCEx PLLSAIP Clock Divider</a>. </td></tr>
    <tr><td class="paramname">&lt;strong&gt;PLLSAIQ&lt;/strong&gt;</td><td>specifies the division factor for SAI clock This parameter must be a number between Min_Data = 2 and Max_Data = 15. </td></tr>
    <tr><td class="paramname">&lt;strong&gt;PLLSAIR&lt;/strong&gt;</td><td>specifies the division factor for LTDC clock This parameter must be a number between Min_Data = 2 and Max_Data = 7. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga829deb86fa0bf2b9303599f25143bb83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga829deb86fa0bf2b9303599f25143bb83">&#9670;&nbsp;</a></span>__HAL_RCC_PLLSAI_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLSAI_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(RCC-&gt;CR |= (RCC_CR_PLLSAION))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to Enable or Disable the PLLISAI. </p>
<dl class="section note"><dt>Note</dt><dd>The PLLSAI is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>

</div>
</div>
<a id="ga573e020db1ec841ff9c9d36da2b82a6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga573e020db1ec841ff9c9d36da2b82a6b">&#9670;&nbsp;</a></span>__HAL_RCC_PLLSAI_GET_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLSAI_GET_FLAG</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;CR &amp; (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check PLLSAI RDY flag is set or not. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state (TRUE or FALSE). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga478a4064faa2f2f1fa7320fe6b60b5ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga478a4064faa2f2f1fa7320fe6b60b5ba">&#9670;&nbsp;</a></span>__HAL_RCC_PLLSAI_GET_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLSAI_GET_IT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;CIR &amp; (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check the PLLSAI RDY interrupt has occurred or not. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state (TRUE or FALSE). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad4fc19bc8f6c50dca02f9d0b14fc41fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4fc19bc8f6c50dca02f9d0b14fc41fd">&#9670;&nbsp;</a></span>__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLSAIDivQ__</td><td>)</td>
          <td>&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_PLLSAIDIVQ, ((__PLLSAIDivQ__)-1)&lt;&lt;8))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the SAI clock Divider coming from PLLSAI. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be called before enabling the PLLSAI. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLSAIDivQ&lt;/strong&gt;</td><td>specifies the PLLSAI division factor for SAI1 clock . This parameter must be a number between Min_Data = 1 and Max_Data = 32. SAI1 clock frequency = f(PLLSAIQ) / <b>PLLSAIDivQ</b> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga57c7909a2eb8ee312705c224607d00c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57c7909a2eb8ee312705c224607d00c6">&#9670;&nbsp;</a></span>__HAL_RCC_SAI1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SAI1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__SOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_SAI1SEL, (uint32_t)(__SOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure SAI1 clock source selection. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be called before enabling PLLSAI, PLLI2S and the SAI clock. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;SOURCE&lt;/strong&gt;</td><td>specifies the SAI1 clock source. This parameter can be one of the following values: <ul>
<li>RCC_SAI1CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used as SAI1 clock. </li>
<li>RCC_SAI1CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used as SAI1 clock. </li>
<li>RCC_SAI1CLKSOURCE_PIN: External clock mapped on the I2S_CKIN pin used as SAI1 clock. </li>
<li>RCC_SAI1CLKSOURCE_PLLSRC: HSI or HSE depending from PLL Source clock used as SAI1 clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The RCC_SAI1CLKSOURCE_PLLSRC value is only available with STM32F767/769/777/779xx Devices </dd></dl>

</div>
</div>
<a id="ga18ab74d31998863f042a39d50f27c163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18ab74d31998863f042a39d50f27c163">&#9670;&nbsp;</a></span>__HAL_RCC_SAI2_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SAI2_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__SOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_SAI2SEL, (uint32_t)(__SOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure SAI2 clock source selection. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be called before enabling PLLSAI, PLLI2S and the SAI clock. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;SOURCE&lt;/strong&gt;</td><td>specifies the SAI2 clock source. This parameter can be one of the following values: <ul>
<li>RCC_SAI2CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used as SAI2 clock. </li>
<li>RCC_SAI2CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used as SAI2 clock. </li>
<li>RCC_SAI2CLKSOURCE_PIN: External clock mapped on the I2S_CKIN pin used as SAI2 clock. </li>
<li>RCC_SAI2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL Source clock used as SAI2 clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The RCC_SAI2CLKSOURCE_PLLSRC value is only available with STM32F767/769/777/779xx Devices </dd></dl>

</div>
</div>
<a id="gab0f67736ba0c44c47e38b83ceedd3c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0f67736ba0c44c47e38b83ceedd3c17">&#9670;&nbsp;</a></span>__HAL_RCC_SDMMC1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SDMMC1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__SDMMC1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDMMC1SEL, (uint32_t)(__SDMMC1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the SDMMC1 clock (SDMMC1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;SDMMC1_CLKSOURCE&lt;/strong&gt;</td><td>specifies the SDMMC1 clock source. This parameter can be one of the following values: <ul>
<li>RCC_SDMMC1CLKSOURCE_CLK48: CLK48 selected as SDMMC clock </li>
<li>RCC_SDMMC1CLKSOURCE_SYSCLK: SYSCLK selected as SDMMC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga292ca7c84f192778314125ed6d7c8333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga292ca7c84f192778314125ed6d7c8333">&#9670;&nbsp;</a></span>__HAL_RCC_TIMCLKPRESCALER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIMCLKPRESCALER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PRESC__</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {RCC-&gt;DCKCFGR1 &amp;= ~(RCC_DCKCFGR1_TIMPRE);\</div><div class="line">                                                 RCC-&gt;DCKCFGR1 |= (__PRESC__);           \</div><div class="line">                                                }<span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
<p>Macro to configure the Timers clocks prescalers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PRESC&lt;/strong&gt;</td><td>specifies the Timers clocks prescalers selection This parameter can be one of the following values: <ul>
<li>RCC_TIMPRES_DESACTIVATED: The Timers kernels clocks prescaler is equal to HPRE if PPREx is corresponding to division by 1 or 2, else it is equal to [(HPRE * PPREx) / 2] if PPREx is corresponding to division by 4 or more. </li>
<li>RCC_TIMPRES_ACTIVATED: The Timers kernels clocks prescaler is equal to HPRE if PPREx is corresponding to division by 1, 2 or 4, else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding to division by 8 or more. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab9ffca069f4dfc371811e084170998c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9ffca069f4dfc371811e084170998c5">&#9670;&nbsp;</a></span>__HAL_RCC_UART4_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_UART4_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__UART4_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART4SEL, (uint32_t)(__UART4_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the UART4 clock (UART4CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;UART4_CLKSOURCE&lt;/strong&gt;</td><td>specifies the UART4 clock source. This parameter can be one of the following values: <ul>
<li>RCC_UART4CLKSOURCE_PCLK1: PCLK1 selected as UART4 clock </li>
<li>RCC_UART4CLKSOURCE_HSI: HSI selected as UART4 clock </li>
<li>RCC_UART4CLKSOURCE_SYSCLK: System Clock selected as UART4 clock </li>
<li>RCC_UART4CLKSOURCE_LSE: LSE selected as UART4 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3115ed733d8be4b363e3324a024479b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3115ed733d8be4b363e3324a024479b5">&#9670;&nbsp;</a></span>__HAL_RCC_UART5_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_UART5_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__UART5_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART5SEL, (uint32_t)(__UART5_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the UART5 clock (UART5CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;UART5_CLKSOURCE&lt;/strong&gt;</td><td>specifies the UART5 clock source. This parameter can be one of the following values: <ul>
<li>RCC_UART5CLKSOURCE_PCLK1: PCLK1 selected as UART5 clock </li>
<li>RCC_UART5CLKSOURCE_HSI: HSI selected as UART5 clock </li>
<li>RCC_UART5CLKSOURCE_SYSCLK: System Clock selected as UART5 clock </li>
<li>RCC_UART5CLKSOURCE_LSE: LSE selected as UART5 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaccf73dcde838afb32d15e578e2097607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccf73dcde838afb32d15e578e2097607">&#9670;&nbsp;</a></span>__HAL_RCC_UART7_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_UART7_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__UART7_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART7SEL, (uint32_t)(__UART7_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the UART7 clock (UART7CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;UART7_CLKSOURCE&lt;/strong&gt;</td><td>specifies the UART7 clock source. This parameter can be one of the following values: <ul>
<li>RCC_UART7CLKSOURCE_PCLK1: PCLK1 selected as UART7 clock </li>
<li>RCC_UART7CLKSOURCE_HSI: HSI selected as UART7 clock </li>
<li>RCC_UART7CLKSOURCE_SYSCLK: System Clock selected as UART7 clock </li>
<li>RCC_UART7CLKSOURCE_LSE: LSE selected as UART7 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2d9185e53c66b1b79d117988487093a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d9185e53c66b1b79d117988487093a2">&#9670;&nbsp;</a></span>__HAL_RCC_UART8_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_UART8_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__UART8_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART8SEL, (uint32_t)(__UART8_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the UART8 clock (UART8CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;UART8_CLKSOURCE&lt;/strong&gt;</td><td>specifies the UART8 clock source. This parameter can be one of the following values: <ul>
<li>RCC_UART8CLKSOURCE_PCLK1: PCLK1 selected as UART8 clock </li>
<li>RCC_UART8CLKSOURCE_HSI: HSI selected as UART8 clock </li>
<li>RCC_UART8CLKSOURCE_SYSCLK: System Clock selected as UART8 clock </li>
<li>RCC_UART8CLKSOURCE_LSE: LSE selected as UART8 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4a383ccb3cc3caaea1f4226e3e61f3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a383ccb3cc3caaea1f4226e3e61f3e0">&#9670;&nbsp;</a></span>__HAL_RCC_USART1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__USART1_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART1SEL, (uint32_t)(__USART1_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the USART1 clock (USART1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;USART1_CLKSOURCE&lt;/strong&gt;</td><td>specifies the USART1 clock source. This parameter can be one of the following values: <ul>
<li>RCC_USART1CLKSOURCE_PCLK2: PCLK2 selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_HSI: HSI selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_SYSCLK: System Clock selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_LSE: LSE selected as USART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa413643f4a106ca54111e8ff510290ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa413643f4a106ca54111e8ff510290ca">&#9670;&nbsp;</a></span>__HAL_RCC_USART2_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART2_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__USART2_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART2SEL, (uint32_t)(__USART2_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the USART2 clock (USART2CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;USART2_CLKSOURCE&lt;/strong&gt;</td><td>specifies the USART2 clock source. This parameter can be one of the following values: <ul>
<li>RCC_USART2CLKSOURCE_PCLK1: PCLK1 selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_HSI: HSI selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_SYSCLK: System Clock selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_LSE: LSE selected as USART2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga732383844537c59f16d5882a8fa1670d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga732383844537c59f16d5882a8fa1670d">&#9670;&nbsp;</a></span>__HAL_RCC_USART3_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART3_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__USART3_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART3SEL, (uint32_t)(__USART3_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the USART3 clock (USART3CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;USART3_CLKSOURCE&lt;/strong&gt;</td><td>specifies the USART3 clock source. This parameter can be one of the following values: <ul>
<li>RCC_USART3CLKSOURCE_PCLK1: PCLK1 selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_HSI: HSI selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_SYSCLK: System Clock selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_LSE: LSE selected as USART3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga43e1d7400af3a191b3fc89d461799f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43e1d7400af3a191b3fc89d461799f3d">&#9670;&nbsp;</a></span>__HAL_RCC_USART6_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART6_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__USART6_CLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART6SEL, (uint32_t)(__USART6_CLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the USART6 clock (USART6CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;USART6_CLKSOURCE&lt;/strong&gt;</td><td>specifies the USART6 clock source. This parameter can be one of the following values: <ul>
<li>RCC_USART6CLKSOURCE_PCLK1: PCLK1 selected as USART6 clock </li>
<li>RCC_USART6CLKSOURCE_HSI: HSI selected as USART6 clock </li>
<li>RCC_USART6CLKSOURCE_SYSCLK: System Clock selected as USART6 clock </li>
<li>RCC_USART6CLKSOURCE_LSE: LSE selected as USART6 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
