<?xml version="1.0" encoding="utf-8"?>

<!-- File naming: <vendor>_<part/series name>.svd -->

<!--
  Copyright (C) 2012 - 2020 Arm Limited. All rights reserved.

  Purpose: System Viewer Description (SVD) Example (Schema Version 1.1)
           This is a description of a none-existent and incomplete device
           for demonstration purposes only.

  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are met:
   - Redistributions of source code must retain the above copyright
     notice, this list of conditions and the following disclaimer.
   - Redistributions in binary form must reproduce the above copyright
     notice, this list of conditions and the following disclaimer in the
     documentation and/or other materials provided with the distribution.
   - Neither the name of ARM nor the names of its contributors may be used
     to endorse or promote products derived from this software without
     specific prior written permission.

  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  POSSIBILITY OF SUCH DAMAGE.
 -->

<device schemaVersion="1.3" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd" >
  <vendor>ARM Ltd.</vendor>                                       <!-- device vendor name -->
  <vendorID>ARM</vendorID>                                        <!-- device vendor short name -->
  <name>WE2_S_NS</name>                                            <!-- name of part-->
  <series>ARMv8.1-M Mainline</series>                             <!-- device series the device belongs to -->
  <version>1.0</version>                                          <!-- version of this description, adding CMSIS-SVD 1.1 tags -->
  <description>ARM 32-bit Cortex-M55 based device</description>
  <licenseText>                                                   <!-- this license text will appear in header file. \n force line breaks -->
    ARM Limited (ARM) is supplying this software for use with Cortex-M\n
    processor based microcontroller, but can be equally used for other\n
    suitable  processor architectures. This file can be freely distributed.\n
    Modifications to this file shall be clearly marked.\n
    \n
    THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED\n
    OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF\n
    MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.\n
    ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR\n
    CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  </licenseText>
  <cpu>                                                           <!-- details about the cpu embedded in the device -->
    <name>CM55</name>
    <revision>r1p1</revision>
    <endian>little</endian>
    <mpuPresent>true</mpuPresent>
    <fpuPresent>true</fpuPresent>
    <fpuDP>true</fpuDP>
    <dspPresent>true</dspPresent>
    <vtorPresent>true</vtorPresent>
    <nvicPrioBits>3</nvicPrioBits>
    <vendorSystickConfig>false</vendorSystickConfig>
    <pmuPresent>true</pmuPresent>
    <pmuNumEventCnt>12</pmuNumEventCnt>
  </cpu>
  <addressUnitBits>8</addressUnitBits>                            <!-- byte addressable memory -->
  <width>32</width>                                               <!-- bus width is 32 bits -->
  <!-- default settings implicitly inherited by subsequent sections -->
  <size>32</size>                                                 <!-- this is the default size (number of bits) of all peripherals
                                                                       and register that do not define "size" themselves -->
  <access>read-write</access>                                     <!-- default access permission for all subsequent registers -->
  <resetValue>0x00000000</resetValue>                             <!-- by default all bits of the registers are initialized to 0 on reset -->
  <resetMask>0xFFFFFFFF</resetMask>                               <!-- by default all 32Bits of the registers are used -->
  <peripherals>
    <peripheral>
      <name>SYS_ITM</name>
      <description>SYS_ITM</description>
      <groupName>SYS_ITM</groupName>
      <baseAddress>0xE0000000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>STIM0</name>
          <displayName>STIM0</displayName>
          <description>ITM Stimulus Port Registers 0</description>
          <addressOffset>0x0</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM1</name>
          <displayName>STIM1</displayName>
          <description>ITM Stimulus Port Registers 1</description>
          <addressOffset>0x4</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM2</name>
          <displayName>STIM2</displayName>
          <description>ITM Stimulus Port Registers 2</description>
          <addressOffset>0x8</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM3</name>
          <displayName>STIM3</displayName>
          <description>ITM Stimulus Port Registers 3</description>
          <addressOffset>0xc</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM4</name>
          <displayName>STIM4</displayName>
          <description>ITM Stimulus Port Registers 4</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM5</name>
          <displayName>STIM5</displayName>
          <description>ITM Stimulus Port Registers 5</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM6</name>
          <displayName>STIM6</displayName>
          <description>ITM Stimulus Port Registers 6</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM7</name>
          <displayName>STIM7</displayName>
          <description>ITM Stimulus Port Registers 7</description>
          <addressOffset>0x1c</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM8</name>
          <displayName>STIM8</displayName>
          <description>ITM Stimulus Port Registers 8</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM9</name>
          <displayName>STIM9</displayName>
          <description>ITM Stimulus Port Registers 9</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM10</name>
          <displayName>STIM10</displayName>
          <description>ITM Stimulus Port Registers 10</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM11</name>
          <displayName>STIM11</displayName>
          <description>ITM Stimulus Port Registers 11</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM12</name>
          <displayName>STIM12</displayName>
          <description>ITM Stimulus Port Registers 12</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM13</name>
          <displayName>STIM13</displayName>
          <description>ITM Stimulus Port Registers 13</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM14</name>
          <displayName>STIM14</displayName>
          <description>ITM Stimulus Port Registers 14</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM15</name>
          <displayName>STIM15</displayName>
          <description>ITM Stimulus Port Registers 15</description>
          <addressOffset>0x3c</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM16</name>
          <displayName>STIM16</displayName>
          <description>ITM Stimulus Port Registers 16</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM17</name>
          <displayName>STIM17</displayName>
          <description>ITM Stimulus Port Registers 17</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM18</name>
          <displayName>STIM18</displayName>
          <description>ITM Stimulus Port Registers 18</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM19</name>
          <displayName>STIM19</displayName>
          <description>ITM Stimulus Port Registers 19</description>
          <addressOffset>0x4c</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM20</name>
          <displayName>STIM20</displayName>
          <description>ITM Stimulus Port Registers 20</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM21</name>
          <displayName>STIM21</displayName>
          <description>ITM Stimulus Port Registers 21</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM22</name>
          <displayName>STIM22</displayName>
          <description>ITM Stimulus Port Registers 22</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM23</name>
          <displayName>STIM23</displayName>
          <description>ITM Stimulus Port Registers 23</description>
          <addressOffset>0x5c</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM24</name>
          <displayName>STIM24</displayName>
          <description>ITM Stimulus Port Registers 24</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM25</name>
          <displayName>STIM25</displayName>
          <description>ITM Stimulus Port Registers 25</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM26</name>
          <displayName>STIM26</displayName>
          <description>ITM Stimulus Port Registers 26</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM27</name>
          <displayName>STIM27</displayName>
          <description>ITM Stimulus Port Registers 27</description>
          <addressOffset>0x6c</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM28</name>
          <displayName>STIM28</displayName>
          <description>ITM Stimulus Port Registers 28</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM29</name>
          <displayName>STIM29</displayName>
          <description>ITM Stimulus Port Registers 29</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM30</name>
          <displayName>STIM30</displayName>
          <description>ITM Stimulus Port Registers 30</description>
          <addressOffset>0x78</addressOffset>
          <size>0x20</size>
           <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>STIM31</name>
          <displayName>STIM31</displayName>
          <description>ITM Stimulus Port Registers 31</description>
          <addressOffset>0x7c</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000002</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>TER</name>
          <displayName>TER</displayName>
          <description>ITM Trace Enable Register</description>
          <addressOffset>0xE00</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>TPR</name>
          <displayName>TPR</displayName>
          <description>ITM Trace Privilege Register</description>
          <addressOffset>0xE40</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>TCR</name>
          <displayName>TCR</displayName>
          <description>ITM Trace Control Register</description>
          <addressOffset>0xE80</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>INT_ITREAD</name>
          <displayName>INT_ITREAD</displayName>
          <description>Integration Read Register</description>
          <addressOffset>0xEF0</addressOffset>
          <size>0x20</size>
           <resetValue>0x00000000</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>INT_ITWRITE</name>
          <displayName>INT_ITWRITE</displayName>
          <description>Integration Write Register</description>
          <addressOffset>0xEF8</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <access>write-only</access>
        </register>
        <register>
          <name>ITCTRL</name>
          <displayName>ITCTRL</displayName>
          <description>ITM Integration Mode Control Register</description>
          <addressOffset>0xF00</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <access>write-only</access>
        </register>
        <register>
          <name>DEVARCH</name>
          <displayName>DEVARCH</displayName>
          <description>ITM CoreSight Device Architecture Register</description>
          <addressOffset>0xFBC</addressOffset>
          <size>0x20</size>
          <resetValue>0x47701A01</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>DEVTYPE</name>
          <displayName>DEVTYPE</displayName>
          <description>ITM CoreSight Device Type Register</description>
          <addressOffset>0xFCC</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000043</resetValue>
          <access>write-only</access>
        </register>
        <register>
          <name>PIDR4</name>
          <displayName>PIDR4</displayName>
          <description>ITM Peripheral identification registers 4</description>
          <addressOffset>0xFD0</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000004</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>PIDR5</name>
          <displayName>PIDR5</displayName>
          <description>ITM Peripheral identification registers 5</description>
          <addressOffset>0xFD4</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>PIDR6</name>
          <displayName>PIDR6</displayName>
          <description>ITM Peripheral identification registers 6</description>
          <addressOffset>0xFD8</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>PIDR7</name>
          <displayName>PIDR7</displayName>
          <description>ITM Peripheral identification registers 7</description>
          <addressOffset>0xFDC</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>PIDR0</name>
          <displayName>PIDR0</displayName>
          <description>ITM Peripheral identification registers 0</description>
          <addressOffset>0xFE0</addressOffset>
          <size>0x20</size>
          <resetValue>0x000000D2</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>PIDR1</name>
          <displayName>PIDR1</displayName>
          <description>ITM Peripheral identification registers 1</description>
          <addressOffset>0xFE4</addressOffset>
          <size>0x20</size>
          <resetValue>0x000000BD</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>PIDR2</name>
          <displayName>PIDR2</displayName>
          <description>ITM Peripheral identification registers 2</description>
          <addressOffset>0xFE8</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000B</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>PIDR3</name>
          <displayName>PIDR3</displayName>
          <description>ITM Peripheral identification registers 3</description>
          <addressOffset>0xFEC</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>CIDR0</name>
          <displayName>CIDR0</displayName>
          <description>ITM Component identification register 0</description>
          <addressOffset>0xFF0</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000D</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>CIDR1</name>
          <displayName>CIDR1</displayName>
          <description>ITM Component identification register 1</description>
          <addressOffset>0xFF4</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000090</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>CIDR2</name>
          <displayName>CIDR2</displayName>
          <description>ITM Component identification register 2</description>
          <addressOffset>0xFF8</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000005</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>CIDR3</name>
          <displayName>CIDR3</displayName>
          <description>ITM Component identification register 3</description>
          <addressOffset>0xFFC</addressOffset>
          <size>0x20</size>
          <resetValue>0x000000B1</resetValue>
          <access>read-only</access>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS_DWT</name>
      <description>Data Watchpoint and Trace (DWT) registers</description>
      <groupName>SYS_DWT</groupName>
      <baseAddress>0xE0001000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x20</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>DWT_CTRL</name>
          <displayName>DWT_CTRL</displayName>
          <description>DWT Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>DWT_CYCCNT</name>
          <displayName>DWT_CYCCNT</displayName>
          <description>DWT Cycle Count Register</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>DWT_CPICNT</name>
          <displayName>DWT_CPICNT</displayName>
          <description>DWT CPI Count Register</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>DWT_EXCCNT</name>
          <displayName>DWT_EXCCNT</displayName>
          <description>DWT Exception Overhead Count Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>DWT_SLEEPCNT</name>
          <displayName>DWT_SLEEPCNT</displayName>
          <description>DWT Sleep Count Register</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>DWT_LSUCNT</name>
          <displayName>DWT_LSUCNT</displayName>
          <description>DWT LSU Count Register</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>DWT_FOLDCNT</name>
          <displayName>DWT_FOLDCNT</displayName>
          <description>DWT Folded-instruction Count Register</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>DWT_PCSR</name>
          <displayName>DWT_PCSR</displayName>
          <description>DWT Program Counter Sample Register</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS_BPU</name>
      <description>Direct Cache Access Registers</description>
      <groupName>SYS_BPU</groupName>
      <baseAddress>0xE0002000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x28</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>FP_CTRL</name>
          <displayName>FP_CTRL</displayName>
          <description>Flash Patch Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>FP_REMAP</name>
          <displayName>FP_REMAP</displayName>
          <description>Flash Patch Remap. This register is not implemented</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>FP_COMP0</name>
          <displayName>FP_COMP0</displayName>
          <description>Flash Patch Comparator Register 0</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>FP_COMP1</name>
          <displayName>FP_COMP1</displayName>
          <description>Flash Patch Comparator Register 1</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>FP_COMP2</name>
          <displayName>FP_COMP2</displayName>
          <description>Flash Patch Comparator Register 2</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>FP_COMP3</name>
          <displayName>FP_COMP3</displayName>
          <description>Flash Patch Comparator Register 3</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>FP_COMP4</name>
          <displayName>FP_COMP4</displayName>
          <description>Flash Patch Comparator Register 4</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>FP_COMP5</name>
          <displayName>FP_COMP5</displayName>
          <description>Flash Patch Comparator Register 5</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>FP_COMP6</name>
          <displayName>FP_COMP6</displayName>
          <description>Flash Patch Comparator Register 6</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>FP_COMP7</name>
          <displayName>FP_COMP7</displayName>
          <description>Flash Patch Comparator Register 7</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS_PMU</name>
      <description>Performance Monitoring Unit</description>
      <groupName>SYS_PMU</groupName>
      <baseAddress>0xE0003000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>PMU_EVCNTR0</name>
          <displayName>PMU_EVCNTR0</displayName>
          <description>Performance Monitoring Unit Event Counter Register 0</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_EVCNTR1</name>
          <displayName>PMU_EVCNTR1</displayName>
          <description>Performance Monitoring Unit Event Counter Register 1</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_EVCNTR2</name>
          <displayName>PMU_EVCNTR2</displayName>
          <description>Performance Monitoring Unit Event Counter Register 2</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_EVCNTR3</name>
          <displayName>PMU_EVCNTR3</displayName>
          <description>Performance Monitoring Unit Event Counter Register 3</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_EVCNTR4</name>
          <displayName>PMU_EVCNTR4</displayName>
          <description>Performance Monitoring Unit Event Counter Register 4</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_EVCNTR5</name>
          <displayName>PMU_EVCNTR5</displayName>
          <description>Performance Monitoring Unit Event Counter Register 5</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_EVCNTR6</name>
          <displayName>PMU_EVCNTR6</displayName>
          <description>Performance Monitoring Unit Event Counter Register 6</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_EVCNTR7</name>
          <displayName>PMU_EVCNTR7</displayName>
          <description>Performance Monitoring Unit Event Counter Register 7</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_CCNTR</name>
          <displayName>PMU_CCNTR</displayName>
          <description>Performance Monitoring Unit Cycle Counter Register</description>
          <addressOffset>0x7C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_EVTYPER0</name>
          <displayName>PMU_EVTYPER0</displayName>
          <description>Performance Monitoring Unit Event Type and Filter Register 0</description>
          <addressOffset>0x400</addressOffset>
          <size>0x10</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_EVTYPER1</name>
          <displayName>PMU_EVTYPER1</displayName>
          <description>Performance Monitoring Unit Event Type and Filter Register 1</description>
          <addressOffset>0x404</addressOffset>
          <size>0x10</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_EVTYPER2</name>
          <displayName>PMU_EVTYPER2</displayName>
          <description>Performance Monitoring Unit Event Type and Filter Register 2</description>
          <addressOffset>0x408</addressOffset>
          <size>0x10</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_EVTYPER3</name>
          <displayName>PMU_EVTYPER3</displayName>
          <description>Performance Monitoring Unit Event Type and Filter Register 3</description>
          <addressOffset>0x40C</addressOffset>
          <size>0x10</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_EVTYPER4</name>
          <displayName>PMU_EVTYPER4</displayName>
          <description>Performance Monitoring Unit Event Type and Filter Register 4</description>
          <addressOffset>0x410</addressOffset>
          <size>0x10</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_EVTYPER5</name>
          <displayName>PMU_EVTYPER5</displayName>
          <description>Performance Monitoring Unit Event Type and Filter Register 5</description>
          <addressOffset>0x414</addressOffset>
          <size>0x10</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_EVTYPER6</name>
          <displayName>PMU_EVTYPER6</displayName>
          <description>Performance Monitoring Unit Event Type and Filter Register 6</description>
          <addressOffset>0x418</addressOffset>
          <size>0x10</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_EVTYPER7</name>
          <displayName>PMU_EVTYPER7</displayName>
          <description>Performance Monitoring Unit Event Type and Filter Register 7</description>
          <addressOffset>0x41C</addressOffset>
          <size>0x10</size>
          <access>read-write</access>
        </register>
        <register>
          <name>PMU_CCFILTR</name>
          <displayName>PMU_CCFILTR</displayName>
          <description>PMU_CCFILTR</description>
          <addressOffset>0x47C</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
        <register>
          <name>PMU_CNTENSET</name>
          <displayName>PMU_CNTENSET</displayName>
          <description>Performance Monitoring Unit Count Enable Set Register</description>
          <addressOffset>0xC00</addressOffset>
          <size>0x20</size>          
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>Pn</name>
              <description>Event counter PMU_EVCNTR0-7 enable bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>C</name>
              <description>PMU_CCNTR enable bit</description>
              <bitOffset>8</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_CNTENCLR</name>
          <displayName>PMU_CNTENCLR</displayName>
          <description>Performance Monitoring Unit Count Enable Clear Register</description>
          <addressOffset>0xC20</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>Pn</name>
              <description>Event counter PMU_EVCNTR0-7 enable bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>C</name>
              <description>PMU_CCNTR enable bit</description>
              <bitOffset>8</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_INTENSET</name>
          <displayName>PMU_INTENSET</displayName>
          <description>Performance Monitoring Unit Interrupt Enable Set Register</description>
          <addressOffset>0xC40</addressOffset>
          <size>0x20</size>          
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>Pn</name>
              <description>Event counter overflow interrupt request disable bit for PMU_EVCNTRn. Disable the overflow interrupt for PMU_EVCNTRn</description>
              <bitOffset>0</bitOffset>
              <bitWidth>31</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>C</name>
              <description>PMU_CCNTR interrupt request enable bit</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_INTENCLR</name>
          <displayName>PMU_INTENCLR</displayName>
          <description>Performance Monitoring Unit Interrupt Enable Clear Register</description>
          <addressOffset>0xC60</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>Pn</name>
              <description>Event counter overflow interrupt request enable bit for PMU_EVCNTRn. Enable the overflow interrupt for PMU_EVCNTRn</description>
              <bitOffset>0</bitOffset>
              <bitWidth>31</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>C</name>
              <description>PMU_CCNTR overflow interrupt request disable bit</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_OVSCLR</name>
          <displayName>PMU_OVSCLR</displayName>
          <description>Performance Monitoring Unit Overflow Flag Status Clear Register</description>
          <addressOffset>0xC80</addressOffset>
          <size>0x20</size>          
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>Pn</name>
              <description>Event counter overflow clear bit for PMU_EVCNTRn. Clears the PMU_EVCNTRn overflow bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>C</name>
              <description>PMU_CCNTR overflow bit. Clears the PMU_CCNTR overflow bit</description>
              <bitOffset>8</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_SWINC</name>
          <displayName>PMU_SWINC</displayName>
          <description>Performance Monitoring Unit Software Increment Register</description>
          <addressOffset>0xCA0</addressOffset>
          <size>0x20</size>          
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>Pn</name>
              <description>Event counter overflow clear bit for PMU_EVCNTRn. Clears the PMU_EVCNTRn overflow bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>31</bitWidth>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_OVSSET</name>
          <displayName>PMU_OVSSET</displayName>
          <description>Performance Monitoring Unit Overflow Flag Status Set Register</description>
          <addressOffset>0xCC0</addressOffset>
          <size>0x20</size>          
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>Pn</name>
              <description>Event counter overflow set bit for PMU_EVCNTRn. Sets the overflow status for PMU_EVCNTRn</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>C</name>
              <description>PMU_CCNTR overflow bit. Sets the overflow status for PMU_CCNTR</description>
              <bitOffset>8</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_TYPE</name>
          <displayName>PMU_TYPE</displayName>
          <description>Performance Monitoring Unit Software Increment Register</description>
          <addressOffset>0xE00</addressOffset>
          <size>0x20</size>          
          <resetValue>0x00A05F08</resetValue>
          <access>read-only</access>
          <fields>
            <field>
              <name>N</name>
              <description>Number of counters</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>SIZE</name>
              <description>SIZE</description>
              <bitOffset>8</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>CC</name>
              <description>A dedicated cycle counter is present</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SBZ0</name>
              <description>SBZ0</description>
              <bitOffset>15</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>FZO</name>
              <description>Freeze-on-overflow is supported</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SBZ1</name>
              <description>SBZ1</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TRO</name>
              <description>TRO</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SBZ2</name>
              <description>SBZ2</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_CTRL</name>
          <displayName>PMU_CTRL</displayName>
          <description>Performance Monitoring Unit Control Register</description>
          <addressOffset>0xE04</addressOffset>
          <size>0x20</size>          
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>E</name>
              <description>Enable. Enable the event counters</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>P</name>
              <description>Event counter reset</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>C</name>
              <description>Cycle counter reset. Reset the PMU_CCNTR counter</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SBZ1</name>
              <description>SBZ1</description>
              <bitOffset>3</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DP</name>
              <description>Disable cycle counter when event counting is prohibited</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SBZ2</name>
              <description>SBZ2</description>
              <bitOffset>6</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FZO</name>
              <description>Freeze-on-overflow. Stops events being counted once PMU_OVSCLR or PMU_OVSSET is non-zero.description</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SBZ3</name>
              <description>SBZ3</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TRO</name>
              <description>TRO</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_AUTHSTATUS</name>
          <displayName>PMU_AUTHSTATUS</displayName>
          <description>Performance Monitoring Unit Authentication Status Register</description>
          <addressOffset>0xFB8</addressOffset>
          <size>0x20</size>          
          <resetValue>0x00000FEE</resetValue>
          <resetMask>0xFF00FF00</resetMask> 
          <access>read-only</access>
          <fields>
            <field>
              <name>NSID</name>
              <description>Non-secure Invasive Debug. Indicates whether Non-secure invasive debug is allowed</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>RES_00</name>
                  <description>Reserved_</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RES_01</name>
                  <description>Reserved_</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NSID_NotAllowed</name>
                  <description>Non-secure invasive debug not allowed</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NSID_Allowed</name>
                  <description>Non-secure invasive debug allowed</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NSNID</name>
              <description>Non-secure Non-invasive Debug. Indicates whether Non-secure Non-invasive debug is allowed</description>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>RES_00</name>
                  <description>Reserved_</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RES_01</name>
                  <description>Reserved_</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NSNID_NotAllowed</name>
                  <description>Non-secure Non-invasive debug not allowed</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NSNID_Allowed</name>
                  <description>Non-secure Non-invasive debug allowed</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SID</name>
              <description>Secure Invasive Debug. Indicates whether Secure invasive debug is implemented and allowed</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>SecurityExtensionNotImplemented.</name>
                  <description>Security Extension not implemented.</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RES_01</name>
                  <description>Reserved_</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SID_NotAllowed</name>
                  <description>Security Extension implemented and Secure invasive debug not allowed</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SID_Allowed</name>
                  <description>Security Extension implemented and Secure invasive debug allowed</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SNID</name>
              <description>Secure Non-invasive Debug. Indicates whether Secure Non-invasive debug is implemented and allowed</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>SecurityExtensionNotImplemented.</name>
                  <description>Security Extension not implemented.</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RES_01</name>
                  <description>Reserved_</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SNID_NotAllowed</name>
                  <description>Security Extension implemented and Secure Non-invasive debug not allowed</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SNID_Allowed</name>
                  <description>Security Extension implemented and Secure Non-invasive debug allowed</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_DEVARCH</name>
          <displayName>PMU_DEVARCH</displayName>
          <description>Performance Monitoring Unit Device Architecture Register</description>
          <addressOffset>0xFBC</addressOffset>
          <size>0x20</size>          
          <resetValue>0x47700A06</resetValue>
          <access>read-only</access>
          <fields>
            <field>
              <name>ARCHID</name>
              <description>Defines this part to be an Armv8-M debug component. For the PMU, bits [15:12] are 0x0, 
bits [11:0] are 0xA06</description>
              <bitRange>[15:0]</bitRange>
            </field>
            <field>
              <name>REVISION</name>
              <description>Defines the architecture revision. For the PMU, the revision defined by Armv8.1-M is 0x2</description>
              <bitRange>[19:16]</bitRange>
            </field>
            <field>
              <name>PRESENT</name>
              <description>Determines the presence of DEVARCH. When set to 1, indicates that the DEVARCH is present. 
This bit reads as 0x1</description>
              <bitRange>[20:20]</bitRange>
            </field>
            <field>
              <name>ARCHITECT</name>
              <description>Defines the architecture of the component. For the PMU, it is Arm Limited. 
Bits[31:28] are the JEP 106 continuation code, 0x4, and bits [27:21] are the JEP 106 ID code, 0x3B.</description>
              <bitRange>[30:21]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_DEVTYPE</name>
          <displayName>PMU_DEVTYPE</displayName>
          <description>Performance Monitoring Unit Device Type Register</description>
          <addressOffset>0xFCC</addressOffset>
          <size>0x20</size>          
          <resetValue>0x00000016</resetValue>
          <access>read-only</access>
          <fields>
            <field>
              <name>MAJOR</name>
              <description>Major type. This field reads as 0x6</description>
              <bitRange>[3:0]</bitRange>
            </field>
            <field>
              <name>SUB</name>
              <description>Subtype. This field reads as 0x1</description>
              <bitRange>[7:4]</bitRange>
            </field>
            <field>
              <name>RES</name>
              <description>RES0</description>
              <bitRange>[31:8]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_PIDR4</name>
          <displayName>PMU_PIDR4</displayName>
          <description>Performance Monitoring Unit Peripheral Identification Register 4</description>
          <addressOffset>0xFD0</addressOffset>
          <size>0x20</size>          
          <resetValue>0x00000004</resetValue>
          <access>read-only</access>
          <fields>
            <field>
              <name>DES_2</name>
              <description>Designer, JEP 106 continuation code, least significant nibble. For Arm Limited, this field is 0x4</description>
              <bitRange>[3:0]</bitRange>
            </field>
            <field>
              <name>SIZE</name>
              <description>Size of the component. This field is RAZ.</description>
              <bitRange>[7:4]</bitRange>
            </field>
            <field>
              <name>RES</name>
              <description>RES0</description>
              <bitRange>[31:8]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_PIDR0</name>
          <displayName>PMU_PIDR0</displayName>
          <description>Performance Monitoring Unit Peripheral Identification Register 0</description>
          <addressOffset>0xFE0</addressOffset>
          <size>0x20</size>          
          <resetValue>0x000000D2</resetValue>
          <access>read-only</access>
          <fields>
            <field>
              <name>PART_0</name>
              <description>Part number, least significant byte. This field reads 0x22</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>RES</name>
              <description>RES0</description>
              <bitRange>[31:8]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_PIDR1</name>
          <displayName>PMU_PIDR1</displayName>
          <description>Performance Monitoring Unit Peripheral Identification Register 1</description>
          <addressOffset>0xFE4</addressOffset>
          <size>0x20</size>          
          <resetValue>0x000000BD</resetValue>
          <access>read-only</access>
          <fields>
            <field>
              <name>PART_1</name>
              <description>Part number, least significant byte. This field reads 0x22</description>
              <bitRange>[3:0]</bitRange>
            </field>
            <field>
              <name>DES_0</name>
              <description>Designer, least significant nibble of JEP 106 ID code. For Arm Limited, this field 0xB</description>
              <bitRange>[7:4]</bitRange>
            </field>
            <field>
              <name>RES</name>
              <description>RES0</description>
              <bitRange>[31:8]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_PIDR2</name>
          <displayName>PMU_PIDR2</displayName>
          <description>Performance Monitoring Unit Peripheral Identification Register 2</description>
          <addressOffset>0xFE8</addressOffset>
          <size>0x20</size>          
          <resetValue>0x0000000B</resetValue>
          <access>read-only</access>
          <fields>
            <field>
              <name>DES_1</name>
              <description>Designer, most significant bits of JEP 106 ID code. For Arm Limited, this field 0b011</description>
              <bitRange>[2:0]</bitRange>
            </field>
            <field>
              <name>JEDEC</name>
              <description>Indicates a JEP10 identity code. This is RAO</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>REVISION</name>
              <description>Part major revision</description>
              <bitRange>[7:4]</bitRange>
            </field>
            <field>
              <name>RES</name>
              <description>RES0</description>
              <bitRange>[31:8]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_PIDR3</name>
          <displayName>PMU_PIDR3</displayName>
          <description>Performance Monitoring Unit Peripheral Identification Register 3</description>
          <addressOffset>0xFEC</addressOffset>
          <size>0x20</size>          
          <resetValue>0x00000000</resetValue>
          <access>read-only</access>
          <fields>
            <field>
              <name>CMOD</name>
              <description>Customer modified</description>
              <bitRange>[3:0]</bitRange>
            </field>
            <field>
              <name>REVAND</name>
              <description>Part minor revision</description>
              <bitRange>[7:4]</bitRange>
            </field>
            <field>
              <name>RES</name>
              <description>RES0</description>
              <bitRange>[31:8]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_CIDR0</name>
          <displayName>PMU_CIDR0</displayName>
          <description>Performance Monitoring Unit Component Identification Register 0</description>
          <addressOffset>0xFF0</addressOffset>
          <size>0x20</size>          
          <resetValue>0x0000000D</resetValue>
          <access>read-only</access>
          <fields>
            <field>
              <name>PRMBL_0</name>
              <description>Preamble. This field reads 0x0D</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>RES</name>
              <description>RES0</description>
              <bitRange>[31:8]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_CIDR1</name>
          <displayName>PMU_CIDR1</displayName>
          <description>Performance Monitoring Unit Component Identification Register 1</description>
          <addressOffset>0xFF4</addressOffset>
          <size>0x20</size>          
          <resetValue>0x00000090</resetValue>
          <access>read-only</access>
          <fields>
            <field>
              <name>PRMBL_1</name>
              <description>Preamble. This field reads 0x0</description>
              <bitRange>[3:0]</bitRange>
            </field>
            <field>
              <name>CLASS</name>
              <description>Component class. This field reads 0x0</description>
              <bitRange>[7:4]</bitRange>
            </field>
            <field>
              <name>RES</name>
              <description>RES0</description>
              <bitRange>[31:8]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_CIDR2</name>
          <displayName>PMU_CIDR2</displayName>
          <description>Performance Monitoring Unit Component Identification Register 2</description>
          <addressOffset>0xFF8</addressOffset>
          <size>0x20</size>          
          <resetValue>0x00000005</resetValue>
          <access>read-only</access>
          <fields>
            <field>
              <name>PRMBL_2</name>
              <description>Preamble. This field reads 0x05</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>RES</name>
              <description>RES0</description>
              <bitRange>[31:8]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_CIDR3</name>
          <displayName>PMU_CIDR3</displayName>
          <description>Performance Monitoring Unit Component Identification Register 3</description>
          <addressOffset>0xFFC</addressOffset>
          <size>0x20</size>          
          <resetValue>0x000000B1</resetValue>
          <access>read-only</access>
          <fields>
            <field>
              <name>PRMBL_3</name>
              <description>Preamble. This field reads 0xB1</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>RES</name>
              <description>RES0</description>
              <bitRange>[31:8]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS_ICB</name>
      <description>Implementation control block register</description>
      <groupName>SYS_ICB</groupName>
      <baseAddress>0xE000E000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x20</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>ICTR</name>
          <displayName>ICTR</displayName>
          <description>Interrupt Controller Type Register</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>INTLINESNUM</name>
              <description>Total number of interrupt lines in groups of 32:
[0b0000] 0-32
[0b0001] 33-64
[0b0010] 65-96
[0b0011] 97-128
[0b0100] 129-160
[0b0101] 161-192
[0b0110] 193-224
[0b0111] 225-256
[0b1000] 257-288
[0b1001] 289-320
[0b1010] 321-352
[0b1011] 353-384
[0b1100] 385-416
[0b1101] 417-448
[0b1110] 449-480</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ACTLR</name>
          <description>Auxiliary Control Register</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>DISFOLD</name>
              <description>This bit determines if dual-issue functionality is disabled:
[0] Normal operation.
[1] Dual-issue functionality is disabled</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>DISLOLEP</name>
              <description>Disable end of loop prediction in low overhead loops
[0] Low overhead loop end prediction enabled
[1] Low overhead loop end prediction disabled</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>DISLO</name>
              <description>Disable low overhead loops:
[0] Low overhead loops enabled.
[1] Low overhead loops disabled.</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>DISLOBR</name>
              <description>Disable branch prediction using low overhead loops:
[0] Branch prediction enabled.
[1] Branch prediction disabled.</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>DISOLAPS</name>
              <description>Disable overlapping of scalar-only instructions</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>DISOLAP</name>
              <description>Disable overlapping of all instructions</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>FPEXCODIS</name>
              <description>This bit determines if floating-point exception outputs are disabled:
[0] Normal operation.
[1] Floating-point exception outputs are disabled.</description>
              <bitRange>[10:10]</bitRange>
            </field>
            <field>
              <name>DISNWAMODE</name>
              <description>This bit determines if no write allocate mode is disabled:
[0] Normal operation.
[1] No write allocate mode is disabled.</description>
              <bitRange>[11:11]</bitRange>
            </field>
            <field>
              <name>DISITMATBFLUSH</name>
              <description>This bit determines whether Instrumentation Trace Macrocell (ITM) or
Data Watchpoint and Trace (DWT) ATB flush is disabled.
[0] Normal operation.
[1] ITM or DWT ATB flush is disabled.</description>
              <bitRange>[12:12]</bitRange>
            </field>
            <field>
              <name>EVENTBUSEN</name>
              <description>Accessibility of EVENTBUSE:
[0] EVENTBUSEN is accessible by both Security state
[1] EVENTBUSEN is accessible by Secure state only</description>
              <bitRange>[13:13]</bitRange>
            </field>
            <field>
              <name>EVENTBUS</name>
              <description>Activate EVENTBUS output:
[0] EVENTBUS not active
[1] EVENTBUS active</description>
              <bitRange>[14:14]</bitRange>
            </field>
            <field>
              <name>DISCRITAXIRUR</name>
              <description>Disable critical AXI Read-Under-Read
[0] Normal operation.
[1] AXI reads to Device memory and exclusive reads to shared memory are not initiated on the
M-AXI read address channels if there are any outstanding reads on the M-AXI</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <field>
              <name>DISDI</name>
              <description>Disable dual-issue features:
[0b00] Full dual-issue, if DISFOLD is set to 0.
[0b01] Disable dual-issue of arithmetic instructions.
[0b10] Disable lane swapping
[0b11] Disable dual-issue of arithmetic instructions and lane swapping</description>
              <bitRange>[17:16]</bitRange>
            </field>
            <field>
              <name>DISCRITAXIRUW</name>
              <description>Disable-Critical-AXI-Read-Under-Write:
[0] Normal operation.
[1] AXI reads to Device memory and exclusive reads to shared memory are not initiated on the
M-AXI read address channel until all outstanding writes on the M-AXI interface are complete</description>
              <bitRange>[27:27]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>CPPWR</name>
          <displayName>CPPWR</displayName>
          <description>Coprocessor Power Control Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>SYST_CSR</name>
          <displayName>SYST_CSR</displayName>
          <description>SysTick Control and Status Register</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>ENABLE</name>
              <description>Enables the counter:
[0] Counter disabled.
[1] Counter enabled.</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>TICKINT</name>
              <description>Enables SysTick exception request:
[0] Counting down to zero does not assert the SysTick exception request.
[1] Counting down to zero asserts the SysTick exception request</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>CLKSOURCE</name>
              <description>Selects the SysTick timer clock source:
[0] External reference clock.
[1] Processor clock.</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>COUNTFLAG</name>
              <description>Returns 1 if timer counted to 0 since the last read of this register</description>
              <bitRange>[16:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SYST_RVR</name>
          <displayName>SYST_RVR</displayName>
          <description>SysTick Reload Value Register</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>RELOAD</name>
              <description>Value to load into the SYST_CVR when the counter is enabled and when it reaches 0</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SYST_CVR</name>
          <displayName>SYST_CVR</displayName>
          <description>SysTick Current Value Register</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>CURRENT</name>
              <description>Reads the current value of the SysTick counter.
A write of any value clears the field to 0, and also clears the SYST_CSR.COUNTFLAG bit to 0</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SYST_CALIB</name>
          <displayName>SYST_CALIB</displayName>
          <description>SysTick Calibration Value Register</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>TENMS</name>
              <description>Reads as zero. Indicates that the calibration value is not known. 
Optionally holds a reload value to be used for
10ms (100Hz) timing. If NOREF=0, TENMS is the reload value to generate 10ms using the external reference
clock. If NOREF=1, TENMS holds the reload value to generate 10ms using the processor clock. If the provided
clocks do not allow a consistent 10ms timing period, for example, because the clock speeds change or the SysTick
is clock gated or powered down, TENMS should be zero to indicate this</description>
              <bitRange>[23:0]</bitRange>
            </field>
            <field>
              <name>SKEW</name>
              <description>Indicates whether the TENMS value is exact:
[0] Calibration value is exact.
[1] Reads as one.
Calibration value for the 10ms inexact timing is not known because TENMS is not known. This
can affect the suitability of SysTick as a software real-time clock.</description>
              <bitRange>[30:30]</bitRange>
            </field>
            <field>
              <name>NOREF</name>
              <description>Indicates whether the device provides a reference clock to the processor:
[0] Reference clock is implemented, and implies which clock source is described by SKEW and TENMS.
[1] Indicates that no separate reference clock is provided.</description>
              <bitRange>[31:31]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS_NVIC_STIR</name>
      <description>Software Interrupt Generation register</description>
      <groupName>SYS_NVIC_STIR</groupName>
      <baseAddress>0xE000EF00</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x04</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>STIR</name>
          <displayName>STIR</displayName>
          <description>Software Interrupt Generation register</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <access>write-only</access>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS_NVIC</name>
      <description>Nested Vectored Interrupt Controller</description>
      <groupName>SYS_NVIC</groupName>
      <baseAddress>0xE000E100</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x500</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>NVIC_ISER0</name>
          <displayName>NVIC_ISER0</displayName>
          <description>NVIC_ISER0</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETENA</name>
              <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISER1</name>
          <displayName>NVIC_ISER1</displayName>
          <description>NVIC_ISER1</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETENA</name>
              <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISER2</name>
          <displayName>NVIC_ISER2</displayName>
          <description>NVIC_ISER2</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETENA</name>
              <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISER3</name>
          <displayName>NVIC_ISER3</displayName>
          <description>NVIC_ISER3</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETENA</name>
              <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISER4</name>
          <displayName>NVIC_ISER4</displayName>
          <description>NVIC_ISER4</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETENA</name>
              <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISER5</name>
          <displayName>NVIC_ISER5</displayName>
          <description>NVIC_ISER5</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETENA</name>
              <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISER6</name>
          <displayName>NVIC_ISER6</displayName>
          <description>NVIC_ISER6</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETENA</name>
              <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISER7</name>
          <displayName>NVIC_ISER7</displayName>
          <description>NVIC_ISER7</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETENA</name>
              <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISER8</name>
          <displayName>NVIC_ISER8</displayName>
          <description>NVIC_ISER8</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETENA</name>
              <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISER9</name>
          <displayName>NVIC_ISER9</displayName>
          <description>NVIC_ISER9</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETENA</name>
              <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISER10</name>
          <displayName>NVIC_ISER10</displayName>
          <description>NVIC_ISER10</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETENA</name>
              <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISER11</name>
          <displayName>NVIC_ISER11</displayName>
          <description>NVIC_ISER11</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETENA</name>
              <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISER12</name>
          <displayName>NVIC_ISER12</displayName>
          <description>NVIC_ISER12</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETENA</name>
              <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISER13</name>
          <displayName>NVIC_ISER13</displayName>
          <description>NVIC_ISER13</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETENA</name>
              <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISER14</name>
          <displayName>NVIC_ISER14</displayName>
          <description>NVIC_ISER14</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETENA</name>
              <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISER15</name>
          <displayName>NVIC_ISER15</displayName>
          <description>NVIC_ISER15</description>
          <addressOffset>0x3C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETENA</name>
              <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICER0</name>
          <displayName>NVIC_ICER0</displayName>
          <description>NVIC_ICER0</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICER1</name>
          <displayName>NVIC_ICER1</displayName>
          <description>NVIC_ICER1</description>
          <addressOffset>0x84</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICER2</name>
          <displayName>NVIC_ICER2</displayName>
          <description>NVIC_ICER2</description>
          <addressOffset>0x88</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICER3</name>
          <displayName>NVIC_ICER3</displayName>
          <description>NVIC_ICER3</description>
          <addressOffset>0x8C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICER4</name>
          <displayName>NVIC_ICER4</displayName>
          <description>NVIC_ICER4</description>
          <addressOffset>0x90</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICER5</name>
          <displayName>NVIC_ICER5</displayName>
          <description>NVIC_ICER5</description>
          <addressOffset>0x94</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICER6</name>
          <displayName>NVIC_ICER6</displayName>
          <description>NVIC_ICER6</description>
          <addressOffset>0x98</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICER7</name>
          <displayName>NVIC_ICER7</displayName>
          <description>NVIC_ICER7</description>
          <addressOffset>0x9C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICER8</name>
          <displayName>NVIC_ICER8</displayName>
          <description>NVIC_ICER8</description>
          <addressOffset>0xA0</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICER9</name>
          <displayName>NVIC_ICER9</displayName>
          <description>NVIC_ICER9</description>
          <addressOffset>0xA4</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICER10</name>
          <displayName>NVIC_ICER10</displayName>
          <description>NVIC_ICER10</description>
          <addressOffset>0xA8</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICER11</name>
          <displayName>NVIC_ICER11</displayName>
          <description>NVIC_ICER11</description>
          <addressOffset>0xAC</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICER12</name>
          <displayName>NVIC_ICER12</displayName>
          <description>NVIC_ICER12</description>
          <addressOffset>0xB0</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICER13</name>
          <displayName>NVIC_ICER13</displayName>
          <description>NVIC_ICER13</description>
          <addressOffset>0xB4</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICER14</name>
          <displayName>NVIC_ICER14</displayName>
          <description>NVIC_ICER14</description>
          <addressOffset>0xB8</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICER15</name>
          <displayName>NVIC_ICER15</displayName>
          <description>NVIC_ICER15</description>
          <addressOffset>0xBC</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRENA</name>
              <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISPR0</name>
          <displayName>NVIC_ISPR0</displayName>
          <description>NVIC_ISPR0</description>
          <addressOffset>0x100</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISPR1</name>
          <displayName>NVIC_ISPR1</displayName>
          <description>NVIC_ISPR1</description>
          <addressOffset>0x104</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISPR2</name>
          <displayName>NVIC_ISPR2</displayName>
          <description>NVIC_ISPR2</description>
          <addressOffset>0x108</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISPR3</name>
          <displayName>NVIC_ISPR3</displayName>
          <description>NVIC_ISPR3</description>
          <addressOffset>0x10C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISPR4</name>
          <displayName>NVIC_ISPR4</displayName>
          <description>NVIC_ISPR4</description>
          <addressOffset>0x110</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISPR5</name>
          <displayName>NVIC_ISPR5</displayName>
          <description>NVIC_ISPR5</description>
          <addressOffset>0x114</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISPR6</name>
          <displayName>NVIC_ISPR6</displayName>
          <description>NVIC_ISPR6</description>
          <addressOffset>0x118</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISPR7</name>
          <displayName>NVIC_ISPR7</displayName>
          <description>NVIC_ISPR7</description>
          <addressOffset>0x11C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISPR8</name>
          <displayName>NVIC_ISPR8</displayName>
          <description>NVIC_ISPR8</description>
          <addressOffset>0x120</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISPR9</name>
          <displayName>NVIC_ISPR9</displayName>
          <description>NVIC_ISPR9</description>
          <addressOffset>0x124</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISPR10</name>
          <displayName>NVIC_ISPR10</displayName>
          <description>NVIC_ISPR10</description>
          <addressOffset>0x128</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISPR11</name>
          <displayName>NVIC_ISPR11</displayName>
          <description>NVIC_ISPR11</description>
          <addressOffset>0x12C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISPR12</name>
          <displayName>NVIC_ISPR12</displayName>
          <description>NVIC_ISPR12</description>
          <addressOffset>0x130</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISPR13</name>
          <displayName>NVIC_ISPR13</displayName>
          <description>NVIC_ISPR13</description>
          <addressOffset>0x134</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISPR14</name>
          <displayName>NVIC_ISPR14</displayName>
          <description>NVIC_ISPR14</description>
          <addressOffset>0x138</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ISPR15</name>
          <displayName>NVIC_ISPR15</displayName>
          <description>NVIC_ISPR15</description>
          <addressOffset>0x13C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SETPEND</name>
              <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICPR0</name>
          <displayName>NVIC_ICPR0</displayName>
          <description>NVIC_ICPR0</description>
          <addressOffset>0x180</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>Interrupt clear-pending bits</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICPR1</name>
          <displayName>NVIC_ICPR1</displayName>
          <description>NVIC_ICPR1</description>
          <addressOffset>0x184</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>Interrupt clear-pending bits</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICPR2</name>
          <displayName>NVIC_ICPR2</displayName>
          <description>NVIC_ICPR2</description>
          <addressOffset>0x188</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>Interrupt clear-pending bits</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICPR3</name>
          <displayName>NVIC_ICPR3</displayName>
          <description>NVIC_ICPR3</description>
          <addressOffset>0x18C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>Interrupt clear-pending bits</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICPR4</name>
          <displayName>NVIC_ICPR4</displayName>
          <description>NVIC_ICPR4</description>
          <addressOffset>0x190</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>Interrupt clear-pending bits</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICPR5</name>
          <displayName>NVIC_ICPR5</displayName>
          <description>NVIC_ICPR5</description>
          <addressOffset>0x194</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>Interrupt clear-pending bits</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICPR6</name>
          <displayName>NVIC_ICPR6</displayName>
          <description>NVIC_ICPR6</description>
          <addressOffset>0x198</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>Interrupt clear-pending bits</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICPR7</name>
          <displayName>NVIC_ICPR7</displayName>
          <description>NVIC_ICPR7</description>
          <addressOffset>0x19C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>Interrupt clear-pending bits</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICPR8</name>
          <displayName>NVIC_ICPR8</displayName>
          <description>NVIC_ICPR8</description>
          <addressOffset>0x1A0</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>Interrupt clear-pending bits</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICPR9</name>
          <displayName>NVIC_ICPR9</displayName>
          <description>NVIC_ICPR9</description>
          <addressOffset>0x1A4</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>Interrupt clear-pending bits</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICPR10</name>
          <displayName>NVIC_ICPR10</displayName>
          <description>NVIC_ICPR10</description>
          <addressOffset>0x1A8</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>Interrupt clear-pending bits</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICPR11</name>
          <displayName>NVIC_ICPR11</displayName>
          <description>NVIC_ICPR11</description>
          <addressOffset>0x1AC</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>Interrupt clear-pending bits</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICPR12</name>
          <displayName>NVIC_ICPR12</displayName>
          <description>NVIC_ICPR12</description>
          <addressOffset>0x1B0</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>Interrupt clear-pending bits</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICPR13</name>
          <displayName>NVIC_ICPR13</displayName>
          <description>NVIC_ICPR13</description>
          <addressOffset>0x1B4</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>Interrupt clear-pending bits</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICPR14</name>
          <displayName>NVIC_ICPR14</displayName>
          <description>NVIC_ICPR14</description>
          <addressOffset>0x1B8</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>Interrupt clear-pending bits</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_ICPR15</name>
          <displayName>NVIC_ICPR15</displayName>
          <description>NVIC_ICPR15</description>
          <addressOffset>0x1BC</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLRPEND</name>
              <description>Interrupt clear-pending bits</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IABR0</name>
          <displayName>NVIC_IABR0</displayName>
          <description>NVIC_IABR0</description>
          <addressOffset>0x200</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IABR1</name>
          <displayName>NVIC_IABR1</displayName>
          <description>NVIC_IABR1</description>
          <addressOffset>0x204</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IABR2</name>
          <displayName>NVIC_IABR2</displayName>
          <description>NVIC_IABR2</description>
          <addressOffset>0x208</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IABR3</name>
          <displayName>NVIC_IABR3</displayName>
          <description>NVIC_IABR3</description>
          <addressOffset>0x20C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IABR4</name>
          <displayName>NVIC_IABR4</displayName>
          <description>NVIC_IABR4</description>
          <addressOffset>0x210</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IABR5</name>
          <displayName>NVIC_IABR5</displayName>
          <description>NVIC_IABR5</description>
          <addressOffset>0x214</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IABR6</name>
          <displayName>NVIC_IABR6</displayName>
          <description>NVIC_IABR6</description>
          <addressOffset>0x218</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IABR7</name>
          <displayName>NVIC_IABR7</displayName>
          <description>NVIC_IABR7</description>
          <addressOffset>0x21C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IABR8</name>
          <displayName>NVIC_IABR8</displayName>
          <description>NVIC_IABR8</description>
          <addressOffset>0x220</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IABR9</name>
          <displayName>NVIC_IABR9</displayName>
          <description>NVIC_IABR9</description>
          <addressOffset>0x224</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IABR10</name>
          <displayName>NVIC_IABR10</displayName>
          <description>NVIC_IABR10</description>
          <addressOffset>0x228</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IABR11</name>
          <displayName>NVIC_IABR11</displayName>
          <description>NVIC_IABR11</description>
          <addressOffset>0x22C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IABR12</name>
          <displayName>NVIC_IABR12</displayName>
          <description>NVIC_IABR12</description>
          <addressOffset>0x230</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IABR13</name>
          <displayName>NVIC_IABR13</displayName>
          <description>NVIC_IABR13</description>
          <addressOffset>0x234</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IABR14</name>
          <displayName>NVIC_IABR14</displayName>
          <description>NVIC_IABR14</description>
          <addressOffset>0x238</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IABR15</name>
          <displayName>NVIC_IABR15</displayName>
          <description>NVIC_IABR15</description>
          <addressOffset>0x23C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active state bits. For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR0</name>
          <displayName>NVIC_IPR0</displayName>
          <description>NVIC_IPR0</description>
          <addressOffset>0x300</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_0</name>
              <description>PRI_0</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_1</name>
              <description>PRI_1</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_2</name>
              <description>PRI_2</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_3</name>
              <description>PRI_3</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR1</name>
          <displayName>NVIC_IPR1</displayName>
          <description>NVIC_IPR1</description>
          <addressOffset>0x304</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_4</name>
              <description>PRI_4</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_5</name>
              <description>PRI_5</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_6</name>
              <description>PRI_6</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_7</name>
              <description>PRI_7</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR2</name>
          <displayName>NVIC_IPR2</displayName>
          <description>NVIC_IPR2</description>
          <addressOffset>0x308</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_8</name>
              <description>PRI_8</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_9</name>
              <description>PRI_9</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_10</name>
              <description>PRI_10</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_11</name>
              <description>PRI_11</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR3</name>
          <displayName>NVIC_IPR3</displayName>
          <description>NVIC_IPR3</description>
          <addressOffset>0x30c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_12</name>
              <description>PRI_12</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_13</name>
              <description>PRI_13</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_14</name>
              <description>PRI_14</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_15</name>
              <description>PRI_15</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR4</name>
          <displayName>NVIC_IPR4</displayName>
          <description>NVIC_IPR4</description>
          <addressOffset>0x310</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_16</name>
              <description>PRI_16</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_17</name>
              <description>PRI_17</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_18</name>
              <description>PRI_18</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_19</name>
              <description>PRI_19</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR5</name>
          <displayName>NVIC_IPR5</displayName>
          <description>NVIC_IPR5</description>
          <addressOffset>0x314</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_20</name>
              <description>PRI_20</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_21</name>
              <description>PRI_21</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_22</name>
              <description>PRI_22</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_23</name>
              <description>PRI_23</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR6</name>
          <displayName>NVIC_IPR6</displayName>
          <description>NVIC_IPR6</description>
          <addressOffset>0x318</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_24</name>
              <description>PRI_24</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_25</name>
              <description>PRI_25</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_26</name>
              <description>PRI_26</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_27</name>
              <description>PRI_27</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR7</name>
          <displayName>NVIC_IPR7</displayName>
          <description>NVIC_IPR7</description>
          <addressOffset>0x31c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_28</name>
              <description>PRI_28</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_29</name>
              <description>PRI_29</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_30</name>
              <description>PRI_30</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_31</name>
              <description>PRI_31</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR8</name>
          <displayName>NVIC_IPR8</displayName>
          <description>NVIC_IPR8</description>
          <addressOffset>0x320</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_32</name>
              <description>PRI_32</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_33</name>
              <description>PRI_33</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_34</name>
              <description>PRI_34</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_35</name>
              <description>PRI_35</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR9</name>
          <displayName>NVIC_IPR9</displayName>
          <description>NVIC_IPR9</description>
          <addressOffset>0x324</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_36</name>
              <description>PRI_36</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_37</name>
              <description>PRI_37</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_38</name>
              <description>PRI_38</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_39</name>
              <description>PRI_39</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR10</name>
          <displayName>NVIC_IPR10</displayName>
          <description>NVIC_IPR10</description>
          <addressOffset>0x328</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_40</name>
              <description>PRI_40</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_41</name>
              <description>PRI_41</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_42</name>
              <description>PRI_42</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_43</name>
              <description>PRI_43</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR11</name>
          <displayName>NVIC_IPR11</displayName>
          <description>NVIC_IPR11</description>
          <addressOffset>0x32c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_44</name>
              <description>PRI_44</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_45</name>
              <description>PRI_45</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_46</name>
              <description>PRI_46</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_47</name>
              <description>PRI_47</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR12</name>
          <displayName>NVIC_IPR12</displayName>
          <description>NVIC_IPR12</description>
          <addressOffset>0x330</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_48</name>
              <description>PRI_48</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_49</name>
              <description>PRI_49</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_50</name>
              <description>PRI_50</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_51</name>
              <description>PRI_51</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR13</name>
          <displayName>NVIC_IPR13</displayName>
          <description>NVIC_IPR13</description>
          <addressOffset>0x334</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_52</name>
              <description>PRI_52</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_53</name>
              <description>PRI_53</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_54</name>
              <description>PRI_54</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_55</name>
              <description>PRI_55</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR14</name>
          <displayName>NVIC_IPR14</displayName>
          <description>NVIC_IPR14</description>
          <addressOffset>0x338</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_56</name>
              <description>PRI_56</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_57</name>
              <description>PRI_57</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_58</name>
              <description>PRI_58</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_59</name>
              <description>PRI_59</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR15</name>
          <displayName>NVIC_IPR15</displayName>
          <description>NVIC_IPR15</description>
          <addressOffset>0x33c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_60</name>
              <description>PRI_60</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_61</name>
              <description>PRI_61</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_62</name>
              <description>PRI_62</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_63</name>
              <description>PRI_63</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR16</name>
          <displayName>NVIC_IPR16</displayName>
          <description>NVIC_IPR16</description>
          <addressOffset>0x340</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_64</name>
              <description>PRI_64</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_65</name>
              <description>PRI_65</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_66</name>
              <description>PRI_66</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_67</name>
              <description>PRI_67</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR17</name>
          <displayName>NVIC_IPR17</displayName>
          <description>NVIC_IPR17</description>
          <addressOffset>0x344</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_68</name>
              <description>PRI_68</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_69</name>
              <description>PRI_69</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_70</name>
              <description>PRI_70</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_71</name>
              <description>PRI_71</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR18</name>
          <displayName>NVIC_IPR18</displayName>
          <description>NVIC_IPR18</description>
          <addressOffset>0x348</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_72</name>
              <description>PRI_72</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_73</name>
              <description>PRI_73</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_74</name>
              <description>PRI_74</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_75</name>
              <description>PRI_75</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR19</name>
          <displayName>NVIC_IPR19</displayName>
          <description>NVIC_IPR19</description>
          <addressOffset>0x34c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_76</name>
              <description>PRI_76</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_77</name>
              <description>PRI_77</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_78</name>
              <description>PRI_78</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_79</name>
              <description>PRI_79</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR20</name>
          <displayName>NVIC_IPR20</displayName>
          <description>NVIC_IPR20</description>
          <addressOffset>0x350</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_80</name>
              <description>PRI_80</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_81</name>
              <description>PRI_81</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_82</name>
              <description>PRI_82</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_83</name>
              <description>PRI_83</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR21</name>
          <displayName>NVIC_IPR21</displayName>
          <description>NVIC_IPR21</description>
          <addressOffset>0x354</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_84</name>
              <description>PRI_84</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_85</name>
              <description>PRI_85</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_86</name>
              <description>PRI_86</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_87</name>
              <description>PRI_87</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR22</name>
          <displayName>NVIC_IPR22</displayName>
          <description>NVIC_IPR22</description>
          <addressOffset>0x358</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_88</name>
              <description>PRI_88</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_89</name>
              <description>PRI_89</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_90</name>
              <description>PRI_90</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_91</name>
              <description>PRI_91</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR23</name>
          <displayName>NVIC_IPR23</displayName>
          <description>NVIC_IPR23</description>
          <addressOffset>0x35c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_92</name>
              <description>PRI_92</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_93</name>
              <description>PRI_93</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_94</name>
              <description>PRI_94</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_95</name>
              <description>PRI_95</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR24</name>
          <displayName>NVIC_IPR24</displayName>
          <description>NVIC_IPR24</description>
          <addressOffset>0x360</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_96</name>
              <description>PRI_96</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_97</name>
              <description>PRI_97</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_98</name>
              <description>PRI_98</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_99</name>
              <description>PRI_99</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR25</name>
          <displayName>NVIC_IPR25</displayName>
          <description>NVIC_IPR25</description>
          <addressOffset>0x364</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_100</name>
              <description>PRI_100</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_101</name>
              <description>PRI_101</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_102</name>
              <description>PRI_102</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_103</name>
              <description>PRI_103</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR26</name>
          <displayName>NVIC_IPR26</displayName>
          <description>NVIC_IPR26</description>
          <addressOffset>0x368</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_104</name>
              <description>PRI_104</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_105</name>
              <description>PRI_105</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_106</name>
              <description>PRI_106</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_107</name>
              <description>PRI_107</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR27</name>
          <displayName>NVIC_IPR27</displayName>
          <description>NVIC_IPR27</description>
          <addressOffset>0x36c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_108</name>
              <description>PRI_108</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_109</name>
              <description>PRI_109</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_110</name>
              <description>PRI_110</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_111</name>
              <description>PRI_111</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR28</name>
          <displayName>NVIC_IPR28</displayName>
          <description>NVIC_IPR28</description>
          <addressOffset>0x370</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_112</name>
              <description>PRI_112</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_113</name>
              <description>PRI_113</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_114</name>
              <description>PRI_114</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_115</name>
              <description>PRI_115</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR29</name>
          <displayName>NVIC_IPR29</displayName>
          <description>NVIC_IPR29</description>
          <addressOffset>0x374</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_116</name>
              <description>PRI_116</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_117</name>
              <description>PRI_117</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_118</name>
              <description>PRI_118</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_119</name>
              <description>PRI_119</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR30</name>
          <displayName>NVIC_IPR30</displayName>
          <description>NVIC_IPR30</description>
          <addressOffset>0x378</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_120</name>
              <description>PRI_120</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_121</name>
              <description>PRI_121</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_122</name>
              <description>PRI_122</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_123</name>
              <description>PRI_123</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR31</name>
          <displayName>NVIC_IPR31</displayName>
          <description>NVIC_IPR31</description>
          <addressOffset>0x37c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_124</name>
              <description>PRI_124</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_125</name>
              <description>PRI_125</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_126</name>
              <description>PRI_126</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_127</name>
              <description>PRI_127</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR32</name>
          <displayName>NVIC_IPR32</displayName>
          <description>NVIC_IPR32</description>
          <addressOffset>0x380</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_128</name>
              <description>PRI_128</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_129</name>
              <description>PRI_129</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_130</name>
              <description>PRI_130</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_131</name>
              <description>PRI_131</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR33</name>
          <displayName>NVIC_IPR33</displayName>
          <description>NVIC_IPR33</description>
          <addressOffset>0x384</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_132</name>
              <description>PRI_132</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_133</name>
              <description>PRI_133</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_134</name>
              <description>PRI_134</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_135</name>
              <description>PRI_135</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR34</name>
          <displayName>NVIC_IPR34</displayName>
          <description>NVIC_IPR34</description>
          <addressOffset>0x388</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_136</name>
              <description>PRI_136</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_137</name>
              <description>PRI_137</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_138</name>
              <description>PRI_138</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_139</name>
              <description>PRI_139</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR35</name>
          <displayName>NVIC_IPR35</displayName>
          <description>NVIC_IPR35</description>
          <addressOffset>0x38c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_140</name>
              <description>PRI_140</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_141</name>
              <description>PRI_141</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_142</name>
              <description>PRI_142</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_143</name>
              <description>PRI_143</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR36</name>
          <displayName>NVIC_IPR36</displayName>
          <description>NVIC_IPR36</description>
          <addressOffset>0x390</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_144</name>
              <description>PRI_144</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_145</name>
              <description>PRI_145</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_146</name>
              <description>PRI_146</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_147</name>
              <description>PRI_147</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR37</name>
          <displayName>NVIC_IPR37</displayName>
          <description>NVIC_IPR37</description>
          <addressOffset>0x394</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_148</name>
              <description>PRI_148</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_149</name>
              <description>PRI_149</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_150</name>
              <description>PRI_150</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_151</name>
              <description>PRI_151</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR38</name>
          <displayName>NVIC_IPR38</displayName>
          <description>NVIC_IPR38</description>
          <addressOffset>0x398</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_152</name>
              <description>PRI_152</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_153</name>
              <description>PRI_153</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_154</name>
              <description>PRI_154</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_155</name>
              <description>PRI_155</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR39</name>
          <displayName>NVIC_IPR39</displayName>
          <description>NVIC_IPR39</description>
          <addressOffset>0x39c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_156</name>
              <description>PRI_156</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_157</name>
              <description>PRI_157</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_158</name>
              <description>PRI_158</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_159</name>
              <description>PRI_159</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR40</name>
          <displayName>NVIC_IPR40</displayName>
          <description>NVIC_IPR40</description>
          <addressOffset>0x3a0</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_160</name>
              <description>PRI_160</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_161</name>
              <description>PRI_161</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_162</name>
              <description>PRI_162</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_163</name>
              <description>PRI_163</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR41</name>
          <displayName>NVIC_IPR41</displayName>
          <description>NVIC_IPR41</description>
          <addressOffset>0x3a4</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_164</name>
              <description>PRI_164</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_165</name>
              <description>PRI_165</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_166</name>
              <description>PRI_166</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_167</name>
              <description>PRI_167</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR42</name>
          <displayName>NVIC_IPR42</displayName>
          <description>NVIC_IPR42</description>
          <addressOffset>0x3a8</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_168</name>
              <description>PRI_168</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_169</name>
              <description>PRI_169</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_170</name>
              <description>PRI_170</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_171</name>
              <description>PRI_171</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR43</name>
          <displayName>NVIC_IPR43</displayName>
          <description>NVIC_IPR43</description>
          <addressOffset>0x3ac</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_172</name>
              <description>PRI_172</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_173</name>
              <description>PRI_173</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_174</name>
              <description>PRI_174</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_175</name>
              <description>PRI_175</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR44</name>
          <displayName>NVIC_IPR44</displayName>
          <description>NVIC_IPR44</description>
          <addressOffset>0x3b0</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_176</name>
              <description>PRI_176</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_177</name>
              <description>PRI_177</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_178</name>
              <description>PRI_178</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_179</name>
              <description>PRI_179</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR45</name>
          <displayName>NVIC_IPR45</displayName>
          <description>NVIC_IPR45</description>
          <addressOffset>0x3b4</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_180</name>
              <description>PRI_180</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_181</name>
              <description>PRI_181</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_182</name>
              <description>PRI_182</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_183</name>
              <description>PRI_183</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR46</name>
          <displayName>NVIC_IPR46</displayName>
          <description>NVIC_IPR46</description>
          <addressOffset>0x3b8</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_184</name>
              <description>PRI_184</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_185</name>
              <description>PRI_185</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_186</name>
              <description>PRI_186</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_187</name>
              <description>PRI_187</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR47</name>
          <displayName>NVIC_IPR47</displayName>
          <description>NVIC_IPR47</description>
          <addressOffset>0x3bc</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_188</name>
              <description>PRI_188</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_189</name>
              <description>PRI_189</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_190</name>
              <description>PRI_190</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_191</name>
              <description>PRI_191</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR48</name>
          <displayName>NVIC_IPR48</displayName>
          <description>NVIC_IPR48</description>
          <addressOffset>0x3c0</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_192</name>
              <description>PRI_192</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_193</name>
              <description>PRI_193</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_194</name>
              <description>PRI_194</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_195</name>
              <description>PRI_195</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR49</name>
          <displayName>NVIC_IPR49</displayName>
          <description>NVIC_IPR49</description>
          <addressOffset>0x3c4</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_196</name>
              <description>PRI_196</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_197</name>
              <description>PRI_197</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_198</name>
              <description>PRI_198</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_199</name>
              <description>PRI_199</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR50</name>
          <displayName>NVIC_IPR50</displayName>
          <description>NVIC_IPR50</description>
          <addressOffset>0x3c8</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_200</name>
              <description>PRI_200</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_201</name>
              <description>PRI_201</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_202</name>
              <description>PRI_202</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_203</name>
              <description>PRI_203</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR51</name>
          <displayName>NVIC_IPR51</displayName>
          <description>NVIC_IPR51</description>
          <addressOffset>0x3cc</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_204</name>
              <description>PRI_204</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_205</name>
              <description>PRI_205</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_206</name>
              <description>PRI_206</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_207</name>
              <description>PRI_207</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR52</name>
          <displayName>NVIC_IPR52</displayName>
          <description>NVIC_IPR52</description>
          <addressOffset>0x3d0</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_208</name>
              <description>PRI_208</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_209</name>
              <description>PRI_209</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_210</name>
              <description>PRI_210</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_211</name>
              <description>PRI_211</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR53</name>
          <displayName>NVIC_IPR53</displayName>
          <description>NVIC_IPR53</description>
          <addressOffset>0x3d4</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_212</name>
              <description>PRI_212</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_213</name>
              <description>PRI_213</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_214</name>
              <description>PRI_214</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_215</name>
              <description>PRI_215</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR54</name>
          <displayName>NVIC_IPR54</displayName>
          <description>NVIC_IPR54</description>
          <addressOffset>0x3d8</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_216</name>
              <description>PRI_216</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_217</name>
              <description>PRI_217</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_218</name>
              <description>PRI_218</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_219</name>
              <description>PRI_219</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR55</name>
          <displayName>NVIC_IPR55</displayName>
          <description>NVIC_IPR55</description>
          <addressOffset>0x3dc</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_220</name>
              <description>PRI_220</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_221</name>
              <description>PRI_221</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_222</name>
              <description>PRI_222</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_223</name>
              <description>PRI_223</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR56</name>
          <displayName>NVIC_IPR56</displayName>
          <description>NVIC_IPR56</description>
          <addressOffset>0x3e0</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_224</name>
              <description>PRI_224</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_225</name>
              <description>PRI_225</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_226</name>
              <description>PRI_226</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_227</name>
              <description>PRI_227</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR57</name>
          <displayName>NVIC_IPR57</displayName>
          <description>NVIC_IPR57</description>
          <addressOffset>0x3e4</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_228</name>
              <description>PRI_228</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_229</name>
              <description>PRI_229</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_230</name>
              <description>PRI_230</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_231</name>
              <description>PRI_231</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR58</name>
          <displayName>NVIC_IPR58</displayName>
          <description>NVIC_IPR58</description>
          <addressOffset>0x3e8</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_232</name>
              <description>PRI_232</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_233</name>
              <description>PRI_233</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_234</name>
              <description>PRI_234</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_235</name>
              <description>PRI_235</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR59</name>
          <displayName>NVIC_IPR59</displayName>
          <description>NVIC_IPR59</description>
          <addressOffset>0x3ec</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_236</name>
              <description>PRI_236</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_237</name>
              <description>PRI_237</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_238</name>
              <description>PRI_238</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_239</name>
              <description>PRI_239</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR60</name>
          <displayName>NVIC_IPR60</displayName>
          <description>NVIC_IPR60</description>
          <addressOffset>0x3f0</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_240</name>
              <description>PRI_240</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_241</name>
              <description>PRI_241</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_242</name>
              <description>PRI_242</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_243</name>
              <description>PRI_243</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR61</name>
          <displayName>NVIC_IPR61</displayName>
          <description>NVIC_IPR61</description>
          <addressOffset>0x3f4</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_244</name>
              <description>PRI_244</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_245</name>
              <description>PRI_245</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_246</name>
              <description>PRI_246</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_247</name>
              <description>PRI_247</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR62</name>
          <displayName>NVIC_IPR62</displayName>
          <description>NVIC_IPR62</description>
          <addressOffset>0x3f8</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_248</name>
              <description>PRI_248</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_249</name>
              <description>PRI_249</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_250</name>
              <description>PRI_250</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_251</name>
              <description>PRI_251</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR63</name>
          <displayName>NVIC_IPR63</displayName>
          <description>NVIC_IPR63</description>
          <addressOffset>0x3fc</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_252</name>
              <description>PRI_252</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_253</name>
              <description>PRI_253</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_254</name>
              <description>PRI_254</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_255</name>
              <description>PRI_255</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR64</name>
          <displayName>NVIC_IPR64</displayName>
          <description>NVIC_IPR64</description>
          <addressOffset>0x400</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_256</name>
              <description>PRI_256</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_257</name>
              <description>PRI_257</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_258</name>
              <description>PRI_258</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_259</name>
              <description>PRI_259</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR65</name>
          <displayName>NVIC_IPR65</displayName>
          <description>NVIC_IPR65</description>
          <addressOffset>0x404</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_260</name>
              <description>PRI_260</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_261</name>
              <description>PRI_261</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_262</name>
              <description>PRI_262</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_263</name>
              <description>PRI_263</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR66</name>
          <displayName>NVIC_IPR66</displayName>
          <description>NVIC_IPR66</description>
          <addressOffset>0x408</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_264</name>
              <description>PRI_264</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_265</name>
              <description>PRI_265</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_266</name>
              <description>PRI_266</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_267</name>
              <description>PRI_267</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR67</name>
          <displayName>NVIC_IPR67</displayName>
          <description>NVIC_IPR67</description>
          <addressOffset>0x40c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_268</name>
              <description>PRI_268</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_269</name>
              <description>PRI_269</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_270</name>
              <description>PRI_270</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_271</name>
              <description>PRI_271</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR68</name>
          <displayName>NVIC_IPR68</displayName>
          <description>NVIC_IPR68</description>
          <addressOffset>0x410</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_272</name>
              <description>PRI_272</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_273</name>
              <description>PRI_273</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_274</name>
              <description>PRI_274</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_275</name>
              <description>PRI_275</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR69</name>
          <displayName>NVIC_IPR69</displayName>
          <description>NVIC_IPR69</description>
          <addressOffset>0x414</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_276</name>
              <description>PRI_276</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_277</name>
              <description>PRI_277</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_278</name>
              <description>PRI_278</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_279</name>
              <description>PRI_279</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR70</name>
          <displayName>NVIC_IPR70</displayName>
          <description>NVIC_IPR70</description>
          <addressOffset>0x418</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_280</name>
              <description>PRI_280</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_281</name>
              <description>PRI_281</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_282</name>
              <description>PRI_282</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_283</name>
              <description>PRI_283</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR71</name>
          <displayName>NVIC_IPR71</displayName>
          <description>NVIC_IPR71</description>
          <addressOffset>0x41c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_284</name>
              <description>PRI_284</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_285</name>
              <description>PRI_285</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_286</name>
              <description>PRI_286</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_287</name>
              <description>PRI_287</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR72</name>
          <displayName>NVIC_IPR72</displayName>
          <description>NVIC_IPR72</description>
          <addressOffset>0x420</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_288</name>
              <description>PRI_288</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_289</name>
              <description>PRI_289</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_290</name>
              <description>PRI_290</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_291</name>
              <description>PRI_291</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR73</name>
          <displayName>NVIC_IPR73</displayName>
          <description>NVIC_IPR73</description>
          <addressOffset>0x424</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_292</name>
              <description>PRI_292</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_293</name>
              <description>PRI_293</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_294</name>
              <description>PRI_294</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_295</name>
              <description>PRI_295</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR74</name>
          <displayName>NVIC_IPR74</displayName>
          <description>NVIC_IPR74</description>
          <addressOffset>0x428</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_296</name>
              <description>PRI_296</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_297</name>
              <description>PRI_297</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_298</name>
              <description>PRI_298</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_299</name>
              <description>PRI_299</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR75</name>
          <displayName>NVIC_IPR75</displayName>
          <description>NVIC_IPR75</description>
          <addressOffset>0x42c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_300</name>
              <description>PRI_300</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_301</name>
              <description>PRI_301</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_302</name>
              <description>PRI_302</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_303</name>
              <description>PRI_303</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR76</name>
          <displayName>NVIC_IPR76</displayName>
          <description>NVIC_IPR76</description>
          <addressOffset>0x430</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_304</name>
              <description>PRI_304</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_305</name>
              <description>PRI_305</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_306</name>
              <description>PRI_306</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_307</name>
              <description>PRI_307</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR77</name>
          <displayName>NVIC_IPR77</displayName>
          <description>NVIC_IPR77</description>
          <addressOffset>0x434</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_308</name>
              <description>PRI_308</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_309</name>
              <description>PRI_309</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_310</name>
              <description>PRI_310</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_311</name>
              <description>PRI_311</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR78</name>
          <displayName>NVIC_IPR78</displayName>
          <description>NVIC_IPR78</description>
          <addressOffset>0x438</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_312</name>
              <description>PRI_312</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_313</name>
              <description>PRI_313</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_314</name>
              <description>PRI_314</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_315</name>
              <description>PRI_315</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR79</name>
          <displayName>NVIC_IPR79</displayName>
          <description>NVIC_IPR79</description>
          <addressOffset>0x43c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_316</name>
              <description>PRI_316</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_317</name>
              <description>PRI_317</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_318</name>
              <description>PRI_318</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_319</name>
              <description>PRI_319</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR80</name>
          <displayName>NVIC_IPR80</displayName>
          <description>NVIC_IPR80</description>
          <addressOffset>0x440</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_320</name>
              <description>PRI_320</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_321</name>
              <description>PRI_321</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_322</name>
              <description>PRI_322</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_323</name>
              <description>PRI_323</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR81</name>
          <displayName>NVIC_IPR81</displayName>
          <description>NVIC_IPR81</description>
          <addressOffset>0x444</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_324</name>
              <description>PRI_324</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_325</name>
              <description>PRI_325</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_326</name>
              <description>PRI_326</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_327</name>
              <description>PRI_327</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR82</name>
          <displayName>NVIC_IPR82</displayName>
          <description>NVIC_IPR82</description>
          <addressOffset>0x448</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_328</name>
              <description>PRI_328</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_329</name>
              <description>PRI_329</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_330</name>
              <description>PRI_330</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_331</name>
              <description>PRI_331</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR83</name>
          <displayName>NVIC_IPR83</displayName>
          <description>NVIC_IPR83</description>
          <addressOffset>0x44c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_332</name>
              <description>PRI_332</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_333</name>
              <description>PRI_333</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_334</name>
              <description>PRI_334</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_335</name>
              <description>PRI_335</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR84</name>
          <displayName>NVIC_IPR84</displayName>
          <description>NVIC_IPR84</description>
          <addressOffset>0x450</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_336</name>
              <description>PRI_336</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_337</name>
              <description>PRI_337</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_338</name>
              <description>PRI_338</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_339</name>
              <description>PRI_339</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR85</name>
          <displayName>NVIC_IPR85</displayName>
          <description>NVIC_IPR85</description>
          <addressOffset>0x454</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_340</name>
              <description>PRI_340</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_341</name>
              <description>PRI_341</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_342</name>
              <description>PRI_342</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_343</name>
              <description>PRI_343</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR86</name>
          <displayName>NVIC_IPR86</displayName>
          <description>NVIC_IPR86</description>
          <addressOffset>0x458</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_344</name>
              <description>PRI_344</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_345</name>
              <description>PRI_345</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_346</name>
              <description>PRI_346</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_347</name>
              <description>PRI_347</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR87</name>
          <displayName>NVIC_IPR87</displayName>
          <description>NVIC_IPR87</description>
          <addressOffset>0x45c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_348</name>
              <description>PRI_348</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_349</name>
              <description>PRI_349</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_350</name>
              <description>PRI_350</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_351</name>
              <description>PRI_351</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR88</name>
          <displayName>NVIC_IPR88</displayName>
          <description>NVIC_IPR88</description>
          <addressOffset>0x460</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_352</name>
              <description>PRI_352</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_353</name>
              <description>PRI_353</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_354</name>
              <description>PRI_354</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_355</name>
              <description>PRI_355</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR89</name>
          <displayName>NVIC_IPR89</displayName>
          <description>NVIC_IPR89</description>
          <addressOffset>0x464</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_356</name>
              <description>PRI_356</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_357</name>
              <description>PRI_357</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_358</name>
              <description>PRI_358</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_359</name>
              <description>PRI_359</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR90</name>
          <displayName>NVIC_IPR90</displayName>
          <description>NVIC_IPR90</description>
          <addressOffset>0x468</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_360</name>
              <description>PRI_360</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_361</name>
              <description>PRI_361</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_362</name>
              <description>PRI_362</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_363</name>
              <description>PRI_363</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR91</name>
          <displayName>NVIC_IPR91</displayName>
          <description>NVIC_IPR91</description>
          <addressOffset>0x46c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_364</name>
              <description>PRI_364</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_365</name>
              <description>PRI_365</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_366</name>
              <description>PRI_366</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_367</name>
              <description>PRI_367</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR92</name>
          <displayName>NVIC_IPR92</displayName>
          <description>NVIC_IPR92</description>
          <addressOffset>0x470</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_368</name>
              <description>PRI_368</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_369</name>
              <description>PRI_369</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_370</name>
              <description>PRI_370</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_371</name>
              <description>PRI_371</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR93</name>
          <displayName>NVIC_IPR93</displayName>
          <description>NVIC_IPR93</description>
          <addressOffset>0x474</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_372</name>
              <description>PRI_372</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_373</name>
              <description>PRI_373</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_374</name>
              <description>PRI_374</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_375</name>
              <description>PRI_375</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR94</name>
          <displayName>NVIC_IPR94</displayName>
          <description>NVIC_IPR94</description>
          <addressOffset>0x478</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_376</name>
              <description>PRI_376</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_377</name>
              <description>PRI_377</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_378</name>
              <description>PRI_378</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_379</name>
              <description>PRI_379</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR95</name>
          <displayName>NVIC_IPR95</displayName>
          <description>NVIC_IPR95</description>
          <addressOffset>0x47c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_380</name>
              <description>PRI_380</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_381</name>
              <description>PRI_381</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_382</name>
              <description>PRI_382</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_383</name>
              <description>PRI_383</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR96</name>
          <displayName>NVIC_IPR96</displayName>
          <description>NVIC_IPR96</description>
          <addressOffset>0x480</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_384</name>
              <description>PRI_384</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_385</name>
              <description>PRI_385</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_386</name>
              <description>PRI_386</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_387</name>
              <description>PRI_387</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR97</name>
          <displayName>NVIC_IPR97</displayName>
          <description>NVIC_IPR97</description>
          <addressOffset>0x484</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_388</name>
              <description>PRI_388</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_389</name>
              <description>PRI_389</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_390</name>
              <description>PRI_390</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_391</name>
              <description>PRI_391</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR98</name>
          <displayName>NVIC_IPR98</displayName>
          <description>NVIC_IPR98</description>
          <addressOffset>0x488</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_392</name>
              <description>PRI_392</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_393</name>
              <description>PRI_393</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_394</name>
              <description>PRI_394</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_395</name>
              <description>PRI_395</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR99</name>
          <displayName>NVIC_IPR99</displayName>
          <description>NVIC_IPR99</description>
          <addressOffset>0x48c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_396</name>
              <description>PRI_396</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_397</name>
              <description>PRI_397</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_398</name>
              <description>PRI_398</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_399</name>
              <description>PRI_399</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR100</name>
          <displayName>NVIC_IPR100</displayName>
          <description>NVIC_IPR100</description>
          <addressOffset>0x490</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_400</name>
              <description>PRI_400</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_401</name>
              <description>PRI_401</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_402</name>
              <description>PRI_402</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_403</name>
              <description>PRI_403</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR101</name>
          <displayName>NVIC_IPR101</displayName>
          <description>NVIC_IPR101</description>
          <addressOffset>0x494</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_404</name>
              <description>PRI_404</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_405</name>
              <description>PRI_405</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_406</name>
              <description>PRI_406</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_407</name>
              <description>PRI_407</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR102</name>
          <displayName>NVIC_IPR102</displayName>
          <description>NVIC_IPR102</description>
          <addressOffset>0x498</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_408</name>
              <description>PRI_408</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_409</name>
              <description>PRI_409</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_410</name>
              <description>PRI_410</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_411</name>
              <description>PRI_411</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR103</name>
          <displayName>NVIC_IPR103</displayName>
          <description>NVIC_IPR103</description>
          <addressOffset>0x49c</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_412</name>
              <description>PRI_412</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_413</name>
              <description>PRI_413</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_414</name>
              <description>PRI_414</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_415</name>
              <description>PRI_415</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR104</name>
          <displayName>NVIC_IPR104</displayName>
          <description>NVIC_IPR104</description>
          <addressOffset>0x4a0</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_416</name>
              <description>PRI_416</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_417</name>
              <description>PRI_417</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_418</name>
              <description>PRI_418</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_419</name>
              <description>PRI_419</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR105</name>
          <displayName>NVIC_IPR105</displayName>
          <description>NVIC_IPR105</description>
          <addressOffset>0x4a4</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_420</name>
              <description>PRI_420</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_421</name>
              <description>PRI_421</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_422</name>
              <description>PRI_422</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_423</name>
              <description>PRI_423</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR106</name>
          <displayName>NVIC_IPR106</displayName>
          <description>NVIC_IPR106</description>
          <addressOffset>0x4a8</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_424</name>
              <description>PRI_424</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_425</name>
              <description>PRI_425</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_426</name>
              <description>PRI_426</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_427</name>
              <description>PRI_427</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR107</name>
          <displayName>NVIC_IPR107</displayName>
          <description>NVIC_IPR107</description>
          <addressOffset>0x4ac</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_428</name>
              <description>PRI_428</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_429</name>
              <description>PRI_429</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_430</name>
              <description>PRI_430</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_431</name>
              <description>PRI_431</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR108</name>
          <displayName>NVIC_IPR108</displayName>
          <description>NVIC_IPR108</description>
          <addressOffset>0x4b0</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_432</name>
              <description>PRI_432</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_433</name>
              <description>PRI_433</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_434</name>
              <description>PRI_434</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_435</name>
              <description>PRI_435</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR109</name>
          <displayName>NVIC_IPR109</displayName>
          <description>NVIC_IPR109</description>
          <addressOffset>0x4b4</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_436</name>
              <description>PRI_436</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_437</name>
              <description>PRI_437</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_438</name>
              <description>PRI_438</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_439</name>
              <description>PRI_439</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR110</name>
          <displayName>NVIC_IPR110</displayName>
          <description>NVIC_IPR110</description>
          <addressOffset>0x4b8</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_440</name>
              <description>PRI_440</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_441</name>
              <description>PRI_441</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_442</name>
              <description>PRI_442</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_443</name>
              <description>PRI_443</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR111</name>
          <displayName>NVIC_IPR111</displayName>
          <description>NVIC_IPR111</description>
          <addressOffset>0x4bc</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_444</name>
              <description>PRI_444</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_445</name>
              <description>PRI_445</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_446</name>
              <description>PRI_446</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_447</name>
              <description>PRI_447</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR112</name>
          <displayName>NVIC_IPR112</displayName>
          <description>NVIC_IPR112</description>
          <addressOffset>0x4c0</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_448</name>
              <description>PRI_448</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_449</name>
              <description>PRI_449</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_450</name>
              <description>PRI_450</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_451</name>
              <description>PRI_451</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR113</name>
          <displayName>NVIC_IPR113</displayName>
          <description>NVIC_IPR113</description>
          <addressOffset>0x4c4</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_452</name>
              <description>PRI_452</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_453</name>
              <description>PRI_453</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_454</name>
              <description>PRI_454</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_455</name>
              <description>PRI_455</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR114</name>
          <displayName>NVIC_IPR114</displayName>
          <description>NVIC_IPR114</description>
          <addressOffset>0x4c8</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_456</name>
              <description>PRI_456</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_457</name>
              <description>PRI_457</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_458</name>
              <description>PRI_458</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_459</name>
              <description>PRI_459</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR115</name>
          <displayName>NVIC_IPR115</displayName>
          <description>NVIC_IPR115</description>
          <addressOffset>0x4cc</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_460</name>
              <description>PRI_460</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_461</name>
              <description>PRI_461</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_462</name>
              <description>PRI_462</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_463</name>
              <description>PRI_463</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR116</name>
          <displayName>NVIC_IPR116</displayName>
          <description>NVIC_IPR116</description>
          <addressOffset>0x4d0</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_464</name>
              <description>PRI_464</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_465</name>
              <description>PRI_465</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_466</name>
              <description>PRI_466</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_467</name>
              <description>PRI_467</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR117</name>
          <displayName>NVIC_IPR117</displayName>
          <description>NVIC_IPR117</description>
          <addressOffset>0x4d4</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_468</name>
              <description>PRI_468</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_469</name>
              <description>PRI_469</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_470</name>
              <description>PRI_470</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_471</name>
              <description>PRI_471</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR118</name>
          <displayName>NVIC_IPR118</displayName>
          <description>NVIC_IPR118</description>
          <addressOffset>0x4d8</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_472</name>
              <description>PRI_472</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_473</name>
              <description>PRI_473</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_474</name>
              <description>PRI_474</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_475</name>
              <description>PRI_475</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>NVIC_IPR119</name>
          <displayName>NVIC_IPR119</displayName>
          <description>NVIC_IPR119</description>
          <addressOffset>0x4dc</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PRI_476</name>
              <description>PRI_476</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PRI_477</name>
              <description>PRI_477</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>PRI_478</name>
              <description>PRI_478</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>PRI_479</name>
              <description>PRI_479</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--
    <peripheral>
      <name>SCB_REVIDR</name>
      <description>REVIDR of System control block</description>
      <groupName>SYS_SCB</groupName>
      <baseAddress>0xE000ECFC</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x04</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>REVIDR</name>
          <displayName>REVIDR</displayName>
          <description>Revision ID register</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <access>read-only</access>
        </register>
      </registers>
    </peripheral>
    -->
    <peripheral>
      <name>SYS_SCB</name>
      <description>System control block</description>
      <groupName>SYS_SCB</groupName>
      <baseAddress>0xE000ED00</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x90</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>CPUID</name>
          <displayName>CPUID</displayName>
          <description>CPUID base register</description>
          <addressOffset>0x0</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>Revision</name>
              <description>Revision number</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>PartNo</name>
              <description>Part number of the processor</description>
              <bitOffset>4</bitOffset>
              <bitWidth>12</bitWidth>
            </field>
            <field>
              <name>Architecture</name>
              <description>Reads as 0b1111, Armv8.1-M with Main Extension</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Variant</name>
              <description>Variant number</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Implementer</name>
              <description>Implementer code</description>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ICSR</name>
          <displayName>ICSR</displayName>
          <description>Interrupt control and state register</description>
          <addressOffset>0x4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>VECTACTIVE</name>
              <description>Active vector</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
            <field>
              <name>RETTOBASE</name>
              <description>Return to base level</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>VECTPENDING</name>
              <description>Pending vector</description>
              <bitOffset>12</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>ISRPENDING</name>
              <description>Interrupt pending flag</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PENDSTCLR</name>
              <description>SysTick exception clear-pending bit</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PENDSTSET</name>
              <description>SysTick exception set-pending bit</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PENDSVCLR</name>
              <description>PendSV clear-pending bit</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PENDSVSET</name>
              <description>PendSV set-pending bit</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>NMIPENDSET</name>
              <description>NMI set-pending bit.</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>VTOR</name>
          <displayName>VTOR</displayName>
          <description>Vector table offset register</description>
          <addressOffset>0x8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>TBLOFF</name>
              <description>Vector table base offset field</description>
              <bitOffset>9</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>AIRCR</name>
          <displayName>AIRCR</displayName>
          <description>Application interrupt and reset control register</description>
          <addressOffset>0xC</addressOffset>
          <size>0x20</size>
          <resetValue>0xFA050000</resetValue>
          <resetMask>0xFFFF0FFF</resetMask>
          <access>read-write</access>
          <fields>
            <field>
              <name>RES0</name>
              <description>Reserved_</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>VECTCLRACTIVE</name>
              <description>VECTCLRACTIVE</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>SYSRESETREQ</name>
              <description>SYSRESETREQ</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PRIGROUP</name>
              <description>PRIGROUP</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ENDIANESS</name>
              <description>ENDIANESS</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>VECTKEYSTAT</name>
              <description>Write 0x5FA to VECTKEY, otherwise the write is ignored.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>SCR</name>
          <displayName>SCR</displayName>
          <description>System control register</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SLEEPONEXIT</name>
              <description>SLEEPONEXIT</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SLEEPDEEP</name>
              <description>SLEEPDEEP</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SEVEONPEND</name>
              <description>Send Event on Pending bit</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>CCR</name>
          <displayName>CCR</displayName>
          <description>Configuration and control register</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000201</resetValue>
          <fields>
            <field>
              <name>NONBASETHRDENA</name>
              <description>Configures how the processor enters
              Thread mode</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>USERSETMPEND</name>
              <description>USERSETMPEND</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UNALIGN_TRP</name>
              <description>UNALIGN_TRP</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DIV_0_TRP</name>
              <description>DIV_0_TRP</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BFHFNMIGN</name>
              <description>BFHFNMIGN</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>STKOFHFNMIGN</name>
              <description>STKOFHFNMIGN</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DC</name>
              <description>Data cache enable</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IC</name>
              <description>Instruction cache enable</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BP</name>
              <description>Branch prediction enable</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>LOB</name>
              <description>Loop and branch info cache enable</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TRD</name>
              <description>Thread reentrancy disabled</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>SHPR1</name>
          <displayName>SHPR1</displayName>
          <description>System handler priority
          registers</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>PRI_4</name>
              <description>Priority of system handler
              4</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>PRI_5</name>
              <description>Priority of system handler
              5</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>PRI_6</name>
              <description>Priority of system handler
              6</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>SHPR2</name>
          <displayName>SHPR2</displayName>
          <description>System handler priority
          registers</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>PRI_11</name>
              <description>Priority of system handler
              11</description>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>SHPR3</name>
          <displayName>SHPR3</displayName>
          <description>System handler priority
          registers</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>PRI_14</name>
              <description>Priority of system handler
              14</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>PRI_15</name>
              <description>Priority of system handler
              15</description>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>SHCSR</name>
          <displayName>SHCSR</displayName>
          <description>System handler control and state
          register</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>MEMFAULTACT</name>
              <description>Memory management fault exception active
              bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BUSFAULTACT</name>
              <description>Bus fault exception active
              bit</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>USGFAULTACT</name>
              <description>Usage fault exception active
              bit</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SVCALLACT</name>
              <description>SVC call active bit</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MONITORACT</name>
              <description>Debug monitor active bit</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PENDSVACT</name>
              <description>PendSV exception active
              bit</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SYSTICKACT</name>
              <description>SysTick exception active
              bit</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>USGFAULTPENDED</name>
              <description>Usage fault exception pending bit</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MEMFAULTPENDED</name>
              <description>Memory management fault exception
              pending bit</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BUSFAULTPENDED</name>
              <description>Bus fault exception pending bit</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SVCALLPENDED</name>
              <description>SVC call pending bit</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MEMFAULTENA</name>
              <description>Memory management fault enable bit</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BUSFAULTENA</name>
              <description>Bus fault enable bit</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>USGFAULTENA</name>
              <description>Usage fault enable bit</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UFSR</name>
          <displayName>UFSR</displayName>
          <description>UsageFault Status Register</description>
          <addressOffset>0x2A</addressOffset>
          <size>0x10</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>UNDEFINSTR</name>
              <description>UNDEFINSTR</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>INVSTATE</name>
              <description>INVSTATE</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>INVPC</name>
              <description>INVPC</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>NOCP</name>
              <description>NOCP</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>STKOF</name>
              <description>STKOF</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UNALIGNED</name>
              <description>UNALIGNED</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DIVBYZERO</name>
              <description>DIVBYZERO</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>BFSR</name>
          <displayName>BFSR</displayName>
          <description>BusFault Status Register</description>
          <addressOffset>0x29</addressOffset>
          <size>0x08</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>IBUSERR</name>
              <description>Instruction bus error</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PRECISERR</name>
              <description>Precise data bus error</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UNSTKERR</name>
              <description>BusFault on unstacking for a return from exception</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>STKERR</name>
              <description>BusFault on stacking for exception entry</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>LSPERR</name>
              <description>LSPERR_</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BFARVALID</name>
              <description>BusFault Address Register (BFAR) valid flag</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>MMFSR</name>
          <displayName>MMFSR</displayName>
          <description>MemManage Fault Status Register</description>
          <addressOffset>0x28</addressOffset>
          <size>0x08</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>IACCVIOL</name>
              <description>IACCVIOL</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DACCVIOL</name>
              <description>DACCVIOL</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MUNSTKERR</name>
              <description>MUNSTKERR</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MSTKERR</name>
              <description>MSTKERR</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MLSPERR</name>
              <description>MLSPERR</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MMARVALID</name>
              <description>MMARVALID</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>HFSR</name>
          <displayName>HFSR</displayName>
          <description>Hard fault status register</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>VECTTBL</name>
              <description>Vector table hard fault</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FORCED</name>
              <description>Forced hard fault</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DEBUG_VT</name>
              <description>Reserved for Debug use</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DFSR</name>
          <displayName>DFSR</displayName>
          <description>Debug Fault Status Register</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>MMFAR</name>
          <displayName>MMFAR</displayName>
          <description>Memory management fault address register</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>BFAR</name>
          <displayName>BFAR</displayName>
          <description>Bus fault address register</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>AFSR</name>
          <displayName>AFSR</displayName>
          <description>Auxiliary fault status register</description>
          <addressOffset>0x3C</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          
          <fields>
            <field>
              <name>IITCM</name>
              <description>Imprecise fault on ITCM interface</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IDTCM</name>
              <description>Imprecise fault on DTCM interface</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IPAHB</name>
              <description>Imprecise fault on P-AHB interface</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IMAXI</name>
              <description>Imprecise fault on M-AXI interface</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IEPPB</name>
              <description>Imprecise fault on EPPB interface</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IMAXITYPE</name>
              <description>AXI response that caused the imprecise fault. Only valid when AFSR.IMAXI is 1</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IECC</name>
              <description>Imprecise fault that is caused by uncorrectable ECC error</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IPOISON</name>
              <description>Imprecise BusFault because of RPOISON</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PITCM</name>
              <description>Precise fault on ITCM interface</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PDTCM</name>
              <description>Precise fault on DTCM interface</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PPAHB</name>
              <description>Precise fault on P-PAHB interface</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PMAXI</name>
              <description>Precise fault on M-AXI interface</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PEPPB</name>
              <description>Precise fault on External Private Peripheral Bus (EPPB) interfacee</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PIPPB</name>
              <description>Precise fault on Internal Private Peripheral Bus (IPPB) interface</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PMAXITYPE</name>
              <description>AXI response that caused the precise fault. Only valid when AFSR.PMAXI is 1</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PECC</name>
              <description>Precise fault that is caused by uncorrectable ECC error</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PTGU</name>
              <description>Precise fault that is caused by TGU security violation</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PPOISON</name>
              <description>Precise fault that is caused by RPOISON or TEBRx.POISON</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FITCM</name>
              <description>Fetch fault on Instruction Tightly Coupled Memory (ITCM) interface</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FMAXI</name>
              <description>Fetch fault on Manager AXI (M-AXI) interface</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FMAXITYPE</name>
              <description>AXI response that caused the fetch fault. Only valid when AFSR.FMAXI is 1</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FECC</name>
              <description>Fetch fault that is caused by uncorrectable Error Correcting Code (ECC) error</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FTGU</name>
              <description>Fetch fault that is caused by TCM Gate Unit (TGU) security violation</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FPOISON</name>
              <description>Fetch fault that is caused by RPOISON or TEBRx.POISON</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ID_PFR0</name>
          <displayName>ID_PFR0</displayName>
          <description>Processor Feature Register 0</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x20000030</resetValue>
          <fields>
            <field>
              <name>State0</name>
              <description>A32 instruction set support</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>State1</name>
              <description>T32 instruction set support</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>RAS</name>
              <description>Identifies which version of the RAS architecture is implemented</description>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ID_PFR1</name>
          <displayName>ID_PFR1</displayName>
          <description>Processor Feature Register 1</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x00000200</resetValue>
          <resetMask>0xFFFFFF0F</resetMask> 
          <fields>
            <field>
              <name>Security</name>
              <description>0b0000 is Security. Identifies whether the Security Extension in implemented</description>
              <bitRange>[7:4]</bitRange>
            </field>
            <field>
              <name>MProgMod</name>
              <description>0b0010 is M-profile programmers model. Identifies support for the M-profile programmers model</description>
              <bitRange>[11:8]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ID_DFR0</name>
          <displayName>ID_DFR0</displayName>
          <description>Debug Feature Register 0</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>MProfDbg</name>
              <description>MProfDbg</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>UDE </name>
              <description>UDE</description>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ID_AFR0</name>
          <displayName>ID_AFR0</displayName>
          <description>Auxiliary Feature Register 0</description>
          <addressOffset>0x4C</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x0000000</resetValue>
        </register>
        <register>
          <name>ID_MMFR0</name>
          <displayName>ID_MMFR0</displayName>
          <description>Memory Model Feature Register 0</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x00111040</resetValue>
        </register>
        <register>
          <name>ID_MMFR1</name>
          <displayName>ID_MMFR1</displayName>
          <description>Memory Model Feature Register 1</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>ID_MMFR2</name>
          <displayName>ID_MMFR2</displayName>
          <description>Memory Model Feature Register 2</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x01000000</resetValue>
        </register>
        <register>
          <name>ID_MMFR3</name>
          <displayName>ID_MMFR3</displayName>
          <description>Memory Model Feature Register 3</description>
          <addressOffset>0x5C</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x00000011</resetValue>
        </register>
        <register>
          <name>ID_ISAR0</name>
          <displayName>ID_ISAR0</displayName>
          <description>Instruction Set Attribute Register 0</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x01103110</resetValue>
        </register>
        <register>
          <name>ID_ISAR1</name>
          <displayName>ID_ISAR1</displayName>
          <description>Instruction Set Attribute Register 1</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x02212000</resetValue>
        </register>
        <register>
          <name>ID_ISAR2</name>
          <displayName>ID_ISAR2</displayName>
          <description>Instruction Set Attribute Register 2</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x20232232</resetValue>
        </register>
        <register>
          <name>ID_ISAR3</name>
          <displayName>ID_ISAR3</displayName>
          <description>Instruction Set Attribute Register 3</description>
          <addressOffset>0x6C</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x01111131</resetValue>
        </register>
        <register>
          <name>ID_ISAR4</name>
          <displayName>ID_ISAR4</displayName>
          <description>Instruction Set Attribute Register 4</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x01310132</resetValue>
        </register>
        <register>
          <name>ID_ISAR5</name>
          <displayName>ID_ISAR5</displayName>
          <description>Instruction Set Attribute Register 5</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>CLIDR</name>
          <displayName>CLIDR</displayName>
          <description>Cache Level ID Register</description>
          <addressOffset>0x78</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>Ctype1</name>
              <description>Level 1 (L1) cache type:
[0b000] Caches are not implemented.
[0b001] Only instruction cache is implemented.
[0b010] Only data cache is implemented.
[0b011] Both data cache and instruction cache are implemented</description>
              <bitRange>[2:0]</bitRange>
            </field>
            <field>
              <name>LoUIS</name>
              <description>Level of Unification Inner Shareable:
[0b000] Caches are not implemented.
[0b001] L1 data cache or instruction cache is implemented.</description>
              <bitRange>[23:21]</bitRange>
            </field>
            <field>
              <name>LoC</name>
              <description>Level of Coherency:
[0b000] Caches are not implemented.
[0b001] L1 data cache or instruction cache is implemented.</description>
              <bitRange>[26:24]</bitRange>
            </field>
            <field>
              <name>LoUU</name>
              <description>Level of Unification Uniprocessor:
[0b000] Caches are not implemented.
[0b001] Level 1 (L1) data cache or instruction cache is implemented.</description>
              <bitRange>[29:27]</bitRange>
            </field>
            <field>
              <name>ICB</name>
              <description>Inner cache boundary:
[0b00] Not disclosed in this mechanism</description>
              <bitRange>[31:30]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>CTR</name>
          <displayName>CTR</displayName>
          <description>Cache Type Register</description>
          <addressOffset>0x7C</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>CSSIDR</name>
          <displayName>CSSIDR</displayName>
          <description>Current Cache Size ID Register</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>LineSize</name>
              <description>Indicates the number of words in each cache line. 0b1 Represents 32 bytes</description>
              <bitRange>[2:0]</bitRange>
            </field>
            <field>
              <name>Assoc</name>
              <description>Indicates associativity:
When CSSELR.InD=1 (L1 instruction cache):
[0x1] 2-way set associative instruction cache.
When CSSELR.InD=0 (L1 data cache):
[0x3] 4-way set associative data cache</description>
              <bitRange>[12:3]</bitRange>
            </field>
            <field>
              <name>NumSet</name>
              <description>Indicates the number of sets. Cache-size dependent.</description>
              <bitRange>[27:13]</bitRange>
            </field>
            <field>
              <name>WA</name>
              <description>Indicates support available for write allocation:
[0b1] Write allocation support available.</description>
              <bitRange>[28:28]</bitRange>
            </field>
            <field>
              <name>RA</name>
              <description>Indicates support available for read allocation:
[0b1] Read allocation support available</description>
              <bitRange>[29:29]</bitRange>
            </field>
            <field>
              <name>WB</name>
              <description>Indicates support available for Write-Back:
[0b1] Write-Back support available</description>
              <bitRange>[30:30]</bitRange>
            </field>
            <field>
              <name>WT</name>
              <description>Indicates support available for Write-Through:
[0b1] Write-Through support available</description>
              <bitRange>[31:31]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>CSSELR</name>
          <displayName>CSSELR</displayName>
          <description>Cache Size Selection Register</description>
          <addressOffset>0x84</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000000</resetValue>
          <access>read-write</access>
          <fields>
            <field>
              <name>InD</name>
              <description>Selects either L1 instruction or data cache:
[0x0] L1 cache</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>Level</name>
              <description>Identifies which cache level to select:
[0] L1 data cache.
[1] L1 instruction cache.</description>
              <bitRange>[3:1]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CPACR</name>
          <displayName>CPACR</displayName>
          <description>Coprocessor access control register</description>
          <addressOffset>0x88</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>CP10</name>
              <description>CP10</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>CP11</name>
              <description>CP11</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>NSACR</name>
          <displayName>NSACR</displayName>
          <description>Non-secure Access Control Register</description>
          <addressOffset>0x8C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS_DCB</name>
      <description>SYS_DCB</description>
      <groupName>SYS_DCB</groupName>
      <baseAddress>0xE000EDF0</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1C</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>DHCSR</name>
          <displayName>DHCSR</displayName>
          <description>Debug Halting Control and Status Register. 
Software must write 0xA05F to this field to enable write accesses to bits [15:0], otherwise the processor ignores the write access.</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>S_RESTART_ST</name>
              <description>CoreDebug S_RESTART_ST</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>S_RESET_ST</name>
              <description>CoreDebug S_RESET_ST</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>S_RETIRE_ST</name>
              <description>CoreDebug S_RETIRE_ST</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>S_FPD</name>
              <description>CoreDebug S_FPD</description>
              <bitRange>[23:23]</bitRange>
            </field>
            <field>
              <name>S_SUIDE</name>
              <description>CoreDebug S_SUIDE</description>
              <bitRange>[22:22]</bitRange>
            </field>
            <field>
              <name>S_NSUIDE</name>
              <description>CoreDebug S_NSUIDE</description>
              <bitRange>[21:21]</bitRange>
            </field>
            <field>
              <name>S_SDE</name>
              <description>CoreDebug S_SDE</description>
              <bitRange>[20:20]</bitRange>
            </field>
            <field>
              <name>S_LOCKUP</name>
              <description>CoreDebug S_LOCKUP</description>
              <bitRange>[19:19]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>S_SLEEP</name>
              <description>CoreDebug S_SLEEP</description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>S_HALT</name>
              <description>CoreDebug S_HALT</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>S_REGRDY</name>
              <description>CoreDebug S_REGRDY</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>C_PMOV</name>
              <description>CoreDebug C_PMOV</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>C_SNAPSTALL</name>
              <description>CoreDebug C_SNAPSTALL</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>C_MASKINTS</name>
              <description>CoreDebug C_MASKINTS</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>C_STEP</name>
              <description>CoreDebug C_STEP</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>C_HALT</name>
              <description>CoreDebug C_HALT</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>C_DEBUGEN</name>
              <description>CoreDebug C_DEBUGEN</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DCRSR</name>
          <displayName>DCRSR</displayName>
          <description>Debug Core Register Selector Register</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REGWnR</name>
              <description>CoreDebug REGWnR</description>
              <bitRange>[16:16]</bitRange>
            </field>
            <field>
              <name>REGSEL</name>
              <description>CoreDebug REGSEL</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DCRDR</name>
          <displayName>DCRDR</displayName>
          <description>Debug Core Register Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>DBGTMP</name>
              <description>CoreDebug Data temporary buffer</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DEMCR</name>
          <displayName>DEMCR</displayName>
          <description>Debug Exception and Monitor Control Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>TRCENA</name>
              <description>CoreDebug TRCENA</description>
              <bitRange>[24:24]</bitRange>
            </field>
            <field>
              <name>MONPRKEY</name>
              <description>CoreDebug MONPRKEY</description>
              <bitRange>[23:23]</bitRange>
            </field>
            <field>
              <name>UMON_EN</name>
              <description>CoreDebug UMON_EN</description>
              <bitRange>[21:21]</bitRange>
            </field>
            <field>
              <name>SDME</name>
              <description>CoreDebug SDME</description>
              <bitRange>[20:20]</bitRange>
            </field>
            <field>
              <name>MON_REQ</name>
              <description>CoreDebug MON_REQ</description>
              <bitRange>[19:19]</bitRange>
            </field>
            <field>
              <name>MON_STEP</name>
              <description>CoreDebug MON_STEP</description>
              <bitRange>[18:18]</bitRange>
            </field>
            <field>
              <name>MON_PEND</name>
              <description>CoreDebug MON_PEND</description>
              <bitRange>[17:17]</bitRange>
            </field>
            <field>
              <name>MON_EN</name>
              <description>CoreDebug MON_EN</description>
              <bitRange>[16:16]</bitRange>
            </field>
            <field>
              <name>VC_SFERR</name>
              <description>CoreDebug VC_SFERR</description>
              <bitRange>[11:11]</bitRange>
            </field>
            <field>
              <name>VC_HARDERR</name>
              <description>CoreDebug VC_HARDERR</description>
              <bitRange>[10:10]</bitRange>
            </field>
            <field>
              <name>VC_INTERR</name>
              <description>CoreDebug VC_INTERR</description>
              <bitRange>[9:9]</bitRange>
            </field>
            <field>
              <name>VC_BUSERR</name>
              <description>CoreDebug VC_BUSERR</description>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>VC_STATERR</name>
              <description>CoreDebug VC_STATERR</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>VC_CHKERR</name>
              <description>CoreDebug VC_CHKERR</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>VC_NOCPERR</name>
              <description>CoreDebug VC_NOCPERR</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>VC_MMERR</name>
              <description>CoreDebug VC_MMERR</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>VC_CORERESET</name>
              <description>CoreDebug VC_CORERESET</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DSCEMCR</name>
          <displayName>DSCEMCR</displayName>
          <description>Debug Set Clear Exception and Monitor Control Register</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CLR_MON_REQ</name>
              <description>CoreDebug CLR_MON_REQ</description>
              <bitRange>[19:19]</bitRange>
            </field>
            <field>
              <name>CLR_MON_PEND</name>
              <description>CoreDebug CLR_MON_PEND</description>
              <bitRange>[17:17]</bitRange>
            </field>
            <field>
              <name>SET_MON_REQ</name>
              <description>CoreDebug SET_MON_REQ</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>SET_MON_PEND</name>
              <description>CoreDebug SET_MON_PEND</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DAUTHCTRL</name>
          <displayName>DAUTHCTRL</displayName>
          <description>Debug Authentication Control Register</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>UIDEN</name>
              <description>CoreDebug UIDEN</description>
              <bitRange>[10:10]</bitRange>
            </field>
            <field>
              <name>UIDAPEN</name>
              <description>CoreDebug UIDAPEN</description>
              <bitRange>[9:9]</bitRange>
            </field>
            <field>
              <name>FSDMA</name>
              <description>CoreDebug FSDMA</description>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>INTSPNIDEN</name>
              <description>CoreDebug INTSPNIDEN</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>SPNIDENSEL</name>
              <description>CoreDebug SPNIDENSEL</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>INTSPIDEN</name>
              <description>CoreDebug INTSPIDEN</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>SPIDENSEL</name>
              <description>CoreDebug SPIDENSEL</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DSCSR</name>
          <displayName>DSCSR</displayName>
          <description>Debug Security Control and Status Register</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>CDSKEY</name>
              <description>CoreDebug CDSKEY</description>
              <bitRange>[17:17]</bitRange>
            </field>
            <field>
              <name>CDS</name>
              <description>CoreDebug CDS</description>
              <bitRange>[16:16]</bitRange>
            </field>
            <field>
              <name>SBRSEL</name>
              <description>CoreDebug SBRSEL</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>SBRSELEN</name>
              <description>CoreDebug SBRSELEN</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS_FPU</name>
      <description>Floating-Point Context Control Register</description>
      <groupName>SYS_FPU</groupName>
      <baseAddress>0xE000EF30</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1C</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>FPCCR</name>
          <displayName>FPCCR</displayName>
          <description>Floating-point Context Control Register</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0xC0000004</resetValue>
          <fields>
            <field>
              <name>LSPACT</name>
              <description>Lazy state preservation active. Indicates whether lazy preservation of the floating-point state is active.
The possible values of this bit are:
[0] Lazy state preservation is not active.
[1] Lazy state preservation is active.</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>USER</name>
              <description>Indicates the privilege level of the software executing, when the processor allocated the floating point stack.
The possible values of this bit are:
[0] Privileged level.
[1] Unprivileged level</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>S</name>
              <description>RAZ/WI</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>THREAD</name>
              <description>Thread mode. Indicates the processor mode when it allocated the floating-point stack frame.
The possible values of this bit are:
[0] Handler mode.
[1] Thread mode.</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>HFRDY</name>
              <description>HardFault ready. Indicates whether the software executing when the processor allocated the floating-point
stack frame was able to set the HardFault exception to pending.
The possible values of this bit are:
[0] Not able to set the HardFault exception to pending.
[1] Able to set the HardFault exception to pending.</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>MMRDY</name>
              <description>MemManage ready. Indicates whether the software executing when the processor allocated the floating-point
stack frame was able to set the MemManage exception to pending.
The possible values of this bit are:
0 Not able to set the MemManage exception to pending.
1 Able to set the MemManage exception to pending.</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>BFRDY</name>
              <description>BusFault ready. Indicates whether the software executing when the processor allocated the floating-point
stack frame was able to set the BusFault exception to pending.
The possible values of this bit are:
0 Not able to set the BusFault exception to pending.
1 Able to set the BusFault exception to pending.</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>SFRDY</name>
              <description>RAZ/WI.</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>MONRDY</name>
              <description>DebugMonitor ready. Indicates whether the software executing when the processor allocated the floatingpoint stack frame was able to set the DebugMonitor exception to pending.
The possible values of this bit are:
[0] Not able to set the DebugMonitor exception to pending.
[1] Able to set the DebugMonitor exception to pending.</description>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>SPLIMVIOL</name>
              <description>Stack pointer limit violation. This bit indicates whether the floating-point context violates the stack pointer
limit that was active when lazy state preservation was activated. SPLIMVIOL modifies the lazy floatingpoint state preservation behavior.
The possible values of this bit are:
[0] The existing behavior is retained.
[1] The memory accesses associated with the floating-point state preservation are not performed.</description>
              <bitRange>[9:9]</bitRange>
            </field>
            <field>
              <name>UFRDY</name>
              <description>UsageFault ready. Indicates whether the software executing when the processor allocated the floating-point
stack frame was able to set the UsageFault exception to pending.
The possible values of this bit are:
[0] Not able to set the UsageFault exception to pending.
[1] Able to set the UsageFault exception to pending.</description>
              <bitRange>[10:10]</bitRange>
            </field>
            <field>
              <name>TS</name>
              <description>RAZ/WI.</description>
              <bitRange>[26:26]</bitRange>
            </field>
            <field>
              <name>CLRONRETS</name>
              <description>RAZ/WI.</description>
              <bitRange>[27:27]</bitRange>
            </field>
            <field>
              <name>CLRONRET</name>
              <description>Clear on return. Clear floating-point caller saved registers on exception return.
The possible values of this bit are:
[0] Disabled.
[1] Enabled.</description>
              <bitRange>[28:28]</bitRange>
            </field>
            <field>
              <name>LSPENS</name>
              <description>RAZ/WI.</description>
              <bitRange>[29:29]</bitRange>
            </field>
            <field>
              <name>LSPEN</name>
              <description>Automatic state preservation enable. Enables lazy context save of floating-point state. The possible values of
this bit are:
[0] Disable automatic lazy context save.
[1] Enable automatic lazy state preservation for floating-point context.</description>
              <bitRange>[30:30]</bitRange>
            </field>
            <field>
              <name>ASPEN</name>
              <description>Automatic state preservation enable. Enables CONTROL.FPCA setting on execution of a floating-point
instruction. This results in automatic hardware state preservation and restoration, for floating-point context,
on exception entry and exit. The possible values of this bit are:
[0] Disable CONTROL.FPCA setting on execution of a floating-point instruction.
[1] Enable CONTROL.FPCA setting on execution of a floating-point instruction.</description>
              <bitRange>[31:31]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>FPCAR</name>
          <displayName>FPCAR</displayName>
          <description>Floating-point Context Address Register</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>ADDRESS</name>
              <description>The location of the unpopulated floating-point register space that is 
allocated on an exception stack frame.</description>
              <bitRange>[31:3]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>FPDSCR</name>
          <displayName>FPDSCR</displayName>
          <description>Floating-point Default Status Control Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>IOC</name>
              <description>Invalid Operation cumulative exception bit.</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>DZC</name>
              <description>Division by Zero cumulative exception bit.</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>OFC</name>
              <description>Overflow cumulative exception bit.</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>UFC</name>
              <description>Underflow cumulative exception bit.</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>IXC</name>
              <description>Inexact cumulative exception bit.</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>IDC</name>
              <description>Input Denormal cumulative exception bit.</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>LTPSIZE</name>
              <description>The vector element size used when applying low-overhead-loop tail predication to vector instructions.
The possible values of this field are:
[0b000] 8 bits
[0b001] 16 bits
[0b010] 32 bits
[0b011] 64 bits
[0b100] Tail predication not applied.</description>
              <bitRange>[18:16]</bitRange>
            </field>
            <field>
              <name>FZ16</name>
              <description>Flush-to-zero mode control for single and double precision Floating-point. This bit determines whether denormal
Floating-point values are treated as though they are zero.
The possible values of this bit are:
[0] Flush-to-zero mode disabled. Behavior of the Floating-point unit is fully compliant with the IEEE754
standard.
[1] Flush-to-zero mode enabled.</description>
              <bitRange>[19:19]</bitRange>
            </field>
            <field>
              <name>RMode</name>
              <description>Rounding Mode control field. The encoding of this field is:
[0b00] Round to Nearest (RN) mode.
[0b01] Round towards Plus Infinity (RP) mode.
[0b10] Round towards Minus Infinity (RM) mode.
[0b11] Round towards Zero (RZ) mode.</description>
              <bitRange>[23:22]</bitRange>
            </field>
            <field>
              <name>FZ</name>
              <description>Flush-to-zero mode control bit:
[0] Flush-to-zero mode disabled. Behavior of the floating-point system is fully compliant with the
IEEE 754 standard.
[1] Flush-to-zero mode enabled.</description>
              <bitRange>[24:24]</bitRange>
            </field>
            <field>
              <name>DN</name>
              <description>Default NaN mode control bit:
[0] NaN operands propagate through to the output of a floating-point operation.
[1] Any operation involving one or more NaNs returns the Default NaN.</description>
              <bitRange>[25:25]</bitRange>
            </field>
            <field>
              <name>AHP</name>
              <description>Alternative half-precision control bit:
[0] IEEE half-precision format selected.
[1] Alternative half-precision format selected.</description>
              <bitRange>[26:26]</bitRange>
            </field>
            <field>
              <name>V</name>
              <description>Overflow condition code flag</description>
              <bitRange>[28:28]</bitRange>
            </field>
            <field>
              <name>C</name>
              <description>Carry condition code flag</description>
              <bitRange>[29:29]</bitRange>
            </field>
            <field>
              <name>Z</name>
              <description>Zero condition code flag</description>
              <bitRange>[30:30]</bitRange>
            </field>
            <field>
              <name>N</name>
              <description>Negative condition code flag</description>
              <bitRange>[31:31]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>MVFR0</name>
          <displayName>MVFR0</displayName>
          <description>Media and VFP Feature Register 0</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>SIMDReg</name>
              <description>SIMD registers. The value of this field is 0b0001, indicating 16x64-bit registers.</description>
              <bitRange>[3:0]</bitRange>
            </field>
            <field>
              <name>FPSP</name>
              <description>Floating-point single-precision. The possible values are:
[0b0000] Floating-point single-precision operations are not supported.
[0b0010] Floating-point single-precision operations are supported.</description>
              <bitRange>[7:4]</bitRange>
            </field>
            <field>
              <name>FPDP</name>
              <description>Floating-point double-precision. The possible values are:
[0b0000] Floating-point double-precision operations are not supported.
[0b0010] Floating-point double-precision operations are supported.</description>
              <bitRange>[11:8]</bitRange>
            </field>
            <field>
              <name>FPDivide</name>
              <description>Floating-point divide. The possible values are:
[0b0000] Floating-point divide operations are not supported.
[0b0001] Floating-point divide operations are supported.</description>
              <bitRange>[19:16]</bitRange>
            </field>
            <field>
              <name>FPSqrt</name>
              <description>Floating-point square root. The possible values are:
[0b0000] Floating-point square root not supported.
[0b0001] Floating-point square root is supported.</description>
              <bitRange>[23:20]</bitRange>
            </field>
            <field>
              <name>FPRound</name>
              <description>Floating-point rounding modes. The possible values are:
[0b0000] Rounding modes are not supported.
[0b0001] All rounding modes are supported.</description>
              <bitRange>[31:28]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>MVFR1</name>
          <displayName>MVFR1</displayName>
          <description>Media and VFP Feature Register 1</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>FPFtZ</name>
              <description>Floating-point flush-to-zero. The possible values are:
[0b0000] Floating-point flush-to-zero operations not supported.
[0b0001] Full denormalized numbers arithmetic supported.</description>
              <bitRange>[3:0]</bitRange>
            </field>
            <field>
              <name>FPDNaN</name>
              <description>Floating-point default NaN. The possible values are:
[0b0000] Floating-point default NaN propagation is not supported.
[0b0001] Floating-point default NaN propagation is supported.</description>
              <bitRange>[7:4]</bitRange>
            </field>
            <field>
              <name>MVE</name>
              <description>Indicates support for MVE. The possible values are:
[0b0000] MVE is not supported.
[0b0001] MVE is supported without Floating-point.
[0b0010] MVE is supported with single and double-precision Floating-point.</description>
              <bitRange>[11:8]</bitRange>
            </field>
            <field>
              <name>FP16</name>
              <description>Floating-point half-precision data processing. The possible values are:
0b0000 Floating-point half-precision data processing is not supported.
0b0001 Floating-point half-precision data processing is supported.</description>
              <bitRange>[23:20]</bitRange>
            </field>
            <field>
              <name>FPHP</name>
              <description>Floating-point half-precision conversion. The possible values are:
[0b0000] Floating-point half-precision conversion instructions are not supported.
[0b0001] Half-precision to single-precision is implemented.
[0b0010] Half-precision to single and double-precision are implemented.</description>
              <bitRange>[27:24]</bitRange>
            </field>
            <field>
              <name>FMAC</name>
              <description>Fused multiply accumulate instructions. The possible values are:
[0b0000] Fused multiply accumulate instructions are not supported.
[0b0001] Fused multiply accumulate instructions are supported.</description>
              <bitRange>[31:28]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>MVFR2</name>
          <displayName>MVFR2</displayName>
          <description>Media and VFP Feature Register 2</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>FPMisc</name>
              <description>Floating-point miscellaneous. Indicates support for miscellaneous FP features. The possible values are:
[0b0000] Floating-point extensions not implemented.
[0b0100] Selection, directed conversion to integer, VMINNM and MAXNM supported.</description>
              <bitRange>[7:4]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS_CM</name>
      <description>Cache maintenance operations</description>
      <groupName>SYS_CM</groupName>
      <baseAddress>0xE000EF50</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x2C</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>ICIALLU</name>
          <displayName>ICIALLU</displayName>
          <description>Instruction Cache Invalidate All to PoU</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>write-only</access>
          <fields>
            <field>
              <name>Ignored</name>
              <description>The value written to this field is ignored.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ICIMVAU</name>
          <displayName>ICIMVAU</displayName>
          <description>Instruction Cache line Invalidate by Address to PoU</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>Address</name>
              <description>Writing to this field initiates the maintenance operation for the address that is written.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DCIMVAC</name>
          <displayName>DCIMVAC</displayName>
          <description>Data Cache line Invalidate by Address to PoC</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>Address</name>
              <description>Writing to this field initiates the maintenance operation for the address that is written.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DCISW</name>
          <displayName>DCISW</displayName>
          <description>Data Cache line Invalidate by Set/Way</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>Level</name>
              <description>Cache level. This field is 0b000.</description>
              <bitRange>[3:0]</bitRange>
            </field>
            <field>
              <name>SetWay</name>
              <description>Cache set/way.</description>
              <bitRange>[31:4]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DCCMVAU</name>
          <displayName>DCCMVAU</displayName>
          <description>Data cache clean by address to the PoU</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>Address</name>
              <description>Writing to this field initiates the maintenance operation for the address that is written.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DCCMVAC</name>
          <displayName>DCCMVAC</displayName>
          <description>Data Cache Clean and Invalidate by Address to the PoC</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>Address</name>
              <description>Writing to this field initiates the maintenance operation for the address that is written.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DCCSW</name>
          <displayName>DCCSW</displayName>
          <description>Data Cache Clean line by Set/Way</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>Level</name>
              <description>Cache level. This field is 0b000.</description>
              <bitRange>[3:0]</bitRange>
            </field>
            <field>
              <name>SetWay</name>
              <description>Cache set/way.</description>
              <bitRange>[31:4]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DCCIMVAC</name>
          <displayName>DCCIMVAC</displayName>
          <description>Data Cache Clean and Invalidate by Address to the PoC</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>Address</name>
              <description>Writing to this field initiates the maintenance operation for the address that is written.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DCCISW</name>
          <displayName>DCCISW</displayName>
          <description>Data Cache Clean and Invalidate by Set/Way</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>Level</name>
              <description>Cache level. This field is 0b000.</description>
              <bitRange>[3:0]</bitRange>
            </field>
            <field>
              <name>SetWay</name>
              <description>Cache set/way.</description>
              <bitRange>[31:4]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>BPIALL</name>
          <displayName>BPIALL</displayName>
          <description>Branch Predictor Invalidate All</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>Ignored</name>
              <description>The value written to this field is ignored.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS_IMPL_DEF</name>
      <description>SYS_IMPL_DEF</description>
      <groupName>SYS_IMPL_DEF</groupName>
      <baseAddress>0xE001E000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>MSCR</name>
          <displayName>MSCR</displayName>
          <description>Memory System Control</description>
          <addressOffset>0x0</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>ECCEN</name>
              <description>Indicates whether Error Correcting Code (ECC) is present and enabled.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>FORCEWT</name>
              <description>Enables Forced Write-Through in the L1 data cach</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>EVECCFAULT</name>
              <description>Enables asynchronous BusFault exceptions when data is lost on evictions</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DCACTIVE</name>
              <description>This bit indicates whether the L1 data cache is active</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ICACTIVE</name>
              <description>This bit indicates whether the L1 instruction cache is active</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DCCLEAN</name>
              <description>This bit indicates whether the data cache contains any dirty lines</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CPWRDN</name>
              <description>CPWRDN</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PFCR</name>
          <displayName>PFCR</displayName>
          <description>Prefetcher Control Register</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>ENABLE</name>
              <description>Prefetcher enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MIN_LA</name>
              <description>Minimum look-ahead distance</description>
              <bitOffset>1</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MAX_LA</name>
              <description>Maximum look-ahead distance</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MAX_OS</name>
              <description>Maximum outstanding line-fills</description>
              <bitOffset>7</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ITCMCR</name>
          <displayName>ITCMCR</displayName>
          <description>The ITCMCR registers enable access to the Tightly Coupled Memories (TCMs)</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>EN</name>
              <description>TCM enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SZ</name>
              <description>TCM size indicates the size of the relevant TCM</description>
              <bitOffset>3</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DTCMCR</name>
          <displayName>DTCMCR</displayName>
          <description>The DTCMCR registers enable access to the Tightly Coupled Memories (TCMs)</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>EN</name>
              <description>TCM enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SZ</name>
              <description>TCM size indicates the size of the relevant TCM</description>
              <bitOffset>3</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PAHBCR</name>
          <displayName>PAHBCR</displayName>
          <description>P-AHB Control Register</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>EN</name>
              <description>P-AHB enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SZ</name>
              <description>P-AHB size</description>
              <bitOffset>1</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IEBR0</name>
          <displayName>IEBR0</displayName>
          <description>Instruction Cache Error Bank Register 0</description>
          <addressOffset>0x100</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>IEBR1</name>
          <displayName>IEBR1</displayName>
          <description>Instruction Cache Error Bank Register 1</description>
          <addressOffset>0x104</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>DEBR0</name>
          <displayName>DEBR0</displayName>
          <description>Data Cache Error Bank Register 0</description>
          <addressOffset>0x110</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>DEBR1</name>
          <displayName>DEBR1</displayName>
          <description>Data Cache Error Bank Register 0</description>
          <addressOffset>0x114</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>TEBR0</name>
          <displayName>TEBR0</displayName>
          <description>TCM Error Bank Register 0</description>
          <addressOffset>0x120</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>TEBRDATA0</name>
          <displayName>TEBRDATA0</displayName>
          <description>Data for TCU Error Bank Register 0</description>
          <addressOffset>0x124</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>TEBR1</name>
          <displayName>TEBR1</displayName>
          <description>TCM Error Bank Register 1</description>
          <addressOffset>0x128</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000</resetValue>
          <access>read-write</access>
        </register>
        <register>
          <name>TEBRDATA1</name>
          <displayName>TEBRDATA1</displayName>
          <description>Data for TCU Error Bank Register 1</description>
          <addressOffset>0x12C</addressOffset>
          <size>0x20</size>
          <resetValue>0x0000000</resetValue>
          <access>read-only</access>
        </register>
        <register>
          <name>DCADCRR</name>
          <displayName>DCADCRR</displayName>
          <description>Direct Cache Access Read Registers</description>
          <addressOffset>0x200</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>TAG</name>
              <description>Tag address. The number of significant bits of TAG depends on the data cache size.
Bits [21:N]
64KB N=4
32KB N=3
16KB N=2
8KB N=1
4KB N=0</description>
              <bitRange>[21:0]</bitRange>
            </field>
            <field>
              <name>VALID</name>
              <description>Valid state of the data cache line entry.</description>
              <bitRange>[22:22]</bitRange>
            </field>
            <field>
              <name>STATUS</name>
              <description>Clean or dirty, transient, and outer attributes of the cache line</description>
              <bitRange>[25:23]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DCADCLR</name>
          <displayName>DCADCLR</displayName>
          <description>Direct Cache Access Location Registers</description>
          <addressOffset>0x210</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>TAG</name>
              <description>Tag address. The number of significant bits of TAG depends on the data cache size.
Bits [21:N]
64KB N=4
32KB N=3
16KB N=2
8KB N=1
4KB N=0</description>
              <bitRange>[21:0]</bitRange>
            </field>
            <field>
              <name>VALID</name>
              <description>Valid state of the data cache line entry.</description>
              <bitRange>[22:22]</bitRange>
            </field>
            <field>
              <name>STATUS</name>
              <description>Clean or dirty, transient, and outer attributes of the cache line</description>
              <bitRange>[25:23]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DCAICLR</name>
          <displayName>DCAICLR</displayName>
          <description>Direct Cache Access Location Registers</description>
          <addressOffset>0x214</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x0000000</resetValue>
          <fields>
            <field>
              <name>RAMTYPE</name>
              <description>RAM type
[0] Tag RAM
[1] Data RAM</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>OFFSET</name>
              <description></description>
              <bitRange>[4:2]</bitRange>
            </field>
            <field>
              <name>SET</name>
              <description>Set index. The value of N depends on the cache size.
Bits [N:5]
The options are:
64KB N=14
32KB N=13
16KB N=12
8KB N=11
4KB N=10</description>
              <bitRange>[14:5]</bitRange>
            </field>
            <field>
              <name>WAY</name>
              <description>Cache way</description>
              <bitRange>[30:30]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>CPDLPSTATE</name>
          <displayName>CPDLPSTATE</displayName>
          <description>Core Power Domain Low Power State Register</description>
          <addressOffset>0x300</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000333</resetValue> 
          <fields>
            <field>
              <name>CLPSTATE</name>
              <description>Type of low-power state for PDCORE.
[0b00] ON. PDCORE is not in low-power state.
[0b01] ON, but the clock is off.
[0b10] RET.
[0b11] OFF.
The reset value is 0b11 on Cold reset.</description>
              <bitRange>[1:0]</bitRange>
            </field>
            <field>
              <name>ELPSTATE</name>
              <description>Type of low-power state for PDEPU.
[0b00] ON. PDEPU is not in low-power state.
[0b01] ON, but the clock is off.
[0b10] RET.
[0b11] OFF.
If the Extension Processing Unit (EPU) is not present, this field is RAZ/WI.
The reset value is 0b11 on Cold reset.</description>
              <bitRange>[5:4]</bitRange>
            </field>
            <field>
              <name>RLPSTATE</name>
              <description>Power-on state for PDRAMS power domain.
[0b00] ON.
[0b01] Reserved.
[0b10] Reserved.
[0b11] OFF.
If the Level 1 (L1) data cache and instruction cache is not present, this field is RAZ/WI.
The reset value is 0b11 on Cold reset.</description>
              <bitRange>[9:8]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DPDLPSTATE</name>
          <displayName>DPDLPSTATE</displayName>
          <description>Debug Power Domain Low Power State Register</description>
          <addressOffset>0x304</addressOffset>
          <size>0x20</size>
          <resetValue>0x00000003</resetValue> 
          <fields>
            <field>
              <name>DLPSTATE</name>
              <description>Type of low-power state for PDDEBUG.
[0b00] ON. PDDEBUG is not in low-power state.
[0b01] ON, but the clock is off.
[0b10] RESERVED. Treated as ON, but clock OFF.
[0b11] OFF.
The reset value is 0b11 at debug Cold reset</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTSPR</name>
          <displayName>EVENTSPR</displayName>
          <description>Event Set Pending Register</description>
          <addressOffset>0x400</addressOffset>
          <size>0x20</size>
          <access>write-only</access>
          <fields>
            <field>
              <name>EVENT</name>
              <description>A write of one to this field causes the processor to behave like an RXEV event has occurred. A write of
zero is ignored.</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>NMI</name>
              <description>A write of one to this field causes the processor to behave like a Non-maskable Interrupt (NMI) has
occurred. A write of zero is ignored.</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>EDBGREQ</name>
              <description>A write of one to this field causes the processor to behave like an external debug request has occurred. A
write of zero is ignored.</description>
              <bitRange>[2:2]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTMASKA</name>
          <displayName>EVENTMASKA</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0x480</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>EVENT</name>
              <description>Sensitive to RXEV when in WFE sleep</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>NMI</name>
              <description>Mask for Non-Maskable Interrupt (NMI)</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>EDBGREQ</name>
              <description>Mask for external debug request</description>
              <bitRange>[2:2]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTMASK0</name>
          <displayName>EVENTMASK0</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0x484</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>IRQ</name>
              <description>Masks for interrupts ((n-1)x32) to (nx32)-1.
For EVENTMASKn.IRQ[m] fields, any interrupt that the WIC does not support is RAZ.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTMASK1</name>
          <displayName>EVENTMASK1</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0x488</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>IRQ</name>
              <description>Masks for interrupts ((n-1)x32) to (nx32)-1.
For EVENTMASKn.IRQ[m] fields, any interrupt that the WIC does not support is RAZ.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTMASK2</name>
          <displayName>EVENTMASK2</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0x48C</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>IRQ</name>
              <description>Masks for interrupts ((n-1)x32) to (nx32)-1.
For EVENTMASKn.IRQ[m] fields, any interrupt that the WIC does not support is RAZ.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTMASK3</name>
          <displayName>EVENTMASK3</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0x490</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>EVENTMASK4</name>
          <displayName>EVENTMASK4</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0x494</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>IRQ</name>
              <description>Masks for interrupts ((n-1)x32) to (nx32)-1.
For EVENTMASKn.IRQ[m] fields, any interrupt that the WIC does not support is RAZ.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTMASK5</name>
          <displayName>EVENTMASK5</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0x498</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>IRQ</name>
              <description>Masks for interrupts ((n-1)x32) to (nx32)-1.
For EVENTMASKn.IRQ[m] fields, any interrupt that the WIC does not support is RAZ.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTMASK6</name>
          <displayName>EVENTMASK6</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0x49C</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>IRQ</name>
              <description>Masks for interrupts ((n-1)x32) to (nx32)-1.
For EVENTMASKn.IRQ[m] fields, any interrupt that the WIC does not support is RAZ.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTMASK7</name>
          <displayName>EVENTMASK7</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0x4A0</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>IRQ</name>
              <description>Masks for interrupts ((n-1)x32) to (nx32)-1.
For EVENTMASKn.IRQ[m] fields, any interrupt that the WIC does not support is RAZ.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTMASK8</name>
          <displayName>EVENTMASK8</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0x4A4</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>IRQ</name>
              <description>Masks for interrupts ((n-1)x32) to (nx32)-1.
For EVENTMASKn.IRQ[m] fields, any interrupt that the WIC does not support is RAZ.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTMASK9</name>
          <displayName>EVENTMASK9</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0x4A8</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>IRQ</name>
              <description>Masks for interrupts ((n-1)x32) to (nx32)-1.
For EVENTMASKn.IRQ[m] fields, any interrupt that the WIC does not support is RAZ.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTMASK10</name>
          <displayName>EVENTMASK10</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0x4AC</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>IRQ</name>
              <description>Masks for interrupts ((n-1)x32) to (nx32)-1.
For EVENTMASKn.IRQ[m] fields, any interrupt that the WIC does not support is RAZ.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTMASK11</name>
          <displayName>EVENTMASK11</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0x4B0</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>IRQ</name>
              <description>Masks for interrupts ((n-1)x32) to (nx32)-1.
For EVENTMASKn.IRQ[m] fields, any interrupt that the WIC does not support is RAZ.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTMASK12</name>
          <displayName>EVENTMASK12</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0xB4</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>IRQ</name>
              <description>Masks for interrupts ((n-1)x32) to (nx32)-1.
For EVENTMASKn.IRQ[m] fields, any interrupt that the WIC does not support is RAZ.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTMASK13</name>
          <displayName>EVENTMASK13</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0x4B8</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>IRQ</name>
              <description>Masks for interrupts ((n-1)x32) to (nx32)-1.
For EVENTMASKn.IRQ[m] fields, any interrupt that the WIC does not support is RAZ.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTMASK14</name>
          <displayName>EVENTMASK14</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0x4BC</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>IRQ</name>
              <description>Masks for interrupts ((n-1)x32) to (nx32)-1.
For EVENTMASKn.IRQ[m] fields, any interrupt that the WIC does not support is RAZ.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>EVENTMASK15</name>
          <displayName>EVENTMASK15</displayName>
          <description>Wake-up Event Mask Registers</description>
          <addressOffset>0x4C0</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>IRQ</name>
              <description>Masks for interrupts ((n-1)x32) to (nx32)-1.
For EVENTMASKn.IRQ[m] fields, any interrupt that the WIC does not support is RAZ.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ITGU_CTRL</name>
          <displayName>ITGU_CTRL</displayName>
          <description>ITGU Control Register</description>
          <addressOffset>0x500</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000003</resetValue>
          <fields>
            <field>
              <name>DBFEN</name>
              <description>Enable data side BusFault for TGU fault. The options are:
[0] BusFault not enabled.
[1] BusFault enabled.</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>DEREN</name>
              <description>Enable Slave AHB (S-AHB) error response for TGU fault. The options are:
[0] Error response not enabled.
[1] Error response enabled.</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>TGU_CFG</name>
          <displayName>TGU_CFG</displayName>
          <description>ITGU Configuration Registers</description>
          <addressOffset>0x504</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>BLKSZ</name>
              <description>TGU block size in bytes. This is 2BLKSZ+5 . This field is determined by the Verilog parameter
xTGUBLKSZ.</description>
              <bitRange>[3:0]</bitRange>
            </field>
            <field>
              <name>DEREN</name>
              <description>This value is used to calculate the number of TCM blocks The value is 2NUMBLKS . The value of
NUMBLKS is: NUMBLKS=(CFGxTCMSZ+4)-xTGUBLKSZ. Where:
- NUMBLKS is the number of TCM blocks.
- CFGxTCMSZ is the configured TCM size.
- xTGUBLKSZ is the configured Instruction Tightly Coupled Memory Gate Unit (ITGU) or Data
Tightly Coupled Memory Gate Unit (DTGU) block size.</description>
              <bitRange>[11:8]</bitRange>
            </field>
            <field>
              <name>PRESENT</name>
              <description>This field determines if the TGU is present. The options are:
[0] TGU not present.
[1] TGU is present.</description>
              <bitRange>[31:31]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ITGU_LUT0</name>
          <displayName>ITGU_LUT0</displayName>
          <description>ITGU Look Up Table Registers</description>
          <addressOffset>0x510</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>ITGU_LUT1</name>
          <displayName>ITGU_LUT1</displayName>
          <description>ITGU Look Up Table Registers</description>
          <addressOffset>0x514</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>ITGU_LUT2</name>
          <displayName>ITGU_LUT2</displayName>
          <description>ITGU Look Up Table Registers</description>
          <addressOffset>0x518</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>ITGU_LUT3</name>
          <displayName>ITGU_LUT3</displayName>
          <description>ITGU Look Up Table Registers</description>
          <addressOffset>0x51C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>ITGU_LUT4</name>
          <displayName>ITGU_LUT4</displayName>
          <description>ITGU Look Up Table Registers</description>
          <addressOffset>0x520</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>ITGU_LUT5</name>
          <displayName>ITGU_LUT5</displayName>
          <description>ITGU Look Up Table Registers</description>
          <addressOffset>0x524</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>ITGU_LUT6</name>
          <displayName>ITGU_LUT6</displayName>
          <description>ITGU Look Up Table Registers</description>
          <addressOffset>0x528</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>ITGU_LUT7</name>
          <displayName>ITGU_LUT7</displayName>
          <description>ITGU Look Up Table Registers</description>
          <addressOffset>0x52C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>ITGU_LUT8</name>
          <displayName>ITGU_LUT8</displayName>
          <description>ITGU Look Up Table Registers</description>
          <addressOffset>0x530</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>ITGU_LUT9</name>
          <displayName>ITGU_LUT9</displayName>
          <description>ITGU Look Up Table Registers</description>
          <addressOffset>0x534</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>ITGU_LUT10</name>
          <displayName>ITGU_LUT10</displayName>
          <description>ITGU Look Up Table Registers</description>
          <addressOffset>0x538</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>ITGU_LUT11</name>
          <displayName>ITGU_LUT11</displayName>
          <description>ITGU Look Up Table Registers</description>
          <addressOffset>0x53C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>ITGU_LUT12</name>
          <displayName>ITGU_LUT12</displayName>
          <description>ITGU Look Up Table Registers</description>
          <addressOffset>0x540</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>ITGU_LUT13</name>
          <displayName>ITGU_LUT13</displayName>
          <description>ITGU Look Up Table Registers</description>
          <addressOffset>0x544</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>ITGU_LUT14</name>
          <displayName>ITGU_LUT14</displayName>
          <description>ITGU Look Up Table Registers</description>
          <addressOffset>0x548</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>ITGU_LUT15</name>
          <displayName>ITGU_LUT15</displayName>
          <description>ITGU Look Up Table Registers</description>
          <addressOffset>0x54C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>DTGU_CTRL</name>
          <displayName>DTGU_CTRL</displayName>
          <description>DTGU Control Register</description>
          <addressOffset>0x600</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000003</resetValue>
          <fields>
            <field>
              <name>DBFEN</name>
              <description>Enable data side BusFault for TGU fault. The options are:
[0] BusFault not enabled.
[1] BusFault enabled.</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>DEREN</name>
              <description>Enable Slave AHB (S-AHB) error response for TGU fault. The options are:
[0] Error response not enabled.
[1] Error response enabled.</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DTGU_CFG</name>
          <displayName>DTGU_CFG</displayName>
          <description>DTGU Configuration Registers</description>
          <addressOffset>0x604</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>BLKSZ</name>
              <description>TGU block size in bytes. This is 2BLKSZ+5 . This field is determined by the Verilog parameter
xTGUBLKSZ.</description>
              <bitRange>[3:0]</bitRange>
            </field>
            <field>
              <name>DEREN</name>
              <description>This value is used to calculate the number of TCM blocks The value is 2NUMBLKS . The value of
NUMBLKS is: NUMBLKS=(CFGxTCMSZ+4)-xTGUBLKSZ. Where:
- NUMBLKS is the number of TCM blocks.
- CFGxTCMSZ is the configured TCM size.
- xTGUBLKSZ is the configured Instruction Tightly Coupled Memory Gate Unit (ITGU) or Data
Tightly Coupled Memory Gate Unit (DTGU) block size.</description>
              <bitRange>[11:8]</bitRange>
            </field>
            <field>
              <name>PRESENT</name>
              <description>This field determines if the TGU is present. The options are:
[0] TGU not present.
[1] TGU is present.</description>
              <bitRange>[31:31]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DTGU_LUT0</name>
          <displayName>DTGU_LUT0</displayName>
          <description>DTGU Look Up Table Registers</description>
          <addressOffset>0x610</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>DTGU_LUT1</name>
          <displayName>DTGU_LUT1</displayName>
          <description>DTGU Look Up Table Registers</description>
          <addressOffset>0x614</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>DTGU_LUT2</name>
          <displayName>DTGU_LUT2</displayName>
          <description>DTGU Look Up Table Registers</description>
          <addressOffset>0x618</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>DTGU_LUT3</name>
          <displayName>DTGU_LUT3</displayName>
          <description>DTGU Look Up Table Registers</description>
          <addressOffset>0x61C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>DTGU_LUT4</name>
          <displayName>DTGU_LUT4</displayName>
          <description>DTGU Look Up Table Registers</description>
          <addressOffset>0x620</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>DTGU_LUT5</name>
          <displayName>DTGU_LUT5</displayName>
          <description>DTGU Look Up Table Registers</description>
          <addressOffset>0x624</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>DTGU_LUT6</name>
          <displayName>DTGU_LUT6</displayName>
          <description>DTGU Look Up Table Registers</description>
          <addressOffset>0x628</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>DTGU_LUT7</name>
          <displayName>DTGU_LUT7</displayName>
          <description>DTGU Look Up Table Registers</description>
          <addressOffset>0x62C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>DTGU_LUT8</name>
          <displayName>DTGU_LUT8</displayName>
          <description>DTGU Look Up Table Registers</description>
          <addressOffset>0x630</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>DTGU_LUT9</name>
          <displayName>DTGU_LUT9</displayName>
          <description>DTGU Look Up Table Registers</description>
          <addressOffset>0x634</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>DTGU_LUT10</name>
          <displayName>DTGU_LUT10</displayName>
          <description>DTGU Look Up Table Registers</description>
          <addressOffset>0x638</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>DTGU_LUT11</name>
          <displayName>DTGU_LUT11</displayName>
          <description>DTGU Look Up Table Registers</description>
          <addressOffset>0x63C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>DTGU_LUT12</name>
          <displayName>DTGU_LUT12</displayName>
          <description>DTGU Look Up Table Registers</description>
          <addressOffset>0x640</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>DTGU_LUT13</name>
          <displayName>DTGU_LUT13</displayName>
          <description>DTGU Look Up Table Registers</description>
          <addressOffset>0x644</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>DTGU_LUT14</name>
          <displayName>DTGU_LUT14</displayName>
          <description>DTGU Look Up Table Registers</description>
          <addressOffset>0x648</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>DTGU_LUT15</name>
          <displayName>DTGU_LUT15</displayName>
          <description>DTGU Look Up Table Registers</description>
          <addressOffset>0x64C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>CFGINFOSEL</name>
          <displayName>CFGINFOSEL</displayName>
          <description>Processor configuration information selection register</description>
          <addressOffset>0x700</addressOffset>
          <size>0x20</size>
          <access>write-only</access>
        </register>
        <register>
          <name>CFGINFORD</name>
          <displayName>CFGINFORD</displayName>
          <description>Processor Processor configuration information read data register</description>
          <addressOffset>0x704</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS_SAU</name>
      <description>Security Attribution Unit (SAU) register</description>
      <groupName>SYS_SAU</groupName>
      <baseAddress>0xE000EDD0</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1C</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SAU_CTRL</name>
          <displayName>SAU_CTRL</displayName>
          <description>SAU Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>SAU_TYPE</name>
          <displayName>SAU_TYPE</displayName>
          <description>SAU Type Register</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
        <register>
          <name>SAU_RNR</name>
          <displayName>SAU_RNR</displayName>
          <description>SAU Region Number Register</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>SAU_RBAR</name>
          <displayName>SAU_RBAR</displayName>
          <description>SAU Region Base Address Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>SAU_RLAR</name>
          <displayName>SAU_RLAR</displayName>
          <description>SAU Region Limit Address Register</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>SFSR</name>
          <displayName>SFSR</displayName>
          <description>Secure Fault Status Register</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>SFAR</name>
          <displayName>SFAR</displayName>
          <description>Secure Fault Address Register</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS_MPU</name>
      <description>Memory Protection Unit (MPU) register</description>
      <groupName>SYS_MPU</groupName>
      <baseAddress>0xE000ED90</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x38</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>MPU_TYPE</name>
          <displayName>MPU_TYPE</displayName>
          <description>MPU Type Register</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>SEPARATE</name>
              <description>Indicates support for unified or separate instructions and data address regions.
Armv8-M only supports unified MPU regions.
[0] Unified.</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>DREGION</name>
              <description>Data regions. Number of regions supported by the MPU.
[0x00] Zero regions if your device does not include the MPU.
[0x04] Four regions if your device includes the MPU. This value is implementation defined.
[0x08] Eight regions if your device includes the MPU. This value is implementation defined.
[0x0C] 12 regions if your device includes the MPU. This value is implementation defined.
[0x10] 16 regions if your device includes the MPU. This value is implementation defined.</description>
              <bitRange>[15:8]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>MPU_CTRL</name>
          <displayName>MPU_CTRL</displayName>
          <description>MPU Control Register</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>ENABLE</name>
              <description>Enables the MPU:
[0] MPU is disabled.
[1] MPU is enabled.</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>HFNMIENA</name>
              <description>Enables the operation of MPU during HardFault and NMI handlers.
When the MPU is enabled:
[0] MPU is disabled during HardFault and NMI handlers, regardless of the value of the ENABLE bit.
[1] The MPU is enabled during HardFault and NMI handlers.</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>PRIVDEFENA</name>
              <description>Enables privileged software access to the default memory map.
When the MPU is enabled:
[0] Disables use of the default memory map. Any memory access to a location that is not covered
by any enabled region causes a fault.
[1] Enables use of the default memory map as a background region for privileged software
accesses.</description>
              <bitRange>[2:2]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>MPU_RNR</name>
          <displayName>MPU_RNR</displayName>
          <description>MPU Region Number Register</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>REGION</name>
              <description>Regions. Indicates the memory region accessed by MPU_RBAR and PMU_RLAR.
If no MPU region is implemented, this field is reserved. Writing a value corresponding to an unimplemented region
is CONSTRAINED UNPREDICTABLE.</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>MPU_RBAR</name>
          <displayName>MPU_RBAR</displayName>
          <description>MPU Region Base Address Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>XN</name>
              <description>Execute Never. Defines whether code can be executed from this region.
[0] Execution only permitted if read permitted.
[1] Execution not permitted.</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>AP</name>
              <description>Access permissions.
[0b00] Read/write by privileged code only.
[0b01] Read/write by any privilege level.
[0b10] Read-only by privileged code only.
[0b11] Read-only by any privilege level.</description>
              <bitRange>[2:1]</bitRange>
            </field>
            <field>
              <name>SH</name>
              <description>Shareability. Defines the shareability domain of this region for Normal memory.
[0b00] Non-shareable.
[0b01] UNPREDICTABLE.
[0b10] Outer shareable.
[0b11] Inner Shareable.</description>
              <bitRange>[4:3]</bitRange>
            </field>
            <field>
              <name>BASE</name>
              <description>Contains bits[31:5] of the lower inclusive limit of the selected MPU memory region. This value is zero extended to
provide the base address to be checked against.</description>
              <bitRange>[31:5]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>MPU_RLAR</name>
          <displayName>MPU_RLAR</displayName>
          <description>MPU Region Limit Address Register</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>EN</name>
              <description>Enable. Region enable.
The possible values of this bit are:
[0] Region disabled.
[1] Region enabled.</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>AttrIndx</name>
              <description>Attribute index. Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields.</description>
              <bitRange>[3:1]</bitRange>
            </field>
            <field>
              <name>PXN</name>
              <description>Privileged execute never. Defines whether code can be executed from this privileged region.
[0] Execution only permitted if read permitted.
[1] Execution from a privileged mode is not permitted.</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>LIMIT</name>
              <description>Limit address. Contains bits[31:5] of the upper inclusive limit of the selected MPU memory region.
This value is postfixed with 0x1F to provide the limit address to be checked against.</description>
              <bitRange>[31:5]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>MPU_RBAR_A1</name>
          <displayName>MPU_RBAR_A1</displayName>
          <description>MPU Region Base Address Register Alias 1</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>MPU_RLAR_A1</name>
          <displayName>MPU_RLAR_A1</displayName>
          <description>MPU Region Limit Address Register Alias 1</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>MPU_RBAR_A2</name>
          <displayName>MPU_RBAR_A2</displayName>
          <description>MPU Region Base Address Register Alias 2</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>MPU_RLAR_A2</name>
          <displayName>MPU_RLAR_A2</displayName>
          <description>MPU Region Limit Address Register Alias 2</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>MPU_RBAR_A3</name>
          <displayName>MPU_RBAR_A3</displayName>
          <description>MPU Region Base Address Register Alias 3</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>MPU_RLAR_A3</name>
          <displayName>MPU_RLAR_A3</displayName>
          <description>MPU Region Limit Address Register Alias 3</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>MPU_MAIR0</name>
          <displayName>MPU_MAIR0</displayName>
          <description>MPU Memory Attribute Indirection Registers 0</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>Attr0</name>
              <description></description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>Attr1</name>
              <description></description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>Attr2</name>
              <description></description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>Attr3</name>
              <description></description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>MPU_MAIR1</name>
          <displayName>MPU_MAIR1</displayName>
          <description>MPU Memory Attribute Indirection Registers 1</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>Attr4</name>
              <description></description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>Attr5</name>
              <description></description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>Attr6</name>
              <description></description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>Attr7</name>
              <description></description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS_DIB</name>
      <description>Debug Identification Block Registers</description>
      <groupName>SYS_DIB</groupName>
      <baseAddress>0xE000EFB0</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1C</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>DLAR</name>
          <displayName>DLAR</displayName>
          <description>SCS Software Lock Access Register</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>write-only</access>
        </register>
        <register>
          <name>DLSR</name>
          <displayName>DLSR</displayName>
          <description>SCS Software Lock Status Register</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
        <register>
          <name>DAUTHSTATUS</name>
          <displayName>DAUTHSTATUS</displayName>
          <description>Debug Authentication Status Register</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
        <register>
          <name>DDEVARCH</name>
          <displayName>DDEVARCH</displayName>
          <description>SCS Device Architecture Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
        <register>
          <name>DDEVTYPE</name>
          <displayName>DDEVTYPE</displayName>
          <description>SCS Device Type Register</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>ROMTable</name>
      <description>Processor ROM table components</description>
      <groupName>ROMTable</groupName>
      <baseAddress>0xE00FF000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SCS</name>
          <displayName>SCS</displayName>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
        <register>
          <name>DWT</name>
          <displayName>DWT</displayName>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
        <register>
          <name>BPU</name>
          <displayName>BPU</displayName>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
        <register>
          <name>ITM</name>
          <displayName>ITM</displayName>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
        <register>
          <name>TPIU</name>
          <displayName>TPIU</displayName>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
        <register>
          <name>ETM</name>
          <displayName>ETM</displayName>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
        <register>
          <name>PMU</name>
          <displayName>PMU</displayName>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
        <register>
          <name>CTI</name>
          <displayName>CTI</displayName>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
        <register>
          <name>PMC100</name>
          <displayName>PMC100</displayName>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
        <register>
          <name>PIDR4</name>
          <displayName>PIDR4</displayName>
          <addressOffset>0xFD0</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x00000004</resetValue>
        </register>
        <register>
          <name>PIDR5</name>
          <displayName>PIDR5</displayName>
          <addressOffset>0xFD4</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>PIDR6</name>
          <displayName>PIDR6</displayName>
          <addressOffset>0xFD8</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>PIDR7</name>
          <displayName>PIDR7</displayName>
          <addressOffset>0xFDC</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>PIDR0</name>
          <displayName>PIDR0</displayName>
          <addressOffset>0xFE0</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x000000D2</resetValue>
        </register>
        <register>
          <name>PIDR1</name>
          <displayName>PIDR1</displayName>
          <addressOffset>0xFE4</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x000000B4</resetValue>
        </register>
        <register>
          <name>PIDR2</name>
          <displayName>PIDR2</displayName>
          <addressOffset>0xFE8</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x0000000B</resetValue>
        </register>
        <register>
          <name>PIDR3</name>
          <displayName>PIDR3</displayName>
          <addressOffset>0xFEC</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <register>
          <name>CIDR0</name>
          <displayName>CIDR0</displayName>
          <addressOffset>0xFF0</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x0000000D</resetValue>
        </register>
        <register>
          <name>CIDR1</name>
          <displayName>CIDR1</displayName>
          <addressOffset>0xFF4</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x00000010</resetValue>
        </register>
        <register>
          <name>CIDR2</name>
          <displayName>CIDR2</displayName>
          <addressOffset>0xFF8</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x00000005</resetValue>
        </register>
        <register>
          <name>CIDR3</name>
          <displayName>CIDR3</displayName>
          <addressOffset>0xFFC</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
          <resetValue>0x000000B1</resetValue>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C_MST_0</name>
      <description>I2C_MST_0</description>
      <groupName>I2C_MST_0</groupName>
      <baseAddress>0x54001000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>I2C_MST_0_intr</name>
        <description>I2C_MST_0_intr_IRQn</description>
        <value>93</value>
      </interrupt>
      <registers>
        <register>
          <name>IC_CON</name>
          <displayName>IC_CON</displayName>
          <description>IIC control</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_TAR</name>
          <displayName>IC_TAR</displayName>
          <description>IIC target address</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_SAR</name>
          <displayName>IC_SAR</displayName>
          <description>IIC slave address</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_HS_MADDR</name>
          <displayName>IC_HS_MADDR</displayName>
          <description>IIC HS Master Mode Code address</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_DATA_CMD</name>
          <displayName>IC_DATA_CMD</displayName>
          <description>IIC Rx/Tx Data Buffer and Command</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_SS_SCL_HCNT</name>
          <displayName>IC_SS_SCL_HCNT</displayName>
          <description>Standard Speed IIC clock SCL High Count</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_SS_SCL_LCNT</name>
          <displayName>IC_SS_SCL_LCNT</displayName>
          <description>Standard Speed IIC clock SCL Low Count</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_FS_SCL_HCNT</name>
          <displayName>IC_FS_SCL_HCNT</displayName>
          <description>Fast Speed IIC clock SCL High Count</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_FS_SCL_LCNT</name>
          <displayName>IC_FS_SCL_LCNT</displayName>
          <description>Fast Speed IIC clock SCL Low Count</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_HS_SCL_HCNT</name>
          <displayName>IC_HS_SCL_HCNT</displayName>
          <description>High Speed IIC clock SCL High Count</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_HS_SCL_LCNT</name>
          <displayName>IC_HS_SCL_LCNT</displayName>
          <description>High Speed IIC clock SCL Low Count</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_INTR_STAT</name>
          <displayName>IC_INTR_STAT</displayName>
          <description>IIC Interrupt Status</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_INTR_MASK</name>
          <displayName>IC_INTR_MASK</displayName>
          <description>IIC Interrupt Mask</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_RAW_INTR_STAT</name>
          <displayName>IC_RAW_INTR_STAT</displayName>
          <description>IIC Raw Interrupt Status</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_RX_TL</name>
          <displayName>IC_RX_TL</displayName>
          <description>IIC Receive FIFO Threshold</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_TX_TL</name>
          <displayName>IC_TX_TL</displayName>
          <description>IIC Transmit FIFO Threshold</description>
          <addressOffset>0x3C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_CLR_INTR</name>
          <displayName>IC_CLR_INTR</displayName>
          <description>Clear combined and Individual Interrupts</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_CLR_RX_UNDER</name>
          <displayName>IC_CLR_RX_UNDER</displayName>
          <description>Clear RX_UNDER Interrupt</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_CLR_RX_OVER</name>
          <displayName>IC_CLR_RX_OVER</displayName>
          <description>Clear RX_OVER Interrupt</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_CLR_TX_OVER</name>
          <displayName>IC_CLR_TX_OVER</displayName>
          <description>Clear TX_OVER Interrupt</description>
          <addressOffset>0x4C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_CLR_RD_REQ</name>
          <displayName>IC_CLR_RD_REQ</displayName>
          <description>Clear RQ_REQ Interrupt</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_CLR_TX_ABRT</name>
          <displayName>IC_CLR_TX_ABRT</displayName>
          <description>Clear TX_ABRT Interrupt</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_CLR_RX_DONE</name>
          <displayName>IC_CLR_RX_DONE</displayName>
          <description>Clear RX_DONE Interrupt</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_CLR_ACTIVITY</name>
          <displayName>IC_CLR_ACTIVITY</displayName>
          <description>Clear ACTIVITY Interrupt</description>
          <addressOffset>0x5C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_CLR_STOP_DET</name>
          <displayName>IC_CLR_STOP_DET</displayName>
          <description>Clear STOP_DET Interrupt</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_CLR_START_DET</name>
          <displayName>IC_CLR_START_DET</displayName>
          <description>Clear START_DET Interrupt</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_CLR_GEN_CALL</name>
          <displayName>IC_CLR_GEN_CALL</displayName>
          <description>Clear GEN_CALL Interrupt</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_ENABLE</name>
          <displayName>IC_ENABLE</displayName>
          <description>IIC Enable</description>
          <addressOffset>0x6C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_STATUS</name>
          <displayName>IC_STATUS</displayName>
          <description>IIC Status</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_TXFLR</name>
          <displayName>IC_TXFLR</displayName>
          <description>Transmit FIFO Level Register</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_RXFLR</name>
          <displayName>IC_RXFLR</displayName>
          <description>Receive FIFO Level Register</description>
          <addressOffset>0x78</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_SDA_HOLD</name>
          <displayName>IC_SDA_HOLD</displayName>
          <description>SDA Hold Time Length Reg</description>
          <addressOffset>0x7C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_TX_ABRT_SOURCE</name>
          <displayName>IC_TX_ABRT_SOURCE</displayName>
          <description>IIC Transmit Abort Status Reg</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_SLV_DATA_NACK_ONLY</name>
          <displayName>IC_SLV_DATA_NACK_ONLY</displayName>
          <description>Generate SLV_DATA_NACK Register</description>
          <addressOffset>0x84</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_DMA_CR</name>
          <displayName>IC_DMA_CR</displayName>
          <description>DMA Control Register</description>
          <addressOffset>0x88</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_DMA_TDLR</name>
          <displayName>IC_DMA_TDLR</displayName>
          <description>DMA Transmit Data Level</description>
          <addressOffset>0x8C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_DMA_RDLR</name>
          <displayName>IC_DMA_RDLR</displayName>
          <description>DMA Receive Data Level</description>
          <addressOffset>0x90</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_SDA_SETUP</name>
          <displayName>IC_SDA_SETUP</displayName>
          <description>SDA Setup Register</description>
          <addressOffset>0x94</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_ACK_GENERAL_CALL</name>
          <displayName>IC_ACK_GENERAL_CALL</displayName>
          <description>ACK General Call Register</description>
          <addressOffset>0x98</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_ENABLE_STATUS</name>
          <displayName>IC_ENABLE_STATUS</displayName>
          <description>Enable Status Register</description>
          <addressOffset>0x9C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_FS_SPKLEN</name>
          <displayName>IC_FS_SPKLEN</displayName>
          <description>SS and FS spike suppression limit</description>
          <addressOffset>0xA0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_HS_SPKLEN</name>
          <displayName>IC_HS_SPKLEN</displayName>
          <description>HS spike suppression limit</description>
          <addressOffset>0xA4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_CLR_RESTART_DET</name>
          <displayName>IC_CLR_RESTART_DET</displayName>
          <description>Clear RESTART_DET Interrup</description>
          <addressOffset>0xA8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_SCL_STUCK_AT_LOW_TIMEOUT</name>
          <displayName>IC_SCL_STUCK_AT_LOW_TIMEOUT</displayName>
          <description>I2C SCL Stuck at Low Timeout</description>
          <addressOffset>0xAC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_SDA_STUCK_AT_LOW_TIMEOUT</name>
          <displayName>IC_SDA_STUCK_AT_LOW_TIMEOUT</displayName>
          <description>I2C SDA Stuck at Low Timeout</description>
          <addressOffset>0xB0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_CLR_SCL_STUCK_DET</name>
          <displayName>IC_CLR_SCL_STUCK_DET</displayName>
          <description>Clear SCL Stuck at Low Detect Interrupt</description>
          <addressOffset>0xB4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_COMP_PARAM_1</name>
          <displayName>IC_COMP_PARAM_1</displayName>
          <description>Component Parameter Register</description>
          <addressOffset>0xF4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_COMP_VERSION</name>
          <displayName>IC_COMP_VERSION</displayName>
          <description>Component Version ID Register</description>
          <addressOffset>0xF8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IC_COMP_TYPE</name>
          <displayName>IC_COMP_TYPE</displayName>
          <description>Component Type Register</description>
          <addressOffset>0xFC</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="I2C_MST_0">
      <name>I2C_MST_1</name>
      <description>I2C_MST_1</description>
      <groupName>I2C_MST_1</groupName>
      <baseAddress>0x52004000</baseAddress>
      <interrupt>
        <name>I2C_MST_1_intr</name>
        <description>I2C_MST_1_intr_IRQn</description>
        <value>96</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="I2C_MST_0">
      <name>I2C_SLV_0</name>
      <description>I2C_SLV_0</description>
      <groupName>I2C_SLV_0</groupName>
      <baseAddress>0x54000000</baseAddress>
      <interrupt>
        <name>I2C_SLAVE_intr</name>
        <description>I2C_SLAVE_intr_IRQn</description>
        <value>92</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="I2C_MST_0">
      <name>I2C_SLV_1</name>
      <description>I2C_SLV_1</description>
      <groupName>I2C_SLV_1</groupName>
      <baseAddress>0x5400E000</baseAddress>
      <interrupt>
        <name>I2C_Slave_1</name>
        <description>I2C_Slave_1_IRQn</description>
        <value>112</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>ADCC_LV</name>
      <description>ADCC_LV</description>
      <groupName>ADCC_LV</groupName>
      <baseAddress>0x5200C800</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>adcc_lv_int_out</name>
        <description>adcc_lv_int_out_IRQn</description>
        <value>70</value>
      </interrupt>
      <registers>
        <register>
          <name>REG_ADCC_EN</name>
          <displayName>REG_ADCC_EN</displayName>
          <description>ADCC module enable</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_SINGLE</name>
          <displayName>REG_ADCC_SINGLE</displayName>
          <description>Single shot mode control enable</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH_MASK</name>
          <displayName>REG_ADCC_CH_MASK</displayName>
          <description>input channel mask</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_SR</name>
          <displayName>REG_ADCC_SR</displayName>
          <description>channel 0~3 sample rate</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_DATA_TYPE</name>
          <displayName>REG_ADCC_DATA_TYPE</displayName>
          <description>data type select (bypass/average)</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH0_OFFSET</name>
          <displayName>REG_ADCC_CH0_OFFSET</displayName>
          <description>CH0 offset(signed)</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH1_OFFSET</name>
          <displayName>REG_ADCC_CH1_OFFSET</displayName>
          <description>CH1 offset(signed)</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH2_OFFSET</name>
          <displayName>REG_ADCC_CH2_OFFSET</displayName>
          <description>CH2 offset(signed)</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH3_OFFSET</name>
          <displayName>REG_ADCC_CH3_OFFSET</displayName>
          <description>CH3 offset(signed)</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH0_TH_H</name>
          <displayName>REG_ADCC_CH0_TH_H</displayName>
          <description>CH0 Window High in/out interrupt threshold</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH1_TH_H</name>
          <displayName>REG_ADCC_CH1_TH_H</displayName>
          <description>CH1 Window High in/out interrupt threshold</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH2_TH_H</name>
          <displayName>REG_ADCC_CH2_TH_H</displayName>
          <description>CH2 Window High in/out interrupt threshold</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH3_TH_H</name>
          <displayName>REG_ADCC_CH3_TH_H</displayName>
          <description>CH3 Window High in/out interrupt threshold</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH0_TH_L</name>
          <displayName>REG_ADCC_CH0_TH_L</displayName>
          <description>CH0 Window Low in/out interrupt threshold</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH1_TH_L</name>
          <displayName>REG_ADCC_CH1_TH_L</displayName>
          <description>CH1 Window Low in/out interrupt threshold</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH2_TH_L</name>
          <displayName>REG_ADCC_CH2_TH_L</displayName>
          <description>CH2 Window Low in/out interrupt threshold</description>
          <addressOffset>0x3C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH3_TH_L</name>
          <displayName>REG_ADCC_CH3_TH_L</displayName>
          <description>CH3 Window Low in/out interrupt threshold</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_INT_DELAY</name>
          <displayName>REG_ADCC_INT_DELAY</displayName>
          <description>Interrupt disable time setting</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_INT_MASK</name>
          <displayName>REG_ADCC_INT_MASK</displayName>
          <description>interrupt mask</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_INT_CLR</name>
          <displayName>REG_ADCC_INT_CLR</displayName>
          <description>ADCC interrupt clear flag</description>
          <addressOffset>0x4C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_DBG_SEL</name>
          <displayName>REG_ADCC_DBG_SEL</displayName>
          <description>Debug signal select</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH0_GETDATA</name>
          <displayName>REG_ADCC_CH0_GETDATA</displayName>
          <description>CH0 Sample data output</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH1_GETDATA</name>
          <displayName>REG_ADCC_CH1_GETDATA</displayName>
          <description>CH1 Sample data output</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH2_GETDATA</name>
          <displayName>REG_ADCC_CH2_GETDATA</displayName>
          <description>CH2 Sample data output</description>
          <addressOffset>0x5C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_CH3_GETDATA</name>
          <displayName>REG_ADCC_CH3_GETDATA</displayName>
          <description>CH3 Sample data output</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_GETDATA_SEL</name>
          <displayName>REG_ADCC_GETDATA_SEL</displayName>
          <description>Sample data output select (0: Data Mux / 1: Data Offset)</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADCC_INT_STATUS</name>
          <displayName>REG_ADCC_INT_STATUS</displayName>
          <description>Channel 0~3 interrupt saving</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>ADC_LV</name>
      <description>ADC_LV</description>
      <groupName>ADC_LV</groupName>
      <baseAddress>0x5200C000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>REG_ADC_EN</name>
          <displayName>REG_ADC_EN</displayName>
          <description>ADC module enable</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADC_PWRGAT</name>
          <displayName>REG_ADC_PWRGAT</displayName>
          <description>ADC_PWRGAT</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADC_AREG0</name>
          <displayName>REG_ADC_AREG0</displayName>
          <description>AREG0</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADC_AREG1</name>
          <displayName>REG_ADC_AREG1</displayName>
          <description>AREG1</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADC_AREG2</name>
          <displayName>REG_ADC_AREG2</displayName>
          <description>AREG2</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADC_AREG3</name>
          <displayName>REG_ADC_AREG3</displayName>
          <description>AREG3</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADC_AREG4</name>
          <displayName>REG_ADC_AREG4</displayName>
          <description>AREG4</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADC_DBG</name>
          <displayName>REG_ADC_DBG</displayName>
          <description>DBG</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADC_XTAL_24M_CFG</name>
          <displayName>REG_ADC_XTAL_24M_CFG</displayName>
          <description>XTAL_24M_CFG</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="ADCC_LV">
      <name>ADCC_HV</name>
      <description>ADCC_HV</description>
      <groupName>ADCC_HV</groupName>
      <baseAddress>0x56005800</baseAddress>
    </peripheral>
    <peripheral>
      <name>ADC_HV</name>
      <description>ADC_HV</description>
      <groupName>ADC_HV</groupName>
      <baseAddress>0x56005000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>ADC_CTRL_HV</name>
        <description>ADC_CTRL_HV_IRQn</description>
        <value>44</value>
      </interrupt>
      <registers>
        <register>
          <name>REG_ADC_HV_AREG0</name>
          <displayName>REG_ADC_HV_AREG0</displayName>
          <description>AREG0, Ref to AIP register table (1.8/3.3v input)</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADC_HV_AREG1</name>
          <displayName>REG_ADC_HV_AREG1</displayName>
          <description>AREG1, Ref to AIP register table (1.8/3.3v input)</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADC_HV_EN</name>
          <displayName>REG_ADC_HV_EN</displayName>
          <description>LP_ADC_EN, 0: disable , 1: enable</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADC_HV_IN_SEL</name>
          <displayName>REG_ADC_HV_IN_SEL</displayName>
          <description>LP_ADC_IN_SEL_HV[1:0]</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADC_HV_PULL_LOW_EN</name>
          <displayName>REG_ADC_HV_PULL_LOW_EN</displayName>
          <description>Pull low enable </description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADC_HV_PULL_LOW_SEL</name>
          <displayName>REG_ADC_HV_PULL_LOW_SEL</displayName>
          <description>PULL_LOW_SEL_HV[1:0]</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ADC_HV_PWR_ON_EN</name>
          <displayName>REG_ADC_HV_PWR_ON_EN</displayName>
          <description>LV_OFF_HV (Power on enable), 0: VAD/VOD active (0.9v) , 1: VAD/VOD disable (0v)</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CDM</name>
      <description>CDM</description>
      <groupName>CDM</groupName>
      <baseAddress>0x55004200</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>cdm_en</name>
          <displayName>cdm_en</displayName>
          <description>cdm_en</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>cdm_init_map_active_flag</name>
          <displayName>cdm_init_map_active_flag</displayName>
          <description>cdm_init_map_active_flag</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>cdm_en_meta_htpack</name>
          <displayName>cdm_en_meta_htpack</displayName>
          <description>cdm_en_meta_htpack</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>cdm_crop_styx</name>
          <displayName>cdm_crop_styx</displayName>
          <description>cdm_crop_styx</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>cdm_hv</name>
          <displayName>cdm_hv</displayName>
          <description>cdm_hv</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>cdm_fifo_th</name>
          <displayName>cdm_fifo_th</displayName>
          <description>cdm_fifo_th</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>cdm_min_tolerance_react</name>
          <displayName>cdm_min_tolerance_react</displayName>
          <description>cdm_min_tolerance_react</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>cdm_relax_numhtth_erosth</name>
          <displayName>cdm_relax_numhtth_erosth</displayName>
          <description>cdm_relax_numhtth_erosth</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>cdm_ht_vect_th_cons_xy</name>
          <displayName>cdm_ht_vect_th_cons_xy</displayName>
          <description>cdm_ht_vect_th_cons_xy</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>cdm_lineframe_end</name>
          <displayName>cdm_lineframe_end</displayName>
          <description>cdm_lineframe_end</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>cdm_clear_int</name>
          <displayName>cdm_clear_int</displayName>
          <description>cdm_clear_int</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CSIRX</name>
      <description>MIPI_RX_CTRL</description>
      <groupName>CSIRX</groupName>
      <baseAddress>0x530F8000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>MIPI_RX_Interrupt0</name>
        <description>MIPI_RX_Interrupt0_IRQn</description>
        <value>180</value>
      </interrupt>
      <interrupt>
        <name>MIPI_RX_Interrupt1</name>
        <description>MIPI_RX_Interrupt1_IRQn</description>
        <value>181</value>
      </interrupt>
      <interrupt>
        <name>MIPI_RX_Interrupt2</name>
        <description>MIPI_RX_Interrupt2_IRQn</description>
        <value>182</value>
      </interrupt>
      <interrupt>
        <name>MIPI_RX_Interrupt3</name>
        <description>MIPI_RX_Interrupt3_IRQn</description>
        <value>183</value>
      </interrupt>
      <registers>
        <register>
          <name>device_config</name>
          <displayName>device_config</displayName>
          <description>device_config</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>soft_reset</name>
          <displayName>soft_reset</displayName>
          <description>soft_reset</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>static_cfg</name>
          <displayName>static_cfg</displayName>
          <description>static_cfg</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>error_bypass_cfg</name>
          <displayName>error_bypass_cfg</displayName>
          <description>error_bypass_cfg</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>monitor_irqs</name>
          <displayName>monitor_irqs</displayName>
          <description>monitor_irqs</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>monitor_irqs_mask_cfg</name>
          <displayName>monitor_irqs_mask_cfg</displayName>
          <description>monitor_irqs_mask_cfg</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>info_irqs</name>
          <displayName>info_irqs</displayName>
          <description>info_irqs</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>info_irqs_mask_cfg</name>
          <displayName>info_irqs_mask_cfg</displayName>
          <description>info_irqs_mask_cfg</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>error_irqs</name>
          <displayName>error_irqs</displayName>
          <description>error_irqs</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>error_irqs_mask_cfg</name>
          <displayName>error_irqs_mask_cfg</displayName>
          <description>error_irqs_mask_cfg</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dphy_lane_control</name>
          <displayName>dphy_lane_control</displayName>
          <description>dphy_lane_control</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dphy_status</name>
          <displayName>dphy_status</displayName>
          <description>dphy_status</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dphy_err_status_irq</name>
          <displayName>dphy_err_status_irq</displayName>
          <description>dphy_err_status_irq</description>
          <addressOffset>0x4C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dphy_err_irq_mask_cfg</name>
          <displayName>dphy_err_irq_mask_cfg</displayName>
          <description>dphy_err_irq_mask_cfg</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>integration_debug</name>
          <displayName>integration_debug</displayName>
          <description>integration_debug</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>error_debug</name>
          <displayName>error_debug</displayName>
          <description>error_debug</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>test_generic</name>
          <displayName>test_generic</displayName>
          <description>test_generic</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream0_ctrl</name>
          <displayName>stream0_ctrl</displayName>
          <description>stream0_ctrl</description>
          <addressOffset>0x100</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream0_status</name>
          <displayName>stream0_status</displayName>
          <description>stream0_status</description>
          <addressOffset>0x104</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream0_data_cfg</name>
          <displayName>stream0_data_cfg</displayName>
          <description>stream0_data_cfg</description>
          <addressOffset>0x108</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream0_cfg</name>
          <displayName>stream0_cfg</displayName>
          <description>stream0_cfg</description>
          <addressOffset>0x10C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream0_monitor_ctrl</name>
          <displayName>stream0_monitor_ctrl</displayName>
          <description>stream0_monitor_ctrl</description>
          <addressOffset>0x110</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream0_monitor_frame</name>
          <displayName>stream0_monitor_frame</displayName>
          <description>stream0_monitor_frame</description>
          <addressOffset>0x114</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream0_monitor_lb</name>
          <displayName>stream0_monitor_lb</displayName>
          <description>stream0_monitor_lb</description>
          <addressOffset>0x118</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream0_timer</name>
          <displayName>stream0_timer</displayName>
          <description>stream0_timer</description>
          <addressOffset>0x11C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream0_fcc_cfg</name>
          <displayName>stream0_fcc_cfg</displayName>
          <description>stream0_fcc_cfg</description>
          <addressOffset>0x120</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream0_fcc_ctrl</name>
          <displayName>stream0_fcc_ctrl</displayName>
          <description>stream0_fcc_ctrl</description>
          <addressOffset>0x124</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream0_fifo_fill_lvl</name>
          <displayName>stream0_fifo_fill_lvl</displayName>
          <description>stream0_fifo_fill_lvl</description>
          <addressOffset>0x128</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream1_ctrl</name>
          <displayName>stream1_ctrl</displayName>
          <description>stream1_ctrl</description>
          <addressOffset>0x200</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream1_status</name>
          <displayName>stream1_status</displayName>
          <description>stream1_status</description>
          <addressOffset>0x204</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream1_data_cfg</name>
          <displayName>stream1_data_cfg</displayName>
          <description>stream1_data_cfg</description>
          <addressOffset>0x208</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream1_cfg</name>
          <displayName>stream1_cfg</displayName>
          <description>stream1_cfg</description>
          <addressOffset>0x20C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream1_monitor_ctrl</name>
          <displayName>stream1_monitor_ctrl</displayName>
          <description>stream1_monitor_ctrl</description>
          <addressOffset>0x210</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream1_monitor_frame</name>
          <displayName>stream1_monitor_frame</displayName>
          <description>stream1_monitor_frame</description>
          <addressOffset>0x214</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream1_monitor_lb</name>
          <displayName>stream1_monitor_lb</displayName>
          <description>stream1_monitor_lb</description>
          <addressOffset>0x218</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream1_timer</name>
          <displayName>stream1_timer</displayName>
          <description>stream1_timer</description>
          <addressOffset>0x21C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream1_fcc_cfg</name>
          <displayName>stream1_fcc_cfg</displayName>
          <description>stream1_fcc_cfg</description>
          <addressOffset>0x220</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream1_fcc_ctrl</name>
          <displayName>stream1_fcc_ctrl</displayName>
          <description>stream1_fcc_ctrl</description>
          <addressOffset>0x224</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream1_fifo_fill_lvl</name>
          <displayName>stream1_fifo_fill_lvl</displayName>
          <description>stream1_fifo_fill_lvl</description>
          <addressOffset>0x228</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream2_ctrl</name>
          <displayName>stream2_ctrl</displayName>
          <description>stream2_ctrl</description>
          <addressOffset>0x300</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream2_status</name>
          <displayName>stream2_status</displayName>
          <description>stream2_status</description>
          <addressOffset>0x304</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream2_data_cfg</name>
          <displayName>stream2_data_cfg</displayName>
          <description>stream2_data_cfg</description>
          <addressOffset>0x308</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream2_cfg</name>
          <displayName>stream2_cfg</displayName>
          <description>stream2_cfg</description>
          <addressOffset>0x30C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream2_monitor_ctrl</name>
          <displayName>stream2_monitor_ctrl</displayName>
          <description>stream2_monitor_ctrl</description>
          <addressOffset>0x310</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream2_monitor_frame</name>
          <displayName>stream2_monitor_frame</displayName>
          <description>stream2_monitor_frame</description>
          <addressOffset>0x314</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream2_monitor_lb</name>
          <displayName>stream2_monitor_lb</displayName>
          <description>stream2_monitor_lb</description>
          <addressOffset>0x318</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream2_timer</name>
          <displayName>stream2_timer</displayName>
          <description>stream2_timer</description>
          <addressOffset>0x31C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream2_fcc_cfg</name>
          <displayName>stream2_fcc_cfg</displayName>
          <description>stream2_fcc_cfg</description>
          <addressOffset>0x320</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream2_fcc_ctrl</name>
          <displayName>stream2_fcc_ctrl</displayName>
          <description>stream2_fcc_ctrl</description>
          <addressOffset>0x324</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream2_fifo_fill_lvl</name>
          <displayName>stream2_fifo_fill_lvl</displayName>
          <description>stream2_fifo_fill_lvl</description>
          <addressOffset>0x328</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream3_ctrl</name>
          <displayName>stream3_ctrl</displayName>
          <description>stream3_ctrl</description>
          <addressOffset>0x400</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream3_status</name>
          <displayName>stream3_status</displayName>
          <description>stream3_status</description>
          <addressOffset>0x404</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream3_data_cfg</name>
          <displayName>stream3_data_cfg</displayName>
          <description>stream3_data_cfg</description>
          <addressOffset>0x408</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream3_cfg</name>
          <displayName>stream3_cfg</displayName>
          <description>stream3_cfg</description>
          <addressOffset>0x40C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream3_monitor_ctrl</name>
          <displayName>stream3_monitor_ctrl</displayName>
          <description>stream3_monitor_ctrl</description>
          <addressOffset>0x410</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream3_monitor_frame</name>
          <displayName>stream3_monitor_frame</displayName>
          <description>stream3_monitor_frame</description>
          <addressOffset>0x414</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream3_monitor_lb</name>
          <displayName>stream3_monitor_lb</displayName>
          <description>stream3_monitor_lb</description>
          <addressOffset>0x418</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream3_timer</name>
          <displayName>stream3_timer</displayName>
          <description>stream3_timer</description>
          <addressOffset>0x41C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream3_fcc_cfg</name>
          <displayName>stream3_fcc_cfg</displayName>
          <description>stream3_fcc_cfg</description>
          <addressOffset>0x420</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream3_fcc_ctrl</name>
          <displayName>stream3_fcc_ctrl</displayName>
          <description>stream3_fcc_ctrl</description>
          <addressOffset>0x424</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream3_fifo_fill_lvl</name>
          <displayName>stream3_fifo_fill_lvl</displayName>
          <description>stream3_fifo_fill_lvl</description>
          <addressOffset>0x428</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_int_status</name>
          <displayName>asf_int_status</displayName>
          <description>asf_int_status</description>
          <addressOffset>0x900</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_int_raw_status</name>
          <displayName>asf_int_raw_status</displayName>
          <description>asf_int_raw_status</description>
          <addressOffset>0x904</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_int_mask</name>
          <displayName>asf_int_mask</displayName>
          <description>asf_int_mask</description>
          <addressOffset>0x908</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_int_test</name>
          <displayName>asf_int_test</displayName>
          <description>asf_int_test</description>
          <addressOffset>0x90C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_fatal_nonfatal_select</name>
          <displayName>asf_fatal_nonfatal_select</displayName>
          <description>asf_fatal_nonfatal_select</description>
          <addressOffset>0x910</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_sram_corr_fault_status</name>
          <displayName>asf_sram_corr_fault_status</displayName>
          <description>asf_sram_corr_fault_status</description>
          <addressOffset>0x920</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_sram_uncorr_fault_status</name>
          <displayName>asf_sram_uncorr_fault_status</displayName>
          <description>asf_sram_uncorr_fault_status</description>
          <addressOffset>0x924</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_sram_fault_stats</name>
          <displayName>asf_sram_fault_stats</displayName>
          <description>asf_sram_fault_stats</description>
          <addressOffset>0x928</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_trans_to_ctrl</name>
          <displayName>asf_trans_to_ctrl</displayName>
          <description>asf_trans_to_ctrl</description>
          <addressOffset>0x930</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_trans_to_fault_mask</name>
          <displayName>asf_trans_to_fault_mask</displayName>
          <description>asf_trans_to_fault_mask</description>
          <addressOffset>0x934</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_trans_to_fault_status</name>
          <displayName>asf_trans_to_fault_status</displayName>
          <description>asf_trans_to_fault_status</description>
          <addressOffset>0x938</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_protocol_fault_mask</name>
          <displayName>asf_protocol_fault_mask</displayName>
          <description>asf_protocol_fault_mask</description>
          <addressOffset>0x940</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_protocol_fault_status</name>
          <displayName>asf_protocol_fault_status</displayName>
          <description>asf_protocol_fault_status</description>
          <addressOffset>0x944</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>id_prod_ver</name>
          <displayName>id_prod_ver</displayName>
          <description>id_prod_ver</description>
          <addressOffset>0xFFC</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CSIRX_DPHY</name>
      <description>dphy lane control</description>
      <groupName>CSIRX_DPHY</groupName>
      <baseAddress>0x55006000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>CSIRX_DPHY_TUNCATE</name>
          <displayName>CSIRX_DPHY_TUNCATE</displayName>
          <description>CSIRX_DPHY_TUNCATE</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>CSIRX_DPHY_REG</name>
          <displayName>CSIRX_DPHY_REG</displayName>
          <description>CSIRX_DPHY_REG</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CSITX</name>
      <description>MIPI_TX_CTRL</description>
      <groupName>CSITX</groupName>
      <baseAddress>0x53060000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>MIPI_TX</name>
        <description>MIPI_TX_IRQn</description>
        <value>184</value>
      </interrupt>
      <registers>
        <register>
          <name>device_config</name>
          <displayName>device_config</displayName>
          <description>device_config</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>status</name>
          <displayName>status</displayName>
          <description>status</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>irq</name>
          <displayName>irq</displayName>
          <description>irq</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>irq_mask</name>
          <displayName>irq_mask</displayName>
          <description>irq_mask</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dphy_irq</name>
          <displayName>dphy_irq</displayName>
          <description>dphy_irq</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dphy_irq_mask</name>
          <displayName>dphy_irq_mask</displayName>
          <description>dphy_irq_mask</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>tx_conf</name>
          <displayName>tx_conf</displayName>
          <description>tx_conf</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>wait_burst_time</name>
          <displayName>wait_burst_time</displayName>
          <description>wait_burst_time</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dphy_cfg</name>
          <displayName>dphy_cfg</displayName>
          <description>dphy_cfg</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dphy_clk_wakeup</name>
          <displayName>dphy_clk_wakeup</displayName>
          <description>dphy_clk_wakeup</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dphy_ulps_wakeup</name>
          <displayName>dphy_ulps_wakeup</displayName>
          <description>dphy_ulps_wakeup</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dphy_cfg1</name>
          <displayName>dphy_cfg1</displayName>
          <description>dphy_cfg1</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dphy_status</name>
          <displayName>dphy_status</displayName>
          <description>dphy_status</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>vc0_cfg</name>
          <displayName>vc0_cfg</displayName>
          <description>vc0_cfg</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>vc1_cfg</name>
          <displayName>vc1_cfg</displayName>
          <description>vc1_cfg</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>vc2_cfg</name>
          <displayName>vc2_cfg</displayName>
          <description>vc2_cfg</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>vc3_cfg</name>
          <displayName>vc3_cfg</displayName>
          <description>vc3_cfg</description>
          <addressOffset>0x4C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>vc4_cfg</name>
          <displayName>vc4_cfg</displayName>
          <description>vc4_cfg</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>vc5_cfg</name>
          <displayName>vc5_cfg</displayName>
          <description>vc5_cfg</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>vc6_cfg</name>
          <displayName>vc6_cfg</displayName>
          <description>vc6_cfg</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>vc7_cfg</name>
          <displayName>vc7_cfg</displayName>
          <description>vc7_cfg</description>
          <addressOffset>0x5C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>vc8_cfg</name>
          <displayName>vc8_cfg</displayName>
          <description>vc8_cfg</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>vc9_cfg</name>
          <displayName>vc9_cfg</displayName>
          <description>vc9_cfg</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>vc10_cfg</name>
          <displayName>vc10_cfg</displayName>
          <description>vc10_cfg</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>vc11_cfg</name>
          <displayName>vc11_cfg</displayName>
          <description>vc11_cfg</description>
          <addressOffset>0x6C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>vc12_cfg</name>
          <displayName>vc12_cfg</displayName>
          <description>vc12_cfg</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>vc13_cfg</name>
          <displayName>vc13_cfg</displayName>
          <description>vc13_cfg</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>vc14_cfg</name>
          <displayName>vc14_cfg</displayName>
          <description>vc14_cfg</description>
          <addressOffset>0x78</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>vc15_cfg</name>
          <displayName>vc15_cfg</displayName>
          <description>vc15_cfg</description>
          <addressOffset>0x7C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt0_cfg</name>
          <displayName>dt0_cfg</displayName>
          <description>dt0_cfg</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt0_format</name>
          <displayName>dt0_format</displayName>
          <description>dt0_format</description>
          <addressOffset>0x84</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt1_cfg</name>
          <displayName>dt1_cfg</displayName>
          <description>dt1_cfg</description>
          <addressOffset>0x88</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt1_format</name>
          <displayName>dt1_format</displayName>
          <description>dt1_format</description>
          <addressOffset>0x8C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt2_cfg</name>
          <displayName>dt2_cfg</displayName>
          <description>dt2_cfg</description>
          <addressOffset>0x90</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt2_format</name>
          <displayName>dt2_format</displayName>
          <description>dt2_format</description>
          <addressOffset>0x94</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt3_cfg</name>
          <displayName>dt3_cfg</displayName>
          <description>dt3_cfg</description>
          <addressOffset>0x98</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt3_format</name>
          <displayName>dt3_format</displayName>
          <description>dt3_format</description>
          <addressOffset>0x9C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt4_cfg</name>
          <displayName>dt4_cfg</displayName>
          <description>dt4_cfg</description>
          <addressOffset>0xA0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt4_format</name>
          <displayName>dt4_format</displayName>
          <description>dt4_format</description>
          <addressOffset>0xA4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt5_cfg</name>
          <displayName>dt5_cfg</displayName>
          <description>dt5_cfg</description>
          <addressOffset>0xA8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt5_format</name>
          <displayName>dt5_format</displayName>
          <description>dt5_format</description>
          <addressOffset>0xAC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt6_cfg</name>
          <displayName>dt6_cfg</displayName>
          <description>dt6_cfg</description>
          <addressOffset>0xB0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt6_format</name>
          <displayName>dt6_format</displayName>
          <description>dt6_format</description>
          <addressOffset>0xB4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt7_cfg</name>
          <displayName>dt7_cfg</displayName>
          <description>dt7_cfg</description>
          <addressOffset>0xB8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt7_format</name>
          <displayName>dt7_format</displayName>
          <description>dt7_format</description>
          <addressOffset>0xBC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt8_cfg</name>
          <displayName>dt8_cfg</displayName>
          <description>dt8_cfg</description>
          <addressOffset>0xC0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt8_format</name>
          <displayName>dt8_format</displayName>
          <description>dt8_format</description>
          <addressOffset>0xC4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt9_cfg</name>
          <displayName>dt9_cfg</displayName>
          <description>dt9_cfg</description>
          <addressOffset>0xC8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt9_format</name>
          <displayName>dt9_format</displayName>
          <description>dt9_format</description>
          <addressOffset>0xCC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt10_cfg</name>
          <displayName>dt10_cfg</displayName>
          <description>dt10_cfg</description>
          <addressOffset>0xD0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt10_format</name>
          <displayName>dt10_format</displayName>
          <description>dt10_format</description>
          <addressOffset>0xD4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt11_cfg</name>
          <displayName>dt11_cfg</displayName>
          <description>dt11_cfg</description>
          <addressOffset>0xD8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt11_format</name>
          <displayName>dt11_format</displayName>
          <description>dt11_format</description>
          <addressOffset>0xDC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt12_cfg</name>
          <displayName>dt12_cfg</displayName>
          <description>dt12_cfg</description>
          <addressOffset>0xE0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt12_format</name>
          <displayName>dt12_format</displayName>
          <description>dt12_format</description>
          <addressOffset>0xE4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt13_cfg</name>
          <displayName>dt13_cfg</displayName>
          <description>dt13_cfg</description>
          <addressOffset>0xE8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt13_format</name>
          <displayName>dt13_format</displayName>
          <description>dt13_format</description>
          <addressOffset>0xEC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt14_cfg</name>
          <displayName>dt14_cfg</displayName>
          <description>dt14_cfg</description>
          <addressOffset>0xF0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt14_format</name>
          <displayName>dt14_format</displayName>
          <description>dt14_format</description>
          <addressOffset>0xF4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt15_cfg</name>
          <displayName>dt15_cfg</displayName>
          <description>dt15_cfg</description>
          <addressOffset>0xF8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>dt15_format</name>
          <displayName>dt15_format</displayName>
          <description>dt15_format</description>
          <addressOffset>0xFC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream_if_0_cfg</name>
          <displayName>stream_if_0_cfg</displayName>
          <description>stream_if_0_cfg</description>
          <addressOffset>0x100</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream_if_1_cfg</name>
          <displayName>stream_if_1_cfg</displayName>
          <description>stream_if_1_cfg</description>
          <addressOffset>0x104</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream_if_2_cfg</name>
          <displayName>stream_if_2_cfg</displayName>
          <description>stream_if_2_cfg</description>
          <addressOffset>0x108</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stream_if_3_cfg</name>
          <displayName>stream_if_3_cfg</displayName>
          <description>stream_if_3_cfg</description>
          <addressOffset>0x10C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>epd_en_ssp</name>
          <displayName>epd_en_ssp</displayName>
          <description>epd_en_ssp</description>
          <addressOffset>0x200</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>epd_op_slp</name>
          <displayName>epd_op_slp</displayName>
          <description>epd_op_slp</description>
          <addressOffset>0x204</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>epd_clkidlehs_min</name>
          <displayName>epd_clkidlehs_min</displayName>
          <description>epd_clkidlehs_min</description>
          <addressOffset>0x208</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>debug_cfg</name>
          <displayName>debug_cfg</displayName>
          <description>debug_cfg</description>
          <addressOffset>0xD00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>debug_ln_fsm</name>
          <displayName>debug_ln_fsm</displayName>
          <description>debug_ln_fsm</description>
          <addressOffset>0xD04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>debug_clk_ln_fsm</name>
          <displayName>debug_clk_ln_fsm</displayName>
          <description>debug_clk_ln_fsm</description>
          <addressOffset>0xD08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>debug_data_ln_fsm</name>
          <displayName>debug_data_ln_fsm</displayName>
          <description>debug_data_ln_fsm</description>
          <addressOffset>0xD0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>debug_prot0_fsm</name>
          <displayName>debug_prot0_fsm</displayName>
          <description>debug_prot0_fsm</description>
          <addressOffset>0xD10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>debug_prot1_fsm</name>
          <displayName>debug_prot1_fsm</displayName>
          <description>debug_prot1_fsm</description>
          <addressOffset>0xD14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>debug_prot2_fsm</name>
          <displayName>debug_prot2_fsm</displayName>
          <description>debug_prot2_fsm</description>
          <addressOffset>0xD18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>debug_prot3_fsm</name>
          <displayName>debug_prot3_fsm</displayName>
          <description>debug_prot3_fsm</description>
          <addressOffset>0xD1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>test_generic_status</name>
          <displayName>test_generic_status</displayName>
          <description>test_generic_status</description>
          <addressOffset>0xDF8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>test_generic_ctrl</name>
          <displayName>test_generic_ctrl</displayName>
          <description>test_generic_ctrl</description>
          <addressOffset>0xDFC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_int_status</name>
          <displayName>asf_int_status</displayName>
          <description>asf_int_status</description>
          <addressOffset>0xE00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_int_raw_status</name>
          <displayName>asf_int_raw_status</displayName>
          <description>asf_int_raw_status</description>
          <addressOffset>0xE04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_int_mask</name>
          <displayName>asf_int_mask</displayName>
          <description>asf_int_mask</description>
          <addressOffset>0xE08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_int_test</name>
          <displayName>asf_int_test</displayName>
          <description>asf_int_test</description>
          <addressOffset>0xE0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_fatal_nonfatal_select</name>
          <displayName>asf_fatal_nonfatal_select</displayName>
          <description>asf_fatal_nonfatal_select</description>
          <addressOffset>0xE10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_sram_corr_fault_status</name>
          <displayName>asf_sram_corr_fault_status</displayName>
          <description>asf_sram_corr_fault_status</description>
          <addressOffset>0xE20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_sram_uncorr_fault_status</name>
          <displayName>asf_sram_uncorr_fault_status</displayName>
          <description>asf_sram_uncorr_fault_status</description>
          <addressOffset>0xE24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_sram_fault_stats</name>
          <displayName>asf_sram_fault_stats</displayName>
          <description>asf_sram_fault_stats</description>
          <addressOffset>0xE28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_trans_to_ctrl</name>
          <displayName>asf_trans_to_ctrl</displayName>
          <description>asf_trans_to_ctrl</description>
          <addressOffset>0xE30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_trans_to_fault_mask</name>
          <displayName>asf_trans_to_fault_mask</displayName>
          <description>asf_trans_to_fault_mask</description>
          <addressOffset>0xE34</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_trans_to_fault_status</name>
          <displayName>asf_trans_to_fault_status</displayName>
          <description>asf_trans_to_fault_status</description>
          <addressOffset>0xE38</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_protocol_fault_mask</name>
          <displayName>asf_protocol_fault_mask</displayName>
          <description>asf_protocol_fault_mask</description>
          <addressOffset>0xE40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>asf_protocol_fault_status</name>
          <displayName>asf_protocol_fault_status</displayName>
          <description>asf_protocol_fault_status</description>
          <addressOffset>0xE44</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>id_prod_ver</name>
          <displayName>id_prod_ver</displayName>
          <description>id_prod_ver</description>
          <addressOffset>0xFFC</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DMA0</name>
      <description>DMA0</description>
      <groupName>DMA0</groupName>
      <baseAddress>0x50000000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>DMAC_INT_STATUS</name>
          <displayName>DMAC_INT_STATUS</displayName>
          <description>DMAC_INT_STATUS</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_INT_TC_STATUS</name>
          <displayName>DMAC_INT_TC_STATUS</displayName>
          <description>DMAC_INT_TC_STATUS</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_INT_TC_CLR</name>
          <displayName>DMAC_INT_TC_CLR</displayName>
          <description>DMAC_INT_TC_CLR</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_INT_ERR_STATUS</name>
          <displayName>DMAC_INT_ERR_STATUS</displayName>
          <description>DMAC_INT_ERR_STATUS</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_INT_ERR_CLR</name>
          <displayName>DMAC_INT_ERR_CLR</displayName>
          <description>DMAC_INT_ERR_CLR</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_RAW_INT_TC_STATUS</name>
          <displayName>DMAC_RAW_INT_TC_STATUS</displayName>
          <description>DMAC_RAW_INT_TC_STATUS</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_RAW_INT_ERR_STATUS</name>
          <displayName>DMAC_RAW_INT_ERR_STATUS</displayName>
          <description>DMAC_RAW_INT_ERR_STATUS</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_ENABLE_CHANNEL</name>
          <displayName>DMAC_ENABLE_CHANNEL</displayName>
          <description>DMAC_ENABLE_CHANNEL</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_SOFT_B_REQ</name>
          <displayName>DMAC_SOFT_B_REQ</displayName>
          <description>DMAC_SOFT_B_REQ</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_SOFT_S_REQ</name>
          <displayName>DMAC_SOFT_S_REQ</displayName>
          <description>DMAC_SOFT_S_REQ</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_LAST_SOFT_B_REQ</name>
          <displayName>DMAC_LAST_SOFT_B_REQ</displayName>
          <description>DMAC_LAST_SOFT_B_REQ</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_LAST_SOFT_S_REQ</name>
          <displayName>DMAC_LAST_SOFT_S_REQ</displayName>
          <description>DMAC_LAST_SOFT_S_REQ</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CONFIGURATION</name>
          <displayName>DMAC_CONFIGURATION</displayName>
          <description>DMAC_CONFIGURATION</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_SYNC</name>
          <displayName>DMAC_SYNC</displayName>
          <description>DMAC_SYNC</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH0_SRC_ADDR</name>
          <displayName>DMAC_CH0_SRC_ADDR</displayName>
          <description>DMAC_CH0_SRC_ADDR</description>
          <addressOffset>0x100</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH0_DEST_ADDR</name>
          <displayName>DMAC_CH0_DEST_ADDR</displayName>
          <description>DMAC_CH0_DEST_ADDR</description>
          <addressOffset>0x104</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH0_LLI</name>
          <displayName>DMAC_CH0_LLI</displayName>
          <description>DMAC_CH0_LLI</description>
          <addressOffset>0x108</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH0_CONTROL</name>
          <displayName>DMAC_CH0_CONTROL</displayName>
          <description>DMAC_CH0_CONTROL</description>
          <addressOffset>0x10C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH0_CONFIGURATION</name>
          <displayName>DMAC_CH0_CONFIGURATION</displayName>
          <description>DMAC_CH0_CONFIGURATION</description>
          <addressOffset>0x110</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH1_SRC_ADDR</name>
          <displayName>DMAC_CH1_SRC_ADDR</displayName>
          <description>DMAC_CH1_SRC_ADDR</description>
          <addressOffset>0x120</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH1_DEST_ADDR</name>
          <displayName>DMAC_CH1_DEST_ADDR</displayName>
          <description>DMAC_CH1_DEST_ADDR</description>
          <addressOffset>0x124</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH1_LLI</name>
          <displayName>DMAC_CH1_LLI</displayName>
          <description>DMAC_CH1_LLI</description>
          <addressOffset>0x128</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH1_CONTROL</name>
          <displayName>DMAC_CH1_CONTROL</displayName>
          <description>DMAC_CH1_CONTROL</description>
          <addressOffset>0x12C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH1_CONFIGURATION</name>
          <displayName>DMAC_CH1_CONFIGURATION</displayName>
          <description>DMAC_CH1_CONFIGURATION</description>
          <addressOffset>0x130</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH2_SRC_ADDR</name>
          <displayName>DMAC_CH2_SRC_ADDR</displayName>
          <description>DMAC_CH2_SRC_ADDR</description>
          <addressOffset>0x140</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH2_DEST_ADDR</name>
          <displayName>DMAC_CH2_DEST_ADDR</displayName>
          <description>DMAC_CH2_DEST_ADDR</description>
          <addressOffset>0x144</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH2_LLI</name>
          <displayName>DMAC_CH2_LLI</displayName>
          <description>DMAC_CH2_LLI</description>
          <addressOffset>0x148</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH2_CONTROL</name>
          <displayName>DMAC_CH2_CONTROL</displayName>
          <description>DMAC_CH2_CONTROL</description>
          <addressOffset>0x14C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH2_CONFIGURATION</name>
          <displayName>DMAC_CH2_CONFIGURATION</displayName>
          <description>DMAC_CH2_CONFIGURATION</description>
          <addressOffset>0x150</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH3_SRC_ADDR</name>
          <displayName>DMAC_CH3_SRC_ADDR</displayName>
          <description>DMAC_CH3_SRC_ADDR</description>
          <addressOffset>0x160</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH3_DEST_ADDR</name>
          <displayName>DMAC_CH3_DEST_ADDR</displayName>
          <description>DMAC_CH3_DEST_ADDR</description>
          <addressOffset>0x164</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH3_LLI</name>
          <displayName>DMAC_CH3_LLI</displayName>
          <description>DMAC_CH3_LLI</description>
          <addressOffset>0x168</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH3_CONTROL</name>
          <displayName>DMAC_CH3_CONTROL</displayName>
          <description>DMAC_CH3_CONTROL</description>
          <addressOffset>0x16C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH3_CONFIGURATION</name>
          <displayName>DMAC_CH3_CONFIGURATION</displayName>
          <description>DMAC_CH3_CONFIGURATION</description>
          <addressOffset>0x170</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH4_SRC_ADDR</name>
          <displayName>DMAC_CH4_SRC_ADDR</displayName>
          <description>DMAC_CH4_SRC_ADDR</description>
          <addressOffset>0x180</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH4_DEST_ADDR</name>
          <displayName>DMAC_CH4_DEST_ADDR</displayName>
          <description>DMAC_CH4_DEST_ADDR</description>
          <addressOffset>0x184</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH4_LLI</name>
          <displayName>DMAC_CH4_LLI</displayName>
          <description>DMAC_CH4_LLI</description>
          <addressOffset>0x188</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH4_CONTROL</name>
          <displayName>DMAC_CH4_CONTROL</displayName>
          <description>DMAC_CH4_CONTROL</description>
          <addressOffset>0x18C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH4_CONFIGURATION</name>
          <displayName>DMAC_CH4_CONFIGURATION</displayName>
          <description>DMAC_CH4_CONFIGURATION</description>
          <addressOffset>0x190</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH5_SRC_ADDR</name>
          <displayName>DMAC_CH5_SRC_ADDR</displayName>
          <description>DMAC_CH5_SRC_ADDR</description>
          <addressOffset>0x1A0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH5_DEST_ADDR</name>
          <displayName>DMAC_CH5_DEST_ADDR</displayName>
          <description>DMAC_CH5_DEST_ADDR</description>
          <addressOffset>0x1A4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH5_LLI</name>
          <displayName>DMAC_CH5_LLI</displayName>
          <description>DMAC_CH5_LLI</description>
          <addressOffset>0x1A8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH5_CONTROL</name>
          <displayName>DMAC_CH5_CONTROL</displayName>
          <description>DMAC_CH5_CONTROL</description>
          <addressOffset>0x1AC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH5_CONFIGURATION</name>
          <displayName>DMAC_CH5_CONFIGURATION</displayName>
          <description>DMAC_CH5_CONFIGURATION</description>
          <addressOffset>0x1B0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH6_SRC_ADDR</name>
          <displayName>DMAC_CH6_SRC_ADDR</displayName>
          <description>DMAC_CH6_SRC_ADDR</description>
          <addressOffset>0x1C0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH6_DEST_ADDR</name>
          <displayName>DMAC_CH6_DEST_ADDR</displayName>
          <description>DMAC_CH6_DEST_ADDR</description>
          <addressOffset>0x1C4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH6_LLI</name>
          <displayName>DMAC_CH6_LLI</displayName>
          <description>DMAC_CH6_LLI</description>
          <addressOffset>0x1C8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH6_CONTROL</name>
          <displayName>DMAC_CH6_CONTROL</displayName>
          <description>DMAC_CH6_CONTROL</description>
          <addressOffset>0x1CC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH6_CONFIGURATION</name>
          <displayName>DMAC_CH6_CONFIGURATION</displayName>
          <description>DMAC_CH6_CONFIGURATION</description>
          <addressOffset>0x1D0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH7_SRC_ADDR</name>
          <displayName>DMAC_CH7_SRC_ADDR</displayName>
          <description>DMAC_CH7_SRC_ADDR</description>
          <addressOffset>0x1E0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH7_DEST_ADDR</name>
          <displayName>DMAC_CH7_DEST_ADDR</displayName>
          <description>DMAC_CH7_DEST_ADDR</description>
          <addressOffset>0x1E4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH7_LLI</name>
          <displayName>DMAC_CH7_LLI</displayName>
          <description>DMAC_CH7_LLI</description>
          <addressOffset>0x1E8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH7_CONTROL</name>
          <displayName>DMAC_CH7_CONTROL</displayName>
          <description>DMAC_CH7_CONTROL</description>
          <addressOffset>0x1EC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_CH7_CONFIGURATION</name>
          <displayName>DMAC_CH7_CONFIGURATION</displayName>
          <description>DMAC_CH7_CONFIGURATION</description>
          <addressOffset>0x1F0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_PERIPHID0</name>
          <displayName>DMAC_PERIPHID0</displayName>
          <description>DMAC_PERIPHID0</description>
          <addressOffset>0xFE0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_PERIPHID1</name>
          <displayName>DMAC_PERIPHID1</displayName>
          <description>DMAC_PERIPHID1</description>
          <addressOffset>0xFE4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_PERIPHID2</name>
          <displayName>DMAC_PERIPHID2</displayName>
          <description>DMAC_PERIPHID2</description>
          <addressOffset>0xFE8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_PERIPHID3</name>
          <displayName>DMAC_PERIPHID3</displayName>
          <description>DMAC_PERIPHID3</description>
          <addressOffset>0xFEC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_PCELLID1</name>
          <displayName>DMAC_PCELLID1</displayName>
          <description>DMAC_PCELLID1</description>
          <addressOffset>0xFF4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_PCELLID2</name>
          <displayName>DMAC_PCELLID2</displayName>
          <description>DMAC_PCELLID2</description>
          <addressOffset>0xFF8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMAC_PCELLID3</name>
          <displayName>DMAC_PCELLID3</displayName>
          <description>DMAC_PCELLID3</description>
          <addressOffset>0xFFC</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="DMA0">
      <name>DMA1</name>
      <description>DMA1</description>
      <groupName>DMA1</groupName>
      <baseAddress>0x51000000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="DMA0">
      <name>DMA2</name>
      <description>DMA2</description>
      <groupName>DMA2</groupName>
      <baseAddress>0x51800000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="DMA0">
      <name>DMA3</name>
      <description>DMA3</description>
      <groupName>DMA3</groupName>
      <baseAddress>0x51810000</baseAddress>
    </peripheral>
    <peripheral>
      <name>DP</name>
      <description>DP</description>
      <groupName>DP</groupName>
      <baseAddress>0x55004300</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x10</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>REG_DP_MUX</name>
          <displayName>REG_DP_MUX</displayName>
          <description>REG_DP_MUX[13:0]</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_DP_INT_MSK</name>
          <displayName>REG_DP_INT_MSK</displayName>
          <description>REG_DP_INT_MSK[7:0]</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_DP_INT_STATUS</name>
          <displayName>REG_DP_INT_STATUS</displayName>
          <description>REG_DP_INT_STATUS[7:0]</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="DP">
      <name>DP_HSC</name>
      <description>DP_HSC</description>
      <groupName>DP_HSC</groupName>
      <baseAddress>0x53100300</baseAddress>
    </peripheral>
    <peripheral>
      <name>DP_RGB2YUV</name>
      <description>DP_RGB2YUV</description>
      <groupName>DP_RGB2YUV</groupName>
      <baseAddress>0x55004A00</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x04</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>CFG</name>
          <displayName>CFG</displayName>
          <description>CFG</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DP_CSC</name>
      <description>DP_CSC</description>
      <groupName>DP_CSC</groupName>
      <baseAddress>0x55004900</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x04</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>CFG</name>
          <displayName>CFG</displayName>
          <description>CFG</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>EDM</name>
      <description>EDM</description>
      <groupName>EDM</groupName>
      <baseAddress>0x55004C00</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>EDM_CRC_CFG</name>
          <displayName>EDM_CRC_CFG</displayName>
          <description>EDM_CRC_CFG</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>EDM_CRC_CH0</name>
          <displayName>EDM_CRC_CH0</displayName>
          <description>EDM_CRC_CH0</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>EDM_CRC_CH1</name>
          <displayName>EDM_CRC_CH1</displayName>
          <description>EDM_CRC_CH1</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>EDM_CRC_CH2</name>
          <displayName>EDM_CRC_CH2</displayName>
          <description>EDM_CRC_CH2</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>EDM_CRC_CONV</name>
          <displayName>EDM_CRC_CONV</displayName>
          <description>EDM_CRC_CONV</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_CTRL</name>
          <displayName>REG_EDM_CTRL</displayName>
          <description>REG_EDM_CTRL</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_MASK</name>
          <displayName>REG_EDM_MASK</displayName>
          <description>REG_EDM_MASK</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_VTH</name>
          <displayName>REG_EDM_VTH</displayName>
          <description>REG_EDM_VTH</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_CON_VTH</name>
          <displayName>REG_EDM_CON_VTH</displayName>
          <description>REG_EDM_CON_VTH</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_HTH</name>
          <displayName>REG_EDM_HTH</displayName>
          <description>REG_EDM_HTH</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_CON_HTH</name>
          <displayName>REG_EDM_CON_HTH</displayName>
          <description>REG_EDM_CON_HTH</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_CH0_DE_TH</name>
          <displayName>REG_EDM_CH0_DE_TH</displayName>
          <description>REG_EDM_CH0_DE_TH</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_CH1_DE_TH</name>
          <displayName>REG_EDM_CH1_DE_TH</displayName>
          <description>REG_EDM_CH1_DE_TH</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_CH2_DE_TH</name>
          <displayName>REG_EDM_CH2_DE_TH</displayName>
          <description>REG_EDM_CH2_DE_TH</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_HFP_TH</name>
          <displayName>REG_EDM_HFP_TH</displayName>
          <description>REG_EDM_HFP_TH</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_HBP_TH</name>
          <displayName>REG_EDM_HBP_TH</displayName>
          <description>REG_EDM_HBP_TH</description>
          <addressOffset>0x3C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_V_H_D_F_SEL</name>
          <displayName>REG_EDM_V_H_D_F_SEL</displayName>
          <description>REG_EDM_V_H_D_F_SEL</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_DBG_SEL</name>
          <displayName>REG_EDM_DBG_SEL</displayName>
          <description>REG_EDM_DBG_SEL</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_CON_FP_BP</name>
          <displayName>REG_EDM_CON_FP_BP</displayName>
          <description>REG_EDM_CON_FP_BP</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_CON_VB_HB</name>
          <displayName>REG_EDM_CON_VB_HB</displayName>
          <description>REG_EDM_CON_VB_HB</description>
          <addressOffset>0x4C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_STATUS</name>
          <displayName>REG_EDM_STATUS</displayName>
          <description>REG_EDM_STATUS</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_INT_CLR</name>
          <displayName>REG_EDM_INT_CLR</displayName>
          <description>REG_EDM_INT_CLR</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_WDT_EN</name>
          <displayName>REG_WDT_EN</displayName>
          <description>REG_WDT_EN</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_WDT1_TH</name>
          <displayName>REG_WDT1_TH</displayName>
          <description>REG_WDT1_TH</description>
          <addressOffset>0x5C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_WDT2_TH</name>
          <displayName>REG_WDT2_TH</displayName>
          <description>REG_WDT2_TH</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_WDT3_TH</name>
          <displayName>REG_WDT3_TH</displayName>
          <description>REG_WDT3_TH</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_CH0_DECNT</name>
          <displayName>REG_EDM_CH0_DECNT</displayName>
          <description>REG_EDM_CH0_DECNT</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_CH1_DECNT</name>
          <displayName>REG_EDM_CH1_DECNT</displayName>
          <description>REG_EDM_CH1_DECNT</description>
          <addressOffset>0x6C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_CH2_DECNT</name>
          <displayName>REG_EDM_CH2_DECNT</displayName>
          <description>REG_EDM_CH2_DECNT</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_CONV_DECNT</name>
          <displayName>REG_EDM_CONV_DECNT</displayName>
          <description>REG_EDM_CONV_DECNT</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_WDT1_CNT</name>
          <displayName>REG_WDT1_CNT</displayName>
          <description>REG_WDT1_CNT</description>
          <addressOffset>0x78</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_WDT2_CNT</name>
          <displayName>REG_WDT2_CNT</displayName>
          <description>REG_WDT2_CNT</description>
          <addressOffset>0x7C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_WDT3_CNT</name>
          <displayName>REG_WDT3_CNT</displayName>
          <description>REG_WDT3_CNT</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_FRAMECNT</name>
          <displayName>REG_EDM_FRAMECNT</displayName>
          <description>REG_EDM_FRAMECNT</description>
          <addressOffset>0x84</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_HFP_CNT</name>
          <displayName>REG_EDM_HFP_CNT</displayName>
          <description>REG_EDM_HFP_CNT</description>
          <addressOffset>0x88</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_HBP_CNT</name>
          <displayName>REG_EDM_HBP_CNT</displayName>
          <description>REG_EDM_HBP_CNT</description>
          <addressOffset>0x8C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_EDM_HTOTAL_CNT</name>
          <displayName>REG_EDM_HTOTAL_CNT</displayName>
          <description>REG_EDM_HTOTAL_CNT</description>
          <addressOffset>0x90</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO0</name>
      <description>GPIO0</description>
      <groupName>GPIO0</groupName>
      <baseAddress>0x54006000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x600</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>GPIO_GROUP_0</name>
        <description>GPIO_GROUP_0_IRQn</description>
        <value>107</value>
      </interrupt>
      <registers>
        <register>
          <name>int_status</name>
          <displayName>int_status</displayName>
          <description>int_status</description>
          <addressOffset>0x000</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>GPIODIR</name>
          <displayName>GPIODIR</displayName>
          <description>Direction (R/W), 0: input, 1: output</description>
          <addressOffset>0x400</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>GPIOIS</name>
          <displayName>GPIOIS</displayName>
          <description>Interrupt Sense (R/W), 0: edge, 1: level</description>
          <addressOffset>0x404</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>GPIOIBE</name>
          <displayName>GPIOIBE</displayName>
          <description>Interrupt Both Edge (R/W), 0: single, 1: both</description>
          <addressOffset>0x408</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>GPIOIEV</name>
          <displayName>GPIOIEV</displayName>
          <description>Interrupt Event (R/W), 0: falling/low, 1: rising/high</description>
          <addressOffset>0x40C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>GPIOIE</name>
          <displayName>GPIOIE</displayName>
          <description>Interrupt Mask (R/W), 0: disable interrupt, 1: enable interrupt</description>
          <addressOffset>0x410</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>GPIORIS</name>
          <displayName>GPIORIS</displayName>
          <description>Raw Interrupt Status (R)</description>
          <addressOffset>0x414</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>GPIOMIS</name>
          <displayName>GPIOMIS</displayName>
          <description>Mask Interrupt Status (R)</description>
          <addressOffset>0x418</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>GPIOIC</name>
          <displayName>GPIOIC</displayName>
          <description>Interrupt Clear (W), 1: clear, 0: no effect</description>
          <addressOffset>0x41C</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="GPIO0">
      <name>GPIO1</name>
      <description>GPIO1</description>
      <groupName>GPIO1</groupName>
      <baseAddress>0x54007000</baseAddress>
      <interrupt>
        <name>GPIO_GROUP_1</name>
        <description>GPIO_GROUP_1_IRQn</description>
        <value>108</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="GPIO0">
      <name>GPIO2</name>
      <description>GPIO2</description>
      <groupName>GPIO2</groupName>
      <baseAddress>0x54008000</baseAddress>
      <interrupt>
        <name>GPIO_GROUP_2</name>
        <description>GPIO_GROUP_2_IRQn</description>
        <value>109</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="GPIO0">
      <name>GPIO3</name>
      <description>GPIO3</description>
      <groupName>GPIO3</groupName>
      <baseAddress>0x54009000</baseAddress>
      <interrupt>
        <name>GPIO_GROUP_3</name>
        <description>GPIO_GROUP_3_IRQn</description>
        <value>110</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="GPIO0">
      <name>GPIO4</name>
      <description>GPIO4</description>
      <groupName>GPIO4</groupName>
      <baseAddress>0x56002000</baseAddress>
      <interrupt>
        <name>GPIO_GROUP_4_SB</name>
        <description>GPIO_GROUP_4_SB_IRQn</description>
        <value>42</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="GPIO0">
      <name>GPIO5</name>
      <description>GPIO5</description>
      <groupName>GPIO5</groupName>
      <baseAddress>0x56103000</baseAddress>
      <interrupt>
        <name>GPIO_GROUP_5_AON</name>
        <description>GPIO_GROUP_5_AON_IRQn</description>
        <value>19</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>AUTOI2C_MST</name>
      <description>AUTOI2C_MST</description>
      <groupName>AUTOI2C_MST</groupName>
      <baseAddress>0x56008000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>mipi_i2c_mst_noack_int</name>
        <description>mipi_i2c_mst_noack_int_IRQn</description>
        <value>50</value>
      </interrupt>
      <registers>
        <register>
          <name>mst2sen_en</name>
          <displayName>mst2sen_en</displayName>
          <description>mst2sen_en</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mst2sen_type</name>
          <displayName>mst2sen_type</displayName>
          <description>mst2sen_type</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mst2sen_trig_sw</name>
          <displayName>mst2sen_trig_sw</displayName>
          <description>mst2sen_trig_sw</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mst2sen_stop_sw</name>
          <displayName>mst2sen_stop_sw</displayName>
          <description>mst2sen_stop_sw</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mst2sen_trig</name>
          <displayName>mst2sen_trig</displayName>
          <description>mst2sen_trig</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mst2sen_stop</name>
          <displayName>mst2sen_stop</displayName>
          <description>mst2sen_stop</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mst2sen_speed</name>
          <displayName>mst2sen_speed</displayName>
          <description>mst2sen_speed</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mst2sen_slave_id</name>
          <displayName>mst2sen_slave_id</displayName>
          <description>mst2sen_slave_id</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mst2sen_trig_int_loc</name>
          <displayName>mst2sen_trig_int_loc</displayName>
          <description>mst2sen_trig_int_loc</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mst2sen_trig_int_delay</name>
          <displayName>mst2sen_trig_int_delay</displayName>
          <description>mst2sen_trig_int_delay</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mst2sen_stop_int_loc</name>
          <displayName>mst2sen_stop_int_loc</displayName>
          <description>mst2sen_stop_int_loc</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mst2sen_stop_int_delay</name>
          <displayName>mst2sen_stop_int_delay</displayName>
          <description>mst2sen_stop_int_delay</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>trig_cmd_num</name>
          <displayName>trig_cmd_num</displayName>
          <description>trig_cmd_num</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>trig_cmd_byte_num</name>
          <displayName>trig_cmd_byte_num</displayName>
          <description>trig_cmd_byte_num</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>trig_delay_01</name>
          <displayName>trig_delay_01</displayName>
          <description>trig_delay_01</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>trig_delay_12</name>
          <displayName>trig_delay_12</displayName>
          <description>trig_delay_12</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>trig_delay_23</name>
          <displayName>trig_delay_23</displayName>
          <description>trig_delay_23</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>trig_delay_34</name>
          <displayName>trig_delay_34</displayName>
          <description>trig_delay_34</description>
          <addressOffset>0x4C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>trig_cmd1_byte_4_1</name>
          <displayName>trig_cmd1_byte_4_1</displayName>
          <description>trig_cmd1_byte_4_1</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>trig_cmd2_byte_4_1</name>
          <displayName>trig_cmd2_byte_4_1</displayName>
          <description>trig_cmd2_byte_4_1</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>trig_cmd3_byte_4_1</name>
          <displayName>trig_cmd3_byte_4_1</displayName>
          <description>trig_cmd3_byte_4_1</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>trig_cmd4_byte_4_1</name>
          <displayName>trig_cmd4_byte_4_1</displayName>
          <description>trig_cmd4_byte_4_1</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stop_cmd_num</name>
          <displayName>stop_cmd_num</displayName>
          <description>stop_cmd_num</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stop_cmd_byte_num</name>
          <displayName>stop_cmd_byte_num</displayName>
          <description>stop_cmd_byte_num</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stop_delay_01</name>
          <displayName>stop_delay_01</displayName>
          <description>stop_delay_01</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stop_delay_12</name>
          <displayName>stop_delay_12</displayName>
          <description>stop_delay_12</description>
          <addressOffset>0x84</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stop_delay_34</name>
          <displayName>stop_delay_34</displayName>
          <description>stop_delay_34</description>
          <addressOffset>0x8C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stop_cmd1_byte_4_1</name>
          <displayName>stop_cmd1_byte_4_1</displayName>
          <description>stop_cmd1_byte_4_1</description>
          <addressOffset>0x90</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stop_cmd2_byte_4_1</name>
          <displayName>stop_cmd2_byte_4_1</displayName>
          <description>stop_cmd2_byte_4_1</description>
          <addressOffset>0x98</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stop_cmd3_byte_4_1</name>
          <displayName>stop_cmd3_byte_4_1</displayName>
          <description>stop_cmd3_byte_4_1</description>
          <addressOffset>0xA0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>stop_cmd4_byte_4_1</name>
          <displayName>stop_cmd4_byte_4_1</displayName>
          <description>stop_cmd4_byte_4_1</description>
          <addressOffset>0xA8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>int_mask</name>
          <displayName>int_mask</displayName>
          <description>int_mask</description>
          <addressOffset>0xB0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>int_mask_status</name>
          <displayName>int_mask_status</displayName>
          <description>int_mask_status</description>
          <addressOffset>0xB4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>int_raw_status</name>
          <displayName>int_raw_status</displayName>
          <description>int_raw_status</description>
          <addressOffset>0xB8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>noack_int_clr</name>
          <displayName>noack_int_clr</displayName>
          <description>noack_int_clr</description>
          <addressOffset>0xBC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mst2sen_status</name>
          <displayName>mst2sen_status</displayName>
          <description>mst2sen_status</description>
          <addressOffset>0xC0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mst2sen_noackstatus</name>
          <displayName>mst2sen_noackstatus</displayName>
          <description>i2c master no ack state</description>
          <addressOffset>0xC4</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2S_HOST</name>
      <description>I2S_HOST</description>
      <groupName>I2S_HOST</groupName>
      <baseAddress>0x54002000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>IER</name>
          <displayName>IER</displayName>
          <description>Enable Register</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IRER</name>
          <displayName>IRER</displayName>
          <description>I2S Receiver Block Enable Register</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ITER</name>
          <displayName>ITER</displayName>
          <description>I2S Transmitter Block Enable Register</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>CER</name>
          <displayName>CER</displayName>
          <description>Clock Enable Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>CCR</name>
          <displayName>CCR</displayName>
          <description>Clock Configuration Register</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RXFFR</name>
          <displayName>RXFFR</displayName>
          <description>Receiver Block FIFO Register</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TXFFR</name>
          <displayName>TXFFR</displayName>
          <description>Transmitter Block FIFO Register</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>LTHR0</name>
          <displayName>LTHR0</displayName>
          <description>Left Transmit Holding Register 0</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RTHR0</name>
          <displayName>RTHR0</displayName>
          <description>Right Transmit Holding Register 0</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RER0</name>
          <displayName>RER0</displayName>
          <description>Receive Enable Register 0</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TER0</name>
          <displayName>TER0</displayName>
          <description>Transmit Enable Register 0</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RCR0</name>
          <displayName>RCR0</displayName>
          <description>Receive Configuration Register 0</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TCR0</name>
          <displayName>TCR0</displayName>
          <description>Transmit Configuration Register 0</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ISR0</name>
          <displayName>ISR0</displayName>
          <description>Interrupt Status Register 0</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IMR0</name>
          <displayName>IMR0</displayName>
          <description>Interrupt Mask Register 0</description>
          <addressOffset>0x3C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ROR0</name>
          <displayName>ROR0</displayName>
          <description>Receive Overrun Register 0</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TOR0</name>
          <displayName>TOR0</displayName>
          <description>Transmit Overrun Register 0</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RFCR0</name>
          <displayName>RFCR0</displayName>
          <description>Receive FIFO Configuration Register 0</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TFCR0</name>
          <displayName>TFCR0</displayName>
          <description>Transmit FIFO Configuration Register 0</description>
          <addressOffset>0x4C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RFF0</name>
          <displayName>RFF0</displayName>
          <description>Receive FIFO Flush 0</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TFF0</name>
          <displayName>TFF0</displayName>
          <description>Transmit FIFO Flush 0</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>LTHR1</name>
          <displayName>LTHR1</displayName>
          <description>Left Transmit Holding Register 1</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RTHR1</name>
          <displayName>RTHR1</displayName>
          <description>Right Transmit Holding Register 1</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RER1</name>
          <displayName>RER1</displayName>
          <description>Receive Enable Register 1</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TER1</name>
          <displayName>TER1</displayName>
          <description>Transmit Enable Register 1</description>
          <addressOffset>0x6C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RCR1</name>
          <displayName>RCR1</displayName>
          <description>Receive Configuration Register 1</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TCR1</name>
          <displayName>TCR1</displayName>
          <description>Transmit Configuration Register 1</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ISR1</name>
          <displayName>ISR1</displayName>
          <description>Interrupt Status Register 1</description>
          <addressOffset>0x78</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IMR1</name>
          <displayName>IMR1</displayName>
          <description>Interrupt Mask Register 1</description>
          <addressOffset>0x7C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ROR1</name>
          <displayName>ROR1</displayName>
          <description>Receive Overrun Register 1</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TOR1</name>
          <displayName>TOR1</displayName>
          <description>Transmit Overrun Register 1</description>
          <addressOffset>0x84</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RFCR1</name>
          <displayName>RFCR1</displayName>
          <description>Receive FIFO Configuration Register 1</description>
          <addressOffset>0x88</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TFCR1</name>
          <displayName>TFCR1</displayName>
          <description>Transmit FIFO Configuration Register 1</description>
          <addressOffset>0x8C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RFF1</name>
          <displayName>RFF1</displayName>
          <description>Receive FIFO Flush 1</description>
          <addressOffset>0x90</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TFF1</name>
          <displayName>TFF1</displayName>
          <description>Transmit FIFO Flush 1</description>
          <addressOffset>0x94</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>LTHR2</name>
          <displayName>LTHR2</displayName>
          <description>Left Transmit Holding Register 2</description>
          <addressOffset>0xA0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RTHR2</name>
          <displayName>RTHR2</displayName>
          <description>Right Transmit Holding Register 2</description>
          <addressOffset>0xA4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RER2</name>
          <displayName>RER2</displayName>
          <description>Receive Enable Register 2</description>
          <addressOffset>0xA8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TER2</name>
          <displayName>TER2</displayName>
          <description>Transmit Enable Register 2</description>
          <addressOffset>0xAC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RCR2</name>
          <displayName>RCR2</displayName>
          <description>Receive Configuration Register 2</description>
          <addressOffset>0xB0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TCR2</name>
          <displayName>TCR2</displayName>
          <description>Transmit Configuration Register 2</description>
          <addressOffset>0xB4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ISR2</name>
          <displayName>ISR2</displayName>
          <description>Interrupt Status Register 2</description>
          <addressOffset>0xB8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IMR2</name>
          <displayName>IMR2</displayName>
          <description>Interrupt Mask Register 2</description>
          <addressOffset>0xBC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ROR2</name>
          <displayName>ROR2</displayName>
          <description>Receive Overrun Register 2</description>
          <addressOffset>0xC0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TOR2</name>
          <displayName>TOR2</displayName>
          <description>Transmit Overrun Register 2</description>
          <addressOffset>0xC4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RFCR2</name>
          <displayName>RFCR2</displayName>
          <description>Receive FIFO Configuration Register 2</description>
          <addressOffset>0xC8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TFCR2</name>
          <displayName>TFCR2</displayName>
          <description>Transmit FIFO Configuration Register 2</description>
          <addressOffset>0xCC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RFF2</name>
          <displayName>RFF2</displayName>
          <description>Receive FIFO Flush 2</description>
          <addressOffset>0xD0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TFF2</name>
          <displayName>TFF2</displayName>
          <description>Transmit FIFO Flush 2</description>
          <addressOffset>0xD4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>LTHR3</name>
          <displayName>LTHR3</displayName>
          <description>Left Transmit Holding Register 3</description>
          <addressOffset>0xE0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RTHR3</name>
          <displayName>RTHR3</displayName>
          <description>Right Transmit Holding Register 2</description>
          <addressOffset>0xE4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RER3</name>
          <displayName>RER3</displayName>
          <description>Receive Enable Register 3</description>
          <addressOffset>0xE8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TER3</name>
          <displayName>TER3</displayName>
          <description>Transmit Enable Register 3</description>
          <addressOffset>0xEC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RCR3</name>
          <displayName>RCR3</displayName>
          <description>Receive Configuration Register 3</description>
          <addressOffset>0xF0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TCR3</name>
          <displayName>TCR3</displayName>
          <description>Transmit Configuration Register 3</description>
          <addressOffset>0xF4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ISR3</name>
          <displayName>ISR3</displayName>
          <description>Interrupt Status Register 3</description>
          <addressOffset>0xF8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IMR3</name>
          <displayName>IMR3</displayName>
          <description>Interrupt Mask Register 3</description>
          <addressOffset>0xFC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ROR3</name>
          <displayName>ROR3</displayName>
          <description>Receive Overrun Register 3</description>
          <addressOffset>0x100</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TOR3</name>
          <displayName>TOR3</displayName>
          <description>Transmit Overrun Register 3</description>
          <addressOffset>0x104</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RFCR3</name>
          <displayName>RFCR3</displayName>
          <description>Receive FIFO Configuration Register 3</description>
          <addressOffset>0x108</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TFCR3</name>
          <displayName>TFCR3</displayName>
          <description>Transmit FIFO Configuration Register 3</description>
          <addressOffset>0x10C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RFF3</name>
          <displayName>RFF3</displayName>
          <description>Receive FIFO Flush 3</description>
          <addressOffset>0x110</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TFF3</name>
          <displayName>TFF3</displayName>
          <description>Transmit FIFO Flush 3</description>
          <addressOffset>0x114</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RXDMA</name>
          <displayName>RXDMA</displayName>
          <description>Receiver Block DMA Register</description>
          <addressOffset>0x1C0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RRXDMA</name>
          <displayName>RRXDMA</displayName>
          <description>Reset Receiver Block DMA Register</description>
          <addressOffset>0x1C4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TXDMA</name>
          <displayName>TXDMA</displayName>
          <description>Transmitter Block DMA Register</description>
          <addressOffset>0x1C8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RTXDMA</name>
          <displayName>RTXDMA</displayName>
          <description>Reset Transmitter Block DMA Register</description>
          <addressOffset>0x1CC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>I2S_COMP_PARAM_2</name>
          <displayName>I2S_COMP_PARAM_2</displayName>
          <description>Component Parameter 2 Register</description>
          <addressOffset>0x1F0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>I2S_COMP_PARAM_1</name>
          <displayName>I2S_COMP_PARAM_1</displayName>
          <description>Component Parameter 1 Register</description>
          <addressOffset>0x1F4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>I2S_COMP_VERSION</name>
          <displayName>I2S_COMP_VERSION</displayName>
          <description>Component Version ID</description>
          <addressOffset>0x1F8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>I2S_COMP_TYPE</name>
          <displayName>I2S_COMP_TYPE</displayName>
          <description>Component Type</description>
          <addressOffset>0x1FC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMACR</name>
          <displayName>DMACR</displayName>
          <description>DMA Control Register</description>
          <addressOffset>0x200</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="I2S_HOST">
      <name>I2S_SLAVE</name>
      <description>I2S_SLAVE</description>
      <groupName>I2S_SLAVE</groupName>
      <baseAddress>0x5400B000</baseAddress>
    </peripheral>
    <peripheral>
      <name>I3C_MST</name>
      <description>I3C_MST</description>
      <groupName>I3C_MST</groupName>
      <baseAddress>0x530F0000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x200</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>I3C_INT</name>
        <description>I3C_INT_IRQn</description>
        <value>160</value>
      </interrupt>
      <registers>
        <register>
          <name>hl_cnt</name>
          <displayName>i3cmst_hl_cnt</displayName>
          <description>[15:0] REG_LOW2HIGH_CNT/[31:16] REG_HIGH2LOW_CNT</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_LOW2HIGH_CNT</name>
              <description>REG_LOW2HIGH_CNT</description>
              <bitRange>[15:0]</bitRange>
            </field>
            <field>
              <name>REG_HIGH2LOW_CNT</name>
              <description>REG_HIGH2LOW_CNT</description>
              <bitRange>[31:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>stall_hl_cnt</name>
          <displayName>i3cmst_stall_hl_cnt</displayName>
          <description>[15:0] REG_STALL_LOW2HIGH_CNT/[31:16] REG_STALL_HIGH2LOW_CNT</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_STALL_LOW2HIGH_CNT</name>
              <description>REG_STALL_LOW2HIGH_CNT</description>
              <bitRange>[15:0]</bitRange>
            </field>
            <field>
              <name>REG_STALL_HIGH2LOW_CNT</name>
              <description>REG_STALL_HIGH2LOW_CNT</description>
              <bitRange>[31:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>sp_sda_change_cnt</name>
          <displayName>i3cmst_sp_sda_change_cnt</displayName>
          <description>[15:0] REG_SP_SDA_CHANGE_CNT</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_SP_SDA_CHANGE_CNT</name>
              <description>REG_SP_SDA_CHANGE_CNT</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>protocol</name>
          <displayName>i3cmst_protocol</displayName>
          <description>[3:0] REG_PROTOCOL</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_PROTOCOL</name>
              <description>REG_PROTOCOL</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>addr_ctrl</name>
          <displayName>i3cmst_addr_ctrl</displayName>
          <description>[7:1] REG_AH_ADDR/[14:8] REG_DDR_CMD_CODE/[15] REG_AH_RW</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_AH_ADDR</name>
              <description>REG_AH_ADDR</description>
              <bitRange>[7:1]</bitRange>
            </field>
            <field>
              <name>REG_DDR_CMD_CODE</name>
              <description>REG_DDR_CMD_CODE</description>
              <bitRange>[14:8]</bitRange>
            </field>
            <field>
              <name>REG_AH_RW</name>
              <description>REG_AH_RW</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ccc_code</name>
          <displayName>i3cmst_ccc_code</displayName>
          <description>[7:0] REG_CCC_CODE</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_CCC_CODE</name>
              <description>REG_CCC_CODE</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ccc_addr_ctrl</name>
          <displayName>i3cmst_ccc_addr_ctrl</displayName>
          <description>[6:0] REG_CCC_SLV_ADDR/[8] REG_CCC_RW</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_CCC_SLV_ADDR</name>
              <description>REG_CCC_SLV_ADDR</description>
              <bitRange>[6:0]</bitRange>
            </field>
            <field>
              <name>REG_CCC_RW</name>
              <description>REG_CCC_RW</description>
              <bitRange>[8:8]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>defi_byte</name>
          <displayName>i3cmst_defi_byte</displayName>
          <description>[7:0] REG_DEFI_BYTE/[8] REG_DEFI_BYTE_EN</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_DEFI_BYTE</name>
              <description>REG_DEFI_BYTE</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>REG_DEFI_BYTE_EN</name>
              <description>REG_DEFI_BYTE_EN</description>
              <bitRange>[8:8]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>data_length</name>
          <displayName>i3cmst_data_length</displayName>
          <description>[23:0] REG_NUMBER_OF_DATA</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_NUMBER_OF_DATA</name>
              <description>REG_NUMBER_OF_DATA</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>wdata</name>
          <displayName>i3cmst_wdata</displayName>
          <description>[31:0] REG_I3C_WDATA</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_I3C_WDATA</name>
              <description>REG_I3C_WDATA</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>rdata</name>
          <displayName>i3cmst_rdata</displayName>
          <description>[31:0] REG_I3C_RDATA</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_I3C_RDATA</name>
              <description>REG_I3C_RDATA</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>real_datalen_trf</name>
          <displayName>i3cmst_real_datalen_trf</displayName>
          <description>[23:0] REAL_DATA_TRANSFER</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REAL_DATA_TRANSFER</name>
              <description>REAL_DATA_TRANSFER</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>water_mark</name>
          <displayName>i3cmst_water_mark</displayName>
          <description>[5:0] REG_WATER_MARK</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_WATER_MARK</name>
              <description>REG_WATER_MARK</description>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>data_mode</name>
          <displayName>i3cmst_data_mode</displayName>
          <description>[0] REG_DATA_MODE</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_DATA_MODE</name>
              <description>REG_DATA_MODE</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>fr_start</name>
          <displayName>i3cmst_fr_start</displayName>
          <description>[0] REG_I3C_FRAME_START</description>
          <addressOffset>0x3C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_I3C_FRAME_START</name>
              <description>REG_I3C_FRAME_START</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>cmd_going</name>
          <displayName>i3cmst_cmd_going</displayName>
          <description>I3C_CMD_GOING</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>int_enable</name>
          <displayName>i3cmst_int_enable</displayName>
          <description>[15:0] REG_I3C_HC_INT_ENABLE</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_I3C_HC_INT_ENABLE</name>
              <description>REG_I3C_HC_INT_ENABLE</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>int_status</name>
          <displayName>i3cmst_int_status</displayName>
          <description>REG_I3C_HC_INT_STATUS</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ibi_info</name>
          <displayName>i3cmst_ibi_info</displayName>
          <description>[6:0] IBI_SLAVE_ADDR/[15:8] IBI_SLAVE_MDB/[18:16] IBI_ADD_DATA_CNT</description>
          <addressOffset>0x4C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>IBI_SLAVE_ADDR</name>
              <description>IBI_SLAVE_ADDR</description>
              <bitRange>[6:0]</bitRange>
            </field>
            <field>
              <name>IBI_SLAVE_MDB</name>
              <description>IBI_SLAVE_MDB</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>IBI_ADD_DATA_CNT</name>
              <description>IBI_ADD_DATA_CNT</description>
              <bitRange>[18:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>slv_addr_slot</name>
          <displayName>i3cmst_slv_addr_slot</displayName>
          <description>[6:0] REG_SLV0_ADDR/[14:8] REG_SLV1_ADDR/[22:16] REG_SLV2_ADDR/[30:24] REG_SLV3_ADDR</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_SLV0_ADDR</name>
              <description>REG_SLV0_ADDR</description>
              <bitRange>[6:0]</bitRange>
            </field>
            <field>
              <name>REG_SLV1_ADDR</name>
              <description>REG_SLV1_ADDR</description>
              <bitRange>[14:8]</bitRange>
            </field>
            <field>
              <name>REG_SLV2_ADDR</name>
              <description>REG_SLV2_ADDR</description>
              <bitRange>[22:16]</bitRange>
            </field>
            <field>
              <name>REG_SLV3_ADDR</name>
              <description>REG_SLV3_ADDR</description>
              <bitRange>[30:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>ibi_data</name>
          <displayName>i3cmst_ibi_data</displayName>
          <description>[31:0] IBI_ADD_DATA</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>IBI_ADD_DATA</name>
              <description>IBI_ADD_DATA</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>option_ctrl</name>
          <displayName>i3cmst_option_ctrl</displayName>
          <description>[0] REG_DDR_READ_WITH_CRC/[1] REG_OLD_SPEC_COMPATIBLE/[8] REG_IBI_ADD_DATA_ENABLE/[16] REG_DATA_T_IS_OD</description>
          <addressOffset>0x5C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_DDR_READ_WITH_CRC</name>
              <description>REG_DDR_READ_WITH_CRC</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>REG_OLD_SPEC_COMPATIBLE</name>
              <description>REG_OLD_SPEC_COMPATIBLE</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>REG_IBI_ADD_DATA_ENABLE</name>
              <description>REG_IBI_ADD_DATA_ENABLE</description>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>REG_DATA_T_IS_OD</name>
              <description>REG_DATA_T_IS_OD</description>
              <bitRange>[16:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dmac_en</name>
          <displayName>i3cmst_dmac_en</displayName>
          <description>[0] REG_DMAC_INTF_INIT/[1] REG_DMAC_INTF_ENABLE</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_DMAC_INTF_INIT</name>
              <description>REG_DMAC_INTF_INIT</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>REG_DMAC_INTF_ENABLE</name>
              <description>REG_DMAC_INTF_ENABLE</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dmac_setting</name>
          <displayName>i3cmst_dmac_setting</displayName>
          <description>[0] REG_DMAC_INTF_MODE/[13:8] REG_DMAC_INTF_BURST_SIZE/[31:16] REG_DMAC_INTF_NUMBER_OF_WORD</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_DMAC_INTF_MODE</name>
              <description>REG_DMAC_INTF_MODE</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>REG_DMAC_INTF_BURST_SIZE</name>
              <description>REG_DMAC_INTF_BURST_SIZE</description>
              <bitRange>[13:8]</bitRange>
            </field>
            <field>
              <name>REG_DMAC_INTF_NUMBER_OF_WORD</name>
              <description>REG_DMAC_INTF_NUMBER_OF_WORD</description>
              <bitRange>[31:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dmac_remain_cnt</name>
          <displayName>i3cmst_dmac_remain_cnt</displayName>
          <description>[15:0] DMAC_INTF_REMAIN_WORD_NUM</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>DMAC_INTF_REMAIN_WORD_NUM</name>
              <description>DMAC_INTF_REMAIN_WORD_NUM</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dma_en</name>
          <displayName>i3cmst_dma_en</displayName>
          <description>[0] REG_AHBM_DMA_INIT/[1] REG_AHBM_DMA_ENABLE</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_AHBM_DMA_INIT</name>
              <description>REG_AHBM_DMA_INIT</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>REG_AHBM_DMA_ENABLE</name>
              <description>REG_AHBM_DMA_ENABLE</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dma_setting</name>
          <displayName>i3cmst_dma_setting</displayName>
          <description>[0] REG_AHBM_DMA_MODE/[1] REG_AHBM_DMA_ADDRESS_MODE/[13:8] REG_AHBM_DMA_BURST_SIZE/[31:16] REG_AHBM_DMA_NUMBER_OF_WORD</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_AHBM_DMA_MODE</name>
              <description>REG_AHBM_DMA_MODE</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>REG_AHBM_DMA_ADDRESS_MODE</name>
              <description>REG_AHBM_DMA_ADDRESS_MODE</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>REG_AHBM_DMA_BURST_SIZE</name>
              <description>REG_AHBM_DMA_BURST_SIZE</description>
              <bitRange>[13:8]</bitRange>
            </field>
            <field>
              <name>REG_AHBM_DMA_NUMBER_OF_WORD</name>
              <description>REG_AHBM_DMA_NUMBER_OF_WORD</description>
              <bitRange>[31:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dma_remain_cnt</name>
          <displayName>i3cmst_dma_remain_cnt</displayName>
          <description>[15:0] AHBM_DMA_REMAIN_WORD_NUM</description>
          <addressOffset>0x78</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>AHBM_DMA_REMAIN_WORD_NUM</name>
              <description>AHBM_DMA_REMAIN_WORD_NUM</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dma_addr</name>
          <displayName>i3cmst_dma_addr</displayName>
          <description>[31:0] REG_AHBM_DMA_ADDRESS</description>
          <addressOffset>0x7C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_AHBM_DMA_ADDRESS</name>
              <description>REG_AHBM_DMA_ADDRESS</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>vout_en</name>
          <displayName>i3cmst_vout_en</displayName>
          <description>[0] REG_VIDEO_OUT_EN</description>
          <addressOffset>0x90</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_VIDEO_OUT_EN</name>
              <description>REG_VIDEO_OUT_EN</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>vout_h_count</name>
          <displayName>i3cmst_vout_h_count</displayName>
          <description>[15:0] REG_H_TOTAL/[31:16] REG_H_SIZE</description>
          <addressOffset>0x94</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_H_TOTAL</name>
              <description>REG_H_TOTAL</description>
              <bitRange>[15:0]</bitRange>
            </field>
            <field>
              <name>REG_H_SIZE</name>
              <description>REG_H_SIZE</description>
              <bitRange>[31:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>vout_v_count</name>
          <displayName>i3cmst_vout_v_count</displayName>
          <description>[15:0] REG_V_TOTAL/[31:16] REG_V_SIZE</description>
          <addressOffset>0x98</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_V_TOTAL</name>
              <description>REG_V_TOTAL</description>
              <bitRange>[15:0]</bitRange>
            </field>
            <field>
              <name>REG_V_SIZE</name>
              <description>REG_V_SIZE</description>
              <bitRange>[31:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>vout_data_width</name>
          <displayName>i3cmst_vout_data_width</displayName>
          <description>[1:0] REG_VO_DATA_WIDTH </description>
          <addressOffset>0x9C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_VO_DATA_WIDTH</name>
              <description>REG_VO_DATA_WIDTH</description>
              <bitRange>[1:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>iptp_auto_en</name>
          <displayName>i3cmst_iptp_auto_en</displayName>
          <description>[0] REG_IPTP_AUTO_ENABLE</description>
          <addressOffset>0xA0</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_IPTP_AUTO_ENABLE</name>
              <description>REG_IPTP_AUTO_ENABLE</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>iptp_setting</name>
          <displayName>i3cmst_iptp_setting</displayName>
          <description>[0] REG_IPTP_MANAGE_MODE/[1] REG_IPTP_DDR_ENABLE</description>
          <addressOffset>0xA4</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_IPTP_MANAGE_MODE</name>
              <description>REG_IPTP_MANAGE_MODE</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>REG_IPTP_DDR_ENABLE</name>
              <description>REG_IPTP_DDR_ENABLE</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>fifo_init</name>
          <displayName>i3cmst_fifo_init</displayName>
          <description>[0] REG_FIFO_INITIAL</description>
          <addressOffset>0xC0</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_FIFO_INITIAL</name>
              <description>REG_FIFO_INITIAL</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>fifo_io_sel</name>
          <displayName>i3cmst_fifo_io_sel</displayName>
          <description>[1:0] REG_FIFO_OUT_SEL/[9:8] REG_FIFO_IN_SEL</description>
          <addressOffset>0xC4</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_FIFO_OUT_SEL</name>
              <description>REG_FIFO_OUT_SEL</description>
              <bitRange>[1:0]</bitRange>
            </field>
            <field>
              <name>REG_FIFO_IN_SEL</name>
              <description>REG_FIFO_IN_SEL</description>
              <bitRange>[9:8]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>fifo_status</name>
          <displayName>i3cmst_fifo_status</displayName>
          <description>[0] FIFO_EMPTY_STATUS/[1] FIFO_OCCUPY_STATUS/[2] FIFO_UNDERRUN/[3] FIFO_OVERFLOW/[4] FIFO_HAVE_SPACE/[5] FIFO_HAVE_DATA</description>
          <addressOffset>0xC8</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>FIFO_EMPTY_STATUS</name>
              <description>FIFO_EMPTY_STATUS</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>FIFO_OCCUPY_STATUS</name>
              <description>FIFO_OCCUPY_STATUS</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>FIFO_UNDERRUN</name>
              <description>FIFO_UNDERRUN</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>FIFO_OVERFLOW</name>
              <description>FIFO_OVERFLOW</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>FIFO_HAVE_SPACE</name>
              <description>FIFO_HAVE_SPACE</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>FIFO_HAVE_DATA</name>
              <description>FIFO_HAVE_DATA</description>
              <bitRange>[5:5]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>dbg_force_slvack</name>
          <displayName>i3cmst_dbg_force_slvack</displayName>
          <description>[0] REG_FORCE_SLV_ACK</description>
          <addressOffset>0xFC</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_FORCE_SLV_ACK</name>
              <description>REG_FORCE_SLV_ACK</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>fifo_port</name>
          <displayName>i3cmst_fifo_port</displayName>
          <description>[0] REG_FIFO_POR</description>
          <addressOffset>0x100</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>REG_FIFO_POR</name>
              <description>REG_FIFO_POR</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I3C_SLV_0</name>
      <description>I3C_SLV_0</description>
      <groupName>I3C_SLV_0</groupName>
      <baseAddress>0x5400D000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>I3C_SLAVE_intr</name>
        <description>I3C_SLAVE_intr_IRQn</description>
        <value>94</value>
      </interrupt>
      <registers>
        <register>
          <name>sdr_fifo</name>
          <displayName>sdr_fifo</displayName>
          <description>sdr_fifo</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>apb_rw_csrs0</name>
          <displayName>apb_rw_csrs0</displayName>
          <description>apb_rw_csrs0</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>apb_rw_csrs1</name>
          <displayName>apb_rw_csrs1</displayName>
          <description>apb_rw_csrs1</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>apb_rw_csrs2</name>
          <displayName>apb_rw_csrs2</displayName>
          <description>apb_rw_csrs2</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>apb_rw_csrs3</name>
          <displayName>apb_rw_csrs3</displayName>
          <description>apb_rw_csrs3</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>apb_ro_csrs0</name>
          <displayName>apb_ro_csrs0</displayName>
          <description>apb_ro_csrs0</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>apb_ro_csrs1</name>
          <displayName>apb_ro_csrs1</displayName>
          <description>apb_ro_csrs1</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>apb_ro_csrs2</name>
          <displayName>apb_ro_csrs2</displayName>
          <description>apb_ro_csrs2</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>apb_ro_csrs3</name>
          <displayName>apb_ro_csrs3</displayName>
          <description>apb_ro_csrs3</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>gpi_csrs</name>
          <displayName>gpi_csrs</displayName>
          <description>gpi_csrs</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>gpo_csrs</name>
          <displayName>gpo_csrs</displayName>
          <description>gpo_csrs</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ctrl_reg</name>
          <displayName>ctrl_reg</displayName>
          <description>ctrl_reg</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ddr_tx_fifo</name>
          <displayName>ddr_tx_fifo</displayName>
          <description>ddr_tx_fifo</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ddr_rx_fifo</name>
          <displayName>ddr_rx_fifo</displayName>
          <description>ddr_rx_fifo</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>sts0_reg</name>
          <displayName>sts0_reg</displayName>
          <description>sts0_reg</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>sts1_reg</name>
          <displayName>sts1_reg</displayName>
          <description>sts1_reg</description>
          <addressOffset>0x3C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>int_sts_reg</name>
          <displayName>int_sts_reg</displayName>
          <description>int_sts_reg</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>int_mask_reg</name>
          <displayName>int_mask_reg</displayName>
          <description>int_mask_reg</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ibi_pl_reg</name>
          <displayName>ibi_pl_reg</displayName>
          <description>ibi_pl_reg</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>pid_instance_id</name>
          <displayName>pid_instance_id</displayName>
          <description>pid_instance_id</description>
          <addressOffset>0x800</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>bus_idle_timer_reg</name>
          <displayName>bus_idle_timer_reg</displayName>
          <description>bus_idle_timer_reg</description>
          <addressOffset>0x808</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>static_addr_reg</name>
          <displayName>static_addr_reg</displayName>
          <description>static_addr_reg</description>
          <addressOffset>0x80C</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="I3C_SLV_0">
      <name>I3C_SLV_1</name>
      <description>I3C_SLV_1</description>
      <groupName>I3C_SLV_1</groupName>
      <baseAddress>0x52002000</baseAddress>
      <interrupt>
        <name>I3C_Slave_1</name>
        <description>I3C_Slave_1_IRQn</description>
        <value>113</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>INP</name>
      <description>INP</description>
      <groupName>INP</groupName>
      <baseAddress>0x55004100</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>inp_vsync_in</name>
        <description>inp_vsync_in_IRQn</description>
        <value>136</value>
      </interrupt>
      <interrupt>
        <name>inp_hsync_in</name>
        <description>inp_hsync_in_IRQn</description>
        <value>137</value>
      </interrupt>
      <interrupt>
        <name>inp_vsync_out</name>
        <description>inp_vsync_out_IRQn</description>
        <value>138</value>
      </interrupt>
      <interrupt>
        <name>inp_hsync_out</name>
        <description>inp_hsync_out_IRQn</description>
        <value>139</value>
      </interrupt>
      <interrupt>
        <name>REG_INP_S2P_ERROR_INT</name>
        <description>REG_INP_S2P_ERROR_INT_IRQn</description>
        <value>140</value>
      </interrupt>
      <interrupt>
        <name>INP_RX_DE_HCNT_ERROR_INT</name>
        <description>INP_RX_DE_HCNT_ERROR_INT_IRQn</description>
        <value>150</value>
      </interrupt>
      <interrupt>
        <name>INP_RX2OUT_DE_HCNT_ERROR_INT</name>
        <description>INP_RX2OUT_DE_HCNT_ERROR_INT_IRQn</description>
        <value>151</value>
      </interrupt>
      <registers>
        <register>
          <name>inp_en</name>
          <displayName>inp_en</displayName>
          <description>inp_en</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>io_depth_msbyte_msbit</name>
          <displayName>io_depth_msbyte_msbit</displayName>
          <description>io_depth_msbyte_msbit</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>reverse_hvsyncchange_inv</name>
          <displayName>reverse_hvsyncchange_inv</displayName>
          <description>reverse_hvsyncchange_inv</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>fs_regen_en</name>
          <displayName>fs_regen_en</displayName>
          <description>fs_regen_en</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_subsample</name>
          <displayName>inp_subsample</displayName>
          <description>inp_subsample</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_vsyncpulse_len</name>
          <displayName>inp_vsyncpulse_len</displayName>
          <description>inp_vsyncpulse_len</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_vsyncDELEFEdelay</name>
          <displayName>inp_vsyncDELEFEdelay</displayName>
          <description>inp_vsyncDELEFEdelay</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_s2perrint</name>
          <displayName>inp_s2perrint</displayName>
          <description>inp_s2perrint</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_vsynccnt</name>
          <displayName>inp_vsynccnt</displayName>
          <description>inp_vsynccnt</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_hsynccnt</name>
          <displayName>inp_hsynccnt</displayName>
          <description>inp_hsynccnt</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_out_decnt</name>
          <displayName>inp_out_decnt</displayName>
          <description>inp_out_decnt</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_out_le_cnt</name>
          <displayName>inp_out_le_cnt</displayName>
          <description>inp_out_le_cnt</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_rx_dbg_cnt_for_dly_iobit</name>
          <displayName>inp_rx_dbg_cnt_for_dly_iobit</displayName>
          <description>inp_rx_dbg_cnt_for_dly_iobit</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_rx_dbg_03to00_dly_iobit</name>
          <displayName>inp_rx_dbg_03to00_dly_iobit</displayName>
          <description>inp_rx_dbg_03to00_dly_iobit</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_rx_dbg_07to04_dly_iobit</name>
          <displayName>inp_rx_dbg_07to04_dly_iobit</displayName>
          <description>inp_rx_dbg_07to04_dly_iobit</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_rx_dbg_11to08_dly_iobit</name>
          <displayName>inp_rx_dbg_11to08_dly_iobit</displayName>
          <description>inp_rx_dbg_11to08_dly_iobit</description>
          <addressOffset>0x3C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_s2p_error_int_mask</name>
          <displayName>inp_s2p_error_int_mask</displayName>
          <description>inp_s2p_error_int_mask</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_crop_en</name>
          <displayName>inp_crop_en</displayName>
          <description>inp_crop_en</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_crop_start_xy</name>
          <displayName>inp_crop_start_xy</displayName>
          <description>inp_crop_start_xy</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_crop_last_xy</name>
          <displayName>inp_crop_last_xy</displayName>
          <description>inp_crop_last_xy</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_rx_crop_en</name>
          <displayName>inp_rx_crop_en</displayName>
          <description>inp_rx_crop_en</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_rx_crop_start_xy</name>
          <displayName>inp_rx_crop_start_xy</displayName>
          <description>inp_rx_crop_start_xy</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_rx_crop_last_xy</name>
          <displayName>inp_rx_crop_last_xy</displayName>
          <description>inp_rx_crop_last_xy</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_rx_lbuf_en</name>
          <displayName>inp_rx_lbuf_en</displayName>
          <description>inp_rx_lbuf_en</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>inp_rx_lbuf_insert_h_fporch</name>
          <displayName>inp_rx_lbuf_insert_h_fporch</displayName>
          <description>inp_rx_lbuf_insert_h_fporch</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="INP">
      <name>INP_HSC</name>
      <description>INP_HSC</description>
      <groupName>INP_HSC</groupName>
      <baseAddress>0x53100100</baseAddress>
    </peripheral>
    <peripheral>
      <name>INP1BIT</name>
      <description>INP1BIT</description>
      <groupName>INP1BIT</groupName>
      <baseAddress>0x55005D00</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>inpparser_error_int_out</name>
        <description>inpparser_error_int_out_IRQn</description>
        <value>83</value>
      </interrupt>
      <registers>
        <register>
          <name>enable</name>
          <displayName>enable</displayName>
          <description>enable</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>FS_FD_FE_order_sel</name>
          <displayName>FS_FD_FE_order_sel</displayName>
          <description>FS_FD_FE_order_sel</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>tg2utg</name>
          <displayName>tg2utg</displayName>
          <description>tg2utg</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>blank_timeout_th</name>
          <displayName>blank_timeout_th</displayName>
          <description>blank_timeout_th</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>error_status2int_en</name>
          <displayName>error_status2int_en</displayName>
          <description>error_status2int_en</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>error_status_out</name>
          <displayName>error_status_out</displayName>
          <description>error_status_out</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>CS_out</name>
          <displayName>CS_out</displayName>
          <description>CS_out</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>VHsize</name>
          <displayName>VHsize</displayName>
          <description>VHsize</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>FS_byte_0_3</name>
          <displayName>FS_byte_0_3</displayName>
          <description>FS_byte_0_3</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>FS_byte_4_7</name>
          <displayName>FS_byte_4_7</displayName>
          <description>FS_byte_4_7</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>FS_byte_8_11</name>
          <displayName>FS_byte_8_11</displayName>
          <description>FS_byte_8_11</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>FS_byte_12_15</name>
          <displayName>FS_byte_12_15</displayName>
          <description>FS_byte_12_15</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>CRC16_sensor_hw</name>
          <displayName>CRC16_sensor_hw</displayName>
          <description>CRC16_sensor_hw</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>error_clear</name>
          <displayName>error_clear</displayName>
          <description>error_clear</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>hw_hvsize</name>
          <displayName>hw_hvsize</displayName>
          <description>hw_hvsize</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>fs_fe_cycle</name>
          <displayName>fs_fe_cycle</displayName>
          <description>fs_fe_cycle</description>
          <addressOffset>0x3C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>rx_dbg_cnt</name>
          <displayName>rx_dbg_cnt</displayName>
          <description>rx_dbg_cnt</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>rx_dbg_31to00_dly_bit</name>
          <displayName>rx_dbg_31to00_dly_bit</displayName>
          <description>rx_dbg_31to00_dly_bit</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>rx_dbg_63to32_dly_bit</name>
          <displayName>rx_dbg_63to32_dly_bit</displayName>
          <description>rx_dbg_63to32_dly_bit</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>rx_dbg_95to64_dly_bit</name>
          <displayName>rx_dbg_95to64_dly_bit</displayName>
          <description>rx_dbg_95to64_dly_bit</description>
          <addressOffset>0x4C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>fs_cycle_error_cnt_th</name>
          <displayName>fs_cycle_error_cnt_th</displayName>
          <description>fs_cycle_error_cnt_th</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>fs_cycle_error_cnt</name>
          <displayName>fs_cycle_error_cnt</displayName>
          <description>fs_cycle_error_cnt</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>VHsize_sw</name>
          <displayName>VHsize_sw</displayName>
          <description>VHsize_sw</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="INP1BIT">
      <name>INP1BIT_LSC</name>
      <description>INP1BIT_LSC</description>
      <groupName>INP1BIT_LSC</groupName>
      <baseAddress>0x5200ED00</baseAddress>
    </peripheral>
    <peripheral>
      <name>INPOV</name>
      <description>INPOV</description>
      <groupName>INPOV</groupName>
      <baseAddress>0x55005B00</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>enable</name>
          <displayName>enable</displayName>
          <description>enable</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>LSB_first_SOI_EN</name>
          <displayName>LSB_first_SOI_EN</displayName>
          <description>LSB_first_SOI_EN</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SW_HSIZE_VSIZE</name>
          <displayName>SW_HSIZE_VSIZE</displayName>
          <description>SW_HSIZE_VSIZE</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>STS2INT_EN</name>
          <displayName>STS2INT_EN</displayName>
          <description>STS2INT_EN</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>OP_SETTING</name>
          <displayName>OP_SETTING</displayName>
          <description>OP_SETTING</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SYNC_PRE1BYTE_ZERO_CHK_BITMASK</name>
          <displayName>SYNC_PRE1BYTE_ZERO_CHK_BITMASK</displayName>
          <description>SYNC_PRE1BYTE_ZERO_CHK_BITMASK</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>FSM_SETTING</name>
          <displayName>FSM_SETTING</displayName>
          <description>FSM_SETTING</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DBG_REC4BYTE_EN</name>
          <displayName>DBG_REC4BYTE_EN</displayName>
          <description>DBG_REC4BYTE_EN</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>hwpara_SOF1</name>
          <displayName>hwpara_SOF1</displayName>
          <description>hwpara_SOF1</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>hwpara_SOF2</name>
          <displayName>hwpara_SOF2</displayName>
          <description>hwpara_SOF2</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="INPOV">
      <name>INPOV_LSC</name>
      <description>INPOV_LSC</description>
      <groupName>INPOV_LSC</groupName>
      <baseAddress>0x5200EB00</baseAddress>
    </peripheral>
    <peripheral>
      <name>JPEG</name>
      <description>JPEG</description>
      <groupName>JPEG</groupName>
      <baseAddress>0x55004800</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>IP_VERSION</name>
          <displayName>IP_VERSION</displayName>
          <description>IP_VERSION</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>VER_Date</name>
          <displayName>VER_Date</displayName>
          <description>VER_Date</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>OP_MODE_HBack</name>
          <displayName>OP_MODE_HBack</displayName>
          <description>OP_MODE_HBack</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ENC_WIDTH_Height</name>
          <displayName>ENC_WIDTH_Height</displayName>
          <description>ENC_WIDTH_Height</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ENC_SAMPLE_Qtable</name>
          <displayName>ENC_SAMPLE_Qtable</displayName>
          <description>ENC_SAMPLE_Qtable</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DEC_ROI_POSX_POSY</name>
          <displayName>DEC_ROI_POSX_POSY</displayName>
          <description>DEC_ROI_POSX_POSY</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DEC_ROI_WIDTH_Height</name>
          <displayName>DEC_ROI_WIDTH_Height</displayName>
          <description>DEC_ROI_WIDTH_Height</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DEC_WIDTH_Height</name>
          <displayName>DEC_WIDTH_Height</displayName>
          <description>DEC_WIDTH_Height</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DEC_SAMPLE_Qtable</name>
          <displayName>DEC_SAMPLE_Qtable</displayName>
          <description>DEC_SAMPLE_Qtable</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ENC_FILESIZE</name>
          <displayName>ENC_FILESIZE</displayName>
          <description>ENC_FILESIZE</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="JPEG">
      <name>JPEG_HSC</name>
      <description>JPEG_HSC</description>
      <groupName>JPEG_HSC</groupName>
      <baseAddress>0x53100800</baseAddress>
    </peripheral>
    <peripheral>
      <name>MB</name>
      <description>MB</description>
      <groupName>MB</groupName>
      <baseAddress>0x5400A000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x300</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>MBOX</name>
        <description>MBOX_IRQn</description>
        <value>7</value>
      </interrupt>
      <registers>
        <register>
          <name>irq0status</name>
          <displayName>irq0status</displayName>
          <description>irq0status</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>irq0set</name>
          <displayName>irq0set</displayName>
          <description>irq0set</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>irq0clear</name>
          <displayName>irq0clear</displayName>
          <description>irq0clear</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>irq1status</name>
          <displayName>irq1status</displayName>
          <description>irq1status</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>irq1set</name>
          <displayName>irq1set</displayName>
          <description>irq1set</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>irq1clear</name>
          <displayName>irq1clear</displayName>
          <description>irq1clear</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata0</name>
          <displayName>infodata0</displayName>
          <description>infodata0</description>
          <addressOffset>0x100</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata1</name>
          <displayName>infodata1</displayName>
          <description>infodata1</description>
          <addressOffset>0x104</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata2</name>
          <displayName>infodata2</displayName>
          <description>infodata2</description>
          <addressOffset>0x108</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata3</name>
          <displayName>infodata3</displayName>
          <description>infodata3</description>
          <addressOffset>0x10C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata4</name>
          <displayName>infodata4</displayName>
          <description>infodata4</description>
          <addressOffset>0x110</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata5</name>
          <displayName>infodata5</displayName>
          <description>infodata5</description>
          <addressOffset>0x114</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata6</name>
          <displayName>infodata6</displayName>
          <description>infodata6</description>
          <addressOffset>0x118</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata7</name>
          <displayName>infodata7</displayName>
          <description>infodata7</description>
          <addressOffset>0x11C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata8</name>
          <displayName>infodata8</displayName>
          <description>infodata8</description>
          <addressOffset>0x120</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata9</name>
          <displayName>infodata9</displayName>
          <description>infodata9</description>
          <addressOffset>0x124</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata10</name>
          <displayName>infodata10</displayName>
          <description>infodata10</description>
          <addressOffset>0x128</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata11</name>
          <displayName>infodata11</displayName>
          <description>infodata11</description>
          <addressOffset>0x12C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata12</name>
          <displayName>infodata12</displayName>
          <description>infodata12</description>
          <addressOffset>0x130</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata13</name>
          <displayName>infodata13</displayName>
          <description>infodata13</description>
          <addressOffset>0x134</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata14</name>
          <displayName>infodata14</displayName>
          <description>infodata14</description>
          <addressOffset>0x138</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata15</name>
          <displayName>infodata15</displayName>
          <description>infodata15</description>
          <addressOffset>0x13C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata16</name>
          <displayName>infodata16</displayName>
          <description>infodata16</description>
          <addressOffset>0x140</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata17</name>
          <displayName>infodata17</displayName>
          <description>infodata17</description>
          <addressOffset>0x144</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata18</name>
          <displayName>infodata18</displayName>
          <description>infodata18</description>
          <addressOffset>0x148</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata19</name>
          <displayName>infodata19</displayName>
          <description>infodata19</description>
          <addressOffset>0x14C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata20</name>
          <displayName>infodata20</displayName>
          <description>infodata20</description>
          <addressOffset>0x150</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata21</name>
          <displayName>infodata21</displayName>
          <description>infodata21</description>
          <addressOffset>0x154</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata22</name>
          <displayName>infodata22</displayName>
          <description>infodata22</description>
          <addressOffset>0x158</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>infodata23</name>
          <displayName>infodata23</displayName>
          <description>infodata23</description>
          <addressOffset>0x15C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex0</name>
          <displayName>mutex0</displayName>
          <description>mutex0</description>
          <addressOffset>0x200</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex1</name>
          <displayName>mutex1</displayName>
          <description>mutex1</description>
          <addressOffset>0x204</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex2</name>
          <displayName>mutex2</displayName>
          <description>mutex2</description>
          <addressOffset>0x208</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex3</name>
          <displayName>mutex3</displayName>
          <description>mutex3</description>
          <addressOffset>0x20C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex4</name>
          <displayName>mutex4</displayName>
          <description>mutex4</description>
          <addressOffset>0x210</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex5</name>
          <displayName>mutex5</displayName>
          <description>mutex5</description>
          <addressOffset>0x214</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex6</name>
          <displayName>mutex6</displayName>
          <description>mutex6</description>
          <addressOffset>0x218</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex7</name>
          <displayName>mutex7</displayName>
          <description>mutex7</description>
          <addressOffset>0x21C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex8</name>
          <displayName>mutex8</displayName>
          <description>mutex8</description>
          <addressOffset>0x220</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex9</name>
          <displayName>mutex9</displayName>
          <description>mutex9</description>
          <addressOffset>0x224</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex10</name>
          <displayName>mutex10</displayName>
          <description>mutex10</description>
          <addressOffset>0x228</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex11</name>
          <displayName>mutex11</displayName>
          <description>mutex11</description>
          <addressOffset>0x22C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex12</name>
          <displayName>mutex12</displayName>
          <description>mutex12</description>
          <addressOffset>0x230</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex13</name>
          <displayName>mutex13</displayName>
          <description>mutex13</description>
          <addressOffset>0x234</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex14</name>
          <displayName>mutex14</displayName>
          <description>mutex14</description>
          <addressOffset>0x238</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex15</name>
          <displayName>mutex15</displayName>
          <description>mutex15</description>
          <addressOffset>0x23C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex16</name>
          <displayName>mutex16</displayName>
          <description>mutex16</description>
          <addressOffset>0x240</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex17</name>
          <displayName>mutex17</displayName>
          <description>mutex17</description>
          <addressOffset>0x244</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex18</name>
          <displayName>mutex18</displayName>
          <description>mutex18</description>
          <addressOffset>0x248</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex19</name>
          <displayName>mutex19</displayName>
          <description>mutex19</description>
          <addressOffset>0x24C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex20</name>
          <displayName>mutex20</displayName>
          <description>mutex20</description>
          <addressOffset>0x250</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex21</name>
          <displayName>mutex21</displayName>
          <description>mutex21</description>
          <addressOffset>0x254</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex22</name>
          <displayName>mutex22</displayName>
          <description>mutex22</description>
          <addressOffset>0x258</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>mutex23</name>
          <displayName>mutex23</displayName>
          <description>mutex23</description>
          <addressOffset>0x25C</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>mpc_sram0</name>
      <description>mpc_sram0</description>
      <groupName>mpc_sram0</groupName>
      <baseAddress>0x530C0000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>AXI_SRAM0_AXI_MPC</name>
        <description>AXI_SRAM0_AXI_MPC_IRQn</description>
        <value>169</value>
      </interrupt>
      <registers>
        <register>
          <name>CTRL</name>
          <displayName>CTRL</displayName>
          <description>Control register</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>BLK_MAX</name>
          <displayName>BLK_MAX</displayName>
          <description>Block index maximum value</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>BLK_CFG</name>
          <displayName>BLK_CFG</displayName>
          <description>Block LUT configuration status register</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>BLK_IDX</name>
          <displayName>BLK_IDX</displayName>
          <description>Block LUT index register</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>BLK_LUT</name>
          <displayName>BLK_LUT</displayName>
          <description>Block LUT register</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IRQ_STAT</name>
          <displayName>IRQ_STAT</displayName>
          <description>Interrupt status register</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IRQ_CLEAR</name>
          <displayName>IRQ_CLEAR</displayName>
          <description>Interrupt clear register</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IRQ_EN</name>
          <displayName>IRQ_EN</displayName>
          <description>Interrupt signal enable</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IRQ_INFO1</name>
          <displayName>IRQ_INFO1</displayName>
          <description>Interrupt information register 1</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IRQ_INFO2</name>
          <displayName>IRQ_INFO2</displayName>
          <description>Interrupt information register 2</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IRQ_SET</name>
          <displayName>IRQ_SET</displayName>
          <description>Interrupt set register</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="mpc_sram0">
      <name>mpc_sram1</name>
      <description>mpc_sram1</description>
      <groupName>mpc_sram1</groupName>
      <baseAddress>0x530D0000</baseAddress>
      <interrupt>
        <name>AXI_SRAM1_AXI_MPC</name>
        <description>AXI_SRAM1_AXI_MPC_IRQn</description>
        <value>170</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="mpc_sram0">
      <name>mpc_sram2</name>
      <description>mpc_sram2</description>
      <groupName>mpc_sram2</groupName>
      <baseAddress>0x5400C000</baseAddress>
      <interrupt>
        <name>AHB_SRAM2_MPC</name>
        <description>AHB_SRAM2_MPC_IRQn</description>
        <value>97</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="mpc_sram0">
      <name>mpc_qspicache</name>
      <description>mpc_qspicache flash1</description>
      <groupName>mpc_qspicache</groupName>
      <baseAddress>0x530E0000</baseAddress>
      <interrupt>
        <name>qspi_cache_Cache_MPC</name>
        <description>qspi_cache_Cache_MPC_IRQn</description>
        <value>173</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="mpc_sram0">
      <name>mpc_ospi</name>
      <description>mpc_ospi flash2</description>
      <groupName>mpc_ospi</groupName>
      <baseAddress>0x53010000</baseAddress>
      <interrupt>
        <name>OSPI_MPC</name>
        <description>OSPI_MPC_IRQn</description>
        <value>163</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>PDM0</name>
      <description>HIMAX PDM</description>
      <groupName>PDM0</groupName>
      <baseAddress>0x5400F000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>HimaxPDM_int_rx_avail</name>
        <description>HimaxPDM_int_rx_avail_IRQn</description>
        <value>114</value>
      </interrupt>
      <interrupt>
        <name>HimaxPDM_int_err</name>
        <description>HimaxPDM_int_err_IRQn</description>
        <value>115</value>
      </interrupt>
      <interrupt>
        <name>HimaxPDM_int_clp</name>
        <description>HimaxPDM_int_clp_IRQn</description>
        <value>116</value>
      </interrupt>
      <registers>
        <register>
          <name>PDM_EN</name>
          <displayName>PDM_EN</displayName>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_REN</name>
          <displayName>PDM_REN</displayName>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_CER</name>
          <displayName>PDM_CER</displayName>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_RXFFR</name>
          <displayName>PDM_RXFFR</displayName>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_RER0</name>
          <displayName>PDM_RER0</displayName>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_ISR</name>
          <displayName>PDM_ISR</displayName>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_IMR</name>
          <displayName>PDM_IMR</displayName>
          <addressOffset>0x3C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_ROR</name>
          <displayName>PDM_ROR</displayName>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_RFCR</name>
          <displayName>PDM_RFCR</displayName>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_RER1</name>
          <displayName>PDM_RER1</displayName>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_RER2</name>
          <displayName>PDM_RER2</displayName>
          <addressOffset>0xA8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_RER3</name>
          <displayName>PDM_RER3</displayName>
          <addressOffset>0xE8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_RXDMA</name>
          <displayName>PDM_RXDMA</displayName>
          <addressOffset>0x1C0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_RR</name>
          <displayName>PDM_RR</displayName>
          <addressOffset>0x1D0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_CIC_N</name>
          <displayName>PDM_CIC_N</displayName>
          <addressOffset>0x1D4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_CIC_D</name>
          <displayName>PDM_CIC_D</displayName>
          <addressOffset>0x1D8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_DCRC</name>
          <displayName>PDM_DCRC</displayName>
          <addressOffset>0x1DC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_BRC_B0</name>
          <displayName>PDM_BRC_B0</displayName>
          <addressOffset>0x1E0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_BRC_B1</name>
          <displayName>PDM_BRC_B1</displayName>
          <addressOffset>0x1E4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_BRC_B2</name>
          <displayName>PDM_BRC_B2</displayName>
          <addressOffset>0x1E8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_BRC_B3</name>
          <displayName>PDM_BRC_B3</displayName>
          <addressOffset>0x1EC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_BRC_CLP</name>
          <displayName>PDM_BRC_CLP</displayName>
          <addressOffset>0x1F0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PDM_VAD_CFG</name>
          <displayName>PDM_VAD_CFG</displayName>
          <addressOffset>0x200</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="PDM0">
      <name>PDM1</name>
      <description>SYNOPSYS PDM</description>
      <groupName>PDM1</groupName>
      <baseAddress>0x54005000</baseAddress>
      <interrupt>
        <name>PDM_int_rx_avail</name>
        <description>PDM_int_rx_avail_IRQn</description>
        <value>80</value>
      </interrupt>
      <interrupt>
        <name>PDM_int_err</name>
        <description>PDM_int_err_IRQn</description>
        <value>81</value>
      </interrupt>
      <interrupt>
        <name>PDM_int_clp</name>
        <description>PDM_int_clp_IRQn</description>
        <value>82</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>PMU</name>
      <description>PMU</description>
      <groupName>PMU</groupName>
      <baseAddress>0x56101000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>pmu_wdg_timeout_int</name>
        <description>pmu_wdg_timeout_int_IRQn</description>
        <value>22</value>
      </interrupt>
      <registers>
        <register>
          <name>REG_ALDO_VOUT_SEL_HV</name>
          <displayName>REG_ALDO_VOUT_SEL_HV</displayName>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ALDO_VOUT_SEL_N</name>
          <displayName>REG_ALDO_VOUT_SEL_N</displayName>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_SLDO_VOUT_SEL_HV</name>
          <displayName>REG_SLDO_VOUT_SEL_HV</displayName>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_SLDO_VOUT_SEL_N_R</name>
          <displayName>REG_SLDO_VOUT_SEL_N_R</displayName>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_SIMO_VOUT1_SEL_N_R</name>
          <displayName>REG_SIMO_VOUT1_SEL_N_R</displayName>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_SIMO_VOUT2_SEL_N_R</name>
          <displayName>REG_SIMO_VOUT2_SEL_N_R</displayName>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_SIMO_CTRL</name>
          <displayName>REG_SIMO_CTRL</displayName>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_SIMO_VOUT12_SEL</name>
          <displayName>REG_SIMO_VOUT12_SEL</displayName>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ALDO_CTRL</name>
          <displayName>REG_ALDO_CTRL</displayName>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_SLDO_CTRL</name>
          <displayName>REG_SLDO_CTRL</displayName>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ALDO_SLDO_SIMO_CTRL_SW</name>
          <displayName>REG_ALDO_SLDO_SIMO_CTRL_SW</displayName>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_SIMO_WAKEUP_TIME_CTRL</name>
          <displayName>REG_SIMO_WAKEUP_TIME_CTRL</displayName>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_ALDO_WAKEUP_TIME_CTRL</name>
          <displayName>REG_ALDO_WAKEUP_TIME_CTRL</displayName>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_SLDO_WAKEUP_TIME_CTRL</name>
          <displayName>REG_SLDO_WAKEUP_TIME_CTRL</displayName>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_PMU_TRIG_FEATURE</name>
          <displayName>REG_PMU_TRIG_FEATURE</displayName>
          <addressOffset>0x90</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_PMU_FSM</name>
          <displayName>REG_PMU_FSM</displayName>
          <addressOffset>0x94</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_PMU_EVENT_CLEAR_MASK</name>
          <displayName>REG_PMU_EVENT_CLEAR_MASK</displayName>
          <addressOffset>0x98</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_PMU_MASK</name>
          <displayName>REG_PMU_MASK</displayName>
          <addressOffset>0x9C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_PMU_DELAY_TIME1</name>
          <displayName>REG_PMU_DELAY_TIME1</displayName>
          <addressOffset>0xA0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_PMU_DELAY_TIME2</name>
          <displayName>REG_PMU_DELAY_TIME2</displayName>
          <addressOffset>0xA4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_PMU_WDG</name>
          <displayName>REG_PMU_WDG</displayName>
          <addressOffset>0xA8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PMU_ADC_WDG</name>
          <displayName>PMU_ADC_WDG</displayName>
          <addressOffset>0xAC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_PMU_SYSMEM_PGEN_RET</name>
          <displayName>REG_PMU_SYSMEM_PGEN_RET</displayName>
          <addressOffset>0xB0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PMU_REG_PD_LSC_IO_RET</name>
          <displayName>PMU_REG_PD_LSC_IO_RET</displayName>
          <addressOffset>0xB4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_PMU_SYSMEM_SW</name>
          <displayName>REG_PMU_SYSMEM_SW</displayName>
          <addressOffset>0xB8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>REG_PMU_CLK_CTRL</name>
          <displayName>REG_PMU_CLK_CTRL</displayName>
          <addressOffset>0xC0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>pmu_wdg_cur_count</name>
          <displayName>pmu_wdg_cur_count</displayName>
          <addressOffset>0xE0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>pmu_adcwdg_cur_count</name>
          <displayName>pmu_adcwdg_cur_count</displayName>
          <addressOffset>0xE4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>pmu_status</name>
          <displayName>pmu_status</displayName>
          <addressOffset>0xE8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>pmu_db_sel</name>
          <displayName>pmu_db_sel</displayName>
          <addressOffset>0xEC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>pmu_wakeup_EVT</name>
          <displayName>pmu_wakeup_EVT</displayName>
          <addressOffset>0xF0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>pmu_wakeup_EVT1</name>
          <displayName>pmu_wakeup_EVT1</displayName>
          <addressOffset>0xF4</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>PWM0</name>
      <description>PWM0</description>
      <groupName>PWM0</groupName>
      <baseAddress>0x52003000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x24</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>pwm0_int_out</name>
        <description>pwm0_int_out_IRQn</description>
        <value>87</value>
      </interrupt>
      <registers>
        <register>
          <name>pwm_ctrl</name>
          <displayName>pwm_ctrl</displayName>
          <description>pwm ctrl address</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>pwm_cycle</name>
          <displayName>pwm_cycle</displayName>
          <description>pwm cycle count address</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>pwm_duty</name>
          <displayName>pwm_duty</displayName>
          <description>pwm duty cycle address</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>pwm_pulse</name>
          <displayName>pwm_pulse</displayName>
          <description>pwm pulse count address</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>pwm_dbg_sel</name>
          <displayName>pwm_dbg_sel</displayName>
          <description>pwm debug signal select address</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>pwm_int_clr</name>
          <displayName>pwm_int_clr</displayName>
          <description>pwm interrupt clear address</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>pwm_dbg_cycle</name>
          <displayName>pwm_dbg_cycle</displayName>
          <description>pwm number of cycle count addresss</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
        <register>
          <name>pwm_dbg_hlbeat</name>
          <displayName>pwm_dbg_hlbeat</displayName>
          <description>pwm number of high level beats address</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
        <register>
          <name>pwm_dbg_state</name>
          <displayName>pwm_dbg_state</displayName>
          <description>pwm_dbg_state</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-only</access>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="PWM0">
      <name>PWM1</name>
      <description>PWM1</description>
      <groupName>PWM0</groupName>
      <baseAddress>0x52003040</baseAddress>
      <interrupt>
        <name>pwm1_int_out</name>
        <description>pwm1_int_out_IRQn</description>
        <value>88</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="PWM1">
      <name>PWM2</name>
      <description>PWM2</description>
      <groupName>PWM2</groupName>
      <baseAddress>0x52003080</baseAddress>
      <interrupt>
        <name>pwm2_int_out</name>
        <description>pwm2_int_out_IRQn</description>
        <value>89</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>RTC0</name>
      <description>RTC0</description>
      <groupName>RTC0</groupName>
      <baseAddress>0x56107000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x20</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>RTC0INTR</name>
        <description>RTC0INTR_IRQn</description>
        <value>16</value>
      </interrupt>
      <registers>
        <register>
          <name>RTC_DR</name>
          <displayName>RTC_DR</displayName>
          <description>Data read register</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RTC_MR</name>
          <displayName>RTC_MR</displayName>
          <description>Match register</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RTC_LR</name>
          <displayName>RTC_LR</displayName>
          <description>Data load register</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RTC_CR</name>
          <displayName>RTC_CR</displayName>
          <description>Control register</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RTC_IMSC</name>
          <displayName>RTC_IMSC</displayName>
          <description>Interrupt mask and set register</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RTC_RIS</name>
          <displayName>RTC_RIS</displayName>
          <description>Raw interrupt status register </description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RTC_MIS</name>
          <displayName>RTC_MIS</displayName>
          <description>Masked interrupt status register</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RTC_ICR</name>
          <displayName>RTC_ICR</displayName>
          <description>Interrupt clear register</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="RTC0">
      <name>RTC1</name>
      <description>RTC1</description>
      <groupName>RTC1</groupName>
      <baseAddress>0x56108000</baseAddress>
      <interrupt>
        <name>RTC1INTR</name>
        <description>RTC1INTR_IRQn</description>
        <value>17</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="RTC1">
      <name>RTC2</name>
      <description>RTC2</description>
      <groupName>RTC2</groupName>
      <baseAddress>0x56109000</baseAddress>
      <interrupt>
        <name>RTC2INTR</name>
        <description>RTC2INTR_IRQn</description>
        <value>18</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>SCU_SB</name>
      <description>SCU_SB</description>
      <groupName>SCU_SB</groupName>
      <baseAddress>0x56006000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SCU_I2C2AHB_PINMUX</name>
          <displayName>SCU_I2C2AHB_PINMUX</displayName>
          <description>SCU_I2C2AHB_PINMUX</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_SENSOR_PINMUX</name>
          <displayName>SCU_SENSOR_PINMUX</displayName>
          <description>SCU_SENSOR_PINMUX</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_SENSOR_PCLKO_PINMUX</name>
          <displayName>SCU_SENSOR_PCLKO_PINMUX</displayName>
          <description>SCU_SENSOR_PCLKO_PINMUX</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_WATCHDOG_CLK_EN</name>
          <displayName>SCU_WATCHDOG_CLK_EN</displayName>
          <description>SCU_WATCHDOG_CLK_EN</description>
          <addressOffset>0x130</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_WATCHDOG0_CLK_DIV</name>
          <displayName>SCU_WATCHDOG0_CLK_DIV</displayName>
          <description>SCU_WATCHDOG0_CLK_DIV</description>
          <addressOffset>0x134</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_WATCHDOG1_CLK_DIV</name>
          <displayName>SCU_WATCHDOG1_CLK_DIV</displayName>
          <description>SCU_WATCHDOG1_CLK_DIV</description>
          <addressOffset>0x138</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_TIMER_CLK_EN</name>
          <displayName>SCU_TIMER_CLK_EN</displayName>
          <description>SCU_TIMER_CLK_EN</description>
          <addressOffset>0x13C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_TIMER0_CLK_DIV</name>
          <displayName>SCU_TIMER0_CLK_DIV</displayName>
          <description>SCU_TIMER0_CLK_DIV</description>
          <addressOffset>0x140</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_TIMER1_CLK_DIV</name>
          <displayName>SCU_TIMER1_CLK_DIV</displayName>
          <description>SCU_TIMER1_CLK_DIV</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_TIMER2_CLK_DIV</name>
          <displayName>SCU_TIMER2_CLK_DIV</displayName>
          <description>SCU_TIMER2_CLK_DIV</description>
          <addressOffset>0x148</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_TIMER3_CLK_DIV</name>
          <displayName>SCU_TIMER3_CLK_DIV</displayName>
          <description>SCU_TIMER3_CLK_DIV</description>
          <addressOffset>0x14C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_TIMER4_CLK_DIV</name>
          <displayName>SCU_TIMER4_CLK_DIV</displayName>
          <description>SCU_TIMER4_CLK_DIV</description>
          <addressOffset>0x150</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_TIMER5_CLK_DIV</name>
          <displayName>SCU_TIMER5_CLK_DIV</displayName>
          <description>SCU_TIMER5_CLK_DIV</description>
          <addressOffset>0x154</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_TIMER6_CLK_DIV</name>
          <displayName>SCU_TIMER6_CLK_DIV</displayName>
          <description>SCU_TIMER6_CLK_DIV</description>
          <addressOffset>0x158</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_TIMER7_CLK_DIV</name>
          <displayName>SCU_TIMER7_CLK_DIV</displayName>
          <description>SCU_TIMER7_CLK_DIV</description>
          <addressOffset>0x15C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_TIMER8_CLK_DIV</name>
          <displayName>SCU_TIMER8_CLK_DIV</displayName>
          <description>SCU_TIMER8_CLK_DIV</description>
          <addressOffset>0x160</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_TIMER_INT_AUTOCLEAR</name>
          <displayName>SCU_TIMER_INT_AUTOCLEAR</displayName>
          <description>SCU_TIMER_INT_AUTOCLEAR</description>
          <addressOffset>0x164</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_APB1NS_PPC_CFG_APNS</name>
          <displayName>SCU_APB1NS_PPC_CFG_APNS</displayName>
          <description>SCU_APB1NS_PPC_CFG_APNS</description>
          <addressOffset>0x870</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_APB1NS_PPC_CFG_INT</name>
          <displayName>SCU_APB1NS_PPC_CFG_INT</displayName>
          <description>SCU_APB1NS_PPC_CFG_INT</description>
          <addressOffset>0x874</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_APB1PS_PPC_CFG_APNS</name>
          <displayName>SCU_APB1PS_PPC_CFG_APNS</displayName>
          <description>SCU_APB1PS_PPC_CFG_APNS</description>
          <addressOffset>0x878</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_APB1PS_PPC_CFG_INT</name>
          <displayName>SCU_APB1PS_PPC_CFG_INT</displayName>
          <description>SCU_APB1PS_PPC_CFG_INT</description>
          <addressOffset>0x87C</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SCU_AON</name>
      <description>SCU_AON</description>
      <groupName>SCU_AON</groupName>
      <baseAddress>0x56100000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>anti_tamp_int</name>
        <description>anti_tamp_int_IRQn</description>
        <value>23</value>
      </interrupt>
      <registers>
        <register>
          <name>AON_CLK_CTRL</name>
          <displayName>AON_CLK_CTRL</displayName>
          <description>AON_CLK_CTRL</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
        </register>
        <register>
          <name>SB_CLK_CTRL</name>
          <displayName>SB_CLK_CTRL</displayName>
          <description>SB_CLK_CTRL</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_REG_LSC_BUS_CK_CTRL_15_0</name>
          <displayName>SCU_REG_LSC_BUS_CK_CTRL_15_0</displayName>
          <description>SCU_REG_LSC_BUS_CK_CTRL_15_0</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>VAL</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_REG_LSC_BUS_CK_CTRL_31_16</name>
          <displayName>SCU_REG_LSC_BUS_CK_CTRL_31_16</displayName>
          <description>SCU_REG_LSC_BUS_CK_CTRL_31_16</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>VAL</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_REG_LSC_PERI_CK_CTRL0_15_0</name>
          <displayName>SCU_REG_LSC_PERI_CK_CTRL0_15_0</displayName>
          <description>SCU_REG_LSC_PERI_CK_CTRL0_15_0</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>VAL</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_REG_LSC_PERI_CK_CTRL0_31_16</name>
          <displayName>SCU_REG_LSC_PERI_CK_CTRL0_31_16</displayName>
          <description>SCU_REG_LSC_PERI_CK_CTRL0_31_16</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>VAL</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_REG_LSC_PERI_CK_CTRL1_15_0</name>
          <displayName>SCU_REG_LSC_PERI_CK_CTRL1_15_0</displayName>
          <description>SCU_REG_LSC_PERI_CK_CTRL1_15_0</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>VAL</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_REG_LSC_PERI_CK_CTRL1_31_16</name>
          <displayName>SCU_REG_LSC_PERI_CK_CTRL1_31_16</displayName>
          <description>SCU_REG_LSC_PERI_CK_CTRL1_31_16</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>VAL</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_REG_LSC_PERI_CK_CTRL2_15_0</name>
          <displayName>SCU_REG_LSC_PERI_CK_CTRL2_15_0</displayName>
          <description>SCU_REG_LSC_PERI_CK_CTRL2_15_0</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>VAL</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_REG_LSC_PERI_CK_CTRL2_31_16</name>
          <displayName>SCU_REG_LSC_PERI_CK_CTRL2_31_16</displayName>
          <description>SCU_REG_LSC_PERI_CK_CTRL2_31_16</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>VAL</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SB_CLK_ENABLE</name>
          <displayName>SB_CLK_ENABLE</displayName>
          <description>SB_CLK_ENABLE</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DP_IMAGEPATH_RXPCLK</name>
          <displayName>DP_IMAGEPATH_RXPCLK</displayName>
          <description>DP_IMAGEPATH_RXPCLK</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_HSC_PERI_CK_CTRL0_15_0</name>
          <displayName>SCU_REG_HSC_PERI_CK_CTRL0_15_0</displayName>
          <description>SCU_REG_HSC_PERI_CK_CTRL0_15_0</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>VAL</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_REG_HSC_PERI_CK_CTRL1_24_16</name>
          <displayName>SCU_REG_HSC_PERI_CK_CTRL1_24_16</displayName>
          <description>SCU_REG_HSC_PERI_CK_CTRL1_24_16</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>VAL</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_REG_LSC_CLK_ENABLE_15_0</name>
          <displayName>SCU_REG_LSC_CLK_ENABLE_15_0</displayName>
          <description>SCU_REG_LSC_CLK_ENABLE_15_0</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>VAL</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_REG_LSC_CLK_ENABLE_31_16</name>
          <displayName>SCU_REG_LSC_CLK_ENABLE_31_16</displayName>
          <description>SCU_REG_LSC_CLK_ENABLE_31_16</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>VAL</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_REG_HSC_CLK_ENABLE_15_0</name>
          <displayName>SCU_REG_HSC_CLK_ENABLE_15_0</displayName>
          <description>SCU_REG_HSC_CLK_ENABLE_15_0</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>VAL</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_REG_HSC_CLK_ENABLE_31_16</name>
          <displayName>SCU_REG_HSC_CLK_ENABLE_31_16</displayName>
          <description>SCU_REG_HSC_CLK_ENABLE_31_16</description>
          <addressOffset>0x4C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>VAL</name>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SCU_REG_AON_SB_SW_RESETN</name>
          <displayName>SCU_REG_AON_SB_SW_RESETN</displayName>
          <description>SCU_REG_AON_SB_SW_RESETN</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_RTC0_RTCRSTN</name>
          <displayName>SCU_RTC0_RTCRSTN</displayName>
          <description>SCU_RTC0_RTCRSTN</description>
          <addressOffset>0x100</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_RTC0_CKGEN_ENABLE</name>
          <displayName>SCU_RTC0_CKGEN_ENABLE</displayName>
          <description>SCU_RTC0_CKGEN_ENABLE</description>
          <addressOffset>0x104</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_RTC0_RISE_COUNT</name>
          <displayName>SCU_RTC0_RISE_COUNT</displayName>
          <description>SCU_RTC0_RISE_COUNT</description>
          <addressOffset>0x108</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_RTC0_CYCLE_COUNT</name>
          <displayName>SCU_RTC0_CYCLE_COUNT</displayName>
          <description>SCU_RTC0_CYCLE_COUNT</description>
          <addressOffset>0x10C</addressOffset>
          <size>0x20</size>
        </register>
        <register derivedFrom="SCU_RTC0_RTCRSTN">
          <name>SCU_RTC1_RTCRSTN</name>
          <displayName>SCU_RTC1_RTCRSTN</displayName>
          <description>SCU_RTC1_RTCRSTN</description>
          <addressOffset>0x110</addressOffset>
        </register>
        <register derivedFrom="SCU_RTC0_CKGEN_ENABLE">
          <name>SCU_RTC1_CKGEN_ENABLE</name>
          <displayName>SCU_RTC1_CKGEN_ENABLE</displayName>
          <description>SCU_RTC1_CKGEN_ENABLE</description>
          <addressOffset>0x114</addressOffset>
        </register>
        <register derivedFrom="SCU_RTC0_RISE_COUNT">
          <name>SCU_RTC1_RISE_COUNT</name>
          <displayName>SCU_RTC1_RISE_COUNT</displayName>
          <description>SCU_RTC1_RISE_COUNT</description>
          <addressOffset>0x118</addressOffset>
        </register>
        <register derivedFrom="SCU_RTC0_CYCLE_COUNT">
          <name>SCU_RTC1_CYCLE_COUNT</name>
          <displayName>SCU_RTC1_CYCLE_COUNT</displayName>
          <description>SCU_RTC1_CYCLE_COUNT</description>
          <addressOffset>0x11C</addressOffset>
        </register>
        <register derivedFrom="SCU_RTC0_RTCRSTN">
          <name>SCU_RTC2_RTCRSTN</name>
          <displayName>SCU_RTC2_RTCRSTN</displayName>
          <description>SCU_RTC2_RTCRSTN</description>
          <addressOffset>0x120</addressOffset>
        </register>
        <register derivedFrom="SCU_RTC0_CKGEN_ENABLE">
          <name>SCU_RTC2_CKGEN_ENABLE</name>
          <displayName>SCU_RTC2_CKGEN_ENABLE</displayName>
          <description>SCU_RTC2_CKGEN_ENABLE</description>
          <addressOffset>0x124</addressOffset>
        </register>
        <register derivedFrom="SCU_RTC0_RISE_COUNT">
          <name>SCU_RTC2_RISE_COUNT</name>
          <displayName>SCU_RTC2_RISE_COUNT</displayName>
          <description>SCU_RTC2_RISE_COUNT</description>
          <addressOffset>0x128</addressOffset>
        </register>
        <register derivedFrom="SCU_RTC0_CYCLE_COUNT">
          <name>SCU_RTC2_CYCLE_COUNT</name>
          <displayName>SCU_RTC2_CYCLE_COUNT</displayName>
          <description>SCU_RTC2_CYCLE_COUNT</description>
          <addressOffset>0x12C</addressOffset>
        </register>
        <register>
          <name>SCU_CM55S_nSYSRESET</name>
          <displayName>SCU_CM55S_nSYSRESET</displayName>
          <description>SCU_CM55S_nSYSRESET</description>
          <addressOffset>0x210</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_U55_nSYSRESET</name>
          <displayName>SCU_U55_nSYSRESET</displayName>
          <description>SCU_U55_nSYSRESET</description>
          <addressOffset>0x214</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_CM55M_nSYSRESET</name>
          <displayName>SCU_CM55M_nSYSRESET</displayName>
          <description>SCU_CM55M_nSYSRESET</description>
          <addressOffset>0x218</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_CM55S_PORRESET</name>
          <displayName>SCU_CM55S_PORRESET</displayName>
          <description>SCU_CM55S_PORRESET</description>
          <addressOffset>0x220</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_CM55M_PORRESET</name>
          <displayName>SCU_CM55M_PORRESET</displayName>
          <description>SCU_CM55M_PORRESET</description>
          <addressOffset>0x228</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_CC312</name>
          <displayName>SCU_CC312</displayName>
          <description>SCU_CC312</description>
          <addressOffset>0x300</addressOffset>
          <size>0x20</size>
          <fields>
              <field>
                  <name>CC312_SYS_RST_N</name>
                  <bitRange>[0:0]</bitRange>
              </field>
              <field>
                  <name>CC312_AO_RST_N</name>
                  <bitRange>[1:1]</bitRange>
              </field>
              <field>
                  <name>CC312_HOST_INT_REQ</name>
                  <bitRange>[8:8]</bitRange>
              </field>
          </fields>
        </register>
        <register>
          <name>SCU_REG_IMG_CLK_WAKEUP_SEL</name>
          <displayName>SCU_REG_IMG_CLK_WAKEUP_SEL</displayName>
          <description>SCU_REG_IMG_CLK_WAKEUP_SEL</description>
          <addressOffset>0x304</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_I2C2AHB_DBG_ID</name>
          <displayName>SCU_REG_I2C2AHB_DBG_ID</displayName>
          <description>SCU_REG_I2C2AHB_DBG_ID</description>
          <addressOffset>0x310</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_I2C2AHB_FLASHWR_ID</name>
          <displayName>SCU_REG_I2C2AHB_FLASHWR_ID</displayName>
          <description>SCU_REG_I2C2AHB_FLASHWR_ID</description>
          <addressOffset>0x314</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>anti_tamp_en</name>
          <displayName>anti_tamp_en</displayName>
          <description>anti_tamp_en</description>
          <addressOffset>0x320</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>anti_int_ctrl</name>
          <displayName>anti_int_ctrl</displayName>
          <description>anti_int_ctrl</description>
          <addressOffset>0x324</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>anti_int_status</name>
          <displayName>anti_int_status</displayName>
          <description>anti_int_status</description>
          <addressOffset>0x328</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>anti_tam_det_ctrl</name>
          <displayName>anti_tam_det_ctrl</displayName>
          <description>anti_tam_det_ctrl</description>
          <addressOffset>0x32C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>anti_clk_moni_ctrl</name>
          <displayName>anti_clk_moni_ctrl</displayName>
          <description>anti_clk_moni_ctrl</description>
          <addressOffset>0x330</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>anti_clk_moni_thr</name>
          <displayName>anti_clk_moni_thr</displayName>
          <description>anti_clk_moni_thr</description>
          <addressOffset>0x334</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_APB1_AON_PPC_CFG_AP_NONSEC</name>
          <displayName>SCU_REG_APB1_AON_PPC_CFG_AP_NONSEC</displayName>
          <description>SCU_REG_APB1_AON_PPC_CFG_AP_NONSEC</description>
          <addressOffset>0x500</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_APB1_AON_PPC_CFG_IRQ_RSP</name>
          <displayName>SCU_REG_APB1_AON_PPC_CFG_IRQ_RSP</displayName>
          <description>SCU_REG_APB1_AON_PPC_CFG_IRQ_RSP</description>
          <addressOffset>0x504</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_SRAM0_MPC_CFG_APNSINT</name>
          <displayName>SCU_SRAM0_MPC_CFG_APNSINT</displayName>
          <description>SCU_SRAM0_MPC_CFG_APNSINT</description>
          <addressOffset>0x510</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_SRAM1_MPC_CFG_APNSINT</name>
          <displayName>SCU_SRAM1_MPC_CFG_APNSINT</displayName>
          <description>SCU_SRAM1_MPC_CFG_APNSINT</description>
          <addressOffset>0x514</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_DP_DMA_AHBMSC_IDAUCFG</name>
          <displayName>SCU_DP_DMA_AHBMSC_IDAUCFG</displayName>
          <description>SCU_DP_DMA_AHBMSC_IDAUCFG</description>
          <addressOffset>0x518</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_APB2_PPC_CFG_AP_MIPIRX_CTRL</name>
          <displayName>SCU_APB2_PPC_CFG_AP_MIPIRX_CTRL</displayName>
          <description>SCU_APB2_PPC_CFG_AP_MIPIRX_CTRL</description>
          <addressOffset>0x51C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_CORE_VOLT</name>
          <displayName>SCU_REG_CORE_VOLT</displayName>
          <description>SCU_REG_CORE_VOLT</description>
          <addressOffset>0x600</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_RC24M1M_CFG</name>
          <displayName>SCU_REG_RC24M1M_CFG</displayName>
          <description>SCU_REG_RC24M1M_CFG</description>
          <addressOffset>0x700</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_RC96M48M_CFG</name>
          <displayName>SCU_REG_RC96M48M_CFG</displayName>
          <description>SCU_REG_RC96M48M_CFG</description>
          <addressOffset>0x704</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_RC32K1K_CFG_15_0</name>
          <displayName>SCU_REG_RC32K1K_CFG_15_0</displayName>
          <description>SCU_REG_RC32K1K_CFG_15_0</description>
          <addressOffset>0x708</addressOffset>
          <size>0x20</size>
          <fields>
              <field>
                  <name>VAL</name>
                  <bitRange>[15:0]</bitRange>
              </field>
           </fields>
        </register>
        <register>
          <name>SCU_REG_RC32K1K_CFG_31_16</name>
          <displayName>SCU_REG_RC32K1K_CFG_31_16</displayName>
          <description>SCU_REG_RC32K1K_CFG_31_16</description>
          <addressOffset>0x70C</addressOffset>
          <size>0x20</size>
          <fields>
              <field>
                  <name>VAL</name>
                  <bitRange>[15:0]</bitRange>
              </field>
           </fields>
        </register>
        <register>
          <name>SCU_REG_PLLEN_CFG</name>
          <displayName>SCU_REG_PLLEN_CFG</displayName>
          <description>SCU_REG_PLLEN_CFG</description>
          <addressOffset>0x710</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_PLLARG_CFG1</name>
          <displayName>SCU_REG_PLLARG_CFG1</displayName>
          <description>SCU_REG_PLLARG_CFG1</description>
          <addressOffset>0x714</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_PLLARG_CFG2</name>
          <displayName>SCU_REG_PLLARG_CFG2</displayName>
          <description>SCU_REG_PLLARG_CFG2</description>
          <addressOffset>0x718</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_PLLARG_CFG3</name>
          <displayName>SCU_REG_PLLARG_CFG3</displayName>
          <description>SCU_REG_PLLARG_CFG3</description>
          <addressOffset>0x71C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_PLLARG_CFG4</name>
          <displayName>SCU_REG_PLLARG_CFG4</displayName>
          <description>SCU_REG_PLLARG_CFG4</description>
          <addressOffset>0x720</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_PLLARG_CFG5</name>
          <displayName>SCU_REG_PLLARG_CFG5</displayName>
          <description>SCU_REG_PLLARG_CFG5</description>
          <addressOffset>0x724</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_PLLARG_CFG6</name>
          <displayName>SCU_REG_PLLARG_CFG6</displayName>
          <description>SCU_REG_PLLARG_CFG6</description>
          <addressOffset>0x728</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_BORPORTEST</name>
          <displayName>SCU_REG_BORPORTEST</displayName>
          <description>SCU_REG_BORPORTEST</description>
          <addressOffset>0x72C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_XTAL32K_CFG</name>
          <displayName>SCU_REG_XTAL32K_CFG</displayName>
          <description>SCU_REG_XTAL32K_CFG</description>
          <addressOffset>0x730</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_XTAL24M_CFG</name>
          <displayName>SCU_REG_XTAL24M_CFG</displayName>
          <description>SCU_REG_XTAL24M_CFG</description>
          <addressOffset>0x734</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_CM55M_IDAU</name>
          <displayName>SCU_CM55M_IDAU</displayName>
          <description>SCU_CM55M_IDAU</description>
          <addressOffset>0x800</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_CM55S_IDAU</name>
          <displayName>SCU_CM55S_IDAU</displayName>
          <description>SCU_CM55S_IDAU</description>
          <addressOffset>0x804</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_CM55M_INITSVTOR</name>
          <displayName>SCU_CM55M_INITSVTOR</displayName>
          <description>SCU_CM55M_INITSVTOR</description>
          <addressOffset>0xC00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_CM55M_INITNSVTOR</name>
          <displayName>SCU_CM55M_INITNSVTOR</displayName>
          <description>SCU_CM55M_INITNSVTOR</description>
          <addressOffset>0xC04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_CM55M_CPUWAIT</name>
          <displayName>SCU_CM55M_CPUWAIT</displayName>
          <description>SCU_CM55M_CPUWAIT</description>
          <addressOffset>0xC08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_CM55M_LOCK</name>
          <displayName>SCU_CM55M_LOCK</displayName>
          <description>SCU_CM55M_LOCK</description>
          <addressOffset>0xC0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_CM55S_INITSVTOR</name>
          <displayName>SCU_CM55S_INITSVTOR</displayName>
          <description>SCU_CM55S_INITSVTOR</description>
          <addressOffset>0xD00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_CM55S_INITNSVTOR</name>
          <displayName>SCU_CM55S_INITNSVTOR</displayName>
          <description>SCU_CM55S_INITNSVTOR</description>
          <addressOffset>0xD04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_CM55S_CPUWAIT</name>
          <displayName>SCU_CM55S_CPUWAIT</displayName>
          <description>SCU_CM55S_CPUWAIT</description>
          <addressOffset>0xD08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_CM55S_LOCK</name>
          <displayName>SCU_CM55S_LOCK</displayName>
          <description>SCU_CM55S_LOCK</description>
          <addressOffset>0xD0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_U55_POR</name>
          <displayName>SCU_U55_POR</displayName>
          <description>SCU_U55_POR</description>
          <addressOffset>0xE00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_BOOTOPT_TESTMODE</name>
          <displayName>SCU_BOOTOPT_TESTMODE</displayName>
          <description>SCU_BOOTOPT_TESTMODE</description>
          <addressOffset>0xF20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_FPGA_VERSION1</name>
          <displayName>SCU_FPGA_VERSION1</displayName>
          <description>SCU_FPGA_VERSION1</description>
          <addressOffset>0xFF0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_FPGA_VERSION2</name>
          <displayName>SCU_FPGA_VERSION2</displayName>
          <description>SCU_FPGA_VERSION2</description>
          <addressOffset>0xFF4</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SCU_HSC</name>
      <description>SCU_HSC</description>
      <groupName>SCU_HSC</groupName>
      <baseAddress>0x53070000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SCU_U55_AXIMSC_IDAU</name>
          <displayName>SCU_U55_AXIMSC_IDAU</displayName>
          <description>SCU_U55_AXIMSC_IDAU</description>
          <addressOffset>0x808</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_U55_AXIMSC_CFG</name>
          <displayName>SCU_U55_AXIMSC_CFG</displayName>
          <description>SCU_U55_AXIMSC_CFG</description>
          <addressOffset>0x80C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_DMA0_AHBMSC_IDAUCFG</name>
          <displayName>SCU_DMA0_AHBMSC_IDAUCFG</displayName>
          <description>SCU_DMA0_AHBMSC_IDAUCFG</description>
          <addressOffset>0x810</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_DMA1_AHBMSC_IDAUCFG</name>
          <displayName>SCU_DMA1_AHBMSC_IDAUCFG</displayName>
          <description>SCU_DMA1_AHBMSC_IDAUCFG</description>
          <addressOffset>0x814</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_I3CHC_MSC_IDAUCFG</name>
          <displayName>SCU_I3CHC_MSC_IDAUCFG</displayName>
          <description>SCU_I3CHC_MSC_IDAUCFG</description>
          <addressOffset>0x82C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_SDIO_MSC_IDAUCFG</name>
          <displayName>SCU_SDIO_MSC_IDAUCFG</displayName>
          <description>SCU_SDIO_MSC_IDAUCFG</description>
          <addressOffset>0x830</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_DWC_PPC_CFG_APNS</name>
          <displayName>SCU_DWC_PPC_CFG_APNS</displayName>
          <description>SCU_DWC_PPC_CFG_APNS</description>
          <addressOffset>0x840</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_DWC_PPC_CFG_INT</name>
          <displayName>SCU_DWC_PPC_CFG_INT</displayName>
          <description>SCU_DWC_PPC_CFG_INT</description>
          <addressOffset>0x844</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_ISP_PPC_CFG_APNS</name>
          <displayName>SCU_ISP_PPC_CFG_APNS</displayName>
          <description>SCU_ISP_PPC_CFG_APNS</description>
          <addressOffset>0x848</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_ISP_PPC_CFG_INT</name>
          <displayName>SCU_ISP_PPC_CFG_INT</displayName>
          <description>SCU_ISP_PPC_CFG_INT</description>
          <addressOffset>0x84C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_AHB1M4_PPC_CFG_APNS</name>
          <displayName>SCU_AHB1M4_PPC_CFG_APNS</displayName>
          <description>SCU_AHB1M4_PPC_CFG_APNS</description>
          <addressOffset>0x858</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_AHB1M4_PPC_CFG_INT</name>
          <displayName>SCU_AHB1M4_PPC_CFG_INT</displayName>
          <description>SCU_AHB1M4_PPC_CFG_INT</description>
          <addressOffset>0x85C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_APB2_PPC_CFG_AP</name>
          <displayName>SCU_APB2_PPC_CFG_AP</displayName>
          <description>SCU_APB2_PPC_CFG_AP</description>
          <addressOffset>0x880</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_APB2_PPC_CFG_NS</name>
          <displayName>SCU_APB2_PPC_CFG_NS</displayName>
          <description>SCU_APB2_PPC_CFG_NS</description>
          <addressOffset>0x884</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_APB2_PPC_CFG_INT</name>
          <displayName>SCU_APB2_PPC_CFG_INT</displayName>
          <description>SCU_APB2_PPC_CFG_INT</description>
          <addressOffset>0x888</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_ROM_PPC_CFG_APNSINT</name>
          <displayName>SCU_ROM_PPC_CFG_APNSINT</displayName>
          <description>SCU_ROM_PPC_CFG_APNSINT</description>
          <addressOffset>0x8A0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_QOSPI_MPC_CFG_APNSINT</name>
          <displayName>SCU_QOSPI_MPC_CFG_APNSINT</displayName>
          <description>SCU_QOSPI_MPC_CFG_APNSINT</description>
          <addressOffset>0x8A4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_CORESIGHT_DBG_EN</name>
          <displayName>SCU_CORESIGHT_DBG_EN</displayName>
          <description>SCU_CORESIGHT_DBG_EN</description>
          <addressOffset>0xA00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_ISP_XIP_SPICACHE</name>
          <displayName>SCU_ISP_XIP_SPICACHE</displayName>
          <description>SCU_ISP_XIP_SPICACHE</description>
          <addressOffset>0xB00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_OSPI_XIP_EN_SLAVE</name>
          <displayName>SCU_OSPI_XIP_EN_SLAVE</displayName>
          <description>SCU_OSPI_XIP_EN_SLAVE</description>
          <addressOffset>0xB04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_OSPI_RESETN</name>
          <displayName>SCU_OSPI_RESETN</displayName>
          <description>SCU_OSPI_RESETN</description>
          <addressOffset>0xB08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_SDIO_HWINIT_ITCFVAL</name>
          <displayName>SCU_SDIO_HWINIT_ITCFVAL</displayName>
          <description>SCU_SDIO_HWINIT_ITCFVAL</description>
          <addressOffset>0xB10</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SCU_LSC</name>
      <description>SCU_LSC</description>
      <groupName>SCU_LSC</groupName>
      <baseAddress>0x52001000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SCU_SEN_CSW01_PCLK_D01_PINMUX</name>
          <displayName>SCU_SEN_CSW01_PCLK_D01_PINMUX</displayName>
          <description>SCU_SEN_CSW01_PCLK_D01_PINMUX</description>
          <addressOffset>0x100</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_SEN_D27_FLVALID_PINMUX</name>
          <displayName>SCU_SEN_D27_FLVALID_PINMUX</displayName>
          <description>SCU_SEN_D27_FLVALID_PINMUX</description>
          <addressOffset>0x104</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_SDIO_PINMUX</name>
          <displayName>SCU_SDIO_PINMUX</displayName>
          <description>SCU_SDIO_PINMUX</description>
          <addressOffset>0x108</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_SSPIS_SW_PINMUX</name>
          <displayName>SCU_SSPIS_SW_PINMUX</displayName>
          <description>SCU_SSPIS_SW_PINMUX</description>
          <addressOffset>0x10C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_SSPIM_PINMUX</name>
          <displayName>SCU_SSPIM_PINMUX</displayName>
          <description>SCU_SSPIM_PINMUX</description>
          <addressOffset>0x110</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_GPIO012_PINMUX</name>
          <displayName>SCU_GPIO012_PINMUX</displayName>
          <description>SCU_GPIO012_PINMUX</description>
          <addressOffset>0x114</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_UART0_PINMUX</name>
          <displayName>SCU_UART0_PINMUX</displayName>
          <description>SCU_UART0_PINMUX</description>
          <addressOffset>0x118</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_PDM_PINMUX</name>
          <displayName>SCU_PDM_PINMUX</displayName>
          <description>SCU_PDM_PINMUX</description>
          <addressOffset>0x11C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_SWDIO_OSPI_I2CM_UART2</name>
          <displayName>SCU_SWDIO_OSPI_I2CM_UART2</displayName>
          <description>SCU_SWDIO_OSPI_I2CM_UART2</description>
          <addressOffset>0x120</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_I2CSLV_I3CSLV_SHARE_EN</name>
          <displayName>SCU_I2CSLV_I3CSLV_SHARE_EN</displayName>
          <description>SCU_I2CSLV_I3CSLV_SHARE_EN</description>
          <addressOffset>0x130</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_CM55S_RESET_MASK</name>
          <displayName>SCU_CM55S_RESET_MASK</displayName>
          <description>SCU_CM55S_RESET_MASK</description>
          <addressOffset>0x300</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_I2S_MODE</name>
          <displayName>SCU_I2S_MODE</displayName>
          <description>SCU_I2S_MODE</description>
          <addressOffset>0x400</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_PDM_IP</name>
          <displayName>SCU_PDM_IP</displayName>
          <description>SCU_PDM_IP</description>
          <addressOffset>0x404</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_VMUTE_CTRL</name>
          <displayName>SCU_REG_VMUTE_CTRL</displayName>
          <description>SCU_REG_VMUTE_CTRL</description>
          <addressOffset>0x408</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_OSPI_RXDS_CTRL</name>
          <displayName>SCU_REG_OSPI_RXDS_CTRL</displayName>
          <description>SCU_REG_OSPI_RXDS_CTRL</description>
          <addressOffset>0x40C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_SEN_MCLK_CTRL_SRC_SEL</name>
          <displayName>SCU_REG_SEN_MCLK_CTRL_SRC_SEL</displayName>
          <description>SCU_REG_SEN_MCLK_CTRL_SRC_SEL</description>
          <addressOffset>0x410</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_REG_AIP_DBG_MUX</name>
          <displayName>SCU_REG_AIP_DBG_MUX</displayName>
          <description>SCU_REG_AIP_DBG_MUX</description>
          <addressOffset>0x500</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_DMA2_M1_AHBMSC_IDAUCFG</name>
          <displayName>SCU_DMA2_M1_AHBMSC_IDAUCFG</displayName>
          <description>SCU_DMA2_M1_AHBMSC_IDAUCFG</description>
          <addressOffset>0x818</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_DMA2_M2_AHBMSC_IDAUCFG</name>
          <displayName>SCU_DMA2_M2_AHBMSC_IDAUCFG</displayName>
          <description>SCU_DMA2_M2_AHBMSC_IDAUCFG</description>
          <addressOffset>0x81C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_DMA3_M1_AHBMSC_IDAUCFG</name>
          <displayName>SCU_DMA3_M1_AHBMSC_IDAUCFG</displayName>
          <description>SCU_DMA3_M1_AHBMSC_IDAUCFG</description>
          <addressOffset>0x820</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_DMA3_M2_AHBMSC_IDAUCFG</name>
          <displayName>SCU_DMA3_M2_AHBMSC_IDAUCFG</displayName>
          <description>SCU_DMA3_M2_AHBMSC_IDAUCFG</description>
          <addressOffset>0x824</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_AHB3_PPC_CFG_APNS</name>
          <displayName>SCU_AHB3_PPC_CFG_APNS</displayName>
          <description>SCU_AHB3_PPC_CFG_APNS</description>
          <addressOffset>0x850</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_AHB3_PPC_CFG_INT</name>
          <displayName>SCU_AHB3_PPC_CFG_INT</displayName>
          <description>SCU_AHB3_PPC_CFG_INT</description>
          <addressOffset>0x854</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_APB0NS_PPC_CFG_APNS</name>
          <displayName>SCU_APB0NS_PPC_CFG_APNS</displayName>
          <description>SCU_APB0NS_PPC_CFG_APNS</description>
          <addressOffset>0x860</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_APB0NS_PPC_CFG_INT</name>
          <displayName>SCU_APB0NS_PPC_CFG_INT</displayName>
          <description>SCU_APB0NS_PPC_CFG_INT</description>
          <addressOffset>0x864</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_APB0PS_PPC_CFG_APNS</name>
          <displayName>SCU_APB0PS_PPC_CFG_APNS</displayName>
          <description>SCU_APB0PS_PPC_CFG_APNS</description>
          <addressOffset>0x868</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_APB0PS_PPC_CFG_INT</name>
          <displayName>SCU_APB0PS_PPC_CFG_INT</displayName>
          <description>SCU_APB0PS_PPC_CFG_INT</description>
          <addressOffset>0x86C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_SRAM2_MPC_CFG_APNSINT</name>
          <displayName>SCU_SRAM2_MPC_CFG_APNSINT</displayName>
          <description>SCU_SRAM2_MPC_CFG_APNSINT</description>
          <addressOffset>0x8A4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCU_VAD_D_PCM_DATA_SEL</name>
          <displayName>SCU_VAD_D_PCM_DATA_SEL</displayName>
          <description>SCU_VAD_D_PCM_DATA_SEL</description>
          <addressOffset>0xB0C</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SENCTRL</name>
      <description>SENCTRL</description>
      <groupName>SENCTRL</groupName>
      <baseAddress>0x55005000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SENCTRL_MODE</name>
          <displayName>SENCTRL_MODE</displayName>
          <description>SENCTRL_MODE</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SENCTRL_T_PRE_POST</name>
          <displayName>SENCTRL_T_PRE_POST</displayName>
          <description>SENCTRL_T_PRE_POST</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SENCTRL_NFRAME</name>
          <displayName>SENCTRL_NFRAME</displayName>
          <description>SENCTRL_NFRAME</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SENCTRL_FVLD_WDT</name>
          <displayName>SENCTRL_FVLD_WDT</displayName>
          <description>SENCTRL_FVLD_WDT</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SENCTRL_TRIG_LOW_LINELENGTH</name>
          <displayName>SENCTRL_TRIG_LOW_LINELENGTH</displayName>
          <description>SENCTRL_TRIG_LOW_LINELENGTH</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SENCTRL_STATE</name>
          <displayName>SENCTRL_STATE</displayName>
          <description>SENCTRL_STATE</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="SENCTRL">
      <name>SENCTRL_LSC</name>
      <description>SENCTRL_LSC</description>
      <groupName>SENCTRL_LSC</groupName>
      <baseAddress>0x5200E000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
      </registers>
    </peripheral>
    <peripheral>
      <name>QSPI_M</name>
      <description>QSPI_M (spi 0)</description>
      <groupName>QSPI_M</groupName>
      <baseAddress>0x3A000000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>QSPI_ssi_intp</name>
        <description>QSPI_ssi_intp_IRQn</description>
        <value>164</value>
      </interrupt>
      <registers>
        <register>
          <name>CTRLR0</name>
          <displayName>CTRLR0</displayName>
          <description>SPI Control Register 0</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>CTRLR1</name>
          <displayName>CTRLR1</displayName>
          <description>SPI Control Register 1</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SSIENR</name>
          <displayName>SSIENR</displayName>
          <description>SPI Microwire Control Register</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>MWCR</name>
          <displayName>MWCR</displayName>
          <description>SPI Slave Enable Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SER</name>
          <displayName>SER</displayName>
          <description>SPI Baud Rate Select Register</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>BAUDR</name>
          <displayName>BAUDR</displayName>
          <description>SPI Baud Rate Select Register</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TXFTLR</name>
          <displayName>TXFTLR</displayName>
          <description>SPI Transmit FIFO Threshold Level Register</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RXFTLR</name>
          <displayName>RXFTLR</displayName>
          <description>SPI Receive  FIFO Threshold Level Register</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TXFLR</name>
          <displayName>TXFLR</displayName>
          <description>SPI Transmit FIFO Level Register</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RXFLR</name>
          <displayName>RXFLR</displayName>
          <description>SPI Receive FIFO Level Register</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SR</name>
          <displayName>SR</displayName>
          <description>SPI Status Register</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IMR</name>
          <displayName>IMR</displayName>
          <description>SPI Interrupt Mask Register</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ISR</name>
          <displayName>ISR</displayName>
          <description>SPI Interrupt Status Register</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RISR</name>
          <displayName>RISR</displayName>
          <description>SPI Raw Interrupt Status Register</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TXOICR</name>
          <displayName>TXOICR</displayName>
          <description>SPI Receive  FIFO Overflow Interrupt Clear Register</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RXOICR</name>
          <displayName>RXOICR</displayName>
          <description>SPI Receive FIFO Underflow Interrupt Clear Register</description>
          <addressOffset>0x3C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RXUICR</name>
          <displayName>RXUICR</displayName>
          <description>SPI Multi-Master Interrupt Clear Register</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>MSTICR</name>
          <displayName>MSTICR</displayName>
          <description>SPI Multi-Master Interrupt Clear Register</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ICR</name>
          <displayName>ICR</displayName>
          <description>SPI Interrupt Clear Register</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMACR</name>
          <displayName>DMACR</displayName>
          <description>DMA Control Register</description>
          <addressOffset>0x4C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMATDLR</name>
          <displayName>DMATDLR</displayName>
          <description>DMA Transmit Data Level</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMARDLR</name>
          <displayName>DMARDLR</displayName>
          <description>DMA Receive Data Level</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IDR</name>
          <displayName>IDR</displayName>
          <description>SPI Identification Register</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SSI_VER_ID</name>
          <displayName>SSI_VER_ID</displayName>
          <description>SPI CoreKit ID Register (Value after Reset : 0x3332322A)</description>
          <addressOffset>0x5C</addressOffset>
          <size>0x20</size>
          <resetValue>0x3332322A</resetValue>
        </register>
        <register>
          <name>DATAREG</name>
          <displayName>DATAREG</displayName>
          <description>SPI DATA Register for both Read and Write</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RX_SAMPLE_DLY</name>
          <displayName>RX_SAMPLE_DLY</displayName>
          <description>RxD Sample Delay Register</description>
          <addressOffset>0xF0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SPI_CTRLR0</name>
          <displayName>SPI_CTRLR0</displayName>
          <description>SPI_CTRLR0 Register</description>
          <addressOffset>0xF4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DDR_DRIVE_EDGE</name>
          <displayName>DDR_DRIVE_EDGE</displayName>
          <description>DDR_DRIVE_EDGE Register</description>
          <addressOffset>0xF8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>XIP_MODE_BITS</name>
          <displayName>XIP_MODE_BITS</displayName>
          <description>XIP_MODE_BITS Register</description>
          <addressOffset>0xFC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>XIP_INCR_INST</name>
          <displayName>XIP_INCR_INST</displayName>
          <description>XIP_INCR_INST Register</description>
          <addressOffset>0x100</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>XIP_WRAP_INST</name>
          <displayName>XIP_WRAP_INST</displayName>
          <description>XIP_WRAP_INST Register</description>
          <addressOffset>0x104</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>XIP_CTRL</name>
          <displayName>XIP_CTRL</displayName>
          <description>XIP_CTRL Register</description>
          <addressOffset>0x108</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>XIP_SER</name>
          <displayName>XIP_SER</displayName>
          <description>XIP_SER Register</description>
          <addressOffset>0x10C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>XRXOICR</name>
          <displayName>XRXOICR</displayName>
          <description>XRXOICR Register</description>
          <addressOffset>0x110</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>XIP_CNT_TIME_OUT</name>
          <displayName>XIP_CNT_TIME_OUT</displayName>
          <description>XIP_CNT_TIME_OUT Register</description>
          <addressOffset>0x114</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>XIP_WRITE_INCR_INST</name>
          <displayName>XIP_WRITE_INCR_INST</displayName>
          <description>XIP_WRITE_INCR_INST Register</description>
          <addressOffset>0x140</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>XIP_WRITE_WRAP_INST</name>
          <displayName>XIP_WRITE_WRAP_INST</displayName>
          <description>XIP_WRITE_WRAP_INST Register</description>
          <addressOffset>0x144</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>XIP_WRITE_CTRL</name>
          <displayName>XIP_WRITE_CTRL</displayName>
          <description>XIP_WRITE_CTRL</description>
          <addressOffset>0x148</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="QSPI_M">
      <name>SSPI_M</name>
      <description>SSPI_M (spi 1)</description>
      <groupName>SSPI_M</groupName>
      <baseAddress>0x50800000</baseAddress>
      <interrupt>
        <name>SSPI_HOST</name>
        <description>SSPI_HOST_IRQn</description>
        <value>105</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="QSPI_M">
      <name>OSPI_M</name>
      <description>OSPI_M (spi 2)</description>
      <groupName>OSPI_M</groupName>
      <baseAddress>0x3C000000</baseAddress>
      <interrupt>
        <name>OSPI</name>
        <description>OSPI_IRQn</description>
        <value>165</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="QSPI_M">
      <name>SSPI_S</name>
      <description>SSPI_S (spi 0)</description>
      <groupName>SSPI_S</groupName>
      <baseAddress>0x50810000</baseAddress>
      <interrupt>
        <name>SSPI_SLAVE</name>
        <description>SSPI_SLAVE_IRQn</description>
        <value>106</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>SWREG_AON</name>
      <description>SWREG_AON</description>
      <groupName>SWREG_AON</groupName>
      <baseAddress>0x5610F000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x20</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>RETENTION</name>
          <displayName>RETENTION</displayName>
          <description>RETENTION</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>MEM_DESC</name>
              <description>MEM_DESC</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>SEC_MEM</name>
              <description>SEC_MEM</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>FIRST_BL</name>
              <description>FIRST_BL</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>CM55M_S_APP</name>
              <description>CM55M_S_APP</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>CM55M_NS_APP</name>
              <description>CM55M_NS_APP</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>CM55S_S_APP</name>
              <description>CM55S_S_APP</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field>
              <name>CM55S_NS_APP</name>
              <description>CM55S_NS_APP</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>CM55M_MODEL</name>
              <description>CM55M_MODEL</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field>
              <name>CM55S_MODEL</name>
              <description>CM55S_MODEL</description>
              <bitRange>[8:8]</bitRange>
            </field>
            <field>
              <name>CM55M_APPCFG</name>
              <description>CM55M_APPCFG</description>
              <bitRange>[9:9]</bitRange>
            </field>
            <field>
              <name>CM55S_APPCFG</name>
              <description>CM55S_APPCFG</description>
              <bitRange>[10:10]</bitRange>
            </field>
            <field>
              <name>CM55M_S_APP_RW</name>
              <description>CM55M_S_APP_RW</description>
              <bitRange>[11:11]</bitRange>
            </field>
            <field>
              <name>CM55M_NS_APP_RW</name>
              <description>CM55M_NS_APP_RW</description>
              <bitRange>[12:12]</bitRange>
            </field>
            <field>
              <name>CM55S_S_APP_RW</name>
              <description>CM55S_S_APP_RW</description>
              <bitRange>[13:13]</bitRange>
            </field>
            <field>
              <name>CM55S_NS_APP_RW</name>
              <description>CM55S_NS_APP_RW</description>
              <bitRange>[14:14]</bitRange>
            </field>
            <field>
              <name>OTA</name>
              <description>OTA</description>
              <bitRange>[16:16]</bitRange>
            </field>
            <field>
              <name>PMUWAKE_AUDPRE</name>
              <description>PMUWAKE_AUDPRE</description>
              <bitRange>[24:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>DUALCORE_NOTIFY</name>
          <displayName>DUALCORE_NOTIFY</displayName>
          <description>DUALCORE_NOTIFY</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PMUWAKE_NOTIFY_CM55S_RDY</name>
              <description>PMUWAKE_NOTIFY_CM55S_RDY</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>PMUWAKE_NOTIFY_CM55M_RDY</name>
              <description>PMUWAKE_NOTIFY_CM55M_RDY</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>RESET_CM55S</name>
          <displayName>RESET_CM55S</displayName>
          <description>RESET_CM55S</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>PMUWAKE_CM55S_RESET</name>
              <description>PMUWAKE_CM55S_RESET</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>PMUWAKE_LSCCLK_POLICY</name>
              <description>PMUWAKE_LSCCLK_POLICY</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>PMUWAKE_LSCCLK_SWCHG</name>
              <description>PMUWAKE_LSCCLK_SWCHG</description>
              <bitRange>[2:2]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>WARMBOOT_FREQ</name>
          <displayName>WARMBOOT_FREQ</displayName>
          <description>WARMBOOT_FREQ</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>WARMBOOT_PLLFREQ</name>
              <description>WARMBOOT_PLLFREQ</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>WARMBOOT_CM55M_FREQ_DIV</name>
              <description>WARMBOOT_CM55M_FREQ_DIV</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>WARMBOOT_CM55S_FREQ_DIV</name>
              <description>WARMBOOT_CM55S_FREQ_DIV</description>
              <bitRange>[23:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_FREQ</name>
          <displayName>PLL_FREQ</displayName>
          <description>PLL_FREQ</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>SYSTEMCLKSRC_USECASE_FLAG</name>
              <description>SYSTEMCLKSRC_USECASE_FLAG</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>PLL_FREQ_FLAG</name>
              <description>PLL_FREQ_FLAG</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>SPI_RX_SAMPLE_DELAY</name>
              <description>SPI_RX_SAMPLE_DELAY</description>
              <bitRange>[23:16]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SW_STATUS</name>
          <displayName>SW_STATUS</displayName>
          <description>SW_STATUS</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>PLLFREQ</name>
          <displayName>PLLFREQ</displayName>
          <description>PLLFREQ</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER0</name>
      <description>TIMER0</description>
      <groupName>TIMER0</groupName>
      <baseAddress>0x5500A000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x30</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TIMER0INT</name>
        <description>TIMER0INT_IRQn</description>
        <value>34</value>
      </interrupt>
      <registers>
        <register>
          <name>CTRL</name>
          <displayName>CTRL</displayName>
          <description>Control Register (R/W)</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>VALUE</name>
          <displayName>VALUE</displayName>
          <description>Current Value Register (R/W)</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RELOAD</name>
          <displayName>RELOAD</displayName>
          <description>Reload Value Register (R/W)</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>INTSTATUS</name>
          <displayName>INTSTATUS</displayName>
          <description>Interrupt Status Register. Read Status and Write to Clear</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="TIMER0">
      <name>TIMER1</name>
      <description>TIMER1</description>
      <groupName>TIMER1</groupName>
      <baseAddress>0x5500B000</baseAddress>
      <interrupt>
        <name>TIMER1INT</name>
        <description>TIMER1INT_IRQn</description>
        <value>35</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="TIMER0">
      <name>TIMER2</name>
      <description>TIMER2</description>
      <groupName>TIMER2</groupName>
      <baseAddress>0x5500C000</baseAddress>
      <interrupt>
        <name>TIMER2INT</name>
        <description>TIMER2INT_IRQn</description>
        <value>36</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="TIMER0">
      <name>TIMER3</name>
      <description>TIMER3</description>
      <groupName>TIMER3</groupName>
      <baseAddress>0x5500D000</baseAddress>
      <interrupt>
        <name>TIMER3INT</name>
        <description>TIMER3INT_IRQn</description>
        <value>37</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="TIMER0">
      <name>TIMER4</name>
      <description>TIMER4</description>
      <groupName>TIMER4</groupName>
      <baseAddress>0x5500E000</baseAddress>
      <interrupt>
        <name>TIMER4INT</name>
        <description>TIMER4INT_IRQn</description>
        <value>38</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="TIMER0">
      <name>TIMER5</name>
      <description>TIMER5</description>
      <groupName>TIMER5</groupName>
      <baseAddress>0x5500F000</baseAddress>
      <interrupt>
        <name>TIMER5INT</name>
        <description>TIMER5INT_IRQn</description>
        <value>39</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="TIMER0">
      <name>TIMER6</name>
      <description>TIMER6</description>
      <groupName>TIMER6</groupName>
      <baseAddress>0x56009000</baseAddress>
      <interrupt>
        <name>TIMER6INT</name>
        <description>TIMER6INT_IRQn</description>
        <value>47</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="TIMER0">
      <name>TIMER7</name>
      <description>TIMER7</description>
      <groupName>TIMER7</groupName>
      <baseAddress>0x5600A000</baseAddress>
      <interrupt>
        <name>TIMER7INT</name>
        <description>TIMER7INT_IRQn</description>
        <value>48</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="TIMER0">
      <name>TIMER8</name>
      <description>TIMER8</description>
      <groupName>TIMER8</groupName>
      <baseAddress>0x5600B000</baseAddress>
      <interrupt>
        <name>TIMER8INT</name>
        <description>TIMER8INT_IRQn</description>
        <value>49</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>TPG</name>
      <description>TPG</description>
      <groupName>TPG</groupName>
      <baseAddress>0x55004600</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x40</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>TPG_EN_RST</name>
          <displayName>TPG_EN_RST</displayName>
          <description>TPG_EN_RST</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TPG_CH123_DE_EMP_RDY</name>
          <displayName>TPG_CH123_DE_EMP_RDY</displayName>
          <description>TPG_CH123_DE_EMP_RDY</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TPG_TG_V_POLMSWH</name>
          <displayName>TPG_TG_V_POLMSWH</displayName>
          <description>TPG_TG_V_POLMSWH</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TPG_TG_V_FPSYBP</name>
          <displayName>TPG_TG_V_FPSYBP</displayName>
          <description>TPG_TG_V_FPSYBP</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TPG_TG_V_AC</name>
          <displayName>TPG_TG_V_AC</displayName>
          <description>TPG_TG_V_AC</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TPG_TG_H_POL</name>
          <displayName>TPG_TG_H_POL</displayName>
          <description>TPG_TG_H_POL</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TPG_TG_H_FPSYBP</name>
          <displayName>TPG_TG_H_FPSYBP</displayName>
          <description>TPG_TG_H_FPSYBP</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TPG_TG_H_AC</name>
          <displayName>TPG_TG_H_AC</displayName>
          <description>TPG_TG_H_AC</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TPG_TG_SEL_DERGMS</name>
          <displayName>TPG_TG_SEL_DERGMS</displayName>
          <description>TPG_TG_SEL_DERGMS</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TPG_CH1_PGSEL_MS_VAL</name>
          <displayName>TPG_CH1_PGSEL_MS_VAL</displayName>
          <description>TPG_CH1_PGSEL_MS_VAL</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TPG_CH2_PGSEL_MS_VAL</name>
          <displayName>TPG_CH2_PGSEL_MS_VAL</displayName>
          <description>TPG_CH2_PGSEL_MS_VAL</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TPG_CH3_PGSEL_MS_VAL</name>
          <displayName>TPG_CH3_PGSEL_MS_VAL</displayName>
          <description>TPG_CH3_PGSEL_MS_VAL</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TPG_FRAMEND</name>
          <displayName>TPG_FRAMEND</displayName>
          <description>TPG_FRAMEND</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART0</name>
      <description>UART0</description>
      <groupName>UART0</groupName>
      <baseAddress>0x54003000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART0_intr</name>
        <description>UART0_intr_IRQn</description>
        <value>90</value>
      </interrupt>
      <registers>
        <register>
          <name>DATA</name>
          <displayName>DATA</displayName>
          <description>data in/out and DLL</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IER</name>
          <displayName>IER</displayName>
          <description>Interrupt enable register and DLH</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>IIR</name>
          <displayName>IIR</displayName>
          <description>Interrupt Id register and FCR</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>LCR</name>
          <displayName>LCR</displayName>
          <description>Line control Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>MCR</name>
          <displayName>MCR</displayName>
          <description>Modem control register</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>LSR</name>
          <displayName>LSR</displayName>
          <description>Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>MSR</name>
          <displayName>MSR</displayName>
          <description>Modem status Register</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SCRATCHPAD</name>
          <displayName>SCRATCHPAD</displayName>
          <description>Uart scratch pad register</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>LPDLL</name>
          <displayName>LPDLL</displayName>
          <description>Low Power Divisor Latch (Low) Reg</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>LPDLH</name>
          <displayName>LPDLH</displayName>
          <description>Low Power Divisor Latch (High) Reg</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RES1_0</name>
          <displayName>RES1_0</displayName>
          <description>RES1_0</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RES1_1</name>
          <displayName>RES1_1</displayName>
          <description>RES1_1</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SHR0</name>
          <displayName>SHR0</displayName>
          <description>Shadow data register(SRBR and STHR)</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SHR1</name>
          <displayName>SHR1</displayName>
          <description>Shadow data register(SRBR and STHR)</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SHR2</name>
          <displayName>SHR2</displayName>
          <description>Shadow data register(SRBR and STHR)</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SHR3</name>
          <displayName>SHR3</displayName>
          <description>Shadow data register(SRBR and STHR)</description>
          <addressOffset>0x3C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SHR4</name>
          <displayName>SHR4</displayName>
          <description>Shadow data register(SRBR and STHR)</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SHR5</name>
          <displayName>SHR5</displayName>
          <description>Shadow data register(SRBR and STHR)</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SHR6</name>
          <displayName>SHR6</displayName>
          <description>Shadow data register(SRBR and STHR)</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SHR7</name>
          <displayName>SHR7</displayName>
          <description>Shadow data register(SRBR and STHR)</description>
          <addressOffset>0x4C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SHR8</name>
          <displayName>SHR8</displayName>
          <description>Shadow data register(SRBR and STHR)</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SHR9</name>
          <displayName>SHR9</displayName>
          <description>Shadow data register(SRBR and STHR)</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SHR10</name>
          <displayName>SHR10</displayName>
          <description>Shadow data register(SRBR and STHR)</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SHR11</name>
          <displayName>SHR11</displayName>
          <description>Shadow data register(SRBR and STHR)</description>
          <addressOffset>0x5C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SHR12</name>
          <displayName>SHR12</displayName>
          <description>Shadow data register(SRBR and STHR)</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SHR13</name>
          <displayName>SHR13</displayName>
          <description>Shadow data register(SRBR and STHR)</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SHR14</name>
          <displayName>SHR14</displayName>
          <description>Shadow data register(SRBR and STHR)</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SHR15</name>
          <displayName>SHR15</displayName>
          <description>Shadow data register(SRBR and STHR)</description>
          <addressOffset>0x6C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>FAR</name>
          <displayName>FAR</displayName>
          <description>FIFO Access register</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TFR</name>
          <displayName>TFR</displayName>
          <description>Transmit FIFO Read</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RFW</name>
          <displayName>RFW</displayName>
          <description>Receive FIFO level</description>
          <addressOffset>0x78</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>USR</name>
          <displayName>USR</displayName>
          <description>UART status register</description>
          <addressOffset>0x7C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TFL</name>
          <displayName>TFL</displayName>
          <description>Transmit FIFO level</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RFL</name>
          <displayName>RFL</displayName>
          <description>Receive FIFO level</description>
          <addressOffset>0x84</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SRR</name>
          <displayName>SRR</displayName>
          <description>Software reset register</description>
          <addressOffset>0x88</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SRTS</name>
          <displayName>SRTS</displayName>
          <description>Shadow request to send</description>
          <addressOffset>0x8C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SBCR</name>
          <displayName>SBCR</displayName>
          <description>Shadow break control</description>
          <addressOffset>0x90</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SDMAM</name>
          <displayName>SDMAM</displayName>
          <description>Shadow DMA mode</description>
          <addressOffset>0x94</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SFE</name>
          <displayName>SFE</displayName>
          <description>Shadow FIFO enable</description>
          <addressOffset>0x98</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>SRT</name>
          <displayName>SRT</displayName>
          <description>Shadow RCVR Trigger</description>
          <addressOffset>0x9C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>STET</name>
          <displayName>STET</displayName>
          <description>Shadow TX empty register</description>
          <addressOffset>0xA0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>HTX</name>
          <displayName>HTX</displayName>
          <description>Halt TX</description>
          <addressOffset>0xA4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DMASA</name>
          <displayName>DMASA</displayName>
          <description>DMA Software ACK</description>
          <addressOffset>0xA8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TCR</name>
          <displayName>TCR</displayName>
          <description>Transceiver Control Register</description>
          <addressOffset>0xAC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DE_EN</name>
          <displayName>DE_EN</displayName>
          <description>Driver Output Enable Register</description>
          <addressOffset>0xB0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RE_EN</name>
          <displayName>RE_EN</displayName>
          <description>Receiver Output Enable Register</description>
          <addressOffset>0xB4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DET</name>
          <displayName>DET</displayName>
          <description>Driver Output Enable Timing Register</description>
          <addressOffset>0xB8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>TAT</name>
          <displayName>TAT</displayName>
          <description>TurnAround Timing Register</description>
          <addressOffset>0xBC</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>DLF</name>
          <displayName>DLF</displayName>
          <description>Divisor Latch Fraction Register</description>
          <addressOffset>0xC0</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>CPR</name>
          <displayName>CPR</displayName>
          <description>Camponent parameter register</description>
          <addressOffset>0xF4</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>UCV</name>
          <displayName>UCV</displayName>
          <description>UART Component Version</description>
          <addressOffset>0xF8</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>CTR</name>
          <displayName>CTR</displayName>
          <description>Component typw register</description>
          <addressOffset>0xFC</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="UART0">
      <name>UART1</name>
      <description>UART1</description>
      <groupName>UART1</groupName>
      <baseAddress>0x52000000</baseAddress>
      <interrupt>
        <name>UART1_intr</name>
        <description>UART1_intr_IRQn</description>
        <value>91</value>
      </interrupt>
    </peripheral>
    <peripheral derivedFrom="UART0">
      <name>UART2</name>
      <description>UART2</description>
      <groupName>UART2</groupName>
      <baseAddress>0x54004000</baseAddress>
      <interrupt>
        <name>UART2_intr</name>
        <description>UART2_intr_IRQn</description>
        <value>95</value>
      </interrupt>
    </peripheral>
    <peripheral>
      <name>VAD</name>
      <description>VAD</description>
      <groupName>VAD</groupName>
      <baseAddress>0x52009F00</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x50</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>VAD_D</name>
        <description>VAD_D_IRQn</description>
        <value>111</value>
      </interrupt>
      <registers>
        <register>
          <name>int_en</name>
          <displayName>int_en</displayName>
          <description>int_en</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>int_mask</name>
          <displayName>int_mask</displayName>
          <description>int_mask</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>int_clr</name>
          <displayName>int_clr</displayName>
          <description>int_clr</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>gain</name>
          <displayName>gain</displayName>
          <description>gain</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>VAD_GAIN_NOISE</name>
              <description>Unsigned Amplify pcm by shift (reg_gain_input-5) bits</description>
              <bitRange>[3:0]</bitRange>
            </field>
            <field>
              <name>VAD_GAIN_SPEECH</name>
              <description>Unsigned Gain value of the speech estimation</description>
              <bitRange>[7:4]</bitRange>
            </field>
            <field>
              <name>VAD_GAIN_INPUT</name>
              <description>Unsigned Gain value of the noise estimation</description>
              <bitRange>[11:8]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>lut_cmd</name>
          <displayName>lut_cmd</displayName>
          <description>lut_cmd</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>path_sel</name>
          <displayName>path_sel</displayName>
          <description>path_sel</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>HIGH_PASS_FILTER</name>
              <description>Select high-pass filter. 0x00 or 0x03: 
bypass, 0x01: cutoff 2k @ 16k fs, 0x02: cutoff 1k @ 16k fs</description>
              <bitRange>[1:0]</bitRange>
            </field>
            <field>
              <name>SEL_LUT</name>
              <description>Select LUT . 0 : no bypass, 1: bypass</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field>
              <name>SEL_INVERSE_FILTER</name>
              <description>Select inverse filter. 0: no bypass, 1: bypass</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field>
              <name>VAD_ENABLE</name>
              <description>VAD IP enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>alg_ctrl</name>
          <displayName>alg_ctrl</displayName>
          <description>alg_ctrl</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>k_noise</name>
          <displayName>k_noise</displayName>
          <description>k_noise</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>debug_sel</name>
          <displayName>debug_sel</displayName>
          <description>debug_sel</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>debug_data</name>
          <displayName>debug_data</displayName>
          <description>debug_data</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>WDT0</name>
      <description>WDT0</description>
      <groupName>WDT0</groupName>
      <baseAddress>0x55000000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>LOAD</name>
          <displayName>LOAD</displayName>
          <description>Watchdog Load Register</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>VALUE</name>
          <displayName>VALUE</displayName>
          <description>Watchdog Value Register</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>CTRL</name>
          <displayName>CTRL</displayName>
          <description>Watchdog Control Register
[0] INTEN: Interrupt enable
[1] RESEN: Reset enable</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>INTCLR</name>
          <displayName>INTCLR</displayName>
          <description>Watchdog Clear Interrupt Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>RAWINTSTAT</name>
          <displayName>RAWINTSTAT</displayName>
          <description>Watchdog Raw Interrupt Status Register</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>MASKINTSTAT</name>
          <displayName>MASKINTSTAT</displayName>
          <description>Watchdog Interrupt Status Register</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>LOCK</name>
          <displayName>LOCK</displayName>
          <description>Watchdog Lock Register</description>
          <addressOffset>0xC00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ITCR</name>
          <displayName>ITCR</displayName>
          <description>Watchdog Integration Test Control Register</description>
          <addressOffset>0xF00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>ITOP</name>
          <displayName>ITOP</displayName>
          <description>Watchdog Integration Test Output Set Register</description>
          <addressOffset>0xF04</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="WDT0">
      <name>WDT1</name>
      <description>WDT1</description>
      <groupName>WDT1</groupName>
      <baseAddress>0x55001000</baseAddress>
    </peripheral>
    <peripheral>
      <name>XDMA</name>
      <description>XDMA</description>
      <groupName>XDMA</groupName>
      <baseAddress>0x55004700</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>WDMA1_int</name>
        <description>WDMA1_int_IRQn</description>
        <value>152</value>
      </interrupt>
      <interrupt>
        <name>WDMA1_abnormal_int</name>
        <description>WDMA1_abnormal_int_IRQn</description>
        <value>153</value>
      </interrupt>
      <interrupt>
        <name>WDMA2_int</name>
        <description>WDMA2_int_IRQn</description>
        <value>154</value>
      </interrupt>
      <interrupt>
        <name>WDMA2_abnormal_int</name>
        <description>WDMA2_abnormal_int_IRQn</description>
        <value>155</value>
      </interrupt>
      <interrupt>
        <name>WDMA3_int</name>
        <description>WDMA3_int_IRQn</description>
        <value>156</value>
      </interrupt>
      <interrupt>
        <name>WDMA3_abnormal_int</name>
        <description>WDMA3_abnormal_int_IRQn</description>
        <value>157</value>
      </interrupt>
      <interrupt>
        <name>RDMA_int</name>
        <description>RDMA_int_IRQn</description>
        <value>158</value>
      </interrupt>
      <interrupt>
        <name>RDMA_abnormal_int</name>
        <description>RDMA_abnormal_int_IRQn</description>
        <value>159</value>
      </interrupt>
      <registers>
        <register>
          <name>xDMA_WDMA123_RDMA_En</name>
          <displayName>xDMA_WDMA123_RDMA_En</displayName>
          <description>xDMA_WDMA123_RDMA_En</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA12_MSK</name>
          <displayName>xDMA_WDMA12_MSK</displayName>
          <description>xDMA_WDMA12_MSK</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA3_RDMA_MSK</name>
          <displayName>xDMA_WDMA3_RDMA_MSK</displayName>
          <description>xDMA_WDMA3_RDMA_MSK</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA12_status</name>
          <displayName>xDMA_WDMA12_status</displayName>
          <description>xDMA_WDMA12_status</description>
          <addressOffset>0x0C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA3_RDMA_status</name>
          <displayName>xDMA_WDMA3_RDMA_status</displayName>
          <description>xDMA_WDMA3_RDMA_status</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA123_RDMA_irqc</name>
          <displayName>xDMA_WDMA123_RDMA_irqc</displayName>
          <description>xDMA_WDMA123_RDMA_irqc</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA_RESERVED_18</name>
          <displayName>xDMA_WDMA_RESERVED_18</displayName>
          <description>xDMA_WDMA_RESERVED_18</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA_RESERVED_1C</name>
          <displayName>xDMA_WDMA_RESERVED_1C</displayName>
          <description>xDMA_WDMA_RESERVED_1C</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA1_Chn_En_Mode</name>
          <displayName>xDMA_WDMA1_Chn_En_Mode</displayName>
          <description>xDMA_WDMA1_Chn_En_Mode</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA1_STARTADDR1</name>
          <displayName>xDMA_WDMA1_STARTADDR1</displayName>
          <description>xDMA_WDMA1_STARTADDR1</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA1_THR1</name>
          <displayName>xDMA_WDMA1_THR1</displayName>
          <description>xDMA_WDMA1_THR1</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA1_STARTADDR2</name>
          <displayName>xDMA_WDMA1_STARTADDR2</displayName>
          <description>xDMA_WDMA1_STARTADDR2</description>
          <addressOffset>0x2C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA1_THR2</name>
          <displayName>xDMA_WDMA1_THR2</displayName>
          <description>xDMA_WDMA1_THR2</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA1_STARTADDR3</name>
          <displayName>xDMA_WDMA1_STARTADDR3</displayName>
          <description>xDMA_WDMA1_STARTADDR3</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA1_THR3</name>
          <displayName>xDMA_WDMA1_THR3</displayName>
          <description>xDMA_WDMA1_THR3</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA1_BURST_LEN</name>
          <displayName>xDMA_WDMA1_BURST_LEN</displayName>
          <description>xDMA_WDMA1_BURST_LEN</description>
          <addressOffset>0x3C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA2_DoneModeTGTCRT</name>
          <displayName>xDMA_WDMA2_DoneModeTGTCRT</displayName>
          <description>xDMA_WDMA2_DoneModeTGTCRT</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA2_STARTADDR1</name>
          <displayName>xDMA_WDMA2_STARTADDR1</displayName>
          <description>xDMA_WDMA2_STARTADDR1</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA2_THR1</name>
          <displayName>xDMA_WDMA2_THR1</displayName>
          <description>xDMA_WDMA2_THR1</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA2_OFFSET</name>
          <displayName>xDMA_WDMA2_OFFSET</displayName>
          <description>xDMA_WDMA2_OFFSET</description>
          <addressOffset>0x4C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA2_crt_lp_out</name>
          <displayName>xDMA_WDMA2_crt_lp_out</displayName>
          <description>xDMA_WDMA2_crt_lp_out</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDNA_WDMA2_FILESIZE_STARTADDR</name>
          <displayName>xDNA_WDMA2_FILESIZE_STARTADDR</displayName>
          <description>xDNA_WDMA2_FILESIZE_STARTADDR</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA2_BURST_LEN</name>
          <displayName>xDMA_WDMA2_BURST_LEN</displayName>
          <description>xDMA_WDMA2_BURST_LEN</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA2_RESERVE3</name>
          <displayName>xDMA_WDMA2_RESERVE3</displayName>
          <description>xDMA_WDMA2_RESERVE3</description>
          <addressOffset>0x5C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA3_Chn_En_Mode</name>
          <displayName>xDMA_WDMA3_Chn_En_Mode</displayName>
          <description>xDMA_WDMA3_Chn_En_Mode</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA3_STARTADDR1</name>
          <displayName>xDMA_WDMA3_STARTADDR1</displayName>
          <description>xDMA_WDMA3_STARTADDR1</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA3_THR1</name>
          <displayName>xDMA_WDMA3_THR1</displayName>
          <description>xDMA_WDMA3_THR1</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA3_STARTADDR2</name>
          <displayName>xDMA_WDMA3_STARTADDR2</displayName>
          <description>xDMA_WDMA3_STARTADDR2</description>
          <addressOffset>0x6C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA3_THR2</name>
          <displayName>xDMA_WDMA3_THR2</displayName>
          <description>xDMA_WDMA3_THR2</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA3_STARTADDR3</name>
          <displayName>xDMA_WDMA3_STARTADDR3</displayName>
          <description>xDMA_WDMA3_STARTADDR3</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA3_THR3</name>
          <displayName>xDMA_WDMA3_THR3</displayName>
          <description>xDMA_WDMA3_THR3</description>
          <addressOffset>0x78</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_WDMA3_BURST_LEN</name>
          <displayName>xDMA_WDMA3_BURST_LEN</displayName>
          <description>xDMA_WDMA3_BURST_LEN</description>
          <addressOffset>0x7C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_RDMA_Chn_En_Mode</name>
          <displayName>xDMA_RDMA_Chn_En_Mode</displayName>
          <description>xDMA_RDMA_Chn_En_Mode</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_RDMA_STARTADDR1</name>
          <displayName>xDMA_RDMA_STARTADDR1</displayName>
          <description>xDMA_RDMA_STARTADDR1</description>
          <addressOffset>0x84</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_RDMA_THR1</name>
          <displayName>xDMA_RDMA_THR1</displayName>
          <description>xDMA_RDMA_THR1</description>
          <addressOffset>0x88</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_RDMA_STARTADDR2</name>
          <displayName>xDMA_RDMA_STARTADDR2</displayName>
          <description>xDMA_RDMA_STARTADDR2</description>
          <addressOffset>0x8C</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_RDMA_THR2</name>
          <displayName>xDMA_RDMA_THR2</displayName>
          <description>xDMA_RDMA_THR2</description>
          <addressOffset>0x90</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_RDMA_STARTADDR3</name>
          <displayName>xDMA_RDMA_STARTADDR3</displayName>
          <description>xDMA_RDMA_STARTADDR3</description>
          <addressOffset>0x94</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_RDMA_THR3</name>
          <displayName>xDMA_RDMA_THR3</displayName>
          <description>xDMA_RDMA_THR3</description>
          <addressOffset>0x98</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>xDMA_RDMA_BURST_LEN</name>
          <displayName>xDMA_RDMA_BURST_LEN</displayName>
          <description>xDMA_RDMA_BURST_LEN</description>
          <addressOffset>0x9C</addressOffset>
          <size>0x20</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>ISP</name>
      <description>ISP</description>
      <groupName>ISP</groupName>
      <baseAddress>0x51010000</baseAddress>
      <addressBlock>
        <offset>0x0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>isp_setting</name>
          <displayName>isp_setting</displayName>
          <description>isp_setting</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>ahb_write_en</name>
              <description>0: AHB read. 1: AHB write</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field>
              <name>CRC_enable</name>
              <description>0: CRC disable without read back. 
1: CRC enable with read back</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>sclk_is_hclk</name>
              <description>0: reference baud rate. 
1: sclk / hclk = 1</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>pp_complete</name>
              <description>1: send intp when pp complete</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field>
              <name>erase_mode</name>
              <description>0: SE, 1: BE (32k), 2: BE(64k), 3: CE</description>
              <bitRange>[5:4]</bitRange>
            </field>
            <field>
              <name>erase_cmd_set</name>
              <description>1: enable FW cmd</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>clk_baud</name>
              <description>[0] 2, [1] 4, [2] 6, [3] 8, [4] 10, [5] 12, [6] 14, [7] 16</description>
              <bitRange>[18:16]</bitRange>
            </field>
            <field>
              <name>quad_rd_mode</name>
              <description>1: enable quad read mode</description>
              <bitRange>[19:19]</bitRange>
            </field>
            <field>
              <name>fast_rd_mode</name>
              <description>1: enable fast read mode</description>
              <bitRange>[20:20]</bitRange>
            </field>
            <field>
              <name>dum_ctrl</name>
              <description>0: 8 dummy cycles. 
1: 6 dummy cycles. 
2: 8 dummy cycles. 
3: 10 dummy cycles</description>
              <bitRange>[22:21]</bitRange>
            </field>
            <field>
              <name>winbond_cmd</name>
              <description>0: Macronix mode. 1: Winbond mode</description>
              <bitRange>[23:23]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>isp_crc_wout</name>
          <displayName>isp_crc_wout</displayName>
          <description>irst wrong CRC result for write</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>isp_crc_rout</name>
          <displayName>isp_crc_rout</displayName>
          <description>First wrong CRC result for read</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>isp_pgm_en</name>
          <displayName>isp_pgm_en</displayName>
          <description>[0] 0: disable programmable mode; 1: enable programmable mode</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>isp_pgm_ctrl</name>
          <displayName>isp_pgm_ctrl</displayName>
          <description>isp_pgm_ctrl</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>isp_data</name>
          <displayName>isp_data</displayName>
          <description>isp_data</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>pgm_data4</name>
              <description>pgm_data4</description>
              <bitRange>[7:0]</bitRange>
            </field>
            <field>
              <name>pgm_data3</name>
              <description>pgm_data3</description>
              <bitRange>[15:8]</bitRange>
            </field>
            <field>
              <name>pgm_data2</name>
              <description>pgm_data2</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>pgm_data1</name>
              <description>pgm_data1</description>
              <bitRange>[31:24]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>isp_rst_crc_info</name>
          <displayName>isp_rst_crc_info</displayName>
          <description>If read, it will reset the CRC_wout, CRC_rout and CRC_conflict_addr to 0</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
        </register>
        <register>
          <name>isp_int_status</name>
          <displayName>isp_int_status</displayName>
          <description>isp_int_status</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <fields>
            <field>
              <name>status</name>
              <description>0: no interrupt, 
1: CRC intp, 
2: page program complete intp, 
3: CRC and pp_complete intp</description>
              <bitRange>[31:28]</bitRange>
            </field>
            <field>
              <name>conflict_address</name>
              <description>conflict address</description>
              <bitRange>[23:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
	<!-- Non-secure  -->
    <!-- 
    System Control Space (SCS).
    0xE000E000-0xE000F000 is the address range for Secure registers.
    0xE002E000-0xE002F000 is the address range for the Secure alias for Non-secure registers

    The Secure software can access the Non-secure registers directly through the address 0xE002E000-0xE002F000. 
    Unlike the Secure software, the debugger always accesses banked SCS registers in the address range 0xE000E000-0xE000F000.
    However, the Secure software can access 0xE002E100 to get the Non-secure register value. 
    When the debugger accesses the address 0xE002E100, it returns 0.
    -->
    <peripheral derivedFrom="SYS_ICB">
      <name>SYS_ICB_NS</name>
      <groupName>SYS_ICB_NS</groupName>
      <baseAddress>0xE002E000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="SYS_NVIC">
      <name>SYS_NVIC_NS</name>
      <groupName>SYS_NVIC_NS</groupName>
      <baseAddress>0xE002E100</baseAddress>
    </peripheral>
    <peripheral derivedFrom="SYS_NVIC_STIR">
      <name>SYS_NVIC_STIR_NS</name>
      <groupName>SYS_NVIC_STIR_NS</groupName>
      <baseAddress>0xE002EF00</baseAddress>
    </peripheral>
    <!--
    <peripheral derivedFrom="SCB_REVIDR">
      <name>SCB_REVIDR_NS</name>
      <groupName>SCB_REVIDR_NS</groupName>
      <baseAddress>0xE002ECFC</baseAddress>
    </peripheral>
    -->
    <peripheral derivedFrom="SYS_SCB">
      <name>SYS_SCB_NS</name>
      <groupName>SYS_SCB_NS</groupName>
      <baseAddress>0xE002ED00</baseAddress>
    </peripheral>
    <peripheral derivedFrom="SYS_DCB">
      <name>SYS_DCB_NS</name>
      <groupName>SYS_DCB_NS</groupName>
      <baseAddress>0xE002EDF0</baseAddress>
    </peripheral>
    <peripheral derivedFrom="SYS_FPU">
      <name>SYS_FPU_NS</name>
      <groupName>SYS_FPU_NS</groupName>
      <baseAddress>0xE002EF30</baseAddress>
    </peripheral>
    <peripheral derivedFrom="SYS_CM">
      <name>SYS_CM_NS</name>
      <groupName>SYS_CM_NS</groupName>
      <baseAddress>0xE002EF50</baseAddress>
    </peripheral>
<!--
    <peripheral derivedFrom="SYS_SAU">
      <name>SYS_SAU_NS</name>
      <groupName>SYS_SAU_NS</groupName>
      <baseAddress>0xE002EDD0</baseAddress>
    </peripheral>
-->
    <peripheral derivedFrom="SYS_MPU">
      <name>SYS_MPU_NS</name>
      <groupName>SYS_MPU_NS</groupName>
      <baseAddress>0xE002ED90</baseAddress>
    </peripheral>
    <peripheral derivedFrom="SYS_DIB">
      <name>SYS_DIB_NS</name>
      <groupName>SYS_DIB_NS</groupName>
      <baseAddress>0xE002EFB0</baseAddress>
    </peripheral>
    <peripheral derivedFrom="I2C_MST_0">
      <name>I2C_MST_0_NS</name>
      <groupName>I2C_MST_0_NS</groupName>
      <baseAddress>0x44001000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="I2C_MST_1">
      <name>I2C_MST_1_NS</name>
      <groupName>I2C_MST_1_NS</groupName>
      <baseAddress>0x42004000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="I2C_SLV_0">
      <name>I2C_SLV_0_NS</name>
      <groupName>I2C_SLV_0_NS</groupName>
      <baseAddress>0x44000000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="I2C_SLV_1">
      <name>I2C_SLV_1_NS</name>
      <groupName>I2C_SLV_1_NS</groupName>
      <baseAddress>0x4400E000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="ADCC_LV">
      <name>ADCC_LV_NS</name>
      <groupName>ADCC_LV_NS</groupName>
      <baseAddress>0x4200C800</baseAddress>
    </peripheral>
    <peripheral derivedFrom="ADC_LV">
      <name>ADC_LV_NS</name>
      <groupName>ADC_LV_NS</groupName>
      <baseAddress>0x4200C000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="ADCC_HV">
      <name>ADCC_HV_NS</name>
      <groupName>ADCC_HV_NS</groupName>
      <baseAddress>0x46005800</baseAddress>
    </peripheral>
    <peripheral derivedFrom="ADC_HV">
      <name>ADC_HV_NS</name>
      <groupName>ADC_HV_NS</groupName>
      <baseAddress>0x46005000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="CDM">
      <name>CDM_NS</name>
      <groupName>CDM_NS</groupName>
      <baseAddress>0x45004200</baseAddress>
    </peripheral>
    <peripheral derivedFrom="CSIRX">
      <name>CSIRX_NS</name>
      <groupName>CSIRX_NS</groupName>
      <baseAddress>0x430F8000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="CSIRX_DPHY">
      <name>CSIRX_DPHY_NS</name>
      <groupName>CSIRX_DPHY_NS</groupName>
      <baseAddress>0x45006000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="CSITX">
      <name>CSITX_NS</name>
      <groupName>CSITX_NS</groupName>
      <baseAddress>0x43060000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="DMA0">
      <name>DMA0_NS</name>
      <groupName>DMA0_NS</groupName>
      <baseAddress>0x40000000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="DMA1">
      <name>DMA1_NS</name>
      <groupName>DMA1_NS</groupName>
      <baseAddress>0x41000000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="DMA2">
      <name>DMA2_NS</name>
      <groupName>DMA2_NS</groupName>
      <baseAddress>0x41800000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="DMA3">
      <name>DMA3_NS</name>
      <groupName>DMA3_NS</groupName>
      <baseAddress>0x41810000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="DP">
      <name>DP_NS</name>
      <groupName>DP_NS</groupName>
      <baseAddress>0x45004300</baseAddress>
    </peripheral>
    <peripheral derivedFrom="DP_HSC">
      <name>DP_HSC_NS</name>
      <groupName>DP_HSC_NS</groupName>
      <baseAddress>0x43100300</baseAddress>
    </peripheral>
    <peripheral derivedFrom="DP_RGB2YUV">
      <name>DP_RGB2YUV_NS</name>
      <groupName>DP_RGB2YUV_NS</groupName>
      <baseAddress>0x45004A00</baseAddress>
    </peripheral>
    <peripheral derivedFrom="DP_CSC">
      <name>DP_CSC_NS</name>
      <groupName>DP_CSC_NS</groupName>
      <baseAddress>0x45004900</baseAddress>
    </peripheral>
    <peripheral derivedFrom="EDM">
      <name>EDM_NS</name>
      <groupName>EDM_NS</groupName>
      <baseAddress>0x45004C00</baseAddress>
    </peripheral>
    <peripheral derivedFrom="GPIO0">
      <name>GPIO0_NS</name>
      <groupName>GPIO0_NS</groupName>
      <baseAddress>0x44006000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="GPIO1">
      <name>GPIO1_NS</name>
      <groupName>GPIO1_NS</groupName>
      <baseAddress>0x44007000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="GPIO2">
      <name>GPIO2_NS</name>
      <groupName>GPIO2_NS</groupName>
      <baseAddress>0x44008000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="GPIO3">
      <name>GPIO3_NS</name>
      <groupName>GPIO3_NS</groupName>
      <baseAddress>0x44009000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="GPIO4">
      <name>GPIO4_NS</name>
      <groupName>GPIO4_NS</groupName>
      <baseAddress>0x46002000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="GPIO5">
      <name>GPIO5_NS</name>
      <groupName>GPIO5_NS</groupName>
      <baseAddress>0x46103000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="AUTOI2C_MST">
      <name>AUTOI2C_MST_NS</name>
      <groupName>AUTOI2C_MST_NS</groupName>
      <baseAddress>0x46008000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="I2S_HOST">
      <name>I2S_HOST_NS</name>
      <groupName>I2S_HOST_NS</groupName>
      <baseAddress>0x44002000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="I2S_SLAVE">
      <name>I2S_SLAVE_NS</name>
      <groupName>I2S_SLAVE_NS</groupName>
      <baseAddress>0x4400B000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="I3C_MST">
      <name>I3C_MST_NS</name>
      <groupName>I3C_MST_NS</groupName>
      <baseAddress>0x430F0000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="I3C_SLV_0">
      <name>I3C_SLV_0_NS</name>
      <groupName>I3C_SLV_0_NS</groupName>
      <baseAddress>0x4400D000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="I3C_SLV_1">
      <name>I3C_SLV_1_NS</name>
      <groupName>I3C_SLV_1_NS</groupName>
      <baseAddress>0x42002000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="INP">
      <name>INP_NS</name>
      <groupName>INP_NS</groupName>
      <baseAddress>0x45004100</baseAddress>
    </peripheral>
    <peripheral derivedFrom="INP_HSC">
      <name>INP_HSC_NS</name>
      <groupName>INP_HSC_NS</groupName>
      <baseAddress>0x43100100</baseAddress>
    </peripheral>
    <peripheral derivedFrom="INP1BIT">
      <name>INP1BIT_NS</name>
      <groupName>INP1BIT_NS</groupName>
      <baseAddress>0x45005D00</baseAddress>
    </peripheral>
    <peripheral derivedFrom="INP1BIT_LSC">
      <name>INP1BIT_LSC_NS</name>
      <groupName>INP1BIT_LSC_NS</groupName>
      <baseAddress>0x4200ED00</baseAddress>
    </peripheral>
    <peripheral derivedFrom="INPOV">
      <name>INPOV_NS</name>
      <groupName>INPOV_NS</groupName>
      <baseAddress>0x45005B00</baseAddress>
    </peripheral>
    <peripheral derivedFrom="INPOV_LSC">
      <name>INPOV_LSC_NS</name>
      <groupName>INPOV_LSC_NS</groupName>
      <baseAddress>0x4200EB00</baseAddress>
    </peripheral>
    <peripheral derivedFrom="JPEG">
      <name>JPEG_NS</name>
      <groupName>JPEG_NS</groupName>
      <baseAddress>0x45004800</baseAddress>
    </peripheral>
    <peripheral derivedFrom="JPEG_HSC">
      <name>JPEG_HSC_NS</name>
      <groupName>JPEG_HSC_NS</groupName>
      <baseAddress>0x43100800</baseAddress>
    </peripheral>
    <peripheral derivedFrom="MB">
      <name>MB_NS</name>
      <groupName>MB_NS</groupName>
      <baseAddress>0x4400A000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="mpc_sram0">
      <name>mpc_sram0_NS</name>
      <groupName>mpc_sram0_NS</groupName>
      <baseAddress>0x430C0000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="mpc_sram1">
      <name>mpc_sram1_NS</name>
      <groupName>mpc_sram1_NS</groupName>
      <baseAddress>0x430D0000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="mpc_sram2">
      <name>mpc_sram2_NS</name>
      <groupName>mpc_sram2_NS</groupName>
      <baseAddress>0x4400C000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="mpc_qspicache">
      <name>mpc_qspicache_NS</name>
      <groupName>mpc_qspicache_NS</groupName>
      <baseAddress>0x430E0000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="mpc_ospi">
      <name>mpc_ospi_NS</name>
      <groupName>mpc_ospi_NS</groupName>
      <baseAddress>0x43010000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="PDM0">
      <name>PDM0_NS</name>
      <groupName>PDM0_NS</groupName>
      <baseAddress>0x4400F000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="PDM1">
      <name>PDM1_NS</name>
      <groupName>PDM1_NS</groupName>
      <baseAddress>0x44005000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="PMU">
      <name>PMU_NS</name>
      <groupName>PMU_NS</groupName>
      <baseAddress>0x46101000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="PWM0">
      <name>PWM0_NS</name>
      <groupName>PWM0_NS</groupName>
      <baseAddress>0x42003000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="PWM1">
      <name>PWM1_NS</name>
      <groupName>PWM1_NS</groupName>
      <baseAddress>0x42003040</baseAddress>
    </peripheral>
    <peripheral derivedFrom="PWM2">
      <name>PWM2_NS</name>
      <groupName>PWM2_NS</groupName>
      <baseAddress>0x42003080</baseAddress>
    </peripheral>
    <peripheral derivedFrom="RTC0">
      <name>RTC0_NS</name>
      <groupName>RTC0_NS</groupName>
      <baseAddress>0x46107000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="RTC1">
      <name>RTC1_NS</name>
      <groupName>RTC1_NS</groupName>
      <baseAddress>0x46108000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="RTC2">
      <name>RTC2_NS</name>
      <groupName>RTC2_NS</groupName>
      <baseAddress>0x46109000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="SCU_SB">
      <name>SCU_SB_NS</name>
      <groupName>SCU_SB_NS</groupName>
      <baseAddress>0x46006000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="SCU_AON">
      <name>SCU_AON_NS</name>
      <groupName>SCU_AON_NS</groupName>
      <baseAddress>0x46100000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="SCU_HSC">
      <name>SCU_HSC_NS</name>
      <groupName>SCU_HSC_NS</groupName>
      <baseAddress>0x43070000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="SCU_LSC">
      <name>SCU_LSC_NS</name>
      <groupName>SCU_LSC_NS</groupName>
      <baseAddress>0x42001000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="SENCTRL">
      <name>SENCTRL_NS</name>
      <groupName>SENCTRL_NS</groupName>
      <baseAddress>0x45005000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="SENCTRL_LSC">
      <name>SENCTRL_LSC_NS</name>
      <groupName>SENCTRL_LSC_NS</groupName>
      <baseAddress>0x4200E000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="QSPI_M">
      <name>QSPI_M_NS</name>
      <groupName>QSPI_M_NS</groupName>
      <baseAddress>0x2A000000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="SSPI_M">
      <name>SSPI_M_NS</name>
      <groupName>SSPI_M_NS</groupName>
      <baseAddress>0x40800000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="OSPI_M">
      <name>OSPI_M_NS</name>
      <groupName>OSPI_M_NS</groupName>
      <baseAddress>0x2C000000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="SSPI_S">
      <name>SSPI_S_NS</name>
      <groupName>SSPI_S_NS</groupName>
      <baseAddress>0x40810000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="SWREG_AON">
      <name>SWREG_AON_NS</name>
      <groupName>SWREG_AON_NS</groupName>
      <baseAddress>0x4610F000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="TIMER0">
      <name>TIMER0_NS</name>
      <groupName>TIMER0_NS</groupName>
      <baseAddress>0x4500A000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="TIMER1">
      <name>TIMER1_NS</name>
      <groupName>TIMER1_NS</groupName>
      <baseAddress>0x4500B000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="TIMER2">
      <name>TIMER2_NS</name>
      <groupName>TIMER2_NS</groupName>
      <baseAddress>0x4500C000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="TIMER3">
      <name>TIMER3_NS</name>
      <groupName>TIMER3_NS</groupName>
      <baseAddress>0x4500D000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="TIMER4">
      <name>TIMER4_NS</name>
      <groupName>TIMER4_NS</groupName>
      <baseAddress>0x4500E000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="TIMER5">
      <name>TIMER5_NS</name>
      <groupName>TIMER5_NS</groupName>
      <baseAddress>0x4500F000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="TIMER6">
      <name>TIMER6_NS</name>
      <groupName>TIMER6_NS</groupName>
      <baseAddress>0x46009000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="TIMER7">
      <name>TIMER7_NS</name>
      <groupName>TIMER7_NS</groupName>
      <baseAddress>0x4600A000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="TIMER8">
      <name>TIMER8_NS</name>
      <groupName>TIMER8_NS</groupName>
      <baseAddress>0x4600B000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="TPG">
      <name>TPG_NS</name>
      <groupName>TPG_NS</groupName>
      <baseAddress>0x45004600</baseAddress>
    </peripheral>
    <peripheral derivedFrom="UART0">
      <name>UART0_NS</name>
      <groupName>UART0_NS</groupName>
      <baseAddress>0x44003000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="UART1">
      <name>UART1_NS</name>
      <groupName>UART1_NS</groupName>
      <baseAddress>0x42000000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="UART2">
      <name>UART2_NS</name>
      <groupName>UART2_NS</groupName>
      <baseAddress>0x44004000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="VAD">
      <name>VAD_NS</name>
      <groupName>VAD_NS</groupName>
      <baseAddress>0x42009F00</baseAddress>
    </peripheral>
    <peripheral derivedFrom="WDT0">
      <name>WDT0_NS</name>
      <groupName>WDT0_NS</groupName>
      <baseAddress>0x45000000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="WDT1">
      <name>WDT1_NS</name>
      <groupName>WDT1_NS</groupName>
      <baseAddress>0x45001000</baseAddress>
    </peripheral>
    <peripheral derivedFrom="XDMA">
      <name>XDMA_NS</name>
      <description>XDMA_NS</description>
      <groupName>XDMA_NS</groupName>
      <baseAddress>0x45004700</baseAddress>
    </peripheral>
  </peripherals>
</device>
