<!-- ğŸŒŸ MAIN BANNER -->
<h1 align="center">
  ğŸš€ RISC-V Reference SoC Tapeout Program ğŸŒŸ <br> <span style="color:#ff9800">Madhavan Shree</span> 
</h1>

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv&logoColor=white)
![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)
![Participants](https://img.shields.io/badge/Participants-3500+-brightgreen?style=for-the-badge)
![Status](https://img.shields.io/badge/Status-In_Progress-blueviolet?style=for-the-badge&logo=github)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)

</div>

<div align="center">
ğŸŒŸ Welcome to the beginning of my journey in the **VSD RISC-V SoC Tapeout Program** ğŸš€  
</div>

---

## ğŸ“– About the Program ğŸ”¥  
The **VSD SoC Tapeout Program** ğŸ¯ is a **20-week nationwide initiative** designed to teach the complete **RTL â¡ï¸ GDSII â¡ï¸ Tapeout** flow using **open-source** and **industry-grade tools**.  

It empowers students and professionals to take their ideas **from Verilog RTL to working silicon chips** ğŸ­.  
This program is a big step toward strengthening Indiaâ€™s **semiconductor ecosystem** ğŸŒâš¡.  

ğŸ‘‰ Official page: [VSD SoC Labs](https://www.vlsisystemdesign.com/soc-labs/)

---

<div align="center">
<img width="700" alt="VSD_IITGN_SYNP_SCL" src="https://github.com/user-attachments/assets/05c2fa67-4c85-4c91-b654-76de7ae5f442" />
</div>

---

## ğŸ¯ Program Highlights  
- ğŸ§© **Custom IP Integration** â€“ add & validate your own IPs  
- âš™ï¸ **RTL Validation** â€“ simulation, synthesis & STA  
- ğŸ—ï¸ **Physical Design** â€“ floorplanning, PnR, timing closure  
- âœ… **Sign-off** â€“ DRC, LVS, ERC, Antenna checks  
- ğŸ–¥ï¸ **Post-Silicon Validation** â€“ bringup & testing on real silicon  

---

## ğŸ“… Program Schedule (20 Weeks)  
- â³ **Phase 1** â€“ Recruitment & Online Training (open-source tools: iverilog, GTKWave, Yosys, OpenSTA, Xschem, ngspice, OpenLane)  
- ğŸ« **Phase 2** â€“ Project Initialization at IIT Gandhinagar (IITGN)  
- ğŸ **Phase 3** â€“ Final GDSII, Sign-off, and Tapeout ğŸš€  

---

## ğŸ› ï¸ Tools & Tech Stack  
- **Open-Source Tools**: iverilog ğŸ–¥ï¸ Â· GTKWave ğŸ“Š Â· Yosys ğŸ”§ Â· OpenSTA â±ï¸ Â· Xschem âœï¸ Â· ngspice âš¡ Â· OpenLane ğŸ—ï¸  
- **Sign-off Tools**: Synopsys Design Compiler, ICC2, PrimeTime, StarRC ğŸ”¥  
- **Foundry & PDK**: SCL180 nm (India ğŸ‡®ğŸ‡³)  

---

## ğŸ™ Special Thanks ğŸ‘  
I sincerely thank all the organizations and their key members for making this program possible ğŸ’¡:  

- ğŸ§‘â€ğŸ« **VLSI System Design (VSD)** â€“ [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/) for mentorship and vision.  
- ğŸ¤ **Efabless** â€“ [Michael Wishart](https://www.linkedin.com/in/mike-wishart-81480612/) & [Mohamed Kassem](https://www.linkedin.com/in/mkkassem/) for enabling collaborative open-source chip design.  
- ğŸ­ **[Semiconductor Laboratory (SCL)](https://www.scl.gov.in/)** â€“ for PDK & foundry support.  
- ğŸ“ **[IIT Gandhinagar (IITGN)](https://www.linkedin.com/school/indian-institute-of-technology-gandhinagar-iitgn-/?originalSubdomain=in)** â€“ for on-site training & project facilitation.  
- ğŸ› ï¸ **Synopsys** â€“ [Sassine Ghazi](https://www.linkedin.com/in/sassine-ghazi/) for providing industry-grade EDA tools under C2S program.  

Their collective support ğŸŒŸ has empowered students like me to contribute to **Indiaâ€™s semiconductor journey** ğŸš€ğŸ‡®ğŸ‡³.  

---
