// Seed: 1572126442
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(negedge id_1 !=? (id_4)) begin
    #1 begin
      wait (id_1);
    end
  end
  wire id_5;
  wire id_6;
endmodule
macromodule module_1 (
    input supply1 id_0,
    input wand id_1,
    output tri id_2,
    input wand id_3,
    output wire id_4,
    input wand id_5,
    output tri id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8
  );
endmodule
