// Seed: 1881664894
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_9 = -1;
  wire id_22;
  initial
  fork : SymbolIdentifier
  join
  wire id_23;
endmodule
module module_1 #(
    parameter id_0 = 32'd45,
    parameter id_2 = 32'd81
) (
    input  tri   _id_0,
    output uwire id_1,
    output tri0  _id_2,
    output logic id_3,
    output logic id_4
);
  always @(posedge id_0) $signed(9);
  ;
  wire id_6;
  always_ff @(id_0) begin : LABEL_0
    id_3 = 1;
  end
  wire [1 : id_0] id_7;
  logic [7:0] id_8;
  assign id_6 = id_7;
  wire  id_9;
  logic id_10;
  ;
  reg id_11, id_12;
  initial begin : LABEL_1
    id_11 = (id_9 == {id_11{1}});
  end
  always @(id_8) begin : LABEL_2
    id_10 <= 1 == -1;
  end
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_9,
      id_9,
      id_6,
      id_7,
      id_6,
      id_6,
      id_9,
      id_7,
      id_7,
      id_6,
      id_9,
      id_9,
      id_7,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7
  );
  assign id_6 = id_6;
  always @(posedge id_7) id_4 = 1;
endmodule
