Spec: A comparator with two 32-bit input and sign input signal.
Testbench:
1. Module Testbench top: tb_top
2. Interface
3. Program for Random Test
4. Environment class
5. Transaction, Generator, Driver classes
6. Monitor and Scoreboard classes
7. Cmodel writen in C++ for reference
8. Checker module for assertion check

Written in SystemVerilog without UVM!

Simulation Link: https://www.edaplayground.com/x/4rRM
