<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			GW2A_18PBGA484-8 (GoWin)

Click here to go to specific block report:
<a href="rpt_I2C_MASTER_Top_areasrr.htm#I2C_MASTER_Top"><h5 align="center">I2C_MASTER_Top</h5></a><br><a href="rpt_I2C_MASTER_Top_areasrr.htm#I2C_MASTER_Top.Üþi2c_master®I2C_MASTER_Top "><h5 align="center">Üþi2c_master®I2C_MASTER_Top </h5></a><br><a href="rpt_I2C_MASTER_Top_areasrr.htm#Üþi2c_master®I2C_MASTER_Top .ÜþI2C_Master_Byte_Ctrl®I2C_MASTER_Top "><h5 align="center">ÜþI2C_Master_Byte_Ctrl®I2C_MASTER_Top </h5></a><br><a href="rpt_I2C_MASTER_Top_areasrr.htm#Üþi2c_master®I2C_MASTER_Top .ÜþI2C_Master_Bit_Ctrl®I2C_MASTER_Top "><h5 align="center">ÜþI2C_Master_Bit_Ctrl®I2C_MASTER_Top </h5></a><br><a name=I2C_MASTER_Top>
------------------------------------------------------------------------------
########   Utilization report for  Top level view:   I2C_MASTER_Top   ########
==============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     135                100 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block I2C_MASTER_Top:	135 (37.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          184                100 %                
MUX2_LUT5     8                  100 %                
ALU           16                 100 %                
======================================================
Total COMBINATIONAL LOGIC in the block I2C_MASTER_Top:	208 (58.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=I2C_MASTER_Top.Üþi2c_master®I2C_MASTER_Top >
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~i2c_master\.I2C_MASTER_Top\    ########
Instance path:   I2C_MASTER_Top.\\\~i2c_master\.I2C_MASTER_Top\                       
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     135                100 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block I2C_MASTER_Top.\\\~i2c_master\.I2C_MASTER_Top\ :	135 (37.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          184                100 %                
MUX2_LUT5     8                  100 %                
ALU           16                 100 %                
======================================================
Total COMBINATIONAL LOGIC in the block I2C_MASTER_Top.\\\~i2c_master\.I2C_MASTER_Top\ :	208 (58.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþi2c_master®I2C_MASTER_Top .ÜþI2C_Master_Bit_Ctrl®I2C_MASTER_Top >
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~I2C_Master_Bit_Ctrl\.I2C_MASTER_Top\    ########
Instance path:   \\\~i2c_master\.I2C_MASTER_Top\ .\\\~I2C_Master_Bit_Ctrl\.I2C_MASTER_Top\     
===============================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     53                 39.3 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~i2c_master\.I2C_MASTER_Top\ .\\\~I2C_Master_Bit_Ctrl\.I2C_MASTER_Top\ :	53 (14.85 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     81                 44 %                 
ALU      16                 100 %                
=================================================
Total COMBINATIONAL LOGIC in the block \\\~i2c_master\.I2C_MASTER_Top\ .\\\~I2C_Master_Bit_Ctrl\.I2C_MASTER_Top\ :	97 (27.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþi2c_master®I2C_MASTER_Top .ÜþI2C_Master_Byte_Ctrl®I2C_MASTER_Top >
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~I2C_Master_Byte_Ctrl\.I2C_MASTER_Top\    ########
Instance path:   \\\~i2c_master\.I2C_MASTER_Top\ .\\\~I2C_Master_Byte_Ctrl\.I2C_MASTER_Top\     
================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     28                 20.7 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~i2c_master\.I2C_MASTER_Top\ .\\\~I2C_Master_Byte_Ctrl\.I2C_MASTER_Top\ :	28 (7.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          102                55.4 %               
MUX2_LUT5     8                  100 %                
======================================================
Total COMBINATIONAL LOGIC in the block \\\~i2c_master\.I2C_MASTER_Top\ .\\\~I2C_Master_Byte_Ctrl\.I2C_MASTER_Top\ :	110 (30.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
