/* Generated by Yosys 0.9+2406 (git sha1 492e2b1, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga-examples/assignment/assignment.v:8.1-22.10" *)
module helloworldfpga(x, y, z, w, o);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/assignment/assignment.v:15.10-15.13" *)
  wire led;
  (* src = "/data/data/com.termux/files/home/fpga-examples/assignment/assignment.v:13.17-13.18" *)
  output o;
  (* src = "/data/data/com.termux/files/home/fpga-examples/assignment/assignment.v:12.11-12.12" *)
  input w;
  (* src = "/data/data/com.termux/files/home/fpga-examples/assignment/assignment.v:9.11-9.12" *)
  input x;
  (* src = "/data/data/com.termux/files/home/fpga-examples/assignment/assignment.v:10.11-10.12" *)
  input y;
  (* src = "/data/data/com.termux/files/home/fpga-examples/assignment/assignment.v:11.11-11.12" *)
  input z;
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X10Y3"),
    .IO_PAD("2"),
    .IO_TYPE("BIDIR")
  ) _4_ (
    .A(led),
    .P(o)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _5_ (
    .P(w),
    .Q(_0_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X8Y3"),
    .IO_PAD("6"),
    .IO_TYPE("BIDIR")
  ) _6_ (
    .P(x),
    .Q(_1_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _7_ (
    .P(y),
    .Q(_2_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _8_ (
    .P(z),
    .Q(_3_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1b9b)
  ) o_LUT4_O (
    .I0(_3_),
    .I1(_1_),
    .I2(_2_),
    .I3(_0_),
    .O(led)
  );
endmodule
