#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fe483904f60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fe4839050f0 .scope module, "uart_tb" "uart_tb" 3 3;
 .timescale -9 -12;
v0x7fe483917b80_0 .var "data_in", 7 0;
v0x7fe483917c70_0 .var "pclk", 0 0;
v0x7fe483917d00_0 .var "reset", 0 0;
v0x7fe483917e10_0 .net "rx_data", 7 0, v0x7fe483916560_0;  1 drivers
v0x7fe483917ea0_0 .net "rx_done", 0 0, v0x7fe483916630_0;  1 drivers
v0x7fe483917fb0_0 .var "rx_serial", 0 0;
v0x7fe483918080_0 .net "tx_busy", 0 0, v0x7fe483917100_0;  1 drivers
v0x7fe483918150_0 .net "tx_line", 0 0, v0x7fe483917190_0;  1 drivers
v0x7fe483918220_0 .var "tx_start", 0 0;
E_0x7fe483905270 .event anyedge, v0x7fe483916630_0;
E_0x7fe4839052b0 .event anyedge, v0x7fe483917190_0;
S_0x7fe483905300 .scope module, "uart" "uart" 3 16, 4 3 0, S_0x7fe4839050f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 1 "tx_line";
    .port_info 5 /OUTPUT 1 "tx_busy";
    .port_info 6 /INPUT 1 "rx_serial";
    .port_info 7 /OUTPUT 8 "rx_data";
    .port_info 8 /OUTPUT 1 "rx_done";
v0x7fe483917360_0 .net "clk_rcvr", 0 0, v0x7fe483915b00_0;  1 drivers
v0x7fe483917430_0 .net "clk_tx", 0 0, v0x7fe483915ba0_0;  1 drivers
v0x7fe483917500_0 .net "data_in", 7 0, v0x7fe483917b80_0;  1 drivers
v0x7fe483917590_0 .net "pclk", 0 0, v0x7fe483917c70_0;  1 drivers
v0x7fe483917620_0 .net "reset", 0 0, v0x7fe483917d00_0;  1 drivers
v0x7fe4839176f0_0 .net "rx_data", 7 0, v0x7fe483916560_0;  alias, 1 drivers
v0x7fe483917780_0 .net "rx_done", 0 0, v0x7fe483916630_0;  alias, 1 drivers
v0x7fe483917830_0 .net "rx_serial", 0 0, v0x7fe483917fb0_0;  1 drivers
v0x7fe4839178e0_0 .net "tx_busy", 0 0, v0x7fe483917100_0;  alias, 1 drivers
v0x7fe483917a10_0 .net "tx_line", 0 0, v0x7fe483917190_0;  alias, 1 drivers
v0x7fe483917aa0_0 .net "tx_start", 0 0, v0x7fe483918220_0;  1 drivers
S_0x7fe483905600 .scope module, "baud_gen" "baud_rate_generator" 4 22, 5 1 0, S_0x7fe483905300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clk_tx";
    .port_info 2 /OUTPUT 1 "clk_rcvr";
    .port_info 3 /INPUT 1 "reset";
P_0x7fe4839057d0 .param/l "DIVIDER" 0 5 8, +C4<00000000000000000000000001101000>;
P_0x7fe483905810 .param/l "DIVIDER_16" 0 5 9, +C4<00000000000000000000000000000110>;
v0x7fe483905a50_0 .net "clk", 0 0, v0x7fe483917c70_0;  alias, 1 drivers
v0x7fe483915b00_0 .var "clk_rcvr", 0 0;
v0x7fe483915ba0_0 .var "clk_tx", 0 0;
v0x7fe483915c30_0 .var "counter_rcvr", 6 0;
v0x7fe483915cc0_0 .var "counter_tx", 6 0;
v0x7fe483915d70_0 .net "reset", 0 0, v0x7fe483917d00_0;  alias, 1 drivers
E_0x7fe4839059f0 .event posedge, v0x7fe483915d70_0, v0x7fe483905a50_0;
S_0x7fe483915e50 .scope module, "rx_uut" "receiver" 4 40, 6 1 0, S_0x7fe483905300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rx_clk";
    .port_info 1 /INPUT 1 "rx_serial";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "rx_done";
    .port_info 5 /OUTPUT 1 "framing_error";
P_0x7fe483916020 .param/l "SAMPLES_PER_BIT" 1 6 20, +C4<00000000000000000000000000001111>;
P_0x7fe483916060 .param/l "SAMPLE_POINT" 1 6 22, +C4<00000000000000000000000000000111>;
enum0x7fe483a16560 .enum2/s (32)
   "Idle" 0,
   "Start" 1,
   "Rcv_Data" 2,
   "Stop" 3,
   "Error" 4
 ;
v0x7fe4839162e0_0 .var "bit_index", 3 0;
v0x7fe4839163a0_0 .var "framing_error", 0 0;
v0x7fe483916440_0 .net "reset", 0 0, v0x7fe483917d00_0;  alias, 1 drivers
v0x7fe4839164d0_0 .net "rx_clk", 0 0, v0x7fe483915b00_0;  alias, 1 drivers
v0x7fe483916560_0 .var "rx_data", 7 0;
v0x7fe483916630_0 .var "rx_done", 0 0;
v0x7fe4839166c0_0 .net "rx_serial", 0 0, v0x7fe483917fb0_0;  alias, 1 drivers
v0x7fe483916750_0 .var "sample_count", 3 0;
v0x7fe4839167f0_0 .var "shift_reg", 7 0;
v0x7fe483916900_0 .var "state", 2 0;
E_0x7fe483916280 .event posedge, v0x7fe483915d70_0, v0x7fe483915b00_0;
S_0x7fe483916a40 .scope module, "tx_uut" "transmitter" 4 30, 7 1 0, S_0x7fe483905300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 1 "tx_line";
    .port_info 5 /OUTPUT 1 "tx_busy";
enum0x7fe483a15900 .enum2/s (32)
   "Idle" 0,
   "Start" 1,
   "Data" 2,
   "Stop" 3,
   "Cleanup" 4
 ;
v0x7fe483916d30_0 .var "Dctr", 2 0;
v0x7fe483916df0_0 .net "clk", 0 0, v0x7fe483915ba0_0;  alias, 1 drivers
v0x7fe483916eb0_0 .net "data_in", 7 0, v0x7fe483917b80_0;  alias, 1 drivers
v0x7fe483916f60_0 .net "reset", 0 0, v0x7fe483917d00_0;  alias, 1 drivers
v0x7fe483917030_0 .var "state", 2 0;
v0x7fe483917100_0 .var "tx_busy", 0 0;
v0x7fe483917190_0 .var "tx_line", 0 0;
v0x7fe483917230_0 .net "tx_start", 0 0, v0x7fe483918220_0;  alias, 1 drivers
E_0x7fe483916c90 .event anyedge, v0x7fe483916d30_0, v0x7fe483917230_0, v0x7fe483917030_0;
E_0x7fe483916cd0 .event posedge, v0x7fe483915d70_0, v0x7fe483915ba0_0;
    .scope S_0x7fe483905600;
T_0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fe483915cc0_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fe483915c30_0, 0, 7;
    %end;
    .thread T_0, $init;
    .scope S_0x7fe483905600;
T_1 ;
    %wait E_0x7fe4839059f0;
    %load/vec4 v0x7fe483915d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fe483915cc0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fe483915c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe483915ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe483915b00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fe483915cc0_0;
    %pad/u 32;
    %cmpi/e 104, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fe483915cc0_0, 0;
    %load/vec4 v0x7fe483915ba0_0;
    %inv;
    %assign/vec4 v0x7fe483915ba0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fe483915c30_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fe483915c30_0, 0;
    %load/vec4 v0x7fe483915b00_0;
    %inv;
    %assign/vec4 v0x7fe483915b00_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fe483915cc0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x7fe483915cc0_0, 0;
    %load/vec4 v0x7fe483915c30_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x7fe483915c30_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe483916a40;
T_2 ;
    %wait E_0x7fe483916cd0;
    %load/vec4 v0x7fe483916f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe483917030_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe483916d30_0, 0;
T_2.0 ;
    %load/vec4 v0x7fe483917030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7fe483916df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe483917030_0, 0, 3;
    %load/vec4 v0x7fe483916eb0_0;
    %load/vec4 v0x7fe483916d30_0;
    %part/u 1;
    %store/vec4 v0x7fe483917190_0, 0, 1;
T_2.4 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fe483917030_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7fe483916d30_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe483917030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe483917190_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe483917030_0, 0, 3;
    %load/vec4 v0x7fe483916d30_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fe483916d30_0, 0, 3;
    %load/vec4 v0x7fe483916eb0_0;
    %load/vec4 v0x7fe483916d30_0;
    %part/u 1;
    %store/vec4 v0x7fe483917190_0, 0, 1;
T_2.9 ;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7fe483917030_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x7fe483916df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe483917030_0, 0, 3;
T_2.12 ;
T_2.10 ;
T_2.7 ;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe483916a40;
T_3 ;
    %wait E_0x7fe483916c90;
    %load/vec4 v0x7fe483917030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe483917190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe483917100_0, 0, 1;
    %load/vec4 v0x7fe483917230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fe483917030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe483917190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe483917100_0, 0, 1;
T_3.2 ;
    %jmp T_3.1;
T_3.1 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fe483915e50;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe483916900_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe4839162e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe483916750_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe4839167f0_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_0x7fe483915e50;
T_5 ;
    %wait E_0x7fe483916280;
    %load/vec4 v0x7fe483916440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4839163a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe483916900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe483916560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe483916630_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe4839162e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe483916750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe4839167f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fe483916900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x7fe4839166c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fe483916900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe483916750_0, 0;
T_5.8 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x7fe483916750_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fe483916750_0, 0;
    %load/vec4 v0x7fe483916750_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v0x7fe4839166c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fe483916900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe4839162e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe483916750_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe483916900_0, 0;
T_5.13 ;
T_5.10 ;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x7fe483916750_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fe483916750_0, 0;
    %load/vec4 v0x7fe483916750_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %load/vec4 v0x7fe4839166c0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fe4839162e0_0;
    %assign/vec4/off/d v0x7fe4839167f0_0, 4, 5;
    %load/vec4 v0x7fe4839162e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fe4839162e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe483916750_0, 0;
    %load/vec4 v0x7fe4839162e0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe483916750_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fe483916900_0, 0;
T_5.16 ;
T_5.14 ;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x7fe483916750_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fe483916750_0, 0;
    %load/vec4 v0x7fe483916750_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %load/vec4 v0x7fe4839166c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %load/vec4 v0x7fe4839167f0_0;
    %assign/vec4 v0x7fe483916560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe483916630_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe483916900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe4839163a0_0, 0;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fe483916900_0, 0;
T_5.21 ;
T_5.18 ;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe483916900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe4839163a0_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fe4839050f0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe483917c70_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7fe483917c70_0;
    %inv;
    %store/vec4 v0x7fe483917c70_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x7fe4839050f0;
T_7 ;
    %wait E_0x7fe4839052b0;
    %load/vec4 v0x7fe483918150_0;
    %assign/vec4 v0x7fe483917fb0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fe4839050f0;
T_8 ;
    %vpi_call/w 3 42 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call/w 3 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe483905300 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe483917d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe483918220_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe483917b80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe483917fb0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe483917d00_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x7fe483917b80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe483918220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe483918220_0, 0, 1;
T_8.0 ;
    %load/vec4 v0x7fe483917ea0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_0x7fe483905270;
    %jmp T_8.0;
T_8.1 ;
    %delay 10000, 0;
    %load/vec4 v0x7fe483917e10_0;
    %load/vec4 v0x7fe483917b80_0;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %vpi_call/w 3 74 "$display", "Test Passed: Data transmitted and received correctly." {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 76 "$display", "Test Failed: Received data: %02h, Expected data: %02h", v0x7fe483917e10_0, v0x7fe483917b80_0 {0 0 0};
T_8.3 ;
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "uart_tb.sv";
    "uart.sv";
    "baud_rate_generator.sv";
    "receiver.sv";
    "transmitter.sv";
