
this
topic
busses
top
Ulrich
nicely
half
destsize
the
CAS

cpu_set_t

add
st


pollution
strategy
for
pick
not
corrupted
for
ECC
ten
rate
of
daring
energy
SDR
ter
polluting
same
data

mers
#
counters
$
&
higher
cache
processor
architecture
to
load


require
scratch
*
all
these
avoidance
Steele
/
same
core
executable/DSO
SEC

Source
the
virtual
rounded
:
;
<
cache
interaction
task’s
>
remap
ifdef
?

MAP_ANON

#else
asm

Recharging
A
telling
reordering
B
Reprint
role
C
other
end
D
E
function
should
F
Selection
G


H
I
and
because
time

rule:
write
J
turn
L
M
N
*start
O
result
P
Q

Upon
R
same
S
the
threads
T

boards
U
predict_data
V
W
{
char
[
after
\
]
hand
_
below
/sys/devices/system/node
This
resume
b
hypercube
c
Rand
only
needed
d
collisions
e
f
g
Schematics
This
h
coreths
i

PCI
element
is
j
k
l
Selecting
m
n
\time
Red
p
straight
entering
larger
distance
r
s
t
Memory
Bus
Cache

readers

bers
u
v
w
x
obvious
y
information
z
little
cost
<stdlib
NUMA_memnode_system_mask
aka
shared
srcsize
{
}
data;
;
for
Add
has

be
special
NTA
stands
the
setup
Rev
performance
tests
resolve
Again

monly
and
solutions
good
empty
deploy
mpreferred
tie
predict_line
ds
this
pipeline
the
myriad
copying
tim
pid_t
predicted
DRAM
module:
Side
Bus
a
specific

ment
©
gone
line
incurs
;
In
remem
aside
·

enum
;
If
“lock”
SDRAM

dictions

ably

Quad

cantly
aligning
harm
disturbed
provided
decode
the

t
n

tical
Align

cpunr
have
anything

multaneously
representation
Correction

implement
noticeable
difference
becomes
fragmented
provides
DRAM
modules
×
root
data
will
Hardware
hard

ferences

{
//
routers
thread’s

able
effectiveness
headers
Opteron
Optimizations
All
for
large
By
aligning
load
instruction
multiple

PGO
multipli
room
to

of
outstanding
array
the
better

mem[
Output
would
not
that
Random
Set

interesting
part
Transposed
Cycles

deliberate–selection
that
it
permit
permis
suitable

implies
Technology:
taking
struct
connection
to
also
not
illustrates
address
does
each
large
At
P
discharges
I
jumps
in
any
Mudge

Page
likely
and
???:_itoa_word

which
does

NUMA_memnode_self_current_idx
;
}
struct

Through
cores
in
place
counters
are

whenever

locations
VMM/Dom
hate
block
flow
order
SM;
to
make

Inner
voltage
will
Rate
SMC
SGI’s
NUMAlink
clr
this
instruction:
#include
“Wrong
would
then
counter
for
total:
granularity
userlevel
and/or
SMP
only
fail
administrate

Synergistic
SMT
homage
and

this
requirement
has
shown
requested
with
Ł
context
switches
row

requirement
of
ping
save
lock/store
pins
protection
lines
have
are
cached
processor
can
top
too
any
page
have
Richard

#

$
performance
might
Comp

its
own
avail
implications
not
hurt
question
additions
Ravi
Four
makes
writing
number
with
wishing
picture
the
middle

necessarily
comparator
the
hyperths
are
scheduled
disable

A
regard

B

C
trivial:
thousand
com
All
col
times
each

L
con

M
instan

Each

P
time?

Q
cor
uses
must
cell
state
Fetch


S

T
cov
Rays
abilities

[
Random

a

b

c
time:
pipe
time;
requirement
to
Since
an

e
Plus
DRAMs
representative

taneously
the
large

k
circumstances

m
including

n
???:vfprintf

com/design/processor/manuals/
introducing

r

s
cpu
nodes;
plenty
constitutes

v
Operations
For

x

y

MPost
solution
is
incurs

{
to
many
anew

}
library

rates–in
And
mapped
is
similar
OS
scheduling
try
specialized
became
cache
size

SIMD
;
ST
the
overhead
created
for
Any
MEMNODE_XOR_S
Drepper
effective
times
CPU_COUNT
ways:

constants
can
cre
page
in

face
Associativity
page
is
says
policy
governing
Iyer
direction
That
processor
were
called
“memory
Memory
Bus
L

Advanced
comments
SSE
this
leads
Getting

cisions
rows
when
either
Interfaces

NUMA_cpu_self_count
processor
the
and
nothing
memory
controller’s
proba
this
might
stable
optional
in

One
uses
the
respond
opreport
caught
exceeds
faults:
Minor
latencies
One
difference

from
Memory
Now
defines
concern
/dev/hugetlb
worked
execution
time
sends
the
{
old
shortly
after
you
have
is
information
the
NUMA_CPU_system_mask
Then
Petersen
Document
The
state
worker
techniques–such
defined
element
quite
noisy
needed;
data[node]

cies
gener
as
meaningful
picks
opposite
duplexed
slots
marked
Are
creating
Influence
the
figures
lower
than
d
size
the
random
cur
Group
wasting

LEDs
cut
coreths;
int
Ars
probably
interpret
the
concurrent

thread
two
moment
writable
least
it
Northbridge;
be
faster
RAM
is

mental
desired

dling

working

Southbridge
way
Figure
reported
really
hurt
initialization
evicted
from
distribute
attach
prevented
creation
code
sequence
physical
memory
think
occurred
languages

gions
fulfilled;
replaced
team
Grove
They
where
it
marketing
is
N
−
txt
filling
sets
three
the
numbers
userlevel
programmer’s
serviced
jumps;
•
we
get
thing
So
it
privileges
of
atomic
/cachebench
the
computer
Know
uses
where

ematical
initiate
the
two
There
paying
VMMs
aborts
the
described
using
This
starts
stability

duces
range
which
tech

cial
/some/key/file
actual
distributed
among
result
matrix
simple
user

cific
Optimizations

widely
was
at
they
are
are
touched
surprising
into
coding
Transferring
mispredictions
technologies
privileged
These
suited
in
succession;
easiest
inlin
but
not
assume
to
continue
memory
packet’s
concept
“lines”
programmer
significantly
atomic
operations
house

ditionally
Except
that
modified
entries
requirements:

correctly
with
convention
for
one
operation
implicit
LTX
CPU
caches
anon

Out
hours
sets
in
start
libraries
cacheline:
earliest
bypass
struc
;
here
short
reducing
physical
RAM
does
not
measured
d
hits
on
one
NUMA_memnode_self_current_
obstacles
one
DRAM
is
printed
members:
semantics
revoked
data
looks
required
measures
HyperTransport
Computer
specifically
which
share
savings
packet
into
chip
driving
if
all
SRAM
•
kB
as
destroy
priority
grouping

atic
strtype
for
each
TLB
The
Writes

automatic
prefetching
be
clear
requires
each
size
of
cache
Memory
ple
Help
Gbit
Given
rate
is

port
Self
be
necessary

Specifically

{
CPU_ZERO
precharging

Programmers
pagein
are
QCharge
“buffered”
Offset

consult
possible
page
to
detect
survive
“open”
is

pable
Costs
The
unneces
cached;
Besides
total
performed
capacitor
are
on
pipeline
downtime
Type
no
additional
:
Texe

tweak
fetch
barely
the
Opteron
randomly
a
given

ning

LOAD

**sf
processor
but
Word
First
compact
tell
CPU
core
Similarly
core

ifications
to
not
dan

ates
Shown
is
enlightening
shows
shown
refresh
must
details
of
pointing
speeds
read
local
migrated
chip
real
the
top
Operations
Synchronizing
day
keeps
corre
transactions
are
data
access
strcmp
NUMA
and
Making

ated
created
format
{
void
RAID
striding
stays
CAS
creates
Only
with
this

concentrating
tens
the
intrinsics
VMM
Guest
critical
processors
are
__destsize

mented
boards
Digital
elsewhere
its
size
this:
ms
s
etyb
thread_
the
unprivileged
sixteen
Recharging
A
RAM
Figure

fast
RAM:
Read/Write
introduction
which
could
in
size

Ratio

lihood
cache
changes
not
know
built

ray
huge
number
Associativity
Cache

threads
for
administrative
heavily
element’s
programs
simpler
the
written
this?
third
build
going
on
further
a
number
through:
#include
kickstart
;;
after
I_MEM_STALLED
/
tolerate
stack
another
place
price;
bool
supportable
Much
flushed
Otherwise
des
finds
Simon
overwritten
Both
threads
blocks
of
a
matrix

tivity

otherwise
been
evicted
access
main

Overall
rodata

pseudo
GB/s
caches
are
flushes
is
waiting
Space
to
optional
the
tag
influence
the
CEE
banks
going
carefully
stacks
impact
OS
knows
is
when
s/he

rect
code
which
Regis
Set

buyer
Here
See
and
padding
finer

Rambus
“consume”
back
at
the
co
Seq
will
look
average
affect
the
delayed–
albeit
compare
the
other
Set
the
data
compara
bodies

nity

plements
chip
would
randomly
laid
transparent
dwarf_child
unlike
arg
where
initiate
page
term
backslash
memnodesetp
the
norm
business
Measurements
NUMA_memnode_self_mask
advent
criti
transported
are
actually
role
in
possible
right
nonzero
works
out
only
few
stage
complicated
They
could
maximum
under
did
{
do
n
quarter
dif
die
interconnected
battling
pinned
to
will
see
the
years
difference
is
events
which
retrieved
Devices
dis
div
later
more
detailed
;
if
forgotten
Ordering
are–there
caches
and
possibly
for
other
different
nodes

Capacity
static
caches
using
“heap

sential
test
not
map
finally
learns
point
the
tells
the
occasionally:
void
transistors
M
diversify
to
have
inlined
graph
Latency
Col
Address
Addr

misleading
line
in
code
could
is
used

ously
propagation
Rambus
final
as
the
>c;
new
which
use
valgrind’s
But
before
a
process
&&
virtual
and
mark
pumped
DIMM
all
the
_mm_hint
{
_MM_HINT_T
???:__dcigettext

back
another
thread
line
is
caches

TLB
“registered”
states
Processing
CPU:
immediately
new
CAS
a
program
load
ignore
Translated
TLS
counter?
A

tention
outside
data
next
word
Address
Offset
Directory
Physical
Big
accomplishes
this
and
•
relax
length
each
access
concerns
files
in
schedule
are
indexes
depends
on

formance
can
slow
span
a
“they
received
and
warning
about
strdup
&a

tocol
&b
this
design
showing
&c
upcoming
cachegrind
simulates
up;
CLK

mactl
first
set
entire
lines
&l
neces
conflict
with
&p
CLS
construct

using
attempt
grame

ferential
do;
December
loca
stale
about
how
caches;
lock
text
line
to
caches:
of
threads

quently
*top;
size_t
One
possible
through
the
exceeded
today:
ANY_P
made
topology
today;
electrical
stall
Memory
memory
being
code
needs
CLs
those
variables
number
of
*argv[]
simply
a
SEC/DED
purchas
virtual
or
was
especially
debunk
for
size

static
contents
Increment
Row

warned
invalid
ups
interval
frequently
enough
MemSiz

The
second
transactional

formation
status
c
index
Transactional
Minimum

totically
curve
operates
recorded
with
magi
chunks

frequencies
the
bus
has
not
grow
further
scattered
Swapping
machines
the

all
bandwidth
of

Sequential
known
stream
knowl
Optimizations
When
accumulate
frequent
problem
knows
branch
prediction
characterized
longer
the
the
optimal
exponentially
represent
a
forward
COW
few
rules
myths
LL/SC
computation
like

data
when
∞
Figure

CPU_SETSIZE
Scheduling
One

guage
*a
*e
comparable
CPI
the
list
stalls
happen
*l
adjustments
the
line

AMD’s
dimensional
*n
use
subject
*p
will–help
Exclusive
CPU
*s
main

and
block
sizes
evict
scope?
arrangement
of
elements
Swap
is
what
usu
continuous
weaknesses
to
MSRs
credit
combine
Collecting

Counted
waste

accesses
of
data
and
RUSAGE_CHILDREN
for
equality
concentrates
edu/goldberg
generate
incorrect
dry
includes
uti

Fortran
Systems
Principles
eight
bytes
at
that
null
Bus

use
evince

However
in
AMD’s
/

theoretical
limits
Walk
prefetched
role–an
Clean
blindly
Information
cache
means

totic
&coreths
uncommon
Bubbles

ferent
Model
In
associativity
usually
forms:
In
CSI
be
available
see:
CPU:
/*
make
optimization
which
included
when
atomicity
recharged
at
modules
is
opposed
not
a
thread
Name
Freq
winnings
Anderson
rapidly
storage
for
Trace
parts;
parts:
for
a
prefetches
prefetcher
mems
file
freeing
due
bytes
never
completely
information;
;
tf
sharp
reduction
are
delayed
/L
properties

predictable
the
number
Owner
commit
memnode_set_t
trees
observed
bank
meaning
provided
by
Eliot
concurrently
band
meaningless
to
optimizing
released
boxes
extensive
knowledge
XCOM
Sub
Equally
not
pollute
comments:
Software
prefetching
minimally
/x
using
transactional
objects
will
execute
In
SPAA
benefit
additional
benefit
could
mean
higher
latency
highest
unique
caches
to
execution
of

Pre
which
might
switching

addr
expen
examine

sVn
examines
NUMA
hardware
long
fragmentation
can
directly

cient
remember
listings
pages
are
recompile
another
gcc
the
overlap

mediately
have
free
examined
saturate
the
relationship
cuts
But
Bus
controller
variables
expression
The
resource
transfers
per
oprofile
Names
There
many
stay
“Follow”
dedicate
controlled
entered
many
Demultiplexing
stab

gest
increasing
Scaling
progress

allelize

PROT_READ|PROT_WRITE
small;

rent
treat

gerous
wholly
Iteration

;
}

in
software
numbers

level
seven
or
full
sets
The
Last
chip
is
darker
swapped
loop
huge
pages

stricted
associativity
bare
DRAM
Pins

com
November
surprise
only
for

timized
Architecture
the
hardware
that
DRAM
Syn

ponent
how
well
a
processor
look
some
identifier
modification
iterates
over
immutable
achieving
operations
if
if
needed
commits
only
avoids
i
Figure
Out
Figure
the
speed
needed
Profiling
Profiling
mass
prefetches
Ratio

pages
and
Time
of
an
operations
in
the
memusage
speed
Whether
system
has
bytes
is
common
interest
appli
cachebench
$
themselves

includes

Important

ment:
•
using
large
bitmask
in
mask
eight
to
predict_file;
code
might
apply
separated
aborting
predictability
POSIX
layout
Hierarchy
shared

pends
the
expensive
larger
than
Every
formula
step

terest
basi

Software
mark
spending
more
base
Handling
repeats
be
read
simplistic
sVnwodwolS
coherent
HyperTransport
could
probably
:

relate
Capacity
lost

lutes
controlling
of
code
bus
just
val
indica
work
var
exceptional
significantly
better
utilization
first
asm
;

of
hundreds
delays
Tools
A
coherency”
cpusetp
math
word
theory
single
stall
::
programmers
to
add
instruction–cannot
extension
the
search
commits
the
Opteron
line

While
before–or
It
does
description
of
across
identity
objects
with
verify
caches–by
replication
not
steep
simplest
hold
partial
shared_cpu_map
the
set
If
an
execution
times
SELF
to
turn
uniquely
the
final

channel
prefetching
runs
into
Graphics
of
Ulrich
the
graph
exists
incarnation
&top
a
large
of
one
Timing
bus
to
remember
Tak
also
is
most
promising
aliases
curve
initially

generation
never

formulas
Byte
Figure
threshold

struct
in
the

matic
Synchronous

{
if
address
bits
same
process
appar
speculative
load
__start_predict_data;
extern

PATA
html
inserting
caches
of
Overflowing
the
ver
DCA
debug
mode
__FILE__

get_node_idx
Misses

Sta−
analyzing
the

ement
thread
and
GB/s

the
array
revision
Can
MEMNODE_SET_S

RAM
same
program
context
switch
section
XYZ
the
specified
hardcode
Overhead
insertion
giving
up
on
access
seems
_dl_setup_hash
based
on

RAS
like
loading
configuration


Ulrich
Nested
to
allow
platform
Source
extend
their
cache
would
to
abort
top;
top
DDR
walking
spend
parameter
Since
?:
between
any
DEB
together:
MPOL_MF_STRICT
DED
>c
advantage
spent
asymp
in
early
and
main
with
respect
the
six
memory
where
instead
usual
DRAM
be
deactivated
execution
is
big
time
every
allocated
achieve
almost
*p;
posix_memalign
first
line
Future
valid
RFO
exception
temporary
hands

index
optimal
sufficiently
allowed
;
nhts
B

__thread
Repeat
ignoring
figure
is
branch
handy
via

see
resetting

minates
cache
misses
CORE
ITLB_MISS_RETIRED

the
behavior
Caolán
instruction

understanding

corresponding
set
at
near
core’s

set
vir
AB

minated
vis
to
measure
Horus
Pattern
havior
remainder
of
an
delay

Capacitor
C

AL
packet
version

therefore
compile
time
additional
helper
loop:
Exchange
loop;
happen?
AT
stop
flanks
unused
previous
two
loop?
Where
store
the
appropriate
usefulness

res[i][j]
extensions
require

ber
Ad
the
cached
D

least
CL
RCD
Data

instruction:
&cur
instruction;
BL
start
all
scheduled
again
instructions
are
immediately
Al
“home”
An
measurement
BP
Machine
The
As
writes
bypassing
At

Speculative

RFO
variations
Output
page
granularity
might
look
wikipedia
nfl
x
computers
agreed
CC
then
this
res;
}
Figure
Thread
Figure
CF
learn
E

bus
to
The
memory
representing
Average
CL
loops
if
one
is
effective

siM
logical
the
caches
follows:
struct
Register
terminate;
that
By
severe

Instruction

lute

Dynamic

indicates
addressing
instructions
cache
beside

nology

Geneseo
generates
Influencing
Programs
A

XCOMMIT
DL
official
S→M
/
INST_RETIRED
address
addr

Physical
case
it

sis
generated
leave
critical
word
Accesses
Figure
D_
depend
on
atomic;
static
ele
Linux
Symposium
De
unused
pages

side
accesses”
instruction
has
need
Doing
with
almost
the
ground
EN
often
*data
Do
encoding
same
frequency
users
Dr

Obstacks

Alias
edu/anderson
a
data
tests
tries
to
Dw
auxiliary
data
threads
and
addition
to
would
require
lines
as
short
time;
FA
FB
hardly
alignment
useful
FF
minimally–at

ference
order
of

bit
;
}
Assuming
on
all
note:
During
Es
A
DDR
Looking
due
to
Ex
lined
von
DMA
page
offset
end
never
really
GB
lines
packed
fails
Laying
I


tives
nega
former
counts
line;
higher
overhead
used
depends
Replacement
to
four
will
be
special
noted
index*
environment
Memory
new
achieved
the
RAM
Caches
processors
happens
SEC/DED
implementation
slightly
tries

uous
Memory
Original

called
springs
Journes
HP
ohms
occurs
programs
do
newly
It
might
tried
set
is
:
Original


ble
IA
specifi
the
highest
as
L
sockets
ID
gcc’s
node*
directories
matrix
is
Melo
splitting

bly
Whatever
programmer
specify
th[i]
D_REPL

rres;
double
futex
decoding
this:
#define

atively
Should
the
threads
are
Hz
faults
is
much
freedom
be
a
Too
org/wiki/Static
Timing

hind
If
authors
Cycles
variables
rres
“linked”

actly
In

ALU
Rate
There
with
measurable
support
for
processors
can
Ir

sor
UT

It

AMD
cell
addresses
used
srcset
URL
valid
which
modify
*/
Figure
asked
flow
through
rights

What
Realizing
stochastic
share
The
cachegrind
M

their
own
to
up
and
access
The
total
USA
Con
as
a

Speculation
USB

nition
Jr
:openbackend
Figure

tRP
sharp
about
its
systems
have
architectures
respectively
RAID”
Y–axis
to
disk
overall
footprint

tribute
Enterprise

sion
LL
to
know
current
CPU
bus
which
LT
screen
array
and
degradation
in
calls
Journal
parallelized
since
trial
else
construct
All
the
[k][j];
The
_MM_HINT_NTA
likely
loops
declares
range:
#include
Trigger
even
working
MB
etc
MC
CORE
LOAD_BLOCK
MD

propriately
controllers
cache
space
links
O

Hamming
codes
DSO
below
counter
is
MT
estate
wrapper:
valgrind
N;
regions
used
of
prefetching
result
of

ations
traverse
Atomicity
the
CPUs
lines
is
Introduction
lines
in
;
mem[
individually
Parallelism
P

during
execution
unless
the
set
of
TLB
flushes
successfully
finishes
program
here
spaces
and
trick
VMM
does
Berc
NY
Corbet
two
pieces
running
controller:
transposition

Adding
with
a
most
time
memory
When
chose
goes
away
local
transaction
harder
OK
that
line
declared
No
caches
at
OR
OS
*usage
accurately
determine
rates

Figure
abstraction
avoid–or
h>
#include
adjacent
threads
collaborate
Virtual
delaying
the
requirement
transport

executed
Specific
__sync_bool_compare_and_swap
the
Geneseo/Torrenza
the
individual
application
itself
of
CPUs
more
cache

ditional
later
undo
caller
PC
is
being
*pop
of
used
Of

burst
with
x
lot
but
strategy
On
the
output
Sending

sus
be
handled
Or
Os
maintain
communica
mentioned
in
normal
case

cpuset

gether
updated
cache
equality
and
exe
differently
same:
S




represented
code

same?

rolling
populate
the
;
pthread_create
should
depend
Cur

False
predict_file

sources
remain
and
memory
expected
QX

jects
write
to
degraded
monitoring
Two
enable–with
costs
associated
RC

but
specifying
end
of
information
from
wanted
T

case
we
mention:
•
/proc/PID/numa_maps
referencing
sizing
her/himself
RW
another

disables
which
further
Parisc
guarantee
some
tests
code;
threads
on

sive
comeback
SC
default
gray
“Addnext

vancing
this
test
variables
correctly
SI
ANY
SSE_PRE_MISS

Motherboards
the
running
such
machines
structured

tance
SM
which
was
ST
scaling
Hyper
alternatively
glimpsed
from
CPU–and
bandwidth
is
just
but
these
structures
on
these
easy
enough
longer
sufficient
a
function
Figure
yet?
Caches
While
such

cess’s

/se
recovered
threads
of
pools;
•
programs–at

only



describe
So
Other
Scott
charts
featured
Core
Figure
differentia
penalties
used?
administration
MEMNODE_AND_S
through
branch

Read

remains
NUMA_cpu_to_memnode
Ta
Delay
lifecycle
Multiprocessor

quire
incomplete

ulating
W

white
accesses
in
the
timing
stable
signal;
increases
since
memory
location
huge
Workloads
To
or
separate
termination
or
tester

bridge
this:
:static
Tx
Intel
implements
is
loading

Document
might
reasonably
drive
that
a
memory
again

Latency
duplicate
accesses
is
sharing
expressions
NUMA_mem_get_node_idx
Free
There
are
Individual
leads
VM
used;
Freq
Un
far
cry
Markus
filled
and
Problem
Up
used:

multiplexer
is
implemented
fields
input
files;
next
;
else
atomic
is
selected
Write

Selection
Data
Figure
infrequent
as
Micro
read/write

plexity
System
WE
conclusion

When
central
using
opcontrol
impose
WL
system/VMM
sysfs
and/or
supporting
second
hyper
rres
factor
Vs
ensures
written
back
Modifying
the
row
when
implementations
setting
the
refreshed
green
Alternatively
some
easy
effectively
was
Suddenly
grained

f
DRAM
Cell
Array
f
Figure

ample
automatically
read
grew
We
way
bothered
massively
mappings
shortages
Doherty
memory
address
threads
so
the
cycles
another
must
nodemask
parameter
window

BL
Figure
powers
of
few
events
play
threads
is
CPU
machine
NUMA_cpu_to_memnode
interface
Addr
CL

when
it

Despite

MPOL_PREFERRED
quickly
level”
posix_memalign
fac
previous
code
attentive
{
size_t
decide

cially
handling
is
Shared
difference:
s
Non
pfmon
a
node
threads
in
issues

Loads

SHM_HUGETLB|IPC_CREAT
|SHM_R|SHM_W
Matrix
to
by
fam
logged
far
issued
of
misses
influence
cache
<sched
CPU_AND
systems
the
Copy
Figure
double
???:_IO_padn

simulated
simulates
system–and
newelem
is
concerned
lowest
\

a
curve
completely
suit
Always
technical
details
dividing
ie/caolan/
study
Memory
z
y

Cuppu
When
reading
differences
portion
the
coding
]

toolchain

Completely

Number
gain
of
these
<smmintrin

threads

tal
efficient
and
Jonathan

lems
fct
C:__libdw_allocat
x
memories
SMP
machines
older
diam

mbind
real
tool
indicating
this
;
__thread
explore
ECC

Obviously
an
LRU
the
special
great
Discharge
happened
[j
[k
as
atomic
NUMA_cpu_system_mask
[r
timed
appropriately
Random
Figure
proactively
accesses
to
can
keep
];
is
needed
from
the
statistics
wondered

can
NUMA_cpu_level_mask
h>
Ulrich
*
tf

cal
the
code
fea
for
NPAD

Leung
M
Figure
to
warrant
section
Padding
Each
compilers
originated
also
shows
protocol
looks

tially
\n
will
inherit

{
_mm_prefetch
theoretically
b;
};
Ulrich
few
possibilities:
•

tening
for
atomic
N
Yet
relatively
small
Similarly
for
elem
Precharge
Caveats

Beside
“non
At
times
plea
inner
all
pages
exceptions
produced
accumulations
of
reduces
memory
such
case
Faults
CORE
L
outside
effect
produces
topic
Double
Data
fallback
sums
option
who

ficient
Message
than
static
crucial
contribute
why
a

system

cause
bus
integrated
To
access

#include#include#include<error

overlapping
accelerated
since

ter
candidate

tem
_S

ten

tel
bank
with

tex
win
compilation
will
Rate
Store
will
grow
Until
speed
used
atomic
operation

mined
pthread_getaffinity_np
_e
dig

to
be

imal
The
results
From
when
no
atomically
recommended
VIA
are
binary
barriers
matters
various
specification
allows
administrative
prohibitively
Summary

Write
reduction

Commodity
address
value
entries
in
extent

ces
parent
Ratio

c

need

evaluates
fin
SequentialThe
fit
analyzing
those
other
fix
determines
whether
Concurrency
Generating
assumption
a\
cleared
and

less
the
requester

eral
addition
nodemask
for

the
ab
across
nodes
might
see
cosmic
ac
grow
ad
sure
to
cross
af
shrink
whether
the
locality
ai

quests
al
elif

nthreads
redhat
an
*nodemask
former
ap
rate
Ghit
extend
ar
;
void
as
Generation
interpretation

option
grok
intermediate
looking
simultaneously
MEMNODE_*
formed
compression
graph
can
each
of
hurt
optimizations
ba
any
point
be
prove
The
discarded
no
RFO
bj

closely
hypercubes

til
prefetch
patterns
approximated
with
virtu
always
have
for

timeframe
systems
experimentation

tio
by
groundwork
d;
bz
ca

tix
Dif
enabling
charge
outstanding
f

cg
keeping
_dl_start
Blocking
familiar
VMA
co
performance
degradations
gaps
“fix”
On
most

NUMA_memnode_system_count
this
number
cy
Inefficient
VMM
Published
hyperths;
NUMA_cpu_level_mask
freely
ELF
encode
de
would
have
Depending
than
eight
new
RAS
di
decades
have
Port
terri
language
sites
do
suffi
fms
observe
choose
it
__attribute__
that
when
accomplished
Version
and
this
rare
like
as
scary
through
and
some
available
bitmask
Though
which
needs
ef
of
all
limit
on
the
LIFO
fno
patterns
el
unpredictable
en

byte

physical_

how
an
es
eu
Backtrace
never
ev
ex
is
too
another
possibility
piece
Memory
Bus
Figure
Associativity
It
containers

means
used
has
fa
sched_getaffinity
to
fd
Arithmetic
ff
bitmaps
fol
Johnray’s
foo
for
fn
fp
be
inlined
content
to
prevent
many–sometimes
perhaps
ASID

cle
Number
rate
h>
setmntent
not
require
Increment
achievable

SMC
hypercubes
will

piler
divide
are
necessary
contrary
contend
at
address
Memory
even

Hypercubes
Output
Before
CPU_*
go
specification

SMP

charge
which
calls
address
lines
:
cpu_set_t
form

SMT
handling
of

Streaming
used
code
gate
NTA
LOAD_HIT_PRE

k


chained
Asynchronous
placed
mapmax
triggered
made
available
EPT

tor

too

Error

top
Initialize
variable
working
hits;
hy
diving
today’s
four
else
fre
context
CPU_EQUAL_S
easily
Opterons
are
an
id
if

actional
types
as
normal
write
likely
ij
Dom
im
k/
returned
and
Snooping
in
;
int
ASLR
raw:
looks
different
is
it
holds
the
virtual→physical
out
for
together
are
behavior
when
talked
Unregistered

All
ABIs
used:
#include
being
effective
kB
contrast
DDR
simply
je
total
number
Netburst
become
affinity
extremely
fast
progressively
occurrence

SPU
literature
&var
on
either
for
memory
to
drive

page

C/s

cpu
along
with
sending

cles
argument
to
flushing
ability
Structure
predicting
the
latency

Fortunately

tra
controller
but
pumped”
production
binaries
Use
Optimizing

And
dereferencing

ogy
Taking
situa
clearing
places
sf;
s
la

Row

ulated
ld
Shah
li
fun
drop
the
fur
costs
are
lo

Any
ls
physical
address
Fuller
subroutine
while
pad[NPAD];
};
All
Unit
is
necessary
disp
ly
second
the

alignof
operator
Read
that
suggests
faster
raised;
this
thread
at
ma
picked
grow
really
than
sufficient
me
limit
ownership
of
communication
locked
this
write
mr
author
ms
the
changes
the
variable
mu

ered
mw
Range
enormous
bandwidth

parator
plus
possible–just

double
entry
disk

formed
nd
designers
will
possesses

each
prediction

_SC_LEVEL

Code
nm
no
the
transfer
heav
Size
Given
cause
the
nu
careful
Similar

whelming
MESI
storage
each
cache
lines
back
PID
is
allocates
will
then
elapsed
head
ob
oc

ergy
Due
Operations
The
is
the
of
all
high
reserve
capacities

First
dive
heap
reserva
The
size
maximum
page
later
•
occupied
on
allocated
Dur
op
construct
their
or
simulator
cpumap
Prefetching
The
problematic
/volume
like
in
elegantly

depending
since
the
occupies
intelligent
name
suggests
cur;
CPU_ZERO
pa
which
first

sumes
s

handling
we
use
VALIDATE
easier
luxury
EXP
from
taking
to
write
resulting
code
__memnodesize
architectures
Miss

increasingly
Types
Though
ps
of
bits
In
Figure
queued
and
the
basic
blocks
registered
convenience
Fault

opreport

Conflict
the
Ulrich
emission
extremely

tyB
t

Tproc

hundreds
recent
they
inevitable
grouped
see
that
s:
them
then
This
means
is
modified
same
memory
the
context
ra
which
contain
read
from
rd
re
Header
CAS
Delay
page
tables
object
and
Lock/Store

pilation
bridge
ro
&self
norm?

predict
of
prefetch

location
seed

puters

cyC
see
RUSAGE_THREAD
s[
executed
complex
since
seen
hint
than
Simple
seem
is
even
se

leged
si
technology
which
have
not
Additionally
executes
so
email

however
Communication
we
go
issuing
exported
Bytes

st
su
necessary

Core
decision
thread
In
SRAM
cell

among
started
I_STATE
/

miliar
ideally
ta
closer
single
to
look
tf
th
some
point
pessimization
Access
Preparing
bbcde
I/O
buffer

Data
request
higher
Sizes

to
Simply
inlcand
more
Architectures
what
happens
multiplexed
with
set_mempolicy
separate

Setting
reasonable
executed
with
u]
rules
not
force
ud
loaded
caches
can
x

multiplexer
decisions
about
pad[CLSIZE
buyer_id;
};
Further
the
attempts
un
up
us
Advancing
from
it
receives

allel
usual

ecuted
this

marily
reading

reasonably
cache”
caches–but
these
failure
Specifically
know
a;
pthread_attr_init
Internet
Binary
in
all
suboptimal
the
randomness
vs
well
either
missed;
branches
are
changed
Guide
to
integrate
Inc
Figure
changes

Multi
we
makes
sense
gap
examination
can
go
wr
unregistered
move
the
EMPTY
because
•
generally
available
slight
previous
category
since
access

set_mempolicy
reading
and
maybe
decoded
again
argue
Operation
Initially
exhausted;
the
cumbersome
{

other
two
sequential
unless

libNUMA
implementation
should
queues
argv[
TLB
has

#define
very
lucky
__cyg_*

ported
held
gcc
pop
and
type
beyond
|


ual

down
restricts
V
shared
“unit
Micron
allocator
terms
and
then

ing;
phase
surrounding
gdb
for
cutting

Working
requirements
usually
Dowler
insight
combinations

PRE_EXEC
fabric
having
them
exact
force
migrated;
only
everyday
life
Multiple
Nodes
All

With

above

plementations
north
difference
between
got
more
tools
into
files
gen

day
get
Vdd
course
the
content
Adding
Multiplication
This
power
Entry
Physical
{
n
Block
L
precious
Table

ings
{
v
sell
CPU
designer
transformation

CAS
threaded
test
help
depth
massive
additionally
Model
located
self
the
delay

Cache
Memory
Figure
Southbridge
USB
Figure
first
two
addresses
succeeds
memory
chips
probablity

Spatial
sound
the
physical
j
k
content
of
Memory
Ulrich
translate
/Reprints/melo
create
&__stop_predict_data;
long
and
sometimes
and
that

mine

compute

ues
valgrind
graph
means
getrusage
depended
sent
that
node
incorrect
code

Note
NICs

MF_MOVE
is
lowered
addressed
Instruction

thread
this
purposes
techniques
Add

Directory;
FSB
even
send
this
specific
prefetchw
here
concrete
Bandwidth
The

der
cores
remain
Architectural
example:
int
purpose

den
Migrate
scale
*restrict
instructions
can
__sync_fetch_and_add
Model
This
security
servers
asynchronous
waste
through

pass
times
for

reloading
costs

sults
Vinodh
being
swapped
implementation
likewise
for
edges
Shun
CPU
therefore
only
reason

See
follow
factors
the
range
Read/Write

connec
sepa
Bandwidth
To
emit
sustain:

convenience
macros

Set
code
this
illustrating
Think
introduces
exceeding
numerous
&mem[
recognized
Therefore
just
a
rusage
object
without

mize

teresting
introduced
higher
CAS
Sequential
slows

Unless
cores
have
purposes;
are

to
some
available
cores
Mark
Moir

};
void

Demultiplexer
sections’
like
any
node
on
*res
thus
different:
i/L
a
capacitor
zeros
Having
lookup’s
automatically
define
bits
P
evicting
Technical

erations
is
preferred
reading
the
recognizes
bubbles
performance
is
inefficient
seri
much
FSB
with
Numerous
parity
computation
exclusively
with
anybody

locate
;
pthread_barrier_init
the
runtime
CPU_CLR
in
burst
option
must
the
storage
as
for
bugs
NUMA_cpu_self_current_mask
feature
found
half
true
to
hold
plateaus
committed
slots
are
sets
namely
for
devices
omissions
some
low
approach:
timeline
implementation;
•
illustration
constantly
refreshed
returned
byte
boundary
adopted
[N][N]
standard
of
page
reports
correct

TLB
reader

Other
When
this
differences:

umn
completeness
to
fill

Collisions
got
dominate
first
movntdqa
rearrange

Big
Value

matching
tag

dle
is
simpler
clean
pages
“cache

cessors
vendors
Index
ABI
“dirty”
area
is
only
transpar
Activation
Figure
tracing
Specifying
these
addresses
reworking

bits
operation
succeeded
Algorithm
CPU_ZERO
contributes
lack
neglected
slots
a
vengeance
success
External
End
also
avoids
additional
bit
naı̈ve
cleared
address
tags
the
XOR
be
kept
problematic
point
the
evictions
None
of

fect
and
programs
obsolete

spite
process
is
pull
in
more
quickly
Without
this
They
have
standardized
slow;
more
index*
sampled
always_inline
argc
process’s
memory
set
pointed
···
Tag


stead

Ever
Unfortunately
should
be
People
recharging

DRAM

Even

coder

manages
case:
•
Today’s
hardware
prefetching
>pad[
VALIDATE

coded
able
to
previous
run
named
Multiplexers
of
RAM
considered
this
paper?
channel
optionally
focus
application:
memusage
first
thread
changing
entire
approach
subsystems
like
Network
optimization
levels
FSB

ure
For
DDR
Hypercubes
An
;
double
write

tecture
Prefetch
top
element
exist
in
this
mode
understand
still
small
CISC
masks
upper
limits
underlying
can
freely
admin
x
com/paedia/r/ram
about
the
harshly

vices
million
MPOL_PREFERRED
analyze

CPU

use
bulk
no
access
and
higher
two
special
Finally
larger
wait
code:
while
matrix
can
categorized
restrict
Restart
Side
batches
native
theWhat
costly
be
used
the
sources
accordingly
laid
consequence
particularly
discussed
thread
uses
The
Core
:
st
inconsistent
opportunities
Default
this
problem
transmitting

writ
\
__builtin_expect
names
framework
In
section
impractical
NUMA_mem_
cacheline
bits
of
notoriously
constant
power
possibilities
measuring
three
lines

directories
almost
ACPI
equation
E
equally
performance
of
prevents
which
has
helps
to

CSI
sustained
plugging
earlier
whether

uations
of
execution

slower
marked
empty

aries
counting
“big
picture”
void
bus

swap
However
basis
affected
READ

tions
amplifiers
of
packets
The
tag
basic
twist

Hyper
“streams”
RAM
Northbridge
RAM

“logic
CL
cycles
policies
units
measurably
accidentally
level
caches
only
recognized
sacrificed
primitives
eviction
ties
extra
busy
*/
long

__builtin_expect
This

start
using
looks
at
core
chips
Invalid
measurable
High
factors”
tied
see
Figure
expensive
for
performing
memory
access
automatic
have
appropriate
technique
is
CPU_CLK_UNHALTED
and
consecutive
associa
that
address
predict_line;
prefixes

count
different


&self
on
the
*arg
reading
Ulrich
Machines
walk
extending
Access


require
DMA
operations
block
should
be
detected
space;
•
/sizeof

Optimizing
processors’
to
select
discussion
they
might

_sync_*
use
atomic
value;
MHz
are
Access
A
call
the

But
with
high
hinted
mainly
consists

uation
*hugetlbfs_mntpoint

stants
thinks
arrangements
Nodes
This
pointers
events
now
in
discussing
separately
want
;
pthread_attr_setaffinity_np
deteriorate
hugetlbfs
Henzinger
[k][j];
input
this
can
each
others
Running
Shared
Objects
difference
must
be
the
these


often

prised
sophisticated
discarded
src/readelf

Should
spent
on
reside
the
alignment
most
likely

cmpl
chase
anyway
mode
for

erence
subsys
found
pointer;
TLB
misses
__attribute
another
process
small
working
limits
reduced;
related
to
h>
long

tries
workloads
Tricky
refresh
gcda
combining
summarized
;
When
elements
is
entirely

Tag

diagram

further
the
details
“transpose
Memory
still
Data
cpu
addresses
and
SEC/DED
Data
handlers
page
faults

tion:
with
using
“bad”
Symmetric

Charge

simple:
given
chart
share
should
which
hit
Once
all
x
had
thread
is
both
words
accounting
anymore
DRAM
sound
align

predprint
guided
Fetch
vectorization
were
only
late
han
Efficiency
that
modern
hap
preserved
things
basically
Schematics
implement
The
programmer
modules

for
any
directly
on
has
in
if
hav
advantage
emerged:
keyword
the
miss

Concurrent
the
cachegrind
significantly
since
last

MPOL_MF_MOVEALL
MESI
CPU_CLK_UNHALTED
right
thing
The
program
MB
pages
measure
checks
will
never
others’
service
one
updated
Arithmetic”
evacuated
good;
of
processors

dicted
impossible
effort
only
if
video
vector
units
updates
multiple
DIMMs
way

processor
prefetches

scribed
for
all
instruc
Hit

stronger
Pentium
ends
sorting
address
tagging

var
early
Bank

to
multiple
The
DRAM
resources
are

Translation
the
DRAM
is
prohibitively
lowering
yet
returns;

low”
always
snoops
interleaving
Regardless
Fam
initially
cachegrind
observing
time
configurable
applications
>n;

Size
Direct


ronments

ear
nhts;

multi
inspec
this
also
her
:read_alias_file
x
iterate
over

itors
unload
be
too
probabilities

Array


tures
evenly
the
atomic
having
amplifier
which
Curve
paging
cases:
slope
dynamically
set
contains
uses
of
the
measurements
approxi
that
read
Note
that
doubles

Tag
tiny
elements
of

ecc
CLs
Figure
This
slows
Hits
doubled
lazy
These

MB
cache
address
range
smart
layer
ways
do
no
Memory
void
Those
library

siblings

Coherency

Determine
editor
chain
runtime
by
same
but
efficient
same
bus
one
round
unify
consistent
reverse
For
security
Corporation
t
This
char
<numaif
chan
lays
data
}
In
small
upcoming
sections
or
thread
from
memory
possible
and
than
DDR
measurements
were
read
remote
before
again:
Policy

NUMA_memnode_self_current_idx
“unregis

DDR
caching
memory
use
only

Bytes
mainstream
processors
hit
cachebench
This
his
_mm_unpacklo_pd
in
multiple

Computer
new
scheme

Direct
&__start_predict_line;
const
potential
Order
see
the

lease
repeatedly
reproducible
Bibliography
[
normal
READ
Why
runtime
the
simulated
gcno
square
twice
fault
numbers
the
movaps

cessor’s

chitectures
GHz
of–atomic
Altix
this
case
highly
depend
Should
Know
now
we
values
There
is

N
−
numeric
an
architecture

}
The
point
clear
how

ehc
polished
correspondingly
today
all
sounds
at
most
linearly

Kernel
Figure
alias
Appropriate
“trace
certain:
Headers:
Type

application
with
from
lifting
jump
as
by
only
fronts
deserve
to
increase
the
FSB
debug
Fig
rate:

alternative
Only
idx;
CPU_ZERO

ization
We
will
we
can
gcov
with
an
mean
Times
Rate
L
on
x
determining
suggestions
desired
effect
the
associativity
by
a

ship”

The
been
return
value
range
when
E→M
Size
jumps
connectors
of
Memory
fetcher
some_var
If
Cachegrind
Design
increasing
any

tively
predictable
higher
than
getmntent
since
all

eter
strict

get_mempolicy
requires
up

rectory
you
address
CLK
RAS
CAS
Row

safely
limitations
size
log
profiling
will
are
sufficient
the
situation
have
the
existed
a
has
to

WL
Vdd
M
active
opportunity
fast
as
lacked
the
system

elE
dealt
many
objects
the
sweet

Table
XOR
not
have
node;

Large
much
more
Flg
program
is
affin
libnuma
reloaded
hop
cited
many
other
hot
be
useful
the
only
GNU
Herlihy
how
With
larger
will
likely
it
is
call
to

Inlining
benefits
of
chip
is
exactly
chil
same
processor
file
level
the
bandwidth
written
to
popped
which
code
advantages
answer
calls
restored
edu/group/comparch/papers/huggahalli
mentioning:
The
example
the
negated
are
treated
putting
not
possible
miss
rate

forms
sometimes
loaded
as
not
cheap
the
simple

Strides
doable

von
the
motherboards
CPU_SET
most
often

end
processor
changes
that;
•
power
envelope
reply
vanish
ignored
zeroes
Locality

Just

ent
TLB

For
prerequisite
count
for
this

Some
EPTs

flict

essary

ecute
two
interconnects
zeroed
void
:inc

memnode_set_t
__builtin_expect
a
prerequisite

tinue

epO
MFLOPS
DRAM
chip
carrying
global
variables
waiting
beginning
use
over
averages
whether
there
TLBs
Rearranging
com/drepper/futex
Entry
Level

Soon
question:
exposes
be
controlled
or
writing

NPAD
notice

Generally
Speed
below
/sys/devices/system/cpu/cpu*/topology
Table
defragmentation
Victims
happens;
hts
Hops
Reads

MB/s

Page
Figure
with
it
twice
the
Memory
AMD
literature
about
processor
support
nodes
although
entry
which

Where

return

}
}
Figure
wastes
half
call
or

Associativity
}
:}
That

URL
reaches
the
pointer
below

simulation
adventurous
Access
dropped
each
round

scribing
the
packet
only
Figure
mems
collaborate
in
future
the
pages

CLK
WE
RAS
CAS
tRP
Col

bene
MAP_POPULATE
__
#
Sharing
mem[
translations
surpassed
action

function

ers
GUI
speed
SRAM
spatial
Vector

USB
PROT_EXEC
sensitive
that
the
envi
reached
asks
impression
Address
Figure

est
Quad
Intel’s
enough
and
or
write
Advanced
enforcing
are
hardly
instantaneous
an
option

etc
Memory
places
not
marked
products
eight
operations
when
{
curval
periods
XXX
Fur
computeintensive/vol
changes
along
topics
could
processor
looks
com/drepper/nonselsec
the
cache

s
elcyC/setyB
marks
trigger
defining
*src
problem:
follows
other
of
the
able
to
happen
:Dwarf_Abbrev_Ha
stack
XYZ
these
entries

Shared:
call
and
in
one
cheaper
codes
maybe
through
concerned
Obviously
__stop_predict_data;
extern
makes
the

Abstract
As
processes–
which
nhts
together
into
needed–or
selectively
unrolling
next?
solution
few–if
the
size
MEMNODE_EQUAL_S
dramatically
MPOL_*
calculated
regardless
artifacts
snooping
“What
z–axis
sooner
tool
generates
the
selection
difficult

Handling
the
assignment
steps
on
optimizations
AthlonTM
some
kernel
allocated–
or
Sets
Adjusting
principles
header
quite
small
even
higher
present
of
another
In
general
fly
before
problems

O_RDWR|O_CREAT
belong

tors

mentation
falign
reloading
best
all
connected
Correc
address


tory
dominat
RAM
module
BIOS
picks
a
special
about
that
magnitude
macros
manipulate

forts
certainly

Aligning
predict_file
sections

Two
impressive
FileSiz
line
overhead
Embracing

ious
waste
FSB
and
finally
Upon
might
recognize

gion
MESI
state
socket
Letz
any–
restrictions

leads
Today
It

#Threads
the
additional
Each
Increment
test
whose
content

used
impacting
Requirements
number

Pacifica
cover
abso
increased;

#Threads

state
is
edits
inverters
immedi
temporal
prefetches

based
pointer
asso
Load
Memory
bypasses
is
better
Core
more
MHz
bus
unaligned
There
might
mem[i
something
pointed
Later
likely
play
scalar
one’s
thereby
which
should
Starting
admin”
represents
transposed
matrix
pipelines
of

domly
this:
double
functional
ready
for
fact
fundamental
the
incoming
SIMD
*/
/*

};
Some
com/articleview
pieces
by
changing
fill
a
vagueness:

Generate

rently
there
only
paging
support
free
cpu_set_t*src
using
sysconf
reaction
rest
of

Charge
still
a
After
that
static
RAM
returning
the
Data


cussed
be
discarded
actually
the
ECCs
oldest
The
tool
pretty
complicated
preceding
st
After
Frequency
patterns
are
“only”
ratio
provided
a

when
calculation
the
sequential

FSB
Northbridge
Southbridge
SATA
USB
Figure
benchmark
of
conditional
a
larger
To
make
duplex
transfer
the
are
looked
Page
bar
have
This
resolution
concentrated
on
spike
frame
size
coordination
presentation
whenever
any
cache
overclocking
market
certainly
make
Protocol
Figure
commands
be
achieved

Processor

while

dress
ide
replacing
Futexes
pipeline
is
finding
WARNING
elected
extends
advantage
of

s

plemented
???:__find_specmb

this:
DDR
idx

Because
The
level
back
themselves

nicate
have
two
pinned
faulty
or

limit
remote
memory
sequential
programmer
can
overuse
rule
detect
use
large
and
its
latching
smarter
Guidelines
On
embedded
misaligned
Aside
empty

else
#
linux
answer
is
allow
existing
simulating
few
dozen
standard
system
characteristics
Page
Physical
These
processors
propaganda
dramatic
directly
controls
cpuset
indeed
very
fast
tRCD
Data

program
to
Processes
all
It
must
Support
In
this
feature
comment
servers
standardized
Xen
it:
int
it
to
will
not
binding
fair
change
of
second
element
preparation

Compulsory
are
also
that
means

:{
:
enable
RFOs

ECC
phenomenal
Ulrich
certain
events
Writes
For
fail
the
transition
rules:
•
spectrum
Get
Lindsay
This
operation
The
two
the
various
exten
kernel
implements

fer
Proc
URL
http://citeseer
additional
cost
DomU
fall
unlikely
macro

DCAS
Tcache
finishes
The
PowerPC
explains
and
free
“double
the
page

Execution
exhaustion
answer
to
might
demand
appropri
nice
which
is
unroll
for
changing
runs
advantage
if
first
intercepts
many
threads
perfect
in

preferably
Basics
Oprofile
Policies
The
fewer
poli
clearly
Floating
Access
In
provided
push
noinline
few
more
from
to
first
of
information

which
hint”
state
of
spits
memnodesize
bench
fault
count
might
increase
bit
address
replaceable
finished
This
macro
Systems
Content
in;

mation
Software
replacement
binaries
tossed

rectly

fit
/art
advice
according
expected:
error
pong

fix
differential
of
clock
the
SHM_HUGETLB
seemingly
operations
profiled
for
paper
be
created
fake
GDDR

Fraction
DEBUGPRED
#
value
inc
listening
choice
is
lookup
enforced
ShMem
quantity
can
perform
ini
The
overhead
multiplexer
here
verified
cache
them
tricks
Optimization
On
or
KVM
int
problems
with
tricky
local
memory
enforces
memory
locations
RAM
Dynamic
in
Figure

rence
stages
threaded
like
other

http://www
try
to
objects
two
columns
I/O
scenarios
Operation
To
resolution

Possibly
Each
processor
of
wasting

ploits
is
no
definitions
unlikely
is

application
is
virtually
fairly
Size
Source
same
CAS
multiple
threads
made
possible

VMM
alignment;

RAM
CPU
Northbridge
Southbridge

Inc

pthread_setaffinity_np
;
NUMA_mem_get_node_mask
charges
Part
the
hugetlbfs
top;
while
HPC
this:
extern
charged
shortly

ality
criterion

wod
Similarly
scenario?
successors
xyzzy
manual

code
Paul
Translation
The
optimize
prefetching
dlog
SHM_HUGETLB
is:
ratio
means
flavors:
can
achieve
Thread

close

pared
memory
a
linked

ready
densely
file
locale
linker
alignments
probabilistic
be
obvious

quest
a
new
MPOL_INTERLEAVE
allocated
memory
Century
concurrency
external
memory
from

fast
gets
Ulrich

for

edge

dren
Interface
communicate
controls

tained
fledged
inlining;
inputs
iss
these
extended
ist
Doubling
at
about
pushes
fortunately
this
is
all
hyper
up
the
administrated
repeating
of
CPU

XABORT
Structure
This
will
more
contains
data
protocols
massif

self_current_mask
tags
the
happened:
can
vary
Prediction
one
has
Indi
its
AMD’s
remedy
byte/word
f
lock

distorted
respect

sary:
•
retreat
line
could
frequency

port
shell
interleaves
[j][i];
for
NUMA_memnode_system_count
therefore
do
tampered
with
E:dwarf_begin_elf
x
production
smallest
choose
have
some
directory
are
using
skipped

ognize
and
address
previously
Electron
directories
bills
NULL;
FILE
and
write
*data[NNODES];
int

Choosing
NUMA_memnode_system_count
function
identify

vere
contin
chipset
improvement

fetches
we
will
Threads
answer:
when
getconf
code
by
Maurice
Continuous
profiling:
are
taken
pushed
hyperlinks
data
word
actually
implemented
Topol

Flushing
NUMA_cpu_self_current_idx
arithmetic
be
re
we
would
actual
bandwidth
Information
The
pipelining
linker
do
certainly
a
number
be
done

Address
experiencing
that
prefetching

Transistor
bottleneck
newval;
do
refs:

centers
property
CSI
technology
memory
handling
the
bitmasks

sizeof
the
unifying
pthread_self
start
with
performance
counters
nothing
testing
but
grow
are
potentially
distributed
handle
Guy
friction
where
impacts
Modification
MPost
Prediction
In
script
ro
is
not
yet
DTLB_MISSES
O
T


ful

Exclusive:
Miss

bles
Bits
entries
for

#endif
These
partial
The
numbers
State
‘E’
while
the
architectures
is
exclusion
shows
the
final
address
slowdown
in
a
local
for
LENGTH
Prediction
If
in
L
yield
longer
than
already
failed
decisions
or
not
http://people
Operation
In

droW
temporal
writes
mntent
Even
with
why
Linux
VPIDs
Policy
Task
repeated
here

pability
cryptic
from
one
AMD
If
workload
filled
Indeed
of
mbind
sharing”
__LINE__
every
variable
prefetch
instruction
the
sense
next
cache
removed
performs
statistical
For
CPUs
INST_RETIRED:
atom
atol
infamous
lowest
cache
copied
precision
modifies
are
determined
lowest
possible
controller
must
correspond
points

Due
Timing
How
outer
loops
the
higher
copies
generalizations
modified
maintained
CPUs
to
would
be
relaxed
stack
memory
will

Column
read
Loop

wrong:
like
the
amplified
touch
O
X

interface
has
real
clock

Activation
no
time
be
of
is
as
April
unit
mprotect
with
each
amplifier
coupled
collect
can
hide
badly
facilitate
Dynamic
copies
is
increase
is
point:

Refresh

ified

edly

node
about
changed
Ghit
of
pagein
OpteronTM
what
they
Even
though
today

ifies
modifica
:
RAM
predict
construction
to
per
additional
bandwidth
page
size
entire
set
universal

ceive

Beyond
access
line
much
as
deliberately
looked
memusage;
Row
Precharge
some
time
warnings
giving
general
TLB
lookup

type

Neumann
the
nomenclature
application
productive
the
way
Looks
unsigned
c:dwarf_getattrs
Figure
now
common
data
blocks
lots
of
reason
finish
in
good
idea

Both
is
valgrind’s
compiling
line
•
actu

data
happens
asynchronously

core
Follow
randomization
range
of
Line

Least
Note:
exclusive

ables
gentle

Most

like

drepper@redhat
above–beginning
using
For
instance
very
costly
containing
investigating
write
operations
like
this:
key_t
completed
demand
For
commodity
no
way

names

essarily
node–a
letter
completes
randomized

line

Follow

code
or
to
insufficiently
Processor
frequently
manufacturers
might
which
uses

ments
rows
this
Effects
All
Often
worth
much
harder
__cyg_profile_func_
precharged

because
IBM
get
slow
determined;
Ulrich
taken
takes
popular
demultiplexer
select
Threads
When
than
the
numactl
outweigh

prising
as
aborting
“effective”

of
working
objects
of
Indicating
never
would
policy
or
instruction
does
Choose
|
samples|

Hat
dilemma
mapped
cache
be
worse

happens

http://blogs
not
useful
centered
lifetime
popsection\n
Explicit
Caches
repeated
executed
over
challenging
;
}
}
return
either
tests–is
unrestricted
making
caching
overlaps
interface:
throughput
helpful
upsides
The
OSes
those
Memory
#define
worry
address
spaces
lifted
significant
worse
sync
Continuing
|I]
longer
:file_read_elf
x
signals
introduc

come
architects

d
aeRpoH

putation
objects
in
this
section
IDs
worst

gcc
leaving
parameters
xyzzy;
};
char
decoder
fetches
Considerations
When
relo
distance
Yes
show
implemented
using
description
The
TLB
policy
is
same
cache
augmented
\
:

More
treat
these
and
loads
shot
writers
know
a
NUMA
capac
Data
Figure
arrive
information
should
previous\n
hence
rela

domized
requests
non
gcc
recognizes
interfaces
award
the
learned
resolving
be
needed
estimated
suddenly
Adobe’s

plement
normally
except
back
to
Assuming
take

value
from
contains
the
n;
}
struct
doomed
the
programmer
h>
__m
instead
of
for
the
Associative
http://www

_mm_add_pd
aborted
Virtualization
Virtualization
Fober
Manual
directory
for

ger
\
}
&hts
connectivity

with
be
measured
statically
largely
explained:
II:
severely
utilized
a
ratio
waits
the
ld
qualifiers
chained
author’s
Memory
and
unification
for–and
utilizes
be
driven
M:
To
associative
cache
memory
for
speculated
horizontally
Cache


http://arstechnica
rely
or
modifying

tains
The
code
sequentially–can
quad
socket
???:getenv

Module
kernel
destroys
n;
do
for
System
get

guard

Over
achieved
for
compil
processor
sounds
Contin
of
two
freedom
all
other
plateau

ration
advantages:

daisy
minimizing
strategic
ECC
architecture
pumped
bus
stress
elements:
the
Nehalem
Espe
is
to
instantaneously
should
know
contiguously
Hit
example:
valgrind


evince
or
much
the

size_t
opportu

surements
questionable

diately
more
mature
wrapper

individually

cording
influence
and
read
be
mounted
thread_
package_id


Without
might
expect
to
context
accumu
one
instruction

sequential
memory
banks
implications
for
temporarily
Channel
exceptionally
be
taken
This
adds

atomic
important
glimpse
*dest
uncached
Rate

job
eaten
correction
Capacitor
the
equation
Directory
Level
memory


modity
limitation
largest
Massif
are:
•
addi
diagrams
memory:
access
memory
memory;
alignment
for
advantages
and
memory
modules
not
close
administrator
is
closer
discards
sheer
bypass
certain

spectively
Memory
•
addr
addq
adds
special
filesystem
Siblings
mmap
call
rest
the
end
dereferences
*n;
long
original

MPOL_MF_MOVE
Hypertransport
but
this
_GNU_SOURCE
#include

NORMAL
point
that
would
run
gets
differ
DIMMS
into
an
now
core
seek
a
compli
inline

tails
get_
front
IPC
transistor
and
equivalent
Behavior
Before

allocated
perpetual

set_mempolicy
bbcdce
not
unique
offer
bitmap
complex

mmap
state
can
macro
use
the
DDR

multi
/sys
Joint
accurately

migrate_pages
astonishing
Offset
How
Programmer
detri
PATA
drive
places
in
VMM
Figure

Compilers
means:


also
steal
in
another
cachelines:
data
objects
TLB
cache
indicate
work
on
own
separate
contain
LWN

incorrect
ISO
adjusted
to
are
many
words
entered

rection:
Correct
instructed
core–each
increment
them
BIOS
{
if

stance
will
succeed
question
is
libNUMA
synonymously
support
this
corresponds
Power
performs
avgtext

Cache
Core
;
ncs
developed
later
than
fields
and
The
often
type:
struct

sponds
&p[
processor

differentiate
out
if

even
North
bogus;
that
l;

something
similar
for
free
much
faster
programming
Memory
leaving
disadvantage
demanding
standard
D_CACHE_LD
out
is
garbage
all–of
the
the
information
out
in
pulls
and
once

Ignoring
performance
exceeds
exploited
adjust
that
any
Ethernet
parts
Objects
helps
opcontrol
inlfct
above
party
duties
however
as–the
array
elements
such
a
processor;
visiting
Instead
sources

proved
parity
MISC
com/drepper/tls
not
migrate
packing

lize

FSB
allocation
can
never
go
related
indicated
by
is
unused
captured
Documentation/cpusets
directed
unacceptable
decod
false
thread/process
MPOL_MF_MOVEALL
process’s
differentiators
started
with
mode”
serialization
Technology
In
happening
the
developer
pages
used
subset
Existing
elaborate
to
accumulate
fulfill
but
here
Which
NULL;
new
to
N
above
contain
clock
speed
URL
http://people
output
Misses
Figure
this:
char
_LINES_IN
and
SGI’s
majority
_CACHE_SIZE

Under
reconstructing
transparently
uses
that
prefetching
units
chasing
up
to
ordinary
to
successfully

elements
congested
Sites
wasted
memory

Finally
the
fast

similar
experi
MPOL_MF_MOVE
and/or
impulses

Going
directly
connected
Optimizations
If
works
Besides
brought
proportion

ternatively
drawbacks

Command

Multiplexer
cycle
thinking
MPOL_F_NODE
world

Torrenza
misses
the
historians
this
task
Remember
the
everything
out
of
penal
must
conclude
side
an
AMD
to
a
Together
missed

vided
South
indirectly
important
on
by
using
joke
also
covered
hide
the
kernel
The
list
traditionally

vides
report
say
where
load
their
powers
work
would
ignoring
the
Tool

memory
used
auto
The
data
ties
down
buses
can
sign
work;
drawback:

nextlast
MHz

Davis
high
page
directory
split
falls
situation:
CPU_SET_S
different
directly
administered

ements

Initially
to
optimize
running;
it
level
signal
follows
adjusted
var
n
restrictions
measurement
we
Double
deter
documents
the
to
call
belongs
David
attached
write
accesses
low
value
A
simple
bunch
errors
Before
predominant
cache
in

Helper
This
is
decent
a
separate

Sequential

important
to

Later
[AT

_MM_HINT_T
total
OS
might
trailing
element
an
alignment
Moving
cache
is
revisions
CPU
itself
play;
viable
that
criteria
Buffered
declines
significantly
and
macro
plays

shared_cpu_map

dwarves:
interesting
cross
raised
control
error
checking;
demanding
informa
ORDER

candi
initializers
way
it
should
thus
trade
unless
worthwhile
MB
with
_mm_stream_pd
even
no
vary
Since
this
upper
that
we
_mm_stream_pi
somewhere
victimize
unduly
overflows
vari
SGI’s
is
cache
as
video

mizations
inadequate
processor
should
backward
does
way
to
largely
unaffected
is
called
remaining

tiple
accept
_mm_stream_ps

mapped
l;
void
threshold
is
the
absolute

marks
access

ITLB
simu
;
_mm_store_pd
general
matches
and
reads

perscript
structure:
•
between
the
ker

sor’s
key
situations

quential

Caching
stopped
the
read
_mm_stream_sd
_mm_stream_si
loads
lighter
__sync_add_and_fetch
aren’t
_mm_stream_ss
If

To
determine
perfectly
fine
the
CPU
Oprofile
use
summary
XCOMMIT
fourth
RAS/CAS
vast
the
CPI
matrix–
do
iteratively
Up
The
To
decide
this
behavior;
cache
effects
guiding
available
Level
To
contexts
than
TLB
the
prefetch
With
a
Modern
is
marked

Temporal
recognizable
subsystems
which
horizontal
for
writing
atomic
addition:
int
fallout
the
computers
revival
of
variant
dynamic
quite
common
built
of
extreme

cally
Programs
one:
covered
in
on
why
cores’
and
therefore
query
processors
access
are
stored
them
together
especially

DL
AL
M
C
Figure
severe
bottleneck
once
atomically
adding
hint
are
issued
cut
in
http://citeseer
demonstrate
huge
page

tion/Double
even
if
overclocking
implements
Latency
One
figures
records
T
T

command:
opcontrol
stalled
for
What
We
talk
graphs
;
#
&__start_predict_data;
long
same
machine
param
throughout
as
well
expensive
due
conflicts
leaving
the
Column
Normal

collects
Recently
coverage
allocation
types
precharge
command
CORE
/
STORE_BLOCK
transmit
technology

error
implementa
MPOL_MF_STRICT
JIM
;
A
which
means
using
O
S


MPOL_INTERLEAVE
came
with
ones
specially
Johnray
necessary;

Serial
This
has
or
variables
to
one
CPU_OR_S
backed
reach
Concurrent
a
subset
directory:
/sys/devices/system/cpu/cpu*/cache
for
gcc
works
lightly
processors
selects

fied
from
or
Line
Even
positively
Moreover
justify
is
wrong
work
in
sight
Due
to

tamp
getcpu
ftok
simulate
between
;
m
can
only
thread_siblings
plateau
is
inclusive
prototypes
Ulrich
overhead

After
such
data
the
TLB
;
}
Technologies
CPU
usage
invocation
intact
provides
a
misses:

Module
Buffered
following

sometimes
discharges
sufficiently
drivers

tant

alent;
Overhead
program
address
select
unison
skyrockets

just
addressing
cache

based
of
course
Proposals
will
lie
CPUs
is
Implementation
weak
optimally
hugetlbfs
filesystem
concurrent
threads
blocked
in
memory
solution
for
executed
for

Why
place
this:
void
regular
tree
for
big
pages
probably
a
restart
bigger
observation
Reference
not
notice
Identification
Last

selves
implementations
only
is
aligned
lead
/dev/cpuset
hits
expect
munmap
site
When
both
elements
highlights
and
implementing

hole
be
preserved
Implementing
sched_getaffinity
queue
Simplest
Policy
Tmiss
overhead
of
Processors
being
adequate
Keep
transferable
evictions
subsystem
Larger
starts
with

Aside
only
should
SDRs
were
<sys/resource

tail

cessor
mechanisms
NUMA_cpu_self_mask
all
CPUs

tain
cache
behavior
individual
mechanism;
write
access
comparing
first
accessed
processor’s
designers
have
Based
on
Active
small
region
in
mind
collec
While
oprofile
object
CPU_ZERO
Inc
cost
less
down
as
supposedly
is
written
new
for
“dumber”
through
their
computing
used
right
Databases
The
first
ready
hypervisor
;
Another
top;
}
Figure
routed
manufacturers
limited
match
reads
While
Management
ways:
work
as
guarantees
that

trix
corresponding
Used
we
wil

hop
This
should
used
•
timing
constants
prepare
reuse
mbind
Memory
how
many
precharg
nowadays
_mm_load_pd

bytes
is
currently
equations
the
normal
more
Ulrich
–
would
‘
’
than


Pins
warrant
data
thus
”

treme
without
the
•
successfully
system’s
allocator
notably
overrun;
this
circular
core_

arg
The
worse:
relegated
People
went
stabilized
like
this:
Header

techniques
as
size
applies
reserved
left
these
design
the
unaligned

file
reused
object
CLs

poorly
operation
in
accessible
spends
statistical
SSE_HIT_PRE
Types
It
files:
massif
balanced
handled
with
example
Ghemawat
spatial
and
into


G
Data
DQ
Out

not
store
heuristics
cpu_set_t
share
memory
feeding

For
a;
/*
multiplication
for
those
utility
versions
policy
assumed
to
address

sors
stacks’
large
pages

braries
consisting
optimizations
might
Details
In
throw
Layout
deselect
thank
prefetches
Late
fifth
numbers
of
brevity
accumulated
;
#include
inaccessible
Aligning
cache
information
reordered
numbers
in
the
second
Its
“Inc”
test
Tables

opcode
is
caused
interfaces:
#define
strlen
access
costs
In
that
sets–the
Multiply
loaded
already
and
not
and
hyper
is
provided
implement

dcbz
Technica
CPU_XOR
drill
down
go
beyond
others
Torrenza
variables
are
making
With
uniform
allocate_data
check
the
realm
onto
individ
CPU’s
interaction
sparse
used:
#define
CAS
operations
supposed
dl_main
NUMA
factor

completely
to
execute
some
situations
manuals
Computers

Fully
test
does
Any
value
Memory

best
solution
applied
variable
__attribute
XXXXX
where
Wikipedia
since
it
modules
increases

Another
arranged
flows
anticipation
“trivial”
time
of
CPU_AND_S
into
the
tutorial
November
one
or
docs/
clean
copies
Multiple
h>
enum
blocks

sons
quality
of
and/or
VMM
concentrate
can
make
versus
B
The
explosion
footprint
automati
recharge
the
ITLB
and
translation
well
handling
caching
allows
play
when
outlook
type/white
Jacob

QDischarge
irrelevant
executables
Kernel

no
useful
Instruction
retroactively
gains
adding
the
We
have
Alignment
Pages
which
experiment
Access
The
nodemask
only
after

cations
Caches
CPUs
clean
copy
is
changed
went
byte
considering
signaltstack
is
inter
distant
location
concurrently
intel
*c;
};
struct
Only

/usr/lib/locale/locale
two
lines
__start_predict_line;
extern
binary
:
EMPTY
spots
orders
Transport
the
elements
successor
increas

cesses
respectively
c:__libdw_find_attr

is
smaller
matter
bigger:
each
get
contains
information
it
records

•
noise

cessed
for
serious

trivial
Orlarey
among
other
buying
machines
malloc
product
atomicity
a;
long

SRAM
Multi
cheap
produce
Smart
walks
using
is
quad
order;
Algorithms
debugpred__
a
commodity
;
Programs

Cache
Hardware
Non
enough
that
constraint
lower
limit
Code
to
is
intentionally
minor
LL/SC
operations
line
use
intrinsics
lets
translated
upon
decode
imme
view
of
nested
platforms
identical
prac
flags
parameter
hard
since
biggest
can
never
once
again
function
defective
raise
lan
quite
two
directories
over
the
In
this
h>
int
“Fol
lat
traffic
Write/Write
Figure
tower
Memory
Here

Replacement
macros
realtime
order

comparison
downtime
which
lay
any
pointer
Modification
Source
aligns
less
linearly
successive
Trouble
condition
Stokes
code
should
were
improve

reused
naming

partition
translates
The
address
Names
All
on
AMD’s
the
pipeline
speeds
up

n
oitceleSsserddAwoRa
;
while

grams
ld:
painstakingly
combined
reuse
the
be
universally
fills
in
technique
preloaded

CLK_UNHALTED
reorder
VMA
policy
Sibling
the
common
artificially
the
total

spect
policies:
•
coincidence
];
int
possibility
;
}
}
Here
Addnextlast
ques
builtin
the
level
almost
always
than
any
What
this
Point
Memory
keters
j
j

fail
if
then
AL
lengths
decoded
and
distinguishes
available
when
maintenance
“incorrect”
Pumped
cluster
to
hyper
Bypassing
Node
layers
of
set–functionality

ial
directory;
cache
has
h>
<pthread
resources–e
different
graphs
is
therefore
integrity
−
docu
directory
is
len
pthread_barrier_t
‘D’

LL/SC
is
relevant
optimizing
let
radically
different
pad[
∞
the
penalty
all
frequencies

other
from
L

prising:
outside–at
demultiplexed
Code
pack
each
right
before
labels
;
newval

vious
“leakage”
a
second
‘C’
main
advantage
∼
Detection

grammers
demultiplexes
demultiplexer
output
lines
perfectly
Entry
Figure

ministrated
unnecessary
cache
document

ics
Drepper
These
still
affect
PCIe
contains
some
availability
above
and
theoret
C
A

and
decode
be
found

icy
using
sched_getcpu
use
of
–

scenario
Techiniques
does
the
memory
Miss/Hit

size
for
situation
modifying

fectiveness
pages
respectively
≤
Calls
Normal
asked:
this:
#ifndef
runnable
operations;

idx
gives
programmers

sociative
uncacheable
same
heat
GUI
applications
economical
>mnt_fsname
are
likely
fashion
principle
deterrent
Other
mainstream
lib
importantly
IMGFILE
Arnaldo
source

tRCD
M
L
into
play
lin
lim
compile
separation
level
cache
program
loses
Tips
The
to
distinguish
traversed
registers

though
Unlike
might
not

plementers
problem
with
Mapped
involves
processors
detect
a
normal
labeled
is
that
develop
concepts
can
have
more
with
RAM
nthreads;
static

Xen

ify
involved
dominated
pcstats
overall
fixed
page

Trace
full
the
address
away
cards
Name

motivation
aspects
stack
and
previ
performance
for
slight
increase
an
instruction
RAM
SATA
PCI
Bandwidth
Address
Level
Code
in

tRAS
a
single
inlined
despite
are
unnecessary–one
the
issue;
ineffec

enables
RISC
pain
absolute
values
appropriately
center
en/assets/content
used
Ulrich
advised
pair
manage
own
shadow
equal
Since
each
precharge
func
‘E’
anymore;
gravity
paid
transferred
each
line
only
coordina
I→M
there
are

duce

Special
Support
ELF
symbol
Important
three
on
processor
looking
for
’

must
be
shows
parts
···
···

processors
form
space’s
???:_IO_file_overflow@@GLIBC_
Network
a
memory
point
parameters
hardware
SM;

dependencies

sponding
Transactions
Access
mance
provide
and
each
allocate
since
we
the
performance
given
it
primary
Write
computed
vendors’
On
Core
log
Measured

−
disp]

fectly
more
aggressive
“correct”
a
possibility
be
computed
undefined
accidental
lot
computer
premium
low
events
This
computes
expression
can
MPOL_F_ADDR
Data
O
phases
prox
meant

program
means
prob
indexing
initial
done
correctly

ily
Controller
example
architecture
Pipeline
“host
to
compare
‘I’

hopefully

∼
segment
of
or
higher
data
cache
is
directly
’s

process
sl;

quick
situation
changes
astronomical
since
recognizing
Uniform
Critical
EPT/NPT
experience

Memory
third
and
is
interrupted
arg
Ulrich

H
Like
wasteful
acceptable;
acceptable:
This
architecture
D:_nl_intern_loca
x
intro
checked
necessitate
original
code

ing
combination
Core
Joe

int

Alpha
intra
a
loop
Jon
particular
ENABLE
POSIX_MADV_WILLNEED
done
_mm_load_sd
Units
*__start_predict_file;
static
two
numbers
be
identified
Copy
time
to
ample
the
best
hyperths
Dominique
of
groundwork
Details
So
programmer
has
at
detecting
achiev
That
means

MPOL_DEFAULT
Ownership
overrun
disks
York
part

Copyright

misses
behaves
constructs
Cost
that
not
eviction
problems
Recent
signaled
line
size
para
knows
how
in
half
virtual
and
fooled
and
other
address
the
maps
to

ible
RUSAGE_SELF

multiplexing
Data
invalidate

Calling
prefetch
of
like
this:
for
Second
Single
interaction
RAM”
weakness:
‘M’
URL
ftp://download
certain
maximum
more
expensive
Hop
Figure
coherence
CAS
At
advances
in
CPU_XOR_S
path
and
L
from
being
depending

body
record
threaded
code
used
to
recom
state
with
Integrated
relaxed:
and
a
pass
‘T’

mally
Compared
past
profile
explore
DMA
issued
too
easy
clr

clog
Line
profiling
and
r
Note
by
unfortunate–or
domain
effects
if
omitted

solving
assigned
reverting
and
d
not
cause
subdirectory
relative
Compilers
high
numbers
touched
about
possible
KVM
cards
such
every
Nth
using
automatic
Increasing
‘S’
useful:
•

itc

Introduction


ita
];

and
x

Main
fill
as
October
MUX
···

bandwidth
available

its
direc
indi
compiled
with
create
codes
mind
no
memory

ity
binary
can
mini
dots
‘R’

Single
involve
executable
it
has
multiplex
in
NUMA
useful–and
:
The
Decay
dirtied
Threads
The
observed
starts
inlcand
start
multiples
incl
com/technology/itj/
c;
for
to
stripe
consecutively
added
Shortly
reappear
administer
in
this
example
diagrams
rather

icity
down
shifting
acceleration

tered”
brings
of
this

signed
Address
Directory
adding
instruct
the
boundaries
is
exceeded
Kernel
Xen
signal
s
The

Load
implementations
when
optimizations
and
exhaust
destructor
intriguing
“overrun
a
critical
Because
Linux
less
performance
varies
Early
occasions
busses
is
horrible
performance

domain

served
Since
the
CPU_CLK_UNHALTED:
be
Ulrich

dressed
requesting
rather
miss
the
the
affinity
importance
optimized
as
is
title
papers
each
input
With
miss
E
CPU
Uniform
Memory
Schematic
Figure

dresses

where
two
threads
optimizes
princi

ished
retry
bit;
early

intrinsics
Version
cache
contention


custom
be
counted
an
experiment
Wise
in
different
between
nodes

SATA
interpret
coherency
this
code
page
fault
pays
instruction
at
about

exhausted
to
each
discount

serting
avoid
reading
Effects
division
divide
the

gistic
be
restricted
OProfile
DRAM
Parallelism
allow
Even
usually
hardware
prefetches
hardware
prefetcher
not
change
curve
flattens
clear
that
the
result
holes:
libNUMA:
#include
Loads
L
bits
sense
removing
expensive:
broadcasting
the
critical
printed
;
}
The
field
[start
number”
_LINES_
served

Many
the
interface
messages
opens
inflates
the
application
want
to
freorder
encoded

Depending

Second
server

following
serves
skip
targets
being
announced
about;
data
cannot
solution?
man
demultiplexers
map
of
needed
mar
space;
the
area
may
discarding
resident
or
shows
how
as
follows
tree
they
the
efficient

ical

lizes
Unified

It
requires
websites

Concurrency

Loop
opera
bonus
recognition
so
code
terribly
cost
more
size_t
PDF:
Programmers
visible
to

tualized
are
very
];
}
the
processor

vice
terrible
Locations
which
ideal
prefetching
saves

chronization

sociation
be
fulfilled
interrupted
pressure
Jumps
Widely
becomes
It
is
{
result
entries
directions
next
section
cleanup
lists
background
compared
with
of
accessing

vide

structions
;
__m
oriented
RAM
BL
M
differentiation
setbytes
Value
Figure
posix_madvise
mea
bottlenecks
int



physi
to
speed
symbols
https://ols
mem
repeat
men
really
small
Policy
VMA
the
local
mes

Intel’s
physical
met

rmul
Debug
Addr
t
affect
other
designers
only
a
Error
LED
exactly
They
all
structure
only
start
capacitors
are
potential
the
example
Lines
Unsurprisingly
MPOL_
expensive

interpreting
depend
and
thereby
sized
about
advantages;
used
do



DIMMs/Channel

crash

languages

IBM
sizes
levels:
•
above
Imagine
Measure
cores
of
effort–or
memory
region
nmask
interesting
to
goals
section
could
comprise
RFO
messages
automatically
prefetches
random
accesses
a
thread

tional
started–can
module
MEMNODE_ZERO_S
SRAM

outer
means
optimizing
received
continues
until
latter
case
McNamara
to
use
substantial
information
in
Fewer
quality
expensive
but
avoided
three
parts
the
money
used
by
Hop
Number
consistently
Enhancements
receives
There
simply

o
itaRssiMehcaC
shared
components
elements
can
CPU_ZERO_S
association
March
distance


most
See
the


fell
O
Comp
O
shares
into
require
allocated
min
defensively
supports
speculative

Leakage
;
cpu_set_t
glance
resuming
in
both
boots
supports
allow
only
defin
future
allocations
holes
dirty
of
erroneous
Bullet
SRAM?
middle
though
strategies
*/
/*
purplish
color

vidual
look
at
important
factors
how
good
in
most

also
frequen
Discharge

everyday
<ammintrin
in
worker
appear


cycles
after
definitely
collaboration
negate
associated
holds
oper
;
mem[i
significant
speed
will
always
open
the
purposes
no
special

cuting
software
prefetching
History


fault
_mm_hint
forced
follows:
#include
invest
result;
}
More
X–axis
performance
counter
project
range;
electrons
locks
otherwise
available
sources
do
information
on
the
sizes
the
distance
the
previous
one
the
Multiport
diameter
read
the
pahole
First

more
Program
sets
which
increase
happens
solutions
read
operation

eration
felt
iterative

ited
William
levels
depending
sections
policies
to
are
defined:
#define
size

daemon

Mass
is
expensive
increases
the
abort
Initiated
Ethernet
RAM
CPU
Northbridge
Southbridge

paths
forces

ally
from
other
and
SDRAM
more
cores
proposals
alloc
situation
is
the
whole
searched
first
interfaces

be
more
allow
ranges
exists:

measurements
SMC
even
proper
;
CPU_SET
Margo

nificantly
any
other
Branch
stalled
make
any
Just
like
controllers
into
gcc
has
detail
in
size:
used
in
c
Table

cate
the
execution
This
might
cores
to
[k][j];
k
recently
Drepper

“usually”
locally
as
prints
Bruce
cells
money
SRAM
forms
is
possible
same
time
mod
mr

;
else
for
reliably
are
used
over
and
of
them
whole
determine
the
espe
space
area
Security
reliable
mov
Placement
Where
even
L
OS
would
attempts

over
still
relating
its
problems
LIFO
sites
hide
constitute
LEVEL
performance
advantage
benchmark
many
machines
is
now
is
not
knowing
and
forces
a
level
this
data
among
is
sufficient
’M’
specifies
internal
only
one
arg
In
Usage
Knowing

posed

creasing
was
just
logarithmic
case–below
over
all

erating
specified
addresses”
from
threads
must
throwing
*/
:


deed
flexibility
impor
writing

mately
these
cost

terface
this
cache

ficially
d;
struct
“FSB”
the
single
The
name
include
techniques:
atomically
and
the
largest
when
buying

ative
the
last
revisit
as
we
sends
page
boundaries
or
have
Exclu
processor–
the
than
doubles
infrequently
with
others
practice
also
and
Ulrich

cution
prepared
therefore
cannot
’S’
;
}
}
}
//
the
prefetcher
size
has
float
dwarfed
commands
can
LRU
such
specialized
is
something
coarse

Operations
associative
Pacifica
numactl
package
LSD
*nmask
of
that
are
slower
offset
with
much
executed
without
we
represent
sequentially

chronous
h>
ssize_t
failed
instruction
later

Speaking
sequence
has
more
without
hardcoding
containing
the
iterating
per
large

ation

itly
imple
they
have
mul
Rate
CYCLES_L
deployed
chunk
macros:
#define
around

memory
takes
line
can
NUMA_cpu_self_current_*

tioned
LTX
these
days
set
sizes
NUMA
node
iteration
notifies
the
graphs?

How

itor
notified
using
the
opro
obstacks
ultimately
command
ineffective
cycles
and
Layouts
Two
compulsory
one
can

e
grahCegatnecreP
implement
the
prepares
variable
Machine
Monitor
Not
Table
space
region
standstill
O
Comp
T


quency
thread
available

Neither
Memory
ford
small
arrays
the
job
saved
leading
see
where
annotate
read
and
to
/proc/sys/vm/nr_hugepages
Ulrich
deactivated
Allocating
that
this

Relative

if
statement
Implementations
saves
over
time

NUMA

trollers
sched_getcpu
definitions:
typedef
because

nections
moving
subdirectories
assigning

Cell
opti
p;
pthread_t
pins:
one
needs
written/generated
Appendix
of
dynamically
RDRAM
contains
selection
guess
locations
and
returns
guest
detail
the
nodes
LIFO
without
computer’s
Trevor
an
important
June
above
can
utility
In
the

pletely

imity
matrix
otherwise
the

tached
it
unless
[i][k];
hungry

clusion
lines
are
absolute
number

Northbridge
measur
defined
as
behavior
aborts

mon:
•
*/
node
padding:
minimize
minimiza
fourteenth
and
when
alloca
highlighted
decreased
{
int
recognize
problems
Triv
predictions
NUMA_mem_get_node_mask
Spreading
CPU
can
Misses

RC
Figure
the
Linux
nthreads
obvious
but
copied
to
Vectorized
Cycles

FIFO
implementation

terns
Take
incorporates
this
situation
multiple
cores
the
next
Using
memory
bus
addends
GB
Throughput
repetition
pairs
of
The
pointer
layers
chaining
most
cases
be
some
Moss
propose
the
first
wrote
has
the
modeled
originally
Waldspurger
will
keep
dramatically”
gather
jail

tel’s
using
CAS
volume
Hamming
farad
mentioned:
static
large
numbers
Storage
skyrocket
correction
is

Given
rises
The
connection
technical
we
said
the
thread
consumed
again
chips
used
more
time
inlcand
end
proceed
to
in
arbitrarily
referencing
the
NUMA_cpu_system_count
in


Annual
/
SSS_PRE_EXEC
responsible

tionally
Bigger
capabilities
transistors
rusage
comes
situation
the
but
also
and
prefetching
Surveys
l;
if
Measuring
shared_cpu_
detected

ceeds
family
deliberate
referred
told
not
ignored
those
cells
release
wait
for
giga
lines
all
refilling
them
policy;
actual
program
multiple_threads
je

;
break;
}
endmntent

Stream
instructions
since
judge
manipulate
comparators
low
latency
similar
mapping
Hop

page
locality
overheating
The
VALIDATE
thousands
relevance
Just
Some
Unified
index
eight
nodes
driver
drives
to
the
is
cleared

ders
all
atomic
fewer
but
units
are
MB/
crossed
follows:
N
Fmem
Ghit
Tproc
Tcache
Tmiss
Texe

NPAD
indicated
#Threads
against
creators
it
might
In
fact

Userlevel
Process
Guest
place
where
look
ahead
disadvantages
with
Duplex
manufacturer
too:
double
operations
used
portion
indicates
assum
in
parallel
other
tests
make
the
less
efficient
ncs
more

those
counters
stores
depending
on
measly
Memory
From
idle
enough
different
cache
cumulative
fragmen

Synchronous
stored
list
node
to
advertise
urgently

These
preceding
one
interconnect

Huge
logic
hovers
now
touch
core_id

scaled
soon
as
capped
losses
nec
given
two
even
more
optimiza
neg
pages
optimize
lookup
misses
faster
than
inlining

There
_MM_HINT_T
blue
values
net
case
and
nasty
new
settings
took
maximizing
redundantly
domains
Memory
The
positions
URL
http://research
tool
known
at
different
machines

Cosmic
intervals
DEMAND
this
additional
made
at

tual
more
complicated
scales
MPOL_MF_MOVE
File
boundary

Such
compare
the
influenced
respective
media
slot
around
transposed
dirty
on
possibly
severe
restartable
fashion
Commodity
CPU
share
CPU
as
influences
leftmost

streaming
load
more
often
define
page;

ations;
•
*at
paged

fects
is
free
reduce
the
decides
specific
architec
pulling
common
interconnect
program
will

controlled
inherited
uglier
Strategy
pagefaults
Let
remainder
ternary
video
RAM
write
Figure
developments

dates
perfectly:
ring
Front
shift
or
all

thermore
decided
the
VPID
opposite
of
locally

erboard/Northbridge

dated
Mb/s
transfer

sibly
O
U
child
threads
fully
Policy
Figure

Precharge
other
electrical
models
cache
merging
ensuing
cpusetsize
level
directories
uninterrupted
“dead
problems
in

fetch
hampering
this
hint:

said
slow
Goldberg’s
classic
much
simpler
h>
#define
is
dirty
thread
ever
MHz
performed
in
The
kernel
complexity
maybe

istered
:_nl_make_l
automatically
indeed
concurrently
Problems
The

n
o
therefore
has

safe
vendor
Enable
times;
disabled
attribute
mechanism
the
status
This
graph
hooks
parts
of
MC
buffered?

Branch
CPU_ISSET
oftentimes
Access
Everything
no
control
inclusive
cache
Martin
If
they
refinements
specific
option
*fp
absolute
call
“guest
code”

rameter
we
have
done
in
This
limits
#Iter

TLB
entries
understood
supported
var;
newval
get_mempolicy
documents
Jennifer
solved
buyer_id
a
pointer
held
by
to
keep
level
index
section’s
same:
int
the
ASID

fective
collabo
flank
processor–specific
Graphs
Cache
Not
interface
can
simulate
the
imagine
attractive
current
work
means
that
S
T


entries
__sync_bool_compare_and_swap
struct
size
this
matrixes
URL
http://www
negative
impact
RAM
chip
decrease
whatever
commodity
hardware

{
__m
MMU
which
case
designs
a
factor
investigated

migrate
involving
several
things
hidden
Factors

}
}
struct
the
equivalent
simplicity
non
DRAM
cells
scalability
lists
the
nor
usable
not
drops
Policies
If
might
be

ecution
prefetching
etc
now

times
statement
module
which
debugging
Performing
lived
about
cache
to
perform

erences
CPU
If
before
the
multiple
times
{
static
location
into
that
•
hts;
NUMA_cpu_level_mask
but
calls

sible
performed
by
what
DSOs
refer
detailed
their
local
date
of
paid;
const
risk
callers
rise
thusly

currence
The
measured
conceptually
belongs
op
instructions
discard
MPI

herency

tween
work
with
when
contested
avgdata
two
cores
modest
a
Southbridge
level


sarily
before
they
data
dependency
give
depends
probability
“NUMA
Local
contention
limiting
explicit
assign
a

intensive
to
CPUs
determined
utilize

chitecture
Sixteenth
−S−O

ently
of
dynamic
modes:
explicitly

carded

turn
femto
LENGTH
direct
flags
if
variable
enabled
runs
on
of
available
modern
an
explicit
Without
occasionally
since
this
CPU_EQUAL
inlining
functions
enables
NULL;
int
main
masking
cases
benefit

/*
noteworthy
be
severely
as
cachegrind
illustrate
why

plication
MSR
wrong
shows
higher
address
space
above
effects
must
communicate

coming
organization
width
already
be

haps
certain
problems
of
levels
_DCACHE_LINESIZE
CPU
To
A
demultiplexer
indicator
dwarf_getattrs
num
fast
RAM
cycles
*
memnodeset
used
constantly
for
future
Keeping
simplest
case
information
buffered
on
setting
Cache
When
notification
color
for
schematics
of
achieving
be
explicitly

int
main
letting
succession
until
otherwise
be
wasteful
marked
Impact
Effects
list
here;
visible
Scientist

/s
solely
assign
each
market
core
performance
effects

processors
MEMNODE_COUNT_S
refers
change
that
MEMNODE_FREE
keep
case?
What
process;
serve
the

ture
Whenever
such
weigh

tradictory
stressed
for
relocated
one
matching
NPTs
determines
control
a
shortcuts
CPU_
which
makes
the
divisor
made
up
necessarily
relaxed
virtualiza
_mm_prefetch
Intel
CPUs
alone
Simulating
along
Offset
Tag
T
parallel
bar
and
implementers
or
main
demand
they
designed
run
with
program
code

enter
another
story
schematic;
time
can
;
ssize_t
handful
COMMIT
also
means
designer
amortized
approaches
is
still

ences
shine
NTA
Ratio
Today
contained
;
CPU_CLR
CPUs
N
This
do
the
be
decoded

Electrically
uses
essentially
ineffective
patterns:
Spec
user
*sf
of
input

tlenecks:
*sl
Fortunately
same
physical
bring
event;
the
around
the
could
simply
jittery
which
fill
but
the

Inclusive
overwrite
match
each

bility

Every
_mm_prefetch
intrinsic

ceded
transfer
have
are
simply
hierarchy
memory
of
automat
Relationship
Several
loaded?
st
still
filled
consideration

fetching
memory
and
Christine
effect
of
ordering

pins
piling
on
crossbars
important
here
search
graph
shows
numbers
shown
lines
into
are
executed

opcontrol
oparchive
current
cache
innovation
GB/s
for
Conclusions
This

That
The
opposite
miracles:
rounding
this
into
or
similar
from
scratch
mounted
communicate
with
compute
the
Policy
To
list
where
is
a
VirtAddr

operations
are
children’s
Sanjiv
posix_memalign
must
essential

Since
tailored

thing
*m;
while
cost
of
loop
together
graphics
NTA
prefetch
running
at

erwise
substantially
influence
meaningful
times
worse
of
loop
be
ignored

results
generation:

utmost
two
ways
occurrence
of
image
NUMA_memnode_self_current_mask
Hypervisor
information
looks
motherboard
Older
systems
variants
with
other
architectures
Silver
usable
in
visible
change
all
memory

termined
burst
i
and
carry

ping
access
times
frame
NUMA_cpu_level_mask
interface
type
of
_dl_sysdep_start
and
threads
mistakes
modifying
one

have
burden
random
If
the
their
place
shown
at
deduce
trouble

shows
cacheable
Memory
use

sary
class
LOAD_PRE_EXEC
the
write
[i][k]
parametrized
and
the
events

mentations
unsafe
code
Single
Error

nection
counter
kept
FIFO
DCAS
the
I/O
predict_data\n

Thread
most
data

inlfct
stored
in
Command
management
fashion
but
Memory
type

operations
and
counted
memory
is
a
PNG
significantly
straightforward
address
of
very
practice
in
extreme
At
least

start
Address
very
large
which
fits
NB:
Memory
supposed
delayed
Initialization
For
Conditional
groundbreaking
interacts

Aliasing
???:strcmp

to
see
/
CPU_CLK_UNHALTED
veri
of

Matrix


viously
jails

SSE_PRE_MISS
bit
we
guessing
more
than
CPU_OR
Memory
src/readelf
same
working
processors
sharing
opannotate
issue
Memory
size_t

Assume
dependency
lower
demulti
Cray
index
handy
when
BE:insert_entry_
dictated
code
uses
resulting
memory
interfaces
traditional
e
Solving
at
the
by
memory
Output
memory
Daisy

Entire
setsize
elements
are
file:function

Memory
here
wider

lac
guest’s
turned
May
last
level
indefinitely
eventually

termines
specific
result
Sanjay
thread:

:xmalloc
x
library
to
implement

lap
even
though

between
implementations
modifications
about
working

trollable
available
system

Instead
transactional
memory
Memory
dex
off
operation
has
generally
addend
appears
means
there
no
write
which
instructs
exploring

A

contended
main
memory
overlapping
decrease
for

This
complete
we
are
compensate
transaction
have
half

ministrator
processor
wants
i
is
with
cache
i
in
h>
void
coupling
edge

B


Performing
This
allows
and
copy

stand
claim
widespread
data[node];
}
void
to
avoid
than
cache
one
time
the
actual

lcy
can
therefore
and
data
Read

follows
a
T
address
is
chosen
one
memory
h>
<stdlib
Mem
OSes
cache
constantly
that
moment
retrieve
doing
this
Processors
pool;
code
passionate
count
the

plained
Speed
The
line
requests
the
Xen
orga
same
instructions
are:
mbind
schedul
&mul

lem

Ad
Optimization
XCOMMIT/XABORT
duality
head;
otherwise

D


proach
Combining
time
and

An
positioned

As

At
fight
prefetching:
it
are
some
this
technology
allows
keyboard

ciated
pretty
usual
while
alignment
requirement
While
L
determine

They
not
sufficient
NIC
walk;
this
the
input
friction

Thanks
I
equiv
MPOL_DEFAULT

Then

CL
radiation
time
needed
NUMA_cpu_self_count

D:

By
Currently
valgrind
framework
former
case
strategic
amounting
cycles
per
which
passed
on

the
entire

Unlike
Judging
system
and
be:
if
Remember
the
callee
xmalloc

Co
one
realizes
whopping
estimate

Application
shifts
is
inherited
programmers
as
much
Controller
deeper
limited
fashion
with
the

tems
therefore
usually
maxresident
edit
old
DTLB
lowered

Static
pixels
on

G

costs
when
node

tend
match
addresses
be
considered
consolidated
starting
it;
instead
device
the
cell
here
we
devices
significantly
resources
of

‘E’
**memptr
the
functions
conservative
archives
caches
also
faulting
activity

FB
RAM
modules
expres

mance
libc
e−

denly
archived
Module
factor
variety
incurring
with
SDR
disturb
the
process
DCLS

Et
vector
caution
freshen
interact
with
given
set
thought
that

RAM

one
thread
has

Registered
incurred

getconf
edu/herlihy
differs
depending
perfor
connected
also
causes
res;
}

buying
the
program
quickly
realizes
partially
pragmas
{
struct
The
red
magnitude
faster
and
might
O
With
willing
cache?
cache;
amazing
fact
that
regularly
dereference
the
trivial
VMM’s
and
possibly
good
not
details

correct

INST_RETIRED:
Another

mands
treated
ensure
needed–in
NUMA
“frequency”
“Inc”
transi
decoupled
case:
modules
Common
/etc
[

IN
incorrectly
is
willing
memusage
largest
cache
multiplying
the
following
ops

Major
popsection
buses
solve
hard
to
branch
predictions
Out

with

region
Static
support
cache

Accessing
locating
drop
Yann
emits

Self
levels
of

If
is
generally
shaped

caches

lator
cold
pure
is
used:

expects
life

In

vantage
com/us
NPT

Ir

Is
ISBN

It
interfaces
for
a
substantial
Whenever
Word

com/
Replace

togram
where
C
cases

parison
wide
vary;
some
of

L/
storing
*policy
simpler
interface
INST_
premature
Mov
is
started
succeed
unnec
Code
In
location
it
certainly
;;
[r

log
tagging
software
chains
node
which
pollutes
cache
lines
competition
none

low
their
caches
propagated
simply
complete
Allo
problem
then
uses
are
always
optimization
edu/

provements

plexer
connection
in
some
the
L
We
use
the
filesystem
hardcoding
Translation
equivalent
measurements
**reads;
static
method
available
cache
streams
Carl
come
increased
quite
into
main
Threading
push
samples
;
return
exist
and
node
story;
Advantage
lifo
examples

Common
data
structure
Level
NTA
implementations
will
Those
complete
description
swaps
Figure

Me
the
huge
caches
columns
is
much

Ml
Accesses
Size

Rate
Late

Mn
distribution
our
defined
in

load
capacity
out
More
not
slow

aligned
Utilizing
cached
initialized
XXXXX
Gebis
rectangular
this
way
copy
Factors
We
precise
state–
that

test
from
invalid
top;
if
on
nodes
&ncs

No

Exclusive
mentioning
Thread
predic
puts

MOVEALL
we
see
*cpuset
should
unroll
the
impact
polluted
unified
connecting
minimum
inlfct
problem:
•
SDRAMs
date
magic
__rusage_who_t
“guest
flipped

SDRAM
It
corresponds
location;
data
theoretical

lated
that
they
Moss
own

cation
Most
Considerations
In
attribute:
struct

On

‘S’
CAP_NICE
norm
CPU_CLR_S

pretty

move_pages
Certain
distributing
protected
when
Any
optimization
Kind
sequences;
profiled
Stream
decays
top;
new
avoiding
arithmetic
and
Demand
branded
as
Usually
development
possible
MESI
not

and
Architectures
like
resource
Mul

notated
populated
and
discharged
profiler
branches
Operating

cating
processors
have
or
value
tmp[N][N];
for
core
location
was
efforts
blob
proposed
Revision
the
frequency

Here
If
a
events;
Assume
ground
underlying
data
Both

ters

ciativity
note
evicted
when

Buffer
With

tent
gcc:
#include
MEMNODE_ISSET_S
line
penalty
link
lineup
Operation
set”
Segment
halfway
loaded
incredibly
long
intends
Move
including
execution

current
nota
;
#define
&hyperths
cost
will
*/
};
arbitrary
groups
allowing

Rs

ST
containing
code
optimization
processors
memory
as
boolean
not:
requests
without

tation
Also
assured
locations
saturat
of
basic
during
the
not
an
two
machines
chips
functions
wastes

So
there
have

Section
component’s
the
compiler
each
source
your
remote
for
talking
explanation
not
at
slower
guests;
not
as
these
begins
Addresses
produce
different
motherboards
alignment
incurs
to
Ulrich
now;
in
situations
wasted
not
be
of
other
the
machine
wins
core
processors
condi
mean
the
the
costs
Consider
devices

To
system’s
have
to
big
the
optional
coun
analysis
too
busy
apparent
GMEM
Providing
compensate
by

ISSET
means
the
correlation
Optimizations
Initially
for
this:
•
uninterest

X

Memory
element
modules
which
&th[i]
X
T

arrives
commodity
flight
valid
memory
Translation
To
independent
achieve
ahead
sections;
talking
minuscule
economically
transposing
could
hide
larger
size
*/
int

content
is

WE
of
hyper
queried

gorithms
attached
to
licensed
are
increasingly
tool
reports
kernel
Users
Beside
arg;
if
combines
Querying
extension
with
__cyg_profile_func_exit
wipe
this:
$
component
together;
the
processors
accesses
are
available
in
blue
/bin/cat
new;
do

We
days
Accesses

to
determine
is
never
combined
reorganize
parameter

People

main
discuss

instead
acceptable
four
threads
and
paged
__i
__m
specifications
Intel

Compared
evicted
compute
has
its
belonging
pad
wise
amounts
computa
payload
exceed
hierarchy;
__x
&mem[i
The
Cache
for
cases
skipping
mask”
Drepper
Red

ering
eviction
from
Unless
par
working
Ulrich
The
graph
for
specific
pat
pas
{
double
repeating
that
pay
enormous
revival
list
Dean
About
candidates
external
wire
spending
hope
that

Today
algorithm
used
CPU_COUNT_S
scenes
time
after
Extended
Page
child
Press
local_
divided
Temporal

interface
remove
much
effort
parameter
would
fatal
Over
compiled
determin

HUGE_TLB
test
whether
each
processor
divides
another
CPU
latched
compiler
live

cator
a
nice
in
question
RHEL/Fedora
is
located
slowdowns
perform
since
threads
peak
_IFETCH
or
with
with

assembler
actual
costs
pdf
service
there
synchronously
filesystem
is
runs
another
reloads
optimization;
specific

[r
checksum
for

crease
kernel
source
__start_XYZ

mal
the
OS’s
invisible
As
we
hardware
specification

portant
two
or
But
we

map
;
Ulrich

step
evicted
again
per
f
DRAM
I/O
Cell
Buffer
Array
Figure

Front
bandwidth–even
if
period
directories
for
proceed
&res[i][j]
slowly
Memory
Management

mempolicy
requires
a
ever
addresses
correlate
in
time
even
Linux
kernel
restriction
integration
MEMNODE_OR_S
memory
accesses
assumed
Counting
“standard

mass
Achieving

lecting
assumes
are
exclusive

mask
kinds
are
recognized
functionality
the
access
indicating
Events
of
tera
the
collected
RAM
A
can–
and

requesting
only
the
Plus:

mary
cache
use

haustion

base
linear
robust
attributed
the
test
bought

itations
phe
The
test
Amplifier
“memory”
Nei
Merom
irrespective
infrastruc
Net
hugetlbpage
PowerPC
New
imposed
can
be

M
S
E
I
local
environments

ribly
parallelized
appropriated
pid
The
alignment
pic

aC
Drepper
All
Performance
There
Fortran
pin
judgment

mer
cell
is
members
inefficient
since
differently
colored
processor
to

break;
return
guarantees
handling
signals
<emmintrin
must
conform
already
talk
virtualization
evic
different
times
moving
elements
accumulation

Having
set
the
guaranteed
data
TLB
programs
which

ac
invalidates

SEC

channels
this
simplified
cache
line
can
appear

p
U
is
zero

ar
rarely

as
important:
•••Concurrency
Atomicity
Bandwidth
These

at

cupy
respective
working
explains
why
complication
rising
initiated
locate
second
instruction
counts
them
latency
for
ld
unclear
reads
the
cause

be

e

represents
initiates
design
working
explanations
Addr

Through
Kernel
KVM

by

Increasing
given
that
front;
•
accord

cuss

miT
;
_mm_stream_si
contributing
???:_IO_do_write@@GLIBC_

mand
Northbridge
is
significantly
despite
followed

f


cg
English
of
memory
go
wrong
bits
–
increments
the
Nir
shared_cpu_map
index
machines
interested
functions
to
mmap
SPUs
In
case

Symmetric
threads’s
different
cores
can
take
the
problem
rules:


along
companies
which
Direct
an
increased
cores
and
Passing

lows
processors

paper
only
be
seen

tributed

dw
when
using
processors;
easy
to
technol
Ethernet

recognize
processor

tributes

el

em
the
location
*top;
void
of
bytes

ep
often
does
I_MISSES

stanford
reality
can
hold
table
tree
first
comes
Prefetch
Figure
actions
two
we
SRAM
is

Getting
especially–used

fd

i

giving
pol
are
exploited
facts
transaction
and
missing
feature
the
specifications
pop
the
decision
routing
handling
needed
door
for
guarantee
that
randomizations
which
Stall
ITLB
size
exceeds
pos
Caches
What
Executed
Figure

ically
the
main
escape
full
cache
gives

Currently
using
valgrind
receive
temporal
prefetches
Express
gcc
will
consulting
Subsequent
OOO
memory
needed
fffedcc
In
most

decrease
>c;
return
Select
access
latency
implies
Intensive
Workloads
guarantees
the
can
change

hc
Write/Read


hugetlbfs
used
for

Database
not
only
case:
ld

pages

uing
continue
scheduling
ps;
inherent
realize

Transactional
given
pre
interconnects
it
can
than
once
pri
XCOMMIT
entries

if

vantages:
or
at
freed
Non
pro
means
doubling
intrinsic
{
data_t

in
NAME
migration
is
as
described
Not

inlined

is

it
http://en
the
load
Now
inlcand
qualified
later
laid
out
The
load
this
pointer
well
but

mon
const
asking
prefetch
inflated
numbers
hardware
could
the
text
The
MTRRs

erboard
MAP_FAILED
go
back
anything
hotplug
minimal
psu
fact

N
All
retired
used:
struct
be
processed

work
overview
__builtin_expect:
long

n

assembler
later
but
flushed
unnecessarily
CAS

volatile
using
just

fluences

action
generic
could
not
curves
opportunities
are
line
has
Equipment
would
determine
later;
using
__builtin_expect
Cannot
Luchangco
transparent
for
Speculation
The
Translation
Figure

ld
Nonzero
shadow

o

entered

program
put
Cache
L
supposed
to
migrating
from
are
only
bar;
int
identified
:_dl_new_object
heap
the
instruction
Special
options
delayed
by
Access
One
unaccept
With

grows
identifier
NUMA
machines

Double

me
meets

nI

mi
symbols
are

ciency
is
Table

Critical

ceed
discharging
light
cycle
on
CAS?
apparently
C:read_alias_file
x
maxnode
means
additional
Performance
easier
for
valuable
with
branch
are
possible
tasks:

methods

oL
Calling
Resolving
before
and

bitrary
every
two

no
processor
is
bandwidth
utilization
???:_IO_file_write@@GLIBC_
mapping
does
is
usually

nw
finline

LSD
be
filled

sequences:
•
theme
Walks
when
handling

of
allocates
two
desire

oi
hitting
on
flushing
the
suffers
touching

ol
are
a

on
strides
concept
of

or
as
soon
in
Table
encountered
curval
organized
summarize
choice
travel
take
some
to
cache
provides
for

s

distance
of
defeated
<xmmintrin
replace
Safe
transitions
Only
pages
there
is
assumptions
as
aligned
pessimistic
controller
can
major
Technology
detected
a
interrupt
cpu_
feasible

cated
consider
group
with
mount

t


timization;
Device
Especially
see
[
tree
;
asm
archive
curve
labeled
instruction
caches
Flag

Things
in
which
first
processor

nect
thwarted
care
of
or
if

Assuming
absolutely
O
O
Tag

returns
the
hence
doubling
a
smaller
or
in
exchang
arbitrarily
when
the
request
ITLB
not
What
and
tRP

ro
of
rows
their
duplicating

rt

sV
pushsection
Netburst
processors
Victor
general
;;
st

s[
“memory
RAID”

se
;
else
nthreads

si

troller
applying
migration
to
padding
process
requirements
larger
page
[addr
???:_IO_file_xsputn@@GLIBC_
times
smaller
cpus

so

systems
*memnodeset
clear
eighth

ginning
DRAM
life
duplication
But
it

Directory
PageVirtual
governing
listed
obvi
marketers
are
needed
account
_SC_LEVEL
sometime
mostly

to

cent

ts
executing
processors
describe
memory
handler
program
can
program
which
“Request
than
one
every
P
transmitting
noticeably
Memory
ld

element
triv
is
more
knowledge
jump
soft
vector
operations
happen
refresh
command
the
instructions
bit
more
providing
data
Pages
Figure
capacitance

vironment
Do
After
artificially
creates
mainstream
helps
accessing
once
but
overly
simplistic
the
schematics
through
synchronization
tags
all
processors
Brian

width
route
flexible
trying
μs
ALUs
th[nthreads];
pthread_attr_t
communication
of

y

capacity
cache
recompiled
quartered
trans
wisely
Symposium
utilizing
“[s]urprisingly
comes

nels

cept
linker
uses
capability
value
is
frequently
used
this
hint
set
size

we
itself
is
embedded
day
SMC
explic

wo
streaming
read
to
wait
inline
code
was
set
so
there
exact
numbers

through
d’Informatique
noticeable
Readers
transition
value
in
tells
RFO
message

yB

yC
series
time
the

ferred
phenomena

weigh
infor
represent
compete

strict
is
also
Marseille
that
Ulrich
prediction
is
inexpensive
network
NUS_BNR_DRV
write
performance
tables
means
TLB
entry
hold
fabricated

Vector
kernel;
correctly
Proceedings
possible
because
separation
to

nomenon
the
outside
Nevertheless
is
enabled
talk

practical
not
perform
Cards
size
using
sysconf
generic
data
dedicated
some–but

tectures
commonly
slowness
directly
connecting
transac
contradictory
take

threaded
immediate
saving
on
beneficial
PCI

specific
NUMA_memnode_
relatively
false
static
some
could
be

cable
will
fail

{
pthread_join
predictcnt
session
additional

nal
Newisys’s
Unless
the
solu
influ
siglongjmp
understanding
of
larger
and
Bandwidth
What
passes
bus
frequency
the
values
invalidation
alpha
is
actually
kernels
selector
passed
neither
the
primi
just
functions
option
International
such
systems
respect
to
affects
monitor
the
goal
avoiding
alignment
tracks
strictly
home
hole
existing
could
at
Memory
on
print
JEDEC
material

Level
owned
into
account

Invalid:
peculiar
iron
the
tests
slower
Ulrich
explain
cases
the

Caches
performance
dramatically

||
variants
effi
anything
about
hope
read
performance
Different
soon
one
more
tables
hook
share
the
com/drepper/libNUMA
Controllers
The
subtracted
from
Cache
memory
res[N][N]
Theoretical
sets
have

Elements
the
translation
loading
hood
the
same
a
simple
dcbz
PGO

cremented
Higher
virtual
address
arrays
CLSIZE
longest

sembly
at
least
for
data
in
this
alignment
are
instructions
is

unsigned
right?

compactness

nel

Sometimes
exploits
Still
affected
by
do
not
file

lected
to
recognize

ner
member

sues

cutable
working
set
elimination
Size
MPost
together
polluting
the
within
*addr

__sync_add_and_fetch
attackers
PID

Size
CL
positive

Hardware
machines
since
the
one
corrected
the
working
but
it
&rmul
machine
efficiently
amounts
of
Transitions
The
appallingly
__stop_XYZ
We
can
return

ngi
can
measure
instance
would
simply
are
not
simplification:
means:
w

Usually
this
the
block
/*

sfence
fine
find
beginning
of
host
buffered
for
copy
Libraries
of
a
selected
independently
unless
cases–
Ulrich

ness

MC
Figure
illustrate
occur
maximized
would
“mirror”
fill
experiences
transforming
to
minimize
memset
task
convenient
definition:
struct
transistors
needed
Row

true
also
requires
a
different
position
The
important
since
which
influence
privi
is
stored
size
we
Remote
appears
low
enough
slower
than
the
sake
which
include
described
in

{
long
Integrating

gram
experienced
line
must
Rows
Changes
falling
execution
processes
each
connection
all
situations
measurements
do
equation

pears
_mm_set_epi

creasingly

Variables

MIT
Implementation
If
Southbridge
processed
extraordinary
programming
interfaces
MEMNODE_CLR_S
address”
complicate

cess
other
core
descheduled
threads
compete
a
bit
far
might
Smaller
writes
coming
rebalancing
few
level
have
already
at
frequencies
disproportionally
jitters
are
Previously
Old
;
After
People
are

return;

M
Cache
Overhead
This
every
use
accessing
ongoing
aborted;
Where
Register
L
only
marked
*buyer[
stateless
negligible

Prefetching
talking
about
distinguish
programming:
???:strlen

the
request
Consecutive
numbered

plementation
sys
file
the
loading
problem–unless
part
of
processing
not
suffer
except
programs
Rate
Useful
Faulting
dropped:
an
L
PPC
least
indirectly
VersionThe

sume
One
global
Voilà
collecting
increments
simplicity;
program

costs
which
unless
the
value
perspective
operating
denoted
results
of
measurements
iterate
a
network:
impacted
buffer
holds

nized
RAM
and
cache
but
logic
has
subtracted
The
pagein
people
other
optimizations
designing

MMU

stages
d
and
Read
Ulrich

pecially

From

tmp[i][j]
rwstruct
operation
or
store
__sync_*
it
means
Prefetch


non
into
a
the
extension
Conclusions
Do
afterward
inside
descriptions
to
this
mainly
still
has

not
in
almost
into
L
leaves
changes
to
command
which
tmp[j][k];
Ulrich
five
handling
functionality
guide/ram

Efficient
multiplies
scenario
must
EXP
most
collection
fits
the
old
announced
file
/proc/<PID>/stat
Nonblocking
channels

provement

sult
guessed
the
room

MPI
program’s
address
multiplexing
Mb/s
prefetch
any
conflict
installed
Separate
reasons
below
/sys/devices/system/cpu/cpu*/cache
In

filing
scheduled
bytes
contains

update
are
preserved
regis
assistance
prefetch
unit
scheduler
increment

multiplied
*result
wants
definition
wonder
every
summary
fast

again
CPU_ISSET_S
Charge
concurrent
use
unless
running
ports–i
and
memnode_set_t
SRAM
cycles
only
Workstation
Environments
channel;
must
match
for
code
are
limited
unsurprisingly
Oth
prefix

struction
The
tRCD
during
Bandwidth


ciently
into
something
the
connections
consist
annotated
b;

pthread_attr_getaffinity_np
CPU_ALLOC
provided:
The
memory
allocator
;
}
return
disadvantages
price
permissions
draining
useful/used
proces
Buffer
briefly
tRAS
compress
hints
why
DRAM
parameter
with
Vandevoorde

rate
reduced
simultaneously;
compare
two
transaction
is
resistance
or
stored
buffers;
annotates
itself
striping
versions
addresses:
or
even

plete
for
how
Speculative
Examples
somebody
uses
regions
quadrupled
element
has

ately
void
__attribute__
requests
commu
uniform
Prefetch:
Musicale
threads
the
causes
Like
An

grammer
reduces
main

event

terspersed
overall
number
established
Pattern
caches
which
data
structures
caused

s
essiM
also
possible
CPU_ALLOC_SIZE
Locations
where

Using

form
define
NPAD
the
general
cannot
anonymous
Goldberg
threading

fore

ASID
ccNUMA
hint;
Comparing

Access
happens
for
would
increase
uncached
or
physical_package_id
overridden
tight
space
spec
not
going
handled
in

amined
reference

isters
if
this
arrange
strip
the
>mnt_dir
constants
moment;
The
files
halted
too
often
bottom
Memory
is
Configuration
Figure
decoder
on
which
reads
are
least
delay–a
Memory
it
gratuitous
rebalancing
Furthermore
Index
Virtual
collision

solutely
covered
publishes
intervention
of
NUMA
atomic
ways
toolset
signaling
movntdq

creased
frequent
{
int

the
error
statements
separately
in
Atomic
Result

network
holding
trace
Flood
array
real
estate
decoded
track
system’s
allocation
<pthread
the
unlikely
Jeffrey
CAS
Unlike

ister
what
cores
constructed
charging
unchanged
resources
By
avoiding
Fmem
expensive
NUMA_mem_get_node
transports
reached
only
generations;
performance

Alternatively
trade
currently
round
serial
virtualized
need
no

creases
VersionDMA

t
rat
combining;
normally
tradi
Tail
functions
seen
by
siblings
pthread_attr_setaffinity_np
references
assumes–for
accuracy
redistribution
NTA

building
setting
this
time
to
get
Picture
Before
warns

disp
this
shows
misalign
when
larger
ran
memory
•
bytes
long;

Channels

a
certain
Maybe
appendix

niques
similarity
of
raw

tency

Whether
will
show
is
lost
/controlling
exam

quires

struction
extensions
prefetch
the
placement
metrics
machine’s
Ulrich

quired
data
set
selected
by
sched_setaffinity
[I|A]
where
Beyond

rival

MESI
swapped
out
and
more
uncertainty
aka
full
the
transaction
*res;
while
dual
Memory
In
tend
to
aspect

head
targeted
gen;
}
MAP_FIXED
Memory
If
mitigate
XABORT
pulled

than
cache
sizes
talk
about
lower
directory

MAP_FIXED
specially;

that
executions

Read
unrelated

Request
signifi
calling
Profile
When
specific
address
initialize
Southbridge
All
Index
Level
register

ulatively
Extending
couple
“threads”
the
stack
separately
by
see
in
moved
regular
caches
CPU_FREE
Memory
Cycles
≤
all
threads
rea
red
rec
ref
Memory
On
transmission
helper
reg
Test
rel
again
into
XCOMMIT
slots
rep
add
duplicates
res
finite
Monika
even
first
processes
to

Ulrich

quirements
takes
the
the
results
mutual
subsystem
and
a
cache
l;
new
therefore
exchange
siblings

CPU_SETSIZE
#define
Virtualization
contiguous
recharged

matrix
successfully
implemented
though
in
The
Northbridge
to
hide
can
happen
processors–almost
the
case
hence
the
prevent
duplicated
serves
in
requests
for
which
cannot

mization
always
some
The
prefetch

chines
bitmasks
The
difference
which
caused
Return
arrays
The
d
L
minimize
page

Furthermore

ASLR
Instruction
index
label
message
Extending
the
recorded

filesystem
a
problem

modify
programmable
registers
referenced
Exactly
moves
process
changes
Per
newval
Details
Cache

odw

Max
untouched
not
been
the
profile
smaller

sions
the
MMU
ago
overlooked
of
cycles
accessed
rid
faults
years
processor
performs
cost
has
by
the
Back
SATA
accesses
dramati
ris
<PID>
nthreads;
Tetrick
Memory
So
such
that
when
possible
Load
always
first
reasons:
•
guest
OS
cfm?articleID
out
when
transition
cannot

ports
program
should

Arithmetic
machine
specific
system
likelihood
RAM
RAM

Operation
The
spot
Case:

Pollution
d
needed
performance
programs
depleted
algorithms
other
aik
Mixing
aij
sophistication
doubling
speed
of
crew
/#Iter
segments

ogy
only
possible

plications
accommodate

puted
have
limits

physical
speak
and
major
knowledge
of
single
unit
s
Table
outcome
Inlining
In
many
be
cleared
identifiers
Y
axis
inaccuracy

this
monopolizing
meantime
Lock
workstations
a
prefetch
discrepancy

be
cached
future
aka

relative
Engineering
Council
because
the
/dev/hugetlb/file
one
element
NORMAL
outputs
matrix
return
with
massif’s
different–scenarios
Weihl

fresh
This
alone
segment;
for
their
implicitly
tolerable
body

oil
mode
Failing

eration:
Figure

OProfile
takes
too
implemented

set_t
buffer
have
been
astonishingly
complement
variables
which
from/to
the
always
all
charge
of
faulted
already
buffers
Guest
used:

applicable
expense
level
of
maintaining

vidually
policies:
MPOL_BIND

chronize
Detector
of
most
contemporary
with
memusage
O
Data
Figure
amd
it
occasionally
occasionally
still
aliasing
in
Appendix
leakage
which
are
though:
patterns:
•
how
they
Modified
and
also
fault;

access
communicates

olS
nothing
else
simpler
processes
on
means
room
Monitor
allocations
first
instruction
and
negatively
expt
];
long
expr
row
dump

percube
and
specialization
ratios
is
shared

nected
for
more

then
the
platform

ther
unnecessary
systems
with
to
check
of
hardware
looks
like
any

backed
how
the
Policy
The
;
pthread_setaffinity_np
tuned
the
fallback
places
where
consists
until
Main
though;
Lastly
thought
accurate
Differing
show
that
anywhere
or
DSO
problems
which
contigu
many
situations
if
the
tagged
are
mainly

one

ond
stalls
data
to
self;
NUMA_cpu_self_current_mask
“false
all
this
the
new
rmul
sampling
fprefetch
pthread_t
testament
types;
mount
merely
a

SFor
Basically
at

ACM
Computing
atomic
really
unlikely
choices
corruption
list
element
succeeded
increased
evicts
Bank
]
st
That
part
specified
all

Massif
type
can
matching
increases
cache
are
use
today
varying
are
cannot
be
writes
pages
arg
came

perhaps
where
before
making
Many
Protocol
b;
static
is
made
vice
art
complications
and
their
administering
find
that

Virtual
read
early
size
is
describes
Detlefs
call
notices
speculative
Several
a
few
PCI/AGP
ownership
ask
notice
that
asm
the
backtrace
ru_
synchronization;
through
finstrument
becoming
disregard
instruction–unlike
offices
a
variety
run
case
for
introduce
in
Pro
mother
implemented
directly
pipelines
bit
mode

self

e
niLehcaC
for
running
neighbors
might
just
correct
but
the
structure
Look

rres[j
results
IEEE
addressable
is
undefined
later
used

ory
pollute
the
Memory
C

avoiding
unnecessary
misses
can
iterations
worst
case
overlap
pages
must
between

lopsided
Efficient
name
spaces
size
of
automatically
means
extensively
throughout
benefits
rather
small
copy:
associativity
the
allo
;
CPU_XOR
Types
There
true
for
Mark
recursively
can
move
symmetric
is
discussed
cache
and
;
else
disp

propriate
negative
deeper
one
and
compact
indexes
result:
first
made
detect
exploit
I/O
Support
Dom
Loop
only
because
associ
introduce
aw\
Memory
A

ever
more

viding
Pages


plied
target
be
lost
assume
that
NUMA_memnode_to_cpu
restricted
assuming

pensive
is
likely
comprehen

plies
many
smaller
bits
are

machine
/dev/cpuset
The

out
Word
for
hardware
developers

ous
code
changes
usage
word
arrives
should
use
collected
Huggahalli

tionality
transmitted
shared
L
means:
anxious
called
PC
above

:
•
Memory
F

get
the

these
truly
greater
case
generation
item
images
Prefetching
indexed
take
a
NUMA
To
iter
impatient
reader
operation
which
matches

const
disp;
static
of
len
Pages
saving
transactions:
The
MESI
creep
up

RETIRED

there
access
time
matched

Bottleneck
The
transaction
card
care
similar;
read
access
tolerated
s\n

sociativity
;
long
Lots
Each
eviction
pattern
MTRRs
fulfilled
almost
mandatory
localized
also–and
increment
exercise
quite
difficult

time–have
Helper
scrape
four
classes:
Bit
additional
options
a
system
transfers
which
form
Memory
Main
tables
for
to
allocation
Logic
drain
the
Actes
pointer
to
created
in
more
display
born
Memory
r
inaccurate
];;
add

and
there

Before
Memory
E

protocol:
Modified:

registered
Family
Geneseo
<libNUMA
the
policy
transistor
Memory
L
Controlling
sizes

simple
alleviate
simpli
is
bad;
explain
this
a
hint
a
thread’s
out
memory
ru_minflt
been
executed
Memory
a

sets
&__start_predict_file;
while
Shavit
hyper
connections
for
instance
described
rogue
speculation
not
avoidable
package
moth
sizeof
timing
kind
the
longer
threads
for
both
most
com/scalable/pubs/SPAA
transfer
where
the
MB/s
Hence
spikes
implementations;
one
forgiving

mitted
Fully
almost
not
be
chosen
indicates
that
fprofile
affecting
insert
_mm_store_*
follows:
•
of
addresses
architecture
information
Highly
specialized
the
current
{
while
database
seen
in
causing
sizes;
sizes:
Voltage

much
only
half
start
$
traced
Memory
$
delaying
too
high
a
way
Scheduling
In
position
needing
mentioned
matrices

sert

Burst
amount
move
not
discuss
assignment
saw
sav
also
say
enough
increase

sages
spread
favor
Compute
RC

hypertransport
links
latter
frequencies
simply
named
pagein
RAM
Influence
The
Memory
For
indirection
in
section
bad

Reporting
RAS
Choosing
about
some
resources
int
switches
and
one
];
This
red
curve
approach
lies
suffer
bar

READ

Sense
another
machine
draft
DRAM
chips
chroot
baz
But
this
dimensional
T
vector
nhts;
The
magnitude
slower
respec

ized
be

documentation
daunting
task
here–and
personal

cause
For
this

ties

ingly
interface:
#define
further:
•
GFLOPS
for
delay
violates
set
from
Addnext
pipeline
means
executed
before
greatly
the
Northbridge
Northbridge/memory
ABA
the
appropriate
deal
strong
scheme
affect
adding
entire
scarcity
ABI
facing
dead
proven

ules
The
interfaces
drain
sec
see
code
becomes
Stephane
responsibility
had
Ulrich

void
does
the
sep
compared
possible
to

tice
set
sev
fastest
column
multiple
processes

Parallel
ordering/

arate
procedure
ACM
d
can
integrate
compares
or
hyper
practices
shmat
I/OSupportXen
_mm_stream_load_si

sults:
Description
Useful
chip
•
Gb/s
var;
n
Upcoming
transferred
these
limits
memnodeset
stack/LIFO
DEBUGPRED
deci

data[node]
accesses?
Once
Rate
Load
But
how
resumes
Schematics
Such
means
a
bet
create
an
is
executed
code
layout
perform
the
aforementioned
problem
that
case
AE:
these
crossbars
discharge
taken
into
the
SRAM
for
uncacheable
RFO
*local_data

irC−
Offset
S

be
indirectly
GB
of
with
other

tial
which
made
a
request
data
can
multiplexers
Xen
provides
used
caches
specialized
hardware
more
and
requirements
are
O
Figure
DMA–since
Offset
T


t
nemelEtsiL/selcyC
little
Cache
miss

is
complex
data
in

ganize
why
the
“synchronous
parallelism
sections–although
a
process’s

pen
capable
busses–there
explained
{
printf
cache
miss
Through
policy;
data
is
sig
getting
those
lines
Unnec
Carvalho

per
follows:

a
section
sim
instructs

havior
sit
interested
in
over
and
we
practical
six
option
value
bound

Dirty
IBM’s
AGP
obviously
SSS_
lot
of
generation
of
faster

inlcand
code
Without
the
setup
INST_RETIRED
even
for
avoid
hardcoded

pthread_attr_t
fine
with
feature
is
big
bij
select
GFLOPS
modes
advanced
another
and
bit
been
written
obstack
option:

improved
thanks

time

should
advances
Example
function’s

Once
model
beside

cpumap

exists
in
then
be
d
but
Run
When
sequen
obvious
data
tasks
reduce

Processors
bjk

trinsic
large
surface

chine
to
•
satisfied
actually
returned
Penryn

pects
defi
transactions
frequent

so

siblings
cpu
operate
intercept

faces
indirect
jump
exclusively
word
inside
are
overlaid
begin
SMT
is
bkj
It
makes
or
more
viewer
rusage
xpdf
more
through

ware
GPUs
GB
to
minimized
sequences
be
known
page
table
can
finish
time
cost
all
four
is
done;
NUMA_cpu_level_
viewed
hopefully
The
C
operation
translating
table
minimizes
can
have
transaction;
implementing
change
requires
additional
Index
Offset
Level
of
contiguous

Modern
parallelizing
the
with
step

ence
hopefully
make
hyperths;
int
and
so

About
multimedia
that
more
instruction
discovery
have
external
to
read
command
line
of
correctness
improvements
*mem
least
on
constant
others
need
the
order
;
The
several
mislead
processor
that
{
__sync_add_and_fetch
value;
Atomic
sufficient
anymore
The
caller
proceeds

Prefetch
in
reality
busy
loop

RAM
PCI
AMD

ple

Read/Read

reviewed
\
asm
already
Shared
Kernel
Cell
user–
as
h
Note
write
instruction
VLAs
incoming
NUMA_cpu_*
NULL
spa
technology;
&rres[j
spe
thrown
Patterson
comprises

Profile
implement
many
relevant
tRP
level
languages
Transposed

deduction
chipsets
versus
variables
simply
cause
AND
shmget
comprised
fraction
of
NUMA
behind
CAS
signals
Require
measured
is
tenth
to
processor
bot
programs’
about
probabilities
installing
ANY
switch
available
The
Randomization
parame

must
by
keeping
cause
an
and
no

itation
gives
them
is
asked
it
easy
highly
DF
D:
bpp
chance
nature
/libc
Armbruster
/ld
publishes
about
ms
x
Improving
blocks”

Index

shaded
possi
accesses
can
synchronization
gains
might
test
runs

quirement

resented

laps
by
register
Registered
stable
at
occurrences
handles
header
which
handler
for
some
more
virtual
coherent
counts

ification
select
the
paint
temporal
locality
fr/pub/fober
in
importance
though
the
for
home
Threads

Usage
There
encouraged
/bin/ls
Program
Sections
tool
is
a
higher
draws
brk
drawn
see
section
will
try
pinpoint

prise
cache:

Each
entry
make;

OOO
;
}
CPU_ZERO

Active
closely
is
relatively

x
y
z
T

Access
All

tive
functions;
•
secondary
MPOL_MF_
bus
request
entry
is
requested
a
DDR
generalization
invoked

Hamming
stops
interpreted
addend;
}
conditions
not
happen
Using
the
Such
suc

Hypervisor
sub
bss
sud
sug
suf
advisable
ways:
•
overcome
MEMNODE_ALLOC
sum
GNU
C
ports
neighboring
sun
extended
more
prevalent;
sup
sur
“Hannibal”
current
last
step
used
the
destset
local_data

processor

clude
actively
Tables
MB/s
plainly
preferred
data
bus

Only
;
:


Non
memory
addresses;
makes
different
interface

Now
store

curity

gcov
Noteworthy
short
time
reduction
in
unconditional
handled
bur
story
but
bus
symbol

serts
buy
entry
has
unequal
dest
frequency
zero
of
cores
ways
accounts
happen
Ulrich
drawback
cores

can
concentrate
specific
event
written
at
http://people
generate
fills
migrating
graphically
independent
caches
S
MUX

such
as
such
an
buckets
in:
gcc

ways
programmers
understand
the
offset
endif
#
a
real

tire
and
in
Programming
For
and
is
quickly
the
higher
and
it
Versioncan
doing
and
over

put
idea
for
chips
syn

REPL
sys
flush
this
information
missing
intercon
if
other

tion
successful
_PATH_MOUNTED
certain
area
normal
figure
data
since
Those
five

lays

since
Huge
consumption
weaken
Parity

voltage

Unregistered
functioning
fill[
migration

agram

alization
/proc/PID/numa_maps
are
so
we
alongside
the
can
still

located
in
other

beit
As
long
MEMNODE_ALLOC_SIZE
d
the
curval;
int
;
This

sions;
is
available
hack

#include
shrinking
Further
mmap
is
children
communicate
which
_mm_mul_pd
Introduction
Although
interrupts
aligned

erything
are
directly
guide
make
much
<stdio
efficiency
The
resulting
halved
goal
natural
phys
rows

baseline
much
independent
readelf

mains
which
need
halves

Random
Sequential
Figure
memory
controller
the
call
to
dissipate
avoid
TLB
available
on
underflows
memptr
substantially
interconnect
is
element;
flag
which
can
Versiontoo
range
caches:
•
on
page
be
stored
is
limited
feature
Timing
cell
flat
arithmetic
operations
phases:
Older
Ulrich
archi

majflt
VMM
Linux
reshuffled
pages
which
suggest
pitfall
with
the
name

timate
filter
be
loaded

Combine
Unaligned
Sometimes
elements
can
see
second


{
*p
will
only
DRAM
can
scarce
;
struct
Multiplication
argument
of
true
and
stores
PhysAddr

false
sharing
dozen
technique
can
growing
than
using
Threads
Figure
are
placed
deciding
requires
exactly
relative
to
Benchmark
RAM
cell
Overhead

tag
versa
CPU_CLK_UNHALTED
which
the

Intel
indirect
tar
goes
Setting
boundaries
unless
available
to
hardly
any
towards
same
is
after
a
If
addr
Caches

safe
files
write
remote
Most
architectures
herself
potentially

_MM_HINT_NTA
covering
Northbridge
and
Lance
weakly
distinct
own
page
entry
in
terminates
aware

Compare
can
the
scale
mispredicted
the
translations
floating
–which
good
features
said
used
before
this
early–instead
terminated
means
commodity
];;
r
/lib
called
in
memnode_set_t;
#define
BAC
idle
separate
transactions
The
fault
Direct

really

piling
sizes
which
it
should
responsi
];;
[
verti
response
ANY
L
syner
independently
Threaded
have
a

hints
arguments

Asynchronous
category
;
By
instance:
Ram

