// Seed: 747566082
module module_0 (
    output uwire id_0,
    input  tri0  id_1,
    output wor   id_2,
    output tri0  id_3,
    input  wand  id_4
);
  wire id_6;
  wire id_7;
  tri  id_8 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output uwire id_2,
    output wor id_3,
    input wor id_4,
    output tri1 id_5
);
  module_0(
      id_2, id_0, id_2, id_1, id_0
  ); id_7(
      .id_0(1 > 1 + id_1), .id_1((1'b0))
  );
endmodule
