<module name="VPAC0_COMMON_0_IVPAC_TOP_0_CFG_SLV_PAR_VPAC_VISS0_S_VBUSP_K3_GLBCE_TOP_STATMEM_CFG_GLBCE_STATMEM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__K3_GLBCE_TOP__STATMEM_CFG__GLBCE_STATMEM_statmem" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__K3_GLBCE_TOP__STATMEM_CFG__GLBCE_STATMEM_statmem" offset="0x0" width="32" description=" odd and even banks are combined for one 32-bit access">
		<bitfield id="ODD" width="16" begin="31" end="16" resetval="0x0" description="Odd bank" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="EVEN" width="16" begin="15" end="0" resetval="0x0" description="Even bank" range="15 - 0" rwaccess="R/W"/>
	</register>
</module>