// Seed: 1963482599
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    output logic id_6
);
  assign id_6 = 1;
  assign id_5 = 1;
  type_0 id_7 (
      id_6,
      1
  );
  logic id_8 = id_2 == id_3;
  logic id_9;
  logic id_10;
  assign id_8 = 1;
  type_16(
      1'b0, 1, id_9
  );
endmodule
