#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Mar 22 09:24:19 2024
# Process ID: 3922
# Current directory: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator
# Command line: vivado
# Log file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/vivado.log
# Journal file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/vivado.jou
# Running On: vanloi-laptop, OS: Linux, CPU Frequency: 970.754 MHz, CPU Physical cores: 12, Host memory: 16444 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8030.816 ; gain = 0.000 ; free physical = 7969 ; free virtual = 14745
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8091.660 ; gain = 2.000 ; free physical = 7875 ; free virtual = 14659
Restored from archive | CPU: 0.010000 secs | Memory: 0.047058 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8091.660 ; gain = 2.000 ; free physical = 7875 ; free virtual = 14659
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8472.637 ; gain = 0.000 ; free physical = 7493 ; free virtual = 14294
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 8674.180 ; gain = 916.410 ; free physical = 7361 ; free virtual = 14166
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization -name utilization_1
launch_simulation -simset [get_filesets tb_lstm_layer ]
Command: launch_simulation  -simset tb_lstm_layer
INFO: [Vivado 12-12493] Simulation top is 'tb_lstm_layer'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_layer/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_layer'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lstm_layer' in fileset 'tb_lstm_layer'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_layer'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_layer/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_lstm_layer_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_layer/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lstm_layer_behav xil_defaultlib.tb_lstm_layer xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lstm_layer_behav xil_defaultlib.tb_lstm_layer xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_layer/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lstm_layer_behav -key {Behavioral:tb_lstm_layer:Functional:tb_lstm_layer} -tclbatch {tb_lstm_layer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lstm_layer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
----------------------------------
At time = 2000, init_n1 = x
At time = 2000, enable_input = x, finish_input = x, enable_recurrent = x, finish_recurrent = x
At time = 2000, enable_cell = x, finish_cell = x, enable_output = x, finish_output = x

At time = 2000, u1_output_input_1 = xxxxxxxx, u1_output_forget_1 = xxxxxxxx, u1_output_cell_update_1 = xxxxxxxx, u1_output_output_1 = xxxxxxxx

At time = 2000, u1_before_output_input_3 = xxxxxxxx, u1_before_output_forget_3 = xxxxxxxx, u1_before_output_cell_update_3 = xxxxxxxx, u1_before_output_output_3 = xxxxxxxx, u1_sigmoid = ff, u1_tanh = 7f

At time = 2000, u1_output_cell = xxxxx, u1_tanh_output_cell = 7f

At time = 2000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 2000, init_n2 = x
At time = 2000, enable_input = x, finish_input = x, enable_recurrent = x, finish_recurrent = x
At time = 2000, enable_cell = x, finish_cell = x, enable_output = x, finish_output = x

At time = 2000, u2_output_input_1 = xxxxxxxx, u2_output_forget_1 = xxxxxxxx, u2_output_cell_update_1 = xxxxxxxx, u2_output_output_1 = xxxxxxxx

At time = 2000, u2_before_output_input_3 = xxxxxxxx, u2_before_output_forget_3 = xxxxxxxx, u2_before_output_cell_update_3 = xxxxxxxx, u2_before_output_output_3 = xxxxxxxx, u2_sigmoid = ff, u2_tanh = 7f

At time = 2000, u2_output_cell = xxxxx, u2_tanh_output_cell = 7f

At time = 2000, u2_hidden_state = xx, u2_prev_ht = xx
finish = 0, finish1 = x, finish2 = x
111111111111111##################
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 6000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1
22222222222222##################
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 6000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1
Time =                 6000
finish = 1, finish1 = 1, finish2 = 1
enable_u1 = 0, enable_u2=0
----------------------------------
At time = 7000, init_n1 = 0
At time = 7000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 7000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 7000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 7000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = xxxxxxxx, u1_sigmoid = 7f, u1_tanh = 0

At time = 7000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 7000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 7000, init_n2 = 0
At time = 7000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 7000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 7000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 7000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = xxxxxxxx, u2_sigmoid = 7f, u2_tanh = 0

At time = 7000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 7000, u2_hidden_state = xx, u2_prev_ht = xx
----------------------------------
At time = 12000, init_n1 = 0
At time = 12000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 12000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 12000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 12000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = xxxxxxxx, u1_sigmoid = 7f, u1_tanh = 0

At time = 12000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 12000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 12000, init_n2 = 0
At time = 12000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 12000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 12000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 12000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = xxxxxxxx, u2_sigmoid = 7f, u2_tanh = 0

At time = 12000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 12000, u2_hidden_state = xx, u2_prev_ht = xx
----------------------------------
At time = 17000, init_n1 = 0
At time = 17000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 17000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 17000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 17000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = xxxxxxxx, u1_sigmoid = 7f, u1_tanh = 0

At time = 17000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 17000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 17000, init_n2 = 0
At time = 17000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 17000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 17000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 17000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = xxxxxxxx, u2_sigmoid = 7f, u2_tanh = 0

At time = 17000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 17000, u2_hidden_state = xx, u2_prev_ht = xx
Time = t                  21
enable_u1 = 0, enable_u2=0
finish = 1, finish1 = 1, finish2 = 1
----------------------------------
At time = 22000, init_n1 = 0
At time = 22000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 22000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 22000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 22000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = xxxxxxxx, u1_sigmoid = 7f, u1_tanh = 0

At time = 22000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 22000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 22000, init_n2 = 0
At time = 22000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 22000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 22000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 22000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = xxxxxxxx, u2_sigmoid = 7f, u2_tanh = 0

At time = 22000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 22000, u2_hidden_state = xx, u2_prev_ht = xx
111111111111111##################
At time = 26000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 26000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 26000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0
22222222222222##################
At time = 26000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 26000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 26000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
----------------------------------
At time = 27000, init_n1 = 1
At time = 27000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 27000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 27000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 27000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = xxxxxxxx, u1_sigmoid = 7f, u1_tanh = 0

At time = 27000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 27000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 27000, init_n2 = 1
At time = 27000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 27000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 27000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 27000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = xxxxxxxx, u2_sigmoid = 7f, u2_tanh = 0

At time = 27000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 27000, u2_hidden_state = xx, u2_prev_ht = xx
----------------------------------
At time = 32000, init_n1 = 1
At time = 32000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 32000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 32000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 32000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = xxxxxxxx, u1_sigmoid = 7f, u1_tanh = 0

At time = 32000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 32000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 32000, init_n2 = 1
At time = 32000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 32000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 32000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 32000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = xxxxxxxx, u2_sigmoid = 7f, u2_tanh = 0

At time = 32000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 32000, u2_hidden_state = xx, u2_prev_ht = xx
111111111111111##################
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 36000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 36000, u1_before_output_input_3 = 50, u1_before_output_forget_3 = 50, u1_before_output_cell_update_3 = 50, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0
22222222222222##################
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 36000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 36000, u2_before_output_input_3 = cd10, u2_before_output_forget_3 = cd10, u2_before_output_cell_update_3 = cd10, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0
----------------------------------
At time = 37000, init_n1 = 1
At time = 37000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 37000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 37000, u1_output_input_1 = 5b, u1_output_forget_1 = 5c, u1_output_cell_update_1 = 5d, u1_output_output_1 = 5e

At time = 37000, u1_before_output_input_3 = 50, u1_before_output_forget_3 = 50, u1_before_output_cell_update_3 = 50, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 37000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 37000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 37000, init_n2 = 1
At time = 37000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 37000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 37000, u2_output_input_1 = c47e, u2_output_forget_1 = d580, u2_output_cell_update_1 = e5a1, u2_output_output_1 = e7b2

At time = 37000, u2_before_output_input_3 = cd10, u2_before_output_forget_3 = cd10, u2_before_output_cell_update_3 = cd10, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 37000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 37000, u2_hidden_state = xx, u2_prev_ht = xx
----------------------------------
At time = 42000, init_n1 = 1
At time = 42000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 42000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 42000, u1_output_input_1 = 5b, u1_output_forget_1 = 5c, u1_output_cell_update_1 = 5d, u1_output_output_1 = 5e

At time = 42000, u1_before_output_input_3 = 50, u1_before_output_forget_3 = 50, u1_before_output_cell_update_3 = 50, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 42000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 42000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 42000, init_n2 = 1
At time = 42000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 42000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 42000, u2_output_input_1 = c47e, u2_output_forget_1 = d580, u2_output_cell_update_1 = e5a1, u2_output_output_1 = e7b2

At time = 42000, u2_before_output_input_3 = cd10, u2_before_output_forget_3 = cd10, u2_before_output_cell_update_3 = cd10, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 42000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 42000, u2_hidden_state = xx, u2_prev_ht = xx
111111111111111##################
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 46000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 46000, u1_output_cell = 0, u1_tanh_output_cell = 7f
22222222222222##################
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 46000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 46000, u2_output_cell = 0, u2_tanh_output_cell = 7f
----------------------------------
At time = 47000, init_n1 = 1
At time = 47000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 47000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 47000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 47000, u1_before_output_input_3 = ab, u1_before_output_forget_3 = ac, u1_before_output_cell_update_3 = ad, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 47000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 47000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 47000, init_n2 = 1
At time = 47000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 47000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 47000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 47000, u2_before_output_input_3 = 1918e, u2_before_output_forget_3 = 1a290, u2_before_output_cell_update_3 = 1b2b1, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 80, u2_tanh = 0

At time = 47000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 47000, u2_hidden_state = xx, u2_prev_ht = xx
----------------------------------
At time = 52000, init_n1 = 1
At time = 52000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 52000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 52000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 52000, u1_before_output_input_3 = ab, u1_before_output_forget_3 = ac, u1_before_output_cell_update_3 = ad, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 52000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 52000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 52000, init_n2 = 1
At time = 52000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 52000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 52000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 52000, u2_before_output_input_3 = 1918e, u2_before_output_forget_3 = 1a290, u2_before_output_cell_update_3 = 1b2b1, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 80, u2_tanh = 0

At time = 52000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 52000, u2_hidden_state = xx, u2_prev_ht = xx
111111111111111##################
At time = 56000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 56000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 56000, u1_hidden_state = xx, u1_prev_ht = xx
22222222222222##################
At time = 56000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 56000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 56000, u2_hidden_state = xx, u2_prev_ht = xx
----------------------------------
At time = 57000, init_n1 = 1
At time = 57000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 57000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 57000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 57000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 57000, u1_output_cell = 4f6, u1_tanh_output_cell = 6

At time = 57000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 57000, init_n2 = 1
At time = 57000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 57000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 57000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 57000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 57000, u2_output_cell = 5000, u2_tanh_output_cell = 59

At time = 57000, u2_hidden_state = xx, u2_prev_ht = xx
----------------------------------
At time = 62000, init_n1 = 1
At time = 62000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 62000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 62000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 62000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 62000, u1_output_cell = 4f6, u1_tanh_output_cell = 6

At time = 62000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 62000, init_n2 = 1
At time = 62000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 62000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 62000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 62000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 62000, u2_output_cell = 5000, u2_tanh_output_cell = 59

At time = 62000, u2_hidden_state = xx, u2_prev_ht = xx
Time =                65000
finish = 1, finish1 = 1, finish2 = 1
enable_u1 = 1, enable_u2=1
----------------------------------
At time = 67000, init_n1 = 0
At time = 67000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 67000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 67000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 67000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 67000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 67000, u1_hidden_state = 2, u1_prev_ht = 2

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 67000, init_n2 = 0
At time = 67000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 67000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 67000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 67000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 67000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 67000, u2_hidden_state = 2c, u2_prev_ht = 2c
----------------------------------
At time = 72000, init_n1 = 0
At time = 72000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 72000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 72000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 72000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 72000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 72000, u1_hidden_state = 2, u1_prev_ht = 2

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 72000, init_n2 = 0
At time = 72000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 72000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 72000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 72000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 72000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 72000, u2_hidden_state = 2c, u2_prev_ht = 2c
----------------------------------
At time = 77000, init_n1 = 0
At time = 77000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 77000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 77000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 77000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 77000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 77000, u1_hidden_state = 2, u1_prev_ht = 2

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 77000, init_n2 = 0
At time = 77000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 77000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 77000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 77000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 77000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 77000, u2_hidden_state = 2c, u2_prev_ht = 2c
----------------------------------
At time = 82000, init_n1 = 0
At time = 82000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 82000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 82000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 82000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 82000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 82000, u1_hidden_state = 2, u1_prev_ht = 2

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 82000, init_n2 = 0
At time = 82000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 82000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 82000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 82000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 82000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 82000, u2_hidden_state = 2c, u2_prev_ht = 2c
----------------------------------
At time = 87000, init_n1 = 0
At time = 87000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 87000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 87000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 87000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 87000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 87000, u1_hidden_state = 2, u1_prev_ht = 2

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 87000, init_n2 = 0
At time = 87000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 87000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 87000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 87000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 87000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 87000, u2_hidden_state = 2c, u2_prev_ht = 2c
----------------------------------
At time = 92000, init_n1 = 0
At time = 92000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 92000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 92000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 92000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 92000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 92000, u1_hidden_state = 2, u1_prev_ht = 2

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 92000, init_n2 = 0
At time = 92000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 92000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 92000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 92000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 92000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 92000, u2_hidden_state = 2c, u2_prev_ht = 2c
----------------------------------
At time = 97000, init_n1 = 0
At time = 97000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 97000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 97000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 97000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 97000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 97000, u1_hidden_state = 2, u1_prev_ht = 2

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 97000, init_n2 = 0
At time = 97000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 97000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 97000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 97000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 97000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 97000, u2_hidden_state = 2c, u2_prev_ht = 2c
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lstm_layer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_lstm_layer/uut/u1/wi}} 
set_property target_simulator Xcelium [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_layer/new/tb_lstm_layer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_layer/new/tb_lstm_layer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/calculate_output.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/tb_lstm_layer/new/tb_lstm_layer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/tanh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/sources_1/new/LSTM_Unit.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets tb_lstm_layer ]
Command: launch_simulation  -simset tb_lstm_layer
INFO: [Vivado 12-12493] Simulation top is 'tb_lstm_layer'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_layer/behav/xcelium'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_layer'
INFO: [USF-Xcelium-41] Finding simulator installation...
ERROR: [USF-Xcelium-42] Failed to locate 'xmsim' executable in the shell environment 'PATH' variable. Please source the settings script included with the installation and retry this operation again.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property target_simulator ModelSim [current_project]
launch_simulation -simset [get_filesets tb_lstm_layer ]
Command: launch_simulation  -simset tb_lstm_layer
INFO: [Vivado 12-12493] Simulation top is 'tb_lstm_layer'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_layer/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
ERROR: [USF-ModelSim-48] Failed to locate 'vsim' executable in the shell environment 'PATH' variable. Please source the settings script included with the installation and retry this operation again.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property target_simulator XSim [current_project]
launch_simulation -simset [get_filesets tb_lstm_layer ]
Command: launch_simulation  -simset tb_lstm_layer
INFO: [Vivado 12-12493] Simulation top is 'tb_lstm_layer'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_layer/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tb_lstm_layer'
INFO: [SIM-utils-72] Using boost library from '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_lstm_layer' in fileset 'tb_lstm_layer'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tb_lstm_layer'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_layer/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_lstm_layer_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_layer/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lstm_layer_behav xil_defaultlib.tb_lstm_layer xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lstm_layer_behav xil_defaultlib.tb_lstm_layer xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.sim/tb_lstm_layer/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_lstm_layer_behav -key {Behavioral:tb_lstm_layer:Functional:tb_lstm_layer} -tclbatch {tb_lstm_layer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_lstm_layer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
----------------------------------
At time = 2000, init_n1 = x
At time = 2000, enable_input = x, finish_input = x, enable_recurrent = x, finish_recurrent = x
At time = 2000, enable_cell = x, finish_cell = x, enable_output = x, finish_output = x

At time = 2000, u1_output_input_1 = xxxxxxxx, u1_output_forget_1 = xxxxxxxx, u1_output_cell_update_1 = xxxxxxxx, u1_output_output_1 = xxxxxxxx

At time = 2000, u1_before_output_input_3 = xxxxxxxx, u1_before_output_forget_3 = xxxxxxxx, u1_before_output_cell_update_3 = xxxxxxxx, u1_before_output_output_3 = xxxxxxxx, u1_sigmoid = ff, u1_tanh = 7f

At time = 2000, u1_output_cell = xxxxx, u1_tanh_output_cell = 7f

At time = 2000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 2000, init_n2 = x
At time = 2000, enable_input = x, finish_input = x, enable_recurrent = x, finish_recurrent = x
At time = 2000, enable_cell = x, finish_cell = x, enable_output = x, finish_output = x

At time = 2000, u2_output_input_1 = xxxxxxxx, u2_output_forget_1 = xxxxxxxx, u2_output_cell_update_1 = xxxxxxxx, u2_output_output_1 = xxxxxxxx

At time = 2000, u2_before_output_input_3 = xxxxxxxx, u2_before_output_forget_3 = xxxxxxxx, u2_before_output_cell_update_3 = xxxxxxxx, u2_before_output_output_3 = xxxxxxxx, u2_sigmoid = ff, u2_tanh = 7f

At time = 2000, u2_output_cell = xxxxx, u2_tanh_output_cell = 7f

At time = 2000, u2_hidden_state = xx, u2_prev_ht = xx
finish = 0, finish1 = x, finish2 = x
111111111111111##################
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 6000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1
22222222222222##################
At time = 6000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 6000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1
Time =                 6000
finish = 1, finish1 = 1, finish2 = 1
enable_u1 = 0, enable_u2=0
----------------------------------
At time = 7000, init_n1 = 0
At time = 7000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 7000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 7000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 7000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = xxxxxxxx, u1_sigmoid = 7f, u1_tanh = 0

At time = 7000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 7000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 7000, init_n2 = 0
At time = 7000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 7000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 7000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 7000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = xxxxxxxx, u2_sigmoid = 7f, u2_tanh = 0

At time = 7000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 7000, u2_hidden_state = xx, u2_prev_ht = xx
----------------------------------
At time = 12000, init_n1 = 0
At time = 12000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 12000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 12000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 12000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = xxxxxxxx, u1_sigmoid = 7f, u1_tanh = 0

At time = 12000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 12000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 12000, init_n2 = 0
At time = 12000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 12000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 12000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 12000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = xxxxxxxx, u2_sigmoid = 7f, u2_tanh = 0

At time = 12000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 12000, u2_hidden_state = xx, u2_prev_ht = xx
----------------------------------
At time = 17000, init_n1 = 0
At time = 17000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 17000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 17000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 17000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = xxxxxxxx, u1_sigmoid = 7f, u1_tanh = 0

At time = 17000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 17000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 17000, init_n2 = 0
At time = 17000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 17000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 17000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 17000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = xxxxxxxx, u2_sigmoid = 7f, u2_tanh = 0

At time = 17000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 17000, u2_hidden_state = xx, u2_prev_ht = xx
Time = t                  21
enable_u1 = 0, enable_u2=0
finish = 1, finish1 = 1, finish2 = 1
----------------------------------
At time = 22000, init_n1 = 0
At time = 22000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 22000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 22000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 22000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = xxxxxxxx, u1_sigmoid = 7f, u1_tanh = 0

At time = 22000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 22000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 22000, init_n2 = 0
At time = 22000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 22000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 22000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 22000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = xxxxxxxx, u2_sigmoid = 7f, u2_tanh = 0

At time = 22000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 22000, u2_hidden_state = xx, u2_prev_ht = xx
111111111111111##################
At time = 26000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 26000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 26000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0
22222222222222##################
At time = 26000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 26000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 26000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0
----------------------------------
At time = 27000, init_n1 = 1
At time = 27000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 27000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 27000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 27000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = xxxxxxxx, u1_sigmoid = 7f, u1_tanh = 0

At time = 27000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 27000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 27000, init_n2 = 1
At time = 27000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 27000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 27000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 27000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = xxxxxxxx, u2_sigmoid = 7f, u2_tanh = 0

At time = 27000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 27000, u2_hidden_state = xx, u2_prev_ht = xx
----------------------------------
At time = 32000, init_n1 = 1
At time = 32000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 32000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 32000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 32000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = xxxxxxxx, u1_sigmoid = 7f, u1_tanh = 0

At time = 32000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 32000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 32000, init_n2 = 1
At time = 32000, enable_input = 1, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 32000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 32000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 32000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = xxxxxxxx, u2_sigmoid = 7f, u2_tanh = 0

At time = 32000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 32000, u2_hidden_state = xx, u2_prev_ht = xx
111111111111111##################
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 36000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 36000, u1_before_output_input_3 = 50, u1_before_output_forget_3 = 50, u1_before_output_cell_update_3 = 50, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0
22222222222222##################
At time = 36000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 36000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 36000, u2_before_output_input_3 = cd10, u2_before_output_forget_3 = cd10, u2_before_output_cell_update_3 = cd10, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0
----------------------------------
At time = 37000, init_n1 = 1
At time = 37000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 37000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 37000, u1_output_input_1 = 5b, u1_output_forget_1 = 5c, u1_output_cell_update_1 = 5d, u1_output_output_1 = 5e

At time = 37000, u1_before_output_input_3 = 50, u1_before_output_forget_3 = 50, u1_before_output_cell_update_3 = 50, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 37000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 37000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 37000, init_n2 = 1
At time = 37000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 37000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 37000, u2_output_input_1 = c47e, u2_output_forget_1 = d580, u2_output_cell_update_1 = e5a1, u2_output_output_1 = e7b2

At time = 37000, u2_before_output_input_3 = cd10, u2_before_output_forget_3 = cd10, u2_before_output_cell_update_3 = cd10, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 37000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 37000, u2_hidden_state = xx, u2_prev_ht = xx
----------------------------------
At time = 42000, init_n1 = 1
At time = 42000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 42000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 42000, u1_output_input_1 = 5b, u1_output_forget_1 = 5c, u1_output_cell_update_1 = 5d, u1_output_output_1 = 5e

At time = 42000, u1_before_output_input_3 = 50, u1_before_output_forget_3 = 50, u1_before_output_cell_update_3 = 50, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 42000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 42000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 42000, init_n2 = 1
At time = 42000, enable_input = 0, finish_input = 1, enable_recurrent = 1, finish_recurrent = 1
At time = 42000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 42000, u2_output_input_1 = c47e, u2_output_forget_1 = d580, u2_output_cell_update_1 = e5a1, u2_output_output_1 = e7b2

At time = 42000, u2_before_output_input_3 = cd10, u2_before_output_forget_3 = cd10, u2_before_output_cell_update_3 = cd10, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 42000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 42000, u2_hidden_state = xx, u2_prev_ht = xx
111111111111111##################
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 46000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 46000, u1_output_cell = 0, u1_tanh_output_cell = 7f
22222222222222##################
At time = 46000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 46000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 46000, u2_output_cell = 0, u2_tanh_output_cell = 7f
----------------------------------
At time = 47000, init_n1 = 1
At time = 47000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 47000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 47000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 47000, u1_before_output_input_3 = ab, u1_before_output_forget_3 = ac, u1_before_output_cell_update_3 = ad, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 47000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 47000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 47000, init_n2 = 1
At time = 47000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 47000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 47000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 47000, u2_before_output_input_3 = 1918e, u2_before_output_forget_3 = 1a290, u2_before_output_cell_update_3 = 1b2b1, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 80, u2_tanh = 0

At time = 47000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 47000, u2_hidden_state = xx, u2_prev_ht = xx
----------------------------------
At time = 52000, init_n1 = 1
At time = 52000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 52000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 52000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 52000, u1_before_output_input_3 = ab, u1_before_output_forget_3 = ac, u1_before_output_cell_update_3 = ad, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 52000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 52000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 52000, init_n2 = 1
At time = 52000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 52000, enable_cell = 1, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 52000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 52000, u2_before_output_input_3 = 1918e, u2_before_output_forget_3 = 1a290, u2_before_output_cell_update_3 = 1b2b1, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 80, u2_tanh = 0

At time = 52000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 52000, u2_hidden_state = xx, u2_prev_ht = xx
111111111111111##################
At time = 56000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 56000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 56000, u1_hidden_state = xx, u1_prev_ht = xx
22222222222222##################
At time = 56000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 56000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 56000, u2_hidden_state = xx, u2_prev_ht = xx
----------------------------------
At time = 57000, init_n1 = 1
At time = 57000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 57000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 57000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 57000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 57000, u1_output_cell = 4f6, u1_tanh_output_cell = 6

At time = 57000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 57000, init_n2 = 1
At time = 57000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 57000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 57000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 57000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 57000, u2_output_cell = 5000, u2_tanh_output_cell = 59

At time = 57000, u2_hidden_state = xx, u2_prev_ht = xx
----------------------------------
At time = 62000, init_n1 = 1
At time = 62000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 62000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 62000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 62000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 62000, u1_output_cell = 4f6, u1_tanh_output_cell = 6

At time = 62000, u1_hidden_state = xx, u1_prev_ht = xx

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 62000, init_n2 = 1
At time = 62000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 62000, enable_cell = 0, finish_cell = 1, enable_output = 1, finish_output = 1

At time = 62000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 62000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 62000, u2_output_cell = 5000, u2_tanh_output_cell = 59

At time = 62000, u2_hidden_state = xx, u2_prev_ht = xx
Time =                65000
finish = 1, finish1 = 1, finish2 = 1
enable_u1 = 1, enable_u2=1
----------------------------------
At time = 67000, init_n1 = 0
At time = 67000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 67000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 67000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 67000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 67000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 67000, u1_hidden_state = 2, u1_prev_ht = 2

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 67000, init_n2 = 0
At time = 67000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 67000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 67000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 67000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 67000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 67000, u2_hidden_state = 2c, u2_prev_ht = 2c
----------------------------------
At time = 72000, init_n1 = 0
At time = 72000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 72000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 72000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 72000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 72000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 72000, u1_hidden_state = 2, u1_prev_ht = 2

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 72000, init_n2 = 0
At time = 72000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 72000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 72000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 72000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 72000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 72000, u2_hidden_state = 2c, u2_prev_ht = 2c
----------------------------------
At time = 77000, init_n1 = 0
At time = 77000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 77000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 77000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 77000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 77000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 77000, u1_hidden_state = 2, u1_prev_ht = 2

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 77000, init_n2 = 0
At time = 77000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 77000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 77000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 77000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 77000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 77000, u2_hidden_state = 2c, u2_prev_ht = 2c
----------------------------------
At time = 82000, init_n1 = 0
At time = 82000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 82000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 82000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 82000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 82000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 82000, u1_hidden_state = 2, u1_prev_ht = 2

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 82000, init_n2 = 0
At time = 82000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 82000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 82000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 82000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 82000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 82000, u2_hidden_state = 2c, u2_prev_ht = 2c
----------------------------------
At time = 87000, init_n1 = 0
At time = 87000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 87000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 87000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 87000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 87000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 87000, u1_hidden_state = 2, u1_prev_ht = 2

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 87000, init_n2 = 0
At time = 87000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 87000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 87000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 87000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 87000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 87000, u2_hidden_state = 2c, u2_prev_ht = 2c
----------------------------------
At time = 92000, init_n1 = 0
At time = 92000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 92000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 92000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 92000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 92000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 92000, u1_hidden_state = 2, u1_prev_ht = 2

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 92000, init_n2 = 0
At time = 92000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 92000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 92000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 92000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 92000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 92000, u2_hidden_state = 2c, u2_prev_ht = 2c
----------------------------------
At time = 97000, init_n1 = 0
At time = 97000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 97000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 97000, u1_output_input_1 = 0, u1_output_forget_1 = 0, u1_output_cell_update_1 = 0, u1_output_output_1 = 0

At time = 97000, u1_before_output_input_3 = 0, u1_before_output_forget_3 = 0, u1_before_output_cell_update_3 = 0, u1_before_output_output_3 = ae, u1_sigmoid = 7f, u1_tanh = 0

At time = 97000, u1_output_cell = 0, u1_tanh_output_cell = 7f

At time = 97000, u1_hidden_state = 2, u1_prev_ht = 2

$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
At time = 97000, init_n2 = 0
At time = 97000, enable_input = 0, finish_input = 1, enable_recurrent = 0, finish_recurrent = 1
At time = 97000, enable_cell = 0, finish_cell = 1, enable_output = 0, finish_output = 1

At time = 97000, u2_output_input_1 = 0, u2_output_forget_1 = 0, u2_output_cell_update_1 = 0, u2_output_output_1 = 0

At time = 97000, u2_before_output_input_3 = 0, u2_before_output_forget_3 = 0, u2_before_output_cell_update_3 = 0, u2_before_output_output_3 = 1b4c2, u2_sigmoid = 7f, u2_tanh = 0

At time = 97000, u2_output_cell = 0, u2_tanh_output_cell = 7f

At time = 97000, u2_hidden_state = 2c, u2_prev_ht = 2c
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_lstm_layer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_lstm_layer/uut/u1/wi}} 
current_wave_config {Untitled 2}
Untitled 2
log_wave {/tb_lstm_layer/uut/u1/wi} 
set_property top lstm_layer [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.runs/synth_1/LSTM_Unit.dcp to /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 8
[Fri Mar 22 10:50:17 2024] Launched synth_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.runs/synth_1/runme.log
set_property top LSTM_Unit [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.srcs/utils_1/imports/synth_1/LSTM_Unit.dcp with file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.runs/synth_1/lstm_layer.dcp
launch_runs synth_1 -jobs 8
[Fri Mar 22 10:52:24 2024] Launched synth_1...
Run output will be captured here: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/LSTM_accelerator/LSTM_accelerator.runs/synth_1/runme.log
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 10:57:55 2024...
