Command: report datapath > reports/FME_INTER_2_datapath_map.log
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  08:49:01 am
  Module:                 FME_INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                 Operator   Signedness  Inputs  Outputs CellArea Line Col     Filename    
==========================================================================================
FME_INTER_2
 U_crtl
  inc_add_649_29
  module:increment_unsigned_19
   slow         increment   unsigned   7x1      7          34.32                          
------------------------------------------------------------------------------------------
   add_649_29       +       unsigned   7x1      7                   0   0 a               
==========================================================================================
FME_INTER_2
 U_crtl
  inc_add_664_29
  module:increment_unsigned_19_2884
   slow         increment   unsigned   7x1      7          34.32                          
------------------------------------------------------------------------------------------
   add_664_29       +       unsigned   7x1      7                   0   0 a               
==========================================================================================
FME_INTER_2
 U_crtl
  inc_add_679_29
  module:increment_unsigned_22_23
   slow         increment   unsigned   8x1      8          40.56                          
------------------------------------------------------------------------------------------
   add_679_29       +       unsigned   8x1      8                   0   0 a               
==========================================================================================
FME_INTER_2
 U_crtl
  lt_577_18
  module:lt_signed_1046
   slow             <       signed     8x5      1           9.36  577  18 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_crtl
  lt_584_18
  module:lt_signed_1044
   slow             <       signed     8x4      1           9.36  577  18 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_crtl
  lt_591_18
  module:lt_signed_1042
   slow             <       signed     9x6      1           9.36  577  18 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_0_U_S0_add_18_16
  module:add_signed_carry_194_1609
   very_fast        +       signed     12x12x1  12        445.64                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_0_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_0_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_0_U_S1_add_18_16
  module:add_signed_carry_1592
   very_fast        +       signed     14x14x1  14        432.12                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_0_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_0_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_194
   very_fast        +       signed     12x12x1  12        445.64                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry
   very_fast        +       signed     14x14x1  14        435.76                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_S10_add_41_28
  module:add_unsigned_carry
   slow             +       unsigned   8x8x1    9          28.08                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[0].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[1].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_194_1608
   very_fast        +       signed     12x12x1  12        445.64                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[1].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[1].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_1591
   very_fast        +       signed     14x14x1  14        435.76                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[1].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[1].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_2888
   slow             +       unsigned   8x8x1    9          28.08                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[1].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[2].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_194_1606
   very_fast        +       signed     12x12x1  12        445.64                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[2].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[2].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_1589
   very_fast        +       signed     14x14x1  14        435.76                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[2].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[2].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_2887
   slow             +       unsigned   8x8x1    9          28.08                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[2].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[3].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_194_1604
   very_fast        +       signed     12x12x1  12        445.64                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[3].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[3].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_1587
   very_fast        +       signed     14x14x1  14        435.76                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[3].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[3].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_1615
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[3].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[4].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_194_1602
   very_fast        +       signed     12x12x1  12        445.64                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[4].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[4].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_1585
   very_fast        +       signed     14x14x1  14        435.76                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[4].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[4].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_1615_2895
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[4].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[5].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_194_1600
   very_fast        +       signed     12x12x1  12        445.64                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[5].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[5].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_1583
   very_fast        +       signed     14x14x1  14        435.76                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[5].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[5].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_1615_2894
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[5].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[6].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_194_1598
   very_fast        +       signed     12x12x1  12        445.64                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[6].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[6].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_1581
   very_fast        +       signed     14x14x1  14        435.76                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[6].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[6].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_1615_2893
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[6].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[7].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_194_1596
   very_fast        +       signed     12x12x1  12        445.64                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[7].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[7].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_1579
   very_fast        +       signed     14x14x1  14        435.76                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[7].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[7].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_1615_2892
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[7].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[8].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_194_1594
   very_fast        +       signed     12x12x1  12        445.64                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[8].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[8].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_1577
   very_fast        +       signed     14x14x1  14        368.68                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[8].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[8].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_1615_2891
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[8].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_0__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_0__U_F2_U_S1_add_18_10_group_223
   very_fast  csa_and_adder            14x12x16 16        815.88                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_0__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_0__U_F2_U_S21_add_18_10_group_221
   very_fast  csa_and_adder            14x12x16 16        751.40                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_1__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_1__U_F2_U_S1_add_18_10_group_219
   very_fast  csa_and_adder            14x12x16 16        720.72                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_1__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_1__U_F2_U_S21_add_18_10_group_217
   very_fast  csa_and_adder            14x12x16 16        712.92                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_2__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_2__U_F2_U_S1_add_18_10_group_215
   very_fast  csa_and_adder            14x12x16 16        716.04                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_2__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_2__U_F2_U_S21_add_18_10_group_213
   very_fast  csa_and_adder            14x12x16 16        723.32                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_3__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_3__U_F2_U_S1_add_18_10_group_211
   very_fast  csa_and_adder            14x12x16 16        683.28                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_3__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_3__U_F2_U_S21_add_18_10_group_209
   very_fast  csa_and_adder            14x12x16 16        680.68                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_4__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_4__U_F2_U_S1_add_18_10_group_207
   very_fast  csa_and_adder            14x12x16 16        680.68                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_4__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_4__U_F2_U_S21_add_18_10_group_205
   very_fast  csa_and_adder            14x12x16 16        683.28                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_5__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_5__U_F2_U_S1_add_18_10_group_203
   very_fast  csa_and_adder            14x12x16 16        680.68                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[5].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[5].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_5__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_5__U_F2_U_S21_add_18_10_group_201
   very_fast  csa_and_adder            14x12x16 16        680.68                          
------------------------------------------------------------------------------------------
   PUs[5].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[5].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[5].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_6__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_6__U_F2_U_S1_add_18_10_group_199
   very_fast  csa_and_adder            14x12x16 16        683.28                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[6].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[6].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_6__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_6__U_F2_U_S21_add_18_10_group_197
   very_fast  csa_and_adder            14x12x16 16        680.68                          
------------------------------------------------------------------------------------------
   PUs[6].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[6].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[6].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_7__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_7__U_F2_U_S1_add_18_10_group_195
   very_fast  csa_and_adder            14x12x16 16        680.68                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[7].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[7].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_7__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_7__U_F2_U_S21_add_18_10_group_193
   very_fast  csa_and_adder            14x12x16 16        683.28                          
------------------------------------------------------------------------------------------
   PUs[7].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[7].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[7].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_8__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_8__U_F2_U_S1_add_18_10_group_191
   very_fast  csa_and_adder            14x12x16 16        697.32                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[8].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[8].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_8__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_8__U_F2_U_S21_add_18_10_group_189
   very_fast  csa_and_adder            14x12x16 16        681.20                          
------------------------------------------------------------------------------------------
   PUs[8].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[8].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[8].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[0].U_clip
  gte_446_34
  module:geq_signed_936_2872
   very_fast        >=      signed     11x9     1          33.28  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[11].U_clip_gte_446_34
 module:geq_signed_936_2874
  very_fast         >=      signed     11x9     1          33.28  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[12].U_clip_gte_446_34
 module:geq_signed_936_2875
  very_fast         >=      signed     11x9     1          33.28  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[14].U_clip_gte_446_34
 module:geq_signed_936_2876
  very_fast         >=      signed     11x9     1          33.28  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[15].U_clip_gte_446_34
 module:geq_signed_936_2877
  very_fast         >=      signed     11x9     1          33.28  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[17].U_clip_gte_446_34
 module:geq_signed_936_2878
  very_fast         >=      signed     11x9     1          33.28  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[18].U_clip_gte_446_34
 module:geq_signed_936_2879
  very_fast         >=      signed     11x9     1          33.28  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[20].U_clip_gte_446_34
 module:geq_signed_936_2880
  very_fast         >=      signed     11x9     1          33.28  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[21].U_clip_gte_446_34
 module:geq_signed_936_2881
  very_fast         >=      signed     11x9     1          33.28  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[23].U_clip_gte_446_34
 module:geq_signed_936_2882
  very_fast         >=      signed     11x9     1          33.28  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[24].U_clip_gte_446_34
 module:geq_signed_936_2883
  very_fast         >=      signed     11x9     1          33.28  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[26].U_clip_gte_446_34
 module:geq_signed_936
  very_fast         >=      signed     11x9     1          33.28  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[2].U_clip
  gte_446_34
  module:geq_signed_936_2867
   very_fast        >=      signed     11x9     1          33.28  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[3].U_clip
  gte_446_34
  module:geq_signed_936_2868
   very_fast        >=      signed     11x9     1          35.36  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[5].U_clip
  gte_446_34
  module:geq_signed_936_2869
   very_fast        >=      signed     11x9     1          35.36  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[6].U_clip
  gte_446_34
  module:geq_signed_936_2870
   very_fast        >=      signed     11x9     1          35.36  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[8].U_clip
  gte_446_34
  module:geq_signed_936_2871
   very_fast        >=      signed     11x9     1          33.28  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[9].U_clip_gte_446_34
 module:geq_signed_936_2873
  very_fast         >=      signed     11x9     1          33.28  805  11 FME_INTER_2.vhd 
==========================================================================================

      Type       CellArea Percentage 
-------------------------------------
datapath modules 22349.60      44.04 
external muxes       0.00       0.00 
others           28396.68      55.96 
-------------------------------------
total            50746.28     100.00 

