Return-Path: <SRS0=8sqo=RS=vger.kernel.org=linux-kernel-owner@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.8 required=3.0 tests=DKIM_SIGNED,DKIM_VALID,
	DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM,
	HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,
	SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id 11F89C10F06
	for <linux-kernel@archiver.kernel.org>; Fri, 15 Mar 2019 02:18:34 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id AAD8521872
	for <linux-kernel@archiver.kernel.org>; Fri, 15 Mar 2019 02:18:33 +0000 (UTC)
Authentication-Results: mail.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="lREoL67I"
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728220AbfCOCSc (ORCPT
        <rfc822;linux-kernel@archiver.kernel.org>);
        Thu, 14 Mar 2019 22:18:32 -0400
Received: from mail-wr1-f66.google.com ([209.85.221.66]:46614 "EHLO
        mail-wr1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727304AbfCOCSb (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 14 Mar 2019 22:18:31 -0400
Received: by mail-wr1-f66.google.com with SMTP id 33so7928802wrb.13;
        Thu, 14 Mar 2019 19:18:28 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20161025;
        h=mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc:content-transfer-encoding;
        bh=xuuk/rNBwaXKQQzsXusdJ+tE4WGOvqqNaZWrnidZzaA=;
        b=lREoL67Id+bJGv6N/Ukv+JkfEC5IX8BWSY6DjuD3maXp8aPkPxPPYiVBsAAv+6JjNm
         /4qeJwhzIra75zywXU6MYOZW2xU8jb1EMlQY69W+zHTvIU7arTERTAR6EaR5VlCuq3iT
         Em+F2q+tUGY4g5y4a3WS9rgTrR+vbLu/XjMgLj9YijDSnDp0v9q9aQQKHA0Y1i7qytRk
         A1gMXjt2boTIG2lzHdvy/NoUukJFXCp6Hh4HZQvYqR+toAxOrOO/qFuQOSaNrlTWECul
         /Kc8PQ9qFdyTGTlrUx1exFDQD1wAes17Hm3iD54V27x2ADiNfhot153CO/TfJzWKjuyl
         3lGw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:mime-version:references:in-reply-to:from:date
         :message-id:subject:to:cc:content-transfer-encoding;
        bh=xuuk/rNBwaXKQQzsXusdJ+tE4WGOvqqNaZWrnidZzaA=;
        b=jAtf+sNpw4EE6dJprp3msbceKL2dzv9hAAmY8j9TP8PiLvCg6WZfPrmgxpBGciZliD
         TeWJjiAul13EzDyKJEBGahYK9IBjcLZL1A0ndO3M5NDn8cCbMMcyo041RKyTy7hKV+Dz
         CcvxWc13jbeVs5zsPGa5yeKHfF9y0qPIhfF51wKgk8YgbFxF89rviYGXhDdt2RvpGfwM
         2SigV5ieZoOyWOVUM4gKxLFceY0m9nzf8RDIQD3NBev9BuL5Xg6Hxz25UtITWr6k77io
         gdofUa3Xek/moJ0/79bFzg5EuoopAoI5OuyPbI7faACJ6e2ar2RWZ4Wn3pIO4buXvWGH
         HyWQ==
X-Gm-Message-State: APjAAAXqiOeq+M0qYmXMr7jwzfrM3Saiu22FZUeRo23Jzp1/z0rsbH81
        V6bZGTFv7fDbdEyIx01NlMSbT/WV7HGhfESiKDY=
X-Google-Smtp-Source: APXvYqwxC4j6x8EESQYASSA6L0bChxCPM2fML7Ejd6WO/VGWJE+ikb3QWDjFic8iF5h4a6G2vjRBtCeZKjYdbOVrnLU=
X-Received: by 2002:adf:a147:: with SMTP id r7mr558504wrr.5.1552616307611;
 Thu, 14 Mar 2019 19:18:27 -0700 (PDT)
MIME-Version: 1.0
References: <1552467452-538-1-git-send-email-hongxing.zhu@nxp.com>
 <1552467452-538-2-git-send-email-hongxing.zhu@nxp.com> <CAHQ1cqE3fcCQ2mHk-SuLdBn3XDUy9U2h=qsTCS6aO+3za0Aptw@mail.gmail.com>
 <AM0PR0402MB357070EA4DF0331D0F29EDCE8C4B0@AM0PR0402MB3570.eurprd04.prod.outlook.com>
In-Reply-To: <AM0PR0402MB357070EA4DF0331D0F29EDCE8C4B0@AM0PR0402MB3570.eurprd04.prod.outlook.com>
From:   Andrey Smirnov <andrew.smirnov@gmail.com>
Date:   Thu, 14 Mar 2019 19:18:15 -0700
Message-ID: <CAHQ1cqHjiLUFRUMO40fcpO83ATrkAa5NcZWnjjZMe+ZskSCQiQ@mail.gmail.com>
Subject: Re: [RFC 2/2] PCI: imx6: Add support for i.MX8QM/QXP PCIe
To:     Richard Zhu <hongxing.zhu@nxp.com>
Cc:     "bhelgaas@google.com" <bhelgaas@google.com>,
        "lorenzo.pieralisi@arm.com" <lorenzo.pieralisi@arm.com>,
        "l.stach@pengutronix.de" <l.stach@pengutronix.de>,
        "linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
        "linux-arm-kernel@lists.infradead.org" 
        <linux-arm-kernel@lists.infradead.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Thu, Mar 14, 2019 at 2:18 AM Richard Zhu <hongxing.zhu@nxp.com> wrote:
>
> Hi Andrey:
> Thanks a lot for your review comments.
>
> Best Regards
> Richard Zhu
> Office: 86-21-28937189
> Mobile: 86-13386059786
>
>
> > -----Original Message-----
> > From: Andrey Smirnov [mailto:andrew.smirnov@gmail.com]
> > Sent: 2019=E5=B9=B43=E6=9C=8814=E6=97=A5 4:20
> > To: Richard Zhu <hongxing.zhu@nxp.com>
> > Cc: bhelgaas@google.com; lorenzo.pieralisi@arm.com;
> > l.stach@pengutronix.de; linux-pci@vger.kernel.org;
> > linux-arm-kernel@lists.infradead.org; linux-kernel@vger.kernel.org
> > Subject: Re: [RFC 2/2] PCI: imx6: Add support for i.MX8QM/QXP PCIe
> >
> > On Wed, Mar 13, 2019 at 2:15 AM Richard Zhu <hongxing.zhu@nxp.com>
> > wrote:
> > >
> > > Add codes needed to support i.MX8QM/QXP PCIe.
> > > - HSIO(High Speed IO) subsystem is new defined on i.MX8QM/QXP.
> > >   The PCIe and SATA modules are contained in the HSIO subsystem. Ther=
e
> > >   are two PCIe, one SATA controllers and three mixed lane PHYs on
> > >   i.MX8QM. There are three use cases of the HSIO subsystem on
> > i.MX8QM.
> > >   1. PCIea 2 lanes and one SATA AHCI port.
> > >   2. PCIea 1 lane, PCIeb 1 lane and one SATA AHCI port.
> > >   3. PCIea 2 lanes, PCIeb 1 lane.
> > >   i.MX8QXP only has PCIeb controller and one lane PHY.
> > > - The HSIO address map as viewed from system level is as shown below.
> > >   address [31:24]    Local address    Target    Address Size
> > >   5F                 0                HSIO      16MB
> > >   60-6F              40-4F            HSIO      256MB
> > >   70-7F              80-8F            HSIO      256MB
> > >   So, the cpu_addr_fixup is required to enable i.MX8QM/QXP PCIe.
> > > - Both external OSC and internal PLL can be used as PCIe reference
> > >   clock.
> > > - clock request GPIO for controlling the PCI reference clock request
> > >   signal. And should be configure OD when L1SS maybe enabled later.
> > > - One more power domain HSIO_GPIO and clock PCIE_PER are required by
> > >   i.MX8QM/QXP PCIe.
> > >
> > > Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
> > > ---
> > >  drivers/pci/controller/dwc/pci-imx6.c | 392
> > > +++++++++++++++++++++++++++++++++-
> > >  1 file changed, 387 insertions(+), 5 deletions(-)
> > >
> > > diff --git a/drivers/pci/controller/dwc/pci-imx6.c
> > > b/drivers/pci/controller/dwc/pci-imx6.c
> > > index aaa9489..aacefb6 100644
> > > --- a/drivers/pci/controller/dwc/pci-imx6.c
> > > +++ b/drivers/pci/controller/dwc/pci-imx6.c
> > > @@ -39,6 +39,7 @@
> > >  #define IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE       BIT(11)
> > >  #define IMX8MQ_GPR12_PCIE2_CTRL_DEVICE_TYPE    GENMASK(11,
> > 8)
> > >  #define IMX8MQ_PCIE2_BASE_ADDR                 0x33c00000
> > > +#define IMX8_HSIO_PCIEB_BASE_ADDR              0x5f010000
> > >
> > >  #define to_imx6_pcie(x)        dev_get_drvdata((x)->dev)
> > >
> > > @@ -48,10 +49,13 @@ enum imx6_pcie_variants {
> > >         IMX6QP,
> > >         IMX7D,
> > >         IMX8MQ,
> > > +       IMX8QM,
> > > +       IMX8QXP,
> > >  };
> > >
> > >  #define IMX6_PCIE_FLAG_IMX6_PHY                        BIT(0)
> > >  #define IMX6_PCIE_FLAG_IMX6_SPEED_CHANGE       BIT(1)
> > > +#define IMX6_PCIE_FLAG_IMX6_CPU_ADDR_FIXUP     BIT(2)
> >
> > This is an IMX8Q* specific flag, so it probably should be called someth=
ing like
> > IMX6_PCIE_FLAG_IMX8Qx_CPU_ADD_FIXUP.
> [Richard Zhu] Okay, would change it later.
> >
> > >
> > >  struct imx6_pcie_drvdata {
> > >         enum imx6_pcie_variants variant; @@ -60,10 +64,12 @@ struct
> > > imx6_pcie_drvdata {
> > >
> > >  struct imx6_pcie {
> > >         struct dw_pcie          *pci;
> > > +       int                     clkreq_gpio;
> >
> > Is this really necessary? On i.MX8MQ vendor tree for some unknown reaso=
n
> > would reconfigure a dedicated CLKREQ_B signal as a GPIO and then use it=
 as
> > CLKREQ signal that way instead of controlling it via dedicated bits in =
register
> > file, so I am wondering if that is the case with QM and QXP.
> [Richard Zhu] There is a same mechanism of the CLKREQ on iMX8QM/QXP/MQ.
> Up to now, this pin is configured as GPIO, because that this pin would be=
 pull up when OD is set
> and the EP device doesn't support the L1SS at all.
> Thus, the external CLK would be turned off in this scenario.
> This pin would be used in OD(Open Drain) mode when L1SS is enabled.
> The L1SS has been verified on iMX8MQ. But I don't have a dynamic method t=
o
> turn the L1SS feature on at RC side yet when the L1SS is supported by EP.
> Configure CLK_REQ as GPIO here currently, and hope to figure out one solu=
tion in future.
>

Hmm, I am afraid I still don't understand why that pin has to be
controlled via GPIO subsystem. Here are my assumptions:

1. We can configure, say, PCIE0's CLKREQ as
SC_P_PCIE_CTRL0_CLKREQ_B_HSIO_PCIE0_CLKREQ_B on i.MX8QM, which should
be open drain just by CLKREQ's definition, and we can, if need be,
configure internal pull up in the same pinmux entry

2. It is possible to driver that pin open/closed via some bits in
register file. IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE in case of i.MX8MQ,
maybe something else for other i.MX8 SoC

given those assumptions, why would we need to introduce a new DT
binding to specify a GPIO and then control it via gpio_set_value()?
AFAICT, absence or presence of L1SS support should be irrelevant.
Perhaps some of my assumptions is wrong? Or maybe your use-case does
use a dedicated GPIO pin that can't be configure as CLKREQ_B via
pinmux?

> >
> > >         int                     reset_gpio;
> > >         bool                    gpio_active_high;
> > >         struct clk              *pcie_bus;
> > >         struct clk              *pcie_phy;
> > > +       struct clk              *pcie_per;
> > >         struct clk              *pcie_inbound_axi;
> > >         struct clk              *pcie;
> > >         struct clk              *pcie_aux;
> > > @@ -77,6 +83,9 @@ struct imx6_pcie {
> > >         u32                     tx_deemph_gen2_6db;
> > >         u32                     tx_swing_full;
> > >         u32                     tx_swing_low;
> > > +       u32                     hsio_cfg;
> > > +       u32                     ext_osc;
> > > +       u32                     local_addr;
> > >         int                     link_gen;
> > >         struct regulator        *vpcie;
> > >         void __iomem            *phy_base;
> > > @@ -85,6 +94,8 @@ struct imx6_pcie {
> > >         struct device           *pd_pcie;
> > >         /* power domain for pcie phy */
> > >         struct device           *pd_pcie_phy;
> > > +       /* power domain for hsio gpio used by pcie */
> > > +       struct device           *pd_hsio_gpio;
> > >         const struct imx6_pcie_drvdata *drvdata;  };
> > >
> > > @@ -92,6 +103,7 @@ struct imx6_pcie {
> > >  #define PHY_PLL_LOCK_WAIT_MAX_RETRIES  2000
> > >  #define PHY_PLL_LOCK_WAIT_USLEEP_MIN   50
> > >  #define PHY_PLL_LOCK_WAIT_USLEEP_MAX   200
> > > +#define L2_ENTRY_WAIT_MAX_RETRIES      10000
> > >
> > >  /* PCIe Root Complex registers (memory-mapped) */
> > >  #define PCIE_RC_IMX6_MSI_CAP                   0x50
> > > @@ -157,6 +169,43 @@ struct imx6_pcie {  #define
> > > PHY_RX_OVRD_IN_LO_RX_DATA_EN (1 << 5)  #define
> > > PHY_RX_OVRD_IN_LO_RX_PLL_EN (1 << 3)
> > >
> > > +/* iMX8 HSIO registers */
> > > +#define IMX8QM_CSR_PHYX2_OFFSET
> > 0x00000
> > > +#define IMX8QM_CSR_PHYX1_OFFSET
> > 0x10000
> > > +#define IMX8QM_CSR_PHYX_STTS0_OFFSET           0x4
> > > +#define IMX8QM_CSR_PCIEA_OFFSET
> > 0x20000
> > > +#define IMX8QM_CSR_PCIEB_OFFSET
> > 0x30000
> > > +#define IMX8QM_CSR_PCIE_CTRL1_OFFSET           0x4
> > > +#define IMX8QM_CSR_PCIE_CTRL2_OFFSET           0x8
> > > +#define IMX8QM_CSR_PCIE_STTS0_OFFSET           0xC
> > > +#define IMX8QM_CSR_MISC_OFFSET                 0x50000
> > > +
> > > +#define IMX8QM_CTRL_LTSSM_ENABLE               BIT(4)
> > > +#define IMX8QM_CTRL_READY_ENTR_L23             BIT(5)
> > > +#define IMX8QM_CTRL_PM_XMT_TURNOFF             BIT(9)
> > > +#define IMX8QM_CTRL_BUTTON_RST_N               BIT(21)
> > > +#define IMX8QM_CTRL_PERST_N                    BIT(22)
> > > +#define IMX8QM_CTRL_POWER_UP_RST_N             BIT(23)
> > > +
> > > +#define IMX8QM_CTRL_STTS0_PM_LINKST_IN_L2      BIT(13)
> > > +#define IMX8QM_CTRL_STTS0_PM_REQ_CORE_RST      BIT(19)
> > > +#define IMX8QM_STTS0_LANE0_TX_PLL_LOCK         BIT(4)
> > > +#define IMX8QM_STTS0_LANE1_TX_PLL_LOCK         BIT(12)
> > > +
> > > +#define IMX8QM_PCIE_TYPE_MASK                  GENMASK(27,
> > 24)
> > > +
> > > +#define IMX8QM_PHYX2_CTRL0_APB_MASK            GENMASK(1,
> > 0)
> > > +#define IMX8QM_PHY_APB_RSTN_0                  BIT(0)
> > > +#define IMX8QM_PHY_APB_RSTN_1                  BIT(1)
> > > +
> > > +#define IMX8QM_MISC_IOB_RXENA                  BIT(0)
> > > +#define IMX8QM_MISC_IOB_TXENA                  BIT(1)
> > > +#define IMX8QM_CSR_MISC_IOB_A_0_TXOE           BIT(2)
> > > +#define IMX8QM_CSR_MISC_IOB_A_0_M1M0_MASK      GENMASK(4,
> > 3)
> > > +#define IMX8QM_CSR_MISC_IOB_A_0_M1M0_2         BIT(4)
> > > +#define IMX8QM_MISC_PHYX1_EPCS_SEL             BIT(12)
> > > +#define IMX8QM_MISC_PCIE_AB_SELECT             BIT(13)
> > > +
> > >  static int pcie_phy_poll_ack(struct imx6_pcie *imx6_pcie, int
> > > exp_val)  {
> > >         struct dw_pcie *pci =3D imx6_pcie->pci; @@ -373,14 +422,65 @@
> > > static int imx6_pcie_attach_pd(struct device *dev)
> > >                 return PTR_ERR(link);
> > >         }
> > >
> > > +       switch (imx6_pcie->drvdata->variant) {
> > > +       case IMX8QM:
> > > +       case IMX8QXP:
> > > +               imx6_pcie->pd_hsio_gpio =3D
> > dev_pm_domain_attach_by_name(dev,
> > > +                               "hsio_gpio");
> > > +               if (IS_ERR(imx6_pcie->pd_hsio_gpio))
> > > +                       return PTR_ERR(imx6_pcie->pd_hsio_gpio);
> > > +
> > > +               link =3D device_link_add(dev, imx6_pcie->pd_hsio_gpio=
,
> > > +                               DL_FLAG_STATELESS |
> > > +                               DL_FLAG_PM_RUNTIME |
> > > +                               DL_FLAG_RPM_ACTIVE);
> > > +               if (!link) {
> > > +                       dev_err(dev, "Failed to add device_link to gp=
io
> > pd.\n");
> > > +                       return -EINVAL;
> > > +               }
> > > +
> > > +               break;
> > > +       default:
> > > +               break;
> > > +       }
> > > +
> > >         return 0;
> > >  }
> > >
> > >  static void imx6_pcie_assert_core_reset(struct imx6_pcie *imx6_pcie)
> > > {
> > > +       u32 addr;
> > > +       int i;
> > >         struct device *dev =3D imx6_pcie->pci->dev;
> > >
> > >         switch (imx6_pcie->drvdata->variant) {
> > > +       case IMX8QXP:
> > > +               addr =3D IMX8QM_CSR_PCIEB_OFFSET +
> > > + IMX8QM_CSR_PCIE_CTRL2_OFFSET;
> >
> > This and similar "IMX8QM_CSR_PCIEA_OFFSET + i * SZ_64K" pattern keeps
> > popping up quite frequently in the code. I think at the very least it w=
ould be
> > good to calculate this offset in probe and store it as a member of stru=
ct
> > imx6_pcie. However I do wonder if this should actually be handle by eit=
her
> > declaring an additional syscon regmap of additional reg/reg-name proper=
ty.
> >
> [Richard Zhu] IMHO, I just reduce some more MACRO definitions in the code=
s.
> Actually, the "IMX8QM_CSR_PCIEA_OFFSET + SZ_64K" should be the IMX8QM_CSR=
_PCIEB_OFFSET.
> I can add some more macro-definitions, for example " IMX8QM_CSR_PCIEB_OFF=
SET " to remove the calculations later.
> How do you think about that?
>

It's ultimately up to you. I was just pointing out that the code keeps
re-calculating the same thing again and again, so it might have
benefited from caching that value.

> > > +               regmap_update_bits(imx6_pcie->iomuxc_gpr, addr,
> > > +                               IMX8QM_CTRL_BUTTON_RST_N,
> > > +                               IMX8QM_CTRL_BUTTON_RST_N);
> > > +               regmap_update_bits(imx6_pcie->iomuxc_gpr, addr,
> > > +                               IMX8QM_CTRL_PERST_N,
> > > +                               IMX8QM_CTRL_PERST_N);
> > > +               regmap_update_bits(imx6_pcie->iomuxc_gpr, addr,
> > > +
> > IMX8QM_CTRL_POWER_UP_RST_N,
> > > +
> > IMX8QM_CTRL_POWER_UP_RST_N);
> > > +               break;
> > > +       case IMX8QM:
> > > +               for (i =3D 0; i <=3D imx6_pcie->controller_id; i++) {
> >
> > This loop is a bit surprising to me. It's hard to tell why you'd iterat=
e from 0 to
> > controller_id. I think it'd be good to add a comment explaining the log=
ic
> > behind this code.
> >
> [Richard Zhu] Okay, comments would be added here.
> /*
>  *  In i.MX8QM, two lanes PHY and one lane PHY share the
>  *  same calibration signal. And one lane PHY would use
>  *  the calibration output from two lanes PHY. So PCIeA
>  *  related resets are configured before configurating PCIeB.
>  */

It sounds like this code relies on the fact that PCIeA will be
initialized before PCIeB. I am not sure this can be guaranteed by this
driver, since it supports probe deferral and PCIeA's probing can be
delayed so that  PCIeB's would happen first. Am I misinterpreting
this? If not maybe this should be moved out to PHY driver as well?

> >
> > > +                       addr =3D IMX8QM_CSR_PCIEA_OFFSET + i *
> > SZ_64K;
> > > +                       addr +=3D IMX8QM_CSR_PCIE_CTRL2_OFFSET;
> > > +                       regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > addr,
> > > +
> > IMX8QM_CTRL_BUTTON_RST_N,
> > > +
> > IMX8QM_CTRL_BUTTON_RST_N);
> > > +                       regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > addr,
> > > +
> > IMX8QM_CTRL_PERST_N,
> > > +
> > IMX8QM_CTRL_PERST_N);
> > > +                       regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > addr,
> > > +
> > IMX8QM_CTRL_POWER_UP_RST_N,
> > > +
> > IMX8QM_CTRL_POWER_UP_RST_N);
> > > +               }
> > > +               break;
> > >         case IMX7D:
> > >         case IMX8MQ:
> > >                 reset_control_assert(imx6_pcie->pciephy_reset);
> > > @@ -477,6 +577,21 @@ static int imx6_pcie_enable_ref_clk(struct
> > imx6_pcie *imx6_pcie)
> > >
> > IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE_EN,
> > >
> > IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE_EN);
> > >                 break;
> > > +       case IMX8QXP:
> > > +       case IMX8QM:
> > > +               ret =3D
> > clk_prepare_enable(imx6_pcie->pcie_inbound_axi);
> > > +               if (ret) {
> > > +                       dev_err(dev, "unable to enable pcie_axi
> > clock\n");
> > > +                       break;
> > > +               }
> > > +               ret =3D clk_prepare_enable(imx6_pcie->pcie_per);
> > > +               if (ret) {
> > > +                       dev_err(dev, "unable to enable pcie_per
> > clock\n");
> > > +
> > clk_disable_unprepare(imx6_pcie->pcie_inbound_axi);
> > > +                       break;
> > > +               }
> > > +
> > > +               break;
> > >         }
> > >
> > >         return ret;
> > > @@ -501,6 +616,63 @@ static void
> > imx7d_pcie_wait_for_phy_pll_lock(struct imx6_pcie *imx6_pcie)
> > >         dev_err(dev, "PCIe PLL lock timeout\n");  }
> > >
> > > +static int imx8_hsio_pcie_wait_for_phy_pll_lock(struct imx6_pcie
> > > +*imx6_pcie) {
> > > +       u32 retries, addr, val, lock =3D 0;
> > > +       int ret;
> > > +       struct dw_pcie *pci =3D imx6_pcie->pci;
> > > +       struct device *dev =3D pci->dev;
> > > +
> > > +       addr =3D IMX8QM_CSR_PCIEA_OFFSET + imx6_pcie->controller_id
> > * SZ_64K;
> > > +       addr +=3D IMX8QM_CSR_PCIE_STTS0_OFFSET;
> > > +       for (retries =3D 0; retries < PHY_PLL_LOCK_WAIT_MAX_RETRIES;
> > retries++) {
> > > +               regmap_read(imx6_pcie->iomuxc_gpr, addr, &val);
> > > +               if ((val & IMX8QM_CTRL_STTS0_PM_REQ_CORE_RST)
> > =3D=3D 0)
> > > +                       break;
> > > +               udelay(1);
> > > +       }
> > > +
> > > +       if ((val & IMX8QM_CTRL_STTS0_PM_REQ_CORE_RST) !=3D 0) {
> > > +               dev_err(dev, "ERROR: PM_REQ_CORE_RST is still
> > set.\n");
> > > +               return -ENODEV;
> > > +       }
> > > +
> >
> > You can really cut down on boilerplate here by using
> > regmap_read_poll_timeout()
> >
> [Richard Zhu] Okay, would change it later.
>
> > > +       addr =3D IMX8QM_CSR_PHYX2_OFFSET + imx6_pcie->controller_id
> > * SZ_64K;
> > > +       addr +=3D IMX8QM_CSR_PHYX_STTS0_OFFSET;
> > > +       for (retries =3D 0; retries < PHY_PLL_LOCK_WAIT_MAX_RETRIES;
> > retries++) {
> > > +               regmap_read(imx6_pcie->iomuxc_gpr, addr, &val);
> > > +               if (imx6_pcie->hsio_cfg =3D=3D 2) {
> > > +                       if (imx6_pcie->controller_id =3D=3D 0)
> > > +                               lock =3D
> > IMX8QM_STTS0_LANE0_TX_PLL_LOCK;
> > > +                       else
> > > +                               lock =3D
> > IMX8QM_STTS0_LANE1_TX_PLL_LOCK;
> > > +               } else if (imx6_pcie->hsio_cfg =3D=3D 3) {
> > > +                       lock =3D
> > IMX8QM_STTS0_LANE0_TX_PLL_LOCK;
> > > +                       if (imx6_pcie->controller_id =3D=3D 0)
> > > +                               lock |=3D
> > IMX8QM_STTS0_LANE1_TX_PLL_LOCK;
> > > +               } else if (imx6_pcie->hsio_cfg =3D=3D 1) {
> > > +                       lock =3D
> > IMX8QM_STTS0_LANE0_TX_PLL_LOCK;
> > > +                       lock |=3D
> > IMX8QM_STTS0_LANE1_TX_PLL_LOCK;
> > > +               } else {
> > > +                       dev_err(dev, "ERROR: illegal hsio_cfg
> > value.\n");
> > > +                       return -EINVAL;
> > > +               }
> > > +               val &=3D lock;
> > > +               if (val =3D=3D lock)
> > > +                       break;
> > > +               udelay(10);
> > > +       }
> > > +
> > > +       if (retries >=3D PHY_PLL_LOCK_WAIT_MAX_RETRIES) {
> > > +               dev_info(dev, "pcie phy pll can't be locked.\n");
> > > +               ret =3D -ENODEV;
> > > +       } else {
> > > +               dev_info(dev, "pcie phy pll is locked.\n");
> > > +       }
> > > +
> >
> > Ditto.
> [Richard Zhu] Got that. Thanks.
> >
> > > +       return ret;
> > > +}
> > > +
> > >  static void imx6_pcie_deassert_core_reset(struct imx6_pcie
> > > *imx6_pcie)  {
> > >         struct dw_pcie *pci =3D imx6_pcie->pci; @@ -553,6 +725,11 @@
> > > static void imx6_pcie_deassert_core_reset(struct imx6_pcie *imx6_pcie=
)
> > >         }
> > >
> > >         switch (imx6_pcie->drvdata->variant) {
> > > +       case IMX8QXP:
> > > +       case IMX8QM:
> > > +               /* wait for phy pll lock firstly. */
> > > +               imx8_hsio_pcie_wait_for_phy_pll_lock(imx6_pcie);
> > > +               break;
> > >         case IMX8MQ:
> > >                 reset_control_deassert(imx6_pcie->pciephy_reset);
> > >                 break;
> > > @@ -613,25 +790,114 @@ static void
> > > imx6_pcie_deassert_core_reset(struct imx6_pcie *imx6_pcie)
> > >
> > >  static void imx6_pcie_configure_type(struct imx6_pcie *imx6_pcie)  {
> > > -       unsigned int mask, val;
> > > -
> > > -       if (imx6_pcie->drvdata->variant =3D=3D IMX8MQ &&
> > > +       unsigned int offset, mask, val;
> > > +
> > > +       if (imx6_pcie->drvdata->variant =3D=3D IMX8QM ||
> > > +           imx6_pcie->drvdata->variant =3D=3D IMX8QXP) {
> >
> > Since there's now more than two possibilities, it'd probably make sense=
 to
> > convert this code to use switch statement.
> [Richard Zhu] Okay, would use switch statement later.
>
> >
> > > +               offset =3D IMX8QM_CSR_PCIEA_OFFSET +
> > > +                       imx6_pcie->controller_id * SZ_64K;
> > > +               mask   =3D IMX8QM_PCIE_TYPE_MASK;
> > > +               val    =3D FIELD_PREP(IMX8QM_PCIE_TYPE_MASK,
> > > +                                   PCI_EXP_TYPE_ROOT_PORT);
> > > +       } else if (imx6_pcie->drvdata->variant =3D=3D IMX8MQ &&
> > >             imx6_pcie->controller_id =3D=3D 1) {
> > > +               offset =3D IOMUXC_GPR12;
> > >                 mask   =3D
> > IMX8MQ_GPR12_PCIE2_CTRL_DEVICE_TYPE;
> > >                 val    =3D
> > FIELD_PREP(IMX8MQ_GPR12_PCIE2_CTRL_DEVICE_TYPE,
> > >                                     PCI_EXP_TYPE_ROOT_PORT);
> > >         } else {
> > > +               offset =3D IOMUXC_GPR12;
> > >                 mask =3D IMX6Q_GPR12_DEVICE_TYPE;
> > >                 val  =3D FIELD_PREP(IMX6Q_GPR12_DEVICE_TYPE,
> > >                                   PCI_EXP_TYPE_ROOT_PORT);
> > >         }
> > >
> > > -       regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
> > mask, val);
> > > +       regmap_update_bits(imx6_pcie->iomuxc_gpr, offset, mask, val);
> > >  }
> > >
> > >  static void imx6_pcie_init_phy(struct imx6_pcie *imx6_pcie)  {
> > >         switch (imx6_pcie->drvdata->variant) {
> > > +       case IMX8QXP:
> > > +       case IMX8QM:
> > > +               if (imx6_pcie->hsio_cfg =3D=3D 1) {
> > > +                       regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               IMX8QM_CSR_PHYX2_OFFSET,
> > > +
> > IMX8QM_PHYX2_CTRL0_APB_MASK,
> > > +                               IMX8QM_PHY_APB_RSTN_0 |
> > > +                               IMX8QM_PHY_APB_RSTN_1);
> > > +
> > > +                       regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               IMX8QM_CSR_MISC_OFFSET,
> > > +                               IMX8QM_MISC_PHYX1_EPCS_SEL,
> > > +                               IMX8QM_MISC_PHYX1_EPCS_SEL);
> > > +                       regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               IMX8QM_CSR_MISC_OFFSET,
> > > +                               IMX8QM_MISC_PCIE_AB_SELECT,
> > > +                               0);
> > > +               } else if (imx6_pcie->hsio_cfg =3D=3D 2) {
> > > +                       regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               IMX8QM_CSR_PHYX2_OFFSET,
> > > +
> > IMX8QM_PHYX2_CTRL0_APB_MASK,
> > > +                               IMX8QM_PHY_APB_RSTN_0 |
> > > +                               IMX8QM_PHY_APB_RSTN_1);
> > > +
> > > +                       regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               IMX8QM_CSR_MISC_OFFSET,
> > > +                               IMX8QM_MISC_PHYX1_EPCS_SEL,
> > > +                               IMX8QM_MISC_PHYX1_EPCS_SEL);
> > > +                       regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               IMX8QM_CSR_MISC_OFFSET,
> > > +                               IMX8QM_MISC_PCIE_AB_SELECT,
> > > +                               IMX8QM_MISC_PCIE_AB_SELECT);
> > > +               } else if (imx6_pcie->hsio_cfg =3D=3D 3) {
> > > +                       if (imx6_pcie->controller_id)
> > > +
> > regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +
> > IMX8QM_CSR_PHYX1_OFFSET,
> > > +
> > IMX8QM_PHY_APB_RSTN_0,
> > > +
> > IMX8QM_PHY_APB_RSTN_0);
> > > +                       else
> > > +
> > regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +
> > IMX8QM_CSR_PHYX2_OFFSET,
> > > +
> > IMX8QM_PHYX2_CTRL0_APB_MASK,
> > > +
> > IMX8QM_PHY_APB_RSTN_0 |
> > > +
> > IMX8QM_PHY_APB_RSTN_1);
> > > +
> > > +                       regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               IMX8QM_CSR_MISC_OFFSET,
> > > +                               IMX8QM_MISC_PHYX1_EPCS_SEL,
> > 0);
> > > +                       regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               IMX8QM_CSR_MISC_OFFSET,
> > > +                               IMX8QM_MISC_PCIE_AB_SELECT,
> > > +                               IMX8QM_MISC_PCIE_AB_SELECT);
> > > +               }
> > > +
> >
> > This doesn't look controller independent/local. What would happen if
> > controller 0 specifies hsio_cfg =3D=3D 2 and controller 1 specifies hsi=
o_cfg =3D=3D 1?
> >
> [Richard Zhu]Yes, it is. There are usage dependences between PCIeA/PCIeB =
and SATA in HSIO subsystem.
> BTW, It's impossible for controller 1 to specify the hsio_cfg to "1", whe=
n controller 0 specifies hsio_cfg=3D=3D2.
> There are three usage cases of the HSIO.
> Hsio_cfg    pciea    pcieb    sata
> 1          2lanes   No      Enabled
> 2          1lane    1lane    Enabled
> 3          2lanes   1lane    No
> So, the possible hsio_cfg values for PCIeB is 2 or 3.

If I understand you correctly, I think what you mean by "impossible"
is that in order things to work correctly when first controller is
configured as hsio_cfg =3D=3D 1, second contoller _has_ to be specified
with hsio_cfg !=3D 1. However, what I am trying to point out is that it
is an implicit dependency between the two controllers and AFAICT
there's no enforcement of it preventing me/user from creating a DT
file where hsio_cfg =3D <1> for both controllers. Moving this
configuration into a separate PHY driver should solve this, however.

>
> > > +               if (imx6_pcie->ext_osc) {
> > > +                       regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               IMX8QM_CSR_MISC_OFFSET,
> > > +                               IMX8QM_MISC_IOB_RXENA,
> > > +                               IMX8QM_MISC_IOB_RXENA);
> > > +                       regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               IMX8QM_CSR_MISC_OFFSET,
> > > +                               IMX8QM_MISC_IOB_TXENA, 0);
> > > +               } else {
> > > +                       /* Try to used the internal pll as ref clk */
> > > +                       regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               IMX8QM_CSR_MISC_OFFSET,
> > > +                               IMX8QM_MISC_IOB_RXENA, 0);
> > > +                       regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               IMX8QM_CSR_MISC_OFFSET,
> > > +                               IMX8QM_MISC_IOB_TXENA,
> > > +                               IMX8QM_MISC_IOB_TXENA);
> > > +                       regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               IMX8QM_CSR_MISC_OFFSET,
> > > +
> > IMX8QM_CSR_MISC_IOB_A_0_TXOE |
> > > +
> > IMX8QM_CSR_MISC_IOB_A_0_M1M0_MASK,
> > > +
> > IMX8QM_CSR_MISC_IOB_A_0_TXOE |
> > > +
> > IMX8QM_CSR_MISC_IOB_A_0_M1M0_2);
> > > +               }
> >
> > Same here. It looks like specifying "ext_osc" for one controller and le=
aving it
> > out for another would lead to different outcome based on which controll=
er
> > gets initialized first.
> >
> > It seems that maybe abstracting all of this away via a generic PHY subs=
ystem
> > would be a better path. See for example pci-dra7xx.c which looks like i=
t might
> > be a good example.
> >
> [Richard Zhu] Okay, would following your suggestions.
> Thanks a lot.
> > > +
> > > +               break;
> > >         case IMX8MQ:
> > >                 /*
> > >                  * TODO: Currently this code assumes external @@
> > > -763,6 +1029,7 @@ static int imx6_pcie_wait_for_speed_change(struct
> > > imx6_pcie *imx6_pcie)
> > >
> > >  static void imx6_pcie_ltssm_enable(struct device *dev)  {
> > > +       u32 val;
> > >         struct imx6_pcie *imx6_pcie =3D dev_get_drvdata(dev);
> > >
> > >         switch (imx6_pcie->drvdata->variant) { @@ -777,6 +1044,15
> > @@
> > > static void imx6_pcie_ltssm_enable(struct device *dev)
> > >         case IMX8MQ:
> > >                 reset_control_deassert(imx6_pcie->apps_reset);
> > >                 break;
> > > +       case IMX8QXP:
> > > +       case IMX8QM:
> > > +               val =3D IMX8QM_CSR_PCIEA_OFFSET +
> > > +                       imx6_pcie->controller_id * SZ_64K;
> > > +               regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               val +
> > IMX8QM_CSR_PCIE_CTRL2_OFFSET,
> > > +                               IMX8QM_CTRL_LTSSM_ENABLE,
> > > +                               IMX8QM_CTRL_LTSSM_ENABLE);
> > > +               break;
> > >         }
> > >  }
> > >
> > > @@ -908,13 +1184,25 @@ static int imx6_add_pcie_port(struct imx6_pcie
> > *imx6_pcie,
> > >         return 0;
> > >  }
> > >
> > > +static u64 imx6_pcie_cpu_addr_fixup(struct dw_pcie *pcie, u64
> > > +cpu_addr) {
> > > +       struct pcie_port *pp =3D &pcie->pp;
> > > +       struct imx6_pcie *imx6_pcie =3D to_imx6_pcie(pcie);
> > > +
> > > +       if (imx6_pcie->drvdata->flags &
> > IMX6_PCIE_FLAG_IMX6_CPU_ADDR_FIXUP)
> > > +               return (cpu_addr + imx6_pcie->local_addr -
> > > + pp->mem_base);
> >
> > If you do
> >
> > cpu_addr +=3D mx6_pcie->local_addr - pp->mem_base;
> >
> > you won't need an else below.
> >
> [Richard Zhu] You're right. Thanks.
>
> > > +       else
> > > +               return cpu_addr;
> > > +}
> > > +
> > >  static const struct dw_pcie_ops dw_pcie_ops =3D {
> > > -       /* No special ops needed, but pcie-designware still expects t=
his
> > struct */
> > > +       .cpu_addr_fixup =3D imx6_pcie_cpu_addr_fixup,
> > >  };
> > >
> > >  #ifdef CONFIG_PM_SLEEP
> > >  static void imx6_pcie_ltssm_disable(struct device *dev)  {
> > > +       u32 val;
> > >         struct imx6_pcie *imx6_pcie =3D dev_get_drvdata(dev);
> > >
> > >         switch (imx6_pcie->drvdata->variant) { @@ -926,6 +1214,17
> > @@
> > > static void imx6_pcie_ltssm_disable(struct device *dev)
> > >         case IMX7D:
> > >                 reset_control_assert(imx6_pcie->apps_reset);
> > >                 break;
> > > +       case IMX8QXP:
> > > +       case IMX8QM:
> > > +               val =3D IMX8QM_CSR_PCIEA_OFFSET +
> > > +                       imx6_pcie->controller_id * SZ_64K;
> > > +               regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               val +
> > IMX8QM_CSR_PCIE_CTRL2_OFFSET,
> > > +                               IMX8QM_CTRL_LTSSM_ENABLE, 0);
> > > +               regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               val +
> > IMX8QM_CSR_PCIE_CTRL2_OFFSET,
> > > +                               IMX8QM_CTRL_READY_ENTR_L23,
> > 0);
> > > +               break;
> > >         default:
> > >                 dev_err(dev, "ltssm_disable not supported\n");
> > >         }
> > > @@ -933,6 +1232,8 @@ static void imx6_pcie_ltssm_disable(struct devic=
e
> > > *dev)
> > >
> > >  static void imx6_pcie_pm_turnoff(struct imx6_pcie *imx6_pcie)  {
> > > +       int i;
> > > +       u32 addr, val;
> > >         struct device *dev =3D imx6_pcie->pci->dev;
> > >
> > >         /* Some variants have a turnoff reset in DT */ @@ -951,6
> > > +1252,34 @@ static void imx6_pcie_pm_turnoff(struct imx6_pcie
> > *imx6_pcie)
> > >                 regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > IOMUXC_GPR12,
> > >
> > IMX6SX_GPR12_PCIE_PM_TURN_OFF, 0);
> > >                 break;
> > > +       case IMX8QXP:
> > > +       case IMX8QM:
> > > +               addr =3D IMX8QM_CSR_PCIEA_OFFSET +
> > > +                       imx6_pcie->controller_id * SZ_64K;
> > > +               regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               addr +
> > IMX8QM_CSR_PCIE_CTRL2_OFFSET,
> > > +
> > IMX8QM_CTRL_PM_XMT_TURNOFF,
> > > +
> > IMX8QM_CTRL_PM_XMT_TURNOFF);
> > > +               regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               addr +
> > IMX8QM_CSR_PCIE_CTRL2_OFFSET,
> > > +
> > IMX8QM_CTRL_PM_XMT_TURNOFF, 0);
> >
> > Is setting IMX8QM_CTRL_PM_XMT_TURNOFF on and then off necessary? I'd
> > add a comment to highlight that this is intentional.
> >
> [Richard Zhu] Designer suggest to do so. One PME message would be kicked =
off on the link after these turn on/off operations.
>

Yup, good to hear, that's exactly what I'd put in the comment :-)

> > > +               regmap_update_bits(imx6_pcie->iomuxc_gpr,
> > > +                               addr +
> > IMX8QM_CSR_PCIE_CTRL2_OFFSET,
> > > +                               IMX8QM_CTRL_READY_ENTR_L23,
> > > +
> > IMX8QM_CTRL_READY_ENTR_L23);
> > > +               /* check the L2 is entered or not. */
> > > +               for (i =3D 0; i < L2_ENTRY_WAIT_MAX_RETRIES; i++) {
> > > +                       regmap_read(imx6_pcie->iomuxc_gpr,
> > > +                                       addr +
> > IMX8QM_CSR_PCIE_STTS0_OFFSET,
> > > +                                       &val);
> > > +                       if (val &
> > IMX8QM_CTRL_STTS0_PM_LINKST_IN_L2)
> > > +                               break;
> > > +                       udelay(10);
> > > +               }
> > > +               if ((val & IMX8QM_CTRL_STTS0_PM_LINKST_IN_L2) =3D=3D
> > 0)
> > > +                       dev_err(dev, "PCIE%d can't enter into L2.\n",
> > > +
> > imx6_pcie->controller_id);
> >
> > regmap_read_poll_timeout()
> >
> [Richard Zhu] Okay, would use regmap_read_poll_timeout() in next version.
>
> > > +               break;
> > >         default:
> > >                 dev_err(dev, "PME_Turn_Off not implemented\n");
> > >                 return;
> > > @@ -985,6 +1314,11 @@ static void imx6_pcie_clk_disable(struct
> > imx6_pcie *imx6_pcie)
> > >         case IMX8MQ:
> > >                 clk_disable_unprepare(imx6_pcie->pcie_aux);
> > >                 break;
> > > +       case IMX8QXP:
> > > +       case IMX8QM:
> > > +               clk_disable_unprepare(imx6_pcie->pcie_per);
> > > +               clk_disable_unprepare(imx6_pcie->pcie_inbound_axi);
> >
> > You can probably piggy back on IMX6SX since it has "pcie_inbound_axi" a=
s
> > well.
> >
> [Richard Zhu] Okay, would follow your suggestion. Thanks.
> Would change like below.
>         case IMX8QXP:
>         case IMX8QM:
>                 clk_disable_unprepare(imx6_pcie->pcie_per);
>         case IMX6SX:
>                 clk_disable_unprepare(imx6_pcie->pcie_inbound_axi);
>                 break;
>
> > > +               break;
> > >         default:
> > >                 break;
> > >         }
> > > @@ -1084,7 +1418,26 @@ static int imx6_pcie_probe(struct
> > platform_device *pdev)
> > >         if (IS_ERR(pci->dbi_base))
> > >                 return PTR_ERR(pci->dbi_base);
> > >
> > > +       if (of_property_read_u32(node, "hsio-cfg",
> > &imx6_pcie->hsio_cfg))
> > > +               imx6_pcie->hsio_cfg =3D 0;
> > > +       if (of_property_read_u32(node, "ext_osc", &imx6_pcie->ext_osc=
)
> > < 0)
> > > +               imx6_pcie->ext_osc =3D 0;
> > > +       if (of_property_read_u32(node, "local-addr",
> > &imx6_pcie->local_addr))
> > > +               imx6_pcie->local_addr =3D 0;
> >
> > All of these properties will be initialized to zero by kzalloc and
> > of_property_read_u32() won't modify output variable unless it is succes=
sful,
> > so you can probably skip error checking.
> [Richard Zhu] Okay, would remove the error checking.
>
> >
> > > +
> > >         /* Fetch GPIOs */
> > > +       imx6_pcie->clkreq_gpio =3D of_get_named_gpio(node, "clkreq-gp=
io",
> > 0);
> > > +       if (gpio_is_valid(imx6_pcie->clkreq_gpio)) {
> > > +               ret =3D devm_gpio_request_one(&pdev->dev,
> > imx6_pcie->clkreq_gpio,
> > > +
> > GPIOF_OUT_INIT_LOW, "PCIe CLKREQ");
> > > +               if (ret) {
> > > +                       dev_err(&pdev->dev, "unable to get clkreq
> > gpio\n");
> > > +                       return ret;
> > > +               }
> > > +       } else if (imx6_pcie->clkreq_gpio =3D=3D -EPROBE_DEFER) {
> > > +               return imx6_pcie->clkreq_gpio;
> > > +       }
> > > +
> > >         imx6_pcie->reset_gpio =3D of_get_named_gpio(node, "reset-gpio=
",
> > 0);
> > >         imx6_pcie->gpio_active_high =3D of_property_read_bool(node,
> > >
> > > "reset-gpio-active-high"); @@ -1155,6 +1508,25 @@ static int
> > imx6_pcie_probe(struct platform_device *pdev)
> > >                         return PTR_ERR(imx6_pcie->pcie_aux);
> > >                 }
> > >                 break;
> > > +       case IMX8QM:
> > > +       case IMX8QXP:
> > > +               if (dbi_base->start =3D=3D IMX8_HSIO_PCIEB_BASE_ADDR)
> > > +                       imx6_pcie->controller_id =3D 1;
> > > +
> > > +               imx6_pcie->pcie_per =3D devm_clk_get(dev, "pcie_per")=
;
> > > +               if (IS_ERR(imx6_pcie->pcie_per)) {
> > > +                       dev_err(dev, "pcie_per clock source missing
> > or invalid\n");
> > > +                       return PTR_ERR(imx6_pcie->pcie_per);
> > > +               }
> > > +
> > > +               imx6_pcie->pcie_inbound_axi =3D
> > devm_clk_get(&pdev->dev,
> > > +                               "pcie_inbound_axi");
> > > +               if (IS_ERR(imx6_pcie->pcie_inbound_axi)) {
> > > +                       dev_err(&pdev->dev,
> > > +                               "pcie clock source missing or
> > invalid\n");
> > > +                       return
> > PTR_ERR(imx6_pcie->pcie_inbound_axi);
> > > +               }
> >
> > On i.MX8MQ "pcie_bus" clock in vendor tree wasn't actually pointing to
> > actual PCIE bus clock, so it might be worth checking if that's the case=
 for
> > i.MX8QM/X and you actually need one more clock.
> [Richard Zhu] Regarding to my understanding, iMX PCIe module is connected=
 to AXI bus.
> Thus, the AXI related clock can be treated as bus clock. Correct me if my=
 understand is wrong.
> So, I use the pcie_bus clock for i.MX8QM/QXP PCIe in the dts binding.
> Otherwise, I can use another new clock in codes to support i.MX8QM/QXP PC=
Ies.
>

So, "pcie_bus" is supposed to be the clock driving PCIE bus itself. In
this case the clock that is controlled by CLKREQ_B. On i.MX8MQ EVK
that was an external 100 Mhz oscillator, so the final patch has
"pcie_bus" pointing to a dedicated "fixed-clock":
https://lore.kernel.org/lkml/20190220015857.7136-6-andrew.smirnov@gmail.com=
/T/#u

Originally vendor tree was using "pcie_bus" to point at
IMX8MQ_CLK_PCIE1_AUX. If the situation on i.MX8QM/QXP is similar,
then, yeah, I think it should be moved out into a separate clock.

Thanks,
Andrey Smirnov
