# cocotb Makefile for {{ chip.name }}
# Generated by sram-forge

# Simulator selection
SIM ?= icarus

# Design under test
TOPLEVEL_LANG = verilog
TOPLEVEL = {{ chip.name }}_sram_array

# Verilog sources
VERILOG_SOURCES = \
    $(PWD)/../src/{{ chip.name }}_sram_array.sv

# cocotb test module
MODULE = test_sram

# Include cocotb makefiles
include $(shell cocotb-config --makefiles)/Makefile.sim

# Clean targets
clean::
	rm -rf __pycache__
	rm -rf sim_build
	rm -rf results.xml
