#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Aug 13 23:17:05 2024
# Process ID: 30004
# Current directory: F:/Users/wen02/Documents/GitHub/zynq_dma_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33020 F:\Users\wen02\Documents\GitHub\zynq_dma_test\zynq_dma_test.xpr
# Log file: F:/Users/wen02/Documents/GitHub/zynq_dma_test/vivado.log
# Journal file: F:/Users/wen02/Documents/GitHub/zynq_dma_test\vivado.jou
# Running On: DESKTOP-Q5FQ0UQ, OS: Windows, CPU Frequency: 4700 MHz, CPU Physical cores: 24, Host memory: 33454 MB
#-----------------------------------------------------------
start_gui
open_project F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd}
ipx::edit_ip_in_project -upgrade true -name AXITDC_bm_v3_2_project -directory F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.tmp/AXITDC_bm_v3_2_project f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
current_project zynq_dma_test
current_project AXITDC_bm_v3_2_project
set_property file_type Verilog [get_files  f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/control2.v]
generate_target Simulation [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/axi_gpio_0/axi_gpio_0.xci]
export_ip_user_files -of_objects [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/axi_gpio_0/axi_gpio_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/axi_gpio_0/axi_gpio_0.xci] -directory f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.ip_user_files/sim_scripts -ip_user_files_dir f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.ip_user_files -ipstatic_source_dir f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.cache/compile_simlib/modelsim} {questa=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.cache/compile_simlib/questa} {riviera=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.cache/compile_simlib/riviera} {activehdl=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/timestamp_short_fifo/timestamp_short_fifo.xci]
export_ip_user_files -of_objects [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/timestamp_short_fifo/timestamp_short_fifo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/timestamp_short_fifo/timestamp_short_fifo.xci] -directory f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.ip_user_files/sim_scripts -ip_user_files_dir f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.ip_user_files -ipstatic_source_dir f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.cache/compile_simlib/modelsim} {questa=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.cache/compile_simlib/questa} {riviera=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.cache/compile_simlib/riviera} {activehdl=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
set_property is_enabled false [get_files  f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/control2.v]
set_property is_enabled true [get_files  f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/control2.v]
set_property file_type Verilog [get_files -of_objects [get_filesets sources_1] f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/sim_v3_3.v]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_v3_3 [get_filesets sim_1]
set_property top_file f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/sim_v3_3.v [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property used_in_synthesis false [get_files -of_objects [get_filesets sources_1] f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/sim_v3_3.v]
set_property used_in_implementation false [get_files -of_objects [get_filesets sources_1] f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/sim_v3_3.v]
launch_simulation
set_property used_in_synthesis false [get_files -of_objects [get_filesets sim_1] f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/sim_v3_3.v]
set_property used_in_implementation false [get_files -of_objects [get_filesets sim_1] f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/sim_v3_3.v]
set_property library xil_defaultlib [get_files -of_objects [get_filesets sim_1] f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/sim_v3_3.v]
set_property is_enabled false [get_files -of_objects [get_filesets sources_1] f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/sim_v3_3.v]
export_ip_user_files -of_objects  [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/sim_v3_3.v] -no_script -reset -force -quiet
remove_files  f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/sim_v3_3.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes -copy_to f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src F:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/sim/sim_v3_3.v
reset_property NAME [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/sim_v3_3.v]
export_ip_user_files -of_objects  [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/sim_v3_3.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/sim_v3_3.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes -copy_to f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src F:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/sim/sim_v3_3.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src F:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/sim/sim_v3_3.v
launch_simulation
set_property USED_IN_IMPLEMENTATION 0 [get_files -all f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/sim_v3_3.v]
set_property USED_IN_SYNTHESIS 0 [get_files -all f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/sim_v3_3.v]
set_property library xil_defaultlib [get_files  f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/control2.v]
launch_simulation
source sim_v3_3.tcl
restart
run 50 us
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation -mode post-synthesis -type timing
close_design
set_property source_mgmt_mode All [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
launch_simulation
launch_simulation -mode post-synthesis -type functional
set_property USED_IN_SIMULATION 1 [get_files -all f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/timestamp_short_fifo/timestamp_short_fifo.xci]
