Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 21 01:41:34 2024
| Host         : Kashfy-yoga7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 80 register/latch pins with no clock driven by root clock pin: animate_enemy/get_fps_clock/slow_clk_reg/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: animate_hero/get_fps_clock/slow_clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk_6p25MHz/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line77/nolabel_line33/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 458 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.570        0.000                      0                  275        0.164        0.000                      0                  275        4.500        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.570        0.000                      0                  275        0.164        0.000                      0                  275        4.500        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 animate_enemy/get_fps_clock/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animate_enemy/get_fps_clock/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.358ns (36.183%)  route 2.395ns (63.817%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.564     5.085    animate_enemy/get_fps_clock/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  animate_enemy/get_fps_clock/COUNT_reg[16]/Q
                         net (fo=3, routed)           0.997     6.538    animate_enemy/get_fps_clock/COUNT_reg[16]
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124     6.662 r  animate_enemy/get_fps_clock/COUNT[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.662    animate_enemy/get_fps_clock/COUNT[0]_i_11__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.212 r  animate_enemy/get_fps_clock/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.212    animate_enemy/get_fps_clock/COUNT_reg[0]_i_3__0_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.440 r  animate_enemy/get_fps_clock/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.398     8.838    animate_enemy/get_fps_clock/clear
    SLICE_X40Y42         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.446    14.787    animate_enemy/get_fps_clock/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[28]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.618    14.408    animate_enemy/get_fps_clock/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 animate_enemy/get_fps_clock/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animate_enemy/get_fps_clock/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.358ns (36.183%)  route 2.395ns (63.817%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.564     5.085    animate_enemy/get_fps_clock/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  animate_enemy/get_fps_clock/COUNT_reg[16]/Q
                         net (fo=3, routed)           0.997     6.538    animate_enemy/get_fps_clock/COUNT_reg[16]
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124     6.662 r  animate_enemy/get_fps_clock/COUNT[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.662    animate_enemy/get_fps_clock/COUNT[0]_i_11__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.212 r  animate_enemy/get_fps_clock/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.212    animate_enemy/get_fps_clock/COUNT_reg[0]_i_3__0_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.440 r  animate_enemy/get_fps_clock/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.398     8.838    animate_enemy/get_fps_clock/clear
    SLICE_X40Y42         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.446    14.787    animate_enemy/get_fps_clock/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[29]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.618    14.408    animate_enemy/get_fps_clock/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 animate_enemy/get_fps_clock/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animate_enemy/get_fps_clock/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.358ns (36.183%)  route 2.395ns (63.817%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.564     5.085    animate_enemy/get_fps_clock/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  animate_enemy/get_fps_clock/COUNT_reg[16]/Q
                         net (fo=3, routed)           0.997     6.538    animate_enemy/get_fps_clock/COUNT_reg[16]
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124     6.662 r  animate_enemy/get_fps_clock/COUNT[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.662    animate_enemy/get_fps_clock/COUNT[0]_i_11__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.212 r  animate_enemy/get_fps_clock/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.212    animate_enemy/get_fps_clock/COUNT_reg[0]_i_3__0_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.440 r  animate_enemy/get_fps_clock/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.398     8.838    animate_enemy/get_fps_clock/clear
    SLICE_X40Y42         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.446    14.787    animate_enemy/get_fps_clock/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[30]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.618    14.408    animate_enemy/get_fps_clock/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 animate_enemy/get_fps_clock/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animate_enemy/get_fps_clock/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.358ns (36.183%)  route 2.395ns (63.817%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.564     5.085    animate_enemy/get_fps_clock/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  animate_enemy/get_fps_clock/COUNT_reg[16]/Q
                         net (fo=3, routed)           0.997     6.538    animate_enemy/get_fps_clock/COUNT_reg[16]
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124     6.662 r  animate_enemy/get_fps_clock/COUNT[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.662    animate_enemy/get_fps_clock/COUNT[0]_i_11__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.212 r  animate_enemy/get_fps_clock/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.212    animate_enemy/get_fps_clock/COUNT_reg[0]_i_3__0_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.440 r  animate_enemy/get_fps_clock/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.398     8.838    animate_enemy/get_fps_clock/clear
    SLICE_X40Y42         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.446    14.787    animate_enemy/get_fps_clock/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[31]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.618    14.408    animate_enemy/get_fps_clock/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 nolabel_line77/nolabel_line33/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/nolabel_line33/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.890ns (23.615%)  route 2.879ns (76.385%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.636     5.157    nolabel_line77/nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  nolabel_line77/nolabel_line33/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.832     6.507    nolabel_line77/nolabel_line33/COUNT_reg[23]
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124     6.631 r  nolabel_line77/nolabel_line33/COUNT[0]_i_9__1/O
                         net (fo=1, routed)           0.719     7.350    nolabel_line77/nolabel_line33/COUNT[0]_i_9__1_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I4_O)        0.124     7.474 r  nolabel_line77/nolabel_line33/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.433     7.907    nolabel_line77/nolabel_line33/COUNT[0]_i_4_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.124     8.031 r  nolabel_line77/nolabel_line33/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.895     8.926    nolabel_line77/nolabel_line33/clear
    SLICE_X2Y40          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.517    14.858    nolabel_line77/nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[24]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y40          FDRE (Setup_fdre_C_R)       -0.524    14.573    nolabel_line77/nolabel_line33/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 nolabel_line77/nolabel_line33/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/nolabel_line33/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.890ns (23.615%)  route 2.879ns (76.385%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.636     5.157    nolabel_line77/nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  nolabel_line77/nolabel_line33/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.832     6.507    nolabel_line77/nolabel_line33/COUNT_reg[23]
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124     6.631 r  nolabel_line77/nolabel_line33/COUNT[0]_i_9__1/O
                         net (fo=1, routed)           0.719     7.350    nolabel_line77/nolabel_line33/COUNT[0]_i_9__1_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I4_O)        0.124     7.474 r  nolabel_line77/nolabel_line33/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.433     7.907    nolabel_line77/nolabel_line33/COUNT[0]_i_4_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.124     8.031 r  nolabel_line77/nolabel_line33/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.895     8.926    nolabel_line77/nolabel_line33/clear
    SLICE_X2Y40          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.517    14.858    nolabel_line77/nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[25]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y40          FDRE (Setup_fdre_C_R)       -0.524    14.573    nolabel_line77/nolabel_line33/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 nolabel_line77/nolabel_line33/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/nolabel_line33/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.890ns (23.615%)  route 2.879ns (76.385%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.636     5.157    nolabel_line77/nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  nolabel_line77/nolabel_line33/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.832     6.507    nolabel_line77/nolabel_line33/COUNT_reg[23]
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124     6.631 r  nolabel_line77/nolabel_line33/COUNT[0]_i_9__1/O
                         net (fo=1, routed)           0.719     7.350    nolabel_line77/nolabel_line33/COUNT[0]_i_9__1_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I4_O)        0.124     7.474 r  nolabel_line77/nolabel_line33/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.433     7.907    nolabel_line77/nolabel_line33/COUNT[0]_i_4_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.124     8.031 r  nolabel_line77/nolabel_line33/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.895     8.926    nolabel_line77/nolabel_line33/clear
    SLICE_X2Y40          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.517    14.858    nolabel_line77/nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[26]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y40          FDRE (Setup_fdre_C_R)       -0.524    14.573    nolabel_line77/nolabel_line33/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 nolabel_line77/nolabel_line33/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/nolabel_line33/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.890ns (23.615%)  route 2.879ns (76.385%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.636     5.157    nolabel_line77/nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  nolabel_line77/nolabel_line33/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.832     6.507    nolabel_line77/nolabel_line33/COUNT_reg[23]
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124     6.631 r  nolabel_line77/nolabel_line33/COUNT[0]_i_9__1/O
                         net (fo=1, routed)           0.719     7.350    nolabel_line77/nolabel_line33/COUNT[0]_i_9__1_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I4_O)        0.124     7.474 r  nolabel_line77/nolabel_line33/COUNT[0]_i_4/O
                         net (fo=1, routed)           0.433     7.907    nolabel_line77/nolabel_line33/COUNT[0]_i_4_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.124     8.031 r  nolabel_line77/nolabel_line33/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.895     8.926    nolabel_line77/nolabel_line33/clear
    SLICE_X2Y40          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.517    14.858    nolabel_line77/nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[27]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y40          FDRE (Setup_fdre_C_R)       -0.524    14.573    nolabel_line77/nolabel_line33/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 animate_enemy/get_fps_clock/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animate_enemy/get_fps_clock/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.358ns (37.605%)  route 2.253ns (62.395%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.564     5.085    animate_enemy/get_fps_clock/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  animate_enemy/get_fps_clock/COUNT_reg[16]/Q
                         net (fo=3, routed)           0.997     6.538    animate_enemy/get_fps_clock/COUNT_reg[16]
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124     6.662 r  animate_enemy/get_fps_clock/COUNT[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.662    animate_enemy/get_fps_clock/COUNT[0]_i_11__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.212 r  animate_enemy/get_fps_clock/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.212    animate_enemy/get_fps_clock/COUNT_reg[0]_i_3__0_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.440 r  animate_enemy/get_fps_clock/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.256     8.697    animate_enemy/get_fps_clock/clear
    SLICE_X40Y41         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.446    14.787    animate_enemy/get_fps_clock/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[24]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X40Y41         FDRE (Setup_fdre_C_R)       -0.618    14.408    animate_enemy/get_fps_clock/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 animate_enemy/get_fps_clock/COUNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animate_enemy/get_fps_clock/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.358ns (37.605%)  route 2.253ns (62.395%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.564     5.085    animate_enemy/get_fps_clock/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  animate_enemy/get_fps_clock/COUNT_reg[16]/Q
                         net (fo=3, routed)           0.997     6.538    animate_enemy/get_fps_clock/COUNT_reg[16]
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124     6.662 r  animate_enemy/get_fps_clock/COUNT[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.662    animate_enemy/get_fps_clock/COUNT[0]_i_11__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.212 r  animate_enemy/get_fps_clock/COUNT_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.212    animate_enemy/get_fps_clock/COUNT_reg[0]_i_3__0_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.440 r  animate_enemy/get_fps_clock/COUNT_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.256     8.697    animate_enemy/get_fps_clock/clear
    SLICE_X40Y41         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.446    14.787    animate_enemy/get_fps_clock/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  animate_enemy/get_fps_clock/COUNT_reg[25]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X40Y41         FDRE (Setup_fdre_C_R)       -0.618    14.408    animate_enemy/get_fps_clock/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  5.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 choose_direction/y_vect_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            choose_direction/y_vect_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.439    choose_direction/clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  choose_direction/y_vect_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  choose_direction/y_vect_reg[0]_rep__3/Q
                         net (fo=10, routed)          0.121     1.702    choose_direction/y_vect_reg[0]_rep_0
    SLICE_X38Y66         LUT3 (Prop_lut3_I0_O)        0.048     1.750 r  choose_direction/y_vect[0]_i_1/O
                         net (fo=1, routed)           0.000     1.750    choose_direction/y_vect[0]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  choose_direction/y_vect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.822     1.950    choose_direction/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  choose_direction/y_vect_reg[0]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.133     1.585    choose_direction/y_vect_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 choose_direction/y_vect_reg[6]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            choose_direction/y_vect_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.113%)  route 0.145ns (43.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.554     1.437    choose_direction/clk_IBUF_BUFG
    SLICE_X37Y68         FDRE                                         r  choose_direction/y_vect_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  choose_direction/y_vect_reg[6]_rep__3/Q
                         net (fo=10, routed)          0.145     1.724    choose_direction/y_vect_reg[6]_rep_0
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.769 r  choose_direction/y_vect[6]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.769    choose_direction/y_vect[6]_rep_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  choose_direction/y_vect_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.820     1.948    choose_direction/clk_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  choose_direction/y_vect_reg[6]_rep/C
                         clock pessimism             -0.497     1.451    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.121     1.572    choose_direction/y_vect_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_6p25MHz/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.561     1.444    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  clk_6p25MHz/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_6p25MHz/COUNT_reg[31]/Q
                         net (fo=3, routed)           0.118     1.703    clk_6p25MHz/COUNT_reg[31]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clk_6p25MHz/COUNT_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.811    clk_6p25MHz/COUNT_reg[28]_i_1__1_n_4
    SLICE_X29Y38         FDRE                                         r  clk_6p25MHz/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.831     1.958    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  clk_6p25MHz/COUNT_reg[31]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_6p25MHz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 animate_hero/get_fps_clock/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animate_hero/get_fps_clock/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.561     1.444    animate_hero/get_fps_clock/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  animate_hero/get_fps_clock/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  animate_hero/get_fps_clock/COUNT_reg[31]/Q
                         net (fo=3, routed)           0.118     1.703    animate_hero/get_fps_clock/COUNT_reg[31]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  animate_hero/get_fps_clock/COUNT_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    animate_hero/get_fps_clock/COUNT_reg[28]_i_1_n_4
    SLICE_X37Y38         FDRE                                         r  animate_hero/get_fps_clock/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.830     1.957    animate_hero/get_fps_clock/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  animate_hero/get_fps_clock/COUNT_reg[31]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    animate_hero/get_fps_clock/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 draw_sq/oled_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_sq/oled_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    draw_sq/clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  draw_sq/oled_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  draw_sq/oled_data_reg[15]/Q
                         net (fo=5, routed)           0.168     1.757    animate_hero/oled_data[2]
    SLICE_X11Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  animate_hero/oled_data[15]_i_1/O
                         net (fo=1, routed)           0.000     1.802    draw_sq/sprite_no_reg[1]
    SLICE_X11Y42         FDRE                                         r  draw_sq/oled_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.835     1.962    draw_sq/clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  draw_sq/oled_data_reg[15]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y42         FDRE (Hold_fdre_C_D)         0.091     1.539    draw_sq/oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_6p25MHz/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.557     1.440    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  clk_6p25MHz/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_6p25MHz/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.701    clk_6p25MHz/COUNT_reg[7]
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  clk_6p25MHz/COUNT_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.809    clk_6p25MHz/COUNT_reg[4]_i_1__1_n_4
    SLICE_X29Y32         FDRE                                         r  clk_6p25MHz/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.825     1.952    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  clk_6p25MHz/COUNT_reg[7]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    clk_6p25MHz/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_6p25MHz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6p25MHz/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.556     1.439    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  clk_6p25MHz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_6p25MHz/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.700    clk_6p25MHz/COUNT_reg[3]
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  clk_6p25MHz/COUNT_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.808    clk_6p25MHz/COUNT_reg[0]_i_1__1_n_4
    SLICE_X29Y31         FDRE                                         r  clk_6p25MHz/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.824     1.951    clk_6p25MHz/clk_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  clk_6p25MHz/COUNT_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.105     1.544    clk_6p25MHz/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 draw_sq/oled_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_sq/oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.448    draw_sq/clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  draw_sq/oled_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  draw_sq/oled_data_reg[10]/Q
                         net (fo=7, routed)           0.170     1.760    animate_hero/oled_data[1]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  animate_hero/oled_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.805    draw_sq/sprite_no_reg[1]_0
    SLICE_X9Y42          FDRE                                         r  draw_sq/oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.835     1.962    draw_sq/clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  draw_sq/oled_data_reg[10]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.091     1.539    draw_sq/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line77/nolabel_line33/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/nolabel_line33/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.591     1.474    nolabel_line77/nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  nolabel_line77/nolabel_line33/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.125     1.764    nolabel_line77/nolabel_line33/COUNT_reg[10]
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  nolabel_line77/nolabel_line33/COUNT_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.874    nolabel_line77/nolabel_line33/COUNT_reg[8]_i_1__2_n_5
    SLICE_X2Y36          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     1.988    nolabel_line77/nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[10]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.134     1.608    nolabel_line77/nolabel_line33/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line77/nolabel_line33/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line77/nolabel_line33/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.477    nolabel_line77/nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  nolabel_line77/nolabel_line33/COUNT_reg[30]/Q
                         net (fo=2, routed)           0.125     1.767    nolabel_line77/nolabel_line33/COUNT_reg[30]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  nolabel_line77/nolabel_line33/COUNT_reg[28]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.877    nolabel_line77/nolabel_line33/COUNT_reg[28]_i_1__2_n_5
    SLICE_X2Y41          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.865     1.992    nolabel_line77/nolabel_line33/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  nolabel_line77/nolabel_line33/COUNT_reg[30]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.134     1.611    nolabel_line77/nolabel_line33/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y42    draw_sq/oled_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y42   draw_sq/oled_data_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y42   draw_sq/oled_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    nolabel_line77/nolabel_line33/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    nolabel_line77/nolabel_line33/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    nolabel_line77/nolabel_line33/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    nolabel_line77/nolabel_line33/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    nolabel_line77/nolabel_line33/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    nolabel_line77/nolabel_line33/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   animate_enemy/get_fps_clock/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   animate_enemy/get_fps_clock/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   animate_enemy/get_fps_clock/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   animate_enemy/get_fps_clock/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   animate_enemy/get_fps_clock/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   animate_enemy/get_fps_clock/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   animate_enemy/get_fps_clock/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   animate_enemy/get_fps_clock/COUNT_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y68   choose_direction/y_vect_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y68   choose_direction/y_vect_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y42    draw_sq/oled_data_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42   draw_sq/oled_data_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42   draw_sq/oled_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nolabel_line77/nolabel_line33/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nolabel_line77/nolabel_line33/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nolabel_line77/nolabel_line33/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    nolabel_line77/nolabel_line33/COUNT_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y35   animate_enemy/get_fps_clock/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   animate_enemy/get_fps_clock/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   animate_enemy/get_fps_clock/COUNT_reg[11]/C



