$date
	Tue Jul 01 21:26:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module parity_tb $end
$var wire 1 ! out $end
$var reg 4 " in [3:0] $end
$scope module uut $end
$var wire 4 # in [3:0] $end
$var reg 1 ! out $end
$var integer 32 $ count [31:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#2
0!
b100 %
b11 $
b1101 "
b1101 #
#4
1!
b100 %
b100 $
b1111 "
b1111 #
#6
b100 %
b10 $
b1001 "
b1001 #
#8
0!
b100 %
b1 $
b1000 "
b1000 #
