Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date              : Fri Jul 16 10:24:00 2021
| Host              : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file key_debounce_timing_summary_routed.rpt -rpx key_debounce_timing_summary_routed.rpx -warn_on_violation
| Design            : key_debounce
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.24 11-02-2017
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.191        0.000                      0                   76        0.071        0.000                      0                   76        2.225        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           3.191        0.000                      0                   76        0.071        0.000                      0                   76        2.225        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.424ns (26.550%)  route 1.173ns (73.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 8.236 - 5.000 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 1.089ns, distribution 1.272ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.004ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.361     3.792    ax_debounce_m0/CLK
    SLICE_X49Y114        FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.906 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          0.494     4.400    ax_debounce_m0/DFF1
    SLICE_X52Y113        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.177     4.577 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.143     4.720    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X52Y112        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     4.853 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.536     5.389    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X52Y112        FDCE                                         r  ax_debounce_m0/q_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.104     8.236    ax_debounce_m0/CLK
    SLICE_X52Y112        FDCE                                         r  ax_debounce_m0/q_reg_reg[24]/C
                         clock pessimism              0.427     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X52Y112        FDCE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.048     8.580    ax_debounce_m0/q_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.424ns (26.550%)  route 1.173ns (73.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 8.236 - 5.000 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 1.089ns, distribution 1.272ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.004ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.361     3.792    ax_debounce_m0/CLK
    SLICE_X49Y114        FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.906 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          0.494     4.400    ax_debounce_m0/DFF1
    SLICE_X52Y113        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.177     4.577 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.143     4.720    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X52Y112        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     4.853 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.536     5.389    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X52Y112        FDCE                                         r  ax_debounce_m0/q_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.104     8.236    ax_debounce_m0/CLK
    SLICE_X52Y112        FDCE                                         r  ax_debounce_m0/q_reg_reg[28]/C
                         clock pessimism              0.427     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X52Y112        FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048     8.580    ax_debounce_m0/q_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.424ns (26.600%)  route 1.170ns (73.400%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 8.236 - 5.000 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 1.089ns, distribution 1.272ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.004ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.361     3.792    ax_debounce_m0/CLK
    SLICE_X49Y114        FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.906 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          0.494     4.400    ax_debounce_m0/DFF1
    SLICE_X52Y113        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.177     4.577 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.143     4.720    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X52Y112        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     4.853 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.533     5.386    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X52Y112        FDCE                                         r  ax_debounce_m0/q_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.104     8.236    ax_debounce_m0/CLK
    SLICE_X52Y112        FDCE                                         r  ax_debounce_m0/q_reg_reg[13]/C
                         clock pessimism              0.427     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X52Y112        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     8.581    ax_debounce_m0/q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.424ns (26.600%)  route 1.170ns (73.400%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 8.236 - 5.000 ) 
    Source Clock Delay      (SCD):    3.792ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.361ns (routing 1.089ns, distribution 1.272ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.004ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.361     3.792    ax_debounce_m0/CLK
    SLICE_X49Y114        FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.906 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          0.494     4.400    ax_debounce_m0/DFF1
    SLICE_X52Y113        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.177     4.577 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.143     4.720    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X52Y112        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     4.853 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.533     5.386    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X52Y112        FDCE                                         r  ax_debounce_m0/q_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.104     8.236    ax_debounce_m0/CLK
    SLICE_X52Y112        FDCE                                         r  ax_debounce_m0/q_reg_reg[14]/C
                         clock pessimism              0.427     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X52Y112        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     8.581    ax_debounce_m0/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 ax_debounce_m0/q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.884ns (52.525%)  route 0.799ns (47.475%))
  Logic Levels:           4  (CARRY8=3 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 8.236 - 5.000 ) 
    Source Clock Delay      (SCD):    3.808ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.377ns (routing 1.089ns, distribution 1.288ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.004ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.377     3.808    ax_debounce_m0/CLK
    SLICE_X51Y110        FDCE                                         r  ax_debounce_m0/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.925 r  ax_debounce_m0/q_reg_reg[1]/Q
                         net (fo=3, routed)           0.361     4.286    ax_debounce_m0/q_reg[1]
    SLICE_X51Y111        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     4.636 r  ax_debounce_m0/q_next0_carry/CO[7]
                         net (fo=1, routed)           0.027     4.663    ax_debounce_m0/q_next0_carry_n_0
    SLICE_X51Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.682 r  ax_debounce_m0/q_next0_carry__0/CO[7]
                         net (fo=1, routed)           0.027     4.709    ax_debounce_m0/q_next0_carry__0_n_0
    SLICE_X51Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     4.895 r  ax_debounce_m0/q_next0_carry__1/O[7]
                         net (fo=1, routed)           0.348     5.243    ax_debounce_m0/q_next0[24]
    SLICE_X52Y112        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     5.455 r  ax_debounce_m0/q_reg[24]_i_1/O
                         net (fo=1, routed)           0.036     5.491    ax_debounce_m0/q_reg[24]_i_1_n_0
    SLICE_X52Y112        FDCE                                         r  ax_debounce_m0/q_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.104     8.236    ax_debounce_m0/CLK
    SLICE_X52Y112        FDCE                                         r  ax_debounce_m0/q_reg_reg[24]/C
                         clock pessimism              0.427     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X52Y112        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     8.690    ax_debounce_m0/q_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 ax_debounce_m0/q_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.441ns (27.841%)  route 1.143ns (72.159%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 8.236 - 5.000 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.354ns (routing 1.089ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.004ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.354     3.785    ax_debounce_m0/CLK
    SLICE_X52Y114        FDCE                                         r  ax_debounce_m0/q_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.902 r  ax_debounce_m0/q_reg_reg[31]/Q
                         net (fo=3, routed)           0.503     4.405    ax_debounce_m0/q_reg[31]
    SLICE_X52Y113        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.191     4.596 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.143     4.739    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X52Y112        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     4.872 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.497     5.369    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X50Y113        FDCE                                         r  ax_debounce_m0/q_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.104     8.236    ax_debounce_m0/CLK
    SLICE_X50Y113        FDCE                                         r  ax_debounce_m0/q_reg_reg[22]/C
                         clock pessimism              0.427     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X50Y113        FDCE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.048     8.580    ax_debounce_m0/q_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 ax_debounce_m0/q_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.441ns (27.841%)  route 1.143ns (72.159%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 8.236 - 5.000 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.354ns (routing 1.089ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.004ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.354     3.785    ax_debounce_m0/CLK
    SLICE_X52Y114        FDCE                                         r  ax_debounce_m0/q_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.902 r  ax_debounce_m0/q_reg_reg[31]/Q
                         net (fo=3, routed)           0.503     4.405    ax_debounce_m0/q_reg[31]
    SLICE_X52Y113        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.191     4.596 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.143     4.739    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X52Y112        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     4.872 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.497     5.369    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X50Y113        FDCE                                         r  ax_debounce_m0/q_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.104     8.236    ax_debounce_m0/CLK
    SLICE_X50Y113        FDCE                                         r  ax_debounce_m0/q_reg_reg[23]/C
                         clock pessimism              0.427     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X50Y113        FDCE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.048     8.580    ax_debounce_m0/q_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 ax_debounce_m0/q_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.441ns (27.841%)  route 1.143ns (72.159%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 8.236 - 5.000 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.354ns (routing 1.089ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.004ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.354     3.785    ax_debounce_m0/CLK
    SLICE_X52Y114        FDCE                                         r  ax_debounce_m0/q_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.902 r  ax_debounce_m0/q_reg_reg[31]/Q
                         net (fo=3, routed)           0.503     4.405    ax_debounce_m0/q_reg[31]
    SLICE_X52Y113        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.191     4.596 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.143     4.739    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X52Y112        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     4.872 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.497     5.369    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X50Y113        FDCE                                         r  ax_debounce_m0/q_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.104     8.236    ax_debounce_m0/CLK
    SLICE_X50Y113        FDCE                                         r  ax_debounce_m0/q_reg_reg[29]/C
                         clock pessimism              0.427     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X50Y113        FDCE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.048     8.580    ax_debounce_m0/q_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 ax_debounce_m0/q_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.441ns (27.841%)  route 1.143ns (72.159%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 8.236 - 5.000 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.354ns (routing 1.089ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.004ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.354     3.785    ax_debounce_m0/CLK
    SLICE_X52Y114        FDCE                                         r  ax_debounce_m0/q_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.902 r  ax_debounce_m0/q_reg_reg[31]/Q
                         net (fo=3, routed)           0.503     4.405    ax_debounce_m0/q_reg[31]
    SLICE_X52Y113        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.191     4.596 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.143     4.739    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X52Y112        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     4.872 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.497     5.369    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X50Y113        FDCE                                         r  ax_debounce_m0/q_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.104     8.236    ax_debounce_m0/CLK
    SLICE_X50Y113        FDCE                                         r  ax_debounce_m0/q_reg_reg[30]/C
                         clock pessimism              0.427     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X50Y113        FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048     8.580    ax_debounce_m0/q_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 ax_debounce_m0/q_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.441ns (27.894%)  route 1.140ns (72.106%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 8.236 - 5.000 ) 
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.354ns (routing 1.089ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.004ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.354     3.785    ax_debounce_m0/CLK
    SLICE_X52Y114        FDCE                                         r  ax_debounce_m0/q_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.902 r  ax_debounce_m0/q_reg_reg[31]/Q
                         net (fo=3, routed)           0.503     4.405    ax_debounce_m0/q_reg[31]
    SLICE_X52Y113        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.191     4.596 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.143     4.739    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X52Y112        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     4.872 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.494     5.366    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X50Y113        FDCE                                         r  ax_debounce_m0/q_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          2.104     8.236    ax_debounce_m0/CLK
    SLICE_X50Y113        FDCE                                         r  ax_debounce_m0/q_reg_reg[17]/C
                         clock pessimism              0.427     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X50Y113        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     8.581    ax_debounce_m0/q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                  3.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 count10_m0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count10_m0/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.078ns (59.091%)  route 0.054ns (40.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Net Delay (Source):      1.064ns (routing 0.542ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.601ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.064     1.713    count10_m0/CLK
    SLICE_X49Y114        FDCE                                         r  count10_m0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.761 f  count10_m0/data_reg[3]/Q
                         net (fo=3, routed)           0.038     1.799    count10_m0/Q[3]
    SLICE_X49Y114        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.030     1.829 r  count10_m0/data[1]_i_1/O
                         net (fo=1, routed)           0.016     1.845    count10_m0/data[1]_i_1_n_0
    SLICE_X49Y114        FDCE                                         r  count10_m0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.242     2.158    count10_m0/CLK
    SLICE_X49Y114        FDCE                                         r  count10_m0/data_reg[1]/C
                         clock pessimism             -0.439     1.718    
    SLICE_X49Y114        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.774    count10_m0/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 count10_m0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count10_m0/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.086ns (63.704%)  route 0.049ns (36.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Net Delay (Source):      1.064ns (routing 0.542ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.601ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.064     1.713    count10_m0/CLK
    SLICE_X49Y114        FDCE                                         r  count10_m0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.761 r  count10_m0/data_reg[3]/Q
                         net (fo=3, routed)           0.038     1.799    count10_m0/Q[3]
    SLICE_X49Y114        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.038     1.837 r  count10_m0/data[3]_i_1/O
                         net (fo=1, routed)           0.011     1.848    count10_m0/data[3]_i_1_n_0
    SLICE_X49Y114        FDCE                                         r  count10_m0/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.242     2.158    count10_m0/CLK
    SLICE_X49Y114        FDCE                                         r  count10_m0/data_reg[3]/C
                         clock pessimism             -0.439     1.718    
    SLICE_X49Y114        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.774    count10_m0/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ax_debounce_m0/button_out_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/button_out_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.086ns (62.319%)  route 0.052ns (37.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Net Delay (Source):      1.064ns (routing 0.542ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.601ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.064     1.713    ax_debounce_m0/CLK
    SLICE_X52Y113        FDPE                                         r  ax_debounce_m0/button_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.761 r  ax_debounce_m0/button_out_reg/Q
                         net (fo=3, routed)           0.041     1.802    ax_debounce_m0/button_out_reg_n_0
    SLICE_X52Y113        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.038     1.840 r  ax_debounce_m0/button_out_i_1/O
                         net (fo=1, routed)           0.011     1.851    ax_debounce_m0/button_out_i_1_n_0
    SLICE_X52Y113        FDPE                                         r  ax_debounce_m0/button_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.242     2.158    ax_debounce_m0/CLK
    SLICE_X52Y113        FDPE                                         r  ax_debounce_m0/button_out_reg/C
                         clock pessimism             -0.439     1.718    
    SLICE_X52Y113        FDPE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     1.774    ax_debounce_m0/button_out_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ax_debounce_m0/button_out_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/button_out_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.048ns (29.091%)  route 0.117ns (70.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      1.064ns (routing 0.542ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.601ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.064     1.713    ax_debounce_m0/CLK
    SLICE_X52Y113        FDPE                                         r  ax_debounce_m0/button_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.761 r  ax_debounce_m0/button_out_reg/Q
                         net (fo=3, routed)           0.117     1.878    ax_debounce_m0/button_out_reg_n_0
    SLICE_X52Y113        FDPE                                         r  ax_debounce_m0/button_out_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.240     2.156    ax_debounce_m0/CLK
    SLICE_X52Y113        FDPE                                         r  ax_debounce_m0/button_out_d0_reg/C
                         clock pessimism             -0.413     1.743    
    SLICE_X52Y113        FDPE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.799    ax_debounce_m0/button_out_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ax_debounce_m0/button_out_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/button_negedge_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.088ns (61.972%)  route 0.054ns (38.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Net Delay (Source):      1.064ns (routing 0.542ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.601ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.064     1.713    ax_debounce_m0/CLK
    SLICE_X52Y113        FDPE                                         r  ax_debounce_m0/button_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.761 f  ax_debounce_m0/button_out_reg/Q
                         net (fo=3, routed)           0.042     1.803    ax_debounce_m0/button_out_reg_n_0
    SLICE_X52Y113        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.040     1.843 r  ax_debounce_m0/button_negedge_i_1/O
                         net (fo=1, routed)           0.012     1.855    ax_debounce_m0/button_negedge_i_1_n_0
    SLICE_X52Y113        FDCE                                         r  ax_debounce_m0/button_negedge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.242     2.158    ax_debounce_m0/CLK
    SLICE_X52Y113        FDCE                                         r  ax_debounce_m0/button_negedge_reg/C
                         clock pessimism             -0.439     1.718    
    SLICE_X52Y113        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.774    ax_debounce_m0/button_negedge_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.094ns (50.811%)  route 0.091ns (49.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      1.067ns (routing 0.542ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.601ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.067     1.716    ax_debounce_m0/CLK
    SLICE_X50Y110        FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.765 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          0.079     1.844    ax_debounce_m0/DFF2
    SLICE_X51Y110        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.045     1.889 r  ax_debounce_m0/q_reg[2]_i_1/O
                         net (fo=1, routed)           0.012     1.901    ax_debounce_m0/q_reg[2]_i_1_n_0
    SLICE_X51Y110        FDCE                                         r  ax_debounce_m0/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.249     2.165    ax_debounce_m0/CLK
    SLICE_X51Y110        FDCE                                         r  ax_debounce_m0/q_reg_reg[2]/C
                         clock pessimism             -0.413     1.752    
    SLICE_X51Y110        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.808    ax_debounce_m0/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.094ns (49.474%)  route 0.096ns (50.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      1.067ns (routing 0.542ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.601ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.067     1.716    ax_debounce_m0/CLK
    SLICE_X50Y110        FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.765 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          0.081     1.846    ax_debounce_m0/DFF2
    SLICE_X51Y110        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.045     1.891 r  ax_debounce_m0/q_reg[12]_i_1/O
                         net (fo=1, routed)           0.015     1.906    ax_debounce_m0/q_reg[12]_i_1_n_0
    SLICE_X51Y110        FDCE                                         r  ax_debounce_m0/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.249     2.165    ax_debounce_m0/CLK
    SLICE_X51Y110        FDCE                                         r  ax_debounce_m0/q_reg_reg[12]/C
                         clock pessimism             -0.413     1.752    
    SLICE_X51Y110        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.808    ax_debounce_m0/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.094ns (49.735%)  route 0.095ns (50.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      1.067ns (routing 0.542ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.601ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.067     1.716    ax_debounce_m0/CLK
    SLICE_X50Y110        FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.765 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          0.083     1.848    ax_debounce_m0/DFF2
    SLICE_X51Y110        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.045     1.893 r  ax_debounce_m0/q_reg[5]_i_1/O
                         net (fo=1, routed)           0.012     1.905    ax_debounce_m0/q_reg[5]_i_1_n_0
    SLICE_X51Y110        FDCE                                         r  ax_debounce_m0/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.246     2.162    ax_debounce_m0/CLK
    SLICE_X51Y110        FDCE                                         r  ax_debounce_m0/q_reg_reg[5]/C
                         clock pessimism             -0.413     1.749    
    SLICE_X51Y110        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.805    ax_debounce_m0/q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.094ns (49.474%)  route 0.096ns (50.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      1.067ns (routing 0.542ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.601ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.067     1.716    ax_debounce_m0/CLK
    SLICE_X50Y110        FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.765 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          0.082     1.847    ax_debounce_m0/DFF2
    SLICE_X51Y110        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.045     1.892 r  ax_debounce_m0/q_reg[4]_i_1/O
                         net (fo=1, routed)           0.014     1.906    ax_debounce_m0/q_reg[4]_i_1_n_0
    SLICE_X51Y110        FDCE                                         r  ax_debounce_m0/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.246     2.162    ax_debounce_m0/CLK
    SLICE_X51Y110        FDCE                                         r  ax_debounce_m0/q_reg_reg[4]/C
                         clock pessimism             -0.413     1.749    
    SLICE_X51Y110        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.805    ax_debounce_m0/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.094ns (41.048%)  route 0.135ns (58.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.062ns (routing 0.542ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.601ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.062     1.711    ax_debounce_m0/CLK
    SLICE_X49Y114        FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.760 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          0.119     1.879    ax_debounce_m0/DFF1
    SLICE_X50Y112        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.045     1.924 r  ax_debounce_m0/q_reg[20]_i_1/O
                         net (fo=1, routed)           0.016     1.940    ax_debounce_m0/q_reg[20]_i_1_n_0
    SLICE_X50Y112        FDCE                                         r  ax_debounce_m0/q_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.235     2.151    ax_debounce_m0/CLK
    SLICE_X50Y112        FDCE                                         r  ax_debounce_m0/q_reg_reg[20]/C
                         clock pessimism             -0.370     1.781    
    SLICE_X50Y112        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.837    ax_debounce_m0/q_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         5.000       3.621      BUFGCE_X0Y26   sys_clk_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X49Y114  ax_debounce_m0/DFF1_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X50Y110  ax_debounce_m0/DFF2_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X52Y113  ax_debounce_m0/button_negedge_reg/C
Min Period        n/a     FDPE/C    n/a            0.550         5.000       4.450      SLICE_X52Y113  ax_debounce_m0/button_out_d0_reg/C
Min Period        n/a     FDPE/C    n/a            0.550         5.000       4.450      SLICE_X52Y113  ax_debounce_m0/button_out_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X51Y110  ax_debounce_m0/q_reg_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X50Y112  ax_debounce_m0/q_reg_reg[10]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X51Y110  ax_debounce_m0/q_reg_reg[11]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X51Y110  ax_debounce_m0/q_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y110  ax_debounce_m0/q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y110  ax_debounce_m0/q_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y110  ax_debounce_m0/q_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y110  ax_debounce_m0/q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y110  ax_debounce_m0/q_reg_reg[26]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y110  ax_debounce_m0/q_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y110  ax_debounce_m0/q_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y110  ax_debounce_m0/q_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X50Y110  ax_debounce_m0/DFF2_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X52Y113  ax_debounce_m0/button_negedge_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y114  ax_debounce_m0/DFF1_reg/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         2.500       2.225      SLICE_X52Y113  ax_debounce_m0/button_out_d0_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X50Y112  ax_debounce_m0/q_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X52Y112  ax_debounce_m0/q_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X52Y112  ax_debounce_m0/q_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y110  ax_debounce_m0/q_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y110  ax_debounce_m0/q_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X50Y113  ax_debounce_m0/q_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X50Y113  ax_debounce_m0/q_reg_reg[18]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X50Y113  ax_debounce_m0/q_reg_reg[19]/C



