# ðŸ”§ Verilog Fundamentals Projects (Vivado)

This repository contains a collection of fundamental Verilog projects implemented and tested using **Xilinx Vivado**. Each module includes the Verilog source file and a corresponding testbench.

## ðŸ›  Tools Used

- **Vivado Design Suite** (for simulation and synthesis)
- Projects written and simulated in Vivado only
