{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678299459951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678299459956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 20:17:39 2023 " "Processing started: Wed Mar 08 20:17:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678299459956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678299459956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V-Microprocessor -c RISC-V-Microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V-Microprocessor -c RISC-V-Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678299459956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678299460221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678299460221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v_mp.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_v_mp.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_MP " "Found entity 1: RISC_V_MP" {  } { { "RISC_V_MP.v" "" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_V_MP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678299469544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678299469544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_sgn_xtnd.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_sgn_xtnd.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_SGN_XTND " "Found entity 1: RISC_SGN_XTND" {  } { { "RISC_SGN_XTND.v" "" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_SGN_XTND.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678299469544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678299469544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_regf_32.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_regf_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_REGF_32 " "Found entity 1: RISC_REGF_32" {  } { { "RISC_REGF_32.v" "" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_REGF_32.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678299469544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678299469544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_pc_32.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_pc_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_PC_32 " "Found entity 1: RISC_PC_32" {  } { { "RISC_PC_32.v" "" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_PC_32.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678299469544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678299469544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_instr_mem_32.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_instr_mem_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_INSTR_MEM_32 " "Found entity 1: RISC_INSTR_MEM_32" {  } { { "RISC_INSTR_MEM_32.v" "" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_INSTR_MEM_32.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678299469551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678299469551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_data_mem_32.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_data_mem_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_DATA_MEM_32 " "Found entity 1: RISC_DATA_MEM_32" {  } { { "RISC_DATA_MEM_32.v" "" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_DATA_MEM_32.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678299469552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678299469552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_ctrl_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_ctrl_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_CTRL_UNIT " "Found entity 1: RISC_CTRL_UNIT" {  } { { "RISC_CTRL_UNIT.v" "" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_CTRL_UNIT.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678299469552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678299469552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_alu_32.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_alu_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_ALU_32 " "Found entity 1: RISC_ALU_32" {  } { { "RISC_ALU_32.v" "" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_ALU_32.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678299469552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678299469552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_MP " "Elaborating entity \"RISC_V_MP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678299469577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_ALU_32 RISC_ALU_32:ALU " "Elaborating entity \"RISC_ALU_32\" for hierarchy \"RISC_ALU_32:ALU\"" {  } { { "RISC_V_MP.v" "ALU" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_V_MP.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678299469594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_CTRL_UNIT RISC_CTRL_UNIT:CTRL_UNIT " "Elaborating entity \"RISC_CTRL_UNIT\" for hierarchy \"RISC_CTRL_UNIT:CTRL_UNIT\"" {  } { { "RISC_V_MP.v" "CTRL_UNIT" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_V_MP.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678299469601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_DATA_MEM_32 RISC_DATA_MEM_32:DATA_MEM " "Elaborating entity \"RISC_DATA_MEM_32\" for hierarchy \"RISC_DATA_MEM_32:DATA_MEM\"" {  } { { "RISC_V_MP.v" "DATA_MEM" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_V_MP.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678299469611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_INSTR_MEM_32 RISC_INSTR_MEM_32:INSTR_MEM_32 " "Elaborating entity \"RISC_INSTR_MEM_32\" for hierarchy \"RISC_INSTR_MEM_32:INSTR_MEM_32\"" {  } { { "RISC_V_MP.v" "INSTR_MEM_32" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_V_MP.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678299469621 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21 0 63 RISC_INSTR_MEM_32.v(22) " "Verilog HDL warning at RISC_INSTR_MEM_32.v(22): number of words (21) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "RISC_INSTR_MEM_32.v" "" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_INSTR_MEM_32.v" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1678299469625 "|RISC_INSTR_MEM_32"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoryArray.data_a 0 RISC_INSTR_MEM_32.v(15) " "Net \"memoryArray.data_a\" at RISC_INSTR_MEM_32.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "RISC_INSTR_MEM_32.v" "" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_INSTR_MEM_32.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678299469625 "|RISC_INSTR_MEM_32"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoryArray.waddr_a 0 RISC_INSTR_MEM_32.v(15) " "Net \"memoryArray.waddr_a\" at RISC_INSTR_MEM_32.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "RISC_INSTR_MEM_32.v" "" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_INSTR_MEM_32.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678299469625 "|RISC_INSTR_MEM_32"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoryArray.we_a 0 RISC_INSTR_MEM_32.v(15) " "Net \"memoryArray.we_a\" at RISC_INSTR_MEM_32.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "RISC_INSTR_MEM_32.v" "" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_INSTR_MEM_32.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678299469625 "|RISC_INSTR_MEM_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_PC_32 RISC_PC_32:PC_32 " "Elaborating entity \"RISC_PC_32\" for hierarchy \"RISC_PC_32:PC_32\"" {  } { { "RISC_V_MP.v" "PC_32" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_V_MP.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678299469625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_REGF_32 RISC_REGF_32:REGF_32 " "Elaborating entity \"RISC_REGF_32\" for hierarchy \"RISC_REGF_32:REGF_32\"" {  } { { "RISC_V_MP.v" "REGF_32" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_V_MP.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678299469634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_SGN_XTND RISC_SGN_XTND:SGN_XTND " "Elaborating entity \"RISC_SGN_XTND\" for hierarchy \"RISC_SGN_XTND:SGN_XTND\"" {  } { { "RISC_V_MP.v" "SGN_XTND" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_V_MP.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678299469641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678299469994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678299469994 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISC_V_MP.v" "" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_V_MP.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678299470011 "|RISC_V_MP|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "areset " "No output dependent on input pin \"areset\"" {  } { { "RISC_V_MP.v" "" { Text "D:/Engineering/IEEE Digital Workshop/RISC-V-Microprocessor/RISC_V_MP.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678299470011 "|RISC_V_MP|areset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678299470011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678299470011 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678299470011 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678299470011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678299470032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 20:17:50 2023 " "Processing ended: Wed Mar 08 20:17:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678299470032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678299470032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678299470032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678299470032 ""}
