<def f='tvm/src/printer/tvmscript_printer.cc' l='1949' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/te/operation/create_primfunc.cc' l='507' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/analysis/block_access_region_detector.cc' l='395' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/analysis/buffer_access_lca_detector.cc' l='197' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/analysis/calculate_workspace.cc' l='86' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/analysis/deep_equal.cc' l='73' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/analysis/device_constraint_utils.cc' l='506' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/analysis/estimate_flops.cc' l='213' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/analysis/verify_gpu_code.cc' l='319' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/analysis/verify_memory.cc' l='199' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/analysis/verify_ssa.cc' l='142' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/analysis/verify_well_formed.cc' l='134' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/ir/expr.cc' l='108' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/ir/script/script_complete.cc' l='127' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/ir/specialize.cc' l='376' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/ir/stmt.cc' l='55' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/ir/stmt_functor.cc' l='813' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/schedule/analysis/layout.cc' l='204' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/schedule/primitive/decompose_padding.cc' l='539' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/schedule/transform.cc' l='322' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/transforms/renew_defs.cc' l='294' macro='1' type='::tvm::runtime::Registry &amp;'/>
