

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Mon Aug 16 14:12:58 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        voicerec
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     8.658|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  22530|  3301122|  22530|  3301122|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+---------+-----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+-------+---------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |   3072|     3840|  12 ~ 15  |          -|          -|   256|    no    |
        | + Loop 1.1  |      8|        8|          1|          1|          1|     8|    yes   |
        |- Loop 2     |  19456|  3297280| 19 ~ 3220 |          -|          -|  1024|    no    |
        | + Loop 2.1  |   3200|     3200|         26|         25|          1|   128|    yes   |
        +-------------+-------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     763|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     16|    1646|    1280|
|Memory           |        2|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     818|
|Register         |        -|      -|    1426|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|     16|    3072|    2861|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      2|       1|       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |voicerec_faddfsubbkb_U1  |voicerec_faddfsubbkb  |        0|      2|  324|  233|
    |voicerec_faddfsubbkb_U2  |voicerec_faddfsubbkb  |        0|      2|  324|  233|
    |voicerec_fmul_32ncud_U3  |voicerec_fmul_32ncud  |        0|      3|  151|  144|
    |voicerec_fmul_32ncud_U4  |voicerec_fmul_32ncud  |        0|      3|  151|  144|
    |voicerec_fmul_32ncud_U5  |voicerec_fmul_32ncud  |        0|      3|  151|  144|
    |voicerec_fmul_32ncud_U6  |voicerec_fmul_32ncud  |        0|      3|  151|  144|
    |voicerec_sdiv_11ndEe_U7  |voicerec_sdiv_11ndEe  |        0|      0|  394|  238|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     16| 1646| 1280|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |cosVec_U  |FFT_cosVec  |        1|  0|   0|   256|   32|     1|         8192|
    |sinVec_U  |FFT_sinVec  |        1|  0|   0|   256|   32|     1|         8192|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |Total     |            |        2|  0|   0|   512|   64|     2|        16384|
    +----------+------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |cp_addr_rec_fu_791_p2          |     +    |      0|  0|  46|          39|          39|
    |cp_sum1_fu_756_p2              |     +    |      0|  0|  18|          11|          11|
    |cp_sum2_fu_772_p2              |     +    |      0|  0|  18|          11|          11|
    |cp_sum9_fu_741_p2              |     +    |      0|  0|  18|          11|          11|
    |cp_sum_fu_721_p2               |     +    |      0|  0|  18|          11|          11|
    |indvar_flatten_next_fu_598_p2  |     +    |      0|  0|  18|           1|          11|
    |j_4_fu_576_p2                  |     +    |      0|  0|  39|          32|          32|
    |j_5_fu_782_p2                  |     +    |      0|  0|  15|           8|           1|
    |k_3_fu_434_p2                  |     +    |      0|  0|  16|           9|           1|
    |k_4_fu_696_p2                  |     +    |      0|  0|  15|           8|           1|
    |q_1_fu_500_p2                  |     +    |      0|  0|  13|           4|           1|
    |tmp_76_cast_fu_751_p2          |     +    |      0|  0|  18|          11|          11|
    |wr_mid2_v_fu_654_p2            |     +    |      0|  0|  39|           2|          32|
    |j_6_fu_540_p2                  |     -    |      0|  0|  39|          32|          32|
    |ap_condition_1138              |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1141              |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1145              |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_534_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_604_p2            |   icmp   |      0|  0|  13|           8|           9|
    |exitcond2_fu_494_p2            |   icmp   |      0|  0|  11|           4|           5|
    |exitcond3_fu_428_p2            |   icmp   |      0|  0|  13|           9|          10|
    |exitcond_flatten_fu_592_p2     |   icmp   |      0|  0|  13|          11|          12|
    |exitcond_fu_690_p2             |   icmp   |      0|  0|  13|           8|           9|
    |icmp_fu_528_p2                 |   icmp   |      0|  0|  18|          31|           1|
    |slt_fu_506_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_64_fu_685_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_68_fu_706_p2               |   icmp   |      0|  0|  18|          31|          31|
    |tmp_fu_444_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_54_fu_461_p2               |    or    |      0|  0|   9|           9|           1|
    |tmp_57_fu_483_p2               |    or    |      0|  0|  32|          32|           1|
    |tmp_69_fu_731_p2               |    or    |      0|  0|   8|           8|           1|
    |tmp_78_cast_fu_766_p2          |    or    |      0|  0|  11|          11|           1|
    |cp_rec_mid2_fu_671_p3          |  select  |      0|  0|  39|           1|           1|
    |j_2_fu_560_p3                  |  select  |      0|  0|  32|           1|          32|
    |j_3_mid2_fu_659_p3             |  select  |      0|  0|   8|           1|           1|
    |n_1_fu_568_p3                  |  select  |      0|  0|  32|           1|          32|
    |n_mid2_fu_644_p3               |  select  |      0|  0|  32|           1|          32|
    |tmp_60_fu_632_p3               |  select  |      0|  0|  31|           1|          31|
    |wr_mid2_v_v_fu_610_p3          |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp1                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1        |    xor   |      0|  0|   2|           2|           1|
    |rev_fu_512_p2                  |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 763|         463|         552|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  229|         53|    1|         53|
    |ap_enable_reg_pp1_iter1             |   15|          3|    1|          3|
    |ap_phi_mux_d_phi_fu_283_p4          |    9|          2|   32|         64|
    |ap_phi_mux_k_1_phi_fu_307_p4        |    9|          2|    8|         16|
    |ap_phi_mux_wik_phi_fu_295_p4        |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter0_wik_1_reg_326  |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter0_wrk_1_reg_314  |    9|          2|   32|         64|
    |c_address0                          |   38|          7|    9|         63|
    |c_address1                          |   38|          7|    9|         63|
    |c_d0                                |   27|          5|   32|        160|
    |c_d1                                |   27|          5|   32|        160|
    |cp_rec_reg_267                      |    9|          2|   39|         78|
    |cp_s_reg_338                        |    9|          2|   31|         62|
    |d_reg_279                           |    9|          2|   32|         64|
    |grp_fu_349_opcode                   |   15|          3|    2|          6|
    |grp_fu_349_p0                       |   33|          6|   32|        192|
    |grp_fu_349_p1                       |   33|          6|   32|        192|
    |grp_fu_353_opcode                   |   15|          3|    2|          6|
    |grp_fu_353_p0                       |   15|          3|   32|         96|
    |grp_fu_353_p1                       |   15|          3|   32|         96|
    |grp_fu_360_p0                       |   15|          3|   32|         96|
    |grp_fu_360_p1                       |   15|          3|   32|         96|
    |grp_fu_365_p0                       |   15|          3|   32|         96|
    |grp_fu_365_p1                       |   15|          3|   32|         96|
    |grp_fu_370_p0                       |   15|          3|   32|         96|
    |grp_fu_370_p1                       |   15|          3|   32|         96|
    |grp_fu_375_p0                       |   15|          3|   32|         96|
    |grp_fu_375_p1                       |   15|          3|   32|         96|
    |indvar_flatten_reg_232              |    9|          2|   11|         22|
    |j_1_reg_209                         |    9|          2|   32|         64|
    |j_3_reg_255                         |    9|          2|    8|         16|
    |j_reg_186                           |    9|          2|   32|         64|
    |k_1_reg_303                         |    9|          2|    8|         16|
    |k_reg_175                           |    9|          2|    9|         18|
    |n3_reg_220                          |    9|          2|   32|         64|
    |n_2_reg_243                         |    9|          2|   32|         64|
    |q_reg_198                           |    9|          2|    4|          8|
    |reg_390                             |    9|          2|   32|         64|
    |reg_398                             |    9|          2|   32|         64|
    |reg_406                             |    9|          2|   32|         64|
    |reg_414                             |    9|          2|   32|         64|
    |wik_reg_291                         |    9|          2|   32|         64|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  818|        172| 1038|       2990|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  52|   0|   52|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter0_wik_1_reg_326  |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter0_wrk_1_reg_314  |  32|   0|   32|          0|
    |c_addr_10_reg_984                   |   9|   0|    9|          0|
    |c_addr_4_reg_813                    |   8|   0|    9|          1|
    |c_addr_5_reg_818                    |   8|   0|    9|          1|
    |c_addr_6_reg_823                    |   8|   0|    9|          1|
    |c_addr_7_reg_969                    |   9|   0|    9|          0|
    |c_addr_8_reg_974                    |   9|   0|    9|          0|
    |c_addr_9_reg_979                    |   9|   0|    9|          0|
    |c_addr_reg_808                      |   8|   0|    9|          1|
    |cosVec_load_reg_932                 |  32|   0|   32|          0|
    |cp_rec_mid2_reg_927                 |  39|   0|   39|          0|
    |cp_rec_reg_267                      |  39|   0|   39|          0|
    |cp_s_reg_338                        |  31|   0|   32|          1|
    |d_reg_279                           |  32|   0|   32|          0|
    |di_1_reg_1039                       |  32|   0|   32|          0|
    |exitcond1_reg_870                   |   1|   0|    1|          0|
    |exitcond_reg_956                    |   1|   0|    1|          0|
    |indvar_flatten_next_reg_865         |  11|   0|   11|          0|
    |indvar_flatten_reg_232              |  11|   0|   11|          0|
    |j_1_reg_209                         |  32|   0|   32|          0|
    |j_3_mid2_reg_906                    |   8|   0|    8|          0|
    |j_3_reg_255                         |   8|   0|    8|          0|
    |j_5_reg_1049                        |   8|   0|    8|          0|
    |j_reg_186                           |  32|   0|   32|          0|
    |k_1_reg_303                         |   8|   0|    8|          0|
    |k_3_reg_799                         |   9|   0|    9|          0|
    |k_4_reg_960                         |   8|   0|    8|          0|
    |k_reg_175                           |   9|   0|    9|          0|
    |n3_reg_220                          |  32|   0|   32|          0|
    |n_2_reg_243                         |  32|   0|   32|          0|
    |n_mid2_reg_891                      |  31|   0|   32|          1|
    |n_reg_856                           |  31|   0|   32|          1|
    |nb_mid2_reg_922                     |  32|   0|   32|          0|
    |q_reg_198                           |   4|   0|    4|          0|
    |reg_390                             |  32|   0|   32|          0|
    |reg_398                             |  32|   0|   32|          0|
    |reg_406                             |  32|   0|   32|          0|
    |reg_414                             |  32|   0|   32|          0|
    |reg_421                             |  32|   0|   32|          0|
    |sinVec_load_reg_938                 |  32|   0|   32|          0|
    |tmp_48_reg_851                      |  31|   0|   31|          0|
    |tmp_60_reg_886                      |  31|   0|   31|          0|
    |tmp_61_reg_896                      |  11|   0|   11|          0|
    |tmp_62_reg_944                      |  11|   0|   11|          0|
    |tmp_64_reg_952                      |   1|   0|    1|          0|
    |tmp_68_reg_965                      |   1|   0|    1|          0|
    |tmp_72_reg_1019                     |  32|   0|   32|          0|
    |tmp_73_reg_1024                     |  32|   0|   32|          0|
    |tmp_76_reg_1044                     |  32|   0|   32|          0|
    |tmp_78_reg_989                      |  32|   0|   32|          0|
    |tmp_79_reg_994                      |  32|   0|   32|          0|
    |tmp_80_reg_999                      |  32|   0|   32|          0|
    |tmp_81_reg_1004                     |  32|   0|   32|          0|
    |tmp_reg_804                         |   1|   0|    1|          0|
    |wik_1_reg_326                       |  32|   0|   32|          0|
    |wik_2_reg_1034                      |  32|   0|   32|          0|
    |wik_reg_291                         |  32|   0|   32|          0|
    |wr_mid2_v_reg_901                   |  32|   0|   32|          0|
    |wr_mid2_v_v_reg_879                 |  32|   0|   32|          0|
    |wrk_1_reg_314                       |  32|   0|   32|          0|
    |wrk_reg_1029                        |  32|   0|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1426|   0| 1433|          7|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      FFT     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      FFT     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      FFT     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      FFT     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      FFT     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      FFT     | return value |
|c_address0  | out |    9|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_we0       | out |    1|  ap_memory |       c      |     array    |
|c_d0        | out |   32|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|c_address1  | out |    9|  ap_memory |       c      |     array    |
|c_ce1       | out |    1|  ap_memory |       c      |     array    |
|c_we1       | out |    1|  ap_memory |       c      |     array    |
|c_d1        | out |   32|  ap_memory |       c      |     array    |
|c_q1        |  in |   32|  ap_memory |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

