// Seed: 1798196806
module module_0;
  initial begin : LABEL_0
    id_1 = 1'b0;
  end
  wor id_3;
  assign id_3 = 1;
  assign module_1.type_28 = 0;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3
  );
endmodule
module module_1;
  wire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ;
  tri0 id_24 = 1;
  module_0 modCall_1 ();
  always force id_23 = "";
  wire id_25;
  wire id_26;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
