INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 05:10:51 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : sumi3_mem
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 muli1/oehb/validArray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mc_load0/Buffer_2/data_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.616ns (16.382%)  route 3.144ns (83.618%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 7.144 - 6.000 ) 
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          1.230     1.230    muli1/oehb/clk
    SLICE_X46Y112        FDCE                                         r  muli1/oehb/validArray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDCE (Prop_fdce_C_Q)         0.259     1.489 r  muli1/oehb/validArray_reg[0]/Q
                         net (fo=9, routed)           0.517     2.006    muli1/oehb/addi0_pValidArray_1
    SLICE_X48Y112        LUT4 (Prop_lut4_I0_O)        0.043     2.049 r  muli1/oehb/full_reg_i_3__2/O
                         net (fo=1, routed)           0.335     2.384    tehb2/joinValid
    SLICE_X48Y112        LUT6 (Prop_lut6_I5_O)        0.043     2.427 f  tehb2/full_reg_i_2__2/O
                         net (fo=4, routed)           0.425     2.851    tehb2/branchReady
    SLICE_X46Y113        LUT5 (Prop_lut5_I0_O)        0.043     2.894 f  tehb2/q0_reg_i_1__0/O
                         net (fo=56, routed)          0.290     3.184    tehb2/oehb_ready
    SLICE_X45Y114        LUT3 (Prop_lut3_I0_O)        0.043     3.227 f  tehb2/valid_reg[0]_i_1__1/O
                         net (fo=92, routed)          0.576     3.804    fork4/generateBlocks[0].regblock/fork4_nReadyArray_0
    SLICE_X39Y114        LUT2 (Prop_lut2_I1_O)        0.049     3.853 r  fork4/generateBlocks[0].regblock/data_reg[31]_i_2__1/O
                         net (fo=1, routed)           0.234     4.086    fork4/generateBlocks[0].regblock/data_reg[31]_i_2__1_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I0_O)        0.136     4.222 r  fork4/generateBlocks[0].regblock/data_reg[31]_i_1__3/O
                         net (fo=32, routed)          0.768     4.990    mc_load0/Buffer_2/E[0]
    SLICE_X22Y117        FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=508, unset)          1.144     7.144    mc_load0/Buffer_2/clk
    SLICE_X22Y117        FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[10]/C
                         clock pessimism              0.085     7.229    
                         clock uncertainty           -0.035     7.194    
    SLICE_X22Y117        FDCE (Setup_fdce_C_CE)      -0.178     7.016    mc_load0/Buffer_2/data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  2.025    




