
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.084352                       # Number of seconds simulated
sim_ticks                                 84351661000                       # Number of ticks simulated
final_tick                                84351661000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 311109                       # Simulator instruction rate (inst/s)
host_op_rate                                   344868                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               86848855                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680568                       # Number of bytes of host memory used
host_seconds                                   971.25                       # Real time elapsed on the host
sim_insts                                   302163623                       # Number of instructions simulated
sim_ops                                     334952193                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           26368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              42112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        26368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26368                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 658                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             312596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             147193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         39454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                499243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        312596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           312596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            312596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            147193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        39454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               499243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       659                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  42176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   42176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   84351652000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   659                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.884354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.674842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.726735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           58     39.46%     39.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           38     25.85%     65.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           18     12.24%     77.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      5.44%     82.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      3.40%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.36%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      4.08%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12      8.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          147                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     25173000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                37529250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3295000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     38198.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56948.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      502                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  127999471.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   428400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   208725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2227680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4690530                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               452640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        15635100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         8666400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      20229658320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            20268728835                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.288437                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          84340137500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       835000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2878000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  84283339000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     22567750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       7745250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     34296000                       # Time in different power states
system.mem_ctrls_1.actEnergy                   692580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   349140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2470440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         25200240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              8475330                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1731360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        48864960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        37622880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      20196802320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            20322209250                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.922454                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          84328569500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3619000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      10738000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  84123429500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     97975750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       8734500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    107164250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                30710673                       # Number of BP lookups
system.cpu.branchPred.condPredicted           9995805                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            126474                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             15315459                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14917558                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.401965                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 8198008                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                202                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             468                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                392                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               76                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert       154460                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     84351661000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        168703323                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             138642                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      310994453                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    30710673                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           23115958                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     168393907                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  259238                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   95                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          554                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  87991630                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   246                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          168662817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.042231                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.981769                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   289000      0.17%      0.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 77006510     45.66%     45.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6659917      3.95%     49.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 84707390     50.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            168662817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.182040                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.843440                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   289118                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                302517                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 167897449                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 44320                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 129413                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             14916256                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   208                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              343729035                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                517732                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 129413                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   678800                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  276729                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          10509                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 167551872                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 15494                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              343210639                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                318483                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   226                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                  12674                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              610                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           300087983                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             390725947                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        360743212                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             6966                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             297201653                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2886330                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                358                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            237                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      7209                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             82539988                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            54077179                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           8921938                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              103                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  337974772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 237                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 337456134                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             22318                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3022815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1039800                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     168662817                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.000774                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.888274                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7063481      4.19%      4.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            40896993     24.25%     28.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            69935137     41.46%     69.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            46380150     27.50%     97.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4386863      2.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 193      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       168662817                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                15929149     28.07%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    103      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     28.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               21301444     37.53%     65.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              19523934     34.40%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               203      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             201117296     59.60%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  505      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  411      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  808      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  810      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 607      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             82319690     24.39%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            54015800     16.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              337456134                       # Type of FU issued
system.cpu.iq.rate                           2.000293                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    56754631                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.168184                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          900339428                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         340995014                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    337164872                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              394203606                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         22176328                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       671623                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          733                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3242                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       791111                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            48                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 129413                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  273920                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           342892339                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              82539988                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             54077179                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                236                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3242                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          13032                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       113581                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               126613                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             337185498                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              82295976                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            270636                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       4917330                       # number of nop insts executed
system.cpu.iew.exec_refs                    136192761                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 30555625                       # Number of branches executed
system.cpu.iew.exec_stores                   53896785                       # Number of stores executed
system.cpu.iew.exec_rate                     1.998689                       # Inst execution rate
system.cpu.iew.wb_sent                      337182081                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     337169725                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 252138181                       # num instructions producing a value
system.cpu.iew.wb_consumers                 315163046                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.998596                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.800025                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2824209                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            126268                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    168259487                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.019910                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.640958                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     67839181     40.32%     40.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     41429770     24.62%     64.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     12037462      7.15%     72.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7779611      4.62%     76.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5746940      3.42%     80.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      9684246      5.76%     85.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       862210      0.51%     86.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      8597320      5.11%     91.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     14282747      8.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    168259487                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            307080423                       # Number of instructions committed
system.cpu.commit.committedOps              339868993                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      135154433                       # Number of memory references committed
system.cpu.commit.loads                      81868365                       # Number of loads committed
system.cpu.commit.membars                         216                       # Number of memory barriers committed
system.cpu.commit.branches                   30313142                       # Number of branches committed
system.cpu.commit.vec_insts                      4848                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 321034232                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8195892                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          202      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        204711217     60.23%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             504      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             411      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             808      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             808      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            607      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81868365     24.09%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       53286068     15.68%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         339868993                       # Class of committed instruction
system.cpu.commit.bw_lim_events              14282747                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    496669799                       # The number of ROB reads
system.cpu.rob.rob_writes                   685789830                       # The number of ROB writes
system.cpu.timesIdled                             329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   302163623                       # Number of Instructions Simulated
system.cpu.committedOps                     334952193                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.558318                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.558318                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.791095                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.791095                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                359620182                       # number of integer regfile reads
system.cpu.int_regfile_writes               269338547                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     6075                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3243                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  29522166                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 29522259                       # number of cc regfile writes
system.cpu.misc_regfile_reads               302353799                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    431                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 1                       # number of replacements
system.cpu.dcache.tags.tagsinuse           203.963895                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           113405126                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               227                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          499582.052863                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   203.963895                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.199183                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.199183                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          208                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.220703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         226811913                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        226811913                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     60119397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        60119397                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     53285298                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       53285298                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          216                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          216                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     113404695                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        113404695                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    113404695                       # number of overall hits
system.cpu.dcache.overall_hits::total       113404695                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          157                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           157                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          558                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          715                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            715                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          715                       # number of overall misses
system.cpu.dcache.overall_misses::total           715                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     12626000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12626000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     43361466                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43361466                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       152500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       152500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     55987466                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     55987466                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     55987466                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     55987466                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     60119554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     60119554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     53285856                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     53285856                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    113405410                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    113405410                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    113405410                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    113405410                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.009174                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009174                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 80420.382166                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80420.382166                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77708.720430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77708.720430                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        76250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        76250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78304.148252                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78304.148252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78304.148252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78304.148252                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          105                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2065                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              39                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    52.948718                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          436                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          489                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          489                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          489                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          489                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          226                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          226                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8934000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8934000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     14014968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14014968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        73000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        73000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     22948968                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22948968                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     22948968                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22948968                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.004587                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004587                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 85903.846154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85903.846154                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 114876.786885                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 114876.786885                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        73000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        73000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 101544.106195                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 101544.106195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 101544.106195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 101544.106195                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                81                       # number of replacements
system.cpu.icache.tags.tagsinuse           311.125257                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            87991106                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               422                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          208509.729858                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   311.125257                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.607667                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.607667                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.666016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         175983680                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        175983680                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     87991106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        87991106                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      87991106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         87991106                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     87991106                       # number of overall hits
system.cpu.icache.overall_hits::total        87991106                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          523                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           523                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          523                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            523                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          523                       # number of overall misses
system.cpu.icache.overall_misses::total           523                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     41599985                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41599985                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     41599985                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41599985                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     41599985                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41599985                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     87991629                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     87991629                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     87991629                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     87991629                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     87991629                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     87991629                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79541.080306                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79541.080306                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79541.080306                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79541.080306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79541.080306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79541.080306                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        16284                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               125                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   130.272000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           81                       # number of writebacks
system.cpu.icache.writebacks::total                81                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          100                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          100                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          100                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          423                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          423                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          423                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          423                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          423                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          423                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     35649988                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35649988                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     35649988                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35649988                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     35649988                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35649988                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84278.931442                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84278.931442                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84278.931442                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84278.931442                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84278.931442                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84278.931442                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              233                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 233                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    23                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    55.068476                       # Cycle average of tags in use
system.l2.tags.total_refs                           4                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        90                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.044444                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       41.709992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    13.358483                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001681                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000610                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.002136                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      5972                       # Number of tag accesses
system.l2.tags.data_accesses                     5972                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           80                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               80                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 26                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    26                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 4                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    30                       # number of demand (read+write) hits
system.l2.demand_hits::total                       40                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   10                       # number of overall hits
system.l2.overall_hits::cpu.data                   30                       # number of overall hits
system.l2.overall_hits::total                      40                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               96                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  96                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           413                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              413                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             101                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 413                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 197                       # number of demand (read+write) misses
system.l2.demand_misses::total                    610                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                413                       # number of overall misses
system.l2.overall_misses::cpu.data                197                       # number of overall misses
system.l2.overall_misses::total                   610                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     13637500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13637500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     35150500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35150500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      8820500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8820500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      35150500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      22458000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         57608500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     35150500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     22458000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        57608500                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           80                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           80                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               423                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               227                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  650                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              423                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              227                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 650                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.786885                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.786885                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.976359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.976359                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.961905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.961905                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.976359                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.867841                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.938462                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.976359                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.867841                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.938462                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 142057.291667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 142057.291667                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 85110.169492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85110.169492                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 87331.683168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87331.683168                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 85110.169492                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data       114000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94440.163934                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 85110.169492                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data       114000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94440.163934                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           72                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             72                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           95                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             95                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          413                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          413                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           99                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           99                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            413                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               607                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           413                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              679                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      7857338                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      7857338                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     13052000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13052000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     32678500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32678500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      8101000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8101000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     32678500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     21153000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     53831500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     32678500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     21153000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      7857338                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     61688838                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.778689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.778689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.976359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.976359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.942857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.942857                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.976359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.854626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.933846                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.976359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.854626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.044615                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 109129.694444                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 109129.694444                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 137389.473684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 137389.473684                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 79124.697337                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79124.697337                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81828.282828                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81828.282828                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 79124.697337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 109036.082474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88684.514003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 79124.697337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 109036.082474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 109129.694444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90852.486009                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           659                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           13                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                563                       # Transaction distribution
system.membus.trans_dist::ReadExReq                95                       # Transaction distribution
system.membus.trans_dist::ReadExResp               95                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           564                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        42112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   42112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               659                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     659    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 659                       # Request fanout histogram
system.membus.reqLayer0.occupancy              807867                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3481000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          732                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           94                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             20                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           20                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84351661000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           82                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              122                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             122                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           423                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          105                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        14592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  46784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             100                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              750                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.045333                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.208173                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    716     95.47%     95.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     34      4.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                750                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             448000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            633000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            340999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
