// Seed: 3579376209
module module_0 (
    input tri id_0,
    input wire id_1,
    input tri id_2,
    output tri0 id_3,
    input tri id_4,
    input wor id_5,
    output wire id_6,
    output tri0 id_7,
    input supply0 id_8
);
  wire id_10 = (1);
  wire id_11;
  always disable id_12;
  always @(posedge id_2 or posedge 1);
  id_13(
      1, 1, id_10, id_8
  );
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1,
    input  tri0 id_2,
    output tri1 id_3
);
  uwire id_5;
  assign id_1 = id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_5,
      id_3,
      id_0,
      id_2,
      id_3,
      id_5,
      id_0
  );
  assign modCall_1.type_3 = 0;
endmodule
