$date
	Tue Nov 15 11:53:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Decoder $end
$scope module pclogic $end
$var wire 4 ! Rd [3:0] $end
$upscope $end
$upscope $end
$scope module Decoder $end
$scope module pclogic $end
$var wire 1 " Branch $end
$upscope $end
$upscope $end
$scope module Decoder $end
$scope module pclogic $end
$var wire 1 # RegW $end
$upscope $end
$upscope $end
$scope module Decoder $end
$scope module pclogic $end
$var wire 1 $ PCS $end
$upscope $end
$upscope $end
$scope module Decoder $end
$scope module alu_decoder $end
$var wire 1 % ALUOp $end
$upscope $end
$upscope $end
$scope module Decoder $end
$scope module alu_decoder $end
$var wire 4 & cmd [3:0] $end
$upscope $end
$upscope $end
$scope module Decoder $end
$scope module alu_decoder $end
$var wire 1 ' S $end
$upscope $end
$upscope $end
$scope module Decoder $end
$scope module alu_decoder $end
$var wire 1 ( NoWrite $end
$upscope $end
$upscope $end
$scope module Decoder $end
$scope module alu_decoder $end
$var reg 2 ) ALUControl [1:0] $end
$upscope $end
$upscope $end
$scope module Decoder $end
$scope module alu_decoder $end
$var reg 2 * FlagW [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
x(
z'
bz &
x%
x$
x#
x"
bz !
$end
#1
