\hypertarget{group___core_debug___peripheral}{}\doxysection{Core\+Debug}
\label{group___core_debug___peripheral}\index{CoreDebug@{CoreDebug}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___core_debug___register___accessor___macros}{Core\+Debug -\/ Register accessor macros}}
\item 
\mbox{\hyperlink{group___core_debug___register___masks}{Core\+Debug Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_core_debug___mem_map}{Core\+Debug\+\_\+\+Mem\+Map}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___core_debug___peripheral_ga994a185afca30ede538d89322c4f0326}{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}~((\mbox{\hyperlink{group___core_debug___peripheral_gaa548220bc91b12bd49065fe752579fcd}{Core\+Debug\+\_\+\+Mem\+Map\+Ptr}})0x\+E000\+E\+D\+F0u)
\item 
\#define \mbox{\hyperlink{group___core_debug___peripheral_gaceec19d257d8b9f9bff5d47d285dec27}{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___core_debug___peripheral_ga994a185afca30ede538d89322c4f0326}{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}} \}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_core_debug___mem_map}{Core\+Debug\+\_\+\+Mem\+Map}} $\ast$ \mbox{\hyperlink{group___core_debug___peripheral_gaa548220bc91b12bd49065fe752579fcd}{Core\+Debug\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___core_debug___peripheral_ga994a185afca30ede538d89322c4f0326}\label{group___core_debug___peripheral_ga994a185afca30ede538d89322c4f0326}} 
\index{CoreDebug@{CoreDebug}!CoreDebug\_BASE\_PTR@{CoreDebug\_BASE\_PTR}}
\index{CoreDebug\_BASE\_PTR@{CoreDebug\_BASE\_PTR}!CoreDebug@{CoreDebug}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_BASE\_PTR}{CoreDebug\_BASE\_PTR}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~((\mbox{\hyperlink{group___core_debug___peripheral_gaa548220bc91b12bd49065fe752579fcd}{Core\+Debug\+\_\+\+Mem\+Map\+Ptr}})0x\+E000\+E\+D\+F0u)}

Peripheral Core\+Debug base pointer \mbox{\Hypertarget{group___core_debug___peripheral_gaceec19d257d8b9f9bff5d47d285dec27}\label{group___core_debug___peripheral_gaceec19d257d8b9f9bff5d47d285dec27}} 
\index{CoreDebug@{CoreDebug}!CoreDebug\_BASE\_PTRS@{CoreDebug\_BASE\_PTRS}}
\index{CoreDebug\_BASE\_PTRS@{CoreDebug\_BASE\_PTRS}!CoreDebug@{CoreDebug}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_BASE\_PTRS}{CoreDebug\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___core_debug___peripheral_ga994a185afca30ede538d89322c4f0326}{Core\+Debug\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}} \}}

Array initializer of Core\+Debug peripheral base pointers 

\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___core_debug___peripheral_gaa548220bc91b12bd49065fe752579fcd}\label{group___core_debug___peripheral_gaa548220bc91b12bd49065fe752579fcd}} 
\index{CoreDebug@{CoreDebug}!CoreDebug\_MemMapPtr@{CoreDebug\_MemMapPtr}}
\index{CoreDebug\_MemMapPtr@{CoreDebug\_MemMapPtr}!CoreDebug@{CoreDebug}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_MemMapPtr}{CoreDebug\_MemMapPtr}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct_core_debug___mem_map}{Core\+Debug\+\_\+\+Mem\+Map}}$\ast$ \mbox{\hyperlink{group___core_debug___peripheral_gaa548220bc91b12bd49065fe752579fcd}{Core\+Debug\+\_\+\+Mem\+Map\+Ptr}}}

Core\+Debug -\/ Peripheral register structure 