
electrosteel_strings_STM32H730.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000889c  080002d0  080002d0  000102d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000077c  08008b70  08008b70  00018b70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080092ec  080092ec  000192ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080092f0  080092f0  000192f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000078  24000000  080092f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000078c  24000078  0800936c  00020078  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  24000804  0800936c  00020804  2**0
                  ALLOC
  8 .RAM_D1       0004baf0  24000e20  0800936c  00020e20  2**5
                  ALLOC
  9 .RAM_D2       000001c8  30000000  30000000  00030000  2**5
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002754f  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000039bf  00000000  00000000  000475f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loc    00018589  00000000  00000000  0004afb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017c8  00000000  00000000  00063540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001eb8  00000000  00000000  00064d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000368b8  00000000  00000000  00066bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000243b5  00000000  00000000  0009d478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015b816  00000000  00000000  000c182d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0021d043  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004834  00000000  00000000  0021d094  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000078 	.word	0x24000078
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08008b54 	.word	0x08008b54

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400007c 	.word	0x2400007c
 800030c:	08008b54 	.word	0x08008b54

08000310 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000312:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000314:	2400      	movs	r4, #0
 8000316:	9407      	str	r4, [sp, #28]
 8000318:	9408      	str	r4, [sp, #32]
 800031a:	9409      	str	r4, [sp, #36]	; 0x24
 800031c:	940a      	str	r4, [sp, #40]	; 0x28
 800031e:	940b      	str	r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000320:	4b36      	ldr	r3, [pc, #216]	; (80003fc <MX_GPIO_Init+0xec>)
 8000322:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000326:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800032a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800032e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000332:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000336:	9201      	str	r2, [sp, #4]
 8000338:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800033a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800033e:	f042 0201 	orr.w	r2, r2, #1
 8000342:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000346:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800034a:	f002 0201 	and.w	r2, r2, #1
 800034e:	9202      	str	r2, [sp, #8]
 8000350:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000352:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000356:	f042 0204 	orr.w	r2, r2, #4
 800035a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800035e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000362:	f002 0204 	and.w	r2, r2, #4
 8000366:	9203      	str	r2, [sp, #12]
 8000368:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800036a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800036e:	f042 0202 	orr.w	r2, r2, #2
 8000372:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000376:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800037a:	f002 0202 	and.w	r2, r2, #2
 800037e:	9204      	str	r2, [sp, #16]
 8000380:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000382:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000386:	f042 0208 	orr.w	r2, r2, #8
 800038a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800038e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000392:	f002 0208 	and.w	r2, r2, #8
 8000396:	9205      	str	r2, [sp, #20]
 8000398:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800039a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800039e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80003a2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80003a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003ae:	9306      	str	r3, [sp, #24]
 80003b0:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15|GPIO_PIN_0, GPIO_PIN_RESET);
 80003b2:	4f13      	ldr	r7, [pc, #76]	; (8000400 <MX_GPIO_Init+0xf0>)
 80003b4:	4622      	mov	r2, r4
 80003b6:	f248 0101 	movw	r1, #32769	; 0x8001
 80003ba:	4638      	mov	r0, r7
 80003bc:	f003 fdbe 	bl	8003f3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80003c0:	4d10      	ldr	r5, [pc, #64]	; (8000404 <MX_GPIO_Init+0xf4>)
 80003c2:	4622      	mov	r2, r4
 80003c4:	2110      	movs	r1, #16
 80003c6:	4628      	mov	r0, r5
 80003c8:	f003 fdb8 	bl	8003f3c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD15 PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_0;
 80003cc:	f248 0301 	movw	r3, #32769	; 0x8001
 80003d0:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003d2:	2601      	movs	r6, #1
 80003d4:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d6:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80003d8:	2303      	movs	r3, #3
 80003da:	930a      	str	r3, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80003dc:	a907      	add	r1, sp, #28
 80003de:	4638      	mov	r0, r7
 80003e0:	f003 fca2 	bl	8003d28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80003e4:	2310      	movs	r3, #16
 80003e6:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003e8:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ea:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ec:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003ee:	a907      	add	r1, sp, #28
 80003f0:	4628      	mov	r0, r5
 80003f2:	f003 fc99 	bl	8003d28 <HAL_GPIO_Init>

}
 80003f6:	b00d      	add	sp, #52	; 0x34
 80003f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003fa:	bf00      	nop
 80003fc:	58024400 	.word	0x58024400
 8000400:	58020c00 	.word	0x58020c00
 8000404:	58020400 	.word	0x58020400

08000408 <MX_DMA_Init>:
{
 8000408:	b500      	push	{lr}
 800040a:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 800040c:	4b13      	ldr	r3, [pc, #76]	; (800045c <MX_DMA_Init+0x54>)
 800040e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8000412:	f042 0201 	orr.w	r2, r2, #1
 8000416:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 800041a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800041e:	f003 0301 	and.w	r3, r3, #1
 8000422:	9301      	str	r3, [sp, #4]
 8000424:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 8000426:	2200      	movs	r2, #0
 8000428:	2101      	movs	r1, #1
 800042a:	200b      	movs	r0, #11
 800042c:	f002 f9d6 	bl	80027dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000430:	200b      	movs	r0, #11
 8000432:	f002 fa09 	bl	8002848 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 1, 0);
 8000436:	2200      	movs	r2, #0
 8000438:	2101      	movs	r1, #1
 800043a:	200c      	movs	r0, #12
 800043c:	f002 f9ce 	bl	80027dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000440:	200c      	movs	r0, #12
 8000442:	f002 fa01 	bl	8002848 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000446:	2200      	movs	r2, #0
 8000448:	4611      	mov	r1, r2
 800044a:	200d      	movs	r0, #13
 800044c:	f002 f9c6 	bl	80027dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000450:	200d      	movs	r0, #13
 8000452:	f002 f9f9 	bl	8002848 <HAL_NVIC_EnableIRQ>
}
 8000456:	b003      	add	sp, #12
 8000458:	f85d fb04 	ldr.w	pc, [sp], #4
 800045c:	58024400 	.word	0x58024400

08000460 <randomNumber>:

/* USER CODE BEGIN 4 */
/* USER CODE BEGIN 4 */
float randomNumber(void) {
 8000460:	b500      	push	{lr}
 8000462:	b083      	sub	sp, #12

	uint32_t rand;
	HAL_RNG_GenerateRandomNumber(&hrng, &rand);
 8000464:	a901      	add	r1, sp, #4
 8000466:	4807      	ldr	r0, [pc, #28]	; (8000484 <randomNumber+0x24>)
 8000468:	f005 ffe3 	bl	8006432 <HAL_RNG_GenerateRandomNumber>
	float num = (float)rand * INV_TWO_TO_32;
 800046c:	eddd 7a01 	vldr	s15, [sp, #4]
 8000470:	eef8 7a67 	vcvt.f32.u32	s15, s15
	return num;
}
 8000474:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8000488 <randomNumber+0x28>
 8000478:	ee27 0a80 	vmul.f32	s0, s15, s0
 800047c:	b003      	add	sp, #12
 800047e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000482:	bf00      	nop
 8000484:	24000378 	.word	0x24000378
 8000488:	2f80000d 	.word	0x2f80000d

0800048c <MPU_Conf>:



void MPU_Conf(void)
{
 800048c:	b500      	push	{lr}
 800048e:	b085      	sub	sp, #20
  //Thanks, Keshikan! This solves the issues with accessing the SRAM in the D2 area properly. -JS
	//should test the different possible settings to see what works best while avoiding needing to manually clear the cache -JS

	MPU_Region_InitTypeDef MPU_InitStruct;

	  HAL_MPU_Disable();
 8000490:	f002 f9fc 	bl	800288c <HAL_MPU_Disable>

	  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000494:	2201      	movs	r2, #1
 8000496:	f88d 2000 	strb.w	r2, [sp]

	  //D2 Domain�SRAM1
	  MPU_InitStruct.BaseAddress = 0x30000000;
 800049a:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 800049e:	9301      	str	r3, [sp, #4]
	  // So a buffer size for read/write of 4096 would take up 64k = 4096*8 * 2 (read and write).
	  // I increased that to 256k so that there would be room for the ADC knob inputs and other peripherals that might require DMA access.
	  // we have a total of 256k in SRAM1 (128k, 0x30000000-0x30020000) and SRAM2 (128k, 0x30020000-0x3004000) of D2 domain.
	  // There is an SRAM3 in D2 domain as well (32k, 0x30040000-0x3004800) that is currently not mapped by the MPU (memory protection unit) controller.

	  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 80004a0:	230e      	movs	r3, #14
 80004a2:	f88d 3008 	strb.w	r3, [sp, #8]

	  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80004a6:	2303      	movs	r3, #3
 80004a8:	f88d 300b 	strb.w	r3, [sp, #11]

	  //AN4838
	  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 80004ac:	f88d 200a 	strb.w	r2, [sp, #10]
	  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80004b0:	2300      	movs	r3, #0
 80004b2:	f88d 300e 	strb.w	r3, [sp, #14]
	  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80004b6:	f88d 300f 	strb.w	r3, [sp, #15]
	  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 80004ba:	f88d 300d 	strb.w	r3, [sp, #13]
//	  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
//	  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
//	  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;


	  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80004be:	f88d 3001 	strb.w	r3, [sp, #1]

	  MPU_InitStruct.SubRegionDisable = 0x00;
 80004c2:	f88d 3009 	strb.w	r3, [sp, #9]


	  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80004c6:	f88d 200c 	strb.w	r2, [sp, #12]


	  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80004ca:	4668      	mov	r0, sp
 80004cc:	f002 f9fc 	bl	80028c8 <HAL_MPU_ConfigRegion>


	  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80004d0:	2004      	movs	r0, #4
 80004d2:	f002 f9e9 	bl	80028a8 <HAL_MPU_Enable>
}
 80004d6:	b005      	add	sp, #20
 80004d8:	f85d fb04 	ldr.w	pc, [sp], #4

080004dc <attackDetectPeak2>:
int downCounter[NUM_STRINGS];
int armedCounter[NUM_STRINGS];
float slopeStorage[NUM_STRINGS];
float integerVersions[NUM_STRINGS];
int attackDetectPeak2 (int whichString, int tempInt)
{
 80004dc:	b570      	push	{r4, r5, r6, lr}
 80004de:	ed2d 8b02 	vpush	{d8}
 80004e2:	4604      	mov	r4, r0
 80004e4:	ee00 1a10 	vmov	s0, r1
	float output = -1;
	float tempSamp = (((float)tempInt - TWO_TO_15) * INV_TWO_TO_15);
 80004e8:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 80004ec:	eddf 7a6c 	vldr	s15, [pc, #432]	; 80006a0 <attackDetectPeak2+0x1c4>
 80004f0:	ee30 0a67 	vsub.f32	s0, s0, s15
 80004f4:	eddf 7a6b 	vldr	s15, [pc, #428]	; 80006a4 <attackDetectPeak2+0x1c8>
 80004f8:	ee20 0a27 	vmul.f32	s0, s0, s15
	for (int k = 0; k < FILTER_ORDER; k++)
 80004fc:	2500      	movs	r5, #0
 80004fe:	e00e      	b.n	800051e <attackDetectPeak2+0x42>
	{
		// a highpass filter, remove any slow moving signal (effectively centers the signal around zero and gets rid of the signal that isn't high frequency vibration) cutoff of 100Hz, // applied 8 times to get rid of a lot of low frequency bumbling around
		tempSamp = tHighpass_tick(&opticalHighpass[whichString][k], tempSamp);
 8000500:	eb05 0344 	add.w	r3, r5, r4, lsl #1
 8000504:	009e      	lsls	r6, r3, #2
 8000506:	4868      	ldr	r0, [pc, #416]	; (80006a8 <attackDetectPeak2+0x1cc>)
 8000508:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800050c:	f006 fd25 	bl	8006f5a <tHighpass_tick>
		tempSamp = tVZFilter_tick(&opticalLowpass[whichString][k], tempSamp * 2.0f);
 8000510:	ee30 0a00 	vadd.f32	s0, s0, s0
 8000514:	4865      	ldr	r0, [pc, #404]	; (80006ac <attackDetectPeak2+0x1d0>)
 8000516:	4430      	add	r0, r6
 8000518:	f006 fd33 	bl	8006f82 <tVZFilter_tick>
	for (int k = 0; k < FILTER_ORDER; k++)
 800051c:	3501      	adds	r5, #1
 800051e:	2d01      	cmp	r5, #1
 8000520:	ddee      	ble.n	8000500 <attackDetectPeak2+0x24>
	}

	float tempAbs = fabsf(tempSamp);

	Dsmoothed = tSlide_tick(&fastSlide[whichString], tempAbs);
 8000522:	00a5      	lsls	r5, r4, #2
 8000524:	eeb0 0ac0 	vabs.f32	s0, s0
 8000528:	4861      	ldr	r0, [pc, #388]	; (80006b0 <attackDetectPeak2+0x1d4>)
 800052a:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 800052e:	f006 fcbb 	bl	8006ea8 <tSlide_tick>
 8000532:	4b60      	ldr	r3, [pc, #384]	; (80006b4 <attackDetectPeak2+0x1d8>)
 8000534:	ed83 0a00 	vstr	s0, [r3]
	Dsmoothed2 = tSlide_tick(&slowSlide[whichString], Dsmoothed);
 8000538:	485f      	ldr	r0, [pc, #380]	; (80006b8 <attackDetectPeak2+0x1dc>)
 800053a:	4428      	add	r0, r5
 800053c:	f006 fcb4 	bl	8006ea8 <tSlide_tick>
 8000540:	eef0 0a40 	vmov.f32	s1, s0
 8000544:	4d5d      	ldr	r5, [pc, #372]	; (80006bc <attackDetectPeak2+0x1e0>)
 8000546:	ed85 0a00 	vstr	s0, [r5]
	Dsmoothed2 = LEAF_clip(0.0f, Dsmoothed2, 1.0f);
 800054a:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 800054e:	ed9f 0a5c 	vldr	s0, [pc, #368]	; 80006c0 <attackDetectPeak2+0x1e4>
 8000552:	f006 ff6d 	bl	8007430 <LEAF_clip>
 8000556:	ed85 0a00 	vstr	s0, [r5]
	//dbSmoothed2 = atodb(Dsmoothed2);
	dbSmoothed2 = LEAF_clip(-45.0f, atodbTable[(uint32_t)(Dsmoothed2 * ATODB_TABLE_SIZE_MINUS_ONE)], 12.0f);
 800055a:	eddf 7a5a 	vldr	s15, [pc, #360]	; 80006c4 <attackDetectPeak2+0x1e8>
 800055e:	ee20 0a27 	vmul.f32	s0, s0, s15
 8000562:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 8000566:	4b58      	ldr	r3, [pc, #352]	; (80006c8 <attackDetectPeak2+0x1ec>)
 8000568:	ee10 2a10 	vmov	r2, s0
 800056c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8000570:	eeb2 1a08 	vmov.f32	s2, #40	; 0x41400000  12.0
 8000574:	edd3 0a00 	vldr	s1, [r3]
 8000578:	ed9f 0a54 	vldr	s0, [pc, #336]	; 80006cc <attackDetectPeak2+0x1f0>
 800057c:	f006 ff58 	bl	8007430 <LEAF_clip>
 8000580:	4b53      	ldr	r3, [pc, #332]	; (80006d0 <attackDetectPeak2+0x1f4>)
 8000582:	ed83 0a00 	vstr	s0, [r3]
	if (whichString == 0)
 8000586:	b914      	cbnz	r4, 800058e <attackDetectPeak2+0xb2>
	{
		dbSmoothedStorage = dbSmoothed2;
 8000588:	4b52      	ldr	r3, [pc, #328]	; (80006d4 <attackDetectPeak2+0x1f8>)
 800058a:	ed83 0a00 	vstr	s0, [r3]
	}
	//dbSmoothed2 = LEAF_clip(-50.f, dbSmoothed2, 12.0f);
	//get the slope
	float slope = (dbSmoothed2 - prevdbSmoothed2[whichString]);
 800058e:	4b52      	ldr	r3, [pc, #328]	; (80006d8 <attackDetectPeak2+0x1fc>)
 8000590:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8000594:	ed93 8a00 	vldr	s16, [r3]
 8000598:	ee30 8a48 	vsub.f32	s16, s0, s16
	slopeStorage[whichString] = slope;
 800059c:	4b4f      	ldr	r3, [pc, #316]	; (80006dc <attackDetectPeak2+0x200>)
 800059e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80005a2:	ed83 8a00 	vstr	s16, [r3]
	float integerVersion = Dsmoothed2 * (TWO_TO_16 - 1);
 80005a6:	4b45      	ldr	r3, [pc, #276]	; (80006bc <attackDetectPeak2+0x1e0>)
 80005a8:	edd3 8a00 	vldr	s17, [r3]
 80005ac:	eddf 7a4c 	vldr	s15, [pc, #304]	; 80006e0 <attackDetectPeak2+0x204>
 80005b0:	ee68 8aa7 	vmul.f32	s17, s17, s15
	integerVersions[whichString] = integerVersion;
 80005b4:	4b4b      	ldr	r3, [pc, #300]	; (80006e4 <attackDetectPeak2+0x208>)
 80005b6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80005ba:	edc3 8a00 	vstr	s17, [r3]
	threshOut = tThreshold_tick(&threshold[whichString], integerVersion);
 80005be:	eeb0 0a68 	vmov.f32	s0, s17
 80005c2:	4849      	ldr	r0, [pc, #292]	; (80006e8 <attackDetectPeak2+0x20c>)
 80005c4:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 80005c8:	f006 fc1d 	bl	8006e06 <tThreshold_tick>
 80005cc:	4b47      	ldr	r3, [pc, #284]	; (80006ec <attackDetectPeak2+0x210>)
 80005ce:	6018      	str	r0, [r3, #0]

	if ((slope > .5f) && (threshOut > 0))
 80005d0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80005d4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80005d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005dc:	dd05      	ble.n	80005ea <attackDetectPeak2+0x10e>
 80005de:	2800      	cmp	r0, #0
 80005e0:	dd03      	ble.n	80005ea <attackDetectPeak2+0x10e>
	{
		armed[whichString] = 1;
 80005e2:	4b43      	ldr	r3, [pc, #268]	; (80006f0 <attackDetectPeak2+0x214>)
 80005e4:	2201      	movs	r2, #1
 80005e6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	}

	if (armed[whichString] == 1)
 80005ea:	4b41      	ldr	r3, [pc, #260]	; (80006f0 <attackDetectPeak2+0x214>)
 80005ec:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80005f0:	2b01      	cmp	r3, #1
 80005f2:	d00e      	beq.n	8000612 <attackDetectPeak2+0x136>
	float output = -1;
 80005f4:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
			downCounter[whichString] = 0;
			stringMaxes[whichString] = 0;
		}
	}

	prevdbSmoothed2[whichString] = dbSmoothed2;
 80005f8:	4837      	ldr	r0, [pc, #220]	; (80006d8 <attackDetectPeak2+0x1fc>)
 80005fa:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 80005fe:	4b34      	ldr	r3, [pc, #208]	; (80006d0 <attackDetectPeak2+0x1f4>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	6023      	str	r3, [r4, #0]
	return (int)output;
}
 8000604:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8000608:	ee17 0a90 	vmov	r0, s15
 800060c:	ecbd 8b02 	vpop	{d8}
 8000610:	bd70      	pop	{r4, r5, r6, pc}
		if (integerVersion > stringMaxes[whichString])
 8000612:	4b38      	ldr	r3, [pc, #224]	; (80006f4 <attackDetectPeak2+0x218>)
 8000614:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8000618:	edd3 7a00 	vldr	s15, [r3]
 800061c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000620:	eef4 7ae8 	vcmpe.f32	s15, s17
 8000624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000628:	d506      	bpl.n	8000638 <attackDetectPeak2+0x15c>
			stringMaxes[whichString] = integerVersion;
 800062a:	eefd 8ae8 	vcvt.s32.f32	s17, s17
 800062e:	4b31      	ldr	r3, [pc, #196]	; (80006f4 <attackDetectPeak2+0x218>)
 8000630:	ee18 2a90 	vmov	r2, s17
 8000634:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		armedCounter[whichString]++;
 8000638:	4a2f      	ldr	r2, [pc, #188]	; (80006f8 <attackDetectPeak2+0x21c>)
 800063a:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 800063e:	3301      	adds	r3, #1
 8000640:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		if (slope <= 0.0f)
 8000644:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8000648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800064c:	d907      	bls.n	800065e <attackDetectPeak2+0x182>
		if (downCounter[whichString] > 128)
 800064e:	4b2b      	ldr	r3, [pc, #172]	; (80006fc <attackDetectPeak2+0x220>)
 8000650:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8000654:	2b80      	cmp	r3, #128	; 0x80
 8000656:	dc09      	bgt.n	800066c <attackDetectPeak2+0x190>
	float output = -1;
 8000658:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800065c:	e7cc      	b.n	80005f8 <attackDetectPeak2+0x11c>
			downCounter[whichString]++;
 800065e:	4a27      	ldr	r2, [pc, #156]	; (80006fc <attackDetectPeak2+0x220>)
 8000660:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 8000664:	3301      	adds	r3, #1
 8000666:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800066a:	e7f0      	b.n	800064e <attackDetectPeak2+0x172>
			output = stringMaxes[whichString];
 800066c:	4d21      	ldr	r5, [pc, #132]	; (80006f4 <attackDetectPeak2+0x218>)
			output = LEAF_clip(0.0f, output, 65535.0f);
 800066e:	ed9f 1a1c 	vldr	s2, [pc, #112]	; 80006e0 <attackDetectPeak2+0x204>
 8000672:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8000676:	ee07 3a90 	vmov	s15, r3
 800067a:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 800067e:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80006c0 <attackDetectPeak2+0x1e4>
 8000682:	f006 fed5 	bl	8007430 <LEAF_clip>
			armed[whichString] = 0;
 8000686:	2300      	movs	r3, #0
 8000688:	4a19      	ldr	r2, [pc, #100]	; (80006f0 <attackDetectPeak2+0x214>)
 800068a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			armedCounter[whichString] = 0;
 800068e:	4a1a      	ldr	r2, [pc, #104]	; (80006f8 <attackDetectPeak2+0x21c>)
 8000690:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			downCounter[whichString] = 0;
 8000694:	4a19      	ldr	r2, [pc, #100]	; (80006fc <attackDetectPeak2+0x220>)
 8000696:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			stringMaxes[whichString] = 0;
 800069a:	f845 3024 	str.w	r3, [r5, r4, lsl #2]
 800069e:	e7ab      	b.n	80005f8 <attackDetectPeak2+0x11c>
 80006a0:	47000000 	.word	0x47000000
 80006a4:	37fffffc 	.word	0x37fffffc
 80006a8:	240005a4 	.word	0x240005a4
 80006ac:	24000604 	.word	0x24000604
 80006b0:	24000170 	.word	0x24000170
 80006b4:	24000094 	.word	0x24000094
 80006b8:	240006f4 	.word	0x240006f4
 80006bc:	24000098 	.word	0x24000098
 80006c0:	00000000 	.word	0x00000000
 80006c4:	46c34e00 	.word	0x46c34e00
 80006c8:	24000e20 	.word	0x24000e20
 80006cc:	c2340000 	.word	0xc2340000
 80006d0:	24000108 	.word	0x24000108
 80006d4:	2400010c 	.word	0x2400010c
 80006d8:	24000694 	.word	0x24000694
 80006dc:	240006c4 	.word	0x240006c4
 80006e0:	477fff00 	.word	0x477fff00
 80006e4:	24000524 	.word	0x24000524
 80006e8:	240007d0 	.word	0x240007d0
 80006ec:	240007cc 	.word	0x240007cc
 80006f0:	240000a4 	.word	0x240000a4
 80006f4:	24000724 	.word	0x24000724
 80006f8:	240000d4 	.word	0x240000d4
 80006fc:	24000140 	.word	0x24000140

08000700 <ADC_Frame>:
int didPlucked2[NUM_STRINGS];
int pluckDelay[NUM_STRINGS];
int pluckValues[NUM_STRINGS];
uint32_t string_values[12];
void ADC_Frame(int offset)
{
 8000700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000702:	4607      	mov	r7, r0
	//HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_11);
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8000704:	2201      	movs	r2, #1
 8000706:	4611      	mov	r1, r2
 8000708:	4849      	ldr	r0, [pc, #292]	; (8000830 <ADC_Frame+0x130>)
 800070a:	f003 fc17 	bl	8003f3c <HAL_GPIO_WritePin>
	int changeHappened = 0;
	//sampRecords[currentSamp] = frameCount;
	//currentSamp++;

	for (int i = offset; i < ADC_FRAME_SIZE + offset; i++)
 800070e:	463d      	mov	r5, r7
	int changeHappened = 0;
 8000710:	2600      	movs	r6, #0
	for (int i = offset; i < ADC_FRAME_SIZE + offset; i++)
 8000712:	e06b      	b.n	80007ec <ADC_Frame+0xec>



		for (int k = 0; k < 12; k++)
		{
			string_values[k] = ADC_values1[(i*NUM_ADC_CHANNELS) + k];
 8000714:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8000718:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800071c:	4945      	ldr	r1, [pc, #276]	; (8000834 <ADC_Frame+0x134>)
 800071e:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8000722:	4a45      	ldr	r2, [pc, #276]	; (8000838 <ADC_Frame+0x138>)
 8000724:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int k = 0; k < 12; k++)
 8000728:	3301      	adds	r3, #1
 800072a:	2b0b      	cmp	r3, #11
 800072c:	ddf2      	ble.n	8000714 <ADC_Frame+0x14>
		}

		for (int j = 0; j < 12; j++)
 800072e:	2400      	movs	r4, #0
 8000730:	e00b      	b.n	800074a <ADC_Frame+0x4a>
			{
				stringTouchRH[j] = (RHbits[0] >> j) & 1;
			}
			else
			{
				stringTouchRH[j] = (RHbits[1] >> (j-8)) & 1;
 8000732:	4b42      	ldr	r3, [pc, #264]	; (800083c <ADC_Frame+0x13c>)
 8000734:	685b      	ldr	r3, [r3, #4]
 8000736:	f1a4 0208 	sub.w	r2, r4, #8
 800073a:	4113      	asrs	r3, r2
 800073c:	f003 0301 	and.w	r3, r3, #1
 8000740:	4a3f      	ldr	r2, [pc, #252]	; (8000840 <ADC_Frame+0x140>)
 8000742:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
 8000746:	e00f      	b.n	8000768 <ADC_Frame+0x68>
		for (int j = 0; j < 12; j++)
 8000748:	3401      	adds	r4, #1
 800074a:	2c0b      	cmp	r4, #11
 800074c:	dc4d      	bgt.n	80007ea <ADC_Frame+0xea>
			int tempInt = string_values[j];
 800074e:	4b3a      	ldr	r3, [pc, #232]	; (8000838 <ADC_Frame+0x138>)
 8000750:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
			if (j < 8)
 8000754:	2c07      	cmp	r4, #7
 8000756:	dcec      	bgt.n	8000732 <ADC_Frame+0x32>
				stringTouchRH[j] = (RHbits[0] >> j) & 1;
 8000758:	4b38      	ldr	r3, [pc, #224]	; (800083c <ADC_Frame+0x13c>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4123      	asrs	r3, r4
 800075e:	f003 0301 	and.w	r3, r3, #1
 8000762:	4a37      	ldr	r2, [pc, #220]	; (8000840 <ADC_Frame+0x140>)
 8000764:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
			}
			didPlucked[j] = attackDetectPeak2(j, tempInt);
 8000768:	4620      	mov	r0, r4
 800076a:	f7ff feb7 	bl	80004dc <attackDetectPeak2>
 800076e:	4b35      	ldr	r3, [pc, #212]	; (8000844 <ADC_Frame+0x144>)
 8000770:	f843 0024 	str.w	r0, [r3, r4, lsl #2]

			if (howManyFrames == 0)
 8000774:	4b34      	ldr	r3, [pc, #208]	; (8000848 <ADC_Frame+0x148>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d1e5      	bne.n	8000748 <ADC_Frame+0x48>
			{
				if ((didPlucked[j] > 0) && (!stringSounding[j]))
 800077c:	2800      	cmp	r0, #0
 800077e:	dd16      	ble.n	80007ae <ADC_Frame+0xae>
 8000780:	4b32      	ldr	r3, [pc, #200]	; (800084c <ADC_Frame+0x14c>)
 8000782:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8000786:	b993      	cbnz	r3, 80007ae <ADC_Frame+0xae>
				{
					SPI_PLUCK_TX[(j * 2) + 1] = (didPlucked[j] >> 8);
 8000788:	1201      	asrs	r1, r0, #8
 800078a:	0063      	lsls	r3, r4, #1
 800078c:	3301      	adds	r3, #1
 800078e:	4a29      	ldr	r2, [pc, #164]	; (8000834 <ADC_Frame+0x134>)
 8000790:	4413      	add	r3, r2
 8000792:	f883 1180 	strb.w	r1, [r3, #384]	; 0x180
					SPI_PLUCK_TX[(j * 2) + 2] = (didPlucked[j] & 0xff);
 8000796:	1c63      	adds	r3, r4, #1
 8000798:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800079c:	f882 0180 	strb.w	r0, [r2, #384]	; 0x180
					pluckValues[j] = didPlucked[j];
 80007a0:	4b2b      	ldr	r3, [pc, #172]	; (8000850 <ADC_Frame+0x150>)
 80007a2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
					changeHappened = 1;
					stringSounding[j] = 1;
 80007a6:	2601      	movs	r6, #1
 80007a8:	4b28      	ldr	r3, [pc, #160]	; (800084c <ADC_Frame+0x14c>)
 80007aa:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
				}

				if ((stringTouchRH[j]) && (stringSounding[j]))
 80007ae:	4b24      	ldr	r3, [pc, #144]	; (8000840 <ADC_Frame+0x140>)
 80007b0:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d0c7      	beq.n	8000748 <ADC_Frame+0x48>
 80007b8:	4b24      	ldr	r3, [pc, #144]	; (800084c <ADC_Frame+0x14c>)
 80007ba:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d0c2      	beq.n	8000748 <ADC_Frame+0x48>
				{

					SPI_PLUCK_TX[(j * 2) + 1] = 0;
 80007c2:	0063      	lsls	r3, r4, #1
 80007c4:	3301      	adds	r3, #1
 80007c6:	491b      	ldr	r1, [pc, #108]	; (8000834 <ADC_Frame+0x134>)
 80007c8:	440b      	add	r3, r1
 80007ca:	2200      	movs	r2, #0
 80007cc:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180
					SPI_PLUCK_TX[(j * 2) + 2] = 0;
 80007d0:	1c63      	adds	r3, r4, #1
 80007d2:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 80007d6:	f881 2180 	strb.w	r2, [r1, #384]	; 0x180
					pluckValues[j] = 0;
 80007da:	4b1d      	ldr	r3, [pc, #116]	; (8000850 <ADC_Frame+0x150>)
 80007dc:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
					changeHappened = 1;
					stringSounding[j] = 0;
 80007e0:	4b1a      	ldr	r3, [pc, #104]	; (800084c <ADC_Frame+0x14c>)
 80007e2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
					changeHappened = 1;
 80007e6:	2601      	movs	r6, #1
 80007e8:	e7ae      	b.n	8000748 <ADC_Frame+0x48>
	for (int i = offset; i < ADC_FRAME_SIZE + offset; i++)
 80007ea:	3501      	adds	r5, #1
 80007ec:	1dfb      	adds	r3, r7, #7
 80007ee:	42ab      	cmp	r3, r5
 80007f0:	db08      	blt.n	8000804 <ADC_Frame+0x104>
		if (howManyFrames > 0)
 80007f2:	4b15      	ldr	r3, [pc, #84]	; (8000848 <ADC_Frame+0x148>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	dd02      	ble.n	8000800 <ADC_Frame+0x100>
			howManyFrames--;
 80007fa:	3b01      	subs	r3, #1
 80007fc:	4a12      	ldr	r2, [pc, #72]	; (8000848 <ADC_Frame+0x148>)
 80007fe:	6013      	str	r3, [r2, #0]
{
 8000800:	2300      	movs	r3, #0
 8000802:	e792      	b.n	800072a <ADC_Frame+0x2a>


			}
		}
	}
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 8000804:	2200      	movs	r2, #0
 8000806:	2101      	movs	r1, #1
 8000808:	4809      	ldr	r0, [pc, #36]	; (8000830 <ADC_Frame+0x130>)
 800080a:	f003 fb97 	bl	8003f3c <HAL_GPIO_WritePin>
	if (changeHappened)
 800080e:	b906      	cbnz	r6, 8000812 <ADC_Frame+0x112>
		SPI_PLUCK_TX[0] = 254;
		SPI_PLUCK_TX[25] = 253;
		HAL_SPI_Transmit_DMA(&hspi1, SPI_PLUCK_TX, 26);
	}

}
 8000810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		SPI_PLUCK_TX[0] = 254;
 8000812:	4908      	ldr	r1, [pc, #32]	; (8000834 <ADC_Frame+0x134>)
 8000814:	23fe      	movs	r3, #254	; 0xfe
 8000816:	f881 3180 	strb.w	r3, [r1, #384]	; 0x180
		SPI_PLUCK_TX[25] = 253;
 800081a:	23fd      	movs	r3, #253	; 0xfd
 800081c:	f881 3199 	strb.w	r3, [r1, #409]	; 0x199
		HAL_SPI_Transmit_DMA(&hspi1, SPI_PLUCK_TX, 26);
 8000820:	221a      	movs	r2, #26
 8000822:	f501 71c0 	add.w	r1, r1, #384	; 0x180
 8000826:	480b      	ldr	r0, [pc, #44]	; (8000854 <ADC_Frame+0x154>)
 8000828:	f005 ff90 	bl	800674c <HAL_SPI_Transmit_DMA>
}
 800082c:	e7f0      	b.n	8000810 <ADC_Frame+0x110>
 800082e:	bf00      	nop
 8000830:	58020c00 	.word	0x58020c00
 8000834:	30000000 	.word	0x30000000
 8000838:	2400079c 	.word	0x2400079c
 800083c:	2400009c 	.word	0x2400009c
 8000840:	24000784 	.word	0x24000784
 8000844:	24000110 	.word	0x24000110
 8000848:	24000000 	.word	0x24000000
 800084c:	24000754 	.word	0x24000754
 8000850:	24000664 	.word	0x24000664
 8000854:	2400038c 	.word	0x2400038c

08000858 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000858:	b508      	push	{r3, lr}
	ADC_Frame(ADC_FRAME_SIZE);
 800085a:	2008      	movs	r0, #8
 800085c:	f7ff ff50 	bl	8000700 <ADC_Frame>
}
 8000860:	bd08      	pop	{r3, pc}

08000862 <HAL_ADC_ConvHalfCpltCallback>:
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000862:	b508      	push	{r3, lr}
	ADC_Frame(0);
 8000864:	2000      	movs	r0, #0
 8000866:	f7ff ff4b 	bl	8000700 <ADC_Frame>
}
 800086a:	bd08      	pop	{r3, pc}

0800086c <HAL_SPI_RxCpltCallback>:
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
}

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800086c:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	2110      	movs	r1, #16
 8000872:	480e      	ldr	r0, [pc, #56]	; (80008ac <HAL_SPI_RxCpltCallback+0x40>)
 8000874:	f003 fb62 	bl	8003f3c <HAL_GPIO_WritePin>
	if ((SPI_RX[6] == 254) && (SPI_RX[7] == 253))
 8000878:	4b0d      	ldr	r3, [pc, #52]	; (80008b0 <HAL_SPI_RxCpltCallback+0x44>)
 800087a:	f893 31a6 	ldrb.w	r3, [r3, #422]	; 0x1a6
 800087e:	2bfe      	cmp	r3, #254	; 0xfe
 8000880:	d000      	beq.n	8000884 <HAL_SPI_RxCpltCallback+0x18>
		for (int i = 0; i < 2; i++)
		{
			RHbits[i] = SPI_RX[i+4];
		}
	}
}
 8000882:	bd08      	pop	{r3, pc}
	if ((SPI_RX[6] == 254) && (SPI_RX[7] == 253))
 8000884:	4b0a      	ldr	r3, [pc, #40]	; (80008b0 <HAL_SPI_RxCpltCallback+0x44>)
 8000886:	f893 31a7 	ldrb.w	r3, [r3, #423]	; 0x1a7
 800088a:	2bfd      	cmp	r3, #253	; 0xfd
 800088c:	d1f9      	bne.n	8000882 <HAL_SPI_RxCpltCallback+0x16>
		for (int i = 0; i < 2; i++)
 800088e:	2300      	movs	r3, #0
 8000890:	e008      	b.n	80008a4 <HAL_SPI_RxCpltCallback+0x38>
			RHbits[i] = SPI_RX[i+4];
 8000892:	1d19      	adds	r1, r3, #4
 8000894:	4a06      	ldr	r2, [pc, #24]	; (80008b0 <HAL_SPI_RxCpltCallback+0x44>)
 8000896:	440a      	add	r2, r1
 8000898:	f892 11a0 	ldrb.w	r1, [r2, #416]	; 0x1a0
 800089c:	4a05      	ldr	r2, [pc, #20]	; (80008b4 <HAL_SPI_RxCpltCallback+0x48>)
 800089e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int i = 0; i < 2; i++)
 80008a2:	3301      	adds	r3, #1
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	ddf4      	ble.n	8000892 <HAL_SPI_RxCpltCallback+0x26>
 80008a8:	e7eb      	b.n	8000882 <HAL_SPI_RxCpltCallback+0x16>
 80008aa:	bf00      	nop
 80008ac:	58020400 	.word	0x58020400
 80008b0:	30000000 	.word	0x30000000
 80008b4:	2400009c 	.word	0x2400009c

080008b8 <HAL_SPI_RxHalfCpltCallback>:

void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80008b8:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 80008ba:	2201      	movs	r2, #1
 80008bc:	2110      	movs	r1, #16
 80008be:	480d      	ldr	r0, [pc, #52]	; (80008f4 <HAL_SPI_RxHalfCpltCallback+0x3c>)
 80008c0:	f003 fb3c 	bl	8003f3c <HAL_GPIO_WritePin>
	if ((SPI_RX[2] == 254) && (SPI_RX[3] == 253))
 80008c4:	4b0c      	ldr	r3, [pc, #48]	; (80008f8 <HAL_SPI_RxHalfCpltCallback+0x40>)
 80008c6:	f893 31a2 	ldrb.w	r3, [r3, #418]	; 0x1a2
 80008ca:	2bfe      	cmp	r3, #254	; 0xfe
 80008cc:	d000      	beq.n	80008d0 <HAL_SPI_RxHalfCpltCallback+0x18>
		for (int i = 0; i < 2; i++)
		{
			RHbits[i] = SPI_RX[i];
		}
	}
}
 80008ce:	bd08      	pop	{r3, pc}
	if ((SPI_RX[2] == 254) && (SPI_RX[3] == 253))
 80008d0:	4b09      	ldr	r3, [pc, #36]	; (80008f8 <HAL_SPI_RxHalfCpltCallback+0x40>)
 80008d2:	f893 31a3 	ldrb.w	r3, [r3, #419]	; 0x1a3
 80008d6:	2bfd      	cmp	r3, #253	; 0xfd
 80008d8:	d1f9      	bne.n	80008ce <HAL_SPI_RxHalfCpltCallback+0x16>
		for (int i = 0; i < 2; i++)
 80008da:	2300      	movs	r3, #0
 80008dc:	e007      	b.n	80008ee <HAL_SPI_RxHalfCpltCallback+0x36>
			RHbits[i] = SPI_RX[i];
 80008de:	4a06      	ldr	r2, [pc, #24]	; (80008f8 <HAL_SPI_RxHalfCpltCallback+0x40>)
 80008e0:	441a      	add	r2, r3
 80008e2:	f892 11a0 	ldrb.w	r1, [r2, #416]	; 0x1a0
 80008e6:	4a05      	ldr	r2, [pc, #20]	; (80008fc <HAL_SPI_RxHalfCpltCallback+0x44>)
 80008e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int i = 0; i < 2; i++)
 80008ec:	3301      	adds	r3, #1
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	ddf5      	ble.n	80008de <HAL_SPI_RxHalfCpltCallback+0x26>
 80008f2:	e7ec      	b.n	80008ce <HAL_SPI_RxHalfCpltCallback+0x16>
 80008f4:	58020400 	.word	0x58020400
 80008f8:	30000000 	.word	0x30000000
 80008fc:	2400009c 	.word	0x2400009c

08000900 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000900:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000902:	e7fe      	b.n	8000902 <Error_Handler+0x2>

08000904 <MX_SPI1_Init>:
{
 8000904:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 8000906:	4814      	ldr	r0, [pc, #80]	; (8000958 <MX_SPI1_Init+0x54>)
 8000908:	4b14      	ldr	r3, [pc, #80]	; (800095c <MX_SPI1_Init+0x58>)
 800090a:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800090c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000910:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000912:	2300      	movs	r3, #0
 8000914:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000916:	2207      	movs	r2, #7
 8000918:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800091a:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800091c:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800091e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8000922:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000924:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000928:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800092a:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800092c:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800092e:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000930:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000932:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000936:	6342      	str	r2, [r0, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000938:	6383      	str	r3, [r0, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800093a:	63c3      	str	r3, [r0, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800093c:	6403      	str	r3, [r0, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800093e:	6443      	str	r3, [r0, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000940:	6483      	str	r3, [r0, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000942:	64c3      	str	r3, [r0, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000944:	6503      	str	r3, [r0, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000946:	6543      	str	r3, [r0, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000948:	6583      	str	r3, [r0, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800094a:	f005 fe37 	bl	80065bc <HAL_SPI_Init>
 800094e:	b900      	cbnz	r0, 8000952 <MX_SPI1_Init+0x4e>
}
 8000950:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000952:	f7ff ffd5 	bl	8000900 <Error_Handler>
 8000956:	bf00      	nop
 8000958:	2400038c 	.word	0x2400038c
 800095c:	40013000 	.word	0x40013000

08000960 <MX_SPI3_Init>:
{
 8000960:	b508      	push	{r3, lr}
  hspi3.Instance = SPI3;
 8000962:	480f      	ldr	r0, [pc, #60]	; (80009a0 <MX_SPI3_Init+0x40>)
 8000964:	4b0f      	ldr	r3, [pc, #60]	; (80009a4 <MX_SPI3_Init+0x44>)
 8000966:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 8000968:	2300      	movs	r3, #0
 800096a:	6043      	str	r3, [r0, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800096c:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800096e:	2207      	movs	r2, #7
 8000970:	60c2      	str	r2, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000972:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000974:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_INPUT;
 8000976:	6183      	str	r3, [r0, #24]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000978:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800097a:	6243      	str	r3, [r0, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800097c:	6283      	str	r3, [r0, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 800097e:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000980:	6343      	str	r3, [r0, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000982:	6383      	str	r3, [r0, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000984:	63c3      	str	r3, [r0, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000986:	6403      	str	r3, [r0, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000988:	6443      	str	r3, [r0, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800098a:	6483      	str	r3, [r0, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800098c:	64c3      	str	r3, [r0, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800098e:	6503      	str	r3, [r0, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000990:	6543      	str	r3, [r0, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000992:	6583      	str	r3, [r0, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000994:	f005 fe12 	bl	80065bc <HAL_SPI_Init>
 8000998:	b900      	cbnz	r0, 800099c <MX_SPI3_Init+0x3c>
}
 800099a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800099c:	f7ff ffb0 	bl	8000900 <Error_Handler>
 80009a0:	2400049c 	.word	0x2400049c
 80009a4:	40003c00 	.word	0x40003c00

080009a8 <MX_SPI2_Init>:
{
 80009a8:	b508      	push	{r3, lr}
  hspi2.Instance = SPI2;
 80009aa:	480f      	ldr	r0, [pc, #60]	; (80009e8 <MX_SPI2_Init+0x40>)
 80009ac:	4b0f      	ldr	r3, [pc, #60]	; (80009ec <MX_SPI2_Init+0x44>)
 80009ae:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80009b0:	2300      	movs	r3, #0
 80009b2:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80009b4:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80009b6:	2207      	movs	r2, #7
 80009b8:	60c2      	str	r2, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009ba:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009bc:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80009be:	6183      	str	r3, [r0, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009c0:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80009c2:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009c4:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80009c6:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80009c8:	6343      	str	r3, [r0, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80009ca:	6383      	str	r3, [r0, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80009cc:	63c3      	str	r3, [r0, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80009ce:	6403      	str	r3, [r0, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80009d0:	6443      	str	r3, [r0, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80009d2:	6483      	str	r3, [r0, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80009d4:	64c3      	str	r3, [r0, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80009d6:	6503      	str	r3, [r0, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80009d8:	6543      	str	r3, [r0, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80009da:	6583      	str	r3, [r0, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80009dc:	f005 fdee 	bl	80065bc <HAL_SPI_Init>
 80009e0:	b900      	cbnz	r0, 80009e4 <MX_SPI2_Init+0x3c>
}
 80009e2:	bd08      	pop	{r3, pc}
    Error_Handler();
 80009e4:	f7ff ff8c 	bl	8000900 <Error_Handler>
 80009e8:	24000414 	.word	0x24000414
 80009ec:	40003800 	.word	0x40003800

080009f0 <MX_ADC1_Init>:
{
 80009f0:	b510      	push	{r4, lr}
 80009f2:	b08c      	sub	sp, #48	; 0x30
  ADC_MultiModeTypeDef multimode = {0};
 80009f4:	2400      	movs	r4, #0
 80009f6:	9409      	str	r4, [sp, #36]	; 0x24
 80009f8:	940a      	str	r4, [sp, #40]	; 0x28
 80009fa:	940b      	str	r4, [sp, #44]	; 0x2c
  ADC_ChannelConfTypeDef sConfig = {0};
 80009fc:	2224      	movs	r2, #36	; 0x24
 80009fe:	4621      	mov	r1, r4
 8000a00:	4668      	mov	r0, sp
 8000a02:	f006 fee7 	bl	80077d4 <memset>
  hadc1.Instance = ADC1;
 8000a06:	486c      	ldr	r0, [pc, #432]	; (8000bb8 <MX_ADC1_Init+0x1c8>)
 8000a08:	4b6c      	ldr	r3, [pc, #432]	; (8000bbc <MX_ADC1_Init+0x1cc>)
 8000a0a:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000a0c:	6044      	str	r4, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000a0e:	6084      	str	r4, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000a10:	2301      	movs	r3, #1
 8000a12:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000a14:	2208      	movs	r2, #8
 8000a16:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a18:	7604      	strb	r4, [r0, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000a1a:	7643      	strb	r3, [r0, #25]
  hadc1.Init.NbrOfConversion = 12;
 8000a1c:	220c      	movs	r2, #12
 8000a1e:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a20:	f880 4020 	strb.w	r4, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a24:	6284      	str	r4, [r0, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a26:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000a28:	2203      	movs	r2, #3
 8000a2a:	6302      	str	r2, [r0, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000a2c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a30:	63c2      	str	r2, [r0, #60]	; 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000a32:	6404      	str	r4, [r0, #64]	; 0x40
  hadc1.Init.OversamplingMode = ENABLE;
 8000a34:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  hadc1.Init.Oversampling.Ratio = 2;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	6483      	str	r3, [r0, #72]	; 0x48
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_1;
 8000a3c:	2320      	movs	r3, #32
 8000a3e:	64c3      	str	r3, [r0, #76]	; 0x4c
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000a40:	6504      	str	r4, [r0, #80]	; 0x50
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_RESUMED_MODE;
 8000a42:	f240 4301 	movw	r3, #1025	; 0x401
 8000a46:	6543      	str	r3, [r0, #84]	; 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a48:	f001 fc8e 	bl	8002368 <HAL_ADC_Init>
 8000a4c:	2800      	cmp	r0, #0
 8000a4e:	f040 8096 	bne.w	8000b7e <MX_ADC1_Init+0x18e>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a52:	2300      	movs	r3, #0
 8000a54:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a56:	a909      	add	r1, sp, #36	; 0x24
 8000a58:	4857      	ldr	r0, [pc, #348]	; (8000bb8 <MX_ADC1_Init+0x1c8>)
 8000a5a:	f001 fdfb 	bl	8002654 <HAL_ADCEx_MultiModeConfigChannel>
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	f040 808f 	bne.w	8000b82 <MX_ADC1_Init+0x192>
  sConfig.Channel = ADC_CHANNEL_16;
 8000a64:	4b56      	ldr	r3, [pc, #344]	; (8000bc0 <MX_ADC1_Init+0x1d0>)
 8000a66:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a68:	2306      	movs	r3, #6
 8000a6a:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_32CYCLES_5;
 8000a6c:	2304      	movs	r3, #4
 8000a6e:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a70:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8000a74:	9203      	str	r2, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a76:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 0;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	9305      	str	r3, [sp, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000a7c:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a80:	4669      	mov	r1, sp
 8000a82:	484d      	ldr	r0, [pc, #308]	; (8000bb8 <MX_ADC1_Init+0x1c8>)
 8000a84:	f000 ff68 	bl	8001958 <HAL_ADC_ConfigChannel>
 8000a88:	2800      	cmp	r0, #0
 8000a8a:	d17c      	bne.n	8000b86 <MX_ADC1_Init+0x196>
  sConfig.Channel = ADC_CHANNEL_17;
 8000a8c:	4b4d      	ldr	r3, [pc, #308]	; (8000bc4 <MX_ADC1_Init+0x1d4>)
 8000a8e:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a90:	230c      	movs	r3, #12
 8000a92:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a94:	4669      	mov	r1, sp
 8000a96:	4848      	ldr	r0, [pc, #288]	; (8000bb8 <MX_ADC1_Init+0x1c8>)
 8000a98:	f000 ff5e 	bl	8001958 <HAL_ADC_ConfigChannel>
 8000a9c:	2800      	cmp	r0, #0
 8000a9e:	d174      	bne.n	8000b8a <MX_ADC1_Init+0x19a>
  sConfig.Channel = ADC_CHANNEL_14;
 8000aa0:	4b49      	ldr	r3, [pc, #292]	; (8000bc8 <MX_ADC1_Init+0x1d8>)
 8000aa2:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000aa4:	2312      	movs	r3, #18
 8000aa6:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000aa8:	4669      	mov	r1, sp
 8000aaa:	4843      	ldr	r0, [pc, #268]	; (8000bb8 <MX_ADC1_Init+0x1c8>)
 8000aac:	f000 ff54 	bl	8001958 <HAL_ADC_ConfigChannel>
 8000ab0:	2800      	cmp	r0, #0
 8000ab2:	d16c      	bne.n	8000b8e <MX_ADC1_Init+0x19e>
  sConfig.Channel = ADC_CHANNEL_15;
 8000ab4:	4b45      	ldr	r3, [pc, #276]	; (8000bcc <MX_ADC1_Init+0x1dc>)
 8000ab6:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000ab8:	2318      	movs	r3, #24
 8000aba:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000abc:	2305      	movs	r3, #5
 8000abe:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ac0:	4669      	mov	r1, sp
 8000ac2:	483d      	ldr	r0, [pc, #244]	; (8000bb8 <MX_ADC1_Init+0x1c8>)
 8000ac4:	f000 ff48 	bl	8001958 <HAL_ADC_ConfigChannel>
 8000ac8:	2800      	cmp	r0, #0
 8000aca:	d162      	bne.n	8000b92 <MX_ADC1_Init+0x1a2>
  sConfig.Channel = ADC_CHANNEL_18;
 8000acc:	4b40      	ldr	r3, [pc, #256]	; (8000bd0 <MX_ADC1_Init+0x1e0>)
 8000ace:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000ad0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ad4:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_32CYCLES_5;
 8000ad6:	2304      	movs	r3, #4
 8000ad8:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ada:	4669      	mov	r1, sp
 8000adc:	4836      	ldr	r0, [pc, #216]	; (8000bb8 <MX_ADC1_Init+0x1c8>)
 8000ade:	f000 ff3b 	bl	8001958 <HAL_ADC_ConfigChannel>
 8000ae2:	2800      	cmp	r0, #0
 8000ae4:	d157      	bne.n	8000b96 <MX_ADC1_Init+0x1a6>
  sConfig.Channel = ADC_CHANNEL_19;
 8000ae6:	4b3b      	ldr	r3, [pc, #236]	; (8000bd4 <MX_ADC1_Init+0x1e4>)
 8000ae8:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000aea:	f44f 7383 	mov.w	r3, #262	; 0x106
 8000aee:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000af0:	4669      	mov	r1, sp
 8000af2:	4831      	ldr	r0, [pc, #196]	; (8000bb8 <MX_ADC1_Init+0x1c8>)
 8000af4:	f000 ff30 	bl	8001958 <HAL_ADC_ConfigChannel>
 8000af8:	2800      	cmp	r0, #0
 8000afa:	d14e      	bne.n	8000b9a <MX_ADC1_Init+0x1aa>
  sConfig.Channel = ADC_CHANNEL_3;
 8000afc:	4b36      	ldr	r3, [pc, #216]	; (8000bd8 <MX_ADC1_Init+0x1e8>)
 8000afe:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000b00:	f44f 7386 	mov.w	r3, #268	; 0x10c
 8000b04:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b06:	4669      	mov	r1, sp
 8000b08:	482b      	ldr	r0, [pc, #172]	; (8000bb8 <MX_ADC1_Init+0x1c8>)
 8000b0a:	f000 ff25 	bl	8001958 <HAL_ADC_ConfigChannel>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	d145      	bne.n	8000b9e <MX_ADC1_Init+0x1ae>
  sConfig.Channel = ADC_CHANNEL_7;
 8000b12:	4b32      	ldr	r3, [pc, #200]	; (8000bdc <MX_ADC1_Init+0x1ec>)
 8000b14:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000b16:	f44f 7389 	mov.w	r3, #274	; 0x112
 8000b1a:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b1c:	4669      	mov	r1, sp
 8000b1e:	4826      	ldr	r0, [pc, #152]	; (8000bb8 <MX_ADC1_Init+0x1c8>)
 8000b20:	f000 ff1a 	bl	8001958 <HAL_ADC_ConfigChannel>
 8000b24:	2800      	cmp	r0, #0
 8000b26:	d13c      	bne.n	8000ba2 <MX_ADC1_Init+0x1b2>
  sConfig.Channel = ADC_CHANNEL_4;
 8000b28:	4b2d      	ldr	r3, [pc, #180]	; (8000be0 <MX_ADC1_Init+0x1f0>)
 8000b2a:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8000b2c:	f44f 738c 	mov.w	r3, #280	; 0x118
 8000b30:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b32:	4669      	mov	r1, sp
 8000b34:	4820      	ldr	r0, [pc, #128]	; (8000bb8 <MX_ADC1_Init+0x1c8>)
 8000b36:	f000 ff0f 	bl	8001958 <HAL_ADC_ConfigChannel>
 8000b3a:	2800      	cmp	r0, #0
 8000b3c:	d133      	bne.n	8000ba6 <MX_ADC1_Init+0x1b6>
  sConfig.Channel = ADC_CHANNEL_8;
 8000b3e:	4b29      	ldr	r3, [pc, #164]	; (8000be4 <MX_ADC1_Init+0x1f4>)
 8000b40:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8000b42:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b46:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b48:	4669      	mov	r1, sp
 8000b4a:	481b      	ldr	r0, [pc, #108]	; (8000bb8 <MX_ADC1_Init+0x1c8>)
 8000b4c:	f000 ff04 	bl	8001958 <HAL_ADC_ConfigChannel>
 8000b50:	bb58      	cbnz	r0, 8000baa <MX_ADC1_Init+0x1ba>
  sConfig.Channel = ADC_CHANNEL_9;
 8000b52:	4b25      	ldr	r3, [pc, #148]	; (8000be8 <MX_ADC1_Init+0x1f8>)
 8000b54:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8000b56:	f240 2306 	movw	r3, #518	; 0x206
 8000b5a:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b5c:	4669      	mov	r1, sp
 8000b5e:	4816      	ldr	r0, [pc, #88]	; (8000bb8 <MX_ADC1_Init+0x1c8>)
 8000b60:	f000 fefa 	bl	8001958 <HAL_ADC_ConfigChannel>
 8000b64:	bb18      	cbnz	r0, 8000bae <MX_ADC1_Init+0x1be>
  sConfig.Channel = ADC_CHANNEL_5;
 8000b66:	4b21      	ldr	r3, [pc, #132]	; (8000bec <MX_ADC1_Init+0x1fc>)
 8000b68:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_12;
 8000b6a:	f44f 7303 	mov.w	r3, #524	; 0x20c
 8000b6e:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b70:	4669      	mov	r1, sp
 8000b72:	4811      	ldr	r0, [pc, #68]	; (8000bb8 <MX_ADC1_Init+0x1c8>)
 8000b74:	f000 fef0 	bl	8001958 <HAL_ADC_ConfigChannel>
 8000b78:	b9d8      	cbnz	r0, 8000bb2 <MX_ADC1_Init+0x1c2>
}
 8000b7a:	b00c      	add	sp, #48	; 0x30
 8000b7c:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000b7e:	f7ff febf 	bl	8000900 <Error_Handler>
    Error_Handler();
 8000b82:	f7ff febd 	bl	8000900 <Error_Handler>
    Error_Handler();
 8000b86:	f7ff febb 	bl	8000900 <Error_Handler>
    Error_Handler();
 8000b8a:	f7ff feb9 	bl	8000900 <Error_Handler>
    Error_Handler();
 8000b8e:	f7ff feb7 	bl	8000900 <Error_Handler>
    Error_Handler();
 8000b92:	f7ff feb5 	bl	8000900 <Error_Handler>
    Error_Handler();
 8000b96:	f7ff feb3 	bl	8000900 <Error_Handler>
    Error_Handler();
 8000b9a:	f7ff feb1 	bl	8000900 <Error_Handler>
    Error_Handler();
 8000b9e:	f7ff feaf 	bl	8000900 <Error_Handler>
    Error_Handler();
 8000ba2:	f7ff fead 	bl	8000900 <Error_Handler>
    Error_Handler();
 8000ba6:	f7ff feab 	bl	8000900 <Error_Handler>
    Error_Handler();
 8000baa:	f7ff fea9 	bl	8000900 <Error_Handler>
    Error_Handler();
 8000bae:	f7ff fea7 	bl	8000900 <Error_Handler>
    Error_Handler();
 8000bb2:	f7ff fea5 	bl	8000900 <Error_Handler>
 8000bb6:	bf00      	nop
 8000bb8:	240001a0 	.word	0x240001a0
 8000bbc:	40022000 	.word	0x40022000
 8000bc0:	43210000 	.word	0x43210000
 8000bc4:	47520000 	.word	0x47520000
 8000bc8:	3ac04000 	.word	0x3ac04000
 8000bcc:	3ef08000 	.word	0x3ef08000
 8000bd0:	4b840000 	.word	0x4b840000
 8000bd4:	4fb80000 	.word	0x4fb80000
 8000bd8:	0c900008 	.word	0x0c900008
 8000bdc:	1d500080 	.word	0x1d500080
 8000be0:	10c00010 	.word	0x10c00010
 8000be4:	21800100 	.word	0x21800100
 8000be8:	25b00200 	.word	0x25b00200
 8000bec:	14f00020 	.word	0x14f00020

08000bf0 <MX_RNG_Init>:
{
 8000bf0:	b508      	push	{r3, lr}
  hrng.Instance = RNG;
 8000bf2:	4805      	ldr	r0, [pc, #20]	; (8000c08 <MX_RNG_Init+0x18>)
 8000bf4:	4b05      	ldr	r3, [pc, #20]	; (8000c0c <MX_RNG_Init+0x1c>)
 8000bf6:	6003      	str	r3, [r0, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	6043      	str	r3, [r0, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000bfc:	f005 fb54 	bl	80062a8 <HAL_RNG_Init>
 8000c00:	b900      	cbnz	r0, 8000c04 <MX_RNG_Init+0x14>
}
 8000c02:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000c04:	f7ff fe7c 	bl	8000900 <Error_Handler>
 8000c08:	24000378 	.word	0x24000378
 8000c0c:	48021800 	.word	0x48021800

08000c10 <SystemClock_Config>:
{
 8000c10:	b500      	push	{lr}
 8000c12:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c14:	224c      	movs	r2, #76	; 0x4c
 8000c16:	2100      	movs	r1, #0
 8000c18:	a809      	add	r0, sp, #36	; 0x24
 8000c1a:	f006 fddb 	bl	80077d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c1e:	2220      	movs	r2, #32
 8000c20:	2100      	movs	r1, #0
 8000c22:	a801      	add	r0, sp, #4
 8000c24:	f006 fdd6 	bl	80077d4 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000c28:	2002      	movs	r0, #2
 8000c2a:	f003 f98d 	bl	8003f48 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000c2e:	2300      	movs	r3, #0
 8000c30:	9300      	str	r3, [sp, #0]
 8000c32:	4b25      	ldr	r3, [pc, #148]	; (8000cc8 <SystemClock_Config+0xb8>)
 8000c34:	699a      	ldr	r2, [r3, #24]
 8000c36:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8000c3a:	619a      	str	r2, [r3, #24]
 8000c3c:	699b      	ldr	r3, [r3, #24]
 8000c3e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c42:	9300      	str	r3, [sp, #0]
 8000c44:	9b00      	ldr	r3, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c46:	4b20      	ldr	r3, [pc, #128]	; (8000cc8 <SystemClock_Config+0xb8>)
 8000c48:	699b      	ldr	r3, [r3, #24]
 8000c4a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8000c4e:	d0fa      	beq.n	8000c46 <SystemClock_Config+0x36>
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000c50:	4a1e      	ldr	r2, [pc, #120]	; (8000ccc <SystemClock_Config+0xbc>)
 8000c52:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8000c54:	f023 0303 	bic.w	r3, r3, #3
 8000c58:	f043 0302 	orr.w	r3, r3, #2
 8000c5c:	6293      	str	r3, [r2, #40]	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000c5e:	2321      	movs	r3, #33	; 0x21
 8000c60:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c66:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000c68:	2201      	movs	r2, #1
 8000c6a:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c70:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000c72:	2119      	movs	r1, #25
 8000c74:	9114      	str	r1, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 420;
 8000c76:	f44f 71d2 	mov.w	r1, #420	; 0x1a4
 8000c7a:	9115      	str	r1, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000c7c:	9216      	str	r2, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000c7e:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c80:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_0;
 8000c82:	2200      	movs	r2, #0
 8000c84:	9219      	str	r2, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000c86:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000c88:	921b      	str	r2, [sp, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c8a:	a809      	add	r0, sp, #36	; 0x24
 8000c8c:	f003 f986 	bl	8003f9c <HAL_RCC_OscConfig>
 8000c90:	b9b0      	cbnz	r0, 8000cc0 <SystemClock_Config+0xb0>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c92:	233f      	movs	r3, #63	; 0x3f
 8000c94:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c96:	2303      	movs	r3, #3
 8000c98:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000c9e:	2308      	movs	r3, #8
 8000ca0:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000ca2:	2340      	movs	r3, #64	; 0x40
 8000ca4:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000ca6:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000ca8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000cac:	9207      	str	r2, [sp, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000cae:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cb0:	2102      	movs	r1, #2
 8000cb2:	a801      	add	r0, sp, #4
 8000cb4:	f003 fd62 	bl	800477c <HAL_RCC_ClockConfig>
 8000cb8:	b920      	cbnz	r0, 8000cc4 <SystemClock_Config+0xb4>
}
 8000cba:	b01d      	add	sp, #116	; 0x74
 8000cbc:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000cc0:	f7ff fe1e 	bl	8000900 <Error_Handler>
    Error_Handler();
 8000cc4:	f7ff fe1c 	bl	8000900 <Error_Handler>
 8000cc8:	58024800 	.word	0x58024800
 8000ccc:	58024400 	.word	0x58024400

08000cd0 <main>:
{
 8000cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	MPU_Conf();
 8000cd2:	f7ff fbdb 	bl	800048c <MPU_Conf>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000cd6:	4b69      	ldr	r3, [pc, #420]	; (8000e7c <main+0x1ac>)
 8000cd8:	695b      	ldr	r3, [r3, #20]
 8000cda:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000cde:	d113      	bne.n	8000d08 <main+0x38>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000ce0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000ce4:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000ce8:	4b64      	ldr	r3, [pc, #400]	; (8000e7c <main+0x1ac>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000cf0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000cf4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000cf8:	695a      	ldr	r2, [r3, #20]
 8000cfa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000cfe:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000d00:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000d04:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000d08:	4b5c      	ldr	r3, [pc, #368]	; (8000e7c <main+0x1ac>)
 8000d0a:	695b      	ldr	r3, [r3, #20]
 8000d0c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000d10:	d127      	bne.n	8000d62 <main+0x92>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000d12:	4b5a      	ldr	r3, [pc, #360]	; (8000e7c <main+0x1ac>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000d1a:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000d1e:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000d22:	f3c4 304e 	ubfx	r0, r4, #13, #15
 8000d26:	e000      	b.n	8000d2a <main+0x5a>
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
    } while(sets-- != 0U);
 8000d28:	4618      	mov	r0, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000d2a:	f3c4 02c9 	ubfx	r2, r4, #3, #10
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000d2e:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000d32:	ea03 1340 	and.w	r3, r3, r0, lsl #5
 8000d36:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
 8000d3a:	4950      	ldr	r1, [pc, #320]	; (8000e7c <main+0x1ac>)
 8000d3c:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 8000d40:	4613      	mov	r3, r2
 8000d42:	3a01      	subs	r2, #1
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d1f2      	bne.n	8000d2e <main+0x5e>
    } while(sets-- != 0U);
 8000d48:	1e43      	subs	r3, r0, #1
 8000d4a:	2800      	cmp	r0, #0
 8000d4c:	d1ec      	bne.n	8000d28 <main+0x58>
 8000d4e:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000d52:	694b      	ldr	r3, [r1, #20]
 8000d54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d58:	614b      	str	r3, [r1, #20]
 8000d5a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000d5e:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8000d62:	f000 fbdf 	bl	8001524 <HAL_Init>
  SystemClock_Config();
 8000d66:	f7ff ff53 	bl	8000c10 <SystemClock_Config>
  MX_GPIO_Init();
 8000d6a:	f7ff fad1 	bl	8000310 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d6e:	f7ff fb4b 	bl	8000408 <MX_DMA_Init>
  MX_SPI1_Init();
 8000d72:	f7ff fdc7 	bl	8000904 <MX_SPI1_Init>
  MX_SPI3_Init();
 8000d76:	f7ff fdf3 	bl	8000960 <MX_SPI3_Init>
  MX_SPI2_Init();
 8000d7a:	f7ff fe15 	bl	80009a8 <MX_SPI2_Init>
  MX_ADC1_Init();
 8000d7e:	f7ff fe37 	bl	80009f0 <MX_ADC1_Init>
  MX_RNG_Init();
 8000d82:	f7ff ff35 	bl	8000bf0 <MX_RNG_Init>
  return __builtin_arm_get_fpscr();
 8000d86:	eef1 3a10 	vmrs	r3, fpscr
   tempFPURegisterVal |= (1<<24); // set the FTZ (flush-to-zero) bit in the FPU control register
 8000d8a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  __builtin_arm_set_fpscr(fpscr);
 8000d8e:	eee1 3a10 	vmsr	fpscr, r3
   for (int i = 0; i < 4; i++)
 8000d92:	2300      	movs	r3, #0
 8000d94:	e008      	b.n	8000da8 <main+0xd8>
 	  SPI_TX[i] = counter++;
 8000d96:	4a3a      	ldr	r2, [pc, #232]	; (8000e80 <main+0x1b0>)
 8000d98:	7811      	ldrb	r1, [r2, #0]
 8000d9a:	1c48      	adds	r0, r1, #1
 8000d9c:	7010      	strb	r0, [r2, #0]
 8000d9e:	4a39      	ldr	r2, [pc, #228]	; (8000e84 <main+0x1b4>)
 8000da0:	441a      	add	r2, r3
 8000da2:	f882 11c0 	strb.w	r1, [r2, #448]	; 0x1c0
   for (int i = 0; i < 4; i++)
 8000da6:	3301      	adds	r3, #1
 8000da8:	2b03      	cmp	r3, #3
 8000daa:	ddf4      	ble.n	8000d96 <main+0xc6>
   for (int i = 0; i < 26; i++)
 8000dac:	2300      	movs	r3, #0
 8000dae:	e005      	b.n	8000dbc <main+0xec>
 	  SPI_PLUCK_TX[i] = 0;
 8000db0:	4a34      	ldr	r2, [pc, #208]	; (8000e84 <main+0x1b4>)
 8000db2:	441a      	add	r2, r3
 8000db4:	2100      	movs	r1, #0
 8000db6:	f882 1180 	strb.w	r1, [r2, #384]	; 0x180
   for (int i = 0; i < 26; i++)
 8000dba:	3301      	adds	r3, #1
 8000dbc:	2b19      	cmp	r3, #25
 8000dbe:	ddf7      	ble.n	8000db0 <main+0xe0>
   HAL_SPI_Receive_DMA(&hspi2, SPI_RX, 8);
 8000dc0:	2208      	movs	r2, #8
 8000dc2:	4931      	ldr	r1, [pc, #196]	; (8000e88 <main+0x1b8>)
 8000dc4:	4831      	ldr	r0, [pc, #196]	; (8000e8c <main+0x1bc>)
 8000dc6:	f005 fda5 	bl	8006914 <HAL_SPI_Receive_DMA>
   HAL_Delay(2000);
 8000dca:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000dce:	f000 fbe9 	bl	80015a4 <HAL_Delay>
   HAL_Delay(10);
 8000dd2:	200a      	movs	r0, #10
 8000dd4:	f000 fbe6 	bl	80015a4 <HAL_Delay>
   LEAF_init(&leaf, SAMPLE_RATE, mediumMemory, MEDIUM_MEM_SIZE, &randomNumber);
 8000dd8:	4b2d      	ldr	r3, [pc, #180]	; (8000e90 <main+0x1c0>)
 8000dda:	4a2e      	ldr	r2, [pc, #184]	; (8000e94 <main+0x1c4>)
 8000ddc:	492e      	ldr	r1, [pc, #184]	; (8000e98 <main+0x1c8>)
 8000dde:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 8000e9c <main+0x1cc>
 8000de2:	482f      	ldr	r0, [pc, #188]	; (8000ea0 <main+0x1d0>)
 8000de4:	f006 fc90 	bl	8007708 <LEAF_init>
   for (int i = 0; i < NUM_STRINGS; i++)
 8000de8:	2500      	movs	r5, #0
 8000dea:	e019      	b.n	8000e20 <main+0x150>
   		tVZFilter_init(&opticalLowpass[i][j], Lowpass, 1000.0f, 0.6f, &leaf);
 8000dec:	4e2c      	ldr	r6, [pc, #176]	; (8000ea0 <main+0x1d0>)
 8000dee:	eb04 0345 	add.w	r3, r4, r5, lsl #1
 8000df2:	009f      	lsls	r7, r3, #2
 8000df4:	4632      	mov	r2, r6
 8000df6:	eddf 0a2b 	vldr	s1, [pc, #172]	; 8000ea4 <main+0x1d4>
 8000dfa:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8000ea8 <main+0x1d8>
 8000dfe:	2101      	movs	r1, #1
 8000e00:	482a      	ldr	r0, [pc, #168]	; (8000eac <main+0x1dc>)
 8000e02:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8000e06:	f006 fae9 	bl	80073dc <tVZFilter_init>
   		tHighpass_init(&opticalHighpass[i][j], 10.0f, &leaf);
 8000e0a:	4631      	mov	r1, r6
 8000e0c:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8000e10:	4827      	ldr	r0, [pc, #156]	; (8000eb0 <main+0x1e0>)
 8000e12:	4438      	add	r0, r7
 8000e14:	f006 f89c 	bl	8006f50 <tHighpass_init>
   	for (int j = 0; j < FILTER_ORDER; j++)
 8000e18:	3401      	adds	r4, #1
 8000e1a:	2c01      	cmp	r4, #1
 8000e1c:	dde6      	ble.n	8000dec <main+0x11c>
   for (int i = 0; i < NUM_STRINGS; i++)
 8000e1e:	3501      	adds	r5, #1
 8000e20:	2d0b      	cmp	r5, #11
 8000e22:	dc1f      	bgt.n	8000e64 <main+0x194>
   	tThreshold_init(&threshold[i],1000.0f, 1200.0f, &leaf);
 8000e24:	4e1e      	ldr	r6, [pc, #120]	; (8000ea0 <main+0x1d0>)
 8000e26:	00ac      	lsls	r4, r5, #2
 8000e28:	4631      	mov	r1, r6
 8000e2a:	eddf 0a22 	vldr	s1, [pc, #136]	; 8000eb4 <main+0x1e4>
 8000e2e:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8000ea8 <main+0x1d8>
 8000e32:	4821      	ldr	r0, [pc, #132]	; (8000eb8 <main+0x1e8>)
 8000e34:	eb00 0085 	add.w	r0, r0, r5, lsl #2
 8000e38:	f005 ffe0 	bl	8006dfc <tThreshold_init>
   	tSlide_init(&fastSlide[i],1.0f,500.0f, &leaf); //1110
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	eddf 0a1f 	vldr	s1, [pc, #124]	; 8000ebc <main+0x1ec>
 8000e42:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8000e46:	481e      	ldr	r0, [pc, #120]	; (8000ec0 <main+0x1f0>)
 8000e48:	4420      	add	r0, r4
 8000e4a:	f006 f827 	bl	8006e9c <tSlide_init>
   	tSlide_init(&slowSlide[i],1.0f,1100.0f, &leaf); //1110
 8000e4e:	4631      	mov	r1, r6
 8000e50:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8000ec4 <main+0x1f4>
 8000e54:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8000e58:	481b      	ldr	r0, [pc, #108]	; (8000ec8 <main+0x1f8>)
 8000e5a:	4420      	add	r0, r4
 8000e5c:	f006 f81e 	bl	8006e9c <tSlide_init>
   	for (int j = 0; j < FILTER_ORDER; j++)
 8000e60:	2400      	movs	r4, #0
 8000e62:	e7da      	b.n	8000e1a <main+0x14a>
   LEAF_generate_atodb(atodbTable, ATODB_TABLE_SIZE);
 8000e64:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8000e68:	4818      	ldr	r0, [pc, #96]	; (8000ecc <main+0x1fc>)
 8000e6a:	f006 fb05 	bl	8007478 <LEAF_generate_atodb>
   HAL_ADC_Start_DMA(&hadc1,(uint32_t*)&ADC_values1,NUM_ADC_CHANNELS * ADC_BUFFER_SIZE);
 8000e6e:	22c0      	movs	r2, #192	; 0xc0
 8000e70:	4904      	ldr	r1, [pc, #16]	; (8000e84 <main+0x1b4>)
 8000e72:	4817      	ldr	r0, [pc, #92]	; (8000ed0 <main+0x200>)
 8000e74:	f001 f93c 	bl	80020f0 <HAL_ADC_Start_DMA>
   while (1)
 8000e78:	e7fe      	b.n	8000e78 <main+0x1a8>
 8000e7a:	bf00      	nop
 8000e7c:	e000ed00 	.word	0xe000ed00
 8000e80:	24000104 	.word	0x24000104
 8000e84:	30000000 	.word	0x30000000
 8000e88:	300001a0 	.word	0x300001a0
 8000e8c:	24000414 	.word	0x24000414
 8000e90:	08000461 	.word	0x08000461
 8000e94:	00033450 	.word	0x00033450
 8000e98:	240194c0 	.word	0x240194c0
 8000e9c:	473b8000 	.word	0x473b8000
 8000ea0:	24000554 	.word	0x24000554
 8000ea4:	3f19999a 	.word	0x3f19999a
 8000ea8:	447a0000 	.word	0x447a0000
 8000eac:	24000604 	.word	0x24000604
 8000eb0:	240005a4 	.word	0x240005a4
 8000eb4:	44960000 	.word	0x44960000
 8000eb8:	240007d0 	.word	0x240007d0
 8000ebc:	43fa0000 	.word	0x43fa0000
 8000ec0:	24000170 	.word	0x24000170
 8000ec4:	44898000 	.word	0x44898000
 8000ec8:	240006f4 	.word	0x240006f4
 8000ecc:	24000e20 	.word	0x24000e20
 8000ed0:	240001a0 	.word	0x240001a0

08000ed4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ed4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ed6:	4b07      	ldr	r3, [pc, #28]	; (8000ef4 <HAL_MspInit+0x20>)
 8000ed8:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8000edc:	f042 0202 	orr.w	r2, r2, #2
 8000ee0:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8000ee4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000ee8:	f003 0302 	and.w	r3, r3, #2
 8000eec:	9301      	str	r3, [sp, #4]
 8000eee:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ef0:	b002      	add	sp, #8
 8000ef2:	4770      	bx	lr
 8000ef4:	58024400 	.word	0x58024400

08000ef8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ef8:	b570      	push	{r4, r5, r6, lr}
 8000efa:	b0b8      	sub	sp, #224	; 0xe0
 8000efc:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efe:	2100      	movs	r1, #0
 8000f00:	9133      	str	r1, [sp, #204]	; 0xcc
 8000f02:	9134      	str	r1, [sp, #208]	; 0xd0
 8000f04:	9135      	str	r1, [sp, #212]	; 0xd4
 8000f06:	9136      	str	r1, [sp, #216]	; 0xd8
 8000f08:	9137      	str	r1, [sp, #220]	; 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f0a:	22b8      	movs	r2, #184	; 0xb8
 8000f0c:	a804      	add	r0, sp, #16
 8000f0e:	f006 fc61 	bl	80077d4 <memset>
  if(hadc->Instance==ADC1)
 8000f12:	6822      	ldr	r2, [r4, #0]
 8000f14:	4b4c      	ldr	r3, [pc, #304]	; (8001048 <HAL_ADC_MspInit+0x150>)
 8000f16:	429a      	cmp	r2, r3
 8000f18:	d001      	beq.n	8000f1e <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000f1a:	b038      	add	sp, #224	; 0xe0
 8000f1c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000f1e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000f22:	2300      	movs	r3, #0
 8000f24:	e9cd 2304 	strd	r2, r3, [sp, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 25;
 8000f28:	2319      	movs	r3, #25
 8000f2a:	930e      	str	r3, [sp, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3N = 220;
 8000f2c:	23dc      	movs	r3, #220	; 0xdc
 8000f2e:	930f      	str	r3, [sp, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3P = 4;
 8000f30:	2304      	movs	r3, #4
 8000f32:	9310      	str	r3, [sp, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8000f34:	2302      	movs	r3, #2
 8000f36:	9311      	str	r3, [sp, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3R = 5;
 8000f38:	2305      	movs	r3, #5
 8000f3a:	9312      	str	r3, [sp, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 8000f3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f40:	9314      	str	r3, [sp, #80]	; 0x50
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8000f42:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f46:	932c      	str	r3, [sp, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f48:	a804      	add	r0, sp, #16
 8000f4a:	f003 fea1 	bl	8004c90 <HAL_RCCEx_PeriphCLKConfig>
 8000f4e:	2800      	cmp	r0, #0
 8000f50:	d173      	bne.n	800103a <HAL_ADC_MspInit+0x142>
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000f52:	4b3e      	ldr	r3, [pc, #248]	; (800104c <HAL_ADC_MspInit+0x154>)
 8000f54:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8000f58:	f042 0220 	orr.w	r2, r2, #32
 8000f5c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8000f60:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8000f64:	f002 0220 	and.w	r2, r2, #32
 8000f68:	9200      	str	r2, [sp, #0]
 8000f6a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f6c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000f70:	f042 0201 	orr.w	r2, r2, #1
 8000f74:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000f78:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000f7c:	f002 0201 	and.w	r2, r2, #1
 8000f80:	9201      	str	r2, [sp, #4]
 8000f82:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f84:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000f88:	f042 0204 	orr.w	r2, r2, #4
 8000f8c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000f90:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000f94:	f002 0204 	and.w	r2, r2, #4
 8000f98:	9202      	str	r2, [sp, #8]
 8000f9a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f9c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000fa0:	f042 0202 	orr.w	r2, r2, #2
 8000fa4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8000fa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fac:	f003 0302 	and.w	r3, r3, #2
 8000fb0:	9303      	str	r3, [sp, #12]
 8000fb2:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000fb4:	23ff      	movs	r3, #255	; 0xff
 8000fb6:	9333      	str	r3, [sp, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fb8:	2603      	movs	r6, #3
 8000fba:	9634      	str	r6, [sp, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbc:	2500      	movs	r5, #0
 8000fbe:	9535      	str	r5, [sp, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc0:	a933      	add	r1, sp, #204	; 0xcc
 8000fc2:	4823      	ldr	r0, [pc, #140]	; (8001050 <HAL_ADC_MspInit+0x158>)
 8000fc4:	f002 feb0 	bl	8003d28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000fc8:	2330      	movs	r3, #48	; 0x30
 8000fca:	9333      	str	r3, [sp, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fcc:	9634      	str	r6, [sp, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fce:	9535      	str	r5, [sp, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fd0:	a933      	add	r1, sp, #204	; 0xcc
 8000fd2:	4820      	ldr	r0, [pc, #128]	; (8001054 <HAL_ADC_MspInit+0x15c>)
 8000fd4:	f002 fea8 	bl	8003d28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000fd8:	9633      	str	r6, [sp, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fda:	9634      	str	r6, [sp, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	9535      	str	r5, [sp, #212]	; 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fde:	a933      	add	r1, sp, #204	; 0xcc
 8000fe0:	481d      	ldr	r0, [pc, #116]	; (8001058 <HAL_ADC_MspInit+0x160>)
 8000fe2:	f002 fea1 	bl	8003d28 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream2;
 8000fe6:	481d      	ldr	r0, [pc, #116]	; (800105c <HAL_ADC_MspInit+0x164>)
 8000fe8:	4b1d      	ldr	r3, [pc, #116]	; (8001060 <HAL_ADC_MspInit+0x168>)
 8000fea:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000fec:	2309      	movs	r3, #9
 8000fee:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ff0:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ff2:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ff4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ff8:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ffa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ffe:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001000:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001004:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001006:	f44f 7380 	mov.w	r3, #256	; 0x100
 800100a:	61c3      	str	r3, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800100c:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001010:	6203      	str	r3, [r0, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001012:	2304      	movs	r3, #4
 8001014:	6243      	str	r3, [r0, #36]	; 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8001016:	6285      	str	r5, [r0, #40]	; 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 8001018:	62c5      	str	r5, [r0, #44]	; 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800101a:	6305      	str	r5, [r0, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800101c:	f001 fe98 	bl	8002d50 <HAL_DMA_Init>
 8001020:	b970      	cbnz	r0, 8001040 <HAL_ADC_MspInit+0x148>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001022:	4b0e      	ldr	r3, [pc, #56]	; (800105c <HAL_ADC_MspInit+0x164>)
 8001024:	65a3      	str	r3, [r4, #88]	; 0x58
 8001026:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001028:	2200      	movs	r2, #0
 800102a:	4611      	mov	r1, r2
 800102c:	2012      	movs	r0, #18
 800102e:	f001 fbd5 	bl	80027dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001032:	2012      	movs	r0, #18
 8001034:	f001 fc08 	bl	8002848 <HAL_NVIC_EnableIRQ>
}
 8001038:	e76f      	b.n	8000f1a <HAL_ADC_MspInit+0x22>
      Error_Handler();
 800103a:	f7ff fc61 	bl	8000900 <Error_Handler>
 800103e:	e788      	b.n	8000f52 <HAL_ADC_MspInit+0x5a>
      Error_Handler();
 8001040:	f7ff fc5e 	bl	8000900 <Error_Handler>
 8001044:	e7ed      	b.n	8001022 <HAL_ADC_MspInit+0x12a>
 8001046:	bf00      	nop
 8001048:	40022000 	.word	0x40022000
 800104c:	58024400 	.word	0x58024400
 8001050:	58020000 	.word	0x58020000
 8001054:	58020800 	.word	0x58020800
 8001058:	58020400 	.word	0x58020400
 800105c:	24000210 	.word	0x24000210
 8001060:	40020040 	.word	0x40020040

08001064 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8001064:	b510      	push	{r4, lr}
 8001066:	b0b0      	sub	sp, #192	; 0xc0
 8001068:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800106a:	22b8      	movs	r2, #184	; 0xb8
 800106c:	2100      	movs	r1, #0
 800106e:	a802      	add	r0, sp, #8
 8001070:	f006 fbb0 	bl	80077d4 <memset>
  if(hrng->Instance==RNG)
 8001074:	6822      	ldr	r2, [r4, #0]
 8001076:	4b0f      	ldr	r3, [pc, #60]	; (80010b4 <HAL_RNG_MspInit+0x50>)
 8001078:	429a      	cmp	r2, r3
 800107a:	d001      	beq.n	8001080 <HAL_RNG_MspInit+0x1c>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 800107c:	b030      	add	sp, #192	; 0xc0
 800107e:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8001080:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001084:	2300      	movs	r3, #0
 8001086:	e9cd 2302 	strd	r2, r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800108a:	a802      	add	r0, sp, #8
 800108c:	f003 fe00 	bl	8004c90 <HAL_RCCEx_PeriphCLKConfig>
 8001090:	b968      	cbnz	r0, 80010ae <HAL_RNG_MspInit+0x4a>
    __HAL_RCC_RNG_CLK_ENABLE();
 8001092:	4b09      	ldr	r3, [pc, #36]	; (80010b8 <HAL_RNG_MspInit+0x54>)
 8001094:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 8001098:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800109c:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 80010a0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80010a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010a8:	9301      	str	r3, [sp, #4]
 80010aa:	9b01      	ldr	r3, [sp, #4]
}
 80010ac:	e7e6      	b.n	800107c <HAL_RNG_MspInit+0x18>
      Error_Handler();
 80010ae:	f7ff fc27 	bl	8000900 <Error_Handler>
 80010b2:	e7ee      	b.n	8001092 <HAL_RNG_MspInit+0x2e>
 80010b4:	48021800 	.word	0x48021800
 80010b8:	58024400 	.word	0x58024400

080010bc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010be:	b0bd      	sub	sp, #244	; 0xf4
 80010c0:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c2:	2100      	movs	r1, #0
 80010c4:	9137      	str	r1, [sp, #220]	; 0xdc
 80010c6:	9138      	str	r1, [sp, #224]	; 0xe0
 80010c8:	9139      	str	r1, [sp, #228]	; 0xe4
 80010ca:	913a      	str	r1, [sp, #232]	; 0xe8
 80010cc:	913b      	str	r1, [sp, #236]	; 0xec
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010ce:	22b8      	movs	r2, #184	; 0xb8
 80010d0:	a808      	add	r0, sp, #32
 80010d2:	f006 fb7f 	bl	80077d4 <memset>
  if(hspi->Instance==SPI1)
 80010d6:	6823      	ldr	r3, [r4, #0]
 80010d8:	4a93      	ldr	r2, [pc, #588]	; (8001328 <HAL_SPI_MspInit+0x26c>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d008      	beq.n	80010f0 <HAL_SPI_MspInit+0x34>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
  else if(hspi->Instance==SPI2)
 80010de:	4a93      	ldr	r2, [pc, #588]	; (800132c <HAL_SPI_MspInit+0x270>)
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d077      	beq.n	80011d4 <HAL_SPI_MspInit+0x118>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 80010e4:	4a92      	ldr	r2, [pc, #584]	; (8001330 <HAL_SPI_MspInit+0x274>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	f000 80d1 	beq.w	800128e <HAL_SPI_MspInit+0x1d2>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80010ec:	b03d      	add	sp, #244	; 0xf4
 80010ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80010f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010f4:	2300      	movs	r3, #0
 80010f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010fa:	a808      	add	r0, sp, #32
 80010fc:	f003 fdc8 	bl	8004c90 <HAL_RCCEx_PeriphCLKConfig>
 8001100:	2800      	cmp	r0, #0
 8001102:	d161      	bne.n	80011c8 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001104:	4b8b      	ldr	r3, [pc, #556]	; (8001334 <HAL_SPI_MspInit+0x278>)
 8001106:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 800110a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800110e:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8001112:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8001116:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800111a:	9200      	str	r2, [sp, #0]
 800111c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800111e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001122:	f042 0208 	orr.w	r2, r2, #8
 8001126:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800112a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800112e:	f002 0208 	and.w	r2, r2, #8
 8001132:	9201      	str	r2, [sp, #4]
 8001134:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001136:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800113a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800113e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8001142:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001146:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800114a:	9302      	str	r3, [sp, #8]
 800114c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800114e:	2380      	movs	r3, #128	; 0x80
 8001150:	9337      	str	r3, [sp, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001152:	2602      	movs	r6, #2
 8001154:	9638      	str	r6, [sp, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001156:	2500      	movs	r5, #0
 8001158:	9539      	str	r5, [sp, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800115a:	963a      	str	r6, [sp, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800115c:	2705      	movs	r7, #5
 800115e:	973b      	str	r7, [sp, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001160:	a937      	add	r1, sp, #220	; 0xdc
 8001162:	4875      	ldr	r0, [pc, #468]	; (8001338 <HAL_SPI_MspInit+0x27c>)
 8001164:	f002 fde0 	bl	8003d28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001168:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 800116c:	9337      	str	r3, [sp, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116e:	9638      	str	r6, [sp, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	9539      	str	r5, [sp, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001172:	963a      	str	r6, [sp, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001174:	973b      	str	r7, [sp, #236]	; 0xec
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001176:	a937      	add	r1, sp, #220	; 0xdc
 8001178:	4870      	ldr	r0, [pc, #448]	; (800133c <HAL_SPI_MspInit+0x280>)
 800117a:	f002 fdd5 	bl	8003d28 <HAL_GPIO_Init>
    hdma_spi1_tx.Instance = DMA1_Stream0;
 800117e:	4870      	ldr	r0, [pc, #448]	; (8001340 <HAL_SPI_MspInit+0x284>)
 8001180:	4b70      	ldr	r3, [pc, #448]	; (8001344 <HAL_SPI_MspInit+0x288>)
 8001182:	6003      	str	r3, [r0, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8001184:	2326      	movs	r3, #38	; 0x26
 8001186:	6043      	str	r3, [r0, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001188:	2340      	movs	r3, #64	; 0x40
 800118a:	6083      	str	r3, [r0, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800118c:	60c5      	str	r5, [r0, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800118e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001192:	6103      	str	r3, [r0, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001194:	6145      	str	r5, [r0, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001196:	6185      	str	r5, [r0, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001198:	61c5      	str	r5, [r0, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800119a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800119e:	6203      	str	r3, [r0, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80011a0:	2304      	movs	r3, #4
 80011a2:	6243      	str	r3, [r0, #36]	; 0x24
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 80011a4:	6285      	str	r5, [r0, #40]	; 0x28
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80011a6:	62c5      	str	r5, [r0, #44]	; 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80011a8:	6305      	str	r5, [r0, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80011aa:	f001 fdd1 	bl	8002d50 <HAL_DMA_Init>
 80011ae:	b970      	cbnz	r0, 80011ce <HAL_SPI_MspInit+0x112>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80011b0:	4b63      	ldr	r3, [pc, #396]	; (8001340 <HAL_SPI_MspInit+0x284>)
 80011b2:	67a3      	str	r3, [r4, #120]	; 0x78
 80011b4:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI1_IRQn, 1, 0);
 80011b6:	2200      	movs	r2, #0
 80011b8:	2101      	movs	r1, #1
 80011ba:	2023      	movs	r0, #35	; 0x23
 80011bc:	f001 fb0e 	bl	80027dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80011c0:	2023      	movs	r0, #35	; 0x23
 80011c2:	f001 fb41 	bl	8002848 <HAL_NVIC_EnableIRQ>
 80011c6:	e791      	b.n	80010ec <HAL_SPI_MspInit+0x30>
      Error_Handler();
 80011c8:	f7ff fb9a 	bl	8000900 <Error_Handler>
 80011cc:	e79a      	b.n	8001104 <HAL_SPI_MspInit+0x48>
      Error_Handler();
 80011ce:	f7ff fb97 	bl	8000900 <Error_Handler>
 80011d2:	e7ed      	b.n	80011b0 <HAL_SPI_MspInit+0xf4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80011d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011d8:	2300      	movs	r3, #0
 80011da:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011de:	a808      	add	r0, sp, #32
 80011e0:	f003 fd56 	bl	8004c90 <HAL_RCCEx_PeriphCLKConfig>
 80011e4:	2800      	cmp	r0, #0
 80011e6:	d14c      	bne.n	8001282 <HAL_SPI_MspInit+0x1c6>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80011e8:	4b52      	ldr	r3, [pc, #328]	; (8001334 <HAL_SPI_MspInit+0x278>)
 80011ea:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80011ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80011f2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80011f6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80011fa:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80011fe:	9203      	str	r2, [sp, #12]
 8001200:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001202:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001206:	f042 0202 	orr.w	r2, r2, #2
 800120a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800120e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001212:	f003 0302 	and.w	r3, r3, #2
 8001216:	9304      	str	r3, [sp, #16]
 8001218:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800121a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800121e:	9337      	str	r3, [sp, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001220:	2302      	movs	r3, #2
 8001222:	9338      	str	r3, [sp, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2500      	movs	r5, #0
 8001226:	9539      	str	r5, [sp, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001228:	933a      	str	r3, [sp, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800122a:	2305      	movs	r3, #5
 800122c:	933b      	str	r3, [sp, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800122e:	a937      	add	r1, sp, #220	; 0xdc
 8001230:	4845      	ldr	r0, [pc, #276]	; (8001348 <HAL_SPI_MspInit+0x28c>)
 8001232:	f002 fd79 	bl	8003d28 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream1;
 8001236:	4845      	ldr	r0, [pc, #276]	; (800134c <HAL_SPI_MspInit+0x290>)
 8001238:	4b45      	ldr	r3, [pc, #276]	; (8001350 <HAL_SPI_MspInit+0x294>)
 800123a:	6003      	str	r3, [r0, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 800123c:	2327      	movs	r3, #39	; 0x27
 800123e:	6043      	str	r3, [r0, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001240:	6085      	str	r5, [r0, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001242:	60c5      	str	r5, [r0, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001244:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001248:	6103      	str	r3, [r0, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800124a:	6145      	str	r5, [r0, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800124c:	6185      	str	r5, [r0, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 800124e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001252:	61c3      	str	r3, [r0, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001254:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001258:	6203      	str	r3, [r0, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800125a:	2304      	movs	r3, #4
 800125c:	6243      	str	r3, [r0, #36]	; 0x24
    hdma_spi2_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 800125e:	6285      	str	r5, [r0, #40]	; 0x28
    hdma_spi2_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001260:	62c5      	str	r5, [r0, #44]	; 0x2c
    hdma_spi2_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001262:	6305      	str	r5, [r0, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001264:	f001 fd74 	bl	8002d50 <HAL_DMA_Init>
 8001268:	b970      	cbnz	r0, 8001288 <HAL_SPI_MspInit+0x1cc>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800126a:	4b38      	ldr	r3, [pc, #224]	; (800134c <HAL_SPI_MspInit+0x290>)
 800126c:	67e3      	str	r3, [r4, #124]	; 0x7c
 800126e:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8001270:	2200      	movs	r2, #0
 8001272:	2102      	movs	r1, #2
 8001274:	2024      	movs	r0, #36	; 0x24
 8001276:	f001 fab1 	bl	80027dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800127a:	2024      	movs	r0, #36	; 0x24
 800127c:	f001 fae4 	bl	8002848 <HAL_NVIC_EnableIRQ>
 8001280:	e734      	b.n	80010ec <HAL_SPI_MspInit+0x30>
      Error_Handler();
 8001282:	f7ff fb3d 	bl	8000900 <Error_Handler>
 8001286:	e7af      	b.n	80011e8 <HAL_SPI_MspInit+0x12c>
      Error_Handler();
 8001288:	f7ff fb3a 	bl	8000900 <Error_Handler>
 800128c:	e7ed      	b.n	800126a <HAL_SPI_MspInit+0x1ae>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 800128e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001292:	2300      	movs	r3, #0
 8001294:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001298:	a808      	add	r0, sp, #32
 800129a:	f003 fcf9 	bl	8004c90 <HAL_RCCEx_PeriphCLKConfig>
 800129e:	2800      	cmp	r0, #0
 80012a0:	d13e      	bne.n	8001320 <HAL_SPI_MspInit+0x264>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80012a2:	4b24      	ldr	r3, [pc, #144]	; (8001334 <HAL_SPI_MspInit+0x278>)
 80012a4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80012a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80012ac:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80012b0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80012b4:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 80012b8:	9205      	str	r2, [sp, #20]
 80012ba:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012bc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80012c0:	f042 0201 	orr.w	r2, r2, #1
 80012c4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80012c8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80012cc:	f002 0201 	and.w	r2, r2, #1
 80012d0:	9206      	str	r2, [sp, #24]
 80012d2:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012d4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80012d8:	f042 0204 	orr.w	r2, r2, #4
 80012dc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80012e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012e4:	f003 0304 	and.w	r3, r3, #4
 80012e8:	9307      	str	r3, [sp, #28]
 80012ea:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80012ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012f0:	9337      	str	r3, [sp, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f2:	2402      	movs	r4, #2
 80012f4:	9438      	str	r4, [sp, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f6:	2600      	movs	r6, #0
 80012f8:	9639      	str	r6, [sp, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012fa:	943a      	str	r4, [sp, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80012fc:	2506      	movs	r5, #6
 80012fe:	953b      	str	r5, [sp, #236]	; 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001300:	a937      	add	r1, sp, #220	; 0xdc
 8001302:	4814      	ldr	r0, [pc, #80]	; (8001354 <HAL_SPI_MspInit+0x298>)
 8001304:	f002 fd10 	bl	8003d28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001308:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800130c:	9337      	str	r3, [sp, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130e:	9438      	str	r4, [sp, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	9639      	str	r6, [sp, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001312:	943a      	str	r4, [sp, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001314:	953b      	str	r5, [sp, #236]	; 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001316:	a937      	add	r1, sp, #220	; 0xdc
 8001318:	480f      	ldr	r0, [pc, #60]	; (8001358 <HAL_SPI_MspInit+0x29c>)
 800131a:	f002 fd05 	bl	8003d28 <HAL_GPIO_Init>
}
 800131e:	e6e5      	b.n	80010ec <HAL_SPI_MspInit+0x30>
      Error_Handler();
 8001320:	f7ff faee 	bl	8000900 <Error_Handler>
 8001324:	e7bd      	b.n	80012a2 <HAL_SPI_MspInit+0x1e6>
 8001326:	bf00      	nop
 8001328:	40013000 	.word	0x40013000
 800132c:	40003800 	.word	0x40003800
 8001330:	40003c00 	.word	0x40003c00
 8001334:	58024400 	.word	0x58024400
 8001338:	58020c00 	.word	0x58020c00
 800133c:	58021800 	.word	0x58021800
 8001340:	24000288 	.word	0x24000288
 8001344:	40020010 	.word	0x40020010
 8001348:	58020400 	.word	0x58020400
 800134c:	24000300 	.word	0x24000300
 8001350:	40020028 	.word	0x40020028
 8001354:	58020000 	.word	0x58020000
 8001358:	58020800 	.word	0x58020800

0800135c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800135c:	e7fe      	b.n	800135c <NMI_Handler>

0800135e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800135e:	e7fe      	b.n	800135e <HardFault_Handler>

08001360 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001360:	e7fe      	b.n	8001360 <MemManage_Handler>

08001362 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001362:	e7fe      	b.n	8001362 <BusFault_Handler>

08001364 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001364:	e7fe      	b.n	8001364 <UsageFault_Handler>

08001366 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001366:	4770      	bx	lr

08001368 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001368:	4770      	bx	lr

0800136a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800136a:	4770      	bx	lr

0800136c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800136c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800136e:	f000 f907 	bl	8001580 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001372:	bd08      	pop	{r3, pc}

08001374 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001374:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001376:	4802      	ldr	r0, [pc, #8]	; (8001380 <DMA1_Stream0_IRQHandler+0xc>)
 8001378:	f002 f938 	bl	80035ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800137c:	bd08      	pop	{r3, pc}
 800137e:	bf00      	nop
 8001380:	24000288 	.word	0x24000288

08001384 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001384:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001386:	4802      	ldr	r0, [pc, #8]	; (8001390 <DMA1_Stream1_IRQHandler+0xc>)
 8001388:	f002 f930 	bl	80035ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800138c:	bd08      	pop	{r3, pc}
 800138e:	bf00      	nop
 8001390:	24000300 	.word	0x24000300

08001394 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001394:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001396:	4802      	ldr	r0, [pc, #8]	; (80013a0 <DMA1_Stream2_IRQHandler+0xc>)
 8001398:	f002 f928 	bl	80035ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800139c:	bd08      	pop	{r3, pc}
 800139e:	bf00      	nop
 80013a0:	24000210 	.word	0x24000210

080013a4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80013a4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80013a6:	4802      	ldr	r0, [pc, #8]	; (80013b0 <ADC_IRQHandler+0xc>)
 80013a8:	f000 f918 	bl	80015dc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80013ac:	bd08      	pop	{r3, pc}
 80013ae:	bf00      	nop
 80013b0:	240001a0 	.word	0x240001a0

080013b4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80013b4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80013b6:	4802      	ldr	r0, [pc, #8]	; (80013c0 <SPI1_IRQHandler+0xc>)
 80013b8:	f005 fbee 	bl	8006b98 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80013bc:	bd08      	pop	{r3, pc}
 80013be:	bf00      	nop
 80013c0:	2400038c 	.word	0x2400038c

080013c4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80013c4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80013c6:	4802      	ldr	r0, [pc, #8]	; (80013d0 <SPI2_IRQHandler+0xc>)
 80013c8:	f005 fbe6 	bl	8006b98 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80013cc:	bd08      	pop	{r3, pc}
 80013ce:	bf00      	nop
 80013d0:	24000414 	.word	0x24000414

080013d4 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80013d4:	4a22      	ldr	r2, [pc, #136]	; (8001460 <SystemInit+0x8c>)
 80013d6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80013da:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013de:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80013e2:	4b20      	ldr	r3, [pc, #128]	; (8001464 <SystemInit+0x90>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 030f 	and.w	r3, r3, #15
 80013ea:	2b06      	cmp	r3, #6
 80013ec:	d806      	bhi.n	80013fc <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80013ee:	4a1d      	ldr	r2, [pc, #116]	; (8001464 <SystemInit+0x90>)
 80013f0:	6813      	ldr	r3, [r2, #0]
 80013f2:	f023 030f 	bic.w	r3, r3, #15
 80013f6:	f043 0307 	orr.w	r3, r3, #7
 80013fa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80013fc:	4b1a      	ldr	r3, [pc, #104]	; (8001468 <SystemInit+0x94>)
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	f042 0201 	orr.w	r2, r2, #1
 8001404:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001406:	2200      	movs	r2, #0
 8001408:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800140a:	6819      	ldr	r1, [r3, #0]
 800140c:	4a17      	ldr	r2, [pc, #92]	; (800146c <SystemInit+0x98>)
 800140e:	400a      	ands	r2, r1
 8001410:	601a      	str	r2, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001412:	4b14      	ldr	r3, [pc, #80]	; (8001464 <SystemInit+0x90>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f013 0f08 	tst.w	r3, #8
 800141a:	d006      	beq.n	800142a <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800141c:	4a11      	ldr	r2, [pc, #68]	; (8001464 <SystemInit+0x90>)
 800141e:	6813      	ldr	r3, [r2, #0]
 8001420:	f023 030f 	bic.w	r3, r3, #15
 8001424:	f043 0307 	orr.w	r3, r3, #7
 8001428:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800142a:	4b0f      	ldr	r3, [pc, #60]	; (8001468 <SystemInit+0x94>)
 800142c:	2200      	movs	r2, #0
 800142e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001430:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001432:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001434:	490e      	ldr	r1, [pc, #56]	; (8001470 <SystemInit+0x9c>)
 8001436:	6299      	str	r1, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001438:	490e      	ldr	r1, [pc, #56]	; (8001474 <SystemInit+0xa0>)
 800143a:	62d9      	str	r1, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800143c:	490e      	ldr	r1, [pc, #56]	; (8001478 <SystemInit+0xa4>)
 800143e:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001440:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001442:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001444:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001446:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001448:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800144a:	6819      	ldr	r1, [r3, #0]
 800144c:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8001450:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001452:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001454:	4b09      	ldr	r3, [pc, #36]	; (800147c <SystemInit+0xa8>)
 8001456:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800145a:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	e000ed00 	.word	0xe000ed00
 8001464:	52002000 	.word	0x52002000
 8001468:	58024400 	.word	0x58024400
 800146c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001470:	02020200 	.word	0x02020200
 8001474:	01ff0000 	.word	0x01ff0000
 8001478:	01010280 	.word	0x01010280
 800147c:	52004000 	.word	0x52004000

08001480 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001480:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014b8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001484:	f7ff ffa6 	bl	80013d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001488:	480c      	ldr	r0, [pc, #48]	; (80014bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800148a:	490d      	ldr	r1, [pc, #52]	; (80014c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800148c:	4a0d      	ldr	r2, [pc, #52]	; (80014c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800148e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001490:	e002      	b.n	8001498 <LoopCopyDataInit>

08001492 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001492:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001494:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001496:	3304      	adds	r3, #4

08001498 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001498:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800149a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800149c:	d3f9      	bcc.n	8001492 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800149e:	4a0a      	ldr	r2, [pc, #40]	; (80014c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014a0:	4c0a      	ldr	r4, [pc, #40]	; (80014cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80014a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014a4:	e001      	b.n	80014aa <LoopFillZerobss>

080014a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014a8:	3204      	adds	r2, #4

080014aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014ac:	d3fb      	bcc.n	80014a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014ae:	f006 f96d 	bl	800778c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014b2:	f7ff fc0d 	bl	8000cd0 <main>
  bx  lr
 80014b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014b8:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80014bc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80014c0:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 80014c4:	080092f4 	.word	0x080092f4
  ldr r2, =_sbss
 80014c8:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 80014cc:	24000804 	.word	0x24000804

080014d0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014d0:	e7fe      	b.n	80014d0 <ADC3_IRQHandler>
	...

080014d4 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80014d4:	4b10      	ldr	r3, [pc, #64]	; (8001518 <HAL_InitTick+0x44>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	b90b      	cbnz	r3, 80014de <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 80014da:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80014dc:	4770      	bx	lr
{
 80014de:	b510      	push	{r4, lr}
 80014e0:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80014e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80014ea:	4a0c      	ldr	r2, [pc, #48]	; (800151c <HAL_InitTick+0x48>)
 80014ec:	6810      	ldr	r0, [r2, #0]
 80014ee:	fbb0 f0f3 	udiv	r0, r0, r3
 80014f2:	f001 f9b7 	bl	8002864 <HAL_SYSTICK_Config>
 80014f6:	b968      	cbnz	r0, 8001514 <HAL_InitTick+0x40>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014f8:	2c0f      	cmp	r4, #15
 80014fa:	d901      	bls.n	8001500 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 80014fc:	2001      	movs	r0, #1
 80014fe:	e00a      	b.n	8001516 <HAL_InitTick+0x42>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001500:	2200      	movs	r2, #0
 8001502:	4621      	mov	r1, r4
 8001504:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001508:	f001 f968 	bl	80027dc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800150c:	4b04      	ldr	r3, [pc, #16]	; (8001520 <HAL_InitTick+0x4c>)
 800150e:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8001510:	2000      	movs	r0, #0
 8001512:	e000      	b.n	8001516 <HAL_InitTick+0x42>
      return HAL_ERROR;
 8001514:	2001      	movs	r0, #1
}
 8001516:	bd10      	pop	{r4, pc}
 8001518:	2400000c 	.word	0x2400000c
 800151c:	24000004 	.word	0x24000004
 8001520:	24000010 	.word	0x24000010

08001524 <HAL_Init>:
{
 8001524:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001526:	2003      	movs	r0, #3
 8001528:	f001 f946 	bl	80027b8 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800152c:	f003 f82c 	bl	8004588 <HAL_RCC_GetSysClockFreq>
 8001530:	490f      	ldr	r1, [pc, #60]	; (8001570 <HAL_Init+0x4c>)
 8001532:	698b      	ldr	r3, [r1, #24]
 8001534:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8001538:	4a0e      	ldr	r2, [pc, #56]	; (8001574 <HAL_Init+0x50>)
 800153a:	5cd3      	ldrb	r3, [r2, r3]
 800153c:	f003 031f 	and.w	r3, r3, #31
 8001540:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001542:	698b      	ldr	r3, [r1, #24]
 8001544:	f003 030f 	and.w	r3, r3, #15
 8001548:	5cd3      	ldrb	r3, [r2, r3]
 800154a:	f003 031f 	and.w	r3, r3, #31
 800154e:	fa20 f303 	lsr.w	r3, r0, r3
 8001552:	4a09      	ldr	r2, [pc, #36]	; (8001578 <HAL_Init+0x54>)
 8001554:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8001556:	4b09      	ldr	r3, [pc, #36]	; (800157c <HAL_Init+0x58>)
 8001558:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800155a:	200f      	movs	r0, #15
 800155c:	f7ff ffba 	bl	80014d4 <HAL_InitTick>
 8001560:	b110      	cbz	r0, 8001568 <HAL_Init+0x44>
    return HAL_ERROR;
 8001562:	2401      	movs	r4, #1
}
 8001564:	4620      	mov	r0, r4
 8001566:	bd10      	pop	{r4, pc}
 8001568:	4604      	mov	r4, r0
  HAL_MspInit();
 800156a:	f7ff fcb3 	bl	8000ed4 <HAL_MspInit>
  return HAL_OK;
 800156e:	e7f9      	b.n	8001564 <HAL_Init+0x40>
 8001570:	58024400 	.word	0x58024400
 8001574:	08008b70 	.word	0x08008b70
 8001578:	24000008 	.word	0x24000008
 800157c:	24000004 	.word	0x24000004

08001580 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001580:	4b03      	ldr	r3, [pc, #12]	; (8001590 <HAL_IncTick+0x10>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	4a03      	ldr	r2, [pc, #12]	; (8001594 <HAL_IncTick+0x14>)
 8001586:	6811      	ldr	r1, [r2, #0]
 8001588:	440b      	add	r3, r1
 800158a:	6013      	str	r3, [r2, #0]
}
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	2400000c 	.word	0x2400000c
 8001594:	24000800 	.word	0x24000800

08001598 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001598:	4b01      	ldr	r3, [pc, #4]	; (80015a0 <HAL_GetTick+0x8>)
 800159a:	6818      	ldr	r0, [r3, #0]
}
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	24000800 	.word	0x24000800

080015a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015a4:	b538      	push	{r3, r4, r5, lr}
 80015a6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80015a8:	f7ff fff6 	bl	8001598 <HAL_GetTick>
 80015ac:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ae:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 80015b2:	d002      	beq.n	80015ba <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80015b4:	4b04      	ldr	r3, [pc, #16]	; (80015c8 <HAL_Delay+0x24>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015ba:	f7ff ffed 	bl	8001598 <HAL_GetTick>
 80015be:	1b40      	subs	r0, r0, r5
 80015c0:	42a0      	cmp	r0, r4
 80015c2:	d3fa      	bcc.n	80015ba <HAL_Delay+0x16>
  {
  }
}
 80015c4:	bd38      	pop	{r3, r4, r5, pc}
 80015c6:	bf00      	nop
 80015c8:	2400000c 	.word	0x2400000c

080015cc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80015cc:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80015ce:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80015d0:	f7ff f947 	bl	8000862 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80015d4:	bd08      	pop	{r3, pc}

080015d6 <HAL_ADC_LevelOutOfWindowCallback>:
}
 80015d6:	4770      	bx	lr

080015d8 <HAL_ADC_ErrorCallback>:
}
 80015d8:	4770      	bx	lr
	...

080015dc <HAL_ADC_IRQHandler>:
{
 80015dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015de:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 80015e0:	6803      	ldr	r3, [r0, #0]
 80015e2:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 80015e4:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80015e6:	4996      	ldr	r1, [pc, #600]	; (8001840 <HAL_ADC_IRQHandler+0x264>)
 80015e8:	4a96      	ldr	r2, [pc, #600]	; (8001844 <HAL_ADC_IRQHandler+0x268>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	bf18      	it	ne
 80015ee:	428b      	cmpne	r3, r1
 80015f0:	d140      	bne.n	8001674 <HAL_ADC_IRQHandler+0x98>
 80015f2:	4b95      	ldr	r3, [pc, #596]	; (8001848 <HAL_ADC_IRQHandler+0x26c>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80015f4:	689f      	ldr	r7, [r3, #8]
 80015f6:	f007 071f 	and.w	r7, r7, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80015fa:	f015 0f02 	tst.w	r5, #2
 80015fe:	d010      	beq.n	8001622 <HAL_ADC_IRQHandler+0x46>
 8001600:	f016 0f02 	tst.w	r6, #2
 8001604:	d00d      	beq.n	8001622 <HAL_ADC_IRQHandler+0x46>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001606:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001608:	f013 0f10 	tst.w	r3, #16
 800160c:	d103      	bne.n	8001616 <HAL_ADC_IRQHandler+0x3a>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800160e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001610:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001614:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001616:	4620      	mov	r0, r4
 8001618:	f001 f81a 	bl	8002650 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800161c:	6823      	ldr	r3, [r4, #0]
 800161e:	2202      	movs	r2, #2
 8001620:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001622:	f015 0f04 	tst.w	r5, #4
 8001626:	d002      	beq.n	800162e <HAL_ADC_IRQHandler+0x52>
 8001628:	f016 0f04 	tst.w	r6, #4
 800162c:	d105      	bne.n	800163a <HAL_ADC_IRQHandler+0x5e>
 800162e:	f015 0f08 	tst.w	r5, #8
 8001632:	d04f      	beq.n	80016d4 <HAL_ADC_IRQHandler+0xf8>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001634:	f016 0f08 	tst.w	r6, #8
 8001638:	d04c      	beq.n	80016d4 <HAL_ADC_IRQHandler+0xf8>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800163a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800163c:	f013 0f10 	tst.w	r3, #16
 8001640:	d103      	bne.n	800164a <HAL_ADC_IRQHandler+0x6e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001642:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001644:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001648:	6623      	str	r3, [r4, #96]	; 0x60
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800164a:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800164c:	68da      	ldr	r2, [r3, #12]
 800164e:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8001652:	d139      	bne.n	80016c8 <HAL_ADC_IRQHandler+0xec>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001654:	4a7b      	ldr	r2, [pc, #492]	; (8001844 <HAL_ADC_IRQHandler+0x268>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d00e      	beq.n	8001678 <HAL_ADC_IRQHandler+0x9c>
 800165a:	461a      	mov	r2, r3
 800165c:	4293      	cmp	r3, r2
 800165e:	d00e      	beq.n	800167e <HAL_ADC_IRQHandler+0xa2>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001660:	2f05      	cmp	r7, #5
 8001662:	bf14      	ite	ne
 8001664:	2100      	movne	r1, #0
 8001666:	2101      	moveq	r1, #1
 8001668:	b14f      	cbz	r7, 800167e <HAL_ADC_IRQHandler+0xa2>
 800166a:	b941      	cbnz	r1, 800167e <HAL_ADC_IRQHandler+0xa2>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800166c:	2f09      	cmp	r7, #9
 800166e:	d006      	beq.n	800167e <HAL_ADC_IRQHandler+0xa2>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001670:	68d2      	ldr	r2, [r2, #12]
 8001672:	e005      	b.n	8001680 <HAL_ADC_IRQHandler+0xa4>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001674:	4b75      	ldr	r3, [pc, #468]	; (800184c <HAL_ADC_IRQHandler+0x270>)
 8001676:	e7bd      	b.n	80015f4 <HAL_ADC_IRQHandler+0x18>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001678:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 800167c:	e7ee      	b.n	800165c <HAL_ADC_IRQHandler+0x80>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800167e:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001680:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8001684:	d120      	bne.n	80016c8 <HAL_ADC_IRQHandler+0xec>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	f012 0f08 	tst.w	r2, #8
 800168c:	d01c      	beq.n	80016c8 <HAL_ADC_IRQHandler+0xec>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800168e:	689a      	ldr	r2, [r3, #8]
 8001690:	f012 0f04 	tst.w	r2, #4
 8001694:	d110      	bne.n	80016b8 <HAL_ADC_IRQHandler+0xdc>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001696:	685a      	ldr	r2, [r3, #4]
 8001698:	f022 020c 	bic.w	r2, r2, #12
 800169c:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800169e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80016a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80016a4:	6623      	str	r3, [r4, #96]	; 0x60
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80016a6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80016a8:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80016ac:	d10c      	bne.n	80016c8 <HAL_ADC_IRQHandler+0xec>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016ae:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80016b0:	f043 0301 	orr.w	r3, r3, #1
 80016b4:	6623      	str	r3, [r4, #96]	; 0x60
 80016b6:	e007      	b.n	80016c8 <HAL_ADC_IRQHandler+0xec>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016b8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80016ba:	f043 0310 	orr.w	r3, r3, #16
 80016be:	6623      	str	r3, [r4, #96]	; 0x60
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80016c2:	f043 0301 	orr.w	r3, r3, #1
 80016c6:	6663      	str	r3, [r4, #100]	; 0x64
    HAL_ADC_ConvCpltCallback(hadc);
 80016c8:	4620      	mov	r0, r4
 80016ca:	f7ff f8c5 	bl	8000858 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80016ce:	6823      	ldr	r3, [r4, #0]
 80016d0:	220c      	movs	r2, #12
 80016d2:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80016d4:	f015 0f20 	tst.w	r5, #32
 80016d8:	d002      	beq.n	80016e0 <HAL_ADC_IRQHandler+0x104>
 80016da:	f016 0f20 	tst.w	r6, #32
 80016de:	d105      	bne.n	80016ec <HAL_ADC_IRQHandler+0x110>
 80016e0:	f015 0f40 	tst.w	r5, #64	; 0x40
 80016e4:	d063      	beq.n	80017ae <HAL_ADC_IRQHandler+0x1d2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80016e6:	f016 0f40 	tst.w	r6, #64	; 0x40
 80016ea:	d060      	beq.n	80017ae <HAL_ADC_IRQHandler+0x1d2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80016ec:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80016ee:	f013 0f10 	tst.w	r3, #16
 80016f2:	d103      	bne.n	80016fc <HAL_ADC_IRQHandler+0x120>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80016f4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80016f6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80016fa:	6623      	str	r3, [r4, #96]	; 0x60
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80016fc:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80016fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001700:	f412 7fc0 	tst.w	r2, #384	; 0x180
 8001704:	d119      	bne.n	800173a <HAL_ADC_IRQHandler+0x15e>
 8001706:	2101      	movs	r1, #1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001708:	68da      	ldr	r2, [r3, #12]
 800170a:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800170e:	d116      	bne.n	800173e <HAL_ADC_IRQHandler+0x162>
 8001710:	2001      	movs	r0, #1
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001712:	4a4c      	ldr	r2, [pc, #304]	; (8001844 <HAL_ADC_IRQHandler+0x268>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d014      	beq.n	8001742 <HAL_ADC_IRQHandler+0x166>
 8001718:	461a      	mov	r2, r3
 800171a:	4293      	cmp	r3, r2
 800171c:	d014      	beq.n	8001748 <HAL_ADC_IRQHandler+0x16c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800171e:	2f06      	cmp	r7, #6
 8001720:	bf14      	ite	ne
 8001722:	f04f 0c00 	movne.w	ip, #0
 8001726:	f04f 0c01 	moveq.w	ip, #1
 800172a:	b16f      	cbz	r7, 8001748 <HAL_ADC_IRQHandler+0x16c>
 800172c:	f1bc 0f00 	cmp.w	ip, #0
 8001730:	d10a      	bne.n	8001748 <HAL_ADC_IRQHandler+0x16c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001732:	2f07      	cmp	r7, #7
 8001734:	d008      	beq.n	8001748 <HAL_ADC_IRQHandler+0x16c>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001736:	68d2      	ldr	r2, [r2, #12]
 8001738:	e007      	b.n	800174a <HAL_ADC_IRQHandler+0x16e>
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800173a:	2100      	movs	r1, #0
 800173c:	e7e4      	b.n	8001708 <HAL_ADC_IRQHandler+0x12c>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800173e:	2000      	movs	r0, #0
 8001740:	e7e7      	b.n	8001712 <HAL_ADC_IRQHandler+0x136>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001742:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8001746:	e7e8      	b.n	800171a <HAL_ADC_IRQHandler+0x13e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001748:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800174a:	b351      	cbz	r1, 80017a2 <HAL_ADC_IRQHandler+0x1c6>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800174c:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001750:	d003      	beq.n	800175a <HAL_ADC_IRQHandler+0x17e>
 8001752:	b330      	cbz	r0, 80017a2 <HAL_ADC_IRQHandler+0x1c6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001754:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8001758:	d123      	bne.n	80017a2 <HAL_ADC_IRQHandler+0x1c6>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800175a:	6819      	ldr	r1, [r3, #0]
 800175c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001760:	d01f      	beq.n	80017a2 <HAL_ADC_IRQHandler+0x1c6>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001762:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 8001766:	d11c      	bne.n	80017a2 <HAL_ADC_IRQHandler+0x1c6>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001768:	689a      	ldr	r2, [r3, #8]
 800176a:	f012 0f08 	tst.w	r2, #8
 800176e:	d110      	bne.n	8001792 <HAL_ADC_IRQHandler+0x1b6>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001770:	685a      	ldr	r2, [r3, #4]
 8001772:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001776:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001778:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800177a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800177e:	6623      	str	r3, [r4, #96]	; 0x60
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001780:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001782:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001786:	d10c      	bne.n	80017a2 <HAL_ADC_IRQHandler+0x1c6>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001788:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800178a:	f043 0301 	orr.w	r3, r3, #1
 800178e:	6623      	str	r3, [r4, #96]	; 0x60
 8001790:	e007      	b.n	80017a2 <HAL_ADC_IRQHandler+0x1c6>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001792:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001794:	f043 0310 	orr.w	r3, r3, #16
 8001798:	6623      	str	r3, [r4, #96]	; 0x60
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800179a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800179c:	f043 0301 	orr.w	r3, r3, #1
 80017a0:	6663      	str	r3, [r4, #100]	; 0x64
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80017a2:	4620      	mov	r0, r4
 80017a4:	f000 ff50 	bl	8002648 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80017a8:	6823      	ldr	r3, [r4, #0]
 80017aa:	2260      	movs	r2, #96	; 0x60
 80017ac:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80017ae:	f015 0f80 	tst.w	r5, #128	; 0x80
 80017b2:	d002      	beq.n	80017ba <HAL_ADC_IRQHandler+0x1de>
 80017b4:	f016 0f80 	tst.w	r6, #128	; 0x80
 80017b8:	d136      	bne.n	8001828 <HAL_ADC_IRQHandler+0x24c>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80017ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80017be:	d002      	beq.n	80017c6 <HAL_ADC_IRQHandler+0x1ea>
 80017c0:	f416 7f80 	tst.w	r6, #256	; 0x100
 80017c4:	d144      	bne.n	8001850 <HAL_ADC_IRQHandler+0x274>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80017c6:	f415 7f00 	tst.w	r5, #512	; 0x200
 80017ca:	d002      	beq.n	80017d2 <HAL_ADC_IRQHandler+0x1f6>
 80017cc:	f416 7f00 	tst.w	r6, #512	; 0x200
 80017d0:	d14a      	bne.n	8001868 <HAL_ADC_IRQHandler+0x28c>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80017d2:	f015 0f10 	tst.w	r5, #16
 80017d6:	d020      	beq.n	800181a <HAL_ADC_IRQHandler+0x23e>
 80017d8:	f016 0f10 	tst.w	r6, #16
 80017dc:	d01d      	beq.n	800181a <HAL_ADC_IRQHandler+0x23e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80017de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80017e0:	b16b      	cbz	r3, 80017fe <HAL_ADC_IRQHandler+0x222>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80017e2:	2f00      	cmp	r7, #0
 80017e4:	d04e      	beq.n	8001884 <HAL_ADC_IRQHandler+0x2a8>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80017e6:	6823      	ldr	r3, [r4, #0]
 80017e8:	4915      	ldr	r1, [pc, #84]	; (8001840 <HAL_ADC_IRQHandler+0x264>)
 80017ea:	4a16      	ldr	r2, [pc, #88]	; (8001844 <HAL_ADC_IRQHandler+0x268>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	bf18      	it	ne
 80017f0:	428b      	cmpne	r3, r1
 80017f2:	d145      	bne.n	8001880 <HAL_ADC_IRQHandler+0x2a4>
 80017f4:	4b14      	ldr	r3, [pc, #80]	; (8001848 <HAL_ADC_IRQHandler+0x26c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 80017fc:	d00a      	beq.n	8001814 <HAL_ADC_IRQHandler+0x238>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80017fe:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001800:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001804:	6623      	str	r3, [r4, #96]	; 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001806:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001808:	f043 0302 	orr.w	r3, r3, #2
 800180c:	6663      	str	r3, [r4, #100]	; 0x64
      HAL_ADC_ErrorCallback(hadc);
 800180e:	4620      	mov	r0, r4
 8001810:	f7ff fee2 	bl	80015d8 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001814:	6823      	ldr	r3, [r4, #0]
 8001816:	2210      	movs	r2, #16
 8001818:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800181a:	f415 6f80 	tst.w	r5, #1024	; 0x400
 800181e:	d002      	beq.n	8001826 <HAL_ADC_IRQHandler+0x24a>
 8001820:	f416 6f80 	tst.w	r6, #1024	; 0x400
 8001824:	d134      	bne.n	8001890 <HAL_ADC_IRQHandler+0x2b4>
}
 8001826:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001828:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800182a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800182e:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001830:	4620      	mov	r0, r4
 8001832:	f7ff fed0 	bl	80015d6 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001836:	6823      	ldr	r3, [r4, #0]
 8001838:	2280      	movs	r2, #128	; 0x80
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	e7bd      	b.n	80017ba <HAL_ADC_IRQHandler+0x1de>
 800183e:	bf00      	nop
 8001840:	40022000 	.word	0x40022000
 8001844:	40022100 	.word	0x40022100
 8001848:	40022300 	.word	0x40022300
 800184c:	58026300 	.word	0x58026300
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001850:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001852:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001856:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001858:	4620      	mov	r0, r4
 800185a:	f000 fef7 	bl	800264c <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800185e:	6823      	ldr	r3, [r4, #0]
 8001860:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	e7ae      	b.n	80017c6 <HAL_ADC_IRQHandler+0x1ea>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001868:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800186a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800186e:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001870:	4620      	mov	r0, r4
 8001872:	f000 feec 	bl	800264e <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001876:	6823      	ldr	r3, [r4, #0]
 8001878:	f44f 7200 	mov.w	r2, #512	; 0x200
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	e7a8      	b.n	80017d2 <HAL_ADC_IRQHandler+0x1f6>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001880:	4b0b      	ldr	r3, [pc, #44]	; (80018b0 <HAL_ADC_IRQHandler+0x2d4>)
 8001882:	e7b8      	b.n	80017f6 <HAL_ADC_IRQHandler+0x21a>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8001884:	6823      	ldr	r3, [r4, #0]
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	f013 0f03 	tst.w	r3, #3
 800188c:	d0c2      	beq.n	8001814 <HAL_ADC_IRQHandler+0x238>
 800188e:	e7b6      	b.n	80017fe <HAL_ADC_IRQHandler+0x222>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001890:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001892:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001896:	6623      	str	r3, [r4, #96]	; 0x60
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001898:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800189a:	f043 0308 	orr.w	r3, r3, #8
 800189e:	6663      	str	r3, [r4, #100]	; 0x64
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80018a0:	6823      	ldr	r3, [r4, #0]
 80018a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018a6:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80018a8:	4620      	mov	r0, r4
 80018aa:	f000 fece 	bl	800264a <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 80018ae:	e7ba      	b.n	8001826 <HAL_ADC_IRQHandler+0x24a>
 80018b0:	58026300 	.word	0x58026300

080018b4 <ADC_DMAConvCplt>:
{
 80018b4:	b508      	push	{r3, lr}
 80018b6:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80018b8:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80018ba:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80018bc:	f012 0f50 	tst.w	r2, #80	; 0x50
 80018c0:	d130      	bne.n	8001924 <ADC_DMAConvCplt+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018c2:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80018c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018c8:	6603      	str	r3, [r0, #96]	; 0x60
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80018ca:	6803      	ldr	r3, [r0, #0]
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	f012 0f08 	tst.w	r2, #8
 80018d2:	d014      	beq.n	80018fe <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80018d4:	68da      	ldr	r2, [r3, #12]
 80018d6:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80018da:	d120      	bne.n	800191e <ADC_DMAConvCplt+0x6a>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80018dc:	68db      	ldr	r3, [r3, #12]
 80018de:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80018e2:	d11c      	bne.n	800191e <ADC_DMAConvCplt+0x6a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80018e4:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80018e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018ea:	6603      	str	r3, [r0, #96]	; 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80018ec:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80018ee:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80018f2:	d114      	bne.n	800191e <ADC_DMAConvCplt+0x6a>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018f4:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80018f6:	f043 0301 	orr.w	r3, r3, #1
 80018fa:	6603      	str	r3, [r0, #96]	; 0x60
 80018fc:	e00f      	b.n	800191e <ADC_DMAConvCplt+0x6a>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	f013 0f03 	tst.w	r3, #3
 8001904:	d10b      	bne.n	800191e <ADC_DMAConvCplt+0x6a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001906:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8001908:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800190c:	6603      	str	r3, [r0, #96]	; 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800190e:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8001910:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8001914:	d103      	bne.n	800191e <ADC_DMAConvCplt+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001916:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8001918:	f043 0301 	orr.w	r3, r3, #1
 800191c:	6603      	str	r3, [r0, #96]	; 0x60
    HAL_ADC_ConvCpltCallback(hadc);
 800191e:	f7fe ff9b 	bl	8000858 <HAL_ADC_ConvCpltCallback>
}
 8001922:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001924:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8001926:	f012 0f10 	tst.w	r2, #16
 800192a:	d104      	bne.n	8001936 <ADC_DMAConvCplt+0x82>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800192c:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800192e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001930:	4618      	mov	r0, r3
 8001932:	4790      	blx	r2
}
 8001934:	e7f5      	b.n	8001922 <ADC_DMAConvCplt+0x6e>
      HAL_ADC_ErrorCallback(hadc);
 8001936:	f7ff fe4f 	bl	80015d8 <HAL_ADC_ErrorCallback>
 800193a:	e7f2      	b.n	8001922 <ADC_DMAConvCplt+0x6e>

0800193c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800193c:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800193e:	6b80      	ldr	r0, [r0, #56]	; 0x38

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001940:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8001942:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001946:	6603      	str	r3, [r0, #96]	; 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001948:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800194a:	f043 0304 	orr.w	r3, r3, #4
 800194e:	6643      	str	r3, [r0, #100]	; 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001950:	f7ff fe42 	bl	80015d8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001954:	bd08      	pop	{r3, pc}
	...

08001958 <HAL_ADC_ConfigChannel>:
{
 8001958:	b5f0      	push	{r4, r5, r6, r7, lr}
 800195a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 800195c:	2200      	movs	r2, #0
 800195e:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001960:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
 8001964:	2a01      	cmp	r2, #1
 8001966:	f000 8342 	beq.w	8001fee <HAL_ADC_ConfigChannel+0x696>
 800196a:	4603      	mov	r3, r0
 800196c:	2201      	movs	r2, #1
 800196e:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001972:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001974:	6890      	ldr	r0, [r2, #8]
 8001976:	f010 0f04 	tst.w	r0, #4
 800197a:	d009      	beq.n	8001990 <HAL_ADC_ConfigChannel+0x38>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800197c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800197e:	f042 0220 	orr.w	r2, r2, #32
 8001982:	661a      	str	r2, [r3, #96]	; 0x60
    tmp_hal_status = HAL_ERROR;
 8001984:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001986:	2200      	movs	r2, #0
 8001988:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
}
 800198c:	b003      	add	sp, #12
 800198e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (hadc->Instance != ADC3)
 8001990:	489b      	ldr	r0, [pc, #620]	; (8001c00 <HAL_ADC_ConfigChannel+0x2a8>)
 8001992:	4282      	cmp	r2, r0
 8001994:	d00b      	beq.n	80019ae <HAL_ADC_ConfigChannel+0x56>
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001996:	6808      	ldr	r0, [r1, #0]
 8001998:	f3c0 0413 	ubfx	r4, r0, #0, #20
 800199c:	2c00      	cmp	r4, #0
 800199e:	d152      	bne.n	8001a46 <HAL_ADC_ConfigChannel+0xee>
 80019a0:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80019a4:	2401      	movs	r4, #1
 80019a6:	4084      	lsls	r4, r0
 80019a8:	69d0      	ldr	r0, [r2, #28]
 80019aa:	4320      	orrs	r0, r4
 80019ac:	61d0      	str	r0, [r2, #28]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80019ae:	681d      	ldr	r5, [r3, #0]
 80019b0:	684c      	ldr	r4, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80019b2:	3530      	adds	r5, #48	; 0x30
 80019b4:	0a22      	lsrs	r2, r4, #8
 80019b6:	0092      	lsls	r2, r2, #2
 80019b8:	f002 020c 	and.w	r2, r2, #12
  MODIFY_REG(*preg,
 80019bc:	58a8      	ldr	r0, [r5, r2]
 80019be:	f004 0e1f 	and.w	lr, r4, #31
 80019c2:	241f      	movs	r4, #31
 80019c4:	fa04 f40e 	lsl.w	r4, r4, lr
 80019c8:	ea20 0004 	bic.w	r0, r0, r4
 80019cc:	680c      	ldr	r4, [r1, #0]
 80019ce:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 80019d2:	fa0c fc0e 	lsl.w	ip, ip, lr
 80019d6:	ea40 000c 	orr.w	r0, r0, ip
 80019da:	50a8      	str	r0, [r5, r2]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80019dc:	681c      	ldr	r4, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80019de:	68a2      	ldr	r2, [r4, #8]
 80019e0:	f012 0204 	ands.w	r2, r2, #4
 80019e4:	d000      	beq.n	80019e8 <HAL_ADC_ConfigChannel+0x90>
 80019e6:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80019e8:	68a0      	ldr	r0, [r4, #8]
 80019ea:	f010 0008 	ands.w	r0, r0, #8
 80019ee:	d000      	beq.n	80019f2 <HAL_ADC_ConfigChannel+0x9a>
 80019f0:	2001      	movs	r0, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80019f2:	4302      	orrs	r2, r0
 80019f4:	d033      	beq.n	8001a5e <HAL_ADC_ConfigChannel+0x106>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80019f6:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80019f8:	6890      	ldr	r0, [r2, #8]
 80019fa:	f010 0f01 	tst.w	r0, #1
 80019fe:	f040 82f2 	bne.w	8001fe6 <HAL_ADC_ConfigChannel+0x68e>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001a02:	6808      	ldr	r0, [r1, #0]
 8001a04:	68cd      	ldr	r5, [r1, #12]
  if (ADCx == ADC3)
 8001a06:	4c7e      	ldr	r4, [pc, #504]	; (8001c00 <HAL_ADC_ConfigChannel+0x2a8>)
 8001a08:	42a2      	cmp	r2, r4
 8001a0a:	f000 819c 	beq.w	8001d46 <HAL_ADC_ConfigChannel+0x3ee>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8001a0e:	f8d2 40c0 	ldr.w	r4, [r2, #192]	; 0xc0
 8001a12:	f3c0 0613 	ubfx	r6, r0, #0, #20
 8001a16:	ea24 0406 	bic.w	r4, r4, r6
 8001a1a:	f005 0518 	and.w	r5, r5, #24
 8001a1e:	4e79      	ldr	r6, [pc, #484]	; (8001c04 <HAL_ADC_ConfigChannel+0x2ac>)
 8001a20:	fa26 f505 	lsr.w	r5, r6, r5
 8001a24:	4028      	ands	r0, r5
 8001a26:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8001a2a:	4320      	orrs	r0, r4
 8001a2c:	f8c2 00c0 	str.w	r0, [r2, #192]	; 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001a30:	68c8      	ldr	r0, [r1, #12]
 8001a32:	4a75      	ldr	r2, [pc, #468]	; (8001c08 <HAL_ADC_ConfigChannel+0x2b0>)
 8001a34:	4290      	cmp	r0, r2
 8001a36:	f000 8198 	beq.w	8001d6a <HAL_ADC_ConfigChannel+0x412>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001a3a:	680a      	ldr	r2, [r1, #0]
 8001a3c:	2a00      	cmp	r2, #0
 8001a3e:	f2c0 8251 	blt.w	8001ee4 <HAL_ADC_ConfigChannel+0x58c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a42:	2000      	movs	r0, #0
 8001a44:	e79f      	b.n	8001986 <HAL_ADC_ConfigChannel+0x2e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a46:	fa90 f0a0 	rbit	r0, r0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001a4a:	b130      	cbz	r0, 8001a5a <HAL_ADC_ConfigChannel+0x102>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8001a4c:	fab0 f080 	clz	r0, r0
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001a50:	f000 001f 	and.w	r0, r0, #31
 8001a54:	2401      	movs	r4, #1
 8001a56:	4084      	lsls	r4, r0
 8001a58:	e7a6      	b.n	80019a8 <HAL_ADC_ConfigChannel+0x50>
    return 32U;
 8001a5a:	2020      	movs	r0, #32
 8001a5c:	e7f8      	b.n	8001a50 <HAL_ADC_ConfigChannel+0xf8>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001a5e:	680f      	ldr	r7, [r1, #0]
 8001a60:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001a62:	3414      	adds	r4, #20
 8001a64:	0e78      	lsrs	r0, r7, #25
 8001a66:	0080      	lsls	r0, r0, #2
 8001a68:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 8001a6c:	5826      	ldr	r6, [r4, r0]
 8001a6e:	f3c7 5e04 	ubfx	lr, r7, #20, #5
 8001a72:	f04f 0c07 	mov.w	ip, #7
 8001a76:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001a7a:	ea26 0c0c 	bic.w	ip, r6, ip
 8001a7e:	fa05 f50e 	lsl.w	r5, r5, lr
 8001a82:	ea4c 0505 	orr.w	r5, ip, r5
 8001a86:	5025      	str	r5, [r4, r0]
      if (hadc->Instance == ADC3)
 8001a88:	6818      	ldr	r0, [r3, #0]
 8001a8a:	4c5d      	ldr	r4, [pc, #372]	; (8001c00 <HAL_ADC_ConfigChannel+0x2a8>)
 8001a8c:	42a0      	cmp	r0, r4
 8001a8e:	d011      	beq.n	8001ab4 <HAL_ADC_ConfigChannel+0x15c>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001a90:	4c5e      	ldr	r4, [pc, #376]	; (8001c0c <HAL_ADC_ConfigChannel+0x2b4>)
 8001a92:	6824      	ldr	r4, [r4, #0]
 8001a94:	f004 4470 	and.w	r4, r4, #4026531840	; 0xf0000000
 8001a98:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
 8001a9c:	d03f      	beq.n	8001b1e <HAL_ADC_ConfigChannel+0x1c6>
 8001a9e:	68c4      	ldr	r4, [r0, #12]
 8001aa0:	f014 0f10 	tst.w	r4, #16
 8001aa4:	d142      	bne.n	8001b2c <HAL_ADC_ConfigChannel+0x1d4>
 8001aa6:	694c      	ldr	r4, [r1, #20]
 8001aa8:	68c5      	ldr	r5, [r0, #12]
 8001aaa:	f3c5 0582 	ubfx	r5, r5, #2, #3
 8001aae:	006d      	lsls	r5, r5, #1
 8001ab0:	40ac      	lsls	r4, r5
 8001ab2:	e005      	b.n	8001ac0 <HAL_ADC_ConfigChannel+0x168>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001ab4:	694c      	ldr	r4, [r1, #20]
 8001ab6:	68c5      	ldr	r5, [r0, #12]
 8001ab8:	f3c5 05c1 	ubfx	r5, r5, #3, #2
 8001abc:	006d      	lsls	r5, r5, #1
 8001abe:	40ac      	lsls	r4, r5
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001ac0:	690d      	ldr	r5, [r1, #16]
 8001ac2:	2d04      	cmp	r5, #4
 8001ac4:	d13a      	bne.n	8001b3c <HAL_ADC_ConfigChannel+0x1e4>
        if (hadc->Instance == ADC3)
 8001ac6:	4a4e      	ldr	r2, [pc, #312]	; (8001c00 <HAL_ADC_ConfigChannel+0x2a8>)
 8001ac8:	4290      	cmp	r0, r2
 8001aca:	f000 80a1 	beq.w	8001c10 <HAL_ADC_ConfigChannel+0x2b8>
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ace:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8001ad0:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8001ad4:	680c      	ldr	r4, [r1, #0]
 8001ad6:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 8001ada:	f000 8125 	beq.w	8001d28 <HAL_ADC_ConfigChannel+0x3d0>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ade:	6818      	ldr	r0, [r3, #0]
 8001ae0:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8001ae2:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8001ae6:	680c      	ldr	r4, [r1, #0]
 8001ae8:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 8001aec:	f000 8121 	beq.w	8001d32 <HAL_ADC_ConfigChannel+0x3da>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001af0:	6818      	ldr	r0, [r3, #0]
 8001af2:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8001af4:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8001af8:	680c      	ldr	r4, [r1, #0]
 8001afa:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 8001afe:	f000 811d 	beq.w	8001d3c <HAL_ADC_ConfigChannel+0x3e4>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001b02:	6818      	ldr	r0, [r3, #0]
 8001b04:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8001b06:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8001b0a:	680c      	ldr	r4, [r1, #0]
 8001b0c:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 8001b10:	f47f af71 	bne.w	80019f6 <HAL_ADC_ConfigChannel+0x9e>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001b14:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8001b16:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001b1a:	66c2      	str	r2, [r0, #108]	; 0x6c
 8001b1c:	e76b      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x9e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001b1e:	694c      	ldr	r4, [r1, #20]
 8001b20:	68c5      	ldr	r5, [r0, #12]
 8001b22:	f3c5 0582 	ubfx	r5, r5, #2, #3
 8001b26:	006d      	lsls	r5, r5, #1
 8001b28:	40ac      	lsls	r4, r5
 8001b2a:	e7c9      	b.n	8001ac0 <HAL_ADC_ConfigChannel+0x168>
 8001b2c:	694c      	ldr	r4, [r1, #20]
 8001b2e:	68c5      	ldr	r5, [r0, #12]
 8001b30:	08ad      	lsrs	r5, r5, #2
 8001b32:	f005 0504 	and.w	r5, r5, #4
 8001b36:	006d      	lsls	r5, r5, #1
 8001b38:	40ac      	lsls	r4, r5
 8001b3a:	e7c1      	b.n	8001ac0 <HAL_ADC_ConfigChannel+0x168>
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001b3c:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b3e:	f100 0760 	add.w	r7, r0, #96	; 0x60
  if (ADCx == ADC3)
 8001b42:	f8df c0bc 	ldr.w	ip, [pc, #188]	; 8001c00 <HAL_ADC_ConfigChannel+0x2a8>
 8001b46:	4560      	cmp	r0, ip
 8001b48:	d029      	beq.n	8001b9e <HAL_ADC_ConfigChannel+0x246>
    MODIFY_REG(*preg,
 8001b4a:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
 8001b4e:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8001b52:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8001b56:	4334      	orrs	r4, r6
 8001b58:	4304      	orrs	r4, r0
 8001b5a:	f847 4025 	str.w	r4, [r7, r5, lsl #2]
        if (hadc->Instance == ADC3)
 8001b5e:	6818      	ldr	r0, [r3, #0]
 8001b60:	4c27      	ldr	r4, [pc, #156]	; (8001c00 <HAL_ADC_ConfigChannel+0x2a8>)
 8001b62:	42a0      	cmp	r0, r4
 8001b64:	d025      	beq.n	8001bb2 <HAL_ADC_ConfigChannel+0x25a>
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001b66:	690e      	ldr	r6, [r1, #16]
 8001b68:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
 8001b6c:	2c01      	cmp	r4, #1
 8001b6e:	d040      	beq.n	8001bf2 <HAL_ADC_ConfigChannel+0x29a>
 8001b70:	4615      	mov	r5, r2
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b72:	3060      	adds	r0, #96	; 0x60
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001b74:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 8001b78:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8001b7c:	432c      	orrs	r4, r5
 8001b7e:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001b82:	681d      	ldr	r5, [r3, #0]
 8001b84:	690c      	ldr	r4, [r1, #16]
 8001b86:	7e08      	ldrb	r0, [r1, #24]
 8001b88:	2801      	cmp	r0, #1
 8001b8a:	d035      	beq.n	8001bf8 <HAL_ADC_ConfigChannel+0x2a0>
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001b8c:	6928      	ldr	r0, [r5, #16]
 8001b8e:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 8001b92:	f004 041f 	and.w	r4, r4, #31
 8001b96:	40a2      	lsls	r2, r4
 8001b98:	4302      	orrs	r2, r0
 8001b9a:	612a      	str	r2, [r5, #16]
}
 8001b9c:	e72b      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x9e>
    MODIFY_REG(*preg,
 8001b9e:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
 8001ba2:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8001ba6:	4334      	orrs	r4, r6
 8001ba8:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8001bac:	f847 4025 	str.w	r4, [r7, r5, lsl #2]
 8001bb0:	e7d5      	b.n	8001b5e <HAL_ADC_ConfigChannel+0x206>
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8001bb2:	690e      	ldr	r6, [r1, #16]
 8001bb4:	69cc      	ldr	r4, [r1, #28]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001bb6:	3060      	adds	r0, #96	; 0x60
    MODIFY_REG(*preg,
 8001bb8:	f850 5026 	ldr.w	r5, [r0, r6, lsl #2]
 8001bbc:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 8001bc0:	432c      	orrs	r4, r5
 8001bc2:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8001bc6:	6818      	ldr	r0, [r3, #0]
 8001bc8:	690d      	ldr	r5, [r1, #16]
 8001bca:	f891 4020 	ldrb.w	r4, [r1, #32]
 8001bce:	2c01      	cmp	r4, #1
 8001bd0:	d00c      	beq.n	8001bec <HAL_ADC_ConfigChannel+0x294>
  if (ADCx == ADC3)
 8001bd2:	4c0b      	ldr	r4, [pc, #44]	; (8001c00 <HAL_ADC_ConfigChannel+0x2a8>)
 8001bd4:	42a0      	cmp	r0, r4
 8001bd6:	f47f af0e 	bne.w	80019f6 <HAL_ADC_ConfigChannel+0x9e>
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001bda:	3060      	adds	r0, #96	; 0x60
    MODIFY_REG(*preg,
 8001bdc:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
 8001be0:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 8001be4:	4322      	orrs	r2, r4
 8001be6:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
 8001bea:	e704      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x9e>
 8001bec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bf0:	e7ef      	b.n	8001bd2 <HAL_ADC_ConfigChannel+0x27a>
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001bf2:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 8001bf6:	e7bc      	b.n	8001b72 <HAL_ADC_ConfigChannel+0x21a>
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001bf8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bfc:	e7c6      	b.n	8001b8c <HAL_ADC_ConfigChannel+0x234>
 8001bfe:	bf00      	nop
 8001c00:	58026000 	.word	0x58026000
 8001c04:	000fffff 	.word	0x000fffff
 8001c08:	47ff0000 	.word	0x47ff0000
 8001c0c:	5c001000 	.word	0x5c001000
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001c10:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8001c12:	6e04      	ldr	r4, [r0, #96]	; 0x60
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c14:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8001c18:	680a      	ldr	r2, [r1, #0]
 8001c1a:	f3c2 0513 	ubfx	r5, r2, #0, #20
 8001c1e:	2d00      	cmp	r5, #0
 8001c20:	d136      	bne.n	8001c90 <HAL_ADC_ConfigChannel+0x338>
 8001c22:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8001c26:	4294      	cmp	r4, r2
 8001c28:	d03a      	beq.n	8001ca0 <HAL_ADC_ConfigChannel+0x348>
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c2a:	681c      	ldr	r4, [r3, #0]
 8001c2c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001c2e:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8001c30:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8001c34:	680a      	ldr	r2, [r1, #0]
 8001c36:	f3c2 0513 	ubfx	r5, r2, #0, #20
 8001c3a:	2d00      	cmp	r5, #0
 8001c3c:	d13d      	bne.n	8001cba <HAL_ADC_ConfigChannel+0x362>
 8001c3e:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8001c42:	4290      	cmp	r0, r2
 8001c44:	d041      	beq.n	8001cca <HAL_ADC_ConfigChannel+0x372>
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c46:	681c      	ldr	r4, [r3, #0]
 8001c48:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8001c4a:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8001c4c:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8001c50:	680a      	ldr	r2, [r1, #0]
 8001c52:	f3c2 0513 	ubfx	r5, r2, #0, #20
 8001c56:	2d00      	cmp	r5, #0
 8001c58:	d144      	bne.n	8001ce4 <HAL_ADC_ConfigChannel+0x38c>
 8001c5a:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8001c5e:	4290      	cmp	r0, r2
 8001c60:	d048      	beq.n	8001cf4 <HAL_ADC_ConfigChannel+0x39c>
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c62:	681c      	ldr	r4, [r3, #0]
 8001c64:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001c66:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001c68:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8001c6c:	680a      	ldr	r2, [r1, #0]
 8001c6e:	f3c2 0513 	ubfx	r5, r2, #0, #20
 8001c72:	2d00      	cmp	r5, #0
 8001c74:	d14b      	bne.n	8001d0e <HAL_ADC_ConfigChannel+0x3b6>
 8001c76:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8001c7a:	4290      	cmp	r0, r2
 8001c7c:	f47f aebb 	bne.w	80019f6 <HAL_ADC_ConfigChannel+0x9e>
  if (ADCx == ADC3)
 8001c80:	4a96      	ldr	r2, [pc, #600]	; (8001edc <HAL_ADC_ConfigChannel+0x584>)
 8001c82:	4294      	cmp	r4, r2
 8001c84:	d04b      	beq.n	8001d1e <HAL_ADC_ConfigChannel+0x3c6>
    MODIFY_REG(*preg,
 8001c86:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001c88:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001c8c:	66e2      	str	r2, [r4, #108]	; 0x6c
}
 8001c8e:	e6b2      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x9e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c90:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001c94:	b112      	cbz	r2, 8001c9c <HAL_ADC_ConfigChannel+0x344>
  return __builtin_clz(value);
 8001c96:	fab2 f282 	clz	r2, r2
 8001c9a:	e7c4      	b.n	8001c26 <HAL_ADC_ConfigChannel+0x2ce>
    return 32U;
 8001c9c:	2220      	movs	r2, #32
 8001c9e:	e7c2      	b.n	8001c26 <HAL_ADC_ConfigChannel+0x2ce>
  if (ADCx == ADC3)
 8001ca0:	4a8e      	ldr	r2, [pc, #568]	; (8001edc <HAL_ADC_ConfigChannel+0x584>)
 8001ca2:	4290      	cmp	r0, r2
 8001ca4:	d004      	beq.n	8001cb0 <HAL_ADC_ConfigChannel+0x358>
    MODIFY_REG(*preg,
 8001ca6:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8001ca8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001cac:	6602      	str	r2, [r0, #96]	; 0x60
}
 8001cae:	e7bc      	b.n	8001c2a <HAL_ADC_ConfigChannel+0x2d2>
    MODIFY_REG(*preg,
 8001cb0:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8001cb2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001cb6:	6602      	str	r2, [r0, #96]	; 0x60
 8001cb8:	e7b7      	b.n	8001c2a <HAL_ADC_ConfigChannel+0x2d2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cba:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001cbe:	b112      	cbz	r2, 8001cc6 <HAL_ADC_ConfigChannel+0x36e>
  return __builtin_clz(value);
 8001cc0:	fab2 f282 	clz	r2, r2
 8001cc4:	e7bd      	b.n	8001c42 <HAL_ADC_ConfigChannel+0x2ea>
    return 32U;
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	e7bb      	b.n	8001c42 <HAL_ADC_ConfigChannel+0x2ea>
  if (ADCx == ADC3)
 8001cca:	4a84      	ldr	r2, [pc, #528]	; (8001edc <HAL_ADC_ConfigChannel+0x584>)
 8001ccc:	4294      	cmp	r4, r2
 8001cce:	d004      	beq.n	8001cda <HAL_ADC_ConfigChannel+0x382>
    MODIFY_REG(*preg,
 8001cd0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001cd2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001cd6:	6662      	str	r2, [r4, #100]	; 0x64
}
 8001cd8:	e7b5      	b.n	8001c46 <HAL_ADC_ConfigChannel+0x2ee>
    MODIFY_REG(*preg,
 8001cda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001cdc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001ce0:	6662      	str	r2, [r4, #100]	; 0x64
 8001ce2:	e7b0      	b.n	8001c46 <HAL_ADC_ConfigChannel+0x2ee>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce4:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001ce8:	b112      	cbz	r2, 8001cf0 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 8001cea:	fab2 f282 	clz	r2, r2
 8001cee:	e7b6      	b.n	8001c5e <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8001cf0:	2220      	movs	r2, #32
 8001cf2:	e7b4      	b.n	8001c5e <HAL_ADC_ConfigChannel+0x306>
  if (ADCx == ADC3)
 8001cf4:	4a79      	ldr	r2, [pc, #484]	; (8001edc <HAL_ADC_ConfigChannel+0x584>)
 8001cf6:	4294      	cmp	r4, r2
 8001cf8:	d004      	beq.n	8001d04 <HAL_ADC_ConfigChannel+0x3ac>
    MODIFY_REG(*preg,
 8001cfa:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8001cfc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001d00:	66a2      	str	r2, [r4, #104]	; 0x68
}
 8001d02:	e7ae      	b.n	8001c62 <HAL_ADC_ConfigChannel+0x30a>
    MODIFY_REG(*preg,
 8001d04:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8001d06:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001d0a:	66a2      	str	r2, [r4, #104]	; 0x68
 8001d0c:	e7a9      	b.n	8001c62 <HAL_ADC_ConfigChannel+0x30a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d0e:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001d12:	b112      	cbz	r2, 8001d1a <HAL_ADC_ConfigChannel+0x3c2>
  return __builtin_clz(value);
 8001d14:	fab2 f282 	clz	r2, r2
 8001d18:	e7af      	b.n	8001c7a <HAL_ADC_ConfigChannel+0x322>
    return 32U;
 8001d1a:	2220      	movs	r2, #32
 8001d1c:	e7ad      	b.n	8001c7a <HAL_ADC_ConfigChannel+0x322>
 8001d1e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001d20:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001d24:	66e2      	str	r2, [r4, #108]	; 0x6c
 8001d26:	e666      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x9e>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001d28:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8001d2a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001d2e:	6602      	str	r2, [r0, #96]	; 0x60
 8001d30:	e6d5      	b.n	8001ade <HAL_ADC_ConfigChannel+0x186>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001d32:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8001d34:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001d38:	6642      	str	r2, [r0, #100]	; 0x64
 8001d3a:	e6d9      	b.n	8001af0 <HAL_ADC_ConfigChannel+0x198>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001d3c:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8001d3e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001d42:	6682      	str	r2, [r0, #104]	; 0x68
 8001d44:	e6dd      	b.n	8001b02 <HAL_ADC_ConfigChannel+0x1aa>
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8001d46:	f8d2 60b0 	ldr.w	r6, [r2, #176]	; 0xb0
 8001d4a:	f3c0 0413 	ubfx	r4, r0, #0, #20
 8001d4e:	ea26 0604 	bic.w	r6, r6, r4
 8001d52:	f005 0518 	and.w	r5, r5, #24
 8001d56:	4c62      	ldr	r4, [pc, #392]	; (8001ee0 <HAL_ADC_ConfigChannel+0x588>)
 8001d58:	fa24 f505 	lsr.w	r5, r4, r5
 8001d5c:	4028      	ands	r0, r5
 8001d5e:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8001d62:	4330      	orrs	r0, r6
 8001d64:	f8c2 00b0 	str.w	r0, [r2, #176]	; 0xb0
 8001d68:	e662      	b.n	8001a30 <HAL_ADC_ConfigChannel+0xd8>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d6a:	681c      	ldr	r4, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001d6c:	680a      	ldr	r2, [r1, #0]
 8001d6e:	f3c2 0513 	ubfx	r5, r2, #0, #20
 8001d72:	2d00      	cmp	r5, #0
 8001d74:	d134      	bne.n	8001de0 <HAL_ADC_ConfigChannel+0x488>
 8001d76:	0e90      	lsrs	r0, r2, #26
 8001d78:	3001      	adds	r0, #1
 8001d7a:	f000 001f 	and.w	r0, r0, #31
 8001d7e:	2809      	cmp	r0, #9
 8001d80:	bf8c      	ite	hi
 8001d82:	2000      	movhi	r0, #0
 8001d84:	2001      	movls	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d86:	2800      	cmp	r0, #0
 8001d88:	d061      	beq.n	8001e4e <HAL_ADC_ConfigChannel+0x4f6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001d8a:	2d00      	cmp	r5, #0
 8001d8c:	d137      	bne.n	8001dfe <HAL_ADC_ConfigChannel+0x4a6>
 8001d8e:	0e90      	lsrs	r0, r2, #26
 8001d90:	3001      	adds	r0, #1
 8001d92:	0680      	lsls	r0, r0, #26
 8001d94:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001d98:	2d00      	cmp	r5, #0
 8001d9a:	d13c      	bne.n	8001e16 <HAL_ADC_ConfigChannel+0x4be>
 8001d9c:	0e96      	lsrs	r6, r2, #26
 8001d9e:	3601      	adds	r6, #1
 8001da0:	f006 071f 	and.w	r7, r6, #31
 8001da4:	2601      	movs	r6, #1
 8001da6:	40be      	lsls	r6, r7
 8001da8:	4330      	orrs	r0, r6
 8001daa:	2d00      	cmp	r5, #0
 8001dac:	d141      	bne.n	8001e32 <HAL_ADC_ConfigChannel+0x4da>
 8001dae:	0e92      	lsrs	r2, r2, #26
 8001db0:	3201      	adds	r2, #1
 8001db2:	f002 021f 	and.w	r2, r2, #31
 8001db6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001dba:	0512      	lsls	r2, r2, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001dbc:	4302      	orrs	r2, r0
 8001dbe:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001dc0:	3414      	adds	r4, #20
 8001dc2:	0e55      	lsrs	r5, r2, #25
 8001dc4:	00ad      	lsls	r5, r5, #2
 8001dc6:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8001dca:	5966      	ldr	r6, [r4, r5]
 8001dcc:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8001dd0:	2707      	movs	r7, #7
 8001dd2:	4097      	lsls	r7, r2
 8001dd4:	ea26 0607 	bic.w	r6, r6, r7
 8001dd8:	4090      	lsls	r0, r2
 8001dda:	4330      	orrs	r0, r6
 8001ddc:	5160      	str	r0, [r4, r5]
}
 8001dde:	e62c      	b.n	8001a3a <HAL_ADC_ConfigChannel+0xe2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de0:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8001de4:	b148      	cbz	r0, 8001dfa <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8001de6:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001dea:	3001      	adds	r0, #1
 8001dec:	f000 001f 	and.w	r0, r0, #31
 8001df0:	2809      	cmp	r0, #9
 8001df2:	bf8c      	ite	hi
 8001df4:	2000      	movhi	r0, #0
 8001df6:	2001      	movls	r0, #1
 8001df8:	e7c5      	b.n	8001d86 <HAL_ADC_ConfigChannel+0x42e>
    return 32U;
 8001dfa:	2020      	movs	r0, #32
 8001dfc:	e7f5      	b.n	8001dea <HAL_ADC_ConfigChannel+0x492>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dfe:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8001e02:	b130      	cbz	r0, 8001e12 <HAL_ADC_ConfigChannel+0x4ba>
  return __builtin_clz(value);
 8001e04:	fab0 f080 	clz	r0, r0
 8001e08:	3001      	adds	r0, #1
 8001e0a:	0680      	lsls	r0, r0, #26
 8001e0c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001e10:	e7c2      	b.n	8001d98 <HAL_ADC_ConfigChannel+0x440>
    return 32U;
 8001e12:	2020      	movs	r0, #32
 8001e14:	e7f8      	b.n	8001e08 <HAL_ADC_ConfigChannel+0x4b0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e16:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8001e1a:	b146      	cbz	r6, 8001e2e <HAL_ADC_ConfigChannel+0x4d6>
  return __builtin_clz(value);
 8001e1c:	fab6 f686 	clz	r6, r6
 8001e20:	3601      	adds	r6, #1
 8001e22:	f006 061f 	and.w	r6, r6, #31
 8001e26:	2701      	movs	r7, #1
 8001e28:	fa07 f606 	lsl.w	r6, r7, r6
 8001e2c:	e7bc      	b.n	8001da8 <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 8001e2e:	2620      	movs	r6, #32
 8001e30:	e7f6      	b.n	8001e20 <HAL_ADC_ConfigChannel+0x4c8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e32:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001e36:	b142      	cbz	r2, 8001e4a <HAL_ADC_ConfigChannel+0x4f2>
  return __builtin_clz(value);
 8001e38:	fab2 f282 	clz	r2, r2
 8001e3c:	3201      	adds	r2, #1
 8001e3e:	f002 021f 	and.w	r2, r2, #31
 8001e42:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001e46:	0512      	lsls	r2, r2, #20
 8001e48:	e7b8      	b.n	8001dbc <HAL_ADC_ConfigChannel+0x464>
    return 32U;
 8001e4a:	2220      	movs	r2, #32
 8001e4c:	e7f6      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x4e4>
 8001e4e:	b9cd      	cbnz	r5, 8001e84 <HAL_ADC_ConfigChannel+0x52c>
 8001e50:	0e90      	lsrs	r0, r2, #26
 8001e52:	3001      	adds	r0, #1
 8001e54:	0680      	lsls	r0, r0, #26
 8001e56:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001e5a:	b9fd      	cbnz	r5, 8001e9c <HAL_ADC_ConfigChannel+0x544>
 8001e5c:	0e96      	lsrs	r6, r2, #26
 8001e5e:	3601      	adds	r6, #1
 8001e60:	f006 071f 	and.w	r7, r6, #31
 8001e64:	2601      	movs	r6, #1
 8001e66:	40be      	lsls	r6, r7
 8001e68:	4330      	orrs	r0, r6
 8001e6a:	bb2d      	cbnz	r5, 8001eb8 <HAL_ADC_ConfigChannel+0x560>
 8001e6c:	0e92      	lsrs	r2, r2, #26
 8001e6e:	3201      	adds	r2, #1
 8001e70:	f002 021f 	and.w	r2, r2, #31
 8001e74:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001e78:	3a1e      	subs	r2, #30
 8001e7a:	0512      	lsls	r2, r2, #20
 8001e7c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e80:	4302      	orrs	r2, r0
 8001e82:	e79c      	b.n	8001dbe <HAL_ADC_ConfigChannel+0x466>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e84:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8001e88:	b130      	cbz	r0, 8001e98 <HAL_ADC_ConfigChannel+0x540>
  return __builtin_clz(value);
 8001e8a:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001e8e:	3001      	adds	r0, #1
 8001e90:	0680      	lsls	r0, r0, #26
 8001e92:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001e96:	e7e0      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x502>
    return 32U;
 8001e98:	2020      	movs	r0, #32
 8001e9a:	e7f8      	b.n	8001e8e <HAL_ADC_ConfigChannel+0x536>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e9c:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8001ea0:	b146      	cbz	r6, 8001eb4 <HAL_ADC_ConfigChannel+0x55c>
  return __builtin_clz(value);
 8001ea2:	fab6 f686 	clz	r6, r6
 8001ea6:	3601      	adds	r6, #1
 8001ea8:	f006 061f 	and.w	r6, r6, #31
 8001eac:	2701      	movs	r7, #1
 8001eae:	fa07 f606 	lsl.w	r6, r7, r6
 8001eb2:	e7d9      	b.n	8001e68 <HAL_ADC_ConfigChannel+0x510>
    return 32U;
 8001eb4:	2620      	movs	r6, #32
 8001eb6:	e7f6      	b.n	8001ea6 <HAL_ADC_ConfigChannel+0x54e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb8:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001ebc:	b15a      	cbz	r2, 8001ed6 <HAL_ADC_ConfigChannel+0x57e>
  return __builtin_clz(value);
 8001ebe:	fab2 f282 	clz	r2, r2
 8001ec2:	3201      	adds	r2, #1
 8001ec4:	f002 021f 	and.w	r2, r2, #31
 8001ec8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001ecc:	3a1e      	subs	r2, #30
 8001ece:	0512      	lsls	r2, r2, #20
 8001ed0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001ed4:	e7d4      	b.n	8001e80 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8001ed6:	2220      	movs	r2, #32
 8001ed8:	e7f3      	b.n	8001ec2 <HAL_ADC_ConfigChannel+0x56a>
 8001eda:	bf00      	nop
 8001edc:	58026000 	.word	0x58026000
 8001ee0:	000fffff 	.word	0x000fffff
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ee4:	6819      	ldr	r1, [r3, #0]
 8001ee6:	4843      	ldr	r0, [pc, #268]	; (8001ff4 <HAL_ADC_ConfigChannel+0x69c>)
 8001ee8:	4c43      	ldr	r4, [pc, #268]	; (8001ff8 <HAL_ADC_ConfigChannel+0x6a0>)
 8001eea:	42a1      	cmp	r1, r4
 8001eec:	bf18      	it	ne
 8001eee:	4281      	cmpne	r1, r0
 8001ef0:	bf0c      	ite	eq
 8001ef2:	2001      	moveq	r0, #1
 8001ef4:	2000      	movne	r0, #0
 8001ef6:	d121      	bne.n	8001f3c <HAL_ADC_ConfigChannel+0x5e4>
 8001ef8:	4e40      	ldr	r6, [pc, #256]	; (8001ffc <HAL_ADC_ConfigChannel+0x6a4>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001efa:	68b5      	ldr	r5, [r6, #8]
 8001efc:	f005 77e0 	and.w	r7, r5, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001f00:	b1f0      	cbz	r0, 8001f40 <HAL_ADC_ConfigChannel+0x5e8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f02:	483c      	ldr	r0, [pc, #240]	; (8001ff4 <HAL_ADC_ConfigChannel+0x69c>)
 8001f04:	6880      	ldr	r0, [r0, #8]
 8001f06:	f010 0001 	ands.w	r0, r0, #1
 8001f0a:	d000      	beq.n	8001f0e <HAL_ADC_ConfigChannel+0x5b6>
 8001f0c:	2001      	movs	r0, #1
 8001f0e:	4c3a      	ldr	r4, [pc, #232]	; (8001ff8 <HAL_ADC_ConfigChannel+0x6a0>)
 8001f10:	68a4      	ldr	r4, [r4, #8]
 8001f12:	f014 0401 	ands.w	r4, r4, #1
 8001f16:	d000      	beq.n	8001f1a <HAL_ADC_ConfigChannel+0x5c2>
 8001f18:	2401      	movs	r4, #1
 8001f1a:	4320      	orrs	r0, r4
 8001f1c:	bf0c      	ite	eq
 8001f1e:	2001      	moveq	r0, #1
 8001f20:	2000      	movne	r0, #0
 8001f22:	2800      	cmp	r0, #0
 8001f24:	d059      	beq.n	8001fda <HAL_ADC_ConfigChannel+0x682>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001f26:	4836      	ldr	r0, [pc, #216]	; (8002000 <HAL_ADC_ConfigChannel+0x6a8>)
 8001f28:	4282      	cmp	r2, r0
 8001f2a:	d012      	beq.n	8001f52 <HAL_ADC_ConfigChannel+0x5fa>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001f2c:	4835      	ldr	r0, [pc, #212]	; (8002004 <HAL_ADC_ConfigChannel+0x6ac>)
 8001f2e:	4282      	cmp	r2, r0
 8001f30:	d031      	beq.n	8001f96 <HAL_ADC_ConfigChannel+0x63e>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001f32:	4835      	ldr	r0, [pc, #212]	; (8002008 <HAL_ADC_ConfigChannel+0x6b0>)
 8001f34:	4282      	cmp	r2, r0
 8001f36:	d03f      	beq.n	8001fb8 <HAL_ADC_ConfigChannel+0x660>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f38:	2000      	movs	r0, #0
 8001f3a:	e524      	b.n	8001986 <HAL_ADC_ConfigChannel+0x2e>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f3c:	4e33      	ldr	r6, [pc, #204]	; (800200c <HAL_ADC_ConfigChannel+0x6b4>)
 8001f3e:	e7dc      	b.n	8001efa <HAL_ADC_ConfigChannel+0x5a2>
 8001f40:	4833      	ldr	r0, [pc, #204]	; (8002010 <HAL_ADC_ConfigChannel+0x6b8>)
 8001f42:	6880      	ldr	r0, [r0, #8]
 8001f44:	f010 0001 	ands.w	r0, r0, #1
 8001f48:	d000      	beq.n	8001f4c <HAL_ADC_ConfigChannel+0x5f4>
 8001f4a:	2001      	movs	r0, #1
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001f4c:	f080 0001 	eor.w	r0, r0, #1
 8001f50:	e7e7      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x5ca>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001f52:	f415 0f00 	tst.w	r5, #8388608	; 0x800000
 8001f56:	d1e9      	bne.n	8001f2c <HAL_ADC_ConfigChannel+0x5d4>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f58:	4a2d      	ldr	r2, [pc, #180]	; (8002010 <HAL_ADC_ConfigChannel+0x6b8>)
 8001f5a:	4291      	cmp	r1, r2
 8001f5c:	d001      	beq.n	8001f62 <HAL_ADC_ConfigChannel+0x60a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f5e:	2000      	movs	r0, #0
 8001f60:	e511      	b.n	8001986 <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8001f62:	f447 0200 	orr.w	r2, r7, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001f66:	68b1      	ldr	r1, [r6, #8]
 8001f68:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	60b2      	str	r2, [r6, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f70:	4a28      	ldr	r2, [pc, #160]	; (8002014 <HAL_ADC_ConfigChannel+0x6bc>)
 8001f72:	6812      	ldr	r2, [r2, #0]
 8001f74:	0992      	lsrs	r2, r2, #6
 8001f76:	4928      	ldr	r1, [pc, #160]	; (8002018 <HAL_ADC_ConfigChannel+0x6c0>)
 8001f78:	fba1 1202 	umull	r1, r2, r1, r2
 8001f7c:	0992      	lsrs	r2, r2, #6
 8001f7e:	3201      	adds	r2, #1
 8001f80:	0052      	lsls	r2, r2, #1
 8001f82:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8001f84:	e002      	b.n	8001f8c <HAL_ADC_ConfigChannel+0x634>
                wait_loop_index--;
 8001f86:	9a01      	ldr	r2, [sp, #4]
 8001f88:	3a01      	subs	r2, #1
 8001f8a:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8001f8c:	9a01      	ldr	r2, [sp, #4]
 8001f8e:	2a00      	cmp	r2, #0
 8001f90:	d1f9      	bne.n	8001f86 <HAL_ADC_ConfigChannel+0x62e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f92:	2000      	movs	r0, #0
 8001f94:	e4f7      	b.n	8001986 <HAL_ADC_ConfigChannel+0x2e>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001f96:	f015 7f80 	tst.w	r5, #16777216	; 0x1000000
 8001f9a:	d1ca      	bne.n	8001f32 <HAL_ADC_ConfigChannel+0x5da>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001f9c:	4a1c      	ldr	r2, [pc, #112]	; (8002010 <HAL_ADC_ConfigChannel+0x6b8>)
 8001f9e:	4291      	cmp	r1, r2
 8001fa0:	d001      	beq.n	8001fa6 <HAL_ADC_ConfigChannel+0x64e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	e4ef      	b.n	8001986 <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8001fa6:	f047 7280 	orr.w	r2, r7, #16777216	; 0x1000000
 8001faa:	68b1      	ldr	r1, [r6, #8]
 8001fac:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8001fb0:	430a      	orrs	r2, r1
 8001fb2:	60b2      	str	r2, [r6, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fb4:	2000      	movs	r0, #0
}
 8001fb6:	e4e6      	b.n	8001986 <HAL_ADC_ConfigChannel+0x2e>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001fb8:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 8001fbc:	d115      	bne.n	8001fea <HAL_ADC_ConfigChannel+0x692>
            if (ADC_VREFINT_INSTANCE(hadc))
 8001fbe:	4a14      	ldr	r2, [pc, #80]	; (8002010 <HAL_ADC_ConfigChannel+0x6b8>)
 8001fc0:	4291      	cmp	r1, r2
 8001fc2:	d001      	beq.n	8001fc8 <HAL_ADC_ConfigChannel+0x670>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fc4:	2000      	movs	r0, #0
 8001fc6:	e4de      	b.n	8001986 <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8001fc8:	f447 0280 	orr.w	r2, r7, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001fcc:	68b1      	ldr	r1, [r6, #8]
 8001fce:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	60b2      	str	r2, [r6, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fd6:	2000      	movs	r0, #0
}
 8001fd8:	e4d5      	b.n	8001986 <HAL_ADC_ConfigChannel+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fda:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001fdc:	f042 0220 	orr.w	r2, r2, #32
 8001fe0:	661a      	str	r2, [r3, #96]	; 0x60
          tmp_hal_status = HAL_ERROR;
 8001fe2:	2001      	movs	r0, #1
 8001fe4:	e4cf      	b.n	8001986 <HAL_ADC_ConfigChannel+0x2e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fe6:	2000      	movs	r0, #0
 8001fe8:	e4cd      	b.n	8001986 <HAL_ADC_ConfigChannel+0x2e>
 8001fea:	2000      	movs	r0, #0
 8001fec:	e4cb      	b.n	8001986 <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 8001fee:	2002      	movs	r0, #2
 8001ff0:	e4cc      	b.n	800198c <HAL_ADC_ConfigChannel+0x34>
 8001ff2:	bf00      	nop
 8001ff4:	40022000 	.word	0x40022000
 8001ff8:	40022100 	.word	0x40022100
 8001ffc:	40022300 	.word	0x40022300
 8002000:	c7520000 	.word	0xc7520000
 8002004:	c3210000 	.word	0xc3210000
 8002008:	cb840000 	.word	0xcb840000
 800200c:	58026300 	.word	0x58026300
 8002010:	58026000 	.word	0x58026000
 8002014:	24000004 	.word	0x24000004
 8002018:	053e2d63 	.word	0x053e2d63

0800201c <ADC_Enable>:
{
 800201c:	b538      	push	{r3, r4, r5, lr}
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800201e:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002020:	689a      	ldr	r2, [r3, #8]
 8002022:	f012 0f01 	tst.w	r2, #1
 8002026:	d156      	bne.n	80020d6 <ADC_Enable+0xba>
 8002028:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800202a:	6899      	ldr	r1, [r3, #8]
 800202c:	4a2b      	ldr	r2, [pc, #172]	; (80020dc <ADC_Enable+0xc0>)
 800202e:	4211      	tst	r1, r2
 8002030:	d009      	beq.n	8002046 <ADC_Enable+0x2a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002032:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002034:	f043 0310 	orr.w	r3, r3, #16
 8002038:	6603      	str	r3, [r0, #96]	; 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800203a:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800203c:	f043 0301 	orr.w	r3, r3, #1
 8002040:	6643      	str	r3, [r0, #100]	; 0x64
      return HAL_ERROR;
 8002042:	2001      	movs	r0, #1
 8002044:	e048      	b.n	80020d8 <ADC_Enable+0xbc>
  MODIFY_REG(ADCx->CR,
 8002046:	6899      	ldr	r1, [r3, #8]
 8002048:	4a25      	ldr	r2, [pc, #148]	; (80020e0 <ADC_Enable+0xc4>)
 800204a:	400a      	ands	r2, r1
 800204c:	f042 0201 	orr.w	r2, r2, #1
 8002050:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002052:	f7ff faa1 	bl	8001598 <HAL_GetTick>
 8002056:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002058:	6823      	ldr	r3, [r4, #0]
 800205a:	4922      	ldr	r1, [pc, #136]	; (80020e4 <ADC_Enable+0xc8>)
 800205c:	4a22      	ldr	r2, [pc, #136]	; (80020e8 <ADC_Enable+0xcc>)
 800205e:	4293      	cmp	r3, r2
 8002060:	bf18      	it	ne
 8002062:	428b      	cmpne	r3, r1
 8002064:	d10d      	bne.n	8002082 <ADC_Enable+0x66>
 8002066:	f502 7200 	add.w	r2, r2, #512	; 0x200
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800206a:	6892      	ldr	r2, [r2, #8]
 800206c:	f002 021f 	and.w	r2, r2, #31
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002070:	491d      	ldr	r1, [pc, #116]	; (80020e8 <ADC_Enable+0xcc>)
 8002072:	428b      	cmp	r3, r1
 8002074:	d007      	beq.n	8002086 <ADC_Enable+0x6a>
 8002076:	4619      	mov	r1, r3
 8002078:	4299      	cmp	r1, r3
 800207a:	d007      	beq.n	800208c <ADC_Enable+0x70>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800207c:	b132      	cbz	r2, 800208c <ADC_Enable+0x70>
  return HAL_OK;
 800207e:	2000      	movs	r0, #0
 8002080:	e02a      	b.n	80020d8 <ADC_Enable+0xbc>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002082:	4a1a      	ldr	r2, [pc, #104]	; (80020ec <ADC_Enable+0xd0>)
 8002084:	e7f1      	b.n	800206a <ADC_Enable+0x4e>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002086:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
 800208a:	e7f5      	b.n	8002078 <ADC_Enable+0x5c>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800208c:	6823      	ldr	r3, [r4, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	f012 0f01 	tst.w	r2, #1
 8002094:	d11d      	bne.n	80020d2 <ADC_Enable+0xb6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002096:	689a      	ldr	r2, [r3, #8]
 8002098:	f012 0f01 	tst.w	r2, #1
 800209c:	d105      	bne.n	80020aa <ADC_Enable+0x8e>
  MODIFY_REG(ADCx->CR,
 800209e:	6899      	ldr	r1, [r3, #8]
 80020a0:	4a0f      	ldr	r2, [pc, #60]	; (80020e0 <ADC_Enable+0xc4>)
 80020a2:	400a      	ands	r2, r1
 80020a4:	f042 0201 	orr.w	r2, r2, #1
 80020a8:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80020aa:	f7ff fa75 	bl	8001598 <HAL_GetTick>
 80020ae:	1b40      	subs	r0, r0, r5
 80020b0:	2802      	cmp	r0, #2
 80020b2:	d9eb      	bls.n	800208c <ADC_Enable+0x70>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020b4:	6823      	ldr	r3, [r4, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f013 0f01 	tst.w	r3, #1
 80020bc:	d1e6      	bne.n	800208c <ADC_Enable+0x70>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020be:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80020c0:	f043 0310 	orr.w	r3, r3, #16
 80020c4:	6623      	str	r3, [r4, #96]	; 0x60
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80020c8:	f043 0301 	orr.w	r3, r3, #1
 80020cc:	6663      	str	r3, [r4, #100]	; 0x64
            return HAL_ERROR;
 80020ce:	2001      	movs	r0, #1
 80020d0:	e002      	b.n	80020d8 <ADC_Enable+0xbc>
  return HAL_OK;
 80020d2:	2000      	movs	r0, #0
 80020d4:	e000      	b.n	80020d8 <ADC_Enable+0xbc>
 80020d6:	2000      	movs	r0, #0
}
 80020d8:	bd38      	pop	{r3, r4, r5, pc}
 80020da:	bf00      	nop
 80020dc:	8000003f 	.word	0x8000003f
 80020e0:	7fffffc0 	.word	0x7fffffc0
 80020e4:	40022000 	.word	0x40022000
 80020e8:	40022100 	.word	0x40022100
 80020ec:	58026300 	.word	0x58026300

080020f0 <HAL_ADC_Start_DMA>:
{
 80020f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020f2:	4604      	mov	r4, r0
 80020f4:	460e      	mov	r6, r1
 80020f6:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020f8:	6800      	ldr	r0, [r0, #0]
 80020fa:	4a46      	ldr	r2, [pc, #280]	; (8002214 <HAL_ADC_Start_DMA+0x124>)
 80020fc:	4b46      	ldr	r3, [pc, #280]	; (8002218 <HAL_ADC_Start_DMA+0x128>)
 80020fe:	4298      	cmp	r0, r3
 8002100:	bf18      	it	ne
 8002102:	4290      	cmpne	r0, r2
 8002104:	d11a      	bne.n	800213c <HAL_ADC_Start_DMA+0x4c>
 8002106:	f503 7300 	add.w	r3, r3, #512	; 0x200
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800210a:	689d      	ldr	r5, [r3, #8]
 800210c:	f005 051f 	and.w	r5, r5, #31
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002110:	6880      	ldr	r0, [r0, #8]
 8002112:	f010 0f04 	tst.w	r0, #4
 8002116:	d178      	bne.n	800220a <HAL_ADC_Start_DMA+0x11a>
    __HAL_LOCK(hadc);
 8002118:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800211c:	2b01      	cmp	r3, #1
 800211e:	d076      	beq.n	800220e <HAL_ADC_Start_DMA+0x11e>
 8002120:	2301      	movs	r3, #1
 8002122:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002126:	2d05      	cmp	r5, #5
 8002128:	bf18      	it	ne
 800212a:	2d00      	cmpne	r5, #0
 800212c:	d008      	beq.n	8002140 <HAL_ADC_Start_DMA+0x50>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800212e:	2d09      	cmp	r5, #9
 8002130:	d006      	beq.n	8002140 <HAL_ADC_Start_DMA+0x50>
      __HAL_UNLOCK(hadc);
 8002132:	2300      	movs	r3, #0
 8002134:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
      tmp_hal_status = HAL_ERROR;
 8002138:	2001      	movs	r0, #1
 800213a:	e067      	b.n	800220c <HAL_ADC_Start_DMA+0x11c>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800213c:	4b37      	ldr	r3, [pc, #220]	; (800221c <HAL_ADC_Start_DMA+0x12c>)
 800213e:	e7e4      	b.n	800210a <HAL_ADC_Start_DMA+0x1a>
      tmp_hal_status = ADC_Enable(hadc);
 8002140:	4620      	mov	r0, r4
 8002142:	f7ff ff6b 	bl	800201c <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8002146:	2800      	cmp	r0, #0
 8002148:	d15b      	bne.n	8002202 <HAL_ADC_Start_DMA+0x112>
        ADC_STATE_CLR_SET(hadc->State,
 800214a:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800214c:	f6a0 7302 	subw	r3, r0, #3842	; 0xf02
 8002150:	4013      	ands	r3, r2
 8002152:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002156:	6623      	str	r3, [r4, #96]	; 0x60
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002158:	6823      	ldr	r3, [r4, #0]
 800215a:	4a2f      	ldr	r2, [pc, #188]	; (8002218 <HAL_ADC_Start_DMA+0x128>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d03c      	beq.n	80021da <HAL_ADC_Start_DMA+0xea>
 8002160:	461a      	mov	r2, r3
 8002162:	4293      	cmp	r3, r2
 8002164:	d000      	beq.n	8002168 <HAL_ADC_Start_DMA+0x78>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002166:	b91d      	cbnz	r5, 8002170 <HAL_ADC_Start_DMA+0x80>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002168:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800216a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800216e:	6623      	str	r3, [r4, #96]	; 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002170:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002172:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002176:	d033      	beq.n	80021e0 <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002178:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800217a:	f023 0306 	bic.w	r3, r3, #6
 800217e:	6663      	str	r3, [r4, #100]	; 0x64
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002180:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002182:	4a27      	ldr	r2, [pc, #156]	; (8002220 <HAL_ADC_Start_DMA+0x130>)
 8002184:	63da      	str	r2, [r3, #60]	; 0x3c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002186:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002188:	4a26      	ldr	r2, [pc, #152]	; (8002224 <HAL_ADC_Start_DMA+0x134>)
 800218a:	641a      	str	r2, [r3, #64]	; 0x40
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800218c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800218e:	4a26      	ldr	r2, [pc, #152]	; (8002228 <HAL_ADC_Start_DMA+0x138>)
 8002190:	64da      	str	r2, [r3, #76]	; 0x4c
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002192:	6823      	ldr	r3, [r4, #0]
 8002194:	221c      	movs	r2, #28
 8002196:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hadc);
 8002198:	2300      	movs	r3, #0
 800219a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800219e:	6822      	ldr	r2, [r4, #0]
 80021a0:	6853      	ldr	r3, [r2, #4]
 80021a2:	f043 0310 	orr.w	r3, r3, #16
 80021a6:	6053      	str	r3, [r2, #4]
        if (hadc->Instance == ADC3)
 80021a8:	6823      	ldr	r3, [r4, #0]
 80021aa:	4a20      	ldr	r2, [pc, #128]	; (800222c <HAL_ADC_Start_DMA+0x13c>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d01a      	beq.n	80021e6 <HAL_ADC_Start_DMA+0xf6>
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80021b0:	6b22      	ldr	r2, [r4, #48]	; 0x30
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 80021b2:	68d9      	ldr	r1, [r3, #12]
 80021b4:	f021 0103 	bic.w	r1, r1, #3
 80021b8:	430a      	orrs	r2, r1
 80021ba:	60da      	str	r2, [r3, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80021bc:	6821      	ldr	r1, [r4, #0]
 80021be:	463b      	mov	r3, r7
 80021c0:	4632      	mov	r2, r6
 80021c2:	3140      	adds	r1, #64	; 0x40
 80021c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80021c6:	f000 ff8d 	bl	80030e4 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 80021ca:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80021cc:	6891      	ldr	r1, [r2, #8]
 80021ce:	4b18      	ldr	r3, [pc, #96]	; (8002230 <HAL_ADC_Start_DMA+0x140>)
 80021d0:	400b      	ands	r3, r1
 80021d2:	f043 0304 	orr.w	r3, r3, #4
 80021d6:	6093      	str	r3, [r2, #8]
}
 80021d8:	e018      	b.n	800220c <HAL_ADC_Start_DMA+0x11c>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80021da:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 80021de:	e7c0      	b.n	8002162 <HAL_ADC_Start_DMA+0x72>
          ADC_CLEAR_ERRORCODE(hadc);
 80021e0:	2300      	movs	r3, #0
 80021e2:	6663      	str	r3, [r4, #100]	; 0x64
 80021e4:	e7cc      	b.n	8002180 <HAL_ADC_Start_DMA+0x90>
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80021e6:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 80021ea:	68da      	ldr	r2, [r3, #12]
 80021ec:	f022 0203 	bic.w	r2, r2, #3
 80021f0:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80021f4:	60da      	str	r2, [r3, #12]
          LL_ADC_EnableDMAReq(hadc->Instance);
 80021f6:	6822      	ldr	r2, [r4, #0]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 80021f8:	68d3      	ldr	r3, [r2, #12]
 80021fa:	f043 0301 	orr.w	r3, r3, #1
 80021fe:	60d3      	str	r3, [r2, #12]
}
 8002200:	e7dc      	b.n	80021bc <HAL_ADC_Start_DMA+0xcc>
        __HAL_UNLOCK(hadc);
 8002202:	2300      	movs	r3, #0
 8002204:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 8002208:	e000      	b.n	800220c <HAL_ADC_Start_DMA+0x11c>
    tmp_hal_status = HAL_BUSY;
 800220a:	2002      	movs	r0, #2
}
 800220c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 800220e:	2002      	movs	r0, #2
 8002210:	e7fc      	b.n	800220c <HAL_ADC_Start_DMA+0x11c>
 8002212:	bf00      	nop
 8002214:	40022000 	.word	0x40022000
 8002218:	40022100 	.word	0x40022100
 800221c:	58026300 	.word	0x58026300
 8002220:	080018b5 	.word	0x080018b5
 8002224:	080015cd 	.word	0x080015cd
 8002228:	0800193d 	.word	0x0800193d
 800222c:	58026000 	.word	0x58026000
 8002230:	7fffffc0 	.word	0x7fffffc0

08002234 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002234:	b510      	push	{r4, lr}
 8002236:	4604      	mov	r4, r0
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002238:	6803      	ldr	r3, [r0, #0]
 800223a:	4944      	ldr	r1, [pc, #272]	; (800234c <ADC_ConfigureBoostMode+0x118>)
 800223c:	4a44      	ldr	r2, [pc, #272]	; (8002350 <ADC_ConfigureBoostMode+0x11c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	bf18      	it	ne
 8002242:	428b      	cmpne	r3, r1
 8002244:	d11c      	bne.n	8002280 <ADC_ConfigureBoostMode+0x4c>
 8002246:	4b43      	ldr	r3, [pc, #268]	; (8002354 <ADC_ConfigureBoostMode+0x120>)
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 800224e:	bf14      	ite	ne
 8002250:	2301      	movne	r3, #1
 8002252:	2300      	moveq	r3, #0
 8002254:	b313      	cbz	r3, 800229c <ADC_ConfigureBoostMode+0x68>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002256:	f002 fbdb 	bl	8004a10 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 800225a:	6863      	ldr	r3, [r4, #4]
 800225c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002260:	d016      	beq.n	8002290 <ADC_ConfigureBoostMode+0x5c>
 8002262:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002266:	d017      	beq.n	8002298 <ADC_ConfigureBoostMode+0x64>
 8002268:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800226c:	d010      	beq.n	8002290 <ADC_ConfigureBoostMode+0x5c>
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
  if (freq <= 6250000UL)
 800226e:	4b3a      	ldr	r3, [pc, #232]	; (8002358 <ADC_ConfigureBoostMode+0x124>)
 8002270:	4298      	cmp	r0, r3
 8002272:	d84e      	bhi.n	8002312 <ADC_ConfigureBoostMode+0xde>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002274:	6822      	ldr	r2, [r4, #0]
 8002276:	6893      	ldr	r3, [r2, #8]
 8002278:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800227c:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800227e:	bd10      	pop	{r4, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002280:	4b36      	ldr	r3, [pc, #216]	; (800235c <ADC_ConfigureBoostMode+0x128>)
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8002288:	bf14      	ite	ne
 800228a:	2301      	movne	r3, #1
 800228c:	2300      	moveq	r3, #0
 800228e:	e7e1      	b.n	8002254 <ADC_ConfigureBoostMode+0x20>
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002290:	0c1b      	lsrs	r3, r3, #16
 8002292:	fbb0 f0f3 	udiv	r0, r0, r3
        break;
 8002296:	e7ea      	b.n	800226e <ADC_ConfigureBoostMode+0x3a>
        freq /= 4UL;
 8002298:	0880      	lsrs	r0, r0, #2
        break;
 800229a:	e7e8      	b.n	800226e <ADC_ConfigureBoostMode+0x3a>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800229c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80022a0:	2100      	movs	r1, #0
 80022a2:	f003 fd01 	bl	8005ca8 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 80022a6:	6863      	ldr	r3, [r4, #4]
 80022a8:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80022ac:	d02d      	beq.n	800230a <ADC_ConfigureBoostMode+0xd6>
 80022ae:	d822      	bhi.n	80022f6 <ADC_ConfigureBoostMode+0xc2>
 80022b0:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80022b4:	d027      	beq.n	8002306 <ADC_ConfigureBoostMode+0xd2>
 80022b6:	d904      	bls.n	80022c2 <ADC_ConfigureBoostMode+0x8e>
 80022b8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80022bc:	d1d7      	bne.n	800226e <ADC_ConfigureBoostMode+0x3a>
        freq /= 32UL;
 80022be:	0940      	lsrs	r0, r0, #5
        break;
 80022c0:	e7d5      	b.n	800226e <ADC_ConfigureBoostMode+0x3a>
    switch (hadc->Init.ClockPrescaler)
 80022c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80022c6:	d00d      	beq.n	80022e4 <ADC_ConfigureBoostMode+0xb0>
 80022c8:	d906      	bls.n	80022d8 <ADC_ConfigureBoostMode+0xa4>
 80022ca:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80022ce:	d009      	beq.n	80022e4 <ADC_ConfigureBoostMode+0xb0>
 80022d0:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80022d4:	d006      	beq.n	80022e4 <ADC_ConfigureBoostMode+0xb0>
 80022d6:	e7ca      	b.n	800226e <ADC_ConfigureBoostMode+0x3a>
 80022d8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80022dc:	d002      	beq.n	80022e4 <ADC_ConfigureBoostMode+0xb0>
 80022de:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80022e2:	d104      	bne.n	80022ee <ADC_ConfigureBoostMode+0xba>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80022e4:	0c9b      	lsrs	r3, r3, #18
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	fbb0 f0f3 	udiv	r0, r0, r3
        break;
 80022ec:	e7bf      	b.n	800226e <ADC_ConfigureBoostMode+0x3a>
    switch (hadc->Init.ClockPrescaler)
 80022ee:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80022f2:	d0f7      	beq.n	80022e4 <ADC_ConfigureBoostMode+0xb0>
 80022f4:	e7bb      	b.n	800226e <ADC_ConfigureBoostMode+0x3a>
 80022f6:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80022fa:	d008      	beq.n	800230e <ADC_ConfigureBoostMode+0xda>
 80022fc:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8002300:	d1b5      	bne.n	800226e <ADC_ConfigureBoostMode+0x3a>
        freq /= 256UL;
 8002302:	0a00      	lsrs	r0, r0, #8
        break;
 8002304:	e7b3      	b.n	800226e <ADC_ConfigureBoostMode+0x3a>
        freq /= 16UL;
 8002306:	0900      	lsrs	r0, r0, #4
        break;
 8002308:	e7b1      	b.n	800226e <ADC_ConfigureBoostMode+0x3a>
        freq /= 64UL;
 800230a:	0980      	lsrs	r0, r0, #6
        break;
 800230c:	e7af      	b.n	800226e <ADC_ConfigureBoostMode+0x3a>
        freq /= 128UL;
 800230e:	09c0      	lsrs	r0, r0, #7
        break;
 8002310:	e7ad      	b.n	800226e <ADC_ConfigureBoostMode+0x3a>
  else if (freq <= 12500000UL)
 8002312:	4b13      	ldr	r3, [pc, #76]	; (8002360 <ADC_ConfigureBoostMode+0x12c>)
 8002314:	4298      	cmp	r0, r3
 8002316:	d807      	bhi.n	8002328 <ADC_ConfigureBoostMode+0xf4>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002318:	6822      	ldr	r2, [r4, #0]
 800231a:	6893      	ldr	r3, [r2, #8]
 800231c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002320:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002324:	6093      	str	r3, [r2, #8]
 8002326:	e7aa      	b.n	800227e <ADC_ConfigureBoostMode+0x4a>
  else if (freq <= 25000000UL)
 8002328:	4b0e      	ldr	r3, [pc, #56]	; (8002364 <ADC_ConfigureBoostMode+0x130>)
 800232a:	4298      	cmp	r0, r3
 800232c:	d807      	bhi.n	800233e <ADC_ConfigureBoostMode+0x10a>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800232e:	6822      	ldr	r2, [r4, #0]
 8002330:	6893      	ldr	r3, [r2, #8]
 8002332:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002336:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800233a:	6093      	str	r3, [r2, #8]
 800233c:	e79f      	b.n	800227e <ADC_ConfigureBoostMode+0x4a>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800233e:	6822      	ldr	r2, [r4, #0]
 8002340:	6893      	ldr	r3, [r2, #8]
 8002342:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002346:	6093      	str	r3, [r2, #8]
}
 8002348:	e799      	b.n	800227e <ADC_ConfigureBoostMode+0x4a>
 800234a:	bf00      	nop
 800234c:	40022000 	.word	0x40022000
 8002350:	40022100 	.word	0x40022100
 8002354:	40022300 	.word	0x40022300
 8002358:	00bebc21 	.word	0x00bebc21
 800235c:	58026300 	.word	0x58026300
 8002360:	017d7841 	.word	0x017d7841
 8002364:	02faf081 	.word	0x02faf081

08002368 <HAL_ADC_Init>:
{
 8002368:	b530      	push	{r4, r5, lr}
 800236a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 800236c:	2300      	movs	r3, #0
 800236e:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8002370:	2800      	cmp	r0, #0
 8002372:	f000 8167 	beq.w	8002644 <HAL_ADC_Init+0x2dc>
 8002376:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002378:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800237a:	b1eb      	cbz	r3, 80023b8 <HAL_ADC_Init+0x50>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800237c:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8002384:	d003      	beq.n	800238e <HAL_ADC_Init+0x26>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002386:	6899      	ldr	r1, [r3, #8]
 8002388:	4a9c      	ldr	r2, [pc, #624]	; (80025fc <HAL_ADC_Init+0x294>)
 800238a:	400a      	ands	r2, r1
 800238c:	609a      	str	r2, [r3, #8]
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800238e:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002390:	689a      	ldr	r2, [r3, #8]
 8002392:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8002396:	d11c      	bne.n	80023d2 <HAL_ADC_Init+0x6a>
  MODIFY_REG(ADCx->CR,
 8002398:	6899      	ldr	r1, [r3, #8]
 800239a:	4a99      	ldr	r2, [pc, #612]	; (8002600 <HAL_ADC_Init+0x298>)
 800239c:	400a      	ands	r2, r1
 800239e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80023a2:	609a      	str	r2, [r3, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80023a4:	4b97      	ldr	r3, [pc, #604]	; (8002604 <HAL_ADC_Init+0x29c>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	099b      	lsrs	r3, r3, #6
 80023aa:	4a97      	ldr	r2, [pc, #604]	; (8002608 <HAL_ADC_Init+0x2a0>)
 80023ac:	fba2 2303 	umull	r2, r3, r2, r3
 80023b0:	099b      	lsrs	r3, r3, #6
 80023b2:	3301      	adds	r3, #1
 80023b4:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80023b6:	e009      	b.n	80023cc <HAL_ADC_Init+0x64>
    HAL_ADC_MspInit(hadc);
 80023b8:	f7fe fd9e 	bl	8000ef8 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80023bc:	2300      	movs	r3, #0
 80023be:	6663      	str	r3, [r4, #100]	; 0x64
    hadc->Lock = HAL_UNLOCKED;
 80023c0:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 80023c4:	e7da      	b.n	800237c <HAL_ADC_Init+0x14>
      wait_loop_index--;
 80023c6:	9b01      	ldr	r3, [sp, #4]
 80023c8:	3b01      	subs	r3, #1
 80023ca:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80023cc:	9b01      	ldr	r3, [sp, #4]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d1f9      	bne.n	80023c6 <HAL_ADC_Init+0x5e>
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023d2:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80023d4:	689a      	ldr	r2, [r3, #8]
 80023d6:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 80023da:	f040 80a2 	bne.w	8002522 <HAL_ADC_Init+0x1ba>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023de:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80023e0:	f042 0210 	orr.w	r2, r2, #16
 80023e4:	6622      	str	r2, [r4, #96]	; 0x60
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80023e8:	f042 0201 	orr.w	r2, r2, #1
 80023ec:	6662      	str	r2, [r4, #100]	; 0x64
    tmp_hal_status = HAL_ERROR;
 80023ee:	2501      	movs	r5, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023f0:	689a      	ldr	r2, [r3, #8]
 80023f2:	f012 0204 	ands.w	r2, r2, #4
 80023f6:	d000      	beq.n	80023fa <HAL_ADC_Init+0x92>
 80023f8:	2201      	movs	r2, #1
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023fa:	6e21      	ldr	r1, [r4, #96]	; 0x60
 80023fc:	f011 0f10 	tst.w	r1, #16
 8002400:	f040 8118 	bne.w	8002634 <HAL_ADC_Init+0x2cc>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002404:	2a00      	cmp	r2, #0
 8002406:	f040 8115 	bne.w	8002634 <HAL_ADC_Init+0x2cc>
    ADC_STATE_CLR_SET(hadc->State,
 800240a:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800240c:	f421 7181 	bic.w	r1, r1, #258	; 0x102
 8002410:	f041 0102 	orr.w	r1, r1, #2
 8002414:	6621      	str	r1, [r4, #96]	; 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002416:	6899      	ldr	r1, [r3, #8]
 8002418:	f011 0f01 	tst.w	r1, #1
 800241c:	d121      	bne.n	8002462 <HAL_ADC_Init+0xfa>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800241e:	487b      	ldr	r0, [pc, #492]	; (800260c <HAL_ADC_Init+0x2a4>)
 8002420:	497b      	ldr	r1, [pc, #492]	; (8002610 <HAL_ADC_Init+0x2a8>)
 8002422:	428b      	cmp	r3, r1
 8002424:	bf18      	it	ne
 8002426:	4283      	cmpne	r3, r0
 8002428:	bf0c      	ite	eq
 800242a:	2301      	moveq	r3, #1
 800242c:	2300      	movne	r3, #0
 800242e:	d17a      	bne.n	8002526 <HAL_ADC_Init+0x1be>
 8002430:	6881      	ldr	r1, [r0, #8]
 8002432:	f011 0101 	ands.w	r1, r1, #1
 8002436:	d000      	beq.n	800243a <HAL_ADC_Init+0xd2>
 8002438:	2101      	movs	r1, #1
 800243a:	4875      	ldr	r0, [pc, #468]	; (8002610 <HAL_ADC_Init+0x2a8>)
 800243c:	6880      	ldr	r0, [r0, #8]
 800243e:	f010 0001 	ands.w	r0, r0, #1
 8002442:	d000      	beq.n	8002446 <HAL_ADC_Init+0xde>
 8002444:	2001      	movs	r0, #1
 8002446:	4301      	orrs	r1, r0
 8002448:	bf0c      	ite	eq
 800244a:	2101      	moveq	r1, #1
 800244c:	2100      	movne	r1, #0
 800244e:	b141      	cbz	r1, 8002462 <HAL_ADC_Init+0xfa>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002450:	2b00      	cmp	r3, #0
 8002452:	d071      	beq.n	8002538 <HAL_ADC_Init+0x1d0>
 8002454:	486f      	ldr	r0, [pc, #444]	; (8002614 <HAL_ADC_Init+0x2ac>)
 8002456:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002458:	6881      	ldr	r1, [r0, #8]
 800245a:	f421 117c 	bic.w	r1, r1, #4128768	; 0x3f0000
 800245e:	430b      	orrs	r3, r1
 8002460:	6083      	str	r3, [r0, #8]
    if (hadc->Instance == ADC3)
 8002462:	6821      	ldr	r1, [r4, #0]
 8002464:	4b6c      	ldr	r3, [pc, #432]	; (8002618 <HAL_ADC_Init+0x2b0>)
 8002466:	4299      	cmp	r1, r3
 8002468:	d068      	beq.n	800253c <HAL_ADC_Init+0x1d4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800246a:	7e62      	ldrb	r2, [r4, #25]
                  hadc->Init.Overrun                                                    |
 800246c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800246e:	ea43 3242 	orr.w	r2, r3, r2, lsl #13
                  hadc->Init.Resolution                                                 |
 8002472:	68a3      	ldr	r3, [r4, #8]
                  hadc->Init.Overrun                                                    |
 8002474:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002476:	f894 3020 	ldrb.w	r3, [r4, #32]
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800247a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800247e:	f894 3020 	ldrb.w	r3, [r4, #32]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d074      	beq.n	8002570 <HAL_ADC_Init+0x208>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002486:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002488:	b123      	cbz	r3, 8002494 <HAL_ADC_Init+0x12c>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800248a:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800248e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002490:	4303      	orrs	r3, r0
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002492:	431a      	orrs	r2, r3
    if (hadc->Instance == ADC3)
 8002494:	4b60      	ldr	r3, [pc, #384]	; (8002618 <HAL_ADC_Init+0x2b0>)
 8002496:	4299      	cmp	r1, r3
 8002498:	d06f      	beq.n	800257a <HAL_ADC_Init+0x212>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800249a:	68c8      	ldr	r0, [r1, #12]
 800249c:	4b5f      	ldr	r3, [pc, #380]	; (800261c <HAL_ADC_Init+0x2b4>)
 800249e:	4003      	ands	r3, r0
 80024a0:	431a      	orrs	r2, r3
 80024a2:	60ca      	str	r2, [r1, #12]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024a4:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80024a6:	688b      	ldr	r3, [r1, #8]
 80024a8:	f013 0304 	ands.w	r3, r3, #4
 80024ac:	d000      	beq.n	80024b0 <HAL_ADC_Init+0x148>
 80024ae:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80024b0:	688a      	ldr	r2, [r1, #8]
 80024b2:	f012 0208 	ands.w	r2, r2, #8
 80024b6:	d000      	beq.n	80024ba <HAL_ADC_Init+0x152>
 80024b8:	2201      	movs	r2, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	d122      	bne.n	8002504 <HAL_ADC_Init+0x19c>
      if (hadc->Instance == ADC3)
 80024be:	4b56      	ldr	r3, [pc, #344]	; (8002618 <HAL_ADC_Init+0x2b0>)
 80024c0:	4299      	cmp	r1, r3
 80024c2:	d067      	beq.n	8002594 <HAL_ADC_Init+0x22c>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80024c4:	7e22      	ldrb	r2, [r4, #24]
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80024c6:	6b23      	ldr	r3, [r4, #48]	; 0x30
        tmpCFGR = (
 80024c8:	ea43 3282 	orr.w	r2, r3, r2, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80024cc:	68c8      	ldr	r0, [r1, #12]
 80024ce:	4b54      	ldr	r3, [pc, #336]	; (8002620 <HAL_ADC_Init+0x2b8>)
 80024d0:	4003      	ands	r3, r0
 80024d2:	4313      	orrs	r3, r2
 80024d4:	60cb      	str	r3, [r1, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80024d6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d061      	beq.n	80025a2 <HAL_ADC_Init+0x23a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80024de:	6822      	ldr	r2, [r4, #0]
 80024e0:	6913      	ldr	r3, [r2, #16]
 80024e2:	f023 0301 	bic.w	r3, r3, #1
 80024e6:	6113      	str	r3, [r2, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80024e8:	6822      	ldr	r2, [r4, #0]
 80024ea:	6913      	ldr	r3, [r2, #16]
 80024ec:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80024f0:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80024f2:	430b      	orrs	r3, r1
 80024f4:	6113      	str	r3, [r2, #16]
      if (hadc->Instance != ADC3)
 80024f6:	6822      	ldr	r2, [r4, #0]
 80024f8:	4b47      	ldr	r3, [pc, #284]	; (8002618 <HAL_ADC_Init+0x2b0>)
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d002      	beq.n	8002504 <HAL_ADC_Init+0x19c>
        ADC_ConfigureBoostMode(hadc);
 80024fe:	4620      	mov	r0, r4
 8002500:	f7ff fe98 	bl	8002234 <ADC_ConfigureBoostMode>
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002504:	6923      	ldr	r3, [r4, #16]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d06f      	beq.n	80025ea <HAL_ADC_Init+0x282>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800250a:	6822      	ldr	r2, [r4, #0]
 800250c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800250e:	f023 030f 	bic.w	r3, r3, #15
 8002512:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002514:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002516:	f023 0303 	bic.w	r3, r3, #3
 800251a:	f043 0301 	orr.w	r3, r3, #1
 800251e:	6623      	str	r3, [r4, #96]	; 0x60
 8002520:	e08d      	b.n	800263e <HAL_ADC_Init+0x2d6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002522:	2500      	movs	r5, #0
 8002524:	e764      	b.n	80023f0 <HAL_ADC_Init+0x88>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002526:	493c      	ldr	r1, [pc, #240]	; (8002618 <HAL_ADC_Init+0x2b0>)
 8002528:	6889      	ldr	r1, [r1, #8]
 800252a:	f011 0101 	ands.w	r1, r1, #1
 800252e:	d000      	beq.n	8002532 <HAL_ADC_Init+0x1ca>
 8002530:	2101      	movs	r1, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002532:	f081 0101 	eor.w	r1, r1, #1
 8002536:	e78a      	b.n	800244e <HAL_ADC_Init+0xe6>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002538:	483a      	ldr	r0, [pc, #232]	; (8002624 <HAL_ADC_Init+0x2bc>)
 800253a:	e78c      	b.n	8002456 <HAL_ADC_Init+0xee>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800253c:	7e60      	ldrb	r0, [r4, #25]
                  hadc->Init.Overrun                                                     |
 800253e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002540:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
                  hadc->Init.DataAlign                                                   |
 8002544:	68e0      	ldr	r0, [r4, #12]
                  hadc->Init.Overrun                                                     |
 8002546:	4303      	orrs	r3, r0
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8002548:	68a0      	ldr	r0, [r4, #8]
 800254a:	2808      	cmp	r0, #8
 800254c:	d008      	beq.n	8002560 <HAL_ADC_Init+0x1f8>
 800254e:	280c      	cmp	r0, #12
 8002550:	d005      	beq.n	800255e <HAL_ADC_Init+0x1f6>
 8002552:	281c      	cmp	r0, #28
 8002554:	d00a      	beq.n	800256c <HAL_ADC_Init+0x204>
 8002556:	2818      	cmp	r0, #24
 8002558:	d102      	bne.n	8002560 <HAL_ADC_Init+0x1f8>
 800255a:	4602      	mov	r2, r0
 800255c:	e000      	b.n	8002560 <HAL_ADC_Init+0x1f8>
 800255e:	2208      	movs	r2, #8
                  hadc->Init.DataAlign                                                   |
 8002560:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002562:	f894 3020 	ldrb.w	r3, [r4, #32]
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002566:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800256a:	e788      	b.n	800247e <HAL_ADC_Init+0x116>
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 800256c:	2210      	movs	r2, #16
 800256e:	e7f7      	b.n	8002560 <HAL_ADC_Init+0x1f8>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002570:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002572:	3b01      	subs	r3, #1
 8002574:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 8002578:	e785      	b.n	8002486 <HAL_ADC_Init+0x11e>
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 800257a:	68c8      	ldr	r0, [r1, #12]
 800257c:	4b2a      	ldr	r3, [pc, #168]	; (8002628 <HAL_ADC_Init+0x2c0>)
 800257e:	4003      	ands	r3, r0
 8002580:	431a      	orrs	r2, r3
 8002582:	60ca      	str	r2, [r1, #12]
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002584:	6822      	ldr	r2, [r4, #0]
 8002586:	6913      	ldr	r3, [r2, #16]
 8002588:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800258c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800258e:	430b      	orrs	r3, r1
 8002590:	6113      	str	r3, [r2, #16]
 8002592:	e787      	b.n	80024a4 <HAL_ADC_Init+0x13c>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002594:	7e22      	ldrb	r2, [r4, #24]
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002596:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 800259a:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 800259c:	ea43 3282 	orr.w	r2, r3, r2, lsl #14
 80025a0:	e794      	b.n	80024cc <HAL_ADC_Init+0x164>
        if (hadc->Instance == ADC3)
 80025a2:	6821      	ldr	r1, [r4, #0]
        if (hadc->Instance == ADC3)
 80025a4:	4b1c      	ldr	r3, [pc, #112]	; (8002618 <HAL_ADC_Init+0x2b0>)
 80025a6:	4299      	cmp	r1, r3
 80025a8:	d010      	beq.n	80025cc <HAL_ADC_Init+0x264>
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80025aa:	690a      	ldr	r2, [r1, #16]
 80025ac:	4b1f      	ldr	r3, [pc, #124]	; (800262c <HAL_ADC_Init+0x2c4>)
 80025ae:	4013      	ands	r3, r2
 80025b0:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80025b2:	1e50      	subs	r0, r2, #1
 80025b4:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80025b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80025ba:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80025bc:	4302      	orrs	r2, r0
 80025be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80025c0:	4302      	orrs	r2, r0
 80025c2:	4313      	orrs	r3, r2
 80025c4:	f043 0301 	orr.w	r3, r3, #1
 80025c8:	610b      	str	r3, [r1, #16]
 80025ca:	e78d      	b.n	80024e8 <HAL_ADC_Init+0x180>
          MODIFY_REG(hadc->Instance->CFGR2,
 80025cc:	690a      	ldr	r2, [r1, #16]
 80025ce:	4b18      	ldr	r3, [pc, #96]	; (8002630 <HAL_ADC_Init+0x2c8>)
 80025d0:	4013      	ands	r3, r2
 80025d2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80025d4:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80025d6:	4302      	orrs	r2, r0
 80025d8:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80025da:	4302      	orrs	r2, r0
 80025dc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80025de:	4302      	orrs	r2, r0
 80025e0:	4313      	orrs	r3, r2
 80025e2:	f043 0301 	orr.w	r3, r3, #1
 80025e6:	610b      	str	r3, [r1, #16]
 80025e8:	e77e      	b.n	80024e8 <HAL_ADC_Init+0x180>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80025ea:	6821      	ldr	r1, [r4, #0]
 80025ec:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80025ee:	f023 030f 	bic.w	r3, r3, #15
 80025f2:	69e2      	ldr	r2, [r4, #28]
 80025f4:	3a01      	subs	r2, #1
 80025f6:	4313      	orrs	r3, r2
 80025f8:	630b      	str	r3, [r1, #48]	; 0x30
 80025fa:	e78b      	b.n	8002514 <HAL_ADC_Init+0x1ac>
 80025fc:	5fffffc0 	.word	0x5fffffc0
 8002600:	6fffffc0 	.word	0x6fffffc0
 8002604:	24000004 	.word	0x24000004
 8002608:	053e2d63 	.word	0x053e2d63
 800260c:	40022000 	.word	0x40022000
 8002610:	40022100 	.word	0x40022100
 8002614:	40022300 	.word	0x40022300
 8002618:	58026000 	.word	0x58026000
 800261c:	fff0c003 	.word	0xfff0c003
 8002620:	ffffbffc 	.word	0xffffbffc
 8002624:	58026300 	.word	0x58026300
 8002628:	fff04007 	.word	0xfff04007
 800262c:	fc00f81e 	.word	0xfc00f81e
 8002630:	fc00f81f 	.word	0xfc00f81f
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002634:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002636:	f043 0310 	orr.w	r3, r3, #16
 800263a:	6623      	str	r3, [r4, #96]	; 0x60
    tmp_hal_status = HAL_ERROR;
 800263c:	2501      	movs	r5, #1
}
 800263e:	4628      	mov	r0, r5
 8002640:	b003      	add	sp, #12
 8002642:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8002644:	2501      	movs	r5, #1
 8002646:	e7fa      	b.n	800263e <HAL_ADC_Init+0x2d6>

08002648 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002648:	4770      	bx	lr

0800264a <HAL_ADCEx_InjectedQueueOverflowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800264a:	4770      	bx	lr

0800264c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800264c:	4770      	bx	lr

0800264e <HAL_ADCEx_LevelOutOfWindow3Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800264e:	4770      	bx	lr

08002650 <HAL_ADCEx_EndOfSamplingCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002650:	4770      	bx	lr
	...

08002654 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002654:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
 8002658:	2a01      	cmp	r2, #1
 800265a:	f000 80a1 	beq.w	80027a0 <HAL_ADCEx_MultiModeConfigChannel+0x14c>
{
 800265e:	b430      	push	{r4, r5}
 8002660:	b09c      	sub	sp, #112	; 0x70
 8002662:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8002664:	2201      	movs	r2, #1
 8002666:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800266a:	2200      	movs	r2, #0
 800266c:	9218      	str	r2, [sp, #96]	; 0x60
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800266e:	9219      	str	r2, [sp, #100]	; 0x64

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002670:	6800      	ldr	r0, [r0, #0]
 8002672:	4a4c      	ldr	r2, [pc, #304]	; (80027a4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002674:	4290      	cmp	r0, r2
 8002676:	d042      	beq.n	80026fe <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002678:	2200      	movs	r2, #0
 800267a:	9200      	str	r2, [sp, #0]

  if (tmphadcSlave.Instance == NULL)
 800267c:	9a00      	ldr	r2, [sp, #0]
 800267e:	2a00      	cmp	r2, #0
 8002680:	d041      	beq.n	8002706 <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002682:	6892      	ldr	r2, [r2, #8]
 8002684:	f012 0204 	ands.w	r2, r2, #4
 8002688:	d000      	beq.n	800268c <HAL_ADCEx_MultiModeConfigChannel+0x38>
 800268a:	2201      	movs	r2, #1
 800268c:	6884      	ldr	r4, [r0, #8]
 800268e:	f014 0f04 	tst.w	r4, #4
 8002692:	d176      	bne.n	8002782 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002694:	2a00      	cmp	r2, #0
 8002696:	d174      	bne.n	8002782 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002698:	4c42      	ldr	r4, [pc, #264]	; (80027a4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800269a:	4a43      	ldr	r2, [pc, #268]	; (80027a8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800269c:	4290      	cmp	r0, r2
 800269e:	bf18      	it	ne
 80026a0:	42a0      	cmpne	r0, r4
 80026a2:	d139      	bne.n	8002718 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
 80026a4:	f502 7200 	add.w	r2, r2, #512	; 0x200

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80026a8:	6808      	ldr	r0, [r1, #0]
 80026aa:	2800      	cmp	r0, #0
 80026ac:	d03f      	beq.n	800272e <HAL_ADCEx_MultiModeConfigChannel+0xda>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80026ae:	6890      	ldr	r0, [r2, #8]
 80026b0:	f420 4040 	bic.w	r0, r0, #49152	; 0xc000
 80026b4:	684c      	ldr	r4, [r1, #4]
 80026b6:	4320      	orrs	r0, r4
 80026b8:	6090      	str	r0, [r2, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026ba:	6818      	ldr	r0, [r3, #0]
 80026bc:	4d39      	ldr	r5, [pc, #228]	; (80027a4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80026be:	4c3a      	ldr	r4, [pc, #232]	; (80027a8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80026c0:	42a0      	cmp	r0, r4
 80026c2:	bf18      	it	ne
 80026c4:	42a8      	cmpne	r0, r5
 80026c6:	d129      	bne.n	800271c <HAL_ADCEx_MultiModeConfigChannel+0xc8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80026c8:	68a8      	ldr	r0, [r5, #8]
 80026ca:	f010 0001 	ands.w	r0, r0, #1
 80026ce:	d000      	beq.n	80026d2 <HAL_ADCEx_MultiModeConfigChannel+0x7e>
 80026d0:	2001      	movs	r0, #1
 80026d2:	4c35      	ldr	r4, [pc, #212]	; (80027a8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80026d4:	68a4      	ldr	r4, [r4, #8]
 80026d6:	f014 0401 	ands.w	r4, r4, #1
 80026da:	d000      	beq.n	80026de <HAL_ADCEx_MultiModeConfigChannel+0x8a>
 80026dc:	2401      	movs	r4, #1
 80026de:	4320      	orrs	r0, r4
 80026e0:	bf0c      	ite	eq
 80026e2:	2001      	moveq	r0, #1
 80026e4:	2000      	movne	r0, #0
 80026e6:	2800      	cmp	r0, #0
 80026e8:	d056      	beq.n	8002798 <HAL_ADCEx_MultiModeConfigChannel+0x144>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80026ea:	6894      	ldr	r4, [r2, #8]
 80026ec:	482f      	ldr	r0, [pc, #188]	; (80027ac <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80026ee:	4020      	ands	r0, r4
 80026f0:	680c      	ldr	r4, [r1, #0]
 80026f2:	6889      	ldr	r1, [r1, #8]
 80026f4:	4321      	orrs	r1, r4
 80026f6:	4308      	orrs	r0, r1
 80026f8:	6090      	str	r0, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026fa:	2000      	movs	r0, #0
 80026fc:	e046      	b.n	800278c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80026fe:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8002702:	9200      	str	r2, [sp, #0]
 8002704:	e7ba      	b.n	800267c <HAL_ADCEx_MultiModeConfigChannel+0x28>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002706:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002708:	f042 0220 	orr.w	r2, r2, #32
 800270c:	661a      	str	r2, [r3, #96]	; 0x60
    __HAL_UNLOCK(hadc);
 800270e:	2200      	movs	r2, #0
 8002710:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 8002714:	2001      	movs	r0, #1
 8002716:	e03c      	b.n	8002792 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002718:	4a25      	ldr	r2, [pc, #148]	; (80027b0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800271a:	e7c5      	b.n	80026a8 <HAL_ADCEx_MultiModeConfigChannel+0x54>
 800271c:	4825      	ldr	r0, [pc, #148]	; (80027b4 <HAL_ADCEx_MultiModeConfigChannel+0x160>)
 800271e:	6880      	ldr	r0, [r0, #8]
 8002720:	f010 0001 	ands.w	r0, r0, #1
 8002724:	d000      	beq.n	8002728 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 8002726:	2001      	movs	r0, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002728:	f080 0001 	eor.w	r0, r0, #1
 800272c:	e7db      	b.n	80026e6 <HAL_ADCEx_MultiModeConfigChannel+0x92>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800272e:	6891      	ldr	r1, [r2, #8]
 8002730:	f421 4140 	bic.w	r1, r1, #49152	; 0xc000
 8002734:	6091      	str	r1, [r2, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002736:	6819      	ldr	r1, [r3, #0]
 8002738:	4c1a      	ldr	r4, [pc, #104]	; (80027a4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800273a:	481b      	ldr	r0, [pc, #108]	; (80027a8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800273c:	4281      	cmp	r1, r0
 800273e:	bf18      	it	ne
 8002740:	42a1      	cmpne	r1, r4
 8002742:	d115      	bne.n	8002770 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8002744:	68a1      	ldr	r1, [r4, #8]
 8002746:	f011 0101 	ands.w	r1, r1, #1
 800274a:	d000      	beq.n	800274e <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 800274c:	2101      	movs	r1, #1
 800274e:	4816      	ldr	r0, [pc, #88]	; (80027a8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002750:	6880      	ldr	r0, [r0, #8]
 8002752:	f010 0001 	ands.w	r0, r0, #1
 8002756:	d000      	beq.n	800275a <HAL_ADCEx_MultiModeConfigChannel+0x106>
 8002758:	2001      	movs	r0, #1
 800275a:	4301      	orrs	r1, r0
 800275c:	bf0c      	ite	eq
 800275e:	2101      	moveq	r1, #1
 8002760:	2100      	movne	r1, #0
 8002762:	b1d9      	cbz	r1, 800279c <HAL_ADCEx_MultiModeConfigChannel+0x148>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002764:	6890      	ldr	r0, [r2, #8]
 8002766:	4911      	ldr	r1, [pc, #68]	; (80027ac <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8002768:	4001      	ands	r1, r0
 800276a:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800276c:	2000      	movs	r0, #0
 800276e:	e00d      	b.n	800278c <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8002770:	4910      	ldr	r1, [pc, #64]	; (80027b4 <HAL_ADCEx_MultiModeConfigChannel+0x160>)
 8002772:	6889      	ldr	r1, [r1, #8]
 8002774:	f011 0101 	ands.w	r1, r1, #1
 8002778:	d000      	beq.n	800277c <HAL_ADCEx_MultiModeConfigChannel+0x128>
 800277a:	2101      	movs	r1, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800277c:	f081 0101 	eor.w	r1, r1, #1
 8002780:	e7ef      	b.n	8002762 <HAL_ADCEx_MultiModeConfigChannel+0x10e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002782:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002784:	f042 0220 	orr.w	r2, r2, #32
 8002788:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800278a:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800278c:	2200      	movs	r2, #0
 800278e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
}
 8002792:	b01c      	add	sp, #112	; 0x70
 8002794:	bc30      	pop	{r4, r5}
 8002796:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002798:	2000      	movs	r0, #0
 800279a:	e7f7      	b.n	800278c <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800279c:	2000      	movs	r0, #0
 800279e:	e7f5      	b.n	800278c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  __HAL_LOCK(hadc);
 80027a0:	2002      	movs	r0, #2
}
 80027a2:	4770      	bx	lr
 80027a4:	40022000 	.word	0x40022000
 80027a8:	40022100 	.word	0x40022100
 80027ac:	fffff0e0 	.word	0xfffff0e0
 80027b0:	58026300 	.word	0x58026300
 80027b4:	58026000 	.word	0x58026000

080027b8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027b8:	4906      	ldr	r1, [pc, #24]	; (80027d4 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 80027ba:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027bc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80027c0:	041b      	lsls	r3, r3, #16
 80027c2:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027c4:	0200      	lsls	r0, r0, #8
 80027c6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027ca:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80027cc:	4a02      	ldr	r2, [pc, #8]	; (80027d8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80027ce:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 80027d0:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80027d2:	4770      	bx	lr
 80027d4:	e000ed00 	.word	0xe000ed00
 80027d8:	05fa0000 	.word	0x05fa0000

080027dc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027dc:	b500      	push	{lr}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027de:	4b17      	ldr	r3, [pc, #92]	; (800283c <HAL_NVIC_SetPriority+0x60>)
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027e6:	f1c3 0c07 	rsb	ip, r3, #7
 80027ea:	f1bc 0f04 	cmp.w	ip, #4
 80027ee:	bf28      	it	cs
 80027f0:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027f4:	f103 0e04 	add.w	lr, r3, #4
 80027f8:	f1be 0f06 	cmp.w	lr, #6
 80027fc:	d914      	bls.n	8002828 <HAL_NVIC_SetPriority+0x4c>
 80027fe:	3b03      	subs	r3, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002800:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8002804:	fa0e fc0c 	lsl.w	ip, lr, ip
 8002808:	ea21 010c 	bic.w	r1, r1, ip
 800280c:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800280e:	fa0e f303 	lsl.w	r3, lr, r3
 8002812:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002816:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8002818:	2800      	cmp	r0, #0
 800281a:	db07      	blt.n	800282c <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800281c:	0109      	lsls	r1, r1, #4
 800281e:	b2c9      	uxtb	r1, r1
 8002820:	4b07      	ldr	r3, [pc, #28]	; (8002840 <HAL_NVIC_SetPriority+0x64>)
 8002822:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002824:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002828:	2300      	movs	r3, #0
 800282a:	e7e9      	b.n	8002800 <HAL_NVIC_SetPriority+0x24>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800282c:	f000 000f 	and.w	r0, r0, #15
 8002830:	0109      	lsls	r1, r1, #4
 8002832:	b2c9      	uxtb	r1, r1
 8002834:	4b03      	ldr	r3, [pc, #12]	; (8002844 <HAL_NVIC_SetPriority+0x68>)
 8002836:	5419      	strb	r1, [r3, r0]
 8002838:	e7f4      	b.n	8002824 <HAL_NVIC_SetPriority+0x48>
 800283a:	bf00      	nop
 800283c:	e000ed00 	.word	0xe000ed00
 8002840:	e000e400 	.word	0xe000e400
 8002844:	e000ed14 	.word	0xe000ed14

08002848 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002848:	2800      	cmp	r0, #0
 800284a:	db07      	blt.n	800285c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800284c:	f000 021f 	and.w	r2, r0, #31
 8002850:	0940      	lsrs	r0, r0, #5
 8002852:	2301      	movs	r3, #1
 8002854:	4093      	lsls	r3, r2
 8002856:	4a02      	ldr	r2, [pc, #8]	; (8002860 <HAL_NVIC_EnableIRQ+0x18>)
 8002858:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	e000e100 	.word	0xe000e100

08002864 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002864:	3801      	subs	r0, #1
 8002866:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800286a:	d20b      	bcs.n	8002884 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800286c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8002870:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002872:	4a05      	ldr	r2, [pc, #20]	; (8002888 <HAL_SYSTICK_Config+0x24>)
 8002874:	21f0      	movs	r1, #240	; 0xf0
 8002876:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800287a:	2000      	movs	r0, #0
 800287c:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800287e:	2207      	movs	r2, #7
 8002880:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002882:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002884:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002886:	4770      	bx	lr
 8002888:	e000ed00 	.word	0xe000ed00

0800288c <HAL_MPU_Disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 800288c:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002890:	4b04      	ldr	r3, [pc, #16]	; (80028a4 <HAL_MPU_Disable+0x18>)
 8002892:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002894:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002898:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800289a:	2200      	movs	r2, #0
 800289c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	e000ed00 	.word	0xe000ed00

080028a8 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80028a8:	f040 0001 	orr.w	r0, r0, #1
 80028ac:	4b05      	ldr	r3, [pc, #20]	; (80028c4 <HAL_MPU_Enable+0x1c>)
 80028ae:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80028b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028b4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80028b8:	625a      	str	r2, [r3, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80028ba:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80028be:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80028c2:	4770      	bx	lr
 80028c4:	e000ed00 	.word	0xe000ed00

080028c8 <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80028c8:	7842      	ldrb	r2, [r0, #1]
 80028ca:	4b16      	ldr	r3, [pc, #88]	; (8002924 <HAL_MPU_ConfigRegion+0x5c>)
 80028cc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

  if ((MPU_Init->Enable) != 0UL)
 80028d0:	7803      	ldrb	r3, [r0, #0]
 80028d2:	b1fb      	cbz	r3, 8002914 <HAL_MPU_ConfigRegion+0x4c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 80028d4:	6843      	ldr	r3, [r0, #4]
 80028d6:	4a13      	ldr	r2, [pc, #76]	; (8002924 <HAL_MPU_ConfigRegion+0x5c>)
 80028d8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80028dc:	7b01      	ldrb	r1, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80028de:	7ac3      	ldrb	r3, [r0, #11]
 80028e0:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80028e2:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80028e6:	7a81      	ldrb	r1, [r0, #10]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80028e8:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80028ec:	7b41      	ldrb	r1, [r0, #13]
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80028ee:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80028f2:	7b81      	ldrb	r1, [r0, #14]
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80028f4:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80028f8:	7bc1      	ldrb	r1, [r0, #15]
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80028fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80028fe:	7a41      	ldrb	r1, [r0, #9]
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002900:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002904:	7a01      	ldrb	r1, [r0, #8]
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002906:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800290a:	7801      	ldrb	r1, [r0, #0]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800290c:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800290e:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
 8002912:	4770      	bx	lr
  }
  else
  {
    MPU->RBAR = 0x00;
 8002914:	4b03      	ldr	r3, [pc, #12]	; (8002924 <HAL_MPU_ConfigRegion+0x5c>)
 8002916:	2200      	movs	r2, #0
 8002918:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    MPU->RASR = 0x00;
 800291c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  }
}
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	e000ed00 	.word	0xe000ed00

08002928 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002928:	b4f0      	push	{r4, r5, r6, r7}
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800292a:	6d87      	ldr	r7, [r0, #88]	; 0x58
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800292c:	6804      	ldr	r4, [r0, #0]
 800292e:	4e66      	ldr	r6, [pc, #408]	; (8002ac8 <DMA_SetConfig+0x1a0>)
 8002930:	4d66      	ldr	r5, [pc, #408]	; (8002acc <DMA_SetConfig+0x1a4>)
 8002932:	42ac      	cmp	r4, r5
 8002934:	bf18      	it	ne
 8002936:	42b4      	cmpne	r4, r6
 8002938:	d042      	beq.n	80029c0 <DMA_SetConfig+0x98>
 800293a:	3518      	adds	r5, #24
 800293c:	42ac      	cmp	r4, r5
 800293e:	d03f      	beq.n	80029c0 <DMA_SetConfig+0x98>
 8002940:	3518      	adds	r5, #24
 8002942:	42ac      	cmp	r4, r5
 8002944:	d03c      	beq.n	80029c0 <DMA_SetConfig+0x98>
 8002946:	3518      	adds	r5, #24
 8002948:	42ac      	cmp	r4, r5
 800294a:	d039      	beq.n	80029c0 <DMA_SetConfig+0x98>
 800294c:	3518      	adds	r5, #24
 800294e:	42ac      	cmp	r4, r5
 8002950:	d036      	beq.n	80029c0 <DMA_SetConfig+0x98>
 8002952:	3518      	adds	r5, #24
 8002954:	42ac      	cmp	r4, r5
 8002956:	d033      	beq.n	80029c0 <DMA_SetConfig+0x98>
 8002958:	3518      	adds	r5, #24
 800295a:	42ac      	cmp	r4, r5
 800295c:	d030      	beq.n	80029c0 <DMA_SetConfig+0x98>
 800295e:	f505 7556 	add.w	r5, r5, #856	; 0x358
 8002962:	42ac      	cmp	r4, r5
 8002964:	d02c      	beq.n	80029c0 <DMA_SetConfig+0x98>
 8002966:	3518      	adds	r5, #24
 8002968:	42ac      	cmp	r4, r5
 800296a:	d029      	beq.n	80029c0 <DMA_SetConfig+0x98>
 800296c:	3518      	adds	r5, #24
 800296e:	42ac      	cmp	r4, r5
 8002970:	d026      	beq.n	80029c0 <DMA_SetConfig+0x98>
 8002972:	3518      	adds	r5, #24
 8002974:	42ac      	cmp	r4, r5
 8002976:	d023      	beq.n	80029c0 <DMA_SetConfig+0x98>
 8002978:	3518      	adds	r5, #24
 800297a:	42ac      	cmp	r4, r5
 800297c:	d020      	beq.n	80029c0 <DMA_SetConfig+0x98>
 800297e:	3518      	adds	r5, #24
 8002980:	42ac      	cmp	r4, r5
 8002982:	d01d      	beq.n	80029c0 <DMA_SetConfig+0x98>
 8002984:	3518      	adds	r5, #24
 8002986:	42ac      	cmp	r4, r5
 8002988:	d01a      	beq.n	80029c0 <DMA_SetConfig+0x98>
 800298a:	3518      	adds	r5, #24
 800298c:	42ac      	cmp	r4, r5
 800298e:	d017      	beq.n	80029c0 <DMA_SetConfig+0x98>
 8002990:	4d4f      	ldr	r5, [pc, #316]	; (8002ad0 <DMA_SetConfig+0x1a8>)
 8002992:	42ac      	cmp	r4, r5
 8002994:	d014      	beq.n	80029c0 <DMA_SetConfig+0x98>
 8002996:	3514      	adds	r5, #20
 8002998:	42ac      	cmp	r4, r5
 800299a:	d011      	beq.n	80029c0 <DMA_SetConfig+0x98>
 800299c:	3514      	adds	r5, #20
 800299e:	42ac      	cmp	r4, r5
 80029a0:	d00e      	beq.n	80029c0 <DMA_SetConfig+0x98>
 80029a2:	3514      	adds	r5, #20
 80029a4:	42ac      	cmp	r4, r5
 80029a6:	d00b      	beq.n	80029c0 <DMA_SetConfig+0x98>
 80029a8:	3514      	adds	r5, #20
 80029aa:	42ac      	cmp	r4, r5
 80029ac:	d008      	beq.n	80029c0 <DMA_SetConfig+0x98>
 80029ae:	3514      	adds	r5, #20
 80029b0:	42ac      	cmp	r4, r5
 80029b2:	d005      	beq.n	80029c0 <DMA_SetConfig+0x98>
 80029b4:	3514      	adds	r5, #20
 80029b6:	42ac      	cmp	r4, r5
 80029b8:	d002      	beq.n	80029c0 <DMA_SetConfig+0x98>
 80029ba:	3514      	adds	r5, #20
 80029bc:	42ac      	cmp	r4, r5
 80029be:	d107      	bne.n	80029d0 <DMA_SetConfig+0xa8>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029c0:	6e44      	ldr	r4, [r0, #100]	; 0x64
 80029c2:	6e85      	ldr	r5, [r0, #104]	; 0x68
 80029c4:	6065      	str	r5, [r4, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80029c6:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
 80029c8:	b114      	cbz	r4, 80029d0 <DMA_SetConfig+0xa8>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80029ca:	6f04      	ldr	r4, [r0, #112]	; 0x70
 80029cc:	6f45      	ldr	r5, [r0, #116]	; 0x74
 80029ce:	6065      	str	r5, [r4, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80029d0:	6804      	ldr	r4, [r0, #0]
 80029d2:	4e3d      	ldr	r6, [pc, #244]	; (8002ac8 <DMA_SetConfig+0x1a0>)
 80029d4:	4d3d      	ldr	r5, [pc, #244]	; (8002acc <DMA_SetConfig+0x1a4>)
 80029d6:	42ac      	cmp	r4, r5
 80029d8:	bf18      	it	ne
 80029da:	42b4      	cmpne	r4, r6
 80029dc:	d052      	beq.n	8002a84 <DMA_SetConfig+0x15c>
 80029de:	3518      	adds	r5, #24
 80029e0:	42ac      	cmp	r4, r5
 80029e2:	d04f      	beq.n	8002a84 <DMA_SetConfig+0x15c>
 80029e4:	3518      	adds	r5, #24
 80029e6:	42ac      	cmp	r4, r5
 80029e8:	d04c      	beq.n	8002a84 <DMA_SetConfig+0x15c>
 80029ea:	3518      	adds	r5, #24
 80029ec:	42ac      	cmp	r4, r5
 80029ee:	d049      	beq.n	8002a84 <DMA_SetConfig+0x15c>
 80029f0:	3518      	adds	r5, #24
 80029f2:	42ac      	cmp	r4, r5
 80029f4:	d046      	beq.n	8002a84 <DMA_SetConfig+0x15c>
 80029f6:	3518      	adds	r5, #24
 80029f8:	42ac      	cmp	r4, r5
 80029fa:	d043      	beq.n	8002a84 <DMA_SetConfig+0x15c>
 80029fc:	3518      	adds	r5, #24
 80029fe:	42ac      	cmp	r4, r5
 8002a00:	d040      	beq.n	8002a84 <DMA_SetConfig+0x15c>
 8002a02:	f505 7556 	add.w	r5, r5, #856	; 0x358
 8002a06:	42ac      	cmp	r4, r5
 8002a08:	d03c      	beq.n	8002a84 <DMA_SetConfig+0x15c>
 8002a0a:	3518      	adds	r5, #24
 8002a0c:	42ac      	cmp	r4, r5
 8002a0e:	d039      	beq.n	8002a84 <DMA_SetConfig+0x15c>
 8002a10:	3518      	adds	r5, #24
 8002a12:	42ac      	cmp	r4, r5
 8002a14:	d036      	beq.n	8002a84 <DMA_SetConfig+0x15c>
 8002a16:	3518      	adds	r5, #24
 8002a18:	42ac      	cmp	r4, r5
 8002a1a:	d033      	beq.n	8002a84 <DMA_SetConfig+0x15c>
 8002a1c:	3518      	adds	r5, #24
 8002a1e:	42ac      	cmp	r4, r5
 8002a20:	d030      	beq.n	8002a84 <DMA_SetConfig+0x15c>
 8002a22:	3518      	adds	r5, #24
 8002a24:	42ac      	cmp	r4, r5
 8002a26:	d02d      	beq.n	8002a84 <DMA_SetConfig+0x15c>
 8002a28:	3518      	adds	r5, #24
 8002a2a:	42ac      	cmp	r4, r5
 8002a2c:	d02a      	beq.n	8002a84 <DMA_SetConfig+0x15c>
 8002a2e:	3518      	adds	r5, #24
 8002a30:	42ac      	cmp	r4, r5
 8002a32:	d027      	beq.n	8002a84 <DMA_SetConfig+0x15c>

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002a34:	4e26      	ldr	r6, [pc, #152]	; (8002ad0 <DMA_SetConfig+0x1a8>)
 8002a36:	4d27      	ldr	r5, [pc, #156]	; (8002ad4 <DMA_SetConfig+0x1ac>)
 8002a38:	42ac      	cmp	r4, r5
 8002a3a:	bf18      	it	ne
 8002a3c:	42b4      	cmpne	r4, r6
 8002a3e:	d011      	beq.n	8002a64 <DMA_SetConfig+0x13c>
 8002a40:	4d25      	ldr	r5, [pc, #148]	; (8002ad8 <DMA_SetConfig+0x1b0>)
 8002a42:	42ac      	cmp	r4, r5
 8002a44:	d00e      	beq.n	8002a64 <DMA_SetConfig+0x13c>
 8002a46:	3514      	adds	r5, #20
 8002a48:	42ac      	cmp	r4, r5
 8002a4a:	d00b      	beq.n	8002a64 <DMA_SetConfig+0x13c>
 8002a4c:	3514      	adds	r5, #20
 8002a4e:	42ac      	cmp	r4, r5
 8002a50:	d008      	beq.n	8002a64 <DMA_SetConfig+0x13c>
 8002a52:	3514      	adds	r5, #20
 8002a54:	42ac      	cmp	r4, r5
 8002a56:	d005      	beq.n	8002a64 <DMA_SetConfig+0x13c>
 8002a58:	3514      	adds	r5, #20
 8002a5a:	42ac      	cmp	r4, r5
 8002a5c:	d002      	beq.n	8002a64 <DMA_SetConfig+0x13c>
 8002a5e:	3514      	adds	r5, #20
 8002a60:	42ac      	cmp	r4, r5
 8002a62:	d124      	bne.n	8002aae <DMA_SetConfig+0x186>
  {
    /* Clear all flags */
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002a64:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
 8002a66:	f004 051f 	and.w	r5, r4, #31
 8002a6a:	2401      	movs	r4, #1
 8002a6c:	40ac      	lsls	r4, r5
 8002a6e:	607c      	str	r4, [r7, #4]

    /* Configure DMA Channel data length */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8002a70:	6804      	ldr	r4, [r0, #0]
 8002a72:	6063      	str	r3, [r4, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a74:	6883      	ldr	r3, [r0, #8]
 8002a76:	2b40      	cmp	r3, #64	; 0x40
 8002a78:	d020      	beq.n	8002abc <DMA_SetConfig+0x194>
    }
    /* Memory to Peripheral */
    else
    {
      /* Configure DMA Channel source address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8002a7a:	6803      	ldr	r3, [r0, #0]
 8002a7c:	6099      	str	r1, [r3, #8]

      /* Configure DMA Channel destination address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8002a7e:	6803      	ldr	r3, [r0, #0]
 8002a80:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002a82:	e014      	b.n	8002aae <DMA_SetConfig+0x186>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002a84:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
 8002a86:	f004 0c1f 	and.w	ip, r4, #31
 8002a8a:	243f      	movs	r4, #63	; 0x3f
 8002a8c:	fa04 f40c 	lsl.w	r4, r4, ip
 8002a90:	60bc      	str	r4, [r7, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a92:	6805      	ldr	r5, [r0, #0]
 8002a94:	682c      	ldr	r4, [r5, #0]
 8002a96:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8002a9a:	602c      	str	r4, [r5, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8002a9c:	6804      	ldr	r4, [r0, #0]
 8002a9e:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002aa0:	6883      	ldr	r3, [r0, #8]
 8002aa2:	2b40      	cmp	r3, #64	; 0x40
 8002aa4:	d005      	beq.n	8002ab2 <DMA_SetConfig+0x18a>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8002aa6:	6803      	ldr	r3, [r0, #0]
 8002aa8:	6099      	str	r1, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8002aaa:	6803      	ldr	r3, [r0, #0]
 8002aac:	60da      	str	r2, [r3, #12]
}
 8002aae:	bcf0      	pop	{r4, r5, r6, r7}
 8002ab0:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8002ab2:	6803      	ldr	r3, [r0, #0]
 8002ab4:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8002ab6:	6803      	ldr	r3, [r0, #0]
 8002ab8:	60d9      	str	r1, [r3, #12]
 8002aba:	e7f8      	b.n	8002aae <DMA_SetConfig+0x186>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8002abc:	6803      	ldr	r3, [r0, #0]
 8002abe:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8002ac0:	6803      	ldr	r3, [r0, #0]
 8002ac2:	60d9      	str	r1, [r3, #12]
 8002ac4:	e7f3      	b.n	8002aae <DMA_SetConfig+0x186>
 8002ac6:	bf00      	nop
 8002ac8:	40020010 	.word	0x40020010
 8002acc:	40020028 	.word	0x40020028
 8002ad0:	58025408 	.word	0x58025408
 8002ad4:	5802541c 	.word	0x5802541c
 8002ad8:	58025430 	.word	0x58025430

08002adc <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002adc:	6803      	ldr	r3, [r0, #0]
 8002ade:	4927      	ldr	r1, [pc, #156]	; (8002b7c <DMA_CalcBaseAndBitshift+0xa0>)
 8002ae0:	4a27      	ldr	r2, [pc, #156]	; (8002b80 <DMA_CalcBaseAndBitshift+0xa4>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	bf18      	it	ne
 8002ae6:	428b      	cmpne	r3, r1
 8002ae8:	d02f      	beq.n	8002b4a <DMA_CalcBaseAndBitshift+0x6e>
 8002aea:	3218      	adds	r2, #24
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d02c      	beq.n	8002b4a <DMA_CalcBaseAndBitshift+0x6e>
 8002af0:	3218      	adds	r2, #24
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d029      	beq.n	8002b4a <DMA_CalcBaseAndBitshift+0x6e>
 8002af6:	3218      	adds	r2, #24
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d026      	beq.n	8002b4a <DMA_CalcBaseAndBitshift+0x6e>
 8002afc:	3218      	adds	r2, #24
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d023      	beq.n	8002b4a <DMA_CalcBaseAndBitshift+0x6e>
 8002b02:	3218      	adds	r2, #24
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d020      	beq.n	8002b4a <DMA_CalcBaseAndBitshift+0x6e>
 8002b08:	3218      	adds	r2, #24
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d01d      	beq.n	8002b4a <DMA_CalcBaseAndBitshift+0x6e>
 8002b0e:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d019      	beq.n	8002b4a <DMA_CalcBaseAndBitshift+0x6e>
 8002b16:	3218      	adds	r2, #24
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d016      	beq.n	8002b4a <DMA_CalcBaseAndBitshift+0x6e>
 8002b1c:	3218      	adds	r2, #24
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d013      	beq.n	8002b4a <DMA_CalcBaseAndBitshift+0x6e>
 8002b22:	3218      	adds	r2, #24
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d010      	beq.n	8002b4a <DMA_CalcBaseAndBitshift+0x6e>
 8002b28:	3218      	adds	r2, #24
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d00d      	beq.n	8002b4a <DMA_CalcBaseAndBitshift+0x6e>
 8002b2e:	3218      	adds	r2, #24
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d00a      	beq.n	8002b4a <DMA_CalcBaseAndBitshift+0x6e>
 8002b34:	3218      	adds	r2, #24
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d007      	beq.n	8002b4a <DMA_CalcBaseAndBitshift+0x6e>
 8002b3a:	3218      	adds	r2, #24
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d004      	beq.n	8002b4a <DMA_CalcBaseAndBitshift+0x6e>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8002b40:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b44:	6583      	str	r3, [r0, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
}
 8002b46:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8002b48:	4770      	bx	lr
{
 8002b4a:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002b4c:	b2d9      	uxtb	r1, r3
 8002b4e:	3910      	subs	r1, #16
 8002b50:	4a0c      	ldr	r2, [pc, #48]	; (8002b84 <DMA_CalcBaseAndBitshift+0xa8>)
 8002b52:	fba2 4201 	umull	r4, r2, r2, r1
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002b56:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8002b5a:	4c0b      	ldr	r4, [pc, #44]	; (8002b88 <DMA_CalcBaseAndBitshift+0xac>)
 8002b5c:	5ca2      	ldrb	r2, [r4, r2]
 8002b5e:	65c2      	str	r2, [r0, #92]	; 0x5c
    if (stream_number > 3U)
 8002b60:	295f      	cmp	r1, #95	; 0x5f
 8002b62:	d907      	bls.n	8002b74 <DMA_CalcBaseAndBitshift+0x98>
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8002b64:	4a09      	ldr	r2, [pc, #36]	; (8002b8c <DMA_CalcBaseAndBitshift+0xb0>)
 8002b66:	401a      	ands	r2, r3
 8002b68:	3204      	adds	r2, #4
 8002b6a:	6582      	str	r2, [r0, #88]	; 0x58
}
 8002b6c:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8002b6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b72:	4770      	bx	lr
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002b74:	4a05      	ldr	r2, [pc, #20]	; (8002b8c <DMA_CalcBaseAndBitshift+0xb0>)
 8002b76:	401a      	ands	r2, r3
 8002b78:	6582      	str	r2, [r0, #88]	; 0x58
 8002b7a:	e7f7      	b.n	8002b6c <DMA_CalcBaseAndBitshift+0x90>
 8002b7c:	40020010 	.word	0x40020010
 8002b80:	40020028 	.word	0x40020028
 8002b84:	aaaaaaab 	.word	0xaaaaaaab
 8002b88:	08008b80 	.word	0x08008b80
 8002b8c:	fffffc00 	.word	0xfffffc00

08002b90 <DMA_CheckFifoParam>:
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b90:	6983      	ldr	r3, [r0, #24]
 8002b92:	b99b      	cbnz	r3, 8002bbc <DMA_CheckFifoParam+0x2c>
  {
    switch (hdma->Init.FIFOThreshold)
 8002b94:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d00a      	beq.n	8002bb0 <DMA_CheckFifoParam+0x20>
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d002      	beq.n	8002ba4 <DMA_CheckFifoParam+0x14>
 8002b9e:	b10b      	cbz	r3, 8002ba4 <DMA_CheckFifoParam+0x14>
 8002ba0:	2000      	movs	r0, #0
 8002ba2:	4770      	bx	lr
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ba4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002ba6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002baa:	d12a      	bne.n	8002c02 <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8002bac:	2000      	movs	r0, #0
 8002bae:	4770      	bx	lr
          status = HAL_ERROR;
        }
        break;

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bb0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002bb2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002bb6:	d026      	beq.n	8002c06 <DMA_CheckFifoParam+0x76>
  HAL_StatusTypeDef status = HAL_OK;
 8002bb8:	2000      	movs	r0, #0
 8002bba:	4770      	bx	lr
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002bbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bc0:	d00a      	beq.n	8002bd8 <DMA_CheckFifoParam+0x48>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8002bc2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d926      	bls.n	8002c16 <DMA_CheckFifoParam+0x86>
 8002bc8:	2b03      	cmp	r3, #3
 8002bca:	d126      	bne.n	8002c1a <DMA_CheckFifoParam+0x8a>
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;

      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bcc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002bce:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002bd2:	d124      	bne.n	8002c1e <DMA_CheckFifoParam+0x8e>
  HAL_StatusTypeDef status = HAL_OK;
 8002bd4:	2000      	movs	r0, #0
 8002bd6:	4770      	bx	lr
    switch (hdma->Init.FIFOThreshold)
 8002bd8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002bda:	2b03      	cmp	r3, #3
 8002bdc:	d803      	bhi.n	8002be6 <DMA_CheckFifoParam+0x56>
 8002bde:	e8df f003 	tbb	[pc, r3]
 8002be2:	0414      	.short	0x0414
 8002be4:	0a14      	.short	0x0a14
 8002be6:	2000      	movs	r0, #0
 8002be8:	4770      	bx	lr
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bea:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002bec:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002bf0:	d10d      	bne.n	8002c0e <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8002bf2:	2000      	movs	r0, #0
 8002bf4:	4770      	bx	lr
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bf6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002bf8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002bfc:	d009      	beq.n	8002c12 <DMA_CheckFifoParam+0x82>
  HAL_StatusTypeDef status = HAL_OK;
 8002bfe:	2000      	movs	r0, #0
 8002c00:	4770      	bx	lr
          status = HAL_ERROR;
 8002c02:	2001      	movs	r0, #1
 8002c04:	4770      	bx	lr
          status = HAL_ERROR;
 8002c06:	2001      	movs	r0, #1
 8002c08:	4770      	bx	lr
        status = HAL_ERROR;
 8002c0a:	2001      	movs	r0, #1
 8002c0c:	4770      	bx	lr
          status = HAL_ERROR;
 8002c0e:	2001      	movs	r0, #1
 8002c10:	4770      	bx	lr
          status = HAL_ERROR;
 8002c12:	2001      	movs	r0, #1
 8002c14:	4770      	bx	lr
        status = HAL_ERROR;
 8002c16:	2001      	movs	r0, #1
 8002c18:	4770      	bx	lr
    switch (hdma->Init.FIFOThreshold)
 8002c1a:	2000      	movs	r0, #0
 8002c1c:	4770      	bx	lr
        {
          status = HAL_ERROR;
 8002c1e:	2001      	movs	r0, #1
        break;
    }
  }

  return status;
}
 8002c20:	4770      	bx	lr
	...

08002c24 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8002c24:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002c26:	4922      	ldr	r1, [pc, #136]	; (8002cb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8002c28:	4a22      	ldr	r2, [pc, #136]	; (8002cb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	bf18      	it	ne
 8002c2e:	428b      	cmpne	r3, r1
 8002c30:	d028      	beq.n	8002c84 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
 8002c32:	3214      	adds	r2, #20
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d025      	beq.n	8002c84 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
 8002c38:	3214      	adds	r2, #20
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d022      	beq.n	8002c84 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
 8002c3e:	3214      	adds	r2, #20
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d01f      	beq.n	8002c84 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
 8002c44:	3214      	adds	r2, #20
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d01c      	beq.n	8002c84 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
 8002c4a:	3214      	adds	r2, #20
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d019      	beq.n	8002c84 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
 8002c50:	3214      	adds	r2, #20
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d016      	beq.n	8002c84 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002c56:	b2da      	uxtb	r2, r3
 8002c58:	3a10      	subs	r2, #16
 8002c5a:	4917      	ldr	r1, [pc, #92]	; (8002cb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x94>)
 8002c5c:	fba1 1202 	umull	r1, r2, r1, r2
 8002c60:	0912      	lsrs	r2, r2, #4

    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002c62:	4916      	ldr	r1, [pc, #88]	; (8002cbc <DMA_CalcDMAMUXChannelBaseAndMask+0x98>)
 8002c64:	4419      	add	r1, r3
 8002c66:	29a8      	cmp	r1, #168	; 0xa8
 8002c68:	d91f      	bls.n	8002caa <DMA_CalcDMAMUXChannelBaseAndMask+0x86>
       (stream_baseaddress >= ((uint32_t)DMA2_Stream0)))
    {
      stream_number += 8U;
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002c6a:	4b15      	ldr	r3, [pc, #84]	; (8002cc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x9c>)
 8002c6c:	4413      	add	r3, r2
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	6603      	str	r3, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002c72:	4b14      	ldr	r3, [pc, #80]	; (8002cc4 <DMA_CalcDMAMUXChannelBaseAndMask+0xa0>)
 8002c74:	6643      	str	r3, [r0, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002c76:	f002 021f 	and.w	r2, r2, #31
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	fa03 f202 	lsl.w	r2, r3, r2
 8002c80:	6682      	str	r2, [r0, #104]	; 0x68
  }
}
 8002c82:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	3b08      	subs	r3, #8
 8002c88:	4a0f      	ldr	r2, [pc, #60]	; (8002cc8 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
 8002c8a:	fba2 2303 	umull	r2, r3, r2, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002c8e:	4a0f      	ldr	r2, [pc, #60]	; (8002ccc <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8002c90:	eb02 1213 	add.w	r2, r2, r3, lsr #4
 8002c94:	0092      	lsls	r2, r2, #2
 8002c96:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8002c98:	4a0d      	ldr	r2, [pc, #52]	; (8002cd0 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8002c9a:	6642      	str	r2, [r0, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002c9c:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca6:	6683      	str	r3, [r0, #104]	; 0x68
 8002ca8:	4770      	bx	lr
      stream_number += 8U;
 8002caa:	3208      	adds	r2, #8
 8002cac:	e7dd      	b.n	8002c6a <DMA_CalcDMAMUXChannelBaseAndMask+0x46>
 8002cae:	bf00      	nop
 8002cb0:	58025408 	.word	0x58025408
 8002cb4:	5802541c 	.word	0x5802541c
 8002cb8:	aaaaaaab 	.word	0xaaaaaaab
 8002cbc:	bffdfbf0 	.word	0xbffdfbf0
 8002cc0:	10008200 	.word	0x10008200
 8002cc4:	40020880 	.word	0x40020880
 8002cc8:	cccccccd 	.word	0xcccccccd
 8002ccc:	16009600 	.word	0x16009600
 8002cd0:	58025880 	.word	0x58025880

08002cd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002cd4:	7901      	ldrb	r1, [r0, #4]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8002cd6:	1e4a      	subs	r2, r1, #1
 8002cd8:	2a07      	cmp	r2, #7
 8002cda:	d82c      	bhi.n	8002d36 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x62>
{
 8002cdc:	b430      	push	{r4, r5}
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002cde:	6803      	ldr	r3, [r0, #0]
 8002ce0:	4d15      	ldr	r5, [pc, #84]	; (8002d38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x64>)
 8002ce2:	4c16      	ldr	r4, [pc, #88]	; (8002d3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x68>)
 8002ce4:	42a3      	cmp	r3, r4
 8002ce6:	bf18      	it	ne
 8002ce8:	42ab      	cmpne	r3, r5
 8002cea:	d018      	beq.n	8002d1e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 8002cec:	3414      	adds	r4, #20
 8002cee:	42a3      	cmp	r3, r4
 8002cf0:	d015      	beq.n	8002d1e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 8002cf2:	3414      	adds	r4, #20
 8002cf4:	42a3      	cmp	r3, r4
 8002cf6:	d012      	beq.n	8002d1e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 8002cf8:	3414      	adds	r4, #20
 8002cfa:	42a3      	cmp	r3, r4
 8002cfc:	d00f      	beq.n	8002d1e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 8002cfe:	3414      	adds	r4, #20
 8002d00:	42a3      	cmp	r3, r4
 8002d02:	d00c      	beq.n	8002d1e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 8002d04:	3414      	adds	r4, #20
 8002d06:	42a3      	cmp	r3, r4
 8002d08:	d009      	beq.n	8002d1e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 8002d0a:	3414      	adds	r4, #20
 8002d0c:	42a3      	cmp	r3, r4
 8002d0e:	d006      	beq.n	8002d1e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002d10:	4b0b      	ldr	r3, [pc, #44]	; (8002d40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>)
 8002d12:	440b      	add	r3, r1
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	66c3      	str	r3, [r0, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002d18:	4b0a      	ldr	r3, [pc, #40]	; (8002d44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>)
 8002d1a:	6703      	str	r3, [r0, #112]	; 0x70
 8002d1c:	e005      	b.n	8002d2a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x56>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8002d1e:	4b0a      	ldr	r3, [pc, #40]	; (8002d48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x74>)
 8002d20:	440b      	add	r3, r1
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	66c3      	str	r3, [r0, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8002d26:	4b09      	ldr	r3, [pc, #36]	; (8002d4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x78>)
 8002d28:	6703      	str	r3, [r0, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	fa03 f202 	lsl.w	r2, r3, r2
 8002d30:	6742      	str	r2, [r0, #116]	; 0x74
  }
}
 8002d32:	bc30      	pop	{r4, r5}
 8002d34:	4770      	bx	lr
 8002d36:	4770      	bx	lr
 8002d38:	58025408 	.word	0x58025408
 8002d3c:	5802541c 	.word	0x5802541c
 8002d40:	1000823f 	.word	0x1000823f
 8002d44:	40020940 	.word	0x40020940
 8002d48:	1600963f 	.word	0x1600963f
 8002d4c:	58025940 	.word	0x58025940

08002d50 <HAL_DMA_Init>:
{
 8002d50:	b570      	push	{r4, r5, r6, lr}
 8002d52:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002d54:	f7fe fc20 	bl	8001598 <HAL_GetTick>
  if(hdma == NULL)
 8002d58:	2c00      	cmp	r4, #0
 8002d5a:	f000 81b3 	beq.w	80030c4 <HAL_DMA_Init+0x374>
 8002d5e:	4605      	mov	r5, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002d60:	6823      	ldr	r3, [r4, #0]
 8002d62:	4953      	ldr	r1, [pc, #332]	; (8002eb0 <HAL_DMA_Init+0x160>)
 8002d64:	4a53      	ldr	r2, [pc, #332]	; (8002eb4 <HAL_DMA_Init+0x164>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	bf18      	it	ne
 8002d6a:	428b      	cmpne	r3, r1
 8002d6c:	bf0c      	ite	eq
 8002d6e:	2201      	moveq	r2, #1
 8002d70:	2200      	movne	r2, #0
 8002d72:	d050      	beq.n	8002e16 <HAL_DMA_Init+0xc6>
 8002d74:	3130      	adds	r1, #48	; 0x30
 8002d76:	428b      	cmp	r3, r1
 8002d78:	d04d      	beq.n	8002e16 <HAL_DMA_Init+0xc6>
 8002d7a:	3118      	adds	r1, #24
 8002d7c:	428b      	cmp	r3, r1
 8002d7e:	d04a      	beq.n	8002e16 <HAL_DMA_Init+0xc6>
 8002d80:	3118      	adds	r1, #24
 8002d82:	428b      	cmp	r3, r1
 8002d84:	d047      	beq.n	8002e16 <HAL_DMA_Init+0xc6>
 8002d86:	3118      	adds	r1, #24
 8002d88:	428b      	cmp	r3, r1
 8002d8a:	d044      	beq.n	8002e16 <HAL_DMA_Init+0xc6>
 8002d8c:	3118      	adds	r1, #24
 8002d8e:	428b      	cmp	r3, r1
 8002d90:	d041      	beq.n	8002e16 <HAL_DMA_Init+0xc6>
 8002d92:	3118      	adds	r1, #24
 8002d94:	428b      	cmp	r3, r1
 8002d96:	d03e      	beq.n	8002e16 <HAL_DMA_Init+0xc6>
 8002d98:	f501 7156 	add.w	r1, r1, #856	; 0x358
 8002d9c:	428b      	cmp	r3, r1
 8002d9e:	d03a      	beq.n	8002e16 <HAL_DMA_Init+0xc6>
 8002da0:	3118      	adds	r1, #24
 8002da2:	428b      	cmp	r3, r1
 8002da4:	d037      	beq.n	8002e16 <HAL_DMA_Init+0xc6>
 8002da6:	3118      	adds	r1, #24
 8002da8:	428b      	cmp	r3, r1
 8002daa:	d034      	beq.n	8002e16 <HAL_DMA_Init+0xc6>
 8002dac:	3118      	adds	r1, #24
 8002dae:	428b      	cmp	r3, r1
 8002db0:	d031      	beq.n	8002e16 <HAL_DMA_Init+0xc6>
 8002db2:	3118      	adds	r1, #24
 8002db4:	428b      	cmp	r3, r1
 8002db6:	d02e      	beq.n	8002e16 <HAL_DMA_Init+0xc6>
 8002db8:	3118      	adds	r1, #24
 8002dba:	428b      	cmp	r3, r1
 8002dbc:	d02b      	beq.n	8002e16 <HAL_DMA_Init+0xc6>
 8002dbe:	3118      	adds	r1, #24
 8002dc0:	428b      	cmp	r3, r1
 8002dc2:	d028      	beq.n	8002e16 <HAL_DMA_Init+0xc6>
 8002dc4:	3118      	adds	r1, #24
 8002dc6:	428b      	cmp	r3, r1
 8002dc8:	d025      	beq.n	8002e16 <HAL_DMA_Init+0xc6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002dca:	493b      	ldr	r1, [pc, #236]	; (8002eb8 <HAL_DMA_Init+0x168>)
 8002dcc:	4a3b      	ldr	r2, [pc, #236]	; (8002ebc <HAL_DMA_Init+0x16c>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	bf18      	it	ne
 8002dd2:	428b      	cmpne	r3, r1
 8002dd4:	f000 812e 	beq.w	8003034 <HAL_DMA_Init+0x2e4>
 8002dd8:	4a39      	ldr	r2, [pc, #228]	; (8002ec0 <HAL_DMA_Init+0x170>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	f000 812a 	beq.w	8003034 <HAL_DMA_Init+0x2e4>
 8002de0:	3214      	adds	r2, #20
 8002de2:	4293      	cmp	r3, r2
 8002de4:	f000 8126 	beq.w	8003034 <HAL_DMA_Init+0x2e4>
 8002de8:	3214      	adds	r2, #20
 8002dea:	4293      	cmp	r3, r2
 8002dec:	f000 8122 	beq.w	8003034 <HAL_DMA_Init+0x2e4>
 8002df0:	3214      	adds	r2, #20
 8002df2:	4293      	cmp	r3, r2
 8002df4:	f000 811e 	beq.w	8003034 <HAL_DMA_Init+0x2e4>
 8002df8:	3214      	adds	r2, #20
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	f000 811a 	beq.w	8003034 <HAL_DMA_Init+0x2e4>
 8002e00:	3214      	adds	r2, #20
 8002e02:	4293      	cmp	r3, r2
 8002e04:	f000 8116 	beq.w	8003034 <HAL_DMA_Init+0x2e4>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e08:	2340      	movs	r3, #64	; 0x40
 8002e0a:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    return HAL_ERROR;
 8002e12:	2001      	movs	r0, #1
 8002e14:	e04a      	b.n	8002eac <HAL_DMA_Init+0x15c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e16:	2102      	movs	r1, #2
 8002e18:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8002e1c:	2100      	movs	r1, #0
 8002e1e:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    __HAL_DMA_DISABLE(hdma);
 8002e22:	bb7a      	cbnz	r2, 8002e84 <HAL_DMA_Init+0x134>
 8002e24:	4a27      	ldr	r2, [pc, #156]	; (8002ec4 <HAL_DMA_Init+0x174>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d02c      	beq.n	8002e84 <HAL_DMA_Init+0x134>
 8002e2a:	3218      	adds	r2, #24
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d029      	beq.n	8002e84 <HAL_DMA_Init+0x134>
 8002e30:	3218      	adds	r2, #24
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d026      	beq.n	8002e84 <HAL_DMA_Init+0x134>
 8002e36:	3218      	adds	r2, #24
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d023      	beq.n	8002e84 <HAL_DMA_Init+0x134>
 8002e3c:	3218      	adds	r2, #24
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d020      	beq.n	8002e84 <HAL_DMA_Init+0x134>
 8002e42:	3218      	adds	r2, #24
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d01d      	beq.n	8002e84 <HAL_DMA_Init+0x134>
 8002e48:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d019      	beq.n	8002e84 <HAL_DMA_Init+0x134>
 8002e50:	3218      	adds	r2, #24
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d016      	beq.n	8002e84 <HAL_DMA_Init+0x134>
 8002e56:	3218      	adds	r2, #24
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d013      	beq.n	8002e84 <HAL_DMA_Init+0x134>
 8002e5c:	3218      	adds	r2, #24
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d010      	beq.n	8002e84 <HAL_DMA_Init+0x134>
 8002e62:	3218      	adds	r2, #24
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d00d      	beq.n	8002e84 <HAL_DMA_Init+0x134>
 8002e68:	3218      	adds	r2, #24
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d00a      	beq.n	8002e84 <HAL_DMA_Init+0x134>
 8002e6e:	3218      	adds	r2, #24
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d007      	beq.n	8002e84 <HAL_DMA_Init+0x134>
 8002e74:	3218      	adds	r2, #24
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d004      	beq.n	8002e84 <HAL_DMA_Init+0x134>
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	f022 0201 	bic.w	r2, r2, #1
 8002e80:	601a      	str	r2, [r3, #0]
 8002e82:	e003      	b.n	8002e8c <HAL_DMA_Init+0x13c>
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	f022 0201 	bic.w	r2, r2, #1
 8002e8a:	601a      	str	r2, [r3, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002e8c:	6823      	ldr	r3, [r4, #0]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	f012 0f01 	tst.w	r2, #1
 8002e94:	d018      	beq.n	8002ec8 <HAL_DMA_Init+0x178>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e96:	f7fe fb7f 	bl	8001598 <HAL_GetTick>
 8002e9a:	1b43      	subs	r3, r0, r5
 8002e9c:	2b05      	cmp	r3, #5
 8002e9e:	d9f5      	bls.n	8002e8c <HAL_DMA_Init+0x13c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ea0:	2320      	movs	r3, #32
 8002ea2:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_ERROR;
 8002eaa:	2001      	movs	r0, #1
}
 8002eac:	bd70      	pop	{r4, r5, r6, pc}
 8002eae:	bf00      	nop
 8002eb0:	40020010 	.word	0x40020010
 8002eb4:	40020028 	.word	0x40020028
 8002eb8:	58025408 	.word	0x58025408
 8002ebc:	5802541c 	.word	0x5802541c
 8002ec0:	58025430 	.word	0x58025430
 8002ec4:	40020040 	.word	0x40020040
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002ec8:	681a      	ldr	r2, [r3, #0]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002eca:	487f      	ldr	r0, [pc, #508]	; (80030c8 <HAL_DMA_Init+0x378>)
 8002ecc:	4010      	ands	r0, r2
    registerValue |=  hdma->Init.Direction           |
 8002ece:	68a1      	ldr	r1, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ed0:	68e2      	ldr	r2, [r4, #12]
    registerValue |=  hdma->Init.Direction           |
 8002ed2:	430a      	orrs	r2, r1
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ed4:	6921      	ldr	r1, [r4, #16]
 8002ed6:	430a      	orrs	r2, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ed8:	6961      	ldr	r1, [r4, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eda:	430a      	orrs	r2, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002edc:	69a1      	ldr	r1, [r4, #24]
 8002ede:	430a      	orrs	r2, r1
            hdma->Init.Mode                | hdma->Init.Priority;
 8002ee0:	69e1      	ldr	r1, [r4, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ee2:	430a      	orrs	r2, r1
            hdma->Init.Mode                | hdma->Init.Priority;
 8002ee4:	6a21      	ldr	r1, [r4, #32]
 8002ee6:	430a      	orrs	r2, r1
    registerValue |=  hdma->Init.Direction           |
 8002ee8:	4302      	orrs	r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002eea:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002eec:	2904      	cmp	r1, #4
 8002eee:	f000 8096 	beq.w	800301e <HAL_DMA_Init+0x2ce>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002ef2:	6861      	ldr	r1, [r4, #4]
 8002ef4:	f1a1 0529 	sub.w	r5, r1, #41	; 0x29
 8002ef8:	f1a1 003f 	sub.w	r0, r1, #63	; 0x3f
 8002efc:	2803      	cmp	r0, #3
 8002efe:	bf88      	it	hi
 8002f00:	2d05      	cmphi	r5, #5
 8002f02:	d90a      	bls.n	8002f1a <HAL_DMA_Init+0x1ca>
 8002f04:	f1a1 0047 	sub.w	r0, r1, #71	; 0x47
 8002f08:	2801      	cmp	r0, #1
 8002f0a:	d906      	bls.n	8002f1a <HAL_DMA_Init+0x1ca>
 8002f0c:	f1a1 004f 	sub.w	r0, r1, #79	; 0x4f
 8002f10:	2803      	cmp	r0, #3
 8002f12:	d902      	bls.n	8002f1a <HAL_DMA_Init+0x1ca>
 8002f14:	3974      	subs	r1, #116	; 0x74
 8002f16:	2903      	cmp	r1, #3
 8002f18:	d801      	bhi.n	8002f1e <HAL_DMA_Init+0x1ce>
        registerValue |= DMA_SxCR_TRBUFF;
 8002f1a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002f1e:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002f20:	6826      	ldr	r6, [r4, #0]
 8002f22:	6975      	ldr	r5, [r6, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f24:	f025 0507 	bic.w	r5, r5, #7
    registerValue |= hdma->Init.FIFOMode;
 8002f28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002f2a:	431d      	orrs	r5, r3
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f2c:	2b04      	cmp	r3, #4
 8002f2e:	d108      	bne.n	8002f42 <HAL_DMA_Init+0x1f2>
      registerValue |= hdma->Init.FIFOThreshold;
 8002f30:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002f32:	431d      	orrs	r5, r3
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f34:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002f36:	b123      	cbz	r3, 8002f42 <HAL_DMA_Init+0x1f2>
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f38:	4620      	mov	r0, r4
 8002f3a:	f7ff fe29 	bl	8002b90 <DMA_CheckFifoParam>
 8002f3e:	2800      	cmp	r0, #0
 8002f40:	d172      	bne.n	8003028 <HAL_DMA_Init+0x2d8>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002f42:	6175      	str	r5, [r6, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f44:	4620      	mov	r0, r4
 8002f46:	f7ff fdc9 	bl	8002adc <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002f4a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002f4c:	f003 021f 	and.w	r2, r3, #31
 8002f50:	233f      	movs	r3, #63	; 0x3f
 8002f52:	4093      	lsls	r3, r2
 8002f54:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002f56:	6823      	ldr	r3, [r4, #0]
 8002f58:	495c      	ldr	r1, [pc, #368]	; (80030cc <HAL_DMA_Init+0x37c>)
 8002f5a:	4a5d      	ldr	r2, [pc, #372]	; (80030d0 <HAL_DMA_Init+0x380>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	bf18      	it	ne
 8002f60:	428b      	cmpne	r3, r1
 8002f62:	d042      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002f64:	3218      	adds	r2, #24
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d03f      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002f6a:	3218      	adds	r2, #24
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d03c      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002f70:	3218      	adds	r2, #24
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d039      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002f76:	3218      	adds	r2, #24
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d036      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002f7c:	3218      	adds	r2, #24
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d033      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002f82:	3218      	adds	r2, #24
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d030      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002f88:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d02c      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002f90:	3218      	adds	r2, #24
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d029      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002f96:	3218      	adds	r2, #24
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d026      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002f9c:	3218      	adds	r2, #24
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d023      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002fa2:	3218      	adds	r2, #24
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d020      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002fa8:	3218      	adds	r2, #24
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d01d      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002fae:	3218      	adds	r2, #24
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d01a      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002fb4:	3218      	adds	r2, #24
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d017      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002fba:	4a46      	ldr	r2, [pc, #280]	; (80030d4 <HAL_DMA_Init+0x384>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d014      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002fc0:	3214      	adds	r2, #20
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d011      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002fc6:	3214      	adds	r2, #20
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d00e      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002fcc:	3214      	adds	r2, #20
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d00b      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002fd2:	3214      	adds	r2, #20
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d008      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002fd8:	3214      	adds	r2, #20
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d005      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002fde:	3214      	adds	r2, #20
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d002      	beq.n	8002fea <HAL_DMA_Init+0x29a>
 8002fe4:	3214      	adds	r2, #20
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d113      	bne.n	8003012 <HAL_DMA_Init+0x2c2>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002fea:	4620      	mov	r0, r4
 8002fec:	f7ff fe1a 	bl	8002c24 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002ff0:	68a3      	ldr	r3, [r4, #8]
 8002ff2:	2b80      	cmp	r3, #128	; 0x80
 8002ff4:	d059      	beq.n	80030aa <HAL_DMA_Init+0x35a>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002ff6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002ff8:	7922      	ldrb	r2, [r4, #4]
 8002ffa:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ffc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002ffe:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8003000:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003002:	6863      	ldr	r3, [r4, #4]
 8003004:	3b01      	subs	r3, #1
 8003006:	2b07      	cmp	r3, #7
 8003008:	d952      	bls.n	80030b0 <HAL_DMA_Init+0x360>
      hdma->DMAmuxRequestGen = 0U;
 800300a:	2300      	movs	r3, #0
 800300c:	66e3      	str	r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800300e:	6723      	str	r3, [r4, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003010:	6763      	str	r3, [r4, #116]	; 0x74
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003012:	2000      	movs	r0, #0
 8003014:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8003016:	2301      	movs	r3, #1
 8003018:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 800301c:	e746      	b.n	8002eac <HAL_DMA_Init+0x15c>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800301e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003020:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003022:	4301      	orrs	r1, r0
 8003024:	430a      	orrs	r2, r1
 8003026:	e764      	b.n	8002ef2 <HAL_DMA_Init+0x1a2>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003028:	2340      	movs	r3, #64	; 0x40
 800302a:	6563      	str	r3, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 800302c:	2001      	movs	r0, #1
 800302e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
          return HAL_ERROR;
 8003032:	e73b      	b.n	8002eac <HAL_DMA_Init+0x15c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003034:	2202      	movs	r2, #2
 8003036:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 800303a:	2200      	movs	r2, #0
 800303c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003040:	681a      	ldr	r2, [r3, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003042:	4925      	ldr	r1, [pc, #148]	; (80030d8 <HAL_DMA_Init+0x388>)
 8003044:	4011      	ands	r1, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003046:	68a2      	ldr	r2, [r4, #8]
 8003048:	2a40      	cmp	r2, #64	; 0x40
 800304a:	d02c      	beq.n	80030a6 <HAL_DMA_Init+0x356>
 800304c:	2a80      	cmp	r2, #128	; 0x80
 800304e:	d027      	beq.n	80030a0 <HAL_DMA_Init+0x350>
 8003050:	2200      	movs	r2, #0
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003052:	68e0      	ldr	r0, [r4, #12]
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003054:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003058:	6920      	ldr	r0, [r4, #16]
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800305a:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800305e:	6960      	ldr	r0, [r4, #20]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003060:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003064:	69a0      	ldr	r0, [r4, #24]
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003066:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800306a:	69e0      	ldr	r0, [r4, #28]
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800306c:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003070:	6a20      	ldr	r0, [r4, #32]
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003072:	ea42 1210 	orr.w	r2, r2, r0, lsr #4
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003076:	430a      	orrs	r2, r1
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003078:	601a      	str	r2, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800307a:	6822      	ldr	r2, [r4, #0]
 800307c:	4b17      	ldr	r3, [pc, #92]	; (80030dc <HAL_DMA_Init+0x38c>)
 800307e:	4413      	add	r3, r2
 8003080:	4a17      	ldr	r2, [pc, #92]	; (80030e0 <HAL_DMA_Init+0x390>)
 8003082:	fba2 2303 	umull	r2, r3, r2, r3
 8003086:	091b      	lsrs	r3, r3, #4
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	65e3      	str	r3, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800308c:	4620      	mov	r0, r4
 800308e:	f7ff fd25 	bl	8002adc <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003092:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003094:	f002 011f 	and.w	r1, r2, #31
 8003098:	2201      	movs	r2, #1
 800309a:	408a      	lsls	r2, r1
 800309c:	6042      	str	r2, [r0, #4]
 800309e:	e75a      	b.n	8002f56 <HAL_DMA_Init+0x206>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80030a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80030a4:	e7d5      	b.n	8003052 <HAL_DMA_Init+0x302>
 80030a6:	2210      	movs	r2, #16
 80030a8:	e7d3      	b.n	8003052 <HAL_DMA_Init+0x302>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80030aa:	2300      	movs	r3, #0
 80030ac:	6063      	str	r3, [r4, #4]
 80030ae:	e7a2      	b.n	8002ff6 <HAL_DMA_Init+0x2a6>
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80030b0:	4620      	mov	r0, r4
 80030b2:	f7ff fe0f 	bl	8002cd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80030b6:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80030b8:	2200      	movs	r2, #0
 80030ba:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030bc:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80030be:	6f62      	ldr	r2, [r4, #116]	; 0x74
 80030c0:	605a      	str	r2, [r3, #4]
 80030c2:	e7a6      	b.n	8003012 <HAL_DMA_Init+0x2c2>
    return HAL_ERROR;
 80030c4:	2001      	movs	r0, #1
 80030c6:	e6f1      	b.n	8002eac <HAL_DMA_Init+0x15c>
 80030c8:	fe10803f 	.word	0xfe10803f
 80030cc:	40020010 	.word	0x40020010
 80030d0:	40020028 	.word	0x40020028
 80030d4:	58025408 	.word	0x58025408
 80030d8:	fffe000f 	.word	0xfffe000f
 80030dc:	a7fdabf8 	.word	0xa7fdabf8
 80030e0:	cccccccd 	.word	0xcccccccd

080030e4 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 80030e4:	2800      	cmp	r0, #0
 80030e6:	f000 813e 	beq.w	8003366 <HAL_DMA_Start_IT+0x282>
{
 80030ea:	b570      	push	{r4, r5, r6, lr}
 80030ec:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 80030ee:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 80030f2:	2801      	cmp	r0, #1
 80030f4:	f000 8139 	beq.w	800336a <HAL_DMA_Start_IT+0x286>
 80030f8:	2001      	movs	r0, #1
 80030fa:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80030fe:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
 8003102:	b2c0      	uxtb	r0, r0
 8003104:	2801      	cmp	r0, #1
 8003106:	d007      	beq.n	8003118 <HAL_DMA_Start_IT+0x34>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003108:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800310c:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800310e:	2300      	movs	r3, #0
 8003110:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    status = HAL_ERROR;
 8003114:	2001      	movs	r0, #1
}
 8003116:	bd70      	pop	{r4, r5, r6, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003118:	2002      	movs	r0, #2
 800311a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800311e:	2000      	movs	r0, #0
 8003120:	6560      	str	r0, [r4, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 8003122:	6820      	ldr	r0, [r4, #0]
 8003124:	4e92      	ldr	r6, [pc, #584]	; (8003370 <HAL_DMA_Start_IT+0x28c>)
 8003126:	4d93      	ldr	r5, [pc, #588]	; (8003374 <HAL_DMA_Start_IT+0x290>)
 8003128:	42a8      	cmp	r0, r5
 800312a:	bf18      	it	ne
 800312c:	42b0      	cmpne	r0, r6
 800312e:	d02f      	beq.n	8003190 <HAL_DMA_Start_IT+0xac>
 8003130:	3518      	adds	r5, #24
 8003132:	42a8      	cmp	r0, r5
 8003134:	d02c      	beq.n	8003190 <HAL_DMA_Start_IT+0xac>
 8003136:	3518      	adds	r5, #24
 8003138:	42a8      	cmp	r0, r5
 800313a:	d029      	beq.n	8003190 <HAL_DMA_Start_IT+0xac>
 800313c:	3518      	adds	r5, #24
 800313e:	42a8      	cmp	r0, r5
 8003140:	d026      	beq.n	8003190 <HAL_DMA_Start_IT+0xac>
 8003142:	3518      	adds	r5, #24
 8003144:	42a8      	cmp	r0, r5
 8003146:	d023      	beq.n	8003190 <HAL_DMA_Start_IT+0xac>
 8003148:	3518      	adds	r5, #24
 800314a:	42a8      	cmp	r0, r5
 800314c:	d020      	beq.n	8003190 <HAL_DMA_Start_IT+0xac>
 800314e:	3518      	adds	r5, #24
 8003150:	42a8      	cmp	r0, r5
 8003152:	d01d      	beq.n	8003190 <HAL_DMA_Start_IT+0xac>
 8003154:	f505 7556 	add.w	r5, r5, #856	; 0x358
 8003158:	42a8      	cmp	r0, r5
 800315a:	d019      	beq.n	8003190 <HAL_DMA_Start_IT+0xac>
 800315c:	3518      	adds	r5, #24
 800315e:	42a8      	cmp	r0, r5
 8003160:	d016      	beq.n	8003190 <HAL_DMA_Start_IT+0xac>
 8003162:	3518      	adds	r5, #24
 8003164:	42a8      	cmp	r0, r5
 8003166:	d013      	beq.n	8003190 <HAL_DMA_Start_IT+0xac>
 8003168:	3518      	adds	r5, #24
 800316a:	42a8      	cmp	r0, r5
 800316c:	d010      	beq.n	8003190 <HAL_DMA_Start_IT+0xac>
 800316e:	3518      	adds	r5, #24
 8003170:	42a8      	cmp	r0, r5
 8003172:	d00d      	beq.n	8003190 <HAL_DMA_Start_IT+0xac>
 8003174:	3518      	adds	r5, #24
 8003176:	42a8      	cmp	r0, r5
 8003178:	d00a      	beq.n	8003190 <HAL_DMA_Start_IT+0xac>
 800317a:	3518      	adds	r5, #24
 800317c:	42a8      	cmp	r0, r5
 800317e:	d007      	beq.n	8003190 <HAL_DMA_Start_IT+0xac>
 8003180:	3518      	adds	r5, #24
 8003182:	42a8      	cmp	r0, r5
 8003184:	d004      	beq.n	8003190 <HAL_DMA_Start_IT+0xac>
 8003186:	6805      	ldr	r5, [r0, #0]
 8003188:	f025 0501 	bic.w	r5, r5, #1
 800318c:	6005      	str	r5, [r0, #0]
 800318e:	e003      	b.n	8003198 <HAL_DMA_Start_IT+0xb4>
 8003190:	6805      	ldr	r5, [r0, #0]
 8003192:	f025 0501 	bic.w	r5, r5, #1
 8003196:	6005      	str	r5, [r0, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003198:	4620      	mov	r0, r4
 800319a:	f7ff fbc5 	bl	8002928 <DMA_SetConfig>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800319e:	6823      	ldr	r3, [r4, #0]
 80031a0:	4973      	ldr	r1, [pc, #460]	; (8003370 <HAL_DMA_Start_IT+0x28c>)
 80031a2:	4a74      	ldr	r2, [pc, #464]	; (8003374 <HAL_DMA_Start_IT+0x290>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	bf18      	it	ne
 80031a8:	428b      	cmpne	r3, r1
 80031aa:	d038      	beq.n	800321e <HAL_DMA_Start_IT+0x13a>
 80031ac:	3218      	adds	r2, #24
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d035      	beq.n	800321e <HAL_DMA_Start_IT+0x13a>
 80031b2:	3218      	adds	r2, #24
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d032      	beq.n	800321e <HAL_DMA_Start_IT+0x13a>
 80031b8:	3218      	adds	r2, #24
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d02f      	beq.n	800321e <HAL_DMA_Start_IT+0x13a>
 80031be:	3218      	adds	r2, #24
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d02c      	beq.n	800321e <HAL_DMA_Start_IT+0x13a>
 80031c4:	3218      	adds	r2, #24
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d029      	beq.n	800321e <HAL_DMA_Start_IT+0x13a>
 80031ca:	3218      	adds	r2, #24
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d026      	beq.n	800321e <HAL_DMA_Start_IT+0x13a>
 80031d0:	f502 7256 	add.w	r2, r2, #856	; 0x358
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d022      	beq.n	800321e <HAL_DMA_Start_IT+0x13a>
 80031d8:	3218      	adds	r2, #24
 80031da:	4293      	cmp	r3, r2
 80031dc:	d01f      	beq.n	800321e <HAL_DMA_Start_IT+0x13a>
 80031de:	3218      	adds	r2, #24
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d01c      	beq.n	800321e <HAL_DMA_Start_IT+0x13a>
 80031e4:	3218      	adds	r2, #24
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d019      	beq.n	800321e <HAL_DMA_Start_IT+0x13a>
 80031ea:	3218      	adds	r2, #24
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d016      	beq.n	800321e <HAL_DMA_Start_IT+0x13a>
 80031f0:	3218      	adds	r2, #24
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d013      	beq.n	800321e <HAL_DMA_Start_IT+0x13a>
 80031f6:	3218      	adds	r2, #24
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d010      	beq.n	800321e <HAL_DMA_Start_IT+0x13a>
 80031fc:	3218      	adds	r2, #24
 80031fe:	4293      	cmp	r3, r2
 8003200:	d00d      	beq.n	800321e <HAL_DMA_Start_IT+0x13a>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	f022 020e 	bic.w	r2, r2, #14
 8003208:	f042 020a 	orr.w	r2, r2, #10
 800320c:	601a      	str	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800320e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003210:	b193      	cbz	r3, 8003238 <HAL_DMA_Start_IT+0x154>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003212:	6822      	ldr	r2, [r4, #0]
 8003214:	6813      	ldr	r3, [r2, #0]
 8003216:	f043 0304 	orr.w	r3, r3, #4
 800321a:	6013      	str	r3, [r2, #0]
 800321c:	e00c      	b.n	8003238 <HAL_DMA_Start_IT+0x154>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	f022 021e 	bic.w	r2, r2, #30
 8003224:	f042 0216 	orr.w	r2, r2, #22
 8003228:	601a      	str	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800322a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800322c:	b123      	cbz	r3, 8003238 <HAL_DMA_Start_IT+0x154>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800322e:	6822      	ldr	r2, [r4, #0]
 8003230:	6813      	ldr	r3, [r2, #0]
 8003232:	f043 0308 	orr.w	r3, r3, #8
 8003236:	6013      	str	r3, [r2, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003238:	6823      	ldr	r3, [r4, #0]
 800323a:	494d      	ldr	r1, [pc, #308]	; (8003370 <HAL_DMA_Start_IT+0x28c>)
 800323c:	4a4d      	ldr	r2, [pc, #308]	; (8003374 <HAL_DMA_Start_IT+0x290>)
 800323e:	4293      	cmp	r3, r2
 8003240:	bf18      	it	ne
 8003242:	428b      	cmpne	r3, r1
 8003244:	d042      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 8003246:	3218      	adds	r2, #24
 8003248:	4293      	cmp	r3, r2
 800324a:	d03f      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 800324c:	3218      	adds	r2, #24
 800324e:	4293      	cmp	r3, r2
 8003250:	d03c      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 8003252:	3218      	adds	r2, #24
 8003254:	4293      	cmp	r3, r2
 8003256:	d039      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 8003258:	3218      	adds	r2, #24
 800325a:	4293      	cmp	r3, r2
 800325c:	d036      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 800325e:	3218      	adds	r2, #24
 8003260:	4293      	cmp	r3, r2
 8003262:	d033      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 8003264:	3218      	adds	r2, #24
 8003266:	4293      	cmp	r3, r2
 8003268:	d030      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 800326a:	f502 7256 	add.w	r2, r2, #856	; 0x358
 800326e:	4293      	cmp	r3, r2
 8003270:	d02c      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 8003272:	3218      	adds	r2, #24
 8003274:	4293      	cmp	r3, r2
 8003276:	d029      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 8003278:	3218      	adds	r2, #24
 800327a:	4293      	cmp	r3, r2
 800327c:	d026      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 800327e:	3218      	adds	r2, #24
 8003280:	4293      	cmp	r3, r2
 8003282:	d023      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 8003284:	3218      	adds	r2, #24
 8003286:	4293      	cmp	r3, r2
 8003288:	d020      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 800328a:	3218      	adds	r2, #24
 800328c:	4293      	cmp	r3, r2
 800328e:	d01d      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 8003290:	3218      	adds	r2, #24
 8003292:	4293      	cmp	r3, r2
 8003294:	d01a      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 8003296:	3218      	adds	r2, #24
 8003298:	4293      	cmp	r3, r2
 800329a:	d017      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 800329c:	4a36      	ldr	r2, [pc, #216]	; (8003378 <HAL_DMA_Start_IT+0x294>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d014      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 80032a2:	3214      	adds	r2, #20
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d011      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 80032a8:	3214      	adds	r2, #20
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d00e      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 80032ae:	3214      	adds	r2, #20
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d00b      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 80032b4:	3214      	adds	r2, #20
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d008      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 80032ba:	3214      	adds	r2, #20
 80032bc:	4293      	cmp	r3, r2
 80032be:	d005      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 80032c0:	3214      	adds	r2, #20
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d002      	beq.n	80032cc <HAL_DMA_Start_IT+0x1e8>
 80032c6:	3214      	adds	r2, #20
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d10e      	bne.n	80032ea <HAL_DMA_Start_IT+0x206>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80032cc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 80032d4:	d003      	beq.n	80032de <HAL_DMA_Start_IT+0x1fa>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032dc:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 80032de:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80032e0:	b11b      	cbz	r3, 80032ea <HAL_DMA_Start_IT+0x206>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032e8:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 80032ea:	6823      	ldr	r3, [r4, #0]
 80032ec:	4920      	ldr	r1, [pc, #128]	; (8003370 <HAL_DMA_Start_IT+0x28c>)
 80032ee:	4a21      	ldr	r2, [pc, #132]	; (8003374 <HAL_DMA_Start_IT+0x290>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	bf18      	it	ne
 80032f4:	428b      	cmpne	r3, r1
 80032f6:	d030      	beq.n	800335a <HAL_DMA_Start_IT+0x276>
 80032f8:	3218      	adds	r2, #24
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d02d      	beq.n	800335a <HAL_DMA_Start_IT+0x276>
 80032fe:	3218      	adds	r2, #24
 8003300:	4293      	cmp	r3, r2
 8003302:	d02a      	beq.n	800335a <HAL_DMA_Start_IT+0x276>
 8003304:	3218      	adds	r2, #24
 8003306:	4293      	cmp	r3, r2
 8003308:	d027      	beq.n	800335a <HAL_DMA_Start_IT+0x276>
 800330a:	3218      	adds	r2, #24
 800330c:	4293      	cmp	r3, r2
 800330e:	d024      	beq.n	800335a <HAL_DMA_Start_IT+0x276>
 8003310:	3218      	adds	r2, #24
 8003312:	4293      	cmp	r3, r2
 8003314:	d021      	beq.n	800335a <HAL_DMA_Start_IT+0x276>
 8003316:	3218      	adds	r2, #24
 8003318:	4293      	cmp	r3, r2
 800331a:	d01e      	beq.n	800335a <HAL_DMA_Start_IT+0x276>
 800331c:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8003320:	4293      	cmp	r3, r2
 8003322:	d01a      	beq.n	800335a <HAL_DMA_Start_IT+0x276>
 8003324:	3218      	adds	r2, #24
 8003326:	4293      	cmp	r3, r2
 8003328:	d017      	beq.n	800335a <HAL_DMA_Start_IT+0x276>
 800332a:	3218      	adds	r2, #24
 800332c:	4293      	cmp	r3, r2
 800332e:	d014      	beq.n	800335a <HAL_DMA_Start_IT+0x276>
 8003330:	3218      	adds	r2, #24
 8003332:	4293      	cmp	r3, r2
 8003334:	d011      	beq.n	800335a <HAL_DMA_Start_IT+0x276>
 8003336:	3218      	adds	r2, #24
 8003338:	4293      	cmp	r3, r2
 800333a:	d00e      	beq.n	800335a <HAL_DMA_Start_IT+0x276>
 800333c:	3218      	adds	r2, #24
 800333e:	4293      	cmp	r3, r2
 8003340:	d00b      	beq.n	800335a <HAL_DMA_Start_IT+0x276>
 8003342:	3218      	adds	r2, #24
 8003344:	4293      	cmp	r3, r2
 8003346:	d008      	beq.n	800335a <HAL_DMA_Start_IT+0x276>
 8003348:	3218      	adds	r2, #24
 800334a:	4293      	cmp	r3, r2
 800334c:	d005      	beq.n	800335a <HAL_DMA_Start_IT+0x276>
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	f042 0201 	orr.w	r2, r2, #1
 8003354:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003356:	2000      	movs	r0, #0
 8003358:	e6dd      	b.n	8003116 <HAL_DMA_Start_IT+0x32>
    __HAL_DMA_ENABLE(hdma);
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	f042 0201 	orr.w	r2, r2, #1
 8003360:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003362:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8003364:	e6d7      	b.n	8003116 <HAL_DMA_Start_IT+0x32>
    return HAL_ERROR;
 8003366:	2001      	movs	r0, #1
}
 8003368:	4770      	bx	lr
  __HAL_LOCK(hdma);
 800336a:	2002      	movs	r0, #2
 800336c:	e6d3      	b.n	8003116 <HAL_DMA_Start_IT+0x32>
 800336e:	bf00      	nop
 8003370:	40020010 	.word	0x40020010
 8003374:	40020028 	.word	0x40020028
 8003378:	58025408 	.word	0x58025408

0800337c <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 800337c:	2800      	cmp	r0, #0
 800337e:	f000 8129 	beq.w	80035d4 <HAL_DMA_Abort_IT+0x258>
{
 8003382:	b508      	push	{r3, lr}
 8003384:	4602      	mov	r2, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003386:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800338a:	b2db      	uxtb	r3, r3
 800338c:	2b02      	cmp	r3, #2
 800338e:	d003      	beq.n	8003398 <HAL_DMA_Abort_IT+0x1c>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003390:	2380      	movs	r3, #128	; 0x80
 8003392:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8003394:	2001      	movs	r0, #1
}
 8003396:	bd08      	pop	{r3, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003398:	6803      	ldr	r3, [r0, #0]
 800339a:	4890      	ldr	r0, [pc, #576]	; (80035dc <HAL_DMA_Abort_IT+0x260>)
 800339c:	4990      	ldr	r1, [pc, #576]	; (80035e0 <HAL_DMA_Abort_IT+0x264>)
 800339e:	428b      	cmp	r3, r1
 80033a0:	bf18      	it	ne
 80033a2:	4283      	cmpne	r3, r0
 80033a4:	bf0c      	ite	eq
 80033a6:	2101      	moveq	r1, #1
 80033a8:	2100      	movne	r1, #0
 80033aa:	d066      	beq.n	800347a <HAL_DMA_Abort_IT+0xfe>
 80033ac:	3030      	adds	r0, #48	; 0x30
 80033ae:	4283      	cmp	r3, r0
 80033b0:	d063      	beq.n	800347a <HAL_DMA_Abort_IT+0xfe>
 80033b2:	3018      	adds	r0, #24
 80033b4:	4283      	cmp	r3, r0
 80033b6:	d060      	beq.n	800347a <HAL_DMA_Abort_IT+0xfe>
 80033b8:	3018      	adds	r0, #24
 80033ba:	4283      	cmp	r3, r0
 80033bc:	d05d      	beq.n	800347a <HAL_DMA_Abort_IT+0xfe>
 80033be:	3018      	adds	r0, #24
 80033c0:	4283      	cmp	r3, r0
 80033c2:	d05a      	beq.n	800347a <HAL_DMA_Abort_IT+0xfe>
 80033c4:	3018      	adds	r0, #24
 80033c6:	4283      	cmp	r3, r0
 80033c8:	d057      	beq.n	800347a <HAL_DMA_Abort_IT+0xfe>
 80033ca:	3018      	adds	r0, #24
 80033cc:	4283      	cmp	r3, r0
 80033ce:	d054      	beq.n	800347a <HAL_DMA_Abort_IT+0xfe>
 80033d0:	f500 7056 	add.w	r0, r0, #856	; 0x358
 80033d4:	4283      	cmp	r3, r0
 80033d6:	d050      	beq.n	800347a <HAL_DMA_Abort_IT+0xfe>
 80033d8:	3018      	adds	r0, #24
 80033da:	4283      	cmp	r3, r0
 80033dc:	d04d      	beq.n	800347a <HAL_DMA_Abort_IT+0xfe>
 80033de:	3018      	adds	r0, #24
 80033e0:	4283      	cmp	r3, r0
 80033e2:	d04a      	beq.n	800347a <HAL_DMA_Abort_IT+0xfe>
 80033e4:	3018      	adds	r0, #24
 80033e6:	4283      	cmp	r3, r0
 80033e8:	d047      	beq.n	800347a <HAL_DMA_Abort_IT+0xfe>
 80033ea:	3018      	adds	r0, #24
 80033ec:	4283      	cmp	r3, r0
 80033ee:	d044      	beq.n	800347a <HAL_DMA_Abort_IT+0xfe>
 80033f0:	3018      	adds	r0, #24
 80033f2:	4283      	cmp	r3, r0
 80033f4:	d041      	beq.n	800347a <HAL_DMA_Abort_IT+0xfe>
 80033f6:	3018      	adds	r0, #24
 80033f8:	4283      	cmp	r3, r0
 80033fa:	d03e      	beq.n	800347a <HAL_DMA_Abort_IT+0xfe>
 80033fc:	3018      	adds	r0, #24
 80033fe:	4283      	cmp	r3, r0
 8003400:	d03b      	beq.n	800347a <HAL_DMA_Abort_IT+0xfe>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003402:	6819      	ldr	r1, [r3, #0]
 8003404:	f021 010e 	bic.w	r1, r1, #14
 8003408:	6019      	str	r1, [r3, #0]
      __HAL_DMA_DISABLE(hdma);
 800340a:	6813      	ldr	r3, [r2, #0]
 800340c:	f5a0 6095 	sub.w	r0, r0, #1192	; 0x4a8
 8003410:	4973      	ldr	r1, [pc, #460]	; (80035e0 <HAL_DMA_Abort_IT+0x264>)
 8003412:	428b      	cmp	r3, r1
 8003414:	bf18      	it	ne
 8003416:	4283      	cmpne	r3, r0
 8003418:	d06a      	beq.n	80034f0 <HAL_DMA_Abort_IT+0x174>
 800341a:	4972      	ldr	r1, [pc, #456]	; (80035e4 <HAL_DMA_Abort_IT+0x268>)
 800341c:	428b      	cmp	r3, r1
 800341e:	d067      	beq.n	80034f0 <HAL_DMA_Abort_IT+0x174>
 8003420:	3118      	adds	r1, #24
 8003422:	428b      	cmp	r3, r1
 8003424:	d064      	beq.n	80034f0 <HAL_DMA_Abort_IT+0x174>
 8003426:	3118      	adds	r1, #24
 8003428:	428b      	cmp	r3, r1
 800342a:	d061      	beq.n	80034f0 <HAL_DMA_Abort_IT+0x174>
 800342c:	3118      	adds	r1, #24
 800342e:	428b      	cmp	r3, r1
 8003430:	d05e      	beq.n	80034f0 <HAL_DMA_Abort_IT+0x174>
 8003432:	3118      	adds	r1, #24
 8003434:	428b      	cmp	r3, r1
 8003436:	d05b      	beq.n	80034f0 <HAL_DMA_Abort_IT+0x174>
 8003438:	3118      	adds	r1, #24
 800343a:	428b      	cmp	r3, r1
 800343c:	d058      	beq.n	80034f0 <HAL_DMA_Abort_IT+0x174>
 800343e:	f501 7156 	add.w	r1, r1, #856	; 0x358
 8003442:	428b      	cmp	r3, r1
 8003444:	d054      	beq.n	80034f0 <HAL_DMA_Abort_IT+0x174>
 8003446:	3118      	adds	r1, #24
 8003448:	428b      	cmp	r3, r1
 800344a:	d051      	beq.n	80034f0 <HAL_DMA_Abort_IT+0x174>
 800344c:	3118      	adds	r1, #24
 800344e:	428b      	cmp	r3, r1
 8003450:	d04e      	beq.n	80034f0 <HAL_DMA_Abort_IT+0x174>
 8003452:	3118      	adds	r1, #24
 8003454:	428b      	cmp	r3, r1
 8003456:	d04b      	beq.n	80034f0 <HAL_DMA_Abort_IT+0x174>
 8003458:	3118      	adds	r1, #24
 800345a:	428b      	cmp	r3, r1
 800345c:	d048      	beq.n	80034f0 <HAL_DMA_Abort_IT+0x174>
 800345e:	3118      	adds	r1, #24
 8003460:	428b      	cmp	r3, r1
 8003462:	d045      	beq.n	80034f0 <HAL_DMA_Abort_IT+0x174>
 8003464:	3118      	adds	r1, #24
 8003466:	428b      	cmp	r3, r1
 8003468:	d042      	beq.n	80034f0 <HAL_DMA_Abort_IT+0x174>
 800346a:	3118      	adds	r1, #24
 800346c:	428b      	cmp	r3, r1
 800346e:	d03f      	beq.n	80034f0 <HAL_DMA_Abort_IT+0x174>
 8003470:	6819      	ldr	r1, [r3, #0]
 8003472:	f021 0101 	bic.w	r1, r1, #1
 8003476:	6019      	str	r1, [r3, #0]
 8003478:	e03e      	b.n	80034f8 <HAL_DMA_Abort_IT+0x17c>
      hdma->State = HAL_DMA_STATE_ABORT;
 800347a:	2004      	movs	r0, #4
 800347c:	f882 0035 	strb.w	r0, [r2, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8003480:	bb81      	cbnz	r1, 80034e4 <HAL_DMA_Abort_IT+0x168>
 8003482:	4a58      	ldr	r2, [pc, #352]	; (80035e4 <HAL_DMA_Abort_IT+0x268>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d02d      	beq.n	80034e4 <HAL_DMA_Abort_IT+0x168>
 8003488:	3218      	adds	r2, #24
 800348a:	4293      	cmp	r3, r2
 800348c:	d02a      	beq.n	80034e4 <HAL_DMA_Abort_IT+0x168>
 800348e:	3218      	adds	r2, #24
 8003490:	4293      	cmp	r3, r2
 8003492:	d027      	beq.n	80034e4 <HAL_DMA_Abort_IT+0x168>
 8003494:	3218      	adds	r2, #24
 8003496:	4293      	cmp	r3, r2
 8003498:	d024      	beq.n	80034e4 <HAL_DMA_Abort_IT+0x168>
 800349a:	3218      	adds	r2, #24
 800349c:	4293      	cmp	r3, r2
 800349e:	d021      	beq.n	80034e4 <HAL_DMA_Abort_IT+0x168>
 80034a0:	3218      	adds	r2, #24
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d01e      	beq.n	80034e4 <HAL_DMA_Abort_IT+0x168>
 80034a6:	f502 7256 	add.w	r2, r2, #856	; 0x358
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d01a      	beq.n	80034e4 <HAL_DMA_Abort_IT+0x168>
 80034ae:	3218      	adds	r2, #24
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d017      	beq.n	80034e4 <HAL_DMA_Abort_IT+0x168>
 80034b4:	3218      	adds	r2, #24
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d014      	beq.n	80034e4 <HAL_DMA_Abort_IT+0x168>
 80034ba:	3218      	adds	r2, #24
 80034bc:	4293      	cmp	r3, r2
 80034be:	d011      	beq.n	80034e4 <HAL_DMA_Abort_IT+0x168>
 80034c0:	3218      	adds	r2, #24
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d00e      	beq.n	80034e4 <HAL_DMA_Abort_IT+0x168>
 80034c6:	3218      	adds	r2, #24
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d00b      	beq.n	80034e4 <HAL_DMA_Abort_IT+0x168>
 80034cc:	3218      	adds	r2, #24
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d008      	beq.n	80034e4 <HAL_DMA_Abort_IT+0x168>
 80034d2:	3218      	adds	r2, #24
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d005      	beq.n	80034e4 <HAL_DMA_Abort_IT+0x168>
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	f022 0201 	bic.w	r2, r2, #1
 80034de:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80034e0:	2000      	movs	r0, #0
 80034e2:	e758      	b.n	8003396 <HAL_DMA_Abort_IT+0x1a>
      __HAL_DMA_DISABLE(hdma);
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	f022 0201 	bic.w	r2, r2, #1
 80034ea:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80034ec:	2000      	movs	r0, #0
      __HAL_DMA_DISABLE(hdma);
 80034ee:	e752      	b.n	8003396 <HAL_DMA_Abort_IT+0x1a>
      __HAL_DMA_DISABLE(hdma);
 80034f0:	6819      	ldr	r1, [r3, #0]
 80034f2:	f021 0101 	bic.w	r1, r1, #1
 80034f6:	6019      	str	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80034f8:	6813      	ldr	r3, [r2, #0]
 80034fa:	4838      	ldr	r0, [pc, #224]	; (80035dc <HAL_DMA_Abort_IT+0x260>)
 80034fc:	4938      	ldr	r1, [pc, #224]	; (80035e0 <HAL_DMA_Abort_IT+0x264>)
 80034fe:	428b      	cmp	r3, r1
 8003500:	bf18      	it	ne
 8003502:	4283      	cmpne	r3, r0
 8003504:	d042      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 8003506:	3118      	adds	r1, #24
 8003508:	428b      	cmp	r3, r1
 800350a:	d03f      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 800350c:	3118      	adds	r1, #24
 800350e:	428b      	cmp	r3, r1
 8003510:	d03c      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 8003512:	3118      	adds	r1, #24
 8003514:	428b      	cmp	r3, r1
 8003516:	d039      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 8003518:	3118      	adds	r1, #24
 800351a:	428b      	cmp	r3, r1
 800351c:	d036      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 800351e:	3118      	adds	r1, #24
 8003520:	428b      	cmp	r3, r1
 8003522:	d033      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 8003524:	3118      	adds	r1, #24
 8003526:	428b      	cmp	r3, r1
 8003528:	d030      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 800352a:	f501 7156 	add.w	r1, r1, #856	; 0x358
 800352e:	428b      	cmp	r3, r1
 8003530:	d02c      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 8003532:	3118      	adds	r1, #24
 8003534:	428b      	cmp	r3, r1
 8003536:	d029      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 8003538:	3118      	adds	r1, #24
 800353a:	428b      	cmp	r3, r1
 800353c:	d026      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 800353e:	3118      	adds	r1, #24
 8003540:	428b      	cmp	r3, r1
 8003542:	d023      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 8003544:	3118      	adds	r1, #24
 8003546:	428b      	cmp	r3, r1
 8003548:	d020      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 800354a:	3118      	adds	r1, #24
 800354c:	428b      	cmp	r3, r1
 800354e:	d01d      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 8003550:	3118      	adds	r1, #24
 8003552:	428b      	cmp	r3, r1
 8003554:	d01a      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 8003556:	3118      	adds	r1, #24
 8003558:	428b      	cmp	r3, r1
 800355a:	d017      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 800355c:	4922      	ldr	r1, [pc, #136]	; (80035e8 <HAL_DMA_Abort_IT+0x26c>)
 800355e:	428b      	cmp	r3, r1
 8003560:	d014      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 8003562:	3114      	adds	r1, #20
 8003564:	428b      	cmp	r3, r1
 8003566:	d011      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 8003568:	3114      	adds	r1, #20
 800356a:	428b      	cmp	r3, r1
 800356c:	d00e      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 800356e:	3114      	adds	r1, #20
 8003570:	428b      	cmp	r3, r1
 8003572:	d00b      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 8003574:	3114      	adds	r1, #20
 8003576:	428b      	cmp	r3, r1
 8003578:	d008      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 800357a:	3114      	adds	r1, #20
 800357c:	428b      	cmp	r3, r1
 800357e:	d005      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 8003580:	3114      	adds	r1, #20
 8003582:	428b      	cmp	r3, r1
 8003584:	d002      	beq.n	800358c <HAL_DMA_Abort_IT+0x210>
 8003586:	3114      	adds	r1, #20
 8003588:	428b      	cmp	r3, r1
 800358a:	d117      	bne.n	80035bc <HAL_DMA_Abort_IT+0x240>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800358c:	6e11      	ldr	r1, [r2, #96]	; 0x60
 800358e:	680b      	ldr	r3, [r1, #0]
 8003590:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003594:	600b      	str	r3, [r1, #0]
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003596:	6d90      	ldr	r0, [r2, #88]	; 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003598:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 800359a:	f003 011f 	and.w	r1, r3, #31
 800359e:	2301      	movs	r3, #1
 80035a0:	408b      	lsls	r3, r1
 80035a2:	6043      	str	r3, [r0, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80035a4:	6e53      	ldr	r3, [r2, #100]	; 0x64
 80035a6:	6e91      	ldr	r1, [r2, #104]	; 0x68
 80035a8:	6059      	str	r1, [r3, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 80035aa:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
 80035ac:	b133      	cbz	r3, 80035bc <HAL_DMA_Abort_IT+0x240>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80035ae:	6819      	ldr	r1, [r3, #0]
 80035b0:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80035b4:	6019      	str	r1, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80035b6:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80035b8:	6f51      	ldr	r1, [r2, #116]	; 0x74
 80035ba:	6059      	str	r1, [r3, #4]
      hdma->State = HAL_DMA_STATE_READY;
 80035bc:	2301      	movs	r3, #1
 80035be:	f882 3035 	strb.w	r3, [r2, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 80035c2:	2300      	movs	r3, #0
 80035c4:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 80035c8:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80035ca:	b12b      	cbz	r3, 80035d8 <HAL_DMA_Abort_IT+0x25c>
        hdma->XferAbortCallback(hdma);
 80035cc:	4610      	mov	r0, r2
 80035ce:	4798      	blx	r3
  return HAL_OK;
 80035d0:	2000      	movs	r0, #0
 80035d2:	e6e0      	b.n	8003396 <HAL_DMA_Abort_IT+0x1a>
    return HAL_ERROR;
 80035d4:	2001      	movs	r0, #1
}
 80035d6:	4770      	bx	lr
  return HAL_OK;
 80035d8:	2000      	movs	r0, #0
 80035da:	e6dc      	b.n	8003396 <HAL_DMA_Abort_IT+0x1a>
 80035dc:	40020010 	.word	0x40020010
 80035e0:	40020028 	.word	0x40020028
 80035e4:	40020040 	.word	0x40020040
 80035e8:	58025408 	.word	0x58025408

080035ec <HAL_DMA_IRQHandler>:
{
 80035ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035ee:	b083      	sub	sp, #12
 80035f0:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 80035f2:	2300      	movs	r3, #0
 80035f4:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 80035f6:	4b7d      	ldr	r3, [pc, #500]	; (80037ec <HAL_DMA_IRQHandler+0x200>)
 80035f8:	681d      	ldr	r5, [r3, #0]
 80035fa:	4b7d      	ldr	r3, [pc, #500]	; (80037f0 <HAL_DMA_IRQHandler+0x204>)
 80035fc:	fba3 3505 	umull	r3, r5, r3, r5
 8003600:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003602:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr_dma  = regs_dma->ISR;
 8003604:	683e      	ldr	r6, [r7, #0]
  tmpisr_bdma = regs_bdma->ISR;
 8003606:	f8d7 c000 	ldr.w	ip, [r7]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800360a:	6803      	ldr	r3, [r0, #0]
 800360c:	4979      	ldr	r1, [pc, #484]	; (80037f4 <HAL_DMA_IRQHandler+0x208>)
 800360e:	487a      	ldr	r0, [pc, #488]	; (80037f8 <HAL_DMA_IRQHandler+0x20c>)
 8003610:	4283      	cmp	r3, r0
 8003612:	bf18      	it	ne
 8003614:	428b      	cmpne	r3, r1
 8003616:	bf0c      	ite	eq
 8003618:	2001      	moveq	r0, #1
 800361a:	2000      	movne	r0, #0
 800361c:	d061      	beq.n	80036e2 <HAL_DMA_IRQHandler+0xf6>
 800361e:	4a77      	ldr	r2, [pc, #476]	; (80037fc <HAL_DMA_IRQHandler+0x210>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d05e      	beq.n	80036e2 <HAL_DMA_IRQHandler+0xf6>
 8003624:	3218      	adds	r2, #24
 8003626:	4293      	cmp	r3, r2
 8003628:	d05b      	beq.n	80036e2 <HAL_DMA_IRQHandler+0xf6>
 800362a:	3218      	adds	r2, #24
 800362c:	4293      	cmp	r3, r2
 800362e:	d058      	beq.n	80036e2 <HAL_DMA_IRQHandler+0xf6>
 8003630:	3218      	adds	r2, #24
 8003632:	4293      	cmp	r3, r2
 8003634:	d055      	beq.n	80036e2 <HAL_DMA_IRQHandler+0xf6>
 8003636:	3218      	adds	r2, #24
 8003638:	4293      	cmp	r3, r2
 800363a:	d052      	beq.n	80036e2 <HAL_DMA_IRQHandler+0xf6>
 800363c:	3218      	adds	r2, #24
 800363e:	4293      	cmp	r3, r2
 8003640:	d04f      	beq.n	80036e2 <HAL_DMA_IRQHandler+0xf6>
 8003642:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8003646:	4293      	cmp	r3, r2
 8003648:	d04b      	beq.n	80036e2 <HAL_DMA_IRQHandler+0xf6>
 800364a:	3218      	adds	r2, #24
 800364c:	4293      	cmp	r3, r2
 800364e:	d048      	beq.n	80036e2 <HAL_DMA_IRQHandler+0xf6>
 8003650:	3218      	adds	r2, #24
 8003652:	4293      	cmp	r3, r2
 8003654:	d045      	beq.n	80036e2 <HAL_DMA_IRQHandler+0xf6>
 8003656:	3218      	adds	r2, #24
 8003658:	4293      	cmp	r3, r2
 800365a:	d042      	beq.n	80036e2 <HAL_DMA_IRQHandler+0xf6>
 800365c:	3218      	adds	r2, #24
 800365e:	4293      	cmp	r3, r2
 8003660:	d03f      	beq.n	80036e2 <HAL_DMA_IRQHandler+0xf6>
 8003662:	3218      	adds	r2, #24
 8003664:	4293      	cmp	r3, r2
 8003666:	d03c      	beq.n	80036e2 <HAL_DMA_IRQHandler+0xf6>
 8003668:	3218      	adds	r2, #24
 800366a:	4293      	cmp	r3, r2
 800366c:	d039      	beq.n	80036e2 <HAL_DMA_IRQHandler+0xf6>
 800366e:	3218      	adds	r2, #24
 8003670:	4293      	cmp	r3, r2
 8003672:	d036      	beq.n	80036e2 <HAL_DMA_IRQHandler+0xf6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003674:	4962      	ldr	r1, [pc, #392]	; (8003800 <HAL_DMA_IRQHandler+0x214>)
 8003676:	4a63      	ldr	r2, [pc, #396]	; (8003804 <HAL_DMA_IRQHandler+0x218>)
 8003678:	4293      	cmp	r3, r2
 800367a:	bf18      	it	ne
 800367c:	428b      	cmpne	r3, r1
 800367e:	d012      	beq.n	80036a6 <HAL_DMA_IRQHandler+0xba>
 8003680:	4a61      	ldr	r2, [pc, #388]	; (8003808 <HAL_DMA_IRQHandler+0x21c>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d00f      	beq.n	80036a6 <HAL_DMA_IRQHandler+0xba>
 8003686:	3214      	adds	r2, #20
 8003688:	4293      	cmp	r3, r2
 800368a:	d00c      	beq.n	80036a6 <HAL_DMA_IRQHandler+0xba>
 800368c:	3214      	adds	r2, #20
 800368e:	4293      	cmp	r3, r2
 8003690:	d009      	beq.n	80036a6 <HAL_DMA_IRQHandler+0xba>
 8003692:	3214      	adds	r2, #20
 8003694:	4293      	cmp	r3, r2
 8003696:	d006      	beq.n	80036a6 <HAL_DMA_IRQHandler+0xba>
 8003698:	3214      	adds	r2, #20
 800369a:	4293      	cmp	r3, r2
 800369c:	d003      	beq.n	80036a6 <HAL_DMA_IRQHandler+0xba>
 800369e:	3214      	adds	r2, #20
 80036a0:	4293      	cmp	r3, r2
 80036a2:	f040 8261 	bne.w	8003b68 <HAL_DMA_IRQHandler+0x57c>
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80036a6:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80036a8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80036aa:	f001 011f 	and.w	r1, r1, #31
 80036ae:	2004      	movs	r0, #4
 80036b0:	4088      	lsls	r0, r1
 80036b2:	ea10 0f0c 	tst.w	r0, ip
 80036b6:	f000 82a7 	beq.w	8003c08 <HAL_DMA_IRQHandler+0x61c>
 80036ba:	f012 0f04 	tst.w	r2, #4
 80036be:	f000 82a3 	beq.w	8003c08 <HAL_DMA_IRQHandler+0x61c>
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80036c2:	6078      	str	r0, [r7, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80036c4:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80036c8:	f000 825a 	beq.w	8003b80 <HAL_DMA_IRQHandler+0x594>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80036cc:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 80036d0:	f040 8250 	bne.w	8003b74 <HAL_DMA_IRQHandler+0x588>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80036d4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	f000 8246 	beq.w	8003b68 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferM1HalfCpltCallback(hdma);
 80036dc:	4620      	mov	r0, r4
 80036de:	4798      	blx	r3
 80036e0:	e242      	b.n	8003b68 <HAL_DMA_IRQHandler+0x57c>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80036e2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80036e4:	f002 011f 	and.w	r1, r2, #31
 80036e8:	2208      	movs	r2, #8
 80036ea:	408a      	lsls	r2, r1
 80036ec:	4232      	tst	r2, r6
 80036ee:	d041      	beq.n	8003774 <HAL_DMA_IRQHandler+0x188>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80036f0:	bb70      	cbnz	r0, 8003750 <HAL_DMA_IRQHandler+0x164>
 80036f2:	4a42      	ldr	r2, [pc, #264]	; (80037fc <HAL_DMA_IRQHandler+0x210>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d02b      	beq.n	8003750 <HAL_DMA_IRQHandler+0x164>
 80036f8:	3218      	adds	r2, #24
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d028      	beq.n	8003750 <HAL_DMA_IRQHandler+0x164>
 80036fe:	3218      	adds	r2, #24
 8003700:	4293      	cmp	r3, r2
 8003702:	d025      	beq.n	8003750 <HAL_DMA_IRQHandler+0x164>
 8003704:	3218      	adds	r2, #24
 8003706:	4293      	cmp	r3, r2
 8003708:	d022      	beq.n	8003750 <HAL_DMA_IRQHandler+0x164>
 800370a:	3218      	adds	r2, #24
 800370c:	4293      	cmp	r3, r2
 800370e:	d01f      	beq.n	8003750 <HAL_DMA_IRQHandler+0x164>
 8003710:	3218      	adds	r2, #24
 8003712:	4293      	cmp	r3, r2
 8003714:	d01c      	beq.n	8003750 <HAL_DMA_IRQHandler+0x164>
 8003716:	f502 7256 	add.w	r2, r2, #856	; 0x358
 800371a:	4293      	cmp	r3, r2
 800371c:	d018      	beq.n	8003750 <HAL_DMA_IRQHandler+0x164>
 800371e:	3218      	adds	r2, #24
 8003720:	4293      	cmp	r3, r2
 8003722:	d015      	beq.n	8003750 <HAL_DMA_IRQHandler+0x164>
 8003724:	3218      	adds	r2, #24
 8003726:	4293      	cmp	r3, r2
 8003728:	d012      	beq.n	8003750 <HAL_DMA_IRQHandler+0x164>
 800372a:	3218      	adds	r2, #24
 800372c:	4293      	cmp	r3, r2
 800372e:	d00f      	beq.n	8003750 <HAL_DMA_IRQHandler+0x164>
 8003730:	3218      	adds	r2, #24
 8003732:	4293      	cmp	r3, r2
 8003734:	d00c      	beq.n	8003750 <HAL_DMA_IRQHandler+0x164>
 8003736:	3218      	adds	r2, #24
 8003738:	4293      	cmp	r3, r2
 800373a:	d009      	beq.n	8003750 <HAL_DMA_IRQHandler+0x164>
 800373c:	3218      	adds	r2, #24
 800373e:	4293      	cmp	r3, r2
 8003740:	d006      	beq.n	8003750 <HAL_DMA_IRQHandler+0x164>
 8003742:	3218      	adds	r2, #24
 8003744:	4293      	cmp	r3, r2
 8003746:	d003      	beq.n	8003750 <HAL_DMA_IRQHandler+0x164>
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 800374e:	e002      	b.n	8003756 <HAL_DMA_IRQHandler+0x16a>
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8003756:	b16a      	cbz	r2, 8003774 <HAL_DMA_IRQHandler+0x188>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	f022 0204 	bic.w	r2, r2, #4
 800375e:	601a      	str	r2, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003760:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003762:	f003 021f 	and.w	r2, r3, #31
 8003766:	2308      	movs	r3, #8
 8003768:	4093      	lsls	r3, r2
 800376a:	60bb      	str	r3, [r7, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800376c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800376e:	f043 0301 	orr.w	r3, r3, #1
 8003772:	6563      	str	r3, [r4, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003774:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003776:	f002 021f 	and.w	r2, r2, #31
 800377a:	fa26 f302 	lsr.w	r3, r6, r2
 800377e:	f013 0f01 	tst.w	r3, #1
 8003782:	d047      	beq.n	8003814 <HAL_DMA_IRQHandler+0x228>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003784:	6823      	ldr	r3, [r4, #0]
 8003786:	481b      	ldr	r0, [pc, #108]	; (80037f4 <HAL_DMA_IRQHandler+0x208>)
 8003788:	491b      	ldr	r1, [pc, #108]	; (80037f8 <HAL_DMA_IRQHandler+0x20c>)
 800378a:	428b      	cmp	r3, r1
 800378c:	bf18      	it	ne
 800378e:	4283      	cmpne	r3, r0
 8003790:	d03c      	beq.n	800380c <HAL_DMA_IRQHandler+0x220>
 8003792:	3118      	adds	r1, #24
 8003794:	428b      	cmp	r3, r1
 8003796:	d039      	beq.n	800380c <HAL_DMA_IRQHandler+0x220>
 8003798:	3118      	adds	r1, #24
 800379a:	428b      	cmp	r3, r1
 800379c:	d036      	beq.n	800380c <HAL_DMA_IRQHandler+0x220>
 800379e:	3118      	adds	r1, #24
 80037a0:	428b      	cmp	r3, r1
 80037a2:	d033      	beq.n	800380c <HAL_DMA_IRQHandler+0x220>
 80037a4:	3118      	adds	r1, #24
 80037a6:	428b      	cmp	r3, r1
 80037a8:	d030      	beq.n	800380c <HAL_DMA_IRQHandler+0x220>
 80037aa:	3118      	adds	r1, #24
 80037ac:	428b      	cmp	r3, r1
 80037ae:	d02d      	beq.n	800380c <HAL_DMA_IRQHandler+0x220>
 80037b0:	3118      	adds	r1, #24
 80037b2:	428b      	cmp	r3, r1
 80037b4:	d02a      	beq.n	800380c <HAL_DMA_IRQHandler+0x220>
 80037b6:	f501 7156 	add.w	r1, r1, #856	; 0x358
 80037ba:	428b      	cmp	r3, r1
 80037bc:	d026      	beq.n	800380c <HAL_DMA_IRQHandler+0x220>
 80037be:	3118      	adds	r1, #24
 80037c0:	428b      	cmp	r3, r1
 80037c2:	d023      	beq.n	800380c <HAL_DMA_IRQHandler+0x220>
 80037c4:	3118      	adds	r1, #24
 80037c6:	428b      	cmp	r3, r1
 80037c8:	d020      	beq.n	800380c <HAL_DMA_IRQHandler+0x220>
 80037ca:	3118      	adds	r1, #24
 80037cc:	428b      	cmp	r3, r1
 80037ce:	d01d      	beq.n	800380c <HAL_DMA_IRQHandler+0x220>
 80037d0:	3118      	adds	r1, #24
 80037d2:	428b      	cmp	r3, r1
 80037d4:	d01a      	beq.n	800380c <HAL_DMA_IRQHandler+0x220>
 80037d6:	3118      	adds	r1, #24
 80037d8:	428b      	cmp	r3, r1
 80037da:	d017      	beq.n	800380c <HAL_DMA_IRQHandler+0x220>
 80037dc:	3118      	adds	r1, #24
 80037de:	428b      	cmp	r3, r1
 80037e0:	d014      	beq.n	800380c <HAL_DMA_IRQHandler+0x220>
 80037e2:	3118      	adds	r1, #24
 80037e4:	428b      	cmp	r3, r1
 80037e6:	d011      	beq.n	800380c <HAL_DMA_IRQHandler+0x220>
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	e013      	b.n	8003814 <HAL_DMA_IRQHandler+0x228>
 80037ec:	24000004 	.word	0x24000004
 80037f0:	1b4e81b5 	.word	0x1b4e81b5
 80037f4:	40020010 	.word	0x40020010
 80037f8:	40020028 	.word	0x40020028
 80037fc:	40020040 	.word	0x40020040
 8003800:	58025408 	.word	0x58025408
 8003804:	5802541c 	.word	0x5802541c
 8003808:	58025430 	.word	0x58025430
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003812:	d13b      	bne.n	800388c <HAL_DMA_IRQHandler+0x2a0>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003814:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003816:	f003 031f 	and.w	r3, r3, #31
 800381a:	2204      	movs	r2, #4
 800381c:	fa02 f303 	lsl.w	r3, r2, r3
 8003820:	4233      	tst	r3, r6
 8003822:	d040      	beq.n	80038a6 <HAL_DMA_IRQHandler+0x2ba>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003824:	6822      	ldr	r2, [r4, #0]
 8003826:	4896      	ldr	r0, [pc, #600]	; (8003a80 <HAL_DMA_IRQHandler+0x494>)
 8003828:	4996      	ldr	r1, [pc, #600]	; (8003a84 <HAL_DMA_IRQHandler+0x498>)
 800382a:	428a      	cmp	r2, r1
 800382c:	bf18      	it	ne
 800382e:	4282      	cmpne	r2, r0
 8003830:	d035      	beq.n	800389e <HAL_DMA_IRQHandler+0x2b2>
 8003832:	3118      	adds	r1, #24
 8003834:	428a      	cmp	r2, r1
 8003836:	d032      	beq.n	800389e <HAL_DMA_IRQHandler+0x2b2>
 8003838:	3118      	adds	r1, #24
 800383a:	428a      	cmp	r2, r1
 800383c:	d02f      	beq.n	800389e <HAL_DMA_IRQHandler+0x2b2>
 800383e:	3118      	adds	r1, #24
 8003840:	428a      	cmp	r2, r1
 8003842:	d02c      	beq.n	800389e <HAL_DMA_IRQHandler+0x2b2>
 8003844:	3118      	adds	r1, #24
 8003846:	428a      	cmp	r2, r1
 8003848:	d029      	beq.n	800389e <HAL_DMA_IRQHandler+0x2b2>
 800384a:	3118      	adds	r1, #24
 800384c:	428a      	cmp	r2, r1
 800384e:	d026      	beq.n	800389e <HAL_DMA_IRQHandler+0x2b2>
 8003850:	3118      	adds	r1, #24
 8003852:	428a      	cmp	r2, r1
 8003854:	d023      	beq.n	800389e <HAL_DMA_IRQHandler+0x2b2>
 8003856:	f501 7156 	add.w	r1, r1, #856	; 0x358
 800385a:	428a      	cmp	r2, r1
 800385c:	d01f      	beq.n	800389e <HAL_DMA_IRQHandler+0x2b2>
 800385e:	3118      	adds	r1, #24
 8003860:	428a      	cmp	r2, r1
 8003862:	d01c      	beq.n	800389e <HAL_DMA_IRQHandler+0x2b2>
 8003864:	3118      	adds	r1, #24
 8003866:	428a      	cmp	r2, r1
 8003868:	d019      	beq.n	800389e <HAL_DMA_IRQHandler+0x2b2>
 800386a:	3118      	adds	r1, #24
 800386c:	428a      	cmp	r2, r1
 800386e:	d016      	beq.n	800389e <HAL_DMA_IRQHandler+0x2b2>
 8003870:	3118      	adds	r1, #24
 8003872:	428a      	cmp	r2, r1
 8003874:	d013      	beq.n	800389e <HAL_DMA_IRQHandler+0x2b2>
 8003876:	3118      	adds	r1, #24
 8003878:	428a      	cmp	r2, r1
 800387a:	d010      	beq.n	800389e <HAL_DMA_IRQHandler+0x2b2>
 800387c:	3118      	adds	r1, #24
 800387e:	428a      	cmp	r2, r1
 8003880:	d00d      	beq.n	800389e <HAL_DMA_IRQHandler+0x2b2>
 8003882:	3118      	adds	r1, #24
 8003884:	428a      	cmp	r2, r1
 8003886:	d00a      	beq.n	800389e <HAL_DMA_IRQHandler+0x2b2>
 8003888:	6813      	ldr	r3, [r2, #0]
 800388a:	e00c      	b.n	80038a6 <HAL_DMA_IRQHandler+0x2ba>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800388c:	2301      	movs	r3, #1
 800388e:	fa03 f202 	lsl.w	r2, r3, r2
 8003892:	60ba      	str	r2, [r7, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003894:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003896:	f043 0302 	orr.w	r3, r3, #2
 800389a:	6563      	str	r3, [r4, #84]	; 0x54
 800389c:	e7ba      	b.n	8003814 <HAL_DMA_IRQHandler+0x228>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800389e:	6812      	ldr	r2, [r2, #0]
 80038a0:	f012 0f02 	tst.w	r2, #2
 80038a4:	d13d      	bne.n	8003922 <HAL_DMA_IRQHandler+0x336>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80038a6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80038a8:	f003 031f 	and.w	r3, r3, #31
 80038ac:	2210      	movs	r2, #16
 80038ae:	fa02 f303 	lsl.w	r3, r2, r3
 80038b2:	4233      	tst	r3, r6
 80038b4:	d05f      	beq.n	8003976 <HAL_DMA_IRQHandler+0x38a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80038b6:	6822      	ldr	r2, [r4, #0]
 80038b8:	4871      	ldr	r0, [pc, #452]	; (8003a80 <HAL_DMA_IRQHandler+0x494>)
 80038ba:	4972      	ldr	r1, [pc, #456]	; (8003a84 <HAL_DMA_IRQHandler+0x498>)
 80038bc:	428a      	cmp	r2, r1
 80038be:	bf18      	it	ne
 80038c0:	4282      	cmpne	r2, r0
 80038c2:	d034      	beq.n	800392e <HAL_DMA_IRQHandler+0x342>
 80038c4:	3118      	adds	r1, #24
 80038c6:	428a      	cmp	r2, r1
 80038c8:	d031      	beq.n	800392e <HAL_DMA_IRQHandler+0x342>
 80038ca:	3118      	adds	r1, #24
 80038cc:	428a      	cmp	r2, r1
 80038ce:	d02e      	beq.n	800392e <HAL_DMA_IRQHandler+0x342>
 80038d0:	3118      	adds	r1, #24
 80038d2:	428a      	cmp	r2, r1
 80038d4:	d02b      	beq.n	800392e <HAL_DMA_IRQHandler+0x342>
 80038d6:	3118      	adds	r1, #24
 80038d8:	428a      	cmp	r2, r1
 80038da:	d028      	beq.n	800392e <HAL_DMA_IRQHandler+0x342>
 80038dc:	3118      	adds	r1, #24
 80038de:	428a      	cmp	r2, r1
 80038e0:	d025      	beq.n	800392e <HAL_DMA_IRQHandler+0x342>
 80038e2:	3118      	adds	r1, #24
 80038e4:	428a      	cmp	r2, r1
 80038e6:	d022      	beq.n	800392e <HAL_DMA_IRQHandler+0x342>
 80038e8:	f501 7156 	add.w	r1, r1, #856	; 0x358
 80038ec:	428a      	cmp	r2, r1
 80038ee:	d01e      	beq.n	800392e <HAL_DMA_IRQHandler+0x342>
 80038f0:	3118      	adds	r1, #24
 80038f2:	428a      	cmp	r2, r1
 80038f4:	d01b      	beq.n	800392e <HAL_DMA_IRQHandler+0x342>
 80038f6:	3118      	adds	r1, #24
 80038f8:	428a      	cmp	r2, r1
 80038fa:	d018      	beq.n	800392e <HAL_DMA_IRQHandler+0x342>
 80038fc:	3118      	adds	r1, #24
 80038fe:	428a      	cmp	r2, r1
 8003900:	d015      	beq.n	800392e <HAL_DMA_IRQHandler+0x342>
 8003902:	3118      	adds	r1, #24
 8003904:	428a      	cmp	r2, r1
 8003906:	d012      	beq.n	800392e <HAL_DMA_IRQHandler+0x342>
 8003908:	3118      	adds	r1, #24
 800390a:	428a      	cmp	r2, r1
 800390c:	d00f      	beq.n	800392e <HAL_DMA_IRQHandler+0x342>
 800390e:	3118      	adds	r1, #24
 8003910:	428a      	cmp	r2, r1
 8003912:	d00c      	beq.n	800392e <HAL_DMA_IRQHandler+0x342>
 8003914:	3118      	adds	r1, #24
 8003916:	428a      	cmp	r2, r1
 8003918:	d009      	beq.n	800392e <HAL_DMA_IRQHandler+0x342>
 800391a:	6812      	ldr	r2, [r2, #0]
 800391c:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8003920:	e008      	b.n	8003934 <HAL_DMA_IRQHandler+0x348>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003922:	60bb      	str	r3, [r7, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003924:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003926:	f043 0304 	orr.w	r3, r3, #4
 800392a:	6563      	str	r3, [r4, #84]	; 0x54
 800392c:	e7bb      	b.n	80038a6 <HAL_DMA_IRQHandler+0x2ba>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800392e:	6812      	ldr	r2, [r2, #0]
 8003930:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 8003934:	b1fa      	cbz	r2, 8003976 <HAL_DMA_IRQHandler+0x38a>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003936:	60bb      	str	r3, [r7, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003938:	6823      	ldr	r3, [r4, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8003940:	d00d      	beq.n	800395e <HAL_DMA_IRQHandler+0x372>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8003948:	d104      	bne.n	8003954 <HAL_DMA_IRQHandler+0x368>
            if(hdma->XferHalfCpltCallback != NULL)
 800394a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800394c:	b19b      	cbz	r3, 8003976 <HAL_DMA_IRQHandler+0x38a>
              hdma->XferHalfCpltCallback(hdma);
 800394e:	4620      	mov	r0, r4
 8003950:	4798      	blx	r3
 8003952:	e010      	b.n	8003976 <HAL_DMA_IRQHandler+0x38a>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003954:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003956:	b173      	cbz	r3, 8003976 <HAL_DMA_IRQHandler+0x38a>
              hdma->XferM1HalfCpltCallback(hdma);
 8003958:	4620      	mov	r0, r4
 800395a:	4798      	blx	r3
 800395c:	e00b      	b.n	8003976 <HAL_DMA_IRQHandler+0x38a>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	f412 7f80 	tst.w	r2, #256	; 0x100
 8003964:	d103      	bne.n	800396e <HAL_DMA_IRQHandler+0x382>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	f022 0208 	bic.w	r2, r2, #8
 800396c:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 800396e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003970:	b10b      	cbz	r3, 8003976 <HAL_DMA_IRQHandler+0x38a>
            hdma->XferHalfCpltCallback(hdma);
 8003972:	4620      	mov	r0, r4
 8003974:	4798      	blx	r3
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003976:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003978:	f003 031f 	and.w	r3, r3, #31
 800397c:	2220      	movs	r2, #32
 800397e:	fa02 f303 	lsl.w	r3, r2, r3
 8003982:	4233      	tst	r3, r6
 8003984:	f000 8092 	beq.w	8003aac <HAL_DMA_IRQHandler+0x4c0>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003988:	6822      	ldr	r2, [r4, #0]
 800398a:	483d      	ldr	r0, [pc, #244]	; (8003a80 <HAL_DMA_IRQHandler+0x494>)
 800398c:	493d      	ldr	r1, [pc, #244]	; (8003a84 <HAL_DMA_IRQHandler+0x498>)
 800398e:	428a      	cmp	r2, r1
 8003990:	bf18      	it	ne
 8003992:	4282      	cmpne	r2, r0
 8003994:	d02e      	beq.n	80039f4 <HAL_DMA_IRQHandler+0x408>
 8003996:	3118      	adds	r1, #24
 8003998:	428a      	cmp	r2, r1
 800399a:	d02b      	beq.n	80039f4 <HAL_DMA_IRQHandler+0x408>
 800399c:	3118      	adds	r1, #24
 800399e:	428a      	cmp	r2, r1
 80039a0:	d028      	beq.n	80039f4 <HAL_DMA_IRQHandler+0x408>
 80039a2:	3118      	adds	r1, #24
 80039a4:	428a      	cmp	r2, r1
 80039a6:	d025      	beq.n	80039f4 <HAL_DMA_IRQHandler+0x408>
 80039a8:	3118      	adds	r1, #24
 80039aa:	428a      	cmp	r2, r1
 80039ac:	d022      	beq.n	80039f4 <HAL_DMA_IRQHandler+0x408>
 80039ae:	3118      	adds	r1, #24
 80039b0:	428a      	cmp	r2, r1
 80039b2:	d01f      	beq.n	80039f4 <HAL_DMA_IRQHandler+0x408>
 80039b4:	3118      	adds	r1, #24
 80039b6:	428a      	cmp	r2, r1
 80039b8:	d01c      	beq.n	80039f4 <HAL_DMA_IRQHandler+0x408>
 80039ba:	f501 7156 	add.w	r1, r1, #856	; 0x358
 80039be:	428a      	cmp	r2, r1
 80039c0:	d018      	beq.n	80039f4 <HAL_DMA_IRQHandler+0x408>
 80039c2:	3118      	adds	r1, #24
 80039c4:	428a      	cmp	r2, r1
 80039c6:	d015      	beq.n	80039f4 <HAL_DMA_IRQHandler+0x408>
 80039c8:	3118      	adds	r1, #24
 80039ca:	428a      	cmp	r2, r1
 80039cc:	d012      	beq.n	80039f4 <HAL_DMA_IRQHandler+0x408>
 80039ce:	3118      	adds	r1, #24
 80039d0:	428a      	cmp	r2, r1
 80039d2:	d00f      	beq.n	80039f4 <HAL_DMA_IRQHandler+0x408>
 80039d4:	3118      	adds	r1, #24
 80039d6:	428a      	cmp	r2, r1
 80039d8:	d00c      	beq.n	80039f4 <HAL_DMA_IRQHandler+0x408>
 80039da:	3118      	adds	r1, #24
 80039dc:	428a      	cmp	r2, r1
 80039de:	d009      	beq.n	80039f4 <HAL_DMA_IRQHandler+0x408>
 80039e0:	3118      	adds	r1, #24
 80039e2:	428a      	cmp	r2, r1
 80039e4:	d006      	beq.n	80039f4 <HAL_DMA_IRQHandler+0x408>
 80039e6:	3118      	adds	r1, #24
 80039e8:	428a      	cmp	r2, r1
 80039ea:	d003      	beq.n	80039f4 <HAL_DMA_IRQHandler+0x408>
 80039ec:	6812      	ldr	r2, [r2, #0]
 80039ee:	f3c2 0240 	ubfx	r2, r2, #1, #1
 80039f2:	e002      	b.n	80039fa <HAL_DMA_IRQHandler+0x40e>
 80039f4:	6812      	ldr	r2, [r2, #0]
 80039f6:	f3c2 1200 	ubfx	r2, r2, #4, #1
 80039fa:	2a00      	cmp	r2, #0
 80039fc:	d056      	beq.n	8003aac <HAL_DMA_IRQHandler+0x4c0>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80039fe:	60bb      	str	r3, [r7, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003a00:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b04      	cmp	r3, #4
 8003a08:	d00e      	beq.n	8003a28 <HAL_DMA_IRQHandler+0x43c>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003a0a:	6823      	ldr	r3, [r4, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8003a12:	d039      	beq.n	8003a88 <HAL_DMA_IRQHandler+0x49c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8003a1a:	d12c      	bne.n	8003a76 <HAL_DMA_IRQHandler+0x48a>
            if(hdma->XferM1CpltCallback != NULL)
 8003a1c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d044      	beq.n	8003aac <HAL_DMA_IRQHandler+0x4c0>
              hdma->XferM1CpltCallback(hdma);
 8003a22:	4620      	mov	r0, r4
 8003a24:	4798      	blx	r3
 8003a26:	e041      	b.n	8003aac <HAL_DMA_IRQHandler+0x4c0>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a28:	6822      	ldr	r2, [r4, #0]
 8003a2a:	6813      	ldr	r3, [r2, #0]
 8003a2c:	f023 0316 	bic.w	r3, r3, #22
 8003a30:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003a32:	6822      	ldr	r2, [r4, #0]
 8003a34:	6953      	ldr	r3, [r2, #20]
 8003a36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a3a:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a3c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003a3e:	b1b3      	cbz	r3, 8003a6e <HAL_DMA_IRQHandler+0x482>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003a40:	6822      	ldr	r2, [r4, #0]
 8003a42:	6813      	ldr	r3, [r2, #0]
 8003a44:	f023 0308 	bic.w	r3, r3, #8
 8003a48:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003a4a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003a4c:	f003 021f 	and.w	r2, r3, #31
 8003a50:	233f      	movs	r3, #63	; 0x3f
 8003a52:	4093      	lsls	r3, r2
 8003a54:	60bb      	str	r3, [r7, #8]
          hdma->State = HAL_DMA_STATE_READY;
 8003a56:	2301      	movs	r3, #1
 8003a58:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          if(hdma->XferAbortCallback != NULL)
 8003a62:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d07f      	beq.n	8003b68 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferAbortCallback(hdma);
 8003a68:	4620      	mov	r0, r4
 8003a6a:	4798      	blx	r3
          return;
 8003a6c:	e07c      	b.n	8003b68 <HAL_DMA_IRQHandler+0x57c>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a6e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1e5      	bne.n	8003a40 <HAL_DMA_IRQHandler+0x454>
 8003a74:	e7e9      	b.n	8003a4a <HAL_DMA_IRQHandler+0x45e>
            if(hdma->XferCpltCallback != NULL)
 8003a76:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003a78:	b1c3      	cbz	r3, 8003aac <HAL_DMA_IRQHandler+0x4c0>
              hdma->XferCpltCallback(hdma);
 8003a7a:	4620      	mov	r0, r4
 8003a7c:	4798      	blx	r3
 8003a7e:	e015      	b.n	8003aac <HAL_DMA_IRQHandler+0x4c0>
 8003a80:	40020010 	.word	0x40020010
 8003a84:	40020028 	.word	0x40020028
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	f412 7f80 	tst.w	r2, #256	; 0x100
 8003a8e:	d109      	bne.n	8003aa4 <HAL_DMA_IRQHandler+0x4b8>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	f022 0210 	bic.w	r2, r2, #16
 8003a96:	601a      	str	r2, [r3, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
            __HAL_UNLOCK(hdma);
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          if(hdma->XferCpltCallback != NULL)
 8003aa4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003aa6:	b10b      	cbz	r3, 8003aac <HAL_DMA_IRQHandler+0x4c0>
            hdma->XferCpltCallback(hdma);
 8003aa8:	4620      	mov	r0, r4
 8003aaa:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003aac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d05a      	beq.n	8003b68 <HAL_DMA_IRQHandler+0x57c>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003ab2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003ab4:	f013 0f01 	tst.w	r3, #1
 8003ab8:	d052      	beq.n	8003b60 <HAL_DMA_IRQHandler+0x574>
        hdma->State = HAL_DMA_STATE_ABORT;
 8003aba:	2304      	movs	r3, #4
 8003abc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8003ac0:	6823      	ldr	r3, [r4, #0]
 8003ac2:	4996      	ldr	r1, [pc, #600]	; (8003d1c <HAL_DMA_IRQHandler+0x730>)
 8003ac4:	4a96      	ldr	r2, [pc, #600]	; (8003d20 <HAL_DMA_IRQHandler+0x734>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	bf18      	it	ne
 8003aca:	428b      	cmpne	r3, r1
 8003acc:	d02f      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x542>
 8003ace:	3218      	adds	r2, #24
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d02c      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x542>
 8003ad4:	3218      	adds	r2, #24
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d029      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x542>
 8003ada:	3218      	adds	r2, #24
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d026      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x542>
 8003ae0:	3218      	adds	r2, #24
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d023      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x542>
 8003ae6:	3218      	adds	r2, #24
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d020      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x542>
 8003aec:	3218      	adds	r2, #24
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d01d      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x542>
 8003af2:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d019      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x542>
 8003afa:	3218      	adds	r2, #24
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d016      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x542>
 8003b00:	3218      	adds	r2, #24
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d013      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x542>
 8003b06:	3218      	adds	r2, #24
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d010      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x542>
 8003b0c:	3218      	adds	r2, #24
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d00d      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x542>
 8003b12:	3218      	adds	r2, #24
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d00a      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x542>
 8003b18:	3218      	adds	r2, #24
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d007      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x542>
 8003b1e:	3218      	adds	r2, #24
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d004      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x542>
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	f022 0201 	bic.w	r2, r2, #1
 8003b2a:	601a      	str	r2, [r3, #0]
 8003b2c:	e003      	b.n	8003b36 <HAL_DMA_IRQHandler+0x54a>
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	f022 0201 	bic.w	r2, r2, #1
 8003b34:	601a      	str	r2, [r3, #0]
          if (++count > timeout)
 8003b36:	9b01      	ldr	r3, [sp, #4]
 8003b38:	3301      	adds	r3, #1
 8003b3a:	9301      	str	r3, [sp, #4]
 8003b3c:	42ab      	cmp	r3, r5
 8003b3e:	d804      	bhi.n	8003b4a <HAL_DMA_IRQHandler+0x55e>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003b40:	6823      	ldr	r3, [r4, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f013 0f01 	tst.w	r3, #1
 8003b48:	d1f5      	bne.n	8003b36 <HAL_DMA_IRQHandler+0x54a>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003b4a:	6823      	ldr	r3, [r4, #0]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f013 0f01 	tst.w	r3, #1
 8003b52:	d00b      	beq.n	8003b6c <HAL_DMA_IRQHandler+0x580>
          hdma->State = HAL_DMA_STATE_ERROR;
 8003b54:	2303      	movs	r3, #3
 8003b56:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      if(hdma->XferErrorCallback != NULL)
 8003b60:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003b62:	b10b      	cbz	r3, 8003b68 <HAL_DMA_IRQHandler+0x57c>
        hdma->XferErrorCallback(hdma);
 8003b64:	4620      	mov	r0, r4
 8003b66:	4798      	blx	r3
}
 8003b68:	b003      	add	sp, #12
 8003b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
          hdma->State = HAL_DMA_STATE_READY;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 8003b72:	e7f2      	b.n	8003b5a <HAL_DMA_IRQHandler+0x56e>
          if(hdma->XferHalfCpltCallback != NULL)
 8003b74:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d0f6      	beq.n	8003b68 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferHalfCpltCallback(hdma);
 8003b7a:	4620      	mov	r0, r4
 8003b7c:	4798      	blx	r3
 8003b7e:	e7f3      	b.n	8003b68 <HAL_DMA_IRQHandler+0x57c>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003b80:	f012 0f20 	tst.w	r2, #32
 8003b84:	d13a      	bne.n	8003bfc <HAL_DMA_IRQHandler+0x610>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b86:	6823      	ldr	r3, [r4, #0]
 8003b88:	4964      	ldr	r1, [pc, #400]	; (8003d1c <HAL_DMA_IRQHandler+0x730>)
 8003b8a:	4a65      	ldr	r2, [pc, #404]	; (8003d20 <HAL_DMA_IRQHandler+0x734>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	bf18      	it	ne
 8003b90:	428b      	cmpne	r3, r1
 8003b92:	d02f      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x608>
 8003b94:	3218      	adds	r2, #24
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d02c      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x608>
 8003b9a:	3218      	adds	r2, #24
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d029      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x608>
 8003ba0:	3218      	adds	r2, #24
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d026      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x608>
 8003ba6:	3218      	adds	r2, #24
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d023      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x608>
 8003bac:	3218      	adds	r2, #24
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d020      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x608>
 8003bb2:	3218      	adds	r2, #24
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d01d      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x608>
 8003bb8:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d019      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x608>
 8003bc0:	3218      	adds	r2, #24
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d016      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x608>
 8003bc6:	3218      	adds	r2, #24
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d013      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x608>
 8003bcc:	3218      	adds	r2, #24
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d010      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x608>
 8003bd2:	3218      	adds	r2, #24
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d00d      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x608>
 8003bd8:	3218      	adds	r2, #24
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d00a      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x608>
 8003bde:	3218      	adds	r2, #24
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d007      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x608>
 8003be4:	3218      	adds	r2, #24
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d004      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0x608>
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	f022 0204 	bic.w	r2, r2, #4
 8003bf0:	601a      	str	r2, [r3, #0]
 8003bf2:	e003      	b.n	8003bfc <HAL_DMA_IRQHandler+0x610>
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	f022 0208 	bic.w	r2, r2, #8
 8003bfa:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8003bfc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d0b2      	beq.n	8003b68 <HAL_DMA_IRQHandler+0x57c>
          hdma->XferHalfCpltCallback(hdma);
 8003c02:	4620      	mov	r0, r4
 8003c04:	4798      	blx	r3
 8003c06:	e7af      	b.n	8003b68 <HAL_DMA_IRQHandler+0x57c>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003c08:	2002      	movs	r0, #2
 8003c0a:	4088      	lsls	r0, r1
 8003c0c:	ea10 0f0c 	tst.w	r0, ip
 8003c10:	d060      	beq.n	8003cd4 <HAL_DMA_IRQHandler+0x6e8>
 8003c12:	f012 0f02 	tst.w	r2, #2
 8003c16:	d05d      	beq.n	8003cd4 <HAL_DMA_IRQHandler+0x6e8>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003c18:	6078      	str	r0, [r7, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c1a:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8003c1e:	d00e      	beq.n	8003c3e <HAL_DMA_IRQHandler+0x652>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003c20:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8003c24:	d105      	bne.n	8003c32 <HAL_DMA_IRQHandler+0x646>
          if(hdma->XferM1CpltCallback != NULL)
 8003c26:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d09d      	beq.n	8003b68 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferM1CpltCallback(hdma);
 8003c2c:	4620      	mov	r0, r4
 8003c2e:	4798      	blx	r3
 8003c30:	e79a      	b.n	8003b68 <HAL_DMA_IRQHandler+0x57c>
          if(hdma->XferCpltCallback != NULL)
 8003c32:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d097      	beq.n	8003b68 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferCpltCallback(hdma);
 8003c38:	4620      	mov	r0, r4
 8003c3a:	4798      	blx	r3
 8003c3c:	e794      	b.n	8003b68 <HAL_DMA_IRQHandler+0x57c>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003c3e:	f012 0f20 	tst.w	r2, #32
 8003c42:	d140      	bne.n	8003cc6 <HAL_DMA_IRQHandler+0x6da>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003c44:	6823      	ldr	r3, [r4, #0]
 8003c46:	4935      	ldr	r1, [pc, #212]	; (8003d1c <HAL_DMA_IRQHandler+0x730>)
 8003c48:	4a35      	ldr	r2, [pc, #212]	; (8003d20 <HAL_DMA_IRQHandler+0x734>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	bf18      	it	ne
 8003c4e:	428b      	cmpne	r3, r1
 8003c50:	d02f      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0x6c6>
 8003c52:	3218      	adds	r2, #24
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d02c      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0x6c6>
 8003c58:	3218      	adds	r2, #24
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d029      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0x6c6>
 8003c5e:	3218      	adds	r2, #24
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d026      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0x6c6>
 8003c64:	3218      	adds	r2, #24
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d023      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0x6c6>
 8003c6a:	3218      	adds	r2, #24
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d020      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0x6c6>
 8003c70:	3218      	adds	r2, #24
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d01d      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0x6c6>
 8003c76:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d019      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0x6c6>
 8003c7e:	3218      	adds	r2, #24
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d016      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0x6c6>
 8003c84:	3218      	adds	r2, #24
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d013      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0x6c6>
 8003c8a:	3218      	adds	r2, #24
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d010      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0x6c6>
 8003c90:	3218      	adds	r2, #24
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d00d      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0x6c6>
 8003c96:	3218      	adds	r2, #24
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d00a      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0x6c6>
 8003c9c:	3218      	adds	r2, #24
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d007      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0x6c6>
 8003ca2:	3218      	adds	r2, #24
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d004      	beq.n	8003cb2 <HAL_DMA_IRQHandler+0x6c6>
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	f022 020a 	bic.w	r2, r2, #10
 8003cae:	601a      	str	r2, [r3, #0]
 8003cb0:	e003      	b.n	8003cba <HAL_DMA_IRQHandler+0x6ce>
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	f022 0214 	bic.w	r2, r2, #20
 8003cb8:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8003cc6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	f43f af4d 	beq.w	8003b68 <HAL_DMA_IRQHandler+0x57c>
          hdma->XferCpltCallback(hdma);
 8003cce:	4620      	mov	r0, r4
 8003cd0:	4798      	blx	r3
 8003cd2:	e749      	b.n	8003b68 <HAL_DMA_IRQHandler+0x57c>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003cd4:	2008      	movs	r0, #8
 8003cd6:	fa00 f101 	lsl.w	r1, r0, r1
 8003cda:	ea11 0f0c 	tst.w	r1, ip
 8003cde:	f43f af43 	beq.w	8003b68 <HAL_DMA_IRQHandler+0x57c>
 8003ce2:	f012 0f08 	tst.w	r2, #8
 8003ce6:	f43f af3f 	beq.w	8003b68 <HAL_DMA_IRQHandler+0x57c>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	f022 020e 	bic.w	r2, r2, #14
 8003cf0:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003cf2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003cf4:	f003 031f 	and.w	r3, r3, #31
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfe:	607b      	str	r3, [r7, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003d00:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_READY;
 8003d02:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8003d06:	2300      	movs	r3, #0
 8003d08:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      if (hdma->XferErrorCallback != NULL)
 8003d0c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	f43f af2a 	beq.w	8003b68 <HAL_DMA_IRQHandler+0x57c>
        hdma->XferErrorCallback(hdma);
 8003d14:	4620      	mov	r0, r4
 8003d16:	4798      	blx	r3
  }
 8003d18:	e726      	b.n	8003b68 <HAL_DMA_IRQHandler+0x57c>
 8003d1a:	bf00      	nop
 8003d1c:	40020010 	.word	0x40020010
 8003d20:	40020028 	.word	0x40020028

08003d24 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8003d24:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8003d26:	4770      	bx	lr

08003d28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d2a:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8003d2c:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003d2e:	e06b      	b.n	8003e08 <HAL_GPIO_Init+0xe0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d30:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003d32:	005e      	lsls	r6, r3, #1
 8003d34:	2403      	movs	r4, #3
 8003d36:	40b4      	lsls	r4, r6
 8003d38:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d3c:	68cc      	ldr	r4, [r1, #12]
 8003d3e:	40b4      	lsls	r4, r6
 8003d40:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8003d42:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d44:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d46:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d4a:	684c      	ldr	r4, [r1, #4]
 8003d4c:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8003d50:	409c      	lsls	r4, r3
 8003d52:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OTYPER = temp;
 8003d56:	6044      	str	r4, [r0, #4]
 8003d58:	e068      	b.n	8003e2c <HAL_GPIO_Init+0x104>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d5a:	08dd      	lsrs	r5, r3, #3
 8003d5c:	3508      	adds	r5, #8
 8003d5e:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003d62:	f003 0407 	and.w	r4, r3, #7
 8003d66:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8003d6a:	240f      	movs	r4, #15
 8003d6c:	fa04 f40c 	lsl.w	r4, r4, ip
 8003d70:	ea26 0e04 	bic.w	lr, r6, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003d74:	690c      	ldr	r4, [r1, #16]
 8003d76:	fa04 f40c 	lsl.w	r4, r4, ip
 8003d7a:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 8003d7e:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8003d82:	e06b      	b.n	8003e5c <HAL_GPIO_Init+0x134>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003d84:	2409      	movs	r4, #9
 8003d86:	e000      	b.n	8003d8a <HAL_GPIO_Init+0x62>
 8003d88:	2400      	movs	r4, #0
 8003d8a:	fa04 f40e 	lsl.w	r4, r4, lr
 8003d8e:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d90:	f10c 0c02 	add.w	ip, ip, #2
 8003d94:	4d66      	ldr	r5, [pc, #408]	; (8003f30 <HAL_GPIO_Init+0x208>)
 8003d96:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003d9a:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
 8003d9e:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8003da0:	43d4      	mvns	r4, r2
 8003da2:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003da6:	684f      	ldr	r7, [r1, #4]
 8003da8:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8003dac:	d001      	beq.n	8003db2 <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 8003dae:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8003db2:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8003db6:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8003db8:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8003dba:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003dbe:	684f      	ldr	r7, [r1, #4]
 8003dc0:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 8003dc4:	d001      	beq.n	8003dca <HAL_GPIO_Init+0xa2>
        {
          temp |= iocurrent;
 8003dc6:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8003dca:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8003dce:	606e      	str	r6, [r5, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003dd0:	f8d5 5084 	ldr.w	r5, [r5, #132]	; 0x84
        temp &= ~(iocurrent);
 8003dd4:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003dd8:	684f      	ldr	r7, [r1, #4]
 8003dda:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8003dde:	d001      	beq.n	8003de4 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8003de0:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003de4:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8003de8:	f8c5 6084 	str.w	r6, [r5, #132]	; 0x84

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003dec:	f8d5 5080 	ldr.w	r5, [r5, #128]	; 0x80
        temp &= ~(iocurrent);
 8003df0:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003df2:	684e      	ldr	r6, [r1, #4]
 8003df4:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 8003df8:	d001      	beq.n	8003dfe <HAL_GPIO_Init+0xd6>
        {
          temp |= iocurrent;
 8003dfa:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003dfe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e02:	f8c2 4080 	str.w	r4, [r2, #128]	; 0x80
      }
    }

    position++;
 8003e06:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003e08:	680a      	ldr	r2, [r1, #0]
 8003e0a:	fa32 f403 	lsrs.w	r4, r2, r3
 8003e0e:	f000 808c 	beq.w	8003f2a <HAL_GPIO_Init+0x202>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003e12:	f04f 0c01 	mov.w	ip, #1
 8003e16:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00U)
 8003e1a:	ea1c 0202 	ands.w	r2, ip, r2
 8003e1e:	d0f2      	beq.n	8003e06 <HAL_GPIO_Init+0xde>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e20:	684c      	ldr	r4, [r1, #4]
 8003e22:	f004 0403 	and.w	r4, r4, #3
 8003e26:	3c01      	subs	r4, #1
 8003e28:	2c01      	cmp	r4, #1
 8003e2a:	d981      	bls.n	8003d30 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e2c:	684c      	ldr	r4, [r1, #4]
 8003e2e:	f004 0403 	and.w	r4, r4, #3
 8003e32:	2c03      	cmp	r4, #3
 8003e34:	d00c      	beq.n	8003e50 <HAL_GPIO_Init+0x128>
      temp = GPIOx->PUPDR;
 8003e36:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e38:	005d      	lsls	r5, r3, #1
 8003e3a:	f04f 0c03 	mov.w	ip, #3
 8003e3e:	fa0c fc05 	lsl.w	ip, ip, r5
 8003e42:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e46:	688c      	ldr	r4, [r1, #8]
 8003e48:	40ac      	lsls	r4, r5
 8003e4a:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->PUPDR = temp;
 8003e4e:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e50:	684c      	ldr	r4, [r1, #4]
 8003e52:	f004 0403 	and.w	r4, r4, #3
 8003e56:	2c02      	cmp	r4, #2
 8003e58:	f43f af7f 	beq.w	8003d5a <HAL_GPIO_Init+0x32>
      temp = GPIOx->MODER;
 8003e5c:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003e5e:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8003e62:	f04f 0c03 	mov.w	ip, #3
 8003e66:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003e6a:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e6e:	684c      	ldr	r4, [r1, #4]
 8003e70:	f004 0403 	and.w	r4, r4, #3
 8003e74:	fa04 f40e 	lsl.w	r4, r4, lr
 8003e78:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8003e7c:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e7e:	684c      	ldr	r4, [r1, #4]
 8003e80:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 8003e84:	d0bf      	beq.n	8003e06 <HAL_GPIO_Init+0xde>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e86:	4c2b      	ldr	r4, [pc, #172]	; (8003f34 <HAL_GPIO_Init+0x20c>)
 8003e88:	f8d4 50f4 	ldr.w	r5, [r4, #244]	; 0xf4
 8003e8c:	f045 0502 	orr.w	r5, r5, #2
 8003e90:	f8c4 50f4 	str.w	r5, [r4, #244]	; 0xf4
 8003e94:	f8d4 40f4 	ldr.w	r4, [r4, #244]	; 0xf4
 8003e98:	f004 0402 	and.w	r4, r4, #2
 8003e9c:	9401      	str	r4, [sp, #4]
 8003e9e:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8003ea0:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8003ea4:	f10c 0502 	add.w	r5, ip, #2
 8003ea8:	4c21      	ldr	r4, [pc, #132]	; (8003f30 <HAL_GPIO_Init+0x208>)
 8003eaa:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003eae:	f003 0403 	and.w	r4, r3, #3
 8003eb2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8003eb6:	240f      	movs	r4, #15
 8003eb8:	fa04 f40e 	lsl.w	r4, r4, lr
 8003ebc:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003ec0:	4c1d      	ldr	r4, [pc, #116]	; (8003f38 <HAL_GPIO_Init+0x210>)
 8003ec2:	42a0      	cmp	r0, r4
 8003ec4:	f43f af60 	beq.w	8003d88 <HAL_GPIO_Init+0x60>
 8003ec8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003ecc:	42a0      	cmp	r0, r4
 8003ece:	d01e      	beq.n	8003f0e <HAL_GPIO_Init+0x1e6>
 8003ed0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003ed4:	42a0      	cmp	r0, r4
 8003ed6:	d01c      	beq.n	8003f12 <HAL_GPIO_Init+0x1ea>
 8003ed8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003edc:	42a0      	cmp	r0, r4
 8003ede:	d01a      	beq.n	8003f16 <HAL_GPIO_Init+0x1ee>
 8003ee0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003ee4:	42a0      	cmp	r0, r4
 8003ee6:	d018      	beq.n	8003f1a <HAL_GPIO_Init+0x1f2>
 8003ee8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003eec:	42a0      	cmp	r0, r4
 8003eee:	d016      	beq.n	8003f1e <HAL_GPIO_Init+0x1f6>
 8003ef0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003ef4:	42a0      	cmp	r0, r4
 8003ef6:	d014      	beq.n	8003f22 <HAL_GPIO_Init+0x1fa>
 8003ef8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003efc:	42a0      	cmp	r0, r4
 8003efe:	d012      	beq.n	8003f26 <HAL_GPIO_Init+0x1fe>
 8003f00:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8003f04:	42a0      	cmp	r0, r4
 8003f06:	f43f af3d 	beq.w	8003d84 <HAL_GPIO_Init+0x5c>
 8003f0a:	240a      	movs	r4, #10
 8003f0c:	e73d      	b.n	8003d8a <HAL_GPIO_Init+0x62>
 8003f0e:	2401      	movs	r4, #1
 8003f10:	e73b      	b.n	8003d8a <HAL_GPIO_Init+0x62>
 8003f12:	2402      	movs	r4, #2
 8003f14:	e739      	b.n	8003d8a <HAL_GPIO_Init+0x62>
 8003f16:	2403      	movs	r4, #3
 8003f18:	e737      	b.n	8003d8a <HAL_GPIO_Init+0x62>
 8003f1a:	2404      	movs	r4, #4
 8003f1c:	e735      	b.n	8003d8a <HAL_GPIO_Init+0x62>
 8003f1e:	2405      	movs	r4, #5
 8003f20:	e733      	b.n	8003d8a <HAL_GPIO_Init+0x62>
 8003f22:	2406      	movs	r4, #6
 8003f24:	e731      	b.n	8003d8a <HAL_GPIO_Init+0x62>
 8003f26:	2407      	movs	r4, #7
 8003f28:	e72f      	b.n	8003d8a <HAL_GPIO_Init+0x62>
  }
}
 8003f2a:	b003      	add	sp, #12
 8003f2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f2e:	bf00      	nop
 8003f30:	58000400 	.word	0x58000400
 8003f34:	58024400 	.word	0x58024400
 8003f38:	58020000 	.word	0x58020000

08003f3c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f3c:	b10a      	cbz	r2, 8003f42 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f3e:	6181      	str	r1, [r0, #24]
 8003f40:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003f42:	0409      	lsls	r1, r1, #16
 8003f44:	6181      	str	r1, [r0, #24]
  }
}
 8003f46:	4770      	bx	lr

08003f48 <HAL_PWREx_ConfigSupply>:
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003f48:	4b13      	ldr	r3, [pc, #76]	; (8003f98 <HAL_PWREx_ConfigSupply+0x50>)
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	f013 0f04 	tst.w	r3, #4
 8003f50:	d107      	bne.n	8003f62 <HAL_PWREx_ConfigSupply+0x1a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003f52:	4b11      	ldr	r3, [pc, #68]	; (8003f98 <HAL_PWREx_ConfigSupply+0x50>)
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	f003 0307 	and.w	r3, r3, #7
 8003f5a:	4283      	cmp	r3, r0
 8003f5c:	d01a      	beq.n	8003f94 <HAL_PWREx_ConfigSupply+0x4c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003f5e:	2001      	movs	r0, #1
 8003f60:	4770      	bx	lr
{
 8003f62:	b510      	push	{r4, lr}
      return HAL_OK;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003f64:	4a0c      	ldr	r2, [pc, #48]	; (8003f98 <HAL_PWREx_ConfigSupply+0x50>)
 8003f66:	68d3      	ldr	r3, [r2, #12]
 8003f68:	f023 0307 	bic.w	r3, r3, #7
 8003f6c:	4318      	orrs	r0, r3
 8003f6e:	60d0      	str	r0, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003f70:	f7fd fb12 	bl	8001598 <HAL_GetTick>
 8003f74:	4604      	mov	r4, r0

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003f76:	4b08      	ldr	r3, [pc, #32]	; (8003f98 <HAL_PWREx_ConfigSupply+0x50>)
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8003f7e:	d107      	bne.n	8003f90 <HAL_PWREx_ConfigSupply+0x48>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003f80:	f7fd fb0a 	bl	8001598 <HAL_GetTick>
 8003f84:	1b00      	subs	r0, r0, r4
 8003f86:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003f8a:	d9f4      	bls.n	8003f76 <HAL_PWREx_ConfigSupply+0x2e>
    {
      return HAL_ERROR;
 8003f8c:	2001      	movs	r0, #1
 8003f8e:	e000      	b.n	8003f92 <HAL_PWREx_ConfigSupply+0x4a>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003f90:	2000      	movs	r0, #0
}
 8003f92:	bd10      	pop	{r4, pc}
      return HAL_OK;
 8003f94:	2000      	movs	r0, #0
}
 8003f96:	4770      	bx	lr
 8003f98:	58024800 	.word	0x58024800

08003f9c <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f9c:	2800      	cmp	r0, #0
 8003f9e:	f000 82d7 	beq.w	8004550 <HAL_RCC_OscConfig+0x5b4>
{
 8003fa2:	b538      	push	{r3, r4, r5, lr}
 8003fa4:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fa6:	6803      	ldr	r3, [r0, #0]
 8003fa8:	f013 0f01 	tst.w	r3, #1
 8003fac:	d025      	beq.n	8003ffa <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fae:	4aa0      	ldr	r2, [pc, #640]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 8003fb0:	6913      	ldr	r3, [r2, #16]
 8003fb2:	f003 0338 	and.w	r3, r3, #56	; 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003fb6:	6a92      	ldr	r2, [r2, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003fb8:	2b10      	cmp	r3, #16
 8003fba:	d015      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x4c>
 8003fbc:	2b18      	cmp	r3, #24
 8003fbe:	d00f      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fc0:	6863      	ldr	r3, [r4, #4]
 8003fc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fc6:	d03f      	beq.n	8004048 <HAL_RCC_OscConfig+0xac>
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d153      	bne.n	8004074 <HAL_RCC_OscConfig+0xd8>
 8003fcc:	4b98      	ldr	r3, [pc, #608]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003fd4:	601a      	str	r2, [r3, #0]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003fdc:	601a      	str	r2, [r3, #0]
 8003fde:	e038      	b.n	8004052 <HAL_RCC_OscConfig+0xb6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003fe0:	f002 0203 	and.w	r2, r2, #3
 8003fe4:	2a02      	cmp	r2, #2
 8003fe6:	d1eb      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x24>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fe8:	4b91      	ldr	r3, [pc, #580]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003ff0:	d003      	beq.n	8003ffa <HAL_RCC_OscConfig+0x5e>
 8003ff2:	6863      	ldr	r3, [r4, #4]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	f000 82ad 	beq.w	8004554 <HAL_RCC_OscConfig+0x5b8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ffa:	6823      	ldr	r3, [r4, #0]
 8003ffc:	f013 0f02 	tst.w	r3, #2
 8004000:	f000 8088 	beq.w	8004114 <HAL_RCC_OscConfig+0x178>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004004:	4a8a      	ldr	r2, [pc, #552]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 8004006:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004008:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800400a:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 800400e:	d05a      	beq.n	80040c6 <HAL_RCC_OscConfig+0x12a>
 8004010:	2b18      	cmp	r3, #24
 8004012:	d055      	beq.n	80040c0 <HAL_RCC_OscConfig+0x124>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004014:	68e3      	ldr	r3, [r4, #12]
 8004016:	2b00      	cmp	r3, #0
 8004018:	f000 80a9 	beq.w	800416e <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800401c:	4984      	ldr	r1, [pc, #528]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 800401e:	680a      	ldr	r2, [r1, #0]
 8004020:	f022 0219 	bic.w	r2, r2, #25
 8004024:	4313      	orrs	r3, r2
 8004026:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004028:	f7fd fab6 	bl	8001598 <HAL_GetTick>
 800402c:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800402e:	4b80      	ldr	r3, [pc, #512]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f013 0f04 	tst.w	r3, #4
 8004036:	f040 8091 	bne.w	800415c <HAL_RCC_OscConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800403a:	f7fd faad 	bl	8001598 <HAL_GetTick>
 800403e:	1b40      	subs	r0, r0, r5
 8004040:	2802      	cmp	r0, #2
 8004042:	d9f4      	bls.n	800402e <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 8004044:	2003      	movs	r0, #3
 8004046:	e28c      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004048:	4a79      	ldr	r2, [pc, #484]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 800404a:	6813      	ldr	r3, [r2, #0]
 800404c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004050:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004052:	6863      	ldr	r3, [r4, #4]
 8004054:	b32b      	cbz	r3, 80040a2 <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 8004056:	f7fd fa9f 	bl	8001598 <HAL_GetTick>
 800405a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800405c:	4b74      	ldr	r3, [pc, #464]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004064:	d1c9      	bne.n	8003ffa <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004066:	f7fd fa97 	bl	8001598 <HAL_GetTick>
 800406a:	1b40      	subs	r0, r0, r5
 800406c:	2864      	cmp	r0, #100	; 0x64
 800406e:	d9f5      	bls.n	800405c <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 8004070:	2003      	movs	r0, #3
 8004072:	e276      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004074:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004078:	d009      	beq.n	800408e <HAL_RCC_OscConfig+0xf2>
 800407a:	4b6d      	ldr	r3, [pc, #436]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004082:	601a      	str	r2, [r3, #0]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800408a:	601a      	str	r2, [r3, #0]
 800408c:	e7e1      	b.n	8004052 <HAL_RCC_OscConfig+0xb6>
 800408e:	4b68      	ldr	r3, [pc, #416]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004096:	601a      	str	r2, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800409e:	601a      	str	r2, [r3, #0]
 80040a0:	e7d7      	b.n	8004052 <HAL_RCC_OscConfig+0xb6>
        tickstart = HAL_GetTick();
 80040a2:	f7fd fa79 	bl	8001598 <HAL_GetTick>
 80040a6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80040a8:	4b61      	ldr	r3, [pc, #388]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80040b0:	d0a3      	beq.n	8003ffa <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040b2:	f7fd fa71 	bl	8001598 <HAL_GetTick>
 80040b6:	1b40      	subs	r0, r0, r5
 80040b8:	2864      	cmp	r0, #100	; 0x64
 80040ba:	d9f5      	bls.n	80040a8 <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 80040bc:	2003      	movs	r0, #3
 80040be:	e250      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80040c0:	f012 0f03 	tst.w	r2, #3
 80040c4:	d1a6      	bne.n	8004014 <HAL_RCC_OscConfig+0x78>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040c6:	4b5a      	ldr	r3, [pc, #360]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f013 0f04 	tst.w	r3, #4
 80040ce:	d003      	beq.n	80040d8 <HAL_RCC_OscConfig+0x13c>
 80040d0:	68e3      	ldr	r3, [r4, #12]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	f000 8240 	beq.w	8004558 <HAL_RCC_OscConfig+0x5bc>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80040d8:	4a55      	ldr	r2, [pc, #340]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 80040da:	6813      	ldr	r3, [r2, #0]
 80040dc:	f023 0319 	bic.w	r3, r3, #25
 80040e0:	68e1      	ldr	r1, [r4, #12]
 80040e2:	430b      	orrs	r3, r1
 80040e4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80040e6:	f7fd fa57 	bl	8001598 <HAL_GetTick>
 80040ea:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80040ec:	4b50      	ldr	r3, [pc, #320]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f013 0f04 	tst.w	r3, #4
 80040f4:	d106      	bne.n	8004104 <HAL_RCC_OscConfig+0x168>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040f6:	f7fd fa4f 	bl	8001598 <HAL_GetTick>
 80040fa:	1b40      	subs	r0, r0, r5
 80040fc:	2802      	cmp	r0, #2
 80040fe:	d9f5      	bls.n	80040ec <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8004100:	2003      	movs	r0, #3
 8004102:	e22e      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004104:	4a4a      	ldr	r2, [pc, #296]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 8004106:	6853      	ldr	r3, [r2, #4]
 8004108:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800410c:	6921      	ldr	r1, [r4, #16]
 800410e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004112:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004114:	6823      	ldr	r3, [r4, #0]
 8004116:	f013 0f10 	tst.w	r3, #16
 800411a:	d051      	beq.n	80041c0 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800411c:	4a44      	ldr	r2, [pc, #272]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 800411e:	6913      	ldr	r3, [r2, #16]
 8004120:	f003 0338 	and.w	r3, r3, #56	; 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004124:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004126:	2b08      	cmp	r3, #8
 8004128:	d039      	beq.n	800419e <HAL_RCC_OscConfig+0x202>
 800412a:	2b18      	cmp	r3, #24
 800412c:	d033      	beq.n	8004196 <HAL_RCC_OscConfig+0x1fa>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800412e:	69e3      	ldr	r3, [r4, #28]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d069      	beq.n	8004208 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004134:	4a3e      	ldr	r2, [pc, #248]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 8004136:	6813      	ldr	r3, [r2, #0]
 8004138:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800413c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800413e:	f7fd fa2b 	bl	8001598 <HAL_GetTick>
 8004142:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004144:	4b3a      	ldr	r3, [pc, #232]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f413 7f80 	tst.w	r3, #256	; 0x100
 800414c:	d153      	bne.n	80041f6 <HAL_RCC_OscConfig+0x25a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800414e:	f7fd fa23 	bl	8001598 <HAL_GetTick>
 8004152:	1b40      	subs	r0, r0, r5
 8004154:	2802      	cmp	r0, #2
 8004156:	d9f5      	bls.n	8004144 <HAL_RCC_OscConfig+0x1a8>
          {
            return HAL_TIMEOUT;
 8004158:	2003      	movs	r0, #3
 800415a:	e202      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800415c:	4a34      	ldr	r2, [pc, #208]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 800415e:	6853      	ldr	r3, [r2, #4]
 8004160:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004164:	6921      	ldr	r1, [r4, #16]
 8004166:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800416a:	6053      	str	r3, [r2, #4]
 800416c:	e7d2      	b.n	8004114 <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_DISABLE();
 800416e:	4a30      	ldr	r2, [pc, #192]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 8004170:	6813      	ldr	r3, [r2, #0]
 8004172:	f023 0301 	bic.w	r3, r3, #1
 8004176:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004178:	f7fd fa0e 	bl	8001598 <HAL_GetTick>
 800417c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800417e:	4b2c      	ldr	r3, [pc, #176]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f013 0f04 	tst.w	r3, #4
 8004186:	d0c5      	beq.n	8004114 <HAL_RCC_OscConfig+0x178>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004188:	f7fd fa06 	bl	8001598 <HAL_GetTick>
 800418c:	1b40      	subs	r0, r0, r5
 800418e:	2802      	cmp	r0, #2
 8004190:	d9f5      	bls.n	800417e <HAL_RCC_OscConfig+0x1e2>
            return HAL_TIMEOUT;
 8004192:	2003      	movs	r0, #3
 8004194:	e1e5      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004196:	f002 0203 	and.w	r2, r2, #3
 800419a:	2a01      	cmp	r2, #1
 800419c:	d1c7      	bne.n	800412e <HAL_RCC_OscConfig+0x192>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800419e:	4b24      	ldr	r3, [pc, #144]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f413 7f80 	tst.w	r3, #256	; 0x100
 80041a6:	d003      	beq.n	80041b0 <HAL_RCC_OscConfig+0x214>
 80041a8:	69e3      	ldr	r3, [r4, #28]
 80041aa:	2b80      	cmp	r3, #128	; 0x80
 80041ac:	f040 81d6 	bne.w	800455c <HAL_RCC_OscConfig+0x5c0>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80041b0:	4a1f      	ldr	r2, [pc, #124]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 80041b2:	68d3      	ldr	r3, [r2, #12]
 80041b4:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 80041b8:	6a21      	ldr	r1, [r4, #32]
 80041ba:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80041be:	60d3      	str	r3, [r2, #12]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041c0:	6823      	ldr	r3, [r4, #0]
 80041c2:	f013 0f08 	tst.w	r3, #8
 80041c6:	d049      	beq.n	800425c <HAL_RCC_OscConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80041c8:	6963      	ldr	r3, [r4, #20]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d032      	beq.n	8004234 <HAL_RCC_OscConfig+0x298>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041ce:	4a18      	ldr	r2, [pc, #96]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 80041d0:	6f53      	ldr	r3, [r2, #116]	; 0x74
 80041d2:	f043 0301 	orr.w	r3, r3, #1
 80041d6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041d8:	f7fd f9de 	bl	8001598 <HAL_GetTick>
 80041dc:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80041de:	4b14      	ldr	r3, [pc, #80]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 80041e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041e2:	f013 0f02 	tst.w	r3, #2
 80041e6:	d139      	bne.n	800425c <HAL_RCC_OscConfig+0x2c0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041e8:	f7fd f9d6 	bl	8001598 <HAL_GetTick>
 80041ec:	1b40      	subs	r0, r0, r5
 80041ee:	2802      	cmp	r0, #2
 80041f0:	d9f5      	bls.n	80041de <HAL_RCC_OscConfig+0x242>
        {
          return HAL_TIMEOUT;
 80041f2:	2003      	movs	r0, #3
 80041f4:	e1b5      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80041f6:	4a0e      	ldr	r2, [pc, #56]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 80041f8:	68d3      	ldr	r3, [r2, #12]
 80041fa:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 80041fe:	6a21      	ldr	r1, [r4, #32]
 8004200:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004204:	60d3      	str	r3, [r2, #12]
 8004206:	e7db      	b.n	80041c0 <HAL_RCC_OscConfig+0x224>
        __HAL_RCC_CSI_DISABLE();
 8004208:	4a09      	ldr	r2, [pc, #36]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 800420a:	6813      	ldr	r3, [r2, #0]
 800420c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004210:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004212:	f7fd f9c1 	bl	8001598 <HAL_GetTick>
 8004216:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004218:	4b05      	ldr	r3, [pc, #20]	; (8004230 <HAL_RCC_OscConfig+0x294>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004220:	d0ce      	beq.n	80041c0 <HAL_RCC_OscConfig+0x224>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004222:	f7fd f9b9 	bl	8001598 <HAL_GetTick>
 8004226:	1b40      	subs	r0, r0, r5
 8004228:	2802      	cmp	r0, #2
 800422a:	d9f5      	bls.n	8004218 <HAL_RCC_OscConfig+0x27c>
            return HAL_TIMEOUT;
 800422c:	2003      	movs	r0, #3
 800422e:	e198      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
 8004230:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004234:	4a9d      	ldr	r2, [pc, #628]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 8004236:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8004238:	f023 0301 	bic.w	r3, r3, #1
 800423c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800423e:	f7fd f9ab 	bl	8001598 <HAL_GetTick>
 8004242:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004244:	4b99      	ldr	r3, [pc, #612]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 8004246:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004248:	f013 0f02 	tst.w	r3, #2
 800424c:	d006      	beq.n	800425c <HAL_RCC_OscConfig+0x2c0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800424e:	f7fd f9a3 	bl	8001598 <HAL_GetTick>
 8004252:	1b40      	subs	r0, r0, r5
 8004254:	2802      	cmp	r0, #2
 8004256:	d9f5      	bls.n	8004244 <HAL_RCC_OscConfig+0x2a8>
        {
          return HAL_TIMEOUT;
 8004258:	2003      	movs	r0, #3
 800425a:	e182      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800425c:	6823      	ldr	r3, [r4, #0]
 800425e:	f013 0f20 	tst.w	r3, #32
 8004262:	d029      	beq.n	80042b8 <HAL_RCC_OscConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004264:	69a3      	ldr	r3, [r4, #24]
 8004266:	b19b      	cbz	r3, 8004290 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004268:	4a90      	ldr	r2, [pc, #576]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 800426a:	6813      	ldr	r3, [r2, #0]
 800426c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004270:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004272:	f7fd f991 	bl	8001598 <HAL_GetTick>
 8004276:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004278:	4b8c      	ldr	r3, [pc, #560]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8004280:	d11a      	bne.n	80042b8 <HAL_RCC_OscConfig+0x31c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004282:	f7fd f989 	bl	8001598 <HAL_GetTick>
 8004286:	1b40      	subs	r0, r0, r5
 8004288:	2802      	cmp	r0, #2
 800428a:	d9f5      	bls.n	8004278 <HAL_RCC_OscConfig+0x2dc>
        {
          return HAL_TIMEOUT;
 800428c:	2003      	movs	r0, #3
 800428e:	e168      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004290:	4a86      	ldr	r2, [pc, #536]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 8004292:	6813      	ldr	r3, [r2, #0]
 8004294:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004298:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800429a:	f7fd f97d 	bl	8001598 <HAL_GetTick>
 800429e:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80042a0:	4b82      	ldr	r3, [pc, #520]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80042a8:	d006      	beq.n	80042b8 <HAL_RCC_OscConfig+0x31c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042aa:	f7fd f975 	bl	8001598 <HAL_GetTick>
 80042ae:	1b40      	subs	r0, r0, r5
 80042b0:	2802      	cmp	r0, #2
 80042b2:	d9f5      	bls.n	80042a0 <HAL_RCC_OscConfig+0x304>
        {
          return HAL_TIMEOUT;
 80042b4:	2003      	movs	r0, #3
 80042b6:	e154      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042b8:	6823      	ldr	r3, [r4, #0]
 80042ba:	f013 0f04 	tst.w	r3, #4
 80042be:	d121      	bne.n	8004304 <HAL_RCC_OscConfig+0x368>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	f000 814c 	beq.w	8004560 <HAL_RCC_OscConfig+0x5c4>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80042c8:	4a78      	ldr	r2, [pc, #480]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 80042ca:	6912      	ldr	r2, [r2, #16]
 80042cc:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80042d0:	2a18      	cmp	r2, #24
 80042d2:	f000 80f3 	beq.w	80044bc <HAL_RCC_OscConfig+0x520>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042d6:	2b02      	cmp	r3, #2
 80042d8:	d075      	beq.n	80043c6 <HAL_RCC_OscConfig+0x42a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042da:	4a74      	ldr	r2, [pc, #464]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 80042dc:	6813      	ldr	r3, [r2, #0]
 80042de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042e4:	f7fd f958 	bl	8001598 <HAL_GetTick>
 80042e8:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80042ea:	4b70      	ldr	r3, [pc, #448]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80042f2:	f000 80d8 	beq.w	80044a6 <HAL_RCC_OscConfig+0x50a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042f6:	f7fd f94f 	bl	8001598 <HAL_GetTick>
 80042fa:	1b00      	subs	r0, r0, r4
 80042fc:	2802      	cmp	r0, #2
 80042fe:	d9f4      	bls.n	80042ea <HAL_RCC_OscConfig+0x34e>
          {
            return HAL_TIMEOUT;
 8004300:	2003      	movs	r0, #3
 8004302:	e12e      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
    PWR->CR1 |= PWR_CR1_DBP;
 8004304:	4a6a      	ldr	r2, [pc, #424]	; (80044b0 <HAL_RCC_OscConfig+0x514>)
 8004306:	6813      	ldr	r3, [r2, #0]
 8004308:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800430c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800430e:	f7fd f943 	bl	8001598 <HAL_GetTick>
 8004312:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004314:	4b66      	ldr	r3, [pc, #408]	; (80044b0 <HAL_RCC_OscConfig+0x514>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f413 7f80 	tst.w	r3, #256	; 0x100
 800431c:	d106      	bne.n	800432c <HAL_RCC_OscConfig+0x390>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800431e:	f7fd f93b 	bl	8001598 <HAL_GetTick>
 8004322:	1b40      	subs	r0, r0, r5
 8004324:	2864      	cmp	r0, #100	; 0x64
 8004326:	d9f5      	bls.n	8004314 <HAL_RCC_OscConfig+0x378>
        return HAL_TIMEOUT;
 8004328:	2003      	movs	r0, #3
 800432a:	e11a      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800432c:	68a3      	ldr	r3, [r4, #8]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d00a      	beq.n	8004348 <HAL_RCC_OscConfig+0x3ac>
 8004332:	bb0b      	cbnz	r3, 8004378 <HAL_RCC_OscConfig+0x3dc>
 8004334:	4b5d      	ldr	r3, [pc, #372]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 8004336:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004338:	f022 0201 	bic.w	r2, r2, #1
 800433c:	671a      	str	r2, [r3, #112]	; 0x70
 800433e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004340:	f022 0204 	bic.w	r2, r2, #4
 8004344:	671a      	str	r2, [r3, #112]	; 0x70
 8004346:	e004      	b.n	8004352 <HAL_RCC_OscConfig+0x3b6>
 8004348:	4a58      	ldr	r2, [pc, #352]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 800434a:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800434c:	f043 0301 	orr.w	r3, r3, #1
 8004350:	6713      	str	r3, [r2, #112]	; 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004352:	68a3      	ldr	r3, [r4, #8]
 8004354:	b333      	cbz	r3, 80043a4 <HAL_RCC_OscConfig+0x408>
      tickstart = HAL_GetTick();
 8004356:	f7fd f91f 	bl	8001598 <HAL_GetTick>
 800435a:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800435c:	4b53      	ldr	r3, [pc, #332]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 800435e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004360:	f013 0f02 	tst.w	r3, #2
 8004364:	d1ac      	bne.n	80042c0 <HAL_RCC_OscConfig+0x324>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004366:	f7fd f917 	bl	8001598 <HAL_GetTick>
 800436a:	1b40      	subs	r0, r0, r5
 800436c:	f241 3388 	movw	r3, #5000	; 0x1388
 8004370:	4298      	cmp	r0, r3
 8004372:	d9f3      	bls.n	800435c <HAL_RCC_OscConfig+0x3c0>
          return HAL_TIMEOUT;
 8004374:	2003      	movs	r0, #3
 8004376:	e0f4      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004378:	2b05      	cmp	r3, #5
 800437a:	d009      	beq.n	8004390 <HAL_RCC_OscConfig+0x3f4>
 800437c:	4b4b      	ldr	r3, [pc, #300]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 800437e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004380:	f022 0201 	bic.w	r2, r2, #1
 8004384:	671a      	str	r2, [r3, #112]	; 0x70
 8004386:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004388:	f022 0204 	bic.w	r2, r2, #4
 800438c:	671a      	str	r2, [r3, #112]	; 0x70
 800438e:	e7e0      	b.n	8004352 <HAL_RCC_OscConfig+0x3b6>
 8004390:	4b46      	ldr	r3, [pc, #280]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 8004392:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004394:	f042 0204 	orr.w	r2, r2, #4
 8004398:	671a      	str	r2, [r3, #112]	; 0x70
 800439a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800439c:	f042 0201 	orr.w	r2, r2, #1
 80043a0:	671a      	str	r2, [r3, #112]	; 0x70
 80043a2:	e7d6      	b.n	8004352 <HAL_RCC_OscConfig+0x3b6>
      tickstart = HAL_GetTick();
 80043a4:	f7fd f8f8 	bl	8001598 <HAL_GetTick>
 80043a8:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80043aa:	4b40      	ldr	r3, [pc, #256]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 80043ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043ae:	f013 0f02 	tst.w	r3, #2
 80043b2:	d085      	beq.n	80042c0 <HAL_RCC_OscConfig+0x324>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043b4:	f7fd f8f0 	bl	8001598 <HAL_GetTick>
 80043b8:	1b40      	subs	r0, r0, r5
 80043ba:	f241 3388 	movw	r3, #5000	; 0x1388
 80043be:	4298      	cmp	r0, r3
 80043c0:	d9f3      	bls.n	80043aa <HAL_RCC_OscConfig+0x40e>
          return HAL_TIMEOUT;
 80043c2:	2003      	movs	r0, #3
 80043c4:	e0cd      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
        __HAL_RCC_PLL_DISABLE();
 80043c6:	4a39      	ldr	r2, [pc, #228]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 80043c8:	6813      	ldr	r3, [r2, #0]
 80043ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80043ce:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80043d0:	f7fd f8e2 	bl	8001598 <HAL_GetTick>
 80043d4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80043d6:	4b35      	ldr	r3, [pc, #212]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80043de:	d006      	beq.n	80043ee <HAL_RCC_OscConfig+0x452>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043e0:	f7fd f8da 	bl	8001598 <HAL_GetTick>
 80043e4:	1b40      	subs	r0, r0, r5
 80043e6:	2802      	cmp	r0, #2
 80043e8:	d9f5      	bls.n	80043d6 <HAL_RCC_OscConfig+0x43a>
            return HAL_TIMEOUT;
 80043ea:	2003      	movs	r0, #3
 80043ec:	e0b9      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043ee:	4b2f      	ldr	r3, [pc, #188]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 80043f0:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80043f2:	4a30      	ldr	r2, [pc, #192]	; (80044b4 <HAL_RCC_OscConfig+0x518>)
 80043f4:	400a      	ands	r2, r1
 80043f6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80043f8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80043fa:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 80043fe:	430a      	orrs	r2, r1
 8004400:	629a      	str	r2, [r3, #40]	; 0x28
 8004402:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004404:	3a01      	subs	r2, #1
 8004406:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800440a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800440c:	3901      	subs	r1, #1
 800440e:	0249      	lsls	r1, r1, #9
 8004410:	b289      	uxth	r1, r1
 8004412:	430a      	orrs	r2, r1
 8004414:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004416:	3901      	subs	r1, #1
 8004418:	0409      	lsls	r1, r1, #16
 800441a:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
 800441e:	430a      	orrs	r2, r1
 8004420:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8004422:	3901      	subs	r1, #1
 8004424:	0609      	lsls	r1, r1, #24
 8004426:	f001 41fe 	and.w	r1, r1, #2130706432	; 0x7f000000
 800442a:	430a      	orrs	r2, r1
 800442c:	631a      	str	r2, [r3, #48]	; 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 800442e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004430:	f022 0201 	bic.w	r2, r2, #1
 8004434:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004436:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004438:	4a1f      	ldr	r2, [pc, #124]	; (80044b8 <HAL_RCC_OscConfig+0x51c>)
 800443a:	400a      	ands	r2, r1
 800443c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800443e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8004442:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004444:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004446:	f022 020c 	bic.w	r2, r2, #12
 800444a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800444c:	430a      	orrs	r2, r1
 800444e:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004452:	f022 0202 	bic.w	r2, r2, #2
 8004456:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004458:	430a      	orrs	r2, r1
 800445a:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800445c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800445e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004462:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004464:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004466:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800446a:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800446c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800446e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004472:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8004474:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004476:	f042 0201 	orr.w	r2, r2, #1
 800447a:	62da      	str	r2, [r3, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004482:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004484:	f7fd f888 	bl	8001598 <HAL_GetTick>
 8004488:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800448a:	4b08      	ldr	r3, [pc, #32]	; (80044ac <HAL_RCC_OscConfig+0x510>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004492:	d106      	bne.n	80044a2 <HAL_RCC_OscConfig+0x506>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004494:	f7fd f880 	bl	8001598 <HAL_GetTick>
 8004498:	1b00      	subs	r0, r0, r4
 800449a:	2802      	cmp	r0, #2
 800449c:	d9f5      	bls.n	800448a <HAL_RCC_OscConfig+0x4ee>
            return HAL_TIMEOUT;
 800449e:	2003      	movs	r0, #3
 80044a0:	e05f      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 80044a2:	2000      	movs	r0, #0
 80044a4:	e05d      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
 80044a6:	2000      	movs	r0, #0
 80044a8:	e05b      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
 80044aa:	bf00      	nop
 80044ac:	58024400 	.word	0x58024400
 80044b0:	58024800 	.word	0x58024800
 80044b4:	fffffc0c 	.word	0xfffffc0c
 80044b8:	ffff0007 	.word	0xffff0007
      temp1_pllckcfg = RCC->PLLCKSELR;
 80044bc:	4930      	ldr	r1, [pc, #192]	; (8004580 <HAL_RCC_OscConfig+0x5e4>)
 80044be:	6a8a      	ldr	r2, [r1, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 80044c0:	6b08      	ldr	r0, [r1, #48]	; 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	d04e      	beq.n	8004564 <HAL_RCC_OscConfig+0x5c8>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044c6:	f002 0303 	and.w	r3, r2, #3
 80044ca:	6aa1      	ldr	r1, [r4, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044cc:	428b      	cmp	r3, r1
 80044ce:	d14b      	bne.n	8004568 <HAL_RCC_OscConfig+0x5cc>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80044d0:	f3c2 1205 	ubfx	r2, r2, #4, #6
 80044d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d148      	bne.n	800456c <HAL_RCC_OscConfig+0x5d0>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80044da:	f3c0 0208 	ubfx	r2, r0, #0, #9
 80044de:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80044e0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d144      	bne.n	8004570 <HAL_RCC_OscConfig+0x5d4>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80044e6:	f3c0 2246 	ubfx	r2, r0, #9, #7
 80044ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80044ec:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d140      	bne.n	8004574 <HAL_RCC_OscConfig+0x5d8>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80044f2:	f3c0 4206 	ubfx	r2, r0, #16, #7
 80044f6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80044f8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d13c      	bne.n	8004578 <HAL_RCC_OscConfig+0x5dc>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80044fe:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8004502:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004504:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004506:	4298      	cmp	r0, r3
 8004508:	d138      	bne.n	800457c <HAL_RCC_OscConfig+0x5e0>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800450a:	4b1d      	ldr	r3, [pc, #116]	; (8004580 <HAL_RCC_OscConfig+0x5e4>)
 800450c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800450e:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004512:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8004514:	429a      	cmp	r2, r3
 8004516:	d101      	bne.n	800451c <HAL_RCC_OscConfig+0x580>
  return HAL_OK;
 8004518:	2000      	movs	r0, #0
 800451a:	e022      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
          __HAL_RCC_PLLFRACN_DISABLE();
 800451c:	4a18      	ldr	r2, [pc, #96]	; (8004580 <HAL_RCC_OscConfig+0x5e4>)
 800451e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004520:	f023 0301 	bic.w	r3, r3, #1
 8004524:	62d3      	str	r3, [r2, #44]	; 0x2c
          tickstart = HAL_GetTick();
 8004526:	f7fd f837 	bl	8001598 <HAL_GetTick>
 800452a:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800452c:	f7fd f834 	bl	8001598 <HAL_GetTick>
 8004530:	42a8      	cmp	r0, r5
 8004532:	d0fb      	beq.n	800452c <HAL_RCC_OscConfig+0x590>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004534:	4a12      	ldr	r2, [pc, #72]	; (8004580 <HAL_RCC_OscConfig+0x5e4>)
 8004536:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8004538:	4b12      	ldr	r3, [pc, #72]	; (8004584 <HAL_RCC_OscConfig+0x5e8>)
 800453a:	400b      	ands	r3, r1
 800453c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800453e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004542:	6353      	str	r3, [r2, #52]	; 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8004544:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004546:	f043 0301 	orr.w	r3, r3, #1
 800454a:	62d3      	str	r3, [r2, #44]	; 0x2c
  return HAL_OK;
 800454c:	2000      	movs	r0, #0
 800454e:	e008      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
    return HAL_ERROR;
 8004550:	2001      	movs	r0, #1
}
 8004552:	4770      	bx	lr
        return HAL_ERROR;
 8004554:	2001      	movs	r0, #1
 8004556:	e004      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
        return HAL_ERROR;
 8004558:	2001      	movs	r0, #1
 800455a:	e002      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
        return HAL_ERROR;
 800455c:	2001      	movs	r0, #1
 800455e:	e000      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
  return HAL_OK;
 8004560:	2000      	movs	r0, #0
}
 8004562:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 8004564:	2001      	movs	r0, #1
 8004566:	e7fc      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
 8004568:	2001      	movs	r0, #1
 800456a:	e7fa      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
 800456c:	2001      	movs	r0, #1
 800456e:	e7f8      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
 8004570:	2001      	movs	r0, #1
 8004572:	e7f6      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
 8004574:	2001      	movs	r0, #1
 8004576:	e7f4      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
 8004578:	2001      	movs	r0, #1
 800457a:	e7f2      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
 800457c:	2001      	movs	r0, #1
 800457e:	e7f0      	b.n	8004562 <HAL_RCC_OscConfig+0x5c6>
 8004580:	58024400 	.word	0x58024400
 8004584:	ffff0007 	.word	0xffff0007

08004588 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004588:	4b74      	ldr	r3, [pc, #464]	; (800475c <HAL_RCC_GetSysClockFreq+0x1d4>)
 800458a:	691b      	ldr	r3, [r3, #16]
 800458c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004590:	2b10      	cmp	r3, #16
 8004592:	f000 80de 	beq.w	8004752 <HAL_RCC_GetSysClockFreq+0x1ca>
 8004596:	2b18      	cmp	r3, #24
 8004598:	d010      	beq.n	80045bc <HAL_RCC_GetSysClockFreq+0x34>
 800459a:	b10b      	cbz	r3, 80045a0 <HAL_RCC_GetSysClockFreq+0x18>
 800459c:	4870      	ldr	r0, [pc, #448]	; (8004760 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800459e:	4770      	bx	lr
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80045a0:	4b6e      	ldr	r3, [pc, #440]	; (800475c <HAL_RCC_GetSysClockFreq+0x1d4>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f013 0f20 	tst.w	r3, #32
 80045a8:	f000 80d5 	beq.w	8004756 <HAL_RCC_GetSysClockFreq+0x1ce>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80045ac:	4b6b      	ldr	r3, [pc, #428]	; (800475c <HAL_RCC_GetSysClockFreq+0x1d4>)
 80045ae:	6818      	ldr	r0, [r3, #0]
 80045b0:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 80045b4:	4b6b      	ldr	r3, [pc, #428]	; (8004764 <HAL_RCC_GetSysClockFreq+0x1dc>)
 80045b6:	fa23 f000 	lsr.w	r0, r3, r0
 80045ba:	4770      	bx	lr
{
 80045bc:	b410      	push	{r4}
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80045be:	4a67      	ldr	r2, [pc, #412]	; (800475c <HAL_RCC_GetSysClockFreq+0x1d4>)
 80045c0:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80045c2:	f001 0103 	and.w	r1, r1, #3
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80045c6:	6a94      	ldr	r4, [r2, #40]	; 0x28
 80045c8:	f3c4 1005 	ubfx	r0, r4, #4, #6
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80045cc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80045ce:	f003 0c01 	and.w	ip, r3, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80045d2:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80045d4:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80045d8:	fb0c f303 	mul.w	r3, ip, r3
 80045dc:	ee07 3a90 	vmov	s15, r3
 80045e0:	eef8 7a67 	vcvt.f32.u32	s15, s15

      if (pllm != 0U)
 80045e4:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
 80045e8:	f000 8093 	beq.w	8004712 <HAL_RCC_GetSysClockFreq+0x18a>
      {
        switch (pllsource)
 80045ec:	2901      	cmp	r1, #1
 80045ee:	d065      	beq.n	80046bc <HAL_RCC_GetSysClockFreq+0x134>
 80045f0:	2902      	cmp	r1, #2
 80045f2:	f000 8091 	beq.w	8004718 <HAL_RCC_GetSysClockFreq+0x190>
 80045f6:	b1e1      	cbz	r1, 8004632 <HAL_RCC_GetSysClockFreq+0xaa>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80045f8:	ee07 0a10 	vmov	s14, r0
 80045fc:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004600:	ed9f 6a59 	vldr	s12, [pc, #356]	; 8004768 <HAL_RCC_GetSysClockFreq+0x1e0>
 8004604:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004608:	4b54      	ldr	r3, [pc, #336]	; (800475c <HAL_RCC_GetSysClockFreq+0x1d4>)
 800460a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800460c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004610:	ee06 3a90 	vmov	s13, r3
 8004614:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004618:	ed9f 6a54 	vldr	s12, [pc, #336]	; 800476c <HAL_RCC_GetSysClockFreq+0x1e4>
 800461c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004620:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004624:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004628:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800462c:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8004630:	e060      	b.n	80046f4 <HAL_RCC_GetSysClockFreq+0x16c>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004632:	6813      	ldr	r3, [r2, #0]
 8004634:	f013 0f20 	tst.w	r3, #32
 8004638:	d023      	beq.n	8004682 <HAL_RCC_GetSysClockFreq+0xfa>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800463a:	4611      	mov	r1, r2
 800463c:	6812      	ldr	r2, [r2, #0]
 800463e:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004642:	4b48      	ldr	r3, [pc, #288]	; (8004764 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8004644:	40d3      	lsrs	r3, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004646:	ee07 3a10 	vmov	s14, r3
 800464a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800464e:	ee07 0a10 	vmov	s14, r0
 8004652:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8004656:	ee86 7a86 	vdiv.f32	s14, s13, s12
 800465a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800465c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004660:	ee06 3a90 	vmov	s13, r3
 8004664:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004668:	ed9f 6a40 	vldr	s12, [pc, #256]	; 800476c <HAL_RCC_GetSysClockFreq+0x1e4>
 800466c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004670:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004674:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004678:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800467c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004680:	e038      	b.n	80046f4 <HAL_RCC_GetSysClockFreq+0x16c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004682:	ee07 0a10 	vmov	s14, r0
 8004686:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800468a:	ed9f 6a39 	vldr	s12, [pc, #228]	; 8004770 <HAL_RCC_GetSysClockFreq+0x1e8>
 800468e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004692:	4b32      	ldr	r3, [pc, #200]	; (800475c <HAL_RCC_GetSysClockFreq+0x1d4>)
 8004694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004696:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800469a:	ee06 3a90 	vmov	s13, r3
 800469e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80046a2:	ed9f 6a32 	vldr	s12, [pc, #200]	; 800476c <HAL_RCC_GetSysClockFreq+0x1e4>
 80046a6:	ee67 7a86 	vmul.f32	s15, s15, s12
 80046aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80046b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80046ba:	e01b      	b.n	80046f4 <HAL_RCC_GetSysClockFreq+0x16c>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80046bc:	ee07 0a10 	vmov	s14, r0
 80046c0:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80046c4:	ed9f 6a28 	vldr	s12, [pc, #160]	; 8004768 <HAL_RCC_GetSysClockFreq+0x1e0>
 80046c8:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80046cc:	4b23      	ldr	r3, [pc, #140]	; (800475c <HAL_RCC_GetSysClockFreq+0x1d4>)
 80046ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046d4:	ee06 3a90 	vmov	s13, r3
 80046d8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80046dc:	ed9f 6a23 	vldr	s12, [pc, #140]	; 800476c <HAL_RCC_GetSysClockFreq+0x1e4>
 80046e0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80046e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80046ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046f0:	ee27 7a27 	vmul.f32	s14, s14, s15
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80046f4:	4b19      	ldr	r3, [pc, #100]	; (800475c <HAL_RCC_GetSysClockFreq+0x1d4>)
 80046f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80046fc:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80046fe:	ee07 3a90 	vmov	s15, r3
 8004702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004706:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800470a:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 800470e:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8004712:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004716:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004718:	ee07 0a10 	vmov	s14, r0
 800471c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004720:	ed9f 6a14 	vldr	s12, [pc, #80]	; 8004774 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004724:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004728:	4b0c      	ldr	r3, [pc, #48]	; (800475c <HAL_RCC_GetSysClockFreq+0x1d4>)
 800472a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004730:	ee06 3a90 	vmov	s13, r3
 8004734:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004738:	ed9f 6a0c 	vldr	s12, [pc, #48]	; 800476c <HAL_RCC_GetSysClockFreq+0x1e4>
 800473c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004740:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004744:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004748:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800474c:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8004750:	e7d0      	b.n	80046f4 <HAL_RCC_GetSysClockFreq+0x16c>
      sysclockfreq = HSE_VALUE;
 8004752:	4809      	ldr	r0, [pc, #36]	; (8004778 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004754:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004756:	4803      	ldr	r0, [pc, #12]	; (8004764 <HAL_RCC_GetSysClockFreq+0x1dc>)
}
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop
 800475c:	58024400 	.word	0x58024400
 8004760:	003d0900 	.word	0x003d0900
 8004764:	03d09000 	.word	0x03d09000
 8004768:	4a742400 	.word	0x4a742400
 800476c:	39000000 	.word	0x39000000
 8004770:	4c742400 	.word	0x4c742400
 8004774:	4bbebc20 	.word	0x4bbebc20
 8004778:	017d7840 	.word	0x017d7840

0800477c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800477c:	2800      	cmp	r0, #0
 800477e:	f000 8132 	beq.w	80049e6 <HAL_RCC_ClockConfig+0x26a>
{
 8004782:	b570      	push	{r4, r5, r6, lr}
 8004784:	460d      	mov	r5, r1
 8004786:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004788:	4b9b      	ldr	r3, [pc, #620]	; (80049f8 <HAL_RCC_ClockConfig+0x27c>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 030f 	and.w	r3, r3, #15
 8004790:	428b      	cmp	r3, r1
 8004792:	d20b      	bcs.n	80047ac <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004794:	4a98      	ldr	r2, [pc, #608]	; (80049f8 <HAL_RCC_ClockConfig+0x27c>)
 8004796:	6813      	ldr	r3, [r2, #0]
 8004798:	f023 030f 	bic.w	r3, r3, #15
 800479c:	430b      	orrs	r3, r1
 800479e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047a0:	6813      	ldr	r3, [r2, #0]
 80047a2:	f003 030f 	and.w	r3, r3, #15
 80047a6:	428b      	cmp	r3, r1
 80047a8:	f040 811f 	bne.w	80049ea <HAL_RCC_ClockConfig+0x26e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80047ac:	6823      	ldr	r3, [r4, #0]
 80047ae:	f013 0f04 	tst.w	r3, #4
 80047b2:	d00c      	beq.n	80047ce <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80047b4:	6922      	ldr	r2, [r4, #16]
 80047b6:	4b91      	ldr	r3, [pc, #580]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80047be:	429a      	cmp	r2, r3
 80047c0:	d905      	bls.n	80047ce <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80047c2:	498e      	ldr	r1, [pc, #568]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 80047c4:	698b      	ldr	r3, [r1, #24]
 80047c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ca:	431a      	orrs	r2, r3
 80047cc:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ce:	6823      	ldr	r3, [r4, #0]
 80047d0:	f013 0f08 	tst.w	r3, #8
 80047d4:	d00c      	beq.n	80047f0 <HAL_RCC_ClockConfig+0x74>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80047d6:	6962      	ldr	r2, [r4, #20]
 80047d8:	4b88      	ldr	r3, [pc, #544]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 80047da:	69db      	ldr	r3, [r3, #28]
 80047dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d905      	bls.n	80047f0 <HAL_RCC_ClockConfig+0x74>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80047e4:	4985      	ldr	r1, [pc, #532]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 80047e6:	69cb      	ldr	r3, [r1, #28]
 80047e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ec:	431a      	orrs	r2, r3
 80047ee:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047f0:	6823      	ldr	r3, [r4, #0]
 80047f2:	f013 0f10 	tst.w	r3, #16
 80047f6:	d00c      	beq.n	8004812 <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80047f8:	69a2      	ldr	r2, [r4, #24]
 80047fa:	4b80      	ldr	r3, [pc, #512]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 80047fc:	69db      	ldr	r3, [r3, #28]
 80047fe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004802:	429a      	cmp	r2, r3
 8004804:	d905      	bls.n	8004812 <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004806:	497d      	ldr	r1, [pc, #500]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 8004808:	69cb      	ldr	r3, [r1, #28]
 800480a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800480e:	431a      	orrs	r2, r3
 8004810:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004812:	6823      	ldr	r3, [r4, #0]
 8004814:	f013 0f20 	tst.w	r3, #32
 8004818:	d00c      	beq.n	8004834 <HAL_RCC_ClockConfig+0xb8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800481a:	69e2      	ldr	r2, [r4, #28]
 800481c:	4b77      	ldr	r3, [pc, #476]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 800481e:	6a1b      	ldr	r3, [r3, #32]
 8004820:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004824:	429a      	cmp	r2, r3
 8004826:	d905      	bls.n	8004834 <HAL_RCC_ClockConfig+0xb8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004828:	4974      	ldr	r1, [pc, #464]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 800482a:	6a0b      	ldr	r3, [r1, #32]
 800482c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004830:	431a      	orrs	r2, r3
 8004832:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004834:	6823      	ldr	r3, [r4, #0]
 8004836:	f013 0f02 	tst.w	r3, #2
 800483a:	d00c      	beq.n	8004856 <HAL_RCC_ClockConfig+0xda>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800483c:	68e2      	ldr	r2, [r4, #12]
 800483e:	4b6f      	ldr	r3, [pc, #444]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	f003 030f 	and.w	r3, r3, #15
 8004846:	429a      	cmp	r2, r3
 8004848:	d905      	bls.n	8004856 <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800484a:	496c      	ldr	r1, [pc, #432]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 800484c:	698b      	ldr	r3, [r1, #24]
 800484e:	f023 030f 	bic.w	r3, r3, #15
 8004852:	431a      	orrs	r2, r3
 8004854:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004856:	6823      	ldr	r3, [r4, #0]
 8004858:	f013 0f01 	tst.w	r3, #1
 800485c:	d041      	beq.n	80048e2 <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800485e:	4a67      	ldr	r2, [pc, #412]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 8004860:	6993      	ldr	r3, [r2, #24]
 8004862:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004866:	68a1      	ldr	r1, [r4, #8]
 8004868:	430b      	orrs	r3, r1
 800486a:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800486c:	6863      	ldr	r3, [r4, #4]
 800486e:	2b02      	cmp	r3, #2
 8004870:	d00a      	beq.n	8004888 <HAL_RCC_ClockConfig+0x10c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004872:	2b03      	cmp	r3, #3
 8004874:	d027      	beq.n	80048c6 <HAL_RCC_ClockConfig+0x14a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004876:	2b01      	cmp	r3, #1
 8004878:	d02c      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x158>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800487a:	4a60      	ldr	r2, [pc, #384]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 800487c:	6812      	ldr	r2, [r2, #0]
 800487e:	f012 0f04 	tst.w	r2, #4
 8004882:	d106      	bne.n	8004892 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8004884:	2001      	movs	r0, #1
 8004886:	e0ad      	b.n	80049e4 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004888:	6812      	ldr	r2, [r2, #0]
 800488a:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800488e:	f000 80ae 	beq.w	80049ee <HAL_RCC_ClockConfig+0x272>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004892:	495a      	ldr	r1, [pc, #360]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 8004894:	690a      	ldr	r2, [r1, #16]
 8004896:	f022 0207 	bic.w	r2, r2, #7
 800489a:	4313      	orrs	r3, r2
 800489c:	610b      	str	r3, [r1, #16]
    tickstart = HAL_GetTick();
 800489e:	f7fc fe7b 	bl	8001598 <HAL_GetTick>
 80048a2:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048a4:	4b55      	ldr	r3, [pc, #340]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 80048a6:	691b      	ldr	r3, [r3, #16]
 80048a8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80048ac:	6862      	ldr	r2, [r4, #4]
 80048ae:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 80048b2:	d016      	beq.n	80048e2 <HAL_RCC_ClockConfig+0x166>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048b4:	f7fc fe70 	bl	8001598 <HAL_GetTick>
 80048b8:	1b80      	subs	r0, r0, r6
 80048ba:	f241 3388 	movw	r3, #5000	; 0x1388
 80048be:	4298      	cmp	r0, r3
 80048c0:	d9f0      	bls.n	80048a4 <HAL_RCC_ClockConfig+0x128>
        return HAL_TIMEOUT;
 80048c2:	2003      	movs	r0, #3
 80048c4:	e08e      	b.n	80049e4 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80048c6:	4a4d      	ldr	r2, [pc, #308]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 80048c8:	6812      	ldr	r2, [r2, #0]
 80048ca:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80048ce:	d1e0      	bne.n	8004892 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 80048d0:	2001      	movs	r0, #1
 80048d2:	e087      	b.n	80049e4 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80048d4:	4a49      	ldr	r2, [pc, #292]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 80048d6:	6812      	ldr	r2, [r2, #0]
 80048d8:	f412 7f80 	tst.w	r2, #256	; 0x100
 80048dc:	d1d9      	bne.n	8004892 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 80048de:	2001      	movs	r0, #1
 80048e0:	e080      	b.n	80049e4 <HAL_RCC_ClockConfig+0x268>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048e2:	6823      	ldr	r3, [r4, #0]
 80048e4:	f013 0f02 	tst.w	r3, #2
 80048e8:	d00c      	beq.n	8004904 <HAL_RCC_ClockConfig+0x188>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80048ea:	68e2      	ldr	r2, [r4, #12]
 80048ec:	4b43      	ldr	r3, [pc, #268]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 80048ee:	699b      	ldr	r3, [r3, #24]
 80048f0:	f003 030f 	and.w	r3, r3, #15
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d205      	bcs.n	8004904 <HAL_RCC_ClockConfig+0x188>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048f8:	4940      	ldr	r1, [pc, #256]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 80048fa:	698b      	ldr	r3, [r1, #24]
 80048fc:	f023 030f 	bic.w	r3, r3, #15
 8004900:	431a      	orrs	r2, r3
 8004902:	618a      	str	r2, [r1, #24]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004904:	4b3c      	ldr	r3, [pc, #240]	; (80049f8 <HAL_RCC_ClockConfig+0x27c>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 030f 	and.w	r3, r3, #15
 800490c:	42ab      	cmp	r3, r5
 800490e:	d90a      	bls.n	8004926 <HAL_RCC_ClockConfig+0x1aa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004910:	4a39      	ldr	r2, [pc, #228]	; (80049f8 <HAL_RCC_ClockConfig+0x27c>)
 8004912:	6813      	ldr	r3, [r2, #0]
 8004914:	f023 030f 	bic.w	r3, r3, #15
 8004918:	432b      	orrs	r3, r5
 800491a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800491c:	6813      	ldr	r3, [r2, #0]
 800491e:	f003 030f 	and.w	r3, r3, #15
 8004922:	42ab      	cmp	r3, r5
 8004924:	d165      	bne.n	80049f2 <HAL_RCC_ClockConfig+0x276>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004926:	6823      	ldr	r3, [r4, #0]
 8004928:	f013 0f04 	tst.w	r3, #4
 800492c:	d00c      	beq.n	8004948 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800492e:	6922      	ldr	r2, [r4, #16]
 8004930:	4b32      	ldr	r3, [pc, #200]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 8004932:	699b      	ldr	r3, [r3, #24]
 8004934:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004938:	429a      	cmp	r2, r3
 800493a:	d205      	bcs.n	8004948 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800493c:	492f      	ldr	r1, [pc, #188]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 800493e:	698b      	ldr	r3, [r1, #24]
 8004940:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004944:	431a      	orrs	r2, r3
 8004946:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004948:	6823      	ldr	r3, [r4, #0]
 800494a:	f013 0f08 	tst.w	r3, #8
 800494e:	d00c      	beq.n	800496a <HAL_RCC_ClockConfig+0x1ee>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004950:	6962      	ldr	r2, [r4, #20]
 8004952:	4b2a      	ldr	r3, [pc, #168]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 8004954:	69db      	ldr	r3, [r3, #28]
 8004956:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800495a:	429a      	cmp	r2, r3
 800495c:	d205      	bcs.n	800496a <HAL_RCC_ClockConfig+0x1ee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800495e:	4927      	ldr	r1, [pc, #156]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 8004960:	69cb      	ldr	r3, [r1, #28]
 8004962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004966:	431a      	orrs	r2, r3
 8004968:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	f013 0f10 	tst.w	r3, #16
 8004970:	d00c      	beq.n	800498c <HAL_RCC_ClockConfig+0x210>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004972:	69a2      	ldr	r2, [r4, #24]
 8004974:	4b21      	ldr	r3, [pc, #132]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 8004976:	69db      	ldr	r3, [r3, #28]
 8004978:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800497c:	429a      	cmp	r2, r3
 800497e:	d205      	bcs.n	800498c <HAL_RCC_ClockConfig+0x210>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004980:	491e      	ldr	r1, [pc, #120]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 8004982:	69cb      	ldr	r3, [r1, #28]
 8004984:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004988:	431a      	orrs	r2, r3
 800498a:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800498c:	6823      	ldr	r3, [r4, #0]
 800498e:	f013 0f20 	tst.w	r3, #32
 8004992:	d00c      	beq.n	80049ae <HAL_RCC_ClockConfig+0x232>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004994:	69e2      	ldr	r2, [r4, #28]
 8004996:	4b19      	ldr	r3, [pc, #100]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 8004998:	6a1b      	ldr	r3, [r3, #32]
 800499a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800499e:	429a      	cmp	r2, r3
 80049a0:	d205      	bcs.n	80049ae <HAL_RCC_ClockConfig+0x232>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80049a2:	4916      	ldr	r1, [pc, #88]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 80049a4:	6a0b      	ldr	r3, [r1, #32]
 80049a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049aa:	431a      	orrs	r2, r3
 80049ac:	620a      	str	r2, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80049ae:	f7ff fdeb 	bl	8004588 <HAL_RCC_GetSysClockFreq>
 80049b2:	4912      	ldr	r1, [pc, #72]	; (80049fc <HAL_RCC_ClockConfig+0x280>)
 80049b4:	698b      	ldr	r3, [r1, #24]
 80049b6:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80049ba:	4a11      	ldr	r2, [pc, #68]	; (8004a00 <HAL_RCC_ClockConfig+0x284>)
 80049bc:	5cd3      	ldrb	r3, [r2, r3]
 80049be:	f003 031f 	and.w	r3, r3, #31
 80049c2:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80049c4:	698b      	ldr	r3, [r1, #24]
 80049c6:	f003 030f 	and.w	r3, r3, #15
 80049ca:	5cd3      	ldrb	r3, [r2, r3]
 80049cc:	f003 031f 	and.w	r3, r3, #31
 80049d0:	fa20 f303 	lsr.w	r3, r0, r3
 80049d4:	4a0b      	ldr	r2, [pc, #44]	; (8004a04 <HAL_RCC_ClockConfig+0x288>)
 80049d6:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 80049d8:	4b0b      	ldr	r3, [pc, #44]	; (8004a08 <HAL_RCC_ClockConfig+0x28c>)
 80049da:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 80049dc:	4b0b      	ldr	r3, [pc, #44]	; (8004a0c <HAL_RCC_ClockConfig+0x290>)
 80049de:	6818      	ldr	r0, [r3, #0]
 80049e0:	f7fc fd78 	bl	80014d4 <HAL_InitTick>
}
 80049e4:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80049e6:	2001      	movs	r0, #1
}
 80049e8:	4770      	bx	lr
      return HAL_ERROR;
 80049ea:	2001      	movs	r0, #1
 80049ec:	e7fa      	b.n	80049e4 <HAL_RCC_ClockConfig+0x268>
        return HAL_ERROR;
 80049ee:	2001      	movs	r0, #1
 80049f0:	e7f8      	b.n	80049e4 <HAL_RCC_ClockConfig+0x268>
      return HAL_ERROR;
 80049f2:	2001      	movs	r0, #1
 80049f4:	e7f6      	b.n	80049e4 <HAL_RCC_ClockConfig+0x268>
 80049f6:	bf00      	nop
 80049f8:	52002000 	.word	0x52002000
 80049fc:	58024400 	.word	0x58024400
 8004a00:	08008b70 	.word	0x08008b70
 8004a04:	24000008 	.word	0x24000008
 8004a08:	24000004 	.word	0x24000004
 8004a0c:	24000010 	.word	0x24000010

08004a10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a10:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004a12:	f7ff fdb9 	bl	8004588 <HAL_RCC_GetSysClockFreq>
 8004a16:	4a0b      	ldr	r2, [pc, #44]	; (8004a44 <HAL_RCC_GetHCLKFreq+0x34>)
 8004a18:	6993      	ldr	r3, [r2, #24]
 8004a1a:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8004a1e:	490a      	ldr	r1, [pc, #40]	; (8004a48 <HAL_RCC_GetHCLKFreq+0x38>)
 8004a20:	5ccb      	ldrb	r3, [r1, r3]
 8004a22:	f003 031f 	and.w	r3, r3, #31
 8004a26:	fa20 f303 	lsr.w	r3, r0, r3
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a2a:	6992      	ldr	r2, [r2, #24]
 8004a2c:	f002 020f 	and.w	r2, r2, #15
 8004a30:	5c88      	ldrb	r0, [r1, r2]
 8004a32:	f000 001f 	and.w	r0, r0, #31
 8004a36:	fa23 f000 	lsr.w	r0, r3, r0
 8004a3a:	4a04      	ldr	r2, [pc, #16]	; (8004a4c <HAL_RCC_GetHCLKFreq+0x3c>)
 8004a3c:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004a3e:	4a04      	ldr	r2, [pc, #16]	; (8004a50 <HAL_RCC_GetHCLKFreq+0x40>)
 8004a40:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8004a42:	bd08      	pop	{r3, pc}
 8004a44:	58024400 	.word	0x58024400
 8004a48:	08008b70 	.word	0x08008b70
 8004a4c:	24000008 	.word	0x24000008
 8004a50:	24000004 	.word	0x24000004

08004a54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a54:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004a56:	f7ff ffdb 	bl	8004a10 <HAL_RCC_GetHCLKFreq>
 8004a5a:	4b05      	ldr	r3, [pc, #20]	; (8004a70 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004a5c:	69db      	ldr	r3, [r3, #28]
 8004a5e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8004a62:	4a04      	ldr	r2, [pc, #16]	; (8004a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a64:	5cd3      	ldrb	r3, [r2, r3]
 8004a66:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004a6a:	40d8      	lsrs	r0, r3
 8004a6c:	bd08      	pop	{r3, pc}
 8004a6e:	bf00      	nop
 8004a70:	58024400 	.word	0x58024400
 8004a74:	08008b70 	.word	0x08008b70

08004a78 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004a78:	4b40      	ldr	r3, [pc, #256]	; (8004b7c <RCCEx_PLL2_Config+0x104>)
 8004a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a7c:	f003 0303 	and.w	r3, r3, #3
 8004a80:	2b03      	cmp	r3, #3
 8004a82:	d079      	beq.n	8004b78 <RCCEx_PLL2_Config+0x100>
{
 8004a84:	b570      	push	{r4, r5, r6, lr}
 8004a86:	4605      	mov	r5, r0
 8004a88:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004a8a:	4a3c      	ldr	r2, [pc, #240]	; (8004b7c <RCCEx_PLL2_Config+0x104>)
 8004a8c:	6813      	ldr	r3, [r2, #0]
 8004a8e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004a92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a94:	f7fc fd80 	bl	8001598 <HAL_GetTick>
 8004a98:	4604      	mov	r4, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004a9a:	4b38      	ldr	r3, [pc, #224]	; (8004b7c <RCCEx_PLL2_Config+0x104>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8004aa2:	d006      	beq.n	8004ab2 <RCCEx_PLL2_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004aa4:	f7fc fd78 	bl	8001598 <HAL_GetTick>
 8004aa8:	1b03      	subs	r3, r0, r4
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	d9f5      	bls.n	8004a9a <RCCEx_PLL2_Config+0x22>
      {
        return HAL_TIMEOUT;
 8004aae:	2003      	movs	r0, #3

  }


  return status;
}
 8004ab0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004ab2:	4b32      	ldr	r3, [pc, #200]	; (8004b7c <RCCEx_PLL2_Config+0x104>)
 8004ab4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ab6:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 8004aba:	6829      	ldr	r1, [r5, #0]
 8004abc:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8004ac0:	629a      	str	r2, [r3, #40]	; 0x28
 8004ac2:	686a      	ldr	r2, [r5, #4]
 8004ac4:	3a01      	subs	r2, #1
 8004ac6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004aca:	68a9      	ldr	r1, [r5, #8]
 8004acc:	3901      	subs	r1, #1
 8004ace:	0249      	lsls	r1, r1, #9
 8004ad0:	b289      	uxth	r1, r1
 8004ad2:	430a      	orrs	r2, r1
 8004ad4:	68e9      	ldr	r1, [r5, #12]
 8004ad6:	3901      	subs	r1, #1
 8004ad8:	0409      	lsls	r1, r1, #16
 8004ada:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
 8004ade:	430a      	orrs	r2, r1
 8004ae0:	6929      	ldr	r1, [r5, #16]
 8004ae2:	3901      	subs	r1, #1
 8004ae4:	0609      	lsls	r1, r1, #24
 8004ae6:	f001 41fe 	and.w	r1, r1, #2130706432	; 0x7f000000
 8004aea:	430a      	orrs	r2, r1
 8004aec:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004aee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004af0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004af4:	6969      	ldr	r1, [r5, #20]
 8004af6:	430a      	orrs	r2, r1
 8004af8:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004afa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004afc:	f022 0220 	bic.w	r2, r2, #32
 8004b00:	69a9      	ldr	r1, [r5, #24]
 8004b02:	430a      	orrs	r2, r1
 8004b04:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004b06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b08:	f022 0210 	bic.w	r2, r2, #16
 8004b0c:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004b0e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8004b10:	4a1b      	ldr	r2, [pc, #108]	; (8004b80 <RCCEx_PLL2_Config+0x108>)
 8004b12:	400a      	ands	r2, r1
 8004b14:	69e9      	ldr	r1, [r5, #28]
 8004b16:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8004b1a:	63da      	str	r2, [r3, #60]	; 0x3c
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004b1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b1e:	f042 0210 	orr.w	r2, r2, #16
 8004b22:	62da      	str	r2, [r3, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8004b24:	b9c6      	cbnz	r6, 8004b58 <RCCEx_PLL2_Config+0xe0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004b26:	461a      	mov	r2, r3
 8004b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b2a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004b2e:	62d3      	str	r3, [r2, #44]	; 0x2c
    __HAL_RCC_PLL2_ENABLE();
 8004b30:	4a12      	ldr	r2, [pc, #72]	; (8004b7c <RCCEx_PLL2_Config+0x104>)
 8004b32:	6813      	ldr	r3, [r2, #0]
 8004b34:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004b38:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004b3a:	f7fc fd2d 	bl	8001598 <HAL_GetTick>
 8004b3e:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004b40:	4b0e      	ldr	r3, [pc, #56]	; (8004b7c <RCCEx_PLL2_Config+0x104>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8004b48:	d114      	bne.n	8004b74 <RCCEx_PLL2_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004b4a:	f7fc fd25 	bl	8001598 <HAL_GetTick>
 8004b4e:	1b00      	subs	r0, r0, r4
 8004b50:	2802      	cmp	r0, #2
 8004b52:	d9f5      	bls.n	8004b40 <RCCEx_PLL2_Config+0xc8>
        return HAL_TIMEOUT;
 8004b54:	2003      	movs	r0, #3
 8004b56:	e7ab      	b.n	8004ab0 <RCCEx_PLL2_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 8004b58:	2e01      	cmp	r6, #1
 8004b5a:	d005      	beq.n	8004b68 <RCCEx_PLL2_Config+0xf0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004b5c:	4a07      	ldr	r2, [pc, #28]	; (8004b7c <RCCEx_PLL2_Config+0x104>)
 8004b5e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004b60:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004b64:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004b66:	e7e3      	b.n	8004b30 <RCCEx_PLL2_Config+0xb8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004b68:	4a04      	ldr	r2, [pc, #16]	; (8004b7c <RCCEx_PLL2_Config+0x104>)
 8004b6a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004b6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b70:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004b72:	e7dd      	b.n	8004b30 <RCCEx_PLL2_Config+0xb8>
  return status;
 8004b74:	2000      	movs	r0, #0
 8004b76:	e79b      	b.n	8004ab0 <RCCEx_PLL2_Config+0x38>
    return HAL_ERROR;
 8004b78:	2001      	movs	r0, #1
}
 8004b7a:	4770      	bx	lr
 8004b7c:	58024400 	.word	0x58024400
 8004b80:	ffff0007 	.word	0xffff0007

08004b84 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004b84:	4b40      	ldr	r3, [pc, #256]	; (8004c88 <RCCEx_PLL3_Config+0x104>)
 8004b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b88:	f003 0303 	and.w	r3, r3, #3
 8004b8c:	2b03      	cmp	r3, #3
 8004b8e:	d079      	beq.n	8004c84 <RCCEx_PLL3_Config+0x100>
{
 8004b90:	b570      	push	{r4, r5, r6, lr}
 8004b92:	4605      	mov	r5, r0
 8004b94:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004b96:	4a3c      	ldr	r2, [pc, #240]	; (8004c88 <RCCEx_PLL3_Config+0x104>)
 8004b98:	6813      	ldr	r3, [r2, #0]
 8004b9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ba0:	f7fc fcfa 	bl	8001598 <HAL_GetTick>
 8004ba4:	4604      	mov	r4, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004ba6:	4b38      	ldr	r3, [pc, #224]	; (8004c88 <RCCEx_PLL3_Config+0x104>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8004bae:	d006      	beq.n	8004bbe <RCCEx_PLL3_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004bb0:	f7fc fcf2 	bl	8001598 <HAL_GetTick>
 8004bb4:	1b03      	subs	r3, r0, r4
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d9f5      	bls.n	8004ba6 <RCCEx_PLL3_Config+0x22>
      {
        return HAL_TIMEOUT;
 8004bba:	2003      	movs	r0, #3

  }


  return status;
}
 8004bbc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004bbe:	4b32      	ldr	r3, [pc, #200]	; (8004c88 <RCCEx_PLL3_Config+0x104>)
 8004bc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004bc2:	f022 727c 	bic.w	r2, r2, #66060288	; 0x3f00000
 8004bc6:	6829      	ldr	r1, [r5, #0]
 8004bc8:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8004bcc:	629a      	str	r2, [r3, #40]	; 0x28
 8004bce:	686a      	ldr	r2, [r5, #4]
 8004bd0:	3a01      	subs	r2, #1
 8004bd2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004bd6:	68a9      	ldr	r1, [r5, #8]
 8004bd8:	3901      	subs	r1, #1
 8004bda:	0249      	lsls	r1, r1, #9
 8004bdc:	b289      	uxth	r1, r1
 8004bde:	430a      	orrs	r2, r1
 8004be0:	68e9      	ldr	r1, [r5, #12]
 8004be2:	3901      	subs	r1, #1
 8004be4:	0409      	lsls	r1, r1, #16
 8004be6:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
 8004bea:	430a      	orrs	r2, r1
 8004bec:	6929      	ldr	r1, [r5, #16]
 8004bee:	3901      	subs	r1, #1
 8004bf0:	0609      	lsls	r1, r1, #24
 8004bf2:	f001 41fe 	and.w	r1, r1, #2130706432	; 0x7f000000
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004bfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bfc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004c00:	6969      	ldr	r1, [r5, #20]
 8004c02:	430a      	orrs	r2, r1
 8004c04:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c08:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004c0c:	69a9      	ldr	r1, [r5, #24]
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004c12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c18:	62da      	str	r2, [r3, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004c1a:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8004c1c:	4a1b      	ldr	r2, [pc, #108]	; (8004c8c <RCCEx_PLL3_Config+0x108>)
 8004c1e:	400a      	ands	r2, r1
 8004c20:	69e9      	ldr	r1, [r5, #28]
 8004c22:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8004c26:	645a      	str	r2, [r3, #68]	; 0x44
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004c28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c2e:	62da      	str	r2, [r3, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8004c30:	b9c6      	cbnz	r6, 8004c64 <RCCEx_PLL3_Config+0xe0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004c32:	461a      	mov	r2, r3
 8004c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c36:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004c3a:	62d3      	str	r3, [r2, #44]	; 0x2c
    __HAL_RCC_PLL3_ENABLE();
 8004c3c:	4a12      	ldr	r2, [pc, #72]	; (8004c88 <RCCEx_PLL3_Config+0x104>)
 8004c3e:	6813      	ldr	r3, [r2, #0]
 8004c40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c44:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004c46:	f7fc fca7 	bl	8001598 <HAL_GetTick>
 8004c4a:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004c4c:	4b0e      	ldr	r3, [pc, #56]	; (8004c88 <RCCEx_PLL3_Config+0x104>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8004c54:	d114      	bne.n	8004c80 <RCCEx_PLL3_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004c56:	f7fc fc9f 	bl	8001598 <HAL_GetTick>
 8004c5a:	1b00      	subs	r0, r0, r4
 8004c5c:	2802      	cmp	r0, #2
 8004c5e:	d9f5      	bls.n	8004c4c <RCCEx_PLL3_Config+0xc8>
        return HAL_TIMEOUT;
 8004c60:	2003      	movs	r0, #3
 8004c62:	e7ab      	b.n	8004bbc <RCCEx_PLL3_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 8004c64:	2e01      	cmp	r6, #1
 8004c66:	d005      	beq.n	8004c74 <RCCEx_PLL3_Config+0xf0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004c68:	4a07      	ldr	r2, [pc, #28]	; (8004c88 <RCCEx_PLL3_Config+0x104>)
 8004c6a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004c6c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c70:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004c72:	e7e3      	b.n	8004c3c <RCCEx_PLL3_Config+0xb8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004c74:	4a04      	ldr	r2, [pc, #16]	; (8004c88 <RCCEx_PLL3_Config+0x104>)
 8004c76:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004c78:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004c7c:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004c7e:	e7dd      	b.n	8004c3c <RCCEx_PLL3_Config+0xb8>
  return status;
 8004c80:	2000      	movs	r0, #0
 8004c82:	e79b      	b.n	8004bbc <RCCEx_PLL3_Config+0x38>
    return HAL_ERROR;
 8004c84:	2001      	movs	r0, #1
}
 8004c86:	4770      	bx	lr
 8004c88:	58024400 	.word	0x58024400
 8004c8c:	ffff0007 	.word	0xffff0007

08004c90 <HAL_RCCEx_PeriphCLKConfig>:
{
 8004c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c92:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004c94:	6803      	ldr	r3, [r0, #0]
 8004c96:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8004c9a:	d030      	beq.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8004c9c:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8004c9e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ca2:	d026      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004ca4:	d80e      	bhi.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8004ca6:	b1eb      	cbz	r3, 8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004ca8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cac:	d107      	bne.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x2e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004cae:	2102      	movs	r1, #2
 8004cb0:	3008      	adds	r0, #8
 8004cb2:	f7ff fee1 	bl	8004a78 <RCCEx_PLL2_Config>
 8004cb6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8004cb8:	b145      	cbz	r5, 8004ccc <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8004cba:	462e      	mov	r6, r5
 8004cbc:	e021      	b.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8004cbe:	2601      	movs	r6, #1
 8004cc0:	4635      	mov	r5, r6
 8004cc2:	e01e      	b.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8004cc4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004cc8:	d109      	bne.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8004cca:	2500      	movs	r5, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004ccc:	4a9f      	ldr	r2, [pc, #636]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004cce:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004cd0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004cd4:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8004cd6:	430b      	orrs	r3, r1
 8004cd8:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004cda:	2600      	movs	r6, #0
 8004cdc:	e011      	b.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8004cde:	2601      	movs	r6, #1
 8004ce0:	4635      	mov	r5, r6
 8004ce2:	e00e      	b.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x72>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ce4:	4a99      	ldr	r2, [pc, #612]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004ce6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004ce8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004cec:	62d3      	str	r3, [r2, #44]	; 0x2c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004cee:	2500      	movs	r5, #0
 8004cf0:	e7ec      	b.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x3c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004cf2:	2102      	movs	r1, #2
 8004cf4:	3028      	adds	r0, #40	; 0x28
 8004cf6:	f7ff ff45 	bl	8004b84 <RCCEx_PLL3_Config>
 8004cfa:	4605      	mov	r5, r0
        break;
 8004cfc:	e7dc      	b.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x28>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004cfe:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d00:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004d02:	6823      	ldr	r3, [r4, #0]
 8004d04:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004d08:	d027      	beq.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0xca>
    switch (PeriphClkInit->Sai1ClockSelection)
 8004d0a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004d0c:	2b04      	cmp	r3, #4
 8004d0e:	d820      	bhi.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8004d10:	e8df f003 	tbb	[pc, r3]
 8004d14:	08181103 	.word	0x08181103
 8004d18:	08          	.byte	0x08
 8004d19:	00          	.byte	0x00
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d1a:	4a8c      	ldr	r2, [pc, #560]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004d1c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004d1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d22:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (ret == HAL_OK)
 8004d24:	b9c5      	cbnz	r5, 8004d58 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d26:	4a89      	ldr	r2, [pc, #548]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004d28:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004d2a:	f023 0307 	bic.w	r3, r3, #7
 8004d2e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8004d30:	430b      	orrs	r3, r1
 8004d32:	6513      	str	r3, [r2, #80]	; 0x50
 8004d34:	e011      	b.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0xca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d36:	2100      	movs	r1, #0
 8004d38:	f104 0008 	add.w	r0, r4, #8
 8004d3c:	f7ff fe9c 	bl	8004a78 <RCCEx_PLL2_Config>
 8004d40:	4605      	mov	r5, r0
        break;
 8004d42:	e7ef      	b.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x94>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d44:	2100      	movs	r1, #0
 8004d46:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8004d4a:	f7ff ff1b 	bl	8004b84 <RCCEx_PLL3_Config>
 8004d4e:	4605      	mov	r5, r0
        break;
 8004d50:	e7e8      	b.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai1ClockSelection)
 8004d52:	2601      	movs	r6, #1
 8004d54:	4635      	mov	r5, r6
 8004d56:	e000      	b.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0xca>
 8004d58:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004d5a:	6823      	ldr	r3, [r4, #0]
 8004d5c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004d60:	d022      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    switch (PeriphClkInit->Sai4AClockSelection)
 8004d62:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 8004d66:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d6a:	d03f      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004d6c:	d80d      	bhi.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8004d6e:	b3bb      	cbz	r3, 8004de0 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8004d70:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004d74:	d106      	bne.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0xf4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d76:	2100      	movs	r1, #0
 8004d78:	f104 0008 	add.w	r0, r4, #8
 8004d7c:	f7ff fe7c 	bl	8004a78 <RCCEx_PLL2_Config>
 8004d80:	4605      	mov	r5, r0
        break;
 8004d82:	e008      	b.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x106>
    switch (PeriphClkInit->Sai4AClockSelection)
 8004d84:	2601      	movs	r6, #1
 8004d86:	4635      	mov	r5, r6
 8004d88:	e00e      	b.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x118>
 8004d8a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004d8e:	d002      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d90:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8004d94:	d11e      	bne.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x144>
    if (ret == HAL_OK)
 8004d96:	bb85      	cbnz	r5, 8004dfa <HAL_RCCEx_PeriphCLKConfig+0x16a>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004d98:	4a6c      	ldr	r2, [pc, #432]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004d9a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004d9c:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 8004da0:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 8004da4:	430b      	orrs	r3, r1
 8004da6:	6593      	str	r3, [r2, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004da8:	6823      	ldr	r3, [r4, #0]
 8004daa:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004dae:	d039      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x194>
    switch (PeriphClkInit->Sai4BClockSelection)
 8004db0:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
 8004db4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004db8:	d05a      	beq.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8004dba:	d823      	bhi.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d051      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8004dc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004dc4:	d11b      	bne.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x16e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004dc6:	2100      	movs	r1, #0
 8004dc8:	f104 0008 	add.w	r0, r4, #8
 8004dcc:	f7ff fe54 	bl	8004a78 <RCCEx_PLL2_Config>
 8004dd0:	4605      	mov	r5, r0
        break;
 8004dd2:	e01d      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x180>
    switch (PeriphClkInit->Sai4AClockSelection)
 8004dd4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004dd8:	d0dd      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004dda:	2601      	movs	r6, #1
 8004ddc:	4635      	mov	r5, r6
 8004dde:	e7e3      	b.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x118>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004de0:	4a5a      	ldr	r2, [pc, #360]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004de2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004de4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004de8:	62d3      	str	r3, [r2, #44]	; 0x2c
        break;
 8004dea:	e7d4      	b.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x106>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004dec:	2100      	movs	r1, #0
 8004dee:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8004df2:	f7ff fec7 	bl	8004b84 <RCCEx_PLL3_Config>
 8004df6:	4605      	mov	r5, r0
        break;
 8004df8:	e7cd      	b.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004dfa:	462e      	mov	r6, r5
 8004dfc:	e7d4      	b.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    switch (PeriphClkInit->Sai4BClockSelection)
 8004dfe:	2601      	movs	r6, #1
 8004e00:	4635      	mov	r5, r6
 8004e02:	e00f      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8004e04:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e08:	d002      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8004e0a:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8004e0e:	d123      	bne.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    if (ret == HAL_OK)
 8004e10:	2d00      	cmp	r5, #0
 8004e12:	d134      	bne.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004e14:	4a4d      	ldr	r2, [pc, #308]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004e16:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004e18:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004e1c:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 8004e20:	430b      	orrs	r3, r1
 8004e22:	6593      	str	r3, [r2, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004e24:	6823      	ldr	r3, [r4, #0]
 8004e26:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004e2a:	d031      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->OspiClockSelection)
 8004e2c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004e2e:	2b20      	cmp	r3, #32
 8004e30:	d042      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x228>
 8004e32:	d829      	bhi.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004e34:	b133      	cbz	r3, 8004e44 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8004e36:	2b10      	cmp	r3, #16
 8004e38:	d123      	bne.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e3a:	4a44      	ldr	r2, [pc, #272]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004e3c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004e3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e42:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (ret == HAL_OK)
 8004e44:	2d00      	cmp	r5, #0
 8004e46:	d13e      	bne.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004e48:	4a40      	ldr	r2, [pc, #256]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004e4a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8004e4c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004e50:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8004e52:	430b      	orrs	r3, r1
 8004e54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e56:	e01b      	b.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->Sai4BClockSelection)
 8004e58:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004e5c:	d0d8      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8004e5e:	2601      	movs	r6, #1
 8004e60:	4635      	mov	r5, r6
 8004e62:	e7df      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x194>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e64:	4a39      	ldr	r2, [pc, #228]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004e66:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004e68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e6c:	62d3      	str	r3, [r2, #44]	; 0x2c
        break;
 8004e6e:	e7cf      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x180>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e70:	2100      	movs	r1, #0
 8004e72:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8004e76:	f7ff fe85 	bl	8004b84 <RCCEx_PLL3_Config>
 8004e7a:	4605      	mov	r5, r0
        break;
 8004e7c:	e7c8      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8004e7e:	462e      	mov	r6, r5
 8004e80:	e7d0      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x194>
    switch (PeriphClkInit->OspiClockSelection)
 8004e82:	2601      	movs	r6, #1
 8004e84:	4635      	mov	r5, r6
 8004e86:	e003      	b.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004e88:	2b30      	cmp	r3, #48	; 0x30
 8004e8a:	d0db      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8004e8c:	2601      	movs	r6, #1
 8004e8e:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004e90:	6823      	ldr	r3, [r4, #0]
 8004e92:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004e96:	d03b      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x280>
    switch (PeriphClkInit->Spi123ClockSelection)
 8004e98:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004e9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e9e:	d02f      	beq.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x270>
 8004ea0:	d816      	bhi.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8004ea2:	b33b      	cbz	r3, 8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004ea4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ea8:	d10f      	bne.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x23a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004eaa:	2100      	movs	r1, #0
 8004eac:	f104 0008 	add.w	r0, r4, #8
 8004eb0:	f7ff fde2 	bl	8004a78 <RCCEx_PLL2_Config>
 8004eb4:	4605      	mov	r5, r0
        break;
 8004eb6:	e011      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x24c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004eb8:	2102      	movs	r1, #2
 8004eba:	f104 0008 	add.w	r0, r4, #8
 8004ebe:	f7ff fddb 	bl	8004a78 <RCCEx_PLL2_Config>
 8004ec2:	4605      	mov	r5, r0
        break;
 8004ec4:	e7be      	b.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8004ec6:	462e      	mov	r6, r5
 8004ec8:	e7e2      	b.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->Spi123ClockSelection)
 8004eca:	2601      	movs	r6, #1
 8004ecc:	4635      	mov	r5, r6
 8004ece:	e01f      	b.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x280>
 8004ed0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004ed4:	d002      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x24c>
 8004ed6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004eda:	d108      	bne.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x25e>
    if (ret == HAL_OK)
 8004edc:	b9bd      	cbnz	r5, 8004f0e <HAL_RCCEx_PeriphCLKConfig+0x27e>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004ede:	4a1b      	ldr	r2, [pc, #108]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004ee0:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004ee2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ee6:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8004ee8:	430b      	orrs	r3, r1
 8004eea:	6513      	str	r3, [r2, #80]	; 0x50
 8004eec:	e010      	b.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x280>
    switch (PeriphClkInit->Spi123ClockSelection)
 8004eee:	2601      	movs	r6, #1
 8004ef0:	4635      	mov	r5, r6
 8004ef2:	e00d      	b.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x280>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ef4:	4a15      	ldr	r2, [pc, #84]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004ef6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004ef8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004efc:	62d3      	str	r3, [r2, #44]	; 0x2c
        break;
 8004efe:	e7ed      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x24c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f00:	2100      	movs	r1, #0
 8004f02:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8004f06:	f7ff fe3d 	bl	8004b84 <RCCEx_PLL3_Config>
 8004f0a:	4605      	mov	r5, r0
        break;
 8004f0c:	e7e6      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x24c>
 8004f0e:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004f10:	6823      	ldr	r3, [r4, #0]
 8004f12:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8004f16:	d029      	beq.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
    switch (PeriphClkInit->Spi45ClockSelection)
 8004f18:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004f1a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004f1e:	d044      	beq.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x31a>
 8004f20:	d819      	bhi.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
 8004f22:	b143      	cbz	r3, 8004f36 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004f24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f28:	d112      	bne.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f2a:	2101      	movs	r1, #1
 8004f2c:	f104 0008 	add.w	r0, r4, #8
 8004f30:	f7ff fda2 	bl	8004a78 <RCCEx_PLL2_Config>
 8004f34:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8004f36:	2d00      	cmp	r5, #0
 8004f38:	d13e      	bne.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x328>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004f3a:	4a04      	ldr	r2, [pc, #16]	; (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f3c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004f3e:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8004f42:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8004f44:	430b      	orrs	r3, r1
 8004f46:	6513      	str	r3, [r2, #80]	; 0x50
 8004f48:	e010      	b.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8004f4a:	bf00      	nop
 8004f4c:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Spi45ClockSelection)
 8004f50:	2601      	movs	r6, #1
 8004f52:	4635      	mov	r5, r6
 8004f54:	e00a      	b.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8004f56:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004f5a:	d0ec      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004f5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f60:	d0e9      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004f62:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004f66:	d0e6      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004f68:	2601      	movs	r6, #1
 8004f6a:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004f6c:	6823      	ldr	r3, [r4, #0]
 8004f6e:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8004f72:	d031      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x348>
    switch (PeriphClkInit->Spi6ClockSelection)
 8004f74:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 8004f78:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f7c:	d045      	beq.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8004f7e:	d820      	bhi.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004f80:	b143      	cbz	r3, 8004f94 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8004f82:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004f86:	d119      	bne.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x32c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f88:	2101      	movs	r1, #1
 8004f8a:	f104 0008 	add.w	r0, r4, #8
 8004f8e:	f7ff fd73 	bl	8004a78 <RCCEx_PLL2_Config>
 8004f92:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8004f94:	2d00      	cmp	r5, #0
 8004f96:	d13f      	bne.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x388>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004f98:	4a8f      	ldr	r2, [pc, #572]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004f9a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004f9c:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8004fa0:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 8004fa4:	430b      	orrs	r3, r1
 8004fa6:	6593      	str	r3, [r2, #88]	; 0x58
 8004fa8:	e016      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x348>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004faa:	2101      	movs	r1, #1
 8004fac:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8004fb0:	f7ff fde8 	bl	8004b84 <RCCEx_PLL3_Config>
 8004fb4:	4605      	mov	r5, r0
        break;
 8004fb6:	e7be      	b.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004fb8:	462e      	mov	r6, r5
 8004fba:	e7d7      	b.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
    switch (PeriphClkInit->Spi6ClockSelection)
 8004fbc:	2601      	movs	r6, #1
 8004fbe:	4635      	mov	r5, r6
 8004fc0:	e00a      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8004fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fc6:	d0e5      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8004fc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004fcc:	d0e2      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8004fce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004fd2:	d0df      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8004fd4:	2601      	movs	r6, #1
 8004fd6:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004fd8:	6823      	ldr	r3, [r4, #0]
 8004fda:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8004fde:	d009      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x364>
    switch (PeriphClkInit->FdcanClockSelection)
 8004fe0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8004fe2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004fe6:	d019      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x38c>
 8004fe8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004fec:	d024      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8004fee:	b1d3      	cbz	r3, 8005026 <HAL_RCCEx_PeriphCLKConfig+0x396>
 8004ff0:	2601      	movs	r6, #1
 8004ff2:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004ff4:	6823      	ldr	r3, [r4, #0]
 8004ff6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8004ffa:	d033      	beq.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    switch (PeriphClkInit->FmcClockSelection)
 8004ffc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004ffe:	2b03      	cmp	r3, #3
 8005000:	d85b      	bhi.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8005002:	e8df f003 	tbb	[pc, r3]
 8005006:	2227      	.short	0x2227
 8005008:	2753      	.short	0x2753
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800500a:	2101      	movs	r1, #1
 800500c:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8005010:	f7ff fdb8 	bl	8004b84 <RCCEx_PLL3_Config>
 8005014:	4605      	mov	r5, r0
        break;
 8005016:	e7bd      	b.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8005018:	462e      	mov	r6, r5
 800501a:	e7dd      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x348>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800501c:	4a6e      	ldr	r2, [pc, #440]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800501e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005020:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005024:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (ret == HAL_OK)
 8005026:	b975      	cbnz	r5, 8005046 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005028:	4a6b      	ldr	r2, [pc, #428]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800502a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800502c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8005030:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8005032:	430b      	orrs	r3, r1
 8005034:	6513      	str	r3, [r2, #80]	; 0x50
 8005036:	e7dd      	b.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x364>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005038:	2101      	movs	r1, #1
 800503a:	f104 0008 	add.w	r0, r4, #8
 800503e:	f7ff fd1b 	bl	8004a78 <RCCEx_PLL2_Config>
 8005042:	4605      	mov	r5, r0
        break;
 8005044:	e7ef      	b.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x396>
 8005046:	462e      	mov	r6, r5
 8005048:	e7d4      	b.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x364>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800504a:	4a63      	ldr	r2, [pc, #396]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800504c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800504e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005052:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (ret == HAL_OK)
 8005054:	bba5      	cbnz	r5, 80050c0 <HAL_RCCEx_PeriphCLKConfig+0x430>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005056:	4a60      	ldr	r2, [pc, #384]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005058:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800505a:	f023 0303 	bic.w	r3, r3, #3
 800505e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005060:	430b      	orrs	r3, r1
 8005062:	64d3      	str	r3, [r2, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005064:	6823      	ldr	r3, [r4, #0]
 8005066:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800506a:	d12b      	bne.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x434>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800506c:	6823      	ldr	r3, [r4, #0]
 800506e:	f013 0f01 	tst.w	r3, #1
 8005072:	f000 80a3 	beq.w	80051bc <HAL_RCCEx_PeriphCLKConfig+0x52c>
    switch (PeriphClkInit->Usart16ClockSelection)
 8005076:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8005078:	2b28      	cmp	r3, #40	; 0x28
 800507a:	f200 809d 	bhi.w	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x528>
 800507e:	e8df f003 	tbb	[pc, r3]
 8005082:	9b8b      	.short	0x9b8b
 8005084:	9b9b9b9b 	.word	0x9b9b9b9b
 8005088:	9b859b9b 	.word	0x9b859b9b
 800508c:	9b9b9b9b 	.word	0x9b9b9b9b
 8005090:	9b949b9b 	.word	0x9b949b9b
 8005094:	9b9b9b9b 	.word	0x9b9b9b9b
 8005098:	9b8b9b9b 	.word	0x9b8b9b9b
 800509c:	9b9b9b9b 	.word	0x9b9b9b9b
 80050a0:	9b8b9b9b 	.word	0x9b8b9b9b
 80050a4:	9b9b9b9b 	.word	0x9b9b9b9b
 80050a8:	9b9b      	.short	0x9b9b
 80050aa:	8b          	.byte	0x8b
 80050ab:	00          	.byte	0x00
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80050ac:	2102      	movs	r1, #2
 80050ae:	f104 0008 	add.w	r0, r4, #8
 80050b2:	f7ff fce1 	bl	8004a78 <RCCEx_PLL2_Config>
 80050b6:	4605      	mov	r5, r0
        break;
 80050b8:	e7cc      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    switch (PeriphClkInit->FmcClockSelection)
 80050ba:	2601      	movs	r6, #1
 80050bc:	4635      	mov	r5, r6
 80050be:	e7d1      	b.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
 80050c0:	462e      	mov	r6, r5
 80050c2:	e7cf      	b.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80050c4:	4a45      	ldr	r2, [pc, #276]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 80050c6:	6813      	ldr	r3, [r2, #0]
 80050c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050cc:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80050ce:	f7fc fa63 	bl	8001598 <HAL_GetTick>
 80050d2:	4607      	mov	r7, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80050d4:	4b41      	ldr	r3, [pc, #260]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f413 7f80 	tst.w	r3, #256	; 0x100
 80050dc:	d105      	bne.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x45a>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050de:	f7fc fa5b 	bl	8001598 <HAL_GetTick>
 80050e2:	1bc0      	subs	r0, r0, r7
 80050e4:	2864      	cmp	r0, #100	; 0x64
 80050e6:	d9f5      	bls.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        ret = HAL_TIMEOUT;
 80050e8:	2503      	movs	r5, #3
    if (ret == HAL_OK)
 80050ea:	2d00      	cmp	r5, #0
 80050ec:	d14a      	bne.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80050ee:	4b3a      	ldr	r3, [pc, #232]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80050f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050f2:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 80050f6:	4053      	eors	r3, r2
 80050f8:	f413 7f40 	tst.w	r3, #768	; 0x300
 80050fc:	d00c      	beq.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x488>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80050fe:	4b36      	ldr	r3, [pc, #216]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005100:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005102:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8005106:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8005108:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 800510c:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800510e:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8005110:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8005114:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8005116:	671a      	str	r2, [r3, #112]	; 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005118:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 800511c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005120:	d015      	beq.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x4be>
      if (ret == HAL_OK)
 8005122:	bb8d      	cbnz	r5, 8005188 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005124:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8005128:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800512c:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8005130:	d01e      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8005132:	4a29      	ldr	r2, [pc, #164]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005134:	6913      	ldr	r3, [r2, #16]
 8005136:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800513a:	6113      	str	r3, [r2, #16]
 800513c:	4926      	ldr	r1, [pc, #152]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800513e:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8005140:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 8005144:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8005148:	4313      	orrs	r3, r2
 800514a:	670b      	str	r3, [r1, #112]	; 0x70
 800514c:	e78e      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
        tickstart = HAL_GetTick();
 800514e:	f7fc fa23 	bl	8001598 <HAL_GetTick>
 8005152:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005154:	4b20      	ldr	r3, [pc, #128]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005156:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005158:	f013 0f02 	tst.w	r3, #2
 800515c:	d1e1      	bne.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x492>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800515e:	f7fc fa1b 	bl	8001598 <HAL_GetTick>
 8005162:	1bc0      	subs	r0, r0, r7
 8005164:	f241 3388 	movw	r3, #5000	; 0x1388
 8005168:	4298      	cmp	r0, r3
 800516a:	d9f3      	bls.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
            ret = HAL_TIMEOUT;
 800516c:	2503      	movs	r5, #3
 800516e:	e7d8      	b.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x492>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005170:	4819      	ldr	r0, [pc, #100]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005172:	6902      	ldr	r2, [r0, #16]
 8005174:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8005178:	4919      	ldr	r1, [pc, #100]	; (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 800517a:	ea01 1313 	and.w	r3, r1, r3, lsr #4
 800517e:	4313      	orrs	r3, r2
 8005180:	6103      	str	r3, [r0, #16]
 8005182:	e7db      	b.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x4ac>
      status = ret;
 8005184:	462e      	mov	r6, r5
 8005186:	e771      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
        status = ret;
 8005188:	462e      	mov	r6, r5
 800518a:	e76f      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800518c:	2101      	movs	r1, #1
 800518e:	f104 0008 	add.w	r0, r4, #8
 8005192:	f7ff fc71 	bl	8004a78 <RCCEx_PLL2_Config>
 8005196:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8005198:	b9e5      	cbnz	r5, 80051d4 <HAL_RCCEx_PeriphCLKConfig+0x544>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800519a:	4a0f      	ldr	r2, [pc, #60]	; (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800519c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800519e:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80051a2:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 80051a4:	430b      	orrs	r3, r1
 80051a6:	6553      	str	r3, [r2, #84]	; 0x54
 80051a8:	e008      	b.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x52c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80051aa:	2101      	movs	r1, #1
 80051ac:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80051b0:	f7ff fce8 	bl	8004b84 <RCCEx_PLL3_Config>
 80051b4:	4605      	mov	r5, r0
        break;
 80051b6:	e7ef      	b.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x508>
    switch (PeriphClkInit->Usart16ClockSelection)
 80051b8:	2601      	movs	r6, #1
 80051ba:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80051bc:	6823      	ldr	r3, [r4, #0]
 80051be:	f013 0f02 	tst.w	r3, #2
 80051c2:	d01d      	beq.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x570>
    switch (PeriphClkInit->Usart234578ClockSelection)
 80051c4:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80051c6:	2b05      	cmp	r3, #5
 80051c8:	d82e      	bhi.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x598>
 80051ca:	e8df f003 	tbb	[pc, r3]
 80051ce:	0b11      	.short	0x0b11
 80051d0:	11111126 	.word	0x11111126
 80051d4:	462e      	mov	r6, r5
 80051d6:	e7f1      	b.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x52c>
 80051d8:	58024400 	.word	0x58024400
 80051dc:	58024800 	.word	0x58024800
 80051e0:	00ffffcf 	.word	0x00ffffcf
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80051e4:	2101      	movs	r1, #1
 80051e6:	f104 0008 	add.w	r0, r4, #8
 80051ea:	f7ff fc45 	bl	8004a78 <RCCEx_PLL2_Config>
 80051ee:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80051f0:	b9ed      	cbnz	r5, 800522e <HAL_RCCEx_PeriphCLKConfig+0x59e>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80051f2:	4aa9      	ldr	r2, [pc, #676]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x808>)
 80051f4:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80051f6:	f023 0307 	bic.w	r3, r3, #7
 80051fa:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80051fc:	430b      	orrs	r3, r1
 80051fe:	6553      	str	r3, [r2, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005200:	6823      	ldr	r3, [r4, #0]
 8005202:	f013 0f04 	tst.w	r3, #4
 8005206:	d023      	beq.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005208:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800520c:	2b05      	cmp	r3, #5
 800520e:	d845      	bhi.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8005210:	e8df f003 	tbb	[pc, r3]
 8005214:	153d0f15 	.word	0x153d0f15
 8005218:	1515      	.short	0x1515
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800521a:	2101      	movs	r1, #1
 800521c:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8005220:	f7ff fcb0 	bl	8004b84 <RCCEx_PLL3_Config>
 8005224:	4605      	mov	r5, r0
        break;
 8005226:	e7e3      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x560>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005228:	2601      	movs	r6, #1
 800522a:	4635      	mov	r5, r6
 800522c:	e7e8      	b.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800522e:	462e      	mov	r6, r5
 8005230:	e7e6      	b.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x570>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005232:	2101      	movs	r1, #1
 8005234:	f104 0008 	add.w	r0, r4, #8
 8005238:	f7ff fc1e 	bl	8004a78 <RCCEx_PLL2_Config>
 800523c:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800523e:	bb85      	cbnz	r5, 80052a2 <HAL_RCCEx_PeriphCLKConfig+0x612>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005240:	4a95      	ldr	r2, [pc, #596]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x808>)
 8005242:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005244:	f023 0307 	bic.w	r3, r3, #7
 8005248:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 800524c:	430b      	orrs	r3, r1
 800524e:	6593      	str	r3, [r2, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005250:	6823      	ldr	r3, [r4, #0]
 8005252:	f013 0f20 	tst.w	r3, #32
 8005256:	d034      	beq.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x632>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005258:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800525c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005260:	d04e      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x670>
 8005262:	d823      	bhi.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x61c>
 8005264:	b143      	cbz	r3, 8005278 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 8005266:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800526a:	d11c      	bne.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x616>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800526c:	2100      	movs	r1, #0
 800526e:	f104 0008 	add.w	r0, r4, #8
 8005272:	f7ff fc01 	bl	8004a78 <RCCEx_PLL2_Config>
 8005276:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8005278:	2d00      	cmp	r5, #0
 800527a:	d148      	bne.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x67e>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800527c:	4a86      	ldr	r2, [pc, #536]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x808>)
 800527e:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005280:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8005284:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8005288:	430b      	orrs	r3, r1
 800528a:	6553      	str	r3, [r2, #84]	; 0x54
 800528c:	e019      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x632>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800528e:	2101      	movs	r1, #1
 8005290:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8005294:	f7ff fc76 	bl	8004b84 <RCCEx_PLL3_Config>
 8005298:	4605      	mov	r5, r0
        break;
 800529a:	e7d0      	b.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x5ae>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800529c:	2601      	movs	r6, #1
 800529e:	4635      	mov	r5, r6
 80052a0:	e7d6      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80052a2:	462e      	mov	r6, r5
 80052a4:	e7d4      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
    switch (PeriphClkInit->Lptim1ClockSelection)
 80052a6:	2601      	movs	r6, #1
 80052a8:	4635      	mov	r5, r6
 80052aa:	e00a      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x632>
 80052ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052b0:	d0e2      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 80052b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80052b6:	d0df      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 80052b8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80052bc:	d0dc      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 80052be:	2601      	movs	r6, #1
 80052c0:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80052c2:	6823      	ldr	r3, [r4, #0]
 80052c4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80052c8:	d031      	beq.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x69e>
    switch (PeriphClkInit->Lptim2ClockSelection)
 80052ca:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 80052ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052d2:	d04d      	beq.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
 80052d4:	d820      	bhi.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x688>
 80052d6:	b143      	cbz	r3, 80052ea <HAL_RCCEx_PeriphCLKConfig+0x65a>
 80052d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052dc:	d119      	bne.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x682>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80052de:	2100      	movs	r1, #0
 80052e0:	f104 0008 	add.w	r0, r4, #8
 80052e4:	f7ff fbc8 	bl	8004a78 <RCCEx_PLL2_Config>
 80052e8:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80052ea:	2d00      	cmp	r5, #0
 80052ec:	d147      	bne.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x6ee>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80052ee:	4a6a      	ldr	r2, [pc, #424]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x808>)
 80052f0:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80052f2:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80052f6:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 80052fa:	430b      	orrs	r3, r1
 80052fc:	6593      	str	r3, [r2, #88]	; 0x58
 80052fe:	e016      	b.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x69e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005300:	2102      	movs	r1, #2
 8005302:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8005306:	f7ff fc3d 	bl	8004b84 <RCCEx_PLL3_Config>
 800530a:	4605      	mov	r5, r0
        break;
 800530c:	e7b4      	b.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 800530e:	462e      	mov	r6, r5
 8005310:	e7d7      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x632>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005312:	2601      	movs	r6, #1
 8005314:	4635      	mov	r5, r6
 8005316:	e00a      	b.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x69e>
 8005318:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800531c:	d0e5      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x65a>
 800531e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005322:	d0e2      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x65a>
 8005324:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005328:	d0df      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x65a>
 800532a:	2601      	movs	r6, #1
 800532c:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800532e:	6823      	ldr	r3, [r4, #0]
 8005330:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005334:	d033      	beq.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x70e>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005336:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
 800533a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800533e:	f000 80a1 	beq.w	8005484 <HAL_RCCEx_PeriphCLKConfig+0x7f4>
 8005342:	d821      	bhi.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8005344:	b143      	cbz	r3, 8005358 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
 8005346:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800534a:	d11a      	bne.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800534c:	2100      	movs	r1, #0
 800534e:	f104 0008 	add.w	r0, r4, #8
 8005352:	f7ff fb91 	bl	8004a78 <RCCEx_PLL2_Config>
 8005356:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8005358:	2d00      	cmp	r5, #0
 800535a:	f040 809a 	bne.w	8005492 <HAL_RCCEx_PeriphCLKConfig+0x802>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800535e:	4a4e      	ldr	r2, [pc, #312]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x808>)
 8005360:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005362:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005366:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 800536a:	430b      	orrs	r3, r1
 800536c:	6593      	str	r3, [r2, #88]	; 0x58
 800536e:	e016      	b.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x70e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005370:	2102      	movs	r1, #2
 8005372:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8005376:	f7ff fc05 	bl	8004b84 <RCCEx_PLL3_Config>
 800537a:	4605      	mov	r5, r0
        break;
 800537c:	e7b5      	b.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x65a>
 800537e:	462e      	mov	r6, r5
 8005380:	e7d5      	b.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x69e>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005382:	2601      	movs	r6, #1
 8005384:	4635      	mov	r5, r6
 8005386:	e00a      	b.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8005388:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800538c:	d0e4      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
 800538e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005392:	d0e1      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
 8005394:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005398:	d0de      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
 800539a:	2601      	movs	r6, #1
 800539c:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800539e:	6823      	ldr	r3, [r4, #0]
 80053a0:	f013 0f08 	tst.w	r3, #8
 80053a4:	d00c      	beq.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80053a6:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80053aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053ae:	d075      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80053b0:	4a39      	ldr	r2, [pc, #228]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x808>)
 80053b2:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80053b4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80053b8:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80053bc:	430b      	orrs	r3, r1
 80053be:	6553      	str	r3, [r2, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80053c0:	6823      	ldr	r3, [r4, #0]
 80053c2:	f013 0f10 	tst.w	r3, #16
 80053c6:	d00c      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x752>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80053c8:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80053cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053d0:	d06d      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x81e>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80053d2:	4a31      	ldr	r2, [pc, #196]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x808>)
 80053d4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80053d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053da:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 80053de:	430b      	orrs	r3, r1
 80053e0:	6593      	str	r3, [r2, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80053e2:	6823      	ldr	r3, [r4, #0]
 80053e4:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80053e8:	d00b      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x772>
    switch (PeriphClkInit->AdcClockSelection)
 80053ea:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
 80053ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053f2:	d075      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x850>
 80053f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80053f8:	d068      	beq.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d060      	beq.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x830>
 80053fe:	2601      	movs	r6, #1
 8005400:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005402:	6823      	ldr	r3, [r4, #0]
 8005404:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8005408:	d00c      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x794>
    switch (PeriphClkInit->UsbClockSelection)
 800540a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800540e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005412:	d07d      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x880>
 8005414:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005418:	d070      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x86c>
 800541a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800541e:	d068      	beq.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x862>
 8005420:	2601      	movs	r6, #1
 8005422:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005424:	6823      	ldr	r3, [r4, #0]
 8005426:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800542a:	d008      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    switch (PeriphClkInit->SdmmcClockSelection)
 800542c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800542e:	2b00      	cmp	r3, #0
 8005430:	d077      	beq.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x892>
 8005432:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005436:	f000 8082 	beq.w	800553e <HAL_RCCEx_PeriphCLKConfig+0x8ae>
 800543a:	2601      	movs	r6, #1
 800543c:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800543e:	6823      	ldr	r3, [r4, #0]
 8005440:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8005444:	f040 8084 	bne.w	8005550 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005448:	6823      	ldr	r3, [r4, #0]
 800544a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800544e:	f000 808c 	beq.w	800556a <HAL_RCCEx_PeriphCLKConfig+0x8da>
    switch (PeriphClkInit->RngClockSelection)
 8005452:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8005454:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005458:	f000 80df 	beq.w	800561a <HAL_RCCEx_PeriphCLKConfig+0x98a>
 800545c:	f240 8082 	bls.w	8005564 <HAL_RCCEx_PeriphCLKConfig+0x8d4>
 8005460:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005464:	d003      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x7de>
 8005466:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800546a:	f040 80d4 	bne.w	8005616 <HAL_RCCEx_PeriphCLKConfig+0x986>
    if (ret == HAL_OK)
 800546e:	2d00      	cmp	r5, #0
 8005470:	f040 80d9 	bne.w	8005626 <HAL_RCCEx_PeriphCLKConfig+0x996>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005474:	4a08      	ldr	r2, [pc, #32]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x808>)
 8005476:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005478:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800547c:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800547e:	430b      	orrs	r3, r1
 8005480:	6553      	str	r3, [r2, #84]	; 0x54
 8005482:	e072      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x8da>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005484:	2102      	movs	r1, #2
 8005486:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800548a:	f7ff fb7b 	bl	8004b84 <RCCEx_PLL3_Config>
 800548e:	4605      	mov	r5, r0
        break;
 8005490:	e762      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
 8005492:	462e      	mov	r6, r5
 8005494:	e783      	b.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8005496:	bf00      	nop
 8005498:	58024400 	.word	0x58024400
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800549c:	2102      	movs	r1, #2
 800549e:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80054a2:	f7ff fb6f 	bl	8004b84 <RCCEx_PLL3_Config>
 80054a6:	2800      	cmp	r0, #0
 80054a8:	d082      	beq.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x720>
        status = HAL_ERROR;
 80054aa:	2601      	movs	r6, #1
 80054ac:	e780      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x720>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80054ae:	2102      	movs	r1, #2
 80054b0:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80054b4:	f7ff fb66 	bl	8004b84 <RCCEx_PLL3_Config>
 80054b8:	2800      	cmp	r0, #0
 80054ba:	d08a      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x742>
        status = HAL_ERROR;
 80054bc:	2601      	movs	r6, #1
 80054be:	e788      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x742>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054c0:	2100      	movs	r1, #0
 80054c2:	f104 0008 	add.w	r0, r4, #8
 80054c6:	f7ff fad7 	bl	8004a78 <RCCEx_PLL2_Config>
 80054ca:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80054cc:	b97d      	cbnz	r5, 80054ee <HAL_RCCEx_PeriphCLKConfig+0x85e>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80054ce:	4a72      	ldr	r2, [pc, #456]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80054d0:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80054d2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80054d6:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 80054da:	430b      	orrs	r3, r1
 80054dc:	6593      	str	r3, [r2, #88]	; 0x58
 80054de:	e790      	b.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x772>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80054e0:	2102      	movs	r1, #2
 80054e2:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80054e6:	f7ff fb4d 	bl	8004b84 <RCCEx_PLL3_Config>
 80054ea:	4605      	mov	r5, r0
        break;
 80054ec:	e7ee      	b.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80054ee:	462e      	mov	r6, r5
 80054f0:	e787      	b.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x772>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054f2:	4a69      	ldr	r2, [pc, #420]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80054f4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80054f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054fa:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (ret == HAL_OK)
 80054fc:	b97d      	cbnz	r5, 800551e <HAL_RCCEx_PeriphCLKConfig+0x88e>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80054fe:	4a66      	ldr	r2, [pc, #408]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 8005500:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005502:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005506:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800550a:	430b      	orrs	r3, r1
 800550c:	6553      	str	r3, [r2, #84]	; 0x54
 800550e:	e789      	b.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x794>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005510:	2101      	movs	r1, #1
 8005512:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8005516:	f7ff fb35 	bl	8004b84 <RCCEx_PLL3_Config>
 800551a:	4605      	mov	r5, r0
        break;
 800551c:	e7ee      	b.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x86c>
 800551e:	462e      	mov	r6, r5
 8005520:	e780      	b.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x794>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005522:	4a5d      	ldr	r2, [pc, #372]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 8005524:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005526:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800552a:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (ret == HAL_OK)
 800552c:	b975      	cbnz	r5, 800554c <HAL_RCCEx_PeriphCLKConfig+0x8bc>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800552e:	4a5a      	ldr	r2, [pc, #360]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 8005530:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005532:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005536:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8005538:	430b      	orrs	r3, r1
 800553a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800553c:	e77f      	b.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800553e:	2102      	movs	r1, #2
 8005540:	f104 0008 	add.w	r0, r4, #8
 8005544:	f7ff fa98 	bl	8004a78 <RCCEx_PLL2_Config>
 8005548:	4605      	mov	r5, r0
        break;
 800554a:	e7ef      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x89c>
 800554c:	462e      	mov	r6, r5
 800554e:	e776      	b.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005550:	2102      	movs	r1, #2
 8005552:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8005556:	f7ff fb15 	bl	8004b84 <RCCEx_PLL3_Config>
 800555a:	2800      	cmp	r0, #0
 800555c:	f43f af74 	beq.w	8005448 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
      status = HAL_ERROR;
 8005560:	2601      	movs	r6, #1
 8005562:	e771      	b.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    switch (PeriphClkInit->RngClockSelection)
 8005564:	2b00      	cmp	r3, #0
 8005566:	d082      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x7de>
 8005568:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800556a:	6823      	ldr	r3, [r4, #0]
 800556c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8005570:	d006      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005572:	4a49      	ldr	r2, [pc, #292]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 8005574:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005576:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800557a:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800557c:	430b      	orrs	r3, r1
 800557e:	6513      	str	r3, [r2, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005580:	6823      	ldr	r3, [r4, #0]
 8005582:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8005586:	d006      	beq.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x906>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005588:	4a43      	ldr	r2, [pc, #268]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 800558a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800558c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005590:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8005592:	430b      	orrs	r3, r1
 8005594:	6513      	str	r3, [r2, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005596:	6823      	ldr	r3, [r4, #0]
 8005598:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800559c:	d009      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x922>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800559e:	4b3e      	ldr	r3, [pc, #248]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80055a0:	691a      	ldr	r2, [r3, #16]
 80055a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80055a6:	611a      	str	r2, [r3, #16]
 80055a8:	691a      	ldr	r2, [r3, #16]
 80055aa:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 80055ae:	430a      	orrs	r2, r1
 80055b0:	611a      	str	r2, [r3, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80055b2:	6823      	ldr	r3, [r4, #0]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	da06      	bge.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x936>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80055b8:	4a37      	ldr	r2, [pc, #220]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80055ba:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80055bc:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80055c0:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80055c2:	430b      	orrs	r3, r1
 80055c4:	64d3      	str	r3, [r2, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80055c6:	6823      	ldr	r3, [r4, #0]
 80055c8:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80055cc:	d007      	beq.n	80055de <HAL_RCCEx_PeriphCLKConfig+0x94e>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80055ce:	4a32      	ldr	r2, [pc, #200]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 80055d0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80055d2:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80055d6:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 80055da:	430b      	orrs	r3, r1
 80055dc:	6553      	str	r3, [r2, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80055de:	6863      	ldr	r3, [r4, #4]
 80055e0:	f013 0f01 	tst.w	r3, #1
 80055e4:	d121      	bne.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x99a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80055e6:	6863      	ldr	r3, [r4, #4]
 80055e8:	f013 0f02 	tst.w	r3, #2
 80055ec:	d126      	bne.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x9ac>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80055ee:	6863      	ldr	r3, [r4, #4]
 80055f0:	f013 0f04 	tst.w	r3, #4
 80055f4:	d12b      	bne.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x9be>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80055f6:	6863      	ldr	r3, [r4, #4]
 80055f8:	f013 0f08 	tst.w	r3, #8
 80055fc:	d130      	bne.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80055fe:	6863      	ldr	r3, [r4, #4]
 8005600:	f013 0f10 	tst.w	r3, #16
 8005604:	d135      	bne.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005606:	6863      	ldr	r3, [r4, #4]
 8005608:	f013 0f20 	tst.w	r3, #32
 800560c:	d13a      	bne.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x9f4>
  if (status == HAL_OK)
 800560e:	b106      	cbz	r6, 8005612 <HAL_RCCEx_PeriphCLKConfig+0x982>
  return HAL_ERROR;
 8005610:	2601      	movs	r6, #1
}
 8005612:	4630      	mov	r0, r6
 8005614:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (PeriphClkInit->RngClockSelection)
 8005616:	2601      	movs	r6, #1
 8005618:	e7a7      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x8da>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800561a:	4a1f      	ldr	r2, [pc, #124]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0xa08>)
 800561c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800561e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005622:	62d3      	str	r3, [r2, #44]	; 0x2c
        break;
 8005624:	e723      	b.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x7de>
 8005626:	462e      	mov	r6, r5
 8005628:	e79f      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x8da>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800562a:	2100      	movs	r1, #0
 800562c:	f104 0008 	add.w	r0, r4, #8
 8005630:	f7ff fa22 	bl	8004a78 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8005634:	2800      	cmp	r0, #0
 8005636:	d0d6      	beq.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x956>
      status = ret;
 8005638:	4606      	mov	r6, r0
 800563a:	e7d4      	b.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x956>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800563c:	2101      	movs	r1, #1
 800563e:	f104 0008 	add.w	r0, r4, #8
 8005642:	f7ff fa19 	bl	8004a78 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8005646:	2800      	cmp	r0, #0
 8005648:	d0d1      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x95e>
      status = ret;
 800564a:	4606      	mov	r6, r0
 800564c:	e7cf      	b.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x95e>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800564e:	2102      	movs	r1, #2
 8005650:	f104 0008 	add.w	r0, r4, #8
 8005654:	f7ff fa10 	bl	8004a78 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8005658:	2800      	cmp	r0, #0
 800565a:	d0cc      	beq.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x966>
      status = ret;
 800565c:	4606      	mov	r6, r0
 800565e:	e7ca      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x966>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005660:	2100      	movs	r1, #0
 8005662:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8005666:	f7ff fa8d 	bl	8004b84 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800566a:	2800      	cmp	r0, #0
 800566c:	d0c7      	beq.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x96e>
      status = ret;
 800566e:	4606      	mov	r6, r0
 8005670:	e7c5      	b.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x96e>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005672:	2101      	movs	r1, #1
 8005674:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8005678:	f7ff fa84 	bl	8004b84 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800567c:	2800      	cmp	r0, #0
 800567e:	d0c2      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x976>
      status = ret;
 8005680:	4606      	mov	r6, r0
 8005682:	e7c0      	b.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x976>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005684:	2102      	movs	r1, #2
 8005686:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800568a:	f7ff fa7b 	bl	8004b84 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800568e:	2800      	cmp	r0, #0
 8005690:	d0bd      	beq.n	800560e <HAL_RCCEx_PeriphCLKConfig+0x97e>
      status = ret;
 8005692:	4606      	mov	r6, r0
 8005694:	e7bb      	b.n	800560e <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8005696:	bf00      	nop
 8005698:	58024400 	.word	0x58024400

0800569c <HAL_RCCEx_GetD3PCLK1Freq>:
{
 800569c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800569e:	f7ff f9b7 	bl	8004a10 <HAL_RCC_GetHCLKFreq>
 80056a2:	4b05      	ldr	r3, [pc, #20]	; (80056b8 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 80056a4:	6a1b      	ldr	r3, [r3, #32]
 80056a6:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80056aa:	4a04      	ldr	r2, [pc, #16]	; (80056bc <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 80056ac:	5cd3      	ldrb	r3, [r2, r3]
 80056ae:	f003 031f 	and.w	r3, r3, #31
}
 80056b2:	40d8      	lsrs	r0, r3
 80056b4:	bd08      	pop	{r3, pc}
 80056b6:	bf00      	nop
 80056b8:	58024400 	.word	0x58024400
 80056bc:	08008b70 	.word	0x08008b70

080056c0 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 80056c0:	b510      	push	{r4, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80056c2:	4a77      	ldr	r2, [pc, #476]	; (80058a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e0>)
 80056c4:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80056c6:	6a94      	ldr	r4, [r2, #40]	; 0x28
 80056c8:	f3c4 3e05 	ubfx	lr, r4, #12, #6
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80056cc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80056ce:	f3c3 1c00 	ubfx	ip, r3, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80056d2:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80056d4:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80056d8:	fb0c f303 	mul.w	r3, ip, r3
  if (pll2m != 0U)
 80056dc:	f414 3f7c 	tst.w	r4, #258048	; 0x3f000
 80056e0:	f000 80d8 	beq.w	8005894 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>
 80056e4:	f001 0103 	and.w	r1, r1, #3
 80056e8:	ee07 3a90 	vmov	s15, r3
 80056ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 80056f0:	2901      	cmp	r1, #1
 80056f2:	d065      	beq.n	80057c0 <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 80056f4:	2902      	cmp	r1, #2
 80056f6:	f000 80b0 	beq.w	800585a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>
 80056fa:	b1e1      	cbz	r1, 8005736 <HAL_RCCEx_GetPLL2ClockFreq+0x76>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80056fc:	ee07 ea10 	vmov	s14, lr
 8005700:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005704:	ed9f 6a67 	vldr	s12, [pc, #412]	; 80058a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
 8005708:	eec6 6a07 	vdiv.f32	s13, s12, s14
 800570c:	4b64      	ldr	r3, [pc, #400]	; (80058a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e0>)
 800570e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005710:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005714:	ee07 3a10 	vmov	s14, r3
 8005718:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800571c:	ed9f 6a62 	vldr	s12, [pc, #392]	; 80058a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>
 8005720:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005724:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005728:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800572c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005730:	ee66 6aa7 	vmul.f32	s13, s13, s15
        break;
 8005734:	e060      	b.n	80057f8 <HAL_RCCEx_GetPLL2ClockFreq+0x138>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005736:	6813      	ldr	r3, [r2, #0]
 8005738:	f013 0f20 	tst.w	r3, #32
 800573c:	d023      	beq.n	8005786 <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800573e:	4611      	mov	r1, r2
 8005740:	6812      	ldr	r2, [r2, #0]
 8005742:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8005746:	4b59      	ldr	r3, [pc, #356]	; (80058ac <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>)
 8005748:	40d3      	lsrs	r3, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800574a:	ee07 3a10 	vmov	s14, r3
 800574e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005752:	ee06 ea90 	vmov	s13, lr
 8005756:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 800575a:	eec7 6a06 	vdiv.f32	s13, s14, s12
 800575e:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8005760:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005764:	ee07 3a10 	vmov	s14, r3
 8005768:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800576c:	ed9f 6a4e 	vldr	s12, [pc, #312]	; 80058a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>
 8005770:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005774:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005778:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800577c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005780:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005784:	e038      	b.n	80057f8 <HAL_RCCEx_GetPLL2ClockFreq+0x138>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005786:	ee07 ea10 	vmov	s14, lr
 800578a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800578e:	ed9f 6a48 	vldr	s12, [pc, #288]	; 80058b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8005792:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8005796:	4b42      	ldr	r3, [pc, #264]	; (80058a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e0>)
 8005798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800579a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800579e:	ee07 3a10 	vmov	s14, r3
 80057a2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80057a6:	ed9f 6a40 	vldr	s12, [pc, #256]	; 80058a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>
 80057aa:	ee67 7a86 	vmul.f32	s15, s15, s12
 80057ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80057b2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80057b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80057ba:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80057be:	e01b      	b.n	80057f8 <HAL_RCCEx_GetPLL2ClockFreq+0x138>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80057c0:	ee07 ea10 	vmov	s14, lr
 80057c4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80057c8:	ed9f 6a36 	vldr	s12, [pc, #216]	; 80058a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
 80057cc:	eec6 6a07 	vdiv.f32	s13, s12, s14
 80057d0:	4b33      	ldr	r3, [pc, #204]	; (80058a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e0>)
 80057d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057d8:	ee07 3a10 	vmov	s14, r3
 80057dc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80057e0:	ed9f 6a31 	vldr	s12, [pc, #196]	; 80058a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>
 80057e4:	ee67 7a86 	vmul.f32	s15, s15, s12
 80057e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80057ec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80057f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80057f4:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80057f8:	4a29      	ldr	r2, [pc, #164]	; (80058a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e0>)
 80057fa:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80057fc:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005800:	ee07 3a10 	vmov	s14, r3
 8005804:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005808:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800580c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005810:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005814:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005818:	edc0 7a00 	vstr	s15, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800581c:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800581e:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005822:	ee07 3a10 	vmov	s14, r3
 8005826:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800582a:	ee37 7a06 	vadd.f32	s14, s14, s12
 800582e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005832:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005836:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800583a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800583c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8005840:	ee07 3a90 	vmov	s15, r3
 8005844:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005848:	ee77 7a86 	vadd.f32	s15, s15, s12
 800584c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005850:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8005854:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8005858:	bd10      	pop	{r4, pc}
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800585a:	ee07 ea10 	vmov	s14, lr
 800585e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005862:	ed9f 6a14 	vldr	s12, [pc, #80]	; 80058b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
 8005866:	eec6 6a07 	vdiv.f32	s13, s12, s14
 800586a:	4b0d      	ldr	r3, [pc, #52]	; (80058a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e0>)
 800586c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800586e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005872:	ee07 3a10 	vmov	s14, r3
 8005876:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800587a:	ed9f 6a0b 	vldr	s12, [pc, #44]	; 80058a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>
 800587e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005882:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005886:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800588a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800588e:	ee66 6aa7 	vmul.f32	s13, s13, s15
        break;
 8005892:	e7b1      	b.n	80057f8 <HAL_RCCEx_GetPLL2ClockFreq+0x138>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005894:	2300      	movs	r3, #0
 8005896:	6003      	str	r3, [r0, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005898:	6043      	str	r3, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800589a:	6083      	str	r3, [r0, #8]
}
 800589c:	e7dc      	b.n	8005858 <HAL_RCCEx_GetPLL2ClockFreq+0x198>
 800589e:	bf00      	nop
 80058a0:	58024400 	.word	0x58024400
 80058a4:	4a742400 	.word	0x4a742400
 80058a8:	39000000 	.word	0x39000000
 80058ac:	03d09000 	.word	0x03d09000
 80058b0:	4c742400 	.word	0x4c742400
 80058b4:	4bbebc20 	.word	0x4bbebc20

080058b8 <HAL_RCCEx_GetPLL3ClockFreq>:
{
 80058b8:	b510      	push	{r4, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80058ba:	4a77      	ldr	r2, [pc, #476]	; (8005a98 <HAL_RCCEx_GetPLL3ClockFreq+0x1e0>)
 80058bc:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80058be:	6a94      	ldr	r4, [r2, #40]	; 0x28
 80058c0:	f3c4 5e05 	ubfx	lr, r4, #20, #6
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80058c4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80058c6:	f3c3 2c00 	ubfx	ip, r3, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80058ca:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80058cc:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80058d0:	fb0c f303 	mul.w	r3, ip, r3
  if (pll3m != 0U)
 80058d4:	f014 7f7c 	tst.w	r4, #66060288	; 0x3f00000
 80058d8:	f000 80d8 	beq.w	8005a8c <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>
 80058dc:	f001 0103 	and.w	r1, r1, #3
 80058e0:	ee07 3a90 	vmov	s15, r3
 80058e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 80058e8:	2901      	cmp	r1, #1
 80058ea:	d065      	beq.n	80059b8 <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 80058ec:	2902      	cmp	r1, #2
 80058ee:	f000 80b0 	beq.w	8005a52 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>
 80058f2:	b1e1      	cbz	r1, 800592e <HAL_RCCEx_GetPLL3ClockFreq+0x76>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80058f4:	ee07 ea10 	vmov	s14, lr
 80058f8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80058fc:	ed9f 6a67 	vldr	s12, [pc, #412]	; 8005a9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
 8005900:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8005904:	4b64      	ldr	r3, [pc, #400]	; (8005a98 <HAL_RCCEx_GetPLL3ClockFreq+0x1e0>)
 8005906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005908:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800590c:	ee07 3a10 	vmov	s14, r3
 8005910:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005914:	ed9f 6a62 	vldr	s12, [pc, #392]	; 8005aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>
 8005918:	ee67 7a86 	vmul.f32	s15, s15, s12
 800591c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005920:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005924:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005928:	ee66 6aa7 	vmul.f32	s13, s13, s15
        break;
 800592c:	e060      	b.n	80059f0 <HAL_RCCEx_GetPLL3ClockFreq+0x138>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800592e:	6813      	ldr	r3, [r2, #0]
 8005930:	f013 0f20 	tst.w	r3, #32
 8005934:	d023      	beq.n	800597e <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005936:	4611      	mov	r1, r2
 8005938:	6812      	ldr	r2, [r2, #0]
 800593a:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800593e:	4b59      	ldr	r3, [pc, #356]	; (8005aa4 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>)
 8005940:	40d3      	lsrs	r3, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005942:	ee07 3a10 	vmov	s14, r3
 8005946:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800594a:	ee06 ea90 	vmov	s13, lr
 800594e:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 8005952:	eec7 6a06 	vdiv.f32	s13, s14, s12
 8005956:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005958:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800595c:	ee07 3a10 	vmov	s14, r3
 8005960:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005964:	ed9f 6a4e 	vldr	s12, [pc, #312]	; 8005aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>
 8005968:	ee67 7a86 	vmul.f32	s15, s15, s12
 800596c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005970:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005974:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005978:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800597c:	e038      	b.n	80059f0 <HAL_RCCEx_GetPLL3ClockFreq+0x138>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800597e:	ee07 ea10 	vmov	s14, lr
 8005982:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005986:	ed9f 6a48 	vldr	s12, [pc, #288]	; 8005aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 800598a:	eec6 6a07 	vdiv.f32	s13, s12, s14
 800598e:	4b42      	ldr	r3, [pc, #264]	; (8005a98 <HAL_RCCEx_GetPLL3ClockFreq+0x1e0>)
 8005990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005992:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005996:	ee07 3a10 	vmov	s14, r3
 800599a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800599e:	ed9f 6a40 	vldr	s12, [pc, #256]	; 8005aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>
 80059a2:	ee67 7a86 	vmul.f32	s15, s15, s12
 80059a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80059ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80059b2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80059b6:	e01b      	b.n	80059f0 <HAL_RCCEx_GetPLL3ClockFreq+0x138>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80059b8:	ee07 ea10 	vmov	s14, lr
 80059bc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80059c0:	ed9f 6a36 	vldr	s12, [pc, #216]	; 8005a9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
 80059c4:	eec6 6a07 	vdiv.f32	s13, s12, s14
 80059c8:	4b33      	ldr	r3, [pc, #204]	; (8005a98 <HAL_RCCEx_GetPLL3ClockFreq+0x1e0>)
 80059ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059d0:	ee07 3a10 	vmov	s14, r3
 80059d4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80059d8:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8005aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>
 80059dc:	ee67 7a86 	vmul.f32	s15, s15, s12
 80059e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059e4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80059e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80059ec:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80059f0:	4a29      	ldr	r2, [pc, #164]	; (8005a98 <HAL_RCCEx_GetPLL3ClockFreq+0x1e0>)
 80059f2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80059f4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80059f8:	ee07 3a10 	vmov	s14, r3
 80059fc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005a00:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8005a04:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005a08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a10:	edc0 7a00 	vstr	s15, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005a14:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005a16:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005a1a:	ee07 3a10 	vmov	s14, r3
 8005a1e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005a22:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005a26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a2e:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005a32:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005a34:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8005a38:	ee07 3a90 	vmov	s15, r3
 8005a3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a40:	ee77 7a86 	vadd.f32	s15, s15, s12
 8005a44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a48:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8005a4c:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8005a50:	bd10      	pop	{r4, pc}
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005a52:	ee07 ea10 	vmov	s14, lr
 8005a56:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005a5a:	ed9f 6a14 	vldr	s12, [pc, #80]	; 8005aac <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
 8005a5e:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8005a62:	4b0d      	ldr	r3, [pc, #52]	; (8005a98 <HAL_RCCEx_GetPLL3ClockFreq+0x1e0>)
 8005a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a6a:	ee07 3a10 	vmov	s14, r3
 8005a6e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005a72:	ed9f 6a0b 	vldr	s12, [pc, #44]	; 8005aa0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>
 8005a76:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005a7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005a82:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a86:	ee66 6aa7 	vmul.f32	s13, s13, s15
        break;
 8005a8a:	e7b1      	b.n	80059f0 <HAL_RCCEx_GetPLL3ClockFreq+0x138>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	6003      	str	r3, [r0, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005a90:	6043      	str	r3, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005a92:	6083      	str	r3, [r0, #8]
}
 8005a94:	e7dc      	b.n	8005a50 <HAL_RCCEx_GetPLL3ClockFreq+0x198>
 8005a96:	bf00      	nop
 8005a98:	58024400 	.word	0x58024400
 8005a9c:	4a742400 	.word	0x4a742400
 8005aa0:	39000000 	.word	0x39000000
 8005aa4:	03d09000 	.word	0x03d09000
 8005aa8:	4c742400 	.word	0x4c742400
 8005aac:	4bbebc20 	.word	0x4bbebc20

08005ab0 <HAL_RCCEx_GetPLL1ClockFreq>:
{
 8005ab0:	b510      	push	{r4, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005ab2:	4a77      	ldr	r2, [pc, #476]	; (8005c90 <HAL_RCCEx_GetPLL1ClockFreq+0x1e0>)
 8005ab4:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8005ab6:	6a94      	ldr	r4, [r2, #40]	; 0x28
 8005ab8:	f3c4 1e05 	ubfx	lr, r4, #4, #6
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8005abc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005abe:	f003 0c01 	and.w	ip, r3, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005ac2:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8005ac4:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8005ac8:	fb0c f303 	mul.w	r3, ip, r3
  if (pll1m != 0U)
 8005acc:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
 8005ad0:	f000 80d8 	beq.w	8005c84 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
 8005ad4:	f001 0103 	and.w	r1, r1, #3
 8005ad8:	ee07 3a90 	vmov	s15, r3
 8005adc:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8005ae0:	2901      	cmp	r1, #1
 8005ae2:	d065      	beq.n	8005bb0 <HAL_RCCEx_GetPLL1ClockFreq+0x100>
 8005ae4:	2902      	cmp	r1, #2
 8005ae6:	f000 80b0 	beq.w	8005c4a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>
 8005aea:	b1e1      	cbz	r1, 8005b26 <HAL_RCCEx_GetPLL1ClockFreq+0x76>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005aec:	ee07 ea10 	vmov	s14, lr
 8005af0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005af4:	ed9f 6a67 	vldr	s12, [pc, #412]	; 8005c94 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
 8005af8:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8005afc:	4b64      	ldr	r3, [pc, #400]	; (8005c90 <HAL_RCCEx_GetPLL1ClockFreq+0x1e0>)
 8005afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b04:	ee07 3a10 	vmov	s14, r3
 8005b08:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005b0c:	ed9f 6a62 	vldr	s12, [pc, #392]	; 8005c98 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>
 8005b10:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005b14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b18:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005b1c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005b20:	ee66 6aa7 	vmul.f32	s13, s13, s15
        break;
 8005b24:	e060      	b.n	8005be8 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b26:	6813      	ldr	r3, [r2, #0]
 8005b28:	f013 0f20 	tst.w	r3, #32
 8005b2c:	d023      	beq.n	8005b76 <HAL_RCCEx_GetPLL1ClockFreq+0xc6>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005b2e:	4611      	mov	r1, r2
 8005b30:	6812      	ldr	r2, [r2, #0]
 8005b32:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8005b36:	4b59      	ldr	r3, [pc, #356]	; (8005c9c <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>)
 8005b38:	40d3      	lsrs	r3, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b3a:	ee07 3a10 	vmov	s14, r3
 8005b3e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005b42:	ee06 ea90 	vmov	s13, lr
 8005b46:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 8005b4a:	eec7 6a06 	vdiv.f32	s13, s14, s12
 8005b4e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8005b50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b54:	ee07 3a10 	vmov	s14, r3
 8005b58:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005b5c:	ed9f 6a4e 	vldr	s12, [pc, #312]	; 8005c98 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>
 8005b60:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b68:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005b6c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005b70:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005b74:	e038      	b.n	8005be8 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b76:	ee07 ea10 	vmov	s14, lr
 8005b7a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005b7e:	ed9f 6a45 	vldr	s12, [pc, #276]	; 8005c94 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
 8005b82:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8005b86:	4b42      	ldr	r3, [pc, #264]	; (8005c90 <HAL_RCCEx_GetPLL1ClockFreq+0x1e0>)
 8005b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b8e:	ee07 3a10 	vmov	s14, r3
 8005b92:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005b96:	ed9f 6a40 	vldr	s12, [pc, #256]	; 8005c98 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>
 8005b9a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ba2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005ba6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005baa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005bae:	e01b      	b.n	8005be8 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005bb0:	ee07 ea10 	vmov	s14, lr
 8005bb4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005bb8:	ed9f 6a39 	vldr	s12, [pc, #228]	; 8005ca0 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 8005bbc:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8005bc0:	4b33      	ldr	r3, [pc, #204]	; (8005c90 <HAL_RCCEx_GetPLL1ClockFreq+0x1e0>)
 8005bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bc8:	ee07 3a10 	vmov	s14, r3
 8005bcc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005bd0:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8005c98 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>
 8005bd4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005bd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005bdc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005be0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005be4:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8005be8:	4a29      	ldr	r2, [pc, #164]	; (8005c90 <HAL_RCCEx_GetPLL1ClockFreq+0x1e0>)
 8005bea:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005bec:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005bf0:	ee07 3a10 	vmov	s14, r3
 8005bf4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005bf8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8005bfc:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005c00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c08:	edc0 7a00 	vstr	s15, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8005c0c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005c0e:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005c12:	ee07 3a10 	vmov	s14, r3
 8005c16:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005c1a:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005c1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c26:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8005c2a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005c2c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8005c30:	ee07 3a90 	vmov	s15, r3
 8005c34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c38:	ee77 7a86 	vadd.f32	s15, s15, s12
 8005c3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c40:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8005c44:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8005c48:	bd10      	pop	{r4, pc}
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005c4a:	ee07 ea10 	vmov	s14, lr
 8005c4e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005c52:	ed9f 6a14 	vldr	s12, [pc, #80]	; 8005ca4 <HAL_RCCEx_GetPLL1ClockFreq+0x1f4>
 8005c56:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8005c5a:	4b0d      	ldr	r3, [pc, #52]	; (8005c90 <HAL_RCCEx_GetPLL1ClockFreq+0x1e0>)
 8005c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c62:	ee07 3a10 	vmov	s14, r3
 8005c66:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005c6a:	ed9f 6a0b 	vldr	s12, [pc, #44]	; 8005c98 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>
 8005c6e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005c72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c76:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005c7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005c7e:	ee66 6aa7 	vmul.f32	s13, s13, s15
        break;
 8005c82:	e7b1      	b.n	8005be8 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8005c84:	2300      	movs	r3, #0
 8005c86:	6003      	str	r3, [r0, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005c88:	6043      	str	r3, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8005c8a:	6083      	str	r3, [r0, #8]
}
 8005c8c:	e7dc      	b.n	8005c48 <HAL_RCCEx_GetPLL1ClockFreq+0x198>
 8005c8e:	bf00      	nop
 8005c90:	58024400 	.word	0x58024400
 8005c94:	4c742400 	.word	0x4c742400
 8005c98:	39000000 	.word	0x39000000
 8005c9c:	03d09000 	.word	0x03d09000
 8005ca0:	4a742400 	.word	0x4a742400
 8005ca4:	4bbebc20 	.word	0x4bbebc20

08005ca8 <HAL_RCCEx_GetPeriphCLKFreq>:
{
 8005ca8:	b500      	push	{lr}
 8005caa:	b08b      	sub	sp, #44	; 0x2c
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005cac:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
 8005cb0:	430b      	orrs	r3, r1
 8005cb2:	d029      	beq.n	8005d08 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8005cb4:	f5a0 6380 	sub.w	r3, r0, #1024	; 0x400
 8005cb8:	430b      	orrs	r3, r1
 8005cba:	d079      	beq.n	8005db0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8005cbc:	f5a0 6300 	sub.w	r3, r0, #2048	; 0x800
 8005cc0:	430b      	orrs	r3, r1
 8005cc2:	f000 80d2 	beq.w	8005e6a <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8005cc6:	f5a0 5380 	sub.w	r3, r0, #4096	; 0x1000
 8005cca:	430b      	orrs	r3, r1
 8005ccc:	f000 812a 	beq.w	8005f24 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8005cd0:	f5a0 5300 	sub.w	r3, r0, #8192	; 0x2000
 8005cd4:	430b      	orrs	r3, r1
 8005cd6:	f000 8189 	beq.w	8005fec <HAL_RCCEx_GetPeriphCLKFreq+0x344>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8005cda:	f5a0 2300 	sub.w	r3, r0, #524288	; 0x80000
 8005cde:	430b      	orrs	r3, r1
 8005ce0:	f000 81d2 	beq.w	8006088 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005ce4:	f5a0 3380 	sub.w	r3, r0, #65536	; 0x10000
 8005ce8:	430b      	orrs	r3, r1
 8005cea:	f000 8215 	beq.w	8006118 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8005cee:	f5a0 4380 	sub.w	r3, r0, #16384	; 0x4000
 8005cf2:	430b      	orrs	r3, r1
 8005cf4:	f000 822e 	beq.w	8006154 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8005cf8:	f5a0 4000 	sub.w	r0, r0, #32768	; 0x8000
 8005cfc:	ea50 0301 	orrs.w	r3, r0, r1
 8005d00:	f000 827a 	beq.w	80061f8 <HAL_RCCEx_GetPeriphCLKFreq+0x550>
    frequency = 0;
 8005d04:	2000      	movs	r0, #0
 8005d06:	e2a8      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8005d08:	4b96      	ldr	r3, [pc, #600]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005d0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d0c:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 8005d10:	2b04      	cmp	r3, #4
 8005d12:	f200 8299 	bhi.w	8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
 8005d16:	e8df f003 	tbb	[pc, r3]
 8005d1a:	1005      	.short	0x1005
 8005d1c:	031b      	.short	0x031b
 8005d1e:	26          	.byte	0x26
 8005d1f:	00          	.byte	0x00
 8005d20:	4891      	ldr	r0, [pc, #580]	; (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005d22:	e29a      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005d24:	4b8f      	ldr	r3, [pc, #572]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005d26:	6818      	ldr	r0, [r3, #0]
 8005d28:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8005d2c:	f000 8295 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005d30:	a807      	add	r0, sp, #28
 8005d32:	f7ff febd 	bl	8005ab0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005d36:	9808      	ldr	r0, [sp, #32]
 8005d38:	e28f      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005d3a:	4b8a      	ldr	r3, [pc, #552]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005d3c:	6818      	ldr	r0, [r3, #0]
 8005d3e:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8005d42:	f000 828a 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005d46:	a804      	add	r0, sp, #16
 8005d48:	f7ff fcba 	bl	80056c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005d4c:	9804      	ldr	r0, [sp, #16]
 8005d4e:	e284      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005d50:	4b84      	ldr	r3, [pc, #528]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005d52:	6818      	ldr	r0, [r3, #0]
 8005d54:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8005d58:	f000 827f 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d5c:	a801      	add	r0, sp, #4
 8005d5e:	f7ff fdab 	bl	80058b8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005d62:	9801      	ldr	r0, [sp, #4]
 8005d64:	e279      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005d66:	4a7f      	ldr	r2, [pc, #508]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005d68:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005d6a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005d6e:	6812      	ldr	r2, [r2, #0]
 8005d70:	f012 0f04 	tst.w	r2, #4
 8005d74:	d007      	beq.n	8005d86 <HAL_RCCEx_GetPeriphCLKFreq+0xde>
 8005d76:	b933      	cbnz	r3, 8005d86 <HAL_RCCEx_GetPeriphCLKFreq+0xde>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d78:	4b7a      	ldr	r3, [pc, #488]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005d80:	487a      	ldr	r0, [pc, #488]	; (8005f6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8005d82:	40d8      	lsrs	r0, r3
 8005d84:	e269      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005d86:	4a77      	ldr	r2, [pc, #476]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005d88:	6812      	ldr	r2, [r2, #0]
 8005d8a:	f412 7f80 	tst.w	r2, #256	; 0x100
 8005d8e:	d003      	beq.n	8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
 8005d90:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005d94:	f000 825a 	beq.w	800624c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005d98:	4a72      	ldr	r2, [pc, #456]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005d9a:	6812      	ldr	r2, [r2, #0]
 8005d9c:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8005da0:	f000 8256 	beq.w	8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8005da4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005da8:	f000 8254 	beq.w	8006254 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
          frequency = 0;
 8005dac:	2000      	movs	r0, #0
 8005dae:	e254      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8005db0:	4b6c      	ldr	r3, [pc, #432]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005db2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005db4:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
    switch (saiclocksource)
 8005db8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005dbc:	d035      	beq.n	8005e2a <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 8005dbe:	d916      	bls.n	8005dee <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005dc0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005dc4:	f000 8248 	beq.w	8006258 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
 8005dc8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005dcc:	d120      	bne.n	8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005dce:	4a65      	ldr	r2, [pc, #404]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005dd0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005dd2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005dd6:	6812      	ldr	r2, [r2, #0]
 8005dd8:	f012 0f04 	tst.w	r2, #4
 8005ddc:	d030      	beq.n	8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 8005dde:	bb7b      	cbnz	r3, 8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005de0:	4b60      	ldr	r3, [pc, #384]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005de8:	4860      	ldr	r0, [pc, #384]	; (8005f6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8005dea:	40d8      	lsrs	r0, r3
 8005dec:	e235      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    switch (saiclocksource)
 8005dee:	b18b      	cbz	r3, 8005e14 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 8005df0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005df4:	d10a      	bne.n	8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x164>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005df6:	4b5b      	ldr	r3, [pc, #364]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005df8:	6818      	ldr	r0, [r3, #0]
 8005dfa:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8005dfe:	f000 822c 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e02:	a804      	add	r0, sp, #16
 8005e04:	f7ff fc5c 	bl	80056c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005e08:	9804      	ldr	r0, [sp, #16]
 8005e0a:	e226      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        frequency = 0;
 8005e0c:	2000      	movs	r0, #0
 8005e0e:	e224      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
 8005e10:	2000      	movs	r0, #0
 8005e12:	e222      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005e14:	4b53      	ldr	r3, [pc, #332]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005e16:	6818      	ldr	r0, [r3, #0]
 8005e18:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8005e1c:	f000 821d 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005e20:	a807      	add	r0, sp, #28
 8005e22:	f7ff fe45 	bl	8005ab0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005e26:	9808      	ldr	r0, [sp, #32]
 8005e28:	e217      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005e2a:	4b4e      	ldr	r3, [pc, #312]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005e2c:	6818      	ldr	r0, [r3, #0]
 8005e2e:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8005e32:	f000 8212 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005e36:	a801      	add	r0, sp, #4
 8005e38:	f7ff fd3e 	bl	80058b8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005e3c:	9801      	ldr	r0, [sp, #4]
 8005e3e:	e20c      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005e40:	4a48      	ldr	r2, [pc, #288]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005e42:	6812      	ldr	r2, [r2, #0]
 8005e44:	f412 7f80 	tst.w	r2, #256	; 0x100
 8005e48:	d003      	beq.n	8005e52 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8005e4a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005e4e:	f000 8207 	beq.w	8006260 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005e52:	4a44      	ldr	r2, [pc, #272]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005e54:	6812      	ldr	r2, [r2, #0]
 8005e56:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8005e5a:	f000 8203 	beq.w	8006264 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 8005e5e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e62:	f000 8201 	beq.w	8006268 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
          frequency = 0;
 8005e66:	2000      	movs	r0, #0
 8005e68:	e1f7      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8005e6a:	4b3e      	ldr	r3, [pc, #248]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e6e:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    switch (saiclocksource)
 8005e72:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005e76:	d035      	beq.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
 8005e78:	d916      	bls.n	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
 8005e7a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005e7e:	f000 81f5 	beq.w	800626c <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
 8005e82:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005e86:	d120      	bne.n	8005eca <HAL_RCCEx_GetPeriphCLKFreq+0x222>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005e88:	4a36      	ldr	r2, [pc, #216]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005e8a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005e8c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005e90:	6812      	ldr	r2, [r2, #0]
 8005e92:	f012 0f04 	tst.w	r2, #4
 8005e96:	d030      	beq.n	8005efa <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 8005e98:	bb7b      	cbnz	r3, 8005efa <HAL_RCCEx_GetPeriphCLKFreq+0x252>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005e9a:	4b32      	ldr	r3, [pc, #200]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005ea2:	4832      	ldr	r0, [pc, #200]	; (8005f6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8005ea4:	40d8      	lsrs	r0, r3
 8005ea6:	e1d8      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    switch (saiclocksource)
 8005ea8:	b18b      	cbz	r3, 8005ece <HAL_RCCEx_GetPeriphCLKFreq+0x226>
 8005eaa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005eae:	d10a      	bne.n	8005ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x21e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005eb0:	4b2c      	ldr	r3, [pc, #176]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005eb2:	6818      	ldr	r0, [r3, #0]
 8005eb4:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8005eb8:	f000 81cf 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ebc:	a804      	add	r0, sp, #16
 8005ebe:	f7ff fbff 	bl	80056c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005ec2:	9804      	ldr	r0, [sp, #16]
 8005ec4:	e1c9      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        frequency = 0;
 8005ec6:	2000      	movs	r0, #0
 8005ec8:	e1c7      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
 8005eca:	2000      	movs	r0, #0
 8005ecc:	e1c5      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005ece:	4b25      	ldr	r3, [pc, #148]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005ed0:	6818      	ldr	r0, [r3, #0]
 8005ed2:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8005ed6:	f000 81c0 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005eda:	a807      	add	r0, sp, #28
 8005edc:	f7ff fde8 	bl	8005ab0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005ee0:	9808      	ldr	r0, [sp, #32]
 8005ee2:	e1ba      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005ee4:	4b1f      	ldr	r3, [pc, #124]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005ee6:	6818      	ldr	r0, [r3, #0]
 8005ee8:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8005eec:	f000 81b5 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005ef0:	a801      	add	r0, sp, #4
 8005ef2:	f7ff fce1 	bl	80058b8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005ef6:	9801      	ldr	r0, [sp, #4]
 8005ef8:	e1af      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005efa:	4a1a      	ldr	r2, [pc, #104]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005efc:	6812      	ldr	r2, [r2, #0]
 8005efe:	f412 7f80 	tst.w	r2, #256	; 0x100
 8005f02:	d003      	beq.n	8005f0c <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8005f04:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005f08:	f000 81b2 	beq.w	8006270 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005f0c:	4a15      	ldr	r2, [pc, #84]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005f0e:	6812      	ldr	r2, [r2, #0]
 8005f10:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8005f14:	f000 81ae 	beq.w	8006274 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8005f18:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005f1c:	f000 81ac 	beq.w	8006278 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>
          frequency = 0;
 8005f20:	2000      	movs	r0, #0
 8005f22:	e19a      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8005f24:	4b0f      	ldr	r3, [pc, #60]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005f26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f28:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
    switch (srcclk)
 8005f2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f30:	d03c      	beq.n	8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 8005f32:	d91d      	bls.n	8005f70 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
 8005f34:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005f38:	f000 81a0 	beq.w	800627c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 8005f3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f40:	d127      	bne.n	8005f92 <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005f42:	4a08      	ldr	r2, [pc, #32]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005f44:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005f46:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005f4a:	6812      	ldr	r2, [r2, #0]
 8005f4c:	f012 0f04 	tst.w	r2, #4
 8005f50:	d037      	beq.n	8005fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d135      	bne.n	8005fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f56:	4b03      	ldr	r3, [pc, #12]	; (8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005f5e:	4803      	ldr	r0, [pc, #12]	; (8005f6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8005f60:	40d8      	lsrs	r0, r3
 8005f62:	e17a      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
 8005f64:	58024400 	.word	0x58024400
 8005f68:	00bb8000 	.word	0x00bb8000
 8005f6c:	03d09000 	.word	0x03d09000
    switch (srcclk)
 8005f70:	b18b      	cbz	r3, 8005f96 <HAL_RCCEx_GetPeriphCLKFreq+0x2ee>
 8005f72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f76:	d10a      	bne.n	8005f8e <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005f78:	4b9b      	ldr	r3, [pc, #620]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005f7a:	6818      	ldr	r0, [r3, #0]
 8005f7c:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8005f80:	f000 816b 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f84:	a804      	add	r0, sp, #16
 8005f86:	f7ff fb9b 	bl	80056c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005f8a:	9804      	ldr	r0, [sp, #16]
 8005f8c:	e165      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        frequency = 0;
 8005f8e:	2000      	movs	r0, #0
 8005f90:	e163      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
 8005f92:	2000      	movs	r0, #0
 8005f94:	e161      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005f96:	4b94      	ldr	r3, [pc, #592]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005f98:	6818      	ldr	r0, [r3, #0]
 8005f9a:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8005f9e:	f000 815c 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005fa2:	a807      	add	r0, sp, #28
 8005fa4:	f7ff fd84 	bl	8005ab0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005fa8:	9808      	ldr	r0, [sp, #32]
 8005faa:	e156      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005fac:	4b8e      	ldr	r3, [pc, #568]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005fae:	6818      	ldr	r0, [r3, #0]
 8005fb0:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8005fb4:	f000 8151 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005fb8:	a801      	add	r0, sp, #4
 8005fba:	f7ff fc7d 	bl	80058b8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005fbe:	9801      	ldr	r0, [sp, #4]
 8005fc0:	e14b      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005fc2:	4a89      	ldr	r2, [pc, #548]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005fc4:	6812      	ldr	r2, [r2, #0]
 8005fc6:	f412 7f80 	tst.w	r2, #256	; 0x100
 8005fca:	d003      	beq.n	8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>
 8005fcc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005fd0:	f000 8156 	beq.w	8006280 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005fd4:	4a84      	ldr	r2, [pc, #528]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005fd6:	6812      	ldr	r2, [r2, #0]
 8005fd8:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8005fdc:	f000 8152 	beq.w	8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>
 8005fe0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005fe4:	f000 8150 	beq.w	8006288 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
          frequency = 0;
 8005fe8:	2000      	movs	r0, #0
 8005fea:	e136      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8005fec:	4b7e      	ldr	r3, [pc, #504]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005fee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ff0:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
    switch (srcclk)
 8005ff4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005ff8:	d032      	beq.n	8006060 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 8005ffa:	d816      	bhi.n	800602a <HAL_RCCEx_GetPeriphCLKFreq+0x382>
 8005ffc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006000:	d023      	beq.n	800604a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8006002:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006006:	d10a      	bne.n	800601e <HAL_RCCEx_GetPeriphCLKFreq+0x376>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006008:	4b77      	ldr	r3, [pc, #476]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800600a:	6818      	ldr	r0, [r3, #0]
 800600c:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8006010:	f000 8123 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006014:	a801      	add	r0, sp, #4
 8006016:	f7ff fc4f 	bl	80058b8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800601a:	9802      	ldr	r0, [sp, #8]
 800601c:	e11d      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    switch (srcclk)
 800601e:	b913      	cbnz	r3, 8006026 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006020:	f7fe fd18 	bl	8004a54 <HAL_RCC_GetPCLK1Freq>
        break;
 8006024:	e119      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    switch (srcclk)
 8006026:	2000      	movs	r0, #0
 8006028:	e117      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
 800602a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800602e:	d023      	beq.n	8006078 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
 8006030:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006034:	d107      	bne.n	8006046 <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006036:	4b6c      	ldr	r3, [pc, #432]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006038:	6818      	ldr	r0, [r3, #0]
 800603a:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800603e:	f000 810c 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = HSE_VALUE;
 8006042:	486a      	ldr	r0, [pc, #424]	; (80061ec <HAL_RCCEx_GetPeriphCLKFreq+0x544>)
 8006044:	e109      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    switch (srcclk)
 8006046:	2000      	movs	r0, #0
 8006048:	e107      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800604a:	4b67      	ldr	r3, [pc, #412]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800604c:	6818      	ldr	r0, [r3, #0]
 800604e:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8006052:	f000 8102 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006056:	a804      	add	r0, sp, #16
 8006058:	f7ff fb32 	bl	80056c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800605c:	9805      	ldr	r0, [sp, #20]
 800605e:	e0fc      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006060:	4b61      	ldr	r3, [pc, #388]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006062:	6818      	ldr	r0, [r3, #0]
 8006064:	f010 0004 	ands.w	r0, r0, #4
 8006068:	f000 80f7 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006072:	485f      	ldr	r0, [pc, #380]	; (80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x548>)
 8006074:	40d8      	lsrs	r0, r3
 8006076:	e0f0      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006078:	4b5b      	ldr	r3, [pc, #364]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800607a:	6818      	ldr	r0, [r3, #0]
 800607c:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8006080:	f000 80eb 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = CSI_VALUE;
 8006084:	485b      	ldr	r0, [pc, #364]	; (80061f4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006086:	e0e8      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006088:	4b57      	ldr	r3, [pc, #348]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800608a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800608c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
    switch (srcclk)
 8006090:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006094:	d010      	beq.n	80060b8 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8006096:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800609a:	d018      	beq.n	80060ce <HAL_RCCEx_GetPeriphCLKFreq+0x426>
 800609c:	b10b      	cbz	r3, 80060a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 800609e:	2000      	movs	r0, #0
 80060a0:	e0db      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80060a2:	4b51      	ldr	r3, [pc, #324]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80060a4:	6818      	ldr	r0, [r3, #0]
 80060a6:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 80060aa:	f000 80d6 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80060ae:	a804      	add	r0, sp, #16
 80060b0:	f7ff fb06 	bl	80056c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80060b4:	9804      	ldr	r0, [sp, #16]
 80060b6:	e0d0      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80060b8:	4b4b      	ldr	r3, [pc, #300]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80060ba:	6818      	ldr	r0, [r3, #0]
 80060bc:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 80060c0:	f000 80cb 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80060c4:	a801      	add	r0, sp, #4
 80060c6:	f7ff fbf7 	bl	80058b8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80060ca:	9803      	ldr	r0, [sp, #12]
 80060cc:	e0c5      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80060ce:	4a46      	ldr	r2, [pc, #280]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80060d0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80060d2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80060d6:	6812      	ldr	r2, [r2, #0]
 80060d8:	f012 0f04 	tst.w	r2, #4
 80060dc:	d007      	beq.n	80060ee <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 80060de:	b933      	cbnz	r3, 80060ee <HAL_RCCEx_GetPeriphCLKFreq+0x446>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80060e0:	4b41      	ldr	r3, [pc, #260]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80060e8:	4841      	ldr	r0, [pc, #260]	; (80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x548>)
 80060ea:	40d8      	lsrs	r0, r3
 80060ec:	e0b5      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80060ee:	4a3e      	ldr	r2, [pc, #248]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80060f0:	6812      	ldr	r2, [r2, #0]
 80060f2:	f412 7f80 	tst.w	r2, #256	; 0x100
 80060f6:	d003      	beq.n	8006100 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 80060f8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80060fc:	f000 80c6 	beq.w	800628c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006100:	4a39      	ldr	r2, [pc, #228]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006102:	6812      	ldr	r2, [r2, #0]
 8006104:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8006108:	f000 80c2 	beq.w	8006290 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 800610c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006110:	f000 80c0 	beq.w	8006294 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
          frequency = 0;
 8006114:	2000      	movs	r0, #0
 8006116:	e0a0      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006118:	4b33      	ldr	r3, [pc, #204]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800611a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    switch (srcclk)
 800611c:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8006120:	d002      	beq.n	8006128 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
 8006122:	b963      	cbnz	r3, 800613e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8006124:	2000      	movs	r0, #0
 8006126:	e098      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006128:	4b2f      	ldr	r3, [pc, #188]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800612a:	6818      	ldr	r0, [r3, #0]
 800612c:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8006130:	f000 8093 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006134:	a807      	add	r0, sp, #28
 8006136:	f7ff fcbb 	bl	8005ab0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800613a:	9808      	ldr	r0, [sp, #32]
 800613c:	e08d      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800613e:	4b2a      	ldr	r3, [pc, #168]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006140:	6818      	ldr	r0, [r3, #0]
 8006142:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8006146:	f000 8088 	beq.w	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800614a:	a804      	add	r0, sp, #16
 800614c:	f7ff fab8 	bl	80056c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006150:	9806      	ldr	r0, [sp, #24]
 8006152:	e082      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8006154:	4b24      	ldr	r3, [pc, #144]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006158:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    switch (srcclk)
 800615c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006160:	d02f      	beq.n	80061c2 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
 8006162:	d815      	bhi.n	8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
 8006164:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006168:	d021      	beq.n	80061ae <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800616a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800616e:	d109      	bne.n	8006184 <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006170:	4b1d      	ldr	r3, [pc, #116]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006172:	6818      	ldr	r0, [r3, #0]
 8006174:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8006178:	d06f      	beq.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800617a:	a801      	add	r0, sp, #4
 800617c:	f7ff fb9c 	bl	80058b8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006180:	9802      	ldr	r0, [sp, #8]
 8006182:	e06a      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    switch (srcclk)
 8006184:	b913      	cbnz	r3, 800618c <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006186:	f7ff fa89 	bl	800569c <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800618a:	e066      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    switch (srcclk)
 800618c:	2000      	movs	r0, #0
 800618e:	e064      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
 8006190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006194:	d020      	beq.n	80061d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>
 8006196:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800619a:	d106      	bne.n	80061aa <HAL_RCCEx_GetPeriphCLKFreq+0x502>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800619c:	4b12      	ldr	r3, [pc, #72]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800619e:	6818      	ldr	r0, [r3, #0]
 80061a0:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 80061a4:	d059      	beq.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = HSE_VALUE;
 80061a6:	4811      	ldr	r0, [pc, #68]	; (80061ec <HAL_RCCEx_GetPeriphCLKFreq+0x544>)
 80061a8:	e057      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    switch (srcclk)
 80061aa:	2000      	movs	r0, #0
 80061ac:	e055      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80061ae:	4b0e      	ldr	r3, [pc, #56]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80061b0:	6818      	ldr	r0, [r3, #0]
 80061b2:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 80061b6:	d050      	beq.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80061b8:	a804      	add	r0, sp, #16
 80061ba:	f7ff fa81 	bl	80056c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80061be:	9805      	ldr	r0, [sp, #20]
 80061c0:	e04b      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80061c2:	4b09      	ldr	r3, [pc, #36]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80061c4:	6818      	ldr	r0, [r3, #0]
 80061c6:	f010 0004 	ands.w	r0, r0, #4
 80061ca:	d046      	beq.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80061d2:	4807      	ldr	r0, [pc, #28]	; (80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x548>)
 80061d4:	40d8      	lsrs	r0, r3
 80061d6:	e040      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80061d8:	4b03      	ldr	r3, [pc, #12]	; (80061e8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80061da:	6818      	ldr	r0, [r3, #0]
 80061dc:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 80061e0:	d03b      	beq.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = CSI_VALUE;
 80061e2:	4804      	ldr	r0, [pc, #16]	; (80061f4 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80061e4:	e039      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
 80061e6:	bf00      	nop
 80061e8:	58024400 	.word	0x58024400
 80061ec:	017d7840 	.word	0x017d7840
 80061f0:	03d09000 	.word	0x03d09000
 80061f4:	003d0900 	.word	0x003d0900
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80061f8:	4b27      	ldr	r3, [pc, #156]	; (8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>)
 80061fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061fc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
    switch (srcclk)
 8006200:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006204:	d00c      	beq.n	8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8006206:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800620a:	d013      	beq.n	8006234 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
 800620c:	b10b      	cbz	r3, 8006212 <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
 800620e:	2000      	movs	r0, #0
  return frequency;
 8006210:	e023      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006212:	4b21      	ldr	r3, [pc, #132]	; (8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>)
 8006214:	6818      	ldr	r0, [r3, #0]
 8006216:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800621a:	d01e      	beq.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = HSE_VALUE;
 800621c:	481f      	ldr	r0, [pc, #124]	; (800629c <HAL_RCCEx_GetPeriphCLKFreq+0x5f4>)
 800621e:	e01c      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006220:	4b1d      	ldr	r3, [pc, #116]	; (8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>)
 8006222:	6818      	ldr	r0, [r3, #0]
 8006224:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8006228:	d017      	beq.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800622a:	a807      	add	r0, sp, #28
 800622c:	f7ff fc40 	bl	8005ab0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006230:	9808      	ldr	r0, [sp, #32]
 8006232:	e012      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006234:	4b18      	ldr	r3, [pc, #96]	; (8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>)
 8006236:	6818      	ldr	r0, [r3, #0]
 8006238:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800623c:	d00d      	beq.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800623e:	a804      	add	r0, sp, #16
 8006240:	f7ff fa3e 	bl	80056c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006244:	9805      	ldr	r0, [sp, #20]
 8006246:	e008      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
        frequency = 0;
 8006248:	2000      	movs	r0, #0
 800624a:	e006      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = CSI_VALUE;
 800624c:	4814      	ldr	r0, [pc, #80]	; (80062a0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f8>)
 800624e:	e004      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = 0;
 8006250:	2000      	movs	r0, #0
 8006252:	e002      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = HSE_VALUE;
 8006254:	4811      	ldr	r0, [pc, #68]	; (800629c <HAL_RCCEx_GetPeriphCLKFreq+0x5f4>)
 8006256:	e000      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    switch (saiclocksource)
 8006258:	4812      	ldr	r0, [pc, #72]	; (80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>)
}
 800625a:	b00b      	add	sp, #44	; 0x2c
 800625c:	f85d fb04 	ldr.w	pc, [sp], #4
          frequency = CSI_VALUE;
 8006260:	480f      	ldr	r0, [pc, #60]	; (80062a0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f8>)
 8006262:	e7fa      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = 0;
 8006264:	2000      	movs	r0, #0
 8006266:	e7f8      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = HSE_VALUE;
 8006268:	480c      	ldr	r0, [pc, #48]	; (800629c <HAL_RCCEx_GetPeriphCLKFreq+0x5f4>)
 800626a:	e7f6      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    switch (saiclocksource)
 800626c:	480d      	ldr	r0, [pc, #52]	; (80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>)
 800626e:	e7f4      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = CSI_VALUE;
 8006270:	480b      	ldr	r0, [pc, #44]	; (80062a0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f8>)
 8006272:	e7f2      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = 0;
 8006274:	2000      	movs	r0, #0
 8006276:	e7f0      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = HSE_VALUE;
 8006278:	4808      	ldr	r0, [pc, #32]	; (800629c <HAL_RCCEx_GetPeriphCLKFreq+0x5f4>)
 800627a:	e7ee      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
    switch (srcclk)
 800627c:	4809      	ldr	r0, [pc, #36]	; (80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>)
 800627e:	e7ec      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = CSI_VALUE;
 8006280:	4807      	ldr	r0, [pc, #28]	; (80062a0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f8>)
 8006282:	e7ea      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = 0;
 8006284:	2000      	movs	r0, #0
 8006286:	e7e8      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = HSE_VALUE;
 8006288:	4804      	ldr	r0, [pc, #16]	; (800629c <HAL_RCCEx_GetPeriphCLKFreq+0x5f4>)
 800628a:	e7e6      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = CSI_VALUE;
 800628c:	4804      	ldr	r0, [pc, #16]	; (80062a0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f8>)
 800628e:	e7e4      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = 0;
 8006290:	2000      	movs	r0, #0
 8006292:	e7e2      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
          frequency = HSE_VALUE;
 8006294:	4801      	ldr	r0, [pc, #4]	; (800629c <HAL_RCCEx_GetPeriphCLKFreq+0x5f4>)
 8006296:	e7e0      	b.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
 8006298:	58024400 	.word	0x58024400
 800629c:	017d7840 	.word	0x017d7840
 80062a0:	003d0900 	.word	0x003d0900
 80062a4:	00bb8000 	.word	0x00bb8000

080062a8 <HAL_RNG_Init>:
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80062a8:	2800      	cmp	r0, #0
 80062aa:	d065      	beq.n	8006378 <HAL_RNG_Init+0xd0>
{
 80062ac:	b538      	push	{r3, r4, r5, lr}
 80062ae:	4604      	mov	r4, r0

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80062b0:	7a43      	ldrb	r3, [r0, #9]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d032      	beq.n	800631c <HAL_RNG_Init+0x74>
    HAL_RNG_MspInit(hrng);
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80062b6:	2302      	movs	r3, #2
 80062b8:	7263      	strb	r3, [r4, #9]

#if defined(RNG_CR_CONDRST)
  /* Disable RNG */
  __HAL_RNG_DISABLE(hrng);
 80062ba:	6822      	ldr	r2, [r4, #0]
 80062bc:	6813      	ldr	r3, [r2, #0]
 80062be:	f023 0304 	bic.w	r3, r3, #4
 80062c2:	6013      	str	r3, [r2, #0]

  /* Clock Error Detection Configuration when CONDRT bit is set to 1 */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED | RNG_CR_CONDRST, hrng->Init.ClockErrorDetection | RNG_CR_CONDRST);
 80062c4:	6822      	ldr	r2, [r4, #0]
 80062c6:	6811      	ldr	r1, [r2, #0]
 80062c8:	4b2c      	ldr	r3, [pc, #176]	; (800637c <HAL_RNG_Init+0xd4>)
 80062ca:	400b      	ands	r3, r1
 80062cc:	6861      	ldr	r1, [r4, #4]
 80062ce:	430b      	orrs	r3, r1
 80062d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80062d4:	6013      	str	r3, [r2, #0]

#if defined(RNG_VER_3_2) || defined(RNG_VER_3_1) || defined(RNG_VER_3_0)
  /*!< magic number must be written immediately before to RNG_HTCRG */
  WRITE_REG(hrng->Instance->HTCR, RNG_HTCFG_1);
 80062d6:	6823      	ldr	r3, [r4, #0]
 80062d8:	4a29      	ldr	r2, [pc, #164]	; (8006380 <HAL_RNG_Init+0xd8>)
 80062da:	611a      	str	r2, [r3, #16]
  /* for best latency and to be compliant with NIST */
  WRITE_REG(hrng->Instance->HTCR, RNG_HTCFG);
 80062dc:	6823      	ldr	r3, [r4, #0]
 80062de:	f247 2274 	movw	r2, #29300	; 0x7274
 80062e2:	611a      	str	r2, [r3, #16]
#endif /* RNG_VER_3_2 || RNG_VER_3_1 || RNG_VER_3_0 */

  /* Writing bit CONDRST=0 */
  CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 80062e4:	6822      	ldr	r2, [r4, #0]
 80062e6:	6813      	ldr	r3, [r2, #0]
 80062e8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80062ec:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80062ee:	f7fb f953 	bl	8001598 <HAL_GetTick>
 80062f2:	4605      	mov	r5, r0

  /* Wait for conditioning reset process to be completed */
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 80062f4:	6823      	ldr	r3, [r4, #0]
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	f012 4f80 	tst.w	r2, #1073741824	; 0x40000000
 80062fc:	d012      	beq.n	8006324 <HAL_RNG_Init+0x7c>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80062fe:	f7fb f94b 	bl	8001598 <HAL_GetTick>
 8006302:	1b40      	subs	r0, r0, r5
 8006304:	2802      	cmp	r0, #2
 8006306:	d9f5      	bls.n	80062f4 <HAL_RNG_Init+0x4c>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 8006308:	6823      	ldr	r3, [r4, #0]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006310:	d0f0      	beq.n	80062f4 <HAL_RNG_Init+0x4c>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8006312:	2001      	movs	r0, #1
 8006314:	7260      	strb	r0, [r4, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8006316:	2302      	movs	r3, #2
 8006318:	60e3      	str	r3, [r4, #12]
        return HAL_ERROR;
 800631a:	e00f      	b.n	800633c <HAL_RNG_Init+0x94>
    hrng->Lock = HAL_UNLOCKED;
 800631c:	7203      	strb	r3, [r0, #8]
    HAL_RNG_MspInit(hrng);
 800631e:	f7fa fea1 	bl	8001064 <HAL_RNG_MspInit>
 8006322:	e7c8      	b.n	80062b6 <HAL_RNG_Init+0xe>
  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	f042 0204 	orr.w	r2, r2, #4
 800632a:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 800632c:	6823      	ldr	r3, [r4, #0]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006334:	d003      	beq.n	800633e <HAL_RNG_Init+0x96>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8006336:	2304      	movs	r3, #4
 8006338:	7263      	strb	r3, [r4, #9]
    return HAL_ERROR;
 800633a:	2001      	movs	r0, #1
  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;

  /* Return function status */
  return HAL_OK;
}
 800633c:	bd38      	pop	{r3, r4, r5, pc}
  tickstart = HAL_GetTick();
 800633e:	f7fb f92b 	bl	8001598 <HAL_GetTick>
 8006342:	4605      	mov	r5, r0
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8006344:	6823      	ldr	r3, [r4, #0]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	f013 0f04 	tst.w	r3, #4
 800634c:	d00f      	beq.n	800636e <HAL_RNG_Init+0xc6>
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800634e:	f7fb f923 	bl	8001598 <HAL_GetTick>
 8006352:	1b40      	subs	r0, r0, r5
 8006354:	2802      	cmp	r0, #2
 8006356:	d9f5      	bls.n	8006344 <HAL_RNG_Init+0x9c>
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8006358:	6823      	ldr	r3, [r4, #0]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	f013 0f04 	tst.w	r3, #4
 8006360:	d0f0      	beq.n	8006344 <HAL_RNG_Init+0x9c>
        hrng->State = HAL_RNG_STATE_ERROR;
 8006362:	2304      	movs	r3, #4
 8006364:	7263      	strb	r3, [r4, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8006366:	2302      	movs	r3, #2
 8006368:	60e3      	str	r3, [r4, #12]
        return HAL_ERROR;
 800636a:	2001      	movs	r0, #1
 800636c:	e7e6      	b.n	800633c <HAL_RNG_Init+0x94>
  hrng->State = HAL_RNG_STATE_READY;
 800636e:	2301      	movs	r3, #1
 8006370:	7263      	strb	r3, [r4, #9]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8006372:	2000      	movs	r0, #0
 8006374:	60e0      	str	r0, [r4, #12]
  return HAL_OK;
 8006376:	e7e1      	b.n	800633c <HAL_RNG_Init+0x94>
    return HAL_ERROR;
 8006378:	2001      	movs	r0, #1
}
 800637a:	4770      	bx	lr
 800637c:	bfffffdf 	.word	0xbfffffdf
 8006380:	17590abc 	.word	0x17590abc

08006384 <HAL_RNG_ErrorCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 8006384:	4770      	bx	lr

08006386 <RNG_RecoverSeedError>:
  * @brief  RNG sequence to recover from a seed error
  * @param  hrng pointer to a RNG_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef RNG_RecoverSeedError(RNG_HandleTypeDef *hrng)
{
 8006386:	b510      	push	{r4, lr}
 8006388:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800638a:	2300      	movs	r3, #0
 800638c:	9301      	str	r3, [sp, #4]

  /*Check if seed error current status (SECS)is set */
  if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) == RESET)
 800638e:	6803      	ldr	r3, [r0, #0]
 8006390:	685a      	ldr	r2, [r3, #4]
 8006392:	f012 0f04 	tst.w	r2, #4
 8006396:	d10a      	bne.n	80063ae <RNG_RecoverSeedError+0x28>
  {
    /* RNG performed the reset automatically (auto-reset) */
    /* Clear bit SEIS */
    CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 8006398:	685a      	ldr	r2, [r3, #4]
 800639a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800639e:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
      }
    } while (HAL_IS_BIT_SET(hrng->Instance->SR, RNG_FLAG_SECS));
  }
  /* Update the error code */
  hrng->ErrorCode &= ~ HAL_RNG_ERROR_SEED;
 80063a0:	68c3      	ldr	r3, [r0, #12]
 80063a2:	f023 0308 	bic.w	r3, r3, #8
 80063a6:	60c3      	str	r3, [r0, #12]
  return HAL_OK;
 80063a8:	2000      	movs	r0, #0
}
 80063aa:	b002      	add	sp, #8
 80063ac:	bd10      	pop	{r4, pc}
    SET_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80063b4:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 80063b6:	6802      	ldr	r2, [r0, #0]
 80063b8:	6813      	ldr	r3, [r2, #0]
 80063ba:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80063be:	6013      	str	r3, [r2, #0]
    count = RNG_TIMEOUT_VALUE;
 80063c0:	2302      	movs	r3, #2
 80063c2:	9301      	str	r3, [sp, #4]
      count-- ;
 80063c4:	9b01      	ldr	r3, [sp, #4]
 80063c6:	3b01      	subs	r3, #1
 80063c8:	9301      	str	r3, [sp, #4]
      if (count == 0U)
 80063ca:	9b01      	ldr	r3, [sp, #4]
 80063cc:	b1cb      	cbz	r3, 8006402 <RNG_RecoverSeedError+0x7c>
    } while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST));
 80063ce:	6803      	ldr	r3, [r0, #0]
 80063d0:	681a      	ldr	r2, [r3, #0]
 80063d2:	f012 4f80 	tst.w	r2, #1073741824	; 0x40000000
 80063d6:	d1f5      	bne.n	80063c4 <RNG_RecoverSeedError+0x3e>
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 80063d8:	685a      	ldr	r2, [r3, #4]
 80063da:	f012 0f40 	tst.w	r2, #64	; 0x40
 80063de:	d003      	beq.n	80063e8 <RNG_RecoverSeedError+0x62>
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 80063e0:	685a      	ldr	r2, [r3, #4]
 80063e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063e6:	605a      	str	r2, [r3, #4]
    count = RNG_TIMEOUT_VALUE;
 80063e8:	2302      	movs	r3, #2
 80063ea:	9301      	str	r3, [sp, #4]
      count-- ;
 80063ec:	9b01      	ldr	r3, [sp, #4]
 80063ee:	3b01      	subs	r3, #1
 80063f0:	9301      	str	r3, [sp, #4]
      if (count == 0U)
 80063f2:	9b01      	ldr	r3, [sp, #4]
 80063f4:	b18b      	cbz	r3, 800641a <RNG_RecoverSeedError+0x94>
    } while (HAL_IS_BIT_SET(hrng->Instance->SR, RNG_FLAG_SECS));
 80063f6:	6803      	ldr	r3, [r0, #0]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	f013 0f04 	tst.w	r3, #4
 80063fe:	d1f5      	bne.n	80063ec <RNG_RecoverSeedError+0x66>
 8006400:	e7ce      	b.n	80063a0 <RNG_RecoverSeedError+0x1a>
        hrng->State = HAL_RNG_STATE_READY;
 8006402:	2401      	movs	r4, #1
 8006404:	7244      	strb	r4, [r0, #9]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 8006406:	68c3      	ldr	r3, [r0, #12]
 8006408:	f043 0302 	orr.w	r3, r3, #2
 800640c:	60c3      	str	r3, [r0, #12]
        __HAL_UNLOCK(hrng);
 800640e:	2300      	movs	r3, #0
 8006410:	7203      	strb	r3, [r0, #8]
        HAL_RNG_ErrorCallback(hrng);
 8006412:	f7ff ffb7 	bl	8006384 <HAL_RNG_ErrorCallback>
        return HAL_ERROR;
 8006416:	4620      	mov	r0, r4
 8006418:	e7c7      	b.n	80063aa <RNG_RecoverSeedError+0x24>
        hrng->State = HAL_RNG_STATE_READY;
 800641a:	2401      	movs	r4, #1
 800641c:	7244      	strb	r4, [r0, #9]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 800641e:	68c3      	ldr	r3, [r0, #12]
 8006420:	f043 0302 	orr.w	r3, r3, #2
 8006424:	60c3      	str	r3, [r0, #12]
        __HAL_UNLOCK(hrng);
 8006426:	2300      	movs	r3, #0
 8006428:	7203      	strb	r3, [r0, #8]
        HAL_RNG_ErrorCallback(hrng);
 800642a:	f7ff ffab 	bl	8006384 <HAL_RNG_ErrorCallback>
        return HAL_ERROR;
 800642e:	4620      	mov	r0, r4
 8006430:	e7bb      	b.n	80063aa <RNG_RecoverSeedError+0x24>

08006432 <HAL_RNG_GenerateRandomNumber>:
{
 8006432:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hrng);
 8006436:	7a03      	ldrb	r3, [r0, #8]
 8006438:	2b01      	cmp	r3, #1
 800643a:	d04c      	beq.n	80064d6 <HAL_RNG_GenerateRandomNumber+0xa4>
 800643c:	4604      	mov	r4, r0
 800643e:	460f      	mov	r7, r1
 8006440:	2301      	movs	r3, #1
 8006442:	7203      	strb	r3, [r0, #8]
  if (hrng->State == HAL_RNG_STATE_READY)
 8006444:	7a45      	ldrb	r5, [r0, #9]
 8006446:	b2ed      	uxtb	r5, r5
 8006448:	429d      	cmp	r5, r3
 800644a:	d007      	beq.n	800645c <HAL_RNG_GenerateRandomNumber+0x2a>
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 800644c:	2304      	movs	r3, #4
 800644e:	60c3      	str	r3, [r0, #12]
    status = HAL_ERROR;
 8006450:	2501      	movs	r5, #1
  __HAL_UNLOCK(hrng);
 8006452:	2300      	movs	r3, #0
 8006454:	7223      	strb	r3, [r4, #8]
}
 8006456:	4628      	mov	r0, r5
 8006458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hrng->State = HAL_RNG_STATE_BUSY;
 800645c:	2302      	movs	r3, #2
 800645e:	7243      	strb	r3, [r0, #9]
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8006460:	6803      	ldr	r3, [r0, #0]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006468:	d008      	beq.n	800647c <HAL_RNG_GenerateRandomNumber+0x4a>
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 800646a:	2308      	movs	r3, #8
 800646c:	60c3      	str	r3, [r0, #12]
      status = RNG_RecoverSeedError(hrng);
 800646e:	f7ff ff8a 	bl	8006386 <RNG_RecoverSeedError>
 8006472:	4680      	mov	r8, r0
      if (status == HAL_ERROR)
 8006474:	2801      	cmp	r0, #1
 8006476:	d103      	bne.n	8006480 <HAL_RNG_GenerateRandomNumber+0x4e>
        return status;
 8006478:	4605      	mov	r5, r0
 800647a:	e7ec      	b.n	8006456 <HAL_RNG_GenerateRandomNumber+0x24>
  HAL_StatusTypeDef status = HAL_OK;
 800647c:	f04f 0800 	mov.w	r8, #0
    tickstart = HAL_GetTick();
 8006480:	f7fb f88a 	bl	8001598 <HAL_GetTick>
 8006484:	4606      	mov	r6, r0
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8006486:	6823      	ldr	r3, [r4, #0]
 8006488:	685a      	ldr	r2, [r3, #4]
 800648a:	f012 0f01 	tst.w	r2, #1
 800648e:	d110      	bne.n	80064b2 <HAL_RNG_GenerateRandomNumber+0x80>
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8006490:	f7fb f882 	bl	8001598 <HAL_GetTick>
 8006494:	1b80      	subs	r0, r0, r6
 8006496:	2802      	cmp	r0, #2
 8006498:	d9f5      	bls.n	8006486 <HAL_RNG_GenerateRandomNumber+0x54>
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800649a:	6823      	ldr	r3, [r4, #0]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	f013 0f01 	tst.w	r3, #1
 80064a2:	d1f0      	bne.n	8006486 <HAL_RNG_GenerateRandomNumber+0x54>
          hrng->State = HAL_RNG_STATE_READY;
 80064a4:	2301      	movs	r3, #1
 80064a6:	7263      	strb	r3, [r4, #9]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80064a8:	2302      	movs	r3, #2
 80064aa:	60e3      	str	r3, [r4, #12]
          __HAL_UNLOCK(hrng);
 80064ac:	2300      	movs	r3, #0
 80064ae:	7223      	strb	r3, [r4, #8]
          return HAL_ERROR;
 80064b0:	e7d1      	b.n	8006456 <HAL_RNG_GenerateRandomNumber+0x24>
    hrng->RandomNumber = hrng->Instance->DR;
 80064b2:	689a      	ldr	r2, [r3, #8]
 80064b4:	6122      	str	r2, [r4, #16]
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 80064b6:	6859      	ldr	r1, [r3, #4]
 80064b8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80064bc:	d008      	beq.n	80064d0 <HAL_RNG_GenerateRandomNumber+0x9e>
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 80064be:	2208      	movs	r2, #8
 80064c0:	60e2      	str	r2, [r4, #12]
      CLEAR_BIT(hrng->Instance->SR, RNG_FLAG_DRDY);
 80064c2:	685a      	ldr	r2, [r3, #4]
 80064c4:	f022 0201 	bic.w	r2, r2, #1
 80064c8:	605a      	str	r2, [r3, #4]
    hrng->State = HAL_RNG_STATE_READY;
 80064ca:	2301      	movs	r3, #1
 80064cc:	7263      	strb	r3, [r4, #9]
 80064ce:	e7c0      	b.n	8006452 <HAL_RNG_GenerateRandomNumber+0x20>
      *random32bit = hrng->RandomNumber;
 80064d0:	603a      	str	r2, [r7, #0]
 80064d2:	4645      	mov	r5, r8
 80064d4:	e7f9      	b.n	80064ca <HAL_RNG_GenerateRandomNumber+0x98>
  __HAL_LOCK(hrng);
 80064d6:	2502      	movs	r5, #2
 80064d8:	e7bd      	b.n	8006456 <HAL_RNG_GenerateRandomNumber+0x24>
	...

080064dc <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80064dc:	b410      	push	{r4}
  uint32_t itflag = hspi->Instance->SR;
 80064de:	6802      	ldr	r2, [r0, #0]
 80064e0:	6953      	ldr	r3, [r2, #20]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80064e2:	6991      	ldr	r1, [r2, #24]
 80064e4:	f041 0108 	orr.w	r1, r1, #8
 80064e8:	6191      	str	r1, [r2, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80064ea:	6801      	ldr	r1, [r0, #0]
 80064ec:	698a      	ldr	r2, [r1, #24]
 80064ee:	f042 0210 	orr.w	r2, r2, #16
 80064f2:	618a      	str	r2, [r1, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80064f4:	6801      	ldr	r1, [r0, #0]
 80064f6:	680a      	ldr	r2, [r1, #0]
 80064f8:	f022 0201 	bic.w	r2, r2, #1
 80064fc:	600a      	str	r2, [r1, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80064fe:	6801      	ldr	r1, [r0, #0]
 8006500:	690c      	ldr	r4, [r1, #16]
 8006502:	4a29      	ldr	r2, [pc, #164]	; (80065a8 <SPI_CloseTransfer+0xcc>)
 8006504:	4022      	ands	r2, r4
 8006506:	610a      	str	r2, [r1, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006508:	6801      	ldr	r1, [r0, #0]
 800650a:	688a      	ldr	r2, [r1, #8]
 800650c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8006510:	608a      	str	r2, [r1, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006512:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 8006516:	b2d2      	uxtb	r2, r2
 8006518:	2a04      	cmp	r2, #4
 800651a:	d00d      	beq.n	8006538 <SPI_CloseTransfer+0x5c>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800651c:	f013 0f20 	tst.w	r3, #32
 8006520:	d00a      	beq.n	8006538 <SPI_CloseTransfer+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8006522:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8006526:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800652a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800652e:	6801      	ldr	r1, [r0, #0]
 8006530:	698a      	ldr	r2, [r1, #24]
 8006532:	f042 0220 	orr.w	r2, r2, #32
 8006536:	618a      	str	r2, [r1, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006538:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 800653c:	b2d2      	uxtb	r2, r2
 800653e:	2a03      	cmp	r2, #3
 8006540:	d00d      	beq.n	800655e <SPI_CloseTransfer+0x82>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8006542:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006546:	d00a      	beq.n	800655e <SPI_CloseTransfer+0x82>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006548:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 800654c:	f042 0204 	orr.w	r2, r2, #4
 8006550:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006554:	6801      	ldr	r1, [r0, #0]
 8006556:	698a      	ldr	r2, [r1, #24]
 8006558:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800655c:	618a      	str	r2, [r1, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800655e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8006562:	d00a      	beq.n	800657a <SPI_CloseTransfer+0x9e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006564:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8006568:	f042 0201 	orr.w	r2, r2, #1
 800656c:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006570:	6801      	ldr	r1, [r0, #0]
 8006572:	698a      	ldr	r2, [r1, #24]
 8006574:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006578:	618a      	str	r2, [r1, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800657a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800657e:	d00a      	beq.n	8006596 <SPI_CloseTransfer+0xba>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006580:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8006584:	f043 0308 	orr.w	r3, r3, #8
 8006588:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800658c:	6802      	ldr	r2, [r0, #0]
 800658e:	6993      	ldr	r3, [r2, #24]
 8006590:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006594:	6193      	str	r3, [r2, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006596:	2300      	movs	r3, #0
 8006598:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800659c:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
}
 80065a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop
 80065a8:	fffffc90 	.word	0xfffffc90

080065ac <SPI_GetPacketSize>:
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80065ac:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80065ae:	095b      	lsrs	r3, r3, #5
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80065b0:	68c0      	ldr	r0, [r0, #12]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80065b2:	3008      	adds	r0, #8
 80065b4:	08c0      	lsrs	r0, r0, #3

  return data_size * fifo_threashold;
}
 80065b6:	fb03 0000 	mla	r0, r3, r0, r0
 80065ba:	4770      	bx	lr

080065bc <HAL_SPI_Init>:
  if (hspi == NULL)
 80065bc:	2800      	cmp	r0, #0
 80065be:	f000 80b7 	beq.w	8006730 <HAL_SPI_Init+0x174>
{
 80065c2:	b570      	push	{r4, r5, r6, lr}
 80065c4:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80065c6:	2300      	movs	r3, #0
 80065c8:	6283      	str	r3, [r0, #40]	; 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80065ca:	6805      	ldr	r5, [r0, #0]
 80065cc:	4b5c      	ldr	r3, [pc, #368]	; (8006740 <HAL_SPI_Init+0x184>)
 80065ce:	4e5d      	ldr	r6, [pc, #372]	; (8006744 <HAL_SPI_Init+0x188>)
 80065d0:	429d      	cmp	r5, r3
 80065d2:	bf18      	it	ne
 80065d4:	42b5      	cmpne	r5, r6
 80065d6:	bf14      	ite	ne
 80065d8:	2601      	movne	r6, #1
 80065da:	2600      	moveq	r6, #0
 80065dc:	d007      	beq.n	80065ee <HAL_SPI_Init+0x32>
 80065de:	f5a3 4374 	sub.w	r3, r3, #62464	; 0xf400
 80065e2:	429d      	cmp	r5, r3
 80065e4:	d003      	beq.n	80065ee <HAL_SPI_Init+0x32>
 80065e6:	68c3      	ldr	r3, [r0, #12]
 80065e8:	2b0f      	cmp	r3, #15
 80065ea:	f200 80a3 	bhi.w	8006734 <HAL_SPI_Init+0x178>
  packet_length = SPI_GetPacketSize(hspi);
 80065ee:	4620      	mov	r0, r4
 80065f0:	f7ff ffdc 	bl	80065ac <SPI_GetPacketSize>
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80065f4:	b12e      	cbz	r6, 8006602 <HAL_SPI_Init+0x46>
 80065f6:	4b54      	ldr	r3, [pc, #336]	; (8006748 <HAL_SPI_Init+0x18c>)
 80065f8:	429d      	cmp	r5, r3
 80065fa:	d002      	beq.n	8006602 <HAL_SPI_Init+0x46>
 80065fc:	2808      	cmp	r0, #8
 80065fe:	f200 809b 	bhi.w	8006738 <HAL_SPI_Init+0x17c>
 8006602:	4a4f      	ldr	r2, [pc, #316]	; (8006740 <HAL_SPI_Init+0x184>)
 8006604:	4b4f      	ldr	r3, [pc, #316]	; (8006744 <HAL_SPI_Init+0x188>)
 8006606:	429d      	cmp	r5, r3
 8006608:	bf18      	it	ne
 800660a:	4295      	cmpne	r5, r2
 800660c:	d003      	beq.n	8006616 <HAL_SPI_Init+0x5a>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800660e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006612:	429d      	cmp	r5, r3
 8006614:	d102      	bne.n	800661c <HAL_SPI_Init+0x60>
 8006616:	2810      	cmp	r0, #16
 8006618:	f200 8090 	bhi.w	800673c <HAL_SPI_Init+0x180>
  if (hspi->State == HAL_SPI_STATE_RESET)
 800661c:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 8006620:	b1f3      	cbz	r3, 8006660 <HAL_SPI_Init+0xa4>
  hspi->State = HAL_SPI_STATE_BUSY;
 8006622:	2302      	movs	r3, #2
 8006624:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  __HAL_SPI_DISABLE(hspi);
 8006628:	6822      	ldr	r2, [r4, #0]
 800662a:	6813      	ldr	r3, [r2, #0]
 800662c:	f023 0301 	bic.w	r3, r3, #1
 8006630:	6013      	str	r3, [r2, #0]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006632:	6821      	ldr	r1, [r4, #0]
 8006634:	688a      	ldr	r2, [r1, #8]
 8006636:	f402 12f8 	and.w	r2, r2, #2031616	; 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800663a:	69a3      	ldr	r3, [r4, #24]
 800663c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006640:	d014      	beq.n	800666c <HAL_SPI_Init+0xb0>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006642:	6863      	ldr	r3, [r4, #4]
 8006644:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8006648:	d023      	beq.n	8006692 <HAL_SPI_Init+0xd6>
 800664a:	68e3      	ldr	r3, [r4, #12]
 800664c:	2b06      	cmp	r3, #6
 800664e:	d920      	bls.n	8006692 <HAL_SPI_Init+0xd6>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8006650:	6821      	ldr	r1, [r4, #0]
 8006652:	680b      	ldr	r3, [r1, #0]
 8006654:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006658:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800665a:	4303      	orrs	r3, r0
 800665c:	600b      	str	r3, [r1, #0]
 800665e:	e01d      	b.n	800669c <HAL_SPI_Init+0xe0>
    hspi->Lock = HAL_UNLOCKED;
 8006660:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    HAL_SPI_MspInit(hspi);
 8006664:	4620      	mov	r0, r4
 8006666:	f7fa fd29 	bl	80010bc <HAL_SPI_MspInit>
 800666a:	e7da      	b.n	8006622 <HAL_SPI_Init+0x66>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800666c:	6863      	ldr	r3, [r4, #4]
 800666e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006672:	d006      	beq.n	8006682 <HAL_SPI_Init+0xc6>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006674:	2b00      	cmp	r3, #0
 8006676:	d1e4      	bne.n	8006642 <HAL_SPI_Init+0x86>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006678:	6ba3      	ldr	r3, [r4, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800667a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800667e:	d1e0      	bne.n	8006642 <HAL_SPI_Init+0x86>
 8006680:	e002      	b.n	8006688 <HAL_SPI_Init+0xcc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006682:	6ba0      	ldr	r0, [r4, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006684:	2800      	cmp	r0, #0
 8006686:	d1f5      	bne.n	8006674 <HAL_SPI_Init+0xb8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006688:	680b      	ldr	r3, [r1, #0]
 800668a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800668e:	600b      	str	r3, [r1, #0]
 8006690:	e7d7      	b.n	8006642 <HAL_SPI_Init+0x86>
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8006692:	6821      	ldr	r1, [r4, #0]
 8006694:	680b      	ldr	r3, [r1, #0]
 8006696:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800669a:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800669c:	69e3      	ldr	r3, [r4, #28]
 800669e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80066a0:	430b      	orrs	r3, r1
 80066a2:	4313      	orrs	r3, r2
 80066a4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80066a6:	4313      	orrs	r3, r2
 80066a8:	68e1      	ldr	r1, [r4, #12]
 80066aa:	6822      	ldr	r2, [r4, #0]
 80066ac:	430b      	orrs	r3, r1
 80066ae:	6093      	str	r3, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80066b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80066b2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80066b4:	4313      	orrs	r3, r2
 80066b6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80066b8:	4313      	orrs	r3, r2
 80066ba:	69a2      	ldr	r2, [r4, #24]
 80066bc:	4313      	orrs	r3, r2
 80066be:	6922      	ldr	r2, [r4, #16]
 80066c0:	4313      	orrs	r3, r2
 80066c2:	6962      	ldr	r2, [r4, #20]
 80066c4:	4313      	orrs	r3, r2
 80066c6:	6a22      	ldr	r2, [r4, #32]
 80066c8:	4313      	orrs	r3, r2
 80066ca:	6862      	ldr	r2, [r4, #4]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80066d0:	4313      	orrs	r3, r2
 80066d2:	68a2      	ldr	r2, [r4, #8]
 80066d4:	4313      	orrs	r3, r2
 80066d6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80066d8:	4313      	orrs	r3, r2
 80066da:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80066dc:	6822      	ldr	r2, [r4, #0]
 80066de:	430b      	orrs	r3, r1
 80066e0:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80066e2:	6863      	ldr	r3, [r4, #4]
 80066e4:	b96b      	cbnz	r3, 8006702 <HAL_SPI_Init+0x146>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80066e6:	6822      	ldr	r2, [r4, #0]
 80066e8:	6893      	ldr	r3, [r2, #8]
 80066ea:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80066ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80066f2:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80066f4:	6822      	ldr	r2, [r4, #0]
 80066f6:	6893      	ldr	r3, [r2, #8]
 80066f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80066fc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006700:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006702:	6822      	ldr	r2, [r4, #0]
 8006704:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8006706:	f023 0301 	bic.w	r3, r3, #1
 800670a:	6513      	str	r3, [r2, #80]	; 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800670c:	6863      	ldr	r3, [r4, #4]
 800670e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8006712:	d006      	beq.n	8006722 <HAL_SPI_Init+0x166>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006714:	6822      	ldr	r2, [r4, #0]
 8006716:	68d3      	ldr	r3, [r2, #12]
 8006718:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800671c:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800671e:	430b      	orrs	r3, r1
 8006720:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006722:	2000      	movs	r0, #0
 8006724:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8006728:	2301      	movs	r3, #1
 800672a:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
}
 800672e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8006730:	2001      	movs	r0, #1
}
 8006732:	4770      	bx	lr
    return HAL_ERROR;
 8006734:	2001      	movs	r0, #1
 8006736:	e7fa      	b.n	800672e <HAL_SPI_Init+0x172>
    return HAL_ERROR;
 8006738:	2001      	movs	r0, #1
 800673a:	e7f8      	b.n	800672e <HAL_SPI_Init+0x172>
 800673c:	2001      	movs	r0, #1
 800673e:	e7f6      	b.n	800672e <HAL_SPI_Init+0x172>
 8006740:	40013000 	.word	0x40013000
 8006744:	40003800 	.word	0x40003800
 8006748:	40003c00 	.word	0x40003c00

0800674c <HAL_SPI_Transmit_DMA>:
{
 800674c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hspi);
 800674e:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8006752:	2b01      	cmp	r3, #1
 8006754:	f000 80d4 	beq.w	8006900 <HAL_SPI_Transmit_DMA+0x1b4>
 8006758:	4604      	mov	r4, r0
 800675a:	4616      	mov	r6, r2
 800675c:	2301      	movs	r3, #1
 800675e:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  if (hspi->State != HAL_SPI_STATE_READY)
 8006762:	f890 5081 	ldrb.w	r5, [r0, #129]	; 0x81
 8006766:	b2ed      	uxtb	r5, r5
 8006768:	429d      	cmp	r5, r3
 800676a:	d17d      	bne.n	8006868 <HAL_SPI_Transmit_DMA+0x11c>
  if ((pData == NULL) || (Size == 0UL))
 800676c:	2a00      	cmp	r2, #0
 800676e:	bf18      	it	ne
 8006770:	2900      	cmpne	r1, #0
 8006772:	d07f      	beq.n	8006874 <HAL_SPI_Transmit_DMA+0x128>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006774:	2303      	movs	r3, #3
 8006776:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800677a:	2300      	movs	r3, #0
 800677c:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006780:	65c1      	str	r1, [r0, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8006782:	f8a0 2060 	strh.w	r2, [r0, #96]	; 0x60
  hspi->TxXferCount = Size;
 8006786:	f8a0 2062 	strh.w	r2, [r0, #98]	; 0x62
  hspi->pRxBuffPtr  = NULL;
 800678a:	6643      	str	r3, [r0, #100]	; 0x64
  hspi->TxISR       = NULL;
 800678c:	6743      	str	r3, [r0, #116]	; 0x74
  hspi->RxISR       = NULL;
 800678e:	6703      	str	r3, [r0, #112]	; 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 8006790:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 8006794:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006798:	6883      	ldr	r3, [r0, #8]
 800679a:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800679e:	d06d      	beq.n	800687c <HAL_SPI_Transmit_DMA+0x130>
    SPI_2LINES_TX(hspi);
 80067a0:	6802      	ldr	r2, [r0, #0]
 80067a2:	68d3      	ldr	r3, [r2, #12]
 80067a4:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 80067a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80067ac:	60d3      	str	r3, [r2, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80067ae:	68e3      	ldr	r3, [r4, #12]
 80067b0:	2b0f      	cmp	r3, #15
 80067b2:	d904      	bls.n	80067be <HAL_SPI_Transmit_DMA+0x72>
 80067b4:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80067b6:	6992      	ldr	r2, [r2, #24]
 80067b8:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80067bc:	d164      	bne.n	8006888 <HAL_SPI_Transmit_DMA+0x13c>
 80067be:	2b07      	cmp	r3, #7
 80067c0:	d907      	bls.n	80067d2 <HAL_SPI_Transmit_DMA+0x86>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80067c2:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80067c4:	6992      	ldr	r2, [r2, #24]
 80067c6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80067ca:	bf18      	it	ne
 80067cc:	f5b2 4f80 	cmpne.w	r2, #16384	; 0x4000
 80067d0:	d15a      	bne.n	8006888 <HAL_SPI_Transmit_DMA+0x13c>
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80067d2:	2b07      	cmp	r3, #7
 80067d4:	d86c      	bhi.n	80068b0 <HAL_SPI_Transmit_DMA+0x164>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80067d6:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80067d8:	699a      	ldr	r2, [r3, #24]
 80067da:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80067de:	d057      	beq.n	8006890 <HAL_SPI_Transmit_DMA+0x144>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 80067e0:	699b      	ldr	r3, [r3, #24]
 80067e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80067e6:	d05b      	beq.n	80068a0 <HAL_SPI_Transmit_DMA+0x154>
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80067e8:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80067ea:	4a46      	ldr	r2, [pc, #280]	; (8006904 <HAL_SPI_Transmit_DMA+0x1b8>)
 80067ec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80067ee:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80067f0:	4a45      	ldr	r2, [pc, #276]	; (8006908 <HAL_SPI_Transmit_DMA+0x1bc>)
 80067f2:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80067f4:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80067f6:	4a45      	ldr	r2, [pc, #276]	; (800690c <HAL_SPI_Transmit_DMA+0x1c0>)
 80067f8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback = NULL;
 80067fa:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80067fc:	2200      	movs	r2, #0
 80067fe:	651a      	str	r2, [r3, #80]	; 0x50
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8006800:	6822      	ldr	r2, [r4, #0]
 8006802:	6893      	ldr	r3, [r2, #8]
 8006804:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006808:	6093      	str	r3, [r2, #8]
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800680a:	6822      	ldr	r2, [r4, #0]
                                 hspi->TxXferCount))
 800680c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8006810:	b29b      	uxth	r3, r3
 8006812:	3220      	adds	r2, #32
 8006814:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8006816:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8006818:	f7fc fc64 	bl	80030e4 <HAL_DMA_Start_IT>
 800681c:	4601      	mov	r1, r0
 800681e:	2800      	cmp	r0, #0
 8006820:	d155      	bne.n	80068ce <HAL_SPI_Transmit_DMA+0x182>
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8006822:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8006824:	69db      	ldr	r3, [r3, #28]
 8006826:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800682a:	d05d      	beq.n	80068e8 <HAL_SPI_Transmit_DMA+0x19c>
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800682c:	6823      	ldr	r3, [r4, #0]
 800682e:	6858      	ldr	r0, [r3, #4]
 8006830:	4a37      	ldr	r2, [pc, #220]	; (8006910 <HAL_SPI_Transmit_DMA+0x1c4>)
 8006832:	4002      	ands	r2, r0
 8006834:	4332      	orrs	r2, r6
 8006836:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8006838:	6822      	ldr	r2, [r4, #0]
 800683a:	6893      	ldr	r3, [r2, #8]
 800683c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006840:	6093      	str	r3, [r2, #8]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 8006842:	6822      	ldr	r2, [r4, #0]
 8006844:	6913      	ldr	r3, [r2, #16]
 8006846:	f443 7348 	orr.w	r3, r3, #800	; 0x320
 800684a:	6113      	str	r3, [r2, #16]
  __HAL_SPI_ENABLE(hspi);
 800684c:	6822      	ldr	r2, [r4, #0]
 800684e:	6813      	ldr	r3, [r2, #0]
 8006850:	f043 0301 	orr.w	r3, r3, #1
 8006854:	6013      	str	r3, [r2, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006856:	6863      	ldr	r3, [r4, #4]
 8006858:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800685c:	d04a      	beq.n	80068f4 <HAL_SPI_Transmit_DMA+0x1a8>
  __HAL_UNLOCK(hspi);
 800685e:	2300      	movs	r3, #0
 8006860:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  return errorcode;
 8006864:	460d      	mov	r5, r1
 8006866:	e003      	b.n	8006870 <HAL_SPI_Transmit_DMA+0x124>
    __HAL_UNLOCK(hspi);
 8006868:	2300      	movs	r3, #0
 800686a:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    return errorcode;
 800686e:	2502      	movs	r5, #2
}
 8006870:	4628      	mov	r0, r5
 8006872:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hspi);
 8006874:	2300      	movs	r3, #0
 8006876:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    return errorcode;
 800687a:	e7f9      	b.n	8006870 <HAL_SPI_Transmit_DMA+0x124>
    SPI_1LINE_TX(hspi);
 800687c:	6802      	ldr	r2, [r0, #0]
 800687e:	6813      	ldr	r3, [r2, #0]
 8006880:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006884:	6013      	str	r3, [r2, #0]
 8006886:	e792      	b.n	80067ae <HAL_SPI_Transmit_DMA+0x62>
    __HAL_UNLOCK(hspi);
 8006888:	2300      	movs	r3, #0
 800688a:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    return errorcode;
 800688e:	e7ef      	b.n	8006870 <HAL_SPI_Transmit_DMA+0x124>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8006890:	f8b4 2062 	ldrh.w	r2, [r4, #98]	; 0x62
 8006894:	b292      	uxth	r2, r2
 8006896:	3201      	adds	r2, #1
 8006898:	0852      	lsrs	r2, r2, #1
 800689a:	f8a4 2062 	strh.w	r2, [r4, #98]	; 0x62
 800689e:	e79f      	b.n	80067e0 <HAL_SPI_Transmit_DMA+0x94>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 80068a0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	3303      	adds	r3, #3
 80068a8:	089b      	lsrs	r3, r3, #2
 80068aa:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
 80068ae:	e79b      	b.n	80067e8 <HAL_SPI_Transmit_DMA+0x9c>
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 80068b0:	2b0f      	cmp	r3, #15
 80068b2:	d899      	bhi.n	80067e8 <HAL_SPI_Transmit_DMA+0x9c>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 80068b4:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80068b6:	699b      	ldr	r3, [r3, #24]
 80068b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80068bc:	d194      	bne.n	80067e8 <HAL_SPI_Transmit_DMA+0x9c>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 80068be:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	3301      	adds	r3, #1
 80068c6:	085b      	lsrs	r3, r3, #1
 80068c8:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
 80068cc:	e78c      	b.n	80067e8 <HAL_SPI_Transmit_DMA+0x9c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80068ce:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80068d2:	f043 0310 	orr.w	r3, r3, #16
 80068d6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    __HAL_UNLOCK(hspi);
 80068da:	2300      	movs	r3, #0
 80068dc:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    hspi->State = HAL_SPI_STATE_READY;
 80068e0:	2301      	movs	r3, #1
 80068e2:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
    return errorcode;
 80068e6:	e7c3      	b.n	8006870 <HAL_SPI_Transmit_DMA+0x124>
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 80068e8:	6822      	ldr	r2, [r4, #0]
 80068ea:	6850      	ldr	r0, [r2, #4]
 80068ec:	4b08      	ldr	r3, [pc, #32]	; (8006910 <HAL_SPI_Transmit_DMA+0x1c4>)
 80068ee:	4003      	ands	r3, r0
 80068f0:	6053      	str	r3, [r2, #4]
 80068f2:	e7a1      	b.n	8006838 <HAL_SPI_Transmit_DMA+0xec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80068f4:	6822      	ldr	r2, [r4, #0]
 80068f6:	6813      	ldr	r3, [r2, #0]
 80068f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80068fc:	6013      	str	r3, [r2, #0]
 80068fe:	e7ae      	b.n	800685e <HAL_SPI_Transmit_DMA+0x112>
  __HAL_LOCK(hspi);
 8006900:	2502      	movs	r5, #2
 8006902:	e7b5      	b.n	8006870 <HAL_SPI_Transmit_DMA+0x124>
 8006904:	08006b37 	.word	0x08006b37
 8006908:	08006adf 	.word	0x08006adf
 800690c:	08006b4d 	.word	0x08006b4d
 8006910:	ffff0000 	.word	0xffff0000

08006914 <HAL_SPI_Receive_DMA>:
{
 8006914:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hspi);
 8006916:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800691a:	2b01      	cmp	r3, #1
 800691c:	f000 80d4 	beq.w	8006ac8 <HAL_SPI_Receive_DMA+0x1b4>
 8006920:	4604      	mov	r4, r0
 8006922:	4616      	mov	r6, r2
 8006924:	2301      	movs	r3, #1
 8006926:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  if (hspi->State != HAL_SPI_STATE_READY)
 800692a:	f890 5081 	ldrb.w	r5, [r0, #129]	; 0x81
 800692e:	b2ed      	uxtb	r5, r5
 8006930:	429d      	cmp	r5, r3
 8006932:	d17d      	bne.n	8006a30 <HAL_SPI_Receive_DMA+0x11c>
  if ((pData == NULL) || (Size == 0UL))
 8006934:	2a00      	cmp	r2, #0
 8006936:	bf18      	it	ne
 8006938:	2900      	cmpne	r1, #0
 800693a:	d07f      	beq.n	8006a3c <HAL_SPI_Receive_DMA+0x128>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800693c:	2304      	movs	r3, #4
 800693e:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006942:	2300      	movs	r3, #0
 8006944:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006948:	6641      	str	r1, [r0, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800694a:	f8a0 2068 	strh.w	r2, [r0, #104]	; 0x68
  hspi->RxXferCount = Size;
 800694e:	f8a0 206a 	strh.w	r2, [r0, #106]	; 0x6a
  hspi->RxISR       = NULL;
 8006952:	6703      	str	r3, [r0, #112]	; 0x70
  hspi->TxISR       = NULL;
 8006954:	6743      	str	r3, [r0, #116]	; 0x74
  hspi->TxXferSize  = (uint16_t) 0UL;
 8006956:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800695a:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800695e:	6883      	ldr	r3, [r0, #8]
 8006960:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8006964:	d06e      	beq.n	8006a44 <HAL_SPI_Receive_DMA+0x130>
    SPI_2LINES_RX(hspi);
 8006966:	6802      	ldr	r2, [r0, #0]
 8006968:	68d3      	ldr	r3, [r2, #12]
 800696a:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 800696e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006972:	60d3      	str	r3, [r2, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8006974:	68e3      	ldr	r3, [r4, #12]
 8006976:	2b0f      	cmp	r3, #15
 8006978:	d904      	bls.n	8006984 <HAL_SPI_Receive_DMA+0x70>
 800697a:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800697c:	6992      	ldr	r2, [r2, #24]
 800697e:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8006982:	d165      	bne.n	8006a50 <HAL_SPI_Receive_DMA+0x13c>
 8006984:	2b07      	cmp	r3, #7
 8006986:	d907      	bls.n	8006998 <HAL_SPI_Receive_DMA+0x84>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8006988:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800698a:	699b      	ldr	r3, [r3, #24]
 800698c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006990:	bf18      	it	ne
 8006992:	f5b3 4f80 	cmpne.w	r3, #16384	; 0x4000
 8006996:	d15b      	bne.n	8006a50 <HAL_SPI_Receive_DMA+0x13c>
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8006998:	6822      	ldr	r2, [r4, #0]
 800699a:	6893      	ldr	r3, [r2, #8]
 800699c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069a0:	6093      	str	r3, [r2, #8]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80069a2:	68e3      	ldr	r3, [r4, #12]
 80069a4:	2b07      	cmp	r3, #7
 80069a6:	d867      	bhi.n	8006a78 <HAL_SPI_Receive_DMA+0x164>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80069a8:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80069aa:	699a      	ldr	r2, [r3, #24]
 80069ac:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80069b0:	d052      	beq.n	8006a58 <HAL_SPI_Receive_DMA+0x144>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 80069b2:	699b      	ldr	r3, [r3, #24]
 80069b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80069b8:	d056      	beq.n	8006a68 <HAL_SPI_Receive_DMA+0x154>
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80069ba:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80069bc:	4a43      	ldr	r2, [pc, #268]	; (8006acc <HAL_SPI_Receive_DMA+0x1b8>)
 80069be:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80069c0:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80069c2:	4a43      	ldr	r2, [pc, #268]	; (8006ad0 <HAL_SPI_Receive_DMA+0x1bc>)
 80069c4:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80069c6:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80069c8:	4a42      	ldr	r2, [pc, #264]	; (8006ad4 <HAL_SPI_Receive_DMA+0x1c0>)
 80069ca:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmarx->XferAbortCallback = NULL;
 80069cc:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80069ce:	2200      	movs	r2, #0
 80069d0:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 80069d2:	6821      	ldr	r1, [r4, #0]
                                 hspi->RxXferCount))
 80069d4:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 80069d8:	b29b      	uxth	r3, r3
 80069da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80069dc:	3130      	adds	r1, #48	; 0x30
 80069de:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80069e0:	f7fc fb80 	bl	80030e4 <HAL_DMA_Start_IT>
 80069e4:	4601      	mov	r1, r0
 80069e6:	2800      	cmp	r0, #0
 80069e8:	d155      	bne.n	8006a96 <HAL_SPI_Receive_DMA+0x182>
  if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 80069ea:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80069ec:	69db      	ldr	r3, [r3, #28]
 80069ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069f2:	d05d      	beq.n	8006ab0 <HAL_SPI_Receive_DMA+0x19c>
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80069f4:	6823      	ldr	r3, [r4, #0]
 80069f6:	6858      	ldr	r0, [r3, #4]
 80069f8:	4a37      	ldr	r2, [pc, #220]	; (8006ad8 <HAL_SPI_Receive_DMA+0x1c4>)
 80069fa:	4002      	ands	r2, r0
 80069fc:	4332      	orrs	r2, r6
 80069fe:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8006a00:	6822      	ldr	r2, [r4, #0]
 8006a02:	6893      	ldr	r3, [r2, #8]
 8006a04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006a08:	6093      	str	r3, [r2, #8]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8006a0a:	6822      	ldr	r2, [r4, #0]
 8006a0c:	6913      	ldr	r3, [r2, #16]
 8006a0e:	f443 7350 	orr.w	r3, r3, #832	; 0x340
 8006a12:	6113      	str	r3, [r2, #16]
  __HAL_SPI_ENABLE(hspi);
 8006a14:	6822      	ldr	r2, [r4, #0]
 8006a16:	6813      	ldr	r3, [r2, #0]
 8006a18:	f043 0301 	orr.w	r3, r3, #1
 8006a1c:	6013      	str	r3, [r2, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a1e:	6863      	ldr	r3, [r4, #4]
 8006a20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a24:	d04a      	beq.n	8006abc <HAL_SPI_Receive_DMA+0x1a8>
  __HAL_UNLOCK(hspi);
 8006a26:	2300      	movs	r3, #0
 8006a28:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  return errorcode;
 8006a2c:	460d      	mov	r5, r1
 8006a2e:	e003      	b.n	8006a38 <HAL_SPI_Receive_DMA+0x124>
    __HAL_UNLOCK(hspi);
 8006a30:	2300      	movs	r3, #0
 8006a32:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    return errorcode;
 8006a36:	2502      	movs	r5, #2
}
 8006a38:	4628      	mov	r0, r5
 8006a3a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hspi);
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    return errorcode;
 8006a42:	e7f9      	b.n	8006a38 <HAL_SPI_Receive_DMA+0x124>
    SPI_1LINE_RX(hspi);
 8006a44:	6802      	ldr	r2, [r0, #0]
 8006a46:	6813      	ldr	r3, [r2, #0]
 8006a48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a4c:	6013      	str	r3, [r2, #0]
 8006a4e:	e791      	b.n	8006974 <HAL_SPI_Receive_DMA+0x60>
    __HAL_UNLOCK(hspi);
 8006a50:	2300      	movs	r3, #0
 8006a52:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    return errorcode;
 8006a56:	e7ef      	b.n	8006a38 <HAL_SPI_Receive_DMA+0x124>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 8006a58:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 8006a5c:	b292      	uxth	r2, r2
 8006a5e:	3201      	adds	r2, #1
 8006a60:	0852      	lsrs	r2, r2, #1
 8006a62:	f8a4 206a 	strh.w	r2, [r4, #106]	; 0x6a
 8006a66:	e7a4      	b.n	80069b2 <HAL_SPI_Receive_DMA+0x9e>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 8006a68:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8006a6c:	b29b      	uxth	r3, r3
 8006a6e:	3303      	adds	r3, #3
 8006a70:	089b      	lsrs	r3, r3, #2
 8006a72:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 8006a76:	e7a0      	b.n	80069ba <HAL_SPI_Receive_DMA+0xa6>
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 8006a78:	2b0f      	cmp	r3, #15
 8006a7a:	d89e      	bhi.n	80069ba <HAL_SPI_Receive_DMA+0xa6>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8006a7c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8006a7e:	699b      	ldr	r3, [r3, #24]
 8006a80:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006a84:	d199      	bne.n	80069ba <HAL_SPI_Receive_DMA+0xa6>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 8006a86:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	3301      	adds	r3, #1
 8006a8e:	085b      	lsrs	r3, r3, #1
 8006a90:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 8006a94:	e791      	b.n	80069ba <HAL_SPI_Receive_DMA+0xa6>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006a96:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8006a9a:	f043 0310 	orr.w	r3, r3, #16
 8006a9e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    __HAL_UNLOCK(hspi);
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    hspi->State = HAL_SPI_STATE_READY;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
    return errorcode;
 8006aae:	e7c3      	b.n	8006a38 <HAL_SPI_Receive_DMA+0x124>
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8006ab0:	6822      	ldr	r2, [r4, #0]
 8006ab2:	6850      	ldr	r0, [r2, #4]
 8006ab4:	4b08      	ldr	r3, [pc, #32]	; (8006ad8 <HAL_SPI_Receive_DMA+0x1c4>)
 8006ab6:	4003      	ands	r3, r0
 8006ab8:	6053      	str	r3, [r2, #4]
 8006aba:	e7a1      	b.n	8006a00 <HAL_SPI_Receive_DMA+0xec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006abc:	6822      	ldr	r2, [r4, #0]
 8006abe:	6813      	ldr	r3, [r2, #0]
 8006ac0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006ac4:	6013      	str	r3, [r2, #0]
 8006ac6:	e7ae      	b.n	8006a26 <HAL_SPI_Receive_DMA+0x112>
  __HAL_LOCK(hspi);
 8006ac8:	2502      	movs	r5, #2
 8006aca:	e7b5      	b.n	8006a38 <HAL_SPI_Receive_DMA+0x124>
 8006acc:	08006b41 	.word	0x08006b41
 8006ad0:	08006b09 	.word	0x08006b09
 8006ad4:	08006b4d 	.word	0x08006b4d
 8006ad8:	ffff0000 	.word	0xffff0000

08006adc <HAL_SPI_TxCpltCallback>:
}
 8006adc:	4770      	bx	lr

08006ade <SPI_DMATransmitCplt>:
{
 8006ade:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ae0:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_ABORT)
 8006ae2:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	2b07      	cmp	r3, #7
 8006aea:	d009      	beq.n	8006b00 <SPI_DMATransmitCplt+0x22>
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8006aec:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8006aee:	69db      	ldr	r3, [r3, #28]
 8006af0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006af4:	d005      	beq.n	8006b02 <SPI_DMATransmitCplt+0x24>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 8006af6:	6802      	ldr	r2, [r0, #0]
 8006af8:	6913      	ldr	r3, [r2, #16]
 8006afa:	f043 0308 	orr.w	r3, r3, #8
 8006afe:	6113      	str	r3, [r2, #16]
}
 8006b00:	bd08      	pop	{r3, pc}
      HAL_SPI_TxCpltCallback(hspi);
 8006b02:	f7ff ffeb 	bl	8006adc <HAL_SPI_TxCpltCallback>
 8006b06:	e7fb      	b.n	8006b00 <SPI_DMATransmitCplt+0x22>

08006b08 <SPI_DMAReceiveCplt>:
{
 8006b08:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b0a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_ABORT)
 8006b0c:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	2b07      	cmp	r3, #7
 8006b14:	d009      	beq.n	8006b2a <SPI_DMAReceiveCplt+0x22>
    if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006b16:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8006b18:	69db      	ldr	r3, [r3, #28]
 8006b1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b1e:	d005      	beq.n	8006b2c <SPI_DMAReceiveCplt+0x24>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 8006b20:	6802      	ldr	r2, [r0, #0]
 8006b22:	6913      	ldr	r3, [r2, #16]
 8006b24:	f043 0308 	orr.w	r3, r3, #8
 8006b28:	6113      	str	r3, [r2, #16]
}
 8006b2a:	bd08      	pop	{r3, pc}
      HAL_SPI_RxCpltCallback(hspi);
 8006b2c:	f7f9 fe9e 	bl	800086c <HAL_SPI_RxCpltCallback>
 8006b30:	e7fb      	b.n	8006b2a <SPI_DMAReceiveCplt+0x22>

08006b32 <HAL_SPI_TxRxCpltCallback>:
}
 8006b32:	4770      	bx	lr

08006b34 <HAL_SPI_TxHalfCpltCallback>:
}
 8006b34:	4770      	bx	lr

08006b36 <SPI_DMAHalfTransmitCplt>:
{
 8006b36:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006b38:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8006b3a:	f7ff fffb 	bl	8006b34 <HAL_SPI_TxHalfCpltCallback>
}
 8006b3e:	bd08      	pop	{r3, pc}

08006b40 <SPI_DMAHalfReceiveCplt>:
{
 8006b40:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006b42:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8006b44:	f7f9 feb8 	bl	80008b8 <HAL_SPI_RxHalfCpltCallback>
}
 8006b48:	bd08      	pop	{r3, pc}

08006b4a <HAL_SPI_ErrorCallback>:
}
 8006b4a:	4770      	bx	lr

08006b4c <SPI_DMAError>:
{
 8006b4c:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b4e:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8006b50:	f7fd f8e8 	bl	8003d24 <HAL_DMA_GetError>
 8006b54:	2802      	cmp	r0, #2
 8006b56:	d100      	bne.n	8006b5a <SPI_DMAError+0xe>
}
 8006b58:	bd10      	pop	{r4, pc}
    SPI_CloseTransfer(hspi);
 8006b5a:	4620      	mov	r0, r4
 8006b5c:	f7ff fcbe 	bl	80064dc <SPI_CloseTransfer>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006b60:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8006b64:	f043 0310 	orr.w	r3, r3, #16
 8006b68:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
    HAL_SPI_ErrorCallback(hspi);
 8006b72:	4620      	mov	r0, r4
 8006b74:	f7ff ffe9 	bl	8006b4a <HAL_SPI_ErrorCallback>
}
 8006b78:	e7ee      	b.n	8006b58 <SPI_DMAError+0xc>

08006b7a <SPI_DMAAbortOnError>:
{
 8006b7a:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b7c:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = (uint16_t) 0UL;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8006b84:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->State = HAL_SPI_STATE_READY;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
  HAL_SPI_ErrorCallback(hspi);
 8006b8e:	f7ff ffdc 	bl	8006b4a <HAL_SPI_ErrorCallback>
}
 8006b92:	bd08      	pop	{r3, pc}

08006b94 <HAL_SPI_SuspendCallback>:
}
 8006b94:	4770      	bx	lr
	...

08006b98 <HAL_SPI_IRQHandler>:
{
 8006b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b9c:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->IER;
 8006b9e:	6806      	ldr	r6, [r0, #0]
 8006ba0:	6932      	ldr	r2, [r6, #16]
  uint32_t itflag   = hspi->Instance->SR;
 8006ba2:	6973      	ldr	r3, [r6, #20]
  uint32_t trigger  = itsource & itflag;
 8006ba4:	ea02 0503 	and.w	r5, r2, r3
  uint32_t cfg1     = hspi->Instance->CFG1;
 8006ba8:	f8d6 9008 	ldr.w	r9, [r6, #8]
  HAL_SPI_StateTypeDef State = hspi->State;
 8006bac:	f890 7081 	ldrb.w	r7, [r0, #129]	; 0x81
 8006bb0:	b2ff      	uxtb	r7, r7
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8006bb2:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8006bb6:	d002      	beq.n	8006bbe <HAL_SPI_IRQHandler+0x26>
 8006bb8:	f012 0f08 	tst.w	r2, #8
 8006bbc:	d13f      	bne.n	8006c3e <HAL_SPI_IRQHandler+0xa6>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8006bbe:	f005 0364 	and.w	r3, r5, #100	; 0x64
 8006bc2:	2b04      	cmp	r3, #4
 8006bc4:	d042      	beq.n	8006c4c <HAL_SPI_IRQHandler+0xb4>
  uint32_t handled  = 0UL;
 8006bc6:	2300      	movs	r3, #0
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8006bc8:	f005 0845 	and.w	r8, r5, #69	; 0x45
 8006bcc:	f1b8 0f01 	cmp.w	r8, #1
 8006bd0:	d044      	beq.n	8006c5c <HAL_SPI_IRQHandler+0xc4>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8006bd2:	f005 0226 	and.w	r2, r5, #38	; 0x26
 8006bd6:	2a02      	cmp	r2, #2
 8006bd8:	d045      	beq.n	8006c66 <HAL_SPI_IRQHandler+0xce>
  if (handled != 0UL)
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d146      	bne.n	8006c6c <HAL_SPI_IRQHandler+0xd4>
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8006bde:	f015 0f08 	tst.w	r5, #8
 8006be2:	d079      	beq.n	8006cd8 <HAL_SPI_IRQHandler+0x140>
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006be4:	6822      	ldr	r2, [r4, #0]
 8006be6:	6993      	ldr	r3, [r2, #24]
 8006be8:	f043 0308 	orr.w	r3, r3, #8
 8006bec:	6193      	str	r3, [r2, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006bee:	6822      	ldr	r2, [r4, #0]
 8006bf0:	6993      	ldr	r3, [r2, #24]
 8006bf2:	f043 0310 	orr.w	r3, r3, #16
 8006bf6:	6193      	str	r3, [r2, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8006bf8:	6822      	ldr	r2, [r4, #0]
 8006bfa:	6993      	ldr	r3, [r2, #24]
 8006bfc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006c00:	6193      	str	r3, [r2, #24]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8006c02:	6822      	ldr	r2, [r4, #0]
 8006c04:	6913      	ldr	r3, [r2, #16]
 8006c06:	f023 0308 	bic.w	r3, r3, #8
 8006c0a:	6113      	str	r3, [r2, #16]
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8006c0c:	6823      	ldr	r3, [r4, #0]
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 8006c14:	d03b      	beq.n	8006c8e <HAL_SPI_IRQHandler+0xf6>
    SPI_CloseTransfer(hspi);
 8006c16:	4620      	mov	r0, r4
 8006c18:	f7ff fc60 	bl	80064dc <SPI_CloseTransfer>
    hspi->State = HAL_SPI_STATE_READY;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c22:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d14a      	bne.n	8006cc0 <HAL_SPI_IRQHandler+0x128>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8006c2a:	2f05      	cmp	r7, #5
 8006c2c:	d04c      	beq.n	8006cc8 <HAL_SPI_IRQHandler+0x130>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8006c2e:	2f04      	cmp	r7, #4
 8006c30:	d04e      	beq.n	8006cd0 <HAL_SPI_IRQHandler+0x138>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8006c32:	2f03      	cmp	r7, #3
 8006c34:	d11a      	bne.n	8006c6c <HAL_SPI_IRQHandler+0xd4>
      HAL_SPI_TxCpltCallback(hspi);
 8006c36:	4620      	mov	r0, r4
 8006c38:	f7ff ff50 	bl	8006adc <HAL_SPI_TxCpltCallback>
    return;
 8006c3c:	e016      	b.n	8006c6c <HAL_SPI_IRQHandler+0xd4>
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8006c3e:	69b3      	ldr	r3, [r6, #24]
 8006c40:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006c44:	61b3      	str	r3, [r6, #24]
    HAL_SPI_SuspendCallback(hspi);
 8006c46:	f7ff ffa5 	bl	8006b94 <HAL_SPI_SuspendCallback>
    return;
 8006c4a:	e00f      	b.n	8006c6c <HAL_SPI_IRQHandler+0xd4>
    hspi->TxISR(hspi);
 8006c4c:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8006c4e:	4620      	mov	r0, r4
 8006c50:	4798      	blx	r3
    hspi->RxISR(hspi);
 8006c52:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8006c54:	4620      	mov	r0, r4
 8006c56:	4798      	blx	r3
    handled = 1UL;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e7b5      	b.n	8006bc8 <HAL_SPI_IRQHandler+0x30>
    hspi->RxISR(hspi);
 8006c5c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8006c5e:	4620      	mov	r0, r4
 8006c60:	4798      	blx	r3
    handled = 1UL;
 8006c62:	4643      	mov	r3, r8
 8006c64:	e7b5      	b.n	8006bd2 <HAL_SPI_IRQHandler+0x3a>
    hspi->TxISR(hspi);
 8006c66:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8006c68:	4620      	mov	r0, r4
 8006c6a:	4798      	blx	r3
}
 8006c6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006c70:	2b07      	cmp	r3, #7
 8006c72:	d91c      	bls.n	8006cae <HAL_SPI_IRQHandler+0x116>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006c74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c76:	8e32      	ldrh	r2, [r6, #48]	; 0x30
 8006c78:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c7c:	3302      	adds	r3, #2
 8006c7e:	6663      	str	r3, [r4, #100]	; 0x64
        hspi->RxXferCount--;
 8006c80:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	3b01      	subs	r3, #1
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      while (hspi->RxXferCount != 0UL)
 8006c8e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d0be      	beq.n	8006c16 <HAL_SPI_IRQHandler+0x7e>
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006c98:	68e3      	ldr	r3, [r4, #12]
 8006c9a:	2b0f      	cmp	r3, #15
 8006c9c:	d9e8      	bls.n	8006c70 <HAL_SPI_IRQHandler+0xd8>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006c9e:	6822      	ldr	r2, [r4, #0]
 8006ca0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ca2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006ca4:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8006ca6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ca8:	3304      	adds	r3, #4
 8006caa:	6663      	str	r3, [r4, #100]	; 0x64
 8006cac:	e7e8      	b.n	8006c80 <HAL_SPI_IRQHandler+0xe8>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006cae:	6822      	ldr	r2, [r4, #0]
 8006cb0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006cb2:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8006cb6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006cb8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006cba:	3301      	adds	r3, #1
 8006cbc:	6663      	str	r3, [r4, #100]	; 0x64
 8006cbe:	e7df      	b.n	8006c80 <HAL_SPI_IRQHandler+0xe8>
      HAL_SPI_ErrorCallback(hspi);
 8006cc0:	4620      	mov	r0, r4
 8006cc2:	f7ff ff42 	bl	8006b4a <HAL_SPI_ErrorCallback>
      return;
 8006cc6:	e7d1      	b.n	8006c6c <HAL_SPI_IRQHandler+0xd4>
      HAL_SPI_TxRxCpltCallback(hspi);
 8006cc8:	4620      	mov	r0, r4
 8006cca:	f7ff ff32 	bl	8006b32 <HAL_SPI_TxRxCpltCallback>
 8006cce:	e7cd      	b.n	8006c6c <HAL_SPI_IRQHandler+0xd4>
      HAL_SPI_RxCpltCallback(hspi);
 8006cd0:	4620      	mov	r0, r4
 8006cd2:	f7f9 fdcb 	bl	800086c <HAL_SPI_RxCpltCallback>
 8006cd6:	e7c9      	b.n	8006c6c <HAL_SPI_IRQHandler+0xd4>
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8006cd8:	f415 7f58 	tst.w	r5, #864	; 0x360
 8006cdc:	d0c6      	beq.n	8006c6c <HAL_SPI_IRQHandler+0xd4>
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8006cde:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006ce2:	d00a      	beq.n	8006cfa <HAL_SPI_IRQHandler+0x162>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006ce4:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8006ce8:	f043 0304 	orr.w	r3, r3, #4
 8006cec:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006cf0:	6822      	ldr	r2, [r4, #0]
 8006cf2:	6993      	ldr	r3, [r2, #24]
 8006cf4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cf8:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8006cfa:	f415 7f00 	tst.w	r5, #512	; 0x200
 8006cfe:	d00a      	beq.n	8006d16 <HAL_SPI_IRQHandler+0x17e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006d00:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8006d04:	f043 0301 	orr.w	r3, r3, #1
 8006d08:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006d0c:	6822      	ldr	r2, [r4, #0]
 8006d0e:	6993      	ldr	r3, [r2, #24]
 8006d10:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006d14:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8006d16:	f415 7f80 	tst.w	r5, #256	; 0x100
 8006d1a:	d00a      	beq.n	8006d32 <HAL_SPI_IRQHandler+0x19a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006d1c:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8006d20:	f043 0308 	orr.w	r3, r3, #8
 8006d24:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006d28:	6822      	ldr	r2, [r4, #0]
 8006d2a:	6993      	ldr	r3, [r2, #24]
 8006d2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d30:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8006d32:	f015 0f20 	tst.w	r5, #32
 8006d36:	d00a      	beq.n	8006d4e <HAL_SPI_IRQHandler+0x1b6>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8006d38:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8006d3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d40:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006d44:	6822      	ldr	r2, [r4, #0]
 8006d46:	6993      	ldr	r3, [r2, #24]
 8006d48:	f043 0320 	orr.w	r3, r3, #32
 8006d4c:	6193      	str	r3, [r2, #24]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d4e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d08a      	beq.n	8006c6c <HAL_SPI_IRQHandler+0xd4>
      __HAL_SPI_DISABLE(hspi);
 8006d56:	6822      	ldr	r2, [r4, #0]
 8006d58:	6813      	ldr	r3, [r2, #0]
 8006d5a:	f023 0301 	bic.w	r3, r3, #1
 8006d5e:	6013      	str	r3, [r2, #0]
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8006d60:	6822      	ldr	r2, [r4, #0]
 8006d62:	6911      	ldr	r1, [r2, #16]
 8006d64:	4b1a      	ldr	r3, [pc, #104]	; (8006dd0 <HAL_SPI_IRQHandler+0x238>)
 8006d66:	400b      	ands	r3, r1
 8006d68:	6113      	str	r3, [r2, #16]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8006d6a:	f409 4940 	and.w	r9, r9, #49152	; 0xc000
 8006d6e:	f5b9 4f40 	cmp.w	r9, #49152	; 0xc000
 8006d72:	d125      	bne.n	8006dc0 <HAL_SPI_IRQHandler+0x228>
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006d74:	6822      	ldr	r2, [r4, #0]
 8006d76:	6893      	ldr	r3, [r2, #8]
 8006d78:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8006d7c:	6093      	str	r3, [r2, #8]
        if (hspi->hdmarx != NULL)
 8006d7e:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8006d80:	b15b      	cbz	r3, 8006d9a <HAL_SPI_IRQHandler+0x202>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006d82:	4a14      	ldr	r2, [pc, #80]	; (8006dd4 <HAL_SPI_IRQHandler+0x23c>)
 8006d84:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006d86:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8006d88:	f7fc faf8 	bl	800337c <HAL_DMA_Abort_IT>
 8006d8c:	b128      	cbz	r0, 8006d9a <HAL_SPI_IRQHandler+0x202>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006d8e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8006d92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d96:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        if (hspi->hdmatx != NULL)
 8006d9a:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	f43f af65 	beq.w	8006c6c <HAL_SPI_IRQHandler+0xd4>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006da2:	4a0c      	ldr	r2, [pc, #48]	; (8006dd4 <HAL_SPI_IRQHandler+0x23c>)
 8006da4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006da6:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8006da8:	f7fc fae8 	bl	800337c <HAL_DMA_Abort_IT>
 8006dac:	2800      	cmp	r0, #0
 8006dae:	f43f af5d 	beq.w	8006c6c <HAL_SPI_IRQHandler+0xd4>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006db2:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8006db6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dba:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 8006dbe:	e755      	b.n	8006c6c <HAL_SPI_IRQHandler+0xd4>
        hspi->State = HAL_SPI_STATE_READY;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 8006dc6:	4620      	mov	r0, r4
 8006dc8:	f7ff febf 	bl	8006b4a <HAL_SPI_ErrorCallback>
    return;
 8006dcc:	e74e      	b.n	8006c6c <HAL_SPI_IRQHandler+0xd4>
 8006dce:	bf00      	nop
 8006dd0:	fffffc94 	.word	0xfffffc94
 8006dd4:	08006b7b 	.word	0x08006b7b

08006dd8 <tThreshold_initToPool>:
{
	tThreshold_initToPool(th, low, high, &leaf->mempool);
}

void tThreshold_initToPool (tThreshold* const th, float low, float high, tMempool* const mp)
{
 8006dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dda:	4606      	mov	r6, r0
 8006ddc:	ee10 4a10 	vmov	r4, s0
 8006de0:	ee10 5a90 	vmov	r5, s1
    _tMempool* m = *mp;
 8006de4:	680f      	ldr	r7, [r1, #0]
    _tThreshold* t = *th = (_tThreshold*) mpool_alloc(sizeof(_tThreshold), m);
 8006de6:	4639      	mov	r1, r7
 8006de8:	2010      	movs	r0, #16
 8006dea:	f000 fba0 	bl	800752e <mpool_alloc>
 8006dee:	6030      	str	r0, [r6, #0]
    t->mempool = m;
 8006df0:	6007      	str	r7, [r0, #0]
    
    t->highThresh = high;
 8006df2:	6045      	str	r5, [r0, #4]
    t->lowThresh = low;
 8006df4:	6084      	str	r4, [r0, #8]

    t->currentValue = 0;
 8006df6:	2300      	movs	r3, #0
 8006df8:	60c3      	str	r3, [r0, #12]
}
 8006dfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006dfc <tThreshold_init>:
{
 8006dfc:	b508      	push	{r3, lr}
	tThreshold_initToPool(th, low, high, &leaf->mempool);
 8006dfe:	3118      	adds	r1, #24
 8006e00:	f7ff ffea 	bl	8006dd8 <tThreshold_initToPool>
}
 8006e04:	bd08      	pop	{r3, pc}

08006e06 <tThreshold_tick>:
    mpool_free((char*)t, t->mempool);
}

int tThreshold_tick(tThreshold* const th, float in)
{
    _tThreshold* t = *th;
 8006e06:	6803      	ldr	r3, [r0, #0]

    if (in >= t->highThresh)
 8006e08:	edd3 7a01 	vldr	s15, [r3, #4]
 8006e0c:	eef4 7ac0 	vcmpe.f32	s15, s0
 8006e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e14:	d803      	bhi.n	8006e1e <tThreshold_tick+0x18>
    {
    	t->currentValue = 1;
 8006e16:	2201      	movs	r2, #1
 8006e18:	60da      	str	r2, [r3, #12]
	{
    	t->currentValue = 0;
	}

    return t->currentValue;
}
 8006e1a:	68d8      	ldr	r0, [r3, #12]
 8006e1c:	4770      	bx	lr
    else if (in <= t->lowThresh)
 8006e1e:	edd3 7a02 	vldr	s15, [r3, #8]
 8006e22:	eef4 7ac0 	vcmpe.f32	s15, s0
 8006e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e2a:	dbf6      	blt.n	8006e1a <tThreshold_tick+0x14>
    	t->currentValue = 0;
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	60da      	str	r2, [r3, #12]
 8006e30:	e7f3      	b.n	8006e1a <tThreshold_tick+0x14>

08006e32 <tSlide_initToPool>:
{
    tSlide_initToPool    (sl, upSlide, downSlide, &leaf->mempool);
}

void    tSlide_initToPool    (tSlide* const sl, float upSlide, float downSlide, tMempool* const mp)
{
 8006e32:	b538      	push	{r3, r4, r5, lr}
 8006e34:	ed2d 8b02 	vpush	{d8}
 8006e38:	4604      	mov	r4, r0
 8006e3a:	eef0 8a40 	vmov.f32	s17, s0
 8006e3e:	eeb0 8a60 	vmov.f32	s16, s1
    _tMempool* m = *mp;
 8006e42:	680d      	ldr	r5, [r1, #0]
    _tSlide* s = *sl = (_tSlide*) mpool_alloc(sizeof(_tSlide), m);
 8006e44:	4629      	mov	r1, r5
 8006e46:	201c      	movs	r0, #28
 8006e48:	f000 fb71 	bl	800752e <mpool_alloc>
 8006e4c:	6020      	str	r0, [r4, #0]
    s->mempool = m;
 8006e4e:	6005      	str	r5, [r0, #0]
    
    s->prevIn = 0.0f;
 8006e50:	2300      	movs	r3, #0
 8006e52:	60c3      	str	r3, [r0, #12]
    s->currentOut = 0.0f;
 8006e54:	6083      	str	r3, [r0, #8]
    s->prevOut = 0.0f;
 8006e56:	6043      	str	r3, [r0, #4]
    s->dest = 0.0f;
 8006e58:	6183      	str	r3, [r0, #24]
    if (upSlide < 1.0f)
 8006e5a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006e5e:	eef4 8ae7 	vcmpe.f32	s17, s15
 8006e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e66:	d413      	bmi.n	8006e90 <tSlide_initToPool+0x5e>
    {
        upSlide = 1.0f;
    }

    if (downSlide < 1.0f)
 8006e68:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006e6c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8006e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e74:	d40f      	bmi.n	8006e96 <tSlide_initToPool+0x64>
    {
        downSlide = 1.0f;
    }
    s->invUpSlide = 1.0f / upSlide;
 8006e76:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006e7a:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 8006e7e:	ed80 7a04 	vstr	s14, [r0, #16]
    s->invDownSlide = 1.0f / downSlide;
 8006e82:	ee87 7a88 	vdiv.f32	s14, s15, s16
 8006e86:	ed80 7a05 	vstr	s14, [r0, #20]
}
 8006e8a:	ecbd 8b02 	vpop	{d8}
 8006e8e:	bd38      	pop	{r3, r4, r5, pc}
        upSlide = 1.0f;
 8006e90:	eef0 8a67 	vmov.f32	s17, s15
 8006e94:	e7e8      	b.n	8006e68 <tSlide_initToPool+0x36>
        downSlide = 1.0f;
 8006e96:	eeb0 8a67 	vmov.f32	s16, s15
 8006e9a:	e7ec      	b.n	8006e76 <tSlide_initToPool+0x44>

08006e9c <tSlide_init>:
{
 8006e9c:	b508      	push	{r3, lr}
    tSlide_initToPool    (sl, upSlide, downSlide, &leaf->mempool);
 8006e9e:	3118      	adds	r1, #24
 8006ea0:	f7ff ffc7 	bl	8006e32 <tSlide_initToPool>
}
 8006ea4:	bd08      	pop	{r3, pc}
	...

08006ea8 <tSlide_tick>:
    return s->currentOut;
}

float tSlide_tick(tSlide* const sl, float in)
{
    _tSlide* s = *sl;
 8006ea8:	6803      	ldr	r3, [r0, #0]


    if (in >= s->prevOut)
 8006eaa:	edd3 7a01 	vldr	s15, [r3, #4]
 8006eae:	eef4 7ac0 	vcmpe.f32	s15, s0
 8006eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006eb6:	d81b      	bhi.n	8006ef0 <tSlide_tick+0x48>
    {
        s->currentOut = s->prevOut + ((in - s->prevOut) * s->invUpSlide);
 8006eb8:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006ebc:	edd3 6a04 	vldr	s13, [r3, #16]
 8006ec0:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006ec4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006ec8:	edc3 7a02 	vstr	s15, [r3, #8]
    {
        s->currentOut = s->prevOut + ((in - s->prevOut) * s->invDownSlide);
    }
#ifdef NO_DENORMAL_CHECK
#else
    if (s->currentOut < VSF) s->currentOut = 0.0f;
 8006ecc:	ed93 7a02 	vldr	s14, [r3, #8]
 8006ed0:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8006f08 <tSlide_tick+0x60>
 8006ed4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006edc:	d501      	bpl.n	8006ee2 <tSlide_tick+0x3a>
 8006ede:	2200      	movs	r2, #0
 8006ee0:	609a      	str	r2, [r3, #8]
#endif
    s->prevIn = in;
 8006ee2:	ed83 0a03 	vstr	s0, [r3, #12]
    s->prevOut = s->currentOut;
 8006ee6:	ed93 0a02 	vldr	s0, [r3, #8]
 8006eea:	ed83 0a01 	vstr	s0, [r3, #4]
    return s->currentOut;
}
 8006eee:	4770      	bx	lr
        s->currentOut = s->prevOut + ((in - s->prevOut) * s->invDownSlide);
 8006ef0:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006ef4:	edd3 6a05 	vldr	s13, [r3, #20]
 8006ef8:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006efc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006f00:	edc3 7a02 	vstr	s15, [r3, #8]
 8006f04:	e7e2      	b.n	8006ecc <tSlide_tick+0x24>
 8006f06:	bf00      	nop
 8006f08:	006ce3ee 	.word	0x006ce3ee

08006f0c <tHighpass_initToPool>:
{
    tHighpass_initToPool(ft, freq, &leaf->mempool);
}

void tHighpass_initToPool    (tHighpass* const ft, float freq, tMempool* const mp)
{
 8006f0c:	b538      	push	{r3, r4, r5, lr}
 8006f0e:	ed2d 8b02 	vpush	{d8}
 8006f12:	4605      	mov	r5, r0
 8006f14:	eeb0 8a40 	vmov.f32	s16, s0
    _tMempool* m = *mp;
 8006f18:	680c      	ldr	r4, [r1, #0]
    _tHighpass* f = *ft = (_tHighpass*) mpool_calloc(sizeof(_tHighpass), m);
 8006f1a:	4621      	mov	r1, r4
 8006f1c:	2018      	movs	r0, #24
 8006f1e:	f000 fb7e 	bl	800761e <mpool_calloc>
 8006f22:	6028      	str	r0, [r5, #0]
    f->mempool = m;
 8006f24:	6004      	str	r4, [r0, #0]
    LEAF* leaf = f->mempool->leaf;
 8006f26:	6863      	ldr	r3, [r4, #4]
    
    f->twoPiTimesInvSampleRate = leaf->twoPiTimesInvSampleRate;
 8006f28:	edd3 7a03 	vldr	s15, [r3, #12]
 8006f2c:	edc0 7a05 	vstr	s15, [r0, #20]
    f->R = (1.0f - (freq * f->twoPiTimesInvSampleRate));
 8006f30:	ee67 7a88 	vmul.f32	s15, s15, s16
 8006f34:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006f38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006f3c:	edc0 7a03 	vstr	s15, [r0, #12]
    f->ys = 0.0f;
 8006f40:	2300      	movs	r3, #0
 8006f42:	6083      	str	r3, [r0, #8]
    f->xs = 0.0f;
 8006f44:	6043      	str	r3, [r0, #4]
    
    f->frequency = freq;
 8006f46:	ed80 8a04 	vstr	s16, [r0, #16]
}
 8006f4a:	ecbd 8b02 	vpop	{d8}
 8006f4e:	bd38      	pop	{r3, r4, r5, pc}

08006f50 <tHighpass_init>:
{
 8006f50:	b508      	push	{r3, lr}
    tHighpass_initToPool(ft, freq, &leaf->mempool);
 8006f52:	3118      	adds	r1, #24
 8006f54:	f7ff ffda 	bl	8006f0c <tHighpass_initToPool>
}
 8006f58:	bd08      	pop	{r3, pc}

08006f5a <tHighpass_tick>:
    return f->frequency;
}

// From JOS DC Blocker
float tHighpass_tick(tHighpass* const ft, float x)
{
 8006f5a:	eeb0 7a40 	vmov.f32	s14, s0
    _tHighpass* f = *ft;
 8006f5e:	6803      	ldr	r3, [r0, #0]
    f->ys = x - f->xs + f->R * f->ys;
 8006f60:	edd3 7a01 	vldr	s15, [r3, #4]
 8006f64:	ee70 7a67 	vsub.f32	s15, s0, s15
 8006f68:	ed93 0a03 	vldr	s0, [r3, #12]
 8006f6c:	edd3 6a02 	vldr	s13, [r3, #8]
 8006f70:	ee20 0a26 	vmul.f32	s0, s0, s13
 8006f74:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006f78:	ed83 0a02 	vstr	s0, [r3, #8]
    f->xs = x;
 8006f7c:	ed83 7a01 	vstr	s14, [r3, #4]
    return f->ys;
}
 8006f80:	4770      	bx	lr

08006f82 <tVZFilter_tick>:
    _tVZFilter* f = *vf;
    mpool_free((char*)f, f->mempool);
}

float   tVZFilter_tick              (tVZFilter* const vf, float in)
{
 8006f82:	b510      	push	{r4, lr}
 8006f84:	ed2d 8b06 	vpush	{d8-d10}
    _tVZFilter* f = *vf;
 8006f88:	6804      	ldr	r4, [r0, #0]
    
    float yL, yB, yH, v1, v2;
    
    // compute highpass output via Eq. 5.1:
    //yH = (in - f->R2*f->s1 - f->g*f->s1 - f->s2) * f->h;
    yH = (in - (f->R2Plusg*f->s1) - f->s2) * f->h;
 8006f8a:	ed94 8a10 	vldr	s16, [r4, #64]	; 0x40
 8006f8e:	ed94 9a02 	vldr	s18, [r4, #8]
 8006f92:	ee28 8a09 	vmul.f32	s16, s16, s18
 8006f96:	ee30 8a48 	vsub.f32	s16, s0, s16
 8006f9a:	edd4 9a03 	vldr	s19, [r4, #12]
 8006f9e:	ee38 8a69 	vsub.f32	s16, s16, s19
 8006fa2:	ed94 0a06 	vldr	s0, [r4, #24]
 8006fa6:	ee28 8a00 	vmul.f32	s16, s16, s0
    // compute bandpass output by applying 1st integrator to highpass output:
    v1 = f->g*yH;
 8006faa:	edd4 8a04 	vldr	s17, [r4, #16]
 8006fae:	ee28 aa88 	vmul.f32	s20, s17, s16
    yB = tanhf(v1) + f->s1;
 8006fb2:	eeb0 0a4a 	vmov.f32	s0, s20
 8006fb6:	f000 fe6f 	bl	8007c98 <tanhf>
 8006fba:	ee39 9a00 	vadd.f32	s18, s18, s0
    f->s1 = v1 + yB; // state update in 1st integrator
 8006fbe:	ee3a aa09 	vadd.f32	s20, s20, s18
 8006fc2:	ed84 aa02 	vstr	s20, [r4, #8]
    
    // compute lowpass output by applying 2nd integrator to bandpass output:
    v2 = f->g*yB;
 8006fc6:	ee68 8a89 	vmul.f32	s17, s17, s18
    yL = tanhf(v2) + f->s2;
 8006fca:	eeb0 0a68 	vmov.f32	s0, s17
 8006fce:	f000 fe63 	bl	8007c98 <tanhf>
 8006fd2:	ee79 9a80 	vadd.f32	s19, s19, s0
    f->s2 = v2 + yL; // state update in 2nd integrator
 8006fd6:	ee78 8aa9 	vadd.f32	s17, s17, s19
 8006fda:	edc4 8a03 	vstr	s17, [r4, #12]
    // y = g*x + s; // output computation
    // s = g*x + y; // state update
    
    // if we wanted to go into self-oscillation with stabiity we would need to use an anti-saturator on the feedback loop, haven't figured that out yet. -JS
    
    return f->cL*yL + f->cB*yB + f->cH*yH;
 8006fde:	ed94 0a07 	vldr	s0, [r4, #28]
 8006fe2:	ee20 0a29 	vmul.f32	s0, s0, s19
 8006fe6:	edd4 7a08 	vldr	s15, [r4, #32]
 8006fea:	ee27 9a89 	vmul.f32	s18, s15, s18
 8006fee:	ee30 9a09 	vadd.f32	s18, s0, s18
 8006ff2:	ed94 0a09 	vldr	s0, [r4, #36]	; 0x24
 8006ff6:	ee20 0a08 	vmul.f32	s0, s0, s16
}
 8006ffa:	ee39 0a00 	vadd.f32	s0, s18, s0
 8006ffe:	ecbd 8b06 	vpop	{d8-d10}
 8007002:	bd10      	pop	{r4, pc}

08007004 <tVZFilter_calcCoeffs>:
    
    return f->cL*yL + f->cB*yB + f->cH*yH;
}

void   tVZFilter_calcCoeffs           (tVZFilter* const vf)
{
 8007004:	b510      	push	{r4, lr}
 8007006:	ed2d 8b04 	vpush	{d8-d9}
    _tVZFilter* f = *vf;
 800700a:	6804      	ldr	r4, [r0, #0]
    f->g = tanf(PI * f->fc * f->invSampleRate);  // embedded integrator gain (Fig 3.11)
 800700c:	ed94 8a0a 	vldr	s16, [r4, #40]	; 0x28
 8007010:	eddf 7a98 	vldr	s15, [pc, #608]	; 8007274 <tVZFilter_calcCoeffs+0x270>
 8007014:	ee68 7a27 	vmul.f32	s15, s16, s15
 8007018:	ed94 0a12 	vldr	s0, [r4, #72]	; 0x48
 800701c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007020:	f000 fe0e 	bl	8007c40 <tanf>
 8007024:	ed84 0a04 	vstr	s0, [r4, #16]
    
    switch( f->type )
 8007028:	7923      	ldrb	r3, [r4, #4]
 800702a:	2b0a      	cmp	r3, #10
 800702c:	d80e      	bhi.n	800704c <tVZFilter_calcCoeffs+0x48>
 800702e:	e8df f003 	tbb	[pc, r3]
 8007032:	262d      	.short	0x262d
 8007034:	4e473b34 	.word	0x4e473b34
 8007038:	06cea98f 	.word	0x06cea98f
 800703c:	c3          	.byte	0xc3
 800703d:	00          	.byte	0x00
    {
        case Bypass:
        {
            f->R2 = f->invG;
 800703e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8007040:	6162      	str	r2, [r4, #20]
            f->cL = 1.0f;
 8007042:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8007046:	61e3      	str	r3, [r4, #28]
            f->cB = f->R2;
 8007048:	6222      	str	r2, [r4, #32]
            f->cH = 1.0f;
 800704a:	6263      	str	r3, [r4, #36]	; 0x24
            f->cL *= s; f->cB *= s; f->cH *= s;
        }
        break;
            
    }
    f->R2Plusg = f->R2+f->g;
 800704c:	edd4 7a05 	vldr	s15, [r4, #20]
 8007050:	ed94 7a04 	vldr	s14, [r4, #16]
 8007054:	ee77 6a87 	vadd.f32	s13, s15, s14
 8007058:	edc4 6a10 	vstr	s13, [r4, #64]	; 0x40
    f->h = 1.0f / (1.0f + (f->R2*f->g) + (f->g*f->g));  // factor for feedback precomputation
 800705c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007060:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007064:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007068:	ee27 7a07 	vmul.f32	s14, s14, s14
 800706c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007070:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007074:	ed84 7a06 	vstr	s14, [r4, #24]
}
 8007078:	ecbd 8b04 	vpop	{d8-d9}
 800707c:	bd10      	pop	{r4, pc}
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 0.0f;
 800707e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8007082:	61e3      	str	r3, [r4, #28]
 8007084:	2300      	movs	r3, #0
 8007086:	6223      	str	r3, [r4, #32]
 8007088:	6263      	str	r3, [r4, #36]	; 0x24
            break;
 800708a:	e7df      	b.n	800704c <tVZFilter_calcCoeffs+0x48>
            f->cL = 0.0f; f->cB = 0.0f; f->cH = 1.0f;
 800708c:	2300      	movs	r3, #0
 800708e:	61e3      	str	r3, [r4, #28]
 8007090:	6223      	str	r3, [r4, #32]
 8007092:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8007096:	6263      	str	r3, [r4, #36]	; 0x24
            break;
 8007098:	e7d8      	b.n	800704c <tVZFilter_calcCoeffs+0x48>
            f->cL = 0.0f; f->cB = 1.0f; f->cH = 0.0f;
 800709a:	2300      	movs	r3, #0
 800709c:	61e3      	str	r3, [r4, #28]
 800709e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80070a2:	6222      	str	r2, [r4, #32]
 80070a4:	6263      	str	r3, [r4, #36]	; 0x24
            break;
 80070a6:	e7d1      	b.n	800704c <tVZFilter_calcCoeffs+0x48>
            f->cL = 0.0f; f->cB = f->G * f->R2; f->cH = 0.0f;
 80070a8:	2300      	movs	r3, #0
 80070aa:	61e3      	str	r3, [r4, #28]
 80070ac:	edd4 7a0b 	vldr	s15, [r4, #44]	; 0x2c
 80070b0:	ed94 7a05 	vldr	s14, [r4, #20]
 80070b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80070b8:	edc4 7a08 	vstr	s15, [r4, #32]
 80070bc:	6263      	str	r3, [r4, #36]	; 0x24
            break;
 80070be:	e7c5      	b.n	800704c <tVZFilter_calcCoeffs+0x48>
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 1.0f;
 80070c0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80070c4:	61e3      	str	r3, [r4, #28]
 80070c6:	2200      	movs	r2, #0
 80070c8:	6222      	str	r2, [r4, #32]
 80070ca:	6263      	str	r3, [r4, #36]	; 0x24
            break;
 80070cc:	e7be      	b.n	800704c <tVZFilter_calcCoeffs+0x48>
            float fl = f->fc*powf(2.0f, (-f->B)*0.5f); // lower bandedge frequency (in Hz)
 80070ce:	edd4 0a0e 	vldr	s1, [r4, #56]	; 0x38
 80070d2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80070d6:	ee60 0ae7 	vnmul.f32	s1, s1, s15
 80070da:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80070de:	f000 fc4f 	bl	8007980 <powf>
 80070e2:	ee28 8a00 	vmul.f32	s16, s16, s0
            float wl = tanf(PI*fl*f->invSampleRate);   // warped radian lower bandedge frequency /(2*fs)
 80070e6:	ed9f 0a63 	vldr	s0, [pc, #396]	; 8007274 <tVZFilter_calcCoeffs+0x270>
 80070ea:	ee28 8a00 	vmul.f32	s16, s16, s0
 80070ee:	ed94 0a12 	vldr	s0, [r4, #72]	; 0x48
 80070f2:	ee28 0a00 	vmul.f32	s0, s16, s0
 80070f6:	f000 fda3 	bl	8007c40 <tanf>
            float r  = f->g/wl;
 80070fa:	ed94 7a04 	vldr	s14, [r4, #16]
 80070fe:	eec7 7a00 	vdiv.f32	s15, s14, s0
            r *= r;    // warped frequency ratio wu/wl == (wc/wl)^2 where wu is the
 8007102:	ee67 7aa7 	vmul.f32	s15, s15, s15
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 8007106:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800710a:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800710e:	ee37 7a08 	vadd.f32	s14, s14, s16
 8007112:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8007116:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800711a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800711e:	edd4 7a0b 	vldr	s15, [r4, #44]	; 0x2c
 8007122:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8007126:	ee67 7a87 	vmul.f32	s15, s15, s14
 800712a:	ee80 0a27 	vdiv.f32	s0, s0, s15
 800712e:	f000 fe33 	bl	8007d98 <sqrtf>
 8007132:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007136:	ed84 0a05 	vstr	s0, [r4, #20]
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = 1.0f;
 800713a:	ed84 8a07 	vstr	s16, [r4, #28]
 800713e:	edd4 7a0b 	vldr	s15, [r4, #44]	; 0x2c
 8007142:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007146:	ed84 0a08 	vstr	s0, [r4, #32]
 800714a:	ed84 8a09 	vstr	s16, [r4, #36]	; 0x24
            break;
 800714e:	e77d      	b.n	800704c <tVZFilter_calcCoeffs+0x48>
            float A = sqrtf(f->G);
 8007150:	ed94 0a0b 	vldr	s0, [r4, #44]	; 0x2c
 8007154:	f000 fe20 	bl	8007d98 <sqrtf>
            f->g /= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 8007158:	f000 fe1e 	bl	8007d98 <sqrtf>
 800715c:	ed94 7a04 	vldr	s14, [r4, #16]
 8007160:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007164:	edc4 7a04 	vstr	s15, [r4, #16]
            f->cL = f->G; f->cB = f->R2*f->G; f->cH = 1.0f;
 8007168:	edd4 7a0b 	vldr	s15, [r4, #44]	; 0x2c
 800716c:	edc4 7a07 	vstr	s15, [r4, #28]
 8007170:	ed94 7a05 	vldr	s14, [r4, #20]
 8007174:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007178:	edc4 7a08 	vstr	s15, [r4, #32]
 800717c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8007180:	6263      	str	r3, [r4, #36]	; 0x24
            break;
 8007182:	e763      	b.n	800704c <tVZFilter_calcCoeffs+0x48>
            float A = sqrtf(f->G);
 8007184:	ed94 0a0b 	vldr	s0, [r4, #44]	; 0x2c
 8007188:	f000 fe06 	bl	8007d98 <sqrtf>
            f->g *= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 800718c:	f000 fe04 	bl	8007d98 <sqrtf>
 8007190:	edd4 7a04 	vldr	s15, [r4, #16]
 8007194:	ee67 7a80 	vmul.f32	s15, s15, s0
 8007198:	edc4 7a04 	vstr	s15, [r4, #16]
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = f->G;
 800719c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80071a0:	61e3      	str	r3, [r4, #28]
 80071a2:	edd4 7a05 	vldr	s15, [r4, #20]
 80071a6:	ed94 7a0b 	vldr	s14, [r4, #44]	; 0x2c
 80071aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80071ae:	edc4 7a08 	vstr	s15, [r4, #32]
 80071b2:	ed84 7a09 	vstr	s14, [r4, #36]	; 0x24
            break;
 80071b6:	e749      	b.n	800704c <tVZFilter_calcCoeffs+0x48>
            f->cL = 1.0f; f->cB = -f->R2; f->cH = 1.0f;
 80071b8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80071bc:	61e3      	str	r3, [r4, #28]
 80071be:	edd4 7a05 	vldr	s15, [r4, #20]
 80071c2:	eef1 7a67 	vneg.f32	s15, s15
 80071c6:	edc4 7a08 	vstr	s15, [r4, #32]
 80071ca:	6263      	str	r3, [r4, #36]	; 0x24
            break;
 80071cc:	e73e      	b.n	800704c <tVZFilter_calcCoeffs+0x48>
            float x  = (2.0f*f->m-1.0f);
 80071ce:	ed94 8a0f 	vldr	s16, [r4, #60]	; 0x3c
 80071d2:	ee38 8a08 	vadd.f32	s16, s16, s16
 80071d6:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 80071da:	ee38 8a68 	vsub.f32	s16, s16, s17
            f->cL = maximum(-x, 0.0f); /*cL *= cL;*/
 80071de:	ed9f 9a26 	vldr	s18, [pc, #152]	; 8007278 <tVZFilter_calcCoeffs+0x274>
 80071e2:	eef0 0a49 	vmov.f32	s1, s18
 80071e6:	eeb1 0a48 	vneg.f32	s0, s16
 80071ea:	f000 f969 	bl	80074c0 <maximum>
 80071ee:	ed84 0a07 	vstr	s0, [r4, #28]
            f->cH = minimum( x, 0.0f); /*cH *= cH;*/
 80071f2:	eef0 0a49 	vmov.f32	s1, s18
 80071f6:	eeb0 0a48 	vmov.f32	s0, s16
 80071fa:	f000 f96d 	bl	80074d8 <minimum>
 80071fe:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
            f->cB = 1.0f-x*x;
 8007202:	ee28 8a08 	vmul.f32	s16, s16, s16
 8007206:	ee38 8ac8 	vsub.f32	s16, s17, s16
 800720a:	ed84 8a08 	vstr	s16, [r4, #32]
            float s = f->G * fastsqrtf((f->R2*f->R2) / (f->cL*f->cL + f->cB*f->cB + f->cH*f->cH - 2.0f*f->cL*f->cH)) * 2.0f;
 800720e:	edd4 8a0b 	vldr	s17, [r4, #44]	; 0x2c
 8007212:	edd4 7a05 	vldr	s15, [r4, #20]
 8007216:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800721a:	ed94 7a07 	vldr	s14, [r4, #28]
 800721e:	ee67 7a07 	vmul.f32	s15, s14, s14
 8007222:	ee28 8a08 	vmul.f32	s16, s16, s16
 8007226:	ee37 8a88 	vadd.f32	s16, s15, s16
 800722a:	ee60 7a00 	vmul.f32	s15, s0, s0
 800722e:	ee38 8a27 	vadd.f32	s16, s16, s15
 8007232:	ee37 7a07 	vadd.f32	s14, s14, s14
 8007236:	ee20 0a07 	vmul.f32	s0, s0, s14
 800723a:	ee38 0a40 	vsub.f32	s0, s16, s0
 800723e:	ee86 0a80 	vdiv.f32	s0, s13, s0
 8007242:	f000 f8d1 	bl	80073e8 <fastsqrtf>
 8007246:	ee28 0a80 	vmul.f32	s0, s17, s0
 800724a:	ee30 0a00 	vadd.f32	s0, s0, s0
            f->cL *= s; f->cB *= s; f->cH *= s;
 800724e:	edd4 7a07 	vldr	s15, [r4, #28]
 8007252:	ee67 7a80 	vmul.f32	s15, s15, s0
 8007256:	edc4 7a07 	vstr	s15, [r4, #28]
 800725a:	edd4 7a08 	vldr	s15, [r4, #32]
 800725e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8007262:	edc4 7a08 	vstr	s15, [r4, #32]
 8007266:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
 800726a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800726e:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
        break;
 8007272:	e6eb      	b.n	800704c <tVZFilter_calcCoeffs+0x48>
 8007274:	40490fdb 	.word	0x40490fdb
 8007278:	00000000 	.word	0x00000000

0800727c <tVZFilter_BandwidthToR>:
    f->type = type;
    tVZFilter_calcCoeffs(vf);
}

float tVZFilter_BandwidthToR(tVZFilter* const vf, float B)
{
 800727c:	b510      	push	{r4, lr}
 800727e:	ed2d 8b02 	vpush	{d8}
    _tVZFilter* f = *vf;
 8007282:	6804      	ldr	r4, [r0, #0]
    float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 8007284:	ed94 8a0a 	vldr	s16, [r4, #40]	; 0x28
 8007288:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 800728c:	ee60 0a60 	vnmul.f32	s1, s0, s1
 8007290:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8007294:	f000 fb74 	bl	8007980 <powf>
 8007298:	ee28 8a00 	vmul.f32	s16, s16, s0
    float gl = tanf(PI*fl*f->invSampleRate);   // warped radian lower bandedge frequency /(2*fs)
 800729c:	ed9f 0a11 	vldr	s0, [pc, #68]	; 80072e4 <tVZFilter_BandwidthToR+0x68>
 80072a0:	ee28 8a00 	vmul.f32	s16, s16, s0
 80072a4:	ed94 0a12 	vldr	s0, [r4, #72]	; 0x48
 80072a8:	ee28 0a00 	vmul.f32	s0, s16, s0
 80072ac:	f000 fcc8 	bl	8007c40 <tanf>
    float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 80072b0:	edd4 7a04 	vldr	s15, [r4, #16]
 80072b4:	ee80 7a27 	vdiv.f32	s14, s0, s15
    // unwarped: r = pow(2, -B/2) -> approximation for low
    // center-frequencies
    return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 80072b8:	ee67 7a07 	vmul.f32	s15, s14, s14
 80072bc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80072c0:	ee30 0a67 	vsub.f32	s0, s0, s15
 80072c4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80072c8:	eef1 7a00 	vmov.f32	s15, #16	; 0x40800000  4.0
 80072cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80072d4:	ee80 0a27 	vdiv.f32	s0, s0, s15
 80072d8:	f000 fd5e 	bl	8007d98 <sqrtf>
}
 80072dc:	ecbd 8b02 	vpop	{d8}
 80072e0:	bd10      	pop	{r4, pc}
 80072e2:	bf00      	nop
 80072e4:	40490fdb 	.word	0x40490fdb

080072e8 <tVZFilter_setBandwidth>:
{
 80072e8:	b538      	push	{r3, r4, r5, lr}
 80072ea:	4604      	mov	r4, r0
 80072ec:	eef0 0a40 	vmov.f32	s1, s0
    _tVZFilter* f = *vf;
 80072f0:	6805      	ldr	r5, [r0, #0]
    f->B = LEAF_clip(0.0f, B, 100.0f);
 80072f2:	ed9f 1a09 	vldr	s2, [pc, #36]	; 8007318 <tVZFilter_setBandwidth+0x30>
 80072f6:	ed9f 0a09 	vldr	s0, [pc, #36]	; 800731c <tVZFilter_setBandwidth+0x34>
 80072fa:	f000 f899 	bl	8007430 <LEAF_clip>
 80072fe:	ed85 0a0e 	vstr	s0, [r5, #56]	; 0x38
    f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B);
 8007302:	4620      	mov	r0, r4
 8007304:	f7ff ffba 	bl	800727c <tVZFilter_BandwidthToR>
 8007308:	ee30 0a00 	vadd.f32	s0, s0, s0
 800730c:	ed85 0a05 	vstr	s0, [r5, #20]
    tVZFilter_calcCoeffs(vf);
 8007310:	4620      	mov	r0, r4
 8007312:	f7ff fe77 	bl	8007004 <tVZFilter_calcCoeffs>
}
 8007316:	bd38      	pop	{r3, r4, r5, pc}
 8007318:	42c80000 	.word	0x42c80000
 800731c:	00000000 	.word	0x00000000

08007320 <tVZFilter_initToPool>:
{
 8007320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007322:	ed2d 8b04 	vpush	{d8-d9}
 8007326:	4605      	mov	r5, r0
 8007328:	460e      	mov	r6, r1
 800732a:	eeb0 9a40 	vmov.f32	s18, s0
 800732e:	eeb0 8a60 	vmov.f32	s16, s1
    _tMempool* m = *mp;
 8007332:	6817      	ldr	r7, [r2, #0]
    _tVZFilter* f = *vf = (_tVZFilter*) mpool_alloc(sizeof(_tVZFilter), m);
 8007334:	4639      	mov	r1, r7
 8007336:	204c      	movs	r0, #76	; 0x4c
 8007338:	f000 f8f9 	bl	800752e <mpool_alloc>
 800733c:	4604      	mov	r4, r0
 800733e:	6028      	str	r0, [r5, #0]
    f->mempool = m;
 8007340:	6007      	str	r7, [r0, #0]
    LEAF* leaf = f->mempool->leaf;
 8007342:	687b      	ldr	r3, [r7, #4]
    f->sampleRate = leaf->sampleRate;
 8007344:	ed93 1a00 	vldr	s2, [r3]
 8007348:	ed80 1a11 	vstr	s2, [r0, #68]	; 0x44
    f->invSampleRate = leaf->invSampleRate;
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	6483      	str	r3, [r0, #72]	; 0x48
    f->fc   = LEAF_clip(0.0f, freq, 0.5f * f->sampleRate);
 8007350:	eef6 9a00 	vmov.f32	s19, #96	; 0x3f000000  0.5
 8007354:	eddf 8a1d 	vldr	s17, [pc, #116]	; 80073cc <tVZFilter_initToPool+0xac>
 8007358:	ee21 1a29 	vmul.f32	s2, s2, s19
 800735c:	eef0 0a49 	vmov.f32	s1, s18
 8007360:	eeb0 0a68 	vmov.f32	s0, s17
 8007364:	f000 f864 	bl	8007430 <LEAF_clip>
 8007368:	ed84 0a0a 	vstr	s0, [r4, #40]	; 0x28
    f->type = type;
 800736c:	7126      	strb	r6, [r4, #4]
    f->G    = ONE_OVER_SQRT2;
 800736e:	4b18      	ldr	r3, [pc, #96]	; (80073d0 <tVZFilter_initToPool+0xb0>)
 8007370:	62e3      	str	r3, [r4, #44]	; 0x2c
    f->invG = 1.0f/ONE_OVER_SQRT2;
 8007372:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80073d4 <tVZFilter_initToPool+0xb4>
 8007376:	ed84 7a0c 	vstr	s14, [r4, #48]	; 0x30
    f->B    = bandWidth;
 800737a:	ed84 8a0e 	vstr	s16, [r4, #56]	; 0x38
    f->m    = 0.0f;
 800737e:	edc4 8a0f 	vstr	s17, [r4, #60]	; 0x3c
    f->Q    = 0.5f;
 8007382:	edc4 9a0d 	vstr	s19, [r4, #52]	; 0x34
    f->s1    = 0.0f;
 8007386:	edc4 8a02 	vstr	s17, [r4, #8]
    f->s2   = 0.0f;
 800738a:	edc4 8a03 	vstr	s17, [r4, #12]
    f->R2   = f->invG;
 800738e:	ed84 7a05 	vstr	s14, [r4, #20]
    f->R2Plusg = f->R2 + f->g;
 8007392:	edd4 7a04 	vldr	s15, [r4, #16]
 8007396:	ee77 7a87 	vadd.f32	s15, s15, s14
 800739a:	edc4 7a10 	vstr	s15, [r4, #64]	; 0x40
    f->g = tanf(PI * f->fc * f->invSampleRate);  // embedded integrator gain (Fig 3.11)
 800739e:	eddf 7a0e 	vldr	s15, [pc, #56]	; 80073d8 <tVZFilter_initToPool+0xb8>
 80073a2:	ee20 0a27 	vmul.f32	s0, s0, s15
 80073a6:	edd4 7a12 	vldr	s15, [r4, #72]	; 0x48
 80073aa:	ee20 0a27 	vmul.f32	s0, s0, s15
 80073ae:	f000 fc47 	bl	8007c40 <tanf>
 80073b2:	ed84 0a04 	vstr	s0, [r4, #16]
    tVZFilter_setBandwidth(vf,f->B);
 80073b6:	eeb0 0a48 	vmov.f32	s0, s16
 80073ba:	4628      	mov	r0, r5
 80073bc:	f7ff ff94 	bl	80072e8 <tVZFilter_setBandwidth>
    tVZFilter_calcCoeffs(vf);
 80073c0:	4628      	mov	r0, r5
 80073c2:	f7ff fe1f 	bl	8007004 <tVZFilter_calcCoeffs>
}
 80073c6:	ecbd 8b04 	vpop	{d8-d9}
 80073ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073cc:	00000000 	.word	0x00000000
 80073d0:	3f3504f3 	.word	0x3f3504f3
 80073d4:	3fb504f3 	.word	0x3fb504f3
 80073d8:	40490fdb 	.word	0x40490fdb

080073dc <tVZFilter_init>:
{
 80073dc:	b508      	push	{r3, lr}
    tVZFilter_initToPool(vf, type, freq, bandWidth, &leaf->mempool);
 80073de:	3218      	adds	r2, #24
 80073e0:	f7ff ff9e 	bl	8007320 <tVZFilter_initToPool>
}
 80073e4:	bd08      	pop	{r3, pc}
	...

080073e8 <fastsqrtf>:
// from Heng Li, a combination of inverse square root (see wiki) and inversion: https://bits.stephan-brumme.com/inverse.html
float fastsqrtf(float x)
{
	union { float f; uint32_t i; } z = { x };
	z.i  = 0x5f3759df - (z.i >> 1);
	z.f *= (1.5f - (x * 0.5f * z.f * z.f));
 80073e8:	4b10      	ldr	r3, [pc, #64]	; (800742c <fastsqrtf+0x44>)
 80073ea:	ee10 2a10 	vmov	r2, s0
 80073ee:	eba3 0352 	sub.w	r3, r3, r2, lsr #1
 80073f2:	ee07 3a10 	vmov	s14, r3
 80073f6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80073fa:	ee20 0a27 	vmul.f32	s0, s0, s15
 80073fe:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007402:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007406:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800740a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800740e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007412:	ee17 3a90 	vmov	r3, s15
	z.i = 0x7EEEEEEE - z.i;
	return z.f;
 8007416:	f1c3 43fd 	rsb	r3, r3, #2122317824	; 0x7e800000
 800741a:	f503 03dd 	add.w	r3, r3, #7241728	; 0x6e8000
 800741e:	f503 43dd 	add.w	r3, r3, #28288	; 0x6e80
 8007422:	336e      	adds	r3, #110	; 0x6e
}
 8007424:	ee00 3a10 	vmov	s0, r3
 8007428:	4770      	bx	lr
 800742a:	bf00      	nop
 800742c:	5f3759df 	.word	0x5f3759df

08007430 <LEAF_clip>:
float LEAF_clip(float min, float val, float max)
#endif
{
    float tempmin = min;
    float tempmax = max;
    if (min > max)
 8007430:	eeb4 0ac1 	vcmpe.f32	s0, s2
 8007434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007438:	dc05      	bgt.n	8007446 <LEAF_clip+0x16>
 800743a:	ee11 3a10 	vmov	r3, s2
    float tempmin = min;
 800743e:	eeb0 1a40 	vmov.f32	s2, s0
    float tempmax = max;
 8007442:	ee00 3a10 	vmov	s0, r3
    {
        tempmin = max;
        tempmax = min;
    }
    if (val < tempmin)
 8007446:	eeb4 1ae0 	vcmpe.f32	s2, s1
 800744a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800744e:	dc05      	bgt.n	800745c <LEAF_clip+0x2c>
    {
        return tempmin;
    }
    else if (val > tempmax)
 8007450:	eeb4 0ae0 	vcmpe.f32	s0, s1
 8007454:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007458:	d503      	bpl.n	8007462 <LEAF_clip+0x32>
 800745a:	4770      	bx	lr
        return tempmin;
 800745c:	eeb0 0a41 	vmov.f32	s0, s2
 8007460:	4770      	bx	lr
    {
        return tempmax;
    }
    else
    {
        return val;
 8007462:	eeb0 0a60 	vmov.f32	s0, s1
    }
}
 8007466:	4770      	bx	lr

08007468 <atodb>:
    return (expf((LOGTEN * 0.05f) * (f-100.0f)));
}


float atodb(float a)
{
 8007468:	b508      	push	{r3, lr}
    return 20.0f*log10f(a);
 800746a:	f000 fc67 	bl	8007d3c <log10f>
}
 800746e:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8007472:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007476:	bd08      	pop	{r3, pc}

08007478 <LEAF_generate_atodb>:
{
 8007478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800747a:	ed2d 8b02 	vpush	{d8}
 800747e:	4607      	mov	r7, r0
 8007480:	460e      	mov	r6, r1
    float increment = 1.0f / (float)(size-1);
 8007482:	1e4b      	subs	r3, r1, #1
 8007484:	ee07 3a90 	vmov	s15, r3
 8007488:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800748c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007490:	eec7 8a27 	vdiv.f32	s17, s14, s15
    for (int i = 0; i < size; i++)
 8007494:	2400      	movs	r4, #0
    float x = 0.0f;
 8007496:	ed9f 8a09 	vldr	s16, [pc, #36]	; 80074bc <LEAF_generate_atodb+0x44>
    for (int i = 0; i < size; i++)
 800749a:	e00a      	b.n	80074b2 <LEAF_generate_atodb+0x3a>
        buffer[i] = atodb(x);
 800749c:	eb07 0584 	add.w	r5, r7, r4, lsl #2
 80074a0:	eeb0 0a48 	vmov.f32	s0, s16
 80074a4:	f7ff ffe0 	bl	8007468 <atodb>
 80074a8:	ed85 0a00 	vstr	s0, [r5]
        x += increment;
 80074ac:	ee38 8a28 	vadd.f32	s16, s16, s17
    for (int i = 0; i < size; i++)
 80074b0:	3401      	adds	r4, #1
 80074b2:	42b4      	cmp	r4, r6
 80074b4:	dbf2      	blt.n	800749c <LEAF_generate_atodb+0x24>
}
 80074b6:	ecbd 8b02 	vpop	{d8}
 80074ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074bc:	00000000 	.word	0x00000000

080074c0 <maximum>:
    return fasterexpf(0.115129254649702f * db); //faster version from http://openaudio.blogspot.com/2017/02/faster-log10-and-pow.html
}


float maximum (float num1, float num2)
{
 80074c0:	eef0 7a40 	vmov.f32	s15, s0
 80074c4:	eeb0 0a60 	vmov.f32	s0, s1
    return (num1 > num2 ) ? num1 : num2;
 80074c8:	eef4 7ae0 	vcmpe.f32	s15, s1
 80074cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074d0:	dd01      	ble.n	80074d6 <maximum+0x16>
 80074d2:	eeb0 0a67 	vmov.f32	s0, s15
}
 80074d6:	4770      	bx	lr

080074d8 <minimum>:

float minimum (float num1, float num2)
{
 80074d8:	eef0 7a40 	vmov.f32	s15, s0
 80074dc:	eeb0 0a60 	vmov.f32	s0, s1
    return (num1 < num2 ) ? num1 : num2;
 80074e0:	eef4 7ae0 	vcmpe.f32	s15, s1
 80074e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074e8:	d501      	bpl.n	80074ee <minimum+0x16>
 80074ea:	eeb0 0a67 	vmov.f32	s0, s15
}
 80074ee:	4770      	bx	lr

080074f0 <mpool_create>:

/**
 * create memory pool
 */
void mpool_create (char* memory, size_t size, _tMempool* pool)
{
 80074f0:	b410      	push	{r4}
    pool->leaf->header_size = mpool_align(sizeof(mpool_node_t));
 80074f2:	6853      	ldr	r3, [r2, #4]
 80074f4:	2410      	movs	r4, #16
 80074f6:	635c      	str	r4, [r3, #52]	; 0x34
    
    pool->mpool = (char*)memory;
 80074f8:	6090      	str	r0, [r2, #8]
    pool->usize  = 0;
 80074fa:	2400      	movs	r4, #0
 80074fc:	60d4      	str	r4, [r2, #12]
    pool->msize  = size;
 80074fe:	6111      	str	r1, [r2, #16]
    
    pool->head = create_node(pool->mpool, NULL, NULL, pool->msize - pool->leaf->header_size, pool->leaf->header_size);
 8007500:	6853      	ldr	r3, [r2, #4]
 8007502:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007504:	1ac9      	subs	r1, r1, r3
}

static inline mpool_node_t* create_node(char* block_location, mpool_node_t* next, mpool_node_t* prev, size_t size, size_t header_size)
{
    mpool_node_t* node = (mpool_node_t*)block_location;
    node->pool = block_location + header_size;
 8007506:	4403      	add	r3, r0
 8007508:	6003      	str	r3, [r0, #0]
    node->next = next;
 800750a:	6044      	str	r4, [r0, #4]
    node->prev = prev;
 800750c:	6084      	str	r4, [r0, #8]
    node->size = size;
 800750e:	60c1      	str	r1, [r0, #12]
    pool->head = create_node(pool->mpool, NULL, NULL, pool->msize - pool->leaf->header_size, pool->leaf->header_size);
 8007510:	6150      	str	r0, [r2, #20]
}
 8007512:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007516:	4770      	bx	lr

08007518 <leaf_pool_init>:
{
 8007518:	b538      	push	{r3, r4, r5, lr}
 800751a:	4604      	mov	r4, r0
 800751c:	4608      	mov	r0, r1
 800751e:	4611      	mov	r1, r2
    mpool_create(memory, size, &leaf->_internal_mempool);
 8007520:	f104 051c 	add.w	r5, r4, #28
 8007524:	462a      	mov	r2, r5
 8007526:	f7ff ffe3 	bl	80074f0 <mpool_create>
    leaf->mempool = &leaf->_internal_mempool;
 800752a:	61a5      	str	r5, [r4, #24]
}
 800752c:	bd38      	pop	{r3, r4, r5, pc}

0800752e <mpool_alloc>:
{
 800752e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007530:	468c      	mov	ip, r1
    pool->leaf->allocCount++;
 8007532:	684a      	ldr	r2, [r1, #4]
 8007534:	6c93      	ldr	r3, [r2, #72]	; 0x48
 8007536:	3301      	adds	r3, #1
 8007538:	6493      	str	r3, [r2, #72]	; 0x48
    if (pool->head == NULL)
 800753a:	694c      	ldr	r4, [r1, #20]
 800753c:	b1ac      	cbz	r4, 800756a <mpool_alloc+0x3c>
    return (size + (MPOOL_ALIGN_SIZE - 1)) & ~(MPOOL_ALIGN_SIZE - 1);
 800753e:	1dc2      	adds	r2, r0, #7
 8007540:	f022 0207 	bic.w	r2, r2, #7
    while (node_to_alloc->size < size_to_alloc)
 8007544:	68e3      	ldr	r3, [r4, #12]
 8007546:	4293      	cmp	r3, r2
 8007548:	d226      	bcs.n	8007598 <mpool_alloc+0x6a>
        node_to_alloc = node_to_alloc->next;
 800754a:	6864      	ldr	r4, [r4, #4]
        if (node_to_alloc == NULL)
 800754c:	2c00      	cmp	r4, #0
 800754e:	d1f9      	bne.n	8007544 <mpool_alloc+0x16>
            if ((pool->msize - pool->usize) > asize)
 8007550:	f8dc 3010 	ldr.w	r3, [ip, #16]
 8007554:	f8dc 200c 	ldr.w	r2, [ip, #12]
 8007558:	1a9b      	subs	r3, r3, r2
 800755a:	4283      	cmp	r3, r0
 800755c:	d916      	bls.n	800758c <mpool_alloc+0x5e>
                LEAF_internalErrorCallback(pool->leaf, LEAFMempoolFragmentation);
 800755e:	2101      	movs	r1, #1
 8007560:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8007564:	f000 f902 	bl	800776c <LEAF_internalErrorCallback>
 8007568:	e057      	b.n	800761a <mpool_alloc+0xec>
        if ((pool->msize - pool->usize) > asize)
 800756a:	690b      	ldr	r3, [r1, #16]
 800756c:	68ca      	ldr	r2, [r1, #12]
 800756e:	1a9b      	subs	r3, r3, r2
 8007570:	4283      	cmp	r3, r0
 8007572:	d905      	bls.n	8007580 <mpool_alloc+0x52>
            LEAF_internalErrorCallback(pool->leaf, LEAFMempoolFragmentation);
 8007574:	2101      	movs	r1, #1
 8007576:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800757a:	f000 f8f7 	bl	800776c <LEAF_internalErrorCallback>
 800757e:	e04c      	b.n	800761a <mpool_alloc+0xec>
            LEAF_internalErrorCallback(pool->leaf, LEAFMempoolOverrun);
 8007580:	2100      	movs	r1, #0
 8007582:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8007586:	f000 f8f1 	bl	800776c <LEAF_internalErrorCallback>
        return NULL;
 800758a:	e046      	b.n	800761a <mpool_alloc+0xec>
                LEAF_internalErrorCallback(pool->leaf, LEAFMempoolOverrun);
 800758c:	2100      	movs	r1, #0
 800758e:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8007592:	f000 f8eb 	bl	800776c <LEAF_internalErrorCallback>
            return NULL;
 8007596:	e040      	b.n	800761a <mpool_alloc+0xec>
    size_t leftover = node_to_alloc->size - size_to_alloc;
 8007598:	1a98      	subs	r0, r3, r2
    node_to_alloc->size = size_to_alloc;
 800759a:	60e2      	str	r2, [r4, #12]
    if (leftover > pool->leaf->header_size)
 800759c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80075a0:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80075a2:	4281      	cmp	r1, r0
 80075a4:	d22c      	bcs.n	8007600 <mpool_alloc+0xd2>
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 80075a6:	f8dc 5008 	ldr.w	r5, [ip, #8]
 80075aa:	1b63      	subs	r3, r4, r5
        offset += pool->leaf->header_size + node_to_alloc->size;
 80075ac:	440a      	add	r2, r1
 80075ae:	441a      	add	r2, r3
        new_node = create_node(&pool->mpool[offset],
 80075b0:	18ab      	adds	r3, r5, r2
                               node_to_alloc->next,
 80075b2:	6867      	ldr	r7, [r4, #4]
                               node_to_alloc->prev,
 80075b4:	68a6      	ldr	r6, [r4, #8]
        new_node = create_node(&pool->mpool[offset],
 80075b6:	1a40      	subs	r0, r0, r1
    node->pool = block_location + header_size;
 80075b8:	4419      	add	r1, r3
 80075ba:	50a9      	str	r1, [r5, r2]
    node->next = next;
 80075bc:	605f      	str	r7, [r3, #4]
    node->prev = prev;
 80075be:	609e      	str	r6, [r3, #8]
    node->size = size;
 80075c0:	60d8      	str	r0, [r3, #12]
    if (pool->head == node_to_alloc)
 80075c2:	f8dc 2014 	ldr.w	r2, [ip, #20]
 80075c6:	42a2      	cmp	r2, r4
 80075c8:	d01d      	beq.n	8007606 <mpool_alloc+0xd8>
}

static inline void delink_node(mpool_node_t* node)
{
    // If there is a node after the node to remove
    if (node->next != NULL)
 80075ca:	6863      	ldr	r3, [r4, #4]
 80075cc:	b10b      	cbz	r3, 80075d2 <mpool_alloc+0xa4>
    {
        // Close the link
        node->next->prev = node->prev;
 80075ce:	68a2      	ldr	r2, [r4, #8]
 80075d0:	609a      	str	r2, [r3, #8]
    }
    // If there is a node before the node to remove
    if (node->prev != NULL)
 80075d2:	68a3      	ldr	r3, [r4, #8]
 80075d4:	b10b      	cbz	r3, 80075da <mpool_alloc+0xac>
    {
        // Close the link
        node->prev->next = node->next;
 80075d6:	6862      	ldr	r2, [r4, #4]
 80075d8:	605a      	str	r2, [r3, #4]
    }
    
    node->next = NULL;
 80075da:	2300      	movs	r3, #0
 80075dc:	6063      	str	r3, [r4, #4]
    node->prev = NULL;
 80075de:	60a3      	str	r3, [r4, #8]
    pool->usize += pool->leaf->header_size + node_to_alloc->size;
 80075e0:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80075e4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80075e6:	68e2      	ldr	r2, [r4, #12]
 80075e8:	441a      	add	r2, r3
 80075ea:	f8dc 300c 	ldr.w	r3, [ip, #12]
 80075ee:	4413      	add	r3, r2
 80075f0:	f8cc 300c 	str.w	r3, [ip, #12]
    if (pool->leaf->clearOnAllocation > 0)
 80075f4:	694b      	ldr	r3, [r1, #20]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	dd0e      	ble.n	8007618 <mpool_alloc+0xea>
        char* new_pool = (char*)node_to_alloc->pool;
 80075fa:	6821      	ldr	r1, [r4, #0]
        for (int i = 0; i < node_to_alloc->size; i++) new_pool[i] = 0;
 80075fc:	2300      	movs	r3, #0
 80075fe:	e008      	b.n	8007612 <mpool_alloc+0xe4>
        node_to_alloc->size += leftover;
 8007600:	60e3      	str	r3, [r4, #12]
        new_node = node_to_alloc->next;
 8007602:	6863      	ldr	r3, [r4, #4]
 8007604:	e7dd      	b.n	80075c2 <mpool_alloc+0x94>
        pool->head = new_node;
 8007606:	f8cc 3014 	str.w	r3, [ip, #20]
 800760a:	e7de      	b.n	80075ca <mpool_alloc+0x9c>
        for (int i = 0; i < node_to_alloc->size; i++) new_pool[i] = 0;
 800760c:	2200      	movs	r2, #0
 800760e:	54ca      	strb	r2, [r1, r3]
 8007610:	3301      	adds	r3, #1
 8007612:	68e2      	ldr	r2, [r4, #12]
 8007614:	429a      	cmp	r2, r3
 8007616:	d8f9      	bhi.n	800760c <mpool_alloc+0xde>
    return node_to_alloc->pool;
 8007618:	6824      	ldr	r4, [r4, #0]
}
 800761a:	4620      	mov	r0, r4
 800761c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800761e <mpool_calloc>:
{
 800761e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007620:	468c      	mov	ip, r1
    pool->leaf->allocCount++;
 8007622:	684a      	ldr	r2, [r1, #4]
 8007624:	6c93      	ldr	r3, [r2, #72]	; 0x48
 8007626:	3301      	adds	r3, #1
 8007628:	6493      	str	r3, [r2, #72]	; 0x48
    if (pool->head == NULL)
 800762a:	694c      	ldr	r4, [r1, #20]
 800762c:	b1ac      	cbz	r4, 800765a <mpool_calloc+0x3c>
    return (size + (MPOOL_ALIGN_SIZE - 1)) & ~(MPOOL_ALIGN_SIZE - 1);
 800762e:	1dc2      	adds	r2, r0, #7
 8007630:	f022 0207 	bic.w	r2, r2, #7
    while (node_to_alloc->size < size_to_alloc)
 8007634:	68e3      	ldr	r3, [r4, #12]
 8007636:	4293      	cmp	r3, r2
 8007638:	d226      	bcs.n	8007688 <mpool_calloc+0x6a>
        node_to_alloc = node_to_alloc->next;
 800763a:	6864      	ldr	r4, [r4, #4]
        if (node_to_alloc == NULL)
 800763c:	2c00      	cmp	r4, #0
 800763e:	d1f9      	bne.n	8007634 <mpool_calloc+0x16>
            if ((pool->msize - pool->usize) > asize)
 8007640:	f8dc 3010 	ldr.w	r3, [ip, #16]
 8007644:	f8dc 200c 	ldr.w	r2, [ip, #12]
 8007648:	1a9b      	subs	r3, r3, r2
 800764a:	4283      	cmp	r3, r0
 800764c:	d916      	bls.n	800767c <mpool_calloc+0x5e>
                LEAF_internalErrorCallback(pool->leaf, LEAFMempoolFragmentation);
 800764e:	2101      	movs	r1, #1
 8007650:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8007654:	f000 f88a 	bl	800776c <LEAF_internalErrorCallback>
 8007658:	e053      	b.n	8007702 <mpool_calloc+0xe4>
        if ((pool->msize - pool->usize) > asize)
 800765a:	690b      	ldr	r3, [r1, #16]
 800765c:	68ca      	ldr	r2, [r1, #12]
 800765e:	1a9b      	subs	r3, r3, r2
 8007660:	4283      	cmp	r3, r0
 8007662:	d905      	bls.n	8007670 <mpool_calloc+0x52>
            LEAF_internalErrorCallback(pool->leaf, LEAFMempoolFragmentation);
 8007664:	2101      	movs	r1, #1
 8007666:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800766a:	f000 f87f 	bl	800776c <LEAF_internalErrorCallback>
 800766e:	e048      	b.n	8007702 <mpool_calloc+0xe4>
            LEAF_internalErrorCallback(pool->leaf, LEAFMempoolOverrun);
 8007670:	2100      	movs	r1, #0
 8007672:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8007676:	f000 f879 	bl	800776c <LEAF_internalErrorCallback>
        return NULL;
 800767a:	e042      	b.n	8007702 <mpool_calloc+0xe4>
                LEAF_internalErrorCallback(pool->leaf, LEAFMempoolOverrun);
 800767c:	2100      	movs	r1, #0
 800767e:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8007682:	f000 f873 	bl	800776c <LEAF_internalErrorCallback>
            return NULL;
 8007686:	e03c      	b.n	8007702 <mpool_calloc+0xe4>
    size_t leftover = node_to_alloc->size - size_to_alloc;
 8007688:	1a98      	subs	r0, r3, r2
    node_to_alloc->size = size_to_alloc;
 800768a:	60e2      	str	r2, [r4, #12]
    if (leftover > pool->leaf->header_size)
 800768c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8007690:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007692:	4281      	cmp	r1, r0
 8007694:	d227      	bcs.n	80076e6 <mpool_calloc+0xc8>
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 8007696:	f8dc 5008 	ldr.w	r5, [ip, #8]
 800769a:	1b63      	subs	r3, r4, r5
        offset += pool->leaf->header_size + node_to_alloc->size;
 800769c:	440a      	add	r2, r1
 800769e:	441a      	add	r2, r3
        new_node = create_node(&pool->mpool[offset],
 80076a0:	18ab      	adds	r3, r5, r2
                               node_to_alloc->next,
 80076a2:	6867      	ldr	r7, [r4, #4]
                               node_to_alloc->prev,
 80076a4:	68a6      	ldr	r6, [r4, #8]
        new_node = create_node(&pool->mpool[offset],
 80076a6:	1a40      	subs	r0, r0, r1
    node->pool = block_location + header_size;
 80076a8:	4419      	add	r1, r3
 80076aa:	50a9      	str	r1, [r5, r2]
    node->next = next;
 80076ac:	605f      	str	r7, [r3, #4]
    node->prev = prev;
 80076ae:	609e      	str	r6, [r3, #8]
    node->size = size;
 80076b0:	60d8      	str	r0, [r3, #12]
    if (pool->head == node_to_alloc)
 80076b2:	f8dc 2014 	ldr.w	r2, [ip, #20]
 80076b6:	42a2      	cmp	r2, r4
 80076b8:	d018      	beq.n	80076ec <mpool_calloc+0xce>
    if (node->next != NULL)
 80076ba:	6863      	ldr	r3, [r4, #4]
 80076bc:	b10b      	cbz	r3, 80076c2 <mpool_calloc+0xa4>
        node->next->prev = node->prev;
 80076be:	68a2      	ldr	r2, [r4, #8]
 80076c0:	609a      	str	r2, [r3, #8]
    if (node->prev != NULL)
 80076c2:	68a3      	ldr	r3, [r4, #8]
 80076c4:	b10b      	cbz	r3, 80076ca <mpool_calloc+0xac>
        node->prev->next = node->next;
 80076c6:	6862      	ldr	r2, [r4, #4]
 80076c8:	605a      	str	r2, [r3, #4]
    node->next = NULL;
 80076ca:	2300      	movs	r3, #0
 80076cc:	6063      	str	r3, [r4, #4]
    node->prev = NULL;
 80076ce:	60a3      	str	r3, [r4, #8]
    pool->usize += pool->leaf->header_size + node_to_alloc->size;
 80076d0:	f8dc 2004 	ldr.w	r2, [ip, #4]
 80076d4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80076d6:	68e1      	ldr	r1, [r4, #12]
 80076d8:	4411      	add	r1, r2
 80076da:	f8dc 200c 	ldr.w	r2, [ip, #12]
 80076de:	440a      	add	r2, r1
 80076e0:	f8cc 200c 	str.w	r2, [ip, #12]
    for (int i = 0; i < node_to_alloc->size; i++) node_to_alloc->pool[i] = 0;
 80076e4:	e009      	b.n	80076fa <mpool_calloc+0xdc>
        node_to_alloc->size += leftover;
 80076e6:	60e3      	str	r3, [r4, #12]
        new_node = node_to_alloc->next;
 80076e8:	6863      	ldr	r3, [r4, #4]
 80076ea:	e7e2      	b.n	80076b2 <mpool_calloc+0x94>
        pool->head = new_node;
 80076ec:	f8cc 3014 	str.w	r3, [ip, #20]
 80076f0:	e7e3      	b.n	80076ba <mpool_calloc+0x9c>
    for (int i = 0; i < node_to_alloc->size; i++) node_to_alloc->pool[i] = 0;
 80076f2:	6822      	ldr	r2, [r4, #0]
 80076f4:	2100      	movs	r1, #0
 80076f6:	54d1      	strb	r1, [r2, r3]
 80076f8:	3301      	adds	r3, #1
 80076fa:	68e2      	ldr	r2, [r4, #12]
 80076fc:	429a      	cmp	r2, r3
 80076fe:	d8f8      	bhi.n	80076f2 <mpool_calloc+0xd4>
    return node_to_alloc->pool;
 8007700:	6824      	ldr	r4, [r4, #0]
}
 8007702:	4620      	mov	r0, r4
 8007704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007706 <LEAF_defaultErrorCallback>:

void LEAF_defaultErrorCallback(LEAF* const leaf, LEAFErrorType whichone)
{
    // Not sure what this should do if anything
    // Maybe fine as a placeholder
}
 8007706:	4770      	bx	lr

08007708 <LEAF_init>:
{
 8007708:	b538      	push	{r3, r4, r5, lr}
 800770a:	ed2d 8b02 	vpush	{d8}
 800770e:	4604      	mov	r4, r0
 8007710:	eeb0 8a40 	vmov.f32	s16, s0
 8007714:	461d      	mov	r5, r3
    leaf->_internal_mempool.leaf = leaf;
 8007716:	6200      	str	r0, [r0, #32]
    leaf_pool_init(leaf, memory, memorysize);
 8007718:	f7ff fefe 	bl	8007518 <leaf_pool_init>
    leaf->sampleRate = sr;
 800771c:	ed84 8a00 	vstr	s16, [r4]
    leaf->invSampleRate = 1.0f/sr;
 8007720:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007724:	eec7 7a08 	vdiv.f32	s15, s14, s16
 8007728:	edc4 7a01 	vstr	s15, [r4, #4]
    leaf->twoPiTimesInvSampleRate = leaf->invSampleRate * TWO_PI;
 800772c:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8007764 <LEAF_init+0x5c>
 8007730:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007734:	edc4 7a03 	vstr	s15, [r4, #12]
    leaf->random = random;
 8007738:	6125      	str	r5, [r4, #16]
    leaf->clearOnAllocation = 0;
 800773a:	2300      	movs	r3, #0
 800773c:	6163      	str	r3, [r4, #20]
    leaf->errorCallback = &LEAF_defaultErrorCallback;
 800773e:	4a0a      	ldr	r2, [pc, #40]	; (8007768 <LEAF_init+0x60>)
 8007740:	63a2      	str	r2, [r4, #56]	; 0x38
    for (int i = 0; i < LEAFErrorNil; ++i)
 8007742:	e006      	b.n	8007752 <LEAF_init+0x4a>
        leaf->errorState[i] = 0;
 8007744:	f103 020e 	add.w	r2, r3, #14
 8007748:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800774c:	2100      	movs	r1, #0
 800774e:	6051      	str	r1, [r2, #4]
    for (int i = 0; i < LEAFErrorNil; ++i)
 8007750:	3301      	adds	r3, #1
 8007752:	2b02      	cmp	r3, #2
 8007754:	ddf6      	ble.n	8007744 <LEAF_init+0x3c>
    leaf->allocCount = 0;
 8007756:	2300      	movs	r3, #0
 8007758:	64a3      	str	r3, [r4, #72]	; 0x48
    leaf->freeCount = 0;
 800775a:	64e3      	str	r3, [r4, #76]	; 0x4c
}
 800775c:	ecbd 8b02 	vpop	{d8}
 8007760:	bd38      	pop	{r3, r4, r5, pc}
 8007762:	bf00      	nop
 8007764:	40c90fdb 	.word	0x40c90fdb
 8007768:	08007707 	.word	0x08007707

0800776c <LEAF_internalErrorCallback>:

void LEAF_internalErrorCallback(LEAF* const leaf, LEAFErrorType whichone)
{
 800776c:	b510      	push	{r4, lr}
    leaf->errorState[whichone] = 1;
 800776e:	f101 030e 	add.w	r3, r1, #14
 8007772:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007776:	2401      	movs	r4, #1
 8007778:	605c      	str	r4, [r3, #4]
    leaf->errorCallback(leaf, whichone);
 800777a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800777c:	4798      	blx	r3
}
 800777e:	bd10      	pop	{r4, pc}

08007780 <__errno>:
 8007780:	4b01      	ldr	r3, [pc, #4]	; (8007788 <__errno+0x8>)
 8007782:	6818      	ldr	r0, [r3, #0]
 8007784:	4770      	bx	lr
 8007786:	bf00      	nop
 8007788:	24000014 	.word	0x24000014

0800778c <__libc_init_array>:
 800778c:	b570      	push	{r4, r5, r6, lr}
 800778e:	4d0d      	ldr	r5, [pc, #52]	; (80077c4 <__libc_init_array+0x38>)
 8007790:	4c0d      	ldr	r4, [pc, #52]	; (80077c8 <__libc_init_array+0x3c>)
 8007792:	1b64      	subs	r4, r4, r5
 8007794:	10a4      	asrs	r4, r4, #2
 8007796:	2600      	movs	r6, #0
 8007798:	42a6      	cmp	r6, r4
 800779a:	d109      	bne.n	80077b0 <__libc_init_array+0x24>
 800779c:	4d0b      	ldr	r5, [pc, #44]	; (80077cc <__libc_init_array+0x40>)
 800779e:	4c0c      	ldr	r4, [pc, #48]	; (80077d0 <__libc_init_array+0x44>)
 80077a0:	f001 f9d8 	bl	8008b54 <_init>
 80077a4:	1b64      	subs	r4, r4, r5
 80077a6:	10a4      	asrs	r4, r4, #2
 80077a8:	2600      	movs	r6, #0
 80077aa:	42a6      	cmp	r6, r4
 80077ac:	d105      	bne.n	80077ba <__libc_init_array+0x2e>
 80077ae:	bd70      	pop	{r4, r5, r6, pc}
 80077b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80077b4:	4798      	blx	r3
 80077b6:	3601      	adds	r6, #1
 80077b8:	e7ee      	b.n	8007798 <__libc_init_array+0xc>
 80077ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80077be:	4798      	blx	r3
 80077c0:	3601      	adds	r6, #1
 80077c2:	e7f2      	b.n	80077aa <__libc_init_array+0x1e>
 80077c4:	080092ec 	.word	0x080092ec
 80077c8:	080092ec 	.word	0x080092ec
 80077cc:	080092ec 	.word	0x080092ec
 80077d0:	080092f0 	.word	0x080092f0

080077d4 <memset>:
 80077d4:	4402      	add	r2, r0
 80077d6:	4603      	mov	r3, r0
 80077d8:	4293      	cmp	r3, r2
 80077da:	d100      	bne.n	80077de <memset+0xa>
 80077dc:	4770      	bx	lr
 80077de:	f803 1b01 	strb.w	r1, [r3], #1
 80077e2:	e7f9      	b.n	80077d8 <memset+0x4>

080077e4 <with_errnof>:
 80077e4:	b513      	push	{r0, r1, r4, lr}
 80077e6:	4604      	mov	r4, r0
 80077e8:	ed8d 0a01 	vstr	s0, [sp, #4]
 80077ec:	f7ff ffc8 	bl	8007780 <__errno>
 80077f0:	ed9d 0a01 	vldr	s0, [sp, #4]
 80077f4:	6004      	str	r4, [r0, #0]
 80077f6:	b002      	add	sp, #8
 80077f8:	bd10      	pop	{r4, pc}

080077fa <xflowf>:
 80077fa:	b130      	cbz	r0, 800780a <xflowf+0x10>
 80077fc:	eef1 7a40 	vneg.f32	s15, s0
 8007800:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007804:	2022      	movs	r0, #34	; 0x22
 8007806:	f7ff bfed 	b.w	80077e4 <with_errnof>
 800780a:	eef0 7a40 	vmov.f32	s15, s0
 800780e:	e7f7      	b.n	8007800 <xflowf+0x6>

08007810 <__math_uflowf>:
 8007810:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007818 <__math_uflowf+0x8>
 8007814:	f7ff bff1 	b.w	80077fa <xflowf>
 8007818:	10000000 	.word	0x10000000

0800781c <__math_may_uflowf>:
 800781c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007824 <__math_may_uflowf+0x8>
 8007820:	f7ff bfeb 	b.w	80077fa <xflowf>
 8007824:	1a200000 	.word	0x1a200000

08007828 <__math_oflowf>:
 8007828:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007830 <__math_oflowf+0x8>
 800782c:	f7ff bfe5 	b.w	80077fa <xflowf>
 8007830:	70000000 	.word	0x70000000

08007834 <__math_divzerof>:
 8007834:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007838:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800783c:	2800      	cmp	r0, #0
 800783e:	fe40 7a27 	vseleq.f32	s15, s0, s15
 8007842:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8007850 <__math_divzerof+0x1c>
 8007846:	2022      	movs	r0, #34	; 0x22
 8007848:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800784c:	f7ff bfca 	b.w	80077e4 <with_errnof>
 8007850:	00000000 	.word	0x00000000

08007854 <__math_invalidf>:
 8007854:	eef0 7a40 	vmov.f32	s15, s0
 8007858:	ee30 7a40 	vsub.f32	s14, s0, s0
 800785c:	eef4 7a67 	vcmp.f32	s15, s15
 8007860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007864:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8007868:	d602      	bvs.n	8007870 <__math_invalidf+0x1c>
 800786a:	2021      	movs	r0, #33	; 0x21
 800786c:	f7ff bfba 	b.w	80077e4 <with_errnof>
 8007870:	4770      	bx	lr

08007872 <fabsf>:
 8007872:	ee10 3a10 	vmov	r3, s0
 8007876:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800787a:	ee00 3a10 	vmov	s0, r3
 800787e:	4770      	bx	lr

08007880 <logf>:
 8007880:	ee10 3a10 	vmov	r3, s0
 8007884:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8007888:	b410      	push	{r4}
 800788a:	d055      	beq.n	8007938 <logf+0xb8>
 800788c:	f5a3 0200 	sub.w	r2, r3, #8388608	; 0x800000
 8007890:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8007894:	d31a      	bcc.n	80078cc <logf+0x4c>
 8007896:	005a      	lsls	r2, r3, #1
 8007898:	d104      	bne.n	80078a4 <logf+0x24>
 800789a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800789e:	2001      	movs	r0, #1
 80078a0:	f7ff bfc8 	b.w	8007834 <__math_divzerof>
 80078a4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80078a8:	d043      	beq.n	8007932 <logf+0xb2>
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	db02      	blt.n	80078b4 <logf+0x34>
 80078ae:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 80078b2:	d303      	bcc.n	80078bc <logf+0x3c>
 80078b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078b8:	f7ff bfcc 	b.w	8007854 <__math_invalidf>
 80078bc:	eddf 7a20 	vldr	s15, [pc, #128]	; 8007940 <logf+0xc0>
 80078c0:	ee20 0a27 	vmul.f32	s0, s0, s15
 80078c4:	ee10 3a10 	vmov	r3, s0
 80078c8:	f1a3 6338 	sub.w	r3, r3, #192937984	; 0xb800000
 80078cc:	f103 4240 	add.w	r2, r3, #3221225472	; 0xc0000000
 80078d0:	491c      	ldr	r1, [pc, #112]	; (8007944 <logf+0xc4>)
 80078d2:	eebf 0b00 	vmov.f64	d0, #240	; 0xbf800000 -1.0
 80078d6:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 80078da:	f3c2 40c3 	ubfx	r0, r2, #19, #4
 80078de:	0dd4      	lsrs	r4, r2, #23
 80078e0:	eb01 1000 	add.w	r0, r1, r0, lsl #4
 80078e4:	05e4      	lsls	r4, r4, #23
 80078e6:	ed90 6b00 	vldr	d6, [r0]
 80078ea:	1b1b      	subs	r3, r3, r4
 80078ec:	ee07 3a90 	vmov	s15, r3
 80078f0:	ed91 5b40 	vldr	d5, [r1, #256]	; 0x100
 80078f4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80078f8:	15d2      	asrs	r2, r2, #23
 80078fa:	eea6 0b07 	vfma.f64	d0, d6, d7
 80078fe:	ed90 6b02 	vldr	d6, [r0, #8]
 8007902:	ee20 4b00 	vmul.f64	d4, d0, d0
 8007906:	ee07 2a90 	vmov	s15, r2
 800790a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800790e:	eea7 6b05 	vfma.f64	d6, d7, d5
 8007912:	ed91 5b44 	vldr	d5, [r1, #272]	; 0x110
 8007916:	ed91 7b46 	vldr	d7, [r1, #280]	; 0x118
 800791a:	eea5 7b00 	vfma.f64	d7, d5, d0
 800791e:	ed91 5b42 	vldr	d5, [r1, #264]	; 0x108
 8007922:	ee30 0b06 	vadd.f64	d0, d0, d6
 8007926:	eea5 7b04 	vfma.f64	d7, d5, d4
 800792a:	eea4 0b07 	vfma.f64	d0, d4, d7
 800792e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8007932:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007936:	4770      	bx	lr
 8007938:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8007948 <logf+0xc8>
 800793c:	e7f9      	b.n	8007932 <logf+0xb2>
 800793e:	bf00      	nop
 8007940:	4b000000 	.word	0x4b000000
 8007944:	08008cd0 	.word	0x08008cd0
 8007948:	00000000 	.word	0x00000000

0800794c <checkint>:
 800794c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8007950:	2b7e      	cmp	r3, #126	; 0x7e
 8007952:	dd10      	ble.n	8007976 <checkint+0x2a>
 8007954:	2b96      	cmp	r3, #150	; 0x96
 8007956:	dc0c      	bgt.n	8007972 <checkint+0x26>
 8007958:	2201      	movs	r2, #1
 800795a:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800795e:	fa02 f303 	lsl.w	r3, r2, r3
 8007962:	1e5a      	subs	r2, r3, #1
 8007964:	4202      	tst	r2, r0
 8007966:	d106      	bne.n	8007976 <checkint+0x2a>
 8007968:	4203      	tst	r3, r0
 800796a:	bf0c      	ite	eq
 800796c:	2002      	moveq	r0, #2
 800796e:	2001      	movne	r0, #1
 8007970:	4770      	bx	lr
 8007972:	2002      	movs	r0, #2
 8007974:	4770      	bx	lr
 8007976:	2000      	movs	r0, #0
 8007978:	4770      	bx	lr
 800797a:	0000      	movs	r0, r0
 800797c:	0000      	movs	r0, r0
	...

08007980 <powf>:
 8007980:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007982:	ee10 1a10 	vmov	r1, s0
 8007986:	ee10 4a90 	vmov	r4, s1
 800798a:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 800798e:	0062      	lsls	r2, r4, #1
 8007990:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8007994:	eef0 7a40 	vmov.f32	s15, s0
 8007998:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 800799c:	f06f 7380 	mvn.w	r3, #16777216	; 0x1000000
 80079a0:	d252      	bcs.n	8007a48 <powf+0xc8>
 80079a2:	4298      	cmp	r0, r3
 80079a4:	d252      	bcs.n	8007a4c <powf+0xcc>
 80079a6:	2000      	movs	r0, #0
 80079a8:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 80079ac:	4ca0      	ldr	r4, [pc, #640]	; (8007c30 <powf+0x2b0>)
 80079ae:	eebf 5b00 	vmov.f64	d5, #240	; 0xbf800000 -1.0
 80079b2:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 80079b6:	f3c2 45c3 	ubfx	r5, r2, #19, #4
 80079ba:	0dd2      	lsrs	r2, r2, #23
 80079bc:	05d2      	lsls	r2, r2, #23
 80079be:	eb04 1505 	add.w	r5, r4, r5, lsl #4
 80079c2:	1a8b      	subs	r3, r1, r2
 80079c4:	ed95 6b00 	vldr	d6, [r5]
 80079c8:	ee07 3a90 	vmov	s15, r3
 80079cc:	15d2      	asrs	r2, r2, #23
 80079ce:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80079d2:	eea6 5b07 	vfma.f64	d5, d6, d7
 80079d6:	ed95 6b02 	vldr	d6, [r5, #8]
 80079da:	ee25 2b05 	vmul.f64	d2, d5, d5
 80079de:	ee22 1b02 	vmul.f64	d1, d2, d2
 80079e2:	ee07 2a90 	vmov	s15, r2
 80079e6:	ed94 3b42 	vldr	d3, [r4, #264]	; 0x108
 80079ea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80079ee:	ee37 7b06 	vadd.f64	d7, d7, d6
 80079f2:	ed94 6b40 	vldr	d6, [r4, #256]	; 0x100
 80079f6:	ed94 4b44 	vldr	d4, [r4, #272]	; 0x110
 80079fa:	eea5 3b06 	vfma.f64	d3, d5, d6
 80079fe:	ed94 6b46 	vldr	d6, [r4, #280]	; 0x118
 8007a02:	eea5 6b04 	vfma.f64	d6, d5, d4
 8007a06:	ed94 4b48 	vldr	d4, [r4, #288]	; 0x120
 8007a0a:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
 8007a0e:	eea5 7b04 	vfma.f64	d7, d5, d4
 8007a12:	eea2 7b06 	vfma.f64	d7, d2, d6
 8007a16:	eea3 7b01 	vfma.f64	d7, d3, d1
 8007a1a:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007a1e:	ee10 3a90 	vmov	r3, s1
 8007a22:	f3c3 32cf 	ubfx	r2, r3, #15, #16
 8007a26:	f248 03bf 	movw	r3, #32959	; 0x80bf
 8007a2a:	429a      	cmp	r2, r3
 8007a2c:	f0c0 80b1 	bcc.w	8007b92 <powf+0x212>
 8007a30:	ed9f 7b77 	vldr	d7, [pc, #476]	; 8007c10 <powf+0x290>
 8007a34:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8007a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a3c:	dd79      	ble.n	8007b32 <powf+0x1b2>
 8007a3e:	b003      	add	sp, #12
 8007a40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a44:	f7ff bef0 	b.w	8007828 <__math_oflowf>
 8007a48:	4298      	cmp	r0, r3
 8007a4a:	d32d      	bcc.n	8007aa8 <powf+0x128>
 8007a4c:	b952      	cbnz	r2, 8007a64 <powf+0xe4>
 8007a4e:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 8007a52:	005b      	lsls	r3, r3, #1
 8007a54:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 8007a58:	f240 80c9 	bls.w	8007bee <powf+0x26e>
 8007a5c:	ee37 0aa0 	vadd.f32	s0, s15, s1
 8007a60:	b003      	add	sp, #12
 8007a62:	bd30      	pop	{r4, r5, pc}
 8007a64:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8007a68:	d105      	bne.n	8007a76 <powf+0xf6>
 8007a6a:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8007a6e:	0064      	lsls	r4, r4, #1
 8007a70:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8007a74:	e7f0      	b.n	8007a58 <powf+0xd8>
 8007a76:	004b      	lsls	r3, r1, #1
 8007a78:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 8007a7c:	d8ee      	bhi.n	8007a5c <powf+0xdc>
 8007a7e:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 8007a82:	d1eb      	bne.n	8007a5c <powf+0xdc>
 8007a84:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8007a88:	f000 80b1 	beq.w	8007bee <powf+0x26e>
 8007a8c:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8007a90:	ea6f 0404 	mvn.w	r4, r4
 8007a94:	bf34      	ite	cc
 8007a96:	2300      	movcc	r3, #0
 8007a98:	2301      	movcs	r3, #1
 8007a9a:	0fe4      	lsrs	r4, r4, #31
 8007a9c:	42a3      	cmp	r3, r4
 8007a9e:	f040 80a9 	bne.w	8007bf4 <powf+0x274>
 8007aa2:	ee20 0aa0 	vmul.f32	s0, s1, s1
 8007aa6:	e7db      	b.n	8007a60 <powf+0xe0>
 8007aa8:	004d      	lsls	r5, r1, #1
 8007aaa:	1e6a      	subs	r2, r5, #1
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d31c      	bcc.n	8007aea <powf+0x16a>
 8007ab0:	2900      	cmp	r1, #0
 8007ab2:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007ab6:	da0f      	bge.n	8007ad8 <powf+0x158>
 8007ab8:	ee10 0a90 	vmov	r0, s1
 8007abc:	f7ff ff46 	bl	800794c <checkint>
 8007ac0:	2801      	cmp	r0, #1
 8007ac2:	d109      	bne.n	8007ad8 <powf+0x158>
 8007ac4:	eeb1 0a40 	vneg.f32	s0, s0
 8007ac8:	b945      	cbnz	r5, 8007adc <powf+0x15c>
 8007aca:	2c00      	cmp	r4, #0
 8007acc:	dac8      	bge.n	8007a60 <powf+0xe0>
 8007ace:	b003      	add	sp, #12
 8007ad0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ad4:	f7ff beae 	b.w	8007834 <__math_divzerof>
 8007ad8:	2000      	movs	r0, #0
 8007ada:	e7f5      	b.n	8007ac8 <powf+0x148>
 8007adc:	2c00      	cmp	r4, #0
 8007ade:	dabf      	bge.n	8007a60 <powf+0xe0>
 8007ae0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007ae4:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8007ae8:	e7ba      	b.n	8007a60 <powf+0xe0>
 8007aea:	2900      	cmp	r1, #0
 8007aec:	da1f      	bge.n	8007b2e <powf+0x1ae>
 8007aee:	ee10 0a90 	vmov	r0, s1
 8007af2:	f7ff ff2b 	bl	800794c <checkint>
 8007af6:	b920      	cbnz	r0, 8007b02 <powf+0x182>
 8007af8:	b003      	add	sp, #12
 8007afa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007afe:	f7ff bea9 	b.w	8007854 <__math_invalidf>
 8007b02:	2801      	cmp	r0, #1
 8007b04:	bf14      	ite	ne
 8007b06:	2000      	movne	r0, #0
 8007b08:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8007b0c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007b10:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8007b14:	f4bf af48 	bcs.w	80079a8 <powf+0x28>
 8007b18:	ed9f 0a46 	vldr	s0, [pc, #280]	; 8007c34 <powf+0x2b4>
 8007b1c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007b20:	ee10 3a10 	vmov	r3, s0
 8007b24:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b28:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 8007b2c:	e73c      	b.n	80079a8 <powf+0x28>
 8007b2e:	2000      	movs	r0, #0
 8007b30:	e7ee      	b.n	8007b10 <powf+0x190>
 8007b32:	ed9f 7b39 	vldr	d7, [pc, #228]	; 8007c18 <powf+0x298>
 8007b36:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8007b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b3e:	dd10      	ble.n	8007b62 <powf+0x1e2>
 8007b40:	f04f 534c 	mov.w	r3, #855638016	; 0x33000000
 8007b44:	2800      	cmp	r0, #0
 8007b46:	d158      	bne.n	8007bfa <powf+0x27a>
 8007b48:	9300      	str	r3, [sp, #0]
 8007b4a:	eddd 7a00 	vldr	s15, [sp]
 8007b4e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007b52:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007b56:	eef4 7a47 	vcmp.f32	s15, s14
 8007b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b5e:	f47f af6e 	bne.w	8007a3e <powf+0xbe>
 8007b62:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8007c20 <powf+0x2a0>
 8007b66:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8007b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b6e:	d804      	bhi.n	8007b7a <powf+0x1fa>
 8007b70:	b003      	add	sp, #12
 8007b72:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007b76:	f7ff be4b 	b.w	8007810 <__math_uflowf>
 8007b7a:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 8007c28 <powf+0x2a8>
 8007b7e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8007b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b86:	d504      	bpl.n	8007b92 <powf+0x212>
 8007b88:	b003      	add	sp, #12
 8007b8a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007b8e:	f7ff be45 	b.w	800781c <__math_may_uflowf>
 8007b92:	4b29      	ldr	r3, [pc, #164]	; (8007c38 <powf+0x2b8>)
 8007b94:	ed93 7b40 	vldr	d7, [r3, #256]	; 0x100
 8007b98:	ee30 6b07 	vadd.f64	d6, d0, d7
 8007b9c:	ee16 2a10 	vmov	r2, s12
 8007ba0:	ee36 7b47 	vsub.f64	d7, d6, d7
 8007ba4:	f002 011f 	and.w	r1, r2, #31
 8007ba8:	ed93 5b42 	vldr	d5, [r3, #264]	; 0x108
 8007bac:	ee30 7b47 	vsub.f64	d7, d0, d7
 8007bb0:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8007bb4:	ed93 6b44 	vldr	d6, [r3, #272]	; 0x110
 8007bb8:	ee27 4b07 	vmul.f64	d4, d7, d7
 8007bbc:	eb03 05c1 	add.w	r5, r3, r1, lsl #3
 8007bc0:	f853 4031 	ldr.w	r4, [r3, r1, lsl #3]
 8007bc4:	eea7 6b05 	vfma.f64	d6, d7, d5
 8007bc8:	686d      	ldr	r5, [r5, #4]
 8007bca:	ed93 5b46 	vldr	d5, [r3, #280]	; 0x118
 8007bce:	1882      	adds	r2, r0, r2
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	1918      	adds	r0, r3, r4
 8007bd4:	eb05 31c2 	add.w	r1, r5, r2, lsl #15
 8007bd8:	eea7 0b05 	vfma.f64	d0, d7, d5
 8007bdc:	ec41 0b17 	vmov	d7, r0, r1
 8007be0:	eea6 0b04 	vfma.f64	d0, d6, d4
 8007be4:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007be8:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8007bec:	e738      	b.n	8007a60 <powf+0xe0>
 8007bee:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007bf2:	e735      	b.n	8007a60 <powf+0xe0>
 8007bf4:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8007c3c <powf+0x2bc>
 8007bf8:	e732      	b.n	8007a60 <powf+0xe0>
 8007bfa:	9301      	str	r3, [sp, #4]
 8007bfc:	eddd 7a01 	vldr	s15, [sp, #4]
 8007c00:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8007c04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c08:	e7a5      	b.n	8007b56 <powf+0x1d6>
 8007c0a:	bf00      	nop
 8007c0c:	f3af 8000 	nop.w
 8007c10:	ffd1d571 	.word	0xffd1d571
 8007c14:	405fffff 	.word	0x405fffff
 8007c18:	ffa3aae2 	.word	0xffa3aae2
 8007c1c:	405fffff 	.word	0x405fffff
 8007c20:	00000000 	.word	0x00000000
 8007c24:	c062c000 	.word	0xc062c000
 8007c28:	00000000 	.word	0x00000000
 8007c2c:	c062a000 	.word	0xc062a000
 8007c30:	08008df0 	.word	0x08008df0
 8007c34:	4b000000 	.word	0x4b000000
 8007c38:	08008b88 	.word	0x08008b88
 8007c3c:	00000000 	.word	0x00000000

08007c40 <tanf>:
 8007c40:	ee10 3a10 	vmov	r3, s0
 8007c44:	b507      	push	{r0, r1, r2, lr}
 8007c46:	4a12      	ldr	r2, [pc, #72]	; (8007c90 <tanf+0x50>)
 8007c48:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	dc07      	bgt.n	8007c60 <tanf+0x20>
 8007c50:	eddf 0a10 	vldr	s1, [pc, #64]	; 8007c94 <tanf+0x54>
 8007c54:	2001      	movs	r0, #1
 8007c56:	b003      	add	sp, #12
 8007c58:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c5c:	f000 bcc8 	b.w	80085f0 <__kernel_tanf>
 8007c60:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007c64:	db04      	blt.n	8007c70 <tanf+0x30>
 8007c66:	ee30 0a40 	vsub.f32	s0, s0, s0
 8007c6a:	b003      	add	sp, #12
 8007c6c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007c70:	4668      	mov	r0, sp
 8007c72:	f000 f907 	bl	8007e84 <__ieee754_rem_pio2f>
 8007c76:	0040      	lsls	r0, r0, #1
 8007c78:	f000 0002 	and.w	r0, r0, #2
 8007c7c:	eddd 0a01 	vldr	s1, [sp, #4]
 8007c80:	ed9d 0a00 	vldr	s0, [sp]
 8007c84:	f1c0 0001 	rsb	r0, r0, #1
 8007c88:	f000 fcb2 	bl	80085f0 <__kernel_tanf>
 8007c8c:	e7ed      	b.n	8007c6a <tanf+0x2a>
 8007c8e:	bf00      	nop
 8007c90:	3f490fda 	.word	0x3f490fda
 8007c94:	00000000 	.word	0x00000000

08007c98 <tanhf>:
 8007c98:	b510      	push	{r4, lr}
 8007c9a:	ee10 4a10 	vmov	r4, s0
 8007c9e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8007ca2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007ca6:	ed2d 8b02 	vpush	{d8}
 8007caa:	eeb0 7a40 	vmov.f32	s14, s0
 8007cae:	db0c      	blt.n	8007cca <tanhf+0x32>
 8007cb0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007cb4:	eec0 7a07 	vdiv.f32	s15, s0, s14
 8007cb8:	2c00      	cmp	r4, #0
 8007cba:	bfac      	ite	ge
 8007cbc:	ee37 0a80 	vaddge.f32	s0, s15, s0
 8007cc0:	ee37 0ac0 	vsublt.f32	s0, s15, s0
 8007cc4:	ecbd 8b02 	vpop	{d8}
 8007cc8:	bd10      	pop	{r4, pc}
 8007cca:	4a1b      	ldr	r2, [pc, #108]	; (8007d38 <tanhf+0xa0>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	dc30      	bgt.n	8007d32 <tanhf+0x9a>
 8007cd0:	f1b3 5f10 	cmp.w	r3, #603979776	; 0x24000000
 8007cd4:	da06      	bge.n	8007ce4 <tanhf+0x4c>
 8007cd6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007cda:	ee70 7a27 	vadd.f32	s15, s0, s15
 8007cde:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007ce2:	e7ef      	b.n	8007cc4 <tanhf+0x2c>
 8007ce4:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8007ce8:	eeb0 8a00 	vmov.f32	s16, #0	; 0x40000000  2.0
 8007cec:	db12      	blt.n	8007d14 <tanhf+0x7c>
 8007cee:	f7ff fdc0 	bl	8007872 <fabsf>
 8007cf2:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007cf6:	f000 fd5b 	bl	80087b0 <expm1f>
 8007cfa:	ee30 0a08 	vadd.f32	s0, s0, s16
 8007cfe:	eec8 7a00 	vdiv.f32	s15, s16, s0
 8007d02:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007d06:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007d0a:	2c00      	cmp	r4, #0
 8007d0c:	bfb8      	it	lt
 8007d0e:	eeb1 0a40 	vneglt.f32	s0, s0
 8007d12:	e7d7      	b.n	8007cc4 <tanhf+0x2c>
 8007d14:	f7ff fdad 	bl	8007872 <fabsf>
 8007d18:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
 8007d1c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007d20:	f000 fd46 	bl	80087b0 <expm1f>
 8007d24:	ee70 7a08 	vadd.f32	s15, s0, s16
 8007d28:	eeb1 7a40 	vneg.f32	s14, s0
 8007d2c:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8007d30:	e7eb      	b.n	8007d0a <tanhf+0x72>
 8007d32:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007d36:	e7e8      	b.n	8007d0a <tanhf+0x72>
 8007d38:	41afffff 	.word	0x41afffff

08007d3c <log10f>:
 8007d3c:	b508      	push	{r3, lr}
 8007d3e:	ed2d 8b02 	vpush	{d8}
 8007d42:	eeb0 8a40 	vmov.f32	s16, s0
 8007d46:	f000 f845 	bl	8007dd4 <__ieee754_log10f>
 8007d4a:	eeb4 8a48 	vcmp.f32	s16, s16
 8007d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d52:	d60f      	bvs.n	8007d74 <log10f+0x38>
 8007d54:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8007d58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d5c:	d80a      	bhi.n	8007d74 <log10f+0x38>
 8007d5e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d66:	d108      	bne.n	8007d7a <log10f+0x3e>
 8007d68:	f7ff fd0a 	bl	8007780 <__errno>
 8007d6c:	2322      	movs	r3, #34	; 0x22
 8007d6e:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8007d90 <log10f+0x54>
 8007d72:	6003      	str	r3, [r0, #0]
 8007d74:	ecbd 8b02 	vpop	{d8}
 8007d78:	bd08      	pop	{r3, pc}
 8007d7a:	f7ff fd01 	bl	8007780 <__errno>
 8007d7e:	ecbd 8b02 	vpop	{d8}
 8007d82:	2321      	movs	r3, #33	; 0x21
 8007d84:	6003      	str	r3, [r0, #0]
 8007d86:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007d8a:	4802      	ldr	r0, [pc, #8]	; (8007d94 <log10f+0x58>)
 8007d8c:	f000 be6c 	b.w	8008a68 <nanf>
 8007d90:	ff800000 	.word	0xff800000
 8007d94:	08008f18 	.word	0x08008f18

08007d98 <sqrtf>:
 8007d98:	b508      	push	{r3, lr}
 8007d9a:	ed2d 8b02 	vpush	{d8}
 8007d9e:	eeb0 8a40 	vmov.f32	s16, s0
 8007da2:	f000 f9ab 	bl	80080fc <__ieee754_sqrtf>
 8007da6:	eeb4 8a48 	vcmp.f32	s16, s16
 8007daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dae:	d60c      	bvs.n	8007dca <sqrtf+0x32>
 8007db0:	eddf 8a07 	vldr	s17, [pc, #28]	; 8007dd0 <sqrtf+0x38>
 8007db4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8007db8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dbc:	d505      	bpl.n	8007dca <sqrtf+0x32>
 8007dbe:	f7ff fcdf 	bl	8007780 <__errno>
 8007dc2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8007dc6:	2321      	movs	r3, #33	; 0x21
 8007dc8:	6003      	str	r3, [r0, #0]
 8007dca:	ecbd 8b02 	vpop	{d8}
 8007dce:	bd08      	pop	{r3, pc}
 8007dd0:	00000000 	.word	0x00000000

08007dd4 <__ieee754_log10f>:
 8007dd4:	b508      	push	{r3, lr}
 8007dd6:	ee10 2a10 	vmov	r2, s0
 8007dda:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8007dde:	ed2d 8b02 	vpush	{d8}
 8007de2:	d108      	bne.n	8007df6 <__ieee754_log10f+0x22>
 8007de4:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8007e6c <__ieee754_log10f+0x98>
 8007de8:	eddf 7a21 	vldr	s15, [pc, #132]	; 8007e70 <__ieee754_log10f+0x9c>
 8007dec:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8007df0:	ecbd 8b02 	vpop	{d8}
 8007df4:	bd08      	pop	{r3, pc}
 8007df6:	2a00      	cmp	r2, #0
 8007df8:	da02      	bge.n	8007e00 <__ieee754_log10f+0x2c>
 8007dfa:	ee30 7a40 	vsub.f32	s14, s0, s0
 8007dfe:	e7f3      	b.n	8007de8 <__ieee754_log10f+0x14>
 8007e00:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8007e04:	db02      	blt.n	8007e0c <__ieee754_log10f+0x38>
 8007e06:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007e0a:	e7f1      	b.n	8007df0 <__ieee754_log10f+0x1c>
 8007e0c:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8007e10:	bfbf      	itttt	lt
 8007e12:	eddf 7a18 	vldrlt	s15, [pc, #96]	; 8007e74 <__ieee754_log10f+0xa0>
 8007e16:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8007e1a:	f06f 0118 	mvnlt.w	r1, #24
 8007e1e:	ee17 2a90 	vmovlt	r2, s15
 8007e22:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8007e26:	bfa8      	it	ge
 8007e28:	2100      	movge	r1, #0
 8007e2a:	3b7f      	subs	r3, #127	; 0x7f
 8007e2c:	440b      	add	r3, r1
 8007e2e:	0fd9      	lsrs	r1, r3, #31
 8007e30:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8007e34:	ee07 3a90 	vmov	s15, r3
 8007e38:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8007e3c:	f1c1 037f 	rsb	r3, r1, #127	; 0x7f
 8007e40:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8007e44:	ee00 3a10 	vmov	s0, r3
 8007e48:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8007e4c:	f7ff fd18 	bl	8007880 <logf>
 8007e50:	eddf 7a09 	vldr	s15, [pc, #36]	; 8007e78 <__ieee754_log10f+0xa4>
 8007e54:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007e58:	eddf 7a08 	vldr	s15, [pc, #32]	; 8007e7c <__ieee754_log10f+0xa8>
 8007e5c:	eea8 0a27 	vfma.f32	s0, s16, s15
 8007e60:	eddf 7a07 	vldr	s15, [pc, #28]	; 8007e80 <__ieee754_log10f+0xac>
 8007e64:	eea8 0a27 	vfma.f32	s0, s16, s15
 8007e68:	e7c2      	b.n	8007df0 <__ieee754_log10f+0x1c>
 8007e6a:	bf00      	nop
 8007e6c:	cc000000 	.word	0xcc000000
 8007e70:	00000000 	.word	0x00000000
 8007e74:	4c000000 	.word	0x4c000000
 8007e78:	3ede5bd9 	.word	0x3ede5bd9
 8007e7c:	355427db 	.word	0x355427db
 8007e80:	3e9a2080 	.word	0x3e9a2080

08007e84 <__ieee754_rem_pio2f>:
 8007e84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e86:	ee10 6a10 	vmov	r6, s0
 8007e8a:	4b8e      	ldr	r3, [pc, #568]	; (80080c4 <__ieee754_rem_pio2f+0x240>)
 8007e8c:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8007e90:	429d      	cmp	r5, r3
 8007e92:	b087      	sub	sp, #28
 8007e94:	eef0 7a40 	vmov.f32	s15, s0
 8007e98:	4604      	mov	r4, r0
 8007e9a:	dc05      	bgt.n	8007ea8 <__ieee754_rem_pio2f+0x24>
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	ed80 0a00 	vstr	s0, [r0]
 8007ea2:	6043      	str	r3, [r0, #4]
 8007ea4:	2000      	movs	r0, #0
 8007ea6:	e01a      	b.n	8007ede <__ieee754_rem_pio2f+0x5a>
 8007ea8:	4b87      	ldr	r3, [pc, #540]	; (80080c8 <__ieee754_rem_pio2f+0x244>)
 8007eaa:	429d      	cmp	r5, r3
 8007eac:	dc46      	bgt.n	8007f3c <__ieee754_rem_pio2f+0xb8>
 8007eae:	2e00      	cmp	r6, #0
 8007eb0:	ed9f 0a86 	vldr	s0, [pc, #536]	; 80080cc <__ieee754_rem_pio2f+0x248>
 8007eb4:	4b86      	ldr	r3, [pc, #536]	; (80080d0 <__ieee754_rem_pio2f+0x24c>)
 8007eb6:	f025 050f 	bic.w	r5, r5, #15
 8007eba:	dd1f      	ble.n	8007efc <__ieee754_rem_pio2f+0x78>
 8007ebc:	429d      	cmp	r5, r3
 8007ebe:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007ec2:	d00e      	beq.n	8007ee2 <__ieee754_rem_pio2f+0x5e>
 8007ec4:	ed9f 7a83 	vldr	s14, [pc, #524]	; 80080d4 <__ieee754_rem_pio2f+0x250>
 8007ec8:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8007ecc:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007ed0:	ed80 0a00 	vstr	s0, [r0]
 8007ed4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007ed8:	2001      	movs	r0, #1
 8007eda:	edc4 7a01 	vstr	s15, [r4, #4]
 8007ede:	b007      	add	sp, #28
 8007ee0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ee2:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 80080d8 <__ieee754_rem_pio2f+0x254>
 8007ee6:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 80080dc <__ieee754_rem_pio2f+0x258>
 8007eea:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007eee:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8007ef2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007ef6:	edc0 6a00 	vstr	s13, [r0]
 8007efa:	e7eb      	b.n	8007ed4 <__ieee754_rem_pio2f+0x50>
 8007efc:	429d      	cmp	r5, r3
 8007efe:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007f02:	d00e      	beq.n	8007f22 <__ieee754_rem_pio2f+0x9e>
 8007f04:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80080d4 <__ieee754_rem_pio2f+0x250>
 8007f08:	ee37 0a87 	vadd.f32	s0, s15, s14
 8007f0c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007f10:	ed80 0a00 	vstr	s0, [r0]
 8007f14:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007f18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f1c:	edc4 7a01 	vstr	s15, [r4, #4]
 8007f20:	e7dd      	b.n	8007ede <__ieee754_rem_pio2f+0x5a>
 8007f22:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 80080d8 <__ieee754_rem_pio2f+0x254>
 8007f26:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 80080dc <__ieee754_rem_pio2f+0x258>
 8007f2a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007f2e:	ee77 6a87 	vadd.f32	s13, s15, s14
 8007f32:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007f36:	edc0 6a00 	vstr	s13, [r0]
 8007f3a:	e7eb      	b.n	8007f14 <__ieee754_rem_pio2f+0x90>
 8007f3c:	4b68      	ldr	r3, [pc, #416]	; (80080e0 <__ieee754_rem_pio2f+0x25c>)
 8007f3e:	429d      	cmp	r5, r3
 8007f40:	dc72      	bgt.n	8008028 <__ieee754_rem_pio2f+0x1a4>
 8007f42:	f7ff fc96 	bl	8007872 <fabsf>
 8007f46:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80080e4 <__ieee754_rem_pio2f+0x260>
 8007f4a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8007f4e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007f52:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007f56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007f5a:	ee17 0a90 	vmov	r0, s15
 8007f5e:	eddf 7a5b 	vldr	s15, [pc, #364]	; 80080cc <__ieee754_rem_pio2f+0x248>
 8007f62:	eea7 0a67 	vfms.f32	s0, s14, s15
 8007f66:	281f      	cmp	r0, #31
 8007f68:	eddf 7a5a 	vldr	s15, [pc, #360]	; 80080d4 <__ieee754_rem_pio2f+0x250>
 8007f6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f70:	eeb1 6a47 	vneg.f32	s12, s14
 8007f74:	ee70 6a67 	vsub.f32	s13, s0, s15
 8007f78:	ee16 2a90 	vmov	r2, s13
 8007f7c:	dc1c      	bgt.n	8007fb8 <__ieee754_rem_pio2f+0x134>
 8007f7e:	495a      	ldr	r1, [pc, #360]	; (80080e8 <__ieee754_rem_pio2f+0x264>)
 8007f80:	1e47      	subs	r7, r0, #1
 8007f82:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8007f86:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8007f8a:	428b      	cmp	r3, r1
 8007f8c:	d014      	beq.n	8007fb8 <__ieee754_rem_pio2f+0x134>
 8007f8e:	6022      	str	r2, [r4, #0]
 8007f90:	ed94 7a00 	vldr	s14, [r4]
 8007f94:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007f98:	2e00      	cmp	r6, #0
 8007f9a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007f9e:	ed84 0a01 	vstr	s0, [r4, #4]
 8007fa2:	da9c      	bge.n	8007ede <__ieee754_rem_pio2f+0x5a>
 8007fa4:	eeb1 7a47 	vneg.f32	s14, s14
 8007fa8:	eeb1 0a40 	vneg.f32	s0, s0
 8007fac:	ed84 7a00 	vstr	s14, [r4]
 8007fb0:	ed84 0a01 	vstr	s0, [r4, #4]
 8007fb4:	4240      	negs	r0, r0
 8007fb6:	e792      	b.n	8007ede <__ieee754_rem_pio2f+0x5a>
 8007fb8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8007fbc:	15eb      	asrs	r3, r5, #23
 8007fbe:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8007fc2:	2d08      	cmp	r5, #8
 8007fc4:	dde3      	ble.n	8007f8e <__ieee754_rem_pio2f+0x10a>
 8007fc6:	eddf 7a44 	vldr	s15, [pc, #272]	; 80080d8 <__ieee754_rem_pio2f+0x254>
 8007fca:	eddf 5a44 	vldr	s11, [pc, #272]	; 80080dc <__ieee754_rem_pio2f+0x258>
 8007fce:	eef0 6a40 	vmov.f32	s13, s0
 8007fd2:	eee6 6a27 	vfma.f32	s13, s12, s15
 8007fd6:	ee30 0a66 	vsub.f32	s0, s0, s13
 8007fda:	eea6 0a27 	vfma.f32	s0, s12, s15
 8007fde:	eef0 7a40 	vmov.f32	s15, s0
 8007fe2:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8007fe6:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8007fea:	ee15 2a90 	vmov	r2, s11
 8007fee:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8007ff2:	1a5b      	subs	r3, r3, r1
 8007ff4:	2b19      	cmp	r3, #25
 8007ff6:	dc04      	bgt.n	8008002 <__ieee754_rem_pio2f+0x17e>
 8007ff8:	edc4 5a00 	vstr	s11, [r4]
 8007ffc:	eeb0 0a66 	vmov.f32	s0, s13
 8008000:	e7c6      	b.n	8007f90 <__ieee754_rem_pio2f+0x10c>
 8008002:	eddf 5a3a 	vldr	s11, [pc, #232]	; 80080ec <__ieee754_rem_pio2f+0x268>
 8008006:	eeb0 0a66 	vmov.f32	s0, s13
 800800a:	eea6 0a25 	vfma.f32	s0, s12, s11
 800800e:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8008012:	eddf 6a37 	vldr	s13, [pc, #220]	; 80080f0 <__ieee754_rem_pio2f+0x26c>
 8008016:	eee6 7a25 	vfma.f32	s15, s12, s11
 800801a:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800801e:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008022:	ed84 7a00 	vstr	s14, [r4]
 8008026:	e7b3      	b.n	8007f90 <__ieee754_rem_pio2f+0x10c>
 8008028:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800802c:	db06      	blt.n	800803c <__ieee754_rem_pio2f+0x1b8>
 800802e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8008032:	edc0 7a01 	vstr	s15, [r0, #4]
 8008036:	edc0 7a00 	vstr	s15, [r0]
 800803a:	e733      	b.n	8007ea4 <__ieee754_rem_pio2f+0x20>
 800803c:	15ea      	asrs	r2, r5, #23
 800803e:	3a86      	subs	r2, #134	; 0x86
 8008040:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8008044:	ee07 3a90 	vmov	s15, r3
 8008048:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800804c:	eddf 6a29 	vldr	s13, [pc, #164]	; 80080f4 <__ieee754_rem_pio2f+0x270>
 8008050:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008054:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008058:	ed8d 7a03 	vstr	s14, [sp, #12]
 800805c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008060:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8008064:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008068:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800806c:	ed8d 7a04 	vstr	s14, [sp, #16]
 8008070:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008074:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800807c:	edcd 7a05 	vstr	s15, [sp, #20]
 8008080:	d11e      	bne.n	80080c0 <__ieee754_rem_pio2f+0x23c>
 8008082:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8008086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800808a:	bf14      	ite	ne
 800808c:	2302      	movne	r3, #2
 800808e:	2301      	moveq	r3, #1
 8008090:	4919      	ldr	r1, [pc, #100]	; (80080f8 <__ieee754_rem_pio2f+0x274>)
 8008092:	9101      	str	r1, [sp, #4]
 8008094:	2102      	movs	r1, #2
 8008096:	9100      	str	r1, [sp, #0]
 8008098:	a803      	add	r0, sp, #12
 800809a:	4621      	mov	r1, r4
 800809c:	f000 f832 	bl	8008104 <__kernel_rem_pio2f>
 80080a0:	2e00      	cmp	r6, #0
 80080a2:	f6bf af1c 	bge.w	8007ede <__ieee754_rem_pio2f+0x5a>
 80080a6:	edd4 7a00 	vldr	s15, [r4]
 80080aa:	eef1 7a67 	vneg.f32	s15, s15
 80080ae:	edc4 7a00 	vstr	s15, [r4]
 80080b2:	edd4 7a01 	vldr	s15, [r4, #4]
 80080b6:	eef1 7a67 	vneg.f32	s15, s15
 80080ba:	edc4 7a01 	vstr	s15, [r4, #4]
 80080be:	e779      	b.n	8007fb4 <__ieee754_rem_pio2f+0x130>
 80080c0:	2303      	movs	r3, #3
 80080c2:	e7e5      	b.n	8008090 <__ieee754_rem_pio2f+0x20c>
 80080c4:	3f490fd8 	.word	0x3f490fd8
 80080c8:	4016cbe3 	.word	0x4016cbe3
 80080cc:	3fc90f80 	.word	0x3fc90f80
 80080d0:	3fc90fd0 	.word	0x3fc90fd0
 80080d4:	37354443 	.word	0x37354443
 80080d8:	37354400 	.word	0x37354400
 80080dc:	2e85a308 	.word	0x2e85a308
 80080e0:	43490f80 	.word	0x43490f80
 80080e4:	3f22f984 	.word	0x3f22f984
 80080e8:	08008f1c 	.word	0x08008f1c
 80080ec:	2e85a300 	.word	0x2e85a300
 80080f0:	248d3132 	.word	0x248d3132
 80080f4:	43800000 	.word	0x43800000
 80080f8:	08008f9c 	.word	0x08008f9c

080080fc <__ieee754_sqrtf>:
 80080fc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8008100:	4770      	bx	lr
	...

08008104 <__kernel_rem_pio2f>:
 8008104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008108:	ed2d 8b04 	vpush	{d8-d9}
 800810c:	b0d9      	sub	sp, #356	; 0x164
 800810e:	4688      	mov	r8, r1
 8008110:	9002      	str	r0, [sp, #8]
 8008112:	49bb      	ldr	r1, [pc, #748]	; (8008400 <__kernel_rem_pio2f+0x2fc>)
 8008114:	9866      	ldr	r0, [sp, #408]	; 0x198
 8008116:	9301      	str	r3, [sp, #4]
 8008118:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800811c:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 8008120:	1e59      	subs	r1, r3, #1
 8008122:	1d13      	adds	r3, r2, #4
 8008124:	db27      	blt.n	8008176 <__kernel_rem_pio2f+0x72>
 8008126:	f1b2 0b03 	subs.w	fp, r2, #3
 800812a:	bf48      	it	mi
 800812c:	f102 0b04 	addmi.w	fp, r2, #4
 8008130:	ea4f 00eb 	mov.w	r0, fp, asr #3
 8008134:	1c45      	adds	r5, r0, #1
 8008136:	00ec      	lsls	r4, r5, #3
 8008138:	1a47      	subs	r7, r0, r1
 800813a:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8008410 <__kernel_rem_pio2f+0x30c>
 800813e:	9403      	str	r4, [sp, #12]
 8008140:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8008144:	eb0a 0c01 	add.w	ip, sl, r1
 8008148:	ae1c      	add	r6, sp, #112	; 0x70
 800814a:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800814e:	2400      	movs	r4, #0
 8008150:	4564      	cmp	r4, ip
 8008152:	dd12      	ble.n	800817a <__kernel_rem_pio2f+0x76>
 8008154:	9b01      	ldr	r3, [sp, #4]
 8008156:	ac1c      	add	r4, sp, #112	; 0x70
 8008158:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800815c:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 8008160:	f04f 0c00 	mov.w	ip, #0
 8008164:	45d4      	cmp	ip, sl
 8008166:	dc27      	bgt.n	80081b8 <__kernel_rem_pio2f+0xb4>
 8008168:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800816c:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8008410 <__kernel_rem_pio2f+0x30c>
 8008170:	4627      	mov	r7, r4
 8008172:	2600      	movs	r6, #0
 8008174:	e016      	b.n	80081a4 <__kernel_rem_pio2f+0xa0>
 8008176:	2000      	movs	r0, #0
 8008178:	e7dc      	b.n	8008134 <__kernel_rem_pio2f+0x30>
 800817a:	42e7      	cmn	r7, r4
 800817c:	bf5d      	ittte	pl
 800817e:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 8008182:	ee07 3a90 	vmovpl	s15, r3
 8008186:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800818a:	eef0 7a47 	vmovmi.f32	s15, s14
 800818e:	ece6 7a01 	vstmia	r6!, {s15}
 8008192:	3401      	adds	r4, #1
 8008194:	e7dc      	b.n	8008150 <__kernel_rem_pio2f+0x4c>
 8008196:	ecf9 6a01 	vldmia	r9!, {s13}
 800819a:	ed97 7a00 	vldr	s14, [r7]
 800819e:	eee6 7a87 	vfma.f32	s15, s13, s14
 80081a2:	3601      	adds	r6, #1
 80081a4:	428e      	cmp	r6, r1
 80081a6:	f1a7 0704 	sub.w	r7, r7, #4
 80081aa:	ddf4      	ble.n	8008196 <__kernel_rem_pio2f+0x92>
 80081ac:	eceb 7a01 	vstmia	fp!, {s15}
 80081b0:	f10c 0c01 	add.w	ip, ip, #1
 80081b4:	3404      	adds	r4, #4
 80081b6:	e7d5      	b.n	8008164 <__kernel_rem_pio2f+0x60>
 80081b8:	ab08      	add	r3, sp, #32
 80081ba:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80081be:	eddf 8a93 	vldr	s17, [pc, #588]	; 800840c <__kernel_rem_pio2f+0x308>
 80081c2:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8008408 <__kernel_rem_pio2f+0x304>
 80081c6:	9304      	str	r3, [sp, #16]
 80081c8:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 80081cc:	4656      	mov	r6, sl
 80081ce:	00b3      	lsls	r3, r6, #2
 80081d0:	9305      	str	r3, [sp, #20]
 80081d2:	ab58      	add	r3, sp, #352	; 0x160
 80081d4:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80081d8:	ac08      	add	r4, sp, #32
 80081da:	ab44      	add	r3, sp, #272	; 0x110
 80081dc:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 80081e0:	46a4      	mov	ip, r4
 80081e2:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80081e6:	4637      	mov	r7, r6
 80081e8:	2f00      	cmp	r7, #0
 80081ea:	f1a0 0004 	sub.w	r0, r0, #4
 80081ee:	dc4f      	bgt.n	8008290 <__kernel_rem_pio2f+0x18c>
 80081f0:	4628      	mov	r0, r5
 80081f2:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80081f6:	f000 fc3d 	bl	8008a74 <scalbnf>
 80081fa:	eeb0 8a40 	vmov.f32	s16, s0
 80081fe:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8008202:	ee28 0a00 	vmul.f32	s0, s16, s0
 8008206:	f000 fbed 	bl	80089e4 <floorf>
 800820a:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800820e:	eea0 8a67 	vfms.f32	s16, s0, s15
 8008212:	2d00      	cmp	r5, #0
 8008214:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8008218:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800821c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8008220:	ee17 9a90 	vmov	r9, s15
 8008224:	ee38 8a40 	vsub.f32	s16, s16, s0
 8008228:	dd44      	ble.n	80082b4 <__kernel_rem_pio2f+0x1b0>
 800822a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800822e:	ab08      	add	r3, sp, #32
 8008230:	f1c5 0e08 	rsb	lr, r5, #8
 8008234:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8008238:	fa47 f00e 	asr.w	r0, r7, lr
 800823c:	4481      	add	r9, r0
 800823e:	fa00 f00e 	lsl.w	r0, r0, lr
 8008242:	1a3f      	subs	r7, r7, r0
 8008244:	f1c5 0007 	rsb	r0, r5, #7
 8008248:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800824c:	4107      	asrs	r7, r0
 800824e:	2f00      	cmp	r7, #0
 8008250:	dd3f      	ble.n	80082d2 <__kernel_rem_pio2f+0x1ce>
 8008252:	f04f 0e00 	mov.w	lr, #0
 8008256:	f109 0901 	add.w	r9, r9, #1
 800825a:	4673      	mov	r3, lr
 800825c:	4576      	cmp	r6, lr
 800825e:	dc6b      	bgt.n	8008338 <__kernel_rem_pio2f+0x234>
 8008260:	2d00      	cmp	r5, #0
 8008262:	dd04      	ble.n	800826e <__kernel_rem_pio2f+0x16a>
 8008264:	2d01      	cmp	r5, #1
 8008266:	d078      	beq.n	800835a <__kernel_rem_pio2f+0x256>
 8008268:	2d02      	cmp	r5, #2
 800826a:	f000 8081 	beq.w	8008370 <__kernel_rem_pio2f+0x26c>
 800826e:	2f02      	cmp	r7, #2
 8008270:	d12f      	bne.n	80082d2 <__kernel_rem_pio2f+0x1ce>
 8008272:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008276:	ee30 8a48 	vsub.f32	s16, s0, s16
 800827a:	b353      	cbz	r3, 80082d2 <__kernel_rem_pio2f+0x1ce>
 800827c:	4628      	mov	r0, r5
 800827e:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8008282:	f000 fbf7 	bl	8008a74 <scalbnf>
 8008286:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800828a:	ee38 8a40 	vsub.f32	s16, s16, s0
 800828e:	e020      	b.n	80082d2 <__kernel_rem_pio2f+0x1ce>
 8008290:	ee60 7a28 	vmul.f32	s15, s0, s17
 8008294:	3f01      	subs	r7, #1
 8008296:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800829a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800829e:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80082a2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80082a6:	ecac 0a01 	vstmia	ip!, {s0}
 80082aa:	ed90 0a00 	vldr	s0, [r0]
 80082ae:	ee37 0a80 	vadd.f32	s0, s15, s0
 80082b2:	e799      	b.n	80081e8 <__kernel_rem_pio2f+0xe4>
 80082b4:	d105      	bne.n	80082c2 <__kernel_rem_pio2f+0x1be>
 80082b6:	1e70      	subs	r0, r6, #1
 80082b8:	ab08      	add	r3, sp, #32
 80082ba:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 80082be:	11ff      	asrs	r7, r7, #7
 80082c0:	e7c5      	b.n	800824e <__kernel_rem_pio2f+0x14a>
 80082c2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80082c6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80082ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082ce:	da31      	bge.n	8008334 <__kernel_rem_pio2f+0x230>
 80082d0:	2700      	movs	r7, #0
 80082d2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80082d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082da:	f040 809b 	bne.w	8008414 <__kernel_rem_pio2f+0x310>
 80082de:	1e74      	subs	r4, r6, #1
 80082e0:	46a4      	mov	ip, r4
 80082e2:	2000      	movs	r0, #0
 80082e4:	45d4      	cmp	ip, sl
 80082e6:	da4a      	bge.n	800837e <__kernel_rem_pio2f+0x27a>
 80082e8:	2800      	cmp	r0, #0
 80082ea:	d07a      	beq.n	80083e2 <__kernel_rem_pio2f+0x2de>
 80082ec:	ab08      	add	r3, sp, #32
 80082ee:	3d08      	subs	r5, #8
 80082f0:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	f000 8081 	beq.w	80083fc <__kernel_rem_pio2f+0x2f8>
 80082fa:	4628      	mov	r0, r5
 80082fc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008300:	00a5      	lsls	r5, r4, #2
 8008302:	f000 fbb7 	bl	8008a74 <scalbnf>
 8008306:	aa44      	add	r2, sp, #272	; 0x110
 8008308:	1d2b      	adds	r3, r5, #4
 800830a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800840c <__kernel_rem_pio2f+0x308>
 800830e:	18d1      	adds	r1, r2, r3
 8008310:	4622      	mov	r2, r4
 8008312:	2a00      	cmp	r2, #0
 8008314:	f280 80ae 	bge.w	8008474 <__kernel_rem_pio2f+0x370>
 8008318:	4622      	mov	r2, r4
 800831a:	2a00      	cmp	r2, #0
 800831c:	f2c0 80cc 	blt.w	80084b8 <__kernel_rem_pio2f+0x3b4>
 8008320:	a944      	add	r1, sp, #272	; 0x110
 8008322:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 8008326:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8008404 <__kernel_rem_pio2f+0x300>
 800832a:	eddf 7a39 	vldr	s15, [pc, #228]	; 8008410 <__kernel_rem_pio2f+0x30c>
 800832e:	2000      	movs	r0, #0
 8008330:	1aa1      	subs	r1, r4, r2
 8008332:	e0b6      	b.n	80084a2 <__kernel_rem_pio2f+0x39e>
 8008334:	2702      	movs	r7, #2
 8008336:	e78c      	b.n	8008252 <__kernel_rem_pio2f+0x14e>
 8008338:	6820      	ldr	r0, [r4, #0]
 800833a:	b94b      	cbnz	r3, 8008350 <__kernel_rem_pio2f+0x24c>
 800833c:	b118      	cbz	r0, 8008346 <__kernel_rem_pio2f+0x242>
 800833e:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8008342:	6020      	str	r0, [r4, #0]
 8008344:	2001      	movs	r0, #1
 8008346:	f10e 0e01 	add.w	lr, lr, #1
 800834a:	3404      	adds	r4, #4
 800834c:	4603      	mov	r3, r0
 800834e:	e785      	b.n	800825c <__kernel_rem_pio2f+0x158>
 8008350:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8008354:	6020      	str	r0, [r4, #0]
 8008356:	4618      	mov	r0, r3
 8008358:	e7f5      	b.n	8008346 <__kernel_rem_pio2f+0x242>
 800835a:	1e74      	subs	r4, r6, #1
 800835c:	a808      	add	r0, sp, #32
 800835e:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8008362:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8008366:	f10d 0c20 	add.w	ip, sp, #32
 800836a:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800836e:	e77e      	b.n	800826e <__kernel_rem_pio2f+0x16a>
 8008370:	1e74      	subs	r4, r6, #1
 8008372:	a808      	add	r0, sp, #32
 8008374:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8008378:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800837c:	e7f3      	b.n	8008366 <__kernel_rem_pio2f+0x262>
 800837e:	ab08      	add	r3, sp, #32
 8008380:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8008384:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8008388:	4318      	orrs	r0, r3
 800838a:	e7ab      	b.n	80082e4 <__kernel_rem_pio2f+0x1e0>
 800838c:	f10c 0c01 	add.w	ip, ip, #1
 8008390:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8008394:	2c00      	cmp	r4, #0
 8008396:	d0f9      	beq.n	800838c <__kernel_rem_pio2f+0x288>
 8008398:	9b05      	ldr	r3, [sp, #20]
 800839a:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800839e:	eb0d 0003 	add.w	r0, sp, r3
 80083a2:	9b01      	ldr	r3, [sp, #4]
 80083a4:	18f4      	adds	r4, r6, r3
 80083a6:	ab1c      	add	r3, sp, #112	; 0x70
 80083a8:	1c77      	adds	r7, r6, #1
 80083aa:	384c      	subs	r0, #76	; 0x4c
 80083ac:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80083b0:	4466      	add	r6, ip
 80083b2:	42be      	cmp	r6, r7
 80083b4:	f6ff af0b 	blt.w	80081ce <__kernel_rem_pio2f+0xca>
 80083b8:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 80083bc:	f8dd e008 	ldr.w	lr, [sp, #8]
 80083c0:	ee07 3a90 	vmov	s15, r3
 80083c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80083c8:	f04f 0c00 	mov.w	ip, #0
 80083cc:	ece4 7a01 	vstmia	r4!, {s15}
 80083d0:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8008410 <__kernel_rem_pio2f+0x30c>
 80083d4:	46a1      	mov	r9, r4
 80083d6:	458c      	cmp	ip, r1
 80083d8:	dd07      	ble.n	80083ea <__kernel_rem_pio2f+0x2e6>
 80083da:	ece0 7a01 	vstmia	r0!, {s15}
 80083de:	3701      	adds	r7, #1
 80083e0:	e7e7      	b.n	80083b2 <__kernel_rem_pio2f+0x2ae>
 80083e2:	9804      	ldr	r0, [sp, #16]
 80083e4:	f04f 0c01 	mov.w	ip, #1
 80083e8:	e7d2      	b.n	8008390 <__kernel_rem_pio2f+0x28c>
 80083ea:	ecfe 6a01 	vldmia	lr!, {s13}
 80083ee:	ed39 7a01 	vldmdb	r9!, {s14}
 80083f2:	f10c 0c01 	add.w	ip, ip, #1
 80083f6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80083fa:	e7ec      	b.n	80083d6 <__kernel_rem_pio2f+0x2d2>
 80083fc:	3c01      	subs	r4, #1
 80083fe:	e775      	b.n	80082ec <__kernel_rem_pio2f+0x1e8>
 8008400:	080092e0 	.word	0x080092e0
 8008404:	080092b4 	.word	0x080092b4
 8008408:	43800000 	.word	0x43800000
 800840c:	3b800000 	.word	0x3b800000
 8008410:	00000000 	.word	0x00000000
 8008414:	9b03      	ldr	r3, [sp, #12]
 8008416:	eeb0 0a48 	vmov.f32	s0, s16
 800841a:	1a98      	subs	r0, r3, r2
 800841c:	f000 fb2a 	bl	8008a74 <scalbnf>
 8008420:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8008408 <__kernel_rem_pio2f+0x304>
 8008424:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8008428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800842c:	db19      	blt.n	8008462 <__kernel_rem_pio2f+0x35e>
 800842e:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800840c <__kernel_rem_pio2f+0x308>
 8008432:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008436:	aa08      	add	r2, sp, #32
 8008438:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800843c:	1c74      	adds	r4, r6, #1
 800843e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008442:	3508      	adds	r5, #8
 8008444:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008448:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800844c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008450:	ee10 3a10 	vmov	r3, s0
 8008454:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8008458:	ee17 3a90 	vmov	r3, s15
 800845c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8008460:	e74b      	b.n	80082fa <__kernel_rem_pio2f+0x1f6>
 8008462:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008466:	aa08      	add	r2, sp, #32
 8008468:	ee10 3a10 	vmov	r3, s0
 800846c:	4634      	mov	r4, r6
 800846e:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8008472:	e742      	b.n	80082fa <__kernel_rem_pio2f+0x1f6>
 8008474:	a808      	add	r0, sp, #32
 8008476:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800847a:	9001      	str	r0, [sp, #4]
 800847c:	ee07 0a90 	vmov	s15, r0
 8008480:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008484:	3a01      	subs	r2, #1
 8008486:	ee67 7a80 	vmul.f32	s15, s15, s0
 800848a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800848e:	ed61 7a01 	vstmdb	r1!, {s15}
 8008492:	e73e      	b.n	8008312 <__kernel_rem_pio2f+0x20e>
 8008494:	ecfc 6a01 	vldmia	ip!, {s13}
 8008498:	ecb6 7a01 	vldmia	r6!, {s14}
 800849c:	eee6 7a87 	vfma.f32	s15, s13, s14
 80084a0:	3001      	adds	r0, #1
 80084a2:	4550      	cmp	r0, sl
 80084a4:	dc01      	bgt.n	80084aa <__kernel_rem_pio2f+0x3a6>
 80084a6:	4288      	cmp	r0, r1
 80084a8:	ddf4      	ble.n	8008494 <__kernel_rem_pio2f+0x390>
 80084aa:	a858      	add	r0, sp, #352	; 0x160
 80084ac:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80084b0:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 80084b4:	3a01      	subs	r2, #1
 80084b6:	e730      	b.n	800831a <__kernel_rem_pio2f+0x216>
 80084b8:	9a66      	ldr	r2, [sp, #408]	; 0x198
 80084ba:	2a02      	cmp	r2, #2
 80084bc:	dc09      	bgt.n	80084d2 <__kernel_rem_pio2f+0x3ce>
 80084be:	2a00      	cmp	r2, #0
 80084c0:	dc2a      	bgt.n	8008518 <__kernel_rem_pio2f+0x414>
 80084c2:	d043      	beq.n	800854c <__kernel_rem_pio2f+0x448>
 80084c4:	f009 0007 	and.w	r0, r9, #7
 80084c8:	b059      	add	sp, #356	; 0x164
 80084ca:	ecbd 8b04 	vpop	{d8-d9}
 80084ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084d2:	9b66      	ldr	r3, [sp, #408]	; 0x198
 80084d4:	2b03      	cmp	r3, #3
 80084d6:	d1f5      	bne.n	80084c4 <__kernel_rem_pio2f+0x3c0>
 80084d8:	ab30      	add	r3, sp, #192	; 0xc0
 80084da:	442b      	add	r3, r5
 80084dc:	461a      	mov	r2, r3
 80084de:	4619      	mov	r1, r3
 80084e0:	4620      	mov	r0, r4
 80084e2:	2800      	cmp	r0, #0
 80084e4:	f1a1 0104 	sub.w	r1, r1, #4
 80084e8:	dc51      	bgt.n	800858e <__kernel_rem_pio2f+0x48a>
 80084ea:	4621      	mov	r1, r4
 80084ec:	2901      	cmp	r1, #1
 80084ee:	f1a2 0204 	sub.w	r2, r2, #4
 80084f2:	dc5c      	bgt.n	80085ae <__kernel_rem_pio2f+0x4aa>
 80084f4:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8008410 <__kernel_rem_pio2f+0x30c>
 80084f8:	3304      	adds	r3, #4
 80084fa:	2c01      	cmp	r4, #1
 80084fc:	dc67      	bgt.n	80085ce <__kernel_rem_pio2f+0x4ca>
 80084fe:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 8008502:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 8008506:	2f00      	cmp	r7, #0
 8008508:	d167      	bne.n	80085da <__kernel_rem_pio2f+0x4d6>
 800850a:	edc8 6a00 	vstr	s13, [r8]
 800850e:	ed88 7a01 	vstr	s14, [r8, #4]
 8008512:	edc8 7a02 	vstr	s15, [r8, #8]
 8008516:	e7d5      	b.n	80084c4 <__kernel_rem_pio2f+0x3c0>
 8008518:	aa30      	add	r2, sp, #192	; 0xc0
 800851a:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8008410 <__kernel_rem_pio2f+0x30c>
 800851e:	4413      	add	r3, r2
 8008520:	4622      	mov	r2, r4
 8008522:	2a00      	cmp	r2, #0
 8008524:	da24      	bge.n	8008570 <__kernel_rem_pio2f+0x46c>
 8008526:	b34f      	cbz	r7, 800857c <__kernel_rem_pio2f+0x478>
 8008528:	eef1 7a47 	vneg.f32	s15, s14
 800852c:	edc8 7a00 	vstr	s15, [r8]
 8008530:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8008534:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008538:	aa31      	add	r2, sp, #196	; 0xc4
 800853a:	2301      	movs	r3, #1
 800853c:	429c      	cmp	r4, r3
 800853e:	da20      	bge.n	8008582 <__kernel_rem_pio2f+0x47e>
 8008540:	b10f      	cbz	r7, 8008546 <__kernel_rem_pio2f+0x442>
 8008542:	eef1 7a67 	vneg.f32	s15, s15
 8008546:	edc8 7a01 	vstr	s15, [r8, #4]
 800854a:	e7bb      	b.n	80084c4 <__kernel_rem_pio2f+0x3c0>
 800854c:	aa30      	add	r2, sp, #192	; 0xc0
 800854e:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8008410 <__kernel_rem_pio2f+0x30c>
 8008552:	4413      	add	r3, r2
 8008554:	2c00      	cmp	r4, #0
 8008556:	da05      	bge.n	8008564 <__kernel_rem_pio2f+0x460>
 8008558:	b10f      	cbz	r7, 800855e <__kernel_rem_pio2f+0x45a>
 800855a:	eef1 7a67 	vneg.f32	s15, s15
 800855e:	edc8 7a00 	vstr	s15, [r8]
 8008562:	e7af      	b.n	80084c4 <__kernel_rem_pio2f+0x3c0>
 8008564:	ed33 7a01 	vldmdb	r3!, {s14}
 8008568:	3c01      	subs	r4, #1
 800856a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800856e:	e7f1      	b.n	8008554 <__kernel_rem_pio2f+0x450>
 8008570:	ed73 7a01 	vldmdb	r3!, {s15}
 8008574:	3a01      	subs	r2, #1
 8008576:	ee37 7a27 	vadd.f32	s14, s14, s15
 800857a:	e7d2      	b.n	8008522 <__kernel_rem_pio2f+0x41e>
 800857c:	eef0 7a47 	vmov.f32	s15, s14
 8008580:	e7d4      	b.n	800852c <__kernel_rem_pio2f+0x428>
 8008582:	ecb2 7a01 	vldmia	r2!, {s14}
 8008586:	3301      	adds	r3, #1
 8008588:	ee77 7a87 	vadd.f32	s15, s15, s14
 800858c:	e7d6      	b.n	800853c <__kernel_rem_pio2f+0x438>
 800858e:	edd1 7a00 	vldr	s15, [r1]
 8008592:	edd1 6a01 	vldr	s13, [r1, #4]
 8008596:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800859a:	3801      	subs	r0, #1
 800859c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80085a0:	ed81 7a00 	vstr	s14, [r1]
 80085a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085a8:	edc1 7a01 	vstr	s15, [r1, #4]
 80085ac:	e799      	b.n	80084e2 <__kernel_rem_pio2f+0x3de>
 80085ae:	edd2 7a00 	vldr	s15, [r2]
 80085b2:	edd2 6a01 	vldr	s13, [r2, #4]
 80085b6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80085ba:	3901      	subs	r1, #1
 80085bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80085c0:	ed82 7a00 	vstr	s14, [r2]
 80085c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085c8:	edc2 7a01 	vstr	s15, [r2, #4]
 80085cc:	e78e      	b.n	80084ec <__kernel_rem_pio2f+0x3e8>
 80085ce:	ed33 7a01 	vldmdb	r3!, {s14}
 80085d2:	3c01      	subs	r4, #1
 80085d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80085d8:	e78f      	b.n	80084fa <__kernel_rem_pio2f+0x3f6>
 80085da:	eef1 6a66 	vneg.f32	s13, s13
 80085de:	eeb1 7a47 	vneg.f32	s14, s14
 80085e2:	edc8 6a00 	vstr	s13, [r8]
 80085e6:	ed88 7a01 	vstr	s14, [r8, #4]
 80085ea:	eef1 7a67 	vneg.f32	s15, s15
 80085ee:	e790      	b.n	8008512 <__kernel_rem_pio2f+0x40e>

080085f0 <__kernel_tanf>:
 80085f0:	b508      	push	{r3, lr}
 80085f2:	ee10 3a10 	vmov	r3, s0
 80085f6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80085fa:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
 80085fe:	eef0 7a40 	vmov.f32	s15, s0
 8008602:	da17      	bge.n	8008634 <__kernel_tanf+0x44>
 8008604:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8008608:	ee17 1a10 	vmov	r1, s14
 800860c:	bb41      	cbnz	r1, 8008660 <__kernel_tanf+0x70>
 800860e:	1c43      	adds	r3, r0, #1
 8008610:	4313      	orrs	r3, r2
 8008612:	d108      	bne.n	8008626 <__kernel_tanf+0x36>
 8008614:	f7ff f92d 	bl	8007872 <fabsf>
 8008618:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800861c:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008620:	eeb0 0a67 	vmov.f32	s0, s15
 8008624:	bd08      	pop	{r3, pc}
 8008626:	2801      	cmp	r0, #1
 8008628:	d0fa      	beq.n	8008620 <__kernel_tanf+0x30>
 800862a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800862e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008632:	e7f5      	b.n	8008620 <__kernel_tanf+0x30>
 8008634:	494c      	ldr	r1, [pc, #304]	; (8008768 <__kernel_tanf+0x178>)
 8008636:	428a      	cmp	r2, r1
 8008638:	db12      	blt.n	8008660 <__kernel_tanf+0x70>
 800863a:	2b00      	cmp	r3, #0
 800863c:	bfb8      	it	lt
 800863e:	eef1 7a40 	vneglt.f32	s15, s0
 8008642:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 800876c <__kernel_tanf+0x17c>
 8008646:	ee70 7a67 	vsub.f32	s15, s0, s15
 800864a:	ed9f 0a49 	vldr	s0, [pc, #292]	; 8008770 <__kernel_tanf+0x180>
 800864e:	bfb8      	it	lt
 8008650:	eef1 0a60 	vneglt.f32	s1, s1
 8008654:	ee70 0a60 	vsub.f32	s1, s0, s1
 8008658:	ee70 7aa7 	vadd.f32	s15, s1, s15
 800865c:	eddf 0a45 	vldr	s1, [pc, #276]	; 8008774 <__kernel_tanf+0x184>
 8008660:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008778 <__kernel_tanf+0x188>
 8008664:	ed9f 6a45 	vldr	s12, [pc, #276]	; 800877c <__kernel_tanf+0x18c>
 8008668:	ed9f 5a45 	vldr	s10, [pc, #276]	; 8008780 <__kernel_tanf+0x190>
 800866c:	493e      	ldr	r1, [pc, #248]	; (8008768 <__kernel_tanf+0x178>)
 800866e:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8008672:	428a      	cmp	r2, r1
 8008674:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8008678:	eea7 6a25 	vfma.f32	s12, s14, s11
 800867c:	eddf 5a41 	vldr	s11, [pc, #260]	; 8008784 <__kernel_tanf+0x194>
 8008680:	eee6 5a07 	vfma.f32	s11, s12, s14
 8008684:	ed9f 6a40 	vldr	s12, [pc, #256]	; 8008788 <__kernel_tanf+0x198>
 8008688:	eea5 6a87 	vfma.f32	s12, s11, s14
 800868c:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800878c <__kernel_tanf+0x19c>
 8008690:	eee6 5a07 	vfma.f32	s11, s12, s14
 8008694:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 8008790 <__kernel_tanf+0x1a0>
 8008698:	eea5 6a87 	vfma.f32	s12, s11, s14
 800869c:	eddf 5a3d 	vldr	s11, [pc, #244]	; 8008794 <__kernel_tanf+0x1a4>
 80086a0:	eee7 5a05 	vfma.f32	s11, s14, s10
 80086a4:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 8008798 <__kernel_tanf+0x1a8>
 80086a8:	eea5 5a87 	vfma.f32	s10, s11, s14
 80086ac:	eddf 5a3b 	vldr	s11, [pc, #236]	; 800879c <__kernel_tanf+0x1ac>
 80086b0:	eee5 5a07 	vfma.f32	s11, s10, s14
 80086b4:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 80087a0 <__kernel_tanf+0x1b0>
 80086b8:	eea5 5a87 	vfma.f32	s10, s11, s14
 80086bc:	eddf 5a39 	vldr	s11, [pc, #228]	; 80087a4 <__kernel_tanf+0x1b4>
 80086c0:	eee5 5a07 	vfma.f32	s11, s10, s14
 80086c4:	eeb0 7a46 	vmov.f32	s14, s12
 80086c8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80086cc:	ee27 5aa6 	vmul.f32	s10, s15, s13
 80086d0:	eeb0 6a60 	vmov.f32	s12, s1
 80086d4:	eea7 6a05 	vfma.f32	s12, s14, s10
 80086d8:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80087a8 <__kernel_tanf+0x1b8>
 80086dc:	eee6 0a26 	vfma.f32	s1, s12, s13
 80086e0:	eee5 0a07 	vfma.f32	s1, s10, s14
 80086e4:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80086e8:	db1d      	blt.n	8008726 <__kernel_tanf+0x136>
 80086ea:	ee06 0a90 	vmov	s13, r0
 80086ee:	eeb8 0ae6 	vcvt.f32.s32	s0, s13
 80086f2:	ee27 6a07 	vmul.f32	s12, s14, s14
 80086f6:	ee37 7a00 	vadd.f32	s14, s14, s0
 80086fa:	179b      	asrs	r3, r3, #30
 80086fc:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8008700:	f003 0302 	and.w	r3, r3, #2
 8008704:	f1c3 0301 	rsb	r3, r3, #1
 8008708:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800870c:	ee76 0ae0 	vsub.f32	s1, s13, s1
 8008710:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8008714:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008718:	ee07 3a90 	vmov	s15, r3
 800871c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008720:	ee67 7a80 	vmul.f32	s15, s15, s0
 8008724:	e77c      	b.n	8008620 <__kernel_tanf+0x30>
 8008726:	2801      	cmp	r0, #1
 8008728:	d01b      	beq.n	8008762 <__kernel_tanf+0x172>
 800872a:	4b20      	ldr	r3, [pc, #128]	; (80087ac <__kernel_tanf+0x1bc>)
 800872c:	ee17 2a10 	vmov	r2, s14
 8008730:	401a      	ands	r2, r3
 8008732:	ee06 2a10 	vmov	s12, r2
 8008736:	ee76 7a67 	vsub.f32	s15, s12, s15
 800873a:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800873e:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8008742:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008746:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800874a:	ee16 2a90 	vmov	r2, s13
 800874e:	4013      	ands	r3, r2
 8008750:	ee07 3a90 	vmov	s15, r3
 8008754:	eea6 7a27 	vfma.f32	s14, s12, s15
 8008758:	eea0 7aa7 	vfma.f32	s14, s1, s15
 800875c:	eee7 7a26 	vfma.f32	s15, s14, s13
 8008760:	e75e      	b.n	8008620 <__kernel_tanf+0x30>
 8008762:	eef0 7a47 	vmov.f32	s15, s14
 8008766:	e75b      	b.n	8008620 <__kernel_tanf+0x30>
 8008768:	3f2ca140 	.word	0x3f2ca140
 800876c:	3f490fda 	.word	0x3f490fda
 8008770:	33222168 	.word	0x33222168
 8008774:	00000000 	.word	0x00000000
 8008778:	b79bae5f 	.word	0xb79bae5f
 800877c:	38a3f445 	.word	0x38a3f445
 8008780:	37d95384 	.word	0x37d95384
 8008784:	3a1a26c8 	.word	0x3a1a26c8
 8008788:	3b6b6916 	.word	0x3b6b6916
 800878c:	3cb327a4 	.word	0x3cb327a4
 8008790:	3e088889 	.word	0x3e088889
 8008794:	3895c07a 	.word	0x3895c07a
 8008798:	398137b9 	.word	0x398137b9
 800879c:	3abede48 	.word	0x3abede48
 80087a0:	3c11371f 	.word	0x3c11371f
 80087a4:	3d5d0dd1 	.word	0x3d5d0dd1
 80087a8:	3eaaaaab 	.word	0x3eaaaaab
 80087ac:	fffff000 	.word	0xfffff000

080087b0 <expm1f>:
 80087b0:	ee10 2a10 	vmov	r2, s0
 80087b4:	497c      	ldr	r1, [pc, #496]	; (80089a8 <expm1f+0x1f8>)
 80087b6:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 80087ba:	428b      	cmp	r3, r1
 80087bc:	d920      	bls.n	8008800 <expm1f+0x50>
 80087be:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80087c2:	d902      	bls.n	80087ca <expm1f+0x1a>
 80087c4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80087c8:	4770      	bx	lr
 80087ca:	d105      	bne.n	80087d8 <expm1f+0x28>
 80087cc:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 80087d0:	2a00      	cmp	r2, #0
 80087d2:	fe20 0a27 	vselge.f32	s0, s0, s15
 80087d6:	4770      	bx	lr
 80087d8:	2a00      	cmp	r2, #0
 80087da:	db05      	blt.n	80087e8 <expm1f+0x38>
 80087dc:	4973      	ldr	r1, [pc, #460]	; (80089ac <expm1f+0x1fc>)
 80087de:	428b      	cmp	r3, r1
 80087e0:	d95c      	bls.n	800889c <expm1f+0xec>
 80087e2:	2000      	movs	r0, #0
 80087e4:	f7ff b820 	b.w	8007828 <__math_oflowf>
 80087e8:	eddf 7a71 	vldr	s15, [pc, #452]	; 80089b0 <expm1f+0x200>
 80087ec:	ee70 7a27 	vadd.f32	s15, s0, s15
 80087f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80087f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087f8:	d550      	bpl.n	800889c <expm1f+0xec>
 80087fa:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 80087fe:	4770      	bx	lr
 8008800:	496c      	ldr	r1, [pc, #432]	; (80089b4 <expm1f+0x204>)
 8008802:	428b      	cmp	r3, r1
 8008804:	d966      	bls.n	80088d4 <expm1f+0x124>
 8008806:	496c      	ldr	r1, [pc, #432]	; (80089b8 <expm1f+0x208>)
 8008808:	428b      	cmp	r3, r1
 800880a:	d847      	bhi.n	800889c <expm1f+0xec>
 800880c:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 80089bc <expm1f+0x20c>
 8008810:	2a00      	cmp	r2, #0
 8008812:	bfa7      	ittee	ge
 8008814:	ee30 7a47 	vsubge.f32	s14, s0, s14
 8008818:	eddf 7a69 	vldrge	s15, [pc, #420]	; 80089c0 <expm1f+0x210>
 800881c:	eddf 7a69 	vldrlt	s15, [pc, #420]	; 80089c4 <expm1f+0x214>
 8008820:	ee30 7a07 	vaddlt.f32	s14, s0, s14
 8008824:	bfac      	ite	ge
 8008826:	2301      	movge	r3, #1
 8008828:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800882c:	ee37 0a67 	vsub.f32	s0, s14, s15
 8008830:	ee37 7a40 	vsub.f32	s14, s14, s0
 8008834:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008838:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 800883c:	ee20 4a25 	vmul.f32	s8, s0, s11
 8008840:	ed9f 6a61 	vldr	s12, [pc, #388]	; 80089c8 <expm1f+0x218>
 8008844:	eddf 6a61 	vldr	s13, [pc, #388]	; 80089cc <expm1f+0x21c>
 8008848:	ed9f 5a61 	vldr	s10, [pc, #388]	; 80089d0 <expm1f+0x220>
 800884c:	ee20 7a04 	vmul.f32	s14, s0, s8
 8008850:	eef0 4a08 	vmov.f32	s9, #8	; 0x40400000  3.0
 8008854:	eee7 6a06 	vfma.f32	s13, s14, s12
 8008858:	ed9f 6a5e 	vldr	s12, [pc, #376]	; 80089d4 <expm1f+0x224>
 800885c:	eea6 6a87 	vfma.f32	s12, s13, s14
 8008860:	eddf 6a5d 	vldr	s13, [pc, #372]	; 80089d8 <expm1f+0x228>
 8008864:	eee6 6a07 	vfma.f32	s13, s12, s14
 8008868:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800886c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8008870:	eef0 6a46 	vmov.f32	s13, s12
 8008874:	eee5 6a07 	vfma.f32	s13, s10, s14
 8008878:	eee4 4a66 	vfms.f32	s9, s8, s13
 800887c:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 8008880:	eea0 4a64 	vfms.f32	s8, s0, s9
 8008884:	ee36 5ae4 	vsub.f32	s10, s13, s9
 8008888:	eec5 6a04 	vdiv.f32	s13, s10, s8
 800888c:	ee66 6a87 	vmul.f32	s13, s13, s14
 8008890:	bb73      	cbnz	r3, 80088f0 <expm1f+0x140>
 8008892:	eef0 7a47 	vmov.f32	s15, s14
 8008896:	eed0 7a26 	vfnms.f32	s15, s0, s13
 800889a:	e024      	b.n	80088e6 <expm1f+0x136>
 800889c:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 80088a0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80088a4:	2a00      	cmp	r2, #0
 80088a6:	fe67 7a87 	vselge.f32	s15, s15, s14
 80088aa:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80089dc <expm1f+0x22c>
 80088ae:	eddf 6a43 	vldr	s13, [pc, #268]	; 80089bc <expm1f+0x20c>
 80088b2:	ee40 7a07 	vmla.f32	s15, s0, s14
 80088b6:	eeb0 7a40 	vmov.f32	s14, s0
 80088ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80088be:	ee17 3a90 	vmov	r3, s15
 80088c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80088c6:	eea7 7ae6 	vfms.f32	s14, s15, s13
 80088ca:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80089c0 <expm1f+0x210>
 80088ce:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80088d2:	e7ab      	b.n	800882c <expm1f+0x7c>
 80088d4:	f1b3 5f4c 	cmp.w	r3, #855638016	; 0x33000000
 80088d8:	d208      	bcs.n	80088ec <expm1f+0x13c>
 80088da:	eddf 7a41 	vldr	s15, [pc, #260]	; 80089e0 <expm1f+0x230>
 80088de:	ee70 7a27 	vadd.f32	s15, s0, s15
 80088e2:	ee77 7ae7 	vsub.f32	s15, s15, s15
 80088e6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80088ea:	4770      	bx	lr
 80088ec:	2300      	movs	r3, #0
 80088ee:	e7a3      	b.n	8008838 <expm1f+0x88>
 80088f0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80088f4:	1c5a      	adds	r2, r3, #1
 80088f6:	eed6 7a80 	vfnms.f32	s15, s13, s0
 80088fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80088fe:	d106      	bne.n	800890e <expm1f+0x15e>
 8008900:	ee70 7a67 	vsub.f32	s15, s0, s15
 8008904:	eebe 0a00 	vmov.f32	s0, #224	; 0xbf000000 -0.5
 8008908:	eea7 0aa5 	vfma.f32	s0, s15, s11
 800890c:	4770      	bx	lr
 800890e:	2b01      	cmp	r3, #1
 8008910:	d118      	bne.n	8008944 <expm1f+0x194>
 8008912:	eebd 7a00 	vmov.f32	s14, #208	; 0xbe800000 -0.250
 8008916:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800891a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800891e:	bf5b      	ittet	pl
 8008920:	ee70 7a67 	vsubpl.f32	s15, s0, s15
 8008924:	eeb0 7a00 	vmovpl.f32	s14, #0	; 0x40000000  2.0
 8008928:	ee30 0a25 	vaddmi.f32	s0, s0, s11
 800892c:	eea7 6a87 	vfmapl.f32	s12, s15, s14
 8008930:	bf43      	ittte	mi
 8008932:	ee77 7ac0 	vsubmi.f32	s15, s15, s0
 8008936:	eeb8 0a00 	vmovmi.f32	s0, #128	; 0xc0000000 -2.0
 800893a:	ee27 0a80 	vmulmi.f32	s0, s15, s0
 800893e:	eeb0 0a46 	vmovpl.f32	s0, s12
 8008942:	4770      	bx	lr
 8008944:	1c5a      	adds	r2, r3, #1
 8008946:	2a39      	cmp	r2, #57	; 0x39
 8008948:	ea4f 51c3 	mov.w	r1, r3, lsl #23
 800894c:	d90b      	bls.n	8008966 <expm1f+0x1b6>
 800894e:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8008952:	ee36 0a40 	vsub.f32	s0, s12, s0
 8008956:	ee10 3a10 	vmov	r3, s0
 800895a:	440b      	add	r3, r1
 800895c:	ee00 3a10 	vmov	s0, r3
 8008960:	ee30 0a46 	vsub.f32	s0, s0, s12
 8008964:	4770      	bx	lr
 8008966:	2b16      	cmp	r3, #22
 8008968:	dc11      	bgt.n	800898e <expm1f+0x1de>
 800896a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800896e:	fa42 f303 	asr.w	r3, r2, r3
 8008972:	f1c3 537e 	rsb	r3, r3, #1065353216	; 0x3f800000
 8008976:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800897a:	ee07 3a90 	vmov	s15, r3
 800897e:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8008982:	ee10 3a10 	vmov	r3, s0
 8008986:	440b      	add	r3, r1
 8008988:	ee00 3a10 	vmov	s0, r3
 800898c:	4770      	bx	lr
 800898e:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8008992:	05db      	lsls	r3, r3, #23
 8008994:	ee07 3a10 	vmov	s14, r3
 8008998:	ee77 7a87 	vadd.f32	s15, s15, s14
 800899c:	ee70 7a67 	vsub.f32	s15, s0, s15
 80089a0:	ee37 0a86 	vadd.f32	s0, s15, s12
 80089a4:	e7ed      	b.n	8008982 <expm1f+0x1d2>
 80089a6:	bf00      	nop
 80089a8:	4195b843 	.word	0x4195b843
 80089ac:	42b17217 	.word	0x42b17217
 80089b0:	0da24260 	.word	0x0da24260
 80089b4:	3eb17218 	.word	0x3eb17218
 80089b8:	3f851591 	.word	0x3f851591
 80089bc:	3f317180 	.word	0x3f317180
 80089c0:	3717f7d1 	.word	0x3717f7d1
 80089c4:	b717f7d1 	.word	0xb717f7d1
 80089c8:	b457edbb 	.word	0xb457edbb
 80089cc:	36867e54 	.word	0x36867e54
 80089d0:	bd088889 	.word	0xbd088889
 80089d4:	b8a670cd 	.word	0xb8a670cd
 80089d8:	3ad00d01 	.word	0x3ad00d01
 80089dc:	3fb8aa3b 	.word	0x3fb8aa3b
 80089e0:	7149f2ca 	.word	0x7149f2ca

080089e4 <floorf>:
 80089e4:	ee10 3a10 	vmov	r3, s0
 80089e8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80089ec:	3a7f      	subs	r2, #127	; 0x7f
 80089ee:	2a16      	cmp	r2, #22
 80089f0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80089f4:	dc2a      	bgt.n	8008a4c <floorf+0x68>
 80089f6:	2a00      	cmp	r2, #0
 80089f8:	da11      	bge.n	8008a1e <floorf+0x3a>
 80089fa:	eddf 7a18 	vldr	s15, [pc, #96]	; 8008a5c <floorf+0x78>
 80089fe:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008a02:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a0a:	dd05      	ble.n	8008a18 <floorf+0x34>
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	da23      	bge.n	8008a58 <floorf+0x74>
 8008a10:	4a13      	ldr	r2, [pc, #76]	; (8008a60 <floorf+0x7c>)
 8008a12:	2900      	cmp	r1, #0
 8008a14:	bf18      	it	ne
 8008a16:	4613      	movne	r3, r2
 8008a18:	ee00 3a10 	vmov	s0, r3
 8008a1c:	4770      	bx	lr
 8008a1e:	4911      	ldr	r1, [pc, #68]	; (8008a64 <floorf+0x80>)
 8008a20:	4111      	asrs	r1, r2
 8008a22:	420b      	tst	r3, r1
 8008a24:	d0fa      	beq.n	8008a1c <floorf+0x38>
 8008a26:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8008a5c <floorf+0x78>
 8008a2a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008a2e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a36:	ddef      	ble.n	8008a18 <floorf+0x34>
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	bfbe      	ittt	lt
 8008a3c:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8008a40:	fa40 f202 	asrlt.w	r2, r0, r2
 8008a44:	189b      	addlt	r3, r3, r2
 8008a46:	ea23 0301 	bic.w	r3, r3, r1
 8008a4a:	e7e5      	b.n	8008a18 <floorf+0x34>
 8008a4c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8008a50:	d3e4      	bcc.n	8008a1c <floorf+0x38>
 8008a52:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008a56:	4770      	bx	lr
 8008a58:	2300      	movs	r3, #0
 8008a5a:	e7dd      	b.n	8008a18 <floorf+0x34>
 8008a5c:	7149f2ca 	.word	0x7149f2ca
 8008a60:	bf800000 	.word	0xbf800000
 8008a64:	007fffff 	.word	0x007fffff

08008a68 <nanf>:
 8008a68:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008a70 <nanf+0x8>
 8008a6c:	4770      	bx	lr
 8008a6e:	bf00      	nop
 8008a70:	7fc00000 	.word	0x7fc00000

08008a74 <scalbnf>:
 8008a74:	ee10 3a10 	vmov	r3, s0
 8008a78:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8008a7c:	d024      	beq.n	8008ac8 <scalbnf+0x54>
 8008a7e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008a82:	d302      	bcc.n	8008a8a <scalbnf+0x16>
 8008a84:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008a88:	4770      	bx	lr
 8008a8a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8008a8e:	d121      	bne.n	8008ad4 <scalbnf+0x60>
 8008a90:	4b29      	ldr	r3, [pc, #164]	; (8008b38 <scalbnf+0xc4>)
 8008a92:	eddf 7a2a 	vldr	s15, [pc, #168]	; 8008b3c <scalbnf+0xc8>
 8008a96:	4298      	cmp	r0, r3
 8008a98:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008a9c:	db15      	blt.n	8008aca <scalbnf+0x56>
 8008a9e:	ee10 3a10 	vmov	r3, s0
 8008aa2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008aa6:	3a19      	subs	r2, #25
 8008aa8:	4402      	add	r2, r0
 8008aaa:	2afe      	cmp	r2, #254	; 0xfe
 8008aac:	dd14      	ble.n	8008ad8 <scalbnf+0x64>
 8008aae:	eddf 7a24 	vldr	s15, [pc, #144]	; 8008b40 <scalbnf+0xcc>
 8008ab2:	eddf 6a24 	vldr	s13, [pc, #144]	; 8008b44 <scalbnf+0xd0>
 8008ab6:	ee10 3a10 	vmov	r3, s0
 8008aba:	eeb0 7a67 	vmov.f32	s14, s15
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	fe67 7aa6 	vselge.f32	s15, s15, s13
 8008ac4:	ee27 0a27 	vmul.f32	s0, s14, s15
 8008ac8:	4770      	bx	lr
 8008aca:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8008b48 <scalbnf+0xd4>
 8008ace:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008ad2:	4770      	bx	lr
 8008ad4:	0dd2      	lsrs	r2, r2, #23
 8008ad6:	e7e7      	b.n	8008aa8 <scalbnf+0x34>
 8008ad8:	2a00      	cmp	r2, #0
 8008ada:	dd06      	ble.n	8008aea <scalbnf+0x76>
 8008adc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008ae0:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8008ae4:	ee00 3a10 	vmov	s0, r3
 8008ae8:	4770      	bx	lr
 8008aea:	f112 0f16 	cmn.w	r2, #22
 8008aee:	da19      	bge.n	8008b24 <scalbnf+0xb0>
 8008af0:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008af4:	4298      	cmp	r0, r3
 8008af6:	ee10 3a10 	vmov	r3, s0
 8008afa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008afe:	dd09      	ble.n	8008b14 <scalbnf+0xa0>
 8008b00:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8008b40 <scalbnf+0xcc>
 8008b04:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8008b44 <scalbnf+0xd0>
 8008b08:	eef0 7a40 	vmov.f32	s15, s0
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	fe00 0a07 	vseleq.f32	s0, s0, s14
 8008b12:	e7dc      	b.n	8008ace <scalbnf+0x5a>
 8008b14:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8008b48 <scalbnf+0xd4>
 8008b18:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8008b4c <scalbnf+0xd8>
 8008b1c:	eef0 7a40 	vmov.f32	s15, s0
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	e7f4      	b.n	8008b0e <scalbnf+0x9a>
 8008b24:	3219      	adds	r2, #25
 8008b26:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008b2a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8008b2e:	eddf 7a08 	vldr	s15, [pc, #32]	; 8008b50 <scalbnf+0xdc>
 8008b32:	ee07 3a10 	vmov	s14, r3
 8008b36:	e7c5      	b.n	8008ac4 <scalbnf+0x50>
 8008b38:	ffff3cb0 	.word	0xffff3cb0
 8008b3c:	4c000000 	.word	0x4c000000
 8008b40:	7149f2ca 	.word	0x7149f2ca
 8008b44:	f149f2ca 	.word	0xf149f2ca
 8008b48:	0da24260 	.word	0x0da24260
 8008b4c:	8da24260 	.word	0x8da24260
 8008b50:	33000000 	.word	0x33000000

08008b54 <_init>:
 8008b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b56:	bf00      	nop
 8008b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b5a:	bc08      	pop	{r3}
 8008b5c:	469e      	mov	lr, r3
 8008b5e:	4770      	bx	lr

08008b60 <_fini>:
 8008b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b62:	bf00      	nop
 8008b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b66:	bc08      	pop	{r3}
 8008b68:	469e      	mov	lr, r3
 8008b6a:	4770      	bx	lr
