# VHDL22_23
This is the final project of "Digital Logic Design" course (BSc in Computer Science Engineering) held at Politecnico di Milano (2022/2023).          
The repository contains:
- a pdf file with the description of our work
- a .vhd file with the code of the project
- the project requirements specification

Grading: 30/30                                                                      

Group Components:
- Allegra Chiavacci
- Alessandro Cavallo
