" Verilog additions syntax file
" Language:	   Verilog
" Maintainer:  James Tingen <jtingen@qti.qualcomm.com>

"Causes more frustration than anything
"" Column width enforcement
"highlight OverLength ctermbg=red ctermfg=white guibg=#592929
"match OverLength /\%>100v.\+/
