<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\valery garibay\documents\6_semestre\arqui\shiftrl00\shiftrl00.vhdl&quot;:19:2:19:3|Found inferred clock shiftRL00|clks which controls 16 sequential elements including outs[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\valery garibay\documents\6_semestre\arqui\shiftrl00\shiftrl00.vhdl</Navigation>
            <Navigation>19</Navigation>
            <Navigation>2</Navigation>
            <Navigation>19</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock shiftRL00|clks which controls 16 sequential elements including outs[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock shiftRL00|clks with period 1000.00ns. Please declare a user-defined clock on object &quot;p:clks&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock shiftRL00|clks with period 1000.00ns. Please declare a user-defined clock on object &quot;p:clks&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>