

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Wed Jan 24 19:57:16 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense
* Solution:       S1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32060|  32060|  32060|  32060|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- memset_dense_array    |      9|      9|         1|          -|          -|     10|    no    |
        |- Dense_Loop_Flat_Loop  |  32001|  32001|         4|          2|          2|  16000|    yes   |
        |- Sum_Loop              |     24|     24|         7|          2|          1|     10|    yes   |
        |- Prediction_Loop       |     19|     19|        11|          1|          1|     10|    yes   |
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    235|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     12|     717|   2549|    -|
|Memory           |       32|      -|      64|      5|    0|
|Multiplexer      |        -|      -|       -|    266|    -|
|Register         |        0|      -|     414|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       32|     12|    1195|   3151|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|      5|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dense_fadd_32ns_3bkb_U1  |dense_fadd_32ns_3bkb  |        0|      2|  177|  385|    0|
    |dense_fdiv_32ns_3dEe_U3  |dense_fdiv_32ns_3dEe  |        0|      0|  268|  978|    0|
    |dense_fexp_32ns_3eOg_U4  |dense_fexp_32ns_3eOg  |        0|      7|  144|  866|    0|
    |dense_fmul_32ns_3cud_U2  |dense_fmul_32ns_3cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     12|  717| 2549|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |      Memory     |        Module       | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |dense_array_U    |dense_dense_array    |        0|  64|   5|    0|     10|   32|     1|          320|
    |dense_weights_U  |dense_dense_weights  |       32|   0|   0|    0|  16000|   32|     1|       512000|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total            |                     |       32|  64|   5|    0|  16010|   64|     2|       512320|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_316_p2       |     +    |      0|  0|  19|          14|           1|
    |add_ln18_1_fu_389_p2     |     +    |      0|  0|  15|          15|          15|
    |add_ln18_fu_383_p2       |     +    |      0|  0|  15|          15|          15|
    |add_ln8_fu_293_p2        |     +    |      0|  0|  13|           4|           1|
    |d_fu_322_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_400_p2              |     +    |      0|  0|  13|          11|           1|
    |i_fu_428_p2              |     +    |      0|  0|  13|           4|           1|
    |j_fu_445_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln11_fu_310_p2      |   icmp   |      0|  0|  13|          14|          10|
    |icmp_ln16_1_fu_413_p2    |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln16_fu_328_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln27_fu_422_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln33_fu_439_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln8_fu_304_p2       |   icmp   |      0|  0|   9|           4|           4|
    |select_ln18_1_fu_405_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln18_2_fu_342_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln18_fu_334_p3    |  select  |      0|  0|  11|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 235|         127|          91|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter10                 |   9|          2|    1|          2|
    |ap_phi_mux_d_0_phi_fu_187_p4             |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_198_p4             |   9|          2|   11|         22|
    |ap_phi_mux_i_0_phi_fu_233_p4             |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_176_p4  |   9|          2|   14|         28|
    |d_0_reg_183                              |   9|          2|    4|          8|
    |dense_array_address0                     |  27|          5|    4|         20|
    |dense_array_d0                           |  15|          3|   32|         96|
    |f_0_reg_194                              |   9|          2|   11|         22|
    |grp_fu_251_p0                            |  15|          3|   32|         96|
    |grp_fu_251_p1                            |  15|          3|   32|         96|
    |i_0_reg_229                              |   9|          2|    4|          8|
    |indvar_flatten_reg_172                   |   9|          2|   14|         28|
    |j_0_reg_240                              |   9|          2|    4|          8|
    |phi_ln8_reg_161                          |   9|          2|    4|          8|
    |sum_0_reg_217                            |   9|          2|   32|         64|
    |w_sum_0_reg_205                          |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 266|         57|  243|        603|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln11_reg_469                     |  14|   0|   14|          0|
    |ap_CS_fsm                            |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9              |   1|   0|    1|          0|
    |d_0_reg_183                          |   4|   0|    4|          0|
    |f_0_reg_194                          |  11|   0|   11|          0|
    |f_reg_510                            |  11|   0|   11|          0|
    |i_0_reg_229                          |   4|   0|    4|          0|
    |i_reg_534                            |   4|   0|    4|          0|
    |icmp_ln11_reg_465                    |   1|   0|    1|          0|
    |icmp_ln11_reg_465_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln16_1_reg_526                  |   1|   0|    1|          0|
    |icmp_ln16_reg_474                    |   1|   0|    1|          0|
    |icmp_ln27_reg_530                    |   1|   0|    1|          0|
    |icmp_ln33_reg_544                    |   1|   0|    1|          0|
    |indvar_flatten_reg_172               |  14|   0|   14|          0|
    |j_0_reg_240                          |   4|   0|    4|          0|
    |phi_ln8_reg_161                      |   4|   0|    4|          0|
    |reg_287                              |  32|   0|   32|          0|
    |select_ln18_2_reg_484                |   4|   0|    4|          0|
    |select_ln18_2_reg_484_pp0_iter1_reg  |   4|   0|    4|          0|
    |select_ln18_reg_479                  |  11|   0|   11|          0|
    |sum_0_reg_217                        |  32|   0|   32|          0|
    |w_sum_0_reg_205                      |  32|   0|   32|          0|
    |zext_ln35_reg_553                    |   4|   0|   64|         60|
    |icmp_ln27_reg_530                    |  64|  32|    1|          0|
    |icmp_ln33_reg_544                    |  64|  32|    1|          0|
    |zext_ln35_reg_553                    |  64|  32|   64|         60|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 414|  96|  348|        120|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     dense    | return value |
|flat_array_address0  | out |   11|  ap_memory |  flat_array  |     array    |
|flat_array_ce0       | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_q0        |  in |   32|  ap_memory |  flat_array  |     array    |
|prediction_address0  | out |    4|  ap_memory |  prediction  |     array    |
|prediction_ce0       | out |    1|  ap_memory |  prediction  |     array    |
|prediction_we0       | out |    1|  ap_memory |  prediction  |     array    |
|prediction_d0        | out |   32|  ap_memory |  prediction  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

