{
  "creator": "Next Generation Place and Route (Version nextpnr-0.9-40-g69facd7c)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "0011000101000001010110010010011001010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\tangnano9k.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:3.1-66.10",
        "dynports": "00000000000000000000000000000001"
      },
      "ports": {
        "dout": {
          "direction": "output",
          "bits": [ 7608 ]
        },
        "din": {
          "direction": "input",
          "bits": [ 7607 ]
        },
        "cmd": {
          "direction": "input",
          "bits": [ 12830, 12828 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7605 ]
        }
      },
      "cells": {
        "a.p_out_DFFR_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X23Y6/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12934 ],
            "I3": [ 7651 ]
          }
        },
        "a.p_out_DFFR_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X22Y6/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12932 ],
            "I3": [ 7652 ]
          }
        },
        "a.p_out_DFFR_Q_10_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X18Y13/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12930 ],
            "I3": [ 7671 ]
          }
        },
        "a.p_out_DFFR_Q_11_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X18Y13/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12928 ],
            "I3": [ 7683 ]
          }
        },
        "a.p_out_DFFR_Q_12_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X17Y14/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12926 ],
            "I3": [ 7693 ]
          }
        },
        "a.p_out_DFFR_Q_13_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X17Y12/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12924 ],
            "I3": [ 7707 ]
          }
        },
        "a.p_out_DFFR_Q_14_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X18Y13/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12922 ],
            "I3": [ 7723 ]
          }
        },
        "a.p_out_DFFR_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X19Y4/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12920 ],
            "I3": [ 7662 ]
          }
        },
        "a.p_out_DFFR_Q_3_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X22Y5/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12918 ],
            "I3": [ 7748 ]
          }
        },
        "a.p_out_DFFR_Q_4_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X20Y8/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12916 ],
            "I3": [ 7761 ]
          }
        },
        "a.p_out_DFFR_Q_5_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X19Y6/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12914 ],
            "I3": [ 7771 ]
          }
        },
        "a.p_out_DFFR_Q_6_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X20Y11/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12912 ],
            "I3": [ 7783 ]
          }
        },
        "a.p_out_DFFR_Q_7_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X16Y14/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12910 ],
            "I3": [ 7793 ]
          }
        },
        "a.p_out_DFFR_Q_8_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y14/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12908 ],
            "I3": [ 7808 ]
          }
        },
        "a.p_out_DFFR_Q_9_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X18Y13/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12906 ],
            "I3": [ 7818 ]
          }
        },
        "b.p_out_DFFR_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X20Y14/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12904 ],
            "I3": [ 7833 ]
          }
        },
        "b.p_out_DFFR_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X20Y12/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12902 ],
            "I3": [ 7851 ]
          }
        },
        "b.p_out_DFFR_Q_10_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X17Y12/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12900 ],
            "I3": [ 7876 ]
          }
        },
        "b.p_out_DFFR_Q_11_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y14/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12898 ],
            "I3": [ 7889 ]
          }
        },
        "b.p_out_DFFR_Q_12_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y13/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12896 ],
            "I3": [ 7900 ]
          }
        },
        "b.p_out_DFFR_Q_13_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X20Y11/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12894 ],
            "I3": [ 7915 ]
          }
        },
        "b.p_out_DFFR_Q_14_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y10/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12892 ],
            "I3": [ 7928 ]
          }
        },
        "b.p_out_DFFR_Q_15_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X13Y12/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12890 ],
            "I3": [ 7935 ]
          }
        },
        "b.p_out_DFFR_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X20Y14/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12888 ],
            "I3": [ 7858 ]
          }
        },
        "b.p_out_DFFR_Q_3_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X20Y11/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12886 ],
            "I3": [ 7954 ]
          }
        },
        "b.p_out_DFFR_Q_4_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X20Y15/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12884 ],
            "I3": [ 7970 ]
          }
        },
        "b.p_out_DFFR_Q_5_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X18Y16/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12882 ],
            "I3": [ 7976 ]
          }
        },
        "b.p_out_DFFR_Q_6_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X18Y16/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12880 ],
            "I3": [ 7981 ]
          }
        },
        "b.p_out_DFFR_Q_7_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X18Y16/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12878 ],
            "I3": [ 8000 ]
          }
        },
        "b.p_out_DFFR_Q_8_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X19Y11/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12876 ],
            "I3": [ 8013 ]
          }
        },
        "b.p_out_DFFR_Q_9_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X19Y11/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12874 ],
            "I3": [ 8026 ]
          }
        },
        "b.s_in_DFFR_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X20Y12/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 12872 ],
            "I3": [ 7736 ]
          }
        },
        "c.s_in_LUT4_I0_F_ALU_I0_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y10/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "c.s_in_LUT4_I0_1_I3_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12851 ],
            "COUT": [ 12856 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 12851 ]
          }
        },
        "dout_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X22Y28/IOBB",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:8.17-8.21",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=NONE": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&BANK_VCCIO=3.3": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7608 ],
            "I": [ 12771 ]
          }
        },
        "cmd_IBUF_I_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9576 ],
            "I1": [ 9575 ],
            "I0": [ 9574 ],
            "F": [ 10773 ]
          }
        },
        "cmd_IBUF_I_O_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8081 ],
            "I0": [ 7646 ],
            "F": [ 7660 ]
          }
        },
        "cmd_IBUF_I_1": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y28/IOBB",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:5.22-5.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=NONE": "00000000000000000000000000000001",
            "&PCI_CLAMP=OFF": "00000000000000000000000000000001",
            "&BANK_VCCIO=3.3": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8081 ],
            "I": [ 12830 ]
          }
        },
        "cmd_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y28/IOBA",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:5.22-5.25",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=NONE": "00000000000000000000000000000001",
            "&PCI_CLAMP=OFF": "00000000000000000000000000000001",
            "&BANK_VCCIO=3.3": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7646 ],
            "I": [ 12828 ]
          }
        },
        "clk_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X28Y28/IOBA",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:6.16-6.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=NONE": "00000000000000000000000000000001",
            "&PCI_CLAMP=OFF": "00000000000000000000000000000001",
            "&BANK_VCCIO=3.3": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7648 ],
            "I": [ 7605 ]
          }
        },
        "c.s_in_LUT4_I0_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7662 ],
            "I2": [ 7858 ],
            "I1": [ 7851 ],
            "I0": [ 7652 ],
            "F": [ 12776 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7662 ],
            "I2": [ 7858 ],
            "I1": [ 7851 ],
            "I0": [ 7652 ],
            "F": [ 12601 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12611 ],
            "I2": [ 12610 ],
            "I1": [ 7748 ],
            "I0": [ 7851 ],
            "F": [ 8963 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011011100100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12735 ],
            "I2": [ 12734 ],
            "I1": [ 10854 ],
            "I0": [ 10841 ],
            "F": [ 12820 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1_LUT3_I1_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110110000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12735 ],
            "I2": [ 12734 ],
            "I1": [ 10854 ],
            "I0": [ 10841 ],
            "F": [ 12819 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1_LUT3_I1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10858 ],
            "O": [ 10831 ],
            "I1": [ 12820 ],
            "I0": [ 12819 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12625 ],
            "I2": [ 12621 ],
            "I1": [ 12618 ],
            "I0": [ 12615 ],
            "F": [ 10829 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1_LUT3_I1_F_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12623 ],
            "I2": [ 12622 ],
            "I1": [ 7761 ],
            "I0": [ 7858 ],
            "F": [ 12745 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1_LUT3_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12713 ],
            "I1": [ 12745 ],
            "I0": [ 10854 ],
            "F": [ 10830 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12734 ],
            "I1": [ 12812 ],
            "I0": [ 10841 ],
            "F": [ 10828 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12808 ],
            "I0": [ 10816 ],
            "F": [ 12812 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10829 ],
            "I2": [ 12734 ],
            "I1": [ 12812 ],
            "I0": [ 10841 ],
            "F": [ 8959 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001111100001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12625 ],
            "I2": [ 12621 ],
            "I1": [ 12618 ],
            "I0": [ 12615 ],
            "F": [ 8964 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7970 ],
            "I2": [ 7954 ],
            "I1": [ 7662 ],
            "I0": [ 7652 ],
            "F": [ 12808 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12808 ],
            "I0": [ 10816 ],
            "F": [ 8962 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12798 ],
            "I0": [ 8945 ],
            "F": [ 8961 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7954 ],
            "I0": [ 7652 ],
            "F": [ 12798 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12790 ],
            "I0": [ 12789 ],
            "F": [ 12607 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y10/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12798 ],
            "I0": [ 8945 ],
            "F": [ 12606 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12607 ],
            "I1": [ 12606 ],
            "I0": [ 8094 ],
            "F": [ 12603 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT2_F_I0_MUX2_LUT5_O_S0_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7976 ],
            "I2": [ 7970 ],
            "I1": [ 7748 ],
            "I0": [ 7662 ],
            "F": [ 12632 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT2_F_I0_MUX2_LUT5_O_S0_LUT2_F_I1_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7976 ],
            "I0": [ 7748 ],
            "F": [ 12638 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT2_F_I0_MUX2_LUT5_O_S0_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y13/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7970 ],
            "I0": [ 7662 ],
            "F": [ 12635 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT2_F_I0_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12635 ],
            "I0": [ 12798 ],
            "F": [ 12613 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT2_F_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7748 ],
            "I1": [ 7858 ],
            "I0": [ 7851 ],
            "F": [ 12794 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT2_F_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7748 ],
            "I2": [ 7662 ],
            "I1": [ 7858 ],
            "I0": [ 7851 ],
            "F": [ 12793 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT2_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12613 ],
            "O": [ 12790 ],
            "I1": [ 12794 ],
            "I0": [ 12793 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7662 ],
            "I2": [ 7858 ],
            "I1": [ 7851 ],
            "I0": [ 7652 ],
            "F": [ 12789 ]
          }
        },
        "c.s_in_LUT4_I0_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12790 ],
            "I0": [ 12789 ],
            "F": [ 12602 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 12851 ]
          }
        },
        "c.s_in_LUT4_I0_F_ALU_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011001100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12603 ],
            "I2": [ 12602 ],
            "I1": [ 12601 ],
            "I0": [ 8088 ],
            "F": [ 12785 ]
          }
        },
        "c.s_in_LUT4_I0_F_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y10/ALU2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 12773 ],
            "I3": [ 12851 ],
            "I1": [ 12785 ],
            "I0": [ 12775 ],
            "COUT": [ 12784 ],
            "CIN": [ 12596 ]
          }
        },
        "c.s_in_LUT4_I0_1_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10780 ],
            "I1": [ 7833 ],
            "I0": [ 7944 ],
            "F": [ 12778 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000010",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 12852 ]
          }
        },
        "c.s_in_LUT4_I0_1_I3_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/ALU1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 12780 ],
            "I3": [ 12851 ],
            "I1": [  ],
            "I0": [ 12778 ],
            "COUT": [ 10783 ],
            "CIN": [ 12856 ]
          }
        },
        "c.s_in_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12778 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 12771 ],
            "F": [ 10835 ]
          }
        },
        "c.s_in_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12776 ],
            "I2": [ 12601 ],
            "I1": [ 8088 ],
            "I0": [ 12771 ],
            "F": [ 12775 ]
          }
        },
        "c.s_in_DFFR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y10/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12773 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 8088 ],
            "F": [ 12766 ]
          }
        },
        "c.s_in_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y10/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 12771 ],
            "D": [ 12766 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12698 ],
            "I2": [ 12702 ],
            "I1": [ 7981 ],
            "I0": [ 7662 ],
            "F": [ 12757 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12698 ],
            "I2": [ 12702 ],
            "I1": [ 7981 ],
            "I0": [ 7662 ],
            "F": [ 12756 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12650 ],
            "I2": [ 12661 ],
            "I1": [ 7981 ],
            "I0": [ 7748 ],
            "F": [ 12760 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12650 ],
            "I2": [ 12661 ],
            "I1": [ 7981 ],
            "I0": [ 7748 ],
            "F": [ 12759 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10994 ],
            "O": [ 10973 ],
            "I1": [ 12760 ],
            "I0": [ 12759 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12704 ],
            "O": [ 10972 ],
            "I1": [ 12757 ],
            "I0": [ 12756 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7793 ],
            "I0": [ 7851 ],
            "F": [ 12693 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12657 ],
            "I2": [ 12693 ],
            "I1": [ 7783 ],
            "I0": [ 7858 ],
            "F": [ 12719 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12748 ],
            "I2": [ 12747 ],
            "I1": [ 7771 ],
            "I0": [ 7858 ],
            "F": [ 12718 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7761 ],
            "I0": [ 7970 ],
            "F": [ 12705 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12705 ],
            "I2": [ 12638 ],
            "I1": [ 7771 ],
            "I0": [ 7954 ],
            "F": [ 12748 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7783 ],
            "I0": [ 7851 ],
            "F": [ 12747 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12748 ],
            "I2": [ 12747 ],
            "I1": [ 7771 ],
            "I0": [ 7858 ],
            "F": [ 10854 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12713 ],
            "I0": [ 12745 ],
            "F": [ 10858 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12627 ],
            "I2": [ 12626 ],
            "I1": [ 7748 ],
            "I0": [ 7954 ],
            "F": [ 12734 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12698 ],
            "I2": [ 12702 ],
            "I1": [ 7981 ],
            "I0": [ 7662 ],
            "F": [ 12740 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12698 ],
            "I2": [ 12702 ],
            "I1": [ 7981 ],
            "I0": [ 7662 ],
            "F": [ 12739 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12704 ],
            "O": [ 12711 ],
            "I1": [ 12740 ],
            "I0": [ 12739 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12708 ],
            "I1": [ 12711 ],
            "I0": [ 10867 ],
            "F": [ 12735 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101110110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12719 ],
            "I2": [ 12718 ],
            "I1": [ 10973 ],
            "I0": [ 10972 ],
            "F": [ 10856 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT4_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12735 ],
            "I1": [ 12734 ],
            "I0": [ 10841 ],
            "F": [ 10859 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010011101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10879 ],
            "I2": [ 12710 ],
            "I1": [ 12715 ],
            "I0": [ 10867 ],
            "F": [ 10851 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1_F_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10997 ],
            "I1": [ 10996 ],
            "I0": [ 10994 ],
            "F": [ 10967 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1_F_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10985 ],
            "I1": [ 10999 ],
            "I0": [ 10996 ],
            "F": [ 12722 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1_F_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10964 ],
            "I1": [ 10985 ],
            "I0": [ 10999 ],
            "F": [ 12721 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1_F_MUX2_LUT5_O_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10991 ],
            "I1": [ 10971 ],
            "I0": [ 10985 ],
            "F": [ 12725 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1_F_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101110001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10991 ],
            "I2": [ 10971 ],
            "I1": [ 10985 ],
            "I0": [ 10975 ],
            "F": [ 12724 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10969 ],
            "O": [ 10882 ],
            "I1": [ 12725 ],
            "I0": [ 12724 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10967 ],
            "O": [ 10880 ],
            "I1": [ 12722 ],
            "I0": [ 12721 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011010001001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12719 ],
            "I2": [ 12718 ],
            "I1": [ 10973 ],
            "I0": [ 10972 ],
            "F": [ 10879 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12710 ],
            "I1": [ 12715 ],
            "I0": [ 10867 ],
            "F": [ 10881 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10973 ],
            "I1": [ 10972 ],
            "I0": [ 10888 ],
            "F": [ 12715 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12708 ],
            "I0": [ 12711 ],
            "F": [ 12713 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12708 ],
            "I0": [ 12711 ],
            "F": [ 12710 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011100001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12647 ],
            "I2": [ 12646 ],
            "I1": [ 7981 ],
            "I0": [ 7652 ],
            "F": [ 12708 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12632 ],
            "I1": [ 7761 ],
            "I0": [ 7954 ],
            "F": [ 12647 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_MUX2_LUT5_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12705 ],
            "I2": [ 12638 ],
            "I1": [ 7771 ],
            "I0": [ 7954 ],
            "F": [ 12704 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_MUX2_LUT5_S0_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8000 ],
            "I0": [ 7652 ],
            "F": [ 12702 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 7981 ],
            "I1": [ 7748 ],
            "I0": [ 7652 ],
            "F": [ 12697 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 7981 ],
            "I1": [ 7748 ],
            "I0": [ 7652 ],
            "F": [ 12696 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12646 ],
            "O": [ 12698 ],
            "I1": [ 12697 ],
            "I0": [ 12696 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12650 ],
            "I2": [ 12661 ],
            "I1": [ 7981 ],
            "I0": [ 7748 ],
            "F": [ 10997 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12657 ],
            "I2": [ 12693 ],
            "I1": [ 7783 ],
            "I0": [ 7858 ],
            "F": [ 10999 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10981 ],
            "I0": [ 10979 ],
            "F": [ 10996 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100110011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12669 ],
            "I2": [ 11016 ],
            "I1": [ 12668 ],
            "I0": [ 12663 ],
            "F": [ 10964 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_I1_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7761 ],
            "I0": [ 7748 ],
            "F": [ 12688 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12688 ],
            "I2": [ 11123 ],
            "I1": [ 7981 ],
            "I0": [ 7771 ],
            "F": [ 12669 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7748 ],
            "I0": [ 7662 ],
            "F": [ 12668 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12678 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10981 ],
            "I2": [ 11008 ],
            "I1": [ 7889 ],
            "I0": [ 7652 ],
            "F": [ 12677 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11124 ],
            "I2": [ 11123 ],
            "I1": [ 7981 ],
            "I0": [ 7771 ],
            "F": [ 12681 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11124 ],
            "I2": [ 11123 ],
            "I1": [ 7981 ],
            "I0": [ 7771 ],
            "F": [ 12680 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10946 ],
            "O": [ 11021 ],
            "I1": [ 12681 ],
            "I0": [ 12680 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11030 ],
            "O": [ 11019 ],
            "I1": [ 12678 ],
            "I0": [ 12677 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10987 ],
            "I2": [ 10986 ],
            "I1": [ 7793 ],
            "I0": [ 7858 ],
            "F": [ 10960 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_LUT3_F_I2_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7808 ],
            "I0": [ 7851 ],
            "F": [ 10986 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_LUT3_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11052 ],
            "I2": [ 7793 ],
            "I1": [ 7954 ],
            "I0": [ 12671 ],
            "F": [ 10987 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7783 ],
            "I2": [ 7771 ],
            "I1": [ 7976 ],
            "I0": [ 7970 ],
            "F": [ 12671 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12671 ],
            "I1": [ 7793 ],
            "I0": [ 7954 ],
            "F": [ 11016 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12669 ],
            "I1": [ 12668 ],
            "I0": [ 12663 ],
            "F": [ 11013 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7981 ],
            "I0": [ 7761 ],
            "F": [ 12663 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7748 ],
            "I0": [ 7662 ],
            "F": [ 12660 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7748 ],
            "I0": [ 7662 ],
            "F": [ 12659 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12663 ],
            "O": [ 12661 ],
            "I1": [ 12660 ],
            "I0": [ 12659 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_LUT4_F_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12653 ],
            "I2": [ 12652 ],
            "I1": [ 7783 ],
            "I0": [ 7954 ],
            "F": [ 12657 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_LUT4_F_I2_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7771 ],
            "I0": [ 7970 ],
            "F": [ 12653 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7976 ],
            "I0": [ 7761 ],
            "F": [ 12652 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12653 ],
            "I2": [ 12652 ],
            "I1": [ 7783 ],
            "I0": [ 7954 ],
            "F": [ 10994 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12646 ],
            "I1": [ 8013 ],
            "I0": [ 7652 ],
            "F": [ 12650 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8000 ],
            "I0": [ 7662 ],
            "F": [ 12646 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12647 ],
            "I2": [ 12646 ],
            "I1": [ 7981 ],
            "I0": [ 7652 ],
            "F": [ 12627 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12635 ],
            "I0": [ 12641 ],
            "F": [ 12626 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7976 ],
            "I0": [ 7652 ],
            "F": [ 12641 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12635 ],
            "I2": [ 12641 ],
            "I1": [ 7748 ],
            "I0": [ 7954 ],
            "F": [ 12616 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_I2_F_LUT4_F_I2_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12638 ],
            "I0": [ 12635 ],
            "F": [ 12631 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_I2_F_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12638 ],
            "I2": [ 12635 ],
            "I1": [ 7761 ],
            "I0": [ 7954 ],
            "F": [ 12630 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_I2_F_LUT4_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12632 ],
            "O": [ 12623 ],
            "I1": [ 12631 ],
            "I0": [ 12630 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_I2_F_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7771 ],
            "I0": [ 7851 ],
            "F": [ 12622 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_I2_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12627 ],
            "I2": [ 12626 ],
            "I1": [ 7748 ],
            "I0": [ 7954 ],
            "F": [ 12625 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12623 ],
            "I2": [ 12622 ],
            "I1": [ 7761 ],
            "I0": [ 7858 ],
            "F": [ 12621 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7761 ],
            "I0": [ 7851 ],
            "F": [ 12615 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12616 ],
            "I1": [ 7748 ],
            "I0": [ 7858 ],
            "F": [ 12618 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y13/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12616 ],
            "I2": [ 12615 ],
            "I1": [ 7748 ],
            "I0": [ 7858 ],
            "F": [ 12611 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X25Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12613 ],
            "I1": [ 7662 ],
            "I0": [ 7858 ],
            "F": [ 12610 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12611 ],
            "I2": [ 12610 ],
            "I1": [ 7748 ],
            "I0": [ 7851 ],
            "F": [ 8953 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8963 ],
            "I1": [ 8962 ],
            "I0": [ 8961 ],
            "F": [ 8955 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12607 ],
            "I1": [ 12606 ],
            "I0": [ 8094 ],
            "F": [ 8954 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8955 ],
            "I1": [ 8954 ],
            "I0": [ 8953 ],
            "F": [ 12598 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12603 ],
            "I2": [ 12602 ],
            "I1": [ 12601 ],
            "I0": [ 8088 ],
            "F": [ 12597 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y10/ALU1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 12594 ],
            "I3": [ 12851 ],
            "I1": [ 12598 ],
            "I0": [ 12597 ],
            "COUT": [ 12596 ],
            "CIN": [ 8949 ]
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12594 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 8094 ],
            "F": [ 8083 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12590 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12589 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11224 ],
            "O": [ 12582 ],
            "I1": [ 12590 ],
            "I0": [ 12589 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12585 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12584 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11224 ],
            "O": [ 12581 ],
            "I1": [ 12585 ],
            "I0": [ 12584 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11193 ],
            "O": [ 12566 ],
            "I1": [ 12582 ],
            "I0": [ 12581 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12577 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12576 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11224 ],
            "O": [ 12569 ],
            "I1": [ 12577 ],
            "I0": [ 12576 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12572 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12571 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11224 ],
            "O": [ 12568 ],
            "I1": [ 12572 ],
            "I0": [ 12571 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11193 ],
            "O": [ 12565 ],
            "I1": [ 12569 ],
            "I0": [ 12568 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11189 ],
            "O": [ 12534 ],
            "I1": [ 12566 ],
            "I0": [ 12565 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12561 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12560 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11224 ],
            "O": [ 12553 ],
            "I1": [ 12561 ],
            "I0": [ 12560 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12556 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12555 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11224 ],
            "O": [ 12552 ],
            "I1": [ 12556 ],
            "I0": [ 12555 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11193 ],
            "O": [ 12537 ],
            "I1": [ 12553 ],
            "I0": [ 12552 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12548 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12547 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11224 ],
            "O": [ 12540 ],
            "I1": [ 12548 ],
            "I0": [ 12547 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12543 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12542 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11224 ],
            "O": [ 12539 ],
            "I1": [ 12543 ],
            "I0": [ 12542 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11193 ],
            "O": [ 12536 ],
            "I1": [ 12540 ],
            "I0": [ 12539 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y4/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11189 ],
            "O": [ 12533 ],
            "I1": [ 12537 ],
            "I0": [ 12536 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y4/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11231 ],
            "O": [ 8115 ],
            "I1": [ 12534 ],
            "I0": [ 12533 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011100000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11592 ],
            "I2": [ 11088 ],
            "I1": [ 11084 ],
            "I0": [ 11318 ],
            "F": [ 12522 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11592 ],
            "I2": [ 11088 ],
            "I1": [ 11084 ],
            "I0": [ 11318 ],
            "F": [ 12521 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_S0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11602 ],
            "I0": [ 11592 ],
            "F": [ 8148 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11610 ],
            "I0": [ 11589 ],
            "F": [ 8146 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8146 ],
            "I2": [ 11600 ],
            "I1": [ 11605 ],
            "I0": [ 11617 ],
            "F": [ 12525 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8146 ],
            "I2": [ 11600 ],
            "I1": [ 11605 ],
            "I0": [ 11617 ],
            "F": [ 12524 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8148 ],
            "O": [ 8122 ],
            "I1": [ 12525 ],
            "I0": [ 12524 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11086 ],
            "O": [ 8117 ],
            "I1": [ 12522 ],
            "I0": [ 12521 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8122 ],
            "I2": [ 8121 ],
            "I1": [ 8119 ],
            "I0": [ 8117 ],
            "F": [ 12483 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110000101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11610 ],
            "I2": [ 11094 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12516 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001111010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11610 ],
            "I2": [ 11094 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12515 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11069 ],
            "O": [ 12508 ],
            "I1": [ 12516 ],
            "I0": [ 12515 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001111010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11610 ],
            "I2": [ 11094 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12511 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110000101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11610 ],
            "I2": [ 11094 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12510 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11069 ],
            "O": [ 12507 ],
            "I1": [ 12511 ],
            "I0": [ 12510 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11074 ],
            "O": [ 12492 ],
            "I1": [ 12508 ],
            "I0": [ 12507 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001111010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11610 ],
            "I2": [ 11094 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12503 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110000101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11610 ],
            "I2": [ 11094 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12502 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11069 ],
            "O": [ 12495 ],
            "I1": [ 12503 ],
            "I0": [ 12502 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110000101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11610 ],
            "I2": [ 11094 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12498 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001111010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11610 ],
            "I2": [ 11094 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12497 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11069 ],
            "O": [ 12494 ],
            "I1": [ 12498 ],
            "I0": [ 12497 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11074 ],
            "O": [ 12491 ],
            "I1": [ 12495 ],
            "I0": [ 12494 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y5/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11191 ],
            "O": [ 8121 ],
            "I1": [ 12492 ],
            "I0": [ 12491 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011011000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11592 ],
            "I2": [ 11088 ],
            "I1": [ 11084 ],
            "I0": [ 11318 ],
            "F": [ 12487 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110010010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11592 ],
            "I2": [ 11088 ],
            "I1": [ 11084 ],
            "I0": [ 11318 ],
            "F": [ 12486 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11086 ],
            "O": [ 8119 ],
            "I1": [ 12487 ],
            "I0": [ 12486 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8122 ],
            "I2": [ 8121 ],
            "I1": [ 8119 ],
            "I0": [ 8117 ],
            "F": [ 12482 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8115 ],
            "O": [ 12475 ],
            "I1": [ 12483 ],
            "I0": [ 12482 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100110010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12395 ],
            "I2": [ 12394 ],
            "I1": [ 11231 ],
            "I0": [ 12393 ],
            "F": [ 12478 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011001101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12395 ],
            "I2": [ 12394 ],
            "I1": [ 11231 ],
            "I0": [ 12393 ],
            "F": [ 12477 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12391 ],
            "O": [ 12474 ],
            "I1": [ 12478 ],
            "I0": [ 12477 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/ALU4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 12472 ],
            "I3": [ 12851 ],
            "I1": [ 12475 ],
            "I0": [ 12474 ],
            "COUT": [ 12372 ],
            "CIN": [ 8108 ]
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12472 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 8099 ],
            "F": [ 12470 ]
          }
        },
        "c.p_out_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 11028 ],
            "D": [ 12470 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011000111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11158 ],
            "I1": [ 11155 ],
            "I0": [ 11174 ],
            "F": [ 12466 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11158 ],
            "I1": [ 11155 ],
            "I0": [ 11174 ],
            "F": [ 12465 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11150 ],
            "O": [ 12458 ],
            "I1": [ 12466 ],
            "I0": [ 12465 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011000111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11158 ],
            "I1": [ 11155 ],
            "I0": [ 11174 ],
            "F": [ 12461 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11158 ],
            "I1": [ 11155 ],
            "I0": [ 11174 ],
            "F": [ 12460 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11150 ],
            "O": [ 12457 ],
            "I1": [ 12461 ],
            "I0": [ 12460 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11224 ],
            "O": [ 12442 ],
            "I1": [ 12458 ],
            "I0": [ 12457 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100111000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11158 ],
            "I1": [ 11155 ],
            "I0": [ 11174 ],
            "F": [ 12453 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11158 ],
            "I1": [ 11155 ],
            "I0": [ 11174 ],
            "F": [ 12452 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11150 ],
            "O": [ 12445 ],
            "I1": [ 12453 ],
            "I0": [ 12452 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11158 ],
            "I1": [ 11155 ],
            "I0": [ 11174 ],
            "F": [ 12448 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011000111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11158 ],
            "I1": [ 11155 ],
            "I0": [ 11174 ],
            "F": [ 12447 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11150 ],
            "O": [ 12444 ],
            "I1": [ 12448 ],
            "I0": [ 12447 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11224 ],
            "O": [ 12441 ],
            "I1": [ 12445 ],
            "I0": [ 12444 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11162 ],
            "O": [ 12410 ],
            "I1": [ 12442 ],
            "I0": [ 12441 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100111000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11158 ],
            "I1": [ 11155 ],
            "I0": [ 11174 ],
            "F": [ 12437 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11158 ],
            "I1": [ 11155 ],
            "I0": [ 11174 ],
            "F": [ 12436 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11150 ],
            "O": [ 12429 ],
            "I1": [ 12437 ],
            "I0": [ 12436 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100111000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11158 ],
            "I1": [ 11155 ],
            "I0": [ 11174 ],
            "F": [ 12432 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11158 ],
            "I1": [ 11155 ],
            "I0": [ 11174 ],
            "F": [ 12431 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11150 ],
            "O": [ 12428 ],
            "I1": [ 12432 ],
            "I0": [ 12431 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11224 ],
            "O": [ 12413 ],
            "I1": [ 12429 ],
            "I0": [ 12428 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011000111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11158 ],
            "I1": [ 11155 ],
            "I0": [ 11174 ],
            "F": [ 12424 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11158 ],
            "I1": [ 11155 ],
            "I0": [ 11174 ],
            "F": [ 12423 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11150 ],
            "O": [ 12416 ],
            "I1": [ 12424 ],
            "I0": [ 12423 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11158 ],
            "I1": [ 11155 ],
            "I0": [ 11174 ],
            "F": [ 12419 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100111000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11158 ],
            "I1": [ 11155 ],
            "I0": [ 11174 ],
            "F": [ 12418 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11150 ],
            "O": [ 12415 ],
            "I1": [ 12419 ],
            "I0": [ 12418 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11224 ],
            "O": [ 12412 ],
            "I1": [ 12416 ],
            "I0": [ 12415 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y3/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11162 ],
            "O": [ 12409 ],
            "I1": [ 12413 ],
            "I0": [ 12412 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y3/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11168 ],
            "O": [ 12391 ],
            "I1": [ 12410 ],
            "I0": [ 12409 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11067 ],
            "I2": [ 11069 ],
            "I1": [ 11094 ],
            "I0": [ 11079 ],
            "F": [ 12400 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11067 ],
            "I2": [ 11069 ],
            "I1": [ 11094 ],
            "I0": [ 11079 ],
            "F": [ 12399 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12403 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11191 ],
            "I2": [ 11610 ],
            "I1": [ 11219 ],
            "I0": [ 11589 ],
            "F": [ 12402 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11193 ],
            "O": [ 12394 ],
            "I1": [ 12403 ],
            "I0": [ 12402 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11074 ],
            "O": [ 12393 ],
            "I1": [ 12400 ],
            "I0": [ 12399 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11189 ],
            "I0": [ 11224 ],
            "F": [ 12395 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12395 ],
            "I2": [ 12394 ],
            "I1": [ 11231 ],
            "I0": [ 12393 ],
            "F": [ 12390 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12395 ],
            "I2": [ 12394 ],
            "I1": [ 11231 ],
            "I0": [ 12393 ],
            "F": [ 12389 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12391 ],
            "O": [ 12374 ],
            "I1": [ 12390 ],
            "I0": [ 12389 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111000010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12328 ],
            "I2": [ 11168 ],
            "I1": [ 11158 ],
            "I0": [ 11155 ],
            "F": [ 12385 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100001111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12328 ],
            "I2": [ 11168 ],
            "I1": [ 11158 ],
            "I0": [ 11155 ],
            "F": [ 12384 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12330 ],
            "O": [ 12377 ],
            "I1": [ 12385 ],
            "I0": [ 12384 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000111101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12328 ],
            "I2": [ 11168 ],
            "I1": [ 11158 ],
            "I0": [ 11155 ],
            "F": [ 12380 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011110000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12328 ],
            "I2": [ 11168 ],
            "I1": [ 11158 ],
            "I0": [ 11155 ],
            "F": [ 12379 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12330 ],
            "O": [ 12376 ],
            "I1": [ 12380 ],
            "I0": [ 12379 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12326 ],
            "O": [ 12373 ],
            "I1": [ 12377 ],
            "I0": [ 12376 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/ALU5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 12370 ],
            "I3": [ 12851 ],
            "I1": [ 12374 ],
            "I0": [ 12373 ],
            "COUT": [ 12346 ],
            "CIN": [ 12372 ]
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12370 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 11028 ],
            "F": [ 12368 ]
          }
        },
        "c.p_out_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 10978 ],
            "D": [ 12368 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12328 ],
            "I2": [ 11168 ],
            "I1": [ 11158 ],
            "I0": [ 11155 ],
            "F": [ 12364 ]
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12328 ],
            "I2": [ 11168 ],
            "I1": [ 11158 ],
            "I0": [ 11155 ],
            "F": [ 12363 ]
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12330 ],
            "O": [ 12356 ],
            "I1": [ 12364 ],
            "I0": [ 12363 ]
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12328 ],
            "I2": [ 11168 ],
            "I1": [ 11158 ],
            "I0": [ 11155 ],
            "F": [ 12359 ]
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12328 ],
            "I2": [ 11168 ],
            "I1": [ 11158 ],
            "I0": [ 11155 ],
            "F": [ 12358 ]
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12330 ],
            "O": [ 12355 ],
            "I1": [ 12359 ],
            "I0": [ 12358 ]
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12326 ],
            "O": [ 12348 ],
            "I1": [ 12356 ],
            "I0": [ 12355 ]
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10905 ],
            "I2": [ 10903 ],
            "I1": [ 10901 ],
            "I0": [ 10929 ],
            "F": [ 12351 ]
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10905 ],
            "I2": [ 10903 ],
            "I1": [ 10901 ],
            "I0": [ 10929 ],
            "F": [ 12350 ]
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10927 ],
            "O": [ 12347 ],
            "I1": [ 12351 ],
            "I0": [ 12350 ]
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/ALU0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 12344 ],
            "I3": [ 12851 ],
            "I1": [ 12348 ],
            "I0": [ 12347 ],
            "COUT": [ 10916 ],
            "CIN": [ 12346 ]
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12344 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 10978 ],
            "F": [ 12342 ]
          }
        },
        "c.p_out_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 10913 ],
            "D": [ 12342 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10943 ],
            "I2": [ 10941 ],
            "I1": [ 10939 ],
            "I0": [ 10933 ],
            "F": [ 12338 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011101110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10943 ],
            "I2": [ 10941 ],
            "I1": [ 10939 ],
            "I0": [ 10933 ],
            "F": [ 12337 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10944 ],
            "O": [ 10929 ],
            "I1": [ 12338 ],
            "I0": [ 12337 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101100110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10943 ],
            "I2": [ 11139 ],
            "I1": [ 11135 ],
            "I0": [ 11137 ],
            "F": [ 12333 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001011111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10943 ],
            "I2": [ 11139 ],
            "I1": [ 11135 ],
            "I0": [ 11137 ],
            "F": [ 12332 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11133 ],
            "O": [ 10937 ],
            "I1": [ 12333 ],
            "I0": [ 12332 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_I2_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y4/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11189 ],
            "I1": [ 11162 ],
            "I0": [ 11224 ],
            "F": [ 12330 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y4/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11150 ],
            "I1": [ 11152 ],
            "I0": [ 11174 ],
            "F": [ 12328 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10937 ],
            "I2": [ 10936 ],
            "I1": [ 10935 ],
            "I0": [ 10933 ],
            "F": [ 12326 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11699 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11698 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7707 ],
            "I0": [ 7851 ],
            "F": [ 11089 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7671 ],
            "I1": [ 7976 ],
            "I0": [ 7970 ],
            "F": [ 12319 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7671 ],
            "I1": [ 7976 ],
            "I0": [ 7970 ],
            "F": [ 12318 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12313 ],
            "O": [ 11090 ],
            "I1": [ 12319 ],
            "I0": [ 12318 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7693 ],
            "I0": [ 7954 ],
            "F": [ 12313 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7671 ],
            "I1": [ 7976 ],
            "I0": [ 7970 ],
            "F": [ 12312 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7671 ],
            "I1": [ 7976 ],
            "I0": [ 7970 ],
            "F": [ 12311 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12313 ],
            "O": [ 11596 ],
            "I1": [ 12312 ],
            "I0": [ 12311 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11450 ],
            "I2": [ 11449 ],
            "I1": [ 7671 ],
            "I0": [ 7981 ],
            "F": [ 11597 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 7808 ],
            "I1": [ 8000 ],
            "I0": [ 7793 ],
            "F": [ 11595 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11337 ],
            "I2": [ 11341 ],
            "I1": [ 8026 ],
            "I0": [ 7793 ],
            "F": [ 12305 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11337 ],
            "I2": [ 11341 ],
            "I1": [ 8026 ],
            "I0": [ 7793 ],
            "F": [ 12304 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11345 ],
            "O": [ 11472 ],
            "I1": [ 12305 ],
            "I0": [ 12304 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11450 ],
            "I2": [ 11449 ],
            "I1": [ 7671 ],
            "I0": [ 7981 ],
            "F": [ 11470 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7736 ],
            "I2": [ 7723 ],
            "I1": [ 7970 ],
            "I0": [ 7954 ],
            "F": [ 11800 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7736 ],
            "I2": [ 7723 ],
            "I1": [ 7970 ],
            "I0": [ 7954 ],
            "F": [ 11799 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7900 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 12297 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7900 ],
            "I1": [ 7793 ],
            "I0": [ 7771 ],
            "F": [ 12296 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7915 ],
            "O": [ 12289 ],
            "I1": [ 12297 ],
            "I0": [ 12296 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7900 ],
            "I1": [ 7793 ],
            "I0": [ 7783 ],
            "F": [ 12292 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12291 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7915 ],
            "O": [ 12288 ],
            "I1": [ 12292 ],
            "I0": [ 12291 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7928 ],
            "O": [ 12170 ],
            "I1": [ 12289 ],
            "I0": [ 12288 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8454 ],
            "I2": [ 10349 ],
            "I1": [ 11924 ],
            "I0": [ 10415 ],
            "F": [ 12284 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8454 ],
            "I2": [ 10349 ],
            "I1": [ 11924 ],
            "I0": [ 10415 ],
            "F": [ 12283 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8455 ],
            "O": [ 12276 ],
            "I1": [ 12284 ],
            "I0": [ 12283 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8454 ],
            "I2": [ 10349 ],
            "I1": [ 11924 ],
            "I0": [ 10415 ],
            "F": [ 12279 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8454 ],
            "I2": [ 10349 ],
            "I1": [ 11924 ],
            "I0": [ 10415 ],
            "F": [ 12278 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8455 ],
            "O": [ 12275 ],
            "I1": [ 12279 ],
            "I0": [ 12278 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8457 ],
            "O": [ 12260 ],
            "I1": [ 12276 ],
            "I0": [ 12275 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8454 ],
            "I2": [ 10349 ],
            "I1": [ 11924 ],
            "I0": [ 10415 ],
            "F": [ 12271 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8454 ],
            "I2": [ 10349 ],
            "I1": [ 11924 ],
            "I0": [ 10415 ],
            "F": [ 12270 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8455 ],
            "O": [ 12263 ],
            "I1": [ 12271 ],
            "I0": [ 12270 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8454 ],
            "I2": [ 10349 ],
            "I1": [ 11924 ],
            "I0": [ 10415 ],
            "F": [ 12266 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8454 ],
            "I2": [ 10349 ],
            "I1": [ 11924 ],
            "I0": [ 10415 ],
            "F": [ 12265 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8455 ],
            "O": [ 12262 ],
            "I1": [ 12266 ],
            "I0": [ 12265 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8457 ],
            "O": [ 12259 ],
            "I1": [ 12263 ],
            "I0": [ 12262 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y11/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8614 ],
            "O": [ 8367 ],
            "I1": [ 12260 ],
            "I0": [ 12259 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100110011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11405 ],
            "I2": [ 11404 ],
            "I1": [ 11403 ],
            "I0": [ 11401 ],
            "F": [ 12255 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011001100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11405 ],
            "I2": [ 11404 ],
            "I1": [ 11403 ],
            "I0": [ 11401 ],
            "F": [ 12254 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8399 ],
            "O": [ 12247 ],
            "I1": [ 12255 ],
            "I0": [ 12254 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011001100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11405 ],
            "I2": [ 11404 ],
            "I1": [ 11403 ],
            "I0": [ 11401 ],
            "F": [ 12250 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100110011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11405 ],
            "I2": [ 11404 ],
            "I1": [ 11403 ],
            "I0": [ 11401 ],
            "F": [ 12249 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8399 ],
            "O": [ 12246 ],
            "I1": [ 12250 ],
            "I0": [ 12249 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8393 ],
            "O": [ 8361 ],
            "I1": [ 12247 ],
            "I0": [ 12246 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8457 ],
            "I1": [ 8455 ],
            "I0": [ 8454 ],
            "F": [ 8350 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8415 ],
            "I0": [ 8414 ],
            "F": [ 8347 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12234 ],
            "O": [ 8343 ],
            "I1": [ 12231 ],
            "I0": [ 12236 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7876 ],
            "I2": [ 7818 ],
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 12239 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7876 ],
            "I2": [ 7818 ],
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 12238 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11499 ],
            "O": [ 12232 ],
            "I1": [ 12239 ],
            "I0": [ 12238 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101001000101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12232 ],
            "I2": [ 12170 ],
            "I1": [ 11403 ],
            "I0": [ 11401 ],
            "F": [ 12236 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11830 ],
            "I1": [ 7876 ],
            "I0": [ 7808 ],
            "F": [ 12234 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12232 ],
            "I0": [ 12170 ],
            "F": [ 12231 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7889 ],
            "I0": [ 7793 ],
            "F": [ 11499 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7818 ],
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 12226 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 12225 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 12218 ],
            "I1": [ 12226 ],
            "I0": [ 12225 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 12221 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12220 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 12217 ],
            "I1": [ 12221 ],
            "I0": [ 12220 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 12202 ],
            "I1": [ 12218 ],
            "I0": [ 12217 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 12213 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 12212 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 12205 ],
            "I1": [ 12213 ],
            "I0": [ 12212 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 12208 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12207 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 12204 ],
            "I1": [ 12208 ],
            "I0": [ 12207 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 12201 ],
            "I1": [ 12205 ],
            "I0": [ 12204 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11499 ],
            "O": [ 12169 ],
            "I1": [ 12202 ],
            "I0": [ 12201 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001001001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 12197 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 12196 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 12189 ],
            "I1": [ 12197 ],
            "I0": [ 12196 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101001101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 12192 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7818 ],
            "I0": [ 8026 ],
            "F": [ 12191 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 12188 ],
            "I1": [ 12192 ],
            "I0": [ 12191 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 12173 ],
            "I1": [ 12189 ],
            "I0": [ 12188 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7818 ],
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 12184 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 12183 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 12176 ],
            "I1": [ 12184 ],
            "I0": [ 12183 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 12179 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7818 ],
            "I0": [ 8026 ],
            "F": [ 12178 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 12175 ],
            "I1": [ 12179 ],
            "I0": [ 12178 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 12172 ],
            "I1": [ 12176 ],
            "I0": [ 12175 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11499 ],
            "O": [ 12168 ],
            "I1": [ 12173 ],
            "I0": [ 12172 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12170 ],
            "O": [ 8493 ],
            "I1": [ 12169 ],
            "I0": [ 12168 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000101110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7818 ],
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 12164 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010110111011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7818 ],
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 12163 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7671 ],
            "O": [ 12156 ],
            "I1": [ 12164 ],
            "I0": [ 12163 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110001110010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7818 ],
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 12159 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7818 ],
            "I0": [ 8013 ],
            "F": [ 12158 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7671 ],
            "O": [ 12155 ],
            "I1": [ 12159 ],
            "I0": [ 12158 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7683 ],
            "O": [ 12140 ],
            "I1": [ 12156 ],
            "I0": [ 12155 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100101011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7818 ],
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 12151 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7818 ],
            "I1": [ 8013 ],
            "I0": [ 7981 ],
            "F": [ 12150 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7671 ],
            "O": [ 12143 ],
            "I1": [ 12151 ],
            "I0": [ 12150 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7818 ],
            "I1": [ 8013 ],
            "I0": [ 8000 ],
            "F": [ 12146 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7818 ],
            "I0": [ 8013 ],
            "F": [ 12145 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7671 ],
            "O": [ 12142 ],
            "I1": [ 12146 ],
            "I0": [ 12145 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7683 ],
            "O": [ 12139 ],
            "I1": [ 12143 ],
            "I0": [ 12142 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y14/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 11387 ],
            "I1": [ 12140 ],
            "I0": [ 12139 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7693 ],
            "I1": [ 7976 ],
            "I0": [ 7970 ],
            "F": [ 11384 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7723 ],
            "I0": [ 7954 ],
            "F": [ 11381 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7693 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 12133 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7693 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 12132 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11817 ],
            "O": [ 12125 ],
            "I1": [ 12133 ],
            "I0": [ 12132 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7693 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 12128 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12127 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11817 ],
            "O": [ 12124 ],
            "I1": [ 12128 ],
            "I0": [ 12127 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12095 ],
            "O": [ 12109 ],
            "I1": [ 12125 ],
            "I0": [ 12124 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7693 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 12120 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7693 ],
            "I0": [ 7981 ],
            "F": [ 12119 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11817 ],
            "O": [ 12112 ],
            "I1": [ 12120 ],
            "I0": [ 12119 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7693 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 12115 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7693 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 12114 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11817 ],
            "O": [ 12111 ],
            "I1": [ 12115 ],
            "I0": [ 12114 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12095 ],
            "O": [ 12108 ],
            "I1": [ 12112 ],
            "I0": [ 12111 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y17/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11805 ],
            "O": [ 8496 ],
            "I1": [ 12109 ],
            "I0": [ 12108 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_I1_MUX2_LUT6_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7671 ],
            "I1": [ 8013 ],
            "I0": [ 8000 ],
            "F": [ 12095 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011010110011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y17/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7693 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 12103 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y17/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7693 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 12102 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y17/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11817 ],
            "O": [ 12093 ],
            "I1": [ 12103 ],
            "I0": [ 12102 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100101001100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y17/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7693 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 12098 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y17/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7693 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 12097 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y17/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11817 ],
            "O": [ 12092 ],
            "I1": [ 12098 ],
            "I0": [ 12097 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y17/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12095 ],
            "O": [ 11809 ],
            "I1": [ 12093 ],
            "I0": [ 12092 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11916 ],
            "O": [ 8455 ],
            "I1": [ 12055 ],
            "I0": [ 12069 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011110101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7783 ],
            "I1": [ 8839 ],
            "I0": [ 7771 ],
            "F": [ 12087 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7783 ],
            "I1": [ 8839 ],
            "I0": [ 7771 ],
            "F": [ 12086 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 12051 ],
            "I1": [ 12087 ],
            "I0": [ 12086 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100001010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7783 ],
            "I1": [ 8839 ],
            "I0": [ 7771 ],
            "F": [ 12082 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7783 ],
            "I1": [ 8839 ],
            "I0": [ 7771 ],
            "F": [ 12081 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 12050 ],
            "I1": [ 12082 ],
            "I0": [ 12081 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7783 ],
            "I1": [ 8839 ],
            "I0": [ 7771 ],
            "F": [ 12077 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7783 ],
            "I1": [ 8839 ],
            "I0": [ 7771 ],
            "F": [ 12076 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 12068 ],
            "I1": [ 12077 ],
            "I0": [ 12076 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7783 ],
            "I1": [ 8839 ],
            "I0": [ 7771 ],
            "F": [ 12072 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7783 ],
            "I1": [ 8839 ],
            "I0": [ 7771 ],
            "F": [ 12071 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 12067 ],
            "I1": [ 12072 ],
            "I0": [ 12071 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11920 ],
            "O": [ 12069 ],
            "I1": [ 12068 ],
            "I0": [ 12067 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7783 ],
            "I1": [ 8839 ],
            "I0": [ 7771 ],
            "F": [ 12063 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7783 ],
            "I1": [ 8839 ],
            "I0": [ 7771 ],
            "F": [ 12062 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 12054 ],
            "I1": [ 12063 ],
            "I0": [ 12062 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7783 ],
            "I1": [ 8839 ],
            "I0": [ 7771 ],
            "F": [ 12058 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7783 ],
            "I1": [ 8839 ],
            "I0": [ 7771 ],
            "F": [ 12057 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 12053 ],
            "I1": [ 12058 ],
            "I0": [ 12057 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y8/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11920 ],
            "O": [ 12055 ],
            "I1": [ 12054 ],
            "I0": [ 12053 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11920 ],
            "O": [ 11922 ],
            "I1": [ 12051 ],
            "I0": [ 12050 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100110011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8635 ],
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 12046 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 12045 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 12038 ],
            "I1": [ 12046 ],
            "I0": [ 12045 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011001101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8635 ],
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 12041 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 12040 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 12037 ],
            "I1": [ 12041 ],
            "I0": [ 12040 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10122 ],
            "O": [ 12022 ],
            "I1": [ 12038 ],
            "I0": [ 12037 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 12033 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100110011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8635 ],
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 12032 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 12025 ],
            "I1": [ 12033 ],
            "I0": [ 12032 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 12028 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011001101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8635 ],
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 12027 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 12024 ],
            "I1": [ 12028 ],
            "I0": [ 12027 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10122 ],
            "O": [ 12021 ],
            "I1": [ 12025 ],
            "I0": [ 12024 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10086 ],
            "O": [ 11990 ],
            "I1": [ 12022 ],
            "I0": [ 12021 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000011111001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8635 ],
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 12017 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 12016 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 12009 ],
            "I1": [ 12017 ],
            "I0": [ 12016 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000011110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8635 ],
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 12012 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 12011 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 12008 ],
            "I1": [ 12012 ],
            "I0": [ 12011 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10122 ],
            "O": [ 11993 ],
            "I1": [ 12009 ],
            "I0": [ 12008 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 12004 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000011111001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8635 ],
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 12003 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 11996 ],
            "I1": [ 12004 ],
            "I0": [ 12003 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 11999 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000011110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8635 ],
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 11998 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 11995 ],
            "I1": [ 11999 ],
            "I0": [ 11998 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10122 ],
            "O": [ 11992 ],
            "I1": [ 11996 ],
            "I0": [ 11995 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y15/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10086 ],
            "O": [ 11989 ],
            "I1": [ 11993 ],
            "I0": [ 11992 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y15/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10415 ],
            "O": [ 8610 ],
            "I1": [ 11990 ],
            "I0": [ 11989 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110110000110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10122 ],
            "I2": [ 10209 ],
            "I1": [ 8335 ],
            "I0": [ 10215 ],
            "F": [ 8592 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8455 ],
            "I0": [ 8454 ],
            "F": [ 8615 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000011110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10349 ],
            "I2": [ 11924 ],
            "I1": [ 11922 ],
            "I0": [ 11916 ],
            "F": [ 8612 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7900 ],
            "I2": [ 7818 ],
            "I1": [ 7808 ],
            "I0": [ 7793 ],
            "F": [ 11982 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7900 ],
            "I1": [ 7818 ],
            "I0": [ 7793 ],
            "F": [ 11981 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7915 ],
            "O": [ 11974 ],
            "I1": [ 11982 ],
            "I0": [ 11981 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7900 ],
            "I1": [ 7818 ],
            "I0": [ 7808 ],
            "F": [ 11977 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7900 ],
            "I0": [ 7818 ],
            "F": [ 11976 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7915 ],
            "O": [ 11973 ],
            "I1": [ 11977 ],
            "I0": [ 11976 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7928 ],
            "O": [ 11935 ],
            "I1": [ 11974 ],
            "I0": [ 11973 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7793 ],
            "I1": [ 8884 ],
            "I0": [ 7783 ],
            "F": [ 11969 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7935 ],
            "I1": [ 7793 ],
            "I0": [ 8884 ],
            "F": [ 11968 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 11953 ],
            "I1": [ 11969 ],
            "I0": [ 11968 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_LUT4_I0_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7944 ],
            "I1": [ 8839 ],
            "I0": [ 7771 ],
            "F": [ 11965 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11935 ],
            "I2": [ 11953 ],
            "I1": [ 11965 ],
            "I0": [ 11957 ],
            "F": [ 10085 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7935 ],
            "I0": [ 7783 ],
            "F": [ 11957 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11960 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001001101101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11957 ],
            "I2": [ 7944 ],
            "I1": [ 8839 ],
            "I0": [ 7771 ],
            "F": [ 11959 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11953 ],
            "O": [ 11933 ],
            "I1": [ 11960 ],
            "I0": [ 11959 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001001101101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11957 ],
            "I2": [ 7944 ],
            "I1": [ 8839 ],
            "I0": [ 7771 ],
            "F": [ 11951 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11950 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11953 ],
            "O": [ 11932 ],
            "I1": [ 11951 ],
            "I0": [ 11950 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8370 ],
            "I2": [ 10342 ],
            "I1": [ 7833 ],
            "I0": [ 7954 ],
            "F": [ 11946 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8370 ],
            "I2": [ 10342 ],
            "I1": [ 7833 ],
            "I0": [ 7954 ],
            "F": [ 11945 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8293 ],
            "O": [ 11938 ],
            "I1": [ 11946 ],
            "I0": [ 11945 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8370 ],
            "I2": [ 10342 ],
            "I1": [ 7833 ],
            "I0": [ 7954 ],
            "F": [ 11941 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8370 ],
            "I2": [ 10342 ],
            "I1": [ 7833 ],
            "I0": [ 7954 ],
            "F": [ 11940 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8293 ],
            "O": [ 11937 ],
            "I1": [ 11941 ],
            "I0": [ 11940 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8296 ],
            "O": [ 8614 ],
            "I1": [ 11938 ],
            "I0": [ 11937 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11935 ],
            "O": [ 11924 ],
            "I1": [ 11933 ],
            "I0": [ 11932 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11537 ],
            "I2": [ 11536 ],
            "I1": [ 7935 ],
            "I0": [ 7761 ],
            "F": [ 11928 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11537 ],
            "I2": [ 11536 ],
            "I1": [ 7935 ],
            "I0": [ 7761 ],
            "F": [ 11927 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11534 ],
            "O": [ 8454 ],
            "I1": [ 11928 ],
            "I0": [ 11927 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11405 ],
            "I2": [ 11404 ],
            "I1": [ 11403 ],
            "I0": [ 11401 ],
            "F": [ 8457 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11924 ],
            "I1": [ 11922 ],
            "I0": [ 11916 ],
            "F": [ 10415 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7944 ],
            "I1": [ 8600 ],
            "I0": [ 7761 ],
            "F": [ 11920 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7900 ],
            "I1": [ 7808 ],
            "I0": [ 7793 ],
            "F": [ 11914 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7900 ],
            "I1": [ 7808 ],
            "I0": [ 7793 ],
            "F": [ 11913 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11826 ],
            "O": [ 11916 ],
            "I1": [ 11914 ],
            "I0": [ 11913 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7928 ],
            "I0": [ 7783 ],
            "F": [ 11826 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7900 ],
            "I1": [ 7808 ],
            "I0": [ 7793 ],
            "F": [ 11825 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7900 ],
            "I1": [ 7808 ],
            "I0": [ 7793 ],
            "F": [ 11824 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7900 ],
            "I2": [ 7818 ],
            "I1": [ 7808 ],
            "I0": [ 7793 ],
            "F": [ 11906 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7900 ],
            "I1": [ 7818 ],
            "I0": [ 7793 ],
            "F": [ 11905 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7915 ],
            "O": [ 11898 ],
            "I1": [ 11906 ],
            "I0": [ 11905 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7900 ],
            "I1": [ 7818 ],
            "I0": [ 7808 ],
            "F": [ 11901 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11900 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7915 ],
            "O": [ 11897 ],
            "I1": [ 11901 ],
            "I0": [ 11900 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7928 ],
            "O": [ 10346 ],
            "I1": [ 11898 ],
            "I0": [ 11897 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 7818 ],
            "F": [ 10351 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10346 ],
            "O": [ 10349 ],
            "I1": [ 11837 ],
            "I0": [ 11841 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001001001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11891 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11890 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 11883 ],
            "I1": [ 11891 ],
            "I0": [ 11890 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11886 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11885 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 11882 ],
            "I1": [ 11886 ],
            "I0": [ 11885 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 11836 ],
            "I1": [ 11883 ],
            "I0": [ 11882 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111110110110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11878 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11877 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 11870 ],
            "I1": [ 11878 ],
            "I0": [ 11877 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11873 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11872 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 11869 ],
            "I1": [ 11873 ],
            "I0": [ 11872 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 11835 ],
            "I1": [ 11870 ],
            "I0": [ 11869 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111110110110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11865 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11864 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 11857 ],
            "I1": [ 11865 ],
            "I0": [ 11864 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11860 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11859 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 11856 ],
            "I1": [ 11860 ],
            "I0": [ 11859 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 11840 ],
            "I1": [ 11857 ],
            "I0": [ 11856 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001001001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11852 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11851 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 11844 ],
            "I1": [ 11852 ],
            "I0": [ 11851 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11847 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11846 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 11843 ],
            "I1": [ 11847 ],
            "I0": [ 11846 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 11839 ],
            "I1": [ 11844 ],
            "I0": [ 11843 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y13/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11830 ],
            "O": [ 11841 ],
            "I1": [ 11840 ],
            "I0": [ 11839 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y13/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11830 ],
            "O": [ 11837 ],
            "I1": [ 11836 ],
            "I0": [ 11835 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7889 ],
            "I0": [ 7818 ],
            "F": [ 11830 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11829 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 7876 ],
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11828 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11830 ],
            "O": [ 11405 ],
            "I1": [ 11829 ],
            "I0": [ 11828 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11826 ],
            "O": [ 11404 ],
            "I1": [ 11825 ],
            "I0": [ 11824 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7876 ],
            "I1": [ 7818 ],
            "I0": [ 7808 ],
            "F": [ 11403 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_LUT3_F_I1_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y17/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7683 ],
            "I0": [ 8013 ],
            "F": [ 11817 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_LUT3_F_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y17/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7693 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 11815 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y17/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7693 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 11814 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_LUT3_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y17/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11817 ],
            "O": [ 11812 ],
            "I1": [ 11815 ],
            "I0": [ 11814 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8373 ],
            "I1": [ 11812 ],
            "I0": [ 8370 ],
            "F": [ 8393 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7671 ],
            "I0": [ 8026 ],
            "F": [ 11401 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y17/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11809 ],
            "I0": [ 11805 ],
            "F": [ 8399 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7736 ],
            "I2": [ 7723 ],
            "I1": [ 7970 ],
            "I0": [ 7954 ],
            "F": [ 11803 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7736 ],
            "I2": [ 7723 ],
            "I1": [ 7970 ],
            "I0": [ 7954 ],
            "F": [ 11802 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11796 ],
            "O": [ 11805 ],
            "I1": [ 11803 ],
            "I0": [ 11802 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11796 ],
            "O": [ 11391 ],
            "I1": [ 11800 ],
            "I0": [ 11799 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y14/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7707 ],
            "I0": [ 7976 ],
            "F": [ 11796 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111100010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11384 ],
            "I2": [ 11796 ],
            "I1": [ 11381 ],
            "I0": [ 11739 ],
            "F": [ 11371 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7693 ],
            "I0": [ 7970 ],
            "F": [ 11739 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11592 ],
            "I1": [ 11610 ],
            "I0": [ 11589 ],
            "F": [ 11790 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11592 ],
            "I1": [ 11610 ],
            "I0": [ 11589 ],
            "F": [ 11789 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11605 ],
            "O": [ 11782 ],
            "I1": [ 11790 ],
            "I0": [ 11789 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11592 ],
            "I1": [ 11610 ],
            "I0": [ 11589 ],
            "F": [ 11785 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11592 ],
            "I2": [ 11610 ],
            "I1": [ 11589 ],
            "I0": [ 11617 ],
            "F": [ 11784 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11605 ],
            "O": [ 11781 ],
            "I1": [ 11785 ],
            "I0": [ 11784 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11600 ],
            "O": [ 11766 ],
            "I1": [ 11782 ],
            "I0": [ 11781 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11592 ],
            "I1": [ 11610 ],
            "I0": [ 11589 ],
            "F": [ 11777 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11592 ],
            "I1": [ 11610 ],
            "I0": [ 11589 ],
            "F": [ 11776 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11605 ],
            "O": [ 11769 ],
            "I1": [ 11777 ],
            "I0": [ 11776 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11592 ],
            "I1": [ 11610 ],
            "I0": [ 11589 ],
            "F": [ 11772 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11592 ],
            "I2": [ 11610 ],
            "I1": [ 11589 ],
            "I0": [ 11617 ],
            "F": [ 11771 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11605 ],
            "O": [ 11768 ],
            "I1": [ 11772 ],
            "I0": [ 11771 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11600 ],
            "O": [ 11765 ],
            "I1": [ 11769 ],
            "I0": [ 11768 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y2/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11602 ],
            "O": [ 8133 ],
            "I1": [ 11766 ],
            "I0": [ 11765 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11320 ],
            "I2": [ 11329 ],
            "I1": [ 11323 ],
            "I0": [ 11354 ],
            "F": [ 11760 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11320 ],
            "I2": [ 11329 ],
            "I1": [ 11323 ],
            "I0": [ 11354 ],
            "F": [ 11759 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11734 ],
            "O": [ 8139 ],
            "I1": [ 11469 ],
            "I0": [ 11474 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11478 ],
            "O": [ 8138 ],
            "I1": [ 11760 ],
            "I0": [ 11759 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11605 ],
            "I0": [ 11617 ],
            "F": [ 8140 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11744 ],
            "O": [ 8131 ],
            "I1": [ 11752 ],
            "I0": [ 11754 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11744 ],
            "O": [ 8129 ],
            "I1": [ 11748 ],
            "I0": [ 11750 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT4_I0_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010010101101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11734 ],
            "I2": [ 11742 ],
            "I1": [ 11472 ],
            "I0": [ 11746 ],
            "F": [ 11754 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT4_I0_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100101011010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11734 ],
            "I2": [ 11742 ],
            "I1": [ 11472 ],
            "I0": [ 11746 ],
            "F": [ 11752 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010101001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11734 ],
            "I2": [ 11742 ],
            "I1": [ 11472 ],
            "I0": [ 11746 ],
            "F": [ 11750 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11734 ],
            "I2": [ 11742 ],
            "I1": [ 11472 ],
            "I0": [ 11746 ],
            "F": [ 11748 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11090 ],
            "I2": [ 11089 ],
            "I1": [ 7693 ],
            "I0": [ 7858 ],
            "F": [ 11746 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11358 ],
            "I1": [ 11470 ],
            "I0": [ 11447 ],
            "F": [ 11744 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11363 ],
            "I2": [ 11362 ],
            "I1": [ 7707 ],
            "I0": [ 7858 ],
            "F": [ 11742 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7723 ],
            "I0": [ 7851 ],
            "F": [ 11362 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11739 ],
            "I2": [ 7707 ],
            "I1": [ 7954 ],
            "I0": [ 11736 ],
            "F": [ 11363 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 7683 ],
            "I1": [ 7976 ],
            "I0": [ 7970 ],
            "F": [ 11736 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11736 ],
            "I1": [ 7707 ],
            "I0": [ 7954 ],
            "F": [ 11358 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11597 ],
            "I2": [ 11596 ],
            "I1": [ 11595 ],
            "I0": [ 11594 ],
            "F": [ 11734 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7818 ],
            "I0": [ 7981 ],
            "F": [ 11594 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 7808 ],
            "I1": [ 8000 ],
            "I0": [ 7793 ],
            "F": [ 11716 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 7808 ],
            "I1": [ 8000 ],
            "I0": [ 7793 ],
            "F": [ 11715 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 7976 ],
            "I0": [ 7970 ],
            "F": [ 11726 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 7976 ],
            "I0": [ 7970 ],
            "F": [ 11725 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y5/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11720 ],
            "O": [ 11081 ],
            "I1": [ 11726 ],
            "I0": [ 11725 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7683 ],
            "I0": [ 7954 ],
            "F": [ 11720 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y4/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 7976 ],
            "I0": [ 7970 ],
            "F": [ 11719 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y4/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 7976 ],
            "I0": [ 7970 ],
            "F": [ 11718 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y4/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11720 ],
            "O": [ 11072 ],
            "I1": [ 11719 ],
            "I0": [ 11718 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11594 ],
            "O": [ 11071 ],
            "I1": [ 11716 ],
            "I0": [ 11715 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7793 ],
            "I0": [ 7783 ],
            "F": [ 11711 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7793 ],
            "I0": [ 7783 ],
            "F": [ 11710 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11705 ],
            "O": [ 11070 ],
            "I1": [ 11711 ],
            "I0": [ 11710 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7808 ],
            "I0": [ 7981 ],
            "F": [ 11705 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y2/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7793 ],
            "I0": [ 7783 ],
            "F": [ 11704 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y2/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7793 ],
            "I0": [ 7783 ],
            "F": [ 11703 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y2/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11705 ],
            "O": [ 11075 ],
            "I1": [ 11704 ],
            "I0": [ 11703 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y2/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11063 ],
            "I0": [ 11062 ],
            "F": [ 11077 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11698 ],
            "I1": [ 7793 ],
            "I0": [ 7981 ],
            "F": [ 11076 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11699 ],
            "I2": [ 11698 ],
            "I1": [ 7793 ],
            "I0": [ 7981 ],
            "F": [ 11145 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7771 ],
            "I0": [ 7761 ],
            "F": [ 11143 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_MUX2_LUT5_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7761 ],
            "I0": [ 7748 ],
            "F": [ 11123 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_MUX2_LUT5_S0_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11050 ],
            "I1": [ 7808 ],
            "I0": [ 7954 ],
            "F": [ 10946 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7771 ],
            "I0": [ 7761 ],
            "F": [ 11690 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7771 ],
            "I0": [ 7761 ],
            "F": [ 11689 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11142 ],
            "O": [ 11124 ],
            "I1": [ 11690 ],
            "I0": [ 11689 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11218 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7876 ],
            "I2": [ 8026 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11684 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7876 ],
            "I2": [ 8026 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11683 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11255 ],
            "O": [ 11098 ],
            "I1": [ 11684 ],
            "I0": [ 11683 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11117 ],
            "I1": [ 7876 ],
            "I0": [ 7761 ],
            "F": [ 11095 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7928 ],
            "I2": [ 7915 ],
            "I1": [ 7662 ],
            "I0": [ 7652 ],
            "F": [ 11678 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7928 ],
            "I2": [ 7915 ],
            "I1": [ 7662 ],
            "I0": [ 7652 ],
            "F": [ 11677 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11236 ],
            "O": [ 11097 ],
            "I1": [ 11678 ],
            "I0": [ 11677 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11673 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11672 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 11665 ],
            "I1": [ 11673 ],
            "I0": [ 11672 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010011010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11668 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8026 ],
            "I0": [ 7783 ],
            "F": [ 11667 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 11664 ],
            "I1": [ 11668 ],
            "I0": [ 11667 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 11649 ],
            "I1": [ 11665 ],
            "I0": [ 11664 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000111011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11660 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001001111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11659 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 11652 ],
            "I1": [ 11660 ],
            "I0": [ 11659 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101100101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11655 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8026 ],
            "I0": [ 7783 ],
            "F": [ 11654 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 11651 ],
            "I1": [ 11655 ],
            "I0": [ 11654 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 11648 ],
            "I1": [ 11652 ],
            "I0": [ 11651 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11255 ],
            "O": [ 11615 ],
            "I1": [ 11649 ],
            "I0": [ 11648 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000111011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11644 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001001111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11643 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 11636 ],
            "I1": [ 11644 ],
            "I0": [ 11643 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101100101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11639 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8026 ],
            "I0": [ 7783 ],
            "F": [ 11638 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 11635 ],
            "I1": [ 11639 ],
            "I0": [ 11638 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 11620 ],
            "I1": [ 11636 ],
            "I0": [ 11635 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11631 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11630 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 11623 ],
            "I1": [ 11631 ],
            "I0": [ 11630 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010011010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11626 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8026 ],
            "I0": [ 7783 ],
            "F": [ 11625 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 11622 ],
            "I1": [ 11626 ],
            "I0": [ 11625 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 11619 ],
            "I1": [ 11623 ],
            "I0": [ 11622 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y7/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11255 ],
            "O": [ 11614 ],
            "I1": [ 11620 ],
            "I0": [ 11619 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y7/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11251 ],
            "O": [ 11617 ],
            "I1": [ 11615 ],
            "I0": [ 11614 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11098 ],
            "I2": [ 11097 ],
            "I1": [ 8026 ],
            "I0": [ 7771 ],
            "F": [ 11608 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11098 ],
            "I2": [ 11097 ],
            "I1": [ 8026 ],
            "I0": [ 7771 ],
            "F": [ 11607 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11095 ],
            "O": [ 11610 ],
            "I1": [ 11608 ],
            "I0": [ 11607 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100000010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11239 ],
            "I2": [ 11241 ],
            "I1": [ 11581 ],
            "I0": [ 11579 ],
            "F": [ 11605 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11318 ],
            "I2": [ 11072 ],
            "I1": [ 11071 ],
            "I0": [ 11070 ],
            "F": [ 11602 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11239 ],
            "I2": [ 11241 ],
            "I1": [ 11581 ],
            "I0": [ 11579 ],
            "F": [ 11600 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100110011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11597 ],
            "I2": [ 11596 ],
            "I1": [ 11595 ],
            "I0": [ 11594 ],
            "F": [ 11592 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11200 ],
            "O": [ 11589 ],
            "I1": [ 11584 ],
            "I0": [ 11586 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11206 ],
            "I2": [ 11202 ],
            "I1": [ 11204 ],
            "I0": [ 11236 ],
            "F": [ 11586 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11206 ],
            "I2": [ 11202 ],
            "I1": [ 11204 ],
            "I0": [ 11236 ],
            "F": [ 11584 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7935 ],
            "I0": [ 7662 ],
            "F": [ 11325 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11325 ],
            "I2": [ 7944 ],
            "I1": [ 8262 ],
            "I0": [ 7652 ],
            "F": [ 11581 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7935 ],
            "I1": [ 7652 ],
            "I0": [ 8224 ],
            "F": [ 11579 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7928 ],
            "I2": [ 7915 ],
            "I1": [ 7748 ],
            "I0": [ 7662 ],
            "F": [ 11246 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110010101011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7662 ],
            "I2": [ 8262 ],
            "I1": [ 7652 ],
            "I0": [ 8224 ],
            "F": [ 11574 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8262 ],
            "I1": [ 7652 ],
            "I0": [ 8224 ],
            "F": [ 11573 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7935 ],
            "O": [ 11566 ],
            "I1": [ 11574 ],
            "I0": [ 11573 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7662 ],
            "I2": [ 8262 ],
            "I1": [ 7652 ],
            "I0": [ 8224 ],
            "F": [ 11569 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8224 ],
            "F": [ 11568 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7935 ],
            "O": [ 11565 ],
            "I1": [ 11569 ],
            "I0": [ 11568 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_I2_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 11321 ],
            "I1": [ 11566 ],
            "I0": [ 11565 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11337 ],
            "I2": [ 11341 ],
            "I1": [ 8026 ],
            "I0": [ 7793 ],
            "F": [ 11556 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11337 ],
            "I2": [ 11341 ],
            "I1": [ 8026 ],
            "I0": [ 7793 ],
            "F": [ 11555 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7748 ],
            "I1": [ 7662 ],
            "I0": [ 8311 ],
            "F": [ 11559 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_MUX2_LUT5_O_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7935 ],
            "I1": [ 7748 ],
            "I0": [ 8311 ],
            "F": [ 11558 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y2/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 11354 ],
            "I1": [ 11559 ],
            "I0": [ 11558 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11345 ],
            "O": [ 11478 ],
            "I1": [ 11556 ],
            "I0": [ 11555 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8493 ],
            "I2": [ 11387 ],
            "I1": [ 11384 ],
            "I0": [ 11381 ],
            "F": [ 11506 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8493 ],
            "I2": [ 11387 ],
            "I1": [ 11384 ],
            "I0": [ 11381 ],
            "F": [ 11505 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7771 ],
            "I1": [ 8600 ],
            "I0": [ 7761 ],
            "F": [ 11542 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_S0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7935 ],
            "I1": [ 7771 ],
            "I0": [ 8600 ],
            "F": [ 11541 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_S0_MUX2_LUT5_O_1_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7928 ],
            "I0": [ 7771 ],
            "F": [ 11546 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_S0_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7900 ],
            "I1": [ 7793 ],
            "I0": [ 7783 ],
            "F": [ 11545 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_S0_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7900 ],
            "I1": [ 7793 ],
            "I0": [ 7783 ],
            "F": [ 11544 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_S0_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11546 ],
            "O": [ 11534 ],
            "I1": [ 11545 ],
            "I0": [ 11544 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 11537 ],
            "I1": [ 11542 ],
            "I0": [ 11541 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7944 ],
            "I1": [ 7748 ],
            "I0": [ 8579 ],
            "F": [ 11536 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11537 ],
            "I2": [ 11536 ],
            "I1": [ 7935 ],
            "I0": [ 7761 ],
            "F": [ 11533 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11537 ],
            "I2": [ 11536 ],
            "I1": [ 7935 ],
            "I0": [ 7761 ],
            "F": [ 11532 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y8/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11534 ],
            "O": [ 8415 ],
            "I1": [ 11533 ],
            "I0": [ 11532 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7900 ],
            "I2": [ 7783 ],
            "I1": [ 7771 ],
            "I0": [ 7761 ],
            "F": [ 11528 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7900 ],
            "I1": [ 7783 ],
            "I0": [ 7761 ],
            "F": [ 11527 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7915 ],
            "O": [ 11520 ],
            "I1": [ 11528 ],
            "I0": [ 11527 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7900 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11523 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7900 ],
            "I0": [ 7783 ],
            "F": [ 11522 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7915 ],
            "O": [ 11519 ],
            "I1": [ 11523 ],
            "I0": [ 11522 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7928 ],
            "O": [ 11482 ],
            "I1": [ 11520 ],
            "I0": [ 11519 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7761 ],
            "I1": [ 7748 ],
            "I0": [ 8579 ],
            "F": [ 11515 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7935 ],
            "I1": [ 7761 ],
            "I0": [ 8579 ],
            "F": [ 11514 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 11485 ],
            "I1": [ 11515 ],
            "I0": [ 11514 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7944 ],
            "I1": [ 7662 ],
            "I0": [ 8311 ],
            "F": [ 11484 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11485 ],
            "I2": [ 11484 ],
            "I1": [ 7935 ],
            "I0": [ 7748 ],
            "F": [ 11509 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11485 ],
            "I2": [ 11484 ],
            "I1": [ 7935 ],
            "I0": [ 7748 ],
            "F": [ 11508 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11482 ],
            "O": [ 8414 ],
            "I1": [ 11509 ],
            "I0": [ 11508 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8496 ],
            "O": [ 8411 ],
            "I1": [ 11506 ],
            "I0": [ 11505 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7771 ],
            "I1": [ 7761 ],
            "I0": [ 11482 ],
            "F": [ 11495 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7915 ],
            "I1": [ 7771 ],
            "I0": [ 11482 ],
            "F": [ 11494 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F_I1_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7876 ],
            "I2": [ 7818 ],
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 11498 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F_I1_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7876 ],
            "I2": [ 7818 ],
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 11497 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F_I1_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11499 ],
            "O": [ 11367 ],
            "I1": [ 11498 ],
            "I0": [ 11497 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y4/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7928 ],
            "O": [ 11366 ],
            "I1": [ 11495 ],
            "I0": [ 11494 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7876 ],
            "I1": [ 7793 ],
            "I0": [ 7783 ],
            "F": [ 11365 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8026 ],
            "I0": [ 7808 ],
            "F": [ 11347 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11367 ],
            "I2": [ 11366 ],
            "I1": [ 11365 ],
            "I0": [ 11347 ],
            "F": [ 8417 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8537 ],
            "I1": [ 11353 ],
            "I0": [ 11329 ],
            "F": [ 8405 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100000010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11320 ],
            "I2": [ 11329 ],
            "I1": [ 11323 ],
            "I0": [ 11354 ],
            "F": [ 11477 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011111101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11320 ],
            "I2": [ 11329 ],
            "I1": [ 11323 ],
            "I0": [ 11354 ],
            "F": [ 11476 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11485 ],
            "I2": [ 11484 ],
            "I1": [ 7935 ],
            "I0": [ 7748 ],
            "F": [ 11481 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11485 ],
            "I2": [ 11484 ],
            "I1": [ 7935 ],
            "I0": [ 7748 ],
            "F": [ 11480 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11482 ],
            "O": [ 8537 ],
            "I1": [ 11481 ],
            "I0": [ 11480 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11478 ],
            "O": [ 8535 ],
            "I1": [ 11477 ],
            "I0": [ 11476 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100000010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11472 ],
            "I2": [ 11358 ],
            "I1": [ 11470 ],
            "I0": [ 11447 ],
            "F": [ 11474 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011111101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y3/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11472 ],
            "I2": [ 11358 ],
            "I1": [ 11470 ],
            "I0": [ 11447 ],
            "F": [ 11469 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7818 ],
            "I0": [ 8000 ],
            "F": [ 11450 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8013 ],
            "I0": [ 7808 ],
            "F": [ 11449 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 8013 ],
            "I0": [ 8000 ],
            "F": [ 11463 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 8013 ],
            "I0": [ 8000 ],
            "F": [ 11462 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11457 ],
            "O": [ 11447 ],
            "I1": [ 11463 ],
            "I0": [ 11462 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7683 ],
            "I0": [ 7981 ],
            "F": [ 11457 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 8013 ],
            "I0": [ 8000 ],
            "F": [ 11456 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7818 ],
            "I1": [ 8013 ],
            "I0": [ 8000 ],
            "F": [ 11455 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y5/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11457 ],
            "O": [ 11453 ],
            "I1": [ 11456 ],
            "I0": [ 11455 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100111111001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y5/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11453 ],
            "I2": [ 11387 ],
            "I1": [ 11384 ],
            "I0": [ 11381 ],
            "F": [ 8193 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11450 ],
            "I2": [ 11449 ],
            "I1": [ 7671 ],
            "I0": [ 7981 ],
            "F": [ 11445 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11450 ],
            "I2": [ 11449 ],
            "I1": [ 7671 ],
            "I0": [ 7981 ],
            "F": [ 11444 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y3/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11447 ],
            "O": [ 11359 ],
            "I1": [ 11445 ],
            "I0": [ 11444 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7833 ],
            "I0": [ 7954 ],
            "F": [ 11441 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10342 ],
            "I0": [ 11441 ],
            "F": [ 8373 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11409 ],
            "O": [ 8291 ],
            "I1": [ 11436 ],
            "I0": [ 11438 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I3_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001111101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11411 ],
            "I2": [ 7833 ],
            "I1": [ 7954 ],
            "I0": [ 7858 ],
            "F": [ 11438 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11411 ],
            "I2": [ 7833 ],
            "I1": [ 7954 ],
            "I0": [ 7858 ],
            "F": [ 11436 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001111101101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8614 ],
            "I2": [ 8592 ],
            "I1": [ 8612 ],
            "I0": [ 8457 ],
            "F": [ 11432 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111110011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8614 ],
            "I2": [ 8592 ],
            "I1": [ 8612 ],
            "I0": [ 8457 ],
            "F": [ 11431 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8615 ],
            "O": [ 11424 ],
            "I1": [ 11432 ],
            "I0": [ 11431 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100100000110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8614 ],
            "I2": [ 8592 ],
            "I1": [ 8612 ],
            "I0": [ 8457 ],
            "F": [ 11427 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011000001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8614 ],
            "I2": [ 8592 ],
            "I1": [ 8612 ],
            "I0": [ 8457 ],
            "F": [ 11426 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8615 ],
            "O": [ 11423 ],
            "I1": [ 11427 ],
            "I0": [ 11426 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8610 ],
            "O": [ 8339 ],
            "I1": [ 11424 ],
            "I0": [ 11423 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8361 ],
            "I2": [ 8350 ],
            "I1": [ 8347 ],
            "I0": [ 8343 ],
            "F": [ 11419 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8361 ],
            "I2": [ 8350 ],
            "I1": [ 8347 ],
            "I0": [ 8343 ],
            "F": [ 11418 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8367 ],
            "O": [ 8333 ],
            "I1": [ 11419 ],
            "I0": [ 11418 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10122 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 8336 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11409 ],
            "I1": [ 7833 ],
            "I0": [ 7976 ],
            "F": [ 8335 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7736 ],
            "I0": [ 7970 ],
            "F": [ 11409 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7723 ],
            "I0": [ 7976 ],
            "F": [ 11411 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11411 ],
            "I2": [ 7833 ],
            "I1": [ 7954 ],
            "I0": [ 7858 ],
            "F": [ 11408 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11411 ],
            "I2": [ 7833 ],
            "I1": [ 7954 ],
            "I0": [ 7858 ],
            "F": [ 11407 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11409 ],
            "O": [ 8395 ],
            "I1": [ 11408 ],
            "I0": [ 11407 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100110011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11405 ],
            "I2": [ 11404 ],
            "I1": [ 11403 ],
            "I0": [ 11401 ],
            "F": [ 8397 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7833 ],
            "I2": [ 7736 ],
            "I1": [ 7858 ],
            "I0": [ 7851 ],
            "F": [ 11396 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7833 ],
            "I2": [ 7736 ],
            "I1": [ 7858 ],
            "I0": [ 7851 ],
            "F": [ 11395 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11391 ],
            "O": [ 8396 ],
            "I1": [ 11396 ],
            "I0": [ 11395 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7833 ],
            "I2": [ 7736 ],
            "I1": [ 7858 ],
            "I0": [ 7851 ],
            "F": [ 11390 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7833 ],
            "I2": [ 7736 ],
            "I1": [ 7858 ],
            "I0": [ 7851 ],
            "F": [ 11389 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11391 ],
            "O": [ 8245 ],
            "I1": [ 11390 ],
            "I0": [ 11389 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11387 ],
            "I1": [ 11384 ],
            "I0": [ 11381 ],
            "F": [ 8494 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7736 ],
            "I2": [ 7723 ],
            "I1": [ 7858 ],
            "I0": [ 7851 ],
            "F": [ 11376 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7736 ],
            "I2": [ 7723 ],
            "I1": [ 7858 ],
            "I0": [ 7851 ],
            "F": [ 11375 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11371 ],
            "O": [ 8247 ],
            "I1": [ 11376 ],
            "I0": [ 11375 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7736 ],
            "I2": [ 7723 ],
            "I1": [ 7858 ],
            "I0": [ 7851 ],
            "F": [ 11370 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7736 ],
            "I2": [ 7723 ],
            "I1": [ 7858 ],
            "I0": [ 7851 ],
            "F": [ 11369 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y5/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11371 ],
            "O": [ 8194 ],
            "I1": [ 11370 ],
            "I0": [ 11369 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100110011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11367 ],
            "I2": [ 11366 ],
            "I1": [ 11365 ],
            "I0": [ 11347 ],
            "F": [ 8190 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11363 ],
            "I2": [ 11362 ],
            "I1": [ 7707 ],
            "I0": [ 7858 ],
            "F": [ 8191 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11359 ],
            "I0": [ 11358 ],
            "F": [ 8183 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8190 ],
            "I1": [ 11359 ],
            "I0": [ 11358 ],
            "F": [ 8531 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11353 ],
            "I0": [ 11329 ],
            "F": [ 8538 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11354 ],
            "I1": [ 11326 ],
            "I0": [ 11325 ],
            "F": [ 11353 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7944 ],
            "I1": [ 8262 ],
            "I0": [ 7652 ],
            "F": [ 11326 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7928 ],
            "I2": [ 7915 ],
            "I1": [ 7761 ],
            "I0": [ 7748 ],
            "F": [ 11332 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7876 ],
            "I1": [ 7793 ],
            "I0": [ 7783 ],
            "F": [ 11344 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7876 ],
            "I1": [ 7793 ],
            "I0": [ 7783 ],
            "F": [ 11343 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I0_MUX2_LUT5_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11347 ],
            "O": [ 11345 ],
            "I1": [ 11344 ],
            "I0": [ 11343 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I0_MUX2_LUT5_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7876 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11341 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7928 ],
            "I2": [ 7915 ],
            "I1": [ 7761 ],
            "I0": [ 7748 ],
            "F": [ 11336 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7928 ],
            "I2": [ 7915 ],
            "I1": [ 7761 ],
            "I0": [ 7748 ],
            "F": [ 11335 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11331 ],
            "O": [ 11337 ],
            "I1": [ 11336 ],
            "I0": [ 11335 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7900 ],
            "I0": [ 7771 ],
            "F": [ 11331 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y4/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11332 ],
            "I0": [ 11331 ],
            "F": [ 11329 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y2/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11326 ],
            "I0": [ 11325 ],
            "F": [ 11323 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y2/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11321 ],
            "I1": [ 11246 ],
            "I0": [ 11243 ],
            "F": [ 11320 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT8_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11251 ],
            "O": [ 11318 ],
            "I1": [ 11259 ],
            "I0": [ 11263 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8026 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11313 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11312 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 11305 ],
            "I1": [ 11313 ],
            "I0": [ 11312 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11308 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11307 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 11304 ],
            "I1": [ 11308 ],
            "I0": [ 11307 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 11258 ],
            "I1": [ 11305 ],
            "I0": [ 11304 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001111101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11300 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11299 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 11292 ],
            "I1": [ 11300 ],
            "I0": [ 11299 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11295 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11294 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 11291 ],
            "I1": [ 11295 ],
            "I0": [ 11294 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 11257 ],
            "I1": [ 11292 ],
            "I0": [ 11291 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11287 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11286 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 11279 ],
            "I1": [ 11287 ],
            "I0": [ 11286 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010011010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11282 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8026 ],
            "I0": [ 7783 ],
            "F": [ 11281 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 11278 ],
            "I1": [ 11282 ],
            "I0": [ 11281 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 11262 ],
            "I1": [ 11279 ],
            "I0": [ 11278 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8026 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11274 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11273 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 11266 ],
            "I1": [ 11274 ],
            "I0": [ 11273 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001100101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8026 ],
            "I2": [ 7793 ],
            "I1": [ 7783 ],
            "I0": [ 7771 ],
            "F": [ 11269 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8026 ],
            "I0": [ 7783 ],
            "F": [ 11268 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7876 ],
            "O": [ 11265 ],
            "I1": [ 11269 ],
            "I0": [ 11268 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7889 ],
            "O": [ 11261 ],
            "I1": [ 11266 ],
            "I0": [ 11265 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y6/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11255 ],
            "O": [ 11263 ],
            "I1": [ 11262 ],
            "I0": [ 11261 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y6/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11255 ],
            "O": [ 11259 ],
            "I1": [ 11258 ],
            "I0": [ 11257 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7889 ],
            "I0": [ 7761 ],
            "F": [ 11255 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7928 ],
            "I2": [ 7915 ],
            "I1": [ 7748 ],
            "I0": [ 7662 ],
            "F": [ 11250 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7928 ],
            "I2": [ 7915 ],
            "I1": [ 7748 ],
            "I0": [ 7662 ],
            "F": [ 11249 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11243 ],
            "O": [ 11251 ],
            "I1": [ 11250 ],
            "I0": [ 11249 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7900 ],
            "I0": [ 7761 ],
            "F": [ 11243 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y2/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11246 ],
            "I0": [ 11243 ],
            "F": [ 11241 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11206 ],
            "I1": [ 11204 ],
            "I0": [ 11236 ],
            "F": [ 11239 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7900 ],
            "I0": [ 7748 ],
            "F": [ 11236 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11206 ],
            "I2": [ 11202 ],
            "I1": [ 11204 ],
            "I0": [ 11236 ],
            "F": [ 11217 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11067 ],
            "I2": [ 11069 ],
            "I1": [ 11094 ],
            "I0": [ 11079 ],
            "F": [ 11229 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011010101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11067 ],
            "I2": [ 11069 ],
            "I1": [ 11094 ],
            "I0": [ 11079 ],
            "F": [ 11228 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11074 ],
            "O": [ 11231 ],
            "I1": [ 11229 ],
            "I0": [ 11228 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11183 ],
            "I2": [ 11182 ],
            "I1": [ 11181 ],
            "I0": [ 11178 ],
            "F": [ 11222 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000111110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11183 ],
            "I2": [ 11182 ],
            "I1": [ 11181 ],
            "I0": [ 11178 ],
            "F": [ 11221 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11163 ],
            "O": [ 11224 ],
            "I1": [ 11222 ],
            "I0": [ 11221 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11200 ],
            "O": [ 11219 ],
            "I1": [ 11218 ],
            "I0": [ 11217 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7876 ],
            "I2": [ 8026 ],
            "I1": [ 7771 ],
            "I0": [ 7761 ],
            "F": [ 11213 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7876 ],
            "I2": [ 8026 ],
            "I1": [ 7771 ],
            "I0": [ 7761 ],
            "F": [ 11212 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11117 ],
            "O": [ 11178 ],
            "I1": [ 11213 ],
            "I0": [ 11212 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11104 ],
            "I2": [ 11103 ],
            "I1": [ 11110 ],
            "I0": [ 11008 ],
            "F": [ 11163 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_F_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11175 ],
            "I2": [ 11115 ],
            "I1": [ 8026 ],
            "I0": [ 7761 ],
            "F": [ 11183 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_F_LUT4_I3_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11198 ],
            "I2": [ 7900 ],
            "I1": [ 7652 ],
            "I0": [ 8104 ],
            "F": [ 11182 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11198 ],
            "I2": [ 7900 ],
            "I1": [ 7652 ],
            "I0": [ 8104 ],
            "F": [ 11181 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7928 ],
            "I2": [ 7915 ],
            "I1": [ 7662 ],
            "I0": [ 7652 ],
            "F": [ 11206 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7652 ],
            "I1": [ 8224 ],
            "I0": [ 8201 ],
            "F": [ 11204 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7652 ],
            "I1": [ 8224 ],
            "I0": [ 8201 ],
            "F": [ 11202 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11195 ],
            "I2": [ 7900 ],
            "I1": [ 7662 ],
            "I0": [ 8156 ],
            "F": [ 11200 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11195 ],
            "I2": [ 7900 ],
            "I1": [ 7662 ],
            "I0": [ 8156 ],
            "F": [ 11198 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y3/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7915 ],
            "I0": [ 7652 ],
            "F": [ 11195 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11195 ],
            "I1": [ 7900 ],
            "I0": [ 7662 ],
            "F": [ 11175 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11074 ],
            "I1": [ 11069 ],
            "I0": [ 11094 ],
            "F": [ 11193 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11183 ],
            "I1": [ 11181 ],
            "I0": [ 11178 ],
            "F": [ 11191 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y4/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11152 ],
            "I2": [ 11148 ],
            "I1": [ 11174 ],
            "I0": [ 11144 ],
            "F": [ 11189 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7808 ],
            "I2": [ 7793 ],
            "I1": [ 7976 ],
            "I0": [ 7970 ],
            "F": [ 11186 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y4/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11186 ],
            "I1": [ 7818 ],
            "I0": [ 7954 ],
            "F": [ 11144 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11161 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000111110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11183 ],
            "I2": [ 11182 ],
            "I1": [ 11181 ],
            "I0": [ 11178 ],
            "F": [ 11160 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_MUX2_LUT5_O_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11178 ],
            "I2": [ 11115 ],
            "I1": [ 8026 ],
            "I0": [ 7761 ],
            "F": [ 11173 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_MUX2_LUT5_O_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11178 ],
            "I2": [ 11115 ],
            "I1": [ 8026 ],
            "I0": [ 7761 ],
            "F": [ 11172 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_MUX2_LUT5_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11175 ],
            "O": [ 11174 ],
            "I1": [ 11173 ],
            "I0": [ 11172 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100100100110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10943 ],
            "I2": [ 11139 ],
            "I1": [ 11135 ],
            "I0": [ 11137 ],
            "F": [ 11166 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011011001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10943 ],
            "I2": [ 11139 ],
            "I1": [ 11135 ],
            "I0": [ 11137 ],
            "F": [ 11165 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11133 ],
            "O": [ 11168 ],
            "I1": [ 11166 ],
            "I0": [ 11165 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y4/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11163 ],
            "O": [ 11162 ],
            "I1": [ 11161 ],
            "I0": [ 11160 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11061 ],
            "I2": [ 11065 ],
            "I1": [ 7671 ],
            "I0": [ 7858 ],
            "F": [ 11158 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10950 ],
            "I2": [ 10949 ],
            "I1": [ 7818 ],
            "I0": [ 7858 ],
            "F": [ 11155 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y2/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11077 ],
            "I1": [ 11076 ],
            "I0": [ 11075 ],
            "F": [ 11152 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11148 ],
            "I0": [ 11144 ],
            "F": [ 11150 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11145 ],
            "I1": [ 11143 ],
            "I0": [ 11142 ],
            "F": [ 11148 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y7/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7981 ],
            "I0": [ 7783 ],
            "F": [ 11142 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100110011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11145 ],
            "I2": [ 11144 ],
            "I1": [ 11143 ],
            "I0": [ 11142 ],
            "F": [ 10943 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000100010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11104 ],
            "I2": [ 11103 ],
            "I1": [ 11110 ],
            "I0": [ 11008 ],
            "F": [ 11139 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7900 ],
            "I2": [ 7652 ],
            "I1": [ 8104 ],
            "I0": [ 8099 ],
            "F": [ 11137 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11006 ],
            "I1": [ 11030 ],
            "I0": [ 11028 ],
            "F": [ 11135 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10941 ],
            "O": [ 11133 ],
            "I1": [ 11126 ],
            "I0": [ 11128 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT4_I3_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7793 ],
            "I2": [ 7783 ],
            "I1": [ 7976 ],
            "I0": [ 7970 ],
            "F": [ 11050 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT4_I3_I2_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7783 ],
            "I0": [ 7970 ],
            "F": [ 11052 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT4_I3_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7793 ],
            "I0": [ 7976 ],
            "F": [ 11054 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT4_I3_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10947 ],
            "I2": [ 11050 ],
            "I1": [ 7808 ],
            "I0": [ 7954 ],
            "F": [ 11128 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10947 ],
            "I2": [ 11050 ],
            "I1": [ 7808 ],
            "I0": [ 7954 ],
            "F": [ 11126 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11124 ],
            "I2": [ 11123 ],
            "I1": [ 7981 ],
            "I0": [ 7771 ],
            "F": [ 10947 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y4/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7876 ],
            "I1": [ 7748 ],
            "I0": [ 7662 ],
            "F": [ 11115 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7889 ],
            "I0": [ 7748 ],
            "F": [ 11117 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11117 ],
            "I0": [ 10981 ],
            "F": [ 11113 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11117 ],
            "I2": [ 10981 ],
            "I1": [ 8026 ],
            "I0": [ 7761 ],
            "F": [ 11112 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11115 ],
            "O": [ 11104 ],
            "I1": [ 11113 ],
            "I0": [ 11112 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7900 ],
            "I2": [ 7652 ],
            "I1": [ 8104 ],
            "I0": [ 8099 ],
            "F": [ 11110 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10981 ],
            "I1": [ 7889 ],
            "I0": [ 7652 ],
            "F": [ 11103 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7876 ],
            "I2": [ 8026 ],
            "I1": [ 7662 ],
            "I0": [ 7652 ],
            "F": [ 11030 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7876 ],
            "I0": [ 7662 ],
            "F": [ 10981 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8026 ],
            "I0": [ 7748 ],
            "F": [ 11008 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11104 ],
            "I1": [ 11103 ],
            "I0": [ 11008 ],
            "F": [ 10941 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7818 ],
            "I2": [ 7808 ],
            "I1": [ 7976 ],
            "I0": [ 7970 ],
            "F": [ 11063 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7671 ],
            "I0": [ 7954 ],
            "F": [ 11062 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11098 ],
            "I2": [ 11097 ],
            "I1": [ 8026 ],
            "I0": [ 7771 ],
            "F": [ 11093 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11098 ],
            "I2": [ 11097 ],
            "I1": [ 8026 ],
            "I0": [ 7771 ],
            "F": [ 11092 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y5/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11095 ],
            "O": [ 11094 ],
            "I1": [ 11093 ],
            "I0": [ 11092 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11090 ],
            "I2": [ 11089 ],
            "I1": [ 7693 ],
            "I0": [ 7858 ],
            "F": [ 11088 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11072 ],
            "I1": [ 11071 ],
            "I0": [ 11070 ],
            "F": [ 11086 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11081 ],
            "I2": [ 11080 ],
            "I1": [ 7683 ],
            "I0": [ 7858 ],
            "F": [ 11084 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7693 ],
            "I0": [ 7851 ],
            "F": [ 11080 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11081 ],
            "I2": [ 11080 ],
            "I1": [ 7683 ],
            "I0": [ 7858 ],
            "F": [ 11079 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y2/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11077 ],
            "I1": [ 11076 ],
            "I0": [ 11075 ],
            "F": [ 11074 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11072 ],
            "I1": [ 11071 ],
            "I0": [ 11070 ],
            "F": [ 11069 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11061 ],
            "I2": [ 11065 ],
            "I1": [ 7671 ],
            "I0": [ 7858 ],
            "F": [ 11067 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y3/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7683 ],
            "I0": [ 7851 ],
            "F": [ 11065 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y3/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11063 ],
            "I2": [ 11062 ],
            "I1": [ 11058 ],
            "I0": [ 7976 ],
            "F": [ 11061 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y5/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7808 ],
            "I0": [ 7970 ],
            "F": [ 11058 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11058 ],
            "I2": [ 11054 ],
            "I1": [ 7818 ],
            "I0": [ 7954 ],
            "F": [ 10950 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7671 ],
            "I0": [ 7851 ],
            "F": [ 10949 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11054 ],
            "I0": [ 11052 ],
            "F": [ 11048 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11054 ],
            "I2": [ 11052 ],
            "I1": [ 7808 ],
            "I0": [ 7954 ],
            "F": [ 11047 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11050 ],
            "O": [ 10953 ],
            "I1": [ 11048 ],
            "I0": [ 11047 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101111010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10960 ],
            "I2": [ 11021 ],
            "I1": [ 11019 ],
            "I0": [ 11016 ],
            "F": [ 11043 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011111101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10960 ],
            "I2": [ 11021 ],
            "I1": [ 11019 ],
            "I0": [ 11016 ],
            "F": [ 11042 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11013 ],
            "O": [ 10958 ],
            "I1": [ 11043 ],
            "I0": [ 11042 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011101010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11004 ],
            "I2": [ 11030 ],
            "I1": [ 11028 ],
            "I0": [ 10935 ],
            "F": [ 11033 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11004 ],
            "I2": [ 11030 ],
            "I1": [ 11028 ],
            "I0": [ 10935 ],
            "F": [ 11032 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_MUX2_LUT5_O_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10991 ],
            "I1": [ 10971 ],
            "I0": [ 10985 ],
            "F": [ 11036 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10991 ],
            "I2": [ 10971 ],
            "I1": [ 10985 ],
            "I0": [ 10975 ],
            "F": [ 11035 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10969 ],
            "O": [ 10898 ],
            "I1": [ 11036 ],
            "I0": [ 11035 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11006 ],
            "O": [ 10903 ],
            "I1": [ 11033 ],
            "I0": [ 11032 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101001001111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11006 ],
            "I2": [ 11004 ],
            "I1": [ 11030 ],
            "I0": [ 11028 ],
            "F": [ 11022 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11022 ],
            "I2": [ 11021 ],
            "I1": [ 11019 ],
            "I0": [ 11016 ],
            "F": [ 11011 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11022 ],
            "I2": [ 11021 ],
            "I1": [ 11019 ],
            "I0": [ 11016 ],
            "F": [ 11010 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11013 ],
            "O": [ 10935 ],
            "I1": [ 11011 ],
            "I0": [ 11010 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10981 ],
            "I2": [ 11008 ],
            "I1": [ 7889 ],
            "I0": [ 7652 ],
            "F": [ 11006 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10981 ],
            "I1": [ 10979 ],
            "I0": [ 10978 ],
            "F": [ 11004 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8026 ],
            "I0": [ 7652 ],
            "F": [ 10979 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010110010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10981 ],
            "I2": [ 10979 ],
            "I1": [ 10978 ],
            "I0": [ 10913 ],
            "F": [ 10962 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT3_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000111011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10999 ],
            "I2": [ 10997 ],
            "I1": [ 10996 ],
            "I0": [ 10994 ],
            "F": [ 10990 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT3_I0_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011011101001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10999 ],
            "I2": [ 10997 ],
            "I1": [ 10996 ],
            "I0": [ 10994 ],
            "F": [ 10989 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT3_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10964 ],
            "O": [ 10991 ],
            "I1": [ 10990 ],
            "I0": [ 10989 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT3_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10987 ],
            "I2": [ 10986 ],
            "I1": [ 7793 ],
            "I0": [ 7858 ],
            "F": [ 10985 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10981 ],
            "I2": [ 10979 ],
            "I1": [ 10978 ],
            "I0": [ 10913 ],
            "F": [ 10975 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10973 ],
            "I1": [ 10972 ],
            "I0": [ 10888 ],
            "F": [ 10971 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10967 ],
            "I1": [ 10964 ],
            "I0": [ 10962 ],
            "F": [ 10969 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10967 ],
            "I1": [ 10964 ],
            "I0": [ 10962 ],
            "F": [ 10901 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10958 ],
            "I1": [ 10956 ],
            "I0": [ 10960 ],
            "F": [ 10906 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10958 ],
            "I0": [ 10956 ],
            "F": [ 10905 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10953 ],
            "I2": [ 10952 ],
            "I1": [ 7808 ],
            "I0": [ 7858 ],
            "F": [ 10956 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7818 ],
            "I0": [ 7851 ],
            "F": [ 10952 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y14/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10953 ],
            "I2": [ 10952 ],
            "I1": [ 7808 ],
            "I0": [ 7858 ],
            "F": [ 10939 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10950 ],
            "I2": [ 10949 ],
            "I1": [ 7818 ],
            "I0": [ 7858 ],
            "F": [ 10933 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10947 ],
            "I0": [ 10946 ],
            "F": [ 10944 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101001010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10944 ],
            "I2": [ 10943 ],
            "I1": [ 10941 ],
            "I0": [ 10939 ],
            "F": [ 10936 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101100010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10937 ],
            "I2": [ 10936 ],
            "I1": [ 10935 ],
            "I0": [ 10933 ],
            "F": [ 10927 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111011101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10905 ],
            "I2": [ 10903 ],
            "I1": [ 10901 ],
            "I0": [ 10929 ],
            "F": [ 10926 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010100010000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10905 ],
            "I2": [ 10903 ],
            "I1": [ 10901 ],
            "I0": [ 10929 ],
            "F": [ 10925 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10927 ],
            "O": [ 10918 ],
            "I1": [ 10926 ],
            "I0": [ 10925 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100000010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10906 ],
            "I2": [ 10905 ],
            "I1": [ 10903 ],
            "I0": [ 10901 ],
            "F": [ 10921 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011111101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10906 ],
            "I2": [ 10905 ],
            "I1": [ 10903 ],
            "I0": [ 10901 ],
            "F": [ 10920 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10898 ],
            "O": [ 10917 ],
            "I1": [ 10921 ],
            "I0": [ 10920 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/ALU1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 10914 ],
            "I3": [ 12851 ],
            "I1": [ 10918 ],
            "I0": [ 10917 ],
            "COUT": [ 10891 ],
            "CIN": [ 10916 ]
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10914 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 10913 ],
            "F": [ 10909 ]
          }
        },
        "c.p_out_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y11/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 10888 ],
            "D": [ 10909 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_5_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10906 ],
            "I2": [ 10905 ],
            "I1": [ 10903 ],
            "I0": [ 10901 ],
            "F": [ 10897 ]
          }
        },
        "c.p_out_DFFR_Q_5_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10906 ],
            "I2": [ 10905 ],
            "I1": [ 10903 ],
            "I0": [ 10901 ],
            "F": [ 10896 ]
          }
        },
        "c.p_out_DFFR_Q_5_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10898 ],
            "O": [ 10893 ],
            "I1": [ 10897 ],
            "I0": [ 10896 ]
          }
        },
        "c.p_out_DFFR_Q_5_D_LUT4_F_I3_ALU_SUM_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10882 ],
            "I2": [ 10881 ],
            "I1": [ 10880 ],
            "I0": [ 10879 ],
            "F": [ 10892 ]
          }
        },
        "c.p_out_DFFR_Q_5_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/ALU2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 10889 ],
            "I3": [ 12851 ],
            "I1": [ 10893 ],
            "I0": [ 10892 ],
            "COUT": [ 10870 ],
            "CIN": [ 10891 ]
          }
        },
        "c.p_out_DFFR_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10889 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 10888 ],
            "F": [ 10884 ]
          }
        },
        "c.p_out_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 10867 ],
            "D": [ 10884 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_4_D_LUT4_F_I3_ALU_SUM_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111001001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10882 ],
            "I2": [ 10881 ],
            "I1": [ 10880 ],
            "I0": [ 10879 ],
            "F": [ 10872 ]
          }
        },
        "c.p_out_DFFR_Q_4_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10859 ],
            "I2": [ 10858 ],
            "I1": [ 10856 ],
            "I0": [ 10854 ],
            "F": [ 10875 ]
          }
        },
        "c.p_out_DFFR_Q_4_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10859 ],
            "I2": [ 10858 ],
            "I1": [ 10856 ],
            "I0": [ 10854 ],
            "F": [ 10874 ]
          }
        },
        "c.p_out_DFFR_Q_4_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10851 ],
            "O": [ 10871 ],
            "I1": [ 10875 ],
            "I0": [ 10874 ]
          }
        },
        "c.p_out_DFFR_Q_4_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/ALU3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 10868 ],
            "I3": [ 12851 ],
            "I1": [ 10872 ],
            "I0": [ 10871 ],
            "COUT": [ 10844 ],
            "CIN": [ 10870 ]
          }
        },
        "c.p_out_DFFR_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10868 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 10867 ],
            "F": [ 10862 ]
          }
        },
        "c.p_out_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y10/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 10841 ],
            "D": [ 10862 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_3_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101110110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10859 ],
            "I2": [ 10858 ],
            "I1": [ 10856 ],
            "I0": [ 10854 ],
            "F": [ 10850 ]
          }
        },
        "c.p_out_DFFR_Q_3_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001000100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10859 ],
            "I2": [ 10858 ],
            "I1": [ 10856 ],
            "I0": [ 10854 ],
            "F": [ 10849 ]
          }
        },
        "c.p_out_DFFR_Q_3_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y10/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10851 ],
            "O": [ 10846 ],
            "I1": [ 10850 ],
            "I0": [ 10849 ]
          }
        },
        "c.p_out_DFFR_Q_3_D_LUT4_F_I3_ALU_SUM_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10831 ],
            "I2": [ 10830 ],
            "I1": [ 10829 ],
            "I0": [ 10828 ],
            "F": [ 10845 ]
          }
        },
        "c.p_out_DFFR_Q_3_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/ALU4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 10842 ],
            "I3": [ 12851 ],
            "I1": [ 10846 ],
            "I0": [ 10845 ],
            "COUT": [ 10819 ],
            "CIN": [ 10844 ]
          }
        },
        "c.p_out_DFFR_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10842 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 10841 ],
            "F": [ 10833 ]
          }
        },
        "c.p_out_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 10780 ],
            "D": [ 10835 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 10816 ],
            "D": [ 10833 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_2_D_LUT4_F_I3_ALU_SUM_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011001100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10831 ],
            "I2": [ 10830 ],
            "I1": [ 10829 ],
            "I0": [ 10828 ],
            "F": [ 10821 ]
          }
        },
        "c.p_out_DFFR_Q_2_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8964 ],
            "I2": [ 8963 ],
            "I1": [ 8962 ],
            "I0": [ 8961 ],
            "F": [ 10824 ]
          }
        },
        "c.p_out_DFFR_Q_2_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8964 ],
            "I2": [ 8963 ],
            "I1": [ 8962 ],
            "I0": [ 8961 ],
            "F": [ 10823 ]
          }
        },
        "c.p_out_DFFR_Q_2_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8959 ],
            "O": [ 10820 ],
            "I1": [ 10824 ],
            "I0": [ 10823 ]
          }
        },
        "c.p_out_DFFR_Q_2_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/ALU5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 10817 ],
            "I3": [ 12851 ],
            "I1": [ 10821 ],
            "I0": [ 10820 ],
            "COUT": [ 8948 ],
            "CIN": [ 10819 ]
          }
        },
        "c.p_out_DFFR_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10817 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 10816 ],
            "F": [ 8967 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110100101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7944 ],
            "I2": [ 7935 ],
            "I1": [ 7736 ],
            "I0": [ 10770 ],
            "F": [ 10809 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7944 ],
            "I1": [ 7736 ],
            "I0": [ 10770 ],
            "F": [ 10808 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7833 ],
            "O": [ 10789 ],
            "I1": [ 10809 ],
            "I0": [ 10808 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT2_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7736 ],
            "I1": [ 7723 ],
            "I0": [ 9565 ],
            "F": [ 10799 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT2_F_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7935 ],
            "I1": [ 7736 ],
            "I0": [ 9565 ],
            "F": [ 10798 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT2_F_I0_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7944 ],
            "I2": [ 7935 ],
            "I1": [ 7736 ],
            "I0": [ 10770 ],
            "F": [ 10802 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT2_F_I0_MUX2_LUT5_O_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7944 ],
            "I1": [ 7736 ],
            "I0": [ 10770 ],
            "F": [ 10801 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT2_F_I0_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7833 ],
            "O": [ 10793 ],
            "I1": [ 10802 ],
            "I0": [ 10801 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT2_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 10792 ],
            "I1": [ 10799 ],
            "I0": [ 10798 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT2_F_I0_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10757 ],
            "I2": [ 10756 ],
            "I1": [ 10755 ],
            "I0": [ 10751 ],
            "F": [ 9558 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT2_F_I0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10793 ],
            "I1": [ 10792 ],
            "I0": [ 9574 ],
            "F": [ 9556 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7833 ],
            "I0": [ 7928 ],
            "F": [ 9574 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10793 ],
            "I0": [ 10792 ],
            "F": [ 9576 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10789 ],
            "I2": [ 10780 ],
            "I1": [ 7833 ],
            "I0": [ 7944 ],
            "F": [ 9575 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10789 ],
            "I2": [ 10780 ],
            "I1": [ 7833 ],
            "I0": [ 7944 ],
            "F": [ 10781 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/ALU3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 10787 ],
            "I3": [ 12851 ],
            "I1": [  ],
            "I0": [ 10773 ],
            "COUT": [ 9568 ],
            "CIN": [ 10784 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/ALU2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 10785 ],
            "I3": [ 12851 ],
            "I1": [  ],
            "I0": [ 10781 ],
            "COUT": [ 10784 ],
            "CIN": [ 10783 ]
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10781 ],
            "I2": [ 8081 ],
            "I1": [ 10780 ],
            "I0": [ 7646 ],
            "F": [ 10775 ]
          }
        },
        "c.p_out_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 10770 ],
            "D": [ 10775 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_28_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10773 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 10770 ],
            "F": [ 10768 ]
          }
        },
        "c.p_out_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 9565 ],
            "D": [ 10768 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011001011101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9580 ],
            "I2": [ 9508 ],
            "I1": [ 9579 ],
            "I0": [ 9505 ],
            "F": [ 9478 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT4_F_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7736 ],
            "I1": [ 7723 ],
            "I0": [ 9565 ],
            "F": [ 10763 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT4_F_1_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7935 ],
            "I1": [ 7736 ],
            "I0": [ 9565 ],
            "F": [ 10762 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT4_F_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 10757 ],
            "I1": [ 10763 ],
            "I0": [ 10762 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7833 ],
            "I2": [ 7736 ],
            "I1": [ 7928 ],
            "I0": [ 7915 ],
            "F": [ 10756 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7944 ],
            "I1": [ 7707 ],
            "I0": [ 9544 ],
            "F": [ 10755 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT4_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7935 ],
            "I0": [ 7723 ],
            "F": [ 10751 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100110011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10757 ],
            "I2": [ 10756 ],
            "I1": [ 10755 ],
            "I0": [ 10751 ],
            "F": [ 9508 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9478 ],
            "I2": [ 9452 ],
            "I1": [ 9450 ],
            "I0": [ 9448 ],
            "F": [ 9502 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_I0_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7736 ],
            "I2": [ 7928 ],
            "I1": [ 7723 ],
            "I0": [ 7915 ],
            "F": [ 10746 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_I0_LUT3_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10751 ],
            "I2": [ 7944 ],
            "I1": [ 7707 ],
            "I0": [ 9544 ],
            "F": [ 9600 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_I0_LUT3_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7944 ],
            "I1": [ 7693 ],
            "I0": [ 9521 ],
            "F": [ 9599 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_I0_LUT3_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7935 ],
            "I0": [ 7707 ],
            "F": [ 9598 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9600 ],
            "I1": [ 9599 ],
            "I0": [ 9598 ],
            "F": [ 9580 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10746 ],
            "I1": [ 7833 ],
            "I0": [ 7900 ],
            "F": [ 9579 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7928 ],
            "I2": [ 7723 ],
            "I1": [ 7915 ],
            "I0": [ 7707 ],
            "F": [ 9612 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7693 ],
            "I1": [ 9463 ],
            "I0": [ 7683 ],
            "F": [ 10741 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7935 ],
            "I1": [ 7693 ],
            "I0": [ 9463 ],
            "F": [ 10740 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 9593 ],
            "I1": [ 10741 ],
            "I0": [ 10740 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_I2_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9598 ],
            "I2": [ 7944 ],
            "I1": [ 7693 ],
            "I0": [ 9521 ],
            "F": [ 9594 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9612 ],
            "I1": [ 7736 ],
            "I0": [ 7900 ],
            "F": [ 9595 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7693 ],
            "I1": [ 9463 ],
            "I0": [ 7683 ],
            "F": [ 10734 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7935 ],
            "I1": [ 7693 ],
            "I0": [ 9463 ],
            "F": [ 10733 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 9626 ],
            "I1": [ 10734 ],
            "I0": [ 10733 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7944 ],
            "I1": [ 9368 ],
            "I0": [ 7671 ],
            "F": [ 9625 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7928 ],
            "I2": [ 7915 ],
            "I1": [ 7707 ],
            "I0": [ 7693 ],
            "F": [ 10728 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7928 ],
            "I2": [ 7915 ],
            "I1": [ 7707 ],
            "I0": [ 7693 ],
            "F": [ 10727 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10722 ],
            "O": [ 9627 ],
            "I1": [ 10728 ],
            "I0": [ 10727 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y10/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7723 ],
            "I0": [ 7900 ],
            "F": [ 10722 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7928 ],
            "I2": [ 7915 ],
            "I1": [ 7707 ],
            "I0": [ 7693 ],
            "F": [ 10721 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7928 ],
            "I2": [ 7915 ],
            "I1": [ 7707 ],
            "I0": [ 7693 ],
            "F": [ 10720 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10722 ],
            "O": [ 9631 ],
            "I1": [ 10721 ],
            "I0": [ 10720 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7736 ],
            "I2": [ 7723 ],
            "I1": [ 7889 ],
            "I0": [ 7876 ],
            "F": [ 10717 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10717 ],
            "I1": [ 7833 ],
            "I0": [ 8026 ],
            "F": [ 9633 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9615 ],
            "I1": [ 7833 ],
            "I0": [ 7876 ],
            "F": [ 9632 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7736 ],
            "I0": [ 7889 ],
            "F": [ 9615 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I3_F_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7928 ],
            "I0": [ 7683 ],
            "F": [ 10710 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I3_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7707 ],
            "I1": [ 7900 ],
            "I0": [ 7693 ],
            "F": [ 10709 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I3_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7707 ],
            "I1": [ 7900 ],
            "I0": [ 7693 ],
            "F": [ 10708 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I3_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10710 ],
            "O": [ 9730 ],
            "I1": [ 10709 ],
            "I0": [ 10708 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7944 ],
            "I1": [ 7818 ],
            "I0": [ 9233 ],
            "F": [ 9729 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9624 ],
            "I2": [ 7944 ],
            "I1": [ 9368 ],
            "I0": [ 7671 ],
            "F": [ 9731 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7928 ],
            "I0": [ 7818 ],
            "F": [ 9859 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7900 ],
            "I1": [ 7683 ],
            "I0": [ 7671 ],
            "F": [ 10701 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7900 ],
            "I1": [ 7683 ],
            "I0": [ 7671 ],
            "F": [ 10700 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9859 ],
            "O": [ 9744 ],
            "I1": [ 10701 ],
            "I0": [ 10700 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I3_F_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7944 ],
            "I1": [ 7793 ],
            "I0": [ 8973 ],
            "F": [ 9748 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I3_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9735 ],
            "I2": [ 7944 ],
            "I1": [ 9086 ],
            "I0": [ 7808 ],
            "F": [ 9746 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7935 ],
            "I0": [ 7818 ],
            "F": [ 9735 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9728 ],
            "I2": [ 7944 ],
            "I1": [ 7818 ],
            "I0": [ 9233 ],
            "F": [ 9740 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7900 ],
            "I1": [ 7693 ],
            "I0": [ 7683 ],
            "F": [ 10692 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7707 ],
            "I1": [ 7900 ],
            "I0": [ 7683 ],
            "F": [ 10691 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7915 ],
            "O": [ 10684 ],
            "I1": [ 10692 ],
            "I0": [ 10691 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7707 ],
            "I1": [ 7900 ],
            "I0": [ 7693 ],
            "F": [ 10687 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10686 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7915 ],
            "O": [ 10683 ],
            "I1": [ 10687 ],
            "I0": [ 10686 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7928 ],
            "O": [ 10560 ],
            "I1": [ 10684 ],
            "I0": [ 10683 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7707 ],
            "I0": [ 7889 ],
            "F": [ 10564 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10678 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10677 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10670 ],
            "I1": [ 10678 ],
            "I0": [ 10677 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010011010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10673 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7723 ],
            "I0": [ 7876 ],
            "F": [ 10672 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10669 ],
            "I1": [ 10673 ],
            "I0": [ 10672 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7833 ],
            "O": [ 10654 ],
            "I1": [ 10670 ],
            "I0": [ 10669 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000111011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10665 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001001111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10664 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10657 ],
            "I1": [ 10665 ],
            "I0": [ 10664 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101100101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10660 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7723 ],
            "I0": [ 7876 ],
            "F": [ 10659 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10656 ],
            "I1": [ 10660 ],
            "I0": [ 10659 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7833 ],
            "O": [ 10653 ],
            "I1": [ 10657 ],
            "I0": [ 10656 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10564 ],
            "O": [ 10622 ],
            "I1": [ 10654 ],
            "I0": [ 10653 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000111011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10649 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001001111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10648 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10641 ],
            "I1": [ 10649 ],
            "I0": [ 10648 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101100101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10644 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7723 ],
            "I0": [ 7876 ],
            "F": [ 10643 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10640 ],
            "I1": [ 10644 ],
            "I0": [ 10643 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7833 ],
            "O": [ 10625 ],
            "I1": [ 10641 ],
            "I0": [ 10640 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10636 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10635 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10628 ],
            "I1": [ 10636 ],
            "I0": [ 10635 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010011010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10631 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7723 ],
            "I0": [ 7876 ],
            "F": [ 10630 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10627 ],
            "I1": [ 10631 ],
            "I0": [ 10630 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7833 ],
            "O": [ 10624 ],
            "I1": [ 10628 ],
            "I0": [ 10627 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y11/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10564 ],
            "O": [ 10621 ],
            "I1": [ 10625 ],
            "I0": [ 10624 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y11/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10560 ],
            "O": [ 9036 ],
            "I1": [ 10622 ],
            "I0": [ 10621 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7723 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10617 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10616 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10609 ],
            "I1": [ 10617 ],
            "I0": [ 10616 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10612 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10611 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10608 ],
            "I1": [ 10612 ],
            "I0": [ 10611 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7833 ],
            "O": [ 10593 ],
            "I1": [ 10609 ],
            "I0": [ 10608 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001111101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10604 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10603 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10596 ],
            "I1": [ 10604 ],
            "I0": [ 10603 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10599 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10598 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10595 ],
            "I1": [ 10599 ],
            "I0": [ 10598 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7833 ],
            "O": [ 10592 ],
            "I1": [ 10596 ],
            "I0": [ 10595 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10564 ],
            "O": [ 10559 ],
            "I1": [ 10593 ],
            "I0": [ 10592 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10588 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10587 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10580 ],
            "I1": [ 10588 ],
            "I0": [ 10587 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010011010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10583 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7723 ],
            "I0": [ 7876 ],
            "F": [ 10582 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10579 ],
            "I1": [ 10583 ],
            "I0": [ 10582 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7833 ],
            "O": [ 10563 ],
            "I1": [ 10580 ],
            "I0": [ 10579 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7723 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10575 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10574 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10567 ],
            "I1": [ 10575 ],
            "I0": [ 10574 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001100101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10570 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7723 ],
            "I0": [ 7876 ],
            "F": [ 10569 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10566 ],
            "I1": [ 10570 ],
            "I0": [ 10569 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7833 ],
            "O": [ 10562 ],
            "I1": [ 10567 ],
            "I0": [ 10566 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10564 ],
            "O": [ 10558 ],
            "I1": [ 10563 ],
            "I0": [ 10562 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10560 ],
            "O": [ 10536 ],
            "I1": [ 10559 ],
            "I0": [ 10558 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9041 ],
            "I2": [ 9039 ],
            "I1": [ 8720 ],
            "I0": [ 9036 ],
            "F": [ 10554 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9041 ],
            "I2": [ 9039 ],
            "I1": [ 8720 ],
            "I0": [ 9036 ],
            "F": [ 10553 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9655 ],
            "O": [ 10546 ],
            "I1": [ 10554 ],
            "I0": [ 10553 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9041 ],
            "I2": [ 9039 ],
            "I1": [ 8720 ],
            "I0": [ 9036 ],
            "F": [ 10549 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9041 ],
            "I2": [ 9039 ],
            "I1": [ 8720 ],
            "I0": [ 9036 ],
            "F": [ 10548 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9655 ],
            "O": [ 10545 ],
            "I1": [ 10549 ],
            "I0": [ 10548 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9651 ],
            "O": [ 9666 ],
            "I1": [ 10546 ],
            "I0": [ 10545 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10541 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7833 ],
            "I2": [ 7736 ],
            "I1": [ 8013 ],
            "I0": [ 8000 ],
            "F": [ 10540 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10536 ],
            "O": [ 9677 ],
            "I1": [ 10541 ],
            "I0": [ 10540 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7833 ],
            "I2": [ 7736 ],
            "I1": [ 8013 ],
            "I0": [ 8000 ],
            "F": [ 10535 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7833 ],
            "I2": [ 7736 ],
            "I1": [ 8013 ],
            "I0": [ 8000 ],
            "F": [ 10534 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10536 ],
            "O": [ 9655 ],
            "I1": [ 10535 ],
            "I0": [ 10534 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7671 ],
            "I1": [ 7818 ],
            "I0": [ 9233 ],
            "F": [ 10530 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7671 ],
            "I1": [ 7818 ],
            "I0": [ 9233 ],
            "F": [ 10529 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 10522 ],
            "I1": [ 10530 ],
            "I0": [ 10529 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7671 ],
            "I1": [ 7818 ],
            "I0": [ 9233 ],
            "F": [ 10525 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7671 ],
            "I1": [ 7818 ],
            "I0": [ 9233 ],
            "F": [ 10524 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 10521 ],
            "I1": [ 10525 ],
            "I0": [ 10524 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9737 ],
            "O": [ 10477 ],
            "I1": [ 10522 ],
            "I0": [ 10521 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7671 ],
            "I1": [ 7818 ],
            "I0": [ 9233 ],
            "F": [ 10517 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7671 ],
            "I1": [ 7818 ],
            "I0": [ 9233 ],
            "F": [ 10516 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 10509 ],
            "I1": [ 10517 ],
            "I0": [ 10516 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7671 ],
            "I1": [ 7818 ],
            "I0": [ 9233 ],
            "F": [ 10512 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7671 ],
            "I1": [ 7818 ],
            "I0": [ 9233 ],
            "F": [ 10511 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 10508 ],
            "I1": [ 10512 ],
            "I0": [ 10511 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9737 ],
            "O": [ 10476 ],
            "I1": [ 10509 ],
            "I0": [ 10508 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8637 ],
            "I2": [ 10086 ],
            "I1": [ 10085 ],
            "I0": [ 8635 ],
            "F": [ 10504 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10086 ],
            "I1": [ 10085 ],
            "I0": [ 8635 ],
            "F": [ 10503 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8638 ],
            "O": [ 10496 ],
            "I1": [ 10504 ],
            "I0": [ 10503 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10086 ],
            "I1": [ 10085 ],
            "I0": [ 8635 ],
            "F": [ 10499 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8637 ],
            "I2": [ 10086 ],
            "I1": [ 10085 ],
            "I0": [ 8635 ],
            "F": [ 10498 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8638 ],
            "O": [ 10495 ],
            "I1": [ 10499 ],
            "I0": [ 10498 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8640 ],
            "O": [ 10480 ],
            "I1": [ 10496 ],
            "I0": [ 10495 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8637 ],
            "I2": [ 10086 ],
            "I1": [ 10085 ],
            "I0": [ 8635 ],
            "F": [ 10491 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10086 ],
            "I1": [ 10085 ],
            "I0": [ 8635 ],
            "F": [ 10490 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8638 ],
            "O": [ 10483 ],
            "I1": [ 10491 ],
            "I0": [ 10490 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10086 ],
            "I1": [ 10085 ],
            "I0": [ 8635 ],
            "F": [ 10486 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8637 ],
            "I2": [ 10086 ],
            "I1": [ 10085 ],
            "I0": [ 8635 ],
            "F": [ 10485 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8638 ],
            "O": [ 10482 ],
            "I1": [ 10486 ],
            "I0": [ 10485 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8640 ],
            "O": [ 10479 ],
            "I1": [ 10483 ],
            "I0": [ 10482 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8699 ],
            "I1": [ 10480 ],
            "I0": [ 10479 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y11/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9739 ],
            "O": [ 8717 ],
            "I1": [ 10477 ],
            "I0": [ 10476 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7693 ],
            "I1": [ 7889 ],
            "I0": [ 7876 ],
            "F": [ 9765 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8635 ],
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 10471 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 10470 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 10463 ],
            "I1": [ 10471 ],
            "I0": [ 10470 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8635 ],
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 10466 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 10465 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 10462 ],
            "I1": [ 10466 ],
            "I0": [ 10465 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10122 ],
            "O": [ 10447 ],
            "I1": [ 10463 ],
            "I0": [ 10462 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 10458 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8635 ],
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 10457 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 10450 ],
            "I1": [ 10458 ],
            "I0": [ 10457 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 10453 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8635 ],
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 10452 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 10449 ],
            "I1": [ 10453 ],
            "I0": [ 10452 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10122 ],
            "O": [ 10446 ],
            "I1": [ 10450 ],
            "I0": [ 10449 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10086 ],
            "O": [ 10413 ],
            "I1": [ 10447 ],
            "I0": [ 10446 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8635 ],
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 10442 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 10441 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 10434 ],
            "I1": [ 10442 ],
            "I0": [ 10441 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8635 ],
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 10437 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 10436 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 10433 ],
            "I1": [ 10437 ],
            "I0": [ 10436 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10122 ],
            "O": [ 10418 ],
            "I1": [ 10434 ],
            "I0": [ 10433 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 10429 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8635 ],
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 10428 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 10421 ],
            "I1": [ 10429 ],
            "I0": [ 10428 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 10424 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8635 ],
            "I2": [ 10349 ],
            "I1": [ 10209 ],
            "I0": [ 10215 ],
            "F": [ 10423 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10085 ],
            "O": [ 10420 ],
            "I1": [ 10424 ],
            "I0": [ 10423 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10122 ],
            "O": [ 10417 ],
            "I1": [ 10421 ],
            "I0": [ 10420 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y7/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10086 ],
            "O": [ 10412 ],
            "I1": [ 10418 ],
            "I0": [ 10417 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y7/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10415 ],
            "O": [ 8620 ],
            "I1": [ 10413 ],
            "I0": [ 10412 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7833 ],
            "I2": [ 7723 ],
            "I1": [ 8013 ],
            "I0": [ 7981 ],
            "F": [ 10408 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10407 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9756 ],
            "O": [ 10400 ],
            "I1": [ 10408 ],
            "I0": [ 10407 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7833 ],
            "I2": [ 7723 ],
            "I1": [ 8013 ],
            "I0": [ 7981 ],
            "F": [ 10403 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10402 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9756 ],
            "O": [ 10399 ],
            "I1": [ 10403 ],
            "I0": [ 10402 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10020 ],
            "O": [ 10384 ],
            "I1": [ 10400 ],
            "I0": [ 10399 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7833 ],
            "I2": [ 7723 ],
            "I1": [ 8013 ],
            "I0": [ 7981 ],
            "F": [ 10395 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10394 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9756 ],
            "O": [ 10387 ],
            "I1": [ 10395 ],
            "I0": [ 10394 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7833 ],
            "I2": [ 7723 ],
            "I1": [ 8013 ],
            "I0": [ 7981 ],
            "F": [ 10390 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10389 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9756 ],
            "O": [ 10386 ],
            "I1": [ 10390 ],
            "I0": [ 10389 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10020 ],
            "O": [ 10383 ],
            "I1": [ 10387 ],
            "I0": [ 10386 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y15/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9923 ],
            "O": [ 8632 ],
            "I1": [ 10384 ],
            "I0": [ 10383 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000101110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 10379 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010110111011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 10378 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 10371 ],
            "I1": [ 10379 ],
            "I0": [ 10378 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110001110010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 10374 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7683 ],
            "I0": [ 8013 ],
            "F": [ 10373 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 10370 ],
            "I1": [ 10374 ],
            "I0": [ 10373 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10355 ],
            "I1": [ 10371 ],
            "I0": [ 10370 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100101011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7683 ],
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 10366 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7683 ],
            "I1": [ 8013 ],
            "I0": [ 7981 ],
            "F": [ 10365 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 10358 ],
            "I1": [ 10366 ],
            "I0": [ 10365 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7683 ],
            "I1": [ 8013 ],
            "I0": [ 8000 ],
            "F": [ 10361 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7683 ],
            "I0": [ 8013 ],
            "F": [ 10360 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 10357 ],
            "I1": [ 10361 ],
            "I0": [ 10360 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10354 ],
            "I1": [ 10358 ],
            "I0": [ 10357 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y16/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 8370 ],
            "I1": [ 10355 ],
            "I0": [ 10354 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10351 ],
            "I2": [ 7683 ],
            "I1": [ 8026 ],
            "I0": [ 10349 ],
            "F": [ 10345 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10351 ],
            "I2": [ 7683 ],
            "I1": [ 8026 ],
            "I0": [ 10349 ],
            "F": [ 10344 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10346 ],
            "O": [ 8293 ],
            "I1": [ 10345 ],
            "I0": [ 10344 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7736 ],
            "I2": [ 7723 ],
            "I1": [ 7976 ],
            "I0": [ 7970 ],
            "F": [ 10342 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_I1_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y16/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7693 ],
            "I1": [ 8013 ],
            "I0": [ 8000 ],
            "F": [ 10337 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y16/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10337 ],
            "I2": [ 7723 ],
            "I1": [ 7981 ],
            "I0": [ 10209 ],
            "F": [ 10335 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y16/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10337 ],
            "I2": [ 7723 ],
            "I1": [ 7981 ],
            "I0": [ 10209 ],
            "F": [ 10334 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y16/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10211 ],
            "O": [ 8296 ],
            "I1": [ 10335 ],
            "I0": [ 10334 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y16/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7833 ],
            "I2": [ 7736 ],
            "I1": [ 7976 ],
            "I0": [ 7970 ],
            "F": [ 10211 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000101110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 10329 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010110111011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 10328 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10321 ],
            "I1": [ 10329 ],
            "I0": [ 10328 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110001110010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 10324 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7693 ],
            "I0": [ 8013 ],
            "F": [ 10323 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10320 ],
            "I1": [ 10324 ],
            "I0": [ 10323 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 10305 ],
            "I1": [ 10321 ],
            "I0": [ 10320 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100101011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 10316 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7693 ],
            "I1": [ 8013 ],
            "I0": [ 7981 ],
            "F": [ 10315 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10308 ],
            "I1": [ 10316 ],
            "I0": [ 10315 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7693 ],
            "I1": [ 8013 ],
            "I0": [ 8000 ],
            "F": [ 10311 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7693 ],
            "I0": [ 8013 ],
            "F": [ 10310 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10307 ],
            "I1": [ 10311 ],
            "I0": [ 10310 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 10304 ],
            "I1": [ 10308 ],
            "I0": [ 10307 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10207 ],
            "I1": [ 10305 ],
            "I0": [ 10304 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111010001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 10300 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101001000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 10299 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10292 ],
            "I1": [ 10300 ],
            "I0": [ 10299 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001110001101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 10295 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7693 ],
            "I0": [ 8013 ],
            "F": [ 10294 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10291 ],
            "I1": [ 10295 ],
            "I0": [ 10294 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 10276 ],
            "I1": [ 10292 ],
            "I0": [ 10291 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011010100110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 10287 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7693 ],
            "I1": [ 8013 ],
            "I0": [ 7981 ],
            "F": [ 10286 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10279 ],
            "I1": [ 10287 ],
            "I0": [ 10286 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7693 ],
            "I1": [ 8013 ],
            "I0": [ 8000 ],
            "F": [ 10282 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7693 ],
            "I0": [ 8013 ],
            "F": [ 10281 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10278 ],
            "I1": [ 10282 ],
            "I0": [ 10281 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 10275 ],
            "I1": [ 10279 ],
            "I0": [ 10278 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y16/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10206 ],
            "I1": [ 10276 ],
            "I0": [ 10275 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y16/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7981 ],
            "I0": [ 7976 ],
            "F": [ 10271 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100001101010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y16/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7981 ],
            "I0": [ 7976 ],
            "F": [ 10270 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y16/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10263 ],
            "I1": [ 10271 ],
            "I0": [ 10270 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110100110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y16/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7981 ],
            "I0": [ 7976 ],
            "F": [ 10266 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y16/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8000 ],
            "I1": [ 7981 ],
            "I0": [ 7976 ],
            "F": [ 10265 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y16/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10262 ],
            "I1": [ 10266 ],
            "I0": [ 10265 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y16/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 10247 ],
            "I1": [ 10263 ],
            "I0": [ 10262 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y16/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7981 ],
            "I0": [ 7976 ],
            "F": [ 10258 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y16/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7981 ],
            "I0": [ 7976 ],
            "F": [ 10257 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y16/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10250 ],
            "I1": [ 10258 ],
            "I0": [ 10257 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y16/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8013 ],
            "I0": [ 7976 ],
            "F": [ 10253 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y16/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10252 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y16/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10249 ],
            "I1": [ 10253 ],
            "I0": [ 10252 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y16/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 10246 ],
            "I1": [ 10250 ],
            "I0": [ 10249 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y16/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10214 ],
            "I1": [ 10247 ],
            "I0": [ 10246 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y16/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 10242 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y16/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 10241 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y16/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10234 ],
            "I1": [ 10242 ],
            "I0": [ 10241 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y16/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10237 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y16/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10236 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y16/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10233 ],
            "I1": [ 10237 ],
            "I0": [ 10236 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y16/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 10218 ],
            "I1": [ 10234 ],
            "I0": [ 10233 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y16/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10229 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y16/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10228 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y16/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10221 ],
            "I1": [ 10229 ],
            "I0": [ 10228 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y16/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10224 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y16/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10223 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y16/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10220 ],
            "I1": [ 10224 ],
            "I0": [ 10223 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y16/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 10217 ],
            "I1": [ 10221 ],
            "I0": [ 10220 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y16/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10213 ],
            "I1": [ 10218 ],
            "I0": [ 10217 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y16/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7833 ],
            "O": [ 10215 ],
            "I1": [ 10214 ],
            "I0": [ 10213 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y16/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10211 ],
            "O": [ 10209 ],
            "I1": [ 10207 ],
            "I0": [ 10206 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7683 ],
            "I1": [ 7876 ],
            "I0": [ 7671 ],
            "F": [ 10126 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10124 ],
            "O": [ 8635 ],
            "I1": [ 10146 ],
            "I0": [ 10150 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001011100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7683 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10200 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7683 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10199 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 10192 ],
            "I1": [ 10200 ],
            "I0": [ 10199 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101001101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7683 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10195 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7683 ],
            "I0": [ 7876 ],
            "F": [ 10194 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 10191 ],
            "I1": [ 10195 ],
            "I0": [ 10194 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10145 ],
            "I1": [ 10192 ],
            "I0": [ 10191 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111110100011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7683 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10187 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001111100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7683 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10186 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 10179 ],
            "I1": [ 10187 ],
            "I0": [ 10186 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010110010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7683 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10182 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7683 ],
            "I0": [ 7876 ],
            "F": [ 10181 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 10178 ],
            "I1": [ 10182 ],
            "I0": [ 10181 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10144 ],
            "I1": [ 10179 ],
            "I0": [ 10178 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111110100011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7683 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10174 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001111100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7683 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10173 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 10166 ],
            "I1": [ 10174 ],
            "I0": [ 10173 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010110010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7683 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10169 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7683 ],
            "I0": [ 7876 ],
            "F": [ 10168 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 10165 ],
            "I1": [ 10169 ],
            "I0": [ 10168 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10149 ],
            "I1": [ 10166 ],
            "I0": [ 10165 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000001011100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7683 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10161 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7683 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10160 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 10153 ],
            "I1": [ 10161 ],
            "I0": [ 10160 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101001101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7889 ],
            "I2": [ 7683 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 10156 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7683 ],
            "I0": [ 7876 ],
            "F": [ 10155 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7693 ],
            "O": [ 10152 ],
            "I1": [ 10156 ],
            "I0": [ 10155 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10148 ],
            "I1": [ 10153 ],
            "I0": [ 10152 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10129 ],
            "O": [ 10150 ],
            "I1": [ 10149 ],
            "I0": [ 10148 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10129 ],
            "O": [ 10146 ],
            "I1": [ 10145 ],
            "I0": [ 10144 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7900 ],
            "I2": [ 7671 ],
            "I1": [ 7818 ],
            "I0": [ 7808 ],
            "F": [ 10140 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7900 ],
            "I1": [ 7671 ],
            "I0": [ 7808 ],
            "F": [ 10139 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7915 ],
            "O": [ 10132 ],
            "I1": [ 10140 ],
            "I0": [ 10139 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7900 ],
            "I1": [ 7671 ],
            "I0": [ 7818 ],
            "F": [ 10135 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10134 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7915 ],
            "O": [ 10131 ],
            "I1": [ 10135 ],
            "I0": [ 10134 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7928 ],
            "O": [ 10124 ],
            "I1": [ 10132 ],
            "I0": [ 10131 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7889 ],
            "I0": [ 7671 ],
            "F": [ 10129 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10126 ],
            "I2": [ 7693 ],
            "I1": [ 8026 ],
            "I0": [ 8635 ],
            "F": [ 10121 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10126 ],
            "I2": [ 7693 ],
            "I1": [ 8026 ],
            "I0": [ 8635 ],
            "F": [ 10120 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10124 ],
            "O": [ 10122 ],
            "I1": [ 10121 ],
            "I0": [ 10120 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10091 ],
            "O": [ 10086 ],
            "I1": [ 10103 ],
            "I0": [ 10105 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7935 ],
            "I2": [ 7808 ],
            "I1": [ 7793 ],
            "I0": [ 8973 ],
            "F": [ 10108 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7935 ],
            "I1": [ 7808 ],
            "I0": [ 8973 ],
            "F": [ 10107 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7928 ],
            "I0": [ 7808 ],
            "F": [ 10112 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7900 ],
            "I1": [ 7671 ],
            "I0": [ 7818 ],
            "F": [ 10111 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7900 ],
            "I1": [ 7671 ],
            "I0": [ 7818 ],
            "F": [ 10110 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10112 ],
            "O": [ 10091 ],
            "I1": [ 10111 ],
            "I0": [ 10110 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7944 ],
            "O": [ 10099 ],
            "I1": [ 10108 ],
            "I0": [ 10107 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10099 ],
            "I2": [ 10098 ],
            "I1": [ 7935 ],
            "I0": [ 7793 ],
            "F": [ 10105 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10099 ],
            "I2": [ 10098 ],
            "I1": [ 7935 ],
            "I0": [ 7793 ],
            "F": [ 10103 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7944 ],
            "I1": [ 8884 ],
            "I0": [ 7783 ],
            "F": [ 10098 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10099 ],
            "I2": [ 10098 ],
            "I1": [ 7935 ],
            "I0": [ 7793 ],
            "F": [ 10090 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10099 ],
            "I2": [ 10098 ],
            "I1": [ 7935 ],
            "I0": [ 7793 ],
            "F": [ 10089 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9744 ],
            "I2": [ 9748 ],
            "I1": [ 7935 ],
            "I0": [ 7808 ],
            "F": [ 10094 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9744 ],
            "I2": [ 9748 ],
            "I1": [ 7935 ],
            "I0": [ 7808 ],
            "F": [ 10093 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9746 ],
            "O": [ 8638 ],
            "I1": [ 10094 ],
            "I0": [ 10093 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10091 ],
            "O": [ 8637 ],
            "I1": [ 10090 ],
            "I0": [ 10089 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y15/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9923 ],
            "I1": [ 10020 ],
            "I0": [ 8632 ],
            "F": [ 8628 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y15/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10086 ],
            "I0": [ 10085 ],
            "F": [ 8624 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y10/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9851 ],
            "O": [ 8640 ],
            "I1": [ 10080 ],
            "I0": [ 10082 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT4_I3_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y10/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9847 ],
            "I2": [ 9858 ],
            "I1": [ 7707 ],
            "I0": [ 8026 ],
            "F": [ 10082 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y10/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9847 ],
            "I2": [ 9858 ],
            "I1": [ 7707 ],
            "I0": [ 8026 ],
            "F": [ 10080 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101010101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7981 ],
            "I0": [ 7976 ],
            "F": [ 10076 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010110101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7981 ],
            "I0": [ 7976 ],
            "F": [ 10075 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10068 ],
            "I1": [ 10076 ],
            "I0": [ 10075 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010011001011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7981 ],
            "I0": [ 7976 ],
            "F": [ 10071 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8000 ],
            "I1": [ 7981 ],
            "I0": [ 7976 ],
            "F": [ 10070 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10067 ],
            "I1": [ 10071 ],
            "I0": [ 10070 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 10052 ],
            "I1": [ 10068 ],
            "I0": [ 10067 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011010100101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7981 ],
            "I0": [ 7976 ],
            "F": [ 10063 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110100101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8013 ],
            "I2": [ 8000 ],
            "I1": [ 7981 ],
            "I0": [ 7976 ],
            "F": [ 10062 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10055 ],
            "I1": [ 10063 ],
            "I0": [ 10062 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8013 ],
            "I0": [ 7976 ],
            "F": [ 10058 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7976 ],
            "F": [ 10057 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10054 ],
            "I1": [ 10058 ],
            "I0": [ 10057 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 10051 ],
            "I1": [ 10055 ],
            "I0": [ 10054 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10019 ],
            "I1": [ 10052 ],
            "I0": [ 10051 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 10047 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8013 ],
            "I1": [ 8000 ],
            "I0": [ 7981 ],
            "F": [ 10046 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10039 ],
            "I1": [ 10047 ],
            "I0": [ 10046 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8013 ],
            "I0": [ 7981 ],
            "F": [ 10042 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7981 ],
            "F": [ 10041 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10038 ],
            "I1": [ 10042 ],
            "I0": [ 10041 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 10023 ],
            "I1": [ 10039 ],
            "I0": [ 10038 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8013 ],
            "I0": [ 8000 ],
            "F": [ 10034 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8000 ],
            "F": [ 10033 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10026 ],
            "I1": [ 10034 ],
            "I0": [ 10033 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8013 ],
            "F": [ 10029 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10028 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 10025 ],
            "I1": [ 10029 ],
            "I0": [ 10028 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 10022 ],
            "I1": [ 10026 ],
            "I0": [ 10025 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y15/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 10018 ],
            "I1": [ 10023 ],
            "I0": [ 10022 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y15/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7833 ],
            "O": [ 10020 ],
            "I1": [ 10019 ],
            "I0": [ 10018 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 10014 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 10013 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 10006 ],
            "I1": [ 10014 ],
            "I0": [ 10013 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 10009 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 10008 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 10005 ],
            "I1": [ 10009 ],
            "I0": [ 10008 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8709 ],
            "O": [ 9990 ],
            "I1": [ 10006 ],
            "I0": [ 10005 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 10001 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 10000 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9993 ],
            "I1": [ 10001 ],
            "I0": [ 10000 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9996 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9995 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9992 ],
            "I1": [ 9996 ],
            "I0": [ 9995 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8709 ],
            "O": [ 9989 ],
            "I1": [ 9993 ],
            "I0": [ 9992 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8704 ],
            "O": [ 9958 ],
            "I1": [ 9990 ],
            "I0": [ 9989 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9985 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9984 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9977 ],
            "I1": [ 9985 ],
            "I0": [ 9984 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9980 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9979 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9976 ],
            "I1": [ 9980 ],
            "I0": [ 9979 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8709 ],
            "O": [ 9961 ],
            "I1": [ 9977 ],
            "I0": [ 9976 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9972 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9971 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9964 ],
            "I1": [ 9972 ],
            "I0": [ 9971 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9967 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9966 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9963 ],
            "I1": [ 9967 ],
            "I0": [ 9966 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8709 ],
            "O": [ 9960 ],
            "I1": [ 9964 ],
            "I0": [ 9963 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y10/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8704 ],
            "O": [ 9957 ],
            "I1": [ 9961 ],
            "I0": [ 9960 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9666 ],
            "O": [ 8849 ],
            "I1": [ 9958 ],
            "I0": [ 9957 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8720 ],
            "I1": [ 8717 ],
            "I0": [ 8699 ],
            "F": [ 9953 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8720 ],
            "I1": [ 8717 ],
            "I0": [ 8699 ],
            "F": [ 9952 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9945 ],
            "I1": [ 9953 ],
            "I0": [ 9952 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100110101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8720 ],
            "I1": [ 8717 ],
            "I0": [ 8699 ],
            "F": [ 9948 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010110101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8720 ],
            "I1": [ 8717 ],
            "I0": [ 8699 ],
            "F": [ 9947 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9944 ],
            "I1": [ 9948 ],
            "I0": [ 9947 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8709 ],
            "O": [ 9929 ],
            "I1": [ 9945 ],
            "I0": [ 9944 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8720 ],
            "I1": [ 8717 ],
            "I0": [ 8699 ],
            "F": [ 9940 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8720 ],
            "I1": [ 8717 ],
            "I0": [ 8699 ],
            "F": [ 9939 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9932 ],
            "I1": [ 9940 ],
            "I0": [ 9939 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010110101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8720 ],
            "I1": [ 8717 ],
            "I0": [ 8699 ],
            "F": [ 9935 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010110010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8720 ],
            "I1": [ 8717 ],
            "I0": [ 8699 ],
            "F": [ 9934 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9931 ],
            "I1": [ 9935 ],
            "I0": [ 9934 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8709 ],
            "O": [ 9928 ],
            "I1": [ 9932 ],
            "I0": [ 9931 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y12/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8704 ],
            "O": [ 8853 ],
            "I1": [ 9929 ],
            "I0": [ 9928 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9756 ],
            "I1": [ 7833 ],
            "I0": [ 8013 ],
            "F": [ 8873 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9756 ],
            "I1": [ 7723 ],
            "I0": [ 8013 ],
            "F": [ 8872 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y15/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7736 ],
            "I0": [ 8000 ],
            "F": [ 9756 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9858 ],
            "O": [ 9923 ],
            "I1": [ 9865 ],
            "I0": [ 9869 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7693 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9919 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9918 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 9911 ],
            "I1": [ 9919 ],
            "I0": [ 9918 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9914 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9913 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 9910 ],
            "I1": [ 9914 ],
            "I0": [ 9913 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 9864 ],
            "I1": [ 9911 ],
            "I0": [ 9910 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001111101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9906 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9905 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 9898 ],
            "I1": [ 9906 ],
            "I0": [ 9905 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9901 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9900 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 9897 ],
            "I1": [ 9901 ],
            "I0": [ 9900 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 9863 ],
            "I1": [ 9898 ],
            "I0": [ 9897 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9893 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9892 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 9885 ],
            "I1": [ 9893 ],
            "I0": [ 9892 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010011010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9888 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7693 ],
            "I0": [ 7876 ],
            "F": [ 9887 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 9884 ],
            "I1": [ 9888 ],
            "I0": [ 9887 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 9868 ],
            "I1": [ 9885 ],
            "I0": [ 9884 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7693 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9880 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9879 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 9872 ],
            "I1": [ 9880 ],
            "I0": [ 9879 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001100101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7693 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9875 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7693 ],
            "I0": [ 7876 ],
            "F": [ 9874 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7707 ],
            "O": [ 9871 ],
            "I1": [ 9875 ],
            "I0": [ 9874 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 9867 ],
            "I1": [ 9872 ],
            "I0": [ 9871 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y14/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9852 ],
            "O": [ 9869 ],
            "I1": [ 9868 ],
            "I0": [ 9867 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y14/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9852 ],
            "O": [ 9865 ],
            "I1": [ 9864 ],
            "I0": [ 9863 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7900 ],
            "I1": [ 7683 ],
            "I0": [ 7671 ],
            "F": [ 9856 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7900 ],
            "I1": [ 7683 ],
            "I0": [ 7671 ],
            "F": [ 9855 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9859 ],
            "O": [ 9858 ],
            "I1": [ 9856 ],
            "I0": [ 9855 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7889 ],
            "I0": [ 7683 ],
            "F": [ 9852 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9852 ],
            "I1": [ 7693 ],
            "I0": [ 7876 ],
            "F": [ 9851 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7707 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9846 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7723 ],
            "I2": [ 7707 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9845 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9787 ],
            "O": [ 9847 ],
            "I1": [ 9846 ],
            "I0": [ 9845 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y10/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7693 ],
            "I0": [ 7889 ],
            "F": [ 9787 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9840 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9839 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 9832 ],
            "I1": [ 9840 ],
            "I0": [ 9839 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010011010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9835 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7707 ],
            "I0": [ 7876 ],
            "F": [ 9834 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 9831 ],
            "I1": [ 9835 ],
            "I0": [ 9834 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 9816 ],
            "I1": [ 9832 ],
            "I0": [ 9831 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000111011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9827 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001001111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9826 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 9819 ],
            "I1": [ 9827 ],
            "I0": [ 9826 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101100101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9822 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7707 ],
            "I0": [ 7876 ],
            "F": [ 9821 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 9818 ],
            "I1": [ 9822 ],
            "I0": [ 9821 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 9815 ],
            "I1": [ 9819 ],
            "I0": [ 9818 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9787 ],
            "O": [ 9782 ],
            "I1": [ 9816 ],
            "I0": [ 9815 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000111011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9811 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001001111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9810 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 9803 ],
            "I1": [ 9811 ],
            "I0": [ 9810 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101100101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9806 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7707 ],
            "I0": [ 7876 ],
            "F": [ 9805 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 9802 ],
            "I1": [ 9806 ],
            "I0": [ 9805 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 9785 ],
            "I1": [ 9803 ],
            "I0": [ 9802 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9798 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9797 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 9790 ],
            "I1": [ 9798 ],
            "I0": [ 9797 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010011010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7707 ],
            "I2": [ 7889 ],
            "I1": [ 7876 ],
            "I0": [ 8026 ],
            "F": [ 9793 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7707 ],
            "I0": [ 7876 ],
            "F": [ 9792 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7723 ],
            "O": [ 9789 ],
            "I1": [ 9793 ],
            "I0": [ 9792 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 9784 ],
            "I1": [ 9790 ],
            "I0": [ 9789 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y11/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9787 ],
            "O": [ 9781 ],
            "I1": [ 9785 ],
            "I0": [ 9784 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y11/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9763 ],
            "O": [ 8720 ],
            "I1": [ 9782 ],
            "I0": [ 9781 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7944 ],
            "I1": [ 9086 ],
            "I0": [ 7808 ],
            "F": [ 9737 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7900 ],
            "I1": [ 7693 ],
            "I0": [ 7683 ],
            "F": [ 9776 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7900 ],
            "I1": [ 7693 ],
            "I0": [ 7683 ],
            "F": [ 9775 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9770 ],
            "O": [ 9739 ],
            "I1": [ 9776 ],
            "I0": [ 9775 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7928 ],
            "I0": [ 7671 ],
            "F": [ 9770 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7900 ],
            "I1": [ 7693 ],
            "I0": [ 7683 ],
            "F": [ 9769 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7915 ],
            "I2": [ 7900 ],
            "I1": [ 7693 ],
            "I0": [ 7683 ],
            "F": [ 9768 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9770 ],
            "O": [ 9763 ],
            "I1": [ 9769 ],
            "I0": [ 9768 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9765 ],
            "I2": [ 7723 ],
            "I1": [ 8026 ],
            "I0": [ 8720 ],
            "F": [ 9761 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9765 ],
            "I2": [ 7723 ],
            "I1": [ 8026 ],
            "I0": [ 8720 ],
            "F": [ 9760 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9763 ],
            "O": [ 8737 ],
            "I1": [ 9761 ],
            "I0": [ 9760 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_LUT2_F_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101100100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7833 ],
            "I2": [ 7723 ],
            "I1": [ 8013 ],
            "I0": [ 7981 ],
            "F": [ 9755 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_LUT2_F_1_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7833 ],
            "I2": [ 7723 ],
            "I1": [ 8013 ],
            "I0": [ 7981 ],
            "F": [ 9754 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_LUT2_F_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9756 ],
            "O": [ 9752 ],
            "I1": [ 9755 ],
            "I0": [ 9754 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8737 ],
            "I0": [ 9752 ],
            "F": [ 8704 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8638 ],
            "I0": [ 8637 ],
            "F": [ 8709 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9742 ],
            "I1": [ 9746 ],
            "I0": [ 9744 ],
            "F": [ 8714 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9748 ],
            "I1": [ 7935 ],
            "I0": [ 7808 ],
            "F": [ 9742 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8717 ],
            "I2": [ 9746 ],
            "I1": [ 9744 ],
            "I0": [ 9742 ],
            "F": [ 9651 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9740 ],
            "I2": [ 9739 ],
            "I1": [ 9737 ],
            "I0": [ 9735 ],
            "F": [ 9039 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100110011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9731 ],
            "I2": [ 9730 ],
            "I1": [ 9729 ],
            "I0": [ 9728 ],
            "F": [ 9041 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7935 ],
            "I0": [ 7671 ],
            "F": [ 9728 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9731 ],
            "I2": [ 9730 ],
            "I1": [ 9729 ],
            "I0": [ 9728 ],
            "F": [ 9620 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000100011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9723 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9722 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9715 ],
            "I1": [ 9723 ],
            "I0": [ 9722 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111011100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9718 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9717 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9714 ],
            "I1": [ 9718 ],
            "I0": [ 9717 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8709 ],
            "O": [ 9699 ],
            "I1": [ 9715 ],
            "I0": [ 9714 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111011100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9710 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9709 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9702 ],
            "I1": [ 9710 ],
            "I0": [ 9709 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000100011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9705 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9704 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9701 ],
            "I1": [ 9705 ],
            "I0": [ 9704 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8709 ],
            "O": [ 9698 ],
            "I1": [ 9702 ],
            "I0": [ 9701 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8704 ],
            "O": [ 9665 ],
            "I1": [ 9699 ],
            "I0": [ 9698 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111011100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9694 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9693 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9686 ],
            "I1": [ 9694 ],
            "I0": [ 9693 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000100011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9689 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9688 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9685 ],
            "I1": [ 9689 ],
            "I0": [ 9688 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8709 ],
            "O": [ 9669 ],
            "I1": [ 9686 ],
            "I0": [ 9685 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000100011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9681 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9680 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9672 ],
            "I1": [ 9681 ],
            "I0": [ 9680 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111011100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9675 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9677 ],
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 9674 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 9671 ],
            "I1": [ 9675 ],
            "I0": [ 9674 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8709 ],
            "O": [ 9668 ],
            "I1": [ 9672 ],
            "I0": [ 9671 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y8/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8704 ],
            "O": [ 9664 ],
            "I1": [ 9669 ],
            "I0": [ 9668 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9666 ],
            "O": [ 8922 ],
            "I1": [ 9665 ],
            "I0": [ 9664 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001001111001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9041 ],
            "I2": [ 9039 ],
            "I1": [ 8720 ],
            "I0": [ 9036 ],
            "F": [ 9660 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110110000110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9041 ],
            "I2": [ 9039 ],
            "I1": [ 8720 ],
            "I0": [ 9036 ],
            "F": [ 9659 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9655 ],
            "O": [ 9650 ],
            "I1": [ 9660 ],
            "I0": [ 9659 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110110000110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9041 ],
            "I2": [ 9039 ],
            "I1": [ 8720 ],
            "I0": [ 9036 ],
            "F": [ 9654 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001001111001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9041 ],
            "I2": [ 9039 ],
            "I1": [ 8720 ],
            "I0": [ 9036 ],
            "F": [ 9653 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9655 ],
            "O": [ 9649 ],
            "I1": [ 9654 ],
            "I0": [ 9653 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9651 ],
            "O": [ 8935 ],
            "I1": [ 9650 ],
            "I0": [ 9649 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100001110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9632 ],
            "I2": [ 9631 ],
            "I1": [ 7833 ],
            "I0": [ 8013 ],
            "F": [ 9640 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100001111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9632 ],
            "I2": [ 9631 ],
            "I1": [ 7833 ],
            "I0": [ 8013 ],
            "F": [ 9639 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9632 ],
            "I2": [ 9631 ],
            "I1": [ 7833 ],
            "I0": [ 8013 ],
            "F": [ 9643 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9632 ],
            "I2": [ 9631 ],
            "I1": [ 7833 ],
            "I0": [ 8013 ],
            "F": [ 9642 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9633 ],
            "O": [ 8931 ],
            "I1": [ 9643 ],
            "I0": [ 9642 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9633 ],
            "O": [ 8929 ],
            "I1": [ 9640 ],
            "I0": [ 9639 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9041 ],
            "I0": [ 9039 ],
            "F": [ 9636 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9636 ],
            "I0": [ 9036 ],
            "F": [ 8926 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9621 ],
            "I1": [ 9620 ],
            "I0": [ 9619 ],
            "F": [ 8933 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9633 ],
            "I1": [ 9632 ],
            "I0": [ 9631 ],
            "F": [ 9621 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100110011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9627 ],
            "I2": [ 9626 ],
            "I1": [ 9625 ],
            "I0": [ 9624 ],
            "F": [ 9619 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7935 ],
            "I0": [ 7683 ],
            "F": [ 9624 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9627 ],
            "I2": [ 9626 ],
            "I1": [ 9625 ],
            "I0": [ 9624 ],
            "F": [ 9069 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9621 ],
            "I1": [ 9620 ],
            "I0": [ 9619 ],
            "F": [ 9065 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9595 ],
            "I1": [ 9594 ],
            "I0": [ 9593 ],
            "F": [ 9072 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9610 ],
            "I2": [ 9615 ],
            "I1": [ 7833 ],
            "I0": [ 7876 ],
            "F": [ 9078 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y3/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9610 ],
            "I2": [ 9615 ],
            "I1": [ 7833 ],
            "I0": [ 7876 ],
            "F": [ 9075 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9608 ],
            "I2": [ 9612 ],
            "I1": [ 7736 ],
            "I0": [ 7900 ],
            "F": [ 9610 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9587 ],
            "I1": [ 7915 ],
            "I0": [ 7707 ],
            "F": [ 9608 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7928 ],
            "I0": [ 7723 ],
            "F": [ 9587 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9558 ],
            "I2": [ 9508 ],
            "I1": [ 9556 ],
            "I0": [ 9505 ],
            "F": [ 9603 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9558 ],
            "I2": [ 9508 ],
            "I1": [ 9556 ],
            "I0": [ 9505 ],
            "F": [ 9602 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9511 ],
            "O": [ 9444 ],
            "I1": [ 9603 ],
            "I0": [ 9602 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100110011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9579 ],
            "I2": [ 9600 ],
            "I1": [ 9599 ],
            "I0": [ 9598 ],
            "F": [ 9452 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9075 ],
            "I1": [ 9072 ],
            "I0": [ 9069 ],
            "F": [ 9439 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9595 ],
            "I1": [ 9594 ],
            "I0": [ 9593 ],
            "F": [ 9450 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9478 ],
            "I2": [ 9452 ],
            "I1": [ 9450 ],
            "I0": [ 9448 ],
            "F": [ 9303 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9452 ],
            "I1": [ 9450 ],
            "I0": [ 9448 ],
            "F": [ 9161 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9586 ],
            "I1": [ 7833 ],
            "I0": [ 7889 ],
            "F": [ 9170 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9586 ],
            "I1": [ 7833 ],
            "I0": [ 7889 ],
            "F": [ 9448 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9583 ],
            "I2": [ 9587 ],
            "I1": [ 7833 ],
            "I0": [ 7900 ],
            "F": [ 9586 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7736 ],
            "I0": [ 7915 ],
            "F": [ 9583 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9574 ],
            "I0": [ 9583 ],
            "F": [ 9505 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9580 ],
            "I0": [ 9579 ],
            "F": [ 9511 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9571 ],
            "I1": [ 9558 ],
            "I0": [ 9556 ],
            "F": [ 9514 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9576 ],
            "I1": [ 9575 ],
            "I0": [ 9574 ],
            "F": [ 9571 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9571 ],
            "I1": [ 9558 ],
            "I0": [ 9556 ],
            "F": [ 9566 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/ALU4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 9569 ],
            "I3": [ 12851 ],
            "I1": [  ],
            "I0": [ 9566 ],
            "COUT": [ 9547 ],
            "CIN": [ 9568 ]
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9566 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 9565 ],
            "F": [ 9561 ]
          }
        },
        "c.p_out_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 9544 ],
            "D": [ 9561 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_26_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9511 ],
            "I1": [ 9508 ],
            "I0": [ 9505 ],
            "F": [ 9551 ]
          }
        },
        "c.p_out_DFFR_Q_26_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9558 ],
            "I0": [ 9556 ],
            "F": [ 9553 ]
          }
        },
        "c.p_out_DFFR_Q_26_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9511 ],
            "I2": [ 9553 ],
            "I1": [ 9508 ],
            "I0": [ 9505 ],
            "F": [ 9550 ]
          }
        },
        "c.p_out_DFFR_Q_26_D_LUT4_F_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9514 ],
            "O": [ 9545 ],
            "I1": [ 9551 ],
            "I0": [ 9550 ]
          }
        },
        "c.p_out_DFFR_Q_26_D_LUT4_F_I3_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y10/ALU5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 9548 ],
            "I3": [ 12851 ],
            "I1": [  ],
            "I0": [ 9545 ],
            "COUT": [ 9524 ],
            "CIN": [ 9547 ]
          }
        },
        "c.p_out_DFFR_Q_26_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9545 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 9544 ],
            "F": [ 9540 ]
          }
        },
        "c.p_out_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 9521 ],
            "D": [ 9540 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9514 ],
            "I2": [ 9511 ],
            "I1": [ 9508 ],
            "I0": [ 9505 ],
            "F": [ 9536 ]
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9514 ],
            "I2": [ 9511 ],
            "I1": [ 9508 ],
            "I0": [ 9505 ],
            "F": [ 9535 ]
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9444 ],
            "O": [ 9528 ],
            "I1": [ 9536 ],
            "I0": [ 9535 ]
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9514 ],
            "I2": [ 9511 ],
            "I1": [ 9508 ],
            "I0": [ 9505 ],
            "F": [ 9531 ]
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9514 ],
            "I2": [ 9511 ],
            "I1": [ 9508 ],
            "I0": [ 9505 ],
            "F": [ 9530 ]
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9444 ],
            "O": [ 9527 ],
            "I1": [ 9531 ],
            "I0": [ 9530 ]
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F_I3_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9502 ],
            "O": [ 9522 ],
            "I1": [ 9528 ],
            "I0": [ 9527 ]
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F_I3_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/ALU0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 9525 ],
            "I3": [ 12851 ],
            "I1": [  ],
            "I0": [ 9522 ],
            "COUT": [ 9466 ],
            "CIN": [ 9524 ]
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9522 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 9521 ],
            "F": [ 9517 ]
          }
        },
        "c.p_out_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 9463 ],
            "D": [ 9517 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9501 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9514 ],
            "I2": [ 9511 ],
            "I1": [ 9508 ],
            "I0": [ 9505 ],
            "F": [ 9500 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9502 ],
            "O": [ 9468 ],
            "I1": [ 9501 ],
            "I0": [ 9500 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110110000110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9452 ],
            "I2": [ 9450 ],
            "I1": [ 9170 ],
            "I0": [ 9448 ],
            "F": [ 9496 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011010010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9452 ],
            "I2": [ 9450 ],
            "I1": [ 9170 ],
            "I0": [ 9448 ],
            "F": [ 9495 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9478 ],
            "O": [ 9488 ],
            "I1": [ 9496 ],
            "I0": [ 9495 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011010010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9452 ],
            "I2": [ 9450 ],
            "I1": [ 9170 ],
            "I0": [ 9448 ],
            "F": [ 9491 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001001111001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9452 ],
            "I2": [ 9450 ],
            "I1": [ 9170 ],
            "I0": [ 9448 ],
            "F": [ 9490 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9478 ],
            "O": [ 9487 ],
            "I1": [ 9491 ],
            "I0": [ 9490 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9444 ],
            "O": [ 9471 ],
            "I1": [ 9488 ],
            "I0": [ 9487 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001001111001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9452 ],
            "I2": [ 9450 ],
            "I1": [ 9170 ],
            "I0": [ 9448 ],
            "F": [ 9483 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100100101101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9452 ],
            "I2": [ 9450 ],
            "I1": [ 9170 ],
            "I0": [ 9448 ],
            "F": [ 9482 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9478 ],
            "O": [ 9474 ],
            "I1": [ 9483 ],
            "I0": [ 9482 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100100101101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9452 ],
            "I2": [ 9450 ],
            "I1": [ 9170 ],
            "I0": [ 9448 ],
            "F": [ 9477 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110110000110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9452 ],
            "I2": [ 9450 ],
            "I1": [ 9170 ],
            "I0": [ 9448 ],
            "F": [ 9476 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9478 ],
            "O": [ 9473 ],
            "I1": [ 9477 ],
            "I0": [ 9476 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9444 ],
            "O": [ 9470 ],
            "I1": [ 9474 ],
            "I0": [ 9473 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y6/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9439 ],
            "O": [ 9467 ],
            "I1": [ 9471 ],
            "I0": [ 9470 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/ALU1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 9464 ],
            "I3": [ 12851 ],
            "I1": [ 9468 ],
            "I0": [ 9467 ],
            "COUT": [ 9371 ],
            "CIN": [ 9466 ]
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y10/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9464 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 9463 ],
            "F": [ 9459 ]
          }
        },
        "c.p_out_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y10/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 9368 ],
            "D": [ 9459 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000100001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9452 ],
            "I2": [ 9450 ],
            "I1": [ 9170 ],
            "I0": [ 9448 ],
            "F": [ 9455 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9454 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9444 ],
            "O": [ 9437 ],
            "I1": [ 9455 ],
            "I0": [ 9454 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9452 ],
            "I2": [ 9450 ],
            "I1": [ 9170 ],
            "I0": [ 9448 ],
            "F": [ 9442 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9441 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9444 ],
            "O": [ 9436 ],
            "I1": [ 9442 ],
            "I0": [ 9441 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9439 ],
            "O": [ 9373 ],
            "I1": [ 9437 ],
            "I0": [ 9436 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010010111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9432 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101101000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9431 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9424 ],
            "I1": [ 9432 ],
            "I0": [ 9431 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101101000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9427 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010010111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9426 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9423 ],
            "I1": [ 9427 ],
            "I0": [ 9426 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 9408 ],
            "I1": [ 9424 ],
            "I0": [ 9423 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100001011010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9419 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011110100101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9418 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9411 ],
            "I1": [ 9419 ],
            "I0": [ 9418 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011110100101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9414 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100001011010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9413 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9410 ],
            "I1": [ 9414 ],
            "I0": [ 9413 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 9407 ],
            "I1": [ 9411 ],
            "I0": [ 9410 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9161 ],
            "O": [ 9376 ],
            "I1": [ 9408 ],
            "I0": [ 9407 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100001011010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9403 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011110100101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9402 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9395 ],
            "I1": [ 9403 ],
            "I0": [ 9402 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011110100101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9398 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100001011010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9397 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9394 ],
            "I1": [ 9398 ],
            "I0": [ 9397 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 9379 ],
            "I1": [ 9395 ],
            "I0": [ 9394 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101101000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9390 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010010111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9389 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9382 ],
            "I1": [ 9390 ],
            "I0": [ 9389 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010010111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9385 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101101000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9384 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9381 ],
            "I1": [ 9385 ],
            "I0": [ 9384 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 9378 ],
            "I1": [ 9382 ],
            "I0": [ 9381 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y4/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9161 ],
            "O": [ 9375 ],
            "I1": [ 9379 ],
            "I0": [ 9378 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y4/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9303 ],
            "O": [ 9372 ],
            "I1": [ 9376 ],
            "I0": [ 9375 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/ALU2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 9369 ],
            "I3": [ 12851 ],
            "I1": [ 9373 ],
            "I0": [ 9372 ],
            "COUT": [ 9236 ],
            "CIN": [ 9371 ]
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y10/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9369 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 9368 ],
            "F": [ 9363 ]
          }
        },
        "c.p_out_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y10/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 9233 ],
            "D": [ 9363 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9359 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010000101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9358 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9351 ],
            "I1": [ 9359 ],
            "I0": [ 9358 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010000101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9354 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9353 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9350 ],
            "I1": [ 9354 ],
            "I0": [ 9353 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 9335 ],
            "I1": [ 9351 ],
            "I0": [ 9350 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010100100000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9346 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000010010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9345 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9338 ],
            "I1": [ 9346 ],
            "I0": [ 9345 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000010010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9341 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010100100000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9340 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9337 ],
            "I1": [ 9341 ],
            "I0": [ 9340 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 9334 ],
            "I1": [ 9338 ],
            "I0": [ 9337 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9161 ],
            "O": [ 9302 ],
            "I1": [ 9335 ],
            "I0": [ 9334 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9330 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9329 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9322 ],
            "I1": [ 9330 ],
            "I0": [ 9329 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9325 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9324 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9321 ],
            "I1": [ 9325 ],
            "I0": [ 9324 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 9306 ],
            "I1": [ 9322 ],
            "I0": [ 9321 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9317 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9316 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9309 ],
            "I1": [ 9317 ],
            "I0": [ 9316 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9312 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9311 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9308 ],
            "I1": [ 9312 ],
            "I0": [ 9311 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 9305 ],
            "I1": [ 9309 ],
            "I0": [ 9308 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y5/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9161 ],
            "O": [ 9301 ],
            "I1": [ 9306 ],
            "I0": [ 9305 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y5/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9303 ],
            "O": [ 9238 ],
            "I1": [ 9302 ],
            "I0": [ 9301 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9297 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9296 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9289 ],
            "I1": [ 9297 ],
            "I0": [ 9296 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9292 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9291 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9288 ],
            "I1": [ 9292 ],
            "I0": [ 9291 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 9273 ],
            "I1": [ 9289 ],
            "I0": [ 9288 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010011111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9284 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9283 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9276 ],
            "I1": [ 9284 ],
            "I0": [ 9283 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9279 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010011111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9278 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9275 ],
            "I1": [ 9279 ],
            "I0": [ 9278 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 9272 ],
            "I1": [ 9276 ],
            "I0": [ 9275 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9161 ],
            "O": [ 9241 ],
            "I1": [ 9273 ],
            "I0": [ 9272 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9268 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9267 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9260 ],
            "I1": [ 9268 ],
            "I0": [ 9267 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9263 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9262 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9259 ],
            "I1": [ 9263 ],
            "I0": [ 9262 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 9244 ],
            "I1": [ 9260 ],
            "I0": [ 9259 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101100000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9255 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9254 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9247 ],
            "I1": [ 9255 ],
            "I0": [ 9254 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9250 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101100000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9249 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9246 ],
            "I1": [ 9250 ],
            "I0": [ 9249 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 9243 ],
            "I1": [ 9247 ],
            "I0": [ 9246 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y2/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9161 ],
            "O": [ 9240 ],
            "I1": [ 9244 ],
            "I0": [ 9243 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y2/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9156 ],
            "O": [ 9237 ],
            "I1": [ 9241 ],
            "I0": [ 9240 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/ALU3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 9234 ],
            "I3": [ 12851 ],
            "I1": [ 9238 ],
            "I0": [ 9237 ],
            "COUT": [ 9089 ],
            "CIN": [ 9236 ]
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9234 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 9233 ],
            "F": [ 9227 ]
          }
        },
        "c.p_out_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y10/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 9086 ],
            "D": [ 9227 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9223 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9222 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y6/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8933 ],
            "O": [ 9156 ],
            "I1": [ 9223 ],
            "I0": [ 9222 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9218 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9217 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9210 ],
            "I1": [ 9218 ],
            "I0": [ 9217 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9213 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9212 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9209 ],
            "I1": [ 9213 ],
            "I0": [ 9212 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 9194 ],
            "I1": [ 9210 ],
            "I0": [ 9209 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9205 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9204 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9197 ],
            "I1": [ 9205 ],
            "I0": [ 9204 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9200 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9199 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9196 ],
            "I1": [ 9200 ],
            "I0": [ 9199 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 9193 ],
            "I1": [ 9197 ],
            "I0": [ 9196 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9161 ],
            "O": [ 9155 ],
            "I1": [ 9194 ],
            "I0": [ 9193 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110100001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9189 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9188 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9181 ],
            "I1": [ 9189 ],
            "I0": [ 9188 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9184 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110100001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9183 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9180 ],
            "I1": [ 9184 ],
            "I0": [ 9183 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 9159 ],
            "I1": [ 9181 ],
            "I0": [ 9180 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9176 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9175 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9164 ],
            "I1": [ 9176 ],
            "I0": [ 9175 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9167 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9075 ],
            "I2": [ 9072 ],
            "I1": [ 9170 ],
            "I0": [ 9069 ],
            "F": [ 9166 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9078 ],
            "O": [ 9163 ],
            "I1": [ 9167 ],
            "I0": [ 9166 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 9158 ],
            "I1": [ 9164 ],
            "I0": [ 9163 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y3/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9161 ],
            "O": [ 9154 ],
            "I1": [ 9159 ],
            "I0": [ 9158 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9156 ],
            "O": [ 9091 ],
            "I1": [ 9155 ],
            "I0": [ 9154 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9150 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9149 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8931 ],
            "O": [ 9142 ],
            "I1": [ 9150 ],
            "I0": [ 9149 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9145 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9144 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8931 ],
            "O": [ 9141 ],
            "I1": [ 9145 ],
            "I0": [ 9144 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8933 ],
            "O": [ 9126 ],
            "I1": [ 9142 ],
            "I0": [ 9141 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9137 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9136 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8931 ],
            "O": [ 9129 ],
            "I1": [ 9137 ],
            "I0": [ 9136 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9132 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9131 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8931 ],
            "O": [ 9128 ],
            "I1": [ 9132 ],
            "I0": [ 9131 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8933 ],
            "O": [ 9125 ],
            "I1": [ 9129 ],
            "I0": [ 9128 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8935 ],
            "O": [ 9094 ],
            "I1": [ 9126 ],
            "I0": [ 9125 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9121 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9120 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8931 ],
            "O": [ 9113 ],
            "I1": [ 9121 ],
            "I0": [ 9120 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9116 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9115 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8931 ],
            "O": [ 9112 ],
            "I1": [ 9116 ],
            "I0": [ 9115 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8933 ],
            "O": [ 9097 ],
            "I1": [ 9113 ],
            "I0": [ 9112 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9108 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9107 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8931 ],
            "O": [ 9100 ],
            "I1": [ 9108 ],
            "I0": [ 9107 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9103 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9102 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8931 ],
            "O": [ 9099 ],
            "I1": [ 9103 ],
            "I0": [ 9102 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8933 ],
            "O": [ 9096 ],
            "I1": [ 9100 ],
            "I0": [ 9099 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8935 ],
            "O": [ 9093 ],
            "I1": [ 9097 ],
            "I0": [ 9096 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8995 ],
            "O": [ 9090 ],
            "I1": [ 9094 ],
            "I0": [ 9093 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/ALU4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 9087 ],
            "I3": [ 12851 ],
            "I1": [ 9091 ],
            "I0": [ 9090 ],
            "COUT": [ 8976 ],
            "CIN": [ 9089 ]
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9087 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 9086 ],
            "F": [ 9082 ]
          }
        },
        "c.p_out_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8973 ],
            "D": [ 9082 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9078 ],
            "I2": [ 9075 ],
            "I1": [ 9072 ],
            "I0": [ 9069 ],
            "F": [ 9063 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9078 ],
            "I2": [ 9075 ],
            "I1": [ 9072 ],
            "I0": [ 9069 ],
            "F": [ 9062 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y3/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9065 ],
            "O": [ 8995 ],
            "I1": [ 9063 ],
            "I0": [ 9062 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9058 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9057 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8931 ],
            "O": [ 9050 ],
            "I1": [ 9058 ],
            "I0": [ 9057 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9053 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9052 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8931 ],
            "O": [ 9049 ],
            "I1": [ 9053 ],
            "I0": [ 9052 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8933 ],
            "O": [ 9027 ],
            "I1": [ 9050 ],
            "I0": [ 9049 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9045 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9044 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8931 ],
            "O": [ 9030 ],
            "I1": [ 9045 ],
            "I0": [ 9044 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9033 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8929 ],
            "I2": [ 9041 ],
            "I1": [ 9039 ],
            "I0": [ 9036 ],
            "F": [ 9032 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8931 ],
            "O": [ 9029 ],
            "I1": [ 9033 ],
            "I0": [ 9032 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8933 ],
            "O": [ 9026 ],
            "I1": [ 9030 ],
            "I0": [ 9029 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8935 ],
            "O": [ 8994 ],
            "I1": [ 9027 ],
            "I0": [ 9026 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9022 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9021 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8931 ],
            "O": [ 9014 ],
            "I1": [ 9022 ],
            "I0": [ 9021 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9017 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9016 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8931 ],
            "O": [ 9013 ],
            "I1": [ 9017 ],
            "I0": [ 9016 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8933 ],
            "O": [ 8998 ],
            "I1": [ 9014 ],
            "I0": [ 9013 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9009 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9008 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8931 ],
            "O": [ 9001 ],
            "I1": [ 9009 ],
            "I0": [ 9008 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9004 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9003 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8931 ],
            "O": [ 9000 ],
            "I1": [ 9004 ],
            "I0": [ 9003 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8933 ],
            "O": [ 8997 ],
            "I1": [ 9001 ],
            "I0": [ 9000 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y6/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8935 ],
            "O": [ 8993 ],
            "I1": [ 8998 ],
            "I0": [ 8997 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y6/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8995 ],
            "O": [ 8978 ],
            "I1": [ 8994 ],
            "I0": [ 8993 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8935 ],
            "I2": [ 8933 ],
            "I1": [ 8931 ],
            "I0": [ 8929 ],
            "F": [ 8989 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010011111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8935 ],
            "I2": [ 8933 ],
            "I1": [ 8931 ],
            "I0": [ 8929 ],
            "F": [ 8988 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8926 ],
            "O": [ 8981 ],
            "I1": [ 8989 ],
            "I0": [ 8988 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8935 ],
            "I2": [ 8933 ],
            "I1": [ 8931 ],
            "I0": [ 8929 ],
            "F": [ 8984 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011101100000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8935 ],
            "I2": [ 8933 ],
            "I1": [ 8931 ],
            "I0": [ 8929 ],
            "F": [ 8983 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8926 ],
            "O": [ 8980 ],
            "I1": [ 8984 ],
            "I0": [ 8983 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y8/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8922 ],
            "O": [ 8977 ],
            "I1": [ 8981 ],
            "I0": [ 8980 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/ALU5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 8974 ],
            "I3": [ 12851 ],
            "I1": [ 8978 ],
            "I0": [ 8977 ],
            "COUT": [ 8887 ],
            "CIN": [ 8976 ]
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8974 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 8973 ],
            "F": [ 8969 ]
          }
        },
        "c.p_out_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8884 ],
            "D": [ 8969 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8945 ],
            "D": [ 8967 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_1_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8964 ],
            "I2": [ 8963 ],
            "I1": [ 8962 ],
            "I0": [ 8961 ],
            "F": [ 8958 ]
          }
        },
        "c.p_out_DFFR_Q_1_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8964 ],
            "I2": [ 8963 ],
            "I1": [ 8962 ],
            "I0": [ 8961 ],
            "F": [ 8957 ]
          }
        },
        "c.p_out_DFFR_Q_1_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y8/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8959 ],
            "O": [ 8951 ],
            "I1": [ 8958 ],
            "I0": [ 8957 ]
          }
        },
        "c.p_out_DFFR_Q_1_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y10/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8955 ],
            "I1": [ 8954 ],
            "I0": [ 8953 ],
            "F": [ 8950 ]
          }
        },
        "c.p_out_DFFR_Q_1_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y10/ALU0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 8946 ],
            "I3": [ 12851 ],
            "I1": [ 8951 ],
            "I0": [ 8950 ],
            "COUT": [ 8949 ],
            "CIN": [ 8948 ]
          }
        },
        "c.p_out_DFFR_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y10/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8946 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 8945 ],
            "F": [ 8090 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8939 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8938 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8926 ],
            "O": [ 8921 ],
            "I1": [ 8939 ],
            "I0": [ 8938 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8935 ],
            "I2": [ 8933 ],
            "I1": [ 8931 ],
            "I0": [ 8929 ],
            "F": [ 8925 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010011111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8935 ],
            "I2": [ 8933 ],
            "I1": [ 8931 ],
            "I0": [ 8929 ],
            "F": [ 8924 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8926 ],
            "O": [ 8920 ],
            "I1": [ 8925 ],
            "I0": [ 8924 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8922 ],
            "O": [ 8889 ],
            "I1": [ 8921 ],
            "I0": [ 8920 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8873 ],
            "I2": [ 8872 ],
            "I1": [ 7833 ],
            "I0": [ 7981 ],
            "F": [ 8916 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8915 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8737 ],
            "O": [ 8908 ],
            "I1": [ 8916 ],
            "I0": [ 8915 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8873 ],
            "I2": [ 8872 ],
            "I1": [ 7833 ],
            "I0": [ 7981 ],
            "F": [ 8911 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8910 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8737 ],
            "O": [ 8907 ],
            "I1": [ 8911 ],
            "I0": [ 8910 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8853 ],
            "O": [ 8892 ],
            "I1": [ 8908 ],
            "I0": [ 8907 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8873 ],
            "I2": [ 8872 ],
            "I1": [ 7833 ],
            "I0": [ 7981 ],
            "F": [ 8903 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8902 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8737 ],
            "O": [ 8895 ],
            "I1": [ 8903 ],
            "I0": [ 8902 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8873 ],
            "I2": [ 8872 ],
            "I1": [ 7833 ],
            "I0": [ 7981 ],
            "F": [ 8898 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8897 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8737 ],
            "O": [ 8894 ],
            "I1": [ 8898 ],
            "I0": [ 8897 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8853 ],
            "O": [ 8891 ],
            "I1": [ 8895 ],
            "I0": [ 8894 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8849 ],
            "O": [ 8888 ],
            "I1": [ 8892 ],
            "I0": [ 8891 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/ALU0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 8885 ],
            "I3": [ 12851 ],
            "I1": [ 8889 ],
            "I0": [ 8888 ],
            "COUT": [ 8842 ],
            "CIN": [ 8887 ]
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8885 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 8884 ],
            "F": [ 8880 ]
          }
        },
        "c.p_out_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8839 ],
            "D": [ 8880 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8873 ],
            "I2": [ 8872 ],
            "I1": [ 7833 ],
            "I0": [ 7981 ],
            "F": [ 8876 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8875 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8737 ],
            "O": [ 8866 ],
            "I1": [ 8876 ],
            "I0": [ 8875 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8873 ],
            "I2": [ 8872 ],
            "I1": [ 7833 ],
            "I0": [ 7981 ],
            "F": [ 8869 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8868 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8737 ],
            "O": [ 8865 ],
            "I1": [ 8869 ],
            "I0": [ 8868 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8853 ],
            "O": [ 8848 ],
            "I1": [ 8866 ],
            "I0": [ 8865 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8861 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8860 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8737 ],
            "O": [ 8852 ],
            "I1": [ 8861 ],
            "I0": [ 8860 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8856 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8855 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8737 ],
            "O": [ 8851 ],
            "I1": [ 8856 ],
            "I0": [ 8855 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8853 ],
            "O": [ 8847 ],
            "I1": [ 8852 ],
            "I0": [ 8851 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8849 ],
            "O": [ 8844 ],
            "I1": [ 8848 ],
            "I0": [ 8847 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8692 ],
            "I0": [ 8691 ],
            "F": [ 8843 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/ALU1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 8840 ],
            "I3": [ 12851 ],
            "I1": [ 8844 ],
            "I0": [ 8843 ],
            "COUT": [ 8603 ],
            "CIN": [ 8842 ]
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8840 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 8839 ],
            "F": [ 8833 ]
          }
        },
        "c.p_out_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8600 ],
            "D": [ 8833 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000001010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8829 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010111110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8828 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8821 ],
            "I1": [ 8829 ],
            "I0": [ 8828 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111110101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8824 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8823 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8820 ],
            "I1": [ 8824 ],
            "I0": [ 8823 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8628 ],
            "O": [ 8805 ],
            "I1": [ 8821 ],
            "I0": [ 8820 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8816 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8815 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8808 ],
            "I1": [ 8816 ],
            "I0": [ 8815 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111101011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8811 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8810 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8807 ],
            "I1": [ 8811 ],
            "I0": [ 8810 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8628 ],
            "O": [ 8804 ],
            "I1": [ 8808 ],
            "I0": [ 8807 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8624 ],
            "O": [ 8695 ],
            "I1": [ 8805 ],
            "I0": [ 8804 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111110101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8800 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8799 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8792 ],
            "I1": [ 8800 ],
            "I0": [ 8799 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000001010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8795 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010111110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8794 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8791 ],
            "I1": [ 8795 ],
            "I0": [ 8794 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8628 ],
            "O": [ 8776 ],
            "I1": [ 8792 ],
            "I0": [ 8791 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111101011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8787 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8786 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8779 ],
            "I1": [ 8787 ],
            "I0": [ 8786 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8782 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8781 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8778 ],
            "I1": [ 8782 ],
            "I0": [ 8781 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8628 ],
            "O": [ 8775 ],
            "I1": [ 8779 ],
            "I0": [ 8778 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y15/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8624 ],
            "O": [ 8694 ],
            "I1": [ 8776 ],
            "I0": [ 8775 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8720 ],
            "I1": [ 8717 ],
            "I0": [ 8737 ],
            "F": [ 8771 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8720 ],
            "I1": [ 8717 ],
            "I0": [ 8737 ],
            "F": [ 8770 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 8763 ],
            "I1": [ 8771 ],
            "I0": [ 8770 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8720 ],
            "I1": [ 8717 ],
            "I0": [ 8737 ],
            "F": [ 8766 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8720 ],
            "I1": [ 8717 ],
            "I0": [ 8737 ],
            "F": [ 8765 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 8762 ],
            "I1": [ 8766 ],
            "I0": [ 8765 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8709 ],
            "O": [ 8747 ],
            "I1": [ 8763 ],
            "I0": [ 8762 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8758 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8757 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 8750 ],
            "I1": [ 8758 ],
            "I0": [ 8757 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8753 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8752 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 8749 ],
            "I1": [ 8753 ],
            "I0": [ 8752 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8709 ],
            "O": [ 8746 ],
            "I1": [ 8750 ],
            "I0": [ 8749 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8704 ],
            "O": [ 8698 ],
            "I1": [ 8747 ],
            "I0": [ 8746 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8720 ],
            "I1": [ 8717 ],
            "I0": [ 8737 ],
            "F": [ 8742 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8720 ],
            "I1": [ 8717 ],
            "I0": [ 8737 ],
            "F": [ 8741 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 8731 ],
            "I1": [ 8742 ],
            "I0": [ 8741 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101110101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8720 ],
            "I1": [ 8717 ],
            "I0": [ 8737 ],
            "F": [ 8734 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111110101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8720 ],
            "I1": [ 8717 ],
            "I0": [ 8737 ],
            "F": [ 8733 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 8730 ],
            "I1": [ 8734 ],
            "I0": [ 8733 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8709 ],
            "O": [ 8702 ],
            "I1": [ 8731 ],
            "I0": [ 8730 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 8726 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 8725 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 8707 ],
            "I1": [ 8726 ],
            "I0": [ 8725 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 8712 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8640 ],
            "I1": [ 8720 ],
            "I0": [ 8717 ],
            "F": [ 8711 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8714 ],
            "O": [ 8706 ],
            "I1": [ 8712 ],
            "I0": [ 8711 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8709 ],
            "O": [ 8701 ],
            "I1": [ 8707 ],
            "I0": [ 8706 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8704 ],
            "O": [ 8697 ],
            "I1": [ 8702 ],
            "I0": [ 8701 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8699 ],
            "O": [ 8692 ],
            "I1": [ 8698 ],
            "I0": [ 8697 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8620 ],
            "O": [ 8691 ],
            "I1": [ 8695 ],
            "I0": [ 8694 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8692 ],
            "I0": [ 8691 ],
            "F": [ 8605 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000001010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8687 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010111110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8686 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8679 ],
            "I1": [ 8687 ],
            "I0": [ 8686 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8682 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8681 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8678 ],
            "I1": [ 8682 ],
            "I0": [ 8681 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8628 ],
            "O": [ 8663 ],
            "I1": [ 8679 ],
            "I0": [ 8678 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8674 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8673 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8666 ],
            "I1": [ 8674 ],
            "I0": [ 8673 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8669 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8668 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8665 ],
            "I1": [ 8669 ],
            "I0": [ 8668 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8628 ],
            "O": [ 8662 ],
            "I1": [ 8666 ],
            "I0": [ 8665 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8624 ],
            "O": [ 8619 ],
            "I1": [ 8663 ],
            "I0": [ 8662 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8658 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8657 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8650 ],
            "I1": [ 8658 ],
            "I0": [ 8657 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000001010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8653 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010111110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8652 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8649 ],
            "I1": [ 8653 ],
            "I0": [ 8652 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8628 ],
            "O": [ 8623 ],
            "I1": [ 8650 ],
            "I0": [ 8649 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8645 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8644 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8627 ],
            "I1": [ 8645 ],
            "I0": [ 8644 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8631 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8640 ],
            "I2": [ 8638 ],
            "I1": [ 8637 ],
            "I0": [ 8635 ],
            "F": [ 8630 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8632 ],
            "O": [ 8626 ],
            "I1": [ 8631 ],
            "I0": [ 8630 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8628 ],
            "O": [ 8622 ],
            "I1": [ 8627 ],
            "I0": [ 8626 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y16/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8624 ],
            "O": [ 8618 ],
            "I1": [ 8623 ],
            "I0": [ 8622 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y16/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8620 ],
            "O": [ 8594 ],
            "I1": [ 8619 ],
            "I0": [ 8618 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8615 ],
            "I2": [ 8614 ],
            "I1": [ 8612 ],
            "I0": [ 8457 ],
            "F": [ 8609 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8615 ],
            "I2": [ 8614 ],
            "I1": [ 8612 ],
            "I0": [ 8457 ],
            "F": [ 8608 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y8/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8610 ],
            "O": [ 8593 ],
            "I1": [ 8609 ],
            "I0": [ 8608 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8594 ],
            "I1": [ 8593 ],
            "I0": [ 8592 ],
            "F": [ 8604 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/ALU2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 8601 ],
            "I3": [ 12851 ],
            "I1": [ 8605 ],
            "I0": [ 8604 ],
            "COUT": [ 8582 ],
            "CIN": [ 8603 ]
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8601 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 8600 ],
            "F": [ 8596 ]
          }
        },
        "c.p_out_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8579 ],
            "D": [ 8596 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_16_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y10/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8594 ],
            "I1": [ 8593 ],
            "I0": [ 8592 ],
            "F": [ 8584 ]
          }
        },
        "c.p_out_DFFR_Q_16_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8339 ],
            "I2": [ 8338 ],
            "I1": [ 8336 ],
            "I0": [ 8335 ],
            "F": [ 8587 ]
          }
        },
        "c.p_out_DFFR_Q_16_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8339 ],
            "I2": [ 8338 ],
            "I1": [ 8336 ],
            "I0": [ 8335 ],
            "F": [ 8586 ]
          }
        },
        "c.p_out_DFFR_Q_16_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y8/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8333 ],
            "O": [ 8583 ],
            "I1": [ 8587 ],
            "I0": [ 8586 ]
          }
        },
        "c.p_out_DFFR_Q_16_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/ALU3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 8580 ],
            "I3": [ 12851 ],
            "I1": [ 8584 ],
            "I0": [ 8583 ],
            "COUT": [ 8314 ],
            "CIN": [ 8582 ]
          }
        },
        "c.p_out_DFFR_Q_16_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8580 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 8579 ],
            "F": [ 8575 ]
          }
        },
        "c.p_out_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8311 ],
            "D": [ 8575 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8339 ],
            "I2": [ 8338 ],
            "I1": [ 8336 ],
            "I0": [ 8335 ],
            "F": [ 8332 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110010010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8293 ],
            "I2": [ 8373 ],
            "I1": [ 8291 ],
            "I0": [ 8370 ],
            "F": [ 8570 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011000110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8293 ],
            "I2": [ 8373 ],
            "I1": [ 8291 ],
            "I0": [ 8370 ],
            "F": [ 8569 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8296 ],
            "O": [ 8338 ],
            "I1": [ 8570 ],
            "I0": [ 8569 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011001010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8399 ],
            "I2": [ 8397 ],
            "I1": [ 8396 ],
            "I0": [ 8395 ],
            "F": [ 8499 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001010110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8399 ],
            "I2": [ 8397 ],
            "I1": [ 8396 ],
            "I0": [ 8395 ],
            "F": [ 8498 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8538 ],
            "I2": [ 8193 ],
            "I1": [ 8417 ],
            "I0": [ 8537 ],
            "F": [ 8563 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001011111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8538 ],
            "I2": [ 8193 ],
            "I1": [ 8417 ],
            "I0": [ 8537 ],
            "F": [ 8562 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8535 ],
            "O": [ 8555 ],
            "I1": [ 8563 ],
            "I0": [ 8562 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8538 ],
            "I2": [ 8193 ],
            "I1": [ 8417 ],
            "I0": [ 8537 ],
            "F": [ 8558 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8538 ],
            "I2": [ 8193 ],
            "I1": [ 8417 ],
            "I0": [ 8537 ],
            "F": [ 8557 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8535 ],
            "O": [ 8554 ],
            "I1": [ 8558 ],
            "I0": [ 8557 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y4/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8531 ],
            "O": [ 8176 ],
            "I1": [ 8555 ],
            "I0": [ 8554 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110110010010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8194 ],
            "I2": [ 8193 ],
            "I1": [ 8191 ],
            "I0": [ 8190 ],
            "F": [ 8550 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011011001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8194 ],
            "I2": [ 8193 ],
            "I1": [ 8191 ],
            "I0": [ 8190 ],
            "F": [ 8549 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8183 ],
            "O": [ 8174 ],
            "I1": [ 8550 ],
            "I0": [ 8549 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8140 ],
            "I1": [ 8139 ],
            "I0": [ 8138 ],
            "F": [ 8178 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8248 ],
            "I1": [ 8247 ],
            "I0": [ 8245 ],
            "F": [ 8217 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8504 ],
            "O": [ 8215 ],
            "I1": [ 8521 ],
            "I0": [ 8516 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010110110110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8538 ],
            "I2": [ 8193 ],
            "I1": [ 8417 ],
            "I0": [ 8537 ],
            "F": [ 8542 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101001001001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8538 ],
            "I2": [ 8193 ],
            "I1": [ 8417 ],
            "I0": [ 8537 ],
            "F": [ 8541 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y5/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8535 ],
            "O": [ 8530 ],
            "I1": [ 8542 ],
            "I0": [ 8541 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101001001001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8538 ],
            "I2": [ 8193 ],
            "I1": [ 8417 ],
            "I0": [ 8537 ],
            "F": [ 8534 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010110110110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8538 ],
            "I2": [ 8193 ],
            "I1": [ 8417 ],
            "I0": [ 8537 ],
            "F": [ 8533 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y5/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8535 ],
            "O": [ 8529 ],
            "I1": [ 8534 ],
            "I0": [ 8533 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y5/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8531 ],
            "O": [ 8504 ],
            "I1": [ 8530 ],
            "I0": [ 8529 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100100110010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8496 ],
            "I2": [ 8494 ],
            "I1": [ 8245 ],
            "I0": [ 8493 ],
            "F": [ 8525 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011001101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8496 ],
            "I2": [ 8494 ],
            "I1": [ 8245 ],
            "I0": [ 8493 ],
            "F": [ 8524 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8247 ],
            "O": [ 8517 ],
            "I1": [ 8525 ],
            "I0": [ 8524 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT4_I3_F_MUX2_LUT5_I0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8520 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT4_I3_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8517 ],
            "O": [ 8521 ],
            "I1": [ 8520 ],
            "I0": [ 8511 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT4_I3_1_F_MUX2_LUT5_I1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8515 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT4_I3_1_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8517 ],
            "O": [ 8516 ],
            "I1": [ 8513 ],
            "I0": [ 8515 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT4_I3_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101100010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8507 ],
            "I2": [ 8405 ],
            "I1": [ 8411 ],
            "I0": [ 8417 ],
            "F": [ 8513 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101100010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y5/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8507 ],
            "I2": [ 8405 ],
            "I1": [ 8411 ],
            "I0": [ 8417 ],
            "F": [ 8511 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8343 ],
            "I1": [ 8415 ],
            "I0": [ 8414 ],
            "F": [ 8507 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010011101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8507 ],
            "I2": [ 8405 ],
            "I1": [ 8411 ],
            "I0": [ 8417 ],
            "F": [ 8502 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101100010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8507 ],
            "I2": [ 8405 ],
            "I1": [ 8411 ],
            "I0": [ 8417 ],
            "F": [ 8501 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8504 ],
            "O": [ 8238 ],
            "I1": [ 8502 ],
            "I0": [ 8501 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y10/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8393 ],
            "O": [ 8249 ],
            "I1": [ 8499 ],
            "I0": [ 8498 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8496 ],
            "I1": [ 8494 ],
            "I0": [ 8493 ],
            "F": [ 8248 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/MUX7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8377 ],
            "O": [ 8242 ],
            "I1": [ 8429 ],
            "I0": [ 8433 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8487 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8486 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8347 ],
            "O": [ 8479 ],
            "I1": [ 8487 ],
            "I0": [ 8486 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8482 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8481 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8347 ],
            "O": [ 8478 ],
            "I1": [ 8482 ],
            "I0": [ 8481 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8361 ],
            "O": [ 8428 ],
            "I1": [ 8479 ],
            "I0": [ 8478 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8457 ],
            "I2": [ 8343 ],
            "I1": [ 8455 ],
            "I0": [ 8454 ],
            "F": [ 8474 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8457 ],
            "I2": [ 8343 ],
            "I1": [ 8455 ],
            "I0": [ 8454 ],
            "F": [ 8473 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8347 ],
            "O": [ 8466 ],
            "I1": [ 8474 ],
            "I0": [ 8473 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8457 ],
            "I2": [ 8343 ],
            "I1": [ 8455 ],
            "I0": [ 8454 ],
            "F": [ 8469 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000111110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8457 ],
            "I2": [ 8343 ],
            "I1": [ 8455 ],
            "I0": [ 8454 ],
            "F": [ 8468 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8347 ],
            "O": [ 8465 ],
            "I1": [ 8469 ],
            "I0": [ 8468 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8361 ],
            "O": [ 8427 ],
            "I1": [ 8466 ],
            "I0": [ 8465 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8457 ],
            "I2": [ 8343 ],
            "I1": [ 8455 ],
            "I0": [ 8454 ],
            "F": [ 8461 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8457 ],
            "I2": [ 8343 ],
            "I1": [ 8455 ],
            "I0": [ 8454 ],
            "F": [ 8460 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8347 ],
            "O": [ 8449 ],
            "I1": [ 8461 ],
            "I0": [ 8460 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111101111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8457 ],
            "I2": [ 8343 ],
            "I1": [ 8455 ],
            "I0": [ 8454 ],
            "F": [ 8452 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000111110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8457 ],
            "I2": [ 8343 ],
            "I1": [ 8455 ],
            "I0": [ 8454 ],
            "F": [ 8451 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8347 ],
            "O": [ 8448 ],
            "I1": [ 8452 ],
            "I0": [ 8451 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8361 ],
            "O": [ 8432 ],
            "I1": [ 8449 ],
            "I0": [ 8448 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8444 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8443 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8347 ],
            "O": [ 8436 ],
            "I1": [ 8444 ],
            "I0": [ 8443 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8439 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8438 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8347 ],
            "O": [ 8435 ],
            "I1": [ 8439 ],
            "I0": [ 8438 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8361 ],
            "O": [ 8431 ],
            "I1": [ 8436 ],
            "I0": [ 8435 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y7/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8381 ],
            "O": [ 8433 ],
            "I1": [ 8432 ],
            "I0": [ 8431 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y7/MUX3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8381 ],
            "O": [ 8429 ],
            "I1": [ 8428 ],
            "I0": [ 8427 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011001001001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8417 ],
            "I2": [ 8343 ],
            "I1": [ 8415 ],
            "I0": [ 8414 ],
            "F": [ 8423 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110110110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8417 ],
            "I2": [ 8343 ],
            "I1": [ 8415 ],
            "I0": [ 8414 ],
            "F": [ 8422 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8411 ],
            "O": [ 8403 ],
            "I1": [ 8423 ],
            "I0": [ 8422 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110110110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8417 ],
            "I2": [ 8343 ],
            "I1": [ 8415 ],
            "I0": [ 8414 ],
            "F": [ 8409 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011001001001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8417 ],
            "I2": [ 8343 ],
            "I1": [ 8415 ],
            "I0": [ 8414 ],
            "F": [ 8408 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8411 ],
            "O": [ 8402 ],
            "I1": [ 8409 ],
            "I0": [ 8408 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8405 ],
            "O": [ 8377 ],
            "I1": [ 8403 ],
            "I0": [ 8402 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011010011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8399 ],
            "I2": [ 8397 ],
            "I1": [ 8396 ],
            "I0": [ 8395 ],
            "F": [ 8391 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110011010010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8399 ],
            "I2": [ 8397 ],
            "I1": [ 8396 ],
            "I0": [ 8395 ],
            "F": [ 8390 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8393 ],
            "O": [ 8381 ],
            "I1": [ 8391 ],
            "I0": [ 8390 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001111100001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8361 ],
            "I2": [ 8350 ],
            "I1": [ 8347 ],
            "I0": [ 8343 ],
            "F": [ 8386 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000011110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8361 ],
            "I2": [ 8350 ],
            "I1": [ 8347 ],
            "I0": [ 8343 ],
            "F": [ 8385 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8381 ],
            "O": [ 8376 ],
            "I1": [ 8386 ],
            "I0": [ 8385 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000011110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8361 ],
            "I2": [ 8350 ],
            "I1": [ 8347 ],
            "I0": [ 8343 ],
            "F": [ 8380 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001111100001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8361 ],
            "I2": [ 8350 ],
            "I1": [ 8347 ],
            "I0": [ 8343 ],
            "F": [ 8379 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8381 ],
            "O": [ 8375 ],
            "I1": [ 8380 ],
            "I0": [ 8379 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y8/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8377 ],
            "O": [ 8284 ],
            "I1": [ 8376 ],
            "I0": [ 8375 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8373 ],
            "I0": [ 8370 ],
            "F": [ 8298 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8367 ],
            "O": [ 8288 ],
            "I1": [ 8364 ],
            "I0": [ 8359 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8361 ],
            "O": [ 8364 ],
            "I1": [ 8341 ],
            "I0": [ 8353 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_3_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8361 ],
            "O": [ 8359 ],
            "I1": [ 8355 ],
            "I0": [ 8357 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011000001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8350 ],
            "I2": [ 8338 ],
            "I1": [ 8347 ],
            "I0": [ 8343 ],
            "F": [ 8357 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100100000110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8350 ],
            "I2": [ 8338 ],
            "I1": [ 8347 ],
            "I0": [ 8343 ],
            "F": [ 8355 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111110011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8350 ],
            "I2": [ 8338 ],
            "I1": [ 8347 ],
            "I0": [ 8343 ],
            "F": [ 8353 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001111101101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8350 ],
            "I2": [ 8338 ],
            "I1": [ 8347 ],
            "I0": [ 8343 ],
            "F": [ 8341 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8339 ],
            "I2": [ 8338 ],
            "I1": [ 8336 ],
            "I0": [ 8335 ],
            "F": [ 8331 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8333 ],
            "O": [ 8316 ],
            "I1": [ 8332 ],
            "I0": [ 8331 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8298 ],
            "I2": [ 8296 ],
            "I1": [ 8293 ],
            "I0": [ 8291 ],
            "F": [ 8327 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8298 ],
            "I2": [ 8296 ],
            "I1": [ 8293 ],
            "I0": [ 8291 ],
            "F": [ 8326 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8288 ],
            "O": [ 8319 ],
            "I1": [ 8327 ],
            "I0": [ 8326 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8298 ],
            "I2": [ 8296 ],
            "I1": [ 8293 ],
            "I0": [ 8291 ],
            "F": [ 8322 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8298 ],
            "I2": [ 8296 ],
            "I1": [ 8293 ],
            "I0": [ 8291 ],
            "F": [ 8321 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8288 ],
            "O": [ 8318 ],
            "I1": [ 8322 ],
            "I0": [ 8321 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y11/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8284 ],
            "O": [ 8315 ],
            "I1": [ 8319 ],
            "I0": [ 8318 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/ALU4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 8312 ],
            "I3": [ 12851 ],
            "I1": [ 8316 ],
            "I0": [ 8315 ],
            "COUT": [ 8265 ],
            "CIN": [ 8314 ]
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8312 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 8311 ],
            "F": [ 8307 ]
          }
        },
        "c.p_out_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8262 ],
            "D": [ 8307 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8298 ],
            "I2": [ 8296 ],
            "I1": [ 8293 ],
            "I0": [ 8291 ],
            "F": [ 8303 ]
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8302 ]
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8288 ],
            "O": [ 8283 ],
            "I1": [ 8303 ],
            "I0": [ 8302 ]
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8287 ]
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8298 ],
            "I2": [ 8296 ],
            "I1": [ 8293 ],
            "I0": [ 8291 ],
            "F": [ 8286 ]
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8288 ],
            "O": [ 8282 ],
            "I1": [ 8287 ],
            "I0": [ 8286 ]
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8284 ],
            "O": [ 8267 ],
            "I1": [ 8283 ],
            "I0": [ 8282 ]
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8249 ],
            "I2": [ 8248 ],
            "I1": [ 8247 ],
            "I0": [ 8245 ],
            "F": [ 8278 ]
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8249 ],
            "I2": [ 8248 ],
            "I1": [ 8247 ],
            "I0": [ 8245 ],
            "F": [ 8277 ]
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8242 ],
            "O": [ 8270 ],
            "I1": [ 8278 ],
            "I0": [ 8277 ]
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8249 ],
            "I2": [ 8248 ],
            "I1": [ 8247 ],
            "I0": [ 8245 ],
            "F": [ 8273 ]
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8249 ],
            "I2": [ 8248 ],
            "I1": [ 8247 ],
            "I0": [ 8245 ],
            "F": [ 8272 ]
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8242 ],
            "O": [ 8269 ],
            "I1": [ 8273 ],
            "I0": [ 8272 ]
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y6/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8238 ],
            "O": [ 8266 ],
            "I1": [ 8270 ],
            "I0": [ 8269 ]
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y10/ALU5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 8263 ],
            "I3": [ 12851 ],
            "I1": [ 8267 ],
            "I0": [ 8266 ],
            "COUT": [ 8227 ],
            "CIN": [ 8265 ]
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8263 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 8262 ],
            "F": [ 8257 ]
          }
        },
        "c.p_out_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8224 ],
            "D": [ 8257 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8249 ],
            "I2": [ 8248 ],
            "I1": [ 8247 ],
            "I0": [ 8245 ],
            "F": [ 8253 ]
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8249 ],
            "I2": [ 8248 ],
            "I1": [ 8247 ],
            "I0": [ 8245 ],
            "F": [ 8252 ]
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8242 ],
            "O": [ 8237 ],
            "I1": [ 8253 ],
            "I0": [ 8252 ]
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8249 ],
            "I2": [ 8248 ],
            "I1": [ 8247 ],
            "I0": [ 8245 ],
            "F": [ 8241 ]
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8249 ],
            "I2": [ 8248 ],
            "I1": [ 8247 ],
            "I0": [ 8245 ],
            "F": [ 8240 ]
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8242 ],
            "O": [ 8236 ],
            "I1": [ 8241 ],
            "I0": [ 8240 ]
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8238 ],
            "O": [ 8229 ],
            "I1": [ 8237 ],
            "I0": [ 8236 ]
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8178 ],
            "I2": [ 8176 ],
            "I1": [ 8217 ],
            "I0": [ 8174 ],
            "F": [ 8232 ]
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8178 ],
            "I2": [ 8176 ],
            "I1": [ 8217 ],
            "I0": [ 8174 ],
            "F": [ 8231 ]
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8215 ],
            "O": [ 8228 ],
            "I1": [ 8232 ],
            "I0": [ 8231 ]
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/ALU0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 8225 ],
            "I3": [ 12851 ],
            "I1": [ 8229 ],
            "I0": [ 8228 ],
            "COUT": [ 8204 ],
            "CIN": [ 8227 ]
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8225 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 8224 ],
            "F": [ 8220 ]
          }
        },
        "c.p_out_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8201 ],
            "D": [ 8220 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_12_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110111011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8178 ],
            "I2": [ 8176 ],
            "I1": [ 8217 ],
            "I0": [ 8174 ],
            "F": [ 8214 ]
          }
        },
        "c.p_out_DFFR_Q_12_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010001001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8178 ],
            "I2": [ 8176 ],
            "I1": [ 8217 ],
            "I0": [ 8174 ],
            "F": [ 8213 ]
          }
        },
        "c.p_out_DFFR_Q_12_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y5/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8215 ],
            "O": [ 8206 ],
            "I1": [ 8214 ],
            "I0": [ 8213 ]
          }
        },
        "c.p_out_DFFR_Q_12_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101001011001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8178 ],
            "I2": [ 8176 ],
            "I1": [ 8174 ],
            "I0": [ 8172 ],
            "F": [ 8209 ]
          }
        },
        "c.p_out_DFFR_Q_12_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110010110100110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8178 ],
            "I2": [ 8176 ],
            "I1": [ 8174 ],
            "I0": [ 8172 ],
            "F": [ 8208 ]
          }
        },
        "c.p_out_DFFR_Q_12_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8170 ],
            "O": [ 8205 ],
            "I1": [ 8209 ],
            "I0": [ 8208 ]
          }
        },
        "c.p_out_DFFR_Q_12_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/ALU1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 8202 ],
            "I3": [ 12851 ],
            "I1": [ 8206 ],
            "I0": [ 8205 ],
            "COUT": [ 8159 ],
            "CIN": [ 8204 ]
          }
        },
        "c.p_out_DFFR_Q_12_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8202 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 8201 ],
            "F": [ 8197 ]
          }
        },
        "c.p_out_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y6/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8156 ],
            "D": [ 8197 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000010110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8194 ],
            "I2": [ 8193 ],
            "I1": [ 8191 ],
            "I0": [ 8190 ],
            "F": [ 8182 ]
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001011111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8194 ],
            "I2": [ 8193 ],
            "I1": [ 8191 ],
            "I0": [ 8190 ],
            "F": [ 8181 ]
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010000101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8131 ],
            "I2": [ 8140 ],
            "I1": [ 8139 ],
            "I0": [ 8138 ],
            "F": [ 8186 ]
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101111010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8131 ],
            "I2": [ 8140 ],
            "I1": [ 8139 ],
            "I0": [ 8138 ],
            "F": [ 8185 ]
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8133 ],
            "O": [ 8170 ],
            "I1": [ 8186 ],
            "I0": [ 8185 ]
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y4/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8183 ],
            "O": [ 8172 ],
            "I1": [ 8182 ],
            "I0": [ 8181 ]
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8178 ],
            "I2": [ 8176 ],
            "I1": [ 8174 ],
            "I0": [ 8172 ],
            "F": [ 8169 ]
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8178 ],
            "I2": [ 8176 ],
            "I1": [ 8174 ],
            "I0": [ 8172 ],
            "F": [ 8168 ]
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8170 ],
            "O": [ 8161 ],
            "I1": [ 8169 ],
            "I0": [ 8168 ]
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010110101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8135 ],
            "I2": [ 8133 ],
            "I1": [ 8131 ],
            "I0": [ 8129 ],
            "F": [ 8164 ]
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110101001010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8135 ],
            "I2": [ 8133 ],
            "I1": [ 8131 ],
            "I0": [ 8129 ],
            "F": [ 8163 ]
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8127 ],
            "O": [ 8160 ],
            "I1": [ 8164 ],
            "I0": [ 8163 ]
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/ALU2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 8157 ],
            "I3": [ 12851 ],
            "I1": [ 8161 ],
            "I0": [ 8160 ],
            "COUT": [ 8107 ],
            "CIN": [ 8159 ]
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8157 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 8156 ],
            "F": [ 8151 ]
          }
        },
        "c.p_out_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y8/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8104 ],
            "D": [ 8151 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101001001001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8148 ],
            "I2": [ 8119 ],
            "I1": [ 8146 ],
            "I0": [ 8133 ],
            "F": [ 8143 ]
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010110110110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8148 ],
            "I2": [ 8119 ],
            "I1": [ 8146 ],
            "I0": [ 8133 ],
            "F": [ 8142 ]
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8121 ],
            "O": [ 8127 ],
            "I1": [ 8143 ],
            "I0": [ 8142 ]
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y3/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8140 ],
            "I1": [ 8139 ],
            "I0": [ 8138 ],
            "F": [ 8135 ]
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8135 ],
            "I2": [ 8133 ],
            "I1": [ 8131 ],
            "I0": [ 8129 ],
            "F": [ 8126 ]
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111110101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8135 ],
            "I2": [ 8133 ],
            "I1": [ 8131 ],
            "I0": [ 8129 ],
            "F": [ 8125 ]
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y3/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8127 ],
            "O": [ 8110 ],
            "I1": [ 8126 ],
            "I0": [ 8125 ]
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100110010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8122 ],
            "I2": [ 8121 ],
            "I1": [ 8119 ],
            "I0": [ 8117 ],
            "F": [ 8114 ]
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011001101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8122 ],
            "I2": [ 8121 ],
            "I1": [ 8119 ],
            "I0": [ 8117 ],
            "F": [ 8113 ]
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y3/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8115 ],
            "O": [ 8109 ],
            "I1": [ 8114 ],
            "I0": [ 8113 ]
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y10/ALU3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12851 ],
            "SUM": [ 8105 ],
            "I3": [ 12851 ],
            "I1": [ 8110 ],
            "I0": [ 8109 ],
            "COUT": [ 8108 ],
            "CIN": [ 8107 ]
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8105 ],
            "I2": [ 8081 ],
            "I1": [ 7646 ],
            "I0": [ 8104 ],
            "F": [ 8096 ]
          }
        },
        "c.p_out_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y8/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8099 ],
            "D": [ 8096 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y10/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8094 ],
            "D": [ 8090 ],
            "CLK": [ 8048 ]
          }
        },
        "c.p_out_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X21Y10/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\pipo_sr.v:19.1-22.45|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8088 ],
            "D": [ 8083 ],
            "CLK": [ 8048 ]
          }
        },
        "c.clk_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y14/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8081 ],
            "I1": [ 7648 ],
            "I0": [ 7646 ],
            "F": [ 8048 ]
          }
        },
        "b.s_in_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7833 ],
            "D": [ 12872 ],
            "CLK": [ 7612 ]
          }
        },
        "b.p_out_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7876 ],
            "D": [ 12874 ],
            "CLK": [ 7612 ]
          }
        },
        "b.p_out_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y11/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8026 ],
            "D": [ 12876 ],
            "CLK": [ 7612 ]
          }
        },
        "b.p_out_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y16/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8013 ],
            "D": [ 12878 ],
            "CLK": [ 7612 ]
          }
        },
        "b.p_out_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y16/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 8000 ],
            "D": [ 12880 ],
            "CLK": [ 7612 ]
          }
        },
        "b.p_out_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y16/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7981 ],
            "D": [ 12882 ],
            "CLK": [ 7612 ]
          }
        },
        "b.p_out_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y15/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7976 ],
            "D": [ 12884 ],
            "CLK": [ 7612 ]
          }
        },
        "b.p_out_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7970 ],
            "D": [ 12886 ],
            "CLK": [ 7612 ]
          }
        },
        "b.p_out_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7954 ],
            "D": [ 12888 ],
            "CLK": [ 7612 ]
          }
        },
        "b.p_out_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7944 ],
            "D": [ 12890 ],
            "CLK": [ 7612 ]
          }
        },
        "b.p_out_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y10/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7935 ],
            "D": [ 12892 ],
            "CLK": [ 7612 ]
          }
        },
        "b.p_out_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7928 ],
            "D": [ 12894 ],
            "CLK": [ 7612 ]
          }
        },
        "b.p_out_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7915 ],
            "D": [ 12896 ],
            "CLK": [ 7612 ]
          }
        },
        "b.p_out_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7900 ],
            "D": [ 12898 ],
            "CLK": [ 7612 ]
          }
        },
        "b.p_out_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7889 ],
            "D": [ 12900 ],
            "CLK": [ 7612 ]
          }
        },
        "b.p_out_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7858 ],
            "D": [ 12902 ],
            "CLK": [ 7612 ]
          }
        },
        "b.p_out_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7851 ],
            "D": [ 12904 ],
            "CLK": [ 7612 ]
          }
        },
        "a.s_in_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X32Y28/IOBB",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:7.16-7.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=NONE": "00000000000000000000000000000001",
            "&PCI_CLAMP=OFF": "00000000000000000000000000000001",
            "&BANK_VCCIO=3.3": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7651 ],
            "I": [ 7607 ]
          }
        },
        "a.p_out_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7671 ],
            "D": [ 12906 ],
            "CLK": [ 7612 ]
          }
        },
        "a.p_out_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7818 ],
            "D": [ 12908 ],
            "CLK": [ 7612 ]
          }
        },
        "a.p_out_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y14/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7808 ],
            "D": [ 12910 ],
            "CLK": [ 7612 ]
          }
        },
        "a.p_out_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y11/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7793 ],
            "D": [ 12912 ],
            "CLK": [ 7612 ]
          }
        },
        "a.p_out_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y6/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7783 ],
            "D": [ 12914 ],
            "CLK": [ 7612 ]
          }
        },
        "a.p_out_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y8/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7771 ],
            "D": [ 12916 ],
            "CLK": [ 7612 ]
          }
        },
        "a.p_out_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y5/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7761 ],
            "D": [ 12918 ],
            "CLK": [ 7612 ]
          }
        },
        "a.p_out_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y4/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7748 ],
            "D": [ 12920 ],
            "CLK": [ 7612 ]
          }
        },
        "a.p_out_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7736 ],
            "D": [ 12922 ],
            "CLK": [ 7612 ]
          }
        },
        "a.p_out_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7723 ],
            "D": [ 12924 ],
            "CLK": [ 7612 ]
          }
        },
        "a.p_out_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y14/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7707 ],
            "D": [ 12926 ],
            "CLK": [ 7612 ]
          }
        },
        "a.p_out_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7693 ],
            "D": [ 12928 ],
            "CLK": [ 7612 ]
          }
        },
        "a.p_out_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y13/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7683 ],
            "D": [ 12930 ],
            "CLK": [ 7612 ]
          }
        },
        "a.p_out_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X22Y6/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7662 ],
            "D": [ 12932 ],
            "CLK": [ 7612 ]
          }
        },
        "a.p_out_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X23Y6/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:16.1-18.46|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7660 ],
            "Q": [ 7652 ],
            "D": [ 12934 ],
            "CLK": [ 7612 ]
          }
        },
        "a.clk_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X24Y16/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7648 ],
            "I0": [ 7646 ],
            "F": [ 7612 ]
          }
        }
      },
      "netnames": {
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[0]$gate_net$": {
          "hide_name": 0,
          "bits": [ 12949 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "b_out[12]$gate_net$": {
          "hide_name": 0,
          "bits": [ 12948 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "a_out[14]$gate_net$": {
          "hide_name": 0,
          "bits": [ 12947 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "a_out[13]$gate_net$": {
          "hide_name": 0,
          "bits": [ 12946 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "a_out[12]$gate_net$": {
          "hide_name": 0,
          "bits": [ 12945 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "a_out[15]$gate_net$": {
          "hide_name": 0,
          "bits": [ 12944 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "b_out[14]$gate_net$": {
          "hide_name": 0,
          "bits": [ 12943 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "b_out[0]$gate_net$": {
          "hide_name": 0,
          "bits": [ 12942 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O[0]$gate_net$": {
          "hide_name": 0,
          "bits": [ 12941 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "ab_clk$gate_net$": {
          "hide_name": 0,
          "bits": [ 12940 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "b_out[2]$gate_net$": {
          "hide_name": 0,
          "bits": [ 12939 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "c_clk$gate_net$": {
          "hide_name": 0,
          "bits": [ 12938 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "clk_IBUF_I_O[0]$gate_net$": {
          "hide_name": 0,
          "bits": [ 12937 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "cmd_IBUF_I_O[2]$gate_net$": {
          "hide_name": 0,
          "bits": [ 12936 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "a.p_out_DFFR_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 12934 ] ,
          "attributes": {
            "ROUTING": "X23Y6/F5;;1;X23Y6/XD5;X23Y6/XD5/F5;1"
          }
        },
        "a.p_out_DFFR_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 12932 ] ,
          "attributes": {
            "ROUTING": "X22Y6/F4;;1;X22Y6/XD4;X22Y6/XD4/F4;1"
          }
        },
        "a.p_out_DFFR_Q_10$conn$D": {
          "hide_name": 0,
          "bits": [ 12930 ] ,
          "attributes": {
            "ROUTING": "X18Y13/F0;;1;X18Y13/XD0;X18Y13/XD0/F0;1"
          }
        },
        "a.p_out_DFFR_Q_11$conn$D": {
          "hide_name": 0,
          "bits": [ 12928 ] ,
          "attributes": {
            "ROUTING": "X18Y13/F2;;1;X18Y13/XD2;X18Y13/XD2/F2;1"
          }
        },
        "a.p_out_DFFR_Q_12$conn$D": {
          "hide_name": 0,
          "bits": [ 12926 ] ,
          "attributes": {
            "ROUTING": "X17Y14/F2;;1;X17Y14/XD2;X17Y14/XD2/F2;1"
          }
        },
        "a.p_out_DFFR_Q_13$conn$D": {
          "hide_name": 0,
          "bits": [ 12924 ] ,
          "attributes": {
            "ROUTING": "X17Y12/F5;;1;X17Y12/XD5;X17Y12/XD5/F5;1"
          }
        },
        "a.p_out_DFFR_Q_14$conn$D": {
          "hide_name": 0,
          "bits": [ 12922 ] ,
          "attributes": {
            "ROUTING": "X18Y13/F3;;1;X18Y13/XD3;X18Y13/XD3/F3;1"
          }
        },
        "a.p_out_DFFR_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 12920 ] ,
          "attributes": {
            "ROUTING": "X19Y4/F2;;1;X19Y4/XD2;X19Y4/XD2/F2;1"
          }
        },
        "a.p_out_DFFR_Q_3$conn$D": {
          "hide_name": 0,
          "bits": [ 12918 ] ,
          "attributes": {
            "ROUTING": "X22Y5/F2;;1;X22Y5/XD2;X22Y5/XD2/F2;1"
          }
        },
        "a.p_out_DFFR_Q_4$conn$D": {
          "hide_name": 0,
          "bits": [ 12916 ] ,
          "attributes": {
            "ROUTING": "X20Y8/F4;;1;X20Y8/XD4;X20Y8/XD4/F4;1"
          }
        },
        "a.p_out_DFFR_Q_5$conn$D": {
          "hide_name": 0,
          "bits": [ 12914 ] ,
          "attributes": {
            "ROUTING": "X19Y6/F2;;1;X19Y6/XD2;X19Y6/XD2/F2;1"
          }
        },
        "a.p_out_DFFR_Q_6$conn$D": {
          "hide_name": 0,
          "bits": [ 12912 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F0;;1;X20Y11/XD0;X20Y11/XD0/F0;1"
          }
        },
        "a.p_out_DFFR_Q_7$conn$D": {
          "hide_name": 0,
          "bits": [ 12910 ] ,
          "attributes": {
            "ROUTING": "X16Y14/F4;;1;X16Y14/XD4;X16Y14/XD4/F4;1"
          }
        },
        "a.p_out_DFFR_Q_8$conn$D": {
          "hide_name": 0,
          "bits": [ 12908 ] ,
          "attributes": {
            "ROUTING": "X14Y14/F4;;1;X14Y14/XD4;X14Y14/XD4/F4;1"
          }
        },
        "a.p_out_DFFR_Q_9$conn$D": {
          "hide_name": 0,
          "bits": [ 12906 ] ,
          "attributes": {
            "ROUTING": "X18Y13/F1;;1;X18Y13/XD1;X18Y13/XD1/F1;1"
          }
        },
        "b.p_out_DFFR_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 12904 ] ,
          "attributes": {
            "ROUTING": "X20Y14/F5;;1;X20Y14/XD5;X20Y14/XD5/F5;1"
          }
        },
        "b.p_out_DFFR_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 12902 ] ,
          "attributes": {
            "ROUTING": "X20Y12/F2;;1;X20Y12/XD2;X20Y12/XD2/F2;1"
          }
        },
        "b.p_out_DFFR_Q_10$conn$D": {
          "hide_name": 0,
          "bits": [ 12900 ] ,
          "attributes": {
            "ROUTING": "X17Y12/F4;;1;X17Y12/XD4;X17Y12/XD4/F4;1"
          }
        },
        "b.p_out_DFFR_Q_11$conn$D": {
          "hide_name": 0,
          "bits": [ 12898 ] ,
          "attributes": {
            "ROUTING": "X14Y14/F5;;1;X14Y14/XD5;X14Y14/XD5/F5;1"
          }
        },
        "b.p_out_DFFR_Q_12$conn$D": {
          "hide_name": 0,
          "bits": [ 12896 ] ,
          "attributes": {
            "ROUTING": "X14Y13/F5;;1;X14Y13/XD5;X14Y13/XD5/F5;1"
          }
        },
        "b.p_out_DFFR_Q_13$conn$D": {
          "hide_name": 0,
          "bits": [ 12894 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F4;;1;X20Y11/XD4;X20Y11/XD4/F4;1"
          }
        },
        "b.p_out_DFFR_Q_14$conn$D": {
          "hide_name": 0,
          "bits": [ 12892 ] ,
          "attributes": {
            "ROUTING": "X14Y10/F2;;1;X14Y10/XD2;X14Y10/XD2/F2;1"
          }
        },
        "b.p_out_DFFR_Q_15$conn$D": {
          "hide_name": 0,
          "bits": [ 12890 ] ,
          "attributes": {
            "ROUTING": "X13Y12/F1;;1;X13Y12/XD1;X13Y12/XD1/F1;1"
          }
        },
        "b.p_out_DFFR_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 12888 ] ,
          "attributes": {
            "ROUTING": "X20Y14/F4;;1;X20Y14/XD4;X20Y14/XD4/F4;1"
          }
        },
        "b.p_out_DFFR_Q_3$conn$D": {
          "hide_name": 0,
          "bits": [ 12886 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F5;;1;X20Y11/XD5;X20Y11/XD5/F5;1"
          }
        },
        "b.p_out_DFFR_Q_4$conn$D": {
          "hide_name": 0,
          "bits": [ 12884 ] ,
          "attributes": {
            "ROUTING": "X20Y15/F5;;1;X20Y15/XD5;X20Y15/XD5/F5;1"
          }
        },
        "b.p_out_DFFR_Q_5$conn$D": {
          "hide_name": 0,
          "bits": [ 12882 ] ,
          "attributes": {
            "ROUTING": "X18Y16/F4;;1;X18Y16/XD4;X18Y16/XD4/F4;1"
          }
        },
        "b.p_out_DFFR_Q_6$conn$D": {
          "hide_name": 0,
          "bits": [ 12880 ] ,
          "attributes": {
            "ROUTING": "X18Y16/F5;;1;X18Y16/XD5;X18Y16/XD5/F5;1"
          }
        },
        "b.p_out_DFFR_Q_7$conn$D": {
          "hide_name": 0,
          "bits": [ 12878 ] ,
          "attributes": {
            "ROUTING": "X18Y16/F2;;1;X18Y16/XD2;X18Y16/XD2/F2;1"
          }
        },
        "b.p_out_DFFR_Q_8$conn$D": {
          "hide_name": 0,
          "bits": [ 12876 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F5;;1;X19Y11/XD5;X19Y11/XD5/F5;1"
          }
        },
        "b.p_out_DFFR_Q_9$conn$D": {
          "hide_name": 0,
          "bits": [ 12874 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F4;;1;X19Y11/XD4;X19Y11/XD4/F4;1"
          }
        },
        "b.s_in_DFFR_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 12872 ] ,
          "attributes": {
            "ROUTING": "X20Y12/F3;;1;X20Y12/XD3;X20Y12/XD3/F3;1"
          }
        },
        "c.s_in_LUT4_I0_1_I3_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12856 ] ,
          "attributes": {
            "ROUTING": "X15Y10/COUT0;;1"
          }
        },
        "dout": {
          "hide_name": 0,
          "bits": [ 7608 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:8.17-8.21"
          }
        },
        "cmd[0]": {
          "hide_name": 0,
          "bits": [ 12830 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:5.22-5.25"
          }
        },
        "cmd[1]": {
          "hide_name": 0,
          "bits": [ 12828 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:5.22-5.25"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7605 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:6.16-6.19"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1_LUT3_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12820 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1_LUT3_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12819 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 12812 ] ,
          "attributes": {
            "ROUTING": "X24Y10/B3;X24Y10/B3/W231;1;X25Y10/F4;;1;X25Y10/W100;X25Y10/W100/F4;1;X25Y10/W230;X25Y10/W230/W100;1;X24Y10/B6;X24Y10/B6/W231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12808 ] ,
          "attributes": {
            "ROUTING": "X25Y10/EW10;X25Y10/EW10/F7;1;X24Y10/B5;X24Y10/B5/W111;1;X25Y10/F7;;1;X25Y10/X08;X25Y10/X08/F7;1;X25Y10/B4;X25Y10/B4/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 12798 ] ,
          "attributes": {
            "ROUTING": "X25Y12/X03;X25Y12/X03/F4;1;X25Y12/A6;X25Y12/A6/X03;1;X25Y10/X05;X25Y10/X05/N242;1;X25Y10/B0;X25Y10/B0/X05;1;X25Y12/F4;;1;X25Y12/N240;X25Y12/N240/F4;1;X25Y10/X03;X25Y10/X03/N242;1;X25Y10/B2;X25Y10/B2/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT2_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12794 ] ,
          "attributes": {
            "ROUTING": "X25Y12/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT2_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12793 ] ,
          "attributes": {
            "ROUTING": "X25Y12/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 12790 ] ,
          "attributes": {
            "ROUTING": "X25Y12/W100;X25Y12/W100/OF0;1;X25Y12/N230;X25Y12/N230/W100;1;X25Y11/B3;X25Y11/B3/N231;1;X25Y12/OF0;;1;X25Y12/N200;X25Y12/N200/OF0;1;X25Y11/X07;X25Y11/X07/N201;1;X25Y11/B7;X25Y11/B7/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 12789 ] ,
          "attributes": {
            "ROUTING": "X25Y11/N130;X25Y11/N130/F6;1;X25Y11/A3;X25Y11/A3/N130;1;X25Y11/F6;;1;X25Y11/X03;X25Y11/X03/F6;1;X25Y11/A7;X25Y11/A7/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_F_ALU_I0_I1": {
          "hide_name": 0,
          "bits": [ 12785 ] ,
          "attributes": {
            "ROUTING": "X22Y10/F0;;1;X22Y10/S100;X22Y10/S100/F0;1;X22Y10/W210;X22Y10/W210/S100;1;X20Y10/B2;X20Y10/B2/W212;1"
          }
        },
        "c.s_in_LUT4_I0_F_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 12784 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_1_I3_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 12780 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "c.s_in_LUT4_I0_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 12778 ] ,
          "attributes": {
            "ROUTING": "X11Y11/E820;X11Y11/E820/E272;1;X15Y11/N270;X15Y11/N270/E824;1;X15Y10/A1;X15Y10/A1/N271;1;X9Y11/F7;;1;X9Y11/E270;X9Y11/E270/F7;1;X9Y11/D0;X9Y11/D0/E270;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 12776 ] ,
          "attributes": {
            "ROUTING": "X21Y10/F6;;1;X21Y10/W100;X21Y10/W100/F6;1;X21Y10/D1;X21Y10/D1/W100;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 12775 ] ,
          "attributes": {
            "ROUTING": "X21Y10/F1;;1;X21Y10/W210;X21Y10/W210/F1;1;X20Y10/X02;X20Y10/X02/W211;1;X20Y10/A2;X20Y10/A2/X02;1"
          }
        },
        "c.s_in_DFFR_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12773 ] ,
          "attributes": {
            "ROUTING": "X20Y10/F2;;1;X20Y10/D4;X20Y10/D4/F2;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[31]": {
          "hide_name": 0,
          "bits": [ 12771 ] ,
          "attributes": {
            "ROUTING": "X20Y10/EW10;X20Y10/EW10/Q4;1;X21Y10/A1;X21Y10/A1/E111;1;X20Y26/S270;X20Y26/S270/S828;1;X20Y28/E270;X20Y28/E270/S272;1;X22Y28/X08;X22Y28/X08/E272;1;X22Y28/D1;X22Y28/D1/X08;1;X20Y10/S820;X20Y10/S820/Q4;1;X20Y18/S820;X20Y18/S820/S828;1;X20Y10/Q4;;1;X20Y10/EW20;X20Y10/EW20/Q4;1;X19Y10/W820;X19Y10/W820/W121;1;X11Y10/W270;X11Y10/W270/W828;1;X9Y10/S270;X9Y10/S270/W272;1;X9Y11/A0;X9Y11/A0/S271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c s_in"
          }
        },
        "c.s_in_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 12766 ] ,
          "attributes": {
            "ROUTING": "X20Y10/F4;;1;X20Y10/XD4;X20Y10/XD4/F4;1"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 12760 ] ,
          "attributes": {
            "ROUTING": "X24Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 12759 ] ,
          "attributes": {
            "ROUTING": "X24Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12757 ] ,
          "attributes": {
            "ROUTING": "X24Y11/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12756 ] ,
          "attributes": {
            "ROUTING": "X24Y11/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 12748 ] ,
          "attributes": {
            "ROUTING": "X24Y11/D3;X24Y11/D3/S270;1;X24Y11/F7;;1;X24Y11/S270;X24Y11/S270/F7;1;X24Y11/D2;X24Y11/D2/S270;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12747 ] ,
          "attributes": {
            "ROUTING": "X24Y11/C2;X24Y11/C2/F4;1;X24Y11/F4;;1;X24Y11/C3;X24Y11/C3/F4;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1_LUT3_I1_F_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12745 ] ,
          "attributes": {
            "ROUTING": "X23Y13/EW20;X23Y13/EW20/F2;1;X22Y13/N260;X22Y13/N260/W121;1;X22Y11/N270;X22Y11/N270/N262;1;X22Y10/B5;X22Y10/B5/N271;1;X23Y13/F2;;1;X23Y13/SN10;X23Y13/SN10/F2;1;X23Y12/N210;X23Y12/N210/N111;1;X23Y10/A5;X23Y10/A5/N212;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12740 ] ,
          "attributes": {
            "ROUTING": "X25Y11/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12739 ] ,
          "attributes": {
            "ROUTING": "X25Y11/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 12735 ] ,
          "attributes": {
            "ROUTING": "X23Y11/SN10;X23Y11/SN10/F3;1;X23Y10/C4;X23Y10/C4/N111;1;X23Y10/D0;X23Y10/D0/N221;1;X23Y11/F3;;1;X23Y11/E100;X23Y11/E100/F3;1;X23Y11/N220;X23Y11/N220/E100;1;X23Y10/D1;X23Y10/D1/N221;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 12734 ] ,
          "attributes": {
            "ROUTING": "X24Y12/E130;X24Y12/E130/F3;1;X24Y12/N260;X24Y12/N260/E130;1;X24Y10/C3;X24Y10/C3/N262;1;X24Y12/EW10;X24Y12/EW10/F3;1;X23Y12/N250;X23Y12/N250/W111;1;X23Y10/B4;X23Y10/B4/N252;1;X23Y10/C0;X23Y10/C0/N242;1;X23Y10/C1;X23Y10/C1/N242;1;X24Y10/C6;X24Y10/C6/X06;1;X23Y12/N240;X23Y12/N240/W101;1;X24Y12/F3;;1;X24Y12/N230;X24Y12/N230/F3;1;X24Y12/W100;X24Y12/W100/F3;1;X24Y10/X06;X24Y10/X06/N232;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 12725 ] ,
          "attributes": {
            "ROUTING": "X22Y12/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 12724 ] ,
          "attributes": {
            "ROUTING": "X22Y12/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12722 ] ,
          "attributes": {
            "ROUTING": "X22Y11/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12721 ] ,
          "attributes": {
            "ROUTING": "X22Y11/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 12719 ] ,
          "attributes": {
            "ROUTING": "X23Y8/SN20;X23Y8/SN20/F3;1;X23Y9/S220;X23Y9/S220/S121;1;X23Y11/D0;X23Y11/D0/S222;1;X23Y8/F3;;1;X23Y8/S100;X23Y8/S100/F3;1;X23Y9/S240;X23Y9/S240/S101;1;X23Y11/D7;X23Y11/D7/S242;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 12718 ] ,
          "attributes": {
            "ROUTING": "X23Y11/C7;X23Y11/C7/W101;1;X24Y11/F2;;1;X24Y11/W100;X24Y11/W100/F2;1;X23Y11/C0;X23Y11/C0/W101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 12715 ] ,
          "attributes": {
            "ROUTING": "X23Y11/X07;X23Y11/X07/F6;1;X23Y11/B1;X23Y11/B1/X07;1;X23Y11/F6;;1;X23Y11/X03;X23Y11/X03/F6;1;X23Y11/B4;X23Y11/B4/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1_LUT3_I1_F_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 12713 ] ,
          "attributes": {
            "ROUTING": "X23Y11/S130;X23Y11/S130/F2;1;X23Y11/N250;X23Y11/N250/S130;1;X23Y10/B5;X23Y10/B5/N251;1;X23Y11/F2;;1;X23Y11/EW20;X23Y11/EW20/F2;1;X22Y11/N220;X22Y11/N220/W121;1;X22Y10/C5;X22Y10/C5/N221;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 12711 ] ,
          "attributes": {
            "ROUTING": "X23Y11/B3;X23Y11/B3/W232;1;X25Y11/W100;X25Y11/W100/OF0;1;X25Y11/W230;X25Y11/W230/W100;1;X23Y11/X02;X23Y11/X02/W232;1;X23Y11/A2;X23Y11/A2/X02;1;X25Y11/OF0;;1;X25Y11/E100;X25Y11/E100/OF0;1;X25Y11/A5;X25Y11/A5/E100;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 12710 ] ,
          "attributes": {
            "ROUTING": "X23Y11/X04;X23Y11/X04/W252;1;X23Y11/C1;X23Y11/C1/X04;1;X25Y11/F5;;1;X25Y11/W250;X25Y11/W250/F5;1;X23Y11/X08;X23Y11/X08/W252;1;X23Y11/C4;X23Y11/C4/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 12708 ] ,
          "attributes": {
            "ROUTING": "X24Y11/E230;X24Y11/E230/N131;1;X25Y11/B5;X25Y11/B5/E231;1;X24Y12/N130;X24Y12/N130/F0;1;X24Y11/W230;X24Y11/W230/N131;1;X23Y11/B2;X23Y11/B2/W231;1;X24Y12/F0;;1;X24Y12/SN20;X24Y12/SN20/F0;1;X24Y11/W260;X24Y11/W260/N121;1;X23Y11/C3;X23Y11/C3/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12705 ] ,
          "attributes": {
            "ROUTING": "X24Y11/S130;X24Y11/S130/F6;1;X24Y11/D7;X24Y11/D7/S130;1;X24Y11/D5;X24Y11/D5/S100;1;X24Y11/F6;;1;X24Y11/S100;X24Y11/S100/F6;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_MUX2_LUT5_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 12704 ] ,
          "attributes": {
            "ROUTING": "X24Y11/E250;X24Y11/E250/F5;1;X25Y11/X08;X25Y11/X08/E251;1;X25Y11/SEL0;X25Y11/SEL0/X08;1;X24Y11/F5;;1;X24Y11/X08;X24Y11/X08/F5;1;X24Y11/SEL0;X24Y11/SEL0/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 12702 ] ,
          "attributes": {
            "ROUTING": "X25Y11/C0;X25Y11/C0/F4;1;X25Y11/C1;X25Y11/C1/F4;1;X24Y11/C1;X24Y11/C1/W241;1;X25Y11/F4;;1;X25Y11/W240;X25Y11/W240/F4;1;X24Y11/C0;X24Y11/C0/W241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 12698 ] ,
          "attributes": {
            "ROUTING": "X25Y11/D1;X25Y11/D1/E202;1;X25Y11/D0;X25Y11/D0/E202;1;X24Y11/D0;X24Y11/D0/E201;1;X23Y12/OF0;;1;X23Y12/N200;X23Y12/N200/OF0;1;X23Y11/E200;X23Y11/E200/N201;1;X24Y11/D1;X24Y11/D1/E201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 12697 ] ,
          "attributes": {
            "ROUTING": "X23Y12/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 12696 ] ,
          "attributes": {
            "ROUTING": "X23Y12/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12693 ] ,
          "attributes": {
            "ROUTING": "X22Y8/EW20;X22Y8/EW20/F5;1;X23Y8/C3;X23Y8/C3/E121;1;X22Y8/F5;;1;X22Y8/X08;X22Y8/X08/F5;1;X22Y8/C7;X22Y8/C7/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_I1_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 12688 ] ,
          "attributes": {
            "ROUTING": "X21Y13/F2;;1;X21Y13/D6;X21Y13/D6/F2;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 12681 ] ,
          "attributes": {
            "ROUTING": "X22Y13/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 12680 ] ,
          "attributes": {
            "ROUTING": "X22Y13/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12678 ] ,
          "attributes": {
            "ROUTING": "X21Y11/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12677 ] ,
          "attributes": {
            "ROUTING": "X21Y11/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12671 ] ,
          "attributes": {
            "ROUTING": "X21Y14/EW20;X21Y14/EW20/F4;1;X22Y14/C0;X22Y14/C0/E121;1;X21Y14/F4;;1;X21Y14/EW10;X21Y14/EW10/F4;1;X22Y14/A5;X22Y14/A5/E111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_I1[3]": {
          "hide_name": 0,
          "bits": [ 12669 ] ,
          "attributes": {
            "ROUTING": "X21Y13/E100;X21Y13/E100/F6;1;X22Y13/D6;X22Y13/D6/E101;1;X21Y13/F6;;1;X21Y13/E260;X21Y13/E260/F6;1;X22Y13/C5;X22Y13/C5/E261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 12668 ] ,
          "attributes": {
            "ROUTING": "X22Y13/W130;X22Y13/W130/F2;1;X22Y13/B6;X22Y13/B6/W130;1;X22Y13/B5;X22Y13/B5/N240;1;X22Y13/F2;;1;X22Y13/N130;X22Y13/N130/F2;1;X22Y13/N240;X22Y13/N240/N130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 12663 ] ,
          "attributes": {
            "ROUTING": "X22Y8/SN20;X22Y8/SN20/F4;1;X22Y7/E260;X22Y7/E260/N121;1;X24Y7/SEL0;X24Y7/SEL0/E262;1;X22Y13/A5;X22Y13/A5/S232;1;X22Y8/F4;;1;X22Y8/S130;X22Y8/S130/F4;1;X22Y9/S230;X22Y9/S230/S131;1;X22Y11/S230;X22Y11/S230/S232;1;X22Y13/A6;X22Y13/A6/S232;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 12661 ] ,
          "attributes": {
            "ROUTING": "X24Y8/C0;X24Y8/C0/E241;1;X24Y8/C1;X24Y8/C1/E241;1;X23Y7/S240;X23Y7/S240/W101;1;X23Y8/E240;X23Y8/E240/S241;1;X24Y7/OF0;;1;X24Y7/W100;X24Y7/W100/OF0;1;X23Y7/S200;X23Y7/S200/W101;1;X23Y8/C7;X23Y8/C7/S201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12660 ] ,
          "attributes": {
            "ROUTING": "X24Y7/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12659 ] ,
          "attributes": {
            "ROUTING": "X24Y7/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 12657 ] ,
          "attributes": {
            "ROUTING": "X23Y8/D3;X23Y8/D3/W201;1;X22Y8/D7;X22Y8/D7/W202;1;X24Y7/S100;X24Y7/S100/F7;1;X24Y8/W200;X24Y8/W200/S101;1;X24Y7/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 12653 ] ,
          "attributes": {
            "ROUTING": "X24Y7/X07;X24Y7/X07/F4;1;X24Y7/D7;X24Y7/D7/X07;1;X24Y7/F4;;1;X24Y7/W130;X24Y7/W130/F4;1;X24Y7/D3;X24Y7/D3/W130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12652 ] ,
          "attributes": {
            "ROUTING": "X24Y7/E130;X24Y7/E130/F5;1;X24Y7/C3;X24Y7/C3/E130;1;X24Y7/F5;;1;X24Y7/X08;X24Y7/X08/F5;1;X24Y7/C7;X24Y7/C7/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 12650 ] ,
          "attributes": {
            "ROUTING": "X24Y10/W240;X24Y10/W240/F4;1;X23Y10/N240;X23Y10/N240/W241;1;X23Y8/D7;X23Y8/D7/N242;1;X24Y9/N200;X24Y9/N200/N101;1;X24Y10/F4;;1;X24Y8/D0;X24Y8/D0/N201;1;X24Y10/N100;X24Y10/N100/F4;1;X24Y8/D1;X24Y8/D1/N201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12647 ] ,
          "attributes": {
            "ROUTING": "X24Y12/E270;X24Y12/E270/N131;1;X24Y12/D0;X24Y12/D0/E270;1;X24Y12/D4;X24Y12/D4/N131;1;X24Y13/F6;;1;X24Y13/N130;X24Y13/N130/F6;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 12646 ] ,
          "attributes": {
            "ROUTING": "X24Y12/N220;X24Y12/N220/E121;1;X24Y10/C4;X24Y10/C4/N222;1;X23Y12/X08;X23Y12/X08/F7;1;X23Y12/SEL0;X23Y12/SEL0/X08;1;X24Y12/C0;X24Y12/C0/E121;1;X23Y12/F7;;1;X23Y12/EW20;X23Y12/EW20/F7;1;X24Y12/C4;X24Y12/C4/E121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 12641 ] ,
          "attributes": {
            "ROUTING": "X24Y12/A6;X24Y12/A6/F7;1;X24Y12/F7;;1;X24Y12/S100;X24Y12/S100/F7;1;X24Y13/C3;X24Y13/C3/S101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 12638 ] ,
          "attributes": {
            "ROUTING": "X24Y13/X08;X24Y13/X08/F7;1;X24Y13/D0;X24Y13/D0/X08;1;X24Y11/C5;X24Y11/C5/X06;1;X24Y13/X04;X24Y13/X04/F7;1;X24Y13/B1;X24Y13/B1/X04;1;X24Y13/F7;;1;X24Y13/N270;X24Y13/N270/F7;1;X24Y11/X06;X24Y11/X06/N272;1;X24Y11/C7;X24Y11/C7/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 12635 ] ,
          "attributes": {
            "ROUTING": "X25Y13/N250;X25Y13/N250/F5;1;X25Y12/B6;X25Y12/B6/N251;1;X25Y13/EW20;X25Y13/EW20/F5;1;X24Y13/D3;X24Y13/D3/W121;1;X25Y13/N130;X25Y13/N130/F5;1;X25Y12/W230;X25Y12/W230/N131;1;X24Y12/B6;X24Y12/B6/W231;1;X25Y13/W130;X25Y13/W130/F5;1;X24Y13/A1;X24Y13/A1/W131;1;X25Y13/F5;;1;X25Y13/W100;X25Y13/W100/F5;1;X24Y13/C0;X24Y13/C0/W101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT2_F_I0_MUX2_LUT5_O_S0_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 12632 ] ,
          "attributes": {
            "ROUTING": "X24Y13/C6;X24Y13/C6/F4;1;X24Y13/F4;;1;X24Y13/X07;X24Y13/X07/F4;1;X24Y13/SEL0;X24Y13/SEL0/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_I2_F_LUT4_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12631 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_I2_F_LUT4_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12630 ] ,
          "attributes": {
            "ROUTING": "X24Y13/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 12627 ] ,
          "attributes": {
            "ROUTING": "X24Y12/X07;X24Y12/X07/F4;1;X24Y12/D5;X24Y12/D5/X07;1;X24Y12/F4;;1;X24Y12/X03;X24Y12/X03/F4;1;X24Y12/D3;X24Y12/D3/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 12626 ] ,
          "attributes": {
            "ROUTING": "X24Y12/C5;X24Y12/C5/F6;1;X24Y12/F6;;1;X24Y12/C3;X24Y12/C3/F6;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 12625 ] ,
          "attributes": {
            "ROUTING": "X23Y12/D2;X23Y12/D2/W121;1;X24Y12/F5;;1;X24Y12/EW20;X24Y12/EW20/F5;1;X23Y12/D3;X23Y12/D3/W121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_I2_F_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 12623 ] ,
          "attributes": {
            "ROUTING": "X23Y13/D2;X23Y13/D2/W201;1;X24Y13/OF0;;1;X24Y13/W200;X24Y13/W200/OF0;1;X23Y13/D0;X23Y13/D0/W201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_I2_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12622 ] ,
          "attributes": {
            "ROUTING": "X23Y13/C2;X23Y13/C2/F4;1;X23Y13/F4;;1;X23Y13/C0;X23Y13/C0/F4;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 12621 ] ,
          "attributes": {
            "ROUTING": "X23Y12/C2;X23Y12/C2/N121;1;X23Y12/C3;X23Y12/C3/N121;1;X23Y13/SN20;X23Y13/SN20/F0;1;X23Y13/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 12618 ] ,
          "attributes": {
            "ROUTING": "X23Y12/B2;X23Y12/B2/N131;1;X23Y13/F5;;1;X23Y13/N130;X23Y13/N130/F5;1;X23Y12/B3;X23Y12/B3/N131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 12616 ] ,
          "attributes": {
            "ROUTING": "X24Y13/W100;X24Y13/W100/F3;1;X23Y13/C5;X23Y13/C5/W101;1;X24Y13/F3;;1;X24Y13/X02;X24Y13/X02/F3;1;X24Y13/D5;X24Y13/D5/X02;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 12615 ] ,
          "attributes": {
            "ROUTING": "X23Y12/A3;X23Y12/A3/N271;1;X24Y13/W130;X24Y13/W130/F2;1;X23Y13/N270;X23Y13/N270/W131;1;X23Y12/A2;X23Y12/A2/N271;1;X24Y13/F2;;1;X24Y13/S220;X24Y13/S220/F2;1;X24Y13/C5;X24Y13/C5/S220;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT2_F_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 12613 ] ,
          "attributes": {
            "ROUTING": "X25Y12/C7;X25Y12/C7/F6;1;X25Y12/F6;;1;X25Y12/X07;X25Y12/X07/F6;1;X25Y12/SEL0;X25Y12/SEL0/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 12611 ] ,
          "attributes": {
            "ROUTING": "X24Y12/D2;X24Y12/D2/N101;1;X24Y12/D1;X24Y12/D1/N101;1;X24Y13/N100;X24Y13/N100/F5;1;X24Y13/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12610 ] ,
          "attributes": {
            "ROUTING": "X25Y12/W130;X25Y12/W130/F7;1;X24Y12/W230;X24Y12/W230/W131;1;X24Y12/C1;X24Y12/C1/W230;1;X24Y12/W220;X24Y12/W220/W121;1;X24Y12/C2;X24Y12/C2/W220;1;X25Y12/EW20;X25Y12/EW20/F7;1;X25Y12/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 12607 ] ,
          "attributes": {
            "ROUTING": "X24Y8/C4;X24Y8/C4/W261;1;X25Y11/F7;;1;X25Y11/SN20;X25Y11/SN20/F7;1;X25Y10/N260;X25Y10/N260/N121;1;X25Y8/W260;X25Y8/W260/N262;1;X24Y8/C5;X24Y8/C5/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12606 ] ,
          "attributes": {
            "ROUTING": "X24Y8/B4;X24Y8/B4/X03;1;X25Y10/F0;;1;X25Y10/EW20;X25Y10/EW20/F0;1;X24Y10/N220;X24Y10/N220/W121;1;X24Y8/X03;X24Y8/X03/N222;1;X24Y8/B5;X24Y8/B5/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2[3]": {
          "hide_name": 0,
          "bits": [ 12603 ] ,
          "attributes": {
            "ROUTING": "X24Y9/W260;X24Y9/W260/S121;1;X22Y9/S260;X22Y9/S260/W262;1;X22Y10/D6;X22Y10/D6/S261;1;X24Y8/F5;;1;X24Y8/SN20;X24Y8/SN20/F5;1;X24Y9/W220;X24Y9/W220/S121;1;X22Y9/S220;X22Y9/S220/W222;1;X22Y10/D0;X22Y10/D0/S221;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2[2]": {
          "hide_name": 0,
          "bits": [ 12602 ] ,
          "attributes": {
            "ROUTING": "X22Y10/C6;X22Y10/C6/W241;1;X25Y11/F3;;1;X25Y11/N100;X25Y11/N100/F3;1;X25Y10/W240;X25Y10/W240/N101;1;X23Y10/W240;X23Y10/W240/W242;1;X22Y10/C0;X22Y10/C0/W241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2[1]": {
          "hide_name": 0,
          "bits": [ 12601 ] ,
          "attributes": {
            "ROUTING": "X22Y10/W100;X22Y10/W100/F3;1;X21Y10/C1;X21Y10/C1/W101;1;X22Y10/F3;;1;X22Y10/B0;X22Y10/B0/F3;1;X22Y10/B6;X22Y10/B6/F3;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 12598 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F0;;1;X24Y10/W100;X24Y10/W100/F0;1;X24Y10/W230;X24Y10/W230/W100;1;X22Y10/W230;X22Y10/W230/W232;1;X20Y10/B1;X20Y10/B1/W232;1"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 12597 ] ,
          "attributes": {
            "ROUTING": "X22Y10/F6;;1;X22Y10/W260;X22Y10/W260/F6;1;X20Y10/X03;X20Y10/X03/W262;1;X20Y10/A1;X20Y10/A1/X03;1"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12596 ] ,
          "attributes": {
            "ROUTING": "X20Y10/COUT1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12594 ] ,
          "attributes": {
            "ROUTING": "X20Y10/F1;;1;X20Y10/E100;X20Y10/E100/F1;1;X21Y10/D2;X21Y10/D2/E101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12590 ] ,
          "attributes": {
            "ROUTING": "X20Y4/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12589 ] ,
          "attributes": {
            "ROUTING": "X20Y4/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12585 ] ,
          "attributes": {
            "ROUTING": "X20Y4/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12584 ] ,
          "attributes": {
            "ROUTING": "X20Y4/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12582 ] ,
          "attributes": {
            "ROUTING": "X20Y4/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12581 ] ,
          "attributes": {
            "ROUTING": "X20Y4/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12577 ] ,
          "attributes": {
            "ROUTING": "X20Y4/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12576 ] ,
          "attributes": {
            "ROUTING": "X20Y4/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12572 ] ,
          "attributes": {
            "ROUTING": "X20Y4/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12571 ] ,
          "attributes": {
            "ROUTING": "X20Y4/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12569 ] ,
          "attributes": {
            "ROUTING": "X20Y4/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12568 ] ,
          "attributes": {
            "ROUTING": "X20Y4/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12566 ] ,
          "attributes": {
            "ROUTING": "X20Y4/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12565 ] ,
          "attributes": {
            "ROUTING": "X20Y4/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12561 ] ,
          "attributes": {
            "ROUTING": "X21Y4/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12560 ] ,
          "attributes": {
            "ROUTING": "X21Y4/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12556 ] ,
          "attributes": {
            "ROUTING": "X21Y4/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12555 ] ,
          "attributes": {
            "ROUTING": "X21Y4/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12553 ] ,
          "attributes": {
            "ROUTING": "X21Y4/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12552 ] ,
          "attributes": {
            "ROUTING": "X21Y4/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12548 ] ,
          "attributes": {
            "ROUTING": "X21Y4/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12547 ] ,
          "attributes": {
            "ROUTING": "X21Y4/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12543 ] ,
          "attributes": {
            "ROUTING": "X21Y4/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12542 ] ,
          "attributes": {
            "ROUTING": "X21Y4/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12540 ] ,
          "attributes": {
            "ROUTING": "X21Y4/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12539 ] ,
          "attributes": {
            "ROUTING": "X21Y4/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12537 ] ,
          "attributes": {
            "ROUTING": "X21Y4/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12536 ] ,
          "attributes": {
            "ROUTING": "X21Y4/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 12534 ] ,
          "attributes": {
            "ROUTING": "X19Y4/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 12533 ] ,
          "attributes": {
            "ROUTING": "X20Y4/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 12525 ] ,
          "attributes": {
            "ROUTING": "X18Y2/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 12524 ] ,
          "attributes": {
            "ROUTING": "X18Y2/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12522 ] ,
          "attributes": {
            "ROUTING": "X20Y3/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12521 ] ,
          "attributes": {
            "ROUTING": "X20Y3/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12516 ] ,
          "attributes": {
            "ROUTING": "X19Y5/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12515 ] ,
          "attributes": {
            "ROUTING": "X19Y5/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12511 ] ,
          "attributes": {
            "ROUTING": "X19Y5/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12510 ] ,
          "attributes": {
            "ROUTING": "X19Y5/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12508 ] ,
          "attributes": {
            "ROUTING": "X19Y5/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12507 ] ,
          "attributes": {
            "ROUTING": "X19Y5/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12503 ] ,
          "attributes": {
            "ROUTING": "X19Y5/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12502 ] ,
          "attributes": {
            "ROUTING": "X19Y5/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12498 ] ,
          "attributes": {
            "ROUTING": "X19Y5/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12497 ] ,
          "attributes": {
            "ROUTING": "X19Y5/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12495 ] ,
          "attributes": {
            "ROUTING": "X19Y5/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12494 ] ,
          "attributes": {
            "ROUTING": "X19Y5/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12492 ] ,
          "attributes": {
            "ROUTING": "X19Y5/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12491 ] ,
          "attributes": {
            "ROUTING": "X19Y5/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12487 ] ,
          "attributes": {
            "ROUTING": "X19Y3/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12486 ] ,
          "attributes": {
            "ROUTING": "X19Y3/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12483 ] ,
          "attributes": {
            "ROUTING": "X19Y4/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12482 ] ,
          "attributes": {
            "ROUTING": "X19Y4/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12478 ] ,
          "attributes": {
            "ROUTING": "X20Y5/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12477 ] ,
          "attributes": {
            "ROUTING": "X20Y5/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 12475 ] ,
          "attributes": {
            "ROUTING": "X19Y4/OF0;;1;X19Y4/S200;X19Y4/S200/OF0;1;X19Y6/S800;X19Y6/S800/S202;1;X19Y10/W230;X19Y10/W230/S804;1;X18Y10/B4;X18Y10/B4/W231;1"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 12474 ] ,
          "attributes": {
            "ROUTING": "X20Y5/OF4;;1;X20Y5/S130;X20Y5/S130/OF4;1;X20Y6/S830;X20Y6/S830/S131;1;X20Y10/W250;X20Y10/W250/S834;1;X18Y10/A4;X18Y10/A4/W252;1"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12472 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F4;;1;X18Y10/E100;X18Y10/E100/F4;1;X19Y10/N200;X19Y10/N200/E101;1;X19Y8/E200;X19Y8/E200/N202;1;X21Y8/D2;X21Y8/D2/E202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 12470 ] ,
          "attributes": {
            "ROUTING": "X21Y8/F2;;1;X21Y8/XD2;X21Y8/XD2/F2;1"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12466 ] ,
          "attributes": {
            "ROUTING": "X23Y3/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12465 ] ,
          "attributes": {
            "ROUTING": "X23Y3/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12461 ] ,
          "attributes": {
            "ROUTING": "X23Y3/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12460 ] ,
          "attributes": {
            "ROUTING": "X23Y3/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12458 ] ,
          "attributes": {
            "ROUTING": "X23Y3/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12457 ] ,
          "attributes": {
            "ROUTING": "X23Y3/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12453 ] ,
          "attributes": {
            "ROUTING": "X23Y3/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12452 ] ,
          "attributes": {
            "ROUTING": "X23Y3/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12448 ] ,
          "attributes": {
            "ROUTING": "X23Y3/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12447 ] ,
          "attributes": {
            "ROUTING": "X23Y3/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12445 ] ,
          "attributes": {
            "ROUTING": "X23Y3/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12444 ] ,
          "attributes": {
            "ROUTING": "X23Y3/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12442 ] ,
          "attributes": {
            "ROUTING": "X23Y3/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12441 ] ,
          "attributes": {
            "ROUTING": "X23Y3/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12437 ] ,
          "attributes": {
            "ROUTING": "X24Y3/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12436 ] ,
          "attributes": {
            "ROUTING": "X24Y3/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12432 ] ,
          "attributes": {
            "ROUTING": "X24Y3/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12431 ] ,
          "attributes": {
            "ROUTING": "X24Y3/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12429 ] ,
          "attributes": {
            "ROUTING": "X24Y3/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12428 ] ,
          "attributes": {
            "ROUTING": "X24Y3/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12424 ] ,
          "attributes": {
            "ROUTING": "X24Y3/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12423 ] ,
          "attributes": {
            "ROUTING": "X24Y3/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12419 ] ,
          "attributes": {
            "ROUTING": "X24Y3/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12418 ] ,
          "attributes": {
            "ROUTING": "X24Y3/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12416 ] ,
          "attributes": {
            "ROUTING": "X24Y3/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12415 ] ,
          "attributes": {
            "ROUTING": "X24Y3/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12413 ] ,
          "attributes": {
            "ROUTING": "X24Y3/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12412 ] ,
          "attributes": {
            "ROUTING": "X24Y3/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 12410 ] ,
          "attributes": {
            "ROUTING": "X22Y3/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 12409 ] ,
          "attributes": {
            "ROUTING": "X23Y3/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 12403 ] ,
          "attributes": {
            "ROUTING": "X21Y5/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 12402 ] ,
          "attributes": {
            "ROUTING": "X21Y5/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12400 ] ,
          "attributes": {
            "ROUTING": "X22Y5/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12399 ] ,
          "attributes": {
            "ROUTING": "X22Y5/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 12395 ] ,
          "attributes": {
            "ROUTING": "X21Y5/D4;X21Y5/D4/W222;1;X20Y5/D4;X20Y5/D4/W221;1;X21Y5/W220;X21Y5/W220/W222;1;X20Y5/D5;X20Y5/D5/W221;1;X23Y4/F2;;1;X23Y4/SN20;X23Y4/SN20/F2;1;X23Y5/W220;X23Y5/W220/S121;1;X21Y5/D5;X21Y5/D5/W222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 12394 ] ,
          "attributes": {
            "ROUTING": "X20Y5/C4;X20Y5/C4/W261;1;X20Y5/C5;X20Y5/C5/W261;1;X21Y4/E260;X21Y4/E260/N121;1;X22Y4/S260;X22Y4/S260/E261;1;X21Y5/W260;X21Y5/W260/OF6;1;X21Y5/C5;X21Y5/C5/W261;1;X21Y5/C4;X21Y5/C4/W261;1;X21Y5/OF6;;1;X22Y5/W260;X22Y5/W260/S261;1;X21Y5/SN20;X21Y5/SN20/OF6;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 12393 ] ,
          "attributes": {
            "ROUTING": "X20Y5/A4;X20Y5/A4/X07;1;X20Y5/A5;X20Y5/A5/X07;1;X21Y5/X07;X21Y5/X07/W241;1;X20Y5/X07;X20Y5/X07/W242;1;X22Y5/OF4;;1;X22Y5/W240;X22Y5/W240/OF4;1;X21Y5/A4;X21Y5/A4/X07;1;X21Y5/A5;X21Y5/A5/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 12391 ] ,
          "attributes": {
            "ROUTING": "X23Y3/W270;X23Y3/W270/OF7;1;X21Y3/S270;X21Y3/S270/W272;1;X21Y5/X06;X21Y5/X06/S272;1;X21Y5/SEL4;X21Y5/SEL4/X06;1;X20Y5/SEL4;X20Y5/SEL4/X06;1;X23Y3/W130;X23Y3/W130/OF7;1;X22Y3/S230;X22Y3/S230/W131;1;X22Y5/W230;X22Y5/W230/S232;1;X23Y3/OF7;;1;X20Y5/X06;X20Y5/X06/W232;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12390 ] ,
          "attributes": {
            "ROUTING": "X21Y5/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12389 ] ,
          "attributes": {
            "ROUTING": "X21Y5/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12385 ] ,
          "attributes": {
            "ROUTING": "X24Y5/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12384 ] ,
          "attributes": {
            "ROUTING": "X24Y5/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12380 ] ,
          "attributes": {
            "ROUTING": "X24Y5/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12379 ] ,
          "attributes": {
            "ROUTING": "X24Y5/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12377 ] ,
          "attributes": {
            "ROUTING": "X24Y5/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12376 ] ,
          "attributes": {
            "ROUTING": "X24Y5/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 12374 ] ,
          "attributes": {
            "ROUTING": "X21Y5/OF4;;1;X21Y5/EW20;X21Y5/EW20/OF4;1;X20Y5/S820;X20Y5/S820/W121;1;X20Y9/W270;X20Y9/W270/S824;1;X18Y9/S270;X18Y9/S270/W272;1;X18Y10/B5;X18Y10/B5/S271;1"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 12373 ] ,
          "attributes": {
            "ROUTING": "X24Y5/OF1;;1;X24Y5/S210;X24Y5/S210/OF1;1;X24Y7/S210;X24Y7/S210/S212;1;X24Y9/W210;X24Y9/W210/S212;1;X22Y9/W810;X22Y9/W810/W212;1;X18Y9/S210;X18Y9/S210/W814;1;X18Y10/A5;X18Y10/A5/S211;1"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12372 ] ,
          "attributes": {
            "ROUTING": "X18Y10/COUT4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12370 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F5;;1;X18Y10/E250;X18Y10/E250/F5;1;X20Y10/E200;X20Y10/E200/E252;1;X21Y10/D0;X21Y10/D0/E201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 12368 ] ,
          "attributes": {
            "ROUTING": "X21Y10/F0;;1;X21Y10/XD0;X21Y10/XD0/F0;1"
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12364 ] ,
          "attributes": {
            "ROUTING": "X24Y6/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12363 ] ,
          "attributes": {
            "ROUTING": "X24Y6/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12359 ] ,
          "attributes": {
            "ROUTING": "X24Y6/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12358 ] ,
          "attributes": {
            "ROUTING": "X24Y6/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12356 ] ,
          "attributes": {
            "ROUTING": "X24Y6/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12355 ] ,
          "attributes": {
            "ROUTING": "X24Y6/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12351 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12350 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 12348 ] ,
          "attributes": {
            "ROUTING": "X24Y6/OF1;;1;X24Y6/W210;X24Y6/W210/OF1;1;X22Y6/W810;X22Y6/W810/W212;1;X18Y6/S810;X18Y6/S810/W814;1;X18Y10/E210;X18Y10/E210/S814;1;X19Y10/B0;X19Y10/B0/E211;1"
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 12347 ] ,
          "attributes": {
            "ROUTING": "X20Y11/OF6;;1;X20Y11/W130;X20Y11/W130/OF6;1;X19Y11/N270;X19Y11/N270/W131;1;X19Y10/A0;X19Y10/A0/N271;1"
          }
        },
        "c.p_out_DFFR_Q_8_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12346 ] ,
          "attributes": {
            "ROUTING": "X19Y10/CIN0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 12344 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F0;;1;X19Y10/S130;X19Y10/S130/F0;1;X19Y11/E270;X19Y11/E270/S131;1;X21Y11/E220;X21Y11/E220/E272;1;X22Y11/D2;X22Y11/D2/E221;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 12342 ] ,
          "attributes": {
            "ROUTING": "X22Y11/F2;;1;X22Y11/XD2;X22Y11/XD2/F2;1"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12338 ] ,
          "attributes": {
            "ROUTING": "X23Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12337 ] ,
          "attributes": {
            "ROUTING": "X23Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12333 ] ,
          "attributes": {
            "ROUTING": "X23Y6/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12332 ] ,
          "attributes": {
            "ROUTING": "X23Y6/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 12330 ] ,
          "attributes": {
            "ROUTING": "X24Y5/SEL0;X24Y5/SEL0/X06;1;X24Y4/S130;X24Y4/S130/F2;1;X24Y4/S250;X24Y4/S250/S130;1;X24Y5/X06;X24Y5/X06/S251;1;X24Y5/SEL2;X24Y5/SEL2/X06;1;X24Y6/SEL2;X24Y6/SEL2/X07;1;X24Y4/F2;;1;X24Y4/S220;X24Y4/S220/F2;1;X24Y6/X07;X24Y6/X07/S222;1;X24Y6/SEL0;X24Y6/SEL0/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 12328 ] ,
          "attributes": {
            "ROUTING": "X24Y5/D1;X24Y5/D1/S121;1;X24Y5/D2;X24Y5/D2/S121;1;X24Y6/D2;X24Y6/D2/X06;1;X24Y5/D0;X24Y5/D0/S121;1;X24Y5/D3;X24Y5/D3/S121;1;X24Y4/SN20;X24Y4/SN20/F3;1;X24Y6/D0;X24Y6/D0/X06;1;X24Y6/D1;X24Y6/D1/X06;1;X24Y4/F3;;1;X24Y4/S230;X24Y4/S230/F3;1;X24Y6/X06;X24Y6/X06/S232;1;X24Y6/D3;X24Y6/D3/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_I2_F[5]": {
          "hide_name": 0,
          "bits": [ 12326 ] ,
          "attributes": {
            "ROUTING": "X23Y8/EW20;X23Y8/EW20/F2;1;X24Y8/N260;X24Y8/N260/E121;1;X24Y6/SEL1;X24Y6/SEL1/N262;1;X23Y8/F2;;1;X23Y8/E130;X23Y8/E130/F2;1;X24Y8/N230;X24Y8/N230/E131;1;X24Y6/N260;X24Y6/N260/N232;1;X24Y5/SEL1;X24Y5/SEL1/N261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 12319 ] ,
          "attributes": {
            "ROUTING": "X18Y3/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 12318 ] ,
          "attributes": {
            "ROUTING": "X18Y3/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 12313 ] ,
          "attributes": {
            "ROUTING": "X18Y4/N270;X18Y4/N270/F7;1;X18Y3/X06;X18Y3/X06/N271;1;X18Y3/SEL0;X18Y3/SEL0/X06;1;X18Y4/F7;;1;X18Y4/X08;X18Y4/X08/F7;1;X18Y4/SEL0;X18Y4/SEL0/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12312 ] ,
          "attributes": {
            "ROUTING": "X18Y4/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12311 ] ,
          "attributes": {
            "ROUTING": "X18Y4/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12305 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12304 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12297 ] ,
          "attributes": {
            "ROUTING": "X20Y14/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12296 ] ,
          "attributes": {
            "ROUTING": "X20Y14/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12292 ] ,
          "attributes": {
            "ROUTING": "X20Y14/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12291 ] ,
          "attributes": {
            "ROUTING": "X20Y14/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12289 ] ,
          "attributes": {
            "ROUTING": "X20Y14/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12288 ] ,
          "attributes": {
            "ROUTING": "X20Y14/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12284 ] ,
          "attributes": {
            "ROUTING": "X16Y11/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12283 ] ,
          "attributes": {
            "ROUTING": "X16Y11/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12279 ] ,
          "attributes": {
            "ROUTING": "X16Y11/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12278 ] ,
          "attributes": {
            "ROUTING": "X16Y11/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12276 ] ,
          "attributes": {
            "ROUTING": "X16Y11/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12275 ] ,
          "attributes": {
            "ROUTING": "X16Y11/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12271 ] ,
          "attributes": {
            "ROUTING": "X16Y11/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12270 ] ,
          "attributes": {
            "ROUTING": "X16Y11/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12266 ] ,
          "attributes": {
            "ROUTING": "X16Y11/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12265 ] ,
          "attributes": {
            "ROUTING": "X16Y11/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12263 ] ,
          "attributes": {
            "ROUTING": "X16Y11/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12262 ] ,
          "attributes": {
            "ROUTING": "X16Y11/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12260 ] ,
          "attributes": {
            "ROUTING": "X16Y11/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12259 ] ,
          "attributes": {
            "ROUTING": "X16Y11/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12255 ] ,
          "attributes": {
            "ROUTING": "X20Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12254 ] ,
          "attributes": {
            "ROUTING": "X20Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12250 ] ,
          "attributes": {
            "ROUTING": "X20Y8/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12249 ] ,
          "attributes": {
            "ROUTING": "X20Y8/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12247 ] ,
          "attributes": {
            "ROUTING": "X20Y8/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12246 ] ,
          "attributes": {
            "ROUTING": "X20Y8/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12239 ] ,
          "attributes": {
            "ROUTING": "X17Y14/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12238 ] ,
          "attributes": {
            "ROUTING": "X17Y14/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 12236 ] ,
          "attributes": {
            "ROUTING": "X17Y7/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 12234 ] ,
          "attributes": {
            "ROUTING": "X17Y11/F7;;1;X17Y11/N270;X17Y11/N270/F7;1;X17Y9/N270;X17Y9/N270/N272;1;X17Y7/X06;X17Y7/X06/N272;1;X17Y7/SEL6;X17Y7/SEL6/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 12232 ] ,
          "attributes": {
            "ROUTING": "X17Y6/S250;X17Y6/S250/N838;1;X17Y7/B7;X17Y7/B7/S251;1;X17Y14/OF4;;1;X17Y14/S130;X17Y14/S130/OF4;1;X17Y14/N830;X17Y14/N830/S130;1;X17Y6/S260;X17Y6/S260/N838;1;X17Y7/D6;X17Y7/D6/S261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 12231 ] ,
          "attributes": {
            "ROUTING": "X17Y7/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12226 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12225 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12221 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12220 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12218 ] ,
          "attributes": {
            "ROUTING": "X15Y13/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12217 ] ,
          "attributes": {
            "ROUTING": "X15Y13/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12213 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12212 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12208 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12207 ] ,
          "attributes": {
            "ROUTING": "X15Y13/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12205 ] ,
          "attributes": {
            "ROUTING": "X15Y13/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12204 ] ,
          "attributes": {
            "ROUTING": "X15Y13/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12202 ] ,
          "attributes": {
            "ROUTING": "X15Y13/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12201 ] ,
          "attributes": {
            "ROUTING": "X15Y13/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12197 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12196 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12192 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12191 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12189 ] ,
          "attributes": {
            "ROUTING": "X16Y13/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12188 ] ,
          "attributes": {
            "ROUTING": "X16Y13/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12184 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12183 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12179 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12178 ] ,
          "attributes": {
            "ROUTING": "X16Y13/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12176 ] ,
          "attributes": {
            "ROUTING": "X16Y13/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12175 ] ,
          "attributes": {
            "ROUTING": "X16Y13/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12173 ] ,
          "attributes": {
            "ROUTING": "X16Y13/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12172 ] ,
          "attributes": {
            "ROUTING": "X16Y13/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 12170 ] ,
          "attributes": {
            "ROUTING": "X19Y6/W230;X19Y6/W230/N808;1;X17Y6/S230;X17Y6/S230/W232;1;X17Y7/A7;X17Y7/A7/S231;1;X19Y14/W240;X19Y14/W240/W101;1;X17Y14/N240;X17Y14/N240/W242;1;X17Y13/W240;X17Y13/W240/N241;1;X15Y13/SEL7;X15Y13/SEL7/W242;1;X20Y14/OF1;;1;X19Y6/W200;X19Y6/W200/N808;1;X17Y6/S200;X17Y6/S200/W202;1;X19Y14/N800;X19Y14/N800/W101;1;X20Y14/W100;X20Y14/W100/OF1;1;X17Y7/C6;X17Y7/C6/S201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 12169 ] ,
          "attributes": {
            "ROUTING": "X14Y13/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 12168 ] ,
          "attributes": {
            "ROUTING": "X15Y13/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12164 ] ,
          "attributes": {
            "ROUTING": "X15Y14/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12163 ] ,
          "attributes": {
            "ROUTING": "X15Y14/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12159 ] ,
          "attributes": {
            "ROUTING": "X15Y14/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12158 ] ,
          "attributes": {
            "ROUTING": "X15Y14/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12156 ] ,
          "attributes": {
            "ROUTING": "X15Y14/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12155 ] ,
          "attributes": {
            "ROUTING": "X15Y14/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12151 ] ,
          "attributes": {
            "ROUTING": "X15Y14/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12150 ] ,
          "attributes": {
            "ROUTING": "X15Y14/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12146 ] ,
          "attributes": {
            "ROUTING": "X15Y14/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12145 ] ,
          "attributes": {
            "ROUTING": "X15Y14/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12143 ] ,
          "attributes": {
            "ROUTING": "X15Y14/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12142 ] ,
          "attributes": {
            "ROUTING": "X15Y14/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12140 ] ,
          "attributes": {
            "ROUTING": "X15Y14/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12139 ] ,
          "attributes": {
            "ROUTING": "X15Y14/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12133 ] ,
          "attributes": {
            "ROUTING": "X17Y17/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12132 ] ,
          "attributes": {
            "ROUTING": "X17Y17/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12128 ] ,
          "attributes": {
            "ROUTING": "X17Y17/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12127 ] ,
          "attributes": {
            "ROUTING": "X17Y17/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12125 ] ,
          "attributes": {
            "ROUTING": "X17Y17/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12124 ] ,
          "attributes": {
            "ROUTING": "X17Y17/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12120 ] ,
          "attributes": {
            "ROUTING": "X17Y17/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12119 ] ,
          "attributes": {
            "ROUTING": "X17Y17/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12115 ] ,
          "attributes": {
            "ROUTING": "X17Y17/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12114 ] ,
          "attributes": {
            "ROUTING": "X17Y17/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12112 ] ,
          "attributes": {
            "ROUTING": "X17Y17/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12111 ] ,
          "attributes": {
            "ROUTING": "X17Y17/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 12109 ] ,
          "attributes": {
            "ROUTING": "X17Y17/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 12108 ] ,
          "attributes": {
            "ROUTING": "X17Y17/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12103 ] ,
          "attributes": {
            "ROUTING": "X16Y17/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12102 ] ,
          "attributes": {
            "ROUTING": "X16Y17/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12098 ] ,
          "attributes": {
            "ROUTING": "X16Y17/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12097 ] ,
          "attributes": {
            "ROUTING": "X16Y17/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O[5]": {
          "hide_name": 0,
          "bits": [ 12095 ] ,
          "attributes": {
            "ROUTING": "X16Y17/X02;X16Y17/X02/S272;1;X16Y17/SEL1;X16Y17/SEL1/X02;1;X17Y17/SEL5;X17Y17/SEL5/X04;1;X17Y17/X04;X17Y17/X04/E271;1;X17Y17/SEL1;X17Y17/SEL1/X04;1;X16Y14/S130;X16Y14/S130/F5;1;X16Y17/E270;X16Y17/E270/S272;1;X16Y15/S270;X16Y15/S270/S131;1;X16Y14/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12093 ] ,
          "attributes": {
            "ROUTING": "X16Y17/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12092 ] ,
          "attributes": {
            "ROUTING": "X16Y17/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12087 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12086 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12082 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12081 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12077 ] ,
          "attributes": {
            "ROUTING": "X18Y8/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12076 ] ,
          "attributes": {
            "ROUTING": "X18Y8/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12072 ] ,
          "attributes": {
            "ROUTING": "X18Y8/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12071 ] ,
          "attributes": {
            "ROUTING": "X18Y8/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_2_O": {
          "hide_name": 0,
          "bits": [ 12069 ] ,
          "attributes": {
            "ROUTING": "X18Y8/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 12068 ] ,
          "attributes": {
            "ROUTING": "X18Y8/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 12067 ] ,
          "attributes": {
            "ROUTING": "X18Y8/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12063 ] ,
          "attributes": {
            "ROUTING": "X18Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12062 ] ,
          "attributes": {
            "ROUTING": "X18Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12058 ] ,
          "attributes": {
            "ROUTING": "X18Y8/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12057 ] ,
          "attributes": {
            "ROUTING": "X18Y8/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_1_O": {
          "hide_name": 0,
          "bits": [ 12055 ] ,
          "attributes": {
            "ROUTING": "X18Y8/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 12054 ] ,
          "attributes": {
            "ROUTING": "X18Y8/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 12053 ] ,
          "attributes": {
            "ROUTING": "X18Y8/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 12051 ] ,
          "attributes": {
            "ROUTING": "X18Y11/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 12050 ] ,
          "attributes": {
            "ROUTING": "X18Y11/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12046 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12045 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12041 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12040 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12038 ] ,
          "attributes": {
            "ROUTING": "X16Y15/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12037 ] ,
          "attributes": {
            "ROUTING": "X16Y15/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12033 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12032 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12028 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12027 ] ,
          "attributes": {
            "ROUTING": "X16Y15/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12025 ] ,
          "attributes": {
            "ROUTING": "X16Y15/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12024 ] ,
          "attributes": {
            "ROUTING": "X16Y15/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12022 ] ,
          "attributes": {
            "ROUTING": "X16Y15/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12021 ] ,
          "attributes": {
            "ROUTING": "X16Y15/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12017 ] ,
          "attributes": {
            "ROUTING": "X17Y15/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12016 ] ,
          "attributes": {
            "ROUTING": "X17Y15/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12012 ] ,
          "attributes": {
            "ROUTING": "X17Y15/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12011 ] ,
          "attributes": {
            "ROUTING": "X17Y15/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12009 ] ,
          "attributes": {
            "ROUTING": "X17Y15/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12008 ] ,
          "attributes": {
            "ROUTING": "X17Y15/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12004 ] ,
          "attributes": {
            "ROUTING": "X17Y15/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12003 ] ,
          "attributes": {
            "ROUTING": "X17Y15/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11999 ] ,
          "attributes": {
            "ROUTING": "X17Y15/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11998 ] ,
          "attributes": {
            "ROUTING": "X17Y15/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11996 ] ,
          "attributes": {
            "ROUTING": "X17Y15/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11995 ] ,
          "attributes": {
            "ROUTING": "X17Y15/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 11993 ] ,
          "attributes": {
            "ROUTING": "X17Y15/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 11992 ] ,
          "attributes": {
            "ROUTING": "X17Y15/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 11990 ] ,
          "attributes": {
            "ROUTING": "X15Y15/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 11989 ] ,
          "attributes": {
            "ROUTING": "X16Y15/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11982 ] ,
          "attributes": {
            "ROUTING": "X14Y13/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11981 ] ,
          "attributes": {
            "ROUTING": "X14Y13/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11977 ] ,
          "attributes": {
            "ROUTING": "X14Y13/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11976 ] ,
          "attributes": {
            "ROUTING": "X14Y13/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11974 ] ,
          "attributes": {
            "ROUTING": "X14Y13/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11973 ] ,
          "attributes": {
            "ROUTING": "X14Y13/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11969 ] ,
          "attributes": {
            "ROUTING": "X14Y12/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11968 ] ,
          "attributes": {
            "ROUTING": "X14Y12/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0_LUT4_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 11965 ] ,
          "attributes": {
            "ROUTING": "X14Y13/F6;;1;X14Y13/W130;X14Y13/W130/F6;1;X14Y13/N270;X14Y13/N270/W130;1;X14Y12/B4;X14Y12/B4/N271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11960 ] ,
          "attributes": {
            "ROUTING": "X14Y12/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11959 ] ,
          "attributes": {
            "ROUTING": "X14Y12/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 11957 ] ,
          "attributes": {
            "ROUTING": "X14Y13/W100;X14Y13/W100/F4;1;X14Y13/N230;X14Y13/N230/W100;1;X14Y12/A4;X14Y12/A4/N231;1;X14Y12/D0;X14Y12/D0/E270;1;X14Y12/D3;X14Y12/D3/N101;1;X14Y12/E270;X14Y12/E270/N131;1;X14Y13/N130;X14Y13/N130/F4;1;X14Y13/F4;;1;X14Y13/N100;X14Y13/N100/F4;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11953 ] ,
          "attributes": {
            "ROUTING": "X14Y12/SEL2;X14Y12/SEL2/E261;1;X14Y12/SEL0;X14Y12/SEL0/E261;1;X14Y12/OF6;;1;X14Y12/N260;X14Y12/N260/OF6;1;X14Y11/W260;X14Y11/W260/N261;1;X13Y11/S260;X13Y11/S260/W261;1;X13Y12/E260;X13Y12/E260/S261;1;X14Y12/C4;X14Y12/C4/E261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11951 ] ,
          "attributes": {
            "ROUTING": "X14Y12/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11950 ] ,
          "attributes": {
            "ROUTING": "X14Y12/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11946 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11945 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11941 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11940 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 11938 ] ,
          "attributes": {
            "ROUTING": "X17Y13/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 11937 ] ,
          "attributes": {
            "ROUTING": "X17Y13/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 11935 ] ,
          "attributes": {
            "ROUTING": "X15Y13/N240;X15Y13/N240/E101;1;X15Y12/W240;X15Y12/W240/N241;1;X14Y12/X03;X14Y12/X03/W241;1;X14Y12/SEL1;X14Y12/SEL1/X03;1;X14Y13/OF1;;1;X14Y13/E100;X14Y13/E100/OF1;1;X14Y13/N220;X14Y13/N220/E100;1;X14Y12/X07;X14Y12/X07/N221;1;X14Y12/D4;X14Y12/D4/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11933 ] ,
          "attributes": {
            "ROUTING": "X14Y12/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11932 ] ,
          "attributes": {
            "ROUTING": "X14Y12/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11928 ] ,
          "attributes": {
            "ROUTING": "X16Y8/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11927 ] ,
          "attributes": {
            "ROUTING": "X16Y8/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 11924 ] ,
          "attributes": {
            "ROUTING": "X16Y8/C4;X16Y8/C4/E242;1;X16Y11/B6;X16Y11/B6/E212;1;X16Y11/B4;X16Y11/B4/E212;1;X16Y11/B2;X16Y11/B2/E212;1;X16Y11/B7;X16Y11/B7/E212;1;X16Y11/B5;X16Y11/B5/E212;1;X16Y11/B0;X16Y11/B0/E212;1;X16Y11/B3;X16Y11/B3/E212;1;X14Y12/SN10;X14Y12/SN10/OF1;1;X14Y11/E210;X14Y11/E210/N111;1;X16Y11/B1;X16Y11/B1/E212;1;X14Y12/OF1;;1;X14Y12/N210;X14Y12/N210/OF1;1;X14Y10/N240;X14Y10/N240/N212;1;X14Y8/E240;X14Y8/E240/N242;1;X16Y8/C1;X16Y8/C1/E242;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 11922 ] ,
          "attributes": {
            "ROUTING": "X16Y8/B4;X16Y8/B4/W232;1;X18Y11/OF5;;1;X18Y11/N130;X18Y11/N130/OF5;1;X18Y10/N230;X18Y10/N230/N131;1;X18Y8/W230;X18Y8/W230/N232;1;X16Y8/B1;X16Y8/B1/W232;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[5]": {
          "hide_name": 0,
          "bits": [ 11920 ] ,
          "attributes": {
            "ROUTING": "X18Y8/SEL1;X18Y8/SEL1/X04;1;X16Y8/E250;X16Y8/E250/F5;1;X18Y8/X04;X18Y8/X04/E252;1;X18Y8/SEL5;X18Y8/SEL5/X04;1;X16Y8/F5;;1;X16Y8/S830;X16Y8/S830/F5;1;X16Y12/E260;X16Y12/E260/S834;1;X18Y12/N260;X18Y12/N260/E262;1;X18Y11/SEL5;X18Y11/SEL5/N261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[6]": {
          "hide_name": 0,
          "bits": [ 11916 ] ,
          "attributes": {
            "ROUTING": "X17Y14/E100;X17Y14/E100/OF0;1;X18Y14/N240;X18Y14/N240/E101;1;X18Y12/N240;X18Y12/N240/N242;1;X18Y10/N240;X18Y10/N240/N242;1;X18Y8/SEL3;X18Y8/SEL3/N242;1;X16Y8/A1;X16Y8/A1/X03;1;X16Y8/X03;X16Y8/X03/S202;1;X17Y14/OF0;;1;X17Y14/W100;X17Y14/W100/OF0;1;X16Y6/S200;X16Y6/S200/N808;1;X16Y8/A4;X16Y8/A4/S232;1;X16Y14/N800;X16Y14/N800/W101;1;X16Y6/S230;X16Y6/S230/N808;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 11914 ] ,
          "attributes": {
            "ROUTING": "X17Y14/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 11913 ] ,
          "attributes": {
            "ROUTING": "X17Y14/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11906 ] ,
          "attributes": {
            "ROUTING": "X21Y14/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11905 ] ,
          "attributes": {
            "ROUTING": "X21Y14/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11901 ] ,
          "attributes": {
            "ROUTING": "X21Y14/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11900 ] ,
          "attributes": {
            "ROUTING": "X21Y14/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11898 ] ,
          "attributes": {
            "ROUTING": "X21Y14/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11897 ] ,
          "attributes": {
            "ROUTING": "X21Y14/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11891 ] ,
          "attributes": {
            "ROUTING": "X19Y13/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11890 ] ,
          "attributes": {
            "ROUTING": "X19Y13/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11886 ] ,
          "attributes": {
            "ROUTING": "X19Y13/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11885 ] ,
          "attributes": {
            "ROUTING": "X19Y13/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11883 ] ,
          "attributes": {
            "ROUTING": "X19Y13/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11882 ] ,
          "attributes": {
            "ROUTING": "X19Y13/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11878 ] ,
          "attributes": {
            "ROUTING": "X19Y13/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11877 ] ,
          "attributes": {
            "ROUTING": "X19Y13/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11873 ] ,
          "attributes": {
            "ROUTING": "X19Y13/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11872 ] ,
          "attributes": {
            "ROUTING": "X19Y13/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11870 ] ,
          "attributes": {
            "ROUTING": "X19Y13/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11869 ] ,
          "attributes": {
            "ROUTING": "X19Y13/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11865 ] ,
          "attributes": {
            "ROUTING": "X20Y13/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11864 ] ,
          "attributes": {
            "ROUTING": "X20Y13/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11860 ] ,
          "attributes": {
            "ROUTING": "X20Y13/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11859 ] ,
          "attributes": {
            "ROUTING": "X20Y13/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11857 ] ,
          "attributes": {
            "ROUTING": "X20Y13/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11856 ] ,
          "attributes": {
            "ROUTING": "X20Y13/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11852 ] ,
          "attributes": {
            "ROUTING": "X20Y13/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11851 ] ,
          "attributes": {
            "ROUTING": "X20Y13/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11847 ] ,
          "attributes": {
            "ROUTING": "X20Y13/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11846 ] ,
          "attributes": {
            "ROUTING": "X20Y13/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11844 ] ,
          "attributes": {
            "ROUTING": "X20Y13/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11843 ] ,
          "attributes": {
            "ROUTING": "X20Y13/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_O": {
          "hide_name": 0,
          "bits": [ 11841 ] ,
          "attributes": {
            "ROUTING": "X19Y13/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 11840 ] ,
          "attributes": {
            "ROUTING": "X20Y13/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 11839 ] ,
          "attributes": {
            "ROUTING": "X20Y13/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O": {
          "hide_name": 0,
          "bits": [ 11837 ] ,
          "attributes": {
            "ROUTING": "X18Y13/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 11836 ] ,
          "attributes": {
            "ROUTING": "X19Y13/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 11835 ] ,
          "attributes": {
            "ROUTING": "X19Y13/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 11830 ] ,
          "attributes": {
            "ROUTING": "X20Y11/X06;X20Y11/X06/F1;1;X20Y11/SEL2;X20Y11/SEL2/X06;1;X20Y13/W210;X20Y13/W210/S212;1;X19Y13/X02;X19Y13/X02/W211;1;X19Y13/SEL3;X19Y13/SEL3/X02;1;X20Y11/S210;X20Y11/S210/F1;1;X20Y13/X04;X20Y13/X04/S212;1;X20Y13/SEL3;X20Y13/SEL3/X04;1;X20Y11/F1;;1;X20Y11/W210;X20Y11/W210/F1;1;X18Y11/W240;X18Y11/W240/W212;1;X17Y11/C7;X17Y11/C7/W241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 11829 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 11828 ] ,
          "attributes": {
            "ROUTING": "X20Y11/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11826 ] ,
          "attributes": {
            "ROUTING": "X16Y14/E260;X16Y14/E260/F6;1;X17Y14/SEL0;X17Y14/SEL0/E261;1;X16Y14/F6;;1;X16Y14/N830;X16Y14/N830/F6;1;X16Y6/S260;X16Y6/S260/N838;1;X16Y8/W260;X16Y8/W260/S262;1;X15Y8/SEL4;X15Y8/SEL4/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11825 ] ,
          "attributes": {
            "ROUTING": "X15Y8/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11824 ] ,
          "attributes": {
            "ROUTING": "X15Y8/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O[4]": {
          "hide_name": 0,
          "bits": [ 11817 ] ,
          "attributes": {
            "ROUTING": "X17Y17/SEL2;X17Y17/SEL2/X06;1;X18Y17/X06;X18Y17/X06/F3;1;X18Y17/SEL0;X18Y17/SEL0/X06;1;X17Y17/SEL6;X17Y17/SEL6/X06;1;X17Y17/SEL4;X17Y17/SEL4/X06;1;X16Y17/SEL2;X16Y17/SEL2/X06;1;X17Y17/X06;X17Y17/X06/W231;1;X17Y17/SEL0;X17Y17/SEL0/X06;1;X18Y17/F3;;1;X18Y17/W230;X18Y17/W230/F3;1;X16Y17/X06;X16Y17/X06/W232;1;X16Y17/SEL0;X16Y17/SEL0/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_LUT3_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11815 ] ,
          "attributes": {
            "ROUTING": "X18Y17/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_LUT3_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11814 ] ,
          "attributes": {
            "ROUTING": "X18Y17/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11812 ] ,
          "attributes": {
            "ROUTING": "X18Y17/OF0;;1;X18Y17/N200;X18Y17/N200/OF0;1;X18Y15/N200;X18Y15/N200/N202;1;X18Y13/X05;X18Y13/X05/N202;1;X18Y13/B6;X18Y13/B6/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 11809 ] ,
          "attributes": {
            "ROUTING": "X16Y17/OF1;;1;X16Y17/E210;X16Y17/E210/OF1;1;X18Y17/B6;X18Y17/B6/E212;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O[6]": {
          "hide_name": 0,
          "bits": [ 11805 ] ,
          "attributes": {
            "ROUTING": "X20Y13/S820;X20Y13/S820/N121;1;X20Y17/W270;X20Y17/W270/S824;1;X18Y17/A6;X18Y17/A6/W272;1;X20Y14/OF6;;1;X20Y14/SN20;X20Y14/SN20/OF6;1;X20Y15/W820;X20Y15/W820/S121;1;X16Y15/S240;X16Y15/S240/W824;1;X16Y17/E240;X16Y17/E240/S242;1;X17Y17/SEL3;X17Y17/SEL3/E241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 11803 ] ,
          "attributes": {
            "ROUTING": "X20Y14/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 11802 ] ,
          "attributes": {
            "ROUTING": "X20Y14/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 11800 ] ,
          "attributes": {
            "ROUTING": "X21Y12/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 11799 ] ,
          "attributes": {
            "ROUTING": "X21Y12/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3[2]": {
          "hide_name": 0,
          "bits": [ 11796 ] ,
          "attributes": {
            "ROUTING": "X21Y14/W250;X21Y14/W250/F5;1;X20Y14/X08;X20Y14/X08/W251;1;X20Y14/SEL6;X20Y14/SEL6/X08;1;X21Y14/N830;X21Y14/N830/F5;1;X21Y6/W830;X21Y6/W830/N838;1;X17Y6/N260;X17Y6/N260/W834;1;X17Y5/C1;X17Y5/C1/N261;1;X21Y14/F5;;1;X21Y13/N200;X21Y13/N200/N101;1;X21Y12/X07;X21Y12/X07/N201;1;X21Y14/N100;X21Y14/N100/F5;1;X21Y12/SEL0;X21Y12/SEL0/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11790 ] ,
          "attributes": {
            "ROUTING": "X19Y2/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11789 ] ,
          "attributes": {
            "ROUTING": "X19Y2/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11785 ] ,
          "attributes": {
            "ROUTING": "X19Y2/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11784 ] ,
          "attributes": {
            "ROUTING": "X19Y2/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11782 ] ,
          "attributes": {
            "ROUTING": "X19Y2/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11781 ] ,
          "attributes": {
            "ROUTING": "X19Y2/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11777 ] ,
          "attributes": {
            "ROUTING": "X19Y2/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11776 ] ,
          "attributes": {
            "ROUTING": "X19Y2/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11772 ] ,
          "attributes": {
            "ROUTING": "X19Y2/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11771 ] ,
          "attributes": {
            "ROUTING": "X19Y2/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11769 ] ,
          "attributes": {
            "ROUTING": "X19Y2/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11768 ] ,
          "attributes": {
            "ROUTING": "X19Y2/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 11766 ] ,
          "attributes": {
            "ROUTING": "X19Y2/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 11765 ] ,
          "attributes": {
            "ROUTING": "X19Y2/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11760 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11759 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT4_I0_3_F": {
          "hide_name": 0,
          "bits": [ 11754 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT4_I0_2_F": {
          "hide_name": 0,
          "bits": [ 11752 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 11750 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 11748 ] ,
          "attributes": {
            "ROUTING": "X16Y3/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 11746 ] ,
          "attributes": {
            "ROUTING": "X16Y3/A4;X16Y3/A4/W272;1;X16Y3/A5;X16Y3/A5/W272;1;X16Y3/A0;X16Y3/A0/W272;1;X18Y3/F7;;1;X18Y3/W270;X18Y3/W270/F7;1;X16Y3/A1;X16Y3/A1/W272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 11744 ] ,
          "attributes": {
            "ROUTING": "X16Y3/SEL0;X16Y3/SEL0/E261;1;X15Y3/F4;;1;X15Y3/E130;X15Y3/E130/F4;1;X15Y3/E260;X15Y3/E260/E130;1;X16Y3/SEL4;X16Y3/SEL4/E261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 11742 ] ,
          "attributes": {
            "ROUTING": "X16Y3/C4;X16Y3/C4/W101;1;X16Y3/C5;X16Y3/C5/W101;1;X16Y3/C0;X16Y3/C0/W101;1;X17Y3/F0;;1;X17Y3/W100;X17Y3/W100/F0;1;X16Y3/C1;X16Y3/C1/W101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3[0]": {
          "hide_name": 0,
          "bits": [ 11739 ] ,
          "attributes": {
            "ROUTING": "X17Y5/A1;X17Y5/A1/F5;1;X17Y5/F5;;1;X17Y5/N100;X17Y5/N100/F5;1;X17Y4/D0;X17Y4/D0/N101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11736 ] ,
          "attributes": {
            "ROUTING": "X17Y5/W100;X17Y5/W100/F4;1;X16Y5/N240;X16Y5/N240/W101;1;X16Y3/C2;X16Y3/C2/N242;1;X17Y5/F4;;1;X17Y5/SN10;X17Y5/SN10/F4;1;X17Y4/A0;X17Y4/A0/N111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 11734 ] ,
          "attributes": {
            "ROUTING": "X16Y3/D4;X16Y3/D4/W121;1;X16Y3/D5;X16Y3/D5/W121;1;X16Y3/D0;X16Y3/D0/W121;1;X17Y3/EW20;X17Y3/EW20/F4;1;X16Y3/D1;X16Y3/D1/W121;1;X17Y3/F4;;1;X17Y3/W240;X17Y3/W240/F4;1;X15Y3/X07;X15Y3/X07/W242;1;X15Y3/SEL0;X15Y3/SEL0/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 11726 ] ,
          "attributes": {
            "ROUTING": "X23Y5/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 11725 ] ,
          "attributes": {
            "ROUTING": "X23Y5/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 11720 ] ,
          "attributes": {
            "ROUTING": "X23Y4/E250;X23Y4/E250/F5;1;X24Y4/X08;X24Y4/X08/E251;1;X24Y4/SEL0;X24Y4/SEL0/X08;1;X23Y4/F5;;1;X23Y4/S250;X23Y4/S250/F5;1;X23Y5/X06;X23Y5/X06/S251;1;X23Y5/SEL0;X23Y5/SEL0/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 11719 ] ,
          "attributes": {
            "ROUTING": "X24Y4/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 11718 ] ,
          "attributes": {
            "ROUTING": "X24Y4/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11716 ] ,
          "attributes": {
            "ROUTING": "X21Y3/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11715 ] ,
          "attributes": {
            "ROUTING": "X21Y3/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 11711 ] ,
          "attributes": {
            "ROUTING": "X22Y3/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 11710 ] ,
          "attributes": {
            "ROUTING": "X22Y3/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11705 ] ,
          "attributes": {
            "ROUTING": "X22Y3/N270;X22Y3/N270/F7;1;X22Y2/X06;X22Y2/X06/N271;1;X22Y2/SEL0;X22Y2/SEL0/X06;1;X22Y3/F7;;1;X22Y3/X08;X22Y3/X08/F7;1;X22Y3/SEL0;X22Y3/SEL0/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11704 ] ,
          "attributes": {
            "ROUTING": "X22Y2/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11703 ] ,
          "attributes": {
            "ROUTING": "X22Y2/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 11699 ] ,
          "attributes": {
            "ROUTING": "X24Y5/F4;;1;X24Y5/X07;X24Y5/X07/F4;1;X24Y5/D7;X24Y5/D7/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 11698 ] ,
          "attributes": {
            "ROUTING": "X23Y5/EW20;X23Y5/EW20/F2;1;X24Y5/C7;X24Y5/C7/E121;1;X23Y5/F2;;1;X23Y5/N130;X23Y5/N130/F2;1;X23Y5/C6;X23Y5/C6/N130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 11690 ] ,
          "attributes": {
            "ROUTING": "X22Y12/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 11689 ] ,
          "attributes": {
            "ROUTING": "X22Y12/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11684 ] ,
          "attributes": {
            "ROUTING": "X19Y6/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11683 ] ,
          "attributes": {
            "ROUTING": "X19Y6/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 11678 ] ,
          "attributes": {
            "ROUTING": "X19Y6/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 11677 ] ,
          "attributes": {
            "ROUTING": "X19Y6/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11673 ] ,
          "attributes": {
            "ROUTING": "X20Y7/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11672 ] ,
          "attributes": {
            "ROUTING": "X20Y7/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11668 ] ,
          "attributes": {
            "ROUTING": "X20Y7/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11667 ] ,
          "attributes": {
            "ROUTING": "X20Y7/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11665 ] ,
          "attributes": {
            "ROUTING": "X20Y7/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11664 ] ,
          "attributes": {
            "ROUTING": "X20Y7/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11660 ] ,
          "attributes": {
            "ROUTING": "X20Y7/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11659 ] ,
          "attributes": {
            "ROUTING": "X20Y7/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11655 ] ,
          "attributes": {
            "ROUTING": "X20Y7/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11654 ] ,
          "attributes": {
            "ROUTING": "X20Y7/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11652 ] ,
          "attributes": {
            "ROUTING": "X20Y7/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11651 ] ,
          "attributes": {
            "ROUTING": "X20Y7/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 11649 ] ,
          "attributes": {
            "ROUTING": "X20Y7/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 11648 ] ,
          "attributes": {
            "ROUTING": "X20Y7/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11644 ] ,
          "attributes": {
            "ROUTING": "X21Y7/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11643 ] ,
          "attributes": {
            "ROUTING": "X21Y7/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11639 ] ,
          "attributes": {
            "ROUTING": "X21Y7/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11638 ] ,
          "attributes": {
            "ROUTING": "X21Y7/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11636 ] ,
          "attributes": {
            "ROUTING": "X21Y7/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11635 ] ,
          "attributes": {
            "ROUTING": "X21Y7/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11631 ] ,
          "attributes": {
            "ROUTING": "X21Y7/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11630 ] ,
          "attributes": {
            "ROUTING": "X21Y7/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11626 ] ,
          "attributes": {
            "ROUTING": "X21Y7/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11625 ] ,
          "attributes": {
            "ROUTING": "X21Y7/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11623 ] ,
          "attributes": {
            "ROUTING": "X21Y7/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11622 ] ,
          "attributes": {
            "ROUTING": "X21Y7/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 11620 ] ,
          "attributes": {
            "ROUTING": "X21Y7/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 11619 ] ,
          "attributes": {
            "ROUTING": "X21Y7/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O[0]": {
          "hide_name": 0,
          "bits": [ 11617 ] ,
          "attributes": {
            "ROUTING": "X18Y2/A0;X18Y2/A0/W272;1;X19Y2/A6;X19Y2/A6/W271;1;X19Y2/A2;X19Y2/A2/W271;1;X18Y2/A4;X18Y2/A4/W272;1;X20Y7/OF7;;1;X20Y7/SN20;X20Y7/SN20/OF7;1;X20Y6/N820;X20Y6/N820/N121;1;X20Y2/W270;X20Y2/W270/N824;1;X18Y2/A5;X18Y2/A5/W272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 11615 ] ,
          "attributes": {
            "ROUTING": "X19Y7/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 11614 ] ,
          "attributes": {
            "ROUTING": "X20Y7/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 11610 ] ,
          "attributes": {
            "ROUTING": "X21Y5/C6;X21Y5/C6/X05;1;X21Y5/C7;X21Y5/C7/X05;1;X20Y5/N230;X20Y5/N230/W100;1;X20Y3/B2;X20Y3/B2/N232;1;X19Y2/B3;X19Y2/B3/N211;1;X20Y4/C2;X20Y4/C2/W241;1;X19Y3/N200;X19Y3/N200/N202;1;X19Y2/C6;X19Y2/C6/N201;1;X19Y2/B7;X19Y2/B7/N251;1;X19Y2/B4;X19Y2/B4/N251;1;X20Y5/E200;X20Y5/E200/OF0;1;X19Y2/B0;X19Y2/B0/N211;1;X19Y5/N200;X19Y5/N200/W101;1;X20Y4/C6;X20Y4/C6/N111;1;X20Y4/C4;X20Y4/C4/N111;1;X20Y4/C7;X20Y4/C7/N111;1;X21Y4/W240;X21Y4/W240/N241;1;X20Y5/SN10;X20Y5/SN10/OF0;1;X20Y4/C5;X20Y4/C5/N111;1;X20Y4/C0;X20Y4/C0/W241;1;X20Y4/C1;X20Y4/C1/W241;1;X20Y4/C3;X20Y4/C3/W241;1;X21Y5/X05;X21Y5/X05/E201;1;X19Y2/B5;X19Y2/B5/N251;1;X19Y5/D6;X19Y5/D6/W201;1;X19Y5/D4;X19Y5/D4/W201;1;X19Y5/D7;X19Y5/D7/W201;1;X19Y5/D2;X19Y5/D2/W201;1;X19Y5/D0;X19Y5/D0/W201;1;X19Y5/D5;X19Y5/D5/W201;1;X19Y5/D3;X19Y5/D3/W201;1;X20Y5/W200;X20Y5/W200/OF0;1;X19Y5/D1;X19Y5/D1/W201;1;X21Y4/C2;X21Y4/C2/N241;1;X21Y4/C1;X21Y4/C1/N241;1;X21Y4/C7;X21Y4/C7/N201;1;X21Y4/C4;X21Y4/C4/N201;1;X21Y5/N200;X21Y5/N200/E101;1;X21Y4/C5;X21Y4/C5/N201;1;X21Y4/C0;X21Y4/C0/N241;1;X21Y5/N240;X21Y5/N240/E101;1;X20Y5/E100;X20Y5/E100/OF0;1;X21Y4/C6;X21Y4/C6/N201;1;X21Y4/C3;X21Y4/C3/N241;1;X19Y3/N210;X19Y3/N210/N202;1;X19Y2/B1;X19Y2/B1/N211;1;X19Y3/N250;X19Y3/N250/N242;1;X20Y5/OF0;;1;X20Y5/W100;X20Y5/W100/OF0;1;X19Y5/N240;X19Y5/N240/W101;1;X19Y3/N240;X19Y3/N240/N242;1;X19Y2/C2;X19Y2/C2/N241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11608 ] ,
          "attributes": {
            "ROUTING": "X20Y5/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11607 ] ,
          "attributes": {
            "ROUTING": "X20Y5/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O[4]": {
          "hide_name": 0,
          "bits": [ 11605 ] ,
          "attributes": {
            "ROUTING": "X18Y2/X04;X18Y2/X04/F7;1;X18Y2/B0;X18Y2/B0/X04;1;X18Y2/B4;X18Y2/B4/X08;1;X18Y2/X08;X18Y2/X08/F7;1;X18Y2/B5;X18Y2/B5/X08;1;X19Y2/SEL6;X19Y2/SEL6/X08;1;X19Y2/SEL2;X19Y2/SEL2/X08;1;X19Y2/SEL4;X19Y2/SEL4/X08;1;X18Y2/F7;;1;X18Y2/E270;X18Y2/E270/F7;1;X19Y2/X08;X19Y2/X08/E271;1;X19Y2/SEL0;X19Y2/SEL0/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O[6]": {
          "hide_name": 0,
          "bits": [ 11602 ] ,
          "attributes": {
            "ROUTING": "X21Y3/EW10;X21Y3/EW10/F3;1;X20Y3/B6;X20Y3/B6/W111;1;X21Y3/F3;;1;X21Y3/N100;X21Y3/N100/F3;1;X21Y2/W200;X21Y2/W200/N101;1;X19Y2/X01;X19Y2/X01/W202;1;X19Y2/SEL3;X19Y2/SEL3/X01;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_I1_O[5]": {
          "hide_name": 0,
          "bits": [ 11600 ] ,
          "attributes": {
            "ROUTING": "X18Y2/C4;X18Y2/C4/N100;1;X18Y2/N100;X18Y2/N100/F1;1;X18Y2/C5;X18Y2/C5/N100;1;X19Y2/SEL5;X19Y2/SEL5/X02;1;X18Y2/F1;;1;X18Y2/E210;X18Y2/E210/F1;1;X19Y2/X02;X19Y2/X02/E211;1;X19Y2/SEL1;X19Y2/SEL1/X02;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1[3]": {
          "hide_name": 0,
          "bits": [ 11597 ] ,
          "attributes": {
            "ROUTING": "X17Y3/D4;X17Y3/D4/E221;1;X15Y3/F3;;1;X15Y3/EW20;X15Y3/EW20/F3;1;X16Y3/E220;X16Y3/E220/E121;1;X18Y3/D6;X18Y3/D6/E222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 11596 ] ,
          "attributes": {
            "ROUTING": "X18Y4/W200;X18Y4/W200/OF0;1;X17Y4/N200;X17Y4/N200/W201;1;X17Y3/C4;X17Y3/C4/N201;1;X18Y4/SN10;X18Y4/SN10/OF0;1;X18Y3/C6;X18Y3/C6/N111;1;X18Y4/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 11595 ] ,
          "attributes": {
            "ROUTING": "X18Y4/N100;X18Y4/N100/F6;1;X18Y3/B6;X18Y3/B6/N101;1;X18Y4/F6;;1;X18Y4/N130;X18Y4/N130/F6;1;X18Y3/W230;X18Y3/W230/N131;1;X17Y3/B4;X17Y3/B4/W231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11594 ] ,
          "attributes": {
            "ROUTING": "X20Y3/E130;X20Y3/E130/F3;1;X20Y3/E260;X20Y3/E260/E130;1;X21Y3/SEL0;X21Y3/SEL0/E261;1;X18Y3/W250;X18Y3/W250/W242;1;X17Y3/A4;X17Y3/A4/W251;1;X18Y3/X03;X18Y3/X03/W242;1;X18Y3/A6;X18Y3/A6/X03;1;X20Y3/W240;X20Y3/W240/N130;1;X20Y3/N130;X20Y3/N130/F3;1;X20Y3/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 11592 ] ,
          "attributes": {
            "ROUTING": "X19Y2/C7;X19Y2/C7/E261;1;X19Y2/C5;X19Y2/C5/E261;1;X19Y2/C3;X19Y2/C3/E261;1;X19Y3/D0;X19Y3/D0/E101;1;X19Y3/D1;X19Y3/D1/E101;1;X19Y2/C4;X19Y2/C4/E261;1;X18Y2/E260;X18Y2/E260/N121;1;X19Y2/C0;X19Y2/C0/E261;1;X18Y3/E100;X18Y3/E100/F6;1;X19Y2/C1;X19Y2/C1/E261;1;X20Y3/A6;X20Y3/A6/X03;1;X20Y3/D0;X20Y3/D0/X03;1;X18Y3/E260;X18Y3/E260/F6;1;X20Y3/X03;X20Y3/X03/E262;1;X20Y3/D1;X20Y3/D1/X03;1;X19Y2/D6;X19Y2/D6/E221;1;X18Y3/F6;;1;X18Y3/SN20;X18Y3/SN20/F6;1;X18Y2/E220;X18Y2/E220/N121;1;X19Y2/D2;X19Y2/D2/E221;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 11589 ] ,
          "attributes": {
            "ROUTING": "X19Y2/A7;X19Y2/A7/X03;1;X21Y5/A6;X21Y5/A6/X03;1;X21Y5/A7;X21Y5/A7/X03;1;X20Y3/A2;X20Y3/A2/X07;1;X19Y2/A1;X19Y2/A1/X03;1;X19Y2/A5;X19Y2/A5/X07;1;X19Y2/A3;X19Y2/A3/X07;1;X19Y2/A0;X19Y2/A0/X03;1;X19Y2/A4;X19Y2/A4/X07;1;X20Y4/A6;X20Y4/A6/X03;1;X20Y4/A2;X20Y4/A2/X07;1;X20Y4/A4;X20Y4/A4/X07;1;X20Y4/A7;X20Y4/A7/X03;1;X20Y4/A5;X20Y4/A5/X07;1;X20Y4/A0;X20Y4/A0/X03;1;X20Y4/X07;X20Y4/X07/E261;1;X20Y4/A3;X20Y4/A3/X07;1;X20Y4/X03;X20Y4/X03/E261;1;X20Y4/A1;X20Y4/A1/X03;1;X19Y5/A6;X19Y5/A6/X03;1;X19Y5/A4;X19Y5/A4/X05;1;X19Y5/A7;X19Y5/A7/X03;1;X19Y5/A2;X19Y5/A2/X05;1;X19Y5/A5;X19Y5/A5/X05;1;X19Y5/A0;X19Y5/A0/X03;1;X19Y5/X05;X19Y5/X05/S261;1;X19Y5/A3;X19Y5/A3/X05;1;X19Y4/S260;X19Y4/S260/OF6;1;X19Y5/X03;X19Y5/X03/S261;1;X19Y5/A1;X19Y5/A1/X03;1;X21Y4/A6;X21Y4/A6/X03;1;X21Y4/A4;X21Y4/A4/X07;1;X21Y4/A2;X21Y4/A2/X07;1;X21Y4/A7;X21Y4/A7/X03;1;X21Y4/A0;X21Y4/A0/X03;1;X21Y4/A3;X21Y4/A3/X07;1;X21Y4/X07;X21Y4/X07/E262;1;X21Y4/A5;X21Y4/A5/X07;1;X19Y4/E260;X19Y4/E260/OF6;1;X21Y4/X03;X21Y4/X03/E262;1;X21Y4/A1;X21Y4/A1/X03;1;X19Y2/X07;X19Y2/X07/N262;1;X19Y2/B6;X19Y2/B6/X07;1;X19Y4/N260;X19Y4/N260/OF6;1;X19Y2/X03;X19Y2/X03/N262;1;X19Y2/B2;X19Y2/B2/X03;1;X21Y5/X03;X21Y5/X03/E262;1;X19Y4/OF6;;1;X19Y4/SN20;X19Y4/SN20/OF6;1;X19Y5/E260;X19Y5/E260/S121;1;X19Y3/E260;X19Y3/E260/N121;1;X20Y3/X07;X20Y3/X07/E261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 11586 ] ,
          "attributes": {
            "ROUTING": "X19Y4/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 11584 ] ,
          "attributes": {
            "ROUTING": "X19Y4/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 11581 ] ,
          "attributes": {
            "ROUTING": "X18Y2/B1;X18Y2/B1/E131;1;X17Y2/F7;;1;X17Y2/E130;X17Y2/E130/F7;1;X18Y2/B7;X18Y2/B7/E131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 11579 ] ,
          "attributes": {
            "ROUTING": "X18Y2/X02;X18Y2/X02/F3;1;X18Y2/A1;X18Y2/A1/X02;1;X18Y2/F3;;1;X18Y2/E130;X18Y2/E130/F3;1;X18Y2/A7;X18Y2/A7/E130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11574 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11573 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11569 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11568 ] ,
          "attributes": {
            "ROUTING": "X17Y2/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_I2_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11566 ] ,
          "attributes": {
            "ROUTING": "X17Y2/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_I2_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11565 ] ,
          "attributes": {
            "ROUTING": "X17Y2/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 11559 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 11558 ] ,
          "attributes": {
            "ROUTING": "X16Y2/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11556 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11555 ] ,
          "attributes": {
            "ROUTING": "X16Y4/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_S0_MUX2_LUT5_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 11546 ] ,
          "attributes": {
            "ROUTING": "X14Y10/F3;;1;X14Y10/SN20;X14Y10/SN20/F3;1;X14Y9/E260;X14Y9/E260/N121;1;X15Y9/S260;X15Y9/S260/E261;1;X15Y10/W260;X15Y10/W260/S261;1;X14Y10/SEL0;X14Y10/SEL0/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_S0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 11545 ] ,
          "attributes": {
            "ROUTING": "X14Y10/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_S0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 11544 ] ,
          "attributes": {
            "ROUTING": "X14Y10/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11542 ] ,
          "attributes": {
            "ROUTING": "X15Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11541 ] ,
          "attributes": {
            "ROUTING": "X15Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_S0[3]": {
          "hide_name": 0,
          "bits": [ 11537 ] ,
          "attributes": {
            "ROUTING": "X15Y8/D6;X15Y8/D6/N241;1;X16Y8/S240;X16Y8/S240/E101;1;X16Y9/W240;X16Y9/W240/S241;1;X15Y9/N240;X15Y9/N240/W241;1;X15Y8/D7;X15Y8/D7/N241;1;X16Y8/D6;X16Y8/D6/E101;1;X15Y8/OF0;;1;X15Y8/E100;X15Y8/E100/OF0;1;X16Y8/D7;X16Y8/D7/E101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_S0[2]": {
          "hide_name": 0,
          "bits": [ 11536 ] ,
          "attributes": {
            "ROUTING": "X16Y8/C6;X16Y8/C6/E121;1;X15Y8/EW20;X15Y8/EW20/F3;1;X16Y8/C7;X16Y8/C7/E121;1;X15Y8/X06;X15Y8/X06/F3;1;X15Y8/C6;X15Y8/C6/X06;1;X15Y8/F3;;1;X15Y8/C7;X15Y8/C7/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_S0[4]": {
          "hide_name": 0,
          "bits": [ 11534 ] ,
          "attributes": {
            "ROUTING": "X14Y10/W100;X14Y10/W100/OF0;1;X14Y10/E230;X14Y10/E230/W100;1;X16Y10/N230;X16Y10/N230/E232;1;X16Y8/X08;X16Y8/X08/N232;1;X16Y8/SEL6;X16Y8/SEL6/X08;1;X14Y10/E100;X14Y10/E100/OF0;1;X15Y10/N240;X15Y10/N240/E101;1;X15Y8/X07;X15Y8/X07/N242;1;X15Y8/SEL6;X15Y8/SEL6/X07;1;X14Y10/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 11533 ] ,
          "attributes": {
            "ROUTING": "X15Y8/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 11532 ] ,
          "attributes": {
            "ROUTING": "X15Y8/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11528 ] ,
          "attributes": {
            "ROUTING": "X18Y5/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11527 ] ,
          "attributes": {
            "ROUTING": "X18Y5/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11523 ] ,
          "attributes": {
            "ROUTING": "X18Y5/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11522 ] ,
          "attributes": {
            "ROUTING": "X18Y5/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11520 ] ,
          "attributes": {
            "ROUTING": "X18Y5/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11519 ] ,
          "attributes": {
            "ROUTING": "X18Y5/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11515 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11514 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 11509 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 11508 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11506 ] ,
          "attributes": {
            "ROUTING": "X16Y6/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11505 ] ,
          "attributes": {
            "ROUTING": "X16Y6/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_MUX2_LUT7_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11499 ] ,
          "attributes": {
            "ROUTING": "X17Y11/SN10;X17Y11/SN10/F6;1;X17Y12/S210;X17Y12/S210/S111;1;X17Y14/X08;X17Y14/X08/S212;1;X17Y14/SEL4;X17Y14/SEL4/X08;1;X17Y11/W100;X17Y11/W100/F6;1;X16Y11/S200;X16Y11/S200/W101;1;X16Y13/X01;X16Y13/X01/S202;1;X16Y13/SEL3;X16Y13/SEL3/X01;1;X17Y11/W260;X17Y11/W260/F6;1;X15Y11/S260;X15Y11/S260/W262;1;X15Y13/X01;X15Y13/X01/S262;1;X15Y13/SEL3;X15Y13/SEL3/X01;1;X14Y5/SEL2;X14Y5/SEL2/W262;1;X17Y11/F6;;1;X16Y11/N830;X16Y11/N830/W131;1;X16Y3/S260;X16Y3/S260/N838;1;X17Y11/W130;X17Y11/W130/F6;1;X16Y5/W260;X16Y5/W260/S262;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F_I1_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 11498 ] ,
          "attributes": {
            "ROUTING": "X14Y5/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F_I1_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 11497 ] ,
          "attributes": {
            "ROUTING": "X14Y5/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11495 ] ,
          "attributes": {
            "ROUTING": "X18Y4/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11494 ] ,
          "attributes": {
            "ROUTING": "X18Y4/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0[3]": {
          "hide_name": 0,
          "bits": [ 11485 ] ,
          "attributes": {
            "ROUTING": "X16Y5/D4;X16Y5/D4/X07;1;X16Y5/D5;X16Y5/D5/X07;1;X15Y7/N240;X15Y7/N240/W101;1;X15Y6/E240;X15Y6/E240/N241;1;X16Y6/S240;X16Y6/S240/E241;1;X16Y7/D7;X16Y7/D7/S241;1;X16Y7/N200;X16Y7/N200/OF0;1;X16Y7/OF0;;1;X16Y7/D6;X16Y7/D6/S241;1;X16Y5/X07;X16Y5/X07/N202;1;X16Y7/W100;X16Y7/W100/OF0;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0[2]": {
          "hide_name": 0,
          "bits": [ 11484 ] ,
          "attributes": {
            "ROUTING": "X16Y7/C6;X16Y7/C6/X06;1;X16Y7/C7;X16Y7/C7/X06;1;X16Y5/C5;X16Y5/C5/E230;1;X16Y7/X06;X16Y7/X06/F3;1;X16Y7/F3;;1;X16Y7/N230;X16Y7/N230/F3;1;X16Y5/E230;X16Y5/E230/N232;1;X16Y5/C4;X16Y5/C4/E230;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_MUX2_LUT5_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 11482 ] ,
          "attributes": {
            "ROUTING": "X16Y5/S210;X16Y5/S210/W212;1;X16Y7/X08;X16Y7/X08/S212;1;X16Y7/SEL6;X16Y7/SEL6/X08;1;X18Y5/SN10;X18Y5/SN10/OF1;1;X18Y4/A3;X18Y4/A3/N111;1;X18Y5/OF1;;1;X18Y5/W210;X18Y5/W210/OF1;1;X16Y5/X06;X16Y5/X06/W212;1;X18Y4/A2;X18Y4/A2/N111;1;X16Y5/SEL4;X16Y5/SEL4/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 11481 ] ,
          "attributes": {
            "ROUTING": "X16Y5/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 11480 ] ,
          "attributes": {
            "ROUTING": "X16Y5/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 11478 ] ,
          "attributes": {
            "ROUTING": "X16Y4/N220;X16Y4/N220/OF2;1;X16Y2/W220;X16Y2/W220/N222;1;X15Y2/X05;X15Y2/X05/W221;1;X15Y2/SEL4;X15Y2/SEL4/X05;1;X16Y4/OF2;;1;X16Y4/S100;X16Y4/S100/OF2;1;X16Y4/N210;X16Y4/N210/S100;1;X16Y2/X06;X16Y2/X06/N212;1;X16Y2/SEL4;X16Y2/SEL4/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11477 ] ,
          "attributes": {
            "ROUTING": "X15Y2/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11476 ] ,
          "attributes": {
            "ROUTING": "X15Y2/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 11474 ] ,
          "attributes": {
            "ROUTING": "X15Y3/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 11472 ] ,
          "attributes": {
            "ROUTING": "X16Y4/SN10;X16Y4/SN10/OF0;1;X16Y3/E250;X16Y3/E250/N111;1;X16Y3/B4;X16Y3/B4/E250;1;X16Y3/X01;X16Y3/X01/N201;1;X16Y3/B5;X16Y3/B5/X01;1;X16Y3/B0;X16Y3/B0/X07;1;X16Y4/N200;X16Y4/N200/OF0;1;X16Y3/X07;X16Y3/X07/N201;1;X16Y3/B1;X16Y3/B1/X07;1;X15Y3/D0;X15Y3/D0/N201;1;X16Y4/OF0;;1;X16Y4/W100;X16Y4/W100/OF0;1;X15Y4/N200;X15Y4/N200/W101;1;X15Y3/D1;X15Y3/D1/N201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 11470 ] ,
          "attributes": {
            "ROUTING": "X15Y3/X03;X15Y3/X03/F6;1;X15Y3/B4;X15Y3/B4/X03;1;X15Y3/B0;X15Y3/B0/S100;1;X15Y3/F6;;1;X15Y3/S100;X15Y3/S100/F6;1;X15Y3/B1;X15Y3/B1/S100;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 11469 ] ,
          "attributes": {
            "ROUTING": "X15Y3/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 11463 ] ,
          "attributes": {
            "ROUTING": "X14Y5/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 11462 ] ,
          "attributes": {
            "ROUTING": "X14Y5/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11457 ] ,
          "attributes": {
            "ROUTING": "X14Y5/SEL0;X14Y5/SEL0/X08;1;X14Y5/F5;;1;X14Y5/X08;X14Y5/X08/F5;1;X14Y5/SEL6;X14Y5/SEL6/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11456 ] ,
          "attributes": {
            "ROUTING": "X14Y5/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11455 ] ,
          "attributes": {
            "ROUTING": "X14Y5/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 11453 ] ,
          "attributes": {
            "ROUTING": "X14Y5/OF0;;1;X14Y5/E100;X14Y5/E100/OF0;1;X15Y5/D5;X15Y5/D5/E101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 11450 ] ,
          "attributes": {
            "ROUTING": "X15Y3/D3;X15Y3/D3/E101;1;X14Y3/D1;X14Y3/D1/W100;1;X14Y3/E100;X14Y3/E100/F7;1;X15Y3/D6;X15Y3/D6/E101;1;X14Y3/F7;;1;X14Y3/W100;X14Y3/W100/F7;1;X14Y3/D0;X14Y3/D0/W100;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 11449 ] ,
          "attributes": {
            "ROUTING": "X15Y3/C6;X15Y3/C6/E121;1;X14Y3/C0;X14Y3/C0/F4;1;X14Y3/C1;X14Y3/C1/F4;1;X14Y3/F4;;1;X14Y3/EW20;X14Y3/EW20/F4;1;X15Y3/C3;X15Y3/C3/E121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 11447 ] ,
          "attributes": {
            "ROUTING": "X15Y5/N230;X15Y5/N230/E131;1;X15Y3/A4;X15Y3/A4/N232;1;X14Y5/W130;X14Y5/W130/OF6;1;X14Y5/N270;X14Y5/N270/W130;1;X14Y3/X06;X14Y3/X06/N272;1;X14Y3/SEL0;X14Y3/SEL0/X06;1;X15Y3/A0;X15Y3/A0/N272;1;X14Y5/OF6;;1;X14Y5/E130;X14Y5/E130/OF6;1;X15Y5/N270;X15Y5/N270/E131;1;X15Y3/A1;X15Y3/A1/N272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11445 ] ,
          "attributes": {
            "ROUTING": "X14Y3/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11444 ] ,
          "attributes": {
            "ROUTING": "X14Y3/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 11441 ] ,
          "attributes": {
            "ROUTING": "X18Y13/F5;;1;X18Y13/A4;X18Y13/A4/F5;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I3_1_F": {
          "hide_name": 0,
          "bits": [ 11438 ] ,
          "attributes": {
            "ROUTING": "X20Y15/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 11436 ] ,
          "attributes": {
            "ROUTING": "X20Y15/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11432 ] ,
          "attributes": {
            "ROUTING": "X17Y8/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11431 ] ,
          "attributes": {
            "ROUTING": "X17Y8/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11427 ] ,
          "attributes": {
            "ROUTING": "X17Y8/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11426 ] ,
          "attributes": {
            "ROUTING": "X17Y8/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11424 ] ,
          "attributes": {
            "ROUTING": "X17Y8/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11423 ] ,
          "attributes": {
            "ROUTING": "X17Y8/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11419 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11418 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 11411 ] ,
          "attributes": {
            "ROUTING": "X19Y11/D7;X19Y11/D7/W201;1;X20Y15/D2;X20Y15/D2/F0;1;X20Y15/N800;X20Y15/N800/F0;1;X20Y11/W200;X20Y11/W200/N804;1;X19Y11/D6;X19Y11/D6/W201;1;X20Y15/F0;;1;X20Y15/D3;X20Y15/D3/F0;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11409 ] ,
          "attributes": {
            "ROUTING": "X19Y15/N800;X19Y15/N800/W101;1;X19Y11/W200;X19Y11/W200/N804;1;X17Y11/N200;X17Y11/N200/W202;1;X17Y10/C7;X17Y10/C7/N201;1;X19Y11/SEL6;X19Y11/SEL6/X05;1;X19Y15/N240;X19Y15/N240/W101;1;X19Y13/N240;X19Y13/N240/N242;1;X19Y11/X05;X19Y11/X05/N242;1;X20Y15/W100;X20Y15/W100/F6;1;X20Y15/F6;;1;X20Y15/X07;X20Y15/X07/F6;1;X20Y15/SEL2;X20Y15/SEL2/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11408 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11407 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 11405 ] ,
          "attributes": {
            "ROUTING": "X20Y8/D2;X20Y8/D2/N221;1;X20Y8/D3;X20Y8/D3/N221;1;X20Y8/D0;X20Y8/D0/N221;1;X20Y9/N220;X20Y9/N220/N222;1;X20Y8/D1;X20Y8/D1/N221;1;X20Y8/D6;X20Y8/D6/X02;1;X20Y11/OF2;;1;X20Y11/N220;X20Y11/N220/OF2;1;X20Y9/N230;X20Y9/N230/N222;1;X20Y8/X02;X20Y8/X02/N231;1;X20Y8/D7;X20Y8/D7/X02;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 11404 ] ,
          "attributes": {
            "ROUTING": "X20Y8/C2;X20Y8/C2/E241;1;X20Y8/C7;X20Y8/C7/E241;1;X19Y8/E240;X19Y8/E240/E242;1;X20Y8/C0;X20Y8/C0/E241;1;X17Y8/E240;X17Y8/E240/E242;1;X15Y8/OF4;;1;X20Y8/C6;X20Y8/C6/E241;1;X20Y8/C1;X20Y8/C1/E241;1;X20Y8/C3;X20Y8/C3/E241;1;X15Y8/E240;X15Y8/E240/OF4;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 11403 ] ,
          "attributes": {
            "ROUTING": "X20Y8/B6;X20Y8/B6/W130;1;X19Y8/N230;X19Y8/N230/W131;1;X19Y7/W230;X19Y7/W230/N231;1;X17Y7/B6;X17Y7/B6/W232;1;X20Y8/B1;X20Y8/B1/X04;1;X20Y8/B7;X20Y8/B7/W130;1;X20Y8/W130;X20Y8/W130/F5;1;X20Y8/F5;;1;X20Y8/X04;X20Y8/X04/F5;1;X20Y8/B2;X20Y8/B2/X04;1;X20Y8/B0;X20Y8/B0/X04;1;X20Y8/B3;X20Y8/B3/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 11401 ] ,
          "attributes": {
            "ROUTING": "X17Y10/SN10;X17Y10/SN10/F6;1;X17Y9/N210;X17Y9/N210/N111;1;X17Y7/A6;X17Y7/A6/N212;1;X20Y8/A1;X20Y8/A1/N272;1;X20Y8/A7;X20Y8/A7/N232;1;X18Y10/E230;X18Y10/E230/E131;1;X20Y10/N230;X20Y10/N230/E232;1;X20Y8/A6;X20Y8/A6/N232;1;X20Y8/A2;X20Y8/A2/N272;1;X20Y8/A0;X20Y8/A0/N272;1;X17Y10/F6;;1;X17Y10/E130;X17Y10/E130/F6;1;X18Y10/E270;X18Y10/E270/E131;1;X20Y10/N270;X20Y10/N270/E272;1;X20Y8/A3;X20Y8/A3/N272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 11396 ] ,
          "attributes": {
            "ROUTING": "X20Y12/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 11395 ] ,
          "attributes": {
            "ROUTING": "X20Y12/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11391 ] ,
          "attributes": {
            "ROUTING": "X21Y12/W100;X21Y12/W100/OF0;1;X21Y12/W230;X21Y12/W230/W100;1;X20Y12/X06;X20Y12/X06/W231;1;X20Y12/SEL0;X20Y12/SEL0/X06;1;X21Y12/OF0;;1;X21Y12/N200;X21Y12/N200/OF0;1;X21Y10/N210;X21Y10/N210/N202;1;X21Y8/X06;X21Y8/X06/N212;1;X21Y8/SEL0;X21Y8/SEL0/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11390 ] ,
          "attributes": {
            "ROUTING": "X21Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11389 ] ,
          "attributes": {
            "ROUTING": "X21Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 11387 ] ,
          "attributes": {
            "ROUTING": "X15Y14/S100;X15Y14/S100/OF3;1;X15Y15/N800;X15Y15/N800/S101;1;X15Y7/N200;X15Y7/N200/N808;1;X15Y5/C5;X15Y5/C5/N202;1;X16Y6/N220;X16Y6/N220/N818;1;X16Y14/N810;X16Y14/N810/E111;1;X15Y14/EW10;X15Y14/EW10/OF3;1;X14Y14/OF30;;1;X16Y6/C3;X16Y6/C3/W220;1;X16Y6/C0;X16Y6/C0/N220;1;X16Y6/W220;X16Y6/W220/N818;1;X16Y6/C1;X16Y6/C1/N220;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 11384 ] ,
          "attributes": {
            "ROUTING": "X17Y6/N100;X17Y6/N100/F4;1;X17Y5/D1;X17Y5/D1/N101;1;X15Y5/B5;X15Y5/B5/W212;1;X16Y6/B3;X16Y6/B3/W111;1;X17Y6/SN10;X17Y6/SN10/F4;1;X17Y5/W210;X17Y5/W210/N111;1;X17Y6/F4;;1;X16Y6/B0;X16Y6/B0/W111;1;X17Y6/EW10;X17Y6/EW10/F4;1;X16Y6/B1;X16Y6/B1/W111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 11381 ] ,
          "attributes": {
            "ROUTING": "X16Y6/A3;X16Y6/A3/W131;1;X17Y6/SN20;X17Y6/SN20/F7;1;X17Y5/W220;X17Y5/W220/N121;1;X15Y5/X05;X15Y5/X05/W222;1;X15Y5/A5;X15Y5/A5/X05;1;X16Y6/A1;X16Y6/A1/W131;1;X17Y6/W130;X17Y6/W130/F7;1;X16Y6/A0;X16Y6/A0/W131;1;X17Y6/F7;;1;X17Y6/W100;X17Y6/W100/F7;1;X17Y6/N230;X17Y6/N230/W100;1;X17Y5/B1;X17Y5/B1/N231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 11376 ] ,
          "attributes": {
            "ROUTING": "X18Y5/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 11375 ] ,
          "attributes": {
            "ROUTING": "X18Y5/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11371 ] ,
          "attributes": {
            "ROUTING": "X18Y5/SEL4;X18Y5/SEL4/X06;1;X17Y5/F1;;1;X17Y5/E210;X17Y5/E210/F1;1;X18Y5/X06;X18Y5/X06/E211;1;X18Y5/SEL6;X18Y5/SEL6/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11370 ] ,
          "attributes": {
            "ROUTING": "X18Y5/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11369 ] ,
          "attributes": {
            "ROUTING": "X18Y5/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 11367 ] ,
          "attributes": {
            "ROUTING": "X15Y4/D6;X15Y4/D6/E221;1;X14Y5/OF2;;1;X14Y5/N220;X14Y5/N220/OF2;1;X14Y4/E220;X14Y4/E220/N221;1;X16Y4/D5;X16Y4/D5/E222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11366 ] ,
          "attributes": {
            "ROUTING": "X18Y4/EW10;X18Y4/EW10/OF2;1;X17Y4/W250;X17Y4/W250/W111;1;X15Y4/X08;X15Y4/X08/W252;1;X15Y4/C6;X15Y4/C6/X08;1;X16Y4/S220;X16Y4/S220/W222;1;X18Y4/W220;X18Y4/W220/OF2;1;X16Y4/C5;X16Y4/C5/S220;1;X18Y4/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11365 ] ,
          "attributes": {
            "ROUTING": "X16Y4/EW10;X16Y4/EW10/F6;1;X15Y4/B6;X15Y4/B6/W111;1;X16Y4/F6;;1;X16Y4/X03;X16Y4/X03/F6;1;X16Y4/B5;X16Y4/B5/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 11363 ] ,
          "attributes": {
            "ROUTING": "X17Y4/D1;X17Y4/D1/F0;1;X17Y4/F0;;1;X17Y4/N100;X17Y4/N100/F0;1;X17Y3/D0;X17Y3/D0/N101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 11362 ] ,
          "attributes": {
            "ROUTING": "X18Y4/EW20;X18Y4/EW20/F5;1;X17Y4/N260;X17Y4/N260/W121;1;X17Y3/C0;X17Y3/C0/N261;1;X18Y4/F5;;1;X18Y4/W100;X18Y4/W100/F5;1;X17Y4/C1;X17Y4/C1/W101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11359 ] ,
          "attributes": {
            "ROUTING": "X14Y3/E200;X14Y3/E200/OF0;1;X16Y3/X05;X16Y3/X05/E202;1;X16Y3/B7;X16Y3/B7/X05;1;X14Y3/OF0;;1;X14Y3/SN10;X14Y3/SN10/OF0;1;X14Y4/E210;X14Y4/E210/S111;1;X16Y4/B4;X16Y4/B4/E212;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 11358 ] ,
          "attributes": {
            "ROUTING": "X15Y3/C4;X15Y3/C4/W101;1;X16Y3/E130;X16Y3/E130/F2;1;X16Y3/A7;X16Y3/A7/E130;1;X16Y3/S100;X16Y3/S100/F2;1;X16Y4/A4;X16Y4/A4/S101;1;X15Y3/C0;X15Y3/C0/W101;1;X16Y3/F2;;1;X16Y3/W100;X16Y3/W100/F2;1;X15Y3/C1;X15Y3/C1/W101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 11354 ] ,
          "attributes": {
            "ROUTING": "X15Y2/C1;X15Y2/C1/W101;1;X15Y2/A5;X15Y2/A5/S200;1;X16Y2/W100;X16Y2/W100/OF0;1;X15Y2/S200;X15Y2/S200/W101;1;X15Y2/A4;X15Y2/A4/S200;1;X16Y2/OF0;;1;X16Y2/E100;X16Y2/E100/OF0;1;X16Y2/A4;X16Y2/A4/E100;1;X16Y2/A5;X16Y2/A5/E100;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 11353 ] ,
          "attributes": {
            "ROUTING": "X15Y4/B7;X15Y4/B7/S251;1;X15Y2/F1;;1;X15Y2/SN10;X15Y2/SN10/F1;1;X15Y3/S250;X15Y3/S250/S111;1;X15Y4/B5;X15Y4/B5/S251;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F_LUT4_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 11347 ] ,
          "attributes": {
            "ROUTING": "X15Y5/N130;X15Y5/N130/F7;1;X15Y4/E270;X15Y4/E270/N131;1;X16Y4/A5;X16Y4/A5/E271;1;X15Y5/S100;X15Y5/S100/F7;1;X15Y5/N210;X15Y5/N210/S100;1;X15Y4/A6;X15Y4/A6/N211;1;X15Y5/F7;;1;X15Y5/E270;X15Y5/E270/F7;1;X16Y5/X08;X16Y5/X08/E271;1;X16Y5/SEL6;X16Y5/SEL6/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I0_MUX2_LUT5_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 11345 ] ,
          "attributes": {
            "ROUTING": "X16Y4/SEL2;X16Y4/SEL2/X05;1;X16Y5/OF6;;1;X16Y5/N260;X16Y5/N260/OF6;1;X16Y4/X05;X16Y4/X05/N261;1;X16Y4/SEL0;X16Y4/SEL0/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11344 ] ,
          "attributes": {
            "ROUTING": "X16Y5/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11343 ] ,
          "attributes": {
            "ROUTING": "X16Y5/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I0_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 11341 ] ,
          "attributes": {
            "ROUTING": "X16Y4/C2;X16Y4/C2/X04;1;X16Y4/C3;X16Y4/C3/X04;1;X16Y4/C0;X16Y4/C0/X04;1;X16Y4/F7;;1;X16Y4/X04;X16Y4/X04/F7;1;X16Y4/C1;X16Y4/C1/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I0_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 11337 ] ,
          "attributes": {
            "ROUTING": "X16Y4/D2;X16Y4/D2/E202;1;X16Y4/D3;X16Y4/D3/E202;1;X16Y4/D0;X16Y4/D0/E202;1;X14Y4/OF0;;1;X14Y4/E200;X14Y4/E200/OF0;1;X16Y4/D1;X16Y4/D1/E202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 11336 ] ,
          "attributes": {
            "ROUTING": "X14Y4/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 11335 ] ,
          "attributes": {
            "ROUTING": "X14Y4/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 11332 ] ,
          "attributes": {
            "ROUTING": "X14Y4/F2;;1;X14Y4/S130;X14Y4/S130/F2;1;X14Y4/B3;X14Y4/B3/S130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_1_I0[4]": {
          "hide_name": 0,
          "bits": [ 11331 ] ,
          "attributes": {
            "ROUTING": "X14Y4/A3;X14Y4/A3/X07;1;X14Y4/F6;;1;X14Y4/X07;X14Y4/X07/F6;1;X14Y4/SEL0;X14Y4/SEL0/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 11329 ] ,
          "attributes": {
            "ROUTING": "X15Y4/A5;X15Y4/A5/E111;1;X16Y2/C5;X16Y2/C5/X08;1;X15Y2/C4;X15Y2/C4/N222;1;X14Y4/EW10;X14Y4/EW10/F3;1;X15Y4/A7;X15Y4/A7/E111;1;X14Y4/EW20;X14Y4/EW20/F3;1;X15Y4/N220;X15Y4/N220/E121;1;X15Y2/C5;X15Y2/C5/N222;1;X14Y4/F3;;1;X14Y4/E230;X14Y4/E230/F3;1;X16Y4/N230;X16Y4/N230/E232;1;X16Y2/X08;X16Y2/X08/N232;1;X16Y2/C4;X16Y2/C4/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11326 ] ,
          "attributes": {
            "ROUTING": "X15Y2/X08;X15Y2/X08/W252;1;X15Y2/B7;X15Y2/B7/X08;1;X17Y2/F5;;1;X17Y2/W250;X17Y2/W250/F5;1;X15Y2/X04;X15Y2/X04/W252;1;X15Y2/B1;X15Y2/B1/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 11325 ] ,
          "attributes": {
            "ROUTING": "X15Y2/A7;X15Y2/A7/X03;1;X17Y2/W240;X17Y2/W240/F4;1;X15Y2/X03;X15Y2/X03/W242;1;X15Y2/A1;X15Y2/A1/X03;1;X17Y2/F4;;1;X17Y2/S130;X17Y2/S130/F4;1;X17Y2/D7;X17Y2/D7/S130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 11323 ] ,
          "attributes": {
            "ROUTING": "X15Y2/B4;X15Y2/B4/W100;1;X15Y2/W100;X15Y2/W100/F7;1;X15Y2/B5;X15Y2/B5/W100;1;X16Y2/B5;X16Y2/B5/E131;1;X15Y2/F7;;1;X15Y2/E130;X15Y2/E130/F7;1;X16Y2/B4;X16Y2/B4/E131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_I2[2]": {
          "hide_name": 0,
          "bits": [ 11321 ] ,
          "attributes": {
            "ROUTING": "X17Y2/OF1;;1;X17Y2/E100;X17Y2/E100/OF1;1;X17Y2/E220;X17Y2/E220/E100;1;X17Y2/C6;X17Y2/C6/E220;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 11320 ] ,
          "attributes": {
            "ROUTING": "X15Y2/D4;X15Y2/D4/W201;1;X17Y2/W100;X17Y2/W100/F6;1;X16Y2/W200;X16Y2/W200/W101;1;X15Y2/D5;X15Y2/D5/W201;1;X16Y2/D5;X16Y2/D5/W121;1;X17Y2/EW20;X17Y2/EW20/F6;1;X17Y2/F6;;1;X16Y2/D4;X16Y2/D4/W121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 11318 ] ,
          "attributes": {
            "ROUTING": "X19Y3/A0;X19Y3/A0/W271;1;X19Y3/A1;X19Y3/A1/W271;1;X21Y4/N220;X21Y4/N220/N272;1;X21Y3/D3;X21Y3/D3/N221;1;X20Y6/N270;X20Y6/N270/OF7;1;X21Y6/N270;X21Y6/N270/E131;1;X20Y3/A0;X20Y3/A0/N271;1;X20Y6/OF7;;1;X20Y6/E130;X20Y6/E130/OF7;1;X20Y3/W270;X20Y3/W270/N271;1;X20Y4/N270;X20Y4/N270/N272;1;X20Y3/A1;X20Y3/A1/N271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11313 ] ,
          "attributes": {
            "ROUTING": "X20Y6/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11312 ] ,
          "attributes": {
            "ROUTING": "X20Y6/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11308 ] ,
          "attributes": {
            "ROUTING": "X20Y6/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11307 ] ,
          "attributes": {
            "ROUTING": "X20Y6/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11305 ] ,
          "attributes": {
            "ROUTING": "X20Y6/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11304 ] ,
          "attributes": {
            "ROUTING": "X20Y6/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11300 ] ,
          "attributes": {
            "ROUTING": "X20Y6/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11299 ] ,
          "attributes": {
            "ROUTING": "X20Y6/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11295 ] ,
          "attributes": {
            "ROUTING": "X20Y6/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11294 ] ,
          "attributes": {
            "ROUTING": "X20Y6/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11292 ] ,
          "attributes": {
            "ROUTING": "X20Y6/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11291 ] ,
          "attributes": {
            "ROUTING": "X20Y6/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11287 ] ,
          "attributes": {
            "ROUTING": "X21Y6/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11286 ] ,
          "attributes": {
            "ROUTING": "X21Y6/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11282 ] ,
          "attributes": {
            "ROUTING": "X21Y6/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11281 ] ,
          "attributes": {
            "ROUTING": "X21Y6/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11279 ] ,
          "attributes": {
            "ROUTING": "X21Y6/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11278 ] ,
          "attributes": {
            "ROUTING": "X21Y6/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11274 ] ,
          "attributes": {
            "ROUTING": "X21Y6/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11273 ] ,
          "attributes": {
            "ROUTING": "X21Y6/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11269 ] ,
          "attributes": {
            "ROUTING": "X21Y6/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11268 ] ,
          "attributes": {
            "ROUTING": "X21Y6/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11266 ] ,
          "attributes": {
            "ROUTING": "X21Y6/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11265 ] ,
          "attributes": {
            "ROUTING": "X21Y6/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_O": {
          "hide_name": 0,
          "bits": [ 11263 ] ,
          "attributes": {
            "ROUTING": "X20Y6/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 11262 ] ,
          "attributes": {
            "ROUTING": "X21Y6/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 11261 ] ,
          "attributes": {
            "ROUTING": "X21Y6/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_O": {
          "hide_name": 0,
          "bits": [ 11259 ] ,
          "attributes": {
            "ROUTING": "X19Y6/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 11258 ] ,
          "attributes": {
            "ROUTING": "X20Y6/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 11257 ] ,
          "attributes": {
            "ROUTING": "X20Y6/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O[6]": {
          "hide_name": 0,
          "bits": [ 11255 ] ,
          "attributes": {
            "ROUTING": "X21Y6/S230;X21Y6/S230/E232;1;X21Y7/X02;X21Y7/X02/S231;1;X21Y7/SEL3;X21Y7/SEL3/X02;1;X20Y6/S230;X20Y6/S230/E231;1;X20Y7/X02;X20Y7/X02/S231;1;X20Y7/SEL3;X20Y7/SEL3/X02;1;X20Y6/SEL3;X20Y6/SEL3/X02;1;X19Y6/E230;X19Y6/E230/F3;1;X21Y6/X02;X21Y6/X02/E232;1;X21Y6/SEL3;X21Y6/SEL3/X02;1;X20Y6/X02;X20Y6/X02/E231;1;X19Y6/F3;;1;X19Y6/X06;X19Y6/X06/F3;1;X19Y6/SEL0;X19Y6/SEL0/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_O[7]": {
          "hide_name": 0,
          "bits": [ 11251 ] ,
          "attributes": {
            "ROUTING": "X18Y6/E200;X18Y6/E200/OF0;1;X20Y6/X01;X20Y6/X01/E202;1;X20Y6/SEL7;X20Y6/SEL7/X01;1;X18Y6/OF0;;1;X18Y6/SN10;X18Y6/SN10/OF0;1;X18Y7/E250;X18Y7/E250/S111;1;X20Y7/X04;X20Y7/X04/E252;1;X20Y7/SEL7;X20Y7/SEL7/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 11250 ] ,
          "attributes": {
            "ROUTING": "X18Y6/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 11249 ] ,
          "attributes": {
            "ROUTING": "X18Y6/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11246 ] ,
          "attributes": {
            "ROUTING": "X18Y2/EW10;X18Y2/EW10/F2;1;X17Y2/B6;X17Y2/B6/W111;1;X18Y2/F2;;1;X18Y2/X05;X18Y2/X05/F2;1;X18Y2/B6;X18Y2/B6/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 11243 ] ,
          "attributes": {
            "ROUTING": "X17Y5/N130;X17Y5/N130/F0;1;X17Y4/N230;X17Y4/N230/N131;1;X17Y2/A6;X17Y2/A6/N232;1;X18Y5/N220;X18Y5/N220/E121;1;X18Y3/N230;X18Y3/N230/N222;1;X18Y2/A6;X18Y2/A6/N231;1;X17Y5/F0;;1;X17Y5/EW20;X17Y5/EW20/F0;1;X18Y5/S220;X18Y5/S220/E121;1;X18Y6/X07;X18Y6/X07/S221;1;X18Y6/SEL0;X18Y6/SEL0/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 11241 ] ,
          "attributes": {
            "ROUTING": "X18Y2/C1;X18Y2/C1/F6;1;X18Y2/F6;;1;X18Y2/C7;X18Y2/C7/F6;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 11239 ] ,
          "attributes": {
            "ROUTING": "X18Y4/N240;X18Y4/N240/W101;1;X18Y2/D7;X18Y2/D7/N242;1;X19Y4/F4;;1;X19Y4/W100;X19Y4/W100/F4;1;X18Y4/N200;X18Y4/N200/W101;1;X18Y2/D1;X18Y2/D1/N202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_1_F[0]": {
          "hide_name": 0,
          "bits": [ 11236 ] ,
          "attributes": {
            "ROUTING": "X20Y3/SN20;X20Y3/SN20/F7;1;X20Y4/S260;X20Y4/S260/S121;1;X20Y6/W260;X20Y6/W260/S262;1;X19Y6/SEL4;X19Y6/SEL4/W261;1;X19Y3/S230;X19Y3/S230/W131;1;X20Y4/S230;X20Y4/S230/S131;1;X20Y5/A6;X20Y5/A6/S231;1;X19Y4/A4;X19Y4/A4/S231;1;X20Y3/S130;X20Y3/S130/F7;1;X20Y3/F7;;1;X19Y4/A6;X19Y4/A6/S231;1;X20Y3/W130;X20Y3/W130/F7;1;X19Y4/A7;X19Y4/A7/S231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F[7]": {
          "hide_name": 0,
          "bits": [ 11231 ] ,
          "attributes": {
            "ROUTING": "X21Y5/B4;X21Y5/B4/X01;1;X21Y5/B5;X21Y5/B5/X01;1;X20Y4/SEL7;X20Y4/SEL7/X01;1;X20Y5/B4;X20Y5/B4/X01;1;X20Y5/X01;X20Y5/X01/W202;1;X20Y5/B5;X20Y5/B5/X01;1;X22Y5/OF0;;1;X22Y5/W200;X22Y5/W200/OF0;1;X20Y5/N200;X20Y5/N200/W202;1;X21Y5/X01;X21Y5/X01/W201;1;X20Y4/X01;X20Y4/X01/N201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 11229 ] ,
          "attributes": {
            "ROUTING": "X22Y5/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 11228 ] ,
          "attributes": {
            "ROUTING": "X22Y5/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 11224 ] ,
          "attributes": {
            "ROUTING": "X22Y4/E100;X22Y4/E100/OF0;1;X23Y4/E200;X23Y4/E200/E101;1;X23Y4/A2;X23Y4/A2/E200;1;X22Y4/E200;X22Y4/E200/OF0;1;X24Y4/X05;X24Y4/X05/E202;1;X24Y4/A2;X24Y4/A2/X05;1;X21Y4/SEL6;X21Y4/SEL6/X05;1;X21Y4/SEL4;X21Y4/SEL4/X05;1;X21Y4/SEL2;X21Y4/SEL2/X05;1;X22Y4/W200;X22Y4/W200/OF0;1;X21Y4/X05;X21Y4/X05/W201;1;X21Y4/SEL0;X21Y4/SEL0/X05;1;X20Y4/SEL6;X20Y4/SEL6/X06;1;X20Y4/X06;X20Y4/X06/W232;1;X20Y4/SEL0;X20Y4/SEL0/X06;1;X23Y3/SEL1;X23Y3/SEL1/X04;1;X22Y4/W100;X22Y4/W100/OF0;1;X20Y4/SEL4;X20Y4/SEL4/X06;1;X22Y4/W230;X22Y4/W230/W100;1;X20Y4/SEL2;X20Y4/SEL2/X06;1;X23Y3/SEL5;X23Y3/SEL5/X04;1;X23Y3/X04;X23Y3/X04/E251;1;X24Y3/SEL5;X24Y3/SEL5/X04;1;X22Y4/OF0;;1;X22Y4/SN10;X22Y4/SN10/OF0;1;X22Y3/E250;X22Y3/E250/N111;1;X24Y3/X04;X24Y3/X04/E252;1;X24Y3/SEL1;X24Y3/SEL1/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 11222 ] ,
          "attributes": {
            "ROUTING": "X22Y4/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 11221 ] ,
          "attributes": {
            "ROUTING": "X22Y4/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 11219 ] ,
          "attributes": {
            "ROUTING": "X21Y5/B6;X21Y5/B6/E131;1;X21Y4/B1;X21Y4/B1/N231;1;X20Y4/B6;X20Y4/B6/X05;1;X21Y4/W230;X21Y4/W230/N231;1;X20Y4/B4;X20Y4/B4/N271;1;X20Y4/B7;X20Y4/B7/X05;1;X21Y4/B2;X21Y4/B2/N231;1;X21Y4/B5;X21Y4/B5/N271;1;X20Y4/B5;X20Y4/B5/N271;1;X20Y4/B0;X20Y4/B0/X05;1;X20Y5/N270;X20Y5/N270/W130;1;X20Y5/N260;X20Y5/N260/OF6;1;X20Y4/X05;X20Y4/X05/N261;1;X20Y4/B1;X20Y4/B1/X05;1;X19Y5/B6;X19Y5/B6/X07;1;X19Y5/B4;X19Y5/B4/X08;1;X19Y5/B7;X19Y5/B7/X07;1;X19Y5/B3;X19Y5/B3/X04;1;X19Y5/X08;X19Y5/X08/W271;1;X19Y5/B5;X19Y5/B5/X08;1;X21Y4/B6;X21Y4/B6/N271;1;X19Y5/X04;X19Y5/X04/W271;1;X20Y5/W270;X20Y5/W270/W130;1;X20Y5/W130;X20Y5/W130/OF6;1;X19Y5/B0;X19Y5/B0/X07;1;X20Y5/W260;X20Y5/W260/OF6;1;X19Y5/X07;X19Y5/X07/W261;1;X19Y5/B1;X19Y5/B1/X07;1;X20Y5/E130;X20Y5/E130/OF6;1;X21Y4/B0;X21Y4/B0/N231;1;X21Y4/B3;X21Y4/B3/N231;1;X20Y4/B3;X20Y4/B3/W231;1;X21Y5/N270;X21Y5/N270/E131;1;X19Y5/B2;X19Y5/B2/X04;1;X20Y4/B2;X20Y4/B2/W231;1;X21Y5/B7;X21Y5/B7/E131;1;X20Y5/OF6;;1;X21Y4/B7;X21Y4/B7/N271;1;X21Y5/N230;X21Y5/N230/E131;1;X21Y4/B4;X21Y4/B4/N271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11218 ] ,
          "attributes": {
            "ROUTING": "X20Y5/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11217 ] ,
          "attributes": {
            "ROUTING": "X20Y5/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11213 ] ,
          "attributes": {
            "ROUTING": "X21Y5/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11212 ] ,
          "attributes": {
            "ROUTING": "X21Y5/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_1_F[3]": {
          "hide_name": 0,
          "bits": [ 11206 ] ,
          "attributes": {
            "ROUTING": "X19Y4/S100;X19Y4/S100/F5;1;X19Y5/E200;X19Y5/E200/S101;1;X20Y5/D6;X20Y5/D6/E201;1;X19Y4/X04;X19Y4/X04/F5;1;X19Y4/D7;X19Y4/D7/X04;1;X19Y4/F5;;1;X19Y4/C4;X19Y4/C4/N100;1;X19Y4/N100;X19Y4/N100/F5;1;X19Y4/D6;X19Y4/D6/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_1_F[1]": {
          "hide_name": 0,
          "bits": [ 11204 ] ,
          "attributes": {
            "ROUTING": "X19Y5/E210;X19Y5/E210/N111;1;X20Y5/B6;X20Y5/B6/E211;1;X19Y4/B4;X19Y4/B4/N251;1;X19Y4/B6;X19Y4/B6/X07;1;X19Y4/B7;X19Y4/B7/X07;1;X19Y4/X07;X19Y4/X07/N262;1;X19Y6/F6;;1;X19Y6/N260;X19Y6/N260/F6;1;X19Y6/SN10;X19Y6/SN10/F6;1;X19Y5/N250;X19Y5/N250/N111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_1_F[2]": {
          "hide_name": 0,
          "bits": [ 11202 ] ,
          "attributes": {
            "ROUTING": "X19Y6/N100;X19Y6/N100/F7;1;X19Y5/E240;X19Y5/E240/N101;1;X20Y5/C6;X20Y5/C6/E241;1;X19Y6/E100;X19Y6/E100/F7;1;X19Y6/F7;;1;X19Y4/C7;X19Y4/C7/N222;1;X19Y6/N220;X19Y6/N220/E100;1;X19Y4/C6;X19Y4/C6/N222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_1_F[4]": {
          "hide_name": 0,
          "bits": [ 11200 ] ,
          "attributes": {
            "ROUTING": "X19Y4/E100;X19Y4/E100/F3;1;X20Y4/S240;X20Y4/S240/E101;1;X20Y5/X05;X20Y5/X05/S241;1;X20Y5/SEL6;X20Y5/SEL6/X05;1;X19Y4/X06;X19Y4/X06/F3;1;X19Y4/F3;;1;X19Y4/SEL6;X19Y4/SEL6/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 11198 ] ,
          "attributes": {
            "ROUTING": "X22Y4/D7;X22Y4/D7/S130;1;X22Y4/F3;;1;X22Y4/S130;X22Y4/S130/F3;1;X22Y4/D6;X22Y4/D6/S130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 11195 ] ,
          "attributes": {
            "ROUTING": "X20Y3/S100;X20Y3/S100/F4;1;X20Y4/E200;X20Y4/E200/S101;1;X22Y4/D3;X22Y4/D3/E202;1;X19Y4/D3;X19Y4/D3/S201;1;X21Y3/E200;X21Y3/E200/E101;1;X23Y3/S200;X23Y3/S200/E202;1;X23Y4/C7;X23Y4/C7/S201;1;X20Y3/F4;;1;X20Y3/E100;X20Y3/E100/F4;1;X20Y3/W100;X20Y3/W100/F4;1;X19Y3/S200;X19Y3/S200/W101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 11193 ] ,
          "attributes": {
            "ROUTING": "X20Y5/SN20;X20Y5/SN20/F2;1;X20Y4/N260;X20Y4/N260/N121;1;X20Y2/N830;X20Y2/N830/N262;1;X20Y5/E260;X20Y5/E260/S838;1;X21Y5/SEL6;X21Y5/SEL6/E261;1;X20Y4/SEL5;X20Y4/SEL5/X02;1;X20Y4/X02;X20Y4/X02/N211;1;X21Y4/SEL1;X21Y4/SEL1/N261;1;X20Y5/EW20;X20Y5/EW20/F2;1;X21Y5/N260;X21Y5/N260/E121;1;X21Y4/SEL5;X21Y4/SEL5/N261;1;X20Y5/N210;X20Y5/N210/S100;1;X20Y5/S100;X20Y5/S100/F2;1;X20Y5/F2;;1;X20Y4/SEL1;X20Y4/SEL1/X02;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 11191 ] ,
          "attributes": {
            "ROUTING": "X20Y5/W220;X20Y5/W220/W222;1;X19Y5/X01;X19Y5/X01/W221;1;X19Y5/SEL3;X19Y5/SEL3/X01;1;X21Y4/D5;X21Y4/D5/W221;1;X20Y4/D0;X20Y4/D0/W222;1;X21Y4/D1;X21Y4/D1/W221;1;X21Y4/D7;X21Y4/D7/W221;1;X21Y4/D2;X21Y4/D2/W221;1;X20Y4/D1;X20Y4/D1/W222;1;X21Y5/D7;X21Y5/D7/W221;1;X20Y4/D5;X20Y4/D5/W222;1;X21Y4/D4;X21Y4/D4/W221;1;X20Y4/D2;X20Y4/D2/W222;1;X21Y4/D3;X21Y4/D3/W221;1;X20Y4/D4;X20Y4/D4/W222;1;X21Y4/D6;X21Y4/D6/W221;1;X22Y4/SN20;X22Y4/SN20/F2;1;X22Y5/W220;X22Y5/W220/S121;1;X21Y5/D6;X21Y5/D6/W221;1;X20Y4/D6;X20Y4/D6/W222;1;X20Y4/D3;X20Y4/D3/W222;1;X21Y4/D0;X21Y4/D0/W221;1;X22Y4/F2;;1;X22Y4/W220;X22Y4/W220/F2;1;X20Y4/D7;X20Y4/D7/W222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F[6]": {
          "hide_name": 0,
          "bits": [ 11189 ] ,
          "attributes": {
            "ROUTING": "X24Y4/EW10;X24Y4/EW10/F4;1;X23Y4/B2;X23Y4/B2/W111;1;X24Y4/C2;X24Y4/C2/F4;1;X24Y4/W240;X24Y4/W240/F4;1;X22Y4/W250;X22Y4/W250/W242;1;X20Y4/X04;X20Y4/X04/W252;1;X20Y4/SEL3;X20Y4/SEL3/X04;1;X24Y4/F4;;1;X23Y4/W270;X23Y4/W270/W131;1;X21Y4/X04;X21Y4/X04/W272;1;X24Y4/W130;X24Y4/W130/F4;1;X21Y4/SEL3;X21Y4/SEL3/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11186 ] ,
          "attributes": {
            "ROUTING": "X24Y4/F6;;1;X24Y4/C5;X24Y4/C5/F6;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_F_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 11183 ] ,
          "attributes": {
            "ROUTING": "X23Y4/W260;X23Y4/W260/F6;1;X22Y4/C2;X22Y4/C2/W261;1;X22Y4/D4;X22Y4/D4/W121;1;X22Y4/D0;X22Y4/D0/W121;1;X23Y4/F6;;1;X23Y4/EW20;X23Y4/EW20/F6;1;X22Y4/D1;X22Y4/D1/W121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_F_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 11182 ] ,
          "attributes": {
            "ROUTING": "X22Y4/X08;X22Y4/X08/F7;1;X22Y4/C4;X22Y4/C4/X08;1;X22Y4/C0;X22Y4/C0/X04;1;X22Y4/F7;;1;X22Y4/X04;X22Y4/X04/F7;1;X22Y4/C1;X22Y4/C1/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_F_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 11181 ] ,
          "attributes": {
            "ROUTING": "X22Y4/B0;X22Y4/B0/S100;1;X22Y4/B1;X22Y4/B1/S100;1;X22Y4/B4;X22Y4/B4/X03;1;X22Y4/S100;X22Y4/S100/F6;1;X22Y4/F6;;1;X22Y4/B2;X22Y4/B2/X03;1;X22Y4/X03;X22Y4/X03/F6;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 11178 ] ,
          "attributes": {
            "ROUTING": "X22Y4/A2;X22Y4/A2/N251;1;X22Y5/N210;X22Y5/N210/E111;1;X22Y4/A4;X22Y4/A4/N211;1;X22Y4/A0;X22Y4/A0/N251;1;X21Y5/EW10;X21Y5/EW10/OF2;1;X22Y5/N250;X22Y5/N250/E111;1;X22Y4/A1;X22Y4/A1/N251;1;X23Y4/D0;X23Y4/D0/E202;1;X21Y5/OF2;;1;X21Y5/N100;X21Y5/N100/OF2;1;X21Y4/E200;X21Y4/E200/N101;1;X23Y4/D1;X23Y4/D1/E202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 11175 ] ,
          "attributes": {
            "ROUTING": "X23Y4/X08;X23Y4/X08/F7;1;X23Y4/SEL0;X23Y4/SEL0/X08;1;X23Y4/F7;;1;X23Y4/N270;X23Y4/N270/F7;1;X23Y4/D6;X23Y4/D6/N270;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 11174 ] ,
          "attributes": {
            "ROUTING": "X24Y4/E200;X24Y4/E200/E101;1;X24Y4/A3;X24Y4/A3/E200;1;X23Y4/E100;X23Y4/E100/OF0;1;X24Y4/N240;X24Y4/N240/E101;1;X24Y4/B4;X24Y4/B4/N240;1;X23Y3/A6;X23Y3/A6/N231;1;X23Y3/A2;X23Y3/A2/N111;1;X23Y4/W100;X23Y4/W100/OF0;1;X23Y4/N230;X23Y4/N230/W100;1;X23Y3/A7;X23Y3/A7/N231;1;X23Y3/A4;X23Y3/A4/W210;1;X23Y3/A3;X23Y3/A3/N111;1;X23Y3/W210;X23Y3/W210/N111;1;X23Y3/A5;X23Y3/A5/W210;1;X23Y3/A0;X23Y3/A0/N111;1;X23Y3/A1;X23Y3/A1/N111;1;X24Y3/A6;X24Y3/A6/E251;1;X24Y3/A4;X24Y3/A4/E251;1;X24Y3/A2;X24Y3/A2/E251;1;X24Y3/A7;X24Y3/A7/E251;1;X24Y3/A3;X24Y3/A3/E251;1;X24Y3/A5;X24Y3/A5/E251;1;X24Y3/A0;X24Y3/A0/E251;1;X23Y4/OF0;;1;X23Y4/SN10;X23Y4/SN10/OF0;1;X23Y3/E250;X23Y3/E250/N111;1;X24Y3/A1;X24Y3/A1/E251;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 11173 ] ,
          "attributes": {
            "ROUTING": "X23Y4/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 11172 ] ,
          "attributes": {
            "ROUTING": "X23Y4/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F[7]": {
          "hide_name": 0,
          "bits": [ 11168 ] ,
          "attributes": {
            "ROUTING": "X24Y5/C2;X24Y5/C2/N241;1;X24Y5/C1;X24Y5/C1/N241;1;X23Y3/X01;X23Y3/X01/N201;1;X23Y3/SEL7;X23Y3/SEL7/X01;1;X24Y6/X01;X24Y6/X01/E201;1;X24Y6/C1;X24Y6/C1/X01;1;X24Y5/C3;X24Y5/C3/N241;1;X24Y5/C0;X24Y5/C0/N241;1;X24Y6/N240;X24Y6/N240/E101;1;X23Y6/E100;X23Y6/E100/OF0;1;X23Y6/N200;X23Y6/N200/OF0;1;X23Y4/N200;X23Y4/N200/N202;1;X23Y6/OF0;;1;X24Y6/C0;X24Y6/C0/X01;1;X24Y6/C2;X24Y6/C2/X01;1;X24Y6/C3;X24Y6/C3/X01;1;X23Y6/E200;X23Y6/E200/OF0;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 11166 ] ,
          "attributes": {
            "ROUTING": "X23Y6/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 11165 ] ,
          "attributes": {
            "ROUTING": "X23Y6/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I3_F_LUT4_I3_F[4]": {
          "hide_name": 0,
          "bits": [ 11163 ] ,
          "attributes": {
            "ROUTING": "X22Y4/SEL4;X22Y4/SEL4/X06;1;X22Y4/SEL0;X22Y4/SEL0/X06;1;X22Y6/N270;X22Y6/N270/F7;1;X22Y4/X06;X22Y4/X06/N272;1;X22Y6/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F[6]": {
          "hide_name": 0,
          "bits": [ 11162 ] ,
          "attributes": {
            "ROUTING": "X22Y4/EW20;X22Y4/EW20/OF4;1;X23Y4/E260;X23Y4/E260/E121;1;X24Y4/X03;X24Y4/X03/E261;1;X24Y4/B2;X24Y4/B2/X03;1;X23Y3/SEL3;X23Y3/SEL3/E241;1;X22Y4/OF4;;1;X22Y4/N240;X22Y4/N240/OF4;1;X22Y3/E240;X22Y3/E240/N241;1;X24Y3/SEL3;X24Y3/SEL3/E242;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11161 ] ,
          "attributes": {
            "ROUTING": "X22Y4/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11160 ] ,
          "attributes": {
            "ROUTING": "X22Y4/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 11158 ] ,
          "attributes": {
            "ROUTING": "X23Y3/C6;X23Y3/C6/E261;1;X23Y3/C2;X23Y3/C2/E261;1;X23Y3/C4;X23Y3/C4/E261;1;X23Y3/C7;X23Y3/C7/E261;1;X23Y3/C3;X23Y3/C3/E261;1;X23Y3/C5;X23Y3/C5/E261;1;X23Y3/C0;X23Y3/C0/E261;1;X23Y3/C1;X23Y3/C1/E261;1;X24Y3/C6;X24Y3/C6/E262;1;X24Y3/C2;X24Y3/C2/E262;1;X24Y3/C7;X24Y3/C7/E262;1;X24Y3/C4;X24Y3/C4/E262;1;X24Y3/C3;X24Y3/C3/E262;1;X24Y3/C0;X24Y3/C0/E262;1;X24Y3/C5;X24Y3/C5/E262;1;X24Y3/C1;X24Y3/C1/E262;1;X24Y5/B2;X24Y5/B2/X03;1;X24Y5/B0;X24Y5/B0/X05;1;X24Y5/X03;X24Y5/X03/S262;1;X24Y5/B3;X24Y5/B3/X03;1;X22Y3/E260;X22Y3/E260/F6;1;X24Y3/S260;X24Y3/S260/E262;1;X24Y5/X05;X24Y5/X05/S262;1;X24Y5/B1;X24Y5/B1/X05;1;X24Y6/B2;X24Y6/B2/S212;1;X24Y6/B3;X24Y6/B3/S212;1;X24Y6/B0;X24Y6/B0/S212;1;X22Y3/F6;;1;X22Y3/SN10;X22Y3/SN10/F6;1;X22Y4/E210;X22Y4/E210/S111;1;X24Y4/S210;X24Y4/S210/E212;1;X24Y6/B1;X24Y6/B1/S212;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 11155 ] ,
          "attributes": {
            "ROUTING": "X24Y3/B6;X24Y3/B6/E231;1;X24Y3/B5;X24Y3/B5/E231;1;X23Y3/B2;X23Y3/B2/N131;1;X23Y3/B4;X23Y3/B4/N101;1;X23Y4/N100;X23Y4/N100/F4;1;X23Y3/B5;X23Y3/B5/N101;1;X23Y3/B3;X23Y3/B3/N131;1;X23Y3/B0;X23Y3/B0/N131;1;X23Y4/N130;X23Y4/N130/F4;1;X23Y3/B1;X23Y3/B1/N131;1;X24Y5/A2;X24Y5/A2/S271;1;X24Y5/A0;X24Y5/A0/S271;1;X24Y5/A3;X24Y5/A3/S271;1;X24Y5/A1;X24Y5/A1/S271;1;X24Y3/B7;X24Y3/B7/E231;1;X24Y3/B2;X24Y3/B2/N231;1;X23Y3/E230;X23Y3/E230/N131;1;X24Y3/B4;X24Y3/B4/E231;1;X23Y3/B6;X23Y3/B6/N101;1;X23Y3/B7;X23Y3/B7/N101;1;X24Y3/B0;X24Y3/B0/N231;1;X24Y3/B3;X24Y3/B3/N231;1;X24Y4/N230;X24Y4/N230/E131;1;X24Y3/B1;X24Y3/B1/N231;1;X24Y6/A2;X24Y6/A2/S272;1;X24Y6/A0;X24Y6/A0/S272;1;X24Y6/A3;X24Y6/A3/S272;1;X23Y4/F4;;1;X23Y4/E130;X23Y4/E130/F4;1;X24Y4/S270;X24Y4/S270/E131;1;X24Y6/A1;X24Y6/A1/S272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 11152 ] ,
          "attributes": {
            "ROUTING": "X24Y3/D2;X24Y3/D2/E222;1;X23Y3/D1;X23Y3/D1/E221;1;X22Y2/EW10;X22Y2/EW10/F4;1;X23Y2/S210;X23Y2/S210/E111;1;X23Y4/E210;X23Y4/E210/S212;1;X24Y4/B3;X24Y4/B3/E211;1;X24Y3/D0;X24Y3/D0/E222;1;X24Y3/D6;X24Y3/D6/E222;1;X23Y3/D4;X23Y3/D4/E221;1;X24Y3/D5;X24Y3/D5/E222;1;X23Y3/D2;X23Y3/D2/E221;1;X22Y2/E240;X22Y2/E240/F4;1;X24Y2/S240;X24Y2/S240/E242;1;X24Y4/D4;X24Y4/D4/S242;1;X23Y3/D5;X23Y3/D5/E221;1;X23Y3/D6;X23Y3/D6/E221;1;X24Y3/D3;X24Y3/D3/E222;1;X23Y3/D0;X23Y3/D0/E221;1;X23Y3/D7;X23Y3/D7/E221;1;X24Y3/D7;X24Y3/D7/E222;1;X24Y3/D1;X24Y3/D1/E222;1;X23Y3/D3;X23Y3/D3/E221;1;X22Y2/F4;;1;X22Y2/SN20;X22Y2/SN20/F4;1;X22Y3/E220;X22Y3/E220/S121;1;X24Y3/D4;X24Y3/D4/E222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT2_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 11150 ] ,
          "attributes": {
            "ROUTING": "X24Y3/SEL6;X24Y3/SEL6/X06;1;X23Y3/SEL0;X23Y3/SEL0/X07;1;X23Y3/SEL6;X23Y3/SEL6/X07;1;X23Y3/X07;X23Y3/X07/N221;1;X24Y3/SEL2;X24Y3/SEL2/X06;1;X23Y3/SEL4;X23Y3/SEL4/X07;1;X24Y4/X04;X24Y4/X04/F7;1;X24Y4/C3;X24Y4/C3/X04;1;X23Y4/N220;X23Y4/N220/W121;1;X24Y4/N270;X24Y4/N270/F7;1;X24Y3/X06;X24Y3/X06/N271;1;X24Y3/SEL4;X24Y3/SEL4/X06;1;X24Y4/F7;;1;X24Y3/SEL0;X24Y3/SEL0/X06;1;X24Y4/EW20;X24Y4/EW20/F7;1;X23Y3/SEL2;X23Y3/SEL2/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 11148 ] ,
          "attributes": {
            "ROUTING": "X24Y6/SN20;X24Y6/SN20/F6;1;X24Y5/N220;X24Y5/N220/N121;1;X24Y4/C4;X24Y4/C4/N221;1;X24Y6/F6;;1;X24Y6/SN10;X24Y6/SN10/F6;1;X24Y5/N250;X24Y5/N250/N111;1;X24Y4/B7;X24Y4/B7/N251;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1[2]": {
          "hide_name": 0,
          "bits": [ 11145 ] ,
          "attributes": {
            "ROUTING": "X24Y5/S130;X24Y5/S130/F7;1;X24Y6/C6;X24Y6/C6/S131;1;X24Y5/F7;;1;X24Y5/SN10;X24Y5/SN10/F7;1;X24Y6/D7;X24Y6/D7/S111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 11144 ] ,
          "attributes": {
            "ROUTING": "X24Y4/S100;X24Y4/S100/F5;1;X24Y5/S200;X24Y5/S200/S101;1;X24Y6/C7;X24Y6/C7/S201;1;X24Y4/A4;X24Y4/A4/F5;1;X24Y4/F5;;1;X24Y4/A7;X24Y4/A7/F5;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1[1]": {
          "hide_name": 0,
          "bits": [ 11143 ] ,
          "attributes": {
            "ROUTING": "X24Y6/B6;X24Y6/B6/X08;1;X24Y6/F5;;1;X24Y6/X08;X24Y6/X08/F5;1;X24Y6/B7;X24Y6/B7/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0[4]": {
          "hide_name": 0,
          "bits": [ 11142 ] ,
          "attributes": {
            "ROUTING": "X24Y6/A6;X24Y6/A6/N121;1;X24Y7/S130;X24Y7/S130/F2;1;X24Y8/S830;X24Y8/S830/S131;1;X24Y12/W260;X24Y12/W260/S834;1;X22Y12/SEL0;X22Y12/SEL0/W262;1;X24Y7/F2;;1;X24Y7/SN20;X24Y7/SN20/F2;1;X24Y6/A7;X24Y6/A7/N121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 11139 ] ,
          "attributes": {
            "ROUTING": "X23Y6/C2;X23Y6/C2/E121;1;X23Y6/C1;X23Y6/C1/E121;1;X23Y6/C3;X23Y6/C3/E121;1;X22Y6/F5;;1;X23Y6/C0;X23Y6/C0/E121;1;X22Y6/EW20;X22Y6/EW20/F5;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 11137 ] ,
          "attributes": {
            "ROUTING": "X23Y6/A2;X23Y6/A2/N130;1;X23Y6/A3;X23Y6/A3/N130;1;X23Y6/N130;X23Y6/N130/F4;1;X23Y6/A0;X23Y6/A0/N100;1;X23Y6/F4;;1;X23Y6/N100;X23Y6/N100/F4;1;X23Y6/A1;X23Y6/A1/N100;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 11135 ] ,
          "attributes": {
            "ROUTING": "X23Y6/B2;X23Y6/B2/E232;1;X23Y6/B0;X23Y6/B0/E232;1;X23Y6/B3;X23Y6/B3/E232;1;X21Y11/F3;;1;X21Y11/N100;X21Y11/N100/F3;1;X21Y10/N800;X21Y10/N800/N101;1;X21Y6/E230;X21Y6/E230/N804;1;X23Y6/B1;X23Y6/B1/E232;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 11133 ] ,
          "attributes": {
            "ROUTING": "X23Y6/SEL2;X23Y6/SEL2/X06;1;X23Y6/SEL0;X23Y6/SEL0/X06;1;X23Y6/X06;X23Y6/X06/S251;1;X23Y12/S130;X23Y12/S130/OF4;1;X23Y13/N830;X23Y13/N830/S131;1;X23Y5/S250;X23Y5/S250/N838;1;X23Y12/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT4_I3_1_F": {
          "hide_name": 0,
          "bits": [ 11128 ] ,
          "attributes": {
            "ROUTING": "X23Y12/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 11126 ] ,
          "attributes": {
            "ROUTING": "X23Y12/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 11124 ] ,
          "attributes": {
            "ROUTING": "X22Y12/N200;X22Y12/N200/OF0;1;X22Y10/W200;X22Y10/W200/N202;1;X21Y10/S200;X21Y10/S200/W201;1;X21Y12/E200;X21Y12/E200/S202;1;X22Y12/D7;X22Y12/D7/E201;1;X22Y13/D0;X22Y13/D0/S201;1;X22Y12/OF0;;1;X22Y12/S200;X22Y12/S200/OF0;1;X22Y13/D1;X22Y13/D1/S201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 11123 ] ,
          "attributes": {
            "ROUTING": "X21Y12/S130;X21Y12/S130/F4;1;X21Y13/C6;X21Y13/C6/S131;1;X21Y12/E240;X21Y12/E240/F4;1;X22Y12/C7;X22Y12/C7/E241;1;X22Y13/C0;X22Y13/C0/S241;1;X21Y12/F4;;1;X21Y12/E100;X21Y12/E100/F4;1;X22Y12/S240;X22Y12/S240/E101;1;X22Y13/C1;X22Y13/C1/S241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 11117 ] ,
          "attributes": {
            "ROUTING": "X23Y5/E130;X23Y5/E130/F7;1;X23Y5/W260;X23Y5/W260/E130;1;X21Y5/SEL2;X21Y5/SEL2/W262;1;X22Y5/S200;X22Y5/S200/W101;1;X22Y6/D0;X22Y6/D0/S201;1;X23Y5/EW10;X23Y5/EW10/F7;1;X22Y5/S210;X22Y5/S210/W111;1;X22Y6/B1;X22Y6/B1/S211;1;X23Y5/F7;;1;X23Y5/W100;X23Y5/W100/F7;1;X22Y5/C7;X22Y5/C7/W101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11115 ] ,
          "attributes": {
            "ROUTING": "X23Y4/EW10;X23Y4/EW10/F3;1;X22Y4/S210;X22Y4/S210/W111;1;X22Y6/X08;X22Y6/X08/S212;1;X22Y6/SEL0;X22Y6/SEL0/X08;1;X23Y4/C1;X23Y4/C1/X02;1;X23Y4/F3;;1;X23Y4/C6;X23Y4/C6/X06;1;X23Y4/X06;X23Y4/X06/F3;1;X23Y4/C0;X23Y4/C0/X02;1;X23Y4/X02;X23Y4/X02/F3;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11113 ] ,
          "attributes": {
            "ROUTING": "X22Y6/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11112 ] ,
          "attributes": {
            "ROUTING": "X22Y6/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11110 ] ,
          "attributes": {
            "ROUTING": "X22Y6/X07;X22Y6/X07/F6;1;X22Y6/B7;X22Y6/B7/X07;1;X22Y6/F6;;1;X22Y6/X03;X22Y6/X03/F6;1;X22Y6/B5;X22Y6/B5/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 11104 ] ,
          "attributes": {
            "ROUTING": "X22Y6/W100;X22Y6/W100/OF0;1;X22Y6/N230;X22Y6/N230/W100;1;X22Y6/C3;X22Y6/C3/N230;1;X22Y6/D7;X22Y6/D7/E201;1;X22Y6/D5;X22Y6/D5/E201;1;X22Y6/S200;X22Y6/S200/OF0;1;X22Y8/W200;X22Y8/W200/S202;1;X21Y8/N200;X21Y8/N200/W201;1;X21Y6/E200;X21Y6/E200/N202;1;X22Y6/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11103 ] ,
          "attributes": {
            "ROUTING": "X22Y6/S130;X22Y6/S130/F2;1;X22Y6/B3;X22Y6/B3/S130;1;X22Y6/C7;X22Y6/C7/X05;1;X22Y6/F2;;1;X22Y6/X05;X22Y6/X05/F2;1;X22Y6/C5;X22Y6/C5/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 11098 ] ,
          "attributes": {
            "ROUTING": "X20Y5/D0;X20Y5/D0/N201;1;X20Y5/D1;X20Y5/D1/N201;1;X21Y5/D0;X21Y5/D0/N201;1;X19Y6/E200;X19Y6/E200/OF0;1;X19Y6/OF0;;1;X21Y5/D1;X21Y5/D1/N201;1;X21Y6/N200;X21Y6/N200/E202;1;X20Y6/N200;X20Y6/N200/E201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 11097 ] ,
          "attributes": {
            "ROUTING": "X21Y5/C0;X21Y5/C0/N241;1;X21Y5/C1;X21Y5/C1/N241;1;X20Y6/N260;X20Y6/N260/E121;1;X20Y5/C1;X20Y5/C1/N261;1;X21Y6/N240;X21Y6/N240/E242;1;X19Y6/OF4;;1;X19Y6/E240;X19Y6/E240/OF4;1;X20Y5/C0;X20Y5/C0/N261;1;X19Y6/EW20;X19Y6/EW20/OF4;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 11095 ] ,
          "attributes": {
            "ROUTING": "X21Y5/X08;X21Y5/X08/W271;1;X21Y5/SEL0;X21Y5/SEL0/X08;1;X20Y5/SEL0;X20Y5/SEL0/X08;1;X22Y5/W270;X22Y5/W270/F7;1;X22Y5/F7;;1;X20Y5/X08;X20Y5/X08/W272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 11094 ] ,
          "attributes": {
            "ROUTING": "X21Y5/SN10;X21Y5/SN10/OF0;1;X21Y4/W250;X21Y4/W250/N111;1;X20Y4/S250;X20Y4/S250/W251;1;X20Y5/A2;X20Y5/A2/S251;1;X22Y5/B5;X22Y5/B5/N240;1;X22Y5/B0;X22Y5/B0/S240;1;X21Y5/E100;X21Y5/E100/OF0;1;X22Y5/S240;X22Y5/S240/E101;1;X22Y5/B1;X22Y5/B1/S240;1;X19Y5/C6;X19Y5/C6/W241;1;X20Y5/W240;X20Y5/W240/W101;1;X19Y5/C5;X19Y5/C5/W241;1;X19Y5/C4;X19Y5/C4/W241;1;X19Y5/C7;X19Y5/C7/W241;1;X19Y5/C0;X19Y5/C0/W241;1;X19Y5/C1;X19Y5/C1/W241;1;X21Y5/W100;X21Y5/W100/OF0;1;X19Y5/C3;X19Y5/C3/W241;1;X21Y5/OF0;;1;X19Y5/C2;X19Y5/C2/W241;1;X22Y5/N240;X22Y5/N240/E101;1;X22Y5/B4;X22Y5/B4/N240;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11093 ] ,
          "attributes": {
            "ROUTING": "X21Y5/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11092 ] ,
          "attributes": {
            "ROUTING": "X21Y5/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 11090 ] ,
          "attributes": {
            "ROUTING": "X18Y3/E200;X18Y3/E200/OF0;1;X19Y3/D4;X19Y3/D4/E201;1;X18Y3/S130;X18Y3/S130/S818;1;X18Y3/D7;X18Y3/D7/S130;1;X18Y3/OF0;;1;X18Y3/SN10;X18Y3/SN10/OF0;1;X18Y4/N810;X18Y4/N810/S111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_I1_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 11089 ] ,
          "attributes": {
            "ROUTING": "X19Y3/W100;X19Y3/W100/F5;1;X18Y3/C7;X18Y3/C7/W101;1;X19Y3/F5;;1;X19Y3/X08;X19Y3/X08/F5;1;X19Y3/C4;X19Y3/C4/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 11088 ] ,
          "attributes": {
            "ROUTING": "X19Y3/C0;X19Y3/C0/F4;1;X19Y3/C1;X19Y3/C1/F4;1;X20Y3/C0;X20Y3/C0/E121;1;X19Y3/F4;;1;X19Y3/EW20;X19Y3/EW20/F4;1;X20Y3/C1;X20Y3/C1/E121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 11086 ] ,
          "attributes": {
            "ROUTING": "X19Y3/SEL0;X19Y3/SEL0/W262;1;X21Y3/F2;;1;X21Y3/E130;X21Y3/E130/F2;1;X21Y3/W260;X21Y3/W260/E130;1;X20Y3/SEL0;X20Y3/SEL0/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 11084 ] ,
          "attributes": {
            "ROUTING": "X20Y3/B0;X20Y3/B0/W232;1;X20Y3/B1;X20Y3/B1/W232;1;X19Y3/B1;X19Y3/B1/E231;1;X18Y3/E230;X18Y3/E230/N232;1;X18Y5/N230;X18Y5/N230/W804;1;X19Y3/B0;X19Y3/B0/E231;1;X22Y3/W230;X22Y3/W230/N232;1;X22Y5/W800;X22Y5/W800/F3;1;X22Y5/N230;X22Y5/N230/F3;1;X22Y5/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 11081 ] ,
          "attributes": {
            "ROUTING": "X22Y5/D6;X22Y5/D6/W201;1;X23Y5/OF0;;1;X23Y5/W200;X23Y5/W200/OF0;1;X22Y5/D3;X22Y5/D3/W201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11080 ] ,
          "attributes": {
            "ROUTING": "X22Y5/C6;X22Y5/C6/E242;1;X20Y5/F3;;1;X20Y5/N130;X20Y5/N130/F3;1;X20Y5/E240;X20Y5/E240/N130;1;X22Y5/C3;X22Y5/C3/E242;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 11079 ] ,
          "attributes": {
            "ROUTING": "X22Y5/A4;X22Y5/A4/E100;1;X22Y5/E100;X22Y5/E100/F6;1;X22Y5/A5;X22Y5/A5/E100;1;X22Y5/A0;X22Y5/A0/N100;1;X22Y5/F6;;1;X22Y5/N100;X22Y5/N100/F6;1;X22Y5/A1;X22Y5/A1/N100;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 11077 ] ,
          "attributes": {
            "ROUTING": "X22Y2/C4;X22Y2/C4/E121;1;X21Y2/F0;;1;X21Y2/EW20;X21Y2/EW20/F0;1;X22Y2/C2;X22Y2/C2/E121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 11076 ] ,
          "attributes": {
            "ROUTING": "X22Y2/B2;X22Y2/B2/X03;1;X23Y5/F6;;1;X23Y5/N830;X23Y5/N830/F6;1;X23Y2/W260;X23Y2/W260/S838;1;X22Y2/X03;X22Y2/X03/W261;1;X22Y2/B4;X22Y2/B4/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 11075 ] ,
          "attributes": {
            "ROUTING": "X22Y2/E200;X22Y2/E200/OF0;1;X22Y2/A2;X22Y2/A2/E200;1;X22Y2/OF0;;1;X22Y2/E100;X22Y2/E100/OF0;1;X22Y2/A4;X22Y2/A4/E100;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 11074 ] ,
          "attributes": {
            "ROUTING": "X22Y2/N810;X22Y2/N810/F2;1;X22Y5/W210;X22Y5/W210/S818;1;X20Y5/X02;X20Y5/X02/W212;1;X20Y5/C2;X20Y5/C2/X02;1;X22Y5/SEL0;X22Y5/SEL0/X06;1;X19Y5/SEL1;X19Y5/SEL1/X02;1;X22Y2/W100;X22Y2/W100/F2;1;X21Y2/N800;X21Y2/N800/W101;1;X21Y5/W230;X21Y5/W230/S808;1;X19Y5/X02;X19Y5/X02/W232;1;X19Y5/SEL5;X19Y5/SEL5/X02;1;X22Y2/F2;;1;X22Y2/SN10;X22Y2/SN10/F2;1;X22Y3/S210;X22Y3/S210/S111;1;X22Y5/X06;X22Y5/X06/S212;1;X22Y5/SEL4;X22Y5/SEL4/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 11072 ] ,
          "attributes": {
            "ROUTING": "X21Y3/C7;X21Y3/C7/W241;1;X21Y3/C2;X21Y3/C2/W241;1;X24Y4/OF0;;1;X24Y4/SN10;X24Y4/SN10/OF0;1;X24Y3/W210;X24Y3/W210/N111;1;X22Y3/W240;X22Y3/W240/W212;1;X21Y3/C3;X21Y3/C3/W241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 11071 ] ,
          "attributes": {
            "ROUTING": "X21Y4/N100;X21Y4/N100/S808;1;X21Y3/B7;X21Y3/B7/N101;1;X21Y3/B2;X21Y3/B2/N231;1;X21Y3/B3;X21Y3/B3/N231;1;X21Y4/N230;X21Y4/N230/S808;1;X21Y3/W100;X21Y3/W100/OF0;1;X21Y3/N800;X21Y3/N800/W100;1;X21Y3/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 11070 ] ,
          "attributes": {
            "ROUTING": "X21Y3/A2;X21Y3/A2/X05;1;X22Y3/W100;X22Y3/W100/OF0;1;X21Y3/W200;X21Y3/W200/W101;1;X21Y3/A7;X21Y3/A7/W200;1;X22Y3/OF0;;1;X22Y3/W200;X22Y3/W200/OF0;1;X21Y3/X05;X21Y3/X05/W201;1;X21Y3/A3;X21Y3/A3/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 11069 ] ,
          "attributes": {
            "ROUTING": "X19Y5/SEL4;X19Y5/SEL4/X06;1;X22Y5/C4;X22Y5/C4/X05;1;X19Y5/SEL0;X19Y5/SEL0/X06;1;X22Y5/C0;X22Y5/C0/S262;1;X22Y5/C1;X22Y5/C1/S262;1;X21Y3/EW20;X21Y3/EW20/F7;1;X22Y3/S260;X22Y3/S260/E121;1;X22Y5/X05;X22Y5/X05/S262;1;X22Y5/C5;X22Y5/C5/X05;1;X19Y5/SEL6;X19Y5/SEL6/X06;1;X21Y3/W270;X21Y3/W270/F7;1;X19Y3/S270;X19Y3/S270/W272;1;X19Y5/X06;X19Y5/X06/S272;1;X19Y5/SEL2;X19Y5/SEL2/X06;1;X21Y3/F7;;1;X21Y3/W130;X21Y3/W130/F7;1;X20Y3/S230;X20Y3/S230/W131;1;X20Y5/B2;X20Y5/B2/S232;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 11067 ] ,
          "attributes": {
            "ROUTING": "X22Y5/D4;X22Y5/D4/X07;1;X22Y5/D1;X22Y5/D1/S222;1;X22Y5/D0;X22Y5/D0/S222;1;X22Y3/S220;X22Y3/S220/F2;1;X22Y3/F2;;1;X22Y5/D5;X22Y5/D5/X07;1;X22Y5/X07;X22Y5/X07/S222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 11065 ] ,
          "attributes": {
            "ROUTING": "X22Y3/N130;X22Y3/N130/F5;1;X22Y3/C6;X22Y3/C6/N130;1;X22Y3/F5;;1;X22Y3/X04;X22Y3/X04/F5;1;X22Y3/C2;X22Y3/C2/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_I2[1]": {
          "hide_name": 0,
          "bits": [ 11063 ] ,
          "attributes": {
            "ROUTING": "X21Y3/N130;X21Y3/N130/F4;1;X21Y2/B0;X21Y2/B0/N131;1;X21Y3/F4;;1;X21Y3/X07;X21Y3/X07/F4;1;X21Y3/D5;X21Y3/D5/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_I2[0]": {
          "hide_name": 0,
          "bits": [ 11062 ] ,
          "attributes": {
            "ROUTING": "X21Y3/SN10;X21Y3/SN10/F6;1;X21Y2/A0;X21Y2/A0/N111;1;X21Y3/F6;;1;X21Y3/C5;X21Y3/C5/F6;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 11061 ] ,
          "attributes": {
            "ROUTING": "X22Y3/D2;X22Y3/D2/E101;1;X22Y3/D6;X22Y3/D6/E101;1;X21Y3/E100;X21Y3/E100/F5;1;X21Y3/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 11058 ] ,
          "attributes": {
            "ROUTING": "X23Y5/SN20;X23Y5/SN20/F5;1;X23Y6/W260;X23Y6/W260/S121;1;X23Y6/D6;X23Y6/D6/W260;1;X23Y5/F5;;1;X23Y5/W250;X23Y5/W250/F5;1;X21Y5/N250;X21Y5/N250/W252;1;X21Y3/B5;X21Y3/B5/N252;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 11054 ] ,
          "attributes": {
            "ROUTING": "X23Y14/W210;X23Y14/W210/S818;1;X22Y14/B7;X22Y14/B7/W211;1;X24Y6/EW10;X24Y6/EW10/F4;1;X23Y6/S810;X23Y6/S810/W111;1;X23Y14/W220;X23Y14/W220/S818;1;X22Y14/D6;X22Y14/D6/W221;1;X24Y6/F4;;1;X24Y6/W240;X24Y6/W240/F4;1;X23Y6/C6;X23Y6/C6/W241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT4_I3_I2[2]": {
          "hide_name": 0,
          "bits": [ 11052 ] ,
          "attributes": {
            "ROUTING": "X22Y14/S210;X22Y14/S210/S100;1;X22Y14/A7;X22Y14/A7/S210;1;X22Y14/C6;X22Y14/C6/S230;1;X22Y14/S230;X22Y14/S230/F3;1;X22Y14/F3;;1;X22Y14/S100;X22Y14/S100/F3;1;X22Y14/D5;X22Y14/D5/S100;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11050 ] ,
          "attributes": {
            "ROUTING": "X21Y12/S100;X21Y12/S100/F7;1;X21Y13/E240;X21Y13/E240/S101;1;X23Y13/C7;X23Y13/C7/E242;1;X22Y12/S220;X22Y12/S220/E121;1;X22Y14/X07;X22Y14/X07/S222;1;X22Y14/SEL6;X22Y14/SEL6/X07;1;X21Y12/F7;;1;X22Y12/E260;X22Y12/E260/E121;1;X23Y12/C4;X23Y12/C4/E261;1;X21Y12/EW20;X21Y12/EW20/F7;1;X23Y12/C5;X23Y12/C5/E261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11048 ] ,
          "attributes": {
            "ROUTING": "X22Y14/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11047 ] ,
          "attributes": {
            "ROUTING": "X22Y14/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11043 ] ,
          "attributes": {
            "ROUTING": "X21Y13/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11042 ] ,
          "attributes": {
            "ROUTING": "X21Y13/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 11036 ] ,
          "attributes": {
            "ROUTING": "X22Y12/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 11035 ] ,
          "attributes": {
            "ROUTING": "X22Y12/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11033 ] ,
          "attributes": {
            "ROUTING": "X21Y12/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11032 ] ,
          "attributes": {
            "ROUTING": "X21Y12/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 11030 ] ,
          "attributes": {
            "ROUTING": "X21Y12/N130;X21Y12/N130/F5;1;X21Y11/B3;X21Y11/B3/N131;1;X21Y12/C2;X21Y12/C2/E130;1;X21Y12/E130;X21Y12/E130/F5;1;X21Y12/C3;X21Y12/C3/E130;1;X21Y12/B6;X21Y12/B6/N250;1;X21Y12/F5;;1;X21Y12/N250;X21Y12/N250/F5;1;X21Y11/X06;X21Y11/X06/N251;1;X21Y11/SEL4;X21Y11/SEL4/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[21]": {
          "hide_name": 0,
          "bits": [ 11028 ] ,
          "attributes": {
            "ROUTING": "X21Y8/S130;X21Y8/S130/Q2;1;X21Y9/S270;X21Y9/S270/S131;1;X21Y11/A3;X21Y11/A3/S272;1;X21Y10/X03;X21Y10/X03/S222;1;X21Y10/A0;X21Y10/A0/X03;1;X21Y12/B2;X21Y12/B2/S232;1;X21Y12/B3;X21Y12/B3/S232;1;X21Y8/Q2;;1;X21Y8/S220;X21Y8/S220/Q2;1;X21Y10/S230;X21Y10/S230/S222;1;X21Y12/A6;X21Y12/A6/S232;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 11022 ] ,
          "attributes": {
            "ROUTING": "X21Y13/D4;X21Y13/D4/S111;1;X21Y12/F6;;1;X21Y12/SN10;X21Y12/SN10/F6;1;X21Y13/D5;X21Y13/D5/S111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 11021 ] ,
          "attributes": {
            "ROUTING": "X21Y13/C0;X21Y13/C0/W101;1;X21Y13/C5;X21Y13/C5/W101;1;X21Y13/C4;X21Y13/C4/W101;1;X22Y13/OF0;;1;X21Y13/C1;X21Y13/C1/W101;1;X22Y13/W100;X22Y13/W100/OF0;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 11019 ] ,
          "attributes": {
            "ROUTING": "X21Y13/B1;X21Y13/B1/X07;1;X21Y13/B4;X21Y13/B4/X01;1;X21Y13/B5;X21Y13/B5/X01;1;X21Y13/X01;X21Y13/X01/S242;1;X21Y13/B0;X21Y13/B0/X07;1;X21Y11/S240;X21Y11/S240/OF4;1;X21Y13/X07;X21Y13/X07/S242;1;X21Y11/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 11016 ] ,
          "attributes": {
            "ROUTING": "X22Y13/C6;X22Y13/C6/N111;1;X21Y13/A0;X21Y13/A0/W251;1;X21Y13/A1;X21Y13/A1/W251;1;X21Y13/A4;X21Y13/A4/W251;1;X22Y14/F0;;1;X22Y14/SN10;X22Y14/SN10/F0;1;X22Y13/W250;X22Y13/W250/N111;1;X21Y13/A5;X21Y13/A5/W251;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F_I3[4]": {
          "hide_name": 0,
          "bits": [ 11013 ] ,
          "attributes": {
            "ROUTING": "X21Y13/SEL4;X21Y13/SEL4/W261;1;X22Y13/F5;;1;X22Y13/E130;X22Y13/E130/F5;1;X22Y13/W260;X22Y13/W260/E130;1;X21Y13/SEL0;X21Y13/SEL0/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11011 ] ,
          "attributes": {
            "ROUTING": "X21Y13/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11010 ] ,
          "attributes": {
            "ROUTING": "X21Y13/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 11008 ] ,
          "attributes": {
            "ROUTING": "X22Y6/A5;X22Y6/A5/N232;1;X22Y8/N230;X22Y8/N230/E131;1;X22Y6/A7;X22Y6/A7/N232;1;X22Y8/N270;X22Y8/N270/E131;1;X22Y6/A3;X22Y6/A3/N272;1;X21Y8/S100;X21Y8/S100/F6;1;X21Y9/S240;X21Y9/S240/S101;1;X21Y11/C1;X21Y11/C1/S242;1;X21Y8/F6;;1;X21Y8/E130;X21Y8/E130/F6;1;X21Y9/S200;X21Y9/S200/S101;1;X21Y11/C4;X21Y11/C4/S202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 11006 ] ,
          "attributes": {
            "ROUTING": "X21Y11/E130;X21Y11/E130/F1;1;X21Y11/C3;X21Y11/C3/E130;1;X21Y11/W100;X21Y11/W100/F1;1;X21Y11/S230;X21Y11/S230/W100;1;X21Y12/X08;X21Y12/X08/S231;1;X21Y12/SEL2;X21Y12/SEL2/X08;1;X21Y11/F1;;1;X21Y11/SN10;X21Y11/SN10/F1;1;X21Y12/D6;X21Y12/D6/S111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 11004 ] ,
          "attributes": {
            "ROUTING": "X21Y12/D2;X21Y12/D2/S270;1;X21Y12/S270;X21Y12/S270/S131;1;X21Y12/D3;X21Y12/D3/S270;1;X21Y11/F0;;1;X21Y11/S130;X21Y11/S130/F0;1;X21Y12/C6;X21Y12/C6/S131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 10999 ] ,
          "attributes": {
            "ROUTING": "X22Y8/D0;X22Y8/D0/W100;1;X22Y8/D1;X22Y8/D1/W100;1;X22Y8/SN10;X22Y8/SN10/F7;1;X22Y9/S250;X22Y9/S250/S111;1;X22Y11/B5;X22Y11/B5/S252;1;X22Y8/W100;X22Y8/W100/F7;1;X22Y8/F7;;1;X22Y9/S210;X22Y9/S210/S111;1;X22Y11/A4;X22Y11/A4/S212;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 10997 ] ,
          "attributes": {
            "ROUTING": "X22Y8/C3;X22Y8/C3/W101;1;X22Y8/C0;X22Y8/C0/W101;1;X23Y8/F7;;1;X23Y8/W100;X23Y8/W100/F7;1;X22Y8/C1;X22Y8/C1/W101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 10996 ] ,
          "attributes": {
            "ROUTING": "X22Y8/B3;X22Y8/B3/N212;1;X22Y11/E100;X22Y11/E100/F6;1;X22Y11/A5;X22Y11/A5/E100;1;X22Y8/B1;X22Y8/B1/N212;1;X22Y11/F6;;1;X22Y11/SN10;X22Y11/SN10/F6;1;X22Y10/N210;X22Y10/N210/N111;1;X22Y8/B0;X22Y8/B0/N212;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 10994 ] ,
          "attributes": {
            "ROUTING": "X22Y8/A3;X22Y8/A3/W252;1;X24Y7/S230;X24Y7/S230/F3;1;X24Y8/X08;X24Y8/X08/S231;1;X24Y8/SEL0;X24Y8/SEL0/X08;1;X22Y8/A0;X22Y8/A0/W252;1;X24Y7/F3;;1;X24Y7/SN10;X24Y7/SN10/F3;1;X24Y8/W250;X24Y8/W250/S111;1;X22Y8/A1;X22Y8/A1/W252;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 10991 ] ,
          "attributes": {
            "ROUTING": "X22Y10/S210;X22Y10/S210/S202;1;X22Y12/X02;X22Y12/X02/S212;1;X22Y12/C3;X22Y12/C3/X02;1;X22Y12/C5;X22Y12/C5/S202;1;X22Y12/D2;X22Y12/D2/S202;1;X22Y8/OF0;;1;X22Y8/S200;X22Y8/S200/OF0;1;X22Y10/S200;X22Y10/S200/S202;1;X22Y12/X07;X22Y12/X07/S202;1;X22Y12/D4;X22Y12/D4/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT3_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10990 ] ,
          "attributes": {
            "ROUTING": "X22Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT3_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10989 ] ,
          "attributes": {
            "ROUTING": "X22Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_LUT3_F_I2_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 10987 ] ,
          "attributes": {
            "ROUTING": "X22Y14/N100;X22Y14/N100/F5;1;X22Y13/D3;X22Y13/D3/N101;1;X22Y14/F5;;1;X22Y14/N130;X22Y14/N130/F5;1;X22Y13/D4;X22Y13/D4/N131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F_LUT3_F_I2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 10986 ] ,
          "attributes": {
            "ROUTING": "X22Y13/X08;X22Y13/X08/F7;1;X22Y13/C4;X22Y13/C4/X08;1;X22Y13/F7;;1;X22Y13/X04;X22Y13/X04/F7;1;X22Y13/C3;X22Y13/C3/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 10985 ] ,
          "attributes": {
            "ROUTING": "X22Y12/A5;X22Y12/A5/N231;1;X22Y12/E200;X22Y12/E200/N101;1;X22Y12/A3;X22Y12/A3/E200;1;X22Y12/B2;X22Y12/B2/N231;1;X22Y13/N230;X22Y13/N230/F3;1;X22Y11/X06;X22Y11/X06/N232;1;X22Y11/C5;X22Y11/C5/X06;1;X22Y11/X08;X22Y11/X08/N232;1;X22Y11/B4;X22Y11/B4/X08;1;X22Y13/F3;;1;X22Y13/N100;X22Y13/N100/F3;1;X22Y12/B4;X22Y12/B4/N101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10981 ] ,
          "attributes": {
            "ROUTING": "X22Y10/SN10;X22Y10/SN10/F1;1;X22Y11/D7;X22Y11/D7/S111;1;X22Y11/D1;X22Y11/D1/S121;1;X22Y9/N260;X22Y9/N260/N121;1;X22Y7/N260;X22Y7/N260/N262;1;X22Y6/C0;X22Y6/C0/N261;1;X21Y11/D4;X21Y11/D4/W221;1;X22Y11/W260;X22Y11/W260/S121;1;X21Y11/C0;X21Y11/C0/W261;1;X22Y10/SN20;X22Y10/SN20/F1;1;X22Y11/W220;X22Y11/W220/S121;1;X21Y11/D1;X21Y11/D1/W221;1;X22Y11/B6;X22Y11/B6/S121;1;X22Y6/W220;X22Y6/W220/N814;1;X22Y6/C2;X22Y6/C2/W220;1;X22Y10/F1;;1;X22Y10/N810;X22Y10/N810/F1;1;X22Y6/E210;X22Y6/E210/N814;1;X22Y6/A1;X22Y6/A1/E210;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 10979 ] ,
          "attributes": {
            "ROUTING": "X22Y11/C1;X22Y11/C1/N121;1;X22Y12/SN10;X22Y12/SN10/F6;1;X22Y11/C7;X22Y11/C7/N111;1;X22Y12/W130;X22Y12/W130/F6;1;X21Y12/N230;X21Y12/N230/W131;1;X21Y11/B0;X21Y11/B0/N231;1;X22Y12/F6;;1;X22Y12/SN20;X22Y12/SN20/F6;1;X22Y11/A6;X22Y11/A6/N121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[22]": {
          "hide_name": 0,
          "bits": [ 10978 ] ,
          "attributes": {
            "ROUTING": "X21Y11/A0;X21Y11/A0/E210;1;X22Y11/B7;X22Y11/B7/E211;1;X21Y11/E210;X21Y11/E210/S111;1;X21Y10/SN10;X21Y10/SN10/Q0;1;X22Y11/X02;X22Y11/X02/S231;1;X22Y11/A2;X22Y11/A2/X02;1;X21Y10/Q0;;1;X21Y10/E130;X21Y10/E130/Q0;1;X22Y10/S230;X22Y10/S230/E131;1;X22Y11/B1;X22Y11/B1/S231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 10975 ] ,
          "attributes": {
            "ROUTING": "X22Y11/S130;X22Y11/S130/F1;1;X22Y12/A2;X22Y12/A2/S131;1;X22Y11/F1;;1;X22Y11/S100;X22Y11/S100/F1;1;X22Y12/A4;X22Y12/A4/S101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 10973 ] ,
          "attributes": {
            "ROUTING": "X23Y11/C6;X23Y11/C6/S202;1;X24Y8/SN10;X24Y8/SN10/OF0;1;X24Y9/S210;X24Y9/S210/S111;1;X24Y11/W210;X24Y11/W210/S212;1;X23Y11/B7;X23Y11/B7/W211;1;X23Y11/C5;X23Y11/C5/S202;1;X24Y9/W200;X24Y9/W200/S201;1;X24Y8/S200;X24Y8/S200/OF0;1;X23Y9/S200;X23Y9/S200/W201;1;X24Y8/OF0;;1;X24Y8/W100;X24Y8/W100/OF0;1;X23Y8/S200;X23Y8/S200/W101;1;X23Y10/S210;X23Y10/S210/S202;1;X23Y11/B0;X23Y11/B0/S211;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_I2_F_LUT4_F_I2_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 10972 ] ,
          "attributes": {
            "ROUTING": "X23Y11/B5;X23Y11/B5/X01;1;X23Y11/X05;X23Y11/X05/W201;1;X23Y11/B6;X23Y11/B6/X05;1;X23Y11/A7;X23Y11/A7/X01;1;X24Y11/OF0;;1;X24Y11/W200;X24Y11/W200/OF0;1;X23Y11/X01;X23Y11/X01/W201;1;X23Y11/A0;X23Y11/A0/X01;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 10971 ] ,
          "attributes": {
            "ROUTING": "X22Y12/C2;X22Y12/C2/W241;1;X22Y11/S250;X22Y11/S250/W111;1;X22Y12/B5;X22Y12/B5/S251;1;X23Y11/S100;X23Y11/S100/F5;1;X23Y12/W240;X23Y12/W240/S101;1;X22Y12/C4;X22Y12/C4/W241;1;X23Y11/F5;;1;X23Y11/EW10;X23Y11/EW10/F5;1;X22Y11/S210;X22Y11/S210/W111;1;X22Y12/B3;X22Y12/B3/S211;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0_LUT3_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 10969 ] ,
          "attributes": {
            "ROUTING": "X22Y12/SEL2;X22Y12/SEL2/X05;1;X22Y10/F4;;1;X22Y10/S240;X22Y10/S240/F4;1;X22Y12/X05;X22Y12/X05/S242;1;X22Y12/SEL4;X22Y12/SEL4/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 10967 ] ,
          "attributes": {
            "ROUTING": "X22Y10/C4;X22Y10/C4/X06;1;X22Y8/S230;X22Y8/S230/F3;1;X22Y10/X06;X22Y10/X06/S232;1;X22Y10/C7;X22Y10/C7/X06;1;X22Y8/F3;;1;X22Y8/S100;X22Y8/S100/F3;1;X22Y9/S240;X22Y9/S240/S101;1;X22Y11/X07;X22Y11/X07/S242;1;X22Y11/SEL4;X22Y11/SEL4/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 10964 ] ,
          "attributes": {
            "ROUTING": "X22Y12/N220;X22Y12/N220/N121;1;X22Y11/C4;X22Y11/C4/N221;1;X22Y10/B7;X22Y10/B7/N252;1;X22Y10/B4;X22Y10/B4/N252;1;X22Y12/N260;X22Y12/N260/N121;1;X22Y10/N260;X22Y10/N260/N262;1;X22Y8/X05;X22Y8/X05/N262;1;X22Y8/SEL0;X22Y8/SEL0/X05;1;X22Y12/N250;X22Y12/N250/N111;1;X22Y13/SN20;X22Y13/SN20/F6;1;X22Y13/F6;;1;X22Y13/SN10;X22Y13/SN10/F6;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10962 ] ,
          "attributes": {
            "ROUTING": "X22Y10/A7;X22Y10/A7/N121;1;X22Y11/F7;;1;X22Y11/SN20;X22Y11/SN20/F7;1;X22Y10/A4;X22Y10/A4/N121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I2_LUT3_I2_F_MUX2_LUT5_O_S0_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 10960 ] ,
          "attributes": {
            "ROUTING": "X21Y13/D0;X21Y13/D0/W121;1;X22Y13/W240;X22Y13/W240/F4;1;X21Y13/X03;X21Y13/X03/W241;1;X21Y13/A7;X21Y13/A7/X03;1;X22Y13/F4;;1;X22Y13/EW20;X22Y13/EW20/F4;1;X21Y13/D1;X21Y13/D1/W121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 10958 ] ,
          "attributes": {
            "ROUTING": "X21Y13/SN10;X21Y13/SN10/OF0;1;X21Y14/W210;X21Y14/W210/S111;1;X20Y14/N210;X20Y14/N210/W211;1;X20Y13/E210;X20Y13/E210/N211;1;X21Y13/B3;X21Y13/B3/E211;1;X21Y13/OF0;;1;X21Y13/W100;X21Y13/W100/OF0;1;X21Y13/S230;X21Y13/S230/W100;1;X21Y13/C7;X21Y13/C7/S230;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 10956 ] ,
          "attributes": {
            "ROUTING": "X22Y14/EW20;X22Y14/EW20/F2;1;X21Y14/N260;X21Y14/N260/W121;1;X21Y13/X05;X21Y13/X05/N261;1;X21Y13/A3;X21Y13/A3/X05;1;X22Y14/F2;;1;X22Y14/EW10;X22Y14/EW10/F2;1;X21Y14/N210;X21Y14/N210/W111;1;X21Y13/X08;X21Y13/X08/N211;1;X21Y13/B7;X21Y13/B7/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 10953 ] ,
          "attributes": {
            "ROUTING": "X22Y14/W130;X22Y14/W130/OF6;1;X22Y14/D2;X22Y14/D2/W130;1;X22Y14/OF6;;1;X22Y14/N260;X22Y14/N260/OF6;1;X22Y14/D4;X22Y14/D4/N260;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 10952 ] ,
          "attributes": {
            "ROUTING": "X22Y14/E130;X22Y14/E130/F1;1;X22Y14/C2;X22Y14/C2/E130;1;X22Y14/F1;;1;X22Y14/X06;X22Y14/X06/F1;1;X22Y14/C4;X22Y14/C4/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10950 ] ,
          "attributes": {
            "ROUTING": "X23Y6/X07;X23Y6/X07/F6;1;X23Y6/D7;X23Y6/D7/X07;1;X23Y6/F6;;1;X23Y6/N260;X23Y6/N260/F6;1;X23Y4/D4;X23Y4/D4/N262;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10949 ] ,
          "attributes": {
            "ROUTING": "X23Y5/S130;X23Y5/S130/F3;1;X23Y6/C7;X23Y6/C7/S131;1;X23Y5/F3;;1;X23Y5/SN10;X23Y5/SN10/F3;1;X23Y4/C4;X23Y4/C4/N111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10947 ] ,
          "attributes": {
            "ROUTING": "X22Y12/E130;X22Y12/E130/F7;1;X23Y12/B6;X23Y12/B6/E131;1;X23Y12/D4;X23Y12/D4/E101;1;X22Y12/F7;;1;X22Y12/E100;X22Y12/E100/F7;1;X23Y12/D5;X23Y12/D5/E101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_MUX2_LUT5_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 10946 ] ,
          "attributes": {
            "ROUTING": "X23Y13/E130;X23Y13/E130/F7;1;X23Y13/W260;X23Y13/W260/E130;1;X22Y13/SEL0;X22Y13/SEL0/W261;1;X23Y13/F7;;1;X23Y12/W200;X23Y12/W200/N101;1;X23Y13/N100;X23Y13/N100/F7;1;X23Y12/A6;X23Y12/A6/W200;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 10944 ] ,
          "attributes": {
            "ROUTING": "X23Y8/X05;X23Y8/X05/N262;1;X23Y8/SEL0;X23Y8/SEL0/X05;1;X23Y12/N260;X23Y12/N260/F6;1;X23Y12/F6;;1;X23Y10/N260;X23Y10/N260/N262;1;X23Y8/D4;X23Y8/D4/N262;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 10943 ] ,
          "attributes": {
            "ROUTING": "X23Y6/D2;X23Y6/D2/W121;1;X23Y6/D3;X23Y6/D3/W121;1;X23Y6/D0;X23Y6/D0/W121;1;X24Y6/EW20;X24Y6/EW20/F7;1;X23Y6/D1;X23Y6/D1/W121;1;X23Y8/D0;X23Y8/D0/S202;1;X23Y8/D1;X23Y8/D1/S202;1;X24Y6/F7;;1;X23Y8/C4;X23Y8/C4/S202;1;X23Y6/S200;X23Y6/S200/W101;1;X24Y6/W100;X24Y6/W100/F7;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 10941 ] ,
          "attributes": {
            "ROUTING": "X23Y8/C1;X23Y8/C1/E241;1;X22Y8/E230;X22Y8/E230/S232;1;X23Y8/B4;X23Y8/B4/E231;1;X22Y6/S800;X22Y6/S800/F3;1;X22Y14/E200;X22Y14/E200/S808;1;X23Y14/N200;X23Y14/N200/E201;1;X23Y12/X07;X23Y12/X07/N202;1;X23Y12/SEL4;X23Y12/SEL4/X07;1;X22Y6/F3;;1;X22Y8/E240;X22Y8/E240/S241;1;X23Y8/C0;X23Y8/C0/E241;1;X22Y6/S100;X22Y6/S100/F3;1;X22Y7/S240;X22Y7/S240/S101;1;X22Y6/S230;X22Y6/S230/F3;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 10939 ] ,
          "attributes": {
            "ROUTING": "X23Y8/A4;X23Y8/A4/S232;1;X23Y8/B0;X23Y8/B0/S232;1;X22Y14/F4;;1;X22Y14/E100;X22Y14/E100/F4;1;X23Y14/N800;X23Y14/N800/E101;1;X23Y6/S230;X23Y6/S230/N808;1;X23Y8/B1;X23Y8/B1/S232;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10937 ] ,
          "attributes": {
            "ROUTING": "X23Y8/X07;X23Y8/X07/S222;1;X23Y8/D6;X23Y8/D6/X07;1;X23Y6/OF2;;1;X23Y6/S220;X23Y6/S220/OF2;1;X23Y8/D2;X23Y8/D2/S222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10936 ] ,
          "attributes": {
            "ROUTING": "X23Y8/C6;X23Y8/C6/F4;1;X23Y8/F4;;1;X23Y8/C2;X23Y8/C2/F4;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10935 ] ,
          "attributes": {
            "ROUTING": "X21Y12/A2;X21Y12/A2/N251;1;X21Y12/A3;X21Y12/A3/N251;1;X23Y11/N240;X23Y11/N240/E242;1;X23Y9/N250;X23Y9/N250/N242;1;X23Y8/B6;X23Y8/B6/N251;1;X23Y8/B2;X23Y8/B2/N232;1;X21Y12/E230;X21Y12/E230/N131;1;X23Y12/N230;X23Y12/N230/E232;1;X23Y10/N230;X23Y10/N230/N232;1;X21Y13/OF4;;1;X21Y13/N130;X21Y13/N130/OF4;1;X21Y11/E240;X21Y11/E240/N242;1;X21Y13/N250;X21Y13/N250/S130;1;X21Y13/S130;X21Y13/S130/OF4;1;X21Y13/N240;X21Y13/N240/OF4;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 10933 ] ,
          "attributes": {
            "ROUTING": "X23Y8/X06;X23Y8/X06/S272;1;X23Y8/A6;X23Y8/A6/X06;1;X23Y8/A2;X23Y8/A2/S272;1;X23Y8/A0;X23Y8/A0/S272;1;X23Y6/F7;;1;X23Y6/S270;X23Y6/S270/F7;1;X23Y8/A1;X23Y8/A1/S272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 10929 ] ,
          "attributes": {
            "ROUTING": "X20Y11/A6;X20Y11/A6/S212;1;X21Y9/S210;X21Y9/S210/W212;1;X21Y11/A7;X21Y11/A7/S212;1;X23Y9/W210;X23Y9/W210/S111;1;X23Y8/OF0;;1;X21Y11/A6;X21Y11/A6/S212;1;X21Y9/W210;X21Y9/W210/W212;1;X20Y9/S210;X20Y9/S210/W211;1;X20Y11/A7;X20Y11/A7/S212;1;X23Y8/SN10;X23Y8/SN10/OF0;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 10927 ] ,
          "attributes": {
            "ROUTING": "X23Y8/S260;X23Y8/S260/F6;1;X23Y10/S260;X23Y10/S260/S262;1;X23Y11/W260;X23Y11/W260/S261;1;X21Y11/SEL6;X21Y11/SEL6/W262;1;X23Y8/F6;;1;X23Y8/S130;X23Y8/S130/F6;1;X23Y9/S230;X23Y9/S230/S131;1;X23Y11/W230;X23Y11/W230/S232;1;X21Y11/W260;X21Y11/W260/W232;1;X20Y11/SEL6;X20Y11/SEL6/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10926 ] ,
          "attributes": {
            "ROUTING": "X21Y11/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10925 ] ,
          "attributes": {
            "ROUTING": "X21Y11/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10921 ] ,
          "attributes": {
            "ROUTING": "X20Y12/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10920 ] ,
          "attributes": {
            "ROUTING": "X20Y12/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 10918 ] ,
          "attributes": {
            "ROUTING": "X21Y11/OF6;;1;X21Y11/N260;X21Y11/N260/OF6;1;X21Y10/W260;X21Y10/W260/N261;1;X19Y10/X07;X19Y10/X07/W262;1;X19Y10/B1;X19Y10/B1/X07;1"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 10917 ] ,
          "attributes": {
            "ROUTING": "X20Y12/OF6;;1;X20Y12/W130;X20Y12/W130/OF6;1;X19Y12/N270;X19Y12/N270/W131;1;X19Y10/A1;X19Y10/A1/N272;1"
          }
        },
        "c.p_out_DFFR_Q_7_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10916 ] ,
          "attributes": {
            "ROUTING": "X19Y10/COUT0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10914 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F1;;1;X19Y10/S100;X19Y10/S100/F1;1;X19Y11/E200;X19Y11/E200/S101;1;X21Y11/D2;X21Y11/D2/E202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[23]": {
          "hide_name": 0,
          "bits": [ 10913 ] ,
          "attributes": {
            "ROUTING": "X22Y11/E130;X22Y11/E130/Q2;1;X22Y11/A7;X22Y11/A7/E130;1;X22Y11/W130;X22Y11/W130/Q2;1;X21Y11/A2;X21Y11/A2/W131;1;X22Y11/Q2;;1;X22Y11/N100;X22Y11/N100/Q2;1;X22Y11/A1;X22Y11/A1/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 10909 ] ,
          "attributes": {
            "ROUTING": "X21Y11/F2;;1;X21Y11/XD2;X21Y11/XD2/F2;1"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 10906 ] ,
          "attributes": {
            "ROUTING": "X20Y12/D7;X20Y12/D7/N261;1;X20Y12/D5;X20Y12/D5/N261;1;X21Y13/EW20;X21Y13/EW20/F7;1;X20Y12/D4;X20Y12/D4/N261;1;X20Y13/N260;X20Y13/N260/W121;1;X20Y12/D6;X20Y12/D6/N261;1;X21Y13/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 10905 ] ,
          "attributes": {
            "ROUTING": "X21Y11/D7;X21Y11/D7/X02;1;X20Y11/D6;X20Y11/D6/X04;1;X20Y11/X04;X20Y11/X04/N232;1;X20Y11/D7;X20Y11/D7/X04;1;X20Y12/C6;X20Y12/C6/W261;1;X21Y11/X02;X21Y11/X02/N232;1;X21Y11/D6;X21Y11/D6/X02;1;X21Y13/SN20;X21Y13/SN20/F3;1;X20Y12/C5;X20Y12/C5/W261;1;X20Y12/C7;X20Y12/C7/W261;1;X21Y13/W130;X21Y13/W130/F3;1;X20Y13/N230;X20Y13/N230/W131;1;X21Y13/F3;;1;X21Y12/W260;X21Y12/W260/N121;1;X21Y13/N230;X21Y13/N230/F3;1;X20Y12/C4;X20Y12/C4/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 10903 ] ,
          "attributes": {
            "ROUTING": "X21Y11/C6;X21Y11/C6/N221;1;X21Y12/N220;X21Y12/N220/OF2;1;X21Y11/C7;X21Y11/C7/N221;1;X20Y12/B6;X20Y12/B6/W111;1;X20Y12/B7;X20Y12/B7/W111;1;X20Y12/B4;X20Y12/B4/W111;1;X21Y12/EW10;X21Y12/EW10/OF2;1;X20Y12/B5;X20Y12/B5/W111;1;X20Y11/C6;X20Y11/C6/W241;1;X21Y12/OF2;;1;X21Y12/N100;X21Y12/N100/OF2;1;X21Y11/W240;X21Y11/W240/N101;1;X20Y11/C7;X20Y11/C7/W241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 10901 ] ,
          "attributes": {
            "ROUTING": "X20Y11/B7;X20Y11/B7/X08;1;X20Y11/X08;X20Y11/X08/W272;1;X20Y11/B6;X20Y11/B6/X08;1;X22Y11/W270;X22Y11/W270/S131;1;X20Y12/A5;X20Y12/A5/W272;1;X21Y11/B6;X21Y11/B6/X08;1;X22Y10/S130;X22Y10/S130/F7;1;X20Y12/A7;X20Y12/A7/W272;1;X21Y11/B7;X21Y11/B7/X08;1;X20Y12/A4;X20Y12/A4/W272;1;X22Y10/S270;X22Y10/S270/F7;1;X20Y12/A6;X20Y12/A6/W272;1;X22Y10/F7;;1;X22Y12/W270;X22Y12/W270/S272;1;X21Y11/X08;X21Y11/X08/W271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_LUT2_I1_F_LUT4_F_1_I2_LUT4_I2_F_LUT3_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 10898 ] ,
          "attributes": {
            "ROUTING": "X20Y12/SEL6;X20Y12/SEL6/X05;1;X20Y12/SEL4;X20Y12/SEL4/X05;1;X22Y12/W220;X22Y12/W220/OF2;1;X20Y12/X05;X20Y12/X05/W222;1;X22Y12/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_5_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10897 ] ,
          "attributes": {
            "ROUTING": "X20Y12/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_5_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10896 ] ,
          "attributes": {
            "ROUTING": "X20Y12/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_5_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 10893 ] ,
          "attributes": {
            "ROUTING": "X20Y12/OF4;;1;X20Y12/W240;X20Y12/W240/OF4;1;X19Y12/N240;X19Y12/N240/W241;1;X19Y10/X01;X19Y10/X01/N242;1;X19Y10/B2;X19Y10/B2/X01;1"
          }
        },
        "c.p_out_DFFR_Q_5_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 10892 ] ,
          "attributes": {
            "ROUTING": "X22Y11/F0;;1;X22Y11/EW10;X22Y11/EW10/F0;1;X21Y11/W250;X21Y11/W250/W111;1;X19Y11/N250;X19Y11/N250/W252;1;X19Y10/A2;X19Y10/A2/N251;1"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10891 ] ,
          "attributes": {
            "ROUTING": "X19Y10/COUT1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_5_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10889 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F2;;1;X19Y10/E220;X19Y10/E220/F2;1;X21Y10/D5;X21Y10/D5/E222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[24]": {
          "hide_name": 0,
          "bits": [ 10888 ] ,
          "attributes": {
            "ROUTING": "X23Y11/A6;X23Y11/A6/E251;1;X21Y11/EW10;X21Y11/EW10/Q2;1;X22Y11/E250;X22Y11/E250/E111;1;X23Y11/A5;X23Y11/A5/E251;1;X21Y11/Q2;;1;X21Y11/SN20;X21Y11/SN20/Q2;1;X21Y10/A5;X21Y10/A5/N121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 10884 ] ,
          "attributes": {
            "ROUTING": "X21Y10/F5;;1;X21Y10/XD5;X21Y10/XD5/F5;1"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 10882 ] ,
          "attributes": {
            "ROUTING": "X22Y11/D0;X22Y11/D0/X03;1;X22Y12/OF4;;1;X22Y12/N240;X22Y12/N240/OF4;1;X22Y11/X03;X22Y11/X03/N241;1;X22Y11/D3;X22Y11/D3/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 10881 ] ,
          "attributes": {
            "ROUTING": "X22Y11/C0;X22Y11/C0/W241;1;X23Y11/F4;;1;X23Y11/W240;X23Y11/W240/F4;1;X22Y11/C3;X22Y11/C3/W241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 10880 ] ,
          "attributes": {
            "ROUTING": "X22Y11/W240;X22Y11/W240/OF4;1;X22Y11/B3;X22Y11/B3/W240;1;X22Y11/OF4;;1;X22Y11/S240;X22Y11/S240/OF4;1;X22Y11/B0;X22Y11/B0/S240;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 10879 ] ,
          "attributes": {
            "ROUTING": "X23Y11/W100;X23Y11/W100/F7;1;X23Y11/D1;X23Y11/D1/W100;1;X22Y11/A0;X22Y11/A0/W131;1;X23Y11/F7;;1;X23Y11/W130;X23Y11/W130/F7;1;X22Y11/A3;X22Y11/A3/W131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_4_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10875 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_4_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10874 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_4_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 10872 ] ,
          "attributes": {
            "ROUTING": "X22Y11/F3;;1;X22Y11/W230;X22Y11/W230/F3;1;X20Y11/W230;X20Y11/W230/W232;1;X19Y11/N230;X19Y11/N230/W231;1;X19Y10/B3;X19Y10/B3/N231;1"
          }
        },
        "c.p_out_DFFR_Q_4_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 10871 ] ,
          "attributes": {
            "ROUTING": "X23Y10/OF6;;1;X23Y10/W260;X23Y10/W260/OF6;1;X21Y10/W270;X21Y10/W270/W262;1;X19Y10/A3;X19Y10/A3/W272;1"
          }
        },
        "c.p_out_DFFR_Q_5_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10870 ] ,
          "attributes": {
            "ROUTING": "X19Y10/COUT2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_4_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10868 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F3;;1;X19Y10/EW20;X19Y10/EW20/F3;1;X20Y10/E220;X20Y10/E220/E121;1;X22Y10/D2;X22Y10/D2/E222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[25]": {
          "hide_name": 0,
          "bits": [ 10867 ] ,
          "attributes": {
            "ROUTING": "X23Y11/X06;X23Y11/X06/S251;1;X23Y11/A4;X23Y11/A4/X06;1;X21Y10/E250;X21Y10/E250/Q5;1;X22Y10/A2;X22Y10/A2/E251;1;X21Y10/Q5;;1;X23Y10/S250;X23Y10/S250/E252;1;X23Y11/A3;X23Y11/A3/S251;1;X23Y11/A1;X23Y11/A1/S251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 10862 ] ,
          "attributes": {
            "ROUTING": "X22Y10/F2;;1;X22Y10/XD2;X22Y10/XD2/F2;1"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 10859 ] ,
          "attributes": {
            "ROUTING": "X23Y10/D6;X23Y10/D6/S130;1;X23Y10/D3;X23Y10/D3/X03;1;X23Y10/S130;X23Y10/S130/F4;1;X23Y10/D7;X23Y10/D7/S130;1;X23Y10/F4;;1;X23Y10/X03;X23Y10/X03/F4;1;X23Y10/D2;X23Y10/D2/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 10858 ] ,
          "attributes": {
            "ROUTING": "X23Y10/X08;X23Y10/X08/F5;1;X23Y10/SEL0;X23Y10/SEL0/X08;1;X23Y10/X04;X23Y10/X04/F5;1;X23Y10/C2;X23Y10/C2/X04;1;X23Y10/C6;X23Y10/C6/N130;1;X23Y10/N130;X23Y10/N130/F5;1;X23Y10/C7;X23Y10/C7/N130;1;X23Y10/F5;;1;X23Y10/C3;X23Y10/C3/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 10856 ] ,
          "attributes": {
            "ROUTING": "X23Y10/B6;X23Y10/B6/N101;1;X23Y10/B7;X23Y10/B7/N101;1;X23Y11/N100;X23Y11/N100/F0;1;X23Y10/B2;X23Y10/B2/N131;1;X23Y11/F0;;1;X23Y11/N130;X23Y11/N130/F0;1;X23Y10/B3;X23Y10/B3/N131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 10854 ] ,
          "attributes": {
            "ROUTING": "X24Y11/N130;X24Y11/N130/F3;1;X24Y10/W270;X24Y10/W270/N131;1;X22Y10/A5;X22Y10/A5/W272;1;X23Y10/A6;X23Y10/A6/N231;1;X23Y10/A2;X23Y10/A2/N271;1;X23Y10/A7;X23Y10/A7/N231;1;X23Y11/N270;X23Y11/N270/W131;1;X23Y10/A3;X23Y10/A3/N271;1;X23Y10/B0;X23Y10/B0/N231;1;X24Y11/F3;;1;X24Y11/W130;X24Y11/W130/F3;1;X23Y11/N230;X23Y11/N230/W131;1;X23Y10/B1;X23Y10/B1/N231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_I2_LUT2_I0_F_LUT4_F_I3_LUT4_I3_F_LUT2_I0_F_LUT4_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 10851 ] ,
          "attributes": {
            "ROUTING": "X23Y10/SEL6;X23Y10/SEL6/X05;1;X23Y10/X05;X23Y10/X05/N261;1;X23Y10/SEL2;X23Y10/SEL2/X05;1;X23Y11/E130;X23Y11/E130/F1;1;X23Y11/N260;X23Y11/N260/E130;1;X23Y11/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_3_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10850 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_3_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10849 ] ,
          "attributes": {
            "ROUTING": "X23Y10/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_3_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 10846 ] ,
          "attributes": {
            "ROUTING": "X23Y10/OF2;;1;X23Y10/W220;X23Y10/W220/OF2;1;X21Y10/W230;X21Y10/W230/W222;1;X19Y10/B4;X19Y10/B4/W232;1"
          }
        },
        "c.p_out_DFFR_Q_3_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 10845 ] ,
          "attributes": {
            "ROUTING": "X21Y10/F3;;1;X21Y10/S130;X21Y10/S130/F3;1;X21Y10/W250;X21Y10/W250/S130;1;X19Y10/A4;X19Y10/A4/W252;1"
          }
        },
        "c.p_out_DFFR_Q_4_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10844 ] ,
          "attributes": {
            "ROUTING": "X19Y10/COUT3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_3_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10842 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F4;;1;X19Y10/E240;X19Y10/E240/F4;1;X21Y10/X07;X21Y10/X07/E242;1;X21Y10/D4;X21Y10/D4/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[26]": {
          "hide_name": 0,
          "bits": [ 10841 ] ,
          "attributes": {
            "ROUTING": "X22Y10/W130;X22Y10/W130/Q2;1;X21Y10/A4;X21Y10/A4/W131;1;X24Y10/A3;X24Y10/A3/E271;1;X23Y10/A4;X23Y10/A4/E111;1;X23Y10/A0;X23Y10/A0/E111;1;X23Y10/A1;X23Y10/A1/E111;1;X22Y10/EW10;X22Y10/EW10/Q2;1;X22Y10/Q2;;1;X22Y10/E130;X22Y10/E130/Q2;1;X23Y10/E270;X23Y10/E270/E131;1;X24Y10/A6;X24Y10/A6/E271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 10835 ] ,
          "attributes": {
            "ROUTING": "X9Y11/F0;;1;X9Y11/XD0;X9Y11/XD0/F0;1"
          }
        },
        "c.p_out_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 10833 ] ,
          "attributes": {
            "ROUTING": "X21Y10/F4;;1;X21Y10/XD4;X21Y10/XD4/F4;1"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 10831 ] ,
          "attributes": {
            "ROUTING": "X21Y10/D7;X21Y10/D7/W202;1;X23Y10/OF0;;1;X23Y10/W200;X23Y10/W200/OF0;1;X21Y10/D3;X21Y10/D3/W202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 10830 ] ,
          "attributes": {
            "ROUTING": "X22Y10/N130;X22Y10/N130/F5;1;X22Y10/W240;X22Y10/W240/N130;1;X21Y10/C7;X21Y10/C7/W241;1;X21Y10/W220;X21Y10/W220/W121;1;X21Y10/C3;X21Y10/C3/W220;1;X22Y10/F5;;1;X22Y10/EW20;X22Y10/EW20/F5;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 10829 ] ,
          "attributes": {
            "ROUTING": "X23Y12/EW10;X23Y12/EW10/F2;1;X22Y12/W210;X22Y12/W210/W111;1;X21Y12/N210;X21Y12/N210/W211;1;X21Y10/B3;X21Y10/B3/N212;1;X23Y11/W270;X23Y11/W270/N131;1;X21Y11/N270;X21Y11/N270/W272;1;X21Y10/B7;X21Y10/B7/N271;1;X23Y12/F2;;1;X23Y10/E220;X23Y10/E220/N222;1;X23Y12/N220;X23Y12/N220/F2;1;X24Y10/D6;X24Y10/D6/E221;1;X23Y12/N130;X23Y12/N130/F2;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F_LUT4_F_1_I1_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 10828 ] ,
          "attributes": {
            "ROUTING": "X21Y10/A7;X21Y10/A7/W272;1;X24Y10/F3;;1;X24Y10/W130;X24Y10/W130/F3;1;X23Y10/W270;X23Y10/W270/W131;1;X21Y10/A3;X21Y10/A3/W272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_2_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10824 ] ,
          "attributes": {
            "ROUTING": "X24Y8/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_2_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10823 ] ,
          "attributes": {
            "ROUTING": "X24Y8/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_2_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 10821 ] ,
          "attributes": {
            "ROUTING": "X21Y10/F7;;1;X21Y10/W130;X21Y10/W130/F7;1;X20Y10/W230;X20Y10/W230/W131;1;X19Y10/B5;X19Y10/B5/W231;1"
          }
        },
        "c.p_out_DFFR_Q_2_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 10820 ] ,
          "attributes": {
            "ROUTING": "X24Y8/OF6;;1;X24Y8/W130;X24Y8/W130/OF6;1;X23Y8/W830;X23Y8/W830/W131;1;X19Y8/S250;X19Y8/S250/W834;1;X19Y10/X06;X19Y10/X06/S252;1;X19Y10/A5;X19Y10/A5/X06;1"
          }
        },
        "c.p_out_DFFR_Q_3_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10819 ] ,
          "attributes": {
            "ROUTING": "X19Y10/COUT4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_2_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10817 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F5;;1;X19Y10/E130;X19Y10/E130/F5;1;X20Y10/E270;X20Y10/E270/E131;1;X22Y10/E220;X22Y10/E220/E272;1;X24Y10/D2;X24Y10/D2/E222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[27]": {
          "hide_name": 0,
          "bits": [ 10816 ] ,
          "attributes": {
            "ROUTING": "X24Y10/E270;X24Y10/E270/E262;1;X25Y10/A4;X25Y10/A4/E271;1;X24Y10/A5;X24Y10/A5/X07;1;X21Y10/Q4;;1;X21Y10/EW20;X21Y10/EW20/Q4;1;X22Y10/E260;X22Y10/E260/E121;1;X24Y10/X07;X24Y10/X07/E262;1;X24Y10/A2;X24Y10/A2/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10809 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10808 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT2_F_I0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 10802 ] ,
          "attributes": {
            "ROUTING": "X9Y7/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT2_F_I0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 10801 ] ,
          "attributes": {
            "ROUTING": "X9Y7/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT2_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10799 ] ,
          "attributes": {
            "ROUTING": "X9Y7/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT2_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10798 ] ,
          "attributes": {
            "ROUTING": "X9Y7/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 10793 ] ,
          "attributes": {
            "ROUTING": "X9Y7/E220;X9Y7/E220/OF2;1;X9Y7/C7;X9Y7/C7/E220;1;X9Y7/OF2;;1;X9Y7/EW10;X9Y7/EW10/OF2;1;X8Y7/N250;X8Y7/N250/W111;1;X8Y6/E250;X8Y6/E250/N251;1;X9Y6/S250;X9Y6/S250/E251;1;X9Y7/B5;X9Y7/B5/S251;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10792 ] ,
          "attributes": {
            "ROUTING": "X9Y7/S200;X9Y7/S200/OF0;1;X9Y7/A5;X9Y7/A5/S200;1;X10Y8/N210;X10Y8/N210/E211;1;X10Y7/W210;X10Y7/W210/N211;1;X9Y7/B7;X9Y7/B7/W211;1;X9Y7/OF0;;1;X9Y7/SN10;X9Y7/SN10/OF0;1;X9Y8/E210;X9Y8/E210/S111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10789 ] ,
          "attributes": {
            "ROUTING": "X9Y10/D3;X9Y10/D3/S202;1;X9Y8/OF0;;1;X9Y8/S200;X9Y8/S200/OF0;1;X9Y10/D2;X9Y10/D2/S202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10787 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 10785 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 10784 ] ,
          "attributes": {
            "ROUTING": "X15Y10/COUT2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_1_I3_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 10783 ] ,
          "attributes": {
            "ROUTING": "X15Y10/COUT1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10781 ] ,
          "attributes": {
            "ROUTING": "X9Y10/D0;X9Y10/D0/F2;1;X9Y10/F2;;1;X9Y10/W100;X9Y10/W100/F2;1;X8Y10/E800;X8Y10/E800/W101;1;X16Y10/W130;X16Y10/W130/E808;1;X15Y10/A2;X15Y10/A2/W131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[0]": {
          "hide_name": 0,
          "bits": [ 10780 ] ,
          "attributes": {
            "ROUTING": "X9Y10/C3;X9Y10/C3/N121;1;X9Y11/C7;X9Y11/C7/N130;1;X9Y11/N130;X9Y11/N130/Q0;1;X9Y10/B0;X9Y10/B0/N131;1;X9Y11/Q0;;1;X9Y11/SN20;X9Y11/SN20/Q0;1;X9Y10/C2;X9Y10/C2/N121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 10775 ] ,
          "attributes": {
            "ROUTING": "X9Y10/F0;;1;X9Y10/XD0;X9Y10/XD0/F0;1"
          }
        },
        "cmd_IBUF_I_O[3]": {
          "hide_name": 0,
          "bits": [ 10773 ] ,
          "attributes": {
            "ROUTING": "X9Y8/E830;X9Y8/E830/F5;1;X17Y8/W250;X17Y8/W250/E838;1;X15Y8/S250;X15Y8/S250/W252;1;X15Y10/A3;X15Y10/A3/S252;1;X9Y8/F5;;1;X9Y8/W130;X9Y8/W130/F5;1;X9Y8/D2;X9Y8/D2/W130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cmd_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 10770 ] ,
          "attributes": {
            "ROUTING": "X9Y7/A2;X9Y7/A2/N252;1;X9Y7/A3;X9Y7/A3/N252;1;X9Y8/A0;X9Y8/A0/N251;1;X9Y8/A2;X9Y8/A2/N251;1;X9Y10/Q0;;1;X9Y10/SN10;X9Y10/SN10/Q0;1;X9Y9/N250;X9Y9/N250/N111;1;X9Y8/A1;X9Y8/A1/N251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 10768 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F2;;1;X9Y8/XD2;X9Y8/XD2/F2;1"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT4_F_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10763 ] ,
          "attributes": {
            "ROUTING": "X10Y7/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT4_F_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10762 ] ,
          "attributes": {
            "ROUTING": "X10Y7/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 10757 ] ,
          "attributes": {
            "ROUTING": "X10Y7/D5;X10Y7/D5/S241;1;X10Y7/D4;X10Y7/D4/S241;1;X10Y6/S240;X10Y6/S240/E241;1;X10Y7/W100;X10Y7/W100/OF0;1;X9Y7/N240;X9Y7/N240/W101;1;X9Y6/E240;X9Y6/E240/N241;1;X10Y7/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 10756 ] ,
          "attributes": {
            "ROUTING": "X10Y7/C5;X10Y7/C5/S220;1;X10Y7/F2;;1;X10Y7/S220;X10Y7/S220/F2;1;X10Y7/C4;X10Y7/C4/S220;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 10755 ] ,
          "attributes": {
            "ROUTING": "X10Y7/B5;X10Y7/B5/X08;1;X10Y7/F7;;1;X10Y7/X08;X10Y7/X08/F7;1;X10Y7/B4;X10Y7/B4/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 10751 ] ,
          "attributes": {
            "ROUTING": "X10Y7/A4;X10Y7/A4/W131;1;X11Y7/X06;X11Y7/X06/F1;1;X11Y7/D0;X11Y7/D0/X06;1;X11Y7/F1;;1;X11Y7/W130;X11Y7/W130/F1;1;X10Y7/A5;X10Y7/A5/W131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_I0_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10746 ] ,
          "attributes": {
            "ROUTING": "X10Y6/F2;;1;X10Y6/E130;X10Y6/E130/F2;1;X10Y6/C3;X10Y6/C3/E130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10741 ] ,
          "attributes": {
            "ROUTING": "X11Y4/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10740 ] ,
          "attributes": {
            "ROUTING": "X11Y4/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10734 ] ,
          "attributes": {
            "ROUTING": "X12Y6/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10733 ] ,
          "attributes": {
            "ROUTING": "X12Y6/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 10728 ] ,
          "attributes": {
            "ROUTING": "X13Y10/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 10727 ] ,
          "attributes": {
            "ROUTING": "X13Y10/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 10722 ] ,
          "attributes": {
            "ROUTING": "X12Y10/N100;X12Y10/N100/F0;1;X12Y9/N200;X12Y9/N200/N101;1;X12Y7/X07;X12Y7/X07/N202;1;X12Y7/SEL0;X12Y7/SEL0/X07;1;X12Y10/F0;;1;X12Y10/E130;X12Y10/E130/F0;1;X12Y10/E260;X12Y10/E260/E130;1;X13Y10/SEL0;X13Y10/SEL0/E261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10721 ] ,
          "attributes": {
            "ROUTING": "X12Y7/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10720 ] ,
          "attributes": {
            "ROUTING": "X12Y7/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10717 ] ,
          "attributes": {
            "ROUTING": "X13Y6/F3;;1;X13Y6/N130;X13Y6/N130/F3;1;X13Y6/C7;X13Y6/C7/N130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I3_F_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 10710 ] ,
          "attributes": {
            "ROUTING": "X21Y8/F3;;1;X21Y8/W230;X21Y8/W230/F3;1;X19Y8/X06;X19Y8/X06/W232;1;X19Y8/SEL0;X19Y8/SEL0/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I3_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10709 ] ,
          "attributes": {
            "ROUTING": "X19Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I3_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10708 ] ,
          "attributes": {
            "ROUTING": "X19Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10701 ] ,
          "attributes": {
            "ROUTING": "X13Y13/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10700 ] ,
          "attributes": {
            "ROUTING": "X13Y13/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10692 ] ,
          "attributes": {
            "ROUTING": "X14Y14/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10691 ] ,
          "attributes": {
            "ROUTING": "X14Y14/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10687 ] ,
          "attributes": {
            "ROUTING": "X14Y14/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10686 ] ,
          "attributes": {
            "ROUTING": "X14Y14/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10684 ] ,
          "attributes": {
            "ROUTING": "X14Y14/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10683 ] ,
          "attributes": {
            "ROUTING": "X14Y14/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10678 ] ,
          "attributes": {
            "ROUTING": "X14Y11/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10677 ] ,
          "attributes": {
            "ROUTING": "X14Y11/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10673 ] ,
          "attributes": {
            "ROUTING": "X14Y11/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10672 ] ,
          "attributes": {
            "ROUTING": "X14Y11/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10670 ] ,
          "attributes": {
            "ROUTING": "X14Y11/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10669 ] ,
          "attributes": {
            "ROUTING": "X14Y11/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10665 ] ,
          "attributes": {
            "ROUTING": "X14Y11/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10664 ] ,
          "attributes": {
            "ROUTING": "X14Y11/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10660 ] ,
          "attributes": {
            "ROUTING": "X14Y11/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10659 ] ,
          "attributes": {
            "ROUTING": "X14Y11/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10657 ] ,
          "attributes": {
            "ROUTING": "X14Y11/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10656 ] ,
          "attributes": {
            "ROUTING": "X14Y11/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10654 ] ,
          "attributes": {
            "ROUTING": "X14Y11/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10653 ] ,
          "attributes": {
            "ROUTING": "X14Y11/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10649 ] ,
          "attributes": {
            "ROUTING": "X15Y11/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10648 ] ,
          "attributes": {
            "ROUTING": "X15Y11/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10644 ] ,
          "attributes": {
            "ROUTING": "X15Y11/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10643 ] ,
          "attributes": {
            "ROUTING": "X15Y11/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10641 ] ,
          "attributes": {
            "ROUTING": "X15Y11/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10640 ] ,
          "attributes": {
            "ROUTING": "X15Y11/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10636 ] ,
          "attributes": {
            "ROUTING": "X15Y11/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10635 ] ,
          "attributes": {
            "ROUTING": "X15Y11/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10631 ] ,
          "attributes": {
            "ROUTING": "X15Y11/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10630 ] ,
          "attributes": {
            "ROUTING": "X15Y11/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10628 ] ,
          "attributes": {
            "ROUTING": "X15Y11/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10627 ] ,
          "attributes": {
            "ROUTING": "X15Y11/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10625 ] ,
          "attributes": {
            "ROUTING": "X15Y11/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10624 ] ,
          "attributes": {
            "ROUTING": "X15Y11/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10622 ] ,
          "attributes": {
            "ROUTING": "X13Y11/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10621 ] ,
          "attributes": {
            "ROUTING": "X14Y11/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10617 ] ,
          "attributes": {
            "ROUTING": "X15Y12/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10616 ] ,
          "attributes": {
            "ROUTING": "X15Y12/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10612 ] ,
          "attributes": {
            "ROUTING": "X15Y12/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10611 ] ,
          "attributes": {
            "ROUTING": "X15Y12/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10609 ] ,
          "attributes": {
            "ROUTING": "X15Y12/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10608 ] ,
          "attributes": {
            "ROUTING": "X15Y12/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10604 ] ,
          "attributes": {
            "ROUTING": "X15Y12/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10603 ] ,
          "attributes": {
            "ROUTING": "X15Y12/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10599 ] ,
          "attributes": {
            "ROUTING": "X15Y12/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10598 ] ,
          "attributes": {
            "ROUTING": "X15Y12/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10596 ] ,
          "attributes": {
            "ROUTING": "X15Y12/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10595 ] ,
          "attributes": {
            "ROUTING": "X15Y12/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10593 ] ,
          "attributes": {
            "ROUTING": "X15Y12/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10592 ] ,
          "attributes": {
            "ROUTING": "X15Y12/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10588 ] ,
          "attributes": {
            "ROUTING": "X16Y12/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10587 ] ,
          "attributes": {
            "ROUTING": "X16Y12/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10583 ] ,
          "attributes": {
            "ROUTING": "X16Y12/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10582 ] ,
          "attributes": {
            "ROUTING": "X16Y12/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10580 ] ,
          "attributes": {
            "ROUTING": "X16Y12/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10579 ] ,
          "attributes": {
            "ROUTING": "X16Y12/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10575 ] ,
          "attributes": {
            "ROUTING": "X16Y12/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10574 ] ,
          "attributes": {
            "ROUTING": "X16Y12/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10570 ] ,
          "attributes": {
            "ROUTING": "X16Y12/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10569 ] ,
          "attributes": {
            "ROUTING": "X16Y12/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10567 ] ,
          "attributes": {
            "ROUTING": "X16Y12/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10566 ] ,
          "attributes": {
            "ROUTING": "X16Y12/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_S0[6]": {
          "hide_name": 0,
          "bits": [ 10564 ] ,
          "attributes": {
            "ROUTING": "X15Y10/EW10;X15Y10/EW10/F6;1;X14Y10/S250;X14Y10/S250/W111;1;X14Y11/X04;X14Y11/X04/S251;1;X14Y11/SEL3;X14Y11/SEL3/X04;1;X15Y10/S260;X15Y10/S260/F6;1;X15Y12/X01;X15Y12/X01/S262;1;X15Y12/SEL3;X15Y12/SEL3/X01;1;X15Y10/S220;X15Y10/S220/E100;1;X15Y11/X01;X15Y11/X01/S221;1;X15Y11/SEL3;X15Y11/SEL3/X01;1;X15Y10/F6;;1;X15Y10/E100;X15Y10/E100/F6;1;X16Y10/S240;X16Y10/S240/E101;1;X16Y12/X01;X16Y12/X01/S242;1;X16Y12/SEL3;X16Y12/SEL3/X01;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10563 ] ,
          "attributes": {
            "ROUTING": "X16Y12/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10562 ] ,
          "attributes": {
            "ROUTING": "X16Y12/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT8_O_S0[7]": {
          "hide_name": 0,
          "bits": [ 10560 ] ,
          "attributes": {
            "ROUTING": "X14Y14/N210;X14Y14/N210/OF1;1;X14Y12/N240;X14Y12/N240/N212;1;X14Y11/X03;X14Y11/X03/N241;1;X14Y11/SEL7;X14Y11/SEL7/X03;1;X14Y14/OF1;;1;X15Y14/N210;X15Y14/N210/E211;1;X15Y12/X04;X15Y12/X04/N212;1;X14Y14/E210;X14Y14/E210/OF1;1;X15Y12/SEL7;X15Y12/SEL7/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10559 ] ,
          "attributes": {
            "ROUTING": "X14Y12/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10558 ] ,
          "attributes": {
            "ROUTING": "X15Y12/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10554 ] ,
          "attributes": {
            "ROUTING": "X13Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10553 ] ,
          "attributes": {
            "ROUTING": "X13Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10549 ] ,
          "attributes": {
            "ROUTING": "X13Y8/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10548 ] ,
          "attributes": {
            "ROUTING": "X13Y8/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10546 ] ,
          "attributes": {
            "ROUTING": "X13Y8/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10545 ] ,
          "attributes": {
            "ROUTING": "X13Y8/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 10541 ] ,
          "attributes": {
            "ROUTING": "X10Y8/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 10540 ] ,
          "attributes": {
            "ROUTING": "X10Y8/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 10536 ] ,
          "attributes": {
            "ROUTING": "X15Y12/W130;X15Y12/W130/OF7;1;X14Y12/N830;X14Y12/N830/W131;1;X14Y8/W260;X14Y8/W260/N834;1;X12Y8/W260;X12Y8/W260/W262;1;X10Y8/SEL2;X10Y8/SEL2/W262;1;X15Y12/OF7;;1;X15Y11/N260;X15Y11/N260/N121;1;X15Y9/N270;X15Y9/N270/N262;1;X15Y7/X08;X15Y7/X08/N272;1;X15Y12/SN20;X15Y12/SN20/OF7;1;X15Y7/SEL0;X15Y7/SEL0/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10535 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10534 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10530 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10529 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10525 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10524 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10522 ] ,
          "attributes": {
            "ROUTING": "X11Y11/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10521 ] ,
          "attributes": {
            "ROUTING": "X11Y11/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10517 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10516 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10512 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10511 ] ,
          "attributes": {
            "ROUTING": "X11Y11/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10509 ] ,
          "attributes": {
            "ROUTING": "X11Y11/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10508 ] ,
          "attributes": {
            "ROUTING": "X11Y11/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10504 ] ,
          "attributes": {
            "ROUTING": "X12Y12/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10503 ] ,
          "attributes": {
            "ROUTING": "X12Y12/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10499 ] ,
          "attributes": {
            "ROUTING": "X12Y12/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10498 ] ,
          "attributes": {
            "ROUTING": "X12Y12/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10496 ] ,
          "attributes": {
            "ROUTING": "X12Y12/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10495 ] ,
          "attributes": {
            "ROUTING": "X12Y12/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10491 ] ,
          "attributes": {
            "ROUTING": "X12Y12/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10490 ] ,
          "attributes": {
            "ROUTING": "X12Y12/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10486 ] ,
          "attributes": {
            "ROUTING": "X12Y12/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10485 ] ,
          "attributes": {
            "ROUTING": "X12Y12/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10483 ] ,
          "attributes": {
            "ROUTING": "X12Y12/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10482 ] ,
          "attributes": {
            "ROUTING": "X12Y12/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 10480 ] ,
          "attributes": {
            "ROUTING": "X12Y12/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 10479 ] ,
          "attributes": {
            "ROUTING": "X12Y12/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10477 ] ,
          "attributes": {
            "ROUTING": "X11Y11/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10476 ] ,
          "attributes": {
            "ROUTING": "X11Y11/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10471 ] ,
          "attributes": {
            "ROUTING": "X22Y7/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10470 ] ,
          "attributes": {
            "ROUTING": "X22Y7/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10466 ] ,
          "attributes": {
            "ROUTING": "X22Y7/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10465 ] ,
          "attributes": {
            "ROUTING": "X22Y7/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10463 ] ,
          "attributes": {
            "ROUTING": "X22Y7/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10462 ] ,
          "attributes": {
            "ROUTING": "X22Y7/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10458 ] ,
          "attributes": {
            "ROUTING": "X22Y7/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10457 ] ,
          "attributes": {
            "ROUTING": "X22Y7/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10453 ] ,
          "attributes": {
            "ROUTING": "X22Y7/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10452 ] ,
          "attributes": {
            "ROUTING": "X22Y7/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10450 ] ,
          "attributes": {
            "ROUTING": "X22Y7/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10449 ] ,
          "attributes": {
            "ROUTING": "X22Y7/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10447 ] ,
          "attributes": {
            "ROUTING": "X22Y7/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10446 ] ,
          "attributes": {
            "ROUTING": "X22Y7/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10442 ] ,
          "attributes": {
            "ROUTING": "X23Y7/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10441 ] ,
          "attributes": {
            "ROUTING": "X23Y7/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10437 ] ,
          "attributes": {
            "ROUTING": "X23Y7/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10436 ] ,
          "attributes": {
            "ROUTING": "X23Y7/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10434 ] ,
          "attributes": {
            "ROUTING": "X23Y7/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10433 ] ,
          "attributes": {
            "ROUTING": "X23Y7/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10429 ] ,
          "attributes": {
            "ROUTING": "X23Y7/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10428 ] ,
          "attributes": {
            "ROUTING": "X23Y7/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10424 ] ,
          "attributes": {
            "ROUTING": "X23Y7/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10423 ] ,
          "attributes": {
            "ROUTING": "X23Y7/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10421 ] ,
          "attributes": {
            "ROUTING": "X23Y7/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10420 ] ,
          "attributes": {
            "ROUTING": "X23Y7/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10418 ] ,
          "attributes": {
            "ROUTING": "X23Y7/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10417 ] ,
          "attributes": {
            "ROUTING": "X23Y7/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[7]": {
          "hide_name": 0,
          "bits": [ 10415 ] ,
          "attributes": {
            "ROUTING": "X16Y8/S100;X16Y8/S100/F4;1;X16Y9/S800;X16Y9/S800/S101;1;X16Y17/N230;X16Y17/N230/S808;1;X16Y15/X04;X16Y15/X04/N232;1;X16Y15/SEL7;X16Y15/SEL7/X04;1;X16Y11/A5;X16Y11/A5/S212;1;X16Y11/A3;X16Y11/A3/S272;1;X16Y11/A1;X16Y11/A1/S272;1;X16Y11/A4;X16Y11/A4/S212;1;X16Y11/A6;X16Y11/A6/S212;1;X16Y8/SN10;X16Y8/SN10/F4;1;X16Y9/S210;X16Y9/S210/S111;1;X16Y11/A7;X16Y11/A7/S212;1;X16Y8/E820;X16Y8/E820/F4;1;X24Y8/N240;X24Y8/N240/E828;1;X24Y7/W240;X24Y7/W240/N241;1;X22Y7/SEL7;X22Y7/SEL7/W242;1;X16Y11/A0;X16Y11/A0/S272;1;X16Y8/F4;;1;X16Y8/S130;X16Y8/S130/F4;1;X16Y9/S270;X16Y9/S270/S131;1;X16Y11/A2;X16Y11/A2/S272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10413 ] ,
          "attributes": {
            "ROUTING": "X21Y7/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10412 ] ,
          "attributes": {
            "ROUTING": "X22Y7/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10408 ] ,
          "attributes": {
            "ROUTING": "X15Y15/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10407 ] ,
          "attributes": {
            "ROUTING": "X15Y15/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10403 ] ,
          "attributes": {
            "ROUTING": "X15Y15/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10402 ] ,
          "attributes": {
            "ROUTING": "X15Y15/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10400 ] ,
          "attributes": {
            "ROUTING": "X15Y15/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10399 ] ,
          "attributes": {
            "ROUTING": "X15Y15/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10395 ] ,
          "attributes": {
            "ROUTING": "X15Y15/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10394 ] ,
          "attributes": {
            "ROUTING": "X15Y15/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10390 ] ,
          "attributes": {
            "ROUTING": "X15Y15/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10389 ] ,
          "attributes": {
            "ROUTING": "X15Y15/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10387 ] ,
          "attributes": {
            "ROUTING": "X15Y15/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10386 ] ,
          "attributes": {
            "ROUTING": "X15Y15/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10384 ] ,
          "attributes": {
            "ROUTING": "X15Y15/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10383 ] ,
          "attributes": {
            "ROUTING": "X15Y15/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10379 ] ,
          "attributes": {
            "ROUTING": "X19Y16/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10378 ] ,
          "attributes": {
            "ROUTING": "X19Y16/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10374 ] ,
          "attributes": {
            "ROUTING": "X19Y16/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10373 ] ,
          "attributes": {
            "ROUTING": "X19Y16/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10371 ] ,
          "attributes": {
            "ROUTING": "X19Y16/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10370 ] ,
          "attributes": {
            "ROUTING": "X19Y16/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10366 ] ,
          "attributes": {
            "ROUTING": "X19Y16/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10365 ] ,
          "attributes": {
            "ROUTING": "X19Y16/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10361 ] ,
          "attributes": {
            "ROUTING": "X19Y16/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10360 ] ,
          "attributes": {
            "ROUTING": "X19Y16/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10358 ] ,
          "attributes": {
            "ROUTING": "X19Y16/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10357 ] ,
          "attributes": {
            "ROUTING": "X19Y16/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10355 ] ,
          "attributes": {
            "ROUTING": "X19Y16/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10354 ] ,
          "attributes": {
            "ROUTING": "X19Y16/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O[3]": {
          "hide_name": 0,
          "bits": [ 10351 ] ,
          "attributes": {
            "ROUTING": "X17Y13/D2;X17Y13/D2/E221;1;X17Y13/D3;X17Y13/D3/E221;1;X16Y13/E220;X16Y13/E220/E272;1;X14Y13/E270;X14Y13/E270/F7;1;X14Y13/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 10349 ] ,
          "attributes": {
            "ROUTING": "X23Y7/C4;X23Y7/C4/E242;1;X22Y7/C4;X22Y7/C4/E241;1;X22Y7/C6;X22Y7/C6/E241;1;X23Y7/C3;X23Y7/C3/E242;1;X22Y7/C5;X22Y7/C5/E241;1;X23Y7/C5;X23Y7/C5/E242;1;X18Y9/N220;X18Y9/N220/N222;1;X18Y8/W220;X18Y8/W220/N221;1;X16Y8/D1;X16Y8/D1/W222;1;X22Y13/N830;X22Y13/N830/E834;1;X22Y5/S260;X22Y5/S260/N838;1;X22Y7/C1;X22Y7/C1/S262;1;X19Y13/E810;X19Y13/E810/E130;1;X23Y13/N810;X23Y13/N810/E814;1;X23Y5/S220;X23Y5/S220/N818;1;X23Y7/C6;X23Y7/C6/S222;1;X17Y15/C2;X17Y15/C2/X02;1;X23Y7/C7;X23Y7/C7/S222;1;X22Y7/C3;X22Y7/C3/E241;1;X21Y11/N820;X21Y11/N820/N272;1;X19Y13/E270;X19Y13/E270/OF7;1;X22Y7/C0;X22Y7/C0/E241;1;X18Y11/N220;X18Y11/N220/N272;1;X17Y15/C0;X17Y15/C0/X02;1;X17Y15/C7;X17Y15/C7/X06;1;X19Y13/E130;X19Y13/E130/OF7;1;X21Y7/E240;X21Y7/E240/N824;1;X22Y7/C7;X22Y7/C7/E241;1;X16Y11/C2;X16Y11/C2/N262;1;X16Y11/C1;X16Y11/C1/N262;1;X16Y15/C5;X16Y15/C5/S222;1;X19Y14/E820;X19Y14/E820/S121;1;X23Y14/N820;X23Y14/N820/E824;1;X23Y6/S100;X23Y6/S100/N828;1;X23Y7/C1;X23Y7/C1/S101;1;X17Y15/C3;X17Y15/C3/X02;1;X17Y15/C1;X17Y15/C1/X02;1;X16Y15/C1;X16Y15/C1/X01;1;X17Y13/S270;X17Y13/S270/W272;1;X16Y13/N260;X16Y13/N260/W834;1;X17Y13/A2;X17Y13/A2/W272;1;X17Y15/X02;X17Y15/X02/S272;1;X17Y13/A3;X17Y13/A3/W272;1;X17Y15/C4;X17Y15/C4/X06;1;X16Y11/C7;X16Y11/C7/N222;1;X16Y11/C4;X16Y11/C4/N222;1;X16Y11/C3;X16Y11/C3/N262;1;X16Y13/N220;X16Y13/N220/W221;1;X23Y7/C2;X23Y7/C2/E242;1;X17Y15/X06;X17Y15/X06/S272;1;X16Y15/C3;X16Y15/C3/X01;1;X20Y13/W830;X20Y13/W830/E131;1;X18Y13/N270;X18Y13/N270/W131;1;X16Y15/C0;X16Y15/C0/X01;1;X16Y11/C6;X16Y11/C6/N222;1;X16Y11/C5;X16Y11/C5/N222;1;X16Y13/S220;X16Y13/S220/W221;1;X16Y11/C0;X16Y11/C0/N262;1;X23Y7/C0;X23Y7/C0/S101;1;X16Y15/X01;X16Y15/X01/S222;1;X22Y7/C2;X22Y7/C2/E241;1;X17Y15/C5;X17Y15/C5/X06;1;X19Y13/W130;X19Y13/W130/OF7;1;X16Y15/C6;X16Y15/C6/S222;1;X16Y15/C2;X16Y15/C2/X01;1;X16Y15/C7;X16Y15/C7/S222;1;X16Y15/C4;X16Y15/C4/S222;1;X19Y13/OF7;;1;X19Y13/W270;X19Y13/W270/OF7;1;X19Y13/SN20;X19Y13/SN20/OF7;1;X17Y13/W220;X17Y13/W220/W272;1;X17Y15/C6;X17Y15/C6/X06;1;X18Y13/E830;X18Y13/E830/W131;1;X21Y13/N270;X21Y13/N270/E272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O[4]": {
          "hide_name": 0,
          "bits": [ 10346 ] ,
          "attributes": {
            "ROUTING": "X21Y13/W250;X21Y13/W250/N111;1;X19Y13/X04;X19Y13/X04/W252;1;X19Y13/SEL7;X19Y13/SEL7/X04;1;X21Y14/OF1;;1;X21Y14/SN10;X21Y14/SN10/OF1;1;X21Y13/W210;X21Y13/W210/N111;1;X19Y13/W210;X19Y13/W210/W212;1;X17Y13/X06;X17Y13/X06/W212;1;X17Y13/SEL2;X17Y13/SEL2/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10345 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10344 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 10342 ] ,
          "attributes": {
            "ROUTING": "X18Y13/X08;X18Y13/X08/F7;1;X18Y13/B4;X18Y13/B4/X08;1;X17Y13/C6;X17Y13/C6/X08;1;X17Y13/C4;X17Y13/C4/X08;1;X17Y13/C7;X17Y13/C7/X08;1;X18Y13/F7;;1;X18Y13/W270;X18Y13/W270/F7;1;X17Y13/X08;X17Y13/X08/W271;1;X17Y13/C5;X17Y13/C5/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 10337 ] ,
          "attributes": {
            "ROUTING": "X18Y16/D0;X18Y16/D0/X06;1;X18Y16/D1;X18Y16/D1/X06;1;X18Y16/X06;X18Y16/X06/F3;1;X18Y16/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 10335 ] ,
          "attributes": {
            "ROUTING": "X18Y16/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 10334 ] ,
          "attributes": {
            "ROUTING": "X18Y16/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10329 ] ,
          "attributes": {
            "ROUTING": "X16Y16/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10328 ] ,
          "attributes": {
            "ROUTING": "X16Y16/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10324 ] ,
          "attributes": {
            "ROUTING": "X16Y16/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10323 ] ,
          "attributes": {
            "ROUTING": "X16Y16/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10321 ] ,
          "attributes": {
            "ROUTING": "X16Y16/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10320 ] ,
          "attributes": {
            "ROUTING": "X16Y16/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10316 ] ,
          "attributes": {
            "ROUTING": "X16Y16/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10315 ] ,
          "attributes": {
            "ROUTING": "X16Y16/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10311 ] ,
          "attributes": {
            "ROUTING": "X16Y16/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10310 ] ,
          "attributes": {
            "ROUTING": "X16Y16/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10308 ] ,
          "attributes": {
            "ROUTING": "X16Y16/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10307 ] ,
          "attributes": {
            "ROUTING": "X16Y16/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10305 ] ,
          "attributes": {
            "ROUTING": "X16Y16/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10304 ] ,
          "attributes": {
            "ROUTING": "X16Y16/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10300 ] ,
          "attributes": {
            "ROUTING": "X17Y16/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10299 ] ,
          "attributes": {
            "ROUTING": "X17Y16/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10295 ] ,
          "attributes": {
            "ROUTING": "X17Y16/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10294 ] ,
          "attributes": {
            "ROUTING": "X17Y16/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10292 ] ,
          "attributes": {
            "ROUTING": "X17Y16/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10291 ] ,
          "attributes": {
            "ROUTING": "X17Y16/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10287 ] ,
          "attributes": {
            "ROUTING": "X17Y16/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10286 ] ,
          "attributes": {
            "ROUTING": "X17Y16/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10282 ] ,
          "attributes": {
            "ROUTING": "X17Y16/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10281 ] ,
          "attributes": {
            "ROUTING": "X17Y16/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10279 ] ,
          "attributes": {
            "ROUTING": "X17Y16/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10278 ] ,
          "attributes": {
            "ROUTING": "X17Y16/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10276 ] ,
          "attributes": {
            "ROUTING": "X17Y16/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10275 ] ,
          "attributes": {
            "ROUTING": "X17Y16/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10271 ] ,
          "attributes": {
            "ROUTING": "X20Y16/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10270 ] ,
          "attributes": {
            "ROUTING": "X20Y16/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10266 ] ,
          "attributes": {
            "ROUTING": "X20Y16/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10265 ] ,
          "attributes": {
            "ROUTING": "X20Y16/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10263 ] ,
          "attributes": {
            "ROUTING": "X20Y16/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10262 ] ,
          "attributes": {
            "ROUTING": "X20Y16/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10258 ] ,
          "attributes": {
            "ROUTING": "X20Y16/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10257 ] ,
          "attributes": {
            "ROUTING": "X20Y16/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10253 ] ,
          "attributes": {
            "ROUTING": "X20Y16/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10252 ] ,
          "attributes": {
            "ROUTING": "X20Y16/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10250 ] ,
          "attributes": {
            "ROUTING": "X20Y16/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10249 ] ,
          "attributes": {
            "ROUTING": "X20Y16/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10247 ] ,
          "attributes": {
            "ROUTING": "X20Y16/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10246 ] ,
          "attributes": {
            "ROUTING": "X20Y16/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10242 ] ,
          "attributes": {
            "ROUTING": "X21Y16/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10241 ] ,
          "attributes": {
            "ROUTING": "X21Y16/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10237 ] ,
          "attributes": {
            "ROUTING": "X21Y16/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10236 ] ,
          "attributes": {
            "ROUTING": "X21Y16/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10234 ] ,
          "attributes": {
            "ROUTING": "X21Y16/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10233 ] ,
          "attributes": {
            "ROUTING": "X21Y16/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10229 ] ,
          "attributes": {
            "ROUTING": "X21Y16/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10228 ] ,
          "attributes": {
            "ROUTING": "X21Y16/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10224 ] ,
          "attributes": {
            "ROUTING": "X21Y16/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10223 ] ,
          "attributes": {
            "ROUTING": "X21Y16/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10221 ] ,
          "attributes": {
            "ROUTING": "X21Y16/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10220 ] ,
          "attributes": {
            "ROUTING": "X21Y16/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10218 ] ,
          "attributes": {
            "ROUTING": "X21Y16/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10217 ] ,
          "attributes": {
            "ROUTING": "X21Y16/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 10215 ] ,
          "attributes": {
            "ROUTING": "X20Y16/OF7;;5;X20Y16/N810;X20Y16/N810/W130;5;X20Y8/N810;X20Y8/N810/N818;5;X20Y0/E810;X20Y0/E810/N818;5;X24Y0/S210;X24Y0/S210/E814;5;X24Y0/A6;X24Y0/A6/S210;5;X22Y7/A6;X22Y7/A6/E272;5;X22Y7/A7;X22Y7/A7/E272;5;X22Y7/A4;X22Y7/A4/E272;5;X22Y7/A5;X22Y7/A5/E272;5;X22Y7/A2;X22Y7/A2/E272;5;X22Y7/A3;X22Y7/A3/E272;5;X22Y7/A0;X22Y7/A0/E272;5;X20Y16/SN20;X20Y16/SN20/OF7;5;X20Y15/N820;X20Y15/N820/N121;5;X20Y7/E270;X20Y7/E270/N828;5;X22Y7/A1;X22Y7/A1/E272;5;X17Y8/N250;X17Y8/N250/W252;5;X17Y7/A3;X17Y7/A3/N251;5;X19Y16/N830;X19Y16/N830/W131;5;X19Y8/W250;X19Y8/W250/N838;5;X17Y8/A1;X17Y8/A1/W252;5;X17Y15/A6;X17Y15/A6/N231;5;X17Y15/A7;X17Y15/A7/N231;5;X17Y15/A4;X17Y15/A4/N231;5;X20Y16/W130;X20Y16/W130/OF7;5;X19Y16/W230;X19Y16/W230/W131;5;X17Y16/N230;X17Y16/N230/W232;5;X17Y15/A5;X17Y15/A5/N231;5;X17Y15/A2;X17Y15/A2/N251;5;X17Y15/A3;X17Y15/A3/N251;5;X17Y15/A0;X17Y15/A0/N251;5;X21Y16/W830;X21Y16/W830/E131;5;X17Y16/N250;X17Y16/N250/W834;5;X17Y15/A1;X17Y15/A1/N251;5;X16Y15/A6;X16Y15/A6/N211;5;X16Y15/A7;X16Y15/A7/N211;5;X16Y15/A4;X16Y15/A4/N211;5;X20Y16/E130;X20Y16/E130/OF7;5;X20Y16/W810;X20Y16/W810/E130;5;X16Y16/N210;X16Y16/N210/W814;5;X16Y15/A5;X16Y15/A5/N211;5;X16Y15/A2;X16Y15/A2/N271;5;X16Y15/A3;X16Y15/A3/N271;5;X16Y15/A0;X16Y15/A0/N271;5;X20Y16/W270;X20Y16/W270/OF7;5;X18Y16/W270;X18Y16/W270/W272;5;X16Y16/N270;X16Y16/N270/W272;5;X16Y15/A1;X16Y15/A1/N271;5;X23Y7/A1;X23Y7/A1/X02;5;X23Y7/A0;X23Y7/A0/X02;5;X23Y7/A3;X23Y7/A3/X02;5;X23Y7/X02;X23Y7/X02/W231;5;X23Y7/A2;X23Y7/A2/X02;5;X23Y7/A5;X23Y7/A5/X06;5;X23Y7/A4;X23Y7/A4/X06;5;X23Y7/A7;X23Y7/A7/X06;5;X24Y0/LT02;X24Y0/LT02/A6;5;X24Y7/LBO0;X24Y7/LBO0/LT01;5;X24Y7/W230;X24Y7/W230/LB31;5;X23Y7/X06;X23Y7/X06/W231;5;X23Y7/A6;X23Y7/A6/X06;5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 10214 ] ,
          "attributes": {
            "ROUTING": "X19Y16/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 10213 ] ,
          "attributes": {
            "ROUTING": "X20Y16/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0[7]": {
          "hide_name": 0,
          "bits": [ 10211 ] ,
          "attributes": {
            "ROUTING": "X18Y16/X07;X18Y16/X07/F6;1;X18Y16/SEL0;X18Y16/SEL0/X07;1;X18Y16/F6;;1;X18Y16/W260;X18Y16/W260/F6;1;X16Y16/X03;X16Y16/X03/W262;1;X16Y16/SEL7;X16Y16/SEL7/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 10209 ] ,
          "attributes": {
            "ROUTING": "X16Y15/B5;X16Y15/B5/X03;1;X23Y7/B0;X23Y7/B0/X04;1;X15Y8/E260;X15Y8/E260/N838;1;X17Y8/C1;X17Y8/C1/E262;1;X17Y15/B0;X17Y15/B0/X05;1;X22Y7/B6;X22Y7/B6/X08;1;X23Y7/B4;X23Y7/B4/N251;1;X23Y7/B7;X23Y7/B7/N251;1;X23Y7/B6;X23Y7/B6/N251;1;X16Y7/E270;X16Y7/E270/N828;1;X17Y7/X04;X17Y7/X04/E271;1;X17Y7/B3;X17Y7/B3/X04;1;X22Y7/B2;X22Y7/B2/X04;1;X16Y15/B4;X16Y15/B4/X03;1;X17Y15/B7;X17Y15/B7/N271;1;X16Y15/X03;X16Y15/X03/N261;1;X22Y7/B4;X22Y7/B4/X08;1;X23Y8/N250;X23Y8/N250/E838;1;X23Y7/B5;X23Y7/B5/N251;1;X22Y7/B0;X22Y7/B0/X04;1;X23Y7/B3;X23Y7/B3/X04;1;X16Y15/B0;X16Y15/B0/X05;1;X17Y15/B2;X17Y15/B2/X03;1;X22Y7/B5;X22Y7/B5/X08;1;X22Y7/B3;X22Y7/B3/X04;1;X22Y7/X08;X22Y7/X08/W272;1;X22Y7/B7;X22Y7/B7/X08;1;X17Y15/B5;X17Y15/B5/N271;1;X23Y7/X04;X23Y7/X04/W271;1;X23Y7/B2;X23Y7/B2/X04;1;X16Y15/N820;X16Y15/N820/N121;1;X16Y7/E820;X16Y7/E820/N828;1;X24Y7/W270;X24Y7/W270/E828;1;X22Y7/X04;X22Y7/X04/W272;1;X22Y7/B1;X22Y7/B1/X04;1;X16Y15/E260;X16Y15/E260/N121;1;X17Y15/X03;X17Y15/X03/E261;1;X17Y15/B3;X17Y15/B3/X03;1;X15Y8/E830;X15Y8/E830/N838;1;X16Y16/N260;X16Y16/N260/E130;1;X16Y15/X05;X16Y15/X05/N261;1;X16Y15/B1;X16Y15/B1/X05;1;X17Y15/B6;X17Y15/B6/N271;1;X17Y15/B4;X17Y15/B4/N271;1;X17Y16/N270;X17Y16/N270/E131;1;X16Y16/E130;X16Y16/E130/OF7;1;X16Y15/B6;X16Y15/B6/X05;1;X23Y7/B1;X23Y7/B1/X04;1;X16Y15/B7;X16Y15/B7/X05;1;X16Y16/SN20;X16Y16/SN20/OF7;1;X16Y15/E220;X16Y15/E220/N121;1;X17Y15/X05;X17Y15/X05/E221;1;X17Y15/B1;X17Y15/B1/X05;1;X18Y16/A0;X18Y16/A0/E272;1;X16Y16/E270;X16Y16/E270/OF7;1;X18Y16/A1;X18Y16/A1/E272;1;X16Y16/OF7;;1;X16Y16/W130;X16Y16/W130/OF7;1;X15Y16/N830;X15Y16/N830/W131;1;X16Y15/B2;X16Y15/B2/X03;1;X16Y15/B3;X16Y15/B3/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10207 ] ,
          "attributes": {
            "ROUTING": "X15Y16/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10206 ] ,
          "attributes": {
            "ROUTING": "X16Y16/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10200 ] ,
          "attributes": {
            "ROUTING": "X18Y12/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10199 ] ,
          "attributes": {
            "ROUTING": "X18Y12/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10195 ] ,
          "attributes": {
            "ROUTING": "X18Y12/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10194 ] ,
          "attributes": {
            "ROUTING": "X18Y12/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10192 ] ,
          "attributes": {
            "ROUTING": "X18Y12/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10191 ] ,
          "attributes": {
            "ROUTING": "X18Y12/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10187 ] ,
          "attributes": {
            "ROUTING": "X18Y12/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10186 ] ,
          "attributes": {
            "ROUTING": "X18Y12/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10182 ] ,
          "attributes": {
            "ROUTING": "X18Y12/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10181 ] ,
          "attributes": {
            "ROUTING": "X18Y12/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10179 ] ,
          "attributes": {
            "ROUTING": "X18Y12/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10178 ] ,
          "attributes": {
            "ROUTING": "X18Y12/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10174 ] ,
          "attributes": {
            "ROUTING": "X19Y12/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10173 ] ,
          "attributes": {
            "ROUTING": "X19Y12/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10169 ] ,
          "attributes": {
            "ROUTING": "X19Y12/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10168 ] ,
          "attributes": {
            "ROUTING": "X19Y12/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10166 ] ,
          "attributes": {
            "ROUTING": "X19Y12/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10165 ] ,
          "attributes": {
            "ROUTING": "X19Y12/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10161 ] ,
          "attributes": {
            "ROUTING": "X19Y12/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10160 ] ,
          "attributes": {
            "ROUTING": "X19Y12/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10156 ] ,
          "attributes": {
            "ROUTING": "X19Y12/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10155 ] ,
          "attributes": {
            "ROUTING": "X19Y12/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10153 ] ,
          "attributes": {
            "ROUTING": "X19Y12/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10152 ] ,
          "attributes": {
            "ROUTING": "X19Y12/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_O": {
          "hide_name": 0,
          "bits": [ 10150 ] ,
          "attributes": {
            "ROUTING": "X18Y12/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 10149 ] ,
          "attributes": {
            "ROUTING": "X19Y12/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 10148 ] ,
          "attributes": {
            "ROUTING": "X19Y12/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_O": {
          "hide_name": 0,
          "bits": [ 10146 ] ,
          "attributes": {
            "ROUTING": "X17Y12/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 10145 ] ,
          "attributes": {
            "ROUTING": "X18Y12/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 10144 ] ,
          "attributes": {
            "ROUTING": "X18Y12/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10140 ] ,
          "attributes": {
            "ROUTING": "X16Y14/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10139 ] ,
          "attributes": {
            "ROUTING": "X16Y14/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10135 ] ,
          "attributes": {
            "ROUTING": "X16Y14/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10134 ] ,
          "attributes": {
            "ROUTING": "X16Y14/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10132 ] ,
          "attributes": {
            "ROUTING": "X16Y14/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10131 ] ,
          "attributes": {
            "ROUTING": "X16Y14/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0[6]": {
          "hide_name": 0,
          "bits": [ 10129 ] ,
          "attributes": {
            "ROUTING": "X17Y12/S100;X17Y12/S100/F7;1;X17Y12/E210;X17Y12/E210/S100;1;X18Y12/X02;X18Y12/X02/E211;1;X18Y12/SEL3;X18Y12/SEL3/X02;1;X17Y12/F7;;1;X17Y12/E270;X17Y12/E270/F7;1;X19Y12/X04;X19Y12/X04/E272;1;X19Y12/SEL3;X19Y12/SEL3/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 10126 ] ,
          "attributes": {
            "ROUTING": "X17Y14/D6;X17Y14/D6/X02;1;X17Y14/F3;;1;X17Y14/X02;X17Y14/X02/F3;1;X17Y14/D7;X17Y14/D7/X02;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0[7]": {
          "hide_name": 0,
          "bits": [ 10124 ] ,
          "attributes": {
            "ROUTING": "X18Y14/N210;X18Y14/N210/E212;1;X18Y12/X04;X18Y12/X04/N212;1;X18Y12/SEL7;X18Y12/SEL7/X04;1;X16Y14/E210;X16Y14/E210/OF1;1;X17Y14/SEL6;X17Y14/SEL6/X06;1;X17Y14/X06;X17Y14/X06/E211;1;X16Y14/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[5]": {
          "hide_name": 0,
          "bits": [ 10122 ] ,
          "attributes": {
            "ROUTING": "X17Y7/W220;X17Y7/W220/S221;1;X17Y7/C3;X17Y7/C3/W220;1;X22Y7/SEL1;X22Y7/SEL1/S261;1;X17Y14/N810;X17Y14/N810/W130;1;X17Y6/S220;X17Y6/S220/N818;1;X17Y8/D1;X17Y8/D1/S222;1;X23Y7/SEL1;X23Y7/SEL1/S261;1;X17Y14/E130;X17Y14/E130/OF6;1;X18Y14/E830;X18Y14/E830/E131;1;X22Y14/N830;X22Y14/N830/E834;1;X22Y6/S260;X22Y6/S260/N838;1;X22Y7/SEL5;X22Y7/SEL5/S261;1;X17Y14/E260;X17Y14/E260/OF6;1;X19Y14/E830;X19Y14/E830/E262;1;X23Y7/SEL5;X23Y7/SEL5/S261;1;X23Y14/N830;X23Y14/N830/E834;1;X23Y6/S260;X23Y6/S260/N838;1;X16Y15/SEL5;X16Y15/SEL5/S261;1;X16Y15/SEL1;X16Y15/SEL1/S261;1;X16Y14/S260;X16Y14/S260/W261;1;X17Y14/W260;X17Y14/W260/OF6;1;X17Y14/OF6;;1;X17Y15/SEL1;X17Y15/SEL1/X04;1;X17Y14/S270;X17Y14/S270/W130;1;X17Y15/X04;X17Y15/X04/S271;1;X17Y15/SEL5;X17Y15/SEL5/X04;1;X17Y14/W130;X17Y14/W130/OF6;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10121 ] ,
          "attributes": {
            "ROUTING": "X17Y14/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10120 ] ,
          "attributes": {
            "ROUTING": "X17Y14/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 10112 ] ,
          "attributes": {
            "ROUTING": "X13Y14/F1;;1;X13Y14/X06;X13Y14/X06/F1;1;X13Y14/SEL2;X13Y14/SEL2/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 10111 ] ,
          "attributes": {
            "ROUTING": "X13Y14/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 10110 ] ,
          "attributes": {
            "ROUTING": "X13Y14/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10108 ] ,
          "attributes": {
            "ROUTING": "X13Y13/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10107 ] ,
          "attributes": {
            "ROUTING": "X13Y13/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I2_1_F": {
          "hide_name": 0,
          "bits": [ 10105 ] ,
          "attributes": {
            "ROUTING": "X13Y12/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 10103 ] ,
          "attributes": {
            "ROUTING": "X13Y12/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 10099 ] ,
          "attributes": {
            "ROUTING": "X13Y12/D2;X13Y12/D2/N101;1;X13Y13/N100;X13Y13/N100/OF2;1;X13Y12/D3;X13Y12/D3/N101;1;X13Y12/D6;X13Y12/D6/X07;1;X13Y13/OF2;;1;X13Y13/N220;X13Y13/N220/OF2;1;X13Y12/X07;X13Y12/X07/N221;1;X13Y12/D7;X13Y12/D7/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 10098 ] ,
          "attributes": {
            "ROUTING": "X13Y12/C3;X13Y12/C3/E130;1;X13Y12/C2;X13Y12/C2/E130;1;X13Y12/E130;X13Y12/E130/F0;1;X13Y12/C7;X13Y12/C7/N130;1;X13Y12/F0;;1;X13Y12/N130;X13Y12/N130/F0;1;X13Y12/C6;X13Y12/C6/N130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 10094 ] ,
          "attributes": {
            "ROUTING": "X12Y13/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 10093 ] ,
          "attributes": {
            "ROUTING": "X12Y13/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 10091 ] ,
          "attributes": {
            "ROUTING": "X13Y12/SEL2;X13Y12/SEL2/X08;1;X13Y12/SEL6;X13Y12/SEL6/X08;1;X13Y14/S100;X13Y14/S100/OF2;1;X13Y14/N210;X13Y14/N210/S100;1;X13Y12/X08;X13Y12/X08/N212;1;X13Y14/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10090 ] ,
          "attributes": {
            "ROUTING": "X13Y12/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10089 ] ,
          "attributes": {
            "ROUTING": "X13Y12/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[6]": {
          "hide_name": 0,
          "bits": [ 10086 ] ,
          "attributes": {
            "ROUTING": "X23Y9/W100;X23Y9/W100/E838;1;X22Y9/N240;X22Y9/N240/W101;1;X22Y7/SEL3;X22Y7/SEL3/N242;1;X16Y13/S270;X16Y13/S270/E271;1;X16Y15/X02;X16Y15/X02/S272;1;X16Y15/SEL3;X16Y15/SEL3/X02;1;X13Y9/E260;X13Y9/E260/N261;1;X15Y9/E830;X15Y9/E830/E262;1;X23Y9/N260;X23Y9/N260/E838;1;X23Y7/X01;X23Y7/X01/N262;1;X23Y7/SEL3;X23Y7/SEL3/X01;1;X13Y13/E260;X13Y13/E260/S261;1;X12Y12/C0;X12Y12/C0/W261;1;X12Y12/C3;X12Y12/C3/W261;1;X15Y13/E270;X15Y13/E270/E262;1;X12Y12/C4;X12Y12/C4/W261;1;X12Y12/C7;X12Y12/C7/W261;1;X13Y15/E270;X13Y15/E270/S271;1;X15Y15/E220;X15Y15/E220/E272;1;X17Y15/X01;X17Y15/X01/E222;1;X17Y15/SEL3;X17Y15/SEL3/X01;1;X13Y15/X04;X13Y15/X04/S271;1;X13Y12/N260;X13Y12/N260/OF6;1;X13Y10/N260;X13Y10/N260/N262;1;X13Y12/S260;X13Y12/S260/OF6;1;X13Y14/S270;X13Y14/S270/S262;1;X12Y12/C6;X12Y12/C6/W261;1;X13Y15/B2;X13Y15/B2/X04;1;X13Y12/OF6;;1;X12Y12/C5;X12Y12/C5/W261;1;X12Y12/C2;X12Y12/C2/W261;1;X13Y12/W260;X13Y12/W260/OF6;1;X12Y12/C1;X12Y12/C1/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 10085 ] ,
          "attributes": {
            "ROUTING": "X23Y7/SEL2;X23Y7/SEL2/X05;1;X23Y8/N240;X23Y8/N240/E828;1;X23Y7/X05;X23Y7/X05/N241;1;X23Y7/SEL0;X23Y7/SEL0/X05;1;X22Y7/SEL6;X22Y7/SEL6/X05;1;X15Y8/E820;X15Y8/E820/N824;1;X22Y7/SEL4;X22Y7/SEL4/X05;1;X22Y7/X05;X22Y7/X05/N202;1;X22Y7/SEL0;X22Y7/SEL0/X05;1;X14Y11/E830;X14Y11/E830/N131;1;X23Y7/SEL6;X23Y7/SEL6/X05;1;X22Y7/SEL2;X22Y7/SEL2/X05;1;X15Y12/N820;X15Y12/N820/E121;1;X14Y12/N130;X14Y12/N130/F4;1;X12Y12/B0;X12Y12/B0/X07;1;X17Y15/SEL6;X17Y15/SEL6/E262;1;X15Y14/S260;X15Y14/S260/S262;1;X12Y12/B3;X12Y12/B3/X03;1;X22Y11/N250;X22Y11/N250/E838;1;X22Y9/N200;X22Y9/N200/N252;1;X14Y12/W100;X14Y12/W100/F4;1;X13Y12/S240;X13Y12/S240/W101;1;X13Y14/S250;X13Y14/S250/S242;1;X13Y15/A2;X13Y15/A2/S251;1;X12Y12/B7;X12Y12/B7/X07;1;X16Y15/SEL6;X16Y15/SEL6/E262;1;X16Y15/SEL0;X16Y15/SEL0/E262;1;X12Y12/X03;X12Y12/X03/W242;1;X12Y12/B5;X12Y12/B5/X03;1;X14Y12/W240;X14Y12/W240/F4;1;X12Y12/X07;X12Y12/X07/W242;1;X12Y12/B1;X12Y12/B1/X07;1;X14Y12/SN20;X14Y12/SN20/F4;1;X16Y15/SEL4;X16Y15/SEL4/E262;1;X16Y15/SEL2;X16Y15/SEL2/E262;1;X15Y12/S260;X15Y12/S260/E121;1;X14Y13/S260;X14Y13/S260/S121;1;X14Y15/E260;X14Y15/E260/S262;1;X12Y12/B4;X12Y12/B4/X03;1;X15Y15/E260;X15Y15/E260/S261;1;X23Y7/SEL4;X23Y7/SEL4/X05;1;X14Y12/EW20;X14Y12/EW20/F4;1;X14Y12/F4;;1;X17Y15/SEL4;X17Y15/SEL4/E262;1;X17Y15/SEL2;X17Y15/SEL2/E262;1;X17Y15/SEL0;X17Y15/SEL0/E262;1;X12Y12/B6;X12Y12/B6/X07;1;X12Y12/B2;X12Y12/B2/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT4_I3_1_F": {
          "hide_name": 0,
          "bits": [ 10082 ] ,
          "attributes": {
            "ROUTING": "X12Y10/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 10080 ] ,
          "attributes": {
            "ROUTING": "X12Y10/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10076 ] ,
          "attributes": {
            "ROUTING": "X18Y15/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10075 ] ,
          "attributes": {
            "ROUTING": "X18Y15/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10071 ] ,
          "attributes": {
            "ROUTING": "X18Y15/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10070 ] ,
          "attributes": {
            "ROUTING": "X18Y15/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10068 ] ,
          "attributes": {
            "ROUTING": "X18Y15/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10067 ] ,
          "attributes": {
            "ROUTING": "X18Y15/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10063 ] ,
          "attributes": {
            "ROUTING": "X18Y15/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10062 ] ,
          "attributes": {
            "ROUTING": "X18Y15/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10058 ] ,
          "attributes": {
            "ROUTING": "X18Y15/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10057 ] ,
          "attributes": {
            "ROUTING": "X18Y15/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10055 ] ,
          "attributes": {
            "ROUTING": "X18Y15/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10054 ] ,
          "attributes": {
            "ROUTING": "X18Y15/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10052 ] ,
          "attributes": {
            "ROUTING": "X18Y15/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10051 ] ,
          "attributes": {
            "ROUTING": "X18Y15/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10047 ] ,
          "attributes": {
            "ROUTING": "X19Y15/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10046 ] ,
          "attributes": {
            "ROUTING": "X19Y15/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10042 ] ,
          "attributes": {
            "ROUTING": "X19Y15/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10041 ] ,
          "attributes": {
            "ROUTING": "X19Y15/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10039 ] ,
          "attributes": {
            "ROUTING": "X19Y15/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10038 ] ,
          "attributes": {
            "ROUTING": "X19Y15/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10034 ] ,
          "attributes": {
            "ROUTING": "X19Y15/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10033 ] ,
          "attributes": {
            "ROUTING": "X19Y15/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10029 ] ,
          "attributes": {
            "ROUTING": "X19Y15/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10028 ] ,
          "attributes": {
            "ROUTING": "X19Y15/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10026 ] ,
          "attributes": {
            "ROUTING": "X19Y15/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10025 ] ,
          "attributes": {
            "ROUTING": "X19Y15/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10023 ] ,
          "attributes": {
            "ROUTING": "X19Y15/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10022 ] ,
          "attributes": {
            "ROUTING": "X19Y15/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O[5]": {
          "hide_name": 0,
          "bits": [ 10020 ] ,
          "attributes": {
            "ROUTING": "X18Y15/W270;X18Y15/W270/OF7;1;X16Y15/W220;X16Y15/W220/W272;1;X14Y15/X05;X14Y15/X05/W222;1;X14Y15/B6;X14Y15/B6/X05;1;X15Y15/SEL5;X15Y15/SEL5/X04;1;X18Y15/OF7;;1;X18Y15/W130;X18Y15/W130/OF7;1;X17Y15/W270;X17Y15/W270/W131;1;X15Y15/X04;X15Y15/X04/W272;1;X15Y15/SEL1;X15Y15/SEL1/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10019 ] ,
          "attributes": {
            "ROUTING": "X17Y15/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10018 ] ,
          "attributes": {
            "ROUTING": "X18Y15/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10014 ] ,
          "attributes": {
            "ROUTING": "X10Y10/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10013 ] ,
          "attributes": {
            "ROUTING": "X10Y10/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10009 ] ,
          "attributes": {
            "ROUTING": "X10Y10/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10008 ] ,
          "attributes": {
            "ROUTING": "X10Y10/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10006 ] ,
          "attributes": {
            "ROUTING": "X10Y10/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10005 ] ,
          "attributes": {
            "ROUTING": "X10Y10/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10001 ] ,
          "attributes": {
            "ROUTING": "X10Y10/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10000 ] ,
          "attributes": {
            "ROUTING": "X10Y10/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9996 ] ,
          "attributes": {
            "ROUTING": "X10Y10/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9995 ] ,
          "attributes": {
            "ROUTING": "X10Y10/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9993 ] ,
          "attributes": {
            "ROUTING": "X10Y10/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9992 ] ,
          "attributes": {
            "ROUTING": "X10Y10/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9990 ] ,
          "attributes": {
            "ROUTING": "X10Y10/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9989 ] ,
          "attributes": {
            "ROUTING": "X10Y10/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9985 ] ,
          "attributes": {
            "ROUTING": "X11Y10/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9984 ] ,
          "attributes": {
            "ROUTING": "X11Y10/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9980 ] ,
          "attributes": {
            "ROUTING": "X11Y10/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9979 ] ,
          "attributes": {
            "ROUTING": "X11Y10/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9977 ] ,
          "attributes": {
            "ROUTING": "X11Y10/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9976 ] ,
          "attributes": {
            "ROUTING": "X11Y10/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9972 ] ,
          "attributes": {
            "ROUTING": "X11Y10/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9971 ] ,
          "attributes": {
            "ROUTING": "X11Y10/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9967 ] ,
          "attributes": {
            "ROUTING": "X11Y10/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9966 ] ,
          "attributes": {
            "ROUTING": "X11Y10/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9964 ] ,
          "attributes": {
            "ROUTING": "X11Y10/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9963 ] ,
          "attributes": {
            "ROUTING": "X11Y10/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9961 ] ,
          "attributes": {
            "ROUTING": "X11Y10/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9960 ] ,
          "attributes": {
            "ROUTING": "X11Y10/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 9958 ] ,
          "attributes": {
            "ROUTING": "X9Y10/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 9957 ] ,
          "attributes": {
            "ROUTING": "X10Y10/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9953 ] ,
          "attributes": {
            "ROUTING": "X11Y12/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9952 ] ,
          "attributes": {
            "ROUTING": "X11Y12/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9948 ] ,
          "attributes": {
            "ROUTING": "X11Y12/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9947 ] ,
          "attributes": {
            "ROUTING": "X11Y12/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9945 ] ,
          "attributes": {
            "ROUTING": "X11Y12/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9944 ] ,
          "attributes": {
            "ROUTING": "X11Y12/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9940 ] ,
          "attributes": {
            "ROUTING": "X11Y12/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9939 ] ,
          "attributes": {
            "ROUTING": "X11Y12/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9935 ] ,
          "attributes": {
            "ROUTING": "X11Y12/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9934 ] ,
          "attributes": {
            "ROUTING": "X11Y12/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9932 ] ,
          "attributes": {
            "ROUTING": "X11Y12/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9931 ] ,
          "attributes": {
            "ROUTING": "X11Y12/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9929 ] ,
          "attributes": {
            "ROUTING": "X11Y12/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9928 ] ,
          "attributes": {
            "ROUTING": "X11Y12/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O[6]": {
          "hide_name": 0,
          "bits": [ 9923 ] ,
          "attributes": {
            "ROUTING": "X18Y14/SN20;X18Y14/SN20/OF7;1;X18Y15/W260;X18Y15/W260/S121;1;X16Y15/W260;X16Y15/W260/W262;1;X14Y15/C6;X14Y15/C6/W262;1;X18Y14/OF7;;1;X18Y14/W130;X18Y14/W130/OF7;1;X17Y14/W230;X17Y14/W230/W131;1;X15Y14/S230;X15Y14/S230/W232;1;X15Y15/X02;X15Y15/X02/S231;1;X15Y15/SEL3;X15Y15/SEL3/X02;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9919 ] ,
          "attributes": {
            "ROUTING": "X18Y14/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9918 ] ,
          "attributes": {
            "ROUTING": "X18Y14/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9914 ] ,
          "attributes": {
            "ROUTING": "X18Y14/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9913 ] ,
          "attributes": {
            "ROUTING": "X18Y14/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9911 ] ,
          "attributes": {
            "ROUTING": "X18Y14/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9910 ] ,
          "attributes": {
            "ROUTING": "X18Y14/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9906 ] ,
          "attributes": {
            "ROUTING": "X18Y14/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9905 ] ,
          "attributes": {
            "ROUTING": "X18Y14/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9901 ] ,
          "attributes": {
            "ROUTING": "X18Y14/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9900 ] ,
          "attributes": {
            "ROUTING": "X18Y14/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9898 ] ,
          "attributes": {
            "ROUTING": "X18Y14/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9897 ] ,
          "attributes": {
            "ROUTING": "X18Y14/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9893 ] ,
          "attributes": {
            "ROUTING": "X19Y14/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9892 ] ,
          "attributes": {
            "ROUTING": "X19Y14/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9888 ] ,
          "attributes": {
            "ROUTING": "X19Y14/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9887 ] ,
          "attributes": {
            "ROUTING": "X19Y14/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9885 ] ,
          "attributes": {
            "ROUTING": "X19Y14/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9884 ] ,
          "attributes": {
            "ROUTING": "X19Y14/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9880 ] ,
          "attributes": {
            "ROUTING": "X19Y14/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9879 ] ,
          "attributes": {
            "ROUTING": "X19Y14/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9875 ] ,
          "attributes": {
            "ROUTING": "X19Y14/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9874 ] ,
          "attributes": {
            "ROUTING": "X19Y14/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9872 ] ,
          "attributes": {
            "ROUTING": "X19Y14/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9871 ] ,
          "attributes": {
            "ROUTING": "X19Y14/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_O": {
          "hide_name": 0,
          "bits": [ 9869 ] ,
          "attributes": {
            "ROUTING": "X18Y14/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 9868 ] ,
          "attributes": {
            "ROUTING": "X19Y14/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 9867 ] ,
          "attributes": {
            "ROUTING": "X19Y14/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_O": {
          "hide_name": 0,
          "bits": [ 9865 ] ,
          "attributes": {
            "ROUTING": "X17Y14/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 9864 ] ,
          "attributes": {
            "ROUTING": "X18Y14/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 9863 ] ,
          "attributes": {
            "ROUTING": "X18Y14/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I3_F_LUT4_I3_F_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9859 ] ,
          "attributes": {
            "ROUTING": "X13Y13/E130;X13Y13/E130/F7;1;X14Y13/E230;X14Y13/E230/E131;1;X16Y13/E260;X16Y13/E260/E232;1;X17Y13/SEL0;X17Y13/SEL0/E261;1;X13Y13/F7;;1;X13Y13/X08;X13Y13/X08/F7;1;X13Y13/SEL0;X13Y13/SEL0/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 9858 ] ,
          "attributes": {
            "ROUTING": "X17Y13/E100;X17Y13/E100/OF0;1;X18Y13/S240;X18Y13/S240/E101;1;X18Y14/SEL7;X18Y14/SEL7/S241;1;X12Y10/C6;X12Y10/C6/N201;1;X17Y13/OF0;;1;X17Y13/W100;X17Y13/W100/OF0;1;X16Y13/W800;X16Y13/W800/W101;1;X12Y13/N200;X12Y13/N200/W804;1;X12Y11/N200;X12Y11/N200/N202;1;X12Y10/C7;X12Y10/C7/N201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9856 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9855 ] ,
          "attributes": {
            "ROUTING": "X17Y13/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2[6]": {
          "hide_name": 0,
          "bits": [ 9852 ] ,
          "attributes": {
            "ROUTING": "X19Y14/X02;X19Y14/X02/W211;1;X19Y14/SEL3;X19Y14/SEL3/X02;1;X12Y14/E810;X12Y14/E810/F2;1;X20Y14/W210;X20Y14/W210/E818;1;X18Y14/X02;X18Y14/X02/W212;1;X18Y14/SEL3;X18Y14/SEL3/X02;1;X12Y14/F2;;1;X12Y14/N130;X12Y14/N130/F2;1;X12Y14/C7;X12Y14/C7/N130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 9851 ] ,
          "attributes": {
            "ROUTING": "X12Y14/F7;;1;X12Y14/W130;X12Y14/W130/F7;1;X11Y14/N830;X11Y14/N830/W131;1;X11Y10/E260;X11Y10/E260/N834;1;X12Y10/SEL6;X12Y10/SEL6/E261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 9847 ] ,
          "attributes": {
            "ROUTING": "X12Y10/D6;X12Y10/D6/N241;1;X17Y11/OF4;;1;X17Y11/EW20;X17Y11/EW20/OF4;1;X16Y11/W820;X16Y11/W820/W121;1;X12Y11/N240;X12Y11/N240/W824;1;X12Y10/D7;X12Y10/D7/N241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 9846 ] ,
          "attributes": {
            "ROUTING": "X17Y11/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 9845 ] ,
          "attributes": {
            "ROUTING": "X17Y11/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9840 ] ,
          "attributes": {
            "ROUTING": "X12Y11/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9839 ] ,
          "attributes": {
            "ROUTING": "X12Y11/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9835 ] ,
          "attributes": {
            "ROUTING": "X12Y11/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9834 ] ,
          "attributes": {
            "ROUTING": "X12Y11/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9832 ] ,
          "attributes": {
            "ROUTING": "X12Y11/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9831 ] ,
          "attributes": {
            "ROUTING": "X12Y11/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9827 ] ,
          "attributes": {
            "ROUTING": "X12Y11/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9826 ] ,
          "attributes": {
            "ROUTING": "X12Y11/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9822 ] ,
          "attributes": {
            "ROUTING": "X12Y11/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9821 ] ,
          "attributes": {
            "ROUTING": "X12Y11/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9819 ] ,
          "attributes": {
            "ROUTING": "X12Y11/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9818 ] ,
          "attributes": {
            "ROUTING": "X12Y11/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9816 ] ,
          "attributes": {
            "ROUTING": "X12Y11/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9815 ] ,
          "attributes": {
            "ROUTING": "X12Y11/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9811 ] ,
          "attributes": {
            "ROUTING": "X13Y11/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9810 ] ,
          "attributes": {
            "ROUTING": "X13Y11/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9806 ] ,
          "attributes": {
            "ROUTING": "X13Y11/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9805 ] ,
          "attributes": {
            "ROUTING": "X13Y11/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9803 ] ,
          "attributes": {
            "ROUTING": "X13Y11/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9802 ] ,
          "attributes": {
            "ROUTING": "X13Y11/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9798 ] ,
          "attributes": {
            "ROUTING": "X13Y11/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9797 ] ,
          "attributes": {
            "ROUTING": "X13Y11/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9793 ] ,
          "attributes": {
            "ROUTING": "X13Y11/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9792 ] ,
          "attributes": {
            "ROUTING": "X13Y11/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9790 ] ,
          "attributes": {
            "ROUTING": "X13Y11/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9789 ] ,
          "attributes": {
            "ROUTING": "X13Y11/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0[6]": {
          "hide_name": 0,
          "bits": [ 9787 ] ,
          "attributes": {
            "ROUTING": "X12Y10/EW20;X12Y10/EW20/F4;1;X13Y10/E820;X13Y10/E820/E121;1;X17Y10/S270;X17Y10/S270/E824;1;X17Y11/X06;X17Y11/X06/S271;1;X17Y11/SEL4;X17Y11/SEL4/X06;1;X12Y10/S100;X12Y10/S100/F4;1;X12Y11/E240;X12Y11/E240/S101;1;X13Y11/SEL3;X13Y11/SEL3/E241;1;X12Y10/F4;;1;X12Y10/E100;X12Y10/E100/F4;1;X12Y10/S220;X12Y10/S220/E100;1;X12Y11/X01;X12Y11/X01/S221;1;X12Y11/SEL3;X12Y11/SEL3/X01;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9785 ] ,
          "attributes": {
            "ROUTING": "X13Y11/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9784 ] ,
          "attributes": {
            "ROUTING": "X13Y11/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1": {
          "hide_name": 0,
          "bits": [ 9782 ] ,
          "attributes": {
            "ROUTING": "X11Y11/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I0": {
          "hide_name": 0,
          "bits": [ 9781 ] ,
          "attributes": {
            "ROUTING": "X12Y11/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 9776 ] ,
          "attributes": {
            "ROUTING": "X13Y13/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 9775 ] ,
          "attributes": {
            "ROUTING": "X13Y13/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9770 ] ,
          "attributes": {
            "ROUTING": "X12Y13/E260;X12Y13/E260/F6;1;X13Y13/SEL4;X13Y13/SEL4/E261;1;X12Y13/F6;;1;X12Y13/W260;X12Y13/W260/F6;1;X11Y13/SEL2;X11Y13/SEL2/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9769 ] ,
          "attributes": {
            "ROUTING": "X11Y13/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9768 ] ,
          "attributes": {
            "ROUTING": "X11Y13/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 9765 ] ,
          "attributes": {
            "ROUTING": "X11Y13/D4;X11Y13/D4/W121;1;X11Y13/D5;X11Y13/D5/W121;1;X12Y13/EW20;X12Y13/EW20/F7;1;X12Y13/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0[7]": {
          "hide_name": 0,
          "bits": [ 9763 ] ,
          "attributes": {
            "ROUTING": "X10Y13/N210;X10Y13/N210/W111;1;X10Y11/E210;X10Y11/E210/N212;1;X11Y11/S210;X11Y11/S210/E211;1;X11Y13/X08;X11Y13/X08/S212;1;X11Y13/SEL4;X11Y13/SEL4/X08;1;X11Y13/OF2;;1;X11Y13/EW10;X11Y13/EW10/OF2;1;X12Y13/N210;X12Y13/N210/E111;1;X12Y11/X04;X12Y11/X04/N212;1;X12Y11/SEL7;X12Y11/SEL7/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9761 ] ,
          "attributes": {
            "ROUTING": "X11Y13/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9760 ] ,
          "attributes": {
            "ROUTING": "X11Y13/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 9756 ] ,
          "attributes": {
            "ROUTING": "X11Y13/W260;X11Y13/W260/W232;1;X10Y13/C7;X10Y13/C7/W261;1;X15Y15/SEL4;X15Y15/SEL4/X06;1;X15Y15/SEL2;X15Y15/SEL2/X06;1;X13Y15/EW20;X13Y15/EW20/F3;1;X12Y15/W260;X12Y15/W260/W121;1;X10Y15/N260;X10Y15/N260/W262;1;X10Y13/C3;X10Y13/C3/N262;1;X11Y13/SEL0;X11Y13/SEL0/X06;1;X13Y15/N230;X13Y15/N230/F3;1;X13Y13/W230;X13Y13/W230/N232;1;X11Y13/X06;X11Y13/X06/W232;1;X15Y15/SEL0;X15Y15/SEL0/X06;1;X13Y15/F3;;1;X13Y15/E230;X13Y15/E230/F3;1;X15Y15/X06;X15Y15/X06/E232;1;X15Y15/SEL6;X15Y15/SEL6/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_LUT2_F_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9755 ] ,
          "attributes": {
            "ROUTING": "X11Y13/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_LUT2_F_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9754 ] ,
          "attributes": {
            "ROUTING": "X11Y13/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_LUT2_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 9752 ] ,
          "attributes": {
            "ROUTING": "X11Y13/OF0;;1;X11Y13/W200;X11Y13/W200/OF0;1;X11Y13/A6;X11Y13/A6/W200;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I3_F_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 9748 ] ,
          "attributes": {
            "ROUTING": "X12Y13/C0;X12Y13/C0/W101;1;X12Y13/C4;X12Y13/C4/W101;1;X13Y13/F6;;1;X13Y13/W100;X13Y13/W100/F6;1;X12Y13/C5;X12Y13/C5/W101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 9746 ] ,
          "attributes": {
            "ROUTING": "X13Y12/SN10;X13Y12/SN10/F5;1;X13Y13/W210;X13Y13/W210/S111;1;X12Y13/B1;X12Y13/B1/W211;1;X12Y13/C3;X12Y13/C3/W261;1;X13Y12/F5;;1;X13Y12/SN20;X13Y12/SN20/F5;1;X13Y13/W260;X13Y13/W260/S121;1;X12Y13/SEL4;X12Y13/SEL4/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 9744 ] ,
          "attributes": {
            "ROUTING": "X12Y13/A1;X12Y13/A1/X01;1;X12Y13/D5;X12Y13/D5/W201;1;X12Y13/D4;X12Y13/D4/W201;1;X12Y13/B3;X12Y13/B3/X01;1;X13Y13/OF0;;1;X13Y13/W200;X13Y13/W200/OF0;1;X12Y13/X01;X12Y13/X01/W201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 9742 ] ,
          "attributes": {
            "ROUTING": "X12Y13/E200;X12Y13/E200/F0;1;X12Y13/A3;X12Y13/A3/E200;1;X12Y13/F0;;1;X12Y13/E100;X12Y13/E100/F0;1;X12Y13/C1;X12Y13/C1/E100;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 9740 ] ,
          "attributes": {
            "ROUTING": "X13Y10/F5;;1;X13Y10/N250;X13Y10/N250/F5;1;X13Y8/X02;X13Y8/X02/N252;1;X13Y8/D7;X13Y8/D7/X02;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[6]": {
          "hide_name": 0,
          "bits": [ 9739 ] ,
          "attributes": {
            "ROUTING": "X13Y13/W240;X13Y13/W240/OF4;1;X11Y13/N240;X11Y13/N240/W242;1;X11Y11/SEL3;X11Y11/SEL3/N242;1;X13Y13/OF4;;1;X13Y13/N130;X13Y13/N130/OF4;1;X13Y12/N270;X13Y12/N270/N131;1;X13Y10/N220;X13Y10/N220/N272;1;X13Y8/C7;X13Y8/C7/N222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[5]": {
          "hide_name": 0,
          "bits": [ 9737 ] ,
          "attributes": {
            "ROUTING": "X11Y11/SEL5;X11Y11/SEL5/X01;1;X13Y10/N270;X13Y10/N270/F7;1;X13Y8/B7;X13Y8/B7/N272;1;X13Y10/F7;;1;X13Y10/SN20;X13Y10/SN20/F7;1;X13Y11/W220;X13Y11/W220/S121;1;X11Y11/X01;X11Y11/X01/W222;1;X11Y11/SEL1;X11Y11/SEL1/X01;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 9735 ] ,
          "attributes": {
            "ROUTING": "X13Y10/E130;X13Y10/E130/F3;1;X13Y10/S260;X13Y10/S260/E130;1;X13Y12/D5;X13Y12/D5/S262;1;X13Y10/F3;;1;X13Y10/N230;X13Y10/N230/F3;1;X13Y8/A7;X13Y8/A7/N232;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 9731 ] ,
          "attributes": {
            "ROUTING": "X13Y8/D5;X13Y8/D5/E201;1;X12Y7/F6;;1;X12Y7/S100;X12Y7/S100/F6;1;X12Y8/E200;X12Y8/E200/S101;1;X13Y8/D6;X13Y8/D6/E201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 9730 ] ,
          "attributes": {
            "ROUTING": "X13Y8/C5;X13Y8/C5/W242;1;X19Y8/OF0;;1;X19Y8/W200;X19Y8/W200/OF0;1;X17Y8/W210;X17Y8/W210/W202;1;X15Y8/W240;X15Y8/W240/W212;1;X13Y8/C6;X13Y8/C6/W242;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 9729 ] ,
          "attributes": {
            "ROUTING": "X13Y8/B6;X13Y8/B6/N271;1;X13Y10/F6;;1;X13Y10/N130;X13Y10/N130/F6;1;X13Y9/N270;X13Y9/N270/N131;1;X13Y8/B5;X13Y8/B5/N271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9728 ] ,
          "attributes": {
            "ROUTING": "X13Y8/X03;X13Y8/X03/F4;1;X13Y8/A6;X13Y8/A6/X03;1;X13Y8/S240;X13Y8/S240/F4;1;X13Y10/D5;X13Y10/D5/S242;1;X13Y8/F4;;1;X13Y8/X07;X13Y8/X07/F4;1;X13Y8/A5;X13Y8/A5/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9723 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9722 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9718 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9717 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9715 ] ,
          "attributes": {
            "ROUTING": "X11Y8/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9714 ] ,
          "attributes": {
            "ROUTING": "X11Y8/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9710 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9709 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9705 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9704 ] ,
          "attributes": {
            "ROUTING": "X11Y8/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9702 ] ,
          "attributes": {
            "ROUTING": "X11Y8/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9701 ] ,
          "attributes": {
            "ROUTING": "X11Y8/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9699 ] ,
          "attributes": {
            "ROUTING": "X11Y8/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9698 ] ,
          "attributes": {
            "ROUTING": "X11Y8/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9694 ] ,
          "attributes": {
            "ROUTING": "X12Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9693 ] ,
          "attributes": {
            "ROUTING": "X12Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9689 ] ,
          "attributes": {
            "ROUTING": "X12Y8/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9688 ] ,
          "attributes": {
            "ROUTING": "X12Y8/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9686 ] ,
          "attributes": {
            "ROUTING": "X12Y8/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9685 ] ,
          "attributes": {
            "ROUTING": "X12Y8/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9681 ] ,
          "attributes": {
            "ROUTING": "X12Y8/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9680 ] ,
          "attributes": {
            "ROUTING": "X12Y8/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 9677 ] ,
          "attributes": {
            "ROUTING": "X11Y8/D6;X11Y8/D6/E221;1;X11Y8/D7;X11Y8/D7/E221;1;X11Y8/D2;X11Y8/D2/E221;1;X11Y8/D4;X11Y8/D4/E221;1;X11Y8/D0;X11Y8/D0/E221;1;X11Y8/D3;X11Y8/D3/E221;1;X11Y8/D5;X11Y8/D5/E221;1;X11Y8/D1;X11Y8/D1/E221;1;X12Y8/D6;X12Y8/D6/E222;1;X12Y8/D2;X12Y8/D2/E222;1;X12Y8/D4;X12Y8/D4/E222;1;X12Y8/D7;X12Y8/D7/E222;1;X12Y8/D0;X12Y8/D0/E222;1;X12Y8/D5;X12Y8/D5/E222;1;X12Y8/D3;X12Y8/D3/E222;1;X10Y8/E220;X10Y8/E220/OF2;1;X12Y8/D1;X12Y8/D1/E222;1;X10Y10/D6;X10Y10/D6/X07;1;X10Y10/D4;X10Y10/D4/X07;1;X10Y10/D7;X10Y10/D7/X07;1;X10Y10/D2;X10Y10/D2/S222;1;X10Y10/D0;X10Y10/D0/S222;1;X10Y10/D3;X10Y10/D3/S222;1;X10Y10/X07;X10Y10/X07/S222;1;X10Y10/D5;X10Y10/D5/X07;1;X10Y10/D1;X10Y10/D1/S222;1;X11Y10/D6;X11Y10/D6/E221;1;X11Y10/D2;X11Y10/D2/E221;1;X11Y10/D4;X11Y10/D4/E221;1;X11Y10/D7;X11Y10/D7/E221;1;X11Y10/D0;X11Y10/D0/E221;1;X11Y10/D3;X11Y10/D3/E221;1;X11Y10/D5;X11Y10/D5/E221;1;X10Y8/OF2;;1;X10Y8/S220;X10Y8/S220/OF2;1;X10Y10/E220;X10Y10/E220/S222;1;X11Y10/D1;X11Y10/D1/E221;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9675 ] ,
          "attributes": {
            "ROUTING": "X12Y8/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9674 ] ,
          "attributes": {
            "ROUTING": "X12Y8/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9672 ] ,
          "attributes": {
            "ROUTING": "X12Y8/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9671 ] ,
          "attributes": {
            "ROUTING": "X12Y8/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9669 ] ,
          "attributes": {
            "ROUTING": "X12Y8/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9668 ] ,
          "attributes": {
            "ROUTING": "X12Y8/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[7]": {
          "hide_name": 0,
          "bits": [ 9666 ] ,
          "attributes": {
            "ROUTING": "X12Y8/W240;X12Y8/W240/W101;1;X11Y8/SEL7;X11Y8/SEL7/W241;1;X13Y8/OF1;;1;X13Y8/W100;X13Y8/W100/OF1;1;X12Y8/S240;X12Y8/S240/W101;1;X12Y10/W240;X12Y10/W240/S242;1;X10Y10/SEL7;X10Y10/SEL7/W242;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 9665 ] ,
          "attributes": {
            "ROUTING": "X10Y8/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 9664 ] ,
          "attributes": {
            "ROUTING": "X11Y8/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9660 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9659 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 9655 ] ,
          "attributes": {
            "ROUTING": "X14Y8/SEL2;X14Y8/SEL2/X06;1;X14Y8/X06;X14Y8/X06/W211;1;X14Y8/SEL0;X14Y8/SEL0/X06;1;X13Y8/SEL2;X13Y8/SEL2/X06;1;X15Y7/OF0;;1;X15Y7/SN10;X15Y7/SN10/OF0;1;X15Y8/W210;X15Y8/W210/S111;1;X13Y8/X06;X13Y8/X06/W212;1;X13Y8/SEL0;X13Y8/SEL0/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9654 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9653 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 9651 ] ,
          "attributes": {
            "ROUTING": "X12Y13/E130;X12Y13/E130/F3;1;X13Y13/N230;X13Y13/N230/E131;1;X13Y11/N260;X13Y11/N260/N232;1;X13Y9/N260;X13Y9/N260/N262;1;X13Y8/SEL1;X13Y8/SEL1/N261;1;X12Y13/F3;;1;X12Y8/E250;X12Y8/E250/N834;1;X12Y13/N130;X12Y13/N130/F3;1;X14Y8/X04;X14Y8/X04/E252;1;X12Y12/N830;X12Y12/N830/N131;1;X14Y8/SEL1;X14Y8/SEL1/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9650 ] ,
          "attributes": {
            "ROUTING": "X14Y8/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9649 ] ,
          "attributes": {
            "ROUTING": "X14Y8/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 9643 ] ,
          "attributes": {
            "ROUTING": "X12Y6/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 9642 ] ,
          "attributes": {
            "ROUTING": "X12Y6/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9640 ] ,
          "attributes": {
            "ROUTING": "X13Y6/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9639 ] ,
          "attributes": {
            "ROUTING": "X13Y6/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9636 ] ,
          "attributes": {
            "ROUTING": "X13Y6/F6;;1;X13Y6/X03;X13Y6/X03/F6;1;X13Y6/B2;X13Y6/B2/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 9633 ] ,
          "attributes": {
            "ROUTING": "X13Y6/X08;X13Y6/X08/F7;1;X13Y6/SEL0;X13Y6/SEL0/X08;1;X13Y6/W100;X13Y6/W100/F7;1;X12Y6/C7;X12Y6/C7/W101;1;X13Y6/F7;;1;X13Y6/W270;X13Y6/W270/F7;1;X12Y6/X08;X12Y6/X08/W271;1;X12Y6/SEL0;X12Y6/SEL0/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9632 ] ,
          "attributes": {
            "ROUTING": "X13Y6/D1;X13Y6/D1/E101;1;X12Y6/E100;X12Y6/E100/F6;1;X13Y6/D0;X13Y6/D0/E101;1;X12Y6/D1;X12Y6/D1/W100;1;X12Y6/W100;X12Y6/W100/F6;1;X12Y6/D0;X12Y6/D0/W100;1;X12Y6/F6;;1;X12Y6/X07;X12Y6/X07/F6;1;X12Y6/B7;X12Y6/B7/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9631 ] ,
          "attributes": {
            "ROUTING": "X13Y6/C0;X13Y6/C0/N241;1;X13Y6/C1;X13Y6/C1/N241;1;X12Y7/N200;X12Y7/N200/OF0;1;X12Y6/X01;X12Y6/X01/N201;1;X12Y6/C1;X12Y6/C1/X01;1;X12Y7/E100;X12Y7/E100/OF0;1;X12Y7/OF0;;1;X12Y6/A7;X12Y6/A7/X01;1;X13Y7/N240;X13Y7/N240/E101;1;X12Y6/C0;X12Y6/C0/X01;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 9627 ] ,
          "attributes": {
            "ROUTING": "X13Y10/W100;X13Y10/W100/OF0;1;X12Y10/N200;X12Y10/N200/W101;1;X12Y8/N200;X12Y8/N200/N202;1;X12Y6/D3;X12Y6/D3/N202;1;X13Y10/OF0;;1;X13Y10/SN10;X13Y10/SN10/OF0;1;X13Y11/N810;X13Y11/N810/S111;1;X13Y3/W220;X13Y3/W220/N818;1;X12Y3/D5;X12Y3/D5/W221;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 9626 ] ,
          "attributes": {
            "ROUTING": "X12Y6/EW20;X12Y6/EW20/OF4;1;X11Y6/S260;X11Y6/S260/W121;1;X11Y7/E260;X11Y7/E260/S261;1;X12Y7/N260;X12Y7/N260/E261;1;X12Y6/C3;X12Y6/C3/N261;1;X12Y6/OF4;;1;X12Y6/N130;X12Y6/N130/OF4;1;X12Y5/N230;X12Y5/N230/N131;1;X12Y3/X06;X12Y3/X06/N232;1;X12Y3/C5;X12Y3/C5/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 9625 ] ,
          "attributes": {
            "ROUTING": "X12Y7/N130;X12Y7/N130/F7;1;X12Y6/B3;X12Y6/B3/N131;1;X12Y3/B5;X12Y3/B5/N272;1;X12Y7/F7;;1;X12Y7/N270;X12Y7/N270/F7;1;X12Y5/N270;X12Y5/N270/N272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9624 ] ,
          "attributes": {
            "ROUTING": "X12Y3/S130;X12Y3/S130/F2;1;X12Y4/S270;X12Y4/S270/S131;1;X12Y6/A3;X12Y6/A3/S272;1;X12Y3/W100;X12Y3/W100/F2;1;X12Y3/S230;X12Y3/S230/W100;1;X12Y5/S260;X12Y5/S260/S232;1;X12Y7/D6;X12Y7/D6/S262;1;X12Y3/F2;;1;X12Y3/X05;X12Y3/X05/F2;1;X12Y3/A5;X12Y3/A5/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 9621 ] ,
          "attributes": {
            "ROUTING": "X12Y6/S130;X12Y6/S130/F7;1;X12Y7/C5;X12Y7/C5/S131;1;X12Y6/F7;;1;X12Y6/S100;X12Y6/S100/F7;1;X12Y7/C2;X12Y7/C2/S101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 9620 ] ,
          "attributes": {
            "ROUTING": "X13Y8/W130;X13Y8/W130/F5;1;X12Y8/N230;X12Y8/N230/W131;1;X12Y7/B2;X12Y7/B2/N231;1;X12Y7/B5;X12Y7/B5/N251;1;X13Y8/W250;X13Y8/W250/F5;1;X12Y8/N250;X12Y8/N250/W251;1;X13Y8/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 9619 ] ,
          "attributes": {
            "ROUTING": "X12Y6/W130;X12Y6/W130/F3;1;X12Y6/S270;X12Y6/S270/W130;1;X12Y7/A2;X12Y7/A2/S271;1;X12Y6/F3;;1;X12Y6/S230;X12Y6/S230/F3;1;X12Y7/A5;X12Y7/A5/S231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 9615 ] ,
          "attributes": {
            "ROUTING": "X12Y6/SN20;X12Y6/SN20/F2;1;X12Y5/N260;X12Y5/N260/N121;1;X12Y3/C0;X12Y3/C0/N262;1;X12Y6/N100;X12Y6/N100/F2;1;X12Y5/N200;X12Y5/N200/N101;1;X12Y3/C4;X12Y3/C4/N202;1;X12Y6/F2;;1;X12Y6/E220;X12Y6/E220/F2;1;X12Y6/C6;X12Y6/C6/E220;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9612 ] ,
          "attributes": {
            "ROUTING": "X12Y7/S130;X12Y7/S130/F3;1;X12Y8/N830;X12Y8/N830/S131;1;X12Y4/W260;X12Y4/W260/N834;1;X11Y4/C0;X11Y4/C0/W261;1;X12Y7/F3;;1;X12Y7/W130;X12Y7/W130/F3;1;X11Y7/N270;X11Y7/N270/W131;1;X11Y5/N220;X11Y5/N220/N272;1;X11Y4/C7;X11Y4/C7/N221;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 9610 ] ,
          "attributes": {
            "ROUTING": "X12Y4/N240;X12Y4/N240/E101;1;X12Y3/D4;X12Y3/D4/N241;1;X12Y3/D0;X12Y3/D0/N201;1;X12Y4/N200;X12Y4/N200/E101;1;X11Y4/E100;X11Y4/E100/F7;1;X11Y4/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9608 ] ,
          "attributes": {
            "ROUTING": "X10Y4/F2;;1;X10Y4/E220;X10Y4/E220/F2;1;X11Y4/D7;X11Y4/D7/E221;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9603 ] ,
          "attributes": {
            "ROUTING": "X10Y6/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9602 ] ,
          "attributes": {
            "ROUTING": "X10Y6/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_I0_LUT3_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 9600 ] ,
          "attributes": {
            "ROUTING": "X11Y5/C1;X11Y5/C1/N261;1;X11Y7/F0;;1;X11Y7/SN20;X11Y7/SN20/F0;1;X11Y6/N260;X11Y6/N260/N121;1;X11Y5/C0;X11Y5/C0/N261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_I0_LUT3_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 9599 ] ,
          "attributes": {
            "ROUTING": "X11Y5/B0;X11Y5/B0/X04;1;X11Y5/F7;;1;X11Y5/X04;X11Y5/X04/F7;1;X11Y5/B1;X11Y5/B1/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_I0_LUT3_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 9598 ] ,
          "attributes": {
            "ROUTING": "X11Y5/A0;X11Y5/A0/F5;1;X11Y5/A1;X11Y5/A1/F5;1;X11Y5/F5;;1;X11Y5/X08;X11Y5/X08/F5;1;X11Y5/D3;X11Y5/D3/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_I2_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9595 ] ,
          "attributes": {
            "ROUTING": "X11Y4/X01;X11Y4/X01/F0;1;X11Y4/C1;X11Y4/C1/X01;1;X11Y4/F0;;1;X11Y4/N130;X11Y4/N130/F0;1;X11Y4/C6;X11Y4/C6/N130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_I2_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 9594 ] ,
          "attributes": {
            "ROUTING": "X11Y4/X08;X11Y4/X08/N231;1;X11Y4/B6;X11Y4/B6/X08;1;X11Y5/N230;X11Y5/N230/F3;1;X11Y4/B1;X11Y4/B1/N231;1;X11Y5/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_I2_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 9593 ] ,
          "attributes": {
            "ROUTING": "X11Y4/A1;X11Y4/A1/N100;1;X11Y4/OF2;;1;X11Y4/N100;X11Y4/N100/OF2;1;X11Y4/W200;X11Y4/W200/N100;1;X11Y4/A6;X11Y4/A6/W200;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2[2]": {
          "hide_name": 0,
          "bits": [ 9587 ] ,
          "attributes": {
            "ROUTING": "X10Y4/C3;X10Y4/C3/X04;1;X10Y4/F5;;1;X10Y4/X04;X10Y4/X04/F5;1;X10Y4/C2;X10Y4/C2/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 9586 ] ,
          "attributes": {
            "ROUTING": "X10Y4/C7;X10Y4/C7/X06;1;X10Y4/F3;;1;X10Y4/X06;X10Y4/X06/F3;1;X10Y4/C6;X10Y4/C6/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 9583 ] ,
          "attributes": {
            "ROUTING": "X10Y5/N100;X10Y5/N100/F7;1;X10Y4/D3;X10Y4/D3/N101;1;X10Y5/F7;;1;X10Y5/W130;X10Y5/W130/F7;1;X9Y5/A4;X9Y5/A4/W131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9580 ] ,
          "attributes": {
            "ROUTING": "X11Y5/EW20;X11Y5/EW20/F1;1;X10Y5/D6;X10Y5/D6/W121;1;X11Y5/F1;;1;X11Y5/W210;X11Y5/W210/F1;1;X10Y5/B5;X10Y5/B5/W211;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9579 ] ,
          "attributes": {
            "ROUTING": "X10Y5/B6;X10Y5/B6/N101;1;X10Y6/SN20;X10Y6/SN20/F3;1;X10Y5/A5;X10Y5/A5/N121;1;X10Y6/F3;;1;X10Y6/N100;X10Y6/N100/F3;1;X10Y5/E200;X10Y5/E200/N101;1;X11Y5/D0;X11Y5/D0/E201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 9576 ] ,
          "attributes": {
            "ROUTING": "X9Y8/C5;X9Y8/C5/S131;1;X9Y7/F5;;1;X9Y7/S130;X9Y7/S130/F5;1;X9Y8/C6;X9Y8/C6/S131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_29_D_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 9575 ] ,
          "attributes": {
            "ROUTING": "X9Y8/B5;X9Y8/B5/X08;1;X9Y10/F3;;1;X9Y10/N230;X9Y10/N230/F3;1;X9Y8/X08;X9Y8/X08/N232;1;X9Y8/B6;X9Y8/B6/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 9574 ] ,
          "attributes": {
            "ROUTING": "X9Y7/S210;X9Y7/S210/S111;1;X9Y8/A6;X9Y8/A6/S211;1;X9Y6/SN10;X9Y6/SN10/F4;1;X9Y5/E250;X9Y5/E250/N111;1;X9Y5/B4;X9Y5/B4/E250;1;X9Y6/S100;X9Y6/S100/F4;1;X9Y7/A7;X9Y7/A7/S101;1;X9Y6/F4;;1;X9Y6/S240;X9Y6/S240/F4;1;X9Y8/X07;X9Y8/X07/S242;1;X9Y8/A5;X9Y8/A5/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9571 ] ,
          "attributes": {
            "ROUTING": "X9Y8/SN10;X9Y8/SN10/F6;1;X9Y7/C6;X9Y7/C6/N111;1;X9Y8/F6;;1;X9Y8/N260;X9Y8/N260/F6;1;X9Y6/X05;X9Y6/X05/N262;1;X9Y6/C6;X9Y6/C6/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 9569 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 9568 ] ,
          "attributes": {
            "ROUTING": "X15Y10/COUT3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9566 ] ,
          "attributes": {
            "ROUTING": "X9Y7/E100;X9Y7/E100/F6;1;X10Y7/D3;X10Y7/D3/E101;1;X9Y7/F6;;1;X9Y7/E830;X9Y7/E830/F6;1;X13Y7/S260;X13Y7/S260/E834;1;X13Y9/S270;X13Y9/S270/S262;1;X13Y10/E270;X13Y10/E270/S271;1;X15Y10/A4;X15Y10/A4/E272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[2]": {
          "hide_name": 0,
          "bits": [ 9565 ] ,
          "attributes": {
            "ROUTING": "X9Y7/A1;X9Y7/A1/N200;1;X9Y7/N200;X9Y7/N200/N101;1;X9Y7/A0;X9Y7/A0/N200;1;X9Y8/N100;X9Y8/N100/Q2;1;X10Y7/A0;X10Y7/A0/N251;1;X10Y7/A3;X10Y7/A3/N251;1;X9Y8/Q2;;1;X9Y8/EW10;X9Y8/EW10/Q2;1;X10Y8/N250;X10Y8/N250/E111;1;X10Y7/A1;X10Y7/A1/N251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 9561 ] ,
          "attributes": {
            "ROUTING": "X10Y7/F3;;1;X10Y7/XD3;X10Y7/XD3/F3;1"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9558 ] ,
          "attributes": {
            "ROUTING": "X9Y6/B3;X9Y6/B3/W211;1;X10Y7/SN10;X10Y7/SN10/F5;1;X10Y6/W210;X10Y6/W210/N111;1;X9Y6/B6;X9Y6/B6/W211;1;X10Y7/W250;X10Y7/W250/F5;1;X9Y7/X08;X9Y7/X08/W251;1;X9Y7/B6;X9Y7/B6/X08;1;X10Y6/D0;X10Y6/D0/N101;1;X10Y7/F5;;1;X10Y7/N100;X10Y7/N100/F5;1;X10Y6/D1;X10Y6/D1/N101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9556 ] ,
          "attributes": {
            "ROUTING": "X9Y7/N270;X9Y7/N270/F7;1;X9Y6/A3;X9Y6/A3/N271;1;X10Y6/B1;X10Y6/B1/E231;1;X10Y6/B0;X10Y6/B0/E231;1;X9Y7/SN20;X9Y7/SN20/F7;1;X9Y6/A6;X9Y6/A6/N121;1;X9Y7/F7;;1;X9Y7/A6;X9Y7/A6/F7;1;X9Y7/N130;X9Y7/N130/F7;1;X9Y6/E230;X9Y6/E230/N131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_26_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9553 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F3;;1;X9Y6/X02;X9Y6/X02/F3;1;X9Y6/C0;X9Y6/C0/X02;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_26_D_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9551 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_26_D_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9550 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_26_D_LUT4_F_I3_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 9548 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 9547 ] ,
          "attributes": {
            "ROUTING": "X15Y10/COUT4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_26_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9545 ] ,
          "attributes": {
            "ROUTING": "X9Y6/S200;X9Y6/S200/OF0;1;X9Y7/E200;X9Y7/E200/S201;1;X11Y7/D4;X11Y7/D4/E202;1;X9Y6/OF0;;1;X9Y6/E200;X9Y6/E200/OF0;1;X11Y6/E800;X11Y6/E800/E202;1;X15Y6/S230;X15Y6/S230/E804;1;X15Y8/S230;X15Y8/S230/S232;1;X15Y10/A5;X15Y10/A5/S232;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[3]": {
          "hide_name": 0,
          "bits": [ 9544 ] ,
          "attributes": {
            "ROUTING": "X11Y7/A4;X11Y7/A4/E111;1;X11Y7/A0;X11Y7/A0/E111;1;X10Y7/EW10;X10Y7/EW10/Q3;1;X10Y7/Q3;;1;X10Y7/E130;X10Y7/E130/Q3;1;X10Y7/A7;X10Y7/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 9540 ] ,
          "attributes": {
            "ROUTING": "X11Y7/F4;;1;X11Y7/XD4;X11Y7/XD4/F4;1"
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9536 ] ,
          "attributes": {
            "ROUTING": "X10Y5/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9535 ] ,
          "attributes": {
            "ROUTING": "X10Y5/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9531 ] ,
          "attributes": {
            "ROUTING": "X10Y5/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9530 ] ,
          "attributes": {
            "ROUTING": "X10Y5/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F_I3_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9528 ] ,
          "attributes": {
            "ROUTING": "X10Y5/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F_I3_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9527 ] ,
          "attributes": {
            "ROUTING": "X10Y5/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F_I3_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 9525 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "c.p_out_DFFR_Q_26_D_LUT4_F_I3_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 9524 ] ,
          "attributes": {
            "ROUTING": "X16Y10/CIN0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_25_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9522 ] ,
          "attributes": {
            "ROUTING": "X10Y5/S210;X10Y5/S210/OF1;1;X10Y7/E210;X10Y7/E210/S212;1;X12Y7/X02;X12Y7/X02/E212;1;X12Y7/D4;X12Y7/D4/X02;1;X10Y5/OF1;;1;X10Y5/SN10;X10Y5/SN10/OF1;1;X10Y6/S810;X10Y6/S810/S111;1;X10Y10/E810;X10Y10/E810/S814;1;X18Y10/W220;X18Y10/W220/E818;1;X16Y10/X01;X16Y10/X01/W222;1;X16Y10/A0;X16Y10/A0/X01;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[4]": {
          "hide_name": 0,
          "bits": [ 9521 ] ,
          "attributes": {
            "ROUTING": "X11Y6/N250;X11Y6/N250/N111;1;X11Y5/A3;X11Y5/A3/N251;1;X11Y7/SN10;X11Y7/SN10/Q4;1;X11Y6/N210;X11Y6/N210/N111;1;X11Y5/A7;X11Y5/A7/N211;1;X11Y7/Q4;;1;X11Y7/EW10;X11Y7/EW10/Q4;1;X12Y7/A4;X12Y7/A4/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 9517 ] ,
          "attributes": {
            "ROUTING": "X12Y7/F4;;1;X12Y7/XD4;X12Y7/XD4/F4;1"
          }
        },
        "c.p_out_DFFR_Q_26_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 9514 ] ,
          "attributes": {
            "ROUTING": "X10Y5/D2;X10Y5/D2/E221;1;X10Y5/D3;X10Y5/D3/E221;1;X9Y6/N100;X9Y6/N100/F6;1;X9Y5/D0;X9Y5/D0/N101;1;X10Y5/D0;X10Y5/D0/E221;1;X9Y6/SN20;X9Y6/SN20/F6;1;X9Y5/E220;X9Y5/E220/N121;1;X10Y5/D1;X10Y5/D1/E221;1;X9Y6/F6;;1;X9Y6/X07;X9Y6/X07/F6;1;X9Y6/SEL0;X9Y6/SEL0/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_26_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 9511 ] ,
          "attributes": {
            "ROUTING": "X10Y5/C1;X10Y5/C1/X04;1;X9Y5/S240;X9Y5/S240/W101;1;X9Y6/C1;X9Y6/C1/S241;1;X9Y5/C0;X9Y5/C0/W101;1;X10Y5/C3;X10Y5/C3/X04;1;X10Y5/C2;X10Y5/C2/X04;1;X10Y5/W100;X10Y5/W100/F5;1;X9Y5/S200;X9Y5/S200/W101;1;X9Y6/D0;X9Y6/D0/S201;1;X10Y5/S250;X10Y5/S250/F5;1;X10Y6/X06;X10Y6/X06/S251;1;X10Y6/SEL0;X10Y6/SEL0/X06;1;X10Y5/F5;;1;X10Y5/X04;X10Y5/X04/F5;1;X10Y5/C0;X10Y5/C0/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_26_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9508 ] ,
          "attributes": {
            "ROUTING": "X9Y6/B1;X9Y6/B1/N231;1;X9Y6/B0;X9Y6/B0/N231;1;X9Y5/B0;X9Y5/B0/N232;1;X9Y7/N230;X9Y7/N230/W131;1;X10Y5/C6;X10Y5/C6/X05;1;X10Y5/B2;X10Y5/B2/X01;1;X10Y5/X01;X10Y5/X01/N242;1;X10Y5/B3;X10Y5/B3/X01;1;X10Y5/B0;X10Y5/B0/X05;1;X10Y7/N240;X10Y7/N240/F4;1;X10Y5/X05;X10Y5/X05/N242;1;X10Y5/B1;X10Y5/B1/X05;1;X10Y7/F4;;1;X10Y6/C0;X10Y6/C0/N241;1;X10Y7/W130;X10Y7/W130/F4;1;X10Y6/C1;X10Y6/C1/N241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_26_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9505 ] ,
          "attributes": {
            "ROUTING": "X9Y6/A0;X9Y6/A0/S131;1;X10Y6/A0;X10Y6/A0/E271;1;X10Y5/A6;X10Y5/A6/E111;1;X9Y5/X03;X9Y5/X03/F4;1;X9Y5/A0;X9Y5/A0/X03;1;X10Y5/A1;X10Y5/A1/E111;1;X9Y5/S130;X9Y5/S130/F4;1;X9Y6/A1;X9Y6/A1/S131;1;X9Y5/EW10;X9Y5/EW10/F4;1;X10Y5/A2;X10Y5/A2/E111;1;X10Y6/A1;X10Y6/A1/E271;1;X9Y5/F4;;1;X10Y5/A0;X10Y5/A0/E111;1;X9Y6/E270;X9Y6/E270/S131;1;X10Y5/A3;X10Y5/A3/E111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 9502 ] ,
          "attributes": {
            "ROUTING": "X10Y5/X03;X10Y5/X03/F4;1;X10Y5/SEL1;X10Y5/SEL1/X03;1;X10Y5/F4;;1;X10Y5/W240;X10Y5/W240/F4;1;X9Y5/X07;X9Y5/X07/W241;1;X9Y5/SEL0;X9Y5/SEL0/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9501 ] ,
          "attributes": {
            "ROUTING": "X9Y5/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9500 ] ,
          "attributes": {
            "ROUTING": "X9Y5/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9496 ] ,
          "attributes": {
            "ROUTING": "X11Y6/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9495 ] ,
          "attributes": {
            "ROUTING": "X11Y6/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9491 ] ,
          "attributes": {
            "ROUTING": "X11Y6/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9490 ] ,
          "attributes": {
            "ROUTING": "X11Y6/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9488 ] ,
          "attributes": {
            "ROUTING": "X11Y6/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9487 ] ,
          "attributes": {
            "ROUTING": "X11Y6/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9483 ] ,
          "attributes": {
            "ROUTING": "X11Y6/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9482 ] ,
          "attributes": {
            "ROUTING": "X11Y6/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT4_F_I3[4]": {
          "hide_name": 0,
          "bits": [ 9478 ] ,
          "attributes": {
            "ROUTING": "X10Y5/S100;X10Y5/S100/F6;1;X10Y5/D4;X10Y5/D4/S100;1;X10Y5/E100;X10Y5/E100/F6;1;X11Y5/D4;X11Y5/D4/E101;1;X11Y6/SEL6;X11Y6/SEL6/E261;1;X11Y6/SEL4;X11Y6/SEL4/E261;1;X11Y6/SEL2;X11Y6/SEL2/E261;1;X10Y5/F6;;1;X10Y5/SN20;X10Y5/SN20/F6;1;X10Y6/E260;X10Y6/E260/S121;1;X11Y6/SEL0;X11Y6/SEL0/E261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9477 ] ,
          "attributes": {
            "ROUTING": "X11Y6/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9476 ] ,
          "attributes": {
            "ROUTING": "X11Y6/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9474 ] ,
          "attributes": {
            "ROUTING": "X11Y6/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9473 ] ,
          "attributes": {
            "ROUTING": "X11Y6/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9471 ] ,
          "attributes": {
            "ROUTING": "X11Y6/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9470 ] ,
          "attributes": {
            "ROUTING": "X11Y6/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 9468 ] ,
          "attributes": {
            "ROUTING": "X9Y5/OF0;;1;X9Y5/SN10;X9Y5/SN10/OF0;1;X9Y6/E810;X9Y6/E810/S111;1;X17Y6/S810;X17Y6/S810/E818;1;X17Y10/W210;X17Y10/W210/S814;1;X16Y10/B1;X16Y10/B1/W211;1"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 9467 ] ,
          "attributes": {
            "ROUTING": "X10Y6/OF30;;1;X11Y6/EW10;X11Y6/EW10/OF3;1;X12Y6/E810;X12Y6/E810/E111;1;X16Y6/S810;X16Y6/S810/E814;1;X16Y10/E210;X16Y10/E210/S814;1;X16Y10/A1;X16Y10/A1/E210;1"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9466 ] ,
          "attributes": {
            "ROUTING": "X16Y10/COUT0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9464 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F1;;1;X16Y10/W210;X16Y10/W210/F1;1;X14Y10/W210;X14Y10/W210/W212;1;X12Y10/X06;X12Y10/X06/W212;1;X12Y10/D2;X12Y10/D2/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[5]": {
          "hide_name": 0,
          "bits": [ 9463 ] ,
          "attributes": {
            "ROUTING": "X12Y7/S240;X12Y7/S240/Q4;1;X12Y9/S250;X12Y9/S250/S242;1;X12Y10/A2;X12Y10/A2/S251;1;X11Y4/A2;X11Y4/A2/N251;1;X12Y7/EW10;X12Y7/EW10/Q4;1;X11Y7/N210;X11Y7/N210/W111;1;X11Y5/N210;X11Y5/N210/N212;1;X11Y4/B3;X11Y4/B3/N211;1;X12Y7/SN20;X12Y7/SN20/Q4;1;X12Y6/A4;X12Y6/A4/N121;1;X12Y7/N100;X12Y7/N100/Q4;1;X12Y6/B5;X12Y6/B5/N101;1;X11Y5/N250;X11Y5/N250/N242;1;X12Y7/Q4;;1;X12Y7/W100;X12Y7/W100/Q4;1;X11Y7/N240;X11Y7/N240/W101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 9459 ] ,
          "attributes": {
            "ROUTING": "X12Y10/F2;;1;X12Y10/XD2;X12Y10/XD2/F2;1"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9455 ] ,
          "attributes": {
            "ROUTING": "X10Y6/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9454 ] ,
          "attributes": {
            "ROUTING": "X10Y6/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9452 ] ,
          "attributes": {
            "ROUTING": "X11Y5/W100;X11Y5/W100/F0;1;X10Y5/C4;X10Y5/C4/W101;1;X11Y5/C4;X11Y5/C4/N100;1;X10Y6/D7;X10Y6/D7/W221;1;X11Y5/N100;X11Y5/N100/F0;1;X11Y6/D6;X11Y6/D6/S111;1;X11Y6/D4;X11Y6/D4/S111;1;X11Y6/D7;X11Y6/D7/S111;1;X11Y6/D2;X11Y6/D2/S121;1;X11Y6/D0;X11Y6/D0/S121;1;X11Y6/D3;X11Y6/D3/S121;1;X11Y5/SN10;X11Y5/SN10/F0;1;X11Y6/D5;X11Y6/D5/S111;1;X11Y5/SN20;X11Y5/SN20/F0;1;X11Y6/D1;X11Y6/D1/S121;1;X10Y6/D5;X10Y6/D5/W221;1;X11Y5/F0;;1;X11Y5/N130;X11Y5/N130/F0;1;X11Y6/W220;X11Y6/W220/S121;1;X11Y5/C6;X11Y5/C6/N130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9450 ] ,
          "attributes": {
            "ROUTING": "X11Y4/SN20;X11Y4/SN20/F6;1;X11Y5/B6;X11Y5/B6/S121;1;X11Y4/S130;X11Y4/S130/F6;1;X11Y5/W230;X11Y5/W230/S131;1;X10Y5/B4;X10Y5/B4/W231;1;X11Y6/C4;X11Y6/C4/X05;1;X11Y6/C0;X11Y6/C0/S262;1;X11Y6/C5;X11Y6/C5/X05;1;X10Y6/C7;X10Y6/C7/S202;1;X11Y5/X03;X11Y5/X03/S261;1;X11Y5/B4;X11Y5/B4/X03;1;X11Y6/C3;X11Y6/C3/S262;1;X11Y4/W100;X11Y4/W100/F6;1;X10Y4/S200;X10Y4/S200/W101;1;X10Y6/C5;X10Y6/C5/S202;1;X11Y6/C1;X11Y6/C1/S262;1;X11Y6/C7;X11Y6/C7/X05;1;X11Y6/X05;X11Y6/X05/S262;1;X11Y6/C6;X11Y6/C6/X05;1;X11Y4/F6;;1;X11Y4/S260;X11Y4/S260/F6;1;X11Y6/C2;X11Y6/C2/S262;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 9448 ] ,
          "attributes": {
            "ROUTING": "X11Y6/A1;X11Y6/A1/E271;1;X11Y6/A4;X11Y6/A4/E271;1;X11Y5/A4;X11Y5/A4/E271;1;X10Y6/E270;X10Y6/E270/S272;1;X11Y6/A6;X11Y6/A6/E271;1;X10Y5/A4;X10Y5/A4/S101;1;X11Y6/A0;X11Y6/A0/E271;1;X10Y4/S100;X10Y4/S100/F7;1;X10Y4/S210;X10Y4/S210/S100;1;X10Y6/A5;X10Y6/A5/S212;1;X11Y6/A7;X11Y6/A7/E271;1;X10Y6/A7;X10Y6/A7/S212;1;X11Y6/A5;X11Y6/A5/E271;1;X10Y5/E270;X10Y5/E270/S271;1;X11Y6/A3;X11Y6/A3/E271;1;X10Y4/F7;;1;X10Y4/S270;X10Y4/S270/F7;1;X11Y5/A6;X11Y5/A6/E271;1;X11Y6/A2;X11Y6/A2/E271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 9444 ] ,
          "attributes": {
            "ROUTING": "X11Y6/SEL5;X11Y6/SEL5/X01;1;X11Y6/SEL1;X11Y6/SEL1/X01;1;X11Y6/N200;X11Y6/N200/E101;1;X11Y5/W200;X11Y5/W200/N201;1;X10Y5/S200;X10Y5/S200/W201;1;X10Y6/X07;X10Y6/X07/S201;1;X10Y6/SEL4;X10Y6/SEL4/X07;1;X10Y5/SEL2;X10Y5/SEL2/X07;1;X10Y5/SEL0;X10Y5/SEL0/X07;1;X10Y6/SEL6;X10Y6/SEL6/X07;1;X10Y6/E100;X10Y6/E100/OF0;1;X10Y5/X07;X10Y5/X07/N201;1;X10Y6/OF0;;1;X10Y6/N200;X10Y6/N200/OF0;1;X11Y6/X01;X11Y6/X01/E201;1;X10Y6/E200;X10Y6/E200/OF0;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9442 ] ,
          "attributes": {
            "ROUTING": "X10Y6/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9441 ] ,
          "attributes": {
            "ROUTING": "X10Y6/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_F[5]": {
          "hide_name": 0,
          "bits": [ 9439 ] ,
          "attributes": {
            "ROUTING": "X11Y5/S210;X11Y5/S210/S100;1;X11Y6/X02;X11Y6/X02/S211;1;X11Y6/SEL3;X11Y6/SEL3/X02;1;X11Y5/F2;;1;X11Y5/S100;X11Y5/S100/F2;1;X11Y6/W240;X11Y6/W240/S101;1;X10Y6/X03;X10Y6/X03/W241;1;X10Y6/SEL5;X10Y6/SEL5/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9437 ] ,
          "attributes": {
            "ROUTING": "X10Y6/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9436 ] ,
          "attributes": {
            "ROUTING": "X10Y6/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9432 ] ,
          "attributes": {
            "ROUTING": "X12Y4/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9431 ] ,
          "attributes": {
            "ROUTING": "X12Y4/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9427 ] ,
          "attributes": {
            "ROUTING": "X12Y4/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9426 ] ,
          "attributes": {
            "ROUTING": "X12Y4/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9424 ] ,
          "attributes": {
            "ROUTING": "X12Y4/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9423 ] ,
          "attributes": {
            "ROUTING": "X12Y4/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9419 ] ,
          "attributes": {
            "ROUTING": "X12Y4/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9418 ] ,
          "attributes": {
            "ROUTING": "X12Y4/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9414 ] ,
          "attributes": {
            "ROUTING": "X12Y4/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9413 ] ,
          "attributes": {
            "ROUTING": "X12Y4/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9411 ] ,
          "attributes": {
            "ROUTING": "X12Y4/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9410 ] ,
          "attributes": {
            "ROUTING": "X12Y4/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9408 ] ,
          "attributes": {
            "ROUTING": "X12Y4/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9407 ] ,
          "attributes": {
            "ROUTING": "X12Y4/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9403 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9402 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9398 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9397 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9395 ] ,
          "attributes": {
            "ROUTING": "X13Y4/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9394 ] ,
          "attributes": {
            "ROUTING": "X13Y4/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9390 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9389 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9385 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9384 ] ,
          "attributes": {
            "ROUTING": "X13Y4/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9382 ] ,
          "attributes": {
            "ROUTING": "X13Y4/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9381 ] ,
          "attributes": {
            "ROUTING": "X13Y4/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9379 ] ,
          "attributes": {
            "ROUTING": "X13Y4/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9378 ] ,
          "attributes": {
            "ROUTING": "X13Y4/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 9376 ] ,
          "attributes": {
            "ROUTING": "X11Y4/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 9375 ] ,
          "attributes": {
            "ROUTING": "X12Y4/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 9373 ] ,
          "attributes": {
            "ROUTING": "X10Y6/OF5;;1;X10Y6/W250;X10Y6/W250/OF5;1;X8Y6/E830;X8Y6/E830/W252;1;X16Y6/S250;X16Y6/S250/E838;1;X16Y8/S200;X16Y8/S200/S252;1;X16Y10/X03;X16Y10/X03/S202;1;X16Y10/B2;X16Y10/B2/X03;1"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 9372 ] ,
          "attributes": {
            "ROUTING": "X12Y4/OF7;;1;X12Y4/N270;X12Y4/N270/OF7;1;X12Y2/S820;X12Y2/S820/N272;1;X12Y10/E270;X12Y10/E270/S828;1;X14Y10/E270;X14Y10/E270/E272;1;X16Y10/A2;X16Y10/A2/E272;1"
          }
        },
        "c.p_out_DFFR_Q_24_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9371 ] ,
          "attributes": {
            "ROUTING": "X16Y10/COUT1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9369 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F2;;1;X16Y10/W220;X16Y10/W220/F2;1;X14Y10/W220;X14Y10/W220/W222;1;X12Y10/D3;X12Y10/D3/W222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[6]": {
          "hide_name": 0,
          "bits": [ 9368 ] ,
          "attributes": {
            "ROUTING": "X12Y7/B7;X12Y7/B7/N272;1;X12Y10/A3;X12Y10/A3/N130;1;X12Y10/Q2;;1;X12Y10/N130;X12Y10/N130/Q2;1;X12Y9/N270;X12Y9/N270/N131;1;X12Y7/B6;X12Y7/B6/N272;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 9363 ] ,
          "attributes": {
            "ROUTING": "X12Y10/F3;;1;X12Y10/XD3;X12Y10/XD3/F3;1"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9359 ] ,
          "attributes": {
            "ROUTING": "X12Y5/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9358 ] ,
          "attributes": {
            "ROUTING": "X12Y5/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9354 ] ,
          "attributes": {
            "ROUTING": "X12Y5/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9353 ] ,
          "attributes": {
            "ROUTING": "X12Y5/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9351 ] ,
          "attributes": {
            "ROUTING": "X12Y5/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9350 ] ,
          "attributes": {
            "ROUTING": "X12Y5/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9346 ] ,
          "attributes": {
            "ROUTING": "X12Y5/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9345 ] ,
          "attributes": {
            "ROUTING": "X12Y5/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9341 ] ,
          "attributes": {
            "ROUTING": "X12Y5/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9340 ] ,
          "attributes": {
            "ROUTING": "X12Y5/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9338 ] ,
          "attributes": {
            "ROUTING": "X12Y5/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9337 ] ,
          "attributes": {
            "ROUTING": "X12Y5/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9335 ] ,
          "attributes": {
            "ROUTING": "X12Y5/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9334 ] ,
          "attributes": {
            "ROUTING": "X12Y5/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9330 ] ,
          "attributes": {
            "ROUTING": "X13Y5/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9329 ] ,
          "attributes": {
            "ROUTING": "X13Y5/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9325 ] ,
          "attributes": {
            "ROUTING": "X13Y5/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9324 ] ,
          "attributes": {
            "ROUTING": "X13Y5/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9322 ] ,
          "attributes": {
            "ROUTING": "X13Y5/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9321 ] ,
          "attributes": {
            "ROUTING": "X13Y5/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9317 ] ,
          "attributes": {
            "ROUTING": "X13Y5/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9316 ] ,
          "attributes": {
            "ROUTING": "X13Y5/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9312 ] ,
          "attributes": {
            "ROUTING": "X13Y5/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9311 ] ,
          "attributes": {
            "ROUTING": "X13Y5/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9309 ] ,
          "attributes": {
            "ROUTING": "X13Y5/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9308 ] ,
          "attributes": {
            "ROUTING": "X13Y5/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9306 ] ,
          "attributes": {
            "ROUTING": "X13Y5/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9305 ] ,
          "attributes": {
            "ROUTING": "X13Y5/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_F_LUT3_I2_1_F[7]": {
          "hide_name": 0,
          "bits": [ 9303 ] ,
          "attributes": {
            "ROUTING": "X11Y5/E240;X11Y5/E240/F4;1;X12Y5/X03;X12Y5/X03/E241;1;X12Y5/SEL7;X12Y5/SEL7/X03;1;X11Y5/F4;;1;X11Y5/EW10;X11Y5/EW10/F4;1;X12Y5/N250;X12Y5/N250/E111;1;X12Y4/X04;X12Y4/X04/N251;1;X12Y4/SEL7;X12Y4/SEL7/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 9302 ] ,
          "attributes": {
            "ROUTING": "X11Y5/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 9301 ] ,
          "attributes": {
            "ROUTING": "X12Y5/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9297 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9296 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9292 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9291 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9289 ] ,
          "attributes": {
            "ROUTING": "X12Y2/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9288 ] ,
          "attributes": {
            "ROUTING": "X12Y2/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9284 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9283 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9279 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9278 ] ,
          "attributes": {
            "ROUTING": "X12Y2/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9276 ] ,
          "attributes": {
            "ROUTING": "X12Y2/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9275 ] ,
          "attributes": {
            "ROUTING": "X12Y2/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9273 ] ,
          "attributes": {
            "ROUTING": "X12Y2/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9272 ] ,
          "attributes": {
            "ROUTING": "X12Y2/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9268 ] ,
          "attributes": {
            "ROUTING": "X13Y2/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9267 ] ,
          "attributes": {
            "ROUTING": "X13Y2/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9263 ] ,
          "attributes": {
            "ROUTING": "X13Y2/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9262 ] ,
          "attributes": {
            "ROUTING": "X13Y2/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9260 ] ,
          "attributes": {
            "ROUTING": "X13Y2/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9259 ] ,
          "attributes": {
            "ROUTING": "X13Y2/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9255 ] ,
          "attributes": {
            "ROUTING": "X13Y2/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9254 ] ,
          "attributes": {
            "ROUTING": "X13Y2/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9250 ] ,
          "attributes": {
            "ROUTING": "X13Y2/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9249 ] ,
          "attributes": {
            "ROUTING": "X13Y2/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9247 ] ,
          "attributes": {
            "ROUTING": "X13Y2/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9246 ] ,
          "attributes": {
            "ROUTING": "X13Y2/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9244 ] ,
          "attributes": {
            "ROUTING": "X13Y2/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9243 ] ,
          "attributes": {
            "ROUTING": "X13Y2/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 9241 ] ,
          "attributes": {
            "ROUTING": "X11Y2/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 9240 ] ,
          "attributes": {
            "ROUTING": "X12Y2/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 9238 ] ,
          "attributes": {
            "ROUTING": "X12Y5/OF7;;1;X12Y5/SN20;X12Y5/SN20/OF7;1;X12Y6/E820;X12Y6/E820/S121;1;X16Y6/S820;X16Y6/S820/E824;1;X16Y10/W240;X16Y10/W240/S824;1;X16Y10/B3;X16Y10/B3/W240;1"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 9237 ] ,
          "attributes": {
            "ROUTING": "X12Y2/OF7;;1;X12Y2/E130;X12Y2/E130/OF7;1;X13Y2/S830;X13Y2/S830/E131;1;X13Y10/E260;X13Y10/E260/S838;1;X15Y10/E270;X15Y10/E270/E262;1;X16Y10/A3;X16Y10/A3/E271;1"
          }
        },
        "c.p_out_DFFR_Q_23_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9236 ] ,
          "attributes": {
            "ROUTING": "X16Y10/COUT2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9234 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F3;;1;X16Y10/EW20;X16Y10/EW20/F3;1;X15Y10/W220;X15Y10/W220/W121;1;X13Y10/D2;X13Y10/D2/W222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[7]": {
          "hide_name": 0,
          "bits": [ 9233 ] ,
          "attributes": {
            "ROUTING": "X13Y10/A6;X13Y10/A6/E111;1;X13Y10/A2;X13Y10/A2/E111;1;X12Y10/EW10;X12Y10/EW10/Q3;1;X13Y10/A5;X13Y10/A5/E111;1;X11Y11/A6;X11Y11/A6/W251;1;X11Y11/A7;X11Y11/A7/W251;1;X11Y11/A4;X11Y11/A4/W251;1;X11Y11/A2;X11Y11/A2/W251;1;X11Y11/A5;X11Y11/A5/W251;1;X11Y11/A0;X11Y11/A0/W251;1;X11Y11/A3;X11Y11/A3/W251;1;X12Y10/Q3;;1;X12Y10/SN10;X12Y10/SN10/Q3;1;X12Y11/W250;X12Y11/W250/S111;1;X11Y11/A1;X11Y11/A1/W251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 9227 ] ,
          "attributes": {
            "ROUTING": "X13Y10/F2;;1;X13Y10/XD2;X13Y10/XD2/F2;1"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9223 ] ,
          "attributes": {
            "ROUTING": "X13Y6/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9222 ] ,
          "attributes": {
            "ROUTING": "X13Y6/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9218 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9217 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9213 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9212 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9210 ] ,
          "attributes": {
            "ROUTING": "X10Y3/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9209 ] ,
          "attributes": {
            "ROUTING": "X10Y3/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9205 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9204 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9200 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9199 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9197 ] ,
          "attributes": {
            "ROUTING": "X10Y3/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9196 ] ,
          "attributes": {
            "ROUTING": "X10Y3/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9194 ] ,
          "attributes": {
            "ROUTING": "X10Y3/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9193 ] ,
          "attributes": {
            "ROUTING": "X10Y3/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9189 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9188 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9184 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9183 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9181 ] ,
          "attributes": {
            "ROUTING": "X11Y3/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9180 ] ,
          "attributes": {
            "ROUTING": "X11Y3/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9176 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9175 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 9170 ] ,
          "attributes": {
            "ROUTING": "X12Y4/B5;X12Y4/B5/E211;1;X12Y4/B7;X12Y4/B7/E211;1;X12Y2/B6;X12Y2/B6/N252;1;X13Y2/B2;X13Y2/B2/N212;1;X13Y4/B0;X13Y4/B0/E212;1;X12Y4/B1;X12Y4/B1/E211;1;X11Y6/B3;X11Y6/B3/S212;1;X11Y3/B0;X11Y3/B0/E211;1;X13Y4/N210;X13Y4/N210/E212;1;X13Y2/B3;X13Y2/B3/N212;1;X12Y4/B6;X12Y4/B6/E211;1;X12Y5/B1;X12Y5/B1/E232;1;X11Y3/B2;X11Y3/B2/E211;1;X11Y6/B5;X11Y6/B5/S252;1;X13Y4/B3;X13Y4/B3/E212;1;X12Y5/B4;X12Y5/B4/E232;1;X12Y2/B1;X12Y2/B1/N211;1;X12Y3/N210;X12Y3/N210/E212;1;X12Y2/B3;X12Y2/B3/N211;1;X13Y2/B6;X13Y2/B6/N252;1;X10Y4/N130;X10Y4/N130/F6;1;X10Y3/B3;X10Y3/B3/N131;1;X13Y2/B1;X13Y2/B1/N212;1;X11Y6/B1;X11Y6/B1/S212;1;X11Y6/B7;X11Y6/B7/S252;1;X13Y4/B7;X13Y4/B7/E212;1;X11Y3/B5;X11Y3/B5/N251;1;X12Y2/B4;X12Y2/B4/N252;1;X12Y5/B6;X12Y5/B6/E232;1;X12Y2/B7;X12Y2/B7/N252;1;X11Y3/B6;X11Y3/B6/E211;1;X11Y6/B2;X11Y6/B2/S212;1;X10Y4/SN10;X10Y4/SN10/F6;1;X10Y3/E210;X10Y3/E210/N111;1;X11Y3/B1;X11Y3/B1/E211;1;X10Y6/X01;X10Y6/X01/S262;1;X10Y6/B5;X10Y6/B5/X01;1;X12Y5/B7;X12Y5/B7/E232;1;X13Y4/B2;X13Y4/B2/E212;1;X12Y4/N210;X12Y4/N210/E211;1;X12Y2/B2;X12Y2/B2/N212;1;X10Y4/N100;X10Y4/N100/F6;1;X10Y3/B7;X10Y3/B7/N101;1;X11Y4/S250;X11Y4/S250/E111;1;X11Y6/B4;X11Y6/B4/S252;1;X11Y4/N250;X11Y4/N250/E111;1;X11Y3/B4;X11Y3/B4/N251;1;X13Y4/B5;X13Y4/B5/E212;1;X10Y4/S260;X10Y4/S260/F6;1;X10Y6/X05;X10Y6/X05/S262;1;X10Y6/B7;X10Y6/B7/X05;1;X12Y4/N250;X12Y4/N250/E251;1;X12Y2/B5;X12Y2/B5/N252;1;X12Y5/B0;X12Y5/B0/E232;1;X12Y4/B4;X12Y4/B4/E211;1;X13Y2/B5;X13Y2/B5/N252;1;X11Y6/B6;X11Y6/B6/S252;1;X12Y5/B2;X12Y5/B2/E232;1;X11Y4/E210;X11Y4/E210/E111;1;X13Y4/B6;X13Y4/B6/E212;1;X13Y2/B7;X13Y2/B7/N252;1;X11Y4/E250;X11Y4/E250/E111;1;X13Y4/N250;X13Y4/N250/E252;1;X13Y2/B4;X13Y2/B4/N252;1;X10Y4/S130;X10Y4/S130/F6;1;X10Y5/E230;X10Y5/E230/S131;1;X12Y5/B5;X12Y5/B5/E232;1;X13Y4/B1;X13Y4/B1/E212;1;X12Y4/B2;X12Y4/B2/E211;1;X12Y5/B3;X12Y5/B3/E232;1;X12Y4/B3;X12Y4/B3/E211;1;X10Y4/EW10;X10Y4/EW10/F6;1;X11Y4/S210;X11Y4/S210/E111;1;X11Y6/B0;X11Y6/B0/S212;1;X10Y4/F6;;1;X12Y4/B0;X12Y4/B0/E211;1;X13Y4/B4;X13Y4/B4/E212;1;X13Y2/B0;X13Y2/B0/N212;1;X12Y2/B0;X12Y2/B0/N211;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9167 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9166 ] ,
          "attributes": {
            "ROUTING": "X11Y3/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9164 ] ,
          "attributes": {
            "ROUTING": "X11Y3/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9163 ] ,
          "attributes": {
            "ROUTING": "X11Y3/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0[6]": {
          "hide_name": 0,
          "bits": [ 9161 ] ,
          "attributes": {
            "ROUTING": "X12Y5/N240;X12Y5/N240/E101;1;X12Y4/SEL3;X12Y4/SEL3/N241;1;X11Y3/SEL3;X11Y3/SEL3/X01;1;X10Y5/N270;X10Y5/N270/W131;1;X10Y3/X04;X10Y3/X04/N272;1;X10Y3/SEL3;X10Y3/SEL3/X04;1;X11Y5/E220;X11Y5/E220/E100;1;X12Y5/X01;X12Y5/X01/E221;1;X12Y5/SEL3;X12Y5/SEL3/X01;1;X11Y2/E250;X11Y2/E250/S838;1;X12Y2/X04;X12Y2/X04/E251;1;X12Y2/SEL3;X12Y2/SEL3/X04;1;X13Y5/N240;X13Y5/N240/E241;1;X13Y4/SEL3;X13Y4/SEL3/N241;1;X11Y5/N830;X11Y5/N830/F6;1;X11Y2/N130;X11Y2/N130/S838;1;X11Y2/E240;X11Y2/E240/N130;1;X13Y2/SEL3;X13Y2/SEL3/E242;1;X11Y5/W130;X11Y5/W130/F6;1;X11Y5/E100;X11Y5/E100/F6;1;X12Y5/E240;X12Y5/E240/E101;1;X13Y5/SEL3;X13Y5/SEL3/E241;1;X11Y5/F6;;1;X11Y5/N260;X11Y5/N260/F6;1;X11Y3/X01;X11Y3/X01/N262;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9159 ] ,
          "attributes": {
            "ROUTING": "X11Y3/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9158 ] ,
          "attributes": {
            "ROUTING": "X11Y3/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0[7]": {
          "hide_name": 0,
          "bits": [ 9156 ] ,
          "attributes": {
            "ROUTING": "X13Y4/N240;X13Y4/N240/N242;1;X13Y2/W240;X13Y2/W240/N242;1;X12Y2/SEL7;X12Y2/SEL7/W241;1;X13Y6/OF4;;1;X13Y6/N240;X13Y6/N240/OF4;1;X13Y4/W240;X13Y4/W240/N242;1;X11Y4/N240;X11Y4/N240/W242;1;X11Y3/W240;X11Y3/W240/N241;1;X10Y3/SEL7;X10Y3/SEL7/W241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 9155 ] ,
          "attributes": {
            "ROUTING": "X9Y3/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 9154 ] ,
          "attributes": {
            "ROUTING": "X10Y3/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9150 ] ,
          "attributes": {
            "ROUTING": "X13Y7/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9149 ] ,
          "attributes": {
            "ROUTING": "X13Y7/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9145 ] ,
          "attributes": {
            "ROUTING": "X13Y7/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9144 ] ,
          "attributes": {
            "ROUTING": "X13Y7/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9142 ] ,
          "attributes": {
            "ROUTING": "X13Y7/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9141 ] ,
          "attributes": {
            "ROUTING": "X13Y7/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9137 ] ,
          "attributes": {
            "ROUTING": "X13Y7/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9136 ] ,
          "attributes": {
            "ROUTING": "X13Y7/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9132 ] ,
          "attributes": {
            "ROUTING": "X13Y7/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9131 ] ,
          "attributes": {
            "ROUTING": "X13Y7/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9129 ] ,
          "attributes": {
            "ROUTING": "X13Y7/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9128 ] ,
          "attributes": {
            "ROUTING": "X13Y7/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9126 ] ,
          "attributes": {
            "ROUTING": "X13Y7/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9125 ] ,
          "attributes": {
            "ROUTING": "X13Y7/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9121 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9120 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9116 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9115 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9113 ] ,
          "attributes": {
            "ROUTING": "X14Y7/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9112 ] ,
          "attributes": {
            "ROUTING": "X14Y7/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9108 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9107 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9103 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9102 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9100 ] ,
          "attributes": {
            "ROUTING": "X14Y7/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9099 ] ,
          "attributes": {
            "ROUTING": "X14Y7/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9097 ] ,
          "attributes": {
            "ROUTING": "X14Y7/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9096 ] ,
          "attributes": {
            "ROUTING": "X14Y7/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 9094 ] ,
          "attributes": {
            "ROUTING": "X12Y7/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 9093 ] ,
          "attributes": {
            "ROUTING": "X13Y7/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 9091 ] ,
          "attributes": {
            "ROUTING": "X10Y3/OF7;;1;X10Y3/E270;X10Y3/E270/OF7;1;X12Y3/E820;X12Y3/E820/E272;1;X16Y3/S820;X16Y3/S820/E824;1;X16Y11/N270;X16Y11/N270/S828;1;X16Y10/B4;X16Y10/B4/N271;1"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 9090 ] ,
          "attributes": {
            "ROUTING": "X13Y7/OF7;;1;X13Y7/E130;X13Y7/E130/OF7;1;X14Y7/E230;X14Y7/E230/E131;1;X16Y7/S230;X16Y7/S230/E232;1;X16Y9/S230;X16Y9/S230/S232;1;X16Y10/A4;X16Y10/A4/S231;1"
          }
        },
        "c.p_out_DFFR_Q_22_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9089 ] ,
          "attributes": {
            "ROUTING": "X16Y10/COUT3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9087 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F4;;1;X16Y10/W100;X16Y10/W100/F4;1;X15Y10/W240;X15Y10/W240/W101;1;X13Y10/S240;X13Y10/S240/W242;1;X13Y12/D4;X13Y12/D4/S242;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[8]": {
          "hide_name": 0,
          "bits": [ 9086 ] ,
          "attributes": {
            "ROUTING": "X13Y10/W130;X13Y10/W130/Q2;1;X13Y10/B7;X13Y10/B7/W130;1;X13Y10/S100;X13Y10/S100/Q2;1;X13Y10/S210;X13Y10/S210/S100;1;X13Y12/A4;X13Y12/A4/S212;1;X13Y10/Q2;;1;X13Y10/S220;X13Y10/S220/Q2;1;X13Y12/X03;X13Y12/X03/S222;1;X13Y12/B5;X13Y12/B5/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 9082 ] ,
          "attributes": {
            "ROUTING": "X13Y12/F4;;1;X13Y12/XD4;X13Y12/XD4/F4;1"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9078 ] ,
          "attributes": {
            "ROUTING": "X13Y3/D6;X13Y3/D6/E101;1;X12Y3/E100;X12Y3/E100/F4;1;X13Y3/D7;X13Y3/D7/E101;1;X13Y4/SEL6;X13Y4/SEL6/X08;1;X13Y5/SEL0;X13Y5/SEL0/X06;1;X12Y4/SEL4;X12Y4/SEL4/X05;1;X12Y4/X05;X12Y4/X05/S241;1;X12Y4/SEL0;X12Y4/SEL0/X05;1;X12Y2/SEL6;X12Y2/SEL6/X05;1;X12Y2/SEL2;X12Y2/SEL2/X05;1;X12Y2/SEL4;X12Y2/SEL4/X05;1;X12Y3/N240;X12Y3/N240/F4;1;X12Y2/X05;X12Y2/X05/N241;1;X12Y2/SEL0;X12Y2/SEL0/X05;1;X11Y3/SEL6;X11Y3/SEL6/X07;1;X11Y3/SEL2;X11Y3/SEL2/X07;1;X11Y3/SEL4;X11Y3/SEL4/X07;1;X11Y3/X07;X11Y3/X07/W241;1;X11Y3/SEL0;X11Y3/SEL0/X07;1;X13Y5/X06;X13Y5/X06/S212;1;X13Y5/SEL6;X13Y5/SEL6/X06;1;X12Y5/SEL2;X12Y5/SEL2/X05;1;X12Y3/S240;X12Y3/S240/F4;1;X12Y5/X05;X12Y5/X05/S242;1;X12Y5/SEL0;X12Y5/SEL0/X05;1;X13Y3/N250;X13Y3/N250/E111;1;X13Y2/SEL4;X13Y2/SEL4/X06;1;X13Y4/SEL0;X13Y4/SEL0/X08;1;X13Y4/X08;X13Y4/X08/S211;1;X13Y2/SEL0;X13Y2/SEL0/X06;1;X13Y2/SEL6;X13Y2/SEL6/X06;1;X13Y2/X06;X13Y2/X06/N251;1;X13Y4/SEL2;X13Y4/SEL2/X08;1;X10Y3/SEL6;X10Y3/SEL6/X07;1;X12Y5/SEL6;X12Y5/SEL6/X05;1;X13Y2/SEL2;X13Y2/SEL2/X06;1;X12Y5/SEL4;X12Y5/SEL4/X05;1;X10Y3/SEL2;X10Y3/SEL2/X07;1;X10Y3/SEL4;X10Y3/SEL4/X07;1;X12Y3/W240;X12Y3/W240/F4;1;X10Y3/X07;X10Y3/X07/W242;1;X10Y3/SEL0;X10Y3/SEL0/X07;1;X13Y3/S210;X13Y3/S210/E111;1;X13Y5/SEL4;X13Y5/SEL4/X06;1;X12Y3/EW10;X12Y3/EW10/F4;1;X12Y3/F4;;1;X12Y4/SEL6;X12Y4/SEL6/X05;1;X13Y4/SEL4;X13Y4/SEL4/X08;1;X13Y5/SEL2;X13Y5/SEL2/X06;1;X12Y4/SEL2;X12Y4/SEL2/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 9075 ] ,
          "attributes": {
            "ROUTING": "X11Y3/S260;X11Y3/S260/W121;1;X11Y5/C2;X11Y5/C2/S262;1;X13Y4/D6;X13Y4/D6/E201;1;X13Y3/C7;X13Y3/C7/E121;1;X12Y4/D6;X12Y4/D6/S111;1;X12Y4/D4;X12Y4/D4/S111;1;X12Y4/D7;X12Y4/D7/S111;1;X12Y4/D2;X12Y4/D2/S201;1;X12Y4/D0;X12Y4/D0/S201;1;X12Y4/D3;X12Y4/D3/S201;1;X12Y3/SN10;X12Y3/SN10/F0;1;X12Y4/D5;X12Y4/D5/S111;1;X12Y4/D1;X12Y4/D1/S201;1;X12Y2/D6;X12Y2/D6/N131;1;X12Y2/D7;X12Y2/D7/N131;1;X12Y2/D4;X12Y2/D4/N131;1;X12Y2/D2;X12Y2/D2/N101;1;X12Y2/D0;X12Y2/D0/N101;1;X12Y3/N130;X12Y3/N130/F0;1;X12Y2/D5;X12Y2/D5/N131;1;X12Y2/D3;X12Y2/D3/N101;1;X12Y2/D1;X12Y2/D1/N101;1;X11Y3/D6;X11Y3/D6/W201;1;X11Y3/D4;X11Y3/D4/W201;1;X11Y3/D2;X11Y3/D2/W201;1;X11Y3/D5;X11Y3/D5/W201;1;X11Y3/D0;X11Y3/D0/W201;1;X11Y3/D1;X11Y3/D1/W201;1;X12Y5/D6;X12Y5/D6/X07;1;X12Y5/D2;X12Y5/D2/S202;1;X12Y5/D7;X12Y5/D7/X07;1;X12Y5/D4;X12Y5/D4/X07;1;X12Y5/D0;X12Y5/D0/S202;1;X12Y5/D3;X12Y5/D3/S202;1;X12Y5/X07;X12Y5/X07/S202;1;X12Y5/D5;X12Y5/D5/X07;1;X12Y3/S200;X12Y3/S200/F0;1;X12Y5/D1;X12Y5/D1/S202;1;X13Y4/D1;X13Y4/D1/S221;1;X13Y4/D4;X13Y4/D4/E201;1;X13Y4/D5;X13Y4/D5/E201;1;X13Y4/D7;X13Y4/D7/E201;1;X13Y4/D3;X13Y4/D3/S221;1;X13Y4/D2;X13Y4/D2/S221;1;X13Y4/D0;X13Y4/D0/S221;1;X13Y3/S220;X13Y3/S220/E121;1;X13Y3/C6;X13Y3/C6/E121;1;X12Y4/E200;X12Y4/E200/S201;1;X12Y3/EW20;X12Y3/EW20/F0;1;X13Y2/D6;X13Y2/D6/E201;1;X13Y2/D4;X13Y2/D4/E201;1;X13Y2/D2;X13Y2/D2/E201;1;X13Y2/D7;X13Y2/D7/E201;1;X13Y2/D3;X13Y2/D3/E201;1;X13Y2/D5;X13Y2/D5/E201;1;X13Y2/D0;X13Y2/D0/E201;1;X12Y3/N100;X12Y3/N100/F0;1;X12Y2/E200;X12Y2/E200/N101;1;X13Y2/D1;X13Y2/D1/E201;1;X10Y3/D7;X10Y3/D7/W202;1;X12Y3/F0;;1;X12Y3/W200;X12Y3/W200/F0;1;X10Y3/D3;X10Y3/D3/W202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 9072 ] ,
          "attributes": {
            "ROUTING": "X13Y4/C4;X13Y4/C4/E261;1;X13Y2/C0;X13Y2/C0/X02;1;X13Y4/C0;X13Y4/C0/E261;1;X13Y4/C3;X13Y4/C3/E261;1;X12Y4/C6;X12Y4/C6/E121;1;X13Y4/C5;X13Y4/C5/E261;1;X11Y3/C2;X11Y3/C2/X02;1;X13Y2/C7;X13Y2/C7/E261;1;X12Y5/C5;X12Y5/C5/S221;1;X12Y4/C7;X12Y4/C7/E121;1;X12Y5/C4;X12Y5/C4/S221;1;X13Y4/C7;X13Y4/C7/E261;1;X12Y4/C3;X12Y4/C3/E121;1;X13Y2/C6;X13Y2/C6/E261;1;X12Y5/C6;X12Y5/C6/S221;1;X13Y2/C2;X13Y2/C2/X02;1;X12Y2/C1;X12Y2/C1/N262;1;X12Y5/C1;X12Y5/C1/S261;1;X11Y3/E210;X11Y3/E210/N111;1;X13Y3/B7;X13Y3/B7/E212;1;X11Y3/X02;X11Y3/X02/N211;1;X10Y3/C7;X10Y3/C7/N221;1;X11Y3/C0;X11Y3/C0/X02;1;X12Y4/S220;X12Y4/S220/E121;1;X12Y2/C5;X12Y2/C5/N222;1;X12Y2/E260;X12Y2/E260/N262;1;X12Y5/C0;X12Y5/C0/S261;1;X11Y5/B2;X11Y5/B2/S111;1;X13Y4/C6;X13Y4/C6/E261;1;X12Y4/C5;X12Y4/C5/E121;1;X12Y5/C7;X12Y5/C7/S221;1;X12Y5/C2;X12Y5/C2/S261;1;X11Y3/C5;X11Y3/C5/N111;1;X13Y2/C3;X13Y2/C3/X02;1;X12Y2/C3;X12Y2/C3/N262;1;X12Y4/C1;X12Y4/C1/E121;1;X12Y4/C4;X12Y4/C4/E121;1;X12Y4/N260;X12Y4/N260/E121;1;X12Y2/C0;X12Y2/C0/N262;1;X12Y4/N220;X12Y4/N220/E121;1;X12Y2/C4;X12Y2/C4/N222;1;X11Y4/N210;X11Y4/N210/F1;1;X11Y2/E210;X11Y2/E210/N212;1;X13Y2/X02;X13Y2/X02/E212;1;X13Y2/C1;X13Y2/C1/X02;1;X12Y4/C0;X12Y4/C0/E121;1;X13Y4/C2;X13Y4/C2/E261;1;X10Y4/N220;X10Y4/N220/W121;1;X13Y2/C4;X13Y2/C4/E261;1;X13Y2/C5;X13Y2/C5/E261;1;X12Y2/C6;X12Y2/C6/N222;1;X11Y3/C4;X11Y3/C4/N111;1;X11Y4/SN10;X11Y4/SN10/F1;1;X11Y3/C6;X11Y3/C6/N111;1;X12Y4/E260;X12Y4/E260/E121;1;X13Y4/C1;X13Y4/C1/E261;1;X13Y3/B6;X13Y3/B6/E212;1;X12Y4/S260;X12Y4/S260/E121;1;X11Y3/C1;X11Y3/C1/X02;1;X12Y4/C2;X12Y4/C2/E121;1;X11Y4/EW20;X11Y4/EW20/F1;1;X10Y4/N260;X10Y4/N260/W121;1;X10Y3/C3;X10Y3/C3/N261;1;X11Y4/F1;;1;X12Y5/C3;X12Y5/C3/S261;1;X12Y2/C7;X12Y2/C7/N222;1;X12Y2/C2;X12Y2/C2/N262;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 9069 ] ,
          "attributes": {
            "ROUTING": "X11Y3/S270;X11Y3/S270/W131;1;X11Y5/A2;X11Y5/A2/S272;1;X12Y4/A6;X12Y4/A6/S101;1;X12Y4/A5;X12Y4/A5/S101;1;X12Y3/E250;X12Y3/E250/F5;1;X12Y2/A2;X12Y2/A2/N251;1;X12Y2/A1;X12Y2/A1/N251;1;X13Y4/A1;X13Y4/A1/S271;1;X13Y3/N270;X13Y3/N270/E131;1;X13Y2/A1;X13Y2/A1/N271;1;X12Y3/S100;X12Y3/S100/F5;1;X12Y4/A2;X12Y4/A2/S251;1;X12Y4/A3;X12Y4/A3/S251;1;X13Y3/A6;X13Y3/A6/E251;1;X13Y3/A7;X13Y3/A7/E251;1;X12Y4/A0;X12Y4/A0/S251;1;X12Y4/A1;X12Y4/A1/S251;1;X12Y2/A6;X12Y2/A6/N121;1;X12Y2/A4;X12Y2/A4/N121;1;X12Y2/A0;X12Y2/A0/N251;1;X12Y2/A7;X12Y2/A7/N121;1;X12Y3/SN20;X12Y3/SN20/F5;1;X12Y2/A5;X12Y2/A5/N121;1;X12Y3/N250;X12Y3/N250/F5;1;X12Y2/A3;X12Y2/A3/N251;1;X13Y4/A6;X13Y4/A6/S231;1;X11Y3/A6;X11Y3/A6/W131;1;X11Y3/A4;X11Y3/A4/W131;1;X11Y3/A2;X11Y3/A2/W131;1;X12Y3/W130;X12Y3/W130/F5;1;X11Y3/A5;X11Y3/A5/W131;1;X11Y3/A0;X11Y3/A0/W251;1;X11Y3/A1;X11Y3/A1/W251;1;X12Y5/A6;X12Y5/A6/X06;1;X12Y5/A4;X12Y5/A4/X06;1;X12Y5/A2;X12Y5/A2/S252;1;X12Y5/A7;X12Y5/A7/X06;1;X12Y5/X06;X12Y5/X06/S252;1;X12Y5/A5;X12Y5/A5/X06;1;X12Y5/A3;X12Y5/A3/S252;1;X12Y5/A0;X12Y5/A0/S252;1;X12Y3/S250;X12Y3/S250/F5;1;X12Y5/A1;X12Y5/A1/S252;1;X13Y4/A5;X13Y4/A5/S231;1;X13Y4/A7;X13Y4/A7/S231;1;X13Y4/A0;X13Y4/A0/S271;1;X13Y4/A2;X13Y4/A2/S271;1;X13Y4/A3;X13Y4/A3/S271;1;X13Y3/S270;X13Y3/S270/E131;1;X13Y3/S230;X13Y3/S230/E131;1;X13Y4/A4;X13Y4/A4/S231;1;X13Y2/A6;X13Y2/A6/N231;1;X13Y2/A5;X13Y2/A5/N231;1;X13Y2/A7;X13Y2/A7/N231;1;X13Y2/A0;X13Y2/A0/N271;1;X13Y2/A4;X13Y2/A4/N231;1;X12Y3/E130;X12Y3/E130/F5;1;X13Y3/N230;X13Y3/N230/E131;1;X13Y2/A3;X13Y2/A3/N271;1;X12Y4/A4;X12Y4/A4/S101;1;X13Y2/A2;X13Y2/A2/N271;1;X12Y4/A7;X12Y4/A7/S101;1;X10Y3/A7;X10Y3/A7/W252;1;X12Y3/F5;;1;X12Y3/W250;X12Y3/W250/F5;1;X10Y3/A3;X10Y3/A3/W252;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 9065 ] ,
          "attributes": {
            "ROUTING": "X12Y2/SEL5;X12Y2/SEL5/S262;1;X12Y5/SEL1;X12Y5/SEL1/X04;1;X12Y0/S260;X12Y0/S260/S838;1;X12Y2/SEL1;X12Y2/SEL1/S262;1;X10Y3/SEL5;X10Y3/SEL5/X03;1;X10Y3/X03;X10Y3/X03/W262;1;X10Y3/SEL1;X10Y3/SEL1/X03;1;X13Y4/SEL1;X13Y4/SEL1/N261;1;X12Y4/SEL1;X12Y4/SEL1/X02;1;X12Y7/SN10;X12Y7/SN10/F5;1;X12Y6/N250;X12Y6/N250/N111;1;X12Y4/X02;X12Y4/X02/N252;1;X12Y4/SEL5;X12Y4/SEL5/X02;1;X12Y5/SEL5;X12Y5/SEL5/X04;1;X11Y3/SEL1;X11Y3/SEL1/X03;1;X12Y7/N250;X12Y7/N250/F5;1;X12Y5/X04;X12Y5/X04/N252;1;X13Y2/SEL5;X13Y2/SEL5/S262;1;X12Y3/W260;X12Y3/W260/N834;1;X11Y3/X03;X11Y3/X03/W261;1;X11Y3/SEL5;X11Y3/SEL5/X03;1;X13Y5/SEL1;X13Y5/SEL1/X04;1;X13Y2/SEL1;X13Y2/SEL1/S262;1;X13Y5/X04;X13Y5/X04/N232;1;X13Y5/SEL5;X13Y5/SEL5/X04;1;X12Y7/E130;X12Y7/E130/F5;1;X13Y7/N230;X13Y7/N230/E131;1;X13Y5/N260;X13Y5/N260/N232;1;X13Y4/SEL5;X13Y4/SEL5/N261;1;X12Y7/N830;X12Y7/N830/F5;1;X12Y3/E260;X12Y3/E260/N834;1;X13Y3/SEL6;X13Y3/SEL6/E261;1;X12Y7/F5;;1;X13Y7/N830;X13Y7/N830/E131;1;X13Y0/S260;X13Y0/S260/S838;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9063 ] ,
          "attributes": {
            "ROUTING": "X13Y3/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9062 ] ,
          "attributes": {
            "ROUTING": "X13Y3/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9058 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9057 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9053 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9052 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9050 ] ,
          "attributes": {
            "ROUTING": "X14Y6/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9049 ] ,
          "attributes": {
            "ROUTING": "X14Y6/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9045 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9044 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 9041 ] ,
          "attributes": {
            "ROUTING": "X13Y8/D2;X13Y8/D2/E260;1;X13Y8/D3;X13Y8/D3/E260;1;X13Y8/D1;X13Y8/D1/S260;1;X13Y7/C6;X13Y7/C6/N111;1;X13Y8/S260;X13Y8/S260/F6;1;X13Y6/B6;X13Y6/B6/X05;1;X13Y8/D0;X13Y8/D0/S260;1;X13Y7/C7;X13Y7/C7/N111;1;X13Y8/SN10;X13Y8/SN10/F6;1;X13Y7/C4;X13Y7/C4/N111;1;X13Y7/C2;X13Y7/C2/N121;1;X13Y8/E260;X13Y8/E260/F6;1;X13Y7/C5;X13Y7/C5/N111;1;X13Y7/C0;X13Y7/C0/N121;1;X13Y8/SN20;X13Y8/SN20/F6;1;X13Y7/C3;X13Y7/C3/N121;1;X13Y7/C1;X13Y7/C1/N261;1;X14Y8/D2;X14Y8/D2/E101;1;X14Y8/D0;X14Y8/D0/E101;1;X14Y8/D3;X14Y8/D3/E101;1;X14Y8/D1;X14Y8/D1/E101;1;X14Y7/C6;X14Y7/C6/N201;1;X14Y7/C4;X14Y7/C4/N201;1;X14Y7/C7;X14Y7/C7/N201;1;X14Y7/C2;X14Y7/C2/N241;1;X13Y6/C4;X13Y6/C4/X05;1;X14Y7/C0;X14Y7/C0/N241;1;X14Y7/C5;X14Y7/C5/N201;1;X14Y7/C3;X14Y7/C3/N241;1;X13Y8/N260;X13Y8/N260/F6;1;X13Y6/X05;X13Y6/X05/N262;1;X13Y6/C5;X13Y6/C5/X05;1;X14Y7/C1;X14Y7/C1/N241;1;X14Y6/C6;X14Y6/C6/N202;1;X14Y6/C4;X14Y6/C4/N202;1;X14Y6/C0;X14Y6/C0/N242;1;X14Y6/C3;X14Y6/C3/N242;1;X14Y8/N200;X14Y8/N200/E101;1;X14Y6/C5;X14Y6/C5/N202;1;X13Y8/F6;;1;X13Y8/E100;X13Y8/E100/F6;1;X14Y8/N240;X14Y8/N240/E101;1;X14Y6/C1;X14Y6/C1/N242;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 9039 ] ,
          "attributes": {
            "ROUTING": "X13Y7/B2;X13Y7/B2/N131;1;X13Y7/B1;X13Y7/B1/N131;1;X13Y8/C2;X13Y8/C2/X04;1;X13Y8/C0;X13Y8/C0/X04;1;X13Y8/C3;X13Y8/C3/X04;1;X13Y8/X04;X13Y8/X04/F7;1;X13Y8/C1;X13Y8/C1/X04;1;X13Y7/B6;X13Y7/B6/N101;1;X13Y7/B4;X13Y7/B4/N101;1;X13Y7/B3;X13Y7/B3/N131;1;X13Y8/N100;X13Y8/N100/F7;1;X13Y7/B7;X13Y7/B7/N101;1;X13Y7/B5;X13Y7/B5/N271;1;X13Y7/B0;X13Y7/B0/N131;1;X13Y8/N130;X13Y8/N130/F7;1;X14Y7/B2;X14Y7/B2/N231;1;X14Y6/B1;X14Y6/B1/N232;1;X14Y8/C2;X14Y8/C2/E121;1;X14Y8/C0;X14Y8/C0/E121;1;X14Y8/C3;X14Y8/C3/E121;1;X13Y8/EW20;X13Y8/EW20/F7;1;X14Y8/C1;X14Y8/C1/E121;1;X14Y7/B6;X14Y7/B6/N251;1;X14Y7/B7;X14Y7/B7/N251;1;X14Y7/B3;X14Y7/B3/N231;1;X14Y7/B4;X14Y7/B4/N251;1;X13Y6/B4;X13Y6/B4/N272;1;X14Y7/B1;X14Y7/B1/N231;1;X14Y7/B5;X14Y7/B5/N251;1;X14Y7/B0;X14Y7/B0/N231;1;X13Y8/N270;X13Y8/N270/F7;1;X13Y6/B5;X13Y6/B5/N272;1;X14Y6/B0;X14Y6/B0/N232;1;X14Y6/B3;X14Y6/B3/N232;1;X14Y8/N230;X14Y8/N230/E131;1;X13Y6/A6;X13Y6/A6/X06;1;X13Y8/E130;X13Y8/E130/F7;1;X13Y6/X06;X13Y6/X06/N272;1;X14Y8/N250;X14Y8/N250/E111;1;X14Y6/B5;X14Y6/B5/N252;1;X13Y8/F7;;1;X13Y8/EW10;X13Y8/EW10/F7;1;X14Y6/B6;X14Y6/B6/N252;1;X14Y6/B4;X14Y6/B4/N252;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 9036 ] ,
          "attributes": {
            "ROUTING": "X13Y8/A2;X13Y8/A2/W271;1;X13Y7/A1;X13Y7/A1/W271;1;X14Y5/S100;X14Y5/S100/N828;1;X14Y6/A5;X14Y6/A5/S101;1;X14Y8/A0;X14Y8/A0/N271;1;X14Y8/A1;X14Y8/A1/N271;1;X14Y6/A4;X14Y6/A4/S101;1;X14Y8/A3;X14Y8/A3/N271;1;X14Y7/A2;X14Y7/A2/N272;1;X14Y7/A4;X14Y7/A4/X06;1;X14Y7/A3;X14Y7/A3/N272;1;X14Y7/X06;X14Y7/X06/N272;1;X14Y7/A5;X14Y7/A5/X06;1;X14Y7/A0;X14Y7/A0/N272;1;X14Y11/N270;X14Y11/N270/OF7;1;X14Y9/N270;X14Y9/N270/N272;1;X14Y7/A1;X14Y7/A1/N272;1;X13Y8/A1;X13Y8/A1/W271;1;X13Y8/A0;X13Y8/A0/W271;1;X14Y8/W270;X14Y8/W270/N271;1;X13Y7/A2;X13Y7/A2/W271;1;X13Y7/A6;X13Y7/A6/N232;1;X13Y7/A4;X13Y7/A4/N232;1;X13Y7/A0;X13Y7/A0/W271;1;X13Y7/A7;X13Y7/A7/N232;1;X14Y13/N820;X14Y13/N820/S272;1;X14Y7/W270;X14Y7/W270/N272;1;X13Y11/N230;X13Y11/N230/W131;1;X13Y9/N230;X13Y9/N230/N232;1;X13Y7/A5;X13Y7/A5/N232;1;X13Y7/A3;X13Y7/A3/W271;1;X14Y8/A2;X14Y8/A2/N271;1;X14Y6/A3;X14Y6/A3/N272;1;X14Y11/S270;X14Y11/S270/OF7;1;X14Y7/A6;X14Y7/A6/X06;1;X14Y7/A7;X14Y7/A7/X06;1;X14Y11/W130;X14Y11/W130/OF7;1;X13Y8/A3;X13Y8/A3/W271;1;X13Y6/A2;X13Y6/A2/W271;1;X14Y6/A6;X14Y6/A6/S101;1;X14Y6/A0;X14Y6/A0/N272;1;X14Y10/N260;X14Y10/N260/N121;1;X14Y8/N270;X14Y8/N270/N262;1;X14Y6/A1;X14Y6/A1/N272;1;X13Y6/A4;X13Y6/A4/W271;1;X14Y11/OF7;;1;X14Y11/SN20;X14Y11/SN20/OF7;1;X14Y10/N820;X14Y10/N820/N121;1;X14Y6/W270;X14Y6/W270/N824;1;X13Y6/A5;X13Y6/A5/W271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9033 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9032 ] ,
          "attributes": {
            "ROUTING": "X14Y6/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9030 ] ,
          "attributes": {
            "ROUTING": "X14Y6/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9029 ] ,
          "attributes": {
            "ROUTING": "X14Y6/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9027 ] ,
          "attributes": {
            "ROUTING": "X14Y6/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9026 ] ,
          "attributes": {
            "ROUTING": "X14Y6/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9022 ] ,
          "attributes": {
            "ROUTING": "X15Y6/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9021 ] ,
          "attributes": {
            "ROUTING": "X15Y6/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9017 ] ,
          "attributes": {
            "ROUTING": "X15Y6/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9016 ] ,
          "attributes": {
            "ROUTING": "X15Y6/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9014 ] ,
          "attributes": {
            "ROUTING": "X15Y6/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9013 ] ,
          "attributes": {
            "ROUTING": "X15Y6/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9009 ] ,
          "attributes": {
            "ROUTING": "X15Y6/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9008 ] ,
          "attributes": {
            "ROUTING": "X15Y6/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9004 ] ,
          "attributes": {
            "ROUTING": "X15Y6/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9003 ] ,
          "attributes": {
            "ROUTING": "X15Y6/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9001 ] ,
          "attributes": {
            "ROUTING": "X15Y6/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9000 ] ,
          "attributes": {
            "ROUTING": "X15Y6/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 8998 ] ,
          "attributes": {
            "ROUTING": "X15Y6/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 8997 ] ,
          "attributes": {
            "ROUTING": "X15Y6/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0[7]": {
          "hide_name": 0,
          "bits": [ 8995 ] ,
          "attributes": {
            "ROUTING": "X13Y3/S260;X13Y3/S260/OF6;1;X13Y5/S260;X13Y5/S260/S262;1;X13Y7/X03;X13Y7/X03/S262;1;X13Y7/SEL7;X13Y7/SEL7/X03;1;X13Y3/OF6;;1;X13Y3/E130;X13Y3/E130/OF6;1;X14Y3/S270;X14Y3/S270/E131;1;X14Y5/S270;X14Y5/S270/S272;1;X14Y6/X04;X14Y6/X04/S271;1;X14Y6/SEL7;X14Y6/SEL7/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 8994 ] ,
          "attributes": {
            "ROUTING": "X13Y6/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 8993 ] ,
          "attributes": {
            "ROUTING": "X14Y6/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8989 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8988 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8984 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8983 ] ,
          "attributes": {
            "ROUTING": "X14Y8/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8981 ] ,
          "attributes": {
            "ROUTING": "X14Y8/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8980 ] ,
          "attributes": {
            "ROUTING": "X14Y8/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8978 ] ,
          "attributes": {
            "ROUTING": "X14Y6/OF7;;1;X14Y6/S270;X14Y6/S270/OF7;1;X14Y8/E270;X14Y8/E270/S272;1;X16Y8/S270;X16Y8/S270/E272;1;X16Y10/B5;X16Y10/B5/S272;1"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8977 ] ,
          "attributes": {
            "ROUTING": "X14Y8/OF5;;1;X14Y8/S250;X14Y8/S250/OF5;1;X14Y10/E250;X14Y10/E250/S252;1;X16Y10/A5;X16Y10/A5/E252;1"
          }
        },
        "c.p_out_DFFR_Q_21_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8976 ] ,
          "attributes": {
            "ROUTING": "X16Y10/COUT4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8974 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F5;;1;X16Y10/S250;X16Y10/S250/F5;1;X16Y12/W250;X16Y12/W250/S252;1;X14Y12/X04;X14Y12/X04/W252;1;X14Y12/D5;X14Y12/D5/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[9]": {
          "hide_name": 0,
          "bits": [ 8973 ] ,
          "attributes": {
            "ROUTING": "X13Y12/S100;X13Y12/S100/Q4;1;X13Y13/A6;X13Y13/A6/S101;1;X13Y12/EW10;X13Y12/EW10/Q4;1;X14Y12/A5;X14Y12/A5/E111;1;X13Y13/A2;X13Y13/A2/S131;1;X13Y12/Q4;;1;X13Y12/S130;X13Y12/S130/Q4;1;X13Y13/A3;X13Y13/A3/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 8969 ] ,
          "attributes": {
            "ROUTING": "X14Y12/F5;;1;X14Y12/XD5;X14Y12/XD5/F5;1"
          }
        },
        "c.p_out_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8967 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F2;;1;X24Y10/XD2;X24Y10/XD2/F2;1"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 8964 ] ,
          "attributes": {
            "ROUTING": "X24Y8/D2;X24Y8/D2/E201;1;X24Y8/D3;X24Y8/D3/E201;1;X24Y8/D6;X24Y8/D6/E201;1;X23Y12/F3;;1;X23Y12/N800;X23Y12/N800/F3;1;X23Y8/E200;X23Y8/E200/N804;1;X24Y8/D7;X24Y8/D7/E201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 8963 ] ,
          "attributes": {
            "ROUTING": "X24Y12/N100;X24Y12/N100/F1;1;X24Y11/N240;X24Y11/N240/N101;1;X24Y10/C1;X24Y10/C1/N241;1;X24Y8/C2;X24Y8/C2/N242;1;X24Y12/N210;X24Y12/N210/F1;1;X24Y10/N240;X24Y10/N240/N212;1;X24Y8/C3;X24Y8/C3/N242;1;X24Y8/C6;X24Y8/C6/E220;1;X24Y12/F1;;1;X24Y12/N810;X24Y12/N810/F1;1;X24Y8/E220;X24Y8/E220/N814;1;X24Y8/C7;X24Y8/C7/E220;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 8962 ] ,
          "attributes": {
            "ROUTING": "X24Y10/X04;X24Y10/X04/F5;1;X24Y10/B1;X24Y10/B1/X04;1;X24Y8/B2;X24Y8/B2/X04;1;X24Y8/B7;X24Y8/B7/N252;1;X24Y8/X04;X24Y8/X04/N252;1;X24Y8/B3;X24Y8/B3/X04;1;X24Y10/F5;;1;X24Y10/N250;X24Y10/N250/F5;1;X24Y8/B6;X24Y8/B6/N252;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 8961 ] ,
          "attributes": {
            "ROUTING": "X24Y8/A7;X24Y8/A7/N232;1;X24Y8/A3;X24Y8/A3/N272;1;X24Y8/A6;X24Y8/A6/N232;1;X25Y10/W130;X25Y10/W130/F2;1;X24Y10/A1;X24Y10/A1/W131;1;X25Y10/F2;;1;X24Y10/N270;X24Y10/N270/W131;1;X24Y10/N230;X24Y10/N230/W131;1;X24Y8/A2;X24Y8/A2/N272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.s_in_LUT4_I0_I2_LUT3_F_I1_LUT2_F_I1_LUT2_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 8959 ] ,
          "attributes": {
            "ROUTING": "X24Y8/SEL2;X24Y8/SEL2/X05;1;X24Y10/F6;;1;X24Y10/N260;X24Y10/N260/F6;1;X24Y8/X05;X24Y8/X05/N262;1;X24Y8/SEL6;X24Y8/SEL6/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_1_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8958 ] ,
          "attributes": {
            "ROUTING": "X24Y8/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_1_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8957 ] ,
          "attributes": {
            "ROUTING": "X24Y8/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 8955 ] ,
          "attributes": {
            "ROUTING": "X24Y10/E100;X24Y10/E100/F1;1;X24Y10/C0;X24Y10/C0/E100;1;X24Y10/F1;;1;X24Y10/N130;X24Y10/N130/F1;1;X24Y10/C7;X24Y10/C7/N130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8954 ] ,
          "attributes": {
            "ROUTING": "X24Y10/B0;X24Y10/B0/X05;1;X24Y8/F4;;1;X24Y8/S240;X24Y8/S240/F4;1;X24Y10/X05;X24Y10/X05/S242;1;X24Y10/B7;X24Y10/B7/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_D_LUT4_F_I3_ALU_SUM_I1_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8953 ] ,
          "attributes": {
            "ROUTING": "X24Y11/N250;X24Y11/N250/N111;1;X24Y10/A0;X24Y10/A0/N251;1;X24Y12/F2;;1;X24Y12/SN10;X24Y12/SN10/F2;1;X24Y11/N210;X24Y11/N210/N111;1;X24Y10/A7;X24Y10/A7/N211;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_1_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8951 ] ,
          "attributes": {
            "ROUTING": "X24Y8/OF2;;1;X24Y8/W220;X24Y8/W220/OF2;1;X22Y8/W230;X22Y8/W230/W222;1;X20Y8/S230;X20Y8/S230/W232;1;X20Y10/B0;X20Y10/B0/S232;1"
          }
        },
        "c.p_out_DFFR_Q_1_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8950 ] ,
          "attributes": {
            "ROUTING": "X24Y10/F7;;1;X24Y10/SN20;X24Y10/SN20/F7;1;X24Y9/W820;X24Y9/W820/N121;1;X20Y9/S270;X20Y9/S270/W824;1;X20Y10/A0;X20Y10/A0/S271;1"
          }
        },
        "c.p_out_DFFR_Q_1_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8949 ] ,
          "attributes": {
            "ROUTING": "X20Y10/COUT0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_2_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8948 ] ,
          "attributes": {
            "ROUTING": "X20Y10/CIN0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_1_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8946 ] ,
          "attributes": {
            "ROUTING": "X20Y10/F0;;1;X20Y10/D5;X20Y10/D5/F0;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[28]": {
          "hide_name": 0,
          "bits": [ 8945 ] ,
          "attributes": {
            "ROUTING": "X25Y10/A0;X25Y10/A0/E111;1;X24Y10/EW10;X24Y10/EW10/Q2;1;X25Y10/A2;X25Y10/A2/E111;1;X24Y10/Q2;;1;X24Y10/S130;X24Y10/S130/Q2;1;X24Y10/W250;X24Y10/W250/S130;1;X22Y10/W250;X22Y10/W250/W252;1;X20Y10/A5;X20Y10/A5/W252;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8939 ] ,
          "attributes": {
            "ROUTING": "X14Y10/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8938 ] ,
          "attributes": {
            "ROUTING": "X14Y10/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0[6]": {
          "hide_name": 0,
          "bits": [ 8935 ] ,
          "attributes": {
            "ROUTING": "X14Y8/W100;X14Y8/W100/OF1;1;X13Y8/N240;X13Y8/N240/W101;1;X13Y7/SEL3;X13Y7/SEL3/N241;1;X15Y7/W240;X15Y7/W240/N241;1;X14Y7/S240;X14Y7/S240/W241;1;X14Y8/D5;X14Y8/D5/S241;1;X14Y7/X02;X14Y7/X02/N211;1;X14Y7/SEL3;X14Y7/SEL3/X02;1;X14Y8/D7;X14Y8/D7/S241;1;X14Y8/D6;X14Y8/D6/S241;1;X14Y8/D4;X14Y8/D4/S241;1;X14Y8/N210;X14Y8/N210/OF1;1;X14Y6/X02;X14Y6/X02/N212;1;X14Y6/SEL3;X14Y6/SEL3/X02;1;X14Y10/D6;X14Y10/D6/X02;1;X14Y8/S210;X14Y8/S210/OF1;1;X14Y10/X02;X14Y10/X02/S212;1;X14Y10/D7;X14Y10/D7/X02;1;X14Y8/OF1;;1;X14Y8/E100;X14Y8/E100/OF1;1;X15Y8/N240;X15Y8/N240/E101;1;X15Y6/SEL3;X15Y6/SEL3/N242;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 8933 ] ,
          "attributes": {
            "ROUTING": "X14Y6/SEL5;X14Y6/SEL5/X01;1;X14Y7/SEL5;X14Y7/SEL5/X01;1;X14Y8/C4;X14Y8/C4/S221;1;X14Y6/SEL1;X14Y6/SEL1/X01;1;X14Y8/C5;X14Y8/C5/S221;1;X14Y8/C7;X14Y8/C7/S221;1;X13Y7/SEL5;X13Y7/SEL5/X01;1;X13Y7/N220;X13Y7/N220/E121;1;X13Y6/X07;X13Y6/X07/N221;1;X13Y6/SEL4;X13Y6/SEL4/X07;1;X13Y7/SEL1;X13Y7/SEL1/X01;1;X14Y6/X01;X14Y6/X01/N221;1;X14Y8/C6;X14Y8/C6/S221;1;X13Y7/X01;X13Y7/X01/E221;1;X14Y10/C6;X14Y10/C6/S221;1;X12Y7/E220;X12Y7/E220/F2;1;X14Y7/X01;X14Y7/X01/E222;1;X14Y7/SEL1;X14Y7/SEL1/X01;1;X12Y7/EW20;X12Y7/EW20/F2;1;X13Y7/E260;X13Y7/E260/E121;1;X15Y7/N260;X15Y7/N260/E262;1;X15Y6/SEL5;X15Y6/SEL5/N261;1;X14Y7/N220;X14Y7/N220/E222;1;X14Y10/C7;X14Y10/C7/S221;1;X12Y7/F2;;1;X15Y6/SEL1;X15Y6/SEL1/N261;1;X14Y7/S220;X14Y7/S220/E222;1;X14Y9/S220;X14Y9/S220/S222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 8931 ] ,
          "attributes": {
            "ROUTING": "X15Y6/SEL6;X15Y6/SEL6/X05;1;X13Y7/SEL0;X13Y7/SEL0/X08;1;X14Y6/SEL4;X14Y6/SEL4/X05;1;X14Y6/SEL2;X14Y6/SEL2/X05;1;X12Y6/E200;X12Y6/E200/OF0;1;X14Y6/X05;X14Y6/X05/E202;1;X14Y6/SEL0;X14Y6/SEL0/X05;1;X14Y6/SEL6;X14Y6/SEL6/X05;1;X15Y6/SEL0;X15Y6/SEL0/X05;1;X14Y7/SEL4;X14Y7/SEL4/X08;1;X15Y6/SEL2;X15Y6/SEL2/X05;1;X14Y7/X08;X14Y7/X08/E252;1;X14Y7/SEL0;X14Y7/SEL0/X08;1;X14Y10/B6;X14Y10/B6/S251;1;X14Y6/E200;X14Y6/E200/E202;1;X13Y7/SEL6;X13Y7/SEL6/X08;1;X15Y6/SEL4;X15Y6/SEL4/X05;1;X15Y6/X05;X15Y6/X05/E201;1;X13Y7/SEL2;X13Y7/SEL2/X08;1;X14Y8/B4;X14Y8/B4/S251;1;X14Y7/S250;X14Y7/S250/E252;1;X14Y8/B7;X14Y8/B7/S251;1;X12Y6/SN10;X12Y6/SN10/OF0;1;X14Y8/B5;X14Y8/B5/S251;1;X14Y8/B6;X14Y8/B6/S251;1;X12Y7/E250;X12Y7/E250/S111;1;X13Y7/X08;X13Y7/X08/E251;1;X12Y6/OF0;;1;X13Y7/SEL4;X13Y7/SEL4/X08;1;X14Y10/B7;X14Y10/B7/S251;1;X14Y7/SEL6;X14Y7/SEL6/X08;1;X14Y9/S250;X14Y9/S250/S252;1;X14Y7/SEL2;X14Y7/SEL2/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT8_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 8929 ] ,
          "attributes": {
            "ROUTING": "X13Y6/D4;X13Y6/D4/W201;1;X13Y7/E200;X13Y7/E200/S201;1;X14Y6/W200;X14Y6/W200/N201;1;X14Y7/N200;X14Y7/N200/E201;1;X13Y6/D5;X13Y6/D5/W201;1;X13Y7/D6;X13Y7/D6/S111;1;X14Y6/D6;X14Y6/D6/E101;1;X13Y7/D2;X13Y7/D2/S201;1;X13Y7/D7;X13Y7/D7/S111;1;X13Y7/D4;X13Y7/D4/S111;1;X14Y6/D4;X14Y6/D4/E101;1;X13Y7/D3;X13Y7/D3/S201;1;X13Y6/SN10;X13Y6/SN10/OF0;1;X13Y7/D5;X13Y7/D5/S111;1;X13Y7/D0;X13Y7/D0/S201;1;X14Y6/D5;X14Y6/D5/E101;1;X13Y6/S200;X13Y6/S200/OF0;1;X13Y7/D1;X13Y7/D1/S201;1;X14Y6/D3;X14Y6/D3/E101;1;X14Y6/D0;X14Y6/D0/E101;1;X14Y6/D1;X14Y6/D1/E101;1;X14Y7/D6;X14Y7/D6/S241;1;X14Y7/D7;X14Y7/D7/S241;1;X14Y7/D2;X14Y7/D2/S201;1;X14Y7/D4;X14Y7/D4/S241;1;X14Y7/D5;X14Y7/D5/S241;1;X14Y7/D3;X14Y7/D3/S201;1;X14Y7/D0;X14Y7/D0/S201;1;X14Y6/S200;X14Y6/S200/E101;1;X14Y7/D1;X14Y7/D1/S201;1;X14Y8/A6;X14Y8/A6/X03;1;X14Y8/A7;X14Y8/A7/X03;1;X14Y8/A5;X14Y8/A5/X07;1;X14Y8/X07;X14Y8/X07/S242;1;X14Y6/S240;X14Y6/S240/E101;1;X14Y8/X03;X14Y8/X03/S242;1;X14Y8/A4;X14Y8/A4/X07;1;X14Y10/A6;X14Y10/A6/W200;1;X13Y6/OF0;;1;X13Y6/E100;X13Y6/E100/OF0;1;X14Y6/S800;X14Y6/S800/E101;1;X14Y10/W200;X14Y10/W200/S804;1;X14Y10/A7;X14Y10/A7/W200;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 8926 ] ,
          "attributes": {
            "ROUTING": "X14Y10/SEL6;X14Y10/SEL6/X05;1;X14Y8/X08;X14Y8/X08/S212;1;X14Y8/SEL4;X14Y8/SEL4/X08;1;X13Y6/S810;X13Y6/S810/F2;1;X13Y10/E220;X13Y10/E220/S814;1;X14Y10/X05;X14Y10/X05/E221;1;X14Y10/SEL4;X14Y10/SEL4/X05;1;X14Y8/SEL6;X14Y8/SEL6/X08;1;X13Y6/EW10;X13Y6/EW10/F2;1;X13Y6/F2;;1;X14Y6/S210;X14Y6/S210/E111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8925 ] ,
          "attributes": {
            "ROUTING": "X14Y10/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8924 ] ,
          "attributes": {
            "ROUTING": "X14Y10/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 8922 ] ,
          "attributes": {
            "ROUTING": "X11Y8/E130;X11Y8/E130/OF7;1;X12Y8/E230;X12Y8/E230/E131;1;X14Y8/X02;X14Y8/X02/E232;1;X14Y8/SEL5;X14Y8/SEL5/X02;1;X11Y8/OF7;;1;X11Y8/W130;X11Y8/W130/OF7;1;X10Y8/E830;X10Y8/E830/W131;1;X14Y8/S260;X14Y8/S260/E834;1;X14Y10/SEL5;X14Y10/SEL5/S262;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8921 ] ,
          "attributes": {
            "ROUTING": "X14Y10/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8920 ] ,
          "attributes": {
            "ROUTING": "X14Y10/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8916 ] ,
          "attributes": {
            "ROUTING": "X10Y11/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8915 ] ,
          "attributes": {
            "ROUTING": "X10Y11/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8911 ] ,
          "attributes": {
            "ROUTING": "X10Y11/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8910 ] ,
          "attributes": {
            "ROUTING": "X10Y11/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8908 ] ,
          "attributes": {
            "ROUTING": "X10Y11/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8907 ] ,
          "attributes": {
            "ROUTING": "X10Y11/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8903 ] ,
          "attributes": {
            "ROUTING": "X10Y11/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8902 ] ,
          "attributes": {
            "ROUTING": "X10Y11/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8898 ] ,
          "attributes": {
            "ROUTING": "X10Y11/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8897 ] ,
          "attributes": {
            "ROUTING": "X10Y11/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8895 ] ,
          "attributes": {
            "ROUTING": "X10Y11/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8894 ] ,
          "attributes": {
            "ROUTING": "X10Y11/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 8892 ] ,
          "attributes": {
            "ROUTING": "X10Y11/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 8891 ] ,
          "attributes": {
            "ROUTING": "X10Y11/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8889 ] ,
          "attributes": {
            "ROUTING": "X14Y10/OF5;;1;X14Y10/EW20;X14Y10/EW20/OF5;1;X15Y10/E220;X15Y10/E220/E121;1;X17Y10/X05;X17Y10/X05/E222;1;X17Y10/B0;X17Y10/B0/X05;1"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8888 ] ,
          "attributes": {
            "ROUTING": "X9Y11/OF30;;1;X10Y11/N100;X10Y11/N100/OF3;1;X10Y10/E800;X10Y10/E800/N101;1;X18Y10/W130;X18Y10/W130/E808;1;X17Y10/A0;X17Y10/A0/W131;1"
          }
        },
        "c.p_out_DFFR_Q_20_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8887 ] ,
          "attributes": {
            "ROUTING": "X17Y10/CIN0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8885 ] ,
          "attributes": {
            "ROUTING": "X17Y10/F0;;1;X17Y10/S200;X17Y10/S200/F0;1;X17Y12/D0;X17Y12/D0/S202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[10]": {
          "hide_name": 0,
          "bits": [ 8884 ] ,
          "attributes": {
            "ROUTING": "X13Y12/B0;X13Y12/B0/W111;1;X14Y12/E130;X14Y12/E130/Q5;1;X14Y12/A6;X14Y12/A6/E130;1;X14Y12/EW10;X14Y12/EW10/Q5;1;X15Y12/E250;X15Y12/E250/E111;1;X17Y12/A0;X17Y12/A0/E252;1;X14Y12/Q5;;1;X14Y12/X08;X14Y12/X08/Q5;1;X14Y12/B7;X14Y12/B7/X08;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 8880 ] ,
          "attributes": {
            "ROUTING": "X17Y12/F0;;1;X17Y12/XD0;X17Y12/XD0/F0;1"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8876 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8875 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 8873 ] ,
          "attributes": {
            "ROUTING": "X10Y11/D5;X10Y11/D5/N241;1;X10Y11/D3;X10Y11/D3/N201;1;X10Y12/N200;X10Y12/N200/N101;1;X10Y11/D1;X10Y11/D1/N201;1;X10Y12/N240;X10Y12/N240/N101;1;X10Y11/D7;X10Y11/D7/N241;1;X10Y12/D3;X10Y12/D3/N101;1;X10Y13/F3;;1;X10Y13/N100;X10Y13/N100/F3;1;X10Y12/D1;X10Y12/D1/N101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8872 ] ,
          "attributes": {
            "ROUTING": "X10Y11/C1;X10Y11/C1/X02;1;X10Y12/C3;X10Y12/C3/N121;1;X10Y11/C7;X10Y11/C7/X08;1;X10Y13/SN20;X10Y13/SN20/F7;1;X10Y12/C1;X10Y12/C1/N121;1;X10Y11/X08;X10Y11/X08/N272;1;X10Y11/C5;X10Y11/C5/X08;1;X10Y13/F7;;1;X10Y13/N270;X10Y13/N270/F7;1;X10Y11/X02;X10Y11/X02/N272;1;X10Y11/C3;X10Y11/C3/X02;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8869 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8868 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8866 ] ,
          "attributes": {
            "ROUTING": "X10Y12/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8865 ] ,
          "attributes": {
            "ROUTING": "X10Y12/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8861 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8860 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8856 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8855 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F[5]": {
          "hide_name": 0,
          "bits": [ 8853 ] ,
          "attributes": {
            "ROUTING": "X10Y12/SEL5;X10Y12/SEL5/X02;1;X11Y12/W230;X11Y12/W230/OF3;1;X10Y12/X02;X10Y12/X02/W231;1;X10Y12/SEL1;X10Y12/SEL1/X02;1;X10Y11/SEL5;X10Y11/SEL5/X01;1;X10Y11/SEL1;X10Y11/SEL1/X01;1;X11Y12/N100;X11Y12/N100/OF3;1;X11Y11/W200;X11Y11/W200/N101;1;X10Y11/X01;X10Y11/X01/W201;1;X10Y12/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8852 ] ,
          "attributes": {
            "ROUTING": "X10Y12/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8851 ] ,
          "attributes": {
            "ROUTING": "X10Y12/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_LUT3_F_I2_MUX2_LUT8_S0_O_LUT3_I2_F[6]": {
          "hide_name": 0,
          "bits": [ 8849 ] ,
          "attributes": {
            "ROUTING": "X10Y11/X04;X10Y11/X04/S271;1;X10Y11/SEL3;X10Y11/SEL3/X04;1;X10Y10/OF7;;1;X10Y10/S270;X10Y10/S270/OF7;1;X10Y12/X04;X10Y12/X04/S272;1;X10Y12/SEL3;X10Y12/SEL3/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 8848 ] ,
          "attributes": {
            "ROUTING": "X10Y12/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 8847 ] ,
          "attributes": {
            "ROUTING": "X10Y12/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8844 ] ,
          "attributes": {
            "ROUTING": "X9Y12/OF30;;1;X10Y12/EW10;X10Y12/EW10/OF3;1;X9Y12/E810;X9Y12/E810/W111;1;X17Y12/N210;X17Y12/N210/E818;1;X17Y10/B1;X17Y10/B1/N212;1"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8843 ] ,
          "attributes": {
            "ROUTING": "X13Y14/F4;;1;X13Y14/N820;X13Y14/N820/F4;1;X13Y10/E240;X13Y10/E240/N824;1;X15Y10/E250;X15Y10/E250/E242;1;X17Y10/A1;X17Y10/A1/E252;1"
          }
        },
        "c.p_out_DFFR_Q_19_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8842 ] ,
          "attributes": {
            "ROUTING": "X17Y10/COUT0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8840 ] ,
          "attributes": {
            "ROUTING": "X17Y10/F1;;1;X17Y10/W100;X17Y10/W100/F1;1;X16Y10/N200;X16Y10/N200/W101;1;X16Y8/D0;X16Y8/D0/N202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[11]": {
          "hide_name": 0,
          "bits": [ 8839 ] ,
          "attributes": {
            "ROUTING": "X17Y12/S200;X17Y12/S200/Q0;1;X17Y13/W200;X17Y13/W200/S201;1;X15Y13/W210;X15Y13/W210/W202;1;X14Y13/B6;X14Y13/B6/W211;1;X18Y8/B6;X18Y8/B6/E231;1;X18Y8/B1;X18Y8/B1/E231;1;X16Y8/A0;X16Y8/A0/X02;1;X18Y11/B6;X18Y11/B6/N271;1;X18Y11/B5;X18Y11/B5/N271;1;X18Y11/B7;X18Y11/B7/N271;1;X14Y12/B3;X14Y12/B3/W211;1;X18Y11/B4;X18Y11/B4/N271;1;X15Y12/W210;X15Y12/W210/W202;1;X14Y12/B0;X14Y12/B0/W211;1;X18Y12/N270;X18Y12/N270/E131;1;X17Y12/W200;X17Y12/W200/Q0;1;X17Y12/E130;X17Y12/E130/Q0;1;X18Y8/B4;X18Y8/B4/E231;1;X18Y8/B2;X18Y8/B2/E231;1;X18Y8/B7;X18Y8/B7/E231;1;X18Y8/B0;X18Y8/B0/E231;1;X17Y8/E230;X17Y8/E230/N804;1;X18Y8/B3;X18Y8/B3/E231;1;X18Y8/B5;X18Y8/B5/E231;1;X17Y12/Q0;;1;X17Y12/N800;X17Y12/N800/Q0;1;X17Y8/W230;X17Y8/W230/N804;1;X16Y8/X02;X16Y8/X02/W231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 8833 ] ,
          "attributes": {
            "ROUTING": "X16Y8/F0;;1;X16Y8/XD0;X16Y8/XD0/F0;1"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8829 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8828 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8824 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8823 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8821 ] ,
          "attributes": {
            "ROUTING": "X11Y15/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8820 ] ,
          "attributes": {
            "ROUTING": "X11Y15/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8816 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8815 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8811 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8810 ] ,
          "attributes": {
            "ROUTING": "X11Y15/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8808 ] ,
          "attributes": {
            "ROUTING": "X11Y15/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8807 ] ,
          "attributes": {
            "ROUTING": "X11Y15/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 8805 ] ,
          "attributes": {
            "ROUTING": "X11Y15/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 8804 ] ,
          "attributes": {
            "ROUTING": "X11Y15/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8800 ] ,
          "attributes": {
            "ROUTING": "X12Y15/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8799 ] ,
          "attributes": {
            "ROUTING": "X12Y15/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8795 ] ,
          "attributes": {
            "ROUTING": "X12Y15/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8794 ] ,
          "attributes": {
            "ROUTING": "X12Y15/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8792 ] ,
          "attributes": {
            "ROUTING": "X12Y15/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8791 ] ,
          "attributes": {
            "ROUTING": "X12Y15/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8787 ] ,
          "attributes": {
            "ROUTING": "X12Y15/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8786 ] ,
          "attributes": {
            "ROUTING": "X12Y15/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8782 ] ,
          "attributes": {
            "ROUTING": "X12Y15/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8781 ] ,
          "attributes": {
            "ROUTING": "X12Y15/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8779 ] ,
          "attributes": {
            "ROUTING": "X12Y15/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8778 ] ,
          "attributes": {
            "ROUTING": "X12Y15/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 8776 ] ,
          "attributes": {
            "ROUTING": "X12Y15/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 8775 ] ,
          "attributes": {
            "ROUTING": "X12Y15/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8771 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8770 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8766 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8765 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8763 ] ,
          "attributes": {
            "ROUTING": "X10Y14/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8762 ] ,
          "attributes": {
            "ROUTING": "X10Y14/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8758 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8757 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8753 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8752 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8750 ] ,
          "attributes": {
            "ROUTING": "X10Y14/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8749 ] ,
          "attributes": {
            "ROUTING": "X10Y14/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 8747 ] ,
          "attributes": {
            "ROUTING": "X10Y14/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 8746 ] ,
          "attributes": {
            "ROUTING": "X10Y14/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8742 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8741 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 8737 ] ,
          "attributes": {
            "ROUTING": "X10Y14/A0;X10Y14/A0/W271;1;X10Y12/SEL6;X10Y12/SEL6/X08;1;X10Y12/X08;X10Y12/X08/W271;1;X10Y12/SEL0;X10Y12/SEL0/X08;1;X10Y11/SEL0;X10Y11/SEL0/X07;1;X11Y13/B6;X11Y13/B6/E240;1;X10Y14/A2;X10Y14/A2/W271;1;X11Y14/A1;X11Y14/A1/S131;1;X11Y12/W270;X11Y12/W270/N131;1;X11Y13/E240;X11Y13/E240/OF4;1;X11Y14/A3;X11Y14/A3/S131;1;X11Y13/S130;X11Y13/S130/OF4;1;X11Y14/W270;X11Y14/W270/S131;1;X10Y14/A1;X10Y14/A1/W271;1;X10Y12/SEL2;X10Y12/SEL2/X08;1;X10Y11/SEL6;X10Y11/SEL6/X07;1;X11Y13/N130;X11Y13/N130/OF4;1;X10Y12/SEL4;X10Y12/SEL4/X08;1;X10Y11/X07;X10Y11/X07/N262;1;X10Y11/SEL4;X10Y11/SEL4/X07;1;X10Y13/N260;X10Y13/N260/W121;1;X11Y13/EW20;X11Y13/EW20/OF4;1;X11Y13/OF4;;1;X10Y14/A3;X10Y14/A3/W271;1;X11Y14/A0;X11Y14/A0/S131;1;X10Y11/SEL2;X10Y11/SEL2/X07;1;X11Y14/A2;X11Y14/A2/S131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8734 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8733 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8731 ] ,
          "attributes": {
            "ROUTING": "X11Y14/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8730 ] ,
          "attributes": {
            "ROUTING": "X11Y14/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8726 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8725 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 8720 ] ,
          "attributes": {
            "ROUTING": "X11Y14/C0;X11Y14/C0/W241;1;X11Y14/B5;X11Y14/B5/S272;1;X11Y14/C3;X11Y14/C3/W241;1;X10Y14/C1;X10Y14/C1/S262;1;X11Y14/B6;X11Y14/B6/S272;1;X10Y14/C2;X10Y14/C2/S262;1;X13Y8/B3;X13Y8/B3/X01;1;X11Y12/C6;X11Y12/C6/W261;1;X11Y12/C1;X11Y12/C1/W261;1;X11Y14/C2;X11Y14/C2/W241;1;X12Y12/W270;X12Y12/W270/S271;1;X11Y12/S270;X11Y12/S270/W271;1;X11Y14/B4;X11Y14/B4/S272;1;X13Y8/X01;X13Y8/X01/E221;1;X14Y8/B1;X14Y8/B1/X05;1;X10Y12/S260;X10Y12/S260/W262;1;X11Y14/C1;X11Y14/C1/W241;1;X11Y13/A4;X11Y13/A4/W271;1;X12Y13/W270;X12Y13/W270/S272;1;X11Y13/A5;X11Y13/A5/W271;1;X11Y12/C7;X11Y12/C7/W261;1;X11Y12/C5;X11Y12/C5/W261;1;X12Y12/W260;X12Y12/W260/S121;1;X11Y12/C0;X11Y12/C0/W261;1;X12Y10/S820;X12Y10/S820/N121;1;X12Y14/W240;X12Y14/W240/S824;1;X11Y10/B6;X11Y10/B6/N271;1;X11Y10/B7;X11Y10/B7/N271;1;X11Y10/B2;X11Y10/B2/X01;1;X11Y10/B4;X11Y10/B4/N271;1;X11Y10/B0;X11Y10/B0/X05;1;X11Y10/X01;X11Y10/X01/W221;1;X11Y10/B3;X11Y10/B3/X01;1;X11Y10/B5;X11Y10/B5/N271;1;X11Y10/X05;X11Y10/X05/W221;1;X11Y10/B1;X11Y10/B1/X05;1;X11Y12/C3;X11Y12/C3/W261;1;X12Y11/S270;X12Y11/S270/OF7;1;X11Y12/C4;X11Y12/C4/W261;1;X11Y12/C2;X11Y12/C2/W261;1;X12Y8/B6;X12Y8/B6/X07;1;X10Y14/C0;X10Y14/C0/S262;1;X12Y8/B0;X12Y8/B0/X07;1;X12Y8/B5;X12Y8/B5/X01;1;X13Y8/B0;X13Y8/B0/X05;1;X12Y8/B2;X12Y8/B2/X01;1;X12Y8/X07;X12Y8/X07/N222;1;X12Y8/X01;X12Y8/X01/N222;1;X12Y8/B7;X12Y8/B7/X07;1;X14Y8/X05;X14Y8/X05/E222;1;X10Y10/B6;X10Y10/B6/N271;1;X10Y10/B7;X10Y10/B7/N271;1;X10Y10/B4;X10Y10/B4/N271;1;X10Y10/B2;X10Y10/B2/X01;1;X10Y10/B0;X10Y10/B0/X05;1;X12Y11/W270;X12Y11/W270/OF7;1;X10Y11/N270;X10Y11/N270/W272;1;X10Y10/B5;X10Y10/B5/N271;1;X10Y10/X01;X10Y10/X01/W222;1;X10Y10/B3;X10Y10/B3/X01;1;X12Y10/W220;X12Y10/W220/N121;1;X10Y10/X05;X10Y10/X05/W222;1;X10Y10/B1;X10Y10/B1/X05;1;X13Y8/B2;X13Y8/B2/X01;1;X12Y8/B1;X12Y8/B1/X07;1;X14Y8/B2;X14Y8/B2/X01;1;X14Y8/B3;X14Y8/B3/X01;1;X11Y8/B6;X11Y8/B6/N271;1;X10Y14/C3;X10Y14/C3/S262;1;X14Y8/B0;X14Y8/B0/X05;1;X11Y8/B2;X11Y8/B2/X04;1;X11Y8/B7;X11Y8/B7/N271;1;X11Y8/B4;X11Y8/B4/N271;1;X11Y8/B3;X11Y8/B3/X04;1;X11Y8/B5;X11Y8/B5/N271;1;X11Y8/B0;X11Y8/B0/X04;1;X12Y11/W130;X12Y11/W130/OF7;1;X11Y11/N270;X11Y11/N270/W131;1;X11Y9/N270;X11Y9/N270/N272;1;X11Y8/X04;X11Y8/X04/N271;1;X11Y8/B1;X11Y8/B1/X04;1;X14Y8/X01;X14Y8/X01/E222;1;X13Y8/X05;X13Y8/X05/E221;1;X12Y8/E220;X12Y8/E220/N222;1;X12Y10/N220;X12Y10/N220/N121;1;X12Y11/OF7;;1;X12Y11/SN20;X12Y11/SN20/OF7;1;X11Y14/B7;X11Y14/B7/S272;1;X12Y8/B3;X12Y8/B3/X01;1;X12Y8/B4;X12Y8/B4/X01;1;X13Y8/B1;X13Y8/B1/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 8717 ] ,
          "attributes": {
            "ROUTING": "X10Y14/B1;X10Y14/B1/S211;1;X10Y14/B0;X10Y14/B0/S211;1;X11Y14/A6;X11Y14/A6/S231;1;X11Y14/B0;X11Y14/B0/S231;1;X10Y14/B2;X10Y14/B2/S211;1;X11Y14/B2;X11Y14/B2/S231;1;X11Y14/A7;X11Y14/A7/S231;1;X11Y14/A4;X11Y14/A4/S231;1;X10Y11/S210;X10Y11/S210/W111;1;X10Y13/S210;X10Y13/S210/S212;1;X10Y14/B3;X10Y14/B3/S211;1;X11Y14/A5;X11Y14/A5/S231;1;X11Y14/B3;X11Y14/B3/S231;1;X11Y13/S230;X11Y13/S230/S232;1;X11Y14/B1;X11Y14/B1/S231;1;X11Y12/B6;X11Y12/B6/X08;1;X11Y12/B1;X11Y12/B1/S231;1;X10Y10/A7;X10Y10/A7/N211;1;X10Y10/A4;X10Y10/A4/N211;1;X10Y10/A0;X10Y10/A0/N251;1;X10Y11/N210;X10Y11/N210/W111;1;X10Y10/A5;X10Y10/A5/N211;1;X10Y10/A3;X10Y10/A3/N251;1;X10Y11/N250;X10Y11/N250/W111;1;X10Y10/A1;X10Y10/A1/N251;1;X11Y10/A6;X11Y10/A6/N231;1;X11Y8/A5;X11Y8/A5/N231;1;X11Y12/B4;X11Y12/B4/X08;1;X11Y12/B5;X11Y12/B5/X08;1;X11Y12/X08;X11Y12/X08/S231;1;X11Y12/B3;X11Y12/B3/S231;1;X11Y11/S230;X11Y11/S230/OF3;1;X10Y10/A6;X10Y10/A6/N211;1;X10Y10/A2;X10Y10/A2/N251;1;X11Y11/N230;X11Y11/N230/OF3;1;X11Y8/A7;X11Y8/A7/N231;1;X11Y10/E200;X11Y10/E200/N101;1;X11Y10/A2;X11Y10/A2/E200;1;X11Y8/A6;X11Y8/A6/N231;1;X11Y10/A0;X11Y10/A0/N200;1;X11Y10/A3;X11Y10/A3/E200;1;X11Y10/A5;X11Y10/A5/N231;1;X11Y12/B0;X11Y12/B0/S231;1;X11Y10/A1;X11Y10/A1/N200;1;X12Y8/A2;X12Y8/A2/N251;1;X12Y8/A1;X12Y8/A1/N251;1;X12Y13/D3;X12Y13/D3/X06;1;X11Y10/A4;X11Y10/A4/N231;1;X11Y10/A7;X11Y10/A7/N231;1;X11Y8/A2;X11Y8/A2/X05;1;X11Y8/A4;X11Y8/A4/N231;1;X11Y8/X05;X11Y8/X05/N202;1;X11Y8/A3;X11Y8/A3/X05;1;X11Y8/A0;X11Y8/A0/X03;1;X11Y12/B7;X11Y12/B7/X08;1;X11Y9/N230;X11Y9/N230/N232;1;X11Y12/B2;X11Y12/B2/S231;1;X11Y11/N100;X11Y11/N100/OF3;1;X11Y10/N200;X11Y10/N200/N101;1;X11Y8/X03;X11Y8/X03/N202;1;X11Y8/A1;X11Y8/A1/X03;1;X12Y8/A6;X12Y8/A6/N211;1;X12Y9/N250;X12Y9/N250/N252;1;X12Y8/A7;X12Y8/A7/N211;1;X12Y8/A4;X12Y8/A4/N211;1;X12Y11/N210;X12Y11/N210/E111;1;X12Y9/N210;X12Y9/N210/N212;1;X12Y8/A5;X12Y8/A5/N211;1;X12Y8/A0;X12Y8/A0/N251;1;X12Y8/A3;X12Y8/A3/N251;1;X10Y11/OF30;;1;X11Y11/EW10;X11Y11/EW10/OF3;1;X12Y11/N250;X12Y11/N250/E111;1;X12Y11/S210;X12Y11/S210/E111;1;X12Y13/X06;X12Y13/X06/S212;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 8714 ] ,
          "attributes": {
            "ROUTING": "X11Y12/SEL0;X11Y12/SEL0/X05;1;X11Y14/SEL0;X11Y14/SEL0/W261;1;X11Y10/SEL0;X11Y10/SEL0/X07;1;X10Y10/SEL6;X10Y10/SEL6/X06;1;X10Y12/N250;X10Y12/N250/W252;1;X10Y10/X06;X10Y10/X06/N252;1;X10Y10/SEL2;X10Y10/SEL2/X06;1;X11Y10/X07;X11Y10/X07/N222;1;X11Y10/SEL6;X11Y10/SEL6/X07;1;X12Y8/SEL6;X12Y8/SEL6/X08;1;X12Y8/SEL0;X12Y8/SEL0/X06;1;X10Y14/SEL6;X10Y14/SEL6/W262;1;X12Y8/SEL2;X12Y8/SEL2/X08;1;X11Y12/SEL4;X11Y12/SEL4/X05;1;X12Y12/W250;X12Y12/W250/N111;1;X11Y12/SEL6;X11Y12/SEL6/X05;1;X11Y12/N220;X11Y12/N220/W221;1;X11Y12/X05;X11Y12/X05/W221;1;X11Y8/SEL4;X11Y8/SEL4/X08;1;X11Y14/SEL4;X11Y14/SEL4/W261;1;X10Y14/SEL0;X10Y14/SEL0/W262;1;X12Y10/N250;X12Y10/N250/N242;1;X11Y12/SEL2;X11Y12/SEL2/X05;1;X11Y10/SEL4;X11Y10/SEL4/X07;1;X12Y8/X06;X12Y8/X06/N252;1;X12Y14/N810;X12Y14/N810/S111;1;X11Y8/SEL0;X11Y8/SEL0/X08;1;X12Y13/N100;X12Y13/N100/F1;1;X12Y12/N240;X12Y12/N240/N101;1;X12Y12/W220;X12Y12/W220/N121;1;X12Y8/W270;X12Y8/W270/N824;1;X11Y8/X08;X11Y8/X08/W271;1;X11Y8/SEL2;X11Y8/SEL2/X08;1;X11Y14/SEL6;X11Y14/SEL6/W261;1;X12Y6/S210;X12Y6/S210/N818;1;X11Y8/SEL6;X11Y8/SEL6/X08;1;X12Y14/W260;X12Y14/W260/S121;1;X12Y13/SN10;X12Y13/SN10/F1;1;X11Y10/SEL2;X11Y10/SEL2/X07;1;X12Y8/SEL4;X12Y8/SEL4/X06;1;X12Y8/X08;X12Y8/X08/S212;1;X10Y10/SEL4;X10Y10/SEL4/X06;1;X10Y10/SEL0;X10Y10/SEL0/X06;1;X10Y14/SEL4;X10Y14/SEL4/W262;1;X12Y12/N820;X12Y12/N820/N121;1;X12Y13/F1;;1;X12Y13/SN20;X12Y13/SN20/F1;1;X10Y14/SEL2;X10Y14/SEL2/W262;1;X11Y14/SEL2;X11Y14/SEL2/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8712 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8711 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F[5]": {
          "hide_name": 0,
          "bits": [ 8709 ] ,
          "attributes": {
            "ROUTING": "X11Y8/SEL1;X11Y8/SEL1/X02;1;X11Y10/SEL1;X11Y10/SEL1/N262;1;X11Y14/SEL5;X11Y14/SEL5/S261;1;X12Y8/SEL5;X12Y8/SEL5/X04;1;X10Y10/SEL1;X10Y10/SEL1/N262;1;X10Y14/SEL5;X10Y14/SEL5/X03;1;X11Y12/W260;X11Y12/W260/N121;1;X10Y12/N260;X10Y12/N260/W261;1;X10Y10/SEL5;X10Y10/SEL5/N262;1;X11Y13/E130;X11Y13/E130/F7;1;X11Y13/S260;X11Y13/S260/E130;1;X11Y14/SEL1;X11Y14/SEL1/S261;1;X11Y12/SEL1;X11Y12/SEL1/X01;1;X11Y10/SEL5;X11Y10/SEL5/N262;1;X11Y12/N260;X11Y12/N260/N121;1;X11Y10/N270;X11Y10/N270/N262;1;X11Y8/X02;X11Y8/X02/N272;1;X11Y8/SEL5;X11Y8/SEL5/X02;1;X11Y14/W260;X11Y14/W260/S121;1;X10Y14/X03;X10Y14/X03/W261;1;X10Y14/SEL1;X10Y14/SEL1/X03;1;X11Y13/E100;X11Y13/E100/F7;1;X11Y13/N220;X11Y13/N220/E100;1;X11Y12/X01;X11Y12/X01/N221;1;X11Y12/SEL5;X11Y12/SEL5/X01;1;X11Y13/F7;;1;X11Y13/SN20;X11Y13/SN20/F7;1;X11Y12/N820;X11Y12/N820/N121;1;X11Y8/E270;X11Y8/E270/N824;1;X12Y8/X04;X12Y8/X04/E271;1;X12Y8/SEL1;X12Y8/SEL1/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8707 ] ,
          "attributes": {
            "ROUTING": "X11Y14/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8706 ] ,
          "attributes": {
            "ROUTING": "X11Y14/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F[6]": {
          "hide_name": 0,
          "bits": [ 8704 ] ,
          "attributes": {
            "ROUTING": "X11Y8/SEL3;X11Y8/SEL3/N242;1;X11Y13/W100;X11Y13/W100/F6;1;X10Y13/N240;X10Y13/N240/W101;1;X10Y11/N240;X10Y11/N240/N242;1;X10Y10/SEL3;X10Y10/SEL3/N241;1;X11Y10/N240;X11Y10/N240/N242;1;X11Y8/E240;X11Y8/E240/N242;1;X12Y8/SEL3;X12Y8/SEL3/E241;1;X11Y13/N100;X11Y13/N100/F6;1;X11Y12/N240;X11Y12/N240/N101;1;X11Y10/SEL3;X11Y10/SEL3/N242;1;X10Y13/S230;X10Y13/S230/W131;1;X10Y14/X02;X10Y14/X02/S231;1;X10Y14/SEL3;X10Y14/SEL3/X02;1;X11Y13/S270;X11Y13/S270/W130;1;X11Y14/X04;X11Y14/X04/S271;1;X11Y14/SEL3;X11Y14/SEL3/X04;1;X11Y13/F6;;1;X11Y13/W130;X11Y13/W130/F6;1;X11Y13/N270;X11Y13/N270/W130;1;X11Y12/X04;X11Y12/X04/N271;1;X11Y12/SEL3;X11Y12/SEL3/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 8702 ] ,
          "attributes": {
            "ROUTING": "X11Y14/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 8701 ] ,
          "attributes": {
            "ROUTING": "X11Y14/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F[7]": {
          "hide_name": 0,
          "bits": [ 8699 ] ,
          "attributes": {
            "ROUTING": "X11Y12/A6;X11Y12/A6/X06;1;X10Y14/SEL7;X10Y14/SEL7/X04;1;X11Y12/A7;X11Y12/A7/X06;1;X11Y12/N210;X11Y12/N210/W111;1;X11Y12/A2;X11Y12/A2/N210;1;X12Y12/EW10;X12Y12/EW10/OF3;1;X10Y12/S230;X10Y12/S230/W232;1;X10Y14/X04;X10Y14/X04/S232;1;X11Y12/A4;X11Y12/A4/X06;1;X11Y12/A3;X11Y12/A3/X02;1;X11Y12/X06;X11Y12/X06/W231;1;X11Y12/A5;X11Y12/A5/X06;1;X11Y12/A0;X11Y12/A0/X02;1;X11Y12/OF30;;1;X12Y12/W230;X12Y12/W230/OF3;1;X11Y12/X02;X11Y12/X02/W231;1;X11Y12/A1;X11Y12/A1/X02;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 8698 ] ,
          "attributes": {
            "ROUTING": "X9Y14/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 8697 ] ,
          "attributes": {
            "ROUTING": "X10Y14/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 8695 ] ,
          "attributes": {
            "ROUTING": "X10Y15/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 8694 ] ,
          "attributes": {
            "ROUTING": "X11Y15/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8692 ] ,
          "attributes": {
            "ROUTING": "X13Y14/B5;X13Y14/B5/E232;1;X10Y14/OF7;;1;X10Y14/E130;X10Y14/E130/OF7;1;X11Y14/E230;X11Y14/E230/E131;1;X13Y14/B4;X13Y14/B4/E232;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8691 ] ,
          "attributes": {
            "ROUTING": "X13Y14/A4;X13Y14/A4/E272;1;X11Y15/OF7;;1;X11Y15/N270;X11Y15/N270/OF7;1;X11Y14/E270;X11Y14/E270/N271;1;X13Y14/A5;X13Y14/A5/E272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8687 ] ,
          "attributes": {
            "ROUTING": "X11Y16/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8686 ] ,
          "attributes": {
            "ROUTING": "X11Y16/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8682 ] ,
          "attributes": {
            "ROUTING": "X11Y16/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8681 ] ,
          "attributes": {
            "ROUTING": "X11Y16/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8679 ] ,
          "attributes": {
            "ROUTING": "X11Y16/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8678 ] ,
          "attributes": {
            "ROUTING": "X11Y16/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8674 ] ,
          "attributes": {
            "ROUTING": "X11Y16/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8673 ] ,
          "attributes": {
            "ROUTING": "X11Y16/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8669 ] ,
          "attributes": {
            "ROUTING": "X11Y16/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8668 ] ,
          "attributes": {
            "ROUTING": "X11Y16/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8666 ] ,
          "attributes": {
            "ROUTING": "X11Y16/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8665 ] ,
          "attributes": {
            "ROUTING": "X11Y16/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 8663 ] ,
          "attributes": {
            "ROUTING": "X11Y16/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 8662 ] ,
          "attributes": {
            "ROUTING": "X11Y16/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8658 ] ,
          "attributes": {
            "ROUTING": "X12Y16/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8657 ] ,
          "attributes": {
            "ROUTING": "X12Y16/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8653 ] ,
          "attributes": {
            "ROUTING": "X12Y16/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8652 ] ,
          "attributes": {
            "ROUTING": "X12Y16/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8650 ] ,
          "attributes": {
            "ROUTING": "X12Y16/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8649 ] ,
          "attributes": {
            "ROUTING": "X12Y16/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8645 ] ,
          "attributes": {
            "ROUTING": "X12Y16/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8644 ] ,
          "attributes": {
            "ROUTING": "X12Y16/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 8640 ] ,
          "attributes": {
            "ROUTING": "X10Y14/D3;X10Y14/D3/W222;1;X12Y15/D6;X12Y15/D6/S262;1;X12Y16/D7;X12Y16/D7/S262;1;X11Y14/C7;X11Y14/C7/S222;1;X11Y16/D1;X11Y16/D1/S222;1;X11Y14/C6;X11Y14/C6/S222;1;X11Y16/D5;X11Y16/D5/N262;1;X11Y15/D2;X11Y15/D2/S221;1;X11Y15/D5;X11Y15/D5/W221;1;X11Y14/D1;X11Y14/D1/S222;1;X12Y15/D3;X12Y15/D3/S222;1;X11Y15/D6;X11Y15/D6/W221;1;X12Y16/D3;X12Y16/D3/S222;1;X11Y15/D4;X11Y15/D4/W221;1;X12Y12/S260;X12Y12/S260/S262;1;X12Y14/S260;X12Y14/S260/S262;1;X12Y16/D6;X12Y16/D6/S262;1;X12Y15/D5;X12Y15/D5/S262;1;X10Y14/D1;X10Y14/D1/W222;1;X12Y15/D4;X12Y15/D4/S262;1;X10Y14/D2;X10Y14/D2/W222;1;X12Y11/S220;X12Y11/S220/S121;1;X12Y13/S220;X12Y13/S220/S222;1;X12Y15/W220;X12Y15/W220/S222;1;X11Y15/D7;X11Y15/D7/W221;1;X12Y10/SN20;X12Y10/SN20/OF6;1;X12Y11/S260;X12Y11/S260/S121;1;X12Y13/S260;X12Y13/S260/S262;1;X12Y15/D7;X12Y15/D7/S262;1;X12Y15/D1;X12Y15/D1/S221;1;X11Y14/D0;X11Y14/D0/S222;1;X12Y10/S810;X12Y10/S810/W130;1;X12Y14/W220;X12Y14/W220/S814;1;X10Y14/D0;X10Y14/D0/W222;1;X11Y10/S830;X11Y10/S830/W131;1;X11Y18/N260;X11Y18/N260/S838;1;X11Y16/D4;X11Y16/D4/N262;1;X11Y14/D2;X11Y14/D2/S222;1;X11Y8/C2;X11Y8/C2/N262;1;X11Y8/C1;X11Y8/C1/N262;1;X12Y16/D2;X12Y16/D2/S222;1;X11Y14/C4;X11Y14/C4/S222;1;X11Y15/D3;X11Y15/D3/S221;1;X11Y14/C5;X11Y14/C5/S222;1;X11Y14/D3;X11Y14/D3/S222;1;X12Y12/S270;X12Y12/S270/S262;1;X12Y14/S220;X12Y14/S220/S272;1;X12Y15/D0;X12Y15/D0/S221;1;X11Y15/D1;X11Y15/D1/S221;1;X11Y10/S270;X11Y10/S270/W131;1;X11Y12/S220;X11Y12/S220/S272;1;X11Y14/S220;X11Y14/S220/S222;1;X11Y15/D0;X11Y15/D0/S221;1;X11Y10/C6;X11Y10/C6/W261;1;X11Y16/D0;X11Y16/D0/S222;1;X11Y10/C7;X11Y10/C7/W261;1;X11Y10/C0;X11Y10/C0/W261;1;X11Y10/C3;X11Y10/C3/W261;1;X11Y10/C1;X11Y10/C1/W261;1;X10Y10/C6;X10Y10/C6/W262;1;X12Y8/C6;X12Y8/C6/X05;1;X12Y8/C4;X12Y8/C4/X05;1;X12Y8/C2;X12Y8/C2/N262;1;X12Y8/C7;X12Y8/C7/X05;1;X12Y8/C3;X12Y8/C3/N262;1;X12Y8/X05;X12Y8/X05/N262;1;X12Y8/C5;X12Y8/C5/X05;1;X12Y8/C0;X12Y8/C0/N262;1;X12Y10/N260;X12Y10/N260/OF6;1;X12Y8/C1;X12Y8/C1/N262;1;X10Y10/C4;X10Y10/C4/W262;1;X10Y10/C5;X10Y10/C5/W262;1;X10Y10/C7;X10Y10/C7/W262;1;X10Y10/C2;X10Y10/C2/W262;1;X10Y10/C3;X10Y10/C3/W262;1;X10Y10/C0;X10Y10/C0/W262;1;X10Y10/C1;X10Y10/C1/W262;1;X11Y12/D6;X11Y12/D6/S262;1;X12Y12/SEL5;X12Y12/SEL5/S262;1;X12Y10/S260;X12Y10/S260/OF6;1;X12Y12/SEL1;X12Y12/SEL1/S262;1;X11Y8/C6;X11Y8/C6/X06;1;X11Y8/C5;X11Y8/C5/X06;1;X11Y12/D5;X11Y12/D5/S262;1;X11Y12/D4;X11Y12/D4/S262;1;X11Y8/X06;X11Y8/X06/N232;1;X11Y10/C2;X11Y10/C2/W261;1;X11Y10/S260;X11Y10/S260/W261;1;X11Y12/D3;X11Y12/D3/X03;1;X11Y12/X03;X11Y12/X03/S262;1;X11Y12/D1;X11Y12/D1/X03;1;X12Y10/W260;X12Y10/W260/OF6;1;X11Y8/C4;X11Y8/C4/X06;1;X12Y10/W130;X12Y10/W130/OF6;1;X11Y8/C3;X11Y8/C3/N262;1;X11Y12/D2;X11Y12/D2/X03;1;X11Y12/D0;X11Y12/D0/X03;1;X11Y10/N230;X11Y10/N230/W131;1;X11Y8/C7;X11Y8/C7/X06;1;X11Y10/N260;X11Y10/N260/W261;1;X11Y10/C4;X11Y10/C4/W261;1;X11Y8/C0;X11Y8/C0/N262;1;X12Y10/OF6;;1;X11Y12/D7;X11Y12/D7/S262;1;X12Y15/D2;X12Y15/D2/S221;1;X11Y10/C5;X11Y10/C5/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 8638 ] ,
          "attributes": {
            "ROUTING": "X11Y15/C6;X11Y15/C6/E241;1;X11Y15/C7;X11Y15/C7/E241;1;X11Y15/C2;X11Y15/C2/S242;1;X11Y16/C4;X11Y16/C4/W241;1;X11Y15/C3;X11Y15/C3/S242;1;X10Y15/E240;X10Y15/E240/S242;1;X11Y15/C4;X11Y15/C4/E241;1;X11Y15/C0;X11Y15/C0/S242;1;X11Y13/X07;X11Y13/X07/W241;1;X11Y13/B7;X11Y13/B7/X07;1;X11Y16/C1;X11Y16/C1/W241;1;X12Y16/C3;X12Y16/C3/S241;1;X11Y16/C0;X11Y16/C0/W241;1;X12Y16/W240;X12Y16/W240/S241;1;X11Y16/C5;X11Y16/C5/W241;1;X12Y15/S240;X12Y15/S240/S242;1;X12Y16/C2;X12Y16/C2/S241;1;X12Y13/W240;X12Y13/W240/OF4;1;X11Y13/S240;X11Y13/S240/W241;1;X10Y13/S240;X10Y13/S240/W242;1;X12Y15/C7;X12Y15/C7/X06;1;X11Y15/C5;X11Y15/C5/E241;1;X12Y15/C5;X12Y15/C5/X06;1;X12Y16/C6;X12Y16/C6/X06;1;X12Y15/X06;X12Y15/X06/S271;1;X12Y15/C6;X12Y15/C6/X06;1;X12Y15/C3;X12Y15/C3/S242;1;X12Y15/C0;X12Y15/C0/S242;1;X12Y15/C1;X12Y15/C1/S242;1;X12Y15/C2;X12Y15/C2/S242;1;X12Y13/S240;X12Y13/S240/OF4;1;X11Y15/C1;X11Y15/C1/S242;1;X12Y15/C4;X12Y15/C4/X06;1;X12Y14/S270;X12Y14/S270/S131;1;X12Y16/X06;X12Y16/X06/S272;1;X12Y16/C7;X12Y16/C7/X06;1;X12Y12/SEL6;X12Y12/SEL6/X06;1;X12Y12/SEL4;X12Y12/SEL4/X06;1;X12Y12/SEL2;X12Y12/SEL2/X06;1;X12Y13/OF4;;1;X12Y13/S130;X12Y13/S130/OF4;1;X12Y13/N250;X12Y13/N250/S130;1;X12Y12/X06;X12Y12/X06/N251;1;X12Y12/SEL0;X12Y12/SEL0/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 8637 ] ,
          "attributes": {
            "ROUTING": "X11Y16/B0;X11Y16/B0/W232;1;X11Y15/B1;X11Y15/B1/W232;1;X13Y12/E220;X13Y12/E220/OF2;1;X15Y12/W810;X15Y12/W810/E222;1;X11Y12/S210;X11Y12/S210/W814;1;X11Y13/A7;X11Y13/A7/S211;1;X12Y15/B2;X12Y15/B2/W231;1;X11Y15/B3;X11Y15/B3/W232;1;X12Y16/B6;X12Y16/B6/W231;1;X11Y16/B4;X11Y16/B4/W232;1;X12Y15/B0;X12Y15/B0/W231;1;X11Y15/B4;X11Y15/B4/W232;1;X12Y15/B3;X12Y15/B3/W231;1;X11Y15/B2;X11Y15/B2/W232;1;X12Y16/B7;X12Y16/B7/W231;1;X11Y16/B1;X11Y16/B1/W232;1;X12Y15/B1;X12Y15/B1/W231;1;X11Y15/B0;X11Y15/B0/W232;1;X11Y15/B6;X11Y15/B6/W232;1;X12Y15/B5;X12Y15/B5/W231;1;X12Y15/B6;X12Y15/B6/W231;1;X12Y15/B7;X12Y15/B7/W231;1;X11Y15/B5;X11Y15/B5/W232;1;X13Y12/S220;X13Y12/S220/OF2;1;X13Y14/S230;X13Y14/S230/S222;1;X13Y16/W230;X13Y16/W230/S232;1;X11Y16/B5;X11Y16/B5/W232;1;X12Y16/B2;X12Y16/B2/W231;1;X12Y16/B3;X12Y16/B3/W231;1;X12Y15/B4;X12Y15/B4/W231;1;X13Y11/S800;X13Y11/S800/N101;1;X13Y15/W230;X13Y15/W230/S804;1;X11Y15/B7;X11Y15/B7/W232;1;X12Y12/D6;X12Y12/D6/W201;1;X12Y12/D2;X12Y12/D2/W201;1;X12Y12/D5;X12Y12/D5/W201;1;X13Y12/OF2;;1;X13Y12/N100;X13Y12/N100/OF2;1;X13Y12/W200;X13Y12/W200/N100;1;X12Y12/D1;X12Y12/D1/W201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 8635 ] ,
          "attributes": {
            "ROUTING": "X18Y12/OF7;;5;X17Y12/W830;X17Y12/W830/W131;5;X13Y12/N830;X13Y12/N830/W834;5;X13Y4/N800;X13Y4/N800/N838;5;X13Y0/W200;X13Y0/W200/N804;5;X13Y0/A6;X13Y0/A6/W200;5;X17Y12/N830;X17Y12/N830/W131;5;X17Y4/N830;X17Y4/N830/N838;5;X17Y0/W830;X17Y0/W830/N834;5;X9Y0/E130;X9Y0/E130/W838;5;X9Y0/A6;X9Y0/A6/E130;5;X17Y14/A6;X17Y14/A6/W271;5;X18Y12/S270;X18Y12/S270/OF7;5;X18Y14/W270;X18Y14/W270/S272;5;X17Y14/A7;X17Y14/A7/W271;5;X18Y12/E130;X18Y12/E130/OF7;5;X19Y12/N830;X19Y12/N830/E131;5;X19Y4/N830;X19Y4/N830/N838;5;X19Y0/E250;X19Y0/E250/N834;5;X21Y0/A6;X21Y0/A6/E252;5;X17Y15/D6;X17Y15/D6/S261;5;X17Y12/S230;X17Y12/S230/W131;5;X17Y14/S260;X17Y14/S260/S232;5;X17Y15/D4;X17Y15/D4/S261;5;X17Y15/D3;X17Y15/D3/S221;5;X18Y12/W130;X18Y12/W130/OF7;5;X17Y12/S270;X17Y12/S270/W131;5;X17Y14/S220;X17Y14/S220/S272;5;X17Y15/D1;X17Y15/D1/S221;5;X16Y15/D6;X16Y15/D6/S262;5;X18Y12/SN20;X18Y12/SN20/OF7;5;X18Y13/W260;X18Y13/W260/S121;5;X16Y13/S260;X16Y13/S260/W262;5;X16Y15/D4;X16Y15/D4/S262;5;X16Y15/D3;X16Y15/D3/S221;5;X18Y12/W270;X18Y12/W270/OF7;5;X16Y12/S270;X16Y12/S270/W272;5;X16Y14/S220;X16Y14/S220/S272;5;X16Y15/D1;X16Y15/D1/S221;5;X12Y12/A1;X12Y12/A1/X01;5;X12Y12/A0;X12Y12/A0/X01;5;X12Y12/A3;X12Y12/A3/X05;5;X12Y12/A2;X12Y12/A2/X05;5;X12Y12/A5;X12Y12/A5/X05;5;X12Y12/X05;X12Y12/X05/W221;5;X12Y12/A4;X12Y12/A4/X05;5;X12Y12/A7;X12Y12/A7/X01;5;X13Y12/LBO0;X13Y12/LBO0/LT01;5;X13Y12/W220;X13Y12/W220/LB21;5;X12Y12/X01;X12Y12/X01/W221;5;X12Y12/A6;X12Y12/A6/X01;5;X22Y7/D1;X22Y7/D1/E221;5;X22Y7/D3;X22Y7/D3/E221;5;X22Y7/D4;X22Y7/D4/E221;5;X21Y7/E220;X21Y7/E220/LB21;5;X22Y7/D6;X22Y7/D6/E221;5;X23Y7/D1;X23Y7/D1/E221;5;X23Y7/D3;X23Y7/D3/E221;5;X23Y7/D4;X23Y7/D4/E221;5;X21Y0/LT02;X21Y0/LT02/A6;5;X21Y7/LBO0;X21Y7/LBO0/LT01;5;X22Y7/E220;X22Y7/E220/LB21;5;X23Y7/D6;X23Y7/D6/E221;5;X11Y15/A1;X11Y15/A1/X01;5;X11Y15/A0;X11Y15/A0/X01;5;X11Y15/A3;X11Y15/A3/X05;5;X11Y15/A2;X11Y15/A2/X05;5;X11Y15/A5;X11Y15/A5/X05;5;X11Y15/X05;X11Y15/X05/E221;5;X11Y15/A4;X11Y15/A4/X05;5;X11Y15/A7;X11Y15/A7/X01;5;X9Y15/LBO0;X9Y15/LBO0/LT01;5;X10Y15/E220;X10Y15/E220/LB21;5;X11Y15/X01;X11Y15/X01/E221;5;X11Y15/A6;X11Y15/A6/X01;5;X12Y15/A1;X12Y15/A1/X01;5;X12Y15/A0;X12Y15/A0/X01;5;X12Y15/A3;X12Y15/A3/X05;5;X12Y15/A2;X12Y15/A2/X05;5;X12Y15/A5;X12Y15/A5/X05;5;X12Y15/X05;X12Y15/X05/W221;5;X12Y15/A4;X12Y15/A4/X05;5;X12Y15/A7;X12Y15/A7/X01;5;X13Y15/LBO0;X13Y15/LBO0/LT01;5;X13Y15/W220;X13Y15/W220/LB21;5;X12Y15/X01;X12Y15/X01/W221;5;X12Y15/A6;X12Y15/A6/X01;5;X11Y16/A1;X11Y16/A1/X01;5;X11Y16/X01;X11Y16/X01/E221;5;X11Y16/A0;X11Y16/A0/X01;5;X11Y16/A5;X11Y16/A5/X05;5;X9Y0/LT02;X9Y0/LT02/A6;5;X9Y16/LBO0;X9Y16/LBO0/LT01;5;X10Y16/E220;X10Y16/E220/LB21;5;X11Y16/X05;X11Y16/X05/E221;5;X11Y16/A4;X11Y16/A4/X05;5;X12Y16/A3;X12Y16/A3/X05;5;X12Y16/X05;X12Y16/X05/W221;5;X12Y16/A2;X12Y16/A2/X05;5;X12Y16/A7;X12Y16/A7/X01;5;X13Y0/LT02;X13Y0/LT02/A6;5;X13Y16/LBO0;X13Y16/LBO0/LT01;5;X13Y16/W220;X13Y16/W220/LB21;5;X12Y16/X01;X12Y16/X01/W221;5;X12Y16/A6;X12Y16/A6/X01;5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 8632 ] ,
          "attributes": {
            "ROUTING": "X11Y16/SEL6;X11Y16/SEL6/W262;1;X12Y15/SEL2;X12Y15/SEL2/W261;1;X11Y15/SEL4;X11Y15/SEL4/W262;1;X14Y15/A6;X14Y15/A6/X06;1;X15Y15/W230;X15Y15/W230/OF3;1;X12Y15/SEL6;X12Y15/SEL6/W261;1;X11Y16/SEL4;X11Y16/SEL4/W262;1;X11Y16/SEL0;X11Y16/SEL0/W262;1;X12Y15/SEL4;X12Y15/SEL4/W261;1;X12Y16/SEL2;X12Y16/SEL2/W261;1;X12Y16/SEL6;X12Y16/SEL6/W261;1;X11Y16/SEL2;X11Y16/SEL2/W262;1;X11Y15/SEL6;X11Y15/SEL6/W262;1;X11Y15/SEL2;X11Y15/SEL2/W262;1;X12Y15/SEL0;X12Y15/SEL0/W261;1;X11Y15/SEL0;X11Y15/SEL0/W262;1;X13Y15/W260;X13Y15/W260/W232;1;X14Y15/X06;X14Y15/X06/W231;1;X12Y16/SEL0;X12Y16/SEL0/W261;1;X15Y15/S230;X15Y15/S230/OF3;1;X15Y16/W230;X15Y16/W230/S231;1;X13Y16/W260;X13Y16/W260/W232;1;X12Y16/SEL4;X12Y16/SEL4/W261;1;X14Y15/OF30;;1;X15Y15/EW10;X15Y15/EW10/OF3;1;X14Y15/W210;X14Y15/W210/W111;1;X12Y15/N210;X12Y15/N210/W212;1;X12Y13/N240;X12Y13/N240/N212;1;X12Y12/SEL3;X12Y12/SEL3/N241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8631 ] ,
          "attributes": {
            "ROUTING": "X12Y16/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8630 ] ,
          "attributes": {
            "ROUTING": "X12Y16/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O[5]": {
          "hide_name": 0,
          "bits": [ 8628 ] ,
          "attributes": {
            "ROUTING": "X12Y15/SEL1;X12Y15/SEL1/X03;1;X11Y16/SEL1;X11Y16/SEL1/S261;1;X12Y15/X03;X12Y15/X03/W262;1;X12Y15/SEL5;X12Y15/SEL5/X03;1;X14Y15/E130;X14Y15/E130/F6;1;X15Y15/W830;X15Y15/W830/E131;1;X11Y15/S260;X11Y15/S260/W834;1;X11Y16/SEL5;X11Y16/SEL5/S261;1;X12Y15/S260;X12Y15/S260/W262;1;X12Y16/SEL5;X12Y16/SEL5/S261;1;X11Y15/SEL5;X11Y15/SEL5/X04;1;X12Y16/SEL1;X12Y16/SEL1/S261;1;X14Y15/W260;X14Y15/W260/F6;1;X14Y15/F6;;1;X14Y15/W130;X14Y15/W130/F6;1;X13Y15/W270;X13Y15/W270/W131;1;X11Y15/X04;X11Y15/X04/W272;1;X11Y15/SEL1;X11Y15/SEL1/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8627 ] ,
          "attributes": {
            "ROUTING": "X12Y16/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8626 ] ,
          "attributes": {
            "ROUTING": "X12Y16/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O[6]": {
          "hide_name": 0,
          "bits": [ 8624 ] ,
          "attributes": {
            "ROUTING": "X12Y16/X04;X12Y16/X04/W251;1;X12Y16/SEL3;X12Y16/SEL3/X04;1;X13Y15/S100;X13Y15/S100/F2;1;X13Y15/W210;X13Y15/W210/S100;1;X12Y15/X02;X12Y15/X02/W211;1;X12Y15/SEL3;X12Y15/SEL3/X02;1;X13Y15/SN10;X13Y15/SN10/F2;1;X13Y16/W250;X13Y16/W250/S111;1;X11Y16/X04;X11Y16/X04/W252;1;X11Y16/SEL3;X11Y16/SEL3/X04;1;X13Y15/F2;;1;X13Y15/W130;X13Y15/W130/F2;1;X12Y15/W230;X12Y15/W230/W131;1;X11Y15/X02;X11Y15/X02/W231;1;X11Y15/SEL3;X11Y15/SEL3/X02;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 8623 ] ,
          "attributes": {
            "ROUTING": "X12Y16/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 8622 ] ,
          "attributes": {
            "ROUTING": "X12Y16/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O[7]": {
          "hide_name": 0,
          "bits": [ 8620 ] ,
          "attributes": {
            "ROUTING": "X22Y7/W270;X22Y7/W270/OF7;1;X20Y7/W820;X20Y7/W820/W272;1;X12Y7/S820;X12Y7/S820/W828;1;X12Y15/W240;X12Y15/W240/S828;1;X11Y15/SEL7;X11Y15/SEL7/W241;1;X22Y7/OF7;;1;X22Y7/SN20;X22Y7/SN20/OF7;1;X22Y8/S820;X22Y8/S820/S121;1;X22Y16/W820;X22Y16/W820/S828;1;X14Y16/W100;X14Y16/W100/W828;1;X13Y16/W240;X13Y16/W240/W101;1;X11Y16/SEL7;X11Y16/SEL7/W242;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 8619 ] ,
          "attributes": {
            "ROUTING": "X10Y16/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 8618 ] ,
          "attributes": {
            "ROUTING": "X11Y16/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 8615 ] ,
          "attributes": {
            "ROUTING": "X17Y8/SEL4;X17Y8/SEL4/E261;1;X16Y8/D3;X16Y8/D3/S121;1;X16Y8/E260;X16Y8/E260/S121;1;X17Y8/SEL6;X17Y8/SEL6/E261;1;X16Y7/SN20;X16Y7/SN20/F2;1;X16Y7/F2;;1;X16Y8/D2;X16Y8/D2/S121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F[6]": {
          "hide_name": 0,
          "bits": [ 8614 ] ,
          "attributes": {
            "ROUTING": "X16Y8/C3;X16Y8/C3/S241;1;X17Y13/EW20;X17Y13/EW20/OF5;1;X16Y13/N820;X16Y13/N820/W121;1;X16Y5/S240;X16Y5/S240/N828;1;X16Y7/S240;X16Y7/S240/S242;1;X16Y8/C2;X16Y8/C2/S241;1;X16Y11/SEL3;X16Y11/SEL3/X04;1;X17Y8/D5;X17Y8/D5/N262;1;X16Y11/X04;X16Y11/X04/N252;1;X17Y8/D7;X17Y8/D7/N262;1;X17Y12/N230;X17Y12/N230/N131;1;X17Y10/N260;X17Y10/N260/N232;1;X17Y8/D4;X17Y8/D4/N262;1;X17Y13/OF5;;1;X17Y13/N130;X17Y13/N130/OF5;1;X17Y8/D6;X17Y8/D6/N262;1;X16Y13/N250;X16Y13/N250/W251;1;X17Y13/W250;X17Y13/W250/OF5;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 8612 ] ,
          "attributes": {
            "ROUTING": "X16Y8/B2;X16Y8/B2/F1;1;X16Y8/B3;X16Y8/B3/F1;1;X17Y8/B6;X17Y8/B6/E131;1;X17Y8/B4;X17Y8/B4/E131;1;X17Y8/B7;X17Y8/B7/E131;1;X16Y8/F1;;1;X16Y8/E130;X16Y8/E130/F1;1;X17Y8/B5;X17Y8/B5/E131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT4_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 8610 ] ,
          "attributes": {
            "ROUTING": "X17Y8/W260;X17Y8/W260/S261;1;X16Y8/SEL2;X16Y8/SEL2/W261;1;X16Y15/OF7;;1;X16Y15/E130;X16Y15/E130/OF7;1;X17Y15/N830;X17Y15/N830/E131;1;X17Y7/S260;X17Y7/S260/N838;1;X17Y8/SEL5;X17Y8/SEL5/S261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8609 ] ,
          "attributes": {
            "ROUTING": "X16Y8/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8608 ] ,
          "attributes": {
            "ROUTING": "X16Y8/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8605 ] ,
          "attributes": {
            "ROUTING": "X13Y14/F5;;1;X13Y14/N830;X13Y14/N830/F5;1;X13Y10/E830;X13Y10/E830/N834;1;X17Y10/S250;X17Y10/S250/E834;1;X17Y10/B2;X17Y10/B2/S250;1"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8604 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F7;;1;X16Y10/EW10;X16Y10/EW10/F7;1;X17Y10/A2;X17Y10/A2/E111;1"
          }
        },
        "c.p_out_DFFR_Q_18_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8603 ] ,
          "attributes": {
            "ROUTING": "X17Y10/COUT1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8601 ] ,
          "attributes": {
            "ROUTING": "X17Y10/F2;;1;X17Y10/N220;X17Y10/N220/F2;1;X17Y8/D0;X17Y8/D0/N222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[12]": {
          "hide_name": 0,
          "bits": [ 8600 ] ,
          "attributes": {
            "ROUTING": "X15Y8/N200;X15Y8/N200/W101;1;X15Y8/A0;X15Y8/A0/N200;1;X16Y8/B5;X16Y8/B5/W100;1;X16Y8/W100;X16Y8/W100/Q0;1;X17Y8/A0;X17Y8/A0/E111;1;X16Y8/Q0;;1;X16Y8/EW10;X16Y8/EW10/Q0;1;X15Y8/B1;X15Y8/B1/W111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 8596 ] ,
          "attributes": {
            "ROUTING": "X17Y8/F0;;1;X17Y8/XD0;X17Y8/XD0/F0;1"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8594 ] ,
          "attributes": {
            "ROUTING": "X16Y10/C6;X16Y10/C6/X06;1;X11Y16/OF7;;1;X11Y16/E130;X11Y16/E130/OF7;1;X12Y16/N830;X12Y16/N830/E131;1;X12Y8/E830;X12Y8/E830/N838;1;X16Y8/S250;X16Y8/S250/E834;1;X16Y10/X06;X16Y10/X06/S252;1;X16Y10/C7;X16Y10/C7/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8593 ] ,
          "attributes": {
            "ROUTING": "X16Y10/B7;X16Y10/B7/X05;1;X16Y8/OF2;;1;X16Y8/S220;X16Y8/S220/OF2;1;X16Y10/X05;X16Y10/X05/S222;1;X16Y10/B6;X16Y10/B6/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_I0_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8592 ] ,
          "attributes": {
            "ROUTING": "X16Y10/A6;X16Y10/A6/S232;1;X17Y8/W130;X17Y8/W130/F1;1;X16Y8/S230;X16Y8/S230/W131;1;X16Y10/A7;X16Y10/A7/S232;1;X17Y8/C6;X17Y8/C6/X06;1;X17Y8/C7;X17Y8/C7/X06;1;X17Y8/C4;X17Y8/C4/X06;1;X17Y8/F1;;1;X17Y8/X06;X17Y8/X06/F1;1;X17Y8/C5;X17Y8/C5/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_16_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8587 ] ,
          "attributes": {
            "ROUTING": "X17Y8/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_16_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8586 ] ,
          "attributes": {
            "ROUTING": "X17Y8/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_16_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8584 ] ,
          "attributes": {
            "ROUTING": "X16Y10/F6;;1;X16Y10/E130;X16Y10/E130/F6;1;X17Y10/B3;X17Y10/B3/E131;1"
          }
        },
        "c.p_out_DFFR_Q_16_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8583 ] ,
          "attributes": {
            "ROUTING": "X17Y8/OF2;;1;X17Y8/S100;X17Y8/S100/OF2;1;X17Y9/S200;X17Y9/S200/S101;1;X17Y10/X07;X17Y10/X07/S201;1;X17Y10/A3;X17Y10/A3/X07;1"
          }
        },
        "c.p_out_DFFR_Q_17_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8582 ] ,
          "attributes": {
            "ROUTING": "X17Y10/COUT2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_16_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8580 ] ,
          "attributes": {
            "ROUTING": "X17Y10/F3;;1;X17Y10/N100;X17Y10/N100/F3;1;X17Y9/N200;X17Y9/N200/N101;1;X17Y7/D2;X17Y7/D2/N202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[13]": {
          "hide_name": 0,
          "bits": [ 8579 ] ,
          "attributes": {
            "ROUTING": "X16Y8/W250;X16Y8/W250/W111;1;X15Y8/A3;X15Y8/A3/W251;1;X16Y7/A0;X16Y7/A0/N251;1;X17Y8/SN10;X17Y8/SN10/Q0;1;X17Y7/A2;X17Y7/A2/N111;1;X17Y8/Q0;;1;X17Y8/EW10;X17Y8/EW10/Q0;1;X16Y8/N250;X16Y8/N250/W111;1;X16Y7/A1;X16Y7/A1/N251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 8575 ] ,
          "attributes": {
            "ROUTING": "X17Y7/F2;;1;X17Y7/XD2;X17Y7/XD2/F2;1"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8570 ] ,
          "attributes": {
            "ROUTING": "X17Y12/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8569 ] ,
          "attributes": {
            "ROUTING": "X17Y12/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8563 ] ,
          "attributes": {
            "ROUTING": "X15Y4/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8562 ] ,
          "attributes": {
            "ROUTING": "X15Y4/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8558 ] ,
          "attributes": {
            "ROUTING": "X15Y4/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8557 ] ,
          "attributes": {
            "ROUTING": "X15Y4/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8555 ] ,
          "attributes": {
            "ROUTING": "X15Y4/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8554 ] ,
          "attributes": {
            "ROUTING": "X15Y4/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8550 ] ,
          "attributes": {
            "ROUTING": "X17Y4/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8549 ] ,
          "attributes": {
            "ROUTING": "X17Y4/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8542 ] ,
          "attributes": {
            "ROUTING": "X15Y5/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8541 ] ,
          "attributes": {
            "ROUTING": "X15Y5/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 8538 ] ,
          "attributes": {
            "ROUTING": "X15Y5/D0;X15Y5/D0/S121;1;X15Y4/D1;X15Y4/D1/W100;1;X15Y4/SN20;X15Y4/SN20/F7;1;X15Y5/D3;X15Y5/D3/S121;1;X15Y4/D3;X15Y4/D3/W130;1;X15Y4/W130;X15Y4/W130/F7;1;X15Y4/D2;X15Y4/D2/W130;1;X15Y4/W100;X15Y4/W100/F7;1;X15Y4/D0;X15Y4/D0/W100;1;X15Y4/F7;;1;X15Y5/D1;X15Y5/D1/S121;1;X15Y5/D2;X15Y5/D2/S121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 8537 ] ,
          "attributes": {
            "ROUTING": "X16Y5/EW20;X16Y5/EW20/OF4;1;X15Y5/N220;X15Y5/N220/W121;1;X15Y4/C5;X15Y4/C5/N221;1;X15Y5/A2;X15Y5/A2/X07;1;X15Y5/X07;X15Y5/X07/W241;1;X15Y5/A3;X15Y5/A3/X07;1;X15Y5/A0;X15Y5/A0/X03;1;X16Y5/W240;X16Y5/W240/OF4;1;X15Y5/X03;X15Y5/X03/W241;1;X15Y5/A1;X15Y5/A1/X03;1;X15Y4/A2;X15Y4/A2/W271;1;X15Y4/A0;X15Y4/A0/W271;1;X15Y4/A3;X15Y4/A3/W271;1;X16Y5/OF4;;1;X16Y5/N130;X16Y5/N130/OF4;1;X16Y4/W270;X16Y4/W270/N131;1;X15Y4/A1;X15Y4/A1/W271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 8535 ] ,
          "attributes": {
            "ROUTING": "X15Y4/SEL2;X15Y4/SEL2/X05;1;X15Y2/S240;X15Y2/S240/OF4;1;X15Y4/X05;X15Y4/X05/S242;1;X15Y4/SEL0;X15Y4/SEL0/X05;1;X15Y5/SEL2;X15Y5/SEL2/X08;1;X15Y2/OF4;;1;X15Y2/S130;X15Y2/S130/OF4;1;X15Y3/S230;X15Y3/S230/S131;1;X15Y5/X08;X15Y5/X08/S232;1;X15Y5/SEL0;X15Y5/SEL0/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8534 ] ,
          "attributes": {
            "ROUTING": "X15Y5/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8533 ] ,
          "attributes": {
            "ROUTING": "X15Y5/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F[5]": {
          "hide_name": 0,
          "bits": [ 8531 ] ,
          "attributes": {
            "ROUTING": "X16Y4/E100;X16Y4/E100/F4;1;X16Y4/W220;X16Y4/W220/E100;1;X15Y4/X01;X15Y4/X01/W221;1;X15Y4/SEL1;X15Y4/SEL1/X01;1;X16Y4/F4;;1;X16Y4/EW20;X16Y4/EW20/F4;1;X15Y4/S260;X15Y4/S260/W121;1;X15Y5/SEL1;X15Y5/SEL1/S261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8530 ] ,
          "attributes": {
            "ROUTING": "X15Y5/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8529 ] ,
          "attributes": {
            "ROUTING": "X15Y5/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8525 ] ,
          "attributes": {
            "ROUTING": "X16Y6/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT4_I3_F_MUX2_LUT5_I0_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8524 ] ,
          "attributes": {
            "ROUTING": "X16Y6/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 8521 ] ,
          "attributes": {
            "ROUTING": "X16Y5/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT4_I3_F_MUX2_LUT5_I0_I1": {
          "hide_name": 0,
          "bits": [ 8520 ] ,
          "attributes": {
            "ROUTING": "X16Y5/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT4_I3_F_MUX2_LUT5_I0_S0[4]": {
          "hide_name": 0,
          "bits": [ 8517 ] ,
          "attributes": {
            "ROUTING": "X16Y5/SEL2;X16Y5/SEL2/E261;1;X16Y5/SEL0;X16Y5/SEL0/E261;1;X16Y6/EW20;X16Y6/EW20/OF4;1;X15Y5/E260;X15Y5/E260/N261;1;X15Y6/N260;X15Y6/N260/W121;1;X16Y6/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 8516 ] ,
          "attributes": {
            "ROUTING": "X16Y5/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT4_I3_1_F_MUX2_LUT5_I1_I0": {
          "hide_name": 0,
          "bits": [ 8515 ] ,
          "attributes": {
            "ROUTING": "X16Y5/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT4_I3_1_F": {
          "hide_name": 0,
          "bits": [ 8513 ] ,
          "attributes": {
            "ROUTING": "X16Y5/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 8511 ] ,
          "attributes": {
            "ROUTING": "X16Y5/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0[3]": {
          "hide_name": 0,
          "bits": [ 8507 ] ,
          "attributes": {
            "ROUTING": "X16Y5/D3;X16Y5/D3/X03;1;X16Y7/N240;X16Y7/N240/E101;1;X16Y5/X03;X16Y5/X03/N242;1;X16Y5/D0;X16Y5/D0/X03;1;X16Y6/D7;X16Y6/D7/N241;1;X16Y6/D6;X16Y6/D6/N241;1;X15Y7/E100;X15Y7/E100/F3;1;X15Y7/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 8504 ] ,
          "attributes": {
            "ROUTING": "X15Y5/E100;X15Y5/E100/OF1;1;X16Y5/S200;X16Y5/S200/E101;1;X16Y6/X07;X16Y6/X07/S201;1;X16Y6/SEL6;X16Y6/SEL6/X07;1;X16Y5/X02;X16Y5/X02/E211;1;X15Y5/E210;X15Y5/E210/OF1;1;X16Y5/SEL1;X16Y5/SEL1/X02;1;X15Y5/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 8502 ] ,
          "attributes": {
            "ROUTING": "X16Y6/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 8501 ] ,
          "attributes": {
            "ROUTING": "X16Y6/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8499 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8498 ] ,
          "attributes": {
            "ROUTING": "X19Y10/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 8496 ] ,
          "attributes": {
            "ROUTING": "X16Y7/N260;X16Y7/N260/N838;1;X16Y6/C2;X16Y6/C2/N261;1;X16Y7/N130;X16Y7/N130/N838;1;X16Y6/D5;X16Y6/D5/N131;1;X16Y6/X05;X16Y6/X05/N202;1;X16Y6/SEL0;X16Y6/SEL0/X05;1;X16Y15/N830;X16Y15/N830/N252;1;X16Y8/N200;X16Y8/N200/N101;1;X17Y17/EW10;X17Y17/EW10/OF3;1;X16Y17/N810;X16Y17/N810/W111;1;X16Y17/N250;X16Y17/N250/W111;1;X16Y6/D4;X16Y6/D4/N131;1;X16Y9/N100;X16Y9/N100/N818;1;X16Y17/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 8494 ] ,
          "attributes": {
            "ROUTING": "X16Y6/C4;X16Y6/C4/N100;1;X16Y6/B2;X16Y6/B2/F3;1;X16Y6/F3;;1;X16Y6/N100;X16Y6/N100/F3;1;X16Y6/C5;X16Y6/C5/N100;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 8493 ] ,
          "attributes": {
            "ROUTING": "X16Y5/S250;X16Y5/S250/N838;1;X16Y6/A2;X16Y6/A2/S251;1;X16Y6/A4;X16Y6/A4/S101;1;X16Y5/S100;X16Y5/S100/N838;1;X16Y6/A5;X16Y6/A5/S101;1;X16Y6/D0;X16Y6/D0/X03;1;X15Y13/OF7;;1;X15Y13/E130;X15Y13/E130/OF7;1;X16Y13/N830;X16Y13/N830/E131;1;X16Y5/S260;X16Y5/S260/N838;1;X16Y6/X03;X16Y6/X03/S261;1;X16Y6/D1;X16Y6/D1/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8487 ] ,
          "attributes": {
            "ROUTING": "X18Y7/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8486 ] ,
          "attributes": {
            "ROUTING": "X18Y7/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8482 ] ,
          "attributes": {
            "ROUTING": "X18Y7/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8481 ] ,
          "attributes": {
            "ROUTING": "X18Y7/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8479 ] ,
          "attributes": {
            "ROUTING": "X18Y7/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8478 ] ,
          "attributes": {
            "ROUTING": "X18Y7/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8474 ] ,
          "attributes": {
            "ROUTING": "X18Y7/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8473 ] ,
          "attributes": {
            "ROUTING": "X18Y7/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8469 ] ,
          "attributes": {
            "ROUTING": "X18Y7/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8468 ] ,
          "attributes": {
            "ROUTING": "X18Y7/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8466 ] ,
          "attributes": {
            "ROUTING": "X18Y7/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8465 ] ,
          "attributes": {
            "ROUTING": "X18Y7/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8461 ] ,
          "attributes": {
            "ROUTING": "X19Y7/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8460 ] ,
          "attributes": {
            "ROUTING": "X19Y7/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 8457 ] ,
          "attributes": {
            "ROUTING": "X16Y8/A3;X16Y8/A3/W272;1;X16Y11/SEL5;X16Y11/SEL5/S262;1;X16Y11/SEL1;X16Y11/SEL1/S262;1;X18Y10/C7;X18Y10/C7/W262;1;X17Y8/A6;X17Y8/A6/W271;1;X19Y7/D2;X19Y7/D2/W201;1;X18Y7/D5;X18Y7/D5/W202;1;X19Y7/D3;X19Y7/D3/W201;1;X18Y7/D6;X18Y7/D6/W202;1;X20Y8/W260;X20Y8/W260/F6;1;X17Y8/A5;X17Y8/A5/W271;1;X17Y8/A7;X17Y8/A7/W271;1;X20Y8/S260;X20Y8/S260/F6;1;X18Y8/W270;X18Y8/W270/W262;1;X20Y10/W260;X20Y10/W260/S262;1;X18Y7/D7;X18Y7/D7/W202;1;X20Y8/N100;X20Y8/N100/F6;1;X18Y7/D4;X18Y7/D4/W202;1;X20Y7/W200;X20Y7/W200/N101;1;X19Y7/D0;X19Y7/D0/W201;1;X19Y7/D1;X19Y7/D1/W201;1;X16Y9/S260;X16Y9/S260/W834;1;X20Y8/F6;;1;X20Y8/S130;X20Y8/S130/F6;1;X16Y8/A2;X16Y8/A2/W272;1;X20Y9/W830;X20Y9/W830/S131;1;X17Y8/A4;X17Y8/A4/W271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 8455 ] ,
          "attributes": {
            "ROUTING": "X18Y9/W230;X18Y9/W230/S231;1;X16Y9/N230;X16Y9/N230/W232;1;X16Y7/B2;X16Y7/B2/N232;1;X18Y10/X08;X18Y10/X08/S232;1;X18Y10/B7;X18Y10/B7/X08;1;X18Y8/S230;X18Y8/S230/OF3;1;X18Y7/B6;X18Y7/B6/N101;1;X18Y7/B4;X18Y7/B4/N101;1;X18Y7/B7;X18Y7/B7/N101;1;X18Y8/N100;X18Y8/N100/OF3;1;X18Y7/B5;X18Y7/B5/N101;1;X19Y7/B2;X19Y7/B2/N211;1;X19Y7/B0;X19Y7/B0/N211;1;X19Y7/B3;X19Y7/B3/N211;1;X18Y8/EW10;X18Y8/EW10/OF3;1;X19Y8/N210;X19Y8/N210/E111;1;X19Y7/B1;X19Y7/B1/N211;1;X16Y11/SEL6;X16Y11/SEL6/X05;1;X16Y11/SEL2;X16Y11/SEL2/X05;1;X16Y11/SEL4;X16Y11/SEL4/X05;1;X17Y8/OF30;;1;X18Y8/S100;X18Y8/S100/OF3;1;X18Y9/W240;X18Y9/W240/S101;1;X16Y9/S240;X16Y9/S240/W242;1;X16Y11/X05;X16Y11/X05/S242;1;X16Y11/SEL0;X16Y11/SEL0/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_I0_I2_MUX2_LUT5_S0_1_O_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 8454 ] ,
          "attributes": {
            "ROUTING": "X16Y8/W130;X16Y8/W130/OF6;1;X16Y8/N270;X16Y8/N270/W130;1;X16Y7/A2;X16Y7/A2/N271;1;X18Y10/X03;X18Y10/X03/E262;1;X18Y10/A7;X18Y10/A7/X03;1;X19Y7/A1;X19Y7/A1/E271;1;X16Y11/D5;X16Y11/D5/S261;1;X16Y11/D4;X16Y11/D4/S261;1;X16Y11/D6;X16Y11/D6/S261;1;X16Y10/S260;X16Y10/S260/S262;1;X16Y11/D2;X16Y11/D2/S222;1;X16Y11/D1;X16Y11/D1/S222;1;X16Y10/E260;X16Y10/E260/S262;1;X16Y8/S260;X16Y8/S260/OF6;1;X16Y11/D0;X16Y11/D0/S222;1;X16Y9/S220;X16Y9/S220/S121;1;X18Y7/A4;X18Y7/A4/X07;1;X18Y7/A7;X18Y7/A7/X03;1;X18Y7/A5;X18Y7/A5/X07;1;X18Y7/X03;X18Y7/X03/E262;1;X19Y7/A2;X19Y7/A2/E271;1;X18Y7/X07;X18Y7/X07/E262;1;X19Y7/A0;X19Y7/A0/E271;1;X16Y7/E260;X16Y7/E260/N121;1;X16Y8/SN20;X16Y8/SN20/OF6;1;X19Y7/A3;X19Y7/A3/E271;1;X16Y8/OF6;;1;X16Y11/D7;X16Y11/D7/S261;1;X18Y7/A6;X18Y7/A6/X03;1;X18Y7/E270;X18Y7/E270/E262;1;X16Y11/D3;X16Y11/D3/S222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8452 ] ,
          "attributes": {
            "ROUTING": "X19Y7/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8451 ] ,
          "attributes": {
            "ROUTING": "X19Y7/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8449 ] ,
          "attributes": {
            "ROUTING": "X19Y7/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8448 ] ,
          "attributes": {
            "ROUTING": "X19Y7/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8444 ] ,
          "attributes": {
            "ROUTING": "X19Y7/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8443 ] ,
          "attributes": {
            "ROUTING": "X19Y7/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8439 ] ,
          "attributes": {
            "ROUTING": "X19Y7/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8438 ] ,
          "attributes": {
            "ROUTING": "X19Y7/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8436 ] ,
          "attributes": {
            "ROUTING": "X19Y7/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8435 ] ,
          "attributes": {
            "ROUTING": "X19Y7/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_O": {
          "hide_name": 0,
          "bits": [ 8433 ] ,
          "attributes": {
            "ROUTING": "X18Y7/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 8432 ] ,
          "attributes": {
            "ROUTING": "X19Y7/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 8431 ] ,
          "attributes": {
            "ROUTING": "X19Y7/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_O": {
          "hide_name": 0,
          "bits": [ 8429 ] ,
          "attributes": {
            "ROUTING": "X17Y7/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 8428 ] ,
          "attributes": {
            "ROUTING": "X18Y7/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 8427 ] ,
          "attributes": {
            "ROUTING": "X18Y7/OF5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8423 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8422 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0[0]": {
          "hide_name": 0,
          "bits": [ 8417 ] ,
          "attributes": {
            "ROUTING": "X15Y7/D6;X15Y7/D6/S242;1;X15Y7/D5;X15Y7/D5/S242;1;X15Y7/D7;X15Y7/D7/S242;1;X15Y4/B3;X15Y4/B3/X03;1;X15Y4/X07;X15Y4/X07/F6;1;X15Y4/B1;X15Y4/B1/X07;1;X15Y5/B2;X15Y5/B2/S111;1;X15Y5/B3;X15Y5/B3/S111;1;X15Y5/B0;X15Y5/B0/S111;1;X15Y4/SN10;X15Y4/SN10/F6;1;X15Y5/B1;X15Y5/B1/S111;1;X16Y5/A3;X16Y5/A3/S271;1;X16Y4/S270;X16Y4/S270/E131;1;X16Y5/A0;X16Y5/A0/S271;1;X16Y6/A6;X16Y6/A6/S232;1;X15Y4/E130;X15Y4/E130/F6;1;X16Y4/S230;X16Y4/S230/E131;1;X16Y6/A7;X16Y6/A7/S232;1;X15Y7/D4;X15Y7/D4/S242;1;X15Y4/S100;X15Y4/S100/F6;1;X15Y5/S240;X15Y5/S240/S101;1;X15Y4/F6;;1;X15Y4/X03;X15Y4/X03/F6;1;X15Y4/B2;X15Y4/B2/X03;1;X15Y4/B0;X15Y4/B0/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 8415 ] ,
          "attributes": {
            "ROUTING": "X15Y7/B3;X15Y7/B3/X03;1;X15Y7/B2;X15Y7/B2/X03;1;X15Y7/B6;X15Y7/B6/X05;1;X15Y7/B4;X15Y7/B4/X03;1;X15Y7/X05;X15Y7/X05/N261;1;X15Y7/B7;X15Y7/B7/X05;1;X15Y8/OF6;;1;X15Y8/N260;X15Y8/N260/OF6;1;X15Y7/X03;X15Y7/X03/N261;1;X15Y7/B5;X15Y7/B5/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 8414 ] ,
          "attributes": {
            "ROUTING": "X15Y7/A3;X15Y7/A3/W131;1;X15Y7/A2;X15Y7/A2/W131;1;X15Y7/A6;X15Y7/A6/W131;1;X15Y7/A4;X15Y7/A4/W131;1;X15Y7/A7;X15Y7/A7/W131;1;X16Y7/OF6;;1;X16Y7/W130;X16Y7/W130/OF6;1;X15Y7/A5;X15Y7/A5/W131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0[1]": {
          "hide_name": 0,
          "bits": [ 8411 ] ,
          "attributes": {
            "ROUTING": "X16Y6/B6;X16Y6/B6/E211;1;X16Y6/B7;X16Y6/B7/E211;1;X16Y7/W210;X16Y7/W210/S111;1;X15Y7/N210;X15Y7/N210/W211;1;X15Y6/E210;X15Y6/E210/N211;1;X16Y6/N200;X16Y6/N200/OF0;1;X16Y5/X01;X16Y5/X01/N201;1;X16Y5/B3;X16Y5/B3/X01;1;X16Y6/SN10;X16Y6/SN10/OF0;1;X16Y5/W250;X16Y5/W250/N111;1;X16Y5/B0;X16Y5/B0/W250;1;X15Y7/SEL6;X15Y7/SEL6/X07;1;X16Y6/OF0;;1;X16Y6/W100;X16Y6/W100/OF0;1;X15Y6/S200;X15Y6/S200/W101;1;X15Y7/X07;X15Y7/X07/S201;1;X15Y7/SEL4;X15Y7/SEL4/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8409 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8408 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0[2]": {
          "hide_name": 0,
          "bits": [ 8405 ] ,
          "attributes": {
            "ROUTING": "X15Y4/S130;X15Y4/S130/F5;1;X15Y5/S230;X15Y5/S230/S131;1;X15Y7/X04;X15Y7/X04/S232;1;X15Y7/SEL5;X15Y7/SEL5/X04;1;X16Y6/C7;X16Y6/C7/S202;1;X16Y5/C3;X16Y5/C3/S241;1;X16Y6/C6;X16Y6/C6/S202;1;X16Y4/S200;X16Y4/S200/E101;1;X15Y4/F5;;1;X15Y4/E100;X15Y4/E100/F5;1;X16Y4/S240;X16Y4/S240/E101;1;X16Y5/C0;X16Y5/C0/S241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8403 ] ,
          "attributes": {
            "ROUTING": "X15Y7/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8402 ] ,
          "attributes": {
            "ROUTING": "X15Y7/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 8399 ] ,
          "attributes": {
            "ROUTING": "X19Y10/D6;X19Y10/D6/S261;1;X20Y8/SEL2;X20Y8/SEL2/X08;1;X19Y8/D2;X19Y8/D2/N101;1;X18Y17/N830;X18Y17/N830/F6;1;X18Y9/N130;X18Y9/N130/N838;1;X18Y8/E270;X18Y8/E270/N131;1;X20Y8/X08;X20Y8/X08/E272;1;X20Y8/SEL0;X20Y8/SEL0/X08;1;X19Y10/D7;X19Y10/D7/S261;1;X19Y17/N830;X19Y17/N830/E131;1;X18Y17/E130;X18Y17/E130/F6;1;X19Y9/S260;X19Y9/S260/N838;1;X18Y17/F6;;1;X18Y17/EW10;X18Y17/EW10/F6;1;X19Y17/N810;X19Y17/N810/E111;1;X19Y9/N100;X19Y9/N100/N818;1;X19Y8/D3;X19Y8/D3/N101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 8397 ] ,
          "attributes": {
            "ROUTING": "X19Y8/C2;X19Y8/C2/W101;1;X20Y8/W100;X20Y8/W100/F7;1;X19Y8/C3;X19Y8/C3/W101;1;X19Y10/C6;X19Y10/C6/S222;1;X20Y8/F7;;1;X20Y8/EW20;X20Y8/EW20/F7;1;X19Y8/S220;X19Y8/S220/W121;1;X19Y10/C7;X19Y10/C7/S222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 8396 ] ,
          "attributes": {
            "ROUTING": "X19Y10/B6;X19Y10/B6/X05;1;X19Y12/N200;X19Y12/N200/W201;1;X20Y12/W200;X20Y12/W200/OF0;1;X19Y10/B7;X19Y10/B7/X05;1;X20Y12/OF0;;1;X19Y8/B2;X19Y8/B2/N212;1;X19Y8/B3;X19Y8/B3/N212;1;X19Y10/N210;X19Y10/N210/N202;1;X19Y10/X05;X19Y10/X05/N202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 8395 ] ,
          "attributes": {
            "ROUTING": "X19Y10/A6;X19Y10/A6/X03;1;X19Y10/X03;X19Y10/X03/N261;1;X19Y10/A7;X19Y10/A7/X03;1;X19Y8/A2;X19Y8/A2/N271;1;X19Y11/OF6;;1;X19Y11/N260;X19Y11/N260/OF6;1;X19Y9/N270;X19Y9/N270/N262;1;X19Y8/A3;X19Y8/A3/N271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 8393 ] ,
          "attributes": {
            "ROUTING": "X20Y9/N260;X20Y9/N260/E262;1;X20Y8/SEL1;X20Y8/SEL1/N261;1;X18Y13/N830;X18Y13/N830/F6;1;X18Y9/E260;X18Y9/E260/N834;1;X19Y9/N260;X19Y9/N260/E261;1;X19Y8/X05;X19Y8/X05/N261;1;X19Y8/SEL2;X19Y8/SEL2/X05;1;X18Y13/F6;;1;X18Y13/N260;X18Y13/N260/F6;1;X18Y11/N260;X18Y11/N260/N262;1;X18Y10/E260;X18Y10/E260/N261;1;X19Y10/SEL6;X19Y10/SEL6/E261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8391 ] ,
          "attributes": {
            "ROUTING": "X19Y8/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8390 ] ,
          "attributes": {
            "ROUTING": "X19Y8/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8386 ] ,
          "attributes": {
            "ROUTING": "X19Y8/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8385 ] ,
          "attributes": {
            "ROUTING": "X19Y8/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 8381 ] ,
          "attributes": {
            "ROUTING": "X19Y8/SEL6;X19Y8/SEL6/X08;1;X19Y8/X08;X19Y8/X08/N211;1;X20Y8/S210;X20Y8/S210/E111;1;X20Y9/W210;X20Y9/W210/S211;1;X19Y9/N210;X19Y9/N210/W211;1;X19Y8/SEL4;X19Y8/SEL4/X08;1;X19Y8/N220;X19Y8/N220/OF2;1;X19Y7/X01;X19Y7/X01/N221;1;X19Y7/SEL3;X19Y7/SEL3/X01;1;X19Y8/OF2;;1;X19Y8/EW10;X19Y8/EW10/OF2;1;X18Y8/N250;X18Y8/N250/W111;1;X18Y7/X04;X18Y7/X04/N251;1;X18Y7/SEL3;X18Y7/SEL3/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8380 ] ,
          "attributes": {
            "ROUTING": "X19Y8/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8379 ] ,
          "attributes": {
            "ROUTING": "X19Y8/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 8377 ] ,
          "attributes": {
            "ROUTING": "X15Y7/EW20;X15Y7/EW20/OF5;1;X16Y7/E220;X16Y7/E220/E121;1;X18Y7/X01;X18Y7/X01/E222;1;X18Y7/SEL7;X18Y7/SEL7/X01;1;X15Y7/OF5;;1;X15Y7/N130;X15Y7/N130/OF5;1;X15Y7/E830;X15Y7/E830/N130;1;X19Y7/S260;X19Y7/S260/E834;1;X19Y8/SEL5;X19Y8/SEL5/S261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8376 ] ,
          "attributes": {
            "ROUTING": "X19Y8/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8375 ] ,
          "attributes": {
            "ROUTING": "X19Y8/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 8373 ] ,
          "attributes": {
            "ROUTING": "X18Y13/C6;X18Y13/C6/F4;1;X17Y12/X07;X17Y12/X07/W241;1;X17Y12/B6;X17Y12/B6/X07;1;X18Y13/F4;;1;X18Y13/N240;X18Y13/N240/F4;1;X18Y12/W240;X18Y12/W240/N241;1;X17Y12/C2;X17Y12/C2/W241;1;X17Y12/C3;X17Y12/C3/W241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_27_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F_LUT2_F_1_I0_LUT4_I3_I2_LUT3_I2_F_LUT4_I3_F_LUT4_I3_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_I0_LUT4_I0_F_LUT4_F_1_I0_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT8_O_S0_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 8370 ] ,
          "attributes": {
            "ROUTING": "X17Y12/A6;X17Y12/A6/W272;1;X19Y16/N230;X19Y16/N230/OF3;1;X19Y15/W230;X19Y15/W230/N231;1;X18Y15/N230;X18Y15/N230/W231;1;X18Y13/A6;X18Y13/A6/N232;1;X17Y12/A2;X17Y12/A2/W272;1;X17Y12/A3;X17Y12/A3/W272;1;X17Y13/D7;X17Y13/D7/N242;1;X19Y16/N100;X19Y16/N100/OF3;1;X19Y15/W240;X19Y15/W240/N101;1;X17Y15/N240;X17Y15/N240/W242;1;X17Y13/D5;X17Y13/D5/N242;1;X19Y16/N820;X19Y16/N820/S100;1;X18Y16/OF30;;1;X19Y16/S100;X19Y16/S100/OF3;1;X17Y13/D6;X17Y13/D6/N242;1;X19Y12/W270;X19Y12/W270/N824;1;X17Y13/D4;X17Y13/D4/N242;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2[5]": {
          "hide_name": 0,
          "bits": [ 8367 ] ,
          "attributes": {
            "ROUTING": "X16Y11/N230;X16Y11/N230/OF3;1;X16Y9/N260;X16Y9/N260/N232;1;X16Y7/X07;X16Y7/X07/N262;1;X16Y7/SEL4;X16Y7/SEL4/X07;1;X17Y11/X02;X17Y11/X02/E231;1;X17Y11/SEL1;X17Y11/SEL1/X02;1;X16Y11/E230;X16Y11/E230/OF3;1;X15Y11/OF30;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O": {
          "hide_name": 0,
          "bits": [ 8364 ] ,
          "attributes": {
            "ROUTING": "X17Y11/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 8361 ] ,
          "attributes": {
            "ROUTING": "X19Y8/D6;X19Y8/D6/X02;1;X17Y11/SEL0;X17Y11/SEL0/X08;1;X19Y8/D4;X19Y8/D4/X02;1;X20Y8/W210;X20Y8/W210/OF1;1;X19Y7/SEL5;X19Y7/SEL5/X02;1;X19Y7/SEL1;X19Y7/SEL1/X02;1;X20Y8/N210;X20Y8/N210/OF1;1;X19Y7/X02;X19Y7/X02/W211;1;X20Y7/W210;X20Y7/W210/N211;1;X16Y8/N240;X16Y8/N240/W242;1;X17Y11/SEL2;X17Y11/SEL2/X08;1;X16Y7/D5;X16Y7/D5/N241;1;X18Y8/W240;X18Y8/W240/W212;1;X18Y7/SEL5;X18Y7/SEL5/X02;1;X18Y7/SEL1;X18Y7/SEL1/X02;1;X19Y8/D7;X19Y8/D7/X02;1;X18Y7/X02;X18Y7/X02/W212;1;X19Y8/D5;X19Y8/D5/X02;1;X20Y8/OF1;;1;X19Y8/X02;X19Y8/X02/W211;1;X18Y8/S210;X18Y8/S210/W212;1;X18Y10/W210;X18Y10/W210/S212;1;X17Y10/S210;X17Y10/S210/W211;1;X17Y11/X08;X17Y11/X08/S211;1;X16Y7/D4;X16Y7/D4/N241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_3_F_MUX2_LUT5_I0_O": {
          "hide_name": 0,
          "bits": [ 8359 ] ,
          "attributes": {
            "ROUTING": "X17Y11/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_3_F": {
          "hide_name": 0,
          "bits": [ 8357 ] ,
          "attributes": {
            "ROUTING": "X17Y11/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_2_F": {
          "hide_name": 0,
          "bits": [ 8355 ] ,
          "attributes": {
            "ROUTING": "X17Y11/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_1_F": {
          "hide_name": 0,
          "bits": [ 8353 ] ,
          "attributes": {
            "ROUTING": "X17Y11/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8350 ] ,
          "attributes": {
            "ROUTING": "X16Y7/C4;X16Y7/C4/W262;1;X19Y8/C6;X19Y8/C6/E261;1;X19Y8/C4;X19Y8/C4/E261;1;X18Y7/W260;X18Y7/W260/N262;1;X16Y7/C5;X16Y7/C5/W262;1;X17Y11/D1;X17Y11/D1/W201;1;X19Y8/C5;X19Y8/C5/E261;1;X17Y11/D0;X17Y11/D0/W201;1;X18Y9/N260;X18Y9/N260/N121;1;X18Y10/SN20;X18Y10/SN20/F7;1;X19Y8/C7;X19Y8/C7/E261;1;X18Y8/E260;X18Y8/E260/N261;1;X17Y11/D2;X17Y11/D2/W201;1;X18Y10/F7;;1;X18Y10/S100;X18Y10/S100/F7;1;X18Y11/W200;X18Y11/W200/S101;1;X17Y11/D3;X17Y11/D3/W201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8347 ] ,
          "attributes": {
            "ROUTING": "X17Y11/B2;X17Y11/B2/E212;1;X19Y8/B4;X19Y8/B4/S271;1;X19Y7/SEL2;X19Y7/SEL2/X05;1;X19Y8/B6;X19Y8/B6/S271;1;X18Y7/SEL0;X18Y7/SEL0/X06;1;X15Y7/N100;X15Y7/N100/F2;1;X15Y7/E820;X15Y7/E820/N100;1;X19Y7/S270;X19Y7/S270/E824;1;X19Y8/B7;X19Y8/B7/S271;1;X17Y11/B1;X17Y11/B1/E212;1;X16Y7/B4;X16Y7/B4/E131;1;X16Y7/E230;X16Y7/E230/E131;1;X18Y7/X06;X18Y7/X06/E232;1;X18Y7/SEL4;X18Y7/SEL4/X06;1;X15Y7/S810;X15Y7/S810/F2;1;X15Y11/E210;X15Y11/E210/S814;1;X17Y11/B3;X17Y11/B3/E212;1;X19Y8/B5;X19Y8/B5/S271;1;X19Y7/SEL6;X19Y7/SEL6/X05;1;X17Y11/B0;X17Y11/B0/E212;1;X18Y7/SEL2;X18Y7/SEL2/X06;1;X18Y7/SEL6;X18Y7/SEL6/X06;1;X19Y7/SEL0;X19Y7/SEL0/X05;1;X15Y7/E220;X15Y7/E220/F2;1;X17Y7/E220;X17Y7/E220/E222;1;X19Y7/X05;X19Y7/X05/E222;1;X19Y7/SEL4;X19Y7/SEL4/X05;1;X15Y7/F2;;1;X15Y7/E130;X15Y7/E130/F2;1;X16Y7/B5;X16Y7/B5/E131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 8343 ] ,
          "attributes": {
            "ROUTING": "X19Y8/A6;X19Y8/A6/X03;1;X19Y8/A5;X19Y8/A5/X07;1;X16Y7/A5;X16Y7/A5/W131;1;X18Y7/C6;X18Y7/C6/E261;1;X18Y7/C4;X18Y7/C4/E261;1;X18Y7/C7;X18Y7/C7/E261;1;X18Y7/C5;X18Y7/C5/E261;1;X15Y7/C6;X15Y7/C6/W262;1;X15Y7/C4;X15Y7/C4/W262;1;X15Y7/C7;X15Y7/C7/W262;1;X17Y7/W260;X17Y7/W260/OF6;1;X15Y7/C5;X15Y7/C5/W262;1;X19Y7/C2;X19Y7/C2/E262;1;X19Y7/C3;X19Y7/C3/E262;1;X19Y7/C0;X19Y7/C0/E262;1;X17Y7/E260;X17Y7/E260/OF6;1;X19Y7/C1;X19Y7/C1/E262;1;X19Y8/A4;X19Y8/A4/X07;1;X19Y8/X03;X19Y8/X03/E262;1;X17Y7/SN20;X17Y7/SN20/OF6;1;X19Y8/A7;X19Y8/A7/X03;1;X15Y7/C3;X15Y7/C3/W262;1;X17Y8/E260;X17Y8/E260/S121;1;X19Y8/X07;X19Y8/X07/E262;1;X17Y11/A2;X17Y11/A2/S272;1;X16Y7/A4;X16Y7/A4/W131;1;X17Y11/A0;X17Y11/A0/S272;1;X17Y11/A3;X17Y11/A3/S272;1;X17Y7/OF6;;1;X17Y7/W130;X17Y7/W130/OF6;1;X17Y7/S270;X17Y7/S270/W130;1;X17Y9/S270;X17Y9/S270/S272;1;X17Y11/A1;X17Y11/A1/S272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 8341 ] ,
          "attributes": {
            "ROUTING": "X17Y11/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 8339 ] ,
          "attributes": {
            "ROUTING": "X17Y8/D2;X17Y8/D2/S221;1;X17Y8/D3;X17Y8/D3/S221;1;X18Y8/N220;X18Y8/N220/E121;1;X18Y7/W220;X18Y7/W220/N221;1;X17Y7/D4;X17Y7/D4/N131;1;X17Y8/EW20;X17Y8/EW20/OF5;1;X17Y8/N130;X17Y8/N130/OF5;1;X17Y8/OF5;;1;X17Y7/S220;X17Y7/S220/W221;1;X17Y7/D5;X17Y7/D5/N131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8338 ] ,
          "attributes": {
            "ROUTING": "X17Y11/C2;X17Y11/C2/X01;1;X17Y11/C1;X17Y11/C1/X01;1;X17Y11/X01;X17Y11/X01/N221;1;X17Y7/C4;X17Y7/C4/E230;1;X17Y7/C5;X17Y7/C5/E230;1;X17Y7/E230;X17Y7/E230/N804;1;X17Y11/C0;X17Y11/C0/X01;1;X17Y10/N230;X17Y10/N230/N222;1;X17Y8/X04;X17Y8/X04/N232;1;X17Y8/C3;X17Y8/C3/X04;1;X17Y11/N800;X17Y11/N800/N101;1;X17Y12/N220;X17Y12/N220/OF2;1;X17Y8/C2;X17Y8/C2/X04;1;X17Y11/C3;X17Y11/C3/X01;1;X17Y12/N100;X17Y12/N100/OF2;1;X17Y12/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 8336 ] ,
          "attributes": {
            "ROUTING": "X17Y7/B5;X17Y7/B5/F3;1;X17Y8/B2;X17Y8/B2/S231;1;X17Y7/B4;X17Y7/B4/F3;1;X17Y7/F3;;1;X17Y7/S230;X17Y7/S230/F3;1;X17Y8/B3;X17Y8/B3/S231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 8335 ] ,
          "attributes": {
            "ROUTING": "X17Y7/A5;X17Y7/A5/N232;1;X17Y8/A2;X17Y8/A2/N272;1;X17Y10/N270;X17Y10/N270/F7;1;X17Y8/A3;X17Y8/A3/N272;1;X17Y8/B1;X17Y8/B1/N231;1;X17Y10/F7;;1;X17Y10/N130;X17Y10/N130/F7;1;X17Y9/N230;X17Y9/N230/N131;1;X17Y7/A4;X17Y7/A4/N232;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT3_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 8333 ] ,
          "attributes": {
            "ROUTING": "X16Y7/S130;X16Y7/S130/OF4;1;X16Y8/E270;X16Y8/E270/S131;1;X17Y8/X08;X17Y8/X08/E271;1;X17Y8/SEL2;X17Y8/SEL2/X08;1;X17Y7/X07;X17Y7/X07/E241;1;X16Y7/E240;X16Y7/E240/OF4;1;X17Y7/SEL4;X17Y7/SEL4/X07;1;X16Y7/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8332 ] ,
          "attributes": {
            "ROUTING": "X17Y7/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8331 ] ,
          "attributes": {
            "ROUTING": "X17Y7/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8327 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8326 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8322 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8321 ] ,
          "attributes": {
            "ROUTING": "X18Y11/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8319 ] ,
          "attributes": {
            "ROUTING": "X18Y11/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8318 ] ,
          "attributes": {
            "ROUTING": "X18Y11/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8316 ] ,
          "attributes": {
            "ROUTING": "X17Y7/OF4;;1;X17Y7/S240;X17Y7/S240/OF4;1;X17Y9/S250;X17Y9/S250/S242;1;X17Y10/B4;X17Y10/B4/S251;1"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8315 ] ,
          "attributes": {
            "ROUTING": "X18Y11/OF1;;1;X18Y11/SN10;X18Y11/SN10/OF1;1;X18Y10/W250;X18Y10/W250/N111;1;X17Y10/A4;X17Y10/A4/W251;1"
          }
        },
        "c.p_out_DFFR_Q_16_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8314 ] ,
          "attributes": {
            "ROUTING": "X17Y10/COUT3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8312 ] ,
          "attributes": {
            "ROUTING": "X17Y10/F4;;1;X17Y10/SN20;X17Y10/SN20/F4;1;X17Y9/N220;X17Y9/N220/N121;1;X17Y7/D0;X17Y7/D0/N222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[14]": {
          "hide_name": 0,
          "bits": [ 8311 ] ,
          "attributes": {
            "ROUTING": "X16Y2/A0;X16Y2/A0/S272;1;X16Y2/A1;X16Y2/A1/S272;1;X17Y7/W250;X17Y7/W250/S130;1;X16Y7/A3;X16Y7/A3/W251;1;X17Y7/N100;X17Y7/N100/Q2;1;X17Y7/A0;X17Y7/A0/N100;1;X17Y7/Q2;;1;X17Y7/EW20;X17Y7/EW20/Q2;1;X16Y7/N820;X16Y7/N820/W121;1;X16Y0/S270;X16Y0/S270/S828;1;X17Y7/S130;X17Y7/S130/Q2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 8307 ] ,
          "attributes": {
            "ROUTING": "X17Y7/F0;;1;X17Y7/XD0;X17Y7/XD0/F0;1"
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8303 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8302 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 12852 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O[3]": {
          "hide_name": 0,
          "bits": [ 8298 ] ,
          "attributes": {
            "ROUTING": "X18Y11/D2;X18Y11/D2/X03;1;X18Y11/D0;X18Y11/D0/X03;1;X19Y11/X03;X19Y11/X03/N261;1;X19Y11/D2;X19Y11/D2/X03;1;X17Y12/E260;X17Y12/E260/F6;1;X19Y11/D1;X19Y11/D1/X03;1;X18Y11/D3;X18Y11/D3/X03;1;X19Y12/N260;X19Y12/N260/E262;1;X18Y11/D1;X18Y11/D1/X03;1;X18Y11/X03;X18Y11/X03/E261;1;X17Y12/F6;;1;X17Y12/N260;X17Y12/N260/F6;1;X17Y11/E260;X17Y11/E260/N261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O[2]": {
          "hide_name": 0,
          "bits": [ 8296 ] ,
          "attributes": {
            "ROUTING": "X18Y16/W200;X18Y16/W200/OF0;1;X17Y16/N200;X17Y16/N200/W201;1;X17Y14/N210;X17Y14/N210/N202;1;X17Y12/X08;X17Y12/X08/N212;1;X17Y12/SEL2;X17Y12/SEL2/X08;1;X19Y10/S240;X19Y10/S240/N828;1;X19Y11/C2;X19Y11/C2/S241;1;X19Y18/N820;X19Y18/N820/S242;1;X19Y11/C1;X19Y11/C1/S241;1;X18Y11/X02;X18Y11/X02/N211;1;X19Y16/S240;X19Y16/S240/E101;1;X17Y15/N200;X17Y15/N200/W201;1;X18Y11/C2;X18Y11/C2/X02;1;X18Y11/C1;X18Y11/C1/X02;1;X17Y13/X03;X17Y13/X03/N202;1;X17Y13/SEL5;X17Y13/SEL5/X03;1;X18Y16/N200;X18Y16/N200/OF0;1;X18Y16/E100;X18Y16/E100/OF0;1;X18Y16/OF0;;1;X18Y11/C0;X18Y11/C0/X02;1;X18Y11/C3;X18Y11/C3/X02;1;X18Y14/N200;X18Y14/N200/N202;1;X18Y12/N210;X18Y12/N210/N202;1;X18Y15/W200;X18Y15/W200/N201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O[1]": {
          "hide_name": 0,
          "bits": [ 8293 ] ,
          "attributes": {
            "ROUTING": "X17Y13/SEL6;X17Y13/SEL6/X05;1;X17Y13/SEL4;X17Y13/SEL4/X05;1;X19Y13/W200;X19Y13/W200/N201;1;X19Y14/N200;X19Y14/N200/E202;1;X17Y12/D2;X17Y12/D2/N101;1;X17Y13/N100;X17Y13/N100/OF2;1;X17Y12/D3;X17Y12/D3/N101;1;X18Y11/B2;X18Y11/B2/N212;1;X18Y11/B3;X18Y11/B3/N212;1;X18Y11/B0;X18Y11/B0/N212;1;X18Y11/B1;X18Y11/B1/N212;1;X17Y13/EW10;X17Y13/EW10/OF2;1;X18Y13/N210;X18Y13/N210/E111;1;X18Y11/E210;X18Y11/E210/N212;1;X19Y11/B2;X19Y11/B2/E211;1;X19Y11/B1;X19Y11/B1/E211;1;X17Y13/S100;X17Y13/S100/OF2;1;X17Y13/X05;X17Y13/X05/W202;1;X17Y14/E200;X17Y14/E200/S101;1;X17Y13/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O[0]": {
          "hide_name": 0,
          "bits": [ 8291 ] ,
          "attributes": {
            "ROUTING": "X17Y12/B2;X17Y12/B2/N231;1;X17Y13/N230;X17Y13/N230/N232;1;X17Y12/B3;X17Y12/B3/N231;1;X18Y13/N250;X18Y13/N250/W251;1;X18Y11/X01;X18Y11/X01/W222;1;X19Y11/A1;X19Y11/A1/N252;1;X19Y13/N250;X19Y13/N250/N252;1;X18Y11/A2;X18Y11/A2/N252;1;X18Y15/W230;X18Y15/W230/W222;1;X20Y13/N220;X20Y13/N220/N222;1;X20Y15/N220;X20Y15/N220/OF2;1;X20Y15/EW10;X20Y15/EW10/OF2;1;X19Y15/N250;X19Y15/N250/W111;1;X18Y11/A1;X18Y11/A1/X01;1;X18Y11/A0;X18Y11/A0/X01;1;X19Y13/W250;X19Y13/W250/N252;1;X20Y15/OF2;;1;X17Y15/N230;X17Y15/N230/W231;1;X20Y15/W220;X20Y15/W220/OF2;1;X19Y11/A2;X19Y11/A2/N252;1;X18Y11/A3;X18Y11/A3/N252;1;X20Y11/W220;X20Y11/W220/N222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O[4]": {
          "hide_name": 0,
          "bits": [ 8288 ] ,
          "attributes": {
            "ROUTING": "X18Y11/SEL2;X18Y11/SEL2/X06;1;X18Y11/X06;X18Y11/X06/E211;1;X18Y11/SEL0;X18Y11/SEL0/X06;1;X19Y11/SEL2;X19Y11/SEL2/X06;1;X17Y11/OF1;;1;X17Y11/E210;X17Y11/E210/OF1;1;X19Y11/X06;X19Y11/X06/E212;1;X19Y11/SEL0;X19Y11/SEL0/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8287 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8286 ] ,
          "attributes": {
            "ROUTING": "X19Y11/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O[5]": {
          "hide_name": 0,
          "bits": [ 8284 ] ,
          "attributes": {
            "ROUTING": "X19Y8/S130;X19Y8/S130/OF5;1;X19Y9/S270;X19Y9/S270/S131;1;X19Y11/X02;X19Y11/X02/S272;1;X19Y11/SEL1;X19Y11/SEL1/X02;1;X19Y8/OF5;;1;X19Y8/EW20;X19Y8/EW20/OF5;1;X18Y8/S260;X18Y8/S260/W121;1;X18Y10/S260;X18Y10/S260/S262;1;X18Y11/SEL1;X18Y11/SEL1/S261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8283 ] ,
          "attributes": {
            "ROUTING": "X19Y11/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8282 ] ,
          "attributes": {
            "ROUTING": "X19Y11/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8278 ] ,
          "attributes": {
            "ROUTING": "X17Y6/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8277 ] ,
          "attributes": {
            "ROUTING": "X17Y6/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8273 ] ,
          "attributes": {
            "ROUTING": "X17Y6/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8272 ] ,
          "attributes": {
            "ROUTING": "X17Y6/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8270 ] ,
          "attributes": {
            "ROUTING": "X17Y6/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8269 ] ,
          "attributes": {
            "ROUTING": "X17Y6/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8267 ] ,
          "attributes": {
            "ROUTING": "X19Y11/OF1;;1;X19Y11/N210;X19Y11/N210/OF1;1;X19Y10/W210;X19Y10/W210/N211;1;X17Y10/B5;X17Y10/B5/W212;1"
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8266 ] ,
          "attributes": {
            "ROUTING": "X17Y6/OF1;;1;X17Y6/S210;X17Y6/S210/OF1;1;X17Y8/S210;X17Y8/S210/S212;1;X17Y10/A5;X17Y10/A5/S212;1"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8265 ] ,
          "attributes": {
            "ROUTING": "X17Y10/COUT4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8263 ] ,
          "attributes": {
            "ROUTING": "X17Y10/F5;;1;X17Y10/N250;X17Y10/N250/F5;1;X17Y8/N200;X17Y8/N200/N252;1;X17Y7/D1;X17Y7/D1/N201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[15]": {
          "hide_name": 0,
          "bits": [ 8262 ] ,
          "attributes": {
            "ROUTING": "X17Y2/C1;X17Y2/C1/S101;1;X17Y2/C0;X17Y2/C0/S101;1;X17Y2/B5;X17Y2/B5/N272;1;X17Y6/N830;X17Y6/N830/N131;1;X17Y1/S100;X17Y1/S100/S838;1;X17Y2/C3;X17Y2/C3/S101;1;X17Y7/N200;X17Y7/N200/Q0;1;X17Y7/A1;X17Y7/A1/N200;1;X17Y7/Q0;;1;X17Y7/N130;X17Y7/N130/Q0;1;X17Y6/N270;X17Y6/N270/N131;1;X17Y4/N270;X17Y4/N270/N272;1;X17Y2/B7;X17Y2/B7/N272;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 8257 ] ,
          "attributes": {
            "ROUTING": "X17Y7/F1;;1;X17Y7/XD1;X17Y7/XD1/F1;1"
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8253 ] ,
          "attributes": {
            "ROUTING": "X18Y6/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8252 ] ,
          "attributes": {
            "ROUTING": "X18Y6/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 8249 ] ,
          "attributes": {
            "ROUTING": "X19Y10/W260;X19Y10/W260/OF6;1;X18Y10/N260;X18Y10/N260/W261;1;X18Y8/N260;X18Y8/N260/N262;1;X18Y6/D6;X18Y6/D6/N262;1;X17Y6/D1;X17Y6/D1/W222;1;X17Y6/D2;X17Y6/D2/W222;1;X19Y10/N810;X19Y10/N810/W130;1;X18Y6/D4;X18Y6/D4/W221;1;X17Y6/D0;X17Y6/D0/W222;1;X19Y10/W130;X19Y10/W130/OF6;1;X19Y10/OF6;;1;X18Y6/D5;X18Y6/D5/W221;1;X19Y6/W220;X19Y6/W220/N814;1;X17Y6/D3;X17Y6/D3/W222;1;X18Y6/D7;X18Y6/D7/W221;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 8248 ] ,
          "attributes": {
            "ROUTING": "X17Y6/X05;X17Y6/X05/E221;1;X17Y6/C6;X17Y6/C6/X05;1;X17Y6/C1;X17Y6/C1/X01;1;X18Y6/C5;X18Y6/C5/E241;1;X18Y6/C7;X18Y6/C7/E241;1;X17Y6/C2;X17Y6/C2/X01;1;X16Y6/E220;X16Y6/E220/F2;1;X17Y6/X01;X17Y6/X01/E221;1;X17Y6/C3;X17Y6/C3/X01;1;X17Y6/C0;X17Y6/C0/X01;1;X18Y6/C6;X18Y6/C6/E241;1;X16Y6/F2;;1;X16Y6/E100;X16Y6/E100/F2;1;X17Y6/E240;X17Y6/E240/E101;1;X18Y6/C4;X18Y6/C4/E241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 8247 ] ,
          "attributes": {
            "ROUTING": "X17Y6/B6;X17Y6/B6/W231;1;X16Y6/X06;X16Y6/X06/W232;1;X16Y6/SEL4;X16Y6/SEL4/X06;1;X17Y6/B1;X17Y6/B1/X07;1;X18Y6/B7;X18Y6/B7/S251;1;X18Y5/S250;X18Y5/S250/S130;1;X18Y6/W230;X18Y6/W230/S131;1;X18Y6/B5;X18Y6/B5/S251;1;X18Y5/EW20;X18Y5/EW20/OF4;1;X17Y6/B0;X17Y6/B0/X07;1;X18Y6/B4;X18Y6/B4/S251;1;X18Y6/B6;X18Y6/B6/S251;1;X18Y5/S130;X18Y5/S130/OF4;1;X18Y5/OF4;;1;X17Y6/B3;X17Y6/B3/W231;1;X17Y5/S220;X17Y5/S220/W121;1;X17Y6/B2;X17Y6/B2/W231;1;X17Y6/X07;X17Y6/X07/S221;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 8245 ] ,
          "attributes": {
            "ROUTING": "X21Y8/W800;X21Y8/W800/E100;1;X17Y8/N230;X17Y8/N230/W804;1;X17Y6/A6;X17Y6/A6/N232;1;X16Y6/X08;X16Y6/X08/N232;1;X18Y6/A5;X18Y6/A5/N232;1;X21Y8/E100;X21Y8/E100/OF0;1;X18Y6/A4;X18Y6/A4/N232;1;X22Y8/W800;X22Y8/W800/E101;1;X16Y6/B4;X16Y6/B4/X08;1;X16Y6/B5;X16Y6/B5/X08;1;X17Y6/A1;X17Y6/A1/N251;1;X19Y7/W250;X19Y7/W250/W252;1;X21Y7/W250;X21Y7/W250/N111;1;X17Y6/A0;X17Y6/A0/N251;1;X18Y6/A7;X18Y6/A7/N232;1;X17Y7/N250;X17Y7/N250/W252;1;X21Y8/SN10;X21Y8/SN10/OF0;1;X18Y8/N230;X18Y8/N230/W804;1;X18Y6/A6;X18Y6/A6/N232;1;X21Y8/OF0;;1;X21Y8/W100;X21Y8/W100/OF0;1;X20Y8/W800;X20Y8/W800/W101;1;X17Y6/A2;X17Y6/A2/N251;1;X16Y8/N230;X16Y8/N230/W804;1;X17Y6/A3;X17Y6/A3/N251;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 8242 ] ,
          "attributes": {
            "ROUTING": "X18Y6/SEL6;X18Y6/SEL6/X05;1;X18Y6/SEL4;X18Y6/SEL4/X05;1;X18Y7/N260;X18Y7/N260/E130;1;X18Y6/X05;X18Y6/X05/N261;1;X18Y7/E130;X18Y7/E130/OF7;1;X17Y6/SEL2;X17Y6/SEL2/W261;1;X18Y7/OF7;;1;X18Y7/SN20;X18Y7/SN20/OF7;1;X18Y6/W260;X18Y6/W260/N121;1;X17Y6/SEL0;X17Y6/SEL0/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8241 ] ,
          "attributes": {
            "ROUTING": "X18Y6/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8240 ] ,
          "attributes": {
            "ROUTING": "X18Y6/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O[5]": {
          "hide_name": 0,
          "bits": [ 8238 ] ,
          "attributes": {
            "ROUTING": "X18Y6/X03;X18Y6/X03/E262;1;X18Y6/SEL5;X18Y6/SEL5/X03;1;X16Y6/OF6;;1;X16Y6/E260;X16Y6/E260/OF6;1;X17Y6/X03;X17Y6/X03/E261;1;X17Y6/SEL1;X17Y6/SEL1/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8237 ] ,
          "attributes": {
            "ROUTING": "X18Y6/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8236 ] ,
          "attributes": {
            "ROUTING": "X18Y6/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8232 ] ,
          "attributes": {
            "ROUTING": "X17Y5/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8231 ] ,
          "attributes": {
            "ROUTING": "X17Y5/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8229 ] ,
          "attributes": {
            "ROUTING": "X18Y6/OF5;;1;X18Y6/S250;X18Y6/S250/OF5;1;X18Y8/S200;X18Y8/S200/S252;1;X18Y10/X07;X18Y10/X07/S202;1;X18Y10/B0;X18Y10/B0/X07;1"
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8228 ] ,
          "attributes": {
            "ROUTING": "X17Y5/OF6;;1;X17Y5/SN20;X17Y5/SN20/OF6;1;X17Y6/S820;X17Y6/S820/S121;1;X17Y10/E270;X17Y10/E270/S824;1;X18Y10/A0;X18Y10/A0/E271;1"
          }
        },
        "c.p_out_DFFR_Q_14_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8227 ] ,
          "attributes": {
            "ROUTING": "X18Y10/CIN0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8225 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F0;;1;X18Y10/N200;X18Y10/N200/F0;1;X18Y8/N200;X18Y8/N200/N202;1;X18Y6/D2;X18Y6/D2/N202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[16]": {
          "hide_name": 0,
          "bits": [ 8224 ] ,
          "attributes": {
            "ROUTING": "X17Y7/E100;X17Y7/E100/Q1;1;X18Y7/N240;X18Y7/N240/E101;1;X18Y5/N250;X18Y5/N250/N242;1;X18Y3/N250;X18Y3/N250/N252;1;X18Y2/A3;X18Y2/A3/N251;1;X17Y2/A1;X17Y2/A1/S131;1;X19Y6/B7;X19Y6/B7/E212;1;X17Y2/A2;X17Y2/A2/S131;1;X17Y6/N810;X17Y6/N810/N111;1;X17Y1/S130;X17Y1/S130/S818;1;X17Y2/A3;X17Y2/A3/S131;1;X17Y6/E250;X17Y6/E250/N111;1;X18Y6/A2;X18Y6/A2/E251;1;X17Y6/E210;X17Y6/E210/N111;1;X17Y7/Q1;;1;X17Y7/SN10;X17Y7/SN10/Q1;1;X17Y2/A0;X17Y2/A0/S131;1;X19Y6/B6;X19Y6/B6/E212;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 8220 ] ,
          "attributes": {
            "ROUTING": "X18Y6/F2;;1;X18Y6/XD2;X18Y6/XD2/F2;1"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 8217 ] ,
          "attributes": {
            "ROUTING": "X17Y5/B7;X17Y5/B7/N251;1;X17Y6/S130;X17Y6/S130/F6;1;X17Y6/N250;X17Y6/N250/S130;1;X17Y5/B6;X17Y5/B6/N251;1;X17Y5/B3;X17Y5/B3/N131;1;X17Y6/F6;;1;X17Y6/N130;X17Y6/N130/F6;1;X17Y5/B2;X17Y5/B2/N131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_15_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_O_MUX2_LUT6_O_S0_MUX2_LUT8_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT6_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 8215 ] ,
          "attributes": {
            "ROUTING": "X17Y5/SEL6;X17Y5/SEL6/X06;1;X17Y5/SEL2;X17Y5/SEL2/X06;1;X16Y5/E210;X16Y5/E210/OF1;1;X17Y5/X06;X17Y5/X06/E211;1;X16Y5/OF1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_12_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8214 ] ,
          "attributes": {
            "ROUTING": "X17Y5/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_12_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8213 ] ,
          "attributes": {
            "ROUTING": "X17Y5/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_12_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8209 ] ,
          "attributes": {
            "ROUTING": "X17Y4/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_12_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8208 ] ,
          "attributes": {
            "ROUTING": "X17Y4/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_12_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8206 ] ,
          "attributes": {
            "ROUTING": "X17Y5/OF2;;1;X17Y5/S100;X17Y5/S100/OF2;1;X17Y6/S800;X17Y6/S800/S101;1;X17Y10/E230;X17Y10/E230/S804;1;X18Y10/B1;X18Y10/B1/E231;1"
          }
        },
        "c.p_out_DFFR_Q_12_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8205 ] ,
          "attributes": {
            "ROUTING": "X17Y4/OF6;;1;X17Y4/E130;X17Y4/E130/OF6;1;X18Y4/S830;X18Y4/S830/E131;1;X18Y12/N250;X18Y12/N250/S838;1;X18Y10/A1;X18Y10/A1/N252;1"
          }
        },
        "c.p_out_DFFR_Q_13_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8204 ] ,
          "attributes": {
            "ROUTING": "X18Y10/COUT0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_12_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8202 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F1;;1;X18Y10/N210;X18Y10/N210/F1;1;X18Y8/N210;X18Y8/N210/N212;1;X18Y6/X08;X18Y6/X08/N212;1;X18Y6/D3;X18Y6/D3/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[17]": {
          "hide_name": 0,
          "bits": [ 8201 ] ,
          "attributes": {
            "ROUTING": "X18Y6/N130;X18Y6/N130/Q2;1;X18Y6/A3;X18Y6/A3/N130;1;X19Y6/A7;X19Y6/A7/E111;1;X18Y6/Q2;;1;X18Y6/EW10;X18Y6/EW10/Q2;1;X19Y6/A6;X19Y6/A6/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 8197 ] ,
          "attributes": {
            "ROUTING": "X18Y6/F3;;1;X18Y6/XD3;X18Y6/XD3/F3;1"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 8194 ] ,
          "attributes": {
            "ROUTING": "X17Y4/D2;X17Y4/D2/X08;1;X17Y4/D3;X17Y4/D3/X08;1;X17Y5/N260;X17Y5/N260/W261;1;X18Y5/W260;X18Y5/W260/OF6;1;X17Y5/N230;X17Y5/N230/W131;1;X18Y5/OF6;;1;X18Y5/W130;X18Y5/W130/OF6;1;X17Y4/D4;X17Y4/D4/N261;1;X17Y4/X08;X17Y4/X08/N231;1;X17Y4/D5;X17Y4/D5/N261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 8193 ] ,
          "attributes": {
            "ROUTING": "X15Y4/C2;X15Y4/C2/N121;1;X15Y4/C1;X15Y4/C1/N121;1;X17Y4/C3;X17Y4/C3/E242;1;X15Y5/C3;X15Y5/C3/X04;1;X15Y5/X04;X15Y5/X04/F5;1;X15Y5/C1;X15Y5/C1/X04;1;X15Y5/SN20;X15Y5/SN20/F5;1;X17Y4/C4;X17Y4/C4/E242;1;X15Y4/C3;X15Y4/C3/N121;1;X15Y4/E240;X15Y4/E240/N101;1;X17Y4/C2;X17Y4/C2/E242;1;X15Y5/N100;X15Y5/N100/F5;1;X15Y4/C0;X15Y4/C0/N121;1;X15Y5/F5;;1;X15Y5/C2;X15Y5/C2/X04;1;X17Y4/C5;X17Y4/C5/E242;1;X15Y5/C0;X15Y5/C0/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 8191 ] ,
          "attributes": {
            "ROUTING": "X17Y4/B4;X17Y4/B4/F1;1;X17Y4/B5;X17Y4/B5/F1;1;X17Y4/B2;X17Y4/B2/F1;1;X17Y4/F1;;1;X17Y4/B3;X17Y4/B3/F1;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 8190 ] ,
          "attributes": {
            "ROUTING": "X16Y4/N100;X16Y4/N100/F5;1;X16Y4/C4;X16Y4/C4/N100;1;X17Y4/A4;X17Y4/A4/E251;1;X17Y4/A5;X17Y4/A5/E251;1;X17Y4/A2;X17Y4/A2/E251;1;X16Y4/F5;;1;X16Y4/E250;X16Y4/E250/F5;1;X17Y4/A3;X17Y4/A3/E251;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 8186 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 8185 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I0_LUT3_I0_F_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I0_LUT3_I0_F_LUT2_F_I1_LUT3_I1_F_LUT2_F_I1_LUT3_I1_F_LUT2_I1_F_LUT3_F_I1_LUT2_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 8183 ] ,
          "attributes": {
            "ROUTING": "X17Y4/SEL2;X17Y4/SEL2/E261;1;X16Y3/F7;;1;X16Y3/SN20;X16Y3/SN20/F7;1;X16Y4/E260;X16Y4/E260/S121;1;X17Y4/SEL4;X17Y4/SEL4/E261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8182 ] ,
          "attributes": {
            "ROUTING": "X17Y4/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8181 ] ,
          "attributes": {
            "ROUTING": "X17Y4/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 8178 ] ,
          "attributes": {
            "ROUTING": "X17Y3/D3;X17Y3/D3/X06;1;X17Y5/D6;X17Y5/D6/X04;1;X17Y4/D6;X17Y4/D6/S111;1;X17Y3/X06;X17Y3/X06/F1;1;X17Y3/D2;X17Y3/D2/X06;1;X17Y3/SN10;X17Y3/SN10/F1;1;X17Y4/D7;X17Y4/D7/S111;1;X17Y5/D3;X17Y5/D3/S201;1;X17Y3/S210;X17Y3/S210/F1;1;X17Y5/X04;X17Y5/X04/S212;1;X17Y5/D7;X17Y5/D7/X04;1;X17Y3/F1;;1;X17Y3/S100;X17Y3/S100/F1;1;X17Y4/S200;X17Y4/S200/S101;1;X17Y5/D2;X17Y5/D2/S201;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 8176 ] ,
          "attributes": {
            "ROUTING": "X17Y5/C6;X17Y5/C6/X08;1;X17Y4/C7;X17Y4/C7/X06;1;X17Y3/C2;X17Y3/C2/X02;1;X17Y5/C2;X17Y5/C2/X02;1;X17Y5/C7;X17Y5/C7/X08;1;X17Y3/C3;X17Y3/C3/X02;1;X17Y5/X02;X17Y5/X02/S211;1;X17Y5/X08;X17Y5/X08/S211;1;X17Y5/C3;X17Y5/C3/X02;1;X17Y4/X06;X17Y4/X06/E212;1;X17Y4/S210;X17Y4/S210/E212;1;X15Y4/OF1;;1;X17Y4/C6;X17Y4/C6/X06;1;X17Y4/N210;X17Y4/N210/E212;1;X17Y3/X02;X17Y3/X02/N211;1;X15Y4/E210;X15Y4/E210/OF1;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 8174 ] ,
          "attributes": {
            "ROUTING": "X17Y4/B6;X17Y4/B6/S271;1;X17Y4/N820;X17Y4/N820/S100;1;X17Y3/S270;X17Y3/S270/S828;1;X17Y4/B7;X17Y4/B7/S271;1;X17Y5/A6;X17Y5/A6/S101;1;X17Y5/A2;X17Y5/A2/X07;1;X17Y4/S100;X17Y4/S100/OF2;1;X17Y5/A7;X17Y5/A7/S101;1;X17Y4/S220;X17Y4/S220/OF2;1;X17Y5/X07;X17Y5/X07/S221;1;X17Y5/A3;X17Y5/A3/X07;1;X17Y3/B2;X17Y3/B2/X01;1;X17Y4/OF2;;1;X17Y4/N220;X17Y4/N220/OF2;1;X17Y3/X01;X17Y3/X01/N221;1;X17Y3/B3;X17Y3/B3/X01;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 8172 ] ,
          "attributes": {
            "ROUTING": "X17Y4/A6;X17Y4/A6/E271;1;X17Y4/S130;X17Y4/S130/OF4;1;X17Y5/W270;X17Y5/W270/S131;1;X16Y5/N270;X16Y5/N270/W271;1;X16Y4/E270;X16Y4/E270/N271;1;X17Y4/A7;X17Y4/A7/E271;1;X17Y3/A2;X17Y3/A2/X05;1;X17Y4/OF4;;1;X17Y4/N240;X17Y4/N240/OF4;1;X17Y3/X05;X17Y3/X05/N241;1;X17Y3/A3;X17Y3/A3/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 8170 ] ,
          "attributes": {
            "ROUTING": "X17Y3/SN20;X17Y3/SN20/OF6;1;X17Y2/W260;X17Y2/W260/N121;1;X16Y2/S260;X16Y2/S260/W261;1;X16Y3/E260;X16Y3/E260/S261;1;X17Y3/SEL2;X17Y3/SEL2/E261;1;X17Y3/OF6;;1;X17Y3/S260;X17Y3/S260/OF6;1;X17Y4/X05;X17Y4/X05/S261;1;X17Y4/SEL6;X17Y4/SEL6/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8169 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8168 ] ,
          "attributes": {
            "ROUTING": "X17Y3/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8164 ] ,
          "attributes": {
            "ROUTING": "X18Y3/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8163 ] ,
          "attributes": {
            "ROUTING": "X18Y3/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8161 ] ,
          "attributes": {
            "ROUTING": "X17Y3/OF2;;1;X17Y3/EW10;X17Y3/EW10/OF2;1;X18Y3/S810;X18Y3/S810/E111;1;X18Y11/N210;X18Y11/N210/S818;1;X18Y10/B2;X18Y10/B2/N211;1"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8160 ] ,
          "attributes": {
            "ROUTING": "X18Y3/OF4;;1;X18Y3/N130;X18Y3/N130/OF4;1;X18Y2/S830;X18Y2/S830/N131;1;X18Y10/N130;X18Y10/N130/S838;1;X18Y10/A2;X18Y10/A2/N130;1"
          }
        },
        "c.p_out_DFFR_Q_12_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8159 ] ,
          "attributes": {
            "ROUTING": "X18Y10/COUT1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8157 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F2;;1;X18Y10/EW20;X18Y10/EW20/F2;1;X19Y10/E260;X19Y10/E260/E121;1;X21Y10/N260;X21Y10/N260/E262;1;X21Y8/D4;X21Y8/D4/N262;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[18]": {
          "hide_name": 0,
          "bits": [ 8156 ] ,
          "attributes": {
            "ROUTING": "X18Y6/E800;X18Y6/E800/Q3;1;X22Y6/N200;X22Y6/N200/E804;1;X22Y4/X07;X22Y4/X07/N202;1;X22Y4/A3;X22Y4/A3/X07;1;X19Y6/N270;X19Y6/N270/E131;1;X21Y8/A4;X21Y8/A4/E272;1;X19Y4/A3;X19Y4/A3/N272;1;X19Y6/S270;X19Y6/S270/E131;1;X19Y8/E270;X19Y8/E270/S272;1;X18Y6/E130;X18Y6/E130/Q3;1;X18Y6/Q3;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 8151 ] ,
          "attributes": {
            "ROUTING": "X21Y8/F4;;1;X21Y8/XD4;X21Y8/XD4/F4;1"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8148 ] ,
          "attributes": {
            "ROUTING": "X19Y3/D6;X19Y3/D6/W121;1;X19Y3/D7;X19Y3/D7/W121;1;X20Y3/EW20;X20Y3/EW20/F6;1;X20Y3/F6;;1;X20Y3/N260;X20Y3/N260/F6;1;X20Y2/W260;X20Y2/W260/N261;1;X18Y2/SEL4;X18Y2/SEL4/W262;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8146 ] ,
          "attributes": {
            "ROUTING": "X19Y3/B6;X19Y3/B6/W111;1;X19Y3/B7;X19Y3/B7/W111;1;X20Y3/N100;X20Y3/N100/F2;1;X20Y2/W200;X20Y2/W200/N101;1;X18Y2/D4;X18Y2/D4/W202;1;X20Y3/F2;;1;X18Y2/D5;X18Y2/D5/W202;1;X20Y3/EW10;X20Y3/EW10/F2;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8143 ] ,
          "attributes": {
            "ROUTING": "X19Y3/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8142 ] ,
          "attributes": {
            "ROUTING": "X19Y3/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O[2]": {
          "hide_name": 0,
          "bits": [ 8140 ] ,
          "attributes": {
            "ROUTING": "X17Y3/C5;X17Y3/C5/S201;1;X17Y3/C7;X17Y3/C7/S201;1;X17Y2/S200;X17Y2/S200/W101;1;X17Y3/C6;X17Y3/C6/S201;1;X18Y2/F0;;1;X18Y2/W100;X18Y2/W100/F0;1;X17Y2/S240;X17Y2/S240/W101;1;X17Y3/C1;X17Y3/C1/S241;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O[1]": {
          "hide_name": 0,
          "bits": [ 8139 ] ,
          "attributes": {
            "ROUTING": "X17Y3/B1;X17Y3/B1/E232;1;X17Y3/B5;X17Y3/B5/E232;1;X17Y3/B6;X17Y3/B6/E232;1;X17Y3/B7;X17Y3/B7/E232;1;X15Y3/W100;X15Y3/W100/OF0;1;X15Y3/E230;X15Y3/E230/W100;1;X15Y3/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_6_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_S0_O_LUT4_F_2_I1_LUT4_F_1_I2_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_O_S0_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_MUX2_LUT5_S0_1_O[0]": {
          "hide_name": 0,
          "bits": [ 8138 ] ,
          "attributes": {
            "ROUTING": "X17Y3/A5;X17Y3/A5/E271;1;X17Y3/A1;X17Y3/A1/E271;1;X17Y3/A6;X17Y3/A6/E271;1;X16Y2/OF4;;1;X16Y2/S130;X16Y2/S130/OF4;1;X16Y3/E270;X16Y3/E270/S131;1;X17Y3/A7;X17Y3/A7/E271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 8135 ] ,
          "attributes": {
            "ROUTING": "X18Y3/D4;X18Y3/D4/E101;1;X18Y3/D5;X18Y3/D5/E101;1;X18Y3/D3;X18Y3/D3/E101;1;X17Y3/F5;;1;X17Y3/E100;X17Y3/E100/F5;1;X18Y3/D2;X18Y3/D2/E101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 8133 ] ,
          "attributes": {
            "ROUTING": "X18Y3/C4;X18Y3/C4/W241;1;X18Y3/C5;X18Y3/C5/W241;1;X18Y3/C2;X18Y3/C2/W241;1;X18Y3/C3;X18Y3/C3/W241;1;X19Y3/W240;X19Y3/W240/S101;1;X17Y3/X07;X17Y3/X07/W242;1;X17Y3/SEL6;X17Y3/SEL6/X07;1;X19Y3/A6;X19Y3/A6/S101;1;X18Y2/OF30;;1;X19Y2/S100;X19Y2/S100/OF3;1;X19Y3/A7;X19Y3/A7/S101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 8131 ] ,
          "attributes": {
            "ROUTING": "X16Y3/E100;X16Y3/E100/OF0;1;X17Y3/D6;X17Y3/D6/E101;1;X17Y3/D7;X17Y3/D7/E201;1;X18Y3/B4;X18Y3/B4/X01;1;X18Y3/B5;X18Y3/B5/X01;1;X18Y3/B2;X18Y3/B2/X01;1;X16Y3/OF0;;1;X16Y3/E200;X16Y3/E200/OF0;1;X18Y3/X01;X18Y3/X01/E202;1;X18Y3/B3;X18Y3/B3/X01;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 8129 ] ,
          "attributes": {
            "ROUTING": "X18Y3/A4;X18Y3/A4/X07;1;X18Y3/A5;X18Y3/A5/X07;1;X18Y3/A2;X18Y3/A2/X07;1;X16Y3/OF4;;1;X16Y3/E240;X16Y3/E240/OF4;1;X18Y3/X07;X18Y3/X07/E242;1;X18Y3/A3;X18Y3/A3/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 8127 ] ,
          "attributes": {
            "ROUTING": "X18Y3/SEL4;X18Y3/SEL4/W261;1;X19Y3/OF6;;1;X19Y3/W260;X19Y3/W260/OF6;1;X18Y3/SEL2;X18Y3/SEL2/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8126 ] ,
          "attributes": {
            "ROUTING": "X18Y3/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8125 ] ,
          "attributes": {
            "ROUTING": "X18Y3/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 8122 ] ,
          "attributes": {
            "ROUTING": "X19Y3/D2;X19Y3/D2/S221;1;X19Y3/D3;X19Y3/D3/S221;1;X19Y4/D0;X19Y4/D0/S222;1;X18Y2/OF4;;1;X18Y2/EW20;X18Y2/EW20/OF4;1;X19Y2/S220;X19Y2/S220/E121;1;X19Y4/D1;X19Y4/D1/S222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 8121 ] ,
          "attributes": {
            "ROUTING": "X19Y4/C0;X19Y4/C0/W230;1;X19Y3/X06;X19Y3/X06/N232;1;X19Y3/SEL6;X19Y3/SEL6/X06;1;X19Y5/N230;X19Y5/N230/OF3;1;X19Y3/C2;X19Y3/C2/N241;1;X19Y3/C3;X19Y3/C3/N241;1;X19Y4/N240;X19Y4/N240/N101;1;X18Y5/OF30;;1;X19Y4/C1;X19Y4/C1/W230;1;X19Y5/N100;X19Y5/N100/OF3;1;X19Y4/W230;X19Y4/W230/N231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8119 ] ,
          "attributes": {
            "ROUTING": "X19Y3/C6;X19Y3/C6/E220;1;X19Y3/C7;X19Y3/C7/E220;1;X19Y3/E220;X19Y3/E220/E100;1;X19Y3/E100;X19Y3/E100/OF0;1;X19Y3/B2;X19Y3/B2/S130;1;X19Y4/N810;X19Y4/N810/S111;1;X19Y3/S130;X19Y3/S130/S818;1;X19Y3/B3;X19Y3/B3/S130;1;X19Y4/B0;X19Y4/B0/S111;1;X19Y3/OF0;;1;X19Y3/SN10;X19Y3/SN10/OF0;1;X19Y4/B1;X19Y4/B1/S111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 8117 ] ,
          "attributes": {
            "ROUTING": "X19Y3/A2;X19Y3/A2/N251;1;X19Y4/A1;X19Y4/A1/W251;1;X19Y3/A3;X19Y3/A3/N251;1;X19Y4/A0;X19Y4/A0/W251;1;X20Y3/OF0;;1;X20Y3/SN10;X20Y3/SN10/OF0;1;X20Y4/W250;X20Y4/W250/S111;1;X19Y4/N250;X19Y4/N250/W251;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_9_D_LUT4_F_I3_ALU_SUM_I1_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 8115 ] ,
          "attributes": {
            "ROUTING": "X20Y4/E130;X20Y4/E130/OF7;1;X20Y4/W260;X20Y4/W260/E130;1;X19Y4/SEL0;X19Y4/SEL0/W261;1;X20Y4/OF7;;1;X20Y4/SN20;X20Y4/SN20/OF7;1;X20Y3/W260;X20Y3/W260/N121;1;X19Y3/SEL2;X19Y3/SEL2/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8114 ] ,
          "attributes": {
            "ROUTING": "X19Y3/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8113 ] ,
          "attributes": {
            "ROUTING": "X19Y3/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 12851 ] ,
          "attributes": {
            "ROUTING": "X18Y10/D1;X18Y10/D1/E221;1;X17Y10/D0;X17Y10/D0/X08;1;X19Y10/D4;X19Y10/D4/X04;1;X17Y10/D2;X17Y10/D2/X08;1;X16Y10/C0;X16Y10/C0/X04;1;X18Y10/D2;X18Y10/D2/S270;1;X16Y10/D5;X16Y10/D5/X04;1;X19Y10/C0;X19Y10/C0/X04;1;X16Y10/C1;X16Y10/C1/X04;1;X16Y10/C3;X16Y10/C3/X04;1;X20Y10/D1;X20Y10/D1/X08;1;X19Y10/C5;X19Y10/C5/X08;1;X20Y10/D0;X20Y10/D0/X08;1;X16Y10/C5;X16Y10/C5/X08;1;X15Y10/D3;X15Y10/D3/X03;1;X15Y10/C5;X15Y10/C5/X08;1;X19Y10/C3;X19Y10/C3/X04;1;X17Y10/E220;X17Y10/E220/VCC;1;X18Y10/D0;X18Y10/D0/E221;1;X18Y10/D3;X18Y10/D3/S270;1;X16Y10/D3;X16Y10/D3/X08;1;X17Y10/C4;X17Y10/C4/X08;1;X17Y10/C0;X17Y10/C0/X04;1;X16Y10/D4;X16Y10/D4/X04;1;X20Y10/C2;X20Y10/C2/X04;1;X18Y10/C0;X18Y10/C0/X04;1;X0Y0/S220;X0Y0/S220/VCC;1;X0Y0/C4;X0Y0/C4/S220;1;X18Y10/D4;X18Y10/D4/X04;1;X15Y10/C3;X15Y10/C3/X04;1;X17Y10/C1;X17Y10/C1/X04;1;X17Y10/D3;X17Y10/D3/X08;1;X15Y10/X08;X15Y10/X08/VCC;1;X15Y10/C4;X15Y10/C4/X08;1;X20Y10/X04;X20Y10/X04/VCC;1;X20Y10/C1;X20Y10/C1/X04;1;X15Y10/C2;X15Y10/C2/X04;1;X19Y10/C1;X19Y10/C1/X04;1;X17Y10/X08;X17Y10/X08/VCC;1;X17Y10/C5;X17Y10/C5/X08;1;X18Y10/S270;X18Y10/S270/VCC;1;X17Y10/C2;X17Y10/C2/X04;1;X17Y10/D5;X17Y10/D5/X04;1;X15Y10/D5;X15Y10/D5/X04;1;X19Y10/C4;X19Y10/C4/X08;1;X19Y10/D0;X19Y10/D0/X08;1;X18Y10/C2;X18Y10/C2/X04;1;X15Y10/D4;X15Y10/D4/X04;1;X15Y10/D1;X15Y10/D1/X03;1;X18Y10/C1;X18Y10/C1/X04;1;X16Y10/D0;X16Y10/D0/X08;1;X19Y10/C2;X19Y10/C2/X04;1;X19Y10/X04;X19Y10/X04/VCC;1;X19Y10/D5;X19Y10/D5/X04;1;X15Y10/C1;X15Y10/C1/X04;1;X18Y10/C3;X18Y10/C3/X04;1;X17Y10/C3;X17Y10/C3/X04;1;X19Y10/D1;X19Y10/D1/X08;1;X15Y10/X03;X15Y10/X03/VCC;1;X15Y10/D2;X15Y10/D2/X03;1;X20Y10/C0;X20Y10/C0/X04;1;X16Y10/D2;X16Y10/D2/X08;1;X18Y10/C4;X18Y10/C4/S220;1;X17Y10/X04;X17Y10/X04/VCC;1;X17Y10/D4;X17Y10/D4/X04;1;X19Y10/D2;X19Y10/D2/X08;1;X20Y10/X08;X20Y10/X08/VCC;1;X20Y10/D2;X20Y10/D2/X08;1;X16Y10/C4;X16Y10/C4/X08;1;X19Y10/X08;X19Y10/X08/VCC;1;X19Y10/D3;X19Y10/D3/X08;1;X16Y10/X08;X16Y10/X08/VCC;1;X16Y10/D1;X16Y10/D1/X08;1;X18Y10/S220;X18Y10/S220/VCC;1;X18Y10/C5;X18Y10/C5/S220;1;X18Y10/X04;X18Y10/X04/VCC;1;X18Y10/D5;X18Y10/D5/X04;1;X15Y10/X04;X15Y10/X04/VCC;1;X15Y10/C0;X15Y10/C0/X04;1;X16Y10/X04;X16Y10/X04/VCC;1;X16Y10/C2;X16Y10/C2/X04;1;X0Y0/VCC;;1;X17Y10/X03;X17Y10/X03/VCC;1;X17Y10/D1;X17Y10/D1/X03;1"
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 8110 ] ,
          "attributes": {
            "ROUTING": "X18Y3/OF2;;1;X18Y3/N100;X18Y3/N100/OF2;1;X18Y2/S800;X18Y2/S800/N101;1;X18Y10/S130;X18Y10/S130/S808;1;X18Y10/B3;X18Y10/B3/S130;1"
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8109 ] ,
          "attributes": {
            "ROUTING": "X19Y3/OF2;;1;X19Y3/N100;X19Y3/N100/OF2;1;X19Y2/S800;X19Y2/S800/N101;1;X19Y10/W200;X19Y10/W200/S808;1;X18Y10/X05;X18Y10/X05/W201;1;X18Y10/A3;X18Y10/A3/X05;1"
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8108 ] ,
          "attributes": {
            "ROUTING": "X18Y10/COUT3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_11_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8107 ] ,
          "attributes": {
            "ROUTING": "X18Y10/COUT2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "c.p_out_DFFR_Q_10_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8105 ] ,
          "attributes": {
            "ROUTING": "X18Y10/F3;;1;X18Y10/E800;X18Y10/E800/F3;1;X22Y10/N200;X22Y10/N200/E804;1;X22Y8/D2;X22Y8/D2/N202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sum_in[19]": {
          "hide_name": 0,
          "bits": [ 8104 ] ,
          "attributes": {
            "ROUTING": "X22Y8/N250;X22Y8/N250/E111;1;X22Y6/B6;X22Y6/B6/N252;1;X22Y8/A2;X22Y8/A2/E111;1;X21Y8/EW10;X21Y8/EW10/Q4;1;X21Y8/N240;X21Y8/N240/Q4;1;X21Y6/E240;X21Y6/E240/N242;1;X23Y6/X03;X23Y6/X03/E242;1;X23Y6/B4;X23Y6/B4/X03;1;X22Y4/A7;X22Y4/A7/E271;1;X21Y8/Q4;;1;X21Y8/N820;X21Y8/N820/Q4;1;X21Y4/E270;X21Y4/E270/N824;1;X22Y4/A6;X22Y4/A6/E271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "sum_in[20]": {
          "hide_name": 0,
          "bits": [ 8099 ] ,
          "attributes": {
            "ROUTING": "X22Y8/W130;X22Y8/W130/Q2;1;X21Y8/A2;X21Y8/A2/W131;1;X22Y8/N220;X22Y8/N220/Q2;1;X22Y6/X01;X22Y6/X01/N222;1;X22Y6/A6;X22Y6/A6/X01;1;X22Y8/Q2;;1;X22Y8/EW10;X22Y8/EW10/Q2;1;X23Y8/N210;X23Y8/N210/E111;1;X23Y6/A4;X23Y6/A4/N212;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 8096 ] ,
          "attributes": {
            "ROUTING": "X22Y8/F2;;1;X22Y8/XD2;X22Y8/XD2/F2;1"
          }
        },
        "sum_in[29]": {
          "hide_name": 0,
          "bits": [ 8094 ] ,
          "attributes": {
            "ROUTING": "X24Y8/A4;X24Y8/A4/E252;1;X21Y10/A2;X21Y10/A2/E251;1;X22Y8/E250;X22Y8/E250/N252;1;X24Y8/A5;X24Y8/A5/E252;1;X20Y10/Q5;;1;X20Y10/E250;X20Y10/E250/Q5;1;X22Y10/N250;X22Y10/N250/E252;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8090 ] ,
          "attributes": {
            "ROUTING": "X20Y10/F5;;1;X20Y10/XD5;X20Y10/XD5/F5;1"
          }
        },
        "sum_in[30]": {
          "hide_name": 0,
          "bits": [ 8088 ] ,
          "attributes": {
            "ROUTING": "X20Y10/W210;X20Y10/W210/W111;1;X20Y10/A4;X20Y10/A4/W210;1;X22Y10/A0;X22Y10/A0/E111;1;X22Y10/A6;X22Y10/A6/E111;1;X21Y10/EW10;X21Y10/EW10/Q2;1;X21Y10/Q2;;1;X21Y10/S100;X21Y10/S100/Q2;1;X21Y10/B1;X21Y10/B1/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:15.22-15.28",
            "hdlname": "c p_out"
          }
        },
        "c.p_out_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 8083 ] ,
          "attributes": {
            "ROUTING": "X21Y10/F2;;1;X21Y10/XD2;X21Y10/XD2/F2;1"
          }
        },
        "cmd_IBUF_I_O[2]": {
          "hide_name": 0,
          "bits": [ 8081 ] ,
          "attributes": {
            "SEG_WIRES_TO_ISOLATE": "X7Y0/LT13;X11Y0/LT13;X15Y0/LT13;X19Y0/LT13;X23Y0/LT13;",
            "ROUTING": "X40Y28/Q6;;5;X24Y28/N800;X24Y28/N800/W808;5;X24Y20/N230;X24Y20/N230/N808;5;X24Y18/W230;X24Y18/W230/N232;5;X23Y18/B7;X23Y18/B7/W231;5;X40Y28/N830;X40Y28/N830/Q6;5;X40Y20/W830;X40Y20/W830/N838;5;X32Y20/W800;X32Y20/W800/W838;5;X24Y20/W810;X24Y20/W810/W808;5;X20Y20/N210;X20Y20/N210/W814;5;X20Y18/W210;X20Y18/W210/N212;5;X19Y18/B7;X19Y18/B7/W211;5;X16Y20/N210;X16Y20/N210/N818;5;X16Y18/W210;X16Y18/W210/N212;5;X15Y18/B7;X15Y18/B7/W211;5;X24Y28/W810;X24Y28/W810/W808;5;X16Y28/N810;X16Y28/N810/W818;5;X16Y20/W810;X16Y20/W810/N818;5;X12Y20/N210;X12Y20/N210/W814;5;X12Y18/W210;X12Y18/W210/N212;5;X11Y18/B7;X11Y18/B7/W211;5;X40Y28/W830;X40Y28/W830/Q6;5;X32Y28/W800;X32Y28/W800/W838;5;X24Y28/W800;X24Y28/W800/W808;5;X16Y28/W810;X16Y28/W810/W808;5;X8Y28/N810;X8Y28/N810/W818;5;X8Y20/N210;X8Y20/N210/N818;5;X8Y18/W210;X8Y18/W210/N212;5;X7Y18/B7;X7Y18/B7/W211;5;X7Y16/LBO1;X7Y16/LBO1/LT04;5;X9Y16/X01;X9Y16/X01/LB41;5;X9Y16/B2;X9Y16/B2/X01;5;X7Y11/LBO1;X7Y11/LBO1/LT04;5;X9Y11/X01;X9Y11/X01/LB41;5;X9Y11/C0;X9Y11/C0/X01;5;X20Y10/C4;X20Y10/C4/X05;5;X21Y10/C2;X21Y10/C2/X01;5;X21Y8/X01;X21Y8/X01/LB41;5;X21Y8/C2;X21Y8/C2/X01;5;X21Y10/X01;X21Y10/X01/LB41;5;X21Y10/C0;X21Y10/C0/X01;5;X23Y11/LBO1;X23Y11/LBO1/LT04;5;X22Y11/X01;X22Y11/X01/LB41;5;X22Y11/C2;X22Y11/C2/X01;5;X19Y11/LBO1;X19Y11/LBO1/LT04;5;X21Y11/X01;X21Y11/X01/LB41;5;X21Y11/C2;X21Y11/C2/X01;5;X21Y10/C5;X21Y10/C5/X05;5;X22Y10/X01;X22Y10/X01/LB41;5;X22Y10/C2;X22Y10/C2/X01;5;X21Y10/X05;X21Y10/X05/LB41;5;X21Y10/C4;X21Y10/C4/X05;5;X23Y10/LBO1;X23Y10/LBO1/LT04;5;X24Y10/X01;X24Y10/X01/LB41;5;X24Y10/C2;X24Y10/C2/X01;5;X7Y10/LBO1;X7Y10/LBO1/LT04;5;X9Y10/X01;X9Y10/X01/LB41;5;X9Y10/C0;X9Y10/C0/X01;5;X7Y0/LT13;X7Y18/LT30/B7;5;X7Y8/LBO1;X7Y8/LBO1/LT04;5;X9Y8/X01;X9Y8/X01/LB41;5;X9Y8/C2;X9Y8/C2/X01;5;X10Y7/X01;X10Y7/X01/LB41;5;X10Y7/C3;X10Y7/C3/X01;5;X11Y7/X05;X11Y7/X05/LB41;5;X11Y7/C4;X11Y7/C4/X05;5;X11Y7/LBO1;X11Y7/LBO1/LT04;5;X12Y7/X05;X12Y7/X05/LB41;5;X12Y7/C4;X12Y7/C4/X05;5;X12Y10/C2;X12Y10/C2/X01;5;X12Y10/X01;X12Y10/X01/LB41;5;X12Y10/C3;X12Y10/C3/X01;5;X11Y10/LBO1;X11Y10/LBO1/LT04;5;X13Y10/X01;X13Y10/X01/LB41;5;X13Y10/C2;X13Y10/C2/X01;5;X11Y0/LT13;X11Y18/LT30/B7;5;X11Y12/LBO1;X11Y12/LBO1/LT04;5;X13Y12/X05;X13Y12/X05/LB41;5;X13Y12/C4;X13Y12/C4/X05;5;X14Y12/X05;X14Y12/X05/LB41;5;X14Y12/C5;X14Y12/C5/X05;5;X19Y10/LBO1;X19Y10/LBO1/LT04;5;X20Y10/X05;X20Y10/X05/LB41;5;X20Y10/C5;X20Y10/C5/X05;5;X15Y12/LBO1;X15Y12/LBO1/LT04;5;X17Y12/X01;X17Y12/X01/LB41;5;X17Y12/C0;X17Y12/C0/X01;5;X16Y8/X01;X16Y8/X01/LB41;5;X16Y8/C0;X16Y8/C0/X01;5;X15Y8/LBO1;X15Y8/LBO1/LT04;5;X17Y8/X01;X17Y8/X01/LB41;5;X17Y8/C0;X17Y8/C0/X01;5;X17Y7/C2;X17Y7/C2/X01;5;X17Y7/C0;X17Y7/C0/X01;5;X15Y0/LT13;X15Y18/LT30/B7;5;X15Y7/LBO1;X15Y7/LBO1/LT04;5;X17Y7/X01;X17Y7/X01/LB41;5;X17Y7/C1;X17Y7/C1/X01;5;X18Y6/C2;X18Y6/C2/X01;5;X19Y6/LBO1;X19Y6/LBO1/LT04;5;X18Y6/X01;X18Y6/X01/LB41;5;X18Y6/C3;X18Y6/C3/X01;5;X19Y0/LT13;X19Y18/LT30/B7;5;X19Y8/LBO1;X19Y8/LBO1/LT04;5;X21Y8/X05;X21Y8/X05/LB41;5;X21Y8/C4;X21Y8/C4/X05;5;X23Y8/LBO1;X23Y8/LBO1/LT04;5;X22Y8/X01;X22Y8/X01/LB41;5;X22Y8/C2;X22Y8/C2/X01;5;X23Y0/LT13;X23Y18/LT30/B7;5;X23Y14/LBO1;X23Y14/LBO1/LT04;5;X24Y14/X05;X24Y14/X05/LB41;5;X24Y14/C6;X24Y14/C6/X05;5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c_clk": {
          "hide_name": 0,
          "bits": [ 8048 ] ,
          "attributes": {
            "SEG_WIRES_TO_ISOLATE": "X9Y0/LT13;X13Y0/LT13;X17Y0/LT13;X21Y0/LT13;",
            "ROUTING": "X24Y14/F6;;5;X24Y14/EW10;X24Y14/EW10/F6;5;X23Y14/S810;X23Y14/S810/W111;5;X23Y18/W210;X23Y18/W210/S814;5;X21Y18/B7;X21Y18/B7/W212;5;X24Y14/S830;X24Y14/S830/F6;5;X24Y18/W830;X24Y18/W830/S834;5;X16Y18/E130;X16Y18/E130/W838;5;X17Y18/B7;X17Y18/B7/E131;5;X24Y14/N260;X24Y14/N260/F6;5;X24Y12/N270;X24Y12/N270/N262;5;X24Y10/X02;X24Y10/X02/N272;5;X24Y10/CLK1;X24Y10/CLK1/X02;5;X20Y14/S830;X20Y14/S830/W834;5;X20Y18/W830;X20Y18/W830/S834;5;X12Y18/E130;X12Y18/E130/W838;5;X13Y18/B7;X13Y18/B7/E131;5;X24Y14/W830;X24Y14/W830/F6;5;X16Y14/S830;X16Y14/S830/W838;5;X16Y18/W830;X16Y18/W830/S834;5;X8Y18/E130;X8Y18/E130/W838;5;X9Y18/B7;X9Y18/B7/E131;5;X21Y8/CLK1;X21Y8/CLK1/LB61;5;X21Y10/CLK0;X21Y10/CLK0/LB61;5;X22Y11/CLK1;X22Y11/CLK1/LB61;5;X21Y11/LBO1;X21Y11/LBO1/LT04;5;X21Y11/CLK1;X21Y11/CLK1/LB61;5;X22Y10/CLK1;X22Y10/CLK1/LB61;5;X9Y11/LBO1;X9Y11/LBO1/LT04;5;X9Y11/CLK0;X9Y11/CLK0/LB61;5;X21Y10/CLK2;X21Y10/CLK2/LB61;5;X9Y10/LBO1;X9Y10/LBO1/LT04;5;X9Y10/CLK0;X9Y10/CLK0/LB61;5;X9Y8/LBO1;X9Y8/LBO1/LT04;5;X9Y8/CLK1;X9Y8/CLK1/LB61;5;X10Y7/CLK1;X10Y7/CLK1/LB61;5;X9Y0/LT13;X9Y18/LT30/B7;5;X9Y7/LBO1;X9Y7/LBO1/LT04;5;X11Y7/CLK2;X11Y7/CLK2/LB61;5;X13Y7/LBO1;X13Y7/LBO1/LT04;5;X12Y7/CLK2;X12Y7/CLK2/LB61;5;X12Y10/CLK1;X12Y10/CLK1/LB61;5;X13Y10/LBO1;X13Y10/LBO1/LT04;5;X13Y10/CLK1;X13Y10/CLK1/LB61;5;X13Y12/CLK2;X13Y12/CLK2/LB61;5;X13Y0/LT13;X13Y18/LT30/B7;5;X13Y12/LBO1;X13Y12/LBO1/LT04;5;X14Y12/CLK2;X14Y12/CLK2/LB61;5;X17Y12/LBO1;X17Y12/LBO1/LT04;5;X17Y12/CLK0;X17Y12/CLK0/LB61;5;X16Y8/CLK0;X16Y8/CLK0/LB61;5;X17Y8/LBO1;X17Y8/LBO1/LT04;5;X17Y8/CLK0;X17Y8/CLK0/LB61;5;X17Y7/CLK1;X17Y7/CLK1/LB61;5;X17Y7/LBO1;X17Y7/LBO1/LT04;5;X17Y7/CLK0;X17Y7/CLK0/LB61;5;X17Y0/LT13;X17Y18/LT30/B7;5;X17Y6/LBO1;X17Y6/LBO1/LT04;5;X18Y6/CLK1;X18Y6/CLK1/LB61;5;X21Y8/CLK2;X21Y8/CLK2/LB61;5;X21Y8/LBO1;X21Y8/LBO1/LT04;5;X22Y8/CLK1;X22Y8/CLK1/LB61;5;X20Y10/CLK2;X20Y10/CLK2/LB61;5;X21Y0/LT13;X21Y18/LT30/B7;5;X21Y10/LBO1;X21Y10/LBO1/LT04;5;X21Y10/CLK1;X21Y10/CLK1/LB61;5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:21.6-21.11",
            "hdlname": "c clk"
          }
        },
        "b_out[7]": {
          "hide_name": 0,
          "bits": [ 8026 ] ,
          "attributes": {
            "ROUTING": "X19Y11/E130;X19Y11/E130/Q5;1;X20Y11/E270;X20Y11/E270/E131;1;X22Y11/S270;X22Y11/S270/E272;1;X22Y12/B6;X22Y12/B6/S271;1;X21Y6/B6;X21Y6/B6/N251;1;X19Y12/N800;X19Y12/N800/S101;1;X19Y8/E230;X19Y8/E230/N804;1;X21Y8/B6;X21Y8/B6/E232;1;X21Y5/B0;X21Y5/B0/X04;1;X19Y5/E250;X19Y5/E250/S252;1;X21Y5/X04;X21Y5/X04/E252;1;X21Y5/B1;X21Y5/B1/X04;1;X16Y13/B5;X16Y13/B5/S252;1;X19Y14/A7;X19Y14/A7/X03;1;X19Y14/X03;X19Y14/X03/S242;1;X21Y7/N250;X21Y7/N250/E252;1;X21Y7/N220;X21Y7/N220/E221;1;X16Y4/B1;X16Y4/B1/W211;1;X14Y5/B2;X14Y5/B2/S212;1;X21Y6/D1;X21Y6/D1/X03;1;X19Y14/X07;X19Y14/X07/S242;1;X15Y13/B1;X15Y13/B1/X04;1;X18Y14/A1;X18Y14/A1/S251;1;X21Y12/C5;X21Y12/C5/E242;1;X20Y7/B2;X20Y7/B2/X03;1;X17Y11/A4;X17Y11/A4/W252;1;X15Y11/A1;X15Y11/A1/W252;1;X19Y12/E240;X19Y12/E240/S101;1;X19Y14/A4;X19Y14/A4/X07;1;X11Y7/N250;X11Y7/N250/W838;1;X11Y6/E250;X11Y6/E250/N251;1;X13Y6/A7;X13Y6/A7/E252;1;X17Y11/N250;X17Y11/N250/W252;1;X16Y13/A6;X16Y13/A6/S212;1;X19Y6/C1;X19Y6/C1/N242;1;X17Y10/A6;X17Y10/A6/X06;1;X21Y6/C5;X21Y6/C5/N221;1;X14Y5/B3;X14Y5/B3/S212;1;X19Y12/A5;X19Y12/A5/S101;1;X19Y12/A4;X19Y12/A4/S101;1;X19Y12/A0;X19Y12/A0/S251;1;X19Y12/A3;X19Y12/A3/S251;1;X19Y11/S100;X19Y11/S100/Q5;1;X19Y12/A1;X19Y12/A1/S251;1;X17Y11/A5;X17Y11/A5/W252;1;X17Y13/B2;X17Y13/B2/X04;1;X17Y10/X06;X17Y10/X06/N251;1;X19Y14/A1;X19Y14/A1/S251;1;X20Y6/D5;X20Y6/D5/N261;1;X19Y11/X04;X19Y11/X04/Q5;1;X21Y6/D3;X21Y6/D3/X03;1;X12Y10/A6;X12Y10/A6/E251;1;X15Y5/B7;X15Y5/B7/N252;1;X19Y6/C0;X19Y6/C0/N242;1;X19Y13/A4;X19Y13/A4/X06;1;X19Y13/A2;X19Y13/A2/S252;1;X19Y13/A3;X19Y13/A3/S252;1;X19Y13/X06;X19Y13/X06/S252;1;X19Y13/A5;X19Y13/A5/X06;1;X19Y13/A0;X19Y13/A0/S252;1;X19Y13/A1;X19Y13/A1/S252;1;X19Y14/A0;X19Y14/A0/S251;1;X20Y6/D3;X20Y6/D3/N201;1;X21Y6/D4;X21Y6/D4/N261;1;X15Y13/B0;X15Y13/B0/X04;1;X15Y11/A7;X15Y11/A7/W252;1;X20Y6/D4;X20Y6/D4/N261;1;X15Y13/X04;X15Y13/X04/S252;1;X16Y12/A5;X16Y12/A5/S211;1;X20Y7/N260;X20Y7/N260/E261;1;X19Y14/A3;X19Y14/A3/S251;1;X19Y13/S250;X19Y13/S250/S252;1;X21Y7/B2;X21Y7/B2/X03;1;X17Y14/B6;X17Y14/B6/S251;1;X20Y13/A4;X20Y13/A4/E251;1;X20Y13/A2;X20Y13/A2/E251;1;X20Y7/B6;X20Y7/B6/N252;1;X15Y7/N250;X15Y7/N250/W834;1;X20Y13/A7;X20Y13/A7/E251;1;X20Y13/A0;X20Y13/A0/E251;1;X20Y13/A3;X20Y13/A3/E251;1;X20Y13/A5;X20Y13/A5/E251;1;X19Y11/S250;X19Y11/S250/Q5;1;X19Y13/E250;X19Y13/E250/S252;1;X20Y13/A1;X20Y13/A1/E251;1;X18Y12/A4;X18Y12/A4/S211;1;X18Y12/A7;X18Y12/A7/S211;1;X18Y11/S210;X18Y11/S210/W111;1;X18Y12/A5;X18Y12/A5/S211;1;X18Y12/A0;X18Y12/A0/S251;1;X18Y12/A3;X18Y12/A3/S251;1;X18Y12/A1;X18Y12/A1/S251;1;X20Y7/D3;X20Y7/D3/X03;1;X15Y11/A5;X15Y11/A5/W252;1;X15Y12/A1;X15Y12/A1/S251;1;X17Y13/B3;X17Y13/B3/X04;1;X17Y13/X04;X17Y13/X04/S252;1;X15Y11/A3;X15Y11/A3/W252;1;X17Y14/B7;X17Y14/B7/S251;1;X17Y11/W250;X17Y11/W250/W252;1;X16Y12/A7;X16Y12/A7/S211;1;X16Y12/A4;X16Y12/A4/S211;1;X15Y13/B3;X15Y13/B3/X04;1;X16Y13/A2;X16Y13/A2/S252;1;X16Y12/A1;X16Y12/A1/S251;1;X18Y14/A4;X18Y14/A4/S211;1;X18Y14/A7;X18Y14/A7/S211;1;X18Y14/A0;X18Y14/A0/S251;1;X18Y11/S250;X18Y11/S250/W111;1;X18Y13/S250;X18Y13/S250/S252;1;X18Y14/A3;X18Y14/A3/S251;1;X18Y11/S200;X18Y11/S200/W101;1;X18Y13/S210;X18Y13/S210/S202;1;X18Y14/A5;X18Y14/A5/S211;1;X19Y8/N240;X19Y8/N240/N242;1;X19Y10/N240;X19Y10/N240/N101;1;X19Y14/A5;X19Y14/A5/X07;1;X19Y3/S250;X19Y3/S250/N838;1;X17Y11/S250;X17Y11/S250/W252;1;X19Y11/W250;X19Y11/W250/Q5;1;X17Y14/B4;X17Y14/B4/S251;1;X21Y7/B6;X21Y7/B6/X07;1;X15Y11/A0;X15Y11/A0/W252;1;X14Y11/A7;X14Y11/A7/W252;1;X14Y11/A4;X14Y11/A4/W252;1;X14Y11/A0;X14Y11/A0/W252;1;X14Y11/A5;X14Y11/A5/W252;1;X14Y11/A3;X14Y11/A3/W252;1;X16Y11/W250;X16Y11/W250/W252;1;X14Y11/A1;X14Y11/A1/W252;1;X16Y13/B4;X16Y13/B4/S252;1;X18Y11/W250;X18Y11/W250/W111;1;X16Y11/S250;X16Y11/S250/W252;1;X16Y13/B7;X16Y13/B7/S252;1;X16Y13/B3;X16Y13/B3/S212;1;X16Y13/B0;X16Y13/B0/S212;1;X20Y7/D4;X20Y7/D4/N242;1;X20Y7/D7;X20Y7/D7/N242;1;X18Y11/W210;X18Y11/W210/W111;1;X16Y11/S210;X16Y11/S210/W212;1;X16Y13/B1;X16Y13/B1/S212;1;X20Y11/N210;X20Y11/N210/E111;1;X20Y9/N240;X20Y9/N240/N212;1;X20Y7/D5;X20Y7/D5/N242;1;X20Y7/D0;X20Y7/D0/X03;1;X20Y7/D1;X20Y7/D1/X03;1;X20Y7/X03;X20Y7/X03/E261;1;X19Y7/W830;X19Y7/W830/N834;1;X17Y13/S250;X17Y13/S250/S252;1;X20Y11/N250;X20Y11/N250/E111;1;X19Y12/A7;X19Y12/A7/S101;1;X21Y6/D7;X21Y6/D7/N261;1;X20Y6/D7;X20Y6/D7/N261;1;X20Y7/N200;X20Y7/N200/N252;1;X15Y12/A5;X15Y12/A5/X06;1;X15Y12/X06;X15Y12/X06/S251;1;X15Y12/A0;X15Y12/A0/S251;1;X16Y12/A0;X16Y12/A0/S251;1;X15Y12/A7;X15Y12/A7/X06;1;X21Y6/D0;X21Y6/D0/X03;1;X15Y12/A3;X15Y12/A3/S251;1;X19Y11/D4;X19Y11/D4/X04;1;X21Y6/X03;X21Y6/X03/N261;1;X22Y7/N210;X22Y7/N210/E212;1;X22Y6/B0;X22Y6/B0/N211;1;X19Y13/A6;X19Y13/A6/X06;1;X17Y4/W210;X17Y4/W210/W202;1;X15Y11/S250;X15Y11/S250/W834;1;X15Y13/B5;X15Y13/B5/S252;1;X21Y7/D7;X21Y7/D7/X07;1;X21Y7/D4;X21Y7/D4/X07;1;X21Y7/X07;X21Y7/X07/E262;1;X21Y7/D5;X21Y7/D5/X07;1;X21Y7/D0;X21Y7/D0/X03;1;X21Y7/D3;X21Y7/D3/X03;1;X13Y11/A7;X13Y11/A7/E252;1;X13Y11/A4;X13Y11/A4/E252;1;X21Y7/X03;X21Y7/X03/E262;1;X21Y7/D1;X21Y7/D1/X03;1;X13Y11/A3;X13Y11/A3/E252;1;X13Y11/A0;X13Y11/A0/E252;1;X13Y11/A5;X13Y11/A5/E252;1;X13Y11/A1;X13Y11/A1/E252;1;X20Y5/B0;X20Y5/B0/S212;1;X19Y11/EW10;X19Y11/EW10/Q5;1;X20Y11/N810;X20Y11/N810/E111;1;X20Y3/S210;X20Y3/S210/N818;1;X20Y5/B1;X20Y5/B1/S212;1;X15Y11/A4;X15Y11/A4/W252;1;X19Y12/S240;X19Y12/S240/S101;1;X20Y7/E220;X20Y7/E220/N814;1;X19Y11/N100;X19Y11/N100/Q5;1;X20Y7/E210;X20Y7/E210/N814;1;X21Y6/B2;X21Y6/B2/X03;1;X17Y14/B5;X17Y14/B5/S251;1;X16Y4/B2;X16Y4/B2/W211;1;X20Y9/N250;X20Y9/N250/N252;1;X15Y12/A4;X15Y12/A4/X06;1;X20Y6/D0;X20Y6/D0/N201;1;X12Y10/A7;X12Y10/A7/E251;1;X19Y13/A7;X19Y13/A7/X06;1;X11Y13/B4;X11Y13/B4/S252;1;X11Y11/S250;X11Y11/S250/W838;1;X11Y13/B5;X11Y13/B5/S252;1;X12Y11/A4;X12Y11/A4/E251;1;X12Y11/A7;X12Y11/A7/E251;1;X12Y11/A5;X12Y11/A5/E251;1;X12Y11/A0;X12Y11/A0/E251;1;X12Y11/A3;X12Y11/A3/E251;1;X19Y11/W830;X19Y11/W830/Q5;1;X11Y11/E250;X11Y11/E250/W838;1;X12Y11/A1;X12Y11/A1/E251;1;X11Y11/N250;X11Y11/N250/W838;1;X15Y13/B7;X15Y13/B7/S252;1;X16Y12/A3;X16Y12/A3/S251;1;X11Y10/E250;X11Y10/E250/N251;1;X15Y13/B4;X15Y13/B4/S252;1;X21Y5/C2;X21Y5/C2/N262;1;X19Y7/E260;X19Y7/E260/N834;1;X21Y7/N260;X21Y7/N260/E262;1;X21Y5/C3;X21Y5/C3/N262;1;X20Y11/A3;X20Y11/A3/E111;1;X19Y7/E250;X19Y7/E250/N834;1;X20Y13/A6;X20Y13/A6/E251;1;X20Y11/A2;X20Y11/A2/E111;1;X19Y4/W200;X19Y4/W200/S101;1;X16Y4/B3;X16Y4/B3/W211;1;X19Y3/E830;X19Y3/E830/N838;1;X23Y3/S250;X23Y3/S250/E834;1;X23Y4/B6;X23Y4/B6/S251;1;X23Y4/B0;X23Y4/B0/E212;1;X19Y11/N830;X19Y11/N830/Q5;1;X19Y3/S100;X19Y3/S100/N838;1;X19Y4/E200;X19Y4/E200/S101;1;X21Y4/E210;X21Y4/E210/E202;1;X23Y4/B1;X23Y4/B1/E212;1;X19Y11/W100;X19Y11/W100/Q5;1;X19Y11/Q5;;1;X14Y3/S210;X14Y3/S210/N818;1;X20Y6/C1;X20Y6/C1/N261;1;X18Y11/W810;X18Y11/W810/W111;1;X14Y11/N810;X14Y11/N810/W814;1;X16Y4/B0;X16Y4/B0/W211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b p_out"
          }
        },
        "b_out[8]": {
          "hide_name": 0,
          "bits": [ 8013 ] ,
          "attributes": {
            "ROUTING": "X18Y14/N810;X18Y14/N810/N222;1;X18Y6/N220;X18Y6/N220/N818;1;X18Y4/X07;X18Y4/X07/N222;1;X18Y4/D6;X18Y4/D6/X07;1;X17Y16/A2;X17Y16/A2/X02;1;X17Y16/B7;X17Y16/B7/W231;1;X16Y16/X05;X16Y16/X05/W201;1;X16Y16/A2;X16Y16/A2/X05;1;X15Y14/A2;X15Y14/A2/N272;1;X22Y10/E210;X22Y10/E210/S212;1;X24Y10/B4;X24Y10/B4/E212;1;X21Y16/C0;X21Y16/C0/E262;1;X19Y12/N220;X19Y12/N220/E221;1;X19Y11/X07;X19Y11/X07/N221;1;X19Y11/D5;X19Y11/D5/X07;1;X18Y16/W230;X18Y16/W230/W100;1;X10Y13/A3;X10Y13/A3/X02;1;X19Y16/X01;X19Y16/X01/E221;1;X19Y16/A6;X19Y16/A6/X01;1;X19Y15/B5;X19Y15/B5/X01;1;X18Y8/N820;X18Y8/N820/N818;1;X18Y4/W820;X18Y4/W820/N824;1;X14Y4/N270;X14Y4/N270/W824;1;X14Y3/B4;X14Y3/B4/N271;1;X19Y16/N260;X19Y16/N260/E121;1;X19Y15/C0;X19Y15/C0/N261;1;X16Y16/X01;X16Y16/X01/W201;1;X16Y16/A6;X16Y16/A6/X01;1;X15Y15/B7;X15Y15/B7/N271;1;X14Y5/B7;X14Y5/B7/N101;1;X15Y7/B0;X15Y7/B0/N211;1;X15Y7/B1;X15Y7/B1/N211;1;X15Y14/B4;X15Y14/B4/N272;1;X11Y13/B0;X11Y13/B0/N211;1;X22Y8/S210;X22Y8/S210/N818;1;X17Y16/X02;X17Y16/X02/W231;1;X21Y3/D1;X21Y3/D1/E221;1;X22Y2/D0;X22Y2/D0/N222;1;X19Y15/X01;X19Y15/X01/N221;1;X19Y15/B3;X19Y15/B3/X01;1;X18Y15/B7;X18Y15/B7/X07;1;X22Y2/D1;X22Y2/D1/N222;1;X17Y16/A6;X17Y16/A6/W200;1;X19Y16/X05;X19Y16/X05/E221;1;X19Y16/A2;X19Y16/A2/X05;1;X21Y3/D0;X21Y3/D0/E221;1;X10Y16/E100;X10Y16/E100/W818;1;X11Y16/N200;X11Y16/N200/E101;1;X11Y14/N210;X11Y14/N210/N202;1;X11Y13/B1;X11Y13/B1/N211;1;X15Y14/X03;X15Y14/X03/N202;1;X15Y14/A6;X15Y14/A6/X03;1;X19Y16/N220;X19Y16/N220/E121;1;X19Y15/E220;X19Y15/E220/N221;1;X21Y15/N220;X21Y15/N220/E222;1;X21Y13/D2;X21Y13/D2/N222;1;X10Y13/X02;X10Y13/X02/N231;1;X10Y16/N220;X10Y16/N220/W818;1;X10Y14/N230;X10Y14/N230/N222;1;X10Y13/A7;X10Y13/A7/N231;1;X15Y14/B7;X15Y14/B7/N272;1;X16Y16/B4;X16Y16/B4/W232;1;X18Y16/X01;X18Y16/X01/Q2;1;X18Y16/B3;X18Y16/B3/X01;1;X17Y16/B4;X17Y16/B4/N240;1;X19Y15/A7;X19Y15/A7/X01;1;X17Y16/N240;X17Y16/N240/W101;1;X19Y16/B7;X19Y16/B7/X05;1;X19Y16/C1;X19Y16/C1/E121;1;X12Y6/A1;X12Y6/A1/X02;1;X19Y15/C1;X19Y15/C1/N261;1;X17Y16/C5;X17Y16/C5/W101;1;X17Y16/C3;X17Y16/C3/W101;1;X18Y15/X07;X18Y15/X07/N221;1;X18Y15/D5;X18Y15/D5/X07;1;X18Y15/D0;X18Y15/D0/N221;1;X18Y15/D3;X18Y15/D3/N221;1;X17Y16/C1;X17Y16/C1/W101;1;X18Y15/D1;X18Y15/D1/N221;1;X19Y16/W820;X19Y16/W820/E121;1;X15Y16/N270;X15Y16/N270/W824;1;X14Y5/B6;X14Y5/B6/N101;1;X21Y16/C1;X21Y16/C1/E262;1;X18Y16/S220;X18Y16/S220/Q2;1;X13Y6/A1;X13Y6/A1/X02;1;X20Y16/D0;X20Y16/D0/E222;1;X20Y16/D3;X20Y16/D3/E222;1;X18Y16/E220;X18Y16/E220/Q2;1;X20Y16/D1;X20Y16/D1/E222;1;X19Y16/C0;X19Y16/C0/E121;1;X19Y16/C5;X19Y16/C5/E121;1;X19Y16/C3;X19Y16/C3/E121;1;X18Y16/EW20;X18Y16/EW20/Q2;1;X16Y14/X01;X16Y14/X01/W222;1;X16Y14/B5;X16Y14/B5/X01;1;X14Y5/B0;X14Y5/B0/N231;1;X14Y5/B1;X14Y5/B1/N231;1;X23Y5/D2;X23Y5/D2/E201;1;X19Y16/B4;X19Y16/B4/X01;1;X15Y15/B3;X15Y15/B3/E211;1;X19Y16/E260;X19Y16/E260/E121;1;X26Y8/N220;X26Y8/N220/E818;1;X18Y8/E810;X18Y8/E810/N818;1;X26Y6/W220;X26Y6/W220/N222;1;X24Y6/D5;X24Y6/D5/W222;1;X15Y8/N210;X15Y8/N210/W211;1;X16Y8/W210;X16Y8/W210/W212;1;X12Y6/A0;X12Y6/A0/X02;1;X15Y14/C1;X15Y14/C1/N242;1;X17Y16/W240;X17Y16/W240/W101;1;X15Y14/C5;X15Y14/C5/N202;1;X17Y16/W200;X17Y16/W200/W101;1;X15Y16/N200;X15Y16/N200/W202;1;X20Y16/D4;X20Y16/D4/E222;1;X18Y8/W210;X18Y8/W210/N818;1;X24Y7/N240;X24Y7/N240/E242;1;X24Y5/D4;X24Y5/D4/N242;1;X22Y12/E220;X22Y12/E220/N814;1;X23Y12/D1;X23Y12/D1/E221;1;X22Y12/D0;X22Y12/D0/E222;1;X18Y12/E220;X18Y12/E220/N814;1;X20Y12/E220;X20Y12/E220/E222;1;X22Y12/D1;X22Y12/D1/E222;1;X15Y16/N240;X15Y16/N240/W242;1;X20Y16/D5;X20Y16/D5/E222;1;X16Y16/B7;X16Y16/B7/W232;1;X24Y7/D0;X24Y7/D0/E202;1;X15Y15/B5;X15Y15/B5/E211;1;X14Y15/E210;X14Y15/E210/N211;1;X15Y15/B1;X15Y15/B1/E211;1;X22Y16/N220;X22Y16/N220/E814;1;X22Y14/N220;X22Y14/N220/N222;1;X22Y13/D2;X22Y13/D2/N221;1;X18Y16/W100;X18Y16/W100/Q2;1;X15Y14/C3;X15Y14/C3/N242;1;X22Y16/N810;X22Y16/N810/E814;1;X24Y7/D1;X24Y7/D1/E202;1;X14Y6/N230;X14Y6/N230/N222;1;X18Y16/E810;X18Y16/E810/Q2;1;X18Y8/W810;X18Y8/W810/N818;1;X16Y16/C1;X16Y16/C1/W241;1;X10Y8/E210;X10Y8/E210/W818;1;X12Y8/N210;X12Y8/N210/E212;1;X13Y6/X02;X13Y6/X02/N232;1;X20Y16/B7;X20Y16/B7/X05;1;X20Y4/N220;X20Y4/N220/E222;1;X18Y17/X07;X18Y17/X07/S221;1;X18Y17/A3;X18Y17/A3/X07;1;X14Y14/N810;X14Y14/N810/N212;1;X14Y6/N100;X14Y6/N100/N818;1;X20Y3/E220;X20Y3/E220/N221;1;X18Y4/E220;X18Y4/E220/N814;1;X14Y16/N210;X14Y16/N210/W814;1;X20Y16/X05;X20Y16/X05/E222;1;X17Y16/C0;X17Y16/C0/W101;1;X15Y14/C0;X15Y14/C0/N242;1;X13Y6/A0;X13Y6/A0/X02;1;X17Y16/N800;X17Y16/N800/W101;1;X18Y16/N220;X18Y16/N220/Q2;1;X18Y14/W220;X18Y14/W220/N222;1;X18Y15/D4;X18Y15/D4/X07;1;X14Y8/N220;X14Y8/N220/W814;1;X22Y8/N100;X22Y8/N100/N818;1;X22Y3/D0;X22Y3/D0/N221;1;X18Y16/N810;X18Y16/N810/Q2;1;X18Y8/N810;X18Y8/N810/N818;1;X18Y4/E810;X18Y4/E810/N814;1;X22Y4/N220;X22Y4/N220/E814;1;X22Y3/D1;X22Y3/D1/N221;1;X18Y16/W810;X18Y16/W810/Q2;1;X10Y16/N810;X10Y16/N810/W818;1;X10Y8/S130;X10Y8/S130/N818;1;X10Y8/B2;X10Y8/B2/S130;1;X16Y16/C5;X16Y16/C5/W241;1;X16Y16/C3;X16Y16/C3/W241;1;X22Y5/E200;X22Y5/E200/N202;1;X16Y16/C0;X16Y16/C0/W241;1;X12Y6/X02;X12Y6/X02/N212;1;X22Y7/N200;X22Y7/N200/N101;1;X18Y16/Q2;;1;X21Y12/D4;X21Y12/D4/E221;1;X13Y8/N230;X13Y8/N230/W804;1;X22Y7/E200;X22Y7/E200/N101;1;X23Y12/D0;X23Y12/D0/E221;1;X22Y7/E240;X22Y7/E240/N101;1;X17Y8/W800;X17Y8/W800/N808;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b p_out"
          }
        },
        "b_out[9]": {
          "hide_name": 0,
          "bits": [ 8000 ] ,
          "attributes": {
            "ROUTING": "X19Y16/A7;X19Y16/A7/E251;1;X18Y17/B0;X18Y17/B0/S111;1;X19Y12/E210;X19Y12/E210/N814;1;X21Y12/E210;X21Y12/E210/E212;1;X23Y12/B7;X23Y12/B7/E212;1;X18Y15/C2;X18Y15/C2/N121;1;X16Y17/B1;X16Y17/B1/X04;1;X18Y4/W800;X18Y4/W800/N804;1;X14Y4/N230;X14Y4/N230/W804;1;X14Y3/A7;X14Y3/A7/N231;1;X16Y17/B2;X16Y17/B2/X04;1;X18Y16/X08;X18Y16/X08/Q5;1;X18Y16/D2;X18Y16/D2/X08;1;X18Y16/W250;X18Y16/W250/Q5;1;X16Y16/A7;X16Y16/A7/W252;1;X15Y14/A7;X15Y14/A7/N212;1;X22Y2/C0;X22Y2/C0/N262;1;X19Y15/B1;X19Y15/B1/N211;1;X21Y3/B0;X21Y3/B0/E232;1;X21Y3/B1;X21Y3/B1/E232;1;X26Y12/W250;X26Y12/W250/N834;1;X25Y12/N250;X25Y12/N250/W251;1;X25Y11/B4;X25Y11/B4/N251;1;X19Y16/N210;X19Y16/N210/E111;1;X19Y15/B0;X19Y15/B0/N211;1;X22Y2/C1;X22Y2/C1/N262;1;X14Y16/N250;X14Y16/N250/W834;1;X14Y15/W250;X14Y15/W250/N251;1;X13Y15/A3;X13Y15/A3/W251;1;X15Y7/A0;X15Y7/A0/W251;1;X24Y7/C1;X24Y7/C1/W242;1;X23Y8/N100;X23Y8/N100/N818;1;X23Y7/N240;X23Y7/N240/N101;1;X23Y5/C2;X23Y5/C2/N242;1;X24Y7/N220;X24Y7/N220/W222;1;X24Y5/C4;X24Y5/C4/N222;1;X18Y14/W250;X18Y14/W250/N252;1;X16Y14/A5;X16Y14/A5/W252;1;X16Y17/X04;X16Y17/X04/W252;1;X16Y17/B3;X16Y17/B3/X04;1;X17Y17/B5;X17Y17/B5/S251;1;X18Y8/N800;X18Y8/N800/N838;1;X18Y16/N130;X18Y16/N130/Q5;1;X18Y16/A3;X18Y16/A3/N130;1;X17Y17/B6;X17Y17/B6/S251;1;X18Y17/B1;X18Y17/B1/S111;1;X17Y16/S210;X17Y16/S210/W111;1;X17Y16/A7;X17Y16/A7/S210;1;X18Y15/E820;X18Y15/E820/N121;1;X22Y15/N240;X22Y15/N240/E824;1;X22Y13/C2;X22Y13/C2/N242;1;X22Y12/C1;X22Y12/C1/E262;1;X21Y16/B1;X21Y16/B1/E232;1;X20Y15/N260;X20Y15/N260/E262;1;X20Y13/E260;X20Y13/E260/N262;1;X21Y13/C2;X21Y13/C2/E261;1;X18Y15/C4;X18Y15/C4/N111;1;X18Y16/SN10;X18Y16/SN10/Q5;1;X18Y15/C5;X18Y15/C5/N111;1;X18Y15/C0;X18Y15/C0/N121;1;X18Y15/C3;X18Y15/C3/N121;1;X18Y16/SN20;X18Y16/SN20/Q5;1;X18Y15/C1;X18Y15/C1/N121;1;X17Y16/B5;X17Y16/B5/W111;1;X19Y16/B3;X19Y16/B3/E131;1;X17Y17/B7;X17Y17/B7/S251;1;X18Y16/E130;X18Y16/E130/Q5;1;X17Y16/S250;X17Y16/S250/W111;1;X17Y17/B1;X17Y17/B1/S211;1;X18Y15/E250;X18Y15/E250/N111;1;X17Y17/B0;X17Y17/B0/S211;1;X15Y16/N210;X15Y16/N210/W212;1;X19Y15/A5;X19Y15/A5/E251;1;X17Y17/B3;X17Y17/B3/S211;1;X15Y14/B5;X15Y14/B5/W212;1;X19Y16/B1;X19Y16/B1/E131;1;X16Y17/B0;X16Y17/B0/X04;1;X18Y6/N250;X18Y6/N250/N838;1;X18Y4/B6;X18Y4/B6/N252;1;X18Y14/N830;X18Y14/N830/N252;1;X14Y5/A6;X14Y5/A6/N232;1;X18Y16/N250;X18Y16/N250/Q5;1;X21Y16/B0;X21Y16/B0/E232;1;X18Y17/W250;X18Y17/W250/S111;1;X15Y14/B1;X15Y14/B1/N212;1;X17Y16/B1;X17Y16/B1/W111;1;X21Y12/C4;X21Y12/C4/W261;1;X15Y14/B0;X15Y14/B0/N212;1;X19Y16/N810;X19Y16/N810/E111;1;X16Y16/B0;X16Y16/B0/W211;1;X26Y7/W220;X26Y7/W220/E818;1;X16Y16/B1;X16Y16/B1/W211;1;X20Y16/C3;X20Y16/C3/X04;1;X19Y3/E230;X19Y3/E230/N804;1;X15Y14/B3;X15Y14/B3/W212;1;X20Y16/C4;X20Y16/C4/X08;1;X22Y12/W260;X22Y12/W260/N834;1;X17Y16/W210;X17Y16/W210/W111;1;X22Y16/N830;X22Y16/N830/E834;1;X19Y16/B5;X19Y16/B5/E131;1;X18Y16/EW10;X18Y16/EW10/Q5;1;X19Y16/E230;X19Y16/E230/E131;1;X22Y12/C0;X22Y12/C0/E262;1;X18Y16/E830;X18Y16/E830/Q5;1;X17Y16/B0;X17Y16/B0/W111;1;X18Y12/E260;X18Y12/E260/N834;1;X17Y14/W210;X17Y14/W210/N212;1;X15Y7/A1;X15Y7/A1/W251;1;X18Y7/W240;X18Y7/W240/N828;1;X16Y7/W250;X16Y7/W250/W242;1;X24Y7/C0;X24Y7/C0/W242;1;X19Y16/B0;X19Y16/B0/E131;1;X19Y7/N800;X19Y7/N800/N101;1;X19Y8/N100;X19Y8/N100/N818;1;X14Y7/N230;X14Y7/N230/N131;1;X16Y16/B5;X16Y16/B5/W211;1;X20Y16/C0;X20Y16/C0/X04;1;X17Y16/N210;X17Y16/N210/W111;1;X18Y16/E250;X18Y16/E250/Q5;1;X18Y15/E260;X18Y15/E260/N121;1;X20Y16/X08;X20Y16/X08/E252;1;X20Y12/E260;X20Y12/E260/E262;1;X14Y5/A7;X14Y5/A7/N232;1;X17Y16/B3;X17Y16/B3/W111;1;X26Y16/N830;X26Y16/N830/E838;1;X20Y16/C1;X20Y16/C1/X04;1;X16Y16/B3;X16Y16/B3/W211;1;X20Y16/X04;X20Y16/X04/E252;1;X23Y16/N810;X23Y16/N810/E814;1;X14Y7/N270;X14Y7/N270/N131;1;X14Y5/A1;X14Y5/A1/N272;1;X19Y16/E810;X19Y16/E810/E111;1;X18Y8/E830;X18Y8/E830/N838;1;X22Y8/N260;X22Y8/N260/E834;1;X22Y6/E260;X22Y6/E260/N262;1;X24Y6/C5;X24Y6/C5/E262;1;X18Y8/N830;X18Y8/N830/N838;1;X20Y16/C2;X20Y16/C2/X04;1;X18Y4/E830;X18Y4/E830/N834;1;X22Y4/N260;X22Y4/N260/E834;1;X19Y15/A4;X19Y15/A4/E251;1;X18Y16/W830;X18Y16/W830/Q5;1;X10Y16/N830;X10Y16/N830/W838;1;X10Y8/N130;X10Y8/N130/N838;1;X10Y8/A2;X10Y8/A2/N130;1;X26Y7/W240;X26Y7/W240/E828;1;X18Y7/E820;X18Y7/E820/N828;1;X14Y5/A0;X14Y5/A0/N272;1;X14Y8/N130;X14Y8/N130/N838;1;X20Y16/C5;X20Y16/C5/X08;1;X14Y16/N830;X14Y16/N830/W834;1;X18Y16/Q5;;1;X18Y16/N830;X18Y16/N830/Q5;1;X22Y3/C0;X22Y3/C0/N261;1;X18Y15/N820;X18Y15/N820/N121;1;X18Y15/N810;X18Y15/N810/N111;1;X18Y7/E810;X18Y7/E810/N818;1;X22Y3/C1;X22Y3/C1/N261;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b p_out"
          }
        },
        "b_out[10]": {
          "hide_name": 0,
          "bits": [ 7981 ] ,
          "attributes": {
            "ROUTING": "X19Y15/A1;X19Y15/A1/X03;1;X25Y11/B0;X25Y11/B0/W231;1;X15Y3/A6;X15Y3/A6/W271;1;X15Y3/A3;X15Y3/A3/W271;1;X22Y2/S100;X22Y2/S100/N828;1;X22Y3/A7;X22Y3/A7/S101;1;X16Y16/A4;X16Y16/A4/X07;1;X16Y17/A0;X16Y17/A0/W272;1;X16Y16/A0;X16Y16/A0/W271;1;X16Y16/A1;X16Y16/A1/W271;1;X15Y14/A4;X15Y14/A4/N232;1;X20Y3/A3;X20Y3/A3/E272;1;X14Y5/N250;X14Y5/N250/N252;1;X14Y3/A0;X14Y3/A0/N252;1;X19Y15/X03;X19Y15/X03/E241;1;X19Y15/A0;X19Y15/A0/X03;1;X25Y11/B1;X25Y11/B1/W231;1;X18Y5/N270;X18Y5/N270/N828;1;X10Y16/E130;X10Y16/E130/W828;1;X11Y16/N270;X11Y16/N270/E131;1;X11Y14/N270;X11Y14/N270/N272;1;X11Y13/A0;X11Y13/A0/N271;1;X17Y17/A4;X17Y17/A4/W271;1;X18Y15/N240;X18Y15/N240/N101;1;X18Y13/N820;X18Y13/N820/N242;1;X22Y8/B4;X22Y8/B4/N240;1;X16Y17/A1;X16Y17/A1/W272;1;X22Y7/N270;X22Y7/N270/N131;1;X22Y5/E270;X22Y5/E270/N272;1;X23Y5/A6;X23Y5/A6/E271;1;X18Y7/W830;X18Y7/W830/N131;1;X14Y7/N250;X14Y7/N250/W834;1;X15Y16/N230;X15Y16/N230/W232;1;X15Y15/A7;X15Y15/A7/W251;1;X19Y15/A3;X19Y15/A3/X05;1;X18Y15/X03;X18Y15/X03/N241;1;X18Y15/B2;X18Y15/B2/X03;1;X18Y17/W270;X18Y17/W270/S131;1;X16Y17/A3;X16Y17/A3/W272;1;X18Y3/E270;X18Y3/E270/N272;1;X22Y7/E230;X22Y7/E230/N131;1;X24Y7/N230;X24Y7/N230/E232;1;X24Y5/A7;X24Y5/A7/N232;1;X22Y10/N820;X22Y10/N820/N272;1;X14Y3/A1;X14Y3/A1/N252;1;X16Y17/A2;X16Y17/A2/W272;1;X19Y15/A2;X19Y15/A2/X05;1;X22Y16/N270;X22Y16/N270/E824;1;X22Y15/W270;X22Y15/W270/N271;1;X21Y15/N270;X21Y15/N270/W271;1;X21Y13/B6;X21Y13/B6/N272;1;X18Y15/B1;X18Y15/B1/X05;1;X18Y15/X05;X18Y15/X05/N241;1;X26Y15/N800;X26Y15/N800/E808;1;X26Y11/W230;X26Y11/W230/N804;1;X19Y16/A4;X19Y16/A4/X07;1;X18Y17/A0;X18Y17/A0/S131;1;X20Y16/B4;X20Y16/B4/X03;1;X20Y16/B5;X20Y16/B5/X03;1;X14Y4/S100;X14Y4/S100/N828;1;X14Y5/A5;X14Y5/A5/S101;1;X20Y16/E250;X20Y16/E250/E242;1;X21Y16/A0;X21Y16/A0/E251;1;X18Y12/E820;X18Y12/E820/N824;1;X26Y12/W270;X26Y12/W270/E828;1;X24Y12/X08;X24Y12/X08/W272;1;X24Y12/B4;X24Y12/B4/X08;1;X18Y16/B1;X18Y16/B1/S240;1;X19Y16/A5;X19Y16/A5/X07;1;X19Y16/A0;X19Y16/A0/X03;1;X19Y16/X07;X19Y16/X07/E241;1;X19Y16/A3;X19Y16/A3/X07;1;X19Y16/X03;X19Y16/X03/E241;1;X19Y16/A1;X19Y16/A1/X03;1;X18Y16/D5;X18Y16/D5/S100;1;X18Y17/A1;X18Y17/A1/S131;1;X22Y8/N240;X22Y8/N240/E824;1;X21Y16/A1;X21Y16/A1/E251;1;X15Y14/A5;X15Y14/A5/E271;1;X16Y3/W270;X16Y3/W270/W262;1;X17Y16/A4;X17Y16/A4/W131;1;X17Y17/A7;X17Y17/A7/W271;1;X17Y17/A0;X17Y17/A0/W271;1;X14Y14/E270;X14Y14/E270/N272;1;X17Y16/A5;X17Y16/A5/W131;1;X17Y17/A1;X17Y17/A1/W271;1;X17Y17/A5;X17Y17/A5/W271;1;X17Y17/A3;X17Y17/A3/W271;1;X17Y16/W270;X17Y16/W270/W131;1;X20Y16/B3;X20Y16/B3/X03;1;X20Y16/B1;X20Y16/B1/X07;1;X22Y13/B1;X22Y13/B1/N232;1;X17Y16/A0;X17Y16/A0/W131;1;X18Y16/W130;X18Y16/W130/Q4;1;X15Y14/A1;X15Y14/A1/N252;1;X16Y16/A3;X16Y16/A3/X07;1;X11Y13/A1;X11Y13/A1/N271;1;X24Y12/S240;X24Y12/S240/E242;1;X24Y11/B0;X24Y11/B0/E232;1;X18Y16/N100;X18Y16/N100/Q4;1;X15Y15/A1;X15Y15/A1/W251;1;X18Y15/B3;X18Y15/B3/W240;1;X10Y11/A3;X10Y11/A3/N271;1;X10Y11/A1;X10Y11/A1/N271;1;X20Y16/X03;X20Y16/X03/E242;1;X17Y16/A1;X17Y16/A1/W131;1;X15Y16/N250;X15Y16/N250/W251;1;X18Y15/E240;X18Y15/E240/N101;1;X16Y15/W250;X16Y15/W250/W242;1;X16Y16/A5;X16Y16/A5/X07;1;X18Y15/W240;X18Y15/W240/N101;1;X16Y16/W250;X16Y16/W250/W242;1;X20Y16/B2;X20Y16/B2/X03;1;X22Y13/B0;X22Y13/B0/N232;1;X18Y15/B4;X18Y15/B4/N101;1;X14Y12/N820;X14Y12/N820/W824;1;X15Y15/A3;X15Y15/A3/W251;1;X15Y15/A5;X15Y15/A5/W251;1;X18Y16/W240;X18Y16/W240/Q4;1;X18Y16/S130;X18Y16/S130/Q4;1;X18Y7/N830;X18Y7/N830/N131;1;X24Y7/B2;X24Y7/B2/E232;1;X24Y12/B0;X24Y12/B0/S240;1;X19Y15/X05;X19Y15/X05/E201;1;X17Y16/A3;X17Y16/A3/W131;1;X18Y16/B0;X18Y16/B0/S240;1;X18Y16/S240;X18Y16/S240/Q4;1;X22Y16/N240;X22Y16/N240/E824;1;X22Y14/N250;X22Y14/N250/N242;1;X22Y12/B7;X22Y12/B7/N252;1;X23Y12/C0;X23Y12/C0/E241;1;X22Y12/E240;X22Y12/E240/N824;1;X23Y12/C1;X23Y12/C1/E241;1;X18Y16/S100;X18Y16/S100/Q4;1;X18Y15/E800;X18Y15/E800/N101;1;X22Y15/N800;X22Y15/N800/E804;1;X22Y11/E230;X22Y11/E230/N804;1;X10Y11/A7;X10Y11/A7/X06;1;X10Y12/A3;X10Y12/A3/N272;1;X18Y16/W820;X18Y16/W820/Q4;1;X10Y16/N270;X10Y16/N270/W828;1;X10Y14/N270;X10Y14/N270/N272;1;X10Y12/A1;X10Y12/A1/N272;1;X14Y16/N270;X14Y16/N270/W824;1;X18Y12/W820;X18Y12/W820/N824;1;X17Y17/A6;X17Y17/A6/W271;1;X10Y11/X06;X10Y11/X06/N271;1;X10Y11/A5;X10Y11/A5/X06;1;X18Y15/B5;X18Y15/B5/N101;1;X18Y15/B0;X18Y15/B0/X05;1;X15Y14/A3;X15Y14/A3/N252;1;X10Y12/N270;X10Y12/N270/W828;1;X18Y16/N240;X18Y16/N240/Q4;1;X22Y8/E270;X22Y8/E270/N828;1;X20Y16/B0;X20Y16/B0/X07;1;X15Y14/A0;X15Y14/A0/N252;1;X18Y16/E240;X18Y16/E240/Q4;1;X16Y16/X07;X16Y16/X07/W242;1;X24Y8/B0;X24Y8/B0/X07;1;X18Y16/N820;X18Y16/N820/Q4;1;X18Y8/E820;X18Y8/E820/N828;1;X26Y8/W240;X26Y8/W240/E828;1;X24Y8/X07;X24Y8/X07/W242;1;X24Y8/B1;X24Y8/B1/X07;1;X20Y16/X07;X20Y16/X07/E242;1;X18Y16/E820;X18Y16/E820/Q4;1;X22Y16/N820;X22Y16/N820/E824;1;X22Y8/N130;X22Y8/N130/N828;1;X22Y12/N270;X22Y12/N270/E824;1;X18Y8/N130;X18Y8/N130/N828;1;X18Y3/W260;X18Y3/W260/N834;1;X18Y16/Q4;;1;X24Y11/B1;X24Y11/B1/E232;1;X18Y15/E200;X18Y15/E200/N101;1;X23Y8/X08;X23Y8/X08/E271;1;X23Y8/B7;X23Y8/B7/X08;1;X17Y16/W230;X17Y16/W230/W131;1;X22Y15/N230;X22Y15/N230/E804;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b p_out"
          }
        },
        "b_out[11]": {
          "hide_name": 0,
          "bits": [ 7976 ] ,
          "attributes": {
            "ROUTING": "X20Y15/N130;X20Y15/N130/Q5;1;X20Y14/N230;X20Y14/N230/N131;1;X20Y12/E230;X20Y12/E230/N232;1;X21Y12/B7;X21Y12/B7/E231;1;X24Y13/B7;X24Y13/B7/N252;1;X20Y7/E830;X20Y7/E830/N838;1;X24Y7/N260;X24Y7/N260/E834;1;X24Y5/N270;X24Y5/N270/N262;1;X24Y4/B6;X24Y4/B6/N271;1;X21Y3/X06;X21Y3/X06/E231;1;X21Y3/A5;X21Y3/A5/X06;1;X24Y6/A4;X24Y6/A4/S200;1;X20Y15/EW20;X20Y15/EW20/Q5;1;X19Y15/N820;X19Y15/N820/W121;1;X19Y7/W270;X19Y7/W270/N828;1;X17Y7/N270;X17Y7/N270/W272;1;X17Y5/B4;X17Y5/B4/N272;1;X24Y7/B5;X24Y7/B5/E250;1;X20Y16/A2;X20Y16/A2/S131;1;X20Y3/E230;X20Y3/E230/N804;1;X21Y3/B4;X21Y3/B4/E231;1;X20Y15/N830;X20Y15/N830/Q5;1;X20Y16/W220;X20Y16/W220/S121;1;X18Y15/A7;X18Y15/A7/W252;1;X20Y15/N100;X20Y15/N100/Q5;1;X20Y16/A4;X20Y16/A4/S101;1;X20Y16/A3;X20Y16/A3/S131;1;X20Y15/S100;X20Y15/S100/Q5;1;X20Y16/A5;X20Y16/A5/S101;1;X20Y16/A0;X20Y16/A0/S131;1;X20Y15/S130;X20Y15/S130/Q5;1;X20Y16/A1;X20Y16/A1/S131;1;X18Y15/A4;X18Y15/A4/W252;1;X18Y15/A3;X18Y15/A3/W252;1;X18Y15/A5;X18Y15/A5/W252;1;X18Y15/A0;X18Y15/A0/W252;1;X18Y15/A1;X18Y15/A1/W252;1;X20Y15/E130;X20Y15/E130/Q5;1;X18Y3/B0;X18Y3/B0/W232;1;X18Y3/B1;X18Y3/B1/W232;1;X18Y15/A2;X18Y15/A2/W252;1;X18Y16/D4;X18Y16/D4/W222;1;X20Y15/W250;X20Y15/W250/Q5;1;X18Y15/N250;X18Y15/N250/W252;1;X18Y13/B7;X18Y13/B7/N252;1;X24Y15/N260;X24Y15/N260/E834;1;X24Y13/D4;X24Y13/D4/N262;1;X20Y14/N800;X20Y14/N800/N101;1;X20Y6/E800;X20Y6/E800/N808;1;X24Y6/S200;X24Y6/S200/E804;1;X20Y15/SN20;X20Y15/SN20/Q5;1;X18Y4/B1;X18Y4/B1/N212;1;X20Y15/A0;X20Y15/A0/N100;1;X23Y5/B0;X23Y5/B0/N232;1;X24Y7/E250;X24Y7/E250/N838;1;X18Y16/B6;X18Y16/B6/W212;1;X20Y3/W230;X20Y3/W230/N804;1;X18Y6/N210;X18Y6/N210/W212;1;X23Y7/N230;X23Y7/N230/E232;1;X20Y15/E100;X20Y15/E100/Q5;1;X21Y15/N800;X21Y15/N800/E101;1;X21Y7/E230;X21Y7/E230/N808;1;X20Y16/A7;X20Y16/A7/S101;1;X17Y6/B4;X17Y6/B4/N271;1;X23Y5/B1;X23Y5/B1/N232;1;X18Y15/A6;X18Y15/A6/W252;1;X21Y11/W800;X21Y11/W800/N804;1;X17Y11/N230;X17Y11/N230/W804;1;X24Y13/N250;X24Y13/N250/N252;1;X24Y12/B7;X24Y12/B7/N251;1;X17Y10/A7;X17Y10/A7/N231;1;X24Y15/N250;X24Y15/N250/E834;1;X20Y16/W210;X20Y16/W210/S111;1;X20Y15/SN10;X20Y15/SN10/Q5;1;X20Y6/W210;X20Y6/W210/N818;1;X20Y14/N810;X20Y14/N810/N111;1;X20Y14/E210;X20Y14/E210/N111;1;X21Y14/B4;X21Y14/B4/E211;1;X21Y15/N230;X21Y15/N230/E131;1;X20Y7/N800;X20Y7/N800/N838;1;X21Y14/A5;X21Y14/A5/N231;1;X18Y4/B0;X18Y4/B0/N212;1;X24Y4/B0;X24Y4/B0/N232;1;X20Y15/Q5;;1;X20Y15/E830;X20Y15/E830/Q5;1;X24Y15/N830;X24Y15/N830/E834;1;X24Y7/N130;X24Y7/N130/N838;1;X24Y6/N230;X24Y6/N230/N131;1;X24Y4/B1;X24Y4/B1/N232;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b p_out"
          }
        },
        "b_out[12]": {
          "hide_name": 0,
          "bits": [ 7970 ] ,
          "attributes": {
            "SEG_WIRES_TO_ISOLATE": "X25Y0/LT13;",
            "ROUTING": "X20Y11/Q5;;5;X20Y15/X04;X20Y15/X04/S252;5;X20Y15/D5;X20Y15/D5/X04;5;X20Y11/S130;X20Y11/S130/Q5;5;X20Y12/S830;X20Y12/S830/S131;5;X20Y16/W250;X20Y16/W250/S834;5;X18Y16/A6;X18Y16/A6/W252;5;X20Y13/W250;X20Y13/W250/S252;5;X18Y13/A7;X18Y13/A7/W252;5;X23Y5/A5;X23Y5/A5/E251;5;X20Y3/E250;X20Y3/E250/N838;5;X21Y3/A4;X21Y3/A4/E251;5;X20Y11/S830;X20Y11/S830/Q5;5;X20Y15/E250;X20Y15/E250/S834;5;X22Y15/N250;X22Y15/N250/E252;5;X22Y14/A3;X22Y14/A3/N251;5;X21Y12/A7;X21Y12/A7/S211;5;X21Y11/E800;X21Y11/E800/E101;5;X25Y11/S800;X25Y11/S800/E804;5;X25Y19/N100;X25Y19/N100/S808;5;X25Y18/B7;X25Y18/B7/N101;5;X20Y13/S200;X20Y13/S200/S252;5;X20Y15/X01;X20Y15/X01/S202;5;X20Y15/A6;X20Y15/A6/X01;5;X23Y5/A0;X23Y5/A0/E251;5;X20Y7/E250;X20Y7/E250/N834;5;X22Y7/N250;X22Y7/N250/E252;5;X22Y5/E250;X22Y5/E250/N252;5;X23Y5/A1;X23Y5/A1/E251;5;X17Y5/A4;X17Y5/A4/E251;5;X20Y7/W830;X20Y7/W830/N834;5;X16Y7/N250;X16Y7/N250/W834;5;X16Y5/E250;X16Y5/E250/N252;5;X17Y5/A5;X17Y5/A5/E251;5;X20Y14/B6;X20Y14/B6/S251;5;X20Y11/S250;X20Y11/S250/Q5;5;X20Y13/S250;X20Y13/S250/S252;5;X20Y14/B7;X20Y14/B7/S251;5;X19Y11/N810;X19Y11/N810/W111;5;X19Y7/W210;X19Y7/W210/N814;5;X17Y7/N210;X17Y7/N210/W212;5;X17Y6/A4;X17Y6/A4/N211;5;X21Y12/B0;X21Y12/B0/S211;5;X20Y11/EW10;X20Y11/EW10/Q5;5;X21Y11/S210;X21Y11/S210/E111;5;X21Y12/B1;X21Y12/B1/S211;5;X18Y4/A0;X18Y4/A0/S251;5;X18Y3/S250;X18Y3/S250/W252;5;X18Y4/A1;X18Y4/A1/S251;5;X18Y3/A0;X18Y3/A0/W252;5;X20Y11/N830;X20Y11/N830/Q5;5;X20Y3/W250;X20Y3/W250/N838;5;X18Y3/A1;X18Y3/A1/W252;5;X20Y11/E100;X20Y11/E100/Q5;5;X21Y11/S200;X21Y11/S200/E101;5;X21Y13/S210;X21Y13/S210/S202;5;X21Y14/A4;X21Y14/A4/S211;5;X25Y10/LBO1;X25Y10/LBO1/LT04;5;X25Y10/X02;X25Y10/X02/LB61;5;X25Y10/D7;X25Y10/D7/X02;5;X24Y13/X06;X24Y13/X06/LB61;5;X24Y13/C4;X24Y13/C4/X06;5;X25Y13/LBO1;X25Y13/LBO1/LT04;5;X25Y13/X01;X25Y13/X01/LB61;5;X25Y13/B5;X25Y13/B5/X01;5;X25Y11/LBO1;X25Y11/LBO1/LT04;5;X24Y11/X01;X24Y11/X01/LB61;5;X24Y11/A6;X24Y11/A6/X01;5;X25Y7/LBO1;X25Y7/LBO1/LT04;5;X24Y7/X06;X24Y7/X06/LB61;5;X24Y7/A4;X24Y7/A4/X06;5;X24Y4/A1;X24Y4/A1/X01;5;X24Y4/A0;X24Y4/A0/X01;5;X25Y0/LT13;X25Y18/LT30/B7;5;X25Y4/LBO1;X25Y4/LBO1/LT04;5;X24Y4/X01;X24Y4/X01/LB61;5;X24Y4/A6;X24Y4/A6/X01;5",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b p_out"
          }
        },
        "b_out[13]": {
          "hide_name": 0,
          "bits": [ 7954 ] ,
          "attributes": {
            "ROUTING": "X20Y13/N240;X20Y13/N240/N101;1;X20Y11/D5;X20Y11/D5/N242;1;X24Y4/A5;X24Y4/A5/E252;1;X18Y6/W250;X18Y6/W250/W242;1;X17Y6/A7;X17Y6/A7/W251;1;X20Y6/W240;X20Y6/W240/N828;1;X18Y6/N240;X18Y6/N240/W242;1;X18Y4/X03;X18Y4/X03/N242;1;X18Y4/A7;X18Y4/A7/X03;1;X25Y10/C7;X25Y10/C7/E241;1;X23Y13/A7;X23Y13/A7/N211;1;X20Y6/N130;X20Y6/N130/N828;1;X20Y5/W830;X20Y5/W830/N131;1;X16Y5/N250;X16Y5/N250/W834;1;X16Y3/A2;X16Y3/A2/N252;1;X23Y4/A5;X23Y4/A5/E251;1;X21Y12/A0;X21Y12/A0/N272;1;X21Y12/A1;X21Y12/A1/N272;1;X21Y14/E830;X21Y14/E830/E131;1;X25Y14/N250;X25Y14/N250/E834;1;X25Y12/B4;X25Y12/B4/N252;1;X18Y13/X07;X18Y13/X07/W242;1;X18Y13/A5;X18Y13/A5/X07;1;X21Y4/N210;X21Y4/N210/N212;1;X21Y3/A6;X21Y3/A6/N211;1;X20Y6/E820;X20Y6/E820/N828;1;X24Y6/S270;X24Y6/S270/E824;1;X24Y7/A3;X24Y7/A3/S271;1;X23Y6/A6;X23Y6/A6/E271;1;X17Y13/A6;X17Y13/A6/W251;1;X18Y13/W250;X18Y13/W250/W242;1;X17Y13/A5;X17Y13/A5/W251;1;X24Y10/E240;X24Y10/E240/N824;1;X20Y14/A6;X20Y14/A6/E130;1;X20Y14/A7;X20Y14/A7/E130;1;X20Y14/SN10;X20Y14/SN10/Q4;1;X24Y13/S210;X24Y13/S210/E814;1;X24Y13/A6;X24Y13/A6/S210;1;X22Y14/B5;X22Y14/B5/X03;1;X20Y14/E240;X20Y14/E240/Q4;1;X22Y14/X03;X22Y14/X03/E242;1;X22Y14/A6;X22Y14/A6/X03;1;X21Y14/N270;X21Y14/N270/E131;1;X20Y14/E130;X20Y14/E130/Q4;1;X21Y14/N810;X21Y14/N810/E111;1;X21Y6/N210;X21Y6/N210/N818;1;X19Y14/N210;X19Y14/N210/W111;1;X19Y12/N810;X19Y12/N810/N212;1;X19Y4/W210;X19Y4/W210/N818;1;X17Y4/B0;X17Y4/B0/W212;1;X20Y15/B2;X20Y15/B2/S111;1;X20Y13/W240;X20Y13/W240/N101;1;X20Y15/B3;X20Y15/B3/S111;1;X19Y14/N250;X19Y14/N250/W111;1;X19Y12/N250;X19Y12/N250/N252;1;X19Y11/B7;X19Y11/B7/N251;1;X24Y12/X06;X24Y12/X06/N272;1;X24Y12/A5;X24Y12/A5/X06;1;X24Y13/A0;X24Y13/A0/N271;1;X24Y14/N270;X24Y14/N270/E824;1;X24Y12/A3;X24Y12/A3/N272;1;X23Y12/A4;X23Y12/A4/N212;1;X20Y14/EW10;X20Y14/EW10/Q4;1;X21Y14/E210;X21Y14/E210/E111;1;X23Y14/N210;X23Y14/N210/E212;1;X23Y12/A5;X23Y12/A5/N212;1;X24Y11/A5;X24Y11/A5/N232;1;X20Y14/N100;X20Y14/N100/Q4;1;X20Y13/E800;X20Y13/E800/N101;1;X24Y13/N230;X24Y13/N230/E804;1;X24Y11/A7;X24Y11/A7/N232;1;X20Y14/N820;X20Y14/N820/Q4;1;X20Y6/E270;X20Y6/E270/N828;1;X22Y6/E270;X22Y6/E270/E272;1;X20Y14/E820;X20Y14/E820/Q4;1;X24Y14/N820;X24Y14/N820/E824;1;X24Y6/S100;X24Y6/S100/N828;1;X24Y7/A7;X24Y7/A7/S101;1;X22Y14/A0;X22Y14/A0/X03;1;X20Y6/N240;X20Y6/N240/N828;1;X20Y4/E240;X20Y4/E240/N242;1;X22Y4/E250;X22Y4/E250/E242;1;X20Y14/Q4;;1;X20Y13/E810;X20Y13/E810/N111;1;X17Y13/A7;X17Y13/A7/W251;1;X17Y13/A4;X17Y13/A4/W251;1;X24Y13/A3;X24Y13/A3/N271;1;X19Y11/B6;X19Y11/B6/N251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b p_out"
          }
        },
        "b_out[0]": {
          "hide_name": 0,
          "bits": [ 7944 ] ,
          "attributes": {
            "SEG_WIRES_TO_ISOLATE": "X8Y0/LT13;X12Y0/LT13;X16Y0/LT13;",
            "ROUTING": "X13Y12/Q1;;5;X13Y20/N210;X13Y20/N210/S818;5;X13Y18/W210;X13Y18/W210/N212;5;X12Y18/B7;X12Y18/B7/W211;5;X13Y20/W810;X13Y20/W810/S818;5;X9Y20/N210;X9Y20/N210/W814;5;X9Y18/W210;X9Y18/W210/N212;5;X8Y18/B7;X8Y18/B7/W211;5;X13Y12/S810;X13Y12/S810/Q1;5;X13Y20/E210;X13Y20/E210/S818;5;X15Y20/N210;X15Y20/N210/E212;5;X15Y18/E210;X15Y18/E210/N212;5;X16Y18/B7;X16Y18/B7/E211;5;X8Y11/LBO1;X8Y11/LBO1/LT04;5;X9Y11/X03;X9Y11/X03/LB71;5;X9Y11/A7;X9Y11/A7/X03;5;X18Y11/SEL4;X18Y11/SEL4/X05;5;X16Y11/LBO1;X16Y11/LBO1/LT04;5;X18Y11/X05;X18Y11/X05/LB71;5;X18Y11/SEL6;X18Y11/SEL6/X05;5;X18Y8/SEL4;X18Y8/SEL4/X05;5;X18Y8/SEL6;X18Y8/SEL6/X05;5;X18Y8/SEL0;X18Y8/SEL0/X05;5;X18Y8/X05;X18Y8/X05/LB71;5;X18Y8/SEL2;X18Y8/SEL2/X05;5;X14Y12/X06;X14Y12/X06/LB71;5;X14Y12/SEL6;X14Y12/SEL6/X06;5;X14Y13/X05;X14Y13/X05/LB71;5;X14Y13/C6;X14Y13/C6/X05;5;X14Y12/C0;X14Y12/C0/X02;5;X14Y12/X02;X14Y12/X02/LB71;5;X14Y12/C3;X14Y12/C3/X02;5;X16Y8/X06;X16Y8/X06/LB71;5;X16Y8/C5;X16Y8/C5/X06;5;X17Y2/C7;X17Y2/C7/X05;5;X17Y2/X01;X17Y2/X01/LB71;5;X17Y2/SEL1;X17Y2/SEL1/X01;5;X16Y2/X05;X16Y2/X05/LB71;5;X16Y2/SEL0;X16Y2/SEL0/X05;5;X15Y8/X05;X15Y8/X05/LB71;5;X15Y8/SEL0;X15Y8/SEL0/X05;5;X16Y8/LBO1;X16Y8/LBO1/LT04;5;X15Y8/X01;X15Y8/X01/LB71;5;X15Y8/C3;X15Y8/C3/X01;5;X16Y7/X05;X16Y7/X05/LB71;5;X16Y7/SEL0;X16Y7/SEL0/X05;5;X16Y7/LBO1;X16Y7/LBO1/LT04;5;X16Y7/X01;X16Y7/X01/LB71;5;X16Y7/C3;X16Y7/C3/X01;5;X16Y0/LT13;X16Y18/LT30/B7;5;X16Y2/LBO1;X16Y2/LBO1/LT04;5;X17Y2/X05;X17Y2/X05/LB71;5;X17Y2/C5;X17Y2/C5/X05;5;X9Y8/X03;X9Y8/X03/LB71;5;X9Y8/D1;X9Y8/D1/X03;5;X8Y8/LBO1;X8Y8/LBO1/LT04;5;X9Y8/X02;X9Y8/X02/LB71;5;X9Y8/C0;X9Y8/C0/X02;5;X9Y7/X03;X9Y7/X03/LB71;5;X9Y7/D3;X9Y7/D3/X03;5;X9Y7/X01;X9Y7/X01/LB71;5;X9Y7/C2;X9Y7/C2/X01;5;X9Y7/X05;X9Y7/X05/LB71;5;X9Y7/SEL0;X9Y7/SEL0/X05;5;X9Y10/A3;X9Y10/A3/X02;5;X8Y10/LBO1;X8Y10/LBO1/LT04;5;X9Y10/X02;X9Y10/X02/LB71;5;X9Y10/A2;X9Y10/A2/X02;5;X10Y7/SEL0;X10Y7/SEL0/X05;5;X8Y0/LT13;X8Y18/LT30/B7;5;X8Y7/LBO1;X8Y7/LBO1/LT04;5;X10Y7/X05;X10Y7/X05/LB71;5;X10Y7/C7;X10Y7/C7/X05;5;X11Y7/X02;X11Y7/X02/LB71;5;X11Y7/C0;X11Y7/C0/X02;5;X11Y5/X05;X11Y5/X05/LB71;5;X11Y5/C7;X11Y5/C7/X05;5;X12Y4/LBO1;X12Y4/LBO1/LT04;5;X11Y4/X05;X11Y4/X05/LB71;5;X11Y4/SEL2;X11Y4/SEL2/X05;5;X12Y5/LBO1;X12Y5/LBO1/LT04;5;X11Y5/X01;X11Y5/X01/LB71;5;X11Y5/C3;X11Y5/C3/X01;5;X12Y6/LBO1;X12Y6/LBO1/LT04;5;X12Y6/X05;X12Y6/X05/LB71;5;X12Y6/SEL4;X12Y6/SEL4/X05;5;X12Y7/C7;X12Y7/C7/X08;5;X13Y10/C6;X13Y10/C6/X05;5;X12Y7/LBO1;X12Y7/LBO1/LT04;5;X12Y7/X08;X12Y7/X08/LB71;5;X12Y7/C6;X12Y7/C6/X08;5;X13Y13/C6;X13Y13/C6/X05;5;X13Y12/X06;X13Y12/X06/LB71;5;X13Y12/C5;X13Y12/C5/X06;5;X13Y10/C5;X13Y10/C5/X05;5;X11Y11/SEL0;X11Y11/SEL0/X05;5;X11Y11/SEL2;X11Y11/SEL2/X05;5;X11Y11/SEL4;X11Y11/SEL4/X05;5;X12Y11/LBO1;X12Y11/LBO1/LT04;5;X11Y11/X05;X11Y11/X05/LB71;5;X11Y11/SEL6;X11Y11/SEL6/X05;5;X12Y13/LBO1;X12Y13/LBO1/LT04;5;X13Y13/X05;X13Y13/X05/LB71;5;X13Y13/SEL2;X13Y13/SEL2/X05;5;X12Y12/LBO1;X12Y12/LBO1/LT04;5;X13Y12/X02;X13Y12/X02/LB71;5;X13Y12/C0;X13Y12/C0/X02;5;X12Y0/LT13;X12Y18/LT30/B7;5;X12Y10/LBO1;X12Y10/LBO1/LT04;5;X13Y10/X05;X13Y10/X05/LB71;5;X13Y10/C7;X13Y10/C7/X05;5",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b p_out"
          }
        },
        "b_out[1]": {
          "hide_name": 0,
          "bits": [ 7935 ] ,
          "attributes": {
            "ROUTING": "X9Y7/C3;X9Y7/C3/N241;1;X13Y10/B3;X13Y10/B3/W111;1;X13Y10/W810;X13Y10/W810/W111;1;X9Y10/N210;X9Y10/N210/W814;1;X9Y8/N240;X9Y8/N240/N212;1;X9Y7/C0;X9Y7/C0/N241;1;X11Y4/D3;X11Y4/D3/W222;1;X14Y5/W230;X14Y5/W230/N804;1;X12Y5/W230;X12Y5/W230/W232;1;X11Y5/B5;X11Y5/B5/W231;1;X14Y2/E210;X14Y2/E210/N818;1;X16Y2/X02;X16Y2/X02/E212;1;X16Y2/C0;X16Y2/C0/X02;1;X13Y10/N210;X13Y10/N210/W111;1;X13Y8/X08;X13Y8/X08/N212;1;X13Y8/B4;X13Y8/B4/X08;1;X17Y2/B4;X17Y2/B4/E231;1;X14Y11/W230;X14Y11/W230/S131;1;X12Y11/S230;X12Y11/S230/W232;1;X12Y13/B0;X12Y13/B0/S232;1;X14Y9/N200;X14Y9/N200/N101;1;X14Y7/W200;X14Y7/W200/N202;1;X12Y7/W210;X12Y7/W210/W202;1;X11Y7/B1;X11Y7/B1/W211;1;X14Y9/N240;X14Y9/N240/N101;1;X14Y7/E240;X14Y7/E240/N242;1;X16Y7/C0;X16Y7/C0/E242;1;X14Y6/W220;X14Y6/W220/N814;1;X12Y6/D5;X12Y6/D5/W222;1;X12Y3/B2;X12Y3/B2/W232;1;X15Y8/X02;X15Y8/X02/N272;1;X15Y8/C0;X15Y8/C0/X02;1;X10Y7/W200;X10Y7/W200/N202;1;X9Y7/D1;X9Y7/D1/W201;1;X14Y10/W810;X14Y10/W810/Q2;1;X10Y10/N210;X10Y10/N210/W814;1;X10Y8/N240;X10Y8/N240/N212;1;X10Y7/C0;X10Y7/C0/N241;1;X14Y12/W220;X14Y12/W220/S222;1;X13Y12/D1;X13Y12/D1/W221;1;X16Y2/E230;X16Y2/E230/E222;1;X17Y2/SEL2;X17Y2/SEL2/E262;1;X14Y11/W240;X14Y11/W240/S101;1;X13Y11/S240;X13Y11/S240/W241;1;X13Y13/C2;X13Y13/C2/S242;1;X13Y10/S250;X13Y10/S250/W111;1;X13Y12/S200;X13Y12/S200/S252;1;X13Y13/D3;X13Y13/D3/S201;1;X14Y12/C6;X14Y12/C6/S222;1;X15Y2/E260;X15Y2/E260/N838;1;X17Y2/SEL0;X17Y2/SEL0/E262;1;X14Y10/S220;X14Y10/S220/Q2;1;X12Y6/C4;X12Y6/C4/X06;1;X14Y11/S250;X14Y11/S250/S111;1;X14Y13/B4;X14Y13/B4/S252;1;X13Y8/N810;X13Y8/N810/N212;1;X13Y4/W220;X13Y4/W220/N814;1;X13Y10/N830;X13Y10/N830/W131;1;X13Y2/S260;X13Y2/S260/N838;1;X13Y4/W260;X13Y4/W260/S262;1;X11Y4/C2;X11Y4/C2/W262;1;X15Y10/N830;X15Y10/N830/E131;1;X16Y2/E240;X16Y2/E240/E212;1;X18Y2/C3;X18Y2/C3/E242;1;X14Y10/EW10;X14Y10/EW10/Q2;1;X14Y6/W210;X14Y6/W210/N814;1;X12Y6/X06;X12Y6/X06/W212;1;X15Y10/N270;X15Y10/N270/E131;1;X15Y8/B7;X15Y8/B7/N272;1;X16Y8/E220;X16Y8/E220/N222;1;X18Y8/D6;X18Y8/D6/E222;1;X18Y8/D5;X18Y8/D5/E222;1;X14Y10/E220;X14Y10/E220/Q2;1;X15Y10/N220;X15Y10/N220/E221;1;X15Y8/D1;X15Y8/D1/N222;1;X14Y12/D7;X14Y12/D7/S241;1;X14Y10/S100;X14Y10/S100/Q2;1;X14Y11/S240;X14Y11/S240/S101;1;X13Y12/B3;X13Y12/B3/S232;1;X13Y12/B6;X13Y12/B6/S272;1;X13Y10/S270;X13Y10/S270/W131;1;X13Y12/B7;X13Y12/B7/S272;1;X16Y8/B6;X16Y8/B6/N271;1;X16Y8/B7;X16Y8/B7/N271;1;X11Y11/D6;X11Y11/D6/W221;1;X11Y11/D2;X11Y11/D2/W221;1;X11Y11/D7;X11Y11/D7/W221;1;X11Y11/D4;X11Y11/D4/W221;1;X11Y11/D5;X11Y11/D5/W221;1;X11Y11/D3;X11Y11/D3/W221;1;X11Y11/D0;X11Y11/D0/W221;1;X12Y11/W220;X12Y11/W220/W272;1;X11Y11/D1;X11Y11/D1/W221;1;X16Y7/B6;X16Y7/B6/N272;1;X16Y7/B7;X16Y7/B7/N272;1;X13Y10/S230;X13Y10/S230/W131;1;X10Y9/N200;X10Y9/N200/W804;1;X10Y7/D1;X10Y7/D1/N202;1;X14Y10/W130;X14Y10/W130/Q2;1;X13Y10/W830;X13Y10/W830/W131;1;X9Y10/N260;X9Y10/N260/W834;1;X9Y8/C1;X9Y8/C1/N262;1;X14Y10/N100;X14Y10/N100/Q2;1;X14Y9/E200;X14Y9/E200/N101;1;X16Y9/N200;X16Y9/N200/E202;1;X16Y7/D1;X16Y7/D1/N202;1;X18Y11/D5;X18Y11/D5/E222;1;X18Y11/D7;X18Y11/D7/E222;1;X14Y11/E270;X14Y11/E270/S131;1;X18Y11/D4;X18Y11/D4/E222;1;X16Y11/E220;X16Y11/E220/E272;1;X14Y10/SN10;X14Y10/SN10/Q2;1;X12Y13/B4;X12Y13/B4/S252;1;X14Y11/W250;X14Y11/W250/S111;1;X12Y11/S250;X12Y11/S250/W252;1;X12Y13/B5;X12Y13/B5/S252;1;X13Y12/B2;X13Y12/B2/S232;1;X14Y10/S130;X14Y10/S130/Q2;1;X14Y11/W270;X14Y11/W270/S131;1;X14Y9/W800;X14Y9/W800/N101;1;X18Y8/D4;X18Y8/D4/E222;1;X18Y8/D7;X18Y8/D7/E222;1;X18Y8/D2;X18Y8/D2/N222;1;X16Y10/N220;X16Y10/N220/E222;1;X18Y8/D3;X18Y8/D3/N222;1;X15Y8/B6;X15Y8/B6/N272;1;X14Y10/E130;X14Y10/E130/Q2;1;X18Y8/D0;X18Y8/D0/N222;1;X18Y10/N220;X18Y10/N220/E814;1;X18Y8/D1;X18Y8/D1/N222;1;X14Y2/S130;X14Y2/S130/N818;1;X14Y3/W230;X14Y3/W230/S131;1;X16Y5/B4;X16Y5/B4/E232;1;X14Y9/E270;X14Y9/E270/N131;1;X18Y11/D6;X18Y11/D6/E222;1;X16Y5/B5;X16Y5/B5/E232;1;X16Y9/N270;X16Y9/N270/E272;1;X14Y9/N800;X14Y9/N800/N101;1;X14Y5/E230;X14Y5/E230/N804;1;X14Y10/N130;X14Y10/N130/Q2;1;X14Y10/N810;X14Y10/N810/Q2;1;X14Y2/E220;X14Y2/E220/N818;1;X16Y2/D1;X16Y2/D1/E222;1;X19Y6/D7;X19Y6/D7/E221;1;X14Y10/Q2;;1;X14Y10/E810;X14Y10/E810/Q2;1;X18Y10/N810;X18Y10/N810/E814;1;X18Y6/E220;X18Y6/E220/N814;1;X19Y6/D6;X19Y6/D6/E221;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b p_out"
          }
        },
        "b_out[2]": {
          "hide_name": 0,
          "bits": [ 7928 ] ,
          "attributes": {
            "ROUTING": "X20Y11/Q4;;5;X20Y3/N820;X20Y3/N820/N828;5;X20Y0/W820;X20Y0/W820/S824;5;X12Y0/E130;X12Y0/E130/W828;5;X12Y0/A6;X12Y0/A6/E130;5;X20Y11/N820;X20Y11/N820/Q4;5;X20Y3/W820;X20Y3/W820/N828;5;X16Y3/N820;X16Y3/N820/W824;5;X16Y0/W820;X16Y0/W820/S824;5;X8Y0/E130;X8Y0/E130/W828;5;X8Y0/A6;X8Y0/A6/E130;5;X20Y2/W810;X20Y2/W810/N818;5;X16Y2/N210;X16Y2/N210/W814;5;X16Y0/A6;X16Y0/A6/N212;5;X20Y11/SN10;X20Y11/SN10/Q4;5;X20Y10/N810;X20Y10/N810/N111;5;X20Y2/N210;X20Y2/N210/N818;5;X20Y0/A6;X20Y0/A6/N212;5;X19Y14/E230;X19Y14/E230/LB31;5;X20Y14/X02;X20Y14/X02/E231;5;X20Y14/SEL1;X20Y14/SEL1/X02;5;X13Y13/E230;X13Y13/E230/LB31;5;X14Y13/X02;X14Y13/X02/E231;5;X14Y13/SEL1;X14Y13/SEL1/X02;5;X16Y14/B6;X16Y14/B6/E231;5;X20Y14/LBO0;X20Y14/LBO0/LT01;5;X20Y14/E230;X20Y14/E230/LB31;5;X21Y14/X02;X21Y14/X02/E231;5;X21Y14/SEL1;X21Y14/SEL1/X02;5;X19Y6/D5;X19Y6/D5/X02;5;X20Y6/LBO0;X20Y6/LBO0/LT01;5;X20Y6/W230;X20Y6/W230/LB31;5;X19Y6/X02;X19Y6/X02/W231;5;X19Y6/D4;X19Y6/D4/X02;5;X16Y2/LBO0;X16Y2/LBO0/LT01;5;X17Y2/E230;X17Y2/E230/LB31;5;X18Y2/X06;X18Y2/X06/E231;5;X18Y2/D2;X18Y2/D2/X06;5;X14Y10/B3;X14Y10/B3/E231;5;X16Y5/LBO0;X16Y5/LBO0/LT01;5;X17Y5/E230;X17Y5/E230/LB31;5;X18Y5/X02;X18Y5/X02/E231;5;X18Y5/SEL1;X18Y5/SEL1/X02;5;X16Y4/LBO0;X16Y4/LBO0/LT01;5;X17Y4/E230;X17Y4/E230/LB31;5;X18Y4/X06;X18Y4/X06/E231;5;X18Y4/SEL2;X18Y4/SEL2/X06;5;X14Y4/D2;X14Y4/D2/X06;5;X14Y4/D1;X14Y4/D1/X06;5;X12Y4/LBO0;X12Y4/LBO0/LT01;5;X13Y4/E230;X13Y4/E230/LB31;5;X14Y4/X06;X14Y4/X06/E231;5;X14Y4/D0;X14Y4/D0/X06;5;X18Y6/D1;X18Y6/D1/X06;5;X16Y6/LBO0;X16Y6/LBO0/LT01;5;X17Y6/E230;X17Y6/E230/LB31;5;X18Y6/X06;X18Y6/X06/E231;5;X18Y6/D0;X18Y6/D0/X06;5;X20Y4/LBO0;X20Y4/LBO0/LT01;5;X20Y4/W230;X20Y4/W230/LB31;5;X19Y4/X02;X19Y4/X02/W231;5;X19Y4/D5;X19Y4/D5/X02;5;X8Y6/E230;X8Y6/E230/LB31;5;X9Y6/X06;X9Y6/X06/E231;5;X9Y6/A4;X9Y6/A4/X06;5;X8Y7/LBO0;X8Y7/LBO0/LT01;5;X9Y7/E230;X9Y7/E230/LB31;5;X10Y7/B2;X10Y7/B2/E231;5;X8Y6/LBO0;X8Y6/LBO0/LT01;5;X10Y6/N230;X10Y6/N230/LB31;5;X10Y6/C2;X10Y6/C2/N230;5;X12Y7/D3;X12Y7/D3/X06;5;X13Y10/D1;X13Y10/D1/X06;5;X12Y10/E230;X12Y10/E230/LB31;5;X13Y10/X06;X13Y10/X06/E231;5;X13Y10/D0;X13Y10/D0/X06;5;X12Y7/D1;X12Y7/D1/X06;5;X12Y7/LBO0;X12Y7/LBO0/LT01;5;X11Y7/E230;X11Y7/E230/LB31;5;X12Y7/X06;X12Y7/X06/E231;5;X12Y7/D0;X12Y7/D0/X06;5;X20Y0/LT02;X20Y0/LT02/A6;5;X20Y8/LBO0;X20Y8/LBO0/LT01;5;X20Y8/E230;X20Y8/E230/LB31;5;X21Y8/B3;X21Y8/B3/E231;5;X12Y13/E230;X12Y13/E230/LB31;5;X13Y13/B7;X13Y13/B7/E231;5;X13Y14/E230;X13Y14/E230/LB31;5;X14Y14/X02;X14Y14/X02/E231;5;X14Y14/SEL1;X14Y14/SEL1/X02;5;X16Y0/LT02;X16Y0/LT02/A6;5;X16Y14/LBO0;X16Y14/LBO0/LT01;5;X15Y14/E230;X15Y14/E230/LB31;5;X16Y14/X02;X16Y14/X02/E231;5;X16Y14/SEL1;X16Y14/SEL1/X02;5;X12Y14/LBO0;X12Y14/LBO0/LT01;5;X12Y14/E230;X12Y14/E230/LB31;5;X13Y14/B1;X13Y14/B1/E231;5;X12Y13/LBO0;X12Y13/LBO0/LT01;5;X11Y13/E230;X11Y13/E230/LB31;5;X12Y13/B6;X12Y13/B6/E231;5;X8Y0/LT02;X8Y0/LT02/A6;5;X8Y4/LBO0;X8Y4/LBO0/LT01;5;X9Y4/E230;X9Y4/E230/LB31;5;X10Y4/B5;X10Y4/B5/E231;5;X12Y0/LT02;X12Y0/LT02/A6;5;X12Y10/LBO0;X12Y10/LBO0/LT01;5;X13Y10/E230;X13Y10/E230/LB31;5;X14Y10/X06;X14Y10/X06/E231;5;X14Y10/D2;X14Y10/D2/X06;5",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b p_out"
          }
        },
        "b_out[3]": {
          "hide_name": 0,
          "bits": [ 7915 ] ,
          "attributes": {
            "ROUTING": "X11Y13/D2;X11Y13/D2/W222;1;X11Y13/D3;X11Y13/D3/W222;1;X20Y3/B4;X20Y3/B4/N252;1;X14Y14/E220;X14Y14/E220/S121;1;X16Y14/E220;X16Y14/E220/E222;1;X17Y14/D0;X17Y14/D0/E221;1;X17Y14/D1;X17Y14/D1/E222;1;X16Y13/E830;X16Y13/E830/E252;1;X20Y13/N250;X20Y13/N250/E834;1;X20Y11/X02;X20Y11/X02/N252;1;X20Y11/D4;X20Y11/D4/X02;1;X10Y4/B2;X10Y4/B2/N131;1;X18Y5/N260;X18Y5/N260/E834;1;X18Y4/C2;X18Y4/C2/N261;1;X14Y4/C2;X14Y4/C2/N261;1;X14Y9/W830;X14Y9/W830/N834;1;X10Y9/N250;X10Y9/N250/W834;1;X10Y7/A2;X10Y7/A2/N252;1;X18Y4/N260;X18Y4/N260/E834;1;X18Y2/C2;X18Y2/C2/N262;1;X19Y6/C4;X19Y6/C4/S221;1;X14Y4/C1;X14Y4/C1/N261;1;X14Y4/C0;X14Y4/C0/N261;1;X14Y4/E830;X14Y4/E830/N131;1;X14Y14/SEL2;X14Y14/SEL2/X06;1;X14Y13/S250;X14Y13/S250/Q5;1;X14Y14/X06;X14Y14/X06/S251;1;X14Y14/SEL0;X14Y14/SEL0/X06;1;X13Y13/D5;X13Y13/D5/W121;1;X13Y13/D0;X13Y13/D0/W121;1;X13Y13/D1;X13Y13/D1/W121;1;X13Y13/W220;X13Y13/W220/W121;1;X22Y5/W250;X22Y5/W250/E838;1;X10Y6/A2;X10Y6/A2/W252;1;X14Y10/D1;X14Y10/D1/N222;1;X16Y14/SEL2;X16Y14/SEL2/E262;1;X14Y12/N220;X14Y12/N220/N121;1;X14Y13/SN20;X14Y13/SN20/Q5;1;X14Y13/EW20;X14Y13/EW20/Q5;1;X14Y10/D0;X14Y10/D0/N222;1;X12Y6/W250;X12Y6/W250/S251;1;X14Y14/W220;X14Y14/W220/S121;1;X17Y13/D0;X17Y13/D0/E201;1;X14Y13/E250;X14Y13/E250/Q5;1;X16Y13/E200;X16Y13/E200/E252;1;X17Y13/D1;X17Y13/D1/E201;1;X15Y14/E220;X15Y14/E220/S221;1;X13Y13/D4;X13Y13/D4/W121;1;X15Y13/S220;X15Y13/S220/E121;1;X20Y5/N250;X20Y5/N250/W252;1;X10Y5/N130;X10Y5/N130/N838;1;X13Y11/N240;X13Y11/N240/N212;1;X13Y10/C1;X13Y10/C1/N241;1;X13Y14/D3;X13Y14/D3/W221;1;X14Y13/SEL2;X14Y13/SEL2/X08;1;X14Y14/E260;X14Y14/E260/S121;1;X14Y13/X08;X14Y13/X08/Q5;1;X15Y8/D4;X15Y8/D4/E221;1;X14Y13/SN10;X14Y13/SN10/Q5;1;X14Y12/N810;X14Y12/N810/N111;1;X14Y8/E220;X14Y8/E220/N814;1;X15Y8/D5;X15Y8/D5/E221;1;X20Y14/SEL2;X20Y14/SEL2/W262;1;X20Y14/SEL0;X20Y14/SEL0/W262;1;X21Y14/SEL2;X21Y14/SEL2/W261;1;X21Y14/SEL0;X21Y14/SEL0/W261;1;X12Y9/N260;X12Y9/N260/W262;1;X12Y7/C1;X12Y7/C1/N262;1;X14Y14/E830;X14Y14/E830/S131;1;X14Y13/S130;X14Y13/S130/Q5;1;X12Y7/C0;X12Y7/C0/N262;1;X22Y14/W260;X22Y14/W260/E838;1;X14Y9/W260;X14Y9/W260/N834;1;X14Y5/W250;X14Y5/W250/N838;1;X12Y5/S250;X12Y5/S250/W252;1;X12Y7/X04;X12Y7/X04/S252;1;X12Y7/B3;X12Y7/B3/X04;1;X14Y5/N260;X14Y5/N260/N838;1;X12Y5/W250;X12Y5/W250/W252;1;X10Y5/A7;X10Y5/A7/W252;1;X13Y14/D2;X13Y14/D2/W221;1;X16Y14/SEL0;X16Y14/SEL0/E262;1;X14Y13/SEL0;X14Y13/SEL0/X08;1;X19Y8/D0;X19Y8/D0/N221;1;X15Y9/E810;X15Y9/E810/N814;1;X19Y9/N220;X19Y9/N220/E814;1;X19Y8/D1;X19Y8/D1/N221;1;X14Y13/EW10;X14Y13/EW10/Q5;1;X15Y13/N810;X15Y13/N810/E111;1;X15Y5/E810;X15Y5/E810/N818;1;X19Y4/C5;X19Y4/C5/N221;1;X19Y5/N220;X19Y5/N220/E814;1;X14Y5/N130;X14Y5/N130/N838;1;X14Y4/E270;X14Y4/E270/N131;1;X16Y4/E220;X16Y4/E220/E272;1;X18Y4/D3;X18Y4/D3/E222;1;X18Y5/SEL2;X18Y5/SEL2/E262;1;X14Y13/N830;X14Y13/N830/Q5;1;X14Y5/E260;X14Y5/E260/N838;1;X16Y5/E260;X16Y5/E260/E262;1;X18Y5/SEL0;X18Y5/SEL0/E262;1;X19Y6/C5;X19Y6/C5/S221;1;X19Y5/S220;X19Y5/S220/E814;1;X13Y10/C0;X13Y10/C0/N241;1;X14Y13/W830;X14Y13/W830/Q5;1;X13Y13/N210;X13Y13/N210/W111;1;X14Y13/Q5;;1;X10Y13/N830;X10Y13/N830/W834;1;X18Y6/C0;X18Y6/C0/S261;1;X14Y5/E830;X14Y5/E830/N838;1;X18Y5/S260;X18Y5/S260/E834;1;X18Y6/C1;X18Y6/C1/S261;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b p_out"
          }
        },
        "b_out[4]": {
          "hide_name": 0,
          "bits": [ 7900 ] ,
          "attributes": {
            "ROUTING": "X21Y14/E130;X21Y14/E130/E828;1;X21Y14/C3;X21Y14/C3/E130;1;X14Y6/N250;X14Y6/N250/N838;1;X14Y4/B6;X14Y4/B6/N252;1;X18Y5/X03;X18Y5/X03/N261;1;X18Y5/B2;X18Y5/B2/X03;1;X19Y6/N240;X19Y6/N240/E824;1;X19Y4/C3;X19Y4/C3/N242;1;X16Y4/E830;X16Y4/E830/E262;1;X20Y4/N250;X20Y4/N250/E834;1;X20Y3/B7;X20Y3/B7/N251;1;X14Y12/W250;X14Y12/W250/N252;1;X12Y12/N250;X12Y12/N250/W252;1;X12Y10/A0;X12Y10/A0/N252;1;X14Y6/W260;X14Y6/W260/N838;1;X12Y6/W270;X12Y6/W270/W262;1;X10Y6/A3;X10Y6/A3/W272;1;X14Y13/B2;X14Y13/B2/X04;1;X14Y13/D5;X14Y13/D5/X04;1;X15Y5/E230;X15Y5/E230/N131;1;X17Y5/B0;X17Y5/B0/E232;1;X23Y14/N810;X23Y14/N810/E818;1;X23Y6/N220;X23Y6/N220/N818;1;X23Y4/X07;X23Y4/X07/N222;1;X23Y4/B7;X23Y4/B7/X07;1;X14Y6/W830;X14Y6/W830/N838;1;X10Y6/N250;X10Y6/N250/W834;1;X10Y4/A3;X10Y4/A3/N252;1;X18Y6/N260;X18Y6/N260/E834;1;X15Y14/N820;X15Y14/N820/E121;1;X15Y6/N130;X15Y6/N130/N828;1;X11Y4/A7;X11Y4/A7/N232;1;X20Y14/C0;X20Y14/C0/W101;1;X13Y14/E810;X13Y14/E810/W111;1;X21Y14/E100;X21Y14/E100/E818;1;X21Y14/C0;X21Y14/C0/E100;1;X14Y13/X04;X14Y13/X04/N251;1;X14Y13/C0;X14Y13/C0/X04;1;X16Y14/E200;X16Y14/E200/E252;1;X18Y14/E200;X18Y14/E200/E202;1;X20Y14/D1;X20Y14/D1/E202;1;X13Y14/N800;X13Y14/N800/W101;1;X13Y6/W230;X13Y6/W230/N808;1;X11Y6/N230;X11Y6/N230/W232;1;X20Y14/C3;X20Y14/C3/W101;1;X16Y14/X04;X16Y14/X04/E252;1;X16Y14/C0;X16Y14/C0/X04;1;X15Y6/E820;X15Y6/E820/N828;1;X14Y14/B0;X14Y14/B0/X04;1;X14Y14/X04;X14Y14/X04/Q5;1;X14Y6/N260;X14Y6/N260/N838;1;X22Y4/C7;X22Y4/C7/X05;1;X22Y4/C6;X22Y4/C6/X05;1;X13Y14/C3;X13Y14/C3/W101;1;X14Y13/D1;X14Y13/D1/N101;1;X13Y13/C4;X13Y13/C4/W241;1;X13Y13/C5;X13Y13/C5/W241;1;X17Y14/C0;X17Y14/C0/E262;1;X14Y14/B3;X14Y14/B3/X04;1;X14Y14/C1;X14Y14/C1/X04;1;X14Y13/C3;X14Y13/C3/X04;1;X15Y14/E260;X15Y14/E260/E121;1;X16Y14/C3;X16Y14/C3/X04;1;X14Y4/W260;X14Y4/W260/N262;1;X12Y4/W270;X12Y4/W270/W262;1;X11Y4/A0;X11Y4/A0/W271;1;X14Y10/X01;X14Y10/X01/N202;1;X14Y10/C1;X14Y10/C1/X01;1;X11Y13/C2;X11Y13/C2/N261;1;X13Y14/W260;X13Y14/W260/W121;1;X11Y14/N260;X11Y14/N260/W262;1;X11Y13/C3;X11Y13/C3/N261;1;X19Y8/B0;X19Y8/B0/S212;1;X17Y13/C1;X17Y13/C1/E262;1;X13Y13/C0;X13Y13/C0/W241;1;X14Y14/EW10;X14Y14/EW10/Q5;1;X15Y14/E810;X15Y14/E810/E111;1;X14Y14/N250;X14Y14/N250/Q5;1;X14Y4/E260;X14Y4/E260/N262;1;X18Y5/C3;X18Y5/C3/N261;1;X15Y14/N260;X15Y14/N260/E121;1;X19Y14/N810;X19Y14/N810/E814;1;X17Y13/C0;X17Y13/C0/E262;1;X14Y14/EW20;X14Y14/EW20/Q5;1;X13Y14/E820;X13Y14/E820/W121;1;X21Y14/W100;X21Y14/W100/E828;1;X21Y14/D1;X21Y14/D1/W100;1;X15Y14/N810;X15Y14/N810/E111;1;X15Y13/E260;X15Y13/E260/N261;1;X15Y6/S220;X15Y6/S220/N818;1;X14Y10/C0;X14Y10/C0/X01;1;X14Y14/E250;X14Y14/E250/Q5;1;X18Y5/C0;X18Y5/C0/N261;1;X15Y8/C4;X15Y8/C4/S222;1;X19Y6/S210;X19Y6/S210/N818;1;X19Y8/B1;X19Y8/B1/S212;1;X13Y13/C1;X13Y13/C1/W241;1;X17Y14/C1;X17Y14/C1/E262;1;X14Y14/N100;X14Y14/N100/Q5;1;X14Y13/N800;X14Y13/N800/N101;1;X14Y5/E200;X14Y5/E200/N808;1;X16Y5/E200;X16Y5/E200/E202;1;X18Y5/D1;X18Y5/D1/E202;1;X22Y6/E250;X22Y6/E250/E838;1;X23Y6/X04;X23Y6/X04/E251;1;X23Y6/D4;X23Y6/D4/X04;1;X22Y6/W260;X22Y6/W260/E838;1;X22Y6/D6;X22Y6/D6/W260;1;X15Y8/C5;X15Y8/C5/S222;1;X16Y14/D1;X16Y14/D1/X08;1;X14Y13/W240;X14Y13/W240/N101;1;X16Y14/X08;X16Y14/X08/E252;1;X14Y12/N200;X14Y12/N200/N252;1;X22Y4/X05;X22Y4/X05/N262;1;X13Y14/C2;X13Y14/C2/W101;1;X14Y14/W100;X14Y14/W100/Q5;1;X14Y14/Q5;;1;X14Y14/N830;X14Y14/N830/Q5;1;X14Y6/E830;X14Y6/E830/N838;1;X22Y6/N260;X22Y6/N260/E838;1;X22Y4/C3;X22Y4/C3/N262;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b p_out"
          }
        },
        "b_out[5]": {
          "hide_name": 0,
          "bits": [ 7889 ] ,
          "attributes": {
            "ROUTING": "X10Y4/A6;X10Y4/A6/E271;1;X16Y12/W270;X16Y12/W270/W131;1;X14Y12/S270;X14Y12/S270/W272;1;X14Y14/W270;X14Y14/W270/S272;1;X14Y14/D5;X14Y14/D5/W270;1;X25Y4/W270;X25Y4/W270/E828;1;X23Y4/S270;X23Y4/S270/W272;1;X23Y5/B7;X23Y5/B7/S271;1;X12Y10/X07;X12Y10/X07/N262;1;X12Y10/A4;X12Y10/A4/X07;1;X18Y12/E240;X18Y12/E240/E101;1;X20Y12/N240;X20Y12/N240/E242;1;X20Y11/X05;X20Y11/X05/N241;1;X20Y11/B1;X20Y11/B1/X05;1;X22Y6/B2;X22Y6/B2/S232;1;X12Y14/X04;X12Y14/X04/S252;1;X12Y14/B2;X12Y14/B2/X04;1;X10Y4/A7;X10Y4/A7/E271;1;X21Y11/X04;X21Y11/X04/N271;1;X21Y11/B1;X21Y11/B1/X04;1;X22Y4/S230;X22Y4/S230/E804;1;X17Y13/W230;X17Y13/W230/S131;1;X15Y13/X02;X15Y13/X02/W232;1;X15Y13/SEL5;X15Y13/SEL5/X02;1;X13Y11/C5;X13Y11/C5/X05;1;X12Y11/C1;X12Y11/C1/N261;1;X19Y6/B3;X19Y6/B3/X04;1;X17Y11/X05;X17Y11/X05/N241;1;X17Y11/B6;X17Y11/B6/X05;1;X14Y11/C4;X14Y11/C4/W241;1;X16Y4/W830;X16Y4/W830/N838;1;X13Y6/B3;X13Y6/B3/X04;1;X23Y4/X03;X23Y4/X03/W242;1;X23Y4/D3;X23Y4/D3/X03;1;X19Y12/D7;X19Y12/D7/X07;1;X19Y12/D1;X19Y12/D1/X03;1;X18Y12/D5;X18Y12/D5/E101;1;X16Y12/C4;X16Y12/C4/W241;1;X19Y13/SEL6;X19Y13/SEL6/X08;1;X16Y12/C0;X16Y12/C0/W241;1;X12Y4/S250;X12Y4/S250/W834;1;X13Y6/X04;X13Y6/X04/S272;1;X16Y12/C1;X16Y12/C1/W241;1;X16Y13/SEL5;X16Y13/SEL5/X04;1;X16Y13/X04;X16Y13/X04/W271;1;X16Y13/SEL1;X16Y13/SEL1/X04;1;X17Y14/X03;X17Y14/X03/S242;1;X17Y14/D3;X17Y14/D3/X03;1;X16Y5/D6;X16Y5/D6/S261;1;X15Y12/C5;X15Y12/C5/W242;1;X15Y12/C3;X15Y12/C3/W242;1;X15Y12/C0;X15Y12/C0/W242;1;X17Y12/E100;X17Y12/E100/Q4;1;X18Y12/D4;X18Y12/D4/E101;1;X18Y12/D3;X18Y12/D3/E101;1;X13Y4/S270;X13Y4/S270/W824;1;X18Y12/D0;X18Y12/D0/E101;1;X15Y13/SEL1;X15Y13/SEL1/X03;1;X15Y13/X03;X15Y13/X03/S241;1;X15Y12/S240;X15Y12/S240/W242;1;X16Y12/C3;X16Y12/C3/W241;1;X16Y12/C7;X16Y12/C7/W241;1;X19Y13/X08;X19Y13/X08/E272;1;X19Y13/SEL0;X19Y13/SEL0/X08;1;X14Y11/C0;X14Y11/C0/W241;1;X14Y13/D7;X14Y13/D7/W221;1;X15Y11/C0;X15Y11/C0/N241;1;X15Y11/C3;X15Y11/C3/N241;1;X17Y12/W240;X17Y12/W240/Q4;1;X15Y12/N240;X15Y12/N240/W242;1;X15Y11/C1;X15Y11/C1/N241;1;X19Y13/SEL2;X19Y13/SEL2/X08;1;X19Y13/SEL4;X19Y13/SEL4/X08;1;X15Y13/W220;X15Y13/W220/W272;1;X17Y13/E270;X17Y13/E270/S131;1;X17Y13/W270;X17Y13/W270/S131;1;X20Y6/SEL5;X20Y6/SEL5/N262;1;X20Y7/SEL1;X20Y7/SEL1/N261;1;X17Y12/N240;X17Y12/N240/Q4;1;X17Y11/W240;X17Y11/W240/N241;1;X18Y14/C5;X18Y14/C5/E241;1;X20Y13/SEL6;X20Y13/SEL6/E261;1;X20Y13/SEL0;X20Y13/SEL0/E261;1;X15Y11/C5;X15Y11/C5/W242;1;X19Y12/D5;X19Y12/D5/X07;1;X19Y12/D4;X19Y12/D4/X07;1;X19Y12/D3;X19Y12/D3/X03;1;X19Y12/X07;X19Y12/X07/E242;1;X19Y12/D0;X19Y12/D0/X03;1;X17Y12/E240;X17Y12/E240/Q4;1;X19Y12/X03;X19Y12/X03/E242;1;X19Y14/C3;X19Y14/C3/E242;1;X15Y11/W240;X15Y11/W240/N241;1;X12Y6/A2;X12Y6/A2/S252;1;X14Y11/C3;X14Y11/C3/W241;1;X14Y11/C7;X14Y11/C7/W241;1;X14Y11/C5;X14Y11/C5/W241;1;X13Y11/C4;X13Y11/C4/X05;1;X12Y11/C4;X12Y11/C4/W241;1;X21Y12/N270;X21Y12/N270/E824;1;X17Y13/E230;X17Y13/E230/S131;1;X19Y13/E260;X19Y13/E260/E232;1;X21Y11/B4;X21Y11/B4/N271;1;X16Y12/W830;X16Y12/W830/W131;1;X12Y12/S250;X12Y12/S250/W834;1;X12Y13/B7;X12Y13/B7/S251;1;X17Y12/E820;X17Y12/E820/Q4;1;X18Y12/N800;X18Y12/N800/E101;1;X18Y4/E800;X18Y4/E800/N808;1;X13Y12/N240;X13Y12/N240/W824;1;X18Y14/C3;X18Y14/C3/E241;1;X19Y14/C7;X19Y14/C7/E242;1;X17Y12/S240;X17Y12/S240/Q4;1;X17Y14/E240;X17Y14/E240/S242;1;X19Y14/C4;X19Y14/C4/E242;1;X15Y10/A6;X15Y10/A6/X01;1;X19Y14/C1;X19Y14/C1/E242;1;X17Y12/B7;X17Y12/B7/W130;1;X19Y14/C0;X19Y14/C0/E242;1;X15Y10/X01;X15Y10/X01/N242;1;X13Y11/C1;X13Y11/C1/N241;1;X12Y11/C7;X12Y11/C7/W241;1;X12Y12/N260;X12Y12/N260/W834;1;X20Y13/SEL2;X20Y13/SEL2/E261;1;X21Y6/SEL5;X21Y6/SEL5/X04;1;X14Y11/C1;X14Y11/C1/W241;1;X12Y11/C5;X12Y11/C5/W241;1;X19Y8/N270;X19Y8/N270/E272;1;X17Y12/W820;X17Y12/W820/Q4;1;X12Y11/C3;X12Y11/C3/N261;1;X17Y12/S130;X17Y12/S130/Q4;1;X21Y7/SEL5;X21Y7/SEL5/X04;1;X19Y6/X04;X19Y6/X04/N272;1;X20Y13/SEL4;X20Y13/SEL4/E261;1;X13Y11/C3;X13Y11/C3/N241;1;X13Y11/C7;X13Y11/C7/X05;1;X13Y11/X05;X13Y11/X05/N241;1;X15Y11/C7;X15Y11/C7/W242;1;X16Y12/N830;X16Y12/N830/W131;1;X12Y11/C0;X12Y11/C0/N261;1;X20Y6/SEL1;X20Y6/SEL1/N262;1;X16Y5/D7;X16Y5/D7/S261;1;X15Y12/C4;X15Y12/C4/W242;1;X16Y4/S260;X16Y4/S260/N838;1;X15Y12/C7;X15Y12/C7/W242;1;X17Y8/E270;X17Y8/E270/N824;1;X19Y8/E220;X19Y8/E220/E272;1;X20Y8/D5;X20Y8/D5/E221;1;X18Y14/C7;X18Y14/C7/E241;1;X20Y8/N260;X20Y8/N260/E834;1;X15Y11/C4;X15Y11/C4/W242;1;X16Y8/E830;X16Y8/E830/N834;1;X13Y11/W240;X13Y11/W240/N241;1;X17Y12/W130;X17Y12/W130/Q4;1;X18Y14/C4;X18Y14/C4/E241;1;X13Y11/C0;X13Y11/C0/N241;1;X16Y4/D7;X16Y4/D7/X07;1;X17Y4/W240;X17Y4/W240/N828;1;X16Y4/X07;X16Y4/X07/W241;1;X16Y4/D6;X16Y4/D6/X07;1;X21Y6/SEL1;X21Y6/SEL1/X04;1;X21Y6/X04;X21Y6/X04/N272;1;X17Y4/W820;X17Y4/W820/N828;1;X9Y4/E270;X9Y4/E270/W828;1;X21Y7/SEL1;X21Y7/SEL1/X04;1;X17Y8/E820;X17Y8/E820/N824;1;X21Y8/N270;X21Y8/N270/E824;1;X21Y7/X04;X21Y7/X04/N271;1;X20Y7/SEL5;X20Y7/SEL5/N261;1;X18Y14/C0;X18Y14/C0/E241;1;X17Y12/Q4;;1;X17Y12/N820;X17Y12/N820/Q4;1;X17Y4/E820;X17Y4/E820/N828;1;X18Y12/D1;X18Y12/D1/E101;1;X18Y12/D7;X18Y12/D7/E101;1;X25Y4/W240;X25Y4/W240/E828;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b p_out"
          }
        },
        "b_out[6]": {
          "hide_name": 0,
          "bits": [ 7876 ] ,
          "attributes": {
            "ROUTING": "X19Y3/E240;X19Y3/E240/N828;1;X21Y3/E250;X21Y3/E250/E242;1;X22Y3/S250;X22Y3/S250/E251;1;X22Y5/B7;X22Y5/B7/S252;1;X12Y14/A7;X12Y14/A7/E251;1;X12Y11/A6;X12Y11/A6/E271;1;X18Y14/B1;X18Y14/B1/W231;1;X17Y14/B3;X17Y14/B3/W232;1;X21Y7/N200;X21Y7/N200/N252;1;X21Y5/D3;X21Y5/D3/N202;1;X21Y9/N250;X21Y9/N250/N242;1;X15Y12/B3;X15Y12/B3/X03;1;X15Y12/B0;X15Y12/B0/X05;1;X11Y13/E270;X11Y13/E270/S272;1;X12Y13/A7;X12Y13/A7/E271;1;X13Y11/A2;X13Y11/A2/E272;1;X14Y11/A6;X14Y11/A6/W272;1;X15Y11/A6;X15Y11/A6/W271;1;X19Y12/W250;X19Y12/W250/S111;1;X18Y12/A2;X18Y12/A2/W251;1;X12Y11/A2;X12Y11/A2/E271;1;X17Y11/X07;X17Y11/X07/W242;1;X17Y11/B7;X17Y11/B7/X07;1;X15Y11/A2;X15Y11/A2/W271;1;X18Y11/W260;X18Y11/W260/W121;1;X16Y11/W270;X16Y11/W270/W262;1;X14Y11/A2;X14Y11/A2/W272;1;X18Y14/B4;X18Y14/B4/W231;1;X20Y6/SEL6;X20Y6/SEL6/E261;1;X21Y6/SEL0;X21Y6/SEL0/E262;1;X16Y12/A2;X16Y12/A2/W271;1;X19Y14/B5;X19Y14/B5/S272;1;X19Y14/A2;X19Y14/A2/S272;1;X13Y6/A3;X13Y6/A3/E272;1;X19Y12/A2;X19Y12/A2/S131;1;X19Y10/N260;X19Y10/N260/N121;1;X19Y8/E260;X19Y8/E260/N262;1;X20Y8/C5;X20Y8/C5/E261;1;X12Y6/A6;X12Y6/A6/E271;1;X15Y13/SEL6;X15Y13/SEL6/X05;1;X15Y13/SEL0;X15Y13/SEL0/X05;1;X19Y10/E210;X19Y10/E210/N111;1;X21Y10/E210;X21Y10/E210/E212;1;X22Y10/B1;X22Y10/B1/E211;1;X11Y13/S250;X11Y13/S250/S242;1;X11Y11/S240;X11Y11/S240/W828;1;X11Y14/E250;X11Y14/E250/S251;1;X20Y11/C2;X20Y11/C2/E121;1;X20Y11/C3;X20Y11/C3/E121;1;X19Y12/B7;X19Y12/B7/S121;1;X19Y12/B5;X19Y12/B5/S121;1;X19Y14/A6;X19Y14/A6/S232;1;X19Y10/N820;X19Y10/N820/N121;1;X17Y5/W240;X17Y5/W240/N242;1;X16Y5/C7;X16Y5/C7/W241;1;X21Y11/N240;X21Y11/N240/E242;1;X16Y12/B0;X16Y12/B0/W231;1;X19Y12/B4;X19Y12/B4/S121;1;X16Y12/B4;X16Y12/B4/W231;1;X19Y13/C6;X19Y13/C6/X05;1;X19Y12/B0;X19Y12/B0/S111;1;X19Y12/B3;X19Y12/B3/S111;1;X19Y11/SN10;X19Y11/SN10/Q4;1;X19Y12/B1;X19Y12/B1/S111;1;X21Y5/D2;X21Y5/D2/N202;1;X19Y13/C2;X19Y13/C2/S242;1;X17Y12/D4;X17Y12/D4/S241;1;X17Y14/D5;X17Y14/D5/S241;1;X19Y13/X05;X19Y13/X05/S242;1;X19Y13/C5;X19Y13/C5/X05;1;X19Y13/C3;X19Y13/C3/S242;1;X19Y13/C0;X19Y13/C0/S242;1;X19Y11/SN20;X19Y11/SN20/Q4;1;X19Y13/C4;X19Y13/C4/X05;1;X19Y11/S240;X19Y11/S240/Q4;1;X19Y13/C1;X19Y13/C1/S242;1;X21Y12/D5;X21Y12/D5/E222;1;X19Y6/W820;X19Y6/W820/N824;1;X19Y12/E220;X19Y12/E220/S121;1;X11Y6/E270;X11Y6/E270/W828;1;X20Y13/C3;X20Y13/C3/S262;1;X19Y14/B7;X19Y14/B7/S272;1;X19Y12/S270;X19Y12/S270/S131;1;X19Y14/B4;X19Y14/B4/S272;1;X20Y11/S260;X20Y11/S260/E121;1;X20Y13/C1;X20Y13/C1/S262;1;X19Y14/B3;X19Y14/B3/S232;1;X19Y14/B0;X19Y14/B0/S232;1;X19Y14/B1;X19Y14/B1/S232;1;X17Y11/B5;X17Y11/B5/X03;1;X16Y12/B5;X16Y12/B5/W231;1;X18Y12/B5;X18Y12/B5/W231;1;X18Y12/B3;X18Y12/B3/W231;1;X18Y12/B0;X18Y12/B0/W231;1;X15Y11/B7;X15Y11/B7/W231;1;X20Y11/S220;X20Y11/S220/E121;1;X20Y13/C5;X20Y13/C5/S222;1;X18Y12/B1;X18Y12/B1/W231;1;X15Y11/B4;X15Y11/B4/N240;1;X20Y13/C2;X20Y13/C2/S262;1;X20Y13/C0;X20Y13/C0/S262;1;X15Y11/B0;X15Y11/B0/S240;1;X15Y11/B3;X15Y11/B3/W231;1;X20Y13/C6;X20Y13/C6/S222;1;X20Y13/C4;X20Y13/C4/S222;1;X20Y13/C7;X20Y13/C7/S222;1;X15Y11/N240;X15Y11/N240/W824;1;X15Y11/B5;X15Y11/B5/N240;1;X15Y11/B1;X15Y11/B1/S240;1;X16Y13/SEL6;X16Y13/SEL6/X07;1;X16Y13/SEL2;X16Y13/SEL2/X07;1;X16Y13/SEL4;X16Y13/SEL4/X07;1;X16Y12/B1;X16Y12/B1/W231;1;X17Y12/W230;X17Y12/W230/W232;1;X16Y11/S220;X16Y11/S220/W222;1;X16Y13/X07;X16Y13/X07/S222;1;X16Y13/SEL0;X16Y13/SEL0/X07;1;X16Y12/B3;X16Y12/B3/W231;1;X16Y12/B7;X16Y12/B7/W231;1;X19Y6/D1;X19Y6/D1/N202;1;X19Y13/C7;X19Y13/C7/X05;1;X18Y14/B7;X18Y14/B7/W231;1;X18Y14/B5;X18Y14/B5/W231;1;X19Y14/W230;X19Y14/W230/S232;1;X19Y12/S210;X19Y12/S210/S111;1;X19Y12/S230;X19Y12/S230/S131;1;X16Y5/C6;X16Y5/C6/W241;1;X17Y7/N240;X17Y7/N240/W242;1;X20Y7/SEL2;X20Y7/SEL2/X08;1;X20Y7/SEL0;X20Y7/SEL0/X08;1;X20Y7/SEL4;X20Y7/SEL4/X08;1;X20Y7/X08;X20Y7/X08/E271;1;X21Y7/SEL6;X21Y7/SEL6/X08;1;X17Y13/S240;X17Y13/S240/S242;1;X19Y12/A6;X19Y12/A6/S210;1;X17Y11/S240;X17Y11/S240/W242;1;X15Y12/X03;X15Y12/X03/S241;1;X18Y14/B0;X18Y14/B0/W231;1;X20Y6/SEL2;X20Y6/SEL2/E261;1;X19Y8/N200;X19Y8/N200/N252;1;X20Y6/SEL4;X20Y6/SEL4/E261;1;X20Y6/SEL0;X20Y6/SEL0/E261;1;X19Y10/N250;X19Y10/N250/N111;1;X18Y14/B3;X18Y14/B3/W231;1;X16Y12/A6;X16Y12/A6/W271;1;X21Y6/SEL6;X21Y6/SEL6/E262;1;X14Y11/B4;X14Y11/B4/W232;1;X14Y11/B7;X14Y11/B7/W232;1;X14Y11/B0;X14Y11/B0/W232;1;X14Y11/B5;X14Y11/B5/W232;1;X14Y11/B3;X14Y11/B3/W232;1;X19Y11/EW20;X19Y11/EW20/Q4;1;X18Y11/W220;X18Y11/W220/W121;1;X16Y11/W230;X16Y11/W230/W222;1;X14Y11/B1;X14Y11/B1/W232;1;X15Y13/SEL2;X15Y13/SEL2/X05;1;X15Y13/X05;X15Y13/X05/S242;1;X15Y13/SEL4;X15Y13/SEL4/X05;1;X11Y11/E270;X11Y11/E270/W828;1;X13Y11/A6;X13Y11/A6/E272;1;X15Y12/B7;X15Y12/B7/S271;1;X15Y12/B4;X15Y12/B4/S271;1;X15Y11/S270;X15Y11/S270/W824;1;X15Y12/B5;X15Y12/B5/S271;1;X11Y11/S270;X11Y11/S270/W828;1;X19Y11/S130;X19Y11/S130/Q4;1;X19Y12/W230;X19Y12/W230/S131;1;X18Y12/A6;X18Y12/A6/W251;1;X15Y12/X05;X15Y12/X05/S241;1;X21Y7/SEL2;X21Y7/SEL2/X08;1;X21Y7/SEL4;X21Y7/SEL4/X08;1;X19Y7/E270;X19Y7/E270/N824;1;X21Y7/SEL0;X21Y7/SEL0/X08;1;X21Y7/X08;X21Y7/X08/E272;1;X20Y7/SEL6;X20Y7/SEL6/X08;1;X21Y6/SEL4;X21Y6/SEL4/E262;1;X21Y6/SEL2;X21Y6/SEL2/E262;1;X19Y11/N130;X19Y11/N130/Q4;1;X19Y12/W260;X19Y12/W260/S121;1;X19Y10/N830;X19Y10/N830/N131;1;X19Y6/E260;X19Y6/E260/N834;1;X17Y12/W270;X17Y12/W270/W262;1;X13Y11/B7;X13Y11/B7/X07;1;X13Y11/B4;X13Y11/B4/X03;1;X13Y11/B3;X13Y11/B3/X03;1;X13Y11/X03;X13Y11/X03/E242;1;X13Y11/B5;X13Y11/B5/X03;1;X13Y11/B0;X13Y11/B0/X07;1;X11Y11/E240;X11Y11/E240/W828;1;X13Y11/X07;X13Y11/X07/E242;1;X13Y11/B1;X13Y11/B1/X07;1;X15Y11/S240;X15Y11/S240/W824;1;X15Y13/W240;X15Y13/W240/S242;1;X14Y13/C7;X14Y13/C7/W241;1;X14Y5/D3;X14Y5/D3/X06;1;X14Y5/X06;X14Y5/X06/S252;1;X12Y11/B7;X12Y11/B7/E131;1;X12Y11/B1;X12Y11/B1/E131;1;X12Y11/B0;X12Y11/B0/E131;1;X12Y11/B4;X12Y11/B4/E131;1;X11Y11/E130;X11Y11/E130/W828;1;X12Y11/B5;X12Y11/B5/E131;1;X12Y11/B3;X12Y11/B3/E131;1;X19Y11/W820;X19Y11/W820/Q4;1;X19Y6/D0;X19Y6/D0/N202;1;X17Y14/D4;X17Y14/D4/S241;1;X14Y5/D2;X14Y5/D2/X06;1;X18Y3/W830;X18Y3/W830/N838;1;X17Y11/B4;X17Y11/B4/X03;1;X15Y12/B1;X15Y12/B1/W232;1;X19Y11/E240;X19Y11/E240/Q4;1;X18Y12/B4;X18Y12/B4/W231;1;X18Y12/B7;X18Y12/B7/W231;1;X19Y7/W240;X19Y7/W240/N824;1;X19Y11/W240;X19Y11/W240/Q4;1;X18Y4/W260;X18Y4/W260/S261;1;X16Y4/C6;X16Y4/C6/W262;1;X16Y4/C7;X16Y4/C7/W262;1;X18Y3/S260;X18Y3/S260/N838;1;X17Y11/X03;X17Y11/X03/W242;1;X19Y11/W130;X19Y11/W130/Q4;1;X18Y11/N830;X18Y11/N830/W131;1;X14Y3/S250;X14Y3/S250/W834;1;X19Y11/E820;X19Y11/E820/Q4;1;X23Y11/N820;X23Y11/N820/E824;1;X23Y3/S100;X23Y3/S100/N828;1;X23Y4/C3;X23Y4/C3/S101;1;X12Y3/A4;X12Y3/A4/E271;1;X19Y11/Q4;;1;X19Y11/N820;X19Y11/N820/Q4;1;X19Y3/W820;X19Y3/W820/N828;1;X11Y3/E270;X11Y3/E270/W828;1;X12Y3/A0;X12Y3/A0/E271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b p_out"
          }
        },
        "b_out[14]": {
          "hide_name": 0,
          "bits": [ 7858 ] ,
          "attributes": {
            "SEG_WIRES_TO_ISOLATE": "X20Y0/LT13;X24Y0/LT13;",
            "ROUTING": "X20Y12/Q2;;5;X20Y20/N220;X20Y20/N220/S818;5;X20Y18/X05;X20Y18/X05/N222;5;X20Y18/B7;X20Y18/B7/X05;5;X20Y12/S810;X20Y12/S810/Q2;5;X20Y20/E810;X20Y20/E810/S818;5;X24Y20/N220;X24Y20/N220/E814;5;X24Y18/X05;X24Y18/X05/N222;5;X24Y18/B7;X24Y18/B7/X05;5;X20Y12/EW20;X20Y12/EW20/Q2;5;X19Y12/N820;X19Y12/N820/W121;5;X19Y4/W270;X19Y4/W270/N828;5;X17Y4/A1;X17Y4/A1/W272;5;X18Y5/B6;X18Y5/B6/W212;5;X18Y5/B7;X18Y5/B7/W212;5;X18Y5/B4;X18Y5/B4/W212;5;X20Y4/S210;X20Y4/S210/N818;5;X20Y5/W210;X20Y5/W210/S211;5;X18Y5/B5;X18Y5/B5/W212;5;X20Y12/E130;X20Y12/E130/Q2;5;X21Y12/N830;X21Y12/N830/E131;5;X21Y4/W830;X21Y4/W830/N838;5;X17Y4/N250;X17Y4/N250/W834;5;X17Y3/A0;X17Y3/A0/N251;5;X20Y12/N810;X20Y12/N810/Q2;5;X20Y4/W210;X20Y4/W210/N818;5;X18Y4/N210;X18Y4/N210/W212;5;X18Y3/A7;X18Y3/A7/N211;5;X21Y10/X06;X21Y10/X06/LB71;5;X21Y10/C6;X21Y10/C6/X06;5;X20Y10/LBO1;X20Y10/LBO1/LT04;5;X22Y10/X02;X22Y10/X02/LB71;5;X22Y10/C3;X22Y10/C3/X02;5;X23Y13/X02;X23Y13/X02/LB71;5;X23Y13/A2;X23Y13/A2/X02;5;X25Y12/B1;X25Y12/B1/X04;5;X25Y12/X04;X25Y12/X04/LB71;5;X25Y12/B0;X25Y12/B0/X04;5;X25Y11/X05;X25Y11/X05/LB71;5;X25Y11/C6;X25Y11/C6/X05;5;X24Y8/LBO1;X24Y8/LBO1/LT04;5;X23Y8/X02;X23Y8/X02/LB71;5;X23Y8/A3;X23Y8/A3/X02;5;X24Y11/A2;X24Y11/A2/X02;5;X24Y11/LBO1;X24Y11/LBO1/LT04;5;X24Y11/X02;X24Y11/X02/LB71;5;X24Y11/A3;X24Y11/A3/X02;5;X22Y8/X03;X22Y8/X03/LB71;5;X22Y8/A7;X22Y8/A7/X03;5;X22Y13/X05;X22Y13/X05/LB71;5;X22Y13/A4;X22Y13/A4/X05;5;X23Y13/X01;X23Y13/X01/LB71;5;X23Y13/A0;X23Y13/A0/X01;5;X23Y13/X05;X23Y13/X05/LB71;5;X23Y13/A5;X23Y13/A5/X05;5;X24Y13/LBO1;X24Y13/LBO1/LT04;5;X24Y13/X05;X24Y13/X05/LB71;5;X24Y13/A5;X24Y13/A5/X05;5;X24Y12/LBO1;X24Y12/LBO1/LT04;5;X25Y12/X01;X25Y12/X01/LB71;5;X25Y12/A7;X25Y12/A7/X01;5;X20Y15/A2;X20Y15/A2/X02;5;X20Y15/LBO1;X20Y15/LBO1/LT04;5;X20Y15/X02;X20Y15/X02/LB71;5;X20Y15/A3;X20Y15/A3/X02;5;X19Y11/A7;X19Y11/A7/X01;5;X20Y11/LBO1;X20Y11/LBO1/LT04;5;X19Y11/X01;X19Y11/X01/LB71;5;X19Y11/A6;X19Y11/A6/X01;5;X20Y12/B1;X20Y12/B1/X04;5;X20Y12/LBO1;X20Y12/LBO1/LT04;5;X20Y12/X04;X20Y12/X04/LB71;5;X20Y12/B0;X20Y12/B0/X04;5;X21Y8/B1;X21Y8/B1/X04;5;X20Y8/LBO1;X20Y8/LBO1/LT04;5;X21Y8/X04;X21Y8/X04/LB71;5;X21Y8/B0;X21Y8/B0/X04;5;X22Y3/X01;X22Y3/X01/LB71;5;X22Y3/A6;X22Y3/A6/X01;5;X24Y4/LBO1;X24Y4/LBO1/LT04;5;X23Y4/X05;X23Y4/X05/LB71;5;X23Y4/A4;X23Y4/A4/X05;5;X19Y3/X05;X19Y3/X05/LB71;5;X19Y3/A4;X19Y3/A4/X05;5;X22Y5/X02;X22Y5/X02/LB71;5;X22Y5/A3;X22Y5/A3/X02;5;X20Y5/LBO1;X20Y5/LBO1/LT04;5;X22Y5/X01;X22Y5/X01/LB71;5;X22Y5/A6;X22Y5/A6/X01;5;X20Y3/LBO1;X20Y3/LBO1/LT04;5;X22Y3/X02;X22Y3/X02/LB71;5;X22Y3/A2;X22Y3/A2/X02;5;X20Y13/LBO1;X20Y13/LBO1/LT04;5;X22Y13/X02;X22Y13/X02/LB71;5;X22Y13/A3;X22Y13/A3/X02;5;X22Y14/X02;X22Y14/X02/LB71;5;X22Y14/A2;X22Y14/A2/X02;5;X22Y14/X05;X22Y14/X05/LB71;5;X22Y14/A4;X22Y14/A4/X05;5;X24Y0/LT13;X24Y18/LT30/B7;5;X24Y6/LBO1;X24Y6/LBO1/LT04;5;X23Y6/X01;X23Y6/X01/LB71;5;X23Y6/A7;X23Y6/A7/X01;5;X20Y0/LT13;X20Y18/LT30/B7;5;X20Y14/LBO1;X20Y14/LBO1/LT04;5;X20Y14/X04;X20Y14/X04/LB71;5;X20Y14/D4;X20Y14/D4/X04;5",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b p_out"
          }
        },
        "b_out[15]": {
          "hide_name": 0,
          "bits": [ 7851 ] ,
          "attributes": {
            "ROUTING": "X20Y13/E830;X20Y13/E830/N131;1;X24Y13/N260;X24Y13/N260/E834;1;X24Y11/X07;X24Y11/X07/N262;1;X24Y11/A4;X24Y11/A4/X07;1;X20Y14/N220;X20Y14/N220/E100;1;X20Y12/D2;X20Y12/D2/N222;1;X21Y10/E230;X21Y10/E230/N804;1;X22Y10/B3;X22Y10/B3/E231;1;X20Y14/W130;X20Y14/W130/Q5;1;X19Y14/N830;X19Y14/N830/W131;1;X19Y6/N800;X19Y6/N800/N838;1;X19Y1/S230;X19Y1/S230/S808;1;X19Y3/A5;X19Y3/A5/S232;1;X18Y5/A4;X18Y5/A4/W252;1;X18Y5/A7;X18Y5/A7/W252;1;X24Y13/A2;X24Y13/A2/N251;1;X20Y12/N830;X20Y12/N830/N252;1;X20Y4/N130;X20Y4/N130/N838;1;X20Y3/E270;X20Y3/E270/N131;1;X22Y3/A5;X22Y3/A5/E272;1;X25Y12/A1;X25Y12/A1/N272;1;X20Y14/E100;X20Y14/E100/Q5;1;X21Y14/N800;X21Y14/N800/E101;1;X24Y12/A2;X24Y12/A2/N252;1;X20Y8/E250;X20Y8/E250/N834;1;X22Y8/A5;X22Y8/A5/E252;1;X23Y13/A4;X23Y13/A4/W251;1;X18Y2/S230;X18Y2/S230/W232;1;X24Y13/W250;X24Y13/W250/N251;1;X18Y4/A5;X18Y4/A5/S232;1;X20Y14/E250;X20Y14/E250/Q5;1;X20Y6/N250;X20Y6/N250/N838;1;X20Y14/N830;X20Y14/N830/Q5;1;X20Y5/A3;X20Y5/A3/N251;1;X18Y5/A5;X18Y5/A5/W252;1;X25Y12/A0;X25Y12/A0/N272;1;X20Y2/W230;X20Y2/W230/N804;1;X20Y6/N800;X20Y6/N800/N838;1;X21Y14/E820;X21Y14/E820/E121;1;X25Y14/N270;X25Y14/N270/E824;1;X25Y12/N270;X25Y12/N270/N272;1;X25Y11/B6;X25Y11/B6/N271;1;X21Y10/E240;X21Y10/E240/N824;1;X21Y10/B6;X21Y10/B6/E240;1;X24Y5/W270;X24Y5/W270/N131;1;X23Y5/A3;X23Y5/A3/W271;1;X20Y14/N250;X20Y14/N250/Q5;1;X20Y12/A1;X20Y12/A1/N252;1;X22Y14/A1;X22Y14/A1/E252;1;X22Y13/A7;X22Y13/A7/E252;1;X20Y12/A0;X20Y12/A0/N252;1;X21Y8/A0;X21Y8/A0/S272;1;X21Y8/A1;X21Y8/A1/S272;1;X24Y12/A1;X24Y12/A1/N252;1;X21Y6/S270;X21Y6/S270/N828;1;X20Y14/E830;X20Y14/E830/Q5;1;X20Y14/EW20;X20Y14/EW20/Q5;1;X21Y14/N820;X21Y14/N820/E121;1;X24Y14/N250;X24Y14/N250/E834;1;X20Y13/N830;X20Y13/N830/N131;1;X20Y5/W250;X20Y5/W250/N838;1;X20Y13/E250;X20Y13/E250/N251;1;X20Y14/Q5;;1;X20Y14/N130;X20Y14/N130/Q5;1;X18Y5/A6;X18Y5/A6/W252;1;X24Y14/N830;X24Y14/N830/E834;1;X24Y6/N130;X24Y6/N130/N838;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b p_out"
          }
        },
        "a_out[0]": {
          "hide_name": 0,
          "bits": [ 7833 ] ,
          "attributes": {
            "ROUTING": "X20Y12/D0;X20Y12/D0/W100;1;X20Y12/D1;X20Y12/D1/W100;1;X17Y10/B7;X17Y10/B7/E231;1;X10Y13/B3;X10Y13/B3/W232;1;X10Y11/W210;X10Y11/W210/W212;1;X9Y11/B7;X9Y11/B7/W211;1;X18Y13/B5;X18Y13/B5/W232;1;X9Y6/B4;X9Y6/B4/W231;1;X12Y4/S130;X12Y4/S130/N808;1;X12Y5/S270;X12Y5/S270/S131;1;X12Y6/B6;X12Y6/B6/S271;1;X10Y8/N230;X10Y8/N230/W232;1;X10Y6/B3;X10Y6/B3/N232;1;X10Y4/B6;X10Y4/B6/W232;1;X11Y13/D1;X11Y13/D1/S201;1;X17Y13/B6;X17Y13/B6/W231;1;X10Y6/W230;X10Y6/W230/N232;1;X17Y13/B5;X17Y13/B5/W231;1;X9Y10/B3;X9Y10/B3/N212;1;X11Y12/S200;X11Y12/S200/W201;1;X11Y13/D0;X11Y13/D0/S201;1;X20Y14/D5;X20Y14/D5/S241;1;X20Y12/N130;X20Y12/N130/Q3;1;X20Y11/W830;X20Y11/W830/N131;1;X12Y11/N830;X12Y11/N830/W838;1;X12Y7/W260;X12Y7/W260/N834;1;X10Y7/W260;X10Y7/W260/W262;1;X9Y7/SEL2;X9Y7/SEL2/W261;1;X15Y12/SEL5;X15Y12/SEL5/X02;1;X17Y12/W210;X17Y12/W210/W212;1;X15Y12/SEL1;X15Y12/SEL1/X02;1;X20Y14/S240;X20Y14/S240/S212;1;X20Y16/SEL7;X20Y16/SEL7/S242;1;X20Y15/C3;X20Y15/C3/S262;1;X13Y6/B7;X13Y6/B7/E231;1;X20Y12/W100;X20Y12/W100/Q3;1;X16Y12/N230;X16Y12/N230/W804;1;X16Y10/E230;X16Y10/E230/N232;1;X10Y12/X01;X10Y12/X01/W202;1;X10Y12/B3;X10Y12/B3/X01;1;X10Y12/X05;X10Y12/X05/W202;1;X10Y12/B1;X10Y12/B1/X05;1;X9Y10/B2;X9Y10/B2/N212;1;X17Y13/B7;X17Y13/B7/W231;1;X17Y13/B4;X17Y13/B4/W231;1;X18Y13/W230;X18Y13/W230/W232;1;X20Y12/S130;X20Y12/S130/Q3;1;X20Y13/W230;X20Y13/W230/S131;1;X12Y12/S230;X12Y12/S230/W808;1;X12Y13/W230;X12Y13/W230/S231;1;X15Y11/SEL5;X15Y11/SEL5/X02;1;X20Y8/E200;X20Y8/E200/N804;1;X21Y8/D1;X21Y8/D1/E201;1;X16Y12/SEL5;X16Y12/SEL5/X03;1;X20Y12/W230;X20Y12/W230/Q3;1;X18Y12/W260;X18Y12/W260/W232;1;X16Y12/X03;X16Y12/X03/W262;1;X16Y12/SEL1;X16Y12/SEL1/X03;1;X20Y12/N100;X20Y12/N100/Q3;1;X20Y11/W240;X20Y11/W240/N101;1;X12Y4/W230;X12Y4/W230/N808;1;X10Y4/B7;X10Y4/B7/W232;1;X20Y12/S100;X20Y12/S100/Q3;1;X19Y12/W210;X19Y12/W210/W111;1;X20Y15/W240;X20Y15/W240/S242;1;X19Y11/C7;X19Y11/C7/W241;1;X15Y12/X02;X15Y12/X02/W212;1;X20Y13/S240;X20Y13/S240/S101;1;X18Y15/SEL7;X18Y15/SEL7/W242;1;X10Y4/B3;X10Y4/B3/W232;1;X19Y11/C6;X19Y11/C6/W241;1;X15Y11/SEL1;X15Y11/SEL1/X02;1;X21Y8/D0;X21Y8/D0/E201;1;X15Y12/N210;X15Y12/N210/W814;1;X15Y11/X02;X15Y11/X02/N211;1;X20Y12/N800;X20Y12/N800/Q3;1;X15Y15/D7;X15Y15/D7/S241;1;X19Y12/W810;X19Y12/W810/W111;1;X15Y12/S220;X15Y12/S220/W814;1;X15Y14/S220;X15Y14/S220/S222;1;X15Y15/D1;X15Y15/D1/S221;1;X18Y16/D6;X18Y16/D6/W202;1;X10Y11/B3;X10Y11/B3/W212;1;X14Y11/X01;X14Y11/X01/E222;1;X14Y11/SEL1;X14Y11/SEL1/X01;1;X12Y12/W200;X12Y12/W200/W808;1;X9Y12/N210;X9Y12/N210/W212;1;X15Y7/D0;X15Y7/D0/W221;1;X16Y11/N810;X16Y11/N810/W814;1;X16Y7/W220;X16Y7/W220/N814;1;X15Y7/D1;X15Y7/D1/W221;1;X10Y11/B7;X10Y11/B7/W212;1;X20Y11/W810;X20Y11/W810/N111;1;X12Y11/W210;X12Y11/W210/W818;1;X10Y11/B5;X10Y11/B5/W212;1;X10Y11/B1;X10Y11/B1/W212;1;X11Y12/W210;X11Y12/W210/W818;1;X14Y11/SEL5;X14Y11/SEL5/X01;1;X12Y11/E220;X12Y11/E220/W818;1;X15Y15/D5;X15Y15/D5/S241;1;X15Y15/D3;X15Y15/D3/S221;1;X20Y12/EW10;X20Y12/EW10/Q3;1;X20Y12/SN10;X20Y12/SN10/Q3;1;X15Y12/S210;X15Y12/S210/W814;1;X20Y12/S800;X20Y12/S800/Q3;1;X15Y14/S240;X15Y14/S240/S212;1;X20Y16/W200;X20Y16/W200/S804;1;X20Y15/C2;X20Y15/C2/S262;1;X20Y13/S260;X20Y13/S260/S121;1;X20Y12/SN20;X20Y12/SN20/Q3;1;X20Y12/S210;X20Y12/S210/S100;1;X12Y8/W230;X12Y8/W230/N804;1;X10Y8/W260;X10Y8/W260/W232;1;X9Y8/SEL0;X9Y8/SEL0/W261;1;X10Y8/N200;X10Y8/N200/W202;1;X10Y7/D2;X10Y7/D2/N201;1;X12Y6/B1;X12Y6/B1/S232;1;X12Y8/W200;X12Y8/W200/N804;1;X10Y8/D2;X10Y8/D2/W202;1;X12Y6/E230;X12Y6/E230/S232;1;X13Y6/B0;X13Y6/B0/E231;1;X13Y6/B1;X13Y6/B1/E231;1;X12Y6/B0;X12Y6/B0/S232;1;X12Y4/S230;X12Y4/S230/N808;1;X12Y4/N100;X12Y4/N100/N808;1;X12Y3/B4;X12Y3/B4/N101;1;X20Y12/Q3;;1;X20Y12/W800;X20Y12/W800/Q3;1;X12Y12/N800;X12Y12/N800/W808;1;X12Y4/N230;X12Y4/N230/N808;1;X12Y3/B0;X12Y3/B0/N231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "b s_in"
          }
        },
        "din": {
          "hide_name": 0,
          "bits": [ 7607 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\arithmetic.v:7.16-7.19"
          }
        },
        "a_out[7]": {
          "hide_name": 0,
          "bits": [ 7818 ] ,
          "attributes": {
            "ROUTING": "X16Y13/B6;X16Y13/B6/E212;1;X15Y14/C7;X15Y14/C7/E241;1;X15Y14/B6;X15Y14/B6/E131;1;X14Y13/E830;X14Y13/E830/N131;1;X22Y13/N250;X22Y13/N250/E838;1;X22Y11/W250;X22Y11/W250/N252;1;X20Y11/A1;X20Y11/A1/W252;1;X20Y3/B3;X20Y3/B3/W212;1;X24Y4/C1;X24Y4/C1/E242;1;X22Y14/N240;X22Y14/N240/E828;1;X22Y12/N820;X22Y12/N820/N242;1;X22Y4/E240;X22Y4/E240/N828;1;X13Y13/A7;X13Y13/A7/N231;1;X24Y4/C0;X24Y4/C0/E242;1;X23Y6/N270;X23Y6/N270/E131;1;X23Y4/B4;X23Y4/B4/N272;1;X14Y13/B3;X14Y13/B3/N131;1;X16Y13/B2;X16Y13/B2/E212;1;X14Y14/E130;X14Y14/E130/Q4;1;X15Y14/B2;X15Y14/B2/E131;1;X14Y14/SN20;X14Y14/SN20/Q4;1;X14Y13/A7;X14Y13/A7/N121;1;X15Y13/C3;X15Y13/C3/N241;1;X14Y13/E240;X14Y13/E240/N241;1;X16Y13/C4;X16Y13/C4/E242;1;X14Y13/E210;X14Y13/E210/N111;1;X16Y14/A3;X16Y14/A3/X07;1;X21Y14/N240;X21Y14/N240/W101;1;X21Y12/N820;X21Y12/N820/N242;1;X21Y4/N130;X21Y4/N130/N828;1;X21Y3/D4;X21Y3/D4/N131;1;X14Y3/B7;X14Y3/B7/N251;1;X18Y15/N220;X18Y15/N220/E814;1;X16Y13/C5;X16Y13/C5/E262;1;X21Y14/X04;X21Y14/X04/W271;1;X21Y14/B0;X21Y14/B0/X04;1;X14Y14/N130;X14Y14/N130/Q4;1;X14Y6/E240;X14Y6/E240/N828;1;X16Y6/E820;X16Y6/E820/E242;1;X24Y6/N270;X24Y6/N270/E828;1;X24Y4/B5;X24Y4/B5/N272;1;X22Y13/N210;X22Y13/N210/E818;1;X22Y11/N810;X22Y11/N810/N212;1;X22Y3/W210;X22Y3/W210/N818;1;X14Y5/C6;X14Y5/C6/X05;1;X14Y5/C3;X14Y5/C3/N241;1;X15Y13/C7;X15Y13/C7/N201;1;X15Y14/D0;X15Y14/D0/E101;1;X15Y14/D3;X15Y14/D3/E101;1;X15Y14/D5;X15Y14/D5/E101;1;X14Y14/E100;X14Y14/E100/Q4;1;X15Y14/D1;X15Y14/D1/E101;1;X14Y10/W270;X14Y10/W270/N824;1;X13Y10/X08;X13Y10/X08/W271;1;X13Y10/B5;X13Y10/B5/X08;1;X21Y14/B3;X21Y14/B3/X04;1;X14Y13/E810;X14Y13/E810/N111;1;X22Y14/B1;X22Y14/B1/S240;1;X11Y11/B6;X11Y11/B6/N271;1;X22Y14/S240;X22Y14/S240/E828;1;X15Y14/C4;X15Y14/C4/E241;1;X16Y13/C7;X16Y13/C7/E242;1;X15Y14/N200;X15Y14/N200/E101;1;X13Y14/A2;X13Y14/A2/W131;1;X11Y11/B5;X11Y11/B5/N271;1;X13Y14/A3;X13Y14/A3/W131;1;X15Y13/C5;X15Y13/C5/N201;1;X14Y14/W130;X14Y14/W130/Q4;1;X14Y14/N240;X14Y14/N240/Q4;1;X17Y14/C5;X17Y14/C5/E241;1;X14Y13/C1;X14Y13/C1/N241;1;X16Y13/C0;X16Y13/C0/E262;1;X14Y13/E260;X14Y13/E260/N121;1;X15Y13/C1;X15Y13/C1/N241;1;X15Y13/C4;X15Y13/C4/N201;1;X14Y13/A2;X14Y13/A2/N111;1;X14Y14/E240;X14Y14/E240/Q4;1;X16Y14/X07;X16Y14/X07/E242;1;X16Y14/B1;X16Y14/B1/X07;1;X13Y14/W230;X13Y14/W230/W131;1;X13Y12/W270;X13Y12/W270/N272;1;X11Y12/N270;X11Y12/N270/W272;1;X11Y11/B1;X11Y11/B1/N231;1;X11Y12/N230;X11Y12/N230/N232;1;X11Y11/B0;X11Y11/B0/N231;1;X11Y11/B7;X11Y11/B7/N271;1;X11Y11/B4;X11Y11/B4/N271;1;X14Y4/N250;X14Y4/N250/N242;1;X11Y11/B2;X11Y11/B2/N231;1;X13Y14/N270;X13Y14/N270/W131;1;X14Y14/SN10;X14Y14/SN10/Q4;1;X15Y14/N240;X15Y14/N240/E101;1;X11Y11/B3;X11Y11/B3/N231;1;X11Y14/N230;X11Y14/N230/W232;1;X15Y13/C0;X15Y13/C0/N241;1;X21Y14/C1;X21Y14/C1/W101;1;X14Y5/C7;X14Y5/C7/X05;1;X14Y5/X05;X14Y5/X05/N241;1;X14Y5/C0;X14Y5/C0/N241;1;X14Y5/C1;X14Y5/C1/N241;1;X14Y5/C2;X14Y5/C2/N241;1;X14Y6/N240;X14Y6/N240/N828;1;X16Y13/C3;X16Y13/C3/E262;1;X16Y13/C1;X16Y13/C1/E262;1;X22Y6/W270;X22Y6/W270/E828;1;X20Y6/S270;X20Y6/S270/W272;1;X20Y8/B5;X20Y8/B5/S272;1;X23Y6/B7;X23Y6/B7/E131;1;X23Y6/B6;X23Y6/B6/E131;1;X14Y14/E820;X14Y14/E820/Q4;1;X22Y14/W100;X22Y14/W100/E828;1;X18Y13/D1;X18Y13/D1/N222;1;X13Y10/B6;X13Y10/B6/X08;1;X14Y15/E810;X14Y15/E810/S111;1;X22Y14/W270;X22Y14/W270/E828;1;X23Y5/C0;X23Y5/C0/N241;1;X22Y6/E130;X22Y6/E130/E828;1;X13Y10/A3;X13Y10/A3/W271;1;X14Y13/B0;X14Y13/B0/N131;1;X23Y6/N240;X23Y6/N240/E241;1;X23Y5/C1;X23Y5/C1/N241;1;X13Y14/N230;X13Y14/N230/W131;1;X14Y14/Q4;;1;X14Y14/N820;X14Y14/N820/Q4;1;X14Y6/E820;X14Y6/E820/N828;1;X22Y6/E240;X22Y6/E240/E828;1;X17Y14/C4;X17Y14/C4/E241;1;X16Y14/E240;X16Y14/E240/E242;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a p_out"
          }
        },
        "a_out[8]": {
          "hide_name": 0,
          "bits": [ 7808 ] ,
          "attributes": {
            "ROUTING": "X16Y13/A5;X16Y13/A5/N121;1;X21Y3/C0;X21Y3/C0/E241;1;X20Y5/N240;X20Y5/N240/N828;1;X17Y14/E800;X17Y14/E800/E101;1;X21Y14/N230;X21Y14/N230/E804;1;X21Y12/N800;X21Y12/N800/N232;1;X21Y4/N200;X21Y4/N200/N808;1;X21Y3/C4;X21Y3/C4/N201;1;X17Y11/A7;X17Y11/A7/E271;1;X12Y13/A0;X12Y13/A0/W272;1;X17Y14/E270;X17Y14/E270/E131;1;X19Y14/E270;X19Y14/E270/E272;1;X21Y14/A3;X21Y14/A3/E272;1;X15Y14/N230;X15Y14/N230/W131;1;X15Y13/W230;X15Y13/W230/N231;1;X13Y13/B2;X13Y13/B2/W232;1;X16Y13/N270;X16Y13/N270/N131;1;X16Y13/E820;X16Y13/E820/N121;1;X21Y3/C1;X21Y3/C1/E241;1;X20Y3/E240;X20Y3/E240/N242;1;X16Y11/E270;X16Y11/E270/N272;1;X13Y10/A7;X13Y10/A7/W252;1;X15Y8/B4;X15Y8/B4/S252;1;X15Y8/B5;X15Y8/B5/S252;1;X24Y13/W210;X24Y13/W210/E818;1;X22Y13/B7;X22Y13/B7/W212;1;X16Y14/W130;X16Y14/W130/Q4;1;X20Y13/N820;X20Y13/N820/E824;1;X12Y13/A4;X12Y13/A4/W272;1;X24Y4/D6;X24Y4/D6/N261;1;X15Y14/W250;X15Y14/W250/W111;1;X13Y14/A1;X13Y14/A1/W252;1;X16Y13/N810;X16Y13/N810/N111;1;X16Y5/E810;X16Y5/E810/N818;1;X24Y5/W210;X24Y5/W210/E818;1;X23Y5/B5;X23Y5/B5/W211;1;X15Y5/A7;X15Y5/A7/W271;1;X22Y14/X04;X22Y14/X04/W272;1;X22Y14/B2;X22Y14/B2/X04;1;X16Y10/E820;X16Y10/E820/N824;1;X20Y10/N240;X20Y10/N240/E824;1;X20Y8/X07;X20Y8/X07/N242;1;X20Y8/A5;X20Y8/A5/X07;1;X16Y14/A1;X16Y14/A1/X03;1;X17Y14/B0;X17Y14/B0/E131;1;X16Y14/E130;X16Y14/E130/Q4;1;X17Y14/B1;X17Y14/B1/E131;1;X16Y14/SN20;X16Y14/SN20/Q4;1;X17Y14/A5;X17Y14/A5/E111;1;X17Y14/A4;X17Y14/A4/E111;1;X14Y5/N230;X14Y5/N230/W232;1;X16Y5/W230;X16Y5/W230/N131;1;X16Y13/A0;X16Y13/A0/N111;1;X16Y13/A3;X16Y13/A3/N111;1;X16Y14/SN10;X16Y14/SN10/Q4;1;X16Y13/A1;X16Y13/A1/N111;1;X16Y5/E270;X16Y5/E270/N131;1;X18Y5/E820;X18Y5/E820/E272;1;X22Y5/N270;X22Y5/N270/E824;1;X22Y3/B7;X22Y3/B7/N272;1;X15Y10/W250;X15Y10/W250/N834;1;X15Y13/A0;X15Y13/A0/W271;1;X15Y13/A7;X15Y13/A7/W271;1;X15Y13/A4;X15Y13/A4/W271;1;X15Y13/A3;X15Y13/A3/N251;1;X15Y13/A5;X15Y13/A5/W271;1;X16Y14/X03;X16Y14/X03/Q4;1;X16Y14/EW10;X16Y14/EW10/Q4;1;X15Y14/N250;X15Y14/N250/W111;1;X15Y12/W250;X15Y12/W250/N252;1;X13Y12/A5;X13Y12/A5/W252;1;X14Y13/W270;X14Y13/W270/W272;1;X16Y14/N130;X16Y14/N130/Q4;1;X16Y13/W270;X16Y13/W270/N131;1;X15Y13/A1;X15Y13/A1/W271;1;X23Y13/B7;X23Y13/B7/W211;1;X16Y14/E820;X16Y14/E820/Q4;1;X24Y14/W270;X24Y14/W270/E828;1;X22Y14/X08;X22Y14/X08/W272;1;X22Y14/B6;X22Y14/B6/X08;1;X17Y14/E820;X17Y14/E820/E121;1;X21Y14/S240;X21Y14/S240/E824;1;X21Y14/B1;X21Y14/B1/S240;1;X24Y5/N260;X24Y5/N260/E838;1;X15Y14/N830;X15Y14/N830/W131;1;X16Y13/E810;X16Y13/E810/N111;1;X23Y12/B4;X23Y12/B4/N272;1;X15Y14/E820;X15Y14/E820/W121;1;X23Y14/N270;X23Y14/N270/E828;1;X23Y12/B5;X23Y12/B5/N272;1;X16Y13/W230;X16Y13/W230/N131;1;X22Y14/B4;X22Y14/B4/X08;1;X14Y13/W260;X14Y13/W260/W232;1;X13Y13/C3;X13Y13/C3/W261;1;X14Y5/A2;X14Y5/A2/W272;1;X16Y6/N130;X16Y6/N130/N828;1;X16Y5/W270;X16Y5/W270/N131;1;X14Y5/A3;X14Y5/A3/W272;1;X16Y14/N820;X16Y14/N820/Q4;1;X16Y6/N240;X16Y6/N240/N828;1;X16Y4/E240;X16Y4/E240/N242;1;X18Y4/C6;X18Y4/C6/E242;1;X12Y13/A5;X12Y13/A5/W272;1;X16Y14/EW20;X16Y14/EW20/Q4;1;X15Y6/S250;X15Y6/S250/N838;1;X16Y14/A0;X16Y14/A0/X03;1;X16Y5/E830;X16Y5/E830/N131;1;X15Y14/W220;X15Y14/W220/W121;1;X14Y13/A3;X14Y13/A3/W272;1;X16Y14/Q4;;1;X16Y14/E100;X16Y14/E100/Q4;1;X14Y14/D4;X14Y14/D4/W221;1;X16Y13/A4;X16Y13/A4/N121;1;X16Y13/A7;X16Y13/A7/N121;1;X14Y13/B1;X14Y13/B1/W232;1;X14Y3/A4;X14Y3/A4/N232;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a p_out"
          }
        },
        "a_out[9]": {
          "hide_name": 0,
          "bits": [ 7793 ] ,
          "attributes": {
            "ROUTING": "X21Y7/C3;X21Y7/C3/N262;1;X18Y4/A6;X18Y4/A6/W272;1;X22Y6/E230;X22Y6/E230/E232;1;X24Y6/B4;X24Y6/B4/E232;1;X20Y11/W260;X20Y11/W260/E130;1;X18Y11/W270;X18Y11/W270/W262;1;X17Y11/A6;X17Y11/A6/W271;1;X22Y8/B5;X22Y8/B5/E231;1;X20Y6/C4;X20Y6/C4/N222;1;X20Y7/C3;X20Y7/C3/X01;1;X20Y7/X01;X20Y7/X01/N202;1;X20Y6/E230;X20Y6/E230/N804;1;X14Y12/B6;X14Y12/B6/W232;1;X22Y13/S210;X22Y13/S210/S202;1;X22Y14/B0;X22Y14/B0/S211;1;X21Y14/A0;X21Y14/A0/S271;1;X22Y2/B0;X22Y2/B0/E232;1;X16Y12/S240;X16Y12/S240/W824;1;X16Y14/D4;X16Y14/D4/S242;1;X13Y12/A2;X13Y12/A2/S251;1;X13Y13/B6;X13Y13/B6/S252;1;X14Y13/A0;X14Y13/A0/X01;1;X22Y7/N230;X22Y7/N230/E232;1;X22Y5/E230;X22Y5/E230/N232;1;X23Y5/B6;X23Y5/B6/E231;1;X16Y5/B7;X16Y5/B7/W232;1;X21Y6/C1;X21Y6/C1/E261;1;X22Y2/B1;X22Y2/B1/E232;1;X24Y3/S230;X24Y3/S230/N808;1;X24Y5/X08;X24Y5/X08/S232;1;X24Y5/B7;X24Y5/B7/X08;1;X22Y3/B1;X22Y3/B1/X05;1;X16Y5/B6;X16Y5/B6/W232;1;X18Y5/W230;X18Y5/W230/N232;1;X20Y11/S200;X20Y11/S200/Q0;1;X20Y13/S210;X20Y13/S210/S202;1;X20Y14/B0;X20Y14/B0/S211;1;X20Y11/E130;X20Y11/E130/Q0;1;X21Y11/N230;X21Y11/N230/E131;1;X21Y9/N260;X21Y9/N260/N232;1;X21Y7/C0;X21Y7/C0/N262;1;X16Y11/S230;X16Y11/S230/W804;1;X16Y12/W230;X16Y12/W230/S231;1;X17Y14/A0;X17Y14/A0/W272;1;X20Y12/S260;X20Y12/S260/S121;1;X20Y14/C1;X20Y14/C1/S262;1;X19Y14/W270;X19Y14/W270/S271;1;X20Y7/C1;X20Y7/C1/W230;1;X20Y7/C5;X20Y7/C5/E230;1;X20Y7/W230;X20Y7/W230/N804;1;X20Y11/N200;X20Y11/N200/Q0;1;X20Y9/N210;X20Y9/N210/N202;1;X20Y11/N100;X20Y11/N100/Q0;1;X20Y10/N800;X20Y10/N800/N101;1;X20Y14/E260;X20Y14/E260/S262;1;X22Y14/C5;X22Y14/C5/E262;1;X21Y11/S260;X21Y11/S260/E121;1;X21Y13/S270;X21Y13/S270/S262;1;X21Y14/A1;X21Y14/A1/S271;1;X20Y10/N220;X20Y10/N220/N121;1;X20Y6/C5;X20Y6/C5/N222;1;X20Y6/C0;X20Y6/C0/N241;1;X20Y7/N240;X20Y7/N240/N212;1;X20Y11/E200;X20Y11/E200/Q0;1;X22Y11/S200;X22Y11/S200/E202;1;X20Y6/C7;X20Y6/C7/N222;1;X21Y9/N230;X21Y9/N230/N222;1;X20Y8/N220;X20Y8/N220/N222;1;X21Y8/E230;X21Y8/E230/N231;1;X21Y7/C4;X21Y7/C4/N222;1;X21Y7/C7;X21Y7/C7/N222;1;X20Y4/W270;X20Y4/W270/N828;1;X21Y11/N220;X21Y11/N220/E121;1;X21Y9/N220;X21Y9/N220/N222;1;X21Y7/C5;X21Y7/C5/N222;1;X20Y12/N820;X20Y12/N820/S121;1;X20Y11/EW20;X20Y11/EW20/Q0;1;X21Y12/D7;X21Y12/D7/S261;1;X21Y7/C1;X21Y7/C1/N262;1;X20Y14/B3;X20Y14/B3/S211;1;X21Y6/C3;X21Y6/C3/E261;1;X20Y10/N830;X20Y10/N830/N131;1;X20Y11/N130;X20Y11/N130/Q0;1;X21Y6/C0;X21Y6/C0/E261;1;X21Y6/C7;X21Y6/C7/E261;1;X20Y3/N230;X20Y3/N230/N808;1;X20Y2/E230;X20Y2/E230/N231;1;X20Y7/C0;X20Y7/C0/W230;1;X19Y11/S260;X19Y11/S260/W121;1;X19Y13/S270;X19Y13/S270/S262;1;X16Y4/X08;X16Y4/X08/S231;1;X16Y4/B6;X16Y4/B6/X08;1;X21Y3/A1;X21Y3/A1/X01;1;X24Y4/C6;X24Y4/C6/S131;1;X20Y6/C3;X20Y6/C3/N241;1;X22Y13/B3;X22Y13/B3/X03;1;X22Y13/B4;X22Y13/B4/X03;1;X22Y3/X05;X22Y3/X05/E202;1;X22Y3/B0;X22Y3/B0/X05;1;X15Y8/A4;X15Y8/A4/W271;1;X20Y10/W820;X20Y10/W820/N121;1;X16Y10/N270;X16Y10/N270/W824;1;X16Y8/W270;X16Y8/W270/N272;1;X15Y8/A5;X15Y8/A5/W271;1;X12Y12/E240;X12Y12/E240/W828;1;X14Y12/C7;X14Y12/C7/E242;1;X20Y3/E200;X20Y3/E200/N808;1;X24Y3/S130;X24Y3/S130/N808;1;X22Y13/X03;X22Y13/X03/S202;1;X20Y11/E800;X20Y11/E800/Q0;1;X24Y11/N800;X24Y11/N800/E804;1;X21Y3/A0;X21Y3/A0/X01;1;X13Y12/A3;X13Y12/A3/S251;1;X14Y10/B0;X14Y10/B0/N231;1;X14Y11/N230;X14Y11/N230/E232;1;X14Y10/B1;X14Y10/B1/N231;1;X20Y11/N800;X20Y11/N800/Q0;1;X21Y3/X01;X21Y3/X01/E201;1;X13Y12/A6;X13Y12/A6/S231;1;X18Y7/N230;X18Y7/N230/W232;1;X16Y3/S230;X16Y3/S230/N808;1;X21Y6/C4;X21Y6/C4/E261;1;X20Y6/E260;X20Y6/E260/N834;1;X13Y12/A7;X13Y12/A7/S231;1;X20Y11/SN20;X20Y11/SN20/Q0;1;X20Y12/W820;X20Y12/W820/S121;1;X21Y11/W830;X21Y11/W830/E131;1;X13Y11/S250;X13Y11/S250/W838;1;X16Y4/A2;X16Y4/A2/S131;1;X16Y4/A3;X16Y4/A3/S131;1;X16Y4/A0;X16Y4/A0/S131;1;X16Y11/N800;X16Y11/N800/W804;1;X16Y3/S130;X16Y3/S130/N808;1;X16Y4/A1;X16Y4/A1/S131;1;X12Y11/E200;X12Y11/E200/W808;1;X14Y11/S200;X14Y11/S200/E202;1;X14Y13/X01;X14Y13/X01/S202;1;X14Y13/A1;X14Y13/A1/X01;1;X17Y14/A1;X17Y14/A1/W272;1;X20Y9/N200;X20Y9/N200/N202;1;X20Y7/C7;X20Y7/C7/N202;1;X20Y7/C4;X20Y7/C4/E230;1;X20Y7/E230;X20Y7/E230/N804;1;X20Y11/Q0;;1;X20Y11/W800;X20Y11/W800/Q0;1;X12Y11/E230;X12Y11/E230/W808;1;X13Y11/S230;X13Y11/S230/E231;1;X13Y13/B3;X13Y13/B3/S232;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a p_out"
          }
        },
        "a_out[10]": {
          "hide_name": 0,
          "bits": [ 7783 ] ,
          "attributes": {
            "ROUTING": "X22Y2/A0;X22Y2/A0/E252;1;X19Y7/E800;X19Y7/E800/S101;1;X23Y7/S800;X23Y7/S800/E804;1;X23Y11/E230;X23Y11/E230/S804;1;X24Y11/B4;X24Y11/B4/E231;1;X21Y14/E230;X21Y14/E230/E222;1;X22Y14/B3;X22Y14/B3/E231;1;X18Y14/W800;X18Y14/W800/S808;1;X14Y14/N230;X14Y14/N230/W804;1;X14Y13/A4;X14Y13/A4/N231;1;X20Y11/D0;X20Y11/D0/E221;1;X21Y7/X05;X21Y7/X05/E222;1;X21Y7/A2;X21Y7/A2/X05;1;X19Y6/S830;X19Y6/S830/S130;1;X19Y14/W260;X19Y14/W260/S838;1;X17Y14/W270;X17Y14/W270/W262;1;X16Y14/A6;X16Y14/A6/W271;1;X20Y14/A3;X20Y14/A3/X05;1;X20Y7/B4;X20Y7/B4/E231;1;X19Y9/S220;X19Y9/S220/S222;1;X19Y11/E220;X19Y11/E220/S222;1;X20Y14/X05;X20Y14/X05/E221;1;X19Y6/B0;X19Y6/B0/S100;1;X19Y6/B1;X19Y6/B1/S100;1;X18Y5/B0;X18Y5/B0/N231;1;X18Y6/N230;X18Y6/N230/W131;1;X18Y5/B3;X18Y5/B3/N231;1;X24Y7/A2;X24Y7/A2/S251;1;X19Y5/E220;X19Y5/E220/N121;1;X21Y5/E230;X21Y5/E230/E222;1;X19Y5/W260;X19Y5/W260/N121;1;X18Y5/C1;X18Y5/C1/W261;1;X19Y5/N270;X19Y5/N270/N131;1;X22Y2/A1;X22Y2/A1/E252;1;X22Y3/A1;X22Y3/A1/E271;1;X21Y3/E270;X21Y3/E270/E272;1;X20Y7/A6;X20Y7/A6/S211;1;X23Y5/B2;X23Y5/B2/E232;1;X19Y6/W810;X19Y6/W810/Q2;1;X11Y6/S210;X11Y6/S210/W818;1;X11Y8/S240;X11Y8/S240/S212;1;X11Y10/S250;X11Y10/S250/S242;1;X11Y12/E250;X11Y12/E250/S252;1;X13Y12/A0;X13Y12/A0/E252;1;X21Y6/A6;X21Y6/A6/X01;1;X18Y6/N270;X18Y6/N270/W131;1;X18Y5/A2;X18Y5/A2/N271;1;X21Y6/B5;X21Y6/B5/X01;1;X20Y6/S210;X20Y6/S210/E111;1;X21Y6/A2;X21Y6/A2/X05;1;X20Y6/B1;X20Y6/B1/E131;1;X22Y3/A0;X22Y3/A0/E271;1;X20Y6/B7;X20Y6/B7/E131;1;X20Y6/B4;X20Y6/B4/E131;1;X20Y6/B5;X20Y6/B5/E131;1;X20Y6/B0;X20Y6/B0/E131;1;X20Y6/B3;X20Y6/B3/E131;1;X16Y5/A6;X16Y5/A6/N211;1;X16Y4/A6;X16Y4/A6/N212;1;X21Y6/B0;X21Y6/B0/X05;1;X21Y6/X01;X21Y6/X01/E222;1;X21Y6/B3;X21Y6/B3/X01;1;X19Y6/E220;X19Y6/E220/Q2;1;X21Y6/X05;X21Y6/X05/E222;1;X21Y6/B1;X21Y6/B1/X05;1;X20Y7/B7;X20Y7/B7/E231;1;X20Y7/B0;X20Y7/B0/E231;1;X20Y7/B3;X20Y7/B3/S211;1;X20Y7/B5;X20Y7/B5/E231;1;X20Y7/B1;X20Y7/B1/S211;1;X21Y7/B4;X21Y7/B4/E232;1;X19Y6/SN20;X19Y6/SN20/Q2;1;X21Y12/C7;X21Y12/C7/N222;1;X18Y8/C6;X18Y8/C6/S202;1;X18Y8/C1;X18Y8/C1/S242;1;X18Y8/C4;X18Y8/C4/S202;1;X18Y8/C5;X18Y8/C5/S202;1;X18Y6/S200;X18Y6/S200/W101;1;X18Y8/C7;X18Y8/C7/S202;1;X19Y6/W100;X19Y6/W100/Q2;1;X18Y8/C3;X18Y8/C3/S242;1;X18Y6/S240;X18Y6/S240/W101;1;X18Y8/C0;X18Y8/C0/S242;1;X18Y8/C2;X18Y8/C2/S242;1;X14Y10/A0;X14Y10/A0/W272;1;X14Y10/A1;X14Y10/A1/W272;1;X20Y6/E250;X20Y6/E250/E111;1;X22Y6/S250;X22Y6/S250/E252;1;X22Y8/B7;X22Y8/B7/S252;1;X21Y7/B7;X21Y7/B7/E232;1;X21Y7/B3;X21Y7/B3/E232;1;X21Y7/B5;X21Y7/B5/E232;1;X21Y7/B1;X21Y7/B1/E232;1;X21Y7/B0;X21Y7/B0/E232;1;X19Y7/E230;X19Y7/E230/S131;1;X18Y11/C7;X18Y11/C7/W261;1;X19Y6/E810;X19Y6/E810/Q2;1;X23Y6/S210;X23Y6/S210/E814;1;X23Y8/B3;X23Y8/B3/S212;1;X18Y11/C4;X18Y11/C4/W261;1;X19Y7/S220;X19Y7/S220/S121;1;X18Y11/C5;X18Y11/C5/W261;1;X16Y4/B7;X16Y4/B7/N272;1;X20Y6/E810;X20Y6/E810/E111;1;X24Y6/S210;X24Y6/S210/E814;1;X24Y7/B3;X24Y7/B3/S211;1;X21Y6/B4;X21Y6/B4/X01;1;X16Y5/A7;X16Y5/A7/N211;1;X21Y6/B7;X21Y6/B7/X05;1;X19Y6/N130;X19Y6/N130/Q2;1;X14Y10/S230;X14Y10/S230/W804;1;X14Y12/A7;X14Y12/A7/S232;1;X24Y6/S250;X24Y6/S250/E834;1;X24Y7/B7;X24Y7/B7/S251;1;X20Y2/E250;X20Y2/E250/N834;1;X20Y6/N830;X20Y6/N830/E131;1;X19Y3/E270;X19Y3/E270/N272;1;X21Y14/N220;X21Y14/N220/E222;1;X18Y10/W800;X18Y10/W800/S804;1;X19Y6/E130;X19Y6/E130/Q2;1;X20Y6/E830;X20Y6/E830/E131;1;X24Y6/N250;X24Y6/N250/E834;1;X24Y5/B4;X24Y5/B4/N251;1;X19Y14/E210;X19Y14/E210/S818;1;X20Y14/B1;X20Y14/B1/E211;1;X19Y6/S130;X19Y6/S130/Q2;1;X18Y6/S800;X18Y6/S800/W101;1;X19Y11/W260;X19Y11/W260/S834;1;X18Y6/W270;X18Y6/W270/W131;1;X16Y6/N270;X16Y6/N270/W272;1;X19Y14/E220;X19Y14/E220/S818;1;X21Y14/D4;X21Y14/D4/E222;1;X20Y6/S250;X20Y6/S250/E111;1;X20Y7/A2;X20Y7/A2/S251;1;X16Y10/W270;X16Y10/W270/W262;1;X19Y6/W130;X19Y6/W130/Q2;1;X18Y6/S830;X18Y6/S830/W131;1;X16Y6/N210;X16Y6/N210/W212;1;X18Y10/W260;X18Y10/W260/S834;1;X18Y6/W210;X18Y6/W210/W111;1;X19Y6/S810;X19Y6/S810/Q2;1;X19Y7/S830;X19Y7/S830/S131;1;X18Y11/C6;X18Y11/C6/W261;1;X19Y6/Q2;;1;X19Y6/EW10;X19Y6/EW10/Q2;1;X21Y7/X06;X21Y7/X06/E232;1;X21Y7/A6;X21Y7/A6/X06;1;X19Y6/S100;X19Y6/S100/Q2;1;X19Y7/E220;X19Y7/E220/S121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a p_out"
          }
        },
        "a_out[11]": {
          "hide_name": 0,
          "bits": [ 7771 ] ,
          "attributes": {
            "ROUTING": "X20Y13/W820;X20Y13/W820/S824;1;X12Y13/E270;X12Y13/E270/W828;1;X14Y13/A6;X14Y13/A6/E272;1;X21Y5/B3;X21Y5/B3/N231;1;X13Y8/E230;X13Y8/E230/E131;1;X15Y8/B0;X15Y8/B0/E232;1;X20Y9/S820;X20Y9/S820/S121;1;X20Y13/E270;X20Y13/E270/S824;1;X21Y13/A6;X21Y13/A6/E271;1;X21Y5/B2;X21Y5/B2/N231;1;X21Y6/A5;X21Y6/A5/N232;1;X21Y7/A7;X21Y7/A7/N231;1;X21Y8/N230;X21Y8/N230/E131;1;X21Y6/A4;X21Y6/A4/N232;1;X14Y4/A6;X14Y4/A6/E272;1;X20Y6/A1;X20Y6/A1/X03;1;X20Y7/W270;X20Y7/W270/N131;1;X18Y7/N270;X18Y7/N270/W272;1;X18Y5/A3;X18Y5/A3/N272;1;X12Y8/E270;X12Y8/E270/W828;1;X14Y8/S270;X14Y8/S270/E272;1;X14Y10/A3;X14Y10/A3/S272;1;X20Y9/S810;X20Y9/S810/S111;1;X20Y13/E220;X20Y13/E220/S814;1;X22Y13/E230;X22Y13/E230/E222;1;X23Y13/B4;X23Y13/B4/E231;1;X19Y6/X08;X19Y6/X08/N252;1;X19Y6/D2;X19Y6/D2/X08;1;X20Y8/SN20;X20Y8/SN20/Q4;1;X20Y7/A7;X20Y7/A7/N121;1;X20Y7/A3;X20Y7/A3/N111;1;X20Y7/E810;X20Y7/E810/N111;1;X24Y7/N210;X24Y7/N210/E814;1;X24Y5/A4;X24Y5/A4/N212;1;X20Y7/A1;X20Y7/A1/N111;1;X20Y6/A4;X20Y6/A4/X07;1;X20Y6/A7;X20Y6/A7/X03;1;X20Y6/X03;X20Y6/X03/N242;1;X20Y6/A0;X20Y6/A0/X03;1;X20Y6/A3;X20Y6/A3/X07;1;X20Y8/N240;X20Y8/N240/Q4;1;X20Y6/X07;X20Y6/X07/N242;1;X20Y6/A5;X20Y6/A5/X07;1;X18Y8/A6;X18Y8/A6/X03;1;X18Y8/A4;X18Y8/A4/X07;1;X18Y8/A7;X18Y8/A7/X03;1;X18Y8/A2;X18Y8/A2/X07;1;X18Y8/A5;X18Y8/A5/X07;1;X18Y8/X07;X18Y8/X07/W242;1;X18Y8/A3;X18Y8/A3/X07;1;X18Y8/A0;X18Y8/A0/X03;1;X20Y8/W240;X20Y8/W240/Q4;1;X18Y8/X03;X18Y8/X03/W242;1;X18Y8/A1;X18Y8/A1/X03;1;X21Y7/A4;X21Y7/A4/N231;1;X21Y7/A5;X21Y7/A5/N231;1;X21Y7/A3;X21Y7/A3/N251;1;X21Y6/A7;X21Y6/A7/N232;1;X21Y7/A0;X21Y7/A0/N251;1;X21Y7/A1;X21Y7/A1/N251;1;X20Y5/A0;X20Y5/A0/N272;1;X20Y7/N270;X20Y7/N270/N131;1;X20Y5/A1;X20Y5/A1/N272;1;X20Y8/N130;X20Y8/N130/Q4;1;X20Y7/N230;X20Y7/N230/N131;1;X20Y5/W230;X20Y5/W230/N232;1;X18Y5/B1;X18Y5/B1/W232;1;X21Y6/A1;X21Y6/A1/N252;1;X19Y8/W210;X19Y8/W210/W111;1;X17Y8/W240;X17Y8/W240/W212;1;X15Y8/C1;X15Y8/C1/W242;1;X21Y6/N250;X21Y6/N250/N252;1;X21Y5/A1;X21Y5/A1/N251;1;X12Y8/E130;X12Y8/E130/W828;1;X14Y12/A0;X14Y12/A0/E272;1;X20Y14/A0;X20Y14/A0/N272;1;X14Y12/A3;X14Y12/A3/E272;1;X24Y11/B3;X24Y11/B3/S232;1;X22Y13/A1;X22Y13/A1/S271;1;X20Y8/E130;X20Y8/E130/Q4;1;X21Y6/A0;X21Y6/A0/N252;1;X21Y6/N230;X21Y6/N230/N232;1;X21Y6/A3;X21Y6/A3/N252;1;X20Y9/E800;X20Y9/E800/S101;1;X20Y8/S100;X20Y8/S100/Q4;1;X24Y9/S230;X24Y9/S230/E804;1;X24Y11/B2;X24Y11/B2/S232;1;X20Y8/SN10;X20Y8/SN10/Q4;1;X19Y6/A0;X19Y6/A0/N252;1;X19Y8/N250;X19Y8/N250/W111;1;X19Y6/A1;X19Y6/A1/N252;1;X21Y5/A0;X21Y5/A0/N251;1;X18Y11/A5;X18Y11/A5/W252;1;X20Y9/S250;X20Y9/S250/S111;1;X18Y11/A4;X18Y11/A4/W252;1;X22Y12/A7;X22Y12/A7/E272;1;X18Y11/A7;X18Y11/A7/W252;1;X20Y11/W250;X20Y11/W250/S252;1;X22Y13/A0;X22Y13/A0/S271;1;X20Y8/E820;X20Y8/E820/Q4;1;X24Y8/N270;X24Y8/N270/E824;1;X24Y6/B5;X24Y6/B5/N272;1;X21Y8/S810;X21Y8/S810/E111;1;X21Y16/N220;X21Y16/N220/S818;1;X21Y14/C4;X21Y14/C4/N222;1;X20Y8/EW10;X20Y8/EW10/Q4;1;X21Y8/N250;X21Y8/N250/E111;1;X21Y7/E250;X21Y7/E250/N251;1;X23Y7/N250;X23Y7/N250/E252;1;X23Y5/A2;X23Y5/A2/N252;1;X18Y4/C3;X18Y4/C3/W242;1;X20Y4/W820;X20Y4/W820/N824;1;X12Y4/E270;X12Y4/E270/W828;1;X20Y7/A0;X20Y7/A0/N111;1;X22Y12/B0;X22Y12/B0/X04;1;X20Y12/E270;X20Y12/E270/S824;1;X22Y12/X04;X22Y12/X04/E272;1;X22Y12/B1;X22Y12/B1/X04;1;X22Y12/S270;X22Y12/S270/E272;1;X24Y7/B4;X24Y7/B4/N271;1;X18Y4/W240;X18Y4/W240/W242;1;X24Y11/B5;X24Y11/B5/S272;1;X18Y4/B2;X18Y4/B2/W240;1;X24Y11/B7;X24Y11/B7/S272;1;X20Y9/E820;X20Y9/E820/S121;1;X24Y9/S270;X24Y9/S270/E824;1;X18Y11/A6;X18Y11/A6/W252;1;X20Y8/S820;X20Y8/S820/Q4;1;X20Y16/N270;X20Y16/N270/S828;1;X20Y14/A1;X20Y14/A1/N272;1;X20Y8/N820;X20Y8/N820/Q4;1;X20Y4/W240;X20Y4/W240/N824;1;X18Y4/W250;X18Y4/W250/W242;1;X16Y4/A7;X16Y4/A7/W252;1;X12Y12/E270;X12Y12/E270/S824;1;X20Y8/Q4;;1;X20Y8/W820;X20Y8/W820/Q4;1;X20Y7/A4;X20Y7/A4/N121;1;X12Y8/S820;X12Y8/S820/W828;1;X20Y7/A5;X20Y7/A5/N121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a p_out"
          }
        },
        "a_out[12]": {
          "hide_name": 0,
          "bits": [ 7761 ] ,
          "attributes": {
            "ROUTING": "X22Y5/Q2;;5;X22Y5/S100;X22Y5/S100/Q2;5;X22Y6/W240;X22Y6/W240/S101;5;X20Y6/S240;X20Y6/S240/W242;5;X20Y8/D4;X20Y8/D4/S242;5;X22Y5/S130;X22Y5/S130/Q2;5;X22Y6/A0;X22Y6/A0/S131;5;X23Y4/A0;X23Y4/A0/N251;5;X23Y5/N250;X23Y5/N250/E111;5;X23Y4/A1;X23Y4/A1/N251;5;X22Y5/EW10;X22Y5/EW10/Q2;5;X23Y5/N210;X23Y5/N210/E111;5;X23Y4/A6;X23Y4/A6/N211;5;X21Y5/A2;X21Y5/A2/W131;5;X22Y5/W130;X22Y5/W130/Q2;5;X21Y5/A3;X21Y5/A3/W131;5;X18Y5/N810;X18Y5/N810/W814;5;X18Y1/W210;X18Y1/W210/N814;5;X17Y1/N210;X17Y1/N210/W211;5;X17Y0/A6;X17Y0/A6/N211;5;X14Y4/B0;X14Y4/B0/N211;5;X14Y4/B1;X14Y4/B1/N211;5;X14Y5/N210;X14Y5/N210/W818;5;X14Y4/B2;X14Y4/B2/N211;5;X15Y8/A6;X15Y8/A6/N211;5;X22Y5/W810;X22Y5/W810/Q2;5;X14Y5/S810;X14Y5/S810/W818;5;X14Y9/E210;X14Y9/E210/S814;5;X15Y9/N210;X15Y9/N210/E211;5;X15Y8/A7;X15Y8/A7/N211;5;X23Y5/S830;X23Y5/S830/E131;5;X23Y9/W830;X23Y9/W830/S834;5;X15Y9/N250;X15Y9/N250/W838;5;X15Y8/A1;X15Y8/A1/N251;5;X22Y5/E130;X22Y5/E130/Q2;5;X22Y5/A7;X22Y5/A7/E130;5;X22Y12/A0;X22Y12/A0/X01;5;X22Y13/N220;X22Y13/N220/S818;5;X22Y12/X01;X22Y12/X01/N221;5;X22Y12/A1;X22Y12/A1/X01;5;X22Y5/W100;X22Y5/W100/Q2;5;X21Y5/S800;X21Y5/S800/W101;5;X21Y13/N100;X21Y13/N100/S808;5;X21Y12/B4;X21Y12/B4/N101;5;X22Y5/E810;X22Y5/E810/Q2;5;X26Y5/N810;X26Y5/N810/E814;5;X26Y1/W210;X26Y1/W210/N814;5;X25Y1/N210;X25Y1/N210/W211;5;X25Y0/A6;X25Y0/A6/N211;5;X23Y13/B0;X23Y13/B0/E211;5;X22Y5/S220;X22Y5/S220/Q2;5;X22Y7/S230;X22Y7/S230/S222;5;X22Y8/A4;X22Y8/A4/S231;5;X22Y13/W210;X22Y13/W210/S818;5;X21Y13/B2;X21Y13/B2/W211;5;X22Y5/S810;X22Y5/S810/Q2;5;X22Y13/E210;X22Y13/E210/S818;5;X23Y13/B2;X23Y13/B2/E211;5;X25Y11/LBO0;X25Y11/LBO0/LT01;5;X25Y11/W220;X25Y11/W220/LB21;5;X24Y11/X05;X24Y11/X05/W221;5;X24Y11/B6;X24Y11/B6/X05;5;X24Y13/B6;X24Y13/B6/W231;5;X25Y7/LBO0;X25Y7/LBO0/LT01;5;X25Y7/W220;X25Y7/W220/LB21;5;X24Y7/X05;X24Y7/X05/W221;5;X24Y7/A5;X24Y7/A5/X05;5;X27Y13/W220;X27Y13/W220/LB21;5;X25Y13/W230;X25Y13/W230/W222;5;X24Y13/B0;X24Y13/B0/W231;5;X25Y13/LBO0;X25Y13/LBO0/LT01;5;X25Y13/W220;X25Y13/W220/LB21;5;X24Y13/X01;X24Y13/X01/W221;5;X24Y13/B2;X24Y13/B2/X01;5;X16Y8/A7;X16Y8/A7/S210;5;X18Y8/E220;X18Y8/E220/LB21;5;X20Y8/W810;X20Y8/W810/E222;5;X16Y8/S210;X16Y8/S210/W814;5;X16Y8/A6;X16Y8/A6/S210;5;X17Y8/LBO0;X17Y8/LBO0/LT01;5;X17Y8/S220;X17Y8/S220/LB21;5;X17Y9/W220;X17Y9/W220/S221;5;X16Y9/N220;X16Y9/N220/W221;5;X16Y8/X07;X16Y8/X07/N221;5;X16Y8/A5;X16Y8/A5/X07;5;X25Y0/LT02;X25Y0/LT02/A6;5;X25Y6/LBO0;X25Y6/LBO0/LT01;5;X25Y6/W220;X25Y6/W220/LB21;5;X24Y6/X05;X24Y6/X05/W221;5;X24Y6/A5;X24Y6/A5/X05;5;X18Y5/A1;X18Y5/A1/X01;5;X17Y5/E220;X17Y5/E220/LB21;5;X18Y5/X01;X18Y5/X01/E221;5;X18Y5/A0;X18Y5/A0/X01;5;X16Y7/N220;X16Y7/N220/LB21;5;X16Y7/C1;X16Y7/C1/N220;5;X17Y7/LBO0;X17Y7/LBO0/LT01;5;X19Y7/W220;X19Y7/W220/LB21;5;X17Y7/W230;X17Y7/W230/W222;5;X16Y7/B0;X16Y7/B0/W231;5;X17Y4/LBO0;X17Y4/LBO0/LT01;5;X17Y4/E220;X17Y4/E220/LB21;5;X18Y4/X01;X18Y4/X01/E221;5;X18Y4/B3;X18Y4/B3/X01;5;X17Y6/LBO0;X17Y6/LBO0/LT01;5;X17Y6/W220;X17Y6/W220/LB21;5;X15Y6/E810;X15Y6/E810/W222;5;X19Y6/N210;X19Y6/N210/E814;5;X19Y6/A3;X19Y6/A3/N210;5;X17Y0/LT02;X17Y0/LT02/A6;5;X17Y5/LBO0;X17Y5/LBO0/LT01;5;X16Y5/E220;X16Y5/E220/LB21;5;X17Y5/X01;X17Y5/X01/E221;5;X17Y5/A0;X17Y5/A0/X01;5",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a p_out"
          }
        },
        "a_out[13]": {
          "hide_name": 0,
          "bits": [ 7748 ] ,
          "attributes": {
            "ROUTING": "X19Y4/Q2;;5;X19Y4/E130;X19Y4/E130/Q2;5;X20Y4/N830;X20Y4/N830/E131;5;X20Y0/E250;X20Y0/E250/N834;5;X22Y0/A7;X22Y0/A7/E252;5;X20Y4/N210;X20Y4/N210/E111;5;X20Y3/A7;X20Y3/A7/N211;5;X18Y6/B0;X18Y6/B0/S212;5;X19Y4/EW10;X19Y4/EW10/Q2;5;X18Y4/S210;X18Y4/S210/W111;5;X18Y6/B1;X18Y6/B1/S212;5;X19Y4/W810;X19Y4/W810/Q2;5;X15Y4/N810;X15Y4/N810/W814;5;X15Y0/W220;X15Y0/W220/N814;5;X14Y0/X01;X14Y0/X01/W221;5;X14Y0/A7;X14Y0/A7/X01;5;X19Y4/W130;X19Y4/W130/Q2;5;X18Y4/N230;X18Y4/N230/W131;5;X18Y2/B2;X18Y2/B2/N232;5;X23Y12/E220;X23Y12/E220/S818;5;X25Y12/D0;X25Y12/D0/E222;5;X19Y4/E810;X19Y4/E810/Q2;5;X23Y4/S810;X23Y4/S810/E814;5;X23Y12/E210;X23Y12/E210/S818;5;X25Y12/X02;X25Y12/X02/E212;5;X25Y12/C1;X25Y12/C1/X02;5;X24Y12/X04;X24Y12/X04/LB51;5;X24Y12/B1;X24Y12/B1/X04;5;X24Y13/B4;X24Y13/B4/X03;5;X24Y13/A7;X24Y13/A7/X03;5;X24Y8/A1;X24Y8/A1/X01;5;X24Y8/X01;X24Y8/X01/LB51;5;X24Y8/A0;X24Y8/A0/X01;5;X24Y12/B3;X24Y12/B3/X01;5;X23Y12/B1;X23Y12/B1/X04;5;X23Y12/X04;X23Y12/X04/LB51;5;X23Y12/B0;X23Y12/B0/X04;5;X23Y8/X01;X23Y8/X01/LB51;5;X23Y8/A7;X23Y8/A7/X01;5;X21Y13/X02;X21Y13/X02/LB51;5;X21Y13/A2;X21Y13/A2/X02;5;X22Y13/X01;X22Y13/X01/LB51;5;X22Y13/B2;X22Y13/B2/X01;5;X24Y7/B1;X24Y7/B1/X04;5;X22Y7/LBO1;X22Y7/LBO1/LT04;5;X24Y7/X04;X24Y7/X04/LB51;5;X24Y7/B0;X24Y7/B0/X04;5;X24Y13/B3;X24Y13/B3/X03;5;X24Y12/B5;X24Y12/B5/X01;5;X23Y13/X03;X23Y13/X03/LB51;5;X23Y13/B5;X23Y13/B5/X03;5;X22Y13/LBO1;X22Y13/LBO1/LT04;5;X24Y13/X03;X24Y13/X03/LB51;5;X24Y13/B5;X24Y13/B5/X03;5;X24Y12/X01;X24Y12/X01/LB51;5;X24Y12/B2;X24Y12/B2/X01;5;X22Y12/LBO1;X22Y12/LBO1/LT04;5;X21Y12/X05;X21Y12/X05/LB51;5;X21Y12/A4;X21Y12/A4/X05;5;X16Y2/X01;X16Y2/X01/LB51;5;X16Y2/C1;X16Y2/C1/X01;5;X14Y2/LBO1;X14Y2/LBO1/LT04;5;X16Y2/X04;X16Y2/X04/LB51;5;X16Y2/B0;X16Y2/B0/X04;5;X14Y8/LBO1;X14Y8/LBO1/LT04;5;X15Y8/X03;X15Y8/X03/LB51;5;X15Y8/B3;X15Y8/B3/X03;5;X16Y7/X04;X16Y7/X04/LB51;5;X16Y7/B1;X16Y7/B1/X04;5;X16Y7/A7;X16Y7/A7/X03;5;X14Y7/LBO1;X14Y7/LBO1/LT04;5;X16Y7/X03;X16Y7/X03/LB51;5;X16Y7/A6;X16Y7/A6/X03;5;X16Y5/A5;X16Y5/A5/X05;5;X14Y5/LBO1;X14Y5/LBO1/LT04;5;X16Y5/X05;X16Y5/X05/LB51;5;X16Y5/A4;X16Y5/A4/X05;5;X14Y4/X02;X14Y4/X02/LB51;5;X14Y4/A2;X14Y4/A2/X02;5;X14Y4/A1;X14Y4/A1/X01;5;X14Y0/LT13;X14Y0/LT13/A7;5;X14Y4/LBO1;X14Y4/LBO1/LT04;5;X14Y4/X01;X14Y4/X01/LB51;5;X14Y4/A0;X14Y4/A0/X01;5;X22Y4/LBO1;X22Y4/LBO1/LT04;5;X23Y4/X01;X23Y4/X01/LB51;5;X23Y4/B3;X23Y4/B3/X01;5;X23Y5/X01;X23Y5/X01/LB51;5;X23Y5/A7;X23Y5/A7/X01;5;X22Y8/LBO1;X22Y8/LBO1/LT04;5;X21Y8/X03;X21Y8/X03/LB51;5;X21Y8/A6;X21Y8/A6/X03;5;X22Y0/LT13;X22Y0/LT13/A7;5;X22Y5/LBO1;X22Y5/LBO1/LT04;5;X22Y5/X03;X22Y5/X03/LB51;5;X22Y5/D2;X22Y5/D2/X03;5",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a p_out"
          }
        },
        "a_out[1]": {
          "hide_name": 0,
          "bits": [ 7736 ] ,
          "attributes": {
            "ROUTING": "X10Y6/S210;X10Y6/S210/N818;1;X10Y7/B0;X10Y7/B0/S211;1;X20Y12/X08;X20Y12/X08/E252;1;X20Y12/D3;X20Y12/D3/X08;1;X21Y16/SEL3;X21Y16/SEL3/E241;1;X9Y7/B2;X9Y7/B2/W231;1;X18Y16/C6;X18Y16/C6/X05;1;X18Y15/SEL3;X18Y15/SEL3/X02;1;X19Y15/SEL3;X19Y15/SEL3/X04;1;X10Y7/N230;X10Y7/N230/W808;1;X10Y7/C2;X10Y7/C2/N230;1;X10Y7/C1;X10Y7/C1/E100;1;X17Y16/SEL3;X17Y16/SEL3/X04;1;X10Y14/N810;X10Y14/N810/W818;1;X10Y6/E210;X10Y6/E210/N818;1;X12Y6/B2;X12Y6/B2/E212;1;X15Y7/C1;X15Y7/C1/N262;1;X18Y15/X02;X18Y15/X02/S232;1;X10Y4/S220;X10Y4/S220/N818;1;X10Y6/D2;X10Y6/D2/S222;1;X20Y12/C0;X20Y12/C0/X02;1;X20Y12/C1;X20Y12/C1/X02;1;X11Y4/B0;X11Y4/B0/E211;1;X18Y15/E230;X18Y15/E230/S232;1;X15Y7/C0;X15Y7/C0/N262;1;X18Y12/E210;X18Y12/E210/N111;1;X18Y13/S230;X18Y13/S230/Q3;1;X22Y14/W200;X22Y14/W200/S201;1;X20Y14/D7;X20Y14/D7/W202;1;X10Y8/W210;X10Y8/W210/N814;1;X9Y8/B1;X9Y8/B1/W211;1;X10Y12/N210;X10Y12/N210/W818;1;X10Y10/N240;X10Y10/N240/N212;1;X10Y8/C2;X10Y8/C2/N242;1;X11Y4/B7;X11Y4/B7/E211;1;X15Y5/W200;X15Y5/W200/W252;1;X12Y11/SEL5;X12Y11/SEL5/X02;1;X12Y11/SEL1;X12Y11/SEL1/X02;1;X18Y15/S260;X18Y15/S260/S232;1;X16Y16/SEL3;X16Y16/SEL3/X02;1;X13Y15/B3;X13Y15/B3/X03;1;X13Y6/D3;X13Y6/D3/S201;1;X20Y16/E240;X20Y16/E240/E212;1;X15Y12/SEL6;X15Y12/SEL6/W261;1;X21Y12/D1;X21Y12/D1/E201;1;X18Y13/E800;X18Y13/E800/Q3;1;X16Y12/SEL6;X16Y12/SEL6/X06;1;X18Y13/W130;X18Y13/W130/Q3;1;X19Y15/X04;X19Y15/X04/S232;1;X16Y16/X02;X16Y16/X02/S212;1;X18Y14/W210;X18Y14/W210/S111;1;X13Y15/X03;X13Y15/X03/S262;1;X16Y12/SEL0;X16Y12/SEL0/X06;1;X16Y12/SEL2;X16Y12/SEL2/X06;1;X18Y12/W210;X18Y12/W210/N111;1;X16Y12/SEL4;X16Y12/SEL4/X06;1;X16Y12/X06;X16Y12/X06/W212;1;X18Y5/D4;X18Y5/D4/X04;1;X18Y13/E230;X18Y13/E230/Q3;1;X10Y7/W230;X10Y7/W230/W808;1;X20Y12/E200;X20Y12/E200/E252;1;X13Y13/S260;X13Y13/S260/W834;1;X21Y12/D0;X21Y12/D0/E201;1;X16Y14/S210;X16Y14/S210/W212;1;X10Y4/E210;X10Y4/E210/W818;1;X16Y12/W260;X16Y12/W260/W232;1;X15Y11/SEL4;X15Y11/SEL4/W261;1;X15Y11/SEL0;X15Y11/SEL0/W261;1;X15Y11/SEL2;X15Y11/SEL2/W261;1;X14Y11/SEL0;X14Y11/SEL0/W262;1;X14Y11/SEL4;X14Y11/SEL4/W262;1;X22Y13/S200;X22Y13/S200/E804;1;X15Y12/SEL0;X15Y12/SEL0/W261;1;X13Y5/S200;X13Y5/S200/W202;1;X19Y13/S230;X19Y13/S230/E231;1;X14Y11/SEL6;X14Y11/SEL6/W262;1;X13Y11/SEL1;X13Y11/SEL1/N262;1;X21Y8/C0;X21Y8/C0/E241;1;X17Y5/E250;X17Y5/E250/N838;1;X18Y14/W810;X18Y14/W810/S111;1;X18Y4/W810;X18Y4/W810/N818;1;X20Y16/SEL3;X20Y16/SEL3/X02;1;X17Y16/X04;X17Y16/X04/S212;1;X17Y5/W250;X17Y5/W250/N838;1;X16Y11/W260;X16Y11/W260/W232;1;X18Y13/D7;X18Y13/D7/X02;1;X18Y5/X04;X18Y5/X04/E251;1;X10Y12/N810;X10Y12/N810/W818;1;X20Y8/E240;X20Y8/E240/E212;1;X18Y14/S210;X18Y14/S210/S111;1;X18Y13/SN10;X18Y13/SN10/Q3;1;X9Y7/C1;X9Y7/C1/S262;1;X15Y12/SEL2;X15Y12/SEL2/W261;1;X18Y5/D7;X18Y5/D7/X04;1;X10Y5/B7;X10Y5/B7/E131;1;X13Y11/SEL5;X13Y11/SEL5/N262;1;X18Y12/W230;X18Y12/W230/N231;1;X17Y13/W830;X17Y13/W830/W131;1;X17Y14/S210;X17Y14/S210/W211;1;X18Y12/W810;X18Y12/W810/N111;1;X9Y5/S260;X9Y5/S260/N838;1;X18Y11/N800;X18Y11/N800/N232;1;X9Y5/E130;X9Y5/E130/W838;1;X12Y11/X02;X12Y11/X02/N232;1;X18Y12/E250;X18Y12/E250/N111;1;X9Y13/N830;X9Y13/N830/W838;1;X10Y7/E100;X10Y7/E100/W808;1;X18Y13/N230;X18Y13/N230/Q3;1;X14Y11/SEL2;X14Y11/SEL2/W262;1;X18Y13/X02;X18Y13/X02/Q3;1;X9Y8/B0;X9Y8/B0/W211;1;X18Y16/E210;X18Y16/E210/S212;1;X20Y13/W800;X20Y13/W800/E232;1;X12Y13/N230;X12Y13/N230/W808;1;X15Y11/SEL6;X15Y11/SEL6/W261;1;X17Y5/W830;X17Y5/W830/N838;1;X9Y7/B3;X9Y7/B3/W231;1;X20Y12/X02;X20Y12/X02/E212;1;X17Y9/W260;X17Y9/W260/N834;1;X18Y8/E210;X18Y8/E210/N814;1;X17Y13/N830;X17Y13/N830/W131;1;X18Y5/D6;X18Y5/D6/X04;1;X21Y8/C1;X21Y8/C1/E241;1;X13Y13/N260;X13Y13/N260/W834;1;X18Y7/W800;X18Y7/W800/N804;1;X20Y16/X02;X20Y16/X02/E212;1;X15Y9/N260;X15Y9/N260/W262;1;X20Y15/B6;X20Y15/B6/E232;1;X20Y14/D6;X20Y14/D6/W202;1;X15Y12/SEL4;X15Y12/SEL4/W261;1;X18Y13/Q3;;1;X18Y12/N810;X18Y12/N810/N111;1;X18Y11/W230;X18Y11/W230/N232;1;X9Y7/B0;X9Y7/B0/W231;1;X18Y16/X05;X18Y16/X05/S261;1;X18Y5/D5;X18Y5/D5/X04;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a p_out"
          }
        },
        "a_out[2]": {
          "hide_name": 0,
          "bits": [ 7723 ] ,
          "attributes": {
            "ROUTING": "X17Y13/E210;X17Y13/E210/S111;1;X19Y13/S210;X19Y13/S210/E212;1;X19Y15/E210;X19Y15/E210/S212;1;X20Y15/B0;X20Y15/B0/E211;1;X19Y14/SEL5;X19Y14/SEL5/X04;1;X19Y14/SEL1;X19Y14/SEL1/X04;1;X14Y11/B6;X14Y11/B6/W231;1;X16Y12/N820;X16Y12/N820/W121;1;X16Y4/W820;X16Y4/W820/N828;1;X8Y4/E270;X8Y4/E270/W828;1;X10Y4/A5;X10Y4/A5/E272;1;X17Y6/W260;X17Y6/W260/N834;1;X15Y6/W260;X15Y6/W260/W262;1;X13Y6/C3;X13Y6/C3/W262;1;X17Y16/SEL5;X17Y16/SEL5/X01;1;X17Y16/SEL1;X17Y16/SEL1/X01;1;X11Y7/A1;X11Y7/A1/E252;1;X17Y12/SN10;X17Y12/SN10/Q5;1;X17Y13/W810;X17Y13/W810/S111;1;X9Y13/E210;X9Y13/E210/W818;1;X10Y13/B7;X10Y13/B7/E211;1;X11Y13/C5;X11Y13/C5/X05;1;X16Y12/B2;X16Y12/B2/W111;1;X16Y12/W810;X16Y12/W810/W111;1;X12Y12/N210;X12Y12/N210/W814;1;X12Y10/B0;X12Y10/B0/N212;1;X19Y15/SEL5;X19Y15/SEL5/S262;1;X19Y15/SEL1;X19Y15/SEL1/S262;1;X16Y12/B6;X16Y12/B6/W111;1;X9Y7/B1;X9Y7/B1/W250;1;X19Y12/W830;X19Y12/W830/E252;1;X11Y12/S260;X11Y12/S260/W838;1;X11Y13/C0;X11Y13/C0/S261;1;X17Y5/S270;X17Y5/S270/N828;1;X17Y6/B7;X17Y6/B7/S271;1;X18Y5/C7;X18Y5/C7/E241;1;X11Y13/C4;X11Y13/C4/X05;1;X18Y13/D3;X18Y13/D3/S221;1;X15Y11/B2;X15Y11/B2/W232;1;X15Y15/C1;X15Y15/C1/W262;1;X13Y7/W260;X13Y7/W260/N834;1;X12Y7/C3;X12Y7/C3/W261;1;X15Y12/D3;X15Y12/D3/W221;1;X17Y6/W830;X17Y6/W830/N834;1;X9Y6/E130;X9Y6/E130/W838;1;X12Y11/SEL0;X12Y11/SEL0/X06;1;X9Y7/W250;X9Y7/W250/N834;1;X9Y11/N830;X9Y11/N830/W838;1;X17Y11/W230;X17Y11/W230/N131;1;X15Y15/C3;X15Y15/C3/W262;1;X15Y12/D7;X15Y12/D7/W221;1;X15Y12/D5;X15Y12/D5/W221;1;X17Y11/D5;X17Y11/D5/N131;1;X16Y12/D3;X16Y12/D3/W121;1;X16Y12/D0;X16Y12/D0/W121;1;X20Y14/S260;X20Y14/S260/E262;1;X17Y13/S260;X17Y13/S260/S121;1;X18Y4/B5;X18Y4/B5/E212;1;X15Y12/D0;X15Y12/D0/W221;1;X13Y11/SEL4;X13Y11/SEL4/W262;1;X16Y12/D7;X16Y12/D7/W121;1;X16Y12/D4;X16Y12/D4/W121;1;X20Y12/S200;X20Y12/S200/E201;1;X17Y12/W100;X17Y12/W100/Q5;1;X16Y12/C5;X16Y12/C5/W101;1;X18Y12/S260;X18Y12/S260/E121;1;X20Y14/C6;X20Y14/C6/S202;1;X15Y11/D5;X15Y11/D5/W222;1;X15Y11/D0;X15Y11/D0/W222;1;X15Y11/D1;X15Y11/D1/W222;1;X15Y11/D3;X15Y11/D3/W222;1;X14Y11/D4;X14Y11/D4/W221;1;X14Y11/D0;X14Y11/D0/W221;1;X17Y15/W260;X17Y15/W260/S262;1;X17Y10/N830;X17Y10/N830/N252;1;X21Y12/X04;X21Y12/X04/E252;1;X21Y12/C1;X21Y12/C1/X04;1;X15Y11/D7;X15Y11/D7/W222;1;X18Y5/C6;X18Y5/C6/E241;1;X19Y12/S250;X19Y12/S250/E252;1;X17Y12/S250;X17Y12/S250/Q5;1;X15Y11/D4;X15Y11/D4/W222;1;X16Y4/E210;X16Y4/E210/N818;1;X15Y15/C5;X15Y15/C5/W262;1;X17Y12/EW20;X17Y12/EW20/Q5;1;X17Y14/S200;X17Y14/S200/S252;1;X14Y11/D1;X14Y11/D1/W221;1;X14Y11/D7;X14Y11/D7/W221;1;X18Y15/SEL5;X18Y15/SEL5/S262;1;X14Y11/D5;X14Y11/D5/W221;1;X14Y11/D3;X14Y11/D3/W221;1;X17Y11/W220;X17Y11/W220/N121;1;X15Y11/W220;X15Y11/W220/W222;1;X18Y15/SEL1;X18Y15/SEL1/S262;1;X19Y13/S260;X19Y13/S260/E262;1;X18Y13/S260;X18Y13/S260/E261;1;X17Y12/SN20;X17Y12/SN20/Q5;1;X18Y16/C0;X18Y16/C0/E261;1;X17Y16/E260;X17Y16/E260/S834;1;X18Y16/C1;X18Y16/C1/E261;1;X16Y16/SEL5;X16Y16/SEL5/X04;1;X17Y16/W250;X17Y16/W250/S834;1;X19Y12/E200;X19Y12/E200/E252;1;X16Y16/X04;X16Y16/X04/W251;1;X18Y13/C7;X18Y13/C7/S221;1;X15Y11/W230;X15Y11/W230/W222;1;X15Y12/D4;X15Y12/D4/W221;1;X17Y12/E250;X17Y12/E250/Q5;1;X15Y11/W260;X15Y11/W260/W232;1;X17Y12/EW10;X17Y12/EW10/Q5;1;X9Y7/E250;X9Y7/E250/N834;1;X16Y12/W240;X16Y12/W240/W101;1;X17Y16/X01;X17Y16/X01/S202;1;X16Y12/W820;X16Y12/W820/W121;1;X16Y16/SEL1;X16Y16/SEL1/X04;1;X15Y15/C7;X15Y15/C7/W262;1;X16Y12/W220;X16Y12/W220/W121;1;X16Y12/N810;X16Y12/N810/W111;1;X16Y12/D1;X16Y12/D1/W121;1;X14Y11/B2;X14Y11/B2/W231;1;X17Y13/E260;X17Y13/E260/S121;1;X11Y13/X05;X11Y13/X05/S261;1;X11Y13/C1;X11Y13/C1/S261;1;X20Y16/SEL1;X20Y16/SEL1/S262;1;X13Y11/W260;X13Y11/W260/W262;1;X17Y5/E240;X17Y5/E240/N828;1;X17Y12/N130;X17Y12/N130/Q5;1;X20Y14/C7;X20Y14/C7/S202;1;X13Y11/SEL2;X13Y11/SEL2/W262;1;X17Y12/S830;X17Y12/S830/Q5;1;X17Y16/E250;X17Y16/E250/S834;1;X19Y16/X04;X19Y16/X04/E252;1;X19Y16/SEL3;X19Y16/SEL3/X04;1;X17Y12/N250;X17Y12/N250/Q5;1;X19Y12/E250;X19Y12/E250/E252;1;X12Y11/SEL2;X12Y11/SEL2/X06;1;X18Y5/C4;X18Y5/C4/E241;1;X18Y5/C5;X18Y5/C5/E241;1;X12Y11/SEL4;X12Y11/SEL4/X06;1;X12Y11/SEL6;X12Y11/SEL6/W261;1;X18Y14/SEL1;X18Y14/SEL1/S262;1;X17Y11/W830;X17Y11/W830/N131;1;X18Y14/SEL5;X18Y14/SEL5/S262;1;X17Y13/N820;X17Y13/N820/S121;1;X19Y14/X04;X19Y14/X04/S252;1;X15Y11/B6;X15Y11/B6/W232;1;X15Y12/C1;X15Y12/C1/W241;1;X13Y11/SEL6;X13Y11/SEL6/W262;1;X21Y12/C0;X21Y12/C0/X04;1;X20Y16/SEL5;X20Y16/SEL5/S262;1;X12Y11/X06;X12Y11/X06/N271;1;X18Y14/E260;X18Y14/E260/S262;1;X12Y12/N270;X12Y12/N270/W824;1;X21Y16/SEL5;X21Y16/SEL5/S262;1;X17Y12/E830;X17Y12/E830/Q5;1;X21Y12/S260;X21Y12/S260/E834;1;X21Y14/S260;X21Y14/S260/S262;1;X21Y16/SEL1;X21Y16/SEL1/S262;1;X17Y11/N830;X17Y11/N830/N131;1;X17Y7/W830;X17Y7/W830/N834;1;X9Y7/E130;X9Y7/E130/W838;1;X10Y7/B1;X10Y7/B1/E131;1;X17Y12/Q5;;1;X17Y11/D4;X17Y11/D4/N131;1;X13Y11/SEL0;X13Y11/SEL0/W262;1;X18Y12/S220;X18Y12/S220/E121;1;X13Y11/N830;X13Y11/N830/W834;1;X10Y6/B2;X10Y6/B2/E131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a p_out"
          }
        },
        "a_out[3]": {
          "hide_name": 0,
          "bits": [ 7707 ] ,
          "attributes": {
            "ROUTING": "X17Y3/E210;X17Y3/E210/N212;1;X19Y3/B5;X19Y3/B5/E212;1;X11Y7/B0;X11Y7/B0/E212;1;X13Y15/N810;X13Y15/N810/W814;1;X13Y7/W210;X13Y7/W210/N818;1;X12Y7/B1;X12Y7/B1/W211;1;X21Y13/S250;X21Y13/S250/E834;1;X21Y14/B5;X21Y14/B5/S251;1;X13Y10/E210;X13Y10/E210/N814;1;X15Y10/B6;X15Y10/B6/E212;1;X12Y11/D4;X12Y11/D4/W201;1;X12Y11/D5;X12Y11/D5/W201;1;X19Y8/C0;X19Y8/C0/S241;1;X10Y4/A2;X10Y4/A2/N272;1;X14Y14/C3;X14Y14/C3/X01;1;X17Y7/W810;X17Y7/W810/N818;1;X9Y7/E210;X9Y7/E210/W818;1;X10Y7/B7;X10Y7/B7/E211;1;X17Y3/W210;X17Y3/W210/N212;1;X16Y3/B2;X16Y3/B2/W211;1;X13Y13/N270;X13Y13/N270/W824;1;X13Y11/B6;X13Y11/B6/N272;1;X18Y17/D0;X18Y17/D0/E221;1;X19Y16/SEL5;X19Y16/SEL5/S261;1;X11Y5/A5;X11Y5/A5/E272;1;X17Y17/E220;X17Y17/E220/S222;1;X18Y17/D1;X18Y17/D1/E221;1;X19Y8/C1;X19Y8/C1/S241;1;X12Y7/A3;X12Y7/A3/W271;1;X10Y6/N270;X10Y6/N270/W828;1;X17Y5/N210;X17Y5/N210/N818;1;X17Y3/B0;X17Y3/B0/N212;1;X17Y13/N260;X17Y13/N260/N121;1;X17Y12/D5;X17Y12/D5/N261;1;X14Y14/X01;X14Y14/X01/W222;1;X17Y15/N820;X17Y15/N820/S121;1;X17Y7/E240;X17Y7/E240/N828;1;X19Y7/S240;X19Y7/S240/E242;1;X13Y7/W270;X13Y7/W270/S131;1;X16Y17/D0;X16Y17/D0/W221;1;X18Y14/SEL4;X18Y14/SEL4/X05;1;X18Y14/X05;X18Y14/X05/E221;1;X18Y14/SEL0;X18Y14/SEL0/X05;1;X19Y16/SEL1;X19Y16/SEL1/S261;1;X13Y11/D5;X13Y11/D5/N242;1;X19Y14/SEL2;X19Y14/SEL2/X05;1;X19Y14/X05;X19Y14/X05/E222;1;X19Y14/SEL0;X19Y14/SEL0/X05;1;X17Y16/SEL6;X17Y16/SEL6/X07;1;X17Y16/SEL4;X17Y16/SEL4/X07;1;X17Y16/SEL2;X17Y16/SEL2/X07;1;X17Y16/X07;X17Y16/X07/S221;1;X17Y16/SEL0;X17Y16/SEL0/X07;1;X18Y15/SEL6;X18Y15/SEL6/E261;1;X18Y15/SEL2;X18Y15/SEL2/E261;1;X18Y15/SEL4;X18Y15/SEL4/E261;1;X18Y15/SEL0;X18Y15/SEL0/E261;1;X16Y16/SEL6;X16Y16/SEL6/X06;1;X16Y16/X06;X16Y16/X06/S252;1;X13Y12/N220;X13Y12/N220/N222;1;X19Y14/SEL4;X19Y14/SEL4/X05;1;X12Y11/D1;X12Y11/D1/N221;1;X17Y17/D0;X17Y17/D0/S222;1;X18Y14/SEL6;X18Y14/SEL6/X05;1;X18Y14/SEL2;X18Y14/SEL2/X05;1;X17Y17/D3;X17Y17/D3/S222;1;X17Y15/S220;X17Y15/S220/S121;1;X17Y17/D1;X17Y17/D1/S222;1;X16Y16/SEL4;X16Y16/SEL4/X06;1;X16Y16/SEL2;X16Y16/SEL2/X06;1;X16Y14/S250;X16Y14/S250/W111;1;X16Y14/W220;X16Y14/W220/W121;1;X14Y14/D1;X14Y14/D1/W222;1;X20Y16/SEL6;X20Y16/SEL6/E262;1;X16Y16/SEL0;X16Y16/SEL0/X06;1;X20Y16/SEL0;X20Y16/SEL0/E262;1;X19Y15/SEL6;X19Y15/SEL6/E262;1;X19Y15/SEL2;X19Y15/SEL2/E262;1;X19Y15/SEL4;X19Y15/SEL4/E262;1;X17Y15/E260;X17Y15/E260/S121;1;X19Y15/SEL0;X19Y15/SEL0/E262;1;X17Y11/C4;X17Y11/C4/N202;1;X17Y14/N100;X17Y14/N100/Q2;1;X17Y13/N200;X17Y13/N200/N101;1;X17Y11/C5;X17Y11/C5/N202;1;X13Y11/D4;X13Y11/D4/N242;1;X19Y15/S260;X19Y15/S260/E262;1;X13Y11/D3;X13Y11/D3/N221;1;X13Y11/D1;X13Y11/D1/N221;1;X19Y12/SEL5;X19Y12/SEL5/X01;1;X19Y12/SEL1;X19Y12/SEL1/X01;1;X12Y13/D7;X12Y13/D7/N241;1;X13Y11/D7;X13Y11/D7/N242;1;X17Y17/D5;X17Y17/D5/S242;1;X18Y12/SEL1;X18Y12/SEL1/N262;1;X13Y13/N240;X13Y13/N240/W824;1;X17Y13/W820;X17Y13/W820/N121;1;X12Y11/B6;X12Y11/B6/W231;1;X17Y17/D7;X17Y17/D7/S242;1;X16Y14/W820;X16Y14/W820/W121;1;X12Y14/N240;X12Y14/N240/W824;1;X19Y12/X01;X19Y12/X01/N222;1;X17Y14/E220;X17Y14/E220/Q2;1;X19Y14/N220;X19Y14/N220/E222;1;X18Y14/S260;X18Y14/S260/E121;1;X17Y15/S240;X17Y15/S240/S101;1;X19Y14/SEL6;X19Y14/SEL6/X05;1;X17Y6/S100;X17Y6/S100/N828;1;X17Y6/D4;X17Y6/D4/S100;1;X17Y15/W810;X17Y15/W810/S111;1;X21Y14/S210;X21Y14/S210/E814;1;X21Y16/X08;X21Y16/X08/S212;1;X21Y16/SEL0;X21Y16/SEL0/X08;1;X13Y11/W230;X13Y11/W230/N231;1;X17Y14/EW20;X17Y14/EW20/Q2;1;X17Y14/SN20;X17Y14/SN20/Q2;1;X13Y11/D0;X13Y11/D0/N221;1;X12Y12/N220;X12Y12/N220/N272;1;X20Y16/SEL2;X20Y16/SEL2/E262;1;X12Y11/D0;X12Y11/D0/N221;1;X18Y16/D3;X18Y16/D3/S222;1;X20Y16/SEL4;X20Y16/SEL4/E262;1;X18Y14/S220;X18Y14/S220/E121;1;X13Y14/N220;X13Y14/N220/W814;1;X9Y13/N820;X9Y13/N820/W828;1;X16Y17/D3;X16Y17/D3/W221;1;X18Y12/SEL5;X18Y12/SEL5/N262;1;X17Y17/D6;X17Y17/D6/S242;1;X9Y5/E270;X9Y5/E270/N828;1;X18Y14/N260;X18Y14/N260/E121;1;X17Y6/N240;X17Y6/N240/N828;1;X17Y15/N810;X17Y15/N810/S111;1;X17Y13/W800;X17Y13/W800/N101;1;X13Y11/W200;X13Y11/W200/N202;1;X12Y14/N270;X12Y14/N270/W824;1;X13Y13/N200;X13Y13/N200/W804;1;X12Y11/B2;X12Y11/B2/W231;1;X14Y14/C0;X14Y14/C0/X01;1;X18Y16/E260;X18Y16/E260/S262;1;X12Y11/D3;X12Y11/D3/N221;1;X17Y14/S100;X17Y14/S100/Q2;1;X17Y14/N820;X17Y14/N820/S100;1;X17Y17/W220;X17Y17/W220/S222;1;X16Y17/D1;X16Y17/D1/W221;1;X17Y13/N810;X17Y13/N810/N111;1;X13Y10/B1;X13Y10/B1/N232;1;X17Y14/SN10;X17Y14/SN10/Q2;1;X17Y4/B1;X17Y4/B1/N211;1;X17Y4/C0;X17Y4/C0/N242;1;X13Y10/B0;X13Y10/B0/N232;1;X13Y12/N230;X13Y12/N230/N222;1;X13Y11/B2;X13Y11/B2/N231;1;X12Y10/B6;X12Y10/B6/W211;1;X13Y10/W210;X13Y10/W210/N814;1;X12Y10/B7;X12Y10/B7/W211;1;X17Y14/W810;X17Y14/W810/Q2;1;X13Y14/N810;X13Y14/N810/W814;1;X13Y6/S130;X13Y6/S130/N818;1;X17Y14/N130;X17Y14/N130/Q2;1;X12Y7/B0;X12Y7/B0/W211;1;X17Y14/E810;X17Y14/E810/Q2;1;X21Y16/SEL6;X21Y16/SEL6/X08;1;X17Y13/E830;X17Y13/E830/N131;1;X21Y16/SEL4;X21Y16/SEL4/X08;1;X21Y16/SEL2;X21Y16/SEL2/X08;1;X17Y14/Q2;;1;X17Y14/EW10;X17Y14/EW10/Q2;1;X12Y11/D7;X12Y11/D7/W201;1;X18Y14/N820;X18Y14/N820/E121;1;X16Y17/D2;X16Y17/D2/W221;1;X18Y6/W820;X18Y6/W820/N828;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a p_out"
          }
        },
        "a_out[4]": {
          "hide_name": 0,
          "bits": [ 7693 ] ,
          "attributes": {
            "ROUTING": "X18Y17/C0;X18Y17/C0/X02;1;X18Y11/N810;X18Y11/N810/N222;1;X18Y3/E210;X18Y3/E210/N818;1;X19Y3/B4;X19Y3/B4/E211;1;X10Y10/E230;X10Y10/E230/N231;1;X12Y10/B4;X12Y10/B4/E232;1;X19Y14/X01;X19Y14/X01/S201;1;X19Y14/B2;X19Y14/B2/X01;1;X16Y17/C1;X16Y17/C1/X01;1;X13Y10/A0;X13Y10/A0/W251;1;X13Y10/A1;X13Y10/A1/W251;1;X16Y15/S250;X16Y15/S250/S242;1;X16Y16/B6;X16Y16/B6/S251;1;X10Y4/E130;X10Y4/E130/W838;1;X11Y4/B2;X11Y4/B2/E131;1;X18Y14/X01;X18Y14/X01/S221;1;X18Y14/C1;X18Y14/C1/X01;1;X18Y4/W830;X18Y4/W830/N838;1;X10Y4/E260;X10Y4/E260/W838;1;X11Y4/C3;X11Y4/C3/E261;1;X14Y14/A3;X14Y14/A3/X07;1;X19Y5/W230;X19Y5/W230/N808;1;X17Y5/B5;X17Y5/B5/W232;1;X17Y16/C4;X17Y16/C4/S201;1;X17Y16/D5;X17Y16/D5/W221;1;X16Y16/D5;X16Y16/D5/W222;1;X16Y15/S220;X16Y15/S220/W222;1;X16Y16/D1;X16Y16/D1/S221;1;X19Y5/E230;X19Y5/E230/N808;1;X11Y5/B7;X11Y5/B7/E211;1;X18Y12/SEL6;X18Y12/SEL6/X07;1;X18Y12/SEL0;X18Y12/SEL0/X07;1;X19Y14/E240;X19Y14/E240/S241;1;X19Y14/B6;X19Y14/B6/E240;1;X20Y5/B3;X20Y5/B3/E231;1;X17Y16/X08;X17Y16/X08/S211;1;X17Y16/B6;X17Y16/B6/X08;1;X10Y13/N220;X10Y13/N220/W818;1;X17Y13/N800;X17Y13/N800/W101;1;X17Y5/S130;X17Y5/S130/N808;1;X17Y6/C4;X17Y6/C4/S131;1;X16Y17/C2;X16Y17/C2/X01;1;X18Y4/B7;X18Y4/B7/N250;1;X17Y14/D2;X17Y14/D2/S201;1;X16Y17/X01;X16Y17/X01/W222;1;X16Y17/C3;X16Y17/C3/X01;1;X16Y16/C4;X16Y16/C4/N221;1;X16Y17/N220;X16Y17/N220/W222;1;X16Y16/C7;X16Y16/C7/N221;1;X18Y12/SEL2;X18Y12/SEL2/X07;1;X16Y17/N210;X16Y17/N210/W212;1;X16Y16/B2;X16Y16/B2/N211;1;X10Y11/N230;X10Y11/N230/N222;1;X17Y16/B2;X17Y16/B2/S211;1;X17Y16/C7;X17Y16/C7/S201;1;X19Y14/C5;X19Y14/C5/S201;1;X18Y17/X02;X18Y17/X02/S232;1;X18Y17/C1;X18Y17/C1/X02;1;X14Y13/N810;X14Y13/N810/W814;1;X14Y5/S130;X14Y5/S130/N818;1;X14Y6/W230;X14Y6/W230/S131;1;X12Y6/B4;X12Y6/B4/W232;1;X17Y17/B4;X17Y17/B4/W211;1;X18Y3/B7;X18Y3/B7/N251;1;X11Y5/B3;X11Y5/B3/E211;1;X17Y15/S210;X17Y15/S210/S202;1;X18Y16/W220;X18Y16/W220/S221;1;X17Y17/X01;X17Y17/X01/W221;1;X17Y17/C1;X17Y17/C1/X01;1;X16Y16/D0;X16Y16/D0/S221;1;X18Y15/W220;X18Y15/W220/S222;1;X17Y16/D1;X17Y16/D1/S201;1;X15Y14/X01;X15Y14/X01/W202;1;X15Y14/SEL3;X15Y14/SEL3/X01;1;X12Y14/B7;X12Y14/B7/W212;1;X16Y17/C0;X16Y17/C0/X01;1;X18Y17/W220;X18Y17/W220/S814;1;X14Y14/W210;X14Y14/W210/S211;1;X14Y14/B1;X14Y14/B1/S211;1;X18Y16/C3;X18Y16/C3/X02;1;X19Y13/SEL1;X19Y13/SEL1/X01;1;X20Y13/SEL1;X20Y13/SEL1/X01;1;X18Y12/SEL4;X18Y12/SEL4/X07;1;X19Y16/SEL0;X19Y16/SEL0/X08;1;X18Y17/W210;X18Y17/W210/S814;1;X19Y16/SEL6;X19Y16/SEL6/X08;1;X19Y12/SEL6;X19Y12/SEL6/X06;1;X19Y14/D7;X19Y14/D7/S241;1;X19Y13/S240;X19Y13/S240/E101;1;X19Y14/D0;X19Y14/D0/S201;1;X19Y14/D1;X19Y14/D1/S201;1;X19Y14/D3;X19Y14/D3/S201;1;X12Y13/X05;X12Y13/X05/E222;1;X19Y12/SEL4;X19Y12/SEL4/X06;1;X19Y8/A0;X19Y8/A0/E251;1;X14Y13/S210;X14Y13/S210/W814;1;X19Y5/W200;X19Y5/W200/N808;1;X19Y12/SEL2;X19Y12/SEL2/X06;1;X19Y12/X06;X19Y12/X06/E231;1;X18Y12/E230;X18Y12/E230/N131;1;X19Y16/SEL2;X19Y16/SEL2/X08;1;X17Y17/C0;X17Y17/C0/X01;1;X10Y5/E210;X10Y5/E210/N818;1;X12Y6/C5;X12Y6/C5/S131;1;X16Y13/S240;X16Y13/S240/W242;1;X19Y13/X01;X19Y13/X01/E221;1;X19Y16/SEL4;X19Y16/SEL4/X08;1;X17Y16/D3;X17Y16/D3/S201;1;X16Y16/D3;X16Y16/D3/S221;1;X18Y13/E100;X18Y13/E100/Q2;1;X17Y15/S200;X17Y15/S200/S202;1;X18Y14/X07;X18Y14/X07/S221;1;X17Y17/C5;X17Y17/C5/S202;1;X13Y13/B4;X13Y13/B4/W231;1;X14Y13/S220;X14Y13/S220/W814;1;X19Y16/X08;X19Y16/X08/S211;1;X17Y13/S220;X17Y13/S220/W221;1;X18Y14/D7;X18Y14/D7/X07;1;X18Y13/W100;X18Y13/W100/Q2;1;X17Y17/C7;X17Y17/C7/S202;1;X18Y14/D4;X18Y14/D4/X07;1;X18Y13/S810;X18Y13/S810/Q2;1;X14Y10/W250;X14Y10/W250/N252;1;X14Y13/W230;X14Y13/W230/W222;1;X13Y13/B5;X13Y13/B5/W231;1;X17Y5/D4;X17Y5/D4/W202;1;X18Y16/X02;X18Y16/X02/S231;1;X18Y14/D5;X18Y14/D5/X07;1;X18Y15/S220;X18Y15/S220/S222;1;X17Y13/S200;X17Y13/S200/W101;1;X14Y14/X07;X14Y14/X07/S221;1;X11Y13/B3;X11Y13/B3/E211;1;X17Y16/D0;X17Y16/D0/S201;1;X18Y13/S220;X18Y13/S220/Q2;1;X12Y5/S130;X12Y5/S130/N818;1;X19Y8/A1;X19Y8/A1/E251;1;X19Y14/D4;X19Y14/D4/S241;1;X19Y15/S210;X19Y15/S210/S202;1;X17Y17/C6;X17Y17/C6/S202;1;X18Y12/N830;X18Y12/N830/N131;1;X18Y8/E250;X18Y8/E250/N834;1;X18Y14/D0;X18Y14/D0/S221;1;X17Y14/C7;X17Y14/C7/S221;1;X12Y7/A0;X12Y7/A0/X03;1;X11Y13/B2;X11Y13/B2/E211;1;X17Y14/C6;X17Y14/C6/S221;1;X18Y15/S230;X18Y15/S230/S222;1;X18Y13/E220;X18Y13/E220/Q2;1;X20Y13/SEL5;X20Y13/SEL5/X01;1;X19Y13/SEL5;X19Y13/SEL5/X01;1;X18Y13/N130;X18Y13/N130/Q2;1;X18Y13/N220;X18Y13/N220/Q2;1;X18Y4/N250;X18Y4/N250/N838;1;X19Y13/N800;X19Y13/N800/E101;1;X16Y13/W220;X16Y13/W220/W222;1;X12Y13/C7;X12Y13/C7/X05;1;X10Y13/N810;X10Y13/N810/W818;1;X19Y12/SEL0;X19Y12/SEL0/X06;1;X18Y13/W810;X18Y13/W810/Q2;1;X18Y12/W830;X18Y12/W830/N131;1;X14Y12/N250;X14Y12/N250/W834;1;X18Y13/W240;X18Y13/W240/N130;1;X17Y14/W200;X17Y14/W200/S201;1;X20Y13/X01;X20Y13/X01/E222;1;X10Y13/E210;X10Y13/E210/W818;1;X18Y12/X07;X18Y12/X07/N221;1;X17Y17/C3;X17Y17/C3/X01;1;X12Y7/X03;X12Y7/X03/S222;1;X16Y13/W810;X16Y13/W810/W222;1;X12Y7/A1;X12Y7/A1/X03;1;X18Y14/D3;X18Y14/D3/S221;1;X18Y13/Q2;;1;X10Y13/E220;X10Y13/E220/W818;1;X12Y5/S220;X12Y5/S220/N818;1;X18Y13/W220;X18Y13/W220/Q2;1;X12Y13/N810;X12Y13/N810/W814;1;X19Y13/S200;X19Y13/S200/E101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a p_out"
          }
        },
        "a_out[5]": {
          "hide_name": 0,
          "bits": [ 7683 ] ,
          "attributes": {
            "ROUTING": "X19Y5/E820;X19Y5/E820/N828;1;X23Y5/N270;X23Y5/N270/E824;1;X23Y4/B5;X23Y4/B5/N271;1;X14Y14/A0;X14Y14/A0/W272;1;X18Y12/S800;X18Y12/S800/N101;1;X18Y16/E230;X18Y16/E230/S804;1;X19Y16/B6;X19Y16/B6/E231;1;X22Y4/N270;X22Y4/N270/E824;1;X22Y3/B5;X22Y3/B5/N271;1;X19Y12/B6;X19Y12/B6/X05;1;X16Y14/W270;X16Y14/W270/W262;1;X14Y14/A1;X14Y14/A1/W272;1;X19Y16/C4;X19Y16/C4/S221;1;X19Y5/W820;X19Y5/W820/N828;1;X11Y5/N270;X11Y5/N270/W828;1;X11Y4/A3;X11Y4/A3/N271;1;X18Y12/N820;X18Y12/N820/N121;1;X14Y5/B5;X14Y5/B5/W212;1;X18Y14/W820;X18Y14/W820/S121;1;X10Y14/E270;X10Y14/E270/W828;1;X12Y14/A2;X12Y14/A2/E272;1;X18Y15/S210;X18Y15/S210/S202;1;X18Y17/B3;X18Y17/B3/S212;1;X19Y13/D6;X19Y13/D6/E201;1;X20Y11/D3;X20Y11/D3/N202;1;X21Y9/N270;X21Y9/N270/E272;1;X21Y8/A3;X21Y8/A3/N271;1;X12Y6/A5;X12Y6/A5/S231;1;X18Y13/D2;X18Y13/D2/N221;1;X22Y5/B6;X22Y5/B6/E232;1;X19Y12/X05;X19Y12/X05/N261;1;X18Y4/D0;X18Y4/D0/N101;1;X17Y5/X05;X17Y5/X05/W201;1;X17Y5/C4;X17Y5/C4/X05;1;X18Y13/N800;X18Y13/N800/Q0;1;X18Y5/W800;X18Y5/W800/N808;1;X10Y5/N230;X10Y5/N230/W808;1;X10Y3/E230;X10Y3/E230/N232;1;X12Y3/X02;X12Y3/X02/E232;1;X12Y3/A2;X12Y3/A2/X02;1;X16Y5/W210;X16Y5/W210/W202;1;X19Y16/B2;X19Y16/B2/S231;1;X12Y5/S230;X12Y5/S230/W804;1;X18Y12/X01;X18Y12/X01/N201;1;X18Y12/B2;X18Y12/B2/X01;1;X17Y13/C2;X17Y13/C2/X01;1;X17Y13/X01;X17Y13/X01/W201;1;X17Y13/C3;X17Y13/C3/X01;1;X19Y13/D4;X19Y13/D4/E201;1;X19Y13/D3;X19Y13/D3/E201;1;X19Y13/D7;X19Y13/D7/E201;1;X19Y13/D5;X19Y13/D5/E201;1;X20Y13/D6;X20Y13/D6/E202;1;X19Y13/D1;X19Y13/D1/E201;1;X19Y13/D0;X19Y13/D0/E201;1;X20Y13/D2;X20Y13/D2/E202;1;X17Y13/B0;X17Y13/B0/W111;1;X18Y13/EW10;X18Y13/EW10/Q0;1;X17Y13/B1;X17Y13/B1/W111;1;X13Y13/A5;X13Y13/A5/W272;1;X18Y3/D1;X18Y3/D1/N202;1;X19Y16/C7;X19Y16/C7/S221;1;X18Y14/N220;X18Y14/N220/W221;1;X18Y12/C3;X18Y12/C3/N121;1;X18Y12/C0;X18Y12/C0/N121;1;X18Y13/N200;X18Y13/N200/Q0;1;X18Y12/C5;X18Y12/C5/N201;1;X18Y13/SN20;X18Y13/SN20/Q0;1;X18Y12/C1;X18Y12/C1/N121;1;X20Y13/D3;X20Y13/D3/E202;1;X20Y13/D5;X20Y13/D5/E202;1;X20Y13/D7;X20Y13/D7/E202;1;X20Y13/D4;X20Y13/D4/E202;1;X20Y13/D0;X20Y13/D0/E202;1;X20Y13/D1;X20Y13/D1/E202;1;X20Y11/D2;X20Y11/D2/N202;1;X18Y13/E200;X18Y13/E200/Q0;1;X18Y14/W200;X18Y14/W200/S201;1;X16Y14/D5;X16Y14/D5/W202;1;X20Y13/N200;X20Y13/N200/E202;1;X19Y12/C0;X19Y12/C0/N261;1;X13Y13/A4;X13Y13/A4/W272;1;X18Y13/N100;X18Y13/N100/Q0;1;X18Y4/E820;X18Y4/E820/N828;1;X18Y12/C4;X18Y12/C4/N201;1;X19Y12/C4;X19Y12/C4/N221;1;X19Y12/C3;X19Y12/C3/N261;1;X13Y13/B0;X13Y13/B0/W211;1;X14Y13/W210;X14Y13/W210/W202;1;X19Y12/C1;X19Y12/C1/N261;1;X19Y13/N220;X19Y13/N220/E121;1;X18Y13/EW20;X18Y13/EW20/Q0;1;X18Y4/D1;X18Y4/D1/N101;1;X18Y12/B6;X18Y12/B6/N101;1;X19Y16/D3;X19Y16/D3/E201;1;X19Y16/D0;X19Y16/D0/E201;1;X19Y16/D5;X19Y16/D5/E201;1;X18Y13/S200;X18Y13/S200/Q0;1;X18Y15/S200;X18Y15/S200/S202;1;X18Y16/E200;X18Y16/E200/S201;1;X19Y16/D1;X19Y16/D1/E201;1;X16Y13/W200;X16Y13/W200/W202;1;X13Y13/B1;X13Y13/B1/W211;1;X19Y13/N260;X19Y13/N260/E121;1;X17Y13/W260;X17Y13/W260/W121;1;X19Y12/C7;X19Y12/C7/N221;1;X11Y13/X02;X11Y13/X02/E231;1;X17Y14/C3;X17Y14/C3/W261;1;X18Y12/C7;X18Y12/C7/N201;1;X19Y12/C5;X19Y12/C5/N221;1;X11Y13/A2;X11Y13/A2/X02;1;X15Y13/W270;X15Y13/W270/W262;1;X18Y13/W200;X18Y13/W200/Q0;1;X15Y14/SEL5;X15Y14/SEL5/S261;1;X18Y5/W200;X18Y5/W200/N808;1;X19Y15/S230;X19Y15/S230/S222;1;X19Y13/N210;X19Y13/N210/E111;1;X15Y14/SEL1;X15Y14/SEL1/S261;1;X15Y13/S260;X15Y13/S260/W262;1;X18Y14/W260;X18Y14/W260/S121;1;X19Y12/B2;X19Y12/B2/N211;1;X19Y9/E270;X19Y9/E270/N824;1;X19Y13/S220;X19Y13/S220/E121;1;X18Y5/N100;X18Y5/N100/N808;1;X18Y3/D0;X18Y3/D0/N202;1;X19Y14/W220;X19Y14/W220/S221;1;X19Y15/S220;X19Y15/S220/S222;1;X18Y5/N200;X18Y5/N200/N808;1;X22Y5/B3;X22Y5/B3/E232;1;X20Y5/E230;X20Y5/E230/E232;1;X19Y13/D2;X19Y13/D2/E201;1;X18Y13/W800;X18Y13/W800/Q0;1;X10Y13/E230;X10Y13/E230/W808;1;X11Y13/A3;X11Y13/A3/X02;1;X18Y5/E230;X18Y5/E230/N808;1;X16Y5/W800;X16Y5/W800/W202;1;X19Y13/N820;X19Y13/N820/E121;1;X18Y13/Q0;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a p_out"
          }
        },
        "a_out[6]": {
          "hide_name": 0,
          "bits": [ 7671 ] ,
          "attributes": {
            "ROUTING": "X18Y5/E210;X18Y5/E210/N818;1;X19Y5/N210;X19Y5/N210/E211;1;X19Y3/E210;X19Y3/E210/N212;1;X21Y3/B6;X21Y3/B6/E212;1;X17Y14/X07;X17Y14/X07/W241;1;X17Y14/A3;X17Y14/A3/X07;1;X11Y11/C1;X11Y11/C1/N262;1;X18Y13/X06;X18Y13/X06/Q1;1;X18Y13/D0;X18Y13/D0/X06;1;X14Y3/B1;X14Y3/B1/W212;1;X17Y13/N210;X17Y13/N210/W211;1;X17Y12/A7;X17Y12/A7/N211;1;X15Y14/SEL0;X15Y14/SEL0/W261;1;X17Y10/B6;X17Y10/B6/W231;1;X19Y13/B6;X19Y13/B6/E131;1;X16Y9/W210;X16Y9/W210/W212;1;X14Y9/W210;X14Y9/W210/W212;1;X13Y9/N210;X13Y9/N210/W211;1;X13Y8/A4;X13Y8/A4/N211;1;X16Y14/B0;X16Y14/B0/W232;1;X16Y14/B3;X16Y14/B3/W232;1;X15Y14/SEL6;X15Y14/SEL6/W261;1;X19Y13/B2;X19Y13/B2/E131;1;X16Y14/C1;X16Y14/C1/W242;1;X15Y13/D5;X15Y13/D5/X07;1;X17Y13/A1;X17Y13/A1/X02;1;X19Y13/B3;X19Y13/B3/E211;1;X15Y13/D7;X15Y13/D7/X07;1;X15Y13/D3;X15Y13/D3/X06;1;X11Y11/C2;X11Y11/C2/N262;1;X16Y14/C5;X16Y14/C5/W242;1;X19Y13/B1;X19Y13/B1/E211;1;X13Y13/A0;X13Y13/A0/W251;1;X18Y9/W210;X18Y9/W210/N814;1;X16Y13/D4;X16Y13/D4/X02;1;X16Y13/X02;X16Y13/X02/W212;1;X16Y13/D7;X16Y13/D7/X02;1;X16Y13/D0;X16Y13/D0/X06;1;X16Y13/D3;X16Y13/D3/X06;1;X16Y13/X06;X16Y13/X06/W212;1;X16Y13/D1;X16Y13/D1/X06;1;X11Y11/C0;X11Y11/C0/N262;1;X20Y13/B6;X20Y13/B6/E212;1;X20Y13/B2;X20Y13/B2/E212;1;X20Y13/B4;X20Y13/B4/E212;1;X20Y13/B7;X20Y13/B7/E212;1;X20Y13/B0;X20Y13/B0/E212;1;X20Y13/B5;X20Y13/B5/E212;1;X20Y13/B3;X20Y13/B3/E212;1;X20Y13/B1;X20Y13/B1/E212;1;X17Y13/A0;X17Y13/A0/X02;1;X22Y3/X03;X22Y3/X03/N222;1;X17Y13/X02;X17Y13/X02/W211;1;X15Y13/D0;X15Y13/D0/X06;1;X15Y13/X07;X15Y13/X07/W241;1;X19Y13/B0;X19Y13/B0/E131;1;X11Y11/C6;X11Y11/C6/X06;1;X11Y11/C4;X11Y11/C4/X06;1;X14Y14/W230;X14Y14/W230/W232;1;X18Y13/E130;X18Y13/E130/Q1;1;X12Y13/A6;X12Y13/A6/W252;1;X20Y11/B3;X20Y11/B3/N212;1;X18Y13/W210;X18Y13/W210/Q1;1;X16Y13/W210;X16Y13/W210/W212;1;X14Y13/B7;X14Y13/B7/W212;1;X11Y11/X06;X11Y11/X06/N252;1;X18Y14/W230;X18Y14/W230/S131;1;X18Y13/S130;X18Y13/S130/Q1;1;X13Y14/B3;X13Y14/B3/W231;1;X22Y5/E210;X22Y5/E210/N818;1;X12Y7/A6;X12Y7/A6/S212;1;X11Y13/N250;X11Y13/N250/W838;1;X22Y3/B2;X22Y3/B2/X03;1;X20Y13/N210;X20Y13/N210/E212;1;X16Y13/W240;X16Y13/W240/W212;1;X15Y14/SEL4;X15Y14/SEL4/W261;1;X20Y11/B2;X20Y11/B2/N212;1;X15Y14/SEL2;X15Y14/SEL2/W261;1;X11Y11/C7;X11Y11/C7/X06;1;X18Y10/W230;X18Y10/W230/N804;1;X16Y14/W260;X16Y14/W260/W232;1;X12Y5/S210;X12Y5/S210/W814;1;X18Y13/E210;X18Y13/E210/Q1;1;X23Y5/B3;X23Y5/B3/E211;1;X18Y4/C1;X18Y4/C1/X02;1;X16Y14/W230;X16Y14/W230/W232;1;X15Y3/B6;X15Y3/B6/W211;1;X18Y3/C0;X18Y3/C0/X02;1;X18Y13/S100;X18Y13/S100/Q1;1;X14Y3/B0;X14Y3/B0/W212;1;X14Y5/D7;X14Y5/D7/W222;1;X15Y3/B3;X15Y3/B3/W211;1;X11Y13/N260;X11Y13/N260/W838;1;X16Y5/W810;X16Y5/W810/W222;1;X18Y14/W240;X18Y14/W240/S101;1;X18Y5/N210;X18Y5/N210/N818;1;X18Y3/X02;X18Y3/X02/N212;1;X14Y5/D0;X14Y5/D0/W222;1;X15Y13/X06;X15Y13/X06/W211;1;X11Y11/C5;X11Y11/C5/X06;1;X13Y14/B2;X13Y14/B2/W231;1;X12Y7/A7;X12Y7/A7/S212;1;X18Y13/N810;X18Y13/N810/Q1;1;X18Y4/C0;X18Y4/C0/X02;1;X18Y14/N800;X18Y14/N800/S101;1;X18Y5/W220;X18Y5/W220/N818;1;X16Y5/W220;X16Y5/W220/W222;1;X13Y13/A1;X13Y13/A1/W251;1;X14Y13/W250;X14Y13/W250/W242;1;X15Y13/D4;X15Y13/D4/X07;1;X19Y13/W830;X19Y13/W830/E131;1;X19Y13/B5;X19Y13/B5/E211;1;X11Y11/C3;X11Y11/C3/N262;1;X22Y3/B6;X22Y3/B6/X07;1;X23Y5/D0;X23Y5/D0/E221;1;X22Y13/N810;X22Y13/N810/E814;1;X22Y5/E220;X22Y5/E220/N818;1;X23Y5/D1;X23Y5/D1/E221;1;X18Y3/C1;X18Y3/C1/X02;1;X22Y5/N220;X22Y5/N220/N818;1;X22Y3/X07;X22Y3/X07/N222;1;X18Y4/X02;X18Y4/X02/N211;1;X14Y5/D6;X14Y5/D6/W222;1;X19Y13/B4;X19Y13/B4/E211;1;X18Y3/W210;X18Y3/W210/N212;1;X16Y3/W210;X16Y3/W210/W212;1;X14Y5/D1;X14Y5/D1/W222;1;X19Y13/B7;X19Y13/B7/E211;1;X24Y4/D0;X24Y4/D0/W202;1;X18Y13/Q1;;1;X18Y13/E810;X18Y13/E810/Q1;1;X26Y13/N810;X26Y13/N810/E818;1;X26Y5/N100;X26Y5/N100/N818;1;X26Y4/W200;X26Y4/W200/N101;1;X24Y4/D1;X24Y4/D1/W202;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a p_out"
          }
        },
        "a_out[14]": {
          "hide_name": 0,
          "bits": [ 7662 ] ,
          "attributes": {
            "ROUTING": "X22Y6/Q4;;5;X23Y6/W800;X23Y6/W800/E101;5;X19Y6/N200;X19Y6/N200/W804;5;X19Y4/D2;X19Y4/D2/N202;5;X22Y8/S250;X22Y8/S250/S242;5;X22Y10/A1;X22Y10/A1/S252;5;X21Y6/S830;X21Y6/S830/W131;5;X21Y14/N250;X21Y14/N250/S838;5;X21Y12/B5;X21Y12/B5/N252;5;X23Y6/N250;X23Y6/N250/E111;5;X23Y4/A3;X23Y4/A3/N252;5;X23Y6/N210;X23Y6/N210/E111;5;X23Y4/A7;X23Y4/A7/N212;5;X22Y6/N240;X22Y6/N240/Q4;5;X22Y4/X01;X22Y4/X01/N242;5;X22Y4/B3;X22Y4/B3/X01;5;X22Y6/W130;X22Y6/W130/Q4;5;X21Y6/W230;X21Y6/W230/W131;5;X19Y6/N230;X19Y6/N230/W232;5;X19Y4/B3;X19Y4/B3/N232;5;X21Y6/W250;X21Y6/W250/W111;5;X19Y6/N250;X19Y6/N250/W252;5;X19Y4/B5;X19Y4/B5/N252;5;X18Y6/A0;X18Y6/A0/N200;5;X22Y6/E100;X22Y6/E100/Q4;5;X22Y6/W800;X22Y6/W800/E100;5;X18Y6/N200;X18Y6/N200/W804;5;X18Y6/A1;X18Y6/A1/N200;5;X22Y7/W810;X22Y7/W810/S111;5;X14Y7/E210;X14Y7/E210/W818;5;X16Y7/B3;X16Y7/B3/E212;5;X14Y6/N820;X14Y6/N820/W828;5;X14Y2/E240;X14Y2/E240/N824;5;X16Y2/X07;X16Y2/X07/E242;5;X16Y2/B1;X16Y2/B1/X07;5;X17Y2/D3;X17Y2/D3/X08;5;X17Y2/X08;X17Y2/X08/W271;5;X17Y2/D1;X17Y2/D1/X08;5;X22Y1/W820;X22Y1/W820/S828;5;X18Y1/S270;X18Y1/S270/W824;5;X18Y2/A2;X18Y2/A2/S271;5;X22Y6/W820;X22Y6/W820/Q4;5;X18Y6/N820;X18Y6/N820/W824;5;X18Y2/W270;X18Y2/W270/N824;5;X17Y2/A4;X17Y2/A4/W271;5;X19Y6/B4;X19Y6/B4/W212;5;X22Y6/EW10;X22Y6/EW10/Q4;5;X21Y6/W210;X21Y6/W210/W111;5;X19Y6/B5;X19Y6/B5/W212;5;X22Y6/N820;X22Y6/N820/Q4;5;X22Y2/E820;X22Y2/E820/N824;5;X26Y2/N240;X26Y2/N240/E824;5;X26Y0/X01;X26Y0/X01/N242;5;X26Y0/A6;X26Y0/A6/X01;5;X22Y12/E270;X22Y12/E270/N272;5;X23Y12/A7;X23Y12/A7/E271;5;X24Y7/A0;X24Y7/A0/E252;5;X22Y6/SN10;X22Y6/SN10/Q4;5;X22Y7/E250;X22Y7/E250/S111;5;X24Y7/A1;X24Y7/A1/E252;5;X22Y14/N270;X22Y14/N270/S828;5;X22Y13/A2;X22Y13/A2/N271;5;X24Y11/A0;X24Y11/A0/S271;5;X22Y10/E270;X22Y10/E270/S824;5;X24Y10/S270;X24Y10/S270/E272;5;X24Y11/A1;X24Y11/A1/S271;5;X22Y6/N130;X22Y6/N130/Q4;5;X22Y5/S830;X22Y5/S830/N131;5;X22Y13/E250;X22Y13/E250/S838;5;X24Y13/A4;X24Y13/A4/E252;5;X22Y6/S240;X22Y6/S240/Q4;5;X22Y8/S240;X22Y8/S240/S242;5;X22Y10/X03;X22Y10/X03/S242;5;X22Y10/D3;X22Y10/D3/X03;5;X22Y6/S820;X22Y6/S820/Q4;5;X22Y10/W270;X22Y10/W270/S824;5;X21Y10/X04;X21Y10/X04/W271;5;X21Y10/D6;X21Y10/D6/X04;5;X26Y10/LBO0;X26Y10/LBO0/LT01;5;X26Y10/W210;X26Y10/W210/LB11;5;X25Y10/B7;X25Y10/B7/W211;5;X26Y13/LBO0;X26Y13/LBO0/LT01;5;X25Y13/W210;X25Y13/W210/LB11;5;X25Y13/A5;X25Y13/A5/W210;5;X28Y12/W210;X28Y12/W210/LB11;5;X26Y12/W240;X26Y12/W240/W212;5;X25Y12/C0;X25Y12/C0/W241;5;X26Y11/W210;X26Y11/W210/LB11;5;X25Y11/X02;X25Y11/X02/W211;5;X25Y11/D6;X25Y11/D6/X02;5;X25Y11/A1;X25Y11/A1/E210;5;X26Y11/LBO0;X26Y11/LBO0/LT01;5;X25Y11/E210;X25Y11/E210/LB11;5;X25Y11/A0;X25Y11/A0/E210;5;X26Y0/LT02;X26Y0/LT02/A6;5;X26Y12/LBO0;X26Y12/LBO0/LT01;5;X26Y12/W210;X26Y12/W210/LB11;5;X25Y12/B7;X25Y12/B7/W211;5",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a p_out"
          }
        },
        "b.s_in_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7660 ] ,
          "attributes": {
            "ROUTING": "X18Y13/LSR0;X18Y13/LSR0/N271;1;X17Y12/LSR2;X17Y12/LSR2/X06;1;X17Y15/E820;X17Y15/E820/E828;1;X21Y15/N820;X21Y15/N820/E824;1;X21Y11/E270;X21Y11/E270/N824;1;X22Y11/LSR1;X22Y11/LSR1/E271;1;X21Y8/N130;X21Y8/N130/N828;1;X21Y7/N270;X21Y7/N270/N131;1;X21Y5/E270;X21Y5/E270/N272;1;X22Y5/LSR1;X22Y5/LSR1/E271;1;X14Y13/LSR2;X14Y13/LSR2/E271;1;X14Y14/LSR2;X14Y14/LSR2/E211;1;X18Y16/LSR1;X18Y16/LSR1/E211;1;X10Y8/S270;X10Y8/S270/N828;1;X10Y10/E270;X10Y10/E270/S272;1;X12Y10/LSR1;X12Y10/LSR1/E272;1;X9Y15/E800;X9Y15/E800/N101;1;X17Y15/N800;X17Y15/N800/E808;1;X17Y11/E200;X17Y11/E200/N804;1;X19Y11/E210;X19Y11/E210/E202;1;X21Y11/LSR1;X21Y11/LSR1/E212;1;X20Y8/LSR2;X20Y8/LSR2/E211;1;X18Y14/N270;X18Y14/N270/N272;1;X18Y13/LSR1;X18Y13/LSR1/N271;1;X17Y8/LSR0;X17Y8/LSR0/E212;1;X9Y7/E820;X9Y7/E820/N828;1;X17Y7/E270;X17Y7/E270/E828;1;X19Y7/N270;X19Y7/N270/E272;1;X19Y6/LSR1;X19Y6/LSR1/N271;1;X17Y7/LSR0;X17Y7/LSR0/X08;1;X21Y10/LSR2;X21Y10/LSR2/S272;1;X21Y10/LSR0;X21Y10/LSR0/S272;1;X23Y6/LSR2;X23Y6/LSR2/E212;1;X9Y16/N100;X9Y16/N100/F2;1;X13Y15/N270;X13Y15/N270/E824;1;X13Y13/E270;X13Y13/E270/N272;1;X21Y16/N820;X21Y16/N820/E824;1;X21Y8/S270;X21Y8/S270/N828;1;X21Y10/LSR1;X21Y10/LSR1/S272;1;X17Y7/X08;X17Y7/X08/N211;1;X17Y7/LSR1;X17Y7/LSR1/X08;1;X21Y8/N210;X21Y8/N210/E814;1;X21Y6/E210;X21Y6/E210/N212;1;X22Y6/LSR2;X22Y6/LSR2/E211;1;X9Y15/E820;X9Y15/E820/N121;1;X17Y15/E270;X17Y15/E270/E828;1;X19Y15/E270;X19Y15/E270/E272;1;X20Y15/LSR2;X20Y15/LSR2/E271;1;X20Y11/LSR2;X20Y11/LSR2/N271;1;X17Y16/E820;X17Y16/E820/E818;1;X9Y8/S220;X9Y8/S220/N818;1;X9Y10/X07;X9Y10/X07/S222;1;X9Y10/LSR0;X9Y10/LSR0/X07;1;X17Y16/E210;X17Y16/E210/E818;1;X18Y16/LSR2;X18Y16/LSR2/E211;1;X17Y8/N210;X17Y8/N210/N818;1;X21Y8/LSR2;X21Y8/LSR2/E212;1;X9Y8/E810;X9Y8/E810/N818;1;X17Y8/E210;X17Y8/E210/E818;1;X19Y8/E210;X19Y8/E210/E212;1;X21Y8/LSR1;X21Y8/LSR1/E212;1;X17Y14/N230;X17Y14/N230/N222;1;X17Y12/X06;X17Y12/X06/N232;1;X17Y12/LSR0;X17Y12/LSR0/X06;1;X14Y16/N820;X14Y16/N820/E824;1;X14Y8/E820;X14Y8/E820/N828;1;X22Y8/S270;X22Y8/S270/E828;1;X22Y10/LSR1;X22Y10/LSR1/S272;1;X11Y7/LSR2;X11Y7/LSR2/E272;1;X19Y11/LSR2;X19Y11/LSR2/E272;1;X13Y8/E210;X13Y8/E210/N818;1;X15Y8/E210;X15Y8/E210/E212;1;X16Y8/LSR0;X16Y8/LSR0/E211;1;X11Y7/E270;X11Y7/E270/E272;1;X12Y7/LSR2;X12Y7/LSR2/E271;1;X9Y16/N810;X9Y16/N810/F2;1;X9Y12/E210;X9Y12/E210/N814;1;X11Y12/E210;X11Y12/E210/E212;1;X13Y12/LSR0;X13Y12/LSR0/E212;1;X22Y8/LSR1;X22Y8/LSR1/E271;1;X17Y8/E810;X17Y8/E810/N818;1;X25Y8/W130;X25Y8/W130/E818;1;X24Y8/S270;X24Y8/S270/W131;1;X24Y10/LSR1;X24Y10/LSR1/S272;1;X9Y11/E820;X9Y11/E820/N824;1;X17Y11/E270;X17Y11/E270/E828;1;X13Y12/LSR2;X13Y12/LSR2/E212;1;X20Y11/LSR0;X20Y11/LSR0/N271;1;X17Y16/W130;X17Y16/W130/E818;1;X16Y16/N230;X16Y16/N230/W131;1;X16Y14/X06;X16Y14/X06/N232;1;X16Y14/LSR2;X16Y14/LSR2/X06;1;X9Y7/E270;X9Y7/E270/N828;1;X10Y7/LSR1;X10Y7/LSR1/E271;1;X20Y12/N270;X20Y12/N270/E272;1;X20Y10/LSR2;X20Y10/LSR2/N272;1;X9Y16/SN20;X9Y16/SN20/F2;1;X9Y15/N820;X9Y15/N820/N121;1;X9Y7/S270;X9Y7/S270/N828;1;X9Y8/LSR1;X9Y8/LSR1/S271;1;X17Y16/N810;X17Y16/N810/E818;1;X17Y8/N810;X17Y8/N810/N818;1;X17Y4/E210;X17Y4/E210/N814;1;X19Y4/LSR1;X19Y4/LSR1/E212;1;X13Y12/E210;X13Y12/E210/N814;1;X14Y12/LSR2;X14Y12/LSR2/E211;1;X21Y8/E270;X21Y8/E270/N828;1;X13Y16/N210;X13Y16/N210/E814;1;X13Y14/E210;X13Y14/E210/N212;1;X9Y16/N130;X9Y16/N130/F2;1;X9Y15/N270;X9Y15/N270/N131;1;X9Y13/N270;X9Y13/N270/N272;1;X9Y11/LSR0;X9Y11/LSR0/N272;1;X10Y8/E820;X10Y8/E820/N828;1;X18Y8/N270;X18Y8/N270/E828;1;X18Y6/LSR1;X18Y6/LSR1/N272;1;X13Y16/N810;X13Y16/N810/E814;1;X13Y8/S220;X13Y8/S220/N818;1;X13Y10/X07;X13Y10/X07/S222;1;X13Y10/LSR1;X13Y10/LSR1/X07;1;X10Y16/E820;X10Y16/E820/E121;1;X18Y16/N270;X18Y16/N270/E828;1;X18Y14/E270;X18Y14/E270/N272;1;X20Y14/LSR2;X20Y14/LSR2/E272;1;X9Y16/E810;X9Y16/E810/F2;1;X17Y16/N220;X17Y16/N220/E818;1;X17Y14/X05;X17Y14/X05/N222;1;X17Y14/LSR1;X17Y14/LSR1/X05;1;X18Y12/E270;X18Y12/E270/E828;1;X20Y12/LSR1;X20Y12/LSR1/E272;1;X9Y16/F2;;1;X9Y16/EW20;X9Y16/EW20/F2;1;X10Y16/N820;X10Y16/N820/E121;1;X10Y12/E820;X10Y12/E820/N824;1;X14Y12/N270;X14Y12/N270/E824;1;X14Y10/LSR1;X14Y10/LSR1/N272;1"
          }
        },
        "a_out[15]": {
          "hide_name": 0,
          "bits": [ 7652 ] ,
          "attributes": {
            "ROUTING": "X23Y6/Q5;;5;X23Y6/EW20;X23Y6/EW20/Q5;5;X22Y6/D4;X22Y6/D4/W121;5;X22Y12/A6;X22Y12/A6/W251;5;X21Y10/S250;X21Y10/S250/W252;5;X21Y11/A1;X21Y11/A1/S251;5;X23Y12/W250;X23Y12/W250/N252;5;X21Y12/A5;X21Y12/A5/W252;5;X23Y6/W130;X23Y6/W130/Q5;5;X22Y6/A2;X22Y6/A2/W131;5;X23Y6/W100;X23Y6/W100/Q5;5;X22Y6/C6;X22Y6/C6/W101;5;X23Y6/X08;X23Y6/X08/Q5;5;X23Y6/C4;X23Y6/C4/X08;5;X22Y6/N810;X22Y6/N810/W111;5;X22Y1/W810;X22Y1/W810/S818;5;X18Y1/N210;X18Y1/N210/W814;5;X18Y0/A7;X18Y0/A7/N211;5;X22Y4/B6;X22Y4/B6/N252;5;X23Y6/W250;X23Y6/W250/Q5;5;X22Y6/N250;X22Y6/N250/W251;5;X22Y4/B7;X22Y4/B7/N252;5;X24Y12/A7;X24Y12/A7/E251;5;X24Y12/A4;X24Y12/A4/E251;5;X23Y10/E250;X23Y10/E250/S834;5;X24Y10/A4;X24Y10/A4/E251;5;X23Y6/S130;X23Y6/S130/Q5;5;X23Y7/S830;X23Y7/S830/S131;5;X23Y11/W250;X23Y11/W250/S834;5;X21Y11/A4;X21Y11/A4/W252;5;X23Y12/A0;X23Y12/A0/N252;5;X23Y12/A1;X23Y12/A1/N252;5;X23Y6/EW10;X23Y6/EW10/Q5;5;X24Y6/N810;X24Y6/N810/E111;5;X24Y1/E210;X24Y1/E210/S818;5;X26Y1/N210;X26Y1/N210/E212;5;X26Y0/A7;X26Y0/A7/N211;5;X23Y14/N250;X23Y14/N250/S838;5;X23Y12/E250;X23Y12/E250/N252;5;X24Y12/A0;X24Y12/A0/E251;5;X22Y10/A3;X22Y10/A3/W251;5;X23Y6/S830;X23Y6/S830/Q5;5;X23Y10/W250;X23Y10/W250/S834;5;X21Y10/A6;X21Y10/A6/W252;5;X26Y10/LBO1;X26Y10/LBO1/LT04;5;X25Y10/X01;X25Y10/X01/LB51;5;X25Y10/A7;X25Y10/A7/X01;5;X26Y12/LBO1;X26Y12/LBO1/LT04;5;X25Y12/X05;X25Y12/X05/LB51;5;X25Y12/A4;X25Y12/A4/X05;5;X25Y11/X01;X25Y11/X01/LB51;5;X25Y11/A6;X25Y11/A6/X01;5;X26Y0/LT13;X26Y0/LT13/A7;5;X26Y11/LBO1;X26Y11/LBO1/LT04;5;X25Y11/X06;X25Y11/X06/LB51;5;X25Y11/A4;X25Y11/A4/X06;5;X19Y6/A5;X19Y6/A5/X05;5;X19Y6/A4;X19Y6/A4/X05;5;X17Y2/A7;X17Y2/A7/X03;5;X18Y2/X01;X18Y2/X01/LB51;5;X18Y2/B3;X18Y2/B3/X01;5;X17Y2/B1;X17Y2/B1/X04;5;X17Y2/X04;X17Y2/X04/LB51;5;X17Y2/B0;X17Y2/B0/X04;5;X17Y2/X03;X17Y2/X03/LB51;5;X17Y2/B3;X17Y2/B3/X03;5;X18Y2/LBO1;X18Y2/LBO1/LT04;5;X17Y2/X06;X17Y2/X06/LB51;5;X17Y2/A5;X17Y2/A5/X06;5;X18Y4/LBO1;X18Y4/LBO1/LT04;5;X19Y4/X05;X19Y4/X05/LB51;5;X19Y4/A5;X19Y4/A5/X05;5;X19Y6/C6;X19Y6/C6/X05;5;X18Y6/LBO1;X18Y6/LBO1/LT04;5;X19Y6/X05;X19Y6/X05/LB51;5;X19Y6/C7;X19Y6/C7/X05;5;X18Y0/LT13;X18Y0/LT13/A7;5;X18Y3/LBO1;X18Y3/LBO1/LT04;5;X20Y3/X05;X20Y3/X05/LB51;5;X20Y3/A4;X20Y3/A4/X05;5",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a p_out"
          }
        },
        "a.s_in": {
          "hide_name": 0,
          "bits": [ 7651 ] ,
          "attributes": {
            "ROUTING": "X32Y28/Q6;;1;X32Y28/S830;X32Y28/S830/Q6;1;X32Y21/N830;X32Y21/N830/N838;1;X32Y13/W830;X32Y13/W830/N838;1;X24Y13/N830;X24Y13/N830/W838;1;X24Y5/S100;X24Y5/S100/N838;1;X24Y6/W200;X24Y6/W200/S101;1;X23Y6/D5;X23Y6/D5/W201;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:12.16-12.20",
            "hdlname": "a s_in"
          }
        },
        "clk_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 7648 ] ,
          "attributes": {
            "ROUTING": "X28Y28/S830;X28Y28/S830/F6;1;X28Y21/N830;X28Y21/N830/N838;1;X28Y13/W830;X28Y13/W830/N838;1;X24Y13/S250;X24Y13/S250/W834;1;X24Y14/B6;X24Y14/B6/S251;1;X28Y28/F6;;1;X28Y28/N830;X28Y28/N830/F6;1;X28Y20/N800;X28Y20/N800/N838;1;X28Y16/W230;X28Y16/W230/N804;1;X26Y16/W230;X26Y16/W230/W232;1;X24Y16/B2;X24Y16/B2/W232;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 7646 ] ,
          "attributes": {
            "ROUTING": "X40Y28/F6;;5;X31Y20/N800;X31Y20/N800/N808;5;X31Y12/N810;X31Y12/N810/N808;5;X31Y4/N820;X31Y4/N820/N818;5;X31Y0/W820;X31Y0/W820/N824;5;X23Y0/E130;X23Y0/E130/W828;5;X23Y0/A6;X23Y0/A6/E130;5;X31Y28/N800;X31Y28/N800/W808;5;X31Y20/N810;X31Y20/N810/N808;5;X31Y12/N820;X31Y12/N820/N818;5;X31Y4/W820;X31Y4/W820/N828;5;X27Y4/N820;X27Y4/N820/W824;5;X27Y0/W820;X27Y0/W820/N824;5;X19Y0/E130;X19Y0/E130/W828;5;X19Y0/A6;X19Y0/A6/E130;5;X23Y20/N800;X23Y20/N800/N808;5;X23Y12/N810;X23Y12/N810/N808;5;X23Y4/N820;X23Y4/N820/N818;5;X23Y0/W820;X23Y0/W820/N824;5;X15Y0/E130;X15Y0/E130/W828;5;X15Y0/A6;X15Y0/A6/E130;5;X23Y28/N800;X23Y28/N800/W808;5;X23Y20/N810;X23Y20/N810/N808;5;X23Y12/N820;X23Y12/N820/N818;5;X23Y4/W820;X23Y4/W820/N828;5;X19Y4/N820;X19Y4/N820/W824;5;X19Y0/W820;X19Y0/W820/N824;5;X11Y0/E130;X11Y0/E130/W828;5;X11Y0/A6;X11Y0/A6/E130;5;X40Y28/W100;X40Y28/W100/F6;5;X39Y28/W800;X39Y28/W800/W101;5;X31Y28/W800;X31Y28/W800/W808;5;X23Y28/W800;X23Y28/W800/W808;5;X15Y28/N800;X15Y28/N800/W808;5;X15Y20/N800;X15Y20/N800/N808;5;X15Y12/N810;X15Y12/N810/N808;5;X15Y4/N820;X15Y4/N820/N818;5;X15Y0/W820;X15Y0/W820/N824;5;X7Y0/E130;X7Y0/E130/W828;5;X7Y0/A6;X7Y0/A6/E130;5;X7Y16/LBO0;X7Y16/LBO0/LT01;5;X9Y16/E200;X9Y16/E200/LB01;5;X9Y16/A2;X9Y16/A2/E200;5;X7Y11/LBO0;X7Y11/LBO0/LT01;5;X8Y11/E200;X8Y11/E200/LB01;5;X9Y11/X05;X9Y11/X05/E201;5;X9Y11/B0;X9Y11/B0/X05;5;X20Y10/B4;X20Y10/B4/X01;5;X21Y10/B2;X21Y10/B2/E211;5;X21Y8/B2;X21Y8/B2/E211;5;X21Y10/B0;X21Y10/B0/E211;5;X23Y11/LBO0;X23Y11/LBO0/LT01;5;X25Y11/W200;X25Y11/W200/LB01;5;X23Y11/W210;X23Y11/W210/W202;5;X22Y11/B2;X22Y11/B2/W211;5;X19Y11/LBO0;X19Y11/LBO0/LT01;5;X18Y11/E200;X18Y11/E200/LB01;5;X20Y11/E210;X20Y11/E210/E202;5;X21Y11/B2;X21Y11/B2/E211;5;X21Y10/B5;X21Y10/B5/E211;5;X25Y10/W200;X25Y10/W200/LB01;5;X23Y10/W210;X23Y10/W210/W202;5;X22Y10/B2;X22Y10/B2/W211;5;X18Y10/E200;X18Y10/E200/LB01;5;X20Y10/E210;X20Y10/E210/E202;5;X21Y10/B4;X21Y10/B4/E211;5;X23Y10/LBO0;X23Y10/LBO0/LT01;5;X23Y10/S200;X23Y10/S200/LB01;5;X23Y12/E200;X23Y12/E200/S202;5;X24Y12/N200;X24Y12/N200/E201;5;X24Y10/X03;X24Y10/X03/N202;5;X24Y10/B2;X24Y10/B2/X03;5;X7Y10/LBO0;X7Y10/LBO0/LT01;5;X9Y10/N200;X9Y10/N200/LB01;5;X9Y10/A0;X9Y10/A0/N200;5;X7Y0/LT02;X7Y0/LT02/A6;5;X7Y8/LBO0;X7Y8/LBO0/LT01;5;X6Y8/E200;X6Y8/E200/LB01;5;X8Y8/E210;X8Y8/E210/E202;5;X9Y8/B2;X9Y8/B2/E211;5;X13Y7/W200;X13Y7/W200/LB01;5;X11Y7/W210;X11Y7/W210/W202;5;X10Y7/B3;X10Y7/B3/W211;5;X10Y7/E200;X10Y7/E200/LB01;5;X11Y7/X01;X11Y7/X01/E201;5;X11Y7/B4;X11Y7/B4/X01;5;X11Y7/LBO0;X11Y7/LBO0/LT01;5;X11Y7/E200;X11Y7/E200/LB01;5;X12Y7/X01;X12Y7/X01/E201;5;X12Y7/B4;X12Y7/B4/X01;5;X12Y10/B2;X12Y10/B2/X03;5;X11Y10/S200;X11Y10/S200/LB01;5;X11Y12/E200;X11Y12/E200/S202;5;X12Y12/N200;X12Y12/N200/E201;5;X12Y10/X03;X12Y10/X03/N202;5;X12Y10/B3;X12Y10/B3/X03;5;X11Y10/LBO0;X11Y10/LBO0/LT01;5;X10Y10/E200;X10Y10/E200/LB01;5;X12Y10/E210;X12Y10/E210/E202;5;X13Y10/B2;X13Y10/B2/E211;5;X11Y0/LT02;X11Y0/LT02/A6;5;X11Y12/LBO0;X11Y12/LBO0/LT01;5;X12Y12/E200;X12Y12/E200/LB01;5;X13Y12/X01;X13Y12/X01/E201;5;X13Y12/B4;X13Y12/B4/X01;5;X15Y12/W200;X15Y12/W200/LB01;5;X14Y12/X01;X14Y12/X01/W201;5;X14Y12/B5;X14Y12/B5/X01;5;X19Y10/LBO0;X19Y10/LBO0/LT01;5;X19Y10/E200;X19Y10/E200/LB01;5;X20Y10/X01;X20Y10/X01/E201;5;X20Y10/B5;X20Y10/B5/X01;5;X15Y12/LBO0;X15Y12/LBO0/LT01;5;X16Y12/E200;X16Y12/E200/LB01;5;X17Y12/X05;X17Y12/X05/E201;5;X17Y12/B0;X17Y12/B0/X05;5;X15Y8/E200;X15Y8/E200/LB01;5;X16Y8/X05;X16Y8/X05/E201;5;X16Y8/B0;X16Y8/B0/X05;5;X15Y8/LBO0;X15Y8/LBO0/LT01;5;X16Y8/E200;X16Y8/E200/LB01;5;X17Y8/X05;X17Y8/X05/E201;5;X17Y8/B0;X17Y8/B0/X05;5;X14Y7/E200;X14Y7/E200/LB01;5;X16Y7/E210;X16Y7/E210/E202;5;X17Y7/B2;X17Y7/B2/E211;5;X17Y7/B0;X17Y7/B0/X05;5;X15Y0/LT02;X15Y0/LT02/A6;5;X15Y7/LBO0;X15Y7/LBO0/LT01;5;X16Y7/E200;X16Y7/E200/LB01;5;X17Y7/X05;X17Y7/X05/E201;5;X17Y7/B1;X17Y7/B1/X05;5;X18Y6/B2;X18Y6/B2/W211;5;X19Y6/LBO0;X19Y6/LBO0/LT01;5;X21Y6/W200;X21Y6/W200/LB01;5;X19Y6/W210;X19Y6/W210/W202;5;X18Y6/B3;X18Y6/B3/W211;5;X19Y0/LT02;X19Y0/LT02/A6;5;X19Y8/LBO0;X19Y8/LBO0/LT01;5;X18Y8/E200;X18Y8/E200/LB01;5;X20Y8/E210;X20Y8/E210/E202;5;X21Y8/B4;X21Y8/B4/E211;5;X23Y8/LBO0;X23Y8/LBO0/LT01;5;X25Y8/W200;X25Y8/W200/LB01;5;X23Y8/W210;X23Y8/W210/W202;5;X22Y8/B2;X22Y8/B2/W211;5;X23Y14/LBO0;X23Y14/LBO0/LT01;5;X24Y14/W200;X24Y14/W200/LB01;5;X24Y14/A6;X24Y14/A6/W200;5;X23Y0/LT02;X23Y0/LT02/A6;5;X23Y16/LBO0;X23Y16/LBO0/LT01;5;X24Y16/E200;X24Y16/E200/LB01;5;X24Y16/A2;X24Y16/A2/E200;5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ab_clk": {
          "hide_name": 0,
          "bits": [ 7612 ] ,
          "attributes": {
            "ROUTING": "X24Y16/F2;;5;X24Y16/N810;X24Y16/N810/F2;5;X24Y8/N820;X24Y8/N820/N818;5;X24Y0/W270;X24Y0/W270/N828;5;X22Y0/A6;X22Y0/A6/W272;5;X16Y0/E270;X16Y0/E270/N828;5;X18Y0/A6;X18Y0/A6/E272;5;X24Y16/W810;X24Y16/W810/F2;5;X16Y16/N810;X16Y16/N810/W818;5;X16Y8/N820;X16Y8/N820/N818;5;X16Y0/W270;X16Y0/W270/N828;5;X14Y0/A6;X14Y0/A6/W272;5;X19Y11/CLK2;X19Y11/CLK2/LB11;5;X18Y16/CLK1;X18Y16/CLK1/LB11;5;X18Y16/LBO0;X18Y16/LBO0/LT01;5;X18Y16/CLK2;X18Y16/CLK2/LB11;5;X18Y15/LBO0;X18Y15/LBO0/LT01;5;X20Y15/CLK2;X20Y15/CLK2/LB11;5;X14Y12/LBO0;X14Y12/LBO0/LT01;5;X13Y12/CLK0;X13Y12/CLK0/LB11;5;X14Y10/LBO0;X14Y10/LBO0/LT01;5;X14Y10/CLK1;X14Y10/CLK1/LB11;5;X20Y11/CLK2;X20Y11/CLK2/LB11;5;X14Y13/LBO0;X14Y13/LBO0/LT01;5;X14Y13/CLK2;X14Y13/CLK2/LB11;5;X20Y12/CLK1;X20Y12/CLK1/LB11;5;X20Y14/CLK2;X20Y14/CLK2/LB11;5;X14Y14/CLK2;X14Y14/CLK2/LB11;5;X14Y0/LT02;X14Y0/LT02/A6;5;X14Y14/LBO0;X14Y14/LBO0/LT01;5;X16Y14/CLK2;X16Y14/CLK2/LB11;5;X18Y11/LBO0;X18Y11/LBO0/LT01;5;X20Y11/CLK0;X20Y11/CLK0/LB11;5;X18Y6/LBO0;X18Y6/LBO0/LT01;5;X19Y6/CLK1;X19Y6/CLK1/LB11;5;X18Y8/LBO0;X18Y8/LBO0/LT01;5;X20Y8/CLK2;X20Y8/CLK2/LB11;5;X22Y5/LBO0;X22Y5/LBO0/LT01;5;X22Y5/CLK1;X22Y5/CLK1/LB11;5;X18Y4/LBO0;X18Y4/LBO0/LT01;5;X19Y4/CLK1;X19Y4/CLK1/LB11;5;X18Y12/LBO0;X18Y12/LBO0/LT01;5;X17Y12/CLK2;X17Y12/CLK2/LB11;5;X18Y14/LBO0;X18Y14/LBO0/LT01;5;X17Y14/CLK1;X17Y14/CLK1/LB11;5;X18Y13/CLK1;X18Y13/CLK1/LB11;5;X18Y0/LT02;X18Y0/LT02/A6;5;X18Y13/LBO0;X18Y13/LBO0/LT01;5;X18Y13/CLK0;X18Y13/CLK0/LB11;5;X22Y6/CLK2;X22Y6/CLK2/LB11;5;X22Y0/LT02;X22Y0/LT02/A6;5;X22Y6/LBO0;X22Y6/LBO0/LT01;5;X23Y6/CLK2;X23Y6/CLK2/LB11;5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p6_arithmetic\\sipo_sr.v:10.16-10.19",
            "hdlname": "b clk"
          }
        }
      }
    }
  }
}
