{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_tx_mux_wib_tux_0_0",
    "cell_name": "tx_mux_wib_tux_0",
    "component_reference": "xilinx.com:module_ref:tx_mux_wib_tux:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../wib_zu6cg.gen/sources_1/bd/design_1/ip/design_1_tx_mux_wib_tux_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "design_1_tx_mux_wib_tux_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplus" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xczu6cg" } ],
        "PACKAGE": [ { "value": "ffvb1156" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../wib_zu6cg.gen/sources_1/bd/design_1/ip/design_1_tx_mux_wib_tux_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2.2" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "S_AXI_ACLK": [ { "direction": "in" } ],
        "S_AXI_ARESETN": [ { "direction": "in" } ],
        "S_AXI_AWADDR": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "S_AXI_AWPROT": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "S_AXI_AWVALID": [ { "direction": "in", "driver_value": "0" } ],
        "S_AXI_AWREADY": [ { "direction": "out" } ],
        "S_AXI_WDATA": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "S_AXI_WSTRB": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "1" } ],
        "S_AXI_WVALID": [ { "direction": "in", "driver_value": "0" } ],
        "S_AXI_WREADY": [ { "direction": "out" } ],
        "S_AXI_BRESP": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "S_AXI_BVALID": [ { "direction": "out" } ],
        "S_AXI_BREADY": [ { "direction": "in", "driver_value": "0" } ],
        "S_AXI_ARADDR": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "S_AXI_ARPROT": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "S_AXI_ARVALID": [ { "direction": "in", "driver_value": "0" } ],
        "S_AXI_ARREADY": [ { "direction": "out" } ],
        "S_AXI_RDATA": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "S_AXI_RRESP": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "S_AXI_RVALID": [ { "direction": "out" } ],
        "S_AXI_RREADY": [ { "direction": "in", "driver_value": "0" } ],
        "eth0_tx_p": [ { "direction": "out" } ],
        "eth0_tx_n": [ { "direction": "out" } ],
        "eth0_rx_p": [ { "direction": "in", "driver_value": "0" } ],
        "eth0_rx_n": [ { "direction": "in", "driver_value": "1" } ],
        "eth1_tx_p": [ { "direction": "out" } ],
        "eth1_tx_n": [ { "direction": "out" } ],
        "eth1_rx_p": [ { "direction": "in", "driver_value": "0" } ],
        "eth1_rx_n": [ { "direction": "in", "driver_value": "1" } ],
        "eth_clk_p": [ { "direction": "in" } ],
        "eth_clk_n": [ { "direction": "in" } ],
        "clk": [ { "direction": "in" } ],
        "rst": [ { "direction": "in" } ],
        "d0": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "d0_valid": [ { "direction": "in", "driver_value": "0" } ],
        "d0_last": [ { "direction": "in", "driver_value": "0" } ],
        "d1": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "d1_valid": [ { "direction": "in", "driver_value": "0" } ],
        "d1_last": [ { "direction": "in", "driver_value": "0" } ],
        "d2": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "d2_valid": [ { "direction": "in", "driver_value": "0" } ],
        "d2_last": [ { "direction": "in", "driver_value": "0" } ],
        "d3": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "d3_valid": [ { "direction": "in", "driver_value": "0" } ],
        "d3_last": [ { "direction": "in", "driver_value": "0" } ],
        "d4": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "d4_valid": [ { "direction": "in", "driver_value": "0" } ],
        "d4_last": [ { "direction": "in", "driver_value": "0" } ],
        "d5": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "d5_valid": [ { "direction": "in", "driver_value": "0" } ],
        "d5_last": [ { "direction": "in", "driver_value": "0" } ],
        "d6": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "d6_valid": [ { "direction": "in", "driver_value": "0" } ],
        "d6_last": [ { "direction": "in", "driver_value": "0" } ],
        "d7": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "d7_valid": [ { "direction": "in", "driver_value": "0" } ],
        "d7_last": [ { "direction": "in", "driver_value": "0" } ],
        "ts": [ { "direction": "in", "size_left": "63", "size_right": "0" } ]
      },
      "interfaces": {
        "S_AXI_ACLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "S_AXI", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "S_AXI_ARESETN", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "PHASE": [ { "value": "0.000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "value_src": "constant", "format": "long", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "S_AXI_ACLK" } ]
          }
        },
        "S_AXI_ARESETN": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "value_src": "constant", "format": "long", "usage": "all" } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "S_AXI_ARESETN" } ]
          }
        },
        "S_AXI": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "slave",
          "memory_map_ref": "S_AXI",
          "parameters": {
            "DATA_WIDTH": [ { "value": "32", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "PROTOCOL": [ { "value": "AXI4LITE", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "ID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "ADDR_WIDTH": [ { "value": "8", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "AWUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "ARUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "WUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "RUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "HAS_BURST": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "HAS_LOCK": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "HAS_PROT": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "HAS_CACHE": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "HAS_QOS": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "HAS_REGION": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "NUM_READ_OUTSTANDING": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "MAX_BURST_LENGTH": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "PHASE": [ { "value": "0.000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "NUM_READ_THREADS": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "WUSER_": [ { "value": "BITS_PER_BYTE 0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "value_src": "constant", "format": "long", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "AWADDR": [ { "physical_name": "S_AXI_AWADDR" } ],
            "AWPROT": [ { "physical_name": "S_AXI_AWPROT" } ],
            "AWVALID": [ { "physical_name": "S_AXI_AWVALID" } ],
            "AWREADY": [ { "physical_name": "S_AXI_AWREADY" } ],
            "WDATA": [ { "physical_name": "S_AXI_WDATA" } ],
            "WSTRB": [ { "physical_name": "S_AXI_WSTRB" } ],
            "WVALID": [ { "physical_name": "S_AXI_WVALID" } ],
            "WREADY": [ { "physical_name": "S_AXI_WREADY" } ],
            "BRESP": [ { "physical_name": "S_AXI_BRESP" } ],
            "BVALID": [ { "physical_name": "S_AXI_BVALID" } ],
            "BREADY": [ { "physical_name": "S_AXI_BREADY" } ],
            "ARADDR": [ { "physical_name": "S_AXI_ARADDR" } ],
            "ARPROT": [ { "physical_name": "S_AXI_ARPROT" } ],
            "ARVALID": [ { "physical_name": "S_AXI_ARVALID" } ],
            "ARREADY": [ { "physical_name": "S_AXI_ARREADY" } ],
            "RDATA": [ { "physical_name": "S_AXI_RDATA" } ],
            "RRESP": [ { "physical_name": "S_AXI_RRESP" } ],
            "RVALID": [ { "physical_name": "S_AXI_RVALID" } ],
            "RREADY": [ { "physical_name": "S_AXI_RREADY" } ]
          }
        },
        "eth0": {
          "vlnv": "xilinx.com:interface:sgmii:1.0",
          "abstraction_type": "xilinx.com:interface:sgmii_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "TXN": [ { "physical_name": "eth0_tx_n" } ],
            "RXN": [ { "physical_name": "eth0_rx_n" } ],
            "TXP": [ { "physical_name": "eth0_tx_p" } ],
            "RXP": [ { "physical_name": "eth0_rx_p" } ]
          }
        },
        "eth1": {
          "vlnv": "xilinx.com:interface:sgmii:1.0",
          "abstraction_type": "xilinx.com:interface:sgmii_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "TXN": [ { "physical_name": "eth1_tx_n" } ],
            "RXN": [ { "physical_name": "eth1_rx_n" } ],
            "TXP": [ { "physical_name": "eth1_tx_p" } ],
            "RXP": [ { "physical_name": "eth1_rx_p" } ]
          }
        },
        "eth_clk": {
          "vlnv": "xilinx.com:interface:diff_clock:1.0",
          "abstraction_type": "xilinx.com:interface:diff_clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "125", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "CAN_DEBUG": [ { "value": "false", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "bool", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK_P": [ { "physical_name": "eth_clk_p" } ],
            "CLK_N": [ { "physical_name": "eth_clk_n" } ]
          }
        },
        "ddi0": {
          "vlnv": "UF:user:deimos_data_input:1.0",
          "abstraction_type": "UF:user:deimos_data_input_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "d": [ { "physical_name": "d0" } ],
            "d_valid": [ { "physical_name": "d0_valid" } ],
            "d_last": [ { "physical_name": "d0_last" } ]
          }
        },
        "ddi1": {
          "vlnv": "UF:user:deimos_data_input:1.0",
          "abstraction_type": "UF:user:deimos_data_input_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "d": [ { "physical_name": "d1" } ],
            "d_valid": [ { "physical_name": "d1_valid" } ],
            "d_last": [ { "physical_name": "d1_last" } ]
          }
        },
        "ddi2": {
          "vlnv": "UF:user:deimos_data_input:1.0",
          "abstraction_type": "UF:user:deimos_data_input_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "d": [ { "physical_name": "d2" } ],
            "d_valid": [ { "physical_name": "d2_valid" } ],
            "d_last": [ { "physical_name": "d2_last" } ]
          }
        },
        "ddi3": {
          "vlnv": "UF:user:deimos_data_input:1.0",
          "abstraction_type": "UF:user:deimos_data_input_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "d": [ { "physical_name": "d3" } ],
            "d_valid": [ { "physical_name": "d3_valid" } ],
            "d_last": [ { "physical_name": "d3_last" } ]
          }
        },
        "ddi4": {
          "vlnv": "UF:user:deimos_data_input:1.0",
          "abstraction_type": "UF:user:deimos_data_input_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "d": [ { "physical_name": "d4" } ],
            "d_valid": [ { "physical_name": "d4_valid" } ],
            "d_last": [ { "physical_name": "d4_last" } ]
          }
        },
        "ddi5": {
          "vlnv": "UF:user:deimos_data_input:1.0",
          "abstraction_type": "UF:user:deimos_data_input_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "d": [ { "physical_name": "d5" } ],
            "d_valid": [ { "physical_name": "d5_valid" } ],
            "d_last": [ { "physical_name": "d5_last" } ]
          }
        },
        "ddi6": {
          "vlnv": "UF:user:deimos_data_input:1.0",
          "abstraction_type": "UF:user:deimos_data_input_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "d": [ { "physical_name": "d6" } ],
            "d_valid": [ { "physical_name": "d6_valid" } ],
            "d_last": [ { "physical_name": "d6_last" } ]
          }
        },
        "ddi7": {
          "vlnv": "UF:user:deimos_data_input:1.0",
          "abstraction_type": "UF:user:deimos_data_input_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "d": [ { "physical_name": "d7" } ],
            "d_valid": [ { "physical_name": "d7_valid" } ],
            "d_last": [ { "physical_name": "d7_last" } ]
          }
        },
        "rst": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "rst" } ]
          }
        },
        "clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "rst", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "62500000", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_ddi_clk", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk" } ]
          }
        }
      },
      "memory_maps": {
        "S_AXI": {
          "display_name": "S_AXI",
          "address_blocks": {
            "reg0": {
              "base_address": "0x0",
              "range": "0x10000",
              "display_name": "reg0",
              "usage": "register"
            }
          }
        }
      }
    }
  }
}