                   SYNTHESIS REPORT
====================Information====================
commit date: Sat_Dec_25_17:08:42_2021_+0800
top_name: ysyx_210703
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
266326.9  266326.9  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
25171  25171  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210703
Date   : Wed Dec 29 23:03:35 2021
****************************************
    
Number of ports:                         8179
Number of nets:                         32733
Number of cells:                        25435
Number of combinational cells:          20694
Number of sequential cells:              4477
Number of macros/black boxes:               0
Number of buf/inv:                       4927
Number of references:                       2
Combinational area:             151931.469122
Buf/Inv area:                    21955.204726
Noncombinational area:          114395.415878
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                266326.885000
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  -----------------------------
ysyx_210703                       266326.8850    100.0     759.8120       0.0000  0.0000  ysyx_210703
core                              265567.0730     99.7       0.0000       0.0000  0.0000  ysyx_210703_SimTop_0
core/arbiter_core_mmu               1955.3392      0.7    1955.3392       0.0000  0.0000  ysyx_210703_CoreArbiter2to1_0
core/arbiter_mmu_io                 2270.0224      0.9    2270.0224       0.0000  0.0000  ysyx_210703_BusArbiter1to2_0
core/clint                         14669.0786      5.5    7310.3328    7358.7458  0.0000  ysyx_210703_Clint_0
core/core                         220041.5579     82.6       0.0000       0.0000  0.0000  ysyx_210703_Core_0
core/core/csr                      36500.5622     13.7   17158.3031   19342.2591  0.0000  ysyx_210703_Csr_0
core/core/decode                    2315.7456      0.9    2315.7456       0.0000  0.0000  ysyx_210703_Decode_0
core/core/execution                68206.9117     25.6    7230.9896   16124.1525  0.0000  ysyx_210703_Execution_0
core/core/execution/alu            27689.4319     10.4   27689.4319       0.0000  0.0000  ysyx_210703_Alu_0
core/core/execution/bju             8548.8936      3.2    8548.8936       0.0000  0.0000  ysyx_210703_Bju_0
core/core/execution/lsu             8613.4441      3.2    6824.8600    1788.5841  0.0000  ysyx_210703_Lsu_0
core/core/fetch                     8164.2809      3.1    4713.5240    3450.7569  0.0000  ysyx_210703_InstFetch_0
core/core/rf                      101137.0303     38.0   50443.4478   50693.5825  0.0000  ysyx_210703_RegFile_0
core/core/writeback                 3717.0272      1.4    3717.0272       0.0000  0.0000  ysyx_210703_WriteBack_0
core/mmu                           16220.9779      6.1    6102.7024   10118.2755  0.0000  ysyx_210703_MMU_0
core/rw_axi                        10410.0970      3.9    4891.0376    5519.0594  0.0000  ysyx_210703_AXI4_0
--------------------------------  -----------  -------  -----------  -----------  ------  -----------------------------
Total                                                   151931.4691  114395.4159  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210703
Date   : Wed Dec 29 23:03:33 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: core/core/execution/dispatch_info_imm_data_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/core/execution/writeback_info_data_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/core/execution/dispatch_info_imm_data_reg_0_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  core/core/execution/dispatch_info_imm_data_reg_0_/Q (LVT_DQHDV1)
                                                        0.2762    0.3623     0.3623 r
  core/core/execution/alu_io_dispatch_info_bits_imm_data[0] (net)
                                               11                 0.0000     0.3623 r
  core/core/execution/alu/io_dispatch_info_bits_imm_data[0] (ysyx_210703_Alu_0)
                                                                  0.0000     0.3623 r
  core/core/execution/alu/io_dispatch_info_bits_imm_data[0] (net)
                                                                  0.0000     0.3623 r
  core/core/execution/alu/U714/A1 (LVT_NAND2HDV1)       0.2762    0.0000     0.3623 r
  core/core/execution/alu/U714/ZN (LVT_NAND2HDV1)       0.1285    0.1052     0.4675 f
  core/core/execution/alu/n1503 (net)           3                 0.0000     0.4675 f
  core/core/execution/alu/U716/A2 (LVT_OAI21HDV1)       0.1285    0.0000     0.4675 f
  core/core/execution/alu/U716/ZN (LVT_OAI21HDV1)       0.1956    0.1459     0.6135 r
  core/core/execution/alu/n1586 (net)           2                 0.0000     0.6135 r
  core/core/execution/alu/U720/A2 (LVT_AOI21HDV1)       0.1956    0.0000     0.6135 r
  core/core/execution/alu/U720/ZN (LVT_AOI21HDV1)       0.1151    0.1011     0.7146 f
  core/core/execution/alu/n1957 (net)           2                 0.0000     0.7146 f
  core/core/execution/alu/U735/A1 (LVT_OAI21HDV1)       0.1151    0.0000     0.7146 f
  core/core/execution/alu/U735/ZN (LVT_OAI21HDV1)       0.1925    0.1386     0.8532 r
  core/core/execution/alu/n1530 (net)           2                 0.0000     0.8532 r
  core/core/execution/alu/U766/A1 (LVT_AOI21HDV1)       0.1925    0.0000     0.8532 r
  core/core/execution/alu/U766/ZN (LVT_AOI21HDV1)       0.1203    0.1060     0.9591 f
  core/core/execution/alu/n726 (net)            2                 0.0000     0.9591 f
  core/core/execution/alu/U233/A1 (LVT_OAI21HDV1)       0.1203    0.0000     0.9591 f
  core/core/execution/alu/U233/ZN (LVT_OAI21HDV1)       0.2154    0.1527     1.1118 r
  core/core/execution/alu/n1853 (net)           2                 0.0000     1.1118 r
  core/core/execution/alu/U829/A1 (LVT_AOI21HDV1)       0.2154    0.0000     1.1118 r
  core/core/execution/alu/U829/ZN (LVT_AOI21HDV1)       0.1346    0.1174     1.2291 f
  core/core/execution/alu/n884 (net)            2                 0.0000     1.2291 f
  core/core/execution/alu/U232/A1 (LVT_OAI21HDV1)       0.1346    0.0000     1.2291 f
  core/core/execution/alu/U232/ZN (LVT_OAI21HDV1)       0.2159    0.1564     1.3856 r
  core/core/execution/alu/n1818 (net)           2                 0.0000     1.3856 r
  core/core/execution/alu/U835/A1 (LVT_AOI21HDV1)       0.2159    0.0000     1.3856 r
  core/core/execution/alu/U835/ZN (LVT_AOI21HDV1)       0.1347    0.1174     1.5030 f
  core/core/execution/alu/n3237 (net)           2                 0.0000     1.5030 f
  core/core/execution/alu/U36/A1 (LVT_OAI21HDV1)        0.1347    0.0000     1.5030 f
  core/core/execution/alu/U36/ZN (LVT_OAI21HDV1)        0.2159    0.1564     1.6594 r
  core/core/execution/alu/n3278 (net)           2                 0.0000     1.6594 r
  core/core/execution/alu/U840/A1 (LVT_AOI21HDV1)       0.2159    0.0000     1.6594 r
  core/core/execution/alu/U840/ZN (LVT_AOI21HDV1)       0.1347    0.1174     1.7769 f
  core/core/execution/alu/n3322 (net)           2                 0.0000     1.7769 f
  core/core/execution/alu/U35/A1 (LVT_OAI21HDV1)        0.1347    0.0000     1.7769 f
  core/core/execution/alu/U35/ZN (LVT_OAI21HDV1)        0.2159    0.1564     1.9333 r
  core/core/execution/alu/n1766 (net)           2                 0.0000     1.9333 r
  core/core/execution/alu/U843/A1 (LVT_AOI21HDV1)       0.2159    0.0000     1.9333 r
  core/core/execution/alu/U843/ZN (LVT_AOI21HDV1)       0.1347    0.1174     2.0508 f
  core/core/execution/alu/n3369 (net)           2                 0.0000     2.0508 f
  core/core/execution/alu/U33/A1 (LVT_OAI21HDV1)        0.1347    0.0000     2.0508 f
  core/core/execution/alu/U33/ZN (LVT_OAI21HDV1)        0.2159    0.1564     2.2072 r
  core/core/execution/alu/n3427 (net)           2                 0.0000     2.2072 r
  core/core/execution/alu/U846/A1 (LVT_AOI21HDV1)       0.2159    0.0000     2.2072 r
  core/core/execution/alu/U846/ZN (LVT_AOI21HDV1)       0.1347    0.1174     2.3246 f
  core/core/execution/alu/n3443 (net)           2                 0.0000     2.3246 f
  core/core/execution/alu/U32/A1 (LVT_OAI21HDV1)        0.1347    0.0000     2.3246 f
  core/core/execution/alu/U32/ZN (LVT_OAI21HDV1)        0.2159    0.1564     2.4811 r
  core/core/execution/alu/n3499 (net)           2                 0.0000     2.4811 r
  core/core/execution/alu/U849/A1 (LVT_AOI21HDV1)       0.2159    0.0000     2.4811 r
  core/core/execution/alu/U849/ZN (LVT_AOI21HDV1)       0.1347    0.1174     2.5985 f
  core/core/execution/alu/n1649 (net)           2                 0.0000     2.5985 f
  core/core/execution/alu/U31/A1 (LVT_OAI21HDV1)        0.1347    0.0000     2.5985 f
  core/core/execution/alu/U31/ZN (LVT_OAI21HDV1)        0.2159    0.1564     2.7550 r
  core/core/execution/alu/n3543 (net)           2                 0.0000     2.7550 r
  core/core/execution/alu/U852/A1 (LVT_AOI21HDV1)       0.2159    0.0000     2.7550 r
  core/core/execution/alu/U852/ZN (LVT_AOI21HDV1)       0.1347    0.1174     2.8724 f
  core/core/execution/alu/n3578 (net)           2                 0.0000     2.8724 f
  core/core/execution/alu/U30/A1 (LVT_OAI21HDV1)        0.1347    0.0000     2.8724 f
  core/core/execution/alu/U30/ZN (LVT_OAI21HDV1)        0.2159    0.1564     3.0289 r
  core/core/execution/alu/n3618 (net)           2                 0.0000     3.0289 r
  core/core/execution/alu/U856/A1 (LVT_AOI21HDV1)       0.2159    0.0000     3.0289 r
  core/core/execution/alu/U856/ZN (LVT_AOI21HDV1)       0.1347    0.1174     3.1463 f
  core/core/execution/alu/n3659 (net)           2                 0.0000     3.1463 f
  core/core/execution/alu/U28/A1 (LVT_OAI21HDV1)        0.1347    0.0000     3.1463 f
  core/core/execution/alu/U28/ZN (LVT_OAI21HDV1)        0.2159    0.1564     3.3027 r
  core/core/execution/alu/n3699 (net)           2                 0.0000     3.3027 r
  core/core/execution/alu/U860/A1 (LVT_AOI21HDV1)       0.2159    0.0000     3.3027 r
  core/core/execution/alu/U860/ZN (LVT_AOI21HDV1)       0.1347    0.1174     3.4202 f
  core/core/execution/alu/n3715 (net)           2                 0.0000     3.4202 f
  core/core/execution/alu/U265/A1 (LVT_OAI21HDV1)       0.1347    0.0000     3.4202 f
  core/core/execution/alu/U265/ZN (LVT_OAI21HDV1)       0.2159    0.1564     3.5766 r
  core/core/execution/alu/n2014 (net)           2                 0.0000     3.5766 r
  core/core/execution/alu/U864/A1 (LVT_AOI21HDV1)       0.2159    0.0000     3.5766 r
  core/core/execution/alu/U864/ZN (LVT_AOI21HDV1)       0.1347    0.1174     3.6941 f
  core/core/execution/alu/n2068 (net)           2                 0.0000     3.6941 f
  core/core/execution/alu/U27/A1 (LVT_OAI21HDV1)        0.1347    0.0000     3.6941 f
  core/core/execution/alu/U27/ZN (LVT_OAI21HDV1)        0.2159    0.1564     3.8505 r
  core/core/execution/alu/n2112 (net)           2                 0.0000     3.8505 r
  core/core/execution/alu/U868/A1 (LVT_AOI21HDV1)       0.2159    0.0000     3.8505 r
  core/core/execution/alu/U868/ZN (LVT_AOI21HDV1)       0.1347    0.1174     3.9679 f
  core/core/execution/alu/n2152 (net)           2                 0.0000     3.9679 f
  core/core/execution/alu/U241/A1 (LVT_OAI21HDV1)       0.1347    0.0000     3.9679 f
  core/core/execution/alu/U241/ZN (LVT_OAI21HDV1)       0.2159    0.1564     4.1244 r
  core/core/execution/alu/n3793 (net)           2                 0.0000     4.1244 r
  core/core/execution/alu/U872/A1 (LVT_AOI21HDV1)       0.2159    0.0000     4.1244 r
  core/core/execution/alu/U872/ZN (LVT_AOI21HDV1)       0.1347    0.1174     4.2418 f
  core/core/execution/alu/n3809 (net)           2                 0.0000     4.2418 f
  core/core/execution/alu/U117/A1 (LVT_OAI21HDV1)       0.1347    0.0000     4.2418 f
  core/core/execution/alu/U117/ZN (LVT_OAI21HDV1)       0.2159    0.1564     4.3983 r
  core/core/execution/alu/n3852 (net)           2                 0.0000     4.3983 r
  core/core/execution/alu/U876/A1 (LVT_AOI21HDV1)       0.2159    0.0000     4.3983 r
  core/core/execution/alu/U876/ZN (LVT_AOI21HDV1)       0.1347    0.1174     4.5157 f
  core/core/execution/alu/n2208 (net)           2                 0.0000     4.5157 f
  core/core/execution/alu/U177/A1 (LVT_OAI21HDV1)       0.1347    0.0000     4.5157 f
  core/core/execution/alu/U177/ZN (LVT_OAI21HDV1)       0.2159    0.1564     4.6722 r
  core/core/execution/alu/n2251 (net)           2                 0.0000     4.6722 r
  core/core/execution/alu/U880/A1 (LVT_AOI21HDV1)       0.2159    0.0000     4.6722 r
  core/core/execution/alu/U880/ZN (LVT_AOI21HDV1)       0.1347    0.1174     4.7896 f
  core/core/execution/alu/n2303 (net)           2                 0.0000     4.7896 f
  core/core/execution/alu/U26/A1 (LVT_OAI21HDV1)        0.1347    0.0000     4.7896 f
  core/core/execution/alu/U26/ZN (LVT_OAI21HDV1)        0.2043    0.1497     4.9393 r
  core/core/execution/alu/n3930 (net)           2                 0.0000     4.9393 r
  core/core/execution/alu/U244/A1 (LVT_AO21HDV1)        0.2043    0.0000     4.9393 r
  core/core/execution/alu/U244/Z (LVT_AO21HDV1)         0.0825    0.1845     5.1239 r
  core/core/execution/alu/n2339 (net)           1                 0.0000     5.1239 r
  core/core/execution/alu/U3158/CI (LVT_AD1HDV1)        0.0825    0.0000     5.1239 r
  core/core/execution/alu/U3158/CO (LVT_AD1HDV1)        0.1226    0.1883     5.3122 r
  core/core/execution/alu/n3974 (net)           1                 0.0000     5.3122 r
  core/core/execution/alu/U4164/CI (LVT_AD1HDV1)        0.1226    0.0000     5.3122 r
  core/core/execution/alu/U4164/CO (LVT_AD1HDV1)        0.1226    0.1965     5.5086 r
  core/core/execution/alu/n4023 (net)           1                 0.0000     5.5086 r
  core/core/execution/alu/U4183/CI (LVT_AD1HDV1)        0.1226    0.0000     5.5086 r
  core/core/execution/alu/U4183/CO (LVT_AD1HDV1)        0.1197    0.1946     5.7032 r
  core/core/execution/alu/n302 (net)            1                 0.0000     5.7032 r
  core/core/execution/alu/U242/A1 (LVT_XOR2HDV1)        0.1197    0.0000     5.7032 r
  core/core/execution/alu/U242/Z (LVT_XOR2HDV1)         0.0773    0.1583     5.8615 f
  core/core/execution/alu/n432 (net)            1                 0.0000     5.8615 f
  core/core/execution/alu/U25/A1 (LVT_AOI21HDV1)        0.0773    0.0000     5.8615 f
  core/core/execution/alu/U25/ZN (LVT_AOI21HDV1)        0.1710    0.1055     5.9670 r
  core/core/execution/alu/n463 (net)            1                 0.0000     5.9670 r
  core/core/execution/alu/U1243/B (LVT_OAI211HDV2)      0.1710    0.0000     5.9670 r
  core/core/execution/alu/U1243/ZN (LVT_OAI211HDV2)     0.1151    0.1019     6.0689 f
  core/core/execution/alu/io_wb_info_bits_data[63] (net)
                                                1                 0.0000     6.0689 f
  core/core/execution/alu/io_wb_info_bits_data[63] (ysyx_210703_Alu_0)
                                                                  0.0000     6.0689 f
  core/core/execution/alu_io_wb_info_bits_data[63] (net)          0.0000     6.0689 f
  core/core/execution/U927/B1 (LVT_AOI22HDV2)           0.1151    0.0000     6.0689 f
  core/core/execution/U927/ZN (LVT_AOI22HDV2)           0.1787    0.0980     6.1669 r
  core/core/execution/n174 (net)                1                 0.0000     6.1669 r
  core/core/execution/U928/B (LVT_IOA21HDV2)            0.1787    0.0000     6.1669 r
  core/core/execution/U928/ZN (LVT_IOA21HDV2)           0.0608    0.0559     6.2228 f
  core/core/execution/N545 (net)                1                 0.0000     6.2228 f
  core/core/execution/writeback_info_data_reg_63_/D (LVT_DQHDV4)
                                                        0.0608    0.0000     6.2228 f
  data arrival time                                                          6.2228
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/core/execution/writeback_info_data_reg_63_/CK (LVT_DQHDV4)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1263     6.2237
  data required time                                                         6.2237
  ------------------------------------------------------------------------------------
  data required time                                                         6.2237
  data arrival time                                                         -6.2228
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0009
  Startpoint: core/core/execution/dispatch_info_uop_reg_4_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/core/fetch/pc_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/core/execution/dispatch_info_uop_reg_4_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  core/core/execution/dispatch_info_uop_reg_4_/Q (LVT_DQHDV1)
                                                        0.1871    0.3274     0.3274 f
  core/core/execution/alu_io_dispatch_info_bits_uop[4] (net)
                                                8                 0.0000     0.3274 f
  core/core/execution/bju/io_dispatch_info_bits_uop[4] (ysyx_210703_Bju_0)
                                                                  0.0000     0.3274 f
  core/core/execution/bju/io_dispatch_info_bits_uop[4] (net)      0.0000     0.3274 f
  core/core/execution/bju/U603/A2 (LVT_NOR2HDV1)        0.1871    0.0000     0.3274 f
  core/core/execution/bju/U603/ZN (LVT_NOR2HDV1)        0.1667    0.1295     0.4568 r
  core/core/execution/bju/n406 (net)            2                 0.0000     0.4568 r
  core/core/execution/bju/U604/A1 (LVT_NAND2HDV1)       0.1667    0.0000     0.4568 r
  core/core/execution/bju/U604/ZN (LVT_NAND2HDV1)       0.1253    0.1049     0.5617 f
  core/core/execution/bju/n484 (net)            3                 0.0000     0.5617 f
  core/core/execution/bju/U694/I (LVT_INHDV1)           0.1253    0.0000     0.5617 f
  core/core/execution/bju/U694/ZN (LVT_INHDV1)          0.0621    0.0547     0.6164 r
  core/core/execution/bju/n486 (net)            1                 0.0000     0.6164 r
  core/core/execution/bju/U112/B1 (LVT_INAND3HDV1)      0.0621    0.0000     0.6164 r
  core/core/execution/bju/U112/ZN (LVT_INAND3HDV1)      0.1537    0.1124     0.7288 f
  core/core/execution/bju/n489 (net)            1                 0.0000     0.7288 f
  core/core/execution/bju/U152/A1 (LVT_NAND2HDV4)       0.1537    0.0000     0.7288 f
  core/core/execution/bju/U152/ZN (LVT_NAND2HDV4)       0.3798    0.2430     0.9718 r
  core/core/execution/bju/n966 (net)           65                 0.0000     0.9718 r
  core/core/execution/bju/U695/A1 (LVT_IOA22HDV1)       0.3798    0.0000     0.9718 r
  core/core/execution/bju/U695/ZN (LVT_IOA22HDV1)       0.1969    0.1856     1.1574 r
  core/core/execution/bju/n491 (net)            2                 0.0000     1.1574 r
  core/core/execution/bju/U697/A1 (LVT_NAND2HDV1)       0.1969    0.0000     1.1574 r
  core/core/execution/bju/U697/ZN (LVT_NAND2HDV1)       0.1198    0.0958     1.2532 f
  core/core/execution/bju/n500 (net)            3                 0.0000     1.2532 f
  core/core/execution/bju/U707/A2 (LVT_OAI21HDV1)       0.1198    0.0000     1.2532 f
  core/core/execution/bju/U707/ZN (LVT_OAI21HDV1)       0.1951    0.1445     1.3976 r
  core/core/execution/bju/n519 (net)            2                 0.0000     1.3976 r
  core/core/execution/bju/U726/A2 (LVT_AOI21HDV1)       0.1951    0.0000     1.3976 r
  core/core/execution/bju/U726/ZN (LVT_AOI21HDV1)       0.1150    0.1011     1.4987 f
  core/core/execution/bju/n560 (net)            2                 0.0000     1.4987 f
  core/core/execution/bju/U766/A1 (LVT_OAI21HDV1)       0.1150    0.0000     1.4987 f
  core/core/execution/bju/U766/ZN (LVT_OAI21HDV1)       0.1925    0.1385     1.6372 r
  core/core/execution/bju/n648 (net)            2                 0.0000     1.6372 r
  core/core/execution/bju/U853/A1 (LVT_AOI21HDV1)       0.1925    0.0000     1.6372 r
  core/core/execution/bju/U853/ZN (LVT_AOI21HDV1)       0.1203    0.1060     1.7432 f
  core/core/execution/bju/n815 (net)            2                 0.0000     1.7432 f
  core/core/execution/bju/U1019/A1 (LVT_OAI21HDV1)      0.1203    0.0000     1.7432 f
  core/core/execution/bju/U1019/ZN (LVT_OAI21HDV1)      0.2068    0.1478     1.8910 r
  core/core/execution/bju/n834 (net)            2                 0.0000     1.8910 r
  core/core/execution/bju/U1038/A1 (LVT_AOI21HDV2)      0.2068    0.0000     1.8910 r
  core/core/execution/bju/U1038/ZN (LVT_AOI21HDV2)      0.1173    0.1037     1.9947 f
  core/core/execution/bju/n842 (net)            2                 0.0000     1.9947 f
  core/core/execution/bju/U156/A1 (LVT_OAI21HDV2)       0.1173    0.0000     1.9947 f
  core/core/execution/bju/U156/ZN (LVT_OAI21HDV2)       0.1845    0.1343     2.1290 r
  core/core/execution/bju/n850 (net)            2                 0.0000     2.1290 r
  core/core/execution/bju/U30/A1 (LVT_AOI21HDV2)        0.1845    0.0000     2.1290 r
  core/core/execution/bju/U30/ZN (LVT_AOI21HDV2)        0.1128    0.1008     2.2298 f
  core/core/execution/bju/n858 (net)            2                 0.0000     2.2298 f
  core/core/execution/bju/U34/A1 (LVT_OAI21HDV2)        0.1128    0.0000     2.2298 f
  core/core/execution/bju/U34/ZN (LVT_OAI21HDV2)        0.1844    0.1331     2.3630 r
  core/core/execution/bju/n866 (net)            2                 0.0000     2.3630 r
  core/core/execution/bju/U3/A1 (LVT_AOI21HDV2)         0.1844    0.0000     2.3630 r
  core/core/execution/bju/U3/ZN (LVT_AOI21HDV2)         0.1279    0.1141     2.4771 f
  core/core/execution/bju/n876 (net)            2                 0.0000     2.4771 f
  core/core/execution/bju/U1063/A1 (LVT_OAI21HDV4)      0.1279    0.0000     2.4771 f
  core/core/execution/bju/U1063/ZN (LVT_OAI21HDV4)      0.1312    0.1053     2.5824 r
  core/core/execution/bju/n885 (net)            2                 0.0000     2.5824 r
  core/core/execution/bju/U36/A1 (LVT_AOI21HDV1)        0.1312    0.0000     2.5824 r
  core/core/execution/bju/U36/ZN (LVT_AOI21HDV1)        0.1266    0.1058     2.6882 f
  core/core/execution/bju/n893 (net)            2                 0.0000     2.6882 f
  core/core/execution/bju/U41/A1 (LVT_OAI21HDV2)        0.1266    0.0000     2.6882 f
  core/core/execution/bju/U41/ZN (LVT_OAI21HDV2)        0.1755    0.1312     2.8194 r
  core/core/execution/bju/n901 (net)            2                 0.0000     2.8194 r
  core/core/execution/bju/U1074/A1 (LVT_AOI21HDV1)      0.1755    0.0000     2.8194 r
  core/core/execution/bju/U1074/ZN (LVT_AOI21HDV1)      0.1329    0.1165     2.9359 f
  core/core/execution/bju/n909 (net)            2                 0.0000     2.9359 f
  core/core/execution/bju/U122/A1 (LVT_OAI21HDV2)       0.1329    0.0000     2.9359 f
  core/core/execution/bju/U122/ZN (LVT_OAI21HDV2)       0.1761    0.1328     3.0687 r
  core/core/execution/bju/n917 (net)            2                 0.0000     3.0687 r
  core/core/execution/bju/U1082/A1 (LVT_AOI21HDV1)      0.1761    0.0000     3.0687 r
  core/core/execution/bju/U1082/ZN (LVT_AOI21HDV1)      0.1330    0.1167     3.1854 f
  core/core/execution/bju/n925 (net)            2                 0.0000     3.1854 f
  core/core/execution/bju/U44/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.1854 f
  core/core/execution/bju/U44/ZN (LVT_OAI21HDV2)        0.1761    0.1328     3.3183 r
  core/core/execution/bju/n933 (net)            2                 0.0000     3.3183 r
  core/core/execution/bju/U1090/A1 (LVT_AOI21HDV1)      0.1761    0.0000     3.3183 r
  core/core/execution/bju/U1090/ZN (LVT_AOI21HDV1)      0.1330    0.1167     3.4349 f
  core/core/execution/bju/n941 (net)            2                 0.0000     3.4349 f
  core/core/execution/bju/U128/A1 (LVT_OAI21HDV2)       0.1330    0.0000     3.4349 f
  core/core/execution/bju/U128/ZN (LVT_OAI21HDV2)       0.1761    0.1329     3.5678 r
  core/core/execution/bju/n949 (net)            2                 0.0000     3.5678 r
  core/core/execution/bju/U1098/A1 (LVT_AOI21HDV1)      0.1761    0.0000     3.5678 r
  core/core/execution/bju/U1098/ZN (LVT_AOI21HDV1)      0.1264    0.1111     3.6789 f
  core/core/execution/bju/n957 (net)            2                 0.0000     3.6789 f
  core/core/execution/bju/U48/A1 (LVT_OAI21HDV1)        0.1264    0.0000     3.6789 f
  core/core/execution/bju/U48/ZN (LVT_OAI21HDV1)        0.2156    0.1543     3.8332 r
  core/core/execution/bju/n965 (net)            2                 0.0000     3.8332 r
  core/core/execution/bju/U1107/A1 (LVT_AOI21HDV1)      0.2156    0.0000     3.8332 r
  core/core/execution/bju/U1107/ZN (LVT_AOI21HDV1)      0.1414    0.1233     3.9565 f
  core/core/execution/bju/n974 (net)            2                 0.0000     3.9565 f
  core/core/execution/bju/U136/A1 (LVT_OAI21HDV2)       0.1414    0.0000     3.9565 f
  core/core/execution/bju/U136/ZN (LVT_OAI21HDV2)       0.1864    0.1406     4.0971 r
  core/core/execution/bju/n982 (net)            2                 0.0000     4.0971 r
  core/core/execution/bju/U5/A1 (LVT_AOI21HDV2)         0.1864    0.0000     4.0971 r
  core/core/execution/bju/U5/ZN (LVT_AOI21HDV2)         0.1283    0.1144     4.2115 f
  core/core/execution/bju/n990 (net)            2                 0.0000     4.2115 f
  core/core/execution/bju/U1119/A1 (LVT_OAI21HDV4)      0.1283    0.0000     4.2115 f
  core/core/execution/bju/U1119/ZN (LVT_OAI21HDV4)      0.1310    0.1054     4.3169 r
  core/core/execution/bju/n998 (net)            2                 0.0000     4.3169 r
  core/core/execution/bju/U1123/A1 (LVT_AOI21HDV1)      0.1310    0.0000     4.3169 r
  core/core/execution/bju/U1123/ZN (LVT_AOI21HDV1)      0.1265    0.1057     4.4226 f
  core/core/execution/bju/n1006 (net)           2                 0.0000     4.4226 f
  core/core/execution/bju/U157/A1 (LVT_OAI21HDV2)       0.1265    0.0000     4.4226 f
  core/core/execution/bju/U157/ZN (LVT_OAI21HDV2)       0.1755    0.1312     4.5538 r
  core/core/execution/bju/n1014 (net)           2                 0.0000     4.5538 r
  core/core/execution/bju/U1130/A1 (LVT_AOI21HDV1)      0.1755    0.0000     4.5538 r
  core/core/execution/bju/U1130/ZN (LVT_AOI21HDV1)      0.1329    0.1165     4.6704 f
  core/core/execution/bju/n1022 (net)           2                 0.0000     4.6704 f
  core/core/execution/bju/U144/A1 (LVT_OAI21HDV2)       0.1329    0.0000     4.6704 f
  core/core/execution/bju/U144/ZN (LVT_OAI21HDV2)       0.1761    0.1328     4.8032 r
  core/core/execution/bju/n1030 (net)           2                 0.0000     4.8032 r
  core/core/execution/bju/U1138/A1 (LVT_AOI21HDV1)      0.1761    0.0000     4.8032 r
  core/core/execution/bju/U1138/ZN (LVT_AOI21HDV1)      0.1330    0.1167     4.9199 f
  core/core/execution/bju/n1038 (net)           2                 0.0000     4.9199 f
  core/core/execution/bju/U111/A1 (LVT_OAI21HDV2)       0.1330    0.0000     4.9199 f
  core/core/execution/bju/U111/ZN (LVT_OAI21HDV2)       0.1877    0.1395     5.0594 r
  core/core/execution/bju/n1047 (net)           2                 0.0000     5.0594 r
  core/core/execution/bju/U1147/A1 (LVT_AO21HDV4)       0.1877    0.0000     5.0594 r
  core/core/execution/bju/U1147/Z (LVT_AO21HDV4)        0.0458    0.1371     5.1965 r
  core/core/execution/bju/n1050 (net)           1                 0.0000     5.1965 r
  core/core/execution/bju/U1149/CI (LVT_AD1HDV1)        0.0458    0.0000     5.1965 r
  core/core/execution/bju/U1149/CO (LVT_AD1HDV1)        0.1223    0.1794     5.3759 r
  core/core/execution/bju/n1054 (net)           1                 0.0000     5.3759 r
  core/core/execution/bju/U1151/CI (LVT_AD1HDV1)        0.1223    0.0000     5.3759 r
  core/core/execution/bju/U1151/CO (LVT_AD1HDV1)        0.1223    0.1964     5.5723 r
  core/core/execution/bju/n1057 (net)           1                 0.0000     5.5723 r
  core/core/execution/bju/U1152/CI (LVT_AD1HDV1)        0.1223    0.0000     5.5723 r
  core/core/execution/bju/U1152/CO (LVT_AD1HDV1)        0.1194    0.1945     5.7668 r
  core/core/execution/bju/n1062 (net)           1                 0.0000     5.7668 r
  core/core/execution/bju/U54/A1 (LVT_XOR2HDV1)         0.1194    0.0000     5.7668 r
  core/core/execution/bju/U54/Z (LVT_XOR2HDV1)          0.0705    0.1518     5.9186 f
  core/core/execution/bju/n1063 (net)           1                 0.0000     5.9186 f
  core/core/execution/bju/U53/A1 (LVT_INOR2HDV1)        0.0705    0.0000     5.9186 f
  core/core/execution/bju/U53/ZN (LVT_INOR2HDV1)        0.1046    0.1085     6.0271 f
  core/core/execution/bju/io_redirect_info_bits_addr[63] (net)
                                                1                 0.0000     6.0271 f
  core/core/execution/bju/io_redirect_info_bits_addr[63] (ysyx_210703_Bju_0)
                                                                  0.0000     6.0271 f
  core/core/execution/io_redirect_info_bits_addr[63] (net)        0.0000     6.0271 f
  core/core/execution/io_redirect_info_bits_addr[63] (ysyx_210703_Execution_0)
                                                                  0.0000     6.0271 f
  core/core/execution_io_redirect_info_bits_addr[63] (net)        0.0000     6.0271 f
  core/core/fetch/io_bju_redirect_bits_addr[63] (ysyx_210703_InstFetch_0)
                                                                  0.0000     6.0271 f
  core/core/fetch/io_bju_redirect_bits_addr[63] (net)             0.0000     6.0271 f
  core/core/fetch/U123/A2 (LVT_NAND2HDV1)               0.1046    0.0000     6.0271 f
  core/core/fetch/U123/ZN (LVT_NAND2HDV1)               0.0958    0.0643     6.0914 r
  core/core/fetch/n20 (net)                     1                 0.0000     6.0914 r
  core/core/fetch/U124/C (LVT_OAI211HDV1)               0.0958    0.0000     6.0914 r
  core/core/fetch/U124/ZN (LVT_OAI211HDV1)              0.1499    0.0917     6.1831 f
  core/core/fetch/n159 (net)                    1                 0.0000     6.1831 f
  core/core/fetch/pc_reg_63_/D (LVT_DQHDV1)             0.1499    0.0000     6.1831 f
  data arrival time                                                          6.1831
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/core/fetch/pc_reg_63_/CK (LVT_DQHDV1)                      0.0000     6.3500 r
  library setup time                                             -0.1633     6.1867
  data required time                                                         6.1867
  ------------------------------------------------------------------------------------
  data required time                                                         6.1867
  data arrival time                                                         -6.1831
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0036
  Startpoint: core/core/execution/dispatch_info_op1_data_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/core/execution/writeback_info_mem_addr_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/core/execution/dispatch_info_op1_data_reg_0_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  core/core/execution/dispatch_info_op1_data_reg_0_/Q (LVT_DQHDV1)
                                                        0.4407    0.4531     0.4531 r
  core/core/execution/alu_io_dispatch_info_bits_op1_data[0] (net)
                                               18                 0.0000     0.4531 r
  core/core/execution/lsu/io_dispatch_info_bits_op1_data[0] (ysyx_210703_Lsu_0)
                                                                  0.0000     0.4531 r
  core/core/execution/lsu/io_dispatch_info_bits_op1_data[0] (net)
                                                                  0.0000     0.4531 r
  core/core/execution/lsu/U123/A1 (LVT_NAND2HDV1)       0.4407    0.0000     0.4531 r
  core/core/execution/lsu/U123/ZN (LVT_NAND2HDV1)       0.1736    0.1368     0.5899 f
  core/core/execution/lsu/n236 (net)            3                 0.0000     0.5899 f
  core/core/execution/lsu/U30/A2 (LVT_OAI21HDV1)        0.1736    0.0000     0.5899 f
  core/core/execution/lsu/U30/ZN (LVT_OAI21HDV1)        0.1985    0.1535     0.7434 r
  core/core/execution/lsu/n22 (net)             2                 0.0000     0.7434 r
  core/core/execution/lsu/U141/A2 (LVT_AOI21HDV1)       0.1985    0.0000     0.7434 r
  core/core/execution/lsu/U141/ZN (LVT_AOI21HDV1)       0.1462    0.1245     0.8679 f
  core/core/execution/lsu/n50 (net)             3                 0.0000     0.8679 f
  core/core/execution/lsu/U176/A1 (LVT_OAI21HDV1)       0.1462    0.0000     0.8679 f
  core/core/execution/lsu/U176/ZN (LVT_OAI21HDV1)       0.1946    0.1467     1.0147 r
  core/core/execution/lsu/n113 (net)            2                 0.0000     1.0147 r
  core/core/execution/lsu/U115/A1 (LVT_AOI21HDV1)       0.1946    0.0000     1.0147 r
  core/core/execution/lsu/U115/ZN (LVT_AOI21HDV1)       0.1718    0.1451     1.1597 f
  core/core/execution/lsu/n211 (net)            4                 0.0000     1.1597 f
  core/core/execution/lsu/U18/A1 (LVT_OAI21HDV1)        0.1718    0.0000     1.1597 f
  core/core/execution/lsu/U18/ZN (LVT_OAI21HDV1)        0.2305    0.1740     1.3338 r
  core/core/execution/lsu/n216 (net)            2                 0.0000     1.3338 r
  core/core/execution/lsu/U11/A1 (LVT_AOI21HDV2)        0.2305    0.0000     1.3338 r
  core/core/execution/lsu/U11/ZN (LVT_AOI21HDV2)        0.1174    0.1025     1.4363 f
  core/core/execution/lsu/n221 (net)            2                 0.0000     1.4363 f
  core/core/execution/lsu/U14/A1 (LVT_OAI21HDV1)        0.1174    0.0000     1.4363 f
  core/core/execution/lsu/U14/ZN (LVT_OAI21HDV1)        0.2162    0.1519     1.5882 r
  core/core/execution/lsu/n226 (net)            2                 0.0000     1.5882 r
  core/core/execution/lsu/U6/A1 (LVT_AOI21HDV1)         0.2162    0.0000     1.5882 r
  core/core/execution/lsu/U6/ZN (LVT_AOI21HDV1)         0.1415    0.1234     1.7116 f
  core/core/execution/lsu/n231 (net)            2                 0.0000     1.7116 f
  core/core/execution/lsu/U15/A1 (LVT_OAI21HDV2)        0.1415    0.0000     1.7116 f
  core/core/execution/lsu/U15/ZN (LVT_OAI21HDV2)        0.1864    0.1406     1.8522 r
  core/core/execution/lsu/n560 (net)            2                 0.0000     1.8522 r
  core/core/execution/lsu/U99/A1 (LVT_AOI21HDV2)        0.1864    0.0000     1.8522 r
  core/core/execution/lsu/U99/ZN (LVT_AOI21HDV2)        0.1232    0.1099     1.9621 f
  core/core/execution/lsu/n696 (net)            3                 0.0000     1.9621 f
  core/core/execution/lsu/U863/A1 (LVT_OAI21HDV1)       0.1232    0.0000     1.9621 f
  core/core/execution/lsu/U863/ZN (LVT_OAI21HDV1)       0.2161    0.1534     2.1155 r
  core/core/execution/lsu/n691 (net)            2                 0.0000     2.1155 r
  core/core/execution/lsu/U864/A1 (LVT_AOI21HDV1)       0.2161    0.0000     2.1155 r
  core/core/execution/lsu/U864/ZN (LVT_AOI21HDV1)       0.1415    0.1233     2.2389 f
  core/core/execution/lsu/n687 (net)            2                 0.0000     2.2389 f
  core/core/execution/lsu/U28/A1 (LVT_OAI21HDV2)        0.1415    0.0000     2.2389 f
  core/core/execution/lsu/U28/ZN (LVT_OAI21HDV2)        0.1769    0.1350     2.3739 r
  core/core/execution/lsu/n682 (net)            2                 0.0000     2.3739 r
  core/core/execution/lsu/U865/A1 (LVT_AOI21HDV1)       0.1769    0.0000     2.3739 r
  core/core/execution/lsu/U865/ZN (LVT_AOI21HDV1)       0.1331    0.1169     2.4908 f
  core/core/execution/lsu/n678 (net)            2                 0.0000     2.4908 f
  core/core/execution/lsu/U88/A1 (LVT_OAI21HDV2)        0.1331    0.0000     2.4908 f
  core/core/execution/lsu/U88/ZN (LVT_OAI21HDV2)        0.1761    0.1329     2.6237 r
  core/core/execution/lsu/n675 (net)            2                 0.0000     2.6237 r
  core/core/execution/lsu/U866/A1 (LVT_AOI21HDV1)       0.1761    0.0000     2.6237 r
  core/core/execution/lsu/U866/ZN (LVT_AOI21HDV1)       0.1330    0.1167     2.7403 f
  core/core/execution/lsu/n671 (net)            2                 0.0000     2.7403 f
  core/core/execution/lsu/U27/A1 (LVT_OAI21HDV2)        0.1330    0.0000     2.7403 f
  core/core/execution/lsu/U27/ZN (LVT_OAI21HDV2)        0.1761    0.1329     2.8732 r
  core/core/execution/lsu/n666 (net)            2                 0.0000     2.8732 r
  core/core/execution/lsu/U867/A1 (LVT_AOI21HDV1)       0.1761    0.0000     2.8732 r
  core/core/execution/lsu/U867/ZN (LVT_AOI21HDV1)       0.1330    0.1167     2.9899 f
  core/core/execution/lsu/n662 (net)            2                 0.0000     2.9899 f
  core/core/execution/lsu/U26/A1 (LVT_OAI21HDV2)        0.1330    0.0000     2.9899 f
  core/core/execution/lsu/U26/ZN (LVT_OAI21HDV2)        0.1761    0.1329     3.1227 r
  core/core/execution/lsu/n657 (net)            2                 0.0000     3.1227 r
  core/core/execution/lsu/U868/A1 (LVT_AOI21HDV1)       0.1761    0.0000     3.1227 r
  core/core/execution/lsu/U868/ZN (LVT_AOI21HDV1)       0.1330    0.1167     3.2394 f
  core/core/execution/lsu/n653 (net)            2                 0.0000     3.2394 f
  core/core/execution/lsu/U25/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.2394 f
  core/core/execution/lsu/U25/ZN (LVT_OAI21HDV2)        0.1761    0.1329     3.3723 r
  core/core/execution/lsu/n648 (net)            2                 0.0000     3.3723 r
  core/core/execution/lsu/U869/A1 (LVT_AOI21HDV1)       0.1761    0.0000     3.3723 r
  core/core/execution/lsu/U869/ZN (LVT_AOI21HDV1)       0.1330    0.1167     3.4889 f
  core/core/execution/lsu/n644 (net)            2                 0.0000     3.4889 f
  core/core/execution/lsu/U24/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.4889 f
  core/core/execution/lsu/U24/ZN (LVT_OAI21HDV2)        0.1761    0.1329     3.6218 r
  core/core/execution/lsu/n639 (net)            2                 0.0000     3.6218 r
  core/core/execution/lsu/U870/A1 (LVT_AOI21HDV1)       0.1761    0.0000     3.6218 r
  core/core/execution/lsu/U870/ZN (LVT_AOI21HDV1)       0.1330    0.1167     3.7385 f
  core/core/execution/lsu/n635 (net)            2                 0.0000     3.7385 f
  core/core/execution/lsu/U23/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.7385 f
  core/core/execution/lsu/U23/ZN (LVT_OAI21HDV2)        0.1761    0.1329     3.8713 r
  core/core/execution/lsu/n630 (net)            2                 0.0000     3.8713 r
  core/core/execution/lsu/U874/A1 (LVT_AOI21HDV1)       0.1761    0.0000     3.8713 r
  core/core/execution/lsu/U874/ZN (LVT_AOI21HDV1)       0.1330    0.1167     3.9880 f
  core/core/execution/lsu/n626 (net)            2                 0.0000     3.9880 f
  core/core/execution/lsu/U61/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.9880 f
  core/core/execution/lsu/U61/ZN (LVT_OAI21HDV2)        0.1761    0.1329     4.1209 r
  core/core/execution/lsu/n621 (net)            2                 0.0000     4.1209 r
  core/core/execution/lsu/U878/A1 (LVT_AOI21HDV1)       0.1761    0.0000     4.1209 r
  core/core/execution/lsu/U878/ZN (LVT_AOI21HDV1)       0.1264    0.1111     4.2320 f
  core/core/execution/lsu/n617 (net)            2                 0.0000     4.2320 f
  core/core/execution/lsu/U10/A1 (LVT_OAI21HDV1)        0.1264    0.0000     4.2320 f
  core/core/execution/lsu/U10/ZN (LVT_OAI21HDV1)        0.2163    0.1543     4.3863 r
  core/core/execution/lsu/n612 (net)            2                 0.0000     4.3863 r
  core/core/execution/lsu/U882/A1 (LVT_AOI21HDV1)       0.2163    0.0000     4.3863 r
  core/core/execution/lsu/U882/ZN (LVT_AOI21HDV1)       0.1415    0.1234     4.5096 f
  core/core/execution/lsu/n608 (net)            2                 0.0000     4.5096 f
  core/core/execution/lsu/U22/A1 (LVT_OAI21HDV2)        0.1415    0.0000     4.5096 f
  core/core/execution/lsu/U22/ZN (LVT_OAI21HDV2)        0.1769    0.1351     4.6447 r
  core/core/execution/lsu/n603 (net)            2                 0.0000     4.6447 r
  core/core/execution/lsu/U886/A1 (LVT_AOI21HDV1)       0.1769    0.0000     4.6447 r
  core/core/execution/lsu/U886/ZN (LVT_AOI21HDV1)       0.1331    0.1169     4.7616 f
  core/core/execution/lsu/n599 (net)            2                 0.0000     4.7616 f
  core/core/execution/lsu/U21/A1 (LVT_OAI21HDV2)        0.1331    0.0000     4.7616 f
  core/core/execution/lsu/U21/ZN (LVT_OAI21HDV2)        0.1761    0.1329     4.8944 r
  core/core/execution/lsu/n594 (net)            2                 0.0000     4.8944 r
  core/core/execution/lsu/U890/A1 (LVT_AOI21HDV1)       0.1761    0.0000     4.8944 r
  core/core/execution/lsu/U890/ZN (LVT_AOI21HDV1)       0.1264    0.1111     5.0056 f
  core/core/execution/lsu/n590 (net)            2                 0.0000     5.0056 f
  core/core/execution/lsu/U52/A1 (LVT_OAI21HDV1)        0.1264    0.0000     5.0056 f
  core/core/execution/lsu/U52/ZN (LVT_OAI21HDV1)        0.1769    0.1322     5.1378 r
  core/core/execution/lsu/n585 (net)            1                 0.0000     5.1378 r
  core/core/execution/lsu/U895/CI (LVT_AD1HDV1)         0.1769    0.0000     5.1378 r
  core/core/execution/lsu/U895/CO (LVT_AD1HDV1)         0.1233    0.2075     5.3453 r
  core/core/execution/lsu/n584 (net)            1                 0.0000     5.3453 r
  core/core/execution/lsu/U894/CI (LVT_AD1HDV1)         0.1233    0.0000     5.3453 r
  core/core/execution/lsu/U894/CO (LVT_AD1HDV1)         0.1223    0.1966     5.5419 r
  core/core/execution/lsu/n583 (net)            1                 0.0000     5.5419 r
  core/core/execution/lsu/U893/CI (LVT_AD1HDV1)         0.1223    0.0000     5.5419 r
  core/core/execution/lsu/U893/CO (LVT_AD1HDV1)         0.1223    0.1964     5.7383 r
  core/core/execution/lsu/n582 (net)            1                 0.0000     5.7383 r
  core/core/execution/lsu/U892/CI (LVT_AD1HDV1)         0.1223    0.0000     5.7383 r
  core/core/execution/lsu/U892/CO (LVT_AD1HDV1)         0.1194    0.1945     5.9329 r
  core/core/execution/lsu/n581 (net)            1                 0.0000     5.9329 r
  core/core/execution/lsu/U106/A1 (LVT_XOR2HDV1)        0.1194    0.0000     5.9329 r
  core/core/execution/lsu/U106/Z (LVT_XOR2HDV1)         0.0694    0.1508     6.0837 f
  core/core/execution/lsu/io_wb_info_bits_mem_addr[63] (net)
                                                1                 0.0000     6.0837 f
  core/core/execution/lsu/io_wb_info_bits_mem_addr[63] (ysyx_210703_Lsu_0)
                                                                  0.0000     6.0837 f
  core/core/execution/lsu_io_wb_info_bits_mem_addr[63] (net)      0.0000     6.0837 f
  core/core/execution/U43/A1 (LVT_AND2HDV1)             0.0694    0.0000     6.0837 f
  core/core/execution/U43/Z (LVT_AND2HDV1)              0.0519    0.1174     6.2010 f
  core/core/execution/N707 (net)                1                 0.0000     6.2010 f
  core/core/execution/writeback_info_mem_addr_reg_63_/D (LVT_DQHDV1)
                                                        0.0519    0.0000     6.2010 f
  data arrival time                                                          6.2010
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/core/execution/writeback_info_mem_addr_reg_63_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1442     6.2058
  data required time                                                         6.2058
  ------------------------------------------------------------------------------------
  data required time                                                         6.2058
  data arrival time                                                         -6.2010
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0048
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1134
    Unconnected ports (LINT-28)                                   177
    Feedthrough (LINT-29)                                         549
    Shorted outputs (LINT-31)                                     240
    Constant outputs (LINT-52)                                    168
Cells                                                               6
    Cells do not drive (LINT-1)                                     6
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210703_MMU', cell 'C18495' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Alu', cell 'B_47' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Alu', cell 'B_48' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Bju', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Bju', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Bju', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[63]' is connected directly to output port 'io_decode_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[62]' is connected directly to output port 'io_decode_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[61]' is connected directly to output port 'io_decode_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[60]' is connected directly to output port 'io_decode_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[59]' is connected directly to output port 'io_decode_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[58]' is connected directly to output port 'io_decode_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[57]' is connected directly to output port 'io_decode_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[56]' is connected directly to output port 'io_decode_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[55]' is connected directly to output port 'io_decode_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[54]' is connected directly to output port 'io_decode_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[53]' is connected directly to output port 'io_decode_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[52]' is connected directly to output port 'io_decode_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[51]' is connected directly to output port 'io_decode_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[50]' is connected directly to output port 'io_decode_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[49]' is connected directly to output port 'io_decode_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[48]' is connected directly to output port 'io_decode_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[47]' is connected directly to output port 'io_decode_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[46]' is connected directly to output port 'io_decode_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[45]' is connected directly to output port 'io_decode_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[44]' is connected directly to output port 'io_decode_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[43]' is connected directly to output port 'io_decode_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[42]' is connected directly to output port 'io_decode_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[41]' is connected directly to output port 'io_decode_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[40]' is connected directly to output port 'io_decode_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[39]' is connected directly to output port 'io_decode_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[38]' is connected directly to output port 'io_decode_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[37]' is connected directly to output port 'io_decode_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[36]' is connected directly to output port 'io_decode_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[35]' is connected directly to output port 'io_decode_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[34]' is connected directly to output port 'io_decode_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[33]' is connected directly to output port 'io_decode_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[32]' is connected directly to output port 'io_decode_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[31]' is connected directly to output port 'io_decode_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[30]' is connected directly to output port 'io_decode_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[29]' is connected directly to output port 'io_decode_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[28]' is connected directly to output port 'io_decode_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[27]' is connected directly to output port 'io_decode_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[26]' is connected directly to output port 'io_decode_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[25]' is connected directly to output port 'io_decode_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[24]' is connected directly to output port 'io_decode_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[23]' is connected directly to output port 'io_decode_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[22]' is connected directly to output port 'io_decode_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[21]' is connected directly to output port 'io_decode_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[20]' is connected directly to output port 'io_decode_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[19]' is connected directly to output port 'io_decode_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[18]' is connected directly to output port 'io_decode_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[17]' is connected directly to output port 'io_decode_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[16]' is connected directly to output port 'io_decode_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[15]' is connected directly to output port 'io_decode_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[14]' is connected directly to output port 'io_decode_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[13]' is connected directly to output port 'io_decode_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[12]' is connected directly to output port 'io_decode_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[11]' is connected directly to output port 'io_decode_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[10]' is connected directly to output port 'io_decode_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[9]' is connected directly to output port 'io_decode_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[8]' is connected directly to output port 'io_decode_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[7]' is connected directly to output port 'io_decode_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[6]' is connected directly to output port 'io_decode_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[5]' is connected directly to output port 'io_decode_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[4]' is connected directly to output port 'io_decode_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[3]' is connected directly to output port 'io_decode_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[2]' is connected directly to output port 'io_decode_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[1]' is connected directly to output port 'io_decode_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[0]' is connected directly to output port 'io_decode_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_valid' is connected directly to output port 'io_decode_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[31]' is connected directly to output port 'io_decode_info_bits_csr_idx[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[30]' is connected directly to output port 'io_decode_info_bits_csr_idx[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[29]' is connected directly to output port 'io_decode_info_bits_csr_idx[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[28]' is connected directly to output port 'io_decode_info_bits_csr_idx[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[27]' is connected directly to output port 'io_decode_info_bits_csr_idx[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[26]' is connected directly to output port 'io_decode_info_bits_csr_idx[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[25]' is connected directly to output port 'io_decode_info_bits_csr_idx[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[24]' is connected directly to output port 'io_decode_info_bits_csr_idx[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[23]' is connected directly to output port 'io_decode_info_bits_csr_idx[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[22]' is connected directly to output port 'io_decode_info_bits_csr_idx[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[21]' is connected directly to output port 'io_decode_info_bits_csr_idx[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[20]' is connected directly to output port 'io_decode_info_bits_csr_idx[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_decode_info_ready' is connected directly to output port 'io_inst_ready'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[4]' is connected directly to output port 'io_reg_read_rs1_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[3]' is connected directly to output port 'io_reg_read_rs1_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[2]' is connected directly to output port 'io_reg_read_rs1_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[1]' is connected directly to output port 'io_reg_read_rs1_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[0]' is connected directly to output port 'io_reg_read_rs1_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[4]' is connected directly to output port 'io_reg_read_rs2_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[3]' is connected directly to output port 'io_reg_read_rs2_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[2]' is connected directly to output port 'io_reg_read_rs2_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[1]' is connected directly to output port 'io_reg_read_rs2_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[0]' is connected directly to output port 'io_reg_read_rs2_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[11]' is connected directly to output port 'io_csr_read_csr_idx[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[10]' is connected directly to output port 'io_csr_read_csr_idx[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[9]' is connected directly to output port 'io_csr_read_csr_idx[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[8]' is connected directly to output port 'io_csr_read_csr_idx[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[7]' is connected directly to output port 'io_csr_read_csr_idx[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[6]' is connected directly to output port 'io_csr_read_csr_idx[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[5]' is connected directly to output port 'io_csr_read_csr_idx[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[4]' is connected directly to output port 'io_csr_read_csr_idx[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[3]' is connected directly to output port 'io_csr_read_csr_idx[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[2]' is connected directly to output port 'io_csr_read_csr_idx[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[1]' is connected directly to output port 'io_csr_read_csr_idx[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[0]' is connected directly to output port 'io_csr_read_csr_idx[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_valid' is connected directly to output port 'io_except_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[63]' is connected directly to output port 'io_except_info_bits_epc[63]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[62]' is connected directly to output port 'io_except_info_bits_epc[62]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[61]' is connected directly to output port 'io_except_info_bits_epc[61]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[60]' is connected directly to output port 'io_except_info_bits_epc[60]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[59]' is connected directly to output port 'io_except_info_bits_epc[59]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[58]' is connected directly to output port 'io_except_info_bits_epc[58]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[57]' is connected directly to output port 'io_except_info_bits_epc[57]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[56]' is connected directly to output port 'io_except_info_bits_epc[56]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[55]' is connected directly to output port 'io_except_info_bits_epc[55]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[54]' is connected directly to output port 'io_except_info_bits_epc[54]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[53]' is connected directly to output port 'io_except_info_bits_epc[53]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[52]' is connected directly to output port 'io_except_info_bits_epc[52]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[51]' is connected directly to output port 'io_except_info_bits_epc[51]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[50]' is connected directly to output port 'io_except_info_bits_epc[50]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[49]' is connected directly to output port 'io_except_info_bits_epc[49]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[48]' is connected directly to output port 'io_except_info_bits_epc[48]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[47]' is connected directly to output port 'io_except_info_bits_epc[47]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[46]' is connected directly to output port 'io_except_info_bits_epc[46]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[45]' is connected directly to output port 'io_except_info_bits_epc[45]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[44]' is connected directly to output port 'io_except_info_bits_epc[44]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[43]' is connected directly to output port 'io_except_info_bits_epc[43]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[42]' is connected directly to output port 'io_except_info_bits_epc[42]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[41]' is connected directly to output port 'io_except_info_bits_epc[41]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[40]' is connected directly to output port 'io_except_info_bits_epc[40]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[39]' is connected directly to output port 'io_except_info_bits_epc[39]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[38]' is connected directly to output port 'io_except_info_bits_epc[38]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[37]' is connected directly to output port 'io_except_info_bits_epc[37]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[36]' is connected directly to output port 'io_except_info_bits_epc[36]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[35]' is connected directly to output port 'io_except_info_bits_epc[35]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[34]' is connected directly to output port 'io_except_info_bits_epc[34]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[33]' is connected directly to output port 'io_except_info_bits_epc[33]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[32]' is connected directly to output port 'io_except_info_bits_epc[32]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[31]' is connected directly to output port 'io_except_info_bits_epc[31]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[30]' is connected directly to output port 'io_except_info_bits_epc[30]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[29]' is connected directly to output port 'io_except_info_bits_epc[29]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[28]' is connected directly to output port 'io_except_info_bits_epc[28]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[27]' is connected directly to output port 'io_except_info_bits_epc[27]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[26]' is connected directly to output port 'io_except_info_bits_epc[26]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[25]' is connected directly to output port 'io_except_info_bits_epc[25]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[24]' is connected directly to output port 'io_except_info_bits_epc[24]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[23]' is connected directly to output port 'io_except_info_bits_epc[23]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[22]' is connected directly to output port 'io_except_info_bits_epc[22]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[21]' is connected directly to output port 'io_except_info_bits_epc[21]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[20]' is connected directly to output port 'io_except_info_bits_epc[20]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[19]' is connected directly to output port 'io_except_info_bits_epc[19]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[18]' is connected directly to output port 'io_except_info_bits_epc[18]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[17]' is connected directly to output port 'io_except_info_bits_epc[17]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[16]' is connected directly to output port 'io_except_info_bits_epc[16]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[15]' is connected directly to output port 'io_except_info_bits_epc[15]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[14]' is connected directly to output port 'io_except_info_bits_epc[14]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[13]' is connected directly to output port 'io_except_info_bits_epc[13]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[12]' is connected directly to output port 'io_except_info_bits_epc[12]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[11]' is connected directly to output port 'io_except_info_bits_epc[11]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[10]' is connected directly to output port 'io_except_info_bits_epc[10]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[9]' is connected directly to output port 'io_except_info_bits_epc[9]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[8]' is connected directly to output port 'io_except_info_bits_epc[8]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[7]' is connected directly to output port 'io_except_info_bits_epc[7]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[6]' is connected directly to output port 'io_except_info_bits_epc[6]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[5]' is connected directly to output port 'io_except_info_bits_epc[5]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[4]' is connected directly to output port 'io_except_info_bits_epc[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[3]' is connected directly to output port 'io_except_info_bits_epc[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[2]' is connected directly to output port 'io_except_info_bits_epc[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[1]' is connected directly to output port 'io_except_info_bits_epc[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[0]' is connected directly to output port 'io_except_info_bits_epc[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[63]' is connected directly to output port 'io_commit_info_bits_commit_data[63]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[62]' is connected directly to output port 'io_commit_info_bits_commit_data[62]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[61]' is connected directly to output port 'io_commit_info_bits_commit_data[61]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[60]' is connected directly to output port 'io_commit_info_bits_commit_data[60]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[59]' is connected directly to output port 'io_commit_info_bits_commit_data[59]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[58]' is connected directly to output port 'io_commit_info_bits_commit_data[58]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[57]' is connected directly to output port 'io_commit_info_bits_commit_data[57]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[56]' is connected directly to output port 'io_commit_info_bits_commit_data[56]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[55]' is connected directly to output port 'io_commit_info_bits_commit_data[55]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[54]' is connected directly to output port 'io_commit_info_bits_commit_data[54]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[53]' is connected directly to output port 'io_commit_info_bits_commit_data[53]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[52]' is connected directly to output port 'io_commit_info_bits_commit_data[52]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[51]' is connected directly to output port 'io_commit_info_bits_commit_data[51]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[50]' is connected directly to output port 'io_commit_info_bits_commit_data[50]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[49]' is connected directly to output port 'io_commit_info_bits_commit_data[49]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[48]' is connected directly to output port 'io_commit_info_bits_commit_data[48]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[47]' is connected directly to output port 'io_commit_info_bits_commit_data[47]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[46]' is connected directly to output port 'io_commit_info_bits_commit_data[46]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[45]' is connected directly to output port 'io_commit_info_bits_commit_data[45]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[44]' is connected directly to output port 'io_commit_info_bits_commit_data[44]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[43]' is connected directly to output port 'io_commit_info_bits_commit_data[43]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[42]' is connected directly to output port 'io_commit_info_bits_commit_data[42]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[41]' is connected directly to output port 'io_commit_info_bits_commit_data[41]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[40]' is connected directly to output port 'io_commit_info_bits_commit_data[40]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[39]' is connected directly to output port 'io_commit_info_bits_commit_data[39]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[38]' is connected directly to output port 'io_commit_info_bits_commit_data[38]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[37]' is connected directly to output port 'io_commit_info_bits_commit_data[37]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[36]' is connected directly to output port 'io_commit_info_bits_commit_data[36]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[35]' is connected directly to output port 'io_commit_info_bits_commit_data[35]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[34]' is connected directly to output port 'io_commit_info_bits_commit_data[34]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[33]' is connected directly to output port 'io_commit_info_bits_commit_data[33]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[32]' is connected directly to output port 'io_commit_info_bits_commit_data[32]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[31]' is connected directly to output port 'io_commit_info_bits_commit_data[31]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[30]' is connected directly to output port 'io_commit_info_bits_commit_data[30]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[29]' is connected directly to output port 'io_commit_info_bits_commit_data[29]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[28]' is connected directly to output port 'io_commit_info_bits_commit_data[28]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[27]' is connected directly to output port 'io_commit_info_bits_commit_data[27]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[26]' is connected directly to output port 'io_commit_info_bits_commit_data[26]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[25]' is connected directly to output port 'io_commit_info_bits_commit_data[25]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[24]' is connected directly to output port 'io_commit_info_bits_commit_data[24]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[23]' is connected directly to output port 'io_commit_info_bits_commit_data[23]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[22]' is connected directly to output port 'io_commit_info_bits_commit_data[22]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[21]' is connected directly to output port 'io_commit_info_bits_commit_data[21]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[20]' is connected directly to output port 'io_commit_info_bits_commit_data[20]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[19]' is connected directly to output port 'io_commit_info_bits_commit_data[19]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[18]' is connected directly to output port 'io_commit_info_bits_commit_data[18]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[17]' is connected directly to output port 'io_commit_info_bits_commit_data[17]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[16]' is connected directly to output port 'io_commit_info_bits_commit_data[16]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[15]' is connected directly to output port 'io_commit_info_bits_commit_data[15]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[14]' is connected directly to output port 'io_commit_info_bits_commit_data[14]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[13]' is connected directly to output port 'io_commit_info_bits_commit_data[13]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[12]' is connected directly to output port 'io_commit_info_bits_commit_data[12]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[11]' is connected directly to output port 'io_commit_info_bits_commit_data[11]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[10]' is connected directly to output port 'io_commit_info_bits_commit_data[10]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[9]' is connected directly to output port 'io_commit_info_bits_commit_data[9]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[8]' is connected directly to output port 'io_commit_info_bits_commit_data[8]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[7]' is connected directly to output port 'io_commit_info_bits_commit_data[7]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[6]' is connected directly to output port 'io_commit_info_bits_commit_data[6]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[5]' is connected directly to output port 'io_commit_info_bits_commit_data[5]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[4]' is connected directly to output port 'io_commit_info_bits_commit_data[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[3]' is connected directly to output port 'io_commit_info_bits_commit_data[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[2]' is connected directly to output port 'io_commit_info_bits_commit_data[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[1]' is connected directly to output port 'io_commit_info_bits_commit_data[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[0]' is connected directly to output port 'io_commit_info_bits_commit_data[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[4]' is connected directly to output port 'io_commit_info_bits_commit_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[3]' is connected directly to output port 'io_commit_info_bits_commit_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[2]' is connected directly to output port 'io_commit_info_bits_commit_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[1]' is connected directly to output port 'io_commit_info_bits_commit_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[0]' is connected directly to output port 'io_commit_info_bits_commit_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wen' is connected directly to output port 'io_csr_write_info_bits_csr_wen'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[11]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[11]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[10]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[10]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[9]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[9]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[8]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[8]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[7]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[7]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[6]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[6]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[5]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[5]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[4]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[3]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[2]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[1]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[0]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[63]' is connected directly to output port 'io_csr_write_info_bits_csr_data[63]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[62]' is connected directly to output port 'io_csr_write_info_bits_csr_data[62]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[61]' is connected directly to output port 'io_csr_write_info_bits_csr_data[61]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[60]' is connected directly to output port 'io_csr_write_info_bits_csr_data[60]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[59]' is connected directly to output port 'io_csr_write_info_bits_csr_data[59]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[58]' is connected directly to output port 'io_csr_write_info_bits_csr_data[58]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[57]' is connected directly to output port 'io_csr_write_info_bits_csr_data[57]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[56]' is connected directly to output port 'io_csr_write_info_bits_csr_data[56]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[55]' is connected directly to output port 'io_csr_write_info_bits_csr_data[55]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[54]' is connected directly to output port 'io_csr_write_info_bits_csr_data[54]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[53]' is connected directly to output port 'io_csr_write_info_bits_csr_data[53]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[52]' is connected directly to output port 'io_csr_write_info_bits_csr_data[52]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[51]' is connected directly to output port 'io_csr_write_info_bits_csr_data[51]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[50]' is connected directly to output port 'io_csr_write_info_bits_csr_data[50]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[49]' is connected directly to output port 'io_csr_write_info_bits_csr_data[49]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[48]' is connected directly to output port 'io_csr_write_info_bits_csr_data[48]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[47]' is connected directly to output port 'io_csr_write_info_bits_csr_data[47]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[46]' is connected directly to output port 'io_csr_write_info_bits_csr_data[46]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[45]' is connected directly to output port 'io_csr_write_info_bits_csr_data[45]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[44]' is connected directly to output port 'io_csr_write_info_bits_csr_data[44]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[43]' is connected directly to output port 'io_csr_write_info_bits_csr_data[43]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[42]' is connected directly to output port 'io_csr_write_info_bits_csr_data[42]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[41]' is connected directly to output port 'io_csr_write_info_bits_csr_data[41]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[40]' is connected directly to output port 'io_csr_write_info_bits_csr_data[40]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[39]' is connected directly to output port 'io_csr_write_info_bits_csr_data[39]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[38]' is connected directly to output port 'io_csr_write_info_bits_csr_data[38]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[37]' is connected directly to output port 'io_csr_write_info_bits_csr_data[37]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[36]' is connected directly to output port 'io_csr_write_info_bits_csr_data[36]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[35]' is connected directly to output port 'io_csr_write_info_bits_csr_data[35]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[34]' is connected directly to output port 'io_csr_write_info_bits_csr_data[34]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[33]' is connected directly to output port 'io_csr_write_info_bits_csr_data[33]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[32]' is connected directly to output port 'io_csr_write_info_bits_csr_data[32]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[31]' is connected directly to output port 'io_csr_write_info_bits_csr_data[31]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[30]' is connected directly to output port 'io_csr_write_info_bits_csr_data[30]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[29]' is connected directly to output port 'io_csr_write_info_bits_csr_data[29]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[28]' is connected directly to output port 'io_csr_write_info_bits_csr_data[28]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[27]' is connected directly to output port 'io_csr_write_info_bits_csr_data[27]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[26]' is connected directly to output port 'io_csr_write_info_bits_csr_data[26]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[25]' is connected directly to output port 'io_csr_write_info_bits_csr_data[25]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[24]' is connected directly to output port 'io_csr_write_info_bits_csr_data[24]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[23]' is connected directly to output port 'io_csr_write_info_bits_csr_data[23]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[22]' is connected directly to output port 'io_csr_write_info_bits_csr_data[22]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[21]' is connected directly to output port 'io_csr_write_info_bits_csr_data[21]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[20]' is connected directly to output port 'io_csr_write_info_bits_csr_data[20]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[19]' is connected directly to output port 'io_csr_write_info_bits_csr_data[19]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[18]' is connected directly to output port 'io_csr_write_info_bits_csr_data[18]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[17]' is connected directly to output port 'io_csr_write_info_bits_csr_data[17]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[16]' is connected directly to output port 'io_csr_write_info_bits_csr_data[16]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[15]' is connected directly to output port 'io_csr_write_info_bits_csr_data[15]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[14]' is connected directly to output port 'io_csr_write_info_bits_csr_data[14]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[13]' is connected directly to output port 'io_csr_write_info_bits_csr_data[13]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[12]' is connected directly to output port 'io_csr_write_info_bits_csr_data[12]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[11]' is connected directly to output port 'io_csr_write_info_bits_csr_data[11]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[10]' is connected directly to output port 'io_csr_write_info_bits_csr_data[10]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[9]' is connected directly to output port 'io_csr_write_info_bits_csr_data[9]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[8]' is connected directly to output port 'io_csr_write_info_bits_csr_data[8]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[7]' is connected directly to output port 'io_csr_write_info_bits_csr_data[7]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[6]' is connected directly to output port 'io_csr_write_info_bits_csr_data[6]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[5]' is connected directly to output port 'io_csr_write_info_bits_csr_data[5]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[4]' is connected directly to output port 'io_csr_write_info_bits_csr_data[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[3]' is connected directly to output port 'io_csr_write_info_bits_csr_data[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[2]' is connected directly to output port 'io_csr_write_info_bits_csr_data[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[1]' is connected directly to output port 'io_csr_write_info_bits_csr_data[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[0]' is connected directly to output port 'io_csr_write_info_bits_csr_data[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_valid' is connected directly to output port 'io_wb_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[63]' is connected directly to output port 'io_wb_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[62]' is connected directly to output port 'io_wb_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[61]' is connected directly to output port 'io_wb_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[60]' is connected directly to output port 'io_wb_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[59]' is connected directly to output port 'io_wb_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[58]' is connected directly to output port 'io_wb_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[57]' is connected directly to output port 'io_wb_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[56]' is connected directly to output port 'io_wb_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[55]' is connected directly to output port 'io_wb_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[54]' is connected directly to output port 'io_wb_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[53]' is connected directly to output port 'io_wb_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[52]' is connected directly to output port 'io_wb_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[51]' is connected directly to output port 'io_wb_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[50]' is connected directly to output port 'io_wb_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[49]' is connected directly to output port 'io_wb_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[48]' is connected directly to output port 'io_wb_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[47]' is connected directly to output port 'io_wb_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[46]' is connected directly to output port 'io_wb_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[45]' is connected directly to output port 'io_wb_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[44]' is connected directly to output port 'io_wb_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[43]' is connected directly to output port 'io_wb_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[42]' is connected directly to output port 'io_wb_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[41]' is connected directly to output port 'io_wb_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[40]' is connected directly to output port 'io_wb_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[39]' is connected directly to output port 'io_wb_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[38]' is connected directly to output port 'io_wb_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[37]' is connected directly to output port 'io_wb_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[36]' is connected directly to output port 'io_wb_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[35]' is connected directly to output port 'io_wb_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[34]' is connected directly to output port 'io_wb_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[33]' is connected directly to output port 'io_wb_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[32]' is connected directly to output port 'io_wb_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[31]' is connected directly to output port 'io_wb_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[30]' is connected directly to output port 'io_wb_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[29]' is connected directly to output port 'io_wb_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[28]' is connected directly to output port 'io_wb_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[27]' is connected directly to output port 'io_wb_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[26]' is connected directly to output port 'io_wb_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[25]' is connected directly to output port 'io_wb_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[24]' is connected directly to output port 'io_wb_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[23]' is connected directly to output port 'io_wb_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[22]' is connected directly to output port 'io_wb_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[21]' is connected directly to output port 'io_wb_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[20]' is connected directly to output port 'io_wb_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[19]' is connected directly to output port 'io_wb_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[18]' is connected directly to output port 'io_wb_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[17]' is connected directly to output port 'io_wb_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[16]' is connected directly to output port 'io_wb_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[15]' is connected directly to output port 'io_wb_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[14]' is connected directly to output port 'io_wb_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[13]' is connected directly to output port 'io_wb_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[12]' is connected directly to output port 'io_wb_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[11]' is connected directly to output port 'io_wb_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[10]' is connected directly to output port 'io_wb_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[9]' is connected directly to output port 'io_wb_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[8]' is connected directly to output port 'io_wb_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[7]' is connected directly to output port 'io_wb_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[6]' is connected directly to output port 'io_wb_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[5]' is connected directly to output port 'io_wb_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[4]' is connected directly to output port 'io_wb_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[3]' is connected directly to output port 'io_wb_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[2]' is connected directly to output port 'io_wb_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[1]' is connected directly to output port 'io_wb_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[0]' is connected directly to output port 'io_wb_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[4]' is connected directly to output port 'io_wb_info_bits_des_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[3]' is connected directly to output port 'io_wb_info_bits_des_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[2]' is connected directly to output port 'io_wb_info_bits_des_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[1]' is connected directly to output port 'io_wb_info_bits_des_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[0]' is connected directly to output port 'io_wb_info_bits_des_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[11]' is connected directly to output port 'io_wb_info_bits_csr_idx[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[10]' is connected directly to output port 'io_wb_info_bits_csr_idx[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[9]' is connected directly to output port 'io_wb_info_bits_csr_idx[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[8]' is connected directly to output port 'io_wb_info_bits_csr_idx[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[7]' is connected directly to output port 'io_wb_info_bits_csr_idx[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[6]' is connected directly to output port 'io_wb_info_bits_csr_idx[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[5]' is connected directly to output port 'io_wb_info_bits_csr_idx[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[4]' is connected directly to output port 'io_wb_info_bits_csr_idx[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[3]' is connected directly to output port 'io_wb_info_bits_csr_idx[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[2]' is connected directly to output port 'io_wb_info_bits_csr_idx[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[1]' is connected directly to output port 'io_wb_info_bits_csr_idx[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[0]' is connected directly to output port 'io_wb_info_bits_csr_idx[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_except_type[3]' is connected directly to output port 'io_wb_info_bits_except_type[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_except_type[2]' is connected directly to output port 'io_wb_info_bits_except_type[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_except_type[1]' is connected directly to output port 'io_wb_info_bits_except_type[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_except_type[0]' is connected directly to output port 'io_wb_info_bits_except_type[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_valid' is connected directly to output port 'io_redirect_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_valid' is connected directly to output port 'io_wb_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[63]' is connected directly to output port 'io_wb_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[62]' is connected directly to output port 'io_wb_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[61]' is connected directly to output port 'io_wb_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[60]' is connected directly to output port 'io_wb_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[59]' is connected directly to output port 'io_wb_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[58]' is connected directly to output port 'io_wb_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[57]' is connected directly to output port 'io_wb_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[56]' is connected directly to output port 'io_wb_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[55]' is connected directly to output port 'io_wb_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[54]' is connected directly to output port 'io_wb_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[53]' is connected directly to output port 'io_wb_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[52]' is connected directly to output port 'io_wb_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[51]' is connected directly to output port 'io_wb_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[50]' is connected directly to output port 'io_wb_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[49]' is connected directly to output port 'io_wb_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[48]' is connected directly to output port 'io_wb_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[47]' is connected directly to output port 'io_wb_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[46]' is connected directly to output port 'io_wb_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[45]' is connected directly to output port 'io_wb_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[44]' is connected directly to output port 'io_wb_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[43]' is connected directly to output port 'io_wb_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[42]' is connected directly to output port 'io_wb_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[41]' is connected directly to output port 'io_wb_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[40]' is connected directly to output port 'io_wb_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[39]' is connected directly to output port 'io_wb_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[38]' is connected directly to output port 'io_wb_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[37]' is connected directly to output port 'io_wb_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[36]' is connected directly to output port 'io_wb_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[35]' is connected directly to output port 'io_wb_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[34]' is connected directly to output port 'io_wb_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[33]' is connected directly to output port 'io_wb_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[32]' is connected directly to output port 'io_wb_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[31]' is connected directly to output port 'io_wb_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[30]' is connected directly to output port 'io_wb_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[29]' is connected directly to output port 'io_wb_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[28]' is connected directly to output port 'io_wb_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[27]' is connected directly to output port 'io_wb_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[26]' is connected directly to output port 'io_wb_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[25]' is connected directly to output port 'io_wb_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[24]' is connected directly to output port 'io_wb_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[23]' is connected directly to output port 'io_wb_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[22]' is connected directly to output port 'io_wb_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[21]' is connected directly to output port 'io_wb_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[20]' is connected directly to output port 'io_wb_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[19]' is connected directly to output port 'io_wb_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[18]' is connected directly to output port 'io_wb_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[17]' is connected directly to output port 'io_wb_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[16]' is connected directly to output port 'io_wb_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[15]' is connected directly to output port 'io_wb_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[14]' is connected directly to output port 'io_wb_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[13]' is connected directly to output port 'io_wb_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[12]' is connected directly to output port 'io_wb_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[11]' is connected directly to output port 'io_wb_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[10]' is connected directly to output port 'io_wb_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[9]' is connected directly to output port 'io_wb_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[8]' is connected directly to output port 'io_wb_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[7]' is connected directly to output port 'io_wb_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[6]' is connected directly to output port 'io_wb_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[5]' is connected directly to output port 'io_wb_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[4]' is connected directly to output port 'io_wb_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[3]' is connected directly to output port 'io_wb_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[2]' is connected directly to output port 'io_wb_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[1]' is connected directly to output port 'io_wb_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[0]' is connected directly to output port 'io_wb_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[4]' is connected directly to output port 'io_wb_info_bits_des_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[3]' is connected directly to output port 'io_wb_info_bits_des_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[2]' is connected directly to output port 'io_wb_info_bits_des_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[1]' is connected directly to output port 'io_wb_info_bits_des_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[0]' is connected directly to output port 'io_wb_info_bits_des_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_except_type[3]' is connected directly to output port 'io_wb_info_bits_except_type[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_except_type[2]' is connected directly to output port 'io_wb_info_bits_except_type[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_except_type[1]' is connected directly to output port 'io_wb_info_bits_except_type[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_except_type[0]' is connected directly to output port 'io_wb_info_bits_except_type[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[63]' is connected directly to output port 'io_wb_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[62]' is connected directly to output port 'io_wb_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[61]' is connected directly to output port 'io_wb_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[60]' is connected directly to output port 'io_wb_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[59]' is connected directly to output port 'io_wb_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[58]' is connected directly to output port 'io_wb_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[57]' is connected directly to output port 'io_wb_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[56]' is connected directly to output port 'io_wb_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[55]' is connected directly to output port 'io_wb_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[54]' is connected directly to output port 'io_wb_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[53]' is connected directly to output port 'io_wb_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[52]' is connected directly to output port 'io_wb_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[51]' is connected directly to output port 'io_wb_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[50]' is connected directly to output port 'io_wb_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[49]' is connected directly to output port 'io_wb_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[48]' is connected directly to output port 'io_wb_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[47]' is connected directly to output port 'io_wb_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[46]' is connected directly to output port 'io_wb_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[45]' is connected directly to output port 'io_wb_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[44]' is connected directly to output port 'io_wb_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[43]' is connected directly to output port 'io_wb_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[42]' is connected directly to output port 'io_wb_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[41]' is connected directly to output port 'io_wb_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[40]' is connected directly to output port 'io_wb_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[39]' is connected directly to output port 'io_wb_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[38]' is connected directly to output port 'io_wb_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[37]' is connected directly to output port 'io_wb_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[36]' is connected directly to output port 'io_wb_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[35]' is connected directly to output port 'io_wb_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[34]' is connected directly to output port 'io_wb_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[33]' is connected directly to output port 'io_wb_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[32]' is connected directly to output port 'io_wb_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[31]' is connected directly to output port 'io_wb_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[30]' is connected directly to output port 'io_wb_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[29]' is connected directly to output port 'io_wb_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[28]' is connected directly to output port 'io_wb_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[27]' is connected directly to output port 'io_wb_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[26]' is connected directly to output port 'io_wb_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[25]' is connected directly to output port 'io_wb_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[24]' is connected directly to output port 'io_wb_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[23]' is connected directly to output port 'io_wb_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[22]' is connected directly to output port 'io_wb_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[21]' is connected directly to output port 'io_wb_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[20]' is connected directly to output port 'io_wb_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[19]' is connected directly to output port 'io_wb_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[18]' is connected directly to output port 'io_wb_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[17]' is connected directly to output port 'io_wb_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[16]' is connected directly to output port 'io_wb_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[15]' is connected directly to output port 'io_wb_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[14]' is connected directly to output port 'io_wb_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[13]' is connected directly to output port 'io_wb_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[12]' is connected directly to output port 'io_wb_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[11]' is connected directly to output port 'io_wb_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[10]' is connected directly to output port 'io_wb_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[9]' is connected directly to output port 'io_wb_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[8]' is connected directly to output port 'io_wb_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[7]' is connected directly to output port 'io_wb_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[6]' is connected directly to output port 'io_wb_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[5]' is connected directly to output port 'io_wb_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[4]' is connected directly to output port 'io_wb_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[3]' is connected directly to output port 'io_wb_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[2]' is connected directly to output port 'io_wb_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[1]' is connected directly to output port 'io_wb_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[0]' is connected directly to output port 'io_wb_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[4]' is connected directly to output port 'io_wb_info_bits_des_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[3]' is connected directly to output port 'io_wb_info_bits_des_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[2]' is connected directly to output port 'io_wb_info_bits_des_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[1]' is connected directly to output port 'io_wb_info_bits_des_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[0]' is connected directly to output port 'io_wb_info_bits_des_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[7]' is connected directly to output port 'io_axi_rw_req_bits_data_write[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[6]' is connected directly to output port 'io_axi_rw_req_bits_data_write[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[5]' is connected directly to output port 'io_axi_rw_req_bits_data_write[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[4]' is connected directly to output port 'io_axi_rw_req_bits_data_write[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[3]' is connected directly to output port 'io_axi_rw_req_bits_data_write[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[2]' is connected directly to output port 'io_axi_rw_req_bits_data_write[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[1]' is connected directly to output port 'io_axi_rw_req_bits_data_write[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[0]' is connected directly to output port 'io_axi_rw_req_bits_data_write[0]'. (LINT-29)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_awready'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arburst[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[4]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[5]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[6]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[7]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awburst[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[4]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[5]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[6]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_arburst[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_wlast'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[3]' is connected directly to output port 'io_axi_ar_bits_id[2]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[3]' is connected directly to output port 'io_axi_ar_bits_id[3]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[3]' is connected directly to output port 'io_axi_aw_bits_id[2]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[1]' is connected directly to output port 'io_axi_ar_bits_id[1]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[0]' is connected directly to output port 'io_axi_ar_bits_id[0]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[31]' is connected directly to output port 'io_axi_ar_bits_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[30]' is connected directly to output port 'io_axi_ar_bits_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[29]' is connected directly to output port 'io_axi_ar_bits_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[28]' is connected directly to output port 'io_axi_ar_bits_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[27]' is connected directly to output port 'io_axi_ar_bits_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[26]' is connected directly to output port 'io_axi_ar_bits_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[25]' is connected directly to output port 'io_axi_ar_bits_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[24]' is connected directly to output port 'io_axi_ar_bits_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[23]' is connected directly to output port 'io_axi_ar_bits_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[22]' is connected directly to output port 'io_axi_ar_bits_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[21]' is connected directly to output port 'io_axi_ar_bits_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[20]' is connected directly to output port 'io_axi_ar_bits_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[19]' is connected directly to output port 'io_axi_ar_bits_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[18]' is connected directly to output port 'io_axi_ar_bits_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[17]' is connected directly to output port 'io_axi_ar_bits_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[16]' is connected directly to output port 'io_axi_ar_bits_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[15]' is connected directly to output port 'io_axi_ar_bits_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[14]' is connected directly to output port 'io_axi_ar_bits_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[13]' is connected directly to output port 'io_axi_ar_bits_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[12]' is connected directly to output port 'io_axi_ar_bits_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[11]' is connected directly to output port 'io_axi_ar_bits_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[10]' is connected directly to output port 'io_axi_ar_bits_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[9]' is connected directly to output port 'io_axi_ar_bits_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[8]' is connected directly to output port 'io_axi_ar_bits_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[7]' is connected directly to output port 'io_axi_ar_bits_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[6]' is connected directly to output port 'io_axi_ar_bits_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[5]' is connected directly to output port 'io_axi_ar_bits_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[4]' is connected directly to output port 'io_axi_ar_bits_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[3]' is connected directly to output port 'io_axi_ar_bits_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[2]' is connected directly to output port 'io_axi_ar_bits_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[1]' is connected directly to output port 'io_axi_ar_bits_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[0]' is connected directly to output port 'io_axi_ar_bits_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_size[2]' is connected directly to output port 'io_axi_ar_bits_size[2]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_size[1]' is connected directly to output port 'io_axi_ar_bits_size[1]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_size[0]' is connected directly to output port 'io_axi_ar_bits_size[0]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[38]' is connected directly to output port 'io_pc[38]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[37]' is connected directly to output port 'io_pc[37]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[36]' is connected directly to output port 'io_pc[36]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[35]' is connected directly to output port 'io_pc[35]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[34]' is connected directly to output port 'io_pc[34]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[33]' is connected directly to output port 'io_pc[33]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[32]' is connected directly to output port 'io_pc[32]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[31]' is connected directly to output port 'io_pc[31]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[30]' is connected directly to output port 'io_pc[30]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[29]' is connected directly to output port 'io_pc[29]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[28]' is connected directly to output port 'io_pc[28]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[27]' is connected directly to output port 'io_pc[27]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[26]' is connected directly to output port 'io_pc[26]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[25]' is connected directly to output port 'io_pc[25]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[24]' is connected directly to output port 'io_pc[24]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[23]' is connected directly to output port 'io_pc[23]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[22]' is connected directly to output port 'io_pc[22]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[21]' is connected directly to output port 'io_pc[21]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[20]' is connected directly to output port 'io_pc[20]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[19]' is connected directly to output port 'io_pc[19]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[18]' is connected directly to output port 'io_pc[18]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[17]' is connected directly to output port 'io_pc[17]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[16]' is connected directly to output port 'io_pc[16]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[15]' is connected directly to output port 'io_pc[15]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[14]' is connected directly to output port 'io_pc[14]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[13]' is connected directly to output port 'io_pc[13]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[12]' is connected directly to output port 'io_pc[12]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[11]' is connected directly to output port 'io_pc[11]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[10]' is connected directly to output port 'io_pc[10]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[9]' is connected directly to output port 'io_pc[9]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[8]' is connected directly to output port 'io_pc[8]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[7]' is connected directly to output port 'io_pc[7]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[6]' is connected directly to output port 'io_pc[6]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[5]' is connected directly to output port 'io_pc[5]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[4]' is connected directly to output port 'io_pc[4]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[3]' is connected directly to output port 'io_pc[3]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[2]' is connected directly to output port 'io_pc[2]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[1]' is connected directly to output port 'io_pc[1]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[0]' is connected directly to output port 'io_pc[0]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[61]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[60]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[59]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[58]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[57]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[56]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[55]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[54]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[53]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[52]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[51]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[50]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[49]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[48]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[47]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[46]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[45]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[44]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[43]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[42]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[41]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[40]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[39]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[38]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[37]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[36]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[35]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[34]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[33]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[32]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[31]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[30]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[29]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[28]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[27]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[26]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[25]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[24]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[23]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[22]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[21]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[20]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[19]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[18]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[17]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[16]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[15]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[14]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[13]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[12]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[11]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[10]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[9]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[8]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[7]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[6]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[5]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[4]'. (LINT-31)
Warning: In design 'ysyx_210703_Bju', output port 'io_wb_info_valid' is connected directly to output port 'io_redirect_info_valid'. (LINT-31)
Warning: In design 'ysyx_210703_Lsu', output port 'io_axi_rw_req_bits_is_write' is connected directly to output port 'is_st_0'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_wlast' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_ar_bits_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_ar_bits_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_CoreArbiter2to1', output port 'io_core_slave_0_req_bits_id[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_Lsu', output port 'io_axi_rw_req_bits_size[2]' is connected directly to 'logic 0'. (LINT-52)
1
