## Code for VHDL Test Bench

![GTKWave Image](https://github.com/rhyspiecesno8/CPE-487-Repository-RhysLee/assignment2/half_adder_screenshot.png?raw=true)
