// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_48 (
        ap_clk,
        ap_rst,
        x_1_val,
        x_2_val,
        x_3_val,
        x_4_val,
        x_5_val,
        x_6_val,
        x_7_val,
        x_9_val,
        x_10_val,
        x_11_val,
        x_12_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_5_val;
input  [17:0] x_6_val;
input  [17:0] x_7_val;
input  [17:0] x_9_val;
input  [17:0] x_10_val;
input  [17:0] x_11_val;
input  [17:0] x_12_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_336_p2;
reg   [0:0] icmp_ln86_reg_1318;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1318_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1318_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1318_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1369_fu_342_p2;
reg   [0:0] icmp_ln86_1369_reg_1329;
wire   [0:0] icmp_ln86_1370_fu_348_p2;
reg   [0:0] icmp_ln86_1370_reg_1334;
reg   [0:0] icmp_ln86_1370_reg_1334_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1370_reg_1334_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1371_fu_354_p2;
reg   [0:0] icmp_ln86_1371_reg_1340;
wire   [0:0] icmp_ln86_1372_fu_360_p2;
reg   [0:0] icmp_ln86_1372_reg_1346;
reg   [0:0] icmp_ln86_1372_reg_1346_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1373_fu_366_p2;
reg   [0:0] icmp_ln86_1373_reg_1352;
reg   [0:0] icmp_ln86_1373_reg_1352_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1373_reg_1352_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1373_reg_1352_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1374_fu_372_p2;
reg   [0:0] icmp_ln86_1374_reg_1358;
reg   [0:0] icmp_ln86_1374_reg_1358_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1374_reg_1358_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1374_reg_1358_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1375_fu_378_p2;
reg   [0:0] icmp_ln86_1375_reg_1365;
wire   [0:0] icmp_ln86_1376_fu_384_p2;
reg   [0:0] icmp_ln86_1376_reg_1371;
reg   [0:0] icmp_ln86_1376_reg_1371_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1377_fu_390_p2;
reg   [0:0] icmp_ln86_1377_reg_1377;
reg   [0:0] icmp_ln86_1377_reg_1377_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1377_reg_1377_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1378_fu_396_p2;
reg   [0:0] icmp_ln86_1378_reg_1383;
reg   [0:0] icmp_ln86_1378_reg_1383_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1378_reg_1383_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1378_reg_1383_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1379_fu_402_p2;
reg   [0:0] icmp_ln86_1379_reg_1389;
reg   [0:0] icmp_ln86_1379_reg_1389_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1379_reg_1389_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1379_reg_1389_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1380_fu_408_p2;
reg   [0:0] icmp_ln86_1380_reg_1395;
reg   [0:0] icmp_ln86_1380_reg_1395_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1380_reg_1395_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1380_reg_1395_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1380_reg_1395_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1381_fu_414_p2;
reg   [0:0] icmp_ln86_1381_reg_1401;
reg   [0:0] icmp_ln86_1381_reg_1401_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1381_reg_1401_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1381_reg_1401_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1381_reg_1401_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1381_reg_1401_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1382_fu_420_p2;
reg   [0:0] icmp_ln86_1382_reg_1407;
reg   [0:0] icmp_ln86_1382_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1382_reg_1407_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1382_reg_1407_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1382_reg_1407_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1382_reg_1407_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1382_reg_1407_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1383_fu_426_p2;
reg   [0:0] icmp_ln86_1383_reg_1413;
reg   [0:0] icmp_ln86_1383_reg_1413_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1384_fu_432_p2;
reg   [0:0] icmp_ln86_1384_reg_1418;
wire   [0:0] icmp_ln86_1385_fu_438_p2;
reg   [0:0] icmp_ln86_1385_reg_1423;
reg   [0:0] icmp_ln86_1385_reg_1423_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1386_fu_444_p2;
reg   [0:0] icmp_ln86_1386_reg_1428;
reg   [0:0] icmp_ln86_1386_reg_1428_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1387_fu_450_p2;
reg   [0:0] icmp_ln86_1387_reg_1433;
reg   [0:0] icmp_ln86_1387_reg_1433_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1387_reg_1433_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1388_fu_456_p2;
reg   [0:0] icmp_ln86_1388_reg_1438;
reg   [0:0] icmp_ln86_1388_reg_1438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1388_reg_1438_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1389_fu_462_p2;
reg   [0:0] icmp_ln86_1389_reg_1443;
reg   [0:0] icmp_ln86_1389_reg_1443_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1389_reg_1443_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1390_fu_468_p2;
reg   [0:0] icmp_ln86_1390_reg_1448;
reg   [0:0] icmp_ln86_1390_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1390_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1390_reg_1448_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1391_fu_474_p2;
reg   [0:0] icmp_ln86_1391_reg_1453;
reg   [0:0] icmp_ln86_1391_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1391_reg_1453_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1391_reg_1453_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1392_fu_480_p2;
reg   [0:0] icmp_ln86_1392_reg_1458;
reg   [0:0] icmp_ln86_1392_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1392_reg_1458_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1392_reg_1458_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1392_reg_1458_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1393_fu_486_p2;
reg   [0:0] icmp_ln86_1393_reg_1463;
reg   [0:0] icmp_ln86_1393_reg_1463_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1393_reg_1463_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1393_reg_1463_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1393_reg_1463_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1394_fu_492_p2;
reg   [0:0] icmp_ln86_1394_reg_1468;
reg   [0:0] icmp_ln86_1394_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1394_reg_1468_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1394_reg_1468_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1394_reg_1468_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1395_fu_498_p2;
reg   [0:0] icmp_ln86_1395_reg_1473;
reg   [0:0] icmp_ln86_1395_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1395_reg_1473_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1395_reg_1473_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1395_reg_1473_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1395_reg_1473_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1396_fu_504_p2;
reg   [0:0] icmp_ln86_1396_reg_1478;
reg   [0:0] icmp_ln86_1396_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1396_reg_1478_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1396_reg_1478_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1396_reg_1478_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1396_reg_1478_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1397_fu_510_p2;
reg   [0:0] icmp_ln86_1397_reg_1483;
reg   [0:0] icmp_ln86_1397_reg_1483_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1397_reg_1483_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1397_reg_1483_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1397_reg_1483_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1397_reg_1483_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1397_reg_1483_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_516_p2;
reg   [0:0] and_ln102_reg_1488;
reg   [0:0] and_ln102_reg_1488_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1488_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_527_p2;
reg   [0:0] and_ln104_reg_1498;
wire   [0:0] and_ln102_1326_fu_532_p2;
reg   [0:0] and_ln102_1326_reg_1504;
wire   [0:0] and_ln104_260_fu_541_p2;
reg   [0:0] and_ln104_260_reg_1511;
wire   [0:0] and_ln102_1330_fu_546_p2;
reg   [0:0] and_ln102_1330_reg_1516;
wire   [0:0] and_ln102_1331_fu_556_p2;
reg   [0:0] and_ln102_1331_reg_1522;
wire   [0:0] or_ln117_fu_572_p2;
reg   [0:0] or_ln117_reg_1528;
wire   [0:0] xor_ln104_fu_578_p2;
reg   [0:0] xor_ln104_reg_1533;
wire   [0:0] and_ln102_1327_fu_583_p2;
reg   [0:0] and_ln102_1327_reg_1539;
wire   [0:0] and_ln104_261_fu_592_p2;
reg   [0:0] and_ln104_261_reg_1545;
reg   [0:0] and_ln104_261_reg_1545_pp0_iter3_reg;
wire   [0:0] and_ln102_1332_fu_602_p2;
reg   [0:0] and_ln102_1332_reg_1551;
wire   [3:0] select_ln117_1334_fu_703_p3;
reg   [3:0] select_ln117_1334_reg_1556;
wire   [0:0] or_ln117_1234_fu_710_p2;
reg   [0:0] or_ln117_1234_reg_1561;
wire   [0:0] and_ln102_1325_fu_715_p2;
reg   [0:0] and_ln102_1325_reg_1567;
wire   [0:0] and_ln104_259_fu_724_p2;
reg   [0:0] and_ln104_259_reg_1573;
wire   [0:0] and_ln102_1328_fu_729_p2;
reg   [0:0] and_ln102_1328_reg_1579;
wire   [0:0] and_ln102_1334_fu_743_p2;
reg   [0:0] and_ln102_1334_reg_1585;
wire   [0:0] or_ln117_1238_fu_817_p2;
reg   [0:0] or_ln117_1238_reg_1591;
wire   [3:0] select_ln117_1340_fu_831_p3;
reg   [3:0] select_ln117_1340_reg_1596;
wire   [0:0] and_ln104_262_fu_844_p2;
reg   [0:0] and_ln104_262_reg_1601;
wire   [0:0] and_ln102_1329_fu_849_p2;
reg   [0:0] and_ln102_1329_reg_1606;
reg   [0:0] and_ln102_1329_reg_1606_pp0_iter5_reg;
wire   [0:0] and_ln104_263_fu_858_p2;
reg   [0:0] and_ln104_263_reg_1613;
reg   [0:0] and_ln104_263_reg_1613_pp0_iter5_reg;
reg   [0:0] and_ln104_263_reg_1613_pp0_iter6_reg;
wire   [0:0] and_ln102_1335_fu_873_p2;
reg   [0:0] and_ln102_1335_reg_1619;
wire   [0:0] or_ln117_1243_fu_956_p2;
reg   [0:0] or_ln117_1243_reg_1624;
wire   [4:0] select_ln117_1346_fu_968_p3;
reg   [4:0] select_ln117_1346_reg_1629;
wire   [0:0] or_ln117_1245_fu_976_p2;
reg   [0:0] or_ln117_1245_reg_1634;
wire   [0:0] or_ln117_1247_fu_982_p2;
reg   [0:0] or_ln117_1247_reg_1640;
reg   [0:0] or_ln117_1247_reg_1640_pp0_iter5_reg;
wire   [0:0] or_ln117_1249_fu_1058_p2;
reg   [0:0] or_ln117_1249_reg_1648;
wire   [4:0] select_ln117_1352_fu_1071_p3;
reg   [4:0] select_ln117_1352_reg_1653;
wire   [0:0] or_ln117_1253_fu_1133_p2;
reg   [0:0] or_ln117_1253_reg_1658;
wire   [4:0] select_ln117_1356_fu_1147_p3;
reg   [4:0] select_ln117_1356_reg_1663;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_654_fu_522_p2;
wire   [0:0] xor_ln104_656_fu_536_p2;
wire   [0:0] xor_ln104_660_fu_551_p2;
wire   [0:0] and_ln102_1354_fu_561_p2;
wire   [0:0] and_ln102_1339_fu_566_p2;
wire   [0:0] xor_ln104_657_fu_587_p2;
wire   [0:0] xor_ln104_661_fu_597_p2;
wire   [0:0] and_ln102_1355_fu_615_p2;
wire   [0:0] and_ln102_1338_fu_607_p2;
wire   [0:0] xor_ln117_fu_625_p2;
wire   [1:0] zext_ln117_fu_631_p1;
wire   [1:0] select_ln117_fu_635_p3;
wire   [1:0] select_ln117_1329_fu_642_p3;
wire   [0:0] and_ln102_1340_fu_611_p2;
wire   [2:0] zext_ln117_145_fu_649_p1;
wire   [0:0] or_ln117_1230_fu_653_p2;
wire   [2:0] select_ln117_1330_fu_658_p3;
wire   [0:0] or_ln117_1231_fu_665_p2;
wire   [0:0] and_ln102_1341_fu_620_p2;
wire   [2:0] select_ln117_1331_fu_669_p3;
wire   [0:0] or_ln117_1232_fu_677_p2;
wire   [2:0] select_ln117_1332_fu_683_p3;
wire   [2:0] select_ln117_1333_fu_691_p3;
wire   [3:0] zext_ln117_146_fu_699_p1;
wire   [0:0] xor_ln104_655_fu_719_p2;
wire   [0:0] xor_ln104_662_fu_734_p2;
wire   [0:0] and_ln102_1356_fu_752_p2;
wire   [0:0] and_ln102_1333_fu_739_p2;
wire   [0:0] and_ln102_1342_fu_748_p2;
wire   [0:0] or_ln117_1233_fu_767_p2;
wire   [0:0] and_ln102_1343_fu_757_p2;
wire   [3:0] select_ln117_1335_fu_772_p3;
wire   [0:0] or_ln117_1235_fu_779_p2;
wire   [3:0] select_ln117_1336_fu_784_p3;
wire   [0:0] or_ln117_1236_fu_791_p2;
wire   [0:0] and_ln102_1344_fu_762_p2;
wire   [3:0] select_ln117_1337_fu_795_p3;
wire   [0:0] or_ln117_1237_fu_803_p2;
wire   [3:0] select_ln117_1338_fu_809_p3;
wire   [3:0] select_ln117_1339_fu_823_p3;
wire   [0:0] xor_ln104_658_fu_839_p2;
wire   [0:0] xor_ln104_659_fu_853_p2;
wire   [0:0] xor_ln104_663_fu_863_p2;
wire   [0:0] and_ln102_1357_fu_878_p2;
wire   [0:0] xor_ln104_664_fu_868_p2;
wire   [0:0] and_ln102_1358_fu_892_p2;
wire   [0:0] and_ln102_1345_fu_883_p2;
wire   [0:0] or_ln117_1239_fu_902_p2;
wire   [3:0] select_ln117_1341_fu_907_p3;
wire   [0:0] and_ln102_1346_fu_888_p2;
wire   [4:0] zext_ln117_147_fu_914_p1;
wire   [0:0] or_ln117_1240_fu_918_p2;
wire   [4:0] select_ln117_1342_fu_923_p3;
wire   [0:0] or_ln117_1241_fu_930_p2;
wire   [0:0] and_ln102_1347_fu_897_p2;
wire   [4:0] select_ln117_1343_fu_934_p3;
wire   [0:0] or_ln117_1242_fu_942_p2;
wire   [4:0] select_ln117_1344_fu_948_p3;
wire   [4:0] select_ln117_1345_fu_960_p3;
wire   [0:0] xor_ln104_665_fu_986_p2;
wire   [0:0] and_ln102_1359_fu_999_p2;
wire   [0:0] and_ln102_1336_fu_991_p2;
wire   [0:0] and_ln102_1348_fu_995_p2;
wire   [0:0] or_ln117_1244_fu_1014_p2;
wire   [0:0] and_ln102_1349_fu_1004_p2;
wire   [4:0] select_ln117_1347_fu_1019_p3;
wire   [0:0] or_ln117_1246_fu_1026_p2;
wire   [4:0] select_ln117_1348_fu_1031_p3;
wire   [0:0] and_ln102_1350_fu_1009_p2;
wire   [4:0] select_ln117_1349_fu_1038_p3;
wire   [0:0] or_ln117_1248_fu_1046_p2;
wire   [4:0] select_ln117_1350_fu_1051_p3;
wire   [4:0] select_ln117_1351_fu_1063_p3;
wire   [0:0] xor_ln104_666_fu_1079_p2;
wire   [0:0] and_ln102_1360_fu_1088_p2;
wire   [0:0] and_ln102_1337_fu_1084_p2;
wire   [0:0] and_ln102_1351_fu_1093_p2;
wire   [0:0] or_ln117_1250_fu_1103_p2;
wire   [0:0] or_ln117_1251_fu_1108_p2;
wire   [0:0] and_ln102_1352_fu_1098_p2;
wire   [4:0] select_ln117_1353_fu_1112_p3;
wire   [0:0] or_ln117_1252_fu_1119_p2;
wire   [4:0] select_ln117_1354_fu_1125_p3;
wire   [4:0] select_ln117_1355_fu_1139_p3;
wire   [0:0] xor_ln104_667_fu_1155_p2;
wire   [0:0] and_ln102_1361_fu_1160_p2;
wire   [0:0] and_ln102_1353_fu_1165_p2;
wire   [0:0] or_ln117_1254_fu_1170_p2;
wire   [11:0] agg_result_fu_1182_p65;
wire   [4:0] agg_result_fu_1182_p66;
wire   [11:0] agg_result_fu_1182_p67;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1182_p1;
wire   [4:0] agg_result_fu_1182_p3;
wire   [4:0] agg_result_fu_1182_p5;
wire   [4:0] agg_result_fu_1182_p7;
wire   [4:0] agg_result_fu_1182_p9;
wire   [4:0] agg_result_fu_1182_p11;
wire   [4:0] agg_result_fu_1182_p13;
wire   [4:0] agg_result_fu_1182_p15;
wire   [4:0] agg_result_fu_1182_p17;
wire   [4:0] agg_result_fu_1182_p19;
wire   [4:0] agg_result_fu_1182_p21;
wire   [4:0] agg_result_fu_1182_p23;
wire   [4:0] agg_result_fu_1182_p25;
wire   [4:0] agg_result_fu_1182_p27;
wire   [4:0] agg_result_fu_1182_p29;
wire   [4:0] agg_result_fu_1182_p31;
wire  signed [4:0] agg_result_fu_1182_p33;
wire  signed [4:0] agg_result_fu_1182_p35;
wire  signed [4:0] agg_result_fu_1182_p37;
wire  signed [4:0] agg_result_fu_1182_p39;
wire  signed [4:0] agg_result_fu_1182_p41;
wire  signed [4:0] agg_result_fu_1182_p43;
wire  signed [4:0] agg_result_fu_1182_p45;
wire  signed [4:0] agg_result_fu_1182_p47;
wire  signed [4:0] agg_result_fu_1182_p49;
wire  signed [4:0] agg_result_fu_1182_p51;
wire  signed [4:0] agg_result_fu_1182_p53;
wire  signed [4:0] agg_result_fu_1182_p55;
wire  signed [4:0] agg_result_fu_1182_p57;
wire  signed [4:0] agg_result_fu_1182_p59;
wire  signed [4:0] agg_result_fu_1182_p61;
wire  signed [4:0] agg_result_fu_1182_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_12_1_1_x18 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x18_U657(
    .din0(12'd4088),
    .din1(12'd355),
    .din2(12'd3880),
    .din3(12'd4037),
    .din4(12'd1136),
    .din5(12'd575),
    .din6(12'd4092),
    .din7(12'd460),
    .din8(12'd135),
    .din9(12'd3915),
    .din10(12'd3855),
    .din11(12'd2),
    .din12(12'd993),
    .din13(12'd3606),
    .din14(12'd9),
    .din15(12'd3923),
    .din16(12'd30),
    .din17(12'd3919),
    .din18(12'd562),
    .din19(12'd263),
    .din20(12'd3920),
    .din21(12'd345),
    .din22(12'd406),
    .din23(12'd4090),
    .din24(12'd4095),
    .din25(12'd326),
    .din26(12'd24),
    .din27(12'd186),
    .din28(12'd3581),
    .din29(12'd4030),
    .din30(12'd4093),
    .din31(12'd123),
    .def(agg_result_fu_1182_p65),
    .sel(agg_result_fu_1182_p66),
    .dout(agg_result_fu_1182_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1325_reg_1567 <= and_ln102_1325_fu_715_p2;
        and_ln102_1326_reg_1504 <= and_ln102_1326_fu_532_p2;
        and_ln102_1327_reg_1539 <= and_ln102_1327_fu_583_p2;
        and_ln102_1328_reg_1579 <= and_ln102_1328_fu_729_p2;
        and_ln102_1329_reg_1606 <= and_ln102_1329_fu_849_p2;
        and_ln102_1329_reg_1606_pp0_iter5_reg <= and_ln102_1329_reg_1606;
        and_ln102_1330_reg_1516 <= and_ln102_1330_fu_546_p2;
        and_ln102_1331_reg_1522 <= and_ln102_1331_fu_556_p2;
        and_ln102_1332_reg_1551 <= and_ln102_1332_fu_602_p2;
        and_ln102_1334_reg_1585 <= and_ln102_1334_fu_743_p2;
        and_ln102_1335_reg_1619 <= and_ln102_1335_fu_873_p2;
        and_ln102_reg_1488 <= and_ln102_fu_516_p2;
        and_ln102_reg_1488_pp0_iter1_reg <= and_ln102_reg_1488;
        and_ln102_reg_1488_pp0_iter2_reg <= and_ln102_reg_1488_pp0_iter1_reg;
        and_ln104_259_reg_1573 <= and_ln104_259_fu_724_p2;
        and_ln104_260_reg_1511 <= and_ln104_260_fu_541_p2;
        and_ln104_261_reg_1545 <= and_ln104_261_fu_592_p2;
        and_ln104_261_reg_1545_pp0_iter3_reg <= and_ln104_261_reg_1545;
        and_ln104_262_reg_1601 <= and_ln104_262_fu_844_p2;
        and_ln104_263_reg_1613 <= and_ln104_263_fu_858_p2;
        and_ln104_263_reg_1613_pp0_iter5_reg <= and_ln104_263_reg_1613;
        and_ln104_263_reg_1613_pp0_iter6_reg <= and_ln104_263_reg_1613_pp0_iter5_reg;
        and_ln104_reg_1498 <= and_ln104_fu_527_p2;
        icmp_ln86_1369_reg_1329 <= icmp_ln86_1369_fu_342_p2;
        icmp_ln86_1370_reg_1334 <= icmp_ln86_1370_fu_348_p2;
        icmp_ln86_1370_reg_1334_pp0_iter1_reg <= icmp_ln86_1370_reg_1334;
        icmp_ln86_1370_reg_1334_pp0_iter2_reg <= icmp_ln86_1370_reg_1334_pp0_iter1_reg;
        icmp_ln86_1371_reg_1340 <= icmp_ln86_1371_fu_354_p2;
        icmp_ln86_1372_reg_1346 <= icmp_ln86_1372_fu_360_p2;
        icmp_ln86_1372_reg_1346_pp0_iter1_reg <= icmp_ln86_1372_reg_1346;
        icmp_ln86_1373_reg_1352 <= icmp_ln86_1373_fu_366_p2;
        icmp_ln86_1373_reg_1352_pp0_iter1_reg <= icmp_ln86_1373_reg_1352;
        icmp_ln86_1373_reg_1352_pp0_iter2_reg <= icmp_ln86_1373_reg_1352_pp0_iter1_reg;
        icmp_ln86_1373_reg_1352_pp0_iter3_reg <= icmp_ln86_1373_reg_1352_pp0_iter2_reg;
        icmp_ln86_1374_reg_1358 <= icmp_ln86_1374_fu_372_p2;
        icmp_ln86_1374_reg_1358_pp0_iter1_reg <= icmp_ln86_1374_reg_1358;
        icmp_ln86_1374_reg_1358_pp0_iter2_reg <= icmp_ln86_1374_reg_1358_pp0_iter1_reg;
        icmp_ln86_1374_reg_1358_pp0_iter3_reg <= icmp_ln86_1374_reg_1358_pp0_iter2_reg;
        icmp_ln86_1375_reg_1365 <= icmp_ln86_1375_fu_378_p2;
        icmp_ln86_1376_reg_1371 <= icmp_ln86_1376_fu_384_p2;
        icmp_ln86_1376_reg_1371_pp0_iter1_reg <= icmp_ln86_1376_reg_1371;
        icmp_ln86_1377_reg_1377 <= icmp_ln86_1377_fu_390_p2;
        icmp_ln86_1377_reg_1377_pp0_iter1_reg <= icmp_ln86_1377_reg_1377;
        icmp_ln86_1377_reg_1377_pp0_iter2_reg <= icmp_ln86_1377_reg_1377_pp0_iter1_reg;
        icmp_ln86_1378_reg_1383 <= icmp_ln86_1378_fu_396_p2;
        icmp_ln86_1378_reg_1383_pp0_iter1_reg <= icmp_ln86_1378_reg_1383;
        icmp_ln86_1378_reg_1383_pp0_iter2_reg <= icmp_ln86_1378_reg_1383_pp0_iter1_reg;
        icmp_ln86_1378_reg_1383_pp0_iter3_reg <= icmp_ln86_1378_reg_1383_pp0_iter2_reg;
        icmp_ln86_1379_reg_1389 <= icmp_ln86_1379_fu_402_p2;
        icmp_ln86_1379_reg_1389_pp0_iter1_reg <= icmp_ln86_1379_reg_1389;
        icmp_ln86_1379_reg_1389_pp0_iter2_reg <= icmp_ln86_1379_reg_1389_pp0_iter1_reg;
        icmp_ln86_1379_reg_1389_pp0_iter3_reg <= icmp_ln86_1379_reg_1389_pp0_iter2_reg;
        icmp_ln86_1380_reg_1395 <= icmp_ln86_1380_fu_408_p2;
        icmp_ln86_1380_reg_1395_pp0_iter1_reg <= icmp_ln86_1380_reg_1395;
        icmp_ln86_1380_reg_1395_pp0_iter2_reg <= icmp_ln86_1380_reg_1395_pp0_iter1_reg;
        icmp_ln86_1380_reg_1395_pp0_iter3_reg <= icmp_ln86_1380_reg_1395_pp0_iter2_reg;
        icmp_ln86_1380_reg_1395_pp0_iter4_reg <= icmp_ln86_1380_reg_1395_pp0_iter3_reg;
        icmp_ln86_1381_reg_1401 <= icmp_ln86_1381_fu_414_p2;
        icmp_ln86_1381_reg_1401_pp0_iter1_reg <= icmp_ln86_1381_reg_1401;
        icmp_ln86_1381_reg_1401_pp0_iter2_reg <= icmp_ln86_1381_reg_1401_pp0_iter1_reg;
        icmp_ln86_1381_reg_1401_pp0_iter3_reg <= icmp_ln86_1381_reg_1401_pp0_iter2_reg;
        icmp_ln86_1381_reg_1401_pp0_iter4_reg <= icmp_ln86_1381_reg_1401_pp0_iter3_reg;
        icmp_ln86_1381_reg_1401_pp0_iter5_reg <= icmp_ln86_1381_reg_1401_pp0_iter4_reg;
        icmp_ln86_1382_reg_1407 <= icmp_ln86_1382_fu_420_p2;
        icmp_ln86_1382_reg_1407_pp0_iter1_reg <= icmp_ln86_1382_reg_1407;
        icmp_ln86_1382_reg_1407_pp0_iter2_reg <= icmp_ln86_1382_reg_1407_pp0_iter1_reg;
        icmp_ln86_1382_reg_1407_pp0_iter3_reg <= icmp_ln86_1382_reg_1407_pp0_iter2_reg;
        icmp_ln86_1382_reg_1407_pp0_iter4_reg <= icmp_ln86_1382_reg_1407_pp0_iter3_reg;
        icmp_ln86_1382_reg_1407_pp0_iter5_reg <= icmp_ln86_1382_reg_1407_pp0_iter4_reg;
        icmp_ln86_1382_reg_1407_pp0_iter6_reg <= icmp_ln86_1382_reg_1407_pp0_iter5_reg;
        icmp_ln86_1383_reg_1413 <= icmp_ln86_1383_fu_426_p2;
        icmp_ln86_1383_reg_1413_pp0_iter1_reg <= icmp_ln86_1383_reg_1413;
        icmp_ln86_1384_reg_1418 <= icmp_ln86_1384_fu_432_p2;
        icmp_ln86_1385_reg_1423 <= icmp_ln86_1385_fu_438_p2;
        icmp_ln86_1385_reg_1423_pp0_iter1_reg <= icmp_ln86_1385_reg_1423;
        icmp_ln86_1386_reg_1428 <= icmp_ln86_1386_fu_444_p2;
        icmp_ln86_1386_reg_1428_pp0_iter1_reg <= icmp_ln86_1386_reg_1428;
        icmp_ln86_1387_reg_1433 <= icmp_ln86_1387_fu_450_p2;
        icmp_ln86_1387_reg_1433_pp0_iter1_reg <= icmp_ln86_1387_reg_1433;
        icmp_ln86_1387_reg_1433_pp0_iter2_reg <= icmp_ln86_1387_reg_1433_pp0_iter1_reg;
        icmp_ln86_1388_reg_1438 <= icmp_ln86_1388_fu_456_p2;
        icmp_ln86_1388_reg_1438_pp0_iter1_reg <= icmp_ln86_1388_reg_1438;
        icmp_ln86_1388_reg_1438_pp0_iter2_reg <= icmp_ln86_1388_reg_1438_pp0_iter1_reg;
        icmp_ln86_1389_reg_1443 <= icmp_ln86_1389_fu_462_p2;
        icmp_ln86_1389_reg_1443_pp0_iter1_reg <= icmp_ln86_1389_reg_1443;
        icmp_ln86_1389_reg_1443_pp0_iter2_reg <= icmp_ln86_1389_reg_1443_pp0_iter1_reg;
        icmp_ln86_1390_reg_1448 <= icmp_ln86_1390_fu_468_p2;
        icmp_ln86_1390_reg_1448_pp0_iter1_reg <= icmp_ln86_1390_reg_1448;
        icmp_ln86_1390_reg_1448_pp0_iter2_reg <= icmp_ln86_1390_reg_1448_pp0_iter1_reg;
        icmp_ln86_1390_reg_1448_pp0_iter3_reg <= icmp_ln86_1390_reg_1448_pp0_iter2_reg;
        icmp_ln86_1391_reg_1453 <= icmp_ln86_1391_fu_474_p2;
        icmp_ln86_1391_reg_1453_pp0_iter1_reg <= icmp_ln86_1391_reg_1453;
        icmp_ln86_1391_reg_1453_pp0_iter2_reg <= icmp_ln86_1391_reg_1453_pp0_iter1_reg;
        icmp_ln86_1391_reg_1453_pp0_iter3_reg <= icmp_ln86_1391_reg_1453_pp0_iter2_reg;
        icmp_ln86_1392_reg_1458 <= icmp_ln86_1392_fu_480_p2;
        icmp_ln86_1392_reg_1458_pp0_iter1_reg <= icmp_ln86_1392_reg_1458;
        icmp_ln86_1392_reg_1458_pp0_iter2_reg <= icmp_ln86_1392_reg_1458_pp0_iter1_reg;
        icmp_ln86_1392_reg_1458_pp0_iter3_reg <= icmp_ln86_1392_reg_1458_pp0_iter2_reg;
        icmp_ln86_1392_reg_1458_pp0_iter4_reg <= icmp_ln86_1392_reg_1458_pp0_iter3_reg;
        icmp_ln86_1393_reg_1463 <= icmp_ln86_1393_fu_486_p2;
        icmp_ln86_1393_reg_1463_pp0_iter1_reg <= icmp_ln86_1393_reg_1463;
        icmp_ln86_1393_reg_1463_pp0_iter2_reg <= icmp_ln86_1393_reg_1463_pp0_iter1_reg;
        icmp_ln86_1393_reg_1463_pp0_iter3_reg <= icmp_ln86_1393_reg_1463_pp0_iter2_reg;
        icmp_ln86_1393_reg_1463_pp0_iter4_reg <= icmp_ln86_1393_reg_1463_pp0_iter3_reg;
        icmp_ln86_1394_reg_1468 <= icmp_ln86_1394_fu_492_p2;
        icmp_ln86_1394_reg_1468_pp0_iter1_reg <= icmp_ln86_1394_reg_1468;
        icmp_ln86_1394_reg_1468_pp0_iter2_reg <= icmp_ln86_1394_reg_1468_pp0_iter1_reg;
        icmp_ln86_1394_reg_1468_pp0_iter3_reg <= icmp_ln86_1394_reg_1468_pp0_iter2_reg;
        icmp_ln86_1394_reg_1468_pp0_iter4_reg <= icmp_ln86_1394_reg_1468_pp0_iter3_reg;
        icmp_ln86_1395_reg_1473 <= icmp_ln86_1395_fu_498_p2;
        icmp_ln86_1395_reg_1473_pp0_iter1_reg <= icmp_ln86_1395_reg_1473;
        icmp_ln86_1395_reg_1473_pp0_iter2_reg <= icmp_ln86_1395_reg_1473_pp0_iter1_reg;
        icmp_ln86_1395_reg_1473_pp0_iter3_reg <= icmp_ln86_1395_reg_1473_pp0_iter2_reg;
        icmp_ln86_1395_reg_1473_pp0_iter4_reg <= icmp_ln86_1395_reg_1473_pp0_iter3_reg;
        icmp_ln86_1395_reg_1473_pp0_iter5_reg <= icmp_ln86_1395_reg_1473_pp0_iter4_reg;
        icmp_ln86_1396_reg_1478 <= icmp_ln86_1396_fu_504_p2;
        icmp_ln86_1396_reg_1478_pp0_iter1_reg <= icmp_ln86_1396_reg_1478;
        icmp_ln86_1396_reg_1478_pp0_iter2_reg <= icmp_ln86_1396_reg_1478_pp0_iter1_reg;
        icmp_ln86_1396_reg_1478_pp0_iter3_reg <= icmp_ln86_1396_reg_1478_pp0_iter2_reg;
        icmp_ln86_1396_reg_1478_pp0_iter4_reg <= icmp_ln86_1396_reg_1478_pp0_iter3_reg;
        icmp_ln86_1396_reg_1478_pp0_iter5_reg <= icmp_ln86_1396_reg_1478_pp0_iter4_reg;
        icmp_ln86_1397_reg_1483 <= icmp_ln86_1397_fu_510_p2;
        icmp_ln86_1397_reg_1483_pp0_iter1_reg <= icmp_ln86_1397_reg_1483;
        icmp_ln86_1397_reg_1483_pp0_iter2_reg <= icmp_ln86_1397_reg_1483_pp0_iter1_reg;
        icmp_ln86_1397_reg_1483_pp0_iter3_reg <= icmp_ln86_1397_reg_1483_pp0_iter2_reg;
        icmp_ln86_1397_reg_1483_pp0_iter4_reg <= icmp_ln86_1397_reg_1483_pp0_iter3_reg;
        icmp_ln86_1397_reg_1483_pp0_iter5_reg <= icmp_ln86_1397_reg_1483_pp0_iter4_reg;
        icmp_ln86_1397_reg_1483_pp0_iter6_reg <= icmp_ln86_1397_reg_1483_pp0_iter5_reg;
        icmp_ln86_reg_1318 <= icmp_ln86_fu_336_p2;
        icmp_ln86_reg_1318_pp0_iter1_reg <= icmp_ln86_reg_1318;
        icmp_ln86_reg_1318_pp0_iter2_reg <= icmp_ln86_reg_1318_pp0_iter1_reg;
        icmp_ln86_reg_1318_pp0_iter3_reg <= icmp_ln86_reg_1318_pp0_iter2_reg;
        or_ln117_1234_reg_1561 <= or_ln117_1234_fu_710_p2;
        or_ln117_1238_reg_1591 <= or_ln117_1238_fu_817_p2;
        or_ln117_1243_reg_1624 <= or_ln117_1243_fu_956_p2;
        or_ln117_1245_reg_1634 <= or_ln117_1245_fu_976_p2;
        or_ln117_1247_reg_1640 <= or_ln117_1247_fu_982_p2;
        or_ln117_1247_reg_1640_pp0_iter5_reg <= or_ln117_1247_reg_1640;
        or_ln117_1249_reg_1648 <= or_ln117_1249_fu_1058_p2;
        or_ln117_1253_reg_1658 <= or_ln117_1253_fu_1133_p2;
        or_ln117_reg_1528 <= or_ln117_fu_572_p2;
        select_ln117_1334_reg_1556 <= select_ln117_1334_fu_703_p3;
        select_ln117_1340_reg_1596 <= select_ln117_1340_fu_831_p3;
        select_ln117_1346_reg_1629 <= select_ln117_1346_fu_968_p3;
        select_ln117_1352_reg_1653 <= select_ln117_1352_fu_1071_p3;
        select_ln117_1356_reg_1663 <= select_ln117_1356_fu_1147_p3;
        xor_ln104_reg_1533 <= xor_ln104_fu_578_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_10_val_int_reg <= x_10_val;
        x_11_val_int_reg <= x_11_val;
        x_12_val_int_reg <= x_12_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_5_val_int_reg <= x_5_val;
        x_6_val_int_reg <= x_6_val;
        x_7_val_int_reg <= x_7_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign agg_result_fu_1182_p65 = 'bx;

assign agg_result_fu_1182_p66 = ((or_ln117_1254_fu_1170_p2[0:0] == 1'b1) ? select_ln117_1356_reg_1663 : 5'd31);

assign and_ln102_1325_fu_715_p2 = (xor_ln104_reg_1533 & icmp_ln86_1370_reg_1334_pp0_iter2_reg);

assign and_ln102_1326_fu_532_p2 = (icmp_ln86_1371_reg_1340 & and_ln102_reg_1488);

assign and_ln102_1327_fu_583_p2 = (icmp_ln86_1372_reg_1346_pp0_iter1_reg & and_ln104_reg_1498);

assign and_ln102_1328_fu_729_p2 = (icmp_ln86_1373_reg_1352_pp0_iter2_reg & and_ln102_1325_fu_715_p2);

assign and_ln102_1329_fu_849_p2 = (icmp_ln86_1374_reg_1358_pp0_iter3_reg & and_ln104_259_reg_1573);

assign and_ln102_1330_fu_546_p2 = (icmp_ln86_1375_reg_1365 & and_ln102_1326_fu_532_p2);

assign and_ln102_1331_fu_556_p2 = (icmp_ln86_1376_reg_1371 & and_ln104_260_fu_541_p2);

assign and_ln102_1332_fu_602_p2 = (icmp_ln86_1377_reg_1377_pp0_iter1_reg & and_ln102_1327_fu_583_p2);

assign and_ln102_1333_fu_739_p2 = (icmp_ln86_1378_reg_1383_pp0_iter2_reg & and_ln104_261_reg_1545);

assign and_ln102_1334_fu_743_p2 = (icmp_ln86_1379_reg_1389_pp0_iter2_reg & and_ln102_1328_fu_729_p2);

assign and_ln102_1335_fu_873_p2 = (icmp_ln86_1380_reg_1395_pp0_iter3_reg & and_ln104_262_fu_844_p2);

assign and_ln102_1336_fu_991_p2 = (icmp_ln86_1381_reg_1401_pp0_iter4_reg & and_ln102_1329_reg_1606);

assign and_ln102_1337_fu_1084_p2 = (icmp_ln86_1382_reg_1407_pp0_iter5_reg & and_ln104_263_reg_1613_pp0_iter5_reg);

assign and_ln102_1338_fu_607_p2 = (icmp_ln86_1383_reg_1413_pp0_iter1_reg & and_ln102_1330_reg_1516);

assign and_ln102_1339_fu_566_p2 = (and_ln102_1354_fu_561_p2 & and_ln102_1326_fu_532_p2);

assign and_ln102_1340_fu_611_p2 = (icmp_ln86_1385_reg_1423_pp0_iter1_reg & and_ln102_1331_reg_1522);

assign and_ln102_1341_fu_620_p2 = (and_ln104_260_reg_1511 & and_ln102_1355_fu_615_p2);

assign and_ln102_1342_fu_748_p2 = (icmp_ln86_1387_reg_1433_pp0_iter2_reg & and_ln102_1332_reg_1551);

assign and_ln102_1343_fu_757_p2 = (and_ln102_1356_fu_752_p2 & and_ln102_1327_reg_1539);

assign and_ln102_1344_fu_762_p2 = (icmp_ln86_1389_reg_1443_pp0_iter2_reg & and_ln102_1333_fu_739_p2);

assign and_ln102_1345_fu_883_p2 = (and_ln104_261_reg_1545_pp0_iter3_reg & and_ln102_1357_fu_878_p2);

assign and_ln102_1346_fu_888_p2 = (icmp_ln86_1390_reg_1448_pp0_iter3_reg & and_ln102_1334_reg_1585);

assign and_ln102_1347_fu_897_p2 = (and_ln102_1358_fu_892_p2 & and_ln102_1328_reg_1579);

assign and_ln102_1348_fu_995_p2 = (icmp_ln86_1392_reg_1458_pp0_iter4_reg & and_ln102_1335_reg_1619);

assign and_ln102_1349_fu_1004_p2 = (and_ln104_262_reg_1601 & and_ln102_1359_fu_999_p2);

assign and_ln102_1350_fu_1009_p2 = (icmp_ln86_1394_reg_1468_pp0_iter4_reg & and_ln102_1336_fu_991_p2);

assign and_ln102_1351_fu_1093_p2 = (and_ln102_1360_fu_1088_p2 & and_ln102_1329_reg_1606_pp0_iter5_reg);

assign and_ln102_1352_fu_1098_p2 = (icmp_ln86_1396_reg_1478_pp0_iter5_reg & and_ln102_1337_fu_1084_p2);

assign and_ln102_1353_fu_1165_p2 = (and_ln104_263_reg_1613_pp0_iter6_reg & and_ln102_1361_fu_1160_p2);

assign and_ln102_1354_fu_561_p2 = (xor_ln104_660_fu_551_p2 & icmp_ln86_1384_reg_1418);

assign and_ln102_1355_fu_615_p2 = (xor_ln104_661_fu_597_p2 & icmp_ln86_1386_reg_1428_pp0_iter1_reg);

assign and_ln102_1356_fu_752_p2 = (xor_ln104_662_fu_734_p2 & icmp_ln86_1388_reg_1438_pp0_iter2_reg);

assign and_ln102_1357_fu_878_p2 = (xor_ln104_663_fu_863_p2 & icmp_ln86_1374_reg_1358_pp0_iter3_reg);

assign and_ln102_1358_fu_892_p2 = (xor_ln104_664_fu_868_p2 & icmp_ln86_1391_reg_1453_pp0_iter3_reg);

assign and_ln102_1359_fu_999_p2 = (xor_ln104_665_fu_986_p2 & icmp_ln86_1393_reg_1463_pp0_iter4_reg);

assign and_ln102_1360_fu_1088_p2 = (xor_ln104_666_fu_1079_p2 & icmp_ln86_1395_reg_1473_pp0_iter5_reg);

assign and_ln102_1361_fu_1160_p2 = (xor_ln104_667_fu_1155_p2 & icmp_ln86_1397_reg_1483_pp0_iter6_reg);

assign and_ln102_fu_516_p2 = (icmp_ln86_fu_336_p2 & icmp_ln86_1369_fu_342_p2);

assign and_ln104_259_fu_724_p2 = (xor_ln104_reg_1533 & xor_ln104_655_fu_719_p2);

assign and_ln104_260_fu_541_p2 = (xor_ln104_656_fu_536_p2 & and_ln102_reg_1488);

assign and_ln104_261_fu_592_p2 = (xor_ln104_657_fu_587_p2 & and_ln104_reg_1498);

assign and_ln104_262_fu_844_p2 = (xor_ln104_658_fu_839_p2 & and_ln102_1325_reg_1567);

assign and_ln104_263_fu_858_p2 = (xor_ln104_659_fu_853_p2 & and_ln104_259_reg_1573);

assign and_ln104_fu_527_p2 = (xor_ln104_654_fu_522_p2 & icmp_ln86_reg_1318);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1182_p67;

assign icmp_ln86_1369_fu_342_p2 = (($signed(x_4_val_int_reg) < $signed(18'd261709)) ? 1'b1 : 1'b0);

assign icmp_ln86_1370_fu_348_p2 = (($signed(x_6_val_int_reg) < $signed(18'd1801)) ? 1'b1 : 1'b0);

assign icmp_ln86_1371_fu_354_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261295)) ? 1'b1 : 1'b0);

assign icmp_ln86_1372_fu_360_p2 = (($signed(x_3_val_int_reg) < $signed(18'd47)) ? 1'b1 : 1'b0);

assign icmp_ln86_1373_fu_366_p2 = (($signed(x_2_val_int_reg) < $signed(18'd261293)) ? 1'b1 : 1'b0);

assign icmp_ln86_1374_fu_372_p2 = (($signed(x_15_val_int_reg) < $signed(18'd973)) ? 1'b1 : 1'b0);

assign icmp_ln86_1375_fu_378_p2 = (($signed(x_4_val_int_reg) < $signed(18'd261332)) ? 1'b1 : 1'b0);

assign icmp_ln86_1376_fu_384_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261362)) ? 1'b1 : 1'b0);

assign icmp_ln86_1377_fu_390_p2 = (($signed(x_7_val_int_reg) < $signed(18'd1180)) ? 1'b1 : 1'b0);

assign icmp_ln86_1378_fu_396_p2 = (($signed(x_14_val_int_reg) < $signed(18'd275)) ? 1'b1 : 1'b0);

assign icmp_ln86_1379_fu_402_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261216)) ? 1'b1 : 1'b0);

assign icmp_ln86_1380_fu_408_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261291)) ? 1'b1 : 1'b0);

assign icmp_ln86_1381_fu_414_p2 = (($signed(x_7_val_int_reg) < $signed(18'd1519)) ? 1'b1 : 1'b0);

assign icmp_ln86_1382_fu_420_p2 = (($signed(x_12_val_int_reg) < $signed(18'd702)) ? 1'b1 : 1'b0);

assign icmp_ln86_1383_fu_426_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261135)) ? 1'b1 : 1'b0);

assign icmp_ln86_1384_fu_432_p2 = (($signed(x_9_val_int_reg) < $signed(18'd516)) ? 1'b1 : 1'b0);

assign icmp_ln86_1385_fu_438_p2 = (($signed(x_12_val_int_reg) < $signed(18'd60)) ? 1'b1 : 1'b0);

assign icmp_ln86_1386_fu_444_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261669)) ? 1'b1 : 1'b0);

assign icmp_ln86_1387_fu_450_p2 = (($signed(x_10_val_int_reg) < $signed(18'd260676)) ? 1'b1 : 1'b0);

assign icmp_ln86_1388_fu_456_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261376)) ? 1'b1 : 1'b0);

assign icmp_ln86_1389_fu_462_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261716)) ? 1'b1 : 1'b0);

assign icmp_ln86_1390_fu_468_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261321)) ? 1'b1 : 1'b0);

assign icmp_ln86_1391_fu_474_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261336)) ? 1'b1 : 1'b0);

assign icmp_ln86_1392_fu_480_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261388)) ? 1'b1 : 1'b0);

assign icmp_ln86_1393_fu_486_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261361)) ? 1'b1 : 1'b0);

assign icmp_ln86_1394_fu_492_p2 = (($signed(x_15_val_int_reg) < $signed(18'd832)) ? 1'b1 : 1'b0);

assign icmp_ln86_1395_fu_498_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261209)) ? 1'b1 : 1'b0);

assign icmp_ln86_1396_fu_504_p2 = (($signed(x_14_val_int_reg) < $signed(18'd262143)) ? 1'b1 : 1'b0);

assign icmp_ln86_1397_fu_510_p2 = (($signed(x_7_val_int_reg) < $signed(18'd2930)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_336_p2 = (($signed(x_1_val_int_reg) < $signed(18'd42)) ? 1'b1 : 1'b0);

assign or_ln117_1230_fu_653_p2 = (and_ln102_1340_fu_611_p2 | and_ln102_1326_reg_1504);

assign or_ln117_1231_fu_665_p2 = (and_ln102_1331_reg_1522 | and_ln102_1326_reg_1504);

assign or_ln117_1232_fu_677_p2 = (or_ln117_1231_fu_665_p2 | and_ln102_1341_fu_620_p2);

assign or_ln117_1233_fu_767_p2 = (and_ln102_reg_1488_pp0_iter2_reg | and_ln102_1342_fu_748_p2);

assign or_ln117_1234_fu_710_p2 = (and_ln102_reg_1488_pp0_iter1_reg | and_ln102_1332_fu_602_p2);

assign or_ln117_1235_fu_779_p2 = (or_ln117_1234_reg_1561 | and_ln102_1343_fu_757_p2);

assign or_ln117_1236_fu_791_p2 = (and_ln102_reg_1488_pp0_iter2_reg | and_ln102_1327_reg_1539);

assign or_ln117_1237_fu_803_p2 = (or_ln117_1236_fu_791_p2 | and_ln102_1344_fu_762_p2);

assign or_ln117_1238_fu_817_p2 = (or_ln117_1236_fu_791_p2 | and_ln102_1333_fu_739_p2);

assign or_ln117_1239_fu_902_p2 = (or_ln117_1238_reg_1591 | and_ln102_1345_fu_883_p2);

assign or_ln117_1240_fu_918_p2 = (icmp_ln86_reg_1318_pp0_iter3_reg | and_ln102_1346_fu_888_p2);

assign or_ln117_1241_fu_930_p2 = (icmp_ln86_reg_1318_pp0_iter3_reg | and_ln102_1334_reg_1585);

assign or_ln117_1242_fu_942_p2 = (or_ln117_1241_fu_930_p2 | and_ln102_1347_fu_897_p2);

assign or_ln117_1243_fu_956_p2 = (icmp_ln86_reg_1318_pp0_iter3_reg | and_ln102_1328_reg_1579);

assign or_ln117_1244_fu_1014_p2 = (or_ln117_1243_reg_1624 | and_ln102_1348_fu_995_p2);

assign or_ln117_1245_fu_976_p2 = (or_ln117_1243_fu_956_p2 | and_ln102_1335_fu_873_p2);

assign or_ln117_1246_fu_1026_p2 = (or_ln117_1245_reg_1634 | and_ln102_1349_fu_1004_p2);

assign or_ln117_1247_fu_982_p2 = (icmp_ln86_reg_1318_pp0_iter3_reg | and_ln102_1325_reg_1567);

assign or_ln117_1248_fu_1046_p2 = (or_ln117_1247_reg_1640 | and_ln102_1350_fu_1009_p2);

assign or_ln117_1249_fu_1058_p2 = (or_ln117_1247_reg_1640 | and_ln102_1336_fu_991_p2);

assign or_ln117_1250_fu_1103_p2 = (or_ln117_1249_reg_1648 | and_ln102_1351_fu_1093_p2);

assign or_ln117_1251_fu_1108_p2 = (or_ln117_1247_reg_1640_pp0_iter5_reg | and_ln102_1329_reg_1606_pp0_iter5_reg);

assign or_ln117_1252_fu_1119_p2 = (or_ln117_1251_fu_1108_p2 | and_ln102_1352_fu_1098_p2);

assign or_ln117_1253_fu_1133_p2 = (or_ln117_1251_fu_1108_p2 | and_ln102_1337_fu_1084_p2);

assign or_ln117_1254_fu_1170_p2 = (or_ln117_1253_reg_1658 | and_ln102_1353_fu_1165_p2);

assign or_ln117_fu_572_p2 = (and_ln102_1339_fu_566_p2 | and_ln102_1330_fu_546_p2);

assign select_ln117_1329_fu_642_p3 = ((or_ln117_reg_1528[0:0] == 1'b1) ? select_ln117_fu_635_p3 : 2'd3);

assign select_ln117_1330_fu_658_p3 = ((and_ln102_1326_reg_1504[0:0] == 1'b1) ? zext_ln117_145_fu_649_p1 : 3'd4);

assign select_ln117_1331_fu_669_p3 = ((or_ln117_1230_fu_653_p2[0:0] == 1'b1) ? select_ln117_1330_fu_658_p3 : 3'd5);

assign select_ln117_1332_fu_683_p3 = ((or_ln117_1231_fu_665_p2[0:0] == 1'b1) ? select_ln117_1331_fu_669_p3 : 3'd6);

assign select_ln117_1333_fu_691_p3 = ((or_ln117_1232_fu_677_p2[0:0] == 1'b1) ? select_ln117_1332_fu_683_p3 : 3'd7);

assign select_ln117_1334_fu_703_p3 = ((and_ln102_reg_1488_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_146_fu_699_p1 : 4'd8);

assign select_ln117_1335_fu_772_p3 = ((or_ln117_1233_fu_767_p2[0:0] == 1'b1) ? select_ln117_1334_reg_1556 : 4'd9);

assign select_ln117_1336_fu_784_p3 = ((or_ln117_1234_reg_1561[0:0] == 1'b1) ? select_ln117_1335_fu_772_p3 : 4'd10);

assign select_ln117_1337_fu_795_p3 = ((or_ln117_1235_fu_779_p2[0:0] == 1'b1) ? select_ln117_1336_fu_784_p3 : 4'd11);

assign select_ln117_1338_fu_809_p3 = ((or_ln117_1236_fu_791_p2[0:0] == 1'b1) ? select_ln117_1337_fu_795_p3 : 4'd12);

assign select_ln117_1339_fu_823_p3 = ((or_ln117_1237_fu_803_p2[0:0] == 1'b1) ? select_ln117_1338_fu_809_p3 : 4'd13);

assign select_ln117_1340_fu_831_p3 = ((or_ln117_1238_fu_817_p2[0:0] == 1'b1) ? select_ln117_1339_fu_823_p3 : 4'd14);

assign select_ln117_1341_fu_907_p3 = ((or_ln117_1239_fu_902_p2[0:0] == 1'b1) ? select_ln117_1340_reg_1596 : 4'd15);

assign select_ln117_1342_fu_923_p3 = ((icmp_ln86_reg_1318_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_147_fu_914_p1 : 5'd16);

assign select_ln117_1343_fu_934_p3 = ((or_ln117_1240_fu_918_p2[0:0] == 1'b1) ? select_ln117_1342_fu_923_p3 : 5'd17);

assign select_ln117_1344_fu_948_p3 = ((or_ln117_1241_fu_930_p2[0:0] == 1'b1) ? select_ln117_1343_fu_934_p3 : 5'd18);

assign select_ln117_1345_fu_960_p3 = ((or_ln117_1242_fu_942_p2[0:0] == 1'b1) ? select_ln117_1344_fu_948_p3 : 5'd19);

assign select_ln117_1346_fu_968_p3 = ((or_ln117_1243_fu_956_p2[0:0] == 1'b1) ? select_ln117_1345_fu_960_p3 : 5'd20);

assign select_ln117_1347_fu_1019_p3 = ((or_ln117_1244_fu_1014_p2[0:0] == 1'b1) ? select_ln117_1346_reg_1629 : 5'd21);

assign select_ln117_1348_fu_1031_p3 = ((or_ln117_1245_reg_1634[0:0] == 1'b1) ? select_ln117_1347_fu_1019_p3 : 5'd22);

assign select_ln117_1349_fu_1038_p3 = ((or_ln117_1246_fu_1026_p2[0:0] == 1'b1) ? select_ln117_1348_fu_1031_p3 : 5'd23);

assign select_ln117_1350_fu_1051_p3 = ((or_ln117_1247_reg_1640[0:0] == 1'b1) ? select_ln117_1349_fu_1038_p3 : 5'd24);

assign select_ln117_1351_fu_1063_p3 = ((or_ln117_1248_fu_1046_p2[0:0] == 1'b1) ? select_ln117_1350_fu_1051_p3 : 5'd25);

assign select_ln117_1352_fu_1071_p3 = ((or_ln117_1249_fu_1058_p2[0:0] == 1'b1) ? select_ln117_1351_fu_1063_p3 : 5'd26);

assign select_ln117_1353_fu_1112_p3 = ((or_ln117_1250_fu_1103_p2[0:0] == 1'b1) ? select_ln117_1352_reg_1653 : 5'd27);

assign select_ln117_1354_fu_1125_p3 = ((or_ln117_1251_fu_1108_p2[0:0] == 1'b1) ? select_ln117_1353_fu_1112_p3 : 5'd28);

assign select_ln117_1355_fu_1139_p3 = ((or_ln117_1252_fu_1119_p2[0:0] == 1'b1) ? select_ln117_1354_fu_1125_p3 : 5'd29);

assign select_ln117_1356_fu_1147_p3 = ((or_ln117_1253_fu_1133_p2[0:0] == 1'b1) ? select_ln117_1355_fu_1139_p3 : 5'd30);

assign select_ln117_fu_635_p3 = ((and_ln102_1330_reg_1516[0:0] == 1'b1) ? zext_ln117_fu_631_p1 : 2'd2);

assign xor_ln104_654_fu_522_p2 = (icmp_ln86_1369_reg_1329 ^ 1'd1);

assign xor_ln104_655_fu_719_p2 = (icmp_ln86_1370_reg_1334_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_656_fu_536_p2 = (icmp_ln86_1371_reg_1340 ^ 1'd1);

assign xor_ln104_657_fu_587_p2 = (icmp_ln86_1372_reg_1346_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_658_fu_839_p2 = (icmp_ln86_1373_reg_1352_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_659_fu_853_p2 = (icmp_ln86_1374_reg_1358_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_660_fu_551_p2 = (icmp_ln86_1375_reg_1365 ^ 1'd1);

assign xor_ln104_661_fu_597_p2 = (icmp_ln86_1376_reg_1371_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_662_fu_734_p2 = (icmp_ln86_1377_reg_1377_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_663_fu_863_p2 = (icmp_ln86_1378_reg_1383_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_664_fu_868_p2 = (icmp_ln86_1379_reg_1389_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_665_fu_986_p2 = (icmp_ln86_1380_reg_1395_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_666_fu_1079_p2 = (icmp_ln86_1381_reg_1401_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_667_fu_1155_p2 = (icmp_ln86_1382_reg_1407_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_578_p2 = (icmp_ln86_reg_1318_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_625_p2 = (1'd1 ^ and_ln102_1338_fu_607_p2);

assign zext_ln117_145_fu_649_p1 = select_ln117_1329_fu_642_p3;

assign zext_ln117_146_fu_699_p1 = select_ln117_1333_fu_691_p3;

assign zext_ln117_147_fu_914_p1 = select_ln117_1341_fu_907_p3;

assign zext_ln117_fu_631_p1 = xor_ln117_fu_625_p2;

endmodule //my_prj_decision_function_48
