# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun Oct 30 12:28:51 2022


##### DESIGN INFO #######################################################

Top View:                "cu_top_0"
Constraint File(s):      "/home/tumo/fpga-workspace/shift-register/work/constraint/merged_constraint.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start      Requested     Requested     Clock        Clock                Clock
Clock      Frequency     Period        Type         Group                Load 
------------------------------------------------------------------------------
System     1.0 MHz       1000.000      system       system_clkgroup      8    
clk_0      100.0 MHz     10.000        declared     default_clkgroup     77   
==============================================================================
