{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_address0",
          "name": "A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce0",
          "name": "A_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_q0",
          "name": "A_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_address1",
          "name": "A_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce1",
          "name": "A_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_q1",
          "name": "A_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_address0",
          "name": "C_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_ce0",
          "name": "C_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_we0",
          "name": "C_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_d0",
          "name": "C_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "41679",
    "Latency": "41678"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114453445",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_24s_48_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_40s_42ns_81_1_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_40ns_24s_40_44_1.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_24s_24s_48_1_1.v",
      "impl\/verilog\/top_kernel_mul_40s_42ns_81_1_1.v",
      "impl\/verilog\/top_kernel_sdiv_40ns_24s_40_44_1.v",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"A_address0": "DATA"},
      "ports": ["A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_q0": "DATA"},
      "ports": ["A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"A_address1": "DATA"},
      "ports": ["A_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_q1": "DATA"},
      "ports": ["A_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "C_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"C_address0": "DATA"},
      "ports": ["C_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_d0": "DATA"},
      "ports": ["C_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "14"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_address1": {
      "dir": "out",
      "width": "14"
    },
    "A_ce1": {
      "dir": "out",
      "width": "1"
    },
    "A_q1": {
      "dir": "in",
      "width": "24"
    },
    "C_address0": {
      "dir": "out",
      "width": "14"
    },
    "C_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_d0": {
      "dir": "out",
      "width": "24"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "icmp_ln29_fu_131_p2 add_ln29_fu_137_p2 mul_40s_42ns_81_1_1_U77 sub_ln38_fu_169_p2 select_ln38_1_fu_213_p3 sub_ln38_1_fu_225_p2 scale_fu_231_p3 or_ln38_fu_269_p2 xor_ln38_fu_274_p2 and_ln38_fu_280_p2 and_ln38_2_fu_286_p2 xor_ln38_1_fu_291_p2 and_ln38_1_fu_297_p2 select_ln38_fu_303_p3 or_ln38_1_fu_311_p2 scale_1_fu_317_p3 tmp_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_11_1",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_11_1_fu_92",
          "BindInstances": "icmp_ln11_fu_1246_p2 add_ln11_fu_1252_p2 add_ln16_fu_1731_p2 add_ln16_1_fu_1735_p2 xor_ln16_fu_1757_p2 and_ln16_fu_1763_p2 xor_ln16_1_fu_1769_p2 select_ln16_fu_1775_p3 select_ln16_1_fu_1783_p3 add_ln16_2_fu_1798_p2 add_ln16_3_fu_1803_p2 xor_ln16_2_fu_1825_p2 and_ln16_1_fu_1831_p2 xor_ln16_3_fu_1837_p2 select_ln16_2_fu_1843_p3 select_ln16_3_fu_1851_p3 add_ln16_4_fu_1866_p2 add_ln16_5_fu_1871_p2 xor_ln16_4_fu_1893_p2 and_ln16_2_fu_1899_p2 xor_ln16_5_fu_1905_p2 select_ln16_4_fu_1911_p3 select_ln16_5_fu_1919_p3 add_ln16_6_fu_1934_p2 add_ln16_7_fu_1939_p2 xor_ln16_6_fu_1961_p2 and_ln16_3_fu_1967_p2 xor_ln16_7_fu_1973_p2 select_ln16_6_fu_1979_p3 select_ln16_7_fu_1987_p3 add_ln16_8_fu_2002_p2 add_ln16_9_fu_2007_p2 xor_ln16_8_fu_2053_p2 and_ln16_4_fu_2058_p2 xor_ln16_9_fu_2063_p2 select_ln16_8_fu_2067_p3 select_ln16_9_fu_2075_p3 add_ln16_10_fu_2089_p2 add_ln16_11_fu_2094_p2 xor_ln16_10_fu_2116_p2 and_ln16_5_fu_2122_p2 xor_ln16_11_fu_2128_p2 select_ln16_10_fu_2134_p3 select_ln16_11_fu_2142_p3 add_ln16_12_fu_2157_p2 add_ln16_13_fu_2162_p2 xor_ln16_12_fu_2184_p2 and_ln16_6_fu_2190_p2 xor_ln16_13_fu_2196_p2 select_ln16_12_fu_2202_p3 select_ln16_13_fu_2210_p3 add_ln16_14_fu_2225_p2 add_ln16_15_fu_2230_p2 xor_ln16_14_fu_2252_p2 and_ln16_7_fu_2258_p2 xor_ln16_15_fu_2264_p2 select_ln16_14_fu_2270_p3 select_ln16_15_fu_2278_p3 add_ln16_16_fu_2293_p2 add_ln16_17_fu_2298_p2 xor_ln16_16_fu_2320_p2 and_ln16_8_fu_2326_p2 xor_ln16_17_fu_2332_p2 select_ln16_16_fu_2338_p3 select_ln16_17_fu_2346_p3 add_ln16_18_fu_2384_p2 add_ln16_19_fu_2388_p2 xor_ln16_18_fu_2410_p2 and_ln16_9_fu_2416_p2 xor_ln16_19_fu_2422_p2 select_ln16_18_fu_2428_p3 select_ln16_19_fu_2436_p3 add_ln16_20_fu_2451_p2 add_ln16_21_fu_2456_p2 xor_ln16_20_fu_2478_p2 and_ln16_10_fu_2484_p2 xor_ln16_21_fu_2490_p2 select_ln16_20_fu_2496_p3 select_ln16_21_fu_2504_p3 add_ln16_22_fu_2519_p2 add_ln16_23_fu_2524_p2 xor_ln16_22_fu_2546_p2 and_ln16_11_fu_2552_p2 xor_ln16_23_fu_2558_p2 select_ln16_22_fu_2564_p3 select_ln16_23_fu_2572_p3 add_ln16_24_fu_2587_p2 add_ln16_25_fu_2592_p2 xor_ln16_24_fu_2614_p2 and_ln16_12_fu_2620_p2 xor_ln16_25_fu_2626_p2 select_ln16_24_fu_2632_p3 select_ln16_25_fu_2640_p3 add_ln16_26_fu_2655_p2 add_ln16_27_fu_2660_p2 xor_ln16_26_fu_2706_p2 and_ln16_13_fu_2711_p2 xor_ln16_27_fu_2716_p2 select_ln16_26_fu_2720_p3 select_ln16_27_fu_2728_p3 add_ln16_28_fu_2742_p2 add_ln16_29_fu_2747_p2 xor_ln16_28_fu_2769_p2 and_ln16_14_fu_2775_p2 xor_ln16_29_fu_2781_p2 select_ln16_28_fu_2787_p3 select_ln16_29_fu_2795_p3 add_ln16_30_fu_2810_p2 add_ln16_31_fu_2815_p2 xor_ln16_30_fu_2837_p2 and_ln16_15_fu_2843_p2 xor_ln16_31_fu_2849_p2 select_ln16_30_fu_2855_p3 select_ln16_31_fu_2863_p3 add_ln16_32_fu_2878_p2 add_ln16_33_fu_2883_p2 xor_ln16_32_fu_2905_p2 and_ln16_16_fu_2911_p2 xor_ln16_33_fu_2917_p2 select_ln16_32_fu_2923_p3 select_ln16_33_fu_2931_p3 add_ln16_34_fu_2946_p2 add_ln16_35_fu_2951_p2 xor_ln16_34_fu_2973_p2 and_ln16_17_fu_2979_p2 xor_ln16_35_fu_2985_p2 select_ln16_34_fu_2991_p3 select_ln16_35_fu_2999_p3 add_ln16_36_fu_3037_p2 add_ln16_37_fu_3041_p2 xor_ln16_36_fu_3063_p2 and_ln16_18_fu_3069_p2 xor_ln16_37_fu_3075_p2 select_ln16_36_fu_3081_p3 select_ln16_37_fu_3089_p3 add_ln16_38_fu_3104_p2 add_ln16_39_fu_3109_p2 xor_ln16_38_fu_3131_p2 and_ln16_19_fu_3137_p2 xor_ln16_39_fu_3143_p2 select_ln16_38_fu_3149_p3 select_ln16_39_fu_3157_p3 add_ln16_40_fu_3172_p2 add_ln16_41_fu_3177_p2 xor_ln16_40_fu_3199_p2 and_ln16_20_fu_3205_p2 xor_ln16_41_fu_3211_p2 select_ln16_40_fu_3217_p3 select_ln16_41_fu_3225_p3 add_ln16_42_fu_3240_p2 add_ln16_43_fu_3245_p2 xor_ln16_42_fu_3267_p2 and_ln16_21_fu_3273_p2 xor_ln16_43_fu_3279_p2 select_ln16_42_fu_3285_p3 select_ln16_43_fu_3293_p3 add_ln16_44_fu_3308_p2 add_ln16_45_fu_3313_p2 xor_ln16_44_fu_3359_p2 and_ln16_22_fu_3364_p2 xor_ln16_45_fu_3369_p2 select_ln16_44_fu_3373_p3 select_ln16_45_fu_3381_p3 add_ln16_46_fu_3395_p2 add_ln16_47_fu_3400_p2 xor_ln16_46_fu_3422_p2 and_ln16_23_fu_3428_p2 xor_ln16_47_fu_3434_p2 select_ln16_46_fu_3440_p3 select_ln16_47_fu_3448_p3 add_ln16_48_fu_3463_p2 add_ln16_49_fu_3468_p2 xor_ln16_48_fu_3490_p2 and_ln16_24_fu_3496_p2 xor_ln16_49_fu_3502_p2 select_ln16_48_fu_3508_p3 select_ln16_49_fu_3516_p3 add_ln16_50_fu_3531_p2 add_ln16_51_fu_3536_p2 xor_ln16_50_fu_3558_p2 and_ln16_25_fu_3564_p2 xor_ln16_51_fu_3570_p2 select_ln16_50_fu_3576_p3 select_ln16_51_fu_3584_p3 add_ln16_52_fu_3599_p2 add_ln16_53_fu_3604_p2 xor_ln16_52_fu_3626_p2 and_ln16_26_fu_3632_p2 xor_ln16_53_fu_3638_p2 select_ln16_52_fu_3644_p3 select_ln16_53_fu_3652_p3 add_ln16_54_fu_3690_p2 add_ln16_55_fu_3694_p2 xor_ln16_54_fu_3716_p2 and_ln16_27_fu_3722_p2 xor_ln16_55_fu_3728_p2 select_ln16_54_fu_3734_p3 select_ln16_55_fu_3742_p3 add_ln16_56_fu_3757_p2 add_ln16_57_fu_3762_p2 xor_ln16_56_fu_3784_p2 and_ln16_28_fu_3790_p2 xor_ln16_57_fu_3796_p2 select_ln16_56_fu_3802_p3 select_ln16_57_fu_3810_p3 add_ln16_58_fu_3825_p2 add_ln16_59_fu_3830_p2 xor_ln16_58_fu_3852_p2 and_ln16_29_fu_3858_p2 xor_ln16_59_fu_3864_p2 select_ln16_58_fu_3870_p3 select_ln16_59_fu_3878_p3 add_ln16_60_fu_3893_p2 add_ln16_61_fu_3898_p2 xor_ln16_60_fu_3920_p2 and_ln16_30_fu_3926_p2 xor_ln16_61_fu_3932_p2 select_ln16_60_fu_3938_p3 select_ln16_61_fu_3946_p3 add_ln16_62_fu_3961_p2 add_ln16_63_fu_3966_p2 xor_ln16_62_fu_4012_p2 and_ln16_31_fu_4017_p2 xor_ln16_63_fu_4022_p2 select_ln16_62_fu_4026_p3 select_ln16_63_fu_4034_p3 add_ln16_64_fu_4048_p2 add_ln16_65_fu_4053_p2 xor_ln16_64_fu_4075_p2 and_ln16_32_fu_4081_p2 xor_ln16_65_fu_4087_p2 select_ln16_64_fu_4093_p3 select_ln16_65_fu_4101_p3 add_ln16_66_fu_4116_p2 add_ln16_67_fu_4121_p2 xor_ln16_66_fu_4143_p2 and_ln16_33_fu_4149_p2 xor_ln16_67_fu_4155_p2 select_ln16_66_fu_4161_p3 select_ln16_67_fu_4169_p3 add_ln16_68_fu_4184_p2 add_ln16_69_fu_4189_p2 xor_ln16_68_fu_4211_p2 and_ln16_34_fu_4217_p2 xor_ln16_69_fu_4223_p2 select_ln16_68_fu_4229_p3 select_ln16_69_fu_4237_p3 add_ln16_70_fu_4252_p2 add_ln16_71_fu_4257_p2 xor_ln16_70_fu_4279_p2 and_ln16_35_fu_4285_p2 xor_ln16_71_fu_4291_p2 select_ln16_70_fu_4297_p3 select_ln16_71_fu_4305_p3 add_ln16_72_fu_4343_p2 add_ln16_73_fu_4347_p2 xor_ln16_72_fu_4369_p2 and_ln16_36_fu_4375_p2 xor_ln16_73_fu_4381_p2 select_ln16_72_fu_4387_p3 select_ln16_73_fu_4395_p3 add_ln16_74_fu_4410_p2 add_ln16_75_fu_4415_p2 xor_ln16_74_fu_4437_p2 and_ln16_37_fu_4443_p2 xor_ln16_75_fu_4449_p2 select_ln16_74_fu_4455_p3 select_ln16_75_fu_4463_p3 add_ln16_76_fu_4478_p2 add_ln16_77_fu_4483_p2 xor_ln16_76_fu_4505_p2 and_ln16_38_fu_4511_p2 xor_ln16_77_fu_4517_p2 select_ln16_76_fu_4523_p3 select_ln16_77_fu_4531_p3 add_ln16_78_fu_4546_p2 add_ln16_79_fu_4551_p2 xor_ln16_78_fu_4573_p2 and_ln16_39_fu_4579_p2 xor_ln16_79_fu_4585_p2 select_ln16_78_fu_4591_p3 select_ln16_79_fu_4599_p3 add_ln16_80_fu_4614_p2 add_ln16_81_fu_4619_p2 xor_ln16_80_fu_4665_p2 and_ln16_40_fu_4670_p2 xor_ln16_81_fu_4675_p2 select_ln16_80_fu_4679_p3 select_ln16_81_fu_4687_p3 add_ln16_82_fu_4701_p2 add_ln16_83_fu_4706_p2 xor_ln16_82_fu_4728_p2 and_ln16_41_fu_4734_p2 xor_ln16_83_fu_4740_p2 select_ln16_82_fu_4746_p3 select_ln16_83_fu_4754_p3 add_ln16_84_fu_4769_p2 add_ln16_85_fu_4774_p2 xor_ln16_84_fu_4796_p2 and_ln16_42_fu_4802_p2 xor_ln16_85_fu_4808_p2 select_ln16_84_fu_4814_p3 select_ln16_85_fu_4822_p3 add_ln16_86_fu_4837_p2 add_ln16_87_fu_4842_p2 xor_ln16_86_fu_4864_p2 and_ln16_43_fu_4870_p2 xor_ln16_87_fu_4876_p2 select_ln16_86_fu_4882_p3 select_ln16_87_fu_4890_p3 add_ln16_88_fu_4905_p2 add_ln16_89_fu_4910_p2 xor_ln16_88_fu_4932_p2 and_ln16_44_fu_4938_p2 xor_ln16_89_fu_4944_p2 select_ln16_88_fu_4950_p3 select_ln16_89_fu_4958_p3 add_ln16_90_fu_4996_p2 add_ln16_91_fu_5000_p2 xor_ln16_90_fu_5022_p2 and_ln16_45_fu_5028_p2 xor_ln16_91_fu_5034_p2 select_ln16_90_fu_5040_p3 select_ln16_91_fu_5048_p3 add_ln16_92_fu_5063_p2 add_ln16_93_fu_5068_p2 xor_ln16_92_fu_5090_p2 and_ln16_46_fu_5096_p2 xor_ln16_93_fu_5102_p2 select_ln16_92_fu_5108_p3 select_ln16_93_fu_5116_p3 add_ln16_94_fu_5131_p2 add_ln16_95_fu_5136_p2 xor_ln16_94_fu_5158_p2 and_ln16_47_fu_5164_p2 xor_ln16_95_fu_5170_p2 select_ln16_94_fu_5176_p3 select_ln16_95_fu_5184_p3 add_ln16_96_fu_5199_p2 add_ln16_97_fu_5204_p2 xor_ln16_96_fu_5226_p2 and_ln16_48_fu_5232_p2 xor_ln16_97_fu_5238_p2 select_ln16_96_fu_5244_p3 select_ln16_97_fu_5252_p3 add_ln16_98_fu_5290_p2 add_ln16_99_fu_5294_p2 xor_ln16_98_fu_5316_p2 and_ln16_49_fu_5322_p2 xor_ln16_99_fu_5328_p2 select_ln16_98_fu_5334_p3 select_ln16_99_fu_5342_p3 add_ln16_100_fu_5357_p2 add_ln16_101_fu_5362_p2 xor_ln16_100_fu_5384_p2 and_ln16_50_fu_5390_p2 xor_ln16_101_fu_5396_p2 select_ln16_100_fu_5402_p3 select_ln16_101_fu_5410_p3 add_ln16_102_fu_5425_p2 add_ln16_103_fu_5430_p2 xor_ln16_102_fu_5452_p2 and_ln16_51_fu_5458_p2 xor_ln16_103_fu_5464_p2 select_ln16_102_fu_5470_p3 select_ln16_103_fu_5478_p3 add_ln16_104_fu_5493_p2 add_ln16_105_fu_5498_p2 xor_ln16_104_fu_5520_p2 and_ln16_52_fu_5526_p2 xor_ln16_105_fu_5532_p2 select_ln16_104_fu_5538_p3 select_ln16_105_fu_5546_p3 add_ln16_106_fu_5584_p2 add_ln16_107_fu_5588_p2 xor_ln16_106_fu_5610_p2 and_ln16_53_fu_5616_p2 xor_ln16_107_fu_5622_p2 select_ln16_106_fu_5628_p3 select_ln16_107_fu_5636_p3 add_ln16_108_fu_5651_p2 add_ln16_109_fu_5656_p2 xor_ln16_108_fu_5678_p2 and_ln16_54_fu_5684_p2 xor_ln16_109_fu_5690_p2 select_ln16_108_fu_5696_p3 select_ln16_109_fu_5704_p3 add_ln16_110_fu_5719_p2 add_ln16_111_fu_5724_p2 xor_ln16_110_fu_5746_p2 and_ln16_55_fu_5752_p2 xor_ln16_111_fu_5758_p2 select_ln16_110_fu_5764_p3 select_ln16_111_fu_5772_p3 add_ln16_112_fu_5787_p2 add_ln16_113_fu_5792_p2 xor_ln16_112_fu_5814_p2 and_ln16_56_fu_5820_p2 xor_ln16_113_fu_5826_p2 select_ln16_112_fu_5832_p3 select_ln16_113_fu_5840_p3 add_ln16_114_fu_5878_p2 add_ln16_115_fu_5882_p2 xor_ln16_114_fu_5904_p2 and_ln16_57_fu_5910_p2 xor_ln16_115_fu_5916_p2 select_ln16_114_fu_5922_p3 select_ln16_115_fu_5930_p3 add_ln16_116_fu_5945_p2 add_ln16_117_fu_5950_p2 xor_ln16_116_fu_5972_p2 and_ln16_58_fu_5978_p2 xor_ln16_117_fu_5984_p2 select_ln16_116_fu_5990_p3 select_ln16_117_fu_5998_p3 add_ln16_118_fu_6014_p2 add_ln16_119_fu_6020_p2 xor_ln16_118_fu_6042_p2 and_ln16_59_fu_6048_p2 xor_ln16_119_fu_6054_p2 select_ln16_118_fu_6060_p3 select_ln16_119_fu_6068_p3 add_ln16_120_fu_6084_p2 add_ln16_121_fu_6090_p2 xor_ln16_120_fu_6112_p2 and_ln16_60_fu_6118_p2 xor_ln16_121_fu_6124_p2 select_ln16_120_fu_6130_p3 select_ln16_121_fu_6138_p3 add_ln16_122_fu_6153_p2 add_ln16_123_fu_6158_p2 xor_ln16_122_fu_6180_p2 and_ln16_61_fu_6186_p2 xor_ln16_123_fu_6192_p2 select_ln16_122_fu_6198_p3 select_ln16_123_fu_6206_p3 add_ln16_124_fu_6222_p2 add_ln16_125_fu_6228_p2 xor_ln16_124_fu_6250_p2 and_ln16_62_fu_6256_p2 xor_ln16_125_fu_6262_p2 select_ln16_124_fu_6268_p3 select_ln16_125_fu_6276_p3 add_ln20_fu_6288_p2 xor_ln20_fu_6314_p2 and_ln20_fu_6320_p2 xor_ln20_1_fu_6326_p2 select_ln20_fu_6332_p3 denom_1_fu_6340_p3 sdiv_40ns_24s_40_44_1_U1 icmp_ln24_fu_7152_p2 icmp_ln24_1_fu_7158_p2 or_ln24_fu_7164_p2 xor_ln24_fu_7170_p2 and_ln24_fu_7176_p2 xor_ln24_1_fu_7182_p2 or_ln24_1_fu_7188_p2 and_ln24_1_fu_7194_p2 select_ln24_fu_7200_p3 or_ln24_2_fu_7208_p2 select_ln24_1_fu_7214_p3 sdiv_40ns_24s_40_44_1_U2 icmp_ln24_2_fu_7253_p2 icmp_ln24_3_fu_7259_p2 or_ln24_3_fu_7265_p2 xor_ln24_2_fu_7271_p2 and_ln24_2_fu_7277_p2 xor_ln24_3_fu_7283_p2 or_ln24_4_fu_7289_p2 and_ln24_3_fu_7295_p2 select_ln24_2_fu_7301_p3 or_ln24_5_fu_7309_p2 select_ln24_3_fu_7315_p3 sdiv_40ns_24s_40_44_1_U3 icmp_ln24_4_fu_7354_p2 icmp_ln24_5_fu_7360_p2 or_ln24_6_fu_7366_p2 xor_ln24_4_fu_7372_p2 and_ln24_4_fu_7378_p2 xor_ln24_5_fu_7384_p2 or_ln24_7_fu_7390_p2 and_ln24_5_fu_7396_p2 select_ln24_4_fu_7402_p3 or_ln24_8_fu_7410_p2 select_ln24_5_fu_7416_p3 sdiv_40ns_24s_40_44_1_U4 icmp_ln24_6_fu_7455_p2 icmp_ln24_7_fu_7461_p2 or_ln24_9_fu_7467_p2 xor_ln24_6_fu_7473_p2 and_ln24_6_fu_7479_p2 xor_ln24_7_fu_7485_p2 or_ln24_10_fu_7491_p2 and_ln24_7_fu_7497_p2 select_ln24_6_fu_7503_p3 or_ln24_11_fu_7511_p2 select_ln24_7_fu_7517_p3 sdiv_40ns_24s_40_44_1_U5 icmp_ln24_8_fu_7556_p2 icmp_ln24_9_fu_7562_p2 or_ln24_12_fu_7568_p2 xor_ln24_8_fu_7574_p2 and_ln24_8_fu_7580_p2 xor_ln24_9_fu_7586_p2 or_ln24_13_fu_7592_p2 and_ln24_9_fu_7598_p2 select_ln24_8_fu_7604_p3 or_ln24_14_fu_7612_p2 select_ln24_9_fu_7618_p3 sdiv_40ns_24s_40_44_1_U6 icmp_ln24_10_fu_7657_p2 icmp_ln24_11_fu_7663_p2 or_ln24_15_fu_7669_p2 xor_ln24_10_fu_7675_p2 and_ln24_10_fu_7681_p2 xor_ln24_11_fu_7687_p2 or_ln24_16_fu_7693_p2 and_ln24_11_fu_7699_p2 select_ln24_10_fu_7705_p3 or_ln24_17_fu_7713_p2 select_ln24_11_fu_7719_p3 sdiv_40ns_24s_40_44_1_U7 icmp_ln24_12_fu_7758_p2 icmp_ln24_13_fu_7764_p2 or_ln24_18_fu_7770_p2 xor_ln24_12_fu_7776_p2 and_ln24_12_fu_7782_p2 xor_ln24_13_fu_7788_p2 or_ln24_19_fu_7794_p2 and_ln24_13_fu_7800_p2 select_ln24_12_fu_7806_p3 or_ln24_20_fu_7814_p2 select_ln24_13_fu_7820_p3 sdiv_40ns_24s_40_44_1_U8 icmp_ln24_14_fu_7859_p2 icmp_ln24_15_fu_7865_p2 or_ln24_21_fu_7871_p2 xor_ln24_14_fu_7877_p2 and_ln24_14_fu_7883_p2 xor_ln24_15_fu_7889_p2 or_ln24_22_fu_7895_p2 and_ln24_15_fu_7901_p2 select_ln24_14_fu_7907_p3 or_ln24_23_fu_7915_p2 select_ln24_15_fu_7921_p3 sdiv_40ns_24s_40_44_1_U9 icmp_ln24_16_fu_7960_p2 icmp_ln24_17_fu_7966_p2 or_ln24_24_fu_7972_p2 xor_ln24_16_fu_7978_p2 and_ln24_16_fu_7984_p2 xor_ln24_17_fu_7990_p2 or_ln24_25_fu_7996_p2 and_ln24_17_fu_8002_p2 select_ln24_16_fu_8008_p3 or_ln24_26_fu_8016_p2 select_ln24_17_fu_8022_p3 sdiv_40ns_24s_40_44_1_U10 icmp_ln24_18_fu_8061_p2 icmp_ln24_19_fu_8067_p2 or_ln24_27_fu_8073_p2 xor_ln24_18_fu_8079_p2 and_ln24_18_fu_8085_p2 xor_ln24_19_fu_8091_p2 or_ln24_28_fu_8097_p2 and_ln24_19_fu_8103_p2 select_ln24_18_fu_8109_p3 or_ln24_29_fu_8117_p2 select_ln24_19_fu_8123_p3 sdiv_40ns_24s_40_44_1_U11 icmp_ln24_20_fu_8162_p2 icmp_ln24_21_fu_8168_p2 or_ln24_30_fu_8174_p2 xor_ln24_20_fu_8180_p2 and_ln24_20_fu_8186_p2 xor_ln24_21_fu_8192_p2 or_ln24_31_fu_8198_p2 and_ln24_21_fu_8204_p2 select_ln24_20_fu_8210_p3 or_ln24_32_fu_8218_p2 select_ln24_21_fu_8224_p3 sdiv_40ns_24s_40_44_1_U12 icmp_ln24_22_fu_8263_p2 icmp_ln24_23_fu_8269_p2 or_ln24_33_fu_8275_p2 xor_ln24_22_fu_8281_p2 and_ln24_22_fu_8287_p2 xor_ln24_23_fu_8293_p2 or_ln24_34_fu_8299_p2 and_ln24_23_fu_8305_p2 select_ln24_22_fu_8311_p3 or_ln24_35_fu_8319_p2 select_ln24_23_fu_8325_p3 sdiv_40ns_24s_40_44_1_U13 icmp_ln24_24_fu_8364_p2 icmp_ln24_25_fu_8370_p2 or_ln24_36_fu_8376_p2 xor_ln24_24_fu_8382_p2 and_ln24_24_fu_8388_p2 xor_ln24_25_fu_8394_p2 or_ln24_37_fu_8400_p2 and_ln24_25_fu_8406_p2 select_ln24_24_fu_8412_p3 or_ln24_38_fu_8420_p2 select_ln24_25_fu_8426_p3 sdiv_40ns_24s_40_44_1_U14 icmp_ln24_26_fu_8465_p2 icmp_ln24_27_fu_8471_p2 or_ln24_39_fu_8477_p2 xor_ln24_26_fu_8483_p2 and_ln24_26_fu_8489_p2 xor_ln24_27_fu_8495_p2 or_ln24_40_fu_8501_p2 and_ln24_27_fu_8507_p2 select_ln24_26_fu_8513_p3 or_ln24_41_fu_8521_p2 select_ln24_27_fu_8527_p3 sdiv_40ns_24s_40_44_1_U15 icmp_ln24_28_fu_8566_p2 icmp_ln24_29_fu_8572_p2 or_ln24_42_fu_8578_p2 xor_ln24_28_fu_8584_p2 and_ln24_28_fu_8590_p2 xor_ln24_29_fu_8596_p2 or_ln24_43_fu_8602_p2 and_ln24_29_fu_8608_p2 select_ln24_28_fu_8614_p3 or_ln24_44_fu_8622_p2 select_ln24_29_fu_8628_p3 sdiv_40ns_24s_40_44_1_U16 icmp_ln24_30_fu_8667_p2 icmp_ln24_31_fu_8673_p2 or_ln24_45_fu_8679_p2 xor_ln24_30_fu_8685_p2 and_ln24_30_fu_8691_p2 xor_ln24_31_fu_8697_p2 or_ln24_46_fu_8703_p2 and_ln24_31_fu_8709_p2 select_ln24_30_fu_8715_p3 or_ln24_47_fu_8723_p2 select_ln24_31_fu_8729_p3 sdiv_40ns_24s_40_44_1_U17 icmp_ln24_32_fu_8768_p2 icmp_ln24_33_fu_8774_p2 or_ln24_48_fu_8780_p2 xor_ln24_32_fu_8786_p2 and_ln24_32_fu_8792_p2 xor_ln24_33_fu_8798_p2 or_ln24_49_fu_8804_p2 and_ln24_33_fu_8810_p2 select_ln24_32_fu_8816_p3 or_ln24_50_fu_8824_p2 select_ln24_33_fu_8830_p3 sdiv_40ns_24s_40_44_1_U18 icmp_ln24_34_fu_8869_p2 icmp_ln24_35_fu_8875_p2 or_ln24_51_fu_8881_p2 xor_ln24_34_fu_8887_p2 and_ln24_34_fu_8893_p2 xor_ln24_35_fu_8899_p2 or_ln24_52_fu_8905_p2 and_ln24_35_fu_8911_p2 select_ln24_34_fu_8917_p3 or_ln24_53_fu_8925_p2 select_ln24_35_fu_8931_p3 sdiv_40ns_24s_40_44_1_U19 icmp_ln24_36_fu_8970_p2 icmp_ln24_37_fu_8976_p2 or_ln24_54_fu_8982_p2 xor_ln24_36_fu_8988_p2 and_ln24_36_fu_8994_p2 xor_ln24_37_fu_9000_p2 or_ln24_55_fu_9006_p2 and_ln24_37_fu_9012_p2 select_ln24_36_fu_9018_p3 or_ln24_56_fu_9026_p2 select_ln24_37_fu_9032_p3 sdiv_40ns_24s_40_44_1_U20 icmp_ln24_38_fu_9071_p2 icmp_ln24_39_fu_9077_p2 or_ln24_57_fu_9083_p2 xor_ln24_38_fu_9089_p2 and_ln24_38_fu_9095_p2 xor_ln24_39_fu_9101_p2 or_ln24_58_fu_9107_p2 and_ln24_39_fu_9113_p2 select_ln24_38_fu_9119_p3 or_ln24_59_fu_9127_p2 select_ln24_39_fu_9133_p3 sdiv_40ns_24s_40_44_1_U21 icmp_ln24_40_fu_9172_p2 icmp_ln24_41_fu_9178_p2 or_ln24_60_fu_9184_p2 xor_ln24_40_fu_9190_p2 and_ln24_40_fu_9196_p2 xor_ln24_41_fu_9202_p2 or_ln24_61_fu_9208_p2 and_ln24_41_fu_9214_p2 select_ln24_40_fu_9220_p3 or_ln24_62_fu_9228_p2 select_ln24_41_fu_9234_p3 sdiv_40ns_24s_40_44_1_U22 icmp_ln24_42_fu_9273_p2 icmp_ln24_43_fu_9279_p2 or_ln24_63_fu_9285_p2 xor_ln24_42_fu_9291_p2 and_ln24_42_fu_9297_p2 xor_ln24_43_fu_9303_p2 or_ln24_64_fu_9309_p2 and_ln24_43_fu_9315_p2 select_ln24_42_fu_9321_p3 or_ln24_65_fu_9329_p2 select_ln24_43_fu_9335_p3 sdiv_40ns_24s_40_44_1_U23 icmp_ln24_44_fu_9374_p2 icmp_ln24_45_fu_9380_p2 or_ln24_66_fu_9386_p2 xor_ln24_44_fu_9392_p2 and_ln24_44_fu_9398_p2 xor_ln24_45_fu_9404_p2 or_ln24_67_fu_9410_p2 and_ln24_45_fu_9416_p2 select_ln24_44_fu_9422_p3 or_ln24_68_fu_9430_p2 select_ln24_45_fu_9436_p3 sdiv_40ns_24s_40_44_1_U24 icmp_ln24_46_fu_9475_p2 icmp_ln24_47_fu_9481_p2 or_ln24_69_fu_9487_p2 xor_ln24_46_fu_9493_p2 and_ln24_46_fu_9499_p2 xor_ln24_47_fu_9505_p2 or_ln24_70_fu_9511_p2 and_ln24_47_fu_9517_p2 select_ln24_46_fu_9523_p3 or_ln24_71_fu_9531_p2 select_ln24_47_fu_9537_p3 sdiv_40ns_24s_40_44_1_U25 icmp_ln24_48_fu_9576_p2 icmp_ln24_49_fu_9582_p2 or_ln24_72_fu_9588_p2 xor_ln24_48_fu_9594_p2 and_ln24_48_fu_9600_p2 xor_ln24_49_fu_9606_p2 or_ln24_73_fu_9612_p2 and_ln24_49_fu_9618_p2 select_ln24_48_fu_9624_p3 or_ln24_74_fu_9632_p2 select_ln24_49_fu_9638_p3 sdiv_40ns_24s_40_44_1_U26 icmp_ln24_50_fu_9677_p2 icmp_ln24_51_fu_9683_p2 or_ln24_75_fu_9689_p2 xor_ln24_50_fu_9695_p2 and_ln24_50_fu_9701_p2 xor_ln24_51_fu_9707_p2 or_ln24_76_fu_9713_p2 and_ln24_51_fu_9719_p2 select_ln24_50_fu_9725_p3 or_ln24_77_fu_9733_p2 select_ln24_51_fu_9739_p3 sdiv_40ns_24s_40_44_1_U27 icmp_ln24_52_fu_9778_p2 icmp_ln24_53_fu_9784_p2 or_ln24_78_fu_9790_p2 xor_ln24_52_fu_9796_p2 and_ln24_52_fu_9802_p2 xor_ln24_53_fu_9808_p2 or_ln24_79_fu_9814_p2 and_ln24_53_fu_9820_p2 select_ln24_52_fu_9826_p3 or_ln24_80_fu_9834_p2 select_ln24_53_fu_9840_p3 sdiv_40ns_24s_40_44_1_U28 icmp_ln24_54_fu_9879_p2 icmp_ln24_55_fu_9885_p2 or_ln24_81_fu_9891_p2 xor_ln24_54_fu_9897_p2 and_ln24_54_fu_9903_p2 xor_ln24_55_fu_9909_p2 or_ln24_82_fu_9915_p2 and_ln24_55_fu_9921_p2 select_ln24_54_fu_9927_p3 or_ln24_83_fu_9935_p2 select_ln24_55_fu_9941_p3 sdiv_40ns_24s_40_44_1_U29 icmp_ln24_56_fu_9980_p2 icmp_ln24_57_fu_9986_p2 or_ln24_84_fu_9992_p2 xor_ln24_56_fu_9998_p2 and_ln24_56_fu_10004_p2 xor_ln24_57_fu_10010_p2 or_ln24_85_fu_10016_p2 and_ln24_57_fu_10022_p2 select_ln24_56_fu_10028_p3 or_ln24_86_fu_10036_p2 select_ln24_57_fu_10042_p3 sdiv_40ns_24s_40_44_1_U30 icmp_ln24_58_fu_10081_p2 icmp_ln24_59_fu_10087_p2 or_ln24_87_fu_10093_p2 xor_ln24_58_fu_10099_p2 and_ln24_58_fu_10105_p2 xor_ln24_59_fu_10111_p2 or_ln24_88_fu_10117_p2 and_ln24_59_fu_10123_p2 select_ln24_58_fu_10129_p3 or_ln24_89_fu_10137_p2 select_ln24_59_fu_10143_p3 sdiv_40ns_24s_40_44_1_U31 icmp_ln24_60_fu_10182_p2 icmp_ln24_61_fu_10188_p2 or_ln24_90_fu_10194_p2 xor_ln24_60_fu_10200_p2 and_ln24_60_fu_10206_p2 xor_ln24_61_fu_10212_p2 or_ln24_91_fu_10218_p2 and_ln24_61_fu_10224_p2 select_ln24_60_fu_10230_p3 or_ln24_92_fu_10238_p2 select_ln24_61_fu_10244_p3 sdiv_40ns_24s_40_44_1_U32 icmp_ln24_62_fu_10283_p2 icmp_ln24_63_fu_10289_p2 or_ln24_93_fu_10295_p2 xor_ln24_62_fu_10301_p2 and_ln24_62_fu_10307_p2 xor_ln24_63_fu_10313_p2 or_ln24_94_fu_10319_p2 and_ln24_63_fu_10325_p2 select_ln24_62_fu_10331_p3 or_ln24_95_fu_10339_p2 select_ln24_63_fu_10345_p3 sdiv_40ns_24s_40_44_1_U33 icmp_ln24_64_fu_10384_p2 icmp_ln24_65_fu_10390_p2 or_ln24_96_fu_10396_p2 xor_ln24_64_fu_10402_p2 and_ln24_64_fu_10408_p2 xor_ln24_65_fu_10414_p2 or_ln24_97_fu_10420_p2 and_ln24_65_fu_10426_p2 select_ln24_64_fu_10432_p3 or_ln24_98_fu_10440_p2 select_ln24_65_fu_10446_p3 sdiv_40ns_24s_40_44_1_U34 icmp_ln24_66_fu_10485_p2 icmp_ln24_67_fu_10491_p2 or_ln24_99_fu_10497_p2 xor_ln24_66_fu_10503_p2 and_ln24_66_fu_10509_p2 xor_ln24_67_fu_10515_p2 or_ln24_100_fu_10521_p2 and_ln24_67_fu_10527_p2 select_ln24_66_fu_10533_p3 or_ln24_101_fu_10541_p2 select_ln24_67_fu_10547_p3 sdiv_40ns_24s_40_44_1_U35 icmp_ln24_68_fu_10586_p2 icmp_ln24_69_fu_10592_p2 or_ln24_102_fu_10598_p2 xor_ln24_68_fu_10604_p2 and_ln24_68_fu_10610_p2 xor_ln24_69_fu_10616_p2 or_ln24_103_fu_10622_p2 and_ln24_69_fu_10628_p2 select_ln24_68_fu_10634_p3 or_ln24_104_fu_10642_p2 select_ln24_69_fu_10648_p3 sdiv_40ns_24s_40_44_1_U36 icmp_ln24_70_fu_10687_p2 icmp_ln24_71_fu_10693_p2 or_ln24_105_fu_10699_p2 xor_ln24_70_fu_10705_p2 and_ln24_70_fu_10711_p2 xor_ln24_71_fu_10717_p2 or_ln24_106_fu_10723_p2 and_ln24_71_fu_10729_p2 select_ln24_70_fu_10735_p3 or_ln24_107_fu_10743_p2 select_ln24_71_fu_10749_p3 sdiv_40ns_24s_40_44_1_U37 icmp_ln24_72_fu_10788_p2 icmp_ln24_73_fu_10794_p2 or_ln24_108_fu_10800_p2 xor_ln24_72_fu_10806_p2 and_ln24_72_fu_10812_p2 xor_ln24_73_fu_10818_p2 or_ln24_109_fu_10824_p2 and_ln24_73_fu_10830_p2 select_ln24_72_fu_10836_p3 or_ln24_110_fu_10844_p2 select_ln24_73_fu_10850_p3 sdiv_40ns_24s_40_44_1_U38 icmp_ln24_74_fu_10889_p2 icmp_ln24_75_fu_10895_p2 or_ln24_111_fu_10901_p2 xor_ln24_74_fu_10907_p2 and_ln24_74_fu_10913_p2 xor_ln24_75_fu_10919_p2 or_ln24_112_fu_10925_p2 and_ln24_75_fu_10931_p2 select_ln24_74_fu_10937_p3 or_ln24_113_fu_10945_p2 select_ln24_75_fu_10951_p3 sdiv_40ns_24s_40_44_1_U39 icmp_ln24_76_fu_10990_p2 icmp_ln24_77_fu_10996_p2 or_ln24_114_fu_11002_p2 xor_ln24_76_fu_11008_p2 and_ln24_76_fu_11014_p2 xor_ln24_77_fu_11020_p2 or_ln24_115_fu_11026_p2 and_ln24_77_fu_11032_p2 select_ln24_76_fu_11038_p3 or_ln24_116_fu_11046_p2 select_ln24_77_fu_11052_p3 sdiv_40ns_24s_40_44_1_U40 icmp_ln24_78_fu_11091_p2 icmp_ln24_79_fu_11097_p2 or_ln24_117_fu_11103_p2 xor_ln24_78_fu_11109_p2 and_ln24_78_fu_11115_p2 xor_ln24_79_fu_11121_p2 or_ln24_118_fu_11127_p2 and_ln24_79_fu_11133_p2 select_ln24_78_fu_11139_p3 or_ln24_119_fu_11147_p2 select_ln24_79_fu_11153_p3 sdiv_40ns_24s_40_44_1_U41 icmp_ln24_80_fu_11192_p2 icmp_ln24_81_fu_11198_p2 or_ln24_120_fu_11204_p2 xor_ln24_80_fu_11210_p2 and_ln24_80_fu_11216_p2 xor_ln24_81_fu_11222_p2 or_ln24_121_fu_11228_p2 and_ln24_81_fu_11234_p2 select_ln24_80_fu_11240_p3 or_ln24_122_fu_11248_p2 select_ln24_81_fu_11254_p3 sdiv_40ns_24s_40_44_1_U42 icmp_ln24_82_fu_11293_p2 icmp_ln24_83_fu_11299_p2 or_ln24_123_fu_11305_p2 xor_ln24_82_fu_11311_p2 and_ln24_82_fu_11317_p2 xor_ln24_83_fu_11323_p2 or_ln24_124_fu_11329_p2 and_ln24_83_fu_11335_p2 select_ln24_82_fu_11341_p3 or_ln24_125_fu_11349_p2 select_ln24_83_fu_11355_p3 sdiv_40ns_24s_40_44_1_U43 icmp_ln24_84_fu_11394_p2 icmp_ln24_85_fu_11400_p2 or_ln24_126_fu_11406_p2 xor_ln24_84_fu_11412_p2 and_ln24_84_fu_11418_p2 xor_ln24_85_fu_11424_p2 or_ln24_127_fu_11430_p2 and_ln24_85_fu_11436_p2 select_ln24_84_fu_11442_p3 or_ln24_128_fu_11450_p2 select_ln24_85_fu_11456_p3 sdiv_40ns_24s_40_44_1_U44 icmp_ln24_86_fu_11495_p2 icmp_ln24_87_fu_11501_p2 or_ln24_129_fu_11507_p2 xor_ln24_86_fu_11513_p2 and_ln24_86_fu_11519_p2 xor_ln24_87_fu_11525_p2 or_ln24_130_fu_11531_p2 and_ln24_87_fu_11537_p2 select_ln24_86_fu_11543_p3 or_ln24_131_fu_11551_p2 select_ln24_87_fu_11557_p3 sdiv_40ns_24s_40_44_1_U45 icmp_ln24_88_fu_11596_p2 icmp_ln24_89_fu_11602_p2 or_ln24_132_fu_11608_p2 xor_ln24_88_fu_11614_p2 and_ln24_88_fu_11620_p2 xor_ln24_89_fu_11626_p2 or_ln24_133_fu_11632_p2 and_ln24_89_fu_11638_p2 select_ln24_88_fu_11644_p3 or_ln24_134_fu_11652_p2 select_ln24_89_fu_11658_p3 sdiv_40ns_24s_40_44_1_U46 icmp_ln24_90_fu_11697_p2 icmp_ln24_91_fu_11703_p2 or_ln24_135_fu_11709_p2 xor_ln24_90_fu_11715_p2 and_ln24_90_fu_11721_p2 xor_ln24_91_fu_11727_p2 or_ln24_136_fu_11733_p2 and_ln24_91_fu_11739_p2 select_ln24_90_fu_11745_p3 or_ln24_137_fu_11753_p2 select_ln24_91_fu_11759_p3 sdiv_40ns_24s_40_44_1_U47 icmp_ln24_92_fu_11798_p2 icmp_ln24_93_fu_11804_p2 or_ln24_138_fu_11810_p2 xor_ln24_92_fu_11816_p2 and_ln24_92_fu_11822_p2 xor_ln24_93_fu_11828_p2 or_ln24_139_fu_11834_p2 and_ln24_93_fu_11840_p2 select_ln24_92_fu_11846_p3 or_ln24_140_fu_11854_p2 select_ln24_93_fu_11860_p3 sdiv_40ns_24s_40_44_1_U48 icmp_ln24_94_fu_11899_p2 icmp_ln24_95_fu_11905_p2 or_ln24_141_fu_11911_p2 xor_ln24_94_fu_11917_p2 and_ln24_94_fu_11923_p2 xor_ln24_95_fu_11929_p2 or_ln24_142_fu_11935_p2 and_ln24_95_fu_11941_p2 select_ln24_94_fu_11947_p3 or_ln24_143_fu_11955_p2 select_ln24_95_fu_11961_p3 sdiv_40ns_24s_40_44_1_U49 icmp_ln24_96_fu_12000_p2 icmp_ln24_97_fu_12006_p2 or_ln24_144_fu_12012_p2 xor_ln24_96_fu_12018_p2 and_ln24_96_fu_12024_p2 xor_ln24_97_fu_12030_p2 or_ln24_145_fu_12036_p2 and_ln24_97_fu_12042_p2 select_ln24_96_fu_12048_p3 or_ln24_146_fu_12056_p2 select_ln24_97_fu_12062_p3 sdiv_40ns_24s_40_44_1_U50 icmp_ln24_98_fu_12101_p2 icmp_ln24_99_fu_12107_p2 or_ln24_147_fu_12113_p2 xor_ln24_98_fu_12119_p2 and_ln24_98_fu_12125_p2 xor_ln24_99_fu_12131_p2 or_ln24_148_fu_12137_p2 and_ln24_99_fu_12143_p2 select_ln24_98_fu_12149_p3 or_ln24_149_fu_12157_p2 select_ln24_99_fu_12163_p3 sdiv_40ns_24s_40_44_1_U51 icmp_ln24_100_fu_12202_p2 icmp_ln24_101_fu_12208_p2 or_ln24_150_fu_12214_p2 xor_ln24_100_fu_12220_p2 and_ln24_100_fu_12226_p2 xor_ln24_101_fu_12232_p2 or_ln24_151_fu_12238_p2 and_ln24_101_fu_12244_p2 select_ln24_100_fu_12250_p3 or_ln24_152_fu_12258_p2 select_ln24_101_fu_12264_p3 sdiv_40ns_24s_40_44_1_U52 icmp_ln24_102_fu_12303_p2 icmp_ln24_103_fu_12309_p2 or_ln24_153_fu_12315_p2 xor_ln24_102_fu_12321_p2 and_ln24_102_fu_12327_p2 xor_ln24_103_fu_12333_p2 or_ln24_154_fu_12339_p2 and_ln24_103_fu_12345_p2 select_ln24_102_fu_12351_p3 or_ln24_155_fu_12359_p2 select_ln24_103_fu_12365_p3 sdiv_40ns_24s_40_44_1_U53 icmp_ln24_104_fu_12404_p2 icmp_ln24_105_fu_12410_p2 or_ln24_156_fu_12416_p2 xor_ln24_104_fu_12422_p2 and_ln24_104_fu_12428_p2 xor_ln24_105_fu_12434_p2 or_ln24_157_fu_12440_p2 and_ln24_105_fu_12446_p2 select_ln24_104_fu_12452_p3 or_ln24_158_fu_12460_p2 select_ln24_105_fu_12466_p3 sdiv_40ns_24s_40_44_1_U54 icmp_ln24_106_fu_12505_p2 icmp_ln24_107_fu_12511_p2 or_ln24_159_fu_12517_p2 xor_ln24_106_fu_12523_p2 and_ln24_106_fu_12529_p2 xor_ln24_107_fu_12535_p2 or_ln24_160_fu_12541_p2 and_ln24_107_fu_12547_p2 select_ln24_106_fu_12553_p3 or_ln24_161_fu_12561_p2 select_ln24_107_fu_12567_p3 sdiv_40ns_24s_40_44_1_U55 icmp_ln24_108_fu_12606_p2 icmp_ln24_109_fu_12612_p2 or_ln24_162_fu_12618_p2 xor_ln24_108_fu_12624_p2 and_ln24_108_fu_12630_p2 xor_ln24_109_fu_12636_p2 or_ln24_163_fu_12642_p2 and_ln24_109_fu_12648_p2 select_ln24_108_fu_12654_p3 or_ln24_164_fu_12662_p2 select_ln24_109_fu_12668_p3 sdiv_40ns_24s_40_44_1_U56 icmp_ln24_110_fu_12707_p2 icmp_ln24_111_fu_12713_p2 or_ln24_165_fu_12719_p2 xor_ln24_110_fu_12725_p2 and_ln24_110_fu_12731_p2 xor_ln24_111_fu_12737_p2 or_ln24_166_fu_12743_p2 and_ln24_111_fu_12749_p2 select_ln24_110_fu_12755_p3 or_ln24_167_fu_12763_p2 select_ln24_111_fu_12769_p3 sdiv_40ns_24s_40_44_1_U57 icmp_ln24_112_fu_12808_p2 icmp_ln24_113_fu_12814_p2 or_ln24_168_fu_12820_p2 xor_ln24_112_fu_12826_p2 and_ln24_112_fu_12832_p2 xor_ln24_113_fu_12838_p2 or_ln24_169_fu_12844_p2 and_ln24_113_fu_12850_p2 select_ln24_112_fu_12856_p3 or_ln24_170_fu_12864_p2 select_ln24_113_fu_12870_p3 sdiv_40ns_24s_40_44_1_U58 icmp_ln24_114_fu_12909_p2 icmp_ln24_115_fu_12915_p2 or_ln24_171_fu_12921_p2 xor_ln24_114_fu_12927_p2 and_ln24_114_fu_12933_p2 xor_ln24_115_fu_12939_p2 or_ln24_172_fu_12945_p2 and_ln24_115_fu_12951_p2 select_ln24_114_fu_12957_p3 or_ln24_173_fu_12965_p2 select_ln24_115_fu_12971_p3 sdiv_40ns_24s_40_44_1_U59 icmp_ln24_116_fu_13010_p2 icmp_ln24_117_fu_13016_p2 or_ln24_174_fu_13022_p2 xor_ln24_116_fu_13028_p2 and_ln24_116_fu_13034_p2 xor_ln24_117_fu_13040_p2 or_ln24_175_fu_13046_p2 and_ln24_117_fu_13052_p2 select_ln24_116_fu_13058_p3 or_ln24_176_fu_13066_p2 select_ln24_117_fu_13072_p3 sdiv_40ns_24s_40_44_1_U60 icmp_ln24_118_fu_13111_p2 icmp_ln24_119_fu_13117_p2 or_ln24_177_fu_13123_p2 xor_ln24_118_fu_13129_p2 and_ln24_118_fu_13135_p2 xor_ln24_119_fu_13141_p2 or_ln24_178_fu_13147_p2 and_ln24_119_fu_13153_p2 select_ln24_118_fu_13159_p3 or_ln24_179_fu_13167_p2 select_ln24_119_fu_13173_p3 sdiv_40ns_24s_40_44_1_U61 icmp_ln24_120_fu_13212_p2 icmp_ln24_121_fu_13218_p2 or_ln24_180_fu_13224_p2 xor_ln24_120_fu_13230_p2 and_ln24_120_fu_13236_p2 xor_ln24_121_fu_13242_p2 or_ln24_181_fu_13248_p2 and_ln24_121_fu_13254_p2 select_ln24_120_fu_13260_p3 or_ln24_182_fu_13268_p2 select_ln24_121_fu_13274_p3 sdiv_40ns_24s_40_44_1_U62 icmp_ln24_122_fu_13313_p2 icmp_ln24_123_fu_13319_p2 or_ln24_183_fu_13325_p2 xor_ln24_122_fu_13331_p2 and_ln24_122_fu_13337_p2 xor_ln24_123_fu_13343_p2 or_ln24_184_fu_13349_p2 and_ln24_123_fu_13355_p2 select_ln24_122_fu_13361_p3 or_ln24_185_fu_13369_p2 select_ln24_123_fu_13375_p3 sdiv_40ns_24s_40_44_1_U63 icmp_ln24_124_fu_13414_p2 icmp_ln24_125_fu_13420_p2 or_ln24_186_fu_13426_p2 xor_ln24_124_fu_13432_p2 and_ln24_124_fu_13438_p2 xor_ln24_125_fu_13444_p2 or_ln24_187_fu_13450_p2 and_ln24_125_fu_13456_p2 select_ln24_124_fu_13462_p3 or_ln24_188_fu_13470_p2 select_ln24_125_fu_13476_p3 sdiv_40ns_24s_40_44_1_U64 icmp_ln24_126_fu_13515_p2 icmp_ln24_127_fu_13521_p2 or_ln24_189_fu_13527_p2 xor_ln24_126_fu_13533_p2 and_ln24_126_fu_13539_p2 xor_ln24_127_fu_13545_p2 or_ln24_190_fu_13551_p2 and_ln24_127_fu_13557_p2 select_ln24_126_fu_13563_p3 or_ln24_191_fu_13571_p2 select_ln24_127_fu_13577_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_33_5",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_33_5_fu_100",
          "BindInstances": "icmp_ln33_fu_101_p2 add_ln33_fu_107_p2 add_ln34_fu_146_p2 add_ln34_1_fu_152_p2 xor_ln34_fu_174_p2 and_ln34_fu_180_p2 xor_ln34_1_fu_186_p2 select_ln34_fu_192_p3 select_ln34_1_fu_200_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_41_6",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_41_6_fu_108",
          "BindInstances": "icmp_ln41_fu_138_p2 add_ln41_fu_144_p2 mul_24s_24s_48_1_1_U71 add_ln42_fu_215_p2 xor_ln42_fu_229_p2 and_ln42_fu_235_p2 icmp_ln42_fu_257_p2 icmp_ln42_1_fu_271_p2 icmp_ln42_2_fu_277_p2 select_ln42_fu_283_p3 xor_ln42_1_fu_291_p2 and_ln42_1_fu_297_p2 select_ln42_1_fu_303_p3 and_ln42_2_fu_311_p2 xor_ln42_2_fu_317_p2 or_ln42_fu_323_p2 xor_ln42_3_fu_329_p2 and_ln42_3_fu_335_p2 and_ln42_4_fu_341_p2 or_ln42_2_fu_347_p2 xor_ln42_4_fu_353_p2 and_ln42_5_fu_359_p2 select_ln42_2_fu_365_p3 or_ln42_1_fu_373_p2 select_ln42_3_fu_379_p3"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_11_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_33_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_41_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_11_1": {
        "Latency": {
          "LatencyBest": "8268",
          "LatencyAvg": "8268",
          "LatencyWorst": "8268",
          "PipelineII": "8224",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.287"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "256",
            "Latency": "8266",
            "PipelineII": "32",
            "PipelineDepth": "107"
          }],
        "Area": {
          "FF": "230075",
          "AVAIL_FF": "141120",
          "UTIL_FF": "163",
          "LUT": "188244",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "266",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_33_5": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.385"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_33_5",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "197",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_41_6": {
        "Latency": {
          "LatencyBest": "259",
          "LatencyAvg": "259",
          "LatencyWorst": "259",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_6",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "114",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "265",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "41678",
          "LatencyAvg": "41678",
          "LatencyWorst": "41678",
          "PipelineII": "41679",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.287"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_4",
            "TripCount": "64",
            "Latency": "33408",
            "PipelineII": "",
            "PipelineDepth": "522"
          }],
        "Area": {
          "BRAM_18K": "22",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "5",
          "DSP": "7",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "230291",
          "AVAIL_FF": "141120",
          "UTIL_FF": "163",
          "LUT": "189086",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "267",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-26 20:45:19 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
