tst_r0-r1 rsb_ne_r1-r2-r3 rsb_eq_r1-r2-r3 bfi_r2-r0_i_i sub_r1-r1-r2 sub_r0-r3-r1	rsb_r1-r2-r3 bfi_r2-r0_i_i sub_r1-r1-r2 sub_r0-r3-r1
mvn_r0-r1 ror_r2-r1-r0 rsb_r0-r2_i and_r1-r0_i rsb_r1-r2-r1 and_r2-r1-r0_lsr_i mov_r3-r2 sub_r2-r0-r3_lsl_i	mvn_r0-r1 ror_r2-r1-r0 rsb_r0-r2_i and_r1-r0_i rsb_r1-r2-r1 and_r2-r1-r0_lsr_i sub_r2-r0-r2_ror_i
cmp_r0-r1 rsb_lt_r2-r3-r0_lsr_i mov_r3-r2 bic_r3-r3_i sub_r0-r3-r1_ror_i bfi_r1-r0_i_i bic_r1-r2-r1 rsb_r0-r1_i	cmp_r0-r1 rsb_lt_r2-r3-r0_lsr_i bic_r3-r2_i sub_r0-r3-r1_asr_i bfi_r1-r0_i_i bic_r1-r2-r1 rsb_r0-r1_i
and_r0-r0-r1_lsl_i sub_r2-r0_i orr_r0-r2-r1 rsb_r1-r0-r2 rsb_r0-r1_i and_r0-r0_i	and_r0-r0_i
cmp_r0-r1 mov_eq_r0-r1 rsb_r1-r2-r0 sub_r2-r3-r2 add_r3-r0-r2 bic_r3-r1-r3 rsb_r1-r0-r3_ror_i	rsb_r1-r2-r0 add_r3-r1-r3 bic_r3-r1-r3 rsb_r1-r0-r3_ror_i
tst_r0-r1 sub_eq_r1-r1_i ror_r2-r2_i sub_r0-r2-r1_lsr_i mov_r3-r0 bfi_r1-r3_i_i and_r0-r3-r1	ror_r2-r2_i tst_r1-r0 sub_cs_r1-r1_i sub_r0-r2-r1_lsr_i bfi_r1-r0_i_i and_r0-r0-r1
and_r0-r0-r1_lsl_i mvn_r1-r0 lsl_r2-r1_i rsb_r1-r2_i sub_r2-r0_i asr_r3-r1_i orr_r1-r2-r3_lsr_i	and_r0-r0-r1_lsl_i lsl_r1-r0_i asr_r3-r1_i sub_r2-r0_i orr_r1-r2-r3_lsr_i
bfi_r0-r1_i_i eor_r2-r0-r2 rsb_r0-r3_i rsb_r1-r0-r3 add_r2-r2-r1 and_r2-r2-r0_lsl_i and_r3-r2_i sub_r0-r3_i	mvn_r0_i
and_r0-r1-r2_lsr_i bic_r1-r0_i eor_r0-r0_i bic_r1-r1_i bic_r2-r0_i asr_r1-r1-r2 and_r2-r1-r2 bfi_r1-r2_i_i	and_r0-r1-r2_lsr_i bic_r2-r0_i asr_r1-r2-r2 and_r2-r1-r2 bfi_r1-r2_i_i
mov_r0-r1 mvn_r2-r3 eor_r2-r2-r0 rsb_r2-r1-r2 ror_r3-r2-r2 orr_r3-r0-r3	mvn_r2-r3 eor_r2-r2-r1 rsb_r2-r1-r2 ror_r3-r2-r2 orr_r3-r1-r3
cmp_r0-r1 mov_lt_r0-r1 sub_r2-r2-r1 eor_r2-r2-r0_lsr_i and_r2-r1-r2 mov_r1-r2	cmp_r0-r1 sub_r2-r2-r1 mov_lt_r0-r1 eor_r2-r2-r0_lsr_i and_r1-r1-r2
add_r0-r1-r1 orr_r1-r0_i and_r1-r0-r1 rsb_r2-r1-r3 mvn_r1-r2 sub_r0-r1_i ror_r0-r0_i	add_r0-r1-r1 rsb_r2-r0-r3 mvn_r1-r2 sub_r0-r1_i ror_r0-r0_i
and_r0-r1_i mvn_r2-r0 bic_r0-r0-r3 eor_r0-r0_i mov_r1-r2 mvn_r2-r0 and_r1-r1-r3 rsb_r0-r2-r1	and_r0-r1_i unk bic_r1-r3-r0 eor_r2-r2_i rsb_r0-r2-r1
orr_r0-r1-r0 cmp_r2-r1 mov_lt_r2-r0 bfi_r1-r2_i_i mov_r3-r1 orr_r2-r0-r3	orr_r0-r1-r0 cmp_r2-r1 mov_lt_r2-r0 bfi_r1-r2_i_i orr_r2-r0-r1
orr_r0-r0-r1 rsb_r2-r0_i lsl_r1-r0-r2 and_r0-r1-r0 and_r0-r0-r1_lsl_i and_r1-r0_i	bic_r1-r1-r1
bfi_r0-r1_i_i eor_r2-r0-r1 bic_r3-r2-r0 eor_r1-r2-r3_lsl_i rsb_r0-r1_i ror_r3-r1_i orr_r0-r3-r0 rsb_r0-r0_i	bfi_r0-r1_i_i eor_r2-r0-r1 bic_r3-r2-r0 eor_r1-r2-r3_lsl_i rsb_r0-r1_i orr_r0-r0-r1_ror_i rsb_r0-r0_i
tst_r0-r1 rsb_ne_r2-r0-r1_lsl_i rsb_eq_r2-r2-r3_ror_i orr_r2-r1-r2 bfi_r0-r2_i_i lsl_r3-r2-r2 sub_r3-r3-r0_ror_i orr_r2-r3_i and_r1-r3-r2 orr_r1-r1-r3	tst_r0-r1 rsb_ne_r2-r0-r1_lsl_i rsb_eq_r2-r2-r3_ror_i orr_r2-r1-r2 lsl_r3-r2-r2 bfi_r0-r2_i_i sub_r1-r3-r0_ror_i
bic_r0-r0-r1 add_r0-r0-r1 sub_r2-r0-r2 mov_r0-r2 eor_r3-r2-r0 rsb_r1-r2-r3_lsl_i add_r2-r3-r1_asr_i	orr_r0-r0-r1 rsb_r3-r0-r2 asr_r2-r3_i
and_r0-r0_i rsb_r1-r2-r3 rsb_r1-r1-r0 and_r0-r3-r1 rsb_r1-r3_i sub_r0-r0-r1 rsb_r2-r0-r1	and_r0-r0_i rsb_r1-r2-r3 rsb_r1-r1-r0 and_r0-r3-r1 rsb_r1-r3_i rsb_r2-r0-r1_lsl_i
and_r0-r1-r2_lsl_i mov_r3-r0 cmp_r3_i add_cc_r0-r3-r2 add_r2-r0-r3	and_r0-r1-r2_lsl_i cmp_r0_i lsl_hi_r2-r0_i
and_r0-r1-r2_ror_i cmp_r0-r1 orr_cs_r2-r1_i bic_r0-r2_i mvn_r3-r2 sub_r2-r3-r0_asr_i bic_r3-r2_i	and_r0-r1-r2_ror_i cmp_r0-r1 orr_cs_r2-r1_i mvn_r3-r2 sub_r2-r3-r2_asr_i bic_r3-r2_i
tst_r0-r1 eor_ne_r2-r0_i eor_eq_r2-r1-r2_lsl_i mvn_r3-r0 orr_r0-r3_i orr_r1-r2-r0 lsl_r2-r3_i sub_r3-r2-r1_lsr_i mov_r1-r3	tst_r0-r1 eor_ne_r2-r0_i mvn_r3-r0 eor_ls_r2-r1-r2_lsl_i orr_r1-r2-r3 lsl_r2-r3_i sub_r1-r2-r1_lsr_i
rsb_r0-r1-r0 sub_r2-r1-r0 orr_r0-r1-r2_lsr_i orr_r3-r1_i mov_r2-r3 and_r3-r1-r0 orr_r2-r3-r2 lsl_r2-r2-r3	orr_r3-r1_i lsl_r2-r3-r1
tst_r0-r1 add_eq_r2-r2-r1 lsr_r1-r2_i mov_r2-r1 eor_r1-r3_i and_r1-r2-r1_asr_i rsb_r3-r1-r3_asr_i and_r0-r2-r3 mov_r1-r0	tst_r0-r1 add_eq_r2-r2-r1 lsr_r1-r2_i mov_r2-r1 and_r1-r1-r3_asr_i rsb_r3-r1-r3_asr_i and_r0-r2-r3 mov_r1-r0
asr_r0-r0_i sub_r1-r2-r1 rsb_r3-r1-r0_asr_i sub_r2-r1-r3_asr_i mov_r1-r2 add_r2-r1_i eor_r1-r2_i	sub_r1-r2-r1 rsb_r3-r1-r0_asr_i add_r2-r1_i sub_r2-r2-r3_asr_i eor_r1-r2_i
mov_r0-r1 bic_r2-r3_i eor_r2-r2-r0_lsr_i orr_r1-r1-r2 add_r3-r1_i add_r1-r3-r2 asr_r0-r1_i	bic_r2-r3_i eor_r2-r2-r1_lsr_i orr_r1-r1-r2 add_r3-r1_i add_r1-r3-r2 asr_r0-r1_i
cmp_r0_i add_ls_r1-r2_i add_hi_r1-r2_i tst_r3_i mov_ne_r2-r1 mov_eq_r2-r3 lsr_r3-r2_i ror_r3-r3_i	cmp_r0_i add_ls_r1-r2_i add_hi_r1-r2_i tst_r3_i lsr_ne_r3-r1_i mov_cs_r3-r3_lsr_i ror_r3-r3_i
lsl_r0-r1_i asr_r2-r0_i and_r2-r1-r2_ror_i bfi_r3-r2_i_i add_r1-r1_i asr_r2-r1-r2 rsb_r1-r2-r3	and_r2-r1-r1_ror_i bfi_r3-r2_i_i add_r1-r1_i asr_r2-r1-r2 rsb_r1-r2-r3
mov_r0-r1 mov_r2-r0 orr_r2-r2_i bfi_r0-r2_i_i and_r2-r0_i asr_r0-r2_i	and_r2-r1_i asr_r0-r2_i
tst_r0-r1 eor_eq_r2-r2-r3 mvn_r1-r2 orr_r0-r1_i add_r3-r2-r1 lsl_r3-r0-r3 mov_r0-r3	eor_r0-r1-r1
and_r0-r1-r0 and_r1-r1-r0 asr_r2-r1-r1 lsr_r0-r2-r2 sub_r1-r2-r3 eor_r1-r0-r1	and_r1-r1-r0 asr_r2-r1-r1 lsr_r0-r2-r2 sub_r1-r2-r3 eor_r1-r0-r1
rsb_r0-r1-r2_lsr_i sub_r1-r3-r2 mvn_r3-r2 orr_r2-r1-r0 mov_r0-r3 bfi_r3-r0_i_i sub_r2-r2-r3	rsb_r0-r1-r2_lsr_i sub_r1-r3-r2 mvn_r3-r2 orr_r2-r1-r0 bfi_r3-r3_i_i sub_r2-r2-r3
sub_r0-r0-r1 lsr_r2-r3_i and_r1-r0-r2 ror_r3-r0_i orr_r1-r3-r1 lsr_r3-r1-r0	sub_r0-r0-r1 and_r1-r0-r3_lsr_i orr_r1-r1-r0_ror_i lsr_r3-r1-r0
cmp_r0-r1 mov_ls_r2-r3 orr_r1-r0_i and_r3-r2-r1 mvn_r2-r1 and_r0-r3-r2_asr_i add_r3-r1-r0	cmp_r0-r1 mov_ls_r2-r3 orr_r1-r0_i and_r3-r2-r1 bic_r0-r3-r0_asr_i add_r3-r1-r0
tst_r0-r1 eor_ne_r2-r0-r3 eor_eq_r2-r0-r2 mov_r3-r2 add_r1-r2-r3 mov_r2-r0 and_r3-r2_i eor_r0-r3-r1_lsr_i	eor_r2-r0-r2 tst_r0-r1 eor_ne_r2-r0-r3 add_r1-r2-r2 and_r3-r0_i eor_r0-r3-r1_lsr_i
bic_r0-r0-r1 and_r2-r0-r3_lsl_i mov_r1-r2 add_r1-r1_i mov_r0-r1 rsb_r2-r0_i sub_r1-r2-r0	bic_r0-r0-r1 and_r2-r0-r3_lsl_i mvn_r1-r2_lsl_i bic_r1-r1_i
rsb_r0-r1_i sub_r2-r0-r3 cmp_r3-r0 mvn_cc_r0-r2 mvn_cs_r0-r2 lsr_r3-r0-r0	rsb_r0-r1_i sub_r2-r0-r3 mvn_r0-r2 lsr_r3-r0-r0
ror_r0-r0-r1 tst_r2-r1 and_eq_r1-r1-r0_ror_i eor_r1-r0-r1 rsb_r1-r1-r3_asr_i mov_r0-r1	tst_r2-r1 ror_r0-r0-r1 and_eq_r1-r1-r0_ror_i eor_r1-r0-r1 rsb_r0-r1-r3_asr_i
mvn_r0-r1 add_r1-r0_i add_r0-r0-r1_ror_i sub_r2-r1-r0 and_r1-r2_i orr_r1-r1_i	rsb_r1-r1_i mvn_r2-r1_asr_i and_r1-r2_i orr_r1-r1_i
tst_r0-r1 orr_ne_r2-r3-r2_ror_i sub_r2-r2_i add_r1-r2-r2_lsr_i sub_r0-r2-r1_asr_i mov_r3-r0 rsb_r1-r3-r0_asr_i	tst_r0-r1 orr_ne_r2-r3-r2_ror_i sub_r2-r2_i add_r1-r2-r2_lsr_i sub_r0-r2-r1_asr_i rsb_r1-r0-r0_asr_i
sub_r0-r0_i add_r1-r0-r0_lsl_i orr_r2-r3_i rsb_r2-r1-r2 sub_r0-r1-r2 rsb_r0-r0_i	sub_r0-r0_i add_r1-r0-r0_lsl_i orr_r2-r3_i rsb_r0-r2-r1_lsl_i rsb_r0-r0_i
tst_r0-r1 add_ne_r0-r2-r3_ror_i add_eq_r0-r3-r2 eor_r3-r0_i and_r2-r0-r3 eor_r3-r3-r2_asr_i	tst_r0-r1 add_eq_r0-r3-r2 add_ne_r0-r2-r3_ror_i eor_r3-r0_i eor_r3-r3-r3_asr_i
sub_r0-r1-r2 lsr_r3-r0_i orr_r1-r3-r1 rsb_r0-r3-r1_asr_i and_r3-r0_i rsb_r1-r0_i lsr_r0-r3-r3 rsb_r1-r1-r0_lsr_i	sub_r0-r1-r2 lsr_r3-r0_i orr_r1-r3-r1 rsb_r0-r3-r1_asr_i sub_r1-r0_i
bfi_r0-r0_i_i rsb_r1-r2-r0 rsb_r0-r3-r0 lsl_r2-r0-r1 add_r3-r2_i and_r2-r3_i rsb_r3-r2-r3	bfi_r0-r0_i_i rsb_r1-r2-r0 rsb_r0-r3-r0 lsl_r2-r0-r1 add_r3-r2_i bic_r3-r3_i
tst_r0-r1 and_ne_r2-r3_i and_eq_r2-r1-r2_asr_i orr_r1-r1_i orr_r3-r2-r1_lsr_i mov_r2-r3 add_r3-r2_i	and_r2-r1-r2_asr_i tst_r0-r1 and_ne_r2-r3_i orr_r3-r2-r1_lsr_i add_r3-r3_i
eor_r0-r1-r2 and_r0-r2-r0_lsl_i and_r2-r1_i bfi_r3-r1_i_i and_r1-r3-r0 eor_r2-r2_i eor_r1-r2-r1_lsr_i	eor_r0-r1-r2 and_r0-r2-r0_lsl_i and_r2-r1_i and_r1-r3-r0 eor_r2-r2_i eor_r1-r2-r1_lsr_i
sub_r0-r0-r1 lsl_r2-r0_i asr_r1-r2_i sub_r3-r1_i sub_r1-r1-r3_lsr_i bfi_r3-r1_i_i and_r1-r3_i	sub_r0-r0-r1 asr_r1-r0_i sub_r3-r1_i sub_r1-r1-r3_lsr_i bfi_r3-r1_i_i and_r1-r3_i
eor_r0-r1-r0_lsr_i bic_r1-r2-r0 sub_r0-r1-r2 mvn_r2-r0 orr_r1-r2_i rsb_r3-r2-r1	eor_r0-r1-r0_lsr_i bic_r1-r2-r0 sub_r0-r1-r2 and_r3-r0_i
cmp_r0_i rsb_cc_r1-r2_i bic_r3-r3_i mov_r0-r3 rsb_r3-r1-r0	cmp_r0_i rsb_cc_r1-r2_i bic_r3-r3_i rsb_r3-r1-r3
bic_r0-r1-r2 rsb_r3-r3-r0_lsr_i ror_r0-r3_i and_r0-r3-r0_lsr_i and_r2-r0_i sub_r1-r3-r2_ror_i bfi_r2-r1_i_i	bic_r0-r1-r2 rsb_r3-r3-r0_lsr_i and_r0-r3-r3_ror_i and_r2-r0_i sub_r1-r3-r2_ror_i bfi_r2-r1_i_i
cmp_r0-r1 add_lt_r2-r3-r3_ror_i add_ge_r2-r0_i sub_r0-r2_i tst_r1-r3 mov_eq_r2-r0 orr_r0-r2_i sub_r1-r0_i	cmp_r0-r1 add_r2-r0_i add_lt_r2-r3-r3_ror_i tst_r1-r3 sub_ls_r2-r2_i orr_r0-r2_i sub_r1-r0_i
rsb_r0-r0-r1 eor_r0-r0-r2_lsl_i eor_r3-r0-r1 bic_r0-r3_i bic_r2-r0-r3 sub_r0-r2-r3 and_r1-r2-r0_asr_i lsl_r0-r1_i	and_r0-r3_i
add_r0-r1-r1 mvn_r1-r0 rsb_r2-r1_i mvn_r0-r2 sub_r2-r0_i and_r1-r2_i eor_r0-r1-r2_lsl_i	mvn_r1-r1_lsl_i sub_r2-r1_i and_r1-r2_i eor_r0-r1-r2_lsl_i
cmp_r0-r1 eor_cc_r1-r1-r0_ror_i ror_r0-r1_i rsb_r2-r1_i mov_r3-r2 add_r2-r0-r2_asr_i eor_r2-r3-r2 mvn_r1-r2 mvn_r0-r1	cmp_r0-r1 eor_cc_r1-r1-r0_ror_i ror_r0-r1_i rsb_r2-r1_i add_r3-r0-r2_asr_i eor_r2-r3-r2 mvn_r1-r2 mvn_r0-r1
cmp_r0_i eor_ge_r0-r0-r1 orr_ge_r0-r2_i asr_r3-r2_i sub_r2-r0-r3	cmp_r0_i orr_ge_r0-r2_i sub_r2-r0-r2_asr_i
lsr_r0-r0-r1 add_r2-r3-r0 ror_r0-r2-r3 eor_r3-r0-r2 mov_r2-r3 bfi_r2-r2_i_i	lsr_r0-r0-r1 add_r2-r3-r0 ror_r0-r2-r3 eor_r2-r0-r2 bfi_r2-r2_i_i
rsb_r0-r1-r0 bfi_r1-r2_i_i orr_r2-r0-r1 and_r0-r0-r2_asr_i mvn_r3-r0 bic_r2-r3_i mov_r3-r2 add_r0-r3_i	rsb_r0-r1-r0 bfi_r1-r2_i_i orr_r2-r0-r1 and_r0-r0-r2_asr_i mvn_r3-r0 bic_r2-r3_i add_r0-r2_i
tst_r0-r1 rsb_eq_r2-r1_i eor_r1-r2_i eor_r2-r2_i eor_r3-r2-r1_ror_i lsr_r1-r3_i bfi_r2-r1_i_i bic_r3-r2_i	tst_r0-r1 rsb_ge_r2-r1_i eor_r3-r2-r2_ror_i eor_r2-r2_i ror_r1-r3_i bfi_r2-r1_i_i bic_r3-r2_i
tst_r0-r1 mvn_eq_r2-r3 bfi_r0-r2_i_i add_r1-r0_i rsb_r3-r1-r0 ror_r3-r3_i	mvn_r3_i
add_r0-r1_i bic_r0-r0-r2 bic_r0-r3-r0 and_r3-r0-r3 rsb_r2-r2_i mvn_r0-r2 lsr_r0-r0-r3	add_r0-r1_i bic_r0-r0-r2 bic_r3-r3-r0 rsb_r2-r2_i mvn_r0-r2 lsr_r0-r0-r3
cmp_r0-r1 add_lt_r0-r1-r2_asr_i add_ge_r0-r0-r1 and_r1-r2_i add_r0-r0-r1_ror_i mov_r2-r1 lsl_r2-r0-r2 sub_r2-r0-r2	cmp_r0-r1 add_lt_r0-r1-r2_asr_i add_ge_r0-r0-r1 and_r1-r2_i add_r0-r0-r1_ror_i lsl_r2-r0-r1 sub_r2-r0-r2
cmp_r0-r1 mov_ls_r0-r1 and_r0-r1-r0 mvn_r2-r0 asr_r0-r2-r2 bfi_r3-r0_i_i rsb_r1-r3_i	cmp_r0-r1 mvn_r2-r1 unk asr_r0-r2-r2 bfi_r3-r0_i_i rsb_r1-r3_i
tst_r0-r1 and_ne_r2-r3-r2 and_eq_r2-r0-r1_lsl_i lsl_r3-r2_i and_r3-r3_i	and_r3-r3_i
bfi_r0-r1_i_i add_r1-r2-r1 orr_r3-r0-r3 sub_r0-r3-r1 lsl_r0-r0_i bfi_r3-r0_i_i	bfi_r0-r1_i_i orr_r3-r0-r3 bic_r3-r3_i
bfi_r0-r0_i_i rsb_r1-r0-r2 bic_r2-r1_i orr_r3-r1-r2 eor_r1-r1-r3 mov_r0-r1	eor_r0-r1-r1
tst_r0-r1 rsb_ne_r2-r3-r0 rsb_eq_r2-r0-r3 sub_r0-r0-r1_asr_i bic_r3-r2-r0 mvn_r1-r3	tst_r0-r1 rsb_ne_r2-r3-r0 rsb_eq_r2-r0-r3 sub_r0-r0-r1_asr_i unk
tst_r0-r1 mov_eq_r2-r3 and_r1-r3-r2 mov_r3-r1 orr_r3-r1-r3 bfi_r0-r3_i_i	tst_r0-r1 and_ne_r3-r2-r3 bfi_r0-r3_i_i
and_r0-r0-r1_lsl_i mvn_r2-r1 bic_r1-r2-r1 add_r1-r1-r1 rsb_r3-r0-r1_ror_i mvn_r2-r3	and_r0-r0-r1_lsl_i mvn_r2-r1 rsb_r3-r2-r1 add_r2-r0-r3_ror_i
add_r0-r1-r0 rsb_r2-r1-r3_ror_i orr_r0-r0-r2 bfi_r1-r1_i_i lsl_r3-r1_i orr_r0-r0-r3 add_r2-r0-r0_asr_i	add_r0-r1-r0 rsb_r2-r1-r3_ror_i orr_r0-r0-r2 bfi_r1-r1_i_i orr_r0-r0-r1_lsl_i add_r2-r0-r0_asr_i
add_r0-r0_i orr_r1-r0_i lsr_r2-r1-r1 and_r0-r1-r0_lsl_i bic_r0-r0-r2 bfi_r3-r0_i_i	unk
bfi_r0-r1_i_i ror_r0-r1-r0 orr_r2-r0-r3_lsl_i bfi_r0-r2_i_i bfi_r1-r0_i_i bic_r2-r1_i	ror_r0-r1-r0 bfi_r1-r0_i_i bic_r2-r1_i
cmp_r0-r1 and_ls_r1-r2-r3 and_hi_r1-r1-r3_lsl_i rsb_r1-r1_i bic_r3-r1_i asr_r1-r3_i bfi_r2-r0_i_i lsl_r2-r2-r1	cmp_r0-r1 and_ne_r1-r1-r3_lsl_i and_ls_r1-r2-r3 rsb_r1-r1_i asr_r1-r1_i bfi_r2-r0_i_i lsl_r2-r2-r1
mvn_r0-r1 and_r1-r1_i orr_r2-r1-r0_ror_i rsb_r0-r1-r2 and_r2-r0-r2 bfi_r0-r2_i_i ror_r0-r0_i	and_r2-r1_i orr_r1-r2-r1_ror_i bfi_r1-r1_i_i mvn_r0-r1_ror_i
cmp_r0-r1 orr_ne_r1-r2-r0 orr_ls_r1-r2-r3_lsr_i cmp_r0-r1 and_ls_r3-r0_i mov_r1-r2 and_r0-r3-r1_lsr_i lsr_r2-r0_i mov_r3-r2	cmp_r0-r1 orr_ne_r1-r2-r0 orr_ls_r1-r2-r3_lsr_i cmp_r0-r1 and_ls_r3-r0_i and_r0-r3-r2_lsr_i and_r3-r1-r0_lsr_i
bfi_r0-r0_i_i asr_r1-r2_i eor_r0-r1-r0 cmp_r2-r3 orr_cc_r3-r2-r0_lsr_i bic_r0-r3_i	cmp_r2-r3 eor_ne_r0-r0-r2_asr_i orr_cc_r3-r2-r0_lsr_i bic_r0-r3_i
rsb_r0-r1_i orr_r2-r0_i rsb_r2-r2_i sub_r3-r2-r0_asr_i bic_r0-r2-r0 bfi_r1-r3_i_i sub_r0-r1-r0 mvn_r2-r0	rsb_r0-r1_i add_r2-r0_i rsb_r2-r2_i sub_r3-r2-r0_asr_i bfi_r1-r3_i_i sub_r0-r1-r2 mvn_r2-r0
cmp_r0-r1 rsb_cs_r2-r0_i lsl_r3-r2-r2 mvn_r1-r3 add_r3-r1_i orr_r3-r3_i	cmp_r0-r1 rsb_cs_r2-r0_i lsl_r3-r2-r2 rsb_r3-r3_i orr_r3-r3_i
cmp_r0_i rsb_lt_r1-r2_i rsb_ge_r1-r2_i lsr_r1-r1-r1 and_r2-r1_i lsr_r3-r2_i and_r3-r3-r2 bic_r3-r3_i	bic_r3-r0-r0
cmp_r0_i and_lt_r1-r1-r0 and_ge_r1-r1-r2 rsb_r2-r1-r0_lsl_i bfi_r2-r2_i_i sub_r2-r2_i orr_r2-r2_i and_r1-r2_i	cmp_r0_i and_lt_r1-r1-r0 and_ge_r1-r1-r2 rsb_r2-r1-r0_lsl_i sub_r2-r2_i orr_r2-r2_i and_r1-r2_i
lsr_r0-r1_i ror_r2-r2-r1 and_r2-r0-r2_lsl_i bfi_r0-r0_i_i orr_r3-r0-r2 bfi_r2-r3_i_i mvn_r0-r2	lsr_r0-r1_i ror_r2-r2-r1 and_r2-r0-r2_lsl_i add_r0-r0-r0_lsl_i orr_r3-r2-r0_ror_i bfi_r2-r3_i_i mvn_r0-r2
tst_r0-r1 sub_ne_r0-r2-r1 sub_eq_r0-r2-r1 bfi_r1-r3_i_i and_r3-r0-r1	sub_r0-r2-r1 bfi_r1-r3_i_i and_r3-r0-r1
mov_r0-r1 tst_r1_i mvn_ne_r1-r0 mvn_eq_r1-r2 mov_r0-r1 orr_r2-r0-r1	tst_r1_i orr_ls_r1-r2-r2 mvn_r2-r1
bic_r0-r1_i orr_r0-r0_i bic_r1-r1-r0 bic_r2-r1-r0 bic_r3-r2_i bic_r3-r2-r3	rsb_r3-r1-r1
cmp_r0-r1 mov_ls_r2-r1 mov_hi_r2-r1 ror_r1-r2-r2 add_r1-r1-r2 rsb_r0-r1_i	add_r0-r1-r1_ror-r1 rsb_r0-r0_i
sub_r0-r1-r2_lsr_i eor_r3-r3-r0 bfi_r3-r3_i_i sub_r3-r2-r3 mvn_r1-r2 orr_r0-r3-r1 and_r0-r0_i	sub_r0-r1-r2_lsr_i eor_r3-r3-r0 mvn_r1-r2 sub_r3-r2-r3 orr_r0-r3-r1 and_r0-r0_i
eor_r0-r1-r2_lsl_i orr_r2-r2-r0 bfi_r0-r0_i_i orr_r3-r2-r0_ror_i orr_r2-r3_i eor_r0-r2-r0 lsr_r1-r0_i	eor_r0-r1-r2_lsl_i orr_r2-r2-r0 orr_r3-r2-r0_ror_i bfi_r0-r0_i_i eor_r0-r3-r0 lsr_r1-r0_i
add_r0-r0_i eor_r1-r0-r2_asr_i bic_r1-r1-r2 add_r1-r3-r1_ror_i mvn_r0-r1 bfi_r3-r0_i_i	add_r0-r0_i eor_r1-r0-r2_asr_i unk rsb_r0-r3-r1_ror_i bfi_r3-r0_i_i
add_r0-r1_i tst_r2_i eor_ne_r1-r0-r2_ror_i add_r3-r1_i add_r3-r3_i	add_r0-r1_i tst_r2_i eor_ne_r1-r0-r2_ror_i add_r3-r1_i
cmp_r0-r1 mvn_cc_r0-r1 mov_r1-r0 add_r0-r1-r0 and_r2-r2_i orr_r0-r0-r2 bfi_r1-r0_i_i	and_r2-r2_i cmp_r0-r1 mvn_ls_r1-r1 mov_cs_r1-r0 orr_r0-r2-r1_lsl_i bfi_r1-r0_i_i
mov_r0-r1 and_r2-r0_i lsr_r0-r2-r0 bfi_r0-r0_i_i lsl_r3-r0-r2 asr_r1-r3_i	bic_r1-r1-r1
sub_r0-r1-r0 eor_r1-r0_i eor_r2-r1_i mvn_r0-r2 bic_r3-r0-r2 bfi_r2-r3_i_i bic_r1-r2_i	sub_r0-r1-r0 eor_r2-r0_i mvn_r0-r2 bfi_r2-r0_i_i bic_r1-r2_i
cmp_r0_i mvn_ne_r1-r0 rsb_r1-r1_i bfi_r2-r0_i_i eor_r1-r1_i and_r2-r1-r2 bfi_r1-r2_i_i add_r1-r1-r1	cmp_r0_i mvn_ne_r1-r0 rsb_r1-r1_i eor_r1-r1_i and_r2-r1-r2 bfi_r1-r2_i_i add_r1-r1-r1
orr_r0-r1-r0_lsl_i bfi_r2-r1_i_i rsb_r3-r0-r1_ror_i eor_r3-r3_i mov_r1-r3 rsb_r0-r1_i asr_r0-r2-r0	orr_r0-r1-r0_lsl_i bfi_r2-r1_i_i rsb_r3-r0-r1_ror_i eor_r1-r3_i rsb_r0-r1_i asr_r0-r2-r0
eor_r0-r1-r0_asr_i tst_r0-r1 mov_ne_r1-r2 add_r0-r3-r1 add_r0-r0-r3	eor_r0-r1-r0_asr_i tst_r0-r1 mov_ne_r1-r2 add_r0-r1-r3_lsl_i
cmp_r0-r1 rsb_ne_r2-r3_i rsb_eq_r2-r1_i add_r1-r3-r2 mov_r3-r1 orr_r2-r3_i orr_r3-r2-r3_lsr_i bfi_r1-r3_i_i bfi_r0-r1_i_i	rsb_r2-r3_i cmp_r0-r1 rsb_eq_r2-r1_i add_r1-r3-r2 orr_r2-r1_i orr_r3-r2-r2_asr_i bfi_r1-r3_i_i bfi_r0-r1_i_i
bfi_r0-r0_i_i mov_r1-r2 bic_r3-r2_i asr_r2-r1_i lsr_r3-r2-r3 eor_r1-r0-r3 bfi_r3-r1_i_i	bic_r3-r2_i asr_r2-r2_i lsr_r3-r2-r3 eor_r1-r0-r3 bfi_r3-r1_i_i
rsb_r0-r1-r0 lsr_r2-r0_i bfi_r1-r1_i_i bic_r3-r2_i mov_r2-r1 orr_r1-r2-r3 add_r0-r1_i	rsb_r0-r1-r0 lsr_r2-r0_i bic_r3-r2_i bfi_r1-r1_i_i orr_r1-r1-r3 add_r0-r1_i
and_r0-r0_i asr_r1-r0-r0 orr_r2-r1-r0_lsl_i and_r2-r2-r0_lsl_i orr_r3-r1_i bfi_r0-r3_i_i orr_r1-r2-r0	and_r0-r0_i mov_r3_i orr_r1-r0-r3_lsl_i
asr_r0-r0-r0 asr_r1-r0_i lsl_r2-r1_i and_r0-r2-r1 orr_r2-r1_i and_r3-r2-r0 lsr_r0-r3-r3	asr_r0-r0-r0 asr_r1-r0_i and_r0-r1-r1_lsl_i
and_r0-r1-r0 eor_r0-r0-r1_asr_i orr_r2-r0-r3 and_r0-r3_i bic_r0-r2-r0 and_r1-r0_i	and_r0-r1-r0 eor_r0-r0-r1_asr_i unk bic_r1-r0-r2
tst_r0_i mvn_eq_r1-r2 orr_r1-r3-r1 bic_r2-r1-r3 bfi_r2-r2_i_i orr_r2-r2_i	tst_r0_i mvn_eq_r1-r2 bic_r2-r1-r3 bfi_r2-r2_i_i orr_r2-r2_i
eor_r0-r1-r2 tst_r0-r1 add_eq_r3-r2-r2_lsl_i mvn_r2-r3 mvn_r3-r2	eor_r0-r1-r2 tst_r0-r1 add_eq_r3-r2-r2_lsl_i
mvn_r0-r1 cmp_r0-r1 eor_ne_r1-r0-r2 bfi_r3-r1_i_i mov_r2-r3	mvn_r0-r1 eor_r1-r0-r2 bfi_r3-r1_i_i mov_r2-r3
cmp_r0_i eor_ls_r0-r1-r2 eor_hi_r0-r3-r1 orr_r2-r0-r3 eor_r0-r2-r0 and_r1-r3-r0_ror_i orr_r0-r1-r0_ror_i	cmp_r0_i eor_ls_r0-r1-r2 eor_hi_r0-r3-r1 bic_r0-r3-r0 and_r1-r3-r0_ror_i orr_r0-r1-r0_ror_i
add_r0-r1_i bfi_r2-r0_i_i cmp_r2_i mvn_ls_r0-r2 ror_r3-r2-r0 and_r3-r3-r2 mov_r1-r3	add_r0-r1_i bfi_r2-r0_i_i cmp_r2_i mvn_ls_r0-r2 ror_r3-r2-r0 and_r1-r3-r2
eor_r0-r0-r1_lsl_i eor_r0-r0-r2 add_r3-r1-r1 eor_r2-r0-r3 mov_r1-r2 eor_r2-r1_i add_r2-r2_i	eor_r0-r0-r1_lsl_i eor_r3-r2-r1_lsl_i eor_r2-r0-r3 eor_r2-r2_i add_r2-r2_i
tst_r0_i mvn_eq_r1-r2 sub_r1-r1-r2_lsr_i add_r2-r1-r1_ror_i bfi_r1-r2_i_i orr_r2-r1_i eor_r2-r2-r1	tst_r0_i mvn_eq_r1-r2 sub_r1-r1-r2_ror_i orr_r2-r1_i eor_r2-r2-r1
eor_r0-r0_i rsb_r1-r0-r2 asr_r3-r0_i and_r1-r1-r3_asr_i mvn_r0-r3 ror_r3-r0-r0 rsb_r1-r1-r3 rsb_r0-r0-r1_asr_i	eor_r0-r0_i rsb_r1-r0-r2 mvn_r0-r0_asr_i bic_r1-r1-r0_asr_i ror_r3-r0-r0 rsb_r1-r1-r3 rsb_r0-r0-r1_asr_i
and_r0-r0-r1 cmp_r2-r0 mov_cs_r1-r0 lsl_r1-r1-r1 mvn_r2-r1 bic_r0-r0-r2 eor_r3-r0-r1	and_r0-r0-r1 cmp_r2-r0 mov_cs_r1-r0 lsl_r1-r1-r1 bic_r3-r1-r0
tst_r0_i add_ne_r1-r1-r0 add_eq_r1-r0_i and_r0-r1-r2_ror_i orr_r2-r0-r1 bfi_r3-r2_i_i sub_r1-r2-r3 orr_r2-r1_i and_r1-r2-r1_ror_i	add_r1-r1-r0 tst_r0_i add_cs_r1-r0_i bfi_r3-r1_i_i sub_r1-r1-r3 orr_r2-r1_i and_r1-r2-r1_ror_i
orr_r0-r1-r2_ror_i bic_r1-r3-r1 tst_r3-r2 sub_ne_r3-r3_i sub_eq_r3-r0-r1_ror_i mov_r0-r3	orr_r0-r1-r2_ror_i bic_r1-r3-r1 tst_r3-r2 sub_ne_r0-r3_i sub_eq_r0-r0-r1_ror_i
eor_r0-r1-r2_lsr_i orr_r3-r2_i lsr_r0-r0_i lsr_r3-r3_i rsb_r1-r0-r3_asr_i bfi_r2-r1_i_i	eor_r0-r1-r2_ror_i ror_r0-r0_i asr_r3-r2_i rsb_r1-r0-r3_asr_i bfi_r2-r1_i_i
mov_r0-r1 bic_r0-r1-r0 orr_r0-r2-r0_lsr_i bfi_r1-r3_i_i rsb_r3-r1-r2 bic_r1-r3_i eor_r1-r0-r1	bfi_r1-r3_i_i rsb_r3-r1-r2 bic_r1-r3_i eor_r1-r2-r1
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r3 add_r3-r0-r3 mov_r2-r3 and_r2-r2-r3 mov_r1-r2 add_r0-r2_i and_r0-r0-r1_ror_i	tst_r0-r1 add_ne_r3-r3-r2 lsl_cs_r3-r3_i add_r0-r3_i and_r0-r0-r3_ror_i
orr_r0-r1-r0 cmp_r0-r2 mov_hi_r2-r0 mov_r1-r2 sub_r3-r1-r0_ror_i bfi_r3-r3_i_i	orr_r0-r1-r0 cmp_r0-r2 mov_cs_r2-r0 sub_r3-r2-r0_ror_i bfi_r3-r3_i_i
orr_r0-r1-r2_lsr_i sub_r1-r0_i cmp_r3_i mvn_cc_r2-r0 mvn_cs_r2-r0 rsb_r1-r2-r1	orr_r0-r1-r2_lsr_i sub_r1-r0_i add_r1-r0-r1
tst_r0-r1 eor_ne_r0-r2-r1_lsr_i eor_eq_r0-r0-r3 mvn_r2-r1 eor_r0-r2-r0 cmp_r1-r3 sub_cc_r1-r0_i bic_r0-r1-r3 orr_r1-r0-r3	tst_r1-r0 eor_ne_r0-r2-r1_lsr_i eor_ls_r0-r3-r0 mvn_r2-r1 cmp_r1-r3 eor_r0-r2-r0 sub_cc_r1-r0_i orr_r1-r1-r3
cmp_r0_i sub_ne_r1-r1-r0 sub_eq_r1-r2-r0 and_r1-r0-r1_lsr_i and_r0-r3_i sub_r0-r3-r0 ror_r3-r0_i sub_r3-r3-r1 bfi_r0-r3_i_i	cmp_r0_i sub_ne_r1-r1-r0 sub_eq_r1-r2-r0 and_r1-r0-r1_lsr_i bic_r0-r3_i rsb_r3-r1-r3_ror_i bfi_r0-r3_i_i
lsr_r0-r1_i sub_r1-r2-r0_lsr_i tst_r1_i rsb_eq_r1-r1_i rsb_r3-r3-r1	sub_r1-r2-r1_lsr_i tst_r1_i rsb_eq_r1-r1_i rsb_r3-r3-r1
rsb_r0-r1-r2_lsr_i bic_r1-r3_i sub_r3-r0-r1_lsr_i lsr_r0-r3_i eor_r3-r3-r0_lsl_i bic_r2-r3_i	rsb_r0-r1-r2_lsr_i sub_r3-r0-r3_lsr_i lsr_r0-r3_i eor_r3-r3-r0_lsl_i bic_r2-r3_i
mvn_r0-r1 sub_r2-r0-r3 tst_r1_i rsb_eq_r0-r0-r2 rsb_r3-r0-r2	rsb_r0-r3_i tst_r1_i mvn_r3-r1 mov_ne_r3-r0
tst_r0-r1 sub_ne_r1-r1_i ror_r2-r0-r2 lsl_r0-r1_i and_r0-r2-r0 eor_r3-r2-r0_lsl_i orr_r0-r3-r2_ror_i	tst_r0-r1 sub_ne_r1-r1_i ror_r2-r0-r2 and_r0-r2-r1_lsl_i eor_r3-r2-r0_lsl_i orr_r0-r3-r2_ror_i
eor_r0-r0-r1 ror_r1-r1-r0 orr_r1-r2-r1 bfi_r3-r1_i_i and_r2-r3_i bfi_r0-r2_i_i bfi_r3-r0_i_i	eor_r0-r0-r1 ror_r1-r1-r0 orr_r1-r2-r1 bfi_r3-r0_i_i bfi_r3-r1_i_i
tst_r0-r1 orr_ne_r2-r3-r1_lsr_i orr_eq_r2-r3-r0 sub_r1-r2-r3 and_r0-r1-r2	tst_r0-r1 lsr_ne_r0-r1_i bic_r0-r0-r3
eor_r0-r0-r1 orr_r2-r1-r0 add_r1-r2-r2_lsr_i orr_r3-r1_i mvn_r0-r3 orr_r2-r0_i orr_r2-r2_i	orr_r2-r1-r0 add_r1-r2-r2_lsr_i orr_r3-r1_i mvn_r0-r3 orr_r2-r0_i
bfi_r0-r1_i_i eor_r1-r2-r0 tst_r1-r3 mvn_eq_r0-r1 bfi_r1-r0_i_i lsr_r2-r1_i mov_r1-r2	bfi_r0-r1_i_i eor_r1-r2-r0 tst_r1-r3 mvn_eq_r0-r1 bfi_r1-r0_i_i lsr_r1-r1_i
bfi_r0-r1_i_i and_r2-r0-r1 lsl_r3-r0_i orr_r1-r0_i asr_r0-r3-r1 and_r2-r2-r1 add_r0-r0-r0_asr_i orr_r2-r2-r0	bfi_r0-r1_i_i and_r2-r0-r1 orr_r1-r0_i lsl_r3-r0_i asr_r0-r3-r1 add_r0-r0-r0_asr_i orr_r2-r2-r0
sub_r0-r1_i mvn_r2-r0 bic_r3-r3-r0 eor_r0-r0-r2 bfi_r2-r0_i_i lsl_r1-r3-r2	bic_r1-r3-r3
bfi_r0-r1_i_i ror_r1-r0_i bic_r2-r1_i bic_r1-r2_i bic_r1-r1_i bic_r2-r1_i	bfi_r0-r1_i_i ror_r1-r0_i bic_r2-r1_i
mvn_r0-r1 and_r1-r0-r2 bic_r3-r0_i eor_r1-r1-r3 rsb_r0-r1-r2 and_r2-r0_i	unk and_r2-r1_i
sub_r0-r1-r2_ror_i mov_r2-r0 cmp_r3-r0 eor_lt_r3-r3_i eor_ge_r3-r1-r2 and_r0-r3_i	sub_r0-r1-r2_ror_i cmp_r3-r0 eor_ge_r3-r1-r0 eor_lt_r3-r3_i and_r0-r3_i
tst_r0-r1 mov_ne_r1-r0 mov_eq_r1-r0 bfi_r0-r1_i_i and_r0-r1-r0_lsl_i and_r1-r0-r1	mov_r1-r0 bfi_r0-r0_i_i and_r1-r1-r0_lsl_i
bfi_r0-r1_i_i lsr_r2-r0-r1 mov_r1-r2 eor_r0-r1_i eor_r3-r1-r0_lsr_i rsb_r2-r0-r3 and_r0-r0-r2_lsr_i mvn_r3-r0	bfi_r0-r1_i_i lsr_r2-r0-r1 eor_r0-r2_i eor_r3-r2-r0_lsr_i rsb_r2-r0-r3 and_r0-r0-r2_lsr_i mvn_r3-r0
mvn_r0-r1 rsb_r2-r0-r2 orr_r3-r0_i rsb_r1-r2-r3_asr_i orr_r0-r2-r0 add_r0-r1-r0	mvn_r0-r1 rsb_r2-r0-r2 rsb_r1-r2-r0_asr_i orr_r0-r2-r0 add_r0-r1-r0
sub_r0-r0-r1 and_r2-r0_i bic_r2-r2-r3 mov_r3-r1 eor_r2-r2-r3 eor_r2-r2_i add_r0-r2_i and_r3-r0_i	sub_r0-r0-r1 bic_r2-r0-r3 eor_r2-r1-r2 sub_r0-r2_i and_r3-r0_i
mvn_r0-r1 bfi_r0-r0_i_i bic_r0-r0-r1 orr_r1-r1-r0 eor_r2-r1-r0_lsr_i mov_r0-r2 bfi_r1-r0_i_i	mvn_r0-r1 bfi_r0-r0_i_i orr_r1-r1-r0 eor_r2-r1-r0_asr_i bfi_r1-r2_i_i
rsb_r0-r1_i bic_r2-r0_i mvn_r3-r2 ror_r0-r3_i mov_r3-r0 lsr_r0-r3-r3	rsb_r0-r1_i bic_r2-r0_i mvn_r0-r2_ror_i lsr_r0-r0-r0
asr_r0-r1_i mvn_r2-r0 and_r1-r2-r1_ror_i bic_r0-r3_i sub_r3-r3-r1_asr_i sub_r0-r1-r0 orr_r0-r0-r3 eor_r2-r0_i	mvn_r2-r1_asr_i and_r1-r2-r1_ror_i bic_r0-r3_i sub_r3-r3-r1_asr_i sub_r0-r1-r0 orr_r0-r0-r3 eor_r2-r0_i
asr_r0-r1-r1 cmp_r2-r0 mvn_ls_r0-r2 add_r0-r0_i rsb_r3-r0-r2 ror_r1-r2_i rsb_r2-r1-r3	asr_r0-r1-r1 cmp_r2-r0 mvn_ls_r0-r2 add_r0-r0_i rsb_r3-r0-r2 sub_r2-r3-r2_ror_i
sub_r0-r1_i add_r1-r2-r2 tst_r1_i add_ne_r1-r3-r0_lsl_i add_eq_r1-r3-r3 bfi_r1-r1_i_i	tst_r2_i sub_r0-r1_i add_ls_r1-r3-r3 add_ne_r1-r3-r0_lsl_i bfi_r1-r1_i_i
rsb_r0-r1-r2_lsr_i sub_r3-r3-r0 lsr_r2-r1-r3 sub_r3-r0-r2_asr_i bfi_r2-r3_i_i bfi_r3-r2_i_i bic_r2-r3_i orr_r3-r2_i	rsb_r0-r1-r2_lsr_i sub_r3-r3-r0 lsr_r2-r1-r3 sub_r3-r0-r2_asr_i bfi_r3-r2_i_i orr_r3-r3_i
mov_r0-r1 lsr_r2-r0_i add_r0-r3-r1 add_r0-r0-r2_lsr_i rsb_r3-r0-r2_asr_i add_r0-r3-r3_ror_i	lsr_r2-r1_i add_r0-r3-r1 add_r0-r0-r2_lsr_i rsb_r3-r0-r2_lsr_i add_r0-r3-r3_ror_i
bfi_r0-r1_i_i orr_r0-r0_i lsr_r0-r0-r0 orr_r1-r0-r2 and_r0-r1_i sub_r3-r0_i bic_r2-r3-r0	mvn_r2_i
bfi_r0-r1_i_i bfi_r2-r0_i_i eor_r1-r2-r3_asr_i eor_r2-r1-r0 eor_r1-r2_i sub_r3-r2-r1	eor_r1-r2-r3_lsr_i eor_r2-r1-r0 eor_r1-r2_i sub_r3-r2-r1
lsr_r0-r1_i bfi_r2-r0_i_i sub_r3-r2-r1_ror_i rsb_r0-r1-r3 sub_r2-r3-r0 bic_r2-r0-r2 eor_r3-r2-r0	lsr_r0-r1_i bfi_r2-r0_i_i sub_r3-r2-r1_ror_i rsb_r0-r1-r3 and_r3-r0-r1
and_r0-r1_i mov_r2-r1 rsb_r3-r1-r2 lsl_r3-r3-r0 lsl_r2-r2-r0 sub_r0-r2_i bic_r1-r3-r0 bic_r2-r1-r2	bic_r2-r3-r3
cmp_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 add_r3-r1-r2 orr_r0-r3_i eor_r3-r0-r1 orr_r3-r0-r3 asr_r0-r3_i	rsb_r2-r1-r3 unk mov_r0-r3_asr_i
sub_r0-r0-r1 bfi_r2-r0_i_i sub_r1-r2-r0_asr_i and_r1-r2-r1_lsl_i bfi_r1-r1_i_i bfi_r0-r2_i_i ror_r2-r0-r1 lsl_r1-r2_i	sub_r0-r0-r1 bfi_r0-r2_i_i lsl_r1-r0_i
eor_r0-r1-r2 bic_r0-r0_i rsb_r2-r1-r0_lsl_i sub_r1-r2-r3 sub_r0-r2-r1 orr_r0-r0-r1_asr_i	eor_r0-r1-r2 bic_r0-r0_i rsb_r2-r1-r0_lsl_i sub_r1-r2-r3 orr_r0-r3-r1_asr_i
rsb_r0-r0-r1 bfi_r2-r2_i_i lsl_r3-r3-r3 and_r1-r1-r0_ror_i rsb_r0-r1-r2_lsr_i and_r3-r3-r0 bic_r0-r1-r3	rsb_r0-r0-r1 lsl_r3-r3-r3 and_r1-r1-r0_ror_i rsb_r0-r1-r2_lsr_i and_r3-r3-r0 bic_r0-r1-r3
tst_r0-r1 mvn_eq_r0-r1 and_r2-r3_i orr_r2-r2-r3 bfi_r0-r0_i_i bic_r0-r2-r0	tst_r1-r0 mvn_ls_r0-r1 bfi_r0-r0_i_i bic_r0-r3-r0
cmp_r0-r1 mvn_hi_r2-r1 and_r2-r1-r2_asr_i and_r2-r2_i bfi_r0-r2_i_i mvn_r2-r0 bic_r3-r0_i rsb_r0-r3-r2	cmp_r0-r1 mvn_hi_r2-r1 and_r2-r1-r2_asr_i bfi_r0-r2_i_i mvn_r2-r0 bic_r3-r0_i rsb_r0-r3-r2
tst_r0_i orr_eq_r1-r1_i cmp_r1-r2 sub_lt_r3-r2-r1 bic_r0-r3_i mov_r3-r0	tst_r0_i orr_cs_r1-r1_i cmp_r1-r2 sub_lt_r3-r2-r1 bic_r3-r3_i
sub_r0-r1-r2 mov_r3-r1 tst_r1-r3 eor_ne_r0-r3-r0 eor_eq_r0-r3-r2 eor_r0-r0-r2_lsl_i	tst_r1-r1 sub_r0-r1-r2 eor_r3-r1-r2_lsl_i lsl_ge_r0-r2-r1 eor_r0-r3-r0
ror_r0-r1-r1 mov_r1-r2 bic_r3-r0_i lsr_r0-r1-r1 eor_r1-r0-r1 sub_r2-r3-r1 and_r3-r2_i	ror_r0-r1-r1 bic_r3-r0_i eor_r1-r2-r2_lsr-r2 sub_r2-r3-r1 and_r3-r2_i
orr_r0-r1-r2_ror_i tst_r1-r0 orr_eq_r1-r1_i and_r0-r1-r0_lsl_i mvn_r3-r0 orr_r0-r1-r3 lsl_r1-r0-r0	sub_r1-r3-r3
bfi_r0-r1_i_i orr_r0-r0-r2 bic_r3-r2-r0 bic_r0-r3_i eor_r2-r0_i asr_r0-r2-r0 and_r1-r1_i bic_r3-r1-r0	and_r3-r1_i
cmp_r0-r1 rsb_eq_r2-r3_i and_r0-r1_i rsb_r2-r2-r3 orr_r3-r2-r0_lsr_i sub_r1-r3-r0_lsl_i orr_r0-r1_i	cmp_r0-r1 rsb_eq_r2-r3_i and_r0-r1_i rsb_r2-r2-r3 sub_r1-r2-r0_lsl_i orr_r0-r1_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r0 sub_r0-r2_i and_r1-r2-r0_lsr_i asr_r3-r1_i	tst_r0-r1 mov_r2-r0 mov_ne_r2-r1 and_r1-r2-r2_lsr_i asr_r3-r1_i
bic_r0-r1_i bic_r2-r1-r0 add_r3-r1_i bfi_r2-r2_i_i orr_r1-r2-r3 asr_r0-r1-r1	and_r2-r1_i add_r3-r1_i add_r2-r2-r2_lsl_i orr_r1-r2-r3 asr_r0-r1-r1
bfi_r0-r1_i_i add_r0-r1-r0_lsr_i tst_r2_i and_ne_r3-r0-r3_lsl_i bfi_r2-r3_i_i and_r2-r3-r2 mov_r3-r2	bfi_r0-r1_i_i add_r0-r1-r0_lsr_i tst_r2_i and_ne_r3-r0-r3_lsl_i bfi_r2-r3_i_i and_r3-r3-r2_ror_i
tst_r0-r1 sub_eq_r1-r2_i rsb_r1-r1_i bfi_r3-r1_i_i mvn_r1-r3 mvn_r3-r1	tst_r1-r0 sub_cs_r1-r2_i rsb_r1-r1_i bfi_r3-r1_i_i
bic_r0-r1_i and_r2-r0_i mov_r1-r2 and_r0-r2-r1 lsl_r0-r0_i bic_r1-r0_i eor_r0-r1_i	mov_r0_i
orr_r0-r1-r2_ror_i add_r3-r3_i lsr_r2-r3_i bic_r1-r3-r2 orr_r1-r0-r1 lsr_r0-r1-r1 add_r3-r0_i	orr_r0-r1-r2_ror_i add_r3-r3_i bic_r1-r3-r3_lsr_i orr_r1-r0-r1 lsr_r0-r1-r1 add_r3-r0_i
cmp_r0_i mov_ge_r1-r0 orr_r0-r1_i bic_r2-r0_i eor_r1-r0-r2	mov_r1_i
cmp_r0_i mov_ne_r1-r2 mov_eq_r1-r0 rsb_r0-r1_i mvn_r1-r0 bfi_r2-r1_i_i rsb_r2-r2_i rsb_r3-r1-r2 eor_r3-r3-r2_asr_i	cmp_r0_i mov_ne_r1-r2 mov_eq_r1-r0 sub_r1-r1_i bfi_r2-r1_i_i rsb_r2-r2_i rsb_r3-r1-r2 eor_r3-r3-r2_asr_i
cmp_r0_i sub_cc_r0-r0-r1 sub_cs_r0-r1-r0 and_r2-r1_i orr_r0-r0_i orr_r0-r2-r0 bfi_r1-r0_i_i	cmp_r0_i sub_cc_r0-r0-r1 sub_cs_r0-r1-r0 orr_r0-r0_i bfi_r1-r0_i_i
orr_r0-r1-r2_asr_i mvn_r1-r0 lsl_r3-r1-r0 asr_r1-r3_i bic_r2-r1_i lsl_r3-r2-r2 bic_r2-r3_i lsr_r3-r2_i	orr_r0-r1-r2_asr_i mvn_r1-r0 lsl_r3-r1-r0 asr_r1-r3_i bic_r2-r1_i lsl_r2-r2-r2 lsr_r3-r2_i
mov_r0-r1 tst_r1-r2 add_ne_r3-r0-r2 rsb_r0-r3-r1 rsb_r3-r0-r1	tst_r1-r2 add_ne_r3-r1-r2
add_r0-r1-r2 mvn_r2-r3 ror_r0-r0-r2 rsb_r3-r0-r2 ror_r0-r3-r1 bic_r1-r0_i orr_r1-r1-r0	add_r0-r1-r2 mvn_r2-r3 ror_r0-r0-r2 rsb_r3-r0-r2 ror_r1-r3-r1
lsr_r0-r1_i add_r2-r0-r0 mov_r0-r2 bfi_r3-r0_i_i mov_r1-r3 orr_r0-r1-r3	asr_r0-r1_i add_r2-r0-r0 bfi_r3-r2_i_i and_r0-r3-r3
orr_r0-r1_i eor_r1-r0-r1_lsl_i eor_r1-r2-r1_lsl_i eor_r1-r1_i asr_r3-r1_i asr_r2-r3_i	eor_r1-r1-r1_lsl_i eor_r1-r2-r1_lsl_i mov_r2-r1_asr_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r0 bic_r3-r2-r0 rsb_r0-r3-r1 sub_r1-r0-r3	and_r2-r0-r1 tst_r2-r1 rsb_ne_r1-r1-r2_lsl_i
rsb_r0-r1-r2 ror_r0-r0_i mvn_r3-r0 lsl_r3-r3_i bfi_r2-r3_i_i add_r1-r2-r2_asr_i	bic_r2-r2_i add_r1-r2-r2_asr_i
mov_r0-r1 bfi_r0-r0_i_i orr_r2-r1-r0 mvn_r1-r0 eor_r0-r2-r1_asr_i and_r1-r3-r0_lsl_i and_r2-r1_i	and_r2-r1_i
bic_r0-r1-r2 mvn_r2-r0 orr_r2-r3-r2 add_r1-r2_i lsl_r2-r1_i lsr_r0-r2-r2 orr_r1-r2-r0_ror_i	bic_r0-r1-r2 unk add_r1-r2_i lsl_r2-r1_i lsr_r0-r2-r2 orr_r1-r2-r0_ror_i
asr_r0-r0-r1 add_r0-r2-r0 rsb_r3-r0-r2 eor_r1-r3_i lsr_r1-r1-r0 eor_r0-r1_i mvn_r3-r0 orr_r1-r3_i	asr_r0-r0-r1 add_r0-r2-r0 rsb_r3-r0-r2 eor_r1-r3_i lsr_r1-r1-r0 mvn_r3-r1 orr_r1-r3_i
mvn_r0-r1 tst_r0_i orr_ne_r0-r2-r0_ror_i mov_r1-r0 add_r2-r1-r1 mov_r1-r2	mvn_r0-r1 tst_r0_i unk add_r1-r0-r0
tst_r0_i and_eq_r0-r1-r2 mvn_eq_r0-r3 mov_r2-r0 rsb_r3-r2-r1_lsr_i	tst_r0_i mvn_ls_r0-r3 rsb_r3-r0-r1_lsr_i
add_r0-r1-r2 bfi_r3-r2_i_i sub_r2-r3-r0_lsl_i and_r2-r2_i sub_r0-r2-r0_lsr_i bic_r1-r0-r2	add_r0-r1-r2 and_r2-r3_i sub_r0-r2-r0_lsr_i bic_r1-r0-r2
eor_r0-r1_i eor_r1-r2-r1 bfi_r3-r1_i_i bfi_r1-r0_i_i mov_r2-r3 eor_r1-r1-r2	eor_r0-r1_i eor_r1-r2-r1 bfi_r1-r0_i_i bfi_r3-r1_i_i eor_r1-r1-r3
bfi_r0-r1_i_i lsr_r1-r0-r0 ror_r2-r1-r1 mvn_r0-r2 and_r0-r0-r1 sub_r3-r2-r0_lsl_i bic_r3-r2-r3	bfi_r0-r1_i_i lsr_r1-r0-r0 ror_r2-r1-r1 bic_r0-r1-r2 sub_r3-r2-r0_lsl_i bic_r3-r2-r3
orr_r0-r1-r2 eor_r1-r0-r1_lsr_i sub_r2-r0_i add_r1-r1-r1 eor_r1-r1-r2 mov_r3-r1 rsb_r0-r2-r1 eor_r3-r0-r3	orr_r0-r1-r2 eor_r1-r0-r1_lsr_i sub_r2-r0_i eor_r1-r2-r1_lsl_i rsb_r0-r2-r1 eor_r3-r0-r1
cmp_r0-r1 sub_ne_r2-r1-r3 and_ge_r2-r1_i bic_r0-r2_i and_r2-r0_i	cmp_r0-r1 sub_ne_r2-r1-r3 and_ge_r2-r1_i and_r2-r2_i
eor_r0-r1-r2 rsb_r0-r0_i bic_r2-r0_i and_r0-r2_i bfi_r3-r0_i_i bfi_r1-r3_i_i orr_r0-r3-r1 bfi_r1-r0_i_i	unk orr_r0-r1-r3 bfi_r1-r0_i_i
eor_r0-r1-r2_lsr_i bic_r1-r0-r2 tst_r1-r2 mov_ne_r0-r3 bfi_r2-r0_i_i	eor_r0-r1-r2_lsr_i bfi_r2-r0_i_i
eor_r0-r1_i bic_r2-r3-r3 rsb_r2-r0-r2	eor_r0-r1_i rsb_r2-r0_i
eor_r0-r0-r1 eor_r0-r0-r1 sub_r1-r2-r0 rsb_r0-r1_i	sub_r1-r2-r0 rsb_r0-r1_i
tst_r0-r1 add_hi_r0-r0-r0_asr_i add_r2-r0-r2_lsr_i sub_r2-r2_i and_r1-r2-r3	add_r2-r0-r2_lsr_i sub_r2-r2_i and_r1-r2-r3
cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r1 add_r1-r0-r2_lsl_i orr_r1-r1-r3 bfi_r0-r1_i_i mvn_r1-r0 ror_r2-r1-r0 eor_r2-r0-r2_asr_i	orr_r1-r0-r3 bfi_r0-r1_i_i mvn_r1-r0 ror_r2-r1-r0 eor_r2-r0-r2_asr_i
cmp_r0-r1 rsb_eq_r2-r0-r1 mov_ls_r2-r0 cmp_r2_i mov_eq_r0-r3 eor_r0-r0_i	cmp_r0-r1 mov_ls_r2-r0 cmp_r2_i mov_eq_r0-r3 eor_r0-r0_i
orr_r0-r1_i eor_r2-r3-r1_lsr_i tst_r1-r0 sub_cc_r1-r1-r2_lsr_i and_r3-r1_i eor_r3-r3_i add_r2-r3-r3_lsl_i	and_r3-r1_i eor_r3-r3_i orr_r2-r3-r3_lsl_i
and_r0-r1_i eor_r0-r0-r1 sub_r2-r0-r1 ror_r0-r2_i add_r3-r2-r0_asr_i eor_r1-r3-r0	bic_r0-r1_i sub_r2-r0-r1 ror_r0-r2_i add_r3-r2-r0_ror_i eor_r1-r3-r0
mvn_r0-r1 bic_r0-r0-r2 sub_r2-r0_i tst_r0-r1 sub_ls_r1-r2-r0 orr_r3-r1-r0	mvn_r0-r1 bic_r0-r0-r2 unk
sub_r0-r0-r1_ror_i eor_r1-r2-r3 tst_r2-r1 add_hi_r2-r0-r0 mvn_r3-r2	mvn_r3-r2
mvn_r0-r1 lsr_r2-r1_i rsb_r0-r0-r1 bic_r0-r0-r0 sub_r3-r2_i bic_r2-r3-r3 sub_r2-r2-r3_asr_i eor_r3-r0-r2	lsr_r2-r1_i sub_r2-r2_i sub_r2-r3-r2_asr_i sub_r3-r2-r3
orr_r0-r1-r2_asr_i mov_r2-r0 bic_r0-r1-r0 and_r0-r0-r2	mov_r0_i
mvn_r0-r1 eor_r2-r0-r2 and_r2-r2-r0_ror_i mvn_r3-r2 rsb_r3-r3-r0_ror_i	mvn_r0-r1 eor_r2-r0-r2 and_r2-r2-r0_ror_i sub_r3-r2-r1_ror_i
rsb_r0-r1-r2 orr_r2-r1-r2 eor_r3-r2-r3_lsl_i and_r2-r3-r0 orr_r1-r1-r0_lsr_i sub_r2-r2-r1 bfi_r0-r2_i_i	rsb_r0-r1-r2 orr_r2-r1-r2 orr_r1-r1-r0_asr_i and_r2-r2-r0 sub_r2-r2-r1 bfi_r0-r2_i_i
cmp_r0-r1 and_ne_r1-r2-r0_lsr_i bfi_r1-r1_i_i and_r2-r1_i mov_r1-r2 eor_r2-r1_i	cmp_r0-r1 and_ne_r1-r2-r0_ror_i and_r2-r1_i mov_r1-r2 eor_r2-r1_i
mvn_r0-r1 rsb_r1-r0-r1_lsr_i rsb_r2-r1-r2_lsr_i and_r1-r2_i eor_r2-r0-r1_lsl_i mov_r0-r2	mvn_r0-r1 rsb_r1-r0-r1_lsr_i rsb_r2-r1-r2_lsr_i and_r1-r2_i eor_r0-r0-r1_ror_i
mov_r0-r1 and_r2-r0-r3 add_r0-r2_i rsb_r1-r0_i sub_r0-r0-r1 sub_r0-r0_i	and_r2-r1-r3 mvn_r0_i rsb_r0-r0-r2_lsl_i
mov_r0-r1 sub_r2-r2-r0 rsb_r2-r0-r2 and_r1-r3-r1 sub_r2-r1-r2 eor_r3-r1-r2 orr_r2-r3_i	sub_r2-r2-r1_lsl_i and_r1-r3-r1 sub_r2-r1-r2 eor_r3-r1-r2 orr_r2-r3_i
rsb_r0-r1_i and_r1-r0-r2_lsr_i add_r0-r1-r3_ror_i bic_r3-r0-r3 bic_r2-r3-r3 mvn_r1-r2	mvn_r1_i
ror_r0-r0-r0 and_r0-r1-r0 mvn_r2-r0 add_r2-r3-r2_asr_i mvn_r3-r2 and_r2-r3_i and_r1-r3-r2	and_r0-r1-r0_ror-r0 rsb_r0-r3-r0_ror_i and_r1-r0_i
and_r0-r1-r2 lsl_r0-r0_i bfi_r0-r0_i_i asr_r2-r1-r1 rsb_r0-r2-r0_asr_i mov_r2-r0	and_r0-r1-r2 lsl_r0-r0_i asr_r2-r1-r1 rsb_r2-r2-r0_asr_i
eor_r0-r1_i bic_r2-r3-r0 eor_r3-r3-r2 and_r2-r3_i sub_r1-r3-r2_lsr_i add_r2-r1-r2_asr_i	eor_r0-r1_i and_r2-r3-r0
orr_r0-r1-r2 bic_r0-r0-r0	bic_r0-r0-r0
rsb_r0-r1-r2 lsr_r0-r1-r0 and_r0-r0_i add_r3-r1_i eor_r3-r3-r0_lsl_i bic_r2-r3-r3 add_r2-r2-r1	and_r2-r1-r1
orr_r0-r1_i bic_r0-r1-r0	bic_r0-r0-r0
and_r0-r1-r2 orr_r2-r3-r2 and_r1-r2-r0 add_r3-r1-r1	and_r1-r1-r2 add_r3-r1-r1
cmp_r0-r1 rsb_eq_r2-r2_i add_ls_r2-r3-r0 lsl_r0-r3_i and_r3-r2-r0_asr_i bfi_r0-r3_i_i	lsl_r4-r3_i bic_r0-r4_i
tst_r0_i sub_eq_r1-r0-r2 orr_r3-r1_i bfi_r0-r3_i_i	orr_r3-r1_i bfi_r0-r3_i_i
orr_r0-r1-r2 lsl_r2-r0-r0 rsb_r3-r2-r1_lsl_i eor_r1-r3_i eor_r0-r1_i sub_r2-r0_i add_r1-r2-r2	orr_r0-r1-r2 lsl_r2-r0-r0 rsb_r3-r2-r1_lsl_i eor_r0-r3_i sub_r2-r0_i add_r1-r2-r2
and_r0-r1-r2 bic_r3-r0-r1 rsb_r1-r3_i	mov_r1_i
and_r0-r1-r2 mov_r2-r0	and_r2-r1-r2
bic_r0-r1-r1 lsl_r2-r1-r2 asr_r2-r2-r0	lsl_r2-r1-r2
bfi_r0-r0_i_i bic_r1-r2-r0 bic_r2-r1-r1 rsb_r1-r1-r2 and_r3-r1-r2 add_r1-r2_i sub_r3-r3-r1	mvn_r3_i
bic_r0-r1-r1 and_r2-r0_i and_r0-r2-r0 rsb_r1-r0-r3_lsl_i sub_r1-r1_i and_r1-r1_i mvn_r2-r1	unk and_r1-r1_i mvn_r2-r1
orr_r0-r1-r2_asr_i orr_r1-r3-r0 rsb_r2-r2-r3 and_r2-r1-r2_ror_i orr_r0-r3-r1 eor_r3-r2-r0_lsl_i mvn_r2-r3 mov_r1-r2	orr_r0-r1-r2_asr_i orr_r0-r0-r3 rsb_r2-r2-r3 and_r2-r0-r2_ror_i eor_r3-r2-r0_lsl_i mvn_r2-r3 mov_r1-r2
sub_r0-r1-r0_lsl_i and_r0-r0_i and_r2-r0-r2_lsl_i eor_r3-r0-r2	and_r3-r1_i
sub_r0-r0_i bfi_r1-r2_i_i eor_r0-r1-r0_lsl_i rsb_r2-r0_i eor_r1-r0-r2 bic_r3-r1-r0 mvn_r2-r3 bic_r0-r3-r2	sub_r0-r0_i bfi_r1-r2_i_i eor_r0-r1-r0_lsl_i rsb_r2-r0_i bic_r0-r2-r0
rsb_r0-r1-r2_lsr_i add_r2-r0_i mov_r3-r2	rsb_r0-r1-r2_lsr_i add_r3-r0_i
sub_r0-r1_i rsb_r2-r0_i rsb_r3-r1-r2_asr_i rsb_r1-r3-r2 rsb_r2-r1-r3_ror_i	rsb_r2-r1_i rsb_r3-r1-r2_asr_i rsb_r1-r3-r2 rsb_r2-r1-r3_ror_i
mov_r0-r1 eor_r2-r2-r0_ror_i mov_r3-r0 rsb_r0-r2-r3 bfi_r1-r0_i_i mov_r2-r1	eor_r2-r2-r1_asr_i rsb_r0-r2-r1 bfi_r1-r0_i_i mov_r2-r1
tst_r0-r1 orr_ls_r0-r2-r0_lsl_i bfi_r2-r1_i_i lsr_r2-r2_i add_r1-r2-r0	tst_r0-r1 orr_ls_r0-r2-r0_lsl_i bfi_r2-r1_i_i add_r1-r0-r2_lsr_i
tst_r0-r1 rsb_ls_r0-r1-r0 rsb_hi_r0-r2_i add_r0-r0-r0 mvn_r3-r0	tst_r0-r1 rsb_ls_r0-r1-r0 mvn_r3-r0_lsl_i
rsb_r0-r0-r1_lsl_i mvn_r2-r3 rsb_r1-r3_i ror_r3-r2_i eor_r3-r0-r3 rsb_r2-r3-r1 add_r1-r2-r2_lsr_i rsb_r0-r3-r1	rsb_r0-r0-r1_lsl_i mvn_r2-r3 rsb_r1-r3_i eor_r3-r0-r2_ror_i rsb_r2-r3-r1 add_r1-r2-r2_lsr_i rsb_r0-r3-r1
cmp_r0-r1 mvn_cs_r2-r3 lsl_r2-r2_i and_r1-r2_i rsb_r1-r1_i	mov_r1_i
tst_r0_i add_ge_r1-r2-r1 add_r3-r2_i bfi_r2-r1_i_i add_r3-r3_i sub_r2-r2-r3_lsr_i mov_r0-r2	tst_r0_i add_ge_r1-r2-r1 add_r3-r2_i bfi_r2-r1_i_i add_r3-r3_i sub_r0-r2-r3_lsr_i
asr_r0-r1-r2 add_r3-r1-r0_lsr_i bic_r1-r3_i mov_r3-r1	asr_r0-r1-r2 add_r3-r1-r0_lsr_i bic_r3-r3_i
cmp_r0-r1 and_hi_r1-r2-r0 and_r0-r1_i orr_r2-r1-r0	cmp_r0-r1 and_hi_r1-r2-r0 orr_r2-r1-r1
cmp_r0-r1 mov_ge_r0-r1 and_r2-r0-r3 ror_r0-r3-r2 sub_r1-r0_i mov_r3-r2 add_r0-r1-r3_lsl_i	cmp_r0-r1 mov_ge_r0-r1 and_r2-r0-r3 ror_r0-r3-r2 sub_r1-r0_i add_r0-r1-r2_lsl_i
mvn_r0-r1 ror_r2-r0_i	mvn_r2-r1_ror_i
cmp_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3 orr_r3-r0-r2 orr_r1-r0-r3 add_r3-r0-r1 ror_r1-r3_i and_r2-r1_i	cmp_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3 orr_r1-r0-r2 add_r3-r0-r1 ror_r1-r3_i and_r2-r1_i
tst_r0-r1 eor_cc_r2-r2_i lsl_r0-r2-r2	lsl_r0-r2-r2
tst_r0-r1 sub_hi_r2-r1-r3_lsl_i bfi_r0-r2_i_i and_r0-r0-r2 eor_r3-r1-r0 add_r3-r3-r0_lsr_i	bfi_r0-r2_i_i and_r0-r0-r2 eor_r3-r1-r0 add_r3-r3-r0_lsr_i
tst_r0_i add_lt_r1-r0-r0_lsr_i add_ge_r1-r0-r2_lsr_i sub_r3-r1_i eor_r1-r3-r1	tst_r0_i add_ge_r1-r0-r2_lsr_i sub_r3-r1_i eor_r1-r3-r1
lsl_r0-r1_i eor_r1-r2-r0_ror_i add_r1-r1-r1 and_r0-r1_i	add_r1-r2-r2 and_r0-r1_i
sub_r0-r1-r2 rsb_r3-r0-r3 lsl_r2-r3-r3 mov_r1-r2	sub_r0-r1-r2 rsb_r3-r0-r3 lsl_r1-r3-r3
add_r0-r1-r2_lsr_i mvn_r3-r0 lsr_r3-r3_i sub_r3-r3-r1	add_r0-r1-r2_lsr_i mvn_r3-r0 rsb_r3-r1-r3_lsr_i
eor_r0-r1_i mov_r2-r0 eor_r3-r0-r2_lsr_i tst_r2_i eor_lt_r1-r3-r0_ror_i and_r0-r1_i ror_r0-r0_i	and_r0-r1_i ror_r0-r0_i
orr_r0-r1-r0 eor_r2-r0_i eor_r3-r2_i lsr_r0-r3-r1	orr_r0-r1-r0 eor_r3-r0_i lsr_r0-r3-r1
tst_r0-r1 eor_cc_r0-r2_i eor_cs_r0-r3_i rsb_r3-r0-r1	tst_r0-r1 eor_cs_r0-r3_i rsb_r3-r0-r1
bic_r0-r0-r1 bfi_r2-r2_i_i rsb_r3-r0-r2 add_r1-r0-r3 and_r3-r1_i and_r1-r3-r0_asr_i	bic_r0-r0-r1 and_r3-r2_i and_r1-r3-r0_asr_i
ror_r0-r1-r2 orr_r1-r1-r0 orr_r0-r1_i add_r3-r0_i mov_r2-r3 add_r2-r2-r2_ror_i	ror_r0-r1-r2 orr_r1-r1-r0 orr_r0-r1_i add_r3-r0_i add_r2-r3-r3_ror_i
orr_r0-r1-r2_lsl_i mov_r2-r1 add_r1-r0_i bic_r0-r1_i asr_r3-r0_i and_r3-r3-r2 add_r1-r3-r3 mvn_r0-r1	orr_r0-r1-r2_lsl_i add_r0-r0_i and_r1-r0-r1_lsl_i mvn_r0-r1 orr_r0-r0_i
eor_r0-r1-r2 eor_r1-r1-r0	eor_r1-r2_i
tst_r0-r1 sub_eq_r2-r2-r1_lsr_i sub_r0-r1-r3 orr_r3-r0-r2 orr_r0-r3-r2 mov_r2-r0 sub_r3-r2_i	tst_r0-r1 sub_ge_r2-r2-r1_lsr_i sub_r0-r1-r3 orr_r0-r0-r2 sub_r3-r0_i
tst_r0-r1 rsb_cc_r2-r1-r0 sub_r0-r2-r1_asr_i sub_r3-r0_i sub_r1-r0-r3 orr_r3-r1-r3_lsl_i mvn_r2-r1 sub_r0-r2-r3_lsl_i rsb_r3-r0-r1_lsl_i	sub_r0-r2-r1_lsr_i sub_r3-r0_i sub_r1-r0-r3 add_r3-r1-r3_lsl_i mvn_r2-r1 sub_r0-r2-r3_lsl_i rsb_r3-r0-r1_lsl_i
tst_r0-r1 mvn_eq_r0-r1 rsb_r0-r0_i mvn_r1-r0	tst_r0-r1 mvn_eq_r0-r1 sub_r1-r0_i
cmp_r0-r1 mvn_cs_r0-r1 and_r2-r0-r2 bfi_r3-r2_i_i mov_r0-r2 and_r3-r3_i and_r3-r0-r3 and_r3-r3_i	cmp_r0-r1 mvn_cs_r0-r1 and_r2-r0-r2 bfi_r3-r2_i_i mov_r0-r2 and_r3-r3_i and_r3-r3-r2
tst_r0-r1 rsb_lt_r1-r2-r3_lsl_i rsb_ge_r1-r2-r0_asr_i bfi_r2-r1_i_i	tst_r0-r1 rsb_ge_r1-r2-r0_asr_i bfi_r2-r1_i_i
eor_r0-r1-r2_lsl_i sub_r2-r3_i tst_r0_i orr_ne_r3-r3-r2_ror_i bic_r2-r3_i	tst_r1_i sub_r2-r3_i orr_ne_r3-r3-r2_ror_i bic_r2-r3_i
tst_r0_i orr_ls_r1-r0-r1_lsr_i bfi_r2-r1_i_i mov_r1-r2 eor_r0-r1_i sub_r0-r0-r1	eor_r0-r2_i sub_r0-r0-r2
cmp_r0-r1 sub_lt_r0-r1-r2_lsl_i sub_ge_r0-r3-r2_lsr_i cmp_r0-r2 rsb_ge_r1-r0-r2_ror_i and_r2-r0-r1 and_r3-r2-r0 and_r1-r0-r3_lsr_i	cmp_r0-r1 sub_ge_r0-r3-r2_lsr_i sub_lt_r0-r1-r2_lsl_i cmp_r0-r2 rsb_ge_r1-r0-r2_ror_i and_r3-r0-r1 and_r1-r0-r3_lsr_i
tst_r0-r1 sub_hi_r0-r2-r0 sub_r0-r0-r3_lsr_i sub_r1-r0-r3 sub_r0-r1_i	sub_r0-r0-r3_lsr_i sub_r1-r0-r3 sub_r0-r1_i
rsb_r0-r0_i and_r0-r1-r0 mov_r1-r0	rsb_r0-r0_i and_r1-r1-r0
and_r0-r0_i add_r1-r0-r1_lsl_i bic_r0-r1_i and_r2-r0-r3_ror_i rsb_r1-r2_i and_r0-r2-r1 bfi_r1-r0_i_i	and_r0-r0_i add_r1-r0-r1_lsl_i and_r2-r1-r3_ror_i rsb_r1-r2_i bfi_r1-r0_i_i
lsr_r0-r0_i mvn_r1-r0	mvn_r1-r0_lsr_i
asr_r0-r0_i sub_r1-r0-r1 mvn_r2-r1	rsb_r1-r1-r0_asr_i mvn_r2-r1
tst_r0-r1 and_ne_r0-r1-r2 and_ne_r0-r1-r2_lsl_i sub_r0-r1-r0 rsb_r1-r0_i mvn_r3-r1 and_r2-r3_i	tst_r0-r1 and_ne_r0-r1-r2_lsl_i sub_r0-r1-r0 rsb_r1-r0_i mvn_r3-r1 and_r2-r3_i
mov_r0-r1 and_r2-r3-r0 sub_r0-r2-r3 rsb_r2-r1-r0 orr_r2-r2-r1_lsr_i bfi_r0-r2_i_i lsr_r2-r0_i	and_r2-r3-r1 sub_r0-r2-r3 rsb_r2-r1-r0 orr_r2-r2-r1_lsr_i bfi_r0-r2_i_i lsr_r2-r0_i
rsb_r0-r1-r2_lsr_i orr_r2-r0-r2_ror_i orr_r1-r2-r0_asr_i mov_r0-r1 sub_r0-r0-r1_asr_i	rsb_r0-r1-r2_lsr_i orr_r2-r0-r2_ror_i orr_r1-r2-r0_asr_i sub_r0-r1-r1_asr_i
and_r0-r1-r0_asr_i asr_r2-r0_i mvn_r3-r2 sub_r3-r3_i orr_r0-r3_i and_r1-r0_i	mov_r1_i
rsb_r0-r1_i mvn_r2-r0	sub_r2-r1_i
rsb_r0-r1-r0 orr_r2-r3-r0 mov_r0-r2 lsl_r0-r0-r0 ror_r2-r0_i mov_r3-r2	rsb_r0-r1-r0 orr_r2-r3-r0 lsl_r0-r2-r2 mov_r3-r0_ror_i
eor_r0-r0_i orr_r1-r2_i lsr_r2-r1-r0 rsb_r3-r2_i mov_r2-r3 lsl_r2-r2_i	orr_r1-r2_i eor_r0-r0_i lsr_r2-r1-r0 rsb_r3-r2_i lsl_r2-r3_i
eor_r0-r1_i eor_r0-r2-r0_asr_i cmp_r0-r2 rsb_cc_r0-r3-r0 sub_r3-r0-r2_lsl_i add_r2-r0-r3 ror_r3-r2_i	eor_r0-r2-r1_asr_i cmp_r0-r2 rsb_cc_r0-r3-r0 sub_r3-r0-r2_lsl_i add_r2-r0-r3 ror_r3-r2_i
and_r0-r0-r1 sub_r2-r0-r2 eor_r0-r2-r0 bic_r3-r0-r1	and_r0-r0-r1 sub_r2-r0-r2 bic_r3-r2-r1
and_r0-r1-r2 rsb_r3-r0_i add_r2-r3_i	and_r0-r1-r2 rsb_r2-r0_i
and_r0-r1_i mvn_r2-r1 eor_r1-r0-r3 and_r3-r0-r2 orr_r0-r0-r1_asr_i eor_r1-r0-r3_lsl_i	and_r0-r1_i orr_r1-r0-r3_asr_i
sub_r0-r1-r0_ror_i bfi_r1-r0_i_i sub_r0-r0-r1 and_r2-r0_i orr_r0-r1-r0 and_r1-r2-r0	sub_r0-r1-r0_ror_i sub_r0-r0-r1 and_r1-r0_i
ror_r0-r1-r0 rsb_r1-r0-r2_lsl_i mov_r2-r1 orr_r2-r1-r2_asr_i sub_r2-r2_i	ror_r0-r1-r0 rsb_r1-r0-r2_lsl_i orr_r2-r1-r1_asr_i sub_r2-r2_i
eor_r0-r1_i asr_r2-r0-r0 mov_r3-r2 bic_r2-r0_i add_r3-r3_i add_r0-r2-r3_ror_i asr_r2-r2-r0 add_r0-r0-r2_lsr_i	eor_r0-r1_i asr_r2-r0-r0 add_r3-r2_i bic_r2-r0_i add_r0-r2-r3_ror_i asr_r2-r2-r0 add_r0-r0-r2_lsr_i
orr_r0-r1-r2_asr_i orr_r1-r3-r2_ror_i orr_r1-r1-r2_lsr_i sub_r1-r1_i ror_r3-r1_i and_r2-r3-r2 eor_r3-r2-r0	orr_r0-r1-r2_asr_i orr_r1-r3-r2_ror_i orr_r1-r1-r2_lsr_i sub_r1-r1_i and_r2-r2-r1_ror_i eor_r3-r2-r0
add_r0-r0-r1_ror_i mov_r2-r1 ror_r0-r0_i eor_r1-r0-r2 add_r3-r1-r0 mov_r1-r3 and_r2-r1-r0_lsl_i	add_r0-r0-r1_ror_i ror_r0-r0_i eor_r1-r0-r1 add_r3-r1-r0 and_r2-r3-r0_lsl_i
and_r0-r1-r2 and_r0-r0_i sub_r2-r2-r0 rsb_r0-r2_i eor_r3-r2_i sub_r2-r3-r0_lsl_i eor_r3-r2-r3_lsl_i	and_r0-r1_i bic_r2-r2-r0 rsb_r0-r2_i eor_r3-r2_i sub_r2-r3-r0_lsl_i eor_r3-r2-r3_lsl_i
rsb_r0-r1-r0_ror_i ror_r0-r0_i eor_r0-r0_i eor_r2-r2_i lsr_r2-r2-r1 add_r1-r0-r2 sub_r2-r1-r0 lsr_r3-r2_i	lsr_r2-r2-r1 lsr_r3-r2_i
rsb_r0-r1-r0 orr_r2-r0_i mvn_r3-r2 mov_r2-r3 add_r3-r2_i sub_r2-r3_i ror_r0-r2_i	rsb_r0-r1-r0 orr_r3-r0_i add_r0-r3_i mvn_r0-r0_ror_i
bic_r0-r1_i mov_r2-r0 rsb_r0-r3-r1_lsr_i orr_r0-r0-r2	rsb_r0-r3-r1_lsr_i bic_r1-r1_i orr_r0-r1-r0
add_r0-r1_i sub_r2-r0-r1 mvn_r0-r2 eor_r1-r3-r2 and_r2-r2-r0 eor_r0-r1-r3_lsr_i and_r3-r2-r3 orr_r3-r0-r3	eor_r1-r3_i eor_r3-r1-r1_lsr_i
mov_r0-r1 eor_r1-r2_i and_r0-r0-r1_lsl_i asr_r3-r1-r0 eor_r2-r0_i sub_r1-r3-r2_lsr_i and_r2-r1-r2	eor_r2-r2_i and_r0-r1-r2_lsl_i asr_r3-r2-r0 add_r0-r0_i sub_r1-r3-r0_lsr_i and_r2-r0-r1
eor_r0-r0_i bfi_r1-r0_i_i lsl_r2-r1-r0 eor_r2-r2_i ror_r0-r1_i lsl_r1-r0-r2 sub_r3-r1-r0 rsb_r0-r0-r3	eor_r0-r0_i bfi_r1-r0_i_i lsl_r2-r1-r0 eor_r2-r2_i ror_r0-r1_i lsl_r1-r0-r2 sub_r0-r1-r0_lsl_i
cmp_r0-r1 mvn_lt_r2-r1 mvn_ge_r2-r1 eor_r3-r2_i and_r0-r3_i mov_r3-r0 and_r1-r3_i	mvn_r2-r1 and_r1-r2_i
mvn_r0-r1 rsb_r2-r1-r0	mvn_r2-r1_lsl_i
and_r0-r1-r0 lsr_r1-r0_i bic_r0-r0_i orr_r0-r1-r0_asr_i cmp_r1-r0 rsb_hi_r2-r1_i sub_r2-r2-r0	and_r0-r1-r0 orr_r1-r0-r0_lsr_i sub_r2-r2-r1_asr_i
mov_r0-r1 tst_r2-r0 orr_ne_r2-r0-r2 eor_r0-r1-r2_lsr_i	tst_r1-r2 orr_ne_r2-r1-r2 eor_r0-r1-r2_lsr_i
ror_r0-r0_i sub_r1-r0-r2 add_r1-r0-r1 eor_r2-r0-r1_ror_i	ror_r0-r0_i rsb_r1-r2-r0_lsl_i eor_r2-r0-r1_ror_i
cmp_r0_i add_ge_r1-r2_i orr_r1-r1_i bic_r2-r1_i orr_r3-r2-r1 rsb_r1-r1-r3	bic_r1-r3-r3
sub_r0-r1-r2 and_r3-r0-r2 rsb_r0-r3-r0_lsl_i mov_r2-r0	sub_r0-r1-r2 and_r3-r0-r2 rsb_r2-r3-r0_lsl_i
and_r0-r0-r1 orr_r2-r0-r3 bic_r0-r0-r2 mvn_r3-r0 sub_r3-r1-r3_lsl_i eor_r2-r3_i	add_r3-r1_i eor_r2-r3_i
eor_r0-r1-r2_asr_i add_r0-r0-r0 mvn_r1-r0 add_r2-r1-r1_asr_i	eor_r0-r1-r2_asr_i mvn_r1-r0_lsl_i add_r2-r1-r1_asr_i
rsb_r0-r0-r1 and_r1-r2-r0_asr_i orr_r3-r1_i bfi_r1-r3_i_i eor_r2-r3-r1 eor_r1-r2_i add_r1-r1_i add_r3-r2-r1_asr_i	rsb_r0-r0-r1 and_r1-r2-r0_asr_i orr_r3-r1_i bfi_r1-r3_i_i eor_r2-r3-r1 orr_r3-r2-r2_asr_i
orr_r0-r1-r2_asr_i bfi_r2-r1_i_i mov_r1-r2 cmp_r2-r1 sub_eq_r3-r0-r1 eor_r1-r1-r3	orr_r0-r1-r2_asr_i bfi_r2-r1_i_i sub_r3-r0-r2 eor_r1-r2-r3
tst_r0_i add_ne_r0-r1_i mov_ne_r0-r2 mov_r3-r0 ror_r3-r3_i	tst_r0_i mov_ne_r0-r2 ror_r3-r0_i
add_r0-r0-r0 and_r0-r1-r0 and_r2-r1-r3_lsr_i and_r3-r0_i rsb_r0-r3-r2_lsr_i	and_r0-r1-r0_ror_i and_r2-r1-r3_lsr_i and_r3-r0_i rsb_r0-r3-r2_lsr_i
and_r0-r1-r2 bic_r3-r0-r3 rsb_r2-r3_i rsb_r0-r2_i	and_r0-r1-r2 bic_r3-r0-r3 sub_r0-r3_i
mov_r0-r1 rsb_r2-r0_i add_r1-r0-r0_asr_i eor_r1-r1_i and_r0-r2-r1_ror_i mvn_r2-r0 mvn_r0-r2 orr_r0-r2-r0	mvn_r0_i
add_r0-r0-r1_ror_i mvn_r2-r0 orr_r1-r3-r2 mov_r2-r1 sub_r1-r1-r2_lsl_i and_r3-r0-r1_asr_i	add_r0-r0-r1_ror_i mvn_r2-r0 orr_r1-r3-r2 sub_r1-r1-r1_lsl_i and_r3-r0-r1_asr_i
mov_r0-r1 sub_r0-r0_i orr_r2-r1_i lsl_r3-r0-r2	orr_r2-r1_i sub_r0-r1_i lsl_r3-r0-r2
eor_r0-r1_i rsb_r1-r0_i bic_r2-r1-r0 eor_r3-r1-r0 orr_r2-r3-r2	eor_r0-r1_i rsb_r1-r0_i eor_r2-r0-r1
sub_r0-r0-r1_ror_i bfi_r0-r0_i_i rsb_r0-r0-r2_lsr_i add_r1-r2-r0_asr_i mvn_r0-r1 mvn_r2-r0	sub_r0-r0-r1_ror_i bfi_r0-r0_i_i rsb_r0-r0-r2_lsr_i add_r2-r2-r0_asr_i
orr_r0-r1_i add_r0-r1-r0_ror_i and_r2-r0_i add_r1-r2_i eor_r0-r2-r1_lsr_i and_r2-r0_i mvn_r0-r2 orr_r2-r2-r0_asr_i	mvn_r2_i
and_r0-r0-r1_lsl_i rsb_r0-r1-r0 orr_r0-r2-r0_asr_i orr_r2-r2_i orr_r2-r0-r2_lsr_i sub_r0-r1-r2_lsr_i and_r0-r0-r1_lsr_i	and_r0-r0-r1_lsl_i rsb_r0-r1-r0 orr_r0-r2-r0_asr_i orr_r2-r0-r2_lsr_i sub_r0-r1-r2_lsr_i and_r0-r0-r1_lsr_i
tst_r0-r1 add_eq_r0-r0-r2 rsb_r1-r2-r1_ror_i lsr_r3-r1_i eor_r2-r3-r0 and_r3-r3-r2 add_r1-r3_i	tst_r0-r1 add_eq_r0-r0-r2 rsb_r1-r2-r1_ror_i lsr_r3-r1_i bic_r3-r3-r0_ror_i add_r1-r3_i
orr_r0-r1-r2 eor_r3-r0_i and_r3-r2-r3 orr_r3-r3_i add_r2-r3_i	orr_r3-r2_i add_r2-r3_i
orr_r0-r1-r2_ror_i rsb_r1-r0-r2 sub_r0-r1_i rsb_r2-r0-r2 add_r3-r2_i orr_r1-r3-r2 sub_r1-r3-r1	orr_r0-r1-r2_ror_i add_r2-r0_i add_r3-r2_i orr_r1-r3-r2 sub_r1-r3-r1
asr_r0-r1_i rsb_r2-r1-r2 asr_r3-r3-r3 rsb_r1-r2-r3_lsl_i sub_r1-r1-r0	rsb_r0-r1-r1_asr_i asr_r3-r3-r3 rsb_r1-r2-r3_lsl_i sub_r1-r1-r0
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 add_r1-r0-r2 sub_r0-r1_i	mvn_r0_i
rsb_r0-r0-r1_lsl_i rsb_r0-r0-r2 rsb_r0-r1-r0_lsl_i rsb_r3-r0_i mov_r1-r3 sub_r0-r1_i	rsb_r0-r0-r1_lsl_i rsb_r0-r0-r2 rsb_r0-r1-r0_lsl_i rsb_r0-r0_i
sub_r0-r1_i mvn_r2-r0 and_r3-r2-r3_ror_i add_r0-r2-r3	rsb_r2-r1_i and_r3-r2-r3_ror_i add_r0-r2-r3
eor_r0-r0-r1 mvn_r2-r0 mvn_r1-r2 orr_r1-r2-r1	mvn_r1_i
mov_r0-r1 rsb_r2-r3-r0 orr_r2-r2-r0 lsl_r1-r2_i lsl_r2-r1_i	rsb_r2-r3-r1 orr_r2-r2-r1 lsl_r2-r2_i
add_r0-r0_i mov_r1-r0 orr_r0-r0-r2_lsl_i rsb_r3-r2-r1 rsb_r2-r3-r1 add_r3-r0-r2	add_r0-r0_i orr_r0-r0-r2_lsl_i add_r3-r0-r2
orr_r0-r1_i mov_r2-r0 eor_r1-r2-r1_asr_i asr_r2-r1-r1	orr_r0-r1_i eor_r1-r0-r0_asr_i asr_r2-r1-r1
tst_r0-r1 add_ne_r2-r1_i add_r3-r2-r0 orr_r0-r3_i and_r0-r0_i	mov_r0_i
tst_r0-r1 sub_ne_r1-r1-r0_asr_i sub_eq_r1-r2-r1_lsr_i eor_r2-r2_i sub_r0-r1-r2 and_r1-r0_i add_r3-r1-r1_lsr_i	tst_r0-r1 sub_ne_r1-r1-r0_asr_i sub_eq_r1-r2-r1_lsr_i rsb_r0-r2-r1 and_r3-r0_i
mov_r0-r1 lsl_r2-r0_i tst_r2-r3 sub_ne_r1-r0_i lsr_r3-r1-r1 and_r3-r3_i mov_r0-r3	mov_r0-r1 lsl_r2-r0_i tst_r2-r3 sub_ne_r1-r0_i lsr_r3-r1-r1 and_r0-r3_i
mvn_r0-r1 and_r2-r0-r2 sub_r3-r0-r2 ror_r3-r0-r3 asr_r0-r3-r0 bfi_r3-r1_i_i and_r2-r3-r0_ror_i rsb_r0-r3-r2	mvn_r0-r1 bic_r3-r0-r2 ror_r3-r0-r3 asr_r0-r3-r0 bfi_r3-r1_i_i and_r2-r3-r0_ror_i rsb_r0-r3-r2
rsb_r0-r0_i tst_r0-r1 rsb_eq_r2-r0-r1 and_r1-r1-r0 sub_r3-r1-r2 add_r0-r3-r2 and_r2-r0_i	rsb_r0-r0_i and_r0-r0-r1 and_r2-r0_i
tst_r0-r1 add_eq_r2-r0-r0_lsl_i eor_eq_r2-r1_i add_r0-r1-r2_asr_i add_r1-r0-r2 add_r2-r1_i mov_r3-r2 asr_r1-r3_i	tst_r0-r1 eor_cs_r2-r1_i add_r0-r1-r2_asr_i add_r1-r0-r2 add_r2-r1_i asr_r1-r2_i
cmp_r0_i rsb_eq_r1-r0-r1 orr_cc_r1-r0-r1 orr_r2-r3-r1_lsr_i and_r0-r2-r0_asr_i bic_r2-r2-r0 orr_r1-r3_i rsb_r2-r1-r2 orr_r3-r2_i	cmp_r0_i sub_eq_r1-r1_i orr_r2-r3-r1_lsr_i bic_r2-r2-r0_asr_i orr_r1-r3_i rsb_r2-r1-r2 orr_r3-r2_i
cmp_r0-r1 and_ge_r2-r1-r2 mov_r0-r2 add_r3-r0-r0	cmp_r0-r1 and_ge_r2-r1-r2 add_r3-r2-r2
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 asr_r3-r1_i	mvn_r3-r2_asr_i
mov_r0-r1 orr_r2-r0_i	orr_r2-r1_i
orr_r0-r1_i eor_r2-r0_i sub_r3-r0_i orr_r2-r2_i rsb_r0-r3-r2_lsl_i	eor_r2-r1_i orr_r2-r2_i bic_r3-r1_i rsb_r0-r3-r2_lsl_i
eor_r0-r1-r2_ror_i and_r3-r0_i add_r3-r2-r3_asr_i	add_r3-r2_i
lsr_r0-r1_i add_r2-r0-r0 add_r3-r2_i bic_r1-r3_i rsb_r0-r1-r3 sub_r2-r0_i orr_r0-r0-r2	add_r0-r1-r1 mov_r0-r0_asr_i unk
ror_r0-r1_i orr_r0-r2-r0 bic_r1-r0_i rsb_r0-r1-r3 lsr_r2-r2-r0	orr_r0-r2-r1_lsr_i bic_r1-r0_i rsb_r0-r1-r3 lsr_r2-r2-r0
mov_r0-r1 sub_r2-r0_i add_r3-r2_i sub_r1-r2-r3_asr_i lsr_r0-r3-r1 mov_r1-r0	sub_r2-r1_i add_r0-r2_i sub_r1-r2-r0_ror_i lsr_r1-r0-r1
eor_r0-r1_i mvn_r1-r0 add_r2-r1-r1 rsb_r0-r1-r2 asr_r0-r0-r0 mov_r3-r0	mvn_r1-r1 eor_r1-r1_i asr_r3-r1-r1
and_r0-r1-r0_lsr_i mvn_r2-r0 orr_r1-r3-r2 and_r2-r2-r1 rsb_r2-r2-r3_ror_i mvn_r0-r2	and_r0-r1-r0_lsr_i mvn_r2-r0 rsb_r2-r2-r3_ror_i mvn_r0-r2
eor_r0-r0-r1 add_r2-r3-r1_ror_i orr_r3-r3-r0 eor_r1-r0-r2 mvn_r2-r1 add_r0-r1-r2_lsl_i mov_r1-r3 add_r0-r0-r1	add_r2-r3-r1_ror_i eor_r0-r0-r1 orr_r3-r3-r0 eor_r1-r0-r2 mvn_r2-r1 add_r0-r1-r2_lsl_i add_r0-r0-r3
orr_r0-r1_i asr_r2-r0-r3 bic_r2-r2_i lsr_r0-r2_i	asr_r2-r1-r3 lsr_r0-r2_i
asr_r0-r0_i mvn_r1-r0 lsl_r1-r1-r1 tst_r2_i sub_ne_r3-r1_i mvn_r2-r3 lsr_r3-r3-r2	mvn_r1-r0_asr_i lsl_r1-r1-r1 tst_r2_i sub_ne_r3-r1_i mvn_r2-r3 lsr_r3-r3-r2
mov_r0-r1 and_r0-r2-r0 mvn_r1-r0	and_r0-r2-r1 mvn_r1-r0
orr_r0-r1-r2 add_r0-r1-r0 mvn_r1-r3 and_r2-r1-r0 orr_r3-r2_i	orr_r0-r1-r2 add_r0-r1-r0 bic_r1-r0-r3 orr_r3-r1_i
rsb_r0-r1-r2_ror_i and_r3-r0_i add_r2-r3-r3_lsr_i	rsb_r2-r1-r2_asr_i and_r2-r2_i
add_r0-r0-r1 mov_r2-r0 eor_r0-r2_i mov_r2-r0 orr_r1-r2_i add_r0-r1-r1 rsb_r2-r1-r0	add_r0-r0-r1 eor_r0-r0_i orr_r2-r0_i
add_r0-r1-r1_asr_i orr_r2-r0-r3 rsb_r2-r0-r2	add_r0-r1-r1_asr_i bic_r2-r3-r0
cmp_r0-r1 orr_cs_r0-r0-r2_lsl_i and_r1-r0_i	and_r1-r0_i
cmp_r0-r1 mvn_ge_r1-r2 mov_cs_r1-r2 sub_r0-r1_i and_r2-r0_i	cmp_r0-r1 mvn_ge_r1-r2 and_cc_r2-r1_i and_cs_r2-r2_i
and_r0-r1-r0 sub_r2-r2_i mvn_r1-r0 eor_r0-r1-r2 and_r1-r0_i sub_r1-r0-r1_lsr_i	sub_r2-r2_i and_r0-r1-r0 eor_r0-r0-r2 mvn_r1-r0
rsb_r0-r1_i mov_r1-r0 rsb_r2-r3-r1_ror_i lsl_r1-r2-r1	rsb_r0-r1_i rsb_r2-r3-r0_ror_i lsl_r1-r2-r0
mvn_r0-r1 mov_r1-r2 eor_r3-r0-r1_lsr_i asr_r1-r3_i orr_r3-r1_i mov_r2-r0 rsb_r0-r3-r2_lsr_i orr_r1-r1-r0	mvn_r0-r1 eor_r3-r0-r2_lsr_i lsr_r1-r3_i orr_r3-r1_i rsb_r0-r3-r0_lsr_i orr_r1-r1-r0
bic_r0-r1-r0 mvn_r2-r0 asr_r0-r0-r2 tst_r1-r0 eor_eq_r2-r2-r1 and_r3-r2-r0	unk bic_r3-r1-r1_asr-r1
tst_r0_i mov_eq_r1-r2 eor_r2-r1_i bic_r1-r3_i and_r1-r2-r1_asr_i and_r0-r1_i add_r2-r1-r0 sub_r0-r2_i	tst_r0_i mov_cs_r1-r2 eor_r2-r1_i and_r1-r2-r3_asr_i and_r0-r1_i add_r2-r1-r0 sub_r0-r2_i
mvn_r0-r1 ror_r1-r0-r1 and_r2-r1-r2_asr_i sub_r2-r3-r2 mov_r0-r2	mvn_r0-r1 ror_r1-r0-r1 and_r2-r1-r2_asr_i rsb_r0-r2-r3
mov_r0-r1 ror_r2-r0_i orr_r1-r2_i sub_r1-r1_i	ror_r2-r1_i orr_r1-r2_i sub_r1-r1_i
eor_r0-r0-r1_lsl_i mvn_r2-r0 sub_r0-r2-r3 mov_r2-r0	eor_r0-r0-r1_lsl_i mvn_r2-r0 sub_r2-r2-r3
orr_r0-r1-r0_lsr_i eor_r2-r2-r3_ror_i rsb_r1-r0_i mov_r0-r1 mov_r3-r0 and_r1-r2-r3_asr_i	eor_r2-r2-r3_ror_i orr_r0-r1-r0_lsr_i rsb_r1-r0_i and_r1-r2-r1_asr_i
and_r0-r0-r1 asr_r2-r1-r3 tst_r0_i add_eq_r0-r3-r0 mov_r3-r0 add_r2-r2-r3_asr_i and_r1-r0-r2	and_r0-r0-r1 tst_r0_i add_ge_r0-r3-r0 asr_r2-r1-r3 add_r2-r2-r0_asr_i and_r1-r0-r2
cmp_r0_i orr_ls_r0-r1-r0_ror_i orr_hi_r0-r1-r2 mov_r1-r0 rsb_r0-r2-r1 eor_r2-r0_i eor_r0-r2_i rsb_r3-r0_i	cmp_r0_i orr_hi_r0-r1-r2 orr_ls_r0-r1-r0_ror_i rsb_r0-r2-r0 eor_r2-r0_i eor_r0-r2_i rsb_r3-r0_i
cmp_r0-r1 mov_cc_r2-r1 mov_cs_r2-r0 rsb_r2-r2-r1 add_r0-r3-r2_lsl_i	sub_r2-r1-r0 cmp_r1-r0 mov_hi_r2-r1_lsl_i add_r0-r3-r2_lsl_i
tst_r0-r1 add_ne_r0-r2_i add_eq_r0-r3-r2_lsr_i rsb_r3-r1_i rsb_r3-r3-r2 orr_r0-r1-r0_lsl_i eor_r2-r0-r3 and_r2-r1-r2 and_r0-r2_i	rsb_r3-r1_i rsb_r3-r3-r2 bic_r2-r1-r3 and_r0-r2_i
mov_r0-r1 add_r0-r0-r0 ror_r1-r2_i orr_r2-r0-r1 add_r1-r2-r2	add_r0-r1-r1 orr_r1-r0-r2_ror_i add_r1-r1-r1
sub_r0-r1_i orr_r2-r0_i rsb_r1-r2-r3 tst_r2_i orr_ne_r2-r2-r1 eor_r1-r2_i lsl_r2-r1-r1	sub_r0-r1_i orr_r2-r0_i rsb_r1-r2-r3 orr_r2-r2-r1 eor_r1-r2_i lsl_r2-r1-r1
mov_r0-r1 rsb_r2-r1-r0_ror_i and_r1-r2-r3_lsr_i mov_r0-r2 orr_r1-r0-r1 mvn_r3-r1	rsb_r2-r1-r1_ror_i mvn_r3-r2
mvn_r0-r1 orr_r1-r0-r2	unk
sub_r0-r1-r2_lsr_i mov_r1-r0 rsb_r3-r1-r0_lsl_i	sub_r0-r1-r2_lsr_i rsb_r3-r0-r0_lsl_i
add_r0-r1_i and_r2-r2-r0 and_r3-r2-r0 eor_r2-r2-r3 and_r2-r2-r3	eor_r2-r3-r3
add_r0-r1_i rsb_r0-r0_i rsb_r0-r0_i orr_r0-r0-r1_lsl_i bfi_r1-r0_i_i	rsb_r0-r1_i rsb_r0-r0_i orr_r0-r0-r1_lsl_i bfi_r1-r0_i_i
bfi_r0-r1_i_i add_r2-r0-r1_asr_i bic_r1-r3-r2 mov_r0-r1	bfi_r0-r1_i_i add_r2-r0-r1_asr_i bic_r0-r3-r2
cmp_r0-r1 sub_ge_r2-r0_i sub_r3-r0-r2_ror_i rsb_r3-r3_i sub_r0-r3_i	cmp_r0-r1 sub_ge_r2-r0_i sub_r3-r0-r2_ror_i rsb_r0-r3_i
and_r0-r1-r2 add_r3-r0_i asr_r2-r3_i and_r3-r2-r3 lsr_r1-r3-r3 sub_r2-r3_i orr_r1-r1-r2 eor_r0-r1_i	and_r0-r1-r2 add_r3-r0_i and_r3-r3-r3_asr_i lsr_r1-r3-r3 sub_r2-r3_i orr_r1-r1-r2 eor_r0-r1_i
rsb_r0-r1-r2_asr_i mov_r1-r0 and_r3-r0-r1 bic_r3-r3-r0 tst_r2-r3 mov_ne_r0-r3 orr_r1-r3-r0_ror_i	rsb_r3-r1-r2_asr_i mov_r1-r3_ror_i
mov_r0-r1 sub_r2-r0-r3_lsl_i mvn_r0-r3 eor_r2-r0-r2_lsr_i bic_r1-r0-r2 rsb_r3-r1_i	mvn_r0-r3 sub_r2-r1-r3_lsl_i and_r1-r0-r2_lsr_i rsb_r3-r1_i
eor_r0-r0-r1 sub_r2-r2-r0 eor_r3-r1-r3 ror_r0-r2_i sub_r0-r3-r0	eor_r0-r0-r1 sub_r2-r2-r0 eor_r3-r1-r3 sub_r0-r3-r2_ror_i
mvn_r0-r1 rsb_r2-r2-r1 rsb_r2-r0-r2	rsb_r0-r2_i add_r2-r0-r1_lsl_i
ror_r0-r1_i eor_r1-r1-r0 add_r2-r1_i lsl_r0-r2_i rsb_r3-r1-r0 sub_r2-r1-r3	eor_r1-r1-r1_ror_i add_r2-r1_i rsb_r3-r1-r2_lsl_i sub_r2-r1-r3
eor_r0-r0-r1 tst_r2_i and_ne_r0-r0-r3_ror_i add_r2-r3-r0 sub_r2-r2-r3	eor_r0-r0-r1 tst_r2_i and_ne_r0-r0-r3_ror_i orr_r2-r0-r3_lsr_i
tst_r0_i eor_eq_r1-r2-r0 mov_r2-r1 sub_r3-r3-r2_lsr_i and_r1-r3_i	tst_r0_i eor_ge_r1-r2-r0 sub_r3-r3-r1_ror_i and_r1-r3_i
bic_r0-r0-r1 rsb_r2-r3-r0 and_r0-r2_i orr_r2-r0_i and_r3-r3_i add_r1-r3_i orr_r1-r3-r1_lsl_i asr_r3-r1-r2	sub_r3-r0-r0
orr_r0-r1-r2 eor_r2-r0-r1 orr_r0-r2-r1_ror_i and_r1-r0-r1 lsr_r3-r1-r1 eor_r2-r3-r1_asr_i mvn_r0-r2 mov_r3-r0	and_r1-r1-r1_ror_i lsr_r3-r1-r1 mvn_r2-r1_asr_i eor_r3-r2-r3
bic_r0-r1-r2 bic_r2-r0_i asr_r1-r2_i bic_r3-r2-r1	bic_r0-r1-r2 bic_r2-r0_i bic_r3-r2-r0_asr_i
cmp_r0_i eor_hi_r0-r1-r2 eor_r1-r0_i and_r0-r1_i	cmp_r0_i eor_hi_r0-r1-r2 and_cs_r0-r0_i
orr_r0-r1_i rsb_r2-r2_i lsr_r2-r2_i add_r1-r2_i bic_r3-r1-r0 mvn_r1-r3 sub_r3-r1_i rsb_r2-r3_i	orr_r0-r1_i rsb_r2-r2_i lsr_r2-r2_i add_r1-r2_i unk rsb_r2-r1_i
cmp_r0-r1 mvn_ne_r1-r0 add_r2-r1-r0_lsl_i rsb_r3-r2-r1	add_r2-r1-r0_lsl_i rsb_r3-r2-r1
mov_r0-r1 bfi_r2-r0_i_i rsb_r0-r1-r2	bfi_r2-r1_i_i rsb_r0-r1-r2
tst_r0-r1 mvn_ne_r1-r2 mov_r0-r3 add_r0-r1-r0_lsr_i	tst_r0-r1 mvn_ne_r1-r2 add_r0-r1-r3_lsr_i
bic_r0-r1-r2 orr_r1-r0-r2 mvn_r0-r1 orr_r0-r1-r0_ror_i	orr_r0-r1-r2 unk
sub_r0-r1_i orr_r2-r0_i orr_r1-r2-r0_ror_i mov_r3-r0 bic_r1-r1_i and_r1-r1-r3 rsb_r0-r1_i sub_r1-r0_i	sub_r0-r1_i bic_r1-r0_i rsb_r0-r1_i sub_r1-r0_i
add_r0-r0_i sub_r1-r2_i sub_r3-r2-r1 orr_r3-r3-r0_lsl_i add_r0-r1-r3_lsr_i	add_r0-r0_i sub_r1-r2_i lsl_r3-r0_i add_r0-r1-r3_lsr_i
and_r0-r1_i eor_r2-r3-r2_lsl_i sub_r0-r2-r0_asr_i sub_r1-r0_i	eor_r2-r3-r2_lsl_i sub_r1-r2_i
and_r0-r1_i tst_r0_i add_eq_r2-r2-r3 eor_r3-r0-r2 bic_r2-r3_i and_r2-r2-r0	and_r0-r1_i orr_r3-r2_i bic_r2-r0-r3
tst_r0-r1 mvn_ne_r0-r1 add_r2-r0-r2_ror_i add_r3-r0-r3 rsb_r1-r3-r2	rsb_r1-r3-r2_ror_i
cmp_r0-r1 rsb_hi_r1-r1-r0 add_hi_r1-r2-r0 rsb_r2-r1-r2_lsr_i mvn_r0-r2	cmp_r0-r1 add_hi_r1-r2-r0 rsb_r2-r1-r2_lsr_i mvn_r0-r2
sub_r0-r1_i and_r0-r0-r2 and_r3-r2-r0_lsr_i eor_r1-r3_i mov_r0-r1	sub_r0-r1_i and_r0-r0-r2 and_r3-r2-r0_lsr_i eor_r0-r3_i
and_r0-r0-r1 tst_r0-r2 mvn_ne_r2-r3 mvn_eq_r2-r3 orr_r3-r2-r0 add_r3-r3-r2_lsl_i	and_r0-r0-r1 mvn_r2-r3 orr_r3-r2-r0 add_r3-r3-r2_lsl_i
eor_r0-r1-r0 bfi_r2-r3_i_i mvn_r1-r0 rsb_r1-r1_i sub_r0-r1-r2 rsb_r0-r1-r0_lsl_i	eor_r0-r1-r0 bfi_r2-r3_i_i add_r0-r0_i add_r1-r0-r2_lsl_i rsb_r0-r1-r0_lsl_i
cmp_r0_i orr_ne_r1-r2-r1 orr_eq_r1-r2-r3_asr_i sub_r0-r3-r1 rsb_r2-r3-r0_lsr_i sub_r0-r2_i add_r1-r2-r2 rsb_r0-r0-r1	cmp_r0_i orr_ne_r1-r2-r1 orr_eq_r1-r2-r3_asr_i sub_r0-r3-r1 rsb_r2-r3-r0_lsr_i add_r0-r2_i
mvn_r0-r1 and_r2-r0_i add_r0-r2-r2 cmp_r2-r0 mov_ne_r2-r3 eor_r2-r2-r3_ror_i	unk sub_r2-r2-r2_lsr_i bic_r2-r3-r2_asr_i eor_r2-r2-r3_ror_i
rsb_r0-r0-r1_lsr_i eor_r1-r0_i lsl_r2-r1-r1 bic_r0-r2_i orr_r2-r0_i sub_r1-r0-r2	mvn_r1_i
eor_r0-r1-r2 orr_r3-r0_i eor_r1-r3-r2 orr_r2-r2-r1 mvn_r1-r2 mov_r3-r1 add_r2-r3_i and_r1-r2-r3_ror_i	orr_r3-r1_i orr_r1-r3-r2 mvn_r1-r1 orr_r2-r1_i and_r1-r2-r1_ror_i
rsb_r0-r1-r0_ror_i add_r0-r0-r2 rsb_r1-r0-r2 mov_r3-r1 eor_r2-r3-r1_lsr_i mvn_r1-r2 mov_r3-r1	sub_r1-r1-r0_ror_i eor_r2-r1-r1_lsr_i mvn_r3-r2
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 sub_r3-r2-r0_asr_i sub_r1-r2-r3 lsl_r2-r1_i eor_r2-r2-r1_asr_i	mov_r1-r0_asr_i lsl_r2-r1_i eor_r2-r2-r1_asr_i
tst_r0-r1 orr_ne_r2-r0-r2_ror_i bic_r0-r0-r2 asr_r1-r0_i add_r3-r0-r1 lsr_r0-r3_i	tst_r0-r1 orr_ne_r2-r0-r2_ror_i bic_r0-r0-r2 add_r3-r0-r0_asr_i lsr_r0-r3_i
rsb_r0-r1-r2 cmp_r1_i mov_lt_r1-r0 add_r2-r2-r1_ror_i mov_r0-r2	cmp_r1_i sub_lt_r1-r2-r1 add_r0-r2-r1_ror_i
asr_r0-r1_i ror_r1-r0_i and_r2-r1-r2_lsr_i mov_r3-r2 sub_r1-r3-r2 and_r1-r1-r2	sub_r1-r1-r1
asr_r0-r0_i sub_r0-r0-r1 rsb_r2-r1-r0 bic_r1-r1-r2 sub_r1-r1-r0_lsr_i eor_r0-r1-r0	rsb_r0-r1-r0_asr_i rsb_r2-r1-r0 bic_r1-r1-r2 sub_r1-r1-r0_lsr_i eor_r0-r1-r0
bfi_r0-r1_i_i lsr_r2-r2-r0 rsb_r3-r3-r2 sub_r0-r0-r3 add_r2-r0_i add_r1-r2_i	bfi_r0-r1_i_i lsr_r2-r2-r0 rsb_r3-r3-r2 sub_r0-r0-r3 add_r1-r0_i
add_r0-r1-r2 tst_r0-r1 mvn_eq_r3-r1 rsb_eq_r3-r2_i bfi_r3-r3_i_i	add_r0-r1-r2 tst_r0-r1 rsb_eq_r3-r2_i bfi_r3-r3_i_i
tst_r0-r1 and_eq_r1-r0_i eor_r0-r2-r1 orr_r3-r1-r0_lsr_i orr_r1-r0-r3 orr_r3-r1-r3 sub_r0-r3_i add_r1-r0_i	tst_r0-r1 and_cs_r1-r0_i eor_r0-r2-r1 orr_r3-r1-r0_lsr_i orr_r3-r0-r3 sub_r1-r3_i
ror_r0-r0_i eor_r1-r0-r1 rsb_r0-r2-r1_lsr_i orr_r3-r1-r0 rsb_r2-r3-r2_lsr_i sub_r2-r0-r2_lsr_i mov_r1-r0 bic_r2-r2-r1	eor_r1-r1-r0_ror_i rsb_r0-r2-r1_lsr_i orr_r3-r1-r0 rsb_r2-r3-r2_lsr_i sub_r2-r0-r2_lsr_i bic_r2-r2-r0
tst_r0-r1 add_ne_r0-r2-r3_lsr_i mov_r1-r3 orr_r0-r0-r2_asr_i sub_r3-r0-r1 rsb_r1-r3_i	tst_r0-r1 add_ne_r0-r2-r3_lsr_i orr_r0-r0-r2_asr_i sub_r3-r0-r3 rsb_r1-r3_i
orr_r0-r0-r1_asr_i and_r1-r0-r2 sub_r3-r0-r1 mvn_r1-r3 eor_r1-r3-r1 add_r1-r1-r3_lsl_i	orr_r0-r0-r1_asr_i bic_r3-r0-r2 mvn_r1_i add_r1-r1-r3_lsl_i
and_r0-r1-r2_lsl_i sub_r0-r3-r0_ror_i eor_r1-r0_i rsb_r3-r2_i rsb_r1-r1-r3 mvn_r0-r1 and_r2-r0_i ror_r0-r2_i	and_r0-r1-r2_lsl_i sub_r0-r3-r0_ror_i eor_r1-r0_i rsb_r0-r1-r2 and_r2-r0_i ror_r0-r2_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 lsl_r1-r1-r2 lsl_r1-r1_i add_r0-r2-r1 lsl_r0-r3-r0	tst_r0-r1 mvn_ne_r2-r0 mvn_cs_r2-r1 lsl_r0-r3-r2
tst_r0-r1 mov_ne_r0-r2 orr_r2-r1-r0_lsl_i lsl_r0-r0-r2 add_r2-r0-r0 eor_r3-r2-r0 add_r3-r3_i	tst_r0-r1 mov_ne_r0-r2 orr_r2-r1-r0_lsl_i lsl_r0-r0-r2 eor_r3-r0-r0_lsl_i add_r3-r3_i
cmp_r0-r1 mov_cs_r0-r1 eor_eq_r0-r2-r3 add_r2-r2-r0_lsr_i eor_r0-r1-r3 add_r0-r0-r0 orr_r3-r1-r0_lsr_i orr_r1-r3_i and_r2-r2-r1_ror_i mvn_r0-r2	cmp_r0-r1 mov_cs_r0-r1 eor_eq_r0-r2-r3 add_r2-r2-r0_lsr_i lsl_r0-r3_i orr_r3-r1-r0_lsr_i orr_r1-r3_i and_r2-r2-r1_ror_i mvn_r0-r2
mov_r0-r1 add_r2-r3_i and_r0-r0-r2_lsl_i sub_r0-r0_i add_r1-r0_i rsb_r1-r3-r1 sub_r0-r1_i	add_r2-r3_i and_r0-r1-r2_lsl_i add_r1-r3_i sub_r0-r0-r1
rsb_r0-r1_i lsr_r2-r0_i mvn_r3-r2 eor_r3-r3-r2 rsb_r3-r3-r2 mvn_r0-r3	rsb_r0-r1_i mvn_r3-r0_lsr_i sub_r0-r3_i
and_r0-r1_i rsb_r2-r1-r3_lsr_i eor_r1-r0-r2 and_r3-r1-r0 mvn_r2-r3 and_r1-r1-r2_lsl_i	rsb_r2-r1-r3_lsr_i and_r3-r1_i unk and_r1-r2-r0_lsl_i
lsr_r0-r0-r1 sub_r2-r1-r0 rsb_r1-r2-r0_lsr_i add_r3-r1-r0 and_r0-r3-r2 sub_r1-r3-r0 rsb_r1-r1-r3 bfi_r0-r1_i_i	lsr_r0-r0-r1 sub_r2-r1-r0 rsb_r1-r2-r0_lsr_i add_r3-r1-r0 and_r0-r3-r2 bfi_r0-r0_i_i
tst_r0-r1 mov_ne_r2-r1 sub_ne_r2-r3_i and_r0-r2-r0 lsr_r0-r0-r0 eor_r3-r2-r0_asr_i	tst_r0-r1 sub_ne_r2-r3_i and_r0-r2-r0 lsr_r0-r0-r0 eor_r3-r2-r0_asr_i
bfi_r0-r1_i_i rsb_r2-r2-r3_ror_i cmp_r2-r0 orr_ne_r0-r0-r3 orr_eq_r0-r0_i asr_r3-r0_i	bfi_r0-r1_i_i rsb_r2-r2-r3_ror_i cmp_r2-r0 orr_ne_r0-r0-r3 asr_r3-r0_i
orr_r0-r1_i and_r1-r1_i sub_r0-r0_i eor_r2-r0-r1 and_r2-r2-r3 rsb_r3-r2_i and_r2-r3_i sub_r1-r2-r3	orr_r0-r1_i and_r1-r1_i rsb_r2-r0-r1 bic_r2-r3-r2 rsb_r3-r2_i and_r2-r3_i sub_r1-r2-r3
orr_r0-r1_i bic_r1-r0_i bic_r2-r1_i add_r3-r2-r2_asr_i tst_r3-r2 rsb_eq_r2-r3-r2 add_r3-r2-r2	bic_r2-r1_i add_r3-r2-r2_asr_i tst_r3-r2 rsb_eq_r2-r3-r2 add_r3-r2-r2
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r1 eor_r2-r0_i bic_r3-r0-r2	tst_r0-r1 mov_eq_r2-r1 and_r3-r2_i
sub_r0-r1_i add_r2-r0-r3 orr_r3-r2-r3_lsl_i add_r3-r2-r3 rsb_r1-r3_i ror_r0-r1_i orr_r2-r0_i mvn_r0-r2	sub_r0-r1_i add_r2-r0-r3 orr_r3-r2-r3_lsl_i add_r3-r2-r3 rsb_r1-r3_i mvn_r0-r1_ror_i bic_r0-r0_i
orr_r0-r1_i tst_r2-r0 add_ne_r2-r3_i add_eq_r2-r1-r3 sub_r2-r3-r2	orr_r0-r1_i tst_r2-r0 mov_ne_r1_i rsb_r2-r1_i
rsb_r0-r1_i bic_r2-r0_i and_r1-r0_i rsb_r3-r1-r2_lsr_i bic_r2-r1-r3 and_r2-r2-r1_asr_i and_r0-r3-r2	and_r0-r0_i
cmp_r0-r1 add_ge_r1-r0-r2 orr_r2-r3-r1 bfi_r1-r1_i_i sub_r0-r2-r1 and_r1-r1_i and_r3-r1-r0	eor_r3-r0-r0
mov_r0-r1 tst_r2-r0 add_ne_r3-r2_i add_eq_r3-r3_i rsb_r3-r2-r3 asr_r0-r3_i	tst_r2-r1 add_r3-r3_i add_ne_r3-r2_i rsb_r3-r2-r3 asr_r0-r3_i
eor_r0-r0_i and_r1-r2-r1_lsr_i orr_r3-r0-r1_lsr_i eor_r2-r0-r3_lsl_i and_r0-r2-r1_ror_i eor_r2-r0_i mov_r0-r2 bic_r2-r0_i	eor_r0-r0_i and_r1-r2-r1_lsr_i orr_r3-r0-r1_lsr_i eor_r2-r0-r3_lsl_i and_r0-r2-r1_ror_i eor_r2-r0_i bic_r2-r2_i
bfi_r0-r0_i_i sub_r1-r0-r2_ror_i rsb_r3-r1-r2 bic_r1-r1-r2 mvn_r2-r1 add_r2-r2-r3 orr_r3-r2-r3	bfi_r0-r0_i_i sub_r1-r0-r2_ror_i rsb_r3-r1-r2 unk add_r2-r2-r3 orr_r3-r2-r3
sub_r0-r1-r2 mov_r1-r0 tst_r0-r1 eor_eq_r0-r1-r3 add_r0-r0-r0_asr_i	sub_r0-r1-r2 cmp_r0_i mov_cc_r0-r3 add_r0-r0-r0_asr_i
and_r0-r0-r1 ror_r2-r2_i add_r3-r3-r0 orr_r1-r3-r0 sub_r0-r2-r1_lsl_i bfi_r2-r0_i_i	ror_r2-r2_i bfi_r2-r2_i_i
and_r0-r1-r2_lsl_i lsl_r0-r0_i mov_r2-r0 mvn_r3-r2 lsl_r1-r3_i eor_r3-r3-r1	and_r0-r1-r2_lsl_i mvn_r3-r0_lsl_i eor_r3-r3-r3_lsl_i
eor_r0-r1_i and_r2-r0-r1 add_r0-r0-r1 sub_r0-r2-r0_asr_i sub_r0-r0-r2_lsl_i mov_r2-r0 mov_r3-r2 add_r0-r3_i	bic_r2-r1_i add_r0-r2-r1 sub_r0-r2-r0_asr_i add_r0-r0_i sub_r0-r0-r2_lsl_i
rsb_r0-r1-r2 orr_r3-r2-r0 sub_r2-r0_i sub_r3-r2-r3 bic_r1-r1-r3 mvn_r2-r1 add_r0-r2-r2_asr_i	rsb_r0-r1-r2 orr_r3-r2-r0 sub_r2-r0_i sub_r3-r2-r3 unk add_r0-r2-r2_asr_i
eor_r0-r0_i bic_r1-r1-r2 and_r2-r0-r1 add_r1-r3-r2_lsl_i orr_r3-r1_i mov_r0-r3 bic_r0-r0_i	eor_r0-r0_i bic_r1-r1-r2 and_r2-r0-r1 add_r1-r3-r2_lsl_i bic_r0-r1_i
mov_r0-r1 lsl_r0-r0_i bfi_r1-r2_i_i tst_r2-r1 and_ne_r0-r0-r1 bfi_r0-r0_i_i	lsl_r0-r1_i bfi_r1-r2_i_i tst_r2-r1 and_ne_r0-r0-r1 bfi_r0-r0_i_i
cmp_r0-r1 rsb_eq_r0-r2-r1_asr_i asr_r1-r3-r0 mov_r3-r1 mov_r2-r3 sub_r0-r2_i rsb_r3-r0_i	cmp_r0-r1 rsb_eq_r0-r2-r1_lsr_i asr_r3-r3-r0 rsb_r3-r3_i
lsr_r0-r0_i and_r1-r0_i add_r1-r1_i mov_r0-r1 orr_r2-r0_i orr_r2-r2_i ror_r2-r2_i	lsr_r0-r0_i and_r1-r0_i add_r0-r1_i orr_r2-r0_i ror_r2-r2_i
eor_r0-r1_i ror_r2-r1_i sub_r3-r0_i mvn_r1-r2 rsb_r1-r1-r3 rsb_r2-r3-r1	mvn_r1-r1_ror_i rsb_r2-r1-r1_lsr_i
and_r0-r1-r0 add_r2-r2_i tst_r1-r2 eor_eq_r3-r0-r1 orr_r0-r3-r1	add_r2-r2_i tst_r1-r2 orr_ls_r3-r1_i orr_r0-r3-r1
rsb_r0-r1-r0 mov_r2-r3 tst_r0-r2 mov_eq_r3-r2 bic_r0-r3_i	bic_r0-r3_i
cmp_r0_i add_eq_r1-r1-r1_lsr_i sub_r2-r1-r3 bic_r1-r1-r2 lsl_r1-r1_i orr_r0-r0-r1_lsl_i mvn_r2-r0	cmp_r0_i add_eq_r1-r1-r1_lsr_i sub_r2-r1-r3 bic_r1-r1-r2 orr_r0-r0-r1_lsl_i mvn_r2-r0
orr_r0-r1_i orr_r1-r1-r0_ror_i orr_r0-r1_i orr_r0-r0_i sub_r2-r0_i orr_r2-r0-r2_lsr_i	orr_r0-r1_i orr_r1-r0-r0_ror_i sub_r2-r1_i orr_r2-r1-r2_lsr_i
eor_r0-r1_i rsb_r2-r3-r2 mov_r3-r1 eor_r0-r0-r3_lsr_i rsb_r2-r2-r3 eor_r3-r0-r2 add_r0-r3-r2 and_r2-r0-r2_lsl_i	rsb_r2-r3-r2 eor_r0-r1_i eor_r0-r0-r0_lsr_i rsb_r2-r2-r1 eor_r3-r0-r2 add_r0-r3-r2 and_r2-r0-r2_lsl_i
bfi_r0-r1_i_i rsb_r1-r2-r3_lsl_i and_r3-r2_i rsb_r1-r2-r1 and_r3-r3-r0 mov_r2-r3 eor_r1-r1-r0 orr_r3-r2-r1	bfi_r0-r1_i_i rsb_r1-r2-r3_lsl_i and_r3-r2_i rsb_r1-r2-r1 and_r2-r0-r3 eor_r1-r1-r0 orr_r3-r2-r1
rsb_r0-r1_i rsb_r0-r0_i rsb_r2-r3-r0 bfi_r0-r2_i_i add_r2-r0_i add_r0-r2_i sub_r0-r0-r2	mov_r0_i
cmp_r0-r1 mvn_lt_r0-r2 sub_r3-r0-r2 rsb_r3-r3_i mov_r0-r3 rsb_r0-r0_i ror_r0-r0-r0	cmp_r0-r1 mvn_lt_r0-r2 sub_r3-r0-r2 add_r0-r3_i ror_r0-r0-r0
bic_r0-r0_i and_r0-r0_i lsr_r1-r0_i ror_r2-r1_i rsb_r2-r1-r2 add_r2-r2_i asr_r1-r2_i	rsb_r1-r0-r0
orr_r0-r1-r0 eor_r1-r2-r3_lsr_i rsb_r3-r3-r0_lsl_i and_r0-r3-r1_lsl_i mov_r2-r0 bfi_r2-r2_i_i orr_r1-r2_i add_r3-r1_i	orr_r0-r1-r0 eor_r1-r2-r3_asr_i rsb_r3-r3-r0_lsl_i and_r0-r3-r1_lsl_i add_r2-r0_i bfi_r2-r0_i_i add_r3-r2_i
bic_r0-r1_i bfi_r1-r0_i_i bic_r2-r0_i orr_r2-r2-r1 add_r1-r3-r2_ror_i eor_r2-r1_i	bic_r0-r1_i bfi_r1-r0_i_i orr_r2-r0-r1 add_r1-r3-r2_ror_i eor_r2-r1_i
tst_r0-r1 orr_eq_r0-r2-r0_ror_i sub_eq_r0-r3-r1_ror_i tst_r0-r2 sub_ne_r3-r0-r1 sub_r1-r3_i	tst_r0-r1 sub_eq_r0-r3-r1_ror_i tst_r0-r2 sub_ne_r3-r0-r1 sub_r1-r3_i
rsb_r0-r0-r1_lsl_i rsb_r1-r0-r2_asr_i rsb_r3-r0-r1_lsr_i mov_r0-r3 eor_r0-r0-r3 add_r2-r0_i	mov_r2_i
cmp_r0-r1 eor_eq_r2-r2-r3 sub_r1-r1_i lsr_r3-r0-r1 mov_r0-r2 rsb_r1-r1-r0 eor_r0-r1-r3 add_r0-r1-r0	cmp_r0-r1 sub_r1-r1_i eor_eq_r2-r2-r3 lsr_r3-r0-r1 rsb_r1-r1-r2 eor_r0-r1-r3 add_r0-r1-r0
cmp_r0-r1 mvn_eq_r1-r2 sub_r2-r2-r3 and_r1-r1-r3 mvn_r3-r1 and_r0-r3-r2 sub_r1-r0_i	cmp_r0-r1 mvn_eq_r1-r2 sub_r2-r2-r3 and_r1-r1-r3 bic_r0-r2-r1_ror_i sub_r1-r0_i
sub_r0-r0-r1_lsl_i ror_r2-r0_i and_r1-r2-r0 orr_r2-r0-r1_lsl_i eor_r2-r2-r3 eor_r2-r2_i add_r0-r3-r2	sub_r0-r0-r1_lsl_i and_r1-r0-r0_ror_i orr_r2-r0-r1_lsl_i eor_r2-r2-r3 eor_r2-r2_i add_r0-r3-r2
tst_r0_i mvn_eq_r1-r0 bfi_r2-r0_i_i bic_r3-r1_i add_r0-r0-r3_asr_i rsb_r0-r0-r2	tst_r0_i mvn_eq_r1-r0 bfi_r2-r0_i_i add_r0-r0-r1_asr_i rsb_r0-r0-r2
mov_r0-r1 bic_r2-r2-r0 bfi_r1-r2_i_i and_r2-r1_i eor_r3-r1-r2_ror_i mvn_r0-r3	bic_r2-r2-r1 bfi_r1-r2_i_i and_r2-r1_i eor_r3-r1-r2_ror_i mvn_r0-r3
eor_r0-r1-r2_lsl_i orr_r1-r0_i sub_r2-r1_i and_r0-r2_i asr_r2-r0_i and_r1-r0_i rsb_r0-r2-r1 eor_r0-r0_i	add_r0-r1-r2_lsl_i sub_r2-r0_i and_r0-r2_i add_r0-r0_i
and_r0-r1_i lsr_r1-r2_i sub_r1-r1-r0 eor_r3-r1_i eor_r0-r3_i bfi_r0-r0_i_i	and_r0-r1_i rsb_r1-r0-r2_lsr_i eor_r0-r1_i bfi_r0-r0_i_i
cmp_r0_i rsb_ne_r1-r0-r2 mov_ge_r1-r2 rsb_r3-r1_i bic_r3-r3_i sub_r2-r3-r2	cmp_r0_i rsb_r3-r2_i add_lt_r3-r0-r3 bic_r3-r3_i sub_r2-r3-r2
mov_r0-r1 add_r2-r2-r1 rsb_r2-r3-r2 orr_r3-r0-r2_ror_i bfi_r1-r3_i_i and_r3-r1_i	and_r3-r1_i
sub_r0-r0-r1_asr_i rsb_r1-r0-r1_lsl_i eor_r0-r1-r0_asr_i asr_r0-r2-r0 rsb_r2-r0-r2 ror_r0-r1_i and_r0-r2-r0	sub_r0-r0-r1_asr_i rsb_r1-r0-r1_lsl_i eor_r0-r1-r0_asr_i asr_r0-r2-r0 rsb_r2-r0-r2 and_r0-r2-r1_ror_i
add_r0-r1-r2 mvn_r2-r1 add_r2-r2_i lsl_r1-r0-r2 add_r1-r2-r1 eor_r0-r1-r2	add_r0-r1-r2 rsb_r2-r1_i lsl_r1-r0-r2 add_r1-r2-r1 eor_r0-r1-r2
and_r0-r1_i orr_r2-r3_i and_r2-r2_i eor_r2-r2-r3 add_r3-r2-r0 mvn_r2-r3	and_r0-r1_i eor_r2-r3_i add_r3-r0-r2 mvn_r2-r3
and_r0-r1-r2_asr_i lsl_r3-r3-r0 eor_r0-r1-r3 bic_r2-r3-r0 orr_r1-r1-r2_asr_i asr_r2-r1_i add_r3-r0-r2	and_r0-r1-r2_asr_i lsl_r3-r3-r0 eor_r0-r1-r3 bic_r2-r3-r0 orr_r1-r1-r2_asr_i add_r3-r0-r1_asr_i
tst_r0-r1 mov_eq_r2-r1 bic_r0-r2_i sub_r0-r0-r2_lsr_i asr_r3-r0-r0 sub_r0-r3_i eor_r3-r0_i and_r0-r3_i	tst_r0-r1 mov_eq_r2-r1 bic_r0-r2_i sub_r0-r0-r2_lsr_i asr_r3-r0-r0 rsb_r3-r3_i and_r0-r3_i
cmp_r0-r1 orr_ne_r2-r3-r0 eor_r0-r3-r0 orr_r1-r2-r0 mvn_r0-r1 and_r2-r1_i and_r1-r0-r2 orr_r2-r1_i	mov_r2_i
orr_r0-r1_i cmp_r2-r0 rsb_ls_r0-r3-r1_lsr_i and_r2-r0-r1_lsl_i mov_r3-r2	orr_r0-r1_i cmp_r2-r0 rsb_ls_r0-r3-r1_lsr_i and_r3-r0-r1_lsl_i
orr_r0-r1-r2_lsl_i eor_r2-r0-r1 bic_r2-r2-r0 lsr_r0-r1-r3 and_r1-r2-r0_lsr_i add_r2-r1-r1 eor_r2-r2-r1	rsb_r2-r0-r0
tst_r0_i mov_ne_r0-r1 mov_eq_r0-r1 add_r0-r0-r1_ror_i	add_r0-r1-r1_ror_i
orr_r0-r1-r0 and_r2-r1-r2_ror_i orr_r3-r0_i eor_r0-r0-r3 eor_r2-r2-r0 rsb_r0-r2-r1 and_r3-r0-r1_lsr_i	orr_r0-r1-r0 and_r2-r1-r2_ror_i unk unk sub_r0-r1-r0 and_r3-r0-r1_lsr_i
orr_r0-r1-r2_asr_i and_r3-r3-r0_ror_i eor_r2-r0_i rsb_r3-r0-r3_lsr_i tst_r3-r0 orr_eq_r1-r1-r2_lsr_i rsb_r3-r2-r1_ror_i	orr_r0-r1-r2_asr_i eor_r2-r0_i rsb_r3-r2-r1_ror_i
cmp_r0-r1 rsb_ne_r2-r2-r3 rsb_eq_r2-r0-r2_lsr_i rsb_r2-r2_i and_r0-r0-r2_lsl_i rsb_r0-r2-r0 add_r3-r0_i rsb_r3-r3-r0	mvn_r3_i
cmp_r0_i orr_eq_r1-r2-r0 and_r1-r3-r1_lsl_i tst_r2-r1 mvn_ne_r0-r3 eor_r1-r0-r1 bic_r1-r1-r0 sub_r1-r3-r1	cmp_r0_i orr_eq_r1-r2-r0 and_r1-r3-r1_lsl_i tst_r2-r1 bic_eq_r1-r1-r0 sub_r1-r3-r1
tst_r0-r1 eor_ne_r1-r0-r1 eor_r2-r3-r2 and_r0-r1-r2 and_r0-r0-r3	tst_r0-r1 eor_ne_r1-r0-r1 bic_r2-r3-r2 and_r0-r1-r2
asr_r0-r1_i bfi_r2-r0_i_i ror_r1-r2_i eor_r2-r0-r1 orr_r2-r2-r1 sub_r1-r2_i	asr_r0-r1_i bfi_r2-r0_i_i orr_r2-r0-r2_ror_i sub_r1-r2_i
tst_r0_i add_eq_r1-r1-r1 rsb_r1-r1_i orr_r2-r1-r0 orr_r2-r2-r0 sub_r3-r2-r0_lsl_i	tst_r0_i add_eq_r1-r1-r1 rsb_r1-r1_i orr_r2-r1-r0 sub_r3-r2-r0_lsl_i
mov_r0-r1 sub_r0-r1-r0 orr_r1-r1_i orr_r2-r0-r1 eor_r2-r2_i orr_r3-r0_i sub_r2-r3-r2 mov_r3-r2	orr_r1-r1_i eor_r2-r1_i rsb_r3-r2_i
and_r0-r1_i and_r0-r1-r0 bfi_r2-r3_i_i orr_r1-r1-r3 orr_r1-r1-r2 ror_r2-r1_i rsb_r2-r2-r0 and_r1-r2_i	and_r0-r1_i bfi_r2-r3_i_i orr_r1-r1-r3 orr_r1-r1-r2 sub_r2-r0-r1_ror_i and_r1-r2_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r3 ror_r0-r3-r2 orr_r1-r3-r2 eor_r2-r1-r2 add_r0-r0-r2_asr_i add_r1-r2-r0_lsl_i	ror_r0-r3-r3 mov_r1-r0_lsl_i
cmp_r0-r1 mov_ne_r1-r2 mov_eq_r1-r0 and_r0-r1_i add_r0-r0-r0	cmp_r0-r1 mov_ne_r1-r2 and_r0-r1_i add_r0-r0-r0
mvn_r0-r1 lsl_r2-r2_i sub_r0-r0-r2 eor_r3-r0_i bic_r2-r3_i mov_r1-r2	mvn_r0-r1 sub_r0-r0-r2_lsl_i eor_r3-r0_i bic_r1-r3_i
rsb_r0-r1-r2 orr_r2-r0_i sub_r3-r3-r0 mov_r1-r3 orr_r2-r1-r2_asr_i bfi_r0-r2_i_i add_r1-r2-r0	rsb_r0-r1-r2 sub_r3-r3-r0 orr_r2-r3-r0_asr_i bfi_r0-r2_i_i add_r1-r2-r0
rsb_r0-r1_i asr_r2-r0-r3 rsb_r2-r2_i orr_r0-r2-r3 eor_r2-r0-r3 add_r2-r2_i	rsb_r0-r1_i asr_r2-r0-r3 rsb_r2-r2_i bic_r2-r2-r3 add_r2-r2_i
cmp_r0-r1 mvn_cc_r0-r2 eor_r1-r0_i lsr_r0-r1_i rsb_r2-r0_i add_r1-r1-r2 sub_r2-r1_i mvn_r1-r2	cmp_r0-r1 mvn_cc_r0-r2 eor_r1-r0_i lsr_r0-r1_i rsb_r2-r0_i add_r1-r1-r2 rsb_r1-r1_i
lsr_r0-r0_i add_r1-r0-r1 eor_r1-r2-r1_lsr_i bfi_r0-r1_i_i and_r1-r0_i eor_r1-r1_i	mvn_r1-r0_ror_i and_r1-r1_i
ror_r0-r1-r2 lsr_r0-r0_i rsb_r0-r2-r0 sub_r2-r2-r0_asr_i tst_r0_i rsb_ne_r1-r2-r0 orr_r0-r1_i	ror_r0-r1-r2 rsb_r0-r2-r0_lsr_i sub_r2-r2-r0_asr_i tst_r0_i rsb_ne_r1-r2-r0 orr_r0-r1_i
orr_r0-r1-r0 mov_r2-r1 mvn_r3-r2 eor_r2-r0_i rsb_r0-r3-r2_lsl_i orr_r0-r0-r2 and_r1-r0-r3_asr_i add_r0-r1-r1	orr_r0-r1-r0 mvn_r3-r1 eor_r2-r0_i rsb_r0-r3-r2_lsl_i orr_r0-r0-r2 and_r1-r0-r3_asr_i add_r0-r1-r1
cmp_r0-r1 eor_ne_r1-r2-r0_asr_i eor_eq_r1-r2_i mov_r0-r1 bfi_r1-r0_i_i eor_r2-r1-r0_lsr_i orr_r0-r2-r1 orr_r1-r0-r1	cmp_r0-r1 eor_ne_r1-r2-r0_asr_i eor_eq_r1-r2_i mov_r2-r1_lsr_i bfi_r1-r1_i_i orr_r1-r2-r1
sub_r0-r1_i and_r0-r0-r2_lsl_i bfi_r2-r0_i_i and_r1-r2-r0_ror_i bfi_r0-r1_i_i and_r3-r2-r0 and_r1-r3-r1 orr_r0-r1-r0	sub_r0-r1_i and_r0-r0-r2_lsl_i bfi_r2-r0_i_i and_r1-r2-r0_asr_i bfi_r0-r1_i_i
add_r0-r1-r2 sub_r2-r0_i rsb_r1-r0-r2 rsb_r0-r1_i add_r0-r0-r0_ror_i orr_r3-r1-r0 add_r1-r3_i	mvn_r1_i
add_r0-r0-r0 add_r1-r0-r0 bfi_r2-r3_i_i and_r3-r2-r1_lsl_i orr_r1-r2-r3 orr_r0-r1_i bfi_r1-r2_i_i orr_r3-r1-r0	eor_r0-r2_i bfi_r2-r3_i_i bfi_r0-r2_i_i orr_r3-r2-r0
orr_r0-r0-r1_ror_i sub_r1-r2_i orr_r3-r0-r1_lsr_i sub_r2-r3-r1 orr_r1-r0_i orr_r0-r3-r1 bic_r2-r0-r2	orr_r0-r0-r1_ror_i sub_r1-r2_i orr_r3-r0-r1_lsr_i sub_r2-r3-r1 orr_r3-r3_i bic_r2-r3-r2
mov_r0-r1 bfi_r2-r0_i_i rsb_r2-r0-r2 mvn_r1-r2 sub_r2-r1-r2 rsb_r3-r2_i	bfi_r2-r1_i_i rsb_r2-r1-r2 mvn_r2-r2_lsl_i rsb_r3-r2_i
lsr_r0-r1_i asr_r2-r0-r1 orr_r3-r2-r0_asr_i and_r1-r2-r1_lsr_i and_r2-r1-r3 and_r2-r2-r3_ror_i orr_r2-r2-r1_lsl_i	lsr_r0-r1_i asr_r2-r0-r1 orr_r3-r2-r0_asr_i and_r1-r2-r1_lsr_i and_r2-r1-r3_ror_i orr_r2-r2-r1_lsl_i
mvn_r0-r1 mov_r2-r1 orr_r0-r2-r0_lsr_i rsb_r1-r0-r3_lsl_i orr_r3-r3_i eor_r3-r3-r1	mvn_r0-r1 orr_r0-r1-r0_lsr_i rsb_r1-r0-r3_lsl_i orr_r3-r3_i eor_r3-r3-r1
add_r0-r1_i and_r2-r0-r2 bic_r0-r1_i rsb_r2-r2-r0_ror_i sub_r2-r2-r0 mov_r3-r2	add_r0-r1_i and_r2-r0-r2 bic_r0-r1_i rsb_r2-r2-r0_ror_i rsb_r3-r0-r2
rsb_r0-r1-r0 add_r2-r3_i tst_r3_i and_ne_r1-r1-r0 and_r2-r2-r1_ror_i orr_r1-r2_i orr_r1-r1_i	rsb_r0-r1-r0 add_r2-r3_i tst_r3_i and_ne_r1-r1-r0 and_r2-r2-r1_ror_i orr_r1-r2_i
eor_r0-r1-r2 orr_r3-r0_i eor_r1-r3_i add_r1-r3-r1 orr_r1-r2-r1 mov_r3-r1	eor_r0-r1-r2 eor_r1-r0_i add_r1-r0-r1 orr_r3-r2-r1
rsb_r0-r0-r1_ror_i orr_r1-r1-r0 mov_r2-r3 lsl_r2-r2_i rsb_r0-r2-r3 add_r3-r0-r1 bfi_r2-r0_i_i sub_r2-r3-r2	rsb_r0-r0-r1_ror_i orr_r1-r1-r0 lsl_r2-r3_i rsb_r0-r2-r3 add_r3-r0-r1 bfi_r2-r0_i_i sub_r2-r3-r2
tst_r0-r1 eor_eq_r1-r2_i mov_r2-r1 bic_r2-r2-r3 and_r0-r0-r1_asr_i and_r0-r2-r0_asr_i asr_r2-r2-r0	tst_r0-r1 eor_ge_r1-r2_i bic_r2-r1-r3 and_r0-r0-r1_asr_i and_r0-r2-r0_ror_i asr_r2-r2-r0
add_r0-r1-r0_ror_i rsb_r0-r1-r0 mvn_r2-r1 eor_r3-r1-r2_ror_i add_r2-r0_i orr_r1-r2-r3 orr_r1-r1_i	eor_r3-r1-r1_ror_i mov_r0-r0_ror_i add_r0-r0_i bic_r1-r3_i unk
tst_r0-r1 eor_ne_r2-r1_i rsb_r1-r3-r2_asr_i lsl_r3-r1-r0 eor_r1-r3_i orr_r0-r1-r3	tst_r0-r1 eor_ne_r2-r1_i rsb_r1-r3-r2_asr_i lsl_r3-r1-r0 orr_r0-r3_i
bfi_r0-r0_i_i lsl_r0-r0_i mov_r1-r0 orr_r2-r1_i eor_r2-r1-r2 sub_r3-r2_i	mov_r3_i
orr_r0-r1-r2 asr_r0-r0_i bfi_r0-r0_i_i lsl_r2-r0_i asr_r0-r0-r0 sub_r3-r2-r0	orr_r0-r1-r2 asr_r0-r0_i bfi_r0-r0_i_i asr_r3-r0-r0 rsb_r3-r3-r0_lsl_i
add_r0-r1-r1 and_r2-r0_i ror_r3-r2-r2 tst_r3-r2 mvn_ne_r1-r3 eor_r1-r1-r3 rsb_r3-r1-r2_lsl_i	add_r0-r1-r1 and_r2-r0_i ror_r3-r2-r2 eor_r1-r1-r3 rsb_r3-r1-r2_lsl_i
orr_r0-r1-r2 rsb_r1-r2-r0 bfi_r3-r0_i_i and_r0-r1-r3_lsl_i rsb_r3-r0-r2_ror_i add_r1-r3_i add_r0-r1_i	orr_r0-r1-r2 rsb_r1-r2-r0 bfi_r3-r0_i_i and_r0-r1-r3_lsl_i rsb_r3-r0-r2_ror_i add_r0-r3_i
tst_r0-r1 mov_eq_r2-r1 eor_r0-r3-r1_ror_i sub_r1-r2-r0 rsb_r2-r0-r1 mov_r3-r2	tst_r0-r1 mov_eq_r2-r1 eor_r0-r3-r1_ror_i sub_r3-r2-r0_lsl_i
bic_r0-r1-r2 eor_r2-r2-r3 orr_r3-r1-r0 add_r3-r2-r3_lsl_i rsb_r0-r0-r2_ror_i and_r1-r3-r0 eor_r3-r3-r1_lsl_i	bic_r0-r1-r2 eor_r2-r2-r3 rsb_r0-r0-r2_ror_i add_r3-r2-r1_lsl_i and_r1-r3-r0 eor_r3-r3-r1_lsl_i
cmp_r0-r1 orr_lt_r1-r1-r2 orr_ge_r1-r0-r1_asr_i sub_r2-r1-r0_asr_i add_r2-r2_i and_r0-r2_i	cmp_r0-r1 orr_lt_r1-r1-r2 orr_ge_r1-r0-r1_asr_i sub_r2-r1-r0_asr_i and_r0-r2_i
mvn_r0-r1 sub_r0-r2-r0 and_r0-r0-r2_lsl_i mvn_r1-r0 bfi_r0-r1_i_i sub_r2-r1-r0 mov_r3-r2 eor_r2-r3-r2	rsb_r2-r3-r3
rsb_r0-r1_i bic_r0-r0_i orr_r1-r0-r2 bfi_r3-r1_i_i orr_r0-r1_i bfi_r1-r3_i_i sub_r0-r1-r0	rsb_r0-r1_i bic_r0-r0_i orr_r1-r0-r2 orr_r0-r1_i bfi_r1-r3_i_i sub_r0-r1-r0
orr_r0-r1_i bic_r2-r1-r0 add_r2-r2-r2_asr_i rsb_r1-r2-r1 add_r1-r2-r1 rsb_r1-r1-r2	rsb_r1-r1_i
orr_r0-r0_i orr_r1-r0-r2_ror_i and_r1-r0-r1 and_r2-r1-r2 lsr_r1-r2_i add_r1-r1-r2	orr_r0-r0_i and_r2-r0-r2 add_r1-r2-r2_lsr_i
sub_r0-r1-r2_lsr_i bfi_r2-r0_i_i sub_r3-r2-r0 mov_r2-r3 eor_r2-r0-r2 rsb_r1-r2_i	sub_r0-r1-r2_lsr_i bfi_r2-r0_i_i sub_r3-r2-r0 eor_r2-r0-r3 rsb_r1-r2_i
tst_r0-r1 eor_ne_r0-r2-r1_ror_i eor_eq_r0-r0_i eor_r1-r0-r1 bic_r0-r0_i add_r3-r1-r0_lsr_i eor_r2-r3_i	tst_r0-r1 eor_ne_r0-r2-r1_ror_i eor_eq_r0-r0_i eor_r1-r0-r1 add_r3-r1-r0_lsr_i eor_r2-r3_i
sub_r0-r1_i lsl_r0-r2-r0 mvn_r3-r0 bfi_r1-r3_i_i add_r3-r3-r1_lsl_i mvn_r0-r3 add_r2-r0-r0_asr_i and_r1-r2_i	sub_r0-r1_i lsl_r0-r2-r0 add_r2-r0-r0_asr_i and_r1-r2_i
eor_r0-r1-r2_lsl_i tst_r3-r0 mov_ne_r0-r3 mov_eq_r0-r3 orr_r0-r0-r3 add_r1-r1-r0	add_r1-r1-r3
cmp_r0_i eor_ge_r1-r1-r0_lsr_i sub_r2-r1-r3 mvn_r0-r2 bic_r2-r0_i orr_r2-r2-r0_lsl_i add_r3-r2_i lsl_r3-r3_i	bic_r4-r0-r0_asr_i eor_r1-r1-r4_lsr_i sub_r2-r1-r3 mvn_r0-r2 bic_r2-r0_i orr_r2-r2-r0_lsl_i add_r3-r2_i lsl_r3-r3_i
sub_r0-r1-r0 tst_r0-r2 eor_eq_r0-r2-r1_ror_i ror_r1-r3_i eor_r0-r0-r1	sub_r0-r1-r0 tst_r0-r2 eor_eq_r0-r2-r1_ror_i eor_r0-r0-r3_ror_i
bfi_r0-r1_i_i and_r1-r0_i sub_r2-r0_i lsl_r0-r2-r1 mvn_r2-r0 lsl_r1-r2_i eor_r3-r1-r2	bfi_r0-r1_i_i and_r1-r0_i sub_r2-r0_i lsl_r0-r2-r1 mvn_r2-r0 eor_r3-r2-r2_lsl_i
tst_r0-r1 sub_ne_r2-r3-r2 rsb_r0-r2_i mov_r1-r0 rsb_r3-r2-r1 add_r0-r3-r3	tst_r0-r1 sub_ne_r2-r3-r2 rsb_r3-r2_i lsl_r0-r3_i
tst_r0-r1 mov_eq_r2-r0 mov_r1-r2 orr_r3-r3-r1 mov_r2-r0 and_r1-r2-r3	tst_r0-r1 bic_ls_r2-r0_i orr_r3-r3-r2 and_r1-r0-r3
cmp_r0-r1 rsb_eq_r1-r1-r2 asr_r3-r0_i sub_r3-r1-r3 ror_r3-r3_i bic_r1-r3-r0 add_r1-r1_i	cmp_r0-r1 rsb_eq_r1-r1-r2 sub_r3-r1-r0_asr_i ror_r3-r3_i bic_r1-r3-r0 add_r1-r1_i
mov_r0-r1 tst_r1-r0 add_ne_r1-r1_i add_eq_r1-r2-r3 mov_r3-r1	tst_r1-r1 add_ne_r1-r1_i add_eq_r1-r2-r3 mov_r3-r1
eor_r0-r1_i ror_r2-r0-r3 rsb_r1-r3-r1 eor_r3-r1_i sub_r0-r3-r2_lsl_i orr_r0-r1-r0_asr_i	eor_r0-r1_i ror_r2-r0-r3 rsb_r1-r3-r1 sub_r0-r1-r2_lsl_i orr_r0-r1-r0_asr_i
add_r0-r1-r2_asr_i mov_r1-r0 asr_r0-r1-r1 rsb_r1-r0-r1 add_r2-r1-r0 rsb_r0-r0-r2 bic_r2-r0-r2 bfi_r1-r2_i_i	add_r2-r1-r2_asr_i sub_r1-r2-r2_asr-r2 bic_r2-r1-r2 bfi_r1-r2_i_i
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r3 ror_r1-r0-r3 add_r0-r2-r2 lsl_r2-r1-r0 mov_r1-r2	cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r3 ror_r1-r0-r3 add_r0-r2-r2 lsl_r1-r1-r0
eor_r0-r1_i bic_r1-r0-r2 tst_r1-r0 mov_eq_r2-r0 lsl_r3-r1-r2 add_r2-r3_i	eor_r0-r1_i bic_r1-r0-r2 lsl_r3-r1-r2 add_r2-r3_i
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r2 add_r1-r1_i lsl_r0-r0_i mvn_r3-r1 lsr_r0-r0-r3	add_r3-r2_i lsl_r0-r0_i lsr_r0-r0-r3
sub_r0-r1_i orr_r2-r3-r0 and_r1-r0-r2_lsl_i eor_r3-r1_i and_r2-r3_i sub_r1-r2-r1_lsr_i	sub_r0-r1_i orr_r2-r3-r0 and_r1-r0-r2_lsl_i mov_r3_i sub_r1-r3-r1_lsr_i
sub_r0-r1-r0_ror_i bic_r1-r0_i orr_r2-r0-r1_asr_i eor_r1-r3_i sub_r3-r1-r2_lsr_i rsb_r3-r3_i	sub_r0-r1-r0_ror_i orr_r2-r0-r0_asr_i eor_r1-r3_i sub_r3-r1-r2_lsr_i rsb_r3-r3_i
cmp_r0_i sub_ls_r1-r0-r1 rsb_r2-r1-r3 rsb_r0-r1_i sub_r3-r2-r0 rsb_r2-r3_i ror_r1-r2_i	rsb_r2-r3_i mov_r1-r2_ror_i
sub_r0-r0-r1_asr_i add_r1-r0-r2_lsr_i rsb_r1-r0-r1_lsl_i orr_r0-r0_i cmp_r0-r1 eor_lt_r2-r2_i eor_r0-r1-r2	sub_r0-r0-r1_asr_i add_r1-r0-r2_ror_i rsb_r1-r0-r1_lsl_i cmp_r0-r1 eor_lt_r2-r2_i eor_r0-r1-r2
mov_r0-r1 mov_r1-r2 rsb_r0-r0-r1_lsr_i bic_r2-r0_i and_r0-r2-r0 rsb_r1-r0_i	rsb_r0-r1-r2_lsr_i bic_r2-r0_i rsb_r1-r2_i
cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r0 tst_r2-r1 eor_eq_r2-r2-r1 bfi_r0-r0_i_i sub_r3-r0-r2_ror_i rsb_r2-r3_i mov_r0-r2	cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r0 tst_r2-r1 eor_eq_r2-r2-r1 bfi_r0-r0_i_i sub_r3-r0-r2_ror_i rsb_r0-r3_i
mov_r0-r1 add_r2-r0-r0 asr_r1-r1-r2 bic_r3-r2-r1 orr_r2-r3_i and_r2-r2_i mov_r1-r2	lsl_r2-r1_i asr_r1-r1-r2 bic_r3-r2-r1 orr_r2-r3_i and_r1-r2_i
mvn_r0-r1 eor_r2-r2-r1 asr_r1-r2-r0 rsb_r0-r0_i bic_r3-r1_i and_r0-r0-r3_lsr_i mvn_r2-r0	mvn_r0-r1 eor_r2-r2-r1 asr_r1-r2-r0 rsb_r0-r0_i and_r0-r0-r1_lsr_i mvn_r2-r0
mvn_r0-r1 eor_r1-r2-r0_lsr_i eor_r2-r0_i eor_r3-r1-r2 orr_r3-r3_i rsb_r3-r2-r3_asr_i	mvn_r0-r1 eor_r1-r2-r0_lsr_i eor_r2-r0_i eor_r3-r1-r2 rsb_r3-r2-r3_asr_i
add_r0-r0-r1 add_r2-r1-r0_lsr_i add_r1-r1-r1 sub_r0-r1-r2_asr_i add_r1-r0-r1 eor_r3-r1_i	add_r0-r0-r1 add_r2-r1-r0_lsr_i asr_r0-r2_i rsb_r1-r0-r1_lsl_i eor_r3-r1_i
and_r0-r0_i eor_r1-r2_i eor_r2-r1-r0_asr_i sub_r2-r1-r2 add_r1-r2-r2 add_r3-r1_i	mov_r3_i
and_r0-r1-r2 orr_r2-r2-r1 bic_r1-r2-r0 sub_r1-r1-r2_asr_i ror_r1-r3-r1 eor_r2-r1-r2 bic_r3-r0-r1 sub_r3-r2-r3	and_r0-r1-r2 orr_r2-r2-r1 bic_r1-r2-r0 sub_r1-r1-r2_asr_i ror_r1-r3-r1 eor_r2-r1-r2 bic_r3-r2-r0
add_r0-r1-r2 bfi_r1-r0_i_i lsr_r2-r3-r2 and_r2-r2-r3 eor_r3-r2-r3 rsb_r0-r3-r1_lsr_i	add_r0-r1-r2 bfi_r1-r0_i_i lsr_r2-r3-r2 bic_r3-r3-r2 rsb_r0-r3-r1_lsr_i
mov_r0-r1 bic_r1-r0-r1 ror_r2-r1_i orr_r3-r0-r2 eor_r0-r3-r2_ror_i eor_r3-r0_i	eor_r3-r1_i
cmp_r0_i mvn_ls_r0-r1 mvn_hi_r0-r2 bic_r3-r3-r0 sub_r1-r3-r0 mov_r2-r1 mvn_r3-r2 orr_r1-r3_i	cmp_r0_i mvn_ls_r0-r1 mvn_hi_r0-r2 bic_r3-r3-r0 sub_r1-r3-r0 mvn_r3-r1_ror_i orr_r1-r3_i
and_r0-r0-r1 orr_r1-r2-r1 eor_r2-r1_i and_r0-r2-r0_lsl_i add_r2-r2-r0_lsl_i and_r2-r2_i	orr_r1-r2-r1 and_r2-r1_i
orr_r0-r1-r2 bfi_r0-r0_i_i add_r1-r0-r3_lsl_i sub_r1-r2-r1_ror_i add_r0-r1_i add_r2-r0_i eor_r0-r2_i	orr_r0-r1-r2 bfi_r0-r0_i_i add_r1-r0-r3_lsl_i sub_r1-r2-r1_ror_i add_r2-r1_i eor_r0-r2_i
rsb_r0-r1-r2_asr_i add_r3-r1-r3_lsl_i add_r1-r1-r3 tst_r1-r0 sub_eq_r2-r1-r0 sub_r3-r2-r0 rsb_r2-r3-r0	rsb_r0-r1-r2_asr_i add_r3-r1-r3_lsl_i add_r1-r1-r3 tst_r1-r0 sub_eq_r2-r1-r0 rsb_r2-r2-r0_lsl_i
sub_r0-r1_i eor_r1-r0_i mov_r2-r1 mov_r1-r2 ror_r2-r1_i eor_r1-r1-r2	sub_r0-r1_i eor_r1-r0_i ror_r2-r1_i eor_r1-r1-r2
bic_r0-r1-r0 ror_r0-r2-r0 eor_r1-r2-r3_lsr_i rsb_r0-r1-r0 mvn_r3-r0 mov_r2-r3	bic_r0-r1-r0 ror_r0-r2-r0 eor_r1-r2-r3_lsr_i rsb_r0-r1-r0 mvn_r2-r0_asr_i
tst_r0-r1 eor_ne_r2-r2-r1_lsr_i eor_eq_r2-r0-r2_lsr_i add_r3-r2-r2_ror_i add_r0-r3_i rsb_r3-r0_i mvn_r1-r3 eor_r1-r1-r3	mvn_r1_i
rsb_r0-r1-r0 lsr_r1-r2_i and_r0-r1-r0 eor_r2-r0_i bfi_r3-r1_i_i sub_r0-r3-r2_ror_i eor_r0-r0_i rsb_r0-r3-r0	rsb_r0-r1-r0 and_r0-r0-r2_lsr_i eor_r2-r0_i sub_r0-r3-r2_ror_i eor_r0-r0_i rsb_r0-r3-r0
add_r0-r1-r2 rsb_r1-r2-r1 and_r2-r1-r0_lsl_i and_r1-r2-r3_asr_i and_r2-r1-r2_lsr_i mov_r3-r2 bic_r0-r1-r3 orr_r0-r0-r3	add_r0-r1-r2 rsb_r1-r2-r1 and_r2-r1-r0_lsl_i and_r0-r2-r3_asr_i
cmp_r0-r1 mvn_ge_r2-r0 bic_r3-r2-r0 add_r3-r3-r3 and_r0-r1-r3 bfi_r1-r0_i_i	cmp_r0-r1 mvn_ge_r2-r0 bic_r3-r2-r0 and_r0-r1-r3_lsl_i bfi_r1-r0_i_i
cmp_r0_i sub_eq_r1-r2-r0 sub_r0-r2-r1 lsl_r0-r0-r1 mov_r3-r0	cmp_r0_i sub_eq_r1-r2-r0 sub_r0-r2-r1 lsl_r3-r0-r1
and_r0-r1-r2 ror_r1-r0_i sub_r1-r1-r0 rsb_r0-r3_i and_r3-r0-r1 add_r2-r1-r0 eor_r2-r2-r3_asr_i mvn_r0-r2	and_r0-r1-r2 rsb_r1-r0-r0_ror_i rsb_r0-r3_i and_r3-r0-r1 add_r2-r1-r0 eor_r2-r2-r3_asr_i mvn_r0-r2
eor_r0-r1-r2 add_r1-r3_i and_r2-r1-r0 ror_r0-r2_i lsr_r1-r0_i mvn_r2-r1	eor_r0-r1-r2 add_r3-r3_i and_r2-r3-r0 ror_r0-r2_i mvn_r2-r0_lsr_i
and_r0-r1_i and_r2-r0_i sub_r3-r1-r0 eor_r1-r3-r0 and_r3-r1-r2_ror_i bfi_r2-r3_i_i add_r3-r2-r1_lsr_i	unk add_r3-r0-r1_lsr_i
rsb_r0-r1_i mvn_r1-r0 mvn_r0-r2 sub_r3-r0-r2 and_r0-r1_i sub_r2-r3-r0	unk bic_r2-r3-r2_lsl_i
orr_r0-r1-r2_lsr_i bic_r3-r0-r2 mvn_r2-r3 and_r3-r2_i ror_r1-r3-r2 add_r2-r1-r2	orr_r0-r1-r2_lsr_i unk and_r3-r2_i ror_r1-r3-r2 add_r2-r1-r2
eor_r0-r1-r2 ror_r0-r0_i asr_r0-r0_i mvn_r3-r0 bfi_r2-r3_i_i mvn_r0-r2 orr_r3-r0_i	eor_r0-r1-r2 mvn_r3-r0 bfi_r2-r3_i_i mvn_r0-r2 orr_r3-r0_i
orr_r0-r1-r2 sub_r2-r1-r0_asr_i sub_r3-r2_i eor_r1-r2-r1_lsl_i lsr_r0-r1-r3 mov_r1-r0 and_r0-r1-r2_lsl_i	orr_r0-r1-r2 sub_r2-r1-r0_asr_i sub_r3-r2_i eor_r1-r2-r1_lsl_i lsr_r0-r1-r3 and_r0-r0-r2_lsl_i
add_r0-r1_i add_r2-r2-r2 rsb_r3-r1-r0_asr_i lsl_r1-r2-r3 rsb_r2-r1-r3 bfi_r3-r2_i_i ror_r1-r3-r2	add_r0-r1_i rsb_r3-r1-r0_asr_i lsl_r0-r2-r3 sub_r2-r3-r0_lsl_i bfi_r3-r2_i_i ror_r1-r3-r2
bfi_r0-r0_i_i rsb_r1-r2-r0_lsl_i mov_r2-r1 add_r2-r3-r2 asr_r3-r2_i orr_r2-r3-r2 mov_r1-r2	bfi_r0-r0_i_i rsb_r1-r2-r0_lsl_i add_r2-r1-r3 orr_r1-r2-r2_asr_i
orr_r0-r1-r2_ror_i bic_r1-r0_i add_r0-r2-r1_ror_i mvn_r3-r0 add_r0-r0-r2 rsb_r0-r0-r3 eor_r1-r1_i eor_r1-r1-r0_lsl_i	orr_r0-r1-r2_ror_i bic_r1-r0_i add_r0-r2-r1_ror_i mvn_r3-r2 sub_r0-r3-r0_lsl_i eor_r1-r1_i eor_r1-r1-r0_lsl_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 mvn_r0-r2 add_r1-r0-r0 sub_r0-r1_i ror_r3-r1-r0	tst_r0-r1 mov_eq_r0-r1 add_r1-r0-r0 sub_r0-r1_i ror_r3-r1-r0
cmp_r0-r1 and_lt_r2-r3_i eor_r0-r2-r1 lsr_r1-r2_i cmp_r0_i add_hi_r2-r1-r1 mov_r1-r2 eor_r1-r0-r1_lsl_i	cmp_r0-r1 and_lt_r2-r3_i eor_r0-r2-r1 ror_r1-r2_i cmp_r0_i add_hi_r2-r1-r1 eor_r1-r0-r2_lsl_i
bic_r0-r1-r2 orr_r3-r1_i orr_r2-r0-r3_lsl_i add_r2-r3-r2_lsl_i sub_r2-r2_i lsl_r1-r2_i	bic_r0-r1-r2 orr_r3-r1_i add_r2-r3-r0_lsl_i eor_r2-r2_i lsl_r1-r2_i
tst_r0-r1 eor_ne_r2-r2-r1_asr_i mov_eq_r2-r3 rsb_r1-r0-r3_asr_i mov_r0-r2 eor_r1-r1-r2 and_r3-r1-r2_ror_i eor_r2-r3-r0_lsl_i mov_r3-r2	eor_r2-r2-r1_asr_i tst_r0-r1 rsb_r1-r0-r3_asr_i orr_cs_r2-r3-r3 eor_r3-r1-r2 and_r3-r3-r2_ror_i eor_r3-r3-r2_lsl_i
lsr_r0-r1_i rsb_r0-r0-r2 orr_r1-r0_i tst_r1_i sub_ne_r1-r3_i add_r0-r0-r1_lsl_i add_r2-r2-r0	sub_r0-r2-r1_lsr_i sub_r1-r3_i add_r0-r0-r1_lsl_i add_r2-r2-r0
orr_r0-r1-r2 rsb_r0-r1-r0 eor_r3-r3-r0_asr_i add_r1-r3_i sub_r3-r3-r1 mvn_r2-r3	mov_r2_i
sub_r0-r0-r1_asr_i lsr_r2-r2-r0 mov_r1-r0 sub_r0-r1-r0_asr_i add_r2-r2-r0 bfi_r2-r2_i_i rsb_r3-r0-r2_asr_i	sub_r0-r0-r1_asr_i lsr_r2-r2-r0 sub_r0-r0-r0_asr_i add_r2-r2-r0 bfi_r2-r2_i_i rsb_r3-r0-r2_asr_i
orr_r0-r1-r0 mov_r2-r0 rsb_r0-r2-r1_lsr_i add_r0-r0-r0 bfi_r2-r0_i_i mvn_r3-r2	orr_r2-r1-r0 rsb_r0-r2-r1_asr_i add_r0-r0-r0 bfi_r2-r0_i_i mvn_r3-r2
ror_r0-r0_i mov_r1-r0 orr_r0-r0_i tst_r0-r1 eor_eq_r0-r0_i bfi_r0-r0_i_i	mov_r0-r0_ror_i tst_r0-r0 mov_ge_r0_i orr_r0-r0_i bfi_r0-r0_i_i
mvn_r0-r1 tst_r1-r0 and_ne_r2-r2_i sub_r2-r3-r2 add_r3-r3-r2	rsb_r3-r2-r3_lsl_i
bfi_r0-r1_i_i and_r1-r1-r2 and_r0-r0-r1_asr_i and_r3-r0_i bic_r0-r3_i bfi_r1-r0_i_i	and_r1-r1-r2 and_r0-r0-r1_asr_i bic_r0-r0_i bfi_r1-r0_i_i
and_r0-r1-r2 tst_r1_i mov_eq_r2-r1 eor_r1-r0-r3 bfi_r0-r2_i_i eor_r0-r0-r1_asr_i mov_r3-r0	and_r0-r1-r2 tst_r1_i mov_eq_r2-r1 eor_r1-r0-r3 bfi_r0-r2_i_i eor_r3-r0-r1_asr_i
add_r0-r1-r2 bic_r2-r0-r2 rsb_r1-r0-r2_ror_i add_r0-r1_i orr_r1-r3-r0 bic_r3-r0_i rsb_r1-r3-r1 mvn_r2-r1	add_r0-r1-r2 bic_r2-r0-r2 rsb_r1-r0-r2_ror_i add_r0-r1_i orr_r1-r3-r0 bic_r3-r0_i unk
tst_r0_i add_eq_r1-r0-r1 and_r2-r1_i bfi_r3-r2_i_i lsr_r2-r0-r3 bic_r2-r2_i orr_r3-r3-r2_lsr_i	tst_r0_i add_eq_r1-r0-r1 and_r2-r1_i bfi_r3-r2_i_i lsr_r2-r0-r3 orr_r3-r3-r2_lsr_i
eor_r0-r1-r2_lsl_i bfi_r3-r3_i_i rsb_r0-r3-r0 rsb_r3-r0-r3 rsb_r2-r3_i and_r0-r2_i orr_r1-r0_i	rsb_r3-r1-r3_lsl_i rsb_r2-r3_i and_r0-r2_i eor_r1-r0_i
rsb_r0-r1_i tst_r1-r2 add_ne_r3-r1-r1 bfi_r0-r0_i_i mov_r2-r0 bic_r3-r2-r3 bfi_r3-r3_i_i	tst_r2-r1 add_ne_r3-r1-r1 rsb_r0-r1_i bfi_r0-r0_i_i bic_r3-r0-r3 bfi_r3-r3_i_i
and_r0-r1-r0 and_r0-r1-r0 and_r2-r1-r0 bic_r0-r2_i bic_r1-r0_i mov_r0-r1 bfi_r0-r0_i_i	bic_r2-r1_i and_r0-r0-r2 bfi_r0-r0_i_i
cmp_r0_i add_lt_r1-r1_i add_ge_r1-r2-r2 eor_r1-r1-r0 add_r2-r1_i add_r3-r2_i add_r1-r0-r3_lsr_i and_r2-r0-r1	cmp_r0_i add_lt_r1-r1_i add_ge_r1-r2-r2 eor_r1-r1-r0 add_r3-r1_i add_r1-r0-r3_lsr_i and_r2-r0-r1
cmp_r0-r1 sub_ls_r0-r0-r2_lsl_i bic_r1-r2_i eor_r1-r0-r1 eor_r3-r2-r1 bic_r3-r1-r3 sub_r2-r1-r3_ror_i and_r1-r2_i	cmp_r0-r1 sub_ls_r0-r0-r2_lsl_i bic_r3-r2-r0 sub_r2-r0-r3_asr_i and_r1-r2_i
tst_r0_i rsb_ne_r1-r0_i rsb_eq_r1-r0-r2 mov_r3-r0 sub_r1-r1_i bic_r3-r1-r3 orr_r1-r0-r3_lsl_i add_r3-r2-r1	rsb_r1-r0_i tst_r0_i rsb_eq_r1-r0-r2 sub_r1-r1_i bic_r3-r1-r0 orr_r1-r0-r3_lsl_i add_r3-r2-r1
tst_r0-r1 add_eq_r2-r0_i cmp_r2_i rsb_cc_r1-r2-r0 rsb_r1-r0-r1_asr_i mov_r2-r1	tst_r0-r1 add_eq_r2-r0_i cmp_r2_i sub_cc_r1-r0-r2 rsb_r2-r0-r1_asr_i
sub_r0-r1-r0_ror_i cmp_r0_i eor_cs_r1-r2_i eor_ls_r1-r1-r0 bic_r1-r1_i lsl_r0-r1_i	sub_r0-r1-r0_ror_i cmp_r0_i eor_cs_r1-r2_i bic_r1-r1_i lsl_r0-r1_i
cmp_r0-r1 mvn_hi_r2-r1 add_r1-r3-r2 bic_r1-r1_i add_r0-r2-r1_lsr_i add_r0-r0_i	cmp_r0-r1 mvn_hi_r2-r1 add_r1-r3-r2 add_r0-r2-r1_lsr_i add_r0-r0_i
tst_r0-r1 add_ne_r2-r1-r3_asr_i add_eq_r2-r0-r0 lsl_r0-r0-r2 mov_r1-r0 bfi_r1-r1_i_i orr_r2-r1_i bic_r0-r2_i	tst_r0-r1 add_ne_r2-r1-r3_asr_i add_eq_r2-r0-r0 lsl_r1-r0-r2 bfi_r1-r1_i_i orr_r2-r1_i bic_r0-r2_i
eor_r0-r0_i bic_r1-r2_i eor_r0-r0-r1 tst_r0_i mvn_eq_r3-r1 orr_r2-r3_i add_r1-r3-r2	rsb_r0-r0_i bic_r1-r2_i tst_r0_i mvn_eq_r3-r1 orr_r2-r3_i add_r1-r3-r2
tst_r0_i and_ne_r1-r2-r1 lsl_r2-r0-r0 asr_r3-r1-r1 lsl_r0-r3_i add_r3-r2-r0_asr_i lsr_r2-r3-r2 and_r2-r2-r3 and_r1-r2-r3	tst_r0_i and_ne_r1-r2-r1 lsl_r2-r0-r0 asr_r3-r1-r1 lsl_r0-r3_i add_r3-r2-r0_asr_i lsr_r2-r3-r2 and_r1-r2-r3
tst_r0-r1 mov_eq_r2-r1 and_r2-r0-r2 eor_r1-r2_i mov_r2-r1 bfi_r1-r2_i_i bfi_r2-r1_i_i orr_r2-r2_i bfi_r2-r2_i_i	tst_r0-r1 mvn_ls_r0-r2 and_r2-r0-r2 eor_r1-r2_i orr_r2-r1_i bfi_r2-r2_i_i bfi_r2-r2_i_i
and_r0-r1_i mov_r2-r0 asr_r1-r3-r2 cmp_r3-r0 mvn_ls_r3-r1 orr_r3-r3_i bfi_r0-r3_i_i	and_r0-r1_i cmp_r3-r0 unk orr_r3-r3_i bfi_r0-r3_i_i
lsr_r0-r1_i mvn_r2-r3 tst_r2-r0 orr_ne_r1-r2_i mov_r0-r1 add_r1-r0_i	mvn_r2-r3 lsr_r0-r1_i tst_r2-r0 orr_ne_r1-r2_i add_r1-r1_i
lsr_r0-r1-r2 eor_r3-r1_i eor_r0-r0-r3_ror_i sub_r3-r0_i sub_r0-r0-r3 mvn_r1-r0	mvn_r1_i
ror_r0-r1-r2 mov_r2-r3 rsb_r1-r0_i and_r3-r0-r1_ror_i add_r0-r0-r1 orr_r1-r3-r0_lsr_i eor_r0-r1-r2_lsl_i	ror_r0-r1-r2 rsb_r1-r0_i and_r2-r0-r1_ror_i eor_r0-r2-r3_lsl_i
and_r0-r1_i orr_r2-r1_i ror_r1-r2_i bfi_r0-r0_i_i tst_r3-r1 add_eq_r0-r0-r2_lsr_i orr_r2-r0-r2	and_r0-r1_i orr_r2-r1_i ror_r1-r2_i eor_r0-r0-r0_lsl_i tst_r1-r3 add_eq_r0-r0-r2_lsr_i orr_r2-r0-r2
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r1 cmp_r3-r2 mov_ne_r1-r0 eor_r2-r3-r1 bfi_r3-r2_i_i	mvn_r2-r1 cmp_r3-r2 mov_ne_r1-r0 eor_r2-r3-r1 bfi_r3-r2_i_i
tst_r0-r1 rsb_ne_r2-r2-r3_ror_i mov_r3-r2 orr_r0-r3_i bic_r0-r0_i mov_r1-r0 orr_r2-r1-r0	tst_r1-r0 rsb_ne_r2-r2-r3_ror_i bic_r2-r2_i orr_r2-r2_i
bfi_r0-r1_i_i rsb_r2-r3-r0 eor_r1-r2-r0_lsl_i bfi_r0-r3_i_i orr_r2-r3-r1 orr_r0-r2-r0_lsr_i mov_r2-r0 sub_r3-r2_i	bfi_r0-r1_i_i rsb_r2-r3-r0 eor_r1-r2-r0_lsl_i orr_r2-r3-r1 bfi_r0-r3_i_i orr_r0-r2-r0_lsr_i sub_r3-r0_i
bic_r0-r1_i ror_r2-r0_i cmp_r2_i orr_lt_r1-r1-r2_lsr_i and_r2-r3-r1_ror_i add_r3-r2_i bfi_r1-r3_i_i	bic_r0-r1_i ror_r2-r0_i and_r4-r2-r2_asr_i orr_r1-r1-r4_lsr_i and_r2-r3-r1_ror_i add_r3-r2_i bfi_r1-r3_i_i
and_r0-r1-r2 eor_r3-r1_i add_r1-r1-r3_lsr_i eor_r2-r0_i sub_r3-r3-r1 rsb_r2-r2-r3 mov_r3-r2	and_r0-r1-r2 eor_r3-r1_i add_r1-r1-r3_lsr_i eor_r2-r0_i sub_r3-r3-r1 rsb_r3-r2-r3
cmp_r0-r1 rsb_ne_r2-r0-r3_ror_i rsb_eq_r2-r1-r0 and_r3-r3_i orr_r1-r2-r3_asr_i add_r2-r1_i mvn_r3-r2 add_r2-r3-r3_ror_i	cmp_r0-r1 rsb_r2-r0-r3_ror_i bic_eq_r2-r1-r0 add_r2-r2_i mvn_r3-r2 add_r2-r3-r3_ror_i
tst_r0-r1 eor_ne_r2-r0-r1_lsr_i and_ne_r2-r0-r2 and_r0-r2-r0_asr_i rsb_r0-r0_i eor_r1-r0_i rsb_r1-r1_i bfi_r1-r1_i_i	tst_r0-r1 bic_ne_r2-r0-r1_lsr_i and_r0-r2-r0_asr_i rsb_r0-r0_i eor_r1-r0_i rsb_r1-r1_i bfi_r1-r1_i_i
cmp_r0-r1 orr_cs_r1-r0_i bic_r0-r0_i rsb_r2-r0-r1_lsl_i and_r0-r2_i sub_r2-r0_i	bic_r0-r0_i rsb_r2-r0-r1_lsl_i and_r0-r2_i sub_r2-r0_i
mov_r0-r1 lsr_r1-r2_i eor_r0-r2-r0_asr_i rsb_r2-r1-r3 bic_r0-r0-r2 lsr_r0-r0_i	eor_r0-r2-r1_asr_i sub_r2-r3-r2_lsr_i bic_r0-r0-r2 lsr_r0-r0_i
and_r0-r1_i lsr_r2-r0-r0 sub_r0-r3-r2_lsr_i tst_r2-r0 rsb_eq_r0-r0_i orr_r3-r0-r1 and_r0-r2-r3	and_r0-r1_i
cmp_r0-r1 and_lt_r2-r3_i and_ge_r2-r3_i add_r2-r2-r1_lsl_i eor_r0-r0-r1 orr_r0-r0_i and_r3-r0-r2_lsr_i	lsl_r2-r1_i eor_r0-r0-r1 orr_r0-r0_i and_r3-r0-r2_lsr_i
bfi_r0-r1_i_i ror_r2-r0_i rsb_r1-r0-r2 eor_r1-r1_i mvn_r3-r1 bic_r0-r3_i	bfi_r0-r1_i_i rsb_r1-r0-r0_ror_i eor_r1-r1_i mvn_r3-r1 bic_r0-r3_i
and_r0-r1-r0_lsr_i add_r2-r0_i tst_r2-r0 mvn_ne_r2-r0 add_r2-r2_i lsr_r3-r2_i add_r2-r3_i	and_r0-r1-r0_lsr_i add_r2-r0_i tst_r2-r0 rsb_ne_r2-r2_i lsr_r3-r2_i add_r2-r3_i
bic_r0-r1_i sub_r2-r1-r0 cmp_r2_i sub_ge_r3-r1-r2 rsb_r3-r3_i ror_r0-r3-r2 add_r3-r0-r0_ror_i	and_r2-r1_i rsb_r3-r3_i ror_r0-r3-r2 add_r3-r0-r0_ror_i
and_r0-r1_i and_r2-r0_i orr_r1-r2_i bic_r0-r1_i eor_r3-r0_i mov_r1-r3	mov_r1_i
cmp_r0-r1 orr_lt_r2-r0-r1 orr_ge_r2-r1-r0 mvn_r3-r0 orr_r0-r3-r1 sub_r1-r2-r0 bic_r3-r1_i	eor_r2-r1-r0 mvn_r0-r0 sub_r1-r2-r0 bic_r3-r1_i
bfi_r0-r0_i_i eor_r0-r0-r1_lsr_i bfi_r0-r0_i_i ror_r2-r0_i asr_r3-r2_i lsl_r0-r0-r3 mov_r3-r0	bfi_r0-r0_i_i eor_r0-r0-r1_lsr_i bfi_r0-r0_i_i lsl_r3-r0-r0
cmp_r0_i add_lt_r0-r1-r0 add_ge_r0-r2-r1_lsr_i and_r2-r2-r0 mov_r1-r2 tst_r3-r0 mvn_eq_r3-r1 rsb_r2-r3_i	cmp_r0_i add_lt_r0-r1-r0 add_ge_r0-r2-r1_lsr_i and_r1-r0-r2_ror_i tst_r3-r0 mvn_eq_r3-r1 rsb_r2-r3_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 and_r1-r0-r2 mvn_r0-r1 bfi_r1-r0_i_i mvn_r2-r1 bic_r2-r2-r1 eor_r1-r2_i	mvn_r2-r0 eor_r1-r2_i bfi_r1-r0_i_i
cmp_r0-r1 orr_ne_r0-r2-r1 and_r3-r0_i add_r1-r0-r3 mov_r0-r3 and_r3-r1-r0 and_r0-r1-r3	eor_r0-r1-r1
cmp_r0-r1 mov_eq_r0-r2 add_r1-r2-r0 bic_r0-r1_i eor_r1-r0_i sub_r1-r1-r0 lsr_r0-r1_i	cmp_r0-r1 mov_eq_r0-r2 unk eor_r1-r0_i sub_r1-r1-r0 lsr_r0-r1_i
mov_r0-r1 and_r1-r0-r2 orr_r2-r2-r3_ror_i lsr_r2-r2-r1 add_r3-r1-r2_lsl_i orr_r0-r2-r3_lsr_i add_r2-r0_i mov_r1-r2	and_r1-r1-r2 orr_r2-r2-r3_ror_i lsr_r2-r2-r1 add_r3-r1-r2_lsl_i orr_r0-r2-r3_lsr_i add_r1-r0_i
bic_r0-r1-r2 and_r1-r0_i and_r0-r2_i rsb_r1-r0-r1_lsr_i bfi_r3-r2_i_i and_r2-r3-r1	and_r0-r2_i rsb_r1-r0-r0_asr_i bfi_r3-r2_i_i and_r2-r3-r1
and_r0-r0_i lsr_r1-r0_i and_r0-r2-r3_ror_i and_r3-r0_i and_r2-r3-r1 and_r2-r2_i mvn_r0-r2 asr_r2-r0_i	unk
eor_r0-r1_i cmp_r2-r3 sub_eq_r0-r3-r0 bic_r3-r0-r3 orr_r2-r3-r0 rsb_r1-r3-r0 sub_r0-r2-r1	cmp_r2-r3 eor_r0-r1_i sub_eq_r0-r3-r0 bic_r0-r0-r3
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r3 bic_r3-r3_i bic_r0-r1-r3 sub_r3-r0-r2_lsr_i eor_r1-r3_i	tst_r0-r1 and_r0-r3_i rsb_ne_r3-r0-r3 bic_ne_r0-r2-r3 sub_r3-r0-r2_lsr_i eor_r1-r3_i
ror_r0-r1-r0 eor_r1-r2-r0 sub_r3-r1-r0_lsr_i asr_r2-r2_i and_r2-r1-r2_ror_i bic_r3-r2-r3 mvn_r1-r3	ror_r0-r1-r0 eor_r1-r2-r0 sub_r3-r1-r0_lsr_i asr_r2-r2_i and_r2-r1-r2_ror_i unk
cmp_r0-r1 add_ne_r2-r1-r2_asr_i add_r3-r2-r2_lsr_i mvn_r1-r3 mov_r2-r1 mvn_r3-r2 bfi_r0-r3_i_i	cmp_r1-r0 add_ne_r2-r1-r2_ror_i add_r3-r2-r2_ror_i bfi_r0-r3_i_i
ror_r0-r1-r2 lsr_r0-r1-r0 lsr_r1-r0_i mov_r3-r0 bic_r3-r3-r1 bfi_r2-r3_i_i	ror_r0-r1-r2 lsr_r0-r1-r0 bic_r3-r0-r0_asr_i bfi_r2-r3_i_i
rsb_r0-r1-r2 add_r0-r0-r0_lsl_i rsb_r2-r0_i and_r3-r2-r0 add_r2-r2-r3_lsl_i mov_r1-r2 bic_r3-r1_i	rsb_r0-r1-r2 add_r0-r0-r0_lsl_i rsb_r2-r0_i and_r3-r2-r0 add_r2-r2-r3_lsl_i bic_r3-r2_i
cmp_r0-r1 sub_hi_r2-r2-r1 eor_r2-r2_i bfi_r3-r2_i_i add_r1-r3-r3 mvn_r0-r1 lsr_r2-r0_i	mvn_r0-r3_lsl_i lsr_r2-r0_i
cmp_r0-r1 and_cs_r1-r0-r2 rsb_r0-r0-r1 eor_r1-r2-r0 orr_r1-r1-r2 orr_r1-r1-r0_ror_i and_r0-r1_i	cmp_r0-r1 and_cs_r1-r0-r2 rsb_r0-r0-r1 orr_r1-r2-r0 orr_r1-r1-r0_ror_i and_r0-r1_i
asr_r0-r1_i rsb_r2-r3-r0 orr_r1-r3_i mvn_r3-r1 bic_r0-r3-r1 bic_r1-r0-r2	rsb_r2-r3-r1_asr_i orr_r1-r3_i mvn_r3-r1 bic_r1-r3-r2
cmp_r0-r1 mov_eq_r0-r2 bfi_r1-r1_i_i rsb_r0-r0-r1 and_r1-r1_i add_r2-r2-r0 add_r3-r2-r1_asr_i rsb_r1-r3-r2 bfi_r1-r1_i_i	sub_r1-r3-r3
asr_r0-r1_i orr_r2-r0_i tst_r3-r0 mov_ne_r1-r2 sub_r1-r1-r0 bfi_r0-r1_i_i	asr_r0-r1_i tst_r3-r0 orr_ne_r1-r0_i sub_r1-r1-r0 bfi_r0-r1_i_i
add_r0-r1-r0_asr_i orr_r1-r0_i mvn_r2-r1 eor_r3-r2-r1_ror_i bfi_r0-r3_i_i ror_r1-r0-r0	add_r0-r1-r0_asr_i mov_r3-r0_ror_i bfi_r0-r3_i_i ror_r1-r0-r0
and_r0-r1-r0 eor_r0-r2-r0_ror_i bic_r3-r0_i bfi_r1-r3_i_i bic_r2-r1_i asr_r3-r2_i and_r3-r3_i	lsr_r3-r1_i and_r3-r3_i
sub_r0-r1_i lsr_r1-r2_i orr_r0-r2-r0 eor_r0-r1-r0_lsr_i eor_r2-r3_i eor_r1-r0-r1 rsb_r0-r1-r2	sub_r0-r1_i orr_r0-r2-r0 eor_r1-r3_i sub_r0-r1-r0_lsr_i
bic_r0-r1_i bic_r1-r2-r0 bfi_r2-r1_i_i add_r0-r2_i bfi_r0-r0_i_i bfi_r2-r0_i_i orr_r1-r2-r0_lsr_i	bfi_r2-r2_i_i add_r0-r2_i bfi_r0-r0_i_i bfi_r2-r0_i_i orr_r1-r2-r0_lsr_i
cmp_r0_i rsb_hi_r0-r1_i rsb_r2-r1-r3 and_r1-r2-r0 cmp_r0-r1 mov_eq_r0-r1 orr_r2-r3-r0_lsl_i orr_r3-r2_i	cmp_r0_i rsb_hi_r0-r1_i orr_r2-r3-r0_lsl_i orr_r3-r2_i
rsb_r0-r1-r0_lsl_i orr_r2-r0_i bic_r1-r2-r0 bic_r0-r1-r0 eor_r3-r0-r1 bfi_r2-r1_i_i sub_r3-r3_i orr_r1-r3-r2_lsr_i	rsb_r0-r1-r0_lsl_i mvn_r3_i orr_r1-r3-r0_lsr_i
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r1 bic_r1-r1-r2 bic_r1-r1_i	bic_r1-r1_i
mvn_r0-r1 bic_r0-r1-r0 bic_r1-r1-r0 and_r2-r1_i mov_r3-r1 rsb_r3-r1-r3_asr_i rsb_r2-r1-r2_asr_i lsr_r2-r3-r2	sub_r2-r2-r2
tst_r0-r1 mov_eq_r1-r2 and_r2-r2-r1 sub_r3-r2-r3 rsb_r2-r3_i lsr_r2-r2_i bfi_r2-r2_i_i	tst_r0-r1 and_ne_r2-r1-r2 sub_r3-r2-r3 rsb_r2-r3_i lsr_r2-r2_i bfi_r2-r2_i_i
rsb_r0-r1-r2 cmp_r3-r0 mov_lt_r1-r0 bfi_r1-r1_i_i mov_r0-r1 orr_r0-r0-r1_asr_i eor_r3-r0_i	rsb_r0-r1-r2 cmp_r3-r0 mov_lt_r1-r0 bfi_r1-r1_i_i orr_r0-r1-r1_asr_i eor_r3-r0_i
tst_r0_i sub_ne_r0-r1_i sub_eq_r0-r0-r2 bfi_r0-r0_i_i rsb_r3-r0-r2 add_r2-r2-r3	tst_r0_i sub_ne_r0-r1_i sub_eq_r0-r0-r2 bfi_r0-r0_i_i rsb_r2-r0-r2_lsl_i
sub_r0-r1_i add_r0-r0_i bic_r2-r2-r0 rsb_r2-r2-r0 eor_r3-r2_i bic_r1-r3_i and_r0-r1_i	add_r0-r1_i bic_r2-r2-r0 rsb_r2-r2-r0 and_r0-r2_i
bic_r0-r1-r0 mvn_r2-r1 bfi_r0-r0_i_i mov_r1-r0 eor_r0-r2_i orr_r2-r1-r0_lsl_i lsl_r0-r2_i and_r2-r0-r1_lsl_i	bic_r0-r1-r0 bfi_r0-r0_i_i mov_r1-r0 orr_r2-r1_i lsl_r0-r2_i and_r2-r0-r1_lsl_i
sub_r0-r1-r2_lsr_i rsb_r2-r0-r2_lsr_i bfi_r3-r2_i_i add_r1-r0-r0 mvn_r0-r3 bic_r2-r0-r1 lsl_r3-r3_i add_r0-r3-r2	sub_r0-r1-r2_lsr_i rsb_r2-r0-r2_lsr_i bfi_r3-r2_i_i mvn_r1-r0_lsl_i bic_r2-r1-r3 add_r0-r2-r3_lsl_i
bic_r0-r1-r0 bfi_r2-r0_i_i orr_r1-r2_i and_r0-r1-r2_ror_i and_r1-r2-r0 asr_r2-r1-r1	bic_r0-r1-r0 bfi_r2-r0_i_i and_r0-r2-r2_ror_i asr_r2-r0-r0
add_r0-r0-r1 sub_r2-r0-r2_asr_i mvn_r3-r2 eor_r1-r3-r2 add_r1-r1_i mov_r2-r1 mvn_r3-r2	mvn_r3_i
tst_r0_i mov_ne_r0-r1 mov_eq_r0-r1 eor_r2-r0-r2 bic_r2-r2-r3 ror_r1-r0-r3 orr_r3-r2-r1 rsb_r2-r2-r0 orr_r0-r2-r3	eor_r2-r1-r2 bic_r2-r2-r3 sub_r0-r1-r2 orr_r0-r0-r2 orr_r0-r0-r1_ror-r3
bic_r0-r0_i sub_r1-r0-r2_lsr_i add_r0-r1-r2_ror_i and_r0-r0_i rsb_r3-r0_i lsl_r0-r3-r3	mov_r0-r2_ror_i rsb_r0-r0-r2_asr_i and_r0-r0_i rsb_r3-r0_i lsl_r0-r3-r3
tst_r0-r1 rsb_ne_r2-r1_i and_r0-r2_i orr_r1-r0-r1 mov_r3-r1	tst_r0-r1 rsb_ne_r2-r1_i and_r0-r2_i orr_r3-r1-r0
cmp_r0-r1 mvn_lt_r2-r0 add_ne_r2-r3-r0 bic_r2-r2_i	cmp_r0-r1 add_ne_r2-r3-r0 bic_r2-r2_i
eor_r0-r1_i bfi_r0-r0_i_i mvn_r2-r0 rsb_r1-r2_i rsb_r0-r1_i sub_r3-r0-r2	mvn_r3_i
bic_r0-r1_i bfi_r2-r1_i_i rsb_r3-r0-r2_lsr_i bic_r2-r3-r0 mvn_r1-r3 add_r0-r2-r2_lsr_i add_r3-r0_i bic_r1-r1-r3	bic_r0-r1_i rsb_r3-r0-r2_lsr_i bic_r2-r3-r0 mvn_r1-r3 add_r0-r2-r2_lsr_i add_r3-r0_i bic_r1-r1-r3
add_r0-r1-r2 bfi_r1-r0_i_i mov_r3-r1 bic_r2-r1_i cmp_r3-r0 eor_lt_r1-r2-r3 add_r1-r1-r1	add_r0-r1-r2 bfi_r1-r0_i_i cmp_r1-r0 and_lt_r1-r1_i add_r1-r1-r1
mov_r0-r1 cmp_r0-r2 eor_ne_r1-r2_i orr_r3-r1-r2_lsr_i sub_r1-r1-r3 mvn_r0-r1	cmp_r2-r1 eor_ne_r1-r2_i orr_r3-r1-r2_lsr_i sub_r1-r1-r3 mvn_r0-r1
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 eor_r3-r2-r0 bic_r3-r3_i	mvn_r2-r3 eor_r3-r2-r0 bic_r3-r3_i
cmp_r0-r1 mov_ge_r2-r0 bic_r0-r2_i lsl_r3-r0_i lsl_r1-r2-r3	cmp_r0-r1 add_r1-r2_i bic_ge_r1-r0_i
and_r0-r0_i mov_r1-r0 bic_r2-r2-r1 lsr_r0-r3-r1 bic_r3-r2-r3 rsb_r0-r0_i bfi_r2-r3_i_i ror_r3-r0-r2	and_r0-r0_i bic_r2-r2-r0 lsr_r0-r3-r0 rsb_r0-r0_i ror_r3-r0-r2
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 ror_r1-r2_i bic_r1-r1_i add_r1-r1_i eor_r0-r0_i add_r3-r0-r1 mvn_r0-r3	tst_r0-r1 mvn_ne_r0-r2 mvn_cs_r0-r1 ror_r1-r2_i eor_r0-r0_i orr_r1-r1_i add_r3-r0-r1 mvn_r0-r3
eor_r0-r1-r2 tst_r0-r3 sub_eq_r3-r2-r3_asr_i bic_r0-r3_i and_r3-r0_i	eor_r0-r1-r2 tst_r0-r3 sub_eq_r3-r2-r3_asr_i and_r3-r3_i
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r0 cmp_r1_i eor_ls_r3-r3_i ror_r0-r2_i rsb_r1-r3-r0	cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r0 cmp_r1_i eor_ls_r3-r3_i rsb_r1-r3-r2_ror_i
bfi_r0-r1_i_i eor_r1-r2-r0_ror_i ror_r3-r1_i mvn_r0-r3 orr_r3-r0_i bfi_r1-r3_i_i bfi_r3-r1_i_i orr_r3-r3_i	bfi_r0-r1_i_i eor_r1-r2-r0_ror_i mvn_r0-r1_ror_i orr_r3-r0_i bfi_r3-r1_i_i
cmp_r0_i mvn_ls_r1-r2 add_hi_r1-r3_i orr_r1-r1-r0 tst_r2-r3 sub_ne_r3-r1-r3 bic_r0-r3_i and_r1-r0_i	cmp_r0_i mvn_ls_r1-r2 add_hi_r1-r3_i orr_r1-r1-r0 tst_r2-r3 sub_ne_r3-r1-r3 and_r1-r3_i
mvn_r0-r1 cmp_r0-r1 add_lt_r2-r0_i add_ge_r2-r0_i mvn_r1-r2	mov_r2-r1_lsr_i rsb_r0-r1_i rsb_r1-r0-r2_ror_i
add_r0-r1-r0 mov_r1-r0 mvn_r2-r1 mvn_r0-r1 orr_r2-r0-r2_ror_i lsl_r1-r2_i	add_r0-r1-r0 mvn_r0-r0 orr_r2-r0-r0_ror_i lsl_r1-r2_i
mov_r0-r1 mvn_r2-r0 mov_r0-r3 eor_r3-r0-r2_lsl_i sub_r2-r3-r0_lsl_i mov_r1-r2 mvn_r2-r1	mov_r0-r3 mvn_r2-r1 eor_r3-r0-r2_lsl_i sub_r2-r3-r0_lsl_i mvn_r2-r2
tst_r0-r1 eor_ne_r0-r2_i eor_eq_r0-r1-r2 and_r1-r2-r0 bfi_r3-r1_i_i eor_r1-r3_i mvn_r2-r0 eor_r1-r3-r1 bic_r3-r2-r1	tst_r0-r1 bic_ne_r0-r2_i eor_eq_r0-r1-r2 mvn_r2-r0 bic_r3-r2_i
mvn_r0-r1 add_r1-r2-r2 asr_r2-r1-r1 bic_r0-r0_i add_r3-r0_i sub_r3-r2-r3 mov_r2-r3 mov_r3-r2	mvn_r0-r1 add_r1-r2-r2 bic_r0-r0_i asr_r2-r1-r1 add_r3-r0_i sub_r3-r2-r3
orr_r0-r0-r1 bfi_r2-r1_i_i add_r3-r0_i sub_r2-r3-r2 and_r1-r2_i mov_r0-r1	orr_r0-r0-r1 add_r3-r0_i sub_r2-r3-r2 and_r0-r2_i
eor_r0-r1-r2_lsl_i bfi_r3-r1_i_i eor_r2-r3-r0 bfi_r1-r3_i_i orr_r0-r2-r1 bfi_r2-r0_i_i bic_r1-r1_i and_r0-r1-r2	eor_r0-r1-r2_lsl_i bfi_r3-r1_i_i bfi_r1-r3_i_i eor_r2-r3-r0 bfi_r2-r3_i_i bic_r1-r1_i and_r0-r2-r1
cmp_r0-r1 rsb_eq_r2-r0-r1_ror_i asr_r3-r0_i sub_r1-r3-r1_lsr_i sub_r3-r1-r2 bfi_r2-r0_i_i eor_r0-r3-r2_lsl_i bfi_r1-r0_i_i bfi_r2-r1_i_i	cmp_r0-r1 rsb_eq_r2-r0-r1_ror_i asr_r3-r0_i sub_r1-r3-r1_ror_i bfi_r2-r0_i_i bfi_r2-r1_i_i
orr_r0-r0_i rsb_r1-r2-r0 bfi_r0-r1_i_i orr_r1-r2_i bic_r3-r2-r1 ror_r1-r0_i bic_r1-r1-r3 bfi_r0-r1_i_i	orr_r0-r0_i rsb_r1-r2-r0 bfi_r0-r1_i_i asr_r1-r0_i bfi_r0-r1_i_i
orr_r0-r1-r0_lsl_i rsb_r2-r0-r1 add_r0-r2-r0_lsl_i lsl_r0-r3-r0 add_r3-r0-r0_lsl_i and_r1-r3_i	orr_r0-r1-r0_lsl_i rsb_r2-r0-r1 ror_r0-r3-r2 and_r1-r0_i
bic_r0-r1-r2 bfi_r1-r0_i_i mov_r0-r1 mvn_r3-r0 orr_r2-r0-r3_asr_i rsb_r3-r2_i	bic_r0-r1-r2 bfi_r1-r0_i_i unk rsb_r3-r2_i
cmp_r0-r1 add_eq_r2-r2-r2 rsb_r2-r2_i mvn_r1-r2 lsl_r0-r1_i and_r2-r0_i asr_r0-r2_i	and_r0-r1_i
bic_r0-r1-r0 cmp_r0-r1 orr_eq_r2-r0-r2_lsr_i mvn_r1-r2 orr_r0-r1-r0 bfi_r0-r0_i_i mvn_r3-r0	bic_r0-r1-r0 cmp_r0-r1 eor_eq_r2-r1-r2_lsr_i bic_r3-r2-r0 bfi_r3-r3_i_i
orr_r0-r1-r2 ror_r3-r0-r2 mvn_r1-r3 mvn_r2-r1 orr_r2-r2_i lsl_r0-r1-r2 asr_r2-r2-r0	orr_r0-r1-r2 mov_r1_i ror_r2-r0-r2 orr_r2-r2_i lsl_r0-r1-r2 asr_r2-r2-r0
tst_r0-r1 mov_ne_r2-r0 rsb_ne_r2-r3-r2_ror_i tst_r1-r0 add_eq_r2-r2-r1 rsb_r2-r2_i	tst_r0-r1 add_ls_r2-r2-r1 rsb_ne_r2-r3-r0_ror_i rsb_r2-r2_i
orr_r0-r1-r0_asr_i mov_r1-r0 lsr_r0-r1-r1 rsb_r1-r0-r1 bic_r2-r1_i mvn_r1-r2 bic_r1-r0-r1 bfi_r2-r1_i_i	orr_r0-r1-r0_asr_i ror_r1-r0_i lsr_r0-r0-r1 rsb_r1-r0-r1 bic_r2-r1_i and_r1-r0-r2 bfi_r2-r1_i_i
tst_r0_i eor_ne_r1-r0-r2_asr_i asr_r1-r1-r1 and_r3-r1-r0_lsl_i and_r2-r3-r0 bic_r2-r2-r3 bic_r1-r2_i	and_r1-r3_i
orr_r0-r1-r2_ror_i bic_r1-r2-r0 bfi_r2-r1_i_i mov_r0-r2 bic_r0-r0_i asr_r3-r0-r2	orr_r0-r1-r2_ror_i bic_r1-r2-r0 bfi_r2-r1_i_i asr_r3-r2-r2
bic_r0-r1_i rsb_r1-r2-r0 and_r3-r0_i mvn_r2-r1 and_r3-r2-r3 bic_r1-r0-r3 bic_r3-r1_i	bic_r3-r1_i
cmp_r0-r1 rsb_lt_r2-r0-r2 rsb_ge_r2-r1-r0 eor_r3-r1_i lsr_r0-r2_i and_r3-r0-r3 add_r3-r1-r3	cmp_r0-r1 rsb_lt_r2-r0-r2 rsb_ge_r2-r1-r0 eor_r3-r1_i and_r3-r3-r2_lsr_i add_r3-r1-r3
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r2 orr_r1-r2-r0 bfi_r2-r1_i_i eor_r2-r2_i and_r1-r2_i add_r0-r1-r3	eor_r2-r2_i and_r1-r2_i add_r0-r1-r3
mvn_r0-r1 eor_r2-r0-r1 eor_r0-r2_i mvn_r3-r0 add_r0-r0-r3_ror_i bfi_r3-r3_i_i asr_r0-r0-r3 bic_r0-r0_i	mvn_r2_i eor_r0-r2_i
tst_r0_i and_ne_r0-r1-r0_asr_i orr_r0-r0-r1_ror_i eor_r2-r0_i bfi_r3-r2_i_i ror_r1-r2_i add_r2-r1-r3	tst_r0_i and_ne_r0-r1-r0_asr_i orr_r0-r0-r1_ror_i eor_r2-r0_i bfi_r3-r2_i_i add_r2-r3-r2_ror_i
asr_r0-r1-r1 orr_r0-r2-r0_ror_i tst_r2-r0 add_ne_r1-r2-r2 add_r1-r1-r3	cmp_r2_i add_hi_r1-r2-r2 add_r1-r1-r3
bfi_r0-r1_i_i bic_r2-r0_i mov_r1-r2 lsr_r3-r0-r0 eor_r0-r3-r1_ror_i eor_r2-r1-r0	bfi_r0-r1_i_i bic_r2-r0_i lsr_r3-r0-r0 eor_r0-r3-r2_ror_i eor_r2-r2-r0
ror_r0-r1_i bfi_r2-r0_i_i and_r1-r0_i bfi_r0-r1_i_i mov_r3-r0 and_r3-r2-r3_ror_i add_r2-r0-r3 add_r2-r2_i	ror_r0-r1_i and_r1-r0_i bfi_r0-r1_i_i bfi_r2-r0_i_i and_r3-r2-r0_ror_i add_r2-r0-r3 add_r2-r2_i
bic_r0-r1-r2 add_r3-r3-r3_asr_i bfi_r2-r3_i_i sub_r3-r2-r0 and_r2-r3_i bfi_r0-r2_i_i	bic_r0-r1-r2 sub_r3-r2-r0 and_r2-r3_i bfi_r0-r2_i_i
bic_r0-r1-r2 bfi_r1-r3_i_i bfi_r2-r0_i_i rsb_r3-r1-r2_ror_i add_r2-r3_i ror_r0-r3_i eor_r1-r0-r2 bic_r1-r3-r1	bic_r0-r1-r2 bfi_r1-r3_i_i bfi_r2-r0_i_i rsb_r3-r1-r2_ror_i add_r2-r3_i eor_r1-r2-r3_ror_i bic_r1-r3-r1
tst_r0_i add_eq_r1-r0-r0 bfi_r0-r2_i_i bic_r2-r1-r0 rsb_r0-r2-r1_ror_i bic_r2-r0-r1 rsb_r0-r2-r1 add_r3-r0-r2	tst_r0_i sub_r2-r0-r0 add_ge_r1-r0-r0 rsb_r0-r2-r1 orr_r3-r0-r0
mov_r0-r1 eor_r2-r3-r0 add_r0-r0-r0_lsr_i bic_r1-r0_i lsr_r3-r1-r1 bfi_r1-r2_i_i orr_r1-r3-r1_asr_i rsb_r3-r1_i	add_r0-r1-r1_lsr_i eor_r2-r3-r1 bic_r1-r0_i lsr_r3-r1-r1 bfi_r1-r2_i_i orr_r1-r3-r1_asr_i rsb_r3-r1_i
cmp_r0-r1 mov_cc_r1-r2 mov_cs_r1-r0 add_r1-r0-r1 mov_r3-r1 bfi_r3-r3_i_i add_r0-r3-r3 sub_r0-r0_i	cmp_r0-r1 add_r3-r0-r2 add_cs_r3-r0-r0 bfi_r3-r3_i_i add_r0-r3-r3 sub_r0-r0_i
tst_r0-r1 mov_eq_r1-r2 ror_r2-r2-r1 orr_r3-r2_i and_r1-r3_i lsl_r2-r1_i	mov_r2_i
bic_r0-r1_i orr_r2-r0_i bic_r0-r3-r2 cmp_r3-r0 sub_eq_r0-r2-r3 and_r2-r0-r2_ror_i and_r0-r3-r2_lsr_i	orr_r2-r1_i bic_r0-r3-r2 cmp_r3-r0 sub_eq_r0-r2-r3 and_r2-r0-r2_ror_i and_r0-r3-r2_lsr_i
eor_r0-r1-r2_ror_i bfi_r2-r0_i_i sub_r0-r3-r2 mov_r3-r2 eor_r0-r3-r0_lsr_i mvn_r3-r0	eor_r0-r1-r2_ror_i bfi_r2-r0_i_i sub_r0-r3-r2 eor_r0-r2-r0_lsr_i mvn_r3-r0
bic_r0-r1_i orr_r2-r1-r3_lsl_i lsr_r1-r2_i eor_r0-r0_i sub_r3-r1_i lsl_r1-r0-r3 lsl_r1-r1_i eor_r0-r0-r1	bic_r0-r1_i orr_r2-r1-r3_lsl_i lsr_r1-r2_i eor_r0-r0_i sub_r3-r1_i lsl_r1-r0-r3 eor_r0-r0-r1_lsl_i
add_r0-r1-r1_ror_i and_r1-r2-r0 tst_r1-r3 add_ne_r1-r1-r3_lsl_i bfi_r0-r1_i_i eor_r0-r0-r3 orr_r0-r0-r3_asr_i	add_r0-r1-r1_ror_i and_r1-r2-r0 bfi_r0-r1_i_i eor_r0-r0-r3 orr_r0-r0-r3_asr_i
mov_r0-r1 tst_r2-r1 sub_ne_r1-r0-r2_lsl_i rsb_ne_r1-r0_i bfi_r1-r1_i_i	tst_r2-r1 rsb_ne_r1-r1_i bfi_r1-r1_i_i
cmp_r0-r1 sub_ne_r1-r1_i mov_r2-r1 eor_r0-r2_i bfi_r3-r0_i_i eor_r1-r0-r3	cmp_r1-r0 sub_ne_r1-r1_i eor_r0-r1_i bfi_r3-r0_i_i eor_r1-r0-r3
mvn_r0-r1 and_r0-r1-r0 rsb_r2-r0-r1 and_r3-r1-r2_lsl_i bfi_r0-r3_i_i and_r3-r0-r3	and_r3-r1-r1_lsl_i and_r4-r3-r3_lsl_i unk
add_r0-r0-r1_lsl_i bic_r1-r2-r0 mov_r3-r1 mvn_r0-r1 lsl_r1-r1-r3 eor_r3-r1_i mvn_r2-r0 and_r0-r3-r2	add_r0-r0-r1_lsl_i bic_r2-r2-r0 lsl_r1-r2-r2 orr_r3-r1_i and_r0-r3-r2
orr_r0-r1_i add_r2-r0_i bfi_r0-r1_i_i rsb_r2-r2-r3 and_r1-r2-r0 mov_r3-r1 bic_r2-r3_i sub_r2-r2_i	orr_r0-r1_i add_r2-r0_i bfi_r0-r1_i_i rsb_r2-r2-r3 and_r1-r2-r0 bic_r2-r1_i sub_r2-r2_i
tst_r0-r1 add_eq_r0-r2-r2 lsl_r2-r1_i ror_r1-r2-r0 eor_r0-r1_i lsr_r2-r0_i asr_r1-r2_i mov_r2-r1	tst_r0-r1 add_eq_r0-r2-r2 lsl_r2-r1_i ror_r1-r2-r0 mov_r2-r1_lsr_i
mov_r0-r1 tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 eor_r1-r1_i	eor_r1-r2_i
tst_r0_i mvn_ne_r1-r0 ror_r2-r1_i mvn_r0-r2 add_r2-r1-r0_lsl_i add_r0-r2-r2	tst_r0_i mvn_ne_r1-r0 mvn_r0-r1_asr_i add_r2-r1-r0_lsl_i add_r0-r2-r2
orr_r0-r1_i cmp_r0-r2 rsb_cs_r0-r0-r2_lsr_i and_r1-r3-r0_lsr_i ror_r2-r1-r0 mov_r3-r2 bfi_r0-r3_i_i	orr_r0-r1_i cmp_r0-r2 rsb_cs_r0-r0-r2_lsr_i and_r1-r3-r0_lsr_i ror_r2-r1-r0 bfi_r0-r2_i_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 bic_r3-r1-r2 add_r2-r3_i mov_r3-r2 bic_r0-r3-r2 sub_r0-r3-r0 bfi_r2-r0_i_i	rsb_r2-r2_i bfi_r2-r2_i_i
cmp_r0-r1 sub_ls_r0-r2_i sub_r3-r1-r0_lsl_i lsr_r0-r0_i rsb_r0-r3-r0 rsb_r1-r3-r0	cmp_r0-r1 sub_ls_r0-r2_i sub_r3-r1-r0_lsl_i lsr_r0-r0_i sub_r1-r0-r3_lsl_i
orr_r0-r1_i orr_r2-r0-r1 bic_r3-r2_i tst_r1-r3 and_eq_r0-r3-r1_lsl_i add_r3-r0_i orr_r1-r3-r1_ror_i	orr_r0-r1_i bic_r3-r0_i tst_r1-r3 and_eq_r0-r3-r1_lsl_i add_r3-r0_i orr_r1-r3-r1_ror_i
tst_r0-r1 orr_ne_r2-r0-r3 orr_eq_r2-r1_i sub_r2-r0-r2_lsr_i mov_r3-r2 add_r0-r3_i	orr_r2-r0-r3 tst_r0-r1 orr_ge_r2-r1_i sub_r2-r0-r2_lsr_i add_r0-r2_i
tst_r0-r1 sub_ne_r1-r2-r1_lsr_i sub_eq_r1-r2-r1_ror_i eor_r3-r2-r0_lsr_i ror_r1-r1-r2 tst_r3-r1 add_eq_r2-r2_i bic_r1-r0-r2 eor_r0-r1-r2	tst_r0-r1 sub_ne_r1-r2-r1_lsr_i sub_eq_r1-r2-r1_ror_i eor_r3-r2-r0_lsr_i ror_r1-r1-r2 tst_r3-r1 add_ls_r2-r2_i orr_r0-r0-r2
mov_r0-r1 rsb_r2-r0-r3_lsl_i bic_r3-r2_i add_r0-r3_i asr_r0-r0-r3 sub_r0-r0-r3_asr_i	rsb_r2-r1-r3_lsl_i bic_r3-r2_i add_r0-r3_i asr_r0-r0-r3 sub_r0-r0-r3_asr_i
rsb_r0-r1-r2 and_r3-r1_i lsr_r2-r0_i orr_r3-r3-r2 mvn_r1-r3 mvn_r3-r1 add_r0-r3_i bfi_r1-r0_i_i	rsb_r0-r1-r2 and_r3-r1_i orr_r3-r3-r0_lsr_i mvn_r1-r3 add_r0-r3_i bfi_r1-r0_i_i
tst_r0-r1 mov_eq_r1-r2 sub_r2-r1_i bfi_r0-r2_i_i and_r3-r0_i rsb_r3-r3-r0 mov_r2-r3 bfi_r3-r2_i_i	and_r3-r0_i tst_r0-r1 mov_eq_r1-r2 sub_r2-r1_i bfi_r0-r2_i_i rsb_r3-r3-r0 bfi_r3-r3_i_i
orr_r0-r0-r1_asr_i mov_r1-r2 mvn_r3-r1 orr_r2-r0-r3_lsl_i mov_r1-r2 rsb_r1-r1_i	orr_r0-r0-r1_asr_i mvn_r3-r2 orr_r2-r0-r3_lsl_i rsb_r1-r2_i
cmp_r0-r1 mvn_cc_r1-r2 mvn_cs_r1-r0 mvn_r2-r3 orr_r0-r2-r3 and_r3-r0_i mvn_r2-r1 bic_r0-r3-r2	cmp_r0-r1 mvn_cs_r1-r0 mvn_cc_r1-r2 and_r0-r1_i
mvn_r0-r1 mov_r2-r3 orr_r1-r0-r2 bic_r3-r2_i mvn_r2-r1 bic_r1-r2_i bic_r2-r1-r3	orr_r0-r3_i bic_r2-r1-r0
tst_r0-r1 mvn_eq_r2-r1 orr_r3-r2_i mov_r0-r3 bfi_r1-r0_i_i	tst_r0-r1 mvn_cs_r2-r1 orr_r3-r2_i bfi_r1-r3_i_i
tst_r0-r1 and_ne_r0-r0_i bic_r0-r0_i lsl_r2-r1-r0 and_r0-r1-r2 sub_r1-r1-r0	tst_r0-r1 and_ne_r0-r0_i bic_r0-r0_i lsl_r2-r1-r0 bic_r1-r1-r2
add_r0-r0-r1_asr_i and_r2-r0-r1 orr_r3-r0-r2 add_r2-r3-r0 bic_r3-r2-r3 bfi_r1-r3_i_i bic_r2-r1_i add_r1-r2_i	bic_r3-r1_i add_r2-r3_i bic_r1-r2_i
eor_r0-r1-r0_ror_i add_r2-r0_i orr_r0-r2_i mvn_r3-r0 bic_r1-r3_i orr_r2-r0-r1 sub_r2-r1-r2	eor_r0-r1-r0_ror_i add_r2-r0_i orr_r0-r2_i rsb_r2-r0_i
tst_r0-r1 and_ne_r2-r1-r2 and_eq_r2-r1-r3 bic_r3-r0-r2 add_r1-r3-r2 eor_r2-r1-r3 orr_r1-r2_i asr_r0-r1_i rsb_r2-r0_i	tst_r1-r0 and_ne_r2-r1-r2 and_ls_r2-r1-r3 asr_r0-r2_i rsb_r2-r0_i
bic_r0-r1_i and_r2-r1-r0 cmp_r3-r2 mov_cs_r2-r1 add_r3-r2-r2	bic_r2-r1_i cmp_r3-r2 mov_cs_r2-r1 add_r3-r2-r2
add_r0-r1-r1 lsl_r2-r2_i tst_r2_i rsb_ne_r1-r0_i sub_r1-r2-r1 rsb_r2-r1_i ror_r3-r2_i	rsb_r1-r1-r2_lsl_i rsb_r2-r1_i ror_r3-r2_i
and_r0-r1-r2 sub_r1-r0_i add_r0-r1-r0_lsr_i mov_r2-r1 ror_r1-r0_i eor_r3-r1-r2_ror_i	and_r0-r2-r1 sub_r2-r0_i add_r0-r2-r0_lsr_i ror_r1-r0_i eor_r3-r1-r2_ror_i
bic_r0-r1_i and_r2-r0-r2 sub_r1-r2_i and_r3-r2-r1 bic_r1-r3_i add_r2-r1-r1	and_r2-r1-r2 sub_r1-r2_i and_r3-r1-r2 mov_r2-r3_lsl_i bic_r2-r2_i
add_r0-r1_i bfi_r0-r0_i_i add_r2-r0-r2_lsr_i ror_r1-r2-r3 asr_r3-r0_i and_r3-r3-r1_asr_i mov_r1-r3	add_r0-r1_i bfi_r0-r0_i_i add_r2-r0-r2_lsr_i ror_r1-r2-r3 asr_r0-r0_i and_r1-r0-r1_asr_i
bfi_r0-r1_i_i bfi_r2-r0_i_i eor_r1-r0_i lsl_r3-r2-r0 eor_r0-r3-r1 and_r0-r0_i bfi_r0-r0_i_i	bfi_r0-r1_i_i rsb_r1-r0_i bic_r2-r2-r1_lsl_i lsl_r3-r2-r0 eor_r0-r3-r1 and_r0-r0_i bfi_r0-r0_i_i
add_r0-r1-r2_lsl_i and_r2-r2-r0 orr_r0-r0-r2 rsb_r2-r2_i rsb_r3-r2-r0_asr_i add_r1-r3-r0_lsr_i mov_r2-r3 rsb_r0-r2-r1_lsl_i	add_r0-r1-r2_lsl_i and_r2-r2-r0 rsb_r2-r2_i rsb_r3-r2-r0_asr_i add_r1-r3-r0_lsr_i rsb_r0-r3-r1_lsl_i
tst_r0-r1 orr_ne_r2-r0-r1 eor_r2-r2-r0 rsb_r0-r2-r0_ror_i bfi_r1-r2_i_i ror_r2-r0-r1 eor_r0-r2_i lsl_r1-r0-r2	tst_r0-r1 orr_ne_r2-r0-r1 eor_r2-r2-r0 rsb_r0-r2-r0_ror_i ror_r2-r0-r1 eor_r0-r2_i lsl_r1-r0-r2
cmp_r0-r1 rsb_ls_r0-r0-r2 rsb_hi_r0-r3-r0_ror_i and_r2-r0-r3_lsl_i mov_r0-r2	cmp_r0-r1 rsb_ls_r0-r0-r2 rsb_hi_r0-r3-r0_ror_i and_r0-r0-r3_lsl_i
cmp_r0-r1 and_cc_r0-r2-r0 and_cs_r0-r2-r0 orr_r2-r1-r2 bic_r2-r2-r1 eor_r1-r0-r2_asr_i eor_r3-r3-r1_asr_i	and_r0-r2-r0 bic_r2-r2-r1 eor_r1-r0-r2_asr_i eor_r3-r3-r1_asr_i
eor_r0-r1-r2 bfi_r3-r1_i_i add_r1-r0-r0 lsl_r0-r1-r3 sub_r3-r2-r3 bic_r2-r0_i add_r2-r3-r2 mov_r3-r2	eor_r0-r1-r2 bfi_r3-r1_i_i add_r1-r0-r0 lsl_r0-r1-r3 sub_r3-r2-r3 bic_r2-r0_i add_r3-r3-r2
cmp_r0-r1 mvn_hi_r2-r0 sub_r0-r2_i eor_r2-r0_i eor_r3-r2_i	cmp_r0-r1 mvn_hi_r2-r0 sub_r0-r2_i eor_r3-r0_i
bic_r0-r1-r2 lsr_r1-r0_i asr_r0-r1-r1 sub_r0-r0_i bfi_r3-r0_i_i and_r2-r3_i	and_r2-r3_i
lsl_r0-r1-r0 eor_r1-r2_i cmp_r1-r0 eor_eq_r1-r3_i add_r1-r1-r0 bfi_r1-r1_i_i lsr_r0-r0-r1	lsl_r0-r1-r0 eor_r1-r2_i cmp_r1-r0 eor_eq_r1-r3_i add_r1-r1-r0 lsr_r0-r0-r1
bic_r0-r1_i add_r0-r2-r0_lsr_i lsr_r2-r0_i and_r0-r2_i rsb_r0-r0_i bic_r2-r0_i lsl_r1-r0-r2 bic_r0-r1-r2	add_r0-r2-r1_lsr_i ror_r2-r0_i and_r0-r2_i rsb_r0-r0_i bic_r2-r0_i lsl_r0-r0-r2
tst_r0-r1 mvn_eq_r2-r3 and_eq_r2-r2_i ror_r0-r2_i mvn_r2-r0	tst_r0-r1 mvn_eq_r2-r3 and_ge_r2-r2_i mvn_r2-r2_ror_i
cmp_r0-r1 and_ls_r1-r2-r3 and_r2-r1-r0 bfi_r3-r2_i_i rsb_r1-r3_i mov_r0-r1	cmp_r0-r1 and_ls_r1-r2-r3 and_r2-r1-r0 bfi_r3-r2_i_i rsb_r0-r3_i
bic_r0-r0_i ror_r0-r0_i add_r1-r0_i mov_r2-r1 bic_r1-r2_i lsr_r2-r2_i lsr_r0-r2-r1 rsb_r1-r2-r0_lsr_i	bic_r0-r0_i ror_r0-r0_i add_r1-r0_i bic_r1-r1_i lsr_r2-r1_i asr_r0-r2-r1 rsb_r1-r2-r0_lsr_i
bfi_r0-r1_i_i eor_r0-r0-r2_lsr_i bfi_r1-r0_i_i mvn_r3-r1 orr_r0-r2_i mvn_r1-r3 add_r3-r1-r0 asr_r0-r3-r0	eor_r0-r0-r2_ror_i bfi_r1-r0_i_i orr_r0-r2_i add_r3-r1-r0 asr_r0-r3-r0
cmp_r0-r1 sub_hi_r0-r0-r1_lsr_i mvn_r1-r0 orr_r1-r0-r1 and_r2-r1_i bfi_r1-r2_i_i mvn_r3-r1 lsl_r2-r3_i	mov_r2_i
orr_r0-r1_i bic_r0-r0_i bic_r1-r0-r1 bic_r0-r1-r2 eor_r3-r0-r2 eor_r0-r3_i bic_r0-r1-r0 bfi_r3-r0_i_i	orr_r0-r2_i bic_r1-r0-r1 bic_r0-r1-r0 orr_r3-r1-r2 bfi_r3-r0_i_i
mvn_r0-r1 add_r2-r2-r1_lsr_i and_r0-r0-r3_lsr_i rsb_r1-r0-r2 and_r0-r1-r0 mov_r2-r0	mvn_r0-r1 add_r2-r2-r1_lsr_i and_r0-r0-r3_lsr_i rsb_r1-r0-r2 and_r2-r0-r1
bic_r0-r1-r2 orr_r2-r3-r2_ror_i orr_r3-r0-r2_ror_i asr_r1-r2-r3 orr_r2-r1_i ror_r2-r3-r2 mov_r1-r2	bic_r0-r1-r2 orr_r2-r3-r2_ror_i orr_r3-r0-r2_ror_i asr_r1-r2-r3 orr_r2-r1_i ror_r1-r3-r2
mov_r0-r1 bic_r2-r3-r0 and_r1-r2_i tst_r3_i rsb_eq_r2-r3-r1 sub_r2-r2-r3	bic_r2-r3-r1 and_r1-r2_i tst_r3_i rsb_eq_r2-r3-r1 sub_r2-r2-r3
mov_r0-r1 add_r0-r0-r2 and_r3-r1_i lsr_r0-r3-r0 eor_r2-r3-r0_lsr_i eor_r0-r3-r2	bic_r0-r2-r2
mov_r0-r1 cmp_r0-r1 add_hi_r1-r1_i bfi_r0-r2_i_i rsb_r3-r1-r2 rsb_r1-r0-r3_ror_i eor_r2-r1-r2	mov_r0-r1 rsb_r3-r1-r2 bfi_r0-r2_i_i rsb_r1-r0-r3_ror_i eor_r2-r1-r2
mov_r0-r1 and_r1-r0_i bfi_r2-r3_i_i add_r0-r2-r1 mvn_r2-r0 bic_r2-r2_i	bfi_r2-r3_i_i and_r1-r1_i add_r0-r2-r1 mvn_r2-r0 bic_r2-r2_i
lsl_r0-r1_i sub_r1-r0_i cmp_r1_i sub_eq_r0-r2-r0_lsl_i bic_r2-r3-r0	bic_r2-r3-r1_lsl_i
eor_r0-r1_i add_r1-r0_i rsb_r1-r1_i bfi_r0-r1_i_i lsl_r0-r1-r0 bfi_r1-r0_i_i	eor_r0-r1_i add_r1-r0_i rsb_r1-r1_i lsl_r0-r1-r0 bfi_r1-r0_i_i
cmp_r0-r1 rsb_ne_r0-r1_i asr_r2-r3_i and_r1-r0-r2 bic_r3-r1_i	cmp_r0-r1 rsb_ne_r0-r1_i and_r1-r0-r3_asr_i bic_r3-r1_i
lsr_r0-r0_i cmp_r1_i rsb_hi_r2-r1-r0_lsl_i lsr_r1-r1-r2 add_r1-r3-r1_lsr_i	asr_r0-r0_i rsb_r2-r1-r0_lsl_i lsr_r1-r1-r2 add_r1-r3-r1_lsr_i
tst_r0_i mov_ne_r1-r0 mov_eq_r1-r0 eor_r1-r1-r2_lsl_i orr_r1-r1-r0_lsr_i bfi_r3-r1_i_i lsr_r0-r0-r0 and_r1-r0-r3 bfi_r0-r1_i_i rsb_r2-r1-r0	eor_r1-r0-r2_lsl_i orr_r1-r1-r0_lsr_i bfi_r3-r1_i_i lsr_r0-r0-r0 and_r1-r0-r3 bfi_r0-r1_i_i rsb_r2-r1-r0
bic_r0-r1-r2 rsb_r1-r1-r0 and_r3-r0-r2 orr_r0-r0-r3 bic_r1-r0-r1 bfi_r0-r1_i_i orr_r2-r0_i	bic_r0-r1-r2 rsb_r1-r1-r0 bic_r1-r0-r1 bfi_r0-r1_i_i orr_r2-r0_i
rsb_r0-r1-r2_ror_i cmp_r0_i orr_ge_r2-r2_i and_r1-r0_i and_r3-r1-r2_lsl_i and_r0-r0-r3 eor_r3-r2-r0	rsb_r0-r1-r2_ror_i cmp_r0_i orr_ge_r2-r2_i orr_r3-r2-r2
rsb_r0-r0_i orr_r1-r0_i and_r0-r1-r0_lsl_i ror_r2-r0_i eor_r2-r0-r2 bic_r2-r2_i eor_r2-r2_i	rsb_r0-r0_i and_r0-r0-r0_lsl_i eor_r2-r0-r0_ror_i orr_r2-r2_i
rsb_r0-r0-r1_asr_i tst_r2-r1 add_eq_r1-r0-r2 mov_r0-r1 orr_r2-r0-r1_asr_i	tst_r2-r1 rsb_r0-r0-r1_asr_i add_ge_r1-r0-r2 orr_r2-r1-r1_asr_i
mov_r0-r1 rsb_r1-r2-r1 tst_r1-r0 add_ne_r3-r1_i add_eq_r3-r3_i sub_r3-r3_i	add_r3-r3_i sub_r0-r1-r2 tst_r1-r0 add_ne_r3-r0_i sub_r3-r3_i
tst_r0-r1 and_ne_r0-r2_i cmp_r0-r2 eor_hi_r1-r0-r2 bfi_r0-r1_i_i add_r1-r1-r0 mov_r2-r1	tst_r0-r1 and_ne_r0-r2_i cmp_r0-r2 eor_hi_r1-r0-r2 bfi_r0-r1_i_i add_r2-r0-r1
eor_r0-r0-r1 and_r2-r0-r2 and_r3-r2_i eor_r2-r3-r0_asr_i mvn_r1-r2 bic_r2-r3_i add_r1-r2-r1_asr_i	eor_r0-r0-r1 and_r2-r0-r2 and_r3-r2_i mvn_r1-r0_asr_i bic_r2-r3_i add_r1-r2-r1_asr_i
eor_r0-r0-r1 mvn_r1-r0 orr_r0-r1_i bic_r1-r0-r1 orr_r0-r2-r1 lsl_r1-r0_i bfi_r3-r1_i_i	unk
tst_r0-r1 add_ne_r2-r3-r3 bic_r0-r1-r2 eor_r3-r0-r1 mov_r0-r3 orr_r2-r3-r0	tst_r0-r1 add_ne_r2-r3-r3 and_r2-r2-r1
sub_r0-r0-r1_asr_i eor_r2-r0_i and_r3-r2-r1 orr_r0-r2-r3 sub_r2-r0-r1 orr_r0-r2-r1	sub_r0-r0-r1_asr_i eor_r2-r0_i sub_r2-r2-r1 orr_r0-r2-r1
tst_r0-r1 orr_ne_r1-r1-r0_ror_i orr_eq_r1-r2-r1 mvn_r3-r1 mov_r2-r3	tst_r0-r1 orr_ne_r1-r1-r0_ror_i orr_eq_r1-r2-r1 mvn_r2-r1
tst_r0-r1 mvn_eq_r2-r1 lsl_r0-r1-r3 rsb_r1-r2_i ror_r2-r1_i sub_r0-r0-r2 bfi_r1-r0_i_i eor_r0-r1_i	tst_r0-r1 mvn_eq_r2-r1 lsl_r0-r1-r3 rsb_r1-r2_i sub_r0-r0-r1_ror_i bfi_r1-r0_i_i eor_r0-r1_i
cmp_r0-r1 orr_hi_r2-r2-r0_lsr_i lsr_r1-r2_i and_r0-r2-r1 orr_r2-r2-r0 orr_r0-r2_i	cmp_r0-r1 orr_hi_r2-r2-r0_lsr_i orr_r0-r2_i
lsr_r0-r1-r2 bic_r2-r0-r3 cmp_r1-r3 eor_ls_r3-r2-r0 mov_r1-r3 and_r0-r1_i	cmp_r1-r3 lsr_r0-r1-r2 and_ls_r3-r0-r3 and_r0-r3_i
cmp_r0-r1 rsb_cs_r2-r2_i eor_r0-r0_i rsb_r3-r2-r0_lsl_i and_r0-r3_i sub_r1-r0-r2	cmp_r0-r1 rsb_cs_r2-r2_i rsb_r3-r2-r0_lsl_i and_r0-r3_i sub_r1-r0-r2
asr_r0-r1-r1 asr_r2-r3-r0 add_r3-r3-r2 bic_r3-r3_i bic_r3-r3-r1 orr_r3-r1-r3_asr_i bic_r2-r3_i sub_r0-r2_i	asr_r0-r1-r1 asr_r2-r3-r0 add_r3-r3-r2 bic_r3-r3-r1 orr_r3-r1-r3_asr_i bic_r2-r3_i sub_r0-r2_i
mov_r0-r1 add_r2-r2-r0_asr_i	add_r2-r2-r1_asr_i
add_r0-r0-r0 orr_r1-r2-r0_lsl_i orr_r3-r1_i sub_r0-r1-r3	orr_r3-r2_i sub_r0-r2-r3
lsr_r0-r1-r2 sub_r0-r0-r1 eor_r1-r0-r3_lsl_i mov_r0-r1 mov_r2-r3 add_r1-r2-r0 mov_r0-r1	lsr_r0-r1-r2 sub_r0-r0-r1 eor_r1-r0-r3_lsl_i add_r0-r1-r3
mov_r0-r1 add_r2-r0_i	add_r2-r1_i
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 sub_r1-r3-r2_asr_i bic_r3-r1-r1 add_r0-r3_i orr_r3-r3-r0	mov_r3_i
rsb_r0-r1-r0_asr_i mov_r2-r0 mvn_r3-r2 rsb_r1-r3_i bic_r1-r1-r1 mvn_r3-r1 mov_r1-r3 rsb_r1-r1_i	mov_r1_i
add_r0-r1-r1 mov_r1-r0 and_r2-r3-r1 lsl_r2-r2_i mov_r0-r2	and_r2-r3-r1_lsl_i mov_r0-r2_lsl_i
bfi_r0-r1_i_i bfi_r2-r2_i_i tst_r0_i mvn_hi_r1-r2 bfi_r3-r1_i_i add_r0-r1-r3 lsr_r2-r0-r1	bfi_r3-r1_i_i add_r0-r1-r3 lsr_r2-r0-r1
bic_r0-r1-r0 cmp_r2-r0 mov_cc_r1-r3 rsb_r3-r1_i rsb_r2-r3_i mov_r3-r2	bic_r0-r1-r0 cmp_r2-r0 mov_cc_r1-r3 add_r3-r1_i
eor_r0-r1-r2 tst_r0_i add_hi_r2-r0-r0 sub_r2-r2-r3_lsr_i	sub_r2-r2-r3_lsr_i
mov_r0-r1 rsb_r0-r0-r2_lsl_i asr_r1-r0_i add_r0-r1_i bfi_r2-r0_i_i	add_r3-r1_i mvn_r0-r3_lsr_i bfi_r2-r0_i_i
sub_r0-r0-r1 add_r0-r0_i sub_r0-r0_i asr_r2-r0_i mov_r1-r2 ror_r1-r1_i add_r2-r1-r1	rsb_r0-r1-r0 sub_r0-r0_i add_r0-r0_i mov_r2-r0_asr_i ror_r1-r2_i mov_r2-r1_lsl_i
tst_r0-r1 eor_ls_r2-r0_i eor_hi_r2-r0-r2 sub_r1-r3-r2	tst_r0-r1 eor_ls_r2-r0_i sub_r1-r3-r2
orr_r0-r1_i lsl_r1-r2_i sub_r2-r1-r0 add_r1-r0_i rsb_r2-r2_i and_r3-r1-r2	orr_r0-r1_i rsb_r2-r0-r2_lsl_i add_r1-r0_i rsb_r2-r2_i and_r3-r1-r2
rsb_r0-r1-r2_asr_i bfi_r3-r1_i_i tst_r2-r0 and_ls_r1-r2-r1_lsl_i and_hi_r1-r3-r0_lsr_i sub_r2-r1_i	rsb_r0-r1-r2_asr_i tst_r2-r0 and_ls_r1-r2-r1_lsl_i sub_r2-r1_i
rsb_r0-r0-r1 mov_r2-r0 bfi_r0-r2_i_i	rsb_r0-r0-r1 bfi_r0-r0_i_i
add_r0-r1_i rsb_r0-r0_i add_r2-r3-r2_ror_i lsl_r1-r0_i sub_r0-r0-r1 sub_r3-r0-r3_lsl_i ror_r1-r3-r3 rsb_r3-r2-r1	add_r0-r1_i rsb_r0-r0_i add_r2-r3-r2_ror_i sub_r0-r0-r0_lsl_i sub_r3-r0-r3_lsl_i ror_r1-r3-r3 rsb_r3-r2-r1
mov_r0-r1 and_r1-r2_i bic_r1-r1-r1 and_r2-r0-r2 bic_r2-r1-r2	rsb_r2-r1-r1
tst_r0_i mov_cc_r1-r2 cmp_r1-r0 orr_hi_r3-r2-r0_lsl_i add_r0-r3-r2	cmp_r1-r0 orr_hi_r3-r2-r0_lsl_i add_r0-r3-r2
sub_r0-r1-r2_lsl_i mov_r2-r0	sub_r2-r1-r2_lsl_i
and_r0-r0-r1_lsl_i add_r1-r1_i add_r2-r0-r1_lsr_i ror_r0-r2_i mvn_r1-r0	and_r0-r0-r1_lsl_i add_r1-r1_i add_r2-r0-r1_lsr_i mvn_r1-r2_ror_i
tst_r0_i and_hi_r0-r1_i rsb_r2-r3-r1 eor_r3-r2-r0_lsl_i sub_r1-r2_i asr_r1-r1-r1 eor_r2-r3-r1	rsb_r2-r3-r1 eor_r3-r2-r0_lsl_i sub_r1-r2_i asr_r1-r1-r1 eor_r2-r3-r1
tst_r0-r1 mov_cc_r2-r3 eor_r2-r2-r1_ror_i mov_r3-r2 eor_r3-r1-r3_asr_i	eor_r2-r2-r1_ror_i eor_r3-r1-r2_asr_i
eor_r0-r1_i sub_r0-r0-r1_asr_i mov_r2-r0	eor_r0-r1_i sub_r2-r0-r1_asr_i
tst_r0-r1 sub_eq_r0-r0-r1 add_cc_r0-r2-r1 eor_r1-r0-r1 eor_r1-r0-r1_lsl_i mvn_r2-r1 mvn_r1-r2	tst_r0-r1 sub_eq_r0-r0-r1 eor_r1-r0-r1 eor_r1-r0-r1_lsl_i
tst_r0-r1 add_lt_r0-r2_i add_ge_r0-r0-r0 add_r1-r1-r0 sub_r2-r3-r1_ror_i and_r3-r3-r2 lsl_r3-r3-r3 orr_r2-r3-r2	tst_r0-r1 add_ge_r0-r0-r0 add_r1-r1-r0 sub_r2-r3-r1_ror_i and_r3-r3-r2 lsl_r3-r3-r3 orr_r2-r3-r2
bfi_r0-r0_i_i asr_r1-r2-r0 rsb_r0-r2_i bic_r2-r0-r1	asr_r1-r2-r0 rsb_r0-r2_i bic_r2-r0-r1
tst_r0-r1 eor_ne_r1-r1-r0 eor_eq_r1-r2-r3 orr_r0-r1_i mov_r2-r1 bic_r0-r0-r2	tst_r0-r1 eor_ne_r1-r1-r0 eor_eq_r1-r2-r3 orr_r0-r1_i eor_r0-r1-r0_ror_i
mvn_r0-r1 orr_r2-r1-r0_lsr_i mov_r1-r3 sub_r2-r2-r1_ror_i	mvn_r0-r1 orr_r2-r1-r0_lsr_i sub_r2-r2-r3_ror_i
mov_r0-r1 rsb_r2-r0-r2 mov_r3-r2	sub_r3-r2-r1
cmp_r0-r1 orr_cc_r1-r2_i mov_r2-r0 lsl_r0-r2_i and_r2-r0-r1 rsb_r0-r2_i	cmp_r0-r1 eor_cc_r1-r2_i and_r2-r1-r0_lsl_i rsb_r0-r2_i
rsb_r0-r1-r2_asr_i eor_r1-r0-r2_lsr_i eor_r2-r1-r2_lsr_i and_r0-r2_i add_r3-r0_i eor_r2-r3_i	rsb_r0-r1-r2_asr_i eor_r1-r0-r2_lsr_i eor_r2-r1-r2_lsr_i and_r0-r2_i rsb_r2-r0_i
mov_r0-r1 orr_r2-r3-r0	orr_r2-r3-r1
tst_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r0 rsb_r0-r1-r3_lsr_i	tst_r0-r1 mvn_ls_r1-r2 rsb_r0-r1-r3_lsr_i
asr_r0-r1_i sub_r2-r0-r3_asr_i and_r2-r1-r2 rsb_r2-r2-r1 lsl_r1-r3-r2	asr_r0-r1_i sub_r2-r0-r3_asr_i bic_r2-r1-r2 lsl_r1-r3-r2
cmp_r0-r1 eor_ne_r2-r0_i eor_eq_r2-r0_i add_r1-r3-r2_ror_i add_r1-r3-r1 mov_r0-r3 sub_r2-r0-r1 eor_r2-r2-r3 add_r3-r0-r2 and_r3-r2-r3_ror_i	cmp_r0-r1 eor_ne_r2-r0_i eor_eq_r2-r0_i add_r1-r3-r2_ror_i rsb_r2-r1_i mov_r0-r3_lsr_i eor_r2-r2-r3 add_r3-r0-r2 and_r3-r2-r3_ror_i
tst_r0-r1 and_lt_r1-r2_i and_ge_r1-r0-r1_ror_i orr_r0-r1-r2_ror_i asr_r3-r0-r2	tst_r0-r1 and_ge_r1-r0-r1_ror_i orr_r0-r1-r2_ror_i asr_r3-r0-r2
tst_r0-r1 mvn_cc_r1-r2 mvn_cs_r1-r0 and_r2-r1-r0 bic_r0-r2-r2	bic_r0-r2-r2
and_r0-r0-r1 orr_r2-r0_i add_r1-r1-r2_asr_i orr_r1-r1-r3_ror_i	and_r0-r0-r1 add_r1-r1-r0_asr_i orr_r1-r1-r3_ror_i
tst_r0_i mov_cs_r1-r2 mov_ge_r1-r2 mvn_r2-r1 lsr_r1-r2_i asr_r2-r1-r1	tst_r0_i mov_cs_r1-r2 mvn_r2-r1 lsr_r1-r2_i asr_r2-r1-r1
mvn_r0-r1 mvn_r2-r0	lsl_r2-r1_i
rsb_r0-r0-r1_asr_i eor_r2-r1-r0 ror_r3-r2_i sub_r1-r1-r2_lsr_i rsb_r3-r1-r3	rsb_r0-r0-r1_asr_i eor_r3-r0-r1 rsb_r1-r1-r3_ror_i add_r3-r1-r3_lsr_i
add_r0-r0_i sub_r1-r2-r0 mov_r2-r1 add_r0-r2-r1 asr_r2-r0_i bfi_r1-r2_i_i	add_r0-r0_i sub_r1-r2-r0 bfi_r1-r1_i_i
add_r0-r0_i orr_r1-r0_i ror_r1-r1_i mov_r2-r1 mvn_r3-r2 orr_r1-r3_i sub_r0-r1_i	add_r0-r0_i orr_r1-r0_i rsb_r3-r1-r1_ror_i bic_r0-r3_i
tst_r0_i and_lt_r1-r2_i and_ge_r1-r2-r3 mov_r2-r1 orr_r1-r2_i add_r3-r0_i eor_r3-r3-r1 add_r1-r3-r1_asr_i	tst_r0_i and_ge_r1-r2-r3 add_r3-r0_i orr_r1-r1_i eor_r3-r3-r1 add_r1-r3-r1_asr_i
sub_r0-r1_i rsb_r1-r1_i eor_r0-r0-r1 and_r2-r0-r1 orr_r3-r2_i	rsb_r1-r1_i sub_r0-r1_i and_r3-r1-r0 orr_r3-r3_i
rsb_r0-r1_i bfi_r2-r0_i_i bfi_r3-r2_i_i orr_r3-r3-r2 mov_r0-r3 rsb_r2-r0-r3	sub_r2-r0-r0
tst_r0-r1 sub_cc_r2-r2_i eor_r1-r0_i sub_r3-r1-r2	eor_r1-r0_i sub_r3-r1-r2
tst_r0-r1 orr_cc_r1-r2-r3_asr_i rsb_r0-r1-r3 tst_r1-r3 eor_ne_r1-r0-r1_lsl_i orr_r2-r1_i	tst_r3-r1 rsb_r0-r1-r3 eor_ne_r1-r0-r1_lsl_i orr_r2-r1_i
and_r0-r1-r2 orr_r3-r0_i asr_r3-r3_i rsb_r1-r1-r3 mvn_r2-r1	and_r0-r1-r2 rsb_r1-r1-r0_asr_i mvn_r2-r1
ror_r0-r1-r0 add_r1-r0_i and_r0-r2-r1_ror_i bfi_r3-r0_i_i tst_r2-r0 orr_ge_r3-r3-r0 asr_r0-r3-r3	ror_r0-r1-r0 add_r1-r0_i and_r0-r2-r1_ror_i bfi_r3-r0_i_i asr_r0-r3-r3
cmp_r0-r1 orr_ls_r0-r0-r2 orr_r0-r0-r2 sub_r3-r0_i	orr_r0-r0-r2 sub_r3-r0_i
eor_r0-r0-r1_ror_i and_r1-r0_i and_r2-r2-r1 bic_r1-r2-r0 asr_r1-r1_i eor_r1-r0-r1_lsl_i	eor_r1-r0-r1_ror_i
lsl_r0-r0_i lsr_r1-r2_i bfi_r3-r0_i_i and_r0-r3-r1 sub_r2-r0-r3_lsl_i	bic_r3-r3_i and_r1-r3-r2_lsr_i sub_r2-r1-r3_lsl_i
add_r0-r0-r0_ror_i rsb_r1-r0_i mov_r0-r1 and_r1-r1-r0	add_r0-r0-r0_ror_i rsb_r1-r0_i
cmp_r0-r1 rsb_ls_r0-r1-r2 rsb_hi_r0-r0-r3_ror_i mov_r3-r1 and_r3-r3-r0 bic_r3-r3_i	cmp_r0-r1 rsb_cs_r0-r0-r3_ror_i rsb_ls_r0-r1-r2 and_r3-r1-r0 bic_r3-r3_i
add_r0-r0_i and_r1-r2-r1 and_r3-r1-r0 mov_r1-r0 eor_r2-r3-r0 rsb_r2-r2-r1_lsl_i	add_r0-r0_i and_r1-r2-r1 bic_r2-r0-r1 rsb_r2-r2-r0_lsl_i
tst_r0_i mvn_cc_r0-r1 mvn_cs_r0-r1 sub_r1-r2-r0 orr_r3-r1-r0_lsr_i	tst_r0_i mvn_cs_r0-r1 sub_r1-r2-r0 orr_r3-r1-r0_lsr_i
cmp_r0-r1 sub_eq_r2-r0-r1_lsr_i orr_r2-r2-r1 mvn_r3-r2 cmp_r3-r2 add_eq_r3-r0-r3 bic_r1-r3_i asr_r3-r1-r3	cmp_r0-r1 sub_eq_r2-r1-r0_lsr_i orr_r2-r2-r1 mvn_r3-r2 asr_r3-r3-r3
add_r0-r1-r0_asr_i bfi_r1-r0_i_i and_r2-r1_i	and_r2-r1_i
and_r0-r1_i mov_r2-r0 sub_r0-r2_i sub_r3-r1-r0 orr_r3-r2-r3	orr_r3-r1_i
tst_r0-r1 sub_ge_r2-r3-r0_ror_i eor_r1-r2_i sub_r1-r1_i add_r1-r1_i	tst_r0-r1 sub_ge_r2-r3-r0_ror_i eor_r1-r2_i sub_r1-r1_i
bfi_r0-r0_i_i orr_r0-r0-r1 add_r0-r0-r0 and_r2-r1_i sub_r2-r0-r2_asr_i	bfi_r0-r0_i_i orr_r0-r0-r1 add_r2-r0-r0
and_r0-r1_i eor_r2-r0_i eor_r2-r2-r1 sub_r2-r2_i	rsb_r2-r1_i orr_r2-r2_i rsb_r2-r2_i
mov_r0-r1 rsb_r1-r2-r0 and_r1-r1_i orr_r0-r1-r2_lsl_i ror_r3-r2-r0 bic_r0-r0_i orr_r3-r3-r0_lsr_i mvn_r1-r3	rsb_r1-r2-r1 and_r1-r1_i orr_r0-r1-r2_lsl_i ror_r3-r2-r1 orr_r3-r3-r0_lsr_i mvn_r1-r3
bic_r0-r1_i lsl_r2-r1-r2 add_r3-r1-r2_ror_i rsb_r0-r3-r0_lsl_i sub_r3-r2-r3_ror_i orr_r1-r0_i and_r0-r0-r1_lsr_i rsb_r0-r0-r3	bic_r0-r1_i lsl_r2-r1-r2 add_r3-r1-r2_ror_i rsb_r0-r3-r0_lsl_i and_r0-r0-r0_lsr_i sub_r3-r2-r3_ror_i rsb_r0-r0-r3
tst_r0-r1 and_lt_r0-r2_i and_ge_r0-r2-r3_lsr_i asr_r1-r0-r0	tst_r0-r1 and_ge_r0-r2-r3_lsr_i asr_r1-r0-r0
lsr_r0-r1-r1 sub_r1-r2_i orr_r2-r0-r1 and_r2-r1-r2 bic_r1-r1-r2	sub_r1-r1-r1
lsl_r0-r1-r0 and_r2-r3-r1 sub_r1-r2-r0 rsb_r0-r1-r0	lsl_r0-r1-r0 and_r2-r3-r1 rsb_r0-r2-r0_lsl_i
tst_r0-r1 rsb_lt_r2-r1-r2 and_r1-r1-r2_asr_i	and_r1-r1-r2_asr_i
bfi_r0-r0_i_i bfi_r1-r0_i_i	bfi_r1-r0_i_i
sub_r0-r1-r2 mov_r2-r0 add_r3-r2-r2 tst_r3-r0 mov_eq_r2-r0 eor_r0-r2_i	sub_r0-r1-r2 eor_r0-r0_i
orr_r0-r1-r2_asr_i mov_r2-r0 sub_r0-r0-r2_lsr_i	orr_r0-r1-r2_asr_i sub_r0-r0-r0_lsr_i
and_r0-r1-r2 and_r2-r2-r0 mvn_r1-r2 add_r0-r1-r1	and_r0-r1-r2 mvn_r1-r0 add_r0-r1-r1
lsr_r0-r1_i mov_r2-r0 mvn_r3-r2	mvn_r3-r1_lsr_i
lsl_r0-r1_i asr_r2-r3_i asr_r3-r2-r2 and_r1-r3-r0_ror_i sub_r2-r3-r1	lsl_r0-r1_i asr_r2-r3_i asr_r3-r2-r2 bic_r2-r3-r0_lsr_i
tst_r0-r1 orr_ne_r1-r2-r0 asr_r2-r0-r1 eor_r0-r2-r0_ror_i bfi_r1-r0_i_i asr_r2-r1_i and_r1-r2_i	tst_r0-r1 orr_ne_r1-r2-r0 asr_r2-r0-r1 eor_r0-r2-r0_ror_i and_r1-r0_i
asr_r0-r0_i bfi_r1-r0_i_i and_r2-r1_i eor_r3-r2_i	and_r2-r1_i eor_r3-r2_i
tst_r0-r1 and_ls_r0-r2-r3_asr_i and_hi_r0-r2-r0_ror_i rsb_r3-r0_i	tst_r0-r1 and_ls_r0-r2-r3_asr_i rsb_r3-r0_i
mvn_r0-r1 mov_r2-r0 sub_r0-r2-r3_lsr_i orr_r3-r2_i rsb_r1-r3_i orr_r1-r3-r1 rsb_r3-r0-r1_asr_i	mvn_r2-r1 sub_r0-r2-r3_lsr_i orr_r3-r2_i rsb_r1-r3_i orr_r1-r3-r1 rsb_r3-r0-r1_asr_i
and_r0-r1-r2 rsb_r2-r1-r3_ror_i bic_r0-r0-r1 orr_r1-r1-r0_lsr_i rsb_r1-r1-r2 sub_r0-r1_i	rsb_r2-r1-r3_ror_i rsb_r1-r1-r2 sub_r0-r1_i
tst_r0-r1 and_cc_r0-r2-r3 lsl_r2-r3-r0	lsl_r2-r3-r0
add_r0-r1_i eor_r2-r0-r1 eor_r1-r1_i rsb_r2-r2-r3 and_r0-r2-r1_ror_i and_r2-r0_i mvn_r3-r2 lsr_r1-r3_i	unk lsr_r1-r3_i
sub_r0-r1_i orr_r1-r2-r1_lsl_i eor_r0-r1-r0 mov_r1-r0 eor_r0-r1-r0_ror_i	sub_r0-r1_i orr_r1-r2-r1_lsl_i eor_r0-r1-r0 eor_r0-r0-r0_ror_i
lsl_r0-r0_i lsr_r1-r0-r0 bic_r2-r1_i	lsl_r0-r0_i ror_r2-r0-r0
mov_r0-r1 cmp_r2-r3 sub_lt_r0-r0-r2 lsr_r0-r0-r2 mvn_r1-r0 mvn_r0-r1	mov_r0-r1 cmp_r2-r3 sub_lt_r0-r0-r2 lsr_r0-r0-r2
rsb_r0-r1_i tst_r2-r0 mov_ne_r3-r1 mov_eq_r3-r2 sub_r3-r3-r2_asr_i	rsb_r0-r1_i tst_r2-r0 sub_ge_r1-r2_i sub_r3-r1-r2_asr_i
cmp_r0-r1 rsb_cs_r1-r1-r2 cmp_r2-r3 mov_cc_r0-r1 mvn_cc_r0-r2 bic_r0-r0_i	cmp_r2-r3 mvn_cc_r0-r2 bic_r0-r0_i
eor_r0-r1-r2 orr_r3-r1-r0 lsl_r1-r3_i	orr_r0-r2-r1 lsl_r1-r0_i
eor_r0-r1-r0 and_r1-r0_i sub_r2-r0_i rsb_r0-r2_i add_r1-r0-r1_ror_i orr_r0-r2_i lsl_r2-r0-r1	eor_r0-r1-r0 sub_r2-r0_i rsb_r1-r0_i orr_r0-r2_i lsl_r2-r0-r1
eor_r0-r1-r2 and_r3-r2-r0_lsl_i sub_r3-r3_i rsb_r0-r0-r3_ror_i and_r0-r0_i mov_r1-r0	eor_r0-r1-r2 rsb_r0-r0_i and_r1-r0_i
and_r0-r1-r0_lsr_i rsb_r1-r0-r2 orr_r2-r0-r1 bic_r3-r2_i rsb_r0-r3_i and_r3-r2-r0	and_r0-r1-r0_lsr_i rsb_r1-r0-r2 orr_r2-r0-r1 rsb_r0-r2_i and_r3-r2-r0
orr_r0-r1_i mov_r2-r0	orr_r2-r1_i
orr_r0-r1_i lsl_r2-r3-r0 orr_r0-r2_i eor_r2-r0_i sub_r2-r0-r2 add_r0-r2-r2 lsr_r0-r0_i bfi_r3-r0_i_i	orr_r0-r1_i lsl_r2-r3-r0 bic_r0-r2_i sub_r0-r0_i bfi_r3-r0_i_i
orr_r0-r1-r2 eor_r0-r0-r1 and_r1-r0_i	bic_r0-r2-r1 and_r1-r0_i
sub_r0-r1-r2 mov_r3-r0	rsb_r3-r2-r1
bfi_r0-r1_i_i sub_r1-r0-r2_ror_i eor_r3-r1-r0_lsl_i sub_r2-r1-r3 lsr_r3-r3-r3 mvn_r0-r3 orr_r0-r0-r2	bfi_r0-r1_i_i sub_r1-r0-r2_ror_i eor_r3-r1-r0_lsl_i sub_r2-r1-r3 lsr_r3-r3-r3 unk
sub_r0-r0_i add_r0-r0_i	add_r0-r0_i
sub_r0-r1-r2_lsr_i and_r2-r0_i and_r1-r2-r0 sub_r0-r2-r1_ror_i bic_r3-r0-r1	sub_r0-r1-r2_asr_i and_r2-r0_i sub_r0-r2-r2_ror_i sub_r3-r0-r2
eor_r0-r1-r2 add_r1-r1-r0 mvn_r2-r0 rsb_r3-r1-r2	eor_r0-r1-r2 mvn_r2-r0_lsl_i rsb_r3-r1-r2
eor_r0-r1_i orr_r2-r1_i add_r3-r1-r2 rsb_r1-r1-r2 eor_r3-r3-r1 rsb_r0-r0-r3_lsl_i	eor_r0-r1_i unk sub_r1-r3-r1_lsl_i eor_r3-r1-r3 rsb_r0-r0-r3_lsl_i
tst_r0-r1 mvn_eq_r0-r1 bfi_r2-r2_i_i add_r3-r0-r2 bic_r1-r3_i bic_r3-r1-r3 and_r0-r3_i	and_r0-r3_i
bic_r0-r1-r2 orr_r3-r1-r0_lsl_i eor_r1-r3_i orr_r2-r3_i orr_r1-r2-r1 eor_r2-r3-r2 sub_r3-r1-r2	bic_r0-r1-r2 orr_r3-r1-r0_lsl_i
cmp_r0-r1 mov_cc_r2-r1 eor_r3-r0-r1 orr_r0-r3-r2_lsl_i orr_r0-r0-r1_ror_i orr_r1-r3-r0 rsb_r3-r1-r2	cmp_r0-r1 mov_cc_r2-r1 eor_r3-r0-r1 orr_r0-r3-r2_lsl_i orr_r0-r0-r1_ror_i rsb_r3-r0-r2
eor_r0-r1-r2 bfi_r3-r0_i_i rsb_r2-r1_i rsb_r0-r3-r2 asr_r0-r3-r0 rsb_r2-r2_i lsl_r1-r0-r2 orr_r1-r1_i	eor_r0-r1-r2 bfi_r3-r0_i_i rsb_r2-r1_i rsb_r0-r3-r2 asr_r0-r3-r0 lsl_r1-r0-r1 orr_r1-r1_i
rsb_r0-r0-r1_lsl_i lsl_r2-r0-r0 orr_r0-r2-r0_lsl_i mvn_r3-r0 orr_r0-r3-r2_asr_i lsl_r2-r0_i bfi_r1-r2_i_i eor_r1-r1_i	unk eor_r1-r1_i
ror_r0-r1-r2 mvn_r3-r2 ror_r1-r3-r3 rsb_r0-r0-r3_lsl_i mov_r3-r1 asr_r0-r3-r0	mvn_r3-r2 mov_r0-r3_lsl_i ror_r1-r3-r3 asr_r0-r1-r0
cmp_r0_i orr_cc_r1-r2-r1 orr_cs_r1-r1-r3 lsr_r2-r1_i mov_r0-r2	cmp_r0_i and_ls_r3-r2-r2 lsr_r2-r3_i orr_r0-r2-r1_lsr_i
ror_r0-r1_i sub_r2-r0-r2_ror_i mvn_r1-r2 rsb_r1-r1-r3	rsb_r0-r3-r2_ror_i sub_r3-r0-r1_ror_i rsb_r1-r3_i
tst_r0-r1 and_eq_r2-r3_i mov_r1-r2 eor_r2-r1_i	tst_r0-r1 and_eq_r2-r3_i eor_r2-r2_i
sub_r0-r1-r2_asr_i orr_r3-r2-r3_ror_i and_r0-r3-r0 and_r2-r0-r3 eor_r0-r2-r3 mvn_r1-r0	orr_r3-r2-r3_ror_i sub_r0-r1-r2_asr_i unk
tst_r0_i sub_ne_r1-r1_i sub_eq_r1-r2-r1 lsl_r2-r1_i lsl_r0-r2_i add_r0-r0-r0_lsr_i	tst_r0_i sub_ne_r1-r1_i sub_eq_r1-r2-r1 lsl_r0-r1_i add_r0-r0-r0_lsr_i
orr_r0-r0_i mov_r1-r2 sub_r2-r3-r0_asr_i and_r1-r2-r1	sub_r1-r3-r0_asr_i and_r1-r2-r1
eor_r0-r1_i mov_r2-r0 sub_r1-r3-r0_asr_i and_r2-r1-r2_lsl_i lsl_r0-r3-r2 rsb_r3-r0-r2_lsl_i lsl_r3-r3_i	eor_r0-r1_i sub_r1-r3-r0_asr_i and_r2-r1-r0_lsl_i rsb_r3-r3-r2_lsl_i lsl_r3-r3_i
cmp_r0-r1 rsb_cc_r1-r2-r3_lsl_i rsb_cs_r1-r2-r1 and_r3-r1_i and_r1-r1_i add_r1-r1-r3	cmp_r0-r1 rsb_cc_r1-r2-r0_lsl_i rsb_cs_r1-r2-r1 and_r1-r1_i
mvn_r0-r1 lsr_r1-r0_i eor_r1-r0-r1 add_r1-r1-r2	mvn_r0-r1 eor_r1-r0-r0_lsr_i add_r1-r1-r2
orr_r0-r1-r0 sub_r2-r0-r2_ror_i mov_r3-r2 sub_r0-r3-r2	mov_r0_i
cmp_r0_i add_cc_r0-r1_i add_cs_r0-r2_i eor_r1-r0-r1_lsl_i mov_r0-r1	cmp_r0_i add_cc_r0-r1_i add_cs_r0-r2_i eor_r0-r0-r1_lsl_i
and_r0-r1-r2_lsl_i add_r2-r0_i orr_r3-r2_i bic_r3-r1-r3 mvn_r0-r3	and_r0-r1-r2_lsl_i mov_r3-r1_ror_i unk
add_r0-r0-r0 add_r1-r0_i add_r2-r1-r2	mvn_r1-r0 sub_r2-r2-r1_lsl_i
eor_r0-r1-r2 rsb_r3-r3-r2_ror_i rsb_r0-r3-r0_asr_i orr_r1-r3-r0 eor_r3-r1_i mov_r1-r3 bfi_r2-r0_i_i rsb_r0-r2-r1	rsb_r3-r3-r2_ror_i eor_r0-r1-r2 rsb_r0-r3-r0_asr_i orr_r1-r3-r0 eor_r3-r1_i bfi_r2-r0_i_i rsb_r0-r2-r3
cmp_r0_i mvn_cc_r1-r0 mov_ne_r1-r0 orr_r2-r1-r3_lsr_i eor_r1-r3_i eor_r0-r2-r1_ror_i	cmp_r0_i mov_ne_r1-r0 orr_r2-r1-r3_lsr_i eor_r1-r3_i eor_r0-r2-r1_ror_i
add_r0-r1_i and_r2-r0_i	and_r2-r1_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 sub_r3-r3_i add_r0-r3-r2_lsr_i and_r3-r3-r0_lsl_i rsb_r1-r3-r1	mvn_r2-r3 sub_r3-r3_i add_r0-r3-r2_lsr_i and_r3-r3-r0_lsl_i rsb_r1-r3-r1
mov_r0-r1 add_r2-r0-r3_lsr_i bfi_r0-r0_i_i rsb_r0-r2-r0	add_r2-r1-r3_lsr_i bfi_r1-r1_i_i rsb_r0-r2-r1
tst_r0_i mov_ne_r1-r0 mov_r0-r1	tst_r0_i sub_eq_r0-r1_i
cmp_r0_i orr_ls_r1-r2-r1 and_r1-r1-r3_lsr_i and_r3-r0-r1 and_r1-r3-r2 asr_r3-r1-r1	and_r1-r1-r3_lsr_i and_r3-r0-r1 and_r1-r3-r2 asr_r3-r1-r1
bic_r0-r0_i and_r0-r0_i	and_r0-r0_i
and_r0-r1-r2 and_r0-r0-r1_asr_i mvn_r2-r0 sub_r1-r2_i add_r0-r3-r1 and_r2-r0_i	and_r0-r1-r2 and_r0-r0-r1_asr_i rsb_r1-r0_i add_r0-r3-r1 and_r2-r0_i
bfi_r0-r1_i_i bfi_r1-r0_i_i and_r0-r2-r1	bfi_r1-r0_i_i and_r0-r2-r1
and_r0-r1-r2 tst_r0-r2 sub_eq_r3-r2-r1 lsr_r1-r1_i bic_r0-r3-r1 add_r1-r0-r3	tst_r1-r2 sub_eq_r3-r2-r1 bic_r0-r3-r1_lsr_i add_r1-r0-r3
bfi_r0-r1_i_i lsr_r1-r0_i and_r2-r0-r2_ror_i asr_r0-r2-r1 mov_r1-r0 mvn_r3-r1 lsr_r3-r3-r1	bfi_r0-r1_i_i lsr_r1-r0_i and_r2-r0-r2_ror_i asr_r1-r2-r1 mvn_r3-r1 lsr_r3-r3-r1
add_r0-r1_i add_r2-r1-r0 mov_r3-r1 eor_r1-r3-r2 eor_r0-r3_i sub_r3-r1-r0 rsb_r2-r3-r2_ror_i	add_r0-r1_i add_r2-r1-r0 eor_r0-r1_i eor_r1-r1-r2 sub_r3-r1-r0 rsb_r2-r3-r2_ror_i
orr_r0-r1-r2 sub_r1-r0_i add_r3-r2-r1 rsb_r2-r2-r3 mvn_r0-r2	orr_r0-r1-r2 rsb_r0-r0_i
eor_r0-r1_i ror_r2-r3_i and_r2-r0-r2 lsr_r2-r2_i	and_r2-r1-r3_ror_i mov_r2-r2_lsr_i
rsb_r0-r0-r1 and_r2-r2-r3 tst_r2_i sub_eq_r2-r0-r1 rsb_r1-r2_i mvn_r0-r1	rsb_r0-r0-r1 and_r2-r2-r3 tst_r2_i sub_eq_r2-r0-r1 sub_r0-r2_i
tst_r0-r1 orr_ne_r1-r1_i rsb_r2-r2-r1_lsr_i	rsb_r2-r2-r1_lsr_i
mvn_r0-r1 orr_r2-r0_i mvn_r0-r2 eor_r0-r0-r2 rsb_r2-r0_i add_r0-r2_i	mov_r0_i
cmp_r0-r1 mvn_ls_r1-r0 mvn_hi_r1-r2 bfi_r3-r0_i_i and_r2-r1-r3 mov_r1-r2	cmp_r0-r1 mvn_ls_r1-r0 mvn_hi_r1-r2 bfi_r3-r0_i_i and_r1-r1-r3
asr_r0-r1_i mov_r2-r1 bfi_r3-r0_i_i eor_r3-r3-r2 bfi_r1-r3_i_i and_r3-r3_i orr_r1-r3-r1_lsr_i	eor_r3-r3-r1 and_r3-r3_i orr_r1-r3-r1_lsr_i
cmp_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 and_r3-r0-r2	cmp_r0-r1 orr_eq_r3-r0-r2 and_r3-r0-r3
add_r0-r0-r0 mov_r1-r2 mvn_r3-r1 rsb_r1-r0-r1 rsb_r3-r1-r3 asr_r1-r3_i and_r0-r1-r3	add_r0-r0-r0 rsb_r3-r0-r2_lsl_i mvn_r1-r3 and_r0-r1-r1_asr_i
ror_r0-r1-r1 ror_r2-r0-r3 bfi_r2-r2_i_i tst_r2-r1 mov_ne_r0-r2 mov_r3-r0 add_r3-r3-r0	ror_r0-r1-r1 ror_r2-r0-r3 bfi_r2-r2_i_i tst_r2-r1 mov_ne_r0-r2 add_r3-r0-r0
cmp_r0-r1 and_ge_r0-r2-r3 and_r0-r0-r1_lsr_i bfi_r3-r0_i_i add_r2-r3-r3 bic_r2-r3-r2	cmp_r0-r1 and_ge_r0-r2-r3 and_r0-r0-r1_lsr_i bfi_r3-r0_i_i bic_r2-r3-r3_lsl_i
tst_r0_i add_ne_r0-r0_i mov_r1-r0 asr_r2-r2_i add_r3-r1_i cmp_r1-r3 and_eq_r3-r2-r3 orr_r2-r1-r3	tst_r0_i add_ne_r0-r0_i add_r3-r0_i orr_r2-r0-r3
mvn_r0-r1 and_r2-r0_i ror_r3-r2_i rsb_r2-r2_i rsb_r0-r3-r2_ror_i orr_r1-r2_i add_r3-r1_i add_r2-r0-r3_lsr_i	mvn_r0-r1 and_r2-r0_i ror_r3-r2_i rsb_r2-r2_i rsb_r2-r3-r2_ror_i
eor_r0-r1_i mov_r2-r0	eor_r2-r1_i
orr_r0-r1-r0 eor_r0-r1-r0_lsl_i sub_r2-r1-r0 mov_r3-r2 sub_r0-r3_i eor_r0-r0-r3_ror_i add_r3-r0_i	orr_r0-r1-r0 eor_r0-r1-r0_lsl_i sub_r2-r1-r0 sub_r0-r2_i eor_r0-r0-r2_lsr_i add_r3-r0_i
sub_r0-r1_i sub_r1-r1-r0 rsb_r2-r1-r0 sub_r3-r2_i	sub_r3-r1_i
bic_r0-r1_i eor_r2-r1-r0_lsr_i asr_r2-r2-r0 orr_r3-r2-r1 mov_r0-r3 sub_r1-r0-r3_asr_i sub_r3-r1-r3	bic_r0-r1_i eor_r2-r0-r0_lsr_i asr_r2-r2-r0 orr_r3-r2-r1 sub_r1-r3-r3_asr_i sub_r3-r1-r3
bic_r0-r1-r0 mvn_r2-r0 and_r3-r3-r2	bic_r0-r1-r0 bic_r3-r3-r0
sub_r0-r1-r2_ror_i mov_r1-r0 eor_r2-r2-r1_ror_i	sub_r0-r1-r2_ror_i eor_r2-r2-r0_ror_i
bic_r0-r0_i tst_r0_i sub_eq_r0-r1_i add_r2-r1-r2 orr_r3-r2-r0 orr_r2-r2-r3	sub_r0-r1_i add_r2-r1-r2 orr_r2-r2-r0
orr_r0-r0_i sub_r1-r2-r0 asr_r3-r1_i mvn_r1-r0 orr_r1-r1-r3 add_r3-r1-r1	orr_r0-r0_i rsb_r1-r0-r2 asr_r3-r1_i unk add_r3-r1-r1
mov_r0-r1 ror_r0-r0_i mvn_r1-r0	mvn_r1-r1_ror_i
eor_r0-r1-r2 lsr_r2-r0_i mvn_r3-r2 orr_r3-r3_i sub_r1-r3_i orr_r1-r1-r3_asr_i bfi_r2-r1_i_i	eor_r0-r1-r2 lsr_r2-r0_i unk bfi_r2-r1_i_i
cmp_r0_i mvn_ge_r1-r2 eor_r2-r1_i lsl_r1-r2_i sub_r0-r1-r2	cmp_r0_i mvn_ge_r1-r2 eor_r2-r1_i rsb_r0-r2-r2_lsl_i
add_r0-r1-r2_asr_i mvn_r1-r0 sub_r1-r1-r0_asr_i eor_r1-r0-r1_asr_i bic_r0-r0-r1	add_r0-r1-r2_asr_i mvn_r1-r0 sub_r1-r1-r0_asr_i and_r0-r0-r1_asr_i
and_r0-r1_i eor_r2-r0-r1 sub_r1-r3_i add_r0-r2-r1 eor_r2-r2-r1 ror_r0-r0-r0 orr_r1-r2-r0	bic_r2-r1_i sub_r1-r3_i add_r0-r2-r1 eor_r2-r2-r1 ror_r0-r0-r0 orr_r1-r2-r0
mvn_r0-r1 eor_r2-r3-r0_lsl_i and_r0-r2_i mvn_r1-r0 bfi_r3-r1_i_i	mvn_r1-r3 bfi_r3-r1_i_i
mvn_r0-r1 and_r2-r1-r0 ror_r0-r2_i ror_r3-r0_i and_r1-r3_i orr_r0-r1-r3_asr_i mvn_r2-r0	mvn_r2_i
eor_r0-r1_i lsr_r2-r0-r0 mvn_r1-r2 asr_r3-r1_i rsb_r1-r0-r3 orr_r0-r1-r3 add_r2-r0-r1_asr_i	eor_r0-r1_i lsr_r2-r0-r0 mvn_r3-r2 rsb_r1-r0-r3 orr_r0-r1-r3 add_r2-r0-r1_asr_i
rsb_r0-r0_i add_r1-r0_i lsl_r2-r1_i	rsb_r1-r0_i lsl_r2-r1_i
mvn_r0-r1 add_r0-r0-r1_lsr_i orr_r2-r0_i eor_r1-r2_i	mvn_r0-r1 add_r0-r0-r1_lsr_i bic_r1-r0_i
cmp_r0-r1 add_cc_r2-r3-r0_lsr_i lsl_r3-r2_i orr_r3-r0-r3 bfi_r3-r3_i_i lsl_r2-r0-r3	lsl_r2-r0-r0
ror_r0-r0_i and_r1-r1-r0 sub_r1-r0-r1_ror_i mvn_r0-r1 sub_r2-r1_i orr_r3-r2-r0_lsr_i orr_r2-r3-r1 eor_r3-r2-r1	ror_r0-r0_i and_r1-r1-r0 sub_r1-r0-r1_ror_i mvn_r0-r1 sub_r2-r1_i orr_r3-r2-r0_lsr_i bic_r3-r3-r1
bfi_r0-r1_i_i ror_r0-r0-r1 eor_r0-r0-r1_asr_i mvn_r2-r1 rsb_r3-r2-r3_lsl_i eor_r1-r0-r3 mov_r2-r1 eor_r0-r2-r3	bfi_r0-r1_i_i ror_r0-r0-r1 eor_r0-r0-r1_asr_i
tst_r0-r1 mov_eq_r1-r0 orr_r1-r1-r0 and_r0-r2-r1 orr_r3-r3-r0_asr_i	tst_r0-r1 orr_ne_r0-r0-r1 and_r0-r0-r2 orr_r3-r3-r0_asr_i
rsb_r0-r1_i bfi_r0-r0_i_i bic_r2-r0_i bfi_r2-r2_i_i orr_r2-r0-r2 ror_r1-r0_i add_r3-r1-r0_lsl_i lsr_r1-r2-r3	rsb_r0-r1_i bfi_r0-r0_i_i unk orr_r2-r0-r4_ror_i ror_r1-r0_i add_r3-r1-r0_lsl_i lsr_r1-r2-r3
bfi_r0-r1_i_i orr_r2-r1_i mov_r1-r0 sub_r3-r1_i asr_r0-r3-r3 sub_r3-r2-r0	orr_r2-r1_i bfi_r0-r1_i_i sub_r3-r0_i asr_r0-r3-r3 sub_r3-r2-r0
cmp_r0_i add_hi_r1-r1-r2 mvn_cs_r1-r2 eor_r2-r3-r1_lsl_i bfi_r1-r2_i_i	cmp_r0_i mvn_cs_r1-r2 eor_r2-r3-r1_lsl_i bfi_r1-r2_i_i
and_r0-r0-r1 bfi_r2-r2_i_i and_r3-r1-r3 bic_r3-r3-r0 orr_r2-r2-r3 mov_r0-r2 eor_r3-r3-r0 orr_r2-r2-r3_lsr_i	bfi_r2-r2_i_i and_r3-r1-r3 bic_r3-r3-r0 orr_r2-r2-r3 eor_r3-r3-r2 orr_r2-r2-r3_lsr_i
add_r0-r1-r0 and_r1-r2-r1 orr_r2-r1_i and_r3-r3-r1 orr_r1-r0-r1 eor_r0-r3-r2 orr_r0-r1-r0 ror_r1-r0_i	add_r0-r1-r0 and_r1-r2-r1 orr_r2-r1_i orr_r0-r2-r0 ror_r1-r0_i
lsl_r0-r1_i tst_r2-r3 orr_eq_r2-r2_i eor_r3-r2-r0 sub_r2-r0-r3_asr_i orr_r2-r2_i add_r3-r2_i	lsl_r0-r1_i eor_r3-r2-r0 sub_r2-r0-r3_asr_i orr_r2-r2_i add_r3-r2_i
bic_r0-r1-r2 mov_r1-r0 add_r3-r1-r1_lsl_i eor_r2-r3-r0 mov_r0-r2 orr_r2-r0_i	bic_r0-r1-r2 add_r3-r0-r0_lsl_i eor_r2-r3-r0 orr_r2-r2_i
ror_r0-r1-r2 mov_r3-r1 eor_r2-r2-r3_lsl_i add_r1-r0-r2 bic_r3-r1_i eor_r0-r3-r0_ror_i and_r3-r0_i	ror_r3-r1-r2 mov_r1_i and_r3-r1-r3_asr_i
orr_r0-r0-r1 bfi_r1-r1_i_i add_r2-r1-r0 asr_r1-r2_i orr_r3-r1_i and_r3-r3_i bic_r1-r3_i rsb_r2-r3-r1	orr_r0-r0-r1 bfi_r1-r1_i_i add_r2-r1-r0 mov_r3-r2_asr_i bic_r1-r3_i rsb_r2-r3-r1
add_r0-r1_i rsb_r2-r1-r0 bfi_r3-r1_i_i orr_r2-r2-r3_lsl_i	mov_r2_i bfi_r3-r1_i_i orr_r2-r2-r3_lsl_i
bfi_r0-r1_i_i eor_r2-r0-r2 mvn_r1-r3 orr_r0-r1-r2 and_r3-r2_i eor_r3-r0-r3_asr_i mov_r0-r3 mvn_r2-r0	bfi_r0-r1_i_i eor_r2-r0-r2 bic_r2-r3-r2
and_r0-r0-r1_lsl_i mvn_r2-r3 and_r1-r0-r2 sub_r3-r1_i	and_r0-r0-r1_lsl_i bic_r2-r0-r3 sub_r3-r2_i
rsb_r0-r1-r0 lsr_r2-r3_i orr_r1-r2-r0_ror_i and_r2-r2_i and_r0-r1-r2 eor_r3-r1-r0_asr_i orr_r3-r3-r1 and_r2-r3_i	rsb_r0-r1-r0 lsr_r2-r3_i orr_r1-r2-r0_ror_i and_r2-r1_i
mov_r0-r1 add_r2-r2-r0_asr_i orr_r1-r3-r2_ror_i	add_r2-r2-r1_asr_i orr_r1-r3-r2_ror_i
tst_r0_i orr_ne_r1-r2_i sub_r2-r0_i and_r3-r0-r1_lsl_i orr_r1-r3-r2_lsl_i bfi_r0-r1_i_i add_r1-r3-r0 bfi_r3-r1_i_i	tst_r0_i bic_ne_r1-r2_i and_r3-r0-r1_lsl_i bfi_r0-r3_i_i bfi_r3-r0_i_i
orr_r0-r0-r1 mvn_r2-r3 orr_r3-r1-r0 eor_r0-r3-r2_lsl_i ror_r1-r0_i	mvn_r2-r3 orr_r3-r1-r0 eor_r0-r3-r2_lsl_i ror_r1-r0_i
orr_r0-r1_i mov_r1-r0 and_r2-r1_i eor_r2-r2_i orr_r2-r1-r2_asr_i lsl_r1-r2_i	orr_r0-r1_i lsl_r1-r0_i
eor_r0-r0_i lsl_r1-r2-r0 orr_r1-r0-r1_lsr_i mvn_r2-r1 eor_r1-r2_i eor_r2-r1_i bic_r3-r2_i	eor_r0-r0_i lsl_r1-r2-r0 orr_r1-r0-r1_lsr_i mvn_r2-r1 bic_r3-r2_i
mov_r0-r1 add_r2-r0_i eor_r2-r2-r3 eor_r3-r2_i asr_r2-r3_i	add_r1-r1_i eor_r2-r1-r3 asr_r2-r2_i
orr_r0-r1_i bfi_r2-r0_i_i	orr_r2-r2_i
add_r0-r1-r2 sub_r1-r2-r0 bfi_r1-r1_i_i	rsb_r1-r1_i bfi_r1-r1_i_i
mov_r0-r1 add_r2-r0-r0	add_r2-r1-r1
add_r0-r1-r1 lsr_r0-r0-r2 rsb_r2-r1-r0 eor_r0-r2_i and_r1-r3-r0 bic_r1-r1_i bfi_r1-r1_i_i sub_r1-r1_i	add_r0-r1-r1 lsr_r0-r0-r2 rsb_r2-r1-r0 eor_r0-r2_i and_r1-r3-r0 bic_r1-r1_i sub_r4-r1_i orr_r1-r4_i
add_r0-r1-r2 orr_r3-r0_i bfi_r3-r3_i_i and_r2-r3_i orr_r2-r2-r0	add_r3-r1-r2 orr_r2-r3_i
cmp_r0-r1 sub_cs_r0-r0-r1 add_r2-r3-r0 mov_r0-r2 add_r2-r0_i mvn_r3-r2	cmp_r0-r1 sub_cs_r0-r0-r1 add_r2-r0_i add_r2-r3-r2 mvn_r3-r2
cmp_r0-r1 rsb_cs_r2-r0-r2_asr_i and_cc_r2-r0_i mov_r1-r0 add_r2-r1-r2_asr_i	cmp_r0-r1 rsb_r2-r0-r2_asr_i and_cc_r2-r1_i add_r2-r0-r2_asr_i
sub_r0-r1_i sub_r1-r0_i orr_r0-r1-r2 mvn_r1-r0 add_r1-r1-r1 orr_r3-r2-r1	sub_r1-r1_i orr_r0-r1-r2 mvn_r1-r0 orr_r3-r2-r1_lsl_i
cmp_r0-r1 mov_ne_r2-r1 mov_eq_r2-r3 rsb_r1-r2_i	cmp_r0-r1 mov_eq_r1-r3 rsb_r1-r1_i
add_r0-r1-r2 mov_r3-r0	add_r3-r2-r1_ror_i
sub_r0-r1-r2 add_r1-r1_i eor_r1-r1-r3_ror_i mvn_r2-r1 lsr_r3-r2-r0 rsb_r0-r3-r1 mvn_r3-r0 sub_r0-r1-r3_ror_i	sub_r0-r1-r2 add_r1-r1_i eor_r1-r1-r3_ror_i mvn_r2-r1 lsr_r3-r2-r0 add_r3-r2-r3 sub_r0-r1-r3_ror_i
eor_r0-r1_i eor_r2-r0_i	eor_r2-r1_i
add_r0-r1-r1 mvn_r2-r0	mvn_r2-r1_lsl_i
mov_r0-r1 add_r2-r2-r2 rsb_r0-r2-r0 and_r3-r1-r3_asr_i lsl_r1-r0-r3	add_r2-r2-r2 and_r3-r1-r3_lsr_i rsb_r0-r2-r1 lsl_r1-r0-r3
tst_r0-r1 mov_ne_r0-r1 mov_eq_r0-r1 sub_r2-r2-r0 and_r3-r2-r1 lsr_r3-r3_i and_r1-r0-r1 eor_r3-r3-r1	sub_r2-r2-r1 and_r3-r2-r1 eor_r3-r1-r3_lsr_i
cmp_r0-r1 mov_lt_r1-r0 mov_ge_r1-r2 add_r0-r2-r1_lsr_i cmp_r0-r1 rsb_ge_r2-r0_i mvn_r3-r2 mov_r0-r3	cmp_r0-r1 mov_lt_r1-r0 mov_ge_r1-r2 add_r0-r2-r1_lsr_i cmp_r0-r1 rsb_ge_r2-r0_i mvn_r0-r2_lsr_i
eor_r0-r1_i sub_r0-r0-r2 mvn_r2-r0 and_r0-r2-r1 eor_r2-r0_i bic_r0-r0-r2 add_r1-r0_i	eor_r0-r1_i sub_r0-r0-r2 bic_r0-r1-r0_ror_i and_r0-r0_i add_r1-r0_i
orr_r0-r0-r1_lsl_i eor_r2-r3_i and_r3-r2-r0 orr_r2-r3_i sub_r3-r0-r2_asr_i bic_r2-r3_i	orr_r0-r0-r1_lsl_i and_r3-r3-r0 sub_r3-r0-r3_asr_i bic_r2-r3_i
add_r0-r0-r1 tst_r2_i sub_ne_r1-r3-r0 bic_r2-r1-r2 bic_r1-r2_i mvn_r0-r1	add_r0-r0-r1 tst_r2_i sub_ne_r1-r3-r0 unk orr_r0-r2_i
tst_r0_i add_ne_r0-r1-r2 mov_r3-r0 sub_r3-r3_i	tst_r0_i add_ne_r0-r1-r2 sub_r3-r0_i
rsb_r0-r1-r2 sub_r2-r0_i bic_r0-r2_i and_r2-r1-r0 mvn_r1-r2 and_r3-r1_i	mov_r3_i
add_r0-r1-r0 mov_r2-r1 mov_r3-r0 add_r1-r2_i cmp_r1-r3 mvn_ne_r2-r3 mvn_r1-r2	add_r3-r0-r1 rsb_r2-r0-r3 add_r1-r2_i cmp_r1-r3 mvn_ne_r2-r3 mvn_r1-r2
orr_r0-r1-r2 ror_r3-r0_i rsb_r3-r0-r3	orr_r0-r1-r2 rsb_r3-r0-r0_ror_i
bfi_r0-r1_i_i and_r1-r0-r2 and_r2-r2_i add_r0-r2-r1_asr_i eor_r3-r1-r0 mov_r2-r3 and_r1-r0_i sub_r1-r1-r2_asr_i	bfi_r0-r1_i_i and_r1-r0-r2 and_r2-r2_i add_r0-r2-r1_asr_i eor_r3-r1-r0 and_r1-r0_i sub_r1-r1-r3_asr_i
tst_r0_i mvn_ne_r0-r1 rsb_r2-r2_i add_r3-r3_i bic_r1-r1-r2 orr_r3-r3-r0_asr_i and_r2-r1-r3 sub_r0-r3-r2	tst_r0_i mvn_ne_r0-r1 add_r3-r3_i rsb_r2-r2_i bic_r1-r1-r2 orr_r3-r3-r0_asr_i bic_r0-r3-r1
add_r0-r1-r2 orr_r1-r0-r1 orr_r3-r0_i and_r0-r1-r2 orr_r1-r3_i and_r0-r1-r0_lsr_i	add_r0-r1-r2 orr_r3-r0_i orr_r1-r0-r1 and_r0-r1-r2 and_r0-r3-r0_lsr_i
orr_r0-r1-r2 cmp_r1-r2 and_cs_r0-r0-r2_lsl_i add_r1-r2_i add_r2-r1_i add_r1-r2-r0_ror_i	orr_r0-r1-r2 cmp_r1-r2 and_cs_r0-r0-r2_lsl_i add_r2-r2_i add_r1-r2-r0_ror_i
tst_r0_i mov_ne_r1-r0 mov_eq_r1-r2 lsr_r2-r1_i	mov_r2-r2_lsr_i tst_r0_i mov_ne_r2-r0_lsr_i
orr_r0-r1-r2 eor_r2-r2-r0 eor_r2-r0-r2 eor_r0-r2-r0 sub_r1-r1_i and_r2-r0-r1 asr_r3-r2_i rsb_r2-r3_i	sub_r0-r1_i bic_r1-r1-r2 and_r2-r0-r1 asr_r3-r2_i rsb_r2-r3_i
tst_r0-r1 add_ne_r2-r2-r1 and_r1-r2-r0 orr_r0-r2-r1 bfi_r1-r1_i_i rsb_r2-r1-r0_lsr_i eor_r2-r2-r1	tst_r0-r1 add_ne_r2-r2-r1 and_r1-r2-r0 bfi_r1-r1_i_i rsb_r2-r1-r2_lsr_i eor_r2-r2-r1
mvn_r0-r1 orr_r2-r3-r0 bic_r2-r2_i orr_r3-r3-r2_lsr_i add_r3-r3_i	unk orr_r3-r3-r2_lsr_i add_r3-r3_i
orr_r0-r1-r2_asr_i ror_r2-r3_i sub_r2-r0-r2_ror_i sub_r3-r2_i eor_r1-r2-r1 bic_r0-r3-r1	orr_r0-r1-r2_asr_i sub_r2-r0-r3_ror_i sub_r3-r2_i eor_r1-r2-r1 bic_r0-r3-r1
and_r0-r1-r2_lsl_i rsb_r2-r0_i add_r3-r2-r1 add_r3-r3_i orr_r2-r3_i	bic_r3-r1-r2_lsl_i add_r3-r3_i orr_r2-r3_i
sub_r0-r1-r0 mov_r2-r3 mvn_r3-r0 and_r0-r2-r3 mov_r2-r0 sub_r0-r2_i	sub_r0-r1-r0 bic_r2-r3-r0 sub_r0-r2_i
lsl_r0-r1_i sub_r0-r2-r0 add_r2-r0_i	sub_r0-r2-r1_lsl_i add_r2-r0_i
tst_r0-r1 and_ne_r0-r0-r1_lsr_i and_eq_r0-r2-r0 rsb_r3-r1-r0_lsr_i mvn_r2-r3 mvn_r3-r2	tst_r1-r0 and_ne_r0-r0-r1_lsr_i and_eq_r0-r2-r0 rsb_r3-r1-r0_lsr_i
sub_r0-r1-r2 and_r1-r0-r2 orr_r0-r1-r2 mvn_r3-r0 mvn_r2-r3 mvn_r0-r2 rsb_r3-r0_i	add_r3-r2_i
add_r0-r1-r0_lsr_i cmp_r0-r1 mov_cc_r0-r2 mov_cs_r0-r1 mov_r3-r0 lsl_r0-r3_i	add_r0-r1-r0_lsr_i cmp_r0-r1 mov_cc_r0-r2 mov_cs_r0-r1 mov_r0-r0_lsl_i
bic_r0-r1_i rsb_r2-r0-r2 add_r0-r2_i and_r0-r0_i bfi_r2-r2_i_i and_r3-r0-r2 sub_r0-r3-r2 add_r2-r0_i	bic_r0-r1_i rsb_r2-r0-r2 and_r0-r2_i bfi_r2-r2_i_i sub_r0-r0-r2 add_r2-r0_i
orr_r0-r1-r0 orr_r2-r0-r3_lsl_i rsb_r0-r1-r3 bic_r0-r0-r2 eor_r1-r0_i lsr_r3-r1_i	orr_r0-r1-r0 orr_r2-r0-r3_lsl_i rsb_r0-r1-r3 bic_r0-r0-r2 lsr_r3-r0_i
asr_r0-r0_i rsb_r1-r0_i bic_r2-r0_i cmp_r1-r0 and_ne_r1-r2_i rsb_r0-r1-r3_ror_i mov_r1-r0	ror_r2-r0_i and_r1-r2_i rsb_r1-r1-r3_ror_i
eor_r0-r1_i and_r0-r1-r0 mvn_r1-r0 eor_r0-r2_i rsb_r3-r2-r1 bfi_r2-r3_i_i and_r1-r2-r0_asr_i mvn_r3-r1	bic_r0-r1_i mvn_r1-r0 eor_r0-r2_i rsb_r3-r2-r1 bfi_r2-r3_i_i and_r1-r2-r0_asr_i mvn_r3-r1
orr_r0-r1-r2 mvn_r2-r0 mov_r1-r2 add_r3-r1-r1_lsl_i and_r2-r2_i add_r3-r3-r2	orr_r0-r1-r2 mvn_r2-r0 add_r3-r2-r2_lsl_i and_r2-r2_i add_r3-r3-r2
cmp_r0-r1 sub_cs_r0-r0-r1_asr_i cmp_r1-r0 and_hi_r2-r3-r1 add_r2-r2_i sub_r1-r2_i	cmp_r0-r1 sub_cs_r0-r0-r1_asr_i cmp_r1-r0 and_hi_r2-r3-r1 add_r1-r2_i
eor_r0-r1-r2_lsr_i eor_r3-r1-r2 mvn_r1-r3 sub_r3-r0-r3_lsl_i asr_r0-r3_i eor_r1-r1-r0 bic_r0-r1-r0 bic_r2-r0-r1	mov_r2_i
bfi_r0-r1_i_i bic_r1-r2_i cmp_r0-r2 add_ne_r3-r2-r1 add_eq_r3-r3-r0_lsl_i sub_r0-r0-r3_asr_i	bfi_r0-r1_i_i add_r3-r3-r2_lsl_i cmp_r0-r2 add_ne_r3-r2-r2 sub_r0-r0-r3_asr_i
and_r0-r1_i bfi_r2-r1_i_i sub_r3-r2_i sub_r1-r0_i orr_r0-r3-r0 rsb_r2-r1-r2_lsl_i lsr_r2-r2-r0	bfi_r2-r1_i_i sub_r3-r2_i mov_r1-r2_lsl_i eor_r2-r1_i lsr_r2-r2-r3
asr_r0-r1_i add_r2-r3-r0_asr_i lsr_r0-r2_i orr_r3-r2_i orr_r1-r2_i add_r1-r3-r1 sub_r3-r1-r0 rsb_r1-r1-r3	add_r2-r3-r1_asr_i lsr_r0-r2_i rsb_r1-r0-r0_asr_i
add_r0-r1-r1_lsr_i tst_r2-r3 eor_eq_r3-r3-r0 mov_eq_r3-r2 and_r3-r3-r1_ror_i	tst_r2-r3 ror_ls_r3-r2_i and_r3-r3-r1_ror_i
cmp_r0-r1 sub_ne_r2-r0-r1_asr_i sub_eq_r2-r0-r3_lsl_i bic_r1-r2-r0 and_r2-r1-r2	cmp_r0-r1 sub_ne_r2-r0-r1_asr_i sub_eq_r2-r0-r3_lsl_i bic_r2-r2-r0
bic_r0-r0-r1 asr_r2-r0-r0 mov_r3-r2 lsr_r1-r3_i cmp_r1-r3 mvn_ls_r0-r3 add_r0-r0-r3	unk
lsl_r0-r1_i add_r1-r2-r0 mvn_r2-r3 sub_r3-r1-r2 eor_r2-r3_i mov_r1-r2	add_r1-r2-r1_lsl_i mvn_r2-r3 sub_r3-r1-r2 eor_r1-r3_i
cmp_r0_i mov_cc_r0-r1 mov_cs_r0-r1 rsb_r2-r0-r1 sub_r0-r0-r3 add_r3-r2-r3 and_r3-r0-r3	sub_r0-r1-r3 and_r3-r0-r3
and_r0-r1-r0_lsl_i ror_r2-r0_i bfi_r0-r2_i_i and_r0-r0_i and_r2-r0_i ror_r3-r2_i eor_r1-r2-r3 rsb_r1-r2-r1_lsl_i	and_r0-r1-r0_lsl_i mov_r0-r0_lsr_i and_r2-r0_i add_r1-r2-r2_lsl_i
cmp_r0-r1 orr_cc_r1-r0-r2_asr_i orr_cs_r1-r1-r3 add_r3-r1-r3_lsl_i bfi_r3-r3_i_i orr_r2-r3-r2 orr_r0-r3-r2 bic_r3-r0_i and_r2-r3-r2_ror_i	cmp_r0-r1 orr_cc_r1-r0-r2_asr_i orr_cs_r1-r1-r3 add_r3-r1-r3_lsl_i bfi_r3-r3_i_i orr_r2-r3-r2 bic_r3-r2_i and_r2-r3-r2_ror_i
bic_r0-r1-r2 lsr_r0-r0_i sub_r0-r0_i add_r3-r0_i eor_r3-r3_i bic_r1-r3_i	bic_r0-r1-r2 lsr_r0-r0_i sub_r3-r0_i eor_r3-r3_i bic_r1-r3_i
mov_r0-r1 lsr_r2-r0_i mvn_r1-r0 sub_r2-r1-r2_lsr_i mov_r3-r2 add_r3-r3-r3_ror_i	mvn_r3-r1_lsr_i rsb_r2-r1-r3_asr_i add_r3-r2-r2_ror_i
and_r0-r1-r2_lsr_i orr_r2-r0-r1 eor_r3-r1_i sub_r0-r0-r3 add_r2-r0-r2 sub_r0-r3-r2	and_r0-r1-r2_lsr_i eor_r3-r1_i sub_r0-r0-r3 add_r2-r0-r1 sub_r0-r3-r2
tst_r0_i eor_eq_r1-r0-r1_lsr_i eor_ne_r1-r2-r0 sub_r0-r0-r1 asr_r3-r0-r1 mov_r0-r3	tst_r0_i eor_eq_r1-r0-r1_lsr_i eor_ne_r1-r2-r0 sub_r0-r0-r1 asr_r0-r0-r1
cmp_r0-r1 add_cs_r0-r0-r1 sub_r1-r1_i eor_r0-r0-r1 sub_r1-r2-r0_lsl_i eor_r3-r3_i ror_r2-r3_i orr_r0-r2-r1	cmp_r0-r1 add_cs_r0-r0-r1 sub_r1-r1_i eor_r0-r0-r1 sub_r1-r2-r0_lsl_i eor_r3-r3_i orr_r0-r1-r3_ror_i
cmp_r0-r1 eor_ls_r2-r1-r3 mvn_r0-r2 lsl_r0-r0-r3 add_r2-r0_i add_r3-r2_i asr_r0-r3_i	cmp_r0-r1 eor_ls_r2-r1-r3 mvn_r0-r2 lsl_r0-r0-r3 add_r3-r0_i asr_r0-r3_i
tst_r0-r1 rsb_ne_r1-r0_i mvn_ne_r1-r0 tst_r2_i rsb_ne_r1-r1-r2 bic_r2-r1_i	tst_r0-r1 mvn_ne_r1-r0 tst_r2_i rsb_ne_r1-r1-r2 bic_r2-r1_i
rsb_r0-r0_i rsb_r1-r1-r0 mvn_r0-r1 bfi_r1-r1_i_i eor_r0-r0-r1 asr_r2-r0_i eor_r0-r2_i mov_r2-r0	rsb_r0-r0_i rsb_r1-r1-r0 mvn_r0-r1 bfi_r1-r1_i_i eor_r0-r0-r1 asr_r2-r0_i eor_r2-r2_i
eor_r0-r1_i tst_r2_i mov_eq_r2-r0 add_r1-r2_i lsr_r3-r1-r1 bfi_r1-r2_i_i sub_r2-r1-r3_lsl_i	tst_r2_i eor_eq_r2-r1_i add_r1-r2_i lsr_r3-r1-r1 bfi_r1-r2_i_i sub_r2-r1-r3_lsl_i
lsl_r0-r1-r2 sub_r3-r2_i tst_r0-r1 orr_eq_r3-r3-r2_ror_i orr_r3-r0-r3 mov_r1-r3	lsl_r0-r1-r2 sub_r3-r2_i tst_r0-r1 orr_eq_r3-r3-r2_ror_i orr_r1-r0-r3
mov_r0-r1 eor_r2-r0-r2 rsb_r0-r3_i orr_r1-r2-r3_ror_i eor_r3-r1_i lsr_r2-r3-r0 rsb_r2-r2-r0_lsr_i	eor_r2-r1-r2 rsb_r0-r3_i orr_r1-r2-r3_ror_i eor_r3-r1_i lsr_r2-r3-r0 rsb_r2-r2-r0_lsr_i
orr_r0-r1-r0 sub_r2-r1_i mov_r1-r2 cmp_r1_i and_lt_r3-r0_i mvn_r1-r3	orr_r0-r1-r0 sub_r1-r1_i cmp_r1_i and_lt_r3-r0_i mvn_r1-r3
sub_r0-r0-r1_lsl_i tst_r0_i sub_eq_r2-r0-r2 rsb_r2-r2-r0 and_r2-r2-r1 and_r3-r1-r2 rsb_r3-r0-r3_lsr_i	sub_r0-r0-r1_lsl_i tst_r0_i sub_ne_r2-r0-r2 and_r3-r1-r2 rsb_r3-r0-r3_lsr_i
orr_r0-r1-r0_ror_i sub_r1-r2-r0_asr_i add_r1-r1-r1_lsl_i and_r1-r0-r1_lsl_i eor_r3-r2_i and_r0-r1_i rsb_r3-r3-r0_lsr_i	eor_r3-r2_i rsb_r3-r3-r3_lsr_i
sub_r0-r1_i and_r2-r0_i and_r3-r2_i lsr_r1-r3_i lsl_r3-r3_i add_r3-r3_i sub_r1-r3-r1	sub_r0-r1_i and_r2-r0_i mov_r3-r2_lsl_i orr_r3-r3-r2_lsr_i eor_r1-r3_i
add_r0-r1-r0 bfi_r2-r0_i_i rsb_r0-r2_i bic_r1-r3_i asr_r3-r2-r1 mvn_r1-r3 bic_r1-r0-r1	unk bfi_r2-r0_i_i rsb_r0-r2_i bic_r3-r3_i asr_r3-r2-r3 and_r1-r0-r3
add_r0-r1-r0_asr_i sub_r0-r2-r0_lsl_i eor_r2-r1_i orr_r1-r2-r0_ror_i eor_r0-r1_i and_r0-r2-r0	eor_r2-r1_i bic_r0-r2_i
eor_r0-r1_i bic_r1-r2_i sub_r3-r1-r0 mov_r2-r0 sub_r1-r2-r3_lsr_i sub_r3-r1_i orr_r0-r3_i	eor_r0-r1_i bic_r1-r2_i sub_r3-r1-r0 sub_r1-r0-r3_lsr_i sub_r3-r1_i orr_r0-r3_i
eor_r0-r0-r1_lsr_i and_r1-r0-r2_asr_i orr_r3-r1_i lsl_r0-r3_i add_r1-r0_i orr_r1-r0-r1_asr_i	eor_r0-r0-r1_asr_i and_r1-r0-r2_asr_i orr_r3-r1_i lsl_r0-r3_i orr_r1-r0-r0_asr_i
sub_r0-r1_i bfi_r2-r3_i_i add_r1-r0_i asr_r0-r1-r2 lsr_r3-r1-r2 and_r1-r0-r2_lsr_i eor_r3-r1-r3_lsr_i mvn_r1-r3	bfi_r2-r3_i_i asr_r0-r1-r2 lsr_r3-r1-r2 and_r1-r0-r2_lsr_i eor_r3-r1-r3_lsr_i mvn_r1-r3
and_r0-r1-r0 and_r2-r0_i and_r3-r0-r2_ror_i add_r3-r3-r0_asr_i rsb_r0-r3-r2 sub_r1-r0_i add_r3-r1_i rsb_r1-r3-r0	bic_r1-r3-r3
add_r0-r0-r1_lsl_i bic_r2-r1-r0 add_r3-r1-r1 eor_r2-r2-r3 and_r1-r2-r0 mvn_r3-r1 bfi_r3-r3_i_i	add_r0-r0-r1_lsl_i and_r2-r0-r1_lsl_i mvn_r3-r2 bfi_r3-r3_i_i
tst_r0-r1 mov_eq_r1-r2 and_r1-r1_i orr_r1-r1_i lsr_r2-r1-r3 eor_r2-r2_i eor_r1-r1-r2_lsr_i	tst_r0-r1 mov_eq_r1-r2 and_r1-r1_i eor_r1-r1_i
and_r0-r1-r2_lsl_i mvn_r3-r0 and_r1-r0-r3_lsl_i lsr_r0-r1_i eor_r2-r0-r1_ror_i ror_r3-r0-r2	and_r0-r1-r2_lsl_i bic_r1-r0-r0_lsl_i lsr_r0-r1_i eor_r2-r0-r1_ror_i ror_r3-r0-r2
and_r0-r0-r1_lsr_i asr_r1-r1-r2 add_r2-r1-r1_lsl_i asr_r3-r0-r2 bic_r2-r3_i and_r0-r3-r2	and_r0-r0-r1_lsr_i asr_r1-r1-r2 add_r2-r1-r1_lsl_i lsr_r0-r0-r2 bic_r0-r0_i
bfi_r0-r1_i_i orr_r2-r0-r3 lsl_r0-r0-r3 and_r1-r0-r2 mov_r2-r1 ror_r1-r1-r0 add_r0-r1-r2_ror_i	bfi_r0-r1_i_i orr_r1-r3-r0 lsl_r0-r0-r3 and_r2-r0-r1 ror_r1-r2-r0 add_r0-r1-r2_ror_i
eor_r0-r0-r1 bfi_r2-r2_i_i add_r0-r0-r2 add_r2-r0-r2_lsr_i add_r2-r2_i and_r1-r2_i	eor_r0-r0-r1 add_r2-r0-r2_lsl_i add_r2-r2_i and_r1-r2_i
eor_r0-r1_i mvn_r1-r0 and_r2-r1_i and_r0-r2_i bfi_r2-r0_i_i and_r2-r2_i eor_r2-r2_i	and_r0-r1_i eor_r2-r0_i
cmp_r0-r1 orr_hi_r2-r1_i orr_r3-r3_i add_r3-r3-r2 and_r0-r2_i bic_r0-r2-r0 sub_r1-r0-r3_lsl_i mvn_r0-r1	cmp_r0-r1 orr_hi_r2-r1_i orr_r3-r3_i add_r3-r3-r2 bic_r0-r2_i sub_r1-r0-r3_lsl_i mvn_r0-r1
lsl_r0-r1-r2 tst_r1-r0 rsb_ne_r2-r0-r3_ror_i rsb_r0-r0_i and_r3-r2-r0 eor_r0-r3-r0 add_r3-r2-r0_lsl_i	lsl_r0-r1-r2 tst_r1-r0 rsb_ne_r2-r0-r3_ror_i rsb_r0-r0_i bic_r0-r0-r2 add_r3-r2-r0_lsl_i
and_r0-r1-r2_lsl_i asr_r0-r0-r0 sub_r0-r2-r0 lsr_r3-r0_i add_r2-r3-r3 and_r1-r2-r1	and_r0-r1-r2_lsl_i asr_r0-r0-r0 sub_r0-r2-r0 lsr_r3-r0_i and_r1-r1-r3_ror_i
orr_r0-r0_i sub_r1-r2-r0 eor_r0-r1-r0_lsr_i eor_r0-r1-r0 and_r0-r0_i orr_r3-r1-r0 add_r3-r3_i bic_r0-r1-r3	orr_r0-r0_i sub_r1-r2-r0 eor_r0-r1-r0_lsr_i and_r0-r0_i orr_r3-r1-r0 add_r3-r3_i bic_r0-r1-r3
orr_r0-r1-r2 bic_r2-r0-r2 bfi_r1-r2_i_i mvn_r3-r1 sub_r1-r0-r3_lsr_i lsr_r2-r1_i orr_r1-r1-r2_asr_i	orr_r0-r1-r2 mvn_r3-r1 sub_r1-r0-r3_lsr_i orr_r1-r1-r1_lsr_i
bfi_r0-r1_i_i add_r2-r1-r2 add_r2-r2-r0_lsr_i bfi_r1-r2_i_i rsb_r0-r1-r2 sub_r0-r0-r2	bfi_r0-r1_i_i add_r2-r1-r2 add_r2-r2-r0_lsr_i bfi_r1-r2_i_i sub_r0-r1-r1_lsl_i
cmp_r0_i orr_lt_r1-r1-r2 tst_r2_i orr_eq_r3-r1-r2 add_r1-r3-r3_lsl_i	tst_r2_i orr_eq_r3-r1-r2 add_r1-r3-r3_lsl_i
sub_r0-r0-r1 rsb_r2-r1-r3 and_r3-r3_i rsb_r1-r0-r3_lsr_i cmp_r1_i eor_cs_r1-r2_i eor_r1-r1_i	sub_r0-r0-r1 rsb_r2-r1-r3 sub_r1-r0-r0_lsl_i cmp_r1_i eor_cs_r1-r2_i eor_r1-r1_i
cmp_r0_i add_cc_r1-r0_i ror_r1-r2-r1 bic_r2-r2_i tst_r0_i mvn_ne_r3-r1 eor_r3-r3-r2_lsr_i	cmp_r0_i add_cc_r1-r0_i ror_r1-r2-r1 tst_r0_i mvn_ne_r3-r1 eor_r3-r3-r2_lsr_i
rsb_r0-r1_i eor_r2-r1-r2_lsr_i tst_r3-r0 and_ne_r1-r0-r3 and_eq_r1-r2-r0 orr_r0-r0-r1	rsb_r0-r1_i
and_r0-r1-r2 mov_r1-r3 eor_r2-r1-r0 sub_r3-r2_i mov_r0-r3 rsb_r1-r0_i	and_r0-r1-r2 eor_r2-r3-r0 rsb_r1-r2_i
rsb_r0-r0-r1_asr_i add_r2-r2-r1_lsr_i eor_r2-r2_i sub_r3-r1-r0_asr_i rsb_r1-r3-r1 rsb_r3-r2-r1	rsb_r0-r0-r1_asr_i add_r2-r2-r1_lsr_i eor_r2-r2_i rsb_r3-r2-r0_asr_i
and_r0-r1-r2_lsl_i and_r1-r2-r0 tst_r0_i and_ne_r2-r0-r2 and_r0-r1-r2_lsr_i	and_r0-r1-r2_lsr_i and_r1-r2-r0 and_r0-r1-r2_lsl_i
cmp_r0-r1 mov_ne_r0-r2 mov_eq_r0-r1 rsb_r0-r0-r1 mov_r1-r0	cmp_r0-r1 mov_eq_r1-r2 sub_r1-r1-r2
rsb_r0-r1-r2 add_r3-r0_i mvn_r0-r2 rsb_r1-r3_i rsb_r3-r2-r1_asr_i add_r1-r0-r3_ror_i	sub_r3-r1_i sub_r1-r3-r2 mvn_r0-r2 rsb_r3-r2-r1_asr_i add_r1-r0-r3_ror_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 sub_r3-r2-r0 cmp_r3_i mov_ne_r3-r1 rsb_r2-r1-r3	mvn_r2-r1 sub_r3-r2-r0 cmp_r3_i mov_ne_r3-r1 rsb_r2-r1-r3
eor_r0-r1_i bic_r1-r2_i tst_r2_i mov_eq_r2-r1 bic_r1-r1-r0 eor_r1-r1-r2 bfi_r3-r1_i_i	orr_r0-r1_i eor_r0-r0_i and_r2-r2-r0 bfi_r3-r2_i_i
sub_r0-r0-r1_lsl_i add_r2-r3-r2 mov_r3-r0 and_r3-r3_i sub_r1-r2_i add_r1-r1-r3	add_r2-r3-r2 and_r3-r0_i sub_r1-r2_i add_r1-r1-r3
rsb_r0-r1_i bfi_r2-r2_i_i eor_r3-r1-r2 mov_r1-r3 add_r1-r1-r0 and_r0-r3-r1_lsl_i ror_r3-r0_i	rsb_r0-r1_i bfi_r2-r2_i_i eor_r3-r1-r2 add_r1-r3-r0 and_r0-r3-r1_lsl_i ror_r3-r0_i
eor_r0-r1-r2_lsr_i mvn_r1-r0 mov_r0-r1 eor_r2-r0_i orr_r1-r2-r0 bfi_r1-r1_i_i	eor_r0-r1-r2_lsr_i mvn_r1-r0 orr_r1-r1_i bfi_r1-r1_i_i
and_r0-r1-r0_asr_i mov_r2-r3 orr_r2-r2-r1 rsb_r1-r0_i rsb_r0-r2-r1_asr_i eor_r2-r0-r3 eor_r1-r0_i eor_r2-r2-r1	eor_r2-r3_i
lsr_r0-r1_i and_r2-r2-r0 rsb_r2-r0-r2 sub_r2-r2_i add_r3-r2_i sub_r3-r3_i and_r0-r3_i bfi_r3-r0_i_i	orr_r0-r2-r1_lsr_i rsb_r2-r0-r2 sub_r3-r2_i and_r0-r3_i bfi_r3-r0_i_i
and_r0-r1_i eor_r2-r3_i sub_r2-r0-r2_asr_i rsb_r1-r2-r3_ror_i rsb_r2-r0-r1_lsl_i orr_r3-r2_i sub_r3-r1-r3	and_r0-r1_i sub_r2-r0-r3_asr_i rsb_r1-r2-r3_ror_i rsb_r2-r0-r1_lsl_i orr_r3-r2_i sub_r3-r1-r3
cmp_r0-r1 rsb_lt_r2-r0-r2 orr_r3-r1_i and_r2-r3-r2 rsb_r0-r2-r1_lsr_i asr_r1-r0_i orr_r0-r1-r2 orr_r0-r0_i	cmp_r0-r1 rsb_lt_r2-r0-r2 orr_r3-r1_i and_r2-r3-r2 rsb_r0-r2-r1_lsr_i orr_r0-r2-r0_asr_i orr_r0-r0_i
and_r0-r0-r1 mov_r2-r0 sub_r3-r2-r1 add_r0-r3-r1_ror_i asr_r0-r1-r0 rsb_r3-r0_i	bic_r3-r1-r0 rsb_r0-r3-r1_ror_i asr_r0-r1-r0 rsb_r3-r0_i
sub_r0-r1_i orr_r1-r2-r0 bic_r3-r1-r2 bfi_r0-r0_i_i bfi_r2-r0_i_i asr_r0-r1-r3 asr_r1-r0-r2 mvn_r3-r1	sub_r0-r1_i orr_r1-r2-r0 bic_r3-r1-r2 bfi_r2-r0_i_i asr_r0-r1-r3 asr_r1-r0-r2 mvn_r3-r1
orr_r0-r1-r2_lsr_i mov_r3-r1 orr_r0-r0-r3 add_r0-r0-r0 add_r3-r0-r1 add_r1-r0_i rsb_r0-r3-r1_asr_i	orr_r0-r1-r2_lsr_i add_r0-r0-r0 add_r3-r0-r1 add_r1-r0_i rsb_r0-r3-r1_asr_i
add_r0-r1-r1 bfi_r0-r0_i_i and_r2-r1-r2_ror_i orr_r0-r0-r1_ror_i rsb_r3-r2-r1 mov_r1-r3 add_r0-r0-r1_lsr_i orr_r2-r0-r3_lsl_i	add_r0-r1-r1 bic_r3-r1-r2_ror_i bfi_r0-r0_i_i orr_r0-r0-r1_ror_i add_r0-r0-r3_lsr_i orr_r2-r0-r3_lsl_i
orr_r0-r1-r2_lsl_i and_r1-r3-r0 eor_r0-r1-r2_lsr_i lsl_r2-r0_i and_r3-r2-r3_ror_i mvn_r0-r2 eor_r3-r0-r3	orr_r1-r1-r2_lsl_i and_r0-r3-r1 eor_r0-r0-r2_lsr_i mvn_r1-r0_lsl_i orr_r3-r1-r3_ror_i
eor_r0-r1-r0 sub_r2-r0-r1_lsl_i eor_r1-r2-r3_asr_i add_r1-r1-r2 mov_r0-r1 bfi_r2-r0_i_i	eor_r0-r1-r0 sub_r2-r0-r1_lsl_i eor_r1-r2-r3_lsr_i add_r1-r1-r0 bfi_r2-r1_i_i
add_r0-r1-r0_ror_i sub_r2-r1-r2_asr_i add_r1-r2-r0 sub_r3-r2_i eor_r1-r1_i sub_r0-r1-r3 mov_r3-r0	add_r0-r1-r0_ror_i sub_r2-r1-r2_asr_i add_r1-r2-r0 sub_r3-r2_i eor_r1-r1_i rsb_r3-r3-r1
lsl_r0-r1_i rsb_r0-r2-r0_ror_i orr_r3-r1-r0 mov_r0-r3 bfi_r2-r0_i_i and_r3-r3-r2	lsl_r0-r1_i rsb_r0-r2-r0_ror_i orr_r3-r1-r0 bfi_r2-r3_i_i and_r3-r3-r2
tst_r0_i sub_eq_r1-r2-r0_ror_i and_r2-r1-r0 and_r2-r2-r1 rsb_r3-r2-r1 orr_r2-r3-r1_asr_i	tst_r0_i sub_eq_r1-r2-r0_ror_i bic_r3-r1-r0_ror_i orr_r2-r3-r1_asr_i
sub_r0-r1_i orr_r2-r2-r0 eor_r1-r3-r2 eor_r3-r2-r1 ror_r0-r3_i eor_r2-r2-r0 eor_r1-r0_i sub_r1-r2-r1	sub_r0-r1_i orr_r2-r2-r0 ror_r0-r3_i eor_r2-r2-r0 eor_r1-r0_i sub_r1-r2-r1
eor_r0-r1_i rsb_r2-r0-r1 rsb_r0-r0-r2 bic_r3-r0-r1 bfi_r2-r3_i_i orr_r3-r2-r0	eor_r0-r1_i rsb_r2-r0-r1 bic_r0-r2_i rsb_r2-r1-r2_lsl_i orr_r3-r2-r0
orr_r0-r0_i add_r1-r0-r1 sub_r2-r2_i sub_r3-r2-r1_lsr_i add_r1-r0_i rsb_r0-r0-r1 rsb_r2-r0-r3_lsr_i	orr_r0-r0_i add_r1-r0-r1 sub_r2-r2_i sub_r3-r2-r1_lsr_i mov_r0_i rsb_r2-r0-r3_lsr_i
orr_r0-r0-r1_asr_i mov_r2-r3 orr_r0-r0-r3_lsr_i rsb_r2-r2-r0 orr_r1-r2_i mov_r3-r1	orr_r0-r0-r1_asr_i orr_r0-r0-r3_lsr_i rsb_r2-r3-r0 orr_r3-r2_i
tst_r0-r1 rsb_ne_r0-r0-r1 rsb_eq_r0-r2-r3_lsr_i lsr_r3-r0-r3 mov_r0-r3	tst_r0-r1 rsb_ne_r0-r0-r1 rsb_eq_r0-r2-r3_lsr_i lsr_r0-r0-r3
mvn_r0-r1 tst_r2-r0 mvn_ne_r3-r1 mvn_eq_r3-r0 and_r0-r3-r2 orr_r1-r0_i	mvn_r0-r1 tst_r2-r0 and_ne_r2-r0-r2 orr_r1-r2_i
add_r0-r1-r2 orr_r0-r0_i mvn_r3-r0 and_r1-r2-r3 mvn_r0-r1 and_r2-r0_i	add_r0-r1-r2 orr_r0-r0_i unk and_r2-r0_i
orr_r0-r1-r0 cmp_r1-r2 and_ne_r0-r0-r1 and_eq_r0-r0_i orr_r0-r0_i rsb_r0-r0_i	cmp_r1-r2 orr_r0-r1_i rsb_r0-r0_i mov_eq_r0_i
and_r0-r1_i sub_r0-r2-r0_ror_i add_r0-r0-r2 ror_r2-r0_i mvn_r1-r0 rsb_r0-r2-r1	and_r0-r1_i sub_r0-r2-r0_ror_i add_r0-r0-r2 mvn_r1-r0 rsb_r0-r0-r1_ror_i
and_r0-r0-r1 sub_r0-r0-r2_asr_i rsb_r3-r2_i add_r2-r3-r0_lsr_i mov_r0-r2 ror_r1-r0_i	and_r0-r0-r1 rsb_r3-r2_i sub_r0-r0-r2_asr_i add_r2-r3-r0_lsr_i ror_r1-r2_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 bfi_r2-r0_i_i add_r3-r2-r0_lsr_i	mvn_r0-r1 bfi_r2-r0_i_i add_r3-r2-r0_lsr_i
rsb_r0-r1-r2 eor_r0-r0-r3 orr_r1-r0_i orr_r1-r1-r0_lsl_i ror_r2-r1_i bfi_r1-r2_i_i mov_r3-r1	rsb_r0-r1-r2 eor_r0-r0-r3 orr_r1-r0-r0_lsl_i ror_r2-r0_i bfi_r1-r2_i_i orr_r3-r1_i
bic_r0-r1-r0 add_r2-r3-r3 orr_r2-r3-r2 rsb_r1-r1-r0_lsr_i add_r1-r1-r2 bfi_r0-r1_i_i	bic_r0-r1-r0 orr_r2-r3-r3_lsl_i rsb_r1-r1-r0_lsr_i add_r1-r1-r2 bfi_r0-r1_i_i
sub_r0-r0-r1_asr_i bic_r2-r0_i tst_r2-r0 mvn_ne_r0-r1 orr_r1-r3-r0 orr_r0-r1-r3 bfi_r0-r0_i_i	sub_r0-r0-r1_asr_i bic_r2-r0_i tst_r2-r0 mvn_ne_r0-r1 orr_r0-r3-r0 bfi_r0-r0_i_i
mov_r0-r1 bic_r2-r1-r0 orr_r3-r1_i lsl_r3-r3_i orr_r0-r3-r2 and_r2-r1-r0_ror_i	orr_r3-r1_i lsl_r3-r3_i and_r2-r1-r3_ror_i
bfi_r0-r0_i_i sub_r0-r0_i sub_r1-r1-r0 and_r1-r1_i sub_r2-r3-r1_lsr_i sub_r3-r0-r2	bfi_r0-r0_i_i sub_r0-r0_i sub_r3-r0-r3
tst_r0_i add_eq_r0-r0-r1 orr_r2-r3-r0_lsl_i asr_r0-r0_i add_r1-r2-r3_ror_i sub_r0-r1-r0_lsr_i mov_r1-r0	tst_r0_i add_eq_r0-r0-r1 orr_r2-r3-r0_lsl_i asr_r0-r0_i add_r1-r2-r3_ror_i sub_r1-r1-r0_lsr_i
mov_r0-r1 orr_r0-r0-r1_lsl_i mvn_r1-r0 eor_r1-r1_i lsl_r1-r1-r0 mvn_r0-r1 bic_r2-r0_i	orr_r0-r1-r1_lsl_i mvn_r1-r0 eor_r1-r1_i lsl_r1-r1-r0 mvn_r0-r1 bic_r2-r0_i
cmp_r0_i mov_lt_r1-r2 mov_ge_r1-r3 rsb_r0-r3-r1_lsl_i sub_r3-r3-r0 add_r0-r0-r3_asr_i	cmp_r0_i rsb_r0-r3-r2_lsl_i rsb_ge_r0-r3-r3_lsl_i sub_r3-r3-r0 add_r0-r0-r3_asr_i
sub_r0-r0-r1_ror_i add_r0-r1-r0 orr_r0-r2-r0 orr_r3-r0-r1_asr_i orr_r3-r3-r0 sub_r2-r3_i orr_r2-r2_i	sub_r0-r0-r1_ror_i add_r0-r1-r0 orr_r0-r2-r0 orr_r3-r0-r1_asr_i sub_r2-r3_i orr_r2-r2_i
cmp_r0_i and_ne_r0-r1-r2 and_eq_r0-r0-r3 add_r3-r1-r0_asr_i rsb_r1-r2-r3_lsr_i sub_r0-r1_i mov_r3-r0	cmp_r0_i and_ne_r0-r1-r2 add_r3-r1-r0_asr_i rsb_r1-r2-r3_lsr_i sub_r3-r1_i
asr_r0-r1_i and_r2-r0-r3_lsr_i and_r3-r2-r1 bic_r0-r3_i rsb_r3-r0_i eor_r2-r3_i mov_r1-r2	and_r2-r1-r1_asr_i and_r1-r2-r3_lsr_i bic_r3-r1_i rsb_r3-r3_i eor_r1-r3_i
orr_r0-r0_i rsb_r1-r1-r2 orr_r2-r1-r2 rsb_r2-r1-r2 lsl_r1-r2_i and_r3-r1-r0_asr_i asr_r3-r3-r1	sub_r1-r2-r1 bic_r2-r2-r1 lsl_r1-r2_i and_r3-r1-r0_asr_i asr_r3-r3-r1
tst_r0_i mvn_eq_r0-r1 mov_r2-r0 orr_r1-r3-r1_asr_i sub_r2-r2-r0 orr_r1-r2-r1_ror_i mvn_r0-r1 orr_r0-r0_i	orr_r1-r3-r1_asr_i mvn_r0-r1_ror_i orr_r0-r0_i
mov_r0-r1 mov_r2-r1 eor_r3-r1_i orr_r0-r0_i add_r1-r3-r0 sub_r1-r1-r0 add_r2-r1-r2_asr_i mov_r1-r2	eor_r3-r1_i add_r1-r3-r3_asr_i
bfi_r0-r1_i_i sub_r2-r0_i add_r2-r2_i sub_r3-r0-r2 cmp_r0-r2 orr_ge_r0-r3_i bic_r3-r0_i	bfi_r0-r1_i_i sub_r2-r0_i sub_r3-r0-r2 cmp_r0-r2 bic_lt_r3-r0_i
eor_r0-r1_i and_r2-r1-r0_lsl_i orr_r3-r1-r2 sub_r0-r3-r2 asr_r1-r3-r0 add_r3-r3-r1	eor_r0-r1_i bic_r0-r1-r0_lsl_i asr_r3-r1-r0 add_r3-r3-r1
mov_r0-r1 cmp_r2-r0 orr_ne_r2-r2-r0 eor_r0-r2-r1_lsl_i rsb_r3-r2-r0_ror_i eor_r2-r3-r1_lsr_i	orr_r2-r2-r1 eor_r0-r2-r1_lsl_i rsb_r3-r2-r0_ror_i eor_r2-r3-r1_lsr_i
orr_r0-r0-r1 mvn_r2-r0 tst_r2-r1 mov_ne_r3-r2 eor_r1-r2-r3	orr_r0-r0-r1 mvn_r2-r0 eor_r1-r2-r3
rsb_r0-r1-r2_ror_i sub_r0-r0_i and_r2-r0_i and_r0-r2_i bic_r1-r2-r0 rsb_r0-r1-r2_ror_i	sub_r0-r1-r2_lsr_i unk mvn_r0-r2_ror_i
bfi_r0-r1_i_i eor_r2-r2_i orr_r3-r2-r1_ror_i bic_r0-r0-r3 bfi_r1-r0_i_i lsl_r3-r0-r1	bfi_r0-r1_i_i eor_r2-r2_i orr_r3-r2-r1_ror_i bic_r0-r0-r3 lsl_r3-r0-r1
and_r0-r1-r2_ror_i and_r0-r2-r0_ror_i orr_r2-r2-r3 eor_r0-r0-r2_asr_i lsl_r2-r0_i rsb_r3-r0-r2 lsl_r1-r3-r2	and_r0-r1-r2_ror_i and_r0-r2-r0_ror_i orr_r2-r2-r3 eor_r0-r0-r2_asr_i lsl_r2-r0_i lsl_r1-r0-r2
eor_r0-r1-r2_lsr_i lsr_r2-r3-r0 ror_r1-r1-r1 orr_r3-r1-r3_lsl_i sub_r1-r3-r2 lsl_r0-r1_i eor_r3-r3-r0 eor_r2-r3_i	eor_r0-r1-r2_lsr_i lsr_r2-r3-r0 ror_r1-r1-r1 orr_r3-r1-r3_lsl_i sub_r1-r3-r2 eor_r3-r3-r1_lsl_i eor_r2-r3_i
add_r0-r0-r1 eor_r2-r3_i add_r1-r2_i orr_r1-r3-r1 cmp_r0-r2 sub_cs_r2-r1_i and_r3-r2_i	add_r0-r0-r1 eor_r2-r3_i unk cmp_r0-r2 sub_cs_r2-r1_i and_r3-r2_i
mov_r0-r1 sub_r2-r0_i eor_r1-r3-r2_lsr_i add_r3-r1_i lsl_r2-r3-r3 rsb_r1-r2-r1 mov_r2-r1 asr_r2-r2_i	sub_r2-r1_i eor_r1-r3-r2_lsr_i add_r3-r1_i lsl_r2-r3-r3 rsb_r1-r2-r1 asr_r2-r1_i
bic_r0-r0_i mvn_r1-r2 and_r1-r1-r0 sub_r1-r1-r3 lsr_r1-r0-r1 rsb_r0-r1_i	bic_r0-r0_i bic_r1-r0-r2 sub_r1-r1-r3 lsr_r1-r0-r1 rsb_r0-r1_i
orr_r0-r1_i eor_r2-r1-r0_ror_i mvn_r0-r2 orr_r3-r0_i add_r0-r3-r2 lsr_r1-r0_i	eor_r2-r1-r1_ror_i mvn_r0-r2 orr_r3-r0_i add_r0-r3-r2 lsr_r1-r0_i
rsb_r0-r1-r2 and_r1-r2-r0 eor_r2-r1_i add_r0-r3-r2_ror_i mvn_r3-r0 sub_r2-r3-r0_lsr_i mov_r3-r2	rsb_r0-r1-r2 and_r1-r2-r0 eor_r2-r1_i add_r0-r3-r2_ror_i mvn_r3-r0 sub_r3-r3-r0_lsr_i
add_r0-r1-r1 mov_r2-r3 and_r1-r3-r0_lsr_i eor_r3-r1_i and_r0-r3-r2 eor_r2-r3-r0	orr_r0-r3_i eor_r2-r3-r0
mvn_r0-r1 eor_r2-r0-r1 cmp_r0_i orr_lt_r0-r2_i mvn_r2-r0 mov_r0-r2	add_r2-r1_i and_r2-r1-r2 and_r0-r1-r2_asr_i
bic_r0-r0-r1 lsr_r0-r0-r2 lsl_r3-r2_i rsb_r2-r3-r0_lsr_i ror_r2-r0-r2 add_r1-r0-r2_ror_i	bic_r0-r0-r1 lsr_r3-r0-r2 mov_r2-r3_lsr_i ror_r1-r3-r2 add_r1-r3-r1_ror_i
tst_r0-r1 rsb_ne_r0-r2-r3 rsb_r0-r0_i mvn_r2-r1 mov_r3-r0 rsb_r0-r2-r3_lsl_i eor_r2-r2_i add_r0-r2-r0	tst_r0-r1 rsb_ne_r0-r2-r3 eor_r2-r1_i rsb_r0-r0_i rsb_r0-r2-r0_lsl_i add_r0-r1-r0
tst_r0_i mvn_ne_r1-r2 sub_r3-r0-r3_lsl_i and_r1-r1_i mov_r2-r3 orr_r3-r1-r2 sub_r2-r2-r3	tst_r0_i mvn_ne_r1-r2 and_r1-r1_i orr_r3-r1-r0 sub_r2-r0-r3
tst_r0_i add_ne_r1-r1-r2 eor_ne_r1-r3-r2 and_r1-r3-r1 sub_r2-r0-r3 eor_r0-r1-r2 lsr_r0-r0_i	tst_r0_i eor_ne_r1-r3-r2 and_r1-r3-r1 sub_r2-r0-r3 eor_r0-r1-r2 lsr_r0-r0_i
sub_r0-r1-r2 sub_r1-r3_i mov_r3-r1 and_r3-r3-r0_lsl_i add_r0-r3_i bfi_r0-r0_i_i add_r2-r0_i	sub_r0-r1-r2 sub_r1-r3_i and_r3-r1-r0_lsl_i add_r0-r3_i bfi_r0-r0_i_i add_r2-r0_i
bfi_r0-r1_i_i mov_r2-r1 add_r0-r0-r2_lsl_i lsr_r2-r0-r2 bic_r2-r2_i sub_r0-r2_i	bfi_r0-r1_i_i add_r0-r0-r1_lsl_i lsr_r2-r0-r1 bic_r2-r2_i sub_r0-r2_i
rsb_r0-r1_i mvn_r1-r0 bic_r2-r1-r3 sub_r1-r2-r1_ror_i mov_r0-r1 orr_r3-r1-r0 add_r0-r3-r3 mov_r2-r0	sub_r1-r1_i bic_r2-r1-r3 sub_r1-r2-r1_ror_i add_r2-r1-r1
eor_r0-r0-r1 rsb_r1-r0-r2 and_r3-r1-r3 mov_r1-r0 orr_r2-r1-r3 rsb_r0-r1-r3 sub_r3-r2-r0	eor_r0-r0-r1 rsb_r1-r0-r2 and_r3-r1-r3 bic_r1-r0-r3 add_r3-r0-r1
add_r0-r1_i and_r1-r0_i add_r0-r2-r0 sub_r3-r0_i sub_r1-r1-r3 rsb_r2-r1_i add_r2-r1-r2 bic_r2-r3-r2	add_r0-r1_i add_r0-r2-r0 sub_r3-r0_i bic_r2-r3_i
and_r0-r0_i mov_r1-r0 eor_r0-r2_i lsl_r0-r0_i and_r2-r0-r1 bic_r3-r2_i orr_r3-r1-r3	and_r3-r0_i
rsb_r0-r1-r2_lsl_i orr_r3-r3-r0 eor_r2-r2-r1 orr_r0-r0-r3 and_r2-r3-r2 eor_r2-r0-r2_asr_i	rsb_r0-r1-r2_lsl_i eor_r2-r2-r1 orr_r3-r3-r0 and_r2-r3-r2 eor_r2-r3-r2_asr_i
ror_r0-r1-r1 orr_r2-r1-r0 tst_r2-r1 add_ne_r2-r3_i sub_ne_r2-r2-r3 add_r1-r2-r2	cmp_r1_i mov_hi_r1_i
and_r0-r1-r0 orr_r2-r3-r0 bic_r1-r2-r0 add_r3-r3-r3 add_r1-r1-r3 asr_r2-r1_i rsb_r0-r2_i bic_r0-r0_i	and_r0-r1-r0 bic_r1-r3-r0 add_r1-r1-r3_lsl_i asr_r2-r1_i rsb_r0-r2_i bic_r0-r0_i
orr_r0-r0_i mov_r1-r0 eor_r0-r0_i cmp_r2-r1 mov_eq_r3-r0 mov_r2-r3 eor_r1-r2-r3_lsr_i	orr_r0-r0_i mov_r1-r0 eor_r0-r0_i cmp_r2-r1 eor_ge_r1-r0-r0_lsr_i eor_ne_r1-r3-r3_lsr_i
sub_r0-r1-r2_ror_i and_r2-r0_i lsl_r0-r2_i lsl_r0-r1-r0 mvn_r1-r0 orr_r0-r1-r0_lsr_i and_r0-r0_i	bic_r2-r1-r1_asr_i rsb_r0-r2_i and_r0-r0_i
cmp_r0_i orr_cc_r1-r1-r2 lsl_r3-r3-r1 rsb_r0-r3_i mov_r3-r0 rsb_r2-r0-r3_asr_i asr_r0-r2-r0 mov_r3-r0	cmp_r0_i orr_cc_r1-r1-r2 lsl_r3-r3-r1 rsb_r0-r3_i rsb_r2-r0-r0_asr_i asr_r3-r2-r0
eor_r0-r0-r1 mvn_r2-r3 orr_r1-r2-r0_ror_i orr_r2-r3-r0_ror_i mov_r3-r1 lsl_r3-r3-r2	mvn_r2-r3 eor_r0-r0-r1 orr_r1-r2-r0_ror_i orr_r2-r3-r0_ror_i lsl_r3-r1-r2
cmp_r0-r1 rsb_cc_r2-r1-r2 add_lt_r2-r1-r2 mov_r0-r2 rsb_r3-r0_i rsb_r1-r2-r3_asr_i	cmp_r0-r1 add_lt_r2-r1-r2 rsb_cc_r2-r1-r2 rsb_r3-r2_i rsb_r1-r2-r3_asr_i
tst_r0-r1 rsb_eq_r2-r2_i mvn_r1-r0 rsb_r0-r3_i add_r1-r0-r1_ror_i mov_r3-r1 add_r3-r3-r2_lsr_i	tst_r0-r1 rsb_cs_r2-r2_i mvn_r1-r0 rsb_r0-r3_i add_r1-r0-r1_ror_i add_r3-r1-r2_lsr_i
tst_r0-r1 rsb_ne_r0-r2-r1 eor_r3-r0_i asr_r2-r3_i orr_r3-r2-r3	tst_r0-r1 rsb_ne_r0-r2-r1 eor_r3-r0_i orr_r3-r3-r3_lsr_i
tst_r0_i sub_eq_r1-r1_i sub_r2-r2-r1_asr_i asr_r0-r2_i mvn_r2-r0 and_r2-r2_i	tst_r0_i sub_eq_r1-r1_i sub_r2-r2-r1_asr_i mvn_r2-r2_ror_i and_r2-r2_i
eor_r0-r1_i tst_r1-r2 orr_ne_r2-r1-r0_asr_i orr_r3-r3-r2 lsl_r0-r3_i	tst_r1-r2 orr_ne_r2-r1-r1_asr_i orr_r3-r3-r2 lsl_r0-r3_i
bfi_r0-r0_i_i sub_r1-r0-r1_lsl_i rsb_r0-r0-r1 eor_r1-r0-r2 add_r2-r1-r1 add_r0-r2_i bfi_r0-r0_i_i	sub_r1-r0-r1_lsl_i rsb_r0-r0-r1 eor_r1-r0-r2 add_r2-r1-r1 add_r0-r2_i bfi_r0-r0_i_i
tst_r0-r1 sub_ne_r2-r2-r1 sub_eq_r2-r3-r0_ror_i asr_r0-r2_i orr_r0-r3-r0_lsl_i rsb_r3-r0-r2_lsl_i sub_r2-r3_i mov_r3-r2	tst_r0-r1 sub_ne_r2-r2-r1 sub_eq_r2-r3-r0_ror_i asr_r0-r2_i orr_r0-r3-r0_lsl_i rsb_r3-r0-r2_lsl_i sub_r3-r3_i
bfi_r0-r1_i_i asr_r0-r0-r2 and_r3-r0_i and_r1-r3_i bfi_r3-r1_i_i rsb_r0-r3_i	bfi_r0-r1_i_i asr_r0-r0-r2 and_r3-r0_i bfi_r3-r3_i_i rsb_r0-r3_i
sub_r0-r0_i mov_r1-r0 and_r2-r3_i add_r2-r1-r2_ror_i bfi_r3-r2_i_i eor_r0-r3-r2	and_r2-r3_i sub_r0-r0_i add_r2-r0-r2_ror_i bfi_r3-r2_i_i eor_r0-r3-r2
sub_r0-r1_i lsl_r2-r0-r3 mov_r0-r2 rsb_r3-r2-r0 bic_r2-r3-r1 mov_r3-r2 bic_r2-r0-r3	sub_r0-r1_i lsl_r2-r0-r3
eor_r0-r1_i cmp_r2_i orr_ne_r0-r0-r3 bic_r2-r1-r0 mov_r1-r2	eor_r0-r1_i cmp_r2_i orr_ne_r0-r0-r3 bic_r1-r1-r0
rsb_r0-r1-r2_lsl_i bic_r2-r0_i bic_r2-r0-r2 add_r0-r2_i eor_r2-r0_i sub_r0-r2-r0 asr_r0-r0_i eor_r0-r0_i	rsb_r0-r1_i eor_r2-r0_i sub_r0-r2-r0 mov_r0-r0_asr_i eor_r0-r0_i
tst_r0-r1 and_ne_r2-r1-r3_asr_i mov_r1-r3 rsb_r3-r1-r2_lsr_i bic_r1-r3_i and_r1-r3-r1	tst_r0-r1 and_ne_r2-r1-r3_asr_i rsb_r3-r3-r2_lsr_i bic_r1-r3_i
sub_r0-r0-r1_lsl_i cmp_r0-r2 mvn_ne_r1-r3 lsr_r0-r1_i mov_r3-r0 orr_r1-r3-r0_ror_i mov_r0-r1	sub_r0-r0-r1_lsl_i cmp_r0-r2 mvn_ne_r1-r3 lsr_r0-r1_i orr_r1-r0-r0_ror_i mov_r0-r1
cmp_r0-r1 add_ne_r2-r2-r1 mvn_cs_r2-r1 mov_r1-r2 and_r2-r1_i	cmp_r0-r1 add_ne_r2-r2-r1 mvn_cs_r2-r1 and_r2-r2_i
rsb_r0-r1-r2_asr_i cmp_r0_i sub_cc_r1-r0_i rsb_r0-r1-r3 mov_r1-r0	rsb_r0-r1-r2_asr_i cmp_r0_i sub_cc_r1-r0_i rsb_r1-r1-r3_ror_i
rsb_r0-r1-r2 add_r2-r0-r2 orr_r3-r0-r2_ror_i lsr_r1-r3_i ror_r2-r1_i add_r2-r1-r2 add_r1-r1_i bic_r1-r2-r1	rsb_r0-r1-r2 add_r2-r0-r2 orr_r3-r0-r2_ror_i lsr_r1-r3_i add_r2-r1-r1_ror_i add_r1-r1_i bic_r1-r2-r1
rsb_r0-r0_i rsb_r1-r0-r2_lsr_i asr_r3-r1_i orr_r1-r3-r1 bic_r3-r3-r1 mvn_r2-r3 and_r1-r2_i	mov_r1_i
bic_r0-r1-r2 bfi_r1-r2_i_i eor_r0-r0-r1 eor_r0-r0_i mvn_r3-r0 bic_r1-r3_i eor_r3-r1-r3	and_r3-r1-r2 and_r3-r3_i
add_r0-r1_i ror_r2-r1_i sub_r2-r2-r0 rsb_r1-r1-r2_asr_i rsb_r3-r1_i rsb_r0-r3-r2	add_r0-r1_i rsb_r2-r0-r1_ror_i rsb_r1-r1-r2_asr_i rsb_r3-r1_i rsb_r0-r3-r2
sub_r0-r1-r2 orr_r3-r1_i orr_r2-r2-r0_lsl_i mvn_r0-r1 add_r1-r2-r0 mvn_r0-r1 orr_r3-r3-r0 eor_r2-r3_i	sub_r0-r1-r2 orr_r3-r1_i orr_r2-r2-r0_lsl_i rsb_r0-r2-r1 orr_r3-r0-r3 eor_r2-r3_i
eor_r0-r1_i rsb_r0-r0-r1 orr_r2-r3-r0 mov_r1-r2 mov_r3-r1 lsr_r2-r3-r3	eor_r0-r1_i rsb_r0-r0-r1 orr_r2-r3-r0 lsr_r2-r2-r2
bfi_r0-r0_i_i bic_r1-r2_i orr_r3-r1_i lsr_r1-r0-r3 bic_r3-r2-r1 orr_r1-r3-r2_ror_i add_r2-r1-r3 mvn_r3-r2	bfi_r0-r0_i_i orr_r3-r2_i lsr_r1-r0-r3 unk unk sub_r3-r3-r2_ror_i
rsb_r0-r1-r2_asr_i bic_r0-r2-r0 rsb_r2-r0-r1_lsl_i and_r0-r0_i mov_r3-r0 mov_r0-r1 eor_r0-r0-r3 add_r3-r2-r0	rsb_r0-r1-r2_asr_i bic_r0-r2-r0 rsb_r2-r0-r1_lsl_i and_r0-r0_i eor_r0-r1-r0 add_r3-r2-r0
and_r0-r0-r1_asr_i rsb_r1-r2-r3 sub_r3-r2-r1 mov_r2-r0 and_r0-r3_i orr_r0-r2-r0 bfi_r0-r0_i_i	and_r0-r0-r1_asr_i and_r2-r3_i orr_r0-r2-r0 bfi_r0-r0_i_i
orr_r0-r1-r2 bfi_r2-r0_i_i and_r3-r3_i add_r3-r3-r2_lsl_i and_r1-r3_i add_r1-r1-r3	orr_r0-r1-r2 and_r3-r3_i bfi_r2-r0_i_i add_r1-r3-r2_lsl_i
tst_r0-r1 sub_ne_r1-r2-r0 sub_eq_r1-r3-r0_lsr_i orr_r2-r0-r1 rsb_r0-r0-r2	tst_r0-r1 sub_ne_r1-r2-r0 sub_eq_r1-r3-r0_lsr_i bic_r0-r1-r0
tst_r0-r1 eor_ne_r0-r0_i eor_eq_r0-r1_i mov_r1-r0 add_r0-r1-r0_lsl_i	tst_r0-r1 eor_ne_r0-r0_i eor_eq_r0-r1_i add_r0-r0-r0_lsl_i
rsb_r0-r1_i and_r1-r0-r2 eor_r2-r1_i eor_r3-r2_i mvn_r2-r3 and_r1-r2_i rsb_r0-r1-r3_ror_i	rsb_r0-r1_i and_r1-r0-r2 eor_r3-r1_i and_r1-r1_i rsb_r0-r1-r3_ror_i
eor_r0-r1-r0_lsr_i orr_r1-r2-r0_lsl_i bic_r0-r1_i sub_r2-r0_i orr_r2-r2_i lsr_r1-r2_i	eor_r0-r1-r0_asr_i orr_r1-r2-r0_lsl_i bic_r0-r1_i sub_r2-r0_i lsr_r1-r2_i
sub_r0-r1-r2 tst_r1-r0 mov_eq_r1-r0 lsr_r3-r2_i bic_r3-r0-r3 and_r0-r3_i rsb_r0-r1-r0	sub_r0-r1-r2 tst_r1-r0 mov_eq_r1-r0 bic_r3-r0-r2_lsr_i and_r0-r3_i rsb_r0-r1-r0
cmp_r0-r1 add_ne_r1-r1_i sub_r2-r3-r1 lsl_r3-r1_i bic_r2-r2_i rsb_r0-r3-r2 ror_r0-r0_i bic_r2-r0_i	cmp_r1-r0 add_ne_r1-r1_i sub_r2-r3-r1_lsl_i rsb_r2-r1-r2 bic_r2-r2_i ror_r1-r2_i bic_r2-r1_i
sub_r0-r0-r1 cmp_r0-r2 mvn_cc_r0-r3 mvn_cs_r0-r3 eor_r0-r0-r1	mvn_r0-r3 eor_r0-r0-r1
orr_r0-r0-r1_lsl_i eor_r2-r3_i bic_r2-r3-r2 eor_r3-r0-r3 mov_r0-r3 add_r1-r2-r0_ror_i	and_r2-r3_i orr_r0-r0-r1_lsl_i eor_r3-r0-r3 add_r1-r2-r3_ror_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 bic_r0-r1-r2 lsl_r2-r0_i rsb_r0-r3-r2 bic_r1-r3-r2 add_r3-r1-r0	mov_r3_i
tst_r0_i mov_eq_r1-r2 eor_r1-r3-r1 orr_r3-r1-r3 bfi_r1-r3_i_i bfi_r0-r1_i_i	tst_r0_i mov_eq_r1-r2 eor_r1-r3-r1 bfi_r0-r1_i_i
orr_r0-r0-r1 bfi_r2-r0_i_i bfi_r1-r2_i_i lsr_r3-r0-r1 bic_r1-r2_i and_r1-r1-r3	orr_r0-r0-r1 bfi_r2-r0_i_i lsr_r3-r0-r1 bic_r1-r2_i and_r1-r1-r3
rsb_r0-r1-r2 add_r2-r2-r1 tst_r2-r0 add_eq_r3-r2_i lsr_r3-r2-r3 asr_r3-r3_i add_r1-r3-r0	rsb_r0-r1-r2 add_r2-r2-r1 tst_r2-r0 add_eq_r3-r2_i lsr_r3-r2-r3 add_r1-r0-r3_asr_i
mvn_r0-r1 cmp_r2-r0 mvn_ge_r3-r1 and_r0-r3-r0_lsl_i mov_r3-r0	mvn_r0-r1 cmp_r2-r0 mvn_ge_r3-r1 and_r3-r3-r0_lsl_i
add_r0-r0_i rsb_r1-r1-r0 mvn_r2-r1 mvn_r0-r2 bfi_r1-r0_i_i mov_r2-r1 sub_r3-r2_i	add_r0-r0_i rsb_r1-r1-r0 bfi_r1-r1_i_i sub_r3-r1_i
cmp_r0-r1 mov_ne_r2-r3 mov_eq_r2-r3 tst_r2-r1 rsb_ne_r0-r3_i asr_r1-r2-r3 ror_r1-r1_i rsb_r0-r1-r0 bfi_r1-r0_i_i	tst_r1-r3 rsb_ne_r0-r3_i asr_r1-r3-r3 ror_r1-r1_i rsb_r0-r1-r0 bfi_r1-r0_i_i
eor_r0-r1_i orr_r2-r2-r3_lsl_i eor_r1-r0-r2 and_r0-r2-r0_lsr_i rsb_r0-r2-r0 and_r2-r1-r0 lsr_r3-r2_i	orr_r2-r2-r3_lsl_i and_r0-r2-r1_lsr_i rsb_r0-r2-r0 eor_r1-r1-r2 and_r2-r1-r0 lsr_r3-r2_i
add_r0-r1-r0 bic_r2-r0-r3 add_r2-r2_i sub_r3-r2-r1_lsl_i add_r0-r1-r3_lsl_i eor_r2-r0_i eor_r2-r3-r2_lsr_i	add_r0-r1-r0 bic_r2-r0-r3 add_r2-r2_i sub_r3-r2-r1_lsl_i add_r0-r1-r3_lsl_i eor_r2-r3-r0_lsr_i
tst_r0-r1 add_ne_r2-r3-r1 eor_r0-r1_i orr_r3-r1-r2 rsb_r2-r2-r0 rsb_r2-r2-r0 sub_r3-r0-r3 orr_r0-r3-r2_ror_i	tst_r0-r1 eor_r0-r1_i add_ne_r2-r3-r1 orr_r3-r1-r2 sub_r3-r0-r3 orr_r0-r3-r2_ror_i
cmp_r0_i orr_cc_r0-r1_i orr_cs_r0-r2_i orr_r3-r1_i lsr_r2-r3_i orr_r1-r0-r2_asr_i bfi_r0-r3_i_i add_r1-r0-r1_lsl_i	cmp_r0_i orr_cc_r0-r1_i orr_cs_r0-r2_i orr_r3-r1_i orr_r1-r0-r1_lsr_i bfi_r0-r3_i_i add_r1-r0-r1_lsl_i
cmp_r0-r1 mvn_cs_r0-r2 mov_r2-r1 eor_r2-r0-r2 mov_r1-r2	cmp_r0-r1 mvn_cs_r0-r2 eor_r1-r0-r1
orr_r0-r1_i mov_r1-r0 and_r2-r0_i rsb_r3-r2-r1_lsr_i and_r0-r3-r1_lsl_i bic_r1-r0_i	orr_r0-r1_i and_r2-r0_i rsb_r3-r2-r0_lsr_i and_r0-r3-r0_lsl_i bic_r1-r0_i
and_r0-r1_i lsl_r1-r0-r0 lsl_r0-r1_i bfi_r2-r0_i_i bic_r3-r2_i asr_r2-r3_i	bic_r2-r2_i asr_r2-r2_i
bic_r0-r1-r2 tst_r2-r1 orr_ne_r1-r0-r1 lsl_r1-r1_i eor_r1-r1_i	lsl_r1-r1_i eor_r1-r1_i
tst_r0-r1 mov_ne_r0-r2 sub_r0-r1-r0 rsb_r1-r0-r1_asr_i lsr_r2-r1_i eor_r0-r0-r2_ror_i mov_r3-r0	tst_r1-r0 mov_ne_r0-r2 sub_r0-r1-r0 rsb_r1-r0-r1_asr_i lsr_r2-r1_i eor_r3-r0-r2_ror_i
asr_r0-r1_i and_r2-r1-r2_asr_i orr_r2-r3-r2 bic_r1-r3-r2 sub_r3-r0-r1 lsl_r2-r3-r1 ror_r0-r2_i	asr_r0-r1_i ror_r0-r0_i
and_r0-r1-r2_lsl_i and_r1-r0-r1_ror_i and_r2-r1_i mov_r1-r0 sub_r0-r3-r2 sub_r3-r0-r1_ror_i bfi_r0-r3_i_i	and_r1-r1-r2_lsl_i mov_r0-r3 sub_r3-r0-r1_ror_i bfi_r0-r3_i_i
tst_r0-r1 rsb_ne_r0-r2_i rsb_eq_r0-r3-r0_ror_i and_r1-r0_i eor_r3-r2_i ror_r1-r3-r1 bfi_r0-r1_i_i and_r1-r0_i	tst_r0-r1 rsb_cs_r0-r3-r0_asr_i rsb_ne_r0-r2_i and_r1-r0_i
bic_r0-r1-r0 mvn_r2-r0 orr_r1-r2_i bic_r0-r2_i lsl_r3-r1_i bic_r2-r0-r3 and_r1-r2-r3 orr_r2-r1_i	mov_r2_i
eor_r0-r1-r2 bic_r0-r2-r0 eor_r0-r0_i ror_r1-r0_i lsr_r0-r0-r1 bfi_r0-r0_i_i bfi_r0-r0_i_i orr_r0-r0_i	and_r0-r1-r2 eor_r0-r0_i ror_r1-r0_i lsr_r0-r0-r1 bfi_r0-r0_i_i bfi_r0-r0_i_i orr_r0-r0_i
sub_r0-r1_i mvn_r2-r0 mvn_r1-r2 add_r1-r1_i rsb_r3-r2-r1_lsr_i eor_r1-r1-r2 bic_r3-r3-r2 sub_r2-r1-r3	sub_r0-r1_i mvn_r2-r0 add_r1-r0_i rsb_r3-r2-r1_lsr_i bic_r3-r3-r2 eor_r1-r1-r2 sub_r2-r1-r3
eor_r0-r0-r1 bic_r2-r0_i sub_r1-r0-r2 mov_r2-r1 eor_r3-r1_i orr_r0-r2-r3	eor_r0-r0-r1 and_r2-r0_i add_r0-r2_i
add_r0-r0-r1 eor_r1-r0_i mov_r0-r2 rsb_r2-r0-r2 eor_r3-r2-r0_asr_i eor_r2-r3-r1 sub_r3-r2-r3	add_r0-r0-r1 eor_r1-r0_i bic_r3-r1-r2_asr_i rsb_r3-r1-r3_lsl_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r0 sub_r1-r1-r3 mvn_r0-r1 bic_r3-r0_i bfi_r1-r3_i_i	tst_r0_i sub_ge_r1-r0-r3 rsb_ne_r1-r3-r2 mvn_r0-r1 bfi_r1-r0_i_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 and_r3-r2_i sub_r2-r1-r3_ror_i mvn_r0-r2 rsb_r1-r0_i mov_r3-r1 mvn_r0-r3	tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 and_r3-r2_i sub_r2-r1-r3_ror_i mvn_r0-r2 rsb_r1-r0_i mvn_r0-r1
tst_r0_i eor_ne_r1-r1-r2 mov_eq_r1-r0 eor_r0-r1-r2 mvn_r2-r0 orr_r0-r2_i	tst_r0_i eor_ge_r1-r0-r2 mvn_r2-r1 orr_r0-r2_i
eor_r0-r1_i bfi_r0-r0_i_i mvn_r2-r0 bfi_r0-r3_i_i lsr_r1-r2_i mov_r2-r0 lsl_r1-r1-r2 bic_r1-r1-r2	eor_r0-r1_i bfi_r0-r0_i_i mvn_r2-r0 lsr_r1-r2_i bfi_r0-r3_i_i lsl_r1-r1-r0 bic_r1-r1-r0
sub_r0-r1-r0_lsr_i add_r1-r0-r0 add_r0-r1-r0 add_r2-r0_i mvn_r3-r1 lsr_r1-r2-r3	sub_r0-r1-r0_lsr_i mvn_r3-r0_lsl_i sub_r1-r0-r3 lsr_r1-r1-r3
tst_r0-r1 add_ne_r2-r0-r2 orr_ne_r2-r1-r3_lsl_i asr_r0-r2-r2 orr_r0-r0_i bfi_r3-r0_i_i mov_r1-r0 and_r2-r3-r1_asr_i	tst_r0-r1 orr_ne_r2-r1-r3_lsl_i asr_r0-r2-r2 orr_r0-r0_i bfi_r3-r0_i_i and_r2-r3-r0_asr_i
orr_r0-r1-r0_lsl_i bic_r0-r2-r0 mvn_r1-r0 bfi_r1-r1_i_i bic_r0-r1_i lsr_r1-r0_i	orr_r0-r1-r0_lsl_i unk lsr_r1-r1_i
sub_r0-r1-r2_asr_i cmp_r2_i sub_ne_r3-r0-r2_lsr_i rsb_r1-r2-r1 bic_r0-r1-r3 and_r2-r0-r2 orr_r1-r0-r2	sub_r0-r1-r2_asr_i rsb_r1-r2-r1 cmp_r2_i sub_ne_r3-r0-r2_lsr_i bic_r1-r1-r3
cmp_r0-r1 mov_ls_r2-r1 mov_hi_r2-r0 add_r3-r2-r1_asr_i eor_r1-r3-r1 orr_r0-r1-r3 bfi_r2-r0_i_i	cmp_r0-r1 mov_ls_r2-r1 mov_hi_r2-r0 eor_r3-r2-r1_asr_i orr_r0-r1-r3 bfi_r2-r0_i_i
and_r0-r0_i asr_r1-r2-r3 ror_r2-r1-r1 rsb_r2-r0-r2 lsl_r0-r2_i orr_r2-r2-r0_ror_i bfi_r1-r2_i_i	asr_r1-r2-r3 and_r0-r0_i ror_r2-r1-r1 rsb_r2-r0-r2 bfi_r1-r2_i_i
cmp_r0-r1 eor_lt_r2-r0-r3_lsr_i sub_cc_r2-r0_i mov_r0-r1 rsb_r3-r0-r2	cmp_r0-r1 eor_lt_r2-r0-r3_lsr_i sub_cc_r2-r0_i rsb_r3-r1-r2
tst_r0_i add_eq_r1-r2_i sub_r0-r3-r1_lsr_i sub_r2-r0_i mov_r1-r2 eor_r3-r2-r1 mov_r1-r3	mov_r1_i
eor_r0-r1-r0 mov_r2-r0 bfi_r1-r1_i_i eor_r3-r2-r1_lsl_i asr_r3-r3-r3 and_r3-r3-r1 eor_r0-r3-r0_ror_i bic_r1-r0_i	eor_r0-r1-r0 bfi_r1-r1_i_i eor_r3-r0-r1_lsl_i asr_r3-r3-r3 and_r3-r3-r1 eor_r0-r3-r0_ror_i bic_r1-r0_i
bfi_r0-r1_i_i tst_r0-r2 mov_ne_r1-r3 mov_eq_r1-r3 orr_r2-r3-r1_asr_i rsb_r0-r2_i	orr_r2-r3-r3_asr_i rsb_r0-r2_i
rsb_r0-r1-r0 orr_r2-r0_i sub_r2-r2-r0_lsl_i mov_r1-r2 rsb_r0-r1_i bic_r0-r0_i	rsb_r0-r1-r0 orr_r2-r0_i sub_r2-r2-r0_lsl_i rsb_r0-r2_i bic_r0-r0_i
add_r0-r1_i mov_r2-r3 cmp_r2_i eor_ge_r2-r3-r1 eor_r2-r2_i rsb_r2-r2-r0 bic_r0-r2_i	cmp_r3_i eor_r2-r3_i eor_ge_r2-r2-r1 add_r0-r1_i rsb_r2-r2-r0 bic_r0-r2_i
asr_r0-r1_i bfi_r2-r0_i_i mvn_r1-r0 bic_r3-r1-r2 and_r0-r2_i bic_r3-r3-r0	asr_r0-r1_i bfi_r2-r0_i_i mvn_r1-r0 bic_r3-r1-r2
orr_r0-r1-r2 lsr_r0-r0-r1 bic_r1-r2-r0 asr_r1-r1-r2 mov_r3-r1 sub_r2-r1_i bic_r2-r2-r3 bic_r1-r3-r2	orr_r0-r1-r2 lsr_r0-r0-r1 bic_r1-r2-r0 asr_r1-r1-r2
orr_r0-r1_i add_r1-r0-r0 eor_r0-r1_i add_r2-r0-r0_asr_i cmp_r2_i mvn_cc_r1-r2 mvn_r3-r1	orr_r0-r1_i mvn_r3-r0_lsl_i
orr_r0-r1-r0 bic_r2-r1-r0 lsl_r0-r1_i mvn_r3-r0 rsb_r1-r3-r2 and_r1-r1_i	and_r1-r1_i
tst_r0-r1 mov_ne_r1-r2 orr_r0-r3_i sub_r1-r0-r1_ror_i ror_r2-r0-r1 lsl_r1-r0_i eor_r2-r1-r2	tst_r0-r1 mov_ne_r1-r2 orr_r0-r3_i sub_r1-r0-r1_ror_i ror_r2-r0-r1 eor_r2-r2-r0_lsl_i
rsb_r0-r1-r2 mvn_r1-r0 mvn_r2-r1 orr_r2-r2-r1_ror_i bic_r2-r2_i add_r1-r2_i	rsb_r0-r1-r2 unk bic_r2-r1_i add_r1-r2_i
lsr_r0-r1-r0 rsb_r1-r0_i cmp_r2-r1 rsb_cc_r0-r2-r1_lsl_i lsl_r2-r0_i asr_r1-r2_i mov_r0-r1	lsr_r0-r1-r0 rsb_r1-r0_i cmp_r2-r1 rsb_cc_r0-r2-r1_lsl_i lsl_r2-r0_i asr_r0-r2_i
cmp_r0-r1 and_ne_r0-r2-r1 mov_r1-r0 orr_r3-r3-r1_lsr_i bfi_r0-r3_i_i	cmp_r0-r1 and_ne_r0-r2-r1 orr_r3-r3-r0_ror_i bfi_r0-r3_i_i
cmp_r0-r1 eor_cs_r2-r2-r3 cmp_r0-r2 mvn_cc_r3-r2 mvn_r1-r3 rsb_r2-r1_i	cmp_r0-r1 eor_cs_r2-r2-r3 cmp_r0-r2 mvn_cc_r3-r2 add_r2-r3_i
mov_r0-r1 asr_r2-r0-r0 mvn_r0-r2 add_r0-r0-r0 bfi_r2-r2_i_i bic_r3-r2-r0	asr_r2-r1-r1 mvn_r0-r2 bfi_r2-r2_i_i bic_r3-r2-r0_lsl_i
rsb_r0-r1-r2 cmp_r2_i sub_lt_r2-r3_i mov_r1-r0 bic_r1-r2-r1 eor_r3-r1_i add_r0-r3-r3	rsb_r0-r1-r2 cmp_r2_i sub_lt_r2-r3_i bic_r1-r2-r0 eor_r3-r1_i add_r0-r3-r3
tst_r0_i mov_ne_r1-r0 mov_eq_r1-r0 eor_r0-r2-r1 rsb_r1-r0-r3_lsr_i orr_r1-r1-r0	eor_r0-r2-r0 rsb_r1-r0-r3_lsr_i orr_r1-r1-r0
and_r0-r1_i cmp_r2_i mov_lt_r2-r0 mov_ge_r2-r0 ror_r1-r2-r3 bfi_r1-r1_i_i	and_r0-r1_i ror_r1-r0-r3 bfi_r1-r1_i_i
cmp_r0-r1 eor_lt_r2-r0_i eor_ge_r2-r0-r3_lsr_i orr_r1-r2_i mov_r2-r1 asr_r3-r0-r0 sub_r0-r3-r1 orr_r0-r2-r0 bfi_r2-r0_i_i bfi_r0-r2_i_i	cmp_r0-r1 eor_lt_r2-r0_i eor_ge_r2-r0-r3_lsr_i orr_r1-r2_i mov_r2-r1 asr_r3-r0-r0 sub_r0-r3-r1 orr_r1-r2_i orr_r0-r0-r1
mov_r0-r1 orr_r0-r0-r2 ror_r3-r1-r0 sub_r2-r1-r3_lsr_i rsb_r0-r2-r3_asr_i and_r2-r0_i	orr_r0-r1-r2 ror_r3-r1-r0 sub_r2-r1-r3_lsr_i rsb_r0-r2-r3_asr_i and_r2-r0_i
mov_r0-r1 ror_r2-r0_i ror_r1-r2-r3 mvn_r2-r3 orr_r0-r2-r1_lsr_i bic_r1-r0-r3	mvn_r1-r3_lsr_i
tst_r0_i eor_ne_r1-r0-r1_asr_i eor_eq_r1-r0_i add_r2-r1-r1 mov_r1-r2 asr_r0-r2-r2 eor_r2-r0-r1_lsl_i bfi_r2-r2_i_i	tst_r0_i eor_ne_r1-r0-r1_asr_i eor_eq_r1-r0_i add_r2-r1-r1 asr_r0-r2-r2 eor_r2-r0-r2_lsl_i bfi_r2-r2_i_i
tst_r0-r1 mov_eq_r1-r2 and_ne_r1-r2_i lsl_r2-r1-r1 tst_r3_i sub_ne_r0-r2-r0_lsr_i rsb_r0-r0_i rsb_r0-r0_i	tst_r0-r1 mov_eq_r1-r2 and_ne_r1-r2_i lsl_r2-r1-r1 tst_r3_i sub_ne_r0-r2-r0_lsr_i add_r0-r0_i
mov_r0-r1 bic_r1-r1-r0 mvn_r2-r0 ror_r2-r1-r2 lsr_r2-r2-r2 asr_r1-r2-r3	mov_r1_i
tst_r0-r1 mov_ne_r2-r1 sub_r3-r2_i mov_r1-r3 bfi_r1-r1_i_i	tst_r0-r1 mov_ne_r2-r1 sub_r1-r2_i bfi_r1-r1_i_i
eor_r0-r0-r1 lsr_r0-r0-r2 lsr_r2-r0_i lsr_r3-r0-r2 eor_r0-r3_i orr_r2-r3-r0	eor_r0-r0-r1 lsr_r0-r0-r2 lsr_r2-r0_i lsr_r3-r0-r2 orr_r2-r3_i
cmp_r0-r1 and_lt_r2-r3-r0 and_ge_r2-r0-r1 bic_r0-r1_i bic_r2-r0-r2 mov_r0-r2	cmp_r0-r1 and_lt_r2-r3-r0 and_ge_r2-r0-r1 bic_r0-r1_i bic_r0-r0-r2
cmp_r0-r1 mov_hi_r1-r2 orr_r3-r1_i bfi_r0-r3_i_i bfi_r1-r3_i_i bic_r3-r1-r0 bic_r0-r1-r0 orr_r3-r3-r0	cmp_r0-r1 mov_hi_r1-r2 orr_r3-r1_i bfi_r1-r3_i_i bfi_r0-r3_i_i bic_r3-r1-r0
cmp_r0-r1 mov_cs_r0-r2 lsl_r1-r0_i sub_r2-r1_i rsb_r1-r2_i	cmp_r0-r1 mov_cs_r0-r2 lsl_r1-r0_i rsb_r1-r1_i
tst_r0-r1 orr_ne_r2-r1-r0 mov_r0-r2 add_r3-r0_i rsb_r2-r3_i mvn_r3-r2 orr_r0-r3_i mvn_r1-r0	tst_r0-r1 orr_ne_r2-r1-r0 add_r3-r2_i orr_r0-r3_i mvn_r1-r0
sub_r0-r1_i orr_r2-r2-r0_lsr_i sub_r0-r0-r2 asr_r1-r0_i mvn_r2-r1 bfi_r3-r2_i_i	sub_r0-r1_i orr_r2-r2-r0_lsr_i sub_r0-r0-r2 mvn_r2-r0_asr_i bfi_r3-r2_i_i
tst_r0_i and_ne_r1-r2_i lsl_r3-r1_i ror_r0-r1-r3 orr_r0-r3-r0 lsr_r3-r0_i	mov_r0-r0_lsl_i lsr_r1-r1-r0 lsl_r3-r1_i orr_r0-r3-r1 lsr_r3-r0_i
mov_r0-r1 eor_r1-r2-r0_lsl_i sub_r1-r1_i mov_r0-r1 lsl_r1-r2-r0 sub_r0-r1-r2_lsr_i	sub_r1-r2_i lsl_r1-r2-r1 sub_r0-r1-r2_lsr_i
add_r0-r1-r0_asr_i eor_r2-r0_i mvn_r3-r2 bic_r2-r2-r3 bic_r1-r0_i mvn_r3-r2 and_r1-r3-r1	add_r0-r1-r0_ror_i and_r1-r0_i
lsr_r0-r0-r1 mov_r1-r2 eor_r1-r1_i orr_r1-r1-r0 rsb_r0-r1-r0_asr_i and_r3-r0-r1 bfi_r0-r3_i_i bfi_r0-r0_i_i	lsr_r0-r0-r1 eor_r1-r2_i orr_r1-r1-r0 rsb_r0-r1-r0_asr_i and_r3-r0-r1 bfi_r0-r0_i_i bfi_r0-r3_i_i
ror_r0-r0-r0 bfi_r1-r0_i_i orr_r2-r0_i tst_r0-r2 rsb_eq_r0-r1-r3 bic_r2-r3-r0 rsb_r1-r3-r2	ror_r0-r0-r0 tst_r0-r0 bfi_r1-r0_i_i rsb_ge_r0-r1-r3 bic_r2-r3-r0 rsb_r1-r3-r2
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 mvn_r1-r3 eor_r1-r2-r1_ror_i asr_r3-r1_i	eor_r1-r3-r3_ror_i asr_r3-r1_i
cmp_r0-r1 mov_cc_r0-r2 sub_cc_r0-r3-r1_asr_i orr_r3-r3-r0	cmp_r0-r1 sub_cc_r0-r3-r1_asr_i orr_r3-r3-r0
and_r0-r1_i tst_r0-r2 sub_eq_r0-r2_i bic_r1-r3_i orr_r2-r1-r0 lsl_r1-r3_i and_r3-r1-r2_lsl_i	and_r0-r1_i tst_r0-r2 sub_eq_r0-r2_i lsl_r1-r3_i orr_r2-r3-r0 and_r3-r1-r2_lsl_i
tst_r0_i sub_eq_r1-r1-r2 and_r0-r1_i sub_r0-r2-r0 bfi_r1-r0_i_i eor_r0-r2-r1 bfi_r2-r0_i_i	tst_r0_i sub_cs_r1-r1-r2 rsb_r0-r2-r1 bfi_r1-r0_i_i eor_r0-r2-r1 bfi_r2-r0_i_i
sub_r0-r1-r0_asr_i sub_r1-r2_i mov_r3-r0 add_r3-r1-r3 rsb_r1-r1-r3 asr_r0-r1_i	sub_r0-r1-r0_asr_i asr_r0-r0_i
orr_r0-r1_i eor_r2-r3-r2 sub_r1-r0-r2_lsl_i bic_r0-r1-r3 bfi_r2-r0_i_i bfi_r3-r2_i_i rsb_r1-r3_i bfi_r0-r1_i_i	eor_r2-r3-r2 orr_r0-r1_i sub_r1-r0-r2_lsl_i bic_r0-r1-r3 rsb_r1-r3_i bfi_r0-r1_i_i
cmp_r0_i add_lt_r0-r1-r2 lsr_r3-r0_i sub_r3-r2-r3_ror_i bic_r2-r3-r2 mvn_r3-r2	cmp_r0_i add_lt_r0-r1-r2 lsr_r3-r0_i sub_r3-r2-r3_ror_i unk
rsb_r0-r0-r1_lsr_i bfi_r0-r0_i_i orr_r0-r2-r0_ror_i orr_r0-r0_i and_r2-r2-r0 mov_r0-r2	mov_r0-r2
mov_r0-r1 bfi_r0-r0_i_i cmp_r0-r2 eor_ls_r3-r0_i add_r3-r3-r0_lsl_i bfi_r0-r3_i_i	mov_r0-r1 bfi_r0-r0_i_i cmp_r0-r2 orr_ls_r3-r0_i bfi_r0-r3_i_i
lsl_r0-r1_i tst_r2_i mov_ne_r1-r0 lsl_r0-r1_i rsb_r3-r0-r2_lsl_i and_r3-r1-r3_ror_i	tst_r2_i mov_ne_r1-r1_lsl_i lsl_r0-r1_i rsb_r3-r0-r2_lsl_i and_r3-r1-r3_ror_i
and_r0-r0_i cmp_r0-r1 mvn_ne_r0-r1 bic_r0-r1-r0 ror_r1-r0-r1 bic_r2-r1_i bic_r2-r2-r1	and_r2-r1_i
bic_r0-r0_i rsb_r1-r0_i bfi_r2-r1_i_i rsb_r0-r1-r2_lsr_i rsb_r3-r0-r1_asr_i and_r0-r1-r3_ror_i sub_r3-r0_i rsb_r3-r3-r0_lsr_i	bic_r0-r0_i rsb_r1-r0_i rsb_r0-r1-r2_lsr_i rsb_r3-r0-r1_asr_i and_r0-r1-r3_ror_i sub_r3-r0_i rsb_r3-r3-r0_lsr_i
cmp_r0-r1 mov_ls_r1-r2 bfi_r2-r1_i_i and_r3-r2_i mov_r1-r0 orr_r2-r3-r1	and_r3-r2_i orr_r2-r3-r0
orr_r0-r1-r2 cmp_r2-r1 mov_ls_r2-r0 eor_r1-r2-r3 ror_r0-r1-r1 and_r3-r1-r0	cmp_r1-r2 orr_hi_r2-r1-r2 eor_r1-r2-r3 ror_r0-r1-r1 and_r3-r1-r0
cmp_r0-r1 rsb_hi_r2-r2-r3 bfi_r3-r1_i_i lsr_r2-r2-r3 eor_r1-r2_i bfi_r2-r1_i_i orr_r2-r2-r1_lsl_i bic_r0-r2_i and_r1-r2-r0_lsr_i	cmp_r0-r1 rsb_hi_r2-r2-r3 bfi_r3-r1_i_i lsr_r2-r2-r3 eor_r1-r2_i bfi_r2-r1_i_i orr_r2-r2-r1_lsl_i and_r1-r2-r2_lsr_i
tst_r0-r1 rsb_ne_r1-r2_i rsb_eq_r1-r2-r1 lsr_r2-r0_i sub_r0-r1-r2 bfi_r3-r0_i_i	tst_r0-r1 rsb_ne_r1-r2_i rsb_eq_r1-r2-r1 rsb_r0-r1-r0_asr_i bfi_r3-r0_i_i
cmp_r0-r1 sub_lt_r1-r2_i mov_eq_r1-r0 bfi_r3-r1_i_i and_r0-r3-r2 and_r0-r1-r0	cmp_r0-r1 sub_lt_r1-r2_i bfi_r3-r1_i_i and_r0-r3-r2 and_r0-r1-r0
cmp_r0-r1 mov_ne_r1-r2 lsr_r3-r2-r1 lsr_r3-r3-r3 mov_r1-r3 sub_r1-r3-r1_lsr_i mvn_r2-r1	cmp_r0-r1 mov_ne_r1-r2 lsr_r3-r2-r1 lsr_r3-r3-r3 sub_r1-r3-r3_lsr_i mvn_r2-r1
bfi_r0-r0_i_i mvn_r1-r0 orr_r2-r1-r0 tst_r2_i sub_ne_r3-r0-r3 and_r2-r2_i sub_r3-r3-r2	unk bfi_r0-r0_i_i sub_r3-r3-r1 sub_r3-r0-r3
asr_r0-r1-r0 lsr_r2-r0-r2 lsr_r2-r2_i add_r1-r2_i mov_r2-r1 sub_r0-r2_i bic_r0-r0_i	asr_r0-r1-r0 lsr_r2-r0-r2 lsr_r2-r2_i sub_r3-r2_i bic_r0-r3_i
eor_r0-r0-r1 mvn_r1-r2 eor_r2-r1_i add_r2-r2-r0_ror_i sub_r0-r0-r2_lsr_i mov_r1-r0	eor_r0-r0-r1 mvn_r1-r2 eor_r2-r1_i add_r2-r2-r0_ror_i sub_r1-r0-r2_lsr_i
add_r0-r1-r2 and_r3-r2-r1 sub_r0-r3-r0 add_r2-r0-r0_asr_i rsb_r0-r0-r2_lsl_i asr_r3-r0_i	orr_r3-r1-r2 sub_r0-r3-r3_lsl_i rsb_r2-r3-r0_asr_i rsb_r0-r0-r2_lsl_i asr_r3-r0_i
lsl_r0-r0-r0 tst_r1-r2 sub_ne_r3-r0_i bfi_r0-r3_i_i eor_r2-r2-r0 bfi_r3-r2_i_i mov_r2-r3	lsl_r0-r0-r0 tst_r1-r2 sub_ne_r3-r0_i eor_r2-r2-r0 bfi_r3-r2_i_i mov_r2-r3
tst_r0_i add_ne_r0-r1-r0 eor_r2-r0-r1_ror_i orr_r1-r2-r1_ror_i mov_r3-r1	tst_r0_i add_ne_r0-r0-r1 orr_r3-r0-r1_ror_i
and_r0-r1_i rsb_r2-r3_i and_r3-r2_i tst_r3-r2 rsb_ne_r1-r3-r0_lsl_i rsb_r0-r1-r0_lsr_i asr_r0-r0_i	rsb_r2-r3_i and_r3-r2_i tst_r3-r2 and_ne_r1-r1-r3_asr_i rsb_r0-r1-r3_asr_i asr_r0-r0_i
sub_r0-r1-r2_lsl_i bic_r2-r2_i mvn_r1-r2 add_r3-r0_i orr_r2-r3-r1 mov_r3-r2 and_r2-r3_i	mov_r2_i
rsb_r0-r1-r0 bic_r2-r1_i bic_r1-r0_i and_r2-r2-r1_lsl_i eor_r3-r2_i mvn_r2-r3	sub_r0-r0-r1 bic_r0-r0_i and_r2-r1-r0_lsl_i eor_r3-r2_i mvn_r2-r3
eor_r0-r1_i and_r2-r1-r0_lsl_i eor_r2-r2_i orr_r2-r2_i rsb_r0-r0_i rsb_r2-r2-r0 orr_r0-r2-r0 mvn_r3-r0	eor_r0-r1_i and_r2-r1-r0_lsl_i orr_r2-r2_i rsb_r0-r0_i rsb_r2-r2-r0 orr_r0-r2-r0 mvn_r3-r0
and_r0-r1_i add_r2-r0-r0_lsr_i bfi_r0-r2_i_i tst_r0_i add_ne_r2-r0-r0_lsl_i sub_r2-r2-r0 eor_r2-r2_i	and_r0-r1_i add_r2-r0-r0_lsr_i bfi_r0-r2_i_i mov_r2-r0_ror_i eor_r2-r2_i
tst_r0-r1 eor_ne_r1-r0-r2 eor_eq_r1-r3_i and_r0-r3-r1 bic_r1-r0-r3 sub_r0-r1-r3 ror_r0-r3-r0 bfi_r2-r0_i_i	sub_r1-r0-r3 sub_r0-r1-r0 ror_r0-r3-r0 bfi_r2-r0_i_i
sub_r0-r1-r0_lsl_i bic_r0-r0-r1 bfi_r2-r2_i_i mvn_r1-r2 mov_r2-r0 orr_r0-r0-r1 add_r3-r2_i orr_r1-r0-r3_lsl_i	sub_r0-r1-r0_lsl_i bfi_r2-r2_i_i bic_r0-r0-r1 mvn_r1-r2 orr_r3-r0_i orr_r0-r0-r1 orr_r1-r0-r3_lsl_i
cmp_r0-r1 mvn_ge_r2-r0 cmp_r1-r2 rsb_ne_r0-r2_i and_r1-r1_i orr_r2-r0-r1_lsr_i rsb_r1-r2_i	cmp_r0-r1 mvn_ge_r2-r0 cmp_r1-r2 rsb_ne_r0-r2_i rsb_r1-r0_i
bic_r0-r0-r1 bic_r2-r2-r0 mov_r0-r2 sub_r3-r0-r2 mvn_r1-r3 sub_r2-r1_i sub_r2-r1-r2	mov_r2_i
and_r0-r1_i bic_r0-r0_i orr_r2-r1-r0 bfi_r2-r2_i_i bfi_r3-r2_i_i bfi_r1-r1_i_i and_r1-r1-r3	orr_r2-r1-r1 bfi_r2-r2_i_i bfi_r3-r2_i_i bfi_r1-r1_i_i and_r1-r1-r3
rsb_r0-r1-r2 rsb_r1-r2-r1 tst_r2_i rsb_eq_r3-r2-r1 orr_r2-r0-r3_lsl_i bfi_r0-r2_i_i mvn_r1-r0	rsb_r0-r1-r2 bfi_r0-r0_i_i mvn_r1-r0
cmp_r0_i add_ls_r1-r0_i add_hi_r1-r2-r1_asr_i and_r3-r1_i sub_r1-r3-r2 add_r0-r2-r1_lsr_i cmp_r3-r0 add_cs_r2-r0-r3 mvn_r1-r2	cmp_r0_i add_ls_r1-r0_i add_hi_r1-r2-r1_asr_i and_r3-r1_i rsb_r0-r2-r2_lsl_i cmp_r3-r0 add_cs_r2-r0-r3 mvn_r1-r2
ror_r0-r0-r1 bic_r2-r2-r0 bic_r1-r2_i sub_r2-r2-r1 bic_r3-r1-r2 bfi_r2-r3_i_i	bic_r2-r2-r0_ror-r1 bic_r1-r2_i eor_r2-r2-r1 bfi_r2-r1_i_i
bic_r0-r1-r2 mvn_r1-r2 and_r1-r1-r0 rsb_r2-r2_i bic_r1-r2-r1 sub_r2-r1-r2_ror_i and_r3-r1-r2	bic_r0-r1-r2 rsb_r2-r2_i bic_r1-r2-r0 sub_r2-r1-r2_ror_i and_r3-r1-r2
mov_r0-r1 orr_r1-r0-r1 orr_r2-r1_i tst_r2_i sub_ne_r3-r2-r0 orr_r1-r2-r3	orr_r2-r1_i mov_r0-r2_ror_i bic_r3-r3-r0_asr_i orr_r1-r2-r3
rsb_r0-r1-r2_asr_i and_r1-r2-r0_asr_i orr_r3-r2-r1 and_r2-r3-r1 and_r2-r2-r3 add_r3-r2-r2	rsb_r0-r1-r2_asr_i and_r1-r2-r0_asr_i add_r3-r1-r1
bfi_r0-r1_i_i tst_r2-r0 mov_ne_r2-r3 orr_r3-r2-r1 lsl_r3-r3_i sub_r1-r1-r3	bfi_r0-r1_i_i tst_r2-r0 mov_ne_r2-r3 orr_r3-r2-r1 sub_r1-r1-r3_lsl_i
tst_r0_i rsb_ne_r1-r2-r0_lsl_i rsb_eq_r1-r0_i bfi_r1-r1_i_i add_r3-r3-r1 and_r1-r3-r0 bic_r1-r1-r3	mov_r1_i
tst_r0-r1 add_eq_r2-r2-r0_ror_i bic_r3-r1_i tst_r0-r3 sub_ne_r1-r1-r2_lsl_i and_r1-r1-r3_asr_i	bic_r3-r1_i tst_r0-r3 sub_ne_r1-r1-r2_lsl_i and_r1-r1-r3_asr_i
cmp_r0-r1 and_ls_r1-r0_i lsl_r0-r1-r1 rsb_r2-r1_i and_r1-r2-r0_lsr_i sub_r0-r2-r1	cmp_r0-r1 and_ls_r1-r0_i lsl_r0-r1-r1 rsb_r2-r1_i bic_r0-r2-r0_lsr_i
cmp_r0_i add_eq_r0-r0-r1 rsb_r2-r0_i eor_r2-r0-r2 bfi_r1-r2_i_i and_r2-r1_i	and_r2-r1_i
lsl_r0-r0_i bfi_r1-r0_i_i bfi_r2-r1_i_i orr_r0-r3-r0 mvn_r3-r2 orr_r0-r0-r3 and_r3-r0-r2_lsl_i bic_r2-r3-r2	unk bfi_r2-r1_i_i mvn_r0-r2 and_r2-r0-r2_lsl_i
lsr_r0-r1_i rsb_r0-r0-r2 rsb_r3-r2-r0 rsb_r1-r3-r1_ror_i mvn_r2-r1 bic_r0-r2_i	mvn_r3-r1_ror_i sub_r2-r3-r1_lsr_i bic_r0-r2_i
tst_r0-r1 sub_ne_r0-r1_i mov_ne_r0-r1 lsr_r2-r0_i bic_r0-r2_i eor_r0-r3-r0_lsr_i	tst_r0-r1 bic_ne_r0-r1_i eor_r0-r3-r0_lsr_i
orr_r0-r1-r2_lsl_i asr_r2-r1_i sub_r3-r2-r1_ror_i eor_r1-r3-r0 mov_r0-r1 bfi_r2-r0_i_i	orr_r0-r1-r2_lsl_i asr_r2-r1_i sub_r3-r2-r1_ror_i eor_r1-r3-r0 bfi_r2-r1_i_i
lsr_r0-r0_i orr_r1-r0_i add_r1-r1_i and_r0-r1-r0 rsb_r2-r0_i add_r3-r2-r0 bic_r0-r3_i	mov_r0_i
bfi_r0-r1_i_i bfi_r2-r0_i_i mvn_r1-r2 rsb_r3-r0-r2 mov_r0-r1 asr_r1-r0-r3	bfi_r0-r1_i_i bfi_r2-r0_i_i mvn_r1-r2 rsb_r3-r0-r2 asr_r1-r1-r3
ror_r0-r1_i rsb_r2-r3-r0_lsl_i lsr_r1-r2_i rsb_r1-r1-r3 rsb_r3-r1-r0 and_r1-r3_i	ror_r0-r1_i rsb_r2-r3-r0_lsl_i sub_r1-r3-r2_lsr_i rsb_r3-r1-r0 and_r1-r3_i
cmp_r0-r1 eor_ge_r0-r1_i and_r1-r0_i bic_r2-r1_i bic_r1-r2_i mov_r0-r1 and_r1-r0_i mvn_r2-r1	unk
sub_r0-r0-r1 sub_r0-r0_i bfi_r2-r1_i_i bfi_r3-r0_i_i sub_r2-r2-r3_lsl_i bic_r3-r2_i bic_r1-r3_i orr_r2-r1-r3	sub_r0-r0_i sub_r0-r0-r1 bfi_r3-r0_i_i bfi_r2-r1_i_i sub_r2-r2-r3_lsl_i bic_r2-r2_i
tst_r0_i and_ne_r1-r2-r1 sub_r2-r1-r2 mov_r1-r2 sub_r2-r1-r3 lsr_r2-r2_i	tst_r0_i and_ne_r1-r2-r1 sub_r2-r1-r2 sub_r2-r2-r3 lsr_r2-r2_i
bfi_r0-r1_i_i cmp_r2-r0 add_hi_r3-r2_i mvn_r0-r3 orr_r2-r0_i mvn_r3-r2 bfi_r3-r3_i_i	bfi_r0-r1_i_i cmp_r2-r0 add_hi_r3-r2_i bic_r3-r3_i bfi_r3-r3_i_i
add_r0-r0-r1 bfi_r2-r0_i_i ror_r2-r2-r0 mvn_r3-r2 sub_r2-r0_i bic_r0-r2-r3 mvn_r2-r3 add_r1-r0-r2_asr_i	add_r0-r0-r1 bfi_r2-r0_i_i sub_r3-r0_i ror_r2-r2-r0 and_r0-r3-r2 add_r1-r0-r2_asr_i
lsr_r0-r1_i bfi_r2-r0_i_i add_r2-r1-r2_lsr_i add_r1-r2-r0 and_r2-r1_i add_r2-r2-r2 lsl_r3-r2_i	add_r0-r1-r1_asr_i add_r1-r0-r2_lsr_i and_r3-r1_i
mov_r0-r1 mov_r1-r2 tst_r2-r3 add_ne_r1-r1-r0 bic_r1-r1_i	tst_r3-r2 add_r1-r1-r2 bic_eq_r1-r2_i bic_r1-r1_i
bic_r0-r1_i cmp_r1-r0 mov_ge_r0-r2 asr_r1-r2-r0 orr_r3-r3-r1 bic_r1-r3_i rsb_r3-r1_i	asr_r1-r2-r2 orr_r3-r3-r1 bic_r1-r3_i rsb_r3-r1_i
and_r0-r1-r2 bfi_r3-r0_i_i bfi_r2-r3_i_i lsr_r2-r2_i bfi_r3-r2_i_i orr_r1-r3_i sub_r0-r3_i rsb_r0-r0-r1_lsl_i	and_r0-r1-r2 bfi_r3-r0_i_i lsr_r2-r2_i bfi_r3-r2_i_i orr_r1-r3_i sub_r0-r3_i rsb_r0-r0-r1_lsl_i
bfi_r0-r1_i_i orr_r2-r0_i bic_r3-r2_i bfi_r3-r3_i_i add_r1-r3-r3_asr_i mov_r2-r1 bfi_r2-r2_i_i bfi_r3-r2_i_i	orr_r2-r0_i sub_r3-r2_i bfi_r3-r3_i_i add_r1-r3-r0_asr_i bfi_r3-r1_i_i
lsr_r0-r1_i and_r0-r0-r1 asr_r2-r0-r0 mvn_r3-r2 add_r2-r1-r3_ror_i bic_r3-r2-r0 mov_r0-r3	and_r0-r1-r1_lsr_i asr_r2-r0-r0 mvn_r3-r2 add_r2-r1-r3_ror_i bic_r0-r2-r0
lsr_r0-r1-r0 add_r2-r1_i cmp_r1-r2 sub_ne_r1-r3_i sub_eq_r1-r0-r1 bfi_r0-r1_i_i	lsr_r0-r1-r0 sub_r1-r3_i bfi_r0-r1_i_i
add_r0-r0-r1 rsb_r2-r0-r3 sub_r1-r1-r2_lsl_i lsr_r0-r3_i and_r2-r1-r0 bfi_r3-r2_i_i	add_r0-r0-r1 rsb_r2-r0-r3 sub_r1-r1-r2_lsl_i and_r2-r1-r3_asr_i bfi_r3-r2_i_i
tst_r0-r1 eor_eq_r2-r1-r0 eor_r0-r2-r3 mov_r1-r0 add_r2-r1-r1 orr_r2-r1-r2 sub_r3-r2_i	tst_r0-r1 eor_ls_r2-r1-r0 eor_r0-r2-r3 add_r2-r0-r0 orr_r2-r0-r2 sub_r3-r2_i
eor_r0-r1_i sub_r1-r0-r2_lsr_i bfi_r0-r1_i_i mvn_r1-r0 orr_r2-r1-r0 and_r3-r2-r0 eor_r2-r2-r3 bfi_r3-r2_i_i	eor_r0-r1_i sub_r1-r0-r2_asr_i bfi_r0-r1_i_i mvn_r1-r0 and_r3-r0-r0 bfi_r3-r1_i_i
sub_r0-r1_i bic_r2-r0-r3 orr_r3-r0-r2_lsr_i eor_r1-r3-r0_lsr_i and_r2-r1_i bic_r0-r2_i	and_r0-r3_i
tst_r0_i eor_ne_r1-r2-r0 eor_eq_r1-r2-r0 ror_r1-r2-r1 mvn_r2-r1	eor_r1-r2-r0 ror_r1-r2-r1 mvn_r2-r1
sub_r0-r1-r0 and_r2-r1_i orr_r0-r2-r0_asr_i tst_r0_i eor_eq_r1-r1-r2 add_r1-r2-r1 and_r1-r1_i	and_r1-r1_i
sub_r0-r1-r2 mov_r2-r0 add_r1-r2_i sub_r0-r3-r1 rsb_r0-r0_i add_r3-r1-r0	sub_r0-r1-r2 rsb_r4-r3-r0_lsl_i add_r3-r4_i
bic_r0-r0_i eor_r1-r2-r3 tst_r3-r0 eor_eq_r2-r1-r2 mvn_r1-r2	bic_r0-r0_i tst_r0-r3 mvn_r1-r2 unk
tst_r0-r1 eor_ne_r0-r1-r0 bfi_r1-r0_i_i lsl_r0-r1_i orr_r1-r1_i eor_r2-r0-r1_ror_i bfi_r0-r2_i_i	tst_r0-r1 eor_ne_r0-r1-r0 bfi_r1-r0_i_i lsl_r0-r1_i orr_r2-r0-r1_ror_i bfi_r0-r2_i_i
rsb_r0-r1-r0 rsb_r0-r0_i tst_r2-r3 add_eq_r2-r0_i mov_eq_r2-r3 mvn_r1-r2	tst_r2-r3 mov_ge_r2-r3 mvn_r1-r2
eor_r0-r0-r1 sub_r2-r2-r3 bic_r3-r0-r2 orr_r0-r0-r3 sub_r2-r0_i bfi_r3-r2_i_i	eor_r0-r0-r1 sub_r2-r2-r3 bic_r3-r0-r2 sub_r2-r0_i bfi_r3-r2_i_i
asr_r0-r1-r0 eor_r0-r0-r2 add_r1-r0-r0 and_r0-r1-r3 and_r2-r0_i and_r1-r2-r0_lsl_i	eor_r1-r3-r3
tst_r0-r1 mov_eq_r0-r2 rsb_r1-r0-r1 sub_r0-r1-r0_asr_i mov_r2-r0 bic_r3-r2_i	tst_r0-r1 mov_eq_r0-r2 rsb_r1-r0-r1 sub_r0-r1-r0_asr_i bic_r3-r0_i
cmp_r0-r1 eor_lt_r2-r0_i eor_ge_r2-r1-r3 mvn_r1-r2 bic_r3-r1-r2 and_r1-r0-r3_lsl_i	cmp_r0-r1 eor_r2-r0_i eor_ge_r2-r1-r3 mvn_r1-r2 and_r1-r0-r1_lsl_i
and_r0-r1-r0 bic_r2-r3_i sub_r3-r3-r0 mvn_r0-r3 mvn_r3-r0 rsb_r1-r2-r3 mov_r0-r1	and_r0-r1-r0 ror_r3-r3_i rsb_r0-r0-r3_lsr_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 eor_r3-r2-r3_ror_i sub_r0-r3-r2 orr_r1-r0_i mvn_r3-r1	tst_r1-r0 lsr_cs_r0-r1_i eor_r1-r0-r3_ror_i rsb_r1-r1-r0 unk rsb_r3-r1-r3
tst_r0-r1 eor_eq_r2-r0-r3_asr_i mov_eq_r2-r0 bic_r3-r2_i	tst_r0-r1 mov_eq_r2-r0 bic_r3-r2_i
bfi_r0-r1_i_i bic_r2-r3-r0 and_r0-r0-r2_ror_i cmp_r2-r0 rsb_eq_r1-r2-r0 mvn_r0-r1 bic_r1-r0_i	bfi_r0-r1_i_i bic_r2-r3-r0 rsb_r2-r2-r2_lsr_i and_r1-r1-r2_asr_i mvn_r0-r1 bic_r1-r0_i
rsb_r0-r1_i mvn_r1-r0 add_r0-r1-r2 add_r0-r2-r0 eor_r0-r0-r1 lsr_r1-r0-r0	rsb_r0-r1_i sub_r1-r0-r2_lsl_i eor_r0-r0-r1 lsr_r1-r0-r0
rsb_r0-r0-r1_ror_i orr_r2-r3_i sub_r3-r3-r0_asr_i sub_r2-r3-r2 ror_r0-r2_i bic_r0-r0_i bic_r3-r0_i	rsb_r0-r0-r1_ror_i orr_r2-r3_i sub_r3-r3-r0_asr_i sub_r2-r3-r2 ror_r0-r2_i bic_r3-r0_i
sub_r0-r1-r2_asr_i eor_r0-r0-r1 rsb_r3-r0-r3_lsl_i bic_r0-r3_i bfi_r2-r0_i_i bfi_r1-r2_i_i	bfi_r1-r2_i_i
and_r0-r1-r0_asr_i bic_r1-r2_i lsr_r2-r0_i bic_r3-r1-r2 lsl_r2-r3_i bfi_r1-r2_i_i	bic_r1-r2_i bic_r1-r1_i
tst_r0-r1 and_ne_r2-r0-r2_ror_i and_eq_r2-r1_i and_r3-r2_i rsb_r3-r3_i mvn_r2-r3	tst_r0-r1 and_ne_r2-r0-r2_ror_i and_eq_r2-r1_i and_r3-r2_i sub_r2-r3_i
bic_r0-r1_i tst_r0-r2 mvn_eq_r2-r3 eor_r1-r2_i mov_r2-r1	bic_r0-r1_i tst_r0-r2 mvn_eq_r2-r3 eor_r2-r2_i
cmp_r0-r1 add_cc_r2-r0-r0_ror_i add_cs_r2-r2_i add_r3-r2-r0 eor_r3-r3-r1 ror_r2-r3_i and_r1-r2_i mov_r0-r1	cmp_r0-r1 add_cc_r2-r0-r0_ror_i add_cs_r2-r2_i add_r3-r2-r0 eor_r3-r3-r1 ror_r2-r3_i and_r0-r2_i
rsb_r0-r1-r0_lsr_i orr_r2-r0_i bic_r1-r2_i rsb_r1-r1_i rsb_r1-r1-r2_lsr_i orr_r1-r2-r1 bfi_r3-r1_i_i	rsb_r0-r1-r0_lsr_i orr_r2-r0_i rsb_r1-r2_i rsb_r1-r1-r2_lsr_i orr_r1-r2-r1 bfi_r3-r1_i_i
ror_r0-r1_i tst_r0-r2 add_ne_r0-r2-r0_lsl_i sub_ne_r0-r2_i bic_r3-r0_i	ror_r0-r1_i tst_r0-r2 sub_ne_r0-r2_i bic_r3-r0_i
cmp_r0-r1 and_ne_r2-r2-r1_lsr_i mvn_ge_r2-r1 orr_r2-r1-r2 mov_r1-r0 eor_r1-r2-r1_lsr_i	and_r2-r2-r1_lsr_i cmp_r0-r1 mvn_ge_r2-r1 orr_r2-r1-r2 eor_r1-r2-r0_lsr_i
bfi_r0-r1_i_i lsr_r2-r0-r0 bfi_r3-r0_i_i cmp_r3-r0 sub_eq_r3-r0-r2 add_r3-r2-r3	bfi_r0-r1_i_i lsr_r2-r0-r0 bfi_r3-r0_i_i cmp_r3-r0 add_ne_r3-r3-r2
bfi_r0-r0_i_i and_r0-r1-r0 orr_r2-r3_i and_r1-r0-r2_ror_i bfi_r2-r1_i_i lsr_r1-r1-r2	bfi_r0-r0_i_i and_r0-r1-r0 orr_r2-r3_i and_r1-r0-r2_ror_i lsr_r1-r1-r2
tst_r0-r1 orr_ne_r0-r0-r2_ror_i orr_eq_r0-r1-r2 eor_r1-r0_i mov_r2-r1	tst_r0-r1 orr_ne_r0-r0-r2_ror_i orr_eq_r0-r1-r2 eor_r2-r0_i
orr_r0-r1_i sub_r2-r0_i and_r2-r1-r2 mov_r0-r2 lsr_r3-r1-r0 and_r0-r3_i asr_r0-r0_i	sub_r0-r1_i and_r0-r0-r1 lsr_r3-r1-r0 and_r0-r3_i asr_r0-r0_i
orr_r0-r0-r1_lsr_i rsb_r2-r3-r0 cmp_r1-r0 and_eq_r3-r2-r1_lsl_i bfi_r1-r3_i_i	orr_r0-r0-r1_lsr_i cmp_r1-r0 and_eq_r3-r2-r1_lsl_i bfi_r1-r3_i_i
cmp_r0_i sub_hi_r1-r2-r3_asr_i orr_r2-r3-r1_asr_i bic_r1-r2-r3 mvn_r2-r3 and_r1-r1-r2 mov_r3-r1	cmp_r0_i sub_hi_r1-r2-r3_asr_i eor_r0-r3-r1_asr_i bic_r3-r0-r3
eor_r0-r0-r1 and_r2-r1-r0 bfi_r1-r2_i_i add_r3-r1-r1_lsl_i lsr_r1-r1-r0 eor_r3-r3-r1_ror_i bfi_r2-r3_i_i	eor_r0-r0-r1 and_r2-r0-r1 bic_r1-r1_i add_r3-r1-r1_lsl_i lsr_r1-r1-r0 eor_r3-r3-r1_ror_i bfi_r2-r3_i_i
tst_r0-r1 sub_ne_r2-r0_i sub_eq_r2-r3-r1 mvn_r0-r2 ror_r1-r0_i bfi_r2-r1_i_i bfi_r3-r2_i_i orr_r3-r3_i	tst_r0-r1 sub_ne_r2-r0_i sub_ls_r2-r3-r1 orr_r3-r3_i bfi_r3-r2_i_i
tst_r0_i add_ne_r1-r2-r3_lsr_i and_r2-r1_i mov_r1-r2 lsr_r0-r1_i bfi_r0-r0_i_i lsr_r2-r0-r0	tst_r0_i add_ne_r1-r2-r3_lsr_i and_r1-r1_i lsr_r0-r1_i bfi_r0-r0_i_i lsr_r2-r0-r0
and_r0-r0_i mvn_r1-r0 ror_r0-r1-r0 rsb_r2-r0-r3 and_r3-r2_i bfi_r1-r3_i_i mvn_r2-r1	and_r0-r0_i mvn_r1-r0 add_r2-r3_i and_r3-r2_i bfi_r1-r3_i_i mvn_r2-r1
tst_r0_i orr_ne_r1-r1-r2 orr_eq_r1-r1-r0 mvn_r0-r1 eor_r2-r0_i orr_r2-r2_i sub_r0-r2_i eor_r2-r1_i bic_r3-r2_i sub_r3-r0-r3	tst_r0_i orr_ne_r1-r1-r2 orr_eq_r1-r1-r0 mvn_r0-r1 eor_r2-r0_i orr_r2-r2_i sub_r0-r2_i bic_r2-r1_i sub_r3-r0-r2
mov_r0-r1 bic_r2-r0_i eor_r1-r0-r2_ror_i bfi_r3-r1_i_i ror_r0-r3-r3 eor_r2-r3-r0 mov_r1-r2	eor_r1-r1-r1_lsr_i bfi_r3-r1_i_i ror_r0-r3-r3 eor_r1-r0-r3
mvn_r0-r1 and_r2-r3-r0_lsl_i bic_r2-r2-r3 sub_r2-r0-r2 orr_r2-r2_i orr_r2-r3-r2_lsl_i	mvn_r0-r1 orr_r0-r0_i orr_r2-r3-r0_lsl_i
mvn_r0-r1 bfi_r1-r0_i_i bfi_r2-r3_i_i orr_r1-r1-r2 sub_r2-r0-r1_asr_i mov_r3-r2 bfi_r1-r3_i_i	mvn_r0-r1 bfi_r1-r0_i_i bfi_r2-r3_i_i orr_r1-r1-r2 sub_r2-r0-r1_asr_i bfi_r1-r2_i_i
and_r0-r1-r0_lsl_i lsr_r2-r1-r0 rsb_r0-r1-r2_asr_i orr_r3-r3-r0 lsr_r2-r3-r3 bfi_r3-r3_i_i add_r2-r2-r3_lsr_i	rsb_r0-r1-r1_asr_i orr_r3-r3-r0 lsr_r2-r3-r3 bfi_r3-r3_i_i add_r2-r2-r3_lsr_i
add_r0-r1-r1 mov_r1-r0 lsr_r2-r0_i cmp_r1-r0 mov_cc_r3-r2 orr_r0-r3-r2_lsr_i orr_r3-r0-r1	add_r0-r1-r1 orr_r1-r3-r0_lsr_i orr_r3-r0-r1
eor_r0-r0-r1 eor_r1-r0-r2 sub_r0-r1-r2_lsr_i add_r1-r2-r0 mov_r2-r1 and_r3-r2-r1_lsr_i	eor_r0-r0-r1 eor_r1-r0-r2 sub_r0-r1-r2_lsr_i add_r1-r2-r0 and_r3-r1-r1_lsr_i
orr_r0-r1-r2_ror_i tst_r1-r0 add_ne_r0-r0-r1 asr_r0-r0-r2 add_r3-r0_i lsl_r1-r3-r3	orr_r0-r1-r2_ror_i add_r0-r0-r1 asr_r0-r0-r2 add_r3-r0_i lsl_r1-r3-r3
cmp_r0_i sub_ne_r0-r1-r0 asr_r2-r0_i orr_r0-r3_i and_r2-r2_i mov_r1-r0 and_r3-r3_i and_r0-r3-r2 sub_r3-r1-r0	cmp_r0_i sub_ne_r0-r1-r0 lsr_r2-r0_i orr_r0-r3_i mov_r1-r0 and_r2-r2_i and_r0-r3-r2 sub_r3-r1-r0
cmp_r0-r1 add_cc_r2-r1-r3_lsl_i add_cs_r2-r2-r3_ror_i lsl_r1-r2_i rsb_r3-r0-r1_asr_i bfi_r1-r3_i_i	cmp_r0-r1 add_cc_r2-r1-r3_lsl_i add_cs_r2-r2-r3_ror_i lsl_r1-r2_i bfi_r1-r0_i_i
sub_r0-r1-r2_ror_i ror_r1-r0_i sub_r3-r2_i add_r3-r1-r3 asr_r1-r3_i rsb_r1-r3-r1 bfi_r2-r1_i_i	sub_r3-r2_i sub_r0-r1-r2_ror_i add_r3-r3-r0_ror_i rsb_r1-r3-r3_asr_i bfi_r2-r1_i_i
orr_r0-r1_i asr_r0-r0_i add_r0-r0_i and_r2-r1-r0 eor_r0-r1_i and_r2-r0-r2_ror_i	asr_r0-r1_i add_r0-r0_i and_r2-r1-r0 eor_r0-r1_i and_r2-r0-r2_ror_i
cmp_r0-r1 and_ge_r2-r3-r2_lsr_i orr_r1-r3-r1 and_r2-r2-r3_asr_i bfi_r3-r1_i_i bic_r1-r3-r2 and_r0-r1_i	cmp_r0-r1 and_ge_r2-r3-r2_lsr_i and_r2-r2-r3_ror_i bic_r1-r3-r2 and_r0-r1_i
bic_r0-r1_i rsb_r0-r0-r2 cmp_r0-r2 eor_ls_r2-r3_i eor_r0-r3-r2_lsl_i	bic_r0-r1_i cmp_r0-r2 eor_ls_r2-r3_i eor_r0-r3-r2_lsl_i
mvn_r0-r1 bic_r2-r2-r3 ror_r3-r2_i orr_r3-r3-r0 mov_r0-r3 asr_r2-r0-r3 bic_r3-r2_i	bic_r2-r2-r3 ror_r3-r2_i unk asr_r2-r3-r3 bic_r3-r2_i
bic_r0-r1-r0 eor_r2-r0-r1 bfi_r3-r3_i_i lsr_r2-r2-r3 mvn_r0-r2 and_r0-r0-r2	mov_r0_i
tst_r0-r1 sub_ne_r2-r1-r2 sub_eq_r2-r1-r2_lsl_i sub_r3-r1-r2_ror_i mvn_r2-r3 ror_r3-r2_i orr_r1-r3_i mvn_r0-r1 mvn_r1-r0	tst_r0-r1 sub_ne_r2-r1-r2 sub_eq_r2-r1-r2_lsl_i sub_r3-r1-r2_ror_i mvn_r2-r3 ror_r3-r2_i orr_r1-r3_i
bic_r0-r1-r0 and_r1-r2-r0_lsl_i eor_r0-r0_i sub_r2-r0-r1 bfi_r3-r2_i_i bic_r0-r3_i lsl_r1-r0-r3	bic_r0-r1-r0 eor_r0-r0_i bfi_r3-r0_i_i bic_r0-r3_i lsl_r1-r0-r3
cmp_r0-r1 add_ls_r2-r0-r1 add_hi_r2-r3-r2 eor_r3-r2_i and_r2-r3_i add_r3-r2_i bfi_r0-r3_i_i	cmp_r0-r1 add_ls_r2-r0-r1 add_hi_r2-r3-r2 eor_r3-r2_i bfi_r0-r3_i_i
cmp_r0-r1 eor_cc_r0-r2-r1_lsr_i sub_r3-r1-r0_lsr_i rsb_r0-r0-r3 eor_r3-r1-r3_lsl_i asr_r2-r0-r3 bfi_r1-r2_i_i bfi_r0-r1_i_i	cmp_r0-r1 eor_cc_r0-r2-r1_lsr_i sub_r3-r1-r0_lsr_i rsb_r0-r0-r3 bfi_r0-r1_i_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 and_r1-r1_i eor_r3-r2-r1_lsr_i bfi_r3-r3_i_i bfi_r3-r3_i_i and_r0-r3_i	and_r0-r2_i
bic_r0-r1_i bfi_r1-r0_i_i bic_r2-r2_i bic_r2-r2-r1 sub_r0-r2-r3_ror_i rsb_r1-r0-r3 orr_r2-r1-r0_lsr_i mov_r3-r2	bic_r0-r1_i bfi_r1-r0_i_i bic_r2-r2_i bic_r2-r2-r1 sub_r0-r2-r3_ror_i rsb_r1-r0-r3 orr_r3-r1-r0_lsr_i
sub_r0-r1-r2 tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 add_r3-r1_i	rsb_r3-r2_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r2 bic_r2-r1-r0 eor_r1-r1_i orr_r2-r1-r2 orr_r2-r2_i	eor_r1-r2_i bic_r2-r2-r0 orr_r2-r1-r2 orr_r2-r2_i
orr_r0-r1_i tst_r1-r0 rsb_ne_r1-r2_i lsr_r2-r2-r3 add_r1-r1_i add_r2-r1-r2 mvn_r0-r2	tst_r1-r1 rsb_ne_r1-r2_i lsr_r2-r2-r3 add_r1-r1_i add_r2-r1-r2 mvn_r0-r2
tst_r0-r1 orr_eq_r2-r0-r3_asr_i sub_r3-r1-r3_lsl_i and_r2-r3-r2_asr_i bfi_r1-r2_i_i	tst_r0-r1 orr_eq_r2-r0-r3_asr_i and_r2-r1-r2_ror_i bfi_r1-r2_i_i
rsb_r0-r0-r1 orr_r0-r2-r0 and_r1-r0-r2 lsl_r3-r2-r2 orr_r2-r3-r2 rsb_r2-r2_i and_r1-r1-r2	rsb_r1-r2_i bic_r1-r1-r2_lsl-r1 and_r1-r2-r1
rsb_r0-r1_i add_r1-r0-r2 rsb_r3-r3-r1 sub_r2-r3-r1_lsl_i lsr_r3-r1-r2 lsl_r3-r3-r1 bfi_r3-r3_i_i	rsb_r0-r1_i add_r1-r0-r2 rsb_r3-r3-r1 lsr_r3-r1-r3 lsl_r3-r3-r1 bfi_r3-r3_i_i
asr_r0-r0_i mov_r1-r0 tst_r1_i orr_eq_r0-r1-r0 orr_r2-r0_i	asr_r0-r0_i orr_r2-r0_i
tst_r0_i mvn_eq_r1-r2 eor_ne_r1-r0_i bic_r0-r1_i	tst_r0_i mvn_ls_r0-r2 bic_r0-r0_i
cmp_r0_i mvn_lt_r1-r2 eor_r3-r0-r1_ror_i mvn_r1-r3 rsb_r3-r3-r1 asr_r1-r3_i	cmp_r0_i mvn_lt_r1-r2 eor_r3-r0-r1_ror_i mvn_r3-r3_ror_i asr_r1-r3_i
cmp_r0-r1 mov_ls_r2-r0 mov_hi_r2-r3 eor_r1-r2_i mvn_r3-r1	cmp_r0-r1 bic_hi_r0-r3_i eor_r1-r0_i mvn_r3-r1
add_r0-r1-r0_lsl_i and_r0-r2-r0_lsr_i tst_r0-r3 mvn_ne_r2-r0 orr_r1-r2-r1 mov_r2-r1 orr_r0-r0-r2	add_r0-r1-r0_lsl_i and_r0-r2-r0_lsr_i tst_r0-r3 mvn_ne_r1-r0 orr_r0-r2-r1
bic_r0-r0_i eor_r1-r2-r0_ror_i bfi_r0-r1_i_i and_r2-r0_i mvn_r3-r2 sub_r0-r3-r2_lsr_i	and_r2-r0_i mvn_r3-r2 sub_r0-r3-r2_lsr_i
bic_r0-r0-r1 bfi_r2-r0_i_i and_r0-r0-r2 mvn_r2-r1 bic_r2-r2-r0 eor_r0-r0-r2	mvn_r0-r1
bfi_r0-r0_i_i add_r1-r0_i eor_r0-r0_i rsb_r1-r1-r0 sub_r2-r1_i sub_r0-r2_i	mov_r1_i bic_r0-r1-r0_lsl_i sub_r0-r0-r1_lsl_i
rsb_r0-r1-r0 eor_r1-r0-r2 rsb_r3-r3-r0_asr_i sub_r3-r3-r1 orr_r0-r3-r0 asr_r2-r3_i orr_r0-r0-r2	rsb_r0-r1-r0 eor_r1-r0-r2 rsb_r3-r3-r0_asr_i sub_r3-r3-r1 orr_r0-r3-r0 orr_r0-r0-r3_asr_i
cmp_r0_i and_ls_r0-r1-r2_ror_i tst_r2-r1 mvn_ne_r3-r0 lsl_r0-r3_i mov_r3-r0 orr_r3-r3-r0_ror_i	cmp_r0_i and_ls_r0-r1-r2_ror_i tst_r2-r1 mvn_ne_r3-r0 lsl_r0-r3_i orr_r3-r0-r0_lsr_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 add_r3-r3_i orr_r0-r2-r3_lsl_i sub_r1-r0-r2_ror_i lsr_r2-r1_i	mvn_r2-r0 add_r3-r3_i orr_r0-r2-r3_lsl_i sub_r1-r0-r2_ror_i lsr_r2-r1_i
bfi_r0-r1_i_i sub_r0-r0_i rsb_r2-r2-r0_asr_i orr_r0-r3-r2_asr_i rsb_r1-r2-r0_ror_i and_r2-r2-r1 ror_r2-r2-r2 mov_r3-r2	bfi_r0-r1_i_i sub_r0-r0_i rsb_r2-r2-r0_asr_i orr_r0-r3-r2_asr_i rsb_r1-r2-r0_ror_i and_r2-r1-r2 ror_r3-r2-r2
orr_r0-r1-r0 tst_r1-r2 and_eq_r2-r2-r0_asr_i sub_r0-r1-r2 sub_r0-r1-r0_asr_i sub_r0-r2-r0 bfi_r2-r0_i_i	orr_r0-r1-r0 tst_r1-r2 and_eq_r2-r2-r0_asr_i sub_r0-r1-r2 rsb_r0-r0-r0_asr_i bfi_r2-r0_i_i
cmp_r0-r1 mov_ls_r0-r1 mov_r2-r1 eor_r0-r1-r0 rsb_r2-r2-r1 ror_r2-r2-r0 and_r2-r3-r2	rsb_r2-r3-r3
sub_r0-r1-r2 add_r1-r1_i tst_r1_i add_ne_r1-r2-r1 add_eq_r1-r2-r0 mov_r0-r1	sub_r0-r1-r2 add_r1-r1_i tst_r1_i asr_ne_r0-r1_i add_r0-r0-r2
cmp_r0-r1 orr_cc_r1-r2-r1_asr_i and_r0-r2-r1_lsl_i eor_r3-r3-r0 mov_r2-r3 mvn_r0-r2 bic_r3-r0_i	cmp_r0-r1 orr_cc_r1-r2-r1_asr_i and_r0-r2-r1_lsl_i eor_r3-r3-r0 mvn_r0-r3 bic_r3-r0_i
sub_r0-r1-r0_lsr_i mvn_r2-r1 orr_r3-r0-r2 add_r2-r0-r0_ror_i add_r0-r2-r3 sub_r1-r2-r0 bfi_r2-r1_i_i	sub_r0-r1-r0_lsr_i unk add_r2-r0-r0_ror_i rsb_r1-r3_i bfi_r2-r1_i_i
cmp_r0_i mvn_ge_r1-r0 and_ls_r1-r2-r3 ror_r2-r3-r0 orr_r0-r1_i bic_r3-r2-r0 bfi_r2-r3_i_i bfi_r2-r2_i_i	ror_r2-r3-r0 bfi_r2-r2_i_i
bfi_r0-r1_i_i rsb_r2-r0-r1_ror_i add_r0-r2-r3_lsr_i bfi_r3-r0_i_i eor_r2-r3-r2_lsl_i mov_r1-r2	bfi_r0-r1_i_i rsb_r2-r0-r1_ror_i add_r0-r2-r3_lsr_i bfi_r3-r0_i_i eor_r1-r3-r2_lsl_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r0 and_r0-r0-r2 and_r1-r1-r0	and_r0-r0-r3 and_r1-r1-r0
orr_r0-r0-r1_lsl_i sub_r2-r0-r2 and_r3-r2-r3 bfi_r0-r3_i_i bic_r3-r1-r0 sub_r3-r3_i add_r2-r3_i	orr_r0-r0-r1_lsl_i sub_r2-r0-r2 and_r3-r2-r3 bfi_r0-r3_i_i bic_r3-r1-r0 add_r2-r3_i
sub_r0-r0-r1 sub_r0-r0_i bfi_r2-r0_i_i bic_r3-r2_i rsb_r1-r3-r2 and_r1-r1-r0_ror_i bic_r0-r0-r1	sub_r0-r0-r1 sub_r0-r0_i and_r1-r2_i and_r1-r1-r0_ror_i bic_r0-r0-r1
ror_r0-r1-r0 mov_r2-r0 orr_r0-r2_i mvn_r1-r2 sub_r0-r1-r0 rsb_r1-r0_i orr_r1-r1-r0	ror_r0-r1-r0 unk sub_r0-r2-r0_lsl_i rsb_r1-r0_i orr_r1-r1-r0
and_r0-r1-r2_ror_i bic_r3-r3-r0 mov_r2-r3 orr_r2-r2_i mov_r0-r2 bic_r1-r0_i	and_r0-r1-r2_ror_i bic_r3-r3-r0 orr_r2-r3_i bic_r1-r2_i
orr_r0-r1_i orr_r1-r1-r0_lsl_i bfi_r2-r1_i_i mov_r1-r0 bic_r0-r1-r2 mvn_r3-r0 sub_r3-r3_i lsr_r0-r3-r3	bfi_r2-r1_i_i orr_r1-r1_i unk sub_r3-r1_i lsr_r0-r3-r3
bfi_r0-r1_i_i bfi_r1-r0_i_i bic_r2-r1_i bic_r2-r2_i and_r0-r2_i lsr_r1-r0_i rsb_r1-r1-r0 orr_r1-r0-r1_ror_i	and_r1-r1_i
bic_r0-r0-r1 asr_r2-r0-r0 mov_r3-r2 mov_r0-r3 sub_r3-r2-r0_lsr_i orr_r0-r3-r2	bic_r0-r0-r1 asr_r2-r0-r0 sub_r3-r2-r2_lsr_i orr_r0-r3-r2
orr_r0-r0-r1_lsl_i add_r2-r1-r1 orr_r3-r2-r1 add_r2-r0-r0 eor_r3-r3-r2 sub_r1-r2_i mov_r2-r1 and_r3-r2-r3_ror_i	orr_r0-r0-r1_lsl_i orr_r3-r1-r1_lsl_i add_r2-r0-r0 eor_r3-r3-r2 sub_r1-r2_i and_r3-r1-r3_ror_i
and_r0-r1-r0 add_r2-r0-r1 orr_r1-r3-r0_asr_i cmp_r2_i eor_cs_r2-r1-r2_lsl_i bic_r3-r3-r1 and_r2-r2-r3	eor_r2-r3-r3
lsl_r0-r1-r2 and_r3-r2-r0 bic_r1-r3_i and_r1-r2-r1 and_r1-r1_i and_r2-r1_i	and_r2-r2_i
cmp_r0_i add_hi_r1-r2_i orr_r1-r1-r0_lsr_i bic_r2-r1_i and_r2-r2-r1_lsl_i	cmp_r0_i add_hi_r1-r2_i orr_r1-r1-r0_lsr_i and_r2-r1-r1_lsl_i
cmp_r0-r1 rsb_ge_r0-r2-r1_asr_i and_r2-r2-r0 orr_r1-r2-r1 add_r0-r1-r1 mvn_r1-r0	cmp_r0-r1 rsb_ge_r0-r2-r1_asr_i and_r2-r2-r0 orr_r1-r2-r1 mvn_r1-r1_lsl_i
cmp_r0_i mvn_ls_r1-r2 sub_r1-r1-r3_asr_i lsr_r3-r1_i bic_r3-r3-r1 mvn_r2-r3 bic_r3-r1-r2	sub_r3-r1-r1
mov_r0-r1 cmp_r2-r0 sub_ne_r2-r2-r1_lsl_i sub_eq_r2-r0-r2 and_r2-r2-r1_lsl_i asr_r2-r2_i	cmp_r1-r2 asr_eq_r1-r1_i sub_r0-r2-r1_lsl_i and_r0-r0-r1_lsl_i asr_r2-r0_i
add_r0-r1-r2 lsr_r3-r0_i bic_r0-r3-r2 bfi_r3-r0_i_i and_r3-r3_i sub_r1-r3_i orr_r2-r1-r0_lsl_i	add_r0-r1-r2 ror_r3-r0_i and_r3-r3_i sub_r2-r3_i
cmp_r0-r1 rsb_ls_r2-r2_i orr_r0-r2_i mvn_r3-r0 bic_r2-r2-r3 mvn_r3-r2 ror_r2-r3-r3	cmp_r0-r1 rsb_ls_r2-r2_i mvn_r3-r2 ror_r2-r3-r3
cmp_r0_i orr_ne_r1-r0_i orr_eq_r1-r2-r1_lsl_i bfi_r2-r1_i_i bfi_r0-r2_i_i	bfi_r0-r2_i_i
tst_r0-r1 eor_ne_r2-r1-r3 tst_r2_i and_eq_r1-r1_i mvn_r3-r1 add_r1-r1-r3	mvn_r1_i
mvn_r0-r1 orr_r2-r0-r2 bic_r3-r2-r1 eor_r1-r1-r3 bfi_r3-r1_i_i bic_r1-r3-r1	rsb_r1-r3-r3
asr_r0-r0_i mvn_r1-r0	mvn_r1-r0_asr_i
eor_r0-r1_i and_r0-r0_i eor_r2-r0-r3 and_r3-r2-r0 mov_r0-r3	and_r0-r1_i eor_r0-r0_i bic_r0-r0-r3
eor_r0-r1-r2_ror_i and_r3-r0_i asr_r0-r1_i eor_r3-r0-r3	eor_r0-r1-r2_ror_i and_r0-r0_i eor_r3-r0-r1_asr_i
tst_r0-r1 mvn_ne_r0-r2 sub_r3-r0-r3_asr_i rsb_r3-r0-r3 add_r2-r1-r2_lsr_i sub_r2-r3-r2_lsl_i add_r2-r3-r2_ror_i eor_r0-r3-r2_lsr_i	sub_r3-r0-r3_asr_i rsb_r3-r0-r3 add_r2-r1-r2_lsr_i sub_r2-r3-r2_lsl_i add_r2-r3-r2_ror_i eor_r0-r3-r2_lsr_i
mov_r0-r1 bic_r2-r3-r1 orr_r2-r2-r0	orr_r2-r3-r1
tst_r0_i sub_cs_r1-r2-r0_lsr_i orr_r2-r1-r2 bfi_r0-r2_i_i asr_r3-r0_i	asr_r3-r0_i
bfi_r0-r0_i_i sub_r1-r2-r3 bic_r1-r1-r3 eor_r1-r1-r2_lsl_i add_r3-r1-r0 bic_r0-r3-r3 orr_r0-r0-r3 bic_r1-r0-r2	sub_r1-r2-r3 bic_r1-r1-r3 bfi_r0-r0_i_i eor_r1-r1-r2_lsl_i add_r3-r1-r0 bic_r1-r3-r2
cmp_r0-r1 orr_cs_r2-r1_i tst_r2_i and_hi_r3-r2_i rsb_r2-r3_i lsl_r1-r2_i	rsb_r2-r3_i lsl_r1-r2_i
tst_r0_i eor_cc_r0-r1-r2 eor_cs_r0-r0_i eor_r3-r0-r2 orr_r0-r1-r0 bfi_r0-r0_i_i sub_r2-r0-r3 sub_r1-r2-r3_lsl_i	tst_r0_i eor_cs_r0-r0_i eor_r3-r0-r2 orr_r0-r1-r0 bfi_r0-r0_i_i sub_r2-r0-r3 sub_r1-r2-r3_lsl_i
and_r0-r1-r2 sub_r2-r0-r1_lsl_i sub_r1-r2_i mvn_r0-r1 bic_r3-r2-r2 orr_r3-r0-r3 add_r2-r1-r1_lsr_i bic_r3-r2-r3	and_r0-r1-r2 sub_r2-r0-r1_lsl_i sub_r1-r2_i add_r2-r1-r1_lsr_i and_r3-r1-r2
and_r0-r1_i and_r2-r1-r3_ror_i lsl_r1-r2_i cmp_r3-r1 eor_hi_r2-r2-r3 mov_r1-r0 add_r0-r1-r2	and_r2-r1-r3_ror_i and_r0-r1_i lsl_r1-r2_i cmp_r3-r1 eor_hi_r2-r2-r3 add_r0-r0-r2
eor_r0-r1_i eor_r0-r0-r2 eor_r3-r1-r0 bfi_r2-r3_i_i orr_r0-r3-r2_asr_i	eor_r3-r2_i bfi_r2-r3_i_i orr_r0-r3-r2_asr_i
sub_r0-r1-r0_lsl_i mov_r2-r0 orr_r3-r2-r1_ror_i	sub_r0-r1-r0_lsl_i orr_r3-r0-r1_ror_i
orr_r0-r1-r2_ror_i orr_r2-r0-r3 orr_r2-r2-r0	orr_r0-r1-r2_ror_i orr_r2-r0-r3
sub_r0-r1-r2 sub_r0-r0-r3_lsr_i rsb_r2-r0_i lsl_r0-r2-r2 eor_r0-r0_i sub_r0-r0-r2_lsl_i eor_r3-r0_i	sub_r0-r1-r2 sub_r0-r0-r3_lsr_i rsb_r2-r0_i lsl_r0-r2-r2 eor_r3-r0_i sub_r3-r3-r2_lsl_i
tst_r0-r1 sub_cc_r0-r2-r0_ror_i sub_cs_r0-r1_i orr_r3-r3-r1_asr_i orr_r3-r0-r3 sub_r1-r2-r3_lsr_i and_r1-r1_i	tst_r0-r1 sub_ge_r0-r1_i orr_r3-r3-r1_asr_i orr_r3-r0-r3 sub_r1-r2-r3_lsr_i and_r1-r1_i
mvn_r0-r1 sub_r2-r0-r3 mvn_r1-r0 and_r1-r1-r2 lsl_r1-r1_i	add_r0-r1-r3 bic_r1-r1-r0 lsl_r1-r1_i
rsb_r0-r0-r1_lsl_i bic_r1-r2-r0 mvn_r0-r1	rsb_r0-r0-r1_lsl_i unk
tst_r0-r1 add_hi_r1-r0_i add_r2-r1-r1 bic_r0-r2-r3 add_r0-r0_i	unk rsb_r0-r2_i
eor_r0-r1-r0 ror_r2-r0_i rsb_r1-r2_i eor_r3-r1_i orr_r2-r2-r3_asr_i add_r2-r2-r3_lsr_i eor_r2-r2_i	eor_r0-r1-r0 ror_r2-r0_i rsb_r1-r2_i orr_r2-r2-r1_asr_i add_r2-r2-r1_lsr_i eor_r2-r2_i
add_r0-r1_i eor_r2-r1-r0 orr_r2-r2_i	add_r0-r1_i eor_r2-r1-r0
asr_r0-r1_i tst_r2-r1 and_ls_r3-r3-r2 and_r1-r2-r3 eor_r2-r0_i and_r2-r1-r2 rsb_r2-r2_i	asr_r0-r1_i and_r1-r2-r3 eor_r2-r0_i and_r2-r1-r2 rsb_r2-r2_i
tst_r0-r1 mov_cc_r2-r3 sub_r3-r2_i mov_r1-r3	sub_r3-r2_i mov_r1-r3
sub_r0-r1_i sub_r2-r1_i tst_r2-r0 mov_cc_r1-r0 mov_cs_r1-r0 and_r3-r1-r3_asr_i	sub_r0-r1_i sub_r2-r1_i tst_r2-r0 mov_cs_r1-r0 and_r3-r1-r3_asr_i
bic_r0-r1-r2 sub_r0-r0_i add_r3-r0_i sub_r1-r3_i mvn_r3-r1 bfi_r0-r3_i_i and_r0-r3-r0_asr_i	unk add_r1-r3_i bic_r0-r3-r1_asr_i
eor_r0-r0-r1_lsr_i mvn_r2-r0 bic_r2-r3-r2	eor_r0-r0-r1_lsr_i and_r2-r0-r3_ror_i
orr_r0-r1-r2 bic_r3-r0-r1 bic_r0-r0-r3	and_r0-r1-r1
lsr_r0-r0-r1 sub_r2-r1-r3 and_r0-r2-r0 sub_r2-r2-r0_ror_i mvn_r1-r0 orr_r3-r2-r1_asr_i	lsr_r0-r0-r1 sub_r2-r1-r3 and_r0-r2-r0 sub_r2-r2-r0_ror_i unk
rsb_r0-r0-r1 orr_r2-r3-r0_lsr_i lsr_r2-r2_i eor_r0-r2_i mvn_r2-r0 mvn_r3-r2	rsb_r0-r0-r1 orr_r2-r3-r0_lsr_i mov_r0_i eor_r3-r0-r2_lsr_i
orr_r0-r1-r2 lsr_r3-r0_i lsr_r0-r3-r2 lsl_r3-r0_i and_r0-r3-r0 eor_r0-r0-r3	orr_r0-r1-r2 lsr_r3-r0_i lsr_r0-r3-r2 orr_r3-r0-r0_lsl_i eor_r0-r0-r3
tst_r0-r1 mov_ls_r0-r2 mov_hi_r0-r2 orr_r0-r0-r1	tst_r0-r1 mov_ls_r0-r2 orr_r0-r0-r1
tst_r0-r1 mov_ls_r1-r2 rsb_r3-r0_i asr_r1-r1-r3 bfi_r0-r1_i_i mov_r3-r0 orr_r1-r0-r3_asr_i lsr_r2-r1_i	tst_r0-r1 rsb_r3-r0_i mov_ls_r1-r2 asr_r1-r1-r3 bfi_r0-r1_i_i orr_r1-r0-r0_asr_i lsr_r2-r1_i
tst_r0-r1 mov_lt_r0-r2 mov_ge_r0-r2 sub_r0-r0-r1	tst_r0-r1 mov_ge_r0-r2 sub_r0-r0-r1
and_r0-r0_i sub_r1-r2-r0 sub_r0-r3-r1 rsb_r2-r0_i tst_r2-r1 orr_cc_r0-r0_i orr_r0-r0_i	and_r0-r0_i sub_r1-r2-r0 sub_r0-r3-r1 orr_r0-r0_i
sub_r0-r0-r1 rsb_r2-r3-r0 sub_r1-r0-r2 sub_r2-r0-r1 orr_r3-r2-r0	sub_r0-r0-r1 rsb_r2-r3-r0 orr_r3-r2-r0
sub_r0-r1-r0 mov_r1-r2 orr_r3-r1_i orr_r3-r3-r0	sub_r0-r1-r0 orr_r3-r2_i orr_r3-r3-r0
mov_r0-r1 mvn_r1-r0	mvn_r1-r1
mvn_r0-r1 eor_r2-r3-r0_ror_i mvn_r1-r2 sub_r3-r0-r1 add_r1-r0-r3 bic_r2-r3_i rsb_r0-r2-r1	mvn_r0-r1 eor_r2-r3-r0_ror_i rsb_r3-r1-r2 add_r1-r0-r3 bic_r2-r3_i rsb_r0-r2-r1
tst_r0-r1 sub_cc_r0-r2-r0_lsl_i sub_cs_r0-r2-r1_asr_i eor_r2-r0-r2 bic_r3-r2-r0	tst_r0-r1 sub_eq_r0-r2-r1_asr_i bic_r3-r2-r0
tst_r0-r1 and_lt_r2-r3_i and_r1-r2-r0 and_r1-r1-r2	and_r1-r2-r0
add_r0-r1-r0 eor_r2-r0_i orr_r0-r2_i orr_r1-r0_i	add_r0-r1-r0 orr_r1-r0_i
sub_r0-r1_i orr_r2-r3_i bfi_r3-r3_i_i tst_r0_i sub_hi_r2-r2_i add_r3-r3-r2	orr_r2-r3_i bfi_r3-r3_i_i add_r3-r3-r2
add_r0-r1_i eor_r0-r0-r1_ror_i orr_r2-r1-r0 sub_r3-r2-r1	add_r0-r1_i eor_r0-r0-r1_ror_i bic_r3-r0-r1
mov_r0-r1 bic_r0-r0_i rsb_r1-r0_i rsb_r2-r0-r1 add_r2-r2_i and_r0-r2_i bic_r1-r2-r0 mov_r2-r1	eor_r2-r1_i rsb_r1-r1_i rsb_r2-r2-r1
mov_r0-r1 add_r0-r1-r0_ror_i mvn_r2-r3 tst_r3-r2 eor_lt_r2-r0-r2 sub_r3-r2_i	mvn_r2-r3 sub_r3-r2_i
mov_r0-r1 add_r2-r0-r2	add_r2-r1-r2
cmp_r0-r1 mov_ls_r2-r3 mov_hi_r2-r3 add_r2-r2-r1	add_r2-r1-r3
cmp_r0-r1 mov_ls_r1-r2 mov_hi_r1-r2 orr_r0-r2-r1_lsr_i rsb_r3-r0-r1 sub_r0-r2-r3_ror_i	orr_r0-r2-r2_lsr_i rsb_r3-r0-r2 sub_r0-r2-r3_ror_i
tst_r0-r1 sub_hi_r0-r2-r1_asr_i mvn_ge_r0-r2 mov_r1-r2 add_r1-r1-r0_ror_i add_r0-r1-r2_ror_i	tst_r0-r1 mvn_cs_r0-r2 add_r1-r2-r0_ror_i add_r0-r1-r2_ror_i
eor_r0-r1-r2 bic_r1-r0-r3 mvn_r0-r1 mov_r1-r0 eor_r0-r1-r0	eor_r0-r1-r1
tst_r0_i orr_cs_r1-r1-r0 asr_r0-r1_i and_r2-r0-r1 add_r3-r1-r2	tst_r0_i orr_cs_r1-r1-r0 and_r2-r1-r1_asr_i add_r3-r1-r2
and_r0-r0-r1 add_r1-r0_i bfi_r2-r1_i_i bic_r2-r1-r2 sub_r2-r2-r1 bfi_r0-r2_i_i add_r2-r0_i	and_r0-r0-r1 bic_r2-r2-r0 bfi_r0-r2_i_i add_r2-r0_i
orr_r0-r1_i add_r0-r0_i add_r2-r0_i add_r3-r3-r2 add_r3-r3-r3 rsb_r3-r3_i	orr_r0-r1_i add_r2-r0_i add_r3-r3-r2 add_r3-r3-r3 rsb_r3-r3_i
mov_r0-r1 eor_r1-r2-r0 tst_r3-r0 orr_cs_r2-r1-r3 orr_r1-r2-r1_lsl_i	tst_r3-r1 eor_r1-r2-r1 orr_cs_r2-r1-r3 orr_r1-r2-r1_lsl_i
tst_r0-r1 mvn_eq_r1-r2 mvn_cs_r1-r3 eor_r3-r3_i and_r3-r3-r1	tst_r0-r1 mvn_ls_r1-r3 eor_r3-r3_i and_r3-r3-r1
orr_r0-r1-r2_lsr_i bfi_r3-r3_i_i mov_r1-r3 add_r2-r1-r0_lsr_i	bfi_r3-r3_i_i orr_r0-r1-r2_lsr_i add_r2-r3-r0_lsr_i
asr_r0-r1_i eor_r2-r0_i mvn_r3-r0 sub_r3-r2-r3 sub_r1-r3_i	mvn_r3_i bic_r1-r3-r1_asr_i sub_r3-r3-r1_lsl_i sub_r1-r3_i
rsb_r0-r1-r2 lsr_r2-r1_i eor_r2-r2-r0 lsl_r1-r2-r0 add_r2-r0_i sub_r3-r2-r1_ror_i	rsb_r0-r1-r2 eor_r2-r0-r1_lsr_i lsl_r1-r2-r0 add_r2-r0_i sub_r3-r2-r1_ror_i
rsb_r0-r1_i rsb_r0-r2-r0 lsr_r0-r0_i add_r2-r0-r1 mvn_r3-r2 rsb_r3-r3_i mov_r1-r3 mov_r2-r1	rsb_r0-r1_i rsb_r3-r2-r0 add_r1-r1_i add_r2-r1-r3_lsr_i
bfi_r0-r1_i_i sub_r1-r0-r1 eor_r2-r3-r1 eor_r0-r2-r1_ror_i mov_r1-r0 rsb_r1-r1_i orr_r3-r1-r3_lsr_i	bfi_r0-r1_i_i sub_r1-r0-r1 eor_r2-r3-r1 eor_r0-r2-r1_ror_i rsb_r1-r0_i orr_r3-r1-r3_lsr_i
cmp_r0-r1 and_hi_r2-r2_i bic_r2-r1-r2 and_r3-r0-r3_ror_i asr_r0-r2-r1 mov_r2-r3 bic_r1-r0-r2	and_r3-r0-r3_ror_i cmp_r0-r1 and_hi_r2-r0_i bic_r2-r1-r2 asr_r0-r2-r1 bic_r1-r0-r3
rsb_r0-r0-r1_lsr_i and_r2-r0-r3 add_r1-r2-r3 rsb_r1-r1-r3 and_r0-r3-r1 orr_r3-r0-r2 sub_r2-r3-r0_ror_i	rsb_r0-r0-r1_lsr_i and_r2-r0-r3 sub_r1-r2-r2_lsl_i and_r0-r3-r1 orr_r3-r0-r2 sub_r2-r3-r0_ror_i
tst_r0-r1 sub_ge_r2-r2-r0 bic_r0-r0-r2 asr_r2-r3-r0 rsb_r1-r2_i lsl_r2-r1_i and_r0-r2_i	and_r0-r0_i
tst_r0-r1 mov_ls_r2-r0 sub_r1-r2-r0_ror_i add_r3-r3-r1 bfi_r1-r3_i_i bfi_r3-r1_i_i	tst_r0-r1 mov_ls_r2-r0 sub_r1-r2-r0_ror_i add_r3-r3-r1 bfi_r3-r1_i_i
mov_r0-r1 add_r2-r0-r3 add_r1-r2-r0 eor_r3-r3-r2 eor_r1-r3-r1 add_r1-r1-r3 add_r2-r1_i and_r1-r2_i	add_r2-r1-r3 add_r1-r2-r1 eor_r3-r3-r2 eor_r1-r3-r1 add_r1-r1-r3 add_r2-r1_i and_r1-r2_i
tst_r0-r1 mov_ne_r0-r1 and_cc_r0-r2-r3 sub_r3-r2_i add_r0-r0-r3_lsl_i	tst_r0-r1 mov_ne_r0-r1 sub_r3-r2_i add_r0-r0-r3_lsl_i
orr_r0-r1_i sub_r0-r0_i sub_r0-r0_i orr_r2-r0_i	orr_r0-r1_i sub_r0-r0_i orr_r2-r0_i
bic_r0-r1-r2 and_r1-r1-r0 sub_r0-r3-r1_ror_i	bic_r0-r1-r2 sub_r0-r3-r0_ror_i
rsb_r0-r1-r0 mov_r2-r0 eor_r3-r2-r0 bic_r2-r3_i	and_r2-r0_i
tst_r0_i orr_cc_r1-r0-r1 mvn_r2-r1 sub_r1-r2-r1_ror_i	mvn_r2-r1 sub_r1-r2-r1_ror_i
cmp_r0_i add_ne_r1-r2_i add_eq_r1-r2-r2_asr_i add_r3-r3-r2_lsl_i tst_r0_i sub_hi_r0-r0-r1_ror_i sub_r0-r2-r0_ror_i and_r2-r0-r3 sub_r2-r2-r0	add_r3-r3-r2_lsl_i sub_r0-r2-r0_ror_i and_r2-r0-r3 sub_r2-r2-r0
rsb_r0-r0-r1 add_r2-r0-r0 and_r0-r3_i orr_r0-r0_i rsb_r3-r3-r0 eor_r1-r3-r2 add_r1-r2-r1_lsr_i	rsb_r0-r0-r1 add_r2-r0-r0 rsb_r3-r3_i eor_r1-r3-r2 add_r1-r2-r1_lsr_i
cmp_r0-r1 sub_ne_r1-r2-r3_ror_i add_r3-r2-r1 eor_r2-r3_i mov_r1-r2	cmp_r0-r1 sub_ne_r1-r2-r3_ror_i add_r3-r1-r2 eor_r1-r3_i
and_r0-r1_i rsb_r2-r0-r1 add_r1-r2_i bic_r2-r1_i eor_r1-r2-r1_lsl_i eor_r0-r2-r1_asr_i rsb_r3-r0_i bfi_r2-r3_i_i	bic_r2-r1_i add_r1-r2_i bic_r2-r1_i eor_r1-r2-r1_lsl_i eor_r0-r2-r1_asr_i rsb_r3-r0_i bfi_r2-r3_i_i
add_r0-r0-r0 orr_r1-r2-r0_lsl_i	orr_r1-r2-r0_lsl_i
bfi_r0-r0_i_i mov_r1-r2 sub_r1-r2-r1 and_r2-r0-r2 lsl_r1-r1-r2	bic_r1-r0-r0
mov_r0-r1 rsb_r0-r2-r0_lsr_i asr_r2-r1_i orr_r3-r0-r2_lsr_i	rsb_r0-r2-r1_lsr_i asr_r2-r1_i orr_r3-r0-r2_lsr_i
mov_r0-r1 bic_r1-r2_i rsb_r1-r1-r0_lsr_i	bic_r0-r2_i rsb_r1-r0-r1_lsr_i
add_r0-r0_i and_r1-r0_i sub_r0-r1_i add_r2-r0_i add_r3-r2-r2	add_r0-r0_i and_r1-r0_i add_r2-r1_i add_r3-r2-r2
add_r0-r0_i add_r1-r2-r2_asr_i mov_r2-r0 sub_r2-r2-r1 eor_r0-r0-r2_ror_i orr_r2-r2-r0 bic_r3-r2_i mov_r2-r3	add_r0-r0_i add_r1-r2-r2_asr_i sub_r2-r0-r1 eor_r0-r0-r2_ror_i orr_r2-r2-r0 bic_r2-r2_i
mov_r0-r1 sub_r1-r1-r0_asr_i eor_r2-r0-r1 asr_r1-r2_i rsb_r2-r0_i lsr_r3-r1-r2 ror_r3-r3_i mvn_r1-r3	mov_r0-r1 sub_r1-r1-r0_asr_i eor_r2-r0-r1 asr_r1-r2_i rsb_r2-r0_i lsr_r3-r1-r2 mvn_r1-r3
tst_r0-r1 rsb_eq_r2-r1-r3 rsb_r3-r0-r3_asr_i eor_r3-r2-r3 eor_r2-r3_i mvn_r1-r2 mov_r2-r1 ror_r1-r2_i	tst_r0-r1 rsb_ls_r2-r1-r3 rsb_r3-r0-r3_asr_i eor_r3-r2-r3 eor_r2-r3_i ror_r1-r2_i mvn_r1-r1
orr_r0-r1_i tst_r0_i eor_eq_r2-r1_i add_ne_r2-r0-r2 add_r3-r2-r1	orr_r0-r1_i add_r2-r0-r2 add_r3-r2-r1
tst_r0-r1 eor_ne_r2-r0_i mov_eq_r2-r1 sub_r1-r2_i rsb_r3-r1_i lsl_r0-r0-r3 bfi_r3-r0_i_i	tst_r0-r1 eor_ne_r2-r0_i mov_eq_r2-r1 rsb_r3-r2_i lsl_r0-r0-r3 bfi_r3-r0_i_i
tst_r0_i rsb_ne_r0-r1-r0_lsr_i rsb_eq_r0-r2-r0 mov_r2-r0 mov_r3-r2 lsr_r3-r3_i	tst_r0_i rsb_ne_r0-r1-r0_lsr_i rsb_ge_r0-r2-r0 lsr_r3-r0_i
mov_r0-r1 eor_r2-r2_i eor_r3-r2-r0 and_r0-r0-r3_ror_i asr_r0-r0_i	eor_r3-r2-r1 and_r0-r1-r3_ror_i asr_r0-r0_i
orr_r0-r1-r2_asr_i orr_r2-r0-r1 eor_r3-r2-r1 tst_r2-r3 mvn_eq_r1-r3 bfi_r0-r1_i_i	orr_r0-r1-r2_asr_i eor_r2-r0-r1 tst_r2-r2 mvn_eq_r1-r2 bfi_r0-r1_i_i
tst_r0_i orr_ne_r1-r2_i lsr_r0-r1-r1 add_r1-r2-r0 rsb_r3-r2-r1	tst_r0_i orr_ne_r1-r2_i lsr_r3-r1-r1
mov_r0-r1 orr_r0-r0-r1	mov_r0-r1
rsb_r0-r0-r1 add_r2-r0-r1	rsb_r2-r0-r1_lsl_i
ror_r0-r1_i bfi_r1-r0_i_i eor_r2-r1_i eor_r0-r0-r2_asr_i	ror_r0-r1_i bfi_r1-r0_i_i eor_r0-r0-r1_asr_i
tst_r0-r1 add_ne_r1-r1_i add_eq_r1-r0_i lsl_r2-r3_i add_r0-r1-r2 bic_r2-r0_i lsl_r0-r2_i	tst_r0-r1 add_ne_r1-r1_i add_eq_r1-r0_i add_r0-r1-r3_lsl_i bic_r2-r0_i lsl_r0-r2_i
mvn_r0-r1 sub_r1-r1-r0 orr_r0-r2-r1 bfi_r0-r0_i_i rsb_r2-r3_i eor_r1-r2-r0_lsl_i	mvn_r0-r1 unk bfi_r0-r0_i_i rsb_r2-r3_i eor_r1-r2-r0_lsl_i
cmp_r0_i add_lt_r1-r2_i add_ge_r1-r2_i mvn_r3-r1 mov_r1-r3 sub_r3-r1_i	cmp_r0_i add_ne_r1-r2_i add_ge_r1-r2_i mvn_r3-r1 sub_r3-r3_i
tst_r0-r1 orr_ne_r2-r1_i bfi_r1-r2_i_i mvn_r3-r1 and_r0-r1-r3	eor_r0-r2-r2
sub_r0-r1_i and_r0-r0-r2_ror_i lsr_r1-r0-r0 add_r3-r1_i orr_r0-r0_i and_r1-r3-r0_lsr_i	sub_r0-r1_i and_r0-r0-r2_ror_i lsr_r1-r0-r0 add_r3-r1_i and_r1-r3-r0_lsr_i
mov_r0-r1 sub_r1-r0-r2 mvn_r3-r1	sub_r1-r1-r2 mvn_r3-r1
tst_r0_i and_ne_r1-r0-r2_ror_i bic_r2-r1-r3 and_r2-r2-r3	mov_r2_i
cmp_r0-r1 mov_cc_r0-r2 mov_cs_r0-r3 tst_r0-r2 add_eq_r0-r2-r2 mov_r3-r0 orr_r1-r0-r3	cmp_r0-r1 mov_cc_r0-r2 mov_cs_r0-r3 tst_r0-r2 add_cs_r0-r2-r2 orr_r1-r0-r0
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 rsb_r0-r0-r2 lsl_r1-r1-r3 add_r0-r0-r0 eor_r2-r1-r3_asr_i add_r0-r2-r0 sub_r3-r0_i	mvn_r0-r2 lsl_r1-r1-r3 rsb_r0-r0-r2 eor_r2-r1-r3_asr_i add_r0-r2-r0_lsl_i sub_r3-r0_i
rsb_r0-r1-r0_ror_i mov_r2-r0 orr_r0-r2-r0_lsl_i	rsb_r0-r1-r0_ror_i orr_r0-r0-r0_lsl_i
add_r0-r1-r2 orr_r0-r0_i add_r1-r0_i sub_r3-r1_i add_r0-r3_i	add_r0-r1-r2 orr_r0-r0_i add_r0-r0_i
eor_r0-r1_i eor_r1-r0-r2_ror_i orr_r0-r0_i and_r0-r1-r0 and_r0-r0-r1 sub_r0-r0_i	eor_r0-r1_i eor_r1-r0-r2_ror_i orr_r0-r0_i and_r0-r0-r1 sub_r0-r0_i
bfi_r0-r1_i_i eor_r1-r2-r1 add_r2-r0_i lsr_r3-r1-r2 orr_r2-r3-r1	eor_r1-r2-r1 add_r2-r0_i lsr_r3-r1-r2 orr_r2-r3-r1
ror_r0-r1_i orr_r2-r0-r1 rsb_r0-r2-r1 rsb_r0-r0-r1_lsl_i	orr_r2-r1-r1_ror_i rsb_r0-r2-r1 rsb_r0-r0-r1_lsl_i
eor_r0-r1-r0 and_r2-r1-r0_lsr_i bfi_r1-r2_i_i and_r3-r1-r2_lsl_i	eor_r0-r1-r0 and_r2-r1-r0_lsr_i and_r3-r1-r2_lsl_i
eor_r0-r1-r2 mov_r3-r0 mvn_r2-r0 sub_r0-r3-r2_ror_i bic_r1-r3-r0 lsl_r3-r1-r0	eor_r3-r1-r2 add_r2-r3-r3_ror_i add_r0-r2_i bic_r1-r3-r0 lsl_r3-r1-r0
eor_r0-r0-r1_asr_i mov_r2-r3 add_r2-r0-r2 sub_r3-r0-r2 eor_r1-r0-r1 add_r2-r0_i eor_r2-r2-r1_lsl_i bic_r0-r3-r2	rsb_r3-r3_i eor_r0-r0-r1_asr_i eor_r1-r0-r1 add_r2-r0_i eor_r2-r2-r1_lsl_i bic_r0-r3-r2
sub_r0-r1-r2_lsl_i sub_r1-r0-r2 add_r0-r1-r3 bfi_r2-r0_i_i asr_r3-r2_i	sub_r1-r1-r2 add_r0-r1-r3 bfi_r2-r0_i_i asr_r3-r2_i
orr_r0-r1-r2 orr_r3-r2-r0 ror_r0-r3_i	orr_r0-r1-r2 ror_r0-r0_i
tst_r0-r1 orr_eq_r0-r2-r1 add_r3-r1_i eor_r2-r3-r0 orr_r0-r0-r2 sub_r1-r0_i add_r1-r1-r1_lsl_i	tst_r0-r1 orr_eq_r0-r2-r1 add_r3-r1_i orr_r0-r3-r0 sub_r1-r0_i add_r1-r1-r1_lsl_i
and_r0-r1_i sub_r2-r2-r0 eor_r1-r2-r0_asr_i sub_r1-r1-r2_lsl_i	and_r0-r1_i sub_r2-r2-r0 sub_r1-r2-r2_lsl_i
mvn_r0-r1 bic_r2-r2_i rsb_r2-r2_i and_r3-r2-r0 eor_r3-r3_i	bic_r2-r2_i rsb_r2-r2_i bic_r3-r2-r1 eor_r3-r3_i
rsb_r0-r0-r1_lsl_i eor_r0-r0-r2 mov_r2-r0 rsb_r3-r2-r3 eor_r2-r2-r3_lsr_i rsb_r2-r2_i and_r3-r3-r2	rsb_r0-r0-r1_lsl_i eor_r0-r0-r2 rsb_r3-r0-r3 eor_r2-r0-r3_lsr_i rsb_r2-r2_i and_r3-r3-r2
and_r0-r0_i and_r1-r2-r0_asr_i mvn_r3-r2 and_r0-r1-r3_asr_i mov_r3-r0	rsb_r3-r0-r0
bic_r0-r1-r0 and_r1-r1-r0 add_r1-r1_i bfi_r1-r1_i_i lsl_r1-r1_i	bic_r0-r1-r0 add_r1-r0_i bfi_r1-r1_i_i lsl_r1-r1_i
lsr_r0-r1_i orr_r2-r0-r2_lsl_i and_r2-r0-r2 eor_r3-r0-r2	mov_r3_i
cmp_r0-r1 mov_cs_r0-r1 mvn_ge_r0-r1 rsb_r2-r0-r2 bic_r1-r2_i rsb_r1-r1_i mvn_r2-r1 add_r1-r2-r1	unk
add_r0-r1_i rsb_r1-r0-r2 mov_r3-r1 mov_r2-r3 asr_r3-r2_i mvn_r2-r3 and_r1-r3-r2_asr_i	add_r0-r1_i rsb_r1-r0-r2 asr_r3-r1_i bic_r1-r3-r3_asr_i
and_r0-r0_i and_r1-r0_i	and_r1-r0_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r0 mvn_r0-r1	tst_r0_i mvn_eq_r0-r0 mvn_ne_r0-r2
add_r0-r1_i eor_r2-r0_i asr_r1-r2_i bfi_r2-r2_i_i lsr_r1-r1-r2	add_r0-r1_i eor_r2-r0_i asr_r1-r2_i lsr_r1-r1-r2
orr_r0-r1-r2_asr_i add_r3-r2-r3 and_r1-r1-r0_lsr_i sub_r3-r3-r1 orr_r2-r3_i orr_r1-r2_i	orr_r0-r1-r2_asr_i add_r3-r2-r3 and_r1-r1-r0_lsr_i sub_r3-r3-r1 orr_r1-r3_i
mvn_r0-r1 add_r0-r0-r0 mov_r1-r0 mov_r0-r1	mvn_r0-r1 add_r0-r0-r0
asr_r0-r0-r0 mvn_r1-r0 orr_r2-r0_i and_r0-r2_i rsb_r2-r1-r0 orr_r0-r0-r2_ror_i	asr_r0-r0-r0 mvn_r1-r0 mov_r0_i rsb_r2-r1-r0 orr_r0-r0-r2_ror_i
lsl_r0-r1-r0 bic_r2-r0_i add_r3-r2_i orr_r1-r3_i eor_r3-r0-r1_asr_i bfi_r3-r3_i_i lsr_r3-r3-r3	lsl_r0-r1-r0 bic_r2-r0_i add_r3-r2_i eor_r3-r0-r3_asr_i bfi_r3-r3_i_i lsr_r3-r3-r3
tst_r0_i mvn_eq_r1-r2 orr_eq_r1-r3-r2 add_r3-r2-r1_asr_i eor_r0-r2-r3_ror_i orr_r1-r0_i rsb_r3-r1-r0_asr_i	tst_r0_i orr_ls_r1-r3-r2 add_r3-r2-r1_asr_i eor_r0-r2-r3_ror_i orr_r1-r0_i rsb_r3-r1-r0_asr_i
sub_r0-r1-r2 orr_r0-r1-r0 mvn_r1-r0 orr_r2-r0_i bic_r1-r1_i bic_r0-r2-r1 lsr_r2-r0-r1	sub_r0-r1-r2 orr_r0-r1-r0 mvn_r1-r0 bic_r1-r1_i lsr_r2-r0-r1
asr_r0-r1_i tst_r1-r0 eor_eq_r2-r1-r2 and_r1-r0-r2 lsl_r0-r1_i	and_r0-r2-r1_asr_i lsl_r0-r0_i
rsb_r0-r1_i rsb_r2-r1_i and_r0-r0-r2_asr_i orr_r1-r0_i orr_r0-r1_i lsl_r3-r0_i	rsb_r0-r1_i rsb_r2-r1_i and_r0-r0-r2_asr_i orr_r0-r0_i lsl_r3-r0_i
cmp_r0-r1 mvn_ne_r2-r3 orr_r2-r2_i sub_r1-r2-r0_asr_i and_r2-r1_i and_r1-r2_i	cmp_r0-r1 mvn_ne_r2-r3 orr_r2-r2_i sub_r2-r2-r0_ror_i and_r1-r2_i
add_r0-r1-r1 sub_r0-r1-r0_ror_i mov_r2-r0 and_r1-r0-r1_asr_i rsb_r1-r1-r2	sub_r0-r1-r1_ror_i bic_r1-r0-r1_asr_i
cmp_r0-r1 sub_ne_r2-r1_i asr_r3-r3-r1 rsb_r1-r3_i and_r3-r2-r1_asr_i orr_r3-r2-r3	cmp_r1-r0 sub_ne_r2-r1_i orr_r3-r2-r2
tst_r0-r1 mvn_ne_r0-r2 mvn_r1-r0 bic_r1-r2-r1 and_r0-r3-r2 rsb_r2-r1-r0	tst_r0-r1 and_r1-r0-r2 eor_ne_r1-r0-r0 and_r0-r3-r2 rsb_r2-r1-r0
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 orr_r2-r0-r2	tst_r0-r1 unk orr_ge_r2-r1-r2
mov_r0-r1 and_r0-r0-r2_asr_i tst_r3-r2 add_eq_r0-r0-r2 lsr_r1-r0_i	and_r0-r1-r2_asr_i tst_r3-r2 add_eq_r0-r0-r2 lsr_r1-r0_i
bic_r0-r0-r1 rsb_r0-r2-r0 mov_r2-r0 and_r2-r0-r2_asr_i	bic_r0-r0-r1 rsb_r0-r2-r0 and_r2-r0-r0_asr_i
cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r3 sub_r1-r0-r2 orr_r3-r1-r0 rsb_r1-r3_i eor_r1-r2-r1	mov_r2-r3 sub_r1-r0-r2 orr_r3-r1-r0 rsb_r1-r3_i eor_r1-r2-r1
mvn_r0-r1 sub_r1-r0-r1 eor_r2-r0_i orr_r2-r2-r1 lsl_r0-r2_i	add_r2-r1_i eor_r2-r2-r2_ror_i unk lsl_r0-r0_i
eor_r0-r0-r1 mov_r2-r0 orr_r3-r2-r1 bfi_r3-r3_i_i and_r0-r3-r2	eor_r0-r0-r1 orr_r3-r0-r1 bfi_r3-r3_i_i and_r0-r3-r0
cmp_r0-r1 orr_cs_r2-r0_i lsl_r1-r3_i rsb_r0-r2-r1_lsl_i	cmp_r0-r1 orr_cs_r2-r0_i rsb_r0-r2-r3_lsl_i
mov_r0-r1 cmp_r2-r3 mov_ls_r2-r0 sub_lt_r2-r2-r3_ror_i orr_r1-r3-r2_asr_i and_r0-r3-r1	orr_r0-r3-r3
rsb_r0-r0_i rsb_r1-r0-r2 rsb_r3-r2-r1 add_r3-r2-r3 add_r3-r3_i	rsb_r0-r0_i rsb_r1-r0-r2 add_r3-r1_i
and_r0-r1-r2_lsl_i rsb_r1-r3_i add_r1-r1_i eor_r1-r1-r2_lsl_i eor_r0-r0-r1_lsl_i mov_r1-r0 bic_r1-r1_i	and_r0-r1-r2_lsl_i rsb_r1-r3_i add_r1-r1_i eor_r1-r1-r2_lsl_i eor_r0-r0-r1_lsl_i bic_r1-r0_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 orr_r1-r2_i	orr_r1-r0_i
add_r0-r1-r0_asr_i add_r2-r0-r0_lsl_i rsb_r3-r0-r2_lsr_i and_r2-r2-r0_lsr_i rsb_r1-r3-r2 orr_r2-r1-r0 eor_r2-r0-r2	add_r0-r1-r0_asr_i add_r2-r0-r0_lsl_i rsb_r3-r0-r2_lsr_i and_r2-r2-r0_lsr_i rsb_r1-r3-r2 bic_r2-r1-r0
orr_r0-r0-r1 rsb_r2-r1-r0 bfi_r3-r2_i_i	bic_r2-r0-r1 bfi_r3-r2_i_i
add_r0-r1_i add_r2-r0_i	add_r2-r1_i
rsb_r0-r0-r1 lsr_r1-r0_i bic_r0-r0_i lsr_r1-r0-r1 asr_r2-r1_i orr_r3-r0-r2	rsb_r0-r0-r1 lsr_r1-r0_i bic_r0-r0_i lsr_r1-r0-r1 orr_r3-r0-r1_asr_i
eor_r0-r1-r2_asr_i lsl_r1-r1_i mov_r3-r1 cmp_r0-r3 mov_eq_r1-r3 rsb_r3-r1-r3	sub_r3-r3-r3
bfi_r0-r1_i_i mov_r2-r1 rsb_r2-r0-r2_asr_i sub_r3-r2-r3_lsr_i orr_r3-r3-r1 add_r2-r1-r2_lsr_i sub_r2-r2-r3_lsl_i	bfi_r0-r1_i_i rsb_r2-r0-r1_asr_i sub_r3-r2-r3_ror_i add_r2-r1-r2_lsr_i orr_r3-r3-r1 sub_r2-r2-r3_lsl_i
orr_r0-r0_i rsb_r1-r1-r0 rsb_r2-r1_i add_r0-r1_i lsl_r1-r0_i mvn_r0-r1 sub_r2-r2-r0 bfi_r0-r2_i_i	orr_r0-r0_i rsb_r1-r1-r0 rsb_r2-r1_i add_r0-r1_i mvn_r0-r0_lsl_i sub_r2-r2-r0 bfi_r0-r2_i_i
mvn_r0-r1 and_r2-r0-r1_lsr_i mvn_r3-r1 tst_r1_i mov_ne_r1-r3 add_r3-r1-r2_ror_i eor_r0-r3-r2_lsr_i	mvn_r0-r1 tst_r1_i and_r2-r0-r1_lsr_i mov_ne_r1-r0 add_r3-r1-r2_ror_i eor_r0-r3-r2_asr_i
orr_r0-r1-r0 bic_r0-r0-r1 eor_r2-r3-r0 and_r0-r2-r1 orr_r2-r0_i rsb_r3-r2_i mov_r2-r3	and_r0-r3-r1 orr_r2-r0_i rsb_r2-r2_i
bfi_r0-r1_i_i cmp_r2-r0 mov_ne_r3-r2 mov_eq_r3-r0 mvn_r0-r3	mvn_r0-r2
mov_r0-r1 lsl_r1-r0_i and_r2-r1-r0 lsl_r2-r2_i	and_r0-r1-r1_lsl_i mov_r2-r0_lsl_i
eor_r0-r1_i mvn_r2-r3 mvn_r1-r0 orr_r0-r3-r2 orr_r2-r1-r0 orr_r2-r1-r2_asr_i	unk
orr_r0-r1-r0 add_r2-r1_i rsb_r2-r2-r3_lsr_i eor_r2-r0-r2_ror_i mov_r0-r2 ror_r2-r0_i add_r1-r2-r0_ror_i	orr_r0-r1-r0 add_r2-r1_i rsb_r2-r2-r3_lsr_i eor_r0-r0-r2_ror_i ror_r2-r0_i add_r1-r2-r0_ror_i
orr_r0-r0-r1_lsl_i mvn_r2-r0 bic_r1-r3-r2 sub_r3-r3-r0_lsl_i eor_r2-r1-r3_lsr_i	orr_r0-r0-r1_lsl_i and_r1-r0-r3 sub_r3-r3-r0_lsl_i eor_r2-r1-r3_lsr_i
rsb_r0-r1_i add_r1-r0-r2 asr_r0-r2_i and_r1-r1-r0 rsb_r0-r1-r0 orr_r3-r0-r1 rsb_r0-r3-r0	rsb_r0-r1_i add_r1-r0-r2 bic_r0-r1-r2_asr_i rsb_r0-r1-r0
mov_r0-r1 rsb_r2-r0-r2_lsl_i	rsb_r2-r1-r2_lsl_i
orr_r0-r0_i cmp_r0-r1 orr_cc_r1-r1-r2 mvn_r2-r1 ror_r1-r2_i	orr_r0-r0_i cmp_r0-r1 orr_cc_r1-r1-r2 mvn_r1-r1_ror_i
and_r0-r0-r1 orr_r2-r0-r3 orr_r1-r2_i eor_r1-r1-r0 bfi_r3-r1_i_i orr_r3-r3_i	and_r0-r0-r1 orr_r1-r3_i bic_r1-r1-r0 orr_r3-r3_i bfi_r3-r1_i_i
tst_r0_i eor_ne_r0-r1-r2 rsb_r3-r3-r0 orr_r0-r3-r2 mov_r2-r0 orr_r2-r2-r0	tst_r0_i eor_ne_r0-r1-r2 rsb_r3-r3-r0 orr_r2-r2-r3
asr_r0-r0-r1 sub_r2-r1-r0_lsl_i lsr_r0-r2_i and_r2-r0-r2_lsl_i and_r1-r2-r0 orr_r3-r2_i add_r1-r2-r1_ror_i rsb_r0-r1-r3	asr_r0-r0-r1 sub_r2-r1-r0_lsl_i lsr_r0-r2_i and_r2-r0-r2_lsl_i mov_r3_i sub_r0-r3-r2_ror_i
eor_r0-r1-r2 ror_r2-r0_i mvn_r3-r2 and_r2-r2-r3 bic_r1-r3-r2 add_r2-r1-r1	eor_r0-r1-r2 ror_r2-r0_i mvn_r3-r2 add_r2-r3-r3
asr_r0-r1_i rsb_r1-r0-r2	sub_r1-r2-r1_asr_i
lsl_r0-r1-r2 orr_r2-r1_i sub_r0-r0-r2_lsr_i rsb_r3-r0_i and_r2-r3_i eor_r2-r2-r0 asr_r3-r0-r2	lsl_r0-r1-r2 sub_r0-r0-r1_lsr_i rsb_r3-r0_i and_r2-r3_i eor_r2-r2-r0 asr_r3-r0-r2
mvn_r0-r1 mvn_r2-r0	mov_r2-r1
orr_r0-r1-r2_ror_i rsb_r3-r0-r1 mov_r2-r3 and_r0-r2-r3 rsb_r3-r0-r3	bic_r3-r2-r2
add_r0-r1-r0 sub_r2-r0_i ror_r1-r0_i rsb_r3-r1-r2	add_r0-r1-r0 sub_r2-r0_i sub_r3-r2-r0_ror_i
orr_r0-r1-r2_ror_i mvn_r1-r0 bic_r1-r0-r1 mov_r0-r2 bfi_r0-r0_i_i lsl_r3-r1-r0 bfi_r2-r3_i_i	orr_r1-r1-r2_ror_i lsl_r3-r1-r2 bfi_r2-r3_i_i
mvn_r0-r1 rsb_r2-r0-r1 eor_r0-r1-r2	mvn_r0-r1 eor_r0-r0-r0_lsl_i
sub_r0-r1-r2_asr_i add_r2-r2-r0 bfi_r0-r0_i_i rsb_r1-r2_i lsl_r0-r0_i orr_r1-r0-r1_lsr_i mov_r3-r1	sub_r0-r1-r2_asr_i add_r2-r2-r0 bfi_r0-r0_i_i rsb_r1-r2_i lsl_r0-r0_i orr_r3-r0-r1_lsr_i
orr_r0-r1-r2 orr_r2-r1-r0 add_r1-r0-r2 lsr_r0-r0-r2 add_r2-r0-r1 eor_r3-r2-r0_lsr_i and_r0-r3-r0	orr_r0-r1-r2 add_r1-r0-r0 lsr_r0-r0-r0 add_r2-r0-r1 eor_r3-r2-r0_lsr_i and_r0-r3-r0
tst_r0-r1 add_eq_r2-r0-r0 eor_eq_r2-r3-r1_asr_i add_r2-r2-r1 mvn_r3-r2 bic_r1-r3_i bfi_r2-r1_i_i ror_r2-r2_i orr_r0-r1-r3_lsl_i eor_r1-r0-r2_lsl_i	tst_r0-r1 eor_eq_r2-r3-r1_asr_i add_r2-r2-r1 mvn_r3-r2 bic_r1-r3_i bfi_r2-r1_i_i lsr_r2-r2_i orr_r0-r1-r3_lsl_i eor_r1-r0-r2_lsl_i
orr_r0-r1_i sub_r2-r0_i rsb_r1-r3-r2_lsr_i	sub_r2-r1_i rsb_r1-r3-r2_lsr_i
orr_r0-r1-r2_asr_i eor_r2-r1_i add_r1-r1-r2_lsl_i mov_r3-r0 sub_r2-r1-r3 sub_r2-r2-r1 add_r1-r1_i sub_r0-r1-r2_asr_i	orr_r0-r1-r2_asr_i eor_r2-r1_i add_r1-r1-r2_lsl_i add_r1-r1_i rsb_r2-r0_i sub_r0-r1-r2_asr_i
eor_r0-r1-r2 mvn_r1-r0 sub_r0-r3_i add_r2-r2-r0_ror_i lsl_r0-r2_i mvn_r3-r1 orr_r1-r3-r0_lsl_i mov_r2-r1	eor_r0-r1-r2 mvn_r1-r0 sub_r0-r3_i add_r2-r2-r0_ror_i bic_r0-r1-r2_lsl_i mvn_r2-r0_asr_i
bfi_r0-r1_i_i rsb_r2-r0_i mov_r1-r3 sub_r0-r2-r3 rsb_r3-r1_i sub_r3-r3-r0_ror_i eor_r1-r3_i orr_r3-r1_i	bfi_r0-r1_i_i rsb_r2-r0_i sub_r0-r2-r3 rsb_r3-r3_i sub_r3-r3-r0_ror_i orr_r3-r3_i
eor_r0-r1-r2_ror_i and_r1-r0-r3 orr_r3-r2-r0_lsl_i mov_r0-r3 and_r3-r1-r0 orr_r3-r3_i	eor_r0-r1-r2_ror_i and_r1-r0-r3 orr_r3-r2-r0_lsl_i and_r3-r1-r3 orr_r3-r3_i
asr_r0-r1-r2 mvn_r3-r1 sub_r3-r0-r3 mvn_r1-r3	mvn_r3-r1 add_r1-r3-r3_asr-r2
cmp_r0_i mov_lt_r1-r2 mov_ge_r1-r3 add_r3-r1-r1_asr_i ror_r2-r3_i sub_r3-r2_i	cmp_r0_i add_cs_r3-r3-r3_asr_i add_lt_r3-r2-r2_asr_i ror_r2-r3_i sub_r3-r2_i
and_r0-r1-r2_lsl_i sub_r1-r2-r1 rsb_r2-r1-r0_asr_i orr_r1-r2-r3 and_r1-r1_i bfi_r2-r1_i_i	and_r0-r1-r2_lsl_i sub_r1-r2-r1 rsb_r2-r1-r0_asr_i orr_r1-r2-r3 bfi_r2-r1_i_i
add_r0-r1_i eor_r2-r0_i mov_r0-r2 eor_r3-r2_i add_r2-r3-r2 lsl_r0-r0_i eor_r1-r2-r0 orr_r2-r0-r1_lsl_i	add_r0-r1_i eor_r2-r0_i eor_r3-r2_i lsl_r0-r2_i add_r2-r3-r2 eor_r1-r2-r0 orr_r2-r0-r1_lsl_i
orr_r0-r1_i asr_r2-r0_i lsr_r3-r2-r2 bfi_r1-r3_i_i	asr_r2-r1_i lsr_r3-r2-r2 bfi_r1-r3_i_i
eor_r0-r1_i ror_r2-r2_i sub_r1-r0-r2	eor_r0-r1_i sub_r1-r0-r2_ror_i
add_r0-r1_i mov_r2-r0	add_r2-r1_i
mov_r0-r1 and_r2-r0-r2 orr_r1-r2-r0 mov_r3-r1 mvn_r2-r1 asr_r1-r2-r3 bic_r3-r1_i mov_r0-r3	mvn_r2-r1 asr_r1-r2-r1 bic_r0-r1_i
sub_r0-r1-r0 and_r0-r0_i rsb_r1-r0_i and_r1-r1_i	sub_r0-r1-r0 unk rsb_r1-r2-r2_lsr_i
cmp_r0-r1 add_ls_r1-r2-r0_lsr_i add_hi_r1-r2-r1_asr_i add_r3-r1_i sub_r3-r3-r0 asr_r0-r3_i and_r3-r1-r0	cmp_r0-r1 add_ls_r1-r2-r0_lsr_i add_hi_r1-r2-r1_asr_i add_r3-r1_i sub_r3-r3-r0 and_r3-r1-r3_asr_i
tst_r0_i mvn_eq_r1-r2 and_eq_r1-r1-r3_asr_i mvn_r2-r1 orr_r2-r2-r3_lsl_i lsl_r1-r3-r2	tst_r0_i mvn_eq_r1-r2 and_eq_r1-r1-r3_asr_i mvn_r2-r1 lsl_r1-r3-r2
tst_r0-r1 mvn_ne_r0-r2 orr_r1-r0-r3_asr_i and_r0-r1-r0 asr_r0-r0-r2 mvn_r3-r0 bic_r3-r3_i	tst_r0-r1 mvn_ne_r0-r2 asr_r0-r0-r2 mvn_r3-r0 bic_r3-r3_i
cmp_r0-r1 rsb_eq_r1-r2-r3_ror_i add_ls_r1-r1_i orr_r2-r2_i lsl_r3-r0-r2 and_r2-r3_i lsl_r0-r2-r3 rsb_r3-r1-r0 sub_r0-r1-r3	cmp_r0-r1 rsb_eq_r1-r2-r3_ror_i add_r0-r1-r1 add_ls_r0-r0_i
cmp_r0-r1 mov_eq_r0-r2 orr_lt_r0-r3-r0 mov_r2-r0 add_r3-r0-r2 bic_r1-r3-r2 mvn_r2-r1	cmp_r0-r1 orr_lt_r0-r3-r0 orr_eq_r0-r2_i unk
asr_r0-r0_i asr_r1-r0_i and_r2-r1-r0 mov_r0-r2 and_r2-r0_i	lsr_r0-r0_i and_r2-r0_i and_r2-r2-r0_ror_i
sub_r0-r1-r2 and_r1-r2-r1 bfi_r3-r0_i_i mvn_r0-r1 orr_r2-r3_i eor_r3-r1-r2 mvn_r2-r0 rsb_r3-r2-r3	sub_r0-r1-r2 and_r1-r2-r1 bfi_r3-r0_i_i orr_r2-r3_i eor_r3-r1-r2 rsb_r3-r1-r3
eor_r0-r1_i lsl_r2-r3_i add_r3-r2-r0 orr_r1-r3_i bic_r2-r3-r1 mvn_r0-r3 orr_r0-r0_i sub_r1-r0-r2	eor_r0-r1_i add_r3-r0-r3_lsl_i and_r1-r0_i unk
and_r0-r1-r0 rsb_r2-r1-r0 asr_r1-r2_i mov_r3-r1 add_r1-r3_i	and_r0-r1-r0 rsb_r2-r1-r0 asr_r1-r2_i add_r1-r1_i
and_r0-r1-r2 bic_r3-r2_i asr_r2-r0_i add_r2-r2-r0 eor_r3-r3-r1 eor_r1-r2-r3_ror_i	and_r0-r1-r2 bic_r3-r2_i add_r2-r0-r0_asr_i eor_r3-r3-r1 eor_r1-r2-r3_ror_i
tst_r0_i rsb_eq_r1-r2_i orr_r2-r0-r3_lsr_i sub_r0-r0-r1_lsl_i sub_r2-r0-r2_ror_i asr_r1-r0-r2 eor_r0-r1-r2 mov_r2-r0 ror_r0-r2_i	tst_r0_i rsb_eq_r1-r2_i orr_r2-r0-r3_lsr_i sub_r0-r0-r1_lsl_i sub_r2-r0-r2_ror_i asr_r1-r0-r2 eor_r0-r1-r2 ror_r0-r0_i
tst_r0-r1 add_ne_r1-r2_i add_eq_r1-r2-r3 orr_r0-r0-r1 eor_r2-r3-r0 eor_r1-r0-r2 eor_r0-r0-r1_lsl_i rsb_r3-r0_i	tst_r0-r1 add_eq_r1-r2-r3 add_ne_r1-r2_i orr_r1-r1-r0 eor_r0-r1-r3_lsl_i rsb_r3-r0_i
lsl_r0-r1-r2 and_r0-r0-r1_lsr_i orr_r1-r3-r2 and_r3-r1-r3 eor_r3-r3-r0	lsl_r0-r1-r2 and_r0-r0-r1_lsr_i eor_r3-r3-r0
orr_r0-r1_i sub_r1-r2-r0_asr_i add_r2-r2_i eor_r2-r2-r1	sub_r1-r2-r1_asr_i add_r2-r2_i eor_r2-r2-r1
cmp_r0-r1 mov_ls_r2-r3 mov_hi_r2-r3 rsb_r2-r0-r2	rsb_r2-r0-r3
add_r0-r0-r1_asr_i sub_r2-r0_i orr_r0-r2_i and_r0-r0_i	mov_r0_i
sub_r0-r1_i add_r0-r0_i	sub_r0-r1_i
cmp_r0-r1 orr_ne_r2-r1-r2_asr_i orr_r1-r2_i lsr_r3-r1_i	cmp_r1-r0 orr_ne_r2-r1-r2_asr_i mov_r3-r2_lsr_i
eor_r0-r1_i rsb_r0-r2-r0 ror_r3-r0-r1 bfi_r0-r3_i_i and_r2-r0_i	eor_r0-r1_i rsb_r0-r2-r0 and_r2-r0_i
and_r0-r0-r1_ror_i sub_r2-r3_i cmp_r1-r0 sub_lt_r3-r2-r3 add_r3-r3-r0	and_r0-r0-r1_ror_i cmp_r1-r0 mvn_lt_r3_i add_r3-r3-r0
eor_r0-r1-r2_lsr_i add_r3-r0-r1_lsr_i sub_r3-r2-r3 ror_r2-r1_i add_r0-r2-r3 sub_r1-r3-r0_lsl_i	eor_r3-r1-r2_lsr_i sub_r0-r2-r3 sub_r3-r0-r1_lsr_i sub_r1-r3-r0_lsl_i
bfi_r0-r1_i_i eor_r2-r0_i sub_r3-r1-r0 eor_r0-r3-r0_asr_i rsb_r1-r2_i eor_r1-r0-r1_asr_i bic_r1-r0-r1	bfi_r0-r1_i_i eor_r2-r0_i sub_r3-r1-r0 eor_r0-r3-r0_asr_i rsb_r1-r2_i and_r1-r0-r1_asr_i
orr_r0-r1-r2 ror_r1-r2-r2 mov_r3-r0 ror_r0-r3-r1 lsl_r2-r0_i lsl_r1-r2_i orr_r3-r1-r2_lsl_i add_r0-r3_i	orr_r0-r1-r2 ror_r1-r2-r2 ror_r0-r0-r1 mov_r3-r0_lsl_i orr_r3-r3-r3_lsl_i orr_r0-r3_i
cmp_r0-r1 rsb_eq_r1-r0-r1_lsl_i sub_r0-r0-r1 bic_r1-r2-r0 rsb_r2-r0-r1_lsl_i add_r3-r2-r0	cmp_r0-r1 rsb_eq_r1-r0-r1_lsl_i sub_r0-r0-r1 bic_r1-r2-r0 lsl_r3-r1_i
bfi_r0-r0_i_i and_r1-r0_i mov_r0-r1 mvn_r2-r1 add_r0-r2-r0_lsr_i bfi_r0-r0_i_i add_r1-r0_i	and_r1-r0_i orr_r3-r1-r1_lsl_i rsb_r1-r3_i
eor_r0-r1-r2 lsl_r3-r0-r1 tst_r2_i rsb_ne_r2-r1-r3_ror_i asr_r0-r3_i sub_r1-r2-r0	eor_r0-r1-r2 lsl_r3-r0-r1 tst_r2_i rsb_ne_r2-r1-r3_ror_i sub_r1-r2-r3_asr_i
rsb_r0-r0-r1 orr_r0-r0-r2 eor_r1-r0_i mov_r3-r1 orr_r0-r0-r3 eor_r1-r0_i orr_r0-r3-r1 rsb_r2-r3-r0	rsb_r0-r0-r1 orr_r0-r0-r2 and_r2-r0_i eor_r2-r2_i
eor_r0-r1_i rsb_r0-r0-r2 sub_r0-r0_i lsr_r1-r0_i add_r3-r0-r1 bic_r0-r3_i eor_r0-r0-r3_asr_i	eor_r0-r1_i rsb_r0-r0-r2 sub_r0-r0_i add_r3-r0-r0_lsr_i bic_r0-r3_i eor_r0-r0-r3_asr_i
tst_r0-r1 eor_eq_r1-r2-r1 orr_r2-r3-r1_asr_i eor_r3-r0-r2_lsr_i orr_r1-r3_i bfi_r2-r1_i_i rsb_r3-r2_i and_r0-r3_i	tst_r0-r1 eor_ge_r1-r2-r1 orr_r2-r3-r1_asr_i rsb_r3-r2_i and_r0-r3_i
ror_r0-r0_i add_r1-r2-r1 bic_r2-r1-r0 rsb_r1-r2-r3 bic_r0-r1-r2 mov_r3-r0 sub_r2-r3_i	add_r1-r2-r1 bic_r2-r1-r0_ror_i rsb_r1-r2-r3 bic_r0-r1-r2 sub_r2-r0_i
and_r0-r1_i and_r0-r0_i asr_r1-r2_i rsb_r2-r3-r1 rsb_r3-r2_i sub_r1-r0-r3_lsr_i orr_r1-r1_i	and_r0-r1_i rsb_r2-r3-r2_asr_i rsb_r3-r2_i sub_r1-r0-r3_lsr_i orr_r1-r1_i
and_r0-r1-r2_lsr_i and_r2-r1-r0 mov_r0-r3 add_r1-r0_i eor_r1-r2-r1_ror_i bic_r1-r1_i bfi_r1-r1_i_i	and_r0-r1-r2_lsr_i add_r1-r3_i eor_r1-r0-r1_ror_i bic_r1-r1_i bfi_r1-r1_i_i
bfi_r0-r0_i_i orr_r1-r1-r0_asr_i asr_r2-r1_i add_r2-r2-r1_lsl_i orr_r3-r2_i rsb_r2-r1-r3_asr_i add_r1-r1-r2 rsb_r1-r1_i	bfi_r0-r0_i_i orr_r1-r1-r0_asr_i asr_r2-r1_i add_r2-r2-r1_lsl_i asr_r1-r2_i rsb_r1-r1_i
orr_r0-r0-r1 rsb_r2-r0-r1_ror_i eor_r1-r0-r2_ror_i rsb_r1-r1_i lsr_r3-r1_i mov_r0-r3 orr_r0-r3-r0 add_r1-r0-r0_lsl_i	orr_r0-r0-r1 rsb_r2-r0-r1_ror_i eor_r1-r0-r2_ror_i rsb_r1-r1_i lsr_r3-r1_i add_r1-r3-r3_lsl_i
cmp_r0_i eor_ne_r1-r1_i eor_eq_r1-r2-r0_ror_i tst_r1_i add_ne_r1-r2_i add_eq_r1-r3-r2 rsb_r3-r1_i orr_r3-r0-r3	cmp_r0_i eor_eq_r1-r2-r0_ror_i tst_r1_i add_ne_r1-r2_i add_eq_r1-r3-r2 rsb_r3-r1_i orr_r3-r0-r3
rsb_r0-r1-r2 orr_r3-r1-r0 mov_r1-r3 eor_r2-r0-r3_ror_i add_r1-r3-r1 add_r2-r2-r1_asr_i eor_r3-r3-r2_ror_i sub_r3-r3-r2	rsb_r0-r1-r2 orr_r3-r1-r0 add_r1-r3-r3 eor_r2-r0-r3_ror_i add_r2-r2-r1_asr_i eor_r3-r3-r2_ror_i sub_r3-r3-r2
cmp_r0_i orr_ls_r1-r2-r3 orr_r3-r1_i mvn_r1-r0 rsb_r2-r1-r3 bfi_r3-r2_i_i mov_r0-r3 ror_r0-r0_i	cmp_r0_i orr_ls_r1-r2-r3 orr_r3-r1_i mvn_r1-r0 rsb_r2-r1-r3 bfi_r3-r2_i_i ror_r0-r3_i
bfi_r0-r1_i_i mvn_r2-r0 eor_r3-r1_i orr_r0-r2-r3 asr_r3-r0-r1 sub_r0-r1-r3_lsl_i and_r3-r0_i	and_r3-r1_i
and_r0-r0_i lsr_r1-r1-r0 cmp_r0_i mov_ne_r0-r1 lsr_r2-r0-r0	and_r0-r0_i cmp_r0_i lsr_ne_r0-r1-r0 lsr_r2-r0-r0
lsr_r0-r1-r1 eor_r1-r2_i bfi_r3-r0_i_i bic_r0-r1-r0 rsb_r2-r1-r0 rsb_r0-r2-r3_lsl_i	lsr_r0-r1-r1 eor_r1-r2_i bfi_r3-r0_i_i and_r0-r0-r1 add_r0-r0-r3_lsl_i
tst_r0-r1 sub_ne_r2-r0-r3 add_ne_r2-r3-r0_asr_i rsb_r1-r3-r2_ror_i and_r1-r1_i and_r0-r3-r1_ror_i	tst_r0-r1 add_ne_r2-r3-r0_asr_i rsb_r1-r3-r2_ror_i and_r1-r1_i and_r0-r3-r1_ror_i
cmp_r0-r1 and_ne_r1-r2-r1 add_eq_r1-r3-r3 rsb_r1-r1-r2 sub_r1-r3-r1_lsr_i	cmp_r0-r1 sub_eq_r1-r2-r3_lsl_i bic_ne_r1-r2-r1 sub_r1-r3-r1_lsr_i
mvn_r0-r1 mvn_r2-r0 cmp_r1-r0 sub_cs_r2-r0-r2 orr_cc_r2-r1_i orr_r0-r2_i	mvn_r2-r1_ror_i cmp_r1_i orr_cc_r2-r1_i orr_r0-r2_i
tst_r0_i orr_eq_r0-r1_i mov_r2-r0 sub_r3-r2_i orr_r3-r2-r3	tst_r0_i orr_eq_r0-r1_i sub_r3-r0_i orr_r3-r0-r3
mvn_r0-r1 rsb_r1-r2-r0 and_r3-r3-r1 mov_r2-r3 mov_r0-r2 bfi_r0-r0_i_i mvn_r3-r0	mvn_r0-r1 rsb_r1-r2-r0 and_r0-r3-r1 bfi_r0-r0_i_i mvn_r3-r0
tst_r0_i sub_eq_r1-r0-r2_lsr_i mvn_r2-r1 sub_r3-r2_i add_r0-r3_i rsb_r1-r3-r0	mov_r1_i
orr_r0-r1-r2_lsl_i add_r1-r1-r3 eor_r3-r1-r0_asr_i asr_r0-r1-r0 eor_r2-r3-r0 mov_r3-r2 sub_r1-r3_i	orr_r0-r1-r2_lsl_i add_r1-r1-r3 eor_r3-r1-r0_asr_i asr_r0-r1-r0 eor_r2-r3-r0 sub_r1-r2_i
cmp_r0-r1 and_cs_r2-r3-r2 and_r3-r3-r0 ror_r1-r2-r3 bic_r3-r1_i and_r2-r3_i lsr_r2-r2_i	bic_r2-r2-r2
cmp_r0-r1 and_lt_r2-r3-r2 and_ge_r2-r2-r1 orr_r0-r2_i sub_r0-r0-r2 lsr_r2-r0-r1	cmp_r0-r1 and_lt_r2-r3-r2 mov_r0_i bic_lt_r0-r0-r2 lsr_r2-r0-r1
bfi_r0-r1_i_i add_r1-r0-r2_lsr_i eor_r0-r0-r1 add_r2-r0_i orr_r3-r2_i and_r0-r3-r0 sub_r2-r3-r0 ror_r0-r2_i	bfi_r0-r1_i_i add_r1-r0-r2_lsr_i eor_r0-r0-r1 add_r2-r0_i orr_r3-r2_i bic_r2-r3-r0 ror_r0-r2_i
eor_r0-r1-r2 mvn_r3-r0 add_r2-r0_i orr_r2-r2_i orr_r2-r2_i eor_r1-r3_i eor_r0-r2-r1	eor_r0-r1-r2 mvn_r3-r0 add_r2-r0_i eor_r1-r3_i orr_r2-r2_i eor_r0-r2-r1
tst_r0-r1 add_ne_r2-r0-r2_ror_i lsl_r2-r2-r1 add_r3-r2_i add_r2-r3-r3 lsl_r2-r2-r3 lsr_r1-r2_i mvn_r3-r1	tst_r0-r1 add_ne_r2-r0-r2_ror_i lsl_r2-r2-r1 add_r3-r2_i add_r2-r3-r3 lsl_r2-r2-r3 mvn_r3-r2_lsr_i
bic_r0-r1_i add_r1-r0-r2_ror_i rsb_r0-r1-r3 eor_r3-r1-r0 mvn_r0-r3 orr_r0-r3-r0_lsl_i lsr_r2-r0_i	bic_r0-r1_i add_r1-r0-r2_ror_i rsb_r0-r1-r3 eor_r3-r1-r0 unk lsr_r2-r0_i
bfi_r0-r0_i_i mov_r1-r2 tst_r3-r2 and_eq_r1-r1-r0 orr_r3-r1_i orr_r0-r1-r3_lsr_i sub_r0-r0-r2	bfi_r0-r0_i_i mov_r1-r2 tst_r3-r2 and_eq_r1-r1-r0 orr_r0-r1-r1_lsr_i sub_r0-r0-r2
and_r0-r1-r2_ror_i cmp_r2_i add_ne_r1-r3-r2 add_eq_r1-r1_i mov_r2-r1 eor_r0-r2-r0_lsr_i	cmp_r2_i and_r0-r1-r2_ror_i add_r1-r1_i add_ne_r1-r3-r2 eor_r0-r1-r0_lsr_i
bic_r0-r1_i tst_r0_i rsb_ne_r2-r1-r3 rsb_eq_r2-r2_i eor_r0-r3-r2_asr_i orr_r0-r0_i	tst_r1_i rsb_ne_r2-r1-r3 rsb_eq_r2-r2_i eor_r0-r3-r2_asr_i orr_r0-r0_i
orr_r0-r1-r0_asr_i orr_r2-r1-r0_ror_i orr_r0-r2-r0 rsb_r2-r0_i bfi_r1-r0_i_i rsb_r3-r2-r1	orr_r0-r1-r0_asr_i orr_r2-r0-r0_ror_i bfi_r1-r2_i_i rsb_r2-r2_i rsb_r3-r2-r1
eor_r0-r1-r2_asr_i add_r2-r1-r2 orr_r0-r0-r2 orr_r2-r0_i and_r0-r2-r1 and_r2-r0-r1	add_r0-r1-r2 orr_r0-r0_i unk and_r2-r1-r0
ror_r0-r1-r0 sub_r2-r1_i rsb_r0-r0-r2_lsl_i mov_r1-r0 bic_r1-r1_i add_r1-r1_i and_r2-r1_i rsb_r2-r2_i	ror_r0-r1-r0 sub_r2-r0_i and_r2-r2_i
rsb_r0-r1-r2 sub_r1-r3_i add_r3-r0-r3_lsl_i rsb_r3-r1-r3 add_r2-r3-r1 add_r1-r2_i eor_r0-r3_i and_r3-r1-r0_lsl_i	rsb_r0-r1-r2 sub_r1-r3_i add_r3-r0-r3_lsl_i add_r2-r3_i rsb_r3-r1-r3 eor_r0-r3_i and_r3-r2-r0_lsl_i
cmp_r0_i and_cs_r1-r0_i rsb_r2-r3-r1 cmp_r3-r2 rsb_lt_r0-r2-r1_asr_i add_r2-r1-r0_lsr_i lsl_r0-r2_i and_r0-r0_i	mov_r0_i
mvn_r0-r1 orr_r2-r0-r3 lsr_r1-r2-r2 orr_r3-r3-r1_asr_i and_r1-r3-r1_ror_i orr_r3-r1_i	unk lsr_r1-r2-r2 orr_r3-r3-r1_asr_i and_r1-r3-r1_ror_i orr_r3-r1_i
tst_r0_i and_eq_r1-r2-r0 eor_r3-r1_i sub_r1-r2-r3_lsl_i and_r2-r1_i add_r2-r2_i rsb_r0-r3-r2	tst_r0_i and_eq_r1-r2-r0 and_r2-r2_i eor_r3-r1_i add_r2-r2_i rsb_r0-r3-r2
mov_r0-r1 eor_r2-r2-r0_ror_i add_r1-r0-r2_lsr_i add_r0-r1_i mvn_r2-r0 eor_r2-r2-r0_lsr_i	eor_r2-r2-r1_ror_i add_r1-r1-r2_lsr_i add_r0-r1_i mvn_r2-r0 eor_r2-r2-r0_lsr_i
add_r0-r1_i sub_r2-r0_i rsb_r3-r1-r3_lsr_i sub_r2-r2_i lsr_r0-r3_i rsb_r2-r0-r2 eor_r2-r2_i	add_r2-r1_i rsb_r3-r1-r3_lsr_i sub_r2-r2_i sub_r2-r2-r3_lsr_i eor_r2-r2_i
orr_r0-r1-r0_asr_i sub_r1-r0-r2 eor_r0-r1-r3 and_r0-r0-r1 rsb_r3-r2-r0_asr_i ror_r0-r3_i and_r3-r0-r3 orr_r0-r3-r0	orr_r0-r1-r0_asr_i sub_r1-r0-r2 bic_r0-r1-r3 rsb_r3-r2-r0_asr_i ror_r0-r3_i
cmp_r0_i mvn_cc_r0-r1 and_r2-r3-r0 mov_r3-r0 sub_r3-r3_i bic_r3-r2-r3	cmp_r0_i mvn_cc_r0-r1 and_r2-r3-r0 sub_r3-r0_i bic_r3-r2-r3
and_r0-r1_i tst_r2_i and_eq_r2-r2-r0_lsr_i mvn_r0-r1 rsb_r1-r2-r0	mvn_r1-r1 tst_r2_i rsb_ne_r1-r2-r1
mov_r0-r1 and_r2-r1-r0 add_r1-r1-r1_asr_i mvn_r3-r2 and_r3-r1-r3_lsr_i add_r1-r3_i mov_r0-r3 asr_r2-r0-r1	mvn_r3-r1 add_r1-r1-r1_ror_i and_r3-r1-r3_lsr_i add_r1-r3_i lsr_r2-r1-r1
tst_r0_i mvn_eq_r0-r1 add_r1-r2-r0 ror_r2-r3_i ror_r0-r1-r2 add_r3-r0-r0 orr_r1-r3-r0	tst_r0_i mvn_eq_r0-r1 add_r1-r2-r0 ror_r2-r3_i ror_r0-r1-r2 orr_r1-r0-r0_lsl_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 orr_r1-r2_i mvn_r0-r1 sub_r1-r0-r1_lsr_i sub_r2-r0-r1_asr_i	orr_r2-r1_i add_r1-r2-r2_lsr_i rsb_r2-r2-r1_asr_i
cmp_r0-r1 add_cc_r2-r0-r3_asr_i cmp_r2-r1 and_hi_r1-r1-r0 mov_r3-r1 and_r1-r3-r2_lsl_i add_r3-r1-r1	cmp_r0-r1 add_cc_r2-r0-r3_asr_i cmp_r2-r1 and_hi_r1-r1-r0 and_r1-r1-r2_lsl_i add_r3-r1-r1
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r3 lsl_r1-r2-r0 orr_r1-r1_i eor_r1-r1-r3 bfi_r3-r1_i_i sub_r2-r3-r1_lsl_i	tst_r0-r1 lsl_ls_r1-r3-r0 lsl_ne_r1-r0-r0 orr_r1-r1_i eor_r1-r1-r3 bfi_r3-r1_i_i sub_r2-r3-r1_lsl_i
sub_r0-r1-r0_lsr_i eor_r2-r1-r3 and_r3-r2-r0 bic_r0-r2-r0 sub_r3-r3-r0_lsl_i mov_r1-r3	sub_r0-r1-r0_lsr_i eor_r2-r1-r3 and_r3-r2-r0 bic_r0-r2-r0 sub_r1-r3-r0_lsl_i
mvn_r0-r1 mvn_r2-r0 sub_r1-r2_i rsb_r0-r1-r2_ror_i add_r3-r0_i mvn_r1-r0 rsb_r2-r1_i sub_r2-r2-r3_asr_i	rsb_r3-r1-r1_ror_i add_r0-r3_i add_r3-r0_i add_r2-r0_i sub_r2-r2-r3_asr_i
bic_r0-r0_i asr_r1-r0_i add_r0-r0-r1 add_r2-r0-r3 eor_r3-r2_i asr_r0-r3_i and_r1-r0-r3_asr_i	bic_r0-r0_i add_r0-r0-r0_asr_i add_r2-r0-r3 eor_r3-r2_i asr_r0-r3_i and_r1-r0-r3_asr_i
eor_r0-r1-r0_ror_i sub_r0-r0-r1_lsr_i cmp_r2-r0 sub_ge_r2-r1-r0_asr_i mov_r0-r3 and_r3-r0-r2	eor_r0-r1-r0_ror_i sub_r0-r0-r1_lsr_i cmp_r2-r0 sub_ge_r2-r1-r0_asr_i and_r3-r3-r2
rsb_r0-r1-r0 rsb_r2-r1_i lsl_r3-r2_i and_r1-r3-r0 mvn_r2-r1 mvn_r1-r2	rsb_r0-r1-r0 rsb_r2-r1_i and_r1-r0-r2_lsl_i
mov_r0-r1 eor_r2-r1_i and_r0-r0_i lsl_r0-r0-r0 rsb_r3-r1-r2_lsr_i mvn_r2-r3 and_r1-r0-r2_lsl_i	and_r0-r1_i lsl_r0-r0-r0 rsb_r3-r1-r1_ror_i mvn_r2-r3 and_r1-r0-r2_lsl_i
rsb_r0-r0-r1 mvn_r1-r2 and_r1-r0-r1_asr_i tst_r1-r2 add_ne_r3-r2-r3 orr_r2-r3-r2	rsb_r0-r0-r1 bic_r1-r0-r2_asr_i tst_r1-r2 add_ne_r3-r2-r3 orr_r2-r3-r2
eor_r0-r0_i eor_r1-r0-r2 add_r3-r0-r1 sub_r2-r3_i orr_r3-r2-r0 bfi_r1-r3_i_i	eor_r0-r0_i eor_r1-r0-r2 unk bfi_r1-r3_i_i
rsb_r0-r0-r1 add_r2-r0_i orr_r0-r2_i rsb_r3-r0_i tst_r0-r2 orr_ne_r0-r0-r3 mvn_r1-r0	rsb_r0-r0-r1 add_r2-r0_i orr_r0-r2_i rsb_r3-r0_i orr_r0-r0-r3 mvn_r1-r0
mvn_r0-r1 and_r0-r0_i rsb_r0-r0_i mov_r1-r0 eor_r2-r3_i eor_r2-r2_i rsb_r0-r2-r1 bic_r2-r0_i	unk and_r0-r1_i rsb_r0-r3-r0 bic_r2-r0_i
add_r0-r1-r2_asr_i rsb_r2-r1-r0_ror_i mov_r1-r0 lsr_r0-r1_i rsb_r0-r0_i eor_r1-r2_i sub_r1-r1-r0_lsl_i	add_r0-r1-r2_asr_i rsb_r2-r1-r0_ror_i lsr_r0-r0_i rsb_r0-r0_i eor_r1-r2_i sub_r1-r1-r0_lsl_i
add_r0-r0-r1_asr_i rsb_r0-r0_i ror_r1-r0_i mvn_r2-r1 rsb_r1-r1-r2 rsb_r3-r1-r2 rsb_r2-r0-r3	add_r0-r0-r1_asr_i rsb_r0-r0_i rsb_r2-r0-r0_ror_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r0 sub_r0-r2-r0_asr_i eor_r2-r1-r0 and_r3-r1-r3 sub_r0-r3_i sub_r0-r0-r2_lsl_i	tst_r0-r1 sub_ne_r0-r3-r0_asr_i sub_eq_r0-r0-r0_asr_i eor_r2-r1-r0 and_r3-r1-r3 sub_r0-r3_i sub_r0-r0-r2_lsl_i
tst_r0-r1 and_ne_r2-r2-r0_lsl_i sub_r0-r2-r3 sub_r1-r2-r0 eor_r1-r1_i sub_r0-r1_i	eor_r1-r3_i sub_r0-r1_i
asr_r0-r0_i and_r0-r1-r0 sub_r2-r3-r0_lsr_i tst_r2-r0 orr_ne_r2-r0_i mov_r0-r2	and_r0-r1-r0_asr_i sub_r2-r3-r0_lsr_i tst_r2-r0 orr_ne_r2-r0_i mov_r0-r2
add_r0-r0_i mov_r1-r0 orr_r0-r2-r0 sub_r2-r0-r1 sub_r1-r1-r2 sub_r0-r1-r2_lsr_i sub_r1-r0-r1	add_r0-r0_i bic_r2-r2-r0 sub_r0-r1-r2_lsr_i sub_r1-r0-r1
rsb_r0-r1_i mvn_r2-r1 add_r1-r2-r1 sub_r3-r3-r0 and_r1-r3-r1 and_r2-r1-r3_ror_i	rsb_r0-r1_i sub_r3-r3-r0 and_r2-r3-r3_ror_i
orr_r0-r1_i bfi_r2-r0_i_i bfi_r0-r1_i_i sub_r1-r2-r0 add_r1-r1_i and_r1-r1_i	add_r1-r2_i and_r1-r1_i
eor_r0-r0_i and_r1-r0-r2 and_r0-r0-r3_lsl_i cmp_r1-r2 and_ge_r3-r0-r1 orr_r0-r0-r3 add_r1-r2-r0_lsr_i	eor_r0-r0_i and_r1-r0-r2 and_r0-r0-r3_lsl_i cmp_r1-r2 orr_lt_r0-r0-r3 add_r1-r2-r0_lsr_i
add_r0-r0-r1 add_r0-r0-r0_ror_i rsb_r2-r3_i rsb_r2-r2_i bic_r1-r0-r2 sub_r1-r1_i ror_r0-r1-r1	add_r0-r0-r1 add_r0-r0-r0_ror_i add_r2-r3_i bic_r1-r0-r2 sub_r1-r1_i ror_r0-r1-r1
tst_r0-r1 orr_eq_r1-r0-r2_ror_i sub_r2-r0-r1 and_r0-r3-r2 eor_r0-r3-r0 orr_r2-r2-r0_asr_i and_r2-r0-r2_asr_i	tst_r0-r1 orr_eq_r1-r0-r2_ror_i sub_r2-r0-r1 bic_r0-r3-r2 orr_r2-r2-r0_asr_i and_r2-r0-r2_asr_i
tst_r0-r1 sub_ne_r2-r2-r0_ror_i rsb_r1-r2-r3_lsr_i bic_r3-r2_i and_r2-r3-r1 and_r3-r2_i mov_r1-r2 eor_r3-r3-r1	tst_r0-r1 sub_ne_r2-r2-r0_ror_i rsb_r1-r2-r3_lsr_i bic_r2-r2_i and_r2-r1-r2 bic_r3-r2_i
orr_r0-r1-r2 orr_r1-r2-r1 sub_r3-r1-r0 mov_r0-r3 eor_r1-r2_i rsb_r3-r0-r1	eor_r3-r2_i
add_r0-r1-r1_lsl_i eor_r2-r3-r0 orr_r2-r2-r3 orr_r3-r3_i add_r1-r2-r2_asr_i orr_r3-r3-r2 rsb_r2-r3-r1_asr_i rsb_r1-r2-r1_asr_i	add_r0-r1-r1_lsl_i orr_r2-r3-r0 orr_r3-r2_i add_r1-r2-r2_asr_i rsb_r2-r3-r1_asr_i rsb_r1-r2-r1_asr_i
cmp_r0_i sub_lt_r1-r1_i sub_ge_r1-r1-r2 mvn_r2-r1 and_r0-r2_i add_r1-r0_i mvn_r3-r1	cmp_r0_i sub_ge_r1-r1-r2 mvn_r2-r1 and_r0-r2_i add_r1-r0_i mvn_r3-r1
lsr_r0-r1_i rsb_r2-r3-r1 add_r3-r3_i eor_r1-r0-r3 mov_r0-r2 add_r0-r0_i sub_r1-r0-r1_ror_i add_r0-r1-r0	sub_r2-r1-r3 add_r0-r3_i eor_r1-r0-r1_lsr_i add_r0-r2_i sub_r1-r0-r1_ror_i add_r0-r1-r0
and_r0-r0_i orr_r1-r2-r0_ror_i add_r2-r1-r1 rsb_r3-r1_i asr_r0-r3_i add_r3-r2-r1 bic_r0-r0_i add_r3-r0-r3	and_r0-r0_i orr_r1-r2-r0_ror_i rsb_r3-r1_i mov_r0-r3_asr_i add_r3-r1-r1_lsl_i bic_r0-r0_i add_r3-r0-r3
asr_r0-r1_i asr_r2-r0-r0 tst_r2_i add_eq_r0-r2-r3 mov_r2-r0 and_r0-r2-r0_lsl_i	asr_r0-r1_i asr_r2-r0-r0 tst_r2_i add_eq_r0-r2-r3 and_r0-r0-r0_lsl_i
asr_r0-r1-r2 mvn_r3-r0 mvn_r2-r3 cmp_r2-r3 sub_ls_r0-r3-r2 add_r1-r3_i bic_r1-r0-r1	asr_r0-r1-r2 mvn_r3-r0 eor_r2-r0-r3_asr_i orr_r0-r0-r2 rsb_r0-r0-r2_lsl_i add_r1-r3_i bic_r1-r0-r1
bic_r0-r1_i rsb_r2-r0-r3_asr_i and_r1-r2_i mov_r2-r3 eor_r3-r0-r1 bic_r0-r3-r2 rsb_r2-r0_i add_r1-r2-r0_ror_i	rsb_r2-r1-r3_lsr_i and_r0-r2_i orr_r2-r3_i eor_r3-r0-r1 bic_r0-r3-r2 rsb_r2-r0_i add_r1-r2-r0_ror_i
rsb_r0-r1-r2 mov_r2-r3 bic_r3-r2-r0 ror_r0-r0-r0 and_r1-r0-r3_lsl_i orr_r2-r1-r3	rsb_r0-r1-r2 bic_r3-r3-r0 ror_r0-r0-r0 and_r1-r0-r3_lsl_i orr_r2-r1-r3
cmp_r0-r1 mov_ls_r2-r0 mov_hi_r2-r0 bic_r3-r1-r0 add_r1-r3-r2 orr_r1-r1-r0_lsl_i rsb_r2-r1-r0	orr_r1-r1-r0_lsl_i orr_r1-r0-r1 rsb_r2-r1-r0
cmp_r0_i eor_ge_r1-r2-r3 asr_r0-r1_i and_r0-r3-r0 mvn_r1-r0 mvn_r0-r1 eor_r1-r0_i eor_r2-r1_i sub_r2-r0-r2	cmp_r0_i eor_ge_r1-r2-r3 and_r0-r3-r1_lsr_i eor_r2-r0_i sub_r2-r0-r2
tst_r0-r1 rsb_ne_r0-r2-r1_ror_i rsb_eq_r0-r2_i and_r1-r0-r3_lsr_i add_r3-r1_i add_r2-r3-r3 eor_r2-r2-r3 and_r0-r0_i and_r1-r2_i ror_r3-r1-r0	tst_r0-r1 rsb_ne_r0-r2-r1_ror_i rsb_eq_r0-r2_i and_r1-r0-r3_lsr_i add_r3-r1_i and_r0-r0_i eor_r2-r3-r3_lsl_i and_r1-r2_i ror_r3-r1-r0
and_r0-r1_i bic_r0-r0-r2 mov_r3-r0 add_r0-r3-r0_ror_i add_r2-r0_i add_r2-r2_i	and_r0-r1_i bic_r0-r0-r2 add_r2-r0-r0_ror_i add_r2-r2_i
and_r0-r0_i and_r0-r0_i eor_r0-r0-r1 eor_r2-r0-r1 and_r0-r0_i bic_r2-r0-r2	and_r2-r1_i
lsl_r0-r0-r1 lsl_r2-r1-r0 cmp_r0_i mov_hi_r1-r2 and_r0-r1_i and_r3-r0-r1_ror_i add_r1-r3_i	lsl_r0-r0-r1 lsl_r1-r1-r0 and_r0-r1_i and_r3-r0-r1_ror_i add_r1-r3_i
sub_r0-r0-r1 orr_r1-r0-r2_ror_i and_r2-r1_i orr_r0-r1-r2_lsr_i eor_r0-r0_i lsl_r1-r2-r0	sub_r0-r0-r1 orr_r1-r0-r2_ror_i and_r2-r1_i eor_r0-r1-r2 lsl_r1-r2-r0
lsr_r0-r1_i add_r2-r0-r0 bic_r0-r0-r2 orr_r0-r2-r0 add_r3-r3-r0 mov_r2-r3	lsr_r0-r1_i orr_r0-r0-r0_ror_i add_r2-r0-r3
sub_r0-r1-r0_lsl_i eor_r2-r2-r0_lsl_i eor_r1-r3-r2_ror_i eor_r1-r1_i and_r2-r1_i add_r1-r0_i rsb_r0-r2-r1	sub_r0-r1-r0_lsl_i eor_r1-r3-r2_ror_i eor_r1-r1_i and_r2-r1_i add_r1-r0_i rsb_r0-r2-r1
rsb_r0-r0-r1_lsl_i mvn_r2-r0 rsb_r1-r1_i and_r3-r2-r0 lsl_r2-r1-r3 sub_r0-r2-r1_lsl_i and_r0-r0-r2	rsb_r1-r1_i sub_r0-r1-r1_lsl_i and_r0-r0-r1
mvn_r0-r1 mov_r1-r0 add_r2-r2-r2 eor_r2-r2-r1_lsl_i sub_r2-r2_i orr_r1-r2-r1 add_r2-r1_i	add_r2-r2-r2 mvn_r0-r1 eor_r2-r2-r0_lsl_i sub_r2-r2_i orr_r1-r2-r0 add_r2-r1_i
tst_r0-r1 rsb_eq_r2-r3_i sub_r2-r0-r2_asr_i asr_r0-r2_i mvn_r2-r0 rsb_r3-r2_i rsb_r2-r3_i	tst_r1-r0 rsb_eq_r2-r3_i sub_r2-r0-r2_asr_i mvn_r2-r2_asr_i add_r2-r2_i
eor_r0-r1-r2 sub_r0-r0-r3 sub_r2-r2-r0 lsl_r1-r3_i orr_r0-r2_i lsl_r3-r1-r1 lsr_r3-r2-r3 eor_r1-r3-r0	eor_r0-r1-r2 sub_r0-r0-r3 sub_r2-r2-r0 orr_r0-r2_i eor_r1-r2-r0
add_r0-r1_i rsb_r0-r2-r0 mov_r3-r0 and_r2-r3-r0 mvn_r1-r2 sub_r0-r1-r2_asr_i sub_r2-r1-r0 sub_r2-r2-r1	add_r0-r1_i rsb_r0-r2-r0 mvn_r1-r0_asr_i rsb_r2-r1-r0
bic_r0-r0_i rsb_r1-r2-r0_lsl_i mov_r3-r2 bic_r0-r1_i add_r2-r3-r0 rsb_r3-r2_i ror_r0-r3_i	bic_r0-r0_i rsb_r1-r2-r0_lsl_i bic_r0-r1_i add_r2-r2-r0 rsb_r3-r2_i ror_r0-r3_i
mov_r0-r1 eor_r1-r0-r1 orr_r2-r2_i and_r1-r3-r1 orr_r3-r2-r1 mov_r0-r3 orr_r1-r3-r0 and_r3-r0-r1	orr_r3-r2_i
add_r0-r1-r1 eor_r2-r0_i rsb_r0-r0-r2_lsl_i rsb_r2-r0-r3_lsl_i eor_r1-r2_i mov_r0-r1	add_r0-r1-r1 eor_r2-r0_i rsb_r0-r0-r2_lsl_i rsb_r2-r0-r3_lsl_i eor_r0-r2_i
bfi_r0-r1_i_i orr_r0-r2-r0 orr_r2-r0-r2 rsb_r0-r2-r0 add_r1-r0_i add_r0-r1_i rsb_r0-r0_i	mov_r0_i
add_r0-r0-r0 add_r1-r2-r0 add_r2-r1-r0 eor_r3-r2_i and_r2-r3-r2 mvn_r0-r2 and_r3-r0-r2 and_r2-r0-r3	mov_r2_i
and_r0-r0-r1_ror_i sub_r1-r1-r0 bfi_r2-r3_i_i mov_r0-r2 bic_r1-r1_i rsb_r3-r1-r0_asr_i add_r1-r3-r3_asr_i lsr_r3-r1-r3	and_r0-r0-r1_ror_i bfi_r2-r3_i_i sub_r1-r1-r0 bic_r1-r1_i rsb_r3-r1-r2_asr_i add_r1-r3-r3_asr_i lsr_r3-r1-r3
cmp_r0-r1 sub_lt_r2-r3-r1_ror_i orr_r1-r2-r3 asr_r0-r1_i bfi_r1-r0_i_i rsb_r2-r1_i mov_r0-r1 and_r3-r2-r0_asr_i sub_r1-r3-r0	cmp_r0-r1 sub_lt_r2-r3-r1_ror_i orr_r1-r2-r3 asr_r0-r1_i bfi_r1-r0_i_i rsb_r2-r1_i and_r3-r2-r1_asr_i sub_r1-r3-r1
cmp_r0_i add_cc_r1-r2-r1_lsr_i lsl_r3-r1_i bic_r1-r3_i mov_r2-r1 orr_r0-r2_i bfi_r2-r0_i_i	cmp_r0_i add_cc_r1-r2-r1_lsr_i lsl_r2-r1_i bic_r2-r2_i orr_r2-r2_i
and_r0-r1-r0 mvn_r2-r3 orr_r0-r0-r3_asr_i orr_r0-r0_i add_r0-r0_i add_r1-r2-r0_lsr_i rsb_r1-r0-r1 mvn_r3-r1	and_r0-r0-r1 orr_r0-r0-r3_asr_i orr_r0-r0_i add_r0-r0_i rsb_r1-r3-r0_lsr_i sub_r3-r0-r1
bfi_r0-r1_i_i eor_r2-r1_i rsb_r0-r0_i mvn_r3-r2 and_r1-r1-r0 orr_r0-r3-r1_lsl_i bic_r0-r0-r3 orr_r3-r0_i	bfi_r0-r1_i_i rsb_r0-r0_i and_r3-r0-r1 and_r0-r1-r3_lsl_i orr_r3-r0_i
cmp_r0_i add_ls_r1-r2_i rsb_r3-r2-r3_asr_i ror_r2-r1_i orr_r1-r0-r2 orr_r1-r1-r3	cmp_r0_i add_ls_r1-r2_i rsb_r3-r2-r3_asr_i orr_r1-r0-r1_ror_i orr_r1-r1-r3
and_r0-r1-r2 orr_r1-r1-r3_lsl_i bic_r3-r0-r1 mov_r1-r0 mov_r2-r0 asr_r1-r2-r1 and_r2-r3-r1_lsr_i and_r1-r3-r2	eor_r1-r1-r1
cmp_r0_i add_ne_r0-r1_i add_eq_r0-r2-r1_asr_i lsr_r3-r2_i lsl_r2-r0_i and_r0-r3-r0_ror_i mov_r3-r2 orr_r2-r3-r0 mvn_r0-r2	lsr_r3-r2_i cmp_r0_i add_eq_r0-r2-r1_asr_i add_ne_r0-r1_i lsl_r2-r0_i and_r0-r3-r0_ror_i orr_r2-r2-r0 mvn_r0-r2
add_r0-r1-r2_asr_i rsb_r1-r2-r0 cmp_r1_i mov_cc_r1-r2 bfi_r0-r1_i_i lsr_r1-r0_i orr_r0-r2-r1	add_r0-r1-r2_asr_i rsb_r1-r2-r0 cmp_r1_i mov_cc_r1-r2 bfi_r0-r1_i_i orr_r0-r2-r0_lsr_i
tst_r0_i mvn_ne_r1-r0 and_r2-r3-r1_ror_i bic_r1-r2_i and_r3-r1_i bfi_r3-r3_i_i mvn_r0-r3	unk
sub_r0-r1_i mvn_r2-r0 mvn_r3-r2 mvn_r1-r3 orr_r3-r1_i asr_r2-r3_i bfi_r0-r2_i_i eor_r2-r0-r2	sub_r0-r1_i mvn_r1-r0_asr_i bfi_r0-r1_i_i eor_r2-r0-r1
orr_r0-r1-r0_lsl_i mov_r1-r0 orr_r2-r3-r1_lsl_i add_r1-r2-r3 ror_r0-r1-r1 lsl_r1-r0-r1 asr_r3-r1_i	orr_r0-r1-r0_lsl_i orr_r2-r3-r0_lsl_i add_r1-r2-r3 ror_r0-r1-r1 lsl_r1-r0-r1 asr_r3-r1_i
rsb_r0-r0-r1 rsb_r2-r3-r2 bic_r3-r1-r2 cmp_r3-r1 mov_cc_r1-r0 orr_r0-r0-r1_lsr_i add_r2-r0-r0_lsl_i	rsb_r0-r0-r1 rsb_r2-r3-r2 tst_r2-r1 mov_ne_r1-r0 orr_r0-r0-r1_lsr_i add_r2-r0-r0_lsl_i
tst_r0_i orr_ne_r1-r1-r0_ror_i mvn_ne_r1-r2 rsb_r0-r3-r0 mvn_r2-r0 add_r1-r1-r2 bic_r0-r1-r3 and_r3-r3_i rsb_r2-r3-r0 and_r1-r2-r1	tst_r0_i mvn_ne_r1-r2 rsb_r0-r3-r0 mvn_r2-r0 add_r1-r1-r2 bic_r0-r1-r3 and_r3-r3_i rsb_r2-r3-r0 and_r1-r2-r1
sub_r0-r0_i lsr_r1-r0_i rsb_r2-r1-r0_ror_i add_r1-r2-r2 lsr_r1-r1_i rsb_r2-r1_i	sub_r0-r0_i lsr_r1-r0_i rsb_r2-r1-r0_ror_i bic_r1-r2_i rsb_r2-r1_i
tst_r0_i mov_ne_r1-r0 add_r2-r2-r2_ror_i rsb_r0-r1-r2_lsr_i and_r2-r0_i ror_r2-r2_i mov_r1-r2	tst_r0_i mov_ne_r1-r0 add_r2-r2-r2_ror_i rsb_r0-r1-r2_lsr_i and_r1-r0_i
orr_r0-r1-r2 mov_r3-r0 eor_r1-r3_i asr_r2-r1_i lsl_r0-r1_i rsb_r3-r0-r2_lsl_i	orr_r0-r1-r2 eor_r1-r0_i lsl_r0-r1_i asr_r2-r1_i rsb_r3-r0-r2_lsl_i
tst_r0-r1 eor_eq_r0-r2-r3 bfi_r1-r3_i_i add_r1-r1-r0 rsb_r2-r2_i bfi_r1-r1_i_i add_r1-r2-r1_lsr_i mov_r0-r1	tst_r0-r1 eor_eq_r0-r2-r3 bfi_r1-r3_i_i add_r1-r1-r0 rsb_r2-r2_i bfi_r1-r1_i_i add_r0-r2-r1_lsr_i
cmp_r0_i orr_eq_r1-r2_i and_r2-r0-r1 eor_r0-r0-r2_lsr_i bfi_r3-r0_i_i lsr_r3-r3_i and_r0-r3-r1 sub_r2-r0_i asr_r3-r2-r2	cmp_r0_i orr_eq_r1-r2_i and_r2-r0-r1 eor_r0-r0-r2_lsr_i bfi_r3-r0_i_i and_r0-r1-r3_lsr_i sub_r2-r0_i asr_r3-r2-r2
and_r0-r1_i and_r2-r2-r0 sub_r3-r1-r2_lsl_i eor_r2-r1-r2 and_r3-r3-r2_lsr_i add_r0-r1-r3_lsr_i	and_r0-r1_i and_r2-r2-r0 sub_r3-r1-r2_lsl_i and_r3-r3-r1_lsr_i add_r0-r1-r3_asr_i
tst_r0-r1 orr_eq_r1-r2-r1 and_r2-r0-r1 orr_r2-r0-r2 and_r3-r2-r1_ror_i rsb_r1-r2_i orr_r0-r3-r1 bic_r3-r1-r0	bic_r3-r0-r0
cmp_r0-r1 mov_ge_r2-r0 cmp_r0-r1 mvn_ne_r3-r0 bic_r1-r2-r1 eor_r2-r3-r2 bic_r2-r1-r2	cmp_r0-r1 mov_ge_r2-r0 bic_r1-r2-r1 bic_r2-r1-r0
mvn_r0-r1 mov_r2-r0 and_r2-r2_i mov_r1-r2 asr_r0-r1-r0 bic_r2-r1_i orr_r0-r2-r0 eor_r0-r1-r0	mvn_r0-r1 and_r0-r0_i
mvn_r0-r1 eor_r2-r0-r3 mvn_r1-r2 bfi_r2-r1_i_i tst_r2_i orr_eq_r3-r1_i asr_r3-r3_i	mvn_r0-r1 eor_r2-r0-r3 tst_r2_i eor_ls_r3-r1-r3 asr_r3-r3_i
mvn_r0-r1 add_r2-r3-r0 bfi_r1-r2_i_i bic_r3-r1-r3 and_r1-r3-r1_lsl_i add_r2-r1-r1 and_r2-r2_i	eor_r2-r3-r3
tst_r0_i eor_eq_r0-r0-r1 bfi_r2-r0_i_i lsr_r1-r0-r2 bic_r1-r1-r2 bfi_r2-r2_i_i and_r3-r2_i add_r3-r3-r1_lsl_i	tst_r0_i eor_cs_r0-r0-r1 bfi_r2-r0_i_i lsr_r1-r0-r2 and_r3-r2_i bic_r1-r1-r2 add_r3-r3-r1_lsl_i
rsb_r0-r1-r0 eor_r1-r1-r2 cmp_r0_i rsb_hi_r0-r1-r3 bic_r3-r0_i mov_r0-r3	rsb_r0-r1-r0 eor_r1-r1-r2 cmp_r0_i rsb_hi_r0-r1-r3 bic_r0-r0_i
sub_r0-r0-r1 eor_r2-r0-r1_lsr_i bic_r0-r2_i orr_r3-r0-r2 and_r2-r3-r1 bfi_r0-r2_i_i rsb_r0-r2-r0_lsr_i	sub_r0-r0-r1 eor_r0-r0-r1_lsr_i and_r2-r0-r1 bfi_r0-r2_i_i rsb_r0-r2-r0_lsr_i
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r1 bfi_r2-r0_i_i eor_r0-r2_i	tst_r0-r1 bic_ne_r1-r2-r2_lsl_i bfi_r2-r1_i_i eor_r0-r2_i
sub_r0-r1-r2_lsr_i rsb_r0-r0_i mov_r1-r0 asr_r3-r0_i lsl_r3-r1-r3 mvn_r2-r1 rsb_r0-r2_i orr_r0-r0-r3	sub_r0-r1-r2_lsr_i rsb_r0-r0_i mvn_r2-r0 lsr_r3-r0_i lsl_r3-r0-r3 rsb_r0-r2_i orr_r0-r0-r3
orr_r0-r1_i eor_r0-r2-r0 sub_r3-r2-r1 add_r1-r0_i mov_r0-r3 orr_r3-r1-r0	orr_r0-r1_i sub_r3-r2-r1 eor_r0-r2-r0 add_r1-r0_i orr_r3-r1-r3
asr_r0-r1_i sub_r2-r3-r0 mvn_r0-r2 ror_r1-r0_i bfi_r1-r1_i_i bic_r1-r1_i and_r0-r1_i	sub_r2-r3-r1_ror_i mvn_r1-r2_asr_i and_r0-r1_i
and_r0-r1_i bfi_r0-r0_i_i orr_r2-r0-r2_asr_i bfi_r1-r2_i_i rsb_r3-r1_i add_r3-r3_i mov_r0-r3	and_r0-r1_i orr_r2-r0-r2_asr_i bfi_r1-r2_i_i rsb_r0-r1_i
lsr_r0-r0-r1 and_r1-r0-r2_lsr_i sub_r3-r1-r3 cmp_r3-r1 sub_ne_r2-r0_i mov_r1-r2 asr_r3-r1-r1	lsr_r0-r0-r1 cmp_r3_i sub_ne_r2-r0_i asr_r3-r2-r2
and_r0-r1-r0 eor_r2-r1-r3_ror_i asr_r3-r0_i lsr_r0-r3_i sub_r1-r2_i add_r3-r1-r0	and_r0-r1-r0 eor_r2-r1-r3_ror_i asr_r3-r0_i sub_r0-r2_i add_r3-r0-r3_lsr_i
tst_r0-r1 add_eq_r2-r0-r0 tst_r2-r1 orr_eq_r0-r1-r3 bfi_r3-r0_i_i bfi_r3-r3_i_i bfi_r2-r3_i_i	tst_r1-r0 add_eq_r2-r0-r0 bfi_r2-r3_i_i
tst_r0-r1 eor_ne_r2-r0-r2 and_r1-r2-r3 bfi_r2-r1_i_i mov_r0-r1 asr_r2-r0-r2	tst_r0-r1 eor_ne_r2-r0-r2 and_r1-r2-r3 bfi_r2-r1_i_i asr_r2-r1-r2
tst_r0-r1 mvn_ne_r1-r2 rsb_r0-r1-r2_lsr_i lsl_r2-r0-r3 add_r2-r2-r1_lsr_i bfi_r2-r2_i_i bic_r3-r2_i bic_r0-r3-r2	bic_r0-r3-r3
and_r0-r1_i bfi_r1-r2_i_i lsr_r3-r2_i eor_r3-r3-r1 orr_r1-r0-r3_asr_i bic_r1-r1_i	bfi_r1-r2_i_i eor_r3-r1-r2_lsr_i mov_r0-r3_asr_i bic_r1-r0_i
bfi_r0-r1_i_i mov_r1-r2 eor_r2-r1_i and_r0-r0-r2_asr_i lsr_r3-r0_i and_r0-r3-r2_lsl_i	eor_r2-r2_i and_r0-r0-r2_asr_i lsr_r3-r0_i and_r0-r3-r2_lsl_i
bfi_r0-r0_i_i eor_r1-r1-r0 bic_r2-r1-r3 mov_r1-r2 bic_r2-r0-r1 bfi_r0-r2_i_i	orr_r1-r1-r3 and_r3-r1-r0 bfi_r0-r0_i_i bfi_r0-r3_i_i
orr_r0-r1_i bfi_r1-r2_i_i lsr_r2-r1-r0 eor_r3-r1_i asr_r0-r3_i eor_r1-r2-r0_lsl_i lsl_r3-r1_i	orr_r0-r1_i bfi_r1-r2_i_i lsr_r2-r1-r0 ror_r0-r1_i eor_r1-r2-r0_lsl_i lsl_r3-r1_i
tst_r0_i mvn_eq_r1-r0 eor_r1-r1-r0_asr_i bfi_r1-r1_i_i and_r2-r1_i	orr_r3-r0-r0_ror_i unk eor_r1-r1-r0_asr_i and_r2-r1_i
and_r0-r1-r2_asr_i rsb_r2-r0-r3 bfi_r1-r2_i_i bfi_r0-r1_i_i add_r3-r3_i bfi_r1-r0_i_i sub_r1-r1-r3	and_r0-r1-r2_asr_i rsb_r2-r0-r3 bfi_r1-r0_i_i add_r3-r3_i bfi_r1-r2_i_i sub_r1-r1-r3
tst_r0-r1 rsb_ne_r1-r2-r0_lsl_i rsb_eq_r1-r1-r2 tst_r2-r3 sub_ne_r2-r1_i add_r1-r1-r1 mvn_r3-r1 sub_r1-r3_i sub_r3-r2-r1_asr_i	tst_r0-r1 rsb_ne_r1-r2-r0_lsl_i rsb_eq_r1-r1-r2 tst_r2-r3 mvn_r3-r1_lsl_i sub_ne_r2-r1_i sub_r1-r3_i sub_r3-r2-r1_asr_i
bic_r0-r1-r2 bfi_r1-r0_i_i and_r1-r1-r3 mov_r0-r1 add_r3-r0_i sub_r2-r3-r0	mov_r2_i
cmp_r0-r1 eor_ls_r1-r1-r0_asr_i eor_hi_r1-r0_i and_r2-r1-r3_lsr_i and_r2-r2-r3_asr_i asr_r2-r2-r2 and_r3-r2_i orr_r1-r3-r2_ror_i	cmp_r0-r1 eor_hi_r1-r0_i eor_ls_r1-r1-r0_asr_i and_r2-r1-r3_lsr_i lsr_r2-r2-r2 and_r3-r2_i orr_r1-r3-r2_ror_i
and_r0-r1_i sub_r2-r2-r3_lsr_i lsl_r1-r2-r1 asr_r2-r0-r0 bic_r3-r2_i orr_r0-r3-r1	sub_r2-r2-r3_lsr_i lsl_r0-r2-r1
mvn_r0-r1 lsl_r2-r0_i lsl_r0-r2_i add_r2-r1-r0 add_r1-r2_i eor_r0-r1-r0	mvn_r0-r1 lsl_r0-r0_i add_r2-r1-r0 add_r1-r2_i eor_r0-r1-r0
tst_r0-r1 and_ne_r2-r0_i eor_ne_r2-r0-r3 lsr_r1-r2_i rsb_r0-r2-r0_asr_i mov_r3-r0 sub_r1-r3-r1 bfi_r2-r1_i_i rsb_r0-r2_i	tst_r0-r1 eor_ne_r2-r0-r3 rsb_r0-r2-r0_asr_i sub_r1-r0-r2_ror_i bfi_r2-r1_i_i rsb_r0-r2_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 lsl_r1-r1_i tst_r1-r2 and_eq_r2-r2_i lsr_r2-r2_i	mov_r1-r2_lsl_i tst_r1-r2 and_eq_r2-r2_i lsr_r2-r2_i
tst_r0-r1 add_ne_r2-r0-r1 add_eq_r2-r2_i bic_r1-r3-r2 eor_r2-r1-r2 bic_r1-r2-r1 bic_r0-r2-r1 add_r0-r2-r0_lsr_i	tst_r0-r1 add_r2-r2_i add_ne_r2-r0-r1 bic_r0-r3-r2 orr_r2-r3-r2 add_r0-r2-r0_lsr_i
tst_r0-r1 add_eq_r1-r2-r2 eor_eq_r1-r3_i cmp_r1-r0 eor_ne_r2-r1-r2_lsl_i orr_r3-r2_i rsb_r2-r0-r3	tst_r0-r1 eor_cs_r1-r3_i cmp_r1-r0 eor_ne_r2-r1-r2_lsl_i orr_r3-r2_i rsb_r2-r0-r3
ror_r0-r1-r0 cmp_r1_i add_lt_r2-r1-r0 lsl_r3-r2_i lsl_r0-r3_i eor_r2-r0_i	ror_r0-r1-r0 cmp_r1_i add_lt_r2-r1-r0 lsl_r0-r2_i eor_r2-r0_i
tst_r0-r1 sub_eq_r0-r2-r0 tst_r2-r3 mvn_eq_r1-r0 eor_r0-r3-r1 bic_r2-r3-r0 and_r0-r0-r2	mov_r0_i
bfi_r0-r1_i_i add_r2-r0-r0_asr_i ror_r3-r2_i ror_r1-r3-r2 rsb_r1-r1-r2 and_r2-r1-r3 and_r2-r2-r0_lsr_i and_r3-r2_i	bfi_r0-r1_i_i add_r2-r0-r0_asr_i ror_r3-r2-r2 sub_r1-r2-r3_ror_i and_r2-r1-r2_ror_i and_r2-r2-r0_lsr_i and_r3-r2_i
bic_r0-r1_i mov_r2-r0 asr_r2-r2_i bfi_r2-r2_i_i mov_r3-r2 sub_r1-r2-r3_lsr_i eor_r2-r3-r1 eor_r1-r1-r2	mov_r1-r1_asr_i bfi_r1-r1_i_i
cmp_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 sub_r1-r3-r0_ror_i bic_r0-r1_i rsb_r2-r0-r2_asr_i add_r1-r1_i and_r2-r2-r1_lsr_i bfi_r1-r2_i_i	sub_r1-r3-r2_ror_i bic_r0-r1_i rsb_r2-r0-r2_ror_i add_r1-r1_i and_r2-r2-r1_ror_i bfi_r1-r2_i_i
cmp_r0_i sub_hi_r1-r1-r0_asr_i orr_r2-r0-r3 rsb_r3-r1-r0 eor_r1-r3-r2 orr_r3-r0-r1	sub_r1-r1-r0_asr_i rsb_r2-r1-r0 eor_r1-r3-r2 orr_r3-r0-r1
mov_r0-r1 lsr_r2-r0_i mvn_r3-r2 rsb_r2-r3_i add_r3-r0-r3 rsb_r2-r2-r3 bic_r1-r2_i	mvn_r3-r1_lsr_i add_r1-r1-r3_lsl_i sub_r2-r1_i bic_r1-r2_i
add_r0-r1_i asr_r0-r0_i eor_r2-r3_i cmp_r3-r0 orr_hi_r0-r2_i orr_r3-r0_i ror_r1-r3-r3	add_r0-r1_i asr_r0-r0_i cmp_r3-r0 orr_hi_r0-r3_i orr_r3-r0_i ror_r1-r3-r3
tst_r0-r1 mvn_eq_r2-r1 bic_r1-r1-r2 ror_r0-r3_i sub_r3-r1-r0_lsl_i bic_r0-r0-r3 sub_r0-r0_i orr_r0-r0_i	tst_r0-r1 bic_ne_r1-r1-r2 ror_r0-r3_i sub_r3-r1-r0_lsl_i bic_r0-r0-r3 sub_r0-r0_i orr_r0-r0_i
bfi_r0-r1_i_i ror_r1-r2-r0 bfi_r2-r1_i_i orr_r0-r2_i and_r1-r2-r0_lsl_i bfi_r1-r1_i_i	ror_r1-r2-r0 bfi_r2-r1_i_i orr_r0-r2_i and_r1-r2-r0_lsl_i bfi_r1-r1_i_i
asr_r0-r1_i mvn_r2-r0 rsb_r1-r1-r2_lsl_i mvn_r3-r1 bic_r3-r1-r3 and_r1-r3-r1	mvn_r3-r1_asr_i rsb_r1-r1-r3_lsl_i
tst_r0-r1 rsb_eq_r0-r0_i mvn_r2-r3 orr_r0-r0-r2 rsb_r2-r0-r2	tst_r0-r1 rsb_eq_r0-r0_i bic_r2-r0-r3 rsb_r2-r0-r2
add_r0-r1-r2_lsr_i and_r0-r0_i add_r3-r0-r2_asr_i mov_r1-r2 orr_r2-r3-r1 add_r3-r0-r3 and_r1-r2_i rsb_r3-r1-r3	add_r0-r1-r2_lsr_i and_r0-r0_i add_r3-r0-r2_asr_i orr_r2-r3-r2 add_r3-r0-r3 and_r1-r2_i rsb_r3-r1-r3
mov_r0-r1 cmp_r2-r0 rsb_cc_r3-r1_i and_r2-r2-r1_lsr_i ror_r0-r2-r3	cmp_r2-r1 rsb_cc_r3-r1_i and_r2-r2-r1_lsr_i ror_r0-r2-r3
and_r0-r1_i eor_r2-r0-r3 mvn_r1-r3 mvn_r0-r2 sub_r0-r1-r0 bic_r1-r0_i	and_r0-r1_i eor_r2-r0-r3 rsb_r0-r3-r2 bic_r1-r0_i
cmp_r0-r1 sub_hi_r2-r3_i bic_r1-r2-r3 bic_r0-r1_i ror_r0-r0_i lsl_r1-r0_i lsr_r3-r0_i eor_r2-r3-r1	cmp_r0-r1 sub_hi_r2-r3_i bic_r1-r2-r3 bic_r0-r1_i ror_r0-r0_i lsl_r1-r0_i eor_r2-r1-r0_lsr_i
cmp_r0-r1 rsb_cs_r2-r3-r0_ror_i bfi_r2-r2_i_i bic_r2-r2_i sub_r3-r2_i add_r0-r2-r3 sub_r1-r0_i	cmp_r0-r1 rsb_cs_r2-r3-r0_ror_i bfi_r2-r2_i_i bic_r2-r2_i add_r1-r2-r2 sub_r1-r1_i
tst_r0-r1 rsb_ne_r2-r0-r3_asr_i mov_r3-r2 asr_r3-r3_i rsb_r1-r3-r2 eor_r1-r1-r3 mov_r3-r1	tst_r0-r1 rsb_ne_r2-r0-r3_asr_i asr_r3-r2_i rsb_r1-r3-r2 eor_r3-r1-r3
tst_r0-r1 and_eq_r2-r2_i lsr_r2-r2_i and_r1-r0-r2 bfi_r0-r0_i_i add_r3-r1-r0	tst_r0-r1 and_eq_r2-r2_i and_r1-r0-r2_lsr_i bfi_r0-r0_i_i add_r3-r1-r0
bfi_r0-r0_i_i orr_r1-r1-r2 lsl_r2-r2-r3 bic_r3-r1_i and_r3-r3-r2 orr_r1-r3-r1 sub_r0-r1-r0 mov_r2-r0	bfi_r0-r0_i_i orr_r1-r1-r2 rsb_r2-r0-r1
sub_r0-r1_i add_r1-r0_i mvn_r2-r0 and_r1-r2-r1 mvn_r3-r1 and_r2-r3-r2	sub_r0-r1_i rsb_r3-r1_i bic_r2-r3-r0
tst_r0-r1 rsb_ne_r2-r3-r2_asr_i add_r2-r2-r3 cmp_r1_i sub_cc_r3-r3-r2 mov_r1-r3	tst_r0-r1 rsb_ne_r2-r3-r2_asr_i cmp_r1_i ror_r1-r3_i sub_cc_r1-r2-r2_lsl_i
eor_r0-r1-r2 and_r3-r0-r1 tst_r0-r1 orr_eq_r3-r1-r3 eor_r2-r3-r0	eor_r0-r1-r2 and_r3-r0-r1 tst_r0-r1 sub_ne_r2-r0-r3
tst_r0_i rsb_ne_r1-r1-r2 sub_r1-r0-r1 bfi_r3-r0_i_i add_r2-r1-r3_ror_i bic_r3-r2_i bic_r0-r2_i rsb_r0-r3-r0	tst_r0_i rsb_ne_r1-r1-r2 sub_r1-r0-r1 add_r2-r1-r3_lsr_i bic_r3-r2_i bic_r0-r2_i rsb_r0-r3-r0
bic_r0-r1_i asr_r2-r0-r0 add_r3-r1_i bic_r0-r2_i bfi_r1-r3_i_i orr_r3-r1-r0_asr_i	bic_r0-r1_i asr_r2-r0-r0 add_r3-r1_i bfi_r1-r3_i_i orr_r3-r1-r2_asr_i
tst_r0_i orr_eq_r1-r1-r0 tst_r2-r3 rsb_eq_r3-r1-r2_ror_i and_r2-r0-r3_lsl_i bic_r1-r2_i asr_r2-r1_i	tst_r0_i orr_eq_r1-r1-r0 tst_r2-r3 rsb_eq_r3-r1-r2_ror_i and_r1-r0-r3_lsl_i asr_r2-r1_i
bic_r0-r0-r1 eor_r2-r2_i cmp_r3-r2 mov_cs_r2-r0 and_r1-r2-r1_asr_i	eor_r2-r2_i cmp_r3-r2 bic_cs_r2-r0-r1 and_r1-r2-r1_asr_i
tst_r0_i add_ne_r1-r0_i add_eq_r1-r1-r0 cmp_r0_i and_cc_r2-r1-r0 bic_r0-r2_i and_r1-r3-r0_lsr_i bfi_r1-r1_i_i	cmp_r0_i bic_cs_r0-r2_i and_r1-r3-r0_lsr_i bfi_r1-r1_i_i
cmp_r0-r1 orr_ne_r1-r1-r2_ror_i orr_eq_r1-r3_i eor_r0-r1_i mvn_r1-r0 eor_r2-r0-r1 bic_r3-r2_i	mvn_r3_i
sub_r0-r1-r2_asr_i add_r2-r3-r3 ror_r3-r0_i bfi_r0-r2_i_i orr_r3-r0-r3_lsl_i mov_r2-r3	sub_r0-r1-r2_asr_i add_r2-r3-r3 ror_r3-r0_i bfi_r0-r2_i_i orr_r2-r0-r3_lsl_i
add_r0-r1-r2_ror_i eor_r1-r3-r0_ror_i mvn_r0-r1 eor_r2-r3-r0 orr_r3-r0-r2 orr_r0-r3_i mvn_r3-r0	add_r0-r1-r2_ror_i unk orr_r0-r2_i mvn_r3-r0
add_r0-r1_i and_r2-r2-r1 cmp_r0-r3 mov_lt_r0-r2 orr_r1-r0_i	add_r0-r1_i cmp_r0-r3 and_lt_r0-r1-r2 orr_r1-r0_i
sub_r0-r1_i and_r2-r1-r0_ror_i lsl_r3-r0_i add_r1-r3-r2_lsl_i rsb_r0-r1_i rsb_r2-r0_i	sub_r0-r1_i and_r2-r1-r0_ror_i lsl_r3-r0_i add_r1-r3-r2_lsl_i add_r2-r1_i
cmp_r0-r1 and_lt_r2-r0-r1_ror_i and_ge_r2-r1-r2 mvn_r0-r2 ror_r2-r0_i	cmp_r0-r1 and_lt_r2-r0-r1_ror_i and_ge_r2-r1-r2 mvn_r2-r2
tst_r0-r1 sub_eq_r0-r0-r2_ror_i lsl_r0-r0_i bfi_r0-r0_i_i add_r0-r0-r0_lsl_i mvn_r2-r0 bic_r1-r0_i and_r0-r1-r2	mov_r0_i
rsb_r0-r1_i ror_r2-r3_i bic_r2-r0-r2 sub_r0-r2_i lsl_r2-r0-r0 bfi_r2-r2_i_i	rsb_r0-r1_i bic_r2-r0-r3_ror_i sub_r0-r2_i lsl_r2-r0-r0 bfi_r2-r2_i_i
bic_r0-r1_i orr_r0-r1-r0_lsl_i cmp_r1_i rsb_hi_r1-r2-r0 rsb_r2-r3-r1_ror_i add_r3-r2-r3	bic_r0-r1_i orr_r0-r1-r0_lsl_i cmp_r1_i rsb_hi_r1-r2-r0 ror_r3-r1_i
tst_r0-r1 mov_ne_r0-r2 orr_r1-r0-r3_lsl_i bic_r3-r1-r0 asr_r1-r3_i orr_r1-r1-r0	tst_r0-r1 mov_ne_r0-r2 orr_r1-r0-r3_lsl_i bic_r3-r1-r0 orr_r1-r0-r3_asr_i
add_r0-r0-r1 cmp_r0-r2 rsb_cs_r1-r0-r1_ror_i and_r1-r1_i bic_r0-r1_i mvn_r2-r1 eor_r1-r0-r2_lsr_i	mvn_r1_i
bic_r0-r1_i eor_r1-r2-r0 add_r1-r2-r1 orr_r0-r1-r3 mov_r1-r0 eor_r1-r0-r1	eor_r1-r1-r1
tst_r0-r1 add_ne_r0-r1-r0_lsr_i eor_r2-r3-r0 sub_r2-r2_i orr_r3-r2-r1_ror_i bfi_r2-r3_i_i and_r3-r3-r2_lsl_i and_r0-r3_i	tst_r0-r1 add_ne_r0-r1-r0_lsr_i eor_r2-r3-r0 sub_r2-r2_i orr_r3-r2-r1_ror_i and_r3-r3-r2_lsl_i and_r0-r3_i
bic_r0-r0-r1 cmp_r1-r2 and_hi_r1-r0_i ror_r3-r1-r3 mov_r2-r3 bic_r0-r2-r1 bfi_r1-r0_i_i	bic_r0-r0-r1 cmp_r1-r2 and_hi_r1-r0_i ror_r2-r1-r3 bic_r0-r2-r1 bfi_r1-r0_i_i
mov_r0-r1 tst_r0-r1 sub_eq_r1-r0-r2_lsr_i add_r0-r1-r1 eor_r3-r0-r1_lsr_i and_r2-r2_i rsb_r2-r3-r2	tst_r1-r1 sub_ls_r1-r1-r2_lsr_i add_r0-r1-r1 eor_r3-r0-r1_lsr_i and_r2-r2_i rsb_r2-r3-r2
tst_r0_i eor_ne_r1-r2-r0 eor_eq_r1-r0-r2 and_r3-r0-r2_lsr_i add_r2-r1-r3_asr_i asr_r0-r3_i bic_r1-r0-r2 rsb_r3-r1_i	and_r3-r0-r2_lsr_i eor_r1-r0-r2 lsr_r0-r3_i add_r2-r1-r3_asr_i bic_r1-r0-r2 rsb_r3-r1_i
tst_r0-r1 add_ne_r1-r2_i add_eq_r1-r1-r3 eor_r2-r1_i bic_r1-r2_i rsb_r1-r1_i and_r3-r1_i	mov_r3_i
tst_r0-r1 orr_ne_r2-r2-r0 orr_eq_r2-r0-r3_lsr_i and_r2-r2-r1_lsr_i orr_r2-r0-r2_lsl_i mov_r0-r2 add_r1-r1_i add_r3-r1-r0_asr_i	orr_r2-r2-r0 tst_r0-r1 orr_ls_r2-r0-r3_asr_i and_r2-r2-r1_lsr_i add_r1-r1_i orr_r2-r0-r2_lsl_i add_r3-r1-r2_asr_i
sub_r0-r1-r0 tst_r0_i mov_ne_r2-r1 sub_r1-r0_i bic_r0-r2-r0 add_r3-r0-r1	rsb_r3-r0-r1 tst_r3_i bic_ge_r1-r2-r3 orr_r3-r3-r1 sub_r3-r3_i
rsb_r0-r0-r1_ror_i rsb_r2-r3-r0 eor_r3-r3_i mvn_r0-r3 bic_r1-r2-r0 orr_r3-r1_i bfi_r1-r3_i_i	rsb_r0-r0-r1_ror_i rsb_r2-r3-r0 eor_r3-r3_i and_r1-r2-r3 orr_r3-r1_i bfi_r1-r3_i_i
cmp_r0-r1 sub_ls_r1-r1-r0 asr_r2-r3-r1 tst_r3_i rsb_ne_r3-r0-r2 ror_r2-r1-r1 mov_r0-r2 eor_r2-r0-r3	cmp_r0-r1 sub_ls_r1-r1-r0 tst_r3_i asr_r2-r3-r1 rsb_ne_r3-r0-r2 ror_r2-r1-r1 eor_r2-r2-r3
tst_r0-r1 sub_ne_r1-r2-r1 tst_r3_i sub_eq_r2-r2-r1 rsb_eq_r2-r3-r1_ror_i mov_r0-r2	tst_r0-r1 sub_ne_r1-r2-r1 tst_r3_i rsb_eq_r2-r3-r1_ror_i mov_r0-r2
tst_r0-r1 mov_ne_r0-r1 and_r2-r1-r0 mov_r0-r2 bfi_r1-r0_i_i ror_r0-r1-r1	tst_r0-r1 mov_ne_r0-r1 and_r2-r1-r0 bfi_r1-r2_i_i ror_r0-r1-r1
lsl_r0-r0-r0 and_r1-r1-r0 orr_r1-r1-r0 sub_r0-r1-r2_lsl_i eor_r2-r1-r0 eor_r2-r2_i	lsl_r0-r0-r0 sub_r1-r0-r2_lsl_i eor_r2-r1-r0 eor_r2-r2_i
eor_r0-r1-r0 add_r2-r0_i mov_r0-r2 lsr_r1-r0_i mov_r3-r2 mov_r2-r3 add_r1-r2-r1	eor_r0-r1-r0 add_r2-r0_i add_r1-r2-r2_lsr_i
cmp_r0-r1 and_ls_r2-r3_i and_hi_r2-r1_i bfi_r0-r2_i_i bfi_r1-r0_i_i bfi_r2-r1_i_i	cmp_r0-r1 and_ls_r2-r3_i and_hi_r2-r1_i bfi_r2-r1_i_i
and_r0-r1_i add_r1-r2-r1 bic_r3-r2_i tst_r2-r3 orr_ne_r1-r1-r2 eor_r2-r0-r1_lsr_i	and_r0-r1_i add_r1-r2-r1 orr_r1-r1-r2 eor_r2-r0-r1_lsr_i
cmp_r0_i eor_cs_r1-r2-r3 orr_r2-r0-r1 and_r2-r2_i rsb_r3-r2_i asr_r0-r3_i add_r2-r3-r3_asr_i and_r0-r0-r2_lsr_i	eor_r0-r2-r2
eor_r0-r1-r2_ror_i bfi_r2-r0_i_i tst_r0-r2 mov_ne_r2-r3 mov_r3-r2 mov_r0-r3	eor_r0-r1-r2_ror_i bfi_r2-r0_i_i tst_r0-r2 and_ls_r3-r2-r2 mov_r0-r3
orr_r0-r1_i cmp_r0-r1 mov_cc_r2-r0 orr_r1-r0_i add_r0-r2-r1_asr_i	orr_r1-r1_i add_r0-r2-r1_asr_i
eor_r0-r1-r2 bfi_r3-r0_i_i lsl_r0-r3-r3 mov_r2-r0 lsl_r3-r2_i sub_r1-r3-r2_lsl_i	eor_r0-r1-r2 bfi_r3-r0_i_i lsl_r0-r3-r3 lsl_r3-r0_i sub_r1-r3-r0_lsl_i
rsb_r0-r1-r0 mov_r2-r0 add_r2-r2-r1 mov_r1-r2 orr_r2-r2-r1 bfi_r3-r2_i_i lsl_r1-r3_i	bfi_r3-r0_i_i lsl_r1-r3_i
bfi_r0-r0_i_i orr_r1-r0-r2 mvn_r0-r1 add_r3-r0_i mov_r0-r3 orr_r2-r0_i	bfi_r0-r0_i_i orr_r1-r0-r2 mvn_r0-r1 add_r3-r0_i orr_r2-r3_i
sub_r0-r1-r2 eor_r1-r0-r2 cmp_r2_i eor_eq_r1-r1-r2 lsr_r1-r1_i bfi_r2-r1_i_i	sub_r0-r1-r2 eor_r1-r0-r2 ror_r1-r1_i bfi_r2-r1_i_i
bic_r0-r0-r1 eor_r1-r2-r0 mov_r0-r1 sub_r3-r1_i ror_r3-r0-r3 mvn_r2-r3 bic_r1-r0-r2	bic_r0-r0-r1 eor_r1-r2-r0 sub_r3-r1_i ror_r3-r1-r3 and_r1-r1-r3
tst_r0-r1 sub_ne_r2-r0-r3_asr_i bic_r2-r1-r2 bic_r3-r2_i bfi_r2-r3_i_i bfi_r0-r2_i_i	tst_r1-r0 sub_ne_r2-r0-r3_ror_i bic_r2-r1-r2 bfi_r0-r2_i_i
tst_r0-r1 orr_eq_r2-r3-r1_ror_i sub_r0-r1-r2 bfi_r2-r1_i_i bfi_r3-r2_i_i and_r0-r0_i and_r1-r0-r3 asr_r2-r0-r3 and_r1-r1-r2_lsl_i	and_r1-r1_i
bic_r0-r0-r1 lsr_r2-r0_i lsr_r2-r2_i orr_r0-r1-r2_asr_i bfi_r2-r0_i_i sub_r2-r0-r2 and_r1-r2_i	bic_r0-r0-r1 mov_r2-r0_lsr_i orr_r0-r1-r2_asr_i sub_r2-r0-r2 and_r1-r2_i
cmp_r0-r1 add_lt_r0-r1-r2 add_ge_r0-r2-r0 add_r2-r0-r0 mov_r1-r2 mvn_r0-r1	cmp_r0-r1 add_lt_r0-r1-r2 add_ge_r0-r2-r0 mvn_r0-r0_lsl_i
sub_r0-r1-r2_ror_i ror_r1-r1_i tst_r2_i add_ne_r3-r1-r0 rsb_r2-r0-r2 add_r2-r2-r2 and_r1-r2-r3	sub_r0-r1-r2_ror_i tst_r2_i add_ne_r3-r0-r1_ror_i rsb_r2-r0-r2 and_r1-r3-r2_lsl_i
bic_r0-r1_i add_r1-r2-r3 cmp_r1_i sub_hi_r2-r2_i bic_r1-r2-r0 eor_r0-r1-r0	bic_r0-r1_i add_r1-r2-r3 cmp_r1_i sub_hi_r2-r2_i orr_r0-r2-r0
cmp_r0-r1 add_ls_r2-r0-r2 lsr_r1-r2_i add_r3-r1_i mov_r2-r3 bfi_r1-r2_i_i	cmp_r0-r1 add_ls_r2-r0-r2 lsr_r1-r2_i add_r3-r1_i bfi_r1-r3_i_i
bic_r0-r1-r2 and_r0-r0-r3_asr_i add_r2-r0_i orr_r1-r2-r0 sub_r3-r1_i bfi_r1-r3_i_i	bic_r0-r1-r2 and_r0-r0-r3_asr_i add_r2-r0_i orr_r1-r0-r2 bfi_r1-r1_i_i
add_r0-r1-r2_asr_i eor_r2-r0_i bic_r3-r3-r2 add_r2-r0-r0_lsl_i orr_r3-r3-r2 and_r2-r3-r0	add_r0-r1-r2_asr_i add_r2-r0-r0_lsl_i and_r2-r2-r0
mvn_r0-r1 orr_r1-r2_i sub_r2-r3-r0_asr_i rsb_r1-r2-r1_ror_i mvn_r2-r3 add_r2-r2-r1 mvn_r1-r2 lsl_r0-r1_i	mvn_r0-r1 sub_r1-r3-r0_lsr_i rsb_r1-r1-r2_lsr_i sub_r1-r3-r1 lsl_r0-r1_i
orr_r0-r1_i bic_r1-r2_i tst_r0-r2 rsb_ne_r1-r3-r1_ror_i mov_r2-r1 mvn_r1-r2 lsl_r3-r1_i	orr_r0-r1_i tst_r0-r2 bic_r1-r2_i rsb_ne_r1-r3-r1_ror_i mvn_r1-r1 lsl_r3-r1_i
tst_r0-r1 and_eq_r2-r3_i cmp_r3-r2 mov_lt_r2-r0 bfi_r0-r2_i_i and_r3-r0_i	and_r3-r0_i
add_r0-r1-r2 mvn_r1-r0 mov_r3-r1 bfi_r2-r0_i_i orr_r0-r0-r2 sub_r1-r0-r3_asr_i	add_r0-r1-r2 mvn_r1-r0 bfi_r2-r0_i_i orr_r0-r0-r2 sub_r1-r0-r1_asr_i
ror_r0-r1_i add_r0-r0-r2 tst_r0-r1 orr_ne_r2-r1-r3 orr_eq_r2-r0-r3 asr_r2-r2_i	add_r0-r2-r1_ror_i tst_r0-r1 orr_ne_r2-r1-r3 orr_eq_r2-r0-r3 asr_r2-r2_i
asr_r0-r1-r2 mov_r1-r0 asr_r1-r1-r1 bic_r3-r0-r1 mvn_r1-r3 add_r3-r1-r1	asr_r0-r1-r2 asr_r1-r0-r0 unk add_r3-r1-r1
tst_r0-r1 orr_ne_r2-r0-r1_lsr_i ror_r3-r2_i bic_r1-r3-r2 tst_r2_i mov_eq_r0-r1 mov_r1-r0	tst_r0-r1 orr_ne_r2-r0-r1_lsr_i ror_r3-r2_i bic_r1-r3-r2 tst_r2_i eor_ne_r1-r0-r1_lsr_i
ror_r0-r0-r1 cmp_r2-r0 rsb_ls_r1-r2_i orr_r2-r1-r2 mov_r0-r2 mvn_r3-r0 rsb_r0-r3-r0	ror_r0-r0-r1 cmp_r2-r0 rsb_ls_r1-r2_i orr_r2-r1-r2 mvn_r3-r2 rsb_r0-r3-r2
tst_r0-r1 rsb_ne_r2-r2-r3 rsb_eq_r2-r1-r2 eor_r3-r2-r0 add_r3-r3_i mvn_r1-r3 bic_r1-r1_i rsb_r2-r1_i mvn_r3-r2	tst_r0-r1 rsb_ne_r2-r2-r3 rsb_eq_r2-r1-r2 eor_r3-r2-r0 add_r3-r3_i mvn_r1-r3 bic_r1-r1_i sub_r3-r1_i
cmp_r0_i and_ne_r1-r2_i bic_r3-r1_i mvn_r1-r3 bic_r3-r1-r2 mvn_r1-r3	cmp_r0_i and_ne_r1-r2_i bic_r3-r1_i orr_r1-r3-r2
tst_r0-r1 and_ne_r2-r2_i mov_r0-r1 orr_r3-r2-r0_asr_i add_r0-r3-r2 bfi_r2-r0_i_i mov_r0-r2	tst_r0-r1 and_ne_r2-r2_i orr_r3-r2-r1_lsr_i add_r0-r3-r2 bfi_r2-r0_i_i mov_r0-r2
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r0 bfi_r1-r1_i_i eor_r3-r2-r1 eor_r0-r3_i	tst_r0-r1 bfi_r1-r1_i_i add_ls_r3-r0_i eor_r0-r1_i eor_r0-r3-r0
orr_r0-r0_i lsl_r1-r1-r0 eor_r2-r2-r1_lsl_i ror_r0-r1-r2 mvn_r1-r0 bfi_r3-r1_i_i bic_r3-r3_i	orr_r0-r0_i lsl_r1-r1-r0 ror_r0-r1-r2 mvn_r1-r0 bfi_r3-r1_i_i bic_r3-r3_i
tst_r0-r1 orr_ne_r1-r1-r2 orr_eq_r1-r2-r1 add_r2-r1_i ror_r1-r3-r0 bfi_r3-r0_i_i and_r0-r0-r2 add_r0-r0-r3 orr_r2-r0-r1_ror_i	orr_r1-r1-r2 add_r2-r1_i ror_r1-r3-r0 bfi_r3-r0_i_i and_r0-r0-r2 add_r0-r0-r3 orr_r2-r0-r1_ror_i
eor_r0-r1_i mvn_r1-r2 rsb_r2-r2-r1 orr_r1-r1-r2 sub_r2-r1-r0_asr_i add_r3-r0-r1 orr_r1-r3-r2_lsr_i	eor_r0-r1_i mvn_r1-r2 unk sub_r2-r1-r0_asr_i add_r3-r0-r1 orr_r1-r3-r2_lsr_i
rsb_r0-r0_i mov_r1-r0 bic_r1-r1_i asr_r2-r1_i eor_r2-r2-r1_lsr_i add_r0-r2_i	rsb_r0-r0_i asr_r2-r0_i eor_r2-r2-r0_lsr_i add_r0-r2_i
cmp_r0_i mov_ls_r1-r2 bic_r0-r1_i and_r3-r1-r0_ror_i eor_r0-r1_i orr_r3-r3-r0 bic_r3-r3-r0	cmp_r0_i mov_ls_r1-r2 and_r3-r1-r1_ror_i and_r3-r3_i
bic_r0-r1-r0 sub_r2-r0-r2 orr_r2-r2_i bic_r1-r2-r3 bic_r0-r1-r2 bfi_r3-r0_i_i	unk
rsb_r0-r0-r1 bic_r2-r0_i bfi_r3-r2_i_i lsl_r0-r3_i ror_r2-r3-r0 mvn_r0-r2 and_r3-r0_i	mvn_r0-r3 and_r3-r0_i
bfi_r0-r0_i_i tst_r1-r2 rsb_ne_r1-r0-r2_lsl_i sub_r0-r1_i and_r2-r0_i bic_r1-r2_i	tst_r1-r2 rsb_ne_r1-r0-r2_lsl_i sub_r0-r1_i and_r1-r0_i
orr_r0-r0_i tst_r1-r2 and_eq_r3-r0-r2_lsl_i rsb_r1-r3-r2 mov_r2-r1 sub_r2-r2-r3	tst_r1-r2 and_eq_r3-r0-r2_lsl_i sub_r2-r2-r3_lsl_i
tst_r0_i rsb_eq_r1-r1_i sub_r2-r3-r1 sub_r3-r0-r2 rsb_r0-r3-r0 eor_r0-r0_i rsb_r0-r0_i	tst_r0_i rsb_ls_r1-r1_i sub_r2-r3-r1 eor_r0-r2_i rsb_r0-r0_i
bic_r0-r0_i and_r1-r0_i tst_r2_i mvn_ne_r0-r1 mvn_eq_r0-r1 bic_r0-r1-r0	and_r0-r0_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r3 add_r2-r0-r1_lsr_i rsb_r2-r0-r2_lsl_i orr_r3-r2_i orr_r1-r2-r3_asr_i bfi_r0-r1_i_i and_r1-r0_i bfi_r0-r1_i_i	tst_r0-r1 asr_ls_r2-r3_i add_r2-r0-r2_ror_i rsb_r2-r0-r2_lsl_i orr_r1-r2-r2_lsr_i bfi_r0-r1_i_i bic_r0-r0_i
mov_r0-r1 bfi_r1-r0_i_i orr_r2-r0-r1 mov_r1-r2 eor_r3-r1-r0_asr_i bfi_r0-r3_i_i	mov_r0-r1 eor_r3-r0-r1_ror_i bfi_r0-r3_i_i
bic_r0-r0-r1 mvn_r2-r1 tst_r0_i and_eq_r0-r2-r0 bfi_r0-r0_i_i bic_r0-r0_i asr_r1-r0_i	bic_r2-r0-r1 bic_r0-r2_i bfi_r0-r2_i_i asr_r1-r0_i
add_r0-r0-r0_ror_i bic_r1-r0_i and_r2-r2_i cmp_r2-r3 eor_hi_r1-r1-r0 mov_r0-r1 bic_r0-r0_i	add_r0-r0-r0_ror_i bic_r1-r0_i and_r2-r2_i cmp_r2-r3 eor_hi_r1-r1-r0 bic_r0-r1_i
bic_r0-r0_i eor_r1-r1-r0_ror_i and_r2-r0-r1 bic_r3-r2_i and_r2-r3_i add_r1-r2-r3 and_r2-r1_i	bic_r2-r0-r0
rsb_r0-r0_i orr_r1-r0-r1 orr_r2-r0-r1 tst_r2_i mvn_eq_r3-r0 bic_r2-r3_i mov_r3-r2	rsb_r0-r0_i orr_r2-r0-r1 tst_r2_i mvn_eq_r3-r0 bic_r3-r3_i
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 tst_r0-r3 mov_ne_r2-r0 and_r2-r3-r2 add_r1-r2-r2_lsr_i and_r1-r2-r1 mov_r3-r1	and_r2-r3-r2 add_r1-r2-r2_lsr_i and_r3-r1-r2
tst_r0_i orr_eq_r0-r0-r1 rsb_eq_r0-r2-r1_asr_i bic_r2-r0-r3 sub_r0-r2-r0 bic_r2-r3_i orr_r1-r0-r2_lsl_i	tst_r0_i rsb_ge_r0-r2-r1_asr_i bic_r2-r0-r3 sub_r0-r2-r0 bic_r2-r3_i orr_r1-r0-r2_lsl_i
bfi_r0-r1_i_i cmp_r1-r2 add_cc_r3-r1-r2 mvn_r1-r3 orr_r2-r1-r0_lsr_i mov_r3-r1 eor_r2-r2-r3	cmp_r1-r2 add_cc_r3-r1-r2 bfi_r0-r1_i_i mvn_r1-r3 orr_r2-r1-r0_lsr_i eor_r2-r2-r1
rsb_r0-r1_i and_r1-r0_i lsl_r0-r1-r0 mov_r1-r2 bic_r2-r1-r0 add_r0-r2_i	rsb_r0-r1_i and_r1-r0_i lsl_r0-r1-r0 bic_r1-r2-r0 add_r0-r1_i
tst_r0_i and_ne_r1-r0-r2_lsr_i and_eq_r1-r3-r1_lsr_i mov_r3-r1 bic_r2-r2_i bfi_r0-r2_i_i rsb_r1-r0-r3_lsl_i orr_r3-r1-r0 lsr_r0-r3_i	tst_r0_i bic_r2-r2_i and_eq_r1-r3-r1_lsr_i and_ne_r1-r0-r2_lsr_i bfi_r0-r2_i_i rsb_r1-r0-r1_lsl_i orr_r3-r1-r0 lsr_r0-r3_i
cmp_r0_i mov_ls_r1-r2 mov_hi_r1-r0 lsl_r1-r1-r0 add_r1-r3-r1 eor_r3-r1-r0	cmp_r0_i orr_hi_r2-r0-r0 lsl_r1-r2-r0 add_r1-r3-r1 eor_r3-r1-r0
tst_r0-r1 sub_eq_r1-r2-r3 and_r2-r1-r0_lsr_i eor_r0-r2_i orr_r3-r0_i bic_r0-r3-r2 mvn_r1-r0 mov_r3-r1 lsl_r0-r3_i	tst_r0-r1 sub_eq_r1-r2-r3 and_r2-r1-r0_lsr_i eor_r3-r2_i bic_r0-r3-r2 mvn_r3-r0_lsl_i lsl_r0-r3_i
cmp_r0_i mov_ne_r1-r0 mov_eq_r1-r2 mov_r0-r1 eor_r3-r0-r1 lsr_r3-r3_i bfi_r2-r3_i_i eor_r0-r2_i	unk eor_r0-r2_i
tst_r0-r1 add_ne_r1-r2_i and_r3-r3-r0 lsr_r2-r2-r3 mvn_r3-r0 bic_r0-r1-r2 eor_r0-r3-r0 rsb_r3-r2-r0_ror_i	tst_r0-r1 add_ne_r1-r2_i and_r3-r3-r0 lsr_r2-r2-r3 unk eor_r0-r3-r0 rsb_r3-r2-r0_ror_i
sub_r0-r1-r0_lsl_i tst_r2-r0 mov_ne_r1-r0 mov_eq_r1-r2 bic_r1-r1-r2	sub_r0-r1-r0_lsl_i tst_r2-r0 bic_r1-r0-r2 sub_ge_r1-r1-r1
add_r0-r1-r1 eor_r2-r3-r0 tst_r2-r3 eor_eq_r1-r0_i sub_r3-r2-r1_ror_i eor_r1-r3_i eor_r1-r3-r1_lsr_i	add_r0-r1-r1 eor_r2-r3-r0 tst_r2-r3 eor_eq_r1-r0_i sub_r3-r2-r1_ror_i eor_r1-r3-r3_lsr_i
eor_r0-r1_i bfi_r2-r3_i_i orr_r0-r0-r2 bfi_r3-r0_i_i rsb_r1-r0-r3 mov_r3-r1 bic_r2-r3_i	eor_r0-r1_i bfi_r2-r3_i_i orr_r0-r0-r2 bfi_r3-r0_i_i rsb_r1-r0-r3 bic_r2-r1_i
bfi_r0-r0_i_i bfi_r1-r2_i_i tst_r1_i mov_eq_r3-r2 bfi_r3-r3_i_i and_r3-r0-r3_lsl_i	bfi_r0-r0_i_i tst_r1_i mov_eq_r3-r2 bfi_r3-r3_i_i and_r3-r0-r3_lsl_i
tst_r0-r1 and_ne_r0-r2-r0 tst_r1-r3 add_ne_r3-r0-r1_ror_i bic_r3-r3-r0 mvn_r2-r3	tst_r0-r1 and_ne_r0-r2-r0 tst_r1-r3 add_ne_r3-r0-r1_ror_i unk
orr_r0-r0-r1_asr_i and_r2-r1_i eor_r0-r2-r0 rsb_r0-r0-r1_ror_i orr_r1-r0-r3 mov_r3-r1 ror_r3-r3_i	orr_r0-r0-r1_asr_i and_r2-r1_i eor_r0-r2-r0 rsb_r0-r0-r1_ror_i orr_r1-r0-r3 mov_r3-r1_ror_i
mov_r0-r1 sub_r2-r3-r0_asr_i mvn_r1-r2 bic_r2-r2-r0 lsl_r2-r2-r2 sub_r1-r2-r1_asr_i	sub_r0-r3-r1_asr_i bic_r2-r0-r1 mvn_r1-r0 lsl_r2-r2-r2 sub_r1-r2-r1_asr_i
eor_r0-r1-r2_lsl_i bic_r1-r0-r1 eor_r0-r1-r3 eor_r3-r2_i eor_r1-r0-r3_lsr_i mov_r0-r1 orr_r1-r0-r2_lsl_i	eor_r0-r1-r2_lsl_i bic_r1-r0-r1 eor_r0-r1-r3 eor_r1-r0-r2_lsr_i orr_r1-r1-r2_lsl_i
and_r0-r1_i asr_r0-r0_i bic_r2-r3_i cmp_r2-r0 sub_ne_r1-r2-r0 sub_r3-r1_i	bic_r3-r3_i tst_r3-r3 mov_eq_r3-r1 sub_r3-r3_i
bfi_r0-r1_i_i eor_r1-r0-r2 and_r2-r2_i eor_r3-r2-r1_asr_i mov_r0-r3 sub_r2-r0_i mvn_r3-r2 orr_r3-r2-r3	unk
tst_r0-r1 mov_eq_r1-r2 rsb_r1-r3-r1_lsl_i and_r3-r2-r1 bfi_r2-r3_i_i lsl_r3-r2_i sub_r3-r3_i bic_r0-r3_i	rsb_r1-r3-r1_lsl_i and_r3-r2-r1 bfi_r2-r3_i_i lsl_r3-r2_i sub_r0-r3_i
and_r0-r0-r1 rsb_r1-r2-r0_lsl_i asr_r1-r3-r1 add_r0-r1_i mvn_r2-r0 sub_r3-r0-r2_lsr_i mov_r2-r3	and_r0-r0-r1 rsb_r1-r2-r0_lsl_i asr_r1-r3-r1 add_r0-r1_i mvn_r2-r0 sub_r2-r0-r2_lsr_i
sub_r0-r1-r0 rsb_r2-r1-r3_lsr_i sub_r3-r3-r2_lsl_i cmp_r0-r2 orr_hi_r0-r3-r1 rsb_r3-r1-r0 mov_r0-r3	sub_r0-r1-r0 rsb_r2-r1-r3_lsr_i sub_r3-r3-r2_lsl_i cmp_r0-r2 orr_hi_r0-r3-r1 sub_r0-r0-r1
mvn_r0-r1 eor_r1-r0_i orr_r0-r2-r0 and_r3-r0-r1 bic_r0-r1-r3 lsr_r0-r0-r0	eor_r0-r1-r1
rsb_r0-r0-r1_asr_i sub_r2-r0-r2 mov_r3-r2 bic_r1-r3-r0 bfi_r2-r0_i_i rsb_r3-r1-r2 mov_r1-r3 mvn_r2-r1	rsb_r0-r0-r1_asr_i sub_r2-r0-r2 bic_r1-r2-r0 bfi_r2-r0_i_i rsb_r3-r1-r2 mvn_r2-r3
add_r0-r1-r2 bfi_r2-r3_i_i eor_r2-r0-r2 sub_r2-r2_i orr_r1-r2-r1_asr_i orr_r0-r1_i asr_r3-r0_i bfi_r3-r3_i_i	add_r0-r1-r2 bfi_r2-r3_i_i eor_r2-r0-r2 sub_r2-r2_i orr_r1-r2-r1_asr_i asr_r3-r1_i bfi_r3-r3_i_i
rsb_r0-r1-r0 cmp_r0-r1 sub_hi_r2-r2_i orr_r3-r2_i bic_r1-r2-r3 asr_r3-r1-r2 eor_r2-r1-r3	eor_r2-r1-r1
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r2 rsb_r1-r1-r0_ror_i mov_r2-r1	mvn_r0-r0_ror_i rsb_r2-r0-r2
bfi_r0-r1_i_i tst_r0-r1 sub_eq_r0-r2_i lsr_r1-r0_i add_r0-r2-r1	bfi_r0-r1_i_i tst_r0-r1 sub_eq_r0-r2_i add_r0-r2-r0_lsr_i
eor_r0-r1-r2 bfi_r1-r0_i_i bfi_r2-r3_i_i add_r1-r2-r1 mov_r0-r1 orr_r3-r0_i	eor_r0-r1-r2 bfi_r2-r3_i_i bfi_r1-r0_i_i add_r1-r2-r1 orr_r3-r1_i
lsr_r0-r1-r2 add_r3-r2-r0 mov_r1-r3	lsr_r0-r1-r2 add_r1-r0-r2
tst_r0-r1 sub_cc_r2-r3-r2 lsr_r3-r2-r2 and_r3-r3_i bfi_r3-r3_i_i	lsr_r3-r2-r2 and_r0-r3_i add_r3-r0-r0_lsl_i
tst_r0-r1 and_lt_r0-r2_i sub_r0-r2-r0 rsb_r0-r0_i asr_r0-r2-r0 orr_r3-r2-r0 bic_r1-r3-r2	sub_r0-r2-r0 rsb_r0-r0_i asr_r0-r2-r0 bic_r1-r0-r2
tst_r0_i eor_hi_r1-r1-r2_asr_i and_r0-r3-r2 lsr_r0-r0-r1 mvn_r3-r0 orr_r2-r1-r3 sub_r2-r0-r2_ror_i orr_r3-r0-r2	and_r0-r3-r2 lsr_r0-r0-r1 unk sub_r2-r0-r2_ror_i orr_r3-r0-r2
mov_r0-r1 rsb_r0-r2-r0 and_r3-r0_i add_r1-r3_i lsr_r3-r3-r1 lsl_r0-r1-r3	rsb_r0-r2-r1 and_r3-r0_i add_r0-r3_i
ror_r0-r0-r1 bfi_r0-r0_i_i lsr_r2-r0_i mvn_r0-r2	ror_r0-r0-r1 bfi_r0-r0_i_i mvn_r0-r0
bic_r0-r1-r2 cmp_r0-r1 eor_ge_r2-r0-r1 orr_ge_r2-r0-r2 mov_r0-r2	bic_r0-r1-r2 cmp_r0-r1 and_ge_r2-r1-r1 mov_r0-r2
tst_r0-r1 eor_ne_r0-r0-r2_ror_i eor_eq_r0-r2-r0 bic_r1-r0-r1 lsl_r3-r1_i and_r1-r3_i	mov_r1_i
ror_r0-r1-r2 add_r1-r0-r1 rsb_r3-r1_i mvn_r1-r3 rsb_r2-r3-r1 sub_r3-r2_i orr_r2-r3-r2_lsr_i	ror_r0-r1-r2 add_r1-r0-r1 rsb_r3-r1_i mvn_r2-r3_lsl_i sub_r3-r2_i orr_r2-r3-r2_lsr_i
orr_r0-r1-r0_lsl_i bic_r1-r0-r0 rsb_r0-r1-r2_asr_i	asr_r0-r2_i
tst_r0-r1 orr_ls_r2-r0-r3_lsl_i bic_r0-r2-r2 rsb_r0-r1-r0_lsr_i add_r1-r0-r1_lsr_i	rsb_r1-r1-r1_lsr_i
and_r0-r0-r1 mvn_r2-r3 and_r3-r1-r0 add_r3-r3_i lsr_r0-r3_i sub_r0-r0-r2	and_r0-r0-r1 mvn_r2-r3 add_r3-r0_i rsb_r0-r2-r3_lsr_i
eor_r0-r1_i add_r2-r0-r1_lsl_i add_r1-r1-r1 and_r3-r2-r1 orr_r0-r3_i	eor_r0-r1_i add_r2-r0-r1_lsl_i and_r3-r2-r1_lsl_i orr_r0-r3_i
eor_r0-r1-r2 lsl_r0-r0_i add_r1-r0_i and_r2-r1_i	mov_r2_i
tst_r0-r1 mvn_cc_r2-r0 rsb_ne_r2-r0-r2_ror_i eor_r0-r0-r3 mov_r3-r0 lsl_r1-r2-r3	tst_r0-r1 rsb_ne_r2-r0-r2_ror_i eor_r0-r0-r3 lsl_r1-r2-r0
rsb_r0-r1-r2_asr_i sub_r3-r0_i and_r3-r3_i	rsb_r0-r1-r2_asr_i and_r3-r0_i
tst_r0_i sub_ls_r0-r0-r1_lsr_i tst_r0-r2 mvn_lt_r1-r0 orr_r1-r1_i	orr_r1-r1_i
tst_r0-r1 and_lt_r1-r1_i and_ge_r1-r2_i mvn_r2-r1 lsl_r1-r1-r2 and_r2-r1-r2_lsr_i	tst_r0-r1 mvn_r2-r1 and_ls_r1-r1_i lsl_r1-r1-r2 and_r2-r1-r2_lsr_i
orr_r0-r1-r2 rsb_r0-r1-r0 rsb_r3-r1-r3 mov_r2-r0 eor_r0-r2-r3_asr_i ror_r1-r0-r3 lsr_r1-r1_i add_r3-r2-r1_lsl_i	bic_r0-r2-r1 rsb_r3-r1-r3 mov_r2-r0 eor_r0-r2-r3_asr_i ror_r1-r0-r3 lsr_r1-r1_i add_r3-r2-r1_lsl_i
orr_r0-r1_i tst_r1_i rsb_lt_r2-r0-r1 eor_r0-r2-r3_asr_i and_r1-r0-r2	bic_r1-r2-r3_asr_i
bic_r0-r1-r0 orr_r2-r1-r0 rsb_r0-r1_i eor_r0-r0-r2	rsb_r0-r1_i eor_r0-r0-r1
asr_r0-r1_i orr_r2-r0-r1 bfi_r3-r2_i_i	orr_r2-r1-r1_ror_i bfi_r3-r2_i_i
mvn_r0-r1 mov_r1-r2 lsr_r1-r1-r0 eor_r2-r1-r3_lsr_i lsr_r3-r2-r2	mvn_r0-r1 lsr_r1-r2-r0 eor_r2-r1-r3_lsr_i lsr_r3-r2-r2
eor_r0-r1-r2 eor_r1-r1-r3_asr_i rsb_r3-r3-r1 tst_r0-r2 sub_ge_r3-r3-r2 add_r3-r3-r2	eor_r0-r1-r2 eor_r1-r1-r3_asr_i rsb_r3-r3-r1 tst_r0-r2 add_ne_r3-r2-r3
add_r0-r1_i eor_r2-r1-r0_lsl_i sub_r0-r3-r2 orr_r3-r0_i ror_r2-r3-r3 eor_r3-r3-r2_asr_i mov_r0-r2 orr_r0-r3-r0	add_r0-r1_i eor_r2-r1-r0_lsl_i sub_r0-r3-r2 orr_r3-r0_i ror_r2-r3-r3 eor_r3-r3-r2_asr_i orr_r0-r3-r2
orr_r0-r1_i bic_r2-r0-r2 mvn_r0-r2 rsb_r0-r2-r0	orr_r0-r1_i bic_r2-r0-r2 mvn_r0-r2_lsl_i
tst_r0-r1 rsb_cc_r1-r2-r0_lsr_i rsb_cs_r1-r2-r3_asr_i add_r3-r0_i sub_r1-r1-r3_asr_i	tst_r0-r1 rsb_cs_r1-r2-r3_asr_i add_r3-r0_i sub_r1-r1-r3_asr_i
rsb_r0-r1-r0 add_r2-r0_i eor_r2-r2_i and_r3-r0-r2 rsb_r1-r3-r0	sub_r0-r0-r1 add_r2-r0_i eor_r2-r2_i bic_r1-r0-r2
and_r0-r1_i rsb_r2-r0_i add_r3-r3_i eor_r1-r3-r2 bfi_r3-r1_i_i mov_r0-r3 eor_r0-r0-r2_ror_i	and_r0-r1_i rsb_r2-r0_i eor_r1-r3-r2 add_r3-r3_i bfi_r3-r1_i_i eor_r0-r3-r2_ror_i
eor_r0-r0_i orr_r1-r1-r2_lsr_i ror_r1-r1_i sub_r0-r1-r0 orr_r0-r2-r0_asr_i	eor_r0-r0_i orr_r1-r1-r2_lsr_i rsb_r0-r0-r1_ror_i orr_r0-r2-r0_asr_i
ror_r0-r0_i and_r1-r0_i add_r1-r1-r1 asr_r2-r1-r1 mvn_r0-r2 eor_r3-r0_i add_r0-r3_i mov_r3-r0	mvn_r3_i
tst_r0-r1 rsb_ls_r2-r0_i rsb_hi_r2-r3-r2 ror_r3-r2_i eor_r2-r3_i	tst_r0-r1 rsb_ls_r2-r0_i ror_r3-r2_i eor_r2-r3_i
tst_r0_i and_lt_r1-r0-r2 and_ge_r1-r1_i and_r2-r1_i orr_r1-r2_i	mov_r1_i
mov_r0-r1 bfi_r2-r1_i_i tst_r0_i and_ge_r1-r1-r2_ror_i bic_r3-r2-r1	tst_r1_i bfi_r2-r1_i_i and_ge_r1-r1-r2_ror_i bic_r3-r2-r1
lsr_r0-r0_i sub_r1-r0-r2	rsb_r1-r2-r0_lsr_i
cmp_r0_i mvn_ge_r1-r2 orr_r3-r2-r1 rsb_r1-r3_i mov_r0-r2 eor_r1-r1-r0 orr_r3-r1_i	cmp_r0_i mvn_ge_r1-r2 orr_r3-r2-r1 rsb_r1-r3_i eor_r1-r1-r2 orr_r3-r1_i
orr_r0-r1-r0 eor_r2-r0-r1	bic_r2-r0-r1
bfi_r0-r1_i_i add_r0-r0-r2 eor_r0-r0-r2 bic_r1-r3-r0 and_r0-r1-r2	bfi_r0-r1_i_i add_r0-r0-r2 and_r1-r3-r0 and_r0-r1-r2
cmp_r0-r1 mov_ne_r1-r2 mov_eq_r1-r0 mvn_r0-r1 and_r2-r0-r1 sub_r2-r2_i rsb_r2-r2-r1	cmp_r0-r1 asr_ne_r1-r2_i add_r2-r1_i
bic_r0-r1-r0 and_r2-r1-r0_lsr_i sub_r1-r1-r0 sub_r1-r1-r2_lsl_i mvn_r3-r1 eor_r1-r1_i rsb_r3-r3-r1 mvn_r1-r3	bic_r0-r1-r0 and_r2-r1-r0_lsr_i sub_r1-r1-r0 sub_r1-r1-r2_lsl_i mov_r3_i unk rsb_r1-r3-r1_lsl_i
cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 tst_r2-r1 orr_lt_r2-r1-r2 orr_r3-r2-r0_ror_i eor_r1-r3_i mov_r2-r1	orr_r3-r2-r0_ror_i eor_r2-r3_i
ror_r0-r1_i rsb_r2-r0-r2	sub_r2-r2-r1_ror_i
and_r0-r0-r1 asr_r1-r0_i mov_r2-r1	and_r0-r0-r1 mov_r2-r0_asr_i
add_r0-r1-r2 tst_r3_i sub_ls_r2-r1_i sub_hi_r2-r0_i eor_r1-r1-r2_lsl_i eor_r0-r1_i	tst_r3_i sub_ls_r2-r1_i eor_r1-r1-r2_lsl_i eor_r0-r1_i
orr_r0-r1-r0 sub_r1-r0_i add_r2-r1_i	orr_r0-r1-r0 add_r2-r0_i
asr_r0-r1-r0 and_r0-r0-r2_lsr_i rsb_r2-r1-r0_ror_i orr_r2-r2_i mvn_r3-r2 mvn_r0-r3	asr_r0-r1-r0 and_r0-r0-r2_lsr_i rsb_r2-r1-r0_ror_i orr_r0-r2_i
tst_r0-r1 orr_ge_r2-r1-r2 rsb_r0-r3-r2_lsl_i mvn_r3-r0 mov_r2-r3 add_r0-r2-r2	tst_r0-r1 orr_ge_r2-r1-r2 rsb_r0-r3-r2_lsl_i mvn_r3-r0 add_r0-r3-r3
mvn_r0-r1 eor_r2-r3_i bic_r0-r0-r3 cmp_r2_i eor_ge_r3-r0-r3_ror_i eor_r2-r0_i eor_r3-r2-r3_lsr_i	mvn_r0-r1 bic_r0-r0-r3 cmp_r3_i eor_ge_r3-r0-r3_ror_i eor_r2-r0_i eor_r3-r2-r3_lsr_i
asr_r0-r1_i sub_r0-r2-r0 lsl_r3-r0-r3	sub_r0-r2-r1_asr_i lsl_r3-r0-r3
eor_r0-r0-r1_asr_i mov_r1-r0 sub_r2-r3_i bic_r1-r1-r2 add_r0-r1_i asr_r1-r2_i and_r3-r1-r0 add_r1-r3-r2_lsl_i	eor_r0-r0-r1_asr_i sub_r2-r3_i bic_r1-r0-r2 add_r0-r1_i and_r1-r0-r2_asr_i add_r1-r1-r2_lsl_i
sub_r0-r1-r2 bfi_r0-r0_i_i orr_r0-r0_i orr_r1-r2-r0_ror_i lsl_r2-r1_i sub_r3-r1-r2	rsb_r0-r2-r1 bfi_r0-r0_i_i orr_r0-r0_i orr_r1-r2-r0_ror_i sub_r3-r1-r1_lsl_i
mov_r0-r1 eor_r2-r2-r1_asr_i orr_r1-r2-r0 add_r1-r1_i rsb_r0-r3-r1 mvn_r1-r0 and_r3-r3-r1	eor_r2-r2-r1_asr_i orr_r1-r1-r2 add_r1-r1_i rsb_r0-r3-r1 bic_r3-r3-r0
rsb_r0-r1-r2_asr_i mvn_r1-r2 sub_r2-r1-r0_lsr_i bic_r0-r2_i bic_r0-r3-r0 and_r0-r0-r2_lsl_i	rsb_r0-r1-r2_asr_i mvn_r1-r2 sub_r2-r1-r0_lsr_i bic_r0-r3-r2 and_r0-r0-r2_lsl_i
eor_r0-r1-r2 bic_r0-r0-r2 orr_r1-r0-r1 bic_r0-r1-r2 rsb_r0-r0_i rsb_r2-r0_i	bic_r0-r1-r2 add_r2-r0_i
tst_r0_i rsb_lt_r1-r2-r3_lsl_i eor_hi_r1-r1-r3_lsl_i add_r2-r1-r3_ror_i	add_r2-r1-r3_ror_i
rsb_r0-r1-r2 mov_r3-r0 mov_r2-r3 add_r1-r2_i mov_r3-r1	rsb_r0-r1-r2 add_r3-r0_i
sub_r0-r1-r0_ror_i mov_r1-r0 sub_r1-r2-r1 mov_r0-r2 sub_r3-r1_i eor_r3-r0-r3 rsb_r0-r1_i and_r0-r3-r0	sub_r0-r1-r0_ror_i sub_r1-r2-r0 rsb_r0-r1_i sub_r3-r1_i eor_r3-r2-r3 and_r0-r3-r0
orr_r0-r1-r2 add_r2-r1_i sub_r1-r3-r2_asr_i eor_r2-r1-r0_ror_i sub_r0-r2_i and_r2-r2-r0_lsr_i mov_r1-r2 lsr_r2-r1_i	orr_r0-r1-r2 add_r2-r1_i sub_r1-r3-r2_asr_i eor_r2-r1-r0_ror_i and_r2-r2-r2_lsr_i lsr_r2-r2_i
tst_r0_i mvn_eq_r1-r2 orr_r0-r1-r2 orr_r2-r1-r2 add_r3-r2-r0_ror_i eor_r1-r1-r3 mvn_r0-r1	tst_r0_i mvn_ge_r1-r2 orr_r0-r1-r2 add_r3-r0-r0_ror_i eor_r1-r1-r3 mvn_r0-r1
tst_r0_i mov_ne_r1-r2 orr_r1-r1_i lsl_r2-r1_i orr_r3-r0-r2_lsl_i add_r0-r2-r2 and_r1-r0_i eor_r1-r3-r1_lsl_i	tst_r0_i mov_ne_r1-r2 orr_r1-r1_i lsl_r2-r1_i orr_r1-r0-r2_lsl_i
sub_r0-r1-r2 and_r2-r1-r0 eor_r1-r0-r2	sub_r0-r1-r2 bic_r1-r0-r1
asr_r0-r1_i eor_r2-r0_i mov_r1-r2 mvn_r2-r1 bic_r0-r2-r3	mvn_r2-r1_asr_i eor_r2-r2_i bic_r0-r2-r3
cmp_r0-r1 sub_ne_r0-r1_i sub_eq_r0-r2_i mov_r2-r0 eor_r1-r3-r2 eor_r0-r1-r0 bfi_r3-r0_i_i mvn_r2-r3	bfi_r3-r3_i_i mvn_r2-r3
add_r0-r1_i mvn_r2-r0 mvn_r0-r3 and_r2-r3-r2 ror_r3-r2-r2 rsb_r0-r0_i sub_r2-r3-r0	add_r0-r1_i bic_r2-r3-r0 mvn_r0-r3 ror_r3-r2-r2 rsb_r0-r0_i sub_r2-r3-r0
tst_r0-r1 sub_ne_r2-r0-r3_lsl_i sub_eq_r2-r3-r0_lsl_i eor_r3-r0-r2_lsr_i sub_r3-r0-r3_ror_i rsb_r0-r3_i orr_r2-r0_i eor_r1-r2_i eor_r3-r2_i orr_r3-r3-r1	tst_r0-r1 sub_r2-r0-r3_lsl_i sub_cs_r2-r3-r0_lsl_i eor_r3-r0-r2_lsr_i sub_r3-r0-r3_ror_i rsb_r0-r3_i orr_r2-r0_i orr_r3-r2_i
rsb_r0-r1-r2_lsl_i add_r0-r0_i rsb_r2-r0_i ror_r3-r2-r2	rsb_r0-r1-r2_lsl_i rsb_r2-r0_i ror_r3-r2-r2
add_r0-r0_i ror_r1-r0-r0 mov_r2-r1 orr_r0-r1_i lsl_r0-r2-r0 sub_r2-r0-r2_ror_i	add_r0-r0_i ror_r1-r0-r0 orr_r0-r1_i lsl_r0-r1-r0 sub_r2-r0-r1_ror_i
lsr_r0-r1_i and_r2-r1-r0 asr_r0-r2-r2 add_r2-r0-r1 rsb_r3-r2_i add_r1-r2-r3_ror_i mvn_r3-r1 eor_r0-r3_i	and_r2-r1-r1_lsr_i asr_r0-r2-r2 add_r2-r0-r1 rsb_r3-r2_i add_r1-r2-r3_ror_i mvn_r3-r1 eor_r0-r3_i
tst_r0-r1 mvn_ne_r0-r2 orr_r2-r2-r1_lsl_i ror_r3-r0-r0 tst_r3-r1 rsb_eq_r0-r1-r2_lsl_i and_r1-r0_i	tst_r0-r1 mvn_ne_r0-r2 ror_r3-r0-r0 tst_r3-r1 rsb_eq_r0-r1-r2_lsl_i and_r1-r0_i
tst_r0-r1 and_ne_r1-r0-r2 add_r3-r1_i rsb_r1-r3_i rsb_r0-r2-r1_lsl_i asr_r1-r0_i mov_r0-r1 orr_r0-r0_i	tst_r0-r1 and_ne_r1-r0-r2 mvn_r1-r1_ror_i rsb_r0-r2-r1_lsl_i asr_r1-r0_i orr_r0-r1_i
rsb_r0-r1_i mov_r1-r0 asr_r1-r1-r1 eor_r1-r2-r1 lsl_r3-r1-r1	rsb_r0-r1_i asr_r1-r0-r0 eor_r1-r2-r1 lsl_r3-r1-r1
rsb_r0-r0-r1 and_r2-r2-r0 bic_r2-r2-r3 orr_r3-r2_i mvn_r0-r3 bfi_r3-r0_i_i	rsb_r0-r0-r1 and_r2-r2-r0 bic_r2-r2-r3 orr_r3-r2_i bic_r3-r3_i
rsb_r0-r1_i sub_r2-r0-r1 rsb_r3-r0-r2	rsb_r3-r1_i
tst_r0-r1 rsb_ne_r0-r1-r2 rsb_eq_r0-r1-r2 sub_r0-r0_i rsb_r3-r0_i	rsb_r0-r1-r2 rsb_r3-r0_i
mov_r0-r1 orr_r2-r0_i rsb_r2-r2-r3_ror_i	orr_r2-r1_i rsb_r2-r2-r3_ror_i
eor_r0-r0_i add_r1-r2-r0 and_r2-r1_i add_r3-r2_i lsr_r3-r3_i lsl_r3-r3-r3	and_r3-r2_i
lsr_r0-r1_i rsb_r2-r3-r0 sub_r1-r2-r0	rsb_r1-r3_i
mov_r0-r1 bfi_r2-r0_i_i	bfi_r2-r1_i_i
ror_r0-r1_i orr_r2-r0-r2 orr_r1-r3-r2_lsr_i rsb_r2-r1_i mvn_r1-r2 sub_r0-r0-r1_asr_i	ror_r0-r1_i orr_r2-r0-r2 orr_r1-r3-r2_lsr_i sub_r1-r1_i sub_r0-r0-r1_asr_i
cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 add_r3-r1_i mov_r1-r3	cmp_r0_i bic_eq_r2-r0-r0_lsr_i rsb_r1-r2_i
cmp_r0_i orr_ne_r0-r1-r2 mov_r3-r0 add_r1-r3_i	cmp_r0_i orr_ne_r0-r1-r2 add_r1-r0_i
bic_r0-r0-r1 bic_r2-r0_i and_r3-r2_i eor_r3-r0-r3_ror_i orr_r1-r3_i mov_r0-r1	bic_r0-r0-r1 and_r3-r0_i eor_r3-r0-r3_ror_i orr_r0-r3_i
lsl_r0-r1-r2 cmp_r1_i mov_cs_r2-r0 and_r2-r2_i mov_r0-r1 orr_r1-r2-r0	cmp_r1_i lsl_hi_r2-r1-r2 and_r2-r2_i orr_ne_r1-r1-r2
mvn_r0-r1 bfi_r1-r2_i_i sub_r2-r1-r0 lsl_r2-r2_i lsl_r1-r2_i	mvn_r0-r1 bfi_r1-r2_i_i sub_r2-r1-r0 lsl_r1-r2_i
eor_r0-r0-r1 and_r2-r1-r2_ror_i and_r3-r2-r0	and_r3-r1-r2_ror_i bic_r3-r3-r0
and_r0-r0_i and_r1-r0_i	sub_r1-r1-r1
and_r0-r0-r1 bfi_r2-r3_i_i rsb_r2-r2-r0 bic_r0-r1-r2 mov_r3-r0 orr_r1-r3_i	and_r0-r0-r1 bfi_r2-r3_i_i rsb_r2-r2-r0 bic_r0-r1-r2 orr_r1-r0_i
mvn_r0-r1 add_r0-r0-r1 orr_r0-r0_i rsb_r2-r0_i	mov_r2_i
and_r0-r0-r1 asr_r1-r0_i orr_r2-r1_i add_r1-r2_i rsb_r3-r2-r1	mov_r3_i
rsb_r0-r1_i eor_r2-r0-r2 and_r0-r1-r3 eor_r3-r2-r0 eor_r0-r2-r3 sub_r0-r0_i mvn_r2-r0 and_r3-r0-r2_lsr_i	and_r0-r1-r3 sub_r0-r0_i mvn_r2-r0 and_r3-r0-r2_lsr_i
sub_r0-r0-r1 asr_r2-r0_i and_r3-r2_i mov_r2-r3 mov_r0-r2 eor_r0-r0_i add_r0-r0_i	sub_r0-r0-r1 asr_r2-r0_i and_r3-r2_i rsb_r0-r3_i add_r0-r0_i
sub_r0-r1_i add_r2-r0-r0 eor_r3-r2-r1 sub_r1-r2-r0 sub_r3-r3-r1	sub_r3-r1_i eor_r1-r1-r3_lsl_i rsb_r3-r3-r1
add_r0-r0-r1_lsr_i lsl_r2-r0_i mov_r3-r2 and_r3-r3_i add_r1-r3_i sub_r2-r1_i orr_r0-r2_i mov_r1-r0	mov_r1_i
tst_r0-r1 rsb_ne_r0-r0-r1_ror_i rsb_eq_r0-r2-r1_asr_i sub_r2-r0_i mov_r1-r2 add_r1-r1_i	tst_r0-r1 rsb_ne_r0-r0-r1_ror_i rsb_cs_r0-r2-r1_asr_i add_r1-r0_i
sub_r0-r0-r1_asr_i sub_r2-r0_i orr_r1-r2-r3 eor_r1-r2-r1	sub_r0-r0-r1_asr_i sub_r2-r0_i bic_r1-r3-r2
mvn_r0-r1 add_r1-r0-r0 eor_r0-r1_i and_r1-r0_i ror_r0-r1_i	unk mvn_r0-r2_ror_i
asr_r0-r1-r1 rsb_r1-r0-r1 mov_r0-r1	asr_r0-r1-r1 sub_r0-r1-r0
asr_r0-r1_i lsr_r1-r2_i and_r3-r2-r0 and_r1-r1-r3_lsl_i add_r2-r1-r1	and_r0-r2-r1_asr_i and_r0-r0-r2_lsr_i mov_r2-r0_ror_i
cmp_r0-r1 mov_lt_r2-r3 orr_r3-r2_i sub_r1-r2-r3 mov_r2-r1 and_r1-r2_i orr_r0-r1-r2	cmp_r0-r1 mov_lt_r2-r3 orr_r3-r2_i rsb_r0-r3-r2
bic_r0-r1_i bic_r0-r0-r2 lsr_r1-r2_i and_r2-r0_i lsl_r0-r1-r2	mov_r0-r2_lsr_i
and_r0-r1-r0_lsr_i orr_r0-r0_i rsb_r2-r0_i lsl_r2-r2_i and_r0-r0_i and_r2-r0-r2	eor_r2-r0-r0
mov_r0-r1 orr_r2-r0_i sub_r0-r1_i eor_r2-r2-r0 and_r2-r2_i sub_r2-r2_i rsb_r0-r2_i	sub_r0-r1_i unk and_r0-r3_i
eor_r0-r1-r0_lsr_i mov_r1-r0 asr_r1-r1_i lsr_r2-r1_i add_r0-r1-r2 orr_r2-r1_i orr_r1-r2-r0_ror_i	eor_r0-r1-r0_lsr_i asr_r1-r0_i add_r0-r1-r1_lsr_i orr_r2-r1_i orr_r1-r2-r0_ror_i
mvn_r0-r1 rsb_r0-r0_i and_r0-r0_i sub_r1-r0_i eor_r2-r1_i orr_r3-r2_i sub_r3-r0-r3_lsr_i	add_r0-r1_i and_r0-r0_i sub_r1-r0_i sub_r3-r0-r1_lsr_i
sub_r0-r0-r1 mov_r1-r0 sub_r2-r1_i	sub_r0-r0-r1 sub_r2-r0_i
tst_r0-r1 mov_ne_r0-r1 mov_eq_r0-r2 rsb_r0-r0-r1_lsr_i	tst_r0-r1 rsb_ne_r0-r1-r1_lsr_i rsb_ls_r0-r2-r1_lsr_i
sub_r0-r1_i bfi_r1-r0_i_i	bfi_r1-r1_i_i
mov_r0-r1 eor_r1-r0_i and_r0-r1-r0_lsr_i sub_r0-r0_i	eor_r1-r1_i and_r0-r1-r1_lsr_i sub_r0-r0_i
ror_r0-r1-r2 ror_r2-r0_i rsb_r2-r3-r2_lsr_i mov_r0-r2 sub_r0-r2-r0_lsl_i	ror_r0-r1-r2 ror_r2-r0_i rsb_r2-r3-r2_lsr_i sub_r0-r2-r2_lsl_i
bfi_r0-r0_i_i ror_r1-r0_i and_r0-r1-r0 and_r2-r0_i	bfi_r0-r0_i_i and_r0-r0-r0_asr_i and_r2-r0_i
mov_r0-r1 rsb_r2-r3-r2_ror_i cmp_r3-r2 add_lt_r3-r3-r0_ror_i add_ge_r3-r1-r0_lsr_i bfi_r3-r3_i_i	rsb_r2-r3-r2_ror_i cmp_r3-r2 add_lt_r3-r3-r1_ror_i add_ge_r3-r1-r1_lsr_i bfi_r3-r3_i_i
add_r0-r1_i eor_r1-r2-r0_ror_i sub_r1-r0-r1 add_r1-r1-r0	add_r0-r1_i eor_r1-r2-r0_ror_i rsb_r1-r1-r0_lsl_i
mov_r0-r1 eor_r2-r0_i	eor_r2-r1_i
bfi_r0-r0_i_i orr_r1-r2_i ror_r1-r1-r0	orr_r1-r2_i ror_r1-r1-r0
tst_r0-r1 and_eq_r0-r1-r0 eor_r2-r3-r0 and_r2-r2_i rsb_r3-r2_i sub_r2-r1-r0_lsl_i and_r2-r2_i sub_r1-r2-r3	tst_r0-r1 and_eq_r0-r1-r0 eor_r2-r3-r0 and_r2-r2_i rsb_r3-r2_i and_r2-r1_i sub_r1-r2-r3
ror_r0-r1_i mvn_r2-r0 sub_r1-r1-r2	mvn_r2-r1_ror_i sub_r1-r1-r2
sub_r0-r1-r2 ror_r2-r0_i orr_r2-r0-r2_asr_i rsb_r3-r0_i orr_r3-r2-r3	sub_r0-r1-r2 orr_r2-r0-r0_ror_i rsb_r3-r0_i orr_r3-r2-r3
mvn_r0-r1 bfi_r1-r0_i_i mov_r0-r1 rsb_r2-r0-r1 cmp_r0-r2 mov_lt_r1-r2 mvn_r2-r1	mvn_r0-r1 bfi_r1-r0_i_i mvn_r2-r0_asr_i unk
mvn_r0-r1 eor_r1-r2-r0 mov_r3-r1 orr_r1-r0-r1_ror_i orr_r2-r3_i bic_r1-r0-r1 eor_r2-r2-r0_lsl_i rsb_r0-r1-r2	mvn_r0-r1 eor_r2-r2-r0_lsl_i eor_r1-r2-r0 orr_r0-r1_i
asr_r0-r1-r2 and_r1-r0-r3 sub_r0-r0_i and_r1-r1-r0 mov_r2-r1	asr_r0-r1-r2 and_r1-r0-r3 sub_r0-r0_i and_r2-r0-r1
rsb_r0-r0-r1 lsl_r2-r0_i add_r3-r2-r1 ror_r2-r3-r2 bfi_r1-r2_i_i bfi_r0-r1_i_i and_r3-r0_i	rsb_r0-r0-r1 and_r3-r0_i
eor_r0-r0_i add_r0-r0-r1_lsr_i asr_r1-r0_i mov_r2-r1 orr_r2-r2_i	eor_r2-r0_i add_r0-r2-r1_lsr_i asr_r1-r0_i orr_r2-r1_i
eor_r0-r1_i and_r2-r0-r1 mvn_r1-r2 sub_r1-r1-r2_asr_i	bic_r0-r1_i mvn_r1-r0 sub_r1-r1-r0_asr_i
sub_r0-r1-r0_lsl_i add_r2-r0-r0 add_r3-r1-r0_ror_i orr_r0-r3-r2_ror_i mvn_r3-r2 and_r1-r0-r2 add_r2-r1-r3	sub_r0-r1-r0_lsl_i add_r2-r0-r0 add_r3-r1-r0_ror_i orr_r0-r3-r2_ror_i mvn_r3-r2 orr_r2-r0-r3
mov_r0-r1 mov_r2-r1 tst_r2-r1 mvn_ne_r1-r0 rsb_r2-r1-r2_asr_i	rsb_r2-r1-r1_asr_i add_r2-r2-r2_asr_i rsb_r2-r2-r1_asr_i
orr_r0-r1-r2 and_r3-r3-r1 asr_r1-r3_i sub_r1-r0-r1 rsb_r1-r3-r1 and_r1-r1-r0 rsb_r2-r1-r3	orr_r0-r1-r2 and_r3-r3-r1 sub_r1-r0-r3_asr_i rsb_r1-r3-r1 and_r1-r1-r0 rsb_r2-r1-r3
ror_r0-r1-r1 mov_r2-r0 mvn_r1-r2	ror_r0-r1-r1 mvn_r1-r0
mov_r0-r1 mvn_r1-r0 lsr_r2-r1_i rsb_r3-r2_i orr_r0-r3-r2_lsr_i	mvn_r1-r1 lsr_r2-r1_i rsb_r3-r2_i orr_r0-r3-r2_lsr_i
and_r0-r0-r1 add_r0-r0_i bic_r1-r0_i and_r0-r1-r0 bfi_r2-r1_i_i rsb_r2-r2-r0 rsb_r3-r2-r0_ror_i orr_r3-r2-r3	and_r0-r0-r1 add_r0-r0_i bic_r1-r0_i bfi_r2-r1_i_i rsb_r2-r2-r1 rsb_r3-r2-r1_ror_i orr_r3-r2-r3
and_r0-r1-r0 rsb_r2-r1-r0_lsr_i mov_r3-r2 sub_r0-r1-r3_lsl_i and_r0-r3-r0	and_r0-r1-r0 rsb_r2-r1-r0_lsr_i sub_r0-r1-r2_lsl_i and_r0-r2-r0
orr_r0-r0-r1_asr_i orr_r2-r0-r1 bic_r1-r2_i and_r3-r1_i mvn_r0-r3 mov_r3-r0 mov_r2-r0 sub_r3-r3-r2	rsb_r3-r2-r2
cmp_r0-r1 rsb_lt_r2-r3_i asr_r3-r2_i sub_r3-r3-r2 sub_r2-r3-r1	cmp_r0-r1 rsb_lt_r2-r3_i rsb_r3-r2-r2_asr_i sub_r2-r3-r1
tst_r0-r1 mov_eq_r0-r1 mov_r2-r1 orr_r0-r0-r2_lsr_i and_r3-r0-r3	tst_r0-r1 mov_eq_r0-r1 orr_r0-r0-r1_lsr_i and_r3-r0-r3
ror_r0-r1_i mov_r2-r0 mvn_r0-r2 add_r2-r0-r0	mvn_r0-r1_ror_i add_r2-r0-r0
rsb_r0-r1-r2 eor_r3-r0-r2 rsb_r1-r3_i bic_r3-r1_i eor_r1-r3_i bic_r0-r1_i orr_r1-r1-r0	rsb_r0-r1-r2 eor_r3-r0-r2 rsb_r1-r3_i bic_r3-r1_i eor_r1-r3_i
rsb_r0-r1-r2 add_r3-r2-r0 rsb_r1-r2_i orr_r2-r3_i eor_r2-r1-r2	rsb_r3-r1-r2_lsl_i rsb_r1-r2_i orr_r2-r3_i eor_r2-r1-r2
lsr_r0-r1-r0 bic_r1-r0_i sub_r2-r3-r1 lsl_r0-r2-r2 mov_r2-r0 add_r0-r0-r2	lsr_r0-r1-r0 bic_r1-r0_i sub_r2-r3-r1 lsl_r0-r2-r2 add_r0-r0-r0
cmp_r0-r1 rsb_hi_r2-r2-r3 rsb_r1-r2-r0_lsr_i and_r2-r3-r1_ror_i and_r2-r2-r3 sub_r3-r1-r2_asr_i	cmp_r0-r1 rsb_hi_r2-r2-r3 rsb_r1-r2-r0_lsr_i and_r2-r3-r1_ror_i sub_r3-r1-r2_asr_i
add_r0-r1-r1 asr_r1-r2-r0 and_r3-r1_i orr_r0-r3_i and_r2-r1-r3 and_r3-r2-r0	add_r0-r1-r1 asr_r1-r2-r0 and_r3-r1_i
tst_r0-r1 add_ne_r1-r2_i sub_ne_r1-r2_i add_r1-r1-r2_asr_i	tst_r0-r1 sub_ne_r1-r2_i add_r1-r1-r2_asr_i
orr_r0-r1-r0 ror_r0-r0-r0 mov_r2-r1 sub_r3-r0_i mov_r1-r2 bic_r3-r1-r3	orr_r0-r1-r0 ror_r0-r0-r0 sub_r3-r0_i bic_r3-r1-r3
sub_r0-r1-r2_ror_i eor_r0-r0_i mov_r2-r3 bfi_r1-r2_i_i and_r0-r0-r1_lsr_i	sub_r0-r1-r2_ror_i eor_r0-r0_i bfi_r1-r3_i_i and_r0-r0-r1_lsr_i
tst_r0_i orr_ne_r1-r1_i and_r2-r3_i sub_r2-r2_i and_r1-r2-r1_ror_i bic_r1-r1_i and_r1-r2-r1_ror_i	tst_r0_i orr_ne_r1-r1_i mvn_r2_i and_r1-r2-r1_ror_i and_r1-r2-r1_ror_i
orr_r0-r0_i sub_r1-r2_i asr_r2-r0-r0 eor_r2-r2-r1 mvn_r0-r2	rsb_r1-r2_i orr_r2-r0_i eor_r0-r1-r2_asr-r2
rsb_r0-r0-r1 orr_r2-r0_i add_r1-r1-r1 bic_r3-r2-r0 rsb_r2-r0-r1 rsb_r1-r3-r2 orr_r2-r0-r1 eor_r3-r2_i	rsb_r0-r0-r1 orr_r2-r0_i rsb_r1-r2-r1_lsl_i orr_r2-r0-r1 eor_r3-r2_i
mvn_r0-r1 and_r2-r2_i orr_r3-r1-r2 rsb_r2-r1-r3 mov_r1-r0 lsr_r2-r2-r1	rsb_r2-r1-r1
orr_r0-r0-r1_asr_i sub_r2-r0_i eor_r1-r2_i lsl_r1-r1-r1 bic_r1-r1_i add_r3-r1_i lsl_r1-r3_i bic_r1-r1_i	orr_r0-r0-r1_asr_i sub_r2-r0_i eor_r1-r2_i lsl_r1-r1-r1 add_r3-r1_i lsl_r1-r3_i
add_r0-r0_i mov_r1-r2 orr_r3-r0_i eor_r0-r0-r3 eor_r2-r1-r3_lsr_i eor_r1-r3-r0_lsr_i rsb_r3-r2-r1_asr_i	add_r3-r0_i eor_r2-r2-r3_lsr_i rsb_r3-r2-r3_asr_i
lsl_r0-r1_i eor_r1-r2_i and_r2-r1_i sub_r3-r0_i add_r3-r3-r2_lsr_i	lsl_r0-r1_i sub_r3-r0_i
and_r0-r1-r0_lsl_i mov_r2-r0 rsb_r1-r2-r0_ror_i rsb_r3-r1-r2 and_r1-r2-r3 add_r0-r2-r1_asr_i	and_r0-r1-r0_lsl_i rsb_r1-r0-r0_ror_i rsb_r3-r1-r0 and_r1-r0-r3 add_r0-r0-r1_asr_i
and_r0-r1-r0_lsl_i lsl_r2-r0-r0 sub_r1-r1-r3_ror_i orr_r3-r0-r1_lsl_i ror_r0-r3_i orr_r3-r2-r0	and_r0-r1-r0_lsl_i sub_r1-r1-r3_lsr_i orr_r3-r0-r1_lsl_i orr_r3-r0-r3_ror_i
eor_r0-r0_i tst_r1-r2 mov_eq_r3-r1 eor_r3-r3-r0 mvn_r2-r3 orr_r3-r2_i orr_r2-r3_i	tst_r1-r2 mov_eq_r3-r1 eor_r3-r3-r0 mvn_r2-r3 orr_r2-r2_i
eor_r0-r1_i mov_r1-r2 eor_r2-r0-r1_lsl_i add_r2-r2-r1 eor_r2-r2_i sub_r2-r2-r0 ror_r0-r2_i	eor_r0-r1_i eor_r1-r0-r2_lsl_i add_r2-r2-r1 eor_r2-r2_i sub_r2-r2-r0 ror_r0-r2_i
and_r0-r0-r1 eor_r0-r0-r1 sub_r0-r0_i lsl_r0-r2-r0 eor_r1-r0-r2 lsl_r2-r1-r2 add_r3-r2-r0	bic_r0-r1-r0 sub_r0-r0_i lsl_r0-r2-r0 eor_r1-r0-r2 lsl_r2-r1-r2 add_r3-r2-r0
bfi_r0-r1_i_i and_r2-r1-r0_lsl_i asr_r3-r2_i bic_r1-r2_i bic_r2-r1_i rsb_r1-r1-r2_lsr_i ror_r0-r3-r1	bfi_r0-r1_i_i and_r2-r1-r0_lsl_i asr_r3-r2_i rsb_r1-r2-r2_asr_i ror_r0-r3-r1
eor_r0-r1-r2_ror_i eor_r2-r0-r3 mov_r1-r2 and_r2-r1-r0 sub_r1-r2-r1 and_r2-r1_i	eor_r0-r1-r2_asr_i orr_r2-r0-r3 sub_r1-r0-r2 and_r2-r1_i
rsb_r0-r1-r0_ror_i add_r1-r0_i rsb_r2-r0-r1_asr_i rsb_r3-r2_i eor_r3-r3_i lsr_r0-r3_i	rsb_r0-r1-r0_ror_i add_r1-r0_i rsb_r2-r0-r1_asr_i rsb_r3-r2_i lsr_r0-r3_i
mov_r0-r1 and_r2-r1-r0	orr_r2-r1-r1
bfi_r0-r1_i_i orr_r2-r2-r0_lsl_i sub_r3-r2_i mov_r1-r3 sub_r3-r1-r2 asr_r0-r2-r3 and_r2-r0_i sub_r2-r2-r3	orr_r2-r2-r0_lsl_i mvn_r3_i asr_r0-r2-r3 and_r2-r0_i sub_r2-r2-r3
orr_r0-r0_i orr_r0-r0-r1 ror_r2-r1_i eor_r2-r0-r2	orr_r0-r0_i orr_r0-r0-r1 eor_r2-r0-r1_ror_i
bic_r0-r1_i bfi_r2-r0_i_i and_r1-r2_i rsb_r1-r0-r1 sub_r1-r0-r1	bic_r0-r1_i add_r0-r0-r2_asr_i rsb_r1-r2-r0_lsl_i
and_r0-r1-r2 asr_r3-r0_i mov_r1-r3	and_r0-r1-r2 asr_r1-r0_i
cmp_r0_i mov_lt_r1-r0 and_r2-r1_i mov_r0-r2 and_r3-r2-r0 sub_r2-r3-r0	rsb_r2-r0-r0
eor_r0-r1-r2 orr_r2-r1-r0 and_r0-r2_i bic_r2-r0-r2	sub_r2-r0-r0
add_r0-r0-r1_lsr_i eor_r1-r1-r2_lsl_i orr_r1-r1-r0 sub_r2-r1-r0_lsr_i add_r1-r2-r0_lsr_i eor_r1-r1_i orr_r3-r1_i bfi_r0-r3_i_i	add_r0-r0-r1_lsr_i orr_r1-r1-r0 sub_r2-r1-r0_lsr_i add_r1-r2-r0_lsr_i bfi_r0-r1_i_i
asr_r0-r1_i mov_r2-r0 sub_r1-r0_i rsb_r1-r1-r2_lsl_i	asr_r0-r1_i sub_r1-r0_i rsb_r1-r1-r0_lsl_i
eor_r0-r0_i add_r1-r2-r2 add_r0-r0-r2 sub_r2-r1_i mvn_r1-r2 add_r3-r1-r0 rsb_r3-r3-r2 ror_r0-r3-r0	eor_r0-r0_i add_r1-r2-r2 add_r0-r0-r2 sub_r2-r1_i rsb_r3-r0-r2_lsl_i add_r3-r3_i ror_r0-r3-r0
bfi_r0-r1_i_i mvn_r2-r3 bfi_r1-r0_i_i add_r0-r2-r1_lsl_i	mvn_r2-r3 bfi_r1-r0_i_i add_r0-r2-r1_lsl_i
orr_r0-r1-r2_lsl_i lsl_r1-r2_i rsb_r3-r1-r3 mov_r2-r3 sub_r1-r0-r2 and_r3-r1_i	sub_r1-r1-r3 and_r3-r1_i
orr_r0-r1_i add_r2-r3-r0 sub_r0-r3_i orr_r2-r2-r0 bic_r2-r2-r1 bfi_r3-r1_i_i and_r2-r2-r0 orr_r3-r3-r2	sub_r0-r3_i bfi_r3-r1_i_i bic_r2-r0-r1 orr_r3-r3-r2
rsb_r0-r1_i orr_r0-r0-r2_ror_i sub_r2-r3-r2 sub_r2-r3-r2 and_r0-r0-r2_lsl_i lsl_r1-r2_i eor_r0-r0_i eor_r3-r1-r0_lsr_i	rsb_r0-r1_i lsl_r1-r2_i orr_r0-r0-r2_ror_i and_r0-r0-r2_lsl_i eor_r3-r1-r0_ror_i
lsl_r0-r1_i rsb_r1-r0-r2	sub_r1-r2-r1_lsl_i
orr_r0-r1-r2_lsr_i bfi_r1-r0_i_i bic_r2-r1_i lsr_r0-r3-r2 lsl_r1-r0_i	bic_r2-r1_i lsr_r0-r3-r2 lsl_r1-r0_i
tst_r0-r1 add_ne_r0-r2-r2 add_eq_r0-r0-r3 sub_r3-r0-r1_ror_i mov_r2-r1 and_r0-r3-r2 orr_r3-r0_i lsr_r0-r3_i	tst_r0-r1 add_ne_r0-r2-r2 add_eq_r0-r0-r3 sub_r3-r0-r1_ror_i and_r0-r3-r1 lsr_r0-r0_i
tst_r0-r1 rsb_eq_r2-r0_i bic_r3-r2_i orr_r1-r3_i mvn_r2-r1	tst_r0-r1 rsb_ge_r2-r0_i orr_r1-r2_i mvn_r2-r1
orr_r0-r0-r1 eor_r1-r0-r2 asr_r1-r2-r1 asr_r0-r2_i sub_r1-r0-r1 bic_r0-r1_i add_r1-r0_i	orr_r0-r0-r1 eor_r1-r0-r2 asr_r1-r2-r1 rsb_r1-r1-r2_asr_i bic_r0-r1_i add_r1-r0_i
rsb_r0-r1_i sub_r2-r2-r0_asr_i rsb_r1-r2-r0 sub_r2-r1-r2 add_r0-r2-r1 bfi_r2-r0_i_i	rsb_r0-r1_i rsb_r1-r2-r0_asr_i add_r2-r0-r1_lsl_i rsb_r0-r1-r2_lsl_i bfi_r2-r0_i_i
add_r0-r1-r0_lsl_i orr_r2-r0_i add_r0-r2_i eor_r1-r0_i	add_r0-r1-r0_lsl_i orr_r2-r0_i add_r1-r2_i
bic_r0-r1_i add_r2-r0-r0 sub_r2-r1-r2_asr_i	add_r2-r1-r1 sub_r2-r1-r2_asr_i
asr_r0-r0_i add_r1-r0-r2	add_r1-r2-r0_asr_i
add_r0-r1-r1 mvn_r2-r0 mov_r3-r2 add_r2-r3-r1	mvn_r2-r1
add_r0-r0_i and_r1-r0-r2_lsl_i eor_r0-r1_i orr_r2-r0_i sub_r0-r1_i orr_r1-r2-r1 and_r1-r0-r1	add_r1-r0_i and_r1-r1-r2_lsl_i sub_r2-r1_i add_r0-r1_i and_r1-r2-r0
bfi_r0-r1_i_i orr_r2-r3-r0 sub_r0-r2-r0 eor_r0-r2-r0 ror_r3-r0-r2 rsb_r0-r2-r3_asr_i	bfi_r0-r1_i_i orr_r2-r3-r0 ror_r3-r0-r2 rsb_r0-r2-r3_asr_i
cmp_r0-r1 and_cc_r2-r1-r2 orr_r3-r1-r2 bic_r2-r3_i and_r2-r1-r2_lsl_i and_r1-r2-r1 and_r0-r1-r3	cmp_r0-r1 and_cc_r2-r1-r0 orr_r3-r1-r2 bic_r2-r3_i and_r0-r1-r2_lsl_i
mov_r0-r1 orr_r0-r0-r2 orr_r2-r1_i add_r1-r1-r0_ror_i eor_r2-r2-r1 and_r1-r2-r1_asr_i mvn_r2-r1	orr_r0-r1-r2 orr_r2-r1_i add_r1-r1-r0_ror_i eor_r2-r2-r1 and_r1-r2-r1_asr_i mvn_r2-r1
rsb_r0-r1-r0 rsb_r1-r0-r1_lsr_i mov_r0-r1	rsb_r0-r1-r0 rsb_r0-r0-r1_lsr_i
tst_r0-r1 mvn_eq_r1-r0 add_eq_r1-r2-r0_lsl_i add_r0-r2-r1_lsr_i add_r0-r0_i and_r3-r0_i	tst_r0-r1 add_eq_r1-r2-r0_lsl_i add_r0-r2-r1_lsr_i and_r3-r0_i
bfi_r0-r0_i_i orr_r1-r2-r1 rsb_r3-r1_i ror_r3-r3-r0 eor_r1-r3_i eor_r1-r1-r3	mov_r1_i
tst_r0_i sub_eq_r0-r1-r2 bfi_r2-r1_i_i bic_r0-r0-r3 bfi_r1-r0_i_i and_r3-r2-r1_lsl_i and_r0-r3-r2	tst_r0_i sub_eq_r0-r1-r2 bfi_r2-r1_i_i bic_r0-r0-r3 bfi_r1-r0_i_i and_r0-r2-r1_lsl_i
lsr_r0-r1-r2 and_r3-r0-r1_lsr_i eor_r0-r3_i eor_r1-r1-r2_asr_i add_r3-r0-r1 mov_r2-r3	lsr_r0-r1-r2 and_r3-r0-r1_lsr_i eor_r0-r3_i eor_r1-r1-r2_asr_i add_r2-r0-r1
and_r0-r0_i orr_r1-r1-r2_asr_i asr_r3-r1_i sub_r3-r3-r0_asr_i orr_r0-r3_i add_r2-r3-r3 orr_r1-r2-r0	orr_r1-r1-r2_asr_i asr_r3-r1_i orr_r0-r3_i orr_r1-r0-r3_ror_i
asr_r0-r1_i rsb_r1-r0-r2 rsb_r2-r2-r0 rsb_r1-r3-r1 mvn_r3-r1 and_r1-r3-r1 bfi_r0-r1_i_i rsb_r1-r0-r2_asr_i	asr_r0-r1_i sub_r1-r0-r2 unk rsb_r1-r0-r1_asr_i
rsb_r0-r1-r2 sub_r2-r1-r0_lsl_i orr_r3-r2-r1 eor_r0-r3-r0_asr_i eor_r3-r3-r2_lsr_i sub_r1-r0-r3 rsb_r1-r3-r1	rsb_r0-r1-r2 sub_r2-r1-r0_lsl_i orr_r3-r2-r1 eor_r0-r3-r0_asr_i eor_r3-r3-r2_lsr_i sub_r1-r0-r3_lsl_i
mvn_r0-r1 lsl_r2-r1-r1 bic_r3-r0_i asr_r3-r3_i mvn_r0-r2 and_r2-r0-r3_ror_i bfi_r0-r2_i_i	lsl_r2-r1-r1 mvn_r0-r2 bic_r2-r0-r1_ror_i bfi_r0-r2_i_i
tst_r0_i mvn_ne_r0-r1 and_r2-r0_i add_r0-r3-r2_lsr_i sub_r1-r0-r1 bfi_r2-r1_i_i	bic_r0-r0-r1 and_r2-r0_i rsb_r1-r1-r3 bfi_r2-r1_i_i
rsb_r0-r1-r2_asr_i lsr_r2-r2_i add_r0-r0_i bic_r1-r0_i sub_r3-r1-r2_asr_i mov_r0-r1 add_r3-r3-r0 sub_r1-r3-r0_ror_i	rsb_r0-r1-r2_asr_i add_r0-r0_i bic_r1-r0_i sub_r3-r1-r2_lsr_i add_r3-r3-r1 sub_r1-r3-r1_ror_i
and_r0-r0_i rsb_r1-r0_i add_r1-r1_i ror_r2-r1_i add_r1-r2_i eor_r3-r2-r1	mov_r3_i
and_r0-r1-r0_lsr_i eor_r2-r0-r3_lsl_i mov_r3-r2 and_r1-r3_i add_r3-r1-r1_lsl_i add_r1-r3-r3 mov_r2-r1	and_r0-r1-r0_lsr_i and_r1-r0_i orr_r3-r1-r1_lsl_i add_r2-r3-r3
mov_r0-r1 ror_r2-r1_i asr_r1-r2_i and_r2-r1-r0 sub_r0-r2-r1 mov_r3-r0	ror_r2-r1_i orr_r3-r1-r2_asr_i rsb_r3-r3-r1
lsl_r0-r0_i eor_r1-r2-r0_lsr_i sub_r0-r0-r2 eor_r1-r1-r0 orr_r3-r2-r1 add_r0-r3-r1 lsl_r2-r3-r0 mov_r0-r2	lsl_r0-r0_i eor_r1-r2-r0_lsr_i sub_r0-r0-r2 eor_r1-r1-r0 orr_r3-r2-r1 add_r0-r3-r1 lsl_r0-r3-r0
mvn_r0-r1 sub_r2-r3-r0_lsl_i orr_r3-r1-r2_lsr_i bic_r1-r2-r1 add_r0-r0-r3_lsr_i orr_r3-r0_i asr_r0-r3_i rsb_r3-r1-r0	mvn_r0-r1 sub_r2-r3-r0_lsl_i orr_r3-r1-r2_lsr_i bic_r1-r2-r1 add_r0-r0-r3_lsr_i rsb_r3-r1-r0_asr_i
orr_r0-r0-r1_ror_i bfi_r0-r0_i_i and_r1-r0-r1_lsr_i add_r1-r1-r0 add_r2-r1-r0_asr_i sub_r2-r0-r2 eor_r1-r2-r3 mov_r0-r1	orr_r0-r0-r1_ror_i bfi_r0-r0_i_i and_r1-r0-r1_lsr_i add_r1-r1-r0 add_r2-r1-r0_asr_i sub_r2-r0-r2 eor_r0-r2-r3
and_r0-r1-r0_asr_i add_r2-r2-r1 sub_r2-r0-r2 and_r2-r0-r2 eor_r0-r2_i add_r2-r2-r0_asr_i	add_r2-r2-r1 and_r0-r1-r0_asr_i sub_r2-r0-r2 and_r2-r0-r2 add_r2-r2-r2_asr_i
add_r0-r1_i bic_r2-r1-r0 mov_r0-r3 lsr_r1-r0-r2 bfi_r3-r1_i_i and_r0-r3-r1_asr_i add_r2-r0_i	add_r0-r1_i bic_r2-r1-r0 lsr_r1-r3-r2 bfi_r3-r1_i_i and_r0-r3-r1_asr_i add_r2-r0_i
cmp_r0_i eor_eq_r1-r0_i asr_r0-r1_i mov_r2-r0 eor_r3-r2-r0_asr_i bfi_r3-r3_i_i orr_r0-r3-r1_lsr_i sub_r2-r0-r3	cmp_r0_i eor_eq_r1-r0_i asr_r0-r1_i eor_ne_r3-r0-r0_ror_i bfi_r3-r3_i_i orr_r0-r3-r1_lsr_i sub_r2-r0-r3
tst_r0-r1 sub_eq_r2-r3-r2_lsl_i mvn_r3-r0 rsb_r3-r3-r2_ror_i lsr_r0-r3_i and_r1-r1-r0 mov_r2-r1	tst_r0-r1 sub_eq_r2-r3-r2_lsl_i mvn_r3-r0 rsb_r3-r3-r2_ror_i and_r2-r1-r3_lsr_i
mvn_r0-r1 mvn_r2-r0 eor_r0-r2_i lsl_r3-r3_i sub_r2-r3_i rsb_r0-r0-r2_lsl_i	lsl_r3-r3_i sub_r2-r3_i eor_r0-r1_i rsb_r0-r0-r2_lsl_i
asr_r0-r1_i orr_r0-r0_i mvn_r1-r0 mvn_r2-r0 add_r2-r1-r2 add_r2-r2_i and_r0-r2_i	mov_r0_i
mov_r0-r1 lsr_r2-r1-r2 rsb_r1-r2-r1 orr_r1-r0-r1 lsl_r3-r1_i rsb_r2-r1-r3 and_r0-r2-r3	lsr_r2-r1-r2 rsb_r0-r2-r1 orr_r1-r0-r1 rsb_r0-r1-r1_lsl_i and_r0-r0-r1_lsl_i
tst_r0-r1 and_ne_r2-r0-r3 bfi_r0-r2_i_i sub_r3-r1-r0_lsl_i rsb_r2-r3_i and_r2-r2_i eor_r0-r0-r2 rsb_r1-r0-r1	tst_r0-r1 and_ne_r2-r0-r3 bfi_r0-r2_i_i rsb_r2-r1_i and_r2-r2_i eor_r0-r0-r2 rsb_r1-r0-r1
cmp_r0-r1 mvn_cs_r0-r1 mov_r2-r0 orr_r1-r1-r2 rsb_r0-r0-r1 rsb_r3-r0-r1_ror_i sub_r2-r2_i eor_r1-r3-r2_ror_i	cmp_r0-r1 mvn_cs_r0-r1 orr_r1-r1-r0 sub_r2-r0_i rsb_r0-r0-r1 rsb_r3-r0-r1_ror_i eor_r1-r3-r2_ror_i
mvn_r0-r1 bfi_r1-r2_i_i sub_r2-r2-r0_asr_i bic_r1-r1-r2 bfi_r3-r1_i_i add_r2-r3_i mov_r1-r2	mvn_r0-r1 sub_r2-r2-r0_asr_i bic_r1-r1-r2 bfi_r3-r1_i_i add_r1-r3_i
cmp_r0-r1 and_ne_r0-r2-r0 and_eq_r0-r3-r2_lsr_i rsb_r1-r0-r2_ror_i eor_r2-r1-r0 mvn_r1-r2 eor_r2-r1-r0 lsl_r1-r2-r1	cmp_r0-r1 and_ne_r0-r2-r0 and_eq_r0-r3-r2_lsr_i rsb_r1-r0-r2_ror_i mvn_r2-r1 eor_r1-r2-r0_ror_i lsl_r1-r2-r1
add_r0-r1_i add_r2-r0_i mvn_r1-r0 orr_r0-r1_i cmp_r2_i sub_ne_r0-r0-r2_lsr_i mov_r2-r0	add_r0-r1_i bic_r2-r0_i add_r0-r0_i mvn_r1-r2 sub_r2-r1-r0_lsr_i
eor_r0-r0-r1_asr_i and_r1-r2_i orr_r0-r1-r0_asr_i sub_r3-r0_i sub_r0-r0-r1_lsr_i lsl_r2-r0-r3	eor_r0-r0-r1_asr_i and_r1-r2_i orr_r0-r1-r0_asr_i sub_r3-r0_i lsl_r2-r0-r3
cmp_r0_i mvn_hi_r1-r2 rsb_eq_r1-r1-r2 cmp_r3-r2 rsb_hi_r0-r0-r3 add_ge_r0-r0-r1 mov_r2-r0 ror_r2-r2-r3	cmp_r0_i rsb_ge_r1-r1-r2 mvn_hi_r1-r2 cmp_r3-r2 rsb_hi_r0-r0-r3 add_ge_r0-r0-r1 ror_r2-r0-r3
cmp_r0-r1 add_cc_r2-r1_i add_cs_r2-r1_i tst_r3-r1 sub_ne_r0-r2_i add_r1-r0-r1 rsb_r3-r0-r1	mov_r3-r1
rsb_r0-r1-r0 tst_r0_i rsb_ne_r2-r1_i and_r0-r0_i rsb_r2-r2-r0_asr_i add_r0-r2_i sub_r3-r0_i	rsb_r0-r1-r0 tst_r0_i rsb_ne_r2-r1_i rsb_r3-r2-r2_lsl_i
rsb_r0-r0-r1 cmp_r0-r2 and_lt_r0-r2_i and_ge_r0-r2-r1_asr_i mov_r3-r0 and_r1-r3_i	rsb_r0-r0-r1 cmp_r0-r2 and_lt_r0-r2_i and_ge_r0-r2-r1_asr_i and_r1-r0_i
cmp_r0-r1 eor_cs_r0-r0_i mvn_r2-r1 bic_r1-r2_i orr_r2-r2-r1_lsr_i sub_r1-r2-r1 sub_r2-r0-r1_lsr_i	cmp_r0-r1 mvn_r2-r1 orr_r1-r2-r2_lsr_i eor_cs_r0-r0_i eor_r1-r2-r1 sub_r2-r0-r1_asr_i
and_r0-r1-r0_ror_i add_r2-r0-r1 sub_r3-r2-r0_lsr_i mov_r0-r2 eor_r1-r3_i sub_r1-r0-r1_asr_i	and_r0-r1-r0_ror_i add_r2-r0-r1 sub_r3-r2-r0_lsr_i eor_r1-r3_i sub_r1-r2-r1_asr_i
sub_r0-r1_i tst_r2-r3 and_ne_r3-r3-r2 sub_r3-r0-r3 mvn_r1-r3 orr_r2-r1-r2 sub_r0-r2-r1_asr_i	tst_r3-r2 and_ne_r3-r3-r2 rsb_r1-r1-r3_ror_i orr_r2-r1-r2 sub_r0-r2-r1_asr_i
tst_r0_i orr_eq_r0-r1-r2_ror_i mov_r3-r0 bic_r3-r3_i asr_r0-r3-r2 eor_r1-r0_i bfi_r2-r1_i_i sub_r2-r2_i	tst_r0_i orr_eq_r0-r1-r2_ror_i bic_r3-r0_i asr_r0-r3-r2 eor_r1-r0_i bfi_r2-r1_i_i sub_r2-r2_i
add_r0-r1_i bfi_r2-r0_i_i add_r0-r2-r0 ror_r2-r0-r0 lsl_r1-r2-r2 bic_r2-r0_i mov_r3-r1 bic_r3-r2-r3	add_r0-r1_i bfi_r2-r0_i_i add_r0-r2-r0 ror_r2-r0-r0 lsl_r1-r2-r2 bic_r2-r0_i bic_r3-r2-r1
orr_r0-r1-r2_lsr_i mov_r1-r0 lsl_r2-r0_i bic_r0-r2_i sub_r3-r1-r0 eor_r1-r3_i add_r2-r1_i	orr_r0-r1-r2_lsr_i sub_r3-r0-r0_lsl_i eor_r1-r3_i add_r2-r1_i
asr_r0-r0_i tst_r0-r1 mov_eq_r2-r1 ror_r0-r2_i mvn_r1-r0	asr_r0-r0_i tst_r0-r1 mov_eq_r2-r1 mvn_r1-r2_ror_i
sub_r0-r1-r0_lsr_i add_r2-r3-r1_ror_i orr_r1-r3_i mov_r3-r2 add_r2-r1-r3 eor_r1-r3-r2 add_r1-r1-r0 lsl_r0-r1_i	sub_r0-r1-r0_lsr_i add_r2-r3-r1_ror_i orr_r1-r3_i add_r3-r1-r2 eor_r1-r3-r2 add_r1-r1-r0 lsl_r0-r1_i
add_r0-r0-r0 add_r0-r0-r0 and_r1-r0_i sub_r1-r1_i orr_r2-r1_i bic_r1-r1-r2	eor_r1-r0-r0
cmp_r0-r1 eor_hi_r1-r1-r2 eor_r0-r3-r1 eor_r2-r1-r0 lsl_r0-r2_i eor_r2-r0-r3 and_r0-r0-r2 rsb_r3-r0_i and_r0-r3-r0	unk add_r0-r1_i bic_r0-r0-r1
rsb_r0-r1_i lsr_r2-r2-r3 and_r1-r3-r0_lsl_i and_r1-r1_i sub_r3-r2-r0_asr_i sub_r2-r3-r1 sub_r3-r2-r1	rsb_r0-r1_i lsr_r2-r2-r3 and_r1-r3-r0_lsl_i and_r1-r1_i sub_r3-r2-r0_asr_i sub_r3-r3-r1_lsl_i
tst_r0-r1 rsb_ne_r0-r0-r1 mov_ne_r0-r1 and_r0-r0-r2 bic_r2-r0_i lsr_r3-r2_i eor_r2-r1-r3 orr_r0-r2_i	tst_r0-r1 mov_ne_r0-r1 and_r0-r0-r2 lsr_r3-r0_i eor_r2-r1-r3 orr_r0-r2_i
tst_r0-r1 rsb_eq_r1-r2_i rsb_r1-r1-r0_asr_i mov_r0-r1 bfi_r3-r0_i_i mvn_r0-r3	tst_r0-r1 rsb_cs_r1-r2_i rsb_r1-r1-r0_lsr_i bfi_r3-r1_i_i mvn_r0-r3
asr_r0-r1_i eor_r2-r1-r0 bic_r1-r1-r0 tst_r2-r1 eor_eq_r1-r3_i asr_r3-r1_i	bic_r1-r1-r1_asr_i cmp_r1_i bic_ls_r1-r3-r1_asr_i mov_r3-r1_asr_i
bfi_r0-r0_i_i orr_r0-r1-r0_ror_i sub_r0-r1-r0 and_r2-r0_i sub_r3-r2_i add_r1-r1-r3	orr_r0-r1-r0_ror_i sub_r0-r1-r0 and_r2-r0_i sub_r3-r2_i add_r1-r1-r3
tst_r0-r1 add_ne_r1-r2-r3_ror_i orr_r2-r0-r1_asr_i orr_r3-r1-r2 mov_r2-r3 ror_r3-r2_i	tst_r0-r1 add_ne_r1-r2-r3_ror_i orr_r2-r0-r1_asr_i orr_r3-r1-r2 ror_r3-r3_i
tst_r0-r1 mvn_eq_r0-r1 ror_r2-r0_i rsb_r3-r1-r3_lsr_i tst_r0-r2 add_ne_r2-r2-r3_asr_i lsl_r1-r2_i bic_r3-r1_i	tst_r0-r1 mvn_eq_r0-r1 ror_r2-r0_i rsb_r3-r1-r3_lsr_i tst_r0-r2 add_ne_r2-r2-r3_asr_i mov_r3-r2_lsl_i
asr_r0-r1_i cmp_r0-r2 sub_cc_r2-r0-r2_lsl_i bfi_r1-r3_i_i rsb_r3-r1-r2 ror_r0-r3_i mvn_r2-r0	asr_r0-r1_i cmp_r0-r2 sub_cc_r2-r0-r2_lsl_i bfi_r1-r3_i_i rsb_r3-r1-r2 mvn_r2-r3_ror_i
rsb_r0-r1-r2 mov_r3-r0 add_r2-r2_i add_r3-r3-r2 orr_r3-r3_i add_r3-r3-r2	rsb_r0-r1-r2 add_r2-r2_i add_r3-r0-r2 orr_r3-r3_i add_r3-r3-r2
cmp_r0_i mov_cc_r1-r0 mov_cs_r1-r2 bfi_r1-r1_i_i eor_r2-r1_i	cmp_r0_i sub_cc_r2-r0_i bfi_r2-r2_i_i eor_r2-r2_i
add_r0-r0_i eor_r1-r2-r1 eor_r3-r1-r2 asr_r1-r1_i orr_r0-r0-r1_asr_i add_r0-r0-r2_ror_i add_r2-r3-r0 bfi_r0-r2_i_i	add_r0-r0_i eor_r1-r2-r1 eor_r3-r1-r2 orr_r0-r0-r1_asr_i add_r0-r0-r2_ror_i add_r2-r3-r0 bfi_r0-r2_i_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 bfi_r1-r1_i_i sub_r0-r1-r3 orr_r0-r0_i	mvn_r1-r2 bfi_r1-r1_i_i sub_r0-r1-r3 orr_r0-r0_i
eor_r0-r1_i and_r2-r0-r1 eor_r3-r2_i lsl_r1-r1-r3 sub_r1-r1-r2 add_r3-r1-r3_asr_i orr_r2-r3-r1	bic_r0-r1_i lsl_r1-r1-r0 rsb_r1-r0-r1_lsl_i add_r3-r1-r0_asr_i orr_r2-r3-r1
orr_r0-r1-r0 cmp_r1-r0 eor_ls_r1-r1-r0 rsb_r2-r1_i sub_r1-r3-r2_asr_i eor_r1-r1-r0 orr_r1-r1-r0_ror_i	orr_r0-r1-r0 eor_r1-r1-r0 rsb_r2-r1_i sub_r1-r3-r2_asr_i eor_r1-r1-r0 orr_r1-r1-r0_ror_i
mvn_r0-r1 rsb_r1-r2-r0 eor_r1-r0-r1 eor_r0-r1_i orr_r2-r0_i rsb_r3-r0-r2 eor_r1-r2-r3	add_r0-r2-r1 eor_r1-r0-r1 eor_r1-r1_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 orr_r3-r3-r0_asr_i and_r2-r1-r3 mov_r1-r2 sub_r2-r1-r0_asr_i	orr_r3-r3-r0_asr_i bic_r2-r3-r2 sub_r2-r2-r0_asr_i
eor_r0-r1-r2 and_r3-r0-r2 orr_r0-r3-r0 add_r2-r0-r0_lsl_i bfi_r2-r2_i_i asr_r1-r2_i mov_r3-r2 and_r2-r3-r1	eor_r0-r1-r2 add_r2-r0-r0_lsl_i asr_r1-r2_i bfi_r2-r2_i_i and_r2-r2-r1
cmp_r0-r1 rsb_ge_r0-r2-r1_ror_i lsr_r3-r0-r3 mov_r1-r3 asr_r1-r1_i and_r2-r1_i	cmp_r0-r1 rsb_ge_r0-r2-r1_ror_i lsr_r1-r0-r3 asr_r1-r1_i and_r2-r1_i
tst_r0-r1 rsb_eq_r1-r2-r3_lsl_i and_r3-r3-r1_ror_i mvn_r1-r3 mov_r2-r1 eor_r0-r2_i and_r1-r3-r0	tst_r0-r1 rsb_eq_r1-r2-r3_lsl_i and_r3-r3-r1_lsr_i and_r1-r3_i
mov_r0-r1 sub_r0-r2-r0_lsr_i rsb_r1-r0_i bfi_r0-r3_i_i and_r0-r0-r2 eor_r1-r1-r0	sub_r0-r2-r1_lsr_i rsb_r1-r0_i bfi_r0-r3_i_i and_r0-r0-r2 eor_r1-r1-r0
bic_r0-r1-r0 eor_r1-r0_i mov_r2-r1 orr_r1-r2_i bic_r3-r1_i mvn_r1-r3 and_r3-r1_i rsb_r2-r3_i	bic_r1-r1-r0 orr_r3-r1_i and_r2-r3_i
lsl_r0-r1_i orr_r2-r0_i mov_r3-r2 rsb_r3-r3-r0_asr_i add_r1-r3_i eor_r2-r1_i mvn_r0-r2 bfi_r3-r0_i_i	lsl_r0-r1_i eor_r2-r0_i rsb_r3-r2-r0_asr_i orr_r3-r3_i eor_r3-r3_i
ror_r0-r0-r0 mov_r1-r2 sub_r3-r0-r3 lsr_r2-r3_i add_r0-r2-r0 orr_r3-r0_i rsb_r2-r1-r3_lsr_i bfi_r0-r2_i_i	ror_r0-r0-r0 sub_r3-r0-r3 add_r0-r0-r3_lsr_i rsb_r2-r2-r0_lsr_i bfi_r0-r2_i_i
tst_r0-r1 rsb_ne_r0-r1_i and_r0-r0_i lsr_r1-r2_i add_r2-r1-r0_lsr_i bic_r3-r2_i bic_r2-r3_i	lsr_r1-r2_i bic_r2-r1_i
eor_r0-r0-r1 lsl_r2-r2_i sub_r2-r2-r0 ror_r2-r2_i eor_r1-r2-r1_ror_i orr_r3-r3_i eor_r3-r3_i eor_r0-r3-r1	eor_r0-r0-r1 rsb_r2-r0-r2_lsl_i ror_r2-r2_i eor_r1-r2-r1_ror_i orr_r3-r3_i eor_r3-r3_i eor_r0-r3-r1
and_r0-r1_i rsb_r2-r1-r2 lsr_r3-r2-r0 bfi_r1-r0_i_i and_r2-r3_i bic_r2-r2_i bic_r2-r1-r2	and_r0-r1_i rsb_r2-r1-r2 lsr_r3-r2-r0 bfi_r1-r0_i_i and_r2-r3_i bic_r2-r1-r2
tst_r0_i add_ne_r1-r2-r0_ror_i eor_r3-r0_i eor_r2-r1-r3_ror_i sub_r3-r1-r2_asr_i orr_r2-r3-r1 orr_r1-r2-r1 eor_r0-r1-r3	tst_r0_i add_ne_r1-r2-r0_ror_i eor_r3-r0_i eor_r2-r1-r3_ror_i sub_r3-r1-r2_asr_i bic_r0-r1-r3
sub_r0-r1-r0 ror_r1-r0-r0 bfi_r2-r1_i_i rsb_r2-r1-r2 and_r0-r2_i mvn_r2-r0	sub_r0-r1-r0 ror_r1-r0-r0 and_r3-r2_i unk and_r0-r2_i mvn_r2-r0
asr_r0-r1-r0 lsl_r2-r2_i orr_r2-r2-r0 sub_r1-r2-r0 bfi_r0-r1_i_i eor_r2-r0_i mvn_r1-r2	lsl_r2-r2_i asr_r0-r1-r0 bic_r1-r2-r0 bfi_r0-r1_i_i eor_r2-r0_i mvn_r1-r2
sub_r0-r1-r2 eor_r2-r1-r0_asr_i orr_r0-r2_i lsr_r1-r2_i cmp_r0-r2 and_ge_r3-r1_i lsl_r1-r3_i	sub_r0-r1-r2 eor_r2-r1-r0_asr_i ror_r1-r2_i and_r3-r1_i lsl_r1-r3_i
ror_r0-r1_i rsb_r2-r2-r0 lsl_r1-r2_i mvn_r2-r1 eor_r0-r2_i asr_r3-r0-r2 orr_r1-r3_i	rsb_r2-r2-r1_ror_i mvn_r2-r2_lsl_i asr_r3-r2-r2 orr_r1-r3_i
eor_r0-r1_i sub_r2-r1-r0 tst_r2-r0 mvn_eq_r3-r1 sub_r2-r3-r1	eor_r0-r1_i cmp_r1-r0 mvn_cs_r3-r1 sub_r2-r3-r1
cmp_r0_i orr_ne_r1-r0-r2 orr_r3-r2_i mvn_r2-r3 sub_r3-r2_i eor_r2-r1-r3 sub_r2-r1-r2_asr_i	cmp_r0_i orr_ne_r1-r0-r2 mvn_r2-r2 sub_r3-r2_i eor_r2-r1-r3 sub_r2-r1-r2_asr_i
eor_r0-r1-r2_ror_i orr_r3-r1-r0 and_r0-r3_i eor_r2-r1-r0_lsl_i mov_r0-r2 bic_r0-r2-r0	mov_r0_i
rsb_r0-r0_i cmp_r1-r2 sub_ge_r1-r0_i sub_r1-r1-r2_lsl_i add_r0-r3-r3_ror_i and_r3-r0-r1_lsl_i sub_r3-r0-r3	rsb_r0-r0_i cmp_r1-r2 sub_ge_r1-r0_i sub_r1-r1-r2_lsl_i add_r0-r3-r3_ror_i bic_r3-r0-r1_lsl_i
bfi_r0-r1_i_i asr_r2-r0_i eor_r0-r2_i mvn_r1-r0 mvn_r0-r1 orr_r1-r0_i	bfi_r0-r1_i_i asr_r2-r0_i eor_r0-r2_i orr_r1-r0_i
bic_r0-r0_i add_r1-r2-r0 and_r3-r3-r1_ror_i rsb_r0-r3_i sub_r1-r3-r0 eor_r1-r3-r1 and_r1-r3-r1 add_r3-r3-r1_ror_i	bic_r0-r0_i add_r1-r2-r0 and_r3-r3-r1_ror_i rsb_r0-r3_i sub_r1-r3-r0 bic_r1-r3-r1_ror_i add_r3-r3-r1_ror_i
tst_r0-r1 mvn_ne_r2-r3 lsr_r0-r2-r3 and_r2-r1-r0_lsr_i sub_r3-r2-r0_lsl_i bfi_r3-r3_i_i and_r3-r3_i	tst_r0-r1 mvn_ne_r2-r3 lsr_r0-r2-r3 and_r2-r1-r0_lsr_i sub_r3-r2-r0_lsl_i and_r3-r3_i
eor_r0-r1-r2 mov_r1-r3 orr_r0-r3-r0 bic_r2-r2-r1 and_r1-r2-r0 bic_r2-r1_i bfi_r1-r2_i_i	bic_r2-r2-r1 bic_r1-r2-r3 bic_r2-r1_i bfi_r1-r2_i_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r1 and_r1-r2_i bic_r1-r1_i lsl_r3-r1-r1 add_r1-r3_i	tst_r0-r1 and_ne_r1-r0_i and_ge_r1-r1_i lsl_r3-r1-r1 add_r1-r3_i
bfi_r0-r1_i_i mvn_r1-r0 bic_r2-r3_i tst_r3-r2 eor_eq_r1-r3-r1 rsb_r1-r3-r1_lsl_i orr_r0-r3-r1	bfi_r0-r1_i_i mvn_r1-r0 cmp_r3_i eor_eq_r1-r3-r1 rsb_r1-r3-r1_lsl_i orr_r0-r3-r1
bic_r0-r1-r2 and_r1-r0-r3_ror_i bic_r3-r1-r3 asr_r2-r3_i bfi_r0-r3_i_i sub_r1-r0-r2_lsr_i bic_r2-r0-r1 eor_r3-r2-r0	bic_r0-r1-r2 and_r1-r0-r3_ror_i bic_r3-r1-r3 asr_r2-r3_i bfi_r0-r3_i_i sub_r1-r0-r2_lsr_i and_r3-r0-r1
tst_r0-r1 mov_ne_r0-r1 mov_eq_r0-r1 eor_r2-r0-r1 bic_r0-r2_i tst_r0_i sub_ne_r1-r2-r0_ror_i bfi_r2-r1_i_i	eor_r2-r0-r0 bfi_r2-r1_i_i
mvn_r0-r1 lsr_r1-r0_i mov_r2-r1 bic_r3-r1_i bic_r1-r2_i and_r0-r3-r1 eor_r1-r0-r1 orr_r0-r1-r0_lsr_i	mvn_r0-r1 lsr_r1-r0_i bic_r1-r1_i bic_r3-r1_i eor_r1-r3-r1 add_r0-r1-r3_asr_i
bic_r0-r1-r2 bic_r3-r0-r1 add_r1-r2-r1 lsr_r0-r3-r0 sub_r1-r0-r1 add_r1-r1-r0_ror_i orr_r0-r0-r1	rsb_r3-r2-r1 sub_r0-r3-r1_lsl_i
tst_r0-r1 orr_ne_r2-r3_i orr_eq_r2-r2_i tst_r2_i sub_ne_r0-r2-r3_lsr_i bic_r0-r0_i	tst_r0-r1 orr_ne_r2-r3_i orr_eq_r2-r2_i sub_r0-r2-r3_lsr_i bic_r0-r0_i
ror_r0-r1-r2 rsb_r3-r0_i eor_r1-r0_i eor_r2-r3_i sub_r0-r3-r1_ror_i bic_r0-r0-r2 mov_r2-r0	ror_r0-r1-r2 rsb_r3-r0_i eor_r1-r0_i eor_r2-r3_i sub_r0-r3-r1_ror_i bic_r2-r0-r2
tst_r0-r1 mvn_eq_r2-r1 bfi_r3-r2_i_i mov_r0-r3 lsr_r1-r0_i and_r2-r1-r0_ror_i	tst_r0-r1 mvn_cs_r2-r1 bfi_r3-r2_i_i lsr_r1-r3_i and_r2-r1-r3_ror_i
orr_r0-r1-r2 mov_r3-r0 orr_r2-r3-r0_asr_i bfi_r3-r2_i_i sub_r1-r2_i sub_r3-r1-r3	orr_r3-r1-r2 orr_r2-r3-r3_asr_i sub_r1-r2_i bfi_r3-r2_i_i sub_r3-r1-r3
cmp_r0_i add_cc_r0-r1_i add_cs_r0-r2-r0_lsr_i add_r0-r0-r0_ror_i mvn_r3-r0 and_r2-r3-r0_ror_i mvn_r0-r2	cmp_r0_i add_cc_r0-r1_i add_cs_r0-r2-r0_lsr_i add_r0-r0-r0_ror_i unk
add_r0-r1-r2 orr_r1-r2_i lsr_r1-r1_i mvn_r2-r0 sub_r0-r1-r2 bic_r1-r0_i sub_r3-r3-r1_ror_i	add_r0-r2-r2_lsr_i mvn_r2-r0 sub_r0-r1-r2 bic_r1-r0_i sub_r3-r3-r1_ror_i
sub_r0-r1-r2 tst_r0_i orr_ne_r3-r0-r3_asr_i asr_r3-r3_i eor_r1-r0-r3_asr_i	sub_r0-r1-r2 tst_r0_i orr_ne_r3-r0-r3_asr_i eor_r1-r0-r3_asr_i
and_r0-r1-r0 cmp_r1-r0 sub_lt_r0-r2_i lsl_r3-r0_i rsb_r0-r3_i asr_r2-r0_i mov_r0-r2	and_r0-r1-r0 cmp_r1-r0 sub_lt_r0-r2_i lsl_r3-r0_i rsb_r0-r3_i mov_cs_r0-r0_asr_i
cmp_r0_i add_lt_r1-r2_i add_ge_r1-r3-r3 mov_r3-r1 rsb_r0-r1_i bic_r2-r3-r0 bic_r0-r3-r2 lsr_r1-r0_i	cmp_r0_i add_lt_r1-r2_i add_ge_r1-r3-r3 mov_r3-r1 sub_r2-r3_i bic_r0-r3-r2 lsr_r1-r0_i
asr_r0-r1_i orr_r2-r1_i orr_r3-r2-r0 mov_r0-r3 bfi_r1-r0_i_i orr_r3-r1-r2 orr_r1-r1-r3_lsl_i	orr_r2-r1_i orr_r3-r2-r2_asr_i bfi_r1-r3_i_i orr_r3-r1-r2 orr_r1-r1-r3_lsl_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 rsb_r1-r1-r0 sub_r2-r1-r2_lsr_i lsl_r0-r2_i bfi_r1-r0_i_i	tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 rsb_r1-r1-r0 unk
tst_r0-r1 eor_ne_r0-r2-r1 eor_eq_r0-r0-r1_lsl_i rsb_r2-r1-r0_lsl_i bic_r2-r2_i add_r1-r1-r2_ror_i mov_r2-r1 rsb_r3-r2_i	tst_r0-r1 eor_ne_r0-r2-r1 eor_ge_r0-r0-r1_lsl_i rsb_r2-r1-r0_lsl_i add_r1-r1-r2_lsr_i rsb_r3-r1_i
rsb_r0-r0_i asr_r1-r0-r2 ror_r0-r2_i ror_r0-r0_i sub_r0-r1-r0 eor_r0-r0_i	rsb_r0-r0_i asr_r1-r0-r2 sub_r0-r1-r2_ror_i eor_r0-r0_i
cmp_r0_i mvn_cc_r1-r2 orr_r3-r1-r0 bic_r1-r3_i and_r3-r1_i rsb_r1-r3_i bic_r0-r1_i	mov_r0_i
rsb_r0-r0_i bic_r1-r1_i bfi_r2-r0_i_i asr_r0-r1-r2 orr_r1-r0_i bic_r0-r0-r1	sub_r0-r1-r1
mov_r0-r1 orr_r2-r0_i add_r0-r2_i sub_r3-r0-r1 eor_r2-r3-r2_ror_i rsb_r0-r3-r2	orr_r2-r1_i add_r0-r2_i sub_r3-r0-r1 eor_r2-r3-r2_ror_i rsb_r0-r3-r2
tst_r0-r1 mvn_ne_r1-r2 mov_ne_r1-r2 and_r2-r3-r1_ror_i orr_r0-r0-r1_lsl_i orr_r3-r2-r0 eor_r0-r3-r2 add_r1-r0-r2	tst_r1-r0 mov_ne_r1-r2 orr_r0-r0-r1_lsl_i and_r2-r3-r1_ror_i orr_r1-r0-r2
tst_r0-r1 mvn_ne_r2-r1 mvn_r3-r2 mov_r0-r3 rsb_r1-r0-r3 bfi_r2-r1_i_i	tst_r0-r1 mvn_ne_r2-r1 unk
cmp_r0-r1 mov_ne_r2-r3 mov_eq_r2-r3 rsb_r2-r0-r2_ror_i add_r2-r2_i	rsb_r2-r0-r3_ror_i add_r2-r2_i
bfi_r0-r1_i_i cmp_r0-r2 eor_ge_r1-r2-r0 mov_ge_r1-r2 sub_r1-r2-r1	bfi_r0-r1_i_i cmp_r0-r2 mov_ge_r1-r2 sub_r1-r2-r1
lsl_r0-r1-r0 bic_r2-r3-r0 orr_r3-r2-r3 and_r3-r2-r3_lsl_i cmp_r2_i mvn_lt_r1-r3 bic_r3-r1_i	lsl_r0-r1-r0 bic_r2-r3-r0 and_r3-r2-r3_lsl_i cmp_r2_i mvn_lt_r1-r3 bic_r3-r1_i
tst_r0_i sub_eq_r1-r0-r2_ror_i add_r0-r0-r3_asr_i mov_r3-r1 bic_r1-r0-r3	tst_r0_i sub_eq_r1-r0-r2_ror_i add_r0-r0-r3_asr_i bic_r1-r0-r1
and_r0-r1_i bic_r1-r2-r1 bfi_r2-r0_i_i mov_r0-r1 and_r1-r0-r2 lsr_r1-r1-r1 bfi_r1-r1_i_i mvn_r0-r1	and_r0-r1_i bic_r1-r2-r1 bfi_r2-r0_i_i and_r1-r1-r2 lsr_r1-r1-r1 bfi_r1-r1_i_i mvn_r0-r1
ror_r0-r0_i ror_r1-r1-r1 cmp_r0_i sub_lt_r1-r1-r0 bic_r1-r1_i mov_r2-r1	ror_r0-r0_i ror_r1-r1-r1 cmp_r0_i sub_lt_r1-r1-r0 bic_r2-r1_i
ror_r0-r1-r2 orr_r0-r2-r0_lsl_i eor_r2-r0-r2 sub_r3-r1-r2_ror_i and_r1-r3_i bfi_r2-r1_i_i asr_r0-r2_i rsb_r1-r1-r0	ror_r0-r1-r2 orr_r0-r2-r0_lsl_i eor_r2-r0-r2 sub_r3-r1-r2_ror_i and_r1-r3_i bfi_r2-r1_i_i rsb_r1-r1-r2_asr_i
ror_r0-r1-r0 rsb_r2-r0-r2_asr_i bic_r1-r2_i tst_r2-r0 and_eq_r3-r1_i rsb_r2-r3-r2 eor_r0-r2-r0	ror_r0-r1-r0 rsb_r2-r0-r2_asr_i tst_r0-r2 and_eq_r3-r2_i rsb_r2-r3-r2 eor_r0-r2-r0
cmp_r0-r1 sub_lt_r1-r1-r2 sub_ge_r1-r0-r3_lsr_i bfi_r3-r1_i_i rsb_r1-r0-r3_ror_i lsr_r3-r1_i bic_r2-r0-r3 mvn_r1-r2 lsl_r0-r1-r1	cmp_r0-r1 sub_lt_r1-r1-r2 sub_ge_r1-r0-r3_lsr_i bfi_r3-r1_i_i rsb_r1-r0-r3_ror_i lsr_r3-r1_i unk lsl_r0-r1-r1
eor_r0-r1-r0_ror_i ror_r2-r0_i mvn_r0-r2 bic_r3-r0_i bfi_r1-r3_i_i bfi_r3-r1_i_i and_r0-r3-r1_asr_i	eor_r0-r1-r0_ror_i mvn_r0-r0_ror_i bic_r3-r0_i bfi_r3-r1_i_i and_r0-r3-r1_asr_i
bic_r0-r0-r1 ror_r2-r1-r1 bic_r0-r0_i and_r1-r2-r0_ror_i sub_r3-r2-r1_lsr_i mvn_r0-r3 mvn_r2-r0	bic_r0-r0-r1 ror_r2-r1-r1 bic_r0-r0_i and_r1-r2-r0_ror_i sub_r2-r2-r1_lsr_i
and_r0-r1-r2_asr_i eor_r3-r0_i orr_r3-r3_i rsb_r0-r0-r3 and_r0-r0-r3 eor_r3-r2-r0 sub_r3-r3_i	and_r0-r1-r2_lsr_i orr_r3-r0_i rsb_r0-r0-r3 eor_r3-r2-r0 sub_r3-r3_i
tst_r0-r1 mvn_ne_r2-r3 ror_r0-r2_i mvn_r3-r1 tst_r3-r1 sub_eq_r0-r0-r1 sub_r2-r0_i eor_r1-r2-r3_lsr_i	tst_r0-r1 mvn_ne_r2-r3_lsr_i mvn_r3-r1 rsb_r0-r1-r2_ror_i sub_r2-r0_i eor_r1-r2-r3_lsr_i
mov_r0-r1 and_r0-r1-r0 bfi_r2-r0_i_i rsb_r0-r0-r1_asr_i bfi_r1-r2_i_i eor_r0-r0_i mov_r3-r0 asr_r2-r3-r1	rsb_r0-r1-r1_asr_i eor_r0-r0_i asr_r2-r0-r1
bic_r0-r1_i bic_r2-r0_i bic_r1-r2_i eor_r3-r1-r2_lsr_i orr_r0-r3-r2 eor_r1-r1-r0	bic_r1-r1_i eor_r3-r1-r1_lsr_i bic_r1-r3-r1
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r3 tst_r1-r2 rsb_eq_r1-r3-r2_ror_i orr_r1-r1-r0_asr_i mov_r2-r1	cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r3 tst_r1-r2 rsb_eq_r1-r3-r2_ror_i orr_r2-r1-r0_asr_i
and_r0-r1-r2 mov_r3-r1 lsl_r3-r3-r1 and_r0-r0-r3_lsl_i asr_r2-r0_i bfi_r3-r2_i_i and_r0-r3_i ror_r3-r3-r0	lsl_r3-r1-r1 bic_r3-r3_i and_r0-r3_i ror_r3-r3-r0
cmp_r0-r1 mov_ne_r2-r3 mov_eq_r2-r0 rsb_r2-r1-r2_ror_i bfi_r3-r2_i_i lsr_r0-r3_i	lsr_r0-r3_i
bic_r0-r1_i bic_r1-r1-r0 bic_r1-r1-r0 eor_r1-r1_i add_r1-r1-r0_lsl_i sub_r1-r2-r1 eor_r2-r0-r1 rsb_r3-r2_i	bic_r0-r1_i bic_r1-r1-r0 eor_r1-r1_i add_r1-r1-r0_lsl_i sub_r1-r2-r1 eor_r2-r0-r1 rsb_r3-r2_i
cmp_r0_i and_lt_r1-r2-r1 and_ge_r1-r1-r2_asr_i sub_r1-r1-r0_ror_i eor_r3-r1_i mov_r2-r3	cmp_r0_i and_lt_r1-r2-r1 and_ge_r1-r1-r2_asr_i sub_r1-r1-r0_ror_i eor_r2-r1_i
add_r0-r0-r0_lsl_i rsb_r1-r0-r2 orr_r3-r0-r1 bic_r3-r3-r2 mvn_r0-r1 lsl_r2-r3_i eor_r0-r0-r2	add_r0-r0-r0_lsl_i rsb_r1-r0-r2 orr_r3-r0-r1 bic_r3-r3-r2 mvn_r0-r1 eor_r0-r0-r3_lsl_i
tst_r0-r1 add_ne_r0-r0-r0_asr_i add_eq_r0-r1-r1_lsl_i mvn_r2-r3 eor_r2-r2-r0 mov_r3-r2	tst_r0-r1 add_ne_r0-r0-r0_asr_i add_ge_r0-r1-r1_lsl_i eor_r2-r3-r0 mvn_r3-r2
and_r0-r0-r1_lsl_i add_r2-r0-r3 and_r1-r1_i cmp_r2-r1 mov_cc_r1-r2 mov_r0-r2 and_r2-r1-r0	and_r0-r0-r1_lsl_i add_r2-r0-r3 and_r1-r1_i cmp_r2-r1 and_hi_r2-r1-r2
rsb_r0-r1_i add_r2-r0-r0 tst_r2_i sub_eq_r0-r1-r3 lsl_r3-r0_i	rsb_r0-r1_i tst_r0_i sub_eq_r0-r1-r3 lsl_r3-r0_i
add_r0-r1-r1 add_r0-r2-r0 sub_r1-r0-r2 sub_r1-r1_i bic_r2-r1_i sub_r0-r2_i bic_r2-r2-r0 bfi_r3-r2_i_i	rsb_r2-r1_i sub_r1-r1-r2 and_r2-r1-r2_ror_i bfi_r3-r2_i_i
bic_r0-r0_i sub_r0-r0-r1_lsl_i orr_r1-r0-r2_lsr_i bfi_r2-r0_i_i orr_r0-r1-r2 bfi_r3-r0_i_i bfi_r1-r3_i_i eor_r3-r3-r1	bic_r0-r0_i sub_r0-r0-r1_lsl_i orr_r1-r0-r2_lsr_i orr_r0-r1-r2 bfi_r3-r0_i_i bfi_r1-r3_i_i eor_r3-r3-r1
cmp_r0-r1 mvn_cs_r0-r2 bic_r2-r1-r0 mvn_r3-r2 sub_r0-r2_i orr_r3-r3-r0_lsl_i mov_r1-r2 add_r1-r1-r3 and_r3-r3-r1_lsl_i	cmp_r0-r1 mvn_cs_r0-r2 bic_r2-r1-r0 mvn_r3-r2 sub_r0-r2_i orr_r3-r3-r0_lsl_i add_r1-r2-r3 and_r3-r3-r1_lsl_i
mov_r0-r1 bfi_r2-r0_i_i rsb_r2-r2-r0 add_r1-r0-r2 mov_r0-r1 and_r0-r2-r0_lsl_i lsr_r1-r0-r3 lsr_r2-r1_i	bfi_r2-r1_i_i rsb_r2-r2-r1 add_r1-r1-r2 and_r0-r2-r1_lsl_i lsr_r1-r0-r3 lsr_r2-r1_i
tst_r0_i add_ne_r1-r2-r0 add_eq_r1-r0_i and_r1-r1-r3 and_r0-r3_i eor_r2-r1-r0_lsr_i eor_r0-r2_i sub_r1-r0_i bic_r2-r0-r1 orr_r2-r2_i	tst_r0_i add_ne_r1-r2-r0 add_eq_r1-r0_i and_r1-r3-r1 eor_r0-r1_i sub_r1-r0_i bic_r2-r0-r1 orr_r2-r2_i
bic_r0-r1-r2 ror_r1-r0-r1 add_r1-r1-r1 mov_r0-r1 bic_r1-r0_i bic_r1-r1_i	bic_r0-r1-r2 ror_r1-r0-r1 add_r1-r1-r1 bic_r1-r1_i
cmp_r0_i eor_lt_r1-r1-r2 eor_ge_r1-r3-r0_lsr_i bfi_r1-r1_i_i sub_r3-r1-r3 add_r3-r3_i sub_r0-r3_i ror_r0-r0_i rsb_r3-r0_i	cmp_r0_i eor_lt_r1-r1-r2 eor_ge_r1-r3-r0_lsr_i bfi_r1-r1_i_i sub_r3-r1-r3 add_r0-r3_i ror_r0-r0_i rsb_r3-r0_i
bic_r0-r1-r2 bic_r3-r0_i add_r1-r3_i bfi_r3-r1_i_i bfi_r3-r3_i_i mov_r1-r3 mov_r2-r1	bic_r0-r1-r2 bic_r3-r0_i add_r1-r3_i bfi_r3-r1_i_i mov_r2-r3
tst_r0-r1 rsb_ne_r2-r0-r3 rsb_eq_r2-r0-r2_asr_i and_r1-r2_i orr_r1-r1-r2	tst_r0-r1 rsb_ge_r1-r0-r2_asr_i sub_ne_r1-r3-r0
eor_r0-r1_i orr_r1-r0_i bic_r0-r2-r3 tst_r2-r0 add_eq_r1-r1-r0 mov_r2-r1	eor_r0-r1_i orr_r2-r0_i
bfi_r0-r0_i_i tst_r1-r0 sub_ne_r1-r1-r2_lsl_i sub_eq_r1-r0-r2_lsl_i orr_r0-r2-r1 rsb_r3-r2-r0	bfi_r0-r0_i_i tst_r1-r0 sub_ne_r1-r1-r2_lsl_i sub_eq_r1-r0-r2_lsl_i bic_r3-r1-r2
tst_r0_i orr_ne_r1-r0-r1_ror_i bic_r2-r1-r3 bfi_r2-r2_i_i bfi_r0-r2_i_i bfi_r0-r0_i_i	tst_r0_i orr_ne_r1-r0-r1_ror_i bic_r2-r1-r3 bfi_r0-r2_i_i bfi_r0-r0_i_i
tst_r0_i mov_eq_r1-r2 lsl_r2-r1_i asr_r0-r2_i bic_r0-r0-r2 ror_r1-r2_i sub_r3-r1-r0	tst_r0_i mov_eq_r1-r2 lsl_r2-r1_i asr_r0-r2_i bic_r0-r0-r2 rsb_r3-r0-r2_ror_i
rsb_r0-r1_i rsb_r2-r1-r0 bfi_r3-r2_i_i lsl_r0-r3_i asr_r3-r0_i sub_r2-r3_i add_r1-r2_i	mov_r1_i bfi_r3-r1_i_i rsb_r0-r1-r3_lsl_i rsb_r1-r1-r0_asr_i
add_r0-r1_i eor_r1-r0_i bic_r0-r1_i lsl_r1-r0_i ror_r2-r1_i sub_r0-r3-r2_ror_i	add_r0-r1_i eor_r1-r0_i bic_r0-r1_i lsl_r1-r0_i sub_r0-r3-r1_ror_i
eor_r0-r0_i asr_r1-r2_i sub_r0-r0-r1 cmp_r2-r1 rsb_hi_r3-r2-r0_lsr_i mvn_r0-r3	eor_r0-r0_i sub_r0-r0-r2_lsr_i cmp_r2_i rsb_ge_r3-r2-r0_lsr_i mvn_r0-r3
and_r0-r1-r2_lsr_i add_r3-r3_i rsb_r2-r3-r0 and_r0-r2_i eor_r3-r2-r0 bic_r1-r3_i	and_r0-r1-r2_lsr_i add_r3-r3_i sub_r2-r0-r3 bic_r1-r2_i
tst_r0_i mvn_eq_r0-r1 mvn_eq_r0-r2 bfi_r1-r0_i_i	tst_r0_i mvn_ge_r0-r2 bfi_r1-r0_i_i
ror_r0-r1-r2 bic_r1-r3-r0 mvn_r2-r1 bic_r2-r3-r2 rsb_r3-r3-r2_lsr_i and_r1-r3_i	ror_r0-r1-r2 bic_r2-r3-r0 rsb_r3-r3-r2_ror_i and_r1-r3_i
lsl_r0-r0-r1 asr_r2-r0_i and_r2-r2-r0 bic_r0-r2_i bic_r3-r0_i rsb_r1-r3-r2 eor_r3-r1-r0_asr_i	lsl_r0-r0-r1 and_r2-r0-r0_asr_i bic_r0-r2_i and_r1-r2_i eor_r3-r1-r0_asr_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 add_r1-r1-r1_ror_i tst_r0_i eor_eq_r3-r0-r1_ror_i bic_r0-r0-r3	mvn_r1-r2 add_r1-r1-r1_ror_i tst_r0_i eor_cs_r3-r0-r1_ror_i bic_r0-r0-r3
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 sub_r1-r3-r2 rsb_r0-r2-r0_asr_i lsl_r2-r0-r1 and_r2-r2_i	rsb_r1-r2-r2_asr_i sub_r3-r3-r2 lsl_r2-r1-r3 and_r2-r2_i
orr_r0-r1_i orr_r1-r0-r1_lsr_i lsr_r0-r1_i mov_r2-r0 and_r2-r2_i and_r1-r2_i	orr_r1-r1-r1_ror_i mov_r2-r1_lsr_i and_r1-r2_i
tst_r0-r1 eor_ne_r0-r1-r2_lsr_i orr_r0-r1-r0 and_r0-r0-r1 bic_r0-r0_i eor_r1-r0_i and_r0-r1-r2_ror_i	bic_r0-r1_i eor_r1-r0_i and_r0-r1-r2_ror_i
add_r0-r0-r0_ror_i and_r0-r1-r0_asr_i asr_r1-r2-r3 orr_r2-r2-r0_lsl_i mvn_r0-r1 sub_r2-r0-r2 bfi_r1-r2_i_i eor_r0-r1_i	asr_r1-r2-r3 mvn_r0-r1 sub_r2-r0-r2 bfi_r1-r2_i_i eor_r0-r1_i
mov_r0-r1 lsr_r2-r3-r0 bfi_r3-r1_i_i cmp_r1-r3 eor_eq_r3-r0-r2 mov_r2-r3 mvn_r1-r2	mov_r0-r1 lsr_r2-r3-r0 bfi_r3-r1_i_i cmp_r1-r3 eor_eq_r3-r0-r2 mvn_r1-r3
add_r0-r0-r1_lsr_i bfi_r2-r2_i_i bfi_r0-r0_i_i asr_r0-r2-r0 and_r1-r3_i eor_r2-r3-r0_lsl_i add_r3-r1_i and_r1-r2-r3	and_r1-r3_i
tst_r0-r1 and_eq_r1-r0_i mvn_eq_r1-r2 eor_r2-r3-r1_asr_i orr_r3-r1-r3 orr_r0-r0-r3 orr_r1-r2-r0_asr_i eor_r0-r3-r1	tst_r0-r1 mvn_ge_r1-r2 orr_r2-r3-r0_asr_i orr_r0-r1-r3 orr_r1-r2-r0_asr_i eor_r0-r0-r1
tst_r0_i mvn_eq_r0-r1 bic_r2-r1-r0 and_r3-r0-r2_asr_i mov_r0-r3 mov_r2-r0 ror_r2-r2_i	tst_r0_i mvn_ls_r0-r1 bic_r2-r1-r0 and_r3-r0-r2_asr_i ror_r2-r3_i
mov_r0-r1 eor_r1-r0-r2 sub_r1-r1-r2 bic_r1-r3-r1 mov_r0-r1 eor_r1-r0-r3	eor_r1-r1-r2 sub_r1-r1-r2 and_r1-r1-r3
mov_r0-r1 bfi_r2-r2_i_i bic_r1-r0_i and_r0-r2-r3 and_r0-r1-r0 mov_r3-r0	bfi_r2-r2_i_i and_r1-r3-r1 bic_r3-r2_i and_r3-r1-r3
eor_r0-r1-r2_asr_i tst_r1-r3 add_eq_r0-r0_i sub_eq_r0-r2_i bic_r3-r0_i	eor_r0-r1-r2_asr_i tst_r1-r3 sub_eq_r0-r2_i bic_r3-r0_i
rsb_r0-r0_i bic_r1-r1-r0 mvn_r0-r1 mov_r2-r0 eor_r1-r2_i bfi_r0-r1_i_i bfi_r1-r0_i_i	rsb_r0-r0_i unk eor_r1-r0_i bfi_r1-r0_i_i
tst_r0_i orr_ne_r1-r1_i sub_r0-r1-r2 lsl_r2-r1-r0 orr_r0-r2_i bic_r2-r2-r0 add_r1-r2_i	mov_r1_i
rsb_r0-r1-r2_ror_i bfi_r3-r0_i_i tst_r3_i orr_eq_r2-r1_i bic_r1-r1-r2	rsb_r0-r1-r2_ror_i mvn_r3-r0_lsl_i orr_r2-r2-r3_asr_i bic_r1-r1-r2
add_r0-r1-r1 mov_r2-r0 bic_r2-r2_i mov_r3-r2 bfi_r1-r3_i_i bic_r0-r3-r1 bfi_r2-r0_i_i sub_r0-r2_i	add_r0-r1-r1 bic_r2-r0_i bic_r0-r2-r2_lsl_i bfi_r2-r0_i_i sub_r0-r2_i
tst_r0-r1 add_ne_r1-r2-r2 add_eq_r1-r3-r3 bfi_r2-r1_i_i rsb_r1-r2-r0_lsr_i	unk rsb_r1-r2-r0_lsr_i
eor_r0-r0-r1_asr_i bic_r2-r0_i lsr_r1-r2_i ror_r1-r1-r1 mvn_r3-r1 mov_r0-r3	eor_r0-r0-r1_asr_i lsr_r1-r0_i ror_r1-r1-r1 mvn_r0-r1
tst_r0-r1 mov_ne_r2-r3 and_r1-r0_i lsl_r0-r1-r2 and_r2-r0-r2 bic_r3-r2_i lsl_r1-r3-r3	tst_r0-r1 mov_ne_r2-r3 and_r1-r0_i lsl_r0-r1-r2 and_r3-r0-r2 lsl_r1-r3-r3
cmp_r0_i mvn_lt_r1-r2 mov_r0-r1 bfi_r1-r0_i_i bfi_r3-r1_i_i add_r2-r3_i add_r1-r2_i	cmp_r0_i mvn_lt_r1-r2 bfi_r3-r1_i_i add_r2-r3_i add_r1-r2_i
ror_r0-r0_i bic_r1-r0-r1 orr_r2-r1-r0 mvn_r0-r2	mvn_r0-r0_ror_i
add_r0-r1-r1 bfi_r1-r0_i_i ror_r2-r0_i sub_r0-r1-r2 rsb_r1-r2-r0 sub_r0-r1_i	add_r2-r1-r1 ror_r2-r2_i rsb_r2-r2-r2_ror_i sub_r2-r1-r2_lsl_i sub_r0-r2_i
mvn_r0-r1 sub_r2-r2-r3 asr_r1-r0-r2 mov_r0-r1 ror_r3-r3-r0	mvn_r0-r1 sub_r2-r2-r3 asr_r1-r0-r2 ror_r3-r3-r1
add_r0-r1_i eor_r0-r0-r2_lsl_i add_r1-r0_i rsb_r0-r1_i sub_r0-r0_i ror_r1-r0-r1	add_r0-r1_i eor_r0-r0-r2_lsl_i add_r1-r0_i rsb_r0-r1_i ror_r1-r0-r1
cmp_r0-r1 sub_ne_r1-r2_i sub_eq_r1-r2-r1_lsr_i mov_r2-r1	cmp_r0-r1 sub_ne_r2-r2_i sub_eq_r2-r2-r1_lsr_i
bfi_r0-r1_i_i mov_r2-r0 orr_r2-r2_i bfi_r3-r2_i_i orr_r1-r3-r2 lsl_r2-r3-r1	bfi_r0-r1_i_i orr_r2-r0_i bfi_r3-r2_i_i orr_r1-r3-r2 lsl_r2-r3-r1
lsr_r0-r1-r2 sub_r0-r2-r0_asr_i bfi_r0-r0_i_i add_r2-r1-r0_ror_i bic_r3-r2_i	lsr_r0-r1-r2 sub_r0-r2-r0_asr_i add_r2-r1-r0_ror_i bic_r3-r2_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 orr_r0-r0-r2 rsb_r2-r0_i	bic_r0-r1-r2 add_r2-r0_i
cmp_r0-r1 sub_cs_r2-r0_i mov_r1-r2 lsr_r2-r1-r1	cmp_r0-r1 sub_cs_r2-r0_i lsr_r2-r2-r2
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r3 ror_r2-r0-r3	tst_r1-r0 mov_ls_r2-r3 ror_r2-r2-r3
rsb_r0-r1-r2 rsb_r0-r3-r0 add_r1-r0-r3 mvn_r0-r1	sub_r1-r2-r1 mvn_r0-r1
rsb_r0-r1-r2_lsl_i orr_r0-r0-r1 mov_r2-r0 bfi_r2-r2_i_i	rsb_r0-r1-r2_lsl_i orr_r2-r0-r1
cmp_r0-r1 mov_ge_r2-r1 bic_r1-r2_i and_r0-r2_i bfi_r2-r1_i_i asr_r0-r2-r0	cmp_r0-r1 mov_ge_r2-r1 bic_r1-r2_i and_r0-r2_i asr_r0-r1-r0
add_r0-r1_i cmp_r0_i add_lt_r1-r0_i mov_r0-r1 bic_r0-r0_i	add_r0-r1_i cmp_r0_i add_lt_r1-r0_i bic_r0-r1_i
tst_r0-r1 mov_eq_r1-r2 sub_r3-r1_i mov_r2-r3 rsb_r1-r2_i	tst_r0-r1 mov_cs_r1-r2 sub_r3-r1_i rsb_r1-r3_i
ror_r0-r0_i orr_r1-r1-r0_ror_i asr_r0-r1_i add_r2-r0-r0	orr_r1-r1-r0_ror_i asr_r0-r1_i add_r2-r0-r0
sub_r0-r0-r1 mvn_r2-r0 bic_r3-r2_i mvn_r0-r3	sub_r3-r0-r1 orr_r0-r3_i
sub_r0-r1-r2 bfi_r0-r0_i_i asr_r0-r0-r2 mov_r3-r0	sub_r0-r1-r2 bfi_r0-r0_i_i asr_r3-r0-r2
tst_r0_i mov_ne_r0-r1 mov_eq_r0-r1 rsb_r2-r0-r3_asr_i	rsb_r2-r1-r3_asr_i
tst_r0-r1 add_ne_r0-r2_i add_eq_r0-r3-r1 bfi_r3-r1_i_i add_r2-r0-r3_lsr_i	tst_r0-r1 add_ne_r0-r2_i add_eq_r0-r3-r1 add_r2-r0-r3_lsr_i
bfi_r0-r0_i_i orr_r0-r0_i bic_r1-r0-r2 bfi_r1-r1_i_i	orr_r0-r0_i bic_r1-r0-r2 bfi_r1-r1_i_i
bfi_r0-r1_i_i add_r1-r0_i rsb_r0-r0-r1 bfi_r0-r0_i_i	mov_r0_i
bic_r0-r0-r1 mov_r2-r0 and_r2-r1-r2_ror_i rsb_r0-r2-r0	bic_r0-r0-r1 and_r2-r1-r0_ror_i rsb_r0-r2-r0
mvn_r0-r1 lsl_r0-r0_i and_r0-r0_i mvn_r2-r0 bfi_r1-r2_i_i	orr_r1-r1_i
bfi_r0-r1_i_i bic_r0-r2-r0 mvn_r3-r0 add_r3-r3_i	bfi_r0-r1_i_i unk add_r3-r3_i
eor_r0-r0-r1_asr_i mvn_r1-r0 rsb_r2-r1_i mvn_r3-r2 mov_r1-r3	eor_r0-r0-r1_asr_i mvn_r1-r0 sub_r1-r1_i
add_r0-r1-r0_lsl_i bfi_r2-r1_i_i cmp_r2_i orr_lt_r0-r0-r2 mvn_r1-r0	add_r0-r1-r0_lsl_i mov_r3-r2_asr_i and_r3-r2-r3_lsl_i orr_r0-r0-r3 mvn_r1-r0
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r0 eor_r2-r1-r2 eor_r2-r2-r1	tst_r0-r1 mov_r2-r3 mov_ge_r2-r0
eor_r0-r1-r0_lsl_i bic_r2-r0-r2 lsr_r2-r2-r2 mov_r0-r2 sub_r1-r2-r0 bfi_r1-r1_i_i	rsb_r1-r0-r0
cmp_r0_i mvn_cc_r1-r2 ror_r2-r0_i and_r2-r1-r2_lsl_i and_r1-r2_i	and_r1-r0_i
ror_r0-r1-r0 bic_r1-r2_i add_r2-r1-r0_lsr_i bic_r3-r2_i mov_r0-r3 bfi_r3-r0_i_i	ror_r0-r1-r0 bic_r1-r2_i add_r2-r1-r0_lsr_i bic_r3-r2_i
cmp_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 add_r1-r0-r3 bfi_r1-r1_i_i mov_r0-r2 rsb_r3-r0-r1	add_r3-r0-r3 bfi_r3-r3_i_i rsb_r3-r1-r3
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r3 rsb_r2-r1-r0 sub_r2-r2-r1	tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r3 sub_r2-r0-r1_lsl_i
asr_r0-r1_i sub_r0-r0_i mov_r2-r0 bfi_r0-r1_i_i eor_r2-r0-r2_lsr_i	asr_r0-r1_i sub_r0-r0_i bfi_r0-r1_i_i eor_r2-r0-r0_lsr_i
tst_r0-r1 mov_ne_r1-r2 and_r3-r1_i lsr_r2-r3_i orr_r2-r3-r2_lsr_i sub_r1-r1_i bic_r0-r1-r2	tst_r0-r1 mov_ne_r1-r2 and_r3-r1_i sub_r1-r1_i bic_r0-r1-r3
add_r0-r1-r2 bfi_r0-r0_i_i bfi_r1-r0_i_i mvn_r3-r1	add_r0-r1-r2 bfi_r1-r0_i_i mvn_r3-r1
mov_r0-r1 sub_r2-r3_i lsr_r1-r2_i add_r1-r0-r1	sub_r2-r3_i add_r1-r1-r2_lsr_i
tst_r0-r1 rsb_eq_r0-r2-r3 mov_r1-r0 rsb_r3-r0-r1	rsb_r3-r0-r0
rsb_r0-r0_i rsb_r1-r0-r2_asr_i mov_r2-r3 lsr_r2-r1-r2	rsb_r0-r0_i rsb_r1-r0-r2_asr_i lsr_r2-r1-r3
ror_r0-r1_i mov_r1-r0 rsb_r2-r1_i add_r3-r0-r0_asr_i eor_r2-r3-r2	ror_r0-r1_i add_r3-r0-r0_asr_i rsb_r2-r0_i eor_r2-r3-r2
tst_r0_i mvn_eq_r1-r0 sub_r2-r2_i sub_r2-r2-r1 mov_r3-r2 sub_r0-r3-r2_lsl_i add_r0-r0-r1	tst_r0_i mvn_eq_r1-r0 sub_r2-r2_i sub_r2-r2-r1 sub_r0-r2-r2_lsl_i add_r0-r0-r1
sub_r0-r1-r0 mvn_r1-r2 add_r1-r1-r2 rsb_r0-r1-r0 orr_r1-r1-r0	unk
cmp_r0_i mov_eq_r1-r2 mov_r3-r0 orr_r0-r3-r1 eor_r3-r0_i asr_r0-r3_i	cmp_r0_i mov_eq_r1-r2 mov_r3-r0 orr_r0-r3-r1 asr_r0-r0_i
tst_r0_i orr_ne_r1-r1_i and_r2-r1_i	and_r2-r1_i
bic_r0-r1-r0 mvn_r2-r0 bfi_r3-r2_i_i bic_r0-r3_i add_r1-r0_i	unk bfi_r3-r2_i_i bic_r0-r3_i add_r1-r0_i
tst_r0_i rsb_eq_r0-r1-r2 eor_r2-r2-r0_lsl_i bfi_r3-r2_i_i	bfi_r3-r2_i_i
orr_r0-r1-r0 and_r0-r2-r0_lsl_i bfi_r3-r0_i_i add_r1-r0-r3_asr_i bfi_r0-r1_i_i	orr_r0-r1-r0 and_r0-r2-r0_lsl_i add_r1-r0-r3_asr_i bfi_r0-r1_i_i
cmp_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r1 bic_r3-r2_i bic_r1-r3_i	cmp_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r1 bic_r1-r2_i
tst_r0-r1 sub_ne_r1-r1-r2_lsr_i sub_eq_r1-r3_i orr_r1-r1-r3 mov_r2-r1	tst_r0-r1 sub_ne_r1-r1-r2_lsr_i sub_eq_r1-r3_i orr_r2-r3-r1
cmp_r0-r1 orr_ls_r2-r1_i orr_hi_r2-r0-r3 mvn_r3-r2 mov_r0-r3 bfi_r2-r0_i_i	cmp_r0-r1 orr_ls_r2-r1_i orr_hi_r2-r0-r3 eor_r2-r2_i
eor_r0-r1_i mov_r2-r0 bfi_r2-r2_i_i asr_r2-r2_i	asr_r2-r1_i
rsb_r0-r1_i bic_r2-r0-r2 sub_r0-r2-r3_lsl_i bic_r2-r0_i asr_r2-r1-r2	rsb_r0-r1_i bic_r2-r0-r2 bic_r2-r2_i asr_r2-r1-r2
cmp_r0_i sub_cs_r1-r0-r2 bfi_r1-r1_i_i ror_r1-r3-r1	cmp_r0_i sub_cs_r1-r0-r2 ror_r1-r3-r1
tst_r0_i and_ne_r1-r1-r2_ror_i and_eq_r1-r3-r2_ror_i mov_r2-r1 add_r1-r3-r2 and_r1-r1-r0	tst_r0_i and_eq_r1-r3-r2_ror_i and_ne_r1-r1-r2_ror_i add_r1-r3-r1 and_r1-r1-r0
sub_r0-r0-r1 mov_r1-r0 rsb_r1-r2-r1 bic_r0-r1-r2 bic_r0-r0_i	sub_r0-r0-r1 rsb_r1-r2-r0 bic_r0-r1-r2 bic_r0-r0_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r3 sub_r1-r2_i bic_r3-r1_i bic_r2-r3_i	mvn_r2-r3 tst_r1-r0 mvn_ne_r2-r1 sub_r1-r2_i bic_r2-r1_i
bic_r0-r1_i sub_r2-r0_i mvn_r0-r2 bic_r3-r0_i	bic_r0-r1_i rsb_r0-r0_i bic_r3-r0_i
tst_r0_i rsb_ne_r1-r2-r3 rsb_eq_r1-r0-r3 lsl_r2-r1_i bic_r1-r2_i	tst_r0_i rsb_ne_r1-r2-r3 rsb_eq_r1-r0-r3 mov_r1-r1_lsl_i
cmp_r0-r1 and_cc_r2-r0_i mov_r0-r1 tst_r2-r0 mov_ne_r3-r2 lsr_r0-r3_i	cmp_r0-r1 and_cc_r2-r0_i tst_r2-r1 mov_ne_r3-r2 lsr_r0-r3_i
mvn_r0-r1 eor_r0-r1-r0 eor_r1-r0-r1_asr_i ror_r0-r1_i	mvn_r2-r1_asr_i mov_r0-r2_ror_i
mov_r0-r1 ror_r0-r2-r0 ror_r1-r2_i lsr_r0-r0_i bic_r0-r0-r1	mvn_r0-r2_ror_i ror_r1-r2-r1 and_r0-r0-r1_lsr_i
mov_r0-r1 mov_r1-r2 tst_r0-r3 add_ne_r0-r0_i lsr_r3-r1-r0	mov_r0-r1 tst_r0-r3 add_ne_r0-r0_i lsr_r3-r2-r0
and_r0-r1-r2_asr_i mov_r3-r0 mvn_r0-r1 mvn_r1-r0 and_r0-r0-r1_asr_i rsb_r0-r0-r3_ror_i	and_r3-r1-r2_asr_i mvn_r0-r1 and_r0-r0-r1_asr_i rsb_r0-r0-r3_ror_i
cmp_r0_i and_ls_r1-r2-r0 orr_r2-r2-r1_asr_i sub_r0-r2_i bfi_r0-r0_i_i eor_r2-r0_i	cmp_r0_i and_ls_r1-r2-r0 orr_r2-r2-r1_asr_i sub_r0-r2_i eor_r2-r0_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 eor_r3-r0_i sub_r0-r1-r3	eor_r3-r0_i sub_r0-r2-r3
bic_r0-r1-r0 mov_r2-r0 mvn_r1-r2 lsl_r2-r2-r1 lsl_r2-r2_i bic_r1-r2_i	bic_r2-r1-r0 mvn_r1-r2 lsl_r2-r2-r1 lsl_r1-r2_i
orr_r0-r1-r2 tst_r0-r1 sub_ne_r0-r0_i bic_r2-r0-r2 mov_r1-r2	cmp_r1_i orr_r0-r1-r2 sub_cs_r0-r0_i bic_r1-r0-r2
asr_r0-r0-r0 ror_r1-r1_i bic_r0-r0-r2 mvn_r3-r1 bic_r0-r2-r0 lsr_r1-r3-r0	mvn_r3-r1_ror_i lsr_r1-r3-r2
tst_r0-r1 mvn_eq_r0-r1 rsb_r2-r0-r1_ror_i bfi_r2-r2_i_i	tst_r1-r0 mvn_eq_r0-r1 rsb_r2-r0-r1_ror_i
cmp_r0-r1 orr_ne_r0-r2_i bfi_r0-r0_i_i eor_r1-r0-r1 mvn_r3-r1 add_r1-r1-r3	unk
tst_r0-r1 mov_ne_r2-r0 sub_eq_r2-r3-r1_ror_i asr_r0-r3-r2 lsl_r3-r0_i bfi_r3-r3_i_i	tst_r0-r1 mov_ne_r2-r0 sub_eq_r2-r3-r1_ror_i asr_r0-r3-r2 lsl_r3-r0_i
rsb_r0-r0-r1_asr_i sub_r1-r0-r2_asr_i add_r2-r1_i sub_r2-r1-r2	mvn_r2_i
rsb_r0-r1-r2_lsr_i orr_r3-r3_i sub_r2-r3-r0 sub_r2-r0-r2	rsb_r0-r1-r2_lsr_i orr_r3-r3_i rsb_r2-r3-r0_lsl_i
bic_r0-r1_i sub_r2-r3-r0_lsr_i mov_r1-r2 bic_r1-r1-r2 sub_r0-r2-r1 and_r3-r0_i	rsb_r0-r3-r1_lsr_i and_r3-r0_i
tst_r0_i add_eq_r0-r1-r2 mvn_ne_r0-r2 bfi_r0-r0_i_i mov_r1-r0	tst_r0_i mvn_ne_r1-r2_lsl_i add_r1-r1-r2
tst_r0-r1 mov_ne_r0-r2 eor_eq_r0-r0-r1_lsl_i bic_r0-r0-r3	tst_r0-r1 eor_ge_r2-r0-r1_lsl_i bic_r0-r2-r3
rsb_r0-r0_i asr_r0-r1-r0 mvn_r1-r0 bic_r1-r0-r1 bic_r2-r1_i	rsb_r0-r0_i asr_r0-r1-r0 bic_r2-r0_i
cmp_r0-r1 mov_cs_r2-r0 mvn_r1-r2 rsb_r0-r1_i	cmp_r0-r1 mov_cs_r2-r0 add_r0-r2_i
mvn_r0-r1 bic_r1-r0-r1 bfi_r2-r0_i_i orr_r3-r1-r0_ror_i mvn_r0-r3 rsb_r3-r0-r2_ror_i	mvn_r0-r1 orr_r3-r0-r0_ror_i bfi_r2-r0_i_i mvn_r0-r3 rsb_r3-r0-r2_ror_i
lsr_r0-r1-r2 ror_r1-r2-r0 bic_r2-r1_i bfi_r0-r2_i_i	lsr_r0-r1-r2 unk
tst_r0-r1 mov_ne_r0-r2 ror_r1-r2-r0 mov_r0-r1 lsl_r2-r0-r0	tst_r0-r1 mov_ne_r0-r2 ror_r1-r2-r0 lsl_r2-r1-r1
tst_r0-r1 sub_ne_r1-r2-r3_ror_i eor_r2-r1-r3 eor_r0-r1-r2	mov_r0-r3
add_r0-r1_i orr_r0-r2-r0_lsr_i bic_r1-r3_i rsb_r1-r0-r1_lsr_i add_r0-r1_i	add_r0-r1_i orr_r0-r2-r0_lsr_i rsb_r1-r0-r3_lsr_i add_r0-r1_i
add_r0-r1_i sub_r2-r1-r0 eor_r1-r2-r0 bfi_r3-r1_i_i	bfi_r3-r1_i_i
bic_r0-r1-r2 sub_r3-r2-r0 and_r0-r3_i ror_r0-r0_i bic_r2-r0_i	bic_r0-r1-r2 sub_r3-r2-r0 and_r0-r3_i mov_r2-r0_ror_i
cmp_r0_i mov_hi_r1-r2 mvn_r3-r1 orr_r0-r3-r1_lsl_i bfi_r1-r0_i_i	cmp_r0_i mov_hi_r1-r2 mvn_r3-r1 bfi_r1-r3_i_i
cmp_r0-r1 mov_ls_r2-r0 mov_hi_r2-r1 lsl_r2-r2_i bfi_r0-r2_i_i add_r2-r0_i	unk add_r2-r0_i
tst_r0-r1 mov_ne_r1-r0 mov_ne_r1-r2 mov_r0-r1 lsl_r0-r0_i	tst_r0-r1 mov_ne_r1-r2 lsl_r0-r1_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r2 mov_r3-r1 asr_r0-r1-r3 add_r0-r0-r0 mvn_r1-r0	asr_r0-r2-r2 mvn_r1-r0
eor_r0-r0_i orr_r1-r2-r0 mov_r0-r2 bic_r2-r1_i add_r2-r2-r0	eor_r0-r0_i orr_r1-r2-r0 bic_r0-r1_i add_r2-r2-r0
cmp_r0-r1 mov_hi_r0-r2 orr_eq_r0-r2-r0_ror_i mov_r3-r0 orr_r0-r0-r3 lsr_r3-r3-r0	cmp_r0-r1 mov_hi_r0-r2 orr_eq_r0-r2-r1_ror_i lsr_r3-r0-r0
cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r3 lsr_r1-r3-r2 bic_r2-r1_i and_r3-r2_i	and_r3-r1_i
tst_r0-r1 sub_ne_r1-r2-r3 sub_eq_r1-r1-r3 add_r1-r1-r1 mvn_r3-r1 bfi_r0-r3_i_i mvn_r1-r0	mvn_r0-r0_lsr_i mov_r1-r0_lsl_i
and_r0-r1-r2 sub_r3-r0_i and_r2-r3_i asr_r3-r2-r2	sub_r3-r1-r1
and_r0-r1-r0 mvn_r2-r0 mov_r0-r2 add_r0-r1-r0 mvn_r2-r0	orr_r2-r0-r1 rsb_r2-r2-r0
tst_r0-r1 and_ne_r2-r3-r2 bfi_r3-r2_i_i bfi_r1-r3_i_i	tst_r0-r1 and_ne_r2-r3-r2 bfi_r1-r2_i_i
lsl_r0-r1_i bic_r2-r3_i add_r0-r0-r1 sub_r3-r3-r2_lsr_i asr_r2-r0-r3 add_r3-r0-r2_lsr_i	bic_r2-r3_i add_r0-r1-r1_lsl_i sub_r3-r3-r2_lsr_i asr_r2-r0-r3 add_r3-r0-r2_lsr_i
bfi_r0-r0_i_i bfi_r1-r0_i_i bic_r0-r1-r0 asr_r2-r0-r2 mov_r0-r2 orr_r0-r0-r1	bfi_r1-r0_i_i bic_r0-r1-r0 asr_r2-r0-r2 orr_r0-r2-r1
mvn_r0-r1 rsb_r2-r0-r3 sub_r3-r2_i rsb_r1-r3_i	mvn_r0-r1 rsb_r2-r0-r3 rsb_r1-r2_i
rsb_r0-r1_i bic_r0-r0_i ror_r2-r3_i add_r0-r2-r0_lsr_i bic_r1-r0_i bfi_r0-r1_i_i	mov_r2-r3_ror_i rsb_r3-r1_i add_r0-r2-r3_lsr_i bic_r0-r0_i
bfi_r0-r1_i_i and_r0-r2-r0 orr_r1-r1_i eor_r2-r1-r0 mvn_r1-r2 eor_r2-r1-r0	unk eor_r2-r0-r1
cmp_r0-r1 mov_ls_r1-r2 mov_hi_r1-r2 mov_r3-r1	mov_r3-r2
lsl_r0-r1_i asr_r2-r0_i mov_r3-r2 sub_r2-r2_i rsb_r1-r3-r2	mvn_r1_i
cmp_r0-r1 sub_ls_r1-r0-r2 mvn_r0-r1 bfi_r1-r1_i_i add_r2-r0-r1	mvn_r2_i
add_r0-r0-r1 mvn_r2-r0 mov_r3-r2 bfi_r2-r3_i_i rsb_r1-r2-r1_ror_i add_r0-r3-r1_ror_i	add_r0-r0-r1 mvn_r3-r0 rsb_r1-r3-r1_ror_i add_r0-r3-r1_ror_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 lsl_r3-r2_i	mvn_r2-r1 lsl_r3-r2_i
sub_r0-r0-r1_asr_i lsl_r0-r2-r0 bic_r1-r1-r0 mvn_r3-r1 asr_r2-r1_i orr_r2-r3-r2	sub_r0-r0-r1_asr_i lsl_r0-r2-r0 unk unk
tst_r0-r1 eor_ne_r2-r3-r0_ror_i mov_r0-r2 and_r1-r1-r0 rsb_r1-r1_i eor_r1-r2-r1_asr_i	tst_r0-r1 eor_ne_r2-r3-r0_ror_i and_r1-r1-r2 rsb_r1-r1_i eor_r1-r2-r1_asr_i
mvn_r0-r1 mov_r2-r0 ror_r3-r2-r3 lsl_r1-r1_i orr_r0-r1-r3	mvn_r0-r1 ror_r0-r0-r3 orr_r0-r0-r1_lsl_i
mov_r0-r1 sub_r2-r3_i bic_r3-r0-r2 bic_r3-r3_i rsb_r0-r3-r0 lsr_r3-r0_i	sub_r3-r3_i and_r0-r3-r1 lsr_r3-r0_i
lsl_r0-r1_i add_r0-r0-r2 sub_r0-r0_i add_r3-r0_i	mvn_r3-r1 sub_r3-r2-r3_lsl_i
tst_r0-r1 eor_ne_r2-r0_i eor_eq_r2-r1-r2_ror_i add_r3-r2-r3_lsr_i bic_r1-r3_i bfi_r0-r1_i_i lsr_r2-r0_i	lsr_r2-r0_i
mvn_r0-r1 orr_r1-r0-r2 bfi_r0-r1_i_i rsb_r1-r1-r0	bic_r1-r1_i bic_r0-r2-r1 rsb_r1-r2-r0
orr_r0-r1-r2 tst_r1-r0 orr_ne_r0-r1-r0 mov_r3-r0	orr_r3-r1-r2
rsb_r0-r1-r2_lsl_i mvn_r3-r0 bfi_r2-r3_i_i lsl_r0-r2_i	add_r3-r1_i bfi_r2-r3_i_i lsl_r0-r2_i
bic_r0-r1_i bfi_r0-r0_i_i bic_r2-r0_i mov_r0-r2 eor_r3-r1-r0 lsl_r3-r3_i	and_r3-r1_i lsl_r3-r3_i
cmp_r0-r1 and_cs_r2-r3-r0 add_r3-r2_i bfi_r3-r3_i_i bic_r2-r3_i	cmp_r0-r1 and_cs_r2-r3-r0 add_r3-r2_i bic_r2-r3_i
tst_r0-r1 mvn_eq_r0-r2 ror_r1-r1_i bic_r2-r0-r1	tst_r0-r1 mvn_eq_r0-r2 bic_r2-r0-r1_ror_i
cmp_r0-r1 orr_ne_r2-r0_i orr_eq_r2-r0_i bfi_r2-r2_i_i bfi_r2-r2_i_i and_r1-r2_i	cmp_r0-r1 orr_ne_r2-r0_i orr_eq_r2-r0_i bfi_r2-r2_i_i and_r1-r2_i
cmp_r0_i rsb_lt_r1-r2_i rsb_ge_r1-r1-r0_lsl_i mov_r2-r1 asr_r1-r2_i	cmp_r0_i rsb_lt_r1-r2_i rsb_ge_r1-r1-r0_lsl_i asr_r1-r1_i
bic_r0-r0-r1 rsb_r1-r2-r3 bic_r2-r1_i rsb_r2-r0-r2_asr_i bfi_r0-r2_i_i	bic_r0-r0-r1 rsb_r1-r2-r3 rsb_r2-r0-r1_asr_i bfi_r0-r2_i_i
add_r0-r1-r2 sub_r0-r1-r0 sub_r1-r0_i bfi_r1-r1_i_i	rsb_r0-r2_i sub_r1-r0_i
bfi_r0-r0_i_i cmp_r1_i and_ne_r2-r0_i bfi_r3-r0_i_i add_r3-r2-r3	cmp_r1_i and_ne_r2-r0_i bfi_r3-r0_i_i add_r3-r2-r3
add_r0-r1_i ror_r2-r0-r2 bfi_r1-r2_i_i lsr_r3-r1_i	lsr_r3-r1_i
tst_r0_i orr_ne_r1-r1_i orr_eq_r1-r2-r0_ror_i mov_r0-r1 sub_r2-r1_i sub_r1-r2-r0	mvn_r1_i
cmp_r0-r1 sub_ls_r2-r0-r2 bic_r3-r2_i orr_r0-r3_i	cmp_r0-r1 sub_ls_r2-r0-r2 orr_r0-r2_i
bfi_r0-r0_i_i bic_r1-r2_i orr_r2-r0_i eor_r2-r2_i rsb_r3-r2-r1	bic_r1-r2_i orr_r2-r0_i eor_r2-r2_i rsb_r3-r2-r1
sub_r0-r1_i bfi_r0-r0_i_i bic_r2-r2_i rsb_r3-r2-r0_lsr_i	bic_r2-r2_i sub_r0-r1_i rsb_r3-r2-r0_lsr_i
tst_r0-r1 mov_eq_r2-r0 eor_eq_r2-r3_i and_r0-r2-r0 ror_r2-r0-r0 mov_r1-r2	tst_r0-r1 eor_eq_r2-r3_i and_r0-r2-r0 ror_r2-r0-r0 mov_r1-r2
eor_r0-r0-r1 eor_r1-r2-r0_lsr_i lsl_r2-r1-r2 mov_r3-r2	eor_r0-r1-r0 eor_r1-r2-r0_lsr_i lsl_r3-r1-r2
orr_r0-r1_i tst_r1-r0 and_eq_r2-r0_i add_r3-r2_i and_r3-r3_i	tst_r1-r1 orr_eq_r2-r1_i add_r3-r2_i and_r3-r3_i
rsb_r0-r1-r2 mov_r1-r0 sub_r3-r3-r1_asr_i lsr_r0-r3_i	rsb_r0-r1-r2 sub_r3-r3-r0_asr_i lsr_r0-r3_i
tst_r0-r1 add_ne_r0-r2-r0 add_eq_r0-r1-r3_lsr_i mov_r1-r0 sub_r0-r1-r2 bfi_r0-r0_i_i	tst_r0-r1 sub_cs_r0-r2-r3_lsr_i sub_ls_r0-r1-r0
bic_r0-r1_i rsb_r2-r1-r0 rsb_r3-r2-r0_lsr_i mov_r1-r3 mov_r2-r1 bfi_r0-r2_i_i	bic_r0-r1_i rsb_r2-r1-r0_ror_i bfi_r0-r2_i_i
tst_r0_i mov_ne_r1-r2 add_eq_r1-r2_i orr_r1-r3-r1_ror_i add_r3-r1_i mov_r2-r3 bic_r3-r2_i	tst_r0_i mov_r1-r2 add_ge_r1-r2_i orr_r1-r3-r1_ror_i add_r3-r1_i bic_r3-r3_i
lsl_r0-r1-r1 orr_r0-r0_i cmp_r0_i mov_hi_r2-r0 bic_r2-r0-r2	rsb_r2-r2-r2
mov_r0-r1 tst_r1-r0 mov_ne_r2-r3 sub_r0-r2-r3_lsr_i lsl_r0-r0_i	tst_r1-r1 mov_ne_r2-r3 sub_r0-r2-r3_lsr_i lsl_r0-r0_i
lsl_r0-r1_i bfi_r1-r1_i_i sub_r2-r0-r1 bfi_r1-r0_i_i rsb_r2-r1-r2_asr_i orr_r0-r2_i	rsb_r0-r1-r1_lsl_i unk rsb_r2-r1-r0_asr_i orr_r0-r2_i
bfi_r0-r1_i_i and_r0-r2-r0 and_r0-r2-r0 mvn_r1-r0	bfi_r0-r1_i_i and_r0-r2-r0 mvn_r1-r0
rsb_r0-r1-r2 add_r0-r0-r0 add_r1-r1-r0 mov_r3-r1	rsb_r3-r1-r2_lsl_i
sub_r0-r0-r1 orr_r2-r1-r0 asr_r2-r2_i sub_r2-r2_i bfi_r1-r2_i_i bfi_r0-r1_i_i	sub_r0-r0-r1 orr_r2-r1-r0 mov_r1-r2_lsr_i bfi_r0-r1_i_i
cmp_r0_i orr_cs_r0-r1-r2 add_eq_r0-r3-r0 orr_r0-r0-r3 bic_r0-r3-r0	eor_r0-r0-r0
tst_r0-r1 add_eq_r1-r2-r1_lsl_i sub_r3-r0-r1_ror_i rsb_r2-r3_i bfi_r2-r2_i_i	tst_r0-r1 add_eq_r1-r2-r1_lsl_i sub_r3-r0-r1_ror_i rsb_r2-r3_i
tst_r0-r1 add_ne_r2-r0_i eor_eq_r2-r1_i bic_r0-r2-r0 mov_r3-r0	tst_r0-r1 add_ne_r2-r0_i eor_eq_r2-r1_i bic_r3-r2-r0_ror_i
tst_r0_i rsb_ne_r1-r1_i bfi_r2-r1_i_i lsr_r3-r2_i lsl_r3-r3_i	lsr_r3-r2_i lsl_r3-r3_i
add_r0-r1-r2 add_r3-r1-r3_ror_i lsr_r2-r1_i sub_r0-r2-r0 sub_r2-r0-r3	add_r0-r1-r2 add_r3-r1-r3_ror_i rsb_r2-r3-r1_lsr_i sub_r2-r2-r0
tst_r0-r1 sub_ne_r2-r2_i mov_ne_r2-r3 sub_r0-r2-r3_asr_i ror_r2-r0_i	tst_r0-r1 mov_ne_r2-r3 sub_r0-r2-r3_asr_i ror_r2-r0_i
add_r0-r0-r0 lsr_r1-r0-r2 bic_r2-r1_i lsl_r3-r2_i bfi_r3-r3_i_i	add_r0-r0-r0 lsr_r1-r0-r2 bic_r2-r1_i lsl_r3-r2_i
tst_r0-r1 mvn_ne_r1-r0 bic_r0-r1-r0 eor_r2-r1_i add_r0-r2-r0_lsl_i	tst_r0-r1 mvn_ne_r1-r0 eor_r2-r1_i add_r0-r2-r1_lsl_i
cmp_r0-r1 add_lt_r0-r2-r2 add_ge_r0-r2-r0 add_r1-r0_i add_r1-r1-r0 and_r3-r1-r0_asr_i mov_r2-r3	cmp_r0-r1 add_lt_r0-r2-r2 add_ge_r0-r2-r0 add_r1-r0_i add_r1-r1-r0 and_r2-r1-r0_asr_i
cmp_r0-r1 add_ne_r2-r0-r0 orr_r3-r2-r1 add_r0-r2-r3 rsb_r2-r2-r0	cmp_r1-r0 add_ne_r2-r0-r0 orr_r2-r1-r2
bfi_r0-r1_i_i and_r2-r1_i cmp_r2-r0 orr_hi_r3-r0_i eor_r1-r3_i	eor_r1-r3_i
and_r0-r1-r2 asr_r3-r2_i bic_r2-r3-r0 add_r0-r2-r3 sub_r2-r2-r0	add_r0-r2-r2_asr_i sub_r2-r2-r0
lsr_r0-r0-r1 and_r2-r3-r0_asr_i tst_r1-r2 eor_eq_r2-r2_i bic_r2-r2_i	lsr_r0-r0-r1 and_r2-r3-r0_asr_i bic_r2-r2_i
eor_r0-r0-r1 sub_r1-r0-r2_ror_i bfi_r1-r1_i_i rsb_r2-r1_i asr_r0-r2_i bfi_r3-r0_i_i	eor_r0-r0-r1 sub_r1-r0-r2_ror_i rsb_r0-r1_i bfi_r3-r0_i_i
sub_r0-r1-r2 asr_r3-r0_i add_r3-r3_i sub_r0-r3_i	sub_r0-r1-r2 asr_r3-r0_i add_r0-r3_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r0 rsb_r3-r1-r3	tst_r0-r1 sub_cs_r3-r3-r0 rsb_ne_r3-r2-r3
mov_r0-r1 mov_r2-r0 bfi_r3-r2_i_i bfi_r0-r3_i_i	mov_r0-r1 bfi_r3-r0_i_i bfi_r0-r3_i_i
bfi_r0-r1_i_i lsr_r2-r3-r0 sub_r0-r2_i mvn_r3-r0 bfi_r1-r3_i_i sub_r1-r1_i	bfi_r0-r1_i_i lsr_r2-r3-r0 rsb_r3-r2_i bfi_r1-r3_i_i sub_r1-r1_i
add_r0-r1-r2 bfi_r3-r0_i_i bfi_r3-r3_i_i rsb_r2-r3_i	add_r0-r1-r2 bfi_r3-r0_i_i rsb_r2-r3_i
lsl_r0-r1_i bic_r0-r0_i ror_r2-r2-r0 mvn_r3-r2 mov_r2-r3	mvn_r2-r2
tst_r0_i mvn_ne_r0-r1 lsl_r1-r1_i orr_r1-r1-r0	tst_r0_i mvn_ne_r0-r1 orr_r1-r0-r1_lsl_i
bic_r0-r1_i bic_r0-r0-r2 mvn_r1-r0 bic_r1-r1_i	unk orr_r2-r1_i bic_r1-r2_i
tst_r0-r1 sub_ne_r0-r1-r2_lsl_i eor_r2-r0-r1_lsl_i bfi_r0-r2_i_i sub_r1-r1-r0_asr_i	tst_r0-r1 sub_ne_r0-r1-r2_lsl_i sub_r1-r1-r0_asr_i
add_r0-r0-r0 bfi_r1-r1_i_i tst_r2-r0 rsb_ne_r1-r1_i rsb_r2-r0-r1_ror_i	add_r0-r0-r0 tst_r2-r0 rsb_ne_r1-r1_i rsb_r2-r0-r1_ror_i
bfi_r0-r0_i_i eor_r1-r2-r0 mov_r0-r1 mvn_r2-r0	eor_r1-r2-r0 mvn_r2-r1
tst_r0_i add_eq_r1-r2-r3 sub_eq_r1-r1_i sub_r1-r1_i mvn_r3-r1 add_r3-r3-r3	tst_r0_i add_eq_r1-r2-r3 sub_eq_r1-r1_i rsb_r3-r1_i add_r3-r3-r3
mvn_r0-r1 mvn_r1-r0 add_r2-r3-r1 bfi_r2-r2_i_i	add_r2-r3-r1 bfi_r2-r2_i_i
add_r0-r1-r2_lsl_i bic_r1-r2-r3 bfi_r0-r0_i_i orr_r1-r0-r1	add_r0-r1-r2_lsl_i bic_r1-r2-r3 orr_r1-r0-r1
mov_r0-r1 add_r1-r2-r1_asr_i and_r3-r1-r0 sub_r2-r3_i	add_r0-r2-r1_asr_i and_r3-r1-r0 sub_r2-r3_i
cmp_r0-r1 eor_cs_r1-r2_i bic_r1-r1-r0 ror_r0-r3_i asr_r0-r0_i sub_r1-r1-r0	cmp_r0-r1 eor_cs_r1-r2_i bic_r1-r1-r0 ror_r0-r3_i sub_r1-r1-r0_asr_i
tst_r0_i eor_eq_r1-r0-r2 bic_r3-r1_i add_r3-r3-r3 asr_r2-r3_i	tst_r0_i eor_eq_r1-r0-r2 add_r3-r1-r1 asr_r2-r3_i
tst_r0-r1 rsb_eq_r1-r1-r2_lsr_i lsl_r3-r1_i cmp_r3_i mov_eq_r2-r1 bic_r2-r2-r1	tst_r0-r1 rsb_eq_r1-r1-r2_lsr_i bic_r2-r2-r1
sub_r0-r1-r2 rsb_r1-r0-r2 mvn_r3-r2 sub_r3-r1-r3	rsb_r1-r1-r2_lsl_i mvn_r3-r2 sub_r3-r1-r3
cmp_r0-r1 add_cc_r2-r1-r1_ror_i mov_r1-r2 add_r3-r1-r2 sub_r2-r3-r2	cmp_r0-r1 add_cc_r2-r1-r1_ror_i
mvn_r0-r1 bic_r1-r2_i and_r2-r1-r0_lsl_i lsl_r3-r2_i ror_r0-r1-r3	bic_r0-r2_i
tst_r0_i mov_ne_r0-r1 bic_r1-r2_i mov_r3-r0 bic_r0-r3-r1	tst_r0_i mov_ne_r0-r1 bic_r1-r2_i bic_r0-r0-r1
bic_r0-r1-r0 add_r0-r0-r0 eor_r2-r0_i asr_r2-r2_i bfi_r2-r2_i_i	bic_r0-r1-r0 add_r0-r0-r0 asr_r2-r0_i
orr_r0-r1_i ror_r2-r0_i bic_r1-r0_i sub_r0-r2-r1_asr_i	orr_r0-r1_i ror_r2-r0_i sub_r0-r2-r1_asr_i
bfi_r0-r0_i_i bic_r1-r1-r0 sub_r2-r1_i bfi_r3-r2_i_i	bic_r2-r1-r0 bfi_r3-r2_i_i
tst_r0-r1 add_eq_r0-r2_i asr_r1-r0-r2 mov_r2-r1	tst_r0-r1 add_eq_r0-r2_i asr_r2-r0-r2
ror_r0-r1_i bfi_r0-r0_i_i lsr_r2-r0_i orr_r3-r2_i	ror_r0-r1_i lsr_r2-r0_i orr_r3-r2_i
orr_r0-r1_i bic_r0-r2-r0 mvn_r2-r0 bfi_r3-r2_i_i	unk bfi_r3-r2_i_i
asr_r0-r1_i mov_r2-r0 and_r3-r2-r0 bfi_r3-r3_i_i bfi_r2-r3_i_i	asr_r2-r1_i bfi_r2-r2_i_i
bfi_r0-r1_i_i rsb_r2-r0-r1 eor_r3-r2-r1_asr_i bfi_r1-r3_i_i add_r1-r1_i asr_r0-r1-r1	sub_r2-r0-r1 eor_r3-r2-r1_ror_i bfi_r1-r3_i_i add_r1-r1_i asr_r0-r1-r1
cmp_r0-r1 add_ge_r2-r1_i and_r3-r2_i mov_r0-r3	cmp_r0-r1 add_ge_r2-r1_i and_r0-r2_i
bic_r0-r1-r0 bfi_r2-r1_i_i and_r1-r0-r2 and_r0-r1_i	bic_r0-r1-r0 orr_r2-r2_i and_r1-r0-r2 and_r0-r1_i
add_r0-r0_i tst_r1-r0 mov_ne_r2-r0 mov_r1-r2 ror_r1-r1_i	add_r0-r0_i tst_r1-r0 mov_ne_r2-r0 ror_r1-r2_i
cmp_r0_i and_hi_r0-r1-r0_lsr_i mov_r2-r0 bfi_r0-r2_i_i	cmp_r0_i and_hi_r0-r1-r0_lsr_i bfi_r0-r0_i_i
lsr_r0-r1_i bic_r2-r2_i mvn_r3-r2 and_r0-r0-r3	bic_r2-r2_i lsr_r0-r1_i bic_r0-r0-r2
rsb_r0-r0-r1 and_r0-r0_i bfi_r2-r0_i_i bfi_r2-r2_i_i mvn_r3-r2	unk bfi_r2-r2_i_i mvn_r3-r2
rsb_r0-r1-r2_lsl_i mov_r1-r0 bic_r0-r1_i asr_r0-r0_i	rsb_r0-r1-r2_lsl_i asr_r0-r0_i
add_r0-r1_i eor_r2-r0_i mov_r3-r2 bfi_r3-r3_i_i	add_r0-r1_i eor_r3-r0_i bfi_r3-r3_i_i
lsr_r0-r1-r2 cmp_r0-r1 mov_ls_r2-r3 sub_r0-r2-r0_lsr_i	lsr_r0-r1-r2 sub_r0-r3-r0_lsr_i
tst_r0-r1 sub_ne_r0-r2_i rsb_r3-r0_i add_r2-r3-r0	mov_r2_i
eor_r0-r1-r0 rsb_r2-r2-r0 add_r0-r2-r0 bic_r3-r3-r0 orr_r1-r3-r0	eor_r0-r1-r0 rsb_r0-r2-r0_lsl_i orr_r1-r3-r0
tst_r0_i sub_ne_r1-r2-r3 and_ne_r1-r2-r0 rsb_r2-r1-r0 bfi_r3-r2_i_i lsl_r0-r3_i	tst_r0_i and_ne_r1-r2-r0 rsb_r2-r1-r0 bfi_r3-r2_i_i lsl_r0-r3_i
lsr_r0-r0-r1 lsr_r0-r0_i mvn_r1-r0 mvn_r2-r1 bic_r3-r2_i and_r2-r3-r2	lsr_r3-r0-r1 lsr_r0-r3_i bic_r2-r0_i
sub_r0-r1-r2 bfi_r2-r2_i_i rsb_r2-r0-r2 add_r2-r3-r2_lsl_i	sub_r0-r1-r2_lsl_i sub_r2-r3-r0_lsl_i
lsr_r0-r1-r1 bic_r2-r2-r0 mov_r3-r2 bic_r0-r3_i mvn_r1-r0	bic_r0-r2_i lsr_r1-r1-r1 unk
tst_r0_i mov_ne_r1-r0 sub_r1-r2-r1 sub_r1-r2-r1	tst_r0_i mov_ne_r1-r0
eor_r0-r1-r0 bic_r1-r1-r0 rsb_r1-r2-r1 add_r1-r1_i	and_r1-r0-r1 rsb_r1-r2-r1 add_r1-r1_i
tst_r0-r1 rsb_eq_r2-r2_i mov_r0-r3 lsl_r1-r0-r2 mov_r2-r0 add_r2-r2-r1	tst_r0-r1 rsb_eq_r2-r2_i lsl_r1-r3-r2 add_r2-r3-r1
bfi_r0-r0_i_i rsb_r1-r2-r0_lsl_i bfi_r2-r1_i_i and_r0-r1-r2 eor_r3-r0_i lsl_r3-r3_i	rsb_r1-r2-r0_lsl_i bfi_r2-r1_i_i and_r0-r1-r2 eor_r3-r0_i lsl_r3-r3_i
sub_r0-r1-r0_lsr_i rsb_r2-r0-r1_asr_i add_r2-r1-r2 add_r2-r2_i	lsr_r2-r0_i add_r0-r2_i add_r2-r0-r1_asr_i
tst_r0-r1 and_ne_r2-r0-r3 sub_r1-r0-r2_lsr_i mov_r2-r1 bic_r3-r2_i	tst_r1-r0 and_ne_r2-r0-r3 sub_r1-r0-r2_lsr_i bic_r3-r1_i
orr_r0-r1-r2_lsr_i eor_r3-r0-r2 lsl_r1-r3_i bic_r3-r1_i bic_r2-r3_i	orr_r0-r1-r2_lsr_i eor_r3-r0-r2 lsl_r2-r3_i
tst_r0-r1 mov_ne_r1-r0 mov_eq_r1-r2 rsb_r2-r1-r0	tst_r0-r1 rsb_ne_r2-r2-r2 sub_ge_r2-r0-r2
tst_r0_i rsb_ne_r1-r0-r1 bic_r2-r1_i bic_r0-r1-r2 eor_r0-r0-r2	mvn_r2-r0_ror_i bic_r2-r0-r2_asr_i rsb_r0-r2-r1
and_r0-r1-r2 mov_r3-r0 eor_r1-r3-r1 mov_r2-r1 ror_r1-r2_i rsb_r1-r1_i	bic_r2-r1-r2 ror_r1-r2_i rsb_r1-r1_i
eor_r0-r1-r2_ror_i rsb_r3-r0_i bfi_r2-r0_i_i bfi_r0-r2_i_i sub_r3-r3_i orr_r2-r0-r3	eor_r0-r1-r2_ror_i rsb_r3-r0_i bfi_r0-r0_i_i sub_r3-r3_i orr_r2-r0-r3
tst_r0-r1 add_ne_r1-r2-r0 rsb_r2-r1_i eor_r1-r3-r2 ror_r0-r2-r1 bic_r0-r0_i lsr_r3-r0_i	tst_r0-r1 add_ne_r1-r2-r0 rsb_r2-r1_i eor_r1-r3-r2 ror_r0-r2-r1 lsr_r3-r0_i
tst_r0-r1 orr_ne_r2-r2-r3 orr_eq_r2-r2_i eor_r0-r2-r0 add_r0-r0_i rsb_r0-r0_i	tst_r0-r1 orr_ne_r2-r2-r3 orr_eq_r2-r2_i eor_r0-r2-r0 rsb_r0-r0_i
add_r0-r1_i mvn_r2-r3 eor_r0-r0-r2 bfi_r3-r2_i_i bic_r3-r3_i rsb_r3-r0-r3_asr_i	add_r0-r1_i mvn_r2-r3 eor_r0-r0-r2 rsb_r3-r0-r3_asr_i
cmp_r0_i mov_lt_r1-r2 mov_ge_r1-r2 sub_r3-r1-r0_ror_i orr_r1-r3-r0_lsr_i bfi_r1-r1_i_i mov_r0-r1	sub_r3-r2-r0_ror_i orr_r0-r3-r0_lsr_i
orr_r0-r1_i bfi_r2-r0_i_i ror_r2-r2_i mvn_r1-r2	orr_r0-r2_i mvn_r1-r0_ror_i
eor_r0-r1-r0_lsl_i bic_r2-r2_i sub_r1-r0-r2_asr_i sub_r3-r1_i	eor_r0-r1-r0_lsl_i sub_r1-r0-r2_asr_i sub_r3-r1_i
cmp_r0_i add_ls_r0-r0_i add_hi_r0-r1-r0_lsl_i bfi_r0-r0_i_i bfi_r2-r0_i_i	cmp_r0_i add_ls_r0-r0_i add_hi_r0-r1-r0_lsl_i bfi_r2-r0_i_i
add_r0-r1-r2 add_r3-r1-r0 mvn_r2-r3 bfi_r3-r2_i_i	add_r3-r2-r1_lsl_i mvn_r2-r3 bfi_r3-r2_i_i
tst_r0-r1 sub_ne_r2-r0-r3_asr_i bic_r0-r2-r3 mov_r1-r0	tst_r0-r1 sub_ne_r2-r0-r3_asr_i bic_r1-r2-r3
ror_r0-r1-r0 asr_r0-r0-r0 mov_r2-r0 lsl_r2-r1-r2	ror_r0-r1-r0 asr_r0-r0-r0 lsl_r2-r1-r0
lsl_r0-r1_i asr_r2-r0_i eor_r3-r0-r2_lsl_i bfi_r2-r3_i_i	lsl_r0-r1_i asr_r2-r0_i bfi_r2-r0_i_i
and_r0-r1-r2 mov_r1-r2 sub_r1-r0-r1_asr_i mvn_r0-r1	and_r0-r1-r2 sub_r1-r0-r2_asr_i mvn_r0-r1
bic_r0-r1-r0 bic_r0-r1-r0 add_r0-r0-r0_asr_i add_r2-r0_i add_r3-r2-r1_lsr_i and_r1-r3-r2	and_r0-r0-r1 add_r0-r0-r0_asr_i add_r2-r0_i add_r3-r2-r1_lsr_i and_r1-r3-r2
eor_r0-r1-r2_ror_i mvn_r3-r0 mvn_r0-r3 bfi_r1-r0_i_i	eor_r0-r1-r2_ror_i bfi_r1-r0_i_i
mvn_r0-r1 mov_r2-r0 asr_r1-r2-r1 and_r1-r1_i	mvn_r0-r1 asr_r1-r0-r1 and_r1-r1_i
eor_r0-r1-r2_lsr_i ror_r3-r2-r0 sub_r3-r3_i mov_r2-r3	eor_r0-r1-r2_lsr_i ror_r3-r2-r0 sub_r2-r3_i
tst_r0_i mov_eq_r1-r0 rsb_r0-r1-r0 mvn_r1-r0 rsb_r0-r1_i sub_r2-r0_i add_r0-r2-r2	tst_r0_i mov_eq_r1-r0 rsb_r0-r1-r0 add_r0-r0_i sub_r2-r0_i add_r0-r2-r2
add_r0-r0-r1 tst_r1-r2 add_ne_r1-r0-r3 asr_r1-r1_i sub_r0-r2-r1_asr_i	add_r0-r0-r1 tst_r1-r2 add_ne_r1-r0-r3 sub_r0-r2-r1_asr_i
asr_r0-r1-r1 mov_r1-r0 rsb_r0-r1-r0 asr_r2-r0-r0	rsb_r2-r0-r0
bic_r0-r1-r2 mvn_r2-r0 bic_r3-r2_i mov_r2-r3	unk bic_r2-r3_i
cmp_r0_i mov_ne_r1-r0 mov_eq_r1-r0 sub_r0-r2-r1 and_r3-r0-r1 orr_r1-r0-r3	rsb_r1-r0-r2
bic_r0-r0_i cmp_r0_i rsb_cs_r1-r2-r0_ror_i add_r0-r1-r3 bfi_r3-r0_i_i	cmp_r0_i rsb_cs_r1-r2-r0_ror_i add_r0-r1-r3 bfi_r3-r0_i_i
orr_r0-r1-r0_asr_i bfi_r0-r0_i_i mov_r1-r0 add_r2-r1-r1	orr_r0-r1-r0_asr_i bfi_r0-r0_i_i add_r2-r0-r0
sub_r0-r0-r1_lsl_i bfi_r0-r0_i_i and_r1-r0_i rsb_r2-r1_i eor_r1-r2-r1_asr_i	and_r1-r0_i rsb_r1-r1_i
cmp_r0_i mvn_ge_r1-r2 mvn_r2-r1	cmp_r0_i mvn_lt_r2-r1
cmp_r0-r1 eor_hi_r2-r3-r1 rsb_r2-r2_i and_r1-r2_i lsl_r1-r1_i lsl_r2-r1_i	cmp_r0-r1 eor_hi_r2-r3-r1 rsb_r2-r2_i and_r1-r2_i ror_r2-r1_i
add_r0-r1-r2 bfi_r1-r0_i_i mov_r2-r1 bic_r0-r2_i	add_r0-r1-r2 bfi_r1-r0_i_i bic_r0-r1_i
orr_r0-r1_i add_r1-r0-r1_ror_i bfi_r0-r1_i_i bfi_r0-r0_i_i	orr_r0-r1_i eor_r1-r0-r1_ror_i bfi_r0-r1_i_i
cmp_r0_i orr_ne_r1-r2-r0_asr_i lsl_r3-r0_i sub_r2-r3-r0 lsl_r3-r1-r2 and_r1-r3_i	lsl_r3-r2-r0 and_r1-r3_i
bfi_r0-r0_i_i add_r1-r0-r2_ror_i rsb_r3-r3_i lsr_r0-r3-r1 bic_r3-r0_i	add_r1-r0-r2_ror_i rsb_r3-r3_i lsr_r0-r3-r1 bic_r3-r0_i
sub_r0-r1-r2 rsb_r0-r1-r0 bfi_r2-r0_i_i ror_r1-r2_i sub_r2-r1-r2_asr_i	rsb_r0-r2_i bfi_r2-r0_i_i ror_r1-r2_i sub_r2-r1-r2_asr_i
tst_r0-r1 add_eq_r2-r3_i mvn_eq_r2-r1 bic_r1-r2_i bfi_r0-r1_i_i	tst_r0-r1 mvn_ge_r2-r1 bic_r1-r2_i bfi_r0-r1_i_i
bic_r0-r1_i eor_r1-r0_i eor_r0-r1_i asr_r2-r0_i asr_r1-r2_i bic_r0-r1_i	asr_r1-r1_i bic_r0-r1_i
bfi_r0-r0_i_i bfi_r1-r2_i_i cmp_r3-r1 mvn_cc_r3-r0 bfi_r2-r3_i_i	bfi_r1-r2_i_i cmp_r3-r1 mvn_cc_r3-r0 bfi_r2-r3_i_i
tst_r0-r1 eor_ne_r2-r0-r2_asr_i bfi_r2-r2_i_i bfi_r2-r2_i_i	tst_r0-r1 eor_ne_r2-r0-r2_asr_i bfi_r2-r2_i_i
cmp_r0-r1 eor_lt_r2-r1-r0 lsl_r1-r0-r2 mov_r3-r1 bic_r3-r3-r1	mov_r3_i
mov_r0-r1 add_r1-r0_i bfi_r1-r1_i_i orr_r2-r1_i eor_r2-r2-r1_lsr_i	add_r1-r1_i bfi_r1-r1_i_i orr_r2-r1_i eor_r2-r2-r1_lsr_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 bfi_r3-r2_i_i	bfi_r3-r1_i_i
lsl_r0-r1_i ror_r0-r0_i bic_r0-r0-r2 rsb_r2-r0-r2_lsl_i mov_r3-r2	lsl_r0-r1_i ror_r0-r0_i bic_r0-r0-r2 rsb_r3-r0-r2_lsl_i
cmp_r0-r1 mov_cs_r2-r1 orr_r3-r2_i orr_r0-r0-r3_ror_i bfi_r1-r0_i_i orr_r1-r3-r1	cmp_r0-r1 mov_cs_r2-r1 orr_r3-r2_i orr_r1-r3-r1
cmp_r0-r1 add_ge_r2-r2-r1_ror_i bic_r1-r2_i bfi_r1-r1_i_i	cmp_r0-r1 add_ge_r2-r2-r1_ror_i bic_r1-r2_i
asr_r0-r1_i tst_r0-r2 add_ne_r1-r2_i sub_r1-r1_i bfi_r0-r1_i_i	asr_r0-r1_i tst_r0-r2 add_ne_r1-r2_i bfi_r0-r1_i_i
cmp_r0_i mov_ls_r1-r0 bic_r1-r1_i mvn_r2-r1 eor_r2-r1-r2	unk
cmp_r0-r1 and_hi_r1-r2_i sub_cs_r1-r0_i bic_r3-r1_i add_r1-r3-r3_lsr_i and_r0-r3-r1_asr_i sub_r1-r0_i orr_r0-r1_i	cmp_r0-r1 sub_cs_r1-r0_i bic_r3-r1_i add_r1-r3-r3_lsr_i and_r0-r3-r1_asr_i sub_r1-r0_i orr_r0-r1_i
rsb_r0-r1-r2 tst_r0-r1 and_ne_r1-r0-r3 mov_r2-r1 mov_r0-r2	rsb_r0-r1-r2 tst_r0-r1 and_ne_r1-r0-r3 mov_r0-r1
sub_r0-r1_i bic_r2-r0-r1 ror_r2-r2-r1 bic_r2-r2_i lsr_r0-r2_i	sub_r0-r1_i bic_r2-r0-r1 ror_r2-r2-r1 lsr_r0-r2_i
tst_r0-r1 add_ne_r1-r2-r3_lsl_i eor_r0-r3_i cmp_r0-r1 mvn_ls_r3-r0 mvn_r0-r3	tst_r0-r1 add_ne_r1-r2-r3_lsl_i eor_r0-r3_i cmp_r0-r1 mvn_hi_r0-r3
tst_r0-r1 eor_ne_r0-r2-r1 rsb_r3-r0_i mvn_r1-r3	tst_r0-r1 eor_ne_r0-r2-r1 sub_r1-r0_i
tst_r0-r1 add_ne_r2-r2-r0 mvn_r3-r1 eor_r2-r2_i sub_r1-r2_i bfi_r0-r3_i_i add_r3-r1-r0_asr_i	tst_r0-r1 add_ne_r2-r2-r0 eor_r2-r2_i sub_r1-r2_i add_r3-r1-r0_asr_i
lsr_r0-r0-r1 mov_r1-r0 bic_r1-r1-r2 asr_r3-r1_i bfi_r1-r3_i_i	lsr_r0-r0-r1 bic_r1-r0-r2 asr_r3-r1_i bfi_r1-r3_i_i
cmp_r0_i add_cc_r0-r0-r1 sub_r1-r2-r1 mov_r2-r1 orr_r2-r2_i bic_r1-r0-r2 add_r1-r1-r1_asr_i	cmp_r0_i add_cc_r0-r0-r1 sub_r1-r2-r1 orr_r2-r1_i bic_r1-r0-r2 add_r1-r1-r1_asr_i
cmp_r0-r1 mov_cs_r0-r2 bfi_r1-r0_i_i bic_r0-r1_i asr_r2-r0_i	bic_r0-r1_i asr_r2-r0_i
sub_r0-r1-r2 cmp_r0_i rsb_cs_r1-r2-r0 and_r1-r1_i orr_r3-r1_i	mov_r3_i
mov_r0-r1 ror_r1-r2-r2 bic_r2-r0_i eor_r2-r2-r1 bic_r3-r2-r1	bic_r3-r1_i bic_r3-r3-r2_ror-r2
eor_r0-r1-r2 mvn_r3-r0 lsl_r0-r3-r3 bfi_r0-r0_i_i orr_r0-r0_i	eor_r0-r1-r2 mvn_r3-r0 lsl_r0-r3-r3 add_r4-r0_i orr_r0-r4_i
cmp_r0-r1 eor_ls_r0-r1-r0 eor_hi_r0-r2_i eor_r1-r0-r1_lsl_i eor_r2-r0-r1	mov_r2-r1_lsl_i
mvn_r0-r1 orr_r1-r1-r0 rsb_r0-r0-r2_asr_i bic_r3-r1-r0 bfi_r0-r3_i_i	mvn_r0-r1 rsb_r0-r0-r2_asr_i eor_r0-r0_i
lsr_r0-r1-r1 lsl_r2-r0_i and_r1-r2_i bic_r0-r1_i bfi_r1-r2_i_i asr_r0-r1-r0	eor_r0-r1-r1
mov_r0-r1 add_r2-r1-r0_lsr_i bfi_r3-r2_i_i rsb_r2-r3-r1	add_r2-r1-r1_lsr_i bfi_r3-r2_i_i rsb_r2-r3-r1
add_r0-r0-r1_lsr_i sub_r2-r0-r1 bfi_r1-r2_i_i lsr_r1-r1_i bic_r2-r1_i	lsr_r1-r1_i bic_r2-r1_i
sub_r0-r1-r0 bic_r0-r1-r0 mvn_r2-r0 bfi_r2-r2_i_i	rsb_r0-r0-r1 unk bfi_r2-r2_i_i
rsb_r0-r1_i eor_r0-r0_i bfi_r2-r0_i_i bic_r1-r0-r2	rsb_r0-r1_i orr_r0-r0_i eor_r0-r0_i bic_r1-r0-r2
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 eor_r3-r2_i	mvn_r2-r1 eor_r3-r2_i
bfi_r0-r1_i_i bfi_r1-r0_i_i eor_r2-r3_i sub_r0-r2-r1_ror_i asr_r1-r2-r2 sub_r2-r0-r1_lsr_i	eor_r2-r3_i bfi_r1-r0_i_i sub_r0-r2-r1_ror_i asr_r1-r2-r2 sub_r2-r0-r1_lsr_i
tst_r0_i eor_eq_r1-r1-r0 add_r2-r0-r1 asr_r2-r3-r2 bic_r0-r2_i bfi_r3-r0_i_i mvn_r0-r3	unk mvn_r0-r3
bic_r0-r0_i add_r1-r0_i rsb_r2-r0-r1 mvn_r3-r2	mvn_r3_i
eor_r0-r1-r0_ror_i bfi_r0-r0_i_i orr_r0-r0_i bfi_r2-r0_i_i orr_r0-r2-r0_ror_i ror_r0-r0-r0	eor_r0-r1-r0_ror_i bfi_r0-r0_i_i orr_r0-r0_i orr_r0-r2-r0_ror_i ror_r0-r0-r0
rsb_r0-r1-r2 asr_r0-r0_i asr_r2-r1-r0 mvn_r1-r2 add_r3-r1_i eor_r2-r1-r3	rsb_r0-r1-r2 asr_r0-r0_i asr_r2-r1-r0 sub_r3-r2_i eor_r2-r2-r3
asr_r0-r0_i ror_r1-r1_i rsb_r1-r1-r0_ror_i add_r2-r0-r1 lsr_r1-r2-r0	mov_r0-r0_asr_i add_r2-r0-r0_ror_i sub_r2-r2-r1_ror_i lsr_r1-r2-r0
rsb_r0-r0_i add_r1-r2-r2 eor_r3-r0-r1_asr_i bfi_r3-r3_i_i	rsb_r0-r0_i add_r1-r2-r2 eor_r3-r0-r1_asr_i
bic_r0-r0-r1 rsb_r0-r0_i sub_r1-r0_i and_r1-r1_i orr_r2-r1_i	bic_r0-r0-r1 sub_r2-r0_i unk sub_r2-r0-r0_lsl_i
cmp_r0-r1 orr_cc_r1-r2_i orr_r0-r1-r0_asr_i eor_r2-r0_i and_r3-r0-r2 and_r0-r3-r0_lsl_i	cmp_r0-r1 orr_cc_r1-r2_i orr_r0-r1-r0_asr_i bic_r2-r0_i and_r0-r2-r0_lsl_i
cmp_r0-r1 eor_ne_r2-r1-r3_asr_i orr_cc_r2-r1_i add_r3-r2-r3_lsr_i bfi_r1-r3_i_i bfi_r1-r1_i_i	bfi_r1-r1_i_i
and_r0-r0_i bic_r1-r2-r0 add_r3-r1-r1 mvn_r0-r3 lsl_r0-r0_i	and_r0-r0_i bic_r1-r2-r0 mvn_r3-r1_lsl_i add_r0-r3-r3
bic_r0-r1-r2 bic_r0-r0_i mov_r3-r0 mov_r2-r3 bfi_r1-r2_i_i	bic_r0-r1-r2 bfi_r1-r0_i_i
bfi_r0-r0_i_i mov_r1-r0 sub_r2-r1_i bfi_r3-r2_i_i bic_r1-r3_i	sub_r2-r0_i bfi_r3-r2_i_i bic_r1-r3_i
and_r0-r1-r0 bic_r2-r1_i tst_r1-r0 and_ne_r3-r2-r0 add_r0-r3-r2	tst_r1-r0 bic_r2-r1_i and_ne_r3-r2-r0 add_r0-r3-r2
bic_r0-r1-r2 mov_r2-r0 mvn_r0-r2 rsb_r3-r0_i bic_r0-r3_i bic_r1-r0_i	unk rsb_r3-r3_i bic_r1-r3_i
bfi_r0-r1_i_i sub_r1-r0-r2_lsl_i sub_r0-r1-r0 rsb_r3-r0-r3	add_r3-r3-r2_lsl_i
mvn_r0-r1 orr_r1-r0-r2_ror_i rsb_r0-r2-r1 lsr_r3-r0_i and_r1-r3-r2	mvn_r0-r1 orr_r1-r0-r2_ror_i rsb_r0-r2-r1 and_r1-r2-r0_lsr_i
bfi_r0-r1_i_i lsr_r2-r0-r2 and_r3-r2-r1 bic_r3-r1-r3 bfi_r1-r3_i_i	bfi_r0-r1_i_i lsr_r2-r0-r2 bic_r3-r1-r2 bfi_r1-r3_i_i
rsb_r0-r0-r1 rsb_r1-r2-r0_asr_i sub_r0-r1_i add_r3-r0_i asr_r3-r3_i	rsb_r0-r0-r1 rsb_r1-r2-r0_asr_i add_r3-r1_i asr_r3-r3_i
bfi_r0-r1_i_i bic_r0-r2-r0 rsb_r2-r0_i rsb_r2-r2_i	bfi_r0-r1_i_i bic_r0-r2-r0 add_r2-r0_i
orr_r0-r1_i rsb_r0-r0_i bic_r2-r0_i asr_r1-r2_i	rsb_r0-r1_i asr_r1-r0_i
add_r0-r1_i bfi_r2-r0_i_i sub_r0-r2-r0 bfi_r2-r0_i_i	mvn_r0-r2_lsl_i sub_r0-r1-r0_lsr_i bfi_r2-r0_i_i
rsb_r0-r1_i orr_r2-r0-r1 bfi_r3-r1_i_i orr_r3-r3_i orr_r1-r2-r3_lsr_i	rsb_r0-r1_i orr_r2-r0-r1 orr_r1-r2-r3_lsr_i
cmp_r0-r1 mvn_ls_r2-r3 mvn_hi_r2-r3 mvn_r1-r0 asr_r3-r2-r1 mov_r1-r3	mvn_r2-r3 mvn_r1-r0 asr_r1-r2-r1
bfi_r0-r1_i_i orr_r2-r1-r0_asr_i add_r3-r1-r1_lsl_i asr_r3-r3_i lsl_r0-r2_i rsb_r1-r0-r3_ror_i	add_r3-r1-r1_lsl_i orr_r2-r1-r0_asr_i asr_r3-r3_i lsl_r0-r2_i rsb_r1-r0-r3_ror_i
cmp_r0-r1 sub_lt_r0-r2-r3 bic_r1-r0-r1 ror_r2-r1_i bic_r3-r1_i mov_r0-r2 sub_r2-r3-r0	cmp_r0-r1 sub_lt_r0-r2-r3 bic_r1-r0-r1 ror_r2-r1_i bic_r3-r1_i sub_r2-r3-r2
sub_r0-r1_i eor_r2-r0_i and_r1-r0-r2 bic_r1-r1_i	sub_r0-r1_i bic_r1-r0_i
bfi_r0-r1_i_i bfi_r2-r0_i_i rsb_r0-r2-r3 add_r2-r1-r0_ror_i mov_r0-r2	bfi_r2-r1_i_i rsb_r2-r2-r3 add_r0-r1-r2_ror_i
eor_r0-r0-r1 sub_r1-r0_i bic_r2-r1_i ror_r2-r2_i eor_r0-r2_i orr_r2-r2-r0	eor_r0-r0-r1 sub_r1-r0_i bic_r2-r1_i ror_r2-r2_i orr_r2-r2_i
tst_r0-r1 mov_eq_r2-r3 and_r2-r0-r2 eor_r2-r0-r2	tst_r0-r1 mov_eq_r2-r3 bic_r2-r0-r2
tst_r0_i eor_eq_r1-r2-r3 bic_r3-r1_i bfi_r2-r3_i_i mov_r1-r2 and_r0-r1-r2_asr_i	tst_r0_i eor_eq_r1-r2-r3 bic_r3-r1_i bfi_r2-r3_i_i and_r0-r2-r2_asr_i
cmp_r0-r1 orr_ls_r2-r0-r1_asr_i orr_hi_r2-r3_i rsb_r3-r2-r3 orr_r2-r3_i bfi_r2-r2_i_i mov_r3-r2 eor_r0-r2-r3	eor_r0-r3-r3
add_r0-r1-r1_ror_i rsb_r1-r2-r0 mov_r2-r0 lsr_r1-r1-r2	add_r0-r1-r1_ror_i rsb_r1-r2-r0 lsr_r1-r1-r0
tst_r0-r1 add_ne_r2-r0_i mov_r1-r0 add_r3-r1-r2 and_r3-r1-r3_lsr_i eor_r0-r3-r1	tst_r0-r1 add_ne_r2-r0_i add_r3-r0-r2 and_r3-r0-r3_lsr_i eor_r0-r3-r0
add_r0-r1_i orr_r2-r0-r3_asr_i orr_r3-r2_i mov_r0-r3	add_r0-r1_i orr_r2-r0-r3_asr_i orr_r0-r2_i
ror_r0-r0-r1 add_r2-r1_i rsb_r2-r0-r2 rsb_r2-r0-r2 bic_r1-r2_i add_r1-r1-r2	ror_r0-r0-r1 add_r2-r1_i sub_r2-r2-r0_lsl_i bic_r1-r2_i add_r1-r1-r2
sub_r0-r0-r1_asr_i bic_r1-r2-r0 eor_r0-r1_i mvn_r3-r0 lsl_r0-r3_i bfi_r0-r0_i_i	sub_r0-r0-r1_asr_i bic_r1-r2-r0 eor_r0-r1_i mvn_r1-r0_lsr_i mov_r0-r1_lsl_i
rsb_r0-r0-r1_ror_i orr_r2-r0_i mvn_r3-r2 and_r1-r3_i bic_r3-r1-r3 bfi_r3-r3_i_i	rsb_r3-r3-r3
cmp_r0-r1 add_lt_r2-r1-r2 add_ge_r2-r1-r2 and_r3-r2-r0_asr_i rsb_r3-r3-r1	add_r2-r1-r2 and_r3-r2-r0_asr_i rsb_r3-r3-r1
cmp_r0_i sub_ls_r0-r0-r1_ror_i sub_hi_r0-r0-r1 eor_r2-r0-r1 mov_r1-r3 and_r1-r2-r1 sub_r1-r1-r3	cmp_r0_i sub_ls_r0-r0-r1_ror_i sub_hi_r0-r0-r1 eor_r2-r0-r1 and_r1-r2-r3 sub_r1-r1-r3
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 bfi_r3-r1_i_i	bfi_r3-r2_i_i
bfi_r0-r1_i_i mvn_r2-r3 bfi_r2-r2_i_i and_r3-r2-r0_lsr_i	mvn_r2-r3 bfi_r2-r2_i_i and_r3-r2-r0_lsr_i
cmp_r0-r1 add_ge_r1-r2-r2_ror_i eor_r1-r1-r0 mov_r2-r0 eor_r3-r2-r1_ror_i	cmp_r0-r1 add_ge_r1-r2-r2_ror_i eor_r1-r1-r0 eor_r3-r0-r1_ror_i
cmp_r0-r1 orr_eq_r0-r0-r2_lsl_i eor_r2-r0_i eor_r1-r2_i	cmp_r0-r1 orr_eq_r0-r0-r2_lsl_i eor_r1-r0_i
mvn_r0-r1 bfi_r1-r0_i_i bic_r0-r2_i sub_r0-r0-r1	eor_r1-r1_i bic_r0-r2_i sub_r0-r0-r1
cmp_r0_i rsb_cc_r1-r1-r2_lsr_i rsb_r2-r3_i lsr_r3-r2_i add_r1-r1-r3 rsb_r3-r1_i	cmp_r0_i rsb_cc_r1-r1-r2_lsr_i rsb_r2-r3_i add_r1-r1-r2_lsr_i rsb_r3-r1_i
bic_r0-r1_i and_r2-r0-r1 and_r2-r0-r2 bic_r1-r2_i	bic_r1-r1_i
tst_r0_i rsb_ne_r1-r0_i bic_r2-r1_i mov_r1-r2 mov_r2-r1	tst_r0_i rsb_ne_r1-r0_i bic_r2-r1_i
lsr_r0-r1-r1 add_r2-r0-r0 bfi_r2-r2_i_i mvn_r1-r2 rsb_r0-r1_i and_r2-r1-r0	lsr_r0-r1-r1 bic_r3-r0_i mvn_r1-r3_lsl_i rsb_r0-r1_i and_r2-r1-r0
lsl_r0-r1_i bic_r2-r0-r1 add_r2-r2_i orr_r3-r2_i	lsl_r0-r1_i bic_r2-r0-r1 orr_r3-r2_i
mov_r0-r1 tst_r0_i rsb_ne_r2-r0-r1 bic_r1-r2_i ror_r0-r2-r1	tst_r1_i sub_ne_r2-r0-r0 bic_r1-r2_i ror_r0-r2-r1
cmp_r0-r1 sub_lt_r1-r2-r0 mov_r2-r1 mvn_r3-r1 sub_r3-r2-r3 mvn_r2-r3	cmp_r0-r1 sub_lt_r1-r2-r0 mvn_r3-r1 sub_r3-r1-r3 mvn_r2-r3
mov_r0-r1 orr_r2-r0_i and_r1-r2_i and_r2-r1_i	mov_r2_i
cmp_r0-r1 mov_ls_r1-r0 add_ls_r1-r1-r0_lsl_i lsl_r2-r3_i eor_r2-r2-r1_asr_i	cmp_r0-r1 lsl_r2-r3_i add_ls_r1-r0-r0_lsl_i eor_r2-r2-r1_asr_i
tst_r0-r1 orr_ne_r2-r1_i bic_r0-r0-r2 rsb_r3-r3-r0 and_r2-r3-r0_ror_i orr_r1-r3-r2	tst_r1-r0 orr_ne_r2-r1_i bic_r0-r0-r2 rsb_r1-r3-r0
lsl_r0-r1_i bic_r0-r0-r2 sub_r2-r0-r2_asr_i lsr_r1-r2-r2 bfi_r2-r1_i_i and_r0-r0-r2	lsl_r0-r1_i bic_r0-r0-r2 sub_r2-r0-r2_asr_i and_r0-r0-r2
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r3 sub_r1-r1_i	tst_r0_i sub_r1-r2_i sub_ge_r1-r3_i
cmp_r0_i rsb_ne_r1-r2-r0_lsl_i rsb_eq_r1-r1_i bfi_r3-r1_i_i	cmp_r0_i rsb_ne_r1-r2-r0_lsl_i bfi_r3-r1_i_i
and_r0-r0_i rsb_r1-r2_i bfi_r0-r0_i_i bic_r2-r1-r0 mov_r0-r1 and_r0-r0-r2_ror_i	and_r0-r0_i rsb_r1-r2_i bfi_r0-r0_i_i bic_r2-r1-r0 and_r0-r1-r2_ror_i
bic_r0-r1-r0 bic_r2-r1_i lsr_r1-r2_i orr_r1-r0-r1	bic_r0-r1-r0 bic_r2-r1_i orr_r1-r0-r2_lsr_i
asr_r0-r0-r0 sub_r1-r0_i mov_r2-r1 bic_r0-r2-r0 add_r3-r0-r3	asr_r0-r0-r0 sub_r1-r0_i bic_r0-r1-r0 add_r3-r0-r3
cmp_r0_i orr_ls_r1-r1-r2 orr_hi_r1-r3-r2 and_r0-r1_i eor_r1-r1_i rsb_r2-r0-r1_lsr_i	cmp_r0_i orr_ls_r1-r1-r2 orr_hi_r1-r3-r2 and_r0-r1_i rsb_r2-r0-r1_lsr_i
tst_r0-r1 mov_ne_r2-r1 mov_r3-r2 mvn_r2-r3	tst_r0-r1 mov_ne_r2-r1 mvn_r2-r2
sub_r0-r1-r2_asr_i add_r0-r1-r0_asr_i bic_r2-r0_i ror_r1-r2-r2 and_r3-r1_i orr_r2-r3-r1	sub_r0-r1-r2_asr_i add_r0-r1-r0_asr_i bic_r2-r0_i ror_r2-r2-r2
mvn_r0-r1 sub_r2-r3_i add_r3-r2-r0 bfi_r1-r0_i_i mov_r0-r3 add_r0-r1-r0_ror_i	mvn_r0-r1 sub_r2-r3_i bfi_r1-r0_i_i add_r3-r2-r0 add_r0-r1-r3_ror_i
orr_r0-r1-r2_asr_i eor_r3-r0-r1 asr_r3-r3-r2 mvn_r1-r3 eor_r0-r1_i	unk asr_r1-r3-r2 eor_r0-r1_i
tst_r0_i mov_ne_r1-r2 bfi_r2-r2_i_i tst_r2-r3 sub_eq_r1-r3-r1_lsl_i sub_r0-r3-r1	tst_r0_i mov_ne_r1-r2 tst_r2-r3 sub_eq_r1-r3-r1_lsl_i sub_r0-r3-r1
lsr_r0-r1-r2 and_r3-r0-r2 mvn_r2-r0 and_r3-r2-r3	and_r3-r2_i
bfi_r0-r0_i_i bfi_r0-r0_i_i mvn_r1-r0 bfi_r1-r1_i_i add_r0-r1_i bic_r2-r0_i	bfi_r0-r0_i_i mvn_r1-r0 bfi_r1-r1_i_i add_r0-r1_i bic_r2-r0_i
rsb_r0-r1-r2_asr_i sub_r3-r0_i add_r2-r3-r0_lsl_i eor_r0-r2-r3 eor_r3-r1-r0	rsb_r0-r1-r2_asr_i add_r3-r0-r0_lsl_i eor_r0-r0-r3 eor_r3-r1-r0
bic_r0-r1-r2 mov_r1-r0 add_r3-r0-r1_asr_i bfi_r2-r3_i_i	bic_r0-r1-r2 add_r3-r0-r0_asr_i bfi_r2-r3_i_i
bic_r0-r1-r2 and_r2-r3-r0_lsl_i bic_r1-r2_i rsb_r2-r1_i	bic_r0-r1-r2 and_r2-r3-r0_lsl_i rsb_r2-r2_i
mov_r0-r1 mov_r1-r0 tst_r2-r0 orr_ne_r2-r0-r1_asr_i sub_r2-r2_i	tst_r2-r1 orr_ne_r2-r1-r1_asr_i sub_r2-r2_i
bfi_r0-r1_i_i ror_r2-r0_i add_r2-r2-r3 ror_r1-r2-r3 bfi_r3-r1_i_i orr_r2-r3-r2	bfi_r0-r1_i_i add_r2-r3-r0_ror_i ror_r1-r2-r3 bfi_r3-r1_i_i orr_r2-r3-r2
tst_r0-r1 add_eq_r1-r2-r1 lsr_r0-r1_i ror_r0-r0_i add_r2-r0-r2 bfi_r3-r2_i_i orr_r0-r3_i	tst_r0-r1 add_ge_r1-r1-r2 add_r2-r2-r1_lsr_i bfi_r3-r2_i_i orr_r0-r3_i
eor_r0-r0-r1_ror_i bic_r0-r0_i bfi_r2-r0_i_i mov_r0-r2 bfi_r0-r0_i_i	add_r0-r0-r1_ror_i bfi_r2-r0_i_i mov_r0-r2 bfi_r0-r0_i_i
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r0 add_r2-r1-r1 eor_r2-r1-r2_lsl_i	cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r0 eor_r2-r1-r1_lsl_i
asr_r0-r1_i bfi_r2-r1_i_i sub_r1-r0-r2 sub_r2-r1_i	bfi_r2-r1_i_i rsb_r1-r2-r1_asr_i sub_r2-r1_i
tst_r0-r1 mvn_ne_r1-r2 mov_r2-r1 bfi_r2-r2_i_i add_r0-r2_i	tst_r1-r0 mvn_ne_r1-r2 bfi_r1-r1_i_i add_r0-r1_i
and_r0-r1-r2_lsl_i orr_r3-r0_i bfi_r2-r3_i_i bic_r2-r2_i	bic_r2-r2_i
mov_r0-r1 bic_r0-r2-r0 sub_r0-r2-r0 and_r2-r0-r2	and_r2-r1-r2
asr_r0-r1_i add_r2-r2-r0_asr_i rsb_r0-r2_i sub_r0-r2-r0	add_r2-r2-r1_asr_i rsb_r0-r2_i sub_r0-r2-r0
bic_r0-r1_i cmp_r1_i mov_cc_r2-r0 asr_r2-r2-r2	cmp_r1_i orr_cc_r2-r1_i asr_r2-r2-r2
bfi_r0-r1_i_i bfi_r0-r0_i_i orr_r2-r1-r0_lsr_i asr_r1-r0-r1 bic_r2-r1-r2 add_r0-r2-r2	bfi_r0-r1_i_i orr_r2-r1-r0_lsr_i asr_r1-r0-r1 bic_r0-r1-r2 add_r0-r0-r0
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 and_r0-r2_i	tst_r0-r1 and_ne_r0-r3_i and_cs_r0-r1_i
cmp_r0-r1 and_ls_r2-r3-r2_lsl_i bic_r0-r0-r2 mvn_r2-r0 bfi_r2-r2_i_i	cmp_r0-r1 and_ls_r2-r3-r2_lsl_i unk
tst_r0-r1 sub_ne_r2-r3_i sub_eq_r2-r0-r1 mov_r3-r1 sub_r1-r2-r3_lsl_i eor_r3-r1-r0	sub_r2-r0-r1 tst_r0-r1 sub_ne_r2-r3_i sub_r1-r2-r1_lsl_i eor_r3-r1-r0
cmp_r0-r1 rsb_ls_r2-r0-r1 mov_r3-r2 sub_r2-r3-r0 and_r2-r2-r0	cmp_r0-r1 rsb_ls_r2-r0-r1 sub_r2-r2-r0 and_r2-r2-r0
bfi_r0-r0_i_i mov_r1-r0 bic_r1-r0-r1 sub_r2-r1-r0_ror_i	bfi_r0-r0_i_i bic_r1-r0-r0 sub_r2-r1-r0_ror_i
add_r0-r1-r0_ror_i orr_r2-r2-r0 and_r2-r2-r0 and_r3-r1-r2_asr_i bfi_r2-r3_i_i	add_r2-r1-r0_ror_i and_r3-r1-r2_ror_i bfi_r2-r3_i_i
bfi_r0-r1_i_i orr_r0-r0_i bfi_r2-r0_i_i mvn_r1-r2	bfi_r2-r1_i_i mvn_r1-r2
tst_r0-r1 add_eq_r2-r2-r2_lsl_i bfi_r1-r2_i_i eor_r1-r2-r1 bfi_r1-r1_i_i	tst_r0-r1 add_eq_r2-r2-r2_lsl_i bfi_r1-r2_i_i eor_r1-r2-r1
cmp_r0-r1 mvn_ls_r2-r1 rsb_r1-r0-r2_asr_i mov_r0-r1 mov_r3-r0	cmp_r0-r1 mvn_ls_r2-r1 rsb_r3-r0-r2_asr_i
orr_r0-r1_i eor_r1-r2-r0_asr_i bfi_r2-r0_i_i mov_r3-r1 add_r2-r3-r2_asr_i	eor_r1-r2-r1_asr_i add_r2-r1-r2_asr_i
rsb_r0-r0-r1 orr_r1-r1-r0_lsl_i add_r0-r0-r1 mov_r1-r2 rsb_r1-r1-r0_asr_i rsb_r0-r0-r1	rsb_r0-r0-r1 orr_r1-r1-r0_lsl_i add_r0-r0-r1 rsb_r1-r2-r0_asr_i rsb_r0-r0-r1
cmp_r0-r1 sub_cc_r2-r2-r1_lsl_i eor_r2-r2_i lsl_r3-r0_i eor_r2-r3-r2	cmp_r0-r1 sub_cc_r2-r2-r1_lsl_i eor_r2-r2_i eor_r2-r2-r0_lsl_i
cmp_r0_i mvn_hi_r1-r2 mov_r0-r2 eor_r1-r0-r1_ror_i	cmp_r0_i mvn_hi_r1-r2 eor_r1-r2-r1_ror_i
tst_r0-r1 eor_eq_r1-r2-r0 orr_r3-r1_i mov_r1-r3	tst_r0-r1 eor_eq_r1-r2-r0 orr_r1-r1_i
tst_r0-r1 mov_eq_r0-r2 rsb_r0-r0_i mvn_r1-r0	tst_r0-r1 mov_eq_r0-r2 sub_r1-r0_i
tst_r0-r1 add_ne_r2-r2-r1_asr_i mvn_r1-r2 asr_r2-r1_i orr_r2-r2_i bic_r2-r2_i	tst_r1-r0 add_ne_r2-r2-r1_asr_i mvn_r0-r2_asr_i orr_r1-r0_i bic_r2-r1_i
sub_r0-r0-r1 orr_r2-r0_i bic_r3-r2_i mvn_r2-r3 rsb_r2-r2_i	sub_r0-r0-r1 bic_r3-r0_i add_r2-r3_i
rsb_r0-r0-r1_lsr_i sub_r2-r3-r0_asr_i bic_r2-r2_i add_r1-r0-r2_lsr_i and_r2-r1_i	rsb_r0-r0-r1_lsr_i sub_r2-r3-r0_asr_i add_r1-r0-r2_lsr_i and_r2-r1_i
lsr_r0-r1-r0 bic_r2-r0-r3 bic_r2-r2_i bfi_r0-r2_i_i	lsr_r0-r1-r0 bic_r2-r0-r3 bfi_r0-r2_i_i
bic_r0-r1_i and_r0-r1-r0 bfi_r2-r0_i_i mvn_r0-r2	bic_r0-r2_i mvn_r0-r0
cmp_r0-r1 and_lt_r2-r2-r3 and_ge_r2-r2-r3 and_r3-r2_i eor_r1-r3-r2	bic_r3-r3_i and_r1-r3-r2
add_r0-r1_i ror_r2-r0-r0 asr_r0-r1_i bic_r1-r2-r0 bfi_r3-r1_i_i	add_r0-r1_i ror_r2-r0-r0 bic_r1-r2-r0_lsr_i bfi_r3-r1_i_i
tst_r0-r1 rsb_eq_r0-r0-r1 mvn_eq_r0-r2 mvn_r2-r0 lsl_r3-r1-r2 asr_r0-r3_i	tst_r0-r1 mvn_ne_r2-r0 lsl_r3-r1-r2 asr_r0-r3_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 orr_r0-r1_i bfi_r1-r0_i_i	tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3
bfi_r0-r1_i_i mov_r2-r0 bic_r3-r0-r2 lsl_r2-r3_i lsl_r2-r2_i mov_r3-r2	rsb_r3-r2-r2
cmp_r0-r1 add_ne_r0-r1_i mov_r2-r1 and_r1-r2_i sub_r2-r1-r0_lsl_i	cmp_r1-r0 add_ne_r0-r1_i and_r1-r1_i sub_r2-r1-r0_lsl_i
orr_r0-r1-r2_ror_i orr_r0-r1-r0_lsl_i mvn_r2-r0 bfi_r0-r2_i_i	orr_r0-r1-r2_ror_i orr_r0-r1-r0_lsl_i eor_r0-r0_i
rsb_r0-r1_i mvn_r2-r0 rsb_r3-r0-r2 bic_r2-r3_i	rsb_r0-r1_i mvn_r3-r0_lsl_i bic_r2-r3_i
mvn_r0-r1 rsb_r0-r0_i lsr_r2-r3-r0 eor_r0-r2_i	sub_r0-r1_i lsr_r2-r3-r0 eor_r0-r2_i
rsb_r0-r1_i orr_r2-r3-r0_lsl_i eor_r1-r3-r2 bfi_r2-r1_i_i	rsb_r0-r1_i unk orr_r2-r3-r0_lsl_i
and_r0-r1-r0 rsb_r2-r0-r1_asr_i sub_r0-r2_i rsb_r0-r0_i orr_r1-r0-r2	and_r0-r1-r0 rsb_r2-r0-r1_asr_i rsb_r0-r2_i orr_r1-r0-r2
add_r0-r1-r2 tst_r3-r0 mvn_ne_r3-r0 eor_r1-r3_i mov_r2-r1	add_r0-r1-r2 tst_r3-r0 mvn_ne_r3-r0 eor_r2-r3_i
tst_r0-r1 eor_eq_r1-r0-r2_asr_i mov_eq_r1-r0 sub_r3-r2_i orr_r0-r3_i rsb_r3-r0-r1_ror_i	tst_r0-r1 mov_cs_r1-r0 sub_r3-r2_i orr_r0-r3_i rsb_r3-r0-r1_ror_i
mov_r0-r1 tst_r0_i mvn_eq_r2-r1 bic_r2-r2_i ror_r1-r2_i	tst_r1_i mvn_cs_r2-r1 bic_r2-r2_i ror_r1-r2_i
orr_r0-r1_i orr_r1-r2_i orr_r1-r1-r0 bic_r3-r1-r3	orr_r0-r2_i orr_r1-r1-r0 bic_r3-r1-r3
tst_r0_i mvn_ne_r0-r1 add_r1-r1-r1 add_r1-r0-r1 orr_r0-r1-r0 eor_r2-r2-r0_lsr_i	tst_r0_i mvn_ne_r0-r1 add_r1-r0-r1_lsl_i orr_r0-r1-r0 eor_r2-r2-r0_lsr_i
bic_r0-r1_i mvn_r2-r0 cmp_r0-r3 mov_ge_r0-r2 add_r1-r0_i	bic_r0-r1_i cmp_r0-r3 mvn_ge_r0-r0 add_r1-r0_i
eor_r0-r1-r0 mvn_r1-r0 bfi_r2-r1_i_i rsb_r0-r1-r2_asr_i	eor_r0-r1-r0 mvn_r1-r0 rsb_r0-r1-r2_asr_i
eor_r0-r0-r1 bfi_r0-r0_i_i bic_r0-r0_i asr_r1-r0-r0	eor_r0-r0-r1 bic_r0-r0_i asr_r1-r0-r0
asr_r0-r1_i and_r2-r0-r1_lsr_i bic_r3-r2_i bfi_r3-r3_i_i	asr_r0-r1_i mov_r1-r0_lsl_i and_r3-r0-r1_ror_i
tst_r0_i rsb_eq_r0-r1-r2 bfi_r1-r0_i_i mov_r3-r1 sub_r1-r3-r0	tst_r0_i rsb_eq_r0-r1-r2 bfi_r1-r0_i_i sub_r1-r1-r0
bic_r0-r1-r2 mov_r2-r0 lsl_r0-r0_i add_r3-r0-r0_ror_i bic_r2-r2-r3 bfi_r3-r2_i_i	bic_r1-r1-r2 mov_r2-r1_lsl_i add_r3-r2-r2_lsr_i bfi_r3-r1_i_i
add_r0-r1_i add_r1-r0_i and_r2-r1_i sub_r0-r2-r1_lsl_i	add_r1-r1_i and_r2-r1_i sub_r0-r2-r1_lsl_i
cmp_r0-r1 add_cc_r0-r1_i add_cs_r0-r0_i mov_r2-r0 lsl_r3-r0_i add_r3-r2-r3	cmp_r0-r1 add_cc_r0-r1_i add_cs_r0-r0_i add_r3-r0-r0_lsl_i
mvn_r0-r1 eor_r0-r0-r2 and_r2-r0_i bfi_r2-r2_i_i	mvn_r0-r1 eor_r0-r0-r2 and_r2-r0_i
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 rsb_r2-r0-r1_lsl_i add_r0-r2-r3_lsr_i orr_r2-r0_i	mvn_r1-r2 rsb_r2-r0-r1_lsl_i add_r0-r2-r3_lsr_i orr_r2-r0_i
mov_r0-r1 mvn_r1-r0 lsl_r2-r0_i bfi_r3-r2_i_i and_r0-r3-r1	bic_r0-r3-r1 unk
bic_r0-r1_i bic_r2-r0-r1 and_r2-r2_i add_r0-r2-r0 bic_r2-r2-r0 mvn_r1-r2	unk
eor_r0-r1-r2_lsr_i and_r1-r0_i and_r3-r1-r3 bic_r3-r3_i	eor_r3-r1-r1
and_r0-r1-r2 bic_r1-r3-r2 cmp_r1-r0 and_eq_r1-r1_i lsl_r0-r1-r1	bic_r1-r3-r2 lsl_r0-r1-r1
cmp_r0-r1 sub_hi_r2-r0_i add_r1-r0-r2 orr_r2-r3-r1_lsl_i bic_r0-r1-r2 bfi_r3-r0_i_i	cmp_r0-r1 sub_hi_r2-r0_i add_r1-r0-r2 bic_r0-r1-r3 bfi_r3-r0_i_i
bic_r0-r0_i sub_r1-r2-r0 lsr_r3-r3-r1 rsb_r2-r3-r0_lsr_i sub_r0-r3-r2 mov_r1-r0	bic_r0-r0_i rsb_r2-r0-r2 lsr_r3-r3-r2 rsb_r2-r3-r0_lsr_i sub_r1-r3-r2
rsb_r0-r1-r2 and_r3-r0_i lsr_r0-r3_i bfi_r1-r0_i_i bic_r3-r1_i eor_r2-r3_i	orr_r2-r1_i
tst_r0-r1 eor_ne_r0-r1-r2_lsl_i eor_eq_r0-r1-r2_asr_i asr_r3-r1-r0 mov_r0-r3 and_r1-r0_i	tst_r0-r1 eor_ne_r0-r1-r2_lsl_i eor_eq_r0-r1-r2_asr_i asr_r0-r1-r0 and_r1-r0_i
mvn_r0-r1 rsb_r2-r3-r0 rsb_r3-r2_i mvn_r1-r3 rsb_r0-r1_i bfi_r2-r0_i_i	mvn_r0-r1 rsb_r2-r3-r0 rsb_r0-r2_i bfi_r2-r0_i_i
tst_r0_i rsb_eq_r0-r0_i mov_r1-r0 bfi_r0-r1_i_i mov_r2-r0	tst_r0_i rsb_ge_r0-r0_i mov_r2-r0
mvn_r0-r1 bic_r2-r0_i bfi_r1-r2_i_i bic_r2-r1-r2	bic_r2-r1_i
tst_r0-r1 and_ne_r1-r1-r0 and_eq_r1-r2-r3 tst_r1_i orr_ne_r0-r2-r1 lsr_r1-r0_i rsb_r1-r1-r0	tst_r0-r1 and_ne_r1-r1-r0 and_eq_r1-r2-r3 tst_r1_i orr_ne_r0-r2-r1 sub_r1-r0-r0_lsr_i
lsr_r0-r1_i bfi_r1-r1_i_i cmp_r2_i sub_ne_r0-r3-r0_ror_i rsb_r1-r0-r1_lsl_i	lsr_r0-r1_i cmp_r2_i sub_ne_r0-r3-r0_ror_i rsb_r1-r0-r1_lsl_i
add_r0-r1-r2_asr_i rsb_r2-r0_i mov_r0-r2 and_r3-r0_i bic_r1-r3_i add_r2-r1-r0_asr_i	add_r0-r1-r2_asr_i rsb_r2-r0_i and_r1-r2_i add_r2-r1-r2_asr_i
tst_r0_i mov_ne_r1-r0 bfi_r1-r1_i_i orr_r2-r2-r0_lsl_i orr_r0-r0-r1_asr_i mov_r1-r0 rsb_r1-r2-r1	orr_r2-r2-r0_lsl_i tst_r0_i mov_ne_r1-r0 orr_r0-r0-r1_asr_i rsb_r1-r2-r0
bfi_r0-r0_i_i lsr_r1-r0-r2 lsl_r2-r3-r3 rsb_r0-r2-r1_asr_i lsr_r1-r0_i	lsr_r1-r0-r2 lsl_r2-r3-r3 rsb_r0-r2-r1_asr_i lsr_r1-r0_i
tst_r0-r1 add_ne_r2-r2-r1_asr_i mvn_r0-r3 mov_r1-r0 orr_r0-r1-r2_lsr_i	tst_r0-r1 add_ne_r2-r2-r1_asr_i mvn_r0-r3 orr_r0-r0-r2_lsr_i
mvn_r0-r1 eor_r0-r0_i lsr_r0-r0_i bic_r2-r0_i and_r0-r2-r0	mvn_r0-r1 lsr_r0-r0_i bic_r0-r0_i
add_r0-r1_i bfi_r1-r2_i_i mov_r3-r1 add_r2-r0-r3_lsr_i	add_r0-r1_i bfi_r1-r2_i_i add_r2-r0-r1_lsr_i
tst_r0-r1 and_eq_r0-r2-r1_lsr_i orr_r1-r0-r3 bfi_r1-r1_i_i	tst_r0-r1 and_eq_r0-r2-r1_lsr_i orr_r1-r0-r3
tst_r0-r1 add_eq_r0-r2_i asr_r1-r0_i orr_r2-r1_i bfi_r1-r2_i_i	tst_r0-r1 add_eq_r0-r2_i asr_r1-r0_i orr_r1-r1_i
sub_r0-r0_i rsb_r1-r0-r1 add_r2-r1-r1 and_r1-r1-r2	sub_r0-r0_i rsb_r1-r0-r1 and_r1-r1-r1_lsl_i
bfi_r0-r1_i_i mvn_r1-r0 mov_r2-r1 bic_r0-r2_i	mvn_r1-r0 bic_r0-r1_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r1 add_r0-r0-r2_ror_i bic_r1-r3-r0 add_r3-r1-r0 orr_r2-r2-r3	mov_r2-r0 tst_r0-r1 mov_eq_r2-r1 add_r0-r0-r2_ror_i orr_r3-r3-r0 orr_r2-r2-r3
rsb_r0-r1-r2_lsr_i eor_r1-r0-r1 rsb_r0-r1-r3 and_r3-r0_i bic_r2-r0-r3	rsb_r0-r1-r2_lsr_i eor_r1-r0-r1 rsb_r0-r1-r3 bic_r2-r0_i
bfi_r0-r1_i_i and_r0-r0-r2_lsl_i bic_r3-r0_i lsl_r3-r3_i mvn_r0-r3	and_r0-r0-r2_lsl_i bic_r3-r0_i mvn_r0-r3_lsl_i
asr_r0-r1_i bfi_r0-r0_i_i bic_r1-r0_i mvn_r0-r1	mvn_r0-r1_asr_i bfi_r0-r0_i_i orr_r0-r0_i
ror_r0-r1_i orr_r2-r2-r1 eor_r3-r0-r2_lsr_i mov_r0-r3	ror_r0-r1_i orr_r2-r2-r1 eor_r0-r0-r2_lsr_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 rsb_r2-r1-r3_asr_i	mvn_r1-r2 rsb_r2-r1-r3_asr_i
cmp_r0-r1 add_cc_r1-r1-r2 mvn_r3-r1 rsb_r3-r3_i	cmp_r0-r1 add_cc_r1-r1-r2 add_r3-r1_i
tst_r0_i mvn_ne_r1-r2 add_r2-r1_i mov_r1-r2	tst_r0_i mvn_ne_r1-r2 add_r1-r1_i
eor_r0-r1_i mvn_r2-r1 bic_r1-r1-r3 sub_r0-r1-r0 sub_r2-r0-r2 eor_r3-r3-r2_lsl_i	eor_r0-r1_i unk sub_r0-r1-r0 sub_r2-r0-r2 eor_r3-r3-r2_lsl_i
mov_r0-r1 add_r2-r0_i lsr_r0-r2_i lsl_r3-r0_i	add_r2-r1_i ror_r0-r2_i lsl_r3-r0_i
rsb_r0-r1-r2 cmp_r2-r0 sub_cs_r2-r3_i lsl_r2-r2-r1	cmp_r2-r1 sub_cs_r2-r3_i lsl_r2-r2-r1
cmp_r0_i eor_cc_r1-r2_i eor_cs_r1-r3-r2 eor_r3-r2-r1	cmp_r0_i mov_cc_r3_i
asr_r0-r1-r0 rsb_r1-r2-r0 mvn_r2-r1 bic_r1-r2_i bic_r2-r1_i	asr_r0-r1-r0 rsb_r1-r2-r0 mvn_r2-r1 bic_r2-r2_i
mvn_r0-r1 bic_r2-r3-r0 lsr_r1-r2-r1 ror_r0-r2-r1	and_r2-r1-r3 lsr_r1-r2-r1 ror_r0-r2-r1
tst_r0-r1 sub_ne_r0-r0-r2_lsr_i sub_eq_r0-r1-r3_lsl_i rsb_r1-r3_i bfi_r3-r1_i_i sub_r2-r0-r3_asr_i eor_r3-r2_i	tst_r0-r1 sub_cs_r0-r1-r3_lsl_i sub_ne_r0-r0-r2_lsr_i sub_r2-r0-r3_asr_i eor_r3-r2_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r3 bfi_r3-r1_i_i mov_r2-r3 bic_r1-r2-r3	eor_r1-r2-r2
orr_r0-r1-r2 ror_r0-r0_i mov_r1-r0 mvn_r0-r1 lsl_r0-r0_i asr_r1-r1-r0	orr_r0-r1-r2 ror_r1-r0_i mvn_r0-r1 lsl_r0-r0_i asr_r1-r1-r0
cmp_r0_i mvn_cc_r1-r0 mvn_cs_r1-r0 orr_r0-r1-r2_lsl_i add_r1-r1-r2 rsb_r2-r1-r0_lsr_i eor_r3-r1-r2	mvn_r1-r0 orr_r0-r1-r2_lsl_i add_r1-r1-r2 rsb_r2-r1-r0_lsr_i eor_r3-r1-r2
cmp_r0-r1 eor_ge_r1-r2-r0 bic_r2-r1_i mvn_r0-r2 bic_r0-r2-r0	cmp_r0-r1 eor_ge_r1-r2-r0 bic_r0-r1_i
cmp_r0_i mov_ls_r0-r1 mov_r2-r0 ror_r0-r2-r2 bic_r2-r0_i	cmp_r0_i mov_ls_r0-r1 ror_r0-r0-r0 bic_r2-r0_i
add_r0-r1-r0_lsr_i rsb_r2-r0_i bfi_r0-r2_i_i and_r0-r2-r0 mvn_r3-r0 ror_r0-r3_i	add_r0-r1-r0_lsr_i rsb_r2-r0_i bfi_r0-r2_i_i and_r0-r2-r0 mvn_r0-r0_ror_i
and_r0-r1_i tst_r2_i sub_eq_r2-r0_i lsl_r1-r2-r2	ror_r0-r2_i unk lsl_r1-r2-r2
add_r0-r1-r1 bic_r2-r0-r1 ror_r2-r2_i add_r3-r2-r2_lsl_i	unk mvn_r2-r3_ror_i add_r3-r2-r2_lsl_i
add_r0-r1-r2 ror_r1-r0_i add_r2-r0-r1_asr_i mvn_r3-r2 asr_r1-r3_i	add_r0-r1-r2 ror_r1-r0_i add_r2-r0-r1_asr_i mvn_r1-r2_asr_i
cmp_r0-r1 add_ls_r2-r3-r2_lsr_i bfi_r1-r2_i_i mov_r3-r1 orr_r2-r1-r3 rsb_r1-r2-r3_asr_i	cmp_r0-r1 add_ls_r2-r3-r2_lsr_i bfi_r1-r2_i_i rsb_r1-r1-r1_asr_i
cmp_r0_i add_ls_r1-r1-r2 add_hi_r1-r0-r0 mvn_r0-r1 and_r1-r0-r1_lsr_i mov_r3-r1	cmp_r0_i add_ls_r1-r1-r2 add_hi_r1-r0-r0 mvn_r0-r1 and_r3-r0-r1_lsr_i
bic_r0-r1_i orr_r1-r0_i rsb_r1-r1_i bfi_r1-r1_i_i	bic_r0-r1_i orr_r1-r0_i rsb_r1-r1_i
asr_r0-r1_i orr_r2-r2_i bic_r1-r0_i and_r3-r2-r1	asr_r0-r1_i bic_r1-r0_i and_r3-r2-r1
lsl_r0-r1_i and_r2-r0_i orr_r0-r2-r1_ror_i add_r3-r0_i	mov_r0-r1_ror_i add_r3-r0_i
sub_r0-r1_i mvn_r2-r3 asr_r1-r2_i orr_r1-r1-r0_asr_i	sub_r0-r1_i mvn_r1-r3_asr_i orr_r1-r1-r0_asr_i
bfi_r0-r1_i_i orr_r2-r0_i sub_r3-r2_i bfi_r3-r3_i_i	bfi_r0-r1_i_i orr_r2-r0_i sub_r3-r2_i
rsb_r0-r1-r2_ror_i mov_r3-r0 sub_r2-r3-r0 mvn_r0-r2	mvn_r0_i
orr_r0-r0-r1 add_r2-r3_i sub_r0-r0-r2 sub_r3-r2-r0 add_r0-r2_i lsr_r2-r3-r0	orr_r0-r0-r1 add_r2-r3_i rsb_r3-r0-r2_lsl_i add_r0-r2_i lsr_r2-r3-r0
asr_r0-r1_i eor_r0-r0-r1 tst_r0_i and_ne_r2-r1-r0_lsr_i mvn_r3-r2	eor_r0-r1-r1_asr_i tst_r0_i and_ne_r2-r1-r0_lsr_i mvn_r3-r2
add_r0-r1_i add_r1-r0_i mvn_r2-r3 eor_r0-r1_i sub_r0-r0_i rsb_r1-r2-r0_lsl_i	add_r1-r1_i mvn_r2-r3 eor_r0-r1_i sub_r0-r0_i rsb_r1-r2-r0_lsl_i
ror_r0-r1-r0 bfi_r2-r0_i_i bic_r2-r2_i lsl_r0-r2_i	bic_r2-r2_i lsl_r0-r2_i
asr_r0-r1_i rsb_r2-r3-r1 bic_r3-r2_i and_r2-r0-r3	sub_r3-r1-r3 and_r2-r3-r1_asr_i bic_r2-r2_i
ror_r0-r0-r1 rsb_r0-r1-r0_lsl_i add_r2-r0-r0 eor_r3-r0-r2	ror_r0-r0-r1 rsb_r0-r1-r0_lsl_i eor_r3-r0-r0_lsl_i
tst_r0-r1 sub_ne_r1-r2-r1 bfi_r1-r1_i_i rsb_r2-r1_i mov_r1-r2 lsl_r2-r1_i	tst_r0-r1 sub_ne_r1-r2-r1 bfi_r1-r1_i_i rsb_r2-r1_i lsl_r2-r2_i
bfi_r0-r1_i_i mov_r2-r3 and_r2-r0-r2 and_r3-r2-r0 add_r3-r3-r3_ror_i	bfi_r0-r1_i_i and_r3-r3-r0 add_r3-r3-r3_ror_i
bic_r0-r1-r2 orr_r0-r1-r0 bic_r3-r0-r1 orr_r1-r3_i	mov_r1_i
and_r0-r1-r2_asr_i mvn_r2-r0 asr_r0-r2_i bic_r1-r0_i	and_r0-r1-r2_asr_i mvn_r0-r0_asr_i bic_r1-r0_i
bfi_r0-r0_i_i sub_r1-r0_i mvn_r2-r1 sub_r2-r2-r0 rsb_r3-r2_i	bfi_r0-r0_i_i rsb_r2-r0_i sub_r2-r2-r0 rsb_r3-r2_i
tst_r0-r1 rsb_eq_r2-r2_i sub_eq_r2-r3-r1 bfi_r0-r2_i_i bfi_r3-r0_i_i sub_r0-r0-r3	tst_r0-r1 sub_eq_r2-r3-r1 bfi_r0-r2_i_i bfi_r3-r2_i_i sub_r0-r0-r3
and_r0-r1-r2 mov_r2-r0 eor_r2-r3-r2_asr_i mvn_r3-r2 bic_r0-r3-r2 ror_r2-r2-r0	and_r0-r1-r2 eor_r2-r3-r0_asr_i mvn_r3-r2 ror_r2-r2-r3
bfi_r0-r1_i_i bfi_r1-r0_i_i bic_r2-r1_i sub_r0-r2_i	bfi_r1-r0_i_i bic_r2-r1_i sub_r0-r2_i
bfi_r0-r1_i_i tst_r2_i mvn_eq_r3-r0 and_r3-r3-r2_asr_i bfi_r1-r3_i_i	tst_r2_i mvn_eq_r3-r0 and_r3-r3-r2_asr_i bfi_r1-r3_i_i
cmp_r0_i orr_hi_r1-r1-r2 and_r0-r1_i bic_r0-r1-r0	cmp_r0_i orr_hi_r1-r1-r2 bic_r0-r1_i
bic_r0-r1-r2 bfi_r1-r1_i_i eor_r3-r0-r3_lsl_i bic_r3-r1-r3 sub_r0-r1-r3_lsl_i	eor_r0-r2-r3_lsl_i and_r3-r0-r1 sub_r0-r1-r3_lsl_i
asr_r0-r1-r2 add_r3-r2_i bic_r1-r0-r3 mov_r3-r0 bic_r0-r1-r3	bic_r0-r3-r3
mov_r0-r1 tst_r1-r0 and_ne_r0-r0-r2 sub_r1-r2-r0_asr_i sub_r0-r1-r2_lsr_i	and_r0-r1-r2 sub_r1-r2-r0_asr_i sub_r0-r1-r2_lsr_i
bfi_r0-r1_i_i and_r2-r1_i bic_r0-r0_i eor_r1-r0-r2_lsr_i lsl_r3-r1_i	bic_r0-r0_i bfi_r0-r1_i_i lsl_r3-r0_i
cmp_r0-r1 mvn_eq_r2-r1 ror_r1-r1-r0 cmp_r1_i mov_eq_r0-r2 bic_r1-r0_i	ror_r3-r1-r0 cmp_r3_i mov_eq_r0-r2 bic_r1-r0_i
eor_r0-r1-r0_ror_i bic_r1-r1-r0 orr_r0-r2-r1 ror_r2-r0_i lsl_r2-r2_i bfi_r1-r2_i_i	and_r1-r1-r0_ror_i orr_r0-r2-r1 ror_r2-r0_i lsl_r2-r2_i bfi_r1-r2_i_i
cmp_r0-r1 rsb_lt_r1-r1-r0 orr_r2-r3-r2 mov_r0-r2 add_r3-r1-r0	cmp_r0-r1 orr_r2-r3-r2 rsb_lt_r1-r1-r0 add_r3-r1-r2
bic_r0-r1_i lsl_r1-r0_i eor_r1-r1_i mvn_r2-r1	bic_r0-r1_i mvn_r2_i bic_r2-r2-r0_lsl_i
tst_r0-r1 add_ne_r2-r3-r1_ror_i rsb_r2-r2_i sub_r3-r2_i	tst_r0-r1 add_ne_r2-r3-r1_ror_i rsb_r3-r2_i
cmp_r0-r1 rsb_cs_r2-r1-r0_asr_i bic_r1-r2_i and_r1-r1_i add_r0-r1_i add_r1-r1-r0	cmp_r0-r1 rsb_cs_r2-r1-r0_lsr_i and_r1-r2_i add_r0-r1_i add_r1-r1-r0
bfi_r0-r1_i_i tst_r1-r2 sub_ne_r2-r0_i lsl_r1-r2_i bfi_r2-r1_i_i	bfi_r0-r1_i_i tst_r1-r2 sub_ne_r2-r0_i bic_r2-r2_i
asr_r0-r1_i eor_r2-r3-r0 bfi_r3-r2_i_i mvn_r2-r3 bfi_r3-r2_i_i	rsb_r2-r3-r1_asr_i bfi_r3-r2_i_i eor_r3-r3_i
asr_r0-r1_i eor_r1-r1-r0_lsr_i mvn_r2-r1 rsb_r1-r2_i rsb_r1-r1_i bic_r0-r1_i	asr_r0-r1_i eor_r1-r1-r0_lsr_i mvn_r2-r1 sub_r1-r2_i bic_r0-r1_i
bic_r0-r1-r2 orr_r1-r0_i bic_r2-r0-r1 lsl_r1-r0-r2	bic_r1-r1-r2
mov_r0-r1 sub_r0-r0-r2 cmp_r2-r3 rsb_hi_r3-r3-r0_ror_i lsl_r3-r0-r3	cmp_r2-r3 sub_r0-r1-r2 rsb_hi_r3-r3-r0_asr_i lsl_r3-r0-r3
tst_r0-r1 mvn_eq_r1-r2 and_r0-r1-r0_ror_i mov_r3-r0 mov_r0-r3	tst_r0-r1 mvn_eq_r1-r2 and_r0-r1-r0_ror_i
eor_r0-r1-r2_lsl_i ror_r3-r0-r0 bic_r1-r3_i lsr_r1-r1_i	eor_r0-r1-r2_lsl_i ror_r3-r0-r0 lsr_r1-r3_i
and_r0-r0-r1 bfi_r1-r2_i_i sub_r0-r0-r1 rsb_r2-r0-r1_lsl_i sub_r2-r2-r1	and_r0-r0-r1 bfi_r1-r2_i_i rsb_r2-r0-r1_lsl_i
sub_r0-r1-r2_lsr_i mov_r2-r0 rsb_r3-r2-r1 bfi_r1-r3_i_i sub_r0-r1_i	ror_r3-r2_i bfi_r1-r3_i_i sub_r0-r1_i
tst_r0-r1 and_ne_r2-r1-r3_ror_i add_r2-r2-r0 mov_r3-r2	tst_r1-r0 and_ne_r2-r1-r3_ror_i add_r3-r0-r2
rsb_r0-r0-r1 cmp_r0-r1 mvn_hi_r1-r2 bfi_r2-r1_i_i	cmp_r0-r1 mvn_hi_r1-r2 bfi_r2-r1_i_i
add_r0-r1-r2 eor_r3-r1-r0_asr_i eor_r3-r3_i lsr_r3-r3_i	add_r0-r1-r2 eor_r3-r1-r0_asr_i lsr_r3-r3_i
cmp_r0-r1 mov_hi_r0-r2 bfi_r1-r1_i_i add_r0-r1-r0_ror_i mvn_r2-r0 bfi_r3-r2_i_i	cmp_r0-r1 mov_hi_r0-r2 add_r0-r1-r0_ror_i mvn_r2-r0 bfi_r3-r2_i_i
bfi_r0-r0_i_i tst_r1-r2 sub_eq_r3-r1-r0_asr_i rsb_r2-r3_i	tst_r1-r2 sub_eq_r3-r1-r0_asr_i rsb_r2-r3_i
tst_r0-r1 rsb_ne_r1-r2_i mov_ne_r1-r2 bfi_r1-r1_i_i	tst_r0-r1 mov_ne_r1-r2 bfi_r1-r1_i_i
sub_r0-r1-r2 bfi_r1-r0_i_i bic_r2-r1_i lsr_r3-r2_i and_r3-r3_i mov_r2-r3	asr_r3-r1_i and_r2-r3_i
tst_r0-r1 and_eq_r2-r1-r3_asr_i asr_r3-r1-r2 add_r3-r3-r2_lsl_i bfi_r2-r3_i_i lsr_r1-r2-r1	tst_r0-r1 and_cs_r2-r1-r3_asr_i asr_r3-r1-r2 bfi_r2-r3_i_i lsr_r1-r2-r1
rsb_r0-r1_i add_r1-r1-r0 eor_r2-r3_i bfi_r3-r1_i_i bic_r2-r3-r2	and_r2-r3_i
cmp_r0-r1 rsb_ge_r1-r1_i and_cc_r1-r1-r2 bfi_r3-r0_i_i eor_r0-r3-r1_asr_i mov_r3-r0	bfi_r3-r0_i_i cmp_r0-r1 rsb_ge_r1-r1_i and_cc_r1-r1-r2 eor_r3-r3-r1_asr_i
bfi_r0-r0_i_i sub_r1-r0-r2_ror_i eor_r3-r1-r0_ror_i add_r3-r3_i	sub_r1-r0-r2_ror_i eor_r3-r1-r0_ror_i add_r3-r3_i
bfi_r0-r1_i_i eor_r2-r0_i bic_r2-r2_i and_r1-r2_i lsr_r0-r2_i add_r2-r0-r1	orr_r1-r0_i sub_r2-r0-r1 rsb_r2-r2-r1_lsr_i
sub_r0-r0_i and_r1-r0-r2 orr_r1-r0-r1 eor_r3-r1_i sub_r3-r3-r1_lsr_i bfi_r3-r3_i_i	sub_r0-r0_i eor_r3-r0_i sub_r3-r3-r3_lsr_i bfi_r3-r3_i_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r3 eor_r0-r2-r0 mvn_r3-r0 sub_r1-r3-r2_asr_i	eor_r0-r0-r3 add_r3-r0-r3_asr_i mvn_r1-r3
add_r0-r1_i and_r0-r0-r2 add_r1-r1-r3 bfi_r0-r0_i_i rsb_r1-r1-r0_ror_i	add_r0-r1_i and_r0-r0-r2 add_r1-r1-r3 rsb_r1-r1-r0_ror_i
cmp_r0-r1 and_hi_r2-r2_i sub_r3-r3_i rsb_r1-r3-r2 bfi_r2-r1_i_i	cmp_r0-r1 rsb_r1-r3-r2 and_hi_r2-r2_i bfi_r2-r1_i_i
mvn_r0-r1 mvn_r1-r0 rsb_r2-r2_i eor_r0-r2-r1	rsb_r2-r2_i eor_r0-r2-r1
bfi_r0-r1_i_i tst_r2_i mov_eq_r2-r0 bic_r1-r2_i	tst_r2_i mov_eq_r2-r0 bic_r1-r2_i
sub_r0-r1-r2 add_r3-r0-r0 eor_r0-r0-r3 asr_r3-r0-r0 add_r0-r3-r0_asr_i	sub_r0-r1-r2 eor_r0-r0-r0_lsl_i asr_r3-r0-r0 add_r0-r3-r0_asr_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r3 bic_r2-r1_i mov_r3-r2 bic_r0-r3_i	mov_r1-r2 tst_r0_i mov_cs_r1-r3 bic_r2-r1_i bic_r0-r2_i
cmp_r0-r1 rsb_eq_r0-r1-r2_lsr_i bic_r3-r0-r1 mov_r0-r3	cmp_r0-r1 rsb_eq_r0-r1-r2_lsr_i bic_r0-r0-r1
sub_r0-r1_i and_r2-r0-r1 bfi_r0-r0_i_i and_r2-r2-r0	sub_r0-r1_i and_r2-r1_i and_r1-r0-r1 bic_r2-r1-r2_lsl_i
bfi_r0-r1_i_i mov_r2-r0 bfi_r3-r2_i_i eor_r1-r3_i	bfi_r3-r0_i_i eor_r1-r3_i
bic_r0-r1_i mvn_r2-r0 eor_r0-r2-r1_lsl_i sub_r3-r0_i mvn_r2-r3 mov_r0-r2	bic_r0-r1_i add_r2-r0_i eor_r0-r2-r1_lsl_i
eor_r0-r0-r1_ror_i rsb_r2-r1-r2 bic_r2-r2_i and_r0-r0-r2_asr_i mvn_r2-r0 asr_r2-r2-r2	eor_r0-r0-r1_ror_i rsb_r2-r1-r2 and_r0-r0-r2_asr_i mvn_r2-r0 asr_r2-r2-r2
tst_r0-r1 and_eq_r2-r2-r0_lsl_i bfi_r0-r2_i_i and_r1-r0_i	and_r1-r0_i
eor_r0-r0_i orr_r1-r0_i rsb_r0-r1-r2_lsr_i orr_r1-r2-r0_ror_i	orr_r1-r0_i rsb_r0-r1-r2_lsr_i orr_r1-r2-r0_ror_i
cmp_r0-r1 mvn_cc_r0-r1 mvn_cs_r0-r1 bfi_r1-r0_i_i sub_r2-r1_i and_r2-r2_i	rsb_r2-r1_i and_r2-r2_i
sub_r0-r1_i sub_r1-r1-r0 bic_r2-r1_i bfi_r1-r2_i_i mvn_r0-r2 ror_r0-r1-r0	and_r0-r1_i
lsr_r0-r1-r2 mov_r2-r0 bic_r1-r2_i rsb_r3-r1_i orr_r0-r0-r3	lsr_r0-r1-r2 bic_r1-r0_i rsb_r3-r1_i orr_r0-r0-r3
cmp_r0-r1 mov_eq_r1-r0 lsl_r2-r1_i add_r2-r2-r2 mvn_r1-r2	mvn_r1-r1_lsl_i
and_r0-r1_i mov_r2-r0 orr_r2-r2_i bfi_r2-r2_i_i ror_r1-r2-r2	mov_r1_i
sub_r0-r1-r2 bfi_r1-r0_i_i and_r3-r1-r0_asr_i mov_r2-r3	sub_r0-r1-r2 bfi_r1-r0_i_i and_r2-r1-r0_asr_i
add_r0-r1-r2_lsl_i orr_r2-r3_i sub_r1-r0-r1 and_r0-r1-r2	and_r0-r3-r2_lsl_i
and_r0-r1-r0 orr_r2-r0-r1 mov_r0-r2 add_r3-r2-r0	add_r3-r1-r1
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r3 eor_r2-r1-r3 bfi_r2-r2_i_i	tst_r0-r1 eor_ne_r2-r2-r3 rsb_ls_r2-r1-r1 bfi_r2-r2_i_i
bfi_r0-r1_i_i bic_r1-r2-r0 bfi_r1-r1_i_i add_r2-r1_i bfi_r2-r2_i_i bfi_r0-r2_i_i	bfi_r0-r1_i_i bic_r2-r2-r0 bfi_r0-r2_i_i
cmp_r0-r1 add_eq_r2-r0_i bfi_r0-r2_i_i asr_r2-r0_i bfi_r2-r2_i_i bic_r0-r2_i	asr_r2-r0_i bfi_r2-r2_i_i bic_r0-r2_i
tst_r0-r1 sub_eq_r1-r2-r1 and_r1-r1_i rsb_r0-r3-r1_lsl_i sub_r2-r0_i rsb_r3-r2_i	tst_r0-r1 sub_eq_r1-r2-r1 and_r1-r1_i rsb_r0-r3-r1_lsl_i rsb_r3-r0_i
orr_r0-r0_i sub_r1-r0-r1_lsl_i mov_r2-r1 lsr_r0-r3-r2	orr_r0-r0_i lsr_r0-r3-r0
tst_r0_i sub_eq_r1-r2-r0_lsl_i rsb_r1-r2-r1 mov_r3-r1 bic_r0-r3_i bfi_r3-r0_i_i	tst_r0_i sub_ls_r1-r2-r0_lsl_i rsb_r3-r2-r1_ror_i
asr_r0-r1-r1 rsb_r2-r0-r3 bic_r2-r2_i and_r0-r2_i mov_r2-r0	eor_r2-r1-r1
sub_r0-r0-r1_ror_i ror_r2-r1-r0 bfi_r3-r2_i_i bfi_r3-r3_i_i	sub_r0-r0-r1_ror_i ror_r2-r1-r0 bfi_r3-r2_i_i
bfi_r0-r1_i_i lsl_r0-r0-r2 bic_r2-r0_i bic_r0-r0-r2	bfi_r0-r1_i_i lsl_r0-r0-r2 and_r0-r0_i
cmp_r0-r1 sub_ne_r2-r3-r2 sub_eq_r2-r2-r0_ror_i rsb_r3-r2-r3 mov_r2-r3 sub_r2-r2-r0_asr_i rsb_r0-r2_i	cmp_r0-r1 sub_ne_r2-r3-r2 sub_eq_r2-r2-r0_ror_i rsb_r2-r2-r3 sub_r2-r2-r0_asr_i rsb_r0-r2_i
tst_r0-r1 orr_eq_r0-r2-r3 eor_r1-r3-r0 bic_r0-r1-r0 mvn_r1-r0	tst_r1-r0 and_ls_r3-r0-r2_lsl_i unk
bfi_r0-r1_i_i ror_r2-r0-r1 bfi_r3-r3_i_i asr_r1-r3-r3 rsb_r2-r2_i eor_r3-r1-r2_asr_i	bfi_r0-r1_i_i ror_r2-r0-r1 asr_r1-r3-r3 rsb_r2-r2_i eor_r3-r1-r2_asr_i
cmp_r0-r1 mvn_ge_r2-r1 bic_r3-r2_i bfi_r1-r3_i_i	unk
mvn_r0-r1 bfi_r2-r2_i_i orr_r2-r1-r2_lsr_i sub_r3-r0-r2	unk sub_r3-r3-r1_lsl_i
tst_r0_i add_eq_r1-r2-r1_ror_i bfi_r1-r1_i_i	tst_r0_i add_eq_r1-r2-r1_ror_i
orr_r0-r1-r0 bfi_r2-r0_i_i bfi_r1-r2_i_i sub_r1-r1-r2	bfi_r1-r2_i_i sub_r1-r1-r2
bic_r0-r1-r0 mvn_r2-r3 and_r0-r0-r2_asr_i add_r1-r0_i	bic_r0-r1-r0 bic_r0-r0-r3_asr_i add_r1-r0_i
and_r0-r1-r2 sub_r1-r1-r0_ror_i bic_r2-r1_i orr_r0-r1-r2 bfi_r2-r0_i_i	and_r0-r1-r2 sub_r2-r1-r0_ror_i
bic_r0-r1-r2 sub_r3-r0_i sub_r2-r3_i mvn_r0-r2 orr_r3-r2-r0_lsr_i ror_r2-r3_i	bic_r0-r1-r2 sub_r2-r0_i mvn_r0-r2 orr_r3-r2-r0_lsr_i ror_r2-r3_i
bfi_r0-r1_i_i rsb_r0-r0-r2 add_r2-r0-r2 orr_r0-r2_i and_r1-r2-r0 bfi_r3-r1_i_i	bfi_r3-r0_i_i
cmp_r0-r1 rsb_lt_r2-r1-r0_ror_i rsb_ge_r2-r2_i eor_r0-r2_i and_r1-r2-r0 bfi_r2-r1_i_i	cmp_r0-r1 rsb_ge_r2-r2_i rsb_lt_r2-r1-r0_ror_i bic_r0-r2_i bfi_r2-r0_i_i
add_r0-r1-r0_lsl_i bfi_r1-r0_i_i rsb_r1-r0-r1 ror_r2-r3_i bic_r3-r2-r1	add_r0-r1-r0_lsl_i rsb_r1-r0-r1 ror_r2-r3_i bic_r3-r2-r1
tst_r0-r1 mvn_ne_r0-r1 mov_r2-r1 mov_r1-r0 rsb_r1-r1-r2_lsl_i	tst_r0-r1 mvn_ne_r0-r1 rsb_r1-r0-r1_lsl_i
ror_r0-r0-r1 ror_r2-r0_i eor_r0-r2_i mov_r1-r0 sub_r2-r1_i	ror_r0-r0-r1 ror_r2-r0_i eor_r0-r2_i sub_r2-r0_i
cmp_r0-r1 rsb_cc_r0-r2_i orr_r1-r0-r2_lsl_i bfi_r1-r1_i_i eor_r1-r1-r3 bic_r1-r1-r3	cmp_r0-r1 rsb_cc_r0-r2_i orr_r1-r0-r2_lsl_i bfi_r1-r1_i_i bic_r1-r1-r3
eor_r0-r1-r0 eor_r1-r2-r0_asr_i bic_r0-r2-r1 mvn_r2-r0	eor_r0-r1-r0 eor_r1-r2-r0_asr_i unk
cmp_r0-r1 orr_ne_r1-r2-r3_lsr_i orr_eq_r1-r2-r0 bfi_r1-r1_i_i sub_r1-r1_i	cmp_r0-r1 orr_ne_r1-r2-r3_lsr_i orr_eq_r1-r2-r0 sub_r1-r1_i
tst_r0-r1 mvn_ne_r2-r3 lsr_r1-r2-r3 mvn_r0-r1 mov_r3-r0	tst_r0-r1 mvn_ne_r2-r3 lsr_r1-r2-r3 mvn_r3-r1
add_r0-r1_i orr_r0-r2-r0_ror_i and_r2-r0_i add_r1-r0-r0 bic_r1-r2-r1 bic_r0-r1_i	add_r0-r1_i orr_r0-r2-r0_ror_i and_r2-r0_i bic_r1-r2-r0_ror_i bic_r0-r1_i
add_r0-r0_i bfi_r1-r0_i_i bic_r1-r2-r1 orr_r0-r1_i mov_r1-r0	add_r0-r0_i bfi_r1-r0_i_i bic_r1-r2-r1 orr_r1-r1_i
tst_r0-r1 sub_ne_r2-r2-r3 eor_ne_r2-r0-r3 lsl_r1-r3-r3 and_r2-r2-r1	tst_r0-r1 eor_ne_r2-r0-r3 lsl_r1-r3-r3 and_r2-r2-r1
sub_r0-r1_i add_r0-r0_i orr_r2-r2-r0 bic_r1-r0_i eor_r2-r1-r2_lsl_i eor_r0-r2-r1_lsr_i	sub_r0-r1_i orr_r2-r2-r0 bic_r1-r0_i eor_r2-r1-r2_lsl_i eor_r0-r2-r1_lsr_i
tst_r0-r1 orr_ne_r1-r0-r1 mvn_r2-r0 eor_r1-r1-r2	tst_r0-r1 unk sub_ge_r1-r1-r0
tst_r0_i rsb_eq_r1-r1-r2_lsr_i rsb_ne_r1-r3-r1_ror_i bic_r1-r3-r1 mov_r0-r1 add_r2-r0_i	tst_r0_i rsb_ge_r1-r1-r2_lsr_i rsb_ne_r1-r3-r1_ror_i bic_r1-r3-r1 add_r2-r1_i
tst_r0-r1 mov_ne_r2-r1 bic_r2-r2_i mov_r0-r2	tst_r0-r1 mov_ne_r2-r1 bic_r0-r2_i
bic_r0-r1_i add_r0-r2-r0_lsl_i mvn_r3-r0 add_r3-r3_i	bic_r0-r1_i add_r0-r2-r0_lsl_i rsb_r3-r0_i
mov_r0-r1 mov_r1-r2 bic_r0-r0-r1 rsb_r3-r0-r2 bfi_r3-r3_i_i mvn_r1-r3	bic_r0-r1-r2 rsb_r3-r0-r2 bfi_r3-r3_i_i mvn_r1-r3
cmp_r0-r1 sub_lt_r0-r1-r2 lsr_r2-r3-r0 ror_r0-r2-r2 and_r3-r0_i and_r0-r3_i	cmp_r0-r1 sub_lt_r0-r1-r2 lsr_r2-r3-r0 ror_r0-r2-r2 and_r0-r0_i
tst_r0-r1 add_ne_r1-r2-r2 orr_ne_r1-r3-r1 eor_r1-r1-r0	tst_r0-r1 orr_ne_r1-r3-r2_lsl_i eor_r1-r1-r0
sub_r0-r1-r0 ror_r0-r0_i mvn_r1-r0 bfi_r0-r1_i_i lsr_r2-r0_i	sub_r0-r1-r0 ror_r0-r0_i lsr_r2-r0_i
mov_r0-r1 bic_r2-r0_i bic_r3-r2_i orr_r2-r2-r3 mov_r3-r2 bic_r0-r3_i	bic_r0-r1_i
rsb_r0-r1_i cmp_r2-r1 sub_cs_r0-r0_i add_r1-r0_i rsb_r2-r1_i	rsb_r0-r1_i cmp_r2-r1 sub_cs_r0-r0_i rsb_r2-r0_i
cmp_r0-r1 mvn_lt_r0-r1 eor_r2-r1_i bic_r0-r0_i bfi_r2-r2_i_i add_r2-r2-r0_lsl_i	cmp_r0-r1 mvn_lt_r0-r1 bic_r0-r0_i eor_r2-r1_i add_r2-r2-r0_lsl_i
tst_r0_i mvn_ne_r1-r2 lsr_r3-r1_i add_r0-r3-r1 lsl_r0-r0_i	tst_r0_i mvn_ne_r1-r2 add_r0-r1-r1_ror_i lsl_r0-r0_i
eor_r0-r1-r2 ror_r3-r0-r3 bic_r1-r3-r0 bfi_r3-r1_i_i orr_r3-r3_i	eor_r0-r1-r2 ror_r3-r0-r3 orr_r3-r3_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 add_r1-r2-r2 asr_r3-r1_i and_r2-r3_i eor_r0-r3-r2_lsr_i sub_r2-r0-r3	sub_r2-r0-r0
eor_r0-r1-r2 bic_r1-r0_i bfi_r0-r1_i_i and_r2-r0-r3_ror_i	eor_r0-r1-r2 bic_r0-r0_i and_r2-r0-r3_ror_i
ror_r0-r1-r2 rsb_r3-r0-r3_lsl_i ror_r0-r3-r0 mov_r3-r0 asr_r2-r3-r3 mov_r1-r2	ror_r0-r1-r2 rsb_r3-r0-r3_lsl_i ror_r0-r3-r0 asr_r1-r0-r0
bfi_r0-r0_i_i bfi_r1-r0_i_i mvn_r2-r0 lsl_r3-r1_i add_r3-r2-r3_ror_i	bfi_r1-r0_i_i mvn_r2-r0 lsl_r3-r1_i add_r3-r2-r3_ror_i
mov_r0-r1 rsb_r2-r3-r0 eor_r3-r2-r0 add_r2-r3-r3	rsb_r2-r3-r1 eor_r3-r2-r1 add_r2-r3-r3
lsr_r0-r1_i mvn_r1-r0 tst_r1-r0 add_ne_r1-r1-r2_asr_i ror_r3-r1-r0	lsr_r0-r1_i mvn_r1-r0 ror_r3-r1-r0
mov_r0-r1 eor_r2-r1-r2 bic_r3-r0-r2 mvn_r2-r3	and_r3-r1-r2 mvn_r2-r3
cmp_r0-r1 mov_ls_r2-r1 mov_hi_r2-r0 and_r2-r2-r1_asr_i	cmp_r0-r1 and_r2-r1-r1_asr_i and_hi_r2-r0-r1_asr_i
tst_r0-r1 eor_ne_r0-r2_i eor_eq_r0-r2_i asr_r1-r0_i and_r2-r1_i	mov_r1-r2_asr_i and_r2-r1_i
ror_r0-r1_i bfi_r0-r0_i_i lsr_r2-r0-r1 lsl_r1-r2_i and_r0-r1_i	and_r0-r1_i
eor_r0-r1-r2 bfi_r0-r0_i_i add_r0-r0_i orr_r2-r0_i	eor_r0-r1-r2 add_r0-r0_i orr_r2-r0_i
mov_r0-r1 add_r2-r3-r0_ror_i eor_r1-r2-r1 bic_r0-r1_i	add_r2-r3-r1_ror_i eor_r1-r2-r1 bic_r0-r1_i
ror_r0-r1_i add_r1-r2-r0 and_r3-r1_i bic_r0-r3_i	and_r0-r3_i
tst_r0-r1 mvn_ne_r1-r2 tst_r1-r2 orr_ne_r2-r1-r0_ror_i rsb_r3-r2_i mvn_r0-r3	tst_r0-r1 mvn_ne_r1-r2 tst_r1-r2 orr_ne_r2-r1-r0_ror_i sub_r0-r2_i
lsl_r0-r1_i ror_r1-r1-r0 mov_r0-r1 mov_r1-r0 bic_r2-r0-r1	bic_r2-r0-r0
ror_r0-r0-r0 lsl_r1-r0_i bfi_r1-r1_i_i orr_r2-r1_i	ror_r0-r0-r0 lsl_r1-r0_i orr_r2-r1_i
bic_r0-r1_i bfi_r2-r1_i_i bic_r2-r3-r2 orr_r0-r0-r2	bic_r0-r1_i ror_r2-r2_i bic_r2-r3-r2_lsl_i orr_r0-r0-r2
mov_r0-r1 add_r0-r2-r0 bfi_r0-r0_i_i sub_r2-r0_i bic_r3-r2_i	add_r0-r2-r1 bfi_r0-r0_i_i sub_r2-r0_i bic_r3-r2_i
add_r0-r1-r2 eor_r2-r2-r0_ror_i mvn_r0-r2 mvn_r1-r0 lsr_r2-r0-r1	add_r0-r1-r2 eor_r2-r2-r0_ror_i mvn_r0-r2 lsr_r2-r0-r2
rsb_r0-r0_i asr_r1-r0_i sub_r2-r2-r1 and_r1-r2_i	rsb_r0-r0_i sub_r2-r2-r0_asr_i and_r1-r2_i
tst_r0-r1 mvn_eq_r2-r3 mvn_r3-r2 add_r1-r3-r3_lsr_i eor_r3-r1_i mov_r1-r3	tst_r0-r1 mvn_ne_r3-r2 add_r1-r3-r3_lsr_i eor_r1-r1_i
tst_r0-r1 eor_ne_r0-r0-r2 mvn_ne_r0-r1 lsr_r2-r1_i eor_r2-r0-r2	tst_r0-r1 lsr_r2-r1_i mvn_ne_r0-r1 eor_r2-r0-r2
add_r0-r1-r2 mov_r3-r0 lsr_r1-r3-r1 add_r2-r2-r1	add_r0-r1-r2 lsr_r1-r0-r1 add_r2-r2-r1
bfi_r0-r0_i_i rsb_r1-r0_i add_r2-r3-r3 mvn_r0-r1 rsb_r3-r2_i bic_r1-r3-r0	bfi_r0-r0_i_i add_r2-r3-r3 rsb_r1-r0_i rsb_r2-r2_i and_r1-r2-r1
eor_r0-r1_i and_r0-r0-r2 mov_r3-r0 bfi_r0-r3_i_i	eor_r0-r1_i and_r0-r0-r2 bfi_r0-r0_i_i
mvn_r0-r1 mvn_r2-r0 bic_r0-r1-r2 add_r2-r0-r0	eor_r2-r0-r0
tst_r0-r1 mov_eq_r1-r2 bfi_r1-r1_i_i sub_r1-r1_i sub_r1-r1_i	tst_r0-r1 mov_eq_r1-r2 bfi_r1-r1_i_i sub_r1-r1_i
asr_r0-r0_i sub_r1-r2-r0 mvn_r2-r1 mvn_r3-r2	sub_r3-r2-r0_asr_i
and_r0-r0_i sub_r1-r0_i mov_r0-r1 bic_r2-r3-r0 rsb_r3-r0-r2 sub_r2-r2-r3_lsl_i	and_r0-r0_i sub_r1-r0_i bic_r2-r3-r1 rsb_r3-r1-r2 sub_r2-r2-r3_lsl_i
mvn_r0-r1 sub_r1-r2_i lsl_r1-r1_i ror_r2-r0-r3 asr_r2-r2-r1 sub_r3-r2_i	mvn_r0-r1 ror_r2-r0-r3 sub_r3-r2_i
orr_r0-r1-r2_asr_i bfi_r1-r0_i_i bic_r0-r1_i bfi_r3-r0_i_i	unk
bfi_r0-r1_i_i mvn_r1-r0 add_r1-r1_i bfi_r2-r1_i_i	mvn_r1-r0 bfi_r2-r1_i_i
cmp_r0_i mov_cc_r1-r0 mov_cs_r1-r2 rsb_r1-r0-r1 sub_r1-r1-r0 rsb_r2-r2_i add_r0-r0-r1 eor_r0-r2-r0	cmp_r0_i sub_r1-r2-r0 and_cc_r1-r2_i rsb_r0-r2_i eor_r0-r1-r0 sub_r2-r0-r1_lsr_i
mov_r0-r1 bfi_r1-r0_i_i orr_r1-r0-r1_asr_i bfi_r1-r1_i_i	orr_r1-r1-r1_asr_i bfi_r1-r1_i_i
orr_r0-r1-r0 orr_r2-r0-r3 eor_r2-r2-r0 mov_r3-r2	orr_r1-r1-r0 bic_r3-r3-r1
rsb_r0-r1_i mvn_r2-r1 cmp_r0-r2 mov_eq_r2-r0 bfi_r1-r2_i_i	mvn_r2-r1 bfi_r1-r2_i_i
mov_r0-r1 bic_r2-r1_i orr_r2-r2-r1 ror_r2-r0-r2 bfi_r0-r2_i_i and_r3-r0-r2_lsr_i	ror_r3-r1-r1 bfi_r1-r3_i_i and_r3-r1-r3_lsr_i
eor_r0-r1-r2 lsr_r3-r0-r3 add_r2-r1-r3_lsr_i bfi_r1-r2_i_i bfi_r0-r1_i_i bfi_r0-r0_i_i	eor_r0-r1-r2 bfi_r0-r1_i_i bfi_r0-r0_i_i
ror_r0-r0_i sub_r1-r1_i and_r1-r1-r0 orr_r0-r1_i mov_r1-r0 bfi_r1-r1_i_i	ror_r0-r0_i sub_r1-r1_i and_r2-r0-r1 orr_r1-r2_i
sub_r0-r0_i and_r0-r0-r1 lsr_r1-r2_i add_r3-r0-r1 bfi_r0-r3_i_i	sub_r0-r0_i and_r0-r0-r1 add_r3-r0-r2_lsr_i bfi_r0-r3_i_i
cmp_r0-r1 add_eq_r1-r1_i mov_cs_r1-r2 and_r0-r1-r0	cmp_r0-r1 mov_cs_r1-r2 and_r0-r1-r0
bic_r0-r1_i orr_r1-r1-r0 eor_r1-r2-r1 bic_r0-r1-r0	bic_r0-r1_i eor_r1-r2-r1 bic_r0-r1-r0
rsb_r0-r1-r2_ror_i bfi_r1-r0_i_i mov_r2-r1 orr_r0-r1-r2 bic_r3-r0_i	rsb_r0-r1-r2_lsr_i bfi_r1-r0_i_i bic_r3-r1_i
tst_r0-r1 sub_ne_r2-r0_i sub_eq_r2-r3-r1 sub_r0-r2-r1 mvn_r3-r0 rsb_r2-r0-r3	tst_r0-r1 sub_ne_r2-r0_i sub_eq_r2-r3-r1 sub_r0-r2-r1 mvn_r2-r0_lsl_i
cmp_r0-r1 mov_cc_r2-r1 mov_cs_r2-r3 and_r0-r0-r2 rsb_r2-r0_i rsb_r2-r2_i rsb_r2-r2_i ror_r1-r3-r2	cmp_r0-r1 mov_cs_r2-r3 mov_cc_r2-r1 and_r0-r0-r2 rsb_r2-r0_i ror_r1-r3-r2
cmp_r0-r1 add_eq_r2-r2_i mvn_ge_r2-r0 eor_r2-r0-r2	cmp_r0-r1 mvn_ge_r2-r0 eor_r2-r0-r2
cmp_r0-r1 mvn_cc_r0-r1 mvn_cs_r0-r2 bic_r2-r0_i bfi_r0-r2_i_i	cmp_r0-r1 mvn_cc_r0-r1 mvn_cs_r0-r2 unk
rsb_r0-r0-r1 ror_r1-r0_i sub_r1-r1_i bfi_r2-r1_i_i bic_r1-r2_i	rsb_r0-r0-r1 ror_r1-r0_i bfi_r2-r1_i_i bic_r1-r2_i
lsr_r0-r1-r2 sub_r2-r3-r0_lsl_i sub_r3-r3-r2 orr_r3-r2-r3_ror_i bfi_r0-r3_i_i	lsr_r0-r1-r2 sub_r2-r3-r0_lsl_i orr_r3-r2-r0_ror_i bfi_r0-r3_i_i
cmp_r0-r1 mov_hi_r2-r3 rsb_r1-r3-r2 mov_r0-r1 bic_r0-r0-r2 orr_r0-r0_i	cmp_r0-r1 mov_hi_r2-r3 rsb_r1-r3-r2 bic_r0-r1-r2 orr_r0-r0_i
bfi_r0-r1_i_i eor_r0-r1-r0 bic_r2-r2-r1 bfi_r0-r0_i_i and_r0-r2-r0_asr_i	bic_r2-r2-r1 eor_r0-r1-r0 and_r0-r2-r0_asr_i
tst_r0-r1 eor_ne_r2-r3-r2 bic_r0-r3-r2 eor_r3-r2-r3_ror_i bic_r0-r0-r3	tst_r0-r1 eor_ne_r2-r3-r2 bic_r0-r3-r2 bic_r0-r0-r3_ror_i
orr_r0-r1-r0_asr_i bic_r1-r1-r0 bic_r1-r1_i bfi_r2-r1_i_i bfi_r3-r2_i_i	and_r2-r2_i bfi_r3-r2_i_i
cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r3 add_r1-r1-r2 rsb_r3-r1-r2	rsb_r3-r1_i
tst_r0-r1 orr_ne_r2-r1-r3_ror_i eor_eq_r2-r3-r1_lsr_i bfi_r3-r2_i_i add_r0-r3-r3 add_r1-r0-r0	tst_r0-r1 orr_ne_r2-r1-r3_ror_i eor_eq_r2-r3-r1_lsr_i bfi_r3-r2_i_i lsl_r1-r3_i
rsb_r0-r1-r0_lsl_i mov_r2-r0 sub_r0-r3-r2_ror_i add_r3-r0_i	rsb_r0-r1-r0_lsl_i sub_r0-r3-r0_ror_i add_r3-r0_i
orr_r0-r1_i add_r1-r0_i lsr_r1-r1_i mvn_r2-r1	orr_r0-r1_i add_r1-r0_i mvn_r2-r1
mvn_r0-r1 bic_r0-r1-r0 add_r2-r0_i bic_r2-r2_i and_r2-r2-r0_lsr_i lsr_r1-r2_i	add_r2-r1_i and_r1-r2-r2_lsr_i mov_r1-r1_lsr_i bic_r1-r1_i
cmp_r0-r1 mov_ne_r2-r1 mov_eq_r2-r3 ror_r3-r1_i and_r3-r2-r3	cmp_r0-r1 mov_ne_r2-r1 mov_eq_r2-r3 and_r3-r2-r1_ror_i
sub_r0-r1-r0_ror_i bfi_r0-r0_i_i mov_r1-r0 bic_r0-r0-r1	mov_r0_i
bic_r0-r0_i bic_r1-r0-r1 eor_r0-r1-r0 sub_r2-r0_i	bic_r1-r1_i and_r0-r1-r0 sub_r2-r0_i
rsb_r0-r1_i mov_r2-r0 bfi_r0-r2_i_i lsl_r2-r0_i	rsb_r0-r1_i bfi_r0-r0_i_i lsl_r2-r0_i
rsb_r0-r1_i mov_r1-r0 orr_r2-r1_i eor_r1-r2-r1_lsr_i rsb_r1-r1-r2_asr_i	rsb_r0-r1_i orr_r2-r0_i eor_r1-r2-r0_lsr_i rsb_r1-r1-r2_asr_i
bic_r0-r1-r0 bic_r2-r1-r0 mvn_r1-r2 add_r3-r2-r2_asr_i lsr_r0-r3_i rsb_r1-r0-r1	and_r2-r0-r1 mvn_r1-r2 add_r3-r2-r2_asr_i sub_r1-r1-r3_lsr_i
mvn_r0-r1 orr_r2-r1_i rsb_r2-r0-r2_asr_i mov_r0-r1 add_r1-r0-r2_ror_i add_r2-r1-r1	mvn_r0-r1 sub_r2-r1-r0_asr_i add_r1-r1-r2_ror_i add_r2-r1-r1
ror_r0-r0-r0 bic_r1-r2-r0 bic_r2-r1-r2 rsb_r3-r0-r2 ror_r1-r2-r2 eor_r3-r1-r3	ror_r2-r0-r0 sub_r3-r2-r2_lsl_i
sub_r0-r1_i add_r2-r3_i rsb_r1-r0-r2 bfi_r3-r1_i_i bic_r1-r3_i mov_r0-r1	sub_r1-r1-r3 bfi_r3-r1_i_i bic_r0-r3_i
cmp_r0-r1 rsb_cc_r0-r2-r3 rsb_cs_r0-r0-r2 mov_r2-r0 rsb_r1-r2_i	cmp_r0-r1 rsb_cc_r0-r2-r3 rsb_cs_r0-r0-r2 rsb_r1-r0_i
bic_r0-r1-r0 eor_r0-r2-r0_lsr_i bic_r0-r0-r2 mvn_r1-r0	bic_r0-r1-r0 unk
tst_r0-r1 add_ne_r1-r0_i add_eq_r1-r2-r1_asr_i eor_r3-r1_i mov_r1-r3 sub_r3-r1_i asr_r2-r3-r3	tst_r0-r1 add_ne_r1-r0_i add_eq_r1-r2-r1_asr_i eor_r3-r1_i sub_r3-r3_i asr_r2-r3-r3
add_r0-r1-r2 bic_r3-r1_i mov_r1-r3 orr_r1-r0-r1_asr_i	add_r0-r1-r2 bic_r3-r1_i orr_r1-r0-r3_asr_i
eor_r0-r1_i lsl_r2-r0_i mov_r3-r2 sub_r2-r3_i	eor_r0-r1_i lsl_r2-r0_i sub_r2-r2_i
tst_r0_i mov_ne_r1-r2 eor_r2-r1-r2 bic_r3-r2_i bfi_r3-r3_i_i	tst_r0_i mov_ne_r1-r2 eor_r2-r1-r2 bic_r3-r2_i
cmp_r0_i mov_ge_r1-r2 sub_r0-r3-r1_ror_i mov_r2-r0 lsr_r2-r2_i	cmp_r0_i mov_ge_r1-r2 sub_r0-r3-r1_ror_i lsr_r2-r0_i
bfi_r0-r0_i_i bfi_r1-r1_i_i mov_r2-r1 add_r0-r2-r0	bfi_r1-r1_i_i add_r0-r1-r0
tst_r0-r1 sub_ne_r2-r1-r0 eor_ne_r2-r3-r0_ror_i bic_r0-r2-r1	tst_r0-r1 eor_ne_r2-r3-r0_ror_i bic_r0-r2-r1
add_r0-r1-r1_lsr_i sub_r1-r2-r0_lsl_i rsb_r2-r1_i mvn_r1-r3 eor_r1-r2-r1 mvn_r2-r1	add_r0-r1-r1_lsr_i sub_r1-r2-r0_lsl_i rsb_r2-r1_i eor_r2-r2-r3
and_r0-r1-r2_lsl_i mov_r1-r0 tst_r1_i rsb_ne_r1-r1_i bic_r1-r1_i	and_r1-r1-r2_lsl_i
mvn_r0-r1 asr_r2-r3-r2 bfi_r3-r0_i_i eor_r2-r2-r3 mov_r0-r2 rsb_r2-r2-r0_asr_i	asr_r2-r3-r2 mvn_r0-r1 bfi_r3-r0_i_i eor_r2-r2-r3 rsb_r2-r2-r2_lsr_i
cmp_r0_i and_ne_r1-r2_i bfi_r0-r1_i_i lsr_r3-r0_i	lsr_r3-r0_i
mov_r0-r1 lsr_r0-r0-r2 orr_r2-r2_i add_r3-r2-r0_lsr_i	lsr_r0-r1-r2 orr_r2-r2_i add_r3-r2-r0_lsr_i
orr_r0-r1-r2 sub_r2-r2-r0_lsr_i lsl_r0-r2-r0 and_r0-r1-r0 bfi_r3-r0_i_i eor_r3-r3_i	eor_r3-r3_i bic_r3-r3_i
and_r0-r1-r2 rsb_r2-r0_i mvn_r0-r2 sub_r1-r0-r2	and_r0-r2-r1 rsb_r2-r0_i mvn_r1-r2_lsl_i
tst_r0-r1 orr_ne_r0-r2_i orr_eq_r0-r1-r0 lsl_r3-r3_i mvn_r1-r3 eor_r3-r1-r0_ror_i	tst_r0-r1 orr_ne_r0-r2_i orr_eq_r0-r1-r0 mvn_r1-r3_lsl_i eor_r3-r1-r0_ror_i
sub_r0-r1-r2 add_r2-r2-r0 bic_r0-r3-r2 sub_r0-r0-r1	bic_r0-r3-r1 sub_r0-r0-r1
and_r0-r1_i add_r2-r0-r1 tst_r1_i orr_eq_r3-r1-r2 mov_r0-r3	tst_r1_i orr_ge_r3-r1-r1 mov_r0-r3
cmp_r0_i sub_ls_r1-r1-r2_asr_i sub_hi_r1-r2-r1 bic_r1-r2-r1 lsl_r0-r1_i rsb_r0-r0-r2	cmp_r0_i sub_ls_r1-r1-r2_asr_i sub_hi_r1-r2-r1 bic_r1-r2-r1 sub_r0-r2-r1_lsl_i
ror_r0-r1_i mvn_r2-r0 mvn_r3-r2 mov_r0-r3	ror_r0-r1_i
cmp_r0-r1 orr_ls_r2-r1_i orr_hi_r2-r1_i and_r0-r2_i bic_r1-r0_i	cmp_r0-r1 orr_ls_r2-r1_i orr_hi_r2-r1_i and_r1-r2_i
bfi_r0-r1_i_i eor_r1-r2-r0_asr_i lsr_r2-r1_i orr_r2-r0-r2 and_r1-r2-r0	bfi_r0-r1_i_i orr_r1-r0-r0
rsb_r0-r1-r2 add_r1-r0-r3_lsr_i rsb_r0-r1-r3 mov_r1-r0 mvn_r0-r1	rsb_r0-r1-r2 add_r1-r0-r3_lsr_i sub_r1-r3-r1 mvn_r0-r1
asr_r0-r1-r0 add_r2-r0-r1 bfi_r2-r2_i_i mov_r3-r2	asr_r0-r1-r0 add_r3-r1-r0
sub_r0-r0-r1 rsb_r0-r2-r0 asr_r3-r0_i orr_r2-r3_i bic_r3-r2_i	rsb_r0-r2-r0 sub_r0-r0-r1 asr_r3-r0_i bic_r3-r3_i
add_r0-r0-r0 eor_r1-r2_i and_r1-r1-r0_lsl_i orr_r3-r2-r1_lsl_i	and_r1-r2-r0_lsl_i orr_r3-r2-r1_lsl_i
orr_r0-r1-r2 eor_r1-r0-r1 bfi_r3-r2_i_i mov_r2-r3 sub_r0-r2-r0 rsb_r2-r1-r0	bfi_r3-r2_i_i orr_r0-r1-r2 rsb_r1-r1-r0_lsl_i sub_r2-r3-r1
tst_r0_i sub_eq_r0-r1-r2 mvn_eq_r0-r2 sub_r3-r0-r2	tst_r0_i mvn_eq_r0-r2 sub_r3-r0-r2
mov_r0-r1 tst_r0_i rsb_eq_r0-r0_i bfi_r2-r0_i_i	tst_r1_i mvn_ls_r1-r1_lsl_i bfi_r2-r1_i_i
bfi_r0-r0_i_i and_r0-r0-r1 asr_r2-r3-r0 sub_r2-r1-r2	and_r0-r0-r1 asr_r2-r3-r0 sub_r2-r1-r2
cmp_r0-r1 and_ne_r1-r0-r2 mov_r2-r1 eor_r0-r2_i	cmp_r0-r1 and_ne_r1-r0-r2 eor_r0-r1_i
orr_r0-r1-r2 tst_r3-r1 orr_eq_r1-r0-r2 eor_r0-r1_i	tst_r3-r1 orr_ls_r1-r1-r2 eor_r0-r1_i
tst_r0-r1 add_ne_r0-r2-r2 and_r2-r0-r3_ror_i mov_r1-r2 add_r2-r1_i	tst_r0-r1 add_ne_r0-r2-r2 and_r1-r0-r3_ror_i add_r2-r1_i
cmp_r0-r1 mvn_ge_r0-r2 sub_r2-r1-r0 ror_r2-r2-r2 mov_r1-r2	cmp_r0-r1 mvn_ge_r0-r2 sub_r2-r1-r0 ror_r1-r2-r2
mov_r0-r1 eor_r2-r1-r0_ror_i add_r3-r2-r3_asr_i rsb_r2-r3-r2_asr_i sub_r0-r2_i mov_r2-r0	eor_r2-r1-r1_ror_i add_r3-r2-r3_asr_i rsb_r0-r3-r2_asr_i sub_r2-r0_i
bfi_r0-r0_i_i add_r1-r0_i lsl_r2-r1_i bfi_r0-r2_i_i orr_r0-r2-r0 bic_r1-r0_i	bfi_r0-r0_i_i add_r1-r0_i unk orr_r1-r0-r1_lsl_i
and_r0-r1_i bfi_r2-r1_i_i sub_r3-r2-r0_ror_i bfi_r1-r3_i_i	bfi_r2-r1_i_i bfi_r1-r2_i_i
sub_r0-r1-r2_ror_i bfi_r2-r0_i_i asr_r1-r2_i and_r2-r1_i	ror_r1-r2_i and_r2-r1_i
mvn_r0-r1 mvn_r1-r0 tst_r2-r0 add_ne_r3-r0-r2_lsl_i eor_r1-r1-r3_lsr_i	mvn_r0-r1 tst_r2-r0 add_ne_r3-r0-r2_lsl_i eor_r1-r1-r3_lsr_i
cmp_r0_i orr_cc_r1-r0_i mvn_ne_r1-r0 mvn_r0-r1 rsb_r1-r0-r2	cmp_r0_i mvn_eq_r0-r1 rsb_r1-r0-r2
tst_r0_i orr_eq_r0-r1-r0_asr_i mov_r1-r0 bfi_r2-r1_i_i bfi_r3-r2_i_i	tst_r0_i orr_eq_r0-r1-r0_asr_i bfi_r2-r0_i_i bfi_r3-r2_i_i
bfi_r0-r1_i_i rsb_r1-r2-r0 mvn_r3-r1 bic_r0-r3_i orr_r2-r1-r0_ror_i	bfi_r0-r1_i_i rsb_r1-r2-r0 orr_r3-r1_i unk
and_r0-r1_i rsb_r2-r1_i add_r0-r0-r1 rsb_r3-r2-r0	and_r0-r1_i rsb_r3-r0_i rsb_r3-r3-r1_lsl_i
eor_r0-r1_i and_r0-r0_i bfi_r0-r0_i_i lsl_r0-r0_i	eor_r0-r1_i and_r0-r0_i lsl_r0-r0_i
and_r0-r1_i bic_r0-r0_i mvn_r2-r0 orr_r3-r2-r0_lsl_i	ror_r3-r1_i mvn_r3-r3_lsr_i
add_r0-r0_i and_r1-r0-r2 sub_r1-r0-r1 and_r2-r2_i and_r3-r2-r1_lsl_i eor_r1-r3_i	mov_r1_i
and_r0-r0-r1 bic_r2-r0_i eor_r2-r2_i lsr_r3-r2_i	and_r0-r0-r1 lsr_r3-r0_i
mvn_r0-r1 ror_r2-r0-r0 add_r0-r2-r2 and_r2-r2-r0	mvn_r0-r1 ror_r2-r0-r0 and_r2-r2-r2_lsl_i
tst_r0-r1 eor_ne_r2-r3-r1_lsr_i tst_r2-r0 mov_ne_r1-r2 mov_r2-r1	tst_r0-r1 eor_ne_r2-r3-r1_lsr_i tst_r2-r0 mov_eq_r2-r1
lsl_r0-r1_i bic_r1-r0_i ror_r0-r1_i eor_r1-r1-r0_lsl_i rsb_r1-r1_i	lsl_r0-r1_i eor_r1-r0-r0_ror_i rsb_r1-r1_i
bfi_r0-r1_i_i mov_r2-r0 sub_r3-r2-r3_lsr_i mov_r1-r3 orr_r1-r2-r1	bfi_r0-r1_i_i sub_r3-r0-r3_lsr_i orr_r1-r0-r3
eor_r0-r0-r1 rsb_r2-r1-r0 lsl_r2-r2_i mov_r3-r2	eor_r0-r0-r1 rsb_r2-r1-r0 lsl_r3-r2_i
rsb_r0-r1_i bic_r2-r0_i bic_r0-r2_i bic_r1-r0_i	rsb_r0-r1_i bic_r1-r0_i
and_r0-r1-r2 rsb_r3-r0-r2 and_r0-r3-r2 sub_r2-r0-r2_ror_i lsl_r1-r2_i	bic_r3-r2-r1 sub_r2-r3-r2_lsr_i lsl_r1-r2_i
tst_r0_i mvn_ne_r1-r0 bfi_r2-r1_i_i and_r1-r3_i bic_r0-r1-r2 bfi_r0-r0_i_i bfi_r3-r0_i_i	tst_r0_i mvn_ne_r1-r0 bfi_r2-r1_i_i bic_r0-r3-r2 bfi_r3-r0_i_i
tst_r0-r1 sub_ne_r0-r2-r1 sub_eq_r0-r1-r0 add_r1-r0_i sub_r0-r0-r1	mvn_r0_i
sub_r0-r1-r0_lsl_i rsb_r2-r1-r3_lsl_i tst_r3-r0 mov_ne_r3-r2 bic_r3-r3-r0	sub_r0-r1-r0_lsl_i rsb_r2-r1-r3_lsl_i tst_r3-r0 bic_ne_r3-r2-r0
bic_r0-r1-r2 add_r0-r2-r0 orr_r0-r0-r1 rsb_r2-r0-r1_lsl_i bic_r1-r2_i mvn_r3-r1	orr_r0-r2-r1 rsb_r2-r0-r1_lsl_i bic_r1-r2_i mvn_r3-r1
tst_r0-r1 rsb_ne_r2-r2_i mvn_r0-r2 mvn_r3-r0	tst_r0-r1 rsb_r3-r2_i add_eq_r3-r2_i
cmp_r0_i and_eq_r1-r1_i add_r0-r1_i mov_r2-r0 bfi_r1-r2_i_i asr_r3-r1_i lsl_r0-r3_i	cmp_r0_i and_eq_r1-r1-r0 asr_r3-r1_i lsl_r0-r3_i
mvn_r0-r1 bic_r0-r0_i orr_r2-r3-r0_asr_i mvn_r1-r2	unk mvn_r1-r2
bfi_r0-r1_i_i tst_r2_i and_ne_r3-r0_i mov_r0-r3	tst_r2_i and_ne_r3-r0_i mov_r0-r3
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r3 lsr_r3-r0-r2 bic_r2-r1-r3 mvn_r3-r2 mov_r0-r3	cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r3 lsr_r3-r0-r2 unk
bic_r0-r1_i tst_r0-r1 rsb_eq_r1-r0-r1 asr_r2-r1_i	asr_r2-r1_i
add_r0-r1_i bic_r2-r1_i asr_r3-r0_i add_r0-r3-r2_ror_i lsr_r3-r0-r2	bic_r1-r1_i asr_r3-r1_i add_r0-r3-r1_ror_i lsr_r3-r0-r1
tst_r0-r1 add_ne_r2-r2-r3_asr_i sub_r2-r2_i sub_r3-r2_i add_r3-r3-r3	tst_r0-r1 add_ne_r2-r2-r3_asr_i sub_r3-r2_i add_r3-r3-r3
sub_r0-r1_i add_r1-r2_i add_r2-r1-r2 rsb_r1-r1-r2 eor_r0-r1-r0_lsr_i sub_r1-r0_i	sub_r0-r1_i eor_r0-r2-r0_lsr_i sub_r1-r0_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r0 mvn_r3-r1 eor_r3-r3-r0 eor_r2-r0-r3 lsl_r0-r2-r2 bfi_r1-r0_i_i	tst_r0_i mov_ne_r1-r2 mov_eq_r1-r0 eor_r2-r1_i lsl_r0-r2-r2 bfi_r1-r0_i_i
rsb_r0-r1-r2_asr_i sub_r0-r0_i mov_r3-r0 bfi_r3-r3_i_i and_r3-r3_i	rsb_r0-r1-r2_asr_i and_r3-r0_i add_r3-r3-r3
tst_r0-r1 eor_eq_r1-r0-r2 asr_r0-r0-r0 bic_r2-r1-r2 sub_r1-r2-r0 mov_r3-r1	tst_r0-r1 eor_eq_r1-r0-r2 asr_r0-r0-r0 bic_r2-r1-r2 sub_r3-r2-r0
sub_r0-r1-r0 bfi_r0-r0_i_i bfi_r1-r1_i_i and_r0-r1-r0_ror_i mov_r2-r0 asr_r3-r2_i	sub_r0-r1-r0 and_r0-r1-r0_ror_i asr_r3-r0_i
sub_r0-r1-r2 eor_r3-r2-r0 lsl_r1-r3-r3 bfi_r3-r1_i_i lsr_r0-r3_i	sub_r0-r1-r2 eor_r3-r2-r0 lsr_r0-r3_i
tst_r0-r1 add_ne_r2-r2_i and_r1-r2_i bfi_r0-r0_i_i mvn_r3-r1 and_r1-r3-r0	tst_r0-r1 add_ne_r2-r2_i and_r1-r2_i bic_r1-r0-r1
orr_r0-r1-r0 bic_r2-r1_i and_r0-r0_i add_r1-r0-r2_lsr_i	orr_r0-r1-r0 and_r0-r0_i add_r1-r0-r1_lsr_i
tst_r0_i sub_eq_r1-r0_i bfi_r1-r1_i_i bic_r2-r1_i	tst_r0_i sub_eq_r1-r0_i bic_r2-r1_i
tst_r0-r1 mvn_eq_r1-r2 mov_r3-r1 add_r1-r3-r1_ror_i	tst_r0-r1 mvn_eq_r1-r2 add_r1-r1-r1_ror_i
tst_r0-r1 mov_eq_r0-r1 rsb_r1-r0_i bfi_r2-r1_i_i add_r2-r2-r1 bfi_r0-r2_i_i	tst_r0-r1 mov_eq_r0-r1 rsb_r1-r0_i add_r2-r2-r1 bfi_r0-r2_i_i
add_r0-r1-r2 rsb_r1-r1-r3 bic_r1-r1-r0 and_r3-r0-r1_lsl_i mov_r2-r3	add_r0-r1-r2 rsb_r1-r1-r3 and_r3-r0-r1_lsl_i bic_r2-r3-r0_lsl_i
tst_r0-r1 sub_eq_r2-r2_i orr_ne_r2-r1-r0_asr_i mvn_r0-r2 lsl_r1-r0_i and_r2-r1_i sub_r3-r2_i rsb_r0-r1-r3	tst_r0-r1 sub_eq_r2-r2_i orr_ne_r2-r1-r0_asr_i mvn_r0-r2 lsl_r1-r0_i unk rsb_r0-r1-r3
add_r0-r1-r0 orr_r1-r2-r0_ror_i bfi_r3-r1_i_i rsb_r1-r0-r3 mov_r2-r1 sub_r1-r2-r0	add_r0-r1-r0 orr_r1-r2-r0_asr_i bfi_r3-r1_i_i sub_r1-r3-r0_lsl_i
bic_r0-r1-r0 bfi_r2-r0_i_i mov_r3-r0 sub_r3-r3-r2_lsr_i asr_r2-r3-r3 ror_r1-r2_i	bic_r0-r1-r0 sub_r3-r0-r2_lsr_i asr_r2-r3-r3 ror_r1-r2_i
mvn_r0-r1 orr_r0-r0-r2_lsr_i orr_r2-r0-r3 orr_r0-r2_i sub_r3-r0_i	unk orr_r0-r0-r2_lsr_i bic_r3-r0_i
bic_r0-r0_i mvn_r1-r0 add_r0-r1-r2 add_r3-r0_i	bic_r0-r0_i sub_r3-r2-r0 add_r3-r3_i
rsb_r0-r0-r1 bic_r0-r0_i add_r2-r0-r0_lsl_i bfi_r0-r2_i_i	rsb_r0-r0-r1 bic_r0-r0_i
tst_r0_i eor_ne_r1-r0_i eor_eq_r1-r0-r2 eor_r1-r0-r1	tst_r0_i mov_r1_i and_eq_r1-r2-r2
bic_r0-r1_i sub_r1-r0-r2 and_r3-r1-r2_ror_i asr_r3-r3_i rsb_r0-r0-r3	bic_r0-r1_i sub_r1-r0-r2 and_r3-r1-r2_ror_i rsb_r0-r0-r3_asr_i
and_r0-r1_i and_r1-r0-r1_lsl_i asr_r2-r2_i sub_r0-r2-r1	mov_r0-r2_asr_i
bic_r0-r1_i bic_r2-r0_i eor_r0-r2-r3 sub_r0-r2-r0 add_r1-r2-r0_lsl_i	bic_r2-r1_i eor_r0-r2-r3 sub_r0-r2-r0 add_r1-r2-r0_lsl_i
cmp_r0-r1 sub_cc_r1-r0_i orr_r1-r2-r1 bic_r2-r2_i eor_r3-r1-r2_ror_i bfi_r0-r3_i_i	cmp_r0-r1 sub_cc_r1-r0_i orr_r1-r2-r1 sub_r3-r1-r2_asr_i bfi_r0-r3_i_i
bic_r0-r1_i tst_r0_i orr_ne_r0-r0-r1 bfi_r2-r0_i_i mvn_r3-r2	bfi_r2-r1_i_i mvn_r3-r2
eor_r0-r1-r2_ror_i rsb_r3-r0-r2_lsr_i bfi_r2-r3_i_i add_r1-r3-r2_asr_i sub_r0-r1-r3 and_r1-r0-r3_asr_i	eor_r0-r1-r2_ror_i rsb_r3-r0-r2_lsr_i mov_r0-r2_asr_i and_r1-r0-r3_asr_i
tst_r0-r1 eor_ne_r0-r2_i sub_ne_r0-r1-r2_asr_i add_r0-r0_i ror_r1-r0_i sub_r0-r1_i	tst_r0-r1 sub_ne_r0-r1-r2_asr_i add_r0-r0_i ror_r1-r0_i sub_r0-r1_i
add_r0-r1_i sub_r2-r0-r1_lsr_i mov_r3-r2 rsb_r3-r2-r3	sub_r3-r2-r2
orr_r0-r1_i sub_r0-r2-r0_asr_i add_r3-r1-r0_lsl_i bic_r1-r2_i orr_r2-r3-r1	sub_r0-r2-r1_asr_i add_r3-r1-r0_lsl_i bic_r1-r2_i orr_r2-r3-r1
add_r0-r1_i cmp_r1-r0 rsb_ls_r2-r3-r1_lsr_i mvn_r1-r2 eor_r1-r2-r1	mvn_r1_i
cmp_r0-r1 orr_cs_r0-r2_i bfi_r2-r3_i_i orr_r0-r0-r2_lsr_i	cmp_r0-r1 orr_cs_r0-r2_i orr_r0-r0-r2_lsr_i
rsb_r0-r0-r1 sub_r2-r2-r0 add_r3-r0-r2_lsl_i ror_r3-r3-r0 asr_r3-r0-r3	rsb_r0-r0-r1 rsb_r3-r0-r2_lsl_i ror_r3-r3-r0 asr_r3-r0-r3
mvn_r0-r1 orr_r1-r0_i bfi_r0-r1_i_i asr_r2-r0_i	mvn_r2-r1_asr_i
cmp_r0_i add_lt_r1-r1_i mov_r2-r1 mov_r3-r2 lsl_r0-r3_i add_r0-r0-r2	cmp_r0_i add_lt_r1-r1_i add_r0-r1-r1_lsl_i
mov_r0-r1 asr_r2-r2_i bfi_r2-r2_i_i bic_r3-r2-r0	asr_r2-r2_i bic_r3-r2-r1
ror_r0-r1_i rsb_r2-r0_i sub_r1-r2-r0 mvn_r2-r1 bic_r2-r2_i	mov_r2-r1_ror_i mvn_r1_i add_r2-r1-r2_lsl_i bic_r2-r2_i
tst_r0-r1 and_ne_r2-r1-r0_lsl_i and_eq_r2-r1-r0 sub_r1-r2-r3 add_r2-r1-r2 mvn_r3-r2	tst_r0-r1 and_ne_r2-r1-r0_lsl_i and_eq_r2-r1-r0 rsb_r2-r3-r2_lsl_i mvn_r3-r2
tst_r0-r1 mvn_eq_r2-r3 sub_eq_r2-r0-r1_lsr_i add_r1-r2_i	tst_r0-r1 sub_eq_r2-r0-r1_lsr_i add_r1-r2_i
tst_r0_i add_ne_r1-r2-r1 add_eq_r1-r1-r0_ror_i add_r2-r1_i bic_r3-r0-r2 eor_r1-r2_i bic_r2-r3-r1	tst_r0_i add_eq_r1-r1-r0_ror_i add_ne_r1-r2-r1 add_r2-r1_i orr_r1-r2_i bic_r2-r0-r1
tst_r0-r1 eor_eq_r0-r1-r0_ror_i eor_r1-r2_i eor_r2-r0-r1 lsr_r3-r2_i	tst_r0-r1 eor_cs_r0-r1-r0_ror_i eor_r2-r0-r2 lsr_r3-r2_i
tst_r0-r1 rsb_eq_r1-r1-r0 bic_r1-r1_i and_r0-r2-r1_lsr_i orr_r0-r3-r0	tst_r0-r1 rsb_eq_r1-r1-r0 and_r0-r2-r1_lsr_i orr_r0-r3-r0
cmp_r0_i sub_hi_r1-r2-r0 mov_r3-r1 add_r3-r3-r1_lsl_i eor_r2-r3-r1 rsb_r3-r2_i	cmp_r0_i sub_hi_r1-r2-r0 add_r3-r1-r1_lsl_i eor_r2-r3-r1 rsb_r3-r2_i
bic_r0-r1_i sub_r2-r0_i lsl_r2-r2_i add_r3-r2_i mvn_r2-r3	bic_r0-r1_i sub_r3-r0_i mvn_r3-r3_lsl_i eor_r2-r3_i
lsr_r0-r1_i rsb_r0-r1-r0_ror_i tst_r0_i sub_ne_r2-r1_i mov_r3-r2	rsb_r0-r1-r1_ror_i tst_r0_i sub_ne_r2-r1_i mov_r3-r2
cmp_r0-r1 add_cc_r2-r3-r0 add_cs_r2-r0-r0 bic_r2-r2_i bic_r3-r2_i eor_r1-r3-r2_lsr_i bfi_r1-r1_i_i	cmp_r0-r1 add_cc_r2-r3-r0 add_cs_r2-r0-r0 bic_r3-r2_i eor_r1-r3-r2_lsr_i
ror_r0-r1-r2 mvn_r1-r3 add_r1-r0-r1_lsr_i mov_r0-r1 and_r1-r0_i	ror_r0-r1-r2 mvn_r1-r3 add_r1-r0-r1_lsr_i and_r1-r1_i
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r3 mov_r2-r1	cmp_r0-r1 mvn_ne_r2-r2 mvn_ge_r2-r3
rsb_r0-r1_i mvn_r2-r0 mvn_r1-r0 bic_r0-r2_i asr_r2-r1-r1 orr_r2-r0-r2	sub_r1-r1_i bic_r0-r1_i asr_r2-r1-r1 orr_r2-r0-r2
tst_r0_i eor_ne_r1-r0_i mov_r2-r1 sub_r1-r2_i bfi_r1-r1_i_i	tst_r0_i eor_ne_r1-r0_i sub_r1-r1_i
and_r0-r1_i add_r1-r0_i mvn_r0-r1 mvn_r2-r0	and_r2-r1_i add_r2-r2_i
bic_r0-r1_i cmp_r0-r1 rsb_hi_r1-r0-r1 add_r2-r1_i	add_r2-r1_i
cmp_r0-r1 add_hi_r1-r0_i bic_r1-r1_i bfi_r2-r1_i_i	bic_r2-r2_i
tst_r0-r1 mvn_eq_r2-r3 rsb_r3-r3-r1 add_r3-r3-r1 bic_r3-r1-r3 orr_r2-r2-r3_asr_i ror_r1-r0-r2	tst_r0-r1 mvn_eq_r2-r3 rsb_r3-r3-r1_lsl_i bic_r3-r1-r3 orr_r2-r2-r3_asr_i ror_r1-r0-r2
orr_r0-r0_i lsl_r1-r0_i mvn_r0-r1 bic_r2-r0_i	orr_r0-r0_i mvn_r0-r0_lsl_i bic_r2-r0_i
eor_r0-r0_i add_r1-r0-r2_asr_i sub_r0-r1-r3 lsr_r0-r0_i bic_r0-r0_i mov_r3-r0	eor_r0-r0_i add_r1-r0-r2_asr_i sub_r0-r1-r3 lsr_r0-r0_i bic_r3-r0_i
eor_r0-r0-r1 sub_r1-r0-r2_asr_i add_r1-r1_i rsb_r1-r1_i mov_r2-r1	eor_r0-r0-r1 sub_r1-r0-r2_asr_i add_r1-r1_i rsb_r2-r1_i
tst_r0-r1 and_ne_r0-r2-r1 and_eq_r0-r1-r0 orr_r1-r1_i sub_r0-r0-r1 mov_r2-r0	tst_r0-r1 and_ne_r0-r2-r1 and_eq_r0-r1-r0 orr_r1-r1_i rsb_r2-r1-r0_ror_i
bic_r0-r1-r2 mov_r3-r0 eor_r0-r3_i bfi_r2-r0_i_i	bic_r0-r1-r2 eor_r0-r0_i bfi_r2-r0_i_i
bic_r0-r0_i eor_r1-r2-r0 orr_r3-r3-r0 bic_r3-r3_i add_r3-r1-r3_lsr_i rsb_r0-r1-r3	orr_r3-r3-r0 bic_r3-r3_i lsr_r0-r3_i
tst_r0-r1 mov_ne_r1-r2 orr_r2-r1-r2 bic_r3-r3-r2	tst_r0-r1 orr_cs_r2-r1-r2 bic_r3-r3-r2
mov_r0-r1 eor_r2-r1-r2_lsl_i bfi_r2-r2_i_i rsb_r3-r3-r2 eor_r2-r0-r3_ror_i	eor_r2-r1-r2_lsl_i bfi_r2-r2_i_i rsb_r3-r3-r2 eor_r2-r1-r3_ror_i
tst_r0-r1 mov_ne_r2-r0 add_r2-r2-r2_lsr_i mov_r0-r2	tst_r1-r0 add_ne_r2-r0_i add_r0-r2-r2_lsr_i
add_r0-r1-r2_asr_i sub_r1-r0-r1 rsb_r2-r3-r1 bic_r1-r1-r2	mov_r1-r2_asr_i rsb_r2-r3-r1 bic_r1-r1-r2
cmp_r0-r1 rsb_eq_r1-r0-r1_lsl_i bic_r2-r1_i bfi_r3-r1_i_i and_r3-r2-r3	cmp_r0-r1 rsb_eq_r1-r0-r1_lsl_i bic_r2-r1_i and_r3-r2-r3
cmp_r0-r1 mvn_eq_r0-r2 tst_r2-r0 mvn_ne_r1-r3 sub_r2-r1_i rsb_r1-r2_i	cmp_r0-r1 mvn_eq_r0-r2 tst_r2-r0 mvn_ne_r1-r3 rsb_r1-r1_i
eor_r0-r1_i add_r1-r2-r0 orr_r2-r0-r1 lsl_r2-r2_i bfi_r0-r2_i_i add_r1-r2-r0	eor_r0-r1_i add_r1-r2-r0 orr_r2-r0-r1 add_r1-r0-r2_lsl_i unk
sub_r0-r0-r1 sub_r2-r3-r0 mov_r1-r2 mov_r2-r1	sub_r0-r0-r1 sub_r2-r3-r0
tst_r0-r1 mov_eq_r2-r0 mov_r3-r2 mvn_r1-r3	tst_r1-r0 mov_ls_r2-r0 mvn_r1-r2
rsb_r0-r0_i bic_r1-r0-r2 bic_r1-r0-r1 sub_r2-r1-r3 rsb_r3-r0-r2_lsr_i	rsb_r0-r0_i and_r1-r0-r2 sub_r2-r1-r3 rsb_r3-r0-r2_lsr_i
rsb_r0-r1-r2_lsr_i sub_r0-r1-r0_lsr_i orr_r1-r0_i bfi_r0-r1_i_i orr_r1-r0_i	rsb_r0-r1-r2_lsr_i sub_r0-r1-r0_lsr_i orr_r1-r0_i
sub_r0-r0_i bic_r0-r0_i sub_r1-r1-r0_lsr_i sub_r0-r1-r2	sub_r0-r0_i sub_r1-r1-r0_lsr_i sub_r0-r1-r2
ror_r0-r0_i bfi_r0-r0_i_i eor_r1-r0_i add_r1-r1-r1 mov_r2-r1 asr_r0-r2_i	ror_r1-r0_i asr_r0-r1_i
mov_r0-r1 cmp_r0-r2 mvn_ge_r1-r2 mvn_r0-r1 orr_r3-r0_i	cmp_r1-r2 mvn_ge_r1-r2 mvn_r0-r1 orr_r3-r0_i
add_r0-r1_i ror_r2-r1-r2 bic_r1-r0-r1 mov_r0-r1 bic_r2-r2-r0	add_r0-r1_i ror_r2-r1-r2 bic_r1-r0-r1 bic_r2-r2-r1
orr_r0-r1-r2_asr_i bfi_r2-r0_i_i eor_r1-r2-r3_lsr_i add_r2-r1_i orr_r2-r2_i asr_r0-r2_i	orr_r0-r1-r2_asr_i bfi_r2-r0_i_i eor_r1-r2-r3_lsr_i add_r2-r1_i asr_r0-r2_i
bic_r0-r1_i mov_r2-r3 orr_r2-r2-r0_asr_i eor_r3-r0-r2 orr_r3-r3_i rsb_r1-r2-r3	orr_r2-r3-r1_asr_i bic_r0-r1_i eor_r3-r0-r2 orr_r3-r3_i rsb_r1-r2-r3
and_r0-r1-r2 bfi_r0-r0_i_i rsb_r1-r2-r0_ror_i orr_r3-r1-r2 mvn_r2-r3	and_r0-r1-r2 rsb_r1-r2-r0_ror_i orr_r3-r1-r2 mvn_r2-r3
add_r0-r1-r1 cmp_r0_i add_ne_r1-r0-r2_lsl_i orr_r0-r1-r0	add_r0-r1-r1 add_r1-r0-r2_lsl_i orr_r0-r1-r0
and_r0-r0-r1_lsl_i bic_r2-r1-r3 ror_r3-r2-r0 bic_r1-r3_i	bic_r2-r1-r3 bic_r1-r2_i
cmp_r0_i add_cs_r0-r1-r2 mvn_r3-r0 mvn_r0-r3 asr_r2-r0-r3	cmp_r0_i add_cs_r0-r1-r2 mvn_r3-r0 asr_r2-r0-r3
bic_r0-r1_i rsb_r2-r1-r0 rsb_r3-r0-r3_lsl_i bfi_r1-r3_i_i add_r2-r2-r1	bic_r0-r1_i lsl_r2-r1_i sub_r2-r0-r2_ror_i
bfi_r0-r1_i_i and_r2-r3-r0_lsr_i and_r2-r1-r2 lsr_r0-r0-r0 mov_r3-r2 add_r0-r3-r0	bfi_r0-r1_i_i and_r2-r3-r0_lsr_i and_r2-r1-r2 lsr_r0-r0-r0 add_r0-r2-r0
tst_r0-r1 orr_ne_r0-r2-r1_lsr_i orr_eq_r0-r1_i add_r2-r0_i mov_r0-r2	tst_r0-r1 orr_ne_r0-r2-r1_lsr_i orr_eq_r0-r1_i add_r0-r0_i
add_r0-r1-r2_ror_i rsb_r3-r3-r0 and_r0-r3_i ror_r2-r0_i bfi_r0-r2_i_i	add_r0-r1-r2_asr_i rsb_r3-r3-r0 and_r0-r3_i
rsb_r0-r1_i sub_r0-r1-r0 sub_r2-r1-r0_lsl_i mov_r0-r2	rsb_r0-r1_i sub_r0-r1-r0 sub_r0-r1-r0_lsl_i
tst_r0-r1 mvn_ne_r0-r2 mvn_r3-r1 eor_r2-r0-r1_asr_i and_r0-r0-r2 bic_r1-r3-r0	tst_r0-r1 mvn_ne_r0-r2 mvn_r3-r1 and_r0-r0-r3_asr_i bic_r1-r3-r0
bic_r0-r1_i cmp_r0_i mov_ne_r2-r0 bfi_r0-r2_i_i mov_r1-r0	bic_r1-r1_i
sub_r0-r1_i mvn_r2-r0 and_r0-r2-r3_lsl_i orr_r2-r0_i bic_r3-r2_i	rsb_r2-r1_i and_r0-r2-r3_lsl_i orr_r3-r0_i
and_r0-r1-r2_lsr_i add_r0-r0-r3_ror_i orr_r1-r1-r0 mov_r2-r1	and_r0-r1-r2_lsr_i add_r0-r0-r3_ror_i orr_r2-r1-r0
orr_r0-r1-r2_lsl_i rsb_r2-r0_i bfi_r1-r2_i_i and_r1-r2-r1 mov_r2-r1	orr_r0-r1-r2_lsl_i rsb_r2-r0_i bfi_r1-r2_i_i and_r2-r1-r2
sub_r0-r1-r2 sub_r2-r0-r2_lsl_i bfi_r2-r2_i_i bic_r3-r2_i add_r0-r2-r3_asr_i	sub_r0-r1-r2 sub_r2-r0-r2_lsl_i bfi_r2-r2_i_i add_r0-r2-r2_asr_i
orr_r0-r1-r0 bic_r1-r0_i bic_r0-r1-r0 mov_r2-r0 orr_r2-r0-r2_ror_i	eor_r2-r0-r0
bic_r0-r1-r2 mov_r2-r1 rsb_r3-r2_i rsb_r1-r3-r0_lsr_i mov_r2-r1	bic_r0-r1-r2 rsb_r3-r1_i rsb_r2-r3-r0_lsr_i
bfi_r0-r1_i_i and_r2-r2-r0 mvn_r1-r2 and_r2-r3-r1 and_r3-r2-r3 add_r3-r3_i	bfi_r0-r1_i_i and_r2-r2-r0 bic_r3-r3-r2 add_r3-r3_i
sub_r0-r1-r2_lsr_i lsl_r2-r0_i eor_r2-r2-r1 add_r0-r2_i	sub_r0-r1-r2_lsr_i eor_r2-r1-r0_lsl_i add_r0-r2_i
tst_r0_i mvn_eq_r0-r1 mov_r2-r0 ror_r2-r2-r2 asr_r0-r2-r2	tst_r0_i mvn_cs_r0-r1 ror_r2-r0-r0 asr_r0-r2-r2
add_r0-r0_i bic_r1-r0-r2 eor_r3-r1_i eor_r0-r3_i sub_r2-r0_i	add_r0-r0_i bic_r1-r0-r2 eor_r0-r1_i sub_r2-r0_i
cmp_r0-r1 mov_ls_r2-r0 and_r1-r2_i and_r0-r1-r2 asr_r2-r0-r0	and_r2-r1_i
mvn_r0-r1 mov_r2-r0 mvn_r0-r2 and_r1-r1-r0 add_r1-r2-r1	unk
mov_r0-r1 lsl_r2-r0_i tst_r0_i mvn_ne_r1-r2 mov_r3-r1	mvn_r3-r1_lsl_i tst_r1_i mov_eq_r3-r1
cmp_r0-r1 mvn_ne_r1-r0 mvn_r2-r1 bic_r1-r3-r2 eor_r0-r1_i	cmp_r0-r1 mvn_ne_r1-r0 and_r1-r3-r1 eor_r0-r1_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 rsb_r3-r1_i rsb_r0-r0-r3	rsb_r3-r2_i rsb_r0-r0-r3
lsl_r0-r1-r1 add_r1-r1_i asr_r2-r3_i bic_r0-r0-r1 and_r3-r2-r0 sub_r2-r2-r3	lsl_r0-r1-r1 add_r1-r1_i unk and_r2-r2-r3_asr_i
tst_r0-r1 mvn_ne_r2-r3 and_r2-r2_i bic_r3-r1-r3 rsb_r1-r3-r2 sub_r1-r2-r1	bic_r1-r1-r3
cmp_r0-r1 add_ge_r0-r2-r0 bfi_r2-r0_i_i sub_r0-r3-r2_ror_i mov_r3-r0	cmp_r0-r1 add_ge_r0-r2-r0 bfi_r2-r0_i_i sub_r3-r3-r2_ror_i
tst_r0_i rsb_eq_r1-r2_i sub_eq_r1-r0-r2 bfi_r1-r1_i_i rsb_r1-r1_i	tst_r0_i sub_eq_r1-r0-r2 bfi_r1-r1_i_i rsb_r1-r1_i
orr_r0-r1-r2 rsb_r0-r2-r0 add_r1-r0_i bic_r1-r1_i	bic_r0-r1-r2 add_r0-r0_i bic_r1-r0_i
mov_r0-r1 bic_r0-r2-r0 bfi_r0-r0_i_i ror_r1-r0_i	bic_r0-r2-r1 bfi_r0-r0_i_i ror_r1-r0_i
orr_r0-r0-r1_lsl_i lsr_r2-r0_i rsb_r0-r0-r2 bic_r2-r3-r0 sub_r3-r1-r2	orr_r0-r0-r1_lsl_i rsb_r0-r0-r0_lsr_i bic_r2-r3-r0 sub_r3-r1-r2
cmp_r0-r1 eor_cc_r2-r0-r3_ror_i eor_cs_r2-r3-r2 lsl_r2-r2_i orr_r1-r2-r1_ror_i add_r1-r1_i rsb_r1-r0-r1_lsl_i bfi_r2-r1_i_i	cmp_r0-r1 eor_cc_r2-r0-r3_ror_i eor_cs_r2-r3-r2 lsl_r2-r2_i bfi_r2-r0_i_i
cmp_r0-r1 mov_ls_r1-r2 eor_r2-r3-r1 mov_r0-r3 ror_r1-r0_i orr_r3-r1-r2	cmp_r0-r1 lsl_ls_r1-r2_i eor_r2-r3-r1 orr_r3-r2-r3_ror_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r0 mov_r0-r2	tst_r0-r1 mov_ne_r0-r3
cmp_r0-r1 add_eq_r1-r2-r3 lsl_r3-r1-r0 mov_r0-r3 orr_r0-r3-r0_lsr_i	cmp_r0-r1 add_eq_r1-r3-r2 lsl_r3-r1-r0 orr_r0-r3-r3_lsr_i
cmp_r0_i mov_hi_r1-r2 sub_ls_r1-r2-r1_ror_i mov_r0-r1	cmp_r0_i lsr_r0-r2_i sub_ls_r0-r0-r1_ror_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 bfi_r2-r2_i_i	mvn_r2-r3
add_r0-r1-r2_lsr_i rsb_r1-r0_i mvn_r3-r1 sub_r2-r3_i ror_r1-r2-r1	add_r0-r1-r2_lsr_i rsb_r1-r0_i sub_r2-r0_i ror_r1-r2-r1
tst_r0-r1 sub_eq_r2-r0-r1 orr_eq_r2-r2-r3_ror_i lsl_r3-r2_i and_r0-r3_i rsb_r2-r0_i lsl_r1-r0-r2	bic_r1-r0-r0
tst_r0_i eor_eq_r1-r2-r3 sub_r1-r1-r0 mov_r3-r1 mvn_r1-r3	tst_r0_i eor_ge_r1-r2-r3 sub_r1-r1-r0 mvn_r1-r1
orr_r0-r1-r0 bic_r2-r0-r2 bic_r2-r1-r2 bic_r2-r2_i	bic_r1-r1_i and_r2-r2-r1
tst_r0-r1 and_ne_r1-r0-r2_ror_i bfi_r1-r1_i_i	tst_r0-r1 and_ne_r1-r0-r2_ror_i
bfi_r0-r1_i_i mov_r1-r0 bfi_r2-r1_i_i lsr_r0-r2_i	lsr_r0-r2_i
lsr_r0-r1-r0 bfi_r0-r0_i_i lsl_r2-r0_i bfi_r1-r2_i_i sub_r3-r2-r1_lsr_i	lsr_r0-r1-r0 bfi_r0-r0_i_i lsl_r2-r0_i sub_r3-r2-r1_lsr_i
ror_r0-r1-r1 ror_r1-r2_i add_r0-r0-r2_lsr_i sub_r0-r1-r0	ror_r0-r1-r1 add_r1-r0-r2_lsr_i rsb_r0-r1-r2_ror_i
bfi_r0-r1_i_i bic_r2-r0_i bic_r2-r2_i mvn_r1-r2 bic_r2-r1_i	bic_r2-r0_i mvn_r1-r2 bic_r2-r1_i
tst_r0_i add_ne_r1-r2-r2 add_eq_r1-r1-r1 bic_r3-r3-r1 bic_r2-r3_i rsb_r1-r2_i add_r1-r1_i	tst_r0_i sub_ne_r1-r2-r1_lsl_i bic_r3-r3-r1_ror_i bic_r2-r3_i rsb_r1-r2_i
bfi_r0-r1_i_i orr_r2-r2-r0 rsb_r3-r1-r2_ror_i sub_r3-r3_i mvn_r1-r3	bfi_r0-r1_i_i orr_r2-r2-r0 rsb_r3-r1-r2_ror_i rsb_r1-r3_i
cmp_r0-r1 mov_lt_r1-r2 mov_ge_r1-r2 bfi_r2-r1_i_i	bfi_r2-r2_i_i
sub_r0-r1-r0 rsb_r2-r1-r0 and_r1-r3-r1 asr_r0-r1_i mov_r3-r0 eor_r2-r3-r2	sub_r2-r0-r0_lsl_i and_r1-r3-r1 eor_r2-r2-r1_asr_i
and_r0-r1_i add_r2-r0-r0 add_r1-r3-r2_asr_i lsr_r3-r1_i bic_r1-r3-r0	and_r0-r1_i lsr_r3-r3_i bic_r1-r3-r0
cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 add_r3-r1-r1 rsb_r0-r1-r3 add_r0-r0-r0 bic_r3-r1-r0 add_r2-r0-r3_lsr_i	mvn_r1-r2 cmp_r0_i mvn_eq_r1-r0 add_r0-r1-r1 bic_r3-r1-r0 add_r2-r0-r3_lsr_i
mov_r0-r1 bic_r2-r1_i and_r3-r2-r0 lsl_r3-r3_i orr_r3-r3_i	bic_r2-r1_i lsl_r3-r2_i add_r3-r3_i
rsb_r0-r0-r1 mov_r2-r0 sub_r1-r0_i lsl_r0-r2_i rsb_r1-r0-r1 bfi_r1-r1_i_i	rsb_r0-r0-r1 sub_r1-r0_i sub_r1-r1-r0_lsl_i
tst_r0-r1 orr_ne_r1-r0-r2_asr_i lsl_r2-r2_i eor_r3-r1_i sub_r0-r2-r3_asr_i	tst_r0-r1 orr_ne_r1-r0-r2_asr_i lsl_r2-r2_i sub_r0-r2-r1_asr_i
tst_r0-r1 mvn_ne_r2-r0 bic_r3-r2_i ror_r0-r3_i mvn_r3-r0	tst_r0-r1 mvn_ne_r2-r0 bic_r3-r2_i mvn_r3-r3_ror_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 ror_r0-r1-r2 bfi_r1-r1_i_i eor_r3-r0-r1	tst_r0_i mvn_r1-r2 mvn_eq_r1-r3 ror_r0-r1-r2 eor_r3-r0-r1
and_r0-r1-r2 sub_r1-r3-r0 cmp_r1-r3 orr_cs_r3-r0-r3 asr_r3-r0-r3	and_r0-r1-r2 cmp_r0-r3 orr_cs_r3-r0-r3 asr_r3-r0-r3
mvn_r0-r1 add_r2-r0_i eor_r0-r2_i mov_r3-r0	rsb_r2-r1_i eor_r3-r2_i
eor_r0-r0-r1 sub_r2-r2-r3_lsr_i sub_r0-r2-r0_lsr_i rsb_r2-r2-r0 mov_r0-r2	eor_r0-r0-r1 sub_r0-r2-r0_lsr_i sub_r0-r0-r2
bfi_r0-r1_i_i mvn_r1-r0 bfi_r2-r1_i_i rsb_r1-r2-r3 bfi_r3-r1_i_i	mvn_r1-r0 bfi_r2-r1_i_i rsb_r1-r2-r3 bfi_r3-r1_i_i
ror_r0-r1-r2 rsb_r3-r0_i bfi_r3-r3_i_i rsb_r1-r3_i mov_r2-r1 bfi_r1-r2_i_i	ror_r0-r1-r2 rsb_r3-r0_i bfi_r3-r3_i_i rsb_r1-r3_i bfi_r1-r1_i_i
add_r0-r1-r2_lsr_i lsr_r0-r0_i mov_r2-r0 bic_r3-r2_i	add_r0-r1-r2_lsr_i lsr_r0-r0_i bic_r3-r0_i
cmp_r0-r1 mvn_cs_r1-r2 orr_r0-r2-r1 sub_r2-r2-r0	cmp_r0-r1 unk add_r2-r2_i
tst_r0-r1 eor_ne_r0-r2-r1 eor_eq_r0-r0-r3_lsr_i mov_r2-r1 and_r1-r0-r2_ror_i	tst_r0-r1 eor_ne_r0-r2-r1 eor_eq_r0-r0-r3_lsr_i and_r1-r0-r1_ror_i
add_r0-r1-r2 add_r1-r0-r0 bic_r2-r1-r0 bic_r2-r0-r2	add_r2-r2-r1
mov_r0-r1 rsb_r1-r0_i rsb_r1-r2-r1 rsb_r1-r1_i	rsb_r1-r1_i rsb_r1-r2-r1 rsb_r1-r1_i
cmp_r0_i mvn_lt_r1-r0 mvn_ge_r1-r0 bic_r2-r1_i orr_r0-r2_i	mvn_r1-r0 bic_r2-r1_i add_r0-r2_i
sub_r0-r0_i sub_r1-r0_i mov_r2-r1 and_r2-r2-r3_asr_i orr_r1-r2_i	sub_r1-r0_i and_r2-r1-r3_asr_i orr_r1-r2_i
and_r0-r1-r2_ror_i bfi_r3-r0_i_i asr_r2-r3_i bfi_r2-r2_i_i	asr_r2-r3_i bfi_r2-r2_i_i
and_r0-r1-r0 lsr_r2-r2_i bfi_r1-r0_i_i rsb_r2-r1-r2	and_r0-r1-r0 bfi_r1-r0_i_i rsb_r2-r1-r2_lsr_i
lsr_r0-r0_i and_r1-r0-r2_ror_i bic_r0-r2-r1 mvn_r3-r0	lsr_r0-r0_i and_r1-r0-r2_ror_i unk
mov_r0-r1 ror_r2-r0_i add_r0-r2-r3 rsb_r3-r3-r1 add_r1-r3-r3 and_r3-r0-r1_asr_i	add_r0-r3-r1_ror_i rsb_r3-r3-r1 add_r1-r3-r3 and_r3-r0-r1_asr_i
cmp_r0_i eor_cc_r1-r2-r3 bic_r3-r1-r3 eor_r2-r3_i mov_r1-r2	cmp_r0_i eor_cc_r1-r2-r3 bic_r3-r1-r3 eor_r1-r3_i
cmp_r0_i add_cc_r0-r1-r1_asr_i bic_r2-r0_i bfi_r1-r2_i_i	cmp_r0_i add_cc_r0-r1-r1_asr_i bfi_r1-r0_i_i
cmp_r0-r1 mvn_cc_r2-r1 orr_ls_r2-r3-r2_ror_i and_r0-r2-r3 lsr_r1-r0_i mov_r2-r1	cmp_r0-r1 orr_ls_r2-r3-r2_ror_i and_r0-r2-r3 mov_r2-r0
rsb_r0-r0-r1 tst_r1_i add_ne_r0-r0_i bic_r1-r0_i and_r1-r1_i	rsb_r0-r0-r1 tst_r1_i add_ne_r0-r0_i and_r1-r0_i
lsl_r0-r1_i mov_r2-r1 add_r1-r2-r0 lsl_r3-r1-r0	add_r3-r1-r1_lsl_i
orr_r0-r1-r0_ror_i mvn_r2-r0 bfi_r2-r2_i_i asr_r0-r3-r2	orr_r0-r1-r0_ror_i mvn_r2-r0 asr_r0-r3-r2
orr_r0-r0-r1 rsb_r1-r0_i orr_r2-r1_i and_r2-r2-r0_asr_i bfi_r0-r2_i_i	orr_r0-r0-r1 and_r2-r0-r0_lsr_i bfi_r0-r2_i_i
sub_r0-r1-r0_lsl_i mvn_r1-r2 eor_r0-r0-r1 sub_r3-r1-r0_lsr_i eor_r1-r1-r3 mov_r3-r1	sub_r0-r1-r0_lsl_i mvn_r1-r2 eor_r0-r0-r1 sub_r3-r1-r0_lsr_i eor_r3-r3-r1
cmp_r0_i add_cc_r0-r0_i add_r1-r2-r0_lsr_i lsr_r0-r1-r1 asr_r2-r2_i eor_r3-r0-r2 bic_r0-r3-r0	add_r1-r2-r0_lsr_i lsr_r0-r1-r1 asr_r2-r2_i bic_r0-r2-r0
cmp_r0_i and_cs_r0-r1-r2_asr_i sub_r1-r3-r1 add_r1-r1-r1_lsl_i and_r3-r1_i add_r3-r0-r3	cmp_r0_i and_cs_r0-r1-r2_asr_i rsb_r1-r3-r1 and_r3-r1_i add_r3-r0-r3
bic_r0-r0-r1 bfi_r2-r2_i_i bfi_r3-r2_i_i orr_r1-r3_i lsr_r3-r1-r0	bic_r0-r0-r1 bfi_r3-r2_i_i orr_r1-r3_i lsr_r3-r1-r0
tst_r0-r1 and_eq_r0-r0_i bfi_r0-r0_i_i rsb_r2-r0-r3 mvn_r1-r2 mov_r0-r1	tst_r0-r1 and_eq_r0-r0_i bfi_r0-r0_i_i rsb_r2-r0-r3 mvn_r0-r2
tst_r0-r1 rsb_ne_r2-r2-r0_lsl_i rsb_r0-r3-r2 mvn_r2-r0 sub_r2-r3-r2	tst_r0-r1 rsb_ne_r2-r2-r0_lsl_i add_r2-r2_i
add_r0-r1_i lsl_r2-r0_i asr_r1-r2_i bfi_r1-r1_i_i	add_r0-r1_i lsl_r2-r0_i asr_r1-r2_i
cmp_r0-r1 mov_ls_r1-r2 mov_hi_r1-r0 bic_r0-r1_i	cmp_r0-r1 eor_ls_r0-r2_i bic_r0-r0_i
orr_r0-r1-r2_lsr_i bic_r0-r0_i orr_r1-r0_i add_r1-r1_i	orr_r0-r1-r2_lsr_i orr_r1-r0_i add_r1-r1_i
bfi_r0-r1_i_i rsb_r1-r2_i bic_r0-r0-r1 bic_r0-r0-r1 bic_r3-r3-r0 asr_r2-r3_i	rsb_r1-r2_i bic_r0-r0-r1 bic_r3-r3-r0 asr_r2-r3_i
mvn_r0-r1 tst_r1-r0 mov_eq_r2-r1 orr_r1-r3-r2 rsb_r0-r1_i	orr_r1-r3-r1 rsb_r0-r1_i
cmp_r0-r1 rsb_ls_r0-r2-r1 bic_r2-r1_i eor_r0-r2-r0 eor_r1-r1-r2 sub_r3-r1-r0 mov_r0-r3	cmp_r0-r1 rsb_ls_r0-r2-r1 bic_r2-r1_i eor_r0-r2-r0 eor_r1-r1-r2 sub_r0-r1-r0
mov_r0-r1 ror_r0-r0_i bfi_r1-r0_i_i ror_r2-r1_i eor_r3-r2_i	ror_r0-r1_i bfi_r1-r0_i_i ror_r2-r1_i eor_r3-r2_i
cmp_r0_i add_ls_r1-r1-r2 add_ls_r1-r1-r0_asr_i bfi_r0-r1_i_i mvn_r1-r0 asr_r0-r1_i	mvn_r0-r0_asr_i
mov_r0-r1 lsl_r1-r0-r2 lsl_r1-r0-r1 bic_r1-r3-r1 bfi_r1-r1_i_i	lsl_r0-r1-r2 bic_r1-r3-r1_lsl-r0
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r3 eor_r1-r2_i lsr_r0-r1_i	mvn_r2-r1 tst_r0-r1 mvn_cs_r2-r3 lsr_r0-r2_i
ror_r0-r1-r1 rsb_r2-r1-r0 eor_r0-r2_i add_r0-r0-r0 and_r0-r0_i bfi_r3-r0_i_i bic_r1-r3_i	bic_r1-r3_i
ror_r0-r1-r2 sub_r3-r0_i bfi_r1-r0_i_i bic_r2-r0-r1 mov_r1-r3 rsb_r1-r2-r1 add_r3-r1-r1_lsl_i	ror_r0-r1-r2 sub_r3-r0_i bfi_r1-r0_i_i bic_r2-r0-r1 rsb_r1-r2-r3 add_r3-r1-r1_lsl_i
eor_r0-r1_i add_r2-r1-r0_lsr_i asr_r1-r3-r3 bic_r3-r2_i bfi_r2-r2_i_i add_r1-r3-r1 asr_r3-r2_i lsl_r2-r3-r1	eor_r0-r1_i add_r2-r1-r0_lsr_i asr_r1-r3-r3 bic_r3-r2_i add_r1-r3-r1 asr_r3-r2_i lsl_r2-r3-r1
bic_r0-r0-r1 mov_r2-r0 cmp_r2_i mov_ls_r1-r2 sub_r2-r1_i	bic_r2-r0-r1 cmp_r2_i mov_ls_r1-r2 sub_r2-r1_i
bic_r0-r1_i tst_r2-r0 sub_ne_r3-r2-r3_lsl_i orr_r1-r3_i bic_r3-r3-r1	sub_r3-r1-r1
bic_r0-r1-r2 tst_r1_i rsb_ne_r2-r1-r0_lsl_i eor_r2-r2-r0 mov_r3-r2 sub_r3-r3_i	bic_r0-r1-r2 tst_r1_i rsb_ne_r2-r1-r0_lsl_i eor_r2-r2-r0 sub_r3-r2_i
bfi_r0-r1_i_i bic_r2-r2_i add_r3-r0-r2_asr_i rsb_r0-r1-r3 bfi_r1-r2_i_i asr_r3-r0_i bic_r3-r1-r3	bfi_r0-r1_i_i bic_r2-r2_i add_r3-r0-r2_asr_i rsb_r0-r1-r3 bfi_r1-r2_i_i bic_r3-r1-r0_asr_i
asr_r0-r1-r0 add_r2-r1-r0 mvn_r0-r2 rsb_r1-r0-r1 orr_r3-r1-r3 rsb_r0-r3_i	mvn_r2-r1_asr-r0 rsb_r1-r2-r1_lsl_i orr_r3-r1-r3 rsb_r0-r3_i
cmp_r0-r1 rsb_ls_r1-r0_i rsb_hi_r1-r2-r0 asr_r3-r1_i orr_r3-r3_i and_r2-r3_i orr_r2-r3-r2	cmp_r0-r1 rsb_ne_r1-r2-r0 rsb_ls_r1-r0_i asr_r3-r1_i orr_r2-r3_i
cmp_r0_i and_lt_r0-r1_i and_ge_r0-r1-r0_lsl_i asr_r1-r0_i asr_r1-r1_i mov_r2-r1	bic_r1-r1-r0_asr_i and_r0-r1-r0_lsl_i mov_r2-r0_asr_i
add_r0-r1-r2 sub_r0-r0-r1_ror_i mov_r3-r0 mov_r1-r0 sub_r2-r0-r3 asr_r2-r1-r2 bfi_r0-r3_i_i orr_r3-r0-r2	add_r0-r1-r2 sub_r0-r0-r1_ror_i and_r3-r0_i orr_r3-r0-r3_ror_i
tst_r0-r1 sub_eq_r0-r2-r1 lsr_r3-r0_i bfi_r3-r3_i_i tst_r2-r3 add_ne_r2-r0_i mvn_r1-r2	tst_r0-r1 sub_eq_r0-r2-r1 lsr_r3-r0_i tst_r2-r3 add_ne_r2-r0_i mvn_r1-r2
eor_r0-r1-r0_ror_i and_r0-r2-r0_lsr_i rsb_r0-r0-r2 asr_r2-r1_i bic_r1-r0_i and_r0-r1-r0_lsr_i and_r3-r0-r2	eor_r0-r1-r0_ror_i bic_r0-r2-r0_lsr_i asr_r2-r1_i bic_r1-r0_i and_r0-r1-r0_lsr_i and_r3-r0-r2
tst_r0-r1 mov_eq_r1-r2 tst_r3-r0 mov_ne_r3-r1 lsl_r2-r1_i eor_r1-r3-r2	tst_r0-r1 mov_eq_r1-r2 tst_r3-r0 mov_ne_r3-r1 eor_r1-r3-r1_lsl_i
bfi_r0-r1_i_i rsb_r0-r2-r0_asr_i eor_r1-r0_i tst_r0-r2 eor_ne_r2-r1_i orr_r1-r2_i	rsb_r0-r2-r0_asr_i tst_r0-r2 orr_ne_r2-r0_i orr_r1-r2_i
tst_r0-r1 add_ne_r0-r1-r1_ror_i mov_r2-r0 lsl_r0-r2_i eor_r2-r0-r2	tst_r0-r1 add_ne_r0-r1-r1_ror_i eor_r2-r0-r0_lsl_i
eor_r0-r1-r0 cmp_r2-r3 rsb_cc_r2-r2-r0 lsl_r3-r2_i rsb_r3-r3-r2 ror_r0-r3_i	eor_r0-r1-r0 cmp_r2-r3 rsb_cc_r2-r2-r0 rsb_r3-r2_i ror_r0-r3_i
cmp_r0-r1 and_ge_r2-r3-r1_asr_i tst_r2-r1 orr_ne_r1-r2-r1 orr_eq_r1-r2-r1_lsr_i bic_r1-r1-r2	cmp_r0-r1 and_ge_r2-r3-r1_asr_i tst_r2-r1 orr_eq_r1-r2-r1_lsr_i bic_r1-r1-r2
cmp_r0_i sub_cs_r1-r1-r2 eor_r2-r1-r3 bfi_r1-r0_i_i sub_r3-r2-r1_asr_i eor_r3-r3_i add_r2-r2-r3_lsr_i	cmp_r0_i sub_cs_r1-r1-r2 eor_r2-r1-r3 sub_r3-r2-r1_asr_i eor_r3-r3_i add_r2-r2-r3_lsr_i
cmp_r0-r1 mvn_eq_r2-r0 tst_r0_i eor_ne_r2-r3-r2_lsr_i asr_r3-r2_i mov_r1-r3	cmp_r0-r1 mvn_eq_r2-r0 tst_r0_i eor_ne_r2-r3-r2_lsr_i asr_r1-r2_i
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r2 orr_r0-r3_i bfi_r0-r0_i_i orr_r0-r0-r1	bic_r2-r2_i unk
and_r0-r1-r2 bic_r2-r2-r0 sub_r1-r3_i mov_r3-r2 add_r1-r3-r1_ror_i add_r1-r1_i sub_r2-r1_i bfi_r0-r2_i_i	and_r0-r1-r2 bic_r2-r2-r0 sub_r3-r3_i add_r1-r2-r3_ror_i bfi_r0-r1_i_i
cmp_r0-r1 add_lt_r1-r0-r1 sub_r2-r1-r0 asr_r2-r2_i eor_r3-r0-r2 rsb_r2-r3_i bic_r0-r3-r2	cmp_r0-r1 add_lt_r1-r0-r1 sub_r2-r1-r0 eor_r3-r0-r2_asr_i rsb_r2-r3_i bic_r0-r3-r2
tst_r0-r1 add_eq_r0-r2-r0_ror_i mov_r2-r1 bic_r2-r2-r0 bfi_r3-r1_i_i rsb_r2-r2-r0_ror_i eor_r1-r3-r2_asr_i	tst_r0-r1 add_eq_r0-r2-r0_ror_i bfi_r3-r1_i_i bic_r2-r1-r0 rsb_r2-r2-r0_ror_i eor_r1-r3-r2_asr_i
mvn_r0-r1 tst_r2-r3 rsb_eq_r3-r1_i tst_r2-r1 orr_ne_r2-r0-r3 sub_r0-r3-r2_ror_i	tst_r2-r3 rsb_ls_r3-r1_i tst_r2-r1 unk sub_r0-r3-r2_ror_i
cmp_r0-r1 mvn_eq_r2-r3 rsb_ls_r2-r2-r0 rsb_r0-r1-r3_asr_i mvn_r3-r0 and_r3-r2-r3	cmp_r0-r1 mvn_eq_r2-r3 rsb_ls_r2-r2-r0 rsb_r0-r1-r3_asr_i bic_r3-r2-r0
add_r0-r0_i tst_r0-r1 and_eq_r1-r1-r2 mov_eq_r1-r2 mov_r3-r1	add_r0-r0_i tst_r0-r1 mov_ge_r1-r2 mov_r3-r1
orr_r0-r1_i rsb_r1-r1-r2_ror_i sub_r0-r0-r2_asr_i ror_r3-r1_i lsr_r1-r3_i orr_r2-r1-r0	orr_r0-r1_i rsb_r1-r1-r2_ror_i sub_r0-r0-r2_asr_i ror_r3-r1_i orr_r2-r0-r3_lsr_i
bic_r0-r1-r2 bic_r3-r0_i mvn_r0-r1 tst_r0-r3 mvn_ne_r0-r1 bfi_r1-r0_i_i	eor_r1-r1_i
asr_r0-r1_i rsb_r0-r2-r0 mvn_r3-r1 add_r3-r3-r0 asr_r0-r3_i mvn_r3-r0	rsb_r0-r2-r1_asr_i rsb_r3-r0-r1 asr_r3-r3_i
lsl_r0-r1-r0 sub_r1-r2-r0_lsl_i eor_r3-r2_i lsl_r0-r3-r1 cmp_r3-r0 add_ge_r0-r0_i sub_r3-r0_i	eor_r3-r2_i lsl_r0-r3-r2 cmp_r3-r0 add_ge_r0-r0_i sub_r3-r0_i
eor_r0-r1_i lsl_r1-r2-r2 sub_r3-r1_i lsr_r3-r3-r3 mvn_r1-r0 bic_r1-r3-r1 rsb_r0-r1_i lsl_r2-r0-r0	eor_r0-r1_i lsl_r1-r2-r2 sub_r3-r1_i lsr_r3-r3-r3 and_r1-r0-r3 rsb_r0-r1_i lsl_r2-r0-r0
orr_r0-r1-r0_lsr_i bfi_r2-r0_i_i mov_r0-r1 lsl_r1-r0-r2 add_r3-r2_i bic_r1-r1-r3	orr_r0-r1-r0_lsr_i bfi_r2-r0_i_i lsl_r1-r1-r2 add_r3-r2_i bic_r1-r1-r3
eor_r0-r1_i mvn_r2-r0 add_r2-r2_i cmp_r1-r2 eor_cc_r2-r3-r1_asr_i mov_r1-r2 and_r1-r1_i	eor_r0-r1_i rsb_r2-r0_i cmp_r1-r2 eor_ls_r2-r3-r0_ror_i and_r1-r2_i
bfi_r0-r1_i_i orr_r2-r0-r3 lsl_r1-r0-r2 ror_r0-r1_i orr_r1-r1-r0 lsl_r3-r1_i	bfi_r0-r1_i_i orr_r2-r0-r3 lsl_r1-r0-r2 orr_r1-r1-r1_ror_i lsl_r3-r1_i
add_r0-r0-r1_lsr_i and_r1-r0_i mov_r2-r1 orr_r3-r2-r1_ror_i bfi_r1-r3_i_i orr_r1-r1-r3	add_r0-r0-r1_ror_i and_r1-r0_i add_r1-r1-r1_ror_i
rsb_r0-r0-r1_lsl_i tst_r1-r0 sub_eq_r2-r1-r3 lsr_r2-r2_i orr_r1-r2-r1 rsb_r1-r1-r0	rsb_r0-r0-r1_lsl_i tst_r1-r0 sub_eq_r2-r1-r3 orr_r1-r1-r2_lsr_i rsb_r1-r1-r0
eor_r0-r0_i mov_r1-r2 ror_r3-r0_i asr_r1-r1-r3 and_r3-r2-r1_ror_i bfi_r2-r3_i_i	ror_r3-r0_i asr_r1-r2-r3 and_r3-r2-r1_ror_i bfi_r2-r3_i_i
lsr_r0-r1_i lsl_r0-r0_i cmp_r0_i mvn_ne_r2-r0 ror_r3-r2_i add_r2-r3-r3	mov_r0-r1_ror_i mvn_r2-r0_lsl_i ror_r3-r2_i add_r2-r3-r3
sub_r0-r0-r1_lsl_i bfi_r0-r0_i_i bfi_r1-r0_i_i sub_r1-r2-r1 bfi_r1-r1_i_i rsb_r2-r1_i and_r2-r2-r1	bfi_r1-r0_i_i sub_r1-r2-r1 rsb_r2-r1_i and_r2-r2-r1
lsr_r0-r1_i orr_r2-r1-r2 mov_r1-r0 add_r0-r2_i sub_r2-r2-r0 rsb_r0-r2-r1_lsr_i lsr_r0-r0_i	mov_r1-r1_lsr_i add_r0-r1_i lsr_r0-r0_i
cmp_r0-r1 and_hi_r0-r0-r1 tst_r2_i rsb_ne_r0-r0-r2 sub_r1-r0_i asr_r2-r1_i mvn_r0-r2	cmp_r0-r1 and_hi_r0-r0-r1 tst_r2_i rsb_ne_r0-r0-r2 sub_r2-r0_i mvn_r0-r2_asr_i
orr_r0-r0-r1 mvn_r2-r0 mov_r1-r2 add_r3-r1-r3_ror_i bfi_r2-r1_i_i eor_r3-r2-r3_asr_i rsb_r0-r3-r2	orr_r0-r0-r1 mvn_r2-r0 add_r3-r2-r3_ror_i bfi_r2-r2_i_i eor_r3-r2-r3_asr_i rsb_r0-r3-r2
tst_r0_i add_ne_r1-r0-r1 orr_r0-r1_i add_r2-r3-r2 rsb_r1-r2-r0_lsr_i cmp_r2-r1 mov_ne_r1-r2 bfi_r3-r1_i_i	add_r2-r3-r2 bfi_r3-r2_i_i
sub_r0-r1_i add_r2-r0_i orr_r0-r3-r1 cmp_r0_i sub_ne_r3-r2-r0_ror_i bic_r0-r3-r0	add_r2-r1_i orr_r0-r3-r1 cmp_r0_i sub_ne_r3-r2-r0_ror_i bic_r0-r3-r0
tst_r0_i sub_ne_r0-r1_i sub_eq_r0-r1-r0 orr_r1-r0-r2_lsl_i and_r0-r1_i orr_r0-r0_i	mov_r0_i
tst_r0-r1 orr_eq_r2-r0-r2_lsr_i eor_r1-r2-r1 eor_r0-r1-r2 orr_r3-r3-r0 rsb_r0-r3-r1 ror_r3-r0_i mov_r1-r3	tst_r0-r1 orr_eq_r2-r0-r2_lsr_i eor_r1-r2-r1 eor_r0-r1-r2 orr_r3-r3-r0 rsb_r0-r3-r1 mov_r1-r0_ror_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 mvn_r3-r1 bic_r1-r1_i tst_r0-r2 rsb_eq_r2-r1-r3 sub_r3-r3-r2_ror_i	mvn_r2-r3 tst_r0-r2 mvn_r3-r1 bic_cs_r1-r1_i rsb_cs_r2-r1-r3 sub_r3-r3-r2_ror_i
tst_r0-r1 rsb_eq_r2-r3_i bfi_r3-r3_i_i add_r1-r3-r2 bic_r1-r1-r2 lsl_r2-r3-r2 bfi_r0-r1_i_i add_r1-r2-r0 mov_r3-r1	tst_r0-r1 rsb_eq_r2-r3_i bfi_r3-r3_i_i add_r1-r3-r2 bic_r1-r1-r2 lsl_r2-r3-r2 bfi_r0-r1_i_i add_r3-r2-r0
and_r0-r1_i and_r2-r0-r2 asr_r1-r2_i tst_r0-r2 and_ne_r2-r2-r1 add_r2-r2_i	mov_r2_i
tst_r0-r1 orr_ne_r1-r1-r0 and_r2-r1_i mov_r1-r2 add_r2-r1_i ror_r0-r2_i orr_r0-r0_i	tst_r0-r1 orr_ne_r1-r1-r0 and_r2-r1_i add_r2-r2_i ror_r0-r2_i orr_r0-r0_i
tst_r0-r1 sub_eq_r2-r3-r0 bic_r2-r2-r0 tst_r0-r2 add_ne_r1-r3-r2 ror_r2-r1-r3	ror_r2-r1-r3
tst_r0_i mov_eq_r0-r1 sub_ne_r0-r0-r1 mvn_r1-r2 ror_r0-r0_i orr_r2-r1-r0	tst_r0_i orr_cs_r0-r1-r1 sub_ne_r0-r0-r1 ror_r0-r0_i unk
cmp_r0_i sub_cc_r1-r0_i sub_cs_r1-r0-r2 bic_r0-r0-r1 mvn_r3-r0 bfi_r3-r3_i_i bfi_r3-r3_i_i	cmp_r0_i sub_cc_r1-r0_i sub_cs_r1-r0-r2 unk bfi_r3-r3_i_i bfi_r3-r3_i_i
mov_r0-r1 bic_r2-r2_i rsb_r0-r0_i lsr_r1-r2_i eor_r2-r3-r0 lsr_r1-r1-r2 bic_r1-r1_i	rsb_r0-r1_i lsr_r1-r2_i eor_r2-r0-r3 lsr_r1-r1-r2 bic_r1-r1_i
mov_r0-r1 bic_r2-r0-r1 ror_r1-r2-r0 tst_r3-r1 add_eq_r1-r1-r0_ror_i bfi_r3-r1_i_i	bfi_r3-r1_i_i
tst_r0-r1 eor_eq_r1-r0_i bfi_r2-r1_i_i rsb_r2-r2-r1_lsl_i bfi_r3-r2_i_i	rsb_r2-r2-r1_lsl_i bfi_r3-r2_i_i
bic_r0-r1-r0 eor_r2-r2-r0_ror_i lsr_r2-r2_i eor_r0-r0-r2 add_r3-r0_i mvn_r1-r3 ror_r0-r1_i	bic_r0-r1-r0 eor_r2-r2-r0_ror_i eor_r0-r0-r2_lsr_i add_r3-r0_i mvn_r0-r3_ror_i
tst_r0-r1 add_eq_r1-r0-r0 sub_ne_r1-r0-r2 and_r0-r2_i mvn_r2-r1 orr_r2-r2-r0	tst_r0-r1 add_eq_r1-r0-r0 sub_ne_r1-r0-r2 and_r0-r2_i unk
add_r0-r0_i add_r1-r0-r2 asr_r3-r1-r2 add_r2-r1-r3_lsr_i mvn_r3-r2 sub_r3-r3-r2 sub_r0-r3-r2 orr_r1-r0_i	add_r0-r0_i add_r1-r0-r2 asr_r3-r1-r2 add_r2-r1-r3_lsr_i mvn_r3-r2 sub_r0-r3-r2_lsl_i orr_r1-r0_i
mov_r0-r1 bfi_r1-r2_i_i sub_r1-r1-r2 eor_r1-r2-r1 bic_r1-r0-r1 bfi_r2-r1_i_i	unk
tst_r0-r1 orr_ne_r1-r0-r2 orr_eq_r1-r2_i mov_r0-r1 bic_r1-r0_i mvn_r3-r1	tst_r0-r1 orr_ne_r1-r0-r2 orr_cs_r1-r2_i bic_r1-r1_i mvn_r3-r1
lsr_r0-r0-r1 tst_r1-r0 eor_ne_r2-r3-r1 lsl_r3-r2-r2 mov_r2-r3 orr_r1-r2_i bic_r0-r1_i	lsr_r0-r0-r1 tst_r1-r0 eor_ne_r2-r3-r1 lsl_r3-r2-r2 bic_r0-r3_i
eor_r0-r1-r0_ror_i tst_r0-r2 rsb_ne_r0-r1-r2 rsb_r1-r0_i add_r0-r1_i	eor_r0-r1-r0_ror_i tst_r0-r2 rsb_ne_r0-r1-r2 rsb_r0-r0_i
tst_r0-r1 sub_ne_r1-r2-r0_lsl_i asr_r2-r3-r0 ror_r3-r2-r1 bic_r2-r3_i sub_r3-r1-r2_lsr_i bic_r3-r3_i bfi_r0-r3_i_i	unk
and_r0-r1_i cmp_r2-r0 eor_ne_r2-r2_i bic_r3-r2_i orr_r0-r3_i mov_r1-r0 mov_r0-r1	bic_r3-r2_i orr_r0-r3_i
mvn_r0-r1 bic_r2-r0-r1 orr_r0-r2-r1_lsl_i bic_r2-r0_i eor_r2-r2-r0 bfi_r1-r2_i_i	mvn_r0-r1 bfi_r1-r0_i_i
bic_r0-r1-r0 ror_r2-r1-r2 bic_r0-r2-r0 ror_r0-r0_i bic_r0-r0_i mov_r3-r0 asr_r3-r3-r3	bic_r0-r1-r0 ror_r2-r1-r2 bic_r0-r2-r0 ror_r0-r0_i bic_r3-r0_i asr_r3-r3-r3
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 lsr_r1-r2_i mvn_r2-r1 orr_r1-r2-r3	unk
tst_r0-r1 rsb_eq_r0-r2-r1 tst_r2_i add_ne_r1-r3-r3_asr_i add_eq_r1-r2-r0 eor_r1-r1_i asr_r2-r1_i	tst_r0-r1 rsb_eq_r0-r2-r1 tst_r2_i add_ne_r1-r3-r3_asr_i add_eq_r1-r2-r0 asr_r2-r1_i
ror_r0-r1-r2 rsb_r2-r3-r2 ror_r0-r0-r2 tst_r0-r3 and_ne_r3-r3_i mvn_r1-r3 mvn_r0-r1	ror_r0-r1-r2 rsb_r2-r3-r2 ror_r0-r0-r2 tst_r0-r3 and_ne_r3-r3_i mov_r0-r3_ror_i
bic_r0-r1-r0 bfi_r2-r1_i_i cmp_r3-r0 add_ne_r3-r0-r2_asr_i orr_r3-r3-r0 orr_r0-r1-r3_asr_i mvn_r1-r0	bic_r0-r1-r0 cmp_r3-r0 add_ne_r3-r0-r2_asr_i orr_r3-r3-r0 orr_r0-r1-r3_asr_i mvn_r1-r0
rsb_r0-r0_i sub_r0-r1-r0_lsl_i rsb_r1-r0_i asr_r1-r1_i lsl_r0-r1_i bfi_r2-r0_i_i	rsb_r1-r1_i asr_r1-r1_i lsl_r0-r1_i bfi_r2-r0_i_i
mvn_r0-r1 tst_r2-r0 mvn_ne_r3-r2 sub_r1-r2-r3 rsb_r1-r2-r1	mvn_r0-r1 tst_r2-r0 mvn_ne_r3-r2 rsb_r1-r3_i
cmp_r0-r1 mvn_hi_r0-r1 mov_r2-r3 add_r2-r0-r2 cmp_r0-r2 mov_lt_r2-r0 mvn_r3-r2	cmp_r0-r1 mvn_hi_r0-r1 add_r2-r0-r3 cmp_r0-r2 mov_lt_r2-r0 mvn_r3-r2
cmp_r0-r1 add_lt_r2-r2-r2 add_ge_r2-r1-r2_lsl_i bic_r0-r2_i lsl_r3-r0-r0 tst_r3_i add_ne_r1-r3_i bic_r1-r3-r1 ror_r0-r3-r1	cmp_r0-r1 add_lt_r2-r2-r2 add_ge_r2-r1-r2_lsl_i bic_r0-r2_i lsl_r0-r0-r0
tst_r0-r1 mvn_ne_r0-r2 lsr_r2-r0_i and_r3-r2_i and_r1-r3_i rsb_r3-r1_i	tst_r0-r1 mvn_ne_r0-r2 lsr_r2-r0_i and_r1-r2_i rsb_r3-r1_i
bfi_r0-r1_i_i tst_r2-r1 eor_eq_r1-r1-r3 rsb_r0-r1-r0_ror_i bic_r3-r0-r3 and_r3-r3_i	tst_r1-r2 eor_eq_r1-r1-r3 rsb_r0-r1-r0_ror_i bic_r3-r0-r3 and_r3-r3_i
add_r0-r1-r2 add_r1-r0-r2 add_r1-r0-r1 sub_r3-r1_i rsb_r3-r1-r3 lsr_r1-r3-r3	sub_r1-r3-r3
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 bic_r3-r1_i orr_r0-r3_i lsr_r2-r0_i	mvn_r1-r2 lsr_r2-r1_i
orr_r0-r1-r2 bic_r2-r0_i mov_r3-r1 ror_r2-r2_i sub_r0-r0_i rsb_r0-r0-r2 eor_r3-r3-r0	orr_r0-r1-r2 bic_r4-r0_i sub_r0-r0-r4_ror_i rsb_r0-r0_i eor_r3-r1-r0
cmp_r0-r1 add_ne_r1-r2-r2 add_r0-r1_i bfi_r2-r3_i_i and_r1-r0-r2_ror_i and_r1-r1-r3_lsr_i	cmp_r0-r1 add_ne_r1-r2-r2 add_r0-r1_i and_r1-r0-r2_ror_i and_r1-r1-r3_lsr_i
cmp_r0-r1 sub_lt_r1-r2-r3_asr_i sub_ge_r1-r3-r1_lsr_i mov_r3-r1 mvn_r2-r3 bic_r0-r2_i rsb_r2-r2-r0 lsl_r2-r2-r0 and_r1-r2_i	cmp_r0-r1 sub_lt_r1-r2-r3_asr_i sub_ge_r1-r3-r1_lsr_i eor_r2-r1_i bic_r0-r2_i rsb_r2-r2-r0 lsl_r2-r2-r0 and_r1-r2_i
cmp_r0-r1 mvn_hi_r1-r0 add_r0-r1_i and_r0-r0-r1 mov_r1-r0 bfi_r2-r1_i_i mov_r1-r2	cmp_r0-r1 mvn_hi_r1-r0 and_r0-r1-r1_lsl_i bfi_r2-r0_i_i mov_r1-r2
rsb_r0-r1-r0 bic_r2-r0_i ror_r3-r1_i bic_r1-r3_i bic_r0-r2_i lsl_r1-r1-r0	rsb_r0-r1-r0 bic_r2-r0_i ror_r3-r1_i bic_r1-r3_i lsl_r1-r1-r2
bic_r0-r1-r0 eor_r1-r0_i mvn_r2-r1 lsl_r0-r2_i asr_r3-r0_i bic_r2-r3_i sub_r0-r2_i	unk asr_r3-r0_i bic_r2-r3_i sub_r0-r2_i
cmp_r0_i rsb_ne_r0-r1-r2_ror_i rsb_eq_r0-r0-r3_lsr_i eor_r1-r0-r3_lsr_i rsb_r3-r3-r1 mov_r2-r1 rsb_r3-r3-r2_asr_i	cmp_r0_i rsb_ne_r0-r1-r2_ror_i rsb_eq_r0-r0-r3_lsr_i eor_r1-r0-r3_lsr_i rsb_r3-r3-r1 rsb_r3-r3-r1_asr_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 asr_r2-r2-r3 tst_r3-r0 orr_ne_r3-r1-r2 bfi_r0-r3_i_i	asr_r2-r0-r3 tst_r3-r0 orr_ne_r3-r1-r2 bfi_r0-r3_i_i
add_r0-r1-r0 eor_r2-r2-r0 and_r1-r0_i eor_r3-r1-r2 sub_r3-r3-r0 bfi_r3-r3_i_i lsr_r2-r3_i and_r0-r0-r2	add_r0-r0-r1 bic_r1-r0_i eor_r2-r1-r2 rsb_r3-r0-r2 and_r0-r0-r3_lsr_i
lsl_r0-r1_i add_r1-r0_i bfi_r2-r1_i_i eor_r3-r2_i bic_r1-r2_i asr_r0-r2-r3 rsb_r3-r1-r0	unk eor_r0-r2_i rsb_r3-r2-r2_asr-r0
bic_r0-r1_i bic_r0-r0-r2 rsb_r3-r0-r3 bfi_r1-r3_i_i bic_r3-r2-r1 asr_r1-r3-r3	bfi_r1-r3_i_i bic_r3-r2-r1 asr_r1-r3-r3
eor_r0-r1_i cmp_r2-r3 add_lt_r1-r0-r0_lsl_i lsr_r1-r1_i asr_r1-r1_i	eor_r0-r1_i cmp_r2-r3 add_lt_r1-r0-r0_lsl_i lsr_r1-r1_i
cmp_r0_i mvn_lt_r1-r0 mvn_ge_r1-r2 eor_r0-r0-r1_lsr_i orr_r3-r0_i and_r0-r0_i asr_r2-r0-r3 sub_r2-r3-r2 lsl_r1-r2_i bic_r2-r2-r1	mvn_r1-r0 cmp_r0_i mvn_ge_r1-r2 eor_r0-r0-r1_lsr_i orr_r3-r0_i bic_r2-r3-r3_lsl_i
and_r0-r1_i bic_r0-r0_i bfi_r2-r3_i_i sub_r3-r2_i ror_r2-r0_i ror_r1-r2-r3 bfi_r0-r1_i_i add_r0-r2-r0_lsl_i	rsb_r0-r1-r1
and_r0-r1-r2 and_r3-r0-r1 sub_r1-r2-r1_lsr_i cmp_r2-r1 add_ge_r1-r3-r1 sub_r0-r1-r3_asr_i	and_r3-r2-r1 sub_r1-r2-r1_lsr_i cmp_r2-r1 add_ge_r1-r3-r1 sub_r0-r1-r3_asr_i
tst_r0_i orr_ne_r0-r0-r1 bic_r2-r0_i eor_r3-r2_i mvn_r2-r3 bic_r2-r2_i	tst_r0_i orr_ne_r0-r0-r1 eor_r3-r0_i mvn_r2-r3 bic_r2-r2_i
tst_r0_i eor_eq_r1-r1_i orr_eq_r1-r1_i sub_r1-r1_i mov_r2-r3 and_r0-r1-r2 add_r2-r0-r0_lsr_i sub_r1-r0-r2	tst_r0_i eor_eq_r1-r1_i orr_eq_r1-r1_i sub_r1-r1_i and_r0-r3-r1 add_r2-r0-r0_lsr_i sub_r1-r0-r2
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r3 asr_r3-r1-r0 mvn_r1-r3 add_r2-r3_i lsl_r2-r1-r2 and_r0-r2-r1 mov_r2-r0 and_r1-r1-r2	cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r3 asr_r3-r1-r0 mvn_r1-r3 add_r2-r3_i lsl_r2-r1-r2 and_r1-r1-r2
cmp_r0-r1 orr_ge_r2-r3-r2 eor_r0-r2_i bic_r1-r0_i eor_r0-r1_i add_r2-r0-r0_lsr_i	cmp_r0-r1 orr_ge_r2-r3-r2 eor_r0-r2_i orr_r0-r0_i add_r2-r0-r2_lsr_i
rsb_r0-r0-r1_lsr_i mov_r1-r2 sub_r0-r3-r0_asr_i asr_r3-r0_i rsb_r2-r1-r3 mov_r1-r2	rsb_r0-r0-r1_lsr_i sub_r0-r3-r0_asr_i rsb_r1-r2-r0_asr_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r1 orr_r3-r2-r1_asr_i tst_r1-r0 mov_ne_r0-r3 lsl_r1-r0_i	mvn_r2-r3 orr_r3-r2-r1_lsr_i tst_r0-r1 mov_ne_r0-r3 lsl_r1-r0_i
mvn_r0-r1 lsr_r1-r0_i sub_r0-r0_i eor_r2-r0-r1 asr_r2-r2_i orr_r3-r2-r0 sub_r1-r3_i bic_r3-r3-r1	mvn_r2-r1 sub_r0-r2_i eor_r2-r0-r2_lsr_i orr_r3-r0-r2_asr_i sub_r1-r3_i bic_r3-r3-r1
tst_r0-r1 rsb_ne_r0-r1-r2_lsl_i rsb_r3-r3-r1_asr_i orr_r2-r3-r0 tst_r2-r0 mov_eq_r1-r3 asr_r3-r1_i lsr_r3-r3_i	tst_r0-r1 rsb_ne_r0-r1-r2_lsl_i rsb_r3-r3-r1_asr_i tst_r0-r0 mov_eq_r1-r3 asr_r3-r1_i lsr_r3-r3_i
mvn_r0-r1 ror_r2-r2-r0 mvn_r3-r0 sub_r1-r1-r3 bic_r3-r1-r2 add_r3-r3_i	mov_r3_i
sub_r0-r1-r0 mvn_r2-r1 add_r1-r0-r1 add_r0-r1-r2 sub_r0-r0-r2 asr_r2-r0_i rsb_r3-r0-r2	rsb_r3-r0-r1_lsl_i rsb_r3-r3-r3_asr_i
eor_r0-r1-r0_asr_i bic_r2-r3-r2 mov_r1-r2 add_r3-r0_i asr_r2-r0-r1 rsb_r2-r2-r3_lsr_i	eor_r0-r1-r0_asr_i bic_r2-r3-r2 asr_r2-r0-r2 add_r3-r0_i rsb_r2-r2-r3_lsr_i
mvn_r0-r1 lsr_r1-r2_i lsl_r2-r1_i bic_r3-r1-r0 bfi_r1-r2_i_i lsl_r1-r1-r3	and_r0-r1-r2_ror_i mov_r1-r2_lsr_i unk lsl_r1-r1-r0
cmp_r0-r1 and_ne_r0-r0_i sub_r1-r0_i mov_r2-r1 mvn_r1-r2 add_r0-r1_i and_r3-r1-r0_lsr_i	cmp_r0-r1 and_ne_r0-r0_i rsb_r1-r0_i add_r0-r1_i and_r3-r1-r0_lsr_i
mov_r0-r1 cmp_r0-r2 orr_ls_r1-r3-r2_lsr_i orr_hi_r1-r3_i orr_r3-r0-r1	cmp_r1-r2 orr_r0-r3_i orr_ls_r0-r3-r2_lsr_i orr_r3-r0-r1
rsb_r0-r1-r2 lsl_r1-r0_i bic_r3-r1_i bic_r1-r3_i bfi_r1-r1_i_i bic_r2-r1_i mvn_r0-r2 mov_r1-r0	rsb_r0-r1-r2 mvn_r1-r0_lsl_i
cmp_r0-r1 eor_ne_r2-r1_i bic_r3-r2_i mov_r1-r3 rsb_r0-r3-r1_ror_i	cmp_r0-r1 eor_ne_r2-r1_i bic_r3-r2_i rsb_r0-r3-r3_ror_i
rsb_r0-r1-r2_asr_i sub_r0-r1-r0_lsl_i rsb_r0-r2-r0 eor_r0-r0-r1 bfi_r1-r0_i_i bfi_r3-r1_i_i	bfi_r3-r1_i_i
orr_r0-r0-r1_asr_i mov_r2-r3 bic_r1-r2-r3 orr_r1-r0-r1_lsl_i sub_r1-r3-r1_lsl_i add_r3-r1-r1 bfi_r2-r3_i_i	mov_r2-r3 add_r3-r3-r3 bfi_r2-r3_i_i
bic_r0-r1-r2 sub_r3-r0-r2 bic_r2-r3_i tst_r3_i and_eq_r1-r2_i sub_r2-r2_i add_r2-r2-r1	bic_r0-r1-r2 sub_r3-r0-r2 bic_r2-r3_i mov_r3-r3_ror_i and_r1-r1-r3_asr_i sub_r2-r2_i add_r2-r2-r1
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r3 bfi_r2-r2_i_i	tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r3
bfi_r0-r1_i_i lsr_r0-r0_i add_r1-r0_i sub_r2-r1_i sub_r3-r2-r1 add_r0-r1_i rsb_r1-r0-r3_lsl_i	mov_r1-r0_lsr_i mvn_r3_i sub_r0-r1_i rsb_r1-r0-r3_lsl_i
lsr_r0-r1_i rsb_r1-r0-r1 add_r2-r1_i rsb_r1-r2_i bic_r3-r1_i bic_r1-r3_i	add_r0-r1_i rsb_r1-r0-r1_lsr_i bic_r1-r1_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 rsb_r2-r2_i eor_r3-r2-r1_ror_i bic_r1-r3_i	rsb_r2-r1_i eor_r3-r2-r1_ror_i bic_r1-r3_i
bic_r0-r0_i rsb_r1-r0_i sub_r1-r1_i mvn_r2-r1 eor_r2-r3-r2 sub_r1-r2_i bfi_r1-r1_i_i	bic_r0-r0_i sub_r2-r0_i eor_r2-r3-r2 sub_r1-r2_i
lsl_r0-r1-r0 eor_r1-r0_i lsr_r0-r2_i and_r1-r1_i orr_r0-r0-r1 mov_r1-r0 bfi_r3-r1_i_i bic_r1-r3_i	asr_r1-r2_i bfi_r3-r1_i_i bic_r1-r3_i
orr_r0-r1-r0 add_r2-r0_i and_r3-r0-r2 bfi_r1-r3_i_i bfi_r0-r1_i_i bfi_r2-r0_i_i	orr_r0-r1-r0 add_r2-r0_i bfi_r2-r0_i_i
tst_r0_i eor_ne_r1-r1-r2 mvn_eq_r1-r3 bfi_r1-r1_i_i bfi_r2-r0_i_i add_r0-r3-r0 sub_r1-r1-r2 rsb_r1-r1-r0_asr_i rsb_r2-r2-r1 mvn_r0-r2	tst_r0_i eor_ne_r1-r1-r2 mvn_eq_r1-r3 add_r0-r3-r0 sub_r1-r1-r2 rsb_r1-r1-r0_asr_i rsb_r2-r2-r1 mvn_r0-r2
and_r0-r1-r2 rsb_r2-r3-r0 sub_r2-r0-r2 add_r1-r3-r2 lsl_r1-r1-r2 and_r1-r3-r1 bic_r3-r1_i	lsl_r2-r3-r3 and_r3-r3-r2_lsl_i
bfi_r0-r1_i_i asr_r2-r0_i rsb_r2-r0-r2_ror_i and_r2-r2-r1_lsr_i sub_r0-r0-r2 eor_r2-r1-r0_asr_i and_r1-r2_i lsr_r2-r1_i	eor_r2-r1-r1
rsb_r0-r1-r2_asr_i sub_r3-r1-r2 sub_r0-r3-r0_ror_i lsl_r1-r3_i lsl_r2-r0-r1 rsb_r1-r2-r1_ror_i mov_r2-r1	rsb_r0-r1-r2_asr_i sub_r3-r1-r2 lsl_r1-r3_i sub_r0-r3-r0_ror_i rsb_r2-r0-r1_ror_i
tst_r0_i mvn_eq_r0-r1 rsb_eq_r0-r1-r2_lsr_i sub_r0-r0-r2 bic_r1-r1_i sub_r2-r0-r1	tst_r0_i rsb_ge_r0-r1-r2_lsr_i sub_r0-r0-r2 bic_r1-r1_i sub_r2-r0-r1
ror_r0-r0_i rsb_r1-r0_i and_r2-r1_i ror_r1-r2_i add_r0-r3-r1_lsl_i mov_r3-r0	ror_r0-r0_i and_r2-r0_i add_r3-r3-r2_lsl_i
sub_r0-r0_i orr_r0-r0_i add_r1-r2-r3 bfi_r3-r1_i_i eor_r2-r0_i ror_r3-r3_i rsb_r1-r2_i orr_r2-r1-r3	sub_r0-r0_i orr_r0-r0_i add_r1-r2-r3 bfi_r3-r1_i_i eor_r2-r0_i rsb_r1-r2_i orr_r2-r1-r3_ror_i
bic_r0-r1-r0 bfi_r1-r2_i_i orr_r0-r0-r1 lsl_r2-r0_i orr_r0-r2_i ror_r1-r0_i mvn_r0-r1 and_r3-r1-r0	rsb_r3-r1-r1
rsb_r0-r1_i bfi_r2-r0_i_i add_r3-r2-r1 sub_r2-r2_i tst_r2-r3 eor_eq_r1-r2-r3 eor_r1-r1-r2	bfi_r2-r1_i_i add_r3-r2-r1 sub_r2-r2_i tst_r2-r3 eor_ls_r1-r2-r3 eor_r1-r1-r2
add_r0-r1-r1_lsr_i eor_r2-r0_i bic_r0-r3-r2 lsr_r0-r2-r0 and_r2-r0-r2 orr_r2-r2-r0	add_r0-r1-r1_lsr_i eor_r2-r0_i bic_r0-r3-r2 lsr_r2-r2-r0
tst_r0_i mov_eq_r0-r1 and_r1-r2_i bic_r3-r1_i lsl_r2-r1-r1 rsb_r2-r2-r3_lsl_i asr_r3-r2_i rsb_r0-r0-r3	tst_r0_i mov_eq_r0-r1 and_r1-r2_i bic_r3-r1_i lsl_r2-r1-r1 rsb_r2-r2-r3_lsl_i rsb_r0-r0-r2_asr_i
mov_r0-r1 cmp_r0_i orr_ne_r2-r3_i rsb_r2-r2-r3_ror_i lsr_r1-r2_i	cmp_r1_i orr_ne_r2-r3_i rsb_r2-r2-r3_ror_i lsr_r1-r2_i
rsb_r0-r1-r0 rsb_r0-r2-r0 and_r3-r2-r0 tst_r0_i sub_eq_r1-r3-r2_asr_i bfi_r0-r1_i_i bic_r1-r0_i	rsb_r0-r1-r0 rsb_r0-r2-r0 bic_r1-r0_i
cmp_r0-r1 mvn_eq_r2-r1 rsb_r1-r1-r2 bfi_r1-r1_i_i ror_r2-r1_i ror_r3-r2_i and_r2-r3-r2 rsb_r3-r2_i	cmp_r0-r1 mvn_eq_r2-r1 rsb_r1-r1-r2 ror_r2-r1_i and_r2-r2-r2_ror_i rsb_r3-r2_i
mvn_r0-r1 lsl_r2-r0_i mvn_r1-r3 asr_r0-r1-r2 mov_r1-r0 mvn_r3-r1 add_r2-r3_i	add_r2-r3_i
and_r0-r1_i mov_r2-r0 bfi_r3-r2_i_i tst_r1-r3 eor_eq_r3-r2-r1 mvn_r2-r3	and_r2-r1_i bfi_r3-r2_i_i tst_r1-r3 eor_eq_r3-r2-r1 mvn_r2-r3
tst_r0-r1 add_eq_r2-r2-r2 tst_r1_i mvn_eq_r3-r1 bfi_r2-r2_i_i bfi_r1-r2_i_i sub_r0-r3-r1	tst_r0-r1 add_eq_r2-r2-r2 tst_r1_i mvn_eq_r3-r1 bfi_r1-r2_i_i sub_r0-r3-r1
mvn_r0-r1 cmp_r2_i eor_cs_r0-r1-r0_lsr_i asr_r1-r0_i bic_r0-r1_i bfi_r2-r0_i_i bfi_r1-r2_i_i	cmp_r2_i mvn_r0-r1 eor_ne_r0-r1-r0_lsr_i asr_r1-r0_i bfi_r1-r2_i_i
bic_r0-r1_i bfi_r2-r0_i_i lsl_r1-r2_i bfi_r3-r3_i_i bfi_r0-r3_i_i orr_r2-r0-r1	bic_r0-r1_i bfi_r2-r0_i_i bfi_r0-r3_i_i orr_r2-r0-r2_lsl_i
tst_r0-r1 mov_ne_r0-r2 add_r3-r0_i mvn_r2-r3 bfi_r0-r2_i_i add_r1-r0-r0_ror_i lsl_r0-r1_i mov_r2-r0	tst_r0-r1 mov_ne_r0-r2 eor_r2-r0_i bfi_r0-r2_i_i add_r1-r0-r0_ror_i mov_r2-r1_lsl_i
bfi_r0-r0_i_i asr_r1-r2-r0 cmp_r1-r0 orr_ls_r1-r2-r1 orr_r1-r1_i	asr_r1-r2-r0 cmp_r1-r0 orr_ls_r1-r2-r1 orr_r1-r1_i
cmp_r0-r1 eor_eq_r1-r2-r1_asr_i tst_r1-r3 sub_ne_r0-r2-r3 sub_r0-r0-r2 rsb_r0-r2-r0 bic_r2-r1-r0 rsb_r1-r1-r2	cmp_r0-r1 eor_eq_r1-r2-r1_asr_i tst_r1-r3 sub_ne_r0-r2-r3 sub_r0-r0-r2_lsl_i bic_r2-r1-r0 rsb_r1-r1-r2
cmp_r0_i and_ne_r1-r2-r0_ror_i mov_r3-r0 add_r2-r0-r1_ror_i add_r0-r1-r3_asr_i sub_r3-r2-r3_lsr_i ror_r2-r3-r0	cmp_r0_i and_ne_r1-r2-r0_ror_i add_r2-r0-r1_ror_i sub_r3-r2-r0_lsr_i add_r0-r1-r0_lsr_i ror_r2-r3-r0
tst_r0-r1 eor_eq_r2-r2_i add_r2-r0-r2_lsr_i mvn_r3-r2 sub_r3-r3_i	add_r2-r0-r2_lsr_i mvn_r3-r2 sub_r3-r3_i
mov_r0-r1 tst_r2-r3 and_ne_r0-r0-r2_asr_i bic_r1-r0-r3 and_r3-r1-r0 add_r3-r0-r3_lsr_i orr_r3-r1-r3	mov_r0-r1 tst_r2-r3 and_ne_r0-r0-r2_asr_i bic_r1-r0-r3 add_r3-r0-r1_lsr_i orr_r3-r1-r3
tst_r0-r1 sub_eq_r2-r2_i orr_r0-r1-r2 tst_r2-r0 rsb_eq_r1-r2-r1 bfi_r0-r1_i_i	tst_r0-r1 sub_ls_r2-r2_i orr_r0-r1-r2 bfi_r0-r1_i_i
asr_r0-r0_i orr_r1-r1_i cmp_r1-r0 mov_ls_r1-r2 mov_hi_r1-r0 mvn_r0-r1	orr_r1-r1_i asr_r0-r0_i cmp_r1-r0 asr_ls_r0-r2_i mvn_r0-r0
tst_r0-r1 and_ne_r2-r2-r3_ror_i mvn_r0-r1 mov_r3-r0 lsl_r1-r2-r2 bfi_r0-r1_i_i bic_r2-r3_i eor_r0-r0-r2	unk rsb_r0-r3-r3_asr_i
tst_r0-r1 rsb_ne_r0-r2-r1_ror_i rsb_eq_r0-r0-r2_lsr_i mov_r2-r0 mvn_r3-r0 rsb_r1-r2_i eor_r1-r2-r1 bfi_r3-r3_i_i sub_r0-r3-r1	tst_r0-r1 rsb_ne_r0-r2-r1_ror_i rsb_ge_r0-r0-r2_lsr_i rsb_r1-r0_i mvn_r3-r0 eor_r1-r0-r1 sub_r0-r3-r1
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3 mov_r1-r0 lsr_r2-r1-r2	tst_r1-r0 mvn_ne_r0-r2 mvn_cs_r0-r3 lsr_r2-r0-r2
mov_r0-r1 eor_r2-r0_i sub_r0-r2_i asr_r2-r0_i mov_r1-r2 bic_r2-r0-r1 sub_r3-r1-r2 bfi_r0-r3_i_i	eor_r2-r1_i sub_r0-r2_i bic_r3-r0-r0_ror_i rsb_r3-r3-r0_ror_i bfi_r0-r3_i_i
tst_r0-r1 sub_ne_r0-r2-r0_ror_i sub_eq_r0-r0-r2 lsr_r0-r0_i and_r3-r0_i mov_r1-r3 sub_r0-r3_i orr_r0-r3-r0 ror_r2-r1-r0	eor_r2-r2-r2
tst_r0-r1 orr_ne_r2-r3-r0_asr_i bfi_r3-r1_i_i lsl_r0-r2_i mvn_r2-r3 orr_r1-r0-r1 lsr_r3-r2-r1 bic_r2-r0-r3 mov_r0-r2	tst_r0-r1 orr_ne_r2-r3-r0_asr_i lsl_r0-r2_i mvn_r2-r3 lsr_r3-r2-r1 bic_r2-r0-r3 mov_r0-r2
tst_r0_i rsb_ne_r1-r0-r1_lsl_i mov_ne_r1-r2 orr_r2-r1-r3 mov_r1-r2 bfi_r1-r1_i_i	tst_r0_i orr_ne_r1-r2-r3 orr_ge_r1-r1-r3
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r3 bic_r0-r2-r3 eor_r3-r2-r0_ror_i and_r0-r2-r3 ror_r3-r0-r1	tst_r0-r1 bic_r2-r0-r3 bic_ne_r3-r0-r2_ror_i ror_r3-r3-r1
tst_r0_i eor_ne_r0-r1-r0 add_r2-r3-r0_lsr_i add_r1-r3-r2 add_r2-r1_i sub_r3-r2-r3_asr_i rsb_r0-r3_i bfi_r2-r0_i_i	tst_r0_i eor_ne_r0-r1-r0 add_r2-r3-r0_lsr_i add_r1-r3-r2 add_r2-r1_i eor_r0-r1-r3_ror_i bfi_r2-r0_i_i
tst_r0-r1 sub_ne_r1-r2-r1 sub_eq_r1-r3-r1_lsl_i bfi_r2-r2_i_i tst_r2-r3 and_eq_r2-r3-r1 mvn_r0-r2 and_r3-r2-r0_asr_i	tst_r0-r1 sub_ne_r1-r2-r1 sub_eq_r1-r3-r1_lsl_i tst_r3-r2 and_eq_r2-r3-r1 bic_r3-r2-r2_asr_i
lsl_r0-r1-r0 bfi_r0-r0_i_i bic_r1-r2_i bic_r2-r1-r0 and_r0-r2-r0_lsl_i ror_r1-r0-r1 mov_r2-r1 lsl_r1-r2_i	lsl_r0-r1-r0 bfi_r0-r0_i_i bic_r1-r2_i bic_r2-r1-r0 and_r0-r2-r0_lsl_i ror_r1-r0-r1 mov_r1-r1_lsl_i
mov_r0-r1 sub_r2-r1-r2_ror_i rsb_r0-r2-r0 tst_r2_i mov_eq_r3-r0 bic_r2-r3_i	sub_r2-r1-r2_ror_i tst_r2_i sub_ls_r3-r1-r2 bic_r2-r3_i
cmp_r0-r1 add_ls_r1-r2-r3 add_hi_r1-r3_i bfi_r0-r1_i_i bic_r1-r0-r2 mvn_r0-r1 lsl_r2-r0_i bfi_r3-r2_i_i mov_r1-r3	bic_r1-r3_i
cmp_r0_i mov_ne_r0-r1 mov_eq_r0-r1 tst_r0-r1 rsb_ne_r2-r0-r3_ror_i bic_r2-r2_i	tst_r1-r1 rsb_ne_r2-r1-r3_ror_i bic_r2-r2_i
add_r0-r1_i sub_r2-r0_i bfi_r0-r2_i_i mvn_r1-r0 bfi_r1-r1_i_i rsb_r3-r1_i mov_r1-r3	add_r0-r1_i sub_r2-r0_i bfi_r0-r2_i_i add_r1-r0_i
lsl_r0-r1_i sub_r1-r0_i bfi_r1-r1_i_i and_r2-r0-r3 eor_r3-r2-r1_asr_i sub_r1-r1-r3_asr_i sub_r0-r1_i bfi_r2-r0_i_i	and_r2-r3-r1_lsl_i
rsb_r0-r1-r0_lsr_i and_r2-r0-r2_ror_i lsl_r1-r2_i rsb_r2-r1-r3 rsb_r3-r2-r1 mvn_r0-r2 mvn_r2-r3 bic_r1-r2-r0	rsb_r0-r1-r0_lsr_i and_r2-r0-r2_ror_i sub_r2-r3-r2_lsl_i sub_r3-r3-r2_lsl_i bic_r1-r2-r3_ror_i
bic_r0-r1_i rsb_r2-r0-r1 bic_r3-r2_i and_r0-r2-r3_lsl_i mov_r3-r2 orr_r3-r0-r3_lsl_i	and_r3-r1_i mov_r3-r3_lsl_i
and_r0-r1_i cmp_r0_i rsb_hi_r2-r0-r1_lsr_i eor_r3-r2_i bfi_r1-r3_i_i asr_r1-r2-r1	eor_r3-r2_i bfi_r1-r3_i_i asr_r1-r2-r1
ror_r0-r0-r1 add_r1-r0_i orr_r2-r1-r0 and_r2-r2_i bic_r1-r2-r0 eor_r0-r2-r1	ror_r2-r0-r1 and_r0-r2_i
and_r0-r1-r0_asr_i add_r0-r2-r0_asr_i eor_r2-r2-r0_lsl_i lsl_r3-r2_i mvn_r2-r3 mvn_r3-r2	and_r0-r1-r0_asr_i add_r0-r2-r0_asr_i eor_r2-r2-r0_lsl_i lsl_r3-r2_i
mov_r0-r1 lsr_r2-r2_i rsb_r3-r0_i cmp_r3-r1 add_ge_r3-r1_i and_r1-r3-r2_lsl_i	rsb_r3-r1_i cmp_r3-r1 asr_r2-r2_i add_cc_r3-r1_i and_r1-r3-r2_lsl_i
bfi_r0-r1_i_i tst_r2-r3 rsb_eq_r2-r1-r0_lsr_i orr_eq_r2-r3-r2 lsl_r1-r3-r2 add_r3-r1-r3	tst_r3-r2 rsb_eq_r2-r1-r0_lsr_i orr_eq_r2-r3-r2 lsl_r1-r3-r2 add_r3-r1-r3
bic_r0-r1-r2 bic_r1-r0_i mvn_r0-r1 mov_r2-r0 bfi_r3-r2_i_i asr_r2-r3_i	asr_r2-r3_i
mvn_r0-r1 bfi_r2-r0_i_i bic_r0-r2_i ror_r1-r0-r0 lsr_r2-r1_i bfi_r0-r2_i_i eor_r3-r2-r0	mvn_r0-r1 bfi_r2-r0_i_i bic_r3-r2_i ror_r2-r3-r3 bic_r2-r2_i eor_r3-r3-r2_lsr_i
tst_r0-r1 mov_ne_r2-r0 add_eq_r2-r1-r2 sub_r0-r3-r2_ror_i bic_r1-r0_i add_r3-r2-r0 bic_r0-r3_i asr_r3-r0_i sub_r2-r3-r1_ror_i	tst_r0-r1 mov_ne_r2-r0 add_eq_r2-r1-r2 sub_r0-r3-r2_ror_i add_r3-r2-r0 bic_r1-r0_i asr_r3-r3_i sub_r2-r3-r1_ror_i
bfi_r0-r1_i_i mov_r2-r0 bfi_r2-r2_i_i lsl_r0-r2_i mvn_r1-r0 mov_r0-r1	bfi_r0-r1_i_i bfi_r0-r0_i_i mvn_r0-r0_lsl_i
cmp_r0-r1 mov_cc_r0-r2 mov_cs_r0-r2 sub_r3-r0_i and_r2-r3-r0	sub_r3-r2_i and_r2-r3-r2
sub_r0-r1-r0_asr_i tst_r1-r2 add_ne_r0-r2-r0_lsr_i orr_ne_r0-r3-r2 orr_r1-r1_i lsl_r1-r1-r0	sub_r0-r1-r0_asr_i tst_r1-r2 orr_ne_r0-r3-r2 orr_r1-r1_i lsl_r1-r1-r0
lsl_r0-r1-r2 bic_r3-r2-r3 rsb_r1-r0_i bfi_r0-r3_i_i lsr_r2-r0_i sub_r3-r1-r2_asr_i	lsl_r0-r1-r2 rsb_r1-r0_i sub_r3-r1-r0_lsr_i
tst_r0-r1 orr_ne_r1-r0-r2 rsb_r3-r1-r0 bic_r0-r3_i add_r2-r0-r0 bfi_r0-r2_i_i mvn_r2-r0	tst_r0-r1 orr_ne_r1-r0-r2 rsb_r3-r1-r0 bic_r0-r3_i bfi_r0-r0_i_i mvn_r2-r0
eor_r0-r1-r2 and_r1-r2_i add_r2-r1-r1 lsl_r3-r2_i and_r1-r1-r3 add_r3-r0-r0_asr_i sub_r3-r3-r1 mvn_r1-r3	eor_r0-r1-r2 add_r3-r0-r0_asr_i mvn_r1-r3
lsl_r0-r1-r2 bfi_r2-r0_i_i eor_r0-r0-r2 lsr_r3-r0_i bic_r1-r3_i sub_r2-r1-r3_ror_i orr_r2-r2-r3_ror_i lsl_r3-r2_i	lsl_r0-r1-r2 eor_r0-r0-r2 lsr_r3-r0_i bic_r1-r3_i sub_r2-r1-r3_ror_i orr_r2-r2-r3_asr_i lsl_r3-r2_i
lsl_r0-r1_i mvn_r2-r0 tst_r1-r2 sub_ne_r3-r1_i bfi_r1-r3_i_i mvn_r3-r1 orr_r2-r3_i	tst_r1-r1 sub_ne_r3-r1_i bfi_r1-r3_i_i mvn_r3-r1 orr_r2-r3_i
bfi_r0-r0_i_i bic_r1-r2-r3 orr_r3-r2-r0_lsr_i orr_r2-r2-r3 and_r1-r2-r1 bfi_r1-r1_i_i and_r3-r1_i	bic_r1-r2-r3 bfi_r1-r1_i_i and_r3-r1_i
tst_r0_i orr_ne_r1-r2-r1 bfi_r3-r1_i_i bfi_r0-r3_i_i lsr_r1-r0_i bic_r0-r2_i orr_r1-r1-r0	lsr_r1-r0_i bic_r0-r2_i orr_r1-r1-r0
orr_r0-r1-r0_ror_i tst_r0-r2 add_ne_r1-r2-r1_lsr_i lsl_r3-r0_i lsl_r1-r1_i orr_r2-r1-r3 mvn_r0-r2	orr_r0-r1-r0_ror_i tst_r0-r2 add_ne_r1-r2-r1_lsr_i lsl_r3-r0_i orr_r2-r3-r1_lsl_i mvn_r0-r2
tst_r0-r1 and_ne_r0-r2_i sub_r2-r1-r0_lsr_i bic_r3-r2_i mov_r0-r2 bic_r1-r3-r2 lsr_r2-r0_i rsb_r2-r2-r1	tst_r0-r1 and_ne_r0-r2_i sub_r2-r1-r0_lsr_i add_r2-r1-r2_lsr_i rsb_r2-r2-r1
rsb_r0-r1-r2_lsl_i rsb_r3-r0_i cmp_r3_i sub_cs_r0-r1-r0_asr_i orr_r3-r0-r3_asr_i mov_r1-r3	rsb_r0-r1-r2_lsl_i rsb_r3-r0_i cmp_r3_i sub_cs_r0-r1-r0_asr_i orr_r1-r0-r3_asr_i
orr_r0-r1-r2 bic_r0-r0_i sub_r0-r0-r1 sub_r1-r3-r0_asr_i eor_r3-r0-r1_asr_i lsr_r0-r3_i mov_r1-r0	orr_r0-r1-r2 bic_r0-r0_i sub_r0-r0-r1 sub_r1-r3-r0_asr_i eor_r3-r0-r1_asr_i mov_r1-r3_lsr_i
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r0 bfi_r2-r1_i_i bic_r1-r2-r1 bic_r0-r1_i and_r0-r0_i add_r2-r0_i	cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r0 bfi_r2-r1_i_i bic_r1-r2-r1 and_r0-r1_i add_r2-r0_i
asr_r0-r1-r2 add_r3-r0-r1_asr_i bfi_r2-r0_i_i rsb_r0-r0_i eor_r3-r3-r0_asr_i bic_r0-r2-r1 sub_r1-r1-r3_asr_i rsb_r3-r1-r0_lsr_i	asr_r0-r1-r2 add_r3-r0-r1_asr_i rsb_r0-r0_i eor_r3-r3-r0_asr_i bic_r0-r2-r1 sub_r1-r1-r3_asr_i rsb_r3-r1-r0_lsr_i
sub_r0-r1-r0 bfi_r1-r1_i_i rsb_r2-r2_i bic_r3-r0_i and_r2-r3-r2_asr_i sub_r2-r1-r2 add_r0-r2_i	sub_r0-r1-r0 rsb_r2-r2_i bic_r3-r0_i and_r2-r3-r2_asr_i sub_r2-r1-r2 add_r0-r2_i
asr_r0-r0_i lsr_r1-r2_i cmp_r1_i add_cc_r1-r0-r0_lsl_i add_cs_r1-r0-r0_ror_i bic_r2-r1_i	asr_r0-r0_i cmp_r2_i add_cc_r1-r0-r0_lsl_i add_cs_r1-r0-r0_ror_i bic_r2-r1_i
mvn_r0-r1 rsb_r1-r0-r1_lsr_i rsb_r2-r1-r0 bfi_r3-r1_i_i eor_r2-r2-r3_lsl_i bfi_r2-r2_i_i bfi_r3-r2_i_i	unk bfi_r3-r2_i_i
tst_r0_i add_eq_r1-r1-r2_ror_i sub_r3-r2-r1_lsl_i mov_r1-r3 and_r2-r1-r3	tst_r0_i add_ge_r1-r1-r2_asr_i sub_r2-r2-r1_lsl_i
bfi_r0-r1_i_i and_r2-r1-r0 bfi_r1-r3_i_i add_r0-r2-r3 tst_r2-r3 mov_ne_r3-r0 and_r1-r1-r3_ror_i	mvn_r2-r0_asr_i bic_r2-r1-r2_lsl_i bfi_r1-r3_i_i add_r0-r2-r3 tst_r2-r3 mov_ne_r3-r0 and_r1-r1-r3_ror_i
and_r0-r1_i mov_r1-r0 mvn_r2-r1 eor_r3-r3-r0 bfi_r1-r3_i_i orr_r3-r1_i ror_r1-r1-r2 eor_r2-r3-r1	unk orr_r2-r1_i
bfi_r0-r1_i_i cmp_r0-r2 eor_cs_r3-r1-r0_asr_i mov_r1-r3 add_r0-r1_i	bfi_r0-r1_i_i cmp_r0-r2 eor_cs_r3-r1-r0_asr_i add_r0-r3_i
eor_r0-r1-r0_asr_i lsr_r1-r0_i bic_r0-r1_i add_r2-r3-r0 ror_r0-r2_i rsb_r1-r2-r0_ror_i	eor_r0-r1-r0_asr_i lsr_r1-r0_i bic_r0-r1_i add_r2-r3-r0 rsb_r1-r2-r2_ror_i
cmp_r0-r1 rsb_ge_r1-r2-r0 and_r3-r2-r1 bfi_r3-r3_i_i mvn_r0-r2 lsr_r0-r0_i lsl_r1-r3-r0	cmp_r0-r1 rsb_ge_r1-r2-r0 and_r3-r2-r1 bfi_r3-r3_i_i mvn_r0-r2_ror_i lsl_r1-r3-r0
tst_r0-r1 mov_ne_r1-r0 bfi_r2-r0_i_i orr_r2-r1-r2 sub_r0-r1-r2 bfi_r3-r0_i_i mov_r2-r3 orr_r1-r2_i	tst_r0-r1 mov_ne_r1-r0 bfi_r2-r0_i_i orr_r2-r1-r2 sub_r0-r1-r2 bfi_r3-r0_i_i orr_r1-r3_i
cmp_r0_i and_ne_r1-r2-r1_lsl_i eor_r3-r1_i eor_r2-r3_i and_r0-r2_i bfi_r1-r0_i_i	cmp_r0_i and_ne_r1-r2-r1_lsl_i bfi_ls_r1-r1_i_i
cmp_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3 mov_r1-r0 add_r3-r0-r1	cmp_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3 lsl_r3-r0_i
cmp_r0_i and_hi_r0-r1-r0_lsr_i bic_r0-r2-r0 cmp_r3_i add_cs_r0-r0_i mov_r3-r0 add_r2-r3-r3_lsl_i	cmp_r0_i and_hi_r0-r1-r0_lsr_i bic_r0-r2-r0 cmp_r3_i add_cs_r0-r0_i add_r2-r0-r0_lsl_i
cmp_r0_i mov_cs_r1-r2 sub_r1-r1-r3_lsr_i bic_r2-r1_i and_r3-r2_i bic_r0-r3_i rsb_r0-r0_i mov_r2-r0	mov_r2_i
lsr_r0-r1_i eor_r2-r0-r1 orr_r2-r2-r0 mov_r1-r0 orr_r0-r2-r1_lsl_i lsl_r3-r0_i bic_r2-r3_i rsb_r1-r2_i	lsr_r0-r1_i orr_r2-r1-r0 orr_r0-r2-r0_lsl_i lsl_r3-r0_i rsb_r1-r3_i
tst_r0-r1 sub_ne_r2-r3-r0 mov_r3-r2 lsl_r1-r3_i bfi_r0-r1_i_i	unk
tst_r0-r1 and_ne_r0-r1-r2_lsl_i add_r1-r1-r3_lsl_i mvn_r2-r0 rsb_r2-r2_i eor_r3-r1-r2 lsl_r1-r3_i	tst_r0-r1 and_ne_r0-r1-r2_lsl_i add_r1-r1-r3_lsl_i add_r2-r0_i eor_r3-r1-r2 lsl_r1-r3_i
sub_r0-r0-r1_ror_i tst_r0_i and_eq_r2-r1-r3_lsl_i eor_r0-r2-r3 orr_r3-r0-r2	sub_r0-r0-r1_lsr_i tst_r0_i and_ls_r2-r1-r3_lsl_i orr_r3-r3-r2
cmp_r0-r1 mvn_lt_r2-r3 rsb_ls_r2-r1_i bic_r1-r2_i bfi_r1-r1_i_i asr_r3-r1-r3	cmp_r0-r1 mvn_lt_r2-r3 rsb_ls_r2-r1_i bic_r1-r2_i asr_r3-r1-r3
rsb_r0-r0-r1 mov_r2-r0 asr_r3-r2-r2 bfi_r2-r3_i_i rsb_r0-r3-r2 lsl_r1-r2_i ror_r1-r1-r0 and_r1-r2-r1_lsr_i	sub_r2-r1-r0 asr_r3-r2-r2 bfi_r2-r3_i_i rsb_r0-r3-r2 lsl_r1-r2_i ror_r1-r1-r0 and_r1-r2-r1_lsr_i
rsb_r0-r1_i eor_r0-r1-r0_ror_i mov_r1-r2 lsr_r1-r1-r3 tst_r0-r1 and_eq_r3-r3-r0_ror_i rsb_r3-r3_i	rsb_r0-r1_i eor_r0-r1-r0_ror_i lsr_r1-r2-r3 tst_r0-r1 and_eq_r3-r3-r0_ror_i rsb_r3-r3_i
cmp_r0-r1 sub_cc_r2-r2-r0 bic_r1-r3_i orr_r2-r2-r1_asr_i mvn_r1-r2 bic_r0-r1_i orr_r2-r1-r0	cmp_r0-r1 sub_cc_r2-r2-r0 orr_r2-r2-r3_asr_i mvn_r2-r2
cmp_r0-r1 sub_cs_r0-r2_i bfi_r3-r0_i_i bfi_r1-r3_i_i lsr_r0-r0-r1 orr_r2-r0-r3_asr_i orr_r0-r2-r0	cmp_r0-r1 sub_cs_r0-r2_i bfi_r3-r0_i_i bfi_r1-r3_i_i lsr_r0-r0-r1 orr_r0-r0-r3_asr_i
mvn_r0-r1 orr_r2-r1-r0_ror_i add_r3-r2_i mov_r0-r3 mov_r3-r0 mov_r0-r3	unk add_r0-r2_i
mov_r0-r1 rsb_r1-r0_i add_r1-r2-r1 mov_r0-r2 orr_r0-r0-r1_asr_i bic_r0-r2-r0 add_r0-r0-r0_lsr_i	bic_r0-r0-r0
tst_r0-r1 and_ne_r1-r1-r2 and_eq_r1-r3-r2_lsl_i bfi_r0-r2_i_i bic_r2-r0-r1 bic_r0-r2_i ror_r0-r0_i bfi_r1-r0_i_i	tst_r0-r1 and_ne_r1-r1-r2 and_eq_r1-r3-r2_lsl_i bfi_r0-r2_i_i bic_r2-r0-r1 asr_r0-r2_i bfi_r1-r0_i_i
rsb_r0-r0-r1 and_r1-r0_i orr_r2-r1_i orr_r0-r2-r1 rsb_r2-r0_i rsb_r2-r2-r0_ror_i sub_r1-r2-r0 lsr_r0-r1_i	mvn_r2_i asr_r0-r2_i
orr_r0-r1-r0 asr_r2-r3-r0 bfi_r1-r2_i_i mvn_r3-r0 sub_r2-r3-r1_lsl_i rsb_r2-r1-r2_lsl_i bfi_r0-r2_i_i	orr_r0-r1-r0 asr_r2-r3-r0 bfi_r1-r2_i_i rsb_r2-r1-r1_lsl_i bfi_r0-r2_i_i
bic_r0-r1-r2 lsl_r1-r0_i bic_r1-r1_i cmp_r2-r3 orr_lt_r2-r1-r2_lsr_i bfi_r2-r2_i_i	bic_r0-r1-r2 lsl_r1-r0_i cmp_r2-r3 orr_lt_r2-r1-r2_lsr_i bfi_r2-r2_i_i
sub_r0-r1_i add_r2-r1-r0 bic_r1-r0-r2 ror_r2-r2_i sub_r2-r2-r1 add_r3-r2_i bic_r3-r3_i	sub_r0-r1_i add_r2-r1-r0 bic_r1-r0-r2 rsb_r2-r1-r2_ror_i add_r3-r2_i bic_r3-r3_i
bic_r0-r1-r2 rsb_r1-r2-r0 bfi_r2-r1_i_i ror_r0-r2_i orr_r3-r0_i bfi_r3-r3_i_i add_r1-r3_i	and_r1-r1_i orr_r2-r1-r2 ror_r0-r2_i orr_r4-r0_i add_r1-r4_i
tst_r0-r1 orr_ne_r2-r2_i orr_eq_r2-r1-r0_ror_i bfi_r1-r2_i_i ror_r3-r2-r1 mvn_r2-r3 asr_r0-r2_i	tst_r0-r1 orr_ne_r2-r2_i orr_eq_r2-r1-r0_ror_i bfi_r1-r2_i_i ror_r3-r2-r1 mvn_r0-r3_asr_i
bfi_r0-r1_i_i eor_r2-r1-r3_ror_i rsb_r2-r2-r0_lsl_i mvn_r3-r2 orr_r2-r0_i bfi_r1-r3_i_i sub_r3-r2-r1_lsr_i	orr_r2-r0_i sub_r3-r2-r1_lsr_i
rsb_r0-r1_i rsb_r1-r0_i cmp_r2_i rsb_ls_r2-r1-r2 bic_r3-r2_i	add_r1-r1_i cmp_r2_i rsb_ls_r2-r1-r2 bic_r3-r2_i
tst_r0-r1 add_ne_r2-r1_i add_eq_r2-r2_i eor_r0-r2_i bic_r3-r0-r3 mvn_r1-r3 add_r2-r1_i	tst_r0-r1 add_ne_r2-r1_i add_eq_r2-r2_i eor_r0-r2_i unk add_r2-r1_i
mov_r0-r1 add_r2-r1-r3_lsr_i mov_r3-r0 eor_r0-r2-r3_asr_i tst_r0-r1 mvn_eq_r2-r1 orr_r0-r1-r2	add_r2-r1-r3_lsr_i eor_r0-r2-r1_asr_i tst_r0-r1 mvn_eq_r2-r1 orr_r0-r1-r2
orr_r0-r1-r0_lsr_i and_r2-r0-r1 bfi_r0-r2_i_i rsb_r3-r2-r0_ror_i add_r2-r0_i rsb_r1-r2-r3 add_r0-r1-r0	orr_r0-r1-r0_lsr_i bfi_r0-r1_i_i rsb_r3-r1-r0_ror_i sub_r0-r3_i
lsl_r0-r1_i lsr_r2-r3_i eor_r3-r0_i rsb_r0-r0-r2 and_r1-r0_i orr_r0-r2-r1_lsl_i eor_r1-r0-r3_ror_i	lsr_r2-r3_i lsl_r0-r1_i add_r3-r0_i and_r1-r2_i orr_r0-r2-r1_lsl_i eor_r1-r0-r3_ror_i
add_r0-r1-r2_ror_i tst_r0_i mvn_eq_r1-r3 orr_r0-r1-r0 rsb_r0-r0_i mvn_r3-r0 asr_r2-r3_i	add_r0-r1-r2_ror_i tst_r0_i mvn_eq_r1-r3 orr_r0-r1-r0 sub_r2-r0_i
eor_r0-r1_i lsr_r2-r2_i bic_r1-r2_i eor_r3-r0-r2_lsl_i add_r3-r3_i add_r1-r0-r1_lsl_i and_r1-r1-r3 bfi_r2-r1_i_i	rsb_r0-r1_i bic_r3-r0-r1 lsr_r2-r2_i bfi_r2-r3_i_i
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r2 bfi_r1-r1_i_i	mvn_r1-r2 bfi_r1-r1_i_i
sub_r0-r1-r2 ror_r3-r0_i bfi_r1-r3_i_i sub_r2-r1-r3 bfi_r3-r2_i_i rsb_r3-r3_i bfi_r0-r3_i_i add_r0-r0_i	sub_r0-r1-r2 mvn_r3-r0_asr_i bfi_r0-r3_i_i add_r0-r0_i
cmp_r0-r1 mvn_ge_r2-r0 mov_r3-r2 bfi_r1-r2_i_i add_r2-r1_i bfi_r0-r3_i_i mov_r1-r2 rsb_r3-r0-r1_lsl_i	cmp_r0-r1 mvn_ge_r2-r0 bfi_r0-r2_i_i bfi_r1-r2_i_i add_r2-r1_i rsb_r3-r0-r2_lsl_i
eor_r0-r0-r1_lsr_i mvn_r2-r1 orr_r0-r2-r0 lsl_r2-r0_i asr_r1-r2-r2 rsb_r1-r0-r1_ror_i ror_r2-r1_i bfi_r1-r2_i_i	eor_r0-r0-r1_lsr_i unk lsl_r2-r0_i asr_r1-r2-r2 rsb_r1-r0-r1_ror_i ror_r2-r1_i bfi_r1-r2_i_i
cmp_r0-r1 mov_cc_r2-r1 cmp_r3-r0 add_ls_r0-r3-r3_asr_i bic_r2-r2-r0 mvn_r1-r2 bfi_r0-r1_i_i	cmp_r0-r1 mov_cc_r2-r1 cmp_r3-r0 add_ls_r0-r3-r3_asr_i unk bfi_r0-r1_i_i
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r3 sub_r3-r1-r0 mvn_r2-r3 rsb_r0-r2_i bfi_r3-r0_i_i and_r3-r3_i	tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r3 sub_r3-r1-r0 and_r3-r3_i
lsr_r0-r1_i bic_r0-r0-r2 asr_r3-r0-r1 lsl_r2-r2-r2 add_r1-r3-r2 and_r3-r2-r1 bfi_r2-r3_i_i rsb_r2-r2_i	lsr_r0-r1_i bic_r0-r0-r2 asr_r3-r0-r1 lsl_r2-r2-r2 bic_r3-r2-r3 bfi_r2-r3_i_i rsb_r2-r2_i
lsr_r0-r0_i eor_r1-r0_i lsl_r2-r1-r1 rsb_r2-r2-r3 ror_r1-r2_i ror_r0-r1_i	lsr_r0-r0_i eor_r1-r0_i lsl_r2-r1-r1 rsb_r2-r2-r3 ror_r0-r2_i
tst_r0_i rsb_eq_r1-r0_i eor_r2-r1-r3_ror_i cmp_r2_i add_ne_r2-r1-r2_lsl_i lsl_r3-r1_i sub_r2-r2-r3_lsl_i	tst_r0_i rsb_eq_r1-r0_i eor_r2-r1-r3_ror_i cmp_r2_i add_ne_r2-r1-r2_lsl_i sub_r2-r2-r1_lsl_i
cmp_r0-r1 orr_lt_r0-r2_i orr_ge_r0-r2_i asr_r2-r0_i cmp_r0-r1 mov_cs_r3-r1 and_r0-r2-r3_lsr_i and_r3-r2-r0	cmp_r0-r1 orr_lt_r0-r2_i orr_ge_r0-r2_i asr_r2-r0_i cmp_r0-r1 mov_cs_r3-r1 and_r3-r2-r3_lsr_i
rsb_r0-r0-r1_lsr_i rsb_r1-r0-r2 bic_r3-r1_i tst_r3_i mvn_ne_r1-r3 bfi_r2-r1_i_i	rsb_r0-r0-r1_lsr_i rsb_r1-r0-r2 bfi_r2-r1_i_i
cmp_r0-r1 orr_cc_r0-r2_i mvn_r1-r0 orr_r1-r1-r0 mov_r3-r1 ror_r2-r3_i mvn_r3-r2	eor_r3-r0-r0
rsb_r0-r0-r1 bfi_r1-r1_i_i tst_r1_i eor_ne_r1-r1-r0_lsr_i eor_eq_r1-r2-r1_lsr_i orr_r1-r0-r1	rsb_r0-r0-r1 tst_r1_i eor_ne_r1-r1-r0_lsr_i eor_eq_r1-r2-r1_lsr_i orr_r1-r0-r1
and_r0-r1-r0 lsl_r0-r0_i asr_r0-r0-r0 bfi_r2-r0_i_i sub_r0-r1_i rsb_r2-r0-r2 rsb_r1-r2_i	and_r0-r1-r0 lsl_r0-r0_i asr_r0-r0-r0 bfi_r2-r0_i_i sub_r1-r1-r2
and_r0-r1_i eor_r2-r3-r0_ror_i rsb_r1-r2_i mvn_r3-r1 mvn_r2-r3 bfi_r0-r2_i_i add_r3-r0_i eor_r3-r3_i	and_r0-r1_i bfi_r0-r3_i_i add_r3-r0_i eor_r3-r3_i
sub_r0-r1_i lsr_r2-r0_i asr_r3-r2_i and_r2-r3_i mov_r3-r2 and_r1-r3-r2_lsl_i rsb_r3-r2_i and_r3-r3-r1	eor_r3-r1-r1
bfi_r0-r1_i_i orr_r2-r0-r3 mov_r3-r2 asr_r3-r3_i eor_r2-r1-r3 add_r1-r3_i mvn_r0-r1 add_r2-r0-r2_ror_i	orr_r3-r0-r3 asr_r3-r3_i eor_r2-r1-r3 add_r1-r3_i mvn_r0-r1 add_r2-r0-r2_ror_i
bfi_r0-r1_i_i lsl_r2-r3_i tst_r1_i and_eq_r3-r1-r0 eor_eq_r3-r2-r3_asr_i sub_r2-r3_i	lsl_r2-r3_i tst_r1_i and_eq_r3-r1-r0 eor_eq_r3-r2-r3_asr_i sub_r2-r3_i
eor_r0-r1-r2_ror_i tst_r1_i orr_ne_r3-r0-r1 bfi_r2-r0_i_i eor_r2-r0-r2 add_r2-r3-r2 bfi_r1-r2_i_i	tst_r1_i orr_ne_r3-r1-r2_lsr_i bfi_r1-r3_i_i
tst_r0-r1 eor_eq_r2-r0-r3 eor_r0-r2_i lsl_r0-r0-r0 sub_r1-r0_i sub_r2-r1-r0 bfi_r0-r2_i_i	tst_r0-r1 eor_eq_r2-r0-r3 eor_r0-r2_i lsl_r0-r0-r0 eor_r0-r0_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 ror_r1-r1-r2 bic_r2-r1_i	ror_r1-r2-r2 bic_r2-r1_i
and_r0-r1_i and_r1-r0-r1 mov_r2-r1 lsr_r2-r2_i mov_r3-r2 add_r3-r3-r2 ror_r1-r3_i	rsb_r1-r0-r0
tst_r0_i sub_eq_r1-r2-r3_lsl_i rsb_ne_r1-r1-r0_lsl_i eor_r2-r2_i bfi_r0-r2_i_i lsl_r2-r0-r1 rsb_r3-r0-r2	tst_r0_i sub_eq_r1-r2-r3_lsl_i rsb_ne_r1-r1-r0_lsl_i bfi_r0-r2_i_i lsl_r2-r0-r1 rsb_r3-r0-r2
rsb_r0-r1_i bic_r2-r1_i rsb_r0-r0-r1_lsr_i bfi_r3-r0_i_i add_r1-r2_i rsb_r1-r3-r1_lsl_i	bic_r2-r1_i sub_r0-r1-r2_asr_i add_r1-r2_i bfi_r3-r0_i_i rsb_r1-r3-r1_lsl_i
cmp_r0-r1 orr_lt_r0-r1-r2 sub_r3-r0-r1_ror_i mvn_r0-r3 sub_r2-r0-r3 rsb_r1-r2_i	cmp_r0-r1 orr_lt_r0-r1-r2 sub_r3-r0-r1_ror_i mvn_r2-r3_lsl_i rsb_r1-r2_i
bic_r0-r1-r2 mov_r3-r2 mov_r2-r0 lsl_r3-r3_i and_r0-r2-r3 add_r2-r0-r0	bic_r0-r1-r2 and_r0-r0-r2_lsl_i add_r2-r0-r0
lsl_r0-r1-r0 cmp_r0_i add_ls_r1-r2-r3 add_hi_r1-r2-r2_asr_i mvn_r3-r1 bic_r3-r3-r1	lsl_r0-r1-r0 cmp_r0_i add_ls_r1-r2-r3 add_hi_r1-r2-r2_asr_i mvn_r3-r1
tst_r0-r1 mvn_eq_r2-r0 and_r1-r2-r0_ror_i add_r3-r1_i orr_r1-r3_i orr_r1-r1-r3	tst_r0-r1 mvn_eq_r2-r0 and_r1-r2-r0_ror_i add_r3-r1_i orr_r1-r3_i
tst_r0-r1 orr_ne_r2-r3_i and_r3-r0_i sub_r1-r1-r2_lsr_i mov_r0-r3 orr_r2-r1-r0_asr_i	tst_r1-r0 orr_ne_r2-r3_i sub_r2-r1-r2_lsr_i
add_r0-r1-r0_lsl_i tst_r2-r1 eor_ne_r3-r3-r1_ror_i ror_r2-r0_i sub_r3-r3-r2 eor_r0-r0-r3_lsl_i	add_r0-r1-r0_lsl_i tst_r2-r1 eor_ne_r3-r3-r1_ror_i sub_r3-r3-r0_ror_i eor_r0-r0-r3_lsl_i
lsr_r0-r1_i bfi_r2-r1_i_i mvn_r3-r0 mov_r1-r3 lsr_r0-r3-r2 lsl_r2-r1_i and_r1-r2-r0_ror_i	bfi_r2-r1_i_i mvn_r3-r1_lsr_i lsr_r0-r3-r2 lsl_r2-r3_i and_r1-r2-r0_ror_i
cmp_r0-r1 mov_ls_r0-r2 mov_hi_r0-r2 eor_r1-r2-r0_lsr_i bic_r0-r1_i lsr_r3-r1-r0 mov_r0-r3	eor_r1-r2-r2_lsr_i bic_r0-r1_i lsr_r0-r1-r0
asr_r0-r1-r0 and_r1-r2-r0 cmp_r0_i and_ls_r1-r2-r1 bfi_r2-r2_i_i rsb_r3-r2-r1	asr_r0-r1-r0 and_r1-r2-r0 bfi_r2-r2_i_i rsb_r3-r2-r1
mvn_r0-r1 lsl_r1-r0-r2 orr_r0-r1_i eor_r3-r0_i rsb_r3-r3-r0 sub_r1-r0-r3 sub_r2-r1_i	mvn_r0-r1 lsl_r1-r0-r2 orr_r0-r1_i eor_r3-r0_i sub_r2-r3_i
lsr_r0-r1_i lsl_r2-r2_i bfi_r0-r0_i_i orr_r2-r0-r2 eor_r0-r2_i rsb_r0-r3-r0	mov_r0-r1_lsr_i orr_r2-r0-r2_lsl_i eor_r0-r2_i rsb_r0-r3-r0
mov_r0-r1 mov_r2-r0 mvn_r0-r2 mov_r1-r0 add_r0-r0-r1 rsb_r2-r0_i	mvn_r0-r1 add_r0-r0-r0 rsb_r2-r0_i
add_r0-r1-r0 asr_r0-r0-r1 and_r2-r0_i asr_r2-r2-r2 bfi_r0-r2_i_i mvn_r1-r0 eor_r3-r3-r1 and_r0-r3_i	add_r0-r1-r0 asr_r0-r0-r1 mvn_r1-r0 eor_r3-r3-r1 and_r0-r3_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r3 orr_r1-r3-r1 sub_r1-r1_i	tst_r1-r0 orr_ne_r3-r2-r3 sub_r1-r3_i
asr_r0-r1_i tst_r0-r1 add_eq_r2-r2-r2_lsr_i mov_r1-r2 lsl_r2-r1_i	asr_r0-r1_i tst_r1-r0 add_ls_r2-r2-r2_ror_i mov_r2-r2_lsl_i
lsr_r0-r0_i asr_r1-r2_i rsb_r0-r1-r0 mvn_r1-r0 eor_r0-r1-r0 rsb_r1-r0_i bic_r3-r1-r0	mov_r3_i
add_r0-r1-r0 asr_r0-r1-r0 orr_r2-r0-r1_lsr_i asr_r3-r2_i sub_r1-r1-r3 eor_r3-r1_i	add_r0-r1-r0 asr_r0-r1-r0 orr_r2-r0-r1_lsr_i sub_r1-r1-r2_asr_i eor_r3-r1_i
tst_r0-r1 orr_eq_r0-r2-r3_lsr_i lsl_r1-r0_i sub_r0-r1_i bfi_r1-r0_i_i	tst_r0-r1 orr_eq_r0-r2-r3_lsr_i lsl_r1-r0_i eor_r1-r1_i
add_r0-r1_i lsr_r2-r0-r0 asr_r0-r2-r2 asr_r3-r0-r0 add_r1-r3-r2 bfi_r1-r1_i_i bfi_r2-r1_i_i	add_r0-r1_i lsr_r2-r0-r0 asr_r0-r2-r2 asr_r3-r0-r0 add_r1-r2-r3 bfi_r2-r1_i_i
tst_r0_i rsb_ne_r1-r2_i rsb_eq_r1-r2_i lsr_r2-r2_i rsb_r1-r2-r1 sub_r2-r2-r1 mov_r1-r2	tst_r0_i rsb_ne_r1-r2_i rsb_eq_r1-r2_i lsr_r2-r2_i rsb_r1-r1-r2_lsl_i
bfi_r0-r1_i_i tst_r2_i orr_ne_r1-r2-r0 orr_eq_r1-r2-r1 sub_r0-r1-r2 bfi_r2-r0_i_i	bfi_r0-r1_i_i tst_r2_i orr_ne_r1-r2-r0 bic_r0-r1-r2 bfi_r2-r0_i_i
eor_r0-r1-r0 ror_r2-r0-r2 bic_r3-r2-r0 mvn_r1-r3 bic_r2-r2_i bic_r2-r2-r1	eor_r0-r1-r0 ror_r2-r0-r2 bic_r2-r2_i bic_r2-r2-r0
bic_r0-r1-r0 add_r2-r1-r0_lsl_i sub_r3-r0_i mov_r1-r3 sub_r3-r1-r0 ror_r3-r3_i asr_r3-r3_i orr_r2-r3-r2_lsr_i	unk
eor_r0-r1_i mvn_r1-r0 bic_r2-r1_i lsr_r3-r2_i rsb_r2-r2_i orr_r0-r3-r2 eor_r3-r1-r0_ror_i	eor_r0-r1_i mvn_r1-r0 bic_r2-r1_i rsb_r0-r2_i orr_r0-r0-r2_lsr_i eor_r3-r1-r0_ror_i
tst_r0_i mvn_eq_r0-r1 orr_r0-r2-r0_lsr_i bfi_r3-r3_i_i sub_r1-r3_i and_r2-r0-r2_lsl_i and_r1-r2-r1 bfi_r0-r1_i_i bic_r1-r0_i	tst_r0_i mvn_eq_r0-r1 orr_r0-r2-r0_lsr_i bic_r1-r0_i
and_r0-r1-r2 bfi_r2-r2_i_i rsb_r3-r3-r2_lsr_i bic_r2-r3_i rsb_r0-r0-r3 add_r2-r3-r2_ror_i bic_r1-r0-r2 asr_r1-r1_i	and_r0-r1-r2 rsb_r3-r3-r2_lsr_i bic_r2-r3_i rsb_r0-r0-r3 add_r2-r3-r2_ror_i bic_r1-r0-r2 asr_r1-r1_i
sub_r0-r1_i tst_r0-r2 sub_eq_r2-r3_i rsb_r3-r1-r2 mov_r0-r3 ror_r1-r0_i	sub_r0-r1_i tst_r0-r2 sub_cs_r2-r3_i rsb_r3-r1-r2 ror_r1-r3_i
cmp_r0-r1 add_ne_r0-r2_i add_eq_r0-r2_i mov_r1-r0 bfi_r1-r1_i_i	cmp_r0-r1 add_ne_r0-r2_i add_eq_r0-r2_i mov_r1-r0
rsb_r0-r0_i bfi_r1-r0_i_i eor_r1-r1-r2_lsr_i bfi_r0-r2_i_i eor_r3-r1-r0 mov_r1-r3 add_r1-r1_i asr_r1-r1-r1	rsb_r0-r0_i bfi_r1-r0_i_i eor_r1-r1-r2_lsr_i bfi_r0-r2_i_i eor_r3-r1-r0 add_r1-r3_i asr_r1-r1-r1
cmp_r0-r1 sub_cc_r2-r1-r0_lsl_i bfi_r2-r2_i_i lsl_r3-r1_i orr_r0-r3-r1 bfi_r2-r2_i_i lsl_r1-r0-r0 bic_r1-r1-r2	cmp_r0-r1 sub_cc_r2-r1-r0_lsl_i lsl_r3-r1_i orr_r0-r1-r3 lsl_r1-r0-r0 bic_r1-r1-r2
ror_r0-r0_i sub_r1-r0_i add_r2-r1_i ror_r3-r2-r0 bic_r2-r3_i bic_r3-r2_i bfi_r0-r3_i_i	ror_r3-r0_i bic_r0-r3_i
and_r0-r1-r2_lsr_i mvn_r1-r0 bic_r0-r0-r1 bfi_r1-r0_i_i lsr_r1-r1_i ror_r3-r1-r1	and_r0-r1-r2_lsr_i mvn_r1-r0 lsr_r1-r1_i ror_r3-r1-r1
cmp_r0-r1 orr_eq_r2-r2-r0_asr_i rsb_r0-r2_i ror_r1-r0_i mov_r0-r2 sub_r0-r0-r1 sub_r2-r0_i	cmp_r0-r1 orr_eq_r2-r2-r0_asr_i rsb_r0-r2_i ror_r1-r0_i rsb_r0-r1-r2 sub_r2-r0_i
mov_r0-r1 bfi_r2-r0_i_i bic_r2-r2-r1 eor_r2-r2_i add_r0-r2_i mov_r1-r0	bic_r2-r2-r1 orr_r2-r2_i add_r1-r2_i
cmp_r0-r1 add_cc_r0-r1-r2 asr_r1-r0-r2 bfi_r2-r2_i_i and_r0-r2-r1 bic_r1-r0_i add_r2-r0-r1_lsl_i	cmp_r0-r1 add_cc_r0-r1-r2 asr_r1-r0-r2 and_r0-r2-r1 bic_r1-r0_i add_r2-r0-r1_lsl_i
eor_r0-r1-r2 mov_r2-r0 tst_r2-r0 mov_ne_r0-r3 mov_eq_r0-r3 asr_r2-r2-r0	eor_r0-r1-r2 asr_r2-r0-r3
mov_r0-r1 lsr_r1-r0-r2 orr_r3-r1-r3_asr_i lsl_r2-r3-r1 bic_r3-r0_i add_r0-r3_i and_r0-r0-r2_lsl_i asr_r1-r0-r0	mov_r0-r1 lsr_r1-r0-r2 orr_r3-r1-r3_asr_i lsl_r2-r3-r1 bic_r3-r0_i add_r0-r3_i and_r1-r0-r2_lsl_i
tst_r0-r1 eor_ne_r0-r1_i eor_eq_r0-r2_i tst_r3-r2 rsb_eq_r0-r0_i mov_r2-r0 eor_r0-r2-r0_ror_i	tst_r0-r1 eor_cs_r0-r2_i eor_ne_r0-r1_i tst_r2-r3 rsb_ge_r0-r0_i eor_r0-r0-r0_ror_i
orr_r0-r1-r2_asr_i lsl_r2-r0-r2 asr_r3-r3-r2 ror_r1-r0_i eor_r1-r3-r1_lsl_i sub_r2-r1-r3 bfi_r0-r2_i_i	orr_r0-r1-r2_asr_i unk
orr_r0-r1-r0_lsl_i mov_r1-r2 asr_r3-r3-r1 cmp_r3-r1 add_ne_r2-r2-r0_lsr_i sub_r0-r2-r3	asr_r3-r3-r2 cmp_r2-r3 orr_r0-r1-r0_lsl_i add_ne_r2-r2-r0_lsr_i sub_r0-r2-r3
cmp_r0-r1 orr_eq_r2-r0-r1 rsb_ge_r2-r0-r3 lsr_r3-r2_i bfi_r3-r3_i_i add_r3-r3-r0_lsr_i	cmp_r0-r1 rsb_ge_r2-r0-r3 lsr_r3-r2_i bfi_r3-r3_i_i add_r3-r3-r0_lsr_i
rsb_r0-r1_i and_r1-r0_i bic_r2-r1_i lsl_r1-r2_i bic_r1-r1_i mvn_r3-r1	rsb_r0-r1_i and_r1-r0_i mvn_r3-r1_lsl_i
bfi_r0-r1_i_i asr_r0-r0-r2 rsb_r0-r3-r0 rsb_r1-r0_i rsb_r2-r1-r0 mov_r0-r2 mvn_r3-r0	bfi_r0-r1_i_i asr_r0-r0-r2 rsb_r0-r3-r0 mvn_r1-r0_lsl_i add_r3-r1_i
mov_r0-r1 bic_r1-r0_i rsb_r2-r1_i and_r0-r2_i mov_r2-r0 add_r0-r0-r2_lsl_i	mov_r1-r1_lsl_i unk eor_r0-r0-r0_ror_i
bfi_r0-r1_i_i ror_r1-r0_i tst_r2_i eor_ne_r3-r0-r1_asr_i mov_r2-r3 lsl_r3-r2-r0	tst_r2_i bfi_r0-r1_i_i ror_r1-r0_i eor_ne_r3-r0-r1_asr_i lsl_r3-r3-r0
orr_r0-r1_i orr_r1-r0-r2_asr_i sub_r2-r1_i orr_r0-r2_i asr_r1-r0_i orr_r1-r0-r1 add_r1-r1_i	orr_r0-r1_i orr_r1-r0-r2_asr_i sub_r2-r1_i orr_r0-r2_i orr_r1-r0-r1_lsr_i add_r1-r1_i
orr_r0-r1-r0_asr_i tst_r0-r2 orr_eq_r3-r3-r2 lsr_r1-r3_i bic_r0-r1_i asr_r1-r0_i	orr_r0-r1-r0_asr_i tst_r0-r2 orr_eq_r3-r3-r2 lsr_r1-r3_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 orr_r3-r3-r2_lsl_i add_r3-r1-r3_lsr_i	mvn_r2-r0 orr_r3-r3-r2_lsl_i add_r3-r1-r3_lsr_i
mvn_r0-r1 mvn_r2-r0 mov_r0-r1 add_r1-r2-r2 sub_r0-r3-r0 bic_r0-r0-r1 bic_r1-r0_i bfi_r0-r1_i_i	sub_r0-r3-r1 orr_r1-r1-r0_lsl_i bic_r0-r0-r1_ror_i
mvn_r0-r1 bfi_r2-r0_i_i bfi_r1-r2_i_i ror_r2-r1_i mov_r3-r2 sub_r3-r3-r1 rsb_r3-r1-r3 rsb_r0-r1-r3_lsr_i	bfi_r1-r2_i_i ror_r2-r1_i sub_r3-r2-r1_lsl_i rsb_r0-r1-r3_lsr_i
bic_r0-r1-r2 lsr_r2-r1_i and_r3-r2-r0_lsl_i sub_r0-r3-r0 bfi_r0-r0_i_i asr_r2-r0-r0 add_r0-r2_i and_r2-r0-r2	bic_r0-r1-r2 lsr_r2-r1_i and_r3-r2-r0_lsl_i sub_r0-r3-r0 asr_r2-r0-r0 add_r0-r2_i and_r2-r0-r2
cmp_r0-r1 mvn_eq_r2-r1 bic_r2-r2-r0 rsb_r0-r3-r1 bfi_r0-r0_i_i mov_r3-r2 sub_r2-r3-r0_lsl_i bic_r1-r2_i	cmp_r0-r1 mvn_eq_r2-r1 bic_r2-r2-r0 rsb_r0-r3-r1 sub_r2-r2-r0_lsl_i bic_r1-r2_i
bic_r0-r1_i bfi_r2-r0_i_i orr_r0-r1-r2 mov_r2-r0 bfi_r3-r0_i_i rsb_r3-r3-r2_asr_i mov_r1-r3	orr_r0-r1-r2 bfi_r3-r0_i_i rsb_r1-r3-r0_asr_i
tst_r0-r1 rsb_ne_r2-r1_i eor_r2-r2_i and_r0-r2_i lsl_r2-r0_i lsr_r3-r2_i bfi_r3-r3_i_i	tst_r0-r1 rsb_ne_r2-r1_i and_r0-r2_i mov_r3-r0_ror_i
add_r0-r1_i mov_r2-r0 asr_r1-r2_i bfi_r2-r1_i_i eor_r3-r2-r1_lsl_i sub_r3-r2-r3 bic_r0-r3_i	add_r0-r1_i lsr_r1-r0_i eor_r3-r0-r1_lsl_i sub_r0-r0-r3
asr_r0-r1-r0 mov_r2-r0 sub_r0-r2_i lsl_r2-r3-r2 asr_r2-r2-r0 add_r3-r2-r1_ror_i	asr_r0-r1-r0 lsl_r2-r3-r0 sub_r0-r0_i asr_r2-r2-r0 add_r3-r2-r1_ror_i
bic_r0-r1_i add_r2-r0-r0 bic_r0-r2_i bfi_r0-r0_i_i sub_r3-r0-r2_asr_i mvn_r2-r3 mov_r0-r2 and_r3-r2-r0_lsl_i	bic_r0-r1_i add_r2-r0-r0 bic_r2-r2_i sub_r3-r2-r2_asr_i mvn_r2-r3 and_r3-r2-r2_lsl_i
mvn_r0-r1 and_r2-r3-r0 bic_r0-r2_i ror_r2-r0-r2 mvn_r3-r2 orr_r3-r3_i	bic_r2-r3-r1_ror_i bic_r0-r2_i ror_r2-r0-r2 mvn_r3-r2 orr_r3-r3_i
lsr_r0-r1_i mov_r2-r3 orr_r1-r0-r2 ror_r0-r0-r0 sub_r2-r0-r1 bfi_r3-r0_i_i rsb_r1-r3_i add_r1-r1-r2	lsr_r0-r1_i orr_r1-r0-r3 ror_r0-r0-r0 bfi_r3-r0_i_i sub_r2-r0-r1 rsb_r1-r3_i add_r1-r1-r2
bfi_r0-r1_i_i eor_r2-r2-r0 mov_r3-r2 mov_r0-r2 orr_r1-r0-r2 ror_r2-r1-r3	bfi_r0-r1_i_i eor_r2-r2-r0 ror_r2-r2-r2
eor_r0-r0-r1_lsl_i mvn_r2-r3 lsr_r1-r0_i tst_r0_i add_eq_r0-r2-r1 bic_r3-r2_i rsb_r3-r0-r3_lsr_i	eor_r0-r0-r1_lsl_i mvn_r2-r3 tst_r0_i add_ge_r0-r2-r0_lsr_i rsb_r3-r0-r2_lsr_i
lsr_r0-r1-r2 ror_r3-r0-r0 orr_r3-r3-r1 lsr_r3-r0-r3 and_r1-r0_i asr_r3-r1-r3 bfi_r3-r3_i_i mov_r1-r3	lsr_r0-r1-r2 ror_r3-r0-r0 orr_r3-r3-r1 lsr_r3-r0-r3 and_r1-r0_i asr_r3-r1-r3 bic_r4-r3-r1 eor_r1-r3-r4_lsl_i
tst_r0-r1 sub_eq_r2-r0_i orr_eq_r2-r2-r1_asr_i orr_r2-r2_i mov_r1-r2 bic_r3-r1_i	tst_r0-r1 sub_ls_r2-r0_i orr_eq_r2-r2-r1_asr_i orr_r2-r2_i bic_r3-r2_i
ror_r0-r1-r0 lsr_r0-r0_i and_r2-r0-r3 lsr_r0-r0_i add_r1-r0-r2 orr_r3-r1_i rsb_r2-r3_i	ror_r0-r1-r0 lsr_r0-r0_i and_r2-r0-r3 add_r1-r2-r0_lsr_i orr_r3-r1_i rsb_r2-r3_i
cmp_r0_i rsb_eq_r1-r2-r3 mov_r0-r1 rsb_r3-r2-r3_asr_i and_r2-r0-r3 bic_r3-r2-r0 bic_r2-r0-r3 sub_r1-r2-r0 ror_r0-r1-r0	mov_r0_i
tst_r0_i sub_ne_r1-r2-r3 sub_eq_r1-r0-r3_ror_i add_r0-r1-r0 bfi_r1-r0_i_i ror_r1-r1_i	tst_r0_i sub_ne_r1-r2-r3 sub_eq_r1-r0-r3_ror_i eor_ne_r1-r1_i ror_r1-r1_i
bfi_r0-r0_i_i bic_r1-r0-r2 tst_r1-r2 rsb_ne_r2-r1-r2_asr_i bfi_r3-r2_i_i add_r0-r2-r3_lsl_i and_r1-r2-r0_asr_i	bfi_r3-r2_i_i add_r0-r2-r3_lsl_i and_r1-r2-r0_asr_i
bic_r0-r1_i tst_r0-r1 eor_eq_r1-r0-r1_ror_i mov_r0-r2 lsr_r3-r2-r0 sub_r3-r3-r1	bic_r0-r1_i tst_r0-r1 eor_eq_r1-r0-r1_ror_i lsr_r3-r2-r2 sub_r3-r3-r1
mov_r0-r1 tst_r1-r2 mov_ne_r2-r0 mov_eq_r2-r1 mov_r0-r2 rsb_r1-r0_i	rsb_r1-r1_i
mvn_r0-r1 tst_r2_i mvn_ne_r3-r0 mvn_eq_r3-r1 sub_r2-r3-r1_lsl_i asr_r0-r2-r1	mvn_r3-r1 tst_r2_i mvn_ne_r3-r3 sub_r2-r3-r1_lsl_i asr_r0-r2-r1
bic_r0-r1_i sub_r0-r0_i mvn_r2-r3 bfi_r3-r2_i_i bfi_r2-r0_i_i and_r1-r3-r2_asr_i	eor_r2-r3_i bic_r1-r2-r2_asr_i
mov_r0-r1 lsr_r2-r1-r2 cmp_r0-r3 mvn_hi_r3-r2 asr_r0-r3_i	lsr_r2-r1-r2 cmp_r1-r3 mvn_hi_r3-r2 asr_r0-r3_i
asr_r0-r1-r0 orr_r0-r2-r0_ror_i orr_r2-r0-r2_lsr_i eor_r0-r2-r1 lsr_r1-r0_i mvn_r0-r1	asr_r0-r1-r0 orr_r0-r2-r0_ror_i orr_r2-r0-r2_lsr_i eor_r0-r2-r1 mvn_r0-r0
tst_r0_i mvn_eq_r1-r2 bic_r0-r1_i bfi_r3-r3_i_i rsb_r0-r0_i eor_r0-r3-r0 eor_r1-r3-r0	tst_r0_i mvn_eq_r1-r2 bic_r0-r1_i rsb_r1-r0_i
orr_r0-r1-r2_asr_i cmp_r2-r3 sub_ne_r0-r3-r0_lsl_i bic_r3-r0_i bfi_r1-r3_i_i sub_r3-r2-r3 rsb_r3-r3-r1	orr_r0-r1-r2_asr_i bic_r1-r1_i cmp_r3-r2 sub_ne_r0-r3-r0_lsl_i bic_r3-r0_i sub_r3-r2-r3 sub_r3-r1-r3
bic_r0-r1-r2 sub_r3-r2-r3_asr_i bfi_r3-r3_i_i bic_r2-r2_i bic_r0-r3-r0 bic_r1-r0_i rsb_r0-r1-r2_lsl_i	bic_r0-r1-r2 sub_r3-r2-r3_asr_i bic_r2-r2_i bic_r0-r3-r0 bic_r1-r0_i rsb_r0-r1-r2_lsl_i
lsr_r0-r1-r2 orr_r1-r0-r2_ror_i and_r0-r3-r1_lsr_i lsr_r1-r0_i add_r2-r1-r3 and_r2-r3-r2_lsr_i orr_r3-r0-r2 add_r0-r3-r2	lsr_r0-r1-r2 orr_r1-r0-r2_ror_i and_r0-r3-r1_lsr_i add_r2-r3-r0_lsr_i and_r2-r3-r2_lsr_i orr_r3-r0-r2 add_r0-r3-r2
bfi_r0-r1_i_i eor_r2-r1-r0_lsr_i and_r0-r2_i lsl_r3-r3-r3 add_r2-r0_i orr_r3-r1-r3 bic_r2-r3-r2	eor_r2-r1-r0_lsr_i lsl_r3-r3-r3 and_r0-r2_i add_r2-r0_i orr_r3-r1-r3 bic_r2-r3-r2
bic_r0-r1_i eor_r1-r0-r2_lsl_i orr_r1-r2-r1 rsb_r3-r1-r2 bfi_r2-r3_i_i bic_r0-r2_i	bic_r0-r2_i
and_r0-r1-r2 rsb_r3-r0_i asr_r2-r3_i mvn_r3-r2 mov_r0-r3 lsl_r1-r0_i eor_r0-r1_i	and_r0-r1-r2 rsb_r3-r0_i mvn_r3-r3_asr_i lsl_r1-r3_i eor_r0-r1_i
cmp_r0-r1 mvn_hi_r2-r3 sub_r2-r1-r2 lsr_r2-r2_i add_r0-r0-r2 sub_r0-r0-r1_lsl_i mvn_r2-r0	cmp_r0-r1 mvn_hi_r2-r3 sub_r2-r1-r2 add_r0-r0-r2_lsr_i sub_r0-r0-r1_lsl_i mvn_r2-r0
bfi_r0-r1_i_i and_r2-r1-r3 tst_r2-r1 mov_ne_r3-r0 mov_r2-r3	tst_r1-r3 bfi_r0-r1_i_i mov_ne_r3-r0 mov_r2-r3
cmp_r0-r1 add_ls_r2-r0-r1 rsb_hi_r2-r0-r3 bic_r2-r2_i bic_r0-r2_i add_r1-r0_i	cmp_r0-r1 rsb_hi_r2-r0-r3 add_ls_r2-r0-r1 bic_r2-r2_i add_r1-r2_i
lsr_r0-r1_i mvn_r2-r0 tst_r0-r2 orr_eq_r2-r1-r2 sub_r3-r2_i	unk sub_r3-r3_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r0 eor_r1-r0-r1 lsr_r2-r1-r1 add_r3-r2_i add_r0-r0-r3	eor_r1-r0-r2 tst_r0_i unk lsr_r2-r1-r1 add_r3-r2_i add_r0-r0-r3
tst_r0-r1 orr_ne_r2-r2-r3_asr_i orr_eq_r2-r0-r1 bic_r0-r2_i bic_r3-r0_i sub_r1-r3_i rsb_r0-r1-r3_lsl_i	tst_r0-r1 orr_ne_r2-r2-r3_asr_i orr_eq_r2-r0-r1 bic_r3-r2_i sub_r1-r3_i rsb_r0-r1-r3_lsl_i
tst_r0_i sub_ne_r0-r0-r1 sub_eq_r0-r0_i rsb_r2-r0_i add_r1-r2-r0 lsl_r3-r1-r0	tst_r0_i sub_ne_r0-r0-r1 sub_eq_r0-r0_i mov_r1_i lsl_r3-r1-r0
cmp_r0-r1 mov_cs_r2-r0 mov_ne_r2-r1 ror_r2-r2_i rsb_r1-r2_i	ror_r2-r1_i rsb_r1-r2_i
cmp_r0-r1 sub_ge_r2-r3_i mov_lt_r2-r1 eor_r2-r3-r2	cmp_r0-r1 sub_ge_r1-r3_i eor_r2-r1-r3
rsb_r0-r1_i bfi_r0-r0_i_i tst_r2-r0 sub_ne_r1-r3-r2 orr_r1-r1-r2 asr_r1-r3-r1	rsb_r0-r1_i tst_r2-r0 sub_ne_r1-r3-r2 orr_r1-r1-r2 asr_r1-r3-r1
tst_r0_i mvn_ne_r1-r2 eor_eq_r1-r2-r3_ror_i mov_r0-r1 and_r1-r1-r0	tst_r0_i mvn_r1-r2 eor_ge_r1-r2-r3_ror_i
rsb_r0-r0-r1 mov_r1-r2 tst_r1-r0 and_ne_r2-r1_i sub_r0-r0-r2_ror_i bfi_r0-r0_i_i	rsb_r0-r0-r1 tst_r2-r0 and_ne_r2-r2_i sub_r0-r0-r2_ror_i bfi_r0-r0_i_i
lsl_r0-r1_i tst_r0-r2 and_eq_r0-r3-r0 sub_r1-r0-r2_asr_i sub_r2-r1-r0 eor_r2-r3-r2_lsl_i bic_r3-r2-r3	sub_r1-r0-r2_asr_i sub_r2-r1-r0 eor_r2-r3-r2_lsl_i bic_r3-r2-r3
tst_r0_i mvn_eq_r1-r2 orr_r1-r1_i tst_r1-r0 rsb_ne_r1-r0_i mov_r0-r1	mvn_r1-r2 orr_r1-r1_i tst_r1-r0 rsb_ne_r1-r0_i mov_r0-r1
bic_r0-r1_i add_r2-r2_i orr_r1-r0-r2_lsr_i mvn_r0-r1 mvn_r3-r1 orr_r0-r3-r0_lsl_i	bic_r0-r1_i add_r2-r2_i orr_r1-r0-r2_lsr_i mvn_r0-r1 orr_r0-r0-r0_lsl_i
sub_r0-r0-r1_ror_i bfi_r2-r0_i_i and_r1-r2_i bfi_r3-r1_i_i bfi_r1-r3_i_i add_r3-r3_i and_r2-r3-r1	and_r2-r2_i
tst_r0-r1 rsb_eq_r1-r2_i sub_r0-r2-r1 cmp_r1-r0 sub_lt_r0-r2-r1 mov_r1-r0 eor_r0-r0-r3 bic_r3-r1-r0	tst_r0-r1 rsb_ls_r1-r2_i sub_r0-r2-r1 and_r3-r3-r0
cmp_r0-r1 mov_lt_r0-r2 mov_ge_r0-r3 asr_r3-r0_i mov_r0-r3 bfi_r2-r3_i_i eor_r2-r0-r2	cmp_r0-r1 mov_ge_r0-r3 mov_lt_r0-r2 asr_r3-r0_i bfi_r2-r3_i_i eor_r2-r3-r2
add_r0-r1-r0_lsl_i and_r1-r2-r0 mvn_r3-r2 mov_r2-r3 ror_r2-r2_i eor_r0-r3-r2 bic_r0-r0-r1	add_r0-r1-r0_lsl_i and_r1-r2-r0 eor_r0-r2-r2_ror_i bic_r0-r0-r1
cmp_r0_i mov_ge_r1-r2 and_r0-r2-r1 orr_r3-r0_i add_r3-r0-r3_lsl_i and_r0-r3_i	cmp_r0_i mov_ge_r1-r2 and_r3-r1-r2 and_r0-r3_i
tst_r0-r1 sub_ne_r0-r2-r0_lsr_i bfi_r3-r3_i_i cmp_r2_i and_cs_r3-r1-r3_lsr_i mov_r1-r0 rsb_r2-r1-r3	bfi_r3-r3_i_i tst_r1-r0 sub_ne_r0-r2-r0_lsr_i cmp_r2_i and_cs_r3-r1-r3_lsr_i rsb_r2-r0-r3
bic_r0-r1_i cmp_r1_i rsb_hi_r2-r1-r2_lsl_i eor_r1-r1-r0 orr_r3-r1-r2_lsr_i	cmp_r1_i rsb_hi_r2-r1-r2_lsl_i and_r1-r1_i orr_r3-r1-r2_lsr_i
mov_r0-r1 sub_r2-r0-r1 add_r0-r1-r2 eor_r1-r0-r2 rsb_r2-r0_i sub_r2-r2_i orr_r0-r1-r0 ror_r2-r0-r2	rsb_r2-r1_i ror_r2-r1-r2
tst_r0_i sub_eq_r0-r0-r1 ror_r2-r0-r3 cmp_r0-r1 rsb_ge_r3-r2-r1_ror_i sub_r3-r1-r3_lsl_i mov_r1-r3 bfi_r1-r1_i_i	tst_r0_i sub_eq_r0-r0-r1 ror_r2-r0-r3 cmp_r0-r1 rsb_ge_r3-r2-r1_ror_i sub_r1-r1-r3_lsl_i bfi_r1-r1_i_i
sub_r0-r1-r0 bfi_r2-r2_i_i bic_r3-r2-r0 mov_r2-r3 bfi_r2-r2_i_i lsr_r0-r2_i	sub_r0-r1-r0 bic_r3-r2-r0 lsr_r0-r3_i
and_r0-r1-r0_ror_i mvn_r2-r0 lsr_r0-r2_i ror_r3-r0_i ror_r1-r3_i ror_r3-r1_i	and_r0-r1-r0_ror_i mvn_r2-r0 lsr_r2-r2_i mov_r3-r2_ror_i
eor_r0-r1_i cmp_r1-r0 add_ge_r0-r2-r1_lsr_i and_r0-r0-r2 bic_r2-r0-r2 add_r1-r2-r0_lsr_i	eor_r0-r1_i cmp_r1-r0 add_ge_r0-r2-r1_lsr_i and_r0-r0-r2 mov_r1-r0_lsr_i
bic_r0-r1-r2 sub_r1-r3-r0 lsl_r2-r1_i eor_r1-r2_i eor_r1-r1-r2 eor_r2-r1_i sub_r1-r2-r1 asr_r3-r1_i	unk
sub_r0-r0-r1_asr_i asr_r2-r2-r1 bic_r1-r2-r0 orr_r1-r1_i orr_r2-r2_i bic_r1-r1-r2	rsb_r1-r0-r0
sub_r0-r1-r2_lsr_i bfi_r2-r1_i_i sub_r1-r0-r2 sub_r1-r0-r1 bic_r0-r1_i lsl_r0-r2-r0 ror_r3-r0-r2 bic_r2-r3_i	bfi_r2-r1_i_i bic_r0-r2_i lsl_r0-r2-r0 ror_r3-r0-r2 bic_r2-r3_i
tst_r0_i rsb_ne_r1-r2-r3 rsb_eq_r1-r2-r0 bic_r1-r1_i sub_r0-r0-r1_lsl_i mov_r2-r0 sub_r2-r0-r2_ror_i bic_r3-r0-r2	tst_r0_i rsb_ne_r1-r2-r3 rsb_ls_r1-r2-r0 bic_r1-r1_i sub_r0-r0-r1_lsl_i sub_r2-r0-r0_ror_i bic_r3-r0-r2
sub_r0-r0-r1_ror_i mvn_r2-r0 tst_r0_i mvn_ne_r3-r2 add_r3-r3_i and_r0-r3_i	sub_r0-r0-r1_ror_i mvn_r2-r0 tst_r0_i add_ne_r3-r2_i and_r0-r3_i
tst_r0-r1 mvn_ne_r2-r3 bic_r2-r2_i bic_r3-r3-r2 lsl_r0-r3_i lsl_r0-r0_i	tst_r0-r1 mvn_ne_r2-r3 bic_r2-r2_i bic_r3-r3-r2 lsl_r0-r3_i
cmp_r0-r1 mov_ls_r2-r0 rsb_r0-r1-r2_lsr_i sub_r1-r2-r0 bfi_r0-r1_i_i bfi_r3-r0_i_i mvn_r2-r3 sub_r1-r2_i	cmp_r0-r1 mov_ls_r2-r0 rsb_r0-r1-r2_asr_i bfi_r3-r0_i_i mvn_r2-r3 sub_r1-r2_i
add_r0-r1-r2 mvn_r1-r2 lsr_r3-r2-r1 mov_r2-r0 sub_r2-r3-r2 mvn_r3-r2	add_r0-r1-r2 mvn_r1-r2 lsr_r3-r2-r1 sub_r2-r3-r0 mvn_r3-r2
cmp_r0-r1 orr_cc_r2-r1-r2_asr_i mvn_r1-r2 eor_r3-r1_i bic_r3-r3_i mov_r1-r3 bic_r3-r3_i lsl_r1-r1_i bic_r2-r1-r3	cmp_r0-r1 orr_cc_r2-r1-r2_asr_i mvn_r1-r2 bic_r3-r1_i and_r2-r2-r3_lsl_i
mvn_r0-r1 tst_r2-r3 rsb_ne_r0-r0-r1 add_r1-r0-r0 sub_r3-r3-r1 mov_r2-r0 add_r0-r3-r2	mvn_r0-r1 tst_r2-r3 rsb_ne_r0-r0-r1 add_r1-r0-r0 sub_r3-r3-r1 add_r0-r3-r0
add_r0-r0_i add_r1-r0-r2 add_r0-r1_i mov_r2-r0 bfi_r2-r2_i_i lsl_r2-r2-r2	add_r0-r0_i add_r1-r0-r2 add_r2-r1_i bfi_r2-r2_i_i lsl_r2-r2-r2
tst_r0_i add_ne_r1-r2-r3_lsl_i add_eq_r1-r0-r3_lsl_i asr_r3-r0_i orr_r2-r3-r1 lsr_r2-r2_i	tst_r0_i add_ne_r1-r2-r3_lsl_i add_eq_r1-r0-r3_lsl_i orr_r2-r1-r0_asr_i lsr_r2-r2_i
add_r0-r1_i orr_r2-r2-r3 and_r3-r2-r3 bfi_r2-r0_i_i bfi_r1-r3_i_i orr_r2-r2_i lsr_r0-r2-r1	orr_r2-r2-r3 add_r0-r1_i bfi_r2-r0_i_i orr_r2-r2_i bfi_r1-r3_i_i lsr_r0-r2-r1
lsr_r0-r1-r1 cmp_r2-r1 mvn_hi_r2-r0 mvn_r3-r1 mvn_r0-r3 eor_r2-r2_i bic_r0-r2-r0	cmp_r2-r1 mvn_hi_r2-r1_lsr-r1 eor_r2-r2_i bic_r0-r2-r1
cmp_r0-r1 rsb_hi_r2-r1-r2_asr_i bic_r3-r2_i lsl_r0-r3_i tst_r0_i mov_eq_r2-r0 bic_r3-r2_i	cmp_r0-r1 rsb_hi_r2-r1-r2_asr_i bic_r2-r2_i lsl_r3-r2_i
mvn_r0-r1 mov_r2-r0 and_r3-r0-r2_lsl_i and_r1-r2-r3 mvn_r2-r1 sub_r0-r0-r2 orr_r2-r0-r3_lsl_i	mvn_r0-r1 and_r3-r0-r0_lsl_i sub_r0-r3-r1 orr_r2-r0-r3_lsl_i
cmp_r0-r1 mov_ne_r1-r0 mov_eq_r1-r2 lsr_r3-r2-r1 bfi_r3-r3_i_i mvn_r2-r3 asr_r1-r2_i	cmp_r0-r1 mov_ne_r1-r0 mov_eq_r1-r2 lsr_r3-r2-r1 mvn_r1-r3_asr_i
lsl_r0-r1-r2 sub_r2-r2-r0_asr_i orr_r2-r2_i asr_r1-r3-r2 and_r0-r1-r3 add_r1-r3-r2 mov_r2-r0 ror_r3-r1-r2	lsl_r0-r1-r2 sub_r2-r2-r0_asr_i orr_r2-r2_i asr_r1-r3-r2 and_r0-r1-r3 add_r1-r3-r2 ror_r3-r1-r0
bic_r0-r0-r1 orr_r2-r2-r0_asr_i sub_r1-r2-r0_lsr_i orr_r3-r1-r0_lsr_i tst_r1-r3 mov_eq_r1-r2 orr_r3-r1_i	bic_r0-r0-r1 orr_r2-r2-r0_asr_i sub_r1-r2-r0_lsr_i orr_r3-r1_i
add_r0-r1-r1 rsb_r0-r0-r1 mvn_r1-r2 bfi_r1-r1_i_i and_r2-r1-r0_lsr_i add_r3-r2-r0 and_r1-r3-r2_asr_i	rsb_r0-r1_i mvn_r1-r2 bfi_r1-r1_i_i and_r2-r1-r0_lsr_i add_r3-r2-r0 and_r1-r3-r2_asr_i
tst_r0-r1 add_eq_r0-r1-r1 bic_r2-r2_i lsl_r2-r2_i and_r2-r0-r2_lsl_i ror_r3-r2_i and_r3-r3-r0	tst_r0-r1 add_eq_r0-r1-r1 bic_r2-r2_i and_r2-r0-r2_lsl_i ror_r3-r2_i and_r3-r3-r0
tst_r0_i mov_eq_r1-r2 and_r2-r3_i eor_r3-r1-r2_asr_i orr_r2-r3_i bfi_r3-r2_i_i	tst_r0_i mov_eq_r1-r2 orr_r3-r1_i
tst_r0-r1 eor_eq_r2-r2-r3_lsl_i eor_eq_r2-r3_i bfi_r0-r3_i_i asr_r2-r1-r2 rsb_r3-r2-r3 asr_r1-r3-r0	tst_r0-r1 eor_eq_r2-r3_i bfi_r0-r3_i_i asr_r2-r1-r2 rsb_r3-r2-r3 asr_r1-r3-r0
rsb_r0-r1_i sub_r2-r0-r1_lsr_i add_r3-r2_i mov_r2-r3 orr_r1-r2_i eor_r0-r1_i	rsb_r0-r1_i sub_r2-r0-r1_lsr_i add_r3-r2_i orr_r1-r3_i eor_r0-r1_i
bfi_r0-r1_i_i bic_r2-r3_i rsb_r3-r1-r0_asr_i tst_r2_i mvn_eq_r2-r3 bic_r3-r2-r3	bic_r2-r3_i rsb_r3-r1-r0_asr_i tst_r2_i mvn_eq_r2-r3 bic_r3-r2-r3
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 mov_r0-r3 bfi_r3-r2_i_i add_r0-r0-r3_asr_i	add_r0-r3-r3_asr_i
tst_r0-r1 add_ne_r0-r0-r0 add_eq_r0-r2-r1 lsl_r2-r0_i lsl_r0-r2_i add_r1-r0_i	tst_r0-r1 add_ne_r0-r0-r0 add_eq_r0-r2-r1 lsl_r0-r0_i add_r1-r0_i
orr_r0-r1-r2_asr_i and_r3-r0-r3_lsl_i bic_r2-r0_i bic_r0-r2_i lsr_r2-r0-r3 add_r0-r2-r3 bfi_r2-r0_i_i bfi_r0-r2_i_i	orr_r0-r1-r2_asr_i and_r3-r0-r3_lsl_i ror_r2-r0-r3 bic_r2-r2_i add_r0-r2-r3
rsb_r0-r0-r1 mvn_r1-r0 bfi_r2-r1_i_i mvn_r0-r2 bic_r3-r0_i bic_r3-r3_i	rsb_r0-r0-r1 mvn_r1-r0 bfi_r2-r1_i_i mvn_r0-r2 bic_r3-r0_i
mvn_r0-r1 tst_r0-r1 and_eq_r2-r1-r0_lsr_i lsr_r0-r2-r2 sub_r2-r2-r0_lsr_i mvn_r3-r2	mvn_r0-r1 and_r2-r1-r0_lsr_i lsr_r0-r2-r2 sub_r2-r2-r0_lsr_i mvn_r3-r2
cmp_r0-r1 mov_ne_r0-r1 cmp_r2-r0 and_ls_r3-r2-r3_lsl_i mov_r0-r3 bfi_r0-r0_i_i	cmp_r2-r1 and_ls_r3-r2-r3_lsl_i mov_r0-r3 bfi_r0-r3_i_i
bfi_r0-r1_i_i bfi_r1-r0_i_i and_r2-r0-r1 mvn_r0-r2 mov_r3-r0 orr_r0-r0-r3	bfi_r0-r1_i_i bfi_r1-r0_i_i and_r2-r0-r1 mvn_r0-r2
tst_r0-r1 mvn_ne_r2-r1 tst_r2-r0 add_eq_r2-r0-r1_lsr_i and_r3-r0-r2_lsr_i bfi_r2-r3_i_i bfi_r3-r2_i_i	tst_r0-r1 mvn_ne_r2-r1 tst_r2-r0 add_eq_r2-r0-r1_lsr_i and_r3-r0-r2_lsr_i bfi_r3-r2_i_i
tst_r0-r1 sub_ne_r1-r2-r1 sub_eq_r1-r0-r3 and_r3-r2-r0_ror_i tst_r3-r1 mov_ne_r1-r3 mov_eq_r1-r3 sub_r0-r1-r0_ror_i	and_r3-r2-r0_ror_i sub_r0-r3-r0_ror_i
mvn_r0-r1 lsr_r2-r1_i rsb_r2-r2_i bfi_r1-r2_i_i sub_r3-r0_i lsr_r2-r1-r3 eor_r3-r1-r2_lsr_i rsb_r2-r3-r1_lsl_i	mvn_r0-r1 asr_r2-r0_i bfi_r1-r2_i_i sub_r3-r0_i lsr_r2-r1-r3 eor_r3-r1-r2_lsr_i rsb_r2-r3-r1_lsl_i
cmp_r0-r1 mov_cc_r2-r1 mov_cs_r2-r0 add_r3-r2-r2_asr_i mov_r2-r3 sub_r2-r2-r3_asr_i sub_r2-r2_i add_r1-r2-r3 rsb_r2-r1-r2 bfi_r3-r2_i_i	cmp_r0-r1 mov_hi_r2-r0 mov_ls_r2-r1 add_r3-r2-r2_asr_i rsb_r2-r3_i bfi_r3-r2_i_i
rsb_r0-r0-r1 tst_r0_i mvn_ne_r0-r2 mvn_eq_r0-r2 rsb_r2-r0-r1 orr_r2-r2-r1	mvn_r0-r2 rsb_r2-r0-r1 orr_r2-r2-r1
sub_r0-r1-r0_lsr_i bic_r0-r0_i bfi_r1-r1_i_i rsb_r1-r1_i and_r2-r1_i and_r0-r2-r0 bfi_r0-r0_i_i asr_r3-r0_i	and_r3-r1_i
bic_r0-r1_i ror_r2-r2_i add_r0-r2-r0 sub_r1-r2-r0 add_r1-r1-r2_ror_i and_r0-r1_i bfi_r0-r0_i_i	lsr_r2-r2_i mov_r1_i and_r0-r1-r2_asr_i
cmp_r0-r1 add_eq_r2-r3-r0 bic_r1-r1-r2 eor_r3-r1-r2 asr_r2-r3_i mvn_r0-r2 bfi_r2-r0_i_i	cmp_r0-r1 add_eq_r2-r3-r0 orr_r3-r1-r2 asr_r2-r3_i mvn_r0-r2 bfi_r2-r0_i_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r2 bfi_r3-r1_i_i add_r2-r3-r0_lsl_i orr_r3-r2-r0_asr_i and_r1-r3_i add_r0-r1_i	tst_r0-r1 mvn_ne_r0-r1 mvn_cs_r0-r2 orr_r2-r3-r0_lsl_i orr_r3-r2-r0_ror_i and_r1-r3_i add_r0-r1_i
tst_r0-r1 add_eq_r2-r2_i bfi_r1-r2_i_i rsb_r0-r3-r2 cmp_r0-r2 rsb_hi_r3-r1_i mov_r1-r3	tst_r0-r1 add_eq_r2-r2_i bfi_r1-r2_i_i cmp_r3-r2 rsb_hi_r3-r1_i mov_r1-r3
add_r0-r0-r1_lsr_i eor_r2-r1-r0_ror_i lsl_r3-r0_i tst_r3-r2 mov_eq_r1-r0 bfi_r0-r1_i_i bfi_r1-r0_i_i	add_r0-r0-r1_lsr_i eor_r2-r1-r0_ror_i lsl_r3-r0_i tst_r3-r2 mov_eq_r1-r0 bfi_r1-r1_i_i
tst_r0-r1 add_ne_r2-r2_i mov_r1-r0 add_r2-r2-r1 eor_r1-r3-r2_asr_i add_r2-r3-r1_ror_i bic_r1-r2_i	tst_r0-r1 add_ne_r2-r2_i add_r2-r0-r2 eor_r1-r3-r2_asr_i add_r2-r3-r1_ror_i bic_r1-r2_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 rsb_r2-r2-r1 and_r1-r1-r2_lsl_i bic_r1-r1-r0 bic_r3-r1_i add_r1-r3_i mov_r2-r1	mov_r2_i
tst_r0-r1 sub_ne_r1-r2-r0_asr_i sub_eq_r1-r3_i eor_r3-r2-r1 bfi_r3-r3_i_i	tst_r0-r1 sub_ne_r1-r2-r0_asr_i sub_ls_r1-r3_i eor_r3-r2-r1 and_lt_r0-r2-r0_lsr_i
tst_r0-r1 add_ne_r0-r1-r0 add_eq_r0-r2-r1 bic_r0-r0-r2 and_r0-r0-r2	eor_r0-r2-r2
cmp_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 cmp_r0_i mov_lt_r3-r0 mov_ge_r3-r1 lsl_r2-r3-r2 mov_r0-r2	cmp_r2_i mov_lt_r1-r2 lsl_r0-r1-r2
orr_r0-r1-r2 tst_r3_i rsb_ne_r3-r3-r2_lsl_i rsb_eq_r3-r3-r0_lsl_i mov_r2-r3 bic_r3-r2_i	orr_r0-r1-r2 tst_r3_i rsb_ge_r3-r3-r0_lsl_i rsb_ne_r3-r3-r2_lsl_i bic_r3-r3_i
bfi_r0-r1_i_i rsb_r1-r0-r1_asr_i bfi_r2-r1_i_i mvn_r3-r1 bic_r2-r2-r3 add_r1-r2-r1	bfi_r0-r1_i_i rsb_r1-r0-r1_asr_i bfi_r2-r1_i_i and_r2-r1-r2 add_r1-r2-r1
lsl_r0-r1_i add_r2-r3_i rsb_r3-r2_i add_r0-r0-r3 bic_r1-r3-r0 add_r0-r1-r3 mov_r3-r0	lsl_r0-r1_i add_r2-r3_i rsb_r3-r2_i add_r0-r0-r3 bic_r1-r3-r0 add_r3-r1-r3
cmp_r0_i orr_ne_r0-r1-r2_lsr_i bic_r0-r0_i mov_r2-r3 cmp_r1-r2 rsb_ge_r1-r0_i add_r2-r1-r0_asr_i eor_r2-r0-r2_asr_i	cmp_r0_i orr_ne_r0-r1-r2_lsr_i bic_r0-r0_i cmp_r1-r3 rsb_ge_r1-r0_i add_r2-r1-r0_asr_i eor_r2-r0-r2_asr_i
bic_r0-r1-r2 tst_r1-r0 mvn_ne_r3-r2 add_r3-r3_i ror_r1-r3_i rsb_r2-r1-r0	bic_r0-r1-r2 tst_r1-r0 mvn_ne_r3-r2 add_r3-r3_i sub_r2-r0-r3_ror_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 bfi_r0-r0_i_i bic_r0-r0-r2	tst_r1-r0 bic_eq_r0-r1-r1
tst_r0-r1 add_ne_r1-r2-r1 orr_r0-r1_i mvn_r2-r1 bfi_r2-r2_i_i orr_r2-r2_i and_r0-r0-r2 sub_r3-r0_i bfi_r1-r3_i_i	tst_r1-r0 add_ne_r1-r2-r1 mov_r2_i bfi_r1-r2_i_i
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 eor_r1-r0-r1	eor_r1-r2-r1
ror_r0-r1-r2 bic_r0-r0-r2 sub_r3-r0-r2 add_r0-r3-r3_lsl_i bfi_r3-r0_i_i bic_r1-r3_i bfi_r1-r1_i_i	ror_r0-r1-r2 bic_r0-r0-r2 sub_r3-r0-r2 bic_r1-r3_i
orr_r0-r0_i asr_r1-r0_i lsl_r2-r1_i bic_r1-r3-r2 add_r3-r1-r2_lsl_i mvn_r0-r3	ror_r1-r0_i lsl_r2-r1_i unk sub_r0-r1-r2_lsl_i
cmp_r0_i mov_ls_r1-r2 mov_hi_r1-r0 bfi_r0-r1_i_i mvn_r2-r0	cmp_r0_i bfi_ls_r0-r2_i_i mvn_r2-r0
cmp_r0_i and_ne_r0-r1-r2_lsr_i rsb_r2-r3-r0_lsl_i add_r2-r0-r2 asr_r2-r2_i sub_r2-r0-r2	cmp_r0_i and_ne_r0-r1-r2_lsr_i rsb_r2-r3-r0_lsl_i add_r2-r0-r2 sub_r2-r0-r2_asr_i
mvn_r0-r1 orr_r0-r0-r2 rsb_r0-r0-r3 and_r0-r0-r3_ror_i add_r3-r3-r0 ror_r1-r3_i bic_r3-r1_i	unk sub_r0-r3-r0 and_r0-r0-r3_ror_i add_r3-r3-r0 ror_r1-r3_i bic_r3-r1_i
and_r0-r1-r0_ror_i bic_r2-r1-r0 ror_r2-r2-r2 add_r1-r2_i eor_r0-r1_i eor_r1-r0-r1 add_r2-r0-r1 orr_r3-r1-r2	bic_r2-r1-r0_ror_i ror_r2-r2-r2 add_r1-r2_i eor_r0-r1_i add_r3-r0_i orr_r3-r3_i
mov_r0-r1 sub_r2-r0_i tst_r3-r2 add_ne_r3-r3-r2 add_r2-r3_i ror_r0-r2_i and_r3-r0_i	sub_r2-r1_i tst_r3-r2 add_ne_r3-r3-r2 add_r2-r3_i ror_r0-r2_i and_r3-r0_i
tst_r0-r1 mov_ne_r2-r1 add_ne_r2-r2-r2 rsb_r3-r2-r1_lsl_i eor_r0-r2-r3 sub_r2-r3-r0 bic_r1-r1-r2 lsl_r3-r1_i	tst_r0-r1 add_ne_r2-r1-r1 rsb_r3-r2-r1_lsl_i eor_r0-r2-r3 sub_r2-r3-r0 bic_r1-r1-r2 lsl_r3-r1_i
cmp_r0_i mvn_cc_r1-r0 mov_ne_r1-r2 mov_r2-r1 bfi_r3-r2_i_i sub_r1-r3_i	cmp_r0_i mov_ne_r1-r2 bfi_r3-r1_i_i sub_r1-r3_i
cmp_r0-r1 eor_ne_r0-r2_i add_r3-r0-r3_asr_i bfi_r2-r3_i_i sub_r3-r1-r2_lsr_i and_r2-r1-r3_lsr_i sub_r0-r2_i	sub_r3-r1-r2_lsr_i and_r2-r1-r3_lsr_i sub_r0-r2_i
eor_r0-r1-r2 lsl_r1-r0-r0 cmp_r3_i orr_hi_r0-r3-r1_lsl_i bfi_r1-r0_i_i sub_r0-r1_i mvn_r3-r0	eor_r0-r1-r2 lsl_r1-r0-r0 cmp_r3_i orr_hi_r0-r3-r1_lsl_i bfi_r1-r0_i_i rsb_r3-r1_i
bic_r0-r0-r1 rsb_r0-r1-r0_lsr_i sub_r1-r0-r1_lsr_i asr_r2-r1-r1 asr_r3-r0_i eor_r0-r2-r3 sub_r3-r0-r2 bfi_r3-r3_i_i	bic_r0-r0-r1 rsb_r0-r1-r0_lsr_i sub_r1-r0-r1_lsr_i asr_r2-r1-r1 eor_r0-r2-r0_asr_i sub_r3-r0-r2 bfi_r3-r3_i_i
tst_r0-r1 sub_ne_r0-r2-r1_lsl_i mov_r1-r3 sub_r2-r1_i rsb_r3-r0-r2 tst_r2-r0 and_eq_r3-r3-r2 bic_r1-r3-r0	tst_r0-r1 sub_ne_r0-r2-r1_lsl_i sub_r2-r3_i tst_r0-r2 sub_r1-r2-r0 bic_ne_r1-r1-r0 and_ls_r1-r2-r1
cmp_r0-r1 sub_ls_r2-r2_i sub_hi_r2-r3-r2 rsb_r0-r3-r2_lsr_i mov_r2-r0 mvn_r3-r2 add_r1-r3-r3_ror_i rsb_r2-r1-r3_lsr_i	cmp_r0-r1 sub_ls_r2-r2_i sub_hi_r2-r3-r2 rsb_r0-r3-r2_lsr_i mvn_r3-r0 add_r1-r3-r3_ror_i rsb_r2-r1-r3_lsr_i
and_r0-r1-r2_lsl_i ror_r1-r1-r0 rsb_r3-r1_i rsb_r1-r1-r3_lsl_i bic_r2-r1_i rsb_r3-r2_i eor_r1-r3-r2_asr_i eor_r2-r1-r2	rsb_r3-r1_i rsb_r1-r1-r3_lsl_i bic_r2-r1_i rsb_r3-r2_i eor_r1-r3-r2_asr_i eor_r2-r1-r2
sub_r0-r1-r2 mov_r3-r2 asr_r2-r0-r3 asr_r3-r0_i tst_r3-r2 sub_eq_r0-r3-r2 bic_r3-r0_i	sub_r0-r1-r2 asr_r3-r0_i asr_r2-r0-r2 tst_r3-r2 sub_ge_r0-r3-r2 bic_r3-r0_i
eor_r0-r1-r0 sub_r2-r0_i and_r3-r1-r2 bfi_r0-r3_i_i eor_r2-r0_i asr_r1-r2_i sub_r1-r1-r2	eor_r0-r1-r0 sub_r2-r0_i and_r3-r1-r2 bfi_r0-r3_i_i eor_r2-r0_i rsb_r1-r2-r2_asr_i
tst_r0_i eor_eq_r1-r2-r0_ror_i bic_r0-r1_i bic_r2-r3_i bfi_r2-r2_i_i and_r1-r0-r2 orr_r1-r1_i	tst_r0_i eor_ls_r1-r2-r0_ror_i bic_r0-r1_i bic_r2-r3_i and_r1-r0-r2 orr_r1-r1_i
and_r0-r1-r2_ror_i sub_r0-r1-r0 lsr_r1-r0_i bic_r3-r0-r1 and_r1-r3_i bic_r3-r3-r1	bic_r1-r1_i bic_r1-r1-r2_ror_i bic_r3-r1-r1_lsr_i
tst_r0-r1 and_eq_r2-r2-r0 orr_ne_r2-r3_i mov_r3-r1 eor_r2-r3-r2	tst_r1-r0 and_r2-r0-r2 orr_ne_r2-r3_i eor_r2-r1-r2
bic_r0-r0-r1 and_r0-r0_i bfi_r2-r1_i_i add_r1-r2-r0_lsl_i bfi_r2-r1_i_i add_r3-r2_i bfi_r2-r3_i_i add_r0-r2_i	bfi_r2-r1_i_i bfi_r2-r2_i_i sub_r3-r2_i bfi_r2-r3_i_i add_r0-r2_i
tst_r0-r1 mov_ne_r1-r0 eor_r2-r1-r2 bic_r3-r2-r0 eor_r0-r3-r1	bic_r2-r2-r0 tst_r0-r1 and_cs_r0-r2_i orr_r0-r2-r0
bic_r0-r1_i tst_r1-r0 and_eq_r2-r1-r2 mvn_r0-r2 mvn_r1-r0 bfi_r0-r1_i_i	bic_r0-r1_i tst_r1-r0 and_eq_r2-r1-r2 mvn_r0-r2 bfi_r0-r2_i_i
lsr_r0-r1_i lsr_r0-r0_i lsl_r2-r3-r0 eor_r0-r2-r3 bic_r2-r0-r2 eor_r2-r0-r2_asr_i bic_r3-r2_i	lsr_r0-r1_i lsl_r2-r3-r0 eor_r0-r2-r3 bic_r2-r0-r2 eor_r2-r0-r2_asr_i bic_r3-r2_i
asr_r0-r1-r2 bfi_r3-r1_i_i bic_r2-r3-r0 bfi_r3-r3_i_i sub_r1-r3-r2 asr_r1-r1_i orr_r1-r1-r3_ror_i mvn_r3-r1	asr_r0-r1-r2 bfi_r3-r1_i_i and_r1-r0-r3 mvn_r4-r1_asr_i bic_r3-r4-r3_ror_i
bic_r0-r1_i mvn_r2-r1 bic_r3-r2-r0 add_r3-r3_i eor_r0-r3-r0 asr_r1-r0_i	bic_r0-r1_i rsb_r3-r1_i eor_r0-r3-r0 asr_r1-r0_i
sub_r0-r1_i and_r2-r0_i mov_r1-r2 and_r1-r0-r1_lsl_i bic_r3-r2-r1 orr_r1-r3-r2	sub_r0-r1_i and_r1-r0_i
tst_r0-r1 eor_eq_r2-r3-r2_lsl_i sub_r3-r2_i tst_r3-r2 mvn_eq_r0-r2 bfi_r3-r0_i_i mov_r1-r3 bic_r2-r3-r1	bic_r2-r1-r1
tst_r0_i rsb_ne_r1-r2_i rsb_eq_r1-r2_i rsb_r2-r0_i rsb_r1-r2-r1 lsr_r3-r1_i add_r1-r3-r2 add_r0-r1-r0	tst_r0_i rsb_ne_r1-r2_i rsb_eq_r1-r2_i rsb_r2-r0_i rsb_r1-r2-r1 lsr_r3-r1_i add_r0-r3_i
mov_r0-r1 orr_r2-r0-r1 ror_r1-r0_i cmp_r1-r2 sub_cs_r2-r1_i sub_r2-r1-r2	and_r2-r1-r1 ror_r1-r1_i cmp_r1-r2 sub_cs_r2-r1_i sub_r2-r1-r2
eor_r0-r1-r0_asr_i bfi_r0-r0_i_i eor_r1-r2_i bic_r3-r1-r0 mvn_r0-r3 and_r1-r1-r0	eor_r0-r1-r0_asr_i eor_r1-r2_i bfi_r0-r0_i_i and_r1-r1-r0
mov_r0-r1 mov_r1-r0 mov_r0-r2 mvn_r2-r0 orr_r2-r3-r2 ror_r1-r1-r2	unk ror_r1-r1-r0
mov_r0-r1 bic_r2-r3_i add_r1-r0-r1_ror_i bic_r1-r1-r2 sub_r3-r1_i bfi_r2-r3_i_i ror_r1-r2_i	bic_r2-r3_i add_r1-r1-r1_ror_i bic_r1-r1-r2 bfi_r2-r1_i_i ror_r1-r2_i
tst_r0-r1 rsb_ne_r1-r1-r2 rsb_ne_r1-r2-r0_lsr_i asr_r2-r3_i sub_r3-r1-r2 sub_r2-r1-r3 rsb_r2-r2-r1_asr_i sub_r1-r2-r3_ror_i	tst_r0-r1 rsb_ne_r1-r2-r0_lsr_i asr_r2-r3_i sub_r3-r1-r2 rsb_r2-r2-r1_asr_i sub_r1-r2-r3_ror_i
bic_r0-r1-r2 tst_r1_i and_eq_r3-r2-r0 lsr_r1-r3-r3 add_r3-r3-r1	tst_r1_i and_ls_r3-r1_i add_r3-r3-r3_lsr-r3
asr_r0-r0_i orr_r1-r2-r0 tst_r1_i and_ne_r1-r1_i add_r0-r1-r1 and_r3-r0_i	orr_r1-r2-r0_ror_i and_r1-r1_i add_r3-r1-r1
eor_r0-r1_i cmp_r0-r1 rsb_ne_r1-r1-r2 mov_r0-r1 ror_r0-r0_i bfi_r2-r0_i_i	rsb_r1-r1-r2 ror_r0-r1_i bfi_r2-r0_i_i
mov_r0-r1 add_r1-r0-r1_lsr_i cmp_r1-r0 mvn_cc_r2-r0 add_r1-r2_i mvn_r2-r1	mov_r0-r1 add_r1-r0-r1_lsr_i cmp_r1-r0 mvn_cs_r0-r2 sub_r2-r0_i
tst_r0-r1 mov_eq_r2-r1 orr_eq_r2-r1-r2 sub_r0-r3-r2 asr_r0-r2-r0 and_r2-r0-r2	tst_r0-r1 mov_eq_r2-r1 sub_r0-r3-r2 asr_r0-r2-r0 and_r2-r0-r2
tst_r0-r1 eor_ne_r2-r1-r0_lsr_i mov_ne_r2-r1 tst_r2-r3 mov_eq_r0-r3 rsb_r3-r3-r0	tst_r0-r1 orr_ne_r2-r1-r1 tst_r2-r3 mov_eq_r0-r3 rsb_r3-r3-r0
bic_r0-r1_i bic_r2-r1-r0 bfi_r1-r2_i_i bic_r3-r1_i lsl_r1-r3_i mvn_r2-r1 and_r1-r2_i	mov_r1_i
tst_r0_i orr_eq_r1-r0-r1 bfi_r2-r1_i_i sub_r1-r1-r2_lsr_i bic_r0-r1_i	tst_r0_i orr_eq_r1-r0-r1 sub_r1-r1-r2_lsr_i bic_r0-r1_i
tst_r0-r1 rsb_ne_r0-r0-r1 rsb_eq_r0-r2-r0 asr_r1-r0_i mov_r0-r1 tst_r1-r0 mvn_eq_r2-r1 ror_r3-r2_i	tst_r0-r1 rsb_ne_r0-r0-r1 rsb_eq_r0-r2-r0 asr_r1-r0_i tst_r1-r1 mvn_eq_r2-r1 ror_r3-r2_i
cmp_r0_i and_ge_r0-r1-r2 cmp_r0-r1 and_cc_r1-r0_i mov_r2-r1 rsb_r1-r0-r2	cmp_r0_i and_ge_r0-r1-r2 cmp_r0-r1 and_cc_r1-r0_i rsb_r1-r0-r1
eor_r0-r1_i mov_r2-r0 eor_r1-r1-r0 orr_r2-r2-r1_asr_i add_r0-r1-r2 bfi_r1-r1_i_i add_r0-r0-r1_ror_i bfi_r0-r0_i_i	eor_r0-r1_i eor_r1-r1-r0 orr_r2-r0-r1_lsr_i add_r0-r1-r2 add_r0-r0_i
and_r0-r1_i eor_r2-r0_i sub_r0-r2_i sub_r0-r0_i sub_r1-r0_i mov_r3-r1	and_r0-r1_i eor_r2-r0_i sub_r3-r2_i
bfi_r0-r1_i_i bic_r1-r2-r0 bfi_r1-r1_i_i lsr_r0-r1_i and_r1-r3_i lsl_r3-r0-r1 and_r1-r3-r0_lsl_i lsr_r3-r1-r3	bic_r1-r2-r0 lsr_r0-r1_i and_r1-r3_i lsl_r3-r0-r1 and_r1-r3-r0_lsl_i lsr_r3-r1-r3
cmp_r0-r1 rsb_ls_r0-r0-r2 sub_r2-r0-r1_asr_i add_r0-r2-r3 orr_r0-r3-r0_lsl_i mvn_r1-r0 bfi_r0-r1_i_i	cmp_r0-r1 rsb_ls_r0-r0-r2 sub_r2-r0-r1_asr_i add_r0-r2-r3 orr_r0-r3-r0_lsl_i eor_r0-r0_i
mov_r0-r1 mov_r1-r2 tst_r2-r1 eor_eq_r2-r0-r1_lsl_i add_r1-r2_i bic_r3-r2-r1 orr_r3-r3_i	tst_r2-r2 mov_ls_r2-r1 add_r1-r2_i bic_r3-r2-r1 orr_r3-r3_i
and_r0-r1-r2_asr_i cmp_r1_i sub_cs_r2-r3-r0 lsr_r2-r3-r2 and_r2-r2-r1_asr_i asr_r0-r2_i	and_r0-r1-r2_asr_i sub_r2-r3-r0 lsr_r2-r3-r2 and_r2-r2-r1_asr_i asr_r0-r2_i
eor_r0-r1-r0_asr_i mvn_r1-r0 and_r0-r1_i rsb_r2-r3-r0_asr_i bfi_r3-r3_i_i add_r3-r2-r3_lsl_i	rsb_r3-r3-r3_lsl_i
cmp_r0-r1 mov_ls_r1-r2 and_ls_r1-r3_i bfi_r0-r1_i_i mvn_r2-r0 asr_r2-r2_i and_r3-r0-r2_lsr_i	cmp_r0-r1 and_ls_r1-r3_i bfi_r0-r1_i_i mvn_r2-r0_asr_i and_r3-r0-r2_lsr_i
rsb_r0-r1_i mvn_r1-r0 lsl_r0-r1_i tst_r0-r1 mvn_ne_r0-r2 orr_r3-r1-r0_lsl_i	sub_r1-r1_i lsl_r0-r1_i tst_r0-r1 mvn_ne_r0-r2 orr_r3-r1-r0_lsl_i
bfi_r0-r0_i_i cmp_r1_i eor_lt_r1-r0-r2 rsb_r0-r1_i bic_r2-r2-r0 bfi_r2-r2_i_i eor_r2-r2_i	cmp_r1_i eor_lt_r1-r0-r2 rsb_r0-r1_i bic_r2-r2-r0 eor_r2-r2_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 tst_r1_i rsb_ne_r0-r2-r3 rsb_r1-r0-r1 and_r1-r2-r1 bic_r1-r1-r2	mov_r1_i
cmp_r0_i orr_ne_r1-r0-r1 orr_eq_r1-r0-r2 lsl_r2-r1_i tst_r2-r3 mov_eq_r0-r2 bfi_r0-r0_i_i lsr_r0-r0_i lsl_r2-r0_i	orr_r1-r0-r1 cmp_r0_i orr_eq_r1-r0-r2 lsl_r2-r1_i tst_r2-r3 mov_ge_r0-r2 ror_r0-r0_i lsl_r2-r0_i
tst_r0-r1 eor_ne_r1-r1-r2_lsl_i eor_eq_r1-r2-r0 bfi_r0-r3_i_i sub_r2-r1-r0_asr_i rsb_r3-r2_i bfi_r2-r2_i_i bic_r1-r3-r2 mvn_r3-r1	tst_r0-r1 eor_ne_r1-r1-r2_lsl_i eor_eq_r1-r2-r0 sub_r2-r1-r0_asr_i rsb_r3-r2_i bfi_r2-r2_i_i bic_r1-r3-r2 mvn_r3-r1
orr_r0-r1-r2 tst_r1-r0 add_ne_r3-r0-r0 add_eq_r3-r2-r0 mvn_r0-r3	mvn_r0-r2_lsl_i bic_r0-r0-r1_lsl_i
and_r0-r1-r2 add_r0-r0-r1 mov_r2-r0 mvn_r1-r2 orr_r3-r2-r1 asr_r1-r3_i sub_r2-r3-r1	rsb_r2-r3-r3
tst_r0_i mov_eq_r1-r2 orr_eq_r1-r0-r1 and_r0-r3-r1_lsl_i tst_r2-r0 mov_ne_r3-r1 sub_r2-r3_i bfi_r3-r2_i_i	tst_r0_i orr_ls_r1-r2-r0 and_r0-r3-r1_lsl_i tst_r2-r0 mov_ne_r3-r1 sub_r2-r3_i bfi_r3-r2_i_i
bic_r0-r0-r1 add_r0-r0-r2_asr_i and_r2-r0_i add_r3-r2-r2_ror_i lsr_r2-r0-r3 mvn_r3-r2 bfi_r3-r3_i_i bic_r3-r2-r3	bic_r0-r0-r1 add_r0-r0-r2_asr_i and_r2-r0_i lsr_r2-r0-r2 mvn_r3-r2 bfi_r3-r3_i_i bic_r3-r2-r3
cmp_r0-r1 add_ne_r2-r1-r1_asr_i mov_cs_r2-r1 bic_r0-r1_i orr_r2-r0-r2 and_r2-r1-r2	cmp_r0-r1 add_ne_r2-r1-r1_asr_i mov_cs_r2-r1 unk and_r2-r1-r2
ror_r0-r0_i mov_r1-r2 tst_r2-r1 add_ne_r1-r3-r3_ror_i add_eq_r1-r0-r2 sub_r3-r1-r2	cmp_r2_i mov_r1-r0_ror_i add_ne_r1-r3-r3_ror_i rsb_r3-r2-r1
ror_r0-r1_i orr_r0-r0_i asr_r2-r0_i sub_r0-r0_i orr_r2-r2-r0_ror_i mov_r3-r2 mov_r0-r3 and_r2-r3-r0_asr_i	ror_r0-r1_i orr_r0-r0_i asr_r2-r0_i sub_r0-r0_i orr_r2-r2-r0_ror_i and_r2-r2-r2_asr_i
bic_r0-r1_i add_r0-r0-r0_lsr_i eor_r2-r1_i orr_r1-r2_i mvn_r3-r1 add_r3-r0-r3_asr_i	bic_r0-r1_i add_r0-r0-r0_lsr_i mvn_r3-r1 add_r3-r0-r3_asr_i
bic_r0-r1-r2 mvn_r1-r0 rsb_r3-r0_i bic_r0-r1-r3 bfi_r2-r0_i_i bic_r1-r2_i	unk bfi_r2-r1_i_i bic_r1-r2_i
mvn_r0-r1 bic_r2-r3_i and_r3-r2-r0 and_r1-r3_i rsb_r3-r2-r3 orr_r3-r3_i sub_r2-r1-r3 orr_r3-r2_i	bic_r2-r3_i bic_r3-r2-r1 and_r1-r3_i rsb_r3-r2-r3 orr_r3-r3_i sub_r2-r1-r3 orr_r3-r2_i
bic_r0-r1_i rsb_r1-r2-r3 bfi_r2-r0_i_i ror_r0-r1-r2 add_r2-r0-r2_asr_i add_r0-r2_i	sub_r0-r3-r2 bfi_r2-r1_i_i ror_r0-r0-r2 add_r2-r0-r2_asr_i add_r0-r2_i
asr_r0-r1-r2 bic_r3-r2_i eor_r3-r3_i add_r1-r0-r3 rsb_r2-r3-r1 lsr_r1-r3_i and_r1-r1-r2	asr_r0-r1-r2 and_r1-r0-r2_lsr_i
lsr_r0-r1-r2 bfi_r3-r3_i_i orr_r0-r3-r0_lsr_i bic_r2-r1-r0 bic_r1-r2_i bic_r0-r3-r0 bic_r3-r0-r1	rsb_r3-r0-r0
eor_r0-r1-r0 tst_r0-r2 orr_eq_r2-r0_i lsl_r3-r3_i bic_r2-r2-r3 sub_r1-r2-r0_lsr_i	eor_r0-r1-r0 tst_r0-r2 orr_eq_r2-r0_i bic_r2-r2-r3_lsl_i sub_r1-r2-r0_lsr_i
add_r0-r0-r1 eor_r2-r2_i bic_r1-r0-r2 bfi_r1-r1_i_i lsl_r0-r1_i add_r3-r0-r1 bfi_r3-r3_i_i and_r2-r1-r3	add_r0-r0-r1 eor_r2-r2_i bic_r1-r0-r2 add_r3-r1-r1_lsl_i bfi_r3-r3_i_i and_r2-r1-r3
orr_r0-r1_i ror_r2-r2-r2 asr_r0-r2-r0 lsr_r0-r0_i bic_r3-r3_i ror_r0-r0_i eor_r0-r3-r0	orr_r0-r1_i ror_r2-r2-r2 asr_r0-r2-r0 lsr_r0-r0_i bic_r3-r3_i eor_r0-r3-r0_ror_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 bfi_r3-r2_i_i eor_r1-r3-r0_asr_i eor_r3-r1_i mov_r1-r3 add_r1-r0-r1 and_r1-r0-r1_lsl_i	tst_r0-r1 mvn_ne_r0-r2 mvn_ge_r0-r1 bfi_r3-r2_i_i eor_r1-r3-r0_ror_i eor_r3-r1_i add_r1-r0-r3 and_r1-r0-r1_lsl_i
bic_r0-r0_i bic_r1-r0-r1 lsl_r1-r0-r1 sub_r0-r1-r0 ror_r2-r0_i orr_r3-r2-r1 eor_r0-r3_i	bic_r0-r0_i bic_r1-r0-r1 lsl_r1-r0-r1 sub_r3-r1-r0 orr_r3-r1-r3_ror_i eor_r0-r3_i
rsb_r0-r1-r2 bfi_r2-r0_i_i mov_r0-r2 and_r0-r2-r0 add_r3-r0-r0_lsl_i lsr_r3-r3-r3 lsr_r2-r0-r3	rsb_r0-r1-r2 bfi_r2-r0_i_i add_r3-r2-r2_lsl_i lsr_r3-r3-r2 lsr_r2-r2-r3
bfi_r0-r0_i_i bic_r1-r2_i bic_r3-r0-r3 orr_r2-r2-r1 mov_r1-r3 eor_r1-r1-r2_lsl_i	bic_r3-r0-r3 eor_r1-r3-r2_lsl_i
ror_r0-r1-r0 rsb_r2-r2-r1_asr_i eor_r0-r0-r2_ror_i eor_r1-r1-r0 mov_r3-r1 and_r2-r3-r1_ror_i	rsb_r2-r2-r1_asr_i ror_r0-r1-r0 eor_r0-r0-r2_ror_i eor_r1-r1-r0 and_r2-r1-r1_ror_i
mov_r0-r1 bfi_r2-r1_i_i sub_r1-r0-r3 lsl_r0-r2_i bfi_r3-r0_i_i lsl_r0-r3-r1	sub_r1-r1-r3 unk lsl_r0-r3-r1
asr_r0-r1_i bfi_r2-r0_i_i lsr_r3-r0-r2 mvn_r1-r2 bic_r1-r3-r1 asr_r0-r1-r1 sub_r1-r3-r0 lsl_r3-r1-r3	asr_r0-r1_i bfi_r2-r0_i_i lsr_r3-r0-r2 and_r1-r2-r3 asr_r0-r1-r1 sub_r1-r3-r0 lsl_r3-r1-r3
mov_r0-r1 mov_r2-r0 and_r1-r3-r2 mov_r0-r1 bic_r2-r0-r1 bfi_r0-r0_i_i orr_r3-r2-r0	and_r3-r1-r3 bfi_r3-r3_i_i
lsr_r0-r1_i add_r1-r0-r2 cmp_r1_i mov_ge_r1-r2 sub_r2-r2-r1 sub_r3-r2-r3	add_r1-r2-r1_lsr_i cmp_r1_i mov_ge_r1-r2 sub_r2-r2-r1 sub_r3-r2-r3
tst_r0_i rsb_ne_r1-r1-r2_asr_i add_eq_r1-r1-r3_lsr_i bic_r3-r2-r1 mvn_r2-r3 eor_r2-r2-r1_asr_i	tst_r0_i rsb_ne_r1-r1-r2_asr_i add_eq_r1-r1-r3_lsr_i unk eor_r2-r2-r1_asr_i
cmp_r0-r1 and_ne_r0-r2-r1 and_eq_r0-r2-r1 mvn_r2-r0 bfi_r3-r2_i_i bfi_r0-r3_i_i lsr_r0-r0-r0 sub_r0-r0_i bic_r1-r0_i	and_r0-r2-r1 mvn_r2-r0 bfi_r0-r2_i_i lsr_r0-r0-r0 sub_r0-r0_i bic_r1-r0_i
orr_r0-r1_i lsr_r2-r1-r3 sub_r2-r0-r2 mvn_r3-r2 bfi_r2-r3_i_i asr_r1-r2_i	orr_r0-r1_i lsr_r2-r1-r3 sub_r2-r0-r2 asr_r1-r2_i
tst_r0-r1 add_ne_r1-r2-r3 add_eq_r1-r3-r2 mov_r3-r1	add_r3-r2-r3
cmp_r0-r1 orr_cc_r2-r3-r2_lsl_i bfi_r1-r0_i_i orr_r3-r3-r1 sub_r2-r3-r2_asr_i bic_r1-r0_i rsb_r3-r2-r1_ror_i mov_r0-r3	cmp_r0-r1 orr_cc_r2-r3-r2_lsl_i bfi_r1-r0_i_i orr_r3-r3-r1 sub_r2-r3-r2_asr_i bic_r1-r0_i rsb_r0-r2-r1_ror_i
tst_r0-r1 add_ne_r0-r1-r1 bfi_r1-r0_i_i sub_r2-r3-r0_ror_i add_r2-r1-r2 bfi_r3-r2_i_i	tst_r0-r1 add_ne_r0-r1-r1 sub_r2-r3-r0_ror_i add_r2-r1-r2 bfi_r3-r2_i_i
tst_r0_i rsb_eq_r1-r2-r1 sub_r1-r1-r2_lsr_i ror_r2-r1_i and_r2-r2-r1 sub_r1-r2_i sub_r2-r1_i	tst_r0_i rsb_eq_r1-r2-r1 sub_r1-r1-r2_lsr_i ror_r2-r1_i and_r2-r2-r1 sub_r2-r2_i
orr_r0-r1-r0_ror_i sub_r2-r0-r1 asr_r3-r2-r0 rsb_r0-r3_i lsl_r2-r0_i bic_r2-r2_i add_r3-r2_i	orr_r0-r1-r0_ror_i bic_r2-r0-r1 asr_r3-r2-r0 rsb_r0-r3_i lsl_r2-r0_i orr_r3-r2_i
bic_r0-r1_i lsl_r2-r0_i bfi_r0-r2_i_i bfi_r2-r0_i_i rsb_r2-r2_i mov_r3-r2	bic_r0-r1_i lsl_r2-r0_i rsb_r3-r2_i
bfi_r0-r0_i_i sub_r1-r0_i orr_r2-r2-r1 sub_r2-r2_i mov_r0-r2 ror_r2-r2-r0	bfi_r0-r0_i_i sub_r1-r0_i orr_r2-r2-r1 sub_r2-r2_i ror_r2-r2-r2
cmp_r0-r1 eor_cs_r0-r2_i mvn_r1-r2 and_r2-r1-r0 bic_r2-r2_i eor_r1-r2_i and_r0-r1-r2_ror_i bic_r3-r0-r1	rsb_r3-r0-r0
orr_r0-r0-r1 eor_r1-r0-r1_lsr_i ror_r2-r1_i sub_r1-r1-r2 bic_r2-r1_i sub_r1-r3-r2	orr_r0-r0-r1 eor_r1-r0-r1_lsr_i sub_r1-r1-r1_ror_i bic_r2-r1_i sub_r1-r3-r2
mvn_r0-r1 ror_r2-r1-r0 cmp_r1_i sub_ne_r0-r1_i rsb_r0-r0-r2 asr_r1-r0-r0 mov_r3-r1	mvn_r0-r1 ror_r2-r1-r0 sub_r0-r1_i rsb_r0-r0-r2 asr_r3-r0-r0
add_r0-r1-r2 mvn_r3-r0 mov_r2-r3 bfi_r1-r2_i_i bic_r1-r1_i bfi_r1-r1_i_i asr_r1-r1_i	asr_r1-r1_i
tst_r0-r1 add_ne_r2-r0-r3 add_eq_r2-r3-r0 orr_r1-r3-r2 asr_r2-r3-r1 orr_r0-r2_i ror_r1-r0_i	add_r2-r3-r0 orr_r1-r3-r2 asr_r2-r3-r1 orr_r0-r2_i ror_r1-r0_i
rsb_r0-r1_i orr_r0-r2-r0 bfi_r1-r2_i_i bic_r3-r2-r0 lsl_r3-r1-r3 mov_r1-r3 bfi_r2-r1_i_i eor_r2-r3-r2	bfi_r2-r1_i_i eor_r2-r1-r2
tst_r0_i orr_ne_r0-r0_i orr_eq_r0-r1-r2 add_r3-r1-r1 add_r2-r3-r2 orr_r1-r0-r2_lsr_i	tst_r0_i orr_ne_r0-r0_i orr_eq_r0-r1-r2 add_r2-r2-r1_lsl_i orr_r1-r0-r2_lsr_i
sub_r0-r1-r2_ror_i lsr_r3-r0_i rsb_r0-r3_i bic_r3-r0_i and_r2-r3-r0 bfi_r2-r2_i_i	sub_r0-r1-r2_ror_i lsr_r3-r0_i rsb_r0-r3_i bic_r2-r0_i
tst_r0-r1 mvn_eq_r2-r1 bic_r0-r2_i bic_r0-r0_i bfi_r3-r0_i_i	tst_r0-r1 mvn_eq_r2-r1 bfi_r3-r2_i_i
add_r0-r1_i bic_r2-r0-r2 bfi_r0-r1_i_i eor_r1-r2-r0 orr_r0-r1_i bfi_r2-r0_i_i	add_r0-r1_i bic_r2-r0-r2 bfi_r0-r1_i_i eor_r1-r2-r0 bfi_r2-r1_i_i
tst_r0-r1 mvn_eq_r2-r1 mov_eq_r2-r0 add_r3-r1-r2 bfi_r0-r3_i_i	tst_r0-r1 mov_eq_r2-r0 add_r3-r1-r2 bfi_r0-r3_i_i
cmp_r0-r1 sub_cs_r2-r2_i mvn_cs_r2-r3 cmp_r3-r2 add_ne_r2-r2-r0 add_eq_r2-r3-r0 bic_r1-r2_i bic_r0-r2-r1	cmp_r0-r1 rsb_ls_r3-r0-r3 mvn_r1_i mvn_cs_r2-r3 add_ne_r2-r2-r0 bic_r0-r2-r1
cmp_r0_i sub_hi_r1-r2_i mov_r0-r1 sub_r3-r1-r0 eor_r1-r3-r2_lsr_i bfi_r2-r1_i_i	mov_r1-r2_ror_i bfi_r2-r1_i_i
cmp_r0-r1 rsb_ls_r1-r1-r0_lsr_i eor_r2-r3_i bic_r3-r2_i asr_r2-r3-r1 and_r2-r2-r3 bic_r1-r3-r2 add_r3-r1-r3 bfi_r0-r3_i_i	cmp_r0-r1 rsb_ls_r1-r1-r0_lsr_i eor_r2-r3_i bic_r3-r2_i asr_r2-r3-r1 bic_r1-r3-r2 add_r3-r1-r3 bfi_r0-r3_i_i
add_r0-r1_i lsr_r2-r2_i cmp_r2-r0 mov_hi_r3-r0 bfi_r1-r3_i_i lsl_r3-r1_i bfi_r3-r3_i_i	add_r0-r1_i lsr_r2-r2_i cmp_r2-r0 mov_hi_r3-r0 bfi_r1-r3_i_i mov_r3-r1_lsl_i
and_r0-r1_i bic_r1-r1_i rsb_r2-r3-r2 cmp_r1_i add_ne_r0-r2-r0 mvn_r2-r0	and_r0-r1_i rsb_r2-r3-r2 add_r0-r2-r0 mvn_r2-r0
mov_r0-r1 cmp_r0_i mov_cc_r2-r0 mov_cs_r2-r0 mov_r0-r2	mov_r0-r1
cmp_r0-r1 add_ne_r2-r3-r0_lsl_i add_eq_r2-r2_i mov_r1-r2 add_r2-r1-r0_lsr_i lsr_r0-r0_i sub_r0-r2-r0_ror_i	cmp_r0-r1 add_ne_r2-r3-r0_lsl_i add_eq_r2-r2_i mov_r3-r0_lsr_i add_r2-r2-r0_lsr_i sub_r0-r2-r3_ror_i
orr_r0-r1-r2_asr_i asr_r2-r1_i and_r1-r0-r1 lsl_r2-r2-r0 add_r0-r0_i rsb_r0-r0-r2_asr_i and_r0-r0-r1_lsl_i	orr_r0-r1-r2_asr_i asr_r2-r1_i lsl_r2-r2-r0 add_r0-r0_i rsb_r0-r0-r2_asr_i and_r0-r0-r1_lsl_i
tst_r0_i mov_eq_r1-r2 orr_r0-r1_i bic_r0-r0_i asr_r3-r1_i sub_r1-r3-r0	tst_r0_i mov_eq_r1-r2 orr_r0-r1_i bic_r0-r0_i rsb_r1-r0-r0_asr_i
cmp_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 sub_r2-r2-r3_lsl_i sub_r2-r2_i orr_r0-r1-r2_asr_i bfi_r1-r0_i_i orr_r1-r1-r0_asr_i sub_r1-r1-r2_lsl_i	mvn_r1-r0 sub_r2-r2-r3_lsl_i sub_r2-r2_i orr_r0-r1-r2_asr_i bfi_r1-r0_i_i orr_r1-r1-r0_asr_i sub_r1-r1-r2_lsl_i
mov_r0-r1 lsr_r2-r0-r1 tst_r0_i rsb_ne_r3-r2-r1 add_r0-r2-r3 bfi_r1-r0_i_i sub_r1-r1_i	lsr_r2-r1-r1 tst_r1_i sub_ne_r3-r2-r1 add_r0-r2-r3 bfi_r1-r0_i_i sub_r1-r1_i
lsr_r0-r1-r1 bic_r2-r0_i and_r1-r2-r0 mvn_r3-r0 sub_r0-r3_i add_r1-r1-r0_lsr_i	lsr_r0-r1-r1 bic_r2-r0_i mvn_r3-r0 sub_r0-r3_i add_r1-r2-r0_lsr_i
cmp_r0-r1 mov_eq_r2-r0 add_r1-r3-r3_lsl_i rsb_r2-r1-r2 eor_r0-r2_i orr_r1-r1-r0 mvn_r2-r1 orr_r1-r1-r2	mvn_r1_i
rsb_r0-r1_i add_r0-r0-r2 eor_r3-r0_i and_r2-r3-r0 bfi_r3-r2_i_i sub_r2-r2_i and_r1-r3-r2_lsr_i bfi_r3-r1_i_i	rsb_r0-r1_i add_r0-r0-r2 eor_r3-r0_i bic_r3-r3_i sub_r2-r3_i and_r1-r3-r2_lsr_i bfi_r3-r1_i_i
eor_r0-r0_i rsb_r1-r0_i mov_r2-r1 rsb_r2-r2-r1_lsl_i rsb_r2-r2_i bic_r0-r2_i	eor_r0-r0_i rsb_r1-r0_i rsb_r2-r1-r1_lsl_i rsb_r2-r2_i bic_r0-r2_i
tst_r0-r1 orr_eq_r2-r3-r0_ror_i lsl_r3-r2_i mov_r0-r3 mvn_r2-r0 orr_r1-r2_i	tst_r0-r1 orr_ge_r2-r3-r0_lsr_i lsl_r3-r2_i mvn_r1-r3
and_r0-r1-r2 sub_r3-r2_i and_r2-r2_i tst_r2-r3 orr_eq_r1-r2-r0_ror_i add_r0-r1_i	and_r0-r1-r2 and_r2-r2_i orr_r1-r2-r0_ror_i add_r0-r1_i
bfi_r0-r0_i_i and_r1-r2-r0 bic_r1-r2-r1 cmp_r2-r1 mov_ge_r3-r1 bic_r3-r3_i	bic_r1-r2-r0 cmp_r2-r1 mov_ge_r3-r1 bic_r3-r3_i
cmp_r0-r1 mov_ne_r1-r0 cmp_r1_i mvn_lt_r1-r2 orr_r3-r1_i orr_r1-r1-r3	mov_r1-r0 cmp_r1_i mvn_lt_r1-r2 eor_r3-r1_i orr_r1-r1-r3
sub_r0-r1-r2_lsl_i orr_r3-r0_i tst_r1-r3 mvn_eq_r2-r1 rsb_r2-r1-r2_lsl_i orr_r0-r2-r1	sub_r0-r1-r2_lsl_i tst_r1-r0 mvn_eq_r2-r1 rsb_r2-r1-r2_lsl_i orr_r0-r2-r1
cmp_r0-r1 orr_ls_r2-r1_i orr_hi_r2-r2_i mvn_r0-r2 mov_r3-r0 bic_r0-r0-r3 rsb_r2-r3-r0 eor_r3-r2_i	cmp_r0-r1 orr_ls_r2-r1_i unk rsb_r2-r3-r2 eor_r3-r2_i
mvn_r0-r1 eor_r1-r0-r1_asr_i bfi_r2-r1_i_i eor_r0-r1-r2 tst_r1-r0 eor_ne_r2-r2_i lsr_r0-r2_i	lsr_r0-r2_i
tst_r0-r1 rsb_ne_r2-r1-r0 bfi_r1-r1_i_i ror_r3-r3-r3 tst_r2-r1 mvn_ne_r2-r3 mvn_r3-r2	tst_r0-r1 rsb_ne_r2-r1-r0 ror_r3-r3-r3 tst_r2-r1 mvn_eq_r3-r2
asr_r0-r1-r2 and_r1-r0_i rsb_r0-r1-r2 orr_r1-r0_i bic_r0-r0-r1 lsr_r3-r0_i	sub_r3-r0-r0
tst_r0-r1 sub_eq_r2-r1-r3_lsr_i mvn_r3-r2 mvn_r0-r2 rsb_r2-r0-r3_ror_i rsb_r0-r2_i add_r3-r3-r0_asr_i orr_r1-r2-r3	tst_r0-r1 sub_eq_r2-r1-r3_lsr_i mvn_r3-r2 sub_r2-r2-r2_ror_i rsb_r0-r2_i add_r3-r3-r0_asr_i orr_r1-r2-r3
mov_r0-r1 lsr_r2-r0_i and_r1-r3-r2_lsr_i eor_r0-r1_i bic_r0-r2-r0 eor_r3-r0_i orr_r2-r3_i	lsr_r2-r1_i and_r1-r3-r2_lsr_i eor_r0-r1_i bic_r0-r2-r0 eor_r3-r0_i orr_r2-r3_i
tst_r0-r1 and_ne_r1-r2-r1 and_eq_r1-r1_i add_r3-r2-r0 and_r0-r3-r1 lsl_r1-r0_i bfi_r3-r1_i_i bfi_r3-r3_i_i	add_r3-r2-r0 bfi_r3-r3_i_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 cmp_r1-r3 add_hi_r0-r2_i bfi_r0-r0_i_i eor_r2-r0_i mvn_r1-r2	tst_r0_i mvn_ne_r1-r2 mvn_ls_r1-r0 cmp_r1-r3 add_hi_r0-r2_i eor_r2-r0_i mvn_r1-r2
tst_r0-r1 orr_ne_r2-r2_i orr_eq_r2-r2_i rsb_r1-r3-r2_ror_i rsb_r0-r0-r1 mov_r1-r0	tst_r0-r1 orr_ne_r2-r2_i orr_eq_r2-r2_i rsb_r1-r3-r2_ror_i rsb_r1-r0-r1
tst_r0_i eor_ne_r1-r1-r0 add_r2-r2-r1_lsl_i lsl_r3-r2-r1 and_r3-r3-r0_ror_i bfi_r1-r3_i_i	tst_r0_i eor_ne_r1-r1-r0 lsl_r3-r2-r1 and_r3-r3-r0_ror_i bfi_r1-r3_i_i
eor_r0-r1-r2 mvn_r1-r0 and_r3-r1-r0 add_r2-r1-r3 bfi_r2-r2_i_i rsb_r2-r2_i	eor_r0-r1-r2 mvn_r2-r0 bfi_r2-r2_i_i rsb_r2-r2_i
tst_r0_i and_ne_r0-r1-r2 and_eq_r0-r2-r1 sub_r1-r3-r0 eor_r0-r1_i mov_r2-r0	and_r0-r1-r2 sub_r1-r3-r0 eor_r2-r1_i
tst_r0_i sub_ne_r1-r2_i sub_eq_r1-r1_i orr_r0-r3-r1 lsl_r1-r0-r3 sub_r2-r0-r1_ror_i mov_r1-r2	tst_r0_i sub_ne_r1-r2_i sub_eq_r1-r1_i orr_r0-r3-r1 lsl_r1-r0-r3 sub_r1-r0-r1_ror_i
add_r0-r1-r2 ror_r1-r2-r3 sub_r1-r1_i mvn_r2-r0 bic_r1-r1_i bic_r3-r1-r2 bic_r2-r3_i sub_r1-r0-r2	add_r0-r1-r2 ror_r1-r2-r3 sub_r1-r1_i bic_r1-r1_i bic_r1-r0-r1
cmp_r0-r1 rsb_lt_r0-r0-r1_lsl_i sub_r1-r1-r2_lsl_i ror_r3-r1-r0 eor_r3-r3-r0 rsb_r2-r3_i add_r3-r2-r0 add_r3-r3-r0 orr_r3-r2-r3_lsr_i	cmp_r0-r1 rsb_lt_r0-r0-r1_lsl_i sub_r1-r1-r2_lsl_i ror_r3-r1-r0 eor_r3-r3-r0 rsb_r2-r3_i add_r3-r2-r0_lsl_i orr_r3-r2-r3_lsr_i
tst_r0_i and_ne_r1-r2-r1_lsr_i and_eq_r1-r0-r3 sub_r2-r3-r2 lsr_r2-r2_i and_r1-r1-r2	tst_r0_i and_ne_r1-r2-r1_lsr_i and_eq_r1-r0-r3 sub_r2-r3-r2 and_r1-r1-r2_lsr_i
rsb_r0-r1_i and_r0-r0_i bic_r0-r0_i cmp_r2-r0 mov_cs_r2-r3 orr_r1-r2-r0_lsl_i	and_r1-r3-r3
mov_r0-r1 bic_r2-r2_i and_r2-r0-r2 mov_r1-r3 bic_r3-r1-r2 orr_r1-r3_i	bic_r2-r2_i and_r2-r2-r1 bic_r3-r3-r2 orr_r1-r3_i
rsb_r0-r0-r1 tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 lsl_r0-r0-r1 bfi_r1-r0_i_i	rsb_r0-r0-r1 mov_r1-r2 lsl_r0-r0-r1 bfi_r1-r0_i_i
bfi_r0-r1_i_i add_r2-r0-r0 bfi_r1-r1_i_i mvn_r3-r1 bfi_r2-r2_i_i orr_r3-r3-r2	bfi_r0-r1_i_i add_r2-r0-r0 bfi_r1-r1_i_i bfi_r2-r2_i_i unk
and_r0-r0-r1 bic_r2-r0_i rsb_r0-r2_i rsb_r3-r0_i mvn_r0-r3 lsr_r2-r0-r3 eor_r1-r2_i add_r0-r1_i	and_r0-r0-r1 bic_r2-r0_i add_r3-r2_i mvn_r0-r3 lsr_r2-r0-r3 eor_r1-r2_i add_r0-r1_i
orr_r0-r0-r1 ror_r2-r0-r2 rsb_r0-r2-r1_lsl_i add_r3-r0-r2 and_r1-r3_i bic_r1-r1_i asr_r1-r2-r1	orr_r0-r0-r1 ror_r1-r0-r2
lsl_r0-r1_i rsb_r1-r1-r0 eor_r0-r2-r1 bfi_r0-r0_i_i bfi_r3-r0_i_i eor_r3-r3_i bfi_r0-r3_i_i orr_r2-r0_i	rsb_r1-r1-r1_lsl_i eor_r0-r2-r1 orr_r2-r0_i
cmp_r0-r1 orr_ge_r2-r1_i sub_r1-r1-r0 bic_r1-r0-r1 sub_r2-r2-r1 and_r3-r2_i bic_r0-r2_i rsb_r0-r0-r3_lsr_i	cmp_r0-r1 orr_ge_r2-r1_i sub_r1-r1-r0 bic_r1-r0-r1 sub_r2-r2-r1 and_r3-r2_i rsb_r0-r2-r3
cmp_r0-r1 and_ne_r2-r0_i bfi_r3-r1_i_i tst_r3_i rsb_ne_r1-r0-r1 orr_r1-r2-r1 bic_r3-r1_i	cmp_r0-r1 and_ne_r2-r0_i tst_r1_i rsb_ne_r1-r0-r1 orr_r1-r2-r1 bic_r3-r1_i
mvn_r0-r1 bfi_r1-r2_i_i tst_r0-r2 eor_ne_r0-r1-r0 add_r0-r0-r0 bfi_r1-r0_i_i	bfi_r1-r2_i_i unk
orr_r0-r1-r2_asr_i bfi_r0-r0_i_i add_r0-r0-r0_lsr_i rsb_r1-r1-r0 orr_r1-r1_i mov_r0-r1	orr_r0-r1-r2_asr_i add_r0-r0-r0_lsr_i rsb_r1-r1-r0 orr_r0-r1_i
and_r0-r1-r2_lsl_i bic_r3-r0-r1 tst_r3_i sub_ne_r1-r3_i lsr_r0-r1_i	lsr_r0-r1_i
sub_r0-r0-r1_ror_i mvn_r1-r0 sub_r2-r3-r1_lsr_i asr_r0-r2_i sub_r1-r0-r2 sub_r1-r1-r2 and_r1-r0-r1 and_r3-r1-r0	sub_r0-r0-r1_ror_i mvn_r1-r0 sub_r2-r3-r1_lsr_i asr_r0-r2_i sub_r1-r0-r2_lsl_i and_r3-r1-r0
orr_r0-r1-r2_lsr_i bic_r1-r0_i tst_r0_i add_ne_r3-r0-r1_ror_i ror_r1-r3_i and_r0-r0-r1	orr_r0-r1-r2_lsr_i bic_r1-r0_i tst_r0_i add_ne_r3-r0-r1_ror_i and_r0-r0-r3_ror_i
rsb_r0-r1-r0 mov_r2-r3 rsb_r2-r2-r1 bfi_r0-r0_i_i add_r3-r2-r0_ror_i sub_r2-r3_i	rsb_r0-r1-r0 rsb_r2-r3-r1 bfi_r0-r0_i_i add_r3-r2-r0_ror_i sub_r2-r3_i
tst_r0-r1 eor_ne_r1-r0-r1 eor_eq_r1-r2-r0 asr_r3-r1-r2 lsl_r3-r3_i eor_r1-r3-r2 add_r2-r1-r2_asr_i bic_r1-r2_i	tst_r0-r1 eor_ne_r1-r0-r1 eor_eq_r1-r2-r0 asr_r3-r1-r2 eor_r1-r2-r3_lsl_i add_r2-r1-r2_asr_i bic_r1-r2_i
sub_r0-r1-r2 bic_r2-r0-r3 add_r2-r0-r2_lsr_i orr_r0-r2_i sub_r2-r3-r0 sub_r0-r2-r3 sub_r1-r0_i sub_r0-r1_i	sub_r0-r1-r2 bic_r2-r0-r3 add_r2-r0-r2_lsr_i orr_r0-r2_i rsb_r0-r0_i sub_r0-r0_i
tst_r0-r1 and_ne_r2-r1_i and_eq_r2-r2_i mvn_r1-r2 lsr_r1-r1_i add_r3-r2-r1 eor_r2-r1-r3_ror_i mvn_r0-r2	tst_r0-r1 and_ne_r2-r1_i and_eq_r2-r2_i mvn_r1_i add_r3-r2-r1 eor_r2-r1-r3_ror_i mvn_r0-r2
lsl_r0-r1-r0 mov_r1-r0 bfi_r1-r1_i_i add_r2-r1_i and_r3-r0-r2 asr_r3-r3-r0 rsb_r3-r3_i	lsl_r0-r1-r0 add_r2-r0_i and_r3-r0-r2 asr_r3-r3-r0 rsb_r3-r3_i
mvn_r0-r1 mov_r2-r1 tst_r3-r2 and_eq_r2-r0-r2_lsr_i lsl_r0-r1_i rsb_r0-r0-r2 orr_r2-r2-r0_lsl_i	mvn_r0-r1 mov_r2-r1 tst_r3-r2 and_eq_r2-r0-r2_lsr_i sub_r0-r2-r1_lsl_i orr_r2-r2-r0_lsl_i
mvn_r0-r1 bic_r2-r3_i orr_r1-r0-r2_ror_i cmp_r2-r1 mov_ne_r3-r1 lsr_r1-r3-r0 bic_r2-r1-r3	mvn_r0-r1 bic_r2-r3_i orr_r3-r0-r2_ror_i lsr_r1-r3-r0 bic_r2-r1-r3
bic_r0-r1-r0 lsl_r0-r0_i mvn_r2-r0 lsr_r2-r2_i rsb_r0-r2_i bfi_r1-r0_i_i	unk
mov_r0-r1 bic_r0-r2-r0 bfi_r1-r3_i_i lsr_r3-r1_i rsb_r1-r0_i add_r0-r1-r2_ror_i rsb_r2-r0-r3	lsr_r3-r1_i bic_r0-r2-r1 rsb_r1-r0_i add_r0-r1-r2_ror_i rsb_r2-r0-r3
bic_r0-r1_i bfi_r2-r0_i_i rsb_r1-r1-r2_lsl_i bic_r3-r2_i rsb_r1-r3-r1_ror_i add_r1-r1_i lsr_r2-r1_i	unk rsb_r1-r1-r2_lsl_i bic_r3-r2_i rsb_r1-r3-r1_ror_i add_r1-r1_i lsr_r2-r1_i
bfi_r0-r1_i_i bfi_r0-r0_i_i sub_r2-r0_i lsr_r0-r2-r0 bfi_r1-r0_i_i bic_r0-r2_i ror_r2-r0-r1 bic_r1-r1-r2	bfi_r0-r1_i_i sub_r2-r0_i lsr_r0-r2-r0 bfi_r1-r0_i_i bic_r0-r2_i ror_r2-r0-r1 bic_r1-r1-r2
bic_r0-r1-r2 rsb_r1-r2-r0 bic_r1-r0-r1 asr_r1-r1_i add_r2-r1-r3 add_r0-r2-r2	bic_r0-r1-r2 rsb_r1-r2-r0 bic_r1-r0-r1 add_r2-r3-r1_asr_i add_r0-r2-r2
mov_r0-r1 lsr_r2-r1_i orr_r0-r0_i and_r1-r2-r0 mov_r2-r1 rsb_r0-r2-r1	rsb_r0-r2-r2
mvn_r0-r1 rsb_r0-r0_i asr_r2-r3_i mov_r3-r2 lsl_r2-r0-r3 lsr_r0-r3-r2	mov_r3-r3_asr_i sub_r0-r1_i lsl_r2-r0-r3 lsr_r0-r3-r2
bic_r0-r1-r0 sub_r2-r3-r0_lsr_i bfi_r1-r2_i_i bfi_r2-r2_i_i lsr_r2-r3-r2 lsr_r1-r2-r1	bic_r0-r1-r0 sub_r2-r3-r0_lsr_i bfi_r1-r2_i_i lsr_r2-r3-r2 lsr_r1-r2-r1
bfi_r0-r1_i_i eor_r2-r2-r1 lsl_r3-r0-r0 bic_r0-r3_i orr_r3-r0-r2 rsb_r1-r2_i add_r1-r3-r1_asr_i	bfi_r0-r1_i_i eor_r2-r2-r1 lsl_r0-r0-r0 orr_r3-r0-r2 rsb_r1-r2_i add_r1-r3-r1_asr_i
orr_r0-r0-r1 sub_r2-r0-r1 add_r0-r1-r2_asr_i add_r1-r0_i bfi_r1-r1_i_i bfi_r1-r1_i_i mov_r3-r1 ror_r3-r3_i	bic_r2-r0-r1 add_r0-r1-r2_asr_i add_r1-r0_i bfi_r1-r1_i_i ror_r3-r1_i
orr_r0-r1-r0 orr_r2-r2-r3_lsl_i orr_r3-r2-r3_asr_i bfi_r2-r0_i_i rsb_r3-r0-r3 eor_r1-r3-r2 bfi_r0-r3_i_i rsb_r3-r1-r0_asr_i	orr_r0-r1-r0 orr_r2-r2-r3_lsl_i orr_r3-r2-r3_asr_i bfi_r2-r0_i_i rsb_r3-r0-r3 eor_r1-r3-r2 rsb_r3-r1-r0_asr_i
rsb_r0-r1-r0_lsr_i asr_r2-r0-r1 ror_r1-r2_i rsb_r2-r2-r1 sub_r0-r2_i bic_r3-r0_i rsb_r3-r0-r3_lsr_i	rsb_r0-r1-r0_lsr_i asr_r2-r0-r1 rsb_r2-r2-r2_ror_i sub_r0-r2_i rsb_r3-r0-r0_lsr_i
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 mvn_r3-r0 ror_r0-r3-r3	mvn_r3-r2 ror_r0-r3-r3
tst_r0_i sub_ne_r1-r1_i sub_eq_r1-r2_i and_r2-r0-r2_lsr_i add_r1-r1-r0 mov_r3-r2 sub_r3-r1-r3_ror_i	tst_r0_i sub_ne_r1-r1_i sub_eq_r1-r2_i and_r2-r0-r2_lsr_i add_r1-r1-r0 sub_r3-r1-r2_ror_i
bic_r0-r1_i lsr_r0-r0_i bfi_r2-r0_i_i bic_r3-r2-r0 orr_r0-r2-r3 bfi_r2-r0_i_i	asr_r0-r1_i bfi_r2-r0_i_i bfi_r2-r2_i_i
tst_r0-r1 eor_ne_r2-r0_i eor_eq_r2-r3-r0_lsr_i mov_r3-r2 eor_r3-r0-r3_lsr_i	eor_r2-r3-r0_lsr_i tst_r0-r1 eor_ne_r2-r0_i eor_r3-r0-r2_lsr_i
bic_r0-r1-r2 rsb_r2-r3-r0 lsl_r2-r2-r2 add_r1-r2-r0 orr_r2-r2-r1_lsl_i and_r2-r2_i	bic_r0-r1-r2 rsb_r2-r3-r0 lsl_r2-r2-r2 and_r2-r2_i
rsb_r0-r1-r2 mov_r1-r0 bic_r2-r1_i rsb_r3-r2_i bic_r2-r1_i bic_r2-r2-r3	rsb_r0-r1-r2 bic_r2-r0_i rsb_r3-r0_i bic_r2-r2-r3
bic_r0-r1_i bfi_r0-r0_i_i rsb_r1-r1_i bfi_r2-r0_i_i rsb_r1-r1-r2_ror_i orr_r0-r2-r1_asr_i rsb_r3-r0_i	bic_r0-r2_i rsb_r1-r1_i rsb_r1-r1-r0_ror_i orr_r0-r0-r1_asr_i rsb_r3-r0_i
add_r0-r1-r2_ror_i lsr_r3-r0-r2 ror_r2-r3-r2 rsb_r2-r0-r2_lsl_i mvn_r3-r2 sub_r2-r3_i rsb_r3-r2_i lsl_r3-r3_i	add_r0-r1-r2_ror_i lsr_r3-r0-r2 ror_r2-r3-r2 rsb_r2-r0-r2_lsl_i add_r3-r2_i lsl_r3-r3_i
tst_r0-r1 mov_ne_r2-r3 and_r2-r2-r0 lsl_r3-r2_i ror_r3-r2-r3	tst_r0-r1 eor_eq_r3-r2-r1 and_r3-r0-r3
add_r0-r1_i rsb_r2-r0_i tst_r2-r1 and_eq_r0-r2-r0 bfi_r1-r0_i_i mvn_r0-r1	add_r0-r1_i bfi_r1-r0_i_i mvn_r0-r1
cmp_r0_i eor_cs_r1-r2_i mvn_r3-r1 ror_r0-r3_i rsb_r2-r3-r0 lsr_r1-r2_i	cmp_r0_i eor_cs_r1-r2_i mvn_r3-r1 rsb_r2-r3-r3_ror_i lsr_r1-r2_i
and_r0-r0-r1 add_r2-r0-r0 tst_r2-r3 mvn_ne_r0-r3 orr_r3-r0_i and_r0-r0-r3_lsr_i	and_r0-r0-r1 add_r2-r0-r0 tst_r2-r3 mvn_ne_r0-r3 and_r0-r0-r0_lsr_i
bfi_r0-r1_i_i orr_r2-r0-r2_lsr_i mov_r3-r2 eor_r1-r3-r0_lsr_i sub_r0-r1-r3_lsr_i lsr_r1-r0_i	bfi_r0-r1_i_i orr_r3-r0-r2_lsr_i eor_r1-r3-r0_lsr_i sub_r0-r1-r3_lsr_i lsr_r1-r0_i
and_r0-r1-r2 mov_r2-r0 rsb_r3-r2-r0_lsl_i asr_r1-r3_i rsb_r1-r3-r1_lsr_i lsr_r0-r1_i asr_r2-r0_i bfi_r2-r2_i_i	and_r0-r1-r2 rsb_r3-r0-r0_lsl_i asr_r1-r3_i rsb_r1-r3-r1_lsr_i lsr_r2-r1_i bfi_r2-r2_i_i
mov_r0-r1 and_r2-r0-r2_ror_i mvn_r3-r2 eor_r1-r3_i bic_r1-r1_i eor_r2-r1_i	and_r2-r1-r2_ror_i mvn_r3-r2 eor_r1-r3_i bic_r1-r1_i eor_r2-r1_i
add_r0-r0-r1_asr_i bic_r2-r0_i rsb_r0-r1-r2 bfi_r2-r2_i_i add_r3-r2-r2_asr_i add_r0-r0-r3 lsr_r2-r0_i	add_r0-r0-r1_asr_i bic_r2-r0_i sub_r3-r1-r2_asr_i rsb_r0-r3-r2_lsl_i lsr_r2-r0_i
bfi_r0-r1_i_i cmp_r0-r1 mov_ls_r2-r1 mov_hi_r2-r0 mvn_r1-r2 bfi_r1-r1_i_i	cmp_r0-r1 bfi_r0-r1_i_i add_hi_r1-r0_i mvn_r1-r1
cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 asr_r2-r1-r0 eor_r1-r0-r2_ror_i orr_r1-r2-r1_ror_i add_r1-r1-r1 sub_r3-r0-r1_lsr_i	mvn_r1-r2 asr_r2-r1-r0 eor_r1-r0-r2_ror_i orr_r1-r2-r1_ror_i add_r1-r1-r1 sub_r3-r0-r1_lsr_i
eor_r0-r0-r1_lsr_i orr_r0-r1-r0 bic_r2-r3_i asr_r1-r2_i rsb_r3-r0-r1_lsl_i lsl_r3-r3_i add_r1-r3-r3 orr_r1-r2-r1_asr_i	eor_r0-r0-r1_lsr_i orr_r0-r1-r0 bic_r2-r3_i asr_r1-r2_i rsb_r3-r0-r1_lsl_i mov_r1-r3_lsl_i orr_r1-r2-r1_asr_i
cmp_r0-r1 orr_ne_r1-r2_i add_r3-r0-r2 mov_r2-r1 rsb_r1-r2-r3 rsb_r2-r1-r0_asr_i bic_r1-r2_i	cmp_r0-r1 add_r3-r0-r2 orr_ne_r1-r2_i rsb_r1-r1-r3 rsb_r2-r1-r0_asr_i bic_r1-r2_i
lsl_r0-r1_i mov_r1-r0 orr_r2-r2_i rsb_r1-r1-r2 bic_r3-r1_i orr_r2-r3_i	sub_r1-r2-r1_lsl_i bic_r3-r1_i orr_r2-r3_i
bic_r0-r1_i mvn_r1-r0 bic_r2-r1-r3 ror_r3-r1-r2 eor_r3-r2-r3_lsl_i bfi_r2-r3_i_i	bic_r0-r1_i mvn_r1-r0 bic_r2-r1-r3 bfi_r2-r2_i_i
mov_r0-r1 bic_r0-r0-r1 mov_r2-r3 sub_r1-r2_i lsr_r3-r1_i bic_r1-r0-r1 lsl_r3-r1-r3 bfi_r1-r3_i_i	eor_r1-r3-r3
tst_r0_i orr_ne_r1-r0-r2 rsb_eq_r1-r3_i lsl_r0-r1-r3 mov_r3-r0 sub_r2-r3_i mov_r1-r2	tst_r0_i orr_r1-r0-r2 rsb_ls_r1-r3_i lsl_r0-r1-r3 sub_r1-r0_i
asr_r0-r1-r1 sub_r2-r3_i eor_r0-r0_i rsb_r3-r0-r1_lsr_i add_r1-r3-r2 sub_r0-r1_i mov_r2-r0	asr_r0-r1-r1 sub_r2-r3_i eor_r0-r0_i rsb_r3-r0-r1_lsr_i add_r1-r3-r2 sub_r2-r1_i
cmp_r0_i eor_ge_r0-r1-r0_asr_i and_r2-r0_i sub_r1-r2_i mov_r3-r1 rsb_r3-r2-r3_lsr_i mov_r1-r3	cmp_r0_i eor_ge_r0-r1-r0_asr_i and_r2-r0_i sub_r1-r2_i rsb_r1-r2-r1_lsr_i
mvn_r0-r1 bic_r2-r1_i rsb_r2-r2-r0_asr_i bfi_r3-r2_i_i mov_r2-r3 eor_r1-r2_i lsl_r3-r1_i	mvn_r0-r1 bic_r2-r1_i rsb_r2-r2-r0_lsr_i bfi_r3-r2_i_i eor_r1-r3_i lsl_r3-r1_i
cmp_r0-r1 mvn_ne_r2-r3 orr_r0-r1-r0_lsl_i bic_r1-r0-r1 bic_r2-r2-r1 bic_r1-r1_i rsb_r3-r1-r2	cmp_r0-r1 mvn_ne_r2-r3 eor_r0-r1-r0_lsl_i bic_r1-r0-r1 bic_r2-r2-r1 rsb_r3-r1-r2
cmp_r0_i mov_ge_r1-r2 eor_r0-r1_i ror_r0-r0-r3 bic_r3-r0_i and_r1-r3_i	cmp_r0_i mov_ge_r1-r2 eor_r0-r1_i ror_r3-r0-r3 and_r1-r3_i
tst_r0-r1 orr_ne_r2-r2_i ror_r2-r2_i rsb_r2-r1-r2 eor_r3-r2_i mov_r2-r3	tst_r0-r1 orr_ne_r2-r2_i rsb_r2-r1-r2_ror_i eor_r2-r2_i
lsr_r0-r0-r1 ror_r1-r2-r0 ror_r3-r2-r0 tst_r1-r3 mvn_ne_r2-r1 mvn_r3-r1 and_r0-r2-r3	lsr_r0-r0-r1 ror_r3-r2-r0 cmp_r3_i mvn_ne_r2-r3 and_r0-r2-r2
asr_r0-r1_i eor_r2-r3-r2_lsr_i bfi_r2-r2_i_i sub_r3-r2_i and_r0-r3-r0_ror_i bic_r0-r0_i	eor_r2-r3-r2_lsr_i asr_r0-r1_i sub_r3-r2_i and_r0-r3-r0_ror_i bic_r0-r0_i
eor_r0-r1-r2_ror_i cmp_r1-r2 orr_ne_r3-r2-r0_lsl_i orr_eq_r3-r1_i and_r3-r3_i	orr_r3-r2-r0_lsl_i cmp_r1-r2 unk and_r3-r3_i
bfi_r0-r0_i_i orr_r1-r2-r0 lsl_r2-r3_i mvn_r0-r2 sub_r1-r0-r1 orr_r3-r2-r1	bfi_r0-r0_i_i orr_r1-r2-r0 lsl_r2-r3_i add_r0-r1-r2 unk
cmp_r0-r1 orr_lt_r2-r1_i orr_ge_r2-r0_i orr_r0-r1-r3_lsl_i lsr_r1-r0-r2 eor_r1-r1_i mov_r3-r1 mov_r2-r3 orr_r3-r3-r2	cmp_r0-r1 orr_lt_r2-r1_i orr_ge_r2-r0_i orr_r0-r1-r3_lsl_i lsr_r1-r0-r2 eor_r3-r1_i
eor_r0-r1-r0_lsr_i orr_r1-r2-r3 sub_r0-r0-r1_lsl_i bic_r1-r0_i add_r1-r1-r3 and_r2-r1_i eor_r1-r1-r2	eor_r0-r1-r0_lsr_i orr_r1-r2-r3 sub_r0-r0-r1_lsl_i bic_r1-r0_i add_r1-r1-r3 bic_r1-r1_i
tst_r0-r1 and_ne_r0-r1-r0_ror_i and_eq_r0-r2-r3 asr_r2-r3-r1 bic_r3-r0-r2 asr_r1-r3-r3 bfi_r2-r1_i_i bic_r3-r2-r3 lsr_r1-r3_i add_r1-r1_i	asr_r2-r3-r1 mov_r1-r2_lsr_i add_r1-r1_i
cmp_r0-r1 rsb_lt_r0-r2-r3 bic_r2-r0_i ror_r3-r0-r2 rsb_r0-r3_i rsb_r0-r0_i lsr_r2-r0_i	cmp_r0-r1 rsb_lt_r0-r2-r3 bic_r2-r0_i ror_r3-r0-r2 sub_r0-r3_i lsr_r2-r0_i
tst_r0_i rsb_ne_r0-r0-r1_lsl_i ror_r1-r0-r2 add_r3-r0-r1_lsl_i mov_r1-r3 bfi_r0-r1_i_i sub_r1-r0_i	tst_r0_i rsb_ne_r0-r0-r1_lsl_i ror_r1-r0-r2 add_r3-r0-r1_lsl_i bfi_r0-r3_i_i sub_r1-r0_i
bic_r0-r1-r2 and_r3-r0_i sub_r2-r3_i bfi_r3-r0_i_i orr_r2-r3-r2 and_r1-r2_i mov_r0-r1	bic_r0-r1-r2 and_r3-r0_i unk and_r0-r2_i
bfi_r0-r1_i_i rsb_r1-r0_i orr_r0-r1-r0 bfi_r0-r0_i_i asr_r0-r0_i rsb_r1-r0_i mvn_r2-r1	mov_r0-r0_lsr_i mov_r1-r1_ror_i rsb_r1-r0-r1_asr_i orr_r1-r0-r1 sub_r2-r1_i
bic_r0-r1-r0 and_r1-r1-r0 orr_r2-r0_i bfi_r3-r2_i_i bic_r1-r3-r1 add_r3-r1-r1_ror_i asr_r1-r3_i mov_r3-r1	orr_r2-r3_i bic_r0-r1-r0 bic_r1-r2-r0 add_r3-r1-r1_ror_i asr_r3-r3_i
bfi_r0-r1_i_i sub_r2-r2_i bic_r2-r2_i orr_r0-r0_i lsl_r0-r2-r0 mvn_r1-r0 add_r1-r1_i	bfi_r0-r1_i_i sub_r2-r2_i bic_r2-r2_i orr_r0-r0_i lsl_r0-r2-r0 rsb_r1-r0_i
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r0 bic_r3-r1-r2 add_r3-r3-r2_ror_i	cmp_r0-r1 mvn_r3-r2 bic_hi_r3-r3-r0 add_r3-r3-r2_ror_i
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r2 mvn_r3-r1 asr_r3-r3-r3 ror_r0-r3_i add_r0-r0_i bic_r3-r0-r3	asr_r3-r2-r2 ror_r0-r3_i add_r0-r0_i bic_r3-r0-r3
bic_r0-r1-r2 add_r1-r3-r3 mvn_r2-r1 mov_r1-r2 add_r2-r2-r1_ror_i bic_r0-r0_i and_r0-r0-r2_lsr_i add_r3-r0-r0_ror_i	bic_r0-r1-r2 mvn_r1-r3_lsl_i add_r2-r1-r1_ror_i bic_r0-r0_i and_r1-r0-r2_lsr_i add_r3-r1-r1_ror_i
bic_r0-r1_i add_r2-r2-r0 ror_r3-r0_i sub_r0-r3-r2 sub_r0-r0-r2 bic_r1-r0_i	bic_r0-r1_i add_r2-r2-r0 ror_r3-r0_i sub_r0-r3-r2_lsl_i bic_r1-r0_i
tst_r0-r1 mov_ne_r2-r1 mov_ne_r2-r3 cmp_r3-r2 mov_ne_r0-r3 bic_r1-r0_i	tst_r0-r1 mov_ne_r2-r3 cmp_r3-r2 mov_ne_r0-r3 bic_r1-r0_i
bfi_r0-r1_i_i cmp_r0-r1 eor_ne_r1-r2-r3 rsb_r3-r2-r1 and_r0-r3_i bic_r0-r0_i	bfi_r0-r1_i_i cmp_r0-r1 eor_ne_r1-r2-r3 rsb_r3-r2-r1 and_r0-r3_i
eor_r0-r0_i cmp_r1_i mvn_cs_r2-r0 eor_r0-r3-r2 eor_r1-r2-r0 rsb_r2-r2-r1 bic_r1-r2-r3	eor_r0-r0_i cmp_r1_i mvn_cs_r2-r0 rsb_r2-r2-r3 bic_r1-r2-r3
tst_r0-r1 mov_eq_r2-r0 mvn_eq_r2-r0 bfi_r3-r2_i_i	tst_r0-r1 mvn_eq_r2-r0 bfi_r3-r2_i_i
cmp_r0-r1 sub_hi_r2-r0-r1 tst_r2-r1 mov_eq_r0-r2 sub_r1-r2-r0_lsl_i ror_r2-r0-r1	cmp_r0-r1 sub_hi_r2-r0-r1 tst_r2-r1 and_cs_r0-r2-r2 ror_r2-r0-r2
tst_r0-r1 sub_ne_r0-r2-r0 sub_eq_r0-r0-r2 and_r0-r0-r3 add_r1-r0-r2 mov_r0-r1 rsb_r2-r0_i	tst_r0-r1 sub_ge_r0-r0-r2 sub_ne_r0-r2-r0 and_r0-r0-r3 add_r1-r0-r2 rsb_r2-r1_i
eor_r0-r1-r2_asr_i and_r1-r0_i mov_r2-r1 tst_r2-r1 rsb_ne_r1-r1-r2 asr_r1-r1_i	rsb_r1-r2-r2
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 ror_r0-r3_i sub_r3-r0-r3 lsl_r1-r3-r1	rsb_r3-r3-r3_ror_i lsl_r1-r3-r2
cmp_r0_i mov_ge_r1-r2 mvn_r2-r1 rsb_r0-r3-r2 tst_r3-r0 and_ne_r2-r3-r2 bic_r3-r2_i	cmp_r0_i mov_ge_r1-r2 mvn_r2-r1 tst_r3-r1 and_ne_r2-r3-r2 bic_r3-r2_i
and_r0-r0_i bfi_r1-r0_i_i add_r2-r1_i mov_r3-r2 add_r0-r1_i and_r3-r3-r0_lsl_i mov_r1-r3	and_r0-r0_i bfi_r1-r0_i_i add_r0-r1_i and_r1-r0-r0_lsl_i
asr_r0-r1-r0 mov_r2-r1 add_r0-r0-r2_lsl_i bfi_r2-r0_i_i bfi_r3-r2_i_i bic_r1-r3_i	bic_r1-r3_i
sub_r0-r0-r1 bfi_r2-r3_i_i sub_r0-r0-r2 bfi_r3-r0_i_i add_r0-r3_i bfi_r1-r0_i_i	rsb_r0-r0-r2 sub_r0-r0-r1 bfi_r3-r0_i_i add_r0-r3_i bfi_r1-r0_i_i
asr_r0-r1_i asr_r2-r0_i mvn_r3-r2 mvn_r1-r3 sub_r0-r1_i eor_r1-r0-r1	mov_r2-r1_asr_i sub_r0-r2_i eor_r1-r0-r2
tst_r0-r1 orr_eq_r0-r2-r0 mov_r1-r2 and_r2-r1-r0 mvn_r0-r2 add_r2-r2-r0 orr_r0-r2-r0	unk
orr_r0-r1-r2 add_r0-r1-r0_lsr_i orr_r3-r0-r3 tst_r0-r3 mvn_ne_r2-r3 and_r3-r2-r0 bic_r2-r3_i	mov_r2_i
orr_r0-r1-r2 bic_r1-r2-r1 orr_r1-r1_i cmp_r0-r1 mov_cc_r3-r1 mvn_r1-r3 mov_r2-r1	orr_r0-r1-r2 bic_r1-r2-r1 orr_r1-r1_i cmp_r0-r1 mov_cc_r3-r1 mvn_r2-r3_lsr_i
tst_r0_i eor_ne_r1-r1-r2_ror_i eor_eq_r1-r1-r0 bfi_r3-r1_i_i bfi_r3-r3_i_i bfi_r2-r3_i_i	tst_r0_i eor_ne_r1-r1-r2_ror_i eor_eq_r1-r1-r0 bfi_r3-r1_i_i bfi_r2-r3_i_i
tst_r0-r1 rsb_ne_r0-r2-r1_asr_i rsb_eq_r0-r3_i eor_r1-r0_i mvn_r2-r1 sub_r2-r1-r2 mov_r0-r2	tst_r1-r0 rsb_ne_r0-r2-r1_asr_i rsb_ls_r0-r3_i eor_r1-r0_i mvn_r2-r1 sub_r0-r1-r2
tst_r0-r1 mov_ne_r1-r0 mov_eq_r1-r0 and_r2-r3_i rsb_r1-r1-r2_lsr_i rsb_r2-r3_i add_r3-r2-r3_ror_i orr_r3-r3-r1 and_r3-r3-r1	and_r2-r3_i rsb_r3-r0-r2_asr_i
and_r0-r1-r2 mvn_r2-r1 tst_r1-r2 add_ne_r1-r0-r1_ror_i orr_r0-r1-r2_ror_i and_r0-r0-r1_lsl_i	unk and_r0-r0-r1_lsl_i
add_r0-r1-r0 bfi_r0-r0_i_i sub_r2-r1-r0 and_r0-r3-r2_lsr_i rsb_r3-r1-r0 mov_r0-r2 add_r3-r0-r3 and_r3-r3-r0_lsr_i	rsb_r2-r0_i and_r0-r3-r2_lsr_i rsb_r3-r1-r0 mov_r0-r2 add_r3-r0-r3 and_r3-r3-r0_lsr_i
tst_r0-r1 sub_ne_r0-r1_i sub_eq_r0-r2-r0 bic_r3-r2-r0 bfi_r3-r3_i_i	tst_r1-r0 sub_ne_r0-r1_i sub_ls_r0-r2-r0 bic_r3-r2-r0
bfi_r0-r0_i_i mvn_r1-r0 bfi_r2-r1_i_i rsb_r3-r0-r2 ror_r0-r3-r3 bfi_r0-r0_i_i	bfi_r0-r0_i_i mvn_r1-r0 bfi_r2-r1_i_i rsb_r3-r0-r2 ror_r0-r3-r3
bfi_r0-r1_i_i mvn_r1-r0 sub_r1-r1-r0_ror_i lsr_r2-r1-r1 bic_r2-r1-r2 mvn_r0-r2	bfi_r0-r1_i_i mvn_r1-r0 sub_r1-r1-r0_ror_i lsr_r2-r1-r1 unk
orr_r0-r1_i add_r2-r1-r0 mvn_r3-r1 and_r2-r3-r2_lsl_i rsb_r0-r1-r2 mvn_r3-r0	orr_r0-r1_i add_r2-r1-r0 unk add_r3-r1-r3
bfi_r0-r1_i_i cmp_r2-r1 mvn_cc_r3-r0 mvn_cs_r3-r0 bfi_r1-r0_i_i orr_r0-r3-r1_asr_i	bfi_r0-r1_i_i mvn_r3-r0 orr_r0-r3-r1_asr_i
cmp_r0_i mov_ne_r1-r0 asr_r2-r1_i and_r1-r1-r3 and_r1-r1-r2 mov_r0-r3 ror_r0-r1-r0	cmp_r0_i mov_ne_r1-r0 asr_r2-r1_i and_r1-r1-r3 and_r1-r1-r2 ror_r0-r1-r3
lsl_r0-r1-r1 eor_r1-r0-r1_asr_i lsl_r2-r1-r1 eor_r1-r2-r1 mov_r0-r1 add_r3-r1-r0 lsl_r0-r3_i	lsl_r0-r1-r1 eor_r1-r0-r1_ror_i mov_r0-r1_lsl_i eor_r0-r0-r0_lsl-r1
cmp_r0-r1 sub_hi_r0-r1-r2 sub_hi_r0-r0_i add_r3-r0-r2 bic_r1-r3_i mov_r3-r1 bic_r1-r2-r3	cmp_r0-r1 add_r3-r2-r0 sub_hi_r3-r1_i bic_r3-r3_i bic_r1-r2-r3
sub_r0-r0_i ror_r1-r2_i asr_r0-r0_i asr_r1-r0-r1 eor_r1-r1_i asr_r3-r1_i	sub_r0-r0_i ror_r1-r2_i asr_r0-r0_i asr_r1-r0-r1 asr_r3-r1_i
sub_r0-r1-r2 cmp_r0_i orr_cc_r1-r0_i and_r2-r1-r0 mvn_r1-r2 and_r3-r2_i rsb_r2-r1-r3_lsr_i	sub_r0-r1-r2 cmp_r0_i orr_cc_r1-r0_i and_r2-r1-r0 mvn_r1-r2 rsb_r2-r1_i
cmp_r0-r1 orr_ls_r1-r1_i orr_hi_r1-r2-r1 eor_r3-r2-r1_ror_i add_r0-r3-r0 ror_r3-r3_i eor_r3-r3-r0_ror_i lsr_r0-r0-r3 bfi_r0-r0_i_i	cmp_r0-r1 orr_ls_r1-r1_i orr_hi_r1-r2-r1 eor_r3-r2-r1_ror_i add_r0-r3-r0 ror_r3-r3_i eor_r3-r3-r0_ror_i lsr_r0-r0-r3
tst_r0-r1 add_eq_r1-r2_i ror_r3-r1-r1 bfi_r1-r3_i_i lsl_r0-r1_i asr_r0-r0_i	tst_r0-r1 add_ge_r1-r2_i lsl_r0-r1_i asr_r0-r0_i
ror_r0-r0-r1 sub_r2-r0-r2_ror_i tst_r1-r2 mov_eq_r1-r3 sub_r0-r1_i orr_r0-r0-r2 mov_r2-r0	ror_r0-r0-r1 sub_r2-r0-r2_ror_i tst_r1-r2 mov_eq_r1-r3 sub_r0-r1_i orr_r2-r0-r2
orr_r0-r0-r1_asr_i mov_r1-r0 cmp_r0-r1 mov_ne_r2-r0 mov_r1-r2	mov_r1-r2
cmp_r0_i add_ne_r1-r1-r2 lsr_r2-r3_i orr_r2-r1-r2 rsb_r3-r2_i mov_r2-r3	cmp_r0_i add_ne_r1-r1-r2 lsr_r2-r3_i orr_r2-r1-r2 rsb_r2-r2_i
sub_r0-r0-r1 eor_r2-r0-r1 and_r1-r3-r2_lsr_i bfi_r2-r0_i_i bic_r0-r1-r2 rsb_r0-r0-r2_asr_i lsl_r3-r0_i mvn_r2-r3	sub_r0-r0-r1 bic_r1-r1_i eor_r2-r0-r1 and_r1-r3-r2_ror_i bic_r0-r1-r2 rsb_r0-r0-r2_asr_i mvn_r2-r0_lsl_i
cmp_r0-r1 orr_eq_r0-r1-r0_lsl_i cmp_r2_i mvn_ne_r3-r0 bic_r0-r1-r3	cmp_r2_i mvn_ne_r3-r0 bic_r0-r1-r3
orr_r0-r1_i rsb_r2-r1_i orr_r3-r2-r0_ror_i add_r2-r3-r1_lsl_i mov_r3-r1 lsl_r1-r2-r3 bic_r2-r1_i bfi_r3-r2_i_i	bic_r3-r1_i
cmp_r0_i mov_eq_r1-r2 bfi_r2-r1_i_i orr_r0-r2-r3_ror_i orr_r1-r0-r2 rsb_r3-r0-r1	mov_r3_i
tst_r0_i orr_eq_r1-r1_i asr_r2-r2_i mov_r0-r1 eor_r3-r0-r2_lsr_i bfi_r1-r2_i_i lsl_r3-r3-r1 lsr_r3-r3_i	tst_r0_i orr_eq_r1-r1_i asr_r2-r2_i eor_r3-r1-r2_ror_i bfi_r1-r2_i_i lsl_r3-r3-r1 lsr_r3-r3_i
bfi_r0-r0_i_i bic_r1-r0_i bfi_r1-r1_i_i mov_r0-r1 bfi_r0-r0_i_i mvn_r2-r0	bfi_r0-r0_i_i bfi_r0-r0_i_i mvn_r2-r0
bic_r0-r0_i lsr_r1-r0_i mov_r0-r1 and_r2-r0_i rsb_r2-r2_i mov_r3-r2 mvn_r0-r3	mov_r1-r0_ror_i unk add_r0-r2_i
tst_r0_i rsb_eq_r1-r2-r1 sub_r1-r1-r2 orr_r0-r2_i rsb_r1-r2-r1 bic_r3-r1-r0 sub_r2-r1-r3 mvn_r1-r2	tst_r0_i rsb_eq_r1-r2-r1 sub_r1-r1-r2 orr_r0-r2_i rsb_r1-r2-r1 and_r2-r1-r0 mvn_r1-r2
bic_r0-r1_i bfi_r1-r2_i_i ror_r2-r0-r1 sub_r1-r1_i add_r0-r2_i bic_r2-r0-r1 mvn_r3-r2 sub_r2-r3-r0	bic_r0-r1_i bfi_r1-r2_i_i ror_r2-r0-r1 sub_r1-r1_i add_r0-r2_i unk sub_r2-r3-r0
tst_r0_i sub_ne_r1-r0-r2 mvn_r0-r3 sub_r1-r1-r0_lsl_i mov_r3-r1 add_r1-r3_i add_r1-r1-r3 add_r0-r1_i mvn_r3-r0	tst_r0_i sub_ne_r1-r0-r2 mvn_r0-r3 sub_r1-r1-r0_lsl_i add_r3-r1_i add_r1-r1-r3 add_r0-r1_i mvn_r3-r0
mvn_r0-r1 mvn_r1-r0 asr_r2-r1-r3 lsr_r2-r2_i add_r0-r2-r1 bfi_r3-r1_i_i sub_r1-r0-r3_lsr_i	asr_r2-r1-r3 add_r0-r1-r2_lsr_i sub_r1-r0-r3_lsr_i
lsl_r0-r1_i eor_r0-r0-r2 tst_r2-r0 add_ne_r2-r2_i bfi_r2-r2_i_i bic_r1-r2-r0	eor_r0-r2-r1_lsl_i tst_r2-r0 add_ne_r2-r2_i bic_r1-r2-r0
add_r0-r1_i add_r2-r3_i and_r3-r0_i cmp_r3_i rsb_ne_r0-r0-r2_asr_i orr_r2-r0_i	add_r0-r1_i add_r2-r3_i rsb_r0-r0-r2_asr_i orr_r2-r0_i
rsb_r0-r0_i lsl_r1-r1_i tst_r2-r1 mov_ne_r1-r3 sub_r0-r0-r1_lsr_i mvn_r3-r0 mvn_r0-r3	rsb_r0-r0_i lsl_r1-r1_i tst_r2-r1 mov_ne_r1-r3 sub_r0-r0-r1_lsr_i
eor_r0-r1-r2_lsl_i bic_r3-r1-r0 lsr_r3-r2-r3 mov_r2-r3 lsl_r3-r2_i bfi_r1-r3_i_i bic_r3-r1-r2	and_r3-r1-r2_lsl_i lsr_r2-r2-r3 orr_r2-r2_i bic_r3-r1-r2
cmp_r0-r1 and_cs_r0-r2-r0 tst_r3-r2 add_ne_r2-r0-r3 bic_r3-r2-r1 mov_r0-r3	cmp_r0-r1 and_cs_r0-r2-r0 tst_r2-r3 add_ne_r2-r0-r3 bic_r0-r2-r1
mvn_r0-r1 lsl_r2-r0_i bfi_r3-r2_i_i sub_r1-r1_i sub_r0-r1-r3 sub_r0-r1-r0 and_r2-r0_i	and_r2-r3_i
orr_r0-r1-r2_asr_i ror_r2-r0_i mvn_r1-r2 add_r0-r1_i eor_r3-r0_i eor_r0-r1-r3	orr_r0-r1-r2_asr_i mvn_r1-r0_ror_i add_r0-r1_i eor_r3-r0_i eor_r0-r1-r3
tst_r0-r1 mov_ne_r2-r1 add_r2-r1-r2_lsl_i lsl_r3-r2_i bic_r1-r3_i mvn_r3-r1	tst_r0-r1 mov_ne_r2-r1 add_r2-r1-r2_lsl_i lsl_r3-r2_i mvn_r3-r3
tst_r0-r1 mvn_ne_r1-r0 orr_ne_r1-r2-r1_asr_i mov_r2-r1 add_r3-r2_i sub_r2-r3_i bfi_r2-r2_i_i	tst_r0-r1 unk sub_r2-r1_i bfi_r2-r2_i_i
bfi_r0-r1_i_i cmp_r1_i and_ne_r1-r1-r0_lsr_i rsb_r2-r1_i add_r0-r2-r2	cmp_r1_i and_ne_r1-r1-r0_lsr_i rsb_r2-r1_i add_r0-r2-r2
orr_r0-r1-r2 add_r1-r3-r3_asr_i bfi_r2-r1_i_i sub_r2-r1-r2_lsr_i mvn_r3-r2 sub_r3-r3_i add_r2-r0_i sub_r2-r3-r2	orr_r0-r1-r2 add_r1-r3-r3_asr_i sub_r2-r1-r2_lsr_i mvn_r3-r2 add_r2-r0_i sub_r2-r3-r2
tst_r0_i mvn_ne_r1-r0 bic_r0-r1_i mvn_r1-r0 bfi_r1-r1_i_i bfi_r2-r1_i_i orr_r2-r2_i	tst_r0_i mvn_ne_r1-r0 bic_r0-r1_i mvn_r1-r0 bfi_r2-r1_i_i orr_r2-r2_i
bic_r0-r1_i and_r2-r1_i add_r2-r0-r2 bic_r0-r1_i ror_r3-r0_i add_r3-r1-r3_ror_i rsb_r1-r2-r3 add_r0-r1-r3	bic_r0-r1_i and_r2-r1_i add_r2-r0-r2 lsr_r3-r0_i add_r3-r1-r3_ror_i rsb_r0-r2-r3_lsl_i
tst_r0_i and_ne_r1-r0-r1 and_eq_r1-r2-r0 cmp_r2-r3 mvn_cs_r3-r1 add_r3-r3-r3 add_r1-r3-r3 mvn_r0-r1 mov_r1-r0	tst_r0_i and_ne_r1-r0-r1 and_eq_r1-r2-r0 cmp_r2-r3 mvn_cs_r3-r1 lsl_r1-r3_i mvn_r1-r1
cmp_r0_i mov_cc_r1-r0 mov_cs_r1-r0 rsb_r0-r2_i add_r2-r1-r1 lsl_r1-r0-r1 and_r2-r2-r0 rsb_r1-r1-r2_lsr_i	mov_r1-r0 rsb_r0-r2_i and_r2-r0-r1_lsl_i lsl_r1-r0-r1 rsb_r1-r1-r2_lsr_i
tst_r0-r1 and_ne_r1-r1-r2 and_eq_r1-r0-r1_asr_i tst_r2-r0 and_ne_r2-r2-r1_asr_i sub_ne_r2-r3_i add_r0-r2_i orr_r2-r2-r0_lsr_i	tst_r2-r0 sub_ne_r2-r3_i add_r0-r2_i orr_r2-r2-r0_lsr_i
mvn_r0-r1 and_r1-r0_i asr_r0-r0-r0 ror_r2-r3-r0 ror_r2-r2-r2 rsb_r3-r0-r2 rsb_r3-r3-r1 rsb_r3-r3-r0	mvn_r0-r1 and_r1-r0_i asr_r0-r0-r0 ror_r2-r3-r0 ror_r2-r2-r2 sub_r3-r2-r1
orr_r0-r1-r2 tst_r3-r1 add_ne_r3-r0-r3 add_eq_r3-r3_i bfi_r1-r3_i_i	orr_r0-r1-r2 tst_r3-r1 add_ne_r3-r0-r3 bfi_r1-r3_i_i
tst_r0-r1 orr_eq_r1-r0-r1 mvn_eq_r1-r2 bic_r1-r2-r1 add_r0-r2-r1 eor_r1-r0_i rsb_r1-r1_i	tst_r0-r1 and_eq_r1-r0-r1 bic_r1-r2-r1 add_r0-r2-r1 eor_r1-r0_i rsb_r1-r1_i
and_r0-r0-r1_ror_i mov_r2-r0 and_r3-r2-r1 bfi_r1-r2_i_i rsb_r1-r1-r3 bfi_r1-r1_i_i	and_r0-r0-r1_ror_i and_r3-r0-r1 bfi_r1-r0_i_i rsb_r1-r1-r3 bfi_r1-r1_i_i
ror_r0-r1_i mov_r2-r0 mov_r0-r2 bic_r0-r3-r0 lsr_r1-r0_i rsb_r0-r1_i orr_r1-r0-r1	bic_r0-r3-r1_ror_i lsr_r1-r0_i rsb_r0-r1_i orr_r1-r0-r1
bic_r0-r0-r1 cmp_r1-r0 orr_ne_r1-r1_i lsl_r2-r1-r1 and_r0-r2-r0_lsr_i	bic_r0-r0-r1 orr_r1-r1_i lsl_r2-r1-r1 and_r0-r2-r0_lsr_i
sub_r0-r1-r0_lsl_i mvn_r2-r0 orr_r0-r1-r3_lsl_i mov_r3-r1 cmp_r0-r3 rsb_cs_r1-r3-r2_lsl_i and_r0-r1-r2	sub_r0-r1-r0_lsl_i mvn_r2-r0 rsb_r1-r1-r2_lsl_i and_r0-r1-r2
cmp_r0-r1 mov_lt_r2-r0 mov_ge_r2-r0 orr_r3-r2-r3_lsr_i lsr_r3-r3_i add_r2-r3-r3_lsl_i orr_r1-r2_i mov_r2-r1	orr_r3-r0-r3_lsr_i lsr_r3-r3_i add_r2-r3-r3_lsl_i orr_r2-r2_i
cmp_r0-r1 add_cs_r0-r2_i bfi_r3-r0_i_i cmp_r3_i mov_ls_r1-r3 bic_r3-r1_i	cmp_r3_i mov_ls_r1-r3 bic_r3-r1_i
tst_r0-r1 eor_eq_r1-r0-r1 orr_r2-r2-r1_ror_i lsl_r1-r3_i and_r0-r1-r2 lsr_r0-r0_i bic_r3-r0_i sub_r2-r3_i	tst_r1-r0 orr_ls_r1-r0-r1 orr_r2-r2-r1_ror_i and_r0-r2-r3_lsl_i ror_r0-r0_i sub_r2-r0_i
orr_r0-r1-r2 eor_r2-r0-r1_lsl_i eor_r0-r3-r1_ror_i rsb_r2-r0-r2_lsl_i lsl_r0-r1-r2 lsl_r1-r0-r2 mvn_r3-r1	eor_r0-r3-r1_lsr_i orr_r3-r1-r2 rsb_r2-r0-r3_lsl_i lsl_r0-r1-r2 lsl_r1-r0-r2 mvn_r3-r1
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 mvn_r1-r2 asr_r1-r1_i	mvn_r1-r0_asr_i
cmp_r0-r1 sub_ls_r1-r0_i sub_hi_r1-r2-r0 bfi_r1-r1_i_i	cmp_r0-r1 sub_ls_r1-r0_i sub_hi_r1-r2-r0
mov_r0-r1 tst_r0-r2 eor_ne_r3-r0-r3_lsr_i bic_r1-r3_i sub_r0-r1_i orr_r1-r0_i	tst_r1-r2 eor_ne_r3-r1-r3_lsr_i sub_r0-r3_i orr_r1-r0_i
tst_r0_i orr_ne_r1-r0_i rsb_r0-r0-r2 lsr_r2-r1_i asr_r1-r2_i lsl_r0-r0_i lsr_r1-r0-r1 orr_r1-r0-r1_asr_i	tst_r0_i orr_ne_r1-r0_i rsb_r0-r0-r2 asr_r1-r1_i lsl_r0-r0_i lsr_r1-r0-r1 orr_r1-r0-r1_asr_i
sub_r0-r1-r2_ror_i tst_r0_i eor_eq_r3-r3-r0 and_r0-r3_i mvn_r1-r0 lsr_r0-r0-r1	and_r0-r2_i
ror_r0-r1-r1 lsr_r1-r0-r0 tst_r1_i mov_ne_r0-r1 orr_r2-r0-r3 and_r0-r2-r3 eor_r0-r0-r2_asr_i	ror_r0-r1-r1 lsr_r1-r0-r0 tst_r1_i mov_ne_r0-r1 orr_r2-r0-r3 eor_r0-r3-r2_asr_i
cmp_r0-r1 and_ge_r2-r3_i mov_r0-r3 and_r3-r2-r0_asr_i orr_r2-r3_i lsr_r0-r2_i	cmp_r0-r1 and_r3-r2-r3_asr_i and_ge_r3-r1_i lsr_r0-r3_i
tst_r0-r1 mvn_eq_r1-r2 tst_r1_i and_eq_r3-r0-r2 bfi_r2-r1_i_i add_r1-r2-r2 rsb_r2-r1-r3_ror_i mov_r0-r2	tst_r0-r1 mvn_eq_r1-r2 tst_r1_i and_eq_r3-r0-r2 bfi_r2-r1_i_i add_r1-r2-r2 rsb_r0-r1-r3_ror_i
add_r0-r0-r0 sub_r0-r0-r1 bic_r2-r1-r2 mvn_r3-r2 bic_r1-r3_i add_r3-r1-r2 orr_r1-r0-r3_ror_i	rsb_r0-r1-r0_lsl_i bic_r2-r1-r2 unk orr_r1-r0-r3_ror_i
add_r0-r1-r0_asr_i lsr_r0-r0_i lsr_r2-r2-r0 mov_r0-r2 bfi_r3-r0_i_i mvn_r2-r0 bic_r0-r0-r2 add_r2-r0-r3	add_r0-r1-r0_asr_i lsr_r0-r0_i lsr_r2-r2-r0 bfi_r3-r2_i_i add_r2-r2-r3
tst_r0-r1 orr_ne_r2-r1_i orr_eq_r2-r2-r3 eor_r1-r2_i asr_r0-r1_i lsr_r1-r0_i bic_r1-r1-r0 add_r0-r1-r0	tst_r0-r1 add_ne_r2-r1_i orr_eq_r2-r2-r3 asr_r0-r2_i orr_r0-r0-r0_lsr_i
lsr_r0-r0-r0 add_r0-r0_i mvn_r1-r0 cmp_r2-r1 mvn_cc_r1-r0 eor_r2-r0-r1_lsl_i eor_r0-r1-r2	mvn_r1-r0_lsr-r0 sub_r1-r1_i mvn_r0-r1_lsl_i
add_r0-r1-r1 and_r2-r3-r1 mvn_r1-r0 asr_r2-r2-r1 bfi_r2-r2_i_i and_r0-r1-r2 rsb_r1-r0_i	and_r2-r3-r1 mvn_r1-r1_lsl_i asr_r2-r2-r1 and_r0-r1-r2 rsb_r1-r0_i
tst_r0-r1 mvn_ne_r2-r3 bic_r0-r2_i bfi_r1-r0_i_i add_r2-r1-r1	bic_r3-r1_i lsl_r2-r3_i
mov_r0-r1 add_r2-r0-r1 orr_r3-r2_i bic_r1-r3_i mov_r0-r3 and_r2-r0-r1	add_r2-r1-r1 orr_r3-r2_i bic_r2-r3_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r3 lsl_r2-r1-r2 mov_r1-r2 lsr_r3-r1_i	tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r3 lsl_r1-r1-r2 lsr_r3-r1_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 lsl_r0-r2-r3 asr_r0-r0_i asr_r0-r0_i asr_r3-r1-r0 bfi_r1-r3_i_i	mov_r1-r2 lsl_r0-r2-r3 asr_r3-r1-r0 bfi_r1-r3_i_i
and_r0-r1-r0 bic_r1-r0_i add_r2-r3-r1 tst_r3_i sub_ne_r0-r3_i sub_r1-r0-r2_lsl_i mov_r2-r1	and_r0-r1-r0 bic_r1-r0_i add_r2-r3-r1 tst_r3_i sub_ne_r0-r3_i sub_r2-r0-r2_lsl_i
orr_r0-r0-r1_asr_i add_r1-r1-r0 mov_r2-r3 and_r3-r2-r0 sub_r1-r2-r1 lsl_r2-r1-r3	orr_r0-r0-r1_asr_i add_r1-r1-r0 sub_r1-r3-r1 and_r3-r3-r0 lsl_r2-r1-r3
bfi_r0-r1_i_i mov_r1-r2 orr_r1-r2-r1 sub_r2-r0-r1 mvn_r3-r2 lsr_r1-r3-r3	bfi_r0-r1_i_i sub_r2-r0-r2 mvn_r3-r2 lsr_r1-r3-r3
tst_r0_i orr_ne_r1-r2-r0 orr_eq_r1-r3-r1 lsr_r0-r1_i rsb_r2-r3-r0 rsb_r0-r2-r1 rsb_r2-r1-r0	tst_r0_i orr_ne_r1-r2-r0 orr_eq_r1-r3-r1 rsb_r2-r3-r1_lsr_i rsb_r0-r2-r1 rsb_r2-r1-r0
lsr_r0-r1_i bic_r2-r2_i bic_r3-r2_i sub_r2-r3-r0 bfi_r0-r2_i_i orr_r1-r2-r0_lsl_i lsr_r0-r1_i bfi_r1-r0_i_i	lsr_r0-r1_i bic_r3-r2_i sub_r2-r3-r0 bfi_r0-r2_i_i orr_r1-r2-r0_lsl_i lsr_r0-r1_i bfi_r1-r0_i_i
orr_r0-r1-r2_asr_i mov_r2-r3 tst_r2_i eor_ne_r1-r2_i sub_r2-r1-r0_ror_i rsb_r0-r2_i eor_r0-r0_i	tst_r3_i orr_r0-r1-r2_asr_i eor_ne_r1-r3_i sub_r2-r1-r0_ror_i rsb_r0-r2_i eor_r0-r0_i
tst_r0-r1 orr_eq_r2-r1-r0 rsb_r2-r3-r2 rsb_r3-r2-r3 mov_r0-r3 orr_r0-r0-r3_asr_i	tst_r0-r1 orr_cs_r2-r1-r0 rsb_r3-r2-r3_lsl_i orr_r0-r3-r3_asr_i
tst_r0_i rsb_ne_r0-r1-r2 rsb_r3-r1_i rsb_r1-r3-r0 mov_r0-r1 lsr_r3-r0_i	tst_r0_i rsb_ne_r0-r1-r2 rsb_r3-r1_i rsb_r1-r3-r0 lsr_r3-r1_i
sub_r0-r1-r2 orr_r0-r0_i bfi_r1-r2_i_i bic_r1-r0-r1 bfi_r0-r2_i_i mov_r2-r0 rsb_r3-r2-r1_lsr_i bfi_r1-r3_i_i	sub_r0-r1-r2 orr_r0-r0_i bfi_r1-r2_i_i bic_r1-r0-r1 rsb_r3-r0-r1_ror_i bfi_r1-r3_i_i
orr_r0-r1-r0 and_r1-r2-r3_ror_i mov_r3-r0 cmp_r2-r0 mvn_cc_r2-r3 sub_r0-r2-r1_lsr_i	orr_r0-r1-r0 cmp_r2-r0 and_r1-r2-r3_ror_i mvn_cc_r2-r0 sub_r0-r2-r1_lsr_i
tst_r0-r1 orr_eq_r0-r2-r3_ror_i add_r1-r3-r1 rsb_r3-r1_i sub_r3-r3_i orr_r0-r0-r1 and_r2-r3-r0	tst_r0-r1 add_r1-r3-r1 orr_eq_r0-r2-r3_ror_i bic_r3-r0-r1 and_r2-r3-r0
cmp_r0-r1 mov_eq_r2-r3 bic_r2-r2_i add_r0-r2-r2 bfi_r0-r0_i_i bic_r1-r0_i lsr_r2-r1_i	cmp_r0-r1 mov_eq_r2-r3 bic_r2-r2_i add_r0-r2-r2 bic_r1-r0_i lsr_r2-r1_i
add_r0-r1-r2 lsl_r3-r3-r1 orr_r1-r3_i mvn_r3-r1 mvn_r1-r3 lsr_r0-r1-r0	add_r0-r1-r2 lsl_r3-r3-r1 orr_r1-r3_i lsr_r0-r1-r0
bic_r0-r0_i and_r1-r2-r0_ror_i bfi_r3-r2_i_i mvn_r2-r3 orr_r1-r1_i orr_r0-r1-r2 asr_r1-r2-r0	and_r1-r2-r0_ror_i bfi_r3-r2_i_i mvn_r2-r3 orr_r1-r1_i orr_r0-r1-r2 asr_r1-r2-r0
rsb_r0-r1-r2 eor_r1-r2-r0 mvn_r2-r1 bic_r3-r2-r0 asr_r3-r3_i add_r0-r3_i	rsb_r0-r1-r2 orr_r1-r2-r0 mvn_r3-r1_asr_i add_r0-r3_i
bic_r0-r0-r1 and_r0-r0_i bfi_r1-r0_i_i add_r2-r1_i sub_r0-r2_i sub_r2-r0-r1_ror_i	bic_r0-r0-r1 and_r0-r0_i bfi_r1-r0_i_i unk add_r2-r0-r1_ror_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r3 bic_r3-r1_i mov_r0-r3 add_r3-r3-r0_ror_i	tst_r1-r0 mov_ne_r1-r2 mov_eq_r1-r3 bic_r3-r1_i add_r3-r3-r3_ror_i
sub_r0-r0-r1 lsl_r2-r3-r0 sub_r2-r2_i rsb_r2-r2_i bfi_r0-r2_i_i rsb_r0-r0_i orr_r2-r0_i bfi_r1-r2_i_i	orr_r1-r1_i
tst_r0-r1 mov_eq_r1-r2 eor_r0-r1-r3 lsl_r1-r3_i add_r3-r1-r1 bic_r3-r3_i sub_r1-r0-r3 asr_r2-r1-r0 add_r0-r2_i	tst_r0-r1 mov_eq_r1-r2 eor_r0-r1-r3 ror_r3-r3_i bic_r3-r3_i sub_r1-r0-r3 asr_r2-r1-r0 add_r0-r2_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r1 eor_r0-r3_i eor_r0-r0-r2_lsr_i bic_r1-r0_i mov_r3-r1	tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r1 eor_r0-r3_i eor_r0-r0-r2_lsr_i bic_r3-r0_i
lsl_r0-r1_i lsl_r0-r0-r2 bic_r3-r0-r1 mvn_r1-r3 ror_r0-r1-r1 lsl_r1-r0_i	lsl_r3-r1-r2 unk ror_r0-r1-r1 lsl_r1-r0_i
tst_r0-r1 rsb_ne_r2-r0-r3 rsb_eq_r2-r2-r3 mvn_r3-r0 orr_r2-r3-r2 bic_r1-r0-r2	tst_r0-r1 rsb_ne_r2-r0-r3 rsb_eq_r2-r2-r3 bic_r1-r0-r2
orr_r0-r1-r0_ror_i mov_r1-r2 tst_r0_i mov_ne_r3-r1 rsb_r2-r2-r3	orr_r0-r1-r0_asr_i tst_r0_i mov_ne_r3-r2 rsb_r2-r2-r3
tst_r0-r1 mov_eq_r2-r1 add_eq_r2-r2-r0 asr_r2-r3-r2	tst_r0-r1 add_ls_r2-r0-r1 asr_r2-r3-r2
sub_r0-r1-r2_lsr_i rsb_r2-r3-r0 sub_r0-r0_i and_r3-r2_i add_r1-r3-r0 bfi_r2-r3_i_i orr_r0-r1-r2_lsr_i bic_r0-r0-r1	sub_r0-r1-r2_lsr_i rsb_r2-r3-r0 sub_r0-r0_i and_r3-r2_i add_r1-r3-r0 orr_r0-r1-r2_lsr_i bic_r0-r0-r1
asr_r0-r1_i bfi_r2-r1_i_i eor_r2-r2-r0_lsr_i orr_r3-r2_i rsb_r3-r0-r3_asr_i bfi_r2-r3_i_i sub_r0-r2_i mvn_r2-r0	asr_r0-r1_i eor_r2-r2-r0_lsr_i rsb_r3-r0-r2_asr_i bfi_r2-r3_i_i rsb_r2-r2_i
bfi_r0-r0_i_i bic_r1-r0_i add_r2-r1_i cmp_r3-r2 and_eq_r3-r3-r1_asr_i lsr_r3-r3-r3 mov_r1-r3	bic_r1-r0_i add_r2-r1_i cmp_r3-r2 and_eq_r3-r3-r1_asr_i lsr_r1-r3-r3
tst_r0-r1 orr_ne_r2-r2-r3_asr_i lsl_r1-r0-r0 bic_r1-r1_i bic_r3-r2_i bic_r1-r1-r3 mvn_r3-r1 rsb_r0-r3_i	tst_r0-r1 orr_ne_r2-r2-r3_asr_i lsl_r1-r0-r0 orr_r3-r2_i bic_r1-r1-r3 mvn_r3-r1 rsb_r0-r3_i
cmp_r0_i and_hi_r1-r2-r0 bfi_r2-r1_i_i lsl_r1-r2-r1 and_r1-r0-r1_lsl_i bic_r0-r1_i	and_r1-r2-r0 bfi_r2-r1_i_i lsl_r1-r2-r1 and_r0-r0-r1_lsl_i
add_r0-r1-r0 orr_r2-r0_i tst_r2_i mov_ne_r2-r0 orr_r1-r2_i	add_r0-r1-r0 orr_r1-r0_i
tst_r0_i add_ne_r1-r1-r2_lsr_i add_eq_r1-r0-r1 mov_r0-r1 asr_r0-r0-r3 bic_r2-r0-r2	tst_r0_i add_ne_r1-r1-r2_lsr_i add_cs_r1-r0-r1 asr_r0-r1-r3 bic_r2-r0-r2
bfi_r0-r0_i_i ror_r1-r2_i ror_r2-r0-r1 sub_r1-r2_i and_r3-r1_i lsr_r1-r3_i	mov_r1_i
tst_r0-r1 mov_ne_r1-r2 mov_ne_r1-r0 mvn_r3-r1 lsr_r2-r3-r1 eor_r2-r1-r2_lsr_i	tst_r0-r1 mov_ne_r1-r0 mvn_r3-r1 lsr_r2-r3-r1 eor_r2-r1-r2_lsr_i
ror_r0-r1-r2 sub_r1-r2_i sub_r2-r0-r1 add_r1-r0_i sub_r3-r1-r2 orr_r2-r3_i ror_r3-r2-r0 orr_r2-r2-r3	ror_r0-r1-r2 add_r3-r2_i orr_r2-r3_i ror_r3-r2-r0 orr_r2-r2-r3
lsl_r0-r1_i tst_r2-r1 and_eq_r0-r2-r0 orr_r0-r3-r0 bic_r0-r3-r0 add_r3-r2-r0_ror_i rsb_r0-r3-r0	rsb_r0-r2_i
bfi_r0-r1_i_i eor_r2-r2-r0 lsr_r0-r1_i sub_r1-r0_i rsb_r0-r1_i sub_r2-r0-r2	bfi_r0-r1_i_i eor_r2-r2-r0 rsb_r0-r2_i sub_r2-r0-r1_lsr_i
and_r0-r1-r2_lsl_i orr_r2-r0-r2_ror_i orr_r3-r0-r2 rsb_r3-r3_i lsr_r1-r3_i sub_r3-r3-r1_asr_i and_r1-r3_i	and_r0-r1-r2_lsl_i orr_r2-r0-r2_asr_i rsb_r3-r2_i sub_r3-r3-r3_lsr_i and_r1-r3_i
orr_r0-r1_i rsb_r0-r0_i tst_r2-r3 sub_eq_r0-r2-r0 add_r3-r2-r0 rsb_r2-r3-r0 bfi_r1-r2_i_i	rsb_r3-r2-r1_lsl_i bfi_r1-r3_i_i
rsb_r0-r1-r0 orr_r0-r0_i mov_r2-r0 bfi_r0-r2_i_i bic_r1-r0-r2 bfi_r0-r1_i_i	rsb_r0-r1-r0 unk
tst_r0-r1 orr_ne_r0-r0-r2_lsl_i orr_eq_r0-r2_i tst_r1-r0 mov_eq_r0-r3 asr_r2-r0-r0 mov_r0-r2	tst_r0-r1 orr_ne_r0-r0-r2_lsl_i orr_eq_r0-r2_i tst_r1-r0 asr_r0-r0-r0 asr_ge_r0-r3-r3
cmp_r0_i orr_eq_r0-r1-r0 orr_r0-r2-r0 bfi_r1-r0_i_i lsr_r1-r2-r1	orr_r0-r2-r0 bfi_r1-r0_i_i lsr_r1-r2-r1
bfi_r0-r1_i_i add_r2-r0_i bic_r2-r2_i rsb_r0-r2_i bfi_r0-r0_i_i mvn_r3-r0	bfi_r0-r1_i_i add_r2-r0_i bic_r2-r2_i sub_r3-r2_i
mov_r0-r1 bic_r0-r0-r2 bic_r1-r0_i sub_r3-r1_i mvn_r0-r3 bic_r1-r2_i add_r2-r0-r1_asr_i	bic_r0-r1-r2 bic_r1-r0_i rsb_r0-r1_i add_r2-r0-r2_asr_i
ror_r0-r1-r2 tst_r2-r3 eor_eq_r0-r2-r0_ror_i eor_r2-r1-r0_lsl_i bic_r2-r2_i mov_r0-r2 orr_r3-r0_i	ror_r0-r1-r2 tst_r2-r3 eor_ls_r0-r2-r0_ror_i eor_r2-r1-r0_lsl_i bic_r2-r2_i orr_r3-r2_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 asr_r0-r1-r2 rsb_r3-r2-r0_lsl_i orr_r2-r3-r0	asr_r0-r1-r1 rsb_r3-r1-r0_lsl_i orr_r2-r3-r0
asr_r0-r1_i lsr_r1-r0_i sub_r0-r0-r1 sub_r1-r2_i orr_r2-r1-r0 orr_r0-r2_i rsb_r0-r0-r1_lsr_i	asr_r0-r1_i sub_r0-r0-r0_lsr_i sub_r1-r2_i orr_r2-r1-r0 orr_r0-r2_i rsb_r0-r0-r1_lsr_i
tst_r0_i and_eq_r0-r1-r2_lsl_i bfi_r3-r0_i_i add_r0-r3_i orr_r3-r0-r3 mov_r0-r3 bfi_r1-r0_i_i	add_r3-r0_i orr_r3-r0-r3 bfi_r1-r3_i_i
bfi_r0-r1_i_i sub_r2-r2-r3_ror_i sub_r0-r2-r0_asr_i eor_r1-r0_i ror_r3-r3_i add_r2-r0-r3 sub_r0-r1-r2_lsl_i	sub_r2-r2-r3_ror_i sub_r0-r2-r0_asr_i eor_r1-r0_i add_r2-r0-r3_ror_i sub_r0-r1-r2_lsl_i
cmp_r0-r1 add_lt_r2-r1-r1 add_ge_r2-r2_i sub_r0-r1-r2 sub_r3-r0-r1	cmp_r0-r1 add_lt_r2-r1-r1 add_ge_r2-r2_i rsb_r3-r2-r2_lsl_i
sub_r0-r1-r2 lsr_r3-r0-r0 cmp_r0_i and_cs_r2-r0-r3_lsr_i asr_r2-r2_i mov_r0-r2	sub_r0-r1-r2 lsr_r3-r0-r0 cmp_r0_i and_cs_r2-r0-r3_lsr_i mov_r0-r2_asr_i
tst_r0-r1 mov_ne_r1-r2 tst_r3-r1 mvn_ne_r3-r1 mvn_eq_r3-r1 rsb_r2-r0-r3	tst_r0-r1 mov_ne_r1-r2 mvn_r3-r1 rsb_r2-r0-r3
sub_r0-r1-r2_asr_i cmp_r1-r2 and_lt_r1-r0-r2_ror_i lsl_r3-r1_i and_r1-r3-r0	sub_r0-r1-r2_asr_i cmp_r1-r2 and_lt_r1-r0-r2_ror_i and_r1-r0-r1_lsl_i
sub_r0-r1-r2 bfi_r3-r3_i_i tst_r0-r3 rsb_eq_r3-r3-r0_lsl_i and_r2-r3_i	sub_r0-r1-r2 tst_r0-r3 rsb_eq_r3-r3-r0_lsl_i and_r2-r3_i
lsl_r0-r1_i orr_r1-r2-r0 asr_r0-r1-r1 bic_r3-r0_i bic_r2-r3_i bfi_r2-r2_i_i add_r3-r2-r2_asr_i	orr_r1-r2-r1_lsl_i asr_r0-r1-r2 bic_r2-r0_i add_r3-r2-r2_asr_i
cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 lsl_r2-r1-r3 mvn_r3-r0 sub_r3-r3-r2 eor_r3-r3_i mov_r0-r3 rsb_r1-r0_i	cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 lsl_r2-r1-r3 mvn_r3-r0 sub_r3-r3-r2 eor_r0-r3_i rsb_r1-r0_i
cmp_r0_i sub_ne_r1-r1-r2 rsb_r3-r3-r1 asr_r1-r3_i bic_r2-r1_i rsb_r3-r2_i add_r3-r2-r3	mov_r3_i
orr_r0-r1-r2 sub_r3-r3-r2 bfi_r3-r3_i_i bfi_r3-r3_i_i lsr_r0-r0_i orr_r0-r3-r0	orr_r0-r1-r2 sub_r3-r3-r2 bfi_r3-r3_i_i orr_r0-r3-r0_lsr_i
cmp_r0-r1 sub_ne_r1-r1_i add_ge_r1-r0-r1_lsl_i and_r2-r0_i orr_r0-r0-r2 bfi_r2-r0_i_i bic_r3-r1-r2	and_r2-r0_i bfi_r2-r2_i_i cmp_r0-r1 sub_ne_r1-r1_i add_ge_r1-r0-r1_lsl_i bic_r3-r1-r2
sub_r0-r1-r0 asr_r1-r1_i and_r2-r0-r1 rsb_r3-r0-r1 orr_r0-r0_i bic_r1-r3-r0 bic_r1-r2-r1	rsb_r0-r0-r1 and_r1-r0-r1_asr_i
cmp_r0-r1 sub_ls_r2-r3_i and_r3-r2-r0_asr_i mov_r0-r1 bic_r2-r3-r1 tst_r3-r0 add_ne_r1-r1-r2 sub_r2-r1_i	cmp_r0-r1 sub_ls_r2-r3_i and_r3-r2-r0_asr_i tst_r3-r1 orr_ne_r1-r1-r3 sub_r2-r1_i
tst_r0-r1 eor_ne_r1-r0_i mov_r2-r3 rsb_r1-r1-r2_ror_i and_r2-r1_i orr_r3-r3-r1 and_r0-r3-r2	tst_r0-r1 rsb_ne_r1-r0_i rsb_r1-r1-r3_asr_i and_r0-r1_i
rsb_r0-r1-r0 tst_r1-r2 mvn_eq_r1-r0 mov_r2-r1 sub_r2-r1-r2 sub_r0-r2_i rsb_r1-r0_i	mov_r1_i
rsb_r0-r0-r1_asr_i rsb_r2-r0-r2_lsr_i add_r3-r3_i bic_r1-r0_i tst_r1_i orr_ne_r3-r3-r2_lsr_i rsb_r3-r0-r3	rsb_r0-r0-r1_asr_i rsb_r2-r0-r2_lsr_i add_r3-r3_i tst_r0_i orr_ne_r3-r3-r2_lsr_i rsb_r3-r0-r3
tst_r0_i orr_ne_r1-r2-r0 orr_eq_r1-r0-r3 bfi_r3-r3_i_i asr_r2-r3-r1 lsr_r0-r2-r2 bic_r1-r0_i	tst_r0_i orr_ne_r1-r2-r0 orr_cs_r1-r0-r3 asr_r2-r3-r1 lsr_r0-r2-r2 bic_r1-r0_i
rsb_r0-r1_i sub_r2-r0-r1 lsl_r0-r2_i bfi_r2-r2_i_i bic_r2-r0-r2 bfi_r2-r2_i_i rsb_r2-r1-r2	rsb_r0-r1_i sub_r2-r0-r1 orr_r2-r2-r2_lsl_i sub_r2-r2-r0
tst_r0_i mov_ne_r1-r0 mov_eq_r1-r0 tst_r2-r1 add_ne_r0-r1-r0_asr_i add_eq_r0-r1-r1_lsr_i sub_r2-r0-r2_asr_i	lsl_r1-r0_i tst_r2-r1 add_ne_r0-r1-r0_asr_i add_eq_r0-r1-r1_lsr_i sub_r2-r0-r2_asr_i
mov_r0-r1 cmp_r0-r1 sub_ls_r0-r2-r0 mvn_ne_r0-r2 bic_r3-r0_i bfi_r1-r3_i_i	sub_r0-r2-r1 bic_r3-r0_i bfi_r1-r3_i_i
ror_r0-r1_i bic_r0-r0-r2 mvn_r1-r0 orr_r0-r0-r1 bic_r2-r0-r1 bfi_r1-r2_i_i bfi_r0-r2_i_i eor_r0-r1-r0_lsr_i	unk mvn_r0_i bfi_r0-r1_i_i eor_r0-r1-r0_lsr_i
sub_r0-r1-r2_ror_i mov_r3-r0 asr_r3-r3_i add_r0-r3-r3_asr_i rsb_r3-r0_i bic_r0-r3_i	sub_r0-r1-r2_ror_i asr_r3-r0_i add_r0-r3-r3_asr_i rsb_r3-r0_i bic_r0-r3_i
sub_r0-r1-r2 and_r2-r1-r0 rsb_r1-r0_i and_r3-r1-r2 bic_r1-r2-r1 bic_r1-r3-r1 bfi_r0-r1_i_i	sub_r0-r1-r2 and_r2-r1-r0 rsb_r1-r0_i and_r3-r1-r2 bfi_r0-r3_i_i
asr_r0-r1-r2 rsb_r1-r0_i rsb_r3-r1-r2 orr_r1-r1-r3 and_r1-r1-r3 add_r0-r1-r2_ror_i lsr_r3-r0-r0	asr_r0-r1-r2 rsb_r1-r0_i rsb_r3-r1-r2 add_r0-r3-r2_ror_i lsr_r3-r0-r0
rsb_r0-r1-r2 add_r3-r2-r2 cmp_r3-r0 orr_cs_r2-r0-r3_ror_i add_r1-r2_i mov_r0-r1 bic_r0-r0_i	rsb_r0-r1-r2 add_r3-r2-r2 cmp_r3-r0 orr_cs_r2-r0-r3_ror_i add_r1-r2_i bic_r0-r1_i
orr_r0-r1-r2 bfi_r1-r3_i_i tst_r1-r0 and_eq_r1-r3-r2 asr_r1-r2-r1 mov_r2-r1	orr_r0-r1-r2 bfi_r1-r3_i_i tst_r1-r0 and_eq_r1-r3-r2 asr_r2-r2-r1
bfi_r0-r1_i_i mvn_r2-r0 ror_r3-r3_i rsb_r0-r3-r2_lsl_i lsr_r3-r0_i add_r1-r3-r2 ror_r3-r1_i	bfi_r0-r1_i_i mvn_r2-r0 ror_r3-r3_i rsb_r3-r3-r2_lsl_i add_r1-r2-r3_lsr_i ror_r3-r1_i
tst_r0-r1 rsb_eq_r0-r2-r3_lsl_i lsr_r3-r2-r1 bfi_r1-r3_i_i orr_r1-r0-r1 add_r3-r1_i rsb_r1-r1-r3	mov_r1_i
bfi_r0-r0_i_i orr_r1-r0_i rsb_r0-r2-r1_lsr_i add_r0-r0_i rsb_r2-r0_i bic_r3-r2_i add_r1-r2-r3_ror_i	sub_r2-r2-r0_lsr_i bic_r3-r2_i add_r1-r2-r3_ror_i
and_r0-r0_i mov_r1-r0 orr_r0-r1-r0_ror_i bfi_r1-r0_i_i bic_r2-r1-r2 and_r0-r0-r2_asr_i bic_r1-r0-r2	rsb_r1-r2-r2
tst_r0-r1 add_ne_r1-r0-r0 ror_r2-r1-r2 eor_r0-r2_i bic_r2-r0_i eor_r0-r2_i	tst_r0-r1 add_ne_r1-r0-r0 ror_r2-r1-r2 eor_r0-r2_i orr_r0-r0_i
cmp_r0_i and_hi_r1-r2-r3_ror_i bic_r2-r1-r0 mvn_r0-r2 and_r2-r2-r0_asr_i mov_r3-r2	cmp_r0_i and_hi_r1-r2-r3_ror_i bic_r2-r1-r0 bic_r3-r2-r2_asr_i
cmp_r0_i mov_hi_r1-r2 eor_lt_r1-r3-r1 lsr_r2-r2_i tst_r0_i mvn_eq_r0-r1 mvn_r1-r0 add_r3-r2_i and_r0-r3-r1	cmp_r0_i mov_hi_r1-r2 eor_lt_r1-r3-r1 lsr_r2-r2_i tst_r0_i mvn_ne_r1-r0 add_r3-r2_i and_r0-r3-r1
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r3 mvn_r0-r2 and_r2-r1-r0_lsl_i eor_r3-r2_i rsb_r1-r3_i bic_r0-r1_i	tst_r1-r0 mvn_r0-r2 mov_r0-r0_lsl_i ror_eq_r2-r3-r0 unk eor_r0-r1_i
tst_r0_i mvn_eq_r1-r2 sub_eq_r1-r3-r2_lsr_i mov_r2-r1 bfi_r1-r2_i_i	tst_r0_i sub_eq_r1-r3-r2_lsr_i bfi_r1-r1_i_i
add_r0-r0_i asr_r1-r0-r0 tst_r1_i and_ne_r2-r0_i lsr_r0-r2_i bfi_r3-r0_i_i bfi_r1-r3_i_i	add_r0-r0_i asr_r1-r0-r0 tst_r1_i and_ne_r2-r0_i lsr_r0-r2_i bfi_r1-r0_i_i
cmp_r0_i sub_ne_r1-r2-r0 sub_eq_r1-r1_i and_r2-r1_i bfi_r0-r2_i_i sub_r3-r1-r0_lsl_i bfi_r0-r3_i_i	cmp_r0_i sub_ne_r1-r2-r0 sub_eq_r1-r1_i sub_r3-r1-r0_lsl_i bfi_r0-r3_i_i
lsr_r0-r0_i rsb_r1-r2_i bic_r0-r1-r0 eor_r3-r3-r1_ror_i sub_r1-r3-r0 sub_r1-r1-r3_asr_i and_r3-r2-r1	rsb_r1-r2_i bic_r0-r1-r0_lsr_i eor_r3-r3-r1_ror_i sub_r1-r3-r0 sub_r1-r1-r3_asr_i and_r3-r2-r1
eor_r0-r1_i add_r2-r1-r0_lsl_i add_r0-r1-r2_lsr_i sub_r3-r1_i orr_r3-r3-r2 bfi_r2-r3_i_i orr_r0-r0_i bic_r2-r0-r2	eor_r0-r1_i add_r2-r1-r0_lsl_i add_r0-r1-r2_lsr_i orr_r0-r0_i bfi_r2-r0_i_i bic_r2-r0-r2
mvn_r0-r1 add_r1-r0-r2 sub_r2-r1-r2 tst_r3-r2 rsb_ne_r0-r1-r0_lsr_i lsl_r2-r0_i mov_r1-r2	mvn_r0-r1 add_r1-r0-r2 tst_r3-r0 rsb_ne_r0-r1-r0_asr_i lsl_r1-r0_i
cmp_r0_i eor_eq_r1-r1-r2 sub_r0-r1-r2 bic_r3-r1_i bic_r0-r0-r3 asr_r0-r0_i and_r1-r0_i	cmp_r0_i eor_eq_r1-r1-r2 sub_r0-r1-r2 bic_r0-r0-r1 asr_r0-r0_i and_r1-r0_i
mov_r0-r1 lsr_r0-r0_i sub_r1-r0_i lsr_r2-r2_i lsr_r3-r0-r2 sub_r3-r3-r1 lsl_r3-r3_i orr_r3-r3-r2_ror_i	lsr_r0-r1_i lsr_r2-r2_i sub_r1-r0_i lsr_r3-r0-r2 sub_r3-r3-r1 lsl_r3-r3_i orr_r3-r3-r2_ror_i
bic_r0-r1_i mov_r1-r0 cmp_r1-r0 rsb_lt_r2-r1-r3_ror_i asr_r2-r2-r3 and_r1-r2-r1 bfi_r0-r1_i_i	bic_r0-r1_i and_r1-r0-r2_asr-r3 bfi_r0-r1_i_i
tst_r0-r1 mvn_eq_r2-r3 and_eq_r2-r1-r3_lsl_i orr_r1-r2-r0_lsl_i asr_r3-r3_i lsr_r2-r3-r1	tst_r0-r1 and_eq_r2-r1-r3_lsl_i orr_r1-r2-r0_lsl_i asr_r3-r3_i lsr_r2-r3-r1
tst_r0-r1 mov_eq_r2-r0 add_eq_r2-r2-r2 rsb_r2-r1-r2_asr_i rsb_r2-r2-r1_ror_i sub_r3-r2-r3_ror_i lsl_r2-r3-r3	tst_r0-r1 add_cs_r2-r0-r0 rsb_r2-r1-r2_asr_i rsb_r2-r2-r1_ror_i sub_r3-r2-r3_ror_i lsl_r2-r3-r3
mov_r0-r1 add_r2-r3-r0_lsr_i tst_r2-r1 sub_eq_r0-r1-r0 sub_r3-r1-r0_lsr_i	add_r3-r3-r1_lsr_i tst_r1-r3 sub_r3-r1-r1_lsr_i add_eq_r3-r1_i
lsl_r0-r1_i asr_r2-r0_i and_r3-r2_i bic_r0-r3_i asr_r2-r0-r3 orr_r3-r3-r2_asr_i add_r1-r0-r3_lsr_i	bic_r1-r1-r1
mov_r0-r1 orr_r2-r0-r1 cmp_r2-r0 sub_cc_r3-r2-r0_asr_i bfi_r1-r0_i_i ror_r0-r3-r1	bfi_r1-r1_i_i ror_r0-r3-r1
sub_r0-r1_i tst_r0-r2 mov_ne_r1-r2 mvn_r0-r1 asr_r3-r0_i	sub_r0-r1_i tst_r0-r2 mvn_r3-r2_asr_i mvn_cs_r3-r1_asr_i
cmp_r0_i mvn_ls_r1-r2 mov_lt_r1-r3 mov_r2-r3 bfi_r1-r1_i_i and_r0-r0-r2_lsr_i rsb_r1-r1-r0	cmp_r0_i and_r0-r0-r3_lsr_i mvn_eq_r1-r2 mov_lt_r1-r3 rsb_r1-r1-r0
tst_r0_i add_ne_r1-r2_i add_eq_r1-r0-r1_ror_i add_r0-r1-r0 asr_r0-r0_i mvn_r2-r0	tst_r0_i add_ne_r1-r2_i add_eq_r1-r0-r1_ror_i add_r0-r1-r0 mvn_r2-r0
cmp_r0-r1 mvn_lt_r2-r1 mvn_ge_r2-r1 bic_r2-r2_i bfi_r1-r2_i_i rsb_r1-r1_i	mvn_r2-r1 bfi_r1-r2_i_i rsb_r1-r1_i
mvn_r0-r1 rsb_r1-r0_i add_r2-r3-r2 sub_r0-r2-r1 and_r0-r0-r3 bic_r3-r0_i	sub_r2-r2_i add_r2-r3-r2 sub_r0-r2-r1 and_r0-r0-r3 bic_r3-r0_i
cmp_r0-r1 sub_ls_r2-r3-r1 bfi_r0-r2_i_i orr_r2-r2_i lsl_r0-r0-r0 lsl_r3-r2_i bic_r2-r0-r3	cmp_r0-r1 sub_ls_r2-r3-r1 bfi_r0-r2_i_i orr_r2-r2_i lsl_r0-r0-r0 bic_r2-r0-r2_lsl_i
tst_r0-r1 add_ne_r1-r2-r1 add_r2-r2-r1_lsl_i mvn_r1-r2 add_r2-r1_i	tst_r0-r1 add_ne_r1-r2-r1 add_r2-r2-r1_lsl_i rsb_r2-r2_i
add_r0-r1-r2 bfi_r3-r0_i_i mov_r0-r3 orr_r1-r3_i rsb_r1-r1-r0 add_r2-r1-r0	add_r0-r1-r2 bfi_r3-r0_i_i orr_r1-r3_i rsb_r2-r1-r3_lsl_i
mov_r0-r1 bic_r1-r0_i mvn_r2-r0 sub_r2-r2-r1 eor_r2-r2-r0 lsl_r3-r2_i	bic_r1-r1_i mvn_r2-r1_lsl_i eor_r2-r2-r1 lsl_r3-r2_i
bic_r0-r1-r2 add_r3-r3_i sub_r1-r2-r0_asr_i lsl_r2-r3_i tst_r1-r3 rsb_ne_r3-r1-r2 and_r3-r3_i	bic_r0-r1-r2 add_r3-r3_i sub_r1-r2-r0_asr_i tst_r3-r1 rsb_ne_r3-r1-r3_lsl_i and_r3-r3_i
mov_r0-r1 bic_r0-r0-r1 orr_r2-r0_i ror_r2-r2_i lsl_r0-r2_i add_r1-r0-r2_lsl_i	mov_r1_i
and_r0-r1-r2 rsb_r1-r0_i bic_r1-r1_i bic_r2-r0-r1 orr_r0-r2_i bic_r2-r2-r0	bic_r2-r0-r0
cmp_r0-r1 rsb_hi_r2-r0_i bic_r0-r2-r0 lsl_r1-r0_i bic_r3-r1_i lsr_r3-r3_i	cmp_r0-r1 rsb_hi_r2-r0_i bic_r0-r2-r0 lsl_r1-r0_i lsr_r3-r1_i
tst_r0-r1 sub_ne_r1-r1_i bic_r0-r1_i orr_r2-r0_i bic_r0-r1-r2 add_r1-r0_i	tst_r0-r1 sub_ne_r1-r1_i and_r0-r1_i add_r1-r0_i
bfi_r0-r0_i_i sub_r1-r1-r2 and_r3-r0-r3 and_r2-r3-r0_lsl_i eor_r3-r2-r3 ror_r3-r3-r1	bfi_r0-r0_i_i sub_r1-r1-r2 and_r3-r0-r3 bic_r3-r3-r0_lsl_i ror_r3-r3-r1
eor_r0-r1_i eor_r0-r0-r2 eor_r3-r1-r2_lsl_i lsl_r2-r0_i bfi_r3-r3_i_i sub_r3-r3-r2 and_r2-r3-r0 mov_r3-r2	eor_r0-r1_i eor_r0-r0-r2 eor_r3-r1-r2_lsl_i bfi_r3-r3_i_i sub_r3-r3-r0_lsl_i and_r3-r3-r0
tst_r0_i eor_ne_r1-r2-r1 bfi_r2-r2_i_i bic_r0-r2-r0 add_r2-r0_i orr_r3-r1_i sub_r0-r2-r3 bfi_r3-r0_i_i bic_r1-r0-r3	tst_r0_i eor_ne_r1-r2-r1 bic_r0-r2-r0 add_r2-r0_i orr_r3-r1_i sub_r0-r2-r3 bfi_r3-r0_i_i bic_r1-r0-r3
tst_r0_i mov_ne_r0-r1 mov_eq_r0-r1 tst_r1-r0 mvn_eq_r1-r0 mov_r2-r1 bfi_r0-r2_i_i bfi_r2-r0_i_i	asr_r0-r1_i rsb_r2-r1-r1_lsr_i unk bfi_r0-r2_i_i bfi_r2-r0_i_i
cmp_r0-r1 sub_hi_r0-r2_i lsl_r2-r3_i sub_r2-r3-r2 orr_r3-r2-r0 rsb_r0-r2-r3_lsr_i eor_r3-r3-r0_asr_i	cmp_r0-r1 sub_hi_r0-r2_i sub_r2-r3-r3_lsl_i orr_r3-r2-r0 rsb_r0-r2-r3_lsr_i eor_r3-r3-r0_asr_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r3 rsb_r1-r1-r0 add_r1-r1-r1_lsl_i	tst_r0_i rsb_ne_r1-r2-r0 sub_cs_r1-r0-r3 add_r1-r1-r1_lsl_i
tst_r0-r1 orr_eq_r2-r0-r2_lsr_i eor_r1-r0_i rsb_r1-r1-r2 ror_r0-r1-r2 sub_r1-r0_i add_r2-r0-r2 mov_r3-r1 add_r2-r2-r3_lsr_i	tst_r0-r1 orr_eq_r2-r0-r2_lsr_i eor_r1-r0_i rsb_r1-r1-r2 ror_r0-r1-r2 sub_r1-r0_i add_r2-r0-r2 add_r2-r2-r1_lsr_i
cmp_r0_i mov_hi_r1-r0 and_r0-r2_i eor_r0-r1-r0 tst_r0_i rsb_ne_r2-r1-r2 orr_r3-r2_i	cmp_r0_i mov_cs_r1-r0 tst_r1_i rsb_ne_r2-r1-r2 orr_r3-r2_i
cmp_r0-r1 add_ne_r0-r0_i add_eq_r0-r2-r0 sub_r2-r0_i sub_r1-r2_i bfi_r2-r1_i_i	cmp_r0-r1 add_ne_r0-r0_i add_eq_r0-r2-r0 sub_r2-r0_i eor_r2-r2_i
tst_r0-r1 mvn_eq_r1-r2 rsb_r3-r0-r1_asr_i add_r2-r0-r3 mov_r1-r2 and_r2-r1_i	tst_r0-r1 mvn_eq_r1-r2 rsb_r3-r0-r1_asr_i unk and_r2-r1_i
and_r0-r1_i cmp_r0_i rsb_ls_r2-r0-r3 rsb_hi_r2-r3-r0 bfi_r1-r2_i_i	sub_r2-r1-r3 bfi_r1-r2_i_i
tst_r0-r1 mov_ne_r2-r1 tst_r0-r1 add_eq_r1-r2-r0 ror_r3-r3-r3 bic_r0-r3-r1 mov_r3-r0	tst_r0-r1 add_eq_r1-r2-r0 ror_r3-r3-r3 bic_r3-r3-r1
eor_r0-r1_i cmp_r2-r0 and_lt_r2-r3-r2 and_ge_r2-r0-r3 sub_r3-r3-r2	eor_r0-r1_i cmp_r2-r0 and_ge_r2-r0-r3 bic_r3-r3-r2
tst_r0_i mvn_ne_r1-r0 and_ne_r1-r2-r3 cmp_r3-r2 mov_ls_r3-r0 mov_hi_r3-r1 mvn_r1-r3	tst_r0_i and_ne_r1-r2-r3 cmp_r3-r2 mov_ls_r3-r0 mov_hi_r3-r1 mvn_r1-r3
bic_r0-r0-r1 bic_r2-r1-r3 bic_r1-r3-r2 rsb_r1-r1-r2 add_r2-r0-r1_lsr_i sub_r1-r2_i and_r2-r1-r2 rsb_r3-r2_i	bic_r0-r0-r1 bic_r2-r1-r3 rsb_r1-r3-r2 add_r2-r0-r1_lsr_i sub_r1-r2_i and_r2-r1-r2 rsb_r3-r2_i
mov_r0-r1 sub_r2-r0-r3 ror_r2-r2_i add_r0-r0-r2 bic_r1-r0_i mov_r3-r1 rsb_r1-r3-r1 ror_r3-r1-r0	mov_r3_i
lsl_r0-r1_i ror_r1-r0-r0 tst_r2_i orr_eq_r1-r1_i bfi_r3-r1_i_i mov_r2-r3 orr_r1-r2-r3	lsl_r0-r3_i tst_r2_i unk orr_cs_r1-r0_i bfi_r3-r1_i_i orr_r1-r3-r3
mov_r0-r1 sub_r1-r0-r1 cmp_r1-r2 mov_eq_r1-r3 sub_r3-r1_i bfi_r3-r3_i_i rsb_r2-r3-r2	rsb_r1-r0-r0 cmp_r1-r2 mov_eq_r1-r3 sub_r3-r1_i bfi_r3-r3_i_i rsb_r2-r3-r2
tst_r0-r1 mov_eq_r0-r2 bfi_r2-r0_i_i cmp_r2_i and_hi_r0-r0_i mov_r3-r0	tst_r0-r1 ror_ls_r0-r2_i cmp_r2_i and_hi_r0-r0_i mov_r3-r0
cmp_r0-r1 mov_lt_r1-r0 eor_ls_r1-r0-r2_asr_i eor_r1-r1-r0 add_r2-r2-r1_lsl_i mov_r3-r2 asr_r3-r1-r3 bic_r1-r3-r2 mov_r3-r1	cmp_r0-r1 mov_lt_r1-r0 eor_ls_r1-r0-r2_asr_i eor_r1-r1-r0 add_r2-r2-r1_lsl_i asr_r3-r1-r2 bic_r3-r3-r2
orr_r0-r0-r1_lsr_i mov_r2-r3 rsb_r1-r3-r2_ror_i bic_r2-r3-r1 tst_r1-r2 rsb_ne_r3-r1-r0_asr_i bic_r2-r3-r1	and_r2-r3-r3_ror_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r0 bfi_r1-r1_i_i mov_r3-r1 sub_r2-r0-r3 rsb_r3-r2-r0	tst_r1-r0 mov_ge_r2-r0 mvn_r3-r2 bfi_r3-r3_i_i
eor_r0-r1-r2 sub_r0-r0-r1_lsl_i sub_r1-r2_i cmp_r2-r1 eor_eq_r2-r2-r0_asr_i bic_r1-r2_i add_r0-r1_i	orr_r0-r2_i
sub_r0-r0-r1 rsb_r2-r1-r0 mov_r3-r2 and_r1-r0-r2_lsr_i asr_r0-r0-r1 and_r1-r3-r0	sub_r0-r0-r1 rsb_r2-r1-r0 and_r1-r0-r2_asr_i asr_r0-r0-r1 and_r1-r2-r0
tst_r0-r1 eor_ne_r1-r2-r1 eor_eq_r1-r2-r1 bfi_r2-r2_i_i bic_r3-r3-r2 bic_r1-r1-r3	eor_r1-r1-r2 bfi_r2-r2_i_i bic_r3-r3-r2 bic_r1-r1-r3
sub_r0-r0-r1 add_r1-r0-r2_ror_i bfi_r0-r1_i_i mvn_r2-r3 add_r0-r2-r0_ror_i bfi_r3-r0_i_i	mvn_r2-r3 sub_r0-r0-r1 add_r0-r2-r0_ror_i bfi_r3-r0_i_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 sub_r3-r3-r0_ror_i and_r2-r2-r3_ror_i eor_r0-r2-r3	sub_r3-r3-r0_ror_i and_r2-r1-r3_ror_i eor_r0-r2-r3
bic_r0-r1_i sub_r0-r2-r0 add_r2-r0_i orr_r2-r2-r3 and_r2-r1-r2 mvn_r1-r2 mov_r2-r1 mov_r0-r2	sub_r0-r1_i bic_r0-r0_i sub_r0-r2-r0 orr_r2-r3-r0 and_r3-r1-r2 mvn_r0-r3
cmp_r0-r1 add_lt_r2-r0-r2 add_ge_r2-r1-r1 bfi_r2-r2_i_i bfi_r3-r2_i_i orr_r3-r3_i bic_r0-r2_i sub_r1-r3-r0_ror_i	cmp_r0-r1 add_lt_r2-r0-r2 add_ge_r2-r1-r1 bfi_r2-r2_i_i bic_r0-r2_i orr_r3-r3_i sub_r1-r3-r0_ror_i
tst_r0_i and_ne_r1-r2-r0 and_eq_r1-r1-r2_ror_i rsb_r1-r3-r1 mov_r0-r1 sub_r1-r0-r2 mvn_r3-r1 sub_r2-r3_i mvn_r0-r2	tst_r0_i and_ne_r1-r2-r0 and_eq_r1-r1-r2_ror_i rsb_r1-r3-r1 sub_r1-r1-r2 mvn_r3-r1 sub_r2-r3_i mvn_r0-r2
cmp_r0-r1 sub_eq_r2-r0-r1_lsl_i bic_r3-r2_i sub_r1-r3-r2_asr_i and_r0-r1-r2 mov_r1-r0	cmp_r0-r1 sub_eq_r2-r0-r1_lsl_i bic_r3-r2_i sub_r1-r3-r2_asr_i and_r1-r2-r1
cmp_r0-r1 add_cs_r0-r1-r1_asr_i lsl_r2-r0_i lsr_r1-r2_i sub_r1-r0-r1 add_r3-r1_i mvn_r0-r3 mvn_r3-r0	cmp_r0-r1 add_cs_r0-r1-r1_asr_i lsl_r2-r0_i lsr_r1-r2_i sub_r1-r0-r1 add_r3-r1_i
and_r0-r0_i lsr_r1-r0_i ror_r2-r1-r0 and_r3-r2_i bic_r2-r3_i sub_r3-r1-r0_lsr_i orr_r3-r2-r3_ror_i	and_r0-r0_i mov_r3-r0_ror_i
tst_r0_i orr_eq_r1-r1-r0_asr_i eor_r2-r3_i rsb_r0-r1-r2 sub_r3-r0_i bic_r1-r3_i lsr_r3-r1_i mov_r1-r3	eor_r2-r3_i tst_r0_i orr_ge_r1-r1-r0_asr_i rsb_r0-r1-r2 sub_r3-r0_i lsr_r3-r3_i bic_r1-r3_i
tst_r0_i eor_ne_r1-r2-r0 add_ne_r1-r3_i and_r1-r0-r1 bic_r3-r2-r1 bfi_r0-r3_i_i eor_r3-r0_i	tst_r0_i sub_ne_r1-r3_i and_r1-r0-r1 bic_r3-r2-r1 bfi_r0-r3_i_i eor_r3-r0_i
bic_r0-r0-r1 and_r0-r0-r1 add_r2-r0_i bfi_r3-r2_i_i lsr_r1-r3_i bfi_r1-r1_i_i	lsr_r1-r3_i bfi_r1-r1_i_i
tst_r0_i add_eq_r0-r0-r0_lsr_i add_r1-r1-r0 bic_r2-r1-r3 and_r3-r2_i lsr_r3-r3_i bic_r3-r3-r2 ror_r0-r3-r0	rsb_r0-r3-r3
mov_r0-r1 bic_r0-r0_i bic_r2-r0_i orr_r1-r2_i bic_r1-r1_i eor_r3-r2-r1_lsl_i and_r0-r2-r3_lsr_i	bic_r2-r1_i eor_r3-r2-r1_lsl_i and_r0-r2-r3_lsr_i
sub_r0-r1-r0 cmp_r2-r0 mov_lt_r2-r0 bfi_r3-r2_i_i and_r2-r2-r3_asr_i asr_r3-r2_i ror_r0-r2-r3	sub_r0-r1-r0 cmp_r2-r0 mov_lt_r2-r0 and_r2-r2-r3_asr_i asr_r3-r2_i ror_r0-r2-r3
asr_r0-r1-r2 mov_r1-r0 bic_r1-r1_i eor_r2-r1_i eor_r3-r2_i mov_r1-r3 rsb_r0-r1_i	asr_r0-r1-r2 orr_r3-r0_i rsb_r0-r3_i
add_r0-r1-r0_lsl_i bfi_r1-r0_i_i add_r2-r0-r1 rsb_r2-r0-r2_ror_i mvn_r1-r2 mov_r3-r1 mov_r2-r3	add_r0-r1-r0_lsl_i add_r2-r0-r1 rsb_r2-r0-r2_ror_i mvn_r2-r2
orr_r0-r1_i rsb_r1-r0_i eor_r0-r1-r2 sub_r0-r0-r2 bic_r0-r0_i eor_r0-r0_i asr_r2-r0_i mvn_r1-r2	orr_r0-r1_i rsb_r1-r0_i eor_r0-r1-r2 sub_r0-r0-r2 mvn_r1-r0_asr_i
sub_r0-r1-r0 mov_r2-r0 bic_r3-r1-r2 mov_r2-r3 bic_r3-r2-r0 rsb_r3-r3_i	sub_r0-r1-r0 bic_r3-r1-r0 rsb_r3-r3_i
orr_r0-r1_i and_r2-r1_i bic_r0-r2-r0 asr_r3-r0_i lsl_r2-r0-r0 rsb_r1-r3_i sub_r3-r2-r1	mvn_r3_i
bic_r0-r1_i rsb_r2-r1-r0_lsr_i orr_r2-r2-r3 mov_r3-r0 rsb_r1-r1-r3_asr_i rsb_r1-r1-r2	bic_r0-r1_i rsb_r2-r1-r0_lsr_i orr_r2-r2-r3 rsb_r1-r1-r0_asr_i rsb_r1-r1-r2
tst_r0_i mov_ne_r0-r1 mov_eq_r0-r2 lsr_r1-r0-r1 lsl_r0-r0_i bic_r1-r0-r1	tst_r0_i mov_ne_r2-r1 lsl_r0-r2_i bic_r1-r0-r2_lsr-r1
orr_r0-r1-r2 asr_r2-r2_i sub_r1-r0-r2_asr_i tst_r1-r2 add_ne_r3-r1_i lsl_r0-r3_i bfi_r1-r0_i_i	orr_r0-r1-r2 sub_r1-r0-r2_asr_i unk
sub_r0-r1_i add_r0-r0-r1_ror_i add_r0-r0-r2_lsl_i mov_r2-r0 lsl_r0-r2_i lsl_r1-r0_i lsr_r3-r1_i bic_r2-r3_i	sub_r0-r1_i add_r0-r0-r1_ror_i add_r0-r0-r2_lsl_i mov_r2-r0 lsl_r0-r2_i lsl_r1-r0_i mov_r2-r1_lsr_i
and_r0-r1-r0_asr_i mov_r2-r3 add_r2-r2-r0 orr_r0-r2-r3_lsr_i asr_r3-r0_i mov_r0-r3	and_r0-r1-r0_asr_i add_r2-r3-r0 orr_r0-r2-r3_lsr_i asr_r0-r0_i
orr_r0-r0-r1 cmp_r0-r1 add_cs_r2-r3-r1_asr_i and_r3-r2_i ror_r3-r3-r1 mvn_r1-r3 eor_r2-r1-r3_ror_i	orr_r0-r0-r1 add_r2-r3-r1_asr_i and_r3-r2_i ror_r3-r3-r1 mvn_r1-r3 eor_r2-r1-r3_ror_i
bfi_r0-r1_i_i add_r1-r1-r1 tst_r1-r0 mvn_ne_r1-r2 mvn_eq_r1-r2 bic_r2-r1_i	mvn_r1-r2 bic_r2-r1_i
tst_r0_i mov_ne_r0-r1 mov_r1-r2 rsb_r1-r1-r0_ror_i add_r0-r2_i bfi_r2-r1_i_i sub_r0-r0-r2_lsl_i bfi_r3-r0_i_i	add_r0-r2_i bfi_r3-r0_i_i
mvn_r0-r1 rsb_r1-r0_i tst_r1-r2 mvn_ne_r3-r1 add_r0-r2-r3	add_r1-r1_i tst_r1-r2 mvn_ne_r3-r1 add_r0-r2-r3
bic_r0-r1_i add_r2-r0_i lsr_r3-r3-r2 bic_r1-r1-r3 lsl_r0-r1_i eor_r2-r0_i	orr_r2-r1_i lsr_r3-r3-r2 bic_r1-r1-r3 lsl_r0-r1_i eor_r2-r0_i
sub_r0-r1-r2 and_r1-r0_i sub_r3-r1_i asr_r0-r3_i sub_r2-r0-r2 sub_r1-r0-r2 orr_r1-r1_i sub_r1-r2-r1	unk sub_r1-r1-r2_lsl_i
orr_r0-r1-r2_lsl_i tst_r3-r1 mvn_ne_r3-r0 mvn_eq_r3-r0 eor_r0-r3-r1_lsl_i	orr_r0-r1-r2_lsl_i mvn_r3-r0 eor_r0-r3-r1_lsl_i
tst_r0-r1 mvn_ne_r1-r0 and_ne_r1-r0_i mov_r0-r1 tst_r0-r1 orr_eq_r1-r2-r1 add_r1-r3-r1	tst_r0-r1 and_ne_r1-r0_i tst_r1-r1 eor_eq_r1-r2-r1 add_r1-r3-r1
asr_r0-r1_i sub_r2-r2-r0_ror_i lsr_r1-r2_i bfi_r3-r1_i_i ror_r0-r3-r3 add_r1-r0-r2_asr_i mov_r3-r1	asr_r0-r1_i sub_r2-r2-r0_ror_i lsr_r1-r2_i bfi_r3-r1_i_i ror_r0-r3-r3 add_r3-r0-r2_asr_i
and_r0-r1-r2 mov_r2-r0 eor_r0-r3-r2 bfi_r3-r0_i_i rsb_r0-r0-r2 add_r2-r0-r3 add_r1-r0-r2_asr_i	and_r2-r1-r2 eor_r0-r3-r2 bfi_r3-r0_i_i rsb_r0-r0-r2 add_r2-r0-r3 add_r1-r0-r2_asr_i
tst_r0-r1 rsb_ne_r1-r0_i lsr_r0-r2-r3 tst_r0_i orr_eq_r3-r1-r3_asr_i and_r1-r1-r3 add_r1-r1-r1_lsl_i	tst_r0-r1 rsb_ne_r1-r0_i lsr_r0-r2-r3 tst_r0_i and_ne_r1-r1-r3 add_r1-r1-r1_lsl_i
bic_r0-r1-r2 mov_r1-r0 asr_r3-r0_i eor_r0-r1-r3 mvn_r1-r0 lsr_r0-r1_i	unk eor_r0-r3-r3_asr_i mvn_r1-r0 lsr_r0-r1_i
cmp_r0_i rsb_lt_r1-r1-r2 orr_r0-r1_i add_r0-r1-r0_lsl_i and_r3-r0_i	cmp_r0_i rsb_lt_r1-r1-r2 and_r3-r1_i
tst_r0_i eor_ne_r1-r2_i mov_eq_r1-r0 sub_r2-r1-r3_asr_i rsb_r2-r0-r2_asr_i mov_r3-r1 sub_r1-r2-r3	tst_r0_i eor_ne_r1-r2_i mov_ge_r1-r0 sub_r2-r1-r3_asr_i rsb_r2-r0-r2_asr_i sub_r1-r2-r1
lsr_r0-r1-r2 mov_r3-r0 tst_r1-r3 mvn_ne_r1-r3 and_r2-r0-r1	eor_r2-r3-r3
cmp_r0-r1 mov_eq_r0-r2 sub_eq_r0-r0-r2 bic_r1-r2_i rsb_r0-r0-r1 bfi_r0-r0_i_i sub_r3-r1-r0_lsr_i eor_r1-r3-r0_lsl_i	cmp_r0-r1 sub_eq_r0-r0-r0 bic_r1-r2_i rsb_r0-r0-r1 bfi_r0-r0_i_i sub_r3-r1-r0_lsr_i eor_r1-r3-r0_lsl_i
lsl_r0-r1_i bfi_r2-r0_i_i and_r1-r3-r2_asr_i cmp_r1_i add_cc_r2-r0_i mvn_r3-r2	mov_r0-r1_lsl_i bic_r2-r2_i and_r1-r3-r2_asr_i cmp_r1_i add_cc_r2-r0_i mvn_r3-r2
cmp_r0-r1 mov_hi_r1-r2 eor_eq_r1-r2-r3_ror_i bic_r1-r1_i and_r0-r1_i bfi_r1-r0_i_i asr_r3-r1-r1 add_r0-r3_i	cmp_r0-r1 mov_hi_r1-r2 eor_eq_r1-r2-r3_ror_i bic_r1-r1_i bfi_r1-r1_i_i asr_r3-r1-r1 add_r0-r3_i
eor_r0-r1_i bfi_r2-r0_i_i rsb_r2-r2_i cmp_r3_i eor_eq_r0-r0-r1_lsl_i bic_r0-r0-r2 add_r1-r0-r2	eor_r0-r1_i bfi_r2-r0_i_i rsb_r2-r2_i cmp_r3_i eor_eq_r0-r0-r1_lsl_i orr_r1-r0-r2
rsb_r0-r1-r0_ror_i and_r2-r2_i bic_r3-r2-r0 mvn_r0-r1 rsb_r1-r3-r0_lsl_i bfi_r0-r1_i_i bic_r3-r0_i	mvn_r0_i bic_r3-r0-r1
cmp_r0-r1 mvn_lt_r2-r0 mvn_ge_r2-r0 lsl_r2-r2_i and_r1-r2_i rsb_r1-r1_i	mov_r1_i
add_r0-r0_i tst_r0_i and_ne_r1-r1-r0 and_eq_r1-r0-r1 eor_r0-r1_i	add_r0-r0_i and_r1-r1-r0 eor_r0-r1_i
ror_r0-r1_i lsr_r2-r0-r0 lsl_r1-r3-r2 and_r1-r1-r0_asr_i mov_r0-r1 eor_r0-r2-r0 add_r3-r0-r1_lsl_i	ror_r0-r1_i lsr_r2-r0-r0 lsl_r1-r3-r2 and_r1-r1-r0_asr_i eor_r0-r2-r1 add_r3-r0-r1_lsl_i
tst_r0_i mov_eq_r1-r0 mov_eq_r1-r2 bic_r0-r1_i bic_r3-r3-r0	tst_r0_i mov_cs_r1-r2 bic_r0-r1_i bic_r3-r3-r0
sub_r0-r0_i cmp_r0-r1 mov_ls_r2-r0 and_r1-r2-r0 bic_r0-r1_i bfi_r0-r0_i_i	sub_r0-r0_i cmp_r0-r1 mov_ls_r2-r0 and_r1-r2-r0 bic_r0-r1_i
tst_r0-r1 add_eq_r2-r3-r1_lsr_i cmp_r2_i orr_ne_r1-r3-r1_asr_i and_r3-r3-r1	tst_r0-r1 add_eq_r2-r3-r1_lsr_i cmp_r2_i and_eq_r3-r1-r3
rsb_r0-r1-r2 orr_r2-r0-r3 and_r3-r0-r2 rsb_r0-r3_i bic_r0-r0_i mvn_r3-r0 bic_r2-r3_i	rsb_r0-r1-r2 rsb_r0-r0_i orr_r3-r0_i rsb_r2-r3_i
and_r0-r1-r2_ror_i cmp_r0_i sub_lt_r3-r0-r3_lsl_i mvn_r2-r3 bic_r0-r0-r1 add_r2-r2-r0_lsl_i rsb_r3-r2_i	and_r0-r1-r2_ror_i cmp_r0_i sub_lt_r3-r0-r3_lsl_i add_r3-r3_i
tst_r0_i eor_eq_r1-r2_i sub_ne_r1-r2-r1_lsr_i bfi_r2-r1_i_i orr_r1-r1-r2 lsl_r2-r1_i and_r3-r2_i bfi_r3-r3_i_i	and_r3-r1_i
tst_r0_i add_ne_r1-r0-r0_ror_i lsr_r2-r2-r0 rsb_r2-r2-r1_lsr_i sub_r3-r1-r2 and_r0-r3-r2 mov_r1-r0 lsl_r1-r1-r1	tst_r0_i lsr_r2-r2-r0 add_ne_r1-r0-r0_ror_i rsb_r2-r2-r1_lsr_i sub_r3-r1-r2 and_r0-r3-r2 lsl_r1-r0-r0
cmp_r0_i sub_lt_r1-r2-r0 lsr_r0-r1_i and_r3-r0-r1_asr_i bic_r2-r3_i add_r0-r3-r2_lsr_i	cmp_r0_i sub_lt_r1-r2-r0 lsr_r0-r1_i and_r3-r0-r1_lsr_i add_r0-r3-r3_asr_i
bic_r0-r1_i tst_r0_i mvn_ne_r0-r1 mvn_r2-r0 rsb_r3-r2_i add_r1-r3_i	bic_r0-r1_i tst_r0_i mvn_ne_r0-r1 add_r3-r0_i add_r1-r3_i
sub_r0-r1_i bfi_r1-r0_i_i mov_r2-r1 bic_r3-r2_i lsl_r1-r3_i add_r1-r1-r2 add_r2-r1-r2_ror_i and_r3-r1-r2	eor_r0-r1_i bic_r3-r0_i add_r1-r0-r3_lsl_i add_r2-r1-r0_ror_i and_r3-r1-r2
orr_r0-r1-r0 mov_r2-r1 and_r0-r2-r0_ror_i bic_r2-r2-r0 lsr_r0-r2-r2 rsb_r0-r0_i	orr_r0-r1-r0 bic_r2-r1-r0_ror_i lsr_r0-r2-r2 rsb_r0-r0_i
tst_r0-r1 and_eq_r0-r1-r0 sub_r2-r1-r3 lsr_r1-r2_i bfi_r1-r1_i_i mov_r3-r0 orr_r0-r1-r3	tst_r0-r1 sub_r3-r1-r3 rsb_eq_r0-r3-r3 orr_r0-r0-r3_lsr_i
rsb_r0-r1_i bic_r2-r1-r0 lsl_r1-r0_i cmp_r2_i and_eq_r0-r0_i sub_r3-r0_i eor_r2-r3-r1	rsb_r3-r1_i sub_r1-r3_i eor_r2-r1-r3_lsl_i
cmp_r0_i add_cs_r1-r1_i sub_r2-r0_i cmp_r3_i orr_hi_r2-r2-r1 bfi_r0-r2_i_i add_r1-r0_i lsr_r2-r1_i	add_r1-r1_i sub_r2-r0_i cmp_r3_i orr_hi_r2-r2-r1 bfi_r0-r2_i_i add_r1-r0_i lsr_r2-r1_i
cmp_r0-r1 mov_cc_r1-r0 mov_cs_r1-r0 bfi_r0-r2_i_i lsl_r2-r0-r1	lsr_r1-r0_i bfi_r0-r2_i_i lsl_r2-r0-r1
tst_r0-r1 rsb_ne_r1-r2_i sub_r0-r0-r1 add_r2-r0-r0_lsr_i mvn_r0-r2 bic_r3-r2-r0	tst_r1-r0 rsb_ne_r1-r2_i sub_r0-r0-r1 add_r3-r0-r0_lsr_i
and_r0-r1_i mvn_r2-r1 rsb_r3-r2-r0_ror_i sub_r2-r3-r0_lsr_i and_r1-r0-r2 lsl_r2-r1-r1	and_r0-r1_i sub_r3-r0-r0_ror_i lsl_r2-r0-r3
cmp_r0-r1 rsb_ls_r2-r2-r3_lsl_i lsl_r1-r2_i add_r0-r1_i mov_r3-r0 lsr_r0-r3_i bfi_r0-r0_i_i	cmp_r0-r1 rsb_ls_r2-r2-r3_lsl_i lsl_r1-r2_i lsr_r0-r1_i
orr_r0-r0-r1 tst_r2-r1 rsb_ne_r0-r0_i rsb_r0-r0_i mov_r1-r0 lsr_r1-r1_i	orr_r0-r0-r1 tst_r2-r1 rsb_ne_r0-r0_i rsb_r0-r0_i lsr_r1-r0_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r3 rsb_r0-r2-r3 bic_r3-r1-r0 bfi_r2-r3_i_i	mvn_r1-r2 bic_r3-r1-r3 bfi_r2-r3_i_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r3 bic_r1-r1-r2 bfi_r3-r1_i_i eor_r3-r1-r3	tst_r0_i bic_ls_r3-r3_i mvn_ne_r2_i and_r3-r3-r2
add_r0-r0_i asr_r1-r2_i rsb_r3-r0_i tst_r3-r1 sub_ne_r1-r0-r3 asr_r1-r0-r1 mov_r0-r1	add_r0-r0_i asr_r1-r2_i rsb_r3-r0_i tst_r3-r1 sub_ne_r1-r0-r3 asr_r0-r0-r1
eor_r0-r0-r1 bfi_r2-r0_i_i bic_r0-r2_i asr_r0-r0_i rsb_r0-r2-r0_lsl_i mov_r2-r0	eor_r0-r0-r1 bfi_r2-r0_i_i bic_r0-r2_i asr_r0-r0_i rsb_r2-r2-r0_lsl_i
tst_r0-r1 add_eq_r2-r0-r1 eor_eq_r2-r1_i cmp_r2-r1 mov_cc_r0-r2 rsb_r2-r0-r2 eor_r1-r0-r2	tst_r0-r1 eor_ls_r2-r1_i cmp_r2-r1 mov_cc_r0-r2 rsb_r2-r0-r2 eor_r1-r0-r2
bfi_r0-r1_i_i add_r2-r0_i cmp_r0_i mvn_ne_r1-r2 bfi_r3-r1_i_i rsb_r0-r3_i	bfi_r3-r0_i_i rsb_r0-r3_i
tst_r0-r1 sub_ne_r2-r0-r3 asr_r2-r2-r1 and_r3-r1-r2 and_r1-r3-r1_ror_i rsb_r2-r0-r1_lsl_i asr_r2-r2_i mov_r3-r2	tst_r0-r1 sub_ne_r2-r0-r3 asr_r2-r2-r1 and_r3-r1-r2 and_r1-r3-r1_ror_i rsb_r2-r0-r1_lsl_i asr_r3-r2_i
tst_r0-r1 sub_ne_r2-r3-r0 rsb_r3-r3-r2_ror_i lsl_r2-r2-r3 bfi_r0-r3_i_i add_r0-r0-r2_lsr_i bic_r2-r0_i bic_r0-r2_i	tst_r0-r1 sub_ne_r2-r3-r0 rsb_r3-r3-r2_ror_i lsl_r2-r2-r3 bfi_r0-r3_i_i add_r0-r0-r2_lsr_i bic_r0-r0_i
tst_r0-r1 sub_ne_r2-r3-r1 bic_r0-r0_i sub_r0-r0-r2_lsr_i mvn_r1-r2 bic_r2-r0-r1	tst_r0-r1 bic_r0-r0_i sub_ne_r2-r3-r1 sub_r0-r0-r2_lsr_i and_r2-r0-r2
cmp_r0-r1 mvn_ne_r1-r2 orr_r2-r3-r2 cmp_r2-r3 eor_hi_r1-r1_i mov_r0-r1 eor_r1-r0_i	cmp_r0-r1 mvn_ne_r1-r2 orr_r2-r3-r2 cmp_r2-r3 eor_hi_r1-r1_i eor_r1-r1_i
bic_r0-r1-r0 cmp_r0_i mov_ne_r1-r2 add_r1-r1-r1 mvn_r3-r0 eor_r0-r2-r3 bic_r3-r1-r0	bic_r3-r1-r0 cmp_r3_i eor_r0-r3-r2 lsl_eq_r2-r1_i and_r3-r0-r2_lsl_i
mov_r0-r1 bfi_r2-r1_i_i tst_r3-r2 mov_eq_r2-r0 ror_r0-r2_i	bfi_r2-r1_i_i tst_r3-r2 mov_ge_r2-r1 ror_r0-r2_i
cmp_r0-r1 rsb_ls_r2-r1-r0_lsl_i add_r0-r3-r2_lsl_i eor_r1-r3_i and_r3-r1-r0_asr_i ror_r2-r3_i bic_r3-r2_i and_r3-r3_i bfi_r3-r3_i_i	and_r3-r0_i
mvn_r0-r1 and_r1-r0-r2 asr_r3-r1_i sub_r0-r2-r3 and_r1-r0_i mvn_r0-r1	bic_r1-r2-r1 sub_r0-r2-r1_asr_i and_r1-r0_i mvn_r0-r1
bfi_r0-r0_i_i eor_r1-r0-r2 eor_r2-r3_i tst_r3-r0 add_ne_r1-r1-r3_lsl_i orr_r3-r1-r2 bic_r1-r0-r3	eor_r1-r0-r2 eor_r2-r3_i tst_r3-r0 add_ne_r1-r1-r3_lsl_i orr_r3-r1-r2 bic_r1-r0-r3
orr_r0-r1-r2_asr_i bic_r3-r0_i cmp_r1-r2 mov_lt_r1-r3 mov_ge_r1-r2 add_r3-r3-r1	orr_r0-r1-r2_asr_i bic_r3-r0_i cmp_r1-r2 add_ge_r3-r2-r3 add_lt_r3-r3-r3
eor_r0-r1-r2 eor_r1-r0_i add_r2-r1-r3_lsr_i bfi_r3-r2_i_i add_r1-r2-r3_lsr_i rsb_r1-r1_i bic_r1-r1_i	eor_r0-r1-r2 eor_r1-r0_i add_r2-r1-r3_lsr_i add_r1-r2-r3_lsr_i rsb_r1-r1_i bic_r1-r1_i
eor_r0-r1-r2 sub_r3-r0-r1 mvn_r1-r2 orr_r3-r3-r1 bfi_r2-r3_i_i bic_r0-r2_i	eor_r0-r1-r2 sub_r3-r0-r1 unk bfi_r2-r3_i_i bic_r0-r2_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 asr_r2-r3-r1 rsb_r3-r2-r3_ror_i	mvn_r1-r0 asr_r2-r3-r1 rsb_r3-r2-r3_ror_i
eor_r0-r1-r0 rsb_r2-r3-r2_asr_i eor_r3-r3-r2_asr_i asr_r3-r0-r3 bfi_r0-r3_i_i bic_r0-r0_i mov_r3-r0	eor_r0-r1-r0 rsb_r2-r3-r2_asr_i eor_r3-r3-r2_asr_i asr_r3-r0-r3 bfi_r0-r3_i_i bic_r3-r0_i
rsb_r0-r1-r2_lsl_i cmp_r0_i mov_lt_r1-r2 mov_ge_r1-r2 bfi_r1-r1_i_i add_r0-r1_i	add_r0-r2_i
tst_r0-r1 eor_ne_r1-r1_i lsl_r2-r1_i add_r3-r0-r2 rsb_r1-r3_i bfi_r3-r1_i_i lsr_r2-r3_i	tst_r0-r1 eor_ne_r1-r1_i lsl_r2-r1_i add_r3-r0-r2 lsr_r2-r3_i
eor_r0-r0_i cmp_r1-r2 mov_ls_r2-r0 add_r0-r2_i lsl_r1-r2-r1 eor_r0-r1-r0	cmp_r1-r2 eor_ls_r2-r0_i add_r0-r2_i lsl_r1-r2-r1 eor_r0-r1-r0
eor_r0-r0-r1 orr_r2-r0_i lsl_r0-r2_i mvn_r1-r0 bfi_r3-r1_i_i bfi_r2-r3_i_i lsl_r3-r2-r2	eor_r0-r0-r1 orr_r2-r0_i bfi_r2-r3_i_i lsl_r3-r2-r2
tst_r0-r1 rsb_ne_r2-r0-r1 bfi_r0-r2_i_i ror_r3-r1-r0 bfi_r1-r3_i_i bic_r3-r1_i	bic_r3-r1_i
mvn_r0-r1 bic_r2-r0-r2 add_r1-r1-r2 lsr_r1-r1_i eor_r1-r1_i sub_r2-r2_i orr_r2-r2-r1 rsb_r1-r2_i	unk eor_r2-r0-r1 mov_r1-r0_lsr_i eor_r1-r1_i sub_r2-r2_i orr_r2-r2-r1 rsb_r1-r2_i
cmp_r0-r1 mvn_eq_r0-r2 mov_ge_r0-r1 cmp_r2-r3 and_ne_r3-r2_i and_eq_r3-r0_i rsb_r1-r0-r3	cmp_r0-r1 orr_ge_r0-r1-r1 cmp_r2-r3 and_ne_r3-r2_i and_eq_r3-r0_i rsb_r1-r0-r3
mov_r0-r1 and_r1-r2-r1 ror_r2-r0-r1 orr_r0-r2-r0_lsl_i bic_r2-r2-r0 mov_r1-r2	eor_r1-r2-r2
bfi_r0-r0_i_i tst_r1_i and_eq_r1-r0_i add_r2-r1-r3 sub_r1-r0-r2_lsl_i orr_r0-r1_i rsb_r2-r0_i	tst_r1_i and_eq_r1-r0_i add_r2-r1-r3 sub_r1-r0-r2_lsl_i orr_r0-r1_i rsb_r2-r0_i
and_r0-r1-r0 bfi_r1-r0_i_i orr_r1-r0-r1 mov_r0-r1 cmp_r1-r0 rsb_cc_r0-r0_i and_r1-r0-r1	mvn_r2-r0_ror_i bic_r1-r1-r2_lsr_i
sub_r0-r1-r2 ror_r1-r0_i rsb_r0-r3-r1 asr_r3-r2_i orr_r2-r0-r3 bic_r1-r2_i add_r1-r1_i	sub_r0-r1-r2 rsb_r0-r3-r0_ror_i orr_r2-r0-r2_asr_i bic_r1-r2_i add_r1-r1_i
bfi_r0-r1_i_i orr_r2-r0_i rsb_r3-r3-r2 sub_r3-r3_i orr_r3-r3_i rsb_r3-r3_i	orr_r2-r0_i rsb_r3-r3-r2 sub_r3-r3_i orr_r3-r3_i rsb_r3-r3_i
bic_r0-r1_i lsr_r2-r1-r3 ror_r3-r0-r3 sub_r1-r2_i bic_r0-r3_i orr_r1-r1-r0 bic_r3-r1_i	lsr_r2-r1-r3 bic_r0-r1_i sub_r1-r2_i ror_r3-r0-r3 orr_r1-r1-r3 bic_r3-r1_i
ror_r0-r0-r1 and_r2-r3-r0 mvn_r3-r2 orr_r1-r2-r3 cmp_r1-r0 eor_eq_r0-r1_i mov_r1-r0	ror_r0-r0-r1 unk cmp_r1-r0 eor_eq_r0-r1_i mov_r1-r0
lsr_r0-r1-r0 bic_r2-r2_i sub_r1-r2-r0 bic_r0-r1-r0 mvn_r3-r0 bfi_r1-r1_i_i orr_r0-r1_i orr_r1-r3-r0_asr_i	lsr_r0-r1-r0 bic_r2-r2_i sub_r1-r2-r0 unk orr_r1-r3-r1_asr_i
orr_r0-r0-r1_ror_i bfi_r2-r0_i_i mov_r0-r2 bic_r2-r0-r3 mov_r0-r1 sub_r1-r0-r2 rsb_r1-r1_i and_r1-r2-r1_ror_i	orr_r0-r0-r1_lsr_i bfi_r2-r0_i_i bic_r2-r2-r3 sub_r1-r1-r2 rsb_r1-r1_i and_r1-r2-r1_ror_i
orr_r0-r0-r1_lsl_i bic_r1-r1_i sub_r1-r0-r1_ror_i and_r2-r1-r0 lsr_r1-r3-r2 eor_r3-r1_i	sub_r1-r0-r1_asr_i and_r2-r1-r0 lsr_r1-r3-r2 eor_r3-r1_i
cmp_r0-r1 mvn_eq_r2-r1 mvn_r0-r2 orr_r2-r2-r0 asr_r0-r2-r0 bfi_r3-r0_i_i orr_r3-r3-r2_lsr_i rsb_r3-r3-r2	unk orr_r3-r3-r2_lsr_i rsb_r3-r3-r2
sub_r0-r1-r2_ror_i lsl_r3-r0-r2 ror_r3-r3-r1 bfi_r0-r3_i_i orr_r1-r0-r2 rsb_r2-r0-r1	sub_r0-r1-r2_ror_i lsl_r3-r0-r2 ror_r3-r3-r1 bfi_r0-r3_i_i bic_r2-r2-r0
tst_r0-r1 sub_ne_r2-r1-r0 sub_eq_r2-r1-r2 bic_r1-r2_i bic_r0-r1-r2 asr_r3-r3_i ror_r2-r0-r3	mov_r2_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r3 sub_r0-r2-r1 orr_r2-r1-r0_asr_i rsb_r2-r0-r2	sub_r0-r3-r1 orr_r2-r1-r0_asr_i rsb_r2-r0-r2
orr_r0-r1_i mov_r1-r2 eor_r1-r0-r1 sub_r0-r1-r0_lsl_i mov_r3-r1 sub_r2-r0-r1 rsb_r3-r2-r3	orr_r0-r1_i eor_r1-r0-r2 add_r3-r1-r0_lsl_i
ror_r0-r1_i orr_r2-r2-r0 bic_r3-r0_i cmp_r1-r2 mov_hi_r1-r3 lsl_r1-r1_i mov_r3-r1	orr_r2-r2-r1_ror_i cmp_r1-r2 mov_cs_r1-r1_ror_i bic_hi_r1-r1_i lsl_r1-r1_i sub_r3-r1-r1_lsl_i
cmp_r0-r1 mvn_ls_r2-r0 mvn_hi_r2-r0 orr_r0-r2_i ror_r2-r0-r3	mvn_r2-r0 orr_r0-r2_i ror_r2-r0-r3
bic_r0-r1_i and_r1-r1-r2 orr_r0-r1-r0 and_r1-r0_i mvn_r2-r1 add_r0-r2_i	unk eor_r2-r2_i unk add_r0-r0_i
and_r0-r1-r2 and_r2-r0-r1 mov_r3-r2 bfi_r0-r3_i_i rsb_r3-r0_i lsl_r3-r3_i ror_r0-r3_i mov_r2-r0	and_r0-r1-r2 bfi_r0-r0_i_i rsb_r3-r0_i lsl_r3-r3_i mov_r2-r3_ror_i
and_r0-r0_i lsl_r1-r1_i lsr_r2-r1-r0 add_r0-r2-r1 orr_r1-r0-r2_ror_i eor_r0-r1-r2_lsl_i rsb_r2-r0_i bfi_r0-r2_i_i	and_r0-r0_i lsl_r1-r1_i lsr_r2-r1-r0 add_r0-r2-r1 orr_r1-r0-r2_ror_i eor_r0-r1-r2_lsl_i orr_r0-r0_i
bic_r0-r0_i sub_r1-r1_i mov_r2-r0 cmp_r1-r2 mov_ne_r2-r1 mov_r1-r2	sub_r1-r1_i
and_r0-r1-r2_ror_i bfi_r2-r0_i_i rsb_r1-r2_i bfi_r1-r1_i_i bfi_r1-r1_i_i asr_r0-r1_i bfi_r0-r0_i_i	and_r0-r1-r2_ror_i bfi_r2-r0_i_i rsb_r1-r2_i asr_r0-r1_i bfi_r0-r0_i_i
tst_r0-r1 rsb_eq_r0-r1_i eor_r2-r0-r3_lsr_i lsl_r1-r0_i mvn_r3-r1 rsb_r1-r3-r2 mov_r3-r1	tst_r0-r1 rsb_eq_r0-r1_i eor_r2-r0-r3_lsr_i mvn_r3-r0_lsl_i sub_r3-r2-r3
tst_r0_i add_ne_r0-r1-r2_asr_i lsl_r3-r3-r1 tst_r3-r1 eor_eq_r2-r1-r0 add_r3-r2_i add_r0-r0_i sub_r0-r3-r0	tst_r0_i add_ne_r0-r1-r2_asr_i lsl_r3-r3-r1 tst_r3-r1 eor_eq_r2-r1-r0 add_r3-r2_i sub_r0-r3-r0
tst_r0-r1 add_ne_r2-r0_i bfi_r3-r1_i_i add_r1-r2-r3_lsr_i ror_r0-r1_i lsl_r2-r1-r0	tst_r1-r0 add_ne_r2-r0_i add_r1-r2-r3_lsr_i asr_r0-r1_i lsl_r2-r1-r0
cmp_r0-r1 mvn_ls_r1-r0 asr_r0-r1-r1 eor_r2-r3_i sub_r1-r0-r2_lsl_i lsr_r1-r1_i eor_r2-r2-r1	cmp_r0-r1 mvn_ls_r1-r0 asr_r0-r1-r1 eor_r2-r3_i sub_r1-r0-r2_lsl_i eor_r2-r2-r1_lsr_i
cmp_r0-r1 rsb_lt_r2-r1-r3 rsb_ge_r2-r1-r3 eor_r2-r1-r2	rsb_r2-r1-r3 eor_r2-r1-r2
tst_r0-r1 rsb_ne_r0-r2-r0 rsb_eq_r0-r0-r3 and_r3-r0-r2_lsl_i and_r3-r3-r2 and_r2-r3_i and_r3-r2-r3_lsl_i eor_r1-r3_i	mov_r1_i
add_r0-r1_i mov_r1-r2 cmp_r0-r2 mvn_cc_r3-r2 bic_r3-r1-r3	add_r0-r1_i cmp_r0-r2 mvn_cc_r3-r2 bic_r3-r2-r3
lsr_r0-r1_i mov_r1-r0 add_r2-r3-r1_lsr_i lsr_r2-r2-r3 add_r1-r2_i mvn_r3-r1 bic_r1-r3-r2	add_r2-r3-r1_lsr_i lsr_r2-r2-r3 add_r1-r2_i mvn_r3-r1 bic_r1-r3-r2
cmp_r0-r1 mov_cc_r2-r0 mov_cs_r2-r1 rsb_r2-r2-r3 eor_r2-r2-r0_lsl_i and_r1-r2_i lsr_r2-r1_i	eor_r2-r3-r3
and_r0-r1-r2 add_r2-r1-r0_ror_i orr_r1-r0-r2 lsl_r0-r0_i and_r3-r0-r1_lsl_i asr_r2-r2-r3	and_r0-r1-r2 add_r2-r1-r0_ror_i
cmp_r0_i mov_cs_r1-r2 add_cc_r1-r1-r1 rsb_r2-r1-r0 sub_r0-r2_i	cmp_r0_i add_cc_r2-r1-r1 sub_r2-r0-r2 sub_r0-r2_i
mov_r0-r1 rsb_r2-r1-r0 rsb_r0-r2_i add_r1-r0-r1_lsr_i mvn_r3-r1 and_r0-r3_i	mvn_r3_i sub_r2-r3-r1_asr_i and_r0-r2_i
cmp_r0-r1 add_ne_r0-r0-r0_ror_i bfi_r1-r1_i_i cmp_r1-r2 eor_ne_r2-r0-r1_lsr_i bfi_r1-r2_i_i bic_r1-r1_i orr_r2-r0-r1	cmp_r0-r1 add_ne_r0-r0-r0_ror_i cmp_r1-r2 eor_ne_r2-r0-r1_lsr_i bfi_r1-r2_i_i bic_r1-r1_i orr_r2-r0-r1
orr_r0-r0-r1_lsr_i lsr_r2-r0-r0 orr_r3-r2_i sub_r2-r3-r2_lsr_i mov_r0-r3 orr_r3-r0-r2 sub_r1-r0-r3_asr_i	orr_r0-r0-r1_lsr_i lsr_r2-r0-r0 orr_r0-r2_i sub_r3-r0-r0_lsr_i orr_r3-r3-r2 sub_r1-r0-r3_asr_i
mov_r0-r1 sub_r0-r0_i sub_r0-r2-r0 tst_r0-r3 mov_eq_r0-r3 bfi_r0-r0_i_i	sub_r0-r1_i sub_r0-r2-r0 tst_r0-r3 mov_eq_r0-r3 bfi_r0-r0_i_i
bfi_r0-r1_i_i mvn_r2-r1 sub_r1-r0-r2 rsb_r3-r1_i sub_r2-r1_i lsr_r2-r2_i lsr_r1-r3_i and_r2-r2-r1	bfi_r0-r1_i_i mvn_r2-r1 sub_r1-r0-r2 rsb_r3-r1_i sub_r2-r1_i lsr_r2-r2_i and_r2-r2-r3_ror_i
sub_r0-r1-r2 sub_r0-r0-r1 lsl_r2-r0-r0 bic_r3-r1_i and_r1-r3-r2 mvn_r0-r1	sub_r0-r2-r2_lsl_i lsl_r2-r0-r0 and_r1-r1-r2 mvn_r0-r1
lsl_r0-r0_i orr_r1-r0_i rsb_r0-r1_i bic_r2-r1_i sub_r0-r0-r2_lsl_i and_r3-r1-r0_ror_i	lsl_r0-r0_i add_r2-r0-r0_lsl_i eor_r1-r0_i rsb_r0-r2_i and_r3-r1-r0_ror_i
mov_r0-r1 add_r0-r0_i lsl_r1-r2_i rsb_r3-r1-r0_ror_i rsb_r0-r0-r2 sub_r3-r0-r3 rsb_r0-r2-r3	add_r0-r1_i add_r3-r0-r0_ror_i rsb_r0-r3-r2_lsl_i
lsl_r0-r1-r1 asr_r2-r3_i bic_r2-r0-r2 bic_r3-r2_i eor_r2-r3-r0_lsr_i rsb_r3-r2_i mov_r1-r3	lsl_r0-r1-r1 bic_r2-r0-r3_asr_i bic_r3-r2_i eor_r2-r3-r0_lsr_i rsb_r1-r2_i
mov_r0-r1 eor_r2-r2_i rsb_r3-r0-r3 eor_r1-r3-r2 mvn_r0-r1 orr_r2-r0-r3_ror_i	eor_r2-r2_i rsb_r3-r1-r3 eor_r1-r3-r2 mvn_r0-r1 orr_r2-r0-r3_ror_i
tst_r0_i rsb_ne_r1-r1-r2 eor_r1-r2-r1_lsr_i orr_r1-r1-r3 asr_r2-r1-r0 mov_r0-r2	tst_r0_i rsb_ne_r1-r1-r2 eor_r1-r2-r1_lsr_i orr_r1-r1-r3 asr_r0-r1-r0
tst_r0_i add_ne_r0-r0-r1_asr_i add_eq_r0-r0-r1_ror_i eor_r2-r0_i bic_r2-r2_i and_r0-r2_i	tst_r0_i add_ne_r0-r0-r1_asr_i add_eq_r0-r0-r1_ror_i eor_r2-r0_i and_r0-r2_i
cmp_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 eor_r1-r2-r0 sub_r2-r1_i	mvn_r2_i
mov_r0-r1 cmp_r0-r2 sub_cc_r1-r0-r3 lsr_r1-r1-r3 mov_r2-r0 eor_r2-r0-r2 rsb_r2-r1-r2	cmp_r1-r2 sub_cc_r1-r1-r3 eor_r2-r2-r2 lsr_r1-r1-r3 rsb_r2-r1-r2
mov_r0-r1 sub_r0-r1-r0 lsl_r1-r1-r1 mov_r2-r0 rsb_r3-r2-r1 rsb_r1-r1-r3	rsb_r1-r3-r3
tst_r0-r1 sub_eq_r0-r1-r0 add_ne_r0-r1-r2 mov_r3-r0 rsb_r2-r3_i mvn_r3-r2	tst_r0-r1 sub_eq_r0-r1-r0 add_ne_r0-r1-r2 sub_r3-r0_i
tst_r0-r1 eor_ne_r0-r0-r2 eor_eq_r0-r3-r1_lsr_i bic_r1-r0_i orr_r2-r1_i mov_r3-r2 bic_r0-r3_i	tst_r0-r1 eor_ne_r0-r0-r2 eor_cs_r0-r3-r1_lsr_i bic_r0-r0_i orr_r0-r0_i
cmp_r0_i mov_lt_r1-r2 mov_ge_r1-r3 and_r3-r3-r1 sub_r3-r1-r3 orr_r1-r3-r1_asr_i add_r0-r1_i eor_r0-r1-r0 bfi_r3-r0_i_i and_r0-r3_i	cmp_r0_i mov_lt_r1-r2 mov_ge_r1-r3 bic_r3-r1-r3 add_r0-r1-r0 and_r0-r3_i
mvn_r0-r1 eor_r2-r0_i cmp_r3-r1 orr_ne_r0-r0_i sub_r3-r0_i and_r1-r2_i add_r3-r3-r1_lsr_i	mvn_r0-r1 cmp_r3-r1 orr_ne_r0-r0_i sub_r3-r0_i
tst_r0-r1 orr_eq_r2-r3-r0 mov_ne_r2-r0 bfi_r3-r2_i_i mov_r1-r3 and_r2-r1-r2_ror_i	tst_r0-r1 orr_eq_r2-r3-r0 mov_ne_r2-r0 bfi_r3-r2_i_i and_r2-r3-r2_ror_i
lsl_r0-r1-r0 ror_r1-r0-r1 and_r1-r1-r2 orr_r2-r0-r1_asr_i sub_r3-r2-r0 mvn_r2-r3 add_r3-r3-r2 bic_r2-r3_i	mvn_r2_i
eor_r0-r1-r0_lsl_i eor_r1-r0_i rsb_r0-r1_i rsb_r1-r2-r0_lsr_i add_r3-r1-r1_lsl_i add_r1-r3-r3 and_r0-r3-r1_ror_i	eor_r0-r1-r0_lsl_i rsb_r0-r0_i rsb_r1-r2-r0_lsr_i add_r3-r1-r1_lsl_i add_r1-r3-r3 and_r0-r3-r1_ror_i
tst_r0_i add_ne_r1-r1-r2 add_eq_r1-r1-r3 bfi_r2-r1_i_i add_r3-r2-r2 asr_r0-r2_i lsr_r1-r3_i bic_r3-r0-r1	tst_r0_i add_ne_r1-r1-r2 add_eq_r1-r1-r3 bfi_r2-r1_i_i add_r3-r2-r2 asr_r0-r2_i bic_r3-r0-r3_ror_i
tst_r0-r1 sub_ne_r2-r1-r0_ror_i sub_eq_r2-r3-r0 orr_r0-r0_i bic_r3-r2_i eor_r0-r3-r0_asr_i	tst_r0-r1 sub_ne_r2-r1-r0_ror_i sub_eq_r2-r3-r0 bic_r3-r2_i eor_r0-r3-r0_asr_i
eor_r0-r0_i mov_r1-r0 tst_r1_i orr_ne_r2-r1_i ror_r1-r3-r2 asr_r3-r1_i	eor_r0-r0_i tst_r0_i orr_ne_r2-r0_i ror_r1-r3-r2 asr_r3-r1_i
tst_r0-r1 rsb_eq_r0-r0-r2 mov_eq_r0-r3 bic_r3-r0-r2 lsr_r0-r3-r3 orr_r3-r3_i rsb_r2-r0-r3_lsl_i	tst_r1-r0 mov_eq_r0-r3 bic_r3-r0-r2 lsr_r0-r3-r3 orr_r3-r3_i rsb_r2-r0-r3_lsl_i
sub_r0-r0-r1_lsl_i ror_r2-r1_i tst_r3_i mvn_eq_r3-r0 ror_r3-r2-r3 bfi_r1-r3_i_i eor_r3-r1_i	ror_r2-r1_i tst_r3_i mvn_eq_r3-r0 ror_r3-r2-r3 bfi_r1-r3_i_i eor_r3-r1_i
bfi_r0-r0_i_i lsl_r1-r0-r0 bfi_r2-r0_i_i lsr_r3-r1-r2 bic_r1-r3_i and_r3-r1_i asr_r1-r3_i	lsl_r1-r4_i
tst_r0-r1 and_eq_r2-r1-r3 orr_r2-r2-r0 and_r3-r0-r2 asr_r2-r3_i bfi_r0-r2_i_i lsr_r3-r0-r3	lsr_r3-r0-r0
sub_r0-r1_i eor_r2-r0_i bic_r1-r2-r0 bic_r0-r1_i sub_r2-r2-r0_lsr_i mvn_r1-r2	sub_r0-r1_i eor_r2-r0_i mvn_r1-r2
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 mvn_r3-r2 asr_r1-r3_i	tst_r1-r0 ror_ne_r1-r0_i
bfi_r0-r1_i_i lsr_r2-r0_i eor_r3-r0-r2 eor_r3-r1-r3 add_r2-r3-r3 and_r0-r2_i	bfi_r0-r1_i_i eor_r3-r0-r0_lsr_i eor_r3-r1-r3 add_r2-r3-r3 and_r0-r2_i
ror_r0-r1-r2 mov_r3-r0 ror_r0-r3-r3 mov_r3-r0 lsr_r1-r2-r3 orr_r1-r1-r3_lsl_i ror_r1-r1-r0 mvn_r3-r1	ror_r0-r1-r2 ror_r0-r0-r0 lsr_r1-r2-r0 orr_r1-r1-r0_lsl_i ror_r1-r1-r0 mvn_r3-r1
cmp_r0-r1 mvn_lt_r2-r0 mvn_ge_r2-r0 lsr_r1-r3_i lsr_r3-r1_i and_r3-r2-r3_asr_i lsr_r1-r1_i and_r2-r3-r1_lsr_i bic_r0-r2_i	mvn_r2-r0 lsr_r1-r3_i and_r3-r2-r3_asr_i and_r2-r3-r1_lsr_i bic_r0-r2_i
and_r0-r1-r2_lsl_i tst_r0-r2 mvn_ne_r1-r0 mvn_eq_r1-r0 add_r3-r1-r1_lsl_i	and_r0-r1-r2_lsl_i mvn_r1-r0 add_r3-r1-r1_lsl_i
orr_r0-r1-r2_lsr_i eor_r2-r1-r3 orr_r3-r0-r2 orr_r0-r3_i and_r3-r0_i and_r0-r3_i	orr_r0-r1-r2_lsr_i orr_r3-r0-r3 orr_r0-r3_i and_r0-r0_i
bic_r0-r1-r0 rsb_r2-r1_i orr_r1-r2_i lsl_r2-r0-r1 sub_r0-r2_i mvn_r1-r0 sub_r2-r1_i rsb_r3-r2_i	bic_r0-r1-r0 rsb_r2-r1_i orr_r1-r2_i lsl_r2-r0-r1 orr_r3-r2_i
bic_r0-r1-r2 cmp_r2-r3 mov_ls_r2-r3 mov_hi_r2-r0 asr_r0-r2_i	cmp_r2-r3 bic_hi_r2-r1-r2 mov_cc_r2-r3 asr_r0-r2_i
cmp_r0-r1 mov_ne_r1-r2 mov_eq_r1-r3 orr_r0-r1-r2 tst_r1-r0 and_eq_r1-r0_i sub_r1-r1_i	cmp_r0-r1 mov_ne_r1-r2 mov_eq_r1-r3 tst_r1-r1 and_cs_r1-r2_i sub_r1-r1_i
bic_r0-r1-r0 lsr_r0-r0_i rsb_r1-r0-r2 lsl_r0-r2_i eor_r1-r1-r0 ror_r3-r1_i rsb_r1-r1-r3_asr_i	bic_r0-r1-r0 sub_r1-r2-r0_lsr_i eor_r1-r1-r2_lsl_i ror_r3-r1_i rsb_r1-r1-r3_asr_i
bic_r0-r1-r0 sub_r2-r0-r1 rsb_r1-r2_i asr_r3-r1_i bfi_r0-r3_i_i lsr_r1-r0_i	bic_r0-r1-r0 lsr_r1-r0_i
tst_r0-r1 sub_eq_r1-r2-r1 bfi_r0-r3_i_i mov_r3-r1 bic_r3-r3_i eor_r2-r0-r1 bic_r2-r3-r2 eor_r3-r2_i lsr_r3-r2-r3	tst_r0-r1 bfi_r0-r3_i_i sub_ge_r1-r2-r1 bic_r3-r1_i and_r2-r0-r3 eor_r3-r2_i lsr_r3-r3-r3
tst_r0-r1 eor_eq_r0-r2_i bfi_r2-r3_i_i asr_r0-r0_i and_r2-r2-r0 sub_r0-r2_i	tst_r0-r1 eor_eq_r0-r2_i bfi_r2-r3_i_i and_r2-r2-r0_asr_i sub_r0-r2_i
eor_r0-r1-r0 add_r1-r0-r1_lsl_i bic_r2-r3-r0 orr_r0-r0-r1_asr_i lsl_r1-r2_i and_r2-r1_i rsb_r3-r0-r2	eor_r0-r1-r0 add_r1-r0-r1_lsl_i orr_r0-r0-r1_asr_i sub_r3-r0-r0_lsl_i
bfi_r0-r1_i_i rsb_r0-r2-r0 add_r0-r0_i rsb_r3-r1-r0 orr_r1-r3_i and_r0-r1_i eor_r1-r1-r0 eor_r2-r1_i	bfi_r0-r1_i_i rsb_r0-r2-r0 add_r0-r0_i rsb_r3-r1-r0 orr_r1-r3_i bic_r2-r1_i
tst_r0-r1 sub_ne_r2-r0_i eor_eq_r2-r2-r1_ror_i lsl_r3-r1-r0 and_r2-r2-r3 ror_r1-r2_i mvn_r3-r1	tst_r0-r1 sub_ne_r2-r0_i eor_eq_r2-r2-r1_ror_i lsl_r3-r1-r0 and_r2-r2-r3 mvn_r3-r2_ror_i
lsr_r0-r1_i rsb_r2-r0_i eor_r2-r2_i bfi_r2-r2_i_i bfi_r2-r2_i_i bfi_r0-r2_i_i lsr_r2-r0-r2	lsr_r0-r1_i rsb_r2-r0_i eor_r2-r2_i bfi_r0-r2_i_i lsr_r2-r0-r2
cmp_r0-r1 mvn_eq_r0-r2 and_cc_r0-r2_i bic_r3-r0-r1 cmp_r3_i orr_cc_r0-r0-r3 asr_r2-r0-r2	cmp_r0-r1 mvn_eq_r0-r2 and_cc_r0-r2_i asr_r2-r0-r2
asr_r0-r1_i bic_r0-r0_i ror_r2-r0-r2 bfi_r1-r2_i_i mov_r3-r1 add_r1-r3_i	asr_r0-r1_i bic_r0-r0_i ror_r2-r0-r2 bfi_r1-r2_i_i add_r1-r1_i
tst_r0-r1 eor_ne_r0-r2_i eor_eq_r0-r0-r3 lsl_r3-r2-r0 bfi_r2-r3_i_i bic_r1-r0_i add_r1-r1-r2 bfi_r0-r1_i_i	tst_r0-r1 eor_ne_r0-r2_i eor_eq_r0-r0-r3 bfi_r0-r2_i_i
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r2 tst_r3-r0 rsb_ne_r0-r1_i lsr_r2-r0_i	mvn_r1-r2 tst_r3-r0 rsb_ne_r0-r1_i lsr_r2-r0_i
bfi_r0-r1_i_i bfi_r0-r0_i_i orr_r2-r0_i bfi_r2-r2_i_i bfi_r3-r2_i_i bfi_r2-r3_i_i sub_r3-r2_i rsb_r3-r3_i	bfi_r0-r0_i_i orr_r2-r0_i bfi_r2-r3_i_i rsb_r3-r2_i
tst_r0-r1 rsb_ne_r2-r3_i orr_r0-r1-r3_lsl_i tst_r2-r0 rsb_eq_r1-r0_i orr_r3-r0-r2 eor_r1-r3-r1 mov_r2-r1	tst_r0-r1 orr_r0-r1-r3_lsl_i rsb_ne_r2-r3_i tst_r2-r0 rsb_eq_r1-r0_i orr_r3-r0-r2 eor_r2-r3-r1
and_r0-r1-r2 orr_r1-r1-r0_asr_i lsr_r0-r1_i ror_r0-r0_i and_r0-r0_i eor_r2-r1-r0 rsb_r3-r2-r1	and_r0-r1-r2 orr_r1-r1-r0_asr_i asr_r0-r1_i and_r0-r0_i eor_r2-r1-r0 rsb_r3-r2-r1
tst_r0_i mvn_ne_r1-r2 mov_r0-r3 add_r1-r2-r1_asr_i sub_r1-r0-r1 ror_r2-r1-r1 mvn_r0-r2 add_r3-r0-r1 bic_r3-r3-r2	tst_r0_i mvn_ne_r1-r2 add_r1-r2-r1_asr_i sub_r1-r3-r1 ror_r2-r1-r1 mvn_r0-r2 add_r3-r0-r1 bic_r3-r3-r2
orr_r0-r1-r0_lsl_i lsl_r2-r0_i bfi_r3-r2_i_i bfi_r1-r3_i_i eor_r2-r1_i lsr_r3-r2_i	lsr_r3-r1_i
eor_r0-r1-r2_ror_i cmp_r0-r2 mov_ls_r2-r3 mov_hi_r2-r3 bic_r2-r2-r0 bfi_r2-r2_i_i	eor_r0-r1-r2_ror_i bic_r2-r3-r0 bfi_r2-r2_i_i
bic_r0-r1_i eor_r2-r3-r0_lsl_i bfi_r3-r2_i_i and_r2-r2-r3_asr_i lsl_r0-r1_i lsl_r2-r2_i sub_r2-r3-r2 rsb_r0-r0-r2_asr_i	bic_r0-r1_i eor_r2-r3-r0_lsl_i lsl_r0-r1_i and_r2-r2-r3_asr_i sub_r2-r3-r2_lsl_i rsb_r0-r0-r2_asr_i
tst_r0_i eor_ne_r0-r1-r2_ror_i eor_r3-r0_i bfi_r0-r3_i_i bic_r1-r0-r3 add_r2-r1-r3 bfi_r1-r2_i_i	tst_r0_i eor_ne_r0-r1-r2_ror_i eor_r3-r0_i unk
lsr_r0-r1-r2 orr_r2-r1-r0_asr_i add_r3-r1_i and_r2-r3-r2_ror_i sub_r0-r0-r2 mov_r1-r0 lsl_r1-r1-r1	lsr_r0-r1-r2 add_r3-r1_i orr_r2-r1-r0_asr_i and_r2-r3-r2_ror_i sub_r0-r0-r2 lsl_r1-r0-r0
mvn_r0-r1 ror_r1-r0_i bfi_r2-r1_i_i lsl_r3-r2-r0 lsr_r1-r3_i sub_r3-r0-r1_asr_i bfi_r0-r3_i_i	mvn_r0-r1 ror_r1-r0_i bfi_r2-r1_i_i lsl_r3-r2-r0 sub_r3-r0-r3_lsr_i bfi_r0-r3_i_i
tst_r0-r1 add_eq_r1-r0-r0_lsl_i rsb_r1-r1_i bic_r0-r2_i mvn_r2-r0 bfi_r0-r1_i_i sub_r2-r2-r0_lsl_i bfi_r1-r2_i_i	tst_r0-r1 add_ls_r1-r0-r0_lsl_i rsb_r1-r1_i orr_r1-r1_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 orr_r2-r0_i bfi_r3-r2_i_i bfi_r1-r3_i_i	unk bfi_r1-r3_i_i
add_r0-r1-r2_lsl_i mvn_r1-r0 tst_r0-r1 rsb_ne_r3-r1-r2 lsr_r2-r3-r1 rsb_r2-r3-r2_lsr_i	mvn_r1-r1 lsr_r2-r3-r1 rsb_r2-r3-r2_lsr_i
and_r0-r0-r1 and_r2-r3_i sub_r1-r2-r0 mov_r3-r0 and_r0-r3-r1 rsb_r2-r3-r0	and_r2-r3_i and_r3-r1-r0 sub_r1-r2-r3 and_r0-r3-r1 rsb_r2-r3-r0
bfi_r0-r1_i_i mov_r2-r3 mvn_r1-r2 rsb_r2-r1-r0 asr_r2-r2_i and_r0-r2-r0	bfi_r0-r1_i_i mvn_r1-r3 rsb_r2-r1-r0 and_r0-r0-r2_asr_i
add_r0-r0-r1_lsl_i bfi_r2-r2_i_i mov_r1-r2 mov_r3-r0 bic_r2-r1-r3 orr_r0-r1-r2_asr_i	add_r0-r0-r1_lsl_i unk unk
rsb_r0-r1-r2 bfi_r3-r0_i_i mov_r1-r3 rsb_r2-r3-r0 cmp_r3-r1 orr_ls_r0-r3-r0 and_r0-r2-r0	rsb_r0-r1-r2 bfi_r3-r0_i_i rsb_r2-r3-r0 orr_r0-r3-r0 and_r0-r2-r0
and_r0-r1_i asr_r2-r0_i add_r0-r3_i rsb_r2-r3-r2_lsl_i and_r1-r0-r2_ror_i bic_r3-r1-r3	add_r0-r3_i rsb_r2-r3_i and_r1-r0-r2_ror_i bic_r3-r1-r3
cmp_r0-r1 mvn_ne_r2-r1 bfi_r3-r2_i_i cmp_r3-r2 and_cc_r1-r3-r2 sub_r1-r1_i add_r2-r1_i	cmp_r0-r1 mvn_ne_r2-r1 bfi_r3-r2_i_i cmp_r3-r2 and_cc_r1-r3-r2 add_r2-r1_i
and_r0-r1_i add_r2-r1-r0 mvn_r0-r2 bfi_r0-r0_i_i bic_r1-r0_i lsl_r2-r1_i	and_r0-r1_i add_r2-r1-r0 mvn_r0-r2 bic_r1-r0_i lsl_r2-r1_i
and_r0-r1_i cmp_r2_i sub_hi_r3-r2-r0_ror_i mov_r0-r3 rsb_r3-r0_i mov_r1-r3 bic_r1-r1_i	cmp_r2_i and_r0-r1_i sub_hi_r3-r2-r0_ror_i rsb_r3-r3_i bic_r1-r3_i
cmp_r0-r1 orr_ne_r2-r1-r3 orr_eq_r2-r1-r2 bfi_r0-r2_i_i sub_r0-r0-r1 and_r3-r0-r1	orr_r0-r0_i sub_r0-r0-r1 and_r3-r0-r1
cmp_r0_i mov_lt_r1-r2 mov_ge_r1-r2 bfi_r3-r1_i_i add_r0-r3_i	bfi_r3-r2_i_i add_r0-r3_i
cmp_r0-r1 mov_ne_r0-r1 mov_eq_r0-r1 bfi_r1-r2_i_i orr_r2-r2-r1 bic_r1-r0-r2	mov_r0-r1 bfi_r1-r2_i_i orr_r2-r2-r1 bic_r1-r0-r2
lsr_r0-r0-r1 tst_r0_i eor_ne_r2-r2-r0_asr_i mov_r1-r2 add_r0-r2-r1 bic_r1-r0_i	lsr_r0-r0-r1 tst_r0_i eor_ne_r2-r2-r0_asr_i add_r0-r2-r2 bic_r1-r0_i
cmp_r0_i mov_lt_r0-r1 rsb_r1-r0-r2_lsl_i orr_r0-r1-r2_lsl_i add_r1-r0-r1 bfi_r2-r1_i_i	cmp_r0_i asr_lt_r0-r1_i add_r1-r0-r0 bfi_r2-r1_i_i
tst_r0_i mvn_ne_r0-r1 bfi_r2-r1_i_i add_r1-r2-r0 add_r0-r2-r1	bfi_r2-r1_i_i tst_r0_i mvn_ne_r0-r1 add_r0-r0-r2_lsl_i
bfi_r0-r1_i_i mov_r2-r0 lsr_r0-r2-r2 add_r1-r0-r0 eor_r0-r2-r1_asr_i mov_r2-r1 sub_r3-r2-r0	bfi_r0-r1_i_i lsr_r3-r0-r0 add_r2-r3-r3 eor_r0-r0-r2_asr_i rsb_r3-r0-r2
bic_r0-r0-r1 add_r2-r1-r0 rsb_r3-r2-r1_asr_i sub_r3-r3-r2 mvn_r0-r3 lsl_r1-r3-r2 sub_r2-r1-r0_ror_i	orr_r2-r0-r1 rsb_r3-r2-r1_asr_i sub_r3-r3-r2 mvn_r0-r3 lsl_r1-r3-r2 sub_r2-r1-r0_ror_i
bfi_r0-r0_i_i bfi_r0-r0_i_i ror_r1-r0-r2 rsb_r0-r2-r1_lsl_i sub_r3-r0-r2_lsr_i eor_r3-r3_i	bfi_r0-r0_i_i ror_r1-r0-r2 rsb_r0-r2-r1_lsl_i sub_r3-r0-r2_lsr_i eor_r3-r3_i
tst_r0_i orr_ne_r1-r2_i bfi_r2-r1_i_i mvn_r3-r2 bfi_r0-r3_i_i lsl_r2-r0_i lsl_r3-r2-r2 mov_r2-r3 orr_r1-r2-r3	tst_r0_i bfi_ls_r2-r1_i_i mvn_r3-r2 bfi_r0-r3_i_i lsl_r3-r0_i bic_r1-r3_i
orr_r0-r1-r0_asr_i tst_r0-r1 mvn_eq_r2-r1 orr_r1-r3-r2_lsr_i add_r2-r1_i	tst_r1-r1 mvn_eq_r2-r1 orr_r1-r3-r2_lsr_i add_r2-r1_i
bfi_r0-r1_i_i sub_r1-r0_i asr_r1-r1_i mvn_r0-r1 bic_r1-r0_i add_r1-r1_i bfi_r2-r1_i_i mvn_r3-r2	bfi_r0-r1_i_i sub_r1-r0_i mvn_r0-r1_asr_i orr_r1-r0_i bfi_r2-r1_i_i mvn_r3-r2
tst_r0_i and_ne_r0-r1-r2_lsr_i mvn_ne_r0-r3 bic_r3-r2-r0 mov_r1-r3	tst_r0_i mvn_ne_r0-r3 bic_r1-r2-r0
cmp_r0-r1 sub_cc_r2-r3-r2 sub_r0-r1-r0 add_r3-r2-r0_asr_i mov_r1-r3 ror_r0-r1_i	cmp_r0-r1 sub_cc_r2-r3-r2 sub_r0-r1-r0 add_r3-r2-r0_asr_i ror_r0-r3_i
tst_r0-r1 sub_eq_r1-r2-r0_asr_i eor_r0-r1_i bic_r3-r1-r3 ror_r2-r3_i bic_r0-r0-r2 lsr_r3-r0_i	tst_r0-r1 sub_ge_r1-r2-r0_asr_i bic_r3-r1-r3 ror_r2-r3_i bic_r0-r1-r2 lsr_r3-r0_i
bic_r0-r1-r0 mov_r2-r0 rsb_r3-r2_i and_r0-r3-r0 bic_r0-r0-r3 mvn_r1-r0	unk
tst_r0-r1 rsb_ne_r2-r1-r0_lsr_i and_r3-r1-r2 mvn_r2-r3 mvn_r1-r2 sub_r3-r2-r1 sub_r1-r3_i	tst_r0-r1 rsb_ne_r2-r1-r0_lsr_i and_r3-r1-r2 mvn_r3-r3_lsl_i sub_r1-r3_i
tst_r0-r1 and_ne_r2-r3-r0 eor_ne_r2-r3_i rsb_r0-r2_i bic_r3-r0_i mvn_r0-r3 asr_r1-r0_i bic_r3-r1-r0	tst_r0-r1 eor_ne_r2-r3_i rsb_r0-r2_i bic_r3-r0_i mvn_r0-r3 and_r3-r3-r0_asr_i
cmp_r0-r1 rsb_cc_r2-r2_i rsb_cs_r2-r1_i cmp_r1-r2 mvn_eq_r3-r2 orr_r2-r3_i bic_r1-r3-r2 mvn_r0-r1	mvn_r0_i
cmp_r0_i eor_cc_r1-r1-r0_lsr_i eor_cs_r1-r0_i lsr_r2-r1_i orr_r2-r3-r2_ror_i	cmp_r0_i bic_cs_r1-r0_i lsr_r2-r1_i orr_r2-r3-r2_ror_i
and_r0-r0-r1_lsl_i orr_r1-r1_i tst_r0_i mov_ne_r2-r1 and_r0-r2_i mvn_r3-r0	and_r0-r2_i mvn_r3-r0
tst_r0_i and_ne_r1-r2_i and_eq_r1-r2_i sub_r1-r2-r1_lsr_i mvn_r2-r1 asr_r0-r2_i bfi_r1-r0_i_i	lsr_r1-r2_i mvn_r0-r2_lsr_i bfi_r1-r0_i_i
cmp_r0_i and_ne_r1-r2-r1 bfi_r3-r1_i_i lsr_r0-r1_i add_r0-r0-r3_lsr_i add_r1-r1_i and_r3-r1-r0_ror_i sub_r3-r3-r0	cmp_r0_i and_ne_r1-r2-r1 mov_r0-r1_lsr_i add_r0-r0-r3_lsr_i add_r1-r1_i and_r3-r1-r0_ror_i sub_r3-r3-r0
add_r0-r1_i add_r1-r2-r0_lsl_i orr_r0-r3-r1_ror_i mov_r1-r2 cmp_r1-r0 mvn_lt_r0-r2 and_r1-r2-r0_lsr_i	add_r0-r1_i add_r1-r2-r0_lsl_i orr_r0-r3-r1_ror_i cmp_r2-r0 mvn_lt_r0-r2 and_r1-r2-r0_lsr_i
sub_r0-r1-r2_ror_i bic_r1-r0-r2 rsb_r0-r1_i sub_r0-r0-r2 asr_r1-r2-r0 rsb_r0-r1_i	sub_r0-r1-r2_ror_i orr_r1-r0-r2 rsb_r0-r1_i asr_r1-r2-r0 rsb_r0-r1_i
tst_r0-r1 mov_ne_r0-r1 mov_eq_r0-r2 add_r2-r0-r2 mov_r1-r2 sub_r2-r1_i	tst_r0-r1 mov_ne_r0-r1 mov_ge_r0-r2 sub_r2-r2_i add_r2-r0-r2
mov_r0-r1 and_r2-r2-r0 bic_r3-r2_i mov_r1-r2 rsb_r0-r3-r1 lsr_r0-r0_i	rsb_r0-r3-r3
cmp_r0_i rsb_ls_r1-r2-r1_ror_i sub_r3-r1-r2_lsl_i mvn_r0-r3 bic_r3-r0_i and_r2-r3_i lsl_r2-r2_i	and_r2-r1_i
mvn_r0-r1 cmp_r1-r2 mvn_lt_r2-r0 mvn_r0-r2 add_r2-r0_i bic_r0-r2_i	mvn_r0-r1 cmp_r1-r2 mvn_ge_r0-r2 add_r2-r0_i bic_r0-r2_i
orr_r0-r0-r1 bfi_r2-r0_i_i orr_r1-r3_i mov_r0-r1 lsl_r2-r2-r0 bfi_r0-r2_i_i rsb_r1-r2-r0_asr_i sub_r3-r1-r2_lsl_i	orr_r0-r0-r1 bfi_r2-r0_i_i orr_r0-r3_i lsl_r2-r2-r0 rsb_r1-r2-r0_asr_i sub_r3-r1-r2_lsl_i
cmp_r0-r1 and_hi_r2-r2_i sub_r3-r2-r0_ror_i bic_r1-r1_i mov_r0-r1 orr_r3-r3-r0 rsb_r1-r0-r3	cmp_r0-r1 and_hi_r2-r2_i bic_r1-r1_i sub_r3-r2-r0_ror_i bic_r1-r3-r1
cmp_r0_i add_hi_r0-r1-r1 and_r2-r0_i bfi_r1-r2_i_i ror_r3-r2_i add_r1-r1-r3_ror_i	cmp_r0_i add_hi_r0-r1-r1 and_r2-r0_i bfi_r1-r2_i_i add_ls_r1-r1-r2_lsl_i
eor_r0-r1_i cmp_r1-r0 mov_eq_r2-r0 and_r1-r3_i sub_r1-r2-r1	and_r1-r3_i sub_r1-r2-r1
bfi_r0-r1_i_i rsb_r1-r1-r2 asr_r0-r0-r1 lsl_r1-r3-r0 eor_r0-r0-r2_lsl_i sub_r3-r0-r1_lsl_i sub_r0-r0_i rsb_r1-r3-r0	bfi_r0-r1_i_i rsb_r1-r1-r2 asr_r0-r0-r1 lsl_r1-r3-r0 lsl_r3-r1_i sub_r1-r3_i
add_r0-r1-r2_lsl_i and_r0-r3-r0 mov_r2-r1 orr_r3-r1-r0 add_r3-r2-r3_lsr_i lsl_r0-r2-r3 add_r1-r0_i bfi_r3-r1_i_i	add_r0-r1-r2_lsl_i and_r0-r3-r0 mov_r2-r1 orr_r3-r1-r0 add_r3-r2-r3_lsr_i lsl_r1-r2-r3 bfi_r3-r1_i_i
lsr_r0-r1-r0 bic_r2-r0-r2 lsl_r1-r2_i lsr_r0-r1-r1 asr_r1-r0-r0 bic_r1-r1-r0	rsb_r1-r1-r1
add_r0-r0-r0_lsl_i and_r0-r0-r1 rsb_r2-r0_i mvn_r0-r2 add_r3-r0-r1 lsl_r2-r3_i mvn_r3-r2	add_r0-r0-r0_lsl_i and_r0-r0-r1 sub_r1-r1_i add_r3-r0-r1 mvn_r3-r3_lsl_i
tst_r0-r1 mvn_ne_r0-r1 bfi_r1-r2_i_i orr_r0-r0-r1_lsl_i asr_r0-r0_i mvn_r1-r0	tst_r0-r1 mvn_ne_r0-r1 bfi_r1-r2_i_i orr_r0-r0-r1_lsl_i mvn_r1-r0_asr_i
tst_r0-r1 mvn_ne_r1-r2 bfi_r1-r1_i_i and_r1-r1_i tst_r0_i mov_eq_r3-r1 rsb_r3-r0-r3_ror_i	tst_r0-r1 mvn_ne_r1-r2 tst_r0_i and_eq_r3-r1_i rsb_r3-r0-r3_ror_i
tst_r0_i mov_ne_r1-r0 mov_eq_r1-r0 mvn_r2-r1 sub_r0-r1_i bfi_r1-r2_i_i eor_r3-r0_i rsb_r2-r1-r3	add_r1-r0_i mvn_r2-r1 eor_r3-r0_i bfi_r1-r2_i_i rsb_r2-r1-r3
bfi_r0-r1_i_i bic_r0-r0_i add_r0-r2-r0_asr_i add_r2-r0_i mov_r1-r2 and_r3-r2-r1 eor_r2-r2-r3 ror_r2-r2_i	bic_r2-r1-r1
cmp_r0-r1 sub_cs_r2-r1_i rsb_eq_r2-r3-r2 bfi_r1-r2_i_i and_r2-r1_i	and_r2-r1_i
cmp_r0_i sub_cs_r1-r2-r3 rsb_r1-r1_i mov_r3-r2 lsr_r3-r3-r1 mov_r0-r3	cmp_r0_i sub_cs_r1-r2-r3 rsb_r1-r1_i lsr_r0-r2-r1
tst_r0-r1 rsb_ne_r1-r1-r2 asr_r3-r1_i orr_r2-r3_i bic_r3-r2_i bic_r1-r3_i	tst_r0-r1 rsb_ne_r1-r1-r2 asr_r3-r1_i orr_r2-r3_i bic_r1-r2_i
bic_r0-r1_i add_r2-r2-r0_lsr_i eor_r0-r3_i rsb_r3-r0-r2 orr_r2-r3-r1 mvn_r3-r2 asr_r0-r3_i eor_r0-r2-r0	eor_r0-r3_i add_r2-r2-r1_lsr_i rsb_r3-r0-r2 orr_r2-r3-r1 mvn_r0-r2_asr_i eor_r0-r2-r0
tst_r0-r1 mov_ne_r1-r2 bic_r0-r1_i orr_r1-r1-r0 add_r0-r0-r1 orr_r1-r0_i mov_r0-r1	tst_r1-r0 eor_cs_r2-r1_i bic_r0-r2_i add_r0-r0-r2 orr_r0-r0_i
bic_r0-r1_i bfi_r1-r0_i_i lsl_r2-r1-r3 orr_r1-r2_i and_r0-r3-r1 bfi_r2-r0_i_i	bfi_r1-r1_i_i lsl_r2-r1-r3 and_r0-r3_i bfi_r2-r0_i_i
add_r0-r1-r1_asr_i bfi_r1-r1_i_i cmp_r2-r1 eor_ge_r1-r1_i sub_r1-r0-r1_asr_i bfi_r0-r1_i_i mov_r3-r0	add_r0-r1-r1_asr_i sub_r1-r0-r1_asr_i bfi_r0-r1_i_i mov_r3-r0
asr_r0-r1-r2 lsr_r2-r0-r1 tst_r1-r2 and_ne_r2-r1-r0_lsl_i mvn_r3-r0 orr_r3-r2-r3 bic_r1-r2-r3	eor_r1-r2-r2
eor_r0-r1-r2_ror_i cmp_r2-r3 mvn_cc_r1-r2 mov_r2-r1 add_r1-r2-r0_ror_i eor_r2-r3-r1_asr_i	eor_r0-r1-r2_ror_i cmp_r2-r3 mvn_cc_r1-r2 add_r1-r1-r0_ror_i eor_r2-r3-r1_asr_i
rsb_r0-r1-r0 orr_r1-r2-r0 eor_r1-r3-r1 mov_r3-r1 add_r0-r1-r3 lsl_r0-r0-r3	rsb_r0-r1-r0 orr_r1-r2-r0 eor_r1-r3-r1 add_r0-r1-r1 lsl_r0-r0-r1
bfi_r0-r1_i_i rsb_r1-r0-r2 ror_r1-r1_i rsb_r2-r0-r1 rsb_r3-r2_i eor_r3-r3-r2 bfi_r0-r3_i_i	bfi_r0-r1_i_i rsb_r1-r0-r2 rsb_r2-r0-r1_ror_i unk bfi_r0-r3_i_i
tst_r0-r1 mvn_ne_r1-r0 bfi_r1-r1_i_i asr_r0-r1_i orr_r1-r1-r0_lsl_i and_r0-r0_i sub_r2-r0-r1_lsr_i sub_r1-r0-r2 and_r2-r0-r1	tst_r0-r1 mvn_ne_r1-r0 ror_r0-r1_i and_r0-r0_i and_r2-r0-r0
cmp_r0-r1 add_eq_r1-r2_i mov_r0-r1 lsl_r2-r0_i bfi_r0-r1_i_i bic_r0-r2-r0 bic_r1-r2-r0	cmp_r1-r0 add_eq_r1-r2_i lsl_r2-r1_i and_r1-r2-r1
tst_r0-r1 rsb_eq_r2-r0-r2 tst_r0-r1 and_eq_r2-r2_i sub_r0-r3-r2_ror_i	tst_r0-r1 rsb_eq_r2-r0-r2 and_eq_r2-r2_i sub_r0-r3-r2_ror_i
bic_r0-r1-r2 cmp_r2_i mov_ne_r1-r0 mov_eq_r1-r2 and_r1-r1_i asr_r1-r1-r1	and_r1-r2_i
ror_r0-r1-r1 mov_r1-r0 rsb_r2-r1-r2 sub_r1-r0-r1_asr_i sub_r2-r3-r2 sub_r0-r1-r0 and_r2-r0-r2_ror_i	ror_r0-r1-r1 rsb_r2-r0-r2 sub_r1-r0-r0_asr_i sub_r2-r3-r2 sub_r0-r1-r0 and_r2-r0-r2_ror_i
mvn_r0-r1 orr_r2-r1-r0 bfi_r0-r2_i_i add_r3-r2-r2_lsr_i bic_r1-r3-r0 mvn_r0-r2 rsb_r2-r1-r0_asr_i eor_r3-r2_i	mvn_r0-r1 unk add_r3-r3-r3_lsr_i bic_r1-r3-r0 rsb_r2-r1-r3_lsr_i eor_r3-r2_i
and_r0-r1-r2 rsb_r3-r0-r2 bfi_r0-r3_i_i bic_r2-r0_i eor_r0-r2_i add_r2-r2-r0_lsr_i sub_r1-r2_i mvn_r2-r1	and_r0-r1-r2 rsb_r3-r0-r2 bfi_r0-r3_i_i bic_r2-r0_i add_r2-r2-r0_lsr_i rsb_r2-r2_i
and_r0-r1-r2_lsl_i mvn_r2-r0 sub_r1-r2-r3 sub_r2-r2-r1_lsr_i mvn_r0-r2 mov_r1-r0 lsl_r2-r1_i	and_r0-r1-r2_lsl_i mvn_r2-r0 rsb_r1-r3-r2 add_r1-r0-r1_lsr_i lsl_r2-r1_i
eor_r0-r1_i eor_r2-r0-r1 sub_r3-r3-r2_lsr_i eor_r0-r3_i add_r0-r0_i mov_r1-r0 mov_r3-r1	eor_r0-r3_i add_r3-r0_i
rsb_r0-r0_i mov_r1-r0 rsb_r2-r1-r3 orr_r3-r1-r2_lsr_i lsl_r2-r1_i lsr_r1-r3-r2	rsb_r0-r0_i rsb_r2-r0-r3 orr_r1-r0-r2_lsr_i
sub_r0-r0-r1 and_r1-r2-r0 add_r3-r2-r2 eor_r1-r1-r3 orr_r0-r1_i bfi_r1-r0_i_i orr_r0-r1-r0_lsr_i bic_r0-r0_i	sub_r0-r0-r1 and_r1-r2-r0 eor_r1-r1-r2_lsl_i orr_r0-r1_i orr_r0-r0-r1_lsr_i bic_r0-r0_i
tst_r0-r1 mvn_ne_r0-r2 lsl_r1-r0_i add_r2-r2-r1 sub_r2-r2-r3	tst_r0-r1 mvn_ne_r0-r2 sub_r3-r3-r0_lsl_i sub_r2-r2-r3
asr_r0-r1-r1 add_r2-r0_i eor_r2-r2_i bic_r3-r2_i asr_r0-r3_i mov_r1-r0	asr_r0-r1-r1 add_r3-r0_i mov_r1-r3_asr_i
cmp_r0-r1 add_cs_r2-r2-r1_lsl_i lsl_r0-r2_i orr_r0-r0-r2 bic_r2-r0_i orr_r2-r2_i mov_r3-r2 mov_r1-r3	cmp_r0-r1 add_cs_r2-r2-r1_lsl_i orr_r0-r2-r2_lsl_i orr_r1-r0_i
mov_r0-r1 mov_r1-r2 eor_r3-r1-r2 sub_r1-r0_i eor_r0-r3-r1 eor_r2-r0-r1	eor_r2-r0-r0
lsr_r0-r1_i ror_r0-r0-r0 orr_r2-r0-r3_lsl_i orr_r2-r2_i sub_r1-r2_i lsl_r0-r1_i add_r1-r2-r0_lsl_i	lsr_r0-r1_i ror_r0-r0-r0 orr_r2-r0-r3_lsl_i orr_r2-r2_i sub_r1-r2_i add_r1-r2-r1_lsl_i
tst_r0-r1 add_eq_r2-r3_i lsl_r0-r2-r2 mvn_r2-r1 eor_r3-r2-r0 lsr_r3-r2-r3 mov_r0-r3	tst_r0-r1 add_eq_r2-r3_i lsl_r0-r2-r2 mvn_r2-r1 eor_r3-r2-r0 lsr_r0-r2-r3
cmp_r0_i rsb_hi_r1-r1-r2 bic_r0-r1-r2 bfi_r2-r0_i_i bic_r0-r2_i	bic_r0-r1-r2 bfi_r2-r0_i_i bic_r0-r2_i
bfi_r0-r1_i_i orr_r2-r2-r0_asr_i lsr_r1-r2_i add_r3-r1-r1_lsl_i sub_r2-r1-r3 sub_r0-r2_i bfi_r3-r0_i_i	orr_r2-r2-r0_asr_i lsr_r1-r2_i add_r3-r1-r1_lsl_i mvn_r0_i bfi_r3-r0_i_i
and_r0-r0_i mvn_r1-r0 cmp_r2-r0 add_lt_r3-r1-r1_ror_i asr_r0-r1-r3 orr_r1-r0_i bfi_r3-r1_i_i	and_r0-r0_i mvn_r1-r0 cmp_r2-r0 and_lt_r3-r1-r1_ror_i orr_r3-r3_i
sub_r0-r1_i add_r1-r0_i mvn_r2-r1 asr_r1-r2_i eor_r3-r0_i sub_r0-r1-r0_lsl_i rsb_r1-r3_i add_r2-r1-r0	sub_r0-r1_i add_r1-r0_i mvn_r1-r1_asr_i eor_r3-r0_i sub_r0-r1-r0_lsl_i rsb_r1-r3_i add_r2-r1-r0
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r2 mov_r2-r1 bic_r1-r2_i	bic_r1-r2_i
mov_r0-r1 eor_r1-r1-r0 sub_r0-r2-r1_asr_i ror_r2-r0-r1 mov_r1-r2 bfi_r2-r1_i_i ror_r1-r2_i	ror_r1-r2_i
orr_r0-r1-r2 lsl_r2-r0_i add_r1-r3-r1_asr_i mov_r0-r2 eor_r3-r1_i and_r0-r0-r2 bic_r1-r0-r3 mvn_r0-r1	orr_r0-r1-r2 add_r1-r3-r1_asr_i unk
and_r0-r0-r1 bfi_r2-r0_i_i orr_r0-r2_i mov_r3-r0 sub_r3-r3_i mov_r2-r3	bic_r3-r2_i add_r2-r3_i
sub_r0-r0_i rsb_r1-r0-r2_ror_i bic_r3-r2_i and_r2-r1-r3 bic_r3-r2-r3 orr_r3-r2-r3 sub_r0-r2-r3	eor_r0-r3-r3
rsb_r0-r0-r1 orr_r1-r2-r0 sub_r0-r0-r1 and_r0-r0_i rsb_r0-r0_i lsr_r3-r0_i	bic_r3-r1-r1
asr_r0-r0_i sub_r1-r0_i cmp_r1-r0 add_lt_r2-r0-r0 bfi_r1-r2_i_i	asr_r0-r0_i sub_r0-r0_i bic_r1-r0_i
rsb_r0-r1-r2_lsr_i eor_r0-r2-r0 lsl_r1-r0_i orr_r2-r1_i mvn_r1-r2 lsl_r0-r1_i	rsb_r0-r1-r2_lsr_i eor_r0-r2-r0 mvn_r1-r0_lsl_i bic_r1-r1_i lsl_r0-r1_i
mvn_r0-r1 and_r2-r0-r3 bfi_r1-r2_i_i sub_r0-r3_i cmp_r2-r1 and_lt_r1-r1-r0 orr_r1-r1-r2	bic_r2-r3-r1 bfi_r1-r2_i_i sub_r0-r3_i cmp_r2-r1 and_lt_r1-r1-r0 orr_r1-r1-r2
bfi_r0-r1_i_i and_r2-r1-r3 sub_r2-r3-r2_lsr_i ror_r0-r0-r2 mvn_r3-r0 lsl_r0-r3_i bfi_r3-r0_i_i	bfi_r0-r1_i_i and_r2-r1-r3 sub_r2-r3-r2_lsr_i ror_r0-r0-r2 mvn_r3-r0 unk
tst_r0-r1 add_ne_r1-r2-r3_asr_i tst_r3-r1 eor_ne_r2-r3-r0 lsl_r1-r2_i bfi_r1-r1_i_i	tst_r0-r1 add_ne_r1-r2-r3_asr_i tst_r3-r1 eor_ne_r2-r3-r0 lsl_r1-r2_i
add_r0-r1_i lsr_r0-r0_i mov_r2-r0 and_r1-r2-r0 bic_r3-r1_i orr_r3-r2-r3 bic_r3-r3_i	add_r0-r1_i lsr_r0-r0_i bic_r3-r0_i
ror_r0-r1-r2 cmp_r1-r2 orr_ne_r2-r1-r2_ror_i orr_eq_r2-r2-r1 eor_r0-r2-r0	ror_r0-r1-r2 cmp_r1-r2 orr_ne_r2-r1-r2_ror_i eor_r0-r2-r0
orr_r0-r1_i orr_r1-r0_i mov_r2-r3 and_r2-r2-r1 bic_r2-r2_i bfi_r3-r2_i_i	bfi_r3-r3_i_i
lsr_r0-r0_i rsb_r1-r0_i bfi_r2-r1_i_i add_r3-r2-r1 mov_r2-r1 rsb_r0-r3_i asr_r0-r2-r0 eor_r1-r0_i	lsr_r0-r0_i rsb_r1-r0_i bfi_r2-r1_i_i sub_r0-r0-r2 asr_r0-r1-r0 eor_r1-r0_i
tst_r0_i orr_eq_r1-r2-r3 mov_eq_r1-r2 tst_r0-r1 add_eq_r3-r2_i mov_r2-r3 asr_r3-r1-r3 bic_r2-r2-r3	tst_r0_i mov_eq_r1-r2 tst_r0-r1 add_eq_r3-r2_i mov_r2-r3 asr_r3-r1-r3 bic_r2-r2-r3
tst_r0_i add_eq_r1-r2-r2 add_r2-r1-r3 asr_r3-r1-r2 bic_r1-r3-r0 lsl_r1-r1_i rsb_r1-r3-r1	tst_r0_i add_eq_r1-r2-r2 add_r2-r1-r3 asr_r3-r1-r2 bic_r1-r3-r0 rsb_r1-r3-r1_lsl_i
orr_r0-r1-r2_ror_i add_r3-r1-r3 bfi_r0-r0_i_i lsr_r3-r1-r3 and_r1-r3-r0 rsb_r2-r1_i add_r1-r1-r2 bfi_r1-r1_i_i	mov_r1_i
eor_r0-r1-r0 ror_r2-r3-r0 eor_r3-r2_i mov_r1-r3 cmp_r2-r1 mov_hi_r1-r3 bic_r0-r2-r1	eor_r0-r1-r0 ror_r2-r3-r0 and_r0-r2_i
tst_r0_i rsb_eq_r1-r2_i bic_r3-r3_i and_r0-r1-r3_asr_i rsb_r2-r0_i	tst_r0_i rsb_eq_r1-r2_i and_r0-r1-r3_asr_i rsb_r2-r0_i
lsr_r0-r1-r1 asr_r2-r0_i ror_r0-r2_i and_r3-r0_i orr_r1-r3_i asr_r2-r1_i rsb_r3-r2_i mov_r0-r3	mov_r0_i
tst_r0-r1 mvn_eq_r2-r3 bic_r3-r2_i add_r0-r3-r3 lsl_r3-r0_i sub_r0-r2-r3	tst_r0-r1 mvn_eq_r2-r3 bic_r3-r2_i sub_r0-r2-r3_lsl_i
sub_r0-r1-r2 asr_r1-r0_i rsb_r0-r1-r0 eor_r3-r0_i mov_r2-r0 bic_r1-r2_i asr_r2-r1_i bic_r1-r2-r3	sub_r0-r1-r2 sub_r0-r0-r0_asr_i asr_r2-r0_i eor_r3-r0_i bic_r1-r2-r3
tst_r0-r1 sub_ne_r1-r2_i bfi_r3-r1_i_i mov_r2-r3 add_r0-r3_i bic_r3-r0-r2 add_r2-r2-r3	tst_r1-r0 sub_ne_r1-r2_i bfi_r3-r1_i_i add_r0-r3_i orr_r2-r0-r3
cmp_r0_i rsb_ls_r1-r0_i rsb_hi_r1-r2-r3_asr_i rsb_r2-r0-r1 cmp_r1-r2 mov_ls_r0-r1 asr_r0-r0-r0	rsb_r1-r2-r3_asr_i cmp_r1-r0 mov_cc_r0-r1 asr_r0-r0-r0
lsl_r0-r0_i sub_r1-r2-r0 lsl_r0-r0-r1 add_r3-r0_i and_r0-r3_i bic_r1-r0-r3 bic_r2-r1_i	bic_r2-r2-r2
tst_r0_i rsb_eq_r1-r2-r1 orr_r3-r0_i bfi_r0-r3_i_i and_r0-r0-r1	tst_r0_i rsb_cs_r1-r2-r1 eor_ls_r0-r0_i and_r0-r0-r1
bfi_r0-r1_i_i rsb_r1-r0-r1_lsl_i mov_r2-r1 rsb_r0-r2_i sub_r2-r1-r0_lsl_i orr_r2-r2_i	bfi_r0-r1_i_i rsb_r1-r0-r1_lsl_i rsb_r0-r1_i sub_r2-r1-r0_lsl_i orr_r2-r2_i
add_r0-r0-r1 orr_r2-r3-r1_lsr_i lsl_r3-r2_i sub_r2-r3-r0 add_r1-r3-r3 orr_r3-r2-r1	add_r0-r0-r1 orr_r2-r3-r1_lsr_i lsl_r3-r2_i sub_r2-r3-r0 orr_r3-r2-r3_lsl_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 mvn_r3-r0 rsb_r0-r1-r2_lsl_i orr_r1-r3-r1 add_r1-r1-r1 bic_r2-r0_i mov_r3-r2 add_r0-r3-r1_lsl_i	mvn_r2-r1 tst_r0-r1 mvn_r3-r0 mvn_eq_r2-r0 rsb_r0-r1-r2_lsl_i orr_r1-r3-r1 add_r1-r1-r1 bic_r2-r0_i add_r0-r2-r1_lsl_i
sub_r0-r1_i tst_r2_i mvn_ne_r2-r0 add_r3-r3-r2_asr_i eor_r1-r3_i sub_r3-r3-r1_asr_i orr_r0-r3_i	tst_r2_i rsb_ne_r2-r1_i add_r3-r3-r2_asr_i eor_r1-r3_i sub_r3-r3-r1_asr_i orr_r0-r3_i
asr_r0-r0-r1 bic_r1-r2-r0 and_r3-r0-r1_lsl_i bfi_r2-r3_i_i and_r2-r2-r1 mov_r0-r2 bic_r0-r1-r0 add_r0-r2-r0_asr_i	asr_r0-r0-r1 mvn_r3-r0_asr_i and_r0-r2-r3_lsl_i
tst_r0-r1 rsb_ne_r2-r1_i rsb_eq_r2-r0-r3_lsl_i orr_r3-r0-r2 bic_r0-r0-r3 bic_r0-r0-r2 lsl_r2-r1-r0 sub_r2-r2-r3	rsb_r2-r1_i tst_r0-r1 rsb_eq_r2-r0-r3_lsl_i orr_r3-r0-r2 sub_r2-r1-r3
cmp_r0_i sub_ls_r1-r2-r0 sub_hi_r1-r1-r2_lsl_i mov_r3-r1 and_r1-r3_i eor_r1-r1_i	cmp_r0_i sub_ls_r1-r2-r0 and_r1-r1_i eor_r1-r1_i
lsl_r0-r1_i bic_r0-r2-r0 cmp_r1_i rsb_ls_r0-r0_i bic_r1-r0_i	bic_r0-r2-r1_lsl_i cmp_r1_i rsb_ls_r0-r0_i bic_r1-r0_i
cmp_r0_i mvn_hi_r1-r2 orr_r1-r1-r0 asr_r2-r0_i bic_r0-r1_i mov_r3-r2 rsb_r1-r2-r0_lsr_i add_r2-r1-r3_lsr_i rsb_r3-r3-r2_asr_i	cmp_r0_i unk asr_r2-r0_i bic_r0-r1_i mov_r3-r2 rsb_r1-r2-r0_lsr_i add_r2-r1-r3_lsr_i rsb_r3-r3-r2_asr_i
add_r0-r1_i add_r2-r3-r0 ror_r0-r0_i orr_r3-r0_i lsl_r0-r3_i bfi_r0-r0_i_i mov_r1-r0 rsb_r2-r1-r2	add_r0-r1_i add_r2-r3-r0 ror_r0-r0_i orr_r3-r0_i sub_r4-r3_i sub_r2-r2-r4_lsl_i
cmp_r0-r1 eor_hi_r0-r2-r1 bic_r3-r0_i bic_r2-r3_i sub_r3-r2-r0_asr_i lsl_r1-r0-r2 add_r1-r0-r1 add_r0-r3-r1_lsr_i	cmp_r0-r1 eor_hi_r0-r2-r1 bic_r2-r0_i sub_r3-r2-r0_asr_i lsl_r1-r0-r2 add_r1-r0-r1 add_r0-r3-r1_lsr_i
bfi_r0-r0_i_i cmp_r0-r1 add_hi_r1-r1-r2 bfi_r2-r1_i_i sub_r1-r3-r2_asr_i	sub_r1-r3-r2_asr_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 lsl_r3-r0_i bfi_r0-r1_i_i ror_r3-r0-r3 mov_r2-r3 and_r1-r2_i rsb_r1-r1_i	tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 lsl_r3-r0_i bfi_r0-r1_i_i add_r2-r0-r1_lsl_i and_r1-r2_i rsb_r1-r1_i
asr_r0-r1_i bfi_r1-r0_i_i bfi_r1-r1_i_i rsb_r0-r2_i rsb_r2-r2-r0 add_r1-r1_i and_r2-r2-r1 mov_r1-r2	ror_r0-r1_i bfi_r1-r0_i_i rsb_r0-r2_i rsb_r2-r2-r0 add_r1-r1_i and_r1-r1-r2
tst_r0_i sub_eq_r1-r2-r0 rsb_ne_r1-r0-r1 sub_r3-r0-r3 orr_r1-r1_i and_r1-r1-r3 add_r3-r1_i rsb_r1-r3-r1 mov_r0-r1	mvn_r0_i
and_r0-r0-r1 sub_r2-r3_i orr_r1-r0-r3 cmp_r0-r2 mvn_ne_r0-r1 mov_r1-r2 eor_r1-r1-r0	and_r0-r0-r1 sub_r2-r3_i orr_r1-r0-r3 cmp_r0-r2 mvn_ne_r0-r1 eor_r1-r2-r0
tst_r0-r1 orr_ne_r0-r2-r0 orr_eq_r0-r2-r1 and_r3-r3-r2 orr_r2-r0-r3 bfi_r2-r2_i_i orr_r3-r2_i ror_r0-r3_i	tst_r0-r1 orr_ge_r0-r2-r1 orr_r2-r0-r2 bfi_r2-r2_i_i orr_r3-r2_i ror_r0-r3_i
eor_r0-r1-r2 sub_r1-r1-r0_asr_i mov_r2-r1 sub_r0-r1-r2 bic_r0-r1-r0 bfi_r1-r0_i_i	eor_r0-r1-r2 sub_r1-r1-r0_asr_i
mov_r0-r1 sub_r2-r0_i eor_r0-r2-r0_lsl_i bic_r2-r0-r1 sub_r2-r2_i asr_r1-r2-r2	sub_r2-r1_i eor_r0-r2-r1_lsl_i bic_r2-r0-r1 sub_r2-r2_i asr_r1-r2-r2
and_r0-r1_i sub_r0-r0_i add_r2-r0-r3 rsb_r1-r2_i add_r1-r1_i add_r1-r1-r2_ror_i mov_r3-r1 rsb_r0-r3-r2	and_r0-r1_i sub_r0-r0_i add_r2-r0-r3 rsb_r1-r2_i add_r3-r1-r2_ror_i rsb_r0-r3-r2
and_r0-r1_i add_r1-r0_i sub_r1-r1-r2 mov_r3-r1 mov_r2-r3 sub_r2-r2-r3_ror_i	and_r0-r1_i add_r1-r0_i sub_r1-r1-r2 sub_r2-r1-r1_ror_i
rsb_r0-r1-r0_lsr_i bic_r2-r0_i tst_r3-r0 rsb_eq_r3-r2-r3 lsr_r1-r3_i add_r2-r3-r1	rsb_r0-r1-r0_lsr_i bic_r2-r0_i tst_r3-r0 rsb_eq_r3-r2-r3 add_r2-r3-r3_lsr_i
bfi_r0-r1_i_i bic_r2-r1_i bic_r0-r0_i sub_r1-r0_i bic_r3-r1-r2 mov_r2-r3 eor_r1-r2_i	bfi_r0-r1_i_i bic_r3-r1_i bic_r0-r0_i sub_r1-r0_i bic_r3-r1-r3 eor_r1-r3_i
tst_r0_i rsb_ne_r1-r2_i mvn_eq_r1-r0 bfi_r0-r1_i_i and_r1-r0-r2_ror_i bic_r3-r1_i ror_r1-r0_i sub_r2-r1-r3 mvn_r1-r2 and_r0-r1_i	mov_r3_i bic_r0-r3-r0_asr_i
bic_r0-r0-r1 add_r2-r0_i bic_r0-r0-r2 bfi_r1-r1_i_i bic_r0-r1-r0 bfi_r3-r0_i_i add_r3-r3-r3	bic_r0-r0-r1 bfi_r1-r1_i_i bic_r0-r1-r0 bfi_r3-r0_i_i add_r3-r3-r3
cmp_r0-r1 sub_ls_r0-r2-r3_lsl_i orr_cs_r0-r3-r1 cmp_r0_i orr_ls_r3-r3-r0_lsl_i asr_r0-r3_i bfi_r1-r0_i_i	asr_r0-r3_i bfi_r1-r0_i_i
bfi_r0-r0_i_i add_r0-r0-r0 and_r1-r0_i eor_r0-r1-r2_lsr_i sub_r3-r2-r0 bfi_r0-r3_i_i bfi_r3-r0_i_i	mov_r0-r2_lsr_i sub_r3-r2-r0 bfi_r3-r0_i_i
cmp_r0_i orr_lt_r0-r0-r1_asr_i orr_ge_r0-r1_i and_r2-r3-r0 bfi_r0-r0_i_i tst_r0_i orr_ne_r2-r2-r1 bfi_r3-r2_i_i	cmp_r0_i orr_lt_r0-r0-r1_asr_i orr_ge_r0-r1_i and_r2-r3-r0 bic_lt_r0-r0_i tst_r0_i orr_ne_r2-r2-r1 bfi_r3-r2_i_i
bic_r0-r1-r2 rsb_r0-r0-r2_lsr_i sub_r3-r3-r1 add_r2-r3_i bic_r1-r0_i mov_r3-r2 rsb_r2-r3-r1 asr_r2-r2_i	sub_r3-r3-r1 bic_r0-r1-r2 rsb_r0-r0-r2_lsr_i bic_r1-r0_i rsb_r2-r1-r3 mvn_r2-r2_asr_i
cmp_r0-r1 and_cs_r0-r2-r0_lsr_i sub_r2-r0_i add_r1-r2_i sub_r3-r1-r2_lsl_i rsb_r1-r3-r1_lsr_i mov_r0-r1	cmp_r0-r1 and_cs_r0-r2-r0_lsr_i sub_r2-r0_i add_r1-r2_i sub_r3-r1-r2_lsl_i rsb_r0-r3-r1_lsr_i
bfi_r0-r1_i_i orr_r1-r2-r0_lsr_i sub_r1-r3-r1 lsl_r3-r1-r3 lsr_r0-r3_i bic_r1-r3-r0	orr_r1-r2-r0_lsr_i sub_r1-r3-r1 lsl_r3-r1-r3 bic_r1-r3-r3_lsr_i
mov_r0-r1 mov_r1-r0 rsb_r1-r1-r2 orr_r1-r1-r0 add_r3-r2-r1 lsr_r0-r2_i ror_r0-r0-r3	rsb_r0-r1-r2 orr_r1-r1-r0 lsr_r0-r2_i add_r3-r2-r1 ror_r0-r0-r3
mov_r0-r1 cmp_r1-r2 add_lt_r2-r0-r1 bic_r2-r2_i bic_r0-r2_i	cmp_r1-r2 add_lt_r2-r1-r1 bic_r0-r2_i
tst_r0-r1 mov_eq_r1-r2 rsb_r3-r0-r1_lsr_i bic_r1-r2_i rsb_r0-r3-r1 asr_r2-r3_i and_r1-r2-r0	tst_r0-r1 mov_eq_r1-r2 rsb_r3-r0-r1_lsr_i bic_r1-r2_i rsb_r0-r3-r1 and_r1-r0-r3_asr_i
lsr_r0-r1-r0 bfi_r1-r0_i_i mvn_r2-r1 asr_r0-r2-r2 add_r0-r0_i lsl_r3-r0_i sub_r2-r3-r0	lsr_r0-r1-r0 bfi_r1-r0_i_i mvn_r2-r1 asr_r0-r2-r2 add_r0-r0_i rsb_r2-r0-r0_lsl_i
mvn_r0-r1 bic_r1-r2_i tst_r0-r1 rsb_eq_r2-r1-r0_lsl_i bic_r0-r2_i eor_r2-r0_i eor_r1-r0-r2	mov_r1_i
cmp_r0-r1 mvn_ne_r1-r2 cmp_r2-r1 mvn_cc_r3-r1 mvn_cs_r3-r1 eor_r2-r2-r3	cmp_r0-r1 mvn_ne_r1-r2 mvn_r3-r1 eor_r2-r2-r3
cmp_r0-r1 add_ls_r0-r2_i cmp_r0_i add_ne_r3-r0_i mov_r1-r3 sub_r0-r1-r0	cmp_r0-r1 add_ls_r0-r2_i cmp_r0_i add_ne_r3-r0_i rsb_r0-r0-r3_ror_i
ror_r0-r1-r1 bfi_r0-r0_i_i mvn_r1-r0 asr_r2-r1-r0 mvn_r3-r2 sub_r1-r3_i mvn_r3-r1	ror_r0-r1-r1 mvn_r1-r0 asr_r2-r1-r0 add_r3-r2_i
mov_r0-r1 eor_r2-r2-r3 sub_r0-r1-r0 lsl_r0-r0-r2 cmp_r0-r1 sub_hi_r1-r1_i and_r1-r1_i	and_r1-r1_i
orr_r0-r1-r2_asr_i mov_r3-r2 and_r0-r2-r0 eor_r3-r3-r2 orr_r0-r3-r0 mvn_r2-r0	orr_r0-r1-r2_asr_i and_r0-r2-r0 mvn_r2-r0
sub_r0-r0-r1 mvn_r2-r1 mvn_r3-r2 asr_r3-r1-r3 tst_r0_i rsb_ne_r2-r3_i mvn_r0-r2	sub_r0-r0-r1 mvn_r2-r1 tst_r0_i asr_r3-r1-r1 rsb_ne_r2-r3_i mvn_r0-r2
and_r0-r1_i sub_r2-r2-r1 cmp_r2-r0 mvn_cc_r1-r2 add_r2-r1_i sub_r2-r2_i ror_r3-r2_i	and_r0-r1_i sub_r2-r2-r1 cmp_r2-r0 mvn_cc_r1-r2 sub_r2-r1_i ror_r3-r2_i
tst_r0-r1 rsb_eq_r2-r1-r3_asr_i bic_r1-r1-r0 bic_r3-r0-r1 eor_r2-r3-r2 asr_r3-r2_i mvn_r1-r3	tst_r0-r1 rsb_cs_r2-r1-r3_asr_i eor_r2-r0-r2 mvn_r1-r2_asr_i
cmp_r0_i eor_cc_r0-r0-r1_asr_i eor_cs_r0-r2-r0 mov_r1-r0 rsb_r0-r0-r1	rsb_r0-r0-r0
tst_r0-r1 mov_ne_r2-r1 mvn_eq_r2-r0 bic_r0-r2_i eor_r3-r0_i mov_r1-r3 sub_r1-r1_i	tst_r1-r0 mov_r2-r1 mvn_ge_r2-r0 bic_r0-r2_i eor_r3-r0_i sub_r1-r3_i
bfi_r0-r1_i_i asr_r2-r0_i mov_r0-r2 and_r3-r0_i orr_r3-r3_i orr_r3-r3_i	mov_r3_i
bfi_r0-r1_i_i orr_r2-r0_i lsl_r3-r2_i bfi_r3-r3_i_i and_r3-r3-r0_lsl_i asr_r2-r3_i	lsl_r3-r0_i bfi_r0-r1_i_i and_r3-r3-r0_lsl_i asr_r2-r3_i
tst_r0-r1 sub_ne_r1-r1-r2_lsl_i mov_r0-r3 and_r2-r1_i and_r3-r2-r3 lsr_r1-r0-r3	and_r0-r3_i and_r0-r1-r0 lsr_r1-r3-r0
orr_r0-r1_i and_r2-r0_i sub_r3-r2-r0_lsl_i eor_r2-r2_i lsl_r3-r2-r3 bfi_r0-r3_i_i sub_r3-r0_i	unk sub_r3-r1_i
add_r0-r1-r1_asr_i lsr_r1-r0_i orr_r2-r0-r1 bic_r1-r1-r2 asr_r0-r1-r2 bic_r3-r0_i	and_r3-r0_i
bfi_r0-r0_i_i bic_r1-r1_i rsb_r2-r0-r1_asr_i sub_r0-r2_i rsb_r0-r0_i bic_r3-r0_i bic_r0-r3_i	bfi_r0-r0_i_i rsb_r2-r0-r1_asr_i rsb_r0-r2_i bic_r0-r0_i
bic_r0-r1-r2 and_r3-r2-r0 rsb_r2-r3-r1 add_r3-r0_i ror_r2-r3-r2 add_r3-r0-r0 add_r2-r2-r3_lsl_i	bic_r0-r1-r2 add_r3-r0_i ror_r2-r3-r1 add_r2-r2-r0_lsl_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 tst_r1-r2 orr_ne_r3-r1_i mov_r2-r3	mvn_r1-r0 tst_r1-r2 orr_ne_r3-r1_i mov_r2-r3
cmp_r0-r1 and_hi_r2-r1-r0_lsl_i eor_r0-r2_i mov_r2-r0 rsb_r0-r0-r2 mvn_r1-r0 mvn_r3-r1 sub_r1-r3-r1	mov_r1_i
bfi_r0-r1_i_i add_r2-r3-r3_asr_i eor_r3-r2-r0 mvn_r2-r3 bfi_r2-r2_i_i asr_r3-r2_i	bfi_r0-r1_i_i add_r2-r3-r3_asr_i eor_r3-r2-r0 bfi_r3-r3_i_i mvn_r3-r3_asr_i
sub_r0-r1-r0 asr_r2-r0_i sub_r0-r1_i lsr_r2-r2-r1 bfi_r2-r2_i_i bfi_r1-r2_i_i rsb_r1-r1_i and_r2-r1-r0	sub_r0-r1-r0 asr_r2-r0_i sub_r0-r1_i lsr_r2-r2-r1 bfi_r1-r2_i_i rsb_r1-r1_i and_r2-r1-r0
eor_r0-r1_i lsr_r1-r2_i sub_r2-r1-r0 rsb_r3-r0_i mvn_r1-r3 rsb_r1-r2-r1_asr_i eor_r3-r3-r1 bfi_r0-r3_i_i	eor_r0-r1_i rsb_r2-r0-r2_asr_i rsb_r3-r0_i mvn_r1-r3 rsb_r1-r2-r1_asr_i eor_r3-r3-r1 bfi_r0-r3_i_i
bic_r0-r1-r2 tst_r0-r3 mvn_eq_r3-r2 mov_r0-r3 add_r2-r0_i	bic_r1-r1-r2 tst_r1-r3 mvn_ge_r3-r2 add_r2-r3_i
eor_r0-r1-r2 bfi_r0-r0_i_i mov_r1-r0 bfi_r3-r0_i_i asr_r2-r1-r0 bic_r0-r3-r2	eor_r0-r1-r2 bfi_r0-r0_i_i bfi_r3-r0_i_i bic_r0-r3-r0_asr-r0
bfi_r0-r0_i_i rsb_r1-r0-r2 orr_r3-r2_i mvn_r0-r3 tst_r0-r3 sub_eq_r3-r1-r0_lsl_i bfi_r2-r3_i_i	unk bfi_r2-r0_i_i
and_r0-r1-r2 sub_r2-r0_i ror_r1-r2_i ror_r0-r1_i mvn_r3-r0 bic_r1-r3-r1	and_r0-r1-r2 sub_r2-r0_i mvn_r3-r2_ror_i and_r1-r3-r3_ror_i
cmp_r0-r1 and_ls_r1-r2-r0 rsb_r2-r0-r3 orr_r3-r0_i eor_r0-r1-r2_asr_i and_r2-r3_i eor_r0-r0-r2_lsr_i sub_r1-r2-r0	cmp_r0-r1 and_ls_r1-r2-r0 rsb_r2-r0-r3 eor_r0-r1-r2_asr_i orr_r3-r0_i and_r2-r3_i sub_r1-r2-r0
eor_r0-r1-r0 cmp_r2-r3 add_cc_r1-r0-r3_lsl_i add_cs_r1-r0-r3_asr_i mov_r3-r1 mvn_r2-r3	eor_r0-r1-r0 cmp_r2-r3 add_r1-r0-r3_lsl_i add_cs_r1-r0-r3_asr_i mvn_r2-r1
rsb_r0-r0-r1 add_r1-r1-r2 add_r3-r1-r2 lsr_r1-r2_i add_r2-r0-r0 lsr_r2-r3-r2 and_r2-r2-r1 mvn_r3-r2	rsb_r0-r0-r1 add_r3-r1-r2_lsl_i lsr_r1-r2_i add_r2-r0-r0 lsr_r2-r3-r2 and_r2-r2-r1 mvn_r3-r2
bfi_r0-r0_i_i asr_r1-r2-r2 mov_r2-r0 eor_r0-r2-r1_asr_i mvn_r2-r0 sub_r1-r1-r2_asr_i	asr_r1-r2-r2 mvn_r2-r0 eor_r0-r2-r1_asr_i sub_r1-r1-r0_asr_i
tst_r0-r1 orr_eq_r2-r0-r2_ror_i eor_r2-r2_i bfi_r2-r2_i_i lsl_r0-r2_i add_r3-r0_i mov_r0-r3	tst_r0-r1 orr_ls_r2-r0-r2_ror_i eor_r2-r2_i bfi_r2-r2_i_i lsl_r0-r2_i eor_r0-r0_i
cmp_r0-r1 add_hi_r0-r1-r0 bfi_r1-r2_i_i eor_r0-r3-r0_lsl_i eor_r0-r0-r3 rsb_r2-r1-r0_lsr_i eor_r3-r2-r0 and_r0-r3-r2 add_r0-r0-r3	cmp_r0-r1 add_hi_r0-r1-r0 bfi_r1-r2_i_i lsl_r0-r0_i rsb_r2-r1-r0_lsr_i eor_r3-r2-r0 and_r0-r3-r2 add_r0-r0-r3
rsb_r0-r1-r2_asr_i cmp_r0-r1 mvn_ne_r3-r0 sub_r2-r3-r2 lsl_r2-r2_i mvn_r3-r2	rsb_r0-r1-r2_asr_i cmp_r0-r1 mvn_ne_r3-r0 sub_r2-r3-r2 mvn_r3-r2_lsl_i
mvn_r0-r1 lsr_r2-r1_i and_r2-r2_i sub_r2-r2_i mov_r1-r2 sub_r2-r1-r0 bic_r3-r1-r2	mvn_r0-r1 lsr_r2-r1_i and_r2-r2_i sub_r1-r2_i sub_r2-r1-r0 bic_r3-r1-r2
cmp_r0-r1 mov_lt_r1-r2 mov_ge_r1-r2 orr_r0-r3-r0_lsl_i sub_r1-r1-r0 and_r2-r3-r1_lsl_i add_r0-r2_i	orr_r0-r3-r0_lsl_i sub_r1-r2-r0 and_r2-r3-r1_lsl_i add_r0-r2_i
cmp_r0-r1 and_hi_r2-r3-r0_lsr_i rsb_r3-r2-r3_lsl_i and_r2-r2-r3 and_r1-r3-r2_lsr_i mov_r3-r1 mov_r1-r3 bfi_r3-r1_i_i	cmp_r0-r1 and_hi_r2-r3-r0_lsr_i rsb_r3-r2-r3_lsl_i and_r2-r2-r3 and_r3-r3-r2_lsr_i
tst_r0_i mvn_ne_r1-r2 and_r0-r2_i eor_r3-r1-r3_asr_i tst_r0_i eor_eq_r1-r3-r0 ror_r2-r1_i	tst_r0_i mvn_ne_r1-r2 tst_r2_i eor_eq_r1-r1-r3_asr_i ror_r2-r1_i
tst_r0-r1 eor_ne_r2-r2-r3 eor_eq_r2-r0-r3_lsr_i rsb_r2-r2-r0 sub_r2-r2_i sub_r2-r2_i	tst_r0-r1 eor_ne_r2-r2-r3 eor_eq_r2-r0-r3_lsr_i rsb_r2-r2-r0 sub_r2-r2_i
lsl_r0-r0-r1 bfi_r2-r0_i_i tst_r2_i mvn_ne_r2-r0 bic_r2-r2_i mvn_r1-r2	lsl_r0-r0-r1 tst_r2_i mvn_ne_r2-r0 bic_r2-r2_i mvn_r1-r2
tst_r0-r1 mov_eq_r2-r1 tst_r0-r2 sub_ne_r0-r2_i orr_r3-r0_i orr_r0-r3_i	tst_r0-r1 mov_eq_r2-r1 tst_r0-r2 sub_ne_r0-r2_i orr_r0-r0_i
rsb_r0-r1_i eor_r2-r3-r0_lsl_i orr_r3-r2_i mov_r2-r3 mvn_r0-r2 bfi_r1-r0_i_i	orr_r3-r3_i mvn_r0-r3 bfi_r1-r0_i_i
eor_r0-r1_i add_r2-r1-r0_lsr_i mvn_r3-r2 sub_r1-r3_i mov_r3-r0 ror_r2-r1_i orr_r0-r3-r2_lsr_i	eor_r0-r1_i add_r2-r1-r0_lsr_i mvn_r3-r2 sub_r1-r3_i ror_r2-r1_i orr_r0-r0-r2_lsr_i
asr_r0-r1_i tst_r0-r2 mov_ne_r1-r0 mvn_r3-r1 and_r2-r3_i bic_r1-r2_i mov_r0-r1	sub_r0-r1-r1
rsb_r0-r0-r1_lsl_i sub_r1-r2_i mov_r2-r0 rsb_r3-r1_i bic_r3-r3-r0 eor_r0-r3-r2	rsb_r0-r0-r1_lsl_i rsb_r3-r2_i orr_r0-r3-r0
mov_r0-r1 sub_r2-r0-r3 orr_r0-r3-r1_lsr_i tst_r3-r0 mvn_eq_r0-r2 bic_r0-r0-r2	sub_r2-r1-r3 orr_r0-r3-r1_lsr_i tst_r3-r0 mvn_cs_r0-r2 bic_r0-r0-r2
add_r0-r1-r2 and_r2-r2-r0 eor_r0-r3-r0_ror_i bic_r1-r2_i add_r0-r1-r0 mov_r1-r0	add_r0-r1-r2 and_r2-r2-r0 eor_r0-r3-r0_ror_i bic_r1-r2_i add_r1-r0-r1
rsb_r0-r0-r1_lsr_i bfi_r2-r0_i_i sub_r3-r0-r2 bfi_r1-r0_i_i bfi_r3-r3_i_i sub_r2-r1-r0 and_r0-r1-r3_asr_i rsb_r2-r2-r0_ror_i	rsb_r0-r0-r1_lsr_i bfi_r1-r0_i_i bfi_r2-r0_i_i sub_r3-r0-r2 sub_r2-r1-r0 and_r0-r1-r3_asr_i rsb_r2-r2-r0_ror_i
tst_r0_i rsb_ne_r0-r1-r0 rsb_eq_r0-r2-r1_asr_i bfi_r3-r0_i_i ror_r0-r3-r3 bfi_r0-r0_i_i bic_r1-r0_i mov_r2-r1 lsr_r0-r2_i	tst_r0_i rsb_eq_r0-r2-r1_asr_i rsb_ne_r0-r1-r0 bfi_r3-r0_i_i ror_r0-r3-r3 bic_r1-r0-r2_lsr_i lsr_r0-r0_i
mvn_r0-r1 cmp_r2-r0 eor_eq_r1-r0-r3_asr_i mvn_ls_r1-r3 sub_r0-r3-r1	mvn_r0-r1 cmp_r2-r0 mvn_ls_r1-r3 sub_r0-r3-r1
mov_r0-r1 tst_r2-r3 mov_eq_r1-r0 eor_r2-r2-r3 and_r0-r2-r1	eor_r2-r2-r3 and_r0-r2-r1
tst_r0-r1 sub_eq_r2-r3_i orr_eq_r2-r3-r1_lsl_i and_r3-r2-r0_ror_i rsb_r1-r2-r3_asr_i	tst_r0-r1 orr_ge_r2-r3-r1_lsl_i and_r3-r2-r0_ror_i rsb_r1-r2-r3_asr_i
and_r0-r1-r2_lsr_i ror_r0-r0-r0 lsl_r0-r1-r0 asr_r1-r3_i bfi_r1-r1_i_i rsb_r1-r1_i sub_r0-r0-r1_ror_i mov_r1-r0	and_r0-r1-r2_lsr_i ror_r0-r0-r0 lsl_r0-r1-r0 asr_r1-r3_i rsb_r1-r1_i sub_r1-r0-r1_ror_i
ror_r0-r1-r1 lsl_r2-r1-r1 mov_r1-r0 and_r2-r2-r1 lsl_r2-r2-r1 mvn_r1-r2 sub_r3-r1_i	ror_r0-r1-r1 lsl_r1-r1-r1 and_r1-r1-r0 lsl_r2-r1-r0 mvn_r1-r2 bic_r3-r1_i
and_r0-r1-r2 and_r3-r1-r0 asr_r3-r3-r1 lsr_r3-r3-r0 rsb_r2-r3_i bic_r3-r2_i add_r2-r3_i	and_r0-r1-r2 asr_r3-r0-r1 lsr_r3-r3-r0 rsb_r2-r3_i bic_r3-r2_i eor_r2-r3_i
and_r0-r0_i lsr_r1-r1-r1 mov_r2-r0 rsb_r3-r2-r1 sub_r1-r3-r2 bfi_r2-r1_i_i sub_r0-r2_i	and_r2-r0_i lsr_r3-r1-r1 sub_r1-r3-r2_lsl_i bfi_r2-r1_i_i sub_r0-r2_i
tst_r0-r1 mvn_ne_r2-r0 bic_r1-r2_i orr_r3-r0-r2_lsr_i and_r1-r1_i sub_r0-r1-r3 bic_r0-r0_i	tst_r0-r1 mvn_ne_r2-r0 orr_r3-r0-r2_lsr_i and_r1-r2_i sub_r0-r1-r3 bic_r0-r0_i
tst_r0-r1 and_ne_r0-r1-r0_lsl_i bfi_r2-r3_i_i add_r3-r2-r0_lsl_i mov_r0-r3	tst_r0-r1 bfi_r2-r3_i_i and_ne_r0-r1-r0_lsl_i add_r0-r2-r0_lsl_i
eor_r0-r0_i bic_r1-r0_i and_r2-r3-r1 sub_r1-r3-r2 eor_r3-r2-r1 eor_r1-r3_i mov_r0-r1 add_r0-r0_i	eor_r1-r3_i add_r0-r1_i
bfi_r0-r1_i_i bfi_r0-r0_i_i cmp_r0_i and_hi_r2-r1_i bic_r3-r2_i add_r0-r2-r3 lsl_r2-r0-r0	bfi_r0-r1_i_i cmp_r0_i and_hi_r2-r1_i bic_r3-r2_i add_r0-r2-r3 lsl_r2-r0-r0
bfi_r0-r0_i_i sub_r1-r0-r1_lsl_i ror_r0-r0-r1 asr_r2-r1_i bic_r2-r0-r2 mov_r0-r2 add_r3-r0-r2 sub_r2-r3_i	sub_r1-r0-r1_lsl_i ror_r0-r0-r1 bic_r2-r0-r1_asr_i add_r3-r2-r2 sub_r2-r3_i
ror_r0-r1_i bic_r1-r0_i add_r2-r3-r1_lsr_i orr_r3-r2-r1_lsr_i bic_r1-r3_i lsl_r1-r1_i mvn_r3-r1	ror_r0-r1_i add_r2-r3-r0_lsr_i orr_r3-r2-r0_lsr_i bic_r1-r3_i mvn_r3-r1_lsl_i
sub_r0-r1_i and_r0-r0-r2 lsr_r3-r0_i mvn_r1-r3 asr_r3-r1_i sub_r2-r3_i	sub_r0-r1_i and_r0-r0-r2 mvn_r3-r0_lsr_i sub_r2-r3_i
ror_r0-r1_i sub_r2-r1_i sub_r3-r2-r1 ror_r2-r0_i eor_r3-r3-r2 mvn_r1-r0 orr_r3-r1-r3 eor_r3-r3-r0	ror_r0-r1_i mvn_r3_i eor_r3-r3-r0_ror_i mvn_r1-r0 unk
orr_r0-r1-r2_lsr_i sub_r1-r1-r0 cmp_r2-r3 sub_hi_r1-r1-r3 asr_r0-r1-r2 mov_r2-r0	orr_r0-r1-r2_lsr_i sub_r1-r1-r0 cmp_r2-r3 sub_hi_r1-r1-r3 asr_r2-r1-r2
tst_r0-r1 sub_ne_r0-r2-r1_asr_i sub_eq_r0-r0-r1 bic_r3-r0_i ror_r2-r3_i cmp_r0-r3 eor_lt_r1-r3-r2_asr_i eor_r2-r0-r1	tst_r0-r1 sub_cs_r0-r0-r1 sub_ne_r0-r2-r1_asr_i eor_r2-r0-r1
mvn_r0-r1 add_r2-r0-r0 rsb_r2-r3-r2_asr_i bic_r0-r3-r2 rsb_r1-r2_i add_r2-r1-r0_lsl_i	mvn_r2-r1_ror_i rsb_r2-r3-r2_asr_i bic_r0-r3-r2 rsb_r1-r2_i add_r2-r1-r0_lsl_i
sub_r0-r1_i and_r0-r0-r2 lsr_r3-r2-r0 bic_r0-r2_i ror_r1-r3_i sub_r0-r0-r1_ror_i	sub_r0-r1_i and_r0-r0-r2 lsr_r3-r2-r0 bic_r0-r2_i sub_r0-r0-r3_ror_i
sub_r0-r1-r0 bic_r1-r0_i ror_r2-r1_i and_r0-r2-r1 asr_r0-r0-r3 lsr_r2-r3-r0	sub_r0-r1-r0 bic_r1-r0_i and_r0-r1-r1_ror_i asr_r0-r0-r3 lsr_r2-r3-r0
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 and_r0-r1-r2_asr_i	bic_r0-r1-r0_asr_i
tst_r0-r1 sub_eq_r0-r2-r1 add_r1-r3-r3_lsr_i eor_r1-r0-r1_lsl_i rsb_r2-r3-r1 bic_r2-r2_i bfi_r3-r2_i_i rsb_r2-r3_i bfi_r2-r2_i_i	bic_r3-r3_i rsb_r2-r3_i
tst_r0-r1 mvn_ne_r1-r2 bfi_r0-r0_i_i lsr_r3-r0_i lsl_r1-r1_i sub_r3-r1-r3_lsr_i mov_r2-r3	tst_r1-r0 mvn_ne_r1-r2 lsl_r1-r1_i sub_r2-r1-r0_lsr_i
sub_r0-r1-r2 bfi_r1-r1_i_i tst_r1-r3 mvn_eq_r1-r3 orr_eq_r1-r0-r3_lsr_i orr_r0-r1_i	sub_r0-r1-r2 tst_r1-r3 orr_cs_r1-r0-r3_lsr_i orr_r0-r1_i
lsr_r0-r0-r1 bfi_r0-r0_i_i orr_r2-r3-r0 asr_r1-r0-r2 bfi_r0-r0_i_i rsb_r0-r0-r1 mov_r3-r0 and_r1-r3_i	lsr_r0-r0-r1 bfi_r0-r0_i_i orr_r2-r3-r0 asr_r1-r0-r2 sub_r3-r1-r0 and_r1-r3_i
cmp_r0-r1 sub_lt_r2-r0-r2_ror_i sub_ge_r2-r1_i mov_r3-r2 bfi_r0-r3_i_i add_r0-r0-r0 bic_r3-r0_i eor_r3-r3-r0 mvn_r2-r3	unk
tst_r0_i sub_ne_r1-r2-r1 rsb_r0-r1_i sub_r1-r2-r0 sub_r0-r3-r2_lsr_i sub_r1-r2-r1 rsb_r2-r1-r0_lsl_i bic_r0-r1_i orr_r2-r0-r2_asr_i	tst_r0_i sub_ne_r1-r2-r1 rsb_r0-r1_i lsl_r1-r0_i sub_r0-r3-r2_asr_i rsb_r2-r1-r0_lsl_i bic_r3-r1_i orr_r2-r3-r2_asr_i
sub_r0-r0_i mov_r1-r0 mov_r0-r1 asr_r2-r0_i rsb_r0-r0_i lsl_r2-r2-r0	sub_r0-r0_i asr_r2-r0_i rsb_r0-r0_i lsl_r2-r2-r0
mvn_r0-r1 mov_r1-r0 asr_r2-r0-r3 mvn_r0-r2 tst_r0-r1 add_eq_r2-r2-r2 mvn_r0-r2	mvn_r0-r1 mov_r1-r0 asr_r2-r0-r3 mvn_r0-r2 tst_r0-r1 mvn_cs_r0-r2_lsl_i
eor_r0-r0-r1 asr_r0-r0-r1 orr_r0-r1-r0 mvn_r2-r0 and_r3-r0-r2 sub_r0-r3-r0 bfi_r0-r0_i_i mov_r2-r0	eor_r0-r0-r1 asr_r0-r0-r1 orr_r0-r1-r0 sub_r2-r0-r0_lsl_i bfi_r2-r2_i_i
tst_r0-r1 rsb_ne_r2-r3-r2_lsr_i rsb_eq_r2-r0-r2 bic_r1-r2_i rsb_r0-r1_i sub_r3-r2-r0_lsl_i bfi_r0-r3_i_i	tst_r0-r1 rsb_ge_r2-r0-r2 rsb_ne_r2-r3-r2_lsr_i bic_r1-r2_i rsb_r0-r1_i bfi_r0-r2_i_i
cmp_r0-r1 add_ne_r2-r2_i eor_r0-r0-r2 bfi_r0-r0_i_i bfi_r1-r1_i_i rsb_r3-r1-r0 sub_r0-r1_i orr_r2-r0-r3	cmp_r0-r1 add_ne_r2-r2_i eor_r0-r0-r2 bfi_r0-r0_i_i rsb_r3-r1-r0 sub_r0-r1_i orr_r2-r0-r3
bic_r0-r1-r0 eor_r2-r0_i cmp_r2-r0 rsb_ne_r1-r0_i bic_r1-r1-r2 rsb_r2-r1_i lsr_r1-r2_i	bic_r0-r1-r0 rsb_r1-r0_i eor_r2-r0_i bic_r1-r1-r2 rsb_r2-r1_i lsr_r1-r2_i
tst_r0_i mov_eq_r1-r0 add_r2-r0_i orr_r1-r1-r2_asr_i bfi_r3-r1_i_i sub_r2-r3_i rsb_r2-r3-r2	unk
bic_r0-r1-r2 bic_r1-r3_i and_r1-r1_i tst_r0_i sub_ne_r3-r0-r1 add_r2-r3-r3 eor_r3-r2-r3	bic_r0-r1-r2 and_r1-r3_i tst_r0_i sub_ne_r3-r0-r1 eor_r3-r3-r3_lsl_i
mvn_r0-r1 add_r2-r1-r1_lsl_i mov_r3-r2 and_r2-r3-r0 cmp_r3_i add_ge_r3-r3-r2 add_r3-r3_i	mvn_r0-r1 add_r2-r1-r1_lsl_i bic_r3-r0-r2_asr_i and_r0-r2-r3 add_r3-r0-r2 add_r3-r3_i
orr_r0-r1-r2 orr_r2-r2_i cmp_r0_i mov_ls_r0-r2 rsb_r1-r3_i eor_r2-r0-r1	orr_r0-r1-r2 cmp_r0_i orr_ls_r0-r2_i rsb_r1-r3_i eor_r2-r0-r1
tst_r0-r1 sub_eq_r2-r1-r2_lsr_i bic_r0-r1-r3 tst_r0-r3 and_ne_r1-r3-r2 bic_r1-r1-r2	tst_r0-r1 sub_ge_r2-r1-r2_lsr_i bic_r1-r1-r2
cmp_r0-r1 add_ls_r1-r2-r3 add_hi_r1-r1_i ror_r0-r1_i mov_r3-r0 bfi_r2-r3_i_i sub_r2-r0-r2	cmp_r0-r1 add_ls_r1-r2-r3 add_hi_r1-r1_i ror_r0-r1_i bfi_r2-r0_i_i sub_r2-r0-r2
tst_r0-r1 mvn_ne_r1-r2 mvn_r2-r1 ror_r3-r1_i mov_r0-r2 asr_r2-r3_i eor_r1-r0-r2_asr_i add_r1-r1-r1_ror_i	tst_r0-r1 mvn_ne_r1-r2 mvn_r3-r1_ror_i mov_r0-r1 asr_r2-r3_i eor_r1-r0-r2_asr_i add_r1-r1-r1_ror_i
sub_r0-r1_i rsb_r0-r2-r0 rsb_r3-r0-r1 rsb_r1-r1-r0 orr_r2-r3-r1_asr_i bic_r0-r2_i sub_r2-r0-r2	add_r3-r2_i rsb_r1-r3_i orr_r2-r3-r1_asr_i bic_r0-r2_i sub_r2-r0-r2
bic_r0-r0-r1 mov_r1-r0 cmp_r0-r1 eor_ls_r2-r1_i eor_hi_r2-r3-r1_lsl_i sub_r0-r2-r0	bic_r0-r0-r1 eor_r2-r0_i sub_r0-r2-r0
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r1 bfi_r3-r2_i_i	mvn_r2-r1 bfi_r3-r2_i_i
tst_r0-r1 rsb_eq_r0-r0-r2_asr_i and_eq_r0-r3-r2 asr_r3-r0_i bic_r2-r3_i mov_r1-r3 ror_r1-r2-r1 and_r3-r1_i	tst_r0-r1 and_eq_r0-r3-r2 asr_r3-r0_i bic_r2-r3_i mov_r1-r3 ror_r1-r2-r1 and_r3-r1_i
rsb_r0-r1-r2 eor_r1-r1_i orr_r3-r1_i mvn_r2-r0 tst_r3_i orr_eq_r0-r0-r1_lsl_i add_r2-r2-r0	unk
and_r0-r0_i orr_r0-r0_i ror_r1-r0-r0 and_r0-r1-r2_lsr_i bfi_r2-r0_i_i eor_r2-r2_i	eor_r2-r2_i unk
tst_r0-r1 sub_ne_r1-r2-r1 and_ne_r1-r1_i mov_r2-r1 bic_r0-r2_i mvn_r3-r0 bfi_r3-r3_i_i	tst_r1-r0 and_ne_r1-r1_i bic_r0-r1_i mvn_r3-r0 bfi_r3-r3_i_i
tst_r0-r1 add_ne_r0-r1-r2_asr_i sub_r1-r1-r0 ror_r3-r1-r0 mvn_r1-r3 sub_r3-r1_i bfi_r0-r3_i_i sub_r2-r0_i	tst_r0-r1 add_ne_r0-r1-r2_asr_i sub_r1-r1-r0 ror_r3-r1-r0 rsb_r3-r3_i bfi_r0-r3_i_i sub_r2-r0_i
bic_r0-r1_i add_r2-r0_i bic_r2-r2_i bic_r0-r2_i rsb_r1-r0_i eor_r1-r1_i	bic_r0-r1_i add_r2-r0_i bic_r0-r2_i rsb_r1-r0_i bic_r1-r1_i
orr_r0-r1-r0 ror_r2-r0_i mvn_r1-r2 mov_r0-r1 lsl_r1-r0_i eor_r1-r1-r0_ror_i lsl_r2-r1-r0 orr_r2-r2_i	orr_r0-r1-r0 mvn_r0-r0_ror_i lsl_r1-r0_i eor_r1-r1-r0_ror_i lsl_r2-r1-r0 orr_r2-r2_i
add_r0-r1-r2 bic_r2-r0_i bic_r1-r2_i lsr_r3-r1_i orr_r3-r3_i orr_r0-r1-r3_asr_i	add_r0-r1-r2 bic_r1-r0_i orr_r0-r1-r1_lsr_i
mvn_r0-r1 cmp_r2-r0 mvn_lt_r0-r2 mvn_ge_r0-r2 mov_r2-r0	mvn_r2-r2
tst_r0_i mov_ne_r1-r0 sub_ne_r1-r1-r0 bfi_r2-r1_i_i eor_r3-r2-r0_asr_i	tst_r0_i rsb_ne_r1-r1-r1 bfi_r2-r1_i_i eor_r3-r2-r0_asr_i
tst_r0-r1 orr_ne_r0-r2_i orr_eq_r0-r0_i bfi_r2-r2_i_i add_r1-r2-r0 mvn_r3-r1	tst_r0-r1 orr_ne_r0-r2_i orr_ge_r0-r0_i add_r1-r2-r0 mvn_r3-r1
bfi_r0-r1_i_i asr_r2-r0-r1 mov_r0-r3 asr_r0-r3-r0 sub_r1-r0-r2 sub_r3-r1_i	bfi_r0-r1_i_i asr_r2-r0-r1 asr_r0-r3-r3 sub_r1-r0-r2 sub_r3-r1_i
sub_r0-r1-r2 and_r3-r1-r0_ror_i mvn_r1-r3 orr_r2-r3-r0 ror_r2-r2_i and_r2-r1-r2 bic_r1-r2_i	sub_r0-r1-r2 and_r3-r1-r0_ror_i mvn_r1-r3 orr_r2-r3-r0 and_r2-r1-r2_ror_i bic_r1-r2_i
bfi_r0-r1_i_i eor_r0-r0-r1 bfi_r1-r1_i_i eor_r1-r0-r1_lsr_i eor_r0-r0-r1 mvn_r1-r0 sub_r0-r1-r0_lsr_i	mov_r0-r1_lsr_i mvn_r1-r0 sub_r0-r1-r0_asr_i
cmp_r0_i and_hi_r0-r0-r1 orr_ne_r0-r2-r1_ror_i and_r3-r0_i add_r0-r3_i mvn_r2-r0 lsr_r3-r2_i	mvn_r3_i
cmp_r0_i rsb_ne_r1-r1-r2_ror_i and_r2-r1_i lsl_r1-r2_i mvn_r0-r2 bic_r1-r0-r1 rsb_r2-r0-r1_ror_i bfi_r2-r2_i_i	cmp_r0_i rsb_ne_r1-r1-r2_ror_i and_r2-r1_i lsl_r1-r2_i mvn_r0-r2 bic_r1-r0-r1 rsb_r2-r0-r1_ror_i
mvn_r0-r1 orr_r2-r0-r3 orr_r0-r0-r2 orr_r3-r0-r3_asr_i bic_r3-r2-r3 lsr_r0-r3_i	sub_r0-r3-r3
rsb_r0-r0_i rsb_r1-r0_i mvn_r0-r1 mvn_r2-r0 bic_r0-r2_i orr_r0-r0_i	sub_r1-r0_i bic_r0-r1_i add_r0-r0_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 eor_r3-r1-r0 eor_r2-r3-r0_ror_i bic_r1-r2-r0 rsb_r1-r0-r1_lsl_i	mvn_r0-r2 eor_r2-r1-r0_asr_i bic_r1-r2-r0 rsb_r1-r0-r1_lsl_i
bfi_r0-r0_i_i eor_r1-r1-r0_lsl_i bfi_r0-r1_i_i mvn_r2-r0 rsb_r1-r2_i mov_r3-r1	bfi_r0-r1_i_i add_r3-r0_i
cmp_r0-r1 mov_ne_r2-r0 mov_eq_r2-r3 and_r3-r2_i sub_r1-r3-r1 bic_r3-r1_i	cmp_r1-r0 mov_eq_r0-r3 and_r3-r0_i sub_r1-r3-r1 bic_r3-r1_i
add_r0-r1_i bfi_r2-r0_i_i tst_r2-r1 mov_ne_r0-r1 and_r3-r1-r0_lsl_i bic_r2-r3-r1	sub_r2-r3-r3
cmp_r0-r1 and_eq_r2-r0-r3 tst_r0_i sub_ne_r1-r1-r2 add_r2-r2-r1 eor_r1-r0-r2 and_r0-r2-r1 add_r3-r0_i	cmp_r0-r1 and_eq_r2-r0-r3 tst_r0_i add_ge_r1-r1-r2 bic_r0-r1-r0 add_r3-r0_i
orr_r0-r1-r2 and_r2-r0-r2 bfi_r1-r2_i_i mov_r3-r1 bfi_r0-r1_i_i sub_r0-r0-r3_asr_i	orr_r0-r1-r2 bfi_r0-r2_i_i sub_r0-r0-r1_asr_i
mov_r0-r1 add_r0-r1-r0 cmp_r0-r1 mov_hi_r1-r2 bic_r2-r1_i	cmp_r1_i orr_lt_r2-r1_i bic_r2-r2_i
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r2 and_r3-r1_i rsb_r0-r3_i add_r3-r0-r0 lsl_r0-r3-r0	and_r3-r2-r2_asr_i and_r0-r3_i
sub_r0-r1-r2 sub_r0-r0-r1 tst_r0-r1 rsb_eq_r0-r0_i mvn_r2-r0 and_r1-r1-r2_lsl_i	rsb_r0-r2_i tst_r0-r1 rsb_eq_r0-r0_i mvn_r2-r0 and_r1-r1-r2_lsl_i
ror_r0-r1-r1 orr_r0-r2-r0_ror_i mov_r3-r2 sub_r3-r3-r1 asr_r2-r3-r3 bfi_r0-r0_i_i add_r0-r2-r0_lsl_i rsb_r0-r0-r3	ror_r0-r1-r1 orr_r0-r2-r0_ror_i sub_r3-r2-r1 asr_r2-r3-r3 add_r0-r2-r0_lsl_i rsb_r0-r0-r3
tst_r0-r1 mov_eq_r2-r3 sub_r1-r2_i and_r3-r1-r2_asr_i mvn_r2-r3 mvn_r0-r2	tst_r0-r1 mov_eq_r2-r3 sub_r1-r2_i and_r0-r1-r2_asr_i
bfi_r0-r1_i_i ror_r2-r1_i orr_r2-r2-r1 bic_r0-r2-r0 rsb_r1-r2_i sub_r2-r1-r0	bfi_r0-r1_i_i orr_r2-r1-r1_ror_i bic_r0-r2-r0 rsb_r1-r2_i sub_r2-r1-r0
cmp_r0_i mvn_hi_r1-r0 bic_r2-r1_i lsl_r3-r2_i mov_r1-r3	cmp_r0_i mvn_hi_r1-r0 bic_r2-r1_i lsl_r1-r2_i
tst_r0-r1 mvn_ne_r1-r2 and_ne_r1-r2_i mov_r0-r1	tst_r0-r1 and_ne_r1-r2_i mov_r0-r1
tst_r0-r1 eor_ne_r2-r0-r3 eor_eq_r2-r3-r2_lsl_i add_r3-r3-r2_ror_i rsb_r1-r3_i bfi_r3-r1_i_i	tst_r0-r1 eor_ne_r2-r0-r3 eor_eq_r2-r3-r2_lsl_i add_r3-r3-r2_ror_i eor_r3-r3_i
tst_r0_i and_eq_r1-r1-r2 add_ne_r1-r1-r2_asr_i mvn_r2-r1 lsr_r0-r2-r2 ror_r2-r0-r1 and_r1-r2-r0 bic_r2-r1_i	and_r2-r0_i
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r0 sub_r0-r1-r0_asr_i and_r2-r0_i eor_r0-r2_i bic_r0-r0_i	add_r1-r0-r0_lsr_i unk and_r0-r2_i
bfi_r0-r0_i_i and_r1-r0_i lsl_r2-r0-r1 lsl_r2-r2_i add_r2-r2_i bfi_r1-r2_i_i	and_r1-r0_i
bfi_r0-r1_i_i bic_r0-r2-r0 orr_r1-r1-r0_ror_i bfi_r0-r1_i_i lsl_r3-r0_i sub_r2-r3_i bic_r3-r3-r2	bic_r0-r2-r0 orr_r1-r1-r0_ror_i bfi_r0-r1_i_i lsl_r3-r0_i sub_r2-r3_i bic_r3-r3-r2
tst_r0-r1 mvn_ne_r1-r2 eor_r3-r0-r1 lsl_r2-r3-r3 bfi_r2-r2_i_i add_r1-r2_i and_r0-r1-r3	tst_r0-r1 mvn_ne_r1-r2 eor_r3-r0-r1 lsl_r2-r3-r3 add_r1-r2_i and_r0-r1-r3
lsl_r0-r0-r1 lsr_r1-r0_i eor_r1-r1-r2_asr_i and_r2-r2-r1_lsl_i lsl_r2-r2_i mov_r3-r2	lsl_r0-r0-r1 lsr_r1-r0_i eor_r1-r1-r2_asr_i and_r2-r2-r1_lsl_i lsl_r3-r2_i
add_r0-r1-r0 mov_r1-r0 bic_r1-r1_i asr_r2-r1-r0 lsr_r1-r2_i orr_r2-r1_i bfi_r3-r2_i_i	add_r0-r1-r0 asr_r2-r0-r0 lsr_r1-r2_i orr_r2-r1_i bfi_r3-r2_i_i
sub_r0-r1-r2 tst_r1-r3 rsb_eq_r2-r0-r1 rsb_r2-r2_i mvn_r0-r3 ror_r0-r2-r0 add_r2-r0-r2	rsb_r2-r2_i mvn_r0-r3 ror_r0-r2-r0 add_r2-r0-r2
add_r0-r1-r2_lsl_i orr_r0-r0_i bic_r2-r2-r1 orr_r3-r3_i rsb_r2-r0-r2_ror_i eor_r2-r2-r3_lsr_i mvn_r1-r2	add_r0-r1-r2_lsl_i bic_r2-r2-r1 orr_r0-r0_i rsb_r2-r0-r2_ror_i eor_r2-r2-r3_lsr_i mvn_r1-r2
add_r0-r1-r2 bic_r2-r1_i ror_r3-r2-r0 and_r3-r0-r3_ror_i and_r3-r1-r3 mov_r2-r3	add_r0-r1-r2 bic_r2-r1_i ror_r3-r2-r0 and_r3-r0-r3_ror_i and_r2-r1-r3
sub_r0-r1-r2_lsl_i mvn_r2-r0 eor_r1-r2_i eor_r0-r0-r1 add_r3-r0-r1_asr_i sub_r3-r3_i sub_r0-r3_i	sub_r0-r1-r2_lsl_i mvn_r2-r0 mvn_r1_i add_r3-r1-r2_asr_i sub_r0-r3_i
tst_r0_i eor_ne_r1-r2_i eor_eq_r1-r3-r0 orr_r1-r2-r1 bfi_r1-r1_i_i mvn_r3-r1 mvn_r0-r1 asr_r1-r0-r3	eor_r1-r2_i tst_r0_i eor_cs_r1-r3-r0 orr_r1-r2-r1 bfi_r1-r1_i_i mvn_r0-r1 asr_r1-r0-r0
add_r0-r0_i mov_r1-r0 sub_r2-r0-r1_lsl_i rsb_r3-r1-r2_lsr_i add_r1-r3-r2 mov_r2-r1 bfi_r0-r2_i_i	add_r0-r0_i lsr_r1-r0_i bfi_r0-r1_i_i
cmp_r0-r1 mov_lt_r1-r0 mov_ge_r1-r0 orr_r0-r2_i lsl_r3-r0_i orr_r2-r1_i add_r0-r2-r1 ror_r2-r1-r3 and_r3-r2-r0	eor_r3-r1-r1
cmp_r0-r1 sub_cc_r0-r1-r0_lsr_i sub_cs_r0-r2-r0 orr_r2-r0_i sub_r2-r3-r2 add_r2-r3-r2_ror_i mov_r3-r2 mov_r1-r3 ror_r2-r1-r3	cmp_r0-r1 sub_cc_r0-r1-r0_lsr_i sub_cs_r0-r2-r0 orr_r2-r0_i sub_r2-r3-r2 add_r2-r3-r2_ror_i ror_r2-r2-r2
cmp_r0_i mov_cc_r0-r1 mov_cs_r0-r1 bfi_r1-r0_i_i cmp_r2-r1 rsb_eq_r2-r3_i mvn_r0-r2	bfi_r1-r1_i_i cmp_r2-r1 rsb_eq_r2-r3_i mvn_r0-r2
tst_r0-r1 mvn_eq_r1-r2 add_r3-r1_i bfi_r0-r1_i_i lsr_r2-r1_i eor_r0-r2-r0_ror_i and_r1-r3-r0_lsl_i	tst_r0-r1 mvn_eq_r1-r2 add_r3-r1_i lsr_r2-r1_i eor_r0-r2-r0_ror_i and_r1-r3-r0_lsl_i
asr_r0-r0_i and_r1-r2-r0 add_r0-r0_i lsl_r2-r1_i orr_r2-r0-r2 bic_r0-r2_i lsr_r1-r3-r0 rsb_r1-r1_i	asr_r0-r0_i and_r1-r2-r0 add_r0-r0_i orr_r2-r0-r1_lsl_i bic_r0-r2_i lsr_r1-r3-r0 rsb_r1-r1_i
cmp_r0-r1 eor_lt_r2-r3-r1_lsr_i eor_ge_r2-r1-r3_asr_i asr_r2-r2_i ror_r2-r2_i and_r3-r2_i mvn_r1-r3	cmp_r0-r1 eor_lt_r2-r3-r1_lsr_i eor_ge_r2-r1-r3_asr_i asr_r2-r2_i and_r3-r2_i mvn_r1-r3
cmp_r0-r1 eor_cs_r0-r0_i orr_r2-r0_i bic_r1-r2-r3 mov_r0-r3 ror_r3-r0-r1 add_r2-r3-r2 eor_r3-r2_i	cmp_r0-r1 eor_cs_r0-r0_i orr_r2-r0_i bic_r1-r2-r3 ror_r3-r3-r1 add_r2-r3-r2 eor_r3-r2_i
tst_r0-r1 orr_ne_r2-r1-r2_lsl_i sub_eq_r2-r0_i bic_r1-r0-r2 mov_r0-r1 and_r3-r0-r1 mov_r1-r3 add_r0-r1-r1 sub_r0-r0_i bic_r1-r0-r1	tst_r0-r1 orr_ne_r2-r1-r2_lsl_i sub_eq_r2-r0_i bic_r1-r0-r2 add_r0-r1-r1 sub_r0-r0_i bic_r1-r0-r1
tst_r0_i mov_eq_r1-r0 rsb_r2-r0-r3 ror_r3-r1_i lsl_r3-r3_i bic_r0-r2-r3 bic_r2-r0-r3	rsb_r2-r0-r3 tst_r0_i mov_eq_r1-r0 ror_r3-r1_i bic_r2-r2-r3_lsl_i
eor_r0-r0-r1 ror_r2-r0-r0 lsl_r0-r3-r3 add_r0-r2-r0 orr_r1-r2-r0 and_r0-r1-r2 bfi_r0-r0_i_i	eor_r0-r0-r1 ror_r0-r0-r0
add_r0-r1_i bic_r0-r0_i tst_r1-r2 and_eq_r2-r0-r2 and_r3-r2_i	tst_r1-r2 and_cs_r2-r1-r2 and_r3-r2_i
lsr_r0-r0-r1 bfi_r2-r0_i_i ror_r2-r2_i rsb_r1-r2_i mvn_r0-r1 eor_r1-r0_i	lsr_r0-r0-r1 bfi_r2-r0_i_i ror_r2-r2_i sub_r0-r2_i eor_r1-r0_i
tst_r0-r1 and_ne_r2-r2-r3_ror_i mvn_r0-r2 bic_r2-r3-r0 add_r0-r0-r2_lsl_i ror_r3-r2-r0	tst_r0-r1 and_ne_r2-r2-r3_ror_i mvn_r0-r2 bic_r2-r3-r0 ror_r3-r2-r0
cmp_r0-r1 add_ge_r1-r0_i add_r2-r2_i asr_r1-r2-r1 rsb_r3-r1_i mvn_r1-r3 rsb_r1-r3-r1 bfi_r0-r1_i_i	orr_r0-r0_i
sub_r0-r0_i lsl_r1-r1-r0 tst_r1_i sub_ne_r0-r1_i bic_r0-r0_i bfi_r2-r0_i_i bfi_r3-r2_i_i	bfi_r3-r2_i_i
lsl_r0-r1_i asr_r2-r0_i mvn_r1-r2 mvn_r3-r1 rsb_r1-r3-r1 rsb_r1-r1_i	mov_r3_i mvn_r1-r1_lsl_i sub_r1-r3-r1_asr_i
cmp_r0-r1 mvn_ls_r0-r2 mvn_r3-r0 mov_r2-r3 sub_r1-r2-r1 eor_r2-r1-r2_ror_i mvn_r3-r2	cmp_r0-r1 mvn_ls_r0-r2 mvn_r3-r0 sub_r1-r3-r1 eor_r2-r1-r3_ror_i mvn_r3-r2
eor_r0-r1-r0 mov_r2-r0 eor_r0-r2_i sub_r3-r0_i lsr_r2-r3_i sub_r2-r2-r3	eor_r0-r1-r0 eor_r0-r0_i sub_r3-r0_i rsb_r2-r3-r3_lsr_i
sub_r0-r0-r1 bic_r2-r3_i lsr_r3-r2-r3 sub_r0-r3-r0_asr_i eor_r2-r0-r3_lsl_i eor_r0-r0-r2 eor_r1-r0-r2 ror_r2-r3-r1	sub_r0-r0-r1 lsr_r3-r3-r3 sub_r0-r3-r0_asr_i ror_r2-r3-r0
bic_r0-r1_i eor_r2-r0-r3 and_r0-r2_i tst_r0_i orr_eq_r2-r1_i eor_r2-r2_i	bic_r2-r1_i
tst_r0_i and_ne_r1-r2-r1 and_eq_r1-r0-r3 add_r0-r1-r3_lsl_i mov_r2-r0 add_r2-r2-r2	tst_r0_i and_eq_r1-r0-r3 and_ne_r1-r2-r1 add_r0-r1-r3_lsl_i add_r2-r0-r0
sub_r0-r1-r0 tst_r0_i orr_ne_r2-r0_i add_r1-r2-r0 bfi_r1-r1_i_i bfi_r2-r1_i_i	sub_r0-r1-r0 tst_r0_i orr_ne_r2-r0_i bic_ne_r2-r2_i
orr_r0-r0_i orr_r0-r0-r1_ror_i lsl_r2-r0_i rsb_r3-r2-r0 and_r1-r0_i add_r1-r3-r1	orr_r0-r0_i orr_r0-r0-r1_ror_i sub_r3-r0-r0_lsl_i and_r1-r0_i add_r1-r3-r1
lsl_r0-r1-r2 bic_r3-r0_i and_r1-r1-r3 mov_r0-r1 orr_r2-r1_i rsb_r2-r2-r0 eor_r1-r0-r2	lsl_r0-r1-r2 and_r0-r1-r0 orr_r2-r0_i rsb_r1-r2_i
tst_r0-r1 and_ne_r2-r0-r3 bfi_r3-r2_i_i sub_r1-r2-r3_asr_i bfi_r2-r1_i_i	tst_r0-r1 and_ne_r2-r0-r3 sub_r1-r2-r3_asr_i bfi_r2-r1_i_i
add_r0-r1-r0 and_r2-r0_i and_r0-r1-r2 add_r1-r0_i sub_r3-r0-r1_lsr_i lsr_r3-r3_i	add_r0-r1-r0 and_r2-r0_i and_r3-r1-r2 mov_r3-r3_asr_i
bic_r0-r1_i bfi_r2-r1_i_i asr_r3-r0_i orr_r1-r2-r3_asr_i eor_r0-r1-r2_ror_i bic_r3-r0_i	bfi_r2-r1_i_i orr_r1-r2-r1_asr_i eor_r0-r1-r2_ror_i bic_r3-r0_i
tst_r0-r1 sub_ne_r1-r2_i sub_eq_r1-r3-r2 asr_r3-r1-r1 lsr_r1-r3_i asr_r2-r1_i	tst_r0-r1 sub_ne_r1-r2_i sub_eq_r1-r3-r2 asr_r3-r1-r1 mov_r2-r3_lsr_i
cmp_r0_i sub_cs_r1-r1-r0 mov_r2-r1 sub_r1-r2-r1_lsl_i bic_r1-r0-r1 rsb_r1-r1-r0 and_r0-r1_i add_r3-r0_i bic_r2-r3_i	cmp_r0_i sub_cs_r1-r1-r0 and_ne_r1-r1-r0_ror_i and_r0-r1_i add_r3-r0_i bic_r2-r3_i
bfi_r0-r1_i_i and_r2-r0_i sub_r3-r0-r2 mvn_r0-r3 bfi_r1-r0_i_i sub_r2-r0-r1_ror_i mov_r0-r2	bfi_r0-r1_i_i and_r2-r0_i unk bfi_r1-r0_i_i sub_r0-r0-r1_ror_i
tst_r0-r1 orr_ne_r2-r1-r0_asr_i and_r2-r2_i add_r3-r3-r2 asr_r1-r2-r2 eor_r3-r1-r3	tst_r0-r1 orr_ne_r2-r1-r0_asr_i and_r2-r2_i add_r3-r3-r2
tst_r0-r1 rsb_ne_r1-r2_i add_r1-r2-r1 mvn_r0-r1 bic_r3-r0-r1 rsb_r1-r2-r3_ror_i	tst_r0-r1 rsb_ne_r1-r2_i add_r1-r2-r1 mvn_r0-r1 rsb_r1-r2-r0_ror_i
sub_r0-r1_i orr_r1-r0_i bic_r1-r1_i lsr_r2-r1_i asr_r1-r2_i lsr_r1-r1-r1	sub_r1-r1_i lsr_r1-r1_i lsr_r1-r1-r1
bfi_r0-r0_i_i and_r1-r0-r2_lsr_i orr_r1-r1_i cmp_r1_i mov_hi_r2-r0 rsb_r0-r0-r2 lsr_r3-r0_i	mov_r3_i
tst_r0-r1 orr_eq_r1-r0-r2_lsr_i eor_r2-r3_i add_r3-r3-r2_lsr_i add_r0-r1-r3	tst_r0-r1 orr_cs_r1-r0-r2_lsr_i add_r3-r3-r3_lsr_i add_r0-r1-r3
sub_r0-r1-r2 eor_r1-r0_i lsr_r2-r0-r2 bfi_r2-r2_i_i rsb_r3-r2-r1 sub_r1-r3_i rsb_r3-r1_i	sub_r0-r1-r2 eor_r1-r0_i lsr_r2-r0-r2 bfi_r2-r2_i_i rsb_r3-r2-r1 rsb_r3-r3_i
mov_r0-r1 lsl_r0-r0-r2 tst_r0-r2 orr_ne_r1-r2_i mov_r3-r1 lsl_r0-r3_i bic_r3-r0_i	lsl_r0-r1-r2 tst_r0-r2 orr_ne_r1-r2_i lsl_r0-r1_i bic_r3-r0_i
cmp_r0-r1 rsb_eq_r2-r0-r1 sub_r2-r3-r2_ror_i mov_r3-r2 bic_r1-r3_i lsl_r0-r3-r1 mov_r1-r0	cmp_r0-r1 rsb_eq_r2-r0-r1 sub_r2-r3-r2_ror_i bic_r1-r2_i lsl_r0-r2-r1 mov_r1-r0
cmp_r0-r1 add_lt_r0-r0_i add_ge_r0-r2_i bfi_r2-r0_i_i	cmp_r0-r1 add_ge_r0-r2_i bfi_r2-r0_i_i
mvn_r0-r1 rsb_r1-r0_i mvn_r2-r1 bfi_r3-r0_i_i sub_r0-r2-r3_lsl_i add_r1-r0-r3 asr_r1-r1_i	mvn_r0-r1 sub_r2-r0_i bfi_r3-r0_i_i sub_r0-r2-r3_lsl_i add_r1-r0-r3 asr_r1-r1_i
bfi_r0-r1_i_i sub_r2-r0_i lsl_r0-r2_i bic_r2-r0_i rsb_r2-r3-r2_lsr_i bic_r2-r0-r2	bfi_r0-r1_i_i sub_r2-r0_i lsl_r0-r2_i rsb_r2-r3-r0_ror_i bic_r2-r0-r2
bic_r0-r1-r0 mov_r1-r0 sub_r2-r1_i mvn_r3-r2 sub_r0-r1-r2 bic_r2-r3-r2 sub_r2-r2-r0_lsl_i bic_r2-r2_i	bic_r0-r1-r0 sub_r2-r0_i sub_r0-r0-r2 mvn_r3-r2 sub_r2-r3-r0_lsl_i bic_r2-r2_i
tst_r0_i sub_ne_r0-r1-r2 and_r2-r0-r1_lsl_i bfi_r0-r2_i_i rsb_r0-r0_i	tst_r0_i sub_ne_r0-r1-r2 unk rsb_r0-r0_i
lsr_r0-r1_i asr_r1-r0_i sub_r0-r1-r2_lsr_i lsl_r0-r0-r0 eor_r3-r0_i bfi_r2-r3_i_i mvn_r0-r2	asr_r1-r1_i sub_r0-r1-r2_lsr_i lsl_r0-r0-r0 eor_r3-r0_i bfi_r2-r3_i_i mvn_r0-r2
tst_r0_i rsb_eq_r1-r2-r0_ror_i tst_r1-r0 rsb_eq_r1-r2-r1 rsb_r3-r2-r0 rsb_r2-r1-r3 rsb_r2-r2_i	tst_r0_i rsb_eq_r1-r2-r0_ror_i tst_r1-r0 sub_ne_r0-r0-r2 sub_r2-r0-r1 rsb_r2-r2_i
asr_r0-r1_i rsb_r1-r0-r1 bic_r0-r2-r1 bic_r3-r0_i sub_r3-r0-r3 orr_r1-r0-r3 and_r2-r1-r0 bic_r3-r2_i	sub_r1-r1-r1_asr_i bic_r0-r2-r1 bic_r3-r0_i
tst_r0_i and_ne_r1-r0-r2_lsr_i eor_eq_r1-r1-r3 add_r2-r1_i add_r0-r2_i and_r3-r0_i sub_r3-r0-r3 mov_r1-r3	tst_r0_i eor_r1-r3-r1 and_ne_r1-r0-r2_lsr_i add_r0-r1_i bic_r1-r0_i
cmp_r0_i mvn_eq_r1-r0 bic_r0-r1_i mov_r2-r0 asr_r2-r2_i	cmp_r0_i mvn_eq_r1-r0 asr_r2-r1_i
ror_r0-r1-r1 bfi_r0-r0_i_i ror_r1-r0_i add_r2-r0-r3 lsl_r3-r2-r1 asr_r1-r3-r2 lsl_r0-r1-r2	ror_r0-r1-r1 ror_r1-r0_i add_r2-r0-r3 lsl_r3-r2-r1 asr_r1-r3-r2 lsl_r0-r1-r2
cmp_r0-r1 mov_cs_r2-r1 sub_r0-r1-r0 add_r1-r1-r0_ror_i eor_r3-r1-r2_lsl_i add_r2-r1_i and_r1-r3-r2 bfi_r0-r1_i_i	rsb_r0-r0-r1 add_r1-r1-r0_ror_i and_r1-r1-r1_lsl_i bfi_r0-r1_i_i
tst_r0-r1 sub_ne_r2-r3-r0_lsl_i orr_eq_r2-r3-r0_asr_i tst_r0-r1 orr_eq_r1-r0-r2_lsr_i add_r1-r0-r1_lsl_i	orr_r2-r3-r0_asr_i tst_r0-r1 orr_eq_r1-r0-r2_lsr_i add_r1-r0-r1_lsl_i
orr_r0-r1-r0 and_r2-r3-r0 add_r2-r2-r2_asr_i bfi_r1-r2_i_i ror_r0-r1_i eor_r3-r3-r0 mov_r1-r3	orr_r0-r1-r0 and_r2-r3-r0 add_r2-r2-r2_asr_i bfi_r1-r2_i_i eor_r1-r3-r1_ror_i
orr_r0-r1-r2 mvn_r3-r0 sub_r0-r3_i add_r1-r0_i rsb_r2-r1-r0 orr_r3-r0-r2	orr_r0-r1-r2 rsb_r0-r0_i unk
eor_r0-r0-r1_lsr_i bic_r0-r0_i asr_r2-r0_i ror_r3-r2_i mov_r1-r3 and_r0-r2-r1 and_r1-r0_i	eor_r0-r0-r1_lsr_i asr_r2-r0_i and_r0-r2-r2_ror_i and_r1-r0_i
sub_r0-r0_i orr_r1-r2_i orr_r2-r2-r3 and_r0-r0_i rsb_r3-r2-r0_lsl_i ror_r3-r3-r1 mvn_r2-r3	orr_r1-r2_i orr_r2-r2-r3 and_r0-r0_i rsb_r3-r2-r0_lsl_i ror_r3-r3-r1 mvn_r2-r3
orr_r0-r1-r2_asr_i bfi_r0-r0_i_i ror_r1-r0-r0 and_r2-r0-r3 lsr_r2-r2-r3 lsl_r0-r2_i rsb_r1-r0-r1 bfi_r3-r1_i_i	orr_r0-r1-r2_asr_i bfi_r0-r0_i_i ror_r1-r0-r0 bfi_r3-r1_i_i
orr_r0-r0_i sub_r1-r0_i orr_r2-r1-r2 mvn_r0-r2 mvn_r3-r0 sub_r0-r3_i sub_r0-r0_i	orr_r0-r0_i sub_r1-r0_i orr_r2-r1-r2 sub_r0-r2_i
tst_r0_i mvn_eq_r0-r1 eor_r2-r3-r0 bic_r2-r2_i and_r1-r1-r2_ror_i bic_r2-r1_i bic_r2-r2_i	tst_r0_i mvn_cs_r0-r1 eor_r2-r3-r0 bic_r2-r2_i and_r1-r1-r2_ror_i bic_r2-r1_i
bic_r0-r1_i mov_r2-r1 eor_r1-r0_i sub_r3-r1-r2_lsr_i sub_r0-r1-r3_asr_i add_r1-r0-r1	bic_r0-r1_i eor_r1-r0_i sub_r3-r1-r1_lsr_i sub_r0-r1-r3_asr_i add_r1-r0-r1
mvn_r0-r1 lsl_r2-r3_i and_r2-r2-r0 orr_r0-r2_i tst_r3_i and_ne_r2-r3-r0_ror_i lsr_r3-r2_i	mvn_r0-r1 and_r2-r0-r3_lsl_i orr_r0-r2_i tst_r3_i and_ne_r2-r3-r0_ror_i lsr_r3-r2_i
bic_r0-r1_i tst_r0_i sub_ne_r1-r0-r2_asr_i lsl_r0-r1_i ror_r3-r2-r0 mov_r0-r3	bic_r0-r1_i tst_r0_i sub_ne_r1-r0-r2_asr_i lsl_r0-r1_i ror_r0-r2-r0
sub_r0-r1-r2 rsb_r1-r0-r1 lsl_r2-r3-r1 tst_r2-r1 orr_ne_r3-r1-r2 sub_r3-r3_i	lsl_r1-r3-r2 tst_r2-r1 orr_ne_r3-r1-r2 sub_r3-r3_i
tst_r0-r1 rsb_ne_r2-r1-r2_lsl_i rsb_eq_r2-r0-r3_asr_i rsb_r1-r3-r2 lsr_r3-r1_i lsr_r3-r3_i	tst_r0-r1 rsb_ne_r2-r1-r2_lsl_i rsb_eq_r2-r0-r3_asr_i rsb_r1-r3-r2 lsr_r3-r1_i
lsl_r0-r1_i orr_r1-r0_i bfi_r0-r1_i_i bic_r0-r0_i mov_r1-r0 lsl_r2-r1_i	lsl_r2-r1_i
cmp_r0_i mov_ne_r0-r1 mov_eq_r0-r1 add_r1-r2-r1 tst_r2-r1 mov_eq_r1-r0 add_r2-r1_i add_r2-r3-r2_lsl_i	mov_r0-r1 add_r1-r2-r1 tst_r2-r1 mov_ls_r1-r0 add_r2-r1_i add_r2-r3-r2_lsl_i
asr_r0-r1-r0 cmp_r2-r1 eor_lt_r2-r2-r1 rsb_r0-r0-r2_asr_i mov_r2-r0 bfi_r3-r2_i_i	asr_r0-r1-r0 cmp_r2-r1 eor_lt_r2-r2-r1 rsb_r0-r0-r2_asr_i bfi_r3-r0_i_i
asr_r0-r0-r1 mov_r1-r0 lsl_r2-r1_i mvn_r0-r2 mov_r3-r2 lsr_r3-r1-r3 sub_r1-r0-r3 sub_r2-r3-r1_ror_i	asr_r1-r0-r1 mov_r2-r1_lsl_i lsr_r3-r1-r2 mvn_r0-r2 sub_r1-r0-r3 sub_r2-r3-r1_ror_i
rsb_r0-r1-r0_lsr_i tst_r2_i mvn_ne_r3-r2 mvn_eq_r3-r0 mvn_r1-r3	tst_r2_i rsb_ge_r2-r1-r0_lsr_i mov_r1-r2
mov_r0-r1 add_r1-r0-r2_lsr_i bfi_r3-r2_i_i and_r2-r1-r3_ror_i mov_r0-r3 rsb_r2-r0-r2_lsr_i mvn_r0-r2	bfi_r3-r2_i_i add_r1-r1-r2_lsr_i and_r2-r1-r3_ror_i rsb_r2-r3-r2_lsr_i mvn_r0-r2
and_r0-r0-r1_lsl_i rsb_r2-r0-r1 add_r2-r2-r3_lsl_i bfi_r0-r2_i_i asr_r0-r0-r1 sub_r2-r0_i orr_r2-r0-r2_ror_i	and_r0-r0-r1_lsl_i rsb_r2-r0-r1 bfi_r0-r2_i_i asr_r0-r0-r1 sub_r2-r0_i orr_r2-r0-r2_ror_i
mvn_r0-r1 mov_r2-r3 bfi_r1-r0_i_i bfi_r0-r2_i_i eor_r2-r0-r1_asr_i lsr_r3-r2-r3	mvn_r0-r1 bfi_r0-r3_i_i eor_r2-r0-r1_asr_i lsr_r3-r2-r3
rsb_r0-r1-r2_lsr_i add_r0-r0-r0_lsl_i mov_r2-r1 and_r1-r2-r1_lsl_i and_r2-r1-r0 rsb_r1-r2-r0_lsl_i eor_r3-r1_i	rsb_r0-r1-r2_lsr_i add_r0-r0-r0_lsl_i and_r1-r1-r1_lsl_i and_r2-r1-r0 rsb_r1-r2-r0_lsl_i eor_r3-r1_i
and_r0-r0-r1 tst_r0_i mov_ne_r2-r0 mov_eq_r2-r0 bic_r0-r2_i lsr_r1-r0-r2	and_r0-r0-r1 lsr_r1-r0-r0
tst_r0_i and_eq_r1-r1_i sub_r1-r1-r2_lsr_i add_r0-r1_i rsb_r3-r2-r0 rsb_r3-r1-r3	rsb_r3-r2_i
cmp_r0_i rsb_lt_r0-r0_i rsb_ge_r0-r0-r1_ror_i and_r2-r0-r1 rsb_r0-r2-r0	cmp_r0_i rsb_lt_r0-r0_i rsb_ge_r0-r0-r1_ror_i bic_r0-r0-r1
and_r0-r1-r2_lsl_i mov_r2-r0 bfi_r3-r2_i_i sub_r1-r3-r2_lsl_i orr_r1-r3-r1 sub_r0-r3_i bic_r1-r0-r1 rsb_r2-r1_i	and_r2-r1-r2_lsl_i sub_r1-r3-r2_lsl_i orr_r1-r3-r1 sub_r0-r3_i bic_r1-r0-r1 rsb_r2-r1_i
ror_r0-r0_i rsb_r1-r2_i cmp_r1_i sub_ne_r2-r0_i rsb_r1-r2_i	cmp_r2_i ror_r0-r0_i sub_ne_r2-r0_i rsb_r1-r2_i
orr_r0-r0-r1_lsl_i bic_r2-r0_i rsb_r0-r2_i lsl_r3-r0_i lsl_r0-r3_i sub_r3-r2-r0_asr_i bfi_r3-r3_i_i eor_r0-r3_i	orr_r0-r0-r1_lsl_i bic_r2-r0_i rsb_r0-r2_i lsl_r0-r0_i sub_r3-r2-r0_asr_i bfi_r3-r3_i_i eor_r0-r3_i
mov_r0-r1 asr_r2-r3_i lsl_r2-r2-r0 and_r0-r2_i bfi_r3-r0_i_i eor_r2-r3_i	eor_r2-r3_i orr_r2-r2_i
orr_r0-r1-r0 lsr_r1-r0_i add_r1-r1_i bic_r1-r1_i and_r2-r1_i and_r3-r2_i	orr_r0-r1-r0 lsr_r1-r0_i and_r3-r1_i
cmp_r0-r1 orr_lt_r1-r2-r1 cmp_r0_i eor_eq_r3-r0-r1 orr_r1-r3-r0 bic_r2-r1_i rsb_r3-r2_i	cmp_r0-r1 orr_lt_r1-r2-r1 cmp_r0_i orr_ne_r1-r0-r3 bic_r2-r1_i rsb_r3-r2_i
rsb_r0-r1-r2 lsl_r1-r2-r2 add_r3-r0-r1_asr_i sub_r2-r3-r2 mov_r3-r2 eor_r1-r3-r2	eor_r1-r3-r3
rsb_r0-r0-r1_lsr_i bfi_r1-r2_i_i orr_r0-r0-r1 bic_r0-r0_i orr_r0-r1-r0_asr_i bic_r2-r0_i	rsb_r0-r0-r1_lsr_i bfi_r1-r2_i_i orr_r0-r0-r1 orr_r0-r1-r0_asr_i bic_r2-r0_i
tst_r0_i and_ne_r1-r1_i and_eq_r1-r2-r0_ror_i cmp_r1_i mov_eq_r1-r0 rsb_r2-r1-r2_asr_i orr_r1-r0-r2 and_r3-r1-r0 rsb_r0-r1-r3	tst_r0_i and_ne_r1-r1_i and_eq_r1-r2-r0_ror_i cmp_r1_i mov_eq_r1-r0 rsb_r2-r1-r2_asr_i orr_r1-r0-r2 sub_r0-r0-r1_ror_i
and_r0-r1-r2_ror_i cmp_r1-r0 mvn_cc_r2-r0 mvn_cs_r2-r3 add_r2-r2-r3_lsl_i	mvn_r2-r3 add_r2-r2-r3_lsl_i
eor_r0-r0-r1 and_r2-r1-r0_lsl_i sub_r1-r3-r2 tst_r1_i sub_ne_r3-r3_i mov_r0-r3	tst_r3_i sub_ne_r3-r3_i mov_r0-r3
ror_r0-r1_i add_r1-r0-r0 sub_r2-r0-r3_ror_i orr_r3-r2-r1 bfi_r1-r3_i_i orr_r0-r1_i	ror_r0-r1_i add_r1-r0-r0 rsb_r2-r0-r3_lsr_i bfi_r1-r2_i_i orr_r0-r1_i
tst_r0_i mvn_eq_r1-r0 eor_r2-r2-r1 mov_r0-r2 eor_r0-r1-r0 sub_r2-r0-r1 rsb_r1-r2_i	tst_r0_i mvn_ls_r1-r0 sub_r2-r2-r1 rsb_r1-r2_i
cmp_r0-r1 rsb_cc_r2-r1-r3_asr_i rsb_cs_r2-r3-r2_lsr_i add_r1-r2_i rsb_r1-r0-r1 eor_r0-r1_i eor_r0-r0-r1	mov_r0_i
tst_r0-r1 and_ne_r2-r1-r3_ror_i and_eq_r2-r2-r3_lsl_i mov_r0-r1 bic_r0-r2-r0 orr_r1-r3-r1 eor_r3-r0-r1_asr_i bfi_r0-r3_i_i asr_r1-r0_i	tst_r0-r1 and_ne_r2-r1-r3_ror_i and_eq_r2-r2-r3_lsl_i bic_r0-r2-r1 orr_r1-r3-r1 eor_r3-r0-r1_asr_i bfi_r0-r3_i_i asr_r1-r0_i
cmp_r0-r1 rsb_lt_r2-r0-r3 rsb_ge_r2-r2-r1 bic_r3-r2_i rsb_r3-r1-r3_asr_i	rsb_r2-r2-r1 cmp_r0-r1 rsb_lt_r2-r0-r3 rsb_r3-r1-r2_asr_i
tst_r0-r1 rsb_ne_r1-r2-r3 rsb_eq_r1-r0-r3 ror_r3-r0-r1 eor_r2-r1-r3_lsr_i lsr_r0-r2-r0 bfi_r1-r2_i_i eor_r2-r1-r0 and_r1-r0-r2_asr_i	tst_r0-r1 rsb_ne_r1-r2-r3 rsb_eq_r1-r0-r3 ror_r3-r0-r1 eor_r2-r1-r3_lsr_i lsr_r0-r2-r0 eor_r2-r1-r0 and_r1-r0-r2_asr_i
lsl_r0-r0_i bfi_r1-r0_i_i sub_r0-r1_i mov_r2-r1 and_r1-r1-r2_lsl_i sub_r0-r0-r1_asr_i eor_r0-r0-r1	unk sub_r0-r1_i and_r1-r1-r1_lsl_i sub_r0-r0-r1_asr_i eor_r0-r0-r1
lsl_r0-r1-r2 and_r2-r1-r2_ror_i bfi_r3-r0_i_i bic_r0-r3-r2 tst_r0_i eor_eq_r1-r1-r2 sub_r3-r1_i	lsl_r0-r1-r2 and_r2-r1-r2_ror_i tst_r0_i eor_ls_r1-r1-r2 sub_r3-r1_i
sub_r0-r1-r2_lsl_i sub_r3-r0-r1 orr_r2-r3-r2_ror_i ror_r2-r2_i mov_r0-r2 orr_r2-r0-r2_lsl_i	sub_r0-r1-r2_lsl_i sub_r3-r0-r1 orr_r2-r3-r2_ror_i ror_r2-r2_i orr_r2-r2-r2_lsl_i
sub_r0-r1-r2_asr_i mov_r1-r3 and_r3-r2-r3_lsl_i and_r0-r1-r0 ror_r1-r1-r0 lsr_r0-r3-r1	sub_r0-r1-r2_asr_i and_r0-r0-r3 ror_r1-r3-r0 and_r3-r2-r3_lsl_i lsr_r0-r3-r1
rsb_r0-r1-r2 mov_r2-r0 lsr_r0-r0_i eor_r1-r2-r0 sub_r0-r2-r1_asr_i ror_r1-r0-r0 bic_r1-r1-r0	sub_r2-r2-r1 eor_r1-r2-r2_lsr_i sub_r0-r2-r1_asr_i ror_r1-r0-r0 bic_r1-r1-r0
rsb_r0-r1-r2 lsr_r0-r0_i lsl_r1-r0_i lsl_r0-r3-r1 orr_r0-r0_i lsl_r2-r0_i sub_r3-r0-r2	orr_r0-r3_i sub_r3-r0-r0_lsl_i
cmp_r0-r1 orr_lt_r2-r2_i orr_r1-r2-r0_lsl_i bfi_r3-r1_i_i sub_r3-r3_i ror_r3-r3-r0 rsb_r2-r3_i	bfi_r3-r2_i_i sub_r3-r3_i ror_r3-r3-r0 rsb_r2-r3_i
mvn_r0-r1 eor_r2-r1-r0_lsl_i add_r1-r1-r0 lsl_r3-r0-r2 bic_r0-r3-r1 bfi_r3-r0_i_i bfi_r3-r3_i_i	mvn_r0-r1 lsl_r3-r0-r1 unk
cmp_r0-r1 mov_ne_r1-r0 mov_eq_r1-r2 tst_r0-r1 and_ne_r3-r0_i sub_r2-r2_i sub_r0-r2_i orr_r0-r3-r0	cmp_r0-r1 mov_ne_r1-r0 mov_eq_r1-r2 tst_r0-r1 and_ne_r3-r0_i sub_r0-r2_i orr_r0-r3-r0
cmp_r0-r1 and_ls_r0-r0-r2_lsr_i mvn_r2-r0 add_r1-r2-r3_lsl_i bfi_r2-r1_i_i bic_r2-r2_i mvn_r1-r2	cmp_r0-r1 and_ls_r0-r0-r2_lsr_i orr_r1-r0_i
cmp_r0_i eor_cs_r1-r2-r1_ror_i mov_r2-r1 sub_r0-r3-r2 rsb_r2-r0-r2_ror_i	cmp_r0_i eor_cs_r1-r2-r1_ror_i sub_r0-r3-r1 rsb_r2-r0-r1_ror_i
bic_r0-r1-r2 rsb_r3-r3-r0_lsl_i and_r0-r2-r0 sub_r2-r3-r0 add_r1-r2-r2 add_r0-r1-r3_ror_i sub_r3-r0-r3	bic_r0-r1-r2 rsb_r3-r3-r0_lsl_i add_r3-r3-r3_ror_i
sub_r0-r0-r1_lsl_i and_r2-r0-r2 tst_r0-r2 add_eq_r1-r0_i mov_r2-r1 asr_r3-r2_i	sub_r0-r0-r1_lsl_i tst_r0-r2 add_cs_r1-r0_i asr_r3-r1_i
mov_r0-r1 bfi_r2-r0_i_i add_r3-r2-r2 mov_r0-r3 lsr_r2-r0_i sub_r1-r2-r3	bfi_r2-r1_i_i add_r3-r2-r2 rsb_r1-r3-r3_lsr_i
tst_r0-r1 orr_ne_r2-r3-r2_lsl_i ror_r3-r0-r2 bic_r0-r3_i mov_r1-r0 asr_r3-r1-r0 rsb_r1-r0-r2 eor_r2-r1-r3_lsr_i	tst_r0-r1 orr_ne_r2-r3-r2_lsl_i ror_r3-r0-r2 bic_r0-r3_i asr_r3-r3-r0 rsb_r1-r0-r2 eor_r2-r1-r3_lsr_i
add_r0-r1-r0 bfi_r2-r1_i_i rsb_r3-r2-r0_ror_i rsb_r2-r3-r1 sub_r0-r0-r2 bic_r0-r1-r0 mov_r1-r0	add_r0-r1-r0 bfi_r2-r1_i_i rsb_r3-r2-r0_ror_i rsb_r2-r3-r1 sub_r0-r0-r2 bic_r1-r1-r0
mov_r0-r1 sub_r2-r2_i orr_r3-r2-r0_ror_i add_r1-r3-r1 rsb_r3-r3-r1 eor_r3-r3-r0_lsr_i	eor_r3-r1-r1_lsr_i
bfi_r0-r1_i_i orr_r1-r0_i orr_r2-r0-r1 sub_r3-r1_i and_r3-r1-r3_lsr_i eor_r0-r3-r2	bfi_r0-r1_i_i orr_r1-r0_i sub_r3-r1_i bic_r0-r1-r3_lsr_i
asr_r0-r1_i cmp_r0-r2 sub_cs_r2-r0-r2 bic_r1-r2_i ror_r2-r0_i orr_r3-r2-r1 add_r1-r1-r3	asr_r0-r1_i cmp_r0-r2 sub_cs_r2-r0-r2 bic_r1-r2_i orr_r3-r1-r0_ror_i add_r1-r1-r3
cmp_r0_i rsb_ls_r0-r1-r2_lsr_i rsb_hi_r0-r1-r3_ror_i bic_r0-r0_i bfi_r0-r0_i_i mov_r3-r0 rsb_r2-r0-r3_asr_i	cmp_r0_i rsb_ls_r0-r1-r2_lsr_i rsb_hi_r0-r1-r3_ror_i bic_r0-r0_i rsb_r2-r0-r0_asr_i
tst_r0-r1 eor_eq_r1-r1-r2 add_r2-r2_i mov_r3-r1 sub_r3-r2-r3 bfi_r3-r3_i_i rsb_r0-r3_i	tst_r0-r1 eor_ge_r1-r1-r2 add_r2-r2_i sub_r3-r2-r1 rsb_r0-r3_i
tst_r0-r1 sub_eq_r1-r1_i tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r3 lsl_r3-r3-r2	tst_r0-r1 sub_eq_r1-r1_i tst_r0-r1 lsl_ge_r3-r3-r3 lsl_ne_r3-r3-r0
bic_r0-r1_i tst_r2_i add_eq_r2-r3-r0_lsr_i rsb_r2-r2_i and_r0-r2-r3_ror_i	tst_r2_i add_ge_r2-r3-r1_lsr_i rsb_r2-r2_i and_r0-r2-r3_ror_i
cmp_r0-r1 rsb_ls_r2-r0-r1_ror_i mvn_r3-r2 mvn_r0-r3 orr_r1-r0-r3 sub_r0-r1-r2_ror_i	cmp_r0-r1 rsb_ls_r2-r0-r1_ror_i mvn_r0-r2_ror_i
mov_r0-r1 bfi_r2-r0_i_i rsb_r1-r2_i rsb_r1-r1_i mov_r3-r1 eor_r0-r3_i sub_r0-r3-r0	bfi_r2-r1_i_i sub_r1-r2_i eor_r0-r1_i sub_r0-r1-r0
orr_r0-r1-r0_lsr_i mov_r2-r0 orr_r0-r0-r1_lsl_i cmp_r2-r1 mov_eq_r3-r1 sub_r1-r1-r0 asr_r3-r3-r1	orr_r0-r1-r0_lsr_i cmp_r1-r0 mov_eq_r3-r1 sub_r1-r1-r0 asr_r3-r3-r1
tst_r0-r1 rsb_ne_r2-r3_i rsb_eq_r2-r1_i lsr_r0-r2_i lsl_r2-r0_i mvn_r3-r2	tst_r0-r1 rsb_ne_r2-r3_i rsb_eq_r2-r1_i lsr_r0-r2_i mvn_r3-r0_lsl_i
mvn_r0-r1 mvn_r1-r2 lsr_r2-r1_i mov_r1-r0 add_r0-r1_i eor_r1-r2-r1_lsl_i eor_r3-r1-r0	mvn_r0-r1 mvn_r1-r2 lsr_r2-r1_i eor_r1-r2-r0_lsl_i add_r0-r0_i eor_r3-r1-r0
sub_r0-r1-r2_asr_i sub_r2-r3-r0_asr_i tst_r1-r2 add_ne_r2-r2-r0 rsb_r1-r0-r3_lsr_i mov_r0-r2 eor_r2-r1-r0	sub_r0-r1-r2_asr_i sub_r2-r3-r0_asr_i tst_r1-r2 rsb_r1-r0-r3_lsr_i add_ne_r2-r2-r0 eor_r2-r1-r2
sub_r0-r1_i eor_r0-r0-r2 bic_r0-r0-r2 mvn_r2-r0 sub_r2-r2-r0_ror_i sub_r0-r2-r0_ror_i lsr_r0-r0_i eor_r3-r0_i	sub_r0-r1_i bic_r0-r0-r2 mvn_r2-r0 sub_r2-r2-r0_ror_i sub_r0-r2-r0_ror_i lsr_r0-r0_i eor_r3-r0_i
orr_r0-r1-r2_asr_i asr_r1-r0-r0 mvn_r0-r1 sub_r1-r0_i lsl_r0-r1_i bfi_r1-r0_i_i	orr_r0-r1-r2_asr_i asr_r1-r0-r0 mvn_r0-r1 sub_r1-r0_i bic_r1-r1_i
add_r0-r1-r2_lsr_i orr_r0-r0_i add_r1-r0_i bic_r1-r1_i bfi_r0-r1_i_i orr_r0-r0-r1	add_r0-r1-r2_lsr_i orr_r0-r0_i add_r1-r0_i orr_r0-r0-r1
add_r0-r1-r2 tst_r2-r3 mov_eq_r3-r2 asr_r3-r3_i rsb_r0-r3-r0	add_r0-r1-r2 tst_r2-r3 mov_eq_r3-r2 sub_r0-r0-r3_asr_i
bfi_r0-r1_i_i asr_r2-r0_i orr_r0-r2-r0 add_r1-r0-r0_lsl_i and_r1-r0-r1 rsb_r1-r0-r1_lsr_i rsb_r0-r1_i bic_r1-r0_i	bfi_r0-r1_i_i orr_r0-r0-r0_asr_i add_r1-r0-r0_lsl_i and_r1-r0-r1 rsb_r1-r0-r1_lsr_i rsb_r0-r1_i bic_r1-r0_i
cmp_r0-r1 sub_ne_r1-r2_i mov_r0-r3 bic_r2-r0_i bic_r0-r2_i bic_r2-r1-r0 rsb_r2-r2_i bic_r3-r2_i	cmp_r0-r1 sub_ne_r1-r2_i bic_r0-r3_i bic_r2-r1-r0 rsb_r2-r2_i bic_r3-r2_i
add_r0-r1-r2_ror_i bic_r2-r0_i bfi_r2-r2_i_i mvn_r3-r2 rsb_r0-r3_i orr_r2-r0-r3_lsr_i and_r2-r2-r3 sub_r3-r2-r3_lsl_i	add_r0-r1-r2_ror_i mov_r3-r0_lsr_i mvn_r3-r3_lsl_i rsb_r0-r3_i orr_r2-r0-r3_lsr_i and_r2-r2-r3 sub_r3-r2-r3_lsl_i
and_r0-r1-r0 eor_r2-r1-r3_lsl_i eor_r0-r0_i cmp_r2_i sub_cs_r2-r2_i eor_r2-r2-r0_asr_i add_r0-r2_i	eor_r2-r1-r3_lsl_i cmp_r2_i and_r0-r0-r1 sub_cs_r2-r2_i eor_r2-r2-r0_asr_i add_r0-r2_i
add_r0-r1-r0 bic_r1-r0_i and_r0-r1_i bic_r0-r0_i bfi_r0-r0_i_i eor_r2-r0_i	mov_r2_i
lsr_r0-r1-r1 ror_r1-r2-r0 bfi_r2-r1_i_i and_r0-r3-r2_lsr_i bic_r1-r0_i bic_r1-r1_i bfi_r3-r1_i_i	and_r0-r3-r2_asr_i bic_r1-r0_i bfi_r3-r1_i_i
and_r0-r1-r2_ror_i rsb_r3-r3-r0_ror_i lsl_r0-r3_i sub_r3-r0-r2_lsl_i rsb_r2-r3_i mvn_r3-r2	and_r0-r1-r2_ror_i rsb_r3-r3-r0_ror_i lsl_r0-r3_i sub_r3-r0-r2_lsl_i sub_r3-r3_i
tst_r0-r1 and_ne_r2-r1-r2_lsr_i and_eq_r2-r0-r3_asr_i lsl_r2-r2_i add_r2-r2-r2 mvn_r0-r2 orr_r0-r0_i mvn_r2-r0	tst_r0-r1 and_ne_r2-r1-r2_lsr_i and_eq_r2-r0-r3_asr_i mov_r2-r2_lsl_i mvn_r0-r2_ror_i mvn_r2-r0
rsb_r0-r1_i bic_r2-r1_i rsb_r1-r0-r2_lsl_i eor_r0-r2-r1 and_r3-r1-r0 rsb_r1-r2-r3	rsb_r0-r1_i bic_r2-r1_i rsb_r1-r0-r2_lsl_i bic_r3-r1-r2 rsb_r1-r2-r3
cmp_r0-r1 mvn_ne_r2-r0 rsb_ne_r2-r1-r3 eor_r2-r2-r1 rsb_r2-r0-r2_ror_i add_r2-r2-r2	cmp_r0-r1 rsb_ne_r2-r1-r3 eor_r2-r2-r1 rsb_r2-r0-r2_ror_i add_r2-r2-r2
cmp_r0-r1 and_ls_r2-r0-r1_ror_i and_r0-r3-r2 bfi_r3-r0_i_i add_r3-r3_i bfi_r0-r3_i_i	cmp_r0-r1 and_ls_r2-r0-r1_ror_i and_r0-r3-r2 bfi_r0-r0_i_i
ror_r0-r1_i mvn_r2-r0 lsl_r1-r1_i bfi_r3-r1_i_i and_r0-r2_i rsb_r0-r3-r0	mvn_r2-r1_ror_i unk and_r0-r2_i rsb_r0-r3-r0
cmp_r0_i eor_lt_r1-r1-r0 eor_ge_r1-r2_i sub_r0-r3-r1 add_r3-r1-r0 bfi_r3-r3_i_i	bfi_r3-r3_i_i
tst_r0_i mov_ne_r1-r2 ror_r2-r1_i bic_r3-r2_i mvn_r1-r3 add_r2-r1-r3	unk
tst_r0-r1 mvn_eq_r2-r3 bic_r3-r1-r2 orr_r1-r1_i ror_r1-r1_i and_r3-r1-r3 ror_r1-r3-r3	tst_r0-r1 mvn_eq_r2-r3 bic_r3-r1-r2 orr_r1-r1_i and_r3-r3-r1_ror_i ror_r1-r3-r3
tst_r0_i mvn_ne_r1-r2 rsb_r3-r1_i mvn_r1-r3 add_r2-r2-r1 bic_r2-r2_i	tst_r0_i mvn_ne_r1-r2 sub_r1-r1_i add_r2-r2-r1 bic_r2-r2_i
tst_r0_i sub_eq_r1-r1_i ror_r2-r1-r0 and_r3-r1_i rsb_r1-r2_i sub_r1-r0-r1 add_r0-r3-r1_asr_i rsb_r1-r3-r0	tst_r0_i sub_eq_r1-r1_i ror_r2-r1-r0 rsb_r1-r2_i sub_r1-r0-r1 add_r0-r3-r1_asr_i rsb_r1-r3-r0
mvn_r0-r1 add_r2-r1-r1_ror_i sub_r3-r1-r0 and_r2-r3-r2 rsb_r2-r3-r2 rsb_r1-r2_i	mvn_r0-r1 add_r2-r1-r1_ror_i unk rsb_r2-r3-r2 rsb_r1-r2_i
cmp_r0-r1 mov_cc_r1-r2 mov_cs_r1-r3 cmp_r1-r0 sub_hi_r3-r2_i orr_r3-r3-r1 mov_r2-r3 bfi_r1-r2_i_i	cmp_r0-r1 mov_cs_r1-r3 mov_cc_r1-r2 cmp_r1-r0 sub_hi_r3-r2_i orr_r3-r3-r1 bfi_r1-r3_i_i
tst_r0-r1 add_eq_r1-r2-r1_ror_i lsr_r2-r2_i lsr_r0-r3-r2 mov_r2-r1 add_r3-r3-r2_lsl_i rsb_r3-r0-r3	tst_r0-r1 add_eq_r1-r2-r1_ror_i lsr_r2-r2_i lsr_r0-r3-r2 add_r3-r3-r1_lsl_i rsb_r3-r0-r3
sub_r0-r0-r1 rsb_r2-r1-r0 orr_r0-r2-r1_lsr_i cmp_r1-r3 eor_cs_r1-r2-r1_ror_i add_r0-r2-r0_asr_i orr_r1-r1-r0	sub_r2-r0-r1_lsl_i orr_r0-r2-r1_lsr_i cmp_r1-r3 eor_cs_r1-r2-r1_ror_i add_r0-r2-r0_asr_i orr_r1-r1-r0
bfi_r0-r1_i_i mov_r1-r0 mvn_r2-r1 mvn_r1-r2 mvn_r0-r1 eor_r2-r0_i	bfi_r0-r1_i_i mvn_r0-r0 eor_r2-r0_i
bfi_r0-r1_i_i mvn_r2-r0 sub_r0-r2-r3_lsl_i sub_r3-r2-r0 bic_r1-r3_i bic_r1-r1_i	lsl_r1-r3_i
lsl_r0-r1_i cmp_r0_i orr_ge_r1-r2-r0 bfi_r1-r1_i_i bfi_r1-r1_i_i	lsl_r0-r1_i cmp_r0_i orr_ge_r1-r2-r0 bfi_r1-r1_i_i
mvn_r0-r1 sub_r1-r0_i bic_r2-r1_i eor_r2-r2-r0 mvn_r3-r1 lsl_r2-r2-r3	add_r3-r1_i orr_r0-r3_i eor_r2-r1-r0 lsl_r2-r2-r3
rsb_r0-r1_i add_r1-r2-r2_ror_i tst_r0-r1 mov_eq_r3-r2 mov_r2-r3	rsb_r0-r1_i add_r1-r2-r2_ror_i tst_r0-r1 mov_ne_r2-r3
lsr_r0-r1-r1 add_r0-r1-r0 bic_r2-r0_i and_r1-r2_i asr_r3-r1_i mov_r0-r3	and_r0-r1_i
lsl_r0-r0-r1 rsb_r1-r2_i sub_r3-r0-r1 and_r1-r1-r3 rsb_r1-r3-r1 bfi_r2-r1_i_i	lsl_r0-r0-r1 bic_r1-r0-r2 bfi_r2-r1_i_i
tst_r0_i orr_ne_r1-r2_i orr_eq_r1-r1-r2 bfi_r2-r1_i_i bfi_r2-r2_i_i	tst_r0_i orr_ne_r1-r2_i orr_ge_r1-r1-r2 bfi_r2-r1_i_i
eor_r0-r1_i cmp_r0-r2 orr_ge_r3-r1-r3_asr_i add_r1-r3_i mvn_r0-r3 bic_r2-r1-r0	eor_r0-r1_i cmp_r0-r2 orr_ge_r3-r1-r3_asr_i add_r1-r3_i and_r2-r1-r3
orr_r0-r0_i lsr_r1-r1-r1 cmp_r0_i mvn_cc_r2-r1 eor_r0-r2_i	cmp_r0_i lsr_r1-r1-r1 mvn_ls_r2-r1 eor_r0-r2_i
and_r0-r0-r1 tst_r1-r0 orr_eq_r2-r1-r0 asr_r1-r2-r1 mvn_r0-r1 add_r3-r0_i	tst_r1-r0 and_ge_r2-r1-r1 asr_r1-r2-r1 mvn_r0-r1 add_r3-r0_i
add_r0-r1-r1 bfi_r2-r2_i_i asr_r3-r2_i sub_r1-r0-r3_ror_i rsb_r1-r2-r1_asr_i bfi_r1-r1_i_i	asr_r3-r2_i add_r0-r1-r1 sub_r1-r0-r3_ror_i rsb_r1-r2-r1_asr_i
bfi_r0-r0_i_i mov_r1-r2 tst_r1-r3 mvn_eq_r1-r3 add_r2-r0_i rsb_r0-r1_i add_r1-r0-r2	mov_r1-r2 tst_r1-r3 mvn_eq_r1-r3 add_r2-r0_i rsb_r0-r1_i add_r1-r0-r2
eor_r0-r1-r2_lsl_i ror_r1-r0_i asr_r3-r1_i add_r0-r1_i add_r2-r3-r0 add_r0-r2_i sub_r2-r0_i bic_r3-r2_i	eor_r0-r1-r2_lsl_i ror_r1-r0_i add_r3-r1-r1_asr_i sub_r2-r3_i bic_r3-r2_i
cmp_r0-r1 orr_lt_r1-r2-r3_ror_i orr_ge_r1-r1-r2_lsr_i cmp_r1-r3 mov_hi_r1-r0 asr_r2-r1_i bic_r0-r1-r2	cmp_r0-r1 orr_lt_r1-r2-r3_ror_i orr_ge_r1-r1-r2_lsr_i cmp_r1-r3 mov_hi_r1-r0 bic_r0-r1-r1_asr_i
bic_r0-r1_i add_r0-r2-r0_asr_i orr_r2-r0-r2_lsl_i bfi_r3-r2_i_i mov_r2-r3 eor_r0-r2-r0 eor_r2-r0_i	bic_r0-r1_i add_r0-r2-r0_asr_i bfi_r3-r0_i_i eor_r0-r3-r0 eor_r2-r0_i
sub_r0-r1_i and_r2-r0-r1_ror_i mov_r1-r2 add_r2-r1_i add_r0-r2-r2 rsb_r2-r2-r0_lsr_i	sub_r0-r1_i and_r2-r0-r1_ror_i add_r2-r2_i add_r0-r2-r2 rsb_r2-r2-r0_lsr_i
mov_r0-r1 rsb_r2-r2-r0_lsl_i mov_r3-r2 bfi_r0-r3_i_i bic_r2-r3_i add_r0-r2-r0	mov_r0-r1 rsb_r2-r2-r1_lsl_i bfi_r0-r2_i_i bic_r2-r2_i add_r0-r2-r0
mov_r0-r1 bic_r2-r1-r0 ror_r1-r2-r2 asr_r2-r1_i bfi_r2-r2_i_i rsb_r2-r2_i add_r3-r2_i	mov_r3_i
mov_r0-r1 bfi_r2-r1_i_i add_r3-r2-r0_lsl_i bfi_r0-r2_i_i rsb_r2-r0_i sub_r0-r0-r1 sub_r0-r0-r2 add_r0-r3-r0_asr_i	bfi_r2-r1_i_i add_r3-r2-r1_lsl_i sub_r0-r1_i add_r0-r3-r0_asr_i
lsl_r0-r0_i asr_r1-r1-r2 rsb_r1-r3-r1_lsl_i lsl_r2-r1_i bic_r0-r0-r2 bic_r2-r0-r1 sub_r3-r2-r3	lsl_r0-r0_i asr_r1-r1-r2 rsb_r1-r3-r1_lsl_i bic_r0-r0-r1_lsl_i bic_r2-r0-r1 sub_r3-r2-r3
bic_r0-r1_i lsr_r1-r2_i tst_r0-r1 rsb_eq_r3-r0-r1_lsl_i bic_r1-r3_i bic_r2-r1_i	bic_r0-r1_i lsr_r1-r2_i tst_r0-r1 rsb_ls_r3-r0-r1_lsl_i bic_r2-r3_i
bfi_r0-r0_i_i cmp_r1-r2 sub_cc_r1-r0-r1 rsb_r0-r2-r3_asr_i sub_r0-r1-r0_asr_i mov_r2-r0 eor_r0-r2_i	cmp_r1-r2 sub_cc_r1-r0-r1 rsb_r0-r2-r3_asr_i sub_r0-r1-r0_asr_i eor_r0-r0_i
and_r0-r1-r2 mov_r3-r0 sub_r1-r0_i mov_r0-r3 orr_r1-r1-r3_lsl_i mvn_r2-r0 eor_r0-r1-r2	and_r0-r1-r2 sub_r1-r0_i mvn_r2-r0 orr_r1-r1-r0_lsl_i eor_r0-r1-r2
sub_r0-r0_i orr_r1-r2_i mov_r2-r0 bfi_r2-r2_i_i bic_r1-r1-r2 lsl_r1-r1_i	sub_r0-r0_i orr_r1-r2_i bfi_r0-r0_i_i bic_r1-r1-r0 lsl_r1-r1_i
and_r0-r1-r2_asr_i sub_r1-r3_i and_r2-r1-r0_ror_i orr_r3-r2_i mov_r0-r3 mvn_r1-r0 sub_r0-r1_i mvn_r3-r0	sub_r3-r3_i and_r0-r1-r2_asr_i and_r2-r3-r0_ror_i orr_r3-r2_i add_r3-r3_i
cmp_r0_i rsb_ne_r1-r2-r3 rsb_eq_r1-r3-r0 tst_r1_i orr_ne_r1-r3-r0 asr_r2-r1_i mov_r0-r2 sub_r1-r1-r0_lsr_i eor_r3-r1_i	cmp_r0_i rsb_ne_r1-r2-r3 rsb_eq_r1-r3-r0 tst_r1_i orr_ne_r1-r3-r0 mov_r0-r1_asr_i sub_r1-r1-r0_lsr_i eor_r3-r1_i
tst_r0-r1 sub_ne_r2-r3_i orr_r1-r0-r2 lsl_r1-r1-r3 rsb_r3-r1_i bfi_r1-r3_i_i	tst_r0-r1 sub_ne_r2-r3_i orr_r1-r0-r2 lsl_r1-r1-r3 eor_r1-r1_i
tst_r0_i sub_ne_r1-r0_i lsr_r2-r0_i sub_r3-r0-r2 eor_r1-r3-r1_lsr_i	tst_r0_i sub_ne_r1-r0_i sub_r3-r0-r0_lsr_i eor_r1-r3-r1_lsr_i
tst_r0-r1 eor_eq_r2-r2-r3 ror_r3-r3_i bfi_r1-r1_i_i cmp_r1-r3 and_eq_r0-r2_i eor_r1-r2-r0_ror_i	tst_r0-r1 eor_eq_r2-r2-r3 ror_r3-r3_i cmp_r1-r3 and_eq_r0-r2_i eor_r1-r2-r0_ror_i
cmp_r0_i sub_eq_r1-r2-r1 sub_ge_r1-r3_i mvn_r3-r0 mvn_r2-r1 cmp_r1-r2 mvn_eq_r0-r3 ror_r3-r0-r0	ror_r3-r0-r0
bic_r0-r1-r0 bfi_r2-r2_i_i and_r1-r2-r0 bic_r1-r1-r0 bfi_r1-r1_i_i bfi_r3-r2_i_i lsr_r3-r3-r1 and_r1-r2-r3_lsr_i	bfi_r2-r2_i_i and_r1-r2-r3_lsr_i
eor_r0-r1-r2 mov_r3-r2 add_r1-r0_i bic_r0-r1-r3 orr_r0-r0_i rsb_r0-r0_i	eor_r0-r1-r2 add_r1-r0_i bic_r0-r1-r2 orr_r0-r0_i rsb_r0-r0_i
tst_r0-r1 rsb_eq_r2-r2-r3 add_r2-r2-r1 add_r3-r3-r2_ror_i mov_r2-r3 rsb_r3-r2_i	tst_r0-r1 rsb_ls_r2-r2-r3 add_r2-r2-r1 add_r3-r3-r2_ror_i rsb_r3-r3_i
mov_r0-r1 mov_r1-r2 and_r2-r0-r1 bfi_r3-r3_i_i rsb_r0-r3-r2 mov_r2-r0 sub_r3-r2-r0	rsb_r3-r2-r2
orr_r0-r1_i bic_r2-r2_i mov_r1-r2 cmp_r1-r0 mov_ne_r0-r2 bfi_r2-r0_i_i	bic_r2-r2_i
tst_r0-r1 mov_ne_r1-r0 add_r2-r1_i bic_r2-r2_i bfi_r2-r2_i_i and_r0-r2_i	tst_r0-r1 mov_ne_r1-r0 add_r2-r1_i and_r0-r2_i
add_r0-r1-r1 lsr_r2-r1-r2 cmp_r0-r1 rsb_lt_r0-r3-r2 bfi_r0-r0_i_i	lsr_r2-r1-r2 add_r0-r1-r1 cmp_r0-r1 rsb_lt_r0-r3-r2
tst_r0_i sub_ne_r0-r0-r1 sub_eq_r0-r1_i ror_r2-r3-r0 mov_r3-r2 bfi_r1-r3_i_i mov_r2-r1 orr_r0-r1-r2	tst_r0_i sub_ne_r0-r0-r1 sub_eq_r0-r1_i ror_r3-r3-r0 bfi_r1-r3_i_i mov_r2-r1 orr_r0-r1-r2
lsr_r0-r1_i eor_r1-r1-r2 bfi_r2-r0_i_i ror_r3-r1-r3 lsl_r0-r2-r3 mov_r1-r0 rsb_r0-r1-r0_lsr_i	lsr_r0-r1_i eor_r1-r1-r2 bfi_r2-r0_i_i ror_r3-r1-r3 lsl_r0-r2-r3 rsb_r0-r0-r0_lsr_i
orr_r0-r0-r1 rsb_r2-r2-r0 ror_r2-r2_i bic_r3-r2-r1 bic_r3-r3_i ror_r3-r3_i	orr_r0-r0-r1 rsb_r2-r2-r0 ror_r2-r2_i bic_r3-r2-r1 lsr_r3-r3_i
bfi_r0-r1_i_i add_r0-r0-r0 rsb_r2-r0_i bfi_r0-r1_i_i eor_r0-r2-r0 rsb_r1-r0_i bfi_r3-r1_i_i	bic_r3-r3_i
cmp_r0-r1 sub_eq_r1-r1-r0 bic_r2-r0-r1 eor_r0-r2-r1 lsr_r1-r0_i sub_r1-r0-r1_lsl_i	orr_r0-r0-r1 lsr_r1-r0_i sub_r1-r0-r1_lsl_i
cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r0 bic_r3-r2-r0 lsr_r0-r3_i orr_r1-r0_i bic_r3-r1_i mov_r2-r3 mov_r0-r2	cmp_r0-r1 mov_ge_r2-r0 mov_lt_r2-r3 bic_r3-r2-r0 lsr_r0-r3_i orr_r1-r0_i bic_r3-r1_i mov_r0-r3
tst_r0-r1 and_ne_r2-r0-r2 and_eq_r2-r2-r0 rsb_r0-r0_i eor_r2-r0-r2_asr_i cmp_r2-r1 sub_eq_r1-r3-r1 bic_r3-r1_i	and_r2-r0-r2 rsb_r0-r0_i eor_r2-r0-r2_asr_i cmp_r2-r1 sub_eq_r1-r3-r1 bic_r3-r1_i
add_r0-r1-r1_lsr_i and_r2-r0-r2 rsb_r0-r2-r0 orr_r0-r1-r0 lsr_r1-r0_i mov_r0-r2 and_r0-r1-r0	add_r0-r1-r1_lsr_i and_r2-r0-r2 rsb_r0-r2-r0 orr_r0-r1-r0 and_r0-r2-r0_lsr_i
cmp_r0-r1 rsb_cs_r1-r2_i and_r2-r0-r2_lsl_i sub_r0-r1-r2 bic_r0-r1-r0 sub_r0-r0_i eor_r0-r0_i	cmp_r0-r1 rsb_cs_r1-r2_i and_r2-r0-r2_lsl_i sub_r0-r1-r2 bic_r0-r1-r0 sub_r0-r0_i
tst_r0_i mov_ne_r1-r2 bic_r3-r0_i add_r0-r3_i asr_r0-r0_i bic_r0-r0-r1 mvn_r3-r0	tst_r0_i asr_r0-r0_i mov_ne_r1-r2 bic_r0-r0-r1 mvn_r3-r0
cmp_r0-r1 orr_ls_r2-r1_i sub_r0-r2-r0 rsb_r2-r2-r0_ror_i mov_r1-r2 orr_r2-r2-r1_lsl_i lsl_r0-r2-r0	cmp_r0-r1 orr_ls_r2-r1_i sub_r0-r2-r0 rsb_r2-r2-r0_ror_i orr_r2-r2-r2_lsl_i lsl_r0-r2-r0
tst_r0_i mvn_ne_r1-r0 bic_r2-r1_i bic_r1-r2-r3 lsl_r3-r1-r2 ror_r2-r3_i mvn_r3-r2	tst_r0_i mvn_ne_r1-r0 bic_r2-r1_i bic_r1-r2-r3 lsl_r3-r1-r2 mvn_r3-r3
and_r0-r1-r2_lsl_i lsr_r3-r2-r0 lsr_r0-r3-r0 bfi_r2-r0_i_i eor_r2-r2-r0_lsl_i rsb_r3-r2_i bfi_r2-r3_i_i eor_r1-r2_i	eor_r2-r2-r2_lsl_i bfi_r2-r2_i_i rsb_r3-r2_i bfi_r2-r3_i_i eor_r1-r2_i
cmp_r0-r1 rsb_eq_r2-r2-r0 orr_ls_r2-r1-r0 cmp_r0-r3 orr_ge_r3-r1-r2 rsb_r1-r2-r3 and_r1-r1_i bfi_r0-r1_i_i	cmp_r0-r1 orr_ls_r2-r0-r1 cmp_r0-r3 orr_ge_r3-r1-r2 rsb_r1-r2-r3 and_r1-r1_i bfi_r0-r1_i_i
tst_r0_i mvn_ne_r1-r2 and_r2-r0-r1_ror_i and_r2-r3-r2 bfi_r1-r2_i_i eor_r3-r2-r1 bfi_r2-r3_i_i eor_r3-r2_i	tst_r0_i mvn_ne_r1-r2 and_r2-r0-r1_ror_i and_r2-r3-r2 unk eor_r3-r2_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 orr_r3-r1-r2_ror_i add_r1-r3-r3	mvn_r1-r2 orr_r3-r1-r2_ror_i add_r1-r3-r3
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 mvn_r1-r0 tst_r0-r1 orr_eq_r2-r0-r1_lsl_i bfi_r2-r2_i_i	mvn_r1-r2 orr_r2-r2-r1_lsl_i bfi_r2-r2_i_i
tst_r0-r1 eor_eq_r0-r2-r1_asr_i mov_ne_r0-r3 bic_r3-r0_i orr_r0-r3-r0 lsl_r1-r0_i bfi_r2-r1_i_i	tst_r0-r1 eor_eq_r0-r2-r1_asr_i and_ne_r0-r3-r3 lsl_r1-r0_i bfi_r2-r1_i_i
tst_r0-r1 mvn_ne_r0-r1 rsb_r2-r0_i ror_r0-r0-r2 mov_r2-r0	tst_r0-r1 mvn_ne_r0-r1 rsb_r2-r0_i ror_r2-r0-r2
sub_r0-r1-r0_lsl_i bfi_r2-r0_i_i lsl_r1-r2-r2 eor_r0-r1-r3 sub_r0-r0_i add_r3-r0_i rsb_r0-r3_i	bfi_r2-r1_i_i lsl_r1-r2-r2 eor_r0-r1-r3 sub_r0-r0-r0_lsl_i
tst_r0_i rsb_ne_r1-r2-r1 mvn_r3-r2 sub_r0-r1-r3_lsr_i mvn_r1-r0 eor_r1-r1-r2 and_r0-r1_i	tst_r0_i rsb_ne_r1-r2-r1 mvn_r3-r2 sub_r0-r1-r3_lsr_i eor_r1-r3-r0 and_r0-r1_i
add_r0-r1_i bfi_r1-r0_i_i lsl_r2-r2-r1 add_r3-r2-r1 orr_r1-r3_i orr_r1-r1_i mov_r3-r1	add_r0-r1_i bfi_r1-r0_i_i lsl_r2-r2-r1 add_r3-r2-r1 orr_r3-r3_i
tst_r0-r1 rsb_eq_r1-r2-r1 mov_r3-r1 and_r3-r3_i asr_r2-r3-r3 asr_r1-r2_i bfi_r2-r1_i_i	sub_r2-r0-r0
asr_r0-r1-r1 mov_r2-r0 lsl_r3-r2-r0 rsb_r0-r2-r3 add_r3-r0-r3_asr_i mvn_r1-r3 add_r3-r1_i	asr_r0-r1-r1 lsl_r3-r0-r0 rsb_r0-r0-r3 add_r3-r0-r3_asr_i rsb_r3-r3_i
mvn_r0-r1 rsb_r1-r1-r0_lsl_i bfi_r1-r1_i_i bfi_r0-r1_i_i eor_r0-r2-r0 and_r3-r0_i	mvn_r0-r1 bfi_r0-r1_i_i eor_r0-r2-r0 and_r3-r0_i
mov_r0-r1 bic_r1-r2-r0 asr_r2-r0-r1 bfi_r0-r1_i_i asr_r3-r0_i rsb_r0-r0-r3 sub_r1-r2-r0 eor_r3-r1_i	mov_r0-r1 bic_r1-r2-r0 asr_r2-r0-r1 bfi_r0-r1_i_i rsb_r0-r0-r0_asr_i sub_r1-r2-r0 eor_r3-r1_i
asr_r0-r1_i tst_r0-r2 sub_eq_r1-r0-r3_ror_i mvn_r2-r1 mvn_r3-r2	asr_r0-r1_i tst_r0-r2 sub_eq_r1-r0-r3_ror_i asr_r3-r1_i
cmp_r0_i and_cc_r1-r0_i add_r1-r1-r2_asr_i mov_r0-r1 sub_r0-r1-r0_lsl_i lsr_r2-r0-r1 bic_r0-r2_i	cmp_r0_i and_cc_r1-r0_i add_r1-r1-r2_asr_i sub_r0-r1-r1_lsl_i lsr_r2-r0-r1 bic_r0-r2_i
add_r0-r1_i eor_r2-r0-r1 bic_r1-r3-r2 add_r3-r2-r1 sub_r1-r3_i lsl_r0-r1-r1	add_r0-r1_i eor_r2-r0-r1 orr_r3-r2-r3 sub_r1-r3_i lsl_r0-r1-r1
sub_r0-r1-r0 asr_r2-r0-r3 orr_r0-r2-r3_lsl_i bfi_r1-r0_i_i lsr_r3-r1_i add_r0-r3_i ror_r1-r0_i	lsr_r3-r1_i add_r0-r3_i ror_r1-r0_i
orr_r0-r1-r2_ror_i orr_r2-r1-r0 cmp_r2-r0 mvn_cc_r1-r3 bfi_r0-r1_i_i	orr_r0-r1-r2_ror_i bfi_r0-r1_i_i
sub_r0-r1_i cmp_r2-r1 sub_hi_r1-r0_i mov_r0-r1 bfi_r2-r0_i_i sub_r2-r2-r0	sub_r0-r1_i cmp_r2-r1 sub_hi_r1-r0_i bfi_r2-r1_i_i sub_r2-r2-r1
orr_r0-r1-r2_lsl_i eor_r0-r0-r1 orr_r0-r2-r0 orr_r2-r2_i bfi_r3-r0_i_i add_r1-r3-r2_ror_i orr_r1-r1_i bfi_r3-r1_i_i	bfi_r3-r2_i_i add_r1-r3-r2_ror_i orr_r1-r1_i bfi_r3-r1_i_i
tst_r0-r1 eor_ne_r0-r2-r0_lsl_i bfi_r3-r3_i_i asr_r1-r0_i and_r1-r1-r0 eor_r0-r3-r1_lsr_i bfi_r2-r0_i_i bic_r2-r2_i	tst_r0-r1 eor_ne_r0-r2-r0_lsl_i asr_r1-r0_i and_r1-r1-r0 eor_r0-r3-r1_lsr_i bfi_r2-r0_i_i bic_r2-r2_i
mov_r0-r1 rsb_r0-r2-r0 tst_r0_i add_ne_r1-r0-r0 lsl_r0-r0-r1	rsb_r0-r2-r1 tst_r0_i add_ne_r1-r0-r0 lsl_r0-r0-r1
tst_r0_i mov_eq_r0-r1 mov_r2-r0 mov_r0-r2 rsb_r3-r0_i add_r2-r2-r3	mov_r2_i
cmp_r0_i and_hi_r0-r0_i sub_r1-r1-r0_lsl_i mvn_r2-r1 bic_r2-r2_i mvn_r1-r2 rsb_r2-r1-r2_ror_i bfi_r0-r2_i_i	cmp_r0_i and_hi_r0-r0_i sub_r1-r1-r0_lsl_i unk bfi_r0-r2_i_i
rsb_r0-r1-r2_ror_i bfi_r3-r0_i_i tst_r1-r3 mov_ne_r3-r0 mov_eq_r3-r0 ror_r3-r1-r3	rsb_r0-r1-r2_ror_i ror_r3-r1-r0
mvn_r0-r1 tst_r2_i sub_eq_r1-r3-r1 lsl_r2-r0_i and_r2-r0-r2_lsl_i add_r3-r2-r1_lsr_i	mvn_r0-r1 tst_r2_i sub_eq_r1-r3-r1 and_r2-r0-r0_lsl_i add_r3-r2-r1_lsr_i
tst_r0-r1 add_ne_r2-r2-r1 add_eq_r2-r0_i bfi_r0-r2_i_i bic_r1-r3-r0 asr_r1-r1_i	bic_r1-r3-r0 asr_r1-r1_i
tst_r0-r1 and_ne_r2-r1-r3_asr_i and_eq_r2-r1-r0 ror_r2-r2-r2 lsl_r0-r2_i mov_r2-r0	tst_r0-r1 and_ne_r2-r1-r3_asr_i and_eq_r2-r1-r0
tst_r0-r1 eor_ne_r2-r0-r1 eor_ne_r2-r0-r2_lsl_i bic_r1-r2_i mov_r0-r1 asr_r2-r1-r0 asr_r1-r2-r0 sub_r0-r2-r1 orr_r1-r0-r2_lsl_i	tst_r0-r1 eor_ne_r2-r0-r1 eor_ne_r2-r0-r2_lsl_i bic_r1-r2_i asr_r2-r1-r1 asr_r1-r2-r1 sub_r0-r2-r1 orr_r1-r0-r2_lsl_i
add_r0-r1-r2 tst_r1-r2 rsb_ne_r2-r0-r1 rsb_r1-r2_i asr_r3-r1_i	tst_r2-r1 add_ne_r2-r2_i rsb_eq_r2-r2_i asr_r3-r2_i
and_r0-r0_i orr_r1-r0_i bfi_r2-r1_i_i ror_r0-r2_i lsl_r1-r2_i rsb_r3-r0-r1_lsl_i lsl_r0-r3_i lsr_r3-r0-r1	orr_r2-r2_i ror_r0-r2_i rsb_r3-r0-r2_lsl_i lsl_r3-r3_i
and_r0-r1-r0 mov_r2-r0 tst_r0-r2 eor_ne_r3-r1-r3 lsr_r0-r0-r3	and_r0-r1-r0 eor_r3-r1-r3 lsr_r0-r0-r3
tst_r0-r1 and_eq_r2-r2_i sub_r0-r1-r2 bic_r1-r0_i bfi_r3-r2_i_i sub_r2-r3-r1_lsr_i	tst_r0-r1 and_eq_r2-r2_i sub_r1-r1-r2 bfi_r3-r2_i_i sub_r2-r3-r1_lsr_i
bic_r0-r1_i add_r0-r0-r2 orr_r3-r1-r0 bic_r1-r0-r3 eor_r1-r1-r2 ror_r2-r1_i eor_r1-r1-r2	eor_r1-r2-r2_ror_i
tst_r0_i and_ne_r1-r2-r3_asr_i bfi_r0-r3_i_i bic_r2-r1-r0 bfi_r0-r0_i_i asr_r1-r2-r0 rsb_r3-r1_i lsr_r2-r3-r2 bfi_r1-r2_i_i	tst_r0_i and_ne_r1-r2-r3_asr_i bfi_r0-r3_i_i bic_r2-r1-r0 asr_r1-r2-r0 rsb_r3-r1_i lsr_r2-r3-r2 bfi_r1-r2_i_i
cmp_r0-r1 orr_lt_r2-r3-r2 orr_ge_r2-r2-r3 add_r3-r3_i bfi_r1-r3_i_i add_r3-r2-r1 lsl_r0-r3_i	orr_r2-r3-r2 add_r3-r3_i bfi_r1-r3_i_i add_r3-r2-r1 lsl_r0-r3_i
orr_r0-r1-r0_lsr_i tst_r2_i add_ne_r1-r0-r0 add_r2-r3-r3 ror_r3-r1_i and_r1-r3-r2_lsl_i bic_r1-r1-r3	sub_r1-r0-r0
sub_r0-r1-r2_ror_i mvn_r1-r3 tst_r0-r1 mov_eq_r0-r1 asr_r2-r0_i sub_r1-r2-r1 sub_r3-r2-r1	mvn_r3-r3
eor_r0-r1_i rsb_r2-r0_i cmp_r2_i and_cc_r0-r2_i bic_r1-r0_i	eor_r0-r1_i rsb_r2-r0_i orr_r3-r0-r2_asr_i and_r0-r0-r3_asr_i bic_r1-r0_i
tst_r0-r1 add_eq_r2-r0-r1 cmp_r2-r3 mov_lt_r0-r3 mov_ge_r0-r2 sub_r2-r3-r0	tst_r0-r1 add_eq_r2-r0-r1 cmp_r2-r3 mov_lt_r2-r3 sub_r2-r3-r2
add_r0-r1-r2_asr_i cmp_r2-r1 eor_cc_r3-r2_i bfi_r3-r3_i_i eor_r1-r3-r0 sub_r0-r1_i mov_r3-r0	add_r0-r1-r2_asr_i cmp_r2-r1 eor_cc_r3-r2_i eor_r1-r3-r0 sub_r3-r1_i
rsb_r0-r0-r1 sub_r2-r1_i sub_r2-r2-r0 lsl_r0-r2_i rsb_r2-r0-r2_asr_i bfi_r1-r2_i_i	sub_r0-r0_i ror_r2-r0_i bfi_r1-r2_i_i
tst_r0-r1 sub_ne_r2-r3-r2 mov_r3-r2 bic_r0-r3-r1 bfi_r0-r0_i_i orr_r2-r0_i lsr_r3-r2_i add_r0-r3-r3_lsr_i	tst_r0-r1 sub_ne_r2-r3-r2 bic_r0-r2-r1 orr_r2-r0_i lsr_r3-r2_i add_r0-r3-r3_asr_i
bfi_r0-r1_i_i rsb_r2-r2_i ror_r0-r0-r2 orr_r0-r0_i eor_r1-r1-r0 mvn_r3-r1 and_r3-r3-r1 add_r3-r3_i	mov_r3_i
lsr_r0-r1-r1 bfi_r2-r0_i_i bic_r3-r3-r2 lsl_r0-r3-r2 mov_r2-r0 orr_r0-r2_i	lsr_r0-r1-r1 bfi_r2-r0_i_i bic_r3-r3-r2 lsl_r2-r3-r2 orr_r0-r2_i
cmp_r0_i mov_ls_r1-r2 mov_ne_r1-r2 bic_r3-r2-r1 rsb_r0-r2-r3 bic_r3-r0_i asr_r0-r3_i	rsb_r0-r2_i asr_r0-r0_i
tst_r0-r1 orr_ne_r0-r1-r2 orr_eq_r0-r0-r2_asr_i and_r1-r0_i and_r3-r0_i orr_r0-r3_i eor_r0-r0-r1_lsl_i bfi_r2-r0_i_i asr_r3-r2_i	mov_r3-r2_asr_i orr_r3-r3_i
mvn_r0-r1 sub_r1-r2-r0 bic_r2-r1_i bic_r2-r2_i bfi_r0-r2_i_i ror_r1-r0_i	mvn_r2_i bic_r1-r2-r1_ror_i
mvn_r0-r1 rsb_r2-r1-r3 tst_r2-r0 mov_ne_r2-r0 mov_eq_r2-r0 bfi_r0-r2_i_i	mvn_r0-r1 bfi_r0-r0_i_i
asr_r0-r1-r0 cmp_r2_i add_ge_r2-r3-r0 mov_r1-r2 ror_r3-r2-r0 lsr_r1-r0-r1 sub_r1-r3-r1_lsr_i	cmp_r2_i asr_r0-r1-r0 add_ge_r2-r3-r0 ror_r3-r2-r0 lsr_r1-r0-r2 sub_r1-r3-r1_lsr_i
mvn_r0-r1 ror_r2-r2-r0 and_r3-r2-r0 sub_r0-r1-r3_asr_i mov_r2-r0 add_r3-r0-r2	mvn_r0-r1 ror_r2-r2-r0 and_r3-r2-r0 sub_r0-r1-r3_asr_i add_r3-r0-r0
cmp_r0-r1 mvn_ls_r0-r2 sub_r2-r0_i sub_r0-r2-r3 asr_r3-r0_i rsb_r1-r3_i mov_r3-r1	cmp_r0-r1 mvn_ls_r0-r2 sub_r2-r0_i sub_r0-r2-r3 asr_r3-r0_i rsb_r3-r3_i
asr_r0-r1-r2 bfi_r0-r0_i_i lsl_r0-r0_i bfi_r1-r2_i_i and_r3-r0-r2_lsl_i sub_r0-r1-r3 bfi_r1-r0_i_i asr_r2-r1-r1	bfi_r1-r2_i_i asr_r2-r1-r1
cmp_r0-r1 mov_lt_r2-r3 mov_r3-r2 bfi_r0-r3_i_i sub_r0-r0-r2 rsb_r1-r0_i ror_r2-r1-r0	cmp_r0-r1 mov_lt_r2-r3 bfi_r0-r2_i_i sub_r0-r0-r2 rsb_r1-r0_i ror_r2-r1-r0
tst_r0_i rsb_ne_r0-r0-r1 rsb_eq_r0-r0-r1 cmp_r0-r1 add_ls_r1-r0_i add_hi_r1-r2-r1 mov_r3-r1 lsr_r2-r3-r2	rsb_r0-r0-r1 cmp_r0-r1 add_ls_r1-r0_i add_hi_r1-r1-r2 lsr_r2-r1-r2
cmp_r0-r1 mvn_eq_r0-r1 eor_cc_r0-r1-r2 mvn_r1-r2 eor_r3-r1_i tst_r3-r2 rsb_ne_r0-r2-r0 bfi_r0-r0_i_i bfi_r1-r0_i_i	cmp_r0-r1 mvn_eq_r0-r1 eor_cc_r0-r1-r2 mvn_r1-r2 tst_r2-r2 rsb_ne_r0-r2-r0 bfi_r0-r0_i_i bfi_r1-r0_i_i
tst_r0-r1 mov_ne_r0-r1 bfi_r2-r3_i_i cmp_r0-r2 eor_lt_r0-r3_i bfi_r0-r0_i_i	tst_r0-r1 mov_ne_r0-r1 bfi_r2-r3_i_i cmp_r0-r2 eor_lt_r0-r3_i
lsr_r0-r1-r2 eor_r3-r0-r3 orr_r3-r1-r3_lsr_i cmp_r3_i mvn_ls_r2-r3 lsl_r0-r2_i	orr_r3-r1-r3_asr_i cmp_r3_i mvn_ls_r2-r3 lsl_r0-r2_i
add_r0-r1-r2 rsb_r2-r1-r0_lsr_i eor_r1-r2-r3_lsr_i add_r1-r1-r3_lsl_i rsb_r1-r0-r1 ror_r1-r1_i bfi_r2-r1_i_i	add_r0-r1-r2 rsb_r2-r1-r0_lsr_i eor_r1-r2-r3_lsr_i rsb_r1-r0-r1 ror_r1-r1_i bfi_r2-r1_i_i
tst_r0-r1 sub_ne_r0-r1_i sub_eq_r0-r1-r0 tst_r0-r1 sub_ne_r1-r0_i rsb_r2-r1_i mvn_r3-r2 bfi_r2-r3_i_i	tst_r0-r1 sub_ne_r0-r1_i sub_eq_r0-r1-r0 tst_r0-r1 sub_ne_r1-r0_i rsb_r2-r1_i eor_r2-r2_i
cmp_r0-r1 eor_hi_r0-r1_i bfi_r1-r0_i_i cmp_r2-r0 orr_cs_r2-r1-r0 lsr_r0-r2_i	cmp_r0-r1 eor_hi_r0-r1_i cmp_r2-r0 orr_cs_r2-r1-r0 lsr_r0-r2_i
add_r0-r1-r2_lsl_i mov_r2-r0 sub_r3-r0-r3 ror_r2-r2_i orr_r1-r1-r3 orr_r1-r1_i add_r1-r1-r2 eor_r1-r1-r2	add_r0-r1-r2_lsl_i ror_r2-r0_i sub_r3-r0-r3 orr_r1-r1-r3 orr_r1-r1_i add_r1-r1-r2 eor_r1-r1-r2
cmp_r0_i mov_ge_r0-r1 eor_r2-r1-r0 lsl_r0-r2_i rsb_r0-r0_i eor_r2-r0_i	cmp_r0_i mov_ge_r0-r1 eor_r2-r1-r0 lsl_r0-r2_i rsb_r2-r0_i
cmp_r0-r1 eor_ge_r2-r2_i sub_r3-r0-r2_asr_i lsl_r2-r0-r0 and_r0-r2-r0_asr_i sub_r2-r0-r3_asr_i bfi_r0-r3_i_i add_r1-r0-r2	sub_r3-r0-r2_asr_i lsl_r2-r0-r0 and_r0-r2-r0_asr_i sub_r2-r0-r3_asr_i bfi_r0-r3_i_i add_r1-r0-r2
asr_r0-r1-r2 eor_r1-r1_i mov_r2-r0 mvn_r0-r1 bfi_r1-r0_i_i orr_r3-r1-r2 mvn_r0-r3	mvn_r0-r1_asr-r2 bfi_r1-r1_i_i eor_r2-r1_i bic_r0-r0-r2
mvn_r0-r1 tst_r0-r2 eor_eq_r1-r1-r3_lsr_i mov_r0-r2 lsr_r0-r0-r1	mvn_r0-r1 tst_r0-r2 eor_eq_r1-r1-r3_lsr_i lsr_r0-r2-r1
tst_r0-r1 sub_ne_r2-r0-r3_asr_i sub_eq_r2-r1_i bic_r0-r1-r2 mov_r2-r0	tst_r0-r1 sub_ne_r2-r0-r3_asr_i sub_eq_r2-r1_i bic_r2-r1-r2
lsl_r0-r1_i mov_r2-r0 tst_r2-r0 sub_ne_r0-r0-r1_lsr_i asr_r0-r0_i	lsl_r0-r1_i tst_r0-r0 sub_ne_r0-r0-r1_lsr_i asr_r0-r0_i
tst_r0_i mvn_ne_r1-r0 tst_r0_i and_ne_r0-r1-r0_lsl_i asr_r2-r0-r3 orr_r3-r2-r3_ror_i rsb_r0-r3_i	mvn_r1-r0 tst_r0_i and_ne_r0-r1-r0_lsl_i asr_r2-r0-r3 orr_r3-r2-r3_ror_i rsb_r0-r3_i
tst_r0-r1 eor_ne_r2-r3-r0 eor_eq_r2-r3-r0 cmp_r2_i and_ge_r0-r3-r2 add_r2-r0-r2_lsl_i sub_r0-r2-r0	eor_r0-r0-r3 mov_r0-r0_lsl_i
bic_r0-r1_i rsb_r2-r0-r3 mov_r0-r2 add_r1-r0_i bfi_r2-r1_i_i mvn_r1-r2	bic_r0-r1_i rsb_r2-r0-r3 mvn_r1-r2
orr_r0-r1-r0_lsl_i and_r1-r2_i and_r2-r0-r1 lsr_r0-r1_i orr_r1-r0-r2_ror_i bfi_r2-r0_i_i and_r1-r1-r2	and_r1-r1_i
tst_r0_i mov_eq_r1-r2 bfi_r2-r1_i_i bfi_r2-r2_i_i bic_r2-r2_i eor_r1-r2_i	tst_r0_i mov_eq_r1-r2 bfi_r2-r1_i_i bic_r2-r2_i eor_r1-r2_i
lsl_r0-r1-r0 eor_r2-r0_i mvn_r3-r2 lsl_r2-r3_i bfi_r3-r2_i_i bic_r3-r3_i	lsl_r0-r1-r0 eor_r2-r0_i mvn_r3-r2 bic_r3-r3_i
mvn_r0-r1 add_r2-r3-r0_lsr_i mvn_r1-r0 bic_r3-r1-r3 ror_r2-r2-r3 and_r2-r2_i	mvn_r0-r1 add_r2-r3-r0_lsr_i bic_r3-r1-r3 ror_r2-r2-r3 and_r2-r2_i
bic_r0-r1_i rsb_r0-r2-r0_asr_i cmp_r0_i sub_ne_r3-r0_i sub_eq_r3-r3-r0 bic_r1-r3_i	rsb_r0-r2-r1_asr_i sub_r3-r3-r0 cmp_r0_i sub_ne_r3-r0_i bic_r1-r3_i
cmp_r0-r1 mov_hi_r0-r2 bic_r0-r0-r1 bic_r1-r0_i bic_r3-r1-r2 bfi_r1-r3_i_i add_r0-r1_i	cmp_r0-r1 mov_hi_r0-r2 bic_r0-r0-r1 orr_r0-r0_i
tst_r0-r1 and_ne_r0-r2-r1_asr_i eor_r0-r0-r2_lsl_i rsb_r1-r2-r3_ror_i orr_r0-r1-r0 bic_r2-r0-r1	tst_r0-r1 and_ne_r0-r2-r1_asr_i eor_r0-r0-r2_lsl_i rsb_r1-r2-r3_ror_i bic_r2-r0-r1
orr_r0-r1-r0_asr_i eor_r1-r0_i lsl_r2-r2_i and_r3-r2-r1_asr_i bfi_r1-r3_i_i orr_r2-r1_i	orr_r0-r1-r0_asr_i bic_r2-r0_i eor_r2-r2_i
cmp_r0-r1 mvn_eq_r1-r0 lsl_r2-r0-r1 orr_r3-r2_i bfi_r3-r3_i_i bic_r3-r3_i mvn_r0-r3	cmp_r0-r1 mvn_eq_r1-r0 lsl_r2-r0-r1 bic_r3-r2_i mvn_r0-r3
lsl_r0-r1-r0 eor_r0-r2-r0 and_r0-r0_i and_r2-r1_i mov_r1-r0 bic_r2-r2-r1 asr_r1-r2_i	lsl_r0-r1-r0 eor_r0-r2-r0 and_r2-r1_i bic_r2-r2-r0 asr_r1-r2_i
lsl_r0-r0-r0 bfi_r1-r2_i_i orr_r3-r2-r0_lsl_i rsb_r3-r1-r3_asr_i lsl_r3-r1-r3 mov_r1-r3	lsl_r0-r0-r0 bfi_r1-r2_i_i orr_r3-r2-r0_lsl_i rsb_r3-r1-r3_asr_i lsl_r1-r1-r3
cmp_r0-r1 sub_cs_r2-r3-r2 eor_r3-r2_i asr_r0-r1_i and_r3-r3-r1_lsl_i lsr_r3-r0-r3	cmp_r0-r1 sub_cs_r2-r3-r2 asr_r0-r1_i and_r3-r2-r1_lsl_i lsr_r3-r0-r3
lsl_r0-r0-r1 asr_r2-r0-r0 mvn_r3-r2 eor_r2-r0_i lsr_r2-r3-r2 sub_r0-r2_i and_r2-r0_i	lsl_r0-r0-r1 asr_r2-r0-r0 mvn_r3-r2 eor_r2-r0_i lsr_r2-r3-r2 and_r2-r2_i
lsr_r0-r1-r2 lsl_r1-r3_i cmp_r3-r1 orr_eq_r3-r2-r0 eor_r3-r2-r3_ror_i rsb_r1-r3_i bic_r2-r1_i	lsr_r0-r1-r2 tst_r3-r3 orr_eq_r3-r2-r0 eor_r3-r2-r3_ror_i rsb_r1-r3_i bic_r2-r1_i
asr_r0-r1_i eor_r2-r0-r3 tst_r3_i eor_eq_r3-r0_i bfi_r0-r2_i_i orr_r1-r3-r0 mvn_r3-r1	asr_r0-r1_i tst_r3_i eor_ls_r3-r0_i orr_r1-r3-r0 mvn_r3-r1
tst_r0-r1 mov_ne_r1-r0 bfi_r2-r0_i_i eor_r3-r1-r2_lsr_i sub_r2-r3-r2 mov_r3-r2 add_r1-r3_i	tst_r0-r1 mov_ne_r1-r0 eor_r3-r1-r2_lsr_i bfi_r2-r0_i_i sub_r2-r3-r2 add_r1-r2_i
orr_r0-r1-r2_lsl_i and_r3-r0_i rsb_r2-r0-r3 eor_r0-r2_i rsb_r0-r0-r3_lsl_i sub_r2-r0_i rsb_r0-r2_i	orr_r0-r1-r2_lsl_i and_r3-r0_i rsb_r2-r0-r3 eor_r0-r2_i rsb_r0-r0-r3_lsl_i rsb_r0-r0_i
tst_r0_i rsb_ne_r0-r0_i rsb_eq_r0-r1-r2 bfi_r1-r0_i_i and_r1-r1_i	tst_r0_i rsb_eq_r0-r1-r2 bfi_r1-r0_i_i and_r1-r1_i
mvn_r0-r1 and_r1-r0_i rsb_r2-r1_i orr_r1-r0-r2 bfi_r1-r1_i_i bic_r1-r1_i	mvn_r0-r1 and_r1-r0_i rsb_r2-r1_i orr_r1-r0-r2 bic_r1-r1_i
tst_r0-r1 rsb_ne_r0-r2-r3_asr_i cmp_r0_i orr_ge_r0-r0-r2 mov_r1-r0 eor_r3-r1_i bfi_r1-r3_i_i	tst_r1-r0 rsb_ne_r0-r2-r3_asr_i cmp_r0_i orr_ge_r0-r0-r2 eor_r1-r0_i
sub_r0-r1-r2 orr_r3-r2_i bfi_r2-r3_i_i orr_r0-r1-r0_ror_i ror_r2-r2_i eor_r0-r2-r0	sub_r0-r1-r2 orr_r3-r2_i ror_r2-r3_i orr_r0-r1-r0_ror_i eor_r0-r2-r0
tst_r0_i sub_ne_r1-r0_i lsl_r1-r2-r1 cmp_r2-r1 mov_eq_r0-r1 bfi_r0-r0_i_i	tst_r0_i sub_ne_r1-r0_i lsl_r1-r2-r1 cmp_r2-r1 asr_eq_r0-r1_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 ror_r2-r1-r1 orr_r0-r2-r0_lsr_i bic_r1-r3-r0 and_r1-r1-r3	mvn_r0-r1 ror_r2-r1-r1 orr_r0-r2-r0_lsr_i bic_r1-r3-r0
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 cmp_r2-r3 mov_cc_r2-r0 mov_cs_r2-r0 sub_r2-r3-r2_lsl_i lsr_r3-r2_i	tst_r0_i mvn_ne_r0-r1 mvn_ge_r0-r2 sub_r2-r3-r0_lsl_i lsr_r3-r2_i
eor_r0-r1-r0_ror_i mov_r2-r3 tst_r0_i orr_eq_r3-r3-r2 bfi_r3-r3_i_i	bfi_r3-r3_i_i
tst_r0_i mov_ne_r1-r0 bfi_r2-r1_i_i mvn_r3-r2 bfi_r0-r3_i_i	orr_r1-r0-r1 bfi_r2-r1_i_i mvn_r3-r2 bfi_r0-r3_i_i
cmp_r0-r1 eor_ne_r2-r1-r2_ror_i bfi_r1-r2_i_i rsb_r0-r0-r1 and_r3-r0_i	cmp_r0-r1 eor_ne_r2-r1-r2_ror_i rsb_r0-r0-r2 and_r3-r0_i
tst_r0-r1 mov_ne_r2-r3 orr_ne_r2-r0-r1 mov_r1-r2 bfi_r3-r1_i_i bfi_r0-r2_i_i bic_r3-r0-r3	mvn_r1-r3_ror_i and_r3-r0-r1_lsl_i
eor_r0-r1_i asr_r0-r0_i bic_r1-r0_i and_r1-r1-r0_asr_i mvn_r0-r1 asr_r2-r0_i	asr_r0-r1_i and_r1-r0-r0_asr_i mvn_r2-r1_asr_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 ror_r2-r1_i	mvn_r2-r0_ror_i
ror_r0-r1_i sub_r1-r0_i cmp_r0-r1 sub_eq_r2-r3_i bfi_r0-r2_i_i	ror_r0-r1_i bfi_r0-r2_i_i
lsr_r0-r1-r2 cmp_r0_i mov_cs_r2-r0 bfi_r0-r2_i_i bic_r2-r0_i add_r0-r2_i mvn_r2-r0	lsr_r0-r1-r2 bic_r2-r0_i add_r0-r2_i mvn_r2-r0
and_r0-r1-r2_lsl_i orr_r2-r0_i cmp_r0-r2 eor_cc_r3-r2-r3 mvn_r2-r3	and_r0-r1-r2_lsl_i orr_r2-r0_i eor_r3-r2-r3 mvn_r2-r3
tst_r0-r1 mvn_ne_r0-r2 mvn_ne_r0-r1 and_r0-r2-r0_lsl_i lsr_r0-r0_i add_r1-r0-r1	tst_r0-r1 mvn_ne_r0-r1 and_r0-r2-r0_lsl_i lsr_r0-r0_i add_r1-r0-r1
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r3 orr_r2-r1-r2 cmp_r2-r3 and_ls_r2-r3_i mvn_r0-r2 lsl_r2-r3-r0	orr_r2-r1-r3 cmp_r2-r3 and_ls_r2-r3_i mvn_r0-r2 lsl_r2-r3-r0
tst_r0-r1 mov_ne_r0-r2 ror_r3-r1-r0 mvn_r0-r3 mvn_r1-r0 bic_r3-r1-r0 eor_r3-r3-r1_ror_i	tst_r0-r1 mov_ne_r0-r2 ror_r3-r1-r0 eor_r3-r3-r3_ror_i
cmp_r0_i mov_ge_r1-r2 rsb_r0-r1-r3_ror_i bfi_r2-r2_i_i add_r1-r0-r2_ror_i lsl_r1-r1-r1 and_r2-r1_i	cmp_r0_i mov_ge_r1-r2 rsb_r0-r1-r3_ror_i add_r1-r0-r2_ror_i lsl_r1-r1-r1 and_r2-r1_i
add_r0-r1_i bfi_r1-r0_i_i and_r2-r1_i asr_r2-r2_i and_r3-r2-r1 eor_r3-r1-r3_ror_i	bfi_r1-r1_i_i mov_r3-r1
rsb_r0-r1_i bfi_r1-r0_i_i mvn_r0-r2 add_r3-r1-r1_asr_i rsb_r2-r0-r3 bic_r0-r2_i asr_r3-r0-r2	rsb_r0-r1_i bfi_r1-r0_i_i mvn_r0-r2 add_r3-r1-r1_asr_i rsb_r2-r0-r3 asr_r3-r2-r2
eor_r0-r1-r0_lsl_i and_r2-r0-r2_ror_i bfi_r2-r2_i_i add_r0-r2-r2 orr_r1-r0_i mov_r0-r1 lsr_r0-r0_i	eor_r0-r1-r0_lsl_i and_r2-r0-r2_ror_i add_r0-r2-r2 lsr_r0-r0_i
cmp_r0-r1 add_lt_r2-r2-r0_lsr_i add_ge_r2-r1-r1 mov_r1-r2 rsb_r3-r3-r1 sub_r0-r3_i sub_r1-r1-r0_lsr_i sub_r0-r1-r2	cmp_r0-r1 add_r2-r2-r0_lsr_i add_ge_r2-r1-r1 rsb_r3-r3-r2 sub_r0-r3_i sub_r1-r2-r0_lsr_i sub_r0-r1-r2
bfi_r0-r1_i_i bic_r1-r0_i lsl_r2-r3_i tst_r2-r0 eor_ne_r3-r1-r3 bfi_r2-r3_i_i	lsl_r2-r3_i bfi_r2-r3_i_i
bfi_r0-r1_i_i eor_r2-r0-r3 bfi_r2-r2_i_i bfi_r0-r0_i_i mvn_r1-r2 bic_r0-r0-r1	bfi_r0-r1_i_i eor_r2-r0-r3 bfi_r0-r0_i_i and_r0-r0-r2
tst_r0-r1 eor_ne_r0-r2-r0 bfi_r0-r0_i_i mov_r1-r0 add_r3-r2-r1_lsr_i orr_r2-r0-r3 orr_r3-r2_i lsr_r1-r3-r0	tst_r0-r1 eor_ne_r0-r2-r0 bfi_r0-r0_i_i add_r3-r2-r0_lsr_i orr_r2-r0-r3 orr_r3-r2_i lsr_r1-r3-r0
sub_r0-r1-r2 tst_r0-r1 add_ne_r1-r0-r3 sub_r1-r1_i sub_r1-r1_i	sub_r0-r1-r2 tst_r0-r1 add_ne_r1-r0-r3 sub_r1-r1_i
cmp_r0-r1 mvn_cc_r2-r3 mvn_cs_r2-r1 orr_r2-r0-r2 mov_r1-r2 lsl_r2-r1_i	cmp_r0-r1 mvn_r2-r3 mvn_cs_r2-r1 orr_r2-r0-r2 lsl_r2-r2_i
orr_r0-r1-r2_lsl_i and_r0-r2-r0_ror_i sub_r1-r2_i sub_r0-r0_i lsl_r2-r1_i add_r3-r0-r2	orr_r0-r1-r2_lsl_i and_r0-r2-r0_ror_i sub_r1-r2_i sub_r0-r0_i add_r3-r0-r1_lsl_i
orr_r0-r1-r2_lsr_i eor_r2-r3-r0_ror_i sub_r2-r2-r0_asr_i ror_r3-r0_i and_r1-r3-r2 mov_r3-r1 rsb_r2-r1-r3 mov_r1-r2	eor_r1-r3-r3
ror_r0-r1-r0 mvn_r2-r1 add_r1-r2-r0_lsl_i bfi_r1-r1_i_i lsr_r3-r1_i mvn_r1-r3 sub_r3-r1_i orr_r1-r3_i	mvn_r2-r1 ror_r0-r1-r0 add_r1-r2-r0_lsl_i mvn_r1-r1_lsr_i sub_r3-r1_i orr_r1-r3_i
cmp_r0-r1 eor_cc_r1-r2-r0 eor_cs_r1-r2-r1_lsl_i and_r2-r0-r1 mov_r3-r2 add_r2-r3-r2 bfi_r1-r2_i_i	cmp_r0-r1 eor_cc_r1-r2-r0 eor_cs_r1-r2-r1_lsl_i and_r2-r0-r1 unk bfi_r1-r2_i_i
eor_r0-r1-r2 orr_r2-r0-r1_ror_i bic_r1-r0-r3 rsb_r0-r2-r1 lsl_r0-r0-r3 mvn_r3-r0 orr_r2-r0-r3	mvn_r2_i
cmp_r0-r1 sub_ne_r2-r1-r3 and_r1-r2-r1_lsr_i bfi_r0-r1_i_i lsl_r2-r0_i lsl_r3-r2_i	cmp_r0-r1 sub_ne_r2-r1-r3 and_r1-r2-r1_lsr_i bfi_r0-r1_i_i lsl_r3-r0_i
orr_r0-r1-r2 mvn_r2-r3 tst_r3-r2 eor_ne_r0-r0_i eor_eq_r0-r0_i eor_r2-r0_i	orr_r2-r2-r1
bfi_r0-r1_i_i lsr_r1-r0_i sub_r2-r1-r2 bic_r0-r3-r1 tst_r1-r0 mvn_eq_r1-r2 add_r3-r2-r1_ror_i	rsb_r2-r2-r0_lsr_i mvn_r1-r2 add_r3-r2-r1_ror_i
cmp_r0-r1 sub_cc_r1-r2-r3_lsl_i sub_cs_r1-r1-r3 orr_r0-r3-r1 mov_r1-r0 and_r0-r0-r1_ror_i	cmp_r0-r1 sub_cc_r1-r2-r3_lsl_i sub_cs_r1-r1-r3 orr_r0-r3-r1 and_r0-r0-r0_ror_i
and_r0-r1-r2_asr_i bic_r2-r1-r2 bic_r3-r0_i mvn_r1-r2 bic_r1-r3-r1 and_r1-r3-r1 sub_r0-r1_i	and_r0-r1-r2_asr_i bic_r3-r0_i bic_r2-r3-r2 sub_r0-r2_i
tst_r0_i orr_eq_r0-r0-r1_asr_i bic_r1-r0_i bfi_r2-r1_i_i mov_r0-r2 and_r2-r0_i bic_r0-r0-r2 rsb_r0-r0-r2_lsr_i	tst_r0_i orr_eq_r0-r0-r1_asr_i bfi_r2-r0_i_i mov_r0-r2 and_r2-r0_i sub_r0-r2-r0
and_r0-r1-r2_asr_i mvn_r2-r3 tst_r2-r0 mvn_eq_r1-r2 and_r3-r2-r1_lsl_i bic_r1-r3_i	and_r0-r1-r2_asr_i mvn_r2-r3 tst_r2-r0 mvn_eq_r1-r2 and_r1-r2-r1_lsl_i
cmp_r0_i and_ne_r0-r1-r2_ror_i and_eq_r0-r1-r0_ror_i lsr_r3-r0_i add_r1-r2-r3 mov_r2-r1	cmp_r0_i and_ne_r0-r1-r2_ror_i and_eq_r0-r1-r0_ror_i add_r2-r2-r0_lsr_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r0 bfi_r1-r1_i_i add_r3-r1_i bic_r1-r0_i add_r1-r3-r1 bfi_r3-r1_i_i bic_r3-r3-r0	tst_r0-r1 add_r3-r0_i add_ne_r3-r2_i bfi_r3-r3_i_i bic_r3-r3-r0
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r3 lsr_r1-r3-r1 and_r1-r1_i bfi_r1-r1_i_i bfi_r3-r1_i_i bic_r2-r3-r1	tst_r0_i mov_ne_r1-r2 mov_eq_r1-r3 lsr_r1-r3-r1 and_r1-r1_i bfi_r3-r1_i_i bic_r2-r3-r1
lsl_r0-r0_i mov_r1-r0 ror_r0-r2_i eor_r2-r1_i add_r0-r0-r1 ror_r1-r2_i add_r2-r1-r0_ror_i	lsl_r1-r0_i ror_r0-r2_i eor_r2-r1_i add_r0-r0-r1 ror_r1-r2_i add_r2-r1-r0_ror_i
tst_r0-r1 and_eq_r2-r1-r0_lsl_i tst_r1-r2 eor_ne_r1-r3-r1 eor_eq_r1-r1-r3_lsl_i bic_r0-r1_i mov_r1-r0	tst_r0-r1 and_eq_r2-r1-r0_lsl_i tst_r1-r2 eor_ne_r1-r3-r1 eor_eq_r1-r1-r3_lsl_i bic_r1-r1_i
sub_r0-r0-r1_lsr_i bic_r2-r0_i asr_r2-r2_i eor_r2-r2_i mvn_r1-r2 lsl_r3-r1_i orr_r1-r3-r2_asr_i	sub_r0-r0-r1_lsr_i asr_r2-r0_i eor_r2-r2_i mvn_r1-r2 lsl_r3-r1_i orr_r1-r3-r2_asr_i
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r2 tst_r3-r0 sub_eq_r0-r2-r3 add_r1-r1-r0_lsr_i	mvn_r1-r2 tst_r3-r0 sub_eq_r0-r2-r3 add_r1-r1-r0_lsr_i
tst_r0-r1 eor_eq_r2-r3-r2 orr_eq_r2-r3_i lsr_r3-r3-r2 bfi_r3-r3_i_i	tst_r0-r1 orr_ge_r2-r3_i lsr_r3-r3-r2 bfi_r3-r3_i_i
cmp_r0-r1 eor_lt_r2-r3-r2 eor_ge_r2-r0-r2 cmp_r1-r3 rsb_ne_r3-r2-r0_ror_i rsb_eq_r3-r3-r2 add_r0-r3-r3 mvn_r1-r0	cmp_r0-r1 eor_lt_r2-r3-r2 eor_ge_r2-r0-r2 cmp_r1-r3 rsb_ne_r3-r2-r0_ror_i rsb_eq_r3-r3-r2 mvn_r1-r3_lsl_i
cmp_r0-r1 mvn_ge_r2-r0 bic_r0-r2_i bic_r1-r0-r1 lsr_r3-r1_i mvn_r0-r3 add_r3-r0_i	cmp_r0-r1 mvn_ge_r2-r0 bic_r1-r2-r1 mvn_r0-r1_lsr_i add_r3-r0_i
tst_r0-r1 rsb_eq_r0-r2-r3_asr_i tst_r3-r0 rsb_eq_r0-r0_i lsl_r2-r0-r1 bfi_r1-r2_i_i orr_r1-r1_i sub_r3-r1_i	orr_r1-r1_i sub_r3-r1_i
bfi_r0-r1_i_i ror_r0-r0_i bic_r2-r0_i sub_r3-r2-r0 lsr_r1-r3_i bic_r2-r1-r3	lsr_r0-r0_i bic_r2-r0_i sub_r3-r2-r0 eor_r2-r3-r3_asr_i
bfi_r0-r1_i_i bic_r0-r0_i mvn_r2-r1 rsb_r3-r0_i add_r2-r3-r2_asr_i lsl_r2-r2-r0 bic_r3-r2_i bfi_r2-r3_i_i	bfi_r0-r1_i_i bic_r0-r0_i mvn_r2-r1 rsb_r3-r0_i add_r2-r3-r2_asr_i lsl_r4-r2-r0 bic_r2-r4_i
orr_r0-r0_i asr_r1-r0_i bfi_r2-r1_i_i ror_r3-r2_i eor_r1-r3-r2_lsl_i eor_r0-r3-r1 mvn_r3-r2 orr_r0-r3-r0	asr_r1-r0_i bfi_r2-r1_i_i mov_r0-r2_lsl_i unk
tst_r0_i mov_eq_r0-r1 tst_r2-r0 orr_ne_r1-r0_i and_r0-r1-r2_lsr_i bic_r2-r1-r0	tst_r0_i mov_eq_r0-r1 tst_r2-r0 orr_ne_r1-r0_i bic_r2-r1-r2_lsr_i
cmp_r0-r1 mvn_cc_r0-r1 and_r2-r1-r0 orr_r2-r2_i mov_r1-r2 mvn_r2-r1 bic_r3-r2_i	cmp_r0-r1 mvn_cc_r0-r1 and_r2-r1-r0 orr_r2-r2_i mvn_r2-r2 bic_r3-r2_i
mov_r0-r1 tst_r2-r0 mvn_ne_r3-r2 bic_r2-r3-r0 lsl_r3-r2_i	tst_r2-r1 mvn_ne_r3-r2 bic_r2-r3-r1 lsl_r3-r2_i
mvn_r0-r1 tst_r2_i mvn_ne_r1-r0 mvn_eq_r1-r0 add_r3-r1-r0 bic_r1-r3_i	mvn_r1_i
tst_r0-r1 rsb_eq_r2-r2-r3 lsr_r3-r3-r0 bfi_r1-r3_i_i eor_r2-r2-r1 eor_r2-r2_i mov_r3-r2 orr_r3-r3_i	tst_r0-r1 rsb_eq_r2-r2-r3 lsr_r3-r3-r0 bfi_r1-r3_i_i eor_r2-r2-r1 eor_r3-r2_i orr_r3-r3_i
eor_r0-r1_i sub_r0-r0-r2_lsl_i eor_r2-r3_i and_r1-r2-r3 and_r2-r2-r1 bic_r1-r0-r2	eor_r0-r1_i sub_r0-r0-r2_lsl_i bic_r2-r3_i bic_r1-r0-r2
tst_r0_i rsb_eq_r1-r2_i sub_r2-r1-r0 mvn_r1-r3 add_r1-r3-r1 sub_r1-r1-r2	tst_r0_i rsb_eq_r1-r2_i sub_r2-r1-r0 mvn_r1-r2_ror_i
tst_r0-r1 mvn_eq_r1-r0 lsr_r2-r1_i lsr_r3-r1-r2 add_r2-r3_i mov_r0-r2	tst_r0-r1 mvn_eq_r1-r0 lsr_r2-r1_i lsr_r3-r1-r2 add_r0-r3_i
bic_r0-r1-r0 sub_r2-r3-r2_lsl_i tst_r2-r0 sub_eq_r1-r2_i rsb_r3-r1_i bfi_r0-r3_i_i mvn_r2-r0	bic_r0-r1-r0 sub_r2-r3-r2_lsl_i tst_r2-r0 sub_eq_r1-r2_i bfi_r0-r1_i_i mvn_r2-r0
mvn_r0-r1 tst_r1-r2 rsb_ne_r2-r3-r0_lsr_i rsb_eq_r2-r0-r3_asr_i lsl_r0-r0_i add_r1-r2-r0_lsl_i	mvn_r0-r1 tst_r1-r2 rsb_ne_r2-r3-r0_lsr_i rsb_eq_r2-r0-r3_asr_i add_r1-r2-r0_lsl_i
mov_r0-r1 rsb_r0-r2-r0_lsl_i sub_r1-r2-r0_ror_i cmp_r2-r1 mov_cc_r3-r1 mov_r0-r3	rsb_r0-r2-r1_lsl_i sub_r1-r2-r0_ror_i cmp_r2-r1 mov_cc_r3-r1 mov_r0-r3
mov_r0-r1 sub_r2-r1_i tst_r0-r1 mov_ne_r3-r0 mov_eq_r3-r2 bic_r1-r3_i	rsb_r0-r1-r1_lsr_i unk bic_r1-r1_i
orr_r0-r1-r2_lsr_i bic_r1-r2_i eor_r3-r1_i bfi_r3-r3_i_i orr_r3-r2-r3 rsb_r0-r0_i add_r0-r3-r0 eor_r1-r0-r2	orr_r0-r1-r2_lsr_i bic_r3-r2_i bfi_r3-r3_i_i orr_r3-r2-r3 rsb_r0-r0_i add_r0-r3-r0 eor_r1-r0-r2
lsl_r0-r1_i bfi_r2-r0_i_i tst_r0_i orr_eq_r2-r2-r0_ror_i bfi_r2-r2_i_i sub_r2-r3-r2	mov_r0-r1_lsl_i orr_r2-r2-r0_lsr_i bfi_r2-r2_i_i sub_r2-r3-r2
mov_r0-r1 cmp_r2-r1 mov_ne_r1-r0 mov_eq_r1-r2 bfi_r1-r1_i_i	bfi_r1-r1_i_i
rsb_r0-r1-r0 bic_r0-r1-r0 lsl_r2-r1_i sub_r2-r0-r2 rsb_r1-r2_i eor_r3-r1-r0	rsb_r0-r1-r0 bic_r0-r1-r0 sub_r2-r0-r1_lsl_i rsb_r1-r2_i eor_r3-r1-r0
sub_r0-r1-r2_lsl_i tst_r0-r3 sub_ne_r1-r3-r0_asr_i orr_r2-r2-r1_asr_i orr_r1-r2-r0 bic_r1-r1-r0	sub_r0-r1-r2_lsl_i tst_r3-r0 sub_ne_r1-r3-r0_asr_i orr_r2-r2-r1_asr_i bic_r1-r2-r0
cmp_r0_i add_ls_r0-r0_i add_hi_r0-r0-r0_ror_i eor_r1-r0-r2_asr_i asr_r3-r0-r1 bic_r3-r3_i lsr_r1-r3_i orr_r3-r1-r2	cmp_r0_i add_ne_r0-r0-r0_ror_i eor_r1-r0-r2_asr_i asr_r3-r0-r1 orr_r3-r2-r3_lsr_i
tst_r0_i rsb_eq_r1-r1-r0_lsr_i mvn_r2-r1 mvn_r3-r2 and_r3-r2-r3 bic_r0-r3_i eor_r2-r0_i	mov_r2_i
eor_r0-r1-r0_asr_i mov_r2-r0 bic_r3-r0_i cmp_r2-r3 orr_eq_r2-r3-r0_ror_i bic_r1-r2_i	eor_r0-r1-r0_asr_i mov_r2-r0 tst_r0_i orr_ls_r2-r0-r0_ror_i bic_r1-r2_i
bfi_r0-r1_i_i bfi_r2-r0_i_i asr_r1-r0_i asr_r1-r1_i tst_r1-r2 rsb_eq_r0-r2_i bfi_r0-r0_i_i	bfi_r0-r1_i_i bfi_r2-r0_i_i asr_r1-r0_i tst_r1-r2 rsb_eq_r0-r2_i bfi_r0-r0_i_i
cmp_r0-r1 rsb_cs_r2-r1-r3 mvn_r1-r2 add_r0-r1-r1_lsl_i bic_r2-r0-r3 mvn_r1-r2	cmp_r0-r1 rsb_cs_r2-r1-r3 mvn_r1-r2 add_r0-r1-r1_lsl_i unk
and_r0-r0_i bfi_r1-r0_i_i mov_r2-r1 mov_r3-r2 lsr_r3-r3_i bfi_r1-r3_i_i rsb_r1-r1_i	unk ror_r3-r1_i bfi_r1-r3_i_i rsb_r1-r1_i
cmp_r0_i eor_ne_r1-r1-r2 orr_r2-r3-r1 mvn_r0-r2 mov_r3-r0 ror_r1-r3_i	cmp_r0_i eor_ne_r1-r1-r2 orr_r2-r1-r3 mvn_r1-r2_ror_i
cmp_r0_i orr_lt_r0-r0-r1_lsl_i and_r2-r0-r1_asr_i tst_r2_i mov_eq_r3-r1 orr_r3-r1-r3_asr_i	and_r2-r0-r1_lsr_i tst_r2_i mov_ge_r3-r1 orr_r3-r1-r3_asr_i
sub_r0-r0-r1 cmp_r1-r2 rsb_cs_r0-r3-r0_ror_i mov_r2-r0 rsb_r0-r2-r0 bfi_r1-r0_i_i mvn_r0-r1	mvn_r1-r1_lsl_i orr_r0-r1_i
bic_r0-r1-r2 orr_r1-r0_i and_r3-r1_i bfi_r1-r3_i_i orr_r0-r1-r3_ror_i eor_r3-r0-r3 bic_r0-r0-r3 bfi_r0-r0_i_i	mov_r0_i
sub_r0-r1_i orr_r1-r0-r2 bic_r2-r0-r3 add_r1-r1-r2 sub_r2-r1-r2 orr_r2-r1-r2 bfi_r1-r2_i_i bfi_r1-r1_i_i	sub_r0-r1_i bic_r1-r0-r3 orr_r2-r0-r2 add_r1-r1-r2 bfi_r1-r2_i_i bfi_r1-r1_i_i
tst_r0-r1 eor_ne_r1-r2-r1 eor_eq_r1-r0-r1 rsb_r1-r0-r1 bic_r3-r1_i eor_r0-r3-r1	tst_r0-r1 eor_ne_r1-r2-r1 sub_ne_r1-r1-r0 and_r0-r1_i
tst_r0-r1 add_ne_r0-r1_i add_eq_r0-r1-r1_lsr_i bic_r2-r0-r1 eor_r3-r2_i mov_r1-r3 asr_r2-r1_i	tst_r0-r1 add_ne_r0-r1_i add_eq_r0-r1-r1_lsr_i bic_r2-r0-r1 asr_r2-r2_i
tst_r0-r1 mvn_eq_r2-r3 mvn_eq_r2-r0 mvn_r3-r1 orr_r0-r2-r3 rsb_r0-r0-r3	tst_r0-r1 mvn_r3-r1 mvn_eq_r2-r0 orr_r0-r2-r3 rsb_r0-r0-r3
mov_r0-r1 ror_r2-r3_i eor_r3-r2_i rsb_r0-r3-r0_lsr_i orr_r2-r2_i bic_r3-r0-r2 bic_r3-r1-r3	ror_r2-r3_i eor_r3-r2_i rsb_r0-r3-r1_lsr_i orr_r2-r2_i bic_r3-r0-r2 bic_r3-r1-r3
ror_r0-r1-r1 and_r1-r1-r0_lsl_i orr_r0-r1_i orr_r0-r0_i orr_r2-r1_i orr_r0-r0_i mvn_r3-r2 add_r1-r3-r0	mov_r1_i
cmp_r0-r1 orr_hi_r0-r2_i orr_r0-r0-r3 orr_r3-r3-r0_lsr_i orr_r3-r3-r0 bic_r0-r3_i rsb_r0-r3-r0_ror_i orr_r0-r0_i add_r0-r3-r0	cmp_r0-r1 orr_hi_r0-r2_i orr_r0-r0-r3 orr_r3-r0-r0_lsr_i bic_r0-r3_i rsb_r0-r3-r0_ror_i orr_r0-r0_i add_r0-r3-r0
cmp_r0-r1 and_hi_r1-r2_i sub_eq_r1-r2_i and_r0-r2_i and_r1-r1-r0_lsr_i	and_r1-r2_i
bfi_r0-r1_i_i asr_r2-r1_i bfi_r3-r0_i_i and_r1-r3-r2 bfi_r3-r1_i_i mov_r0-r3	bfi_r3-r0_i_i and_r1-r0-r1_ror_i bfi_r3-r1_i_i mov_r0-r3
tst_r0-r1 orr_eq_r2-r1_i eor_r2-r3-r2_lsr_i bfi_r0-r2_i_i ror_r3-r2_i and_r1-r3-r2_asr_i and_r1-r0-r1_lsl_i	tst_r0-r1 orr_eq_r2-r1_i eor_r2-r3-r2_lsr_i lsr_r3-r2_i and_r1-r3-r2_asr_i and_r1-r0-r1_lsl_i
rsb_r0-r1-r2 ror_r2-r1-r0 bfi_r0-r2_i_i orr_r1-r0_i lsl_r3-r1_i lsl_r0-r0-r3	rsb_r0-r1-r2 ror_r2-r1-r0 bfi_r0-r2_i_i
tst_r0_i rsb_ne_r0-r0_i sub_r1-r2_i rsb_r3-r0-r1 mvn_r1-r3 bfi_r1-r1_i_i	tst_r0_i rsb_ne_r0-r0_i sub_r1-r2_i rsb_r3-r0-r1 mvn_r1-r3
bfi_r0-r1_i_i mov_r2-r3 sub_r2-r2-r0 orr_r1-r0_i orr_r3-r1-r2 mov_r2-r3	bfi_r0-r1_i_i sub_r2-r3-r0 orr_r1-r2_i orr_r2-r1-r0
tst_r0_i mov_eq_r1-r2 mov_r3-r1 ror_r1-r1-r3 bic_r3-r1_i add_r2-r3_i bfi_r0-r2_i_i	tst_r0_i mov_eq_r1-r2 ror_r1-r1-r1 bic_r3-r1_i add_r2-r3_i bfi_r0-r2_i_i
mov_r0-r1 and_r2-r0_i lsr_r1-r2_i rsb_r1-r1-r3_lsr_i sub_r3-r3-r1 asr_r0-r3_i	sub_r3-r3-r3_lsr_i asr_r0-r3_i
cmp_r0-r1 add_ls_r0-r2-r2 add_hi_r0-r2-r2 and_r3-r2-r0 mov_r2-r3	and_r2-r2-r2_lsl_i
cmp_r0-r1 and_lt_r2-r3_i and_ge_r2-r0-r3 sub_r2-r2_i mov_r1-r2 orr_r2-r1-r2	and_r2-r0-r3 cmp_r0-r1 and_lt_r2-r3_i sub_r2-r2_i
eor_r0-r1_i bfi_r2-r3_i_i orr_r3-r2-r3 sub_r1-r0-r3 bfi_r3-r1_i_i ror_r2-r3_i add_r2-r2_i	bfi_r2-r3_i_i orr_r3-r2-r3 sub_r1-r1-r3 bfi_r3-r1_i_i ror_r2-r3_i add_r2-r2_i
bic_r0-r1-r2 orr_r1-r0_i bfi_r3-r1_i_i asr_r0-r3_i lsl_r2-r0_i mvn_r1-r2 add_r2-r3-r1_lsl_i add_r3-r2-r1_lsl_i	bic_r0-r1-r2 orr_r1-r0_i bfi_r3-r1_i_i asr_r0-r3_i mvn_r1-r0_lsl_i add_r2-r3-r1_lsl_i add_r3-r2-r1_lsl_i
mov_r0-r1 bfi_r1-r0_i_i tst_r1_i rsb_ne_r0-r1_i eor_r2-r0-r2 orr_r1-r0-r2	mov_r0-r1 bfi_r1-r0_i_i tst_r1_i rsb_ne_r0-r1_i orr_r1-r0-r2
orr_r0-r1_i orr_r0-r2-r0_asr_i tst_r0-r3 mvn_eq_r3-r0 mvn_r0-r3	orr_r0-r2-r1_asr_i tst_r3-r0 mvn_ne_r0-r3
tst_r0-r1 sub_ne_r2-r2-r3_ror_i sub_eq_r2-r1_i bfi_r3-r2_i_i add_r0-r3-r2 and_r1-r0_i add_r3-r1-r1_lsr_i asr_r0-r3_i mvn_r2-r0 sub_r2-r2-r0_lsr_i	unk
bfi_r0-r1_i_i orr_r1-r1_i orr_r0-r0-r1_asr_i mov_r2-r0 sub_r0-r3-r2_asr_i lsl_r1-r3-r0	orr_r0-r0-r1_ror_i sub_r0-r3-r0_lsr_i lsl_r1-r3-r0
tst_r0-r1 orr_ne_r1-r1-r0_ror_i bic_r2-r1_i orr_r2-r2-r1 asr_r2-r2_i asr_r1-r2-r2 mvn_r3-r1 mvn_r0-r3	tst_r0-r1 orr_ne_r1-r1-r0_ror_i mov_r2-r1_asr_i asr_r1-r2-r2 mvn_r3-r1 mvn_r0-r3
and_r0-r1-r2_ror_i rsb_r1-r2-r3_lsr_i lsr_r2-r0_i eor_r0-r1-r2 bfi_r0-r0_i_i add_r0-r0_i mvn_r3-r0	and_r0-r1-r2_ror_i rsb_r1-r2-r3_lsr_i eor_r0-r1-r0_lsr_i add_r0-r0_i mvn_r3-r0
bfi_r0-r1_i_i lsr_r2-r0_i asr_r1-r0_i bfi_r1-r1_i_i bfi_r0-r2_i_i orr_r3-r0_i bic_r2-r3-r1	mov_r2-r0_lsr_i mov_r1-r0 bfi_r0-r2_i_i orr_r3-r0_i bic_r2-r3-r1
cmp_r0-r1 orr_ge_r2-r1-r2 mov_r3-r2 add_r0-r2-r2 add_r2-r2-r3_lsr_i bic_r0-r0-r2 ror_r2-r0_i	cmp_r0-r1 orr_ge_r2-r1-r2 add_r0-r2-r2 add_r2-r2-r2_lsr_i bic_r0-r0-r2 ror_r2-r0_i
asr_r0-r1_i rsb_r2-r0-r2 bic_r1-r2_i add_r1-r1-r2_ror_i lsr_r1-r1_i asr_r2-r1_i bfi_r1-r2_i_i	sub_r2-r2-r1_asr_i bic_r1-r2_i add_r1-r1-r2_ror_i lsr_r1-r1_i asr_r2-r1_i bfi_r1-r2_i_i
ror_r0-r1_i ror_r0-r0_i add_r2-r1-r0_ror_i tst_r0-r2 mov_ne_r2-r1 add_r3-r2-r0	ror_r0-r1_i add_r2-r1-r0_ror_i tst_r0-r2 mov_ne_r2-r1 add_r3-r2-r0
eor_r0-r0-r1_asr_i bic_r1-r1_i orr_r1-r1-r0 bfi_r1-r1_i_i sub_r1-r1_i bfi_r1-r1_i_i	eor_r0-r0-r1_asr_i bic_r1-r1_i orr_r1-r1-r0 sub_r1-r1_i bfi_r1-r1_i_i
rsb_r0-r1-r0_ror_i lsr_r2-r0-r0 bfi_r2-r2_i_i asr_r2-r0-r2 sub_r1-r2_i rsb_r3-r1_i	rsb_r0-r1-r0_ror_i lsr_r2-r0-r0 bfi_r2-r2_i_i asr_r2-r0-r2 rsb_r3-r2_i
cmp_r0-r1 eor_ls_r2-r1-r3 eor_hi_r2-r0_i bic_r2-r2-r1 add_r1-r2_i bic_r1-r1_i	cmp_r0-r1 eor_hi_r3-r0_i bic_r2-r3-r1 add_r3-r2_i bic_r1-r3_i
tst_r0-r1 mov_ne_r0-r1 rsb_ne_r0-r2-r0_ror_i rsb_r0-r0-r3_ror_i and_r0-r0_i asr_r0-r0_i	and_r0-r2_i
sub_r0-r1-r2 mov_r1-r0 sub_r1-r0-r1_lsl_i mvn_r2-r1 asr_r0-r2-r1 lsr_r3-r1_i and_r2-r0-r3	rsb_r0-r2-r1 sub_r1-r0-r0_lsl_i lsr_r3-r1_i bic_r2-r3-r1_asr-r1
bic_r0-r1-r2 orr_r0-r2-r0_lsr_i sub_r1-r0-r2_ror_i bic_r3-r3_i bfi_r3-r3_i_i ror_r3-r3-r1 mov_r2-r3	bic_r0-r1-r2 orr_r0-r2-r0_lsr_i sub_r1-r0-r2_ror_i bic_r3-r3_i ror_r2-r3-r1
tst_r0-r1 mvn_ne_r2-r0 bic_r0-r2_i tst_r0_i mov_ne_r2-r0 mov_r0-r3 sub_r0-r0-r2_ror_i	tst_r0-r1 mvn_ne_r2-r0 bic_r0-r2_i tst_r0_i mov_ne_r2-r0 sub_r0-r3-r2_ror_i
bfi_r0-r1_i_i cmp_r0-r2 mov_cc_r2-r1 mov_cs_r2-r1 ror_r3-r2_i sub_r0-r3-r0	bfi_r0-r1_i_i rsb_r0-r0-r1_ror_i
orr_r0-r1_i add_r2-r3_i rsb_r0-r0-r1 sub_r0-r2-r0_lsr_i mov_r3-r0 ror_r1-r2-r3 and_r3-r2-r0 sub_r2-r3-r1	orr_r0-r1_i add_r2-r3_i rsb_r0-r0-r1 sub_r0-r2-r0_lsr_i ror_r1-r2-r0 and_r3-r2-r0 sub_r2-r3-r1
eor_r0-r0-r1_asr_i bfi_r1-r2_i_i asr_r3-r2_i bic_r1-r3-r1 asr_r2-r1-r2 mov_r3-r2 add_r1-r0-r0_lsl_i add_r0-r1-r3	asr_r3-r2_i eor_r0-r0-r1_asr_i bic_r1-r3-r1 asr_r2-r1-r2 add_r1-r0-r0_lsl_i add_r0-r1-r2
sub_r0-r1_i bic_r1-r1_i cmp_r1_i add_ls_r2-r0_i orr_r1-r2_i orr_r0-r1-r2_asr_i	cmp_r1_i sub_ls_r2-r1_i orr_r1-r2_i orr_r0-r1-r2_asr_i
cmp_r0_i sub_ne_r1-r1-r2_asr_i tst_r0-r2 orr_eq_r1-r1_i add_r3-r1_i orr_r3-r1-r3 mov_r2-r3	cmp_r0_i sub_ne_r1-r1-r2_asr_i tst_r0-r2 orr_eq_r1-r1_i add_r3-r1_i orr_r2-r3-r1
cmp_r0-r1 add_ne_r2-r0_i and_r2-r3-r2 bfi_r0-r2_i_i orr_r0-r0_i mov_r1-r0 eor_r1-r0-r1	eor_r1-r0-r0
lsr_r0-r1_i and_r2-r2_i lsr_r3-r0_i sub_r1-r0_i cmp_r2_i eor_ls_r2-r3-r1_lsl_i rsb_r3-r2_i	lsr_r0-r1_i sub_r1-r0_i lsr_r3-r0_i eor_r2-r3-r1_lsl_i rsb_r3-r2_i
cmp_r0-r1 orr_hi_r2-r0_i mov_r0-r2 lsl_r3-r2-r0 orr_r2-r3_i mvn_r3-r2	cmp_r0-r1 orr_hi_r2-r0_i lsl_r3-r2-r2 orr_r2-r3_i mvn_r3-r2
lsr_r0-r1_i cmp_r2-r3 and_lt_r1-r3-r0 and_r2-r3-r1_lsl_i rsb_r3-r2-r1_lsl_i mvn_r2-r3 rsb_r2-r2_i	lsr_r0-r1_i cmp_r2-r3 and_lt_r1-r3-r0 and_r2-r3-r1_lsl_i rsb_r3-r2-r1_lsl_i orr_r2-r3_i
bic_r0-r0_i mvn_r1-r0 bfi_r2-r1_i_i sub_r1-r2-r0 add_r3-r0-r1_lsl_i add_r2-r1-r3 add_r2-r2_i orr_r1-r2_i	bic_r0-r0_i mvn_r1-r0 bfi_r2-r1_i_i rsb_r3-r0-r2 add_r2-r2-r3_lsl_i add_r2-r2_i orr_r1-r2_i
eor_r0-r1-r2 cmp_r0_i mvn_ne_r0-r3 mvn_eq_r0-r3 mvn_r2-r0 bfi_r2-r2_i_i	mov_r2-r3
sub_r0-r1-r0 and_r2-r0_i cmp_r0-r2 mvn_cs_r0-r2 bic_r3-r0_i	mvn_r3_i
add_r0-r1-r2_asr_i rsb_r3-r3-r0 lsr_r2-r3_i mvn_r0-r2 rsb_r2-r3_i rsb_r3-r0-r2_ror_i	add_r0-r1-r2_asr_i rsb_r3-r3-r0 mvn_r0-r3_lsr_i rsb_r2-r3_i rsb_r3-r0-r2_ror_i
tst_r0-r1 rsb_eq_r2-r3-r1_lsr_i cmp_r2-r0 and_eq_r1-r0-r2_asr_i bfi_r0-r0_i_i lsl_r3-r3-r1 sub_r3-r3-r0	tst_r0-r1 rsb_eq_r2-r3-r1_lsr_i cmp_r2-r0 and_eq_r1-r0-r0_lsr_i lsl_r3-r3-r1 sub_r3-r3-r0
cmp_r0_i add_ls_r1-r2_i add_hi_r1-r0-r1_asr_i orr_r0-r1_i bfi_r3-r0_i_i	orr_r3-r3_i
cmp_r0_i mov_lt_r1-r0 mov_ge_r1-r0 rsb_r2-r1-r2 ror_r3-r2_i and_r0-r3-r2	rsb_r3-r0-r2 and_r0-r3-r3_ror_i
mov_r0-r1 mov_r2-r3 eor_r1-r2-r0_lsr_i mov_r0-r2 and_r3-r1-r0_lsl_i add_r3-r3-r3 bfi_r1-r3_i_i lsl_r0-r1_i	eor_r1-r3-r1_lsr_i unk mov_r0-r1_lsl_i
and_r0-r1_i orr_r2-r0_i and_r0-r0-r2 mov_r2-r0 rsb_r3-r2-r0_lsr_i bic_r3-r3_i	and_r0-r1_i rsb_r3-r0-r0_lsr_i bic_r3-r3_i
tst_r0-r1 and_ne_r2-r1_i bic_r1-r0_i bfi_r1-r1_i_i add_r0-r1-r1_lsr_i and_r1-r3-r0_lsl_i rsb_r1-r1-r3 rsb_r1-r1-r2_lsr_i	tst_r0-r1 and_ne_r2-r1_i bic_r1-r0_i add_r0-r1-r1_lsr_i and_r1-r3-r0_lsl_i rsb_r1-r1-r3 rsb_r1-r1-r2_lsr_i
mvn_r0-r1 add_r2-r1-r1 mvn_r1-r0 sub_r0-r2_i lsl_r1-r1-r0 add_r0-r1_i	add_r2-r1-r1 sub_r0-r2_i lsl_r1-r1-r0 add_r0-r1_i
mvn_r0-r1 cmp_r2-r1 mvn_ls_r3-r0 add_r3-r3-r1_lsl_i lsl_r2-r3_i	cmp_r2-r1 mov_ls_r3-r1 add_r3-r3-r1_lsl_i lsl_r2-r3_i
cmp_r0-r1 orr_eq_r0-r2-r0_lsr_i ror_r2-r0-r2 mvn_r3-r2 bic_r2-r2-r3	cmp_r0-r1 orr_eq_r0-r2-r1_lsr_i ror_r2-r0-r2
rsb_r0-r1-r2 cmp_r2-r3 sub_hi_r2-r2-r0 rsb_r1-r1-r2 rsb_r2-r1_i mvn_r3-r2	rsb_r0-r1-r2 cmp_r2-r3 sub_hi_r2-r2-r0 rsb_r1-r1-r2 sub_r3-r1_i
tst_r0_i sub_eq_r1-r2-r3 eor_r3-r2-r1_asr_i mov_r1-r3 bfi_r0-r1_i_i bfi_r3-r0_i_i mvn_r2-r3 mov_r0-r2	tst_r0_i sub_cs_r1-r2-r3 eor_r3-r2-r1_asr_i bfi_r0-r3_i_i bfi_r3-r0_i_i mvn_r0-r3_lsl_i
rsb_r0-r0-r1_ror_i orr_r1-r0-r1_ror_i ror_r2-r2-r2 rsb_r3-r1-r2 mov_r2-r1 and_r1-r3-r2_lsr_i	rsb_r0-r0-r1_ror_i ror_r2-r2-r2 orr_r1-r0-r1_ror_i rsb_r3-r1-r2 and_r1-r3-r1_lsr_i
rsb_r0-r1_i sub_r1-r0_i tst_r0_i add_eq_r2-r1-r1_lsl_i bfi_r3-r2_i_i asr_r3-r3_i	asr_r3-r3_i
cmp_r0_i add_ne_r0-r1-r0 add_eq_r0-r2-r0_ror_i mvn_r1-r2 eor_r2-r0-r1_ror_i bic_r0-r2-r0	cmp_r0_i add_ne_r0-r1-r0 add_eq_r0-r2-r0_ror_i unk bic_r0-r2-r0
orr_r0-r1-r2_lsl_i add_r0-r0-r3_lsl_i rsb_r2-r0_i lsr_r3-r2_i rsb_r3-r3_i bfi_r1-r3_i_i mov_r2-r1	orr_r0-r1-r2_lsl_i rsb_r2-r0_i mvn_r3-r2_ror_i bfi_r1-r3_i_i mov_r2-r1
ror_r0-r1_i bic_r1-r2_i eor_r2-r1_i cmp_r3_i add_ls_r2-r2-r3_lsr_i lsl_r3-r0_i sub_r0-r3-r2	ror_r0-r1_i bic_r1-r2_i eor_r2-r1_i rsb_r0-r2-r0_lsl_i
cmp_r0-r1 mov_ls_r1-r2 rsb_r0-r1-r3 cmp_r1-r0 mov_eq_r0-r1 and_r0-r2-r0_lsl_i	cmp_r0-r1 mov_ls_r1-r2 rsb_r0-r1-r3 and_r0-r2-r0_lsl_i
tst_r0-r1 sub_eq_r0-r2_i add_r1-r0-r2 mvn_r3-r1 mov_r1-r3	tst_r1-r0 sub_ls_r0-r2_i add_r1-r0-r2 mvn_r1-r1
rsb_r0-r0-r1 bic_r2-r3-r2 eor_r3-r0-r2_ror_i mov_r1-r3 and_r3-r2-r1_lsr_i bic_r3-r3_i	bic_r2-r3-r2 rsb_r0-r0-r1 eor_r3-r0-r2_ror_i bic_r2-r2_i and_r3-r2-r3_lsr_i
lsl_r0-r0_i add_r1-r0_i eor_r2-r2-r0_asr_i rsb_r3-r2-r1 sub_r2-r0-r3 orr_r1-r2_i	lsl_r0-r0_i eor_r2-r2-r0_asr_i sub_r2-r2_i orr_r1-r2_i
tst_r0_i mov_eq_r1-r2 rsb_ne_r1-r1-r0 mvn_r2-r1 mov_r3-r2 mvn_r2-r3	tst_r0_i rsb_ne_r2-r1-r0
sub_r0-r1_i orr_r2-r0-r1_lsr_i bic_r0-r2_i sub_r0-r0-r3 eor_r3-r0_i asr_r2-r3_i	sub_r0-r1_i orr_r2-r0-r1_lsr_i bic_r0-r2_i sub_r0-r0-r3 asr_r2-r0_i
tst_r0-r1 add_eq_r2-r0_i ror_r1-r0_i bic_r3-r2_i eor_r1-r3-r1	tst_r1-r0 add_ge_r2-r0_i bic_r2-r2_i eor_r1-r2-r0_ror_i
and_r0-r1-r2_lsl_i tst_r1-r0 and_eq_r2-r3-r2_ror_i and_ne_r2-r0_i bfi_r0-r2_i_i	and_r0-r1-r2_lsl_i tst_r1-r0 and_eq_r2-r3-r2_ror_i bfi_ge_r0-r2_i_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 bic_r3-r3-r2 mov_r0-r3 mvn_r2-r0 ror_r1-r0_i add_r1-r1-r2	tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 bic_r0-r3-r2 mvn_r2-r0 add_r1-r2-r0_ror_i
eor_r0-r1-r2_lsr_i sub_r2-r0-r2_lsr_i mov_r1-r0 rsb_r0-r2-r0 rsb_r2-r1-r0 add_r1-r2_i mvn_r0-r1	eor_r0-r1-r2_lsr_i sub_r2-r0-r2_lsr_i rsb_r0-r2-r1 rsb_r2-r1-r0 add_r1-r2_i mvn_r0-r1
tst_r0-r1 rsb_ge_r2-r1-r2 bic_r1-r3_i eor_r1-r2-r1 mvn_r0-r1 orr_r3-r0-r1 rsb_r0-r3_i	mov_r0_i
orr_r0-r0-r1_lsr_i asr_r1-r0_i sub_r1-r2-r1 rsb_r0-r1-r2_ror_i mov_r2-r0	orr_r0-r0-r1_lsr_i asr_r1-r0_i sub_r1-r2-r1 rsb_r2-r1-r2_ror_i
sub_r0-r1-r2 and_r0-r0-r3 eor_r1-r0_i add_r0-r0-r0 orr_r0-r1-r0	sub_r0-r1-r2 and_r0-r0-r3 eor_r1-r0_i orr_r0-r1-r0_lsl_i
ror_r0-r1_i tst_r1_i rsb_ls_r1-r1-r2 rsb_hi_r1-r0_i add_r3-r1_i rsb_r3-r0-r3	ror_r0-r1_i tst_r1_i rsb_ls_r1-r1-r2 add_r3-r1_i rsb_r3-r0-r3
tst_r0_i mvn_cc_r0-r1 rsb_r0-r0-r2_lsl_i	rsb_r0-r0-r2_lsl_i
tst_r0-r1 add_lt_r1-r2-r0 bic_r2-r1-r0 lsr_r0-r0-r0 sub_r1-r0-r2 lsl_r2-r1_i lsr_r1-r2_i	bic_r2-r1-r0 lsr_r0-r0-r0 sub_r1-r0-r2 lsl_r2-r1_i lsr_r1-r2_i
asr_r0-r1_i orr_r1-r1-r0_lsr_i eor_r1-r0-r1 tst_r1-r2 orr_hi_r3-r0_i ror_r3-r3-r2 eor_r0-r3_i	ror_r3-r3-r2 eor_r0-r3_i
tst_r0_i eor_lt_r0-r0_i sub_r1-r2-r0 rsb_r3-r1-r2	sub_r3-r0_i
eor_r0-r1-r0 orr_r2-r2-r0 mov_r3-r2	eor_r0-r1-r0 orr_r3-r2-r0
rsb_r0-r0-r1 tst_r1-r0 add_hi_r1-r1_i bfi_r2-r1_i_i sub_r1-r1-r2_lsl_i eor_r3-r1_i	bfi_r2-r1_i_i sub_r1-r1-r2_lsl_i eor_r3-r1_i
cmp_r0-r1 mvn_cs_r1-r2 sub_r2-r1-r3_asr_i sub_r0-r2_i mvn_r3-r0 sub_r3-r3-r0	cmp_r0-r1 mvn_cs_r1-r2 sub_r2-r1-r3_asr_i sub_r0-r2_i mvn_r3-r0_lsl_i
rsb_r0-r1-r0_lsr_i ror_r2-r0_i add_r0-r2-r1_lsl_i and_r1-r0-r2_lsl_i mov_r2-r1 mov_r0-r2 orr_r2-r0_i	rsb_r0-r1-r0_lsr_i ror_r2-r0_i add_r0-r2-r1_lsl_i and_r1-r0-r2_lsl_i eor_r2-r1_i
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 asr_r2-r1_i lsl_r2-r2_i add_r3-r2-r2_lsr_i and_r0-r3_i	and_r0-r3_i
cmp_r0_i rsb_cc_r1-r2_i rsb_cs_r1-r0-r3 lsl_r0-r3-r2 eor_r1-r0-r1 and_r3-r1-r2_ror_i and_r2-r3-r0_lsl_i mov_r0-r2 and_r0-r3-r0_ror_i	cmp_r0_i rsb_cc_r1-r2_i rsb_cs_r1-r0-r3 lsl_r0-r3-r2 eor_r1-r0-r1 and_r3-r1-r2_ror_i and_r2-r3-r0_lsl_i and_r0-r3-r2_ror_i
eor_r0-r0-r1_lsl_i ror_r2-r2_i and_r3-r0-r2	eor_r0-r0-r1_lsl_i and_r3-r0-r2_ror_i
orr_r0-r1-r0 add_r0-r0-r0 mov_r1-r0	mov_r0-r0_lsl_i orr_r1-r0-r1_lsl_i
mov_r0-r1 rsb_r2-r3_i and_r1-r2-r0_asr_i	rsb_r2-r3_i and_r1-r2-r1_asr_i
eor_r0-r1-r0_asr_i sub_r2-r1-r0_ror_i bic_r0-r2_i sub_r0-r3-r0_lsr_i orr_r3-r0-r3_lsr_i mov_r0-r3 orr_r3-r0_i eor_r2-r3-r0	eor_r0-r1-r0_asr_i sub_r2-r1-r0_ror_i sub_r0-r3-r2_lsr_i orr_r0-r0-r3_asr_i orr_r3-r0_i eor_r2-r3-r0
mvn_r0-r1 bfi_r1-r0_i_i orr_r0-r1_i rsb_r2-r1-r0 bfi_r3-r2_i_i rsb_r2-r1-r3_ror_i add_r2-r2-r2_lsr_i	mvn_r0-r1 bfi_r1-r0_i_i and_r2-r0_i bfi_r3-r2_i_i rsb_r2-r1-r3_ror_i add_r2-r2-r2_lsr_i
bic_r0-r1-r2 lsr_r2-r2_i orr_r1-r2-r0 add_r2-r2_i orr_r1-r1-r2 ror_r3-r1_i eor_r0-r2-r3	bic_r0-r1-r2 lsr_r2-r2_i orr_r1-r2-r0 add_r2-r2_i orr_r1-r1-r2 eor_r0-r2-r1_ror_i
eor_r0-r1-r0 eor_r0-r0-r1 mov_r2-r0	mov_r2-r0
mov_r0-r1 bfi_r2-r0_i_i ror_r1-r2_i	bfi_r2-r1_i_i ror_r1-r2_i
mov_r0-r1 and_r0-r0-r1 rsb_r0-r0_i lsl_r2-r0-r0	rsb_r0-r1_i lsl_r2-r0-r0
bic_r0-r1-r0 bic_r0-r0_i mvn_r2-r0	orr_r0-r0_i unk
and_r0-r1-r2_lsl_i rsb_r3-r0_i lsr_r3-r3-r1 and_r1-r3_i eor_r2-r3-r1	and_r0-r1-r2_lsl_i rsb_r3-r0_i lsr_r3-r3-r1 bic_r2-r3_i
add_r0-r1_i bfi_r2-r0_i_i rsb_r3-r2-r1	bfi_r2-r1_i_i rsb_r3-r2-r1
eor_r0-r1_i orr_r1-r0-r2 mov_r2-r1 lsr_r3-r2-r2	eor_r0-r1_i orr_r1-r0-r2 lsr_r3-r1-r1
tst_r0-r1 add_ne_r0-r1-r2_asr_i add_eq_r0-r0-r2 lsl_r1-r1_i eor_r3-r1-r3_asr_i bic_r1-r3-r0 and_r2-r1_i mvn_r1-r2 rsb_r1-r1_i	tst_r0-r1 add_ne_r0-r1-r2_asr_i add_eq_r0-r0-r2 lsl_r1-r1_i eor_r3-r1-r3_asr_i bic_r1-r3-r0 and_r2-r1_i eor_r1-r2_i
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 orr_r0-r2_i sub_r1-r0-r3_lsr_i add_r2-r3-r1_ror_i sub_r2-r2-r0 rsb_r2-r0-r2	mvn_r2-r1 orr_r0-r2_i sub_r1-r0-r3_lsr_i add_r2-r3-r1_ror_i sub_r2-r2-r0_lsl_i
rsb_r0-r1-r2 ror_r1-r3-r0 mov_r0-r1 eor_r2-r0_i add_r3-r0-r2_lsr_i sub_r1-r3_i	rsb_r0-r1-r2 ror_r1-r3-r0 add_r3-r1-r1_lsr_i sub_r1-r3_i
asr_r0-r1_i add_r1-r2-r0 and_r3-r0_i rsb_r0-r3-r0 asr_r2-r3_i orr_r1-r1-r2_ror_i sub_r3-r1-r0_lsr_i bic_r2-r3_i	asr_r0-r1_i add_r1-r2-r0 sub_r3-r1-r0_lsr_i bic_r2-r3_i
mov_r0-r1 and_r0-r2-r0 bic_r1-r0_i add_r3-r1_i bfi_r2-r3_i_i mvn_r0-r2 mov_r2-r0 add_r2-r2_i	ror_r3-r2_i and_r1-r1-r3_lsr_i sub_r2-r1-r3_lsl_i
cmp_r0-r1 add_cc_r2-r2-r2 orr_r2-r2-r0 and_r2-r1-r2_lsl_i and_r1-r3-r2 sub_r3-r1-r3_ror_i sub_r0-r3_i and_r1-r0_i	eor_r2-r2-r2 sub_r3-r2-r3_ror_i sub_r0-r3_i and_r1-r0_i
cmp_r0-r1 orr_lt_r2-r0_i orr_r0-r0_i rsb_r0-r2-r0 ror_r0-r0-r0 ror_r1-r0_i eor_r0-r1-r0	cmp_r0-r1 orr_lt_r2-r0_i orr_r0-r0_i rsb_r0-r2-r0 ror_r0-r0-r0 eor_ge_r0-r0-r0_ror_i
sub_r0-r0_i lsr_r1-r0_i rsb_r0-r1_i mvn_r2-r0 lsl_r0-r2_i add_r1-r0_i	mvn_r1_i sub_r2-r0_i add_r2-r1-r2_lsr_i lsl_r0-r2_i add_r1-r0_i
rsb_r0-r1-r2 bfi_r1-r2_i_i and_r1-r3-r1_lsr_i sub_r1-r3-r1 orr_r0-r1-r0 bfi_r1-r0_i_i bfi_r2-r1_i_i ror_r1-r2_i	rsb_r0-r1-r2 bic_r1-r3-r2_ror_i orr_r1-r0-r1 bfi_r2-r1_i_i ror_r1-r2_i
tst_r0_i rsb_ne_r1-r0-r2_ror_i rsb_eq_r1-r3_i sub_r3-r1-r0_lsl_i asr_r3-r1-r3	rsb_r1-r0-r2_ror_i tst_r0_i rsb_cs_r1-r3_i asr_r3-r1-r1
eor_r0-r1-r0 tst_r0-r2 mvn_eq_r0-r2 bfi_r2-r0_i_i bic_r0-r2_i	bic_r0-r2_i
orr_r0-r0-r1 eor_r2-r0-r3 mov_r3-r2 bfi_r2-r3_i_i	orr_r0-r0-r1 eor_r2-r0-r3 bfi_r2-r2_i_i
bic_r0-r1-r0 mvn_r1-r0 asr_r1-r2-r1	unk asr_r1-r2-r0
orr_r0-r0-r1 tst_r2-r0 eor_eq_r1-r1-r2_lsr_i bfi_r1-r1_i_i bfi_r2-r1_i_i	orr_r0-r0-r1 tst_r2-r0 eor_eq_r1-r1-r2_lsr_i bfi_r2-r1_i_i
bfi_r0-r1_i_i bic_r2-r0_i bic_r1-r2_i	bic_r1-r0_i
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r2 bfi_r1-r0_i_i	mvn_r0-r2 bfi_r1-r0_i_i
bic_r0-r1_i orr_r1-r2-r0_lsr_i bfi_r1-r1_i_i	orr_r1-r2-r1_lsr_i bfi_r1-r1_i_i
asr_r0-r1_i orr_r0-r0-r2	orr_r0-r2-r1_asr_i
cmp_r0_i and_ne_r1-r2-r1 and_eq_r1-r2_i add_r3-r1-r3 add_r1-r3-r1	cmp_r0_i and_ne_r1-r2-r1 and_eq_r1-r2_i add_r1-r3-r1_lsl_i
lsr_r0-r1_i lsr_r1-r0-r0 mov_r2-r1	lsr_r0-r1_i asr_r2-r0-r0
cmp_r0-r1 add_ne_r1-r2-r3 add_eq_r1-r3-r2 lsl_r0-r3-r2 asr_r3-r0_i rsb_r2-r3-r1_lsl_i	lsl_r0-r3-r2 add_r1-r2-r3 asr_r3-r0_i rsb_r2-r3-r1_lsl_i
tst_r0_i mov_eq_r1-r0 sub_eq_r1-r2_i bic_r0-r1_i add_r2-r1-r0_ror_i mov_r3-r2	tst_r0_i sub_eq_r1-r2_i bic_r0-r1_i add_r2-r1-r0_ror_i mov_r3-r2
mov_r0-r1 and_r2-r0-r3_lsl_i	and_r2-r1-r3_lsl_i
mvn_r0-r1 add_r2-r0_i	rsb_r2-r1_i
lsl_r0-r1-r1 bfi_r2-r0_i_i mvn_r0-r2	unk mvn_r0-r2
bfi_r0-r1_i_i rsb_r0-r0_i mov_r1-r0 mvn_r2-r1 mvn_r0-r2 lsl_r3-r0_i add_r3-r3-r3_lsr_i	bfi_r0-r1_i_i rsb_r0-r0_i lsl_r3-r0_i add_r3-r3-r3_ror_i
bfi_r0-r1_i_i asr_r2-r0_i mov_r1-r2	asr_r1-r0_i
lsl_r0-r1-r2 add_r2-r1-r1_asr_i bfi_r1-r0_i_i lsl_r3-r2-r2 rsb_r1-r3-r1_lsr_i	add_r2-r1-r1_asr_i lsl_r3-r2-r2 rsb_r1-r3-r1_lsr_i
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r2 asr_r0-r3_i rsb_r3-r1_i bic_r2-r3-r0	add_r0-r2_i bic_r2-r0-r3_asr_i
lsl_r0-r1-r0 add_r2-r0_i and_r2-r3-r2 orr_r3-r0-r2 mov_r2-r3 mvn_r1-r2	lsl_r0-r1-r0 add_r2-r0_i and_r2-r3-r2 orr_r3-r0-r2 mvn_r1-r3
mvn_r0-r1 asr_r2-r0-r3 mov_r3-r2	mvn_r0-r1 asr_r3-r0-r3
bfi_r0-r1_i_i and_r1-r0_i sub_r2-r1_i	and_r1-r0_i sub_r2-r1_i
orr_r0-r1-r2 orr_r0-r0-r1 asr_r0-r0-r0 mvn_r3-r0 add_r2-r3-r3 rsb_r1-r2-r3 bic_r3-r1-r2	orr_r0-r1-r2 asr_r0-r0-r0 mvn_r3-r0 add_r2-r3-r3 rsb_r1-r2-r3 bic_r3-r1-r2
rsb_r0-r0-r1 sub_r1-r2-r0_lsr_i orr_r1-r1_i tst_r1-r0 add_ne_r0-r2-r2 mvn_r2-r0 bfi_r1-r2_i_i	rsb_r0-r0-r1 sub_r1-r2-r0_lsr_i orr_r1-r1_i
mov_r0-r1 rsb_r1-r1-r0	mov_r1_i
tst_r0_i sub_eq_r0-r1_i mvn_r1-r0 mvn_r2-r1	tst_r0_i sub_eq_r0-r1_i mov_r2-r0
cmp_r0_i eor_eq_r1-r2_i tst_r1_i mov_eq_r0-r1 bic_r1-r0_i	cmp_r0_i eor_eq_r1-r2_i tst_r1_i bic_ne_r1-r0_i
rsb_r0-r1_i bic_r0-r0_i mvn_r1-r0 ror_r2-r1_i	rsb_r0-r1_i bic_r0-r0_i mvn_r2-r0_ror_i
bic_r0-r1-r0 lsr_r2-r1-r3 asr_r1-r0_i sub_r1-r1-r2 mvn_r3-r1	bic_r0-r1-r0 lsr_r2-r1-r3 rsb_r1-r2-r0_asr_i mvn_r3-r1
tst_r0_i eor_ne_r1-r1_i eor_eq_r1-r1-r0 lsl_r2-r3_i bic_r3-r1-r2	tst_r0_i eor_ne_r1-r1_i eor_eq_r1-r1-r0 bic_r3-r1-r3_lsl_i
tst_r0-r1 eor_ne_r0-r2-r1_lsr_i sub_r1-r0-r1 mov_r3-r1 bfi_r0-r3_i_i	tst_r1-r0 eor_ne_r0-r2-r1_lsr_i sub_r1-r0-r1 bfi_r0-r1_i_i
tst_r0-r1 orr_ne_r2-r0-r2_lsr_i orr_eq_r2-r0-r1 mov_r3-r0 and_r3-r3-r2_ror_i	tst_r0-r1 orr_ne_r2-r0-r2_lsr_i orr_eq_r2-r0-r1 and_r3-r0-r2_ror_i
tst_r0-r1 rsb_ne_r0-r0-r2 rsb_eq_r0-r1-r2 mov_r2-r0	tst_r0-r1 mov_ge_r0-r1 sub_r2-r2-r0
cmp_r0-r1 rsb_eq_r2-r0_i sub_r3-r2_i lsl_r3-r3_i bfi_r3-r3_i_i	cmp_r0-r1 rsb_eq_r2-r0_i sub_r3-r2_i lsl_r3-r3_i
sub_r0-r1-r2 ror_r2-r2-r0 add_r2-r0-r2 add_r0-r2-r0 mvn_r1-r0 sub_r3-r1_i mvn_r1-r3	sub_r0-r1-r2 ror_r2-r2-r0 add_r0-r2-r0_lsl_i add_r1-r0_i
rsb_r0-r0-r1 bic_r2-r1-r2 eor_r1-r0-r2 mvn_r2-r1 bfi_r2-r2_i_i mov_r1-r2 and_r0-r1_i add_r3-r0_i	unk sub_r0-r1-r0 eor_r1-r0-r2 and_r0-r1_i add_r3-r0_i
cmp_r0-r1 and_cs_r2-r3-r2 mov_r0-r2 and_r3-r0_i	cmp_r0-r1 and_cs_r2-r3-r2 and_r3-r2_i
bic_r0-r1_i and_r0-r1-r0_lsr_i rsb_r2-r3-r0	and_r0-r1-r1_lsr_i rsb_r2-r3-r0
bfi_r0-r1_i_i add_r1-r2-r0_asr_i bfi_r1-r1_i_i	add_r1-r2-r0_asr_i
lsr_r0-r1_i mov_r2-r1 asr_r0-r0-r3 and_r1-r2-r0_asr_i	lsr_r0-r1_i lsr_r0-r0-r3 and_r1-r1-r0_lsr_i
mvn_r0-r1 lsr_r2-r3_i cmp_r0-r1 and_cs_r2-r3-r2 mvn_r1-r0 sub_r0-r1-r2_lsl_i orr_r3-r0_i	mvn_r0-r1 ror_r2-r3_i cmp_r0-r1 and_cs_r2-r3-r2 sub_r0-r1-r2_lsl_i orr_r3-r0_i
bic_r0-r1-r2 tst_r2-r0 mov_eq_r0-r3 eor_r2-r2-r0_asr_i	eor_r2-r2-r3_asr_i
tst_r0-r1 sub_ne_r2-r1_i add_eq_r2-r3-r2 sub_r3-r2-r3 ror_r1-r3_i mov_r2-r1 lsr_r1-r2_i	tst_r0-r1 add_r2-r3-r2 sub_ne_r2-r1_i sub_r3-r2-r3 ror_r1-r3_i lsr_r1-r1_i
mov_r0-r1 orr_r0-r0_i and_r0-r0_i orr_r2-r0-r3 rsb_r1-r1-r2 add_r3-r1_i bic_r0-r3_i lsr_r0-r1-r0	orr_r0-r1_i and_r0-r0_i orr_r2-r0-r3 rsb_r1-r1-r2 add_r3-r1_i bic_r0-r3_i lsr_r0-r1-r0
mov_r0-r1 rsb_r0-r0-r2	rsb_r0-r1-r2
cmp_r0-r1 mvn_eq_r2-r1 bfi_r2-r2_i_i	cmp_r0-r1 mvn_eq_r2-r1
lsl_r0-r0-r0 bfi_r0-r0_i_i mvn_r1-r0 bic_r2-r1-r0	mvn_r2-r0_lsl-r0
bfi_r0-r1_i_i lsr_r0-r0_i	lsr_r0-r0_i
bic_r0-r1-r2 mvn_r1-r0 orr_r0-r1-r3	bic_r0-r1-r2 unk
add_r0-r1_i bfi_r2-r1_i_i mov_r1-r0 lsl_r0-r3-r2 sub_r2-r1_i and_r3-r3-r0 bic_r2-r2-r3	bfi_r2-r1_i_i add_r1-r1_i lsl_r0-r3-r2 sub_r2-r1_i and_r3-r3-r0 bic_r2-r2-r3
cmp_r0-r1 mov_ne_r1-r2 lsr_r2-r0-r1 orr_r2-r1-r2 mov_r1-r0 bic_r1-r2-r1 ror_r3-r1_i	cmp_r0-r1 mov_ne_r1-r2 lsr_r2-r0-r1 orr_r2-r1-r2 bic_r1-r2-r0 ror_r3-r1_i
bfi_r0-r1_i_i and_r2-r0_i rsb_r2-r0-r2_asr_i	bfi_r0-r1_i_i rsb_r2-r0-r3_lsr_i
cmp_r0-r1 sub_eq_r2-r2-r1 bic_r0-r2-r3 tst_r3-r0 mov_ne_r1-r0 and_r3-r3-r1_lsr_i	and_r3-r3-r1_lsr_i
bfi_r0-r1_i_i eor_r2-r1-r0 rsb_r0-r2_i bfi_r2-r0_i_i lsl_r3-r2_i bfi_r3-r3_i_i	eor_r2-r0-r1 orr_r0-r2_i eor_r2-r0_i bfi_r2-r0_i_i lsl_r3-r2_i
asr_r0-r1-r2 mvn_r2-r0 bfi_r3-r2_i_i cmp_r2_i orr_lt_r0-r2-r3_lsl_i bfi_r0-r0_i_i	asr_r0-r1-r2 mvn_r2-r0 bfi_r3-r2_i_i cmp_r2_i orr_lt_r0-r2-r3_lsl_i
bfi_r0-r1_i_i bic_r1-r0-r2 orr_r1-r1_i	bic_r1-r0-r2 orr_r1-r1_i
mvn_r0-r1 orr_r1-r2-r0 ror_r0-r1-r2 bfi_r3-r0_i_i lsr_r2-r0-r3 lsr_r0-r0-r2	unk ror_r0-r1-r2 bfi_r3-r0_i_i lsr_r2-r0-r3 lsr_r0-r0-r2
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r3 orr_r3-r1_i bic_r2-r3_i and_r0-r2_i add_r3-r1-r1 sub_r0-r3-r0	tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r3 orr_r3-r1_i and_r0-r3_i add_r3-r1-r1 sub_r0-r3-r0
bic_r0-r0-r1 and_r2-r0_i cmp_r2-r0 sub_ls_r3-r2-r0 bic_r2-r3_i sub_r1-r2-r3_lsr_i	bic_r0-r0-r1 and_r2-r0_i sub_r3-r2-r0 bic_r2-r3_i sub_r1-r2-r3_lsr_i
add_r0-r1-r1_ror_i ror_r1-r2_i bfi_r0-r0_i_i add_r3-r0-r1 tst_r2_i add_ne_r0-r3-r0 bfi_r0-r0_i_i	add_r0-r1-r1_ror_i ror_r1-r2_i bfi_r0-r0_i_i add_r3-r0-r1 tst_r2_i add_ne_r0-r3-r0
sub_r0-r0-r1_lsl_i asr_r0-r0_i sub_r2-r0_i sub_r0-r2-r3 add_r2-r1-r0 orr_r1-r2_i bic_r0-r2-r1 bfi_r1-r0_i_i	sub_r0-r0-r1_lsl_i add_r2-r3_i rsb_r0-r2-r0_asr_i add_r2-r1-r0 orr_r1-r2_i unk
tst_r0-r1 mov_eq_r2-r0 asr_r1-r2-r0 eor_r0-r0_i bic_r0-r0_i rsb_r3-r0-r1 rsb_r3-r3-r1_asr_i	tst_r0-r1 mov_eq_r2-r0 asr_r1-r2-r0 bic_r0-r0_i rsb_r3-r0-r1 rsb_r3-r3-r1_asr_i
cmp_r0-r1 and_ls_r2-r3-r2 eor_r0-r2-r3 rsb_r2-r0-r2	eor_r0-r2-r3 rsb_r2-r0-r2
bic_r0-r0-r1 lsl_r1-r0-r0 bic_r0-r1_i	bic_r0-r0-r1 lsl_r0-r0-r0
orr_r0-r1-r2_asr_i tst_r3_i sub_ne_r0-r0_i sub_eq_r0-r2-r1 and_r0-r1-r0_lsr_i bic_r0-r1-r0	orr_r0-r1-r2_asr_i tst_r3_i sub_ne_r0-r0_i sub_ge_r0-r2-r1 bic_r0-r1-r0_lsr_i
bfi_r0-r0_i_i sub_r1-r2-r0 add_r3-r0-r3_ror_i orr_r3-r1-r3_lsr_i bfi_r0-r3_i_i ror_r2-r1_i add_r0-r0-r2_ror_i	sub_r1-r2-r0 add_r3-r0-r3_asr_i orr_r3-r1-r3_asr_i bfi_r0-r3_i_i add_r0-r0-r1_ror_i
bfi_r0-r1_i_i asr_r1-r0_i bic_r2-r1-r3 orr_r2-r2_i mov_r1-r2	asr_r1-r0_i bic_r2-r1-r3 orr_r1-r2_i
bic_r0-r0_i bfi_r1-r0_i_i ror_r1-r1_i bic_r2-r1_i and_r1-r1-r2	bic_r0-r0_i bfi_r1-r0_i_i ror_r1-r1_i bic_r1-r1_i
lsl_r0-r1_i bic_r1-r2-r0	bic_r1-r2-r1_lsl_i
add_r0-r1-r2 sub_r2-r2-r0	rsb_r2-r1_i
cmp_r0-r1 mvn_lt_r2-r0 mvn_ge_r2-r0 rsb_r3-r2-r0	mvn_r2-r0 rsb_r3-r2-r0
cmp_r0_i mvn_ls_r1-r2 add_eq_r1-r2_i rsb_r1-r0-r1 rsb_r3-r1-r0	cmp_r0_i mvn_ls_r1-r2 add_r3-r1_i rsb_ne_r3-r1-r0_lsl_i
cmp_r0-r1 add_ne_r2-r3-r2_lsr_i cmp_r3-r2 mov_eq_r0-r1 add_r3-r1-r1 lsr_r0-r0-r3	and_r3-r2_i cmp_r3-r2 mov_eq_r0-r1 add_r3-r1-r1 lsr_r0-r0-r3
mov_r0-r1 and_r2-r1-r0 cmp_r2_i rsb_ge_r3-r0-r2_lsl_i lsl_r0-r3_i	cmp_r1_i rsb_ge_r3-r1-r1_lsl_i lsl_r0-r3_i
cmp_r0-r1 add_lt_r2-r1_i add_ge_r2-r2-r1 lsr_r1-r2_i mvn_r0-r1 bic_r1-r0_i	cmp_r0-r1 add_lt_r2-r1_i add_ge_r2-r2-r1 mvn_r0-r2_lsr_i bic_r1-r0_i
mvn_r0-r1 mov_r2-r0 asr_r3-r0-r2 bic_r1-r3_i eor_r3-r1-r2 sub_r2-r3_i	mvn_r0-r1 asr_r3-r0-r0 bic_r1-r3_i eor_r3-r1-r0 sub_r2-r3_i
ror_r0-r1-r2 eor_r2-r0_i bfi_r1-r2_i_i mov_r0-r1	add_r0-r1-r1_ror-r2 mvn_r2-r0_lsl_i eor_r0-r1-r2_lsr_i
tst_r0-r1 mov_eq_r0-r2 orr_r1-r2-r0 bic_r2-r1-r2	tst_r0-r1 mov_eq_r0-r2 bic_r2-r0-r2
and_r0-r1-r2 add_r2-r3-r0_ror_i lsl_r0-r0-r2 bfi_r3-r0_i_i asr_r3-r3-r3 bfi_r3-r3_i_i bic_r1-r0-r3 mov_r0-r1	and_r0-r1-r2 add_r2-r3-r0_ror_i lsl_r0-r0-r2 bfi_r3-r0_i_i asr_r3-r3-r3 bfi_r3-r3_i_i bic_r0-r0-r3
lsl_r0-r0_i mov_r1-r0	mov_r1-r0_lsl_i
and_r0-r1_i orr_r1-r0-r1 rsb_r0-r2-r1_lsl_i add_r0-r0_i sub_r0-r0_i	rsb_r0-r2-r1_lsl_i sub_r0-r0_i
ror_r0-r1-r2 bfi_r2-r0_i_i and_r1-r1_i mov_r0-r2 bfi_r2-r1_i_i mov_r3-r2 sub_r0-r0-r3	and_r0-r2_i
cmp_r0-r1 eor_cc_r2-r0_i eor_cs_r2-r0_i bfi_r1-r3_i_i orr_r0-r1-r2_asr_i and_r0-r0-r3_lsr_i mov_r3-r0 and_r2-r3_i	bfi_r1-r3_i_i orr_r0-r1-r0_asr_i and_r3-r0-r3_ror_i and_r2-r3_i
tst_r0-r1 mvn_eq_r2-r1 ror_r1-r2_i mvn_r3-r1	tst_r0-r1 mvn_r3-r2_ror_i mov_eq_r3-r1_ror_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 add_r1-r0_i add_r3-r1_i	tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 add_r3-r0_i
sub_r0-r1_i rsb_r2-r0_i ror_r0-r2_i	rsb_r2-r1_i ror_r0-r2_i
cmp_r0_i sub_ls_r0-r1-r2 sub_ne_r0-r3_i bfi_r3-r0_i_i cmp_r3-r1 eor_cc_r3-r3_i mov_r2-r3 lsr_r1-r2_i	lsr_r1-r3_i
and_r0-r0-r1 mov_r2-r0 sub_r2-r2-r0	sub_r2-r2-r2
cmp_r0-r1 and_lt_r2-r1_i and_ge_r2-r0_i asr_r0-r2_i	rsb_r0-r2-r2
cmp_r0-r1 rsb_lt_r2-r0-r3 rsb_ge_r2-r0-r2 rsb_r1-r3-r0_lsl_i cmp_r3-r0 sub_hi_r3-r3-r1 rsb_r3-r2-r3_lsr_i bic_r1-r1_i eor_r0-r3-r1_asr_i	rsb_r2-r0-r2 cmp_r0-r1 rsb_lt_r2-r0-r3 cmp_r3-r0 rsb_r1-r3-r0_lsl_i sub_hi_r3-r3-r1 rsb_r3-r2-r3_lsr_i eor_r0-r3-r1_asr_i
tst_r0-r1 mvn_eq_r1-r2 orr_eq_r1-r2-r3_ror_i ror_r3-r1_i bfi_r0-r3_i_i lsl_r3-r0_i	tst_r0-r1 orr_ge_r1-r2-r3_ror_i ror_r3-r1_i bfi_r0-r3_i_i lsl_r3-r0_i
bic_r0-r1-r0 bfi_r2-r0_i_i bfi_r0-r0_i_i tst_r2-r3 and_eq_r1-r1-r0_asr_i mov_r0-r1	bic_r0-r1-r0 bfi_r2-r0_i_i tst_r2-r3 and_ge_r1-r1-r0_asr_i mov_r0-r1
eor_r0-r1_i bfi_r0-r0_i_i	eor_r0-r1_i
sub_r0-r1-r2 bic_r1-r1_i tst_r2-r1 eor_eq_r0-r3-r0_lsl_i mvn_eq_r0-r1 mvn_r1-r0	sub_r0-r1-r2 bic_r1-r1_i tst_r2-r1 mvn_ne_r1-r0
cmp_r0_i mov_ne_r0-r1 mov_eq_r0-r2 sub_r3-r2-r0 mov_r0-r3 mvn_r1-r3 orr_r2-r0-r1	unk
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 sub_r2-r1-r2_ror_i	sub_r2-r2-r2_ror_i
sub_r0-r1_i tst_r1_i mov_eq_r1-r0 add_r0-r1-r1	tst_r1_i sub_eq_r1-r1_i add_r0-r1-r1
bfi_r0-r0_i_i orr_r1-r2-r3_asr_i and_r2-r1-r0 lsl_r0-r2_i mov_r3-r0 add_r1-r3_i	orr_r1-r2-r3_asr_i bfi_r0-r0_i_i and_r2-r1-r0 lsl_r0-r2_i add_r1-r0_i
mov_r0-r1 rsb_r1-r0_i orr_r1-r1_i	rsb_r1-r1_i orr_r1-r1_i
bic_r0-r1_i eor_r1-r0-r2 rsb_r1-r1-r0_asr_i bic_r1-r1_i mov_r3-r1	bic_r0-r1_i eor_r1-r0-r2 rsb_r1-r1-r0_asr_i bic_r3-r1_i
ror_r0-r1-r0 mov_r2-r0 sub_r0-r2-r0_asr_i	ror_r0-r1-r0 sub_r0-r0-r0_asr_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r1 tst_r2-r3 add_eq_r1-r2-r2 mov_r0-r1 rsb_r1-r0_i	mvn_r2-r3 tst_r1-r0 mvn_ls_r2-r1 tst_r2-r3 add_ls_r1-r2-r2 rsb_r1-r1_i
cmp_r0-r1 rsb_ge_r0-r2-r3_asr_i orr_r2-r0_i bfi_r3-r2_i_i bfi_r3-r3_i_i rsb_r0-r3-r2_asr_i	cmp_r0-r1 rsb_ge_r0-r2-r3_asr_i bfi_r3-r0_i_i rsb_r0-r3-r0_asr_i
ror_r0-r0_i ror_r1-r2_i cmp_r1-r2 sub_ls_r3-r0_i bic_r3-r3_i and_r0-r3-r1_lsl_i asr_r1-r0-r0	ror_r1-r2_i ror_r0-r0_i cmp_r1-r2 sub_ls_r3-r0_i and_r0-r3-r1_lsl_i asr_r1-r0-r0
rsb_r0-r0-r1_asr_i bic_r1-r0-r2 bic_r1-r0-r1	rsb_r0-r0-r1_asr_i and_r1-r0-r2
tst_r0-r1 mov_eq_r2-r0 sub_r0-r0-r2_lsl_i tst_r2-r3 mov_eq_r2-r0 rsb_r3-r2_i mov_r1-r3	tst_r0-r1 mov_eq_r2-r0 sub_r0-r0-r2_lsl_i tst_r2-r3 mov_eq_r2-r0 rsb_r1-r2_i
sub_r0-r1-r0_lsr_i bfi_r0-r0_i_i rsb_r2-r0_i add_r2-r2_i	sub_r0-r1-r0_lsr_i rsb_r2-r0_i
mvn_r0-r1 mvn_r2-r3 rsb_r0-r0-r1_lsl_i mov_r1-r2 rsb_r3-r1-r0 bfi_r3-r3_i_i lsl_r2-r3-r0 sub_r3-r2-r3	mvn_r0-r1 mvn_r2-r3 rsb_r0-r0-r1_lsl_i rsb_r3-r2-r0 bfi_r3-r3_i_i lsl_r2-r3-r0 sub_r3-r2-r3
cmp_r0-r1 mvn_ls_r2-r1 mvn_hi_r2-r1 lsl_r3-r2_i	mvn_r2-r1 lsl_r3-r2_i
tst_r0-r1 mov_eq_r2-r0 sub_r3-r0-r2_asr_i mov_r2-r3 orr_r1-r2_i	tst_r0-r1 mov_eq_r2-r0 sub_r3-r0-r2_asr_i orr_r1-r3_i
tst_r0_i mov_eq_r1-r2 bfi_r2-r0_i_i mov_r3-r2 bic_r2-r1-r3	tst_r0_i mov_eq_r1-r2 bfi_r2-r0_i_i bic_r2-r1-r2
sub_r0-r0_i mvn_r1-r0 and_r0-r1_i ror_r2-r1-r0	rsb_r1-r0_i and_r0-r1_i ror_r2-r1-r0
tst_r0-r1 mov_ne_r2-r0 orr_ne_r2-r0_i asr_r3-r2_i mov_r1-r3 rsb_r2-r3-r1_lsl_i mvn_r3-r2	tst_r0-r1 orr_ne_r2-r0_i asr_r3-r2_i rsb_r2-r3-r3_lsl_i mvn_r3-r2
cmp_r0_i and_ls_r0-r1-r2 and_hi_r0-r0-r2 bfi_r1-r0_i_i mov_r2-r1 sub_r0-r2-r1 bic_r1-r0_i	and_r1-r0_i
cmp_r0-r1 orr_cc_r2-r3-r2 tst_r2_i rsb_ne_r3-r1_i sub_r0-r2-r3 sub_r3-r2-r0 rsb_r0-r1-r3_lsr_i	cmp_r0-r1 orr_cc_r2-r3-r2 tst_r2_i rsb_ne_r3-r1_i rsb_r0-r1-r3_lsr_i
bic_r0-r1_i add_r0-r2-r0_asr_i rsb_r2-r1-r0 bic_r1-r2_i	add_r0-r2-r1_asr_i rsb_r2-r1-r0 bic_r1-r2_i
bic_r0-r1-r2 rsb_r1-r0_i bic_r3-r1_i rsb_r2-r3_i bfi_r0-r2_i_i bfi_r3-r0_i_i	bic_r0-r1-r2 rsb_r1-r0_i bic_r3-r1_i add_r2-r3_i bfi_r3-r2_i_i
mvn_r0-r1 mvn_r1-r0 mvn_r2-r1 ror_r2-r2_i	mvn_r2-r1_ror_i
cmp_r0-r1 mov_ls_r0-r1 mov_hi_r0-r1 bfi_r1-r0_i_i	mov_r1-r1
bic_r0-r0-r1 bic_r1-r0-r2 cmp_r1-r2 mvn_cc_r0-r1 mvn_cs_r0-r1 eor_r1-r0-r3	bic_r0-r0-r1 unk eor_r1-r0-r3
lsl_r0-r0_i mvn_r1-r0 bfi_r2-r2_i_i asr_r0-r2-r1	mov_r0-r2_asr_i
bfi_r0-r1_i_i tst_r0_i add_ne_r1-r1-r2_lsr_i add_eq_r1-r3-r0_asr_i bic_r3-r3-r1 and_r1-r3-r1	mov_r1_i
tst_r0-r1 eor_ne_r0-r1-r0 eor_eq_r0-r2_i mvn_r2-r3 eor_r0-r0-r2 bic_r3-r0-r3 sub_r0-r0-r3	tst_r0-r1 eor_ne_r0-r1-r0 eor_cs_r0-r2_i and_r0-r0-r3_ror_i
tst_r0-r1 mvn_eq_r1-r2 mov_eq_r1-r0 rsb_r2-r3-r1_lsl_i	tst_r0-r1 sub_ls_r1-r0-r2_lsl_i rsb_r2-r3-r1_lsl_i
ror_r0-r1_i mvn_r2-r0 rsb_r0-r2_i	ror_r0-r1_i add_r0-r0_i
lsr_r0-r1-r2 bic_r2-r0-r3 bic_r0-r3-r2	bic_r0-r3_i
rsb_r0-r1-r2 sub_r0-r0-r2	sub_r0-r1-r1_lsl_i
asr_r0-r1_i mov_r1-r2 cmp_r2-r1 mov_lt_r2-r0 mov_r0-r2	mov_r0-r2
lsr_r0-r0-r1 sub_r0-r0-r1_lsl_i mov_r2-r0 lsl_r3-r2_i	lsr_r0-r0-r1 sub_r0-r0-r1_lsl_i lsl_r3-r0_i
cmp_r0_i and_ge_r1-r2_i bfi_r1-r1_i_i bic_r1-r3-r1 rsb_r1-r1-r3	cmp_r0_i and_ge_r1-r2_i bic_r1-r3-r1 rsb_r1-r1-r3
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 bic_r0-r2_i bfi_r0-r0_i_i	mvn_r2-r0 tst_r0-r1 mvn_eq_r2-r1 bic_r0-r2_i
mov_r0-r1 orr_r0-r0-r2 eor_r1-r2-r0 ror_r1-r1_i sub_r1-r1_i lsr_r2-r1_i	bic_r1-r1-r2 ror_r1-r1_i sub_r1-r1_i lsr_r2-r1_i
sub_r0-r1-r2 add_r0-r0-r2 and_r3-r3-r0	and_r3-r3-r1
orr_r0-r1_i rsb_r1-r2-r0_asr_i	rsb_r1-r2-r1_asr_i
tst_r0_i add_ne_r1-r2-r3 orr_r3-r1-r3 bic_r0-r2-r3 and_r3-r0_i eor_r3-r3_i and_r2-r3_i	mov_r2_i
tst_r0-r1 mov_ne_r2-r3 mov_r3-r2	tst_r0-r1 orr_ge_r3-r2-r2
lsl_r0-r1_i add_r1-r2-r0 bic_r3-r0_i sub_r1-r3-r1 ror_r0-r1_i mov_r2-r0 rsb_r1-r0-r1 sub_r2-r2-r1_asr_i	lsl_r0-r1_i bic_r3-r0_i add_r1-r2-r0 sub_r1-r3-r1 ror_r0-r1_i rsb_r1-r0-r1 sub_r2-r0-r1_asr_i
tst_r0_i eor_ne_r0-r0-r1 mov_r2-r1 eor_r3-r2-r0_lsl_i	tst_r0_i eor_ne_r0-r0-r1 eor_r3-r1-r0_lsl_i
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r1 and_r1-r0-r1 mov_r0-r1 mov_r2-r0	cmp_r0-r1 mvn_ne_r0-r2 mvn_cs_r0-r1 and_r2-r0-r1
sub_r0-r1_i sub_r2-r1_i cmp_r2-r0 sub_ne_r0-r3_i sub_eq_r0-r3_i orr_r1-r0-r3_asr_i	sub_r0-r3_i orr_r1-r0-r3_asr_i
eor_r0-r1_i rsb_r2-r0_i add_r3-r2_i rsb_r0-r3_i add_r2-r0_i rsb_r3-r2-r0 lsl_r2-r3_i ror_r0-r2-r2	and_r0-r2_i
cmp_r0-r1 sub_ls_r0-r1-r2 sub_hi_r0-r3-r2 bic_r2-r0_i bic_r1-r2_i add_r0-r1_i	cmp_r0-r1 sub_hi_r0-r3-r2 sub_ls_r0-r1-r2 bic_r1-r0_i add_r0-r1_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 lsr_r0-r1-r2 tst_r1-r2 mov_ne_r2-r0 mvn_r0-r2	mvn_r1-r0 tst_r2-r1 lsr_ne_r2-r1-r2 mvn_r0-r2
cmp_r0_i rsb_ne_r1-r2-r1_asr_i orr_ne_r1-r0-r2 and_r1-r0-r1_asr_i orr_r1-r1-r2 sub_r3-r1_i rsb_r3-r3_i	cmp_r0_i orr_ne_r1-r0-r2_ror_i and_r1-r0-r1_asr_i orr_r1-r1-r2 rsb_r3-r1_i
tst_r0_i mov_ne_r1-r2 bfi_r2-r1_i_i	tst_r0_i bfi_ge_r2-r1_i_i
add_r0-r0_i ror_r1-r0_i add_r2-r1_i orr_r1-r0-r1_ror_i mov_r3-r1 asr_r1-r3-r2	add_r0-r0_i ror_r1-r0_i add_r2-r1_i orr_r1-r0-r1_ror_i asr_r1-r1-r2
rsb_r0-r1_i mvn_r2-r0 sub_r1-r2-r3 bfi_r2-r1_i_i	sub_r2-r1_i sub_r1-r2-r3 bfi_r2-r1_i_i
bfi_r0-r1_i_i add_r2-r3_i bfi_r1-r0_i_i and_r3-r2-r1_ror_i ror_r0-r3_i	add_r2-r3_i bfi_r1-r1_i_i and_r3-r2-r1_ror_i ror_r0-r3_i
orr_r0-r1_i add_r1-r0-r1_ror_i ror_r0-r0-r0 and_r0-r0-r1_asr_i mov_r2-r1 and_r0-r2-r0_lsr_i	orr_r0-r1_i add_r1-r0-r1_ror_i ror_r0-r0-r0 and_r0-r0-r1_asr_i and_r0-r1-r0_lsr_i
cmp_r0-r1 mov_eq_r0-r1 bic_r0-r0_i	bic_r0-r0_i
tst_r0-r1 rsb_ne_r0-r2-r3 mov_r3-r2 tst_r0-r2 mov_eq_r0-r3 lsl_r2-r0_i asr_r3-r2_i	tst_r1-r0 rsb_ne_r0-r2-r3 tst_r0-r2 mov_ge_r0-r2 lsl_r2-r0_i asr_r3-r2_i
orr_r0-r1-r2 tst_r2-r1 add_ne_r2-r0-r3 sub_r1-r1-r2 sub_r1-r1_i bfi_r3-r1_i_i lsr_r2-r3_i	lsr_r2-r3_i
lsr_r0-r0_i asr_r0-r0_i lsr_r1-r1_i rsb_r2-r0-r1 orr_r1-r2-r1	mov_r0-r0_lsr_i lsr_r1-r1_i rsb_r2-r0-r1 orr_r1-r2-r1
bic_r0-r1_i mov_r2-r0	bic_r2-r1_i
and_r0-r1-r0 bfi_r2-r1_i_i bfi_r1-r2_i_i mov_r2-r0 rsb_r0-r1-r2	and_r0-r1-r0 bfi_r1-r2_i_i rsb_r0-r1-r0
tst_r0-r1 and_ne_r0-r2_i and_eq_r0-r2-r3 ror_r2-r3-r0 and_r3-r3-r2 ror_r0-r3_i add_r3-r0-r3 bfi_r0-r3_i_i bfi_r3-r0_i_i	tst_r0-r1 and_ne_r0-r2_i and_eq_r0-r2-r3 ror_r2-r3-r0 and_r3-r3-r2 ror_r0-r3_i add_r3-r0-r3 bfi_r3-r0_i_i
bic_r0-r1_i mov_r2-r0 bfi_r0-r2_i_i sub_r1-r0-r3	bic_r0-r1_i sub_r1-r0-r3
ror_r0-r1_i ror_r0-r0_i mov_r2-r0	ror_r0-r1_i mov_r2-r0_ror_i
bfi_r0-r1_i_i orr_r0-r0-r2 and_r2-r0-r1_lsl_i ror_r3-r2_i add_r1-r3_i	orr_r0-r0-r2 and_r2-r0-r1_lsl_i ror_r3-r2_i add_r1-r3_i
rsb_r0-r1-r2 sub_r2-r0-r2 and_r1-r2_i	rsb_r1-r1-r1_lsl_i and_r1-r1_i
cmp_r0-r1 rsb_ne_r2-r0-r2_asr_i rsb_eq_r2-r1-r0 add_r1-r1-r2 add_r2-r1-r0_lsl_i	cmp_r0-r1 rsb_ne_r2-r0-r2_asr_i add_ne_r1-r1-r2 add_r2-r1-r0_lsl_i
lsr_r0-r1-r1 mvn_r1-r0 mvn_r2-r1 orr_r1-r1-r2	mvn_r1_i
mvn_r0-r1 tst_r1-r0 eor_ne_r2-r3_i orr_r0-r2-r1 bfi_r2-r0_i_i sub_r1-r0-r2 add_r0-r1_i	orr_r0-r2-r1 bfi_r2-r0_i_i sub_r1-r0-r2 add_r0-r1_i
tst_r0_i add_eq_r1-r2-r0 mov_r2-r1 orr_r0-r2-r3	tst_r0_i add_eq_r1-r2-r0 orr_r0-r1-r3
sub_r0-r1-r2 orr_r0-r2-r0 mov_r3-r0 lsr_r1-r0_i rsb_r0-r1-r3 mvn_r1-r0 mvn_r3-r1	sub_r0-r1-r2 orr_r3-r0-r2 sub_r3-r3-r3_lsr_i
lsr_r0-r0_i tst_r0-r1 orr_ne_r1-r0_i orr_eq_r1-r0-r2 orr_r1-r0-r1	lsr_r0-r0_i tst_r1-r0 orr_ne_r1-r0_i orr_ge_r1-r0-r2
bic_r0-r1_i lsr_r1-r0_i	lsr_r1-r1_i
bic_r0-r1_i lsl_r2-r3-r0 bic_r0-r1-r2 rsb_r2-r0_i bic_r3-r2-r1 mov_r0-r3	bic_r0-r1_i lsl_r2-r3-r0 bic_r0-r1-r2 rsb_r2-r0_i bic_r0-r2-r1
sub_r0-r0_i mvn_r1-r0	rsb_r1-r0_i
asr_r0-r1-r2 asr_r2-r0_i add_r1-r0-r2 bic_r0-r1-r2	asr_r0-r1-r2 add_r2-r0-r0_lsr_i bic_r0-r2-r0_asr_i
sub_r0-r1-r0 bfi_r0-r0_i_i mvn_r2-r0 orr_r3-r2_i add_r1-r2-r3 bfi_r1-r1_i_i mov_r3-r1	sub_r0-r1-r0 bfi_r0-r0_i_i mvn_r2-r0 orr_r3-r2_i add_r3-r2-r3
rsb_r0-r1_i add_r1-r1-r0 asr_r1-r1_i	rsb_r1-r0-r0
bfi_r0-r0_i_i lsl_r0-r1-r0 tst_r1-r2 orr_ne_r2-r0_i orr_eq_r2-r2_i ror_r2-r2-r1	tst_r1-r2 orr_eq_r2-r2_i lsl_r0-r1-r0 orr_ne_r2-r0_i ror_r2-r2-r1
mvn_r0-r1 mvn_r2-r0 bfi_r3-r1_i_i cmp_r3-r2 mvn_ge_r1-r0 lsr_r1-r2-r1 ror_r3-r1_i	lsr_r1-r1-r1 ror_r3-r1_i
rsb_r0-r1-r2_lsr_i add_r3-r0_i bic_r0-r3_i sub_r1-r0-r3	rsb_r0-r1-r2_lsr_i bic_r3-r0_i rsb_r1-r0-r3
sub_r0-r1-r2 add_r0-r2-r0 add_r0-r0-r2 add_r3-r0_i and_r0-r3-r0 mov_r2-r0 orr_r0-r2_i bic_r3-r0_i	add_r0-r1-r2 add_r3-r0_i and_r0-r3-r0 orr_r3-r0_i
asr_r0-r0_i mov_r1-r0	asr_r1-r0_i
bic_r0-r1-r0 rsb_r2-r0_i mov_r3-r1 tst_r3-r2 rsb_ne_r1-r1-r3_lsl_i ror_r0-r1_i	bic_r0-r1-r0 eor_r2-r0_i tst_r1-r2 rsb_ne_r1-r1-r1_lsl_i ror_r0-r1_i
lsr_r0-r0-r1 mov_r2-r0	lsr_r2-r0-r1
bic_r0-r1_i bfi_r1-r0_i_i bic_r2-r1_i mvn_r1-r2	bic_r2-r1_i mvn_r1-r2
add_r0-r1_i add_r1-r0_i	add_r1-r1_i
sub_r0-r1-r2_asr_i mov_r2-r0 bic_r1-r0_i asr_r1-r1-r2 ror_r0-r2-r1 bic_r2-r1-r0	sub_r0-r1-r2_asr_i asr_r1-r0-r0 ror_r0-r0-r1 bic_r2-r1-r0
add_r0-r1-r0_asr_i mvn_r2-r0 bfi_r2-r2_i_i	add_r0-r1-r0_asr_i mvn_r2-r0
rsb_r0-r1-r2 add_r3-r1-r0 sub_r1-r3_i	sub_r1-r2_i
lsr_r0-r1_i add_r2-r1-r0 ror_r2-r2-r1 and_r0-r0-r2 mov_r1-r0 bfi_r2-r1_i_i	lsr_r0-r1_i add_r2-r1-r0 ror_r2-r2-r1 unk and_r2-r1-r2
mov_r0-r1 bic_r2-r1_i tst_r2-r0 mov_eq_r0-r1 bfi_r1-r0_i_i bic_r0-r1_i	bfi_r1-r1_i_i bic_r0-r1_i
and_r0-r1_i mov_r2-r3 orr_r0-r0-r2 bfi_r1-r0_i_i eor_r1-r1-r0 ror_r1-r1_i	and_r0-r1_i orr_r0-r0-r3 bfi_r1-r0_i_i eor_r1-r1-r0 ror_r1-r1_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 ror_r1-r1_i rsb_r2-r1_i mov_r3-r2 sub_r2-r2-r3 rsb_r1-r2_i	mov_r1_i
cmp_r0-r1 and_ls_r2-r1-r2 and_hi_r2-r2_i tst_r3_i rsb_ne_r3-r2_i mov_r1-r3 rsb_r1-r0-r1	cmp_r0-r1 and_hi_r1-r2_i tst_r3_i and_ne_r2-r1-r2 rsb_ne_r3-r2_i rsb_r1-r0-r3
mvn_r0-r1 bic_r2-r1-r0 sub_r0-r2-r1 eor_r2-r0-r2_lsl_i eor_r1-r0_i mov_r3-r1 sub_r2-r2_i bic_r1-r2-r3	mov_r3_i rsb_r1-r3-r1_lsl_i
sub_r0-r1-r0_ror_i rsb_r0-r0-r2 mov_r3-r2 add_r1-r3-r0_ror_i sub_r1-r1-r2_asr_i	sub_r0-r1-r0_ror_i rsb_r0-r0-r2 add_r1-r2-r0_ror_i sub_r1-r1-r2_asr_i
lsr_r0-r1_i mov_r2-r0 sub_r2-r2-r0 sub_r1-r2_i	mvn_r1_i
tst_r0-r1 sub_ne_r2-r2_i sub_eq_r2-r0-r3 sub_r3-r0-r2	tst_r0-r1 sub_ne_r2-r2_i sub_ne_r3-r0-r2
asr_r0-r0-r1 lsl_r2-r0_i eor_r2-r0-r2 cmp_r0-r3 sub_cc_r1-r2_i bfi_r1-r1_i_i	asr_r0-r0-r1 eor_r2-r0-r0_lsl_i cmp_r0-r3 sub_cc_r1-r2_i bfi_r1-r1_i_i
mvn_r0-r1 bfi_r2-r0_i_i sub_r1-r1_i lsr_r1-r1-r2 bic_r3-r1_i bic_r3-r3_i	mvn_r0-r1 bfi_r2-r0_i_i sub_r1-r1_i lsr_r1-r1-r2 bic_r3-r1_i
tst_r0_i mov_eq_r0-r1 mov_eq_r0-r2 orr_r3-r0-r1_ror_i	tst_r0_i mov_eq_r0-r2 orr_r3-r0-r1_ror_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 lsl_r2-r1-r2 lsl_r2-r2_i bfi_r1-r2_i_i	unk
bic_r0-r1-r2 asr_r3-r1-r1 eor_r1-r0-r1 tst_r3-r1 mvn_eq_r1-r3 bic_r3-r1_i asr_r3-r3_i	asr_r3-r1-r1 and_r1-r1-r2 tst_r3-r1 mvn_cs_r1-r3 asr_r3-r1_i
mov_r0-r1 tst_r1_i mov_ne_r2-r0 mov_eq_r2-r1 rsb_r2-r1-r2	rsb_r2-r1-r1
bfi_r0-r1_i_i lsr_r2-r0_i	mov_r2-r0_lsr_i
mov_r0-r1 asr_r2-r0_i	asr_r2-r1_i
rsb_r0-r1_i rsb_r2-r0_i	mov_r2-r1
eor_r0-r1_i cmp_r1-r0 mvn_eq_r0-r2 add_r1-r0-r3_lsl_i	eor_r0-r1_i add_r1-r0-r3_lsl_i
lsl_r0-r1_i and_r2-r2_i tst_r2-r0 rsb_eq_r2-r2-r0 bic_r2-r2_i	and_r2-r2_i rsb_r2-r2-r1_lsl_i bic_r2-r2_i
mov_r0-r1 eor_r2-r0_i	eor_r2-r1_i
eor_r0-r1_i mov_r2-r0	eor_r2-r1_i
cmp_r0-r1 mvn_ls_r2-r1 rsb_r0-r2_i mov_r3-r0	cmp_r0-r1 mvn_ls_r2-r1 rsb_r3-r2_i
asr_r0-r0_i rsb_r1-r2-r0 bfi_r2-r1_i_i	add_r1-r2-r0_asr_i bfi_r2-r1_i_i
bic_r0-r1_i asr_r2-r0-r1 add_r0-r3-r2	asr_r2-r1-r1 add_r0-r3-r2
cmp_r0-r1 orr_ls_r1-r2-r1 orr_hi_r1-r1-r2 rsb_r1-r1-r2 bfi_r0-r1_i_i	bic_r1-r1-r2_ror_i bfi_r0-r1_i_i
tst_r0-r1 eor_ne_r2-r3-r0 eor_r0-r1-r2 orr_r3-r0_i lsr_r2-r3_i orr_r0-r2-r1 bfi_r0-r0_i_i	tst_r0-r1 eor_ne_r2-r3-r0 eor_r0-r1-r2 orr_r0-r1-r0_lsr_i
bic_r0-r0-r1 add_r2-r3-r3 bfi_r2-r2_i_i sub_r1-r2-r3_ror_i eor_r3-r0-r1 add_r0-r3-r1 add_r0-r0-r0_lsl_i	add_r2-r3-r3 bic_r0-r0-r1 sub_r1-r2-r3_ror_i eor_r3-r0-r1 add_r0-r3-r1 add_r0-r0-r0_lsl_i
tst_r0_i mov_eq_r1-r0 rsb_r2-r0_i cmp_r2_i mov_eq_r2-r1 sub_r2-r0-r2_lsr_i add_r2-r2_i	rsb_r2-r0_i cmp_r2_i mov_eq_r2-r1 sub_r2-r0-r2_lsr_i add_r2-r2_i
cmp_r0-r1 mvn_ge_r2-r3 and_r2-r2-r3 and_r2-r2-r3 asr_r1-r2-r1	cmp_r0-r1 mvn_ge_r2-r3 and_r2-r2-r3 asr_r1-r2-r1
cmp_r0-r1 mov_lt_r2-r3 mov_r0-r3 asr_r1-r0_i and_r2-r1-r2 rsb_r3-r2_i	cmp_r0-r1 mov_lt_r2-r3 asr_r1-r3_i and_r2-r1-r2 rsb_r3-r2_i
sub_r0-r1_i mvn_r2-r3 mov_r1-r2 bic_r1-r1_i lsr_r1-r1-r0 bic_r2-r1_i	sub_r0-r1_i mvn_r2-r3 bic_r1-r2_i lsr_r1-r1-r0 bic_r2-r1_i
cmp_r0-r1 add_ls_r2-r2-r3_ror_i sub_r0-r2-r3_ror_i bfi_r0-r0_i_i add_r1-r0_i lsl_r2-r1_i bfi_r3-r2_i_i	unk
bic_r0-r1-r2 mov_r1-r0 mvn_r0-r3 bic_r2-r0-r1 eor_r0-r1-r0 add_r1-r2-r0 bic_r3-r3-r1	unk eor_r0-r0-r3 bic_r2-r0-r3 add_r1-r2-r0 bic_r3-r3-r1
bfi_r0-r1_i_i ror_r1-r0_i asr_r2-r2-r2 mvn_r0-r2 asr_r3-r0_i ror_r2-r3-r1 lsl_r0-r0-r2 mov_r1-r0	lsr_r1-r0_i asr_r2-r2-r2 mvn_r0-r2 asr_r3-r0_i ror_r2-r3-r1 lsl_r1-r0-r2
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r3 lsl_r3-r1_i sub_r1-r1-r3	tst_r0_i mov_ne_r1-r2 sub_ne_r1-r1-r1_lsl_i sub_eq_r1-r3-r3_lsl_i
tst_r0_i rsb_ne_r1-r0_i rsb_eq_r1-r2_i mov_r2-r1 bic_r3-r2_i	tst_r0_i rsb_ne_r1-r0_i rsb_eq_r1-r2_i bic_r3-r1_i
bic_r0-r1_i tst_r0_i mvn_eq_r2-r0 add_eq_r2-r0-r0 add_r1-r2-r3	bic_r0-r1_i tst_r0_i add_eq_r2-r0-r0 add_r1-r2-r3
orr_r0-r1-r2_asr_i cmp_r2-r0 mvn_lt_r1-r2 mvn_ge_r1-r3 asr_r3-r1_i	orr_r0-r1-r2_asr_i cmp_r2-r0 mvn_lt_r3-r2_asr_i mvn_ge_r3-r3_asr_i
ror_r0-r0_i sub_r1-r0-r1 lsl_r1-r1_i	rsb_r1-r1-r0_ror_i lsl_r1-r1_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r0 mov_r1-r2 lsl_r0-r1_i	mov_r2-r1 tst_r0-r2 mov_ls_r2-r0 lsl_r0-r2_i
tst_r0-r1 rsb_ne_r2-r3-r2 sub_ne_r2-r1-r3 lsl_r1-r2-r1	tst_r0-r1 sub_ne_r2-r1-r3 lsl_r1-r2-r1
sub_r0-r1-r2 rsb_r1-r2-r3 ror_r3-r1_i bfi_r2-r0_i_i mov_r0-r3 bic_r2-r2-r0	sub_r0-r1-r2 rsb_r1-r2-r3 ror_r3-r1_i bfi_r2-r0_i_i bic_r2-r2-r3
ror_r0-r1_i sub_r2-r3-r0 rsb_r1-r2_i asr_r1-r1_i	sub_r2-r3-r1_ror_i rsb_r1-r2_i asr_r1-r1_i
ror_r0-r1_i orr_r0-r2-r0	orr_r0-r2-r1_ror_i
tst_r0-r1 eor_ne_r2-r0-r3 eor_eq_r2-r3-r1 orr_r2-r1-r2	tst_r0-r1 eor_ne_r3-r0-r3 orr_r2-r1-r3
rsb_r0-r0-r1 bic_r2-r0_i mov_r0-r2 mvn_r3-r0	rsb_r0-r0-r1 bic_r2-r0_i mvn_r3-r2
ror_r0-r1_i and_r2-r2-r0 sub_r2-r2_i	and_r2-r2-r1_ror_i sub_r2-r2_i
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 eor_r0-r1_i ror_r0-r1-r0	mvn_r1-r2 eor_r0-r1_i ror_r0-r1-r0
and_r0-r1-r2 cmp_r1_i mov_ls_r3-r0 mov_hi_r3-r0 add_r2-r3_i	and_r0-r1-r2 add_r2-r0_i
mov_r0-r1 lsl_r0-r0-r0 tst_r0-r2 mov_eq_r1-r2 lsr_r3-r1_i add_r2-r3_i	lsr_r0-r2-r1 tst_r0-r1 mov_eq_r1-r2 lsr_r3-r1_i add_r2-r3_i
mov_r0-r1 and_r0-r0_i	and_r0-r1_i
tst_r0_i rsb_eq_r0-r1-r2_lsl_i sub_r1-r0-r3_ror_i orr_r1-r1_i lsr_r1-r1_i	tst_r0_i rsb_eq_r0-r1-r2_lsl_i sub_r1-r0-r3_ror_i lsr_r1-r1_i
bic_r0-r0-r1 eor_r2-r0_i and_r3-r2-r1 bfi_r3-r3_i_i	and_r3-r1_i
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r1 rsb_r3-r2-r3 ror_r2-r1-r3 lsl_r1-r3-r2	mvn_r2-r1 rsb_r3-r2-r3 ror_r2-r1-r3 lsl_r1-r3-r2
cmp_r0_i mov_cc_r1-r2 mov_cs_r1-r0 rsb_r2-r1-r2 mov_r3-r2	cmp_r0_i rsb_r3-r0-r2 mov_cc_r3-r0_asr_i
cmp_r0-r1 mov_ls_r1-r0 add_r2-r1-r2_lsr_i lsl_r2-r2-r2 mov_r1-r2 mov_r0-r1	cmp_r0-r1 mov_ls_r1-r0 add_r2-r1-r2_lsr_i lsl_r2-r2-r2 mov_r0-r2
eor_r0-r0-r1 mov_r2-r0 lsr_r3-r2_i	eor_r0-r0-r1 lsr_r3-r0_i
mov_r0-r1 eor_r2-r0-r3 mvn_r1-r2 lsr_r0-r1_i	eor_r2-r1-r3 mvn_r1-r2 lsr_r0-r1_i
bfi_r0-r1_i_i add_r0-r0-r0_lsr_i lsl_r2-r2-r0 lsr_r1-r2_i eor_r3-r2-r1	bfi_r0-r1_i_i add_r0-r0-r0_lsr_i lsl_r2-r2-r0 eor_r3-r2-r2_lsr_i
cmp_r0-r1 mov_cc_r2-r0 mov_cs_r2-r0 orr_r2-r2_i add_r1-r2-r2_lsr_i and_r1-r1-r3_ror_i	orr_r0-r0_i add_r1-r0-r0_lsr_i and_r1-r1-r3_ror_i
cmp_r0_i mov_ls_r1-r2 mov_hi_r1-r2 bfi_r3-r3_i_i bic_r1-r1-r3 rsb_r1-r2-r1 bic_r1-r2-r1	bfi_r3-r3_i_i bic_r1-r2-r3 rsb_r1-r2-r1 bic_r1-r2-r1
cmp_r0-r1 rsb_cs_r2-r1-r0_lsl_i mvn_r0-r2 rsb_r2-r0_i	cmp_r0-r1 rsb_cs_r2-r1-r0_lsl_i add_r2-r2_i
sub_r0-r0-r1 and_r2-r2-r0 add_r1-r3_i rsb_r3-r1-r2_asr_i bfi_r2-r3_i_i ror_r2-r2_i	sub_r0-r0-r1 and_r2-r2-r0 sub_r3-r3-r2_ror_i bfi_r2-r3_i_i ror_r2-r2_i
bfi_r0-r1_i_i and_r2-r1_i and_r2-r2-r0_lsr_i mvn_r3-r2	and_r2-r1_i and_r2-r2-r0_lsr_i mvn_r3-r2
cmp_r0-r1 mvn_ls_r0-r1 mvn_hi_r0-r2 bic_r2-r0_i sub_r1-r2_i mov_r0-r1 eor_r3-r0_i	cmp_r0-r1 mvn_cs_r0-r2 mvn_ls_r0-r1 bic_r2-r0_i sub_r3-r2_i
and_r0-r0-r1 and_r1-r2-r3_asr_i rsb_r2-r0-r1_lsr_i lsl_r1-r0_i orr_r0-r2-r1 lsr_r0-r0_i	and_r0-r0-r1 and_r1-r2-r3_asr_i rsb_r2-r0-r1_lsr_i orr_r0-r2-r0_ror_i lsr_r0-r0_i
mvn_r0-r1 and_r2-r2-r0 lsr_r3-r2_i	bic_r2-r2-r1 lsr_r3-r2_i
cmp_r0-r1 eor_cc_r2-r1-r0 add_r2-r2-r2 bic_r1-r2-r0 mvn_r0-r1 bfi_r2-r0_i_i add_r0-r2_i	cmp_r0-r1 eor_cc_r2-r1-r0 add_r2-r2-r2 unk bfi_r2-r0_i_i add_r0-r2_i
cmp_r0-r1 rsb_hi_r2-r0-r3_ror_i mvn_ne_r2-r0 sub_r0-r2-r0 eor_r3-r1-r0	cmp_r0-r1 mvn_ne_r2-r0 sub_r0-r2-r0 eor_r3-r1-r0
sub_r0-r1_i mov_r1-r0 asr_r2-r1_i rsb_r3-r2-r3 mvn_r2-r3 and_r1-r2-r3 eor_r3-r3-r1	sub_r1-r1_i sub_r3-r3-r1_asr_i
mov_r0-r1 and_r0-r1-r0 sub_r2-r1_i bic_r3-r0-r2 bic_r3-r3-r0	bic_r3-r3-r3
and_r0-r1-r2 cmp_r1-r0 eor_cs_r2-r0_i bic_r1-r2-r3 add_r2-r1-r3_lsr_i	and_r0-r1-r2 eor_r2-r0_i bic_r1-r2-r3 add_r2-r1-r3_lsr_i
tst_r0_i eor_ne_r1-r0-r2 eor_eq_r1-r0-r1 mov_r2-r0 eor_r1-r1-r3 eor_r2-r2-r1	tst_r0_i eor_ne_r1-r0-r2 eor_cs_r1-r0-r1 eor_r1-r1-r3 eor_r2-r0-r1
mov_r0-r1 rsb_r2-r2-r0 mvn_r1-r2 mvn_r3-r1 lsr_r2-r3_i	rsb_r2-r2-r1 lsr_r2-r2_i
tst_r0-r1 and_ne_r0-r0-r2_lsl_i lsr_r0-r0_i lsr_r1-r0_i	tst_r0-r1 and_ne_r0-r0-r2_lsl_i lsr_r1-r0_i
tst_r0-r1 eor_ne_r0-r1-r0_lsl_i eor_ne_r0-r1-r0 bic_r1-r2_i asr_r0-r0-r2 cmp_r1-r0 mov_ne_r3-r1 bfi_r1-r3_i_i and_r3-r2-r1	tst_r0-r1 mov_ne_r0-r0_lsl_i bic_r1-r2_i asr_r0-r0-r2 cmp_r1-r0 mov_ne_r3-r1 bfi_r1-r3_i_i and_r3-r2-r1
mvn_r0-r1 bfi_r2-r2_i_i mvn_r3-r0 ror_r3-r2-r3	bfi_r2-r2_i_i ror_r3-r2-r1
and_r0-r1_i cmp_r1-r0 mvn_hi_r2-r3 sub_r1-r2_i bfi_r1-r1_i_i	cmp_r1_i mvn_hi_r2-r3 sub_r1-r2_i
cmp_r0-r1 rsb_ne_r1-r2-r3_lsl_i rsb_eq_r1-r0-r1 asr_r0-r2_i bic_r0-r1-r0	cmp_r0-r1 rsb_ne_r1-r2-r3_lsl_i asr_ne_r0-r2_i bic_r0-r1-r0
bfi_r0-r1_i_i add_r1-r2-r2 bfi_r2-r0_i_i eor_r1-r1-r2_asr_i	add_r1-r2-r2 eor_r1-r1-r2_asr_i
orr_r0-r1-r2 cmp_r0_i mvn_eq_r1-r0 mvn_r0-r1	orr_r0-r1-r2 cmp_r0_i mvn_ne_r0-r1
cmp_r0-r1 sub_lt_r2-r3-r0 bfi_r2-r2_i_i	cmp_r0-r1 sub_lt_r2-r3-r0
rsb_r0-r1-r2 add_r3-r0-r0_lsr_i mov_r2-r1 and_r2-r1-r2 ror_r2-r3-r2	rsb_r0-r1-r2 add_r3-r0-r0_lsr_i ror_r2-r3-r1
cmp_r0-r1 and_ne_r2-r3_i and_eq_r2-r0-r1_ror_i mov_r0-r3 sub_r0-r0-r2_ror_i	and_r2-r3_i cmp_r0-r1 and_eq_r2-r1-r1_ror_i sub_r0-r3-r2_ror_i
mov_r0-r1 and_r1-r0-r2 rsb_r3-r3-r1_lsr_i cmp_r3-r0 orr_hi_r3-r2-r1 asr_r2-r3_i rsb_r1-r2-r1	mov_r0-r1 and_r1-r0-r2 rsb_r3-r3-r1_lsr_i cmp_r3-r0 orr_hi_r3-r2-r1 sub_r1-r1-r3_asr_i
ror_r0-r1_i ror_r2-r1_i and_r3-r2_i and_r3-r3-r2 add_r1-r3-r3 add_r0-r1-r0_asr_i	ror_r0-r1_i asr_r2-r1_i and_r3-r2_i add_r1-r3-r3 add_r0-r1-r0_asr_i
tst_r0_i and_ne_r0-r1_i bic_r2-r0_i bic_r3-r1_i and_r1-r3_i rsb_r3-r1-r2	tst_r0_i and_ne_r0-r1_i bic_r2-r0_i and_r1-r1_i rsb_r3-r1-r2
cmp_r0_i and_cc_r1-r0-r2 rsb_r2-r0-r1_asr_i bic_r0-r2_i bic_r1-r2-r0	cmp_r0_i and_cc_r1-r0-r2 rsb_r2-r0-r1_asr_i and_r1-r2_i
lsr_r0-r1-r1 mvn_r2-r0 lsr_r3-r2_i mvn_r0-r3	lsr_r0-r1-r1 mvn_r2-r0 mvn_r0-r2_lsr_i
lsl_r0-r1_i bic_r2-r0_i add_r1-r0_i lsr_r3-r1-r0 cmp_r2-r3 mov_cc_r0-r3 lsr_r0-r0_i	mov_r0-r1_lsl_i lsr_r0-r0_i
tst_r0-r1 mvn_eq_r2-r3 eor_r2-r0-r2 eor_r3-r0_i lsr_r2-r2-r2 add_r0-r2-r3_lsr_i	tst_r0-r1 mvn_cs_r2-r3 eor_r2-r0-r2 lsr_r2-r2-r2 add_r0-r2-r0_lsr_i
asr_r0-r1-r0 bfi_r0-r0_i_i bfi_r2-r0_i_i	asr_r0-r1-r0 bfi_r2-r0_i_i
mov_r0-r1 and_r0-r0_i	and_r0-r1_i
cmp_r0_i add_lt_r1-r1_i mov_r2-r0 sub_r3-r2-r1_lsl_i and_r0-r2-r3	mov_r4-r0_lsr_i add_r1-r1-r4_lsl_i sub_r3-r0-r1_lsl_i and_r0-r0-r3
bfi_r0-r1_i_i eor_r2-r0_i mov_r0-r2	bfi_r0-r1_i_i eor_r0-r0_i
tst_r0-r1 rsb_ne_r1-r2_i rsb_eq_r1-r3-r2 mov_r3-r2 lsr_r2-r1-r3 mov_r3-r2 bic_r2-r2-r3	mov_r2_i
tst_r0_i eor_ne_r1-r1-r2 eor_eq_r1-r0_i bfi_r3-r1_i_i bic_r3-r3-r1 orr_r0-r1-r3_lsr_i	bic_r3-r3_i tst_r0_i eor_r1-r1-r2 eor_ge_r1-r0_i bic_r3-r3-r1 orr_r0-r1-r3_lsr_i
mvn_r0-r1 cmp_r2-r1 mov_lt_r3-r0 asr_r3-r3_i	cmp_r2-r1 mvn_lt_r3-r1 asr_r3-r3_i
lsr_r0-r1-r1 add_r2-r2-r1 sub_r2-r2_i sub_r2-r2-r0 bic_r0-r2_i and_r2-r0-r2	lsr_r0-r1-r1 add_r2-r2-r1 sub_r2-r2_i sub_r2-r2-r0 bic_r2-r2_i
cmp_r0-r1 orr_lt_r2-r2-r1 ror_r1-r2_i add_r0-r2-r1 bic_r1-r0_i add_r3-r1-r1 rsb_r0-r3-r0_ror_i	cmp_r0-r1 orr_lt_r2-r2-r1 add_r0-r2-r2_ror_i bic_r1-r0_i add_r3-r1-r1 rsb_r0-r3-r0_ror_i
bfi_r0-r1_i_i rsb_r2-r0-r2_ror_i mov_r0-r2 lsr_r3-r0_i	bfi_r0-r1_i_i rsb_r2-r0-r2_ror_i lsr_r3-r2_i
mov_r0-r1 add_r1-r0-r0	add_r1-r1-r1
add_r0-r1-r2_asr_i sub_r0-r3-r0 rsb_r2-r0-r3	add_r2-r1-r2_asr_i
bic_r0-r1_i add_r1-r0_i add_r0-r1_i ror_r1-r0_i bic_r0-r1_i	bic_r0-r1_i add_r0-r0_i ror_r1-r0_i bic_r0-r1_i
tst_r0-r1 sub_ne_r1-r1-r0 bic_r2-r1_i add_r1-r2_i mov_r2-r1 rsb_r0-r2_i ror_r3-r0_i sub_r0-r3_i	tst_r0-r1 sub_ne_r1-r1-r0 bic_r2-r1_i orr_r1-r2_i rsb_r0-r1_i ror_r3-r0_i sub_r0-r3_i
rsb_r0-r1_i bfi_r2-r1_i_i bic_r3-r0-r2 bic_r0-r2-r3 sub_r3-r1-r0 sub_r0-r3_i bfi_r3-r0_i_i bic_r3-r3_i	bfi_r2-r1_i_i rsb_r3-r2-r1 bic_r3-r3_i
lsr_r0-r1-r0 sub_r2-r2_i cmp_r0-r2 sub_lt_r1-r0-r1 sub_ge_r1-r0-r1 add_r3-r1-r0_lsl_i	lsr_r0-r1-r0 rsb_r1-r1-r0 add_r3-r1-r0_lsl_i
asr_r0-r1_i orr_r2-r0-r2	orr_r2-r2-r1_asr_i
lsl_r0-r1_i add_r1-r0_i rsb_r1-r0-r1 orr_r2-r1-r3_lsl_i add_r1-r2-r0 add_r0-r1-r1 mov_r1-r0	lsl_r0-r1_i mov_r1_i orr_r2-r1-r3_lsl_i add_r1-r2-r0 add_r1-r1-r1
ror_r0-r1-r0 mvn_r1-r0 bic_r2-r1_i and_r0-r2_i sub_r3-r2-r0 mov_r0-r3	ror_r0-r1-r0 mvn_r2_i bic_r0-r2-r0
bfi_r0-r1_i_i sub_r1-r2-r0 bic_r3-r0-r1 mov_r2-r3 add_r1-r2_i mov_r3-r1 mov_r1-r3	bfi_r0-r1_i_i sub_r1-r2-r0 bic_r3-r0-r1 add_r1-r3_i
lsl_r0-r1_i orr_r2-r0_i bic_r2-r2_i bic_r2-r2-r0 orr_r0-r2-r1	eor_r2-r1_i bic_r2-r2-r1_ror_i orr_r0-r2-r1
orr_r0-r1_i bfi_r0-r0_i_i	orr_r0-r1_i
tst_r0_i eor_ne_r1-r1-r2_ror_i eor_eq_r1-r2-r1 tst_r1-r3 rsb_eq_r3-r0-r3_lsl_i mov_r0-r3 eor_r1-r0_i	tst_r0_i eor_ne_r1-r1-r2_ror_i eor_eq_r1-r2-r1 tst_r1-r3 rsb_ge_r3-r0-r3_lsl_i eor_r1-r3_i
add_r0-r1_i lsl_r2-r0_i mvn_r0-r2	add_r0-r1_i mvn_r0-r0_lsl_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r2 rsb_r0-r3_i lsl_r2-r1-r0	rsb_r0-r3_i lsl_r2-r2-r0
bfi_r0-r0_i_i eor_r0-r0_i mvn_r1-r0 mov_r2-r1 lsr_r2-r2-r2 mov_r0-r2	bfi_r0-r0_i_i eor_r0-r0_i mvn_r2-r0 lsr_r0-r2-r2
bfi_r0-r1_i_i mov_r2-r3 add_r1-r2-r3_ror_i asr_r2-r1-r0	bfi_r0-r1_i_i add_r1-r3-r3_ror_i asr_r2-r1-r0
tst_r0-r1 sub_eq_r1-r1_i add_r2-r2-r2 lsl_r2-r1-r2 mov_r0-r2	add_r2-r2-r2 tst_r1-r0 sub_eq_r1-r1_i lsl_r0-r1-r2
sub_r0-r0-r1_ror_i orr_r2-r0-r3 bic_r3-r2_i lsr_r1-r3_i	sub_r0-r0-r1_ror_i orr_r2-r0-r3 lsr_r1-r2_i
cmp_r0-r1 mov_cc_r1-r0 mov_cs_r1-r0 orr_r2-r1_i bic_r1-r2-r1	eor_r2-r0_i bic_r1-r2-r0
add_r0-r0_i eor_r1-r0-r2 add_r0-r1_i bic_r0-r0_i mov_r3-r2 mvn_r1-r3 rsb_r1-r1-r0 mvn_r3-r1	add_r0-r0_i eor_r1-r0-r2 add_r0-r1_i bic_r0-r0_i mvn_r1-r2 rsb_r1-r1-r0 mvn_r3-r1
mov_r0-r1 add_r2-r0-r0	add_r2-r1-r1
lsr_r0-r0_i orr_r1-r2-r0 and_r0-r1-r3_ror_i	orr_r1-r2-r0_lsr_i and_r0-r1-r3_ror_i
and_r0-r1-r2_lsr_i mov_r3-r1 bic_r2-r2-r0 ror_r2-r3-r2 asr_r3-r0-r2	and_r0-r1-r2_lsr_i bic_r3-r2-r0 ror_r2-r1-r3 asr_r3-r0-r2
bfi_r0-r1_i_i bfi_r1-r0_i_i sub_r1-r1-r2 rsb_r1-r1_i	bfi_r1-r0_i_i sub_r1-r1-r2 rsb_r1-r1_i
bfi_r0-r1_i_i sub_r2-r1-r0 bic_r0-r2-r0 lsr_r0-r0_i	orr_r1-r1_i rsb_r2-r0-r1 bic_r0-r2-r0 lsr_r0-r0_i
cmp_r0_i rsb_lt_r1-r1-r0 rsb_ge_r1-r2-r3_asr_i ror_r3-r0-r1 rsb_r3-r1-r3 lsl_r2-r3_i orr_r3-r2_i mov_r0-r2 asr_r3-r3-r0	rsb_r1-r1-r0 cmp_r0_i rsb_ge_r1-r2-r3_lsr_i ror_r3-r0-r1 rsb_r3-r1-r3 lsl_r2-r3_i eor_r3-r2_i
add_r0-r1_i asr_r2-r1-r3 bfi_r1-r0_i_i bfi_r3-r2_i_i bfi_r2-r3_i_i sub_r0-r1-r2 mvn_r3-r0	asr_r2-r1-r3 bfi_r2-r3_i_i sub_r0-r1-r2 mvn_r3-r0
lsl_r0-r0_i sub_r1-r0_i eor_r2-r0_i tst_r2-r1 mvn_eq_r3-r2 bfi_r0-r3_i_i	lsl_r0-r0_i bfi_r0-r3_i_i
tst_r0-r1 mov_eq_r2-r0 mov_eq_r2-r0 eor_r3-r3-r2	tst_r0-r1 mov_cs_r2-r0 eor_r3-r3-r2
cmp_r0-r1 eor_hi_r2-r1-r0_lsl_i eor_r0-r3_i bic_r3-r3_i cmp_r0-r2 rsb_ge_r0-r3-r2 add_r0-r3-r0 mvn_r2-r0	cmp_r0-r1 eor_hi_r2-r1-r0_lsl_i eor_r0-r3_i bic_r3-r3_i cmp_r0-r2 add_lt_r2-r0-r3 mvn_r2-r2
eor_r0-r1-r2 bic_r2-r0-r1 ror_r3-r2_i	bic_r2-r2-r1 ror_r3-r2_i
lsl_r0-r1_i add_r1-r2-r3 bic_r1-r0-r1 bic_r1-r1_i	lsl_r0-r1_i add_r1-r2-r3 bic_r1-r0-r1
asr_r0-r0_i eor_r1-r2-r0_lsl_i bfi_r2-r1_i_i add_r3-r2_i	bfi_r2-r2_i_i add_r3-r2_i
cmp_r0_i mvn_ne_r0-r1 add_ge_r0-r0-r1_lsr_i and_r2-r2-r0 bic_r1-r2_i sub_r0-r0-r1_asr_i bfi_r0-r0_i_i bfi_r1-r0_i_i bic_r0-r1_i	cmp_r0_i mvn_ne_r0-r1 add_ge_r0-r0-r1_lsr_i and_r2-r2-r0 bic_r1-r2_i bic_r0-r1_i
sub_r0-r1-r2_lsl_i mov_r2-r0 eor_r3-r0-r2_lsl_i mov_r0-r2 orr_r0-r3-r0_lsr_i	sub_r0-r1-r2_lsl_i eor_r3-r0-r0_lsl_i orr_r0-r3-r0_lsr_i
mvn_r0-r1 sub_r0-r2-r0 mov_r1-r0	mvn_r0-r1 rsb_r1-r0-r2_ror_i
cmp_r0-r1 sub_ne_r1-r0-r2_lsl_i sub_eq_r1-r2-r0 mvn_r0-r1 tst_r1-r0 mvn_eq_r0-r3 sub_r0-r0_i and_r3-r0_i	mvn_r0-r3 and_r3-r0_i
cmp_r0-r1 add_hi_r2-r0-r2 mov_ls_r2-r3 cmp_r1-r0 mov_cc_r3-r2 eor_r0-r3_i	add_r2-r0-r2 cmp_r1-r0 mov_cc_r3-r2 eor_r0-r3_i
bfi_r0-r1_i_i rsb_r2-r1_i add_r2-r2_i lsr_r1-r0-r2 bfi_r1-r1_i_i	bfi_r0-r1_i_i rsb_r2-r1_i lsr_r1-r0-r2 bfi_r1-r1_i_i
rsb_r0-r1_i mvn_r1-r2 and_r0-r0-r1 sub_r2-r1-r0_ror_i	rsb_r0-r1_i unk rsb_r2-r2-r1_ror_i
cmp_r0-r1 eor_cc_r0-r1_i eor_cs_r0-r0-r2 lsl_r3-r0_i ror_r1-r3-r0 bic_r2-r1_i rsb_r1-r2_i mvn_r2-r1 add_r2-r2-r2_lsr_i	cmp_r0-r1 eor_cc_r0-r1_i eor_cs_r0-r0-r2 lsl_r3-r0_i ror_r1-r3-r0 bic_r2-r1_i sub_r2-r2_i add_r2-r2-r2_lsr_i
and_r0-r1-r2 sub_r3-r0_i bfi_r0-r3_i_i	and_r0-r1-r2 bfi_r0-r0_i_i
mvn_r0-r1 asr_r0-r0_i bfi_r0-r0_i_i	mvn_r0-r1_asr_i
mvn_r0-r1 asr_r2-r0_i ror_r1-r2-r0 add_r2-r0-r1 bic_r3-r2_i bic_r2-r3_i lsl_r1-r2_i bfi_r1-r1_i_i	mvn_r0-r1 asr_r2-r0_i ror_r1-r2-r0 add_r2-r0-r1 bic_r2-r2_i lsl_r1-r2_i
rsb_r0-r0-r1 mov_r2-r1 and_r2-r1-r2 asr_r3-r0_i bfi_r1-r2_i_i ror_r1-r3-r1	rsb_r0-r0-r1 bfi_r1-r1_i_i asr_r3-r0_i ror_r1-r3-r1
bfi_r0-r0_i_i bfi_r0-r0_i_i sub_r1-r0-r2_lsl_i asr_r0-r1_i	sub_r1-r0-r2_lsl_i asr_r0-r1_i
lsr_r0-r1-r2 bfi_r0-r0_i_i mov_r1-r0	lsr_r1-r1-r2 bfi_r1-r1_i_i
ror_r0-r1-r2 mov_r3-r0 bfi_r3-r3_i_i bfi_r2-r3_i_i orr_r0-r2_i	ror_r0-r1-r2 bfi_r2-r0_i_i orr_r0-r2_i
mov_r0-r1 eor_r0-r1-r0_lsr_i bfi_r2-r0_i_i	eor_r0-r1-r1_lsr_i bfi_r2-r0_i_i
cmp_r0_i mvn_ls_r0-r1 add_r2-r2-r0_ror_i mvn_r3-r2 bic_r3-r3-r2 rsb_r0-r3-r0_lsr_i mvn_r2-r0 rsb_r2-r2-r0 bfi_r3-r2_i_i	cmp_r0_i mvn_ls_r0-r1 add_r2-r2-r0_ror_i mvn_r3-r2 rsb_r0-r3-r0_lsr_i mvn_r2-r0 rsb_r2-r2-r0 bfi_r3-r2_i_i
add_r0-r1-r1 ror_r2-r0-r0 sub_r0-r2-r3_lsl_i mov_r1-r0 bic_r3-r1-r2	add_r0-r1-r1 ror_r2-r0-r0 sub_r0-r2-r3_lsl_i bic_r3-r0-r2
eor_r0-r1-r2_ror_i add_r3-r0-r1 rsb_r0-r3-r0	rsb_r0-r1_i
mov_r0-r1 cmp_r2-r1 mvn_cs_r2-r0 bic_r1-r2_i	cmp_r2-r1 mvn_cs_r2-r1 bic_r1-r2_i
add_r0-r1-r0 mov_r2-r0 mov_r1-r2 mvn_r3-r2 mov_r2-r1 add_r2-r2-r3_ror_i	add_r0-r1-r0 mvn_r3-r0 add_r2-r0-r3_ror_i
and_r0-r1_i rsb_r2-r2-r0_ror_i cmp_r3-r0 and_ne_r3-r3-r2 mov_r0-r3 mvn_r3-r0	and_r0-r1_i rsb_r2-r2-r0_ror_i cmp_r3-r0 and_ne_r0-r2-r3 mvn_r3-r0
add_r0-r1-r1 mov_r1-r0 bfi_r2-r1_i_i	add_r0-r1-r1 bfi_r2-r0_i_i
tst_r0-r1 sub_ne_r0-r2-r0 sub_eq_r0-r2_i lsl_r1-r0_i bic_r2-r0-r1	tst_r0-r1 sub_ne_r0-r2-r0 sub_eq_r0-r2_i bic_r2-r0-r0_lsl_i
cmp_r0-r1 orr_cc_r2-r3-r2 mvn_r3-r2 and_r3-r0-r3 bfi_r1-r3_i_i add_r0-r3-r1 rsb_r0-r0-r3	cmp_r0-r1 orr_cc_r2-r3-r2 mvn_r3-r2 and_r3-r0-r3 bfi_r1-r3_i_i rsb_r0-r1_i
cmp_r0-r1 add_ne_r1-r0_i add_eq_r1-r1_i bfi_r0-r1_i_i	add_r1-r0_i bfi_r0-r1_i_i
tst_r0-r1 add_eq_r2-r3-r2 mvn_eq_r2-r0 bic_r0-r2_i mov_r1-r0 lsr_r3-r1-r1	tst_r0-r1 mvn_eq_r2-r0 bic_r0-r2_i lsr_r3-r0-r0
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 sub_r0-r1-r2 lsr_r2-r0_i add_r1-r2-r2 mov_r2-r1 orr_r3-r2-r1_lsr_i	mov_r2-r3 tst_r0-r1 mov_eq_r2-r1 sub_r0-r1-r2 lsr_r2-r0_i add_r1-r2-r2 orr_r3-r1-r1_lsr_i
mov_r0-r1 bfi_r1-r0_i_i	bfi_r1-r1_i_i
tst_r0_i and_eq_r0-r1-r2 bic_r2-r0_i eor_r1-r0-r2 bic_r0-r1_i	tst_r0_i and_cs_r0-r1-r2 and_r0-r0_i
bfi_r0-r0_i_i orr_r1-r0-r2 rsb_r2-r2-r0_asr_i cmp_r1_i orr_ge_r3-r1-r2 mov_r1-r3	orr_r1-r0-r2 rsb_r2-r2-r0_asr_i cmp_r1_i orr_ge_r3-r1-r2 mov_r1-r3
bfi_r0-r1_i_i bic_r2-r0_i	bic_r2-r0_i
tst_r0-r1 add_ne_r2-r2-r3_ror_i add_r1-r1-r2 asr_r2-r1_i mvn_r3-r2 ror_r2-r3-r3	tst_r0-r1 add_ne_r2-r2-r3_ror_i add_r1-r1-r2 mvn_r3-r1_asr_i ror_r2-r3-r3
rsb_r0-r1_i bfi_r0-r0_i_i lsl_r2-r1-r1 mvn_r1-r0 sub_r0-r1-r2	rsb_r0-r1_i lsl_r2-r1-r1 mvn_r1-r0 sub_r0-r1-r2
orr_r0-r1-r2 mov_r3-r0 bfi_r0-r3_i_i	orr_r0-r1-r2
tst_r0-r1 eor_eq_r0-r2_i lsl_r0-r0_i bfi_r0-r0_i_i mvn_r2-r0 bfi_r0-r2_i_i	tst_r0-r1 eor_eq_r0-r2_i lsl_r0-r0_i add_r0-r0_i
tst_r0-r1 and_eq_r0-r0-r2 orr_r0-r0_i mov_r2-r0 sub_r2-r2_i	tst_r0-r1 and_eq_r0-r0-r2 orr_r0-r0_i sub_r2-r0_i
lsr_r0-r1-r1 cmp_r1-r0 mov_cc_r2-r1 ror_r0-r2-r2 ror_r2-r0_i	ror_r0-r2-r2 ror_r2-r0_i
orr_r0-r0-r1 mov_r1-r0	orr_r1-r0-r1
lsr_r0-r1_i eor_r2-r0-r3 bfi_r2-r2_i_i lsr_r2-r2_i eor_r0-r2_i	eor_r2-r3-r1_lsr_i lsr_r2-r2_i eor_r0-r2_i
add_r0-r0-r1_ror_i orr_r2-r3-r0_ror_i mov_r0-r2 eor_r3-r3-r0	add_r0-r0-r1_ror_i orr_r2-r3-r0_ror_i eor_r3-r3-r2
rsb_r0-r0_i bfi_r1-r1_i_i mov_r2-r1 bfi_r3-r0_i_i eor_r1-r2-r3_asr_i	bfi_r1-r1_i_i eor_r1-r1-r3_asr_i
sub_r0-r0-r1 tst_r2-r1 add_ne_r2-r1-r3_lsr_i sub_r3-r2-r0 bic_r0-r3-r0 mov_r3-r0 lsr_r2-r3-r3	sub_r0-r0-r1 tst_r2-r1 add_ne_r2-r1-r3_lsr_i sub_r3-r2-r0 bic_r0-r3-r0 lsr_r2-r0-r0
lsr_r0-r1-r1 orr_r0-r0_i orr_r0-r0_i	lsr_r0-r1-r1 orr_r0-r0_i
cmp_r0-r1 mvn_cc_r2-r3 mvn_cs_r2-r3 ror_r0-r2_i lsr_r1-r0_i asr_r0-r1_i	mvn_r0-r3_ror_i lsr_r0-r0_i
mvn_r0-r1 bfi_r2-r0_i_i asr_r0-r2_i	asr_r0-r2_i
rsb_r0-r1-r2 bfi_r0-r0_i_i bfi_r3-r0_i_i bfi_r0-r3_i_i	rsb_r0-r1-r2 bfi_r3-r0_i_i bfi_r0-r3_i_i
mvn_r0-r1 cmp_r0_i mvn_ge_r1-r0 eor_eq_r1-r0-r2_ror_i rsb_r0-r1_i	mvn_r0-r1 cmp_r0_i eor_eq_r1-r0-r2_ror_i rsb_r0-r1_i
bic_r0-r1-r0 bic_r0-r0_i mvn_r2-r0	bic_r1-r1_i unk
cmp_r0_i and_cc_r0-r0-r1_lsl_i and_cs_r0-r2_i sub_r3-r2-r0	cmp_r0_i bic_r3-r2_i sub_cc_r3-r2_i
and_r0-r0-r1 add_r1-r0-r1 mov_r2-r1	and_r0-r0-r1 add_r2-r1-r0
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 asr_r2-r0_i tst_r2_i sub_eq_r1-r2-r1 eor_r0-r2-r1_lsl_i	mvn_r1-r0 asr_r2-r0_i tst_r2_i sub_eq_r1-r2-r1 eor_r0-r2-r1_lsl_i
tst_r0-r1 rsb_ne_r1-r0-r2 rsb_eq_r1-r2-r0 mov_r0-r1 bfi_r2-r0_i_i mov_r3-r2	tst_r0-r1 rsb_ne_r1-r0-r2 rsb_eq_r1-r2-r0 bfi_r2-r1_i_i mov_r3-r2
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 lsr_r0-r1-r2 bic_r1-r2-r0 rsb_r3-r1_i bic_r1-r0-r3	mvn_r2-r1 lsr_r0-r1-r2 bic_r1-r2-r0 rsb_r3-r1_i bic_r1-r0-r3
lsr_r0-r1_i add_r0-r0-r1	add_r0-r1-r1_lsr_i
bfi_r0-r0_i_i asr_r1-r0_i sub_r1-r1_i	asr_r1-r0_i sub_r1-r1_i
orr_r0-r0_i mvn_r1-r0 mov_r2-r1	mvn_r1-r0 bic_r2-r1_i
tst_r0-r1 eor_ne_r2-r1-r3 eor_eq_r2-r3-r1 mov_r1-r2	eor_r1-r1-r3
cmp_r0_i and_cc_r1-r2_i bfi_r1-r1_i_i rsb_r2-r1-r3 bic_r2-r2_i sub_r3-r3-r2_ror_i bfi_r0-r1_i_i bic_r2-r3-r0 asr_r0-r2-r1	cmp_r0_i and_cc_r1-r2_i rsb_r2-r1-r3 bic_r2-r2_i sub_r3-r3-r2_ror_i bfi_r0-r1_i_i bic_r2-r3-r0 asr_r0-r2-r1
bfi_r0-r1_i_i mov_r1-r0 lsr_r0-r2-r1	bfi_r0-r1_i_i lsr_r0-r2-r0
orr_r0-r1_i mov_r2-r0 rsb_r2-r1-r2 sub_r1-r0-r2_ror_i eor_r3-r1-r2	orr_r0-r1_i rsb_r2-r1-r0 sub_r3-r1-r2_lsl_i
tst_r0_i rsb_ne_r0-r1_i rsb_eq_r0-r1-r2 bfi_r3-r0_i_i bic_r0-r3_i	bic_r0-r3_i
eor_r0-r1-r2 asr_r1-r1_i add_r3-r0-r3 and_r3-r3-r1_lsl_i mvn_r0-r3 add_r2-r0-r3 eor_r1-r2-r0_lsl_i lsl_r3-r1_i	eor_r0-r1-r2 asr_r1-r1_i add_r3-r0-r3 and_r3-r3-r1_lsl_i mvn_r0-r3 mvn_r1-r0_lsl_i lsl_r3-r1_i
add_r0-r1_i tst_r2_i mvn_ne_r1-r0 mvn_eq_r1-r0 eor_r0-r1-r3	add_r0-r1_i mvn_r1-r0 eor_r0-r1-r3
bic_r0-r1-r2 mov_r3-r0	bic_r3-r1-r2
ror_r0-r0_i mov_r1-r0 mov_r2-r1 lsl_r2-r2-r2	ror_r0-r0_i lsl_r2-r0-r0
asr_r0-r0_i asr_r1-r0_i	asr_r1-r0_i
tst_r0-r1 add_eq_r2-r3_i orr_ne_r2-r2_i ror_r0-r1-r3 bic_r3-r0_i bfi_r1-r3_i_i sub_r1-r1-r2_lsr_i mvn_r3-r1	tst_r1-r0 add_cs_r2-r3_i orr_ne_r2-r2_i ror_r0-r1-r3 bfi_r1-r0_i_i sub_r1-r1-r2_lsr_i mvn_r3-r1
bic_r0-r1-r2 mvn_r3-r0	unk
mov_r0-r1 asr_r2-r3_i bic_r3-r2-r0 bfi_r1-r3_i_i lsl_r1-r1_i bfi_r1-r1_i_i	lsl_r1-r1_i bfi_r1-r1_i_i
orr_r0-r1-r2_lsr_i cmp_r3-r0 eor_cs_r2-r3-r0 bfi_r2-r2_i_i sub_r0-r1_i bic_r1-r2-r0 bic_r2-r0-r1	sub_r2-r1_i
tst_r0_i mvn_eq_r0-r1 asr_r1-r0_i mov_r0-r1	tst_r0_i mvn_eq_r0-r1 asr_r0-r0_i
tst_r0-r1 and_ne_r0-r2-r0_lsl_i and_eq_r0-r0-r1_lsr_i bfi_r1-r0_i_i and_r0-r0-r1 lsr_r1-r3-r0	tst_r0-r1 and_ne_r0-r2-r0_lsl_i unk and_r0-r0-r1 lsr_r1-r3-r0
bic_r0-r1_i and_r0-r0_i lsl_r1-r0_i rsb_r2-r1-r0	and_r2-r1_i sub_r2-r2-r2_lsl_i
orr_r0-r1-r2_asr_i cmp_r0-r2 sub_hi_r3-r3-r0 and_r3-r3_i asr_r1-r3_i	eor_r1-r1-r1
asr_r0-r1-r1 mvn_r1-r0 ror_r2-r1_i	asr_r0-r1-r1 mvn_r2-r0_ror_i
asr_r0-r1-r2 mov_r2-r0	asr_r2-r1-r2
ror_r0-r1-r2 mov_r2-r0	ror_r2-r1-r2
bic_r0-r1-r2 bic_r0-r0_i mvn_r3-r0 bfi_r3-r3_i_i lsr_r2-r3_i sub_r2-r1-r2	unk sub_r2-r1-r3_lsr_i
add_r0-r1-r1 mvn_r2-r0	mvn_r2-r1_lsl_i
cmp_r0-r1 add_ge_r1-r1-r1 rsb_r0-r2-r3_lsr_i tst_r1-r0 rsb_eq_r1-r2-r1 mvn_r3-r1 rsb_r1-r3_i	cmp_r0-r1 add_ge_r1-r1-r1 rsb_r0-r2-r3_lsr_i tst_r1-r0 rsb_eq_r1-r2-r1 add_r1-r1_i
asr_r0-r1_i bic_r2-r3-r0	bic_r2-r3-r1_asr_i
bic_r0-r1_i orr_r2-r0-r3_lsr_i cmp_r2-r3 add_cs_r1-r2-r3 add_r1-r1-r3_lsr_i and_r2-r1_i asr_r3-r2_i	mov_r3_i
bfi_r0-r0_i_i sub_r1-r2-r0 ror_r1-r3-r1 orr_r1-r1-r3_lsl_i	sub_r1-r2-r0 ror_r1-r3-r1 orr_r1-r1-r3_lsl_i
tst_r0-r1 mvn_eq_r1-r0 mov_r0-r1 eor_r2-r0-r3_ror_i and_r1-r2-r1	tst_r0-r1 mvn_eq_r1-r0 eor_r2-r1-r3_ror_i and_r1-r2-r1
lsl_r0-r1_i bfi_r2-r0_i_i	bic_r2-r2_i
bic_r0-r0-r1 mvn_r2-r0 ror_r1-r2_i cmp_r0-r1 mvn_ge_r3-r0 bic_r1-r0-r1 sub_r2-r3-r1_lsr_i	bic_r0-r0-r1 mvn_r1-r0_ror_i cmp_r0-r1 mvn_ge_r3-r0 bic_r1-r0-r1 sub_r2-r3-r1_lsr_i
tst_r0-r1 sub_ne_r2-r2-r1_asr_i mov_r1-r2 and_r3-r1-r2 add_r3-r3_i	tst_r0-r1 sub_ne_r2-r2-r1_asr_i add_r3-r2_i
cmp_r0_i mov_cc_r1-r2 mov_cs_r1-r3 add_r2-r1-r0 cmp_r3-r2 mov_eq_r3-r1 bfi_r1-r3_i_i lsr_r2-r1_i	cmp_r0_i mov_lt_r2-r2_lsr_i lsr_cs_r2-r3_i
asr_r0-r1-r0 bic_r2-r3_i rsb_r3-r2_i bic_r2-r0-r3 eor_r1-r3-r2_lsl_i bfi_r3-r1_i_i	bic_r2-r3_i rsb_r3-r2_i bfi_r3-r3_i_i
ror_r0-r0-r1 bfi_r1-r0_i_i bfi_r2-r0_i_i add_r0-r2-r1_lsr_i	ror_r0-r0-r1 bfi_r2-r0_i_i add_r0-r2-r1_lsr_i
eor_r0-r0_i mov_r1-r0 bfi_r2-r1_i_i	rsb_r0-r0_i bfi_r2-r0_i_i
lsl_r0-r1-r1 sub_r0-r0-r1_lsr_i lsl_r0-r0_i lsl_r0-r0_i add_r2-r0_i bic_r0-r2_i	lsl_r0-r1-r1 sub_r0-r0-r1_asr_i mov_r0-r0_lsl_i eor_r0-r0_i
bic_r0-r1_i sub_r2-r2-r0 bfi_r1-r2_i_i eor_r0-r1_i and_r2-r0-r1_asr_i sub_r1-r1-r2_ror_i	bfi_r1-r2_i_i eor_r0-r1_i and_r2-r0-r1_asr_i sub_r1-r1-r2_ror_i
tst_r0_i sub_eq_r1-r1-r2_ror_i bfi_r0-r1_i_i asr_r3-r3-r0 bfi_r1-r1_i_i eor_r0-r1-r0_lsr_i rsb_r1-r0-r3_ror_i	tst_r0_i sub_eq_r1-r1-r2_ror_i bfi_r0-r1_i_i asr_r3-r3-r0 eor_r0-r1-r0_lsr_i rsb_r1-r0-r3_ror_i
mov_r0-r1 bfi_r2-r1_i_i bfi_r0-r0_i_i cmp_r2-r0 rsb_hi_r1-r0_i bfi_r1-r1_i_i	mov_r0-r1 bfi_r2-r1_i_i bfi_r0-r0_i_i cmp_r2-r0 rsb_hi_r1-r0_i
rsb_r0-r0_i rsb_r1-r2_i rsb_r3-r2-r1 rsb_r0-r0-r3_ror_i rsb_r2-r0-r3 rsb_r3-r2-r0	rsb_r0-r0_i rsb_r1-r2_i rsb_r3-r2-r1 rsb_r0-r0-r3_ror_i rsb_r3-r3-r0_lsl_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r2 lsl_r3-r1_i and_r3-r3-r1	and_r3-r2-r2_lsl_i
cmp_r0-r1 mvn_ls_r2-r0 mvn_hi_r2-r0 lsr_r1-r1-r2	mvn_r2-r0 lsr_r1-r1-r2
lsl_r0-r1_i bfi_r2-r0_i_i	bic_r2-r2_i
cmp_r0-r1 rsb_eq_r2-r1-r2 add_r3-r2_i rsb_r2-r3_i	cmp_r0-r1 rsb_ne_r2-r2_i sub_eq_r2-r1-r2
cmp_r0-r1 mvn_ls_r2-r0 eor_r0-r2_i asr_r0-r0_i rsb_r3-r0_i	cmp_r0-r1 mvn_ls_r2-r0 asr_r0-r2_i rsb_r3-r0_i
tst_r0-r1 mvn_eq_r0-r2 asr_r3-r3-r1 rsb_r0-r2-r0 orr_r1-r0-r3_asr_i mvn_r2-r1 bic_r3-r2-r1	tst_r0-r1 mvn_eq_r0-r2 asr_r3-r3-r1 rsb_r0-r2-r0 orr_r1-r0-r3_asr_i mvn_r3-r1
tst_r0-r1 mov_eq_r1-r0 tst_r1-r0 rsb_eq_r0-r1-r0 asr_r2-r0_i eor_r2-r3-r2	eor_r2-r3-r0_asr_i
tst_r0-r1 sub_eq_r1-r2_i and_r3-r1-r0 lsl_r2-r3-r3 ror_r2-r2-r2 add_r0-r2_i and_r2-r3-r0 asr_r2-r2_i	tst_r0-r1 sub_eq_r1-r2_i and_r3-r1-r0 lsl_r2-r3-r3 ror_r0-r2-r2 and_r2-r3-r0 asr_r2-r2_i
and_r0-r1-r2_lsl_i bfi_r2-r0_i_i lsr_r0-r2-r3 tst_r0_i sub_ne_r0-r0_i sub_r1-r3-r0	bic_r2-r2_i lsr_r0-r2-r3 tst_r0_i sub_ne_r0-r0_i sub_r1-r3-r0
asr_r0-r1_i mov_r2-r0	asr_r2-r1_i
add_r0-r1-r1 and_r0-r0_i sub_r2-r0_i	mvn_r2_i
rsb_r0-r1-r2 bic_r3-r0-r3 cmp_r1-r2 orr_hi_r2-r3_i bfi_r0-r2_i_i	rsb_r0-r1-r2 cmp_r1-r2 orr_hi_r2-r2_i bfi_r0-r2_i_i
sub_r0-r1-r2 add_r3-r1-r2 tst_r1_i add_eq_r2-r0-r3 lsl_r0-r2_i	tst_r1_i lsl_ls_r2-r1_i lsl_r0-r2_i
bfi_r0-r1_i_i and_r2-r0-r1 asr_r1-r2_i bic_r2-r2-r1 eor_r3-r2-r1 bfi_r2-r3_i_i	bfi_r0-r1_i_i and_r2-r0-r1 orr_r3-r2-r2_asr_i sub_r2-r3-r2_asr_i bfi_r2-r3_i_i
mvn_r0-r1 bic_r2-r0_i bfi_r2-r2_i_i	mvn_r0-r1 bic_r2-r0_i
rsb_r0-r1-r2 bfi_r3-r2_i_i add_r2-r2-r1 sub_r0-r0-r2_lsl_i rsb_r1-r1-r3 add_r3-r0-r0_ror_i add_r3-r1-r3 bfi_r0-r3_i_i	rsb_r0-r1-r2 add_r2-r2-r1 sub_r0-r0-r2_lsl_i rsb_r1-r1-r3 add_r3-r0-r0_ror_i add_r3-r1-r3 bfi_r0-r3_i_i
bic_r0-r1_i and_r2-r2-r0_asr_i	and_r2-r2-r1_asr_i
and_r0-r1_i rsb_r2-r0-r1 and_r3-r2-r0_lsr_i bfi_r0-r3_i_i	and_r0-r1_i
rsb_r0-r1-r2_asr_i rsb_r3-r0_i add_r0-r3_i add_r1-r0_i mvn_r2-r1 asr_r2-r2_i	rsb_r0-r1-r2_asr_i rsb_r1-r0_i mvn_r2-r1_asr_i
lsl_r0-r1_i cmp_r2-r1 sub_hi_r2-r0-r2_lsr_i eor_hi_r2-r3-r0 lsl_r2-r3-r2	cmp_r2-r1 orr_hi_r2-r3-r3 lsl_r2-r3-r2
asr_r0-r1_i rsb_r2-r0-r2	sub_r2-r2-r1_asr_i
tst_r0_i and_eq_r1-r2-r0 and_r1-r1_i bfi_r3-r3_i_i lsr_r0-r1_i sub_r3-r3-r0 sub_r3-r3_i	bfi_r3-r3_i_i sub_r3-r3_i
add_r0-r0_i bfi_r1-r0_i_i orr_r1-r1-r0 bfi_r1-r1_i_i	add_r0-r0_i orr_r1-r1-r0 bfi_r1-r1_i_i
cmp_r0-r1 eor_hi_r2-r1-r2 bic_r2-r2-r1	bic_r2-r2-r1
add_r0-r1-r2_lsr_i asr_r1-r0-r0 lsr_r3-r2-r1 sub_r2-r3_i bfi_r2-r2_i_i	add_r0-r1-r2_lsr_i asr_r1-r0-r0 lsr_r3-r2-r1 sub_r2-r3_i
bic_r0-r1-r0 mvn_r2-r0	unk
cmp_r0_i mov_ge_r0-r1 and_cc_r0-r1_i bfi_r2-r0_i_i	cmp_r0_i and_cc_r0-r1_i bfi_r2-r0_i_i
cmp_r0-r1 add_lt_r1-r2_i mov_ne_r1-r0 sub_r2-r0-r3_lsr_i sub_r3-r2-r0 lsl_r3-r3-r1	sub_r2-r1-r3_lsr_i sub_r3-r2-r1 lsl_r3-r3-r0
cmp_r0_i mvn_cc_r1-r0 mvn_cs_r1-r0 add_r1-r1_i bfi_r2-r1_i_i	rsb_r1-r0_i bfi_r2-r1_i_i
cmp_r0-r1 eor_lt_r2-r2-r0 eor_ge_r2-r1-r0 bic_r3-r2-r0	cmp_r0-r1 eor_ge_r2-r1-r0 bic_r3-r2-r0
tst_r0_i sub_ne_r0-r0_i orr_r0-r0-r1_asr_i	and_r2-r0_i sub_r0-r0-r2_lsl_i orr_r0-r0-r1_asr_i
mvn_r0-r1 mov_r2-r3 eor_r2-r2-r3_lsl_i bic_r2-r2-r0 lsl_r1-r2_i	eor_r2-r3-r3_lsl_i and_r2-r1-r2 lsl_r1-r2_i
tst_r0-r1 and_ne_r2-r0-r2_lsl_i and_eq_r2-r3_i bfi_r2-r2_i_i bic_r3-r2_i lsr_r1-r3_i lsl_r0-r1-r1 ror_r2-r0-r3 sub_r0-r0-r2_lsl_i and_r3-r0_i	mov_r3_i
tst_r0-r1 mov_ne_r2-r0 eor_ne_r2-r2-r0 sub_r3-r2_i bic_r0-r1-r3 add_r1-r1-r1_asr_i sub_r3-r1-r0	tst_r0-r1 eor_ne_r2-r0-r0 sub_r3-r2_i bic_r0-r1-r3 add_r1-r1-r1_asr_i sub_r3-r1-r0
ror_r0-r0_i mvn_r1-r0 add_r2-r1_i	ror_r0-r0_i rsb_r2-r0_i
tst_r0-r1 add_ne_r2-r1-r0 mvn_r0-r2 mov_r1-r0	tst_r0-r1 add_ne_r2-r0-r1 mvn_r1-r2
cmp_r0-r1 mov_cc_r2-r0 mov_cs_r2-r0 ror_r3-r2_i mvn_r1-r3 add_r1-r3-r1_lsl_i mvn_r2-r1	mvn_r3-r0_ror_i sub_r2-r3-r3_lsl_i
cmp_r0_i add_lt_r1-r2-r2_lsr_i add_ge_r1-r3-r2 mov_r0-r1 lsl_r2-r0_i	cmp_r0_i add_lt_r1-r2-r2_lsr_i add_ge_r1-r3-r2 lsl_r2-r1_i
ror_r0-r0_i bic_r1-r2-r0 bfi_r2-r1_i_i	bic_r1-r2-r0_ror_i bfi_r2-r1_i_i
tst_r0_i rsb_ne_r1-r2-r0_lsr_i mov_r3-r1 sub_r2-r3-r2	tst_r0_i rsb_ne_r1-r2-r0_lsr_i sub_r2-r1-r2
tst_r0-r1 sub_ne_r2-r3_i sub_eq_r2-r3-r2 sub_r1-r2-r1 bfi_r2-r1_i_i add_r2-r2-r2 bfi_r1-r2_i_i	tst_r0-r1 sub_ne_r2-r3_i sub_eq_r2-r3-r2 rsb_r1-r1-r2 bic_r1-r1_i
cmp_r0-r1 mov_ne_r2-r1 mov_eq_r2-r3 sub_r1-r3-r2	cmp_r0-r1 rsb_r1-r1-r3 sub_eq_r1-r2-r2
mov_r0-r1 tst_r1-r0 orr_eq_r2-r1-r3 bfi_r3-r2_i_i	cmp_r1_i orr_eq_r2-r1-r3 bfi_r3-r2_i_i
tst_r0-r1 orr_eq_r2-r3-r1 asr_r0-r2-r1 mov_r2-r0	tst_r0-r1 orr_eq_r2-r3-r1 asr_r2-r2-r1
tst_r0-r1 and_ne_r0-r2-r3 and_eq_r0-r0-r2 mvn_r1-r0 orr_r1-r1-r3 asr_r0-r1_i	tst_r0-r1 and_ne_r0-r2-r3 and_eq_r0-r0-r2 unk asr_r0-r1_i
tst_r0-r1 and_ne_r0-r0-r2_asr_i ror_r3-r1_i mvn_r1-r0 bic_r1-r1_i bic_r2-r0-r3 mov_r0-r1 bic_r1-r2-r0	tst_r1-r0 and_ne_r0-r0-r2_asr_i ror_r3-r1_i bic_r2-r0-r3 mov_r1-r2
add_r0-r1-r2 bic_r3-r0-r3 lsl_r1-r3_i mov_r3-r1	add_r0-r1-r2 bic_r3-r0-r3 lsl_r3-r3_i
lsr_r0-r1_i and_r1-r2-r0_ror_i bfi_r0-r1_i_i mvn_r2-r0 lsr_r3-r2_i lsl_r0-r3_i	mvn_r2-r1_lsr_i lsr_r3-r2_i lsl_r0-r3_i
cmp_r0_i mvn_ge_r0-r1 sub_r2-r0_i sub_r3-r2-r0_asr_i bfi_r0-r2_i_i rsb_r1-r0-r3 bic_r3-r1_i	cmp_r0_i mvn_ge_r0-r1 sub_r2-r0_i sub_r3-r2-r0_asr_i rsb_r1-r0-r3 bic_r3-r1_i
tst_r0-r1 eor_ne_r0-r1-r2 eor_eq_r0-r0_i bic_r1-r0_i	tst_r0-r1 eor_ne_r0-r1-r2 bic_r1-r0_i
sub_r0-r1_i rsb_r2-r0_i cmp_r2_i add_ge_r2-r2-r2_ror_i orr_r2-r2-r0_asr_i	sub_r0-r1_i rsb_r2-r0_i bic_r3-r2-r2_asr_i add_r2-r2-r3_asr_i orr_r2-r2-r0_asr_i
sub_r0-r0-r1_lsl_i rsb_r2-r0-r3 sub_r2-r3-r2	sub_r2-r0-r1_lsl_i
bic_r0-r1_i sub_r0-r0-r2 mov_r2-r0	bic_r0-r1_i rsb_r2-r2-r0
asr_r0-r1-r2 lsr_r3-r0_i bic_r1-r0-r3 ror_r1-r1_i bic_r1-r1_i	asr_r0-r1-r2 bic_r1-r0-r0_lsr_i ror_r1-r1_i bic_r1-r1_i
tst_r0_i mov_ne_r0-r1 mov_r2-r0 bfi_r3-r0_i_i rsb_r3-r3_i lsl_r1-r3-r2 mvn_r2-r1 add_r1-r2_i	tst_r0_i mov_ne_r0-r1 bfi_r3-r0_i_i rsb_r3-r3_i lsl_r1-r3-r0 mvn_r2-r1 add_r1-r2_i
bic_r0-r1_i mov_r2-r1 cmp_r0-r1 mov_ne_r1-r2 mov_eq_r1-r2 asr_r2-r1_i	asr_r2-r1_i
mvn_r0-r1 lsl_r2-r0_i and_r3-r2-r0 and_r0-r3-r1_asr_i and_r0-r0_i	and_r0-r0_i
cmp_r0-r1 mvn_eq_r1-r0 mvn_ls_r1-r2 sub_r2-r3-r1 add_r3-r0-r2	cmp_r0-r1 mvn_ls_r1-r2 sub_r2-r3-r1 add_r3-r0-r2
rsb_r0-r0-r1_lsl_i mov_r2-r0 lsr_r2-r2_i ror_r1-r2_i lsl_r2-r1_i sub_r3-r1-r2 mov_r1-r3	rsb_r0-r0-r1_lsl_i lsr_r2-r0_i ror_r1-r2_i sub_r1-r1-r1_lsl_i
eor_r0-r1_i and_r0-r1-r0 sub_r1-r2-r0 lsl_r0-r1_i	bic_r0-r1_i sub_r1-r2-r0 lsl_r0-r1_i
orr_r0-r0-r1 bic_r2-r1_i orr_r2-r0-r2_lsr_i bic_r1-r2_i bfi_r1-r1_i_i lsr_r0-r1-r1	orr_r0-r0-r1 orr_r2-r0-r1_lsr_i bic_r1-r2_i bfi_r1-r1_i_i lsr_r0-r1-r1
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 mvn_r3-r2 asr_r0-r3-r3 mvn_r2-r0 eor_r2-r2_i rsb_r0-r2_i bic_r2-r0_i	mvn_r3-r0 asr_r2-r0-r3 eor_r2-r2_i rsb_r0-r2_i bic_r2-r0_i
bfi_r0-r0_i_i add_r0-r0_i mov_r1-r0	bfi_r0-r0_i_i add_r1-r0_i
sub_r0-r0_i bic_r0-r0_i lsr_r1-r0_i	sub_r0-r0_i lsr_r1-r0_i
bic_r0-r1_i eor_r0-r2-r0_lsr_i	eor_r0-r2-r1_lsr_i
orr_r0-r1-r2 mvn_r3-r2 add_r1-r2-r3 rsb_r2-r0-r1 eor_r2-r2_i add_r0-r1-r2 sub_r0-r0_i	orr_r0-r1-r2 mvn_r3-r0 eor_r2-r3_i sub_r0-r2_i
tst_r0-r1 mvn_eq_r2-r3 asr_r0-r2_i add_r1-r0-r2	tst_r0-r1 mvn_eq_r2-r3 add_r1-r2-r2_asr_i
tst_r0-r1 add_ne_r2-r3_i add_eq_r2-r1-r0 mov_r0-r2 ror_r3-r0_i orr_r0-r3_i	add_r2-r3_i tst_r0-r1 eor_ge_r2-r1-r0 ror_r3-r2_i orr_r0-r3_i
cmp_r0-r1 mvn_cc_r1-r2 mvn_cs_r1-r2 orr_r0-r3-r0 tst_r1-r3 add_eq_r2-r2-r0_lsl_i sub_r2-r1-r2_lsr_i	cmp_r0-r1 mvn_r1-r2_ror_i orr_r0-r3-r0 tst_r1-r3 add_eq_r2-r2-r0_lsl_i sub_r2-r1-r2_lsr_i
asr_r0-r1_i bfi_r1-r0_i_i ror_r2-r1-r2 bic_r1-r2-r1 sub_r2-r1_i mov_r0-r1 bic_r0-r2-r0	asr_r0-r1_i bfi_r1-r0_i_i ror_r2-r1-r2 bic_r1-r2-r1 sub_r2-r1_i bic_r0-r2-r1
tst_r0-r1 mvn_eq_r2-r1 bic_r0-r2_i bic_r3-r3-r0 asr_r1-r3_i	tst_r0-r1 mvn_ls_r2-r1 bic_r3-r3-r2 asr_r1-r3_i
cmp_r0-r1 and_ls_r2-r0-r1 cmp_r1-r0 eor_cc_r1-r3-r2 lsl_r2-r3-r1 ror_r3-r2-r3	cmp_r1-r0 eor_cc_r1-r3-r2 lsl_r2-r3-r1 ror_r3-r2-r3
bfi_r0-r1_i_i tst_r2-r0 rsb_eq_r3-r1-r3_ror_i and_r2-r3-r1 orr_r2-r2_i bfi_r3-r2_i_i	bfi_r0-r1_i_i tst_r2-r0 rsb_ls_r3-r1-r3_ror_i orr_r3-r3_i
cmp_r0-r1 eor_ls_r1-r1_i eor_hi_r1-r1-r0 bic_r2-r1_i mvn_r1-r2 and_r1-r2-r1	mov_r1_i
eor_r0-r1-r0_lsl_i ror_r0-r0_i lsl_r0-r0_i	eor_r2-r0-r1_ror_i mov_r0-r2_lsl_i
bfi_r0-r1_i_i mvn_r2-r0 bic_r0-r2_i and_r3-r0_i mvn_r2-r3	unk
mvn_r0-r1 and_r2-r3-r0 bfi_r0-r2_i_i mvn_r3-r0 mov_r0-r3 bfi_r1-r0_i_i	mvn_r0-r1 and_r2-r3-r0 bfi_r0-r2_i_i mvn_r3-r0 bfi_r1-r3_i_i
tst_r0-r1 orr_ne_r2-r2-r3_lsr_i orr_eq_r2-r2_i bic_r3-r0-r3 add_r2-r3-r2 add_r2-r2-r3	tst_r0-r1 orr_ne_r2-r2-r3_lsr_i orr_eq_r2-r2_i bic_r3-r0-r3 add_r2-r2-r3_lsl_i
bfi_r0-r0_i_i bic_r1-r0_i ror_r2-r1-r1 rsb_r3-r2-r3_ror_i	bic_r1-r0_i ror_r2-r1-r1 rsb_r3-r2-r3_ror_i
mvn_r0-r1 cmp_r0_i mov_lt_r2-r0 lsl_r3-r2_i sub_r1-r3_i bfi_r0-r1_i_i ror_r3-r0_i	unk mvn_r3-r1_ror_i
tst_r0-r1 add_ne_r0-r1-r1 add_r0-r2-r0 bic_r2-r0_i rsb_r0-r2_i rsb_r3-r0_i	tst_r0-r1 add_ne_r0-r1-r1 add_r0-r2-r0 bic_r2-r0_i sub_r3-r2_i
bfi_r0-r0_i_i and_r1-r2-r0 and_r0-r1-r2	bfi_r0-r0_i_i and_r0-r2-r0
tst_r0_i eor_eq_r1-r1_i add_r0-r2-r1 add_r1-r2-r1_ror_i sub_r1-r1-r0 and_r0-r1_i asr_r2-r0-r0	bic_r2-r0-r0
cmp_r0-r1 add_ls_r1-r2_i add_hi_r1-r3_i lsl_r0-r1_i sub_r2-r0-r3	cmp_r0-r1 add_ls_r1-r2_i add_hi_r1-r3_i rsb_r2-r3-r1_lsl_i
tst_r0-r1 sub_ne_r1-r1-r2 and_r0-r1_i bfi_r3-r3_i_i add_r1-r0-r3_lsr_i bfi_r3-r1_i_i	tst_r0-r1 sub_ne_r1-r1-r2 and_r0-r1_i add_r1-r0-r3_lsr_i bfi_r3-r1_i_i
bic_r0-r0-r1 mov_r2-r0	bic_r2-r0-r1
rsb_r0-r1-r2 bfi_r0-r0_i_i	rsb_r0-r1-r2
bic_r0-r1_i tst_r2-r0 orr_ne_r0-r0-r2 orr_eq_r0-r0-r2 sub_r2-r0_i	bic_r0-r1_i orr_r3-r0-r2 sub_r2-r3_i
bic_r0-r1_i asr_r2-r2_i add_r1-r0-r2 ror_r0-r1_i bic_r1-r0_i	bic_r0-r1_i add_r1-r0-r2_asr_i ror_r0-r1_i bic_r1-r0_i
cmp_r0-r1 sub_ne_r2-r1-r0_ror_i sub_eq_r2-r0-r1_ror_i bfi_r0-r2_i_i mvn_r2-r0 mvn_r0-r2 asr_r3-r0_i	asr_r3-r0_i
sub_r0-r1-r2 bic_r1-r0_i rsb_r0-r0_i lsl_r1-r1-r1 cmp_r0_i orr_cc_r3-r1_i lsl_r3-r3_i	add_r0-r2_i rsb_r0-r1-r0 and_r1-r0-r2_lsr_i cmp_r0_i orr_cc_r3-r1_i lsl_r3-r3_i
tst_r0-r1 orr_ne_r2-r3_i orr_eq_r2-r3-r1_lsl_i lsr_r3-r3_i and_r0-r0-r3 eor_r1-r0_i sub_r3-r1-r2_lsl_i	tst_r0-r1 orr_ne_r2-r3_i orr_eq_r2-r3-r1_lsl_i and_r0-r0-r3_lsr_i eor_r1-r0_i sub_r3-r1-r2_lsl_i
bfi_r0-r1_i_i tst_r0-r2 and_ne_r2-r0_i and_eq_r2-r2_i mov_r3-r2	bfi_r0-r1_i_i tst_r0-r2 and_r3-r0_i and_ge_r3-r2_i
bic_r0-r1_i orr_r2-r0_i	orr_r2-r1_i
bfi_r0-r1_i_i bic_r2-r1-r0 cmp_r1-r2 mvn_ls_r3-r1 and_r1-r0-r1_ror_i rsb_r0-r3-r1	bfi_r0-r1_i_i tst_r0-r1 mvn_ls_r3-r1 and_r1-r0-r1_ror_i rsb_r0-r3-r1
cmp_r0-r1 add_lt_r2-r1_i add_ge_r2-r3_i mov_r0-r2	cmp_r0-r1 sub_ge_r1-r3_i add_r0-r1_i
bic_r0-r1-r2 bic_r2-r0-r1 and_r2-r2_i add_r0-r0-r0 bic_r0-r0-r2 ror_r1-r0-r3 sub_r0-r1-r0	bic_r0-r1-r2 add_r0-r0-r0 ror_r1-r0-r3 sub_r0-r1-r0
ror_r0-r1_i lsr_r2-r0_i add_r2-r2_i cmp_r2_i and_lt_r3-r2_i mvn_r0-r3	mvn_r0-r3
cmp_r0-r1 mov_cc_r1-r0 mov_cs_r1-r2 bic_r1-r1-r3	cmp_r0-r1 bic_r1-r2-r3 bic_cc_r1-r0-r3
rsb_r0-r1-r2_lsr_i asr_r2-r1-r0 bfi_r2-r2_i_i add_r3-r0-r3_lsr_i sub_r0-r3-r2_lsr_i ror_r2-r0-r3 bic_r0-r2-r3 bic_r2-r3-r0	rsb_r0-r1-r2_lsr_i add_r2-r0-r3_lsr_i
orr_r0-r1-r0 bic_r2-r2-r0 bic_r1-r0-r2	orr_r1-r0-r1
tst_r0-r1 add_eq_r1-r2_i bic_r3-r2_i asr_r1-r1-r1 sub_r2-r3-r1 bfi_r3-r2_i_i mvn_r1-r3	tst_r0-r1 add_eq_r1-r2_i bic_r3-r2_i asr_r1-r1-r1 bfi_r3-r1_i_i mvn_r1-r3
tst_r0_i sub_eq_r0-r0_i mov_eq_r0-r1 sub_r0-r0-r2_asr_i mov_r1-r0 lsl_r2-r1-r1 eor_r0-r2-r1_ror_i mov_r1-r0	tst_r0_i mov_eq_r0-r1 sub_r0-r0-r2_asr_i mov_r1-r0 lsl_r2-r1-r1 eor_r1-r2-r0_ror_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 add_r2-r1-r2 asr_r2-r2_i	mvn_r2_i
asr_r0-r1_i orr_r2-r3-r0_ror_i mov_r1-r2 asr_r2-r1-r1	asr_r0-r1_i orr_r2-r3-r0_ror_i asr_r2-r2-r2
tst_r0_i eor_eq_r1-r1_i ror_r0-r1-r2 ror_r0-r0-r2 ror_r1-r2_i add_r1-r1-r0 and_r0-r0_i and_r1-r1-r0_lsr_i	eor_r1-r2-r2
and_r0-r1_i rsb_r1-r2-r0_asr_i mov_r3-r1 sub_r1-r2-r3	lsl_r1-r2_i
mov_r0-r1 orr_r2-r3-r0 bfi_r0-r2_i_i rsb_r0-r0-r2	orr_r1-r1_i bic_r0-r3-r1
tst_r0_i rsb_ne_r0-r1-r2_lsl_i sub_ne_r0-r2_i eor_r0-r0-r2_lsl_i bfi_r2-r1_i_i rsb_r0-r0-r2_lsl_i	tst_r0_i sub_ne_r0-r2_i eor_r0-r0-r2_lsl_i bfi_r2-r1_i_i rsb_r0-r0-r2_lsl_i
bic_r0-r0-r1 mov_r2-r1 mvn_r1-r2 sub_r0-r1-r0_asr_i rsb_r3-r2-r0 eor_r2-r0-r3	bic_r0-r0-r1 mvn_r3-r0_asr_i sub_r0-r3-r1 sub_r3-r0-r1 eor_r2-r0-r3
tst_r0-r1 and_eq_r2-r3-r1 mvn_r3-r2 and_r3-r3-r0 rsb_r2-r0-r3 bic_r1-r2_i mvn_r2-r1	tst_r0-r1 and_eq_r2-r3-r1 bic_r3-r0-r2 rsb_r2-r0-r3 bic_r1-r2_i mvn_r2-r1
mvn_r0-r1 mov_r2-r0 mvn_r0-r2 orr_r2-r2-r0 rsb_r2-r2_i	mov_r2_i
ror_r0-r1-r0 mvn_r2-r0 lsl_r1-r2_i mvn_r3-r1	mvn_r3-r1_ror-r0 mvn_r3-r3_lsl_i
cmp_r0-r1 mov_ge_r2-r3 mvn_r1-r2 bic_r0-r1_i and_r1-r0_i	cmp_r0-r1 mov_ge_r2-r3 mvn_r1-r2 and_r1-r1_i
cmp_r0_i add_lt_r1-r1-r2_lsl_i mvn_r2-r1 bfi_r3-r2_i_i bfi_r1-r3_i_i	cmp_r0_i add_lt_r1-r1-r2_lsl_i mvn_r2-r1 bfi_r1-r2_i_i
mov_r0-r1 tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 ror_r1-r1_i	mvn_r1-r1_ror_i
rsb_r0-r0_i mvn_r1-r0 bic_r0-r2_i sub_r1-r0-r1 rsb_r2-r1-r0_ror_i rsb_r3-r2-r0	sub_r1-r0_i bic_r0-r2_i sub_r1-r0-r1 rsb_r2-r1-r0_ror_i rsb_r3-r2-r0
mov_r0-r1 sub_r0-r0-r1 lsr_r0-r2-r0 bic_r3-r0-r2	eor_r3-r0-r0
orr_r0-r0_i eor_r1-r1-r0 bic_r1-r1_i	eor_r1-r1-r0 bic_r1-r1_i
tst_r0_i rsb_eq_r0-r1-r2 lsr_r3-r0_i mov_r0-r3 lsl_r3-r0-r3	tst_r0_i rsb_ge_r0-r1-r2 lsr_r3-r0_i lsl_r3-r3-r3
bfi_r0-r0_i_i bfi_r1-r0_i_i bfi_r1-r1_i_i mov_r2-r1 lsr_r1-r1-r2 add_r3-r1-r2_lsl_i	bfi_r1-r0_i_i bfi_r1-r1_i_i mov_r2-r1 lsr_r1-r1-r2 add_r3-r1-r2_lsl_i
bfi_r0-r1_i_i and_r1-r1-r0_asr_i mov_r2-r1 mov_r0-r2	and_r0-r1-r0_asr_i
add_r0-r0-r1_lsl_i mvn_r1-r0 rsb_r0-r1_i bic_r2-r0-r2 bfi_r0-r2_i_i	add_r0-r0-r1_lsl_i add_r0-r0_i bic_r2-r0-r2 bfi_r0-r2_i_i
bic_r0-r1_i bic_r2-r0_i	bic_r2-r1_i
and_r0-r0-r1_ror_i bfi_r0-r0_i_i sub_r2-r2-r0_ror_i mov_r0-r2 mov_r3-r0 orr_r1-r0-r3_ror_i bfi_r2-r1_i_i	and_r0-r0-r1_ror_i bfi_r0-r0_i_i sub_r2-r2-r0_ror_i orr_r1-r2-r2_ror_i bfi_r2-r1_i_i
bic_r0-r1-r0 tst_r1-r2 mov_ne_r1-r0 mvn_ne_r1-r2 bic_r2-r1_i bfi_r0-r2_i_i	tst_r1-r2 bic_r0-r1-r0 mvn_ne_r1-r2 bfi_r0-r1_i_i
sub_r0-r1-r0_asr_i asr_r2-r1_i mvn_r1-r0 bic_r0-r1-r2	sub_r0-r1-r0_asr_i unk sub_r0-r2-r0
add_r0-r0-r0 orr_r1-r1-r0_lsl_i ror_r0-r1_i	orr_r1-r1-r0_lsl_i ror_r0-r1_i
bic_r0-r1_i mvn_r2-r3 orr_r2-r0-r2 and_r0-r2-r3 bfi_r1-r0_i_i rsb_r2-r0_i and_r1-r2-r1 mov_r3-r1	bic_r0-r1_i and_r0-r0-r3 bfi_r1-r0_i_i rsb_r2-r0_i and_r3-r1-r2
rsb_r0-r1-r0_lsl_i mov_r2-r0 mov_r0-r2	rsb_r0-r1-r0_lsl_i
tst_r0-r1 eor_ne_r0-r0_i orr_r1-r0_i bfi_r2-r1_i_i orr_r3-r1_i lsl_r2-r3-r2	orr_r1-r0_i bfi_r2-r1_i_i lsl_r2-r1-r2
bic_r0-r1_i bfi_r0-r0_i_i bfi_r2-r0_i_i bfi_r3-r2_i_i bic_r3-r3_i	bfi_r2-r1_i_i bfi_r3-r2_i_i bic_r3-r3_i
rsb_r0-r1-r2_lsl_i sub_r0-r3-r0 sub_r2-r3-r0 lsl_r0-r2_i	rsb_r0-r1-r2_lsl_i lsl_r0-r0_i
eor_r0-r1_i tst_r2-r3 mvn_ne_r1-r0 mvn_eq_r1-r2 orr_r2-r3-r1	tst_r2-r3 eor_ne_r2-r1_i unk
sub_r0-r1_i bfi_r1-r0_i_i bfi_r0-r1_i_i	sub_r0-r1_i bfi_r0-r0_i_i
add_r0-r0-r1 bic_r0-r0_i and_r2-r2_i bic_r1-r2_i sub_r2-r1-r0 and_r1-r2_i asr_r3-r1-r1	sub_r3-r1-r1
and_r0-r1-r2_ror_i mvn_r2-r0 sub_r3-r2_i cmp_r3_i and_hi_r3-r3-r1_lsr_i lsl_r0-r1-r3	and_r0-r1-r2_ror_i rsb_r3-r0_i and_r3-r3-r1_asr_i lsl_r0-r1-r3
tst_r0-r1 mvn_eq_r0-r2 bfi_r1-r0_i_i lsl_r2-r1_i and_r3-r2-r0_ror_i eor_r1-r0-r3 bfi_r2-r1_i_i	tst_r0-r1 mvn_eq_r0-r2 bfi_r1-r0_i_i lsl_r2-r1_i mov_r1-r2_lsr_i bfi_r2-r1_i_i
tst_r0-r1 mov_ne_r2-r1 mvn_r3-r2 add_r1-r2-r2 add_r1-r1-r3 add_r0-r1-r1	tst_r0-r1 asr_ne_r2-r1_i add_r1-r2-r2 sub_r0-r1_i
cmp_r0_i and_ge_r1-r0-r2 mvn_r2-r1 rsb_r3-r2_i bic_r2-r3_i lsl_r2-r2_i bic_r2-r2_i sub_r2-r2_i eor_r0-r2_i	cmp_r0_i and_ge_r1-r0-r2 mvn_r2-r1 rsb_r3-r2_i bic_r2-r3_i lsl_r2-r2_i sub_r0-r2_i
add_r0-r1_i rsb_r2-r0-r1	mvn_r2_i
cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r0 bfi_r2-r2_i_i add_r1-r2_i	cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r0 add_r1-r2_i
bfi_r0-r1_i_i asr_r2-r0-r1 eor_r3-r1_i ror_r0-r3_i mov_r1-r3 lsl_r0-r2-r0 bic_r0-r0_i ror_r0-r1-r0	bfi_r0-r1_i_i asr_r2-r0-r1 eor_r1-r1_i mov_r0-r1_ror_i lsl_r0-r2-r0 bic_r0-r0_i ror_r0-r1-r0
asr_r0-r1_i mov_r2-r0 mvn_r1-r2 eor_r3-r1_i rsb_r1-r1-r3_lsl_i rsb_r2-r1_i	mvn_r1-r1_asr_i eor_r3-r1_i rsb_r1-r1-r3_lsl_i rsb_r2-r1_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 bic_r2-r1_i orr_r1-r2-r1_lsr_i	mvn_r1-r2 bic_r2-r1_i orr_r1-r2-r1_lsr_i
cmp_r0-r1 orr_cs_r0-r2-r3_lsl_i bic_r3-r0-r3 mvn_r0-r3	cmp_r0-r1 orr_cs_r0-r2-r3_lsl_i unk
and_r0-r1-r2_lsl_i and_r2-r0_i rsb_r2-r2_i bic_r2-r2_i	mov_r2_i
mov_r0-r1 rsb_r2-r3_i sub_r2-r0-r2_ror_i orr_r3-r2-r1 rsb_r1-r3-r2 bfi_r1-r1_i_i ror_r3-r1_i add_r3-r3-r3_lsl_i	rsb_r2-r3_i sub_r2-r1-r2_ror_i orr_r3-r2-r1 rsb_r1-r3-r2 ror_r3-r1_i add_r3-r3-r3_lsl_i
mvn_r0-r1 rsb_r1-r2-r0 bic_r3-r1-r2 bfi_r3-r3_i_i mvn_r1-r2 rsb_r2-r3-r1_asr_i	mvn_r0-r1 rsb_r1-r2-r0 bic_r3-r1-r2 mvn_r1-r2 rsb_r2-r3-r1_asr_i
bfi_r0-r1_i_i bic_r2-r3-r2 mvn_r1-r2 eor_r0-r1-r0 rsb_r1-r1-r0 add_r2-r2-r3 rsb_r3-r1-r2	bfi_r0-r1_i_i bic_r2-r3-r2 eor_r1-r0-r2 add_r3-r1-r3
bic_r0-r1_i cmp_r2-r3 orr_ls_r1-r0-r2 and_r1-r1-r2	cmp_r2-r3 orr_ls_r1-r0-r2 and_r1-r1-r2
tst_r0-r1 mov_eq_r1-r2 mov_r3-r2 orr_r0-r1-r3 rsb_r1-r0-r1 sub_r1-r1_i	tst_r0-r1 mov_eq_r1-r2 orr_r0-r2-r1 rsb_r1-r0-r1 sub_r1-r1_i
ror_r0-r1_i tst_r0-r1 and_ne_r0-r0-r1_ror_i bfi_r2-r0_i_i mvn_r0-r2 and_r3-r0_i	mvn_r0-r2 and_r3-r0_i
cmp_r0-r1 sub_lt_r1-r0-r2 mov_r2-r1 mov_r1-r2 mvn_r0-r1	cmp_r0-r1 sub_lt_r1-r0-r2 mvn_r0-r1
bic_r0-r1-r2 rsb_r1-r0_i sub_r1-r1-r0 bfi_r1-r1_i_i mvn_r2-r1	mvn_r0_i bic_r1-r1-r2 add_r2-r0-r1_lsl_i
rsb_r0-r1-r0 bic_r2-r2-r3 tst_r3-r0 orr_ne_r3-r1-r2 lsl_r0-r0-r1 mov_r2-r0 orr_r3-r2-r3_lsl_i	rsb_r0-r1-r0 tst_r3-r0 bic_r2-r2-r3 orr_ne_r3-r1-r2 lsl_r0-r0-r1 orr_r3-r0-r3_lsl_i
orr_r0-r1_i bfi_r1-r0_i_i rsb_r2-r1_i mov_r0-r2	bfi_r1-r1_i_i rsb_r0-r1_i
cmp_r0-r1 mov_eq_r2-r0 eor_ge_r2-r3-r1 bic_r1-r1-r2	cmp_r0-r1 eor_ge_r2-r3-r1 bic_r1-r1-r2
bic_r0-r1_i orr_r0-r1-r0	and_r0-r1-r1
cmp_r0_i rsb_ne_r1-r2_i sub_r0-r0-r1_lsr_i add_r1-r0_i add_r1-r1_i	cmp_r0_i rsb_ne_r1-r2_i sub_r0-r0-r1_lsr_i add_r1-r0_i
bfi_r0-r1_i_i eor_r2-r1-r0 eor_r3-r2_i add_r3-r3-r1_asr_i lsr_r1-r3_i rsb_r1-r3-r1	bfi_r0-r1_i_i eor_r2-r1-r0 eor_r3-r2_i add_r3-r3-r1_asr_i rsb_r1-r3-r3_lsr_i
and_r0-r0-r1_lsl_i bfi_r2-r0_i_i asr_r3-r2_i mvn_r1-r3 bfi_r3-r1_i_i	asr_r3-r2_i mvn_r1-r3 bfi_r3-r1_i_i
eor_r0-r0-r1 orr_r1-r2-r0 orr_r3-r1-r0 add_r1-r2-r3 sub_r0-r2-r1_lsl_i mov_r3-r0 add_r1-r3-r1 asr_r0-r1_i	eor_r0-r0-r1 orr_r1-r2-r0 add_r1-r2-r1 sub_r0-r2-r1_lsl_i add_r1-r0-r1 asr_r0-r1_i
cmp_r0-r1 mov_hi_r2-r1 lsr_r0-r2-r3 bfi_r3-r0_i_i bfi_r1-r3_i_i rsb_r2-r1_i lsl_r1-r2_i bic_r3-r1_i	cmp_r0-r1 mov_hi_r2-r1 lsr_r0-r2-r3 bfi_r3-r0_i_i bfi_r1-r3_i_i rsb_r2-r1_i mov_r3-r2_lsl_i
sub_r0-r1_i mvn_r2-r0	rsb_r2-r1_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r0 rsb_r0-r1_i	tst_r0_i rsb_cs_r0-r0_i rsb_ne_r0-r2_i
cmp_r0-r1 add_ls_r2-r2-r0 add_hi_r2-r2-r2 mov_r0-r1 add_r0-r2-r0_lsr_i	cmp_r0-r1 add_hi_r2-r2-r2 add_ls_r2-r2-r0 add_r0-r2-r1_lsr_i
mov_r0-r1 and_r1-r2-r0 lsr_r3-r1-r2 mvn_r1-r3 mvn_r3-r1 bfi_r2-r3_i_i	and_r1-r1-r2 ror_r3-r1-r2 bfi_r2-r3_i_i
mov_r0-r1 rsb_r0-r2-r0_ror_i	rsb_r0-r2-r1_ror_i
bfi_r0-r1_i_i bfi_r1-r0_i_i eor_r1-r1_i	bfi_r1-r1_i_i eor_r1-r1_i
tst_r0-r1 mov_eq_r2-r0 rsb_r0-r2-r3_asr_i asr_r1-r0_i asr_r0-r3_i sub_r1-r0-r1_lsl_i bfi_r1-r1_i_i asr_r0-r1_i	tst_r0-r1 mov_eq_r2-r0 rsb_r0-r2-r3_asr_i asr_r1-r0_i asr_r0-r3_i sub_r1-r0-r1_lsl_i asr_r0-r1_i
ror_r0-r1-r2 bfi_r1-r0_i_i mvn_r0-r1 mov_r3-r0	ror_r0-r1-r2 bfi_r1-r0_i_i mvn_r3-r1
tst_r0_i rsb_ne_r1-r0_i rsb_r0-r1-r2 mvn_r1-r0 mov_r3-r1 lsr_r0-r3_i	tst_r0_i rsb_ne_r1-r0_i rsb_r0-r1-r2 mvn_r1-r0 lsr_r0-r1_i
tst_r0_i sub_ne_r1-r1-r2 sub_eq_r1-r1_i bfi_r3-r1_i_i	tst_r0_i sub_ne_r1-r1-r2 bfi_r3-r1_i_i
bfi_r0-r1_i_i rsb_r0-r2-r0 bfi_r1-r0_i_i bic_r0-r1_i	rsb_r0-r2-r0 bfi_r1-r0_i_i bic_r0-r1_i
bfi_r0-r1_i_i ror_r2-r0-r3 rsb_r3-r2-r1 orr_r3-r3-r2_lsl_i bfi_r0-r3_i_i mvn_r1-r0	bfi_r0-r1_i_i ror_r2-r0-r3 rsb_r3-r2-r1 bfi_r0-r3_i_i mvn_r1-r0
tst_r0-r1 mov_eq_r2-r1 lsl_r2-r2_i mov_r0-r2 sub_r3-r0-r2	sub_r3-r0-r0
cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r3 tst_r0-r3 orr_eq_r2-r1-r2 eor_r0-r3-r2_asr_i bfi_r1-r0_i_i rsb_r0-r1-r0_ror_i	mov_r2-r3 tst_r0-r3 orr_eq_r2-r1-r2 eor_r0-r3-r2_asr_i bfi_r1-r0_i_i rsb_r0-r1-r0_ror_i
add_r0-r1-r2_lsl_i bic_r1-r2-r0 bic_r2-r0-r1	add_r2-r1-r2_lsl_i
cmp_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 mvn_r0-r3 sub_r3-r2-r0	rsb_r3-r0-r0
sub_r0-r1_i bic_r2-r0-r2 mov_r1-r2 add_r3-r1_i add_r3-r3-r1_lsl_i orr_r0-r3_i	sub_r0-r1_i bic_r2-r0-r2 add_r3-r2_i add_r3-r3-r2_lsl_i orr_r0-r3_i
cmp_r0-r1 add_hi_r1-r2_i sub_ne_r1-r2-r0_lsr_i add_r2-r1-r2_lsl_i	cmp_r0-r1 sub_ne_r1-r2-r0_lsr_i add_r2-r1-r2_lsl_i
add_r0-r1-r1 ror_r2-r0_i	bic_r2-r1_i
bfi_r0-r0_i_i rsb_r1-r0_i mov_r0-r1 add_r1-r0_i orr_r2-r0_i asr_r0-r1-r2	bfi_r0-r0_i_i rsb_r1-r0_i orr_r2-r1_i add_r1-r1_i asr_r0-r1-r2
sub_r0-r0-r1_lsr_i mov_r2-r1 add_r0-r2-r0_ror_i	sub_r0-r0-r1_lsr_i add_r0-r1-r0_ror_i
tst_r0_i add_ne_r1-r1-r2 rsb_r0-r1_i lsl_r1-r0_i bfi_r3-r1_i_i add_r1-r3_i	unk add_r1-r3_i
cmp_r0-r1 mvn_cs_r0-r2 and_lt_r0-r3-r2 rsb_r1-r0-r3_lsl_i asr_r2-r0-r1 mov_r1-r2	cmp_r0-r1 mvn_cs_r0-r2 and_lt_r0-r3-r2 rsb_r1-r0-r3_lsl_i asr_r1-r0-r1
mov_r0-r1 mov_r2-r0	mov_r2-r1
add_r0-r1-r1 mov_r2-r0 sub_r3-r2_i mov_r2-r3 bic_r2-r3-r2	sub_r2-r3-r3
add_r0-r1-r2 mov_r2-r0	add_r2-r1-r2
cmp_r0-r1 orr_cs_r2-r1-r2_lsr_i mvn_ne_r2-r1 eor_r2-r3-r2 mov_r0-r2 orr_r1-r0_i	cmp_r0-r1 orr_r2-r1-r2_lsr_i mvn_ne_r2-r1 eor_r2-r3-r2 orr_r1-r2_i
cmp_r0-r1 orr_ne_r2-r3-r1_asr_i orr_eq_r2-r2-r3_lsl_i add_r1-r0-r1 eor_r3-r3-r1 orr_r3-r3-r1 orr_r0-r2-r3_lsl_i	cmp_r0-r1 orr_ne_r2-r3-r1_asr_i orr_eq_r2-r2-r3_lsl_i add_r1-r0-r1 orr_r3-r3-r1 orr_r0-r2-r3_lsl_i
cmp_r0-r1 mvn_cc_r2-r0 mvn_cs_r2-r1 mov_r0-r1 orr_r1-r0-r1 and_r2-r2-r1 rsb_r3-r2_i	mvn_r2-r1 cmp_r0-r1 mvn_cc_r2-r0 and_r2-r2-r1 rsb_r3-r2_i
tst_r0-r1 add_ne_r0-r0_i add_eq_r0-r1-r2_ror_i lsr_r2-r0_i mov_r3-r0 add_r1-r3-r2 bic_r3-r0-r1 add_r3-r3_i	tst_r0-r1 add_ne_r0-r0_i add_eq_r0-r1-r2_ror_i lsr_r2-r0_i add_r1-r0-r2 bic_r3-r0-r1 add_r3-r3_i
cmp_r0-r1 rsb_ne_r0-r2_i rsb_eq_r0-r1-r0 mov_r2-r0 rsb_r1-r2-r0_lsl_i lsr_r2-r1_i rsb_r2-r2_i lsr_r0-r2_i	cmp_r0-r1 rsb_ne_r0-r2_i rsb_ne_r1-r0-r0_lsl_i sub_eq_r1-r0-r0 lsr_r2-r1_i rsb_r2-r2_i lsr_r0-r2_i
cmp_r0-r1 sub_ne_r2-r1-r3 sub_eq_r2-r1-r3 cmp_r1-r3 sub_lt_r0-r2-r1 sub_ge_r0-r0-r1 sub_r1-r0_i	sub_r2-r1-r3 cmp_r1-r3 sub_lt_r0-r2-r1 sub_ge_r0-r0-r1 sub_r1-r0_i
tst_r0-r1 mov_eq_r2-r3 eor_r3-r1_i mov_r0-r3 lsl_r3-r2-r1 bic_r3-r3_i asr_r1-r3-r0	tst_r0-r1 mov_eq_r2-r3 eor_r3-r1_i mov_r0-r3 lsl_r3-r2-r1 asr_r1-r3-r0
bfi_r0-r1_i_i cmp_r0-r2 mvn_ne_r3-r2 add_r0-r3_i mov_r1-r0	bfi_r0-r1_i_i cmp_r0-r2 mvn_ne_r3-r2 add_r1-r3_i
tst_r0-r1 add_ne_r1-r1_i bfi_r2-r3_i_i add_r0-r1-r2 bic_r2-r3-r0 bic_r1-r0-r2	tst_r0-r1 add_ne_r1-r1_i bfi_r2-r3_i_i add_r1-r1-r2
tst_r0-r1 orr_ne_r2-r0-r1 orr_eq_r2-r3_i add_r1-r3-r0 cmp_r3-r1 eor_cc_r2-r2_i and_r0-r2_i	orr_r2-r0-r1 tst_r0-r1 orr_eq_r2-r3_i and_r0-r2_i
asr_r0-r1_i orr_r2-r0-r3	orr_r2-r3-r1_asr_i
cmp_r0_i mov_ls_r1-r2 orr_r3-r1_i lsl_r3-r3-r3 lsl_r1-r3-r3	cmp_r0_i mov_ls_r1-r2 orr_r3-r1_i lsl_r1-r3-r3
sub_r0-r0-r1_lsl_i mvn_r2-r1 orr_r3-r3_i tst_r0_i rsb_ne_r1-r1-r3 and_r3-r2-r1 add_r2-r3_i	mvn_r2-r1_ror_i orr_r3-r3_i tst_r0_i rsb_ne_r1-r1-r3 and_r3-r2-r1 add_r2-r3_i
mov_r0-r1 orr_r0-r0_i add_r2-r0_i eor_r3-r2-r3_lsl_i add_r3-r3_i	orr_r0-r1_i add_r2-r0_i eor_r3-r2-r3_lsl_i add_r3-r3_i
cmp_r0-r1 add_lt_r0-r2_i add_r1-r0_i bfi_r3-r1_i_i lsr_r3-r3_i	lsr_r3-r3_i
rsb_r0-r1_i mvn_r1-r0 rsb_r1-r1-r0_lsl_i asr_r2-r1_i sub_r3-r2-r1_ror_i mvn_r1-r2 rsb_r2-r1-r3_lsl_i bfi_r0-r2_i_i	rsb_r0-r1_i mvn_r1-r0 rsb_r1-r1-r0_lsl_i mov_r2-r1_asr_i add_r2-r2_i bfi_r0-r2_i_i
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 mov_r3-r2 sub_r2-r3_i sub_r2-r2_i rsb_r2-r2_i	add_r2-r1_i
bfi_r0-r1_i_i bic_r2-r3_i tst_r1-r0 mov_eq_r3-r2 mvn_r0-r2 and_r0-r3-r0	bfi_r0-r1_i_i bic_r2-r3_i tst_r1-r0 eor_r0-r2-r3 bic_ls_r0-r3-r3
mov_r0-r1 mov_r2-r1 tst_r2-r3 add_ne_r1-r1_i add_eq_r1-r1-r3 sub_r0-r0-r1	tst_r1-r3 add_cs_r1-r0-r3 add_ne_r1-r0_i sub_r0-r0-r1
rsb_r0-r0_i mov_r1-r0 sub_r0-r2-r0_lsr_i rsb_r3-r1_i sub_r3-r3_i asr_r1-r3-r0 add_r3-r1-r1 bfi_r3-r3_i_i	rsb_r0-r0_i rsb_r3-r0_i sub_r0-r2-r0_asr_i asr_r1-r3-r0 add_r3-r1-r1 bfi_r3-r3_i_i
rsb_r0-r1_i sub_r0-r0_i	rsb_r0-r1_i
orr_r0-r1-r0_lsr_i orr_r0-r1-r0 mvn_r1-r0 lsr_r1-r1-r1 ror_r2-r1_i add_r3-r2-r2_ror_i bic_r0-r3-r1 mvn_r1-r0	orr_r0-r1-r0_lsr_i mvn_r1-r0 lsr_r1-r1-r1 ror_r2-r1_i add_r3-r2-r2_ror_i unk
bic_r0-r1_i bfi_r2-r0_i_i	bfi_r2-r1_i_i
mov_r0-r1 sub_r1-r1-r2_lsl_i eor_r1-r1-r0	sub_r0-r1-r2_lsl_i eor_r1-r1-r0
bic_r0-r1-r2 lsl_r1-r0_i sub_r2-r1_i eor_r2-r2-r0 and_r0-r2_i	bic_r0-r1-r2 add_r2-r0_i and_r0-r2_i
tst_r0-r1 mvn_eq_r0-r2 and_r0-r3-r0_lsl_i bfi_r3-r0_i_i bfi_r3-r3_i_i	unk
cmp_r0_i mov_hi_r1-r2 lsr_r3-r0_i add_r2-r1-r3	cmp_r0_i mov_hi_r1-r2 add_r2-r1-r0_lsr_i
cmp_r0_i mov_cc_r1-r2 mov_cs_r1-r2 bfi_r3-r1_i_i eor_r3-r3-r1_asr_i	bfi_r3-r2_i_i eor_r3-r3-r2_asr_i
tst_r0_i rsb_ne_r1-r1_i lsl_r0-r1-r2 mov_r2-r0 asr_r0-r2_i asr_r0-r0_i	tst_r0_i rsb_ne_r1-r1_i lsl_r0-r1-r2 asr_r0-r0_i asr_r0-r0_i
tst_r0_i and_eq_r0-r1-r2_lsr_i add_r1-r0-r3 orr_r3-r1_i bfi_r0-r3_i_i orr_r0-r3-r0_lsr_i bic_r1-r0_i bfi_r2-r1_i_i	unk
mov_r0-r1 mov_r2-r0	mov_r2-r1
eor_r0-r1-r2_lsr_i sub_r2-r1-r0 bfi_r1-r2_i_i	bfi_r1-r2_i_i
cmp_r0_i mvn_cc_r1-r2 bfi_r1-r1_i_i	cmp_r0_i mvn_cc_r1-r2
tst_r0-r1 mvn_ne_r0-r1 and_r2-r0_i bfi_r0-r2_i_i add_r0-r0_i	tst_r0-r1 mvn_ne_r0-r1 add_r0-r0_i
add_r0-r0-r1 rsb_r2-r1-r0_lsr_i eor_r2-r3-r2_lsr_i and_r0-r2-r1_lsr_i mov_r3-r0 rsb_r1-r3_i	add_r0-r0-r1 rsb_r2-r1-r0_lsr_i eor_r2-r3-r2_lsr_i and_r0-r2-r1_lsr_i rsb_r1-r0_i
sub_r0-r1-r2_lsl_i mvn_r2-r0 mov_r0-r2 rsb_r3-r0-r2 asr_r1-r0_i sub_r3-r3-r1_lsl_i	sub_r0-r1-r2_lsl_i mvn_r2-r0 sub_r3-r2-r2 lsr_r1-r2_i sub_r3-r3-r1_lsl_i
lsl_r0-r1-r1 bfi_r1-r0_i_i and_r2-r1_i bfi_r0-r3_i_i add_r1-r2-r0_lsr_i rsb_r2-r0_i rsb_r2-r1-r2_lsr_i add_r0-r2_i	lsl_r0-r1-r1 and_r2-r1_i bfi_r0-r3_i_i add_r1-r2-r0_lsr_i rsb_r2-r0_i rsb_r2-r1-r2_lsr_i add_r0-r2_i
mvn_r0-r1 bic_r1-r2_i ror_r0-r0-r2 eor_r3-r1_i rsb_r3-r0-r3_lsl_i bfi_r1-r3_i_i asr_r1-r1_i	mvn_r0-r1 bic_r1-r2_i ror_r0-r0-r2 rsb_r3-r0-r2_lsl_i bfi_r1-r3_i_i asr_r1-r1_i
ror_r0-r1-r2 bfi_r1-r0_i_i sub_r2-r1_i sub_r3-r2-r0 sub_r3-r0-r3 bic_r1-r1-r3 add_r0-r1_i	ror_r0-r1-r2 bfi_r1-r0_i_i sub_r2-r1_i rsb_r3-r2-r0_lsl_i bic_r1-r1-r3 add_r0-r1_i
tst_r0-r1 sub_ne_r0-r1-r0 bic_r1-r0_i rsb_r0-r1-r0	tst_r0-r1 sub_ne_r0-r1-r0 and_r0-r0_i
cmp_r0_i mov_cc_r1-r0 mov_cs_r1-r2 bfi_r2-r1_i_i bfi_r1-r2_i_i	cmp_r0_i mov_cc_r1-r0 mov_cs_r1-r2 bfi_r1-r1_i_i
cmp_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 eor_r1-r2-r1_lsl_i	mvn_r1-r0 eor_r1-r2-r1_lsl_i
tst_r0_i mov_ne_r1-r0 mov_eq_r1-r0 add_r1-r1-r2_lsl_i	add_r1-r0-r2_lsl_i
cmp_r0_i mov_cc_r0-r1 mov_ne_r0-r2 rsb_r3-r0_i	cmp_r0_i mov_ne_r0-r2 rsb_r3-r0_i
tst_r0-r1 add_ne_r2-r1-r2 bic_r1-r0-r2 orr_r3-r1_i bfi_r1-r3_i_i	tst_r0-r1 add_ne_r2-r1-r2 bic_r1-r0-r2
bfi_r0-r0_i_i eor_r1-r2-r1 eor_r2-r0_i add_r3-r2_i sub_r3-r1-r3_asr_i bfi_r0-r3_i_i	bfi_r0-r0_i_i eor_r1-r2-r1 add_r3-r0_i sub_r3-r1-r3_asr_i bfi_r0-r3_i_i
bfi_r0-r0_i_i lsl_r1-r0_i bic_r0-r1-r0 bic_r2-r3_i ror_r3-r0_i orr_r0-r1_i and_r0-r0-r3_lsl_i eor_r0-r0-r2	bfi_r0-r0_i_i lsl_r1-r0_i bic_r0-r1-r0 bic_r2-r3_i and_r0-r1-r0_ror_i eor_r0-r0-r2
bic_r0-r1-r0 ror_r2-r0-r0 bic_r0-r0_i add_r0-r2-r0 bfi_r3-r0_i_i	bic_r0-r1-r0 ror_r2-r0-r0 add_r0-r2-r0 bfi_r3-r0_i_i
and_r0-r1-r2 bic_r0-r1-r0 bic_r3-r1-r3 tst_r3-r0 mvn_eq_r3-r1 lsl_r3-r3_i	bic_r0-r1-r2 bic_r3-r1-r3 tst_r3-r0 mvn_eq_r3-r1 lsl_r3-r3_i
eor_r0-r1-r2 mvn_r2-r3 sub_r2-r2-r3 sub_r3-r0-r2 eor_r1-r3_i bic_r2-r1-r3	eor_r0-r1-r2 mvn_r2-r3_lsl_i sub_r3-r0-r2 eor_r1-r3_i bic_r2-r1-r3
mov_r0-r1 orr_r1-r2-r3 bic_r2-r0-r1 bic_r3-r2_i asr_r3-r3-r2 bfi_r3-r3_i_i	bic_r1-r1-r3 bic_r2-r1-r2 asr_r3-r2-r2 bfi_r3-r3_i_i
cmp_r0_i mvn_cc_r1-r0 mvn_r0-r1	cmp_r0_i mvn_cs_r0-r1
rsb_r0-r0_i and_r1-r0_i rsb_r2-r1-r0_asr_i mov_r3-r0 cmp_r3-r2 orr_cc_r2-r3_i bic_r3-r3-r2	and_r1-r0_i rsb_r0-r0_i rsb_r2-r1-r0_asr_i cmp_r0-r2 orr_ls_r2-r0-r2_lsl_i bic_r3-r0-r2
bfi_r0-r0_i_i and_r1-r0-r1 ror_r1-r1_i	and_r1-r0-r1 ror_r1-r1_i
mov_r0-r1 rsb_r2-r0-r3	rsb_r2-r1-r3
cmp_r0-r1 rsb_lt_r2-r0-r3_asr_i mov_r0-r1 lsl_r2-r2-r2 add_r0-r0_i sub_r3-r2-r0 lsr_r2-r3_i bfi_r3-r2_i_i	cmp_r0-r1 rsb_lt_r2-r0-r3_asr_i add_r0-r1_i lsl_r2-r2-r2 sub_r3-r2-r0 asr_r2-r3_i bfi_r3-r2_i_i
eor_r0-r1-r0 and_r0-r0-r2 orr_r0-r0_i bfi_r2-r0_i_i	orr_r2-r2_i
tst_r0-r1 mvn_eq_r0-r2 mov_r3-r0 bic_r0-r3-r1	tst_r1-r0 mvn_ls_r0-r2 bic_r0-r0-r1
mvn_r0-r1 mov_r2-r0 tst_r2-r0 rsb_eq_r2-r0-r1 mov_r3-r2	sub_r3-r1-r1_lsr_i mvn_r1-r1 sub_r3-r1-r3_lsr_i
mvn_r0-r1 mvn_r2-r0	lsl_r2-r1_i
lsr_r0-r1-r0 sub_r2-r3-r0 sub_r2-r3-r2 lsr_r3-r0-r2 mov_r1-r3 and_r3-r1-r3_lsl_i sub_r1-r3-r1_lsl_i mvn_r0-r1	lsr_r0-r1-r0 lsr_r1-r0-r0 and_r3-r1-r1_lsl_i sub_r1-r3-r1_lsl_i mvn_r0-r1
asr_r0-r1_i lsr_r2-r1_i sub_r0-r0-r2_lsr_i	asr_r0-r1_i sub_r0-r0-r1_lsr_i
and_r0-r1-r2 lsr_r3-r0_i tst_r3-r2 mov_ne_r2-r1 sub_r3-r0-r2_ror_i bfi_r0-r3_i_i bfi_r3-r0_i_i	and_r0-r1-r2 lsr_r3-r0_i tst_r3-r2 mov_ne_r2-r1 sub_r3-r0-r2_ror_i bfi_r0-r3_i_i
lsl_r0-r0_i bfi_r1-r0_i_i	bic_r1-r1_i
lsl_r0-r0_i eor_r1-r1-r0 bic_r2-r0-r1 ror_r2-r3-r2 rsb_r2-r2-r3_lsl_i mvn_r0-r2 eor_r3-r0-r2_lsl_i bfi_r3-r3_i_i	and_r2-r1-r0_lsl_i ror_r2-r3-r2 rsb_r2-r2-r3_lsl_i mvn_r0-r2 eor_r3-r0-r2_lsl_i bfi_r3-r3_i_i
lsr_r0-r1_i mov_r2-r0	mov_r2-r1_lsr_i
mvn_r0-r1 bfi_r1-r1_i_i bic_r2-r0-r1 bfi_r0-r2_i_i mvn_r1-r0 eor_r1-r1-r0 sub_r3-r1-r2 bic_r0-r3_i	bic_r0-r1_i
tst_r0-r1 rsb_ne_r2-r1-r2 rsb_eq_r2-r1_i eor_r1-r2_i mov_r2-r1 bfi_r0-r2_i_i sub_r3-r0_i ror_r1-r3_i	tst_r0-r1 sub_ge_r2-r1_i sub_ne_r2-r1-r2 add_r1-r2_i bfi_r0-r1_i_i sub_r3-r0_i ror_r1-r3_i
cmp_r0-r1 eor_ls_r0-r1-r0_asr_i eor_hi_r0-r0-r1_lsl_i bfi_r2-r0_i_i eor_r0-r2_i add_r1-r0_i	cmp_r0-r1 eor_ls_r0-r1-r0_asr_i bfi_r2-r0_i_i eor_r0-r2_i add_r1-r0_i
mov_r0-r1 sub_r1-r0_i	sub_r1-r1_i
cmp_r0-r1 rsb_lt_r0-r0-r2_lsr_i asr_r2-r0_i bfi_r0-r2_i_i rsb_r3-r0_i orr_r1-r3_i	cmp_r0-r1 rsb_lt_r0-r0-r2_lsr_i rsb_r3-r0_i orr_r1-r3_i
bfi_r0-r1_i_i bic_r2-r0-r3 lsl_r2-r2_i eor_r1-r2-r0_lsl_i	bfi_r0-r1_i_i lsl_r2-r0_i and_r1-r2-r3_lsl_i
tst_r0-r1 orr_eq_r1-r2-r0_asr_i sub_r3-r2_i mov_r0-r1 add_r3-r3-r0_lsr_i rsb_r1-r3-r1	tst_r0-r1 orr_cs_r1-r2-r0_asr_i sub_r3-r2_i add_r3-r3-r1_lsr_i rsb_r1-r3-r1
and_r0-r0_i tst_r0-r1 orr_eq_r2-r1-r0 bfi_r1-r2_i_i bic_r1-r0-r1	and_r0-r0_i bic_r1-r0-r1
sub_r0-r1-r2_lsl_i sub_r1-r0-r2 lsl_r2-r1_i orr_r0-r0-r2 ror_r1-r0-r0	sub_r0-r1-r2_lsl_i sub_r1-r0-r2 orr_r2-r0-r1_lsl_i ror_r1-r2-r2
tst_r0-r1 mov_ne_r1-r2 rsb_ne_r1-r0_i add_r3-r1-r1	tst_r0-r1 rsb_ne_r1-r0_i add_r3-r1-r1
sub_r0-r1_i lsl_r2-r0-r0 add_r3-r2_i mov_r0-r3	sub_r0-r1_i lsl_r3-r0-r0 add_r0-r3_i
lsl_r0-r1-r0 sub_r2-r0_i cmp_r0_i rsb_ge_r0-r2-r0 lsr_r2-r0_i bic_r3-r0-r2 bfi_r2-r3_i_i	lsl_r0-r1-r0 cmp_r0_i mov_ge_r0_i lsr_r2-r0_i bic_r3-r0-r2 bfi_r2-r3_i_i
tst_r0-r1 rsb_eq_r0-r2-r0 tst_r0-r2 mov_ne_r1-r0 mov_eq_r1-r2 mov_r2-r1	tst_r0-r1 rsb_eq_r0-r2-r0 tst_r0-r2 mov_ne_r2-r0
bic_r0-r1-r2 bfi_r1-r0_i_i bic_r0-r2-r1 orr_r0-r0_i sub_r2-r0-r1 lsr_r1-r2_i mvn_r0-r1 bfi_r1-r0_i_i	and_r0-r2_i bic_r1-r1-r0 bic_r0-r2-r1 orr_r0-r0_i sub_r2-r0-r1 lsr_r1-r2_i mvn_r0-r1 bfi_r1-r0_i_i
bfi_r0-r1_i_i mvn_r2-r1 and_r1-r0-r2 sub_r3-r0-r1_lsl_i asr_r1-r3-r3	bfi_r0-r1_i_i bic_r1-r0-r1 sub_r3-r0-r1_lsl_i asr_r1-r3-r3
cmp_r0-r1 add_ge_r2-r2-r2 bfi_r2-r2_i_i rsb_r2-r2-r0_asr_i bic_r1-r1_i add_r1-r0-r1_lsl_i lsr_r0-r1_i eor_r0-r2-r0	cmp_r0-r1 add_ge_r2-r2-r2 bfi_r2-r2_i_i rsb_r2-r2-r0_asr_i bic_r1-r1_i add_r1-r0-r1_lsl_i eor_r0-r2-r1_lsr_i
mvn_r0-r1 ror_r0-r0_i bfi_r0-r0_i_i	mvn_r0-r1_ror_i
add_r0-r1-r0 sub_r1-r1_i add_r2-r1-r0	rsb_r2-r1_i sub_r2-r0-r2_lsl_i
rsb_r0-r1-r2 sub_r3-r0-r1_lsr_i rsb_r1-r2-r1 rsb_r3-r3-r1 bfi_r3-r3_i_i	sub_r3-r2-r1 mov_r3-r3_lsl_i rsb_r3-r3-r1_lsr_i
ror_r0-r1_i bic_r2-r0-r1 asr_r2-r2_i bic_r3-r2_i mov_r2-r3 mov_r1-r2	eor_r0-r1-r1_ror_i bic_r2-r0-r1 asr_r2-r2_i bic_r1-r2_i
bic_r0-r0-r1 add_r2-r1-r0_asr_i and_r3-r2_i orr_r2-r3-r2 bfi_r0-r2_i_i	bic_r0-r0-r1 eor_r2-r1-r0_ror_i bfi_r0-r2_i_i
add_r0-r0-r0 mvn_r1-r0 add_r2-r3-r2 add_r1-r0-r1 bfi_r3-r2_i_i sub_r0-r1-r3_asr_i add_r2-r0-r3 eor_r3-r3-r2	eor_r2-r3-r2 unk bfi_r3-r2_i_i sub_r0-r1-r3_asr_i add_r2-r0-r3 eor_r3-r3-r2
bic_r0-r1_i mov_r2-r0 sub_r3-r2_i	bic_r0-r1_i sub_r3-r0_i
mov_r0-r1 add_r2-r3-r0_asr_i	add_r2-r3-r1_asr_i
cmp_r0-r1 and_ne_r1-r1-r2_lsr_i and_eq_r1-r3-r2 add_r2-r3-r1_lsr_i mov_r1-r2 eor_r0-r3-r1 bfi_r1-r0_i_i and_r1-r3-r1_ror_i	cmp_r0-r1 and_ne_r1-r1-r2_lsr_i and_eq_r1-r3-r2 add_r1-r3-r1_lsr_i eor_r0-r3-r1 bfi_r1-r0_i_i and_r1-r3-r1_ror_i
tst_r0_i rsb_ne_r1-r2-r1 mov_r0-r1 mov_r3-r0 bic_r2-r3_i sub_r2-r2_i	tst_r0_i rsb_ne_r1-r2-r1 bic_r2-r1_i sub_r2-r2_i
mov_r0-r1 and_r2-r0-r1 cmp_r2-r1 eor_ls_r3-r1_i bic_r2-r3_i	eor_r3-r1_i bic_r2-r3_i
tst_r0-r1 rsb_ne_r2-r2-r1 rsb_ne_r2-r1-r3 rsb_r1-r2_i sub_r3-r1_i	tst_r0-r1 rsb_ne_r2-r1-r3 rsb_r1-r2_i sub_r3-r1_i
bic_r0-r1_i cmp_r1-r0 eor_ls_r2-r1_i lsr_r3-r2-r1	tst_r1_i eor_ls_r2-r1_i lsr_r3-r2-r1
cmp_r0_i mov_eq_r0-r1 cmp_r0-r2 mov_ne_r2-r0 add_r0-r2-r2_asr_i add_r3-r0_i	add_r2-r1_i cmp_r0_i mov_ne_r2-r0 add_r0-r2-r2_asr_i add_r3-r0_i
tst_r0-r1 orr_ne_r2-r2_i bic_r1-r2-r3 asr_r1-r1_i sub_r1-r1-r3	bic_r1-r2-r3 rsb_r1-r3-r1_asr_i
tst_r0-r1 mov_eq_r2-r0 mov_r1-r2 sub_r1-r1_i	tst_r0-r1 mov_eq_r2-r0 sub_r1-r2_i
tst_r0_i orr_ne_r1-r1-r0_ror_i mov_ne_r1-r0 and_r2-r1-r2 rsb_r1-r2-r0 rsb_r2-r1_i rsb_r1-r2-r1	tst_r0_i mov_ne_r1-r0 and_r2-r1-r2 rsb_r1-r2-r0 rsb_r2-r1_i rsb_r1-r2-r1
add_r0-r1_i bic_r2-r3-r0 bic_r2-r3-r2	add_r0-r1_i and_r2-r0-r3
mov_r0-r1 bfi_r2-r0_i_i ror_r2-r0-r2	bfi_r2-r1_i_i ror_r2-r1-r2
bfi_r0-r1_i_i and_r1-r0-r2 orr_r0-r1-r2_lsl_i lsl_r0-r0_i mov_r3-r0 lsr_r1-r3_i rsb_r0-r1_i	bfi_r0-r1_i_i and_r1-r0-r2 orr_r0-r1-r2_lsl_i lsl_r0-r0_i lsr_r1-r0_i rsb_r0-r1_i
tst_r0_i mvn_eq_r1-r2 bfi_r0-r3_i_i add_r2-r1-r0_asr_i	tst_r0_i mvn_ls_r1-r2 add_r2-r1-r0_asr_i
rsb_r0-r1-r0 lsr_r1-r0-r2 mov_r3-r2 add_r0-r1-r2 sub_r1-r3_i lsl_r0-r1-r0 asr_r2-r0-r1	rsb_r0-r1-r0 lsr_r1-r0-r2 add_r0-r1-r2 sub_r1-r2_i lsl_r0-r1-r0 asr_r2-r0-r1
mov_r0-r1 bfi_r1-r0_i_i add_r2-r1-r1	add_r2-r1-r1
mvn_r0-r1 add_r1-r0-r1_asr_i rsb_r0-r2-r1 bfi_r3-r1_i_i bfi_r1-r0_i_i bic_r3-r3-r1 add_r3-r0-r3 bfi_r2-r3_i_i	mvn_r0-r1 add_r1-r0-r1_asr_i bic_r3-r3_i rsb_r0-r2-r1 bic_r3-r3-r0_lsl_i add_r3-r0-r3 bfi_r2-r3_i_i
mov_r0-r1 add_r0-r0-r0 asr_r1-r0_i lsl_r0-r1_i add_r1-r0-r0 add_r0-r1-r0	add_r0-r1-r1 asr_r1-r0_i lsl_r0-r1_i rsb_r0-r0-r0_lsl_i
lsr_r0-r0_i cmp_r1_i rsb_lt_r2-r2-r0_asr_i and_r3-r2-r3_lsr_i mov_r1-r3 lsr_r1-r0-r1 sub_r2-r3-r1_ror_i	lsr_r0-r0_i cmp_r1_i rsb_lt_r2-r2-r0_asr_i and_r3-r2-r3_lsr_i lsr_r1-r0-r3 sub_r2-r3-r1_ror_i
sub_r0-r1-r0 mvn_r2-r0 orr_r3-r2-r0 bic_r3-r3_i	mvn_r3_i
tst_r0_i rsb_ne_r1-r2-r0 mvn_ne_r1-r3 cmp_r1-r0 rsb_eq_r2-r1_i rsb_r2-r0-r2	tst_r0_i mvn_ne_r1-r3 cmp_r1-r0 rsb_eq_r2-r1_i rsb_r2-r0-r2
mvn_r0-r1 eor_r1-r2-r0 rsb_r2-r1-r0 mvn_r3-r2 bic_r2-r3_i	eor_r0-r2-r1 rsb_r2-r1-r0 mvn_r3-r2 bic_r2-r3_i
tst_r0-r1 sub_eq_r0-r1-r2 mvn_r3-r0 bic_r2-r2-r3 mvn_r0-r2	tst_r0-r1 sub_eq_r0-r1-r2 mvn_r3-r0 unk
mov_r0-r1 cmp_r0-r2 eor_cs_r0-r3-r0_ror_i mov_r3-r0 lsl_r2-r3_i	mov_r0-r1 cmp_r0-r2 eor_cs_r0-r3-r0_lsr_i lsl_r2-r0_i
tst_r0-r1 and_eq_r1-r0_i orr_eq_r1-r2-r1_lsl_i add_r2-r1-r1 lsl_r1-r2_i ror_r2-r1-r1	tst_r0-r1 and_eq_r1-r0_i orr_eq_r1-r2-r1_lsl_i lsl_r1-r1_i ror_r2-r1-r1
lsl_r0-r1_i add_r2-r3_i bfi_r2-r2_i_i bfi_r3-r0_i_i sub_r0-r2-r3	unk add_r0-r1_i
rsb_r0-r1-r2 and_r3-r2-r1 rsb_r0-r0-r2 rsb_r1-r3-r0 mov_r0-r1	bic_r0-r1-r2
sub_r0-r0_i lsl_r1-r0-r1 and_r0-r1_i mvn_r2-r0 rsb_r0-r2_i	sub_r0-r0_i lsl_r1-r0-r1 and_r0-r1_i orr_r0-r0_i
bfi_r0-r0_i_i orr_r1-r0-r1_asr_i	orr_r1-r0-r1_asr_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 bic_r0-r1_i orr_r1-r0_i lsl_r3-r1_i mov_r2-r3 and_r1-r2-r0_lsr_i orr_r3-r1-r0 mvn_r2-r3	tst_r0_i asr_cs_r0-r2_i bic_r0-r0_i mvn_r1-r0 lsl_r3-r1_i bic_r0-r1_i and_r1-r3-r1_lsr_i orr_r3-r1-r0 mvn_r2-r3
mvn_r0-r1 tst_r0-r2 mvn_eq_r1-r2 asr_r1-r1-r0 eor_r0-r1_i eor_r3-r0-r1	mov_r3_i
tst_r0-r1 and_ne_r1-r0-r1 and_r1-r1-r2 mov_r3-r1 mov_r0-r1 ror_r3-r0-r3	tst_r1-r0 and_ne_r1-r0-r1 and_r1-r1-r2 ror_r3-r1-r1
tst_r0_i and_eq_r1-r1-r0_lsr_i bfi_r0-r1_i_i mvn_r2-r0 eor_r2-r2-r0	unk
rsb_r0-r1-r0 bic_r0-r2-r0 sub_r2-r2-r0	rsb_r0-r1-r0 and_r2-r0-r2
cmp_r0-r1 mov_ne_r2-r1 and_r3-r2-r0_asr_i orr_r0-r3_i mvn_r3-r0 bic_r0-r0-r3 sub_r2-r0_i asr_r1-r2_i	cmp_r0-r1 mov_ne_r2-r1 and_r3-r2-r0_asr_i sub_r2-r3_i asr_r1-r2_i
tst_r0_i and_ne_r0-r0-r1 mov_r2-r0 orr_r3-r0-r2 lsl_r3-r2-r3	tst_r0_i and_ne_r0-r0-r1 lsl_r3-r0-r0
cmp_r0-r1 mov_ne_r0-r2 eor_r0-r0-r3 bic_r2-r0_i orr_r3-r2-r1_lsr_i bic_r2-r0-r1 ror_r0-r3_i rsb_r1-r2-r0_ror_i add_r3-r3-r1	cmp_r0-r1 mov_ne_r0-r2 eor_r0-r0-r3 bic_r2-r0_i orr_r3-r2-r1_lsr_i bic_r2-r0-r1 rsb_r1-r2-r3_ror_i add_r3-r3-r1
tst_r0_i add_eq_r1-r1-r1 mvn_r0-r1 mvn_r2-r0 rsb_r3-r2-r1_lsl_i add_r2-r3_i	tst_r0_i add_ge_r1-r1-r1 rsb_r3-r1-r1_lsl_i add_r2-r3_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r0 lsr_r0-r2_i	tst_r0-r1 mov_ne_r0-r1_lsr_i lsr_ls_r0-r0_i
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r0 sub_r0-r1-r3 and_r0-r0_i asr_r2-r0_i	mov_r2_i
bfi_r0-r1_i_i mov_r1-r0 bic_r2-r1_i lsr_r0-r0_i tst_r1-r2 sub_eq_r3-r0-r2 lsr_r1-r3-r3	bfi_r0-r1_i_i bic_r2-r0_i rsb_r1-r2-r2_ror_i unk lsr_r1-r3-r3
bic_r0-r1_i sub_r2-r1-r0 rsb_r1-r1-r2 bfi_r3-r1_i_i	unk
orr_r0-r0_i mov_r1-r0	orr_r1-r0_i
mov_r0-r1 lsl_r2-r0_i	lsl_r2-r1_i
bfi_r0-r1_i_i bfi_r2-r0_i_i orr_r0-r2-r0	bfi_r0-r1_i_i ror_r3-r2_i orr_r0-r0-r3_lsl_i
sub_r0-r0-r1 add_r0-r0-r0 rsb_r2-r0_i mov_r0-r2 bfi_r1-r0_i_i mvn_r2-r1	mvn_r2-r1_ror_i mov_r2-r2_lsl_i
mov_r0-r1 orr_r2-r2-r0_ror_i rsb_r0-r1-r3_asr_i ror_r0-r0_i sub_r2-r0-r2 asr_r3-r2_i	orr_r2-r2-r1_ror_i rsb_r0-r1-r3_asr_i rsb_r2-r2-r0_ror_i asr_r3-r2_i
bic_r0-r1-r2 add_r2-r0_i ror_r2-r2-r2 and_r2-r2_i bic_r0-r2_i	bic_r0-r1-r2 add_r2-r0_i ror_r2-r2-r2 and_r0-r2_i
cmp_r0-r1 add_lt_r2-r1_i add_ge_r2-r2-r2 bfi_r2-r2_i_i	cmp_r0-r1 add_lt_r2-r1_i add_ge_r2-r2-r2
bfi_r0-r0_i_i rsb_r1-r0_i bfi_r2-r1_i_i mov_r3-r2 lsl_r1-r3_i	rsb_r1-r0_i bfi_r2-r1_i_i lsl_r1-r2_i
tst_r0-r1 rsb_ne_r2-r3-r1_ror_i rsb_eq_r2-r3_i mvn_r3-r1 lsr_r1-r3-r2 mov_r2-r1	tst_r0-r1 rsb_ne_r2-r3-r1_ror_i rsb_eq_r2-r3_i mvn_r3-r1 lsr_r2-r3-r2
and_r0-r1-r0_lsl_i bfi_r1-r2_i_i lsl_r1-r1-r0 bic_r0-r0_i eor_r2-r0-r1 rsb_r2-r2-r1_lsl_i	bfi_r1-r2_i_i bic_r2-r1-r0_lsl_i rsb_r2-r2-r1_lsl_i
cmp_r0-r1 orr_cc_r2-r2_i orr_cs_r2-r2-r3_asr_i eor_r1-r2_i orr_r1-r1_i bfi_r0-r1_i_i mvn_r2-r0	orr_r0-r0_i mvn_r2-r0
eor_r0-r1_i lsl_r2-r0_i asr_r0-r2_i lsl_r1-r0_i bfi_r2-r1_i_i rsb_r3-r2-r0_lsl_i mov_r0-r3	eor_r0-r1_i lsl_r2-r0_i asr_r0-r2_i bfi_r2-r0_i_i rsb_r0-r2-r0_lsl_i
sub_r0-r1_i and_r2-r2-r0_lsr_i orr_r0-r2_i asr_r2-r0_i	sub_r0-r1_i and_r2-r2-r0_lsr_i asr_r2-r2_i
orr_r0-r1-r0_lsr_i mov_r2-r0	orr_r2-r1-r0_lsr_i
and_r0-r1-r2 rsb_r2-r0_i asr_r2-r2_i mvn_r1-r2 bic_r1-r1_i eor_r0-r1_i orr_r3-r0-r1_ror_i lsr_r3-r3_i	and_r0-r1-r2 rsb_r2-r0_i mvn_r1-r2_asr_i bic_r1-r1_i eor_r0-r1_i orr_r3-r0-r1_ror_i lsr_r3-r3_i
bic_r0-r1_i bic_r2-r0-r1 eor_r2-r2_i tst_r1_i sub_ne_r3-r1-r2 add_r3-r3_i	add_r3-r3_i tst_r1_i eor_ne_r3-r1_i
bic_r0-r1_i bic_r2-r0_i bfi_r3-r2_i_i bic_r0-r3_i	bic_r0-r3_i
tst_r0_i orr_ne_r0-r1-r2_lsr_i orr_eq_r0-r1_i bfi_r3-r1_i_i sub_r0-r0-r3_lsr_i	tst_r0_i orr_ne_r0-r1-r2_lsr_i orr_ls_r0-r1_i sub_r0-r0-r3_lsr_i
add_r0-r0_i lsl_r1-r2-r0 mov_r2-r1 bic_r1-r1-r2 bic_r3-r2-r1 mvn_r1-r3 bfi_r3-r1_i_i	add_r0-r0_i lsl_r2-r2-r0 eor_r3-r2_i
add_r0-r0-r1 rsb_r2-r0-r1 orr_r1-r2_i	sub_r1-r0-r0_lsl_i orr_r1-r1_i
and_r0-r1-r0_lsr_i bfi_r0-r0_i_i lsr_r2-r0_i	and_r0-r1-r0_lsr_i lsr_r2-r0_i
cmp_r0-r1 rsb_cs_r2-r3-r1 asr_r1-r2-r1 bic_r2-r1-r2 bfi_r1-r2_i_i lsr_r2-r1_i eor_r2-r2-r1_lsr_i sub_r0-r2_i	cmp_r0-r1 rsb_cs_r2-r3-r1 asr_r1-r2-r1 lsr_r2-r1_i eor_r2-r2-r1_lsr_i sub_r0-r2_i
tst_r0-r1 eor_eq_r2-r2_i eor_r1-r3-r2_lsl_i sub_r2-r1-r0_ror_i rsb_r1-r2-r1 bic_r0-r1_i	mov_r1-r0_ror_i bic_r0-r1_i
tst_r0-r1 rsb_ne_r1-r2-r1 asr_r2-r3_i eor_r0-r2_i mov_r2-r1 and_r2-r0-r2	tst_r0-r1 rsb_ne_r1-r2-r1 asr_r2-r3_i eor_r0-r2_i and_r2-r0-r1
sub_r0-r0-r1 rsb_r1-r0-r1 lsl_r0-r2_i bic_r1-r1_i lsl_r2-r0_i asr_r3-r1_i sub_r2-r3-r2	rsb_r1-r0-r1_lsl_i lsl_r2-r2_i rsb_r2-r2-r1_asr_i
tst_r0-r1 add_ne_r2-r1-r1_asr_i add_eq_r2-r2-r2 orr_r2-r2-r1_lsr_i ror_r2-r2_i bfi_r1-r2_i_i eor_r3-r2-r1_asr_i bfi_r0-r2_i_i sub_r3-r0-r3_ror_i	tst_r0-r1 add_ne_r2-r1-r1_asr_i add_eq_r2-r2-r2 orr_r2-r2-r1_lsr_i ror_r2-r2_i eor_r3-r2-r1_asr_i bfi_r0-r2_i_i sub_r3-r0-r3_ror_i
orr_r0-r0-r1_lsr_i bic_r2-r0_i mov_r1-r2 lsl_r0-r1-r1	orr_r0-r0-r1_lsr_i bic_r2-r0_i lsl_r0-r2-r2
mov_r0-r1 bfi_r0-r0_i_i bfi_r2-r1_i_i bic_r1-r2-r1 rsb_r3-r0-r1_ror_i sub_r2-r3-r0_lsr_i lsl_r3-r2_i bic_r2-r2-r3	mov_r0-r1 bfi_r0-r0_i_i bfi_r2-r1_i_i bic_r1-r2-r1 rsb_r3-r0-r1_ror_i sub_r2-r3-r0_lsr_i bic_r2-r2-r2_lsl_i
add_r0-r1-r0_ror_i rsb_r2-r2-r0_lsl_i sub_r0-r2_i rsb_r2-r2-r0	mvn_r2_i
sub_r0-r1-r0 tst_r2-r0 mov_ne_r2-r0 bic_r2-r0-r2 rsb_r0-r2-r0 asr_r3-r3-r0	sub_r0-r1-r0 tst_r2-r0 mov_ne_r3-r3_asr-r0
lsr_r0-r1_i asr_r2-r0_i	mov_r2-r1_lsr_i
bic_r0-r0_i mov_r1-r0 rsb_r2-r1-r2 add_r0-r2_i	bic_r0-r0_i rsb_r2-r0-r2 add_r0-r2_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r1 bic_r2-r2_i	bic_r2-r0_i tst_r1-r0 bic_eq_r2-r1_i
tst_r0-r1 add_ne_r1-r2_i add_eq_r1-r2_i sub_r1-r1-r2	tst_r0-r1 mov_r1_i mov_ls_r1_i
rsb_r0-r1-r2_asr_i tst_r2_i mov_ne_r2-r1 mov_eq_r2-r1 add_r3-r2-r0	mov_r3-r2_asr_i
cmp_r0-r1 mov_cc_r2-r1 ror_r0-r2_i orr_r3-r3-r0	cmp_r0-r1 mov_cc_r2-r1 orr_r3-r3-r2_ror_i
mvn_r0-r1 add_r2-r2-r0 mov_r0-r2	mvn_r0-r1 add_r0-r0-r2
bfi_r0-r0_i_i sub_r0-r0-r1 bic_r1-r0_i ror_r1-r1_i bfi_r2-r1_i_i	bfi_r0-r0_i_i rsb_r1-r1-r0 ror_r1-r1_i bfi_r2-r1_i_i
sub_r0-r0_i ror_r0-r0_i add_r1-r2-r0 bfi_r0-r1_i_i sub_r0-r1-r0_ror_i bfi_r0-r0_i_i	sub_r0-r0_i ror_r0-r0_i add_r1-r2-r0 bfi_r0-r1_i_i sub_r0-r1-r0_ror_i
eor_r0-r1_i bfi_r1-r0_i_i bic_r1-r0-r1 mvn_r0-r1	and_r2-r1_i rsb_r2-r2_i unk
sub_r0-r1_i sub_r2-r0_i bfi_r1-r2_i_i add_r3-r1_i	add_r3-r1_i
cmp_r0-r1 mov_cs_r2-r3 bfi_r0-r1_i_i orr_r3-r0-r2 bic_r0-r2-r3	mov_r0_i
bic_r0-r1_i bic_r1-r1_i sub_r1-r0-r1 ror_r2-r1_i bfi_r1-r2_i_i	bic_r0-r1_i bic_r1-r1_i sub_r1-r0-r1 mvn_r3-r1_lsr_i unk
bic_r0-r1-r2 add_r2-r0_i add_r3-r0-r0 lsl_r2-r2_i sub_r2-r2-r3 bfi_r1-r3_i_i orr_r1-r1-r2 bfi_r0-r1_i_i	bic_r0-r1-r2 add_r1-r0-r0 bfi_r0-r1_i_i
rsb_r0-r1_i mov_r2-r0 tst_r2_i mov_eq_r2-r0 lsl_r3-r0_i eor_r3-r2-r3	rsb_r3-r1_i eor_r3-r3-r3_lsl_i
cmp_r0-r1 mov_lt_r2-r0 mov_ge_r2-r0 mvn_r1-r2 orr_r1-r1-r3 and_r2-r1_i	unk and_r2-r1_i
cmp_r0-r1 and_ls_r2-r3-r0_lsl_i and_hi_r2-r3-r0_asr_i lsr_r1-r2_i bic_r3-r1-r0 eor_r1-r3-r2 sub_r3-r1-r3_asr_i sub_r2-r1-r3	cmp_r0-r1 and_ls_r2-r3-r0_lsl_i and_hi_r2-r3-r0_asr_i lsr_r1-r2_i bic_r3-r1-r0 mov_r2-r3
tst_r0-r1 sub_ne_r0-r2_i sub_eq_r0-r1-r2_lsr_i mov_r1-r0 eor_r2-r1-r0	eor_r2-r0-r0
mvn_r0-r1 mvn_r2-r0 lsr_r2-r2-r3 sub_r3-r2-r1	lsr_r2-r1-r3 sub_r3-r2-r1
sub_r0-r1_i mvn_r1-r0 mvn_r0-r1	sub_r0-r1_i
bic_r0-r1_i cmp_r2-r3 orr_lt_r2-r0_i orr_ge_r2-r2-r3_lsr_i bfi_r1-r2_i_i asr_r1-r1-r1	cmp_r2-r3 orr_lt_r2-r0_i orr_ge_r2-r2-r3_lsr_i bfi_r1-r2_i_i asr_r1-r1-r1
tst_r0_i and_eq_r0-r1_i mov_r1-r2 cmp_r2-r1 add_eq_r2-r0_i bic_r2-r2_i	tst_r0_i and_eq_r0-r1_i add_r2-r0_i bic_r2-r2_i
bfi_r0-r0_i_i bic_r0-r0-r1 orr_r2-r0_i bic_r1-r2_i	bic_r0-r0-r1 orr_r2-r0_i bic_r1-r2_i
bfi_r0-r1_i_i bic_r2-r0_i lsr_r1-r0_i add_r1-r1-r2 eor_r2-r1-r2	bfi_r0-r1_i_i bic_r2-r0_i add_r1-r2-r2_lsr_i eor_r2-r1-r2
tst_r0-r1 rsb_ne_r2-r0_i rsb_eq_r2-r1-r3 sub_r2-r2-r1_ror_i add_r2-r2_i sub_r2-r3-r2_asr_i asr_r1-r3_i bic_r0-r2-r1	tst_r0-r1 rsb_ne_r2-r0_i rsb_eq_r2-r1-r3 sub_r2-r2-r1_ror_i add_r2-r2_i sub_r2-r3-r2_asr_i bic_r0-r2-r3_asr_i
lsr_r0-r1-r0 lsr_r2-r0-r3 bfi_r1-r3_i_i tst_r0-r3 mov_ne_r3-r2 add_r3-r3-r1_asr_i	lsr_r0-r1-r0 lsr_r2-r0-r3 tst_r0-r3 mov_ne_r3-r2 add_r3-r3-r1_asr_i
cmp_r0-r1 rsb_hi_r1-r0-r1 add_r2-r1-r1 mvn_r3-r0 sub_r1-r3_i mov_r0-r2 rsb_r0-r0-r1 ror_r3-r0_i	cmp_r0-r1 rsb_hi_r1-r0-r1 mvn_r3-r0 add_r2-r1-r1 sub_r1-r3_i rsb_r0-r2-r1 ror_r3-r0_i
bic_r0-r0-r1 lsr_r2-r1_i and_r1-r2_i asr_r2-r1_i mvn_r3-r2 lsl_r2-r3-r0	bic_r0-r0-r1 unk lsl_r2-r3-r0
bic_r0-r1_i bfi_r2-r0_i_i	bfi_r2-r1_i_i
add_r0-r0-r0_ror_i cmp_r1-r2 eor_lt_r2-r3-r1 mov_r3-r2 lsl_r0-r0-r3	cmp_r1-r2 eor_lt_r2-r3-r1 add_r0-r0-r0_ror_i lsl_r0-r0-r2
bfi_r0-r0_i_i tst_r1-r0 mvn_ne_r2-r0 tst_r2-r0 sub_eq_r0-r2-r0_lsr_i add_r0-r0-r0	tst_r1-r0 mvn_ne_r2-r0 tst_r2-r0 sub_eq_r0-r2-r0_lsr_i add_r0-r0-r0
cmp_r0-r1 sub_ls_r2-r2_i sub_hi_r2-r3-r2 mov_r3-r1 eor_r2-r2-r1 tst_r1-r3 mov_ne_r1-r3 rsb_r0-r1-r2	cmp_r0-r1 sub_ls_r2-r2_i sub_hi_r2-r3-r2 eor_r2-r2-r1 rsb_r0-r1-r2
tst_r0_i add_ne_r1-r2-r3 ror_r2-r2_i eor_r0-r2_i add_r3-r0-r1 rsb_r0-r3-r1 sub_r0-r3-r0_lsl_i	tst_r0_i add_ne_r1-r2-r3 ror_r2-r2_i eor_r0-r2_i add_r3-r0-r1 add_r0-r3-r0_lsl_i
sub_r0-r1-r0_lsl_i orr_r1-r2-r0 and_r2-r1-r2 sub_r2-r2-r1_asr_i asr_r1-r2_i eor_r3-r1-r2 eor_r1-r3-r2 rsb_r3-r1_i	sub_r0-r1-r0_lsl_i orr_r1-r2-r0 sub_r2-r2-r1_asr_i asr_r1-r2_i rsb_r3-r1_i
bic_r0-r1-r2 sub_r1-r3-r0 mvn_r3-r1 mov_r2-r3	bic_r0-r1-r2 add_r1-r3_i sub_r2-r0-r1
mvn_r0-r1 bic_r2-r1-r0	orr_r2-r1-r1
cmp_r0-r1 orr_ls_r1-r2_i orr_hi_r1-r1-r0 add_r3-r1-r3 add_r2-r3_i asr_r2-r2_i and_r3-r0-r2 mvn_r0-r3	cmp_r0-r1 orr_ls_r1-r2_i orr_hi_r1-r1-r0 add_r3-r1-r3 add_r2-r3_i and_r3-r0-r2_asr_i mvn_r0-r3
add_r0-r1-r1 add_r1-r0-r1 sub_r1-r1_i	add_r1-r1-r1_lsl_i sub_r1-r1_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r2 orr_r3-r1-r3 bic_r1-r3-r0 eor_r1-r1_i	tst_r1-r0 orr_cs_r1-r3-r1 and_cs_r1-r1-r2 eor_r1-r1_i
sub_r0-r1_i mvn_r2-r0	rsb_r2-r1_i
mov_r0-r1 bic_r0-r2-r0 sub_r0-r0_i bic_r2-r3-r0 bic_r3-r2-r3	mov_r3_i
add_r0-r1-r2 mov_r1-r0 bfi_r2-r1_i_i add_r0-r2_i	add_r0-r1-r2 bfi_r2-r0_i_i add_r0-r2_i
asr_r0-r1_i orr_r2-r3_i bic_r2-r2-r0 bfi_r2-r2_i_i	orr_r2-r3_i bic_r2-r2-r1_asr_i
rsb_r0-r1-r0 mvn_r1-r0 add_r0-r1-r0	mvn_r0_i
mov_r0-r1 lsl_r2-r0-r1 asr_r3-r2-r2	lsl_r2-r1-r1 asr_r3-r2-r2
sub_r0-r1-r2_asr_i mov_r1-r0 mvn_r3-r1 orr_r3-r3_i orr_r2-r3_i bfi_r1-r2_i_i bfi_r1-r1_i_i bic_r2-r1_i	sub_r1-r1-r2_asr_i bfi_r1-r1_i_i bic_r2-r1_i
bic_r0-r1_i cmp_r0-r2 mvn_cc_r1-r0 mvn_cs_r1-r2 orr_r0-r1-r3	bic_r1-r1_i cmp_r1-r2 bic_cs_r1-r2-r3 unk
orr_r0-r1-r2_lsl_i bic_r3-r2_i mov_r2-r0 bic_r0-r1-r3 lsl_r2-r0-r2	bic_r3-r2_i bic_r0-r1-r3 lsl_r2-r0-r1
tst_r0-r1 eor_ne_r0-r0_i orr_r0-r1-r0 mov_r1-r0	tst_r0-r1 eor_ne_r0-r0_i orr_r1-r1-r0
bfi_r0-r1_i_i add_r1-r1_i asr_r2-r1_i bic_r2-r0-r2 bfi_r3-r2_i_i sub_r0-r2-r3_ror_i	bfi_r0-r1_i_i add_r1-r1_i bic_r2-r0-r1_asr_i bfi_r3-r2_i_i sub_r0-r2-r3_ror_i
tst_r0-r1 mvn_ne_r1-r2 eor_r3-r1_i eor_r1-r3_i mvn_r3-r1	tst_r0-r1 mvn_ne_r1-r2 eor_r1-r1_i mvn_r3-r1
lsl_r0-r0_i lsr_r1-r0_i rsb_r1-r2-r1 add_r3-r1-r1 add_r2-r3_i	lsl_r0-r0_i rsb_r1-r2-r0_ror_i add_r3-r1-r1 add_r2-r3_i
sub_r0-r0_i mov_r1-r0	sub_r1-r0_i
bfi_r0-r0_i_i bic_r1-r2-r0 bic_r0-r1_i ror_r3-r3_i and_r1-r3-r0	bfi_r0-r0_i_i bic_r1-r2-r0 bic_r0-r1_i and_r1-r0-r3_ror_i
ror_r0-r1-r2 asr_r1-r3_i mvn_r2-r0 bic_r1-r2-r1	mvn_r0-r3_asr_i bic_r1-r0-r1_ror-r2
cmp_r0-r1 rsb_cc_r2-r1-r2 rsb_cs_r2-r1_i add_r3-r1-r1_lsl_i sub_r1-r3-r2 rsb_r1-r2-r1_lsl_i bic_r0-r1_i bfi_r2-r0_i_i	rsb_r2-r1-r2 cmp_r0-r1 rsb_cs_r2-r1_i rsb_r1-r2-r1_lsl_i bic_r0-r1_i bfi_r2-r0_i_i
mvn_r0-r1 sub_r2-r2-r1 sub_r2-r2-r3_ror_i lsr_r2-r3-r2 eor_r3-r0-r2_lsr_i bfi_r0-r3_i_i bfi_r3-r0_i_i add_r0-r3_i	mvn_r0-r1 sub_r2-r2-r1 sub_r2-r2-r3_ror_i lsr_r2-r3-r2 unk eor_r3-r0-r2_lsr_i add_r0-r3_i
tst_r0-r1 and_ne_r0-r0-r2_ror_i eor_r2-r3-r1_lsl_i mov_r3-r2 mvn_r2-r3 lsl_r0-r2-r0	tst_r0-r1 and_ne_r0-r0-r2_ror_i eor_r2-r3-r1_lsl_i mvn_r2-r2 lsl_r0-r2-r0
orr_r0-r1_i mov_r2-r1 tst_r0_i and_ne_r0-r2_i asr_r1-r0_i	tst_r1_i and_ne_r1-r1_i asr_r1-r1_i
mvn_r0-r1 sub_r2-r0_i asr_r0-r2-r2 bic_r1-r3_i add_r2-r0-r1 add_r0-r2-r1	mvn_r0-r1 sub_r2-r0_i asr_r0-r2-r2 bic_r1-r3_i add_r0-r0-r1_lsl_i
orr_r0-r1-r2 asr_r1-r0-r1 eor_r1-r1-r0_ror_i rsb_r2-r1_i bfi_r3-r2_i_i bic_r3-r3-r2	orr_r0-r1-r2 asr_r1-r0-r1 eor_r1-r1-r0_ror_i rsb_r2-r1_i bic_r3-r3-r2 bic_r3-r3_i
mov_r0-r1 rsb_r2-r2-r3 mov_r1-r0 add_r3-r1-r3_lsl_i rsb_r1-r2-r3 bfi_r1-r1_i_i bic_r0-r1_i	rsb_r2-r2-r3 add_r3-r1-r3_lsl_i rsb_r1-r2-r3 bfi_r1-r1_i_i bic_r0-r1_i
tst_r0-r1 sub_eq_r2-r2-r1_ror_i mov_r3-r2 asr_r1-r3_i	tst_r0-r1 sub_eq_r2-r2-r1_ror_i asr_r1-r2_i
tst_r0-r1 sub_eq_r2-r3-r0_lsl_i bic_r1-r1_i sub_r1-r1-r2_lsl_i bfi_r0-r1_i_i mov_r3-r0 bfi_r1-r3_i_i	tst_r0-r1 sub_eq_r2-r3-r0_lsl_i bic_r1-r1_i sub_r1-r1-r2_lsl_i bfi_r1-r0_i_i
bfi_r0-r1_i_i mvn_r2-r0 eor_r0-r2-r0 bfi_r1-r0_i_i add_r2-r1-r0_lsr_i bic_r2-r2_i mvn_r0-r2	mvn_r2_i rsb_r1-r1-r2_ror_i unk
tst_r0_i orr_eq_r1-r2_i and_r3-r2-r1 bic_r0-r1-r3 rsb_r0-r0_i	tst_r0_i eor_ls_r1-r2_i bic_r0-r1-r2 rsb_r0-r0_i
asr_r0-r1-r1 asr_r1-r1_i orr_r2-r0-r1	asr_r0-r1-r1 orr_r2-r0-r1_asr_i
rsb_r0-r1-r2 bic_r0-r0_i orr_r3-r0_i lsl_r0-r3_i add_r1-r3-r0_ror_i	rsb_r0-r1-r2 orr_r3-r0_i lsl_r0-r3_i add_r1-r3-r0_lsr_i
bic_r0-r1-r2 orr_r0-r0-r1 lsr_r1-r0-r0 bfi_r0-r1_i_i	orr_r0-r1-r1 lsr_r1-r0-r0 bfi_r0-r1_i_i
lsr_r0-r1-r2 bfi_r2-r3_i_i lsl_r2-r0-r2 mov_r3-r2	lsr_r0-r1-r2 bfi_r2-r3_i_i lsl_r3-r0-r2
tst_r0-r1 add_eq_r2-r2-r3_ror_i bfi_r3-r1_i_i and_r3-r2-r3 sub_r0-r1-r3_lsr_i	tst_r0-r1 add_ge_r2-r2-r3_ror_i and_r3-r2-r3 sub_r0-r1-r3_lsr_i
tst_r0_i mov_ne_r1-r2 cmp_r1-r2 mvn_lt_r3-r2 mvn_ge_r3-r1 mvn_r2-r3 rsb_r2-r3-r2	tst_r0_i mov_ne_r1-r2 cmp_r1-r2 mvn_lt_r3-r2 mvn_ge_r3-r1 mvn_r2-r3_lsl_i
and_r0-r1-r2_lsr_i sub_r3-r0_i mov_r2-r3 and_r2-r2-r0_asr_i add_r1-r3-r1_ror_i bic_r0-r2_i eor_r0-r0-r1	and_r0-r1-r2_lsr_i sub_r3-r0_i and_r2-r3-r0_asr_i add_r1-r3-r1_ror_i bic_r0-r2_i eor_r0-r0-r1
mov_r0-r1 bfi_r2-r0_i_i	bfi_r2-r1_i_i
tst_r0-r1 mov_ne_r1-r0 mov_eq_r1-r0 and_r1-r1_i	and_r1-r0_i
cmp_r0-r1 rsb_cc_r2-r0_i bic_r0-r3_i ror_r0-r0_i lsr_r3-r0-r0 eor_r2-r3-r2_lsl_i bfi_r0-r2_i_i	bic_r0-r3_i ror_r0-r0_i lsr_r3-r0-r0 bfi_r0-r3_i_i
bfi_r0-r1_i_i mvn_r2-r0 eor_r1-r2-r0 lsl_r2-r2-r0 sub_r2-r1-r2 add_r2-r0-r2	bfi_r0-r1_i_i mvn_r2-r0 mvn_r2-r2_lsl-r0 add_r2-r0-r2
bic_r0-r1-r2 mvn_r3-r0 bfi_r1-r0_i_i eor_r1-r1-r0 bfi_r3-r3_i_i and_r0-r3-r1_ror_i bfi_r3-r0_i_i	bic_r0-r1-r2 eor_r1-r1-r0 mvn_r3-r0 and_r0-r3-r1_lsr_i bfi_r3-r0_i_i
cmp_r0_i mov_cs_r0-r1 mov_r1-r2 lsr_r3-r1_i ror_r1-r0_i add_r2-r3_i add_r0-r1-r2	cmp_r0_i mov_cs_r0-r1 lsr_r3-r2_i add_r2-r3_i ror_r1-r0_i add_r0-r1-r2
lsr_r0-r0_i mvn_r1-r0	mvn_r1-r0_lsr_i
cmp_r0_i mov_ne_r0-r1 and_r2-r0_i eor_r1-r0-r2	cmp_r0_i mov_ne_r0-r1 bic_r1-r0_i
lsr_r0-r1_i add_r1-r1-r0_asr_i and_r2-r2_i rsb_r2-r1-r2	add_r1-r1-r1_lsr_i and_r2-r2_i rsb_r2-r1-r2
eor_r0-r1-r2 mov_r2-r0 sub_r0-r0-r2_asr_i rsb_r0-r1-r0_asr_i bic_r2-r0_i	eor_r0-r1-r2 sub_r0-r0-r0_asr_i rsb_r0-r1-r0_asr_i bic_r2-r0_i
sub_r0-r1_i mvn_r1-r2 sub_r2-r1-r0 asr_r0-r2_i	add_r0-r2-r1_lsl_i sub_r2-r1-r0 asr_r0-r2_i
bfi_r0-r1_i_i bfi_r0-r0_i_i	bfi_r0-r1_i_i
cmp_r0-r1 mov_ge_r2-r0 add_r1-r2_i bfi_r0-r1_i_i bfi_r1-r0_i_i	cmp_r0-r1 mov_ge_r2-r0 add_r1-r2_i bfi_r1-r1_i_i
mvn_r0-r1 and_r2-r1-r2 bic_r3-r2_i tst_r0_i mvn_ne_r1-r0 add_r1-r3-r1_lsr_i	and_r2-r1-r2 bic_r3-r2_i add_r1-r3-r1_lsr_i
cmp_r0-r1 mvn_cc_r1-r2 lsr_r2-r1-r1 bic_r3-r3-r2 bic_r2-r2-r3	cmp_r0-r1 mvn_cc_r1-r2 lsr_r2-r1-r1
cmp_r0-r1 rsb_ge_r0-r2-r0_lsr_i lsl_r2-r0-r0 mvn_r0-r2 asr_r2-r0_i	cmp_r0-r1 rsb_ge_r0-r2-r0_lsr_i lsl_r2-r0-r0 mvn_r2-r2_asr_i
tst_r0_i rsb_ne_r0-r1_i mov_r1-r0 rsb_r2-r2-r1 mov_r0-r2	tst_r0_i rsb_ne_r0-r1_i rsb_r2-r2-r0 mov_r0-r2
sub_r0-r1_i bic_r2-r2-r3 mov_r3-r2 add_r2-r0-r3_ror_i bic_r1-r3-r2 mvn_r3-r1 and_r3-r3-r1_asr_i bic_r2-r3_i	sub_r0-r1_i bic_r3-r2-r3 add_r2-r0-r3_ror_i unk bic_r3-r1-r1_asr_i bic_r2-r3_i
tst_r0-r1 eor_ne_r2-r2-r3_asr_i bfi_r2-r2_i_i	tst_r0-r1 eor_ne_r2-r2-r3_asr_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r0 mov_r3-r2	tst_r0-r1 mov_r3-r0 add_ne_r3-r1_i
tst_r0-r1 orr_ne_r0-r2-r3 asr_r1-r0_i mvn_r2-r1	tst_r0-r1 orr_ne_r0-r2-r3 mvn_r2-r0_asr_i
orr_r0-r1-r2_asr_i mov_r2-r0 cmp_r2-r0 rsb_ls_r1-r0-r2 rsb_hi_r1-r1-r2 rsb_r1-r1_i	mov_r1_i
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r0 sub_r1-r1_i mvn_r2-r1 mov_r1-r0 bfi_r0-r2_i_i lsl_r2-r1-r0	sub_r2-r0_i bfi_r0-r0_i_i lsl_r2-r2-r0
add_r0-r1_i mvn_r1-r0 bfi_r1-r1_i_i	add_r0-r1_i mvn_r1-r0
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r1 rsb_r2-r3-r2	tst_r0-r1 sub_r2-r0-r3 rsb_eq_r2-r3-r1
ror_r0-r0-r1 mov_r2-r0 add_r0-r2-r2	ror_r0-r0-r1 add_r0-r0-r0
sub_r0-r1-r2 tst_r1-r0 add_ne_r2-r1-r0 bfi_r2-r2_i_i bfi_r1-r2_i_i	sub_r0-r1-r2 tst_r1-r0 add_ne_r2-r1-r0 bfi_r1-r2_i_i
tst_r0-r1 and_eq_r2-r2-r3_lsr_i bic_r2-r2-r3 bic_r1-r3-r2 ror_r3-r1_i	ror_r3-r3_i
tst_r0-r1 mvn_eq_r0-r2 bfi_r3-r0_i_i eor_r0-r2-r3_lsr_i	eor_r0-r2-r3_lsr_i
mov_r0-r1 sub_r0-r0_i sub_r1-r0_i	sub_r1-r1_i
tst_r0_i and_ne_r1-r0-r2 rsb_r2-r0-r2_ror_i orr_r3-r3-r2 mov_r2-r1 orr_r2-r2-r3_asr_i add_r0-r0-r2_asr_i	tst_r0_i and_ne_r1-r0-r2 rsb_r2-r0-r2_ror_i orr_r3-r3-r2 orr_r2-r1-r3_asr_i add_r0-r0-r2_asr_i
tst_r0_i mov_ne_r1-r2 and_ne_r1-r3_i bfi_r1-r1_i_i orr_r2-r1-r3_lsl_i	tst_r0_i and_ne_r1-r3_i bfi_r1-r1_i_i orr_r2-r1-r3_lsl_i
cmp_r0-r1 eor_eq_r2-r2-r1 bic_r3-r0-r1 bic_r1-r3_i rsb_r1-r2-r1_asr_i mvn_r2-r1	cmp_r0-r1 eor_eq_r2-r2-r1 bic_r3-r0-r1 rsb_r1-r2-r3_asr_i mvn_r2-r1
sub_r0-r0-r1_asr_i bic_r2-r0_i bfi_r3-r2_i_i lsr_r1-r3-r0	sub_r0-r0-r1_asr_i unk lsr_r1-r3-r0
ror_r0-r1-r0 mov_r2-r3 lsl_r3-r2-r1 sub_r3-r0-r3_ror_i rsb_r3-r1-r3 add_r3-r3-r1 mov_r2-r3 bfi_r1-r2_i_i	ror_r0-r1-r0 lsl_r3-r3-r1 sub_r2-r0-r3_ror_i bfi_r1-r2_i_i
lsr_r0-r0-r1 orr_r2-r0-r3 rsb_r2-r2-r3_lsr_i bfi_r0-r2_i_i asr_r2-r0_i sub_r3-r0-r2_lsr_i bfi_r1-r3_i_i bfi_r2-r1_i_i	lsr_r0-r0-r1 asr_r2-r0_i bfi_r2-r1_i_i
mvn_r0-r1 ror_r0-r0-r2 rsb_r3-r0-r2 bfi_r0-r3_i_i lsr_r3-r0_i	mvn_r0-r1 ror_r0-r0-r2 lsr_r3-r0_i
lsr_r0-r0_i bic_r1-r0-r1 asr_r1-r1_i	unk mvn_r1-r2_asr_i
add_r0-r1-r0_lsl_i and_r1-r0_i bfi_r0-r2_i_i and_r3-r2_i tst_r1-r3 add_eq_r2-r0-r3 lsr_r1-r2-r3	add_r0-r1-r0_lsl_i bfi_r0-r2_i_i and_r3-r2_i tst_r1-r3 add_ls_r2-r0-r3 lsr_r1-r2-r3
tst_r0-r1 rsb_ne_r1-r2_i rsb_eq_r1-r1-r2 sub_r1-r1-r3 bic_r2-r1_i bfi_r0-r2_i_i	tst_r0-r1 rsb_ne_r1-r2_i rsb_eq_r1-r1-r2 unk bfi_r0-r2_i_i
cmp_r0-r1 eor_eq_r2-r1_i asr_r0-r2_i mov_r1-r2 and_r2-r0-r1 bic_r0-r2_i bfi_r0-r0_i_i eor_r2-r0_i	cmp_r0-r1 eor_eq_r2-r1_i and_r2-r2-r2_asr_i bic_r0-r2_i eor_r2-r0_i
bfi_r0-r1_i_i tst_r2_i sub_ne_r0-r0-r2 sub_eq_r0-r2_i bfi_r3-r0_i_i bfi_r1-r3_i_i	tst_r2_i sub_ne_r0-r0-r2 sub_eq_r0-r2_i bfi_r3-r0_i_i bfi_r1-r3_i_i
tst_r0-r1 rsb_eq_r1-r0-r1 bic_r0-r2-r1 lsr_r2-r0_i and_r3-r3-r2_ror_i rsb_r0-r1-r3 mov_r2-r3 eor_r0-r2-r0_asr_i add_r0-r0-r3	tst_r0-r1 rsb_ge_r1-r0-r1 bic_r0-r2-r1 lsr_r2-r0_i and_r3-r3-r2_ror_i rsb_r0-r1-r3 eor_r0-r3-r0_asr_i add_r0-r0-r3
add_r0-r1_i bfi_r2-r3_i_i mvn_r3-r0 and_r2-r3-r2	add_r0-r1_i bfi_r2-r3_i_i bic_r2-r2-r0_ror_i
mvn_r0-r1 bfi_r2-r0_i_i bfi_r2-r2_i_i bic_r0-r1-r2 add_r1-r0-r1_ror_i mvn_r0-r1	mvn_r0-r1 bic_r2-r2_i bfi_r2-r0_i_i bic_r1-r1-r2 rsb_r0-r1-r0_ror_i
tst_r0-r1 and_ne_r2-r0-r2 rsb_r0-r2-r1 rsb_r2-r0-r1	tst_r0-r1 and_ne_r2-r0-r2
cmp_r0-r1 mov_ge_r1-r0 orr_r2-r1_i mov_r0-r2 lsl_r2-r1-r0 sub_r1-r2_i lsr_r1-r1-r2 mvn_r2-r1 asr_r3-r2-r2	cmp_r0-r1 mov_ge_r1-r0 orr_r2-r1_i lsl_r2-r1-r2 sub_r1-r2_i mvn_r3-r1_asr_i
ror_r0-r1_i mvn_r1-r2 bic_r3-r0-r1 add_r0-r3_i add_r0-r0-r3_ror_i	and_r3-r2-r1_ror_i add_r0-r3_i add_r0-r0-r3_ror_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 bfi_r0-r1_i_i sub_r1-r1-r0 bfi_r2-r1_i_i bic_r3-r2_i	mvn_r0-r0_ror_i eor_r1-r2-r0_lsr_i bic_r3-r1_i
lsl_r0-r0_i ror_r1-r2-r0 cmp_r1-r2 mvn_cc_r0-r3 add_r2-r0-r0 eor_r0-r2-r3_lsl_i	mov_r2-r0_lsl_i eor_r0-r2-r3_lsl_i
cmp_r0_i mov_lt_r1-r2 mov_ge_r1-r2 and_r2-r3_i mvn_r0-r2 eor_r1-r1-r0_lsl_i	mov_r1-r2 and_r2-r3_i mvn_r0-r2 eor_r1-r1-r0_lsl_i
cmp_r0-r1 and_ne_r2-r0_i mov_r3-r2 mvn_r0-r3 rsb_r1-r0_i	cmp_r0-r1 and_ne_r2-r0_i add_r1-r2_i
tst_r0-r1 add_ne_r2-r1_i eor_ne_r2-r3_i eor_r3-r2_i bfi_r0-r3_i_i mov_r3-r0 sub_r0-r3-r2 and_r1-r0_i add_r3-r1-r2	tst_r0-r1 eor_ne_r2-r3_i bfi_r0-r2_i_i sub_r0-r0-r2 and_r1-r0_i add_r3-r1-r2
cmp_r0_i orr_lt_r1-r1-r2 orr_ge_r1-r3_i lsr_r1-r1_i sub_r2-r0-r1_ror_i bfi_r3-r2_i_i	cmp_r0_i orr_lt_r1-r1-r2 orr_ge_r1-r3_i sub_r2-r0-r1_ror_i bfi_r3-r2_i_i
tst_r0_i eor_eq_r0-r0-r1_ror_i lsl_r1-r0-r2 add_r3-r1_i mov_r2-r3 mov_r1-r2 rsb_r0-r1-r2_ror_i add_r3-r0-r1_ror_i	tst_r0_i eor_eq_r0-r0-r1_ror_i lsl_r1-r0-r2 add_r2-r1_i mov_r1-r2 rsb_r0-r1-r2_ror_i add_r3-r0-r1_ror_i
cmp_r0-r1 mov_ls_r2-r1 mov_hi_r2-r3 bic_r2-r2_i	cmp_r0-r1 bic_ls_r2-r1_i bic_hi_r2-r3_i
bic_r0-r0-r1 mov_r2-r0 mvn_r3-r2 bfi_r0-r2_i_i and_r3-r0-r3_ror_i	bic_r0-r0-r1 mvn_r3-r0 bfi_r0-r0_i_i and_r3-r0-r3_ror_i
add_r0-r1_i orr_r2-r3-r0 bic_r3-r2_i mov_r2-r3	add_r0-r1_i orr_r2-r0-r3 bic_r2-r2_i
ror_r0-r1_i cmp_r0-r2 mvn_eq_r0-r3 sub_r1-r2-r0_asr_i mov_r2-r1 add_r2-r2-r3 add_r3-r2-r2_asr_i	ror_r0-r1_i cmp_r0-r2 mvn_eq_r0-r3 sub_r1-r2-r0_asr_i add_r2-r1-r3 add_r3-r2-r2_asr_i
tst_r0_i and_eq_r0-r1-r2_ror_i lsl_r0-r0_i rsb_r1-r2-r0	tst_r0_i and_eq_r0-r1-r2_ror_i rsb_r1-r2-r0_lsl_i
cmp_r0-r1 add_cs_r2-r2_i bfi_r3-r2_i_i	bfi_r3-r2_i_i
cmp_r0_i mov_cc_r1-r2 mov_cs_r1-r2 sub_r0-r2-r1 sub_r2-r0-r3	sub_r2-r3-r3_lsl_i
tst_r0-r1 mov_ne_r0-r2 mov_r3-r0 ror_r1-r3_i	tst_r0-r1 mov_ne_r0-r2 ror_r1-r0_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 add_r0-r1-r2_lsr_i	add_r0-r1-r1_lsr_i
bfi_r0-r1_i_i eor_r2-r0-r2 rsb_r0-r1-r2_lsr_i	eor_r2-r0-r2 rsb_r0-r1-r2_lsr_i
cmp_r0-r1 mov_cc_r2-r3 add_r1-r2-r2_ror_i sub_r0-r2-r1 add_r2-r0-r1	cmp_r0-r1 mov_cc_r2-r3
mov_r0-r1 orr_r2-r1-r2_asr_i bfi_r1-r0_i_i cmp_r2-r1 rsb_ls_r3-r3-r1 add_r0-r0_i bic_r1-r3-r0	mov_r0-r1 orr_r2-r1-r2_asr_i cmp_r2-r0 rsb_eq_r3-r3-r1 add_r0-r0_i bic_r1-r3-r0
lsl_r0-r1-r1 orr_r2-r0-r1 tst_r1_i orr_ne_r3-r0-r2 orr_eq_r3-r1-r2 sub_r2-r3_i	orr_r2-r1-r1_lsl-r1 sub_r2-r2_i
mov_r0-r1 bfi_r2-r0_i_i rsb_r0-r2-r0 eor_r3-r0_i	bfi_r2-r1_i_i rsb_r0-r2-r1 eor_r3-r0_i
rsb_r0-r1_i ror_r1-r1_i lsr_r2-r0-r1 bfi_r2-r2_i_i bfi_r0-r3_i_i mvn_r1-r0 asr_r0-r2-r1	rsb_r0-r1_i ror_r1-r1_i lsr_r2-r0-r1 bfi_r0-r3_i_i mvn_r1-r0 asr_r0-r2-r1
cmp_r0-r1 mvn_ne_r2-r1 lsr_r1-r1_i add_r0-r2-r1 eor_r3-r2-r0_lsl_i	cmp_r0-r1 mvn_ne_r2-r1 add_r0-r2-r1_lsr_i eor_r3-r2-r0_lsl_i
cmp_r0-r1 mov_ls_r2-r3 mov_hi_r2-r3 tst_r0-r2 add_eq_r1-r2_i lsr_r2-r1_i	tst_r3-r0 add_ge_r1-r3_i lsr_r2-r1_i
tst_r0-r1 rsb_ne_r2-r1-r2 tst_r1_i and_ne_r1-r2-r1 ror_r2-r2_i and_r1-r1-r2	tst_r0-r1 rsb_ne_r2-r1-r2 tst_r1_i and_ne_r1-r2-r1 and_r1-r1-r2_ror_i
asr_r0-r1_i cmp_r2_i rsb_cc_r0-r0-r3_asr_i mov_r1-r0 rsb_r2-r1-r0_asr_i sub_r1-r2-r3_lsr_i	asr_r0-r1_i cmp_r2_i rsb_cc_r0-r0-r3_asr_i rsb_r2-r0-r0_asr_i sub_r1-r2-r3_lsr_i
asr_r0-r0_i rsb_r1-r2-r0 mvn_r2-r1 bfi_r1-r1_i_i add_r0-r2-r1_lsl_i bfi_r3-r0_i_i	sub_r1-r2-r0_lsr_i mvn_r2-r1 bfi_r3-r2_i_i
rsb_r0-r1-r2 add_r0-r1-r0_asr_i eor_r2-r3-r0_asr_i bfi_r0-r2_i_i bic_r1-r0_i add_r0-r1-r1 ror_r2-r0_i	rsb_r0-r1-r2 add_r0-r1-r0_asr_i bic_r1-r0_i add_r0-r1-r1 ror_r2-r0_i
lsr_r0-r0-r0 bfi_r1-r0_i_i bfi_r1-r1_i_i	lsr_r0-r0-r0 bfi_r1-r0_i_i mov_r1-r1
lsl_r0-r1_i bic_r0-r2-r0 mvn_r3-r0	bic_r0-r2-r1_lsl_i mvn_r3-r0
tst_r0_i add_ne_r1-r0-r2 asr_r2-r1_i bic_r3-r1-r2 eor_r1-r0-r3 bic_r2-r1_i	tst_r0_i add_ne_r1-r0-r2 bic_r3-r1-r1_asr_i eor_r1-r0-r3 bic_r2-r1_i
tst_r0-r1 and_ne_r2-r2-r3 and_eq_r2-r3-r2 add_r3-r2-r0_ror_i add_r0-r3-r3_lsr_i bfi_r1-r0_i_i	and_r2-r3-r2 add_r3-r2-r0_ror_i add_r0-r3-r3_ror_i bfi_r1-r0_i_i
sub_r0-r1_i mvn_r2-r0 bic_r0-r1_i and_r1-r2-r0_asr_i sub_r1-r1-r0 rsb_r0-r1-r0_ror_i	rsb_r2-r1_i bic_r0-r1_i and_r1-r2-r0_asr_i sub_r1-r1-r0 rsb_r0-r1-r0_ror_i
tst_r0-r1 eor_ne_r1-r0_i eor_eq_r1-r0_i add_r2-r1-r1 mov_r0-r2 bfi_r0-r0_i_i	eor_r1-r0_i lsl_r0-r1_i bfi_r0-r0_i_i
bfi_r0-r1_i_i tst_r2_i rsb_ne_r2-r3_i add_r0-r0_i bfi_r3-r0_i_i sub_r2-r2-r3_lsl_i	tst_r2_i rsb_ne_r2-r3_i sub_r0-r0_i bfi_r3-r0_i_i sub_r2-r2-r3_lsl_i
mvn_r0-r1 rsb_r1-r2_i sub_r1-r1-r0 sub_r2-r3-r1_lsl_i add_r0-r2-r2	sub_r0-r2_i sub_r1-r1-r0 sub_r2-r3-r1_lsl_i add_r0-r2-r2
cmp_r0-r1 mov_ls_r1-r0 mvn_cc_r1-r2 and_r2-r1_i bfi_r0-r2_i_i	bic_r0-r0_i
tst_r0-r1 rsb_eq_r2-r3-r1_lsl_i asr_r0-r0-r2 ror_r2-r0_i mov_r1-r2	tst_r0-r1 rsb_eq_r2-r3-r1_lsl_i asr_r0-r0-r2 ror_r1-r0_i
sub_r0-r0_i eor_r1-r1-r2_ror_i sub_r3-r1-r3 sub_r2-r3-r1 asr_r0-r0-r2	sub_r1-r0_i rsb_r0-r3-r0_lsl_i asr_r0-r1-r0
eor_r0-r1-r2_lsr_i eor_r2-r1-r0 bfi_r2-r2_i_i	mov_r2-r2_lsr_i
cmp_r0-r1 eor_lt_r2-r0_i eor_ge_r2-r0_i sub_r0-r1-r2 sub_r2-r2-r0	cmp_r0-r1 eor_lt_r2-r0_i eor_ge_r2-r0_i rsb_r2-r1-r2_lsl_i
add_r0-r0-r0_ror_i and_r0-r0-r1_lsl_i tst_r1_i add_ne_r1-r1-r1 eor_r1-r0-r1 mov_r0-r1	add_r0-r0-r0_ror_i and_r0-r0-r1_lsl_i tst_r1_i add_ne_r1-r1-r1 eor_r0-r0-r1
sub_r0-r1_i sub_r0-r0_i	sub_r0-r1_i
eor_r0-r1-r2 asr_r2-r1-r0 rsb_r2-r2_i bfi_r1-r2_i_i rsb_r0-r1_i add_r3-r0-r0 add_r3-r3_i mov_r0-r3	eor_r0-r1-r2 asr_r2-r1-r0 rsb_r2-r2_i bfi_r1-r2_i_i rsb_r0-r1_i add_r3-r0-r0 add_r0-r3_i
ror_r0-r1_i asr_r1-r2-r0 orr_r3-r1-r2 bfi_r1-r3_i_i tst_r3-r1 and_ne_r2-r3_i eor_r2-r3-r2_asr_i	ror_r0-r1_i asr_r1-r2-r0 orr_r3-r1-r2 orr_r4-r1_i tst_r4-r3 and_ne_r2-r3_i eor_r2-r3-r2_asr_i
tst_r0_i eor_ne_r1-r2_i mov_r0-r1 bfi_r3-r0_i_i bic_r2-r3_i	bic_r2-r3_i
lsr_r0-r1-r0 add_r2-r1_i rsb_r1-r0-r2_lsl_i sub_r3-r1-r0 asr_r2-r3_i mov_r3-r2 asr_r3-r3_i	add_r2-r1_i lsr_r0-r1-r0 rsb_r1-r0-r2_lsl_i sub_r3-r1-r0 mov_r3-r3_asr_i
orr_r0-r1_i sub_r0-r0-r2_ror_i bfi_r3-r0_i_i mov_r2-r3 and_r3-r0-r2	orr_r0-r1_i sub_r0-r0-r2_ror_i bfi_r3-r0_i_i and_r3-r0-r3
mvn_r0-r1 mov_r1-r0 sub_r2-r1_i	mvn_r0-r1 sub_r2-r0_i
lsl_r0-r0-r1 bfi_r1-r0_i_i bfi_r2-r1_i_i	bfi_r2-r1_i_i
bfi_r0-r1_i_i asr_r1-r0_i sub_r2-r3_i bic_r2-r2_i lsl_r1-r2-r1	sub_r2-r3_i lsr_r1-r0_i bic_r2-r2_i lsl_r1-r2-r1
mov_r0-r1 orr_r2-r2-r0_asr_i	orr_r2-r2-r1_asr_i
and_r0-r1-r0_lsr_i and_r1-r1-r0 ror_r1-r1-r0	and_r0-r1-r0_lsr_i ror_r1-r0-r0
mvn_r0-r1 mvn_r2-r0 bfi_r1-r2_i_i sub_r3-r1-r2_asr_i cmp_r3-r2 mov_ge_r1-r3 mvn_r0-r1	mov_r2-r1 bfi_r1-r2_i_i sub_r3-r1-r2_asr_i cmp_r3-r2 mov_ge_r1-r3 mvn_r0-r1
add_r0-r1-r2 orr_r2-r0_i lsr_r0-r2_i	add_r0-r1-r2 lsr_r0-r0_i
eor_r0-r0-r1_asr_i tst_r0-r2 mov_ne_r1-r2 mvn_ne_r1-r2 and_r1-r1_i	eor_r0-r0-r1_asr_i tst_r0-r2 mvn_ne_r1-r2 and_r1-r1_i
cmp_r0_i mov_lt_r0-r1 lsl_r2-r1_i ror_r2-r2-r0 mvn_r3-r2 rsb_r1-r3_i	cmp_r0_i mov_lt_r0-r1 lsl_r2-r1_i ror_r2-r2-r0 add_r1-r2_i
tst_r0-r1 add_ne_r2-r2_i add_eq_r2-r1-r2 asr_r0-r2_i bfi_r3-r0_i_i bfi_r0-r3_i_i mov_r2-r0 add_r2-r2_i	tst_r0-r1 add_ne_r2-r2_i add_eq_r2-r1-r2 asr_r0-r2_i bfi_r3-r0_i_i bfi_r0-r3_i_i add_r2-r0_i
tst_r0-r1 orr_eq_r0-r2-r3_asr_i sub_r3-r0-r1 mov_r2-r1 lsr_r3-r2-r3 mov_r1-r3 ror_r2-r1_i sub_r0-r2_i	tst_r0-r1 orr_eq_r0-r2-r3_asr_i sub_r3-r0-r1 mov_r2-r1 lsr_r3-r2-r3 ror_r2-r3_i sub_r0-r2_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 bfi_r1-r3_i_i rsb_r1-r2-r1_lsl_i	mov_r2-r1 bfi_r1-r3_i_i rsb_r1-r2-r1_lsl_i
bfi_r0-r0_i_i and_r0-r0-r1_lsl_i lsr_r0-r0_i mov_r2-r0 rsb_r0-r0-r2	bic_r0-r2-r2
cmp_r0-r1 mvn_lt_r0-r2 bfi_r2-r2_i_i cmp_r0-r2 add_hi_r2-r1-r1_lsr_i lsr_r0-r2_i	cmp_r0-r1 mvn_lt_r0-r2 cmp_r0-r2 add_hi_r2-r1-r1_lsr_i lsr_r0-r2_i
tst_r0_i add_ne_r1-r0_i rsb_ne_r1-r1-r0 bfi_r2-r1_i_i	tst_r0_i sub_ne_r1-r1-r1 bfi_r2-r1_i_i
tst_r0-r1 add_ne_r2-r0-r1 add_eq_r2-r2-r1 mvn_r1-r2 eor_r1-r1-r3_asr_i mov_r2-r1	tst_r0-r1 add_ne_r2-r0-r1 add_eq_r2-r2-r1 mvn_r1-r2 eor_r2-r1-r3_asr_i
sub_r0-r1-r0 sub_r1-r2-r3 tst_r1-r3 mov_ne_r2-r0 mov_r1-r0 bic_r2-r2-r1	sub_r0-r1-r0 sub_r1-r2-r3 tst_r1-r3 bic_cs_r2-r2-r0 bic_ne_r2-r2-r2
tst_r0-r1 add_ne_r0-r1-r2 mov_r3-r0 add_r2-r3-r3 rsb_r2-r3-r2_ror_i	tst_r0-r1 add_ne_r0-r1-r2 add_r2-r0-r0 rsb_r2-r0-r2_ror_i
bfi_r0-r0_i_i rsb_r1-r2-r0	rsb_r1-r2-r0
cmp_r0-r1 mvn_cc_r0-r2 lsl_r3-r0_i add_r0-r3-r1 ror_r3-r0_i ror_r1-r3-r3	cmp_r0-r1 mvn_cc_r0-r2 add_r0-r1-r0_lsl_i ror_r3-r0_i ror_r1-r3-r3
tst_r0_i add_ne_r1-r0-r2 add_eq_r1-r1-r2_lsl_i sub_r0-r1-r0_lsr_i mov_r1-r0	tst_r0_i add_ne_r1-r0-r2 add_eq_r1-r1-r2_lsl_i sub_r1-r1-r0_lsr_i
lsr_r0-r1_i bfi_r0-r0_i_i mvn_r2-r0 asr_r0-r2_i add_r1-r0-r2	mvn_r2-r1_lsr_i bfi_r2-r2_i_i add_r1-r2-r2_asr_i
mvn_r0-r1 lsr_r2-r0_i eor_r2-r2-r3_ror_i eor_r0-r0-r2 bfi_r3-r0_i_i	eor_r2-r1-r1_asr_i eor_r0-r2-r3_ror_i bfi_r3-r0_i_i
eor_r0-r1-r2_lsr_i orr_r3-r0-r1	orr_r3-r1-r2_lsr_i
tst_r0-r1 sub_eq_r2-r2_i sub_r0-r2-r1_lsr_i bfi_r2-r0_i_i add_r1-r0-r2_lsr_i	tst_r0-r1 sub_eq_r2-r2_i sub_r0-r2-r1_lsr_i add_r1-r0-r2_lsr_i
tst_r0-r1 add_ne_r2-r3_i bfi_r2-r2_i_i and_r1-r2_i mov_r0-r1	tst_r0-r1 add_ne_r2-r3_i bfi_r2-r2_i_i and_r0-r2_i
bic_r0-r1_i bic_r0-r0-r1	and_r0-r1_i
bic_r0-r0-r1 and_r0-r0_i lsr_r0-r0_i	bic_r0-r1-r1
tst_r0_i and_eq_r1-r1_i mvn_r2-r1 bic_r3-r2_i	tst_r0_i mvn_r3_i bic_ne_r3-r3-r1
rsb_r0-r1-r2_asr_i add_r2-r3-r3_ror_i bfi_r2-r2_i_i and_r1-r2_i add_r3-r1-r0_lsl_i sub_r2-r1-r3 asr_r0-r2-r2	sub_r3-r1-r2_asr_i lsl_r0-r3_i
cmp_r0-r1 orr_ls_r2-r0-r2_lsr_i orr_hi_r2-r3_i cmp_r2_i add_ne_r2-r0_i cmp_r2-r0 mvn_cc_r0-r3 and_r2-r0_i	add_r2-r0_i cmp_r2-r0 mvn_cc_r0-r3 and_r2-r0_i
sub_r0-r1_i lsl_r2-r3_i eor_r3-r0-r3_asr_i lsr_r1-r2_i rsb_r0-r3-r1	sub_r0-r1_i lsl_r2-r3_i eor_r3-r0-r3_asr_i rsb_r0-r3-r2_lsr_i
cmp_r0-r1 and_ne_r1-r2-r1 bfi_r2-r1_i_i and_r2-r0-r2_lsr_i	and_r2-r0-r2_lsr_i
rsb_r0-r1_i rsb_r0-r0_i mvn_r1-r0	rsb_r1-r1_i
bfi_r0-r1_i_i tst_r1-r0 rsb_ne_r1-r2_i asr_r0-r3-r1 mov_r2-r0 bfi_r0-r2_i_i mvn_r2-r0	bfi_r0-r1_i_i tst_r1-r0 rsb_ne_r1-r2_i asr_r0-r3-r1 mvn_r2-r0
mov_r0-r1 mvn_r1-r0 eor_r1-r1_i bic_r2-r1_i rsb_r0-r1-r2_ror_i	eor_r1-r1_i orr_r2-r1_i sub_r0-r1-r2_ror_i
ror_r0-r1_i bic_r1-r2-r0	bic_r1-r2-r1_ror_i
cmp_r0_i add_ge_r1-r2_i bic_r0-r1-r0 ror_r3-r0_i tst_r2-r1 mvn_ne_r0-r3 eor_r1-r2_i orr_r2-r0-r1	cmp_r0_i add_ge_r1-r2_i bic_r0-r1-r0 tst_r2-r1 mvn_ne_r0-r0_ror_i eor_r1-r2_i orr_r2-r0-r1
cmp_r0-r1 orr_lt_r2-r0-r2_ror_i mov_r0-r2 bfi_r0-r0_i_i add_r2-r0-r0_asr_i ror_r3-r2_i sub_r2-r3-r2	cmp_r0-r1 orr_lt_r2-r0-r2_ror_i add_r2-r2-r2_asr_i ror_r3-r2_i sub_r2-r3-r2
rsb_r0-r1-r0 asr_r2-r0_i bic_r3-r2_i bfi_r0-r3_i_i mov_r3-r2 eor_r3-r3-r0	rsb_r0-r1-r0 asr_r2-r0_i bfi_r0-r2_i_i eor_r3-r2-r0
tst_r0_i mov_ne_r0-r1 mov_eq_r0-r1 lsl_r2-r0-r1 sub_r3-r2-r1 bfi_r0-r3_i_i	mov_r0-r1 bfi_r0-r1_i_i
mov_r0-r1 rsb_r0-r1-r0 bic_r2-r0_i bic_r0-r2_i	sub_r0-r0-r0
sub_r0-r1-r2 sub_r0-r0_i bfi_r3-r0_i_i bfi_r0-r3_i_i	sub_r0-r1-r2 sub_r0-r0_i bfi_r0-r3_i_i
mov_r0-r1 asr_r2-r0_i lsl_r1-r2_i	asr_r2-r1_i lsl_r1-r2_i
tst_r0-r1 sub_ne_r2-r1_i rsb_ne_r2-r0_i eor_r0-r3-r0_asr_i sub_r2-r0-r2_asr_i rsb_r2-r2-r0_asr_i	tst_r0-r1 rsb_ne_r2-r0_i eor_r0-r3-r0_asr_i sub_r2-r0-r2_asr_i rsb_r2-r2-r0_asr_i
cmp_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 add_r1-r2_i	rsb_r1-r0_i
bfi_r0-r0_i_i mov_r1-r0 bic_r1-r1-r2 rsb_r1-r1_i	bic_r1-r0-r2 rsb_r1-r1_i
lsr_r0-r1_i orr_r2-r2-r1 mov_r1-r0 bfi_r3-r2_i_i asr_r0-r3_i lsl_r2-r1-r0	lsr_r1-r1_i asr_r0-r3_i lsl_r2-r1-r0
add_r0-r1-r2_lsl_i sub_r3-r1-r0_lsr_i sub_r3-r3_i mvn_r2-r3	add_r0-r1-r2_lsl_i sub_r3-r1-r0_lsr_i rsb_r2-r3_i
mov_r0-r1 sub_r0-r0-r2_ror_i sub_r3-r0_i orr_r2-r3-r0 bic_r0-r2_i bic_r0-r0_i	sub_r0-r1-r2_ror_i sub_r3-r0_i orr_r2-r3-r0 bic_r0-r2_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 asr_r2-r2-r0 eor_r3-r2_i bic_r0-r3_i	mvn_r0-r2 asr_r2-r2-r0 eor_r3-r2_i bic_r0-r3_i
add_r0-r0_i eor_r1-r2-r0 bic_r0-r1_i orr_r1-r0-r1	add_r0-r0_i eor_r1-r2-r0
tst_r0_i and_ne_r0-r1-r0_lsl_i and_ne_r0-r0-r1 bfi_r2-r0_i_i	unk
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 cmp_r1_i rsb_ls_r0-r2-r3_lsl_i mov_r3-r0 mov_r2-r3 eor_r1-r0-r2 add_r1-r3-r1	mvn_r1-r0 cmp_r1_i rsb_ls_r0-r2-r3_lsl_i eor_r1-r2-r2 eor_r1-r0-r1
cmp_r0-r1 sub_ls_r0-r1-r2 bic_r3-r0_i bfi_r0-r3_i_i	cmp_r0-r1 sub_ls_r0-r1-r2 unk
add_r0-r1_i add_r1-r0_i tst_r2-r1 mov_ne_r0-r1 mov_eq_r0-r2 lsr_r2-r0_i	add_r0-r1_i tst_r2-r0 mov_ls_r0-r2 lsr_r2-r0_i
add_r0-r1-r2 bic_r1-r0-r1 ror_r1-r0-r1 orr_r3-r1_i orr_r2-r3-r1 add_r1-r2-r2	add_r0-r1-r2 bic_r1-r0-r1 ror_r1-r0-r1 orr_r3-r1_i add_r1-r3-r3
rsb_r0-r1-r0_lsr_i tst_r2-r0 mvn_ne_r3-r1 mvn_ne_r3-r0 bfi_r2-r3_i_i	rsb_r0-r1-r0_lsr_i tst_r2-r0 mvn_ne_r3-r0 bfi_r2-r3_i_i
cmp_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 bfi_r3-r2_i_i lsr_r3-r3_i	lsr_r3-r3_i
eor_r0-r1-r2 mov_r2-r0	eor_r2-r2-r1
rsb_r0-r0_i bfi_r1-r0_i_i	bfi_r1-r0_i_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 lsr_r0-r2_i mvn_r3-r0	mvn_r2-r3 mvn_r3-r2_lsr_i
ror_r0-r0_i mvn_r1-r0 add_r2-r1_i tst_r2-r0 orr_ne_r0-r3-r2_ror_i mov_r2-r0 ror_r1-r2_i	ror_r0-r0_i rsb_r2-r0_i tst_r0-r2 orr_ne_r0-r3-r2_ror_i ror_r1-r0_i
lsl_r0-r1_i tst_r0_i sub_ne_r1-r2_i lsl_r1-r1_i add_r3-r1_i	lsl_r1-r1_i add_r3-r1_i
sub_r0-r1_i mov_r1-r2 sub_r3-r3-r1_lsr_i mov_r1-r0 add_r2-r3-r1	sub_r0-r1_i sub_r3-r3-r2_lsr_i add_r2-r3-r0
tst_r0_i and_ne_r0-r1_i and_eq_r0-r0-r2 bfi_r1-r0_i_i	tst_r0_i and_ne_r0-r1_i bfi_r1-r0_i_i
bfi_r0-r1_i_i orr_r1-r2-r0 eor_r0-r1-r0_ror_i mov_r1-r0	bfi_r0-r1_i_i orr_r1-r2-r0 eor_r1-r1-r0_ror_i
tst_r0_i eor_ne_r0-r1-r2_lsl_i bic_r0-r0-r2 eor_r2-r0-r2_ror_i bic_r3-r2_i and_r3-r3_i eor_r0-r3_i	tst_r0_i eor_ne_r0-r1-r2_lsl_i bic_r0-r0-r2 eor_r2-r0-r2_ror_i and_r3-r2_i eor_r0-r3_i
and_r0-r1-r0 and_r2-r1_i orr_r0-r0-r2 lsl_r3-r0_i	orr_r0-r0_i and_r0-r1-r0 lsl_r3-r0_i
tst_r0-r1 orr_eq_r0-r0-r1 mvn_r1-r2 orr_r2-r0-r1_ror_i sub_r2-r2_i	tst_r0-r1 orr_eq_r0-r0-r1 unk sub_r2-r2_i
ror_r0-r1_i sub_r2-r2-r0	sub_r2-r2-r1_ror_i
sub_r0-r1-r2 mov_r3-r1 sub_r0-r2-r0 ror_r0-r0-r3 bfi_r1-r0_i_i add_r3-r1-r2 bic_r3-r3_i	rsb_r3-r1-r2_lsl_i ror_r0-r3-r1 bfi_r1-r0_i_i add_r3-r1-r2 bic_r3-r3_i
bfi_r0-r1_i_i rsb_r2-r0_i mvn_r1-r2 mov_r0-r1 cmp_r0_i orr_eq_r2-r0_i lsr_r2-r2-r2	bfi_r0-r1_i_i rsb_r2-r0_i lsr_r2-r2-r2
orr_r0-r1_i sub_r2-r3-r1_lsl_i asr_r3-r0_i bfi_r2-r2_i_i eor_r0-r3_i lsr_r1-r0-r2 lsr_r3-r1_i rsb_r0-r3-r1	orr_r0-r1_i sub_r2-r3-r1_lsl_i asr_r3-r0_i bfi_r2-r2_i_i eor_r0-r3_i lsr_r1-r0-r2 sub_r0-r1-r1_lsr_i
bfi_r0-r0_i_i add_r1-r2-r0_lsl_i bic_r1-r0-r1 ror_r0-r2-r1 orr_r2-r0_i bic_r0-r2_i sub_r0-r0-r2 add_r2-r0-r1_asr_i	bfi_r0-r0_i_i add_r1-r2-r0_lsl_i bic_r1-r0-r1 ror_r0-r2-r1 orr_r2-r0_i and_r0-r2_i rsb_r2-r0-r1_asr_i
bfi_r0-r0_i_i cmp_r1_i add_ge_r2-r0_i sub_r2-r2-r1	cmp_r1_i add_ge_r2-r0_i sub_r2-r2-r1
bic_r0-r0-r1 ror_r0-r0_i orr_r2-r1-r0 mvn_r0-r2 rsb_r3-r1-r0	bic_r0-r0-r1 unk sub_r3-r3-r1_lsl_i
mvn_r0-r1 orr_r0-r2-r0 bic_r3-r0_i add_r2-r3_i rsb_r0-r2-r0_asr_i lsl_r0-r0_i	unk bic_r3-r0_i add_r2-r3_i rsb_r0-r2-r0_asr_i lsl_r0-r0_i
rsb_r0-r0-r1 bic_r0-r0_i lsr_r2-r3_i rsb_r3-r0-r2_asr_i	rsb_r0-r0-r1 bic_r0-r0_i rsb_r3-r0-r3_lsr_i
bic_r0-r1_i lsl_r1-r0-r2 lsl_r2-r1_i bic_r2-r2_i	bic_r0-r1_i lsl_r1-r0-r2 lsl_r2-r1_i
ror_r0-r0_i bic_r1-r2_i bic_r3-r3_i tst_r1-r3 eor_eq_r0-r0_i orr_r0-r0_i	ror_r0-r0_i bic_r1-r2_i tst_r1-r3 eor_eq_r0-r0_i orr_r0-r0_i
tst_r0_i add_ne_r1-r2-r2 bfi_r0-r1_i_i bfi_r2-r0_i_i rsb_r0-r2-r1_asr_i ror_r3-r0_i ror_r3-r3_i	tst_r0_i add_ne_r1-r2-r2 bfi_r2-r1_i_i rsb_r0-r2-r1_asr_i ror_r3-r0_i ror_r3-r3_i
tst_r0-r1 eor_ne_r1-r0-r2 eor_eq_r1-r3-r0_ror_i cmp_r0-r1 sub_hi_r3-r1_i mvn_r2-r3 mov_r3-r2 and_r0-r3-r1_asr_i	tst_r0-r1 eor_ne_r1-r0-r2 eor_ge_r1-r3-r0_ror_i cmp_r0-r1 sub_hi_r3-r1_i mvn_r2-r3 and_r0-r2-r1_asr_i
bic_r0-r1_i add_r0-r2-r0_asr_i	add_r0-r2-r1_asr_i
cmp_r0_i mvn_hi_r1-r2 add_r2-r1_i mvn_r1-r2	cmp_r0_i mvn_ls_r2-r1 sub_r1-r2_i
mov_r0-r1 sub_r2-r2-r1_lsl_i asr_r3-r2-r0 asr_r3-r3_i ror_r2-r0_i sub_r2-r2-r3_ror_i	sub_r2-r2-r1_lsl_i asr_r3-r2-r1 asr_r3-r3_i ror_r2-r1_i sub_r2-r2-r3_ror_i
bfi_r0-r1_i_i mov_r2-r0 and_r1-r2-r3_lsl_i add_r1-r1_i	and_r1-r0-r3_lsl_i eor_r1-r1_i
cmp_r0_i orr_cc_r1-r2-r1 orr_cs_r1-r1-r3 mov_r0-r3 add_r3-r0-r2_ror_i and_r3-r3-r1 lsl_r1-r3_i sub_r0-r1-r3	cmp_r0_i orr_cc_r1-r2-r1 orr_cs_r1-r1-r3 add_r3-r3-r2_ror_i and_r3-r3-r1 mov_r0-r3
tst_r0-r1 orr_eq_r2-r1-r0_asr_i bfi_r1-r2_i_i sub_r2-r2-r1_lsr_i	tst_r0-r1 orr_eq_r2-r1-r0_asr_i sub_r2-r2-r1_lsr_i
rsb_r0-r1-r2 add_r1-r1-r0 bic_r2-r1_i lsl_r2-r2_i bic_r2-r1-r2	bic_r0-r2_i bic_r2-r2-r0_lsl_i
tst_r0_i eor_eq_r1-r2-r3 bfi_r2-r1_i_i bfi_r0-r0_i_i sub_r1-r2-r0_lsr_i bfi_r3-r1_i_i	tst_r0_i eor_eq_r1-r2-r3 bfi_r2-r1_i_i sub_r1-r2-r0_lsr_i bfi_r3-r1_i_i
rsb_r0-r1-r2 mov_r1-r0	sub_r1-r2-r1
lsr_r0-r1_i orr_r2-r0-r2_ror_i mvn_r1-r0 tst_r0-r2 add_eq_r1-r3-r1 sub_r3-r1_i add_r2-r3-r3	lsr_r0-r1_i mvn_r1-r0 tst_r0-r0 add_cs_r1-r3-r1 sub_r3-r1_i add_r2-r3-r3
tst_r0_i add_ne_r0-r1-r0 add_eq_r0-r0-r2_ror_i bfi_r0-r0_i_i bfi_r1-r0_i_i	tst_r0_i add_ne_r0-r1-r0 add_eq_r0-r0-r2_ror_i bfi_r1-r0_i_i
tst_r0_i rsb_ne_r1-r2-r3 orr_ne_r1-r2_i bic_r1-r1_i	tst_r0_i orr_ne_r1-r2_i bic_r1-r1_i
cmp_r0-r1 mov_ne_r2-r3 mov_eq_r2-r3 rsb_r3-r2_i sub_r0-r3_i asr_r0-r3-r0 tst_r3_i mvn_eq_r1-r0 bfi_r0-r1_i_i	rsb_r3-r3_i sub_r0-r3_i asr_r0-r3-r0 tst_r3_i mvn_eq_r1-r0 bfi_r0-r1_i_i
tst_r0-r1 and_eq_r2-r3-r1 eor_eq_r2-r0_i bic_r2-r2_i bic_r3-r2_i sub_r0-r2-r3	tst_r0-r1 eor_eq_r2-r0_i and_r0-r2_i
cmp_r0-r1 orr_ls_r0-r1-r0_lsl_i orr_hi_r0-r0_i bfi_r2-r3_i_i rsb_r0-r1-r0_lsr_i orr_r0-r2-r0 lsl_r3-r0_i lsl_r0-r3_i	cmp_r0-r1 orr_ls_r0-r1-r0_lsl_i orr_hi_r0-r0_i bfi_r2-r3_i_i rsb_r0-r1-r0_lsr_i orr_r0-r2-r0 mov_r0-r0_lsl_i
cmp_r0-r1 sub_cs_r0-r2-r3_asr_i sub_r1-r0-r2 bic_r3-r2-r1 mov_r0-r3 asr_r2-r0-r0	cmp_r0-r1 sub_cs_r0-r2-r3_asr_i sub_r1-r0-r2 bic_r3-r2-r1 asr_r2-r3-r3
rsb_r0-r1-r2 asr_r2-r0-r2 lsr_r0-r2_i add_r3-r0_i and_r2-r3_i lsr_r0-r2-r2	bic_r0-r2-r2
tst_r0_i mvn_ne_r1-r2 sub_r3-r1_i bfi_r0-r3_i_i	tst_r0_i mvn_ne_r1-r2 bfi_r0-r1_i_i
sub_r0-r1_i mvn_r2-r0 add_r1-r2-r2_asr_i sub_r3-r1-r2	sub_r3-r1_i mvn_r3-r3_asr_i
add_r0-r1-r1_lsl_i rsb_r2-r3_i mov_r3-r2 mov_r2-r3 lsl_r3-r0-r3 bic_r1-r2-r3	add_r0-r1-r1_lsl_i rsb_r2-r3_i lsl_r3-r0-r2 bic_r1-r2-r3
tst_r0_i eor_eq_r0-r1_i lsl_r2-r0_i mvn_r1-r2	tst_r0_i eor_eq_r0-r1_i mvn_r1-r0_lsl_i
sub_r0-r1-r2_lsl_i mov_r1-r2 rsb_r2-r0-r1 lsl_r1-r0-r2 bfi_r0-r1_i_i	sub_r0-r1-r2_lsl_i rsb_r2-r0-r2 lsl_r1-r0-r2 bfi_r0-r1_i_i
bfi_r0-r1_i_i eor_r0-r1-r0_lsr_i lsr_r2-r3-r0 bfi_r2-r2_i_i sub_r2-r2_i bfi_r2-r2_i_i	eor_r0-r1-r0_lsr_i lsr_r2-r3-r0 sub_r2-r2_i bfi_r2-r2_i_i
tst_r0_i eor_ne_r1-r1-r0 eor_eq_r1-r2-r0 eor_r2-r3-r1_ror_i bfi_r3-r3_i_i bic_r2-r3-r2	tst_r0_i eor_ne_r1-r1-r0 eor_eq_r1-r2-r0 and_r2-r3-r1_ror_i
bfi_r0-r1_i_i bfi_r1-r0_i_i bic_r0-r1_i	bic_r0-r1_i
eor_r0-r0-r1_lsr_i asr_r1-r2-r1 and_r1-r0-r1 and_r2-r0-r1 lsr_r0-r2-r2	eor_r0-r0-r1_lsr_i asr_r1-r2-r1 and_r2-r0-r1 lsr_r0-r2-r2
lsr_r0-r1_i sub_r0-r1-r0	sub_r0-r1-r1_lsr_i
mov_r0-r1 asr_r1-r1-r0	asr_r1-r1-r1
ror_r0-r1_i sub_r1-r2-r3 rsb_r3-r0-r1 rsb_r2-r3_i ror_r3-r2_i asr_r3-r3_i	sub_r0-r2-r1_ror_i rsb_r3-r3-r0 rsb_r2-r3_i ror_r3-r2_i asr_r3-r3_i
cmp_r0_i sub_eq_r1-r2-r0_ror_i bfi_r2-r1_i_i	cmp_r0_i bfi_ne_r2-r1_i_i
mov_r0-r1 bfi_r2-r1_i_i add_r1-r2-r0_asr_i	bfi_r2-r1_i_i add_r1-r2-r1_asr_i
and_r0-r0-r1 add_r0-r0_i bfi_r2-r0_i_i mvn_r3-r2	and_r0-r0-r1 bfi_r2-r0_i_i mvn_r3-r2
lsr_r0-r1-r0 eor_r2-r3-r0_asr_i bfi_r0-r3_i_i add_r1-r2_i tst_r0-r2 rsb_ne_r2-r1_i mvn_r3-r2	lsr_r0-r1-r0 eor_r2-r3-r0_asr_i bfi_r0-r3_i_i tst_r2-r0 rsb_ne_r2-r2_i mvn_r3-r2
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r3 lsl_r2-r0_i	tst_r0-r1 sub_ls_r2-r3-r0_lsl_i mov_r2-r2_lsl_i
bfi_r0-r1_i_i bfi_r1-r0_i_i	bfi_r1-r0_i_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 tst_r3-r0 mov_ne_r2-r1 mov_eq_r2-r3 and_r0-r2-r0	tst_r3-r0 bic_ls_r0-r1-r1 bic_r0-r0-r2
bic_r0-r1_i sub_r1-r0-r1 add_r0-r2-r1 mov_r2-r0 asr_r0-r0-r2	and_r1-r1_i sub_r2-r2-r1 asr_r0-r2-r2
eor_r0-r0_i add_r1-r1-r2_lsl_i lsr_r3-r0-r1 mov_r1-r2 orr_r3-r1-r3_asr_i bic_r2-r1-r3 orr_r1-r2-r3_ror_i rsb_r0-r2-r1_ror_i	add_r1-r1-r2_lsl_i lsr_r3-r0-r1 orr_r3-r2-r3_asr_i mov_r0-r3_ror_i
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r2 and_r1-r1-r3 bic_r2-r1_i and_r3-r2-r3_lsl_i bfi_r1-r3_i_i add_r0-r3-r1_lsr_i asr_r2-r1-r0 sub_r0-r2-r3	bic_r1-r3-r2 bic_r2-r1_i and_r3-r1-r3_lsl_i bic_r1-r2_i add_r0-r3-r1_asr_i asr_r2-r1-r0 sub_r0-r2-r3
sub_r0-r1_i bfi_r1-r0_i_i cmp_r2-r3 eor_lt_r1-r0-r1_lsl_i eor_ge_r1-r0-r2 bic_r0-r1_i	sub_r0-r1_i cmp_r2-r3 eor_ge_r1-r0-r2 eor_lt_r1-r0-r1_lsl_i bic_r0-r1_i
mvn_r0-r1 bfi_r2-r0_i_i bfi_r2-r2_i_i bic_r3-r3-r2 bfi_r1-r3_i_i orr_r2-r1_i add_r0-r2_i lsr_r1-r0_i	orr_r2-r1_i add_r0-r2_i lsr_r1-r0_i
mvn_r0-r1 rsb_r0-r0_i ror_r1-r0-r2	add_r0-r1_i ror_r1-r0-r2
asr_r0-r1_i rsb_r2-r0-r2 rsb_r3-r1_i bic_r2-r3-r2 rsb_r3-r2_i	sub_r2-r2-r1_asr_i rsb_r3-r1_i bic_r2-r3-r2 rsb_r3-r2_i
cmp_r0-r1 mov_ne_r1-r2 mvn_r2-r1 asr_r2-r2_i	cmp_r0-r1 mov_ne_r1-r2 mvn_r2-r1_asr_i
mov_r0-r1 rsb_r2-r0-r1_ror_i	rsb_r2-r1-r1_ror_i
sub_r0-r1-r2 mov_r3-r0	sub_r3-r1-r2
bic_r0-r1_i bic_r2-r0_i	bic_r2-r1_i
bfi_r0-r1_i_i asr_r1-r0_i	asr_r1-r0_i
add_r0-r1-r2_asr_i mov_r1-r0	add_r1-r1-r2_asr_i
cmp_r0-r1 mov_ne_r1-r0 lsr_r0-r2_i tst_r2-r1 mvn_eq_r3-r0 add_r0-r3_i	tst_r2-r0 mvn_cs_r3-r2_lsr_i add_r0-r3_i
asr_r0-r0_i rsb_r1-r0_i ror_r2-r1_i and_r3-r2-r1	asr_r0-r0_i rsb_r1-r0_i and_r3-r1-r1_ror_i
bfi_r0-r0_i_i ror_r0-r0_i ror_r0-r0_i	bfi_r0-r0_i_i mov_r0-r0_ror_i
cmp_r0_i eor_lt_r0-r1-r2_lsr_i eor_ge_r0-r3-r2 rsb_r3-r1-r0 and_r2-r2-r0 orr_r3-r2-r3_lsl_i orr_r1-r3-r2_lsr_i and_r1-r1-r3_asr_i bfi_r1-r1_i_i	cmp_r0_i eor_lt_r0-r1-r2_lsr_i eor_ge_r0-r3-r2 rsb_r3-r1-r0 and_r2-r2-r0 orr_r3-r2-r3_lsl_i orr_r1-r3-r2_lsr_i and_r1-r1-r3_asr_i
bfi_r0-r0_i_i bic_r1-r0_i	bic_r1-r0_i
sub_r0-r1-r2 add_r1-r2-r2 tst_r2-r0 mvn_eq_r3-r1 eor_r2-r3_i bfi_r3-r2_i_i sub_r0-r3_i	sub_r0-r1-r2 add_r1-r2-r2 tst_r2-r0 mvn_eq_r3-r1 eor_r2-r3_i sub_r0-r2_i
bic_r0-r1_i add_r2-r2-r0 tst_r2_i add_ne_r0-r3-r2_asr_i bfi_r3-r0_i_i add_r3-r3_i and_r3-r3_i	bic_r0-r1_i add_r2-r2-r0 tst_r2_i add_ne_r0-r3-r2_asr_i mvn_r3-r0_lsl_i and_r3-r3_i
tst_r0-r1 and_ne_r2-r1-r3_lsl_i lsl_r3-r2_i bfi_r3-r3_i_i	tst_r0-r1 and_ne_r2-r1-r3_lsl_i lsl_r3-r2_i
sub_r0-r1_i mov_r2-r0	sub_r2-r1_i
cmp_r0-r1 rsb_ne_r2-r1_i bfi_r1-r2_i_i lsr_r1-r1_i	mov_r1-r1_lsr_i
sub_r0-r1_i bic_r2-r0-r3 asr_r1-r0_i mvn_r3-r2 bic_r2-r1-r0 orr_r2-r2-r3_asr_i	sub_r0-r1_i asr_r1-r0_i unk bic_r2-r1-r0 orr_r2-r2-r3_asr_i
lsr_r0-r1_i add_r1-r0-r2 bic_r3-r1_i	add_r1-r2-r1_lsr_i bic_r3-r1_i
bic_r0-r1_i bfi_r0-r0_i_i rsb_r0-r0_i	bfi_r1-r1_i_i rsb_r0-r1_i
bic_r0-r1-r2 mov_r1-r3 and_r0-r2-r0 lsl_r0-r0_i bic_r0-r0-r1	eor_r0-r0-r0
bfi_r0-r1_i_i add_r0-r1-r0_lsr_i	add_r0-r1-r0_lsr_i
tst_r0-r1 sub_eq_r0-r2-r1 eor_eq_r0-r1_i bfi_r2-r2_i_i add_r2-r0-r2	tst_r0-r1 eor_eq_r0-r1_i bfi_r2-r2_i_i add_r2-r0-r2
eor_r0-r1-r2_ror_i tst_r0-r3 mvn_ne_r2-r3 mvn_eq_r2-r0 bic_r2-r3-r2 sub_r2-r2-r3	eor_r0-r1-r2_ror_i tst_r0-r3 and_ne_r3-r0_i rsb_r2-r3-r3 sub_r2-r2-r3
cmp_r0-r1 sub_ls_r1-r1-r0 sub_hi_r1-r1-r2_asr_i mvn_r0-r1 asr_r2-r0_i	cmp_r0-r1 sub_ls_r1-r1-r0 sub_hi_r1-r1-r2_asr_i mvn_r2-r1_asr_i
cmp_r0-r1 mvn_hi_r2-r1 lsr_r2-r3-r2 mov_r0-r2	cmp_r0-r1 mvn_hi_r2-r1 lsr_r0-r3-r2
ror_r0-r1-r0 bic_r2-r0_i sub_r1-r2_i sub_r2-r0-r1_lsl_i mov_r0-r2 and_r2-r0-r1 sub_r0-r0-r2_lsl_i	ror_r0-r1-r0 bic_r2-r0_i sub_r1-r2_i sub_r2-r0-r1_lsl_i and_r0-r1-r2 sub_r0-r2-r0_lsl_i
orr_r0-r1_i add_r2-r0-r3_lsl_i tst_r0-r2 orr_ne_r3-r3-r1 ror_r2-r3_i	orr_r3-r3-r1 ror_r2-r3_i
bic_r0-r1_i orr_r1-r2-r0_asr_i lsr_r2-r1_i	orr_r1-r2-r1_asr_i lsr_r2-r1_i
cmp_r0-r1 mov_ls_r2-r0 mov_hi_r2-r1 rsb_r3-r2_i	cmp_r0-r1 rsb_r3-r0_i rsb_hi_r3-r1_i
rsb_r0-r0_i orr_r1-r0-r2_lsl_i bic_r2-r1_i bfi_r0-r0_i_i bfi_r2-r2_i_i bic_r3-r0_i rsb_r0-r2-r3	rsb_r0-r0_i orr_r1-r0-r2_lsl_i bfi_r0-r0_i_i sub_r0-r0-r1
mov_r0-r1 rsb_r2-r0-r3_lsl_i ror_r2-r2-r1 mov_r3-r2	rsb_r2-r1-r3_lsl_i ror_r3-r2-r1
add_r0-r1-r2 bic_r2-r0-r2 mov_r3-r2	add_r3-r1-r2 bic_r3-r3-r2
bfi_r0-r1_i_i sub_r0-r0_i rsb_r1-r1_i mvn_r2-r0 sub_r2-r1-r2 sub_r0-r2-r1 rsb_r2-r0_i	bfi_r0-r1_i_i rsb_r2-r0_i
mvn_r0-r1 mov_r1-r2 add_r0-r1-r0_ror_i sub_r0-r1-r0	mvn_r2-r1_ror_i sub_r0-r2-r2_lsl_i
cmp_r0_i and_hi_r0-r1-r2_lsl_i eor_r2-r1-r0 mov_r0-r2 bic_r3-r0-r3	cmp_r0_i and_hi_r0-r1-r2_lsl_i eor_r2-r1-r0 bic_r3-r2-r3
cmp_r0_i mvn_eq_r1-r0 sub_r0-r1_i mov_r2-r1 asr_r0-r0-r2	cmp_r0_i mvn_eq_r1-r0 sub_r0-r1_i asr_r0-r0-r1
add_r0-r1-r2 rsb_r0-r0_i add_r2-r0-r2_lsr_i mvn_r1-r2 mvn_r0-r1 sub_r2-r1-r0	add_r0-r1-r2 rsb_r0-r0_i add_r2-r0-r2_lsr_i mvn_r2-r2_lsl_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 sub_r2-r2_i	sub_r2-r1_i
cmp_r0-r1 rsb_ge_r2-r0-r1 and_r0-r3-r2_lsr_i rsb_r3-r0_i mvn_r2-r3 bic_r0-r2_i	cmp_r0-r1 rsb_ge_r2-r0-r1 and_r0-r3-r2_lsr_i sub_r2-r0_i bic_r0-r2_i
tst_r0_i eor_ne_r1-r2-r1_lsr_i lsr_r3-r1_i lsl_r3-r3_i tst_r3_i mvn_ne_r1-r3 bic_r1-r1_i	tst_r0_i eor_ne_r1-r2-r1_lsr_i bic_r1-r1_i
lsl_r0-r0-r1 mvn_r1-r0 lsl_r2-r3-r3 mov_r3-r1 lsl_r2-r2-r3	lsl_r0-r0-r1 mvn_r1-r0 lsl_r2-r3-r3 lsl_r2-r2-r1
bic_r0-r1-r2 eor_r1-r2-r0 add_r0-r1_i	orr_r1-r1-r2 add_r0-r1_i
mov_r0-r1 eor_r0-r0-r1 asr_r2-r0_i add_r2-r0-r2	eor_r2-r0-r0
eor_r0-r1-r2 tst_r0-r1 mvn_eq_r2-r1 rsb_r3-r2-r1 mov_r2-r3	eor_r0-r1-r2 tst_r0-r1 mvn_eq_r2-r1 rsb_r2-r2-r1
lsl_r0-r1_i mov_r1-r0	lsl_r1-r1_i
and_r0-r1-r0_lsl_i bfi_r0-r0_i_i	and_r0-r1-r0_lsl_i
tst_r0-r1 mov_ne_r1-r0 mov_eq_r1-r2 bic_r3-r1-r2	tst_r1-r0 unk bic_r3-r0-r2
tst_r0-r1 sub_eq_r0-r2-r3 sub_ne_r0-r0_i rsb_r0-r0-r3 asr_r3-r0_i bfi_r3-r3_i_i rsb_r2-r2-r3	tst_r0-r1 rsb_ls_r0-r3-r2 add_ne_r3-r3_i sub_r0-r3-r0 rsb_r2-r2-r0_asr_i
ror_r0-r1-r1 sub_r2-r0_i bfi_r2-r2_i_i bfi_r1-r2_i_i asr_r3-r1_i	ror_r0-r1-r1 sub_r2-r0_i bfi_r1-r2_i_i mov_r3-r1_asr_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 mvn_r0-r2 bic_r2-r0_i bfi_r1-r2_i_i bfi_r0-r1_i_i	bfi_r1-r0_i_i bfi_r0-r1_i_i
tst_r0-r1 eor_ne_r2-r2-r3_lsl_i lsl_r3-r3-r2 bic_r1-r3_i orr_r0-r1_i	lsl_r3-r3-r2 orr_r0-r3_i
cmp_r0-r1 mov_eq_r0-r2 sub_eq_r0-r0-r2 tst_r1-r3 eor_eq_r1-r1-r2 add_r2-r0-r1	cmp_r0-r1 rsb_eq_r0-r0-r0 tst_r1-r3 eor_eq_r1-r1-r2 add_r2-r0-r1
bfi_r0-r0_i_i and_r1-r0_i asr_r0-r1_i mvn_r1-r0 bic_r0-r1_i	mvn_r0_i
bic_r0-r0_i lsl_r1-r0_i bfi_r2-r1_i_i and_r3-r2_i lsr_r0-r3_i	rsb_r0-r3-r3
and_r0-r1-r0_ror_i bfi_r1-r1_i_i mvn_r2-r1 tst_r2-r1 rsb_eq_r2-r1-r0 rsb_r2-r2_i bic_r0-r2_i	and_r0-r1-r0_ror_i bfi_r1-r1_i_i rsb_r2-r1-r0 rsb_r2-r2_i bic_r0-r2_i
asr_r0-r1_i asr_r1-r0_i	mov_r1-r1_asr_i
mov_r0-r1 rsb_r0-r2-r0 rsb_r2-r0_i eor_r1-r2_i mov_r2-r1 bic_r1-r2_i	sub_r0-r1-r2 rsb_r2-r0_i eor_r1-r2_i bic_r1-r1_i
tst_r0-r1 eor_eq_r1-r2-r1 mov_eq_r1-r3 orr_r1-r1-r3 rsb_r2-r1-r3 lsl_r1-r2-r2	tst_r1-r0 mov_eq_r1-r3 orr_r1-r1-r3 rsb_r2-r1-r3 lsl_r1-r2-r2
and_r0-r1-r2_lsr_i asr_r2-r3-r0 cmp_r2_i mov_ne_r2-r3 asr_r3-r2-r2 mov_r2-r3	and_r0-r1-r2_lsr_i asr_r2-r3-r0 cmp_r2_i mov_ne_r2-r3 asr_r2-r2-r2
and_r0-r0_i orr_r1-r0_i sub_r2-r1-r0 eor_r2-r2-r0_ror_i	and_r0-r0_i rsb_r1-r0_i eor_r2-r1-r0_ror_i
tst_r0-r1 mvn_ne_r2-r0 rsb_r0-r3-r1 cmp_r0-r1 rsb_ne_r2-r3-r2_lsr_i lsr_r2-r2_i	tst_r0-r1 mvn_ne_r2-r0 cmp_r3_i rsb_hi_r2-r3-r2_lsr_i lsr_r2-r2_i
ror_r0-r0_i ror_r1-r0_i bfi_r1-r1_i_i	ror_r1-r0_i
bic_r0-r0_i bfi_r1-r0_i_i add_r2-r0_i orr_r2-r2-r1 mov_r1-r2 lsr_r2-r1-r0 bfi_r0-r2_i_i rsb_r1-r1-r0_ror_i	bic_r0-r0_i add_r2-r0_i orr_r1-r1-r2 lsr_r2-r1-r0 bfi_r0-r2_i_i rsb_r1-r1-r0_ror_i
and_r0-r1-r0_lsl_i bfi_r1-r0_i_i	bic_r1-r1_i
mvn_r0-r1 tst_r1-r0 mov_eq_r1-r0 bfi_r2-r1_i_i	mvn_r0-r1 bfi_r2-r0_i_i
tst_r0_i mov_eq_r1-r0 orr_r2-r3-r1_ror_i mov_r3-r2 rsb_r1-r2-r3 add_r1-r1_i orr_r3-r1_i	mov_r3_i
bfi_r0-r1_i_i tst_r0-r1 eor_ne_r2-r3-r1 add_ne_r2-r0-r3 sub_r1-r2-r1_lsl_i	bfi_r0-r1_i_i tst_r0-r1 add_ne_r2-r0-r3 sub_r1-r2-r1_lsl_i
mvn_r0-r1 ror_r1-r0_i mvn_r2-r1	mov_r2-r1_ror_i
cmp_r0_i rsb_eq_r1-r1_i mvn_r0-r1 bic_r2-r0_i bic_r0-r2_i orr_r2-r0_i	cmp_r0_i rsb_eq_r1-r1_i mvn_r0-r1 bic_r2-r0_i orr_r2-r2_i
mvn_r0-r1 sub_r2-r0-r2 lsl_r2-r2_i bfi_r3-r2_i_i	bic_r3-r3_i
orr_r0-r1-r0_asr_i mov_r2-r0	orr_r2-r1-r0_asr_i
bic_r0-r1_i add_r2-r0_i sub_r1-r2_i and_r3-r3_i rsb_r2-r1-r3_lsl_i ror_r0-r2_i	bic_r0-r1_i add_r1-r0_i and_r3-r3_i rsb_r2-r1-r3_lsl_i ror_r0-r2_i
cmp_r0_i add_lt_r1-r2-r0 add_ge_r1-r0_i and_r0-r1-r0 sub_r0-r1-r0	add_r1-r2-r0 cmp_r0_i add_ge_r1-r0_i bic_r0-r1-r0
mvn_r0-r1 bfi_r1-r0_i_i bic_r2-r3_i mov_r0-r2 add_r3-r0_i sub_r2-r1-r3 rsb_r0-r2_i	mvn_r0-r1 bic_r2-r3_i bfi_r1-r0_i_i orr_r3-r2_i sub_r2-r1-r3 rsb_r0-r2_i
cmp_r0_i mvn_ne_r0-r1 bic_r0-r1-r0 bfi_r0-r0_i_i lsr_r2-r0_i bfi_r1-r2_i_i	mov_r2-r1_asr_i bfi_r1-r2_i_i
mov_r0-r1 asr_r0-r0_i mov_r2-r1 add_r0-r2-r0_ror_i	asr_r0-r1_i add_r0-r1-r0_ror_i
bic_r0-r1_i bfi_r0-r0_i_i mov_r2-r0 rsb_r3-r2_i	bic_r0-r1_i rsb_r3-r0_i
eor_r0-r1_i tst_r1-r0 mov_ne_r0-r1 mov_eq_r0-r2 lsl_r1-r0_i lsl_r3-r1-r1	eor_r0-r1_i tst_r1-r0 mov_ne_r0-r1 mov_eq_r0-r2 lsl_r3-r0_i
cmp_r0-r1 add_lt_r2-r3-r1 mov_r3-r1 rsb_r3-r2-r3_lsr_i sub_r2-r2-r3	cmp_r0-r1 add_lt_r2-r3-r1 rsb_r3-r2-r1_lsr_i sub_r2-r2-r3
orr_r0-r1-r0_ror_i rsb_r2-r1-r0_asr_i bfi_r2-r2_i_i	orr_r0-r1-r0_ror_i rsb_r2-r1-r0_asr_i
cmp_r0-r1 sub_eq_r0-r0_i bfi_r2-r0_i_i add_r1-r2_i	bfi_r2-r0_i_i add_r1-r2_i
mov_r0-r1 lsl_r2-r0-r1 and_r1-r0-r2_ror_i lsr_r0-r1-r2 lsr_r1-r0_i asr_r1-r1-r2 mov_r3-r1	mov_r0-r1 lsl_r2-r0-r1 and_r1-r0-r2_ror_i lsr_r0-r1-r2 lsr_r1-r0_i asr_r3-r1-r2
tst_r0-r1 mov_eq_r2-r1 and_r3-r0_i eor_r1-r2-r3 add_r3-r3-r1 mvn_r0-r3 eor_r1-r3-r0 rsb_r0-r1_i	mov_r0_i
cmp_r0-r1 add_ls_r1-r2-r2_ror_i add_hi_r1-r1-r0_lsl_i and_r0-r1_i	cmp_r0-r1 add_ls_r1-r2-r2_ror_i and_r0-r1_i
rsb_r0-r0_i mov_r1-r0 orr_r2-r1-r3 bfi_r3-r3_i_i cmp_r3-r0 rsb_hi_r3-r1-r2_lsr_i add_r0-r2-r3	rsb_r0-r0_i orr_r2-r0-r3 bfi_r3-r3_i_i cmp_r3-r0 rsb_hi_r3-r0-r2_lsr_i add_r0-r2-r3
add_r0-r1_i sub_r2-r1-r0 rsb_r0-r1-r2 bfi_r0-r0_i_i mvn_r2-r0 bic_r3-r2_i orr_r1-r3-r2	add_r1-r1_i bfi_r1-r1_i_i
tst_r0-r1 sub_eq_r2-r1-r2_lsl_i mvn_r0-r1 mov_r1-r0 asr_r0-r2-r1	tst_r0-r1 mvn_r0-r1 sub_eq_r2-r1-r2_lsl_i asr_r0-r2-r0
tst_r0_i mov_ne_r0-r1 mov_eq_r0-r1 rsb_r1-r0_i bfi_r0-r1_i_i	mov_r0-r1 add_r1-r0_i bfi_r0-r1_i_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 add_r1-r1-r1_asr_i sub_r1-r1_i	mvn_r1-r2 add_r1-r1-r1_asr_i sub_r1-r1_i
add_r0-r1_i mov_r1-r2 add_r2-r0-r3 bic_r2-r1-r2 sub_r1-r0-r2_lsr_i rsb_r0-r1-r0_asr_i	add_r0-r1_i add_r1-r0-r3 bic_r2-r2-r1 sub_r1-r0-r2_lsr_i rsb_r0-r1-r0_asr_i
tst_r0_i and_ne_r1-r2-r0 and_eq_r1-r2-r1 cmp_r2-r0 mov_cs_r3-r1 bfi_r3-r3_i_i	tst_r0_i and_ne_r1-r2-r0 cmp_r2-r0 and_cs_r3-r1-r2 bfi_r3-r3_i_i
asr_r0-r1_i bfi_r0-r0_i_i rsb_r0-r1-r0	rsb_r0-r1-r1_asr_i
asr_r0-r1_i bfi_r2-r0_i_i sub_r0-r2_i mov_r3-r0	asr_r0-r1_i bfi_r2-r0_i_i sub_r3-r2_i
cmp_r0_i mvn_hi_r0-r1 bfi_r1-r2_i_i sub_r1-r0-r1_lsr_i orr_r3-r1_i add_r1-r1-r1 bfi_r1-r1_i_i asr_r0-r3-r1	cmp_r0_i mvn_hi_r0-r1 sub_r1-r0-r1_lsr_i orr_r3-r1_i add_r1-r1-r1 asr_r0-r3-r1
and_r0-r1_i tst_r0-r1 mvn_eq_r2-r3 bfi_r1-r0_i_i bic_r3-r1_i bic_r3-r3_i and_r1-r3-r2	bic_r2-r2_i unk tst_r1_i eor_ge_r2-r3-r1 and_r1-r1-r2
and_r0-r1_i mov_r2-r0 eor_r0-r1-r2 rsb_r2-r1-r0 sub_r2-r0-r2_ror_i	bic_r0-r1_i sub_r2-r0-r1 sub_r2-r0-r2_ror_i
lsl_r0-r1_i mov_r1-r0 orr_r2-r1-r3 cmp_r1-r2 mvn_eq_r1-r2 mov_r3-r1	lsl_r1-r1_i orr_r2-r1-r3 cmp_r1-r2 mvn_eq_r1-r2 mov_r3-r1
add_r0-r0-r0 mov_r1-r0	add_r1-r0-r0
tst_r0_i mov_ne_r1-r2 asr_r0-r1_i bic_r1-r0-r3 orr_r2-r0-r1 rsb_r1-r2-r3 eor_r1-r2-r1	tst_r0_i mov_ne_r1-r2 asr_r0-r1_i rsb_r1-r0-r3 eor_r1-r0-r1
cmp_r0-r1 orr_lt_r2-r2-r0 asr_r1-r3_i sub_r2-r2-r1 rsb_r3-r2-r1	cmp_r0-r1 orr_lt_r2-r2-r0 asr_r1-r3_i rsb_r3-r2-r1_lsl_i
tst_r0-r1 add_ne_r0-r2_i add_eq_r0-r3-r1 rsb_r3-r1-r0	tst_r0-r1 add_ne_r0-r2_i rsb_ne_r3-r1-r0
mov_r0-r1 asr_r2-r0_i bfi_r1-r2_i_i	lsr_r2-r1_i bfi_r1-r2_i_i
bic_r0-r1_i tst_r0-r1 eor_ne_r0-r0_i eor_r2-r1-r0 add_r1-r1-r2_lsl_i mov_r0-r1	bic_r0-r1_i cmp_r0_i eor_hi_r0-r0_i eor_r2-r1-r0 add_r0-r1-r2_lsl_i
lsl_r0-r1-r1 bic_r2-r0_i bic_r1-r0_i tst_r0-r1 sub_eq_r1-r3_i mov_r3-r2 rsb_r3-r3-r1_lsr_i	lsl_r0-r1-r1 orr_r1-r0_i tst_r0-r1 sub_ls_r1-r3_i rsb_r3-r0-r1_lsr_i
ror_r0-r1_i lsr_r0-r0_i ror_r0-r0_i bfi_r2-r0_i_i	mov_r0-r1_lsr_i bfi_r2-r0_i_i
asr_r0-r1-r1 bfi_r2-r2_i_i tst_r0-r3 mov_eq_r1-r2 mov_r0-r1 rsb_r2-r3-r0	asr_r0-r1-r1 tst_r0-r3 bfi_r2-r2_i_i mov_ge_r1-r2 rsb_r2-r3-r1
add_r0-r1_i tst_r2_i and_ne_r0-r0_i bic_r3-r0_i rsb_r1-r3-r2 asr_r0-r1_i asr_r2-r0_i	add_r0-r1_i tst_r2_i and_ne_r0-r0_i bic_r3-r0_i rsb_r1-r3-r2 asr_r2-r1_i
tst_r0-r1 mvn_eq_r2-r1 orr_r2-r2_i bfi_r2-r2_i_i rsb_r3-r2_i	tst_r0-r1 mvn_ne_r1-r2 orr_r3-r1_i
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 add_r2-r0-r0 lsl_r1-r2_i sub_r2-r1_i mov_r3-r2	lsl_r1-r2_i sub_r3-r1_i
cmp_r0-r1 and_lt_r2-r2-r1_asr_i bfi_r1-r1_i_i add_r3-r1-r2 bfi_r0-r3_i_i orr_r3-r0_i mvn_r1-r3	orr_r3-r0_i mvn_r1-r3
rsb_r0-r1-r2 bfi_r0-r0_i_i rsb_r1-r0_i add_r0-r2-r1_ror_i bfi_r3-r0_i_i orr_r1-r0-r3 lsr_r0-r1_i bfi_r0-r0_i_i	rsb_r0-r1-r2 bfi_r0-r0_i_i rsb_r1-r0_i add_r0-r2-r1_ror_i orr_r1-r0-r3 lsr_r0-r1_i
mvn_r0-r1 tst_r0-r1 add_ne_r0-r0-r0_lsr_i bfi_r0-r0_i_i mov_r2-r0	mvn_r2-r1
cmp_r0_i eor_ne_r0-r1-r2 eor_eq_r0-r2-r0 orr_r3-r0-r2	cmp_r0_i eor_ne_r0-r1-r2 orr_r3-r0-r2
tst_r0-r1 mvn_eq_r0-r2 bic_r1-r0_i bfi_r2-r1_i_i bfi_r1-r2_i_i	tst_r0-r1 mvn_ge_r0-r2 bic_r1-r0_i bfi_r1-r1_i_i
ror_r0-r0_i rsb_r0-r0-r1 mvn_r2-r0	sub_r2-r1-r0_ror_i mvn_r2-r2
eor_r0-r1-r2 bic_r0-r0-r1 lsr_r3-r0_i	bic_r0-r2-r1 lsr_r3-r0_i
add_r0-r1-r1 sub_r1-r2-r0_lsl_i add_r0-r2-r1 mov_r2-r0	sub_r0-r2-r1_lsl_i lsl_r2-r0_i
cmp_r0-r1 eor_eq_r0-r2_i rsb_r2-r0_i mov_r3-r2 asr_r1-r3_i asr_r3-r1_i	cmp_r0-r1 eor_eq_r0-r2_i rsb_r2-r0_i mov_r3-r2_asr_i
sub_r0-r1-r2_lsl_i mvn_r1-r0 and_r1-r1-r0 mvn_r2-r1	mvn_r2_i
asr_r0-r1-r2 sub_r0-r3-r0 orr_r1-r3_i cmp_r0_i eor_cc_r3-r1-r0_ror_i bfi_r2-r3_i_i	bfi_r2-r3_i_i
rsb_r0-r0_i ror_r1-r1-r2 orr_r2-r0-r1 rsb_r2-r2-r1 mov_r3-r2 add_r1-r3_i	rsb_r0-r0_i ror_r1-r1-r2 bic_r2-r0-r1 rsb_r1-r2_i
tst_r0-r1 rsb_ne_r0-r2-r3 rsb_eq_r0-r3-r1_asr_i bfi_r0-r0_i_i bic_r2-r0_i bfi_r1-r2_i_i	tst_r0-r1 rsb_ne_r0-r2-r3 rsb_ls_r0-r3-r1_asr_i bfi_r1-r0_i_i
rsb_r0-r1_i and_r2-r0-r1_lsl_i eor_r1-r2_i mvn_r0-r1 add_r2-r1-r0_lsr_i	rsb_r2-r1_i and_r2-r2-r1_lsl_i orr_r1-r2_i ror_r2-r1_i
and_r0-r1-r2_lsr_i mvn_r3-r0 sub_r1-r3_i add_r2-r1_i bic_r2-r1-r2	and_r0-r1-r2_lsr_i add_r1-r0_i add_r2-r1_i bic_r2-r1-r2
mov_r0-r1 rsb_r0-r0-r1 mov_r1-r0 sub_r2-r1_i orr_r2-r2_i add_r3-r1_i and_r1-r2-r3_lsr_i	bic_r1-r1-r1
tst_r0-r1 eor_ne_r2-r3-r2 sub_r1-r2-r1 bfi_r0-r1_i_i bfi_r2-r0_i_i add_r0-r2_i add_r2-r0_i add_r3-r2-r0 bfi_r2-r3_i_i	tst_r0-r1 eor_ne_r2-r3-r2 bfi_r2-r0_i_i add_r2-r2_i add_r3-r2-r2 bfi_r2-r3_i_i
rsb_r0-r0-r1 sub_r0-r1-r0 add_r2-r0-r0 and_r2-r0-r2 bic_r3-r2_i	and_r2-r0-r0_ror_i bic_r3-r2_i
add_r0-r0-r0_lsl_i mov_r1-r0 rsb_r2-r1_i add_r2-r2-r2	add_r0-r0-r0_lsl_i rsb_r2-r0_i add_r2-r2-r2
mov_r0-r1 add_r1-r0_i	add_r1-r1_i
mvn_r0-r1 lsr_r0-r1-r0 bfi_r0-r0_i_i add_r2-r0_i ror_r3-r0_i orr_r3-r2-r3 ror_r0-r3_i	mvn_r0-r1 lsr_r0-r1-r0 add_r2-r0_i orr_r3-r2-r0_ror_i ror_r0-r3_i
tst_r0-r1 sub_eq_r1-r2-r0 ror_r3-r1_i mvn_r0-r3	tst_r0-r1 sub_eq_r1-r2-r0 mvn_r0-r1_ror_i
tst_r0_i rsb_eq_r1-r2-r1_lsr_i rsb_r2-r2-r3 orr_r0-r2_i orr_r2-r1-r0_asr_i bic_r1-r2-r1	tst_r0_i rsb_eq_r1-r2-r1_lsr_i rsb_r2-r2-r3 orr_r2-r1-r2_asr_i sub_r1-r2-r1
and_r0-r1_i rsb_r2-r1-r0_ror_i rsb_r1-r1-r2_lsl_i	rsb_r2-r1-r0_lsl_i rsb_r1-r1-r2_lsl_i
bfi_r0-r1_i_i rsb_r2-r1-r0 sub_r2-r1-r2_lsr_i asr_r3-r2_i	mov_r2-r1_lsr_i sub_r2-r0-r2_lsl_i sub_r2-r1-r2_lsr_i asr_r3-r2_i
lsr_r0-r1_i bic_r1-r2-r0 bfi_r1-r1_i_i	bic_r1-r2-r1_lsr_i bfi_r1-r1_i_i
mov_r0-r1 bfi_r0-r0_i_i add_r1-r0-r0_lsr_i bic_r2-r2-r1 bfi_r1-r2_i_i	bfi_r1-r1_i_i add_r1-r1-r1_lsr_i bic_r2-r2-r1 bfi_r1-r2_i_i
sub_r0-r1_i tst_r0_i mov_ne_r0-r2 orr_r2-r3_i bfi_r3-r2_i_i rsb_r0-r0-r3	sub_r0-r1_i tst_r0_i mov_ne_r0-r2 orr_r2-r3_i rsb_r0-r0-r2
bic_r0-r1_i rsb_r2-r0-r2 mov_r0-r2	bic_r0-r1_i sub_r0-r2-r0
rsb_r0-r0-r1 mov_r2-r0	rsb_r2-r0-r1_ror_i
add_r0-r1-r0_lsl_i and_r1-r0_i asr_r2-r1_i sub_r3-r2_i	mvn_r3_i
mov_r0-r1 add_r2-r2_i and_r1-r0-r1_ror_i lsl_r0-r2-r1 mov_r1-r0 sub_r0-r0-r1	mov_r0_i
tst_r0-r1 orr_eq_r2-r1-r0 bfi_r0-r2_i_i mov_r2-r0 bic_r0-r2_i rsb_r1-r0_i	bic_r0-r0_i rsb_r1-r0_i
and_r0-r1_i and_r2-r1-r0 mvn_r1-r2 lsl_r1-r1-r1	eor_r1-r1-r1
add_r0-r1-r1 lsl_r1-r0_i mov_r0-r1	mov_r0-r1_lsl_i
asr_r0-r0_i mov_r1-r0	asr_r1-r0_i
add_r0-r0_i sub_r1-r0-r2 mov_r2-r1	add_r0-r0_i sub_r2-r0-r2
asr_r0-r1_i tst_r1-r2 eor_ne_r2-r1-r0_lsl_i bfi_r3-r2_i_i sub_r1-r3_i bfi_r1-r1_i_i	tst_r2-r1 add_ne_r2-r1-r0_lsl_i bfi_r3-r2_i_i sub_r1-r3_i
add_r0-r1_i orr_r1-r0_i lsr_r2-r1_i add_r2-r2-r2_asr_i bfi_r0-r2_i_i bic_r3-r0_i bic_r1-r0-r3	add_r0-r1_i lsr_r2-r0_i add_r3-r2-r2_lsr_i add_r0-r3-r3 and_r1-r0_i
bfi_r0-r0_i_i add_r1-r0-r0_lsr_i	add_r1-r0-r0_lsr_i
bfi_r0-r1_i_i sub_r0-r2-r0 asr_r1-r0_i sub_r3-r1-r0	bfi_r0-r1_i_i sub_r0-r2-r0 rsb_r3-r0-r0_asr_i
rsb_r0-r1-r0_asr_i rsb_r2-r0-r1 mvn_r0-r2 mvn_r1-r0	rsb_r0-r1-r0_asr_i rsb_r1-r0-r1
rsb_r0-r1-r0_ror_i bic_r0-r0-r2 bfi_r0-r0_i_i mvn_r2-r0 bfi_r0-r2_i_i	rsb_r0-r1-r0_ror_i bic_r0-r0-r2 mvn_r2-r0 bfi_r0-r2_i_i
orr_r0-r1-r0_lsl_i bfi_r1-r0_i_i	bfi_r1-r1_i_i
tst_r0_i rsb_eq_r1-r0-r1 sub_r0-r0_i ror_r2-r1-r0 bfi_r2-r2_i_i ror_r0-r1_i sub_r0-r0-r2 add_r1-r0-r2	tst_r0_i rsb_eq_r1-r0-r1 ror_r1-r1_i
cmp_r0-r1 mvn_cc_r0-r2 sub_r2-r2-r0 sub_r0-r2-r0	cmp_r0-r1 mvn_cc_r0-r2 sub_r0-r2-r0_lsl_i
cmp_r0-r1 and_hi_r2-r0_i bic_r3-r1-r2 bic_r3-r3-r2	cmp_r0-r1 and_hi_r2-r0_i bic_r3-r1-r2
bic_r0-r1-r2 bfi_r2-r0_i_i rsb_r0-r2_i orr_r1-r0_i bfi_r1-r1_i_i bfi_r3-r1_i_i	eor_r0-r2_i bfi_r3-r0_i_i
bic_r0-r1_i eor_r0-r0-r2_ror_i tst_r1-r0 and_eq_r0-r3-r0 mov_r3-r1 ror_r2-r0-r3	bic_r0-r1_i eor_r0-r0-r2_ror_i tst_r1-r0 and_eq_r0-r3-r0 ror_r2-r0-r1
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 bfi_r2-r0_i_i sub_r0-r2_i lsr_r0-r0_i	bfi_r2-r2_i_i sub_r0-r2_i lsr_r0-r0_i
cmp_r0-r1 and_lt_r2-r0-r1 mov_r0-r2 add_r1-r0-r2	cmp_r0-r1 and_lt_r2-r0-r1 add_r1-r2-r2
cmp_r0_i mov_cc_r1-r2 mov_cs_r1-r3 sub_r0-r1-r0_lsr_i	cmp_r0_i sub_r0-r3-r0_lsr_i mov_cc_r0-r2
bic_r0-r1_i bic_r1-r0_i	bic_r1-r1_i
mov_r0-r1 lsr_r2-r3_i sub_r2-r0-r2 tst_r2_i rsb_eq_r1-r3-r1 orr_r2-r1_i bic_r0-r2_i	sub_r2-r1-r3_asr_i tst_r2_i rsb_ls_r1-r3-r1 bic_r0-r1_i
and_r0-r1-r2_asr_i and_r1-r0-r2_asr_i bfi_r2-r3_i_i cmp_r1-r0 eor_ge_r2-r2_i mvn_r1-r2 mov_r3-r1	bfi_r2-r3_i_i eor_r2-r2_i mvn_r3-r2
cmp_r0-r1 and_ge_r2-r0-r2 bic_r2-r2-r3 add_r3-r2-r2_asr_i mov_r2-r3 orr_r0-r2-r3	cmp_r0-r1 and_ge_r2-r0-r2 bic_r2-r2-r3 add_r0-r2-r2_asr_i
bfi_r0-r0_i_i bic_r0-r0_i bic_r1-r0_i bfi_r2-r2_i_i tst_r1-r2 add_eq_r0-r0-r0 bic_r2-r0-r2	bic_r1-r0_i bic_r0-r0_i bfi_r2-r2_i_i tst_r1-r2 add_eq_r0-r0-r0 bic_r2-r0-r2
cmp_r0_i mov_cc_r0-r1 lsl_r2-r1_i bic_r1-r2_i sub_r2-r0-r1 asr_r3-r2-r2	cmp_r0_i sub_r2-r1-r1_lsl_i sub_cs_r2-r0-r1_lsl_i asr_r3-r2-r2
sub_r0-r1-r0_asr_i and_r1-r2-r1 sub_r0-r0_i rsb_r1-r0-r1 mov_r0-r1 lsl_r1-r0_i	sub_r0-r1-r0_asr_i sub_r0-r0_i and_r1-r2-r1 rsb_r1-r0-r1 lsl_r1-r1_i
mov_r0-r1 bfi_r2-r3_i_i rsb_r3-r0-r1 eor_r0-r2-r1 rsb_r2-r0-r3	bfi_r2-r3_i_i eor_r0-r2-r1 rsb_r2-r0_i
bic_r0-r1_i add_r2-r0_i asr_r3-r2_i rsb_r0-r3_i mov_r2-r0	add_r2-r1_i asr_r3-r2_i rsb_r2-r3_i
asr_r0-r1-r2 add_r0-r0-r0 add_r0-r3-r0 lsl_r3-r0_i bic_r2-r3-r0 bfi_r3-r2_i_i	asr_r0-r1-r2 add_r0-r3-r0_lsl_i lsl_r3-r0_i
bic_r0-r0_i bic_r1-r0-r2 lsl_r3-r1_i lsl_r1-r3_i	bic_r0-r0_i bic_r1-r0-r2 mov_r1-r1_lsl_i
bfi_r0-r0_i_i add_r1-r0_i bic_r1-r1-r2 lsl_r3-r2_i rsb_r2-r1-r3	bfi_r0-r0_i_i add_r1-r0_i bic_r3-r1-r2 rsb_r2-r3-r2_lsl_i
mov_r0-r1 bic_r1-r1-r0 add_r0-r1-r0 add_r2-r0-r1_lsr_i orr_r3-r2-r0_lsl_i lsl_r2-r1_i asr_r0-r2-r3 add_r0-r0_i	mov_r0_i
mov_r0-r1 mov_r2-r0 add_r0-r2-r2	add_r0-r1-r1
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 sub_r1-r2-r1 mvn_r0-r1 lsr_r2-r0-r0	sub_r1-r0-r1 mvn_r0-r1 lsr_r2-r0-r0
add_r0-r1-r0_asr_i mov_r2-r0 lsl_r1-r3_i rsb_r0-r1-r3_ror_i sub_r2-r0-r2_asr_i eor_r1-r2-r1	add_r2-r1-r0_asr_i lsl_r1-r3_i rsb_r0-r1-r3_ror_i sub_r2-r0-r2_asr_i eor_r1-r2-r1
cmp_r0-r1 mov_ne_r1-r2 mov_eq_r1-r0 rsb_r2-r1_i	cmp_r0-r1 mov_ne_r1-r2 rsb_r2-r1_i
cmp_r0_i mov_ne_r1-r2 mov_eq_r1-r2 sub_r3-r3-r1_ror_i sub_r2-r3_i	sub_r3-r3-r2_ror_i sub_r2-r3_i
tst_r0_i and_eq_r1-r2-r3_lsr_i add_r3-r1-r1 bfi_r2-r3_i_i bic_r0-r3-r2 ror_r2-r0_i	tst_r0_i and_ge_r1-r2-r3_lsr_i add_r3-r1-r1 bic_r0-r3-r2 ror_r2-r0_i
sub_r0-r1-r2 mvn_r1-r0 bic_r3-r1-r0 asr_r1-r3_i	sub_r0-r1-r2 mvn_r1-r0_asr_i
lsr_r0-r1_i rsb_r2-r2_i mvn_r1-r0 ror_r2-r3-r2 mov_r3-r2 eor_r0-r3-r1	rsb_r2-r2_i mvn_r1-r1_lsr_i ror_r2-r3-r2 eor_r0-r2-r1
orr_r0-r1-r2_lsr_i bfi_r2-r0_i_i bic_r0-r3-r2 bfi_r3-r0_i_i	bic_r0-r3-r2 bfi_r3-r0_i_i
lsr_r0-r1-r2 mov_r1-r0 asr_r2-r0-r1	lsr_r1-r1-r2 asr_r2-r1-r1
add_r0-r1-r2 add_r3-r0_i add_r2-r3_i ror_r1-r2_i	add_r0-r1-r2 add_r2-r0_i ror_r1-r2_i
bic_r0-r0_i bfi_r0-r0_i_i	bic_r0-r0_i
and_r0-r0-r1_lsl_i rsb_r2-r0_i bfi_r2-r2_i_i	and_r0-r0-r1_lsl_i rsb_r2-r0_i bic_r2-r2_i
rsb_r0-r1-r2_ror_i mvn_r1-r0 rsb_r3-r1-r0 add_r0-r0-r3_lsr_i add_r1-r0-r0_lsl_i bic_r0-r1-r0	rsb_r0-r1-r2_ror_i mov_r3-r0_lsl_i add_r0-r0-r3_lsr_i add_r1-r0-r0_lsl_i bic_r0-r1-r0
add_r0-r1-r1_ror_i mov_r2-r0	add_r2-r1-r1_ror_i
tst_r0-r1 orr_eq_r0-r0-r2_lsl_i add_r3-r3-r0 add_r3-r3-r3 orr_r2-r2-r3_ror_i and_r3-r2_i mov_r2-r3 bic_r1-r2-r0 rsb_r2-r3-r1	tst_r0-r1 orr_eq_r0-r0-r2_lsl_i add_r3-r3-r0 orr_r2-r2-r3_ror_i and_r3-r2_i mov_r2-r3 bic_r1-r2-r0 rsb_r2-r3-r1
bic_r0-r1_i mov_r2-r0	bic_r2-r1_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 mvn_r0-r1 add_r2-r0-r2 add_r2-r2-r0_lsr_i	mvn_r2-r1 add_r0-r0-r2 add_r2-r0-r2_lsr_i
tst_r0-r1 eor_eq_r2-r2_i ror_r2-r2_i mov_r0-r2	tst_r0-r1 eor_ls_r2-r2_i ror_r0-r2_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 tst_r0-r2 mvn_ne_r1-r0 mvn_eq_r1-r2 orr_r2-r3-r1_lsl_i	tst_r0-r1 mvn_eq_r0-r1 mvn_ne_r0-r2 tst_r0-r2 mvn_eq_r1-r2 orr_r2-r3-r1_lsl_i
add_r0-r0-r0_asr_i mvn_r1-r0 bfi_r2-r1_i_i bfi_r3-r2_i_i orr_r0-r3-r2_lsr_i orr_r1-r2-r0_lsr_i mov_r0-r1 rsb_r0-r0_i	add_r0-r0-r0_asr_i mvn_r1-r0 bfi_r2-r1_i_i bfi_r3-r2_i_i orr_r0-r3-r2_lsr_i orr_r1-r2-r0_lsr_i rsb_r0-r1_i
eor_r0-r1-r2_asr_i mov_r3-r0	eor_r3-r1-r2_asr_i
sub_r0-r1_i asr_r2-r0_i orr_r0-r2_i bfi_r0-r0_i_i eor_r0-r0-r2 bfi_r3-r0_i_i	sub_r0-r1_i mov_r2_i bic_r0-r2-r0_asr_i bfi_r3-r0_i_i
bfi_r0-r0_i_i and_r1-r2-r0_ror_i bic_r0-r1-r2 tst_r0_i orr_eq_r3-r0_i bfi_r2-r3_i_i	orr_r2-r2_i
mov_r0-r1 tst_r2-r0 mov_ne_r1-r2 mov_eq_r1-r3 sub_r1-r1-r2	tst_r1-r2 lsl_ne_r2-r3_i sub_r1-r3-r2
asr_r0-r0_i sub_r0-r1-r0	sub_r0-r1-r0_asr_i
bfi_r0-r0_i_i sub_r1-r0-r2 orr_r3-r1_i mvn_r2-r3 rsb_r3-r1-r2 mov_r2-r3	rsb_r3-r2-r0 mvn_r1-r3_ror_i rsb_r2-r3-r1_lsl_i
tst_r0-r1 add_ne_r2-r0-r3_lsr_i add_eq_r2-r0-r0 bfi_r3-r3_i_i mov_r1-r3 rsb_r3-r1-r2 bfi_r2-r3_i_i	add_r2-r0-r0 bfi_r3-r3_i_i tst_r0-r1 add_ne_r2-r0-r3_lsr_i rsb_r3-r3-r2 bfi_r2-r3_i_i
cmp_r0-r1 eor_ne_r2-r3_i bic_r0-r3-r2 bic_r3-r0_i bic_r2-r3-r0 asr_r1-r2-r3 eor_r1-r1-r2 bic_r3-r1_i	and_r3-r2_i
cmp_r0_i eor_cc_r1-r1-r2 bfi_r0-r1_i_i bfi_r0-r0_i_i	cmp_r0_i eor_cc_r1-r1-r2 bfi_r0-r1_i_i
asr_r0-r1_i mov_r1-r0 mov_r2-r1 bic_r1-r0-r2 add_r0-r0-r1_ror_i	asr_r0-r1_i
bic_r0-r1_i rsb_r2-r0_i rsb_r3-r2-r1_lsr_i add_r0-r2-r3 bic_r2-r0_i	lsr_r0-r1_i bic_r2-r0_i
bic_r0-r1_i lsr_r1-r0_i mov_r2-r1 bfi_r3-r2_i_i	lsr_r1-r1_i bfi_r3-r1_i_i
sub_r0-r1-r2 lsr_r1-r3_i orr_r3-r3-r1_lsl_i asr_r0-r3-r0 eor_r3-r0_i bfi_r3-r3_i_i	sub_r0-r1-r2 asr_r1-r3_i orr_r3-r3-r1_lsl_i asr_r3-r3-r0 bfi_r3-r3_i_i
tst_r0-r1 add_eq_r1-r2_i ror_r2-r1_i bic_r1-r2_i ror_r3-r1_i bfi_r0-r3_i_i bic_r3-r3-r0 bic_r0-r0-r3	tst_r0-r1 add_ls_r1-r2_i mov_r3-r1_lsr_i bfi_r0-r3_i_i
bic_r0-r0_i rsb_r1-r0-r2_ror_i tst_r0-r2 rsb_eq_r3-r0_i add_r2-r1-r3 mov_r0-r2 bic_r3-r0_i	bic_r0-r0_i tst_r0-r2 rsb_eq_r3-r0_i rsb_r1-r0-r2_ror_i add_r2-r1-r3 bic_r3-r2_i
asr_r0-r1_i lsl_r1-r0_i asr_r2-r0-r1 and_r2-r1-r2_lsl_i ror_r3-r2_i orr_r0-r3_i bfi_r0-r0_i_i	lsr_r0-r1_i lsl_r1-r0_i and_r3-r0-r1_lsr_i orr_r0-r3_i
cmp_r0_i mvn_hi_r1-r2 bfi_r3-r1_i_i bfi_r3-r3_i_i sub_r2-r3_i	bfi_r3-r3_i_i sub_r2-r3_i
lsl_r0-r1-r2 bic_r3-r0_i bic_r0-r2-r3 add_r3-r0-r2	lsl_r3-r1-r2 bic_r0-r2-r3 add_r3-r0-r2
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r1 bic_r0-r2_i	tst_r0-r1 eor_ge_r0-r1_i bic_r0-r0_i
add_r0-r1_i lsr_r1-r0_i sub_r2-r1-r2 lsr_r0-r2-r2	add_r1-r1_i rsb_r2-r2-r1_lsr_i lsr_r0-r2-r2
cmp_r0-r1 mvn_ls_r1-r0 mvn_hi_r1-r0 and_r0-r1_i bfi_r2-r0_i_i bfi_r1-r2_i_i lsl_r2-r1_i sub_r1-r2-r1 eor_r2-r1_i	mvn_r1-r0 bfi_r2-r1_i_i bfi_r1-r2_i_i rsb_r1-r1-r1_lsl_i eor_r2-r1_i
bfi_r0-r1_i_i orr_r2-r3-r0 rsb_r2-r1-r2_asr_i sub_r1-r1-r2	orr_r2-r3-r0 rsb_r2-r1-r2_asr_i sub_r1-r1-r2
tst_r0-r1 mvn_ne_r1-r2 and_r0-r1_i and_r3-r0_i	tst_r0-r1 mvn_ne_r1-r2 and_r3-r1_i
tst_r0_i orr_ne_r1-r2-r0 mov_r2-r1 eor_r2-r2-r3	tst_r0_i orr_ne_r1-r2-r0 eor_r2-r1-r3
orr_r0-r1_i cmp_r1-r2 eor_cc_r3-r0-r2_asr_i asr_r0-r0-r3 bfi_r0-r0_i_i bfi_r0-r0_i_i bfi_r3-r0_i_i	cmp_r1-r2 orr_r0-r1_i eor_cc_r3-r0-r2_asr_i asr_r0-r0-r3 bfi_r3-r0_i_i
sub_r0-r0-r1 tst_r0-r2 eor_ne_r1-r0-r3_asr_i and_r1-r1_i ror_r3-r1-r1 mov_r1-r3 lsl_r1-r1-r1	sub_r0-r0-r1 tst_r0-r2 eor_ne_r1-r0-r3_asr_i and_r1-r1_i ror_r1-r1-r1
mov_r0-r1 and_r0-r1-r0 bfi_r0-r0_i_i rsb_r0-r0-r1_lsl_i orr_r2-r0_i	bic_r0-r1_i rsb_r0-r0-r1_lsl_i orr_r2-r0_i
tst_r0-r1 add_eq_r0-r2-r1_asr_i rsb_r3-r2-r0 asr_r1-r0_i and_r1-r3-r1 orr_r0-r1_i bfi_r0-r0_i_i	tst_r0-r1 add_eq_r0-r2-r1_asr_i rsb_r3-r2-r0 and_r1-r3-r0_asr_i orr_r0-r1_i bfi_r0-r0_i_i
rsb_r0-r1-r2 lsr_r3-r1-r1 sub_r2-r0-r3 cmp_r2-r3 mov_cc_r2-r3 bic_r1-r2-r3 mvn_r0-r1	rsb_r0-r1-r2 lsr_r3-r1-r1 sub_r2-r0-r3 cmp_r2-r3 mov_cc_r2-r3 unk
mov_r0-r1 add_r1-r2-r0_lsr_i	add_r1-r2-r1_lsr_i
bfi_r0-r0_i_i rsb_r1-r0_i mvn_r2-r1	bfi_r0-r0_i_i sub_r2-r0_i
tst_r0-r1 rsb_ne_r2-r0-r3 rsb_eq_r2-r0_i and_r1-r2-r1_asr_i mvn_r0-r2 eor_r0-r0-r1 lsr_r3-r0-r0	tst_r0-r1 rsb_ne_r2-r0-r3 rsb_eq_r2-r0_i and_r1-r2-r1_asr_i unk lsr_r3-r0-r0
sub_r0-r1-r2_asr_i mvn_r3-r0 bic_r1-r3_i orr_r3-r1_i lsl_r2-r3_i	sub_r0-r1-r2_lsr_i mvn_r3-r0 orr_r3-r3_i lsl_r2-r3_i
lsr_r0-r1_i and_r2-r0-r2 and_r1-r2_i add_r3-r1_i	and_r0-r2-r1_lsr_i and_r1-r0_i add_r3-r1_i
tst_r0_i mvn_eq_r1-r2 bfi_r0-r0_i_i bic_r2-r1-r0 mov_r3-r2 mov_r1-r3 asr_r1-r1_i bic_r2-r1_i	tst_r0_i mvn_ls_r1-r2 bic_r2-r1-r0 asr_r1-r2_i bic_r2-r1_i
cmp_r0-r1 mov_ne_r0-r2 mov_eq_r0-r1 orr_r2-r0_i	cmp_r0-r1 mov_ne_r0-r2 orr_r2-r0_i
lsr_r0-r0_i mvn_r1-r0 add_r2-r0_i cmp_r2-r1 mvn_lt_r0-r2 and_r3-r0_i and_r3-r3_i	asr_r0-r0_i and_r3-r0_i
cmp_r0_i add_ls_r1-r2-r1 add_hi_r1-r1-r1_lsr_i bic_r1-r1-r2 lsl_r3-r1_i bfi_r0-r3_i_i	unk
tst_r0-r1 mvn_eq_r2-r0 sub_r0-r2-r3 bic_r0-r0_i rsb_r0-r0_i rsb_r0-r3-r0_lsr_i	tst_r0-r1 mvn_eq_r2-r0 sub_r0-r2-r3 rsb_r0-r0_i rsb_r0-r3-r0_lsr_i
and_r0-r1_i mvn_r2-r1 orr_r0-r1-r0 lsl_r0-r0-r0 lsl_r2-r2_i rsb_r1-r2_i add_r2-r0-r1	lsl_r2-r1-r1 mvn_r0_i rsb_r1-r1-r0_ror_i sub_r2-r2-r1_lsl_i
tst_r0-r1 mvn_eq_r0-r2 lsr_r3-r0-r2 add_r3-r3_i rsb_r1-r3_i bfi_r2-r1_i_i	tst_r0-r1 mvn_eq_r0-r2 lsr_r3-r0-r2 rsb_r1-r3_i bfi_r2-r1_i_i
mvn_r0-r1 add_r2-r1-r0 bic_r2-r2_i	mvn_r2_i
rsb_r0-r1-r2 bic_r2-r0_i bfi_r1-r2_i_i bic_r0-r1_i lsl_r2-r0-r1	rsb_r0-r1-r2 bic_r2-r0_i bfi_r1-r2_i_i lsl_r2-r1-r1
bic_r0-r1_i eor_r1-r0-r1 add_r1-r0-r1_lsr_i lsr_r0-r1-r2	bic_r0-r1_i lsr_r0-r0-r2
tst_r0-r1 orr_eq_r1-r2-r3 cmp_r3-r2 sub_eq_r0-r1-r2_asr_i mov_r1-r0 sub_r1-r1_i	tst_r0-r1 orr_eq_r1-r2-r3 cmp_r3-r2 sub_eq_r0-r1-r2_asr_i sub_r1-r0_i
lsr_r0-r1_i asr_r1-r1_i orr_r2-r0-r1_asr_i	lsr_r0-r1_i orr_r2-r0-r1_asr_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r2 tst_r2-r1 and_ne_r1-r2_i bfi_r2-r1_i_i	bic_r2-r2_i
cmp_r0-r1 mov_cc_r1-r0 mov_cs_r1-r0 tst_r2-r1 and_eq_r1-r3-r1 lsr_r0-r1_i eor_r3-r0_i	tst_r0-r2 and_ge_r0-r3-r0 mov_r1_i eor_r3-r1-r0_lsr_i
sub_r0-r1-r0 mov_r2-r3 add_r0-r0-r2_lsr_i sub_r2-r0_i bfi_r2-r2_i_i add_r0-r2-r2_ror_i	sub_r0-r1-r0 add_r0-r0-r3_lsr_i sub_r2-r0_i bfi_r2-r2_i_i add_r0-r2-r2_ror_i
bfi_r0-r1_i_i sub_r2-r0-r1 add_r2-r2-r2 bfi_r1-r2_i_i	unk
sub_r0-r1-r2_ror_i bic_r3-r0-r3 sub_r2-r1-r0 eor_r1-r2-r3_lsl_i ror_r0-r1-r1 mov_r3-r0 bic_r2-r3_i	sub_r0-r1-r2_ror_i bic_r3-r0-r3 sub_r2-r1-r0 eor_r1-r2-r3_lsl_i ror_r0-r1-r1 bic_r2-r0_i
cmp_r0-r1 and_ls_r2-r1-r2_asr_i add_r2-r2-r2_lsl_i mvn_r3-r2 and_r1-r3-r2_lsr_i mov_r2-r1 mvn_r3-r2	cmp_r0-r1 and_ls_r2-r1-r2_asr_i add_r2-r2-r2_lsl_i unk
bic_r0-r1_i bic_r0-r0_i bic_r1-r0_i	bic_r1-r1_i
bic_r0-r1-r0 add_r2-r0-r0_asr_i mov_r1-r2 lsr_r0-r1_i rsb_r3-r0_i bfi_r0-r3_i_i	bic_r0-r1-r0 add_r2-r0-r0_asr_i lsr_r0-r2_i eor_r0-r0_i
tst_r0-r1 sub_eq_r0-r2-r3 mvn_r1-r0 eor_r0-r1-r2 bfi_r0-r0_i_i mov_r3-r0 bfi_r0-r3_i_i ror_r1-r0_i	tst_r0-r1 sub_cs_r0-r2-r3 mvn_r1-r0 eor_r0-r1-r2 ror_r1-r0_i
sub_r0-r1-r2 mov_r3-r0 eor_r3-r0-r3 bfi_r0-r3_i_i rsb_r2-r0_i	sub_r0-r1-r2 bic_r0-r0_i rsb_r2-r0_i
rsb_r0-r1-r2 sub_r3-r0-r1_lsl_i bfi_r3-r3_i_i	rsb_r0-r1-r2 sub_r3-r0-r1_lsl_i
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r3 bfi_r3-r1_i_i add_r0-r3_i mov_r2-r0 add_r3-r2_i bic_r3-r3-r2	cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r3 bfi_r3-r1_i_i add_r2-r3_i add_r3-r2_i bic_r3-r3-r2
tst_r0-r1 and_eq_r1-r2-r0 bfi_r1-r1_i_i rsb_r0-r1-r3	tst_r0-r1 and_cs_r1-r2-r0 rsb_r0-r1-r3
tst_r0_i add_eq_r1-r0-r0 mvn_r2-r1 ror_r1-r3_i and_r2-r1-r2 eor_r1-r2_i	tst_r0_i add_eq_r1-r0-r0 mvn_r2-r1 and_r2-r2-r3_ror_i eor_r1-r2_i
mvn_r0-r1 bic_r2-r0-r2 asr_r2-r2_i	orr_r0-r1-r2 mvn_r2-r0_asr_i
cmp_r0-r1 sub_cs_r2-r3-r2 mvn_r1-r3 eor_r3-r2-r3 orr_r1-r1_i lsr_r0-r1_i and_r2-r3-r0	cmp_r0-r1 sub_cs_r2-r3-r2 mvn_r1-r3 eor_r3-r2-r3 and_r2-r3-r1_lsr_i
add_r0-r1_i ror_r2-r2-r0 bfi_r0-r2_i_i tst_r2_i mov_eq_r1-r0 asr_r3-r1_i bic_r0-r3_i	add_r0-r1_i ror_r2-r2-r0 tst_r2_i mov_eq_r1-r0 asr_r3-r1_i bic_r0-r3_i
add_r0-r1-r1_asr_i bfi_r2-r0_i_i sub_r3-r1_i orr_r1-r2-r3 bic_r0-r1_i	sub_r3-r1_i orr_r1-r2-r3 bic_r0-r1_i
bic_r0-r1-r2 mov_r1-r0 and_r0-r2-r1 asr_r3-r0-r2 bic_r2-r0-r3	eor_r2-r0-r0
cmp_r0-r1 add_cc_r2-r1-r2_asr_i bic_r1-r2-r3 bic_r1-r3-r1	mov_r1-r3
bfi_r0-r1_i_i bfi_r2-r0_i_i sub_r2-r2_i bfi_r1-r2_i_i rsb_r1-r1-r2 and_r0-r1_i bfi_r1-r1_i_i and_r3-r0-r1_lsl_i	bfi_r2-r1_i_i sub_r2-r2_i bfi_r1-r2_i_i rsb_r1-r1-r2 and_r0-r1_i and_r3-r0-r0_lsl_i
cmp_r0-r1 rsb_cc_r2-r0-r2 rsb_cs_r2-r0-r2 bic_r1-r2-r1 sub_r0-r1-r3_ror_i rsb_r0-r0-r1 orr_r1-r0_i	ror_r0-r3_i orr_r1-r0_i
bic_r0-r0_i cmp_r1_i eor_ls_r2-r0_i bic_r2-r2_i	cmp_r1_i orr_ls_r2-r0_i bic_r2-r2_i
sub_r0-r1-r2_ror_i bfi_r3-r1_i_i rsb_r0-r0-r3_lsr_i	sub_r0-r1-r2_ror_i rsb_r0-r0-r3_lsr_i
lsr_r0-r1_i lsl_r1-r1_i cmp_r2-r1 mov_cc_r2-r0 mov_r1-r2 mov_r3-r1	lsr_r0-r1_i lsl_r1-r1_i cmp_r2-r1 mov_cc_r2-r0 mov_r3-r2
tst_r0-r1 sub_eq_r2-r3-r2 sub_r2-r2-r3_asr_i bic_r0-r2_i bic_r2-r0-r3 asr_r3-r2_i add_r0-r3-r3 bfi_r2-r0_i_i	tst_r0-r1 sub_ge_r2-r3-r2 sub_r2-r2-r3_asr_i bic_r2-r2-r3 ror_r3-r2_i add_r0-r3-r3 bfi_r2-r0_i_i
cmp_r0-r1 mvn_eq_r2-r1 lsr_r1-r2_i bic_r3-r0-r1	cmp_r0-r1 mvn_eq_r2-r1 bic_r3-r0-r2_lsr_i
bic_r0-r0_i lsr_r0-r0_i add_r0-r0_i	lsr_r0-r0_i add_r0-r0_i
mov_r0-r1 lsl_r0-r0-r0 lsr_r2-r0_i bfi_r2-r2_i_i	lsl_r0-r1-r1 lsr_r2-r0_i bfi_r2-r2_i_i
asr_r0-r0_i add_r1-r2-r1 sub_r0-r1-r0	sub_r0-r2-r0_asr_i add_r0-r0-r1
tst_r0-r1 mov_eq_r1-r0 cmp_r0-r1 sub_cs_r1-r1_i bfi_r1-r1_i_i and_r1-r1_i mov_r2-r1	tst_r0-r1 mov_eq_r1-r0 cmp_r0-r1 sub_cs_r1-r1_i bfi_r1-r1_i_i and_r2-r1_i
tst_r0_i sub_eq_r1-r2-r1_lsl_i orr_r0-r2-r1 and_r3-r0-r1_ror_i and_r0-r3-r1 bfi_r0-r0_i_i	tst_r0_i sub_eq_r1-r2-r1_lsl_i and_r0-r1-r1_ror_i bfi_r0-r0_i_i
cmp_r0_i add_ls_r1-r2-r3_ror_i orr_r3-r1-r2 eor_r2-r3-r1	cmp_r0_i add_ls_r1-r2-r3_ror_i bic_r2-r2-r1
bfi_r0-r1_i_i asr_r1-r0_i bfi_r2-r1_i_i	asr_r1-r0_i bfi_r2-r1_i_i
add_r0-r1-r2 rsb_r0-r2-r0	mov_r0-r1
tst_r0-r1 eor_ne_r1-r1-r0 mvn_r0-r1 ror_r1-r0_i	tst_r0-r1 eor_ne_r1-r1-r0 mvn_r1-r1_ror_i
eor_r0-r1_i add_r2-r0-r0_asr_i and_r0-r2_i cmp_r2_i sub_eq_r0-r1-r0 bic_r2-r2-r0	eor_r0-r1_i add_r2-r0-r0_asr_i and_r0-r2_i cmp_r2_i eor_ne_r2-r0-r2
bfi_r0-r1_i_i asr_r2-r3_i tst_r0-r2 mvn_eq_r3-r2 and_r1-r0-r3 mov_r3-r1	bfi_r0-r1_i_i asr_r2-r3_i tst_r0-r2 mvn_eq_r3-r2 and_r3-r0-r3
bfi_r0-r1_i_i orr_r2-r0-r2 eor_r0-r2-r1 rsb_r0-r0_i mvn_r1-r0	bfi_r0-r1_i_i orr_r2-r0-r2 eor_r0-r2-r1 sub_r1-r0_i
sub_r0-r0-r1_ror_i tst_r2_i and_eq_r2-r0_i sub_r1-r2_i mvn_r3-r1 mov_r0-r3	sub_r0-r0-r1_ror_i tst_r2_i and_eq_r2-r0_i rsb_r0-r2_i
mvn_r0-r1 rsb_r1-r0-r1 mvn_r0-r1 ror_r2-r1-r1 bic_r3-r0-r1 rsb_r3-r2-r3 rsb_r0-r3_i bfi_r0-r0_i_i	mvn_r3-r1 rsb_r2-r3-r1 ror_r2-r2-r2 rsb_r3-r2-r3_lsl_i rsb_r0-r3_i bfi_r0-r0_i_i
tst_r0-r1 and_eq_r0-r0_i mov_r2-r3 bic_r1-r0-r3 add_r2-r1-r2	tst_r0-r1 and_cs_r0-r0_i orr_r2-r0-r3
add_r0-r1-r2 ror_r3-r2-r2 sub_r1-r0-r2 orr_r2-r1-r3	ror_r3-r2-r2 orr_r2-r1-r3
mov_r0-r1 mvn_r2-r0 sub_r3-r1_i mvn_r0-r3 eor_r1-r0-r2	sub_r3-r1_i eor_r1-r1-r3
lsl_r0-r1_i rsb_r2-r2-r0 orr_r2-r2_i	rsb_r2-r2-r1_lsl_i orr_r2-r2_i
and_r0-r1-r2 bfi_r2-r0_i_i bfi_r2-r2_i_i mvn_r3-r2 tst_r0_i and_eq_r3-r3-r2 bic_r0-r3_i	and_r0-r1-r2 tst_r0_i mvn_r3-r2 and_eq_r3-r3-r0 bic_r0-r3_i
bic_r0-r0_i bic_r1-r0_i asr_r0-r1_i	asr_r0-r0_i
mvn_r0-r1 sub_r1-r0-r1 bfi_r2-r2_i_i bic_r0-r1_i cmp_r0-r2 add_lt_r3-r0_i rsb_r2-r2-r3_ror_i	mvn_r0-r1_lsl_i bfi_r2-r2_i_i bic_r0-r0_i cmp_r0-r2 add_lt_r3-r0_i rsb_r2-r2-r3_ror_i
lsl_r0-r1_i mov_r2-r0 sub_r2-r2-r0_ror_i rsb_r3-r2-r0 cmp_r0-r2 eor_cs_r0-r2-r3 ror_r2-r0-r0	lsl_r0-r1_i sub_r2-r0-r0_ror_i eor_r0-r2-r0_lsr_i lsr_r2-r0-r0
bic_r0-r0-r1 bfi_r2-r0_i_i bic_r3-r0_i tst_r3-r2 orr_eq_r1-r2_i mov_r3-r1 mov_r1-r3	bic_r0-r0-r1 bfi_r2-r0_i_i bic_r3-r0_i tst_r3-r2 orr_eq_r1-r2_i
bic_r0-r1_i mov_r2-r0 mov_r0-r2 sub_r3-r0_i lsl_r1-r3_i lsl_r3-r1_i add_r0-r3_i	bic_r0-r1_i sub_r3-r0_i lsl_r3-r3_i add_r0-r3_i
mov_r0-r1 rsb_r2-r1-r0_ror_i mvn_r1-r2	rsb_r2-r1-r1_ror_i mvn_r1-r2
tst_r0_i mov_ne_r0-r1 sub_r1-r2-r0_ror_i bic_r0-r1-r2 tst_r0-r1 and_ne_r3-r0_i bfi_r0-r0_i_i and_r2-r3-r0	tst_r0_i mov_ne_r0-r1 sub_r1-r2-r0_ror_i bic_r0-r1-r2 and_r2-r0_i
cmp_r0_i orr_ne_r1-r0_i mvn_r2-r3 bic_r1-r1-r2	cmp_r0_i orr_ne_r1-r0_i and_r1-r1-r3
bic_r0-r0-r1 rsb_r2-r2-r0_asr_i add_r1-r2-r2 mov_r2-r1 mov_r0-r2 bfi_r1-r0_i_i mvn_r2-r1 orr_r0-r2_i	bic_r0-r0-r1 rsb_r2-r2-r0_asr_i ror_r2-r2_i mvn_r0-r2_lsl_i
tst_r0-r1 add_ne_r2-r0-r1_lsl_i bic_r3-r1_i bic_r1-r2-r1 bic_r0-r1-r3	tst_r1-r0 add_ne_r2-r0-r1_lsl_i bic_r0-r2-r1
tst_r0_i mov_ne_r1-r2 sub_r3-r1_i bfi_r3-r3_i_i orr_r2-r1_i sub_r2-r3-r2	tst_r0_i mov_ne_r1-r2 orr_r2-r1_i sub_r3-r1_i sub_r2-r3-r2
tst_r0_i rsb_ne_r1-r2-r0_ror_i rsb_eq_r1-r0-r1 bic_r1-r1-r0 eor_r2-r0-r1	tst_r0_i rsb_r1-r0-r1 rsb_ne_r1-r2-r0_ror_i orr_r2-r0-r1
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r3 orr_r1-r2_i sub_r3-r3-r1_lsr_i rsb_r0-r1_i add_r0-r0-r3_asr_i bic_r3-r3_i and_r3-r3-r0_ror_i bfi_r1-r3_i_i	tst_r0-r1 orr_ne_r3-r1-r1 add_r0-r2-r2 orr_r1-r3_i bfi_r1-r0_i_i
bic_r0-r0-r1 mvn_r2-r0 sub_r2-r2_i bfi_r2-r2_i_i	unk sub_r2-r2_i bfi_r2-r2_i_i
mov_r0-r1 add_r1-r2-r0_asr_i sub_r1-r1-r0_lsl_i mov_r2-r1 add_r3-r1-r2_lsl_i sub_r0-r1-r3 sub_r3-r0-r1 bfi_r2-r3_i_i	sub_r0-r2-r1_lsl_i add_r2-r0-r1_asr_i rsb_r1-r2-r2_lsl_i bfi_r2-r1_i_i
ror_r0-r1-r2 bfi_r3-r0_i_i bic_r1-r1_i rsb_r3-r1-r3_asr_i	bic_r1-r1_i rsb_r3-r1-r3_asr_i
bfi_r0-r0_i_i orr_r1-r0-r2_asr_i	orr_r1-r0-r2_asr_i
and_r0-r1_i eor_r1-r1-r0	bic_r1-r1_i
cmp_r0-r1 mov_cc_r0-r2 mov_cs_r0-r1 asr_r2-r0_i	asr_r2-r2_i cmp_r0-r1 mov_cs_r2-r1_asr_i
sub_r0-r1_i and_r2-r1-r0 eor_r2-r2_i bfi_r2-r2_i_i bfi_r3-r2_i_i ror_r1-r3-r3 bic_r1-r1_i	sub_r0-r1_i and_r2-r1-r0 eor_r2-r2_i bfi_r3-r2_i_i ror_r1-r3-r3 bic_r1-r1_i
orr_r0-r1-r2 mov_r3-r0 orr_r3-r2-r3	orr_r3-r2-r1
lsl_r0-r1-r1 mov_r2-r3 sub_r1-r1-r2_lsr_i bfi_r0-r0_i_i orr_r3-r1-r0	lsl_r0-r1-r1 sub_r1-r1-r3_lsr_i bfi_r0-r0_i_i orr_r3-r1-r0
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r3 bic_r1-r2_i and_r3-r1_i mov_r0-r3	eor_r0-r3-r3
bic_r0-r0_i mov_r1-r0	bic_r1-r0_i
tst_r0-r1 eor_ne_r1-r0_i eor_eq_r1-r2-r3_ror_i orr_r3-r1_i lsl_r1-r3-r3 bfi_r2-r1_i_i	unk
tst_r0_i mov_ne_r1-r0 tst_r1-r2 rsb_ne_r2-r3_i lsr_r0-r2_i mvn_r2-r0	tst_r0_i mov_ne_r1-r0 tst_r1-r2 rsb_ne_r2-r3_i mvn_r2-r2_lsr_i
mov_r0-r1 bfi_r0-r0_i_i bic_r2-r1-r0	rsb_r2-r0-r0
sub_r0-r0-r1 eor_r2-r0-r2_lsr_i mvn_r3-r2 asr_r2-r3_i	sub_r0-r0-r1 eor_r2-r0-r2_lsr_i mvn_r2-r2_asr_i
eor_r0-r1-r0_ror_i bfi_r2-r1_i_i sub_r1-r2-r0 bic_r0-r1_i bfi_r2-r0_i_i mvn_r1-r2	mov_r0_i unk
and_r0-r1_i mov_r2-r0 bic_r2-r2_i	eor_r2-r0-r0
rsb_r0-r0-r1_asr_i asr_r2-r0-r1 cmp_r2-r1 mov_ge_r2-r0 bic_r3-r2-r3 mov_r2-r3 bic_r0-r3-r2	rsb_r0-r3-r3
tst_r0-r1 eor_eq_r1-r0_i bic_r1-r1-r0 mvn_r2-r1 mvn_r0-r1 and_r3-r2-r0_lsr_i	tst_r0-r1 eor_eq_r1-r0_i unk and_r3-r0-r0_lsr_i
bfi_r0-r1_i_i bfi_r1-r0_i_i	bfi_r1-r0_i_i
cmp_r0_i mov_eq_r0-r1 mov_r1-r0 bfi_r2-r1_i_i bic_r3-r1_i bic_r3-r3-r2	cmp_r0_i mov_eq_r0-r1 bic_r3-r0_i bic_r3-r3-r2
tst_r0_i add_ne_r1-r0-r1_ror_i add_eq_r1-r0-r1 and_r2-r1-r3 add_r1-r3-r2_ror_i cmp_r3-r2 sub_ls_r0-r1-r3 mov_r2-r0 and_r3-r2_i	tst_r0_i add_ne_r1-r0-r1_ror_i add_eq_r1-r0-r1 and_r2-r1-r3 add_r1-r3-r2_ror_i cmp_r3-r2 sub_ls_r0-r1-r3 and_cs_r3-r0_i
mov_r0-r1 cmp_r1-r2 rsb_lt_r0-r3-r0_lsl_i and_lt_r0-r3_i rsb_r3-r2_i lsr_r3-r0-r3	cmp_r1-r2 mov_r0-r1 and_lt_r0-r3_i rsb_r3-r2_i lsr_r3-r0-r3
bic_r0-r1-r2 rsb_r0-r0-r2 bfi_r3-r0_i_i bfi_r2-r3_i_i	bfi_r2-r3_i_i
asr_r0-r0_i tst_r0-r1 mvn_ne_r0-r2 bfi_r2-r2_i_i bic_r2-r0-r2 bfi_r3-r2_i_i	asr_r0-r0_i tst_r0-r1 mvn_ne_r0-r2 bic_r2-r0-r2 bfi_r3-r2_i_i
eor_r0-r0-r1_lsl_i and_r2-r0-r3 rsb_r1-r2-r0	eor_r0-r0-r1_lsl_i bic_r1-r0-r3
bic_r0-r1_i bic_r2-r0-r2 cmp_r2_i sub_eq_r3-r3-r2 mvn_cs_r3-r0 rsb_r0-r3_i	bic_r0-r1_i bic_r2-r0-r2 cmp_r2_i mvn_cs_r3-r0 rsb_r0-r3_i
lsr_r0-r0_i cmp_r1-r0 rsb_lt_r2-r0-r1_asr_i rsb_ge_r2-r3-r2_lsl_i mov_r3-r2 lsl_r3-r3_i	lsr_r0-r0_i rsb_r2-r3-r2_lsl_i cmp_r1-r0 rsb_lt_r2-r0-r1_lsr_i lsl_r3-r2_i
cmp_r0-r1 mov_lt_r2-r0 mov_ge_r2-r3 bic_r2-r2_i ror_r0-r0_i bic_r3-r0-r2 orr_r3-r3_i	cmp_r0-r1 bic_r2-r3_i bic_lt_r2-r0_i ror_r0-r0_i bic_r3-r0-r2 orr_r3-r3_i
and_r0-r1_i lsr_r1-r2-r2 bic_r2-r1-r0 sub_r1-r1-r2_asr_i	lsr_r1-r2-r2 sub_r1-r1-r1_asr_i
ror_r0-r0_i lsl_r1-r1-r0 rsb_r0-r1-r2_lsl_i rsb_r1-r0-r2 lsr_r3-r1_i mov_r1-r3	ror_r0-r0_i lsl_r1-r1-r0 rsb_r0-r1-r2_lsl_i rsb_r1-r0-r2 lsr_r1-r1_i
tst_r0_i add_eq_r1-r2-r3 add_r3-r1-r2_asr_i eor_r3-r3-r1_lsl_i mov_r1-r3 bfi_r1-r1_i_i sub_r3-r1-r2 bfi_r0-r3_i_i	tst_r0_i add_eq_r1-r2-r3 add_r3-r1-r2_asr_i add_r3-r2-r3 bfi_r0-r3_i_i
lsr_r0-r1_i lsl_r2-r0-r2 bfi_r0-r2_i_i bfi_r3-r0_i_i bfi_r3-r3_i_i bfi_r0-r3_i_i asr_r0-r0-r0 bic_r2-r0_i	lsr_r1-r1_i bfi_r1-r3_i_i asr_r2-r1-r1 bic_r2-r2_i
mov_r0-r1 bfi_r0-r0_i_i mov_r2-r0 bfi_r3-r2_i_i	bfi_r3-r1_i_i bfi_r3-r1_i_i
tst_r0-r1 rsb_eq_r2-r1_i bfi_r0-r2_i_i bfi_r2-r0_i_i lsr_r1-r2_i bfi_r1-r1_i_i mov_r2-r1 add_r2-r2-r1_asr_i	tst_r0-r1 rsb_cs_r2-r1_i lsr_r1-r2_i bfi_r1-r1_i_i add_r2-r1-r1_lsr_i
mov_r0-r1 bic_r1-r2_i lsr_r3-r0-r2 bic_r2-r3_i bic_r3-r1_i rsb_r0-r3-r2_lsr_i add_r0-r2-r0_ror_i bic_r2-r0_i	lsr_r3-r1-r2 bic_r1-r2_i bic_r2-r3_i bic_r3-r1_i rsb_r0-r3-r2_lsr_i add_r0-r2-r0_ror_i bic_r2-r0_i
tst_r0-r1 sub_ne_r2-r2-r0 sub_eq_r2-r3_i asr_r2-r2_i mvn_r0-r2	tst_r0-r1 sub_ne_r2-r2-r0 sub_eq_r2-r3_i mvn_r0-r2_asr_i
add_r0-r1-r0 bfi_r2-r1_i_i bfi_r2-r2_i_i bic_r0-r0-r2 eor_r2-r0-r2_ror_i bic_r2-r2_i	bfi_r2-r1_i_i add_r0-r1-r0 bic_r0-r0-r2 eor_r2-r0-r2_ror_i bic_r2-r2_i
orr_r0-r1-r2 mov_r1-r0 bfi_r0-r1_i_i	orr_r0-r2-r1 bfi_r0-r0_i_i
mov_r0-r1 rsb_r2-r3-r0 ror_r3-r2_i orr_r2-r3_i	rsb_r2-r3-r1 ror_r3-r2_i orr_r2-r3_i
add_r0-r1_i add_r1-r1-r0_asr_i and_r2-r1-r0 bic_r1-r2_i rsb_r0-r1-r2 lsl_r3-r0-r1 bfi_r3-r3_i_i	add_r0-r1_i add_r1-r1-r0_asr_i and_r2-r1-r0 bic_r1-r2_i rsb_r0-r1-r2 lsl_r3-r0-r1 bic_r3-r3_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 add_r2-r2_i eor_r3-r2-r1_ror_i bfi_r0-r1_i_i bic_r0-r0-r3 add_r3-r0-r0 bfi_r1-r3_i_i	unk
cmp_r0-r1 rsb_eq_r0-r2_i bfi_r1-r1_i_i asr_r3-r0-r1	cmp_r0-r1 rsb_eq_r0-r2_i asr_r3-r0-r1
asr_r0-r1-r2 mvn_r1-r2 rsb_r3-r1-r2 lsr_r2-r3_i add_r0-r0-r2_ror_i	asr_r0-r1-r2 ror_r3-r2_i lsr_r2-r3_i add_r0-r0-r2_ror_i
rsb_r0-r0-r1_ror_i cmp_r1-r0 orr_hi_r2-r0-r1 mvn_r1-r2 lsr_r1-r1_i bfi_r0-r1_i_i	rsb_r0-r0-r1_ror_i cmp_r1-r0 orr_hi_r2-r0-r1 mvn_r1-r2_ror_i bfi_r0-r1_i_i
cmp_r0-r1 orr_cc_r0-r0-r2 cmp_r3_i add_hi_r1-r2-r0 add_eq_r1-r0-r2 sub_r2-r3-r1	cmp_r0-r1 orr_cc_r0-r0-r2 cmp_r3_i add_cs_r1-r2-r0 sub_r2-r3-r1
ror_r0-r1_i bic_r0-r1-r0 eor_r1-r2-r0_ror_i bfi_r1-r1_i_i	bic_r0-r1-r1_ror_i eor_r1-r2-r0_ror_i bfi_r1-r1_i_i
bfi_r0-r0_i_i rsb_r1-r0-r1 bic_r0-r1_i	rsb_r1-r0-r1 bic_r0-r1_i
mov_r0-r1 mov_r1-r0 mvn_r2-r1	mvn_r2-r1
orr_r0-r1-r0_lsl_i tst_r2-r1 eor_ne_r3-r1-r0 add_r1-r2-r3 add_r0-r1_i ror_r1-r0_i mvn_r0-r1	orr_r0-r1-r0_lsl_i tst_r2-r1 eor_ne_r3-r1-r0 add_r1-r2-r3 add_r0-r1_i mvn_r0-r0_ror_i
lsr_r0-r1_i add_r1-r2-r0 bfi_r0-r1_i_i mov_r2-r0 eor_r1-r2_i add_r0-r1_i mvn_r2-r0	lsr_r0-r1_i add_r1-r2-r0 bfi_r0-r1_i_i eor_r1-r0_i add_r0-r1_i mvn_r2-r0
rsb_r0-r1_i and_r1-r0_i cmp_r1-r2 sub_hi_r2-r3-r0_lsr_i orr_r1-r2-r1 orr_r3-r0-r1 lsr_r1-r3_i	rsb_r0-r1_i and_r1-r0_i cmp_r1-r2 sub_hi_r2-r3-r0_lsr_i orr_r3-r0-r2 lsr_r1-r3_i
bfi_r0-r1_i_i orr_r2-r1-r0_ror_i ror_r3-r3_i lsl_r0-r3-r2	ror_r3-r3_i orr_r2-r1-r0_lsr_i lsl_r0-r3-r2
add_r0-r1_i asr_r1-r0-r0 mov_r0-r1	add_r0-r1_i asr_r0-r0-r0
and_r0-r0_i ror_r1-r0_i mov_r0-r2 tst_r2-r0 sub_eq_r3-r1_i bfi_r1-r3_i_i	and_r0-r0_i ror_r1-r0_i tst_r2-r2 sub_eq_r3-r1_i bfi_r1-r3_i_i
mov_r0-r1 add_r0-r2-r0_asr_i and_r2-r0_i orr_r0-r2-r3 mvn_r1-r0 mov_r0-r1 ror_r0-r0_i	add_r0-r2-r1_lsr_i and_r2-r0_i orr_r0-r2-r3 mvn_r0-r0_ror_i
tst_r0-r1 add_ne_r2-r0-r3 add_eq_r2-r0-r0 tst_r1-r2 mvn_ne_r1-r2 bic_r0-r2-r1 bic_r0-r0_i	tst_r0-r1 add_r2-r0-r3 add_ge_r2-r0-r0 bic_r0-r2_i
lsr_r0-r1-r2 bfi_r3-r3_i_i lsl_r1-r1_i tst_r0-r1 mvn_eq_r0-r3 bfi_r2-r0_i_i	lsr_r0-r1-r2 lsl_r1-r1_i tst_r0-r1 mvn_eq_r0-r3 bfi_r2-r0_i_i
bfi_r0-r1_i_i eor_r1-r0_i rsb_r1-r1-r0 bic_r2-r1_i eor_r2-r2_i eor_r1-r2_i	bfi_r0-r1_i_i eor_r1-r0_i rsb_r1-r1-r0 bic_r2-r1_i eor_r1-r2_i
sub_r0-r1-r2_lsl_i asr_r1-r2-r1 ror_r2-r2_i lsr_r0-r0-r1 sub_r2-r0-r2	sub_r0-r1-r2_lsl_i asr_r1-r2-r1 lsr_r1-r0-r1 sub_r2-r1-r2_ror_i
tst_r0-r1 add_eq_r2-r1-r2 add_r3-r2_i lsl_r0-r3_i bfi_r3-r0_i_i	tst_r1-r0 add_cs_r2-r1-r2 unk add_r3-r2_i
orr_r0-r0-r1_lsr_i bic_r2-r1-r0 sub_r1-r2-r0 lsl_r3-r1_i sub_r3-r3-r1 mov_r2-r3 bfi_r0-r2_i_i	orr_r0-r0-r1_lsr_i orr_r1-r0-r1 bfi_r0-r1_i_i
and_r0-r1-r2 add_r1-r0-r1 sub_r3-r1-r3_lsl_i bfi_r0-r3_i_i bic_r2-r0_i	and_r0-r1-r2 bic_r2-r0_i
sub_r0-r0-r1_ror_i mov_r1-r2 cmp_r3-r1 mov_ge_r1-r2 bfi_r2-r1_i_i and_r0-r0-r2 rsb_r3-r0_i	sub_r0-r0-r1_ror_i bfi_r2-r2_i_i and_r0-r0-r2 rsb_r3-r0_i
mvn_r0-r1 mvn_r2-r0 lsr_r0-r2_i bic_r3-r2-r0 bfi_r3-r3_i_i mvn_r0-r3 mov_r2-r0 bfi_r1-r2_i_i	bic_r3-r1-r1_ror_i bfi_r3-r3_i_i mvn_r0-r3 bfi_r1-r0_i_i
cmp_r0-r1 eor_lt_r1-r1-r2 eor_ge_r1-r1-r2 eor_r0-r1-r3	eor_r1-r1-r2 eor_r0-r1-r3
tst_r0-r1 add_ne_r1-r2_i add_eq_r1-r2-r1 bfi_r2-r1_i_i lsl_r1-r2_i sub_r0-r1-r2	tst_r0-r1 add_ne_r1-r2_i add_eq_r1-r2-r1 bfi_r2-r1_i_i rsb_r0-r2-r2_lsl_i
rsb_r0-r1-r2_lsl_i eor_r3-r0_i add_r3-r0-r3 bfi_r1-r3_i_i	bic_r1-r1_i
bfi_r0-r1_i_i eor_r1-r0-r2_lsl_i bfi_r3-r1_i_i bic_r3-r3_i	bic_r3-r3_i
and_r0-r0-r1_lsr_i and_r2-r0_i bfi_r3-r2_i_i	bic_r3-r3_i
tst_r0-r1 and_ne_r2-r1-r2_lsr_i mvn_r0-r2 and_r1-r0-r1	tst_r1-r0 and_ne_r2-r1-r2_lsr_i bic_r1-r1-r2
bic_r0-r1_i and_r2-r0_i mov_r3-r2 lsr_r3-r1-r3 eor_r1-r3_i sub_r0-r1_i bic_r1-r0_i add_r2-r1-r0	and_r2-r1_i lsr_r3-r1-r2 eor_r1-r3_i sub_r0-r1_i bic_r1-r0_i add_r2-r1-r0
lsl_r0-r1_i bic_r1-r0-r1 lsl_r2-r1-r1 bfi_r2-r2_i_i	lsl_r0-r1_i bic_r1-r0-r1 lsl_r2-r1-r1
tst_r0-r1 eor_ne_r2-r0-r3_lsl_i mov_ne_r2-r1 mvn_r0-r2 lsl_r2-r3_i rsb_r3-r0-r2_asr_i	tst_r0-r1 mov_ne_r2-r1 mvn_r0-r2 lsl_r2-r3_i rsb_r3-r0-r2_asr_i
mov_r0-r1 and_r2-r2-r0 bfi_r1-r2_i_i mvn_r3-r1 rsb_r2-r2-r3	and_r2-r1-r2 bfi_r1-r2_i_i mvn_r3-r1 rsb_r2-r2-r3
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r3 bfi_r1-r1_i_i	tst_r0-r1 mvn_ne_r1-r2 mvn_ls_r1-r3
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r0 lsl_r0-r1-r0 and_r3-r0_i lsr_r1-r0-r3 bfi_r2-r1_i_i	tst_r0-r1 lsl_ls_r0-r0-r0 lsl_ne_r0-r2-r0 and_r3-r0_i lsr_r1-r0-r3 bfi_r2-r1_i_i
tst_r0_i eor_ne_r1-r2-r0 sub_r0-r1_i asr_r3-r1-r0 mvn_r0-r3 mvn_r1-r0	tst_r0_i eor_ne_r1-r2-r0 sub_r0-r1_i asr_r3-r1-r0 mov_r1-r3_asr_i
cmp_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 eor_r2-r2-r0_lsr_i bic_r1-r2_i	mvn_r0-r1 eor_r2-r2-r0_lsr_i bic_r1-r2_i
tst_r0-r1 add_ne_r2-r2_i bfi_r0-r2_i_i lsl_r3-r3-r2 rsb_r0-r0_i lsl_r1-r3_i orr_r2-r0-r1 mvn_r0-r2	tst_r0-r1 add_ne_r2-r2_i bfi_r0-r2_i_i lsl_r3-r3-r2 rsb_r0-r0_i orr_r2-r0-r3_lsl_i mvn_r0-r2
tst_r0_i add_eq_r0-r1-r2 tst_r2-r0 sub_eq_r0-r2_i orr_r1-r2-r0_lsl_i orr_r3-r1-r2	tst_r0_i add_eq_r0-r1-r2 tst_r2-r0 sub_eq_r0-r2_i orr_r3-r2-r0_lsl_i
bic_r0-r1_i mvn_r1-r0 sub_r2-r3_i rsb_r1-r1-r2	bic_r2-r1_i add_r3-r2-r3 sub_r1-r3_i
sub_r0-r1-r2 orr_r3-r0-r3_lsl_i add_r1-r3-r3_asr_i eor_r0-r3-r1 eor_r1-r3-r0 mov_r0-r1	sub_r0-r1-r2 orr_r3-r0-r3_lsl_i add_r0-r3-r3_asr_i
mvn_r0-r1 mov_r2-r3 asr_r2-r2-r0 bic_r1-r2_i	mvn_r0-r1 asr_r2-r3-r0 bic_r1-r2_i
mvn_r0-r1 mov_r2-r1 cmp_r1-r0 sub_hi_r0-r0-r2 and_r2-r0_i eor_r2-r2_i	lsr_r2-r1_i unk and_r2-r0_i eor_r2-r2_i
tst_r0-r1 rsb_ne_r0-r2-r1 bic_r2-r2_i and_r3-r2-r0 bfi_r0-r2_i_i bfi_r2-r3_i_i lsr_r2-r2-r0 bic_r1-r2_i bic_r2-r2-r1	tst_r0-r1 rsb_ne_r0-r2-r1 bic_r2-r2_i bfi_r0-r2_i_i lsr_r2-r2-r0 and_r2-r2_i
bfi_r0-r1_i_i and_r2-r2_i add_r0-r0-r2_asr_i rsb_r2-r0_i bfi_r1-r2_i_i	bfi_r0-r1_i_i eor_r2-r0_i bfi_r1-r2_i_i
bic_r0-r1-r0 bfi_r1-r0_i_i lsr_r0-r1_i	lsr_r0-r1_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r3 rsb_r3-r2-r1 bfi_r0-r1_i_i sub_r2-r3-r0_ror_i bic_r2-r2_i bfi_r0-r2_i_i	tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r3 rsb_r3-r2-r1 sub_r2-r3-r0_ror_i bic_r2-r2_i bfi_r0-r2_i_i
add_r0-r1-r2 add_r0-r0-r3_asr_i eor_r0-r0-r3 rsb_r2-r1-r0_lsr_i rsb_r1-r2_i bfi_r2-r1_i_i mov_r0-r2 ror_r0-r0_i	add_r0-r1-r2 add_r0-r0-r3_asr_i eor_r0-r0-r3 rsb_r2-r1-r0_lsr_i rsb_r1-r2_i bfi_r2-r1_i_i ror_r0-r2_i
add_r0-r1-r1_lsr_i sub_r1-r0-r1 bic_r2-r1_i	lsr_r1-r1_i bic_r2-r1_i
rsb_r0-r1-r2 add_r2-r0_i bfi_r3-r2_i_i orr_r1-r3_i add_r0-r3_i bfi_r1-r1_i_i bfi_r3-r0_i_i eor_r1-r1-r3_lsl_i	add_r0-r3_i orr_r1-r3_i bfi_r1-r1_i_i bfi_r3-r0_i_i eor_r1-r1-r3_lsl_i
tst_r0-r1 and_ne_r1-r2_i and_eq_r1-r2-r3 bfi_r3-r1_i_i rsb_r3-r3_i sub_r3-r3_i	tst_r0-r1 and_ne_r1-r2_i and_eq_r1-r2-r3 bfi_r3-r1_i_i rsb_r3-r3_i
bic_r0-r0-r1 cmp_r2-r3 add_ls_r0-r0-r0_lsl_i mov_r1-r0 bfi_r3-r1_i_i	bic_r1-r0-r1 bfi_r3-r1_i_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r3 sub_r1-r2-r3 add_r1-r1_i	tst_r1-r0 mov_ge_r0-r3 sub_r1-r0-r3 add_r1-r1_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r0 bic_r2-r2_i	tst_r0-r1 sub_ge_r1-r0_i bic_r2-r1_i
rsb_r0-r0_i mov_r1-r0	rsb_r1-r0_i
tst_r0-r1 mvn_eq_r0-r1 sub_r2-r0-r2 mov_r3-r2	tst_r0-r1 mvn_ge_r0-r1 rsb_r3-r2-r0
mov_r0-r1 bfi_r2-r0_i_i bfi_r2-r2_i_i	bfi_r2-r2_i_i
mov_r0-r1 and_r2-r0-r2 bic_r0-r3_i add_r3-r2-r0_asr_i ror_r1-r3_i	and_r2-r1-r2 bic_r0-r3_i add_r3-r2-r0_asr_i ror_r1-r3_i
bfi_r0-r1_i_i add_r1-r0-r1 mov_r0-r1 mov_r2-r0	bfi_r0-r1_i_i add_r2-r0-r1
cmp_r0_i orr_cc_r0-r1-r2_ror_i orr_cs_r0-r2_i bic_r0-r0_i bfi_r2-r0_i_i	unk
mvn_r0-r1 bic_r2-r0-r2 mvn_r0-r2	orr_r0-r2-r1
cmp_r0-r1 eor_ne_r2-r1-r2 and_r1-r0-r2_ror_i eor_r1-r3-r1 bic_r1-r1-r2 mov_r0-r1 lsl_r3-r3-r0	cmp_r0-r1 eor_ne_r2-r1-r2 and_r1-r0-r2_ror_i eor_r1-r3-r1 bic_r1-r1-r2 lsl_r3-r3-r1
cmp_r0-r1 add_ne_r1-r2_i add_eq_r1-r0-r1 rsb_r0-r1-r0 mvn_r3-r0	cmp_r0-r1 sub_r3-r1_i rsb_ne_r3-r0-r2
rsb_r0-r0-r1 bic_r1-r2_i rsb_r3-r2-r1_asr_i add_r1-r0-r3_ror_i bfi_r1-r1_i_i sub_r3-r1-r0 eor_r3-r3-r1	rsb_r0-r0-r1 rsb_r3-r2-r2_asr_i add_r1-r0-r3_ror_i bfi_r1-r1_i_i sub_r3-r1-r0 eor_r3-r3-r1
eor_r0-r1-r2 tst_r1-r2 add_eq_r3-r0-r2_lsl_i asr_r2-r3_i bic_r0-r0-r2	eor_r0-r1-r2 tst_r1-r2 add_eq_r3-r0-r2_lsl_i bic_r0-r0-r3_asr_i
and_r0-r1-r2_ror_i cmp_r3-r0 sub_ls_r2-r2-r1_lsl_i rsb_r1-r1-r2 eor_r2-r1_i orr_r2-r2_i	and_r0-r1-r2_ror_i cmp_r3-r0 sub_ls_r2-r2-r1_lsl_i rsb_r1-r1-r2 orr_r2-r1_i
mov_r0-r1 rsb_r1-r0_i sub_r2-r1_i	rsb_r1-r1_i sub_r2-r1_i
tst_r0_i sub_ne_r1-r2_i eor_r1-r1-r0_lsl_i mov_r0-r1	tst_r0_i sub_ne_r1-r2_i eor_r0-r1-r0_lsl_i
add_r0-r1_i orr_r1-r0_i bic_r0-r1_i bfi_r1-r0_i_i	add_r0-r1_i orr_r1-r0_i bic_r1-r1_i
tst_r0-r1 rsb_eq_r1-r2-r0 bic_r1-r1-r2 bfi_r3-r1_i_i bic_r2-r3_i	bic_r2-r3_i
lsl_r0-r1-r2 mov_r3-r2 and_r3-r0-r3_lsl_i	lsl_r0-r1-r2 and_r3-r0-r2_lsl_i
mov_r0-r1 bfi_r2-r1_i_i sub_r1-r3-r0 sub_r1-r2-r1	bfi_r2-r1_i_i sub_r1-r3-r1 sub_r1-r2-r1
cmp_r0-r1 rsb_lt_r2-r1_i rsb_ge_r2-r3-r0 add_r2-r2-r0 orr_r0-r2-r0 bic_r2-r2-r0	bic_r2-r0-r0
mov_r0-r1 add_r2-r3-r0 bfi_r0-r2_i_i ror_r2-r2-r0	add_r0-r1-r3 bfi_r1-r0_i_i ror_r2-r0-r1
tst_r0-r1 eor_eq_r2-r1_i add_r0-r0-r1 bic_r3-r0_i rsb_r2-r3-r2_lsr_i ror_r3-r2_i and_r2-r3-r2	tst_r0-r1 eor_eq_r2-r1_i add_r0-r0-r1 bic_r3-r0_i rsb_r2-r3-r2_lsr_i and_r2-r2-r2_ror_i
orr_r0-r1-r2_ror_i lsl_r3-r3_i and_r1-r0-r3	orr_r0-r1-r2_ror_i and_r1-r0-r3_lsl_i
and_r0-r1_i eor_r1-r1_i sub_r2-r0-r1 bfi_r1-r2_i_i bfi_r3-r1_i_i	eor_r1-r1_i bic_r2-r1_i bfi_r3-r2_i_i
bic_r0-r1_i sub_r2-r0_i bfi_r2-r2_i_i rsb_r2-r2_i	bic_r0-r1_i rsb_r2-r0_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r3 lsr_r1-r1-r1 asr_r2-r1-r2 cmp_r1_i mov_ge_r1-r2 rsb_r1-r2-r1_asr_i	tst_r0-r1 lsr_r1-r2-r2 lsr_ls_r1-r3-r3 asr_r2-r1-r2 cmp_r1_i mov_ge_r1-r2 rsb_r1-r2-r1_asr_i
bfi_r0-r1_i_i rsb_r0-r2-r0 mov_r3-r0 rsb_r1-r3_i	bfi_r0-r1_i_i rsb_r0-r2-r0 rsb_r1-r0_i
cmp_r0-r1 and_cc_r2-r2-r0 mov_r3-r0 cmp_r2-r1 sub_ge_r1-r1-r3 sub_r1-r1-r0	cmp_r0-r1 and_cc_r2-r2-r0 cmp_r2-r1 sub_r1-r1-r0 sub_ge_r1-r1-r0
orr_r0-r1-r2 sub_r2-r0-r2	bic_r2-r1-r2
orr_r0-r1-r2 rsb_r1-r0_i bic_r3-r3-r1 mvn_r1-r3 bfi_r3-r1_i_i bic_r1-r3_i sub_r2-r1-r3 and_r3-r2_i	orr_r0-r1-r2 rsb_r1-r0_i bic_r3-r3-r1 eor_r1-r3_i sub_r2-r1-r3 and_r3-r2_i
cmp_r0-r1 mov_lt_r1-r2 mov_ge_r1-r3 eor_r0-r3-r1 and_r3-r3-r0 add_r0-r3-r2 rsb_r3-r0_i bic_r1-r0-r3	cmp_r0-r1 orr_r0-r2-r3 orr_ge_r0-r2-r2 rsb_r3-r0_i bic_r1-r0-r3
tst_r0-r1 mov_ne_r1-r2 add_r1-r1-r2 bic_r3-r2_i sub_r2-r1-r3_lsr_i bic_r0-r2_i	tst_r0-r1 mov_ne_r1-r2 add_r1-r1-r2 sub_r2-r1-r2_lsr_i bic_r0-r2_i
orr_r0-r1-r2 bic_r3-r0_i bfi_r1-r0_i_i and_r3-r1-r3 sub_r1-r0-r3_lsl_i mov_r2-r1	orr_r0-r1-r2 bic_r3-r1_i sub_r2-r0-r3_lsl_i
sub_r0-r1_i mov_r1-r0	sub_r1-r1_i
mov_r0-r1 add_r2-r0_i	add_r2-r1_i
tst_r0-r1 orr_ne_r2-r0-r2_lsr_i orr_eq_r2-r2_i bfi_r2-r2_i_i add_r1-r2_i	tst_r0-r1 orr_ne_r2-r0-r2_lsr_i bfi_r2-r2_i_i add_r1-r2_i
cmp_r0_i sub_ls_r1-r2_i sub_hi_r1-r1_i bfi_r0-r1_i_i bfi_r2-r0_i_i rsb_r0-r1-r2_lsr_i	cmp_r0_i sub_ls_r1-r2_i sub_hi_r1-r1_i rsb_r0-r1-r2_lsr_i
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r3 bfi_r2-r1_i_i add_r2-r2_i mvn_r1-r2 add_r2-r1_i	cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r3 bfi_r2-r1_i_i add_r2-r2_i rsb_r2-r2_i
add_r0-r1-r2_ror_i bic_r2-r1-r0 add_r2-r2-r0 lsr_r1-r2-r1 add_r3-r1_i lsr_r0-r3_i bfi_r2-r0_i_i	add_r0-r1-r2_ror_i orr_r2-r0-r1 lsr_r1-r2-r1 add_r3-r1_i lsr_r0-r3_i bfi_r2-r0_i_i
lsl_r0-r1_i asr_r1-r0_i mov_r2-r0 tst_r1-r2 mov_ne_r3-r2 bic_r1-r2-r3	lsl_r0-r1_i asr_r1-r0_i tst_r1-r0 mov_ne_r3-r0 bic_r1-r0-r3
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 mov_r3-r1 orr_r1-r3_i	tst_r0_i mvn_eq_r1-r2 mvn_ne_r1-r0 orr_r1-r1_i
cmp_r0-r1 orr_lt_r2-r0-r3 bfi_r0-r2_i_i lsr_r2-r0_i and_r3-r2_i bic_r2-r3_i	lsr_r2-r0_i and_r2-r2_i
tst_r0-r1 add_ne_r2-r1_i add_eq_r2-r2_i lsl_r1-r2_i lsl_r0-r1_i	tst_r0-r1 add_ne_r2-r1_i add_eq_r2-r2_i lsl_r0-r2_i
bic_r0-r1_i cmp_r0-r2 mov_ls_r0-r3 mov_hi_r0-r3 bic_r3-r0_i	bic_r3-r3_i
tst_r0_i add_ne_r1-r1_i add_eq_r1-r2_i ror_r1-r2-r1 bic_r3-r1_i bfi_r0-r3_i_i bic_r0-r0_i	bic_r0-r0_i
rsb_r0-r1-r0_lsl_i asr_r2-r3-r2 cmp_r0_i mov_ge_r1-r2 sub_r0-r0-r1	rsb_r0-r1-r0_lsl_i cmp_r0_i asr_ge_r1-r3-r2 sub_r0-r0-r1
cmp_r0-r1 mov_ls_r2-r1 bfi_r2-r2_i_i ror_r3-r1_i sub_r3-r3-r2	cmp_r0-r1 mov_ls_r2-r1 bfi_r2-r2_i_i rsb_r3-r2-r1_ror_i
bfi_r0-r0_i_i sub_r0-r0_i	sub_r0-r0_i
lsr_r0-r1_i mvn_r1-r0 mvn_r2-r1 bfi_r3-r2_i_i	mov_r2-r1_asr_i bfi_r3-r2_i_i
bfi_r0-r0_i_i lsl_r1-r0_i mvn_r2-r1 cmp_r0-r1 rsb_eq_r3-r0-r2_lsl_i eor_r0-r3-r2_lsr_i mvn_r2-r0	bfi_r0-r0_i_i tst_r0-r0 mvn_eq_r3_i mvn_r0-r0_lsl_i eor_r1-r3-r0_lsr_i mvn_r2-r1
cmp_r0-r1 sub_cs_r2-r3_i add_hi_r2-r2-r1_lsl_i bfi_r1-r2_i_i	cmp_r0-r1 sub_cs_r2-r3_i bfi_r1-r2_i_i
tst_r0-r1 orr_ne_r0-r2-r1 orr_eq_r0-r3-r0_asr_i bfi_r1-r0_i_i sub_r0-r1_i rsb_r1-r0_i	tst_r0-r1 orr_ne_r0-r2-r1 orr_eq_r0-r3-r0_asr_i bfi_r1-r0_i_i rsb_r1-r1_i
ror_r0-r1_i and_r2-r0-r1_lsr_i cmp_r1_i eor_cs_r2-r2_i eor_r3-r0-r2 mvn_r0-r2 sub_r2-r0-r3_ror_i	cmp_r1_i lsr_r2-r1_i eor_cs_r2-r2_i mvn_r0-r2 eor_r3-r2-r1_ror_i sub_r2-r0-r3_ror_i
mov_r0-r1 and_r2-r0_i	and_r2-r1_i
rsb_r0-r0-r1 bic_r2-r0-r1 mvn_r1-r2 mvn_r2-r1	rsb_r0-r0-r1 bic_r2-r0-r1
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r3 and_r2-r0-r3_asr_i mov_r1-r2	tst_r0-r1 asr_eq_r2-r3_i and_r1-r2-r3_asr_i
cmp_r0-r1 rsb_ne_r2-r0-r3_ror_i rsb_eq_r2-r3-r0 eor_r0-r1-r2 eor_r2-r2-r0	mov_r2-r1
tst_r0-r1 add_eq_r1-r2-r2_lsr_i mvn_eq_r1-r0 bic_r1-r1_i bic_r0-r1_i	tst_r0-r1 mvn_eq_r1-r0 bic_r0-r1_i
tst_r0-r1 add_ne_r2-r2_i add_eq_r2-r2-r2_lsl_i mov_r0-r2	tst_r0-r1 add_ls_r0-r2-r2_lsl_i add_ne_r0-r2_i
bfi_r0-r1_i_i mvn_r2-r0 rsb_r1-r2_i	bfi_r0-r1_i_i add_r1-r0_i
tst_r0-r1 and_eq_r2-r3-r1 mov_ne_r2-r1 eor_r3-r2_i add_r0-r3_i sub_r1-r0_i	tst_r0-r1 and_eq_r2-r3-r1 mov_ne_r2-r1 eor_r3-r2_i sub_r1-r3_i
lsl_r0-r1-r0 bic_r0-r2-r0 bfi_r0-r0_i_i	lsl_r0-r1-r0 bic_r0-r2-r0
tst_r0-r1 eor_ne_r2-r0-r2_lsl_i rsb_r0-r2-r0 mvn_r2-r0 add_r3-r2-r2 rsb_r0-r2-r3_lsl_i asr_r2-r0_i	tst_r0-r1 eor_ne_r2-r0-r2_lsl_i rsb_r0-r2-r0 mvn_r2-r0 rsb_r0-r2-r2_lsl_i asr_r2-r0_i
bfi_r0-r0_i_i bic_r1-r0_i add_r0-r1-r1 bfi_r1-r0_i_i add_r2-r1_i bic_r1-r2_i	orr_r3-r0_i add_r2-r3_i bic_r1-r2_i
bfi_r0-r1_i_i bfi_r2-r0_i_i eor_r1-r2_i	bfi_r2-r1_i_i eor_r1-r2_i
sub_r0-r0-r1 mov_r2-r0	sub_r2-r0-r1
cmp_r0-r1 and_ne_r0-r0-r1_lsl_i rsb_ls_r0-r2-r0 and_r2-r3_i rsb_r2-r1-r2_asr_i orr_r1-r0-r2_ror_i	cmp_r0-r1 and_ne_r0-r0-r1_lsl_i rsb_ls_r0-r2-r0 sub_r2-r1-r1_lsl_i orr_r1-r0-r2_ror_i
bfi_r0-r1_i_i add_r0-r0-r1 sub_r2-r0_i ror_r3-r2_i and_r1-r3-r0_lsl_i bic_r1-r1_i	bfi_r0-r1_i_i add_r0-r0-r1 sub_r2-r0_i ror_r3-r2_i and_r1-r3-r0_lsl_i
orr_r0-r1-r2_ror_i bfi_r1-r0_i_i bfi_r3-r1_i_i	bfi_r3-r1_i_i
bfi_r0-r0_i_i bic_r1-r0-r2 orr_r0-r1_i mvn_r1-r0	bfi_r0-r0_i_i unk bic_r1-r2_i
tst_r0_i mov_ne_r1-r0 mov_eq_r1-r0 sub_r2-r1-r0_asr_i bic_r3-r2_i mvn_r0-r3	sub_r2-r0-r0_asr_i bic_r3-r2_i mvn_r0-r3
bic_r0-r0_i lsr_r1-r2-r0 mvn_r2-r1 sub_r3-r0-r2 rsb_r0-r3-r0	bic_r0-r0_i lsr_r1-r2-r0 mvn_r0-r1
tst_r0_i and_eq_r1-r0_i mov_r2-r1	bic_r2-r0_i rsb_r2-r0-r2 and_r2-r1-r2_asr_i
cmp_r0-r1 add_ls_r1-r2-r1 mvn_r3-r1 orr_r3-r3_i bfi_r0-r3_i_i	cmp_r0-r1 add_ls_r1-r2-r1 mvn_r3-r1_lsr_i bfi_r0-r3_i_i
bic_r0-r1_i bic_r2-r0_i	bic_r2-r1_i
cmp_r0-r1 rsb_ls_r1-r0-r2_ror_i mov_lt_r1-r0 eor_r3-r1-r2 mov_r2-r3 sub_r2-r2_i	cmp_r0-r1 rsb_ls_r1-r0-r2_ror_i mov_lt_r1-r0 eor_r3-r1-r2 sub_r2-r3_i
bic_r0-r1-r2 and_r2-r0-r3_ror_i mov_r0-r2 add_r3-r0_i	bic_r0-r1-r2 and_r2-r0-r3_ror_i add_r3-r2_i
bic_r0-r0_i mov_r1-r2 eor_r3-r1-r0 bfi_r3-r3_i_i lsr_r2-r3_i	eor_r3-r2-r0 lsr_r2-r3_i
tst_r0-r1 mov_eq_r1-r2 lsr_r2-r1_i rsb_r3-r1-r2 lsr_r0-r3_i	tst_r0-r1 mov_eq_r1-r2 rsb_r3-r1-r1_lsr_i lsr_r0-r3_i
bic_r0-r1_i bfi_r2-r0_i_i	bfi_r2-r1_i_i
ror_r0-r1-r0 mov_r2-r0 sub_r0-r3_i ror_r2-r0-r2 orr_r3-r2_i	ror_r2-r1-r0 sub_r0-r3_i ror_r2-r0-r2 orr_r3-r2_i
bic_r0-r1_i bfi_r2-r2_i_i eor_r0-r3-r0_ror_i and_r1-r0-r2 asr_r2-r1-r2 mov_r3-r2	bfi_r2-r2_i_i eor_r0-r3-r1_ror_i and_r1-r0-r2 asr_r3-r1-r2
lsr_r0-r1_i add_r1-r0-r0_ror_i mvn_r2-r0 tst_r0-r2 mov_eq_r2-r1 add_r2-r2_i	lsr_r0-r1_i add_r1-r0-r0_ror_i add_r2-r1_i
cmp_r0-r1 orr_cs_r2-r3-r2 bic_r1-r2-r3 mov_r0-r1 bic_r3-r0_i bfi_r1-r3_i_i bfi_r2-r1_i_i bfi_r0-r2_i_i	bic_r0-r2-r3 bfi_r0-r0_i_i
tst_r0-r1 eor_eq_r2-r0-r1 sub_r2-r1-r2_ror_i mov_r1-r2	tst_r0-r1 eor_ge_r2-r0-r1 sub_r1-r1-r2_ror_i
ror_r0-r1-r2 rsb_r2-r0_i add_r3-r2-r0	mov_r3_i
cmp_r0-r1 sub_ge_r0-r2_i eor_cs_r0-r1-r0_lsl_i eor_r0-r1-r0_ror_i bfi_r3-r0_i_i bfi_r0-r3_i_i	cmp_r0-r1 sub_ge_r0-r2_i eor_cs_r0-r1-r0_lsl_i eor_r0-r1-r0_ror_i bfi_r0-r3_i_i
mov_r0-r1 cmp_r2-r0 orr_lt_r2-r1_i sub_r2-r0-r2_lsl_i rsb_r0-r3-r2	cmp_r2-r1 orr_lt_r2-r1_i sub_r2-r1-r2_lsl_i rsb_r0-r3-r2
bic_r0-r1_i bfi_r0-r0_i_i rsb_r2-r0-r1	and_r2-r1_i
tst_r0-r1 sub_ne_r2-r2_i mvn_r3-r2 mvn_r0-r3 rsb_r3-r2-r0	rsb_r3-r0-r0
cmp_r0-r1 sub_ls_r2-r3-r1 sub_hi_r2-r1_i mov_r3-r2 rsb_r0-r3_i rsb_r0-r3-r0 add_r1-r3-r0	cmp_r0-r1 sub_r2-r3-r1 sub_hi_r2-r1_i rsb_r0-r2_i ror_r1-r0_i
orr_r0-r1_i orr_r2-r3-r0 bfi_r3-r2_i_i	orr_r2-r3-r1 bfi_r3-r2_i_i
and_r0-r1_i lsr_r2-r0_i	eor_r2-r1-r1
cmp_r0-r1 mov_ne_r1-r2 bic_r0-r1-r3 bfi_r0-r0_i_i add_r2-r3-r0_asr_i	cmp_r0-r1 mov_ne_r1-r2 bic_r0-r1-r3 add_r2-r3-r0_asr_i
tst_r0-r1 and_ne_r2-r1_i rsb_ne_r2-r1_i mov_r3-r2 and_r2-r3_i rsb_r2-r3-r2_lsr_i mvn_r3-r2	tst_r0-r1 rsb_ne_r2-r1_i sub_r3-r2_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r1 orr_r1-r2_i	tst_r0-r1 orr_ne_r1-r0_i orr_ls_r1-r1_i
lsr_r0-r1-r1 mov_r2-r0	lsr_r2-r1-r1
lsl_r0-r1_i bic_r2-r0_i rsb_r3-r2_i	lsl_r0-r1_i rsb_r3-r0_i
sub_r0-r0-r1_ror_i asr_r2-r0_i rsb_r0-r0_i add_r3-r0-r2_lsr_i cmp_r2_i mvn_cc_r1-r3 bfi_r0-r1_i_i	sub_r0-r0-r1_ror_i asr_r2-r0_i rsb_r0-r0_i cmp_r2_i mvn_cc_r1-r0 bfi_r0-r1_i_i
bic_r0-r1_i orr_r2-r0-r2 bfi_r3-r1_i_i eor_r2-r3-r2_lsl_i bfi_r2-r2_i_i bic_r2-r2_i rsb_r3-r2_i	bic_r0-r1_i orr_r2-r0-r2 eor_r2-r3-r2_lsl_i bfi_r2-r2_i_i bic_r2-r2_i rsb_r3-r2_i
cmp_r0_i mov_ls_r1-r2 mov_hi_r1-r2 bic_r3-r1_i	bic_r3-r2_i
rsb_r0-r1-r2 add_r2-r2-r2_lsr_i sub_r1-r0-r2 bic_r2-r3-r1	rsb_r0-r1_i rsb_r1-r0-r2_lsr_i and_r2-r1-r3
cmp_r0_i sub_cs_r0-r1_i cmp_r2-r0 sub_ls_r0-r1-r0 sub_hi_r0-r0-r3 bfi_r0-r0_i_i bfi_r1-r0_i_i	cmp_r0_i sub_cs_r0-r1_i cmp_r2-r0 sub_ls_r0-r1-r0 sub_hi_r0-r0-r3 bfi_r1-r0_i_i
sub_r0-r1_i bfi_r2-r0_i_i ror_r2-r2_i	bfi_r2-r1_i_i ror_r2-r2_i
bic_r0-r1_i eor_r1-r0-r1	and_r1-r1_i
tst_r0-r1 mvn_eq_r2-r1 mvn_r0-r2 mov_r3-r0 ror_r1-r3_i	tst_r0-r1 mvn_cs_r2-r1 mvn_r1-r2_ror_i
cmp_r0-r1 mvn_cc_r0-r1 mvn_cs_r0-r1 sub_r1-r0_i	mvn_r0-r1 sub_r1-r0_i
asr_r0-r1_i tst_r2-r1 mov_ne_r3-r0 asr_r2-r3_i	tst_r2-r1 asr_ne_r3-r1_i asr_r2-r3_i
bic_r0-r1_i add_r1-r0_i eor_r2-r1-r0	add_r0-r1_i eor_r2-r1-r0
cmp_r0-r1 sub_cs_r2-r1-r3 bfi_r3-r2_i_i bic_r0-r3_i	bic_r0-r3_i
sub_r0-r1_i tst_r2_i rsb_eq_r0-r0-r2 bfi_r1-r0_i_i sub_r1-r2-r1_lsr_i asr_r3-r1-r2 mov_r2-r3	sub_r0-r2-r1_lsr_i asr_r2-r0-r2
tst_r0-r1 mov_eq_r1-r0 bfi_r1-r1_i_i lsl_r2-r1_i bfi_r3-r2_i_i	unk
tst_r0-r1 mvn_ne_r0-r2 orr_r0-r0_i orr_r3-r1-r0 bfi_r2-r3_i_i rsb_r0-r1-r2	orr_r2-r2_i rsb_r0-r1-r2
rsb_r0-r1-r2 sub_r3-r0-r3_lsr_i mov_r2-r3	rsb_r0-r1-r2 sub_r2-r0-r3_lsr_i
orr_r0-r1-r2 orr_r3-r0_i rsb_r0-r3-r1 add_r2-r1_i asr_r1-r3_i add_r1-r1-r0 ror_r1-r1-r2	orr_r0-r1-r2 orr_r3-r0_i rsb_r0-r3-r1 add_r2-r1_i add_r1-r0-r3_asr_i ror_r1-r1-r2
cmp_r0_i rsb_ls_r1-r1_i add_r0-r1_i mvn_r2-r0 rsb_r1-r2_i	cmp_r0_i rsb_ls_r1-r1_i add_r1-r1_i
orr_r0-r1-r2 bfi_r1-r0_i_i bic_r1-r1_i bfi_r0-r1_i_i sub_r1-r0_i	orr_r0-r1-r2 bic_r3-r0_i sub_r1-r3_i
add_r0-r0-r0 bic_r1-r1-r0 bfi_r1-r1_i_i	bic_r1-r1-r0_lsl_i
eor_r0-r1-r0_ror_i and_r2-r2-r0_lsl_i sub_r0-r2-r1_lsr_i rsb_r1-r0-r2 bfi_r2-r1_i_i	eor_r0-r1-r0_lsr_i and_r2-r2-r0_lsl_i sub_r0-r2-r1_ror_i bfi_r2-r0_i_i
bfi_r0-r1_i_i orr_r2-r1-r0_lsr_i	orr_r2-r1-r0_lsr_i
bfi_r0-r0_i_i eor_r1-r2-r0_ror_i bic_r3-r2-r1	bfi_r0-r0_i_i and_r3-r2-r0_ror_i
mvn_r0-r1 tst_r2-r1 mvn_eq_r2-r0 bfi_r3-r2_i_i	tst_r2-r1 ror_ls_r2-r1_i bfi_r3-r2_i_i
tst_r0-r1 and_eq_r1-r1-r0 mov_r2-r0 tst_r2-r0 add_eq_r2-r1-r2_ror_i rsb_r1-r2-r1 bfi_r0-r1_i_i	tst_r0-r1 and_cs_r1-r1-r1_lsl_i rsb_r1-r0-r1 bfi_r0-r1_i_i
rsb_r0-r0_i sub_r1-r0_i	rsb_r1-r0_i
rsb_r0-r1-r0 mov_r1-r0	sub_r1-r0-r1
tst_r0_i mov_ne_r1-r2 bfi_r2-r1_i_i	tst_r0_i bfi_ge_r2-r1_i_i
bfi_r0-r1_i_i sub_r0-r0-r2_lsr_i ror_r0-r0_i sub_r3-r0_i sub_r3-r0-r3	mov_r3_i
asr_r0-r1-r2 bic_r1-r3-r2 and_r1-r2-r1_asr_i bic_r0-r0-r1 mvn_r1-r0 mov_r2-r1 bic_r0-r2_i bic_r0-r2-r0	asr_r0-r1-r2 bic_r1-r3-r2 and_r1-r2-r1_asr_i unk and_r0-r2_i
tst_r0-r1 sub_eq_r2-r1-r3 mvn_r0-r2 bic_r3-r0-r2 bic_r1-r3_i	tst_r1-r0 sub_eq_r2-r1-r3 mvn_r0-r2 bic_r1-r0_i
and_r0-r1-r2 mvn_r2-r0 sub_r1-r2-r0	and_r0-r1-r2 mvn_r1-r0_lsl_i
tst_r0_i mvn_eq_r1-r0 bic_r1-r1_i and_r2-r3-r1 bfi_r1-r2_i_i bic_r3-r1-r3 rsb_r2-r3-r0	tst_r0_i mvn_ge_r1-r0 bfi_r1-r3_i_i bic_r3-r1-r3 rsb_r2-r3-r0
rsb_r0-r1-r2 asr_r0-r0-r2 add_r1-r0-r3_lsl_i mov_r3-r1	rsb_r0-r1-r2 asr_r0-r0-r2 add_r3-r0-r3_lsl_i
mov_r0-r1 and_r2-r0-r1_ror_i mvn_r0-r2	and_r2-r1-r1_ror_i mvn_r0-r2
cmp_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 mov_r0-r3 rsb_r1-r1_i orr_r0-r0-r1_lsr_i	mvn_r1-r0 cmp_r0_i mvn_eq_r1-r2 rsb_r1-r1_i orr_r0-r3-r1_lsr_i
bic_r0-r1_i sub_r1-r2-r0 rsb_r2-r2-r1_asr_i cmp_r2_i mvn_ne_r2-r0 bfi_r0-r2_i_i	bic_r0-r1_i sub_r1-r2-r0 rsb_r2-r2-r1_asr_i cmp_r2_i orr_ne_r0-r0_i
bic_r0-r1-r2 bic_r1-r2-r0	mov_r1-r2
lsr_r0-r0_i rsb_r0-r1-r0_lsl_i lsr_r1-r2-r0 mov_r2-r1 and_r2-r2_i add_r3-r2-r1 sub_r0-r2-r3	lsr_r0-r0_i rsb_r0-r1-r0_lsl_i lsr_r1-r2-r0 sub_r0-r1-r1_lsl_i
tst_r0-r1 eor_eq_r1-r2_i add_r1-r1_i cmp_r2_i orr_ne_r3-r3_i orr_eq_r3-r1_i bfi_r1-r3_i_i	tst_r0-r1 eor_eq_r1-r2_i add_r1-r1_i cmp_r2_i orr_eq_r3-r1_i bfi_r1-r3_i_i
bfi_r0-r0_i_i bfi_r1-r0_i_i sub_r0-r2-r1_asr_i	sub_r0-r2-r1_asr_i
tst_r0-r1 and_ne_r2-r0_i bic_r2-r2-r0 bfi_r2-r2_i_i lsl_r2-r2-r2 and_r2-r2_i	tst_r0-r1 and_ne_r2-r0_i bic_ls_r2-r2-r0 lsl_r2-r2-r2 and_r2-r2_i
cmp_r0-r1 sub_ls_r2-r1-r3 and_r1-r1-r2_ror_i bic_r1-r2-r1 mov_r3-r1 ror_r0-r3-r2	cmp_r0-r1 sub_ls_r2-r1-r3 and_r1-r1-r2_ror_i bic_r1-r2-r1 ror_r0-r1-r2
sub_r0-r1-r2 sub_r1-r0-r2 lsl_r0-r2_i ror_r0-r0-r1 bic_r3-r2-r0	sub_r1-r1-r2_lsl_i lsl_r0-r2_i ror_r0-r0-r1 bic_r3-r2-r0
tst_r0-r1 orr_ne_r1-r0-r2 orr_eq_r1-r3-r1 add_r0-r2-r1 lsr_r3-r0_i bic_r0-r2-r3 ror_r3-r0_i	tst_r0-r1 orr_ne_r1-r0-r2 orr_eq_r1-r3-r1 add_r0-r2-r1 bic_r0-r2-r0_lsr_i ror_r3-r0_i
bic_r0-r1_i and_r2-r0_i bfi_r2-r2_i_i bfi_r1-r1_i_i bic_r3-r1-r2	bic_r3-r1_i
and_r0-r1_i mvn_r2-r0 bic_r0-r3-r2 lsl_r0-r0_i ror_r1-r0_i	and_r0-r1_i mvn_r2-r0 bic_r0-r3-r2 mov_r1-r0_lsl_i
tst_r0-r1 orr_eq_r2-r0-r3 mvn_r1-r2 and_r3-r0-r1 and_r1-r3_i orr_r3-r3-r1_lsr_i sub_r0-r3_i	tst_r0-r1 orr_eq_r2-r0-r3 bic_r3-r0-r2 sub_r0-r3_i
mov_r0-r1 bic_r2-r3-r0 sub_r2-r2_i bfi_r3-r2_i_i	bic_r2-r3-r1 bfi_r3-r2_i_i
tst_r0-r1 mvn_ne_r2-r1 mvn_r1-r2 mov_r3-r1 rsb_r2-r3_i bic_r3-r3-r2 bic_r1-r3_i	tst_r0-r1 mvn_eq_r1-r2 rsb_r2-r1_i bic_r3-r1-r2 bic_r1-r3_i
tst_r0-r1 mov_eq_r1-r2 rsb_eq_r1-r0-r2 sub_r2-r1_i bfi_r0-r2_i_i	tst_r0-r1 rsb_eq_r1-r0-r2 sub_r2-r1_i bfi_r0-r2_i_i
orr_r0-r1_i sub_r2-r1_i bfi_r1-r2_i_i ror_r1-r1_i lsr_r1-r0-r1 mov_r3-r1 orr_r0-r3-r1	orr_r0-r1_i lsr_r1-r1_i lsr_r0-r0-r1
bic_r0-r1-r0 rsb_r2-r0-r1 add_r0-r2_i	and_r2-r0-r1 add_r0-r2_i
cmp_r0_i mov_ls_r1-r2 mov_hi_r1-r2 tst_r0_i mvn_eq_r2-r1 bic_r2-r3-r2	tst_r0_i mvn_eq_r2-r2 bic_r2-r3-r2
eor_r0-r1-r2 cmp_r0-r1 add_lt_r2-r0_i bfi_r0-r2_i_i bfi_r1-r0_i_i	eor_r0-r1-r2 cmp_r0-r1 ror_ge_r0-r2_i add_lt_r0-r0_i bfi_r1-r0_i_i
rsb_r0-r0-r1_lsl_i rsb_r2-r2-r0 tst_r1-r2 mvn_eq_r3-r1 mov_r0-r3 mov_r1-r0	rsb_r0-r0-r1_lsl_i rsb_r2-r2-r0 tst_r1-r2 mvn_eq_r3-r1 mov_r1-r3
cmp_r0_i sub_lt_r1-r0_i sub_ge_r1-r0-r1_asr_i ror_r2-r1_i rsb_r0-r0-r2 rsb_r3-r0_i	cmp_r0_i sub_lt_r1-r0_i sub_ge_r1-r0-r1_asr_i rsb_r0-r0-r1_ror_i rsb_r3-r0_i
mov_r0-r1 bic_r1-r0_i sub_r0-r1_i sub_r2-r1-r0_lsr_i mvn_r1-r2	bic_r1-r1_i sub_r0-r1_i sub_r2-r1-r0_lsr_i mvn_r1-r2
rsb_r0-r0-r1 eor_r2-r1-r0_ror_i rsb_r2-r2-r3 bic_r0-r1_i add_r2-r2_i rsb_r3-r2-r0_lsr_i bfi_r3-r3_i_i eor_r1-r3_i	rsb_r0-r0-r1 eor_r2-r1-r0_ror_i rsb_r2-r2-r3 add_r2-r2_i rsb_r3-r2-r1_lsr_i bfi_r3-r3_i_i eor_r1-r3_i
bic_r0-r0_i add_r1-r0-r2 ror_r0-r1_i sub_r0-r0-r2	bic_r0-r0_i add_r1-r0-r2 rsb_r0-r2-r1_ror_i
mvn_r0-r1 sub_r2-r0_i bfi_r2-r2_i_i rsb_r0-r1-r2_asr_i	mvn_r0-r1 sub_r2-r0_i rsb_r0-r1-r2_asr_i
bfi_r0-r1_i_i bic_r1-r1_i and_r2-r1-r0	mvn_r2-r0_asr_i bic_r1-r1_i bic_r2-r1-r2_lsl_i
cmp_r0_i orr_cc_r1-r2-r1 orr_cs_r1-r2_i add_r3-r1_i sub_r0-r3_i bfi_r2-r0_i_i bic_r2-r1-r2	cmp_r0_i orr_cs_r1-r2_i bfi_r2-r1_i_i bic_r2-r1-r2
bfi_r0-r1_i_i add_r2-r3_i and_r0-r0-r2 bic_r3-r0_i asr_r2-r3-r0 asr_r1-r2_i	add_r2-r3_i bfi_r0-r1_i_i and_r0-r0-r2 asr_r2-r0-r0 asr_r1-r2_i
asr_r0-r0_i mvn_r1-r2 sub_r0-r0-r1 rsb_r2-r2-r3 eor_r0-r0-r2	mvn_r1-r0_asr_i rsb_r0-r1-r2 rsb_r2-r2-r3 eor_r0-r0-r2
cmp_r0-r1 eor_cs_r2-r0-r2 asr_r0-r0_i sub_r2-r0-r2	cmp_r0-r1 eor_cs_r2-r0-r2 rsb_r2-r2-r0_asr_i
tst_r0-r1 eor_ne_r1-r2_i eor_eq_r1-r2-r0_lsr_i mov_r0-r1 bic_r3-r0-r3 bfi_r2-r3_i_i	tst_r0-r1 eor_ne_r1-r2_i eor_eq_r1-r2-r0_lsr_i bic_r3-r1-r3 bfi_r2-r3_i_i
asr_r0-r1-r0 mov_r1-r0 bic_r2-r1_i bic_r3-r2_i sub_r0-r0-r3 rsb_r1-r0_i	asr_r0-r1-r0 and_r0-r0_i rsb_r1-r0_i
lsl_r0-r0_i and_r1-r2-r0_lsl_i rsb_r0-r1_i	and_r1-r2-r0_lsl_i rsb_r0-r1_i
cmp_r0_i orr_ls_r1-r1_i mov_r0-r1 and_r2-r0_i	and_r2-r1_i
orr_r0-r1-r2 bic_r0-r0-r2 rsb_r1-r2-r0_lsl_i bic_r1-r1_i	bic_r0-r1-r2 rsb_r1-r2-r0_lsl_i bic_r1-r1_i
bfi_r0-r1_i_i eor_r0-r2-r0 orr_r3-r0-r1 bic_r0-r3_i bic_r3-r3-r0	bfi_r0-r1_i_i eor_r0-r2-r0 orr_r3-r0-r1 and_r3-r3_i
bic_r0-r0_i mov_r1-r0 bfi_r1-r1_i_i rsb_r2-r1-r3_lsl_i	bic_r0-r0_i rsb_r2-r0-r3_lsl_i
bfi_r0-r1_i_i bfi_r2-r0_i_i	bfi_r2-r1_i_i
cmp_r0-r1 rsb_hi_r1-r2-r3_ror_i add_r0-r1-r1_lsl_i lsr_r3-r0_i mvn_r0-r3 asr_r1-r0_i	cmp_r0-r1 rsb_hi_r1-r2-r3_ror_i add_r0-r1-r1_lsl_i mvn_r1-r0_lsr_i
and_r0-r1-r2_lsr_i cmp_r2-r0 rsb_cc_r0-r0-r1 rsb_cs_r0-r0_i mov_r2-r0 mov_r1-r2	and_r0-r1-r2_lsr_i rsb_r1-r0_i
mov_r0-r1 bfi_r2-r0_i_i rsb_r1-r0-r2_lsl_i	bfi_r2-r1_i_i rsb_r1-r1-r2_lsl_i
orr_r0-r1-r2_lsl_i bfi_r3-r0_i_i bic_r3-r3_i	bic_r1-r1_i bfi_r3-r1_i_i
cmp_r0-r1 rsb_lt_r1-r1-r2 rsb_ge_r1-r3-r2 and_r3-r1-r2 mov_r2-r3 lsr_r3-r2-r1 asr_r3-r3-r3	cmp_r0-r1 rsb_lt_r1-r1-r2 rsb_ge_r1-r3-r2 and_r2-r2-r1 lsr_r3-r2-r1 asr_r3-r3-r3
tst_r0-r1 sub_ne_r1-r2-r3_lsr_i sub_eq_r1-r1-r2_lsl_i add_r0-r1-r0_lsl_i tst_r0-r2 sub_ne_r0-r1-r2 orr_r3-r2-r0 rsb_r2-r2-r3	tst_r1-r0 sub_eq_r1-r1-r2_lsl_i sub_ne_r1-r2-r3_lsr_i add_r0-r1-r0_lsl_i tst_r0-r2 rsb_ne_r0-r2-r1 bic_r2-r0-r2
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r3 orr_r2-r0_i asr_r0-r2-r3 ror_r2-r1_i rsb_r2-r1-r2 lsl_r1-r2-r0 mvn_r3-r1	tst_r0_i mov_ne_r1-r2 mov_eq_r1-r3 orr_r2-r0_i asr_r0-r2-r3 rsb_r2-r1-r1_ror_i lsl_r1-r2-r0 mvn_r3-r1
cmp_r0-r1 sub_hi_r1-r0-r1 mvn_r2-r1 and_r0-r2-r3 bic_r2-r0_i bic_r2-r2_i	cmp_r0-r1 sub_hi_r1-r0-r1 bic_r2-r3_i bic_r0-r2-r1 bic_r2-r0_i
mov_r0-r1 lsr_r2-r3_i cmp_r0_i orr_ge_r1-r0-r2_asr_i ror_r2-r1-r1	cmp_r1_i orr_ge_r1-r1-r3_lsr_i ror_r2-r1-r1
tst_r0-r1 add_ne_r2-r1_i sub_ne_r2-r0-r3_lsr_i add_r2-r2_i asr_r3-r0-r2 eor_r2-r3-r1 sub_r2-r0-r2	tst_r1-r0 sub_ne_r2-r0-r3_asr_i add_r2-r2_i asr_r3-r0-r2 eor_r2-r3-r1 sub_r2-r0-r2
mov_r0-r1 rsb_r0-r0-r2_lsr_i bfi_r2-r3_i_i mov_r3-r0 bfi_r1-r3_i_i bic_r0-r1-r2 mov_r3-r0 bfi_r0-r3_i_i	rsb_r0-r1-r2_lsr_i bfi_r2-r3_i_i bfi_r1-r0_i_i bic_r0-r1-r2 bfi_r0-r0_i_i
bic_r0-r1_i rsb_r2-r1_i tst_r2_i eor_eq_r3-r0_i rsb_r0-r2_i sub_r0-r3-r0_lsl_i	rsb_r2-r1_i tst_r2_i rsb_r0-r2_i eor_eq_r3-r1_i sub_r0-r3-r0_lsl_i
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r2 sub_r3-r0-r1 lsr_r1-r3_i rsb_r2-r1-r2_ror_i mov_r1-r2 sub_r1-r1-r2_asr_i	add_r3-r2_i add_r3-r0-r3 lsr_r1-r3_i rsb_r2-r1-r2_ror_i sub_r1-r2-r2_asr_i
tst_r0_i mvn_eq_r1-r0 bic_r0-r1_i mov_r1-r0 lsl_r2-r1_i eor_r2-r2-r0_lsr_i orr_r1-r2_i	tst_r0_i mvn_eq_r1-r0 bic_r0-r1_i lsl_r2-r0_i eor_r2-r2-r0_lsr_i orr_r1-r2_i
bfi_r0-r1_i_i asr_r1-r0-r2 add_r2-r3_i bfi_r1-r1_i_i sub_r0-r0-r3_ror_i rsb_r3-r0-r1 bic_r3-r3-r2 bic_r0-r3-r2	bfi_r0-r1_i_i asr_r1-r0-r2 add_r2-r3_i sub_r0-r0-r3_ror_i rsb_r3-r0-r1 bic_r0-r3-r2
lsr_r0-r1-r2 lsr_r2-r0_i mov_r0-r2	lsr_r0-r1-r2 mov_r0-r0_lsr_i
bfi_r0-r1_i_i mvn_r1-r0 bfi_r0-r1_i_i asr_r2-r0-r0 rsb_r3-r2-r0_asr_i and_r2-r3_i bfi_r3-r2_i_i bic_r1-r3_i	eor_r0-r0_i bfi_r0-r1_i_i asr_r3-r0-r0 rsb_r1-r3-r0_asr_i unk
cmp_r0_i mov_ls_r1-r2 mov_hi_r1-r2 mvn_r2-r1	mvn_r2-r2
cmp_r0-r1 rsb_cs_r1-r2-r3 ror_r0-r1_i mvn_r3-r0	cmp_r0-r1 rsb_cs_r1-r2-r3 mvn_r3-r1_ror_i
mvn_r0-r1 bfi_r1-r1_i_i orr_r1-r1-r0 lsl_r2-r1_i mvn_r1-r2	mvn_r0-r1 and_r2-r0_i unk mvn_r1-r1_lsl_i
cmp_r0-r1 rsb_hi_r2-r1-r0_ror_i orr_r1-r2_i tst_r1_i add_ne_r1-r2_i mov_r3-r1	cmp_r0-r1 rsb_hi_r2-r1-r0_ror_i add_r3-r2_i
mvn_r0-r1 ror_r2-r0_i lsr_r2-r2-r0 mov_r3-r2 bfi_r3-r3_i_i	mvn_r0-r1 ror_r2-r0_i lsr_r3-r2-r0 bfi_r3-r3_i_i
mov_r0-r1 asr_r1-r1-r0 and_r1-r1-r2	asr_r1-r1-r1 and_r1-r1-r2
bic_r0-r1-r0 mvn_r1-r0	unk
bic_r0-r1_i tst_r2-r3 and_eq_r0-r0-r2_lsl_i mov_r3-r0 lsr_r1-r3-r3	tst_r2-r3 bic_r0-r1_i and_ge_r0-r0-r2_lsl_i lsr_r1-r0-r0
add_r0-r0-r1_lsr_i add_r0-r0-r2_ror_i sub_r3-r0_i bfi_r2-r0_i_i eor_r2-r2_i mov_r0-r2 and_r2-r0-r3_asr_i	add_r0-r0-r1_lsr_i add_r0-r0-r2_ror_i sub_r3-r0_i bfi_r2-r0_i_i eor_r2-r2_i and_r2-r2-r3_asr_i
tst_r0-r1 mvn_ne_r2-r3 orr_ne_r2-r1-r2 ror_r1-r3-r2 bfi_r3-r1_i_i eor_r1-r3_i	tst_r0-r1 unk ror_r1-r3-r2 bfi_r3-r1_i_i eor_r1-r3_i
sub_r0-r0-r1_lsr_i orr_r0-r0-r1_lsr_i sub_r2-r1-r0 add_r1-r2-r0 mvn_r0-r1	mvn_r0-r1
orr_r0-r1_i eor_r2-r0-r3 and_r1-r1-r0 ror_r1-r1-r2	orr_r0-r1_i eor_r2-r0-r3 ror_r1-r1-r2
asr_r0-r1_i bfi_r2-r0_i_i bfi_r2-r2_i_i bfi_r0-r2_i_i asr_r0-r0_i mov_r3-r0	asr_r3-r1_i
cmp_r0_i mov_ls_r1-r2 mov_hi_r1-r0 bfi_r1-r1_i_i	cmp_r0_i mov_ls_r1-r2 eor_hi_r1-r0_i
tst_r0-r1 and_eq_r1-r2_i bic_r2-r1-r2 sub_r1-r2-r3_asr_i bic_r0-r1_i asr_r2-r0_i bfi_r1-r2_i_i orr_r3-r1-r2	tst_r0-r1 and_eq_r1-r2_i bic_r2-r1-r2 sub_r1-r2-r3_asr_i bic_r0-r1_i asr_r2-r0_i orr_r3-r1-r2
lsr_r0-r1-r2 bfi_r0-r0_i_i orr_r3-r0_i	lsr_r0-r1-r2 orr_r3-r0_i
bic_r0-r1_i mov_r2-r0 orr_r3-r2_i	orr_r3-r1_i
cmp_r0-r1 sub_hi_r2-r0-r3 mvn_r3-r2 mvn_r1-r3 bfi_r2-r1_i_i	cmp_r0-r1 sub_hi_r2-r0-r3 bfi_r2-r2_i_i
add_r0-r0-r0_lsl_i bfi_r1-r0_i_i	bfi_r1-r0_i_i
tst_r0-r1 rsb_ne_r2-r1-r3_lsr_i sub_ne_r2-r3_i bic_r3-r3-r2	tst_r0-r1 sub_ne_r2-r3_i bic_r3-r3-r2
cmp_r0-r1 and_lt_r0-r0_i lsl_r2-r2_i rsb_r0-r2-r0 mvn_r3-r0 bfi_r3-r3_i_i ror_r0-r3_i	cmp_r0-r1 and_lt_r0-r0_i lsl_r2-r2_i rsb_r0-r2-r0 mvn_r0-r0_ror_i
orr_r0-r0_i mov_r1-r2 mov_r2-r1 add_r3-r2-r2 eor_r1-r0-r3_ror_i bfi_r1-r1_i_i	orr_r0-r0_i add_r3-r2-r2 eor_r1-r0-r3_lsr_i bfi_r1-r1_i_i
tst_r0_i orr_ne_r0-r1-r0 sub_eq_r0-r2-r0 lsl_r3-r0_i sub_r0-r1-r3 sub_r0-r1-r0_asr_i	tst_r0_i orr_ne_r0-r1-r0 sub_eq_r0-r2-r0 sub_r0-r1-r0_lsl_i sub_r0-r1-r0_asr_i
lsl_r0-r1_i rsb_r1-r1-r0 mov_r2-r1 sub_r2-r1-r2_ror_i add_r0-r2-r2 bic_r0-r0_i	bic_r0-r1_i rsb_r1-r0-r1_lsl_i bic_r0-r1_i
bic_r0-r1-r2 bfi_r1-r0_i_i cmp_r0-r1 and_hi_r2-r3-r0_lsl_i orr_r3-r2-r3 bic_r0-r3_i	orr_r3-r2-r3 bic_r0-r3_i
add_r0-r1-r1 mov_r1-r0	add_r1-r1-r1
add_r0-r1_i orr_r2-r1-r0_lsr_i lsl_r3-r2_i lsr_r1-r0-r3 mov_r3-r2 rsb_r1-r3-r1 bic_r1-r1_i eor_r2-r1_i	add_r0-r1_i orr_r2-r1-r0_lsr_i rsb_r1-r2-r0 bic_r1-r1_i eor_r2-r1_i
cmp_r0-r1 mvn_eq_r2-r1 sub_ls_r2-r3-r1_ror_i rsb_r0-r0-r2 lsl_r0-r0_i bic_r0-r2-r0	cmp_r0-r1 sub_ls_r2-r3-r1_ror_i rsb_r0-r0-r2 bic_r0-r2-r0_lsl_i
rsb_r0-r0-r1 mvn_r1-r0 add_r0-r0-r1 asr_r1-r0-r1 bfi_r1-r1_i_i	mvn_r1_i
lsl_r0-r1_i sub_r0-r1-r0_ror_i mvn_r2-r0 mvn_r3-r2 add_r2-r3_i	lsl_r0-r1_i sub_r0-r1-r0_ror_i add_r2-r0_i
asr_r0-r1-r0 bic_r1-r1_i rsb_r2-r3-r1 bfi_r3-r0_i_i bfi_r0-r2_i_i mov_r2-r0 sub_r2-r2-r3 bic_r0-r2_i	asr_r0-r1-r0 bic_r2-r3_i bfi_r3-r0_i_i bfi_r0-r2_i_i sub_r2-r0-r3 bic_r0-r2_i
cmp_r0-r1 orr_cs_r2-r3_i bfi_r0-r2_i_i eor_r2-r0_i lsr_r2-r2_i add_r2-r2-r0 rsb_r1-r2-r0	sub_r2-r0-r0_lsr_i rsb_r1-r0-r2
add_r0-r0-r1 cmp_r0-r2 mov_ne_r3-r2 mov_eq_r3-r0 bic_r1-r3_i asr_r1-r1_i	asr_r1-r2_i
cmp_r0-r1 mvn_cs_r2-r0 bfi_r3-r2_i_i bic_r0-r3-r0 lsr_r1-r0_i and_r0-r1_i bfi_r0-r0_i_i lsl_r1-r0-r0	cmp_r0-r1 mvn_cs_r2-r0 bfi_r3-r2_i_i bic_r0-r3-r0 lsr_r1-r0_i and_r0-r1_i lsl_r1-r0-r0
rsb_r0-r1-r2 sub_r1-r2-r0 bfi_r3-r1_i_i add_r0-r3-r3_ror_i and_r2-r1-r0_asr_i ror_r0-r2_i	bfi_r3-r1_i_i add_r0-r3-r3_ror_i and_r2-r1-r0_asr_i ror_r0-r2_i
sub_r0-r1_i and_r2-r3-r0 tst_r3-r0 eor_ne_r2-r1-r2 bfi_r3-r2_i_i bfi_r0-r3_i_i	sub_r0-r1_i bfi_r0-r3_i_i
add_r0-r0-r1_asr_i rsb_r1-r1-r2 sub_r1-r0-r1 asr_r2-r3_i asr_r3-r2-r1 bfi_r2-r3_i_i mvn_r0-r2 and_r1-r0-r3	add_r0-r0-r1_asr_i rsb_r1-r1-r2 sub_r1-r0-r1 asr_r2-r3_i asr_r3-r2-r1 bfi_r2-r3_i_i bic_r1-r3-r2
bfi_r0-r0_i_i tst_r0-r1 mov_ne_r2-r0 bfi_r0-r2_i_i mvn_r1-r0 lsr_r3-r1_i bfi_r1-r3_i_i	tst_r1-r0 mov_ne_r2-r0 bfi_r0-r2_i_i mvn_r1-r0 lsr_r3-r1_i bfi_r1-r3_i_i
asr_r0-r1_i asr_r2-r0_i bic_r2-r2_i bfi_r2-r2_i_i	asr_r2-r1_i bic_r2-r2_i
ror_r0-r1-r2 eor_r0-r0_i mov_r1-r0	ror_r0-r1-r2 eor_r1-r0_i
cmp_r0-r1 rsb_ls_r1-r0-r2 lsr_r3-r1_i add_r0-r3-r3 mov_r1-r0 bfi_r0-r1_i_i	cmp_r0-r1 rsb_ls_r1-r0-r2 lsr_r3-r1_i add_r0-r3-r3 bic_r0-r0_i
tst_r0-r1 sub_ne_r1-r2_i sub_eq_r1-r1-r0_lsl_i bfi_r0-r1_i_i	tst_r0-r1 sub_ne_r1-r2_i bfi_r0-r1_i_i
orr_r0-r1-r2 add_r3-r2_i sub_r1-r0-r3 rsb_r3-r1_i	bic_r3-r1-r2 rsb_r3-r3_i
orr_r0-r0-r1_lsl_i mov_r1-r0 bic_r0-r0-r1 and_r2-r1-r0 bfi_r0-r2_i_i sub_r3-r2-r0	eor_r3-r2-r2
cmp_r0_i mov_ls_r1-r0 mov_hi_r1-r2 cmp_r1_i eor_lt_r2-r3-r2 and_r3-r2_i bic_r2-r3_i orr_r0-r2_i	mov_r0_i
mvn_r0-r1 add_r0-r2-r0 bic_r0-r0-r1 mov_r2-r1 and_r2-r0-r2	bic_r2-r0-r0
cmp_r0_i sub_lt_r1-r0-r1 sub_ge_r1-r0-r2 add_r2-r1_i bfi_r0-r2_i_i add_r3-r0_i add_r2-r3_i bic_r1-r2_i	cmp_r0_i sub_ne_r1-r0-r1 sub_ge_r1-r0-r2 bfi_r0-r1_i_i add_r2-r0_i bic_r1-r2_i
sub_r0-r1-r2_lsl_i rsb_r1-r2-r0_asr_i bfi_r2-r2_i_i bic_r3-r1_i rsb_r0-r2-r3_asr_i mov_r3-r0	sub_r0-r1-r2_lsl_i rsb_r1-r2-r0_asr_i rsb_r3-r2-r1_asr_i
tst_r0-r1 mov_eq_r2-r0 mov_ne_r2-r1 add_r0-r2-r3	tst_r0-r1 add_ne_r0-r1-r3 add_cs_r0-r0-r3
cmp_r0-r1 mvn_ne_r0-r2 eor_r3-r2-r0 add_r2-r3_i mvn_r3-r2 asr_r1-r3-r3 bfi_r1-r1_i_i	cmp_r0-r1 mvn_ne_r0-r2 eor_r3-r2-r0 add_r2-r3_i mvn_r3-r2 asr_r1-r3-r3
add_r0-r0_i mvn_r1-r0 sub_r1-r1_i	mvn_r0-r0_lsr_i sub_r1-r0_i
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r2 bic_r3-r1-r2 asr_r0-r3_i	mvn_r0-r2_asr_i
bic_r0-r1-r2 rsb_r2-r0-r1	and_r2-r1-r2
orr_r0-r1-r2_asr_i bfi_r3-r0_i_i and_r1-r1-r0 add_r3-r3-r1 rsb_r0-r0-r1_asr_i and_r2-r3-r0_lsr_i eor_r0-r2-r3_lsr_i sub_r1-r3-r0_asr_i	orr_r0-r1-r2_asr_i bfi_r3-r0_i_i add_r3-r3-r1 rsb_r0-r0-r1_asr_i and_r2-r3-r0_lsr_i eor_r0-r2-r3_lsr_i sub_r1-r3-r0_asr_i
cmp_r0-r1 mov_ls_r1-r0 cmp_r1_i mvn_ne_r2-r1 mvn_r1-r2 mov_r0-r1	cmp_r0-r1 mov_ls_r1-r0 cmp_r1_i mvn_ne_r2-r1 mvn_r0-r2_lsr_i
tst_r0-r1 eor_eq_r1-r0_i ror_r2-r1-r1 mov_r0-r2 mvn_r3-r0 add_r3-r3-r3_lsl_i	tst_r0-r1 eor_eq_r1-r0_i ror_r2-r1-r1 mvn_r3-r2 add_r3-r3-r3_lsl_i
bfi_r0-r1_i_i bfi_r0-r0_i_i mov_r1-r0	bfi_r0-r1_i_i mov_r1-r0
bic_r0-r1-r2 cmp_r0_i rsb_ne_r0-r1-r2 rsb_eq_r0-r1_i mov_r2-r0	bic_r0-r1-r2 cmp_r0_i mov_eq_r2_i sub_r2-r2-r1
and_r0-r1-r2 bfi_r3-r2_i_i bic_r3-r3-r0 mov_r0-r3 add_r1-r3-r0_asr_i rsb_r1-r3-r1_lsl_i	bfi_r3-r2_i_i and_r0-r1-r2 bic_r3-r3-r0 add_r1-r3-r3_asr_i rsb_r1-r3-r1_lsl_i
tst_r0-r1 add_ne_r1-r2-r0_lsr_i bic_r2-r3_i tst_r3-r2 eor_eq_r3-r3_i eor_r1-r1-r3_asr_i	tst_r0-r1 add_ne_r1-r2-r0_lsr_i eor_r1-r1-r3_asr_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r0 bfi_r1-r1_i_i eor_r3-r1-r2_lsl_i add_r2-r3-r3 mvn_r1-r2 sub_r0-r2_i bic_r1-r1-r0	tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r0 eor_r3-r1-r2_lsl_i add_r2-r3-r3 mvn_r1-r2 sub_r0-r2_i bic_r1-r1-r0
bic_r0-r1_i lsr_r2-r3_i ror_r2-r2_i rsb_r1-r2-r0 add_r2-r1_i	bic_r0-r1_i lsr_r2-r3_i sub_r1-r0-r2_ror_i add_r2-r1_i
cmp_r0_i add_lt_r1-r1-r2 add_ge_r1-r0-r1 add_r2-r1-r3_lsl_i mov_r3-r2	cmp_r0_i add_lt_r1-r1-r2 add_ge_r1-r0-r1 add_r3-r1-r3_lsl_i
bfi_r0-r1_i_i ror_r0-r0_i sub_r0-r2-r0	bfi_r0-r1_i_i sub_r0-r2-r0_ror_i
rsb_r0-r1_i mov_r2-r1 and_r3-r2-r0 add_r3-r3-r0_ror_i ror_r0-r3_i mvn_r1-r0	rsb_r0-r1_i and_r3-r1-r0 add_r3-r3-r0_ror_i mvn_r1-r3_ror_i
cmp_r0_i orr_cc_r1-r0-r2 orr_cs_r1-r0_i mov_r3-r1 sub_r1-r1-r3_lsr_i mvn_r2-r1 bic_r3-r2_i	cmp_r0_i orr_cc_r1-r0-r2 orr_cs_r1-r0_i sub_ne_r1-r1-r1_lsr_i mvn_r2-r1 bic_r3-r2_i
cmp_r0-r1 orr_lt_r1-r2-r3 orr_ge_r1-r3-r2_lsl_i lsl_r3-r1_i bic_r3-r3_i	cmp_r0-r1 orr_lt_r1-r2-r3 orr_ge_r1-r3-r2_lsl_i lsl_r3-r1_i
tst_r0-r1 rsb_eq_r2-r1-r3 bfi_r1-r2_i_i bic_r2-r2-r1 eor_r2-r1-r2 mvn_r3-r2	tst_r0-r1 rsb_eq_r2-r1-r3 bfi_r1-r2_i_i orr_r2-r1-r2 mvn_r3-r2
mvn_r0-r1 mov_r1-r0 lsl_r0-r1_i	mvn_r0-r1 lsl_r0-r0_i
lsr_r0-r1-r2 sub_r3-r2-r3 cmp_r3-r0 rsb_ls_r1-r1-r0_lsl_i rsb_hi_r1-r1-r2 bfi_r3-r1_i_i	lsr_r0-r1-r2 sub_r3-r2-r3 cmp_r3-r0 rsb_hi_r1-r1-r2 bfi_r3-r1_i_i
tst_r0_i eor_ne_r1-r2_i eor_eq_r1-r3-r0 bfi_r0-r2_i_i eor_r3-r1-r2 bic_r3-r0-r3 bic_r2-r3_i	tst_r0_i eor_ne_r1-r2_i eor_eq_r1-r3-r0 eor_r3-r1-r2 bic_r3-r0-r3 bic_r2-r3_i
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r0 bic_r1-r2_i rsb_r1-r2-r1_lsr_i mvn_r2-r1	mvn_r2-r1 cmp_r0-r1 mvn_cs_r2-r0 rsb_r1-r2-r2_lsr_i mvn_r2-r1
and_r0-r1_i bic_r2-r1_i and_r3-r2-r0_asr_i	sub_r3-r1-r1
rsb_r0-r0_i lsl_r1-r2_i bic_r3-r2_i and_r0-r1-r0 lsl_r3-r3-r0	bic_r3-r2_i rsb_r1-r0_i and_r0-r1-r2_lsl_i lsl_r3-r3-r0
cmp_r0_i rsb_hi_r0-r1-r2_lsl_i rsb_eq_r0-r1_i bfi_r3-r0_i_i add_r1-r3_i	cmp_r0_i rsb_cs_r0-r1_i bfi_r3-r0_i_i add_r1-r3_i
cmp_r0_i add_ne_r1-r1-r1_lsl_i lsr_r2-r0_i lsl_r0-r2_i rsb_r3-r1-r0_asr_i	cmp_r0_i add_ne_r1-r1-r1_lsl_i lsr_r2-r0_i rsb_r3-r1-r2_ror_i
cmp_r0_i mov_ls_r1-r2 bic_r2-r1_i bfi_r0-r2_i_i	bic_r0-r0_i
bfi_r0-r0_i_i mov_r1-r2 and_r3-r1-r0_lsr_i	and_r3-r2-r0_lsr_i
cmp_r0-r1 eor_ne_r0-r0-r2 eor_eq_r0-r0-r2 eor_r0-r1-r0_asr_i orr_r1-r3_i and_r1-r0-r1 lsr_r0-r1_i	eor_r0-r0-r2 eor_r0-r1-r0_asr_i orr_r1-r3_i and_r1-r0-r1 lsr_r0-r1_i
tst_r0-r1 eor_ne_r0-r1-r2 eor_eq_r0-r3-r1_ror_i sub_r3-r2-r3_lsl_i ror_r1-r2-r1 lsr_r3-r3_i rsb_r1-r3-r1 bic_r0-r1-r0	tst_r0-r1 eor_ne_r0-r1-r2 eor_eq_r0-r3-r1_ror_i sub_r3-r2-r3_lsl_i ror_r1-r2-r1 sub_r1-r1-r3_lsr_i bic_r0-r1-r0
cmp_r0-r1 and_cc_r1-r1-r2_asr_i sub_r1-r3-r1_lsr_i bic_r3-r1_i and_r2-r3-r1	cmp_r0-r1 and_cc_r1-r1-r2_asr_i sub_r1-r3-r1_lsr_i bic_r2-r1_i
tst_r0-r1 sub_ne_r2-r0_i asr_r3-r2_i ror_r1-r3_i lsl_r1-r1_i lsl_r2-r1_i	tst_r0-r1 sub_ne_r2-r0_i ror_r1-r2_i lsl_r2-r1_i
cmp_r0-r1 sub_ne_r1-r2_i bic_r3-r2_i orr_r2-r3-r1 bic_r2-r3-r2	mov_r2_i
bfi_r0-r0_i_i bfi_r1-r0_i_i	bfi_r1-r0_i_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 lsl_r0-r1-r2 bfi_r2-r0_i_i mov_r3-r0 bic_r2-r2-r3	mvn_r1-r2 lsl_r0-r1-r2 bic_r1-r2_i bic_r2-r1-r0
mov_r0-r1 add_r1-r0-r1_lsr_i cmp_r1_i eor_cc_r2-r2-r1 eor_cs_r2-r3_i bic_r2-r1-r2	add_r1-r1-r1_lsr_i cmp_r1_i eor_cc_r2-r2-r1 eor_cs_r2-r3_i bic_r2-r1-r2
bfi_r0-r1_i_i bfi_r2-r3_i_i rsb_r0-r3-r0_lsl_i cmp_r0-r2 eor_cs_r1-r3_i mov_r0-r1 eor_r3-r1-r0	eor_r3-r0-r0
mov_r0-r1 asr_r1-r1-r1 bfi_r2-r0_i_i and_r0-r2-r1 bic_r0-r0_i asr_r1-r0_i	asr_r1-r1-r1 and_r0-r2-r1 asr_r1-r0_i
lsr_r0-r1-r1 lsr_r0-r0_i eor_r2-r0-r2	lsr_r0-r1-r1 eor_r2-r2-r0_lsr_i
bfi_r0-r1_i_i rsb_r2-r0_i tst_r3-r1 mvn_ne_r3-r2 add_r0-r3-r3 bfi_r2-r0_i_i	bfi_r0-r1_i_i rsb_r2-r0_i unk
mov_r0-r1 tst_r1-r0 mov_ne_r1-r2 lsr_r3-r1-r0	cmp_r1_i lsr_r3-r2-r1 mov_ls_r3-r1_lsl_i
tst_r0-r1 sub_ne_r0-r2-r1_lsr_i sub_eq_r0-r2-r1_lsr_i mov_r2-r0 asr_r2-r2_i lsl_r1-r2_i	tst_r1-r0 sub_ge_r0-r2-r1_lsr_i sub_ne_r0-r2-r1_lsr_i lsr_r2-r0_i lsl_r1-r2_i
sub_r0-r0_i bfi_r1-r0_i_i add_r1-r1_i	bfi_r1-r0_i_i add_r1-r1_i
tst_r0_i eor_ne_r1-r2-r0 eor_eq_r1-r0-r3_ror_i asr_r2-r0-r2 mov_r0-r2 mov_r3-r2 eor_r3-r0-r3_ror_i eor_r1-r1-r3	eor_r1-r2-r0 asr_r2-r0-r2 tst_r0_i eor_ls_r1-r0-r3_ror_i eor_r3-r2-r2_ror_i eor_r1-r1-r3
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r0 bic_r3-r2_i rsb_r2-r2-r3 rsb_r3-r2-r3_lsr_i	tst_r1-r0 orr_eq_r3-r0-r0 bic_r1-r3_i rsb_r2-r1-r3_lsr_i add_r3-r3-r2
tst_r0_i sub_eq_r0-r1-r0 lsl_r2-r0-r2 mov_r0-r3 and_r3-r2-r0_ror_i	tst_r0_i sub_eq_r0-r1-r0 lsl_r2-r0-r2 and_r3-r2-r3_ror_i
cmp_r0_i mvn_cs_r1-r0 mvn_r0-r1	cmp_r0_i mvn_cc_r0-r1
rsb_r0-r0-r1 bfi_r2-r1_i_i add_r0-r0-r0 bic_r0-r0_i eor_r1-r0-r2 mov_r2-r1 lsr_r3-r1-r2 bfi_r2-r3_i_i	rsb_r0-r0-r1 bfi_r2-r1_i_i eor_r2-r2-r0_lsl_i lsr_r3-r2-r2 bfi_r2-r3_i_i
tst_r0-r1 add_eq_r2-r2-r3 bfi_r3-r2_i_i bic_r0-r3-r2 add_r1-r0-r3 bfi_r3-r1_i_i	tst_r0-r1 add_eq_r2-r2-r3 bic_r0-r3-r2 add_r1-r0-r3 bfi_r3-r1_i_i
lsl_r0-r1-r2 sub_r1-r0-r3_lsl_i asr_r0-r1_i mov_r2-r0 bic_r1-r2_i	lsl_r0-r1-r2 sub_r1-r0-r3_lsl_i asr_r0-r1_i bic_r1-r0_i
and_r0-r1-r2_lsl_i eor_r1-r0_i eor_r1-r0-r1	mov_r1_i
rsb_r0-r0_i bic_r0-r1-r0 lsr_r2-r2-r1 ror_r3-r0_i sub_r3-r3-r0 asr_r1-r1-r2 and_r3-r3-r1_ror_i and_r1-r1-r3	rsb_r0-r0_i bic_r0-r1-r0 lsr_r2-r2-r1 rsb_r3-r0-r0_ror_i asr_r1-r1-r2 and_r3-r3-r1_ror_i and_r1-r1-r3
lsl_r0-r1-r1 rsb_r2-r0-r3 mov_r1-r2 bic_r3-r2-r1	sub_r3-r1-r1
tst_r0-r1 eor_ne_r2-r2-r0_lsr_i mvn_r0-r2 add_r0-r0_i mvn_r3-r0	tst_r0-r1 eor_ne_r2-r2-r0_lsr_i sub_r3-r2_i
mvn_r0-r1 mvn_r2-r0 orr_r2-r2_i bfi_r3-r2_i_i bfi_r0-r3_i_i	mvn_r0-r1 bfi_r0-r3_i_i
rsb_r0-r0-r1 mov_r2-r0 sub_r3-r3-r2 and_r0-r3-r0 asr_r3-r0-r0	rsb_r0-r0-r1 sub_r3-r3-r0 and_r0-r3-r0 asr_r3-r0-r0
rsb_r0-r1-r2_lsr_i rsb_r0-r1-r0 bfi_r3-r3_i_i lsl_r1-r3_i rsb_r2-r0-r1	rsb_r0-r1-r2_lsr_i rsb_r0-r1-r0 bfi_r3-r3_i_i rsb_r2-r0-r3_lsl_i
add_r0-r1_i bfi_r1-r0_i_i and_r1-r1-r2_lsl_i ror_r2-r1_i	and_r1-r1-r2_lsl_i ror_r2-r1_i
bfi_r0-r0_i_i asr_r0-r0-r1 orr_r0-r2-r0_lsl_i	asr_r0-r0-r1 orr_r0-r2-r0_lsl_i
rsb_r0-r1-r2 orr_r1-r3_i sub_r2-r0-r3 bic_r2-r2_i mov_r0-r1 sub_r3-r0-r2_lsl_i	rsb_r0-r1-r2 sub_r2-r0-r3 orr_r1-r3_i bic_r2-r2_i sub_r3-r1-r2_lsl_i
lsr_r0-r0-r1 tst_r0_i mvn_ne_r2-r0 bfi_r2-r2_i_i and_r2-r2_i asr_r1-r2-r2 and_r3-r1-r2_lsr_i	sub_r3-r0-r0
lsl_r0-r1_i sub_r0-r2-r0 rsb_r1-r2-r0_lsr_i	sub_r0-r2-r1_lsl_i rsb_r1-r2-r0_lsr_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r0 mov_r0-r1	tst_r0_i mov_ne_r0-r2
bfi_r0-r1_i_i bic_r1-r0_i	bic_r1-r0_i
lsr_r0-r0_i sub_r0-r0-r1	rsb_r0-r1-r0_lsr_i
tst_r0-r1 rsb_ne_r2-r3_i rsb_eq_r2-r0_i mvn_r3-r2 orr_r2-r3-r2	mvn_r2_i
sub_r0-r0_i ror_r1-r0-r0 bfi_r0-r0_i_i mvn_r2-r0 add_r0-r2_i asr_r1-r1-r0 bfi_r3-r1_i_i	sub_r0-r0_i ror_r1-r0-r0 sub_r2-r0-r0_ror_i mvn_r2-r2_ror_i add_r0-r2_i asr_r1-r1-r0 bfi_r3-r1_i_i
orr_r0-r1-r2 asr_r2-r3_i lsr_r1-r2_i add_r1-r0-r1_lsr_i add_r0-r0-r1 bfi_r0-r0_i_i	orr_r0-r1-r2 asr_r2-r3_i add_r1-r0-r2_lsr_i add_r0-r0-r1 bfi_r0-r0_i_i
cmp_r0_i mvn_cs_r1-r0 mov_r0-r1 bic_r0-r0_i rsb_r1-r0_i mov_r0-r1	cmp_r0_i mvn_cs_r1-r0 bic_r0-r1_i rsb_r0-r0_i
cmp_r0-r1 sub_eq_r2-r2-r1 add_r1-r0-r0 bic_r3-r3-r1 sub_r3-r3-r2_lsl_i bfi_r0-r3_i_i lsr_r2-r0_i	lsr_r2-r0_i
bic_r0-r0-r1 mov_r1-r0 rsb_r2-r1-r3_ror_i bic_r3-r3-r2 eor_r0-r3-r0_lsl_i	bic_r0-r0-r1 rsb_r2-r0-r3_ror_i bic_r3-r3-r2 eor_r0-r3-r0_lsl_i
sub_r0-r1_i rsb_r0-r0_i	rsb_r0-r1_i
asr_r0-r0-r0 bic_r1-r0-r2 sub_r1-r1_i and_r2-r1_i bfi_r0-r2_i_i	asr_r0-r0-r0 unk and_r2-r1_i bfi_r0-r2_i_i
bic_r0-r1_i and_r1-r0-r2_lsl_i bic_r3-r1-r3	and_r1-r1-r2_lsl_i bic_r3-r1-r3
bfi_r0-r1_i_i bic_r2-r2-r1 lsr_r1-r0-r1 and_r0-r1-r2_lsl_i add_r1-r0_i and_r0-r1_i orr_r3-r0-r1_asr_i	bic_r0-r0_i bic_r2-r2-r1 lsr_r1-r0-r1 and_r0-r1-r2_lsl_i add_r1-r0_i and_r0-r1_i orr_r3-r0-r1_asr_i
cmp_r0-r1 eor_cc_r2-r1-r3 bic_r2-r2_i bfi_r2-r2_i_i lsl_r2-r2_i rsb_r1-r2_i	cmp_r0-r1 eor_cc_r2-r1-r3 bic_r2-r2_i lsl_r2-r2_i rsb_r1-r2_i
rsb_r0-r1-r2_asr_i eor_r1-r2-r1 mvn_r2-r1 eor_r2-r2_i asr_r0-r0-r2 lsl_r3-r0_i	rsb_r0-r1-r2_asr_i eor_r1-r2-r1 eor_r2-r1_i asr_r0-r0-r2 lsl_r3-r0_i
cmp_r0-r1 mvn_lt_r2-r0 eor_ne_r2-r1-r3_asr_i bfi_r2-r2_i_i mov_r3-r2 mov_r1-r3 bfi_r1-r1_i_i mov_r0-r1 bfi_r3-r0_i_i	cmp_r0-r1 eor_ne_r2-r1-r3_asr_i mov_r3-r2 bfi_r3-r3_i_i
cmp_r0-r1 mvn_ne_r2-r3 mov_r1-r2 rsb_r0-r2-r1 add_r2-r0_i	mov_r2_i
mov_r0-r1 and_r2-r0-r1 bfi_r0-r2_i_i bfi_r1-r0_i_i	bfi_r1-r1_i_i bfi_r1-r1_i_i
cmp_r0-r1 mov_ls_r2-r3 bfi_r1-r2_i_i bfi_r3-r1_i_i ror_r3-r3_i	bfi_r3-r1_i_i ror_r3-r3_i
cmp_r0-r1 mov_ne_r1-r0 ror_r1-r2-r1	ror_r1-r2-r0
eor_r0-r1-r2_lsl_i mov_r2-r0 cmp_r3-r2 orr_eq_r1-r3-r2_lsr_i bfi_r2-r2_i_i bic_r3-r2-r1	eor_r2-r1-r2_lsl_i cmp_r3-r2 orr_eq_r1-r3-r2_lsr_i bfi_r2-r2_i_i bic_r3-r2-r1
sub_r0-r1_i mvn_r1-r2 tst_r3-r0 mov_eq_r2-r1 eor_r1-r2_i lsl_r0-r0-r1 add_r3-r0-r0_ror_i	sub_r0-r1_i tst_r3-r0 mvn_eq_r2-r2 eor_r1-r2_i lsl_r0-r0-r1 add_r3-r0-r0_ror_i
cmp_r0_i rsb_lt_r0-r1-r2_lsr_i sub_r2-r0_i rsb_r1-r2_i	cmp_r0_i rsb_lt_r0-r1-r2_lsr_i rsb_r1-r0_i
cmp_r0-r1 add_cc_r2-r2-r1 lsl_r2-r2_i orr_r3-r0-r2 add_r2-r3-r2 bic_r1-r2_i bic_r3-r1-r3 ror_r1-r3_i	cmp_r0-r1 add_cc_r2-r2-r1 lsl_r2-r2_i orr_r3-r0-r2 add_r2-r3-r2 bic_r3-r2-r3 ror_r1-r3_i
bfi_r0-r1_i_i bic_r1-r2-r0 rsb_r3-r3-r1_ror_i orr_r1-r3-r0_asr_i asr_r0-r1_i and_r0-r0-r1 mvn_r1-r0 lsl_r0-r1_i	bic_r1-r2-r0 rsb_r3-r3-r1_ror_i orr_r1-r3-r0_asr_i and_r0-r1-r1_asr_i mvn_r1-r0 lsl_r0-r1_i
tst_r0-r1 sub_ne_r0-r2-r0 sub_eq_r0-r1-r3_asr_i bfi_r0-r0_i_i eor_r3-r0-r3 asr_r2-r3_i	tst_r0-r1 sub_ne_r0-r2-r0 sub_eq_r0-r1-r3_asr_i eor_r3-r0-r3 asr_r2-r3_i
ror_r0-r0_i mov_r1-r0	mov_r1-r0_ror_i
ror_r0-r1_i add_r2-r0-r2_asr_i tst_r3_i and_eq_r3-r2_i asr_r0-r3_i bic_r3-r3-r0	ror_r0-r1_i add_r2-r0-r2_asr_i tst_r3_i and_eq_r3-r2_i bic_r3-r3-r3_asr_i
eor_r0-r1_i rsb_r2-r1-r0_asr_i rsb_r3-r3-r2_lsl_i bfi_r1-r3_i_i	bfi_r1-r3_i_i
tst_r0-r1 sub_ne_r2-r2-r0_ror_i sub_eq_r2-r3-r2 orr_r1-r3-r2 mov_r3-r2 cmp_r1-r2 mvn_ls_r0-r2 orr_r1-r0-r3_lsr_i	tst_r0-r1 sub_ge_r2-r3-r2 sub_ne_r2-r2-r0_ror_i orr_r1-r3-r2 cmp_r1-r2 mvn_ls_r0-r1 orr_r1-r0-r2_lsr_i
lsr_r0-r1_i cmp_r2-r0 rsb_ne_r0-r0-r1 bfi_r1-r0_i_i bfi_r0-r1_i_i and_r1-r0_i bfi_r3-r1_i_i	unk
tst_r0_i mvn_eq_r1-r0 lsr_r2-r1-r0 sub_r0-r3-r2_lsr_i rsb_r0-r0-r3_asr_i add_r3-r3_i mov_r2-r3 ror_r3-r2-r0	tst_r0_i mvn_eq_r1-r0 lsr_r2-r1-r0 sub_r0-r3-r2_lsr_i rsb_r0-r0-r3_asr_i add_r2-r3_i ror_r3-r2-r0
and_r0-r0-r1 bic_r2-r0_i sub_r0-r1-r2 bfi_r2-r0_i_i and_r1-r2_i add_r0-r1-r0 mov_r1-r0	bic_r2-r0_i bic_r0-r1-r2 and_r1-r0_i add_r1-r0-r1
mov_r0-r1 add_r1-r1-r0_ror_i	add_r1-r1-r1_ror_i
rsb_r0-r1_i mvn_r2-r1 cmp_r1-r0 mvn_eq_r3-r2 mov_r1-r3	mov_r1-r3
asr_r0-r1_i tst_r0-r1 mov_eq_r0-r2 and_r2-r2-r0 mov_r3-r2 mvn_r0-r3	asr_r0-r1_i tst_r0-r1 and_ne_r2-r0-r2 mvn_r0-r2
mov_r0-r1 add_r2-r0_i bfi_r2-r2_i_i bfi_r2-r2_i_i	add_r2-r1_i bfi_r2-r2_i_i
cmp_r0-r1 mov_ne_r2-r3 mov_eq_r2-r3 bic_r1-r1-r0 bic_r2-r2-r1 add_r2-r0-r2_ror_i mov_r0-r2	bic_r1-r1-r0 bic_r2-r3-r1 add_r0-r0-r2_ror_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 cmp_r2_i sub_eq_r3-r0-r1_ror_i orr_r1-r3-r0_asr_i	cmp_r2_i mvn_r0-r1 sub_eq_r3-r0-r1_ror_i orr_r1-r3-r0_asr_i
cmp_r0-r1 sub_lt_r0-r2-r1_asr_i sub_ge_r0-r1-r2 bfi_r2-r0_i_i bfi_r3-r2_i_i bfi_r1-r3_i_i rsb_r2-r1-r3_lsr_i	bfi_r1-r3_i_i rsb_r2-r1-r3_lsr_i
mvn_r0-r1 bfi_r2-r1_i_i add_r2-r2-r2 mvn_r3-r2 eor_r0-r3-r0	bfi_r2-r1_i_i eor_r0-r1-r2_lsl_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 bic_r3-r1_i bfi_r0-r3_i_i add_r1-r3-r3_ror_i lsr_r2-r1_i eor_r1-r2-r0 bfi_r3-r2_i_i orr_r0-r3-r1	mvn_r1-r2 bic_r3-r1_i bfi_r0-r3_i_i add_r1-r3-r3_ror_i lsr_r2-r1_i eor_r1-r2-r0 bfi_r3-r2_i_i orr_r0-r3-r1
tst_r0-r1 mov_ne_r1-r0 mov_eq_r1-r2 bic_r0-r2-r1 add_r0-r0_i	tst_r1-r0 unk bic_r0-r2-r0 add_r0-r0_i
sub_r0-r0-r1 bfi_r2-r3_i_i and_r2-r2_i bic_r2-r2-r3 ror_r3-r0_i sub_r1-r3-r2 bfi_r1-r1_i_i sub_r0-r0-r1	sub_r0-r0-r1 and_r2-r2_i bic_r2-r2-r3 rsb_r1-r2-r0_ror_i bfi_r1-r1_i_i sub_r0-r0-r1
tst_r0-r1 orr_ne_r2-r3-r0_asr_i rsb_r3-r0-r2 mvn_r2-r3 lsr_r2-r2_i rsb_r3-r2_i rsb_r1-r3_i	tst_r0-r1 orr_ne_r2-r3-r0_asr_i rsb_r3-r0-r2 mvn_r2-r3 lsr_r2-r2_i sub_r1-r2_i
cmp_r0-r1 orr_lt_r2-r0-r1 bfi_r3-r2_i_i mov_r2-r3 mvn_r0-r2 bic_r0-r0_i	cmp_r0-r1 orr_lt_r2-r0-r1 bfi_r3-r2_i_i mvn_r0-r3 bic_r0-r0_i
eor_r0-r1_i and_r2-r0-r2 bfi_r1-r2_i_i rsb_r2-r0-r1_asr_i bic_r1-r2-r1 eor_r1-r1-r0_lsl_i mvn_r0-r1 asr_r0-r0_i	eor_r0-r1_i and_r2-r0-r2 bfi_r1-r2_i_i rsb_r2-r0-r1_asr_i bic_r1-r2-r1 eor_r1-r1-r0_lsl_i mvn_r0-r1_asr_i
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r1 lsl_r0-r2_i	mvn_r2-r1 lsl_r0-r2_i
tst_r0-r1 rsb_eq_r1-r2-r1 asr_r0-r1_i bfi_r0-r0_i_i	tst_r0-r1 rsb_eq_r1-r2-r1 asr_r0-r1_i
bfi_r0-r1_i_i lsr_r0-r0_i	lsr_r0-r0_i
cmp_r0_i mov_cc_r0-r1 add_lt_r0-r2-r1 bic_r2-r0-r3 lsl_r0-r2_i and_r1-r0_i	and_r1-r2_i
add_r0-r1-r2 sub_r3-r0-r1_lsl_i rsb_r2-r0-r3	sub_r3-r0-r1_lsl_i rsb_r2-r0-r3
bic_r0-r0-r1 mov_r1-r0 lsl_r0-r1_i ror_r2-r0-r1 bfi_r0-r2_i_i	bic_r1-r0-r1 lsl_r0-r1_i ror_r2-r0-r1 bfi_r0-r2_i_i
bfi_r0-r1_i_i asr_r2-r0_i rsb_r3-r2_i bfi_r0-r3_i_i	bfi_r0-r1_i_i mvn_r3-r0_asr_i bfi_r0-r3_i_i
cmp_r0_i and_ne_r1-r0-r1 add_r1-r1_i sub_r1-r1_i	cmp_r0_i and_ne_r1-r0-r1 sub_r1-r1_i
add_r0-r1-r1_ror_i rsb_r2-r0_i sub_r1-r1-r2 ror_r2-r1_i orr_r2-r1-r2	add_r0-r1-r1_ror_i rsb_r2-r0_i sub_r1-r1-r2 orr_r2-r1-r1_ror_i
ror_r0-r1-r2 cmp_r0-r3 mov_ne_r0-r1 sub_r2-r0_i bic_r3-r2_i rsb_r2-r3-r2	ror_r0-r1-r2 cmp_r0-r3 mov_ne_r0-r1 sub_r2-r0_i and_r2-r2_i
rsb_r0-r0-r1 bfi_r1-r0_i_i bic_r0-r1-r0	rsb_r0-r0-r1 mvn_r2-r0_ror_i and_r0-r1-r2_lsl_i
tst_r0-r1 add_ne_r0-r2-r3 add_eq_r0-r1-r0 sub_r2-r1_i eor_r2-r0-r2 eor_r1-r2-r0_lsr_i and_r0-r0-r1	tst_r0-r1 add_ne_r0-r2-r3 add_eq_r0-r1-r0 rsb_r2-r1_i eor_r1-r2-r0_lsr_i and_r0-r0-r1
add_r0-r0-r0 bic_r0-r0_i orr_r1-r2-r0 sub_r0-r1_i bfi_r1-r0_i_i bic_r2-r1_i	orr_r1-r2-r0_lsl_i sub_r0-r2_i bfi_r1-r0_i_i bic_r2-r1_i
rsb_r0-r1_i tst_r1_i rsb_eq_r2-r0_i bic_r3-r2_i	tst_r1_i add_ls_r2-r1_i bic_r3-r2_i
cmp_r0-r1 mov_lt_r1-r2 mov_ge_r1-r2 bfi_r3-r1_i_i bfi_r2-r3_i_i	bfi_r2-r3_i_i
bfi_r0-r1_i_i lsr_r0-r0_i mvn_r2-r0 add_r0-r2-r2 bfi_r1-r0_i_i bfi_r0-r1_i_i	mvn_r2-r0 add_r0-r2-r2 bfi_r0-r1_i_i
rsb_r0-r1_i mvn_r2-r0 cmp_r2_i orr_ls_r2-r1_i sub_r2-r1-r2_asr_i	sub_r2-r1_i sub_r2-r1-r2_asr_i
rsb_r0-r1_i asr_r1-r0-r2 mvn_r0-r1 rsb_r1-r0_i bic_r0-r1-r2 bfi_r1-r0_i_i	rsb_r0-r1_i asr_r1-r0-r2 add_r1-r1_i bic_r0-r1-r2 bfi_r1-r0_i_i
mvn_r0-r1 orr_r2-r0-r3_lsr_i sub_r3-r2-r0	and_r3-r1-r3_lsr_i
add_r0-r1-r1 bfi_r2-r0_i_i eor_r2-r2-r1 bfi_r0-r2_i_i	add_r0-r1-r1
tst_r0-r1 add_ne_r0-r2_i add_eq_r0-r1-r1 and_r3-r2-r0_asr_i orr_r1-r3-r2 bic_r0-r1_i	bic_r0-r2_i
bic_r0-r1_i add_r2-r0_i bic_r0-r2_i bic_r2-r0-r2 cmp_r0-r2 add_eq_r3-r0-r2 orr_r1-r3_i	cmp_r1_i bic_ls_r3-r1-r1 orr_r1-r3_i
lsl_r0-r1-r2 rsb_r3-r2-r0 bfi_r3-r3_i_i tst_r1-r2 add_ne_r0-r3_i lsl_r2-r0_i	lsl_r0-r1-r2 rsb_r3-r2-r0 tst_r1-r2 add_ne_r0-r3_i lsl_r2-r0_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 bfi_r2-r1_i_i bfi_r0-r2_i_i	mvn_r1-r0 bfi_r2-r1_i_i bfi_r0-r2_i_i
tst_r0_i add_eq_r1-r0-r1 tst_r1-r2 mov_ne_r2-r1 mov_eq_r2-r0 lsl_r0-r1-r2	tst_r0_i add_eq_r1-r0-r1 tst_r1-r2 mov_ne_r0-r1 lsl_r0-r1-r0
cmp_r0-r1 orr_ge_r0-r0_i and_r2-r2-r0_lsr_i	and_r2-r2-r0_lsr_i
bfi_r0-r1_i_i cmp_r2-r0 eor_eq_r2-r0-r3 bfi_r0-r3_i_i add_r2-r2-r0 orr_r0-r0-r2_ror_i mov_r1-r0	bfi_r0-r1_i_i cmp_r2-r0 eor_eq_r2-r0-r3 bfi_r0-r3_i_i add_r2-r2-r0 orr_r1-r0-r2_ror_i
sub_r0-r1-r2_lsr_i cmp_r0-r2 mov_cc_r1-r3 mov_cs_r1-r3 bfi_r1-r1_i_i bfi_r2-r1_i_i	bfi_r2-r3_i_i
cmp_r0_i sub_cs_r1-r1-r0 and_r1-r1_i	sub_r1-r1-r0 and_r1-r1_i
tst_r0-r1 and_ne_r2-r0_i and_eq_r2-r0_i bfi_r2-r2_i_i	and_r2-r0_i bfi_r2-r2_i_i
orr_r0-r0-r1 orr_r1-r0-r1 mvn_r0-r1	orr_r0-r0-r1 mvn_r0-r0
cmp_r0-r1 mvn_ge_r2-r0 tst_r2_i sub_ne_r0-r3_i bfi_r2-r0_i_i lsr_r0-r3_i asr_r0-r0-r2 mov_r1-r0	cmp_r0-r1 mvn_ge_r2-r0 tst_r2_i sub_ne_r0-r3_i bfi_r2-r0_i_i mov_r1-r3_lsr_i lsr_r1-r1-r2
bfi_r0-r1_i_i lsl_r2-r0_i asr_r1-r3_i bic_r0-r1-r2 sub_r3-r1-r0 bfi_r0-r3_i_i add_r3-r0_i bfi_r3-r3_i_i	lsl_r2-r0_i asr_r1-r3_i bic_r0-r1-r2 sub_r3-r1-r0 bfi_r0-r3_i_i add_r3-r0_i bfi_r3-r3_i_i
add_r0-r1-r2 ror_r1-r3_i bfi_r3-r3_i_i bic_r0-r0-r1 eor_r1-r0-r3_lsr_i	add_r0-r1-r2 bic_r0-r0-r3_ror_i eor_r1-r0-r3_lsr_i
and_r0-r1_i tst_r0_i mov_ne_r2-r3 mov_eq_r2-r3 lsr_r1-r2_i rsb_r2-r1-r3	sub_r2-r3-r3_lsr_i
cmp_r0-r1 mov_ls_r2-r0 mov_hi_r2-r0 lsr_r2-r2-r0 rsb_r2-r3-r2	rsb_r2-r3-r0_lsr-r0
tst_r0_i rsb_eq_r0-r1_i eor_r0-r0-r1 lsr_r2-r0_i ror_r3-r2_i ror_r2-r3_i	tst_r0_i rsb_eq_r0-r1_i eor_r0-r0-r1 lsr_r2-r0_i ror_r2-r2_i
cmp_r0_i mvn_eq_r1-r2 bfi_r3-r1_i_i bfi_r1-r3_i_i bfi_r2-r1_i_i	cmp_r0_i mvn_eq_r1-r2 bfi_r2-r1_i_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r3 eor_r3-r1-r3 sub_r0-r1-r0 mov_r1-r0 bic_r0-r1-r3	tst_r0_i mov_r1-r3 mov_ne_r1-r2 sub_r0-r1-r0 eor_r3-r1-r3 bic_r0-r0-r3
sub_r0-r0-r1 orr_r2-r0-r3 rsb_r1-r2_i add_r1-r1-r2_asr_i bfi_r2-r1_i_i add_r1-r2_i bfi_r1-r1_i_i	sub_r0-r0-r1 orr_r2-r0-r3 rsb_r1-r2_i add_r1-r1-r2_asr_i bfi_r2-r1_i_i add_r1-r2_i
bic_r0-r1-r0 mvn_r2-r0 rsb_r2-r2_i bfi_r3-r2_i_i	bic_r0-r1-r0 bfi_r3-r0_i_i
tst_r0-r1 orr_eq_r0-r0-r2 bfi_r3-r0_i_i bic_r1-r3_i orr_r3-r1-r0 mov_r0-r3	tst_r0-r1 orr_ge_r0-r0-r2 bic_r1-r3_i orr_r0-r1-r0
cmp_r0-r1 sub_eq_r0-r1-r0 ror_r2-r0_i rsb_r1-r0-r2_ror_i	cmp_r0-r1 sub_eq_r0-r1-r0 rsb_r1-r0-r0_ror_i
lsr_r0-r1_i lsl_r2-r0_i mov_r3-r2 bic_r3-r0-r3	lsr_r3-r1_i bic_r3-r3-r3_lsl_i
eor_r0-r0-r1_lsr_i orr_r1-r2-r0 bfi_r0-r1_i_i eor_r3-r3-r0_lsr_i	eor_r0-r0-r1_lsr_i eor_r3-r3-r0_lsr_i
cmp_r0-r1 mov_ne_r0-r1 and_cs_r0-r0-r1 sub_r1-r0-r1_lsl_i	sub_r1-r1-r1_lsl_i
ror_r0-r1_i lsl_r2-r1-r0 sub_r2-r0-r2 asr_r0-r2-r0 rsb_r0-r0_i mov_r1-r0 eor_r0-r1-r3 bic_r3-r0_i	ror_r0-r1_i lsl_r2-r1-r0 sub_r2-r0-r2 asr_r0-r2-r0 rsb_r0-r0_i eor_r0-r0-r3 bic_r3-r0_i
bfi_r0-r1_i_i bfi_r2-r0_i_i orr_r0-r2_i asr_r3-r0_i	asr_r3-r2_i
rsb_r0-r0-r1 and_r1-r0-r1 and_r2-r1_i bic_r3-r2_i	rsb_r0-r0-r1 and_r1-r0-r1 and_r3-r1_i
asr_r0-r1-r2 mov_r2-r0	asr_r2-r1-r2
add_r0-r0-r1_lsl_i lsr_r2-r2-r0 add_r1-r1-r2 eor_r3-r1_i	lsr_r2-r2-r0 add_r1-r1-r2 eor_r3-r1_i
bfi_r0-r0_i_i add_r1-r0-r0_lsr_i asr_r1-r1-r0 ror_r2-r1_i bfi_r1-r2_i_i	add_r1-r0-r0_lsr_i asr_r1-r1-r0 lsr_r2-r1_i bfi_r1-r2_i_i
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r1 bfi_r2-r2_i_i and_r0-r2_i sub_r2-r0-r2 rsb_r2-r3-r2_lsr_i	bfi_r1-r1_i_i unk rsb_r2-r2-r1 rsb_r2-r3-r2_lsr_i
add_r0-r0-r1_lsr_i bic_r2-r1-r3 bic_r0-r0-r3 and_r3-r0-r2 bic_r2-r2-r3	add_r0-r0-r1_lsr_i bic_r2-r1-r3 bic_r2-r2-r0
cmp_r0-r1 add_cs_r2-r2-r2 eor_r0-r0-r3_lsl_i asr_r0-r2-r0 mvn_r2-r0 rsb_r2-r2_i mvn_r3-r2	cmp_r0-r1 add_cs_r2-r2-r2 eor_r0-r0-r3_lsl_i asr_r0-r2-r0 mvn_r2-r0 sub_r3-r2_i
tst_r0_i mvn_ne_r1-r2 lsl_r0-r1_i eor_r2-r0-r1_asr_i mvn_r1-r2 mvn_r0-r1	tst_r0_i mvn_ne_r1-r2 lsl_r0-r1_i eor_r0-r0-r1_asr_i
and_r0-r1_i bic_r0-r0_i	and_r0-r1_i
bic_r0-r1_i bic_r2-r0_i rsb_r0-r3_i cmp_r2-r0 add_ls_r3-r3-r0 lsl_r2-r3-r3	bic_r2-r1_i rsb_r0-r3_i cmp_r2-r0 add_ls_r3-r3-r0 lsl_r2-r3-r3
tst_r0-r1 sub_ne_r1-r2_i sub_eq_r1-r2-r3_lsr_i bfi_r3-r1_i_i add_r2-r3_i bic_r2-r3-r2 orr_r3-r2-r3 sub_r0-r3_i mov_r2-r0	tst_r0-r1 sub_cs_r1-r2-r3_ror_i sub_ne_r1-r2_i bfi_r3-r1_i_i sub_r2-r3_i
cmp_r0_i orr_lt_r1-r2-r3_lsl_i orr_ge_r1-r1_i bic_r3-r1_i and_r3-r3_i ror_r1-r3_i sub_r2-r1-r3	bic_r2-r3-r3
cmp_r0-r1 sub_eq_r2-r2-r0 bic_r0-r2_i sub_r2-r2-r0 mvn_r0-r2	cmp_r0-r1 sub_eq_r2-r2-r0 bic_r0-r2_i unk
cmp_r0-r1 mov_ls_r2-r1 mov_hi_r2-r0 bic_r3-r2_i eor_r0-r1-r3_lsl_i orr_r3-r0_i	bic_r0-r0_i cmp_r0-r1 bic_cc_r0-r1_i eor_r0-r1-r0_lsl_i orr_r3-r0_i
bfi_r0-r1_i_i bic_r2-r1-r0 sub_r1-r2-r1 bfi_r0-r1_i_i bic_r3-r0_i rsb_r0-r1-r3 mvn_r2-r0	bfi_r0-r1_i_i bic_r2-r1-r0 rsb_r1-r1-r2 bic_r3-r0_i rsb_r0-r1-r3 mvn_r2-r0
cmp_r0-r1 add_ge_r2-r2-r0 bic_r1-r1_i bic_r0-r1_i bfi_r2-r2_i_i eor_r3-r2-r0	cmp_r0-r1 add_ge_r2-r2-r0 bic_r0-r1_i eor_r3-r2-r0
tst_r0-r1 add_ne_r2-r3-r1 add_ne_r2-r0-r3_asr_i mvn_r3-r2	tst_r0-r1 add_ne_r2-r0-r3_asr_i mvn_r3-r2
tst_r0_i rsb_ne_r1-r1_i and_r0-r1-r2 mov_r2-r3 add_r1-r2-r0_lsr_i	tst_r0_i rsb_ne_r1-r1_i and_r0-r1-r2 add_r1-r3-r0_lsr_i
sub_r0-r1-r0 tst_r1_i rsb_eq_r0-r0-r1 bic_r2-r0-r1	tst_r1_i sub_ne_r0-r1-r0 bic_r2-r0-r1
cmp_r0-r1 mvn_lt_r2-r3 mvn_ge_r2-r0 mov_r1-r0 bic_r0-r1-r2 lsl_r3-r2_i bfi_r2-r0_i_i mvn_r0-r3 sub_r3-r2-r0_lsr_i	cmp_r0-r1 mvn_lt_r2-r3 bic_lt_r0-r0-r2 mvn_ge_r2-r0 lsl_r3-r2_i bfi_r2-r0_i_i mvn_r0-r3 sub_r3-r2-r0_lsr_i
bfi_r0-r0_i_i lsr_r1-r0-r0 bic_r0-r1_i bfi_r2-r0_i_i lsl_r2-r2_i	lsl_r2-r2_i ror_r1-r0-r0 bfi_r2-r1_i_i
bic_r0-r1_i and_r2-r0_i eor_r0-r3-r1_ror_i asr_r1-r1-r2 rsb_r3-r1_i add_r3-r3-r0_asr_i	and_r2-r1_i eor_r0-r3-r1_ror_i asr_r1-r1-r2 rsb_r3-r1_i add_r3-r3-r0_asr_i
bic_r0-r1_i bic_r0-r1-r0	and_r0-r1_i
bic_r0-r1_i mov_r1-r0 rsb_r2-r1_i orr_r3-r2-r1 add_r1-r3_i	rsb_r3-r1_i orr_r2-r1-r3 add_r1-r2_i
tst_r0_i eor_ne_r0-r1-r2_asr_i orr_ne_r0-r2_i sub_r0-r0-r1 rsb_r1-r0-r2_ror_i	tst_r0_i orr_ne_r0-r2_i sub_r0-r0-r1 rsb_r1-r0-r2_ror_i
tst_r0-r1 add_eq_r2-r1-r1 mov_r3-r2 bfi_r0-r3_i_i	tst_r0-r1 add_eq_r2-r1-r1 bfi_r0-r2_i_i
bfi_r0-r0_i_i tst_r1_i rsb_eq_r2-r0-r2 rsb_r3-r2_i bfi_r0-r3_i_i	bfi_r0-r0_i_i tst_r1_i rsb_eq_r2-r0-r2 bfi_r0-r2_i_i
cmp_r0-r1 orr_ne_r2-r2_i orr_eq_r2-r3-r2_asr_i and_r1-r2-r0_lsl_i and_r3-r2_i orr_r3-r1-r3 rsb_r3-r2-r3 mvn_r2-r3	cmp_r0-r1 orr_eq_r2-r3-r2_asr_i and_r1-r2-r0_lsl_i and_r3-r2_i eor_r3-r1-r3 rsb_r3-r2-r3 mvn_r2-r3
mov_r0-r1 mov_r1-r0 bfi_r2-r1_i_i mvn_r3-r2 rsb_r2-r3-r1_asr_i bfi_r3-r2_i_i	bfi_r2-r1_i_i mvn_r3-r2 sub_r2-r3-r1_lsr_i bfi_r3-r2_i_i
and_r0-r0-r1 eor_r0-r0-r1 ror_r2-r0_i rsb_r0-r2_i	bic_r0-r1-r0 ror_r2-r0_i rsb_r0-r2_i
mov_r0-r1 and_r2-r1-r2 ror_r3-r0-r3 mvn_r0-r3 rsb_r0-r3-r0_asr_i lsl_r0-r2-r0	and_r2-r1-r2 ror_r3-r1-r3 mvn_r0-r3 rsb_r0-r3-r0_asr_i lsl_r0-r2-r0
sub_r0-r0-r1 bic_r2-r0_i mov_r1-r0 tst_r2_i rsb_ne_r1-r2-r1 bic_r1-r1_i bic_r0-r1_i	sub_r0-r0-r1 bic_r2-r0_i mov_r1-r2 tst_r2_i rsb_ne_r1-r2-r1 bic_r0-r1_i
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r2 bic_r0-r1_i	cmp_r0_i mvn_r0_i bic_hi_r0-r0-r2
tst_r0-r1 mov_eq_r2-r0 rsb_r3-r0-r2_lsr_i mvn_r2-r0 sub_r2-r2-r3	tst_r0-r1 sub_ls_r2-r0_i mvn_r2-r2_lsr_i
lsl_r0-r1-r2 mov_r1-r2 sub_r3-r0-r1_lsr_i lsr_r0-r0_i rsb_r3-r3-r0_lsl_i sub_r0-r3-r2_asr_i	lsl_r0-r1-r2 sub_r3-r0-r2_lsr_i lsr_r0-r0_i rsb_r3-r3-r0_lsl_i sub_r0-r3-r2_asr_i
tst_r0-r1 rsb_ne_r0-r2_i bfi_r2-r2_i_i bic_r3-r2-r0 bfi_r1-r3_i_i mov_r2-r1	tst_r0-r1 rsb_ne_r0-r2_i bic_r3-r2-r0 bfi_r1-r3_i_i mov_r2-r1
orr_r0-r1-r0_asr_i asr_r2-r0-r3 mvn_r0-r2 add_r2-r0_i	orr_r0-r1-r0_asr_i asr_r2-r0-r3 rsb_r2-r2_i
sub_r0-r1_i bic_r1-r0-r2 mvn_r2-r1 add_r2-r0-r2	sub_r0-r1_i unk add_r2-r0-r2
ror_r0-r1_i mov_r1-r0 add_r2-r1_i	ror_r0-r1_i add_r2-r0_i
bfi_r0-r1_i_i rsb_r2-r0_i bfi_r3-r2_i_i mvn_r0-r3	bfi_r3-r0_i_i mvn_r0-r3
bic_r0-r1_i bfi_r0-r0_i_i and_r2-r0_i	and_r2-r1_i orr_r2-r2-r2_ror_i
bic_r0-r1_i eor_r0-r2-r0 mov_r1-r0 bfi_r0-r1_i_i	bic_r0-r1_i eor_r0-r2-r0
cmp_r0_i rsb_ne_r1-r2-r0 rsb_eq_r1-r3-r0_ror_i bfi_r2-r1_i_i bfi_r1-r1_i_i orr_r0-r1-r2 bic_r1-r1-r0	rsb_r1-r1-r1
tst_r0_i rsb_ne_r1-r1-r2 mvn_r3-r1 mvn_r0-r3 mvn_r2-r0	tst_r0_i rsb_ne_r1-r1-r2 mvn_r2-r1
cmp_r0_i mvn_cc_r1-r0 mvn_cs_r1-r2 and_r1-r1_i ror_r0-r1_i bfi_r2-r0_i_i mov_r3-r2 rsb_r1-r3_i	unk rsb_r1-r2_i
mov_r0-r1 bfi_r2-r0_i_i lsr_r0-r2-r1 orr_r0-r0_i mvn_r3-r0 bfi_r1-r3_i_i	lsr_r0-r2-r1 orr_r0-r0_i mvn_r3-r0 bfi_r1-r3_i_i
tst_r0-r1 orr_ne_r1-r1_i sub_ne_r1-r2_i orr_r1-r3-r1	tst_r0-r1 sub_ne_r1-r2_i orr_r1-r3-r1
mov_r0-r1 orr_r1-r0-r2	orr_r1-r1-r2
tst_r0-r1 orr_eq_r1-r1-r2_lsl_i bfi_r3-r1_i_i	bfi_r3-r1_i_i
bfi_r0-r0_i_i mov_r1-r0 bic_r2-r1_i add_r3-r2_i	bic_r2-r0_i add_r3-r2_i
tst_r0-r1 add_ne_r0-r2-r3 add_eq_r0-r1-r3_lsr_i sub_r1-r2-r0_lsl_i mov_r0-r1	tst_r0-r1 add_ne_r0-r2-r3 add_eq_r0-r1-r3_lsr_i sub_r0-r2-r0_lsl_i
eor_r0-r1-r2 bfi_r1-r0_i_i bic_r1-r1_i bfi_r3-r1_i_i	and_r0-r2_i eor_r1-r0-r1 bic_r1-r1_i bfi_r3-r1_i_i
tst_r0-r1 mvn_eq_r1-r2 bfi_r2-r1_i_i tst_r2_i mvn_ne_r1-r0 rsb_r0-r1_i	tst_r0-r1 mvn_cs_r1-r2 tst_r1_i mvn_ne_r1-r0 rsb_r0-r1_i
asr_r0-r1-r2 and_r3-r2_i cmp_r3_i eor_ls_r2-r2_i sub_r0-r2-r0_asr_i sub_r2-r0_i	asr_r0-r1-r2 eor_r2-r2_i sub_r0-r2-r0_asr_i sub_r2-r0_i
tst_r0-r1 add_eq_r2-r2-r0 lsr_r0-r2-r2 mov_r2-r0	tst_r1-r0 add_eq_r2-r2-r0 lsr_r2-r2-r2
bfi_r0-r0_i_i tst_r1-r2 sub_ne_r3-r2_i sub_eq_r3-r1-r3_lsl_i orr_r3-r0-r3_ror_i	sub_r3-r1-r3_lsl_i tst_r1-r2 sub_ne_r3-r2_i orr_r3-r0-r3_ror_i
bic_r0-r1_i lsr_r2-r1_i eor_r1-r2-r0	bic_r0-r1_i eor_r1-r0-r0_lsr_i
eor_r0-r1-r2 add_r0-r0-r3 add_r3-r2_i tst_r0-r2 add_eq_r0-r3_i bfi_r2-r0_i_i bfi_r0-r2_i_i	eor_r0-r1-r2 add_r0-r0-r3 add_r3-r2_i tst_r0-r2 add_eq_r0-r3_i bfi_r0-r2_i_i
lsl_r0-r1-r1 sub_r2-r0_i mov_r3-r2 bfi_r1-r3_i_i	orr_r1-r1_i
mov_r0-r1 add_r2-r0_i	add_r2-r1_i
mov_r0-r1 tst_r2-r1 rsb_ne_r1-r2-r0 bic_r1-r1_i rsb_r2-r1_i bic_r3-r2-r1	tst_r2-r1 rsb_ne_r1-r2-r1 bic_r1-r1_i rsb_r2-r1_i bic_r3-r2-r1
mov_r0-r1 add_r0-r2-r0 sub_r1-r3-r0 eor_r0-r3-r0 lsr_r1-r0-r1	add_r0-r2-r1 sub_r1-r3-r0 eor_r0-r3-r0 lsr_r1-r0-r1
tst_r0-r1 mov_ne_r2-r1 bfi_r2-r2_i_i	tst_r0-r1 mov_ne_r2-r1
asr_r0-r0_i and_r0-r1-r0 orr_r1-r0_i	and_r0-r1-r0_asr_i orr_r1-r0_i
mov_r0-r1 mvn_r2-r0 sub_r0-r2_i bfi_r1-r0_i_i bfi_r3-r1_i_i	mvn_r2-r1_lsl_i add_r1-r2-r2_ror_i bfi_r3-r1_i_i
mvn_r0-r1 lsl_r2-r2_i ror_r3-r0_i mvn_r1-r3 orr_r0-r1-r2 bfi_r1-r0_i_i sub_r0-r1_i	mov_r1-r1_ror_i bfi_r1-r1_i_i sub_r0-r1_i
rsb_r0-r0-r1 bic_r2-r0_i bic_r2-r0-r2 ror_r3-r2_i lsl_r1-r3_i bfi_r2-r1_i_i sub_r1-r1-r2_asr_i	rsb_r1-r0-r0
lsl_r0-r1_i rsb_r0-r0_i add_r1-r0_i eor_r2-r1_i	lsl_r0-r1_i rsb_r2-r0_i
tst_r0_i mov_eq_r1-r0 mov_r0-r1 bic_r0-r0-r1	mov_r0_i
cmp_r0_i and_cc_r1-r0-r2 ror_r2-r2-r1 asr_r2-r2_i mov_r1-r2	cmp_r0_i and_cc_r1-r0-r2 ror_r2-r2-r1 asr_r1-r2_i
bfi_r0-r0_i_i and_r0-r0_i bic_r1-r2-r0 bic_r2-r1-r2	sub_r2-r1-r1
bfi_r0-r0_i_i sub_r1-r0_i cmp_r1_i mov_eq_r0-r2 add_r1-r0_i bfi_r1-r1_i_i rsb_r0-r1_i	cmp_r0_i mov_eq_r0-r2 add_r1-r0_i rsb_r0-r1_i
lsl_r0-r1-r1 orr_r2-r0-r1 tst_r1-r0 eor_eq_r0-r2-r1 lsl_r3-r2-r0	lsl_r0-r1-r1 orr_r2-r0-r1 lsl_r3-r2-r0
tst_r0-r1 eor_ne_r2-r1_i tst_r3_i rsb_ne_r0-r3_i rsb_eq_r0-r1-r0 add_r3-r0-r0 rsb_r0-r2-r3	tst_r0-r1 eor_ne_r2-r1_i tst_r3_i rsb_ne_r0-r3_i rsb_eq_r0-r1-r0 rsb_r0-r2-r0_lsl_i
mvn_r0-r1 mvn_r2-r0 mov_r3-r2 eor_r2-r2-r3	rsb_r2-r3-r3
bic_r0-r1-r2 mov_r2-r0 rsb_r3-r2_i	bic_r0-r1-r2 rsb_r3-r0_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r0 bic_r0-r3-r2	tst_r0-r1 bic_ne_r0-r3-r1 bic_ls_r0-r3-r0
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 asr_r2-r1-r2 asr_r2-r2-r0 add_r1-r0-r2	asr_r1-r2-r2 add_r1-r0-r1_asr-r0
rsb_r0-r1-r0_ror_i cmp_r1_i mov_ls_r2-r1 mov_hi_r2-r1 add_r1-r2-r0_lsr_i	rsb_r0-r1-r0_ror_i add_r1-r1-r0_lsr_i
bic_r0-r1_i and_r0-r0_i	and_r0-r1_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r3 sub_r2-r1-r0 mvn_r1-r2 bfi_r3-r1_i_i bic_r3-r3_i	bic_r3-r3_i
mov_r0-r1 bic_r1-r0_i mvn_r0-r1 bfi_r0-r0_i_i bic_r2-r0_i sub_r0-r0-r2_ror_i mvn_r3-r0 bic_r0-r3_i	bic_r1-r1_i mvn_r0-r1 bfi_r0-r0_i_i bic_r2-r0_i sub_r0-r0-r2_ror_i mvn_r3-r0 bic_r0-r3_i
add_r0-r1-r2_lsl_i bfi_r3-r0_i_i rsb_r3-r3_i	bfi_r3-r1_i_i rsb_r3-r3_i
asr_r0-r1_i sub_r2-r3-r0 eor_r3-r2_i lsr_r0-r3_i	sub_r2-r3-r1_asr_i lsr_r0-r2_i
ror_r0-r1_i and_r0-r1-r0	and_r0-r1-r1_ror_i
mvn_r0-r1 mov_r2-r0 asr_r0-r0-r2 sub_r1-r2_i bfi_r3-r1_i_i and_r0-r0-r3	mvn_r0-r1 bfi_r3-r0_i_i asr_r0-r0-r0 and_r0-r0-r3
mov_r0-r1 add_r0-r0-r1	add_r0-r1-r1
ror_r0-r1-r2 sub_r2-r3_i bic_r1-r0-r3 bfi_r3-r2_i_i bic_r2-r3-r1	ror_r0-r1-r2 bic_r1-r0-r3 bfi_r3-r3_i_i bic_r2-r3-r1
cmp_r0-r1 mov_lt_r0-r2 mov_ge_r0-r2 tst_r0-r1 sub_eq_r0-r1_i add_r3-r0-r1_ror_i rsb_r2-r3-r1 rsb_r1-r1-r2	mov_r0-r2 tst_r2-r1 sub_eq_r0-r1_i add_r3-r0-r1_ror_i rsb_r1-r3_i
orr_r0-r1_i bfi_r2-r1_i_i bfi_r1-r2_i_i bfi_r2-r0_i_i lsr_r0-r2-r1	bfi_r2-r1_i_i orr_r2-r2_i bfi_r1-r1_i_i lsr_r0-r2-r1
mov_r0-r1 asr_r1-r0_i	asr_r1-r1_i
tst_r0_i and_ne_r1-r2-r1_lsr_i asr_r3-r0-r1 and_r3-r3-r0_lsl_i and_r0-r3_i	and_r0-r3_i
sub_r0-r0-r1_lsr_i bfi_r2-r0_i_i bic_r2-r0-r2 bfi_r1-r2_i_i rsb_r3-r2-r1_asr_i bfi_r1-r3_i_i lsl_r3-r2-r1 sub_r1-r3_i	sub_r0-r0-r1_lsr_i mvn_r4-r2_lsr_i and_r2-r0-r4_lsl_i rsb_r3-r2-r1_asr_i bic_r1-r1_i bfi_r1-r3_i_i lsl_r3-r2-r1 sub_r1-r3_i
sub_r0-r1-r0 mov_r2-r0 rsb_r0-r0_i add_r0-r2-r0 orr_r1-r0_i bfi_r0-r1_i_i	mov_r0_i
rsb_r0-r1_i bic_r1-r0_i bfi_r2-r1_i_i cmp_r1_i sub_ne_r1-r2_i bfi_r0-r1_i_i	rsb_r0-r1_i bic_r1-r0_i cmp_r1_i eor_ne_r0-r0_i
rsb_r0-r1-r2 orr_r3-r0-r1 mov_r1-r3 mvn_r0-r1	rsb_r0-r1-r2 orr_r3-r0-r1 mvn_r0-r3
add_r0-r1_i lsr_r2-r0-r2 bic_r3-r3-r2 bfi_r0-r3_i_i add_r2-r2-r0 bic_r2-r2_i mvn_r1-r2 lsl_r0-r1_i	add_r0-r1_i lsr_r2-r0-r2 lsr_r3-r2_i add_r2-r0-r3_lsl_i bic_r2-r2_i mvn_r1-r2 lsl_r0-r1_i
tst_r0-r1 rsb_ne_r0-r2-r1 rsb_eq_r0-r3_i bfi_r2-r1_i_i bic_r1-r3_i rsb_r0-r0-r2_lsl_i mov_r3-r1 orr_r1-r3-r0_lsr_i lsl_r0-r1_i bic_r1-r0-r1	tst_r0-r1 rsb_ne_r0-r2-r1 rsb_cs_r0-r3_i bic_r3-r3_i bfi_r2-r1_i_i rsb_r0-r0-r2_lsl_i orr_r1-r3-r0_lsr_i lsl_r0-r1_i bic_r1-r0-r1
add_r0-r1_i bfi_r1-r0_i_i add_r0-r2-r1_lsl_i add_r0-r0_i mvn_r3-r0 bic_r2-r3-r0 rsb_r0-r0-r2 lsl_r2-r0_i	add_r0-r1_i bfi_r1-r0_i_i add_r0-r2-r1_lsl_i add_r0-r0_i mvn_r0-r0_lsl_i lsl_r2-r0_i
cmp_r0-r1 eor_ls_r2-r0-r3 eor_hi_r2-r0_i add_r1-r1-r2 mvn_r2-r0 orr_r2-r1-r2_asr_i	cmp_r0-r1 eor_ls_r2-r0-r3 eor_hi_r2-r0_i add_r1-r1-r2 unk
cmp_r0-r1 mvn_hi_r2-r1 bfi_r2-r2_i_i	cmp_r0-r1 mvn_hi_r2-r1
tst_r0-r1 mov_eq_r2-r1 mov_ne_r2-r1 cmp_r0_i and_ge_r1-r3-r2_asr_i lsr_r0-r1_i	cmp_r0_i and_ge_r1-r3-r1_asr_i lsr_r0-r1_i
tst_r0-r1 mvn_ne_r1-r2 bfi_r1-r1_i_i	tst_r0-r1 mvn_ne_r1-r2
bfi_r0-r1_i_i bic_r2-r0_i bic_r0-r0_i sub_r0-r2-r0	and_r2-r1_i rsb_r1-r2-r0_asr_i rsb_r0-r0-r1_lsl_i
and_r0-r0_i cmp_r0_i orr_cc_r1-r2-r1 orr_cs_r1-r0-r1_lsr_i add_r3-r1-r1_ror_i	orr_r1-r2-r1 add_r3-r1-r1_ror_i
bfi_r0-r0_i_i lsl_r1-r0_i bfi_r2-r1_i_i eor_r3-r0-r2_lsl_i and_r1-r3-r0 bic_r1-r1_i	bic_r3-r0_i unk bic_r1-r3-r2_lsl_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 bfi_r1-r1_i_i	mvn_r1-r2 bfi_r1-r1_i_i
cmp_r0-r1 and_ne_r2-r2_i bic_r0-r2_i bic_r2-r0_i sub_r1-r1_i rsb_r0-r2-r1	cmp_r0-r1 and_ne_r2-r2_i bic_r0-r2_i add_r2-r0_i rsb_r0-r2-r1
cmp_r0_i add_eq_r0-r1-r2 eor_r1-r3_i bic_r1-r1-r0 mvn_r2-r1	cmp_r0_i add_eq_r0-r1-r2 eor_r1-r3_i unk
asr_r0-r0_i rsb_r0-r1-r0 tst_r1_i add_eq_r1-r0-r0_lsl_i sub_r2-r3-r1_ror_i bic_r3-r2-r3	rsb_r0-r1-r0_asr_i tst_r1_i add_eq_r1-r0-r0_lsl_i sub_r2-r3-r1_ror_i bic_r3-r2-r3
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 bfi_r3-r2_i_i bic_r2-r3_i sub_r0-r2_i	bic_r2-r3_i sub_r0-r2_i
tst_r0-r1 mvn_eq_r2-r0 mvn_r1-r2 bic_r3-r1_i mov_r0-r3 rsb_r0-r0_i add_r2-r0_i	tst_r0-r1 mvn_eq_r2-r0 mvn_r1-r2 bic_r3-r1_i rsb_r2-r3_i
lsr_r0-r1-r2 ror_r3-r3-r0 mvn_r2-r3 mov_r0-r2 lsr_r3-r0-r3 mov_r0-r3	lsr_r0-r1-r2 ror_r3-r3-r0 mvn_r2-r3 lsr_r0-r2-r3
asr_r0-r1-r2 sub_r0-r0-r3_ror_i sub_r2-r0_i mvn_r1-r2	asr_r0-r1-r2 sub_r0-r0-r3_ror_i rsb_r1-r0_i
tst_r0_i add_eq_r1-r1-r0 rsb_eq_r1-r0-r2 rsb_r1-r0-r1	tst_r0_i rsb_eq_r1-r0-r2 rsb_r1-r0-r1
lsl_r0-r0_i bic_r1-r0_i	mov_r1-r0_lsl_i
add_r0-r1-r2 mov_r1-r0 mov_r3-r1 bic_r2-r3_i ror_r1-r2_i lsr_r0-r1-r1	add_r0-r2-r1 bic_r0-r0_i ror_r1-r0_i lsr_r0-r1-r1
bfi_r0-r1_i_i mvn_r1-r0 mov_r2-r1	bfi_r0-r1_i_i mvn_r2-r0
rsb_r0-r1-r0 sub_r2-r0-r2 bic_r3-r0-r2 bic_r0-r2-r3 mov_r3-r0	rsb_r3-r2-r0 sub_r3-r3-r1
sub_r0-r1_i mov_r2-r0 add_r2-r1-r2	sub_r0-r1_i add_r2-r1-r0
orr_r0-r1_i asr_r1-r0_i mov_r2-r1	asr_r2-r1_i
lsr_r0-r1_i mov_r1-r0 ror_r2-r1_i lsl_r2-r1-r2 add_r0-r2-r2_ror_i mvn_r3-r0	lsr_r0-r1_i ror_r2-r0_i lsl_r2-r0-r2 add_r0-r2-r2_ror_i mvn_r3-r0
rsb_r0-r1-r2_lsl_i bic_r1-r0-r2 bic_r0-r1_i mov_r3-r0	rsb_r0-r1-r2_lsl_i bic_r3-r0-r2 bic_r3-r3_i
cmp_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r0 mvn_r0-r1 bic_r3-r0_i lsl_r0-r3_i	cmp_r0-r1 mov_ne_r0-r2 bic_r3-r0_i lsl_r0-r3_i
lsl_r0-r0_i bfi_r1-r0_i_i lsl_r2-r2-r1 mvn_r0-r2 tst_r1-r0 sub_eq_r3-r1-r2 bic_r1-r3_i	unk lsl_r2-r2-r1 mvn_r0-r2 tst_r1-r0 sub_eq_r3-r1-r2 bic_r1-r3_i
tst_r0_i add_eq_r1-r2-r2_lsl_i ror_r2-r2-r0 bfi_r0-r1_i_i bic_r1-r0-r2 bfi_r2-r1_i_i	ror_r2-r2-r0 bic_r1-r0-r2 bfi_r2-r1_i_i
bic_r0-r1-r2 add_r0-r2-r0 bic_r1-r2_i rsb_r2-r1-r0_lsl_i	orr_r0-r2-r1 bic_r1-r2_i rsb_r2-r1-r0_lsl_i
tst_r0-r1 mov_eq_r1-r2 bfi_r3-r1_i_i mov_r0-r3 ror_r0-r0_i bic_r2-r0_i add_r0-r2-r2 mov_r3-r0	tst_r0-r1 mov_eq_r1-r2 bfi_r3-r1_i_i bic_r4-r3_i ror_r3-r4_i
sub_r0-r0_i asr_r1-r0_i orr_r2-r0-r1 bfi_r2-r2_i_i	sub_r0-r0_i orr_r2-r0-r0_asr_i bfi_r2-r2_i_i
asr_r0-r1-r2 bfi_r3-r0_i_i cmp_r3-r2 add_cc_r0-r2-r1 bfi_r2-r0_i_i mov_r3-r2 asr_r2-r3_i	asr_r0-r1-r2 bfi_r3-r0_i_i cmp_r3-r2 add_cc_r0-r2-r1 bfi_r2-r0_i_i asr_r2-r2_i
bfi_r0-r1_i_i add_r2-r1_i bic_r1-r2_i bic_r1-r1-r0	add_r2-r1_i bic_r1-r2_i bic_r1-r1-r0
mov_r0-r1 mvn_r1-r0 and_r2-r1_i	mvn_r1-r1 and_r2-r1_i
bic_r0-r1_i bic_r1-r0_i tst_r0_i mov_ne_r2-r1 mov_eq_r2-r0 bfi_r2-r2_i_i	bic_r2-r1_i
lsl_r0-r1_i sub_r2-r0-r3	rsb_r2-r3-r1_lsl_i
lsr_r0-r1-r1 bic_r0-r2-r0 add_r1-r0_i add_r2-r0-r1 bfi_r0-r2_i_i mov_r1-r0	lsr_r0-r1-r1 bic_r0-r2-r0 orr_r1-r0_i
tst_r0_i mvn_eq_r1-r2 rsb_r0-r1-r0 rsb_r1-r1-r0	tst_r0_i mvn_eq_r1-r2 sub_r1-r0-r1_lsl_i
orr_r0-r0-r1_lsl_i tst_r0_i mvn_eq_r2-r1 lsl_r0-r3-r2 and_r0-r0_i asr_r2-r0_i	sub_r2-r1-r1
mvn_r0-r1 bic_r1-r0_i and_r1-r2-r1 rsb_r1-r1-r0 bfi_r2-r1_i_i	add_r1-r1-r2 mvn_r1-r1_lsl_i eor_r2-r2-r1_lsr_i
orr_r0-r1_i orr_r0-r0-r1 sub_r0-r0_i	orr_r0-r1_i sub_r0-r0_i
rsb_r0-r1-r2 eor_r2-r1_i mov_r3-r2 sub_r3-r3-r0	rsb_r0-r1-r2 eor_r2-r1_i sub_r3-r2-r0
bfi_r0-r1_i_i bfi_r2-r0_i_i	bfi_r2-r1_i_i
bic_r0-r0-r1 mvn_r2-r0	unk
tst_r0-r1 add_ne_r2-r0-r2 orr_r1-r3_i bic_r2-r1-r2 add_r1-r3_i mov_r0-r1 bfi_r2-r2_i_i rsb_r3-r2-r0	tst_r0-r1 add_ne_r2-r0-r2 orr_r1-r3_i bic_r2-r1-r2 bfi_r2-r2_i_i add_r1-r3_i rsb_r3-r2-r1
and_r0-r1-r0 bic_r2-r1-r0 lsr_r3-r1_i asr_r2-r3-r2	bic_r2-r1-r0 lsr_r3-r1_i lsr_r2-r3-r2
mov_r0-r1 add_r2-r0_i	add_r2-r1_i
lsr_r0-r1_i asr_r2-r0_i bic_r0-r2_i mvn_r3-r0	mov_r2-r1_lsr_i bic_r0-r2_i mvn_r3-r0
eor_r0-r1-r2 mvn_r1-r2 add_r3-r1-r0 eor_r1-r2-r3 orr_r2-r1-r2_lsr_i bic_r0-r2_i rsb_r2-r0-r2	eor_r0-r1-r2 mvn_r1-r2 add_r3-r1-r0 eor_r1-r2-r3 orr_r2-r1-r2_lsr_i and_r2-r2_i
sub_r0-r0-r1 lsr_r2-r0_i bic_r0-r0-r2	sub_r0-r0-r1 bic_r0-r0-r0_lsr_i
lsl_r0-r1-r1 bic_r2-r1-r0 bfi_r1-r2_i_i lsl_r3-r1_i lsr_r0-r3_i	bfi_r1-r1_i_i lsl_r3-r1_i lsr_r0-r3_i
orr_r0-r1-r2_ror_i lsr_r1-r1-r1 add_r0-r3-r0_ror_i and_r3-r0-r1 sub_r2-r3-r0 orr_r2-r0-r2_lsl_i bfi_r1-r2_i_i add_r3-r1-r1	orr_r0-r1-r2_lsr_i lsr_r1-r1-r1 add_r0-r3-r0_asr_i bfi_r1-r0_i_i add_r3-r1-r1
cmp_r0-r1 mov_ls_r1-r0 mov_hi_r1-r0 bfi_r2-r0_i_i orr_r3-r2-r1 add_r2-r3-r1_ror_i	bfi_r2-r0_i_i orr_r3-r2-r0 add_r2-r3-r0_ror_i
asr_r0-r1_i sub_r2-r0-r2	rsb_r2-r2-r1_asr_i
bic_r0-r1-r2 bic_r1-r1-r0 add_r0-r1_i rsb_r3-r0_i	and_r1-r1-r2 add_r0-r1_i rsb_r3-r0_i
cmp_r0-r1 mov_ne_r0-r1 mov_eq_r0-r2 add_r3-r0-r2 ror_r3-r3_i ror_r0-r3-r3 ror_r1-r0_i add_r0-r0-r1 bfi_r1-r0_i_i	cmp_r0-r1 add_r3-r1-r2 lsl_eq_r3-r2_i ror_r3-r3_i ror_r0-r3-r3 ror_r1-r0_i add_r0-r0-r1 bfi_r1-r0_i_i
mvn_r0-r1 and_r2-r0-r3	bic_r2-r3-r1
add_r0-r1_i mov_r2-r1 eor_r3-r0-r2	add_r0-r1_i eor_r3-r0-r1
asr_r0-r1-r2 bic_r1-r3-r2 mvn_r2-r0 bfi_r0-r2_i_i lsr_r1-r0-r1	asr_r0-r1-r2 bic_r1-r3-r2 eor_r0-r0_i lsr_r1-r0-r1
lsl_r0-r1_i eor_r2-r2-r0_lsr_i bic_r3-r2_i lsl_r3-r3_i ror_r2-r3-r3 mov_r1-r2 bfi_r3-r1_i_i rsb_r1-r3_i	eor_r2-r2-r1_lsl_i bic_r3-r2_i lsl_r3-r3_i rsb_r1-r3_i
mvn_r0-r1 bfi_r2-r2_i_i rsb_r3-r0-r2_ror_i sub_r0-r1-r3 add_r1-r0-r1_lsr_i orr_r2-r1_i	bfi_r2-r2_i_i mvn_r0-r2_ror_i add_r1-r0-r1_lsr_i orr_r2-r1_i
cmp_r0_i sub_ne_r1-r1-r0_lsl_i sub_eq_r1-r2-r3 bfi_r0-r1_i_i mov_r2-r0 bfi_r0-r2_i_i	cmp_r0_i sub_eq_r1-r2-r3 bfi_r0-r1_i_i bfi_r0-r0_i_i
add_r0-r1-r0 add_r1-r2-r0 and_r2-r1-r2_ror_i mov_r3-r2 bfi_r0-r1_i_i rsb_r0-r0-r1_ror_i add_r0-r0-r2_ror_i rsb_r0-r3-r0	add_r0-r1-r0 add_r1-r2-r0 and_r2-r1-r2_ror_i bfi_r0-r1_i_i rsb_r0-r0-r1_ror_i rsb_r0-r2-r0 add_r0-r0-r2_ror_i
rsb_r0-r1-r0 bfi_r1-r0_i_i eor_r0-r1-r2_asr_i bic_r3-r0_i	eor_r0-r1-r2_asr_i bic_r3-r0_i
cmp_r0_i add_cc_r1-r1_i add_cs_r1-r1_i sub_r2-r1-r0 bic_r0-r2_i and_r2-r0_i	cmp_r0_i add_cc_r1-r1_i add_cs_r1-r1_i sub_r2-r1-r0 and_r2-r2_i
cmp_r0_i mvn_ne_r1-r2 mvn_ne_r1-r3 sub_r2-r3_i add_r2-r2-r1_ror_i rsb_r0-r2_i bfi_r0-r0_i_i	sub_r2-r3_i cmp_r0_i mvn_ne_r1-r3 add_r2-r2-r1_ror_i rsb_r0-r2_i bfi_r0-r0_i_i
sub_r0-r0-r1 add_r1-r2-r0 mov_r3-r1 bic_r1-r0-r3 lsl_r3-r0-r1 ror_r3-r0-r3	sub_r0-r0-r1 unk bic_r1-r0-r3 lsl_r3-r0-r1 ror_r3-r0-r3
lsl_r0-r1-r1 bfi_r1-r0_i_i tst_r1-r0 mvn_ne_r2-r1 mvn_eq_r2-r1 mov_r0-r2	bic_r1-r1_i mvn_r0-r1_lsr_i
cmp_r0_i orr_ls_r1-r0_i orr_hi_r1-r0-r2_lsl_i orr_r0-r1-r3 add_r3-r0_i orr_r3-r3_i bfi_r2-r3_i_i	cmp_r0_i orr_ls_r0-r3_i orr_cs_r0-r0-r3 add_r3-r0_i bfi_r2-r3_i_i
cmp_r0-r1 mvn_ne_r2-r1 bic_r0-r2_i add_r2-r2-r0 eor_r1-r2_i asr_r3-r1_i add_r3-r3_i	cmp_r0-r1 mvn_ne_r2-r1 add_r2-r2-r2 asr_r3-r2_i add_r3-r3_i
ror_r0-r0_i mvn_r1-r0 add_r0-r0-r1 mvn_r2-r0 add_r2-r2-r2	sub_r2-r0-r0
tst_r0-r1 add_eq_r0-r2-r0 bfi_r1-r0_i_i mov_r3-r2 rsb_r2-r1-r3 bfi_r0-r2_i_i bfi_r2-r0_i_i rsb_r2-r1-r2	tst_r0-r1 add_eq_r0-r2-r0 bfi_r1-r0_i_i sub_r2-r2-r1 bfi_r2-r0_i_i rsb_r2-r1-r2
eor_r0-r1-r0_ror_i cmp_r2-r0 orr_eq_r2-r3-r2_lsl_i bfi_r2-r2_i_i bfi_r3-r2_i_i	eor_r0-r1-r0_ror_i cmp_r2-r0 orr_eq_r2-r3-r2_lsl_i bfi_r3-r2_i_i
tst_r0_i mvn_ne_r1-r2 orr_ne_r1-r1_i lsl_r2-r3_i sub_r0-r1-r2 mvn_r1-r0	bic_r2-r2_i tst_r0_i mvn_ne_r1-r2 sub_r0-r1-r3_lsl_i mvn_r1-r0
tst_r0-r1 eor_ne_r0-r2-r0 eor_eq_r0-r0-r1_lsr_i lsr_r2-r0_i orr_r1-r2-r1 sub_r3-r2-r1	tst_r0-r1 eor_ne_r0-r2-r0 eor_eq_r0-r0-r1_lsr_i and_r2-r1-r0_lsr_i sub_r3-r2-r1
tst_r0-r1 sub_ne_r1-r2-r3 bic_r1-r1_i add_r0-r0-r3 sub_r0-r0-r3 asr_r3-r1-r1 rsb_r1-r0-r3_ror_i bic_r1-r1_i	tst_r0-r1 sub_ne_r1-r2-r3 bic_r1-r1_i asr_r3-r1-r1 rsb_r1-r0-r3_ror_i bic_r1-r1_i
bfi_r0-r1_i_i lsr_r2-r1_i cmp_r1-r3 orr_cc_r1-r0-r2_ror_i bfi_r1-r1_i_i bic_r1-r1_i	lsr_r2-r1_i cmp_r1-r3 orr_cc_r1-r0-r2_ror_i bfi_r1-r1_i_i bic_r1-r1_i
eor_r0-r0-r1_ror_i mov_r2-r0	eor_r2-r0-r1_ror_i
tst_r0_i and_ne_r1-r0-r2 and_eq_r1-r2-r0 tst_r2-r1 eor_eq_r2-r1-r0 bfi_r1-r2_i_i rsb_r3-r1-r3_lsr_i	and_r1-r2-r0 tst_r2-r1 eor_ge_r2-r1-r0 bfi_r1-r2_i_i rsb_r3-r1-r3_lsr_i
tst_r0-r1 orr_ne_r0-r0-r2 orr_eq_r0-r1-r2 sub_r1-r0-r2	tst_r0-r1 and_cs_r0-r1-r1 bic_r1-r0-r2
rsb_r0-r1_i rsb_r1-r0_i lsr_r0-r1_i ror_r2-r0_i	add_r1-r1_i mov_r0-r1_lsr_i ror_r2-r0_i
cmp_r0-r1 mov_eq_r1-r0 tst_r1_i mov_eq_r2-r1 bfi_r1-r2_i_i mvn_r0-r1	tst_r1_i bfi_ne_r1-r2_i_i mvn_r0-r1
cmp_r0-r1 add_ls_r2-r1-r3_asr_i sub_hi_r2-r3-r2 sub_r1-r2_i add_r0-r1_i	cmp_r0-r1 add_ls_r2-r1-r3_asr_i sub_hi_r2-r3-r2 add_r0-r2_i
tst_r0-r1 and_ne_r2-r2-r0 bfi_r1-r1_i_i sub_r1-r2-r1_ror_i	tst_r0-r1 and_ne_r2-r2-r0 sub_r1-r2-r1_ror_i
eor_r0-r1_i bfi_r0-r0_i_i mov_r1-r0	eor_r0-r1_i bfi_r1-r0_i_i
tst_r0-r1 mvn_ne_r0-r2 bfi_r2-r0_i_i orr_r0-r2_i and_r3-r3-r0_lsr_i add_r2-r3_i	and_r3-r3-r2_lsr_i add_r2-r3_i
cmp_r0-r1 mvn_eq_r2-r0 ror_r1-r2_i asr_r0-r1_i bfi_r2-r0_i_i	cmp_r0-r1 mvn_eq_r2-r0 asr_r0-r2_i bfi_r2-r0_i_i
cmp_r0-r1 mov_cc_r2-r0 mov_cs_r2-r0 lsl_r3-r3_i eor_r1-r2-r1 eor_r0-r1-r3_asr_i	lsl_r3-r3_i eor_r1-r0-r1 eor_r0-r1-r3_asr_i
sub_r0-r0-r1 orr_r2-r0_i asr_r1-r3-r2 and_r0-r0-r1_ror_i mov_r2-r0 lsl_r1-r2-r1 bic_r1-r1_i	sub_r0-r0-r1 orr_r2-r0_i asr_r1-r3-r2 and_r0-r0-r1_ror_i lsl_r1-r0-r1
tst_r0-r1 orr_ne_r2-r2-r1_ror_i orr_eq_r2-r3_i mvn_r0-r2 asr_r2-r0_i bic_r2-r2_i bic_r3-r2_i asr_r2-r2-r3	tst_r0-r1 orr_ne_r2-r2-r1_ror_i orr_eq_r2-r3_i mvn_r2-r2_asr_i bic_r2-r2_i bic_r3-r2_i asr_r2-r2-r3
cmp_r0-r1 mvn_eq_r0-r2 bfi_r3-r3_i_i lsr_r2-r3_i sub_r0-r2-r0 bic_r1-r0_i sub_r3-r1-r0	cmp_r0-r1 mvn_eq_r0-r2 rsb_r0-r0-r3_asr_i bic_r1-r0_i sub_r3-r1-r0
asr_r0-r1_i mvn_r2-r0	mvn_r2-r1_asr_i
and_r0-r1_i rsb_r2-r1-r2_lsl_i sub_r1-r0-r2 ror_r1-r0-r1 orr_r3-r1-r2 bfi_r1-r1_i_i eor_r2-r3-r1 mov_r0-r2	and_r0-r1_i rsb_r2-r1-r2_lsl_i sub_r1-r0-r2 ror_r1-r0-r1 orr_r3-r1-r2 bfi_r1-r1_i_i eor_r0-r1-r3
eor_r0-r1-r2_lsr_i cmp_r2-r1 sub_lt_r2-r0-r2_lsr_i add_r3-r2-r1_asr_i mov_r1-r3 sub_r2-r1-r0_ror_i bfi_r2-r2_i_i	eor_r0-r1-r2_lsr_i cmp_r2-r1 sub_lt_r2-r0-r2_lsr_i add_r3-r2-r1_asr_i sub_r2-r3-r0_ror_i
lsl_r0-r0_i bic_r1-r0_i bfi_r1-r1_i_i add_r2-r1_i orr_r1-r2_i and_r1-r1_i	mov_r1_i
rsb_r0-r1-r2 sub_r1-r1-r0	rsb_r1-r2-r1_lsl_i
cmp_r0_i mov_ne_r1-r0 mov_eq_r1-r2 bfi_r3-r1_i_i rsb_r1-r3-r1_lsl_i	cmp_r0_i add_eq_r0-r2_i bfi_r3-r0_i_i rsb_r1-r3-r0_lsl_i
mov_r0-r1 lsl_r2-r0_i	lsl_r2-r1_i
tst_r0_i rsb_ne_r1-r0-r1 bfi_r2-r2_i_i mvn_r0-r1 eor_r3-r0-r2_asr_i	tst_r0_i rsb_ne_r1-r0-r1 mvn_r0-r1 eor_r3-r0-r2_asr_i
tst_r0-r1 mov_ne_r1-r2 bic_r3-r0_i eor_r3-r3_i eor_r0-r3-r1_lsr_i bfi_r1-r0_i_i	tst_r1-r0 mov_ne_r1-r2 eor_r1-r1_i
bic_r0-r1-r2 bfi_r2-r1_i_i rsb_r2-r1-r2_lsr_i eor_r2-r2-r0	bic_r0-r1-r2 rsb_r2-r1-r2_lsr_i eor_r2-r2-r0
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 orr_r2-r2_i sub_r3-r1-r2_lsl_i ror_r2-r3_i	mvn_r1-r0 orr_r2-r2_i sub_r3-r1-r2_lsl_i ror_r2-r3_i
sub_r0-r1-r2_lsr_i mov_r1-r0 tst_r2-r1 and_ne_r2-r0-r1_lsr_i bic_r0-r2-r0 asr_r1-r0-r2	sub_r0-r1-r2_lsr_i tst_r2-r0 and_ne_r2-r1-r1_lsr_i asr_r1-r2-r2
mvn_r0-r1 sub_r2-r0-r1 rsb_r0-r1-r2	mvn_r2-r1_lsl_i rsb_r0-r1-r2
tst_r0-r1 sub_ne_r0-r1-r2 bic_r0-r0-r1 asr_r3-r0-r0 lsr_r2-r0-r3 mov_r0-r2 eor_r0-r0_i	tst_r0-r1 sub_ne_r0-r1-r2 bic_r0-r0-r1 asr_r3-r0-r0 lsr_r2-r0-r3 eor_r0-r2_i
mvn_r0-r1 bic_r1-r0-r1 ror_r1-r2-r1 add_r1-r1-r0 cmp_r0_i mov_ne_r2-r1 bfi_r3-r2_i_i	mvn_r0-r1 ror_r1-r2-r0 add_r1-r1-r0 cmp_r0_i mov_ne_r2-r1 bfi_r3-r2_i_i
lsl_r0-r1_i bic_r2-r1-r0 bfi_r0-r1_i_i rsb_r2-r2-r0 add_r1-r2-r2	bic_r2-r1_i bic_r2-r2-r1_lsl_i rsb_r2-r2-r1_lsl_i add_r1-r2-r2
bic_r0-r1-r2 mov_r2-r0 mov_r1-r2 bfi_r1-r1_i_i	bic_r1-r1-r2 bfi_r1-r1_i_i
mov_r0-r1 bfi_r2-r0_i_i	bfi_r2-r1_i_i
cmp_r0-r1 rsb_cs_r0-r0-r1 mov_r2-r1 rsb_r0-r0-r2	cmp_r0-r1 rsb_cc_r0-r0-r1
add_r0-r1-r1 eor_r2-r0-r1	eor_r2-r1-r1_lsl_i
add_r0-r1_i add_r2-r0-r0 bfi_r2-r2_i_i lsr_r1-r2_i sub_r1-r1_i bic_r0-r1_i orr_r2-r0_i add_r2-r1-r2_ror_i	add_r0-r1_i add_r2-r0-r0 lsr_r1-r2_i sub_r1-r1_i orr_r2-r1_i add_r2-r1-r2_ror_i
bfi_r0-r1_i_i mov_r1-r2 ror_r3-r1-r0 mov_r0-r2 add_r1-r3-r0_lsr_i	bfi_r0-r1_i_i ror_r0-r2-r0 add_r1-r0-r2_lsr_i
lsl_r0-r1-r2 bfi_r3-r0_i_i orr_r1-r3_i mvn_r3-r1 sub_r1-r3-r1 mvn_r0-r1 bic_r3-r0_i and_r3-r0-r3	orr_r1-r3_i mov_r0-r1_lsl_i bic_r3-r0_i
tst_r0-r1 eor_ne_r0-r0_i eor_eq_r0-r2-r3_lsl_i bic_r2-r0_i mov_r3-r2	tst_r0-r1 eor_ge_r0-r2-r3_lsl_i bic_r3-r0_i
lsr_r0-r0-r0 bfi_r0-r0_i_i bfi_r1-r0_i_i	lsr_r0-r0-r0 bfi_r1-r0_i_i
bic_r0-r1_i bfi_r2-r0_i_i bfi_r3-r2_i_i asr_r0-r3_i	asr_r0-r3_i
orr_r0-r1_i rsb_r0-r0-r2_asr_i bfi_r3-r0_i_i rsb_r1-r2-r3 bfi_r0-r1_i_i	orr_r0-r1_i rsb_r0-r0-r2_asr_i rsb_r1-r2-r3 bfi_r0-r1_i_i
add_r0-r1-r2_lsl_i bic_r0-r0_i mov_r3-r1 ror_r1-r3-r1 sub_r2-r1_i lsr_r3-r1-r2 add_r0-r0-r3	add_r0-r1-r2_lsl_i bic_r0-r0_i ror_r1-r1-r1 sub_r2-r1_i lsr_r3-r1-r2 add_r0-r0-r3
rsb_r0-r1-r2_asr_i add_r1-r0-r1_lsl_i bfi_r0-r1_i_i	rsb_r0-r1-r2_asr_i bfi_r0-r0_i_i
lsr_r0-r1_i eor_r2-r3-r0_lsr_i add_r3-r3-r3_lsr_i rsb_r1-r3-r2_lsl_i add_r0-r2-r1 add_r2-r1-r0 bic_r1-r1-r2	eor_r2-r3-r1_lsr_i add_r3-r3-r3_lsr_i rsb_r1-r3-r2_lsl_i add_r2-r2-r1_lsl_i bic_r1-r1-r2
and_r0-r1-r2 and_r2-r0-r1_ror_i bfi_r3-r1_i_i lsl_r1-r2-r3 mvn_r2-r1 rsb_r0-r2_i	and_r0-r1-r2 and_r2-r0-r1_ror_i bfi_r3-r1_i_i lsl_r1-r2-r3 add_r0-r1_i
cmp_r0_i eor_lt_r0-r1-r0_asr_i bic_r1-r0_i add_r2-r1-r2 rsb_r1-r1_i add_r2-r2-r1	add_r2-r2_i
mvn_r0-r1 asr_r0-r1-r0 ror_r1-r0-r0 mov_r2-r1 mov_r3-r2 and_r0-r2_i orr_r3-r3-r0	mvn_r0-r1 asr_r0-r1-r0 ror_r3-r0-r0
sub_r0-r1_i rsb_r1-r0_i	rsb_r1-r1_i
add_r0-r1-r2 cmp_r3-r2 sub_hi_r1-r2-r0 lsl_r3-r1-r3	cmp_r3-r2 rsb_hi_r1-r1_i lsl_r3-r1-r3
bic_r0-r1-r2 mov_r1-r0	bic_r1-r1-r2
rsb_r0-r1_i mov_r1-r2 bic_r1-r1_i tst_r1-r2 orr_ne_r0-r2-r0 ror_r0-r0_i bfi_r3-r0_i_i	rsb_r0-r1_i orr_r0-r2-r0 ror_r0-r0_i bfi_r3-r0_i_i
ror_r0-r0_i mov_r1-r0 bfi_r0-r1_i_i	ror_r0-r0_i bfi_r0-r0_i_i
asr_r0-r1-r1 bic_r2-r0_i rsb_r1-r2-r0	asr_r1-r1-r1 and_r1-r1_i
tst_r0_i add_eq_r1-r0_i asr_r0-r1_i ror_r0-r0_i bic_r0-r1-r0 mov_r1-r0	tst_r0_i add_eq_r1-r0_i asr_r0-r1_i bic_r0-r1-r0_ror_i mov_r1-r0
asr_r0-r1_i sub_r2-r0_i asr_r2-r2-r1 rsb_r2-r2_i mvn_r3-r2	asr_r0-r1_i sub_r2-r0_i asr_r2-r2-r1 sub_r3-r2_i
cmp_r0-r1 eor_ne_r0-r2-r1_asr_i mvn_r2-r0 add_r3-r0-r0 orr_r1-r2-r3_lsl_i	cmp_r0-r1 eor_ne_r0-r2-r1_asr_i mvn_r2-r0 orr_r1-r2-r0_lsl_i
bic_r0-r1-r0 orr_r2-r1-r0	orr_r2-r1-r1
mov_r0-r1 asr_r0-r0-r2 bfi_r3-r2_i_i bic_r2-r0-r3 asr_r3-r2_i bic_r3-r3-r0	asr_r0-r1-r2 bic_r2-r0-r3 asr_r3-r2_i bic_r3-r3-r0
rsb_r0-r1-r0_ror_i bfi_r0-r0_i_i rsb_r2-r3-r0_ror_i lsl_r1-r2-r2	rsb_r0-r1-r0_ror_i rsb_r2-r3-r0_ror_i lsl_r1-r2-r2
tst_r0-r1 sub_ne_r2-r3-r0 sub_eq_r2-r2_i tst_r0-r1 orr_ne_r3-r0_i sub_r3-r3-r2_lsl_i	tst_r0-r1 sub_ne_r2-r3-r0 orr_ne_r3-r0_i sub_cs_r2-r2_i sub_r3-r3-r2_lsl_i
cmp_r0-r1 sub_ne_r0-r2_i asr_r0-r0-r2 lsr_r2-r0_i bic_r3-r2_i bic_r2-r2-r3	cmp_r0-r1 sub_ne_r0-r2_i asr_r0-r0-r2 lsr_r2-r0_i and_r2-r2_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 sub_r0-r2_i	sub_r0-r0_i
cmp_r0-r1 and_ne_r2-r2-r1_ror_i and_eq_r2-r0_i mov_r1-r2 and_r3-r1_i add_r2-r3_i sub_r3-r3-r2 bic_r2-r3_i lsl_r3-r2_i bic_r2-r3_i	mvn_r3_i lsl_r2-r3_i
cmp_r0-r1 rsb_ne_r0-r1-r2 rsb_eq_r0-r3-r0 bic_r3-r1-r0 and_r2-r3-r1	cmp_r0-r1 rsb_ne_r0-r1-r2 rsb_eq_r0-r3-r0 bic_r2-r1-r0
bic_r0-r1-r2 bic_r2-r1_i bic_r2-r0-r2 mvn_r1-r0 add_r2-r1-r2 rsb_r1-r0-r2_ror_i	bic_r0-r1-r2 mov_r1_i unk rsb_r1-r0-r1_ror_i
mvn_r0-r1 sub_r2-r1_i bfi_r2-r2_i_i bic_r1-r3-r0 bic_r1-r2-r1 and_r3-r1-r2 bfi_r2-r3_i_i bfi_r1-r2_i_i	and_r3-r1-r3 sub_r0-r1_i bfi_r0-r0_i_i bic_r1-r0-r3 bfi_r1-r0_i_i
bic_r0-r0_i and_r1-r1-r0 lsr_r2-r1-r1 bic_r2-r2_i bic_r2-r2_i eor_r2-r0-r2_asr_i bic_r1-r2_i eor_r2-r1_i	bic_r0-r0_i and_r1-r1-r0 lsr_r2-r1-r1 eor_r2-r0-r2_asr_i bic_r1-r2_i eor_r2-r1_i
lsl_r0-r1_i bic_r2-r1-r0	bic_r2-r1-r1_lsl_i
tst_r0-r1 sub_ne_r1-r1-r0 sub_eq_r1-r0-r2_asr_i mov_r3-r1 tst_r3-r1 eor_ne_r2-r3-r2 ror_r3-r3-r3 bic_r0-r2-r3	tst_r1-r0 sub_cs_r1-r0-r2_asr_i sub_ne_r1-r1-r0 eor_r2-r1-r2 ror_r3-r1-r1 bic_r0-r2-r3
bic_r0-r1_i orr_r2-r2_i tst_r0-r2 mov_eq_r0-r3 lsr_r0-r0_i sub_r3-r0-r2 rsb_r3-r3-r2_lsr_i	bic_r0-r1_i orr_r2-r2_i tst_r0-r2 mov_eq_r0-r3 rsb_r3-r2-r0_lsr_i rsb_r3-r3-r2_lsr_i
tst_r0-r1 add_eq_r1-r2-r0 bfi_r0-r1_i_i lsr_r3-r0_i mvn_r2-r3 and_r3-r2-r0 lsr_r3-r3_i	bic_r3-r0-r0_lsr_i lsr_r3-r3_i
bic_r0-r1-r0 tst_r1-r0 and_ne_r1-r1-r0 lsl_r0-r0_i rsb_r2-r0-r1	bic_r0-r1-r0 sub_r2-r0-r0_lsl_i tst_r1-r0 orr_ls_r2-r2-r1
bfi_r0-r1_i_i rsb_r0-r0_i bfi_r2-r0_i_i add_r3-r3-r1 bic_r0-r3-r1 bic_r1-r3-r0 bfi_r3-r1_i_i orr_r3-r2-r3	bfi_r2-r0_i_i add_r3-r1-r3 and_r1-r1-r3 bfi_r3-r1_i_i orr_r3-r2-r3
cmp_r0-r1 sub_cc_r2-r2-r1_ror_i bfi_r3-r2_i_i bfi_r2-r1_i_i cmp_r0-r1 add_ne_r2-r2-r3_ror_i sub_r3-r2-r0	cmp_r0-r1 sub_cc_r2-r2-r1_ror_i bfi_r2-r1_i_i bfi_r3-r2_i_i add_ne_r2-r2-r3_ror_i sub_r3-r2-r0
ror_r0-r0_i orr_r1-r1-r0 bfi_r2-r1_i_i bic_r1-r0-r2	ror_r0-r0_i mvn_r1-r2_asr_i and_r1-r0-r1_lsl_i
bic_r0-r0_i cmp_r1-r2 mvn_ls_r3-r0 mvn_hi_r3-r0 add_r1-r3-r3 and_r2-r1_i	bic_r0-r0_i mvn_r1-r0_ror_i and_r2-r1_i
lsl_r0-r0-r1 bic_r1-r2-r0 mvn_r0-r1 rsb_r0-r0-r1	lsl_r0-r0-r1 unk mvn_r0-r1_lsl_i
cmp_r0-r1 sub_lt_r0-r2_i sub_ge_r0-r2_i lsr_r3-r0_i rsb_r1-r3-r0_lsr_i	sub_r0-r2_i lsr_r3-r0_i rsb_r1-r3-r0_lsr_i
bfi_r0-r1_i_i rsb_r2-r0-r3_ror_i mov_r1-r2 and_r1-r1-r3 rsb_r1-r1_i bfi_r2-r1_i_i	bfi_r0-r1_i_i rsb_r2-r0-r3_ror_i and_r1-r2-r3 eor_r1-r1_i bfi_r2-r1_i_i
mov_r0-r1 mvn_r2-r0 add_r3-r2-r0	mvn_r3_i
lsr_r0-r0_i add_r1-r1-r0_lsr_i rsb_r2-r1-r2 bic_r1-r2_i bic_r2-r1_i	add_r1-r1-r0_lsr_i rsb_r2-r1-r2 bic_r2-r2_i
bic_r0-r1-r2 bic_r3-r0-r1 rsb_r0-r3-r0	bic_r0-r1-r2
asr_r0-r1_i lsl_r1-r2-r3 tst_r0_i sub_eq_r0-r1_i and_r2-r2-r0_lsl_i asr_r1-r2_i sub_r1-r1-r2	asr_r0-r1_i lsl_r1-r2-r3 tst_r0_i sub_eq_r0-r1_i and_r2-r2-r0_lsl_i rsb_r1-r2-r2_asr_i
sub_r0-r0_i eor_r1-r0-r2 add_r2-r2-r1_lsl_i ror_r0-r0_i ror_r3-r2-r0 mov_r2-r3	sub_r0-r0_i eor_r1-r0-r2 add_r2-r2-r1_lsl_i ror_r0-r0_i ror_r2-r2-r0
cmp_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 bfi_r0-r0_i_i cmp_r2-r3 mvn_hi_r1-r0 eor_r0-r1-r0_lsr_i	cmp_r2-r3 mvn_r0-r1 bfi_hi_r1-r1_i_i eor_r0-r1-r0_lsr_i
add_r0-r1_i and_r0-r1-r0 mov_r1-r0	add_r0-r1_i and_r1-r0-r1
cmp_r0_i mov_lt_r1-r2 sub_r2-r0_i ror_r3-r2-r1 and_r0-r3_i and_r3-r0-r1 rsb_r3-r3_i add_r1-r3_i	cmp_r0_i mov_lt_r1-r2 sub_r2-r0_i ror_r3-r2-r1 and_r0-r3_i and_r3-r0-r1 rsb_r1-r3_i
bfi_r0-r1_i_i bic_r1-r0_i	bic_r1-r0_i
bfi_r0-r0_i_i rsb_r1-r0-r1 and_r2-r2-r1 sub_r1-r1-r2 mov_r0-r1	bfi_r0-r0_i_i rsb_r1-r0-r1 bic_r0-r1-r2
mov_r0-r1 ror_r2-r0_i rsb_r1-r2_i add_r2-r1-r1_lsr_i	ror_r2-r1_i rsb_r1-r2_i add_r2-r1-r1_lsr_i
rsb_r0-r1-r2 bic_r1-r0-r3 mov_r3-r1 sub_r0-r3_i rsb_r0-r0-r3 lsl_r1-r0_i	mov_r1_i
eor_r0-r0-r1 orr_r2-r0-r1 and_r3-r2-r0 add_r0-r3-r3 mvn_r3-r0 bic_r2-r3_i	eor_r0-r0-r1 mvn_r3-r0_lsl_i bic_r2-r3_i
mov_r0-r1 mvn_r2-r0 mov_r1-r2 lsr_r1-r1-r2	mvn_r2-r1 lsr_r1-r2-r2
mov_r0-r1 sub_r2-r3-r2 eor_r1-r2-r0_ror_i sub_r3-r1-r3_lsl_i rsb_r3-r2-r3	sub_r2-r3-r2 eor_r1-r2-r1_ror_i sub_r3-r1-r3_lsl_i rsb_r3-r2-r3
bfi_r0-r1_i_i mov_r2-r0 asr_r0-r1-r2	bfi_r0-r1_i_i asr_r0-r1-r0
tst_r0-r1 add_ne_r0-r0-r2 mvn_eq_r0-r3 bfi_r0-r0_i_i bic_r2-r0-r2 mvn_r3-r2	tst_r0-r1 mvn_cs_r0-r3 add_ne_r0-r0-r2 unk
and_r0-r1-r2_asr_i bic_r3-r0-r1 add_r3-r3-r3 bfi_r2-r3_i_i	bic_r2-r2_i
bic_r0-r0_i bic_r1-r2-r0 sub_r0-r1_i mvn_r2-r0 ror_r3-r3-r3 sub_r3-r3-r2 sub_r1-r3_i bfi_r3-r1_i_i	bic_r0-r0_i bic_r1-r2-r0 rsb_r2-r1_i ror_r3-r3-r3 sub_r3-r3-r2 sub_r1-r3_i bfi_r3-r1_i_i
bic_r0-r1-r0 eor_r2-r2-r1 bic_r3-r2-r0 mov_r1-r3	bic_r0-r1-r0 orr_r3-r0-r2 eor_r1-r1-r3
orr_r0-r0_i bic_r0-r0_i	bic_r0-r0_i
bic_r0-r1-r0 ror_r2-r0_i rsb_r1-r2-r0	bic_r0-r1-r0 sub_r1-r0-r0_ror_i
and_r0-r0-r1_ror_i bic_r1-r0_i and_r2-r1-r0 bic_r1-r2_i lsl_r1-r1_i	and_r0-r0-r1_ror_i bic_r1-r0_i lsl_r1-r1_i
mov_r0-r1 sub_r2-r3-r1 cmp_r1-r0 sub_hi_r0-r2_i add_r0-r0-r0 bfi_r0-r0_i_i asr_r0-r0_i	add_r0-r1-r1 asr_r0-r0_i
bfi_r0-r1_i_i sub_r2-r0-r1_lsl_i mov_r3-r1 eor_r0-r2-r3	bfi_r0-r1_i_i sub_r2-r0-r1_lsl_i eor_r0-r2-r1
mov_r0-r1 lsl_r2-r0-r0	lsl_r2-r1-r1
tst_r0-r1 orr_eq_r0-r0-r1_lsr_i rsb_r2-r0_i bic_r0-r3-r2 and_r0-r0-r2 bfi_r0-r0_i_i	rsb_r0-r2-r2
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 mov_r1-r2 asr_r0-r2-r1 bfi_r3-r0_i_i rsb_r2-r2-r3_lsl_i eor_r0-r3-r2	tst_r0-r1 mov_r2-r3 mov_ls_r2-r1 asr_r0-r2-r2 bfi_r3-r0_i_i rsb_r2-r2-r3_lsl_i eor_r0-r3-r2
cmp_r0-r1 mov_cc_r0-r2 mov_cc_r0-r3 bic_r1-r0_i mov_r3-r1 add_r0-r3-r3	cmp_r0-r1 mov_cc_r0-r3 bic_r1-r0_i add_r0-r1-r1
tst_r0-r1 mov_ne_r2-r0 mov_r1-r0 lsr_r3-r1-r1 orr_r1-r1-r3_ror_i add_r0-r1-r2 asr_r0-r0_i ror_r1-r0_i mov_r3-r1	lsr_r3-r0-r0 tst_r1-r0 orr_r1-r0-r3_ror_i mov_ne_r2-r0 add_r0-r1-r2 asr_r0-r0_i ror_r3-r0_i
mov_r0-r1 add_r2-r0_i	add_r2-r1_i
rsb_r0-r1-r0_lsr_i bfi_r2-r0_i_i cmp_r2-r1 mov_eq_r0-r3 orr_r1-r0-r2 bfi_r3-r1_i_i asr_r2-r3_i	asr_r2-r3_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 mov_r0-r2 eor_r2-r3-r0 tst_r3-r1 orr_ne_r0-r2-r1 lsr_r0-r2-r0	mov_r1-r2 orr_r0-r1-r1 eor_r2-r3-r0 tst_r3-r1 orr_ne_r0-r2-r1 lsr_r0-r2-r0
bfi_r0-r1_i_i bfi_r2-r0_i_i sub_r2-r1-r2 bfi_r0-r2_i_i add_r1-r0-r0_lsr_i mov_r0-r1 rsb_r0-r0-r1	rsb_r0-r0-r0
bic_r0-r1_i mvn_r2-r0 bic_r1-r0-r2 bfi_r0-r1_i_i bic_r2-r0-r1 bfi_r1-r1_i_i rsb_r1-r1-r2_asr_i mov_r2-r1	and_r2-r1_i sub_r2-r2-r1
tst_r0-r1 sub_ne_r0-r1_i mvn_ne_r0-r2 rsb_r0-r0-r3_ror_i rsb_r3-r0-r3_lsl_i	tst_r0-r1 mvn_ne_r0-r2 rsb_r0-r0-r3_ror_i rsb_r3-r0-r3_lsl_i
tst_r0-r1 mvn_eq_r0-r1 eor_eq_r0-r2-r3_ror_i add_r2-r0-r1	tst_r0-r1 eor_eq_r0-r2-r3_ror_i add_r2-r0-r1
orr_r0-r1-r0_lsl_i mvn_r2-r0 rsb_r2-r2-r0 rsb_r2-r2_i orr_r1-r2_i bic_r3-r1_i and_r1-r2-r3_lsr_i	orr_r0-r1-r0_lsl_i mvn_r3-r0_lsl_i add_r2-r3_i bic_r3-r2_i and_r1-r2-r3_lsr_i
cmp_r0_i eor_ls_r0-r1-r2 eor_lt_r0-r0-r1_lsr_i mvn_r3-r0 mvn_r1-r3 lsl_r3-r1_i bfi_r0-r3_i_i bfi_r2-r0_i_i	cmp_r0_i eor_ls_r0-r1-r2 add_lt_r0-r0-r1_lsr_i bic_r0-r0_i bfi_r2-r0_i_i
tst_r0-r1 mov_ne_r0-r2 mov_r1-r0 and_r3-r1_i	tst_r0-r1 mov_ne_r0-r2 and_r3-r0_i
bic_r0-r1_i orr_r2-r0-r3 mov_r0-r2	bic_r0-r1_i orr_r0-r3-r0
bfi_r0-r0_i_i mov_r1-r0 mov_r2-r3 eor_r3-r1-r2	bfi_r0-r0_i_i eor_r3-r0-r3
mov_r0-r1 bfi_r2-r0_i_i and_r1-r0_i eor_r3-r2-r1 lsr_r1-r3-r2	bfi_r2-r1_i_i and_r1-r1_i eor_r3-r2-r1 lsr_r1-r3-r2
sub_r0-r1-r2_lsl_i add_r3-r1_i bic_r3-r3_i bic_r3-r3_i add_r1-r0-r3_lsl_i	sub_r0-r1-r2_lsl_i add_r3-r1_i bic_r3-r3_i add_r1-r0-r3_lsl_i
tst_r0-r1 mov_ne_r0-r1 mov_eq_r0-r2 rsb_r0-r2-r0_ror_i mvn_r1-r0 add_r3-r0-r1_lsl_i	tst_r0-r1 rsb_ne_r0-r2-r1_ror_i rsb_ge_r0-r2-r2_ror_i mvn_r1-r0 add_r3-r0-r1_lsl_i
tst_r0-r1 rsb_eq_r2-r3-r2_ror_i and_r0-r0-r1_lsr_i bfi_r1-r0_i_i lsl_r1-r1_i lsr_r1-r2-r1 bic_r3-r1_i	tst_r0-r1 rsb_eq_r2-r3-r2_ror_i bic_r3-r2_i
bfi_r0-r1_i_i lsl_r2-r1_i mvn_r3-r2 rsb_r1-r3-r2_asr_i sub_r1-r1-r0_asr_i add_r0-r1-r3	mov_r3-r1_lsl_i mov_r1-r0_asr_i rsb_r0-r1-r3_asr_i
cmp_r0-r1 add_ne_r2-r3-r0 add_eq_r2-r1_i bic_r0-r2_i lsl_r3-r0_i orr_r3-r3-r2 sub_r0-r3-r2 rsb_r1-r0_i	cmp_r0-r1 add_ne_r2-r3-r0 add_eq_r2-r1_i bic_r0-r2_i lsl_r3-r0_i bic_r0-r3-r2 rsb_r1-r0_i
tst_r0-r1 add_ne_r2-r3_i bic_r1-r2_i eor_r1-r3-r1 mov_r2-r1	tst_r0-r1 add_ne_r2-r3_i bic_r1-r2_i eor_r2-r3-r1
cmp_r0-r1 add_hi_r0-r2-r3 and_cs_r0-r3-r1_ror_i eor_r3-r0-r1_asr_i bic_r2-r1_i ror_r0-r2_i orr_r2-r0-r3 mov_r1-r2	cmp_r0-r1 and_cs_r0-r3-r1_ror_i eor_r3-r0-r1_asr_i bic_r2-r1_i orr_r1-r3-r2_ror_i
asr_r0-r1_i asr_r2-r0_i asr_r1-r2_i and_r0-r0-r1_lsr_i bfi_r3-r0_i_i	asr_r0-r1_i and_r0-r0-r1_ror_i bfi_r3-r0_i_i
lsr_r0-r1_i sub_r0-r0-r2 cmp_r0_i eor_ne_r1-r2-r1_ror_i and_r0-r1-r0_lsl_i sub_r1-r0_i	rsb_r0-r2-r1_lsr_i cmp_r0_i eor_ne_r1-r2-r1_ror_i and_r0-r1-r0_lsl_i sub_r1-r0_i
sub_r0-r1-r2_ror_i bfi_r1-r0_i_i sub_r2-r1_i bfi_r1-r2_i_i bic_r0-r1_i sub_r2-r0_i	sub_r2-r1_i bfi_r1-r2_i_i bic_r0-r1_i sub_r2-r0_i
mov_r0-r1 add_r0-r2-r0_ror_i asr_r0-r0-r1 bfi_r3-r0_i_i	add_r0-r2-r1_ror_i asr_r0-r0-r1 bfi_r3-r0_i_i
tst_r0_i add_eq_r1-r2-r1_ror_i add_r3-r1-r2 asr_r2-r3_i add_r0-r2-r3 sub_r3-r0-r3	tst_r0_i add_eq_r1-r2-r1_ror_i add_r3-r1-r2 asr_r3-r3_i
tst_r0-r1 rsb_eq_r2-r3_i rsb_eq_r2-r0-r1_lsr_i asr_r1-r0-r2	tst_r0-r1 rsb_eq_r2-r0-r1_lsr_i asr_r1-r0-r2
cmp_r0-r1 and_ls_r2-r0_i and_hi_r2-r0_i eor_r2-r2-r1 bfi_r3-r2_i_i bfi_r1-r3_i_i cmp_r1-r3 eor_ne_r0-r1-r3 eor_r3-r0_i	bfi_r1-r3_i_i and_r2-r0_i eor_r2-r2-r1 bfi_r3-r2_i_i cmp_r1-r3 eor_ne_r0-r1-r3 eor_r3-r0_i
bfi_r0-r0_i_i cmp_r1-r2 eor_lt_r2-r0-r3_asr_i mov_r1-r2	cmp_r1-r2 eor_lt_r2-r0-r3_asr_i mov_r1-r2
mov_r0-r1 rsb_r2-r0_i orr_r0-r0-r2_asr_i	rsb_r2-r1_i orr_r0-r1-r2_asr_i
cmp_r0-r1 mvn_lt_r2-r1 mov_r3-r2 and_r3-r2-r3	cmp_r0-r1 mvn_lt_r2-r1 mov_r3-r2
cmp_r0-r1 add_hi_r1-r2-r2 mov_r0-r1 cmp_r0-r3 mov_cs_r2-r1 rsb_r0-r2-r0_ror_i asr_r0-r0-r3	cmp_r0-r1 add_hi_r1-r2-r2 cmp_r1-r3 mov_cs_r2-r1 rsb_r0-r2-r1_ror_i asr_r0-r0-r3
ror_r0-r1-r2 and_r1-r0-r3 mov_r2-r1 and_r0-r2_i	ror_r0-r1-r2 and_r2-r3-r0 and_r0-r2_i
add_r0-r1-r0 ror_r0-r0-r2 bfi_r2-r2_i_i lsl_r1-r2-r0 lsl_r3-r2_i rsb_r0-r1-r3 mov_r3-r0	add_r0-r1-r0 ror_r0-r0-r2 bfi_r2-r2_i_i lsl_r1-r2-r0 rsb_r3-r1-r2_lsl_i
tst_r0-r1 and_eq_r2-r1-r3_ror_i tst_r2-r0 mov_ne_r0-r2 mov_eq_r0-r2 sub_r3-r0-r3_lsr_i	tst_r0-r1 and_cs_r2-r1-r3_ror_i sub_r3-r2-r3_lsr_i
tst_r0-r1 orr_ne_r1-r2-r3_lsr_i mov_r0-r1 rsb_r3-r0_i	tst_r0-r1 orr_ne_r1-r2-r3_lsr_i rsb_r3-r1_i
orr_r0-r0-r1_lsr_i tst_r2_i and_ne_r2-r0_i bfi_r0-r1_i_i mov_r1-r0 eor_r3-r1-r2 lsl_r2-r3_i	orr_r0-r0-r1_lsr_i tst_r2_i and_ne_r2-r0_i bfi_r0-r1_i_i eor_r3-r2-r0 lsl_r2-r3_i
asr_r0-r1-r0 mov_r1-r0 rsb_r2-r1_i	asr_r0-r1-r0 rsb_r2-r0_i
rsb_r0-r0-r1 tst_r0-r2 add_ne_r2-r2-r0_ror_i bfi_r1-r2_i_i bic_r2-r1_i	bic_r2-r1_i
add_r0-r0-r1 bic_r1-r0-r2 bic_r3-r1-r0 bfi_r2-r3_i_i	unk
bic_r0-r1_i orr_r2-r1-r0 eor_r2-r2-r0_asr_i mov_r0-r2 ror_r3-r0_i sub_r3-r0-r3_lsl_i bic_r3-r3_i	bic_r0-r1_i eor_r2-r1-r0_asr_i ror_r3-r2_i sub_r3-r2-r3_lsl_i bic_r3-r3_i
cmp_r0-r1 eor_cc_r2-r3-r2_ror_i bic_r0-r2-r1 bic_r2-r0_i sub_r3-r0-r2	cmp_r0-r1 eor_cc_r2-r3-r2_ror_i bic_r0-r2-r1 and_r3-r0_i
add_r0-r1_i and_r2-r1-r0 eor_r1-r2-r1 add_r0-r1-r1_lsl_i	add_r0-r1_i bic_r1-r1-r0 add_r0-r1-r1_lsl_i
mov_r0-r1 cmp_r2_i add_ls_r1-r0-r1 asr_r2-r1_i	cmp_r2_i add_ls_r1-r1-r1 asr_r2-r1_i
cmp_r0-r1 sub_eq_r2-r0-r2_asr_i mov_r1-r2 asr_r1-r0-r1 sub_r3-r2-r1_asr_i	cmp_r0-r1 sub_eq_r2-r0-r2_asr_i asr_r1-r0-r2 sub_r3-r2-r1_asr_i
tst_r0-r1 and_ne_r1-r0_i bic_r2-r1_i lsr_r3-r2_i cmp_r1-r3 eor_ne_r3-r3_i bfi_r1-r3_i_i	tst_r0-r1 and_ne_r1-r0_i lsr_r3-r1_i cmp_r1-r3 eor_ne_r3-r3_i bfi_r1-r3_i_i
orr_r0-r0-r1_asr_i ror_r1-r1-r1 mov_r2-r1 tst_r0-r2 mov_ne_r3-r2 mov_r1-r3	orr_r0-r0-r1_asr_i ror_r2-r1-r1 tst_r0-r2 mov_ne_r3-r2 mov_r1-r3
cmp_r0-r1 and_cc_r0-r2-r1 and_cs_r0-r3-r2 bic_r2-r0-r1 ror_r0-r0-r2 lsr_r3-r0_i lsr_r2-r3_i	cmp_r0-r1 and_cc_r0-r2-r1 and_cs_r0-r3-r2 bic_r2-r0-r1 ror_r0-r0-r2 mov_r2-r0_lsr_i
sub_r0-r1-r2_lsr_i sub_r3-r0-r1 add_r2-r0-r3_lsl_i bfi_r1-r2_i_i mvn_r0-r1	sub_r0-r1-r2_lsr_i bfi_r1-r0_i_i mvn_r0-r1
bic_r0-r1_i asr_r2-r0_i rsb_r3-r2-r0 asr_r3-r3_i	bic_r0-r1_i sub_r3-r0-r1_asr_i asr_r3-r3_i
and_r0-r1-r0 tst_r2_i mvn_ne_r1-r0 eor_r3-r1_i orr_r2-r3-r1_lsr_i lsl_r1-r2_i bic_r0-r2-r1	and_r0-r1-r0 tst_r2_i mvn_ne_r1-r0 eor_r3-r1_i orr_r2-r3-r1_lsr_i bic_r0-r2-r2_lsl_i
mov_r0-r1 bic_r2-r0_i	bic_r2-r1_i
bfi_r0-r0_i_i cmp_r0_i orr_eq_r1-r0_i eor_r1-r0-r1_asr_i add_r0-r2_i lsl_r2-r0-r1	cmp_r0_i orr_eq_r1-r0_i eor_r1-r0-r1_asr_i add_r0-r2_i lsl_r2-r0-r1
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 rsb_r1-r3-r1 mvn_r2-r1	add_r2-r3-r2
cmp_r0-r1 and_cs_r2-r0_i tst_r0-r2 sub_eq_r1-r2_i rsb_r3-r1_i rsb_r0-r3_i	cmp_r0-r1 and_cs_r2-r0_i tst_r0-r2 sub_eq_r1-r2_i add_r0-r1_i
tst_r0_i eor_eq_r1-r2-r0 bfi_r0-r1_i_i rsb_r2-r0_i lsl_r2-r2_i bic_r1-r2_i bic_r0-r1_i add_r0-r0-r0	tst_r0_i add_ge_r1-r2-r0 bfi_r0-r1_i_i rsb_r2-r0_i lsl_r2-r2_i bic_r0-r2_i add_r0-r0-r0
bfi_r0-r1_i_i bfi_r2-r0_i_i	bfi_r2-r1_i_i
cmp_r0-r1 mvn_eq_r2-r0 and_eq_r2-r1_i eor_r3-r2_i	cmp_r0-r1 and_eq_r2-r0_i eor_r3-r2_i
ror_r0-r1_i cmp_r0-r1 add_ne_r1-r1-r1 sub_r1-r0-r1_ror_i bfi_r1-r1_i_i rsb_r2-r1_i	ror_r0-r1_i cmp_r0-r1 add_ne_r1-r1-r1 sub_r1-r0-r1_ror_i rsb_r2-r1_i
add_r0-r0_i tst_r1-r2 sub_ne_r2-r2-r0_lsr_i sub_eq_r2-r1-r3_lsr_i orr_r0-r1-r2 and_r3-r1-r0	and_r3-r1-r1
bfi_r0-r1_i_i mov_r2-r0 eor_r3-r2_i bfi_r3-r3_i_i eor_r2-r3_i	and_r1-r1_i bfi_r0-r1_i_i add_r2-r0_i
rsb_r0-r1-r2 lsl_r2-r0_i eor_r3-r2_i bic_r1-r0-r3 add_r2-r1_i sub_r0-r2-r1 and_r0-r2-r0	rsb_r0-r1-r2 and_r1-r0-r0_lsl_i orr_r2-r1_i eor_r0-r1-r2
cmp_r0-r1 eor_eq_r0-r2-r0_asr_i mov_r3-r0 tst_r3_i mvn_eq_r1-r3 eor_r0-r0-r1_lsl_i	cmp_r0-r1 eor_eq_r0-r2-r0_asr_i tst_r0_i mvn_cs_r1-r0 eor_r0-r0-r1_lsl_i
mvn_r0-r1 orr_r1-r1-r0	unk
mov_r0-r1 sub_r2-r0-r3 orr_r2-r2-r3	sub_r2-r1-r3 orr_r2-r2-r3
cmp_r0-r1 add_ls_r0-r2_i rsb_r1-r1_i add_r3-r1_i asr_r2-r0-r3 mvn_r1-r2 bfi_r0-r1_i_i	cmp_r0-r1 add_ls_r0-r2_i rsb_r3-r1_i asr_r2-r0-r3 mvn_r1-r2 bfi_r0-r1_i_i
sub_r0-r1_i sub_r2-r0_i bfi_r1-r2_i_i and_r1-r3-r1	eor_r1-r1_i and_r1-r3-r1
mov_r0-r1 mvn_r2-r0	mvn_r2-r1
tst_r0-r1 sub_eq_r1-r2-r3 eor_r2-r1_i bic_r0-r2_i bfi_r3-r0_i_i	tst_r0-r1 rsb_ls_r1-r3-r2 bfi_r3-r1_i_i
cmp_r0-r1 add_cc_r2-r1-r3_lsr_i add_cs_r2-r2_i orr_r3-r2_i mov_r0-r3 rsb_r1-r3-r0_asr_i add_r3-r1_i sub_r1-r3-r2	cmp_r0-r1 add_cs_r2-r2_i add_cc_r2-r1-r3_lsr_i orr_r3-r2_i rsb_r1-r3-r2_asr_i add_r3-r1_i sub_r1-r3-r2
lsl_r0-r1_i ror_r0-r0_i bfi_r2-r0_i_i eor_r0-r2_i rsb_r3-r2-r0_asr_i rsb_r1-r3-r0 add_r1-r2-r1	mov_r0-r1_ror_i bfi_r2-r0_i_i eor_r0-r2_i add_r3-r0-r2_lsl_i sub_r1-r3-r0_asr_i
bic_r0-r0-r1 orr_r2-r1-r3 tst_r2_i add_ne_r2-r1-r0 bfi_r1-r2_i_i sub_r3-r3-r1	and_r2-r0-r3 orr_r2-r1-r2 bfi_r1-r2_i_i sub_r3-r3-r1
cmp_r0-r1 eor_ne_r1-r2-r1 and_r2-r3-r1_asr_i asr_r1-r3-r3 mov_r3-r2 and_r3-r1-r3_lsr_i	cmp_r0-r1 eor_ne_r1-r2-r1 and_r2-r3-r1_asr_i asr_r1-r3-r3 and_r3-r1-r2_lsr_i
lsr_r0-r1-r1 cmp_r2-r0 mov_ne_r2-r3 mov_ne_r2-r0 rsb_r2-r2-r0_lsl_i and_r0-r2_i	lsr_r0-r1-r1 rsb_r2-r0_i and_r0-r2_i
tst_r0-r1 rsb_ne_r2-r1-r0_ror_i mvn_r0-r2 bic_r1-r1-r0	tst_r1-r0 rsb_ne_r2-r1-r0_ror_i and_r1-r2-r1
tst_r0-r1 orr_ne_r1-r2-r3_lsl_i mov_ne_r1-r0 add_r3-r0-r3 eor_r2-r3_i tst_r3-r2 rsb_ne_r3-r3-r1 sub_r0-r3_i add_r1-r0_i	tst_r0-r1 mov_ne_r1-r0 add_r3-r0-r3 eor_r2-r3_i tst_r3-r2 rsb_ne_r3-r3-r1 add_r1-r3_i
add_r0-r1-r2 ror_r1-r0_i sub_r1-r1_i mvn_r0-r1 bfi_r2-r0_i_i bfi_r0-r2_i_i	add_r0-r1-r2 ror_r1-r0_i rsb_r0-r1_i bfi_r0-r2_i_i
bic_r0-r1-r2 mvn_r1-r0	unk
bfi_r0-r1_i_i and_r2-r0_i orr_r2-r3-r2	and_r2-r0_i orr_r2-r3-r2
cmp_r0-r1 and_cs_r2-r2_i sub_r3-r3-r0 tst_r2-r0 sub_eq_r1-r0-r3 bfi_r2-r1_i_i	cmp_r0-r1 and_cs_r2-r2_i tst_r2-r0 rsb_cs_r1-r3-r0_lsl_i bfi_r2-r1_i_i
cmp_r0-r1 rsb_ge_r1-r2-r0_asr_i rsb_r3-r2-r1 mvn_r1-r2 mov_r2-r3 bic_r0-r1_i sub_r3-r2-r0	cmp_r0-r1 rsb_ge_r1-r2-r0_asr_i rsb_r3-r2-r1 mvn_r1-r2 bic_r0-r1_i sub_r3-r3-r0
tst_r0_i mov_ne_r1-r2 mvn_ne_r1-r0 and_r0-r1-r3	tst_r0_i mvn_ne_r1-r0 and_r0-r1-r3
rsb_r0-r1-r0 mvn_r1-r2 mov_r3-r1 bfi_r3-r3_i_i bic_r1-r0_i rsb_r2-r3-r1_ror_i and_r0-r1-r2	rsb_r0-r1-r0 mvn_r3-r2 bic_r1-r0_i rsb_r2-r3-r1_ror_i and_r0-r1-r2
bic_r0-r0-r1 bic_r0-r2-r0 bic_r3-r0_i orr_r2-r0-r3 and_r3-r2_i bic_r3-r3_i mvn_r0-r3	bic_r0-r0-r1 and_r2-r2_i unk
mvn_r0-r1 asr_r0-r0_i bfi_r2-r0_i_i	mvn_r0-r1_asr_i bfi_r2-r0_i_i
lsl_r0-r1-r2 bfi_r0-r0_i_i mov_r2-r3 add_r3-r2_i bic_r2-r0-r3 bfi_r1-r2_i_i sub_r3-r1-r0	lsl_r0-r1-r2 bfi_r0-r0_i_i add_r3-r3_i bic_r2-r0-r3 bfi_r1-r2_i_i sub_r3-r1-r0
and_r0-r1-r2 lsl_r0-r2-r0 cmp_r3-r0 mvn_cs_r1-r3 and_r3-r1_i sub_r1-r3-r1 bic_r3-r1_i	and_r0-r1-r2 lsl_r0-r2-r0 cmp_r3-r0 mvn_cs_r1-r3 and_r3-r1_i sub_r3-r3-r1
mov_r0-r1 bfi_r0-r0_i_i sub_r1-r0-r2_lsr_i	bfi_r1-r1_i_i sub_r1-r1-r2_lsr_i
cmp_r0_i rsb_ls_r0-r0_i ror_r1-r1_i and_r0-r0-r2 bfi_r2-r0_i_i orr_r1-r1-r2 lsl_r1-r1_i	and_r0-r0-r2 asr_r1-r1_i bfi_r2-r0_i_i orr_r1-r1-r2 lsl_r1-r1_i
mov_r0-r1 bfi_r2-r0_i_i	bfi_r2-r1_i_i
cmp_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 mov_r0-r1 mov_r2-r0 mvn_r1-r2 tst_r1-r2 orr_ne_r3-r1_i mvn_r0-r3	mvn_r0-r3
lsl_r0-r1_i mov_r1-r0 eor_r0-r1-r2 sub_r3-r0_i rsb_r3-r3_i	eor_r0-r2-r1_lsl_i rsb_r3-r0_i
and_r0-r1_i asr_r2-r0_i bfi_r0-r2_i_i mvn_r2-r0 bfi_r3-r2_i_i	mvn_r2-r1_asr_i bfi_r3-r2_i_i
tst_r0-r1 orr_ne_r2-r1_i orr_eq_r2-r1_i add_r2-r3-r2_lsr_i	add_r2-r3-r1_lsr_i
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 eor_r2-r1-r3 and_r1-r0-r1 add_r0-r1-r2 eor_r0-r0-r1_lsr_i	mov_r0-r2 eor_r2-r1-r3 and_r1-r0-r1 add_r0-r1-r2 eor_r0-r0-r1_lsr_i
mov_r0-r1 rsb_r0-r0_i add_r0-r0_i eor_r2-r0_i	rsb_r0-r1_i eor_r2-r0_i
mov_r0-r1 lsr_r2-r0_i bfi_r1-r2_i_i mov_r3-r1 eor_r0-r3_i add_r2-r0-r1	eor_r0-r1_i add_r2-r0-r1
add_r0-r1-r2_lsr_i bfi_r3-r0_i_i eor_r2-r0_i mvn_r0-r2 mov_r2-r0 ror_r0-r3-r2 orr_r2-r3-r0	add_r0-r1-r2_ror_i bfi_r3-r0_i_i eor_r2-r0_i ror_r0-r3-r2 orr_r2-r3-r0
rsb_r0-r1-r2 sub_r0-r0_i bic_r1-r0_i and_r0-r2-r1_asr_i	sub_r0-r2_i sub_r0-r0-r1 and_r0-r2-r0_asr_i
cmp_r0-r1 mov_ne_r1-r0 sub_r0-r1_i	sub_r0-r0_i
tst_r0-r1 and_ne_r1-r1_i and_eq_r1-r2-r0_lsl_i sub_r1-r2-r1 ror_r0-r2_i cmp_r1-r3 rsb_cs_r2-r1-r0 lsl_r1-r2_i bfi_r1-r1_i_i	tst_r0-r1 and_ls_r1-r2-r0_lsl_i and_ne_r1-r1_i sub_r1-r2-r1 cmp_r1-r3 rsb_cs_r2-r1-r2_ror_i lsl_r1-r2_i
orr_r0-r1-r0 orr_r2-r0_i bic_r1-r2_i mvn_r0-r1 bfi_r0-r0_i_i orr_r3-r0_i add_r0-r3_i	orr_r0-r1-r0 orr_r2-r0_i rsb_r0-r2_i
tst_r0-r1 eor_ne_r1-r2-r3 sub_r0-r1_i sub_r2-r0-r1	mvn_r2_i
mov_r0-r1 tst_r2-r0 orr_ne_r0-r2-r0 mvn_r2-r0	tst_r2-r1 orr_ne_r1-r1-r2 mvn_r2-r1
tst_r0_i sub_ne_r1-r2-r0_asr_i sub_eq_r1-r0-r3_asr_i asr_r3-r0_i sub_r2-r1-r3 lsr_r3-r0-r2 lsl_r2-r3_i mov_r1-r2 bic_r3-r1_i	sub_r1-r0-r3_asr_i tst_r0_i sub_ne_r1-r2-r0_ror_i sub_r2-r1-r0_ror_i lsr_r3-r0-r2 lsl_r2-r3_i orr_r3-r2_i
add_r0-r1_i ror_r2-r0_i orr_r0-r1-r2_ror_i asr_r1-r1_i sub_r1-r1-r0 sub_r1-r1-r0 asr_r0-r1-r0	add_r0-r1_i orr_r0-r1-r0_ror_i asr_r1-r1_i sub_r1-r1-r0_lsl_i asr_r0-r1-r0
tst_r0-r1 and_eq_r2-r0-r3 sub_r3-r0_i bic_r3-r2-r3 mov_r1-r3 eor_r3-r1_i bfi_r2-r3_i_i orr_r0-r2_i	tst_r0-r1 and_eq_r2-r0-r3 and_r3-r2-r0 bfi_r2-r3_i_i orr_r0-r2_i
lsl_r0-r0_i and_r1-r1_i sub_r0-r0-r1	and_r2-r1_i rsb_r0-r2-r0_lsl_i
lsr_r0-r0_i rsb_r1-r2-r0_asr_i add_r3-r1-r1 eor_r2-r3_i tst_r3-r2 mvn_eq_r2-r3 rsb_r3-r1-r2_asr_i	rsb_r1-r2-r0_lsr_i add_r3-r1-r1 eor_r2-r3_i tst_r3-r2 mvn_eq_r2-r3 rsb_r3-r1-r2_asr_i
bic_r0-r1-r2 tst_r1-r2 mvn_ne_r3-r0 bfi_r3-r3_i_i	tst_r2-r1 unk bfi_r3-r3_i_i
bfi_r0-r0_i_i cmp_r0-r1 eor_ge_r0-r2_i sub_cs_r0-r2-r0_ror_i sub_r2-r0_i	cmp_r0-r1 eor_ge_r0-r2_i sub_cs_r0-r2-r0_ror_i sub_r2-r0_i
tst_r0_i orr_ne_r1-r2-r3 mov_eq_r1-r3 sub_r0-r1-r2 asr_r3-r0_i mov_r2-r3 asr_r0-r0_i eor_r1-r2-r0_lsl_i rsb_r1-r1-r0_lsr_i	tst_r0_i orr_ne_r1-r2-r3 mov_eq_r1-r3 sub_r0-r1-r2 asr_r2-r0_i asr_r0-r0_i eor_r1-r2-r0_lsl_i rsb_r1-r1-r0_lsr_i
bfi_r0-r1_i_i tst_r2_i mvn_ne_r2-r1 mvn_eq_r2-r0 mov_r3-r2	mvn_r3-r1 bfi_r0-r1_i_i tst_r2_i mvn_eq_r3-r0
tst_r0-r1 orr_ne_r1-r2_i sub_r1-r3-r1 tst_r1-r0 add_eq_r0-r2-r2 ror_r3-r0-r1 mov_r0-r3	tst_r0-r1 orr_ne_r1-r2_i sub_r1-r3-r1 tst_r1-r0 add_eq_r0-r2-r2 ror_r0-r0-r1
tst_r0-r1 add_ne_r0-r2_i add_r3-r0-r2_ror_i add_r1-r3_i rsb_r0-r1_i asr_r3-r0_i orr_r0-r3-r0 bic_r1-r3-r0	bic_r1-r3-r3
tst_r0_i mov_eq_r1-r2 add_r3-r1-r1 and_r3-r3-r1	tst_r0_i mov_eq_r1-r2 and_r3-r1-r1_lsl_i
add_r0-r0-r1 rsb_r2-r0-r3 mov_r0-r2 bic_r3-r2-r0 sub_r2-r2-r3	add_r0-r0-r1 rsb_r2-r0-r3
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 orr_r2-r0-r3 sub_r0-r1-r2 bfi_r3-r0_i_i bfi_r3-r3_i_i	tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 orr_r2-r0-r3 sub_r0-r1-r2 bfi_r3-r0_i_i
bic_r0-r1_i mov_r2-r1 bic_r3-r2-r0 bfi_r3-r3_i_i eor_r0-r2_i mvn_r2-r0 orr_r0-r2-r3	and_r3-r1_i bfi_r3-r3_i_i eor_r0-r1_i unk
bfi_r0-r1_i_i bfi_r2-r0_i_i	bfi_r2-r0_i_i
and_r0-r1_i bfi_r2-r0_i_i bfi_r3-r2_i_i bic_r0-r2-r3	orr_r1-r3_i bic_r0-r2-r1
bic_r0-r1-r2 bic_r3-r0_i bic_r2-r3-r0 add_r0-r2-r2 sub_r3-r0-r1_ror_i	sub_r0-r0-r0 sub_r3-r0-r1_ror_i
bic_r0-r0_i bfi_r1-r0_i_i sub_r2-r3-r1 eor_r1-r2-r0_asr_i mvn_r3-r1 and_r1-r3_i	bfi_r1-r0_i_i sub_r2-r3-r1 eor_r1-r2-r0_ror_i mvn_r3-r1 and_r1-r3_i
mov_r0-r1 add_r2-r0_i	add_r2-r1_i
mov_r0-r1 ror_r2-r0-r0	ror_r2-r1-r1
mov_r0-r1 sub_r1-r0-r2 mvn_r2-r1	sub_r1-r1-r2 mvn_r2-r1
lsl_r0-r0_i orr_r1-r0_i mov_r2-r1	lsl_r0-r0_i orr_r2-r0_i
tst_r0-r1 mov_ne_r2-r3 add_r3-r2_i bic_r0-r2-r0 mov_r2-r3 sub_r3-r2-r0 rsb_r1-r3_i	tst_r0-r1 mov_ne_r2-r3 bic_r0-r2-r0 add_r3-r2_i sub_r3-r3-r0 rsb_r1-r3_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 rsb_r1-r2_i	add_r1-r3_i
bfi_r0-r0_i_i rsb_r1-r1-r0 orr_r0-r1_i bic_r0-r2-r0	rsb_r1-r1-r0 orr_r0-r1_i bic_r0-r2-r0
sub_r0-r1_i bic_r0-r2-r0 bic_r1-r2-r0	rsb_r0-r1_i bic_r1-r2-r0
rsb_r0-r1-r2 asr_r0-r0_i add_r3-r0-r0 asr_r1-r0_i add_r3-r3-r1 sub_r0-r3_i orr_r0-r0_i	rsb_r0-r1-r2 asr_r0-r0_i add_r3-r0-r0_asr_i sub_r1-r3_i add_r0-r0-r1 orr_r0-r0_i
bic_r0-r1_i bic_r1-r2-r0 rsb_r0-r2-r1_ror_i eor_r3-r2-r0_lsl_i	bic_r1-r2-r1 rsb_r0-r2-r1_ror_i eor_r3-r2-r0_lsl_i
sub_r0-r1_i ror_r2-r0_i eor_r3-r2-r0 and_r2-r0-r3	sub_r0-r1_i bic_r2-r0-r0_ror_i
cmp_r0_i add_ne_r0-r1-r0 tst_r0_i rsb_eq_r2-r1-r0 bfi_r3-r2_i_i bic_r0-r3_i mov_r1-r0	cmp_r0_i add_ne_r0-r1-r0 tst_r0_i rsb_eq_r2-r1-r0 bfi_r3-r2_i_i bic_r1-r3_i
bic_r0-r1_i sub_r2-r1-r0 tst_r2_i mov_eq_r3-r0 orr_r3-r0-r3_asr_i	bic_r0-r1_i cmp_r0-r1 mov_eq_r3-r0 orr_r3-r0-r3_asr_i
cmp_r0-r1 eor_lt_r0-r2-r1 rsb_r1-r1-r0 add_r1-r1-r0	cmp_r0-r1 eor_lt_r0-r2-r1 rsb_r1-r1-r0_lsl_i
bic_r0-r0-r1 lsl_r1-r0-r0 rsb_r0-r1_i add_r2-r0_i	bic_r0-r0-r1 lsl_r1-r0-r0 rsb_r2-r1_i
cmp_r0_i sub_ge_r1-r2-r3 add_r0-r1-r1_lsr_i mov_r3-r0 eor_r2-r3_i	cmp_r0_i sub_ge_r1-r2-r3 add_r0-r1-r1_lsr_i eor_r2-r0_i
cmp_r0_i mov_ne_r1-r2 mov_eq_r1-r2 bfi_r3-r1_i_i	bfi_r3-r2_i_i
eor_r0-r1_i tst_r2-r3 mov_eq_r1-r0 rsb_ne_r1-r0-r3 asr_r2-r1_i	eor_r0-r1_i tst_r2-r3 rsb_ne_r1-r0-r3 asr_r2-r1_i
ror_r0-r1_i mvn_r1-r0	mvn_r1-r1_ror_i
lsl_r0-r1-r2 add_r2-r0-r3 tst_r3_i rsb_ne_r1-r0-r2 orr_r1-r1_i	tst_r3_i orr_ne_r1-r3-r3_lsr_i orr_r1-r1_i
orr_r0-r0_i cmp_r1_i and_cs_r2-r3-r0_asr_i asr_r0-r2_i	cmp_r1_i and_cs_r2-r3-r0_asr_i asr_r0-r2_i
lsr_r0-r1_i and_r2-r1-r0_lsr_i bfi_r0-r2_i_i mov_r2-r0 bfi_r2-r2_i_i	lsr_r2-r1_i bfi_r2-r2_i_i
mov_r0-r1 ror_r0-r1-r0	ror_r0-r1-r1
mvn_r0-r1 rsb_r2-r1-r0 bic_r0-r3_i mov_r3-r1 bic_r1-r2-r3 asr_r3-r2-r0 orr_r1-r3-r1_asr_i	bic_r3-r3_i mvn_r2-r1_lsl_i asr_r3-r2-r3 bic_r1-r2-r1 orr_r1-r3-r1_asr_i
bic_r0-r0-r1 eor_r2-r1-r0	orr_r2-r1-r0
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r0 bic_r1-r3_i tst_r2-r0 eor_eq_r2-r0-r3_lsr_i and_r2-r2-r1 orr_r1-r2_i	cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r0 tst_r2-r0 eor_eq_r2-r0-r3_lsr_i and_r2-r2-r3 orr_r1-r2_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 lsr_r3-r2_i sub_r1-r3_i	tst_r0-r1 mov_r3-r3_lsr_i mov_ls_r3-r1_lsr_i sub_r1-r3_i
add_r0-r1-r1_lsl_i ror_r2-r1-r0 bic_r2-r2_i bfi_r0-r0_i_i bic_r0-r2-r0 and_r0-r0_i	bic_r0-r0-r0
cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r0 sub_r2-r0-r2	cmp_r0-r1 rsb_ge_r2-r0-r0 sub_lt_r2-r0-r3
asr_r0-r0_i bfi_r1-r2_i_i lsr_r3-r0_i ror_r1-r1_i and_r3-r1-r3	asr_r0-r0_i bfi_r1-r2_i_i lsr_r3-r0_i and_r3-r3-r1_ror_i
tst_r0-r1 mvn_ne_r2-r0 bfi_r3-r2_i_i bfi_r0-r3_i_i	bfi_r0-r3_i_i
rsb_r0-r1-r2_asr_i bfi_r0-r0_i_i sub_r3-r0-r3_lsr_i	rsb_r0-r1-r2_asr_i sub_r3-r0-r3_lsr_i
rsb_r0-r1-r2 and_r1-r0-r2 add_r3-r1_i bfi_r0-r3_i_i	rsb_r0-r1-r2 unk bfi_r0-r3_i_i
mov_r0-r1 cmp_r2_i add_ne_r3-r0-r3_lsl_i add_eq_r3-r1-r2 and_r2-r3-r2_asr_i ror_r3-r2_i	add_r3-r1-r3_lsl_i and_r2-r3-r2_asr_i ror_r3-r2_i
cmp_r0_i sub_ge_r1-r2-r3_ror_i add_r3-r2-r1_ror_i bic_r0-r1_i add_r3-r3-r3 mvn_r1-r3 and_r0-r0_i and_r3-r0-r1_lsl_i orr_r2-r3-r0	cmp_r0_i sub_ge_r1-r2-r3_lsr_i and_r2-r1_i
cmp_r0-r1 rsb_cs_r2-r1-r3 orr_r0-r2-r3_asr_i rsb_r2-r2-r0_lsl_i asr_r3-r2_i asr_r2-r3_i	cmp_r0-r1 rsb_cs_r2-r1-r3 orr_r0-r2-r3_asr_i rsb_r2-r2-r0_lsl_i asr_r2-r2_i
and_r0-r1_i bic_r1-r1-r2 mov_r3-r1 bic_r2-r3-r0 eor_r1-r1-r2	unk bic_r1-r1-r2
add_r0-r1-r2 add_r1-r3-r0 and_r3-r1-r2 bic_r3-r3-r2	mov_r3_i
mov_r0-r1 rsb_r1-r0-r1_asr_i add_r2-r1-r1_ror_i	rsb_r1-r1-r1_asr_i add_r2-r1-r1_ror_i
lsr_r0-r1-r0 ror_r1-r2-r0 lsl_r0-r1-r2 and_r3-r2-r0 bic_r3-r3-r0 bic_r1-r3_i	and_r1-r3_i
bic_r0-r1_i bfi_r2-r0_i_i bic_r1-r2_i mvn_r3-r1	mov_r0-r2_asr_i mvn_r3-r0_lsl_i
cmp_r0-r1 orr_cs_r1-r0-r2_asr_i asr_r3-r2_i rsb_r1-r3-r1 mov_r2-r1	cmp_r0-r1 orr_cs_r1-r0-r2_asr_i sub_r2-r1-r2_asr_i
tst_r0-r1 and_eq_r0-r1_i sub_r2-r0_i mov_r1-r2 orr_r1-r1_i	tst_r0-r1 and_cs_r0-r1_i sub_r2-r0_i orr_r1-r2_i
bfi_r0-r0_i_i bic_r1-r2-r0 add_r3-r0_i bfi_r3-r3_i_i eor_r0-r3-r1_lsr_i sub_r3-r0-r2 rsb_r0-r2-r3	bfi_r0-r0_i_i bic_r1-r2-r0 add_r3-r0_i eor_r0-r3-r1_lsr_i sub_r0-r0-r2_lsl_i
cmp_r0-r1 sub_cs_r1-r1-r2_lsl_i and_r1-r3-r1 bfi_r1-r1_i_i sub_r2-r1_i and_r0-r3_i and_r2-r2-r0	and_r0-r3_i and_r1-r3-r1 sub_r2-r1_i and_r2-r2-r0
mvn_r0-r1 add_r0-r0_i	rsb_r0-r1_i
cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r3 lsl_r1-r2-r3	lsl_r1-r3-r3
add_r0-r1-r0 eor_r2-r1-r2 bic_r1-r0-r2 mov_r2-r1 mvn_r3-r2 bic_r0-r3_i	add_r0-r1-r0 eor_r2-r1-r2 unk bic_r0-r3_i
lsl_r0-r1-r0 mov_r2-r0	lsl_r2-r1-r0
cmp_r0-r1 and_hi_r1-r1_i add_r0-r0-r1_lsl_i bfi_r1-r0_i_i	cmp_r0-r1 and_hi_r1-r1_i bfi_r1-r0_i_i
cmp_r0-r1 orr_ge_r2-r2_i mvn_hi_r2-r0 bic_r0-r0-r2	cmp_r0-r1 orr_ge_r2-r2_i bic_ls_r0-r0-r2
lsr_r0-r1_i lsl_r1-r2-r0 sub_r1-r3-r1_ror_i ror_r0-r3_i sub_r0-r1-r0	lsr_r0-r1_i lsl_r1-r2-r0 sub_r1-r3-r1_ror_i sub_r0-r1-r3_ror_i
tst_r0-r1 mvn_eq_r1-r2 ror_r0-r1_i add_r1-r0-r0_lsl_i mvn_r2-r1 bic_r2-r2_i bic_r0-r2_i	tst_r0-r1 mvn_eq_r1-r2 ror_r0-r1_i add_r1-r0-r0_lsl_i mvn_r2-r1 bic_r0-r2_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r3 lsl_r2-r1_i rsb_r1-r2-r1	tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r3 sub_r1-r1-r1_lsl_i
bic_r0-r1_i sub_r2-r0_i add_r3-r2_i	bic_r3-r1_i
rsb_r0-r1_i mvn_r1-r0 asr_r0-r1_i bic_r2-r1-r0 bic_r0-r2_i bfi_r1-r0_i_i	sub_r1-r1_i bic_r2-r1-r1_asr_i bic_r0-r2_i bfi_r1-r0_i_i
eor_r0-r1-r2_lsr_i add_r3-r2-r0 bfi_r2-r3_i_i orr_r1-r2-r3_lsr_i lsr_r0-r1-r1 lsr_r1-r0_i mvn_r0-r1	eor_r0-r1-r2_lsr_i add_r3-r2-r0 bfi_r2-r3_i_i orr_r1-r2-r3_lsr_i lsr_r0-r1-r1 mvn_r0-r0_lsr_i
tst_r0_i eor_ne_r0-r1_i mov_r2-r0 bic_r2-r2-r3 add_r3-r2-r2	tst_r0_i eor_ne_r0-r1_i bic_r2-r0-r3 add_r3-r2-r2
tst_r0-r1 eor_ne_r2-r1-r0 eor_eq_r2-r2_i orr_r3-r2_i	tst_r0-r1 eor_ne_r2-r1-r0 orr_r3-r2_i
rsb_r0-r0_i eor_r1-r0-r2 add_r1-r1-r1 orr_r2-r3-r2_lsr_i add_r0-r1_i add_r3-r2-r2_ror_i bic_r1-r3-r0 mov_r0-r1	rsb_r0-r0_i eor_r1-r0-r2 orr_r2-r3-r2_lsr_i add_r3-r2-r2_ror_i add_r1-r1-r1 add_r0-r1_i bic_r0-r3-r0
add_r0-r1_i rsb_r2-r0_i bfi_r2-r2_i_i add_r2-r1-r2_lsr_i mov_r0-r3 and_r3-r2-r0_lsr_i	rsb_r2-r1_i add_r2-r1-r2_lsr_i and_r3-r2-r3_lsr_i
sub_r0-r1-r2_asr_i bic_r3-r2-r1 tst_r3_i and_ne_r1-r3-r0 orr_r0-r3-r1 orr_r0-r0_i	bic_r3-r2-r1 tst_r3_i and_ne_r1-r3-r0 orr_r0-r3-r1 orr_r0-r0_i
bfi_r0-r1_i_i bic_r2-r0-r1 asr_r2-r2-r2	mvn_r2-r1_ror_i and_r2-r0-r2_lsl_i asr_r2-r2-r2
cmp_r0-r1 add_cc_r2-r0_i orr_r2-r2-r0 asr_r1-r2_i bfi_r1-r1_i_i rsb_r0-r1-r0_ror_i	cmp_r0-r1 add_cc_r2-r0_i orr_r2-r2-r0 asr_r1-r2_i rsb_r0-r1-r0_ror_i
mov_r0-r1 mvn_r1-r2 mov_r2-r1 orr_r1-r0-r2_lsr_i ror_r0-r1_i bfi_r2-r0_i_i ror_r3-r2_i	mvn_r2-r2 orr_r1-r1-r2_lsr_i ror_r0-r1_i bfi_r2-r0_i_i ror_r3-r2_i
cmp_r0-r1 add_ls_r2-r2-r0 add_r2-r3-r2_asr_i bfi_r3-r2_i_i mov_r0-r3 bfi_r0-r0_i_i	cmp_r0-r1 add_ls_r2-r2-r0 add_r2-r3-r2_asr_i bfi_r3-r2_i_i mov_r0-r3
tst_r0-r1 mvn_ne_r2-r3 bic_r3-r2_i bfi_r2-r3_i_i bfi_r0-r2_i_i	tst_r0-r1 mvn_ne_r2-r3 bfi_r0-r2_i_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 lsr_r0-r1_i mov_r3-r0 bic_r0-r3-r2 sub_r1-r0_i bic_r2-r1_i	and_r3-r1-r1_lsr_i sub_r1-r3_i bic_r2-r1_i
cmp_r0_i and_ls_r1-r2_i and_hi_r1-r0-r3 lsr_r3-r1_i mvn_r2-r3	and_r1-r0-r3 mvn_r2-r1_lsr_i
and_r0-r0_i bfi_r1-r0_i_i	bfi_r1-r0_i_i
tst_r0-r1 rsb_ne_r1-r0-r2 bfi_r0-r1_i_i ror_r2-r0_i bic_r3-r0-r2 add_r2-r3_i mvn_r3-r2	tst_r0-r1 rsb_ne_r1-r0-r2 bfi_r0-r1_i_i bic_r3-r0-r0_ror_i add_r2-r3_i mvn_r3-r2
rsb_r0-r1_i mvn_r2-r0 mvn_r0-r2	rsb_r0-r1_i
tst_r0-r1 rsb_ne_r1-r1_i rsb_eq_r1-r0-r2 add_r1-r1-r1 bic_r0-r1-r0 mvn_r3-r0 lsl_r0-r3_i	tst_r0-r1 rsb_ne_r1-r1_i rsb_eq_r1-r0-r2 unk lsl_r0-r3_i
bic_r0-r1_i mvn_r2-r0 bfi_r3-r1_i_i asr_r1-r3-r2 eor_r1-r1_i	bic_r0-r1_i mvn_r2-r0 asr_r1-r3-r2 eor_r1-r1_i
bic_r0-r1_i mov_r1-r2 add_r1-r1-r0 and_r3-r3-r1_asr_i	bic_r0-r1_i add_r1-r2-r0 and_r3-r3-r1_asr_i
tst_r0-r1 mvn_ne_r2-r0 mvn_r0-r2	tst_r0-r1 mvn_cs_r0-r2
cmp_r0-r1 eor_cc_r1-r1_i eor_r0-r2-r0_lsr_i eor_r1-r0-r1_lsr_i	eor_r0-r2-r0_lsr_i eor_r1-r0-r1_lsr_i
bic_r0-r1-r0 bfi_r0-r0_i_i eor_r2-r3_i orr_r2-r2-r0 and_r2-r2_i	bic_r0-r1-r0 eor_r2-r3_i orr_r2-r2-r0 and_r2-r2_i
bic_r0-r1-r0 add_r2-r3-r0_ror_i sub_r0-r2-r3	bic_r0-r1-r0 mov_r0-r0_ror_i
bic_r0-r1_i mov_r1-r0	bic_r1-r1_i
lsl_r0-r1-r2 rsb_r0-r0_i bfi_r2-r0_i_i bfi_r0-r2_i_i bic_r2-r0-r2 and_r2-r2_i bic_r3-r2_i bfi_r2-r3_i_i	lsl_r0-r1-r2 rsb_r0-r0_i bfi_r2-r0_i_i bfi_r0-r2_i_i bic_r2-r0-r2 and_r2-r2_i bfi_r2-r2_i_i
ror_r0-r1_i bic_r2-r3_i mvn_r1-r2 bfi_r2-r1_i_i orr_r0-r2-r0_lsl_i bic_r1-r0_i and_r1-r1_i lsr_r3-r1_i	bic_r3-r1-r1
orr_r0-r0_i rsb_r1-r2-r0_lsr_i	rsb_r1-r2-r0_lsr_i
tst_r0_i sub_ne_r1-r0_i sub_eq_r1-r0-r1_lsr_i and_r1-r1-r2 mov_r3-r1 mov_r0-r3	sub_r1-r0-r1_lsr_i tst_r0_i sub_ne_r1-r0_i and_r0-r1-r2
lsr_r0-r1-r1 bic_r1-r0_i rsb_r0-r1_i bfi_r2-r0_i_i	mvn_r0-r1_lsr-r1 bfi_r2-r0_i_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 bic_r2-r1-r2 rsb_r0-r2-r0	rsb_r0-r1-r0
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r3 rsb_r1-r2-r1 bic_r2-r1_i sub_r3-r2_i add_r2-r3_i	tst_r0_i mov_ne_r1-r2 mov_eq_r1-r3 rsb_r1-r2-r1 bic_r2-r1_i sub_r2-r2_i
bfi_r0-r1_i_i eor_r2-r0-r3_ror_i bfi_r3-r2_i_i sub_r3-r3_i bic_r3-r3-r1	eor_r2-r0-r3_ror_i bfi_r3-r2_i_i sub_r3-r3_i bic_r3-r3-r1
ror_r0-r1-r2 add_r1-r1-r1 mov_r3-r0 bic_r2-r3_i lsl_r3-r1-r2	ror_r0-r1-r2 orr_r0-r0_i lsl_r3-r1-r0
bic_r0-r0-r1 mov_r2-r0 eor_r2-r2-r1	orr_r2-r0-r1
cmp_r0-r1 mvn_ge_r0-r1 sub_r2-r0_i bic_r0-r2_i bfi_r2-r0_i_i	cmp_r0-r1 mvn_ge_r0-r1 sub_r2-r0_i bfi_r2-r2_i_i
orr_r0-r1-r2_ror_i tst_r2-r0 sub_eq_r2-r1-r3_lsr_i bic_r0-r2_i lsl_r1-r0_i mov_r3-r1	orr_r0-r1-r2_ror_i tst_r2-r0 sub_eq_r2-r1-r3_lsr_i bic_r0-r2_i mov_r3-r0_lsl_i
mov_r0-r1 rsb_r2-r1-r0 bic_r2-r2-r0	eor_r2-r1-r1
mov_r0-r1 bic_r0-r0_i eor_r1-r0_i	bic_r0-r1_i eor_r1-r0_i
cmp_r0-r1 eor_hi_r1-r1-r2_ror_i eor_cs_r1-r2-r0 ror_r1-r1_i rsb_r1-r1-r0_asr_i	cmp_r0-r1 eor_cs_r1-r2-r0 ror_r1-r1_i rsb_r1-r1-r0_asr_i
bic_r0-r1-r2 eor_r1-r1-r0 mvn_r2-r1 asr_r3-r2_i	mvn_r3-r2_asr_i unk
bfi_r0-r1_i_i bfi_r1-r0_i_i bfi_r2-r1_i_i mov_r1-r2	bfi_r2-r1_i_i mov_r1-r2
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 sub_r1-r1_i sub_r2-r1-r3	mvn_r1-r2 sub_r1-r1_i sub_r2-r1-r3
bic_r0-r1_i mov_r2-r0 rsb_r3-r3-r2_lsl_i	bic_r0-r1_i rsb_r3-r3-r0_lsl_i
mvn_r0-r1 bic_r2-r0-r1	mvn_r2-r1_lsl_i
add_r0-r0-r1 mvn_r1-r0 asr_r2-r1_i	add_r0-r0-r1 mvn_r2-r0_asr_i
and_r0-r1-r0 orr_r1-r0-r2_ror_i mov_r0-r2 mvn_r3-r1 sub_r0-r3-r0	and_r0-r1-r0 orr_r1-r0-r2_ror_i mvn_r3-r1 sub_r0-r3-r2
mov_r0-r1 and_r2-r3-r0	and_r2-r3-r1
bic_r0-r0_i bfi_r0-r0_i_i mvn_r1-r0 mov_r2-r1	bic_r0-r0_i mvn_r2-r0
lsr_r0-r0-r1 orr_r0-r0-r1_ror_i mvn_r2-r1 eor_r2-r2-r0_lsl_i mvn_r0-r2	lsr_r0-r0-r1 orr_r0-r0-r1_ror_i eor_r0-r1-r0_lsl_i
rsb_r0-r1-r2_ror_i lsr_r1-r1_i add_r2-r0-r1 mvn_r1-r2 asr_r3-r1_i	rsb_r0-r1-r2_ror_i add_r2-r0-r1_lsr_i mvn_r3-r2_asr_i
cmp_r0-r1 eor_ne_r1-r0_i eor_eq_r1-r2-r3_asr_i orr_r3-r1-r2_asr_i mov_r0-r3 rsb_r1-r3-r0 sub_r1-r3-r1_ror_i bfi_r1-r1_i_i	cmp_r0-r1 eor_ls_r1-r2-r3_asr_i eor_ne_r1-r0_i orr_r3-r1-r2_asr_i sub_r1-r0-r0 sub_r1-r3-r1_ror_i
tst_r0-r1 rsb_eq_r2-r0-r2_ror_i sub_r2-r2-r3 lsr_r2-r2_i bfi_r1-r2_i_i mov_r0-r1 add_r1-r0_i lsr_r1-r3-r1	tst_r0-r1 rsb_eq_r2-r0-r2_ror_i sub_r2-r2-r3 ror_r2-r2_i bfi_r1-r2_i_i add_r1-r1_i lsr_r1-r3-r1
mov_r0-r1 mov_r2-r0	mov_r2-r1
lsl_r0-r0_i bfi_r1-r0_i_i	bic_r1-r1_i
and_r0-r0-r1_ror_i bfi_r0-r0_i_i add_r2-r3_i ror_r1-r0-r2 bfi_r3-r2_i_i orr_r3-r1-r3_lsr_i orr_r1-r3-r1	and_r0-r0-r1_ror_i bfi_r0-r0_i_i add_r2-r3_i ror_r1-r0-r2 orr_r1-r1-r3_lsr_i
cmp_r0_i eor_cc_r0-r1-r2_lsl_i eor_cs_r0-r0-r2_asr_i bic_r2-r0_i asr_r3-r2-r0	cmp_r0_i eor_cc_r0-r1-r2_lsl_i eor_cs_r0-r0-r2_asr_i asr_r3-r0-r0
cmp_r0_i and_ls_r1-r1-r2 tst_r3_i and_ne_r2-r1_i lsr_r1-r2_i	tst_r3_i and_ne_r2-r1_i lsr_r1-r2_i
and_r0-r1_i and_r2-r1-r3 rsb_r0-r1-r0_asr_i rsb_r1-r2_i rsb_r0-r0-r1 lsr_r3-r0-r0 mvn_r1-r3	bic_r2-r1-r3 add_r0-r2_i lsr_r3-r0-r0 mvn_r1-r3
rsb_r0-r1_i bic_r2-r3-r0 mvn_r3-r2 add_r3-r3_i mvn_r0-r3 mov_r2-r0	rsb_r0-r1_i bic_r2-r3-r0 sub_r2-r2_i
rsb_r0-r1-r2 mov_r1-r0 mvn_r3-r0 bfi_r2-r3_i_i rsb_r3-r2-r0 orr_r3-r3-r1_lsl_i mov_r0-r3	rsb_r0-r1-r2 mvn_r3-r0 bfi_r2-r3_i_i rsb_r3-r2-r0 orr_r0-r3-r0_lsl_i
mvn_r0-r1 sub_r1-r0-r1	mvn_r1-r1_lsl_i
bic_r0-r0_i add_r1-r2-r2_lsl_i bic_r2-r1-r0 bfi_r3-r2_i_i bic_r2-r3_i mvn_r1-r2	bic_r2-r2-r0 bfi_r3-r2_i_i bic_r2-r3_i mvn_r1-r2
tst_r0-r1 rsb_eq_r2-r1-r0 mov_r3-r2 bic_r2-r3_i	tst_r0-r1 rsb_eq_r2-r1-r0 bic_r2-r2_i
add_r0-r0-r1_lsl_i rsb_r2-r0-r1_asr_i mvn_r1-r2 sub_r2-r1_i orr_r3-r1-r2 bfi_r1-r2_i_i add_r1-r1-r3_asr_i	add_r0-r0-r1_lsl_i rsb_r2-r0-r1_asr_i mvn_r1-r2 sub_r2-r1_i orr_r3-r1-r2 eor_r1-r1_i add_r1-r1-r3_asr_i
add_r0-r1-r2 bic_r1-r0_i orr_r3-r0-r1_asr_i bfi_r1-r3_i_i bfi_r1-r1_i_i bic_r3-r1_i and_r1-r3_i rsb_r3-r1_i	mov_r3_i
bfi_r0-r1_i_i ror_r2-r0_i sub_r0-r3-r2_lsl_i	ror_r2-r0_i sub_r0-r3-r2_lsl_i
cmp_r0-r1 and_ls_r2-r1-r3_lsl_i bfi_r3-r2_i_i add_r2-r3-r3 bfi_r2-r2_i_i bfi_r3-r2_i_i	cmp_r0-r1 and_ls_r2-r1-r3_lsl_i bfi_r3-r2_i_i bic_hi_r3-r3_i
mov_r0-r1 asr_r2-r2_i sub_r2-r2-r0_lsl_i asr_r2-r2_i	asr_r2-r2_i sub_r2-r2-r1_lsl_i asr_r2-r2_i
and_r0-r1-r2_ror_i eor_r3-r1-r0 ror_r0-r3-r3	bic_r3-r1-r2_ror_i ror_r0-r3-r3
cmp_r0-r1 eor_ne_r2-r3-r0 eor_eq_r2-r3-r1 tst_r2-r1 mvn_ne_r2-r0 eor_r3-r3-r2_asr_i mov_r0-r3 ror_r0-r1-r0	eor_r2-r3-r0 tst_r2-r1 mvn_ne_r2-r0 eor_r3-r3-r2_ror_i ror_r0-r1-r3
and_r0-r1-r2 bic_r1-r2-r0 orr_r0-r2-r1	and_r0-r2-r2
mov_r0-r1 bic_r1-r2-r1 and_r1-r0-r1_lsl_i bfi_r3-r2_i_i and_r2-r3_i eor_r1-r2-r1 lsl_r2-r1-r0 lsl_r1-r2_i	bic_r0-r1-r1_lsl_i and_r1-r0-r2_lsl_i and_r2-r3_i add_r1-r2-r1 lsl_r2-r1-r0 lsl_r1-r2_i
cmp_r0-r1 mov_ne_r2-r1 mov_r0-r2 mvn_r1-r0	cmp_r0-r1 mvn_ne_r1-r1 mvn_eq_r1-r2
cmp_r0_i rsb_eq_r1-r0-r2 bfi_r1-r1_i_i lsr_r1-r1_i	cmp_r0_i rsb_eq_r1-r0-r2 mov_r1-r1_lsr_i
bfi_r0-r1_i_i add_r1-r2_i bfi_r0-r0_i_i and_r2-r1-r0 sub_r0-r0-r2 bfi_r1-r0_i_i	add_r1-r2_i bic_r0-r0-r1 bfi_r1-r0_i_i
bfi_r0-r1_i_i sub_r2-r2-r0_asr_i bic_r1-r2_i add_r2-r1-r2_ror_i	sub_r2-r2-r0_asr_i bic_r1-r2_i add_r2-r1-r2_ror_i
tst_r0-r1 mvn_eq_r1-r0 lsl_r2-r0-r1 rsb_r1-r0-r2_lsl_i rsb_r3-r0-r1_asr_i bfi_r0-r3_i_i	rsb_r1-r0-r0_lsl_i rsb_r3-r0-r1_ror_i bfi_r0-r3_i_i
asr_r0-r1-r2 bic_r2-r2-r0 mov_r1-r2	asr_r0-r1-r2 bic_r1-r2-r0
mvn_r0-r1 add_r2-r0-r0_lsl_i asr_r0-r2_i mov_r3-r2 eor_r1-r0-r3 and_r3-r1_i asr_r3-r3_i	and_r3-r1_i
mvn_r0-r1 mov_r1-r2 mov_r3-r1 tst_r3_i mov_eq_r1-r0 lsl_r3-r1_i bic_r2-r3_i	mvn_r0-r1 mov_r1-r2 tst_r1_i lsl_r2-r1_i mov_ge_r2-r0_lsl_i
and_r0-r1-r2 cmp_r2-r0 mvn_cs_r1-r0 tst_r0-r1 add_eq_r2-r2-r2 lsl_r1-r2-r0	and_r0-r1-r2 add_r2-r2-r2 lsl_r1-r2-r0
bfi_r0-r1_i_i and_r2-r3-r0_asr_i mov_r0-r2	and_r0-r3-r0_asr_i
bfi_r0-r1_i_i sub_r2-r0-r2_lsl_i bic_r3-r0-r2 add_r3-r3-r1_lsl_i mvn_r1-r3	sub_r2-r0-r2_lsl_i unk sub_r1-r3-r1_lsl_i
tst_r0-r1 sub_eq_r1-r2-r3 bic_r3-r1_i mov_r2-r3 ror_r1-r2-r2 mvn_r3-r1 bic_r1-r3_i	tst_r0-r1 sub_ls_r1-r2-r3 bic_r3-r1_i ror_r1-r3-r3 mvn_r3-r1 bic_r1-r3_i
cmp_r0_i and_hi_r1-r2-r1 sub_r2-r2-r1 and_r2-r0-r2_lsl_i	bic_r2-r2-r1 and_r2-r0-r2_lsl_i
add_r0-r0-r1_asr_i eor_r0-r0-r1 mov_r2-r0 asr_r1-r1-r2 rsb_r0-r1_i	add_r0-r0-r1_asr_i eor_r0-r0-r1 asr_r1-r1-r0 rsb_r0-r1_i
sub_r0-r1_i bfi_r2-r0_i_i add_r1-r1-r0 bic_r0-r2-r1 mvn_r2-r0	sub_r0-r1_i bfi_r2-r0_i_i add_r1-r1-r0 unk
mov_r0-r1 bic_r0-r0_i bfi_r1-r0_i_i ror_r2-r1_i add_r3-r2_i	bfi_r1-r1_i_i ror_r2-r1_i add_r3-r2_i
bic_r0-r1_i bfi_r1-r0_i_i ror_r0-r1_i add_r2-r0-r1_ror_i	bic_r1-r1_i ror_r0-r1_i add_r2-r0-r1_ror_i
bfi_r0-r1_i_i sub_r2-r3_i add_r3-r0-r0 bfi_r1-r2_i_i bfi_r2-r3_i_i eor_r1-r1-r2_asr_i bfi_r2-r1_i_i	sub_r2-r3_i eor_r1-r2-r2_lsr_i bfi_r2-r1_i_i
tst_r0-r1 rsb_eq_r0-r2-r3 bfi_r2-r2_i_i rsb_r1-r2-r0 lsr_r0-r1-r3 add_r3-r2-r0 add_r0-r3_i asr_r3-r0_i	tst_r0-r1 sub_ls_r0-r3-r2 rsb_r1-r2-r0 lsr_r0-r1-r3 add_r3-r2-r0 add_r0-r3_i asr_r3-r0_i
tst_r0_i and_ne_r1-r2_i bfi_r1-r1_i_i lsl_r2-r0-r1	tst_r0_i and_ne_r1-r2_i lsl_r2-r0-r1
cmp_r0_i sub_hi_r1-r0_i eor_r2-r1-r3 mov_r3-r2 rsb_r0-r3-r2_asr_i	cmp_r0_i sub_hi_r1-r0_i eor_r0-r1-r3 rsb_r0-r0-r0_asr_i
bfi_r0-r0_i_i ror_r0-r0-r1 bic_r2-r3_i sub_r0-r3-r0 rsb_r1-r2-r0_asr_i sub_r1-r0-r1 bfi_r3-r1_i_i asr_r1-r3_i	asr_r1-r3_i
orr_r0-r0_i bfi_r1-r0_i_i rsb_r2-r1_i add_r0-r2-r1 orr_r2-r0-r2 and_r0-r2-r1 sub_r1-r0_i	sub_r2-r1_i bic_r2-r2_i bic_r1-r1-r2 unk unk
eor_r0-r0-r1_lsl_i bic_r0-r0-r2 bic_r1-r0-r2	eor_r0-r0-r1_lsl_i bic_r1-r0-r2
sub_r0-r1-r0_ror_i sub_r2-r0-r1 add_r0-r0-r2 lsl_r2-r0_i bic_r0-r2_i eor_r3-r0_i	sub_r0-r1-r0_ror_i rsb_r0-r1-r0_lsl_i lsl_r2-r0_i add_r3-r2_i
ror_r0-r1_i sub_r0-r0-r2 tst_r2-r0 orr_eq_r0-r2-r3_asr_i lsl_r1-r2-r0	rsb_r0-r2-r1_ror_i tst_r2-r0 orr_eq_r0-r2-r3_asr_i lsl_r1-r2-r0
cmp_r0-r1 mvn_cc_r1-r2 bic_r3-r1_i asr_r1-r1-r1 bic_r2-r3-r1 eor_r0-r2-r3 bfi_r0-r0_i_i	cmp_r0-r1 mvn_cc_r1-r2 bic_r3-r1_i asr_r1-r1-r1 and_r0-r3-r1
cmp_r0-r1 and_eq_r2-r1-r2 sub_r1-r2-r1_lsl_i bfi_r2-r3_i_i eor_r0-r1-r3_lsr_i add_r3-r2_i and_r0-r3-r0 eor_r2-r3-r0	cmp_r0-r1 and_eq_r2-r1-r2 sub_r1-r2-r1_lsl_i bfi_r2-r3_i_i eor_r0-r1-r3_lsr_i add_r3-r2_i bic_r2-r3-r0
eor_r0-r1-r0_lsl_i bic_r2-r3-r1 cmp_r3-r0 orr_ge_r3-r2-r1 sub_r1-r3_i	eor_r0-r1-r0_lsl_i cmp_r3-r0 orr_ge_r3-r3-r1 sub_r1-r3_i
lsr_r0-r1_i eor_r1-r0-r2 mvn_r0-r1	eor_r1-r2-r1_lsr_i mvn_r0-r1
add_r0-r0-r1 ror_r0-r2-r0 mov_r3-r0 sub_r0-r3-r2 mov_r1-r2 orr_r0-r1-r0	add_r0-r0-r1 ror_r0-r2-r0 sub_r0-r0-r2 orr_r0-r2-r0
asr_r0-r0_i bic_r1-r0_i lsr_r0-r1_i bfi_r1-r0_i_i bic_r0-r1_i	asr_r0-r0_i bic_r0-r0_i
eor_r0-r1-r2_lsr_i bic_r2-r3-r0 mvn_r0-r2	eor_r0-r1-r2_lsr_i unk
eor_r0-r1-r2_asr_i cmp_r1-r0 mvn_lt_r3-r0 mvn_ge_r3-r0 add_r1-r1-r3	eor_r0-r1-r2_asr_i mvn_r3-r0 add_r1-r1-r3
bic_r0-r1-r2 add_r2-r0-r1 mvn_r3-r2 sub_r1-r3_i	unk rsb_r3-r1-r3 sub_r1-r3_i
sub_r0-r1-r2 cmp_r0_i add_lt_r3-r2_i rsb_r0-r3_i add_r2-r0-r3 mvn_r0-r2	mvn_r0_i
add_r0-r0_i bfi_r1-r0_i_i mov_r0-r1 rsb_r1-r0_i and_r2-r1_i lsl_r1-r2-r2 bic_r1-r1_i	and_r2-r1_i lsl_r1-r2-r2
bic_r0-r1_i mov_r2-r1 bic_r2-r2_i sub_r1-r0-r2 mov_r3-r1	and_r3-r1_i
cmp_r0-r1 mvn_eq_r2-r3 add_r1-r1-r2 asr_r0-r1-r3 sub_r3-r0-r2_asr_i bic_r1-r3_i bic_r2-r1-r3	eor_r2-r1-r1
add_r0-r1-r1 mvn_r2-r0	mvn_r2-r1_lsl_i
add_r0-r1_i orr_r2-r0-r2_lsl_i mov_r0-r2	add_r0-r1_i orr_r0-r0-r2_lsl_i
asr_r0-r1_i bic_r2-r0_i mov_r1-r2	asr_r0-r1_i bic_r1-r0_i
bic_r0-r1_i lsl_r0-r0_i asr_r1-r1_i add_r2-r0-r3 bic_r3-r2-r1	bic_r0-r1_i add_r2-r3-r0_lsl_i bic_r3-r2-r1_asr_i
ror_r0-r1-r2 bic_r2-r2_i bic_r2-r2_i and_r3-r0-r2 rsb_r2-r3_i	ror_r0-r1-r2 bic_r2-r2_i and_r3-r0-r2 rsb_r2-r3_i
mvn_r0-r1 bic_r0-r0-r2 lsr_r3-r0_i sub_r0-r0-r3 add_r1-r0_i rsb_r2-r1_i rsb_r0-r2-r3	mvn_r0-r1 bic_r0-r0-r2 sub_r0-r0-r3 add_r1-r0_i rsb_r2-r1_i rsb_r0-r2-r3
tst_r0_i mov_eq_r1-r0 add_eq_r1-r0_i sub_r2-r0-r1_lsr_i ror_r2-r2_i	tst_r0_i add_eq_r1-r0_i sub_r2-r0-r1_lsr_i ror_r2-r2_i
lsl_r0-r1-r0 add_r2-r1_i bic_r0-r0_i mov_r3-r0 tst_r3-r2 mov_eq_r0-r3 orr_r1-r3-r0	lsl_r1-r1-r0 bic_r1-r1_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r3 bic_r0-r2_i ror_r3-r0_i add_r1-r3-r3	tst_r0-r1 bic_r0-r0_i bic_ls_r0-r3_i ror_r3-r0_i add_r1-r3-r3
add_r0-r1-r2 bfi_r0-r0_i_i bfi_r1-r0_i_i mvn_r0-r1 mov_r1-r0 bfi_r0-r1_i_i mvn_r1-r0 bfi_r3-r1_i_i	add_r0-r1-r2 bfi_r1-r0_i_i bfi_r3-r1_i_i
and_r0-r1-r0_asr_i mov_r1-r0	and_r1-r1-r0_asr_i
eor_r0-r0-r1 tst_r2_i add_ne_r1-r1-r3 add_r1-r1-r1 rsb_r1-r0-r1	eor_r0-r0-r1 tst_r2_i add_ne_r1-r1-r3 rsb_r1-r0-r1_lsl_i
tst_r0-r1 sub_eq_r1-r0_i bfi_r1-r1_i_i and_r2-r0-r1_lsl_i bic_r1-r2_i bfi_r3-r1_i_i	unk
mov_r0-r1 lsr_r2-r0-r0 bic_r0-r3-r2 orr_r0-r1-r0_lsl_i add_r2-r2-r0_ror_i	lsr_r2-r1-r1 bic_r0-r3-r2 orr_r0-r1-r0_lsl_i add_r2-r2-r0_ror_i
bfi_r0-r1_i_i eor_r1-r0_i lsr_r2-r1_i asr_r0-r2-r2	lsr_r2-r0_i asr_r0-r2-r2
cmp_r0_i mov_cs_r1-r2 add_r3-r1-r1 bic_r0-r1_i add_r1-r3_i orr_r3-r1-r0 bfi_r2-r3_i_i mvn_r0-r2	cmp_r0_i mov_cs_r1-r2 add_r3-r1-r1 unk bfi_r2-r3_i_i mvn_r0-r2
sub_r0-r1-r2 cmp_r1-r0 orr_cs_r3-r1-r0_lsr_i bic_r1-r2-r3 add_r1-r1_i bfi_r0-r1_i_i	sub_r0-r1-r2 cmp_r1-r0 orr_cs_r3-r1-r0_lsr_i bic_r1-r2-r3 bfi_r0-r1_i_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 and_r0-r3_i tst_r1-r0 mvn_ne_r1-r2 eor_r2-r1_i rsb_r3-r2-r0_ror_i	mvn_r1-r2 eor_r2-r1_i and_r0-r3_i rsb_r3-r2-r0_ror_i
and_r0-r1_i bic_r1-r0_i bfi_r2-r1_i_i	bic_r2-r2_i
eor_r0-r1-r0 bic_r1-r0-r2 ror_r1-r1_i rsb_r0-r3-r1	eor_r0-r1-r0 bic_r1-r0-r2 rsb_r0-r3-r1_ror_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 mvn_r3-r2 mov_r0-r3 mvn_r3-r0 lsr_r1-r3-r2 sub_r3-r3-r1_lsr_i	lsr_r1-r0-r0 sub_r3-r0-r1_lsr_i
cmp_r0_i sub_ls_r1-r0-r2_ror_i sub_hi_r1-r2-r0 rsb_r0-r0-r1 bic_r1-r1_i eor_r3-r0_i asr_r1-r1_i asr_r1-r3-r1 bfi_r3-r1_i_i add_r0-r3_i	cmp_r0_i sub_ls_r1-r0-r2_ror_i sub_hi_r1-r2-r0 rsb_r0-r0-r1 eor_r3-r0_i asr_r1-r1_i asr_r1-r3-r1 bfi_r3-r1_i_i add_r0-r3_i
bfi_r0-r1_i_i add_r0-r2-r0_asr_i lsr_r3-r0_i	add_r0-r2-r0_asr_i lsr_r3-r0_i
mvn_r0-r1 bic_r1-r2-r0	and_r1-r1-r2
bfi_r0-r1_i_i mov_r2-r0 bic_r2-r2_i ror_r3-r2_i	bfi_r0-r1_i_i bic_r2-r0_i ror_r3-r2_i
lsl_r0-r1_i bfi_r2-r0_i_i	bic_r2-r2_i
add_r0-r0-r0_lsl_i eor_r1-r0_i bic_r0-r1_i bfi_r2-r0_i_i tst_r0-r2 mvn_eq_r0-r1 bfi_r3-r0_i_i	add_r0-r0-r0_lsl_i eor_r1-r0_i bic_r0-r1_i tst_r0-r2 mvn_eq_r0-r1 bfi_r3-r0_i_i
cmp_r0-r1 mvn_ge_r2-r1 rsb_r2-r0-r2_asr_i and_r0-r2_i bfi_r3-r0_i_i mvn_r0-r3	cmp_r0-r1 mvn_ge_r2-r1 rsb_r2-r0-r2_lsr_i bfi_r3-r2_i_i mvn_r0-r3
tst_r0-r1 mvn_ne_r2-r0 mov_r0-r2 rsb_r3-r0_i bic_r1-r3_i rsb_r1-r0-r1_lsr_i	tst_r0-r1 mvn_ne_r2-r0 rsb_r3-r2_i rsb_r1-r2-r3_lsr_i
add_r0-r1_i mov_r1-r0 add_r2-r1-r1_lsl_i	add_r0-r1_i add_r2-r0-r0_lsl_i
cmp_r0-r1 mov_cc_r2-r1 mvn_ls_r2-r3 bfi_r0-r0_i_i sub_r1-r2-r0 sub_r1-r1-r0_lsl_i bfi_r0-r1_i_i orr_r0-r1-r0_asr_i asr_r2-r0-r2	bfi_r0-r0_i_i sub_r1-r2-r0 sub_r1-r1-r0_lsl_i orr_r0-r1-r0_asr_i asr_r2-r0-r2
cmp_r0-r1 sub_ls_r0-r0-r2_lsr_i sub_hi_r0-r1_i mov_r2-r0 rsb_r0-r2_i lsr_r3-r0_i bfi_r1-r3_i_i add_r0-r2-r1_asr_i	cmp_r0-r1 sub_ls_r0-r0-r2_lsr_i sub_hi_r0-r1_i add_r0-r0-r1_asr_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 rsb_r2-r2-r0	mvn_r2-r0 rsb_r2-r2-r0
tst_r0-r1 rsb_ne_r2-r2-r3_ror_i bic_r0-r2_i bfi_r1-r0_i_i	tst_r0-r1 rsb_ne_r2-r2-r3_ror_i bfi_r1-r2_i_i
tst_r0-r1 and_ne_r1-r2-r3 mov_r3-r0 orr_r2-r2-r1_asr_i rsb_r1-r3-r2_lsr_i mov_r2-r3 and_r3-r3-r2 sub_r0-r1-r3	tst_r0-r1 and_ne_r1-r2-r3 orr_r2-r2-r1_asr_i rsb_r1-r0-r2_lsr_i sub_r0-r1-r0
tst_r0-r1 rsb_ne_r2-r3-r2 rsb_eq_r2-r3_i add_r3-r0-r2 mov_r2-r0 bfi_r2-r2_i_i orr_r2-r3-r2_lsr_i bfi_r2-r2_i_i bic_r1-r2_i	tst_r1-r0 rsb_ls_r2-r3_i rsb_ne_r2-r3-r2 add_r3-r0-r2 orr_r2-r3-r0_lsr_i bfi_r2-r2_i_i bic_r1-r2_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 add_r0-r2-r2_lsl_i tst_r0_i rsb_ne_r0-r1_i orr_r2-r0_i lsl_r2-r0-r2	mvn_r0-r1 add_r0-r0-r0_lsl_i tst_r0_i rsb_ne_r0-r1_i orr_r2-r0_i lsl_r2-r0-r2
and_r0-r1-r2_lsl_i bic_r2-r2-r0 sub_r0-r1_i add_r3-r2-r0 add_r3-r3-r0	and_r0-r1-r2_lsl_i bic_r2-r2-r0 sub_r0-r1_i add_r3-r2-r0_lsl_i
orr_r0-r1-r0_asr_i tst_r2-r1 add_eq_r3-r0-r0 and_r1-r2-r3_asr_i sub_r1-r2-r1	orr_r0-r1-r0_asr_i tst_r2-r1 add_eq_r3-r0-r0 bic_r1-r2-r3_asr_i
bfi_r0-r1_i_i bfi_r1-r0_i_i mvn_r2-r1 eor_r3-r2_i bic_r0-r3_i bfi_r2-r0_i_i	mvn_r3-r1_lsr_i mov_r2-r3_lsl_i
sub_r0-r0-r1_asr_i add_r2-r0-r3_ror_i tst_r1-r2 add_ne_r3-r1_i add_ne_r3-r2-r0 orr_r2-r0-r3	sub_r0-r0-r1_asr_i add_r2-r0-r3_ror_i tst_r1-r2 add_ne_r3-r2-r0 orr_r2-r0-r3
orr_r0-r1-r0_lsl_i bic_r2-r0-r2 eor_r1-r2-r1_asr_i mov_r2-r1	orr_r0-r1-r0_lsl_i bic_r2-r0-r2 eor_r2-r2-r1_asr_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 add_r0-r1_i sub_r2-r0-r2_lsr_i rsb_r2-r2-r0_lsl_i	mvn_r2-r1 add_r0-r1_i sub_r2-r0-r2_lsr_i rsb_r2-r2-r0_lsl_i
tst_r0-r1 add_ne_r2-r2_i mov_eq_r2-r0 mvn_r3-r2	tst_r0-r1 add_ne_r0-r2_i mvn_r3-r0
mov_r0-r1 ror_r2-r1-r0 orr_r3-r2_i	ror_r2-r1-r1 orr_r3-r2_i
eor_r0-r1-r2_ror_i eor_r3-r1-r0 bfi_r3-r3_i_i	ror_r3-r2_i bfi_r3-r3_i_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r2 asr_r1-r1_i	asr_r1-r2_i
bfi_r0-r0_i_i orr_r1-r0_i rsb_r2-r1-r0_lsl_i add_r2-r0-r2	orr_r1-r0_i rsb_r2-r1-r0_lsl_i add_r2-r0-r2
ror_r0-r1_i rsb_r0-r0-r2 ror_r3-r1-r0	sub_r0-r2-r1_ror_i ror_r3-r1-r0
bic_r0-r1-r2 bic_r1-r3_i bic_r1-r1-r3 rsb_r0-r0-r1_lsr_i rsb_r2-r0_i	bic_r3-r1-r2 add_r2-r3_i
lsl_r0-r1-r1 bfi_r2-r1_i_i lsr_r0-r0_i ror_r1-r0_i bic_r0-r2-r1 bic_r1-r0-r1 lsl_r0-r1-r1 rsb_r1-r0-r1_asr_i	bfi_r2-r1_i_i lsl_r0-r1-r1 lsr_r0-r0_i bic_r1-r2-r0_ror_i lsl_r0-r1-r1 rsb_r1-r0-r1_asr_i
lsr_r0-r0_i asr_r1-r2_i add_r0-r0-r1 bfi_r0-r0_i_i	mov_r1-r0_lsr_i add_r0-r1-r2_asr_i
mvn_r0-r1 add_r2-r0_i mvn_r1-r2 bfi_r3-r1_i_i	bfi_r3-r1_i_i
mov_r0-r1 sub_r0-r0-r1	rsb_r0-r0-r0
tst_r0_i mov_ne_r1-r2 mvn_r3-r1 bic_r3-r3_i asr_r2-r3_i bic_r0-r2_i mov_r3-r0 bic_r3-r3_i mvn_r1-r3	tst_r0_i eor_ge_r2-r1-r1_lsr_i asr_r1-r2_i orr_r1-r1_i
sub_r0-r1_i bfi_r2-r3_i_i orr_r1-r0-r2 mov_r2-r1 bfi_r3-r2_i_i	unk bfi_r3-r0_i_i
tst_r0_i mvn_eq_r0-r1 and_r2-r1_i mov_r1-r0 ror_r1-r1-r1 ror_r1-r2-r1	tst_r0_i mvn_eq_r0-r1 and_r2-r1_i ror_r1-r0-r0 ror_r1-r2-r1
bic_r0-r1-r2 mvn_r1-r2 tst_r2-r0 and_ne_r2-r1-r0 and_eq_r2-r2_i bfi_r3-r2_i_i	bfi_r3-r2_i_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 orr_r3-r2_i bic_r2-r3-r2	tst_r1-r0 sub_eq_r0-r1-r2_lsl_i and_r2-r0_i
cmp_r0-r1 add_cc_r1-r0_i add_cs_r1-r1-r2_ror_i tst_r1-r2 add_eq_r2-r1_i bfi_r2-r2_i_i mvn_r1-r2	cmp_r0-r1 add_cc_r1-r0_i add_cs_r1-r1-r2_ror_i tst_r1-r2 add_eq_r2-r1_i mvn_r1-r2
mov_r0-r1 rsb_r0-r1-r0 rsb_r2-r1-r0_lsl_i lsr_r1-r2_i tst_r0_i eor_ne_r3-r2-r1_lsl_i bic_r1-r3-r1	sub_r2-r1-r1_lsl_i bic_r1-r3-r2_lsr_i
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r3 mov_r3-r1	mvn_r3-r3 cmp_r0_i mvn_ls_r3-r2
orr_r0-r1_i rsb_r2-r1-r0_ror_i bfi_r1-r2_i_i	rsb_r2-r1-r1_asr_i bfi_r1-r2_i_i
mov_r0-r1 eor_r0-r0-r2 bic_r2-r0_i orr_r2-r2-r0_ror_i	eor_r0-r1-r2 bic_r2-r0_i orr_r2-r2-r0_ror_i
and_r0-r0_i bfi_r1-r0_i_i bfi_r1-r1_i_i	and_r0-r0_i bfi_r1-r0_i_i
cmp_r0-r1 sub_lt_r2-r1-r0_lsr_i sub_ge_r2-r0-r1_lsr_i lsr_r0-r3-r3 rsb_r3-r1-r2_ror_i tst_r0_i orr_ne_r0-r0-r3 mov_r3-r0 rsb_r2-r3-r0_lsl_i	cmp_r0-r1 sub_ne_r2-r1-r0_lsr_i sub_ge_r2-r0-r1_lsr_i lsr_r0-r3-r3 tst_r0_i rsb_r3-r1-r2_ror_i orr_ne_r0-r0-r3 rsb_r2-r0-r0_lsl_i
mvn_r0-r1 and_r2-r0-r2 asr_r1-r2-r3 mov_r3-r1 and_r0-r3_i	bic_r2-r2-r1 asr_r1-r2-r3 and_r0-r1_i
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r2 ror_r0-r1_i	mvn_r0-r2_ror_i
bfi_r0-r0_i_i orr_r1-r0_i eor_r1-r1_i bfi_r2-r1_i_i	orr_r1-r0_i eor_r1-r1_i bfi_r2-r1_i_i
ror_r0-r1_i asr_r2-r1-r2 cmp_r2-r0 sub_ls_r2-r2-r0_ror_i lsr_r3-r2_i bfi_r1-r3_i_i asr_r0-r1_i	asr_r0-r1_i
eor_r0-r1-r0 bfi_r1-r0_i_i	mov_r2-r0_lsl_i eor_r1-r1-r2_ror_i
tst_r0_i sub_ne_r1-r2-r3 sub_eq_r1-r3-r0_lsl_i add_r2-r1-r1 mvn_r3-r2	tst_r0_i sub_ne_r1-r2-r3 sub_eq_r1-r3-r0_lsl_i mvn_r3-r1_lsl_i
cmp_r0-r1 orr_ne_r0-r2_i orr_eq_r0-r1_i orr_r3-r1-r0 bic_r2-r1-r3	eor_r2-r3-r3
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 eor_r0-r1-r0	mvn_r1-r2 eor_r0-r1-r0
tst_r0-r1 and_ne_r2-r0-r2_ror_i and_eq_r2-r1-r2 sub_r0-r2_i mov_r1-r0	tst_r1-r0 and_ls_r2-r1-r2 and_ne_r2-r0-r2_ror_i sub_r1-r2_i
mov_r0-r1 mvn_r2-r0 rsb_r2-r2-r3 eor_r3-r2_i	mvn_r2-r1 rsb_r2-r2-r3 eor_r3-r2_i
orr_r0-r1_i mov_r1-r0	orr_r1-r1_i
cmp_r0_i and_ls_r0-r1_i mov_r2-r3 ror_r1-r2_i lsl_r3-r1-r1 orr_r2-r0-r1_asr_i bic_r0-r2-r3	cmp_r0_i and_ls_r0-r1_i ror_r1-r3_i lsl_r3-r1-r1 orr_r2-r0-r1_asr_i bic_r0-r2-r3
rsb_r0-r1_i bfi_r2-r3_i_i tst_r0-r3 sub_ne_r3-r1-r3_ror_i sub_r1-r2-r3 bfi_r0-r1_i_i	rsb_r0-r1_i tst_r0-r3 sub_ne_r3-r1-r3_ror_i sub_r1-r2-r3 bfi_r0-r1_i_i
tst_r0-r1 and_ne_r2-r3_i and_eq_r2-r1-r3_lsr_i mov_r0-r2 sub_r2-r0_i add_r3-r2-r2 mov_r2-r3	tst_r0-r1 and_r2-r3_i and_ge_r2-r1-r3_asr_i sub_r2-r2_i add_r2-r2-r2
tst_r0_i and_ne_r1-r2-r1_ror_i sub_r2-r2_i asr_r0-r1_i bfi_r1-r0_i_i add_r3-r2-r1_asr_i mvn_r0-r3	tst_r0_i and_ne_r1-r2-r1_ror_i sub_r2-r2_i add_r3-r2-r1_asr_i mvn_r0-r3
sub_r0-r1-r2_ror_i mov_r3-r0	sub_r3-r1-r2_ror_i
bic_r0-r1-r2 bic_r3-r0-r1 mov_r2-r1 bic_r1-r2-r3 add_r1-r1_i	add_r1-r1_i
eor_r0-r0-r1 tst_r2_i orr_ne_r1-r2-r0 orr_r3-r1_i mov_r1-r3	eor_r0-r0-r1 tst_r2_i orr_ne_r1-r2-r0 orr_r1-r1_i
mov_r0-r1 asr_r2-r0-r0 tst_r0-r1 add_ne_r1-r0-r0_ror_i add_eq_r1-r2_i add_r0-r0-r1_asr_i	add_r2-r1-r1_ror_i add_r0-r1-r2_asr_i
sub_r0-r1-r0_lsr_i mov_r1-r0 and_r2-r1_i	sub_r0-r1-r0_lsr_i and_r2-r0_i
lsr_r0-r1_i asr_r2-r0_i	lsr_r2-r1_i
bic_r0-r1_i eor_r1-r2-r0 bfi_r3-r1_i_i add_r2-r1-r1_ror_i bic_r0-r2_i bfi_r2-r3_i_i add_r3-r2-r0_lsl_i	bic_r0-r1_i eor_r1-r2-r0 add_r2-r1-r1_ror_i bfi_r2-r1_i_i bic_r0-r2_i add_r3-r2-r0_lsl_i
tst_r0_i add_ne_r0-r1-r2 add_eq_r0-r2-r1 rsb_r2-r2-r1 and_r0-r0_i eor_r0-r0-r2	add_r0-r2-r1 rsb_r2-r2-r1 and_r0-r0_i eor_r0-r0-r2
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r0 bfi_r3-r1_i_i mov_r2-r3	tst_r0-r1 sub_ne_r0-r2-r0_lsl_i bfi_r3-r0_i_i mov_r2-r3
orr_r0-r1-r0 bic_r0-r0_i orr_r1-r0_i add_r1-r1_i bic_r0-r1_i ror_r1-r0_i	orr_r0-r1-r0 orr_r1-r0_i add_r1-r1_i ror_r1-r1_i
mov_r0-r1 bic_r1-r1_i and_r2-r0-r1 rsb_r2-r0-r2_ror_i and_r1-r2_i rsb_r0-r2_i eor_r3-r0-r1	bic_r0-r1_i rsb_r2-r1-r0_ror_i rsb_r0-r2_i and_r1-r2_i eor_r3-r1-r0
orr_r0-r1_i bic_r2-r2_i tst_r0_i eor_ne_r3-r2-r1 rsb_r2-r3-r0	orr_r0-r1_i bic_r2-r2_i eor_r3-r2-r1 rsb_r2-r3-r0
bic_r0-r1-r2 bic_r3-r1-r2 eor_r0-r0-r3 asr_r0-r0_i	bic_r0-r3-r3
eor_r0-r1-r0_lsr_i bic_r2-r0_i ror_r2-r2-r0 mov_r0-r2 tst_r2_i mov_ne_r3-r0 bfi_r1-r3_i_i	eor_r0-r1-r0_lsr_i lsr_r2-r0-r0 mov_r0-r2 tst_r2_i mov_ne_r3-r0 bfi_r1-r3_i_i
cmp_r0_i sub_lt_r1-r0-r2 and_r1-r1-r2 bic_r1-r1-r3 mvn_r3-r1	cmp_r0_i sub_lt_r1-r0-r2 and_r1-r1-r2 unk
tst_r0-r1 mov_ne_r1-r2 lsl_r1-r1_i bfi_r2-r1_i_i bfi_r3-r0_i_i add_r1-r3-r3_ror_i eor_r1-r1-r2	unk bfi_r3-r0_i_i add_r1-r3-r3_ror_i eor_r1-r1-r2
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 ror_r3-r2_i mvn_r2-r3 add_r3-r1-r2	tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 mvn_r2-r2 add_r3-r1-r2
cmp_r0-r1 add_eq_r2-r2-r2 cmp_r1-r2 and_lt_r2-r3-r1 mvn_r3-r2 bfi_r3-r3_i_i bic_r2-r3_i	cmp_r0-r1 add_eq_r2-r2-r2 cmp_r1-r2 and_lt_r2-r3-r1 mvn_r3-r2 bic_r2-r3_i
eor_r0-r1-r2 bic_r1-r0-r1 eor_r0-r2-r1_ror_i bic_r2-r0-r3	bic_r1-r2-r1 eor_r0-r2-r1_ror_i bic_r2-r0-r3
mov_r0-r1 lsl_r2-r0_i orr_r3-r1-r3_lsr_i sub_r1-r3-r2_ror_i add_r3-r1_i	orr_r3-r1-r3_lsr_i lsl_r2-r1_i sub_r1-r3-r2_ror_i add_r3-r1_i
ror_r0-r0-r1 mov_r1-r0 orr_r1-r0-r1 bic_r2-r1_i orr_r3-r2_i	ror_r0-r0-r1 bic_r2-r0_i orr_r3-r2_i
lsl_r0-r1_i add_r1-r0-r0	mov_r1-r1_lsl_i
and_r0-r0-r1 eor_r2-r2-r0_asr_i mvn_r3-r2 and_r0-r0-r3_ror_i	and_r0-r0-r1 eor_r2-r2-r0_asr_i bic_r0-r0-r2_ror_i
rsb_r0-r0-r1 mvn_r2-r0 ror_r0-r2_i	rsb_r0-r0-r1 mvn_r0-r0_ror_i
rsb_r0-r1-r0_lsr_i asr_r0-r0_i sub_r2-r0-r2	rsb_r0-r1-r0_lsr_i rsb_r2-r2-r0_asr_i
asr_r0-r0-r0 bfi_r0-r0_i_i rsb_r1-r0-r1_asr_i add_r2-r0-r1	asr_r2-r1_i
rsb_r0-r1-r0 ror_r1-r0_i bic_r2-r1_i and_r1-r1-r2	rsb_r0-r1-r0 ror_r1-r0_i bic_r1-r1_i
rsb_r0-r0-r1 cmp_r1-r0 add_ne_r2-r3_i ror_r1-r2-r2	tst_r0-r0 add_ne_r2-r3_i ror_r1-r2-r2
tst_r0-r1 mvn_ne_r1-r2 lsr_r2-r1_i bic_r1-r2_i bic_r1-r1_i orr_r2-r1-r2_ror_i	tst_r0-r1 mvn_ne_r1-r2 lsr_r2-r1_i bic_r1-r2_i orr_r2-r1-r2_ror_i
bfi_r0-r1_i_i mvn_r2-r0 add_r3-r1-r2_lsr_i eor_r1-r2-r3_lsl_i orr_r1-r1-r3 eor_r0-r1-r2 sub_r3-r0-r1 bic_r3-r2-r3	bfi_r0-r1_i_i mvn_r2-r0 add_r3-r1-r2_lsr_i unk eor_r0-r1-r2 sub_r3-r0-r1 bic_r3-r2-r3
cmp_r0_i mov_lt_r1-r2 bfi_r0-r1_i_i bic_r2-r0_i lsr_r3-r2-r0	cmp_r0_i mov_lt_r1-r2 bfi_r0-r1_i_i lsr_r3-r0-r0
cmp_r0-r1 sub_ne_r2-r2-r1 sub_r1-r3-r1 bfi_r0-r2_i_i and_r3-r3-r0 bic_r0-r0-r3 bic_r1-r0-r1	cmp_r0-r1 sub_ne_r2-r2-r1 sub_r1-r3-r1 bfi_r0-r2_i_i bic_r0-r0-r3 bic_r1-r0-r1
cmp_r0-r1 sub_cc_r2-r0-r3 sub_ls_r2-r1-r3_lsl_i rsb_r3-r2_i	cmp_r0-r1 sub_ls_r2-r1-r3_lsl_i rsb_r3-r2_i
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r3 bfi_r3-r0_i_i and_r2-r1-r3 mov_r1-r2	tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r3 bfi_r3-r0_i_i and_r1-r3-r1
cmp_r0_i rsb_lt_r1-r2_i rsb_ge_r1-r3-r1 cmp_r2-r1 mov_ge_r1-r0 bic_r3-r0-r1 mvn_r0-r3 mvn_r2-r0	cmp_r0_i rsb_lt_r1-r2_i rsb_ge_r1-r3-r1 cmp_r2-r1 bic_r2-r0-r1 and_ge_r2-r1-r2
add_r0-r1-r0_lsl_i mov_r2-r0	add_r2-r1-r0_lsl_i
bfi_r0-r1_i_i eor_r2-r0-r2 bfi_r0-r2_i_i lsl_r3-r0_i rsb_r2-r0-r3	bfi_r0-r1_i_i eor_r2-r0-r2 bfi_r0-r2_i_i rsb_r2-r0-r0_lsl_i
mov_r0-r1 and_r2-r3-r2 rsb_r2-r0-r2	and_r2-r3-r2 rsb_r2-r1-r2
tst_r0_i mvn_eq_r1-r0 sub_eq_r1-r2-r3_lsr_i rsb_r0-r1-r3 rsb_r3-r1-r0_lsr_i	tst_r0_i sub_eq_r1-r2-r3_lsr_i rsb_r0-r1-r3 rsb_r3-r1-r0_lsr_i
asr_r0-r1_i mvn_r2-r0	mvn_r2-r1_asr_i
cmp_r0_i mov_ne_r1-r0 mov_eq_r1-r2 ror_r1-r1_i rsb_r2-r1_i mov_r0-r2	cmp_r0_i mov_ne_r1-r0_ror_i ror_eq_r1-r2_i rsb_r0-r1_i
rsb_r0-r1-r2_asr_i rsb_r3-r2_i mov_r1-r0 bic_r0-r0-r1 and_r0-r0-r1 ror_r2-r3-r3 add_r3-r0-r2_ror_i	rsb_r0-r2_i ror_r2-r0_i ror_r3-r2-r0
mvn_r0-r1 mvn_r2-r0 bic_r0-r3_i lsr_r2-r0-r2 mov_r1-r2	bic_r0-r3_i lsr_r1-r0-r1
tst_r0_i mvn_ne_r1-r2 mvn_r3-r1 add_r3-r3_i	tst_r0_i mvn_eq_r2-r1 add_r3-r2_i
bic_r0-r1-r2 mov_r2-r0 mvn_r1-r2	unk
orr_r0-r0_i sub_r1-r2-r0 add_r3-r3-r1 mov_r2-r3	orr_r0-r0_i sub_r1-r2-r0 add_r2-r3-r1
mvn_r0-r1 ror_r0-r1-r0 bic_r2-r0-r3 asr_r3-r3_i add_r1-r2-r3_asr_i bfi_r1-r1_i_i add_r2-r1_i	mvn_r0-r1 ror_r0-r1-r0 bic_r2-r0-r3 add_r1-r2-r3_asr_i add_r2-r1_i
tst_r0-r1 add_eq_r2-r3_i cmp_r2-r1 and_cs_r2-r2-r0 bfi_r2-r2_i_i bfi_r0-r2_i_i	tst_r0-r1 add_eq_r2-r3_i cmp_r2-r1 and_cs_r2-r2-r0 bfi_r0-r2_i_i
lsr_r0-r1-r1 bic_r2-r0_i bic_r2-r2_i	lsr_r0-r1-r1 bic_r2-r0_i
bic_r0-r1_i bic_r1-r0_i bic_r2-r1_i sub_r2-r2_i rsb_r1-r1-r2_lsl_i	bic_r0-r1_i sub_r2-r0_i rsb_r1-r0-r2_lsl_i
bic_r0-r1_i lsr_r0-r0-r1 bfi_r2-r0_i_i	lsr_r0-r1-r1 bfi_r2-r0_i_i
rsb_r0-r1-r2_lsr_i eor_r2-r2-r0 bic_r1-r2_i bfi_r2-r1_i_i bic_r0-r1-r2 sub_r1-r2-r0 asr_r1-r1-r1 bic_r0-r1_i	rsb_r0-r1-r2_lsr_i eor_r2-r0-r2 bic_r0-r2_i asr_r1-r0-r0 bic_r0-r1_i
tst_r0-r1 mov_ne_r2-r0 mov_r1-r2 and_r1-r0-r1	tst_r0-r1 mov_ne_r2-r0 and_r1-r0-r2
tst_r0-r1 add_ne_r2-r0-r0 mov_r0-r2 eor_r2-r0_i	tst_r1-r0 add_ne_r2-r0-r0 eor_r2-r2_i
tst_r0_i sub_ne_r0-r0-r1_asr_i sub_eq_r0-r2_i sub_r3-r0_i bic_r2-r3_i bic_r3-r0_i bic_r3-r2-r3 bic_r1-r3_i	tst_r0_i sub_cs_r0-r2_i sub_ne_r0-r0-r1_asr_i sub_r3-r0_i bic_r3-r3-r0 bic_r1-r3_i
tst_r0-r1 sub_ne_r2-r2-r0 sub_eq_r2-r1-r3 mvn_r0-r2 mvn_r1-r0 rsb_r2-r1_i orr_r1-r2_i	tst_r0-r1 sub_ne_r2-r2-r0 sub_eq_r2-r1-r3 rsb_r2-r2_i orr_r1-r2_i
cmp_r0-r1 mov_hi_r2-r1_lsl_i mov_eq_r2_i bfi_r2-r2_i_i sub_r2-r2_i	cmp_r0-r1 mov_eq_r2_i mov_hi_r2-r1_lsl_i sub_r2-r2_i
eor_r0-r1_i mov_r2-r0 bic_r1-r2_i bic_r3-r1_i	bic_r3-r1_i
sub_r0-r1_i mov_r2-r0 mov_r0-r2 ror_r3-r0_i mvn_r2-r3	sub_r0-r1_i mvn_r2-r0_ror_i
bfi_r0-r1_i_i mvn_r2-r0 mov_r1-r2 mvn_r3-r1	bfi_r0-r1_i_i mov_r3-r0
asr_r0-r1_i lsr_r2-r0-r0 lsl_r1-r2-r0 bic_r3-r1_i	asr_r0-r1_i asr_r2-r0-r0 lsl_r3-r2-r0
tst_r0-r1 rsb_ne_r0-r2_i rsb_eq_r0-r3-r2 sub_r0-r1-r0_ror_i add_r3-r0_i rsb_r1-r0-r3	mov_r1_i
rsb_r0-r0-r1_ror_i eor_r1-r0-r2 rsb_r0-r1-r3 rsb_r0-r1-r0	rsb_r0-r0-r1_ror_i eor_r1-r0-r2 sub_r0-r3-r1_lsl_i
tst_r0-r1 and_eq_r2-r0_i mvn_r0-r2 mov_r1-r2 sub_r3-r1-r0_asr_i mvn_r1-r3	tst_r0-r1 and_eq_r2-r0_i mvn_r0-r2 add_r1-r0-r0_asr_i
bic_r0-r0_i bfi_r1-r0_i_i orr_r2-r1_i bfi_r3-r2_i_i add_r1-r3-r0_lsl_i bic_r2-r1_i	bfi_r3-r0_i_i bic_r0-r0_i add_r1-r3-r0_lsl_i bic_r2-r1_i
rsb_r0-r1-r2 bic_r3-r0-r3 bic_r0-r3_i eor_r0-r2-r0_asr_i ror_r2-r0_i	rsb_r0-r1-r2 bic_r3-r0-r3 eor_r0-r2-r3_asr_i ror_r2-r0_i
tst_r0-r1 mov_ne_r2_i mvn_ne_r2-r1 mov_r3-r2 bic_r0-r0_i sub_r0-r0-r3	tst_r1-r0 bic_r0-r0_i mvn_ne_r2-r1 sub_r0-r0-r2
tst_r0-r1 rsb_ne_r1-r2-r1 rsb_eq_r1-r2_i mvn_r2-r1 bfi_r0-r2_i_i	tst_r0-r1 rsb_ne_r1-r2-r1 rsb_ne_r2-r1_i bfi_r0-r2_i_i
mov_r0-r1 bic_r0-r0_i add_r2-r0_i bic_r3-r2_i sub_r3-r3_i	bic_r3-r1_i
asr_r0-r0_i add_r1-r0-r1 sub_r0-r1_i mvn_r1-r0	rsb_r2-r1_i sub_r1-r2-r0_asr_i
tst_r0-r1 orr_ne_r2-r0_i bic_r1-r2-r0 sub_r3-r1-r2 sub_r2-r3_i mvn_r1-r2	tst_r0-r1 and_ls_r0-r2-r0 add_r1-r0_i
add_r0-r1-r2 sub_r0-r0-r2 bic_r1-r0_i sub_r2-r1_i asr_r1-r2_i mvn_r3-r1	sub_r2-r1_i mvn_r3-r2_asr_i
lsl_r0-r0_i bic_r0-r0-r1 lsl_r1-r0_i orr_r1-r2-r1 bic_r2-r1_i orr_r2-r2-r0_lsl_i	lsl_r0-r0_i bic_r0-r0-r1 orr_r1-r2-r0_lsl_i bic_r2-r1_i orr_r2-r2-r0_lsl_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i add_r2-r2_i add_r1-r2_i	tst_r0-r1 mov_ne_r2_i mov_eq_r2_i add_r1-r2_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i bic_r1-r2_i	rsb_r1-r2-r2
lsl_r0-r1_i and_r2-r0-r3 bic_r1-r2-r3 orr_r3-r1-r0_lsl_i lsr_r1-r3_i	lsl_r3-r1_i lsr_r1-r3_i
tst_r0_i and_ne_r1-r2_i mov_ne_r1_i bfi_r3-r1_i_i	tst_r0_i mov_ne_r1_i bfi_r3-r1_i_i
tst_r0-r1 sub_eq_r2-r0-r2 and_r3-r2_i and_r2-r2-r3 eor_r2-r2-r3_lsl_i	tst_r0-r1 sub_eq_r2-r0-r2 and_r3-r2_i orr_r2-r3-r3_lsl_i
rsb_r0-r0-r1 bic_r1-r0_i orr_r2-r2-r1 bic_r0-r0-r2	rsb_r0-r0-r1 unk bic_r0-r0-r1
rsb_r0-r1-r2_lsr_i add_r0-r0-r0 sub_r2-r0-r2 bic_r3-r2_i add_r0-r3-r2	rsb_r0-r1-r2_lsr_i rsb_r2-r2-r0_lsl_i bic_r3-r2_i add_r0-r3-r2
tst_r0-r1 mov_eq_r0-r1 bfi_r0-r0_i_i ror_r2-r0_i	tst_r0-r1 mov_eq_r0-r1 ror_r2-r0_i
tst_r0_i orr_eq_r1-r2-r0 lsr_r3-r1-r1 and_r0-r3_i asr_r2-r0-r3 eor_r3-r3-r2 and_r3-r3-r0	tst_r0_i orr_eq_r1-r2-r0 lsr_r3-r1-r1 and_r3-r3_i
cmp_r0-r1 and_eq_r2-r1-r0 mov_r1-r2_lsl_i bic_r2-r3_i mvn_r0-r2 add_r2-r0-r1 asr_r2-r2_i	cmp_r0-r1 and_eq_r2-r0-r0 mvn_r0-r3 mov_r1-r2_lsl_i add_r2-r0-r1 asr_r2-r2_i
tst_r0-r1 orr_eq_r1-r2-r1_lsl_i sub_r3-r1-r3 bic_r2-r3_i bic_r1-r2_i	tst_r0-r1 orr_cs_r1-r2-r1_lsl_i sub_r3-r1-r3 bic_r1-r3_i
tst_r0_i mov_ne_r1-r2_lsr_i mov_eq_r1-r3 lsr_r2-r1_i and_r3-r2-r1	tst_r0_i mov_ne_r1-r2_lsr_i and_ge_r3-r3-r3_lsr_i and_ne_r3-r1-r1_lsr_i
mov_r0-r1 eor_r2-r0-r1 bic_r0-r2-r0 rsb_r0-r0_i rsb_r2-r0_i	mov_r2_i
bfi_r0-r1_i_i and_r2-r0-r2_lsl_i eor_r1-r1-r2_ror_i mvn_r3-r1 bic_r3-r1-r3	and_r3-r0-r2_lsl_i eor_r3-r1-r3_ror_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 add_r1-r1-r1 add_r1-r1_i lsr_r2-r1-r1	mvn_r1-r2 add_r1-r1-r1 add_r1-r1_i lsr_r2-r1-r1
tst_r0-r1 add_eq_r1-r0-r2_asr_i asr_r0-r1-r2 bic_r0-r0_i sub_r1-r0_i rsb_r1-r1_i	tst_r0-r1 add_eq_r1-r0-r2_asr_i asr_r0-r1-r2 bic_r0-r0_i rsb_r1-r0_i
bfi_r0-r1_i_i bic_r2-r0_i add_r2-r2_i bfi_r3-r2_i_i eor_r1-r3_i	orr_r3-r3_i eor_r1-r3_i
tst_r0-r1 orr_ne_r1-r2_i bic_r2-r1_i asr_r1-r2-r1 lsl_r3-r1_i orr_r2-r0-r3_lsl_i sub_r2-r1-r2	tst_r0-r1 orr_ne_r1-r2_i asr_r1-r1-r1 lsl_r3-r1_i orr_r2-r0-r3_lsl_i sub_r2-r1-r2
cmp_r0_i and_ge_r0-r1-r2 rsb_r2-r0-r3 add_r0-r2_i sub_r3-r0_i	cmp_r0_i and_ge_r0-r1-r2 rsb_r2-r0-r3 sub_r3-r2_i
lsl_r0-r0_i bic_r1-r2-r3 sub_r2-r0-r1_lsr_i ror_r3-r2_i orr_r0-r3-r2	lsl_r0-r0_i bic_r1-r2-r3 sub_r2-r0-r1_lsr_i orr_r0-r2-r2_ror_i
tst_r0_i sub_eq_r0-r1-r2_lsl_i bic_r2-r0-r3 mvn_r1-r2 mov_r2-r1	tst_r0_i sub_cs_r0-r1-r2_lsl_i mvn_r1-r0 orr_r2-r1-r3
sub_r0-r1-r2 mov_r1-r2_ror_i eor_r3-r0-r1_lsr_i orr_r1-r0-r3 mov_r3-r0 rsb_r2-r3-r1	sub_r0-r1-r2 mov_r1-r2_ror_i orr_r3-r0-r1_lsr_i rsb_r2-r0-r3
add_r0-r1-r0 mvn_r2-r0 bic_r1-r1-r2 asr_r1-r1_i	add_r0-r1-r0 and_r1-r0-r1 asr_r1-r1_i
orr_r0-r1_i bic_r2-r3-r0 asr_r2-r2-r3 mov_r0-r2_lsl_i mvn_r2-r0	bic_r2-r3-r1 asr_r2-r2-r3 mvn_r2-r2_lsl_i
mvn_r0-r1 add_r2-r0_i rsb_r1-r2_i mov_r3-r1 bic_r0-r3_i eor_r2-r0-r3	add_r3-r1_i and_r2-r3_i
bic_r0-r1_i ror_r2-r0_i mov_r3-r0 rsb_r3-r2-r3_ror_i rsb_r3-r3_i lsr_r1-r3-r0	mov_r2_i bic_r1-r1-r2 lsr_r1-r2-r1
bic_r0-r0-r1 and_r1-r2-r0 and_r3-r2-r0 lsl_r1-r3-r1	bic_r0-r0-r1 and_r1-r2-r0 lsl_r1-r1-r1
tst_r0-r1 mov_ne_r2-r3_lsl_i mov_ne_r2_i bic_r0-r3-r2 rsb_r3-r3-r0 bic_r2-r3_i lsr_r3-r2_i	tst_r0-r1 mov_ne_r2_i bic_r0-r3-r2 rsb_r3-r3-r0 lsr_r3-r3_i
ror_r0-r1-r2 bic_r3-r0_i rsb_r1-r3-r0 sub_r0-r2-r1_lsr_i	add_r0-r2_i
cmp_r0-r1 rsb_eq_r1-r2-r0 rsb_cs_r1-r0_i bfi_r2-r1_i_i bfi_r3-r2_i_i	cmp_r0-r1 eor_cs_r1-r0_i bfi_r2-r1_i_i bfi_r3-r2_i_i
bfi_r0-r1_i_i add_r1-r1-r0 bic_r2-r1-r3 bic_r2-r1-r2	bfi_r0-r1_i_i add_r1-r1-r0 and_r2-r1-r3
tst_r0-r1 orr_ne_r1-r0_i mvn_r0-r2 bic_r3-r2-r0 sub_r3-r3-r1	tst_r0-r1 orr_ne_r1-r0_i sub_r3-r2-r1
cmp_r0-r1 sub_ls_r1-r2-r3_lsr_i sub_hi_r1-r0_i bfi_r2-r1_i_i bfi_r0-r2_i_i lsr_r0-r0-r0	bfi_r0-r2_i_i lsr_r0-r0-r0
asr_r0-r1-r1 bfi_r0-r0_i_i bic_r2-r0_i and_r1-r2_i	asr_r2-r1-r1 and_r1-r2_i
tst_r0_i add_ne_r1-r1-r0_lsl_i add_eq_r1-r1-r2_asr_i bic_r3-r1_i and_r0-r3-r1 and_r2-r3-r0	tst_r0_i add_ne_r1-r1-r0_lsl_i add_cs_r1-r1-r2_asr_i eor_r3-r1_i and_r2-r3-r1
eor_r0-r1-r2 eor_r3-r0-r3_asr_i mov_r0-r3_lsl_i bfi_r3-r0_i_i orr_r2-r2-r3	eor_r3-r1-r3_asr_i unk orr_r2-r2-r3
mvn_r0-r1 rsb_r0-r1-r0 and_r2-r2-r1_lsr_i and_r3-r0-r2_ror_i	mvn_r0-r1_lsl_i and_r2-r2-r1_lsr_i and_r3-r0-r2_ror_i
lsr_r0-r1_i bic_r2-r0_i add_r3-r0-r2_asr_i bfi_r1-r0_i_i bic_r3-r1-r3	lsr_r0-r1_i bfi_r1-r0_i_i add_r3-r0-r0_lsr_i bic_r3-r1-r3
asr_r0-r1-r2 bic_r1-r0_i bfi_r3-r1_i_i lsr_r2-r0_i rsb_r2-r2-r3 orr_r3-r3-r2_lsr_i	asr_r0-r1-r2 bic_r1-r0_i bfi_r3-r1_i_i sub_r2-r3-r0_lsr_i orr_r3-r3-r2_lsr_i
tst_r0-r1 mvn_ne_r0-r2 bic_r1-r0_i bic_r2-r1_i	tst_r0-r1 mvn_ne_r0-r2 bic_r2-r0_i
bic_r0-r1-r0 eor_r2-r3_i and_r3-r1-r0_lsr_i sub_r2-r3-r2 mov_r1-r2	bic_r0-r1-r0 eor_r2-r3_i and_r3-r1-r0_lsr_i rsb_r1-r2-r3
tst_r0-r1 mov_ne_r2_i mov_eq_r2-r0_ror_i bfi_r2-r2_i_i eor_r3-r2-r3_ror_i mov_r0-r3	tst_r0-r1 mov_ne_r2_i mov_eq_r2-r0_ror_i bfi_r2-r2_i_i eor_r0-r2-r3_ror_i
cmp_r0-r1 mvn_cs_r1-r2 mvn_r3-r1 bfi_r3-r3_i_i eor_r3-r3_i	cmp_r0-r1 mvn_cc_r2-r1 bfi_r2-r2_i_i eor_r3-r2_i
lsr_r0-r0-r0 mvn_r1-r0 mvn_r2-r1 lsr_r0-r2_i	lsr_r0-r0-r0 lsr_r0-r0_i
and_r0-r1_i bic_r2-r0_i mvn_r0-r2 lsr_r0-r0_i	mvn_r0_i lsr_r0-r0_i
cmp_r0-r1 add_hi_r2-r1-r1_lsl_i and_r1-r2-r0 bic_r3-r1-r0 bfi_r1-r3_i_i rsb_r0-r1-r2	cmp_r0-r1 add_hi_r2-r1-r1_lsl_i bic_r0-r0_i bic_r0-r2-r0
mov_r0-r1 rsb_r1-r0_i bfi_r2-r0_i_i rsb_r1-r1_i and_r2-r1-r2 bfi_r0-r2_i_i	and_r2-r1-r2 mov_r0-r1 bfi_r0-r2_i_i
bfi_r0-r1_i_i mvn_r1-r0 and_r1-r1_i mvn_r2-r1 bfi_r0-r2_i_i	bfi_r0-r1_i_i bfi_r0-r0_i_i
eor_r0-r1-r0 add_r1-r2-r2 orr_r1-r1_i lsl_r0-r0-r1 ror_r3-r0_i bfi_r0-r3_i_i	eor_r0-r1-r0 add_r1-r2-r2 orr_r1-r1_i lsl_r0-r0-r1
orr_r0-r1-r2 lsr_r1-r3_i orr_r3-r1-r0 eor_r3-r3_i	orr_r0-r1-r2 orr_r0-r0-r3_lsr_i eor_r3-r0_i
bic_r0-r1-r2 mov_r1-r0 sub_r1-r3-r1 asr_r2-r1_i	bic_r0-r1-r2 sub_r1-r3-r0 asr_r2-r1_i
tst_r0-r1 orr_ne_r0-r2-r3_lsr_i mov_r2-r0 ror_r2-r2_i bic_r2-r0-r2	tst_r0-r1 orr_ne_r0-r2-r3_lsr_i bic_r2-r0-r0_ror_i
sub_r0-r1_i and_r1-r2_i mov_r3-r1 add_r2-r3_i add_r2-r3-r2 lsr_r3-r0-r2	sub_r0-r1_i and_r1-r2_i add_r2-r1_i add_r2-r1-r2 lsr_r3-r0-r2
sub_r0-r0-r1_lsr_i sub_r2-r3-r0 eor_r0-r1-r2_lsl_i bic_r2-r0_i rsb_r2-r1-r2_lsr_i orr_r2-r2_i	sub_r0-r0-r1_lsr_i sub_r2-r3-r0 eor_r0-r1-r2_lsl_i rsb_r2-r1-r0_lsr_i orr_r2-r2_i
tst_r0-r1 orr_ne_r2-r2_i asr_r3-r2-r2 rsb_r2-r3_i mov_r0-r1 bfi_r1-r0_i_i rsb_r2-r2-r1_ror_i	tst_r0-r1 orr_ne_r2-r2_i asr_r3-r2-r2 rsb_r2-r3_i rsb_r2-r2-r1_ror_i
ror_r0-r1_i sub_r0-r0-r1 mov_r1-r0 mvn_r2-r1 lsl_r1-r2_i	rsb_r0-r1-r1_lsr_i mvn_r1-r0 lsl_r1-r1_i
cmp_r0-r1 add_cs_r0-r0-r2 and_cs_r0-r3_i lsl_r2-r0-r3 bfi_r3-r2_i_i bfi_r0-r3_i_i	cmp_r0-r1 and_cs_r0-r3_i lsl_r2-r0-r3 bfi_r3-r2_i_i bfi_r0-r3_i_i
bic_r0-r1-r2 rsb_r2-r0-r1 lsr_r1-r2_i ror_r1-r3-r1	and_r2-r1-r2 lsr_r1-r2_i ror_r1-r3-r1
tst_r0-r1 rsb_ne_r2-r3-r2_asr_i bic_r0-r2_i and_r2-r0_i	and_r2-r0_i
asr_r0-r1-r0 sub_r2-r2-r0_lsl_i rsb_r1-r2_i bfi_r1-r1_i_i mov_r2-r1_lsr_i rsb_r1-r2_i	asr_r0-r1-r0 sub_r2-r2-r0_lsl_i rsb_r1-r2_i mov_r2-r1_lsr_i rsb_r1-r2_i
add_r0-r0-r1_ror_i rsb_r1-r0_i add_r0-r2_i bic_r1-r1-r0 bfi_r0-r0_i_i bic_r1-r0-r1	add_r1-r2_i
cmp_r0-r1 sub_ge_r2-r0-r3_ror_i sub_r3-r2_i sub_r0-r3_i	cmp_r0-r1 sub_ge_r2-r0-r3_ror_i sub_r0-r2_i
lsl_r0-r0-r1 lsr_r2-r0_i mvn_r1-r2 asr_r3-r1_i	lsl_r0-r0-r1 lsr_r2-r0_i mvn_r3-r2_lsr_i
cmp_r0_i eor_cc_r1-r2-r1_lsl_i mvn_r3-r1 rsb_r2-r3_i mvn_r3-r2	cmp_r0_i eor_cc_r1-r2-r1_lsl_i mvn_r3-r1 sub_r3-r3_i
bfi_r0-r0_i_i bfi_r1-r0_i_i mov_r2-r1 mvn_r3-r2 ror_r0-r3_i	bfi_r1-r0_i_i mvn_r0-r1_ror_i
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r2 bic_r0-r3-r0	and_r0-r3-r2
bic_r0-r1_i mov_r2-r0 bfi_r1-r1_i_i rsb_r0-r1_i ror_r2-r2-r0 bfi_r2-r2_i_i	bfi_r1-r1_i_i rsb_r0-r1_i bic_r1-r1_i ror_r2-r1-r0
add_r0-r1_i lsl_r0-r0_i bfi_r2-r0_i_i bfi_r1-r2_i_i	bfi_r1-r2_i_i
tst_r0_i and_ne_r0-r1-r2 and_eq_r0-r2-r1 mvn_r2-r0 bic_r2-r2_i bic_r3-r2_i	and_r0-r1-r2 mvn_r2-r0 bic_r3-r2_i
sub_r0-r0-r1_ror_i lsr_r2-r0-r2 mvn_r1-r2 asr_r3-r1_i bfi_r3-r3_i_i add_r2-r3_i	sub_r0-r0-r1_ror_i lsr_r2-r0-r2 mvn_r3-r2_asr_i add_r2-r3_i
bfi_r0-r1_i_i bfi_r2-r2_i_i sub_r1-r0-r2 lsr_r3-r1_i sub_r2-r1-r3 bic_r2-r2-r3	bfi_r0-r1_i_i bfi_r2-r2_i_i sub_r1-r0-r2 sub_r3-r1-r1_lsr_i bic_r2-r3-r1_lsr_i
ror_r0-r1-r1 eor_r1-r0_i bfi_r2-r2_i_i eor_r3-r0-r1 sub_r2-r2-r3_lsl_i	sub_r2-r2_i
sub_r0-r1_i sub_r0-r0_i eor_r0-r0_i and_r1-r0_i	and_r1-r1_i
add_r0-r1-r1 bic_r1-r0-r2 bic_r3-r1-r0 sub_r1-r3_i ror_r0-r3_i rsb_r0-r1-r0	mov_r0_i
cmp_r0_i and_cc_r0-r0-r1 orr_r2-r2-r0_asr_i ror_r0-r2_i	orr_r2-r2-r0_asr_i ror_r0-r2_i
cmp_r0_i mov_eq_r1_i and_cs_r1-r0-r2_ror_i and_r2-r1-r0_asr_i	and_r1-r0-r2_ror_i and_r2-r1-r0_asr_i
mov_r0-r1 bic_r1-r0_i sub_r0-r0-r1 mov_r1-r0	and_r1-r1_i
mvn_r0-r1 and_r2-r1_i ror_r0-r0_i rsb_r3-r0-r1_asr_i rsb_r2-r3-r2	mvn_r0-r1_ror_i and_r2-r1_i rsb_r3-r0-r1_asr_i rsb_r2-r3-r2
lsl_r0-r1-r2 eor_r2-r0_i eor_r0-r2_i bic_r2-r0-r3	lsl_r0-r1-r2 eor_r0-r0_i bic_r2-r0-r3
tst_r0-r1 eor_ne_r2-r2_i eor_eq_r2-r3_i and_r2-r2-r1 lsl_r0-r2_i and_r1-r0_i	rsb_r1-r2-r2
bic_r0-r1-r2 orr_r1-r0-r1_asr_i bfi_r0-r1_i_i add_r1-r0_i sub_r0-r0-r1	mvn_r0_i
orr_r0-r1-r0 add_r2-r1_i ror_r2-r2_i sub_r1-r0-r2_asr_i sub_r2-r1_i lsl_r0-r2_i	orr_r0-r1-r0 add_r2-r1_i sub_r1-r0-r2_ror_i sub_r2-r1_i lsl_r0-r2_i
bic_r0-r1-r0 and_r2-r0_i mov_r3-r2 lsl_r1-r3_i	bic_r0-r1-r0 and_r2-r0_i ror_r1-r2_i
sub_r0-r1-r2_asr_i eor_r1-r3-r0_lsr_i bic_r1-r1_i and_r2-r3-r1 asr_r3-r2_i mov_r2-r3	sub_r0-r1-r2_asr_i bic_r1-r3-r0_lsr_i asr_r2-r1_i
tst_r0-r1 sub_eq_r0-r0-r2_lsl_i bic_r2-r0-r1 bfi_r3-r2_i_i bfi_r3-r3_i_i	bic_r2-r0-r1 bfi_r3-r2_i_i bfi_r3-r3_i_i
tst_r0_i mvn_eq_r1-r0 eor_r0-r2-r1 lsr_r3-r0-r0 bic_r2-r3-r0 bic_r3-r2_i bfi_r2-r3_i_i	tst_r0_i mvn_eq_r1-r0 eor_r0-r2-r1 lsr_r3-r0-r0 bic_r2-r3-r0
tst_r0-r1 mvn_ne_r2-r1 mvn_r1-r2	tst_r1-r0 mvn_ls_r1-r2
and_r0-r1-r2 bic_r3-r0_i tst_r3-r0 mov_ne_r2_i asr_r3-r2_i	bic_r0-r2_i tst_r1-r0 mov_ne_r2_i asr_r3-r2_i
cmp_r0_i sub_eq_r1-r1_i bic_r2-r1-r2 bic_r0-r2_i mov_r1-r0	cmp_r0_i sub_eq_r1-r1_i bic_r2-r1-r2 bic_r1-r2_i
sub_r0-r1-r2_lsl_i mov_r1-r0_lsr_i bic_r0-r1_i and_r0-r1-r0 rsb_r3-r1-r0	sub_r0-r1-r2_lsl_i mov_r1-r0_lsr_i bic_r0-r1_i rsb_r3-r1-r0
mov_r0-r1 bfi_r2-r0_i_i mvn_r3-r2 bic_r1-r3-r1 add_r0-r1-r0_asr_i	mov_r3-r2_ror_i orr_r3-r1-r3_lsl_i mvn_r3-r3 add_r0-r3-r1_asr_i
tst_r0-r1 mov_ne_r0-r2_lsl_i mov_eq_r0-r1_lsl_i and_r2-r1-r0 and_r0-r2-r1 add_r2-r0-r0_lsl_i	tst_r0-r1 mov_ne_r0-r2_lsl_i mov_eq_r0-r1_lsl_i and_r0-r0-r1 add_r2-r0-r0_lsl_i
cmp_r0-r1 and_hi_r2-r2-r1_asr_i sub_r1-r3-r2 add_r3-r2-r1 mvn_r2-r3	mvn_r2-r3
tst_r0-r1 mvn_eq_r1-r2 bic_r2-r1_i bic_r3-r2_i mvn_r2-r3 ror_r3-r2_i	tst_r1-r0 mvn_ge_r1-r2 bic_r2-r1_i mvn_r2-r2 ror_r3-r2_i
tst_r0-r1 mvn_ne_r1-r2 bfi_r3-r1_i_i rsb_r2-r3-r0 mov_r3-r2 rsb_r0-r3_i mvn_r3-r0	tst_r0-r1 mvn_ne_r1-r2 bfi_r3-r1_i_i rsb_r2-r3-r0 sub_r3-r2_i
sub_r0-r1-r2 bic_r1-r0_i add_r3-r1_i bfi_r0-r3_i_i	sub_r0-r1-r2 add_r3-r0_i bfi_r0-r3_i_i
lsr_r0-r1-r2 and_r2-r0_i mov_r3-r2 mov_r0-r3	lsr_r3-r1-r2 and_r0-r3_i
bfi_r0-r1_i_i orr_r1-r0_i eor_r2-r1-r0 sub_r1-r2-r3	orr_r1-r0_i eor_r2-r1-r0 sub_r1-r2-r3
add_r0-r1-r0_lsl_i lsl_r0-r0_i rsb_r2-r1_i rsb_r3-r1_i sub_r0-r0-r3 rsb_r3-r2-r0	add_r0-r1-r0_lsl_i rsb_r3-r1_i rsb_r0-r3-r0_lsl_i rsb_r2-r1_i rsb_r3-r2-r0
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3 mov_r3-r0 rsb_r0-r1-r3_lsl_i sub_r0-r1-r0_ror_i	tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3 rsb_r0-r1-r0_lsl_i sub_r0-r1-r0_ror_i
bic_r0-r1_i add_r0-r0-r1_lsl_i add_r0-r0_i sub_r1-r0_i bfi_r2-r1_i_i	orr_r1-r1_i bfi_r2-r1_i_i
add_r0-r1-r2_lsl_i and_r3-r0-r2_lsr_i eor_r1-r2-r3 eor_r0-r1-r3 asr_r0-r1-r0 bfi_r1-r0_i_i	add_r0-r1-r2_lsl_i and_r3-r0-r2_lsr_i eor_r1-r2-r3 asr_r0-r1-r2 bfi_r1-r0_i_i
tst_r0-r1 mvn_eq_r1-r2 bfi_r0-r1_i_i bfi_r1-r0_i_i bfi_r3-r1_i_i mvn_r2-r3 bfi_r1-r2_i_i	tst_r0-r1 mvn_eq_r1-r2 bfi_r1-r1_i_i eor_r1-r1_i
asr_r0-r1-r2 bfi_r2-r2_i_i orr_r3-r2-r0 ror_r0-r3-r3	asr_r0-r1-r2 orr_r3-r2-r0 ror_r0-r3-r3
rsb_r0-r1_i eor_r2-r1-r0 orr_r1-r2_i mvn_r2-r1 bfi_r3-r2_i_i	mvn_r2_i bfi_r3-r2_i_i
bfi_r0-r1_i_i bfi_r1-r1_i_i sub_r1-r0-r1_lsr_i ror_r2-r1_i lsl_r1-r1-r2	bfi_r0-r1_i_i sub_r1-r0-r1_lsr_i lsr_r2-r1_i lsl_r1-r1-r2
rsb_r0-r1_i eor_r2-r0-r3 mvn_r1-r2 mvn_r2-r1 bfi_r1-r2_i_i	rsb_r0-r1_i eor_r2-r0-r3 mvn_r1-r2 bfi_r1-r2_i_i
lsr_r0-r1-r2 mvn_r2-r0 orr_r1-r2_i sub_r3-r1_i and_r1-r3_i	mvn_r2-r1_lsr-r2 and_r1-r2_i
rsb_r0-r1_i and_r2-r1-r0 bfi_r0-r2_i_i add_r3-r3-r0 asr_r2-r3_i bfi_r3-r2_i_i	rsb_r0-r1_i unk add_r3-r3-r0 asr_r2-r3_i bfi_r3-r2_i_i
cmp_r0_i mov_ge_r1_i bfi_r0-r1_i_i sub_r1-r2_i and_r0-r1-r0_asr_i	sub_r1-r2_i and_r0-r1-r0_asr_i
cmp_r0-r1 orr_hi_r2-r2_i eor_r0-r0-r2_ror_i sub_r2-r0_i orr_r2-r2-r1 bfi_r1-r2_i_i	eor_r0-r0-r2_ror_i sub_r2-r0_i orr_r2-r2-r1 bfi_r1-r2_i_i
rsb_r0-r1-r2 lsl_r2-r2-r0 and_r0-r2_i add_r3-r1-r0_asr_i	orr_r3-r1-r1
bfi_r0-r0_i_i asr_r1-r2-r0 mvn_r2-r1 mvn_r3-r2	bfi_r0-r0_i_i asr_r3-r2-r0
asr_r0-r0-r1 bic_r1-r1-r0 bic_r1-r1_i mvn_r0-r1	asr_r0-r0-r1 bic_r1-r1_i unk
tst_r0-r1 add_eq_r0-r1-r1 mov_r1-r0 add_r0-r1-r0_asr_i bic_r2-r0_i rsb_r0-r2_i	tst_r0-r1 add_eq_r0-r1-r1 add_r0-r0-r0_asr_i bic_r2-r0_i rsb_r0-r2_i
lsl_r0-r1_i bfi_r2-r0_i_i bic_r1-r2_i mvn_r3-r1 bic_r2-r3_i mov_r3-r2	bic_r1-r2_i mvn_r3-r1 sub_r3-r3_i
sub_r0-r1-r0 mov_r2-r1 bfi_r2-r2_i_i sub_r2-r2-r0	mov_r2-r0
cmp_r0-r1 mov_cc_r0-r2 sub_r3-r2-r0 bic_r1-r3_i rsb_r2-r1-r3 mov_r1-r2_lsr_i	mov_r1_i
sub_r0-r1_i lsr_r2-r0_i orr_r1-r3-r1_asr_i bic_r3-r1-r2 lsl_r1-r3_i bfi_r2-r1_i_i	sub_r0-r1_i lsr_r2-r0_i bic_r2-r2_i
ror_r0-r0-r1 rsb_r2-r1-r0 bfi_r3-r1_i_i sub_r1-r3_i bic_r3-r2-r1 mov_r2-r3	ror_r0-r0-r1 bfi_r3-r1_i_i rsb_r2-r1-r0 sub_r1-r3_i bic_r2-r2-r1
cmp_r0_i mov_ls_r1_i bic_r0-r1_i bic_r2-r0_i lsl_r1-r2-r1	cmp_r0_i asr_hi_r0-r1_i bic_r2-r0_i lsl_r1-r2-r1
bfi_r0-r1_i_i lsr_r2-r2_i sub_r1-r0-r2 orr_r0-r0-r1_asr_i lsr_r2-r0_i ror_r3-r2-r2	bfi_r0-r1_i_i sub_r1-r0-r2_lsr_i orr_r0-r0-r1_asr_i lsr_r2-r0_i ror_r3-r2-r2
bfi_r0-r1_i_i bfi_r2-r0_i_i bic_r3-r2_i mvn_r2-r3	bfi_r2-r0_i_i bic_r3-r2_i mvn_r2-r3
add_r0-r0-r1_ror_i sub_r0-r1-r0 rsb_r2-r0-r1 sub_r2-r2_i	add_r0-r0-r1_ror_i sub_r2-r0_i
eor_r0-r1-r2_lsr_i mvn_r1-r0 bfi_r2-r1_i_i bfi_r2-r2_i_i bfi_r3-r2_i_i sub_r3-r3_i	eor_r0-r1-r2_lsr_i mvn_r2-r0 bfi_r2-r2_i_i bfi_r3-r2_i_i sub_r3-r3_i
orr_r0-r1_i rsb_r1-r2_i asr_r3-r0_i sub_r2-r2-r1 asr_r0-r2-r3 bfi_r3-r0_i_i	asr_r3-r1_i rsb_r1-r2_i sub_r2-r2-r1 asr_r0-r2-r3 bfi_r3-r0_i_i
add_r0-r1_i tst_r0_i rsb_ne_r2-r2_i mvn_r0-r2 and_r2-r2-r0	bic_r2-r0-r0
cmp_r0-r1 mov_hi_r1-r2 mov_r0-r1 mvn_r1-r0	cmp_r0-r1 mov_hi_r1-r2 mvn_r1-r1
tst_r0_i sub_ne_r1-r1_i rsb_r2-r1-r0 bic_r2-r0-r2 bfi_r3-r2_i_i	tst_r0_i sub_ne_r1-r1_i and_r2-r1-r0 bfi_r3-r2_i_i
bfi_r0-r1_i_i sub_r2-r3-r0 rsb_r3-r3-r2 lsr_r1-r3-r3 mov_r3-r1 bfi_r2-r3_i_i	bfi_r0-r1_i_i sub_r2-r3-r0 rsb_r3-r3-r2 ror_r3-r3-r3 bfi_r2-r3_i_i
add_r0-r0_i rsb_r1-r0_i rsb_r1-r2-r1 rsb_r3-r1_i mov_r0-r3	add_r0-r0_i add_r3-r0-r2 add_r0-r3_i
and_r0-r0_i bic_r1-r0_i lsr_r2-r1-r0 bic_r1-r1-r2 mvn_r3-r1 bic_r2-r3-r2	mvn_r2_i unk
asr_r0-r1-r2 lsl_r0-r0_i bfi_r2-r0_i_i eor_r1-r2_i lsl_r0-r1_i	unk eor_r0-r2_i lsl_r0-r0_i
tst_r0-r1 mvn_ne_r0-r2 and_r3-r2-r1 and_r0-r0-r3 and_r1-r0_i	and_r1-r1_i
add_r0-r0_i ror_r1-r0_i sub_r2-r2-r1 bfi_r3-r2_i_i bic_r3-r3_i	bic_r3-r3_i
tst_r0_i sub_eq_r1-r0_i sub_eq_r1-r2-r3 bfi_r3-r3_i_i and_r1-r1_i add_r3-r3-r1	tst_r0_i sub_eq_r1-r2-r3 bfi_r3-r3_i_i and_r1-r1_i add_r3-r3-r1
bic_r0-r1-r2 asr_r0-r0_i lsr_r1-r0_i sub_r2-r0-r1	bic_r0-r1-r2 asr_r0-r0_i sub_r2-r0-r0_lsr_i
add_r0-r1_i eor_r1-r2-r0 orr_r3-r0-r3_lsl_i and_r1-r3-r1_asr_i rsb_r3-r2-r1_asr_i mov_r0-r3	add_r0-r1_i eor_r1-r2-r0 orr_r3-r0-r3_lsl_i and_r1-r3-r1_asr_i rsb_r0-r2-r1_asr_i
ror_r0-r1-r2 bic_r2-r0-r3 rsb_r2-r2_i mov_r0-r2 bfi_r2-r0_i_i	ror_r0-r1-r2 bic_r2-r0-r3 rsb_r2-r2_i
tst_r0-r1 add_eq_r0-r2-r2_ror_i ror_r0-r1-r0 bic_r3-r1-r0 sub_r0-r1-r3 bic_r2-r0-r1	bic_r2-r0-r0
tst_r0_i rsb_eq_r1-r0-r1 bic_r1-r2-r1 add_r1-r1-r1_lsl_i mvn_r2-r1 and_r1-r2_i lsl_r0-r1_i	tst_r0_i rsb_eq_r1-r0-r1 unk and_r1-r2_i lsl_r0-r1_i
bfi_r0-r1_i_i add_r0-r0-r0 mov_r1-r0 rsb_r0-r1_i bic_r2-r0_i bfi_r3-r2_i_i	unk
bic_r0-r1_i eor_r2-r2-r0_lsr_i lsr_r0-r2-r0 add_r1-r0-r0_lsr_i mov_r3-r1 orr_r1-r3-r2	bic_r0-r1_i eor_r2-r2-r0_lsr_i lsr_r0-r2-r0 add_r1-r0-r0_lsr_i orr_r1-r1-r2
cmp_r0_i mvn_ls_r1-r2 bfi_r1-r1_i_i sub_r2-r1_i	cmp_r0_i mvn_ls_r1-r2 sub_r2-r1_i
cmp_r0-r1 mov_ls_r2-r0 mov_hi_r2_i eor_r1-r2-r0_asr_i eor_r0-r1-r3_lsl_i bfi_r0-r0_i_i	cmp_r0-r1 mov_ls_r2-r0 mov_hi_r2_i eor_r1-r2-r0_asr_i eor_r0-r1-r3_lsl_i
cmp_r0_i orr_ls_r1-r0-r2 orr_hi_r1-r1_i lsl_r3-r1_i bfi_r0-r3_i_i ror_r2-r0_i	unk ror_r2-r0_i
tst_r0_i eor_ne_r1-r2-r0_lsr_i bfi_r0-r1_i_i lsl_r0-r3-r0 lsl_r3-r0_i mvn_r0-r3 and_r0-r0-r3	mov_r0_i
bic_r0-r1_i sub_r1-r1-r0_ror_i bfi_r0-r1_i_i bfi_r2-r0_i_i	sub_r1-r1-r1_ror_i bfi_r2-r1_i_i
tst_r0-r1 orr_ne_r1-r2-r3_lsl_i mvn_r2-r1 ror_r2-r2_i sub_r3-r2_i bfi_r0-r3_i_i	tst_r0-r1 orr_ne_r1-r2-r3_lsl_i mvn_r2-r1_ror_i sub_r3-r2_i bfi_r0-r3_i_i
tst_r0_i sub_ne_r0-r1_i sub_eq_r0-r2-r3_lsl_i bfi_r3-r0_i_i mvn_r1-r3 orr_r2-r3-r1	mvn_r2_i
add_r0-r1-r2 lsl_r0-r0-r0 lsr_r2-r0_i bfi_r2-r2_i_i and_r3-r2_i	add_r0-r1-r2 lsl_r0-r0-r0 lsr_r2-r0_i and_r3-r2_i
bic_r0-r1_i bfi_r0-r0_i_i bfi_r2-r0_i_i mov_r3-r2	unk bfi_r2-r0_i_i mov_r3-r2
tst_r0_i add_ne_r1-r2-r1_asr_i add_eq_r1-r0-r2 bfi_r3-r1_i_i lsr_r3-r3_i	lsr_r3-r3_i
bfi_r0-r0_i_i eor_r1-r2-r0_asr_i lsr_r1-r1-r1 ror_r0-r1_i bfi_r3-r0_i_i add_r1-r3-r0_lsl_i	eor_r1-r2-r0_asr_i lsr_r1-r1-r1 ror_r0-r1_i bfi_r3-r0_i_i add_r1-r3-r0_lsl_i
add_r0-r1-r2 mov_r3-r0 bic_r0-r3_i sub_r2-r3-r0 add_r2-r3-r2	add_r2-r1-r2 add_r0-r2_i bic_r2-r0_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 asr_r1-r1-r1 sub_r2-r2-r1	mvn_r2-r3 asr_r1-r1-r1 sub_r2-r2-r1
cmp_r0-r1 orr_ne_r0-r2-r0_lsl_i and_r1-r2_i bic_r2-r3-r0 rsb_r2-r2-r1_asr_i bfi_r0-r2_i_i	cmp_r0-r1 orr_ne_r0-r2-r0_lsl_i bic_r2-r3-r0 bfi_r0-r2_i_i
orr_r0-r0_i lsl_r1-r0_i and_r1-r1_i mvn_r2-r1 bic_r0-r2_i	mvn_r0_i
bic_r0-r0-r1 bfi_r2-r0_i_i bic_r3-r2-r0 mov_r1-r3 lsr_r1-r1_i asr_r3-r1-r1	bic_r0-r0-r1 bic_r3-r2-r0 lsr_r1-r3_i asr_r3-r1-r1
and_r0-r1_i bfi_r1-r0_i_i bic_r1-r0-r1 lsl_r2-r1_i bic_r3-r2_i	and_r3-r1_i
orr_r0-r0_i bic_r1-r2-r0 eor_r2-r0-r1 bic_r2-r2_i rsb_r2-r2_i	orr_r2-r0-r2 bic_r2-r2_i rsb_r2-r2_i
eor_r0-r1-r0_lsl_i mov_r2-r0 ror_r2-r2-r2 bfi_r0-r2_i_i lsr_r2-r0_i	eor_r0-r1-r0_lsl_i lsr_r2-r0_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 eor_r3-r3-r2	mvn_r2-r0 eor_r3-r3-r2
orr_r0-r0-r1 bfi_r1-r2_i_i cmp_r3_i sub_ne_r1-r1-r0_lsl_i bfi_r3-r1_i_i	bfi_r3-r1_i_i
lsl_r0-r0_i bic_r1-r0_i bfi_r2-r1_i_i add_r2-r1-r2 mvn_r0-r2	lsl_r0-r0_i add_r2-r0-r2 bfi_r2-r0_i_i mvn_r0-r2
cmp_r0-r1 and_ne_r2-r1-r3_lsl_i orr_r0-r2_i bic_r1-r0-r2 bfi_r3-r1_i_i asr_r0-r3_i ror_r1-r1-r0	cmp_r0-r1 and_ne_r2-r1-r3_lsl_i orr_r0-r2_i bic_r1-r0-r2 asr_r0-r3_i ror_r1-r1-r0
rsb_r0-r1-r2_ror_i rsb_r1-r2-r0_lsl_i bfi_r0-r1_i_i mov_r2-r0	rsb_r0-r1-r2_ror_i bfi_r0-r2_i_i mov_r2-r0
bic_r0-r0_i bic_r1-r2-r3 orr_r0-r1-r0 and_r3-r0_i rsb_r0-r3-r0_asr_i add_r3-r0_i	bic_r1-r2-r3 orr_r0-r1-r0 and_r3-r1_i rsb_r0-r3-r0_asr_i add_r3-r0_i
rsb_r0-r1-r0 add_r0-r0_i rsb_r0-r1-r0 mov_r2-r0_ror_i	rsb_r2-r0-r1_lsl_i rsb_r0-r2_i ror_r2-r0_i
bic_r0-r1_i bfi_r0-r0_i_i mvn_r2-r0 bic_r3-r2_i	mvn_r2-r1 bic_r3-r2_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 mov_r3-r2_ror_i	tst_r0-r1 mvn_r3-r0_ror_i mvn_eq_r3-r1_ror_i
cmp_r0_i rsb_ls_r1-r2-r0_asr_i and_ls_r1-r3-r2 sub_r2-r1-r3_ror_i	cmp_r0_i and_ls_r1-r3-r2 sub_r2-r1-r3_ror_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r0 and_r2-r0_i add_r3-r2-r1 mov_r2-r3	tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r0 and_r2-r0_i unk
mov_r0-r1_lsr_i sub_r1-r1_i sub_r2-r1-r0_lsr_i mov_r1-r3 bic_r1-r0-r1 sub_r0-r1-r2_ror_i	mov_r0-r1_lsr_i sub_r1-r1_i sub_r2-r1-r0_lsr_i bic_r1-r0-r3 sub_r0-r1-r2_ror_i
bic_r0-r0_i rsb_r0-r1-r0 bfi_r0-r0_i_i bfi_r1-r0_i_i bic_r2-r1-r2 add_r3-r2_i	rsb_r0-r1-r0 bfi_r1-r0_i_i bic_r2-r1-r2 add_r3-r2_i
orr_r0-r1_i sub_r2-r0-r1_lsl_i ror_r1-r2_i mvn_r0-r1	orr_r0-r1_i sub_r2-r0-r1_lsl_i mvn_r0-r2_ror_i
cmp_r0-r1 add_lt_r2-r0-r3 bic_r0-r2_i bfi_r1-r0_i_i bfi_r0-r1_i_i mov_r2-r0	cmp_r0-r1 add_lt_r2-r0-r3 bic_r0-r2_i bfi_r0-r1_i_i mov_r2-r0
bfi_r0-r1_i_i asr_r2-r0_i add_r0-r0-r2 rsb_r2-r0_i	bfi_r0-r1_i_i add_r0-r0-r0_asr_i rsb_r2-r0_i
add_r0-r1_i eor_r2-r3_i and_r3-r2-r3_lsl_i orr_r1-r0-r3 bic_r2-r1-r0	and_r2-r3-r3_lsl_i add_r0-r1_i bic_r2-r2-r0
and_r0-r1_i bic_r0-r1-r0 bic_r0-r0_i bic_r2-r0_i	bic_r2-r1_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 bfi_r3-r1_i_i bfi_r2-r3_i_i bic_r1-r2_i	bic_r1-r2_i
cmp_r0-r1 mvn_cc_r0-r1 mvn_cs_r0-r1 and_r2-r2-r0_asr_i ror_r2-r2-r2 lsr_r1-r2_i	bic_r2-r2-r1_asr_i ror_r2-r2-r2 lsr_r1-r2_i
cmp_r0-r1 add_cs_r2-r1_i add_r2-r2-r2_lsl_i bic_r2-r2_i bfi_r2-r2_i_i	cmp_r0-r1 add_cs_r2-r1_i add_r2-r2-r2_lsl_i bic_r2-r2_i
cmp_r0-r1 sub_cc_r1-r0-r1 sub_cs_r1-r0-r1 mov_r2-r1	rsb_r2-r1-r0
lsr_r0-r1_i sub_r1-r0-r1 mvn_r2-r3 bic_r1-r1-r2	rsb_r1-r1-r1_lsr_i and_r1-r1-r3
mvn_r0-r1 add_r2-r0_i bic_r0-r2_i sub_r1-r0_i	rsb_r2-r1_i bic_r0-r2_i sub_r1-r0_i
mvn_r0-r1 bfi_r2-r0_i_i mvn_r0-r2 rsb_r0-r0_i	mvn_r0-r2 bfi_r0-r1_i_i rsb_r0-r0_i
mov_r0-r1 rsb_r2-r0-r1 add_r3-r0-r1_asr_i sub_r1-r3-r0 sub_r2-r1-r2	mov_r2-r1_asr_i
and_r0-r0_i bfi_r1-r0_i_i bic_r0-r0-r1 orr_r2-r0_i	mov_r2_i
cmp_r0-r1 add_ne_r1-r1_i add_eq_r1-r0_i rsb_r2-r0-r1 lsr_r0-r2_i sub_r0-r0_i	add_r1-r1_i sub_r2-r1-r0 lsr_r0-r2_i sub_r0-r0_i
lsl_r0-r0_i and_r1-r0_i bfi_r2-r1_i_i lsl_r1-r2_i	add_r1-r2-r2 unk
cmp_r0-r1 eor_cc_r1-r2-r0 and_ge_r1-r3_i rsb_r0-r1-r3 sub_r1-r0-r3	cmp_r0-r1 eor_cc_r1-r2-r0 and_ge_r1-r3_i rsb_r1-r1-r2_lsl_i
eor_r0-r1-r2 lsl_r0-r0_i mov_r2-r0 lsr_r0-r0-r2	eor_r0-r1-r2 lsl_r0-r0_i
eor_r0-r1-r2 sub_r3-r2-r0 bfi_r2-r3_i_i bic_r3-r2_i	bfi_r2-r1_i_i bic_r3-r2_i
cmp_r0-r1 eor_ne_r1-r1_i eor_eq_r1-r0-r1 eor_r2-r1-r0 sub_r3-r0-r2 rsb_r2-r3-r2 rsb_r1-r2_i	cmp_r0-r1 eor_ne_r1-r1_i eor_eq_r1-r0-r1 eor_r2-r1-r0 rsb_ne_r2-r0-r2_lsl_i rsb_r1-r2_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r0_lsr_i mov_r1-r2 rsb_r2-r3_i sub_r1-r1-r2	tst_r0-r1 rsb_r2-r3_i mov_ls_r1-r0_lsr_i sub_r1-r1-r2
cmp_r0-r1 mvn_cc_r2-r0 mvn_r3-r2 bic_r2-r2-r3	cmp_r0-r1 mvn_cc_r2-r0
rsb_r0-r1-r0 mvn_r2-r3 bic_r1-r3-r2 bic_r3-r2-r3 add_r2-r3-r0 add_r3-r1-r2	sub_r2-r0_i sub_r3-r2-r1
tst_r0-r1 orr_eq_r1-r2-r0_ror_i eor_r1-r1_i bfi_r1-r1_i_i	tst_r0-r1 orr_eq_r1-r2-r0_ror_i bfi_r1-r1_i_i
cmp_r0-r1 mov_ls_r2-r1_asr_i bfi_r3-r2_i_i ror_r1-r1_i and_r3-r3-r1_lsr_i mov_r0-r3_asr_i	ror_r1-r1_i and_r3-r3-r1_lsr_i mov_r0-r3_lsr_i
eor_r0-r0-r1_lsl_i mvn_r1-r0 asr_r1-r1_i mov_r2-r1	eor_r0-r0-r1_lsl_i mvn_r2-r0_asr_i
cmp_r0_i mov_ne_r0-r1 mov_eq_r0-r1 bic_r2-r0_i and_r3-r2-r0	bic_r3-r1_i
sub_r0-r1_i mov_r2-r0 mvn_r1-r2 ror_r0-r1-r0 ror_r3-r0_i ror_r1-r3_i	sub_r3-r1_i mvn_r1-r3_ror_i ror_r3-r1-r3 ror_r1-r3_i
cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r3 orr_r2-r2-r3_ror_i bic_r1-r3-r2 and_r3-r1-r3_asr_i rsb_r1-r3_i	mov_r1_i
lsr_r0-r1_i eor_r2-r0-r3 add_r3-r2-r0_asr_i sub_r1-r3_i lsl_r0-r1_i bic_r2-r0_i	lsr_r0-r1_i eor_r2-r0-r3 add_r3-r2-r0_asr_i sub_r1-r3_i mov_r2-r1_lsl_i
cmp_r0-r1 sub_eq_r1-r2_i tst_r2-r1 mvn_ne_r1-r2 lsr_r2-r1_i mvn_r1-r2	cmp_r0-r1 sub_eq_r1-r2_i tst_r2-r1 mvn_ne_r1-r2 mvn_r1-r1_lsr_i
tst_r0-r1 add_eq_r2-r2-r0 bfi_r0-r0_i_i sub_r2-r2-r0	tst_r0-r1 sub_ne_r2-r2-r0
eor_r0-r1-r2 sub_r1-r0_i bic_r1-r2-r1 bfi_r2-r1_i_i	rsb_r1-r1-r2_lsl_i bic_r1-r2-r1 bfi_r2-r1_i_i
bfi_r0-r1_i_i ror_r1-r0-r2 rsb_r3-r0-r1 mvn_r2-r3 add_r0-r2_i rsb_r1-r0_i	bfi_r0-r1_i_i ror_r1-r0-r2 rsb_r3-r0-r1 rsb_r0-r3_i rsb_r1-r0_i
lsl_r0-r1_i add_r2-r0-r3_lsl_i bfi_r2-r2_i_i rsb_r3-r2_i	lsl_r0-r1_i add_r2-r0-r3_lsl_i rsb_r3-r2_i
tst_r0-r1 orr_ne_r2-r3-r2_lsr_i rsb_r3-r2-r1 mov_r2-r3	tst_r0-r1 orr_ne_r2-r3-r2_lsr_i rsb_r2-r2-r1
bfi_r0-r1_i_i bfi_r2-r0_i_i sub_r1-r2_i bfi_r3-r1_i_i bic_r3-r2-r3 bfi_r0-r3_i_i	bic_r3-r2-r3 bfi_r0-r1_i_i bfi_r0-r3_i_i
add_r0-r1-r2_ror_i bic_r1-r0_i orr_r3-r1-r3 sub_r2-r1-r3 mvn_r1-r2	add_r0-r1-r2_ror_i bic_r1-r0_i bic_r3-r3-r1 sub_r1-r3_i
asr_r0-r1-r1 tst_r1-r0 mvn_eq_r2-r1 sub_r0-r2_i mvn_r1-r0	asr_r0-r1-r1 tst_r1-r0 mvn_eq_r2-r1 rsb_r1-r2_i
tst_r0_i mvn_eq_r1-r0 mov_r0-r1 bfi_r2-r0_i_i bfi_r2-r2_i_i	tst_r0_i mvn_eq_r1-r0 bfi_r2-r1_i_i
cmp_r0-r1 mov_lt_r0-r2_lsr_i mov_ge_r0-r2 ror_r2-r2_i rsb_r3-r0-r2_ror_i	cmp_r0-r1 mov_lt_r0-r2_lsr_i mov_ge_r0-r2 rsb_r3-r0-r2_ror_i
ror_r0-r1_i mov_r1-r2 orr_r2-r0_i sub_r1-r2-r1	ror_r0-r1_i orr_r1-r0_i rsb_r1-r2-r1
add_r0-r1-r2 eor_r2-r0-r2 mvn_r0-r2 lsr_r2-r0_i bfi_r1-r2_i_i bfi_r1-r1_i_i	add_r0-r1-r2 eor_r2-r0-r2 mvn_r2-r2_ror_i bfi_r1-r2_i_i
lsr_r0-r1_i ror_r2-r0_i orr_r0-r2-r1 bic_r3-r0_i eor_r1-r0-r3 bic_r2-r3-r1	lsr_r0-r1_i orr_r2-r1-r0_ror_i bic_r2-r2_i
sub_r0-r0-r1 sub_r2-r0_i bic_r1-r2_i bic_r2-r1-r3 lsl_r2-r1-r2 bfi_r3-r2_i_i	bic_r3-r3_i
eor_r0-r1_i lsl_r1-r2-r2 mov_r2-r0 lsr_r2-r2-r1	eor_r0-r1_i lsl_r1-r2-r2 lsr_r2-r0-r1
rsb_r0-r1_i mvn_r2-r0 mov_r1-r2_asr_i rsb_r0-r2-r1_ror_i	sub_r2-r1_i mov_r1-r2_asr_i rsb_r0-r2-r1_ror_i
ror_r0-r1-r1 mov_r1-r0 rsb_r2-r1_i bfi_r2-r2_i_i rsb_r2-r2_i	ror_r0-r1-r1 rsb_r2-r0_i bfi_r2-r2_i_i rsb_r2-r2_i
bic_r0-r0_i add_r0-r0-r1_lsl_i bic_r0-r0-r1 ror_r2-r2_i add_r0-r2-r0_lsl_i lsr_r3-r2-r0	ror_r2-r2_i lsr_r3-r2-r2
tst_r0-r1 mov_ne_r2_i orr_r2-r2-r3_asr_i mov_r1-r0 ror_r3-r1-r2	tst_r0-r1 mov_ne_r2_i orr_r2-r2-r3_lsr_i ror_r3-r0-r2
tst_r0-r1 eor_ne_r0-r1-r2 rsb_ne_r0-r2-r1 mvn_r2-r0 and_r3-r0-r2	eor_r3-r0-r0
tst_r0-r1 mvn_ne_r2-r1 and_r0-r2-r0_ror_i bic_r2-r2-r0 ror_r0-r2_i lsr_r1-r0_i mov_r2-r1	tst_r0-r1 mvn_ne_r2-r1 bic_r2-r2-r0_ror_i ror_r0-r2_i lsr_r2-r0_i
tst_r0-r1 and_ne_r1-r2_i cmp_r1_i eor_ne_r0-r0-r1 and_r0-r1-r0_ror_i	tst_r0-r1 and_ne_r1-r2_i eor_ge_r0-r0-r1 and_r0-r1-r0_ror_i
add_r0-r1_i rsb_r2-r3-r2 sub_r3-r0-r2 mov_r1-r3 lsl_r2-r1-r1	rsb_r2-r3-r2 add_r0-r1_i sub_r3-r0-r2 lsl_r2-r3-r3
lsr_r0-r1-r0 mvn_r1-r0 add_r1-r0-r1 sub_r2-r1_i	mvn_r2_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 bfi_r3-r2_i_i	mvn_r2-r3 bfi_r3-r2_i_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 mvn_r0-r1	tst_r0_i sub_eq_r0-r2_i
cmp_r0_i mov_ne_r1-r0_asr_i mov_eq_r1-r0 and_r0-r2_i add_r2-r0_i bic_r3-r2-r0 rsb_r1-r3-r1_lsr_i	mov_r1-r0_asr_i mov_r3_i rsb_r1-r3-r1_lsr_i
lsl_r0-r1-r1 and_r2-r0_i eor_r1-r2_i lsr_r3-r1-r1	eor_r3-r1-r1
tst_r0-r1 mov_eq_r1-r2 lsl_r3-r1_i bfi_r3-r3_i_i	tst_r0-r1 mov_eq_r1-r2 lsl_r3-r1_i
tst_r0-r1 eor_ne_r2-r1-r0 orr_ne_r2-r2-r3 bic_r1-r2_i sub_r2-r1-r0_lsl_i bfi_r1-r2_i_i	tst_r1-r0 eor_ne_r2-r1-r0 orr_ne_r2-r2-r3 bic_r1-r2_i bfi_r1-r1_i_i
tst_r0-r1 orr_eq_r1-r2-r0_ror_i mov_r3-r1 eor_r3-r0-r3	tst_r0-r1 orr_cs_r1-r2-r0_ror_i eor_r3-r0-r1
asr_r0-r1_i bfi_r1-r2_i_i bfi_r0-r0_i_i sub_r0-r1-r0 sub_r3-r0-r1_asr_i	asr_r0-r1_i bfi_r1-r2_i_i sub_r0-r1-r0 sub_r3-r0-r1_asr_i
bic_r0-r0_i cmp_r1-r2 and_eq_r1-r0_i mov_r2-r1 rsb_r3-r2_i	cmp_r1-r2 and_eq_r1-r0_i rsb_r3-r1_i
cmp_r0_i eor_eq_r1-r2-r3_lsl_i bic_r2-r1_i sub_r3-r1-r2_ror_i bic_r2-r3-r1 bfi_r3-r2_i_i bic_r1-r1-r3	cmp_r0_i eor_eq_r1-r2-r3_lsl_i bic_r2-r1_i sub_r3-r1-r2_ror_i bic_r3-r3_i bic_r1-r1-r3
cmp_r0_i sub_cc_r1-r1-r2 orr_r1-r1-r0_ror_i mov_r0-r1 sub_r1-r0_i	cmp_r0_i sub_cc_r1-r1-r2 orr_r1-r1-r0_ror_i sub_r1-r1_i
tst_r0-r1 and_eq_r0-r2-r0 lsr_r1-r0_i mvn_r0-r1	tst_r0-r1 and_eq_r0-r2-r0 mvn_r0-r0_lsr_i
lsl_r0-r1-r1 eor_r2-r1_i tst_r3_i sub_eq_r0-r0-r2_asr_i rsb_r0-r0_i	lsl_r0-r1-r1 tst_r3_i sub_eq_r0-r0-r1_asr_i rsb_r0-r0_i
tst_r0-r1 eor_eq_r2-r0-r1 and_r3-r2-r0 bic_r2-r2-r3	tst_r0-r1 orr_eq_r2-r0-r1 bic_r2-r2-r0
add_r0-r1-r2 asr_r1-r1-r3 bic_r2-r0_i eor_r1-r2-r1_lsl_i mov_r0-r1_ror_i and_r1-r0-r1	add_r0-r1-r2 asr_r1-r1-r3 bic_r2-r0_i eor_r1-r2-r1_lsl_i and_r1-r1-r1_ror_i
orr_r0-r1-r2_lsr_i rsb_r3-r1-r0_ror_i mov_r0-r3 bfi_r1-r0_i_i	orr_r0-r1-r2_lsr_i sub_r0-r1-r0_asr_i bfi_r1-r0_i_i
mov_r0-r1 sub_r0-r0-r2_ror_i asr_r0-r0-r1 bic_r3-r2-r0 mov_r1-r3	sub_r0-r1-r2_ror_i bic_r1-r2-r0_asr-r1
mov_r0-r1 mov_r2-r3 cmp_r2-r0 and_cs_r3-r0-r3 and_r1-r0-r3_lsl_i	cmp_r3-r1 and_cs_r3-r1-r3 and_r1-r1-r3_lsl_i
add_r0-r1_i sub_r1-r0_i bic_r2-r1_i mov_r3-r2 asr_r3-r0-r3 and_r0-r3-r0	add_r0-r1_i sub_r1-r0_i bic_r2-r1_i asr_r3-r0-r2 and_r0-r3-r0
bic_r0-r1_i rsb_r2-r0_i mvn_r3-r2 orr_r2-r3_i	bic_r0-r1_i rsb_r2-r0_i mvn_r2-r2_lsr_i
and_r0-r1-r2 lsr_r2-r0_i bfi_r0-r1_i_i bfi_r3-r2_i_i and_r3-r0-r3_asr_i	mvn_r0-r2_asr_i bic_r0-r1-r0_lsl_i and_r3-r0-r3_asr_i
and_r0-r1-r0_lsl_i mov_r2-r0 add_r0-r1-r2 bfi_r1-r0_i_i bfi_r2-r1_i_i	and_r0-r1-r0_lsl_i unk add_r2-r0-r1_lsr_i
rsb_r0-r1_i bic_r2-r0-r3 mov_r1-r2 bfi_r0-r1_i_i	rsb_r0-r1_i bic_r2-r0-r3 bfi_r0-r2_i_i
add_r0-r1_i bfi_r2-r1_i_i orr_r0-r0-r2 bic_r1-r0_i orr_r3-r1-r0 bfi_r1-r3_i_i	add_r0-r1_i orr_r0-r0-r2 bic_r1-r0_i add_r1-r1_i
cmp_r0-r1 sub_ls_r2-r3-r2 sub_hi_r2-r0-r2 mov_r0-r3_lsl_i bfi_r0-r0_i_i add_r3-r0-r2_ror_i mov_r2-r3	cmp_r0-r1 sub_ls_r2-r3-r2 sub_hi_r2-r0-r2 mov_r0-r3_lsl_i add_r2-r0-r2_ror_i
orr_r0-r1_i mov_r2-r0 add_r3-r2_i sub_r2-r2-r3	mvn_r2_i
cmp_r0_i orr_ge_r1-r2_i rsb_r1-r2-r1 mov_r3-r1	cmp_r0_i orr_ge_r1-r2_i sub_r3-r1-r2
orr_r0-r1_i rsb_r2-r1-r0 lsr_r1-r2-r0 bfi_r2-r1_i_i asr_r1-r2_i	rsb_r1-r1-r1
cmp_r0-r1 mov_ne_r0-r1_asr_i bfi_r2-r1_i_i bic_r3-r0-r2 mov_r0-r2 rsb_r2-r0-r3_lsr_i add_r1-r2_i	bfi_r2-r1_i_i cmp_r0-r1 mov_ne_r0-r1_asr_i bic_r3-r0-r2 rsb_r2-r2-r3_lsr_i add_r1-r2_i
sub_r0-r0-r1_lsl_i bfi_r0-r0_i_i bic_r2-r0_i bfi_r0-r2_i_i	sub_r0-r0-r1_lsl_i bfi_r0-r0_i_i bic_r0-r0_i
add_r0-r1-r2 bic_r0-r3-r0 eor_r3-r0_i bfi_r2-r3_i_i	add_r0-r1-r2 bic_r0-r3-r0 bfi_r2-r0_i_i
add_r0-r1_i mvn_r2-r3 bic_r3-r0-r2 bfi_r0-r3_i_i mov_r3-r0 add_r1-r3_i	add_r0-r1_i and_r3-r0-r3 bfi_r0-r3_i_i add_r1-r0_i
tst_r0_i add_ne_r1-r2-r1 add_eq_r1-r1-r2 bfi_r1-r1_i_i mov_r0-r1 lsl_r1-r0_i add_r0-r0-r1_lsr_i	add_r1-r2-r1 bfi_r1-r1_i_i lsl_r3-r1_i add_r0-r1-r3_lsr_i
cmp_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 add_r0-r0_i	rsb_r0-r1_i
cmp_r0-r1 mov_cc_r1_i mov_cs_r1_i sub_r2-r1_i	cmp_r0-r1 mvn_r2_i mvn_cc_r2-r2_lsl_i
bfi_r0-r0_i_i bic_r0-r0_i bfi_r1-r0_i_i asr_r2-r1_i ror_r1-r1-r2	mov_r0-r1_ror_i unk ror_r1-r1-r0
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0_ror_i bic_r0-r2-r1	tst_r0-r1 mov_ls_r0-r0_ror_i bic_r0-r0-r1
add_r0-r1-r2_lsr_i bic_r1-r3-r2 bic_r1-r1-r0 and_r1-r3-r1	add_r0-r1-r2_lsr_i bic_r1-r3-r2 bic_r1-r1-r0
bic_r0-r1_i bfi_r0-r0_i_i bfi_r2-r0_i_i mov_r0-r2_ror_i	bfi_r1-r1_i_i bfi_r2-r1_i_i mov_r0-r2_ror_i
and_r0-r1-r2 bfi_r3-r1_i_i add_r2-r3-r1 add_r1-r2_i sub_r1-r1_i eor_r2-r0-r1	and_r0-r1-r2 bfi_r3-r1_i_i add_r2-r3-r1 add_r1-r2_i eor_r2-r0-r1
cmp_r0_i rsb_ne_r0-r0-r1 bic_r2-r3_i lsr_r3-r2_i rsb_r2-r3_i and_r2-r0-r2	cmp_r0_i rsb_ne_r0-r0-r1 lsr_r3-r3_i rsb_r2-r3_i and_r2-r0-r2
tst_r0-r1 mvn_eq_r2-r0 mvn_r0-r2	tst_r0-r1 mvn_ne_r0-r2
rsb_r0-r1-r2 tst_r2_i orr_ne_r3-r2-r0 mvn_r2-r3 bic_r2-r2-r3	rsb_r0-r1-r2 tst_r2_i orr_ne_r3-r2-r0 mvn_r2-r3
bfi_r0-r1_i_i lsl_r2-r2_i bic_r0-r2-r0 sub_r2-r2-r0	and_r2-r0-r2_lsl_i
tst_r0-r1 mov_eq_r0-r2_lsr_i bfi_r2-r0_i_i bic_r0-r2_i mov_r3-r0 lsl_r2-r3_i orr_r3-r2_i	tst_r0-r1 mov_cs_r0-r2_lsr_i bfi_r2-r0_i_i bic_r0-r2_i lsl_r2-r0_i eor_r3-r2_i
eor_r0-r1-r2 asr_r0-r0_i sub_r1-r0_i mvn_r0-r1	eor_r0-r1-r2 asr_r0-r0_i rsb_r0-r0_i
cmp_r0-r1 sub_lt_r0-r2_i sub_ge_r0-r2-r0 cmp_r0-r2 orr_eq_r0-r2-r3 sub_r1-r0-r2 and_r2-r1-r2	cmp_r0-r1 sub_ge_r0-r2-r0 sub_lt_r0-r2_i sub_r1-r0-r2 and_r2-r1-r2
rsb_r0-r1-r2 eor_r0-r0_i and_r0-r3-r0_lsl_i bfi_r1-r0_i_i bfi_r2-r1_i_i	unk
lsl_r0-r1-r0 orr_r2-r0_i eor_r3-r0-r2_asr_i bfi_r0-r0_i_i rsb_r3-r3-r0_lsr_i	lsl_r0-r1-r0 eor_r3-r0-r0_asr_i rsb_r3-r3-r0_lsr_i
tst_r0-r1 add_eq_r0-r0-r2 sub_r3-r2-r0_lsl_i asr_r0-r3_i orr_r2-r2-r0_asr_i add_r2-r2_i	tst_r0-r1 add_eq_r0-r0-r2 sub_r3-r2-r0_lsl_i orr_r2-r2-r3_asr_i add_r2-r2_i
bfi_r0-r1_i_i ror_r0-r0-r2 bic_r0-r0_i bfi_r1-r3_i_i mov_r3-r0 orr_r1-r1-r3	bfi_r0-r1_i_i ror_r0-r0-r2 bic_r0-r0_i bfi_r1-r3_i_i orr_r1-r0-r1
tst_r0-r1 and_ne_r1-r0-r2 and_eq_r1-r0-r1_lsl_i mov_r3-r1	tst_r0-r1 and_r3-r0-r2 and_ls_r3-r0-r1_lsl_i
mov_r0-r1 sub_r2-r3-r1 orr_r0-r0-r2 ror_r1-r0_i	sub_r2-r3-r1 orr_r0-r1-r2 ror_r1-r0_i
bfi_r0-r0_i_i orr_r1-r2-r0 add_r3-r1-r0_ror_i mov_r1-r3_lsr_i bic_r0-r1_i mvn_r1-r0	bfi_r0-r0_i_i orr_r1-r2-r0 add_r3-r1-r0_ror_i mvn_r1-r3_lsr_i orr_r1-r1_i
cmp_r0-r1 mov_cc_r2-r1 mov_cs_r2-r1 bic_r0-r1-r2	rsb_r0-r1-r1
mvn_r0-r1 mvn_r1-r0 add_r2-r0_i sub_r1-r2-r1	mvn_r2-r1_lsl_i add_r1-r2_i
asr_r0-r0_i bic_r1-r2-r0 eor_r1-r0-r1_asr_i lsr_r0-r3_i and_r2-r1-r0	asr_r0-r0_i bic_r1-r2-r0 eor_r1-r0-r1_asr_i and_r2-r1-r3_lsr_i
sub_r0-r0_i add_r1-r2-r2 bic_r3-r0-r1 add_r3-r3-r2 sub_r3-r3_i add_r0-r3_i	sub_r0-r0_i bic_r3-r0-r2_lsl_i add_r3-r3-r2 add_r0-r3_i
rsb_r0-r1-r0_lsr_i bic_r2-r1-r3 mov_r3-r2 sub_r1-r0-r3	rsb_r0-r1-r0_lsr_i bic_r2-r1-r3 sub_r1-r0-r2
bfi_r0-r1_i_i orr_r1-r2-r3_asr_i and_r1-r1_i bic_r3-r1-r2 bic_r2-r3-r0 orr_r3-r2_i	orr_r1-r2-r3_lsr_i and_r1-r1_i bic_r3-r1-r2 bic_r2-r3-r0 orr_r3-r2_i
and_r0-r1_i bfi_r2-r1_i_i bic_r2-r2-r0 sub_r1-r0-r2_ror_i rsb_r3-r1-r0	and_r0-r1_i bfi_r2-r1_i_i bic_r2-r2-r0 mov_r3-r2_ror_i
tst_r0-r1 eor_eq_r0-r1-r2_lsl_i eor_r1-r0_i orr_r1-r2-r1 mov_r3-r1	tst_r0-r1 eor_eq_r0-r1-r2_lsl_i eor_r1-r0_i orr_r3-r1-r2
add_r0-r0_i sub_r1-r0-r2 bic_r3-r0-r1 and_r3-r1-r3 mov_r0-r3	mov_r0_i
bfi_r0-r0_i_i add_r1-r0-r2 bfi_r1-r1_i_i add_r3-r3-r1	bfi_r0-r0_i_i add_r1-r0-r2 add_r3-r3-r1
tst_r0-r1 and_ne_r1-r1-r2 and_eq_r1-r0_i eor_r3-r1_i bfi_r2-r3_i_i bfi_r1-r2_i_i	tst_r0-r1 and_ne_r1-r1-r2 and_ls_r1-r0_i bfi_r1-r2_i_i
sub_r0-r1-r0_ror_i mov_r1-r2 rsb_r2-r3-r1 orr_r1-r2-r0 mov_r2-r1 mvn_r1-r2	sub_r0-r1-r0_ror_i rsb_r2-r3-r2 orr_r1-r2-r0 mvn_r1-r1
cmp_r0-r1 mvn_lt_r2-r1 mvn_ge_r2-r0 mvn_r1-r2	cmp_r0-r1 mov_ge_r1-r0
lsl_r0-r0_i orr_r0-r1-r0 eor_r0-r2-r0_ror_i sub_r0-r0-r3 lsl_r0-r0_i add_r2-r0_i	orr_r0-r1-r0_ror_i eor_r0-r2-r0_ror_i sub_r0-r0-r3 lsl_r0-r0_i add_r2-r0_i
tst_r0-r1 sub_eq_r2-r1_i bic_r3-r2_i lsr_r3-r3_i lsl_r2-r3-r3 add_r0-r2-r2_lsl_i bfi_r3-r0_i_i	tst_r0-r1 sub_ls_r2-r1_i lsr_r3-r2_i lsl_r2-r3-r3 bfi_r3-r2_i_i
sub_r0-r1-r0 mvn_r1-r0 mov_r2-r1 mov_r0-r2 bic_r3-r0_i	sub_r0-r1-r0 mvn_r1-r0 bic_r3-r1_i
tst_r0_i mvn_eq_r1-r0 mvn_ne_r1-r0 bfi_r2-r2_i_i add_r1-r2-r1 sub_r0-r3-r1 mov_r2-r0	mvn_r1-r0 bfi_r2-r2_i_i sub_r1-r3-r1 rsb_r2-r2-r1
tst_r0_i sub_eq_r1-r0-r2_ror_i mov_ne_r1-r0_asr_i ror_r0-r2-r3 eor_r2-r0-r1 mov_r3-r0_lsr_i sub_r0-r3-r2	tst_r0_i sub_eq_r1-r0-r2_ror_i mov_ne_r1-r0_asr_i ror_r0-r2-r3 eor_r2-r0-r1 rsb_r0-r2-r0_lsr_i
tst_r0-r1 add_ne_r0-r0-r0 add_eq_r0-r1_i bic_r1-r2-r0 add_r1-r1-r1_lsr_i mvn_r2-r1 mov_r0-r2	tst_r0-r1 add_ne_r0-r0-r0 add_eq_r0-r1_i bic_r1-r2-r0 add_r1-r1-r1_lsr_i mvn_r0-r1_ror_i
cmp_r0-r1 mov_eq_r2-r3_lsl_i bic_r0-r2_i ror_r2-r0-r3 sub_r2-r3-r2 sub_r2-r3-r2	cmp_r0-r1 mov_eq_r2-r3_lsl_i bic_r0-r2_i ror_r2-r0-r3
cmp_r0-r1 mvn_ls_r2-r1 add_r1-r2-r2_lsr_i mov_r3-r1 eor_r1-r3_i	cmp_r0-r1 mvn_ls_r2-r1 add_r1-r2-r2_lsr_i eor_r1-r1_i
tst_r0-r1 orr_ne_r2-r2-r0 mvn_ne_r2-r3 bic_r2-r0-r2 bfi_r0-r2_i_i	tst_r0-r1 mvn_ne_r2-r3 bic_r2-r0-r2 bfi_r0-r2_i_i
cmp_r0-r1 eor_ne_r1-r0-r2 rsb_r3-r1_i rsb_r2-r3_i mvn_r3-r2	cmp_r0-r1 eor_ne_r1-r0-r2 rsb_r3-r1_i sub_r3-r3_i
bic_r0-r1-r2 tst_r0_i sub_eq_r2-r3-r2_lsr_i and_r2-r2-r1 and_r0-r1-r2	bic_r0-r1-r2 tst_r0_i sub_eq_r2-r3-r2_lsr_i and_r0-r1-r2
asr_r0-r1-r0 lsl_r1-r1_i add_r1-r1-r0 and_r2-r2-r1_lsr_i	asr_r0-r1-r0 add_r1-r0-r1_lsl_i and_r2-r2-r1_lsr_i
mvn_r0-r1 bfi_r1-r0_i_i bic_r0-r1_i bic_r2-r0_i and_r0-r2_i	and_r0-r2_i
asr_r0-r1_i asr_r1-r0-r1 add_r2-r1_i bfi_r2-r2_i_i	asr_r0-r1_i asr_r1-r0-r1 add_r2-r1_i
tst_r0-r1 mov_eq_r0-r2 bic_r0-r3-r0 bfi_r2-r0_i_i mov_r0-r2_ror_i bfi_r3-r0_i_i mvn_r1-r3	lsr_r0-r2_i bfi_r3-r0_i_i mvn_r1-r3
bic_r0-r0-r1 mov_r2-r3_lsl_i bfi_r3-r2_i_i sub_r1-r1-r0 bic_r3-r0-r3 add_r0-r3-r1_ror_i	bic_r0-r0-r1 bic_r2-r3_i rsb_r1-r0-r1 bic_r3-r0-r2 add_r0-r3-r1_ror_i
cmp_r0_i eor_ls_r1-r1-r0_lsr_i eor_r0-r2-r1_lsl_i bic_r3-r0-r2 asr_r2-r0_i eor_r3-r2-r3 lsr_r3-r2-r3	eor_r0-r2-r1_lsl_i asr_r2-r0_i lsr_r3-r2-r2
tst_r0_i orr_ne_r1-r1-r0 orr_eq_r1-r2_i and_r2-r0-r1 bic_r0-r2_i	tst_r0_i orr_eq_r2-r2_i and_cs_r0-r2-r0 bic_r0-r0_i
cmp_r0_i sub_hi_r1-r0-r1 ror_r1-r2-r1 bfi_r2-r2_i_i sub_r0-r2-r1_ror_i	cmp_r0_i sub_hi_r1-r0-r1 ror_r1-r2-r1 sub_r0-r2-r1_ror_i
rsb_r0-r1_i mov_r1-r2 and_r2-r0-r1_lsr_i and_r2-r2_i	orr_r2-r1-r2_ror_i bic_r1-r2-r1 and_r2-r1_i
bfi_r0-r0_i_i bfi_r1-r2_i_i bic_r2-r1-r0 eor_r2-r2-r0 lsr_r0-r2-r2 asr_r3-r0_i	bfi_r0-r0_i_i bfi_r1-r2_i_i orr_r2-r0-r1 lsr_r0-r2-r2 asr_r3-r0_i
rsb_r0-r1-r0_lsr_i bfi_r2-r0_i_i mvn_r1-r2 add_r3-r1_i bfi_r0-r3_i_i bfi_r0-r0_i_i	rsb_r0-r1-r0_lsr_i bfi_r2-r0_i_i rsb_r3-r2_i bfi_r0-r3_i_i bfi_r0-r0_i_i
sub_r0-r1-r2 bfi_r2-r0_i_i bic_r1-r2-r1 eor_r2-r1-r2	sub_r0-r1-r2 bfi_r2-r0_i_i and_r2-r1-r2
tst_r0_i sub_eq_r1-r2_i lsr_r2-r0-r1 bfi_r0-r2_i_i ror_r0-r0_i mov_r1-r0	tst_r0_i sub_eq_r1-r2_i lsr_r2-r0-r1 bfi_r0-r2_i_i ror_r1-r0_i
and_r0-r1-r2_ror_i bfi_r1-r1_i_i rsb_r2-r0-r1 lsr_r0-r2_i	bic_r0-r1-r2_ror_i lsr_r0-r0_i
and_r0-r0-r1_asr_i sub_r0-r0_i bfi_r2-r0_i_i asr_r3-r2_i orr_r1-r0-r3	and_r0-r0-r1_asr_i sub_r0-r0_i orr_r1-r0-r2_asr_i
ror_r0-r1_i sub_r1-r2-r0 mov_r2-r1 ror_r2-r2_i add_r0-r2_i	sub_r1-r2-r1_ror_i ror_r2-r1_i add_r0-r2_i
bfi_r0-r1_i_i bfi_r1-r2_i_i orr_r2-r3-r0_lsl_i mvn_r0-r1 and_r1-r2-r0	bfi_r0-r1_i_i bfi_r1-r2_i_i orr_r2-r3-r0_lsl_i bic_r1-r2-r1
bfi_r0-r1_i_i sub_r1-r0-r2 bic_r1-r1_i rsb_r1-r1_i mvn_r0-r1	bfi_r0-r1_i_i sub_r1-r0-r2 bic_r1-r1_i sub_r0-r1_i
bfi_r0-r0_i_i ror_r0-r0_i bfi_r0-r0_i_i lsr_r0-r0-r0 sub_r1-r0_i mov_r0-r1	ror_r0-r0_i lsr_r0-r0-r0 sub_r0-r0_i
mvn_r0-r1 mov_r2-r3 asr_r3-r2-r0 asr_r1-r3_i orr_r3-r1-r3_ror_i bfi_r1-r3_i_i	mvn_r0-r1 asr_r3-r3-r0 asr_r1-r3_i orr_r3-r1-r3_ror_i bfi_r1-r3_i_i
bic_r0-r0_i mvn_r1-r0 rsb_r1-r0-r1_ror_i bfi_r0-r1_i_i mvn_r2-r0 bfi_r3-r2_i_i	bic_r0-r0_i mvn_r1-r0 add_r2-r1-r1_lsl_i bfi_r3-r2_i_i
bic_r0-r0-r1 eor_r1-r1-r0_ror_i bic_r1-r0-r1 bfi_r0-r1_i_i	bic_r0-r0-r1 bic_r1-r0-r0_ror_i bfi_r0-r1_i_i
tst_r0-r1 mov_eq_r1-r0 add_eq_r1-r1-r1_lsr_i ror_r2-r1_i rsb_r2-r2_i	tst_r0-r1 add_ge_r1-r0-r0_lsr_i ror_r2-r1_i rsb_r2-r2_i
tst_r0_i mvn_eq_r1-r0 lsr_r0-r0_i bic_r2-r1-r0	tst_r0_i mvn_eq_r1-r0 bic_r2-r1-r0_lsr_i
cmp_r0_i sub_cc_r1-r1_i bfi_r2-r1_i_i rsb_r3-r1-r2_lsr_i	cmp_r0_i sub_cc_r1-r1_i rsb_r3-r1-r2_lsr_i
tst_r0_i rsb_ne_r0-r0-r1 rsb_eq_r0-r2-r3_asr_i lsl_r2-r0_i mvn_r3-r2	tst_r0_i rsb_ne_r0-r0-r1 rsb_eq_r0-r2-r3_asr_i mvn_r3-r0
sub_r0-r0-r1_asr_i sub_r0-r2-r0_ror_i mov_r3-r0 bfi_r3-r3_i_i bic_r0-r3_i mvn_r3-r0	sub_r0-r0-r1_asr_i sub_r0-r2-r0_ror_i mvn_r3-r0 bfi_r3-r3_i_i orr_r3-r3_i
sub_r0-r0_i cmp_r1_i sub_cs_r2-r0-r1_lsl_i bfi_r2-r2_i_i	sub_r0-r0_i cmp_r1_i sub_cs_r2-r0-r1_lsl_i
bic_r0-r1_i bfi_r0-r0_i_i bfi_r0-r0_i_i bic_r2-r0_i sub_r2-r0-r2_ror_i lsl_r3-r2_i	bfi_r1-r1_i_i bic_r2-r1_i sub_r0-r2-r2_ror_i mov_r3-r0_lsl_i
tst_r0-r1 orr_eq_r0-r0-r1 mov_r2-r0 bfi_r1-r0_i_i bic_r2-r2-r1 bic_r3-r2_i	bic_r2-r0-r1 bic_r3-r2_i
lsr_r0-r1_i bfi_r0-r0_i_i ror_r2-r0-r0 and_r0-r0-r2	lsr_r0-r1_i and_r0-r0-r0_ror-r0
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r2 add_r3-r0-r1_lsr_i asr_r3-r3_i	mvn_r1-r2 add_r3-r0-r1_lsr_i asr_r3-r3_i
tst_r0-r1 rsb_eq_r2-r3_i bic_r0-r3-r2 mov_r2-r1 and_r3-r2-r0_lsr_i	tst_r0-r1 rsb_eq_r2-r3_i bic_r0-r3-r2 and_r3-r1-r0_lsr_i
bfi_r0-r0_i_i cmp_r1_i mov_cc_r2-r1_ror_i and_r0-r2-r0_ror_i mov_r1-r0_asr_i	cmp_r1_i mov_cc_r2-r1_ror_i and_r0-r2-r0_ror_i mov_r1-r0_asr_i
bic_r0-r1_i bic_r2-r0-r3 add_r0-r1_i rsb_r1-r2-r0_asr_i bfi_r3-r1_i_i	add_r2-r4-r4 add_r0-r1_i rsb_r1-r2-r0_asr_i bfi_r3-r1_i_i
tst_r0-r1 and_ne_r1-r0-r1 mvn_r0-r1 bic_r2-r0-r1 ror_r3-r2-r0 and_r3-r3_i	tst_r0-r1 and_ne_r1-r0-r1 mvn_r0-r1 ror_r3-r0-r0 and_r3-r3_i
cmp_r0-r1 mov_cc_r1_i mov_cs_r1-r0_lsl_i bfi_r1-r1_i_i	cmp_r0-r1 mov_cc_r1_i mov_cs_r1-r0_lsl_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 bic_r0-r1_i	mvn_r1-r0 bic_r0-r1_i
cmp_r0-r1 add_ne_r2-r0-r0 bfi_r1-r2_i_i bfi_r2-r1_i_i mov_r1-r2	cmp_r0-r1 add_ne_r2-r0-r0 bfi_r2-r1_i_i mov_r1-r2
tst_r0-r1 mov_ne_r1-r0_asr_i mov_eq_r1_i rsb_r2-r2-r1	tst_r0-r1 rsb_ne_r2-r2-r0_asr_i rsb_eq_r2-r2_i
bic_r0-r1-r2 add_r3-r0-r3_lsr_i bic_r1-r3_i mov_r0-r3 sub_r1-r0-r1_ror_i	bic_r0-r1-r2 add_r3-r0-r3_lsr_i bic_r1-r3_i sub_r1-r3-r1_ror_i
mvn_r0-r1 orr_r1-r2-r0_lsl_i eor_r1-r2-r1 orr_r2-r1-r0 mvn_r1-r2 asr_r3-r1_i	orr_r3-r1-r2_ror_i and_r2-r1-r3_lsl_i mov_r3-r2_asr_i
sub_r0-r1-r2 lsl_r2-r2_i sub_r2-r2-r0 bfi_r3-r2_i_i bfi_r0-r3_i_i mov_r1-r0	sub_r1-r1-r2 bfi_r1-r3_i_i bfi_r1-r1_i_i
tst_r0-r1 mvn_eq_r2-r1 orr_r0-r2-r0 bfi_r2-r0_i_i bic_r3-r2_i	tst_r0-r1 mvn_eq_r2-r1 bic_r3-r2_i
orr_r0-r1-r2 add_r2-r0-r2_lsr_i mov_r3-r2_lsl_i mov_r0-r3_asr_i bfi_r1-r0_i_i	unk
cmp_r0-r1 mvn_ls_r2-r0 mvn_hi_r2-r0 bic_r3-r2_i	mvn_r2-r0 bic_r3-r2_i
bic_r0-r1-r2 lsl_r1-r0-r0 ror_r3-r1_i orr_r2-r3-r0	bic_r0-r1-r2 lsl_r1-r0-r0 orr_r2-r0-r1_ror_i
mvn_r0-r1 orr_r2-r1_i mov_r3-r2 mov_r1-r0_ror_i sub_r1-r1-r3_ror_i	orr_r2-r1_i mvn_r1-r1_ror_i sub_r1-r1-r2_ror_i
cmp_r0-r1 eor_eq_r0-r2-r1_lsl_i mvn_r3-r0 eor_r1-r3-r0	mvn_r1_i
add_r0-r1-r1 and_r2-r3-r0_lsr_i eor_r3-r2-r1 mov_r1-r3	add_r0-r1-r1 and_r2-r3-r0_lsr_i eor_r1-r2-r1
add_r0-r1_i bfi_r2-r0_i_i and_r0-r2_i asr_r2-r0-r0	rsb_r2-r2-r2
add_r0-r0-r1 lsr_r1-r2_i ror_r1-r1-r1 mvn_r3-r1 bic_r1-r0-r3	add_r0-r0-r1 lsr_r1-r2_i ror_r1-r1-r1 and_r1-r0-r1
cmp_r0-r1 add_eq_r1-r1-r2 bic_r3-r1_i and_r1-r1_i orr_r2-r3-r1	cmp_r0-r1 add_eq_r1-r0-r2 bic_r3-r1_i orr_r2-r3-r1
and_r0-r1-r2_lsl_i sub_r3-r3-r0_lsr_i add_r3-r3-r0 mov_r0-r3 asr_r2-r0_i and_r2-r2_i	and_r0-r1-r2_lsl_i sub_r3-r3-r0_lsr_i add_r3-r3-r0 asr_r2-r3_i and_r2-r2_i
lsr_r0-r0_i bic_r1-r0-r2 sub_r3-r1-r3 mvn_r0-r2 sub_r0-r0-r3 orr_r1-r1-r0	lsr_r0-r0_i bic_r1-r0-r2 sub_r3-r1-r3 add_r0-r2-r3 unk
cmp_r0-r1 and_ne_r0-r0-r1 lsl_r0-r2-r0 bic_r1-r0_i rsb_r0-r3-r1	and_r0-r0-r1 lsl_r0-r2-r0 bic_r1-r0_i rsb_r0-r3-r1
asr_r0-r1-r2 bfi_r0-r0_i_i lsl_r3-r0-r3 lsr_r3-r3_i eor_r0-r1-r3 orr_r0-r0_i	asr_r0-r1-r2 bfi_r0-r0_i_i lsl_r3-r0-r3 eor_r0-r1-r3_lsr_i orr_r0-r0_i
cmp_r0-r1 orr_eq_r0-r0_i bic_r2-r1-r0 bic_r2-r2_i add_r2-r2-r2 bfi_r3-r2_i_i	unk
tst_r0_i rsb_eq_r0-r1-r2_ror_i bfi_r2-r0_i_i bic_r2-r2_i asr_r0-r2_i	bic_r1-r2_i asr_r0-r1_i
tst_r0_i mvn_ne_r1-r2 rsb_r3-r1_i rsb_r0-r3_i	tst_r0_i mvn_ne_r1-r2 add_r0-r1_i
add_r0-r1-r1 and_r0-r0-r2 add_r2-r1-r0_lsl_i bic_r2-r2-r0	and_r0-r2-r1_lsl_i add_r2-r1-r0_lsl_i bic_r2-r2-r0
bfi_r0-r0_i_i sub_r0-r1-r0_lsr_i ror_r0-r0_i ror_r2-r0_i	sub_r0-r1-r0_lsr_i mov_r2-r0_ror_i
bfi_r0-r1_i_i lsr_r0-r0-r0 eor_r2-r3-r0 rsb_r0-r0-r2 add_r1-r0-r2	bfi_r0-r1_i_i lsr_r0-r0-r0 eor_r2-r3-r0 rsb_r1-r0-r2_lsl_i
sub_r0-r1_i bic_r1-r1-r2 ror_r2-r0_i sub_r1-r2-r1 asr_r1-r1_i	sub_r0-r1_i bic_r1-r1-r2 rsb_r1-r1-r0_ror_i asr_r1-r1_i
cmp_r0_i and_cs_r1-r1_i orr_lt_r1-r1-r0_ror_i ror_r2-r1_i mvn_r1-r2	cmp_r0_i and_cs_r1-r1_i orr_lt_r1-r1-r0_ror_i mvn_r1-r1
mov_r0-r1 lsr_r2-r0-r3 add_r1-r3-r2 bfi_r2-r1_i_i	lsr_r2-r1-r3 add_r1-r3-r2 bfi_r2-r1_i_i
and_r0-r0_i sub_r0-r0-r1 mov_r2-r0 mvn_r1-r2 eor_r1-r1-r0_ror_i	and_r0-r0_i sub_r0-r0-r1 mvn_r1-r0 eor_r1-r1-r0_ror_i
bic_r0-r1-r2 lsl_r1-r3_i bic_r3-r0-r1 bic_r0-r3_i eor_r2-r0_i bic_r1-r2_i	bic_r0-r1-r2 bic_r3-r0-r3_lsl_i bic_r0-r3_i eor_r2-r0_i bic_r1-r2_i
bic_r0-r1_i orr_r2-r0-r1 bfi_r3-r2_i_i rsb_r0-r3_i	bfi_r3-r1_i_i rsb_r0-r3_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 mov_r1-r2	mvn_r1-r1
cmp_r0-r1 and_cs_r2-r2_i eor_cs_r2-r0-r3_lsr_i mov_r0-r2 mov_r3-r0 bic_r1-r3_i	cmp_r0-r1 eor_cs_r2-r0-r3_lsr_i bic_r1-r2_i
tst_r0-r1 eor_ne_r1-r1-r0 bic_r2-r2-r1 bfi_r2-r2_i_i asr_r2-r2_i	tst_r1-r0 eor_ne_r1-r1-r0 bic_r1-r2-r1 asr_r2-r1_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 asr_r1-r2-r2 bfi_r3-r1_i_i rsb_r3-r0-r3	mvn_r0-r2 asr_r1-r2-r2 bfi_r3-r1_i_i rsb_r3-r0-r3
cmp_r0-r1 mov_ne_r2-r3_lsr_i bic_r3-r2-r1 bfi_r0-r3_i_i add_r2-r0-r0 mov_r0-r2	cmp_r0-r1 mov_ne_r2-r3_lsr_i bic_r3-r2-r1 bfi_r0-r3_i_i lsl_r0-r0_i
cmp_r0-r1 orr_lt_r0-r2-r0_asr_i orr_ge_r0-r0-r1_asr_i and_r3-r0_i add_r3-r0-r3 bic_r0-r3_i bfi_r0-r0_i_i bfi_r3-r0_i_i	cmp_r0-r1 orr_lt_r0-r2-r0_asr_i orr_ge_r0-r0-r1_asr_i and_r3-r0_i unk bic_r3-r3_i
cmp_r0-r1 mov_cc_r1-r0 mov_cs_r1_i bic_r1-r2-r1 bic_r0-r0_i mov_r2-r0_lsr_i lsl_r0-r1-r2	cmp_r0-r1 mov_cc_r1-r0 mov_cs_r1_i bic_r1-r2-r1 mov_r2-r0_lsr_i lsl_r0-r1-r2
cmp_r0_i sub_cc_r1-r1-r2 eor_r3-r3-r1 bfi_r1-r3_i_i bfi_r2-r1_i_i	cmp_r0_i sub_cc_r1-r1-r2 bfi_r2-r1_i_i
orr_r0-r1-r2 and_r2-r0_i sub_r0-r2_i bfi_r3-r0_i_i	orr_r0-r1-r2 eor_r0-r0_i bfi_r3-r0_i_i
ror_r0-r0-r1 rsb_r2-r1-r0 mov_r0-r2 bfi_r3-r0_i_i add_r3-r0-r3 add_r2-r3_i	ror_r0-r0-r1 rsb_r2-r1-r0 bfi_r3-r2_i_i add_r3-r2-r3 add_r2-r3_i
bic_r0-r1_i orr_r2-r0_i bic_r3-r2-r0 bfi_r1-r3_i_i	mov_r2_i bfi_r1-r2_i_i
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r0 add_r1-r1-r2 mvn_r3-r1 ror_r3-r3_i bfi_r2-r3_i_i	cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r0 add_r1-r1-r2 mvn_r3-r1_ror_i bfi_r2-r3_i_i
bic_r0-r1-r2 add_r1-r0_i orr_r0-r1-r0 mov_r3-r0 mov_r0-r3_asr_i rsb_r2-r0-r3_lsr_i	bic_r0-r1-r2 add_r1-r0_i orr_r3-r0-r1 mov_r0-r3_asr_i rsb_r2-r0-r3_lsr_i
sub_r0-r1-r0 bfi_r2-r3_i_i asr_r2-r0-r2 orr_r1-r2-r1_ror_i bic_r3-r2-r1 rsb_r1-r0-r3	sub_r1-r0-r1
bfi_r0-r1_i_i bfi_r2-r0_i_i bfi_r0-r2_i_i rsb_r2-r2-r0 sub_r1-r2_i bic_r2-r1_i	bfi_r0-r2_i_i rsb_r2-r2-r0 sub_r2-r2_i
sub_r0-r1-r2 sub_r0-r0-r2 tst_r2-r0 sub_ne_r2-r0-r3 add_r1-r2-r1_asr_i	sub_r0-r1-r2_lsl_i tst_r2-r0 sub_ne_r2-r0-r3 add_r1-r2-r1_asr_i
mvn_r0-r1 eor_r2-r0_i rsb_r3-r0-r2 bic_r3-r3-r2	eor_r3-r1_i rsb_r1-r3-r1 and_r3-r1-r3
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 sub_r1-r1-r2_lsr_i eor_r2-r2-r3 bic_r2-r1-r2	mvn_r1-r2 sub_r1-r1-r2_lsr_i eor_r2-r2-r3 bic_r2-r1-r2
bic_r0-r1-r2 add_r0-r0_i add_r2-r0-r0_lsl_i asr_r1-r2-r3 mvn_r0-r1 bic_r1-r1-r0	bic_r0-r1-r2 add_r0-r0_i add_r2-r0-r0_lsl_i asr_r1-r2-r3
lsl_r0-r1-r2 bic_r1-r0_i rsb_r3-r2-r1_asr_i bic_r3-r3_i bic_r0-r3_i	lsl_r0-r1-r2 rsb_r3-r2-r0_asr_i bic_r0-r3_i
asr_r0-r1-r2 add_r1-r3-r0_asr_i mov_r0-r1 lsr_r0-r0-r3 bfi_r2-r0_i_i rsb_r0-r2_i	asr_r0-r1-r2 add_r1-r3-r0_asr_i lsr_r0-r1-r3 bfi_r2-r0_i_i rsb_r0-r2_i
tst_r0_i sub_ne_r1-r2_i sub_eq_r1-r3-r2 and_r1-r1-r3_lsr_i bfi_r2-r2_i_i eor_r1-r2-r1_asr_i bic_r2-r1_i	sub_r1-r2_i tst_r0_i sub_ls_r1-r3-r2 and_r1-r1-r3_lsr_i eor_r1-r2-r1_lsr_i bic_r2-r1_i
asr_r0-r1_i add_r2-r0-r0 lsl_r1-r2_i add_r0-r1_i eor_r3-r1-r0_lsr_i add_r3-r0-r3_lsr_i	asr_r0-r1_i lsl_r1-r0_i add_r0-r1_i eor_r3-r1-r0_lsr_i add_r3-r0-r3_lsr_i
cmp_r0_i mvn_eq_r1-r0 bic_r2-r1_i bfi_r1-r0_i_i and_r3-r1-r2_lsr_i asr_r3-r3_i mov_r1-r3	cmp_r0_i mvn_eq_r1-r0 and_r3-r1-r1_lsr_i lsr_r1-r3_i
bfi_r0-r1_i_i bfi_r2-r0_i_i lsl_r2-r2_i rsb_r2-r0-r2 bic_r3-r2-r0 add_r2-r0-r3	bfi_r0-r1_i_i bfi_r2-r0_i_i rsb_r2-r0-r2_lsl_i orr_r2-r0-r2
tst_r0-r1 sub_eq_r1-r1-r2 ror_r3-r3_i bfi_r1-r1_i_i bic_r1-r3-r1	tst_r0-r1 ror_r3-r3_i sub_eq_r1-r1-r2 bic_r1-r3-r1
bic_r0-r1_i rsb_r2-r2_i add_r2-r2-r2 mvn_r1-r0 ror_r3-r2_i bic_r0-r3-r1	rsb_r2-r2_i lsl_r0-r2_i ror_r3-r0_i and_r0-r3-r1 bic_r0-r0_i
and_r0-r1_i orr_r2-r1-r0_ror_i rsb_r1-r2_i mov_r3-r1 mov_r1-r3	orr_r2-r1-r1_lsl_i rsb_r1-r2_i
add_r0-r1_i mvn_r2-r0 bfi_r2-r2_i_i sub_r3-r2_i bfi_r0-r3_i_i bfi_r2-r0_i_i	add_r0-r1_i mvn_r2-r0 bfi_r0-r2_i_i bfi_r2-r0_i_i
ror_r0-r0-r1 and_r2-r0-r3 add_r0-r2-r2_asr_i rsb_r0-r2-r0	and_r0-r3-r0_ror-r1 mov_r0-r0_asr_i
asr_r0-r1-r2 eor_r0-r0_i rsb_r0-r0_i orr_r2-r0_i mov_r0-r2 bfi_r3-r0_i_i	asr_r0-r1-r2 add_r0-r0_i orr_r0-r0_i bfi_r3-r0_i_i
tst_r0_i mov_eq_r1-r2_lsl_i bfi_r2-r1_i_i	and_r1-r1-r0_asr_i bfi_r2-r1_i_i
mvn_r0-r1 ror_r2-r3_i add_r1-r3-r2_ror_i bic_r3-r1-r0	add_r0-r3-r3_ror_i and_r3-r0-r1
cmp_r0-r1 mov_ne_r2-r0 mov_eq_r2_i and_r2-r2-r0_asr_i lsr_r2-r2_i bic_r3-r1-r2	cmp_r0-r1 mov_ne_r2-r0 mov_eq_r2_i and_r2-r2-r0_asr_i bic_r3-r1-r2_lsr_i
asr_r0-r1-r2 rsb_r2-r0_i cmp_r2_i mov_hi_r1_i mov_r0-r1	asr_r0-r1-r2 cmp_r0_i mov_hi_r1_i mov_r0-r1
cmp_r0-r1 and_eq_r2-r3-r0_asr_i mov_r3-r2 eor_r3-r2-r3	mov_r3_i
bfi_r0-r1_i_i bic_r1-r0_i bic_r2-r0_i eor_r2-r2-r0 sub_r1-r1-r2	bic_r1-r0_i
cmp_r0-r1 orr_lt_r0-r2-r1_lsl_i and_r1-r1-r2_lsl_i tst_r2-r1 mvn_ne_r3-r0 mvn_r0-r3	cmp_r0-r1 orr_lt_r0-r2-r1_lsl_i and_r1-r1-r2_lsl_i tst_r2-r1 mvn_ls_r0-r3
bic_r0-r0-r1 ror_r1-r0_i mov_r2-r1 mvn_r1-r2	unk ror_r1-r2_i
tst_r0-r1 add_eq_r0-r2-r0 add_r3-r0_i bfi_r0-r3_i_i lsr_r3-r0_i	tst_r0-r1 add_ge_r0-r2-r0 lsr_r3-r0_i
tst_r0_i mov_ne_r1_i bfi_r0-r1_i_i bfi_r2-r0_i_i	bic_r1-r1-r0_lsr_i bfi_r2-r1_i_i
bic_r0-r1_i eor_r1-r2-r3_lsr_i bic_r0-r1-r0 add_r2-r0_i bic_r1-r2_i bic_r2-r1-r2	rsb_r2-r2-r2
lsl_r0-r1_i bfi_r1-r0_i_i rsb_r2-r3-r1_asr_i add_r1-r2-r2_lsr_i	rsb_r2-r3-r1_asr_i add_r1-r2-r2_lsr_i
tst_r0-r1 and_ne_r2-r3-r2 sub_r2-r2-r3 and_r3-r2-r1 mov_r1-r3 add_r3-r1_i	tst_r0-r1 and_ne_r2-r3-r2 sub_r2-r2-r3 and_r1-r2-r1 add_r3-r1_i
cmp_r0-r1 rsb_ge_r1-r2_i sub_r1-r1_i mvn_r2-r1 mvn_r1-r2	cmp_r0-r1 rsb_ge_r1-r2_i sub_r1-r1_i
tst_r0-r1 mvn_eq_r2-r1 bic_r0-r3_i bic_r3-r0-r2 bfi_r3-r3_i_i	tst_r1-r0 bic_r0-r3_i mvn_eq_r2-r1 bic_r3-r0-r2
tst_r0-r1 mvn_eq_r0-r1 sub_r2-r0_i mov_r1-r2	tst_r0-r1 mvn_ls_r0-r1 sub_r1-r0_i
bfi_r0-r0_i_i rsb_r1-r2-r0_lsl_i bic_r3-r0-r3 rsb_r3-r1-r3_asr_i	rsb_r1-r2-r0_lsl_i bic_r3-r0-r3 rsb_r3-r1-r3_asr_i
bic_r0-r0-r1 tst_r0-r1 and_ne_r0-r2-r1 add_r0-r0-r1_asr_i	bic_r0-r0-r1 add_r0-r0-r1_asr_i
tst_r0-r1 mov_ne_r0-r1 mov_eq_r0_i eor_r0-r0_i bic_r2-r0_i bfi_r0-r2_i_i	tst_r0-r1 eor_r0-r1_i mov_ge_r0_i bfi_ne_r0-r0_i_i
sub_r0-r1-r2 add_r1-r0_i bic_r1-r2-r1 rsb_r3-r1_i bfi_r3-r3_i_i	sub_r0-r1-r2 add_r1-r0_i bic_r1-r2-r1 rsb_r3-r1_i
cmp_r0_i and_lt_r1-r1-r0 bic_r2-r3-r1 rsb_r2-r2_i rsb_r2-r2_i mvn_r0-r2	cmp_r0_i and_lt_r1-r1-r0 bic_r2-r3-r1 rsb_r2-r2_i sub_r0-r2_i
lsr_r0-r1-r0 mov_r2-r0_lsl_i add_r1-r2_i sub_r2-r1-r0 rsb_r2-r2-r1_lsl_i mov_r3-r2	lsr_r0-r1-r0 mov_r2-r0_lsl_i add_r1-r2_i sub_r2-r1-r0 rsb_r3-r2-r1_lsl_i
add_r0-r1-r1 rsb_r2-r1_i rsb_r3-r2_i and_r0-r0-r3	eor_r2-r1_i and_r0-r2-r1_lsl_i
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r2 bic_r3-r0_i	mvn_r0-r2 bic_r3-r0_i
and_r0-r0-r1 bic_r0-r2-r0 lsl_r3-r0_i mov_r0-r3	and_r0-r0-r1 bic_r0-r2-r0 lsl_r0-r0_i
orr_r0-r1_i tst_r0_i rsb_ne_r0-r0-r2 add_r1-r0-r3	orr_r0-r1_i rsb_r0-r0-r2 add_r1-r0-r3
orr_r0-r0-r1 mov_r1-r0 lsr_r2-r0-r1 asr_r0-r2_i lsr_r3-r2-r0	orr_r0-r0-r1 lsr_r2-r0-r0 asr_r0-r2_i lsr_r3-r2-r0
ror_r0-r1-r2 sub_r3-r3-r0 bic_r2-r3_i bic_r3-r2_i lsr_r0-r3_i add_r3-r0-r0	ror_r0-r1-r2 sub_r3-r3-r0 lsr_r0-r3_i add_r3-r0-r0
cmp_r0_i add_ge_r1-r1-r0 orr_r1-r2-r1_asr_i bic_r3-r0-r1 mov_r2-r3	cmp_r0_i add_ge_r1-r1-r0 orr_r1-r2-r1_asr_i bic_r2-r0-r1
mov_r0-r1 rsb_r0-r0-r2 mov_r1-r2_ror_i asr_r1-r1_i rsb_r2-r1-r0_lsl_i	rsb_r0-r1-r2 mov_r1-r2_ror_i asr_r1-r1_i rsb_r2-r1-r0_lsl_i
cmp_r0_i mov_lt_r1-r2_asr_i mov_ge_r1-r3_asr_i rsb_r3-r1-r2 bic_r2-r3-r2 bfi_r0-r0_i_i and_r3-r2_i eor_r0-r0-r3_ror_i	mov_r1-r2_ror_i cmp_r0_i mov_ge_r1-r3_ror_i rsb_r3-r1-r2 bic_r2-r3-r2 and_r3-r2_i eor_r0-r0-r3_ror_i
cmp_r0-r1 mov_ge_r1-r2_lsr_i rsb_lt_r1-r1-r3 add_r0-r1_i lsl_r0-r0_i bfi_r3-r0_i_i lsl_r1-r3-r3	unk lsl_r1-r3-r3
ror_r0-r1_i bic_r0-r0_i bic_r2-r3-r0 bfi_r0-r2_i_i	ror_r0-r1_i bic_r2-r3-r0 bfi_r0-r2_i_i
cmp_r0_i sub_lt_r1-r0-r2 bic_r2-r1_i eor_r0-r2_i	cmp_r0_i sub_lt_r1-r0-r2 orr_r0-r1_i
bfi_r0-r0_i_i ror_r1-r0_i bfi_r1-r1_i_i rsb_r1-r1_i mov_r2-r1	ror_r1-r0_i rsb_r2-r1_i
add_r0-r1-r2 bfi_r1-r2_i_i bic_r3-r0-r1 and_r3-r1-r3_lsr_i bic_r2-r3-r1 sub_r0-r1-r2_lsr_i	bfi_r1-r2_i_i orr_r0-r1-r1
mov_r0-r1 cmp_r1-r0 sub_ge_r2-r1_i lsr_r0-r2-r0	sub_r2-r1_i lsr_r0-r2-r1
lsl_r0-r1-r2 lsr_r0-r0_i bic_r1-r1-r0 bfi_r2-r1_i_i bfi_r2-r2_i_i bfi_r3-r2_i_i	lsl_r0-r1-r2 bic_r1-r1-r0_ror_i bfi_r2-r1_i_i bfi_r3-r2_i_i
tst_r0-r1 orr_ne_r0-r1-r0_asr_i and_r2-r0_i add_r3-r2-r2_ror_i sub_r1-r3_i mvn_r0-r1	tst_r0-r1 orr_ne_r0-r1-r0_asr_i and_r2-r0_i add_r3-r2-r2_ror_i rsb_r0-r3_i
mvn_r0-r1 and_r2-r0_i rsb_r3-r1_i bic_r3-r2-r3	mvn_r0-r1 and_r3-r0_i
bic_r0-r1-r2 bic_r3-r0_i and_r0-r3-r2_ror_i bfi_r3-r0_i_i	bic_r0-r1-r2 bic_r3-r0_i
orr_r0-r1-r2 cmp_r1-r0 orr_ge_r2-r3-r1 bfi_r1-r2_i_i lsr_r1-r1_i	lsr_r1-r1_i
sub_r0-r1-r2 tst_r1_i sub_eq_r1-r0_i mov_r3-r1 add_r2-r3_i	sub_r0-r1-r2 tst_r1_i sub_cs_r1-r0_i add_r2-r1_i
orr_r0-r0_i bic_r1-r0_i bfi_r2-r1_i_i bic_r1-r2_i mvn_r2-r1	mov_r1_i orr_r2-r1-r2_ror_i unk
tst_r0-r1 add_eq_r2-r0-r3 bfi_r2-r2_i_i mov_r0-r2	tst_r0-r1 add_eq_r2-r0-r3 mov_r0-r2
add_r0-r1-r0 orr_r0-r0_i sub_r1-r0-r1_lsr_i asr_r2-r1_i bfi_r2-r2_i_i	add_r0-r1-r0 orr_r0-r0_i sub_r1-r0-r1_lsr_i asr_r2-r1_i
eor_r0-r1-r0 bic_r1-r0_i rsb_r0-r1_i rsb_r2-r0_i	eor_r0-r1-r0 bic_r1-r0_i sub_r2-r1_i
tst_r0-r1 eor_eq_r2-r2_i tst_r2_i mov_ne_r1-r3 bic_r3-r1-r3	tst_r2_i mov_ne_r1-r3 bic_r3-r1-r3
cmp_r0-r1 mov_cc_r2-r1 add_r3-r3-r2_lsl_i bfi_r1-r3_i_i sub_r3-r1_i	bfi_r1-r3_i_i sub_r3-r1_i
lsr_r0-r1_i bfi_r2-r0_i_i bfi_r2-r2_i_i sub_r1-r2_i	lsr_r0-r1_i bfi_r2-r0_i_i sub_r1-r2_i
tst_r0-r1 and_ne_r2-r0-r2_lsr_i and_eq_r2-r2_i sub_r2-r2_i sub_r2-r2_i	tst_r0-r1 and_ne_r2-r0-r2_lsr_i and_eq_r2-r2_i sub_r2-r2_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 bic_r2-r3_i and_r3-r0_i rsb_r3-r3-r2	mvn_r0-r2 bic_r2-r3_i and_r3-r0_i rsb_r3-r3-r2
cmp_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 bfi_r0-r2_i_i bfi_r1-r0_i_i	mvn_r3-r0_ror_i rsb_r0-r0-r3_lsl_i bfi_r1-r0_i_i
add_r0-r1_i mvn_r2-r0 rsb_r1-r2_i bfi_r3-r1_i_i bic_r0-r0_i bic_r2-r0-r3	add_r0-r1_i mvn_r2-r3_asr_i and_r2-r0-r2_lsl_i
orr_r0-r1-r2_lsl_i bfi_r2-r0_i_i lsl_r2-r2-r0 bfi_r2-r2_i_i	orr_r0-r1-r2_lsl_i bfi_r2-r0_i_i lsl_r2-r2-r0
sub_r0-r1_i ror_r1-r2-r0 orr_r0-r1-r0_lsl_i bfi_r3-r0_i_i bic_r2-r3_i	bic_r2-r3_i
cmp_r0-r1 mvn_ls_r2-r0 eor_r1-r2-r0_lsl_i eor_r3-r1_i eor_r1-r3_i	cmp_r0-r1 mvn_ls_r2-r0 eor_r1-r2-r0_lsl_i
cmp_r0-r1 mov_ne_r0-r2_lsl_i mov_eq_r0-r2 ror_r1-r0-r0 add_r0-r1_i add_r1-r1-r0_asr_i	cmp_r0-r1 mov_ne_r2-r2_lsl_i ror_r1-r2-r2 add_r0-r1_i add_r1-r1-r0_asr_i
bfi_r0-r1_i_i bfi_r1-r0_i_i rsb_r2-r1_i bfi_r1-r2_i_i	bfi_r1-r0_i_i rsb_r2-r1_i bfi_r1-r2_i_i
bfi_r0-r1_i_i rsb_r1-r1-r2 bfi_r1-r1_i_i sub_r3-r1-r0_asr_i	rsb_r1-r1-r2 sub_r3-r1-r0_asr_i
cmp_r0-r1 orr_ge_r2-r2-r1_ror_i mov_lt_r2_i bic_r0-r0-r2 orr_r3-r2_i orr_r1-r0-r3 rsb_r0-r3_i add_r0-r0-r1_lsr_i	cmp_r0-r1 orr_ge_r2-r2-r1_ror_i mov_lt_r2_i orr_r3-r2_i orr_r1-r0-r3 rsb_r0-r3_i add_r0-r0-r1_lsr_i
cmp_r0-r1 mov_lt_r2_i mov_ge_r2_i mov_r3-r2_asr_i sub_r2-r3_i	mvn_r2_i
cmp_r0-r1 mov_ne_r2_i mov_eq_r2-r3_ror_i bfi_r3-r2_i_i bfi_r3-r3_i_i	cmp_r0-r1 unk bfi_r3-r3_i_i
bfi_r0-r1_i_i add_r1-r0-r0_asr_i cmp_r1_i add_ne_r2-r0-r2_lsr_i bic_r1-r2_i	bfi_r0-r1_i_i cmp_r0_i add_ne_r2-r0-r2_lsr_i bic_r1-r2_i
tst_r0-r1 add_ne_r1-r2-r0_asr_i and_eq_r1-r0-r1 lsl_r3-r2-r1 mov_r2-r3 rsb_r0-r1-r2_lsr_i	tst_r0-r1 add_ne_r1-r2-r0_asr_i and_cs_r1-r0-r1 lsl_r3-r2-r1 rsb_r0-r1-r3_lsr_i
tst_r0-r1 add_eq_r0-r1-r2 ror_r1-r0_i add_r3-r2-r1 bic_r2-r3_i bic_r3-r3-r2	tst_r0-r1 add_eq_r0-r1-r2 ror_r1-r0_i add_r3-r2-r1 and_r3-r3_i
eor_r0-r0-r1 lsr_r2-r1_i bfi_r2-r2_i_i rsb_r1-r0-r2	eor_r0-r0-r1 rsb_r1-r0-r1_lsr_i
cmp_r0-r1 eor_hi_r0-r2-r3_lsl_i mov_r1-r2 sub_r3-r0-r1	cmp_r0-r1 eor_hi_r0-r2-r3_lsl_i sub_r3-r0-r2
ror_r0-r0-r1 add_r2-r0_i bic_r3-r2-r0 bfi_r3-r3_i_i bic_r0-r2-r3 bic_r0-r0-r3	ror_r0-r0-r1 add_r3-r0_i and_r0-r0-r3
cmp_r0_i rsb_ge_r0-r1-r2_ror_i sub_r2-r1-r0 mov_r0-r1 eor_r3-r2-r1 add_r0-r3-r0_lsr_i	cmp_r0_i rsb_ge_r0-r1-r2_ror_i sub_r2-r1-r0 eor_r3-r2-r1 add_r0-r3-r1_lsr_i
bic_r0-r1_i bic_r1-r2-r0 eor_r0-r1-r2 bfi_r1-r0_i_i	bic_r0-r1_i bic_r1-r2-r0 bic_r1-r1_i
cmp_r0-r1 mvn_cc_r2-r0 mvn_cs_r2-r0 rsb_r2-r0-r2 mvn_r1-r2 bfi_r0-r1_i_i	add_r1-r0-r0 bfi_r0-r1_i_i
bfi_r0-r1_i_i rsb_r2-r1-r0_asr_i lsr_r2-r2_i sub_r2-r2-r1_lsr_i orr_r3-r2_i mvn_r1-r3	rsb_r2-r1-r0_asr_i lsr_r2-r2_i sub_r2-r2-r1_lsr_i orr_r3-r2_i mvn_r1-r3
rsb_r0-r1-r0_lsl_i rsb_r1-r2-r0_lsl_i and_r3-r2-r1 bfi_r3-r3_i_i bfi_r0-r3_i_i bfi_r2-r0_i_i	rsb_r0-r1-r2_lsl_i bfi_r0-r2_i_i bfi_r2-r0_i_i
tst_r0-r1 eor_ne_r0-r0_i bic_r0-r0_i add_r2-r0_i and_r3-r0-r2_asr_i bic_r3-r3_i sub_r0-r3_i	and_r3-r0-r0_asr_i bic_r3-r3_i sub_r0-r3_i
bfi_r0-r1_i_i cmp_r2_i eor_ne_r3-r1-r0_lsr_i mvn_r1-r3 orr_r2-r1-r3_ror_i	cmp_r2_i eor_ne_r3-r1-r0_lsr_i mvn_r1-r3 orr_r2-r1-r3_ror_i
cmp_r0_i sub_eq_r1-r1-r0_asr_i asr_r1-r2-r1 and_r0-r1-r0	asr_r1-r2-r1 and_r0-r1-r0
asr_r0-r1_i and_r2-r0-r1 lsl_r1-r2_i sub_r3-r2-r1_lsl_i lsl_r2-r3_i mvn_r3-r2	and_r2-r1-r1_ror_i sub_r3-r2-r2_lsl_i mvn_r3-r3_lsl_i
bic_r0-r0-r1 bfi_r0-r0_i_i bfi_r2-r1_i_i asr_r1-r2_i bic_r1-r1-r0	bic_r0-r0-r1 asr_r1-r2_i bfi_r0-r0_i_i bic_r1-r1-r0
asr_r0-r1-r2 add_r2-r2-r0 and_r3-r2-r1_lsr_i rsb_r0-r2-r1 add_r1-r0-r3 mvn_r3-r1	asr_r0-r1-r2 add_r2-r2-r0 bic_r3-r2-r1_lsr_i rsb_r1-r3-r1 mvn_r3-r1
add_r0-r1_i asr_r2-r3-r0 rsb_r1-r2_i bfi_r0-r1_i_i	add_r0-r1_i asr_r2-r3-r0 bfi_r0-r2_i_i
cmp_r0-r1 mov_ls_r1_i mov_r0-r2_asr_i sub_r0-r1-r0	cmp_r0-r1 mov_ls_r1_i sub_r0-r1-r2_asr_i
cmp_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r1 ror_r2-r2_i add_r0-r2_i	cmp_r0-r1 mov_eq_r3-r1 mvn_r2-r3_ror_i add_r0-r2_i
lsl_r0-r1_i cmp_r2-r0 add_lt_r1-r2-r0 asr_r0-r2_i sub_r0-r1-r0	lsl_r0-r1_i cmp_r2-r0 add_lt_r1-r2-r0 sub_r0-r1-r2_asr_i
tst_r0-r1 mvn_eq_r1-r2 mvn_r3-r1 orr_r3-r3_i bic_r3-r3-r1 sub_r3-r3_i	tst_r0-r1 mvn_ne_r2-r1 sub_r3-r2_i
cmp_r0_i and_cc_r1-r2-r0_ror_i add_lt_r1-r3_i lsl_r2-r0-r1 sub_r3-r2-r0 bic_r2-r3-r0	cmp_r0_i add_lt_r1-r3_i lsl_r2-r0-r1 sub_r3-r2-r0 bic_r2-r3-r0
and_r0-r1_i ror_r2-r0_i mvn_r3-r2 asr_r3-r3_i bfi_r1-r3_i_i	orr_r1-r1_i
bic_r0-r0_i and_r1-r2-r0_ror_i bic_r3-r1_i bfi_r0-r3_i_i and_r3-r0_i	and_r3-r2_i
bic_r0-r1_i orr_r2-r0-r2 tst_r3-r2 eor_ne_r3-r3_i bfi_r1-r3_i_i	bfi_r1-r3_i_i
eor_r0-r1-r0 bfi_r0-r0_i_i mov_r2-r0 sub_r3-r3-r2 add_r0-r3-r0_lsl_i rsb_r0-r2-r0_lsl_i	eor_r0-r0-r1 add_r2-r0-r0_lsl_i add_r0-r3-r0_lsl_i rsb_r0-r2-r0_lsl_i
bic_r0-r1_i mov_r1-r0 mvn_r2-r1 orr_r1-r0-r2	mvn_r1_i
tst_r0_i mvn_ne_r1-r0 eor_ne_r1-r2-r0_lsr_i add_r3-r1-r3_ror_i	tst_r0_i eor_ne_r1-r2-r0_lsr_i add_r3-r1-r3_ror_i
eor_r0-r0-r1_ror_i eor_r2-r0_i eor_r1-r2-r0_ror_i mov_r2-r1	eor_r0-r0-r1_ror_i eor_r2-r0_i eor_r2-r2-r0_ror_i
tst_r0-r1 mvn_ne_r2-r0 eor_r3-r2-r3 bic_r2-r2-r3	tst_r0-r1 mvn_ne_r2-r0 and_r2-r3-r2
ror_r0-r0-r0 add_r1-r0-r2_lsl_i and_r0-r1_i sub_r0-r0_i lsr_r0-r0_i	unk lsr_r0-r0_i
tst_r0-r1 and_ne_r0-r0-r2 orr_ne_r0-r2-r3 bfi_r1-r0_i_i add_r0-r0-r1 rsb_r1-r0_i	tst_r0-r1 orr_ne_r0-r2-r3 bfi_r1-r0_i_i add_r0-r0-r1 rsb_r1-r0_i
cmp_r0-r1 mov_eq_r1-r2 ror_r1-r1-r1 mov_r2-r1	cmp_r0-r1 mov_eq_r1-r2 ror_r2-r1-r1
orr_r0-r1-r2_asr_i mvn_r2-r0 bfi_r3-r2_i_i add_r0-r3_i rsb_r2-r0-r3 lsl_r2-r2_i	mvn_r2_i
tst_r0_i mov_ne_r1-r2_asr_i mvn_r0-r1 bic_r0-r0_i mov_r1-r0	tst_r0_i mov_ne_r1-r2_asr_i mvn_r0-r1 bic_r1-r0_i
orr_r0-r1_i orr_r1-r1-r0_lsr_i eor_r1-r1-r2_ror_i rsb_r1-r2-r1_ror_i rsb_r3-r1_i	orr_r1-r1-r1_lsr_i eor_r1-r1-r2_ror_i rsb_r1-r2-r1_ror_i rsb_r3-r1_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 eor_r0-r1-r3_asr_i	mvn_r1-r2 eor_r0-r1-r3_asr_i
tst_r0_i add_ne_r1-r2-r1 bfi_r2-r2_i_i rsb_r3-r1-r2_asr_i	tst_r0_i add_ne_r1-r2-r1 rsb_r3-r1-r2_asr_i
tst_r0-r1 mov_ne_r0-r2_lsr_i add_ne_r0-r3_i bfi_r3-r1_i_i asr_r2-r0-r3	tst_r0-r1 add_ne_r0-r3_i bfi_r3-r1_i_i asr_r2-r0-r3
rsb_r0-r1_i and_r0-r0-r2 add_r2-r2-r2 eor_r2-r0-r2	rsb_r0-r1_i and_r0-r0-r2 eor_r2-r0-r2_lsl_i
cmp_r0-r1 orr_ne_r2-r3-r2 add_r0-r2_i mvn_r3-r2 and_r2-r3-r0_lsl_i eor_r0-r2-r3	cmp_r0-r1 orr_ne_r2-r3-r2 add_r0-r2_i mvn_r3-r2 bic_r0-r3-r0_lsl_i
bic_r0-r1_i add_r2-r0-r0_lsl_i mvn_r1-r2 bic_r0-r1_i rsb_r3-r1-r0	mvn_r3_i
eor_r0-r1-r2 orr_r0-r0-r3 bic_r1-r2_i sub_r0-r0-r1_asr_i mvn_r2-r0	eor_r0-r1-r2 orr_r0-r0-r3 sub_r0-r0-r2_asr_i mvn_r2-r0
tst_r0_i mov_ne_r1-r2 eor_r2-r2-r1_lsl_i bfi_r1-r2_i_i	tst_r0_i mov_ne_r1-r2 bfi_r1-r2_i_i
cmp_r0_i mov_cs_r1-r2_asr_i and_r2-r1_i lsr_r2-r2-r1 lsl_r2-r2_i	and_r2-r2_i
mov_r0-r1 rsb_r2-r2_i asr_r0-r2-r0 eor_r1-r0_i ror_r2-r1_i	rsb_r2-r2_i asr_r0-r2-r1 eor_r1-r0_i ror_r2-r1_i
bfi_r0-r0_i_i asr_r1-r0-r0 rsb_r0-r1-r0 bfi_r2-r0_i_i bfi_r1-r2_i_i bfi_r1-r1_i_i	bfi_r0-r0_i_i asr_r1-r0-r0 rsb_r0-r1-r0 bfi_r1-r0_i_i bfi_r1-r1_i_i
tst_r0-r1 orr_eq_r1-r2-r1_lsl_i sub_r3-r1-r2 mov_r2-r3 bic_r1-r3-r2	bic_r1-r2-r2
tst_r0_i and_eq_r1-r2_i orr_r1-r3-r1 lsl_r3-r1_i and_r3-r3_i	and_r3-r1_i
eor_r0-r1-r2 lsl_r1-r0-r1 orr_r2-r0-r1 bfi_r3-r2_i_i mov_r2-r1 orr_r0-r3-r2_ror_i	eor_r0-r1-r2 lsl_r1-r0-r1 orr_r2-r0-r1 bfi_r3-r2_i_i orr_r0-r3-r1_ror_i
rsb_r0-r1-r0 mvn_r1-r2 add_r3-r2-r1 sub_r3-r2-r3 bfi_r0-r0_i_i and_r2-r3-r0	rsb_r3-r1-r0 add_r2-r2_i and_r2-r2-r3
cmp_r0-r1 mov_ne_r2-r1_asr_i bfi_r1-r2_i_i ror_r1-r1-r1 ror_r0-r1_i	cmp_r0-r1 bfi_eq_r1-r2_i_i ror_r1-r1-r1 ror_r0-r1_i
bic_r0-r1_i bic_r2-r0-r3 bfi_r2-r2_i_i rsb_r1-r2_i	bic_r0-r1_i bic_r2-r0-r3 rsb_r1-r2_i
bic_r0-r1_i bfi_r2-r0_i_i mvn_r0-r2 mov_r3-r0_asr_i ror_r0-r3_i	mvn_r3-r2_asr_i mov_r0-r3_ror_i
add_r0-r1_i eor_r2-r3-r0_lsl_i rsb_r3-r2_i mvn_r1-r3 lsl_r3-r0-r1	add_r0-r1_i eor_r2-r3-r0_lsl_i add_r1-r2_i lsl_r3-r0-r1
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r3 bfi_r2-r2_i_i	tst_r0-r1 mvn_r2-r0 mvn_ls_r2-r3
tst_r0-r1 mov_ne_r1-r0 bic_r2-r1_i bic_r1-r2_i mov_r3-r1	tst_r0-r1 bic_r3-r0_i bic_ge_r3-r1_i
bic_r0-r0-r1 mvn_r1-r0 bic_r2-r0-r1 orr_r0-r2-r1_asr_i	bic_r0-r0-r1 unk
sub_r0-r1-r2 tst_r1_i add_ne_r3-r3_i rsb_r3-r3-r0 sub_r2-r1-r3	sub_r0-r1-r2 tst_r1_i add_ne_r3-r3_i add_r2-r3-r2
tst_r0-r1 add_eq_r1-r2-r2_ror_i bfi_r0-r1_i_i bfi_r1-r0_i_i bfi_r1-r1_i_i	tst_r0-r1 add_cs_r1-r2-r2_ror_i bfi_r1-r0_i_i
tst_r0-r1 eor_ne_r2-r2_i tst_r3-r2 mov_ne_r0-r3 bfi_r3-r0_i_i	tst_r0-r1 eor_ne_r2-r2_i tst_r3-r2 bfi_ge_r3-r0_i_i
lsr_r0-r1_i add_r0-r0_i and_r2-r0_i orr_r1-r0-r2_lsr_i	mov_r2-r1_lsr_i add_r1-r2_i
cmp_r0_i mov_cc_r1-r2 mov_cs_r1-r2_ror_i bic_r2-r3-r1	cmp_r0_i bic_cs_r2-r3-r2_ror_i bic_cc_r2-r3-r2
mvn_r0-r1 add_r0-r0-r2 bic_r2-r0_i bfi_r1-r2_i_i	bic_r1-r1_i
sub_r0-r1_i cmp_r1-r2 eor_ne_r1-r3-r0_asr_i mvn_r3-r1 mov_r1-r3	sub_r0-r1_i cmp_r1-r2 eor_ne_r1-r3-r0_asr_i mvn_r1-r1
lsr_r0-r0-r1 ror_r2-r0-r3 bfi_r2-r2_i_i bic_r1-r2_i add_r0-r1_i bfi_r3-r0_i_i	lsr_r0-r0-r1 ror_r1-r0-r3 bfi_r3-r1_i_i
bfi_r0-r1_i_i mvn_r2-r0 mvn_r0-r2 mov_r2-r0	bfi_r0-r1_i_i mov_r2-r0
mov_r0-r1 tst_r1_i and_eq_r2-r0_i lsl_r1-r1-r2	tst_r1_i and_ge_r2-r1_i lsl_r1-r1-r2
cmp_r0_i mov_cc_r1-r0 mov_cs_r1-r2 mov_r0-r1 rsb_r1-r0_i	mov_r1-r2 cmp_r0_i mov_cc_r1-r0 rsb_r1-r1_i
cmp_r0-r1 mvn_hi_r0-r2 mvn_ne_r0-r2 mov_r2-r0_asr_i	cmp_r0-r1 mvn_ne_r0-r2 mov_r2-r0_asr_i
lsr_r0-r1-r2 bfi_r1-r0_i_i bfi_r2-r1_i_i bfi_r0-r2_i_i mov_r2-r0_ror_i add_r0-r2-r0	lsr_r0-r1-r2 bfi_r1-r0_i_i bfi_r0-r1_i_i add_r0-r0-r0_ror_i
tst_r0-r1 mvn_ne_r0-r2 mov_r3-r0 and_r2-r3-r1 sub_r2-r2-r3 bic_r3-r2_i	tst_r0-r1 mvn_ne_r0-r2 and_r2-r0-r1 sub_r2-r2-r0 bic_r3-r2_i
lsr_r0-r1_i lsl_r1-r0_i lsl_r2-r1_i bfi_r2-r2_i_i	asr_r0-r1_i mov_r2-r0_lsl_i
orr_r0-r0_i orr_r1-r0_i mov_r2-r1 add_r0-r2_i bic_r0-r0_i	orr_r1-r0_i add_r0-r1_i
cmp_r0-r1 eor_eq_r1-r1-r2 sub_r0-r1-r2 add_r2-r2-r0	cmp_r0-r1 eor_eq_r1-r1-r2 mov_r2-r1_lsl_i
bfi_r0-r1_i_i asr_r1-r0-r0 bfi_r2-r1_i_i mov_r3-r2 lsl_r0-r3-r1	bfi_r0-r1_i_i asr_r1-r0-r0 bfi_r2-r1_i_i lsl_r0-r2-r1
cmp_r0_i mvn_cc_r1-r0 mvn_cs_r1-r2 lsl_r2-r1_i ror_r3-r1_i rsb_r3-r3-r2 rsb_r1-r3-r1_lsl_i	cmp_r0_i mvn_cc_r1-r0 mvn_cs_r1-r2 lsl_r2-r1_i sub_r3-r2-r1_ror_i rsb_r1-r3-r1_lsl_i
rsb_r0-r1-r2_lsr_i add_r3-r0-r0_ror_i and_r0-r0_i bic_r0-r0-r3 bfi_r3-r0_i_i	rsb_r0-r1-r2_lsr_i add_r3-r0-r0_ror_i unk
rsb_r0-r0_i eor_r1-r0_i rsb_r2-r0-r1 mov_r3-r2 bfi_r0-r3_i_i lsr_r3-r0-r0	rsb_r0-r0_i unk lsr_r3-r0-r0
cmp_r0-r1 and_ne_r1-r2_i and_eq_r1-r0-r3 sub_r2-r1_i bfi_r0-r2_i_i	cmp_r0-r1 and_ne_r1-r2_i and_eq_r1-r0-r3 bfi_r0-r1_i_i
bfi_r0-r1_i_i bic_r2-r2_i rsb_r0-r0-r2 bic_r3-r0-r1 bic_r2-r3-r1 mov_r3-r2	bic_r2-r2_i bfi_r0-r1_i_i rsb_r0-r0-r2 bic_r3-r0-r1
lsr_r0-r1_i lsl_r2-r0-r3 add_r0-r2-r0 bic_r2-r2_i add_r2-r2-r0_lsl_i mov_r3-r2	lsr_r0-r1_i lsl_r2-r0-r3 add_r0-r2-r0 bic_r2-r2_i add_r3-r2-r0_lsl_i
mov_r0-r1 ror_r2-r2_i bfi_r2-r2_i_i ror_r1-r2_i rsb_r3-r0-r1	ror_r2-r2_i bfi_r2-r2_i_i rsb_r3-r1-r2_ror_i
cmp_r0-r1 mov_ne_r2_i mov_eq_r2-r1_lsr_i bfi_r1-r2_i_i sub_r2-r1_i mov_r1-r2	cmp_r0-r1 mov_ne_r2_i mov_eq_r2-r1_lsr_i bfi_r1-r2_i_i sub_r1-r1_i
mov_r0-r1 sub_r2-r1-r0 bic_r1-r1_i eor_r0-r2-r1	bic_r0-r1_i
cmp_r0-r1 mvn_hi_r0-r2 bfi_r2-r0_i_i add_r2-r2-r2 bfi_r2-r2_i_i	add_r2-r2-r2 bfi_r2-r2_i_i
rsb_r0-r1_i lsr_r1-r2_i lsr_r3-r0-r1 mov_r0-r3_lsr_i orr_r0-r0-r2 eor_r3-r0-r3	rsb_r0-r1_i lsr_r1-r2_i lsr_r3-r0-r1 orr_r0-r2-r3_lsr_i eor_r3-r0-r3
and_r0-r1-r2_ror_i lsr_r2-r0_i bic_r1-r0-r2 asr_r0-r1_i mvn_r3-r0	and_r0-r1-r2_ror_i bic_r0-r0-r0_lsr_i mvn_r3-r0_asr_i
eor_r0-r1-r0_lsr_i and_r2-r0_i and_r2-r0-r2 lsr_r0-r2_i sub_r3-r2_i rsb_r0-r3-r0_lsl_i	eor_r0-r1-r0_lsr_i and_r2-r0_i rsb_r0-r2_i
bfi_r0-r0_i_i tst_r1-r2 eor_eq_r2-r1-r3_ror_i and_r1-r2-r0_lsl_i	tst_r1-r2 eor_eq_r2-r1-r3_ror_i and_r1-r2-r0_lsl_i
bic_r0-r1_i add_r2-r0_i rsb_r1-r3_i rsb_r2-r1-r2	mvn_r2-r1_lsr_i sub_r1-r2-r2_lsr_i sub_r2-r3-r1_lsl_i
tst_r0-r1 mov_ne_r0-r1_lsr_i mvn_r1-r0 add_r0-r1_i bfi_r0-r0_i_i eor_r2-r0_i	tst_r0-r1 mov_ne_r0-r1_lsr_i rsb_r0-r0_i eor_r2-r0_i
lsl_r0-r0_i lsr_r0-r0_i mvn_r1-r0 eor_r0-r1_i	lsl_r0-r0_i mvn_r2-r0_lsr_i eor_r0-r2_i
tst_r0-r1 mvn_ne_r2-r3 mov_r1-r2_lsl_i mov_r0-r1	tst_r0-r1 mvn_ne_r2-r3 lsl_r0-r2_i
bic_r0-r1_i mvn_r2-r0 lsr_r1-r2-r1 mvn_r3-r1 asr_r1-r3_i	mvn_r2-r1 lsr_r1-r2-r1 mvn_r1-r1_asr_i
add_r0-r1-r1 lsr_r1-r0_i bic_r0-r1_i mvn_r1-r0	mov_r2-r1_ror_i mvn_r1-r2_lsr_i orr_r1-r1_i
sub_r0-r1-r0_asr_i add_r1-r2_i lsl_r2-r0_i asr_r1-r1_i lsr_r0-r1-r2	add_r2-r2_i mov_r0-r2_asr_i
and_r0-r1-r0_lsl_i bic_r2-r0_i bic_r1-r2_i bic_r0-r1_i	bic_r1-r1_i and_r0-r1-r0_lsl_i
rsb_r0-r1-r2 rsb_r0-r2-r0 sub_r3-r0_i bfi_r3-r3_i_i	rsb_r0-r1_i sub_r3-r0_i
cmp_r0_i sub_eq_r1-r2-r1 and_r0-r2-r1_lsr_i mov_r3-r2 bic_r0-r3-r0 ror_r2-r0_i	cmp_r0_i sub_eq_r1-r2-r1 bic_r0-r2-r1_lsr_i ror_r2-r0_i
bfi_r0-r1_i_i mov_r2-r0 mvn_r0-r2 mvn_r3-r0 add_r0-r0-r3	mvn_r0_i
rsb_r0-r1_i bic_r1-r0_i rsb_r2-r1_i orr_r0-r1_i add_r1-r0-r2	mov_r1_i
asr_r0-r1-r0 bfi_r2-r0_i_i bic_r1-r2-r3 add_r3-r2-r1_lsl_i bfi_r0-r3_i_i	asr_r0-r1-r0
mov_r0-r1_lsr_i orr_r0-r0-r1 cmp_r1-r0 mvn_ge_r2-r1 bfi_r1-r2_i_i	orr_r0-r1-r1_lsr_i cmp_r1-r0 mvn_ge_r2-r1 bfi_r1-r2_i_i
cmp_r0-r1 mvn_cc_r1-r0 mvn_cs_r1-r0 orr_r2-r1_i	mvn_r1-r0 orr_r2-r1_i
cmp_r0-r1 mov_lt_r1-r0_lsr_i mov_ge_r1-r0_ror_i bfi_r2-r2_i_i sub_r2-r1-r2_ror_i	cmp_r0-r1 mov_lt_r1-r0_lsr_i mov_ge_r1-r0_ror_i sub_r2-r1-r2_ror_i
eor_r0-r1-r2 mvn_r3-r2 add_r2-r3-r1_lsl_i bic_r3-r0_i asr_r1-r3-r2	eor_r0-r1-r2 rsb_r2-r2_i bic_r3-r0_i asr_r1-r3-r2
bfi_r0-r1_i_i and_r1-r1-r0 rsb_r1-r2-r1_asr_i orr_r2-r2_i orr_r2-r1-r2	and_r1-r1-r0 rsb_r1-r2-r1_asr_i orr_r2-r2_i orr_r2-r1-r2
and_r0-r1-r2_lsr_i add_r3-r0_i asr_r0-r3-r1 add_r3-r0_i bfi_r2-r3_i_i	and_r0-r1-r2_lsr_i add_r3-r0_i asr_r3-r3-r1 bfi_r2-r3_i_i
bic_r0-r1_i bfi_r0-r0_i_i orr_r0-r2-r0 bic_r2-r1-r0 sub_r2-r2_i	unk bic_r2-r1-r0 sub_r2-r2_i
mvn_r0-r1 eor_r2-r1_i rsb_r2-r0-r2 add_r2-r1-r2 sub_r3-r2_i	orr_r0-r1_i sub_r3-r0_i add_r3-r1-r3_lsl_i
lsl_r0-r1_i add_r1-r1-r1_lsl_i mov_r2-r0 eor_r1-r1-r2	add_r0-r1-r1_lsl_i eor_r1-r0-r1_lsl_i
bic_r0-r1-r2 add_r3-r3-r2_lsr_i orr_r1-r3-r0_ror_i mov_r3-r0 lsr_r0-r1-r1 ror_r3-r3-r0	bic_r0-r1-r2 add_r3-r3-r2_lsr_i orr_r1-r3-r0_ror_i lsr_r3-r1-r1 ror_r3-r0-r3
asr_r0-r1_i eor_r1-r0-r1 asr_r1-r1-r1 mov_r2-r1_lsl_i add_r3-r2_i	eor_r1-r1-r1_asr_i asr_r1-r1-r1 mov_r2-r1_lsl_i add_r3-r2_i
tst_r0-r1 sub_eq_r0-r2-r1 asr_r1-r0_i mvn_r3-r1	tst_r0-r1 sub_eq_r0-r2-r1 mvn_r3-r0_asr_i
tst_r0_i and_eq_r1-r1-r2 lsr_r0-r1-r1 rsb_r3-r0-r1 add_r1-r3-r1	tst_r0_i and_eq_r1-r1-r2 lsr_r0-r1-r1 rsb_r1-r0-r1_lsl_i
bic_r0-r1_i and_r0-r0_i bic_r2-r0-r3 bic_r1-r2_i	bic_r1-r1-r3 and_r1-r1_i
tst_r0_i rsb_eq_r1-r2_i mvn_r3-r1 sub_r2-r1-r3 mov_r0-r2_asr_i	tst_r0_i rsb_eq_r1-r2_i add_r2-r1-r1 mov_r0-r2_asr_i
tst_r0-r1 mvn_ne_r2-r0 sub_r1-r2_i bic_r2-r1_i bfi_r3-r2_i_i	unk
add_r0-r1_i ror_r1-r2-r0 eor_r3-r1_i eor_r3-r3_i	add_r0-r1_i ror_r1-r2-r0 eor_r3-r1_i
lsr_r0-r1_i bic_r1-r1-r0 asr_r2-r0-r1 bfi_r3-r2_i_i bic_r0-r3_i bfi_r3-r0_i_i	lsr_r0-r1_i bic_r1-r1-r0 asr_r2-r0-r1 bfi_r3-r2_i_i bic_r3-r3_i
tst_r0-r1 rsb_ne_r2-r2-r0 rsb_eq_r2-r0-r2 mvn_r3-r2 mvn_r2-r3	tst_r0-r1 rsb_ge_r2-r0-r2 rsb_ne_r2-r2-r0
tst_r0_i eor_ne_r1-r1-r2_lsl_i bfi_r1-r1_i_i bfi_r2-r1_i_i bfi_r3-r2_i_i mvn_r0-r3	bfi_r2-r1_i_i bfi_r3-r2_i_i mvn_r0-r3
bfi_r0-r1_i_i and_r0-r0_i lsr_r1-r0_i bfi_r2-r1_i_i bfi_r1-r2_i_i orr_r3-r0-r1_lsl_i	and_r0-r1_i unk orr_r3-r0-r1_lsl_i
tst_r0_i mvn_eq_r1-r2 orr_eq_r1-r1_i bic_r0-r1_i mvn_r2-r0	tst_r0_i mvn_eq_r1-r2 bic_r0-r1_i mvn_r2-r0
tst_r0-r1 eor_ne_r2-r2_i eor_eq_r2-r3-r1 bic_r3-r0-r2 orr_r2-r0-r3 bic_r2-r2-r3 eor_r0-r2_i	tst_r0-r1 eor_ne_r2-r2_i eor_ge_r2-r3-r1 bic_r3-r0-r2 eor_r2-r0-r3 eor_r0-r2_i
tst_r0-r1 mov_ne_r2-r0_ror_i mov_eq_r2-r1_lsl_i bfi_r2-r2_i_i bic_r3-r2_i	tst_r0-r1 mov_ne_r2-r0_ror_i mov_ls_r2-r1_lsl_i bic_r3-r2_i
tst_r0-r1 mov_eq_r1-r2_asr_i add_r2-r3-r1 rsb_r0-r3-r2 rsb_r2-r2-r0	rsb_r2-r3_i
tst_r0-r1 orr_ne_r0-r1-r0_ror_i orr_eq_r0-r2-r3_ror_i bfi_r0-r0_i_i asr_r1-r0_i mov_r0-r1	tst_r0-r1 orr_ne_r0-r1-r0_ror_i orr_eq_r0-r2-r3_ror_i asr_r1-r0_i mov_r0-r1
bfi_r0-r1_i_i mov_r2-r0_ror_i and_r3-r2_i and_r3-r3-r2 bic_r3-r3_i	unk
orr_r0-r1_i bic_r1-r1-r0 bic_r0-r0-r1 eor_r2-r0-r1_asr_i lsl_r1-r2_i	orr_r0-r1_i lsl_r1-r0_i
bic_r0-r0-r1 ror_r2-r0_i mvn_r0-r3 and_r1-r2_i orr_r3-r0-r1_lsr_i add_r1-r3-r1_ror_i	bic_r0-r0-r1 ror_r2-r0_i mvn_r0-r3 and_r1-r2_i add_r1-r0-r1_ror_i
rsb_r0-r1-r0 eor_r1-r0_i mov_r0-r1 orr_r2-r0_i rsb_r1-r1-r2	rsb_r0-r1-r0 and_r2-r0_i eor_r1-r2_i
sub_r0-r1-r0_lsl_i mov_r2-r1 bic_r1-r0-r2 add_r1-r1-r1 bic_r1-r1_i lsr_r1-r1-r0	sub_r0-r1-r0_lsl_i bic_r1-r0-r1 add_r1-r1-r1 lsr_r1-r1-r0
bic_r0-r1_i lsl_r2-r0_i sub_r0-r3-r2 and_r3-r0_i lsr_r2-r3_i	and_r3-r3_i asr_r2-r3_i
rsb_r0-r1-r0_lsr_i bfi_r1-r2_i_i bfi_r2-r1_i_i mov_r1-r2 bic_r2-r0-r1	rsb_r0-r1-r0_lsr_i bfi_r2-r1_i_i bic_r2-r0-r2
lsr_r0-r1_i mvn_r1-r0 eor_r0-r1_i mov_r2-r0	mvn_r2-r1_lsr_i eor_r2-r2_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3 bfi_r0-r0_i_i	tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3
tst_r0_i mov_eq_r0_i mov_eq_r0-r1 cmp_r2_i rsb_ls_r3-r0_i and_r0-r0-r3_ror_i and_r1-r2-r0	tst_r0_i mov_ls_r0-r1 cmp_r2_i rsb_ls_r3-r0_i and_r0-r0-r3_ror_i and_r1-r2-r0
cmp_r0-r1 rsb_eq_r2-r0_i asr_r1-r0_i rsb_r3-r2-r1 lsr_r0-r3_i and_r3-r0-r3	cmp_r0-r1 rsb_eq_r2-r0_i rsb_r3-r2-r0_asr_i and_r3-r3-r3_lsr_i
eor_r0-r1-r2 add_r1-r0_i bfi_r1-r1_i_i sub_r3-r1_i	eor_r0-r1-r2 sub_r3-r0_i
mvn_r0-r1 eor_r2-r0_i eor_r0-r2_i add_r1-r0-r3	mvn_r0-r1 eor_r0-r0_i add_r1-r0-r3
tst_r0_i mov_ne_r0-r1 eor_ne_r0-r0-r1 add_r2-r0_i bfi_r2-r2_i_i	orr_r2-r0_i
mov_r0-r1 add_r2-r2-r0_asr_i bic_r0-r2_i sub_r3-r1-r0_ror_i	add_r2-r2-r1_asr_i bic_r0-r2_i sub_r3-r1-r0_ror_i
cmp_r0-r1 rsb_hi_r1-r2-r0 and_r0-r1-r3 bfi_r0-r0_i_i	cmp_r0-r1 rsb_hi_r1-r2-r0 and_r0-r1-r3
bfi_r0-r1_i_i mvn_r2-r0 mov_r0-r3 rsb_r2-r2-r0	bfi_r0-r1_i_i mvn_r2-r0 rsb_r2-r2-r3
lsr_r0-r0_i sub_r1-r2-r0 sub_r0-r2-r1 eor_r0-r2-r0	eor_r0-r2-r0_lsr_i
add_r0-r0_i and_r1-r0-r1_ror_i mvn_r2-r1 asr_r0-r2_i	add_r0-r0_i and_r1-r0-r1_ror_i mvn_r0-r1_asr_i
cmp_r0-r1 sub_eq_r1-r1_i bfi_r1-r1_i_i ror_r2-r1_i bfi_r2-r2_i_i	cmp_r0-r1 sub_eq_r1-r1_i ror_r2-r1_i bfi_r2-r2_i_i
asr_r0-r1_i mov_r1-r0 bfi_r0-r1_i_i eor_r0-r0_i	asr_r0-r1_i bfi_r0-r0_i_i eor_r0-r0_i
add_r0-r1-r1 bfi_r2-r0_i_i add_r2-r2_i mvn_r0-r2	unk add_r2-r2_i mvn_r0-r2
bfi_r0-r1_i_i mov_r1-r0 add_r1-r1_i lsr_r0-r1-r0	bfi_r0-r1_i_i add_r1-r0_i lsr_r0-r1-r0
tst_r0-r1 mov_eq_r2_i bic_r3-r2_i and_r1-r3_i	and_r1-r3_i
bfi_r0-r1_i_i add_r2-r0-r1 bic_r2-r2_i add_r0-r2_i bic_r2-r0_i bfi_r0-r2_i_i	bfi_r0-r1_i_i add_r2-r0-r1 bic_r2-r2_i add_r0-r2_i bfi_r0-r0_i_i
tst_r0-r1 add_ne_r0-r2-r1 mov_r1-r0 asr_r3-r0-r1	tst_r0-r1 add_ne_r0-r2-r1 asr_r3-r0-r0
bfi_r0-r0_i_i lsr_r1-r2_i mov_r3-r1 bic_r2-r3-r0 bfi_r0-r2_i_i	ror_r1-r2_i bic_r2-r1-r0 bfi_r0-r2_i_i
bfi_r0-r1_i_i lsr_r2-r0_i lsr_r3-r1_i bic_r0-r2-r3	lsr_r2-r0_i bic_r0-r2-r1_lsr_i
cmp_r0-r1 and_cc_r1-r0_i and_cs_r1-r0-r2 bic_r0-r1-r0 ror_r2-r0-r2 add_r1-r2-r2_lsr_i	and_r1-r2_i
tst_r0-r1 orr_ne_r0-r1-r2_asr_i bfi_r2-r0_i_i asr_r3-r2_i	asr_r3-r2_i
bfi_r0-r1_i_i bfi_r2-r1_i_i add_r0-r2-r0_lsl_i bic_r3-r0-r2	bfi_r0-r1_i_i add_r0-r2-r0_lsl_i bic_r3-r0-r2
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 lsl_r2-r1-r0 eor_r2-r0-r2_lsr_i	mvn_r1-r0 lsl_r2-r1-r0 eor_r2-r0-r2_lsr_i
mvn_r0-r1 and_r2-r0_i bic_r0-r2_i eor_r0-r0_i	mov_r0_i
tst_r0_i add_eq_r1-r2-r3_asr_i bic_r3-r1_i bfi_r3-r3_i_i and_r3-r3-r2	tst_r0_i add_eq_r1-r2-r3_asr_i bic_r3-r1_i and_r3-r3-r2
lsr_r0-r1-r1 add_r2-r3-r2_asr_i ror_r3-r2_i rsb_r3-r0-r3	lsr_r0-r1-r1 add_r2-r3-r2_asr_i rsb_r3-r0-r2_ror_i
tst_r0_i orr_ne_r1-r0-r2 bfi_r3-r1_i_i asr_r2-r3_i bic_r3-r2_i	asr_r2-r3_i bic_r3-r2_i
cmp_r0-r1 mvn_ls_r2-r0 mvn_hi_r2-r0 rsb_r3-r2_i	add_r3-r0_i
bic_r0-r1-r2 bic_r1-r2-r1 bic_r3-r1-r0 sub_r2-r3-r2_asr_i	bic_r3-r2-r1 sub_r2-r3-r2_asr_i
orr_r0-r1-r0 orr_r1-r2-r1 add_r3-r0_i add_r0-r3-r1 ror_r1-r0-r1 bfi_r1-r1_i_i	orr_r0-r1-r0 orr_r1-r2-r1 add_r3-r0_i add_r0-r3-r1 ror_r1-r0-r1
mov_r0-r1 rsb_r2-r1-r0 rsb_r3-r2-r1_lsl_i bic_r2-r3_i	lsl_r2-r1_i
bfi_r0-r1_i_i eor_r0-r1-r0 bic_r0-r1-r0 bfi_r1-r0_i_i rsb_r2-r1_i	unk and_r1-r1-r3 rsb_r2-r1_i
mvn_r0-r1 orr_r0-r0-r1 sub_r0-r0-r2_ror_i bic_r2-r2_i sub_r2-r0-r2 asr_r2-r0-r2	mvn_r0-r2_ror_i bic_r2-r2_i sub_r2-r0-r2 asr_r2-r0-r2
lsr_r0-r0-r1 mvn_r2-r0 mvn_r3-r2 bfi_r1-r3_i_i add_r2-r1_i add_r1-r1-r2_lsl_i	lsr_r0-r0-r1 bfi_r1-r0_i_i add_r2-r1_i add_r1-r1-r2_lsl_i
bic_r0-r1_i eor_r2-r0_i bfi_r1-r2_i_i orr_r3-r1_i	orr_r3-r1_i
bfi_r0-r0_i_i add_r1-r1-r0 add_r2-r1-r1 add_r1-r2-r2 sub_r1-r2-r1 eor_r1-r2-r1	bfi_r0-r0_i_i add_r1-r1-r0 add_r2-r1-r1 rsb_r1-r2_i eor_r1-r2-r1
cmp_r0-r1 and_lt_r2-r1-r3 add_ge_r2-r0_i bfi_r2-r2_i_i bfi_r2-r2_i_i ror_r1-r2_i mov_r3-r1	cmp_r0-r1 add_ge_r2-r0_i and_lt_r2-r1-r3 bfi_r2-r2_i_i ror_r3-r2_i
bic_r0-r1-r0 add_r1-r0_i bic_r2-r1_i asr_r2-r2_i eor_r0-r2-r0	bic_r0-r1-r0 add_r2-r0_i eor_r0-r0-r2_asr_i
and_r0-r0-r1 bic_r2-r1_i and_r2-r0-r2_lsl_i orr_r0-r2-r3 mov_r2-r0_lsl_i ror_r2-r2_i	and_r0-r0-r1 bic_r2-r1_i and_r2-r0-r2_lsl_i orr_r0-r2-r3 bic_r2-r0_i
tst_r0-r1 and_eq_r2-r0-r2_asr_i bic_r0-r2_i rsb_r0-r0_i bfi_r2-r0_i_i mvn_r0-r2	tst_r0-r1 and_eq_r2-r0-r2_asr_i bfi_r2-r2_i_i mvn_r0-r2
lsl_r0-r1-r0 orr_r2-r0-r1_ror_i eor_r0-r2_i bfi_r0-r0_i_i mvn_r3-r0	lsl_r0-r1-r0 orr_r2-r0-r1_ror_i eor_r0-r2_i mvn_r3-r0
mov_r0-r1 add_r2-r0-r1_asr_i lsr_r3-r2-r1 bic_r1-r3_i rsb_r1-r1-r3	add_r2-r1-r1_asr_i lsr_r3-r2-r1 and_r1-r3_i
bic_r0-r1_i and_r1-r1-r0 tst_r0-r1 mvn_eq_r2-r1 lsl_r1-r2-r0	bic_r0-r1_i rsb_r1-r0-r0_lsr_i unk lsl_r1-r2-r0
and_r0-r1_i bfi_r1-r2_i_i ror_r3-r0-r2 bic_r1-r3-r1 ror_r2-r1_i mvn_r3-r2	and_r0-r1_i bfi_r1-r2_i_i ror_r3-r0-r2 bic_r1-r3-r1 unk
eor_r0-r1_i rsb_r2-r0-r2_ror_i asr_r1-r2_i asr_r3-r1_i	eor_r0-r1_i rsb_r2-r0-r2_ror_i asr_r3-r2_i
tst_r0-r1 sub_ne_r2-r1-r0_asr_i rsb_r0-r3-r2 bfi_r0-r0_i_i bfi_r2-r0_i_i	tst_r0-r1 sub_ne_r2-r1-r0_asr_i rsb_r0-r3-r2 bfi_r2-r0_i_i
and_r0-r1-r0 mov_r1-r0 add_r2-r0-r0 sub_r0-r1-r2	bic_r2-r0-r1 rsb_r0-r0-r2
ror_r0-r1-r2 sub_r2-r1-r0 and_r0-r2-r0_ror_i sub_r3-r3_i lsl_r3-r3_i bic_r2-r0-r3	ror_r0-r1-r2 sub_r2-r1-r0 and_r0-r2-r0_ror_i sub_r3-r3_i bic_r2-r0-r3_lsl_i
mvn_r0-r1 lsr_r1-r1-r0 sub_r2-r1-r0 mov_r3-r2 ror_r2-r3_i	mvn_r0-r1 lsr_r1-r1-r0 sub_r2-r1-r0 ror_r2-r2_i
add_r0-r0-r1 add_r2-r0-r0_asr_i bic_r3-r0_i sub_r0-r3-r2_ror_i bfi_r0-r0_i_i orr_r3-r0_i	add_r0-r0-r1 add_r2-r0-r0_asr_i bic_r3-r0_i sub_r0-r3-r2_ror_i orr_r3-r0_i
asr_r0-r0-r0 sub_r1-r0_i bfi_r0-r1_i_i bfi_r2-r0_i_i lsl_r2-r2-r2	asr_r0-r0-r0 bfi_r2-r0_i_i lsl_r2-r2-r2
bic_r0-r1-r0 bfi_r0-r0_i_i rsb_r2-r1-r0 bfi_r1-r2_i_i	and_r2-r0-r1 bfi_r1-r2_i_i
bic_r0-r1-r0 bic_r2-r0-r1 eor_r1-r0_i ror_r2-r2-r2 rsb_r2-r2-r1_asr_i	bic_r2-r1-r0 asr_r2-r2_i
tst_r0-r1 mov_ne_r2-r0_lsl_i mov_eq_r2-r0_ror_i orr_r3-r2_i lsr_r0-r3_i	mov_r2-r0_lsl_i tst_r0-r1 mov_eq_r2-r0_ror_i lsr_r0-r2_i
cmp_r0-r1 and_cs_r0-r2-r0_ror_i bfi_r0-r0_i_i asr_r3-r0_i bfi_r3-r3_i_i	cmp_r0-r1 and_cs_r0-r2-r0_ror_i asr_r3-r0_i
bfi_r0-r0_i_i sub_r1-r0_i bic_r1-r1_i eor_r2-r1_i lsr_r2-r2_i	sub_r1-r0_i bic_r1-r1_i eor_r2-r1_i lsr_r2-r2_i
rsb_r0-r1_i add_r2-r0-r2_lsl_i mov_r0-r2 bfi_r3-r0_i_i eor_r0-r3-r1_lsr_i and_r2-r0_i	rsb_r0-r1_i bfi_r3-r0_i_i eor_r0-r3-r1_lsr_i and_r2-r0_i
tst_r0_i rsb_eq_r0-r1-r2 bfi_r0-r0_i_i sub_r0-r0-r3 mov_r3-r0	tst_r0_i rsb_eq_r0-r1-r2 bfi_r0-r0_i_i rsb_r3-r3-r0
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r3 bfi_r3-r0_i_i mov_r2-r3 eor_r2-r3-r2 bfi_r1-r2_i_i	unk
tst_r0-r1 mov_ne_r0-r1_asr_i mov_r2-r0 rsb_r3-r2-r1_ror_i	tst_r0-r1 mov_ne_r0-r1_asr_i rsb_r3-r0-r1_ror_i
tst_r0-r1 mov_ne_r2-r0_asr_i mov_eq_r2-r1_ror_i bfi_r3-r2_i_i bfi_r0-r3_i_i	tst_r0-r1 mov_ne_r2-r0_asr_i mov_eq_r2-r1_ror_i bfi_r0-r2_i_i
bic_r0-r1_i eor_r2-r0_i bic_r1-r3-r2 eor_r2-r3-r1_lsr_i add_r2-r2-r0_lsr_i	orr_r0-r1_i bic_r1-r3-r0 eor_r2-r3-r1_lsr_i add_r2-r2-r0_lsr_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 sub_r2-r2-r3_lsl_i	mvn_r2-r0 sub_r2-r2-r3_lsl_i
tst_r0_i rsb_ne_r1-r2-r3 rsb_eq_r1-r2-r3 bic_r1-r1_i	rsb_r1-r2-r3 bic_r1-r1_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 bfi_r3-r2_i_i asr_r3-r3_i	mov_r3-r3_asr_i
eor_r0-r0-r1_lsr_i add_r2-r0-r0 bic_r1-r2_i bfi_r0-r1_i_i bic_r0-r0_i	eor_r0-r0-r1_lsr_i bic_r0-r0_i
cmp_r0-r1 orr_cs_r2-r3-r2 tst_r2_i mvn_ne_r0-r1 lsl_r2-r0_i and_r1-r2_i	and_r1-r3_i
bfi_r0-r0_i_i add_r0-r0-r0 cmp_r0_i mov_hi_r1-r0_lsr_i bfi_r1-r1_i_i	add_r0-r0-r0 cmp_r0_i mov_hi_r1-r0_lsr_i
asr_r0-r0-r1 add_r0-r0-r1 mov_r1-r2 asr_r3-r1-r0 lsl_r0-r3_i rsb_r1-r3-r0	asr_r0-r0-r1 add_r0-r0-r1 asr_r3-r2-r0 rsb_r1-r3-r3_lsl_i
bic_r0-r1-r2 bic_r2-r2_i bic_r0-r0_i and_r1-r0-r2 rsb_r1-r3-r1	rsb_r1-r3_i
sub_r0-r1-r2 rsb_r0-r0-r2 rsb_r2-r2-r0_ror_i rsb_r3-r2_i bfi_r3-r3_i_i	rsb_r0-r1-r2_lsl_i rsb_r2-r2-r0_ror_i rsb_r3-r2_i bfi_r3-r3_i_i
sub_r0-r1-r2_ror_i bfi_r1-r0_i_i sub_r3-r3-r1_lsl_i bfi_r2-r3_i_i	bfi_r2-r3_i_i
sub_r0-r1-r0_asr_i mov_r2-r0 mov_r3-r2_lsr_i bfi_r3-r3_i_i eor_r1-r3_i	sub_r0-r1-r0_asr_i mov_r3-r0_lsr_i eor_r1-r3_i
ror_r0-r1_i ror_r1-r0-r1 bic_r2-r1-r2 mov_r1-r2 bfi_r1-r1_i_i	ror_r0-r1_i ror_r1-r0-r1 bic_r1-r1-r2 bfi_r1-r1_i_i
ror_r0-r0_i bic_r1-r0_i mvn_r0-r1 ror_r2-r0_i	ror_r0-r0_i bic_r1-r0_i mvn_r2-r1_ror_i
eor_r0-r0-r1 and_r2-r0-r1_lsr_i sub_r3-r2_i mvn_r2-r3	eor_r0-r0-r1 and_r2-r0-r1_lsr_i rsb_r2-r2_i
tst_r0-r1 orr_ne_r1-r0-r2 orr_eq_r1-r3-r1_lsr_i bic_r3-r1_i bfi_r3-r3_i_i	tst_r0-r1 orr_cs_r1-r3-r1_lsr_i orr_ne_r1-r0-r2 bic_r3-r1_i
bfi_r0-r1_i_i bic_r2-r0_i mov_r1-r2 bfi_r3-r1_i_i	bfi_r3-r1_i_i
eor_r0-r1_i and_r0-r0-r2_ror_i bfi_r2-r3_i_i sub_r0-r2-r0 bfi_r1-r0_i_i	and_r0-r1-r2_lsr_i rsb_r0-r0-r3 bfi_r1-r0_i_i
cmp_r0-r1 mvn_hi_r2-r0 bfi_r3-r0_i_i orr_r1-r2-r3_asr_i	cmp_r0-r1 mvn_hi_r2-r0 orr_r1-r2-r3_asr_i
rsb_r0-r1_i add_r2-r0_i bfi_r1-r2_i_i lsl_r3-r1_i ror_r0-r1-r3 ror_r0-r1-r0	rsb_r2-r1_i bfi_r1-r2_i_i ror_r0-r1-r1
cmp_r0_i mov_cs_r1-r2 mov_r3-r0_lsr_i add_r2-r1-r3	cmp_r0_i mov_cs_r1-r2 add_ne_r2-r1-r0_lsr_i
cmp_r0-r1 and_ls_r0-r2-r1 mov_r2-r0 eor_r1-r2_i	cmp_r0-r1 and_ls_r0-r2-r1 eor_r1-r0_i
sub_r0-r0-r1 bfi_r2-r0_i_i mvn_r3-r2 bfi_r3-r3_i_i sub_r2-r3_i	sub_r0-r0-r1 bfi_r2-r0_i_i mvn_r3-r2 sub_r2-r3_i
bfi_r0-r1_i_i rsb_r1-r2-r0 ror_r2-r1_i and_r0-r2-r1	bfi_r0-r1_i_i rsb_r1-r2-r0 and_r0-r1-r1_ror_i
and_r0-r0_i sub_r1-r1-r0_lsr_i add_r0-r1-r0 sub_r0-r1-r0	and_r0-r0_i rsb_r0-r0-r0_asr_i
bic_r0-r1-r2 and_r3-r0_i add_r1-r2-r3 and_r0-r1-r3	bic_r1-r1-r2 and_r0-r1_i
add_r0-r1-r0 lsl_r2-r0-r0 asr_r1-r2-r1 bic_r1-r1_i and_r3-r1_i	and_r3-r1_i
lsl_r0-r1_i orr_r2-r0_i sub_r0-r2-r0_lsl_i bic_r0-r0_i asr_r0-r3-r0 sub_r1-r0_i	mov_r1_i rsb_r1-r1-r3_asr_i
cmp_r0-r1 mov_cc_r1-r2_asr_i mov_cs_r1-r3 tst_r0-r1 eor_ne_r3-r3-r1_lsl_i mvn_r1-r3 mvn_r0-r1	cmp_r0-r1 mov_cc_r1-r2_asr_i mov_cs_r1-r3 tst_r0-r1 eor_ne_r3-r3-r1_lsl_i ror_r0-r3_i
add_r0-r0-r1 rsb_r2-r0-r1 eor_r3-r2_i mvn_r0-r3 bfi_r0-r0_i_i asr_r2-r0-r0	rsb_r2-r0_i eor_r3-r2_i mvn_r0-r3 bfi_r0-r0_i_i asr_r2-r0-r0
mov_r0-r1_asr_i mvn_r1-r0 lsl_r2-r1_i lsl_r2-r2-r2 bfi_r0-r2_i_i bfi_r3-r0_i_i	mov_r0-r1_asr_i unk bfi_r3-r0_i_i
eor_r0-r0-r1_ror_i asr_r2-r0_i bfi_r1-r2_i_i bic_r2-r2-r1	eor_r0-r0-r1_ror_i asr_r2-r0_i mvn_r3-r1_lsr_i and_r2-r2-r3_lsl_i
eor_r0-r1-r2 ror_r1-r0_i mvn_r2-r1 ror_r1-r2_i	eor_r0-r1-r2 mvn_r1-r0
sub_r0-r1-r0 mov_r2-r0 bfi_r3-r0_i_i bic_r1-r2-r3 lsr_r2-r1_i and_r3-r2-r1_asr_i	sub_r0-r1-r0 bic_r1-r0-r3 lsr_r2-r1_i and_r3-r2-r1_ror_i
cmp_r0-r1 mov_cs_r2-r3_ror_i mvn_r1-r3 lsr_r3-r2_i add_r0-r2-r3 orr_r1-r1-r0_lsr_i	cmp_r0-r1 mov_cs_r2-r3_ror_i mvn_r1-r3 add_r0-r2-r2_lsr_i orr_r1-r1-r0_lsr_i
rsb_r0-r1_i bic_r2-r0_i rsb_r0-r3-r0_lsr_i bic_r1-r2_i lsl_r0-r0-r2 bic_r2-r1-r0	rsb_r0-r1_i bic_r2-r0_i rsb_r0-r3-r2_lsr_i lsl_r0-r0-r2 bic_r2-r2-r0
eor_r0-r1_i bic_r0-r1-r0 sub_r1-r0-r2 bic_r2-r2-r1	and_r0-r1_i sub_r1-r0-r2 bic_r2-r2-r1
asr_r0-r0-r0 lsl_r1-r2_i sub_r2-r0_i ror_r3-r2-r1 add_r1-r3_i mov_r3-r1_ror_i	asr_r0-r0-r0 sub_r1-r0_i mov_r3-r1_ror_i
asr_r0-r0-r1 asr_r0-r0-r2 bfi_r1-r0_i_i bic_r1-r1-r0 orr_r0-r1_i asr_r1-r0_i	asr_r0-r0-r1 asr_r0-r0-r2 bic_r1-r1-r0 orr_r0-r1_i asr_r1-r0_i
tst_r0_i mov_ne_r1_i mov_eq_r1-r2 mov_r3-r1 orr_r3-r3-r0 add_r2-r3-r0_lsl_i bic_r3-r2_i	tst_r0_i mov_r1_i mov_eq_r1-r2 orr_r3-r1-r0 add_r2-r3-r0_lsl_i bic_r3-r2_i
cmp_r0-r1 add_cc_r0-r0-r1 rsb_r2-r1_i bfi_r3-r2_i_i eor_r2-r1-r3 add_r3-r2-r0	bfi_r3-r1_i_i cmp_r0-r1 eor_r2-r1-r3 add_cc_r0-r0-r1 add_r3-r2-r0
tst_r0-r1 eor_eq_r0-r0_i mvn_eq_r0-r1 bic_r0-r0_i bic_r1-r2_i and_r3-r0-r2 bic_r1-r3-r1	tst_r0-r1 unk mvn_r1_i and_r3-r0-r2 bic_r1-r3-r1
sub_r0-r1-r0 asr_r1-r0_i and_r2-r1-r0_lsl_i bic_r2-r1-r2 mov_r1-r2	sub_r0-r1-r0 asr_r1-r0_i bic_r1-r1-r0_lsl_i
orr_r0-r1-r0 ror_r2-r1-r3 rsb_r0-r2-r0_ror_i sub_r3-r2-r0_asr_i bic_r2-r3_i mov_r0-r2	orr_r0-r1-r0 ror_r2-r1-r3 rsb_r0-r2-r0_ror_i sub_r3-r2-r0_asr_i bic_r0-r3_i
eor_r0-r1-r2 lsl_r0-r0_i rsb_r1-r1-r2_asr_i bic_r3-r2-r0 orr_r2-r3-r1_asr_i	eor_r0-r1-r2 bic_r3-r2-r0_lsl_i rsb_r1-r1-r2_asr_i orr_r2-r3-r1_asr_i
bfi_r0-r1_i_i rsb_r2-r0_i add_r1-r2_i bic_r0-r1_i	bfi_r0-r1_i_i rsb_r1-r0_i bic_r0-r1_i
tst_r0-r1 eor_ne_r1-r1_i eor_eq_r1-r1_i mvn_r2-r1 orr_r1-r0_i rsb_r3-r1-r2_asr_i	mvn_r2-r1 orr_r1-r0_i rsb_r3-r1-r2_asr_i
bic_r0-r1-r0 rsb_r2-r1-r0 add_r2-r2_i asr_r1-r2-r2	and_r2-r0-r1 rsb_r2-r2_i asr_r1-r2-r2
bfi_r0-r1_i_i and_r0-r0_i bic_r2-r2_i bfi_r3-r2_i_i sub_r0-r0-r3_lsl_i bfi_r3-r0_i_i	bfi_r3-r2_i_i and_r0-r0_i lsr_r1-r3_i orr_r3-r0-r1_lsl_i
bic_r0-r0_i cmp_r0_i and_ls_r1-r1_i sub_r2-r2-r1_ror_i rsb_r2-r2-r1	cmp_r0_i and_ls_r1-r1_i sub_r2-r2-r1_ror_i rsb_r2-r2-r1
cmp_r0-r1 mvn_cc_r2-r0 mvn_cs_r2-r0 sub_r0-r2-r0	mvn_r0-r0_lsl_i
sub_r0-r1-r2_asr_i and_r1-r2-r1 rsb_r1-r1-r2 rsb_r2-r0-r1_ror_i	sub_r0-r1-r2_asr_i bic_r1-r2-r1 rsb_r2-r0-r1_ror_i
sub_r0-r0-r1 eor_r2-r1-r2 orr_r3-r0-r2 mov_r2-r3 mvn_r3-r2	sub_r0-r0-r1 eor_r2-r1-r2 orr_r3-r0-r2 mvn_r3-r3
tst_r0_i mov_ne_r0-r1 lsl_r1-r0_i add_r2-r2-r1_lsl_i	tst_r0_i mov_ne_r0-r1 add_r2-r2-r0_lsl_i
cmp_r0-r1 rsb_lt_r2-r2-r3_ror_i rsb_ge_r2-r2-r1_ror_i ror_r3-r2-r2 sub_r0-r3_i rsb_r0-r0-r3	mov_r0_i
bic_r0-r1-r2 eor_r2-r0_i orr_r0-r0-r2 rsb_r2-r0_i	bic_r0-r1-r2 orr_r2-r0_i rsb_r2-r2_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 mvn_r0-r1 lsr_r1-r3-r0 bic_r0-r1_i	lsr_r1-r3-r2 bic_r0-r1_i
eor_r0-r1-r2_lsr_i add_r1-r0-r0_lsl_i bfi_r2-r1_i_i sub_r3-r3-r2	eor_r0-r1-r2_lsr_i bfi_r2-r0_i_i sub_r3-r3-r2
mvn_r0-r1 add_r2-r3_i sub_r1-r2_i eor_r1-r1-r0 mov_r3-r1	add_r2-r3_i rsb_r0-r2_i eor_r3-r0-r1
cmp_r0-r1 mvn_ne_r0-r2 asr_r2-r0_i bic_r3-r2_i bic_r2-r3_i	cmp_r0-r1 mvn_ne_r0-r2 asr_r2-r0_i bic_r2-r2_i
cmp_r0_i mov_cs_r0-r1_lsl_i bfi_r0-r0_i_i bfi_r2-r0_i_i bfi_r2-r2_i_i lsr_r0-r2_i	cmp_r0_i mov_cs_r0-r0_lsl_i bfi_r2-r0_i_i bfi_r2-r2_i_i lsr_r0-r2_i
and_r0-r1_i bic_r2-r0-r2 asr_r1-r2-r0 asr_r3-r1-r0	mov_r3_i
tst_r0-r1 rsb_ne_r2-r1_i lsl_r0-r2-r2 mvn_r1-r0 rsb_r1-r1_i	tst_r0-r1 rsb_ne_r2-r1_i lsl_r0-r2-r2 add_r1-r0_i
add_r0-r1-r1 bic_r2-r0_i asr_r0-r2_i bfi_r1-r0_i_i bfi_r0-r1_i_i bic_r1-r0_i	mvn_r2-r1_lsl_i mvn_r0-r2_asr_i bfi_r0-r1_i_i bic_r1-r0_i
sub_r0-r1_i bfi_r2-r0_i_i mov_r1-r2 orr_r0-r1-r2	sub_r0-r1_i bfi_r2-r0_i_i orr_r0-r2-r2
bfi_r0-r1_i_i bfi_r1-r2_i_i mvn_r3-r0 bic_r3-r1-r3	bfi_r0-r1_i_i bfi_r1-r2_i_i and_r3-r0-r1
tst_r0-r1 mvn_ne_r2-r3 sub_r0-r3-r1 bic_r3-r0-r2 rsb_r0-r3-r0	tst_r0-r1 sub_r0-r3-r1 mvn_ls_r3-r2 bic_r0-r0-r3
tst_r0_i eor_ne_r0-r1_i eor_eq_r0-r2_i orr_r0-r2-r0 bfi_r2-r0_i_i lsl_r2-r2_i add_r0-r2-r2 asr_r1-r0_i	tst_r0_i eor_ne_r0-r1_i orr_r0-r2-r0 bfi_r2-r0_i_i lsl_r0-r2_i asr_r1-r0_i
tst_r0-r1 orr_eq_r1-r0-r1_asr_i bfi_r1-r1_i_i bfi_r2-r1_i_i	tst_r0-r1 orr_eq_r1-r0-r1_asr_i bfi_r2-r1_i_i
sub_r0-r1-r0_lsr_i bic_r0-r0-r2 eor_r3-r0-r1 bfi_r3-r3_i_i	sub_r0-r1-r0_lsr_i bic_r0-r0-r2 eor_r3-r0-r1
tst_r0-r1 and_ne_r2-r3-r2 bic_r2-r2_i and_r2-r2_i mvn_r1-r2 bfi_r1-r1_i_i	mvn_r1_i
mov_r0-r1 asr_r2-r0_i lsr_r1-r2_i sub_r3-r1-r3_ror_i and_r2-r2-r3	asr_r2-r1_i lsr_r1-r2_i sub_r3-r1-r3_ror_i and_r2-r2-r3
tst_r0-r1 mvn_eq_r2-r1 sub_r1-r1-r2 bic_r3-r1-r2 bic_r2-r3-r2 bic_r0-r2-r1	eor_r0-r3-r3
asr_r0-r1_i bic_r2-r3_i eor_r2-r0-r2 bic_r2-r2-r3	asr_r0-r1_i bic_r2-r0-r3
sub_r0-r0-r1_asr_i tst_r2-r0 mvn_ne_r3-r1 bfi_r2-r1_i_i and_r3-r3-r2_asr_i	sub_r0-r0-r1_asr_i tst_r2-r0 mvn_ne_r3-r1 and_r3-r3-r2_asr_i
cmp_r0_i orr_lt_r1-r1_i orr_ge_r1-r2-r3 and_r3-r3_i sub_r3-r3-r2_asr_i bic_r3-r3-r1 mvn_r0-r3 bic_r2-r0_i	cmp_r0_i orr_lt_r1-r1_i orr_ge_r1-r2-r3 and_r3-r3_i sub_r3-r3-r2_asr_i unk bic_r2-r0_i
bfi_r0-r1_i_i mvn_r2-r0 mvn_r3-r2 lsr_r3-r3-r3 bfi_r2-r3_i_i	bfi_r0-r1_i_i lsr_r3-r0-r0 mvn_r2-r0 bfi_r2-r3_i_i
mvn_r0-r1 orr_r1-r0_i mvn_r2-r1 sub_r3-r2-r1 lsr_r3-r3_i	add_r3-r1-r1 lsr_r3-r3_i
cmp_r0-r1 mov_lt_r2-r3_ror_i mov_ge_r2-r1_lsr_i bic_r1-r2_i mov_r3-r1	cmp_r0-r1 mov_lt_r2-r3_ror_i mov_ge_r2-r1_lsr_i bic_r3-r2_i
lsl_r0-r1_i bic_r1-r0_i ror_r0-r1_i bfi_r0-r0_i_i	lsl_r0-r1_i bic_r1-r0_i ror_r0-r1_i
bfi_r0-r1_i_i eor_r0-r0-r2 bic_r2-r0_i bic_r1-r0-r2	bfi_r0-r1_i_i eor_r0-r0-r2 and_r1-r0_i
asr_r0-r1-r1 rsb_r2-r3-r0 rsb_r0-r0-r2 bic_r0-r0_i	rsb_r0-r3_i bic_r0-r0_i
cmp_r0_i mvn_ls_r0-r1 and_r2-r0-r3 mov_r3-r2	cmp_r0_i mvn_ls_r0-r1 and_r3-r3-r0
and_r0-r0-r1_ror_i sub_r2-r0_i mvn_r0-r2 eor_r1-r1_i bic_r0-r1-r0	and_r0-r0-r1_ror_i eor_r1-r1_i sub_r2-r0_i and_r0-r1-r2
add_r0-r0_i rsb_r1-r2_i sub_r0-r1-r0_asr_i mvn_r2-r0 mov_r3-r2_lsl_i bic_r3-r3_i	add_r0-r0_i rsb_r1-r2_i sub_r0-r1-r0_asr_i mvn_r2-r0 mov_r3-r2_lsl_i
add_r0-r0_i mov_r1-r0_lsl_i lsr_r1-r1_i bfi_r2-r1_i_i	unk
bfi_r0-r0_i_i bic_r0-r1-r0 orr_r2-r3-r0_lsl_i mov_r3-r2 bic_r0-r3-r2 ror_r3-r0_i	and_r3-r0_i
sub_r0-r1_i rsb_r0-r1-r0 ror_r2-r0_i bfi_r1-r2_i_i	orr_r1-r1_i
cmp_r0-r1 mov_ne_r2_i mov_eq_r2-r3 mvn_r0-r2 add_r2-r0_i rsb_r3-r3-r2_asr_i eor_r1-r3-r2 mov_r3-r1	cmp_r0-r1 mov_ne_r2_i mov_eq_r2-r3 rsb_r2-r2_i rsb_r3-r3-r2_asr_i eor_r3-r3-r2
tst_r0_i mov_ne_r1-r2 mov_ne_r1_i bfi_r0-r1_i_i bfi_r2-r0_i_i	bfi_r2-r0_i_i
lsr_r0-r1_i asr_r2-r0_i asr_r2-r1-r2 lsl_r0-r2_i add_r1-r0_i	lsr_r2-r1_i asr_r2-r1-r2 lsl_r0-r2_i add_r1-r0_i
bic_r0-r1-r2 add_r1-r3-r0_asr_i sub_r1-r1-r0_asr_i and_r0-r0-r1 rsb_r2-r0-r1 bfi_r3-r2_i_i	bic_r0-r1-r2 add_r1-r3-r0_asr_i sub_r1-r1-r0_asr_i bic_r2-r1-r0 bfi_r3-r2_i_i
cmp_r0-r1 mov_ls_r0-r1_ror_i mov_r1-r2 eor_r3-r1-r0	cmp_r0-r1 mov_ls_r0-r1_ror_i eor_r3-r2-r0
tst_r0_i sub_eq_r1-r2-r1 bic_r0-r1_i mov_r3-r0 and_r3-r3-r1 bfi_r1-r3_i_i	tst_r0_i sub_ge_r1-r2-r1 unk
tst_r0-r1 eor_ne_r2-r2-r0 mov_ne_r2_i bfi_r1-r2_i_i	tst_r0-r1 mov_ne_r2_i bfi_r1-r2_i_i
tst_r0-r1 rsb_ne_r2-r2_i rsb_eq_r2-r3_i bfi_r0-r2_i_i orr_r2-r0_i orr_r0-r2-r0 bic_r1-r2-r0	bic_r1-r0-r0
tst_r0-r1 sub_eq_r1-r2-r3 add_r0-r3-r1_asr_i bfi_r0-r0_i_i	tst_r0-r1 sub_eq_r1-r2-r3 add_r0-r3-r1_asr_i
bfi_r0-r1_i_i add_r2-r1-r2_asr_i add_r1-r2-r0 mov_r3-r1 add_r3-r3_i	add_r2-r1-r2_asr_i bfi_r0-r1_i_i add_r1-r2-r0 add_r3-r1_i
cmp_r0_i rsb_ge_r1-r0-r2 sub_r2-r2-r1 and_r3-r2_i eor_r0-r2-r3	cmp_r0_i sub_lt_r0-r2-r1 bic_r0-r0_i
sub_r0-r1-r2_asr_i ror_r0-r0_i bic_r3-r2_i bfi_r0-r0_i_i bic_r1-r3-r0	sub_r0-r1-r2_asr_i bic_r3-r2_i bic_r1-r3-r0_ror_i
sub_r0-r1-r2 rsb_r0-r0-r1 sub_r0-r0_i add_r2-r0-r0	sub_r0-r2_i add_r2-r0-r0
lsr_r0-r1-r0 cmp_r1-r0 mov_eq_r0-r1 bfi_r2-r0_i_i	lsr_r0-r1-r0 bfi_r2-r0_i_i
bic_r0-r0-r1 bic_r1-r2_i bic_r2-r1_i sub_r0-r0-r2_lsl_i	bic_r0-r0-r1 bic_r2-r2_i sub_r0-r0-r2_lsl_i
bfi_r0-r1_i_i orr_r2-r1-r0 bic_r3-r2_i rsb_r2-r2-r3	bic_r3-r1_i rsb_r2-r1-r3
eor_r0-r0_i bfi_r1-r2_i_i lsl_r3-r1_i asr_r2-r0-r3 ror_r2-r2_i	eor_r0-r0_i ror_r2-r0_i
and_r0-r0-r1 rsb_r2-r2-r0 and_r3-r2_i orr_r2-r3_i	mov_r2_i
rsb_r0-r1-r2 eor_r2-r0-r3_ror_i mov_r3-r2 mov_r0-r3_ror_i	rsb_r0-r1-r2 eor_r2-r0-r3_ror_i mov_r0-r2_ror_i
tst_r0-r1 mvn_eq_r1-r2 mvn_eq_r1-r3 bfi_r3-r1_i_i add_r3-r3_i bic_r0-r1-r3	tst_r0-r1 mvn_ls_r1-r3 bfi_r3-r1_i_i add_r3-r3_i bic_r0-r1-r3
sub_r0-r1-r2_ror_i add_r2-r0_i add_r0-r2-r2_asr_i ror_r2-r2-r0 rsb_r2-r2_i rsb_r0-r2_i	sub_r0-r1-r2_ror_i add_r2-r0_i add_r0-r2-r2_asr_i ror_r3-r2-r0 add_r0-r3_i
tst_r0_i sub_ne_r1-r0-r1_asr_i sub_eq_r1-r0-r1 bic_r0-r1_i bfi_r2-r0_i_i	bic_r2-r2_i
tst_r0-r1 eor_ne_r2-r2-r0 eor_eq_r2-r1_i orr_r0-r2-r0 bfi_r3-r0_i_i bic_r3-r3_i ror_r2-r3_i	bic_r3-r3_i ror_r2-r3_i
tst_r0-r1 and_ne_r1-r2_i mvn_ne_r1-r3 add_r2-r1-r1_lsl_i sub_r2-r2_i lsr_r2-r2-r0	tst_r0-r1 mvn_ne_r1-r3 add_r2-r1-r1_lsl_i sub_r2-r2_i lsr_r2-r2-r0
orr_r0-r0-r1 bfi_r1-r0_i_i orr_r0-r2-r1 lsr_r0-r0_i mvn_r3-r0	mvn_r3-r2_lsr_i bic_r3-r3-r1_lsr_i
add_r0-r0_i lsl_r0-r0_i lsl_r1-r0-r0 sub_r0-r1_i add_r1-r0-r0 add_r0-r1-r1_lsr_i	add_r0-r0_i lsl_r0-r0_i sub_r0-r0_i add_r1-r0-r0 add_r0-r1-r1_lsr_i
bfi_r0-r0_i_i tst_r1_i mvn_ne_r2-r0 bic_r0-r3-r2	tst_r1_i mvn_ne_r2-r0 bic_r0-r3-r2
tst_r0_i mov_ne_r1_i bfi_r1-r1_i_i	tst_r0_i mov_ne_r1_i
bic_r0-r1_i and_r1-r0-r2 sub_r0-r1_i orr_r0-r0_i bfi_r3-r0_i_i	orr_r3-r3_i
cmp_r0_i orr_lt_r1-r1-r2 ror_r0-r1_i lsr_r2-r2_i rsb_r0-r0-r2_lsr_i mov_r3-r0_lsr_i	cmp_r0_i orr_lt_r1-r1-r2 ror_r0-r1_i rsb_r0-r0-r2_lsr_i mov_r3-r0_lsr_i
bfi_r0-r1_i_i sub_r2-r0_i bic_r3-r0-r2 orr_r3-r2-r3_lsl_i mvn_r1-r3 mvn_r2-r1	bfi_r0-r1_i_i sub_r2-r0_i bic_r3-r0-r2 orr_r2-r2-r3_lsl_i
mov_r0-r1_ror_i mvn_r1-r0 orr_r2-r0-r1 bfi_r2-r2_i_i	mvn_r2_i
tst_r0-r1 add_ne_r1-r0_i mov_r2-r1 lsl_r1-r2_i	tst_r0-r1 add_ne_r1-r0_i lsl_r1-r1_i
cmp_r0_i and_lt_r0-r0-r1 eor_r0-r0_i	unk and_r0-r0-r2 eor_r0-r0_i
tst_r0-r1 eor_eq_r2-r0-r1 and_r0-r0-r2 mvn_r2-r0 lsl_r2-r2_i	tst_r1-r0 and_ne_r0-r2-r0 mvn_r2-r0 lsl_r2-r2_i
bfi_r0-r1_i_i bic_r0-r0-r2 eor_r3-r0-r1 mvn_r2-r3 orr_r0-r2_i	bfi_r0-r1_i_i unk eor_r3-r2-r1 orr_r0-r3_i
sub_r0-r1-r0 bic_r2-r0_i lsl_r1-r2_i mov_r3-r1 eor_r3-r3-r1	eor_r3-r3-r3
bic_r0-r0_i bic_r1-r0_i and_r2-r2-r1_asr_i lsr_r0-r2-r2	and_r2-r2-r0_asr_i lsr_r0-r2-r2
lsl_r0-r1_i bic_r1-r0_i add_r2-r3-r1 orr_r0-r2_i rsb_r1-r0_i	add_r2-r3-r1_lsl_i orr_r0-r2_i rsb_r1-r0_i
rsb_r0-r1_i add_r1-r0-r2 sub_r2-r2-r1_lsl_i lsr_r1-r0-r2	rsb_r0-r1_i lsr_r1-r0-r2
mvn_r0-r1 eor_r2-r0_i asr_r0-r2_i add_r1-r0-r2 sub_r1-r3-r1	mvn_r0-r1 eor_r2-r0_i add_r1-r2-r0_asr_i sub_r1-r3-r1
tst_r0_i sub_ne_r1-r2_i mov_r3-r1 bic_r0-r3_i ror_r1-r0-r0 asr_r3-r1_i	tst_r0_i sub_ne_r1-r2_i bic_r0-r1_i ror_r1-r0-r0 asr_r3-r1_i
add_r0-r1-r1_asr_i bfi_r0-r0_i_i add_r2-r0-r0 mvn_r0-r2	add_r0-r1-r1_asr_i bfi_r0-r0_i_i mvn_r0-r0_lsl_i
rsb_r0-r1-r2_lsr_i bfi_r2-r0_i_i orr_r2-r0-r2_asr_i mvn_r1-r2	rsb_r0-r1-r2_asr_i orr_r2-r0-r2_asr_i mvn_r1-r2
tst_r0-r1 mvn_ne_r1-r2 rsb_r0-r3-r1_lsl_i bfi_r3-r0_i_i add_r1-r2-r3_asr_i	add_r1-r2-r3_asr_i
rsb_r0-r1-r2_lsr_i mvn_r2-r1 and_r3-r2_i bic_r1-r0-r1 and_r3-r3-r1 rsb_r1-r3-r1_lsl_i	rsb_r0-r1-r2_asr_i bic_r1-r0-r1 and_r3-r1_i rsb_r1-r3-r1_lsl_i
cmp_r0-r1 sub_eq_r2-r0-r2 rsb_r1-r2_i bic_r0-r2-r1 bfi_r3-r0_i_i	cmp_r0-r1 sub_eq_r2-r0-r2 unk bfi_r3-r0_i_i
mov_r0-r1 mov_r1-r2 bic_r2-r0_i eor_r1-r0-r1 add_r1-r2-r1_asr_i	bic_r0-r1_i eor_r1-r1-r2 add_r1-r0-r1_asr_i
bic_r0-r1-r2 mov_r2-r0 bic_r0-r2-r3 bic_r3-r0_i	bic_r0-r1-r2 bic_r0-r0-r3 bic_r3-r0_i
cmp_r0_i mvn_lt_r1-r0 mvn_ge_r1-r2 mov_r0-r1 rsb_r1-r0-r1_asr_i orr_r0-r1_i	cmp_r0_i mvn_r1-r0 mvn_ge_r1-r2 rsb_r1-r1-r1_asr_i orr_r0-r1_i
bfi_r0-r1_i_i bfi_r2-r0_i_i add_r3-r2_i bic_r1-r2-r3 mov_r2-r1_lsr_i	bfi_r2-r0_i_i add_r3-r2_i bic_r1-r2-r3 mov_r2-r1_lsr_i
tst_r0-r1 add_eq_r0-r1-r2 asr_r0-r0_i sub_r3-r1-r0	tst_r0-r1 add_ls_r0-r1-r2 sub_r3-r1-r0_asr_i
bic_r0-r1_i and_r2-r2-r0 sub_r0-r0-r2 sub_r1-r2-r0	bic_r0-r1_i and_r2-r2-r0 rsb_r1-r0-r2_lsl_i
orr_r0-r0-r1_asr_i bfi_r2-r1_i_i sub_r1-r0-r3_ror_i rsb_r1-r1-r2_asr_i add_r1-r1-r1_ror_i	orr_r0-r0-r1_asr_i sub_r1-r0-r3_ror_i rsb_r1-r1-r2_asr_i add_r1-r1-r1_ror_i
tst_r0-r1 mov_ne_r2-r1_ror_i cmp_r0-r2 orr_cs_r2-r1-r2 mvn_r1-r2 rsb_r1-r1_i	tst_r0-r1 mov_ne_r2-r1_ror_i cmp_r0-r2 orr_cs_r2-r1-r2 add_r1-r2_i
add_r0-r1-r0 bic_r2-r0-r1 lsr_r3-r2_i lsl_r0-r3_i mvn_r3-r0	add_r0-r1-r0 bic_r2-r0-r1 lsr_r3-r2_i mvn_r3-r3_lsl_i
tst_r0-r1 mvn_ne_r1-r2 sub_r3-r1-r0 lsr_r1-r3_i mvn_r0-r1	tst_r0-r1 mvn_ne_r1-r2 sub_r3-r1-r0 mvn_r0-r3_lsr_i
mov_r0-r1 cmp_r2-r1 rsb_ne_r2-r2-r0_lsr_i and_r0-r2_i rsb_r1-r0-r2_ror_i	cmp_r2-r1 rsb_ne_r2-r2-r1_lsr_i and_r0-r2_i rsb_r1-r0-r2_ror_i
tst_r0-r1 mvn_ne_r0-r1 add_r2-r0_i mov_r0-r2	tst_r0-r1 mvn_ne_r0-r1 add_r0-r0_i
eor_r0-r1-r0 mov_r2-r0 orr_r1-r0-r2 sub_r3-r2-r1_asr_i	eor_r0-r1-r0 sub_r3-r0-r0_asr_i
asr_r0-r0_i bfi_r1-r2_i_i bic_r3-r0_i sub_r1-r3-r1_asr_i	asr_r0-r0_i bic_r3-r0_i sub_r1-r3-r1_asr_i
cmp_r0_i mvn_eq_r1-r0 orr_r2-r1_i bfi_r2-r2_i_i lsr_r2-r2-r2	cmp_r0_i orr_r2-r1_i mov_eq_r1-r2_lsr_i lsr_r2-r1-r2
tst_r0-r1 sub_eq_r2-r2-r1_ror_i lsl_r2-r2_i lsl_r3-r2_i	tst_r0-r1 sub_eq_r2-r2-r1_ror_i mov_r3-r2_lsl_i
cmp_r0_i eor_hi_r1-r2_i mov_r3-r1 rsb_r2-r3_i	cmp_r0_i eor_hi_r1-r2_i rsb_r2-r1_i
bic_r0-r1_i add_r1-r1-r0_ror_i add_r0-r1-r2 mov_r1-r0 rsb_r3-r1-r0	sub_r3-r0-r0
cmp_r0-r1 and_ls_r0-r1-r2_asr_i and_hi_r0-r1-r2 mov_r1-r0 ror_r2-r0-r1	cmp_r0-r1 and_hi_r0-r1-r2 and_ls_r0-r1-r2_asr_i ror_r2-r0-r0
tst_r0-r1 add_ne_r2-r1-r0_lsl_i add_eq_r2-r2-r2_lsr_i bic_r1-r2_i mov_r2-r1_asr_i mvn_r3-r2	tst_r0-r1 add_ne_r2-r1-r0_lsl_i add_ge_r2-r2-r2_lsr_i mvn_r3-r2_asr_i
add_r0-r1-r1_ror_i asr_r2-r0_i mov_r3-r2_asr_i and_r2-r3-r0_lsr_i	add_r0-r1-r1_ror_i mov_r3-r0_asr_i and_r2-r3-r0_lsr_i
cmp_r0-r1 mov_ge_r0-r2_lsl_i add_r2-r0-r2 sub_r3-r2-r0	sub_r3-r2_i
mov_r0-r1 bfi_r2-r0_i_i orr_r2-r2_i orr_r2-r1-r2_ror_i	orr_r2-r2_i orr_r2-r1-r2_ror_i
tst_r0-r1 mov_eq_r1_i mvn_r0-r1 lsl_r2-r0_i bic_r2-r2_i bic_r3-r2_i	tst_r0-r1 mov_ge_r1_i mvn_r0-r1 lsl_r2-r0_i bic_r3-r2_i
orr_r0-r1-r0 mov_r2-r0_lsr_i cmp_r0-r2 sub_cc_r1-r2-r0 bic_r2-r1-r2	bic_r2-r1-r1_lsr_i bic_r2-r2-r0_lsr_i
mov_r0-r1_lsl_i and_r2-r3-r0 rsb_r1-r2_i lsr_r3-r1_i	and_r2-r3-r1_lsl_i rsb_r1-r2_i lsr_r3-r1_i
mvn_r0-r1 add_r0-r0_i lsr_r1-r2-r1 bic_r0-r0-r1	rsb_r0-r1_i lsr_r1-r2-r1 bic_r0-r0-r1
sub_r0-r1-r0 cmp_r2-r1 mvn_cs_r2-r3 bic_r3-r2-r0 mov_r2-r3	sub_r0-r1-r0 cmp_r2-r1 mvn_cs_r2-r3 bic_r2-r2-r0
bfi_r0-r0_i_i bfi_r1-r2_i_i bic_r0-r0_i rsb_r3-r1-r0 bfi_r0-r3_i_i bic_r3-r0_i	bic_r3-r0_i bfi_r3-r2_i_i
bfi_r0-r1_i_i sub_r2-r0_i orr_r1-r2-r0 ror_r2-r1-r1 and_r2-r2_i bic_r2-r2_i	bfi_r0-r1_i_i sub_r2-r0_i orr_r1-r2-r0 ror_r2-r1-r1 and_r2-r2_i
cmp_r0-r1 orr_eq_r2-r2_i bfi_r1-r2_i_i eor_r1-r1-r0 orr_r3-r1-r3	bfi_r1-r2_i_i eor_r1-r1-r0 orr_r3-r1-r3
bic_r0-r1_i bic_r1-r0_i eor_r2-r1_i bfi_r1-r2_i_i bic_r3-r2-r1	mov_r3_i
lsl_r0-r1_i sub_r2-r0_i sub_r3-r2-r0 sub_r0-r3_i orr_r2-r3-r0 and_r0-r2_i	mov_r0_i
orr_r0-r1-r0 bic_r2-r0-r2 sub_r0-r2-r3_lsl_i bfi_r1-r0_i_i	orr_r0-r1-r0 bic_r0-r0-r2 bfi_r1-r0_i_i
cmp_r0_i mvn_hi_r1-r2 lsl_r2-r2-r1 add_r3-r2_i sub_r1-r2-r3 add_r2-r1-r1	mvn_r2_i
mvn_r0-r1 lsr_r2-r0-r0 bic_r3-r3-r2 bfi_r3-r3_i_i ror_r3-r3_i add_r1-r3_i	mvn_r0-r1 lsr_r2-r0-r0 bic_r3-r3-r2 ror_r3-r3_i add_r1-r3_i
lsl_r0-r1_i rsb_r1-r2-r0 mvn_r0-r3 eor_r2-r0-r2 rsb_r3-r1-r2	rsb_r1-r2-r1_lsl_i mvn_r0-r3 eor_r2-r0-r2 rsb_r3-r1-r2
mvn_r0-r1 lsl_r2-r0-r2 and_r0-r2-r3 and_r2-r0-r3	mvn_r0-r1 lsl_r2-r0-r2 and_r2-r3-r2
add_r0-r1_i asr_r1-r0-r0 sub_r0-r2-r1 rsb_r2-r2-r0 orr_r2-r2_i	add_r0-r1_i asr_r1-r0-r0 sub_r2-r1-r1_lsl_i orr_r2-r2_i
sub_r0-r1_i orr_r2-r3-r0 bic_r0-r2_i bic_r3-r0-r1 rsb_r3-r1-r3_asr_i	sub_r0-r1_i orr_r2-r3-r0 bic_r3-r2-r1 rsb_r3-r1-r3_asr_i
lsr_r0-r1_i lsl_r1-r2_i and_r0-r1-r0 rsb_r1-r2_i and_r1-r1-r0_lsr_i and_r0-r1_i	lsr_r0-r1_i and_r0-r0-r2_lsl_i rsb_r1-r2_i and_r1-r1-r0_lsr_i and_r0-r1_i
lsl_r0-r1-r1 and_r2-r3-r0_ror_i mvn_r1-r2 add_r0-r3-r1 bic_r2-r0_i	lsl_r0-r1-r1 bic_r2-r3-r0_ror_i sub_r0-r2_i bic_r2-r0_i
cmp_r0_i orr_hi_r1-r0-r2_lsr_i bic_r2-r2_i mvn_r0-r1 and_r1-r2-r0	bic_r2-r2_i cmp_r0_i orr_hi_r1-r0-r2_lsr_i bic_r1-r2-r1
bfi_r0-r1_i_i eor_r1-r2-r0 bfi_r2-r1_i_i bfi_r3-r2_i_i	unk bfi_r3-r1_i_i
cmp_r0_i sub_ne_r1-r2-r3 sub_eq_r1-r2-r3 orr_r1-r1-r0_lsl_i	sub_r1-r2-r3 orr_r1-r1-r0_lsl_i
mvn_r0-r1 lsr_r2-r0-r2 bic_r3-r2_i and_r3-r3_i add_r2-r3-r0_lsl_i	mvn_r0-r1 lsr_r2-r0-r2 and_r3-r2_i orr_r2-r3-r0_lsl_i
cmp_r0-r1 eor_cc_r2-r1_i mov_ls_r2-r0_lsl_i eor_r2-r2_i mvn_r1-r2	cmp_r0-r1 mov_ls_r2-r0_lsl_i eor_r2-r2_i mvn_r1-r2
bic_r0-r1-r0 lsl_r0-r0_i mvn_r2-r0 asr_r3-r2_i	bic_r0-r1-r0 lsl_r0-r0_i mvn_r3-r0_asr_i
mvn_r0-r1 mov_r1-r0 add_r0-r1-r1 asr_r2-r0_i	mvn_r2-r1_ror_i asr_r2-r2_i
mvn_r0-r1 bic_r1-r0_i lsl_r1-r1_i sub_r2-r1_i orr_r3-r2_i	unk sub_r3-r1-r3 mvn_r3-r3_lsl_i
cmp_r0-r1 sub_cc_r2-r0-r1_lsl_i sub_r0-r2-r0_lsr_i rsb_r3-r0-r3 bic_r0-r3_i mov_r1-r0	cmp_r0-r1 sub_cc_r2-r0-r1_lsl_i sub_r0-r2-r0_lsr_i rsb_r3-r0-r3 bic_r1-r3_i
tst_r0_i mov_eq_r1-r2_ror_i mov_r2-r1 eor_r3-r1_i rsb_r0-r2_i bic_r1-r0-r3	tst_r0_i mov_ls_r1-r2_ror_i rsb_r0-r1_i eor_r3-r1_i bic_r1-r0-r3
mvn_r0-r1 sub_r0-r1-r0 mov_r2-r0 and_r1-r2-r0_lsl_i sub_r2-r1-r2_asr_i	mvn_r0-r1 sub_r0-r1-r0 and_r1-r0-r0_lsl_i sub_r2-r1-r0_asr_i
bic_r0-r0-r1 orr_r2-r0_i mov_r3-r2_ror_i mov_r2-r3 orr_r2-r2-r3_ror_i	bic_r0-r0-r1 orr_r2-r0_i mov_r3-r2_ror_i orr_r2-r3-r3_ror_i
bfi_r0-r0_i_i rsb_r1-r0_i rsb_r1-r0-r1 bic_r0-r1_i orr_r2-r1-r0_lsl_i bic_r2-r2-r0	rsb_r1-r0_i rsb_r1-r0-r1 bic_r0-r1_i orr_r2-r1-r0_lsl_i bic_r2-r2-r0
tst_r0_i add_ne_r0-r1-r2_lsl_i add_eq_r0-r0_i lsr_r0-r0_i ror_r3-r0_i	tst_r0_i add_ne_r0-r1-r2_lsl_i lsr_r0-r0_i ror_r3-r0_i
cmp_r0-r1 and_ne_r2-r0-r1 and_eq_r2-r3-r1_asr_i orr_r2-r1-r2_asr_i bfi_r1-r1_i_i eor_r2-r1-r2 mvn_r1-r2	cmp_r0-r1 and_ne_r2-r0-r1 and_eq_r2-r3-r0_asr_i orr_r2-r1-r2_asr_i eor_r2-r1-r2 mvn_r1-r2
orr_r0-r1-r2 sub_r3-r1_i bfi_r2-r2_i_i bic_r1-r3-r2 rsb_r1-r0-r1_asr_i	orr_r0-r1-r2 sub_r3-r1_i bic_r1-r3-r2 rsb_r1-r0-r1_asr_i
bfi_r0-r1_i_i mov_r2-r0 add_r0-r0-r2 bic_r3-r0-r2 bfi_r0-r2_i_i and_r0-r3-r0	bfi_r0-r1_i_i bic_r2-r0-r0_lsl_i add_r0-r0-r2
cmp_r0-r1 mov_ne_r2_i orr_ge_r2-r2-r1 bfi_r2-r2_i_i ror_r1-r2_i bic_r3-r1_i bfi_r2-r3_i_i	cmp_r0-r1 mov_ne_r2_i orr_ge_r2-r2-r1 bfi_r2-r2_i_i bic_r3-r1_i bfi_r2-r3_i_i
bfi_r0-r1_i_i asr_r1-r0-r1 add_r0-r0-r1_ror_i bic_r1-r0_i bfi_r2-r1_i_i lsr_r0-r2_i	lsr_r0-r2_i
cmp_r0-r1 mov_hi_r0-r2 bfi_r0-r0_i_i bfi_r3-r0_i_i	cmp_r0-r1 mov_hi_r0-r2 bfi_r3-r0_i_i
cmp_r0-r1 orr_ls_r1-r0-r2_lsr_i orr_hi_r1-r1-r0_lsl_i bic_r3-r1_i bic_r1-r3_i mvn_r2-r1	cmp_r0-r1 orr_ls_r1-r0-r2_lsr_i orr_hi_r1-r1-r0_lsl_i bic_r1-r1_i mvn_r2-r1
lsr_r0-r1-r0 bic_r2-r1-r0 rsb_r2-r2-r0 mvn_r0-r2 mov_r2-r0	lsr_r0-r1-r0 bic_r2-r1-r0 rsb_r2-r2-r0 mvn_r2-r2
sub_r0-r0_i bfi_r1-r0_i_i add_r0-r1_i rsb_r0-r0-r1	mvn_r0_i
bfi_r0-r1_i_i rsb_r0-r0-r2 sub_r1-r0-r3 add_r0-r1-r3 bic_r3-r1-r0	bfi_r0-r1_i_i rsb_r0-r0-r2 sub_r1-r0-r3 bic_r3-r1-r0
mvn_r0-r1 mov_r2-r0 bfi_r0-r2_i_i lsr_r1-r0-r0 bfi_r1-r1_i_i asr_r3-r1_i	mvn_r0-r1 bfi_r0-r0_i_i lsr_r1-r0-r0 asr_r3-r1_i
eor_r0-r1-r2_lsr_i bic_r3-r1-r0 bic_r0-r2-r3 bic_r1-r0-r1	bic_r1-r2-r1
tst_r0-r1 mov_ne_r2-r3 rsb_r0-r0-r2 bfi_r1-r0_i_i bfi_r3-r1_i_i	tst_r0-r1 mov_ne_r2-r3 rsb_r1-r0-r2 bfi_r3-r1_i_i
cmp_r0-r1 mov_eq_r1-r0 add_r0-r1-r2_lsr_i orr_r3-r0_i	add_r3-r1-r2_lsr_i orr_r3-r3_i
bic_r0-r0_i add_r0-r0_i add_r1-r0-r0 and_r2-r1_i	and_r2-r0_i
tst_r0-r1 mvn_eq_r2-r0 mov_r3-r2 lsr_r3-r3_i mvn_r1-r3 ror_r0-r1-r1	tst_r0-r1 mvn_ge_r2-r0 lsr_r3-r2_i mvn_r1-r3 ror_r0-r1-r1
mvn_r0-r1 bfi_r1-r0_i_i rsb_r2-r1_i bic_r0-r2_i eor_r2-r0_i	eor_r0-r1_i rsb_r2-r0_i eor_r2-r2_i bic_r2-r2_i
bic_r0-r1-r2 sub_r3-r3-r0 add_r0-r3_i bfi_r2-r0_i_i	unk rsb_r3-r3-r1 bfi_r2-r3_i_i
tst_r0_i and_eq_r1-r1-r0 mov_r0-r1 mov_r2-r3_ror_i add_r0-r2-r0 bic_r3-r0_i	tst_r0_i and_eq_r1-r1-r0 mov_r2-r3_ror_i add_r0-r2-r1 bic_r3-r0_i
bfi_r0-r0_i_i orr_r1-r0-r1_lsr_i mov_r0-r1 orr_r0-r2-r0	bfi_r0-r0_i_i orr_r1-r0-r1_lsr_i orr_r0-r2-r1
lsr_r0-r0_i mov_r1-r0 cmp_r2-r0 sub_cc_r2-r3-r1 rsb_r0-r2-r1_lsr_i	lsr_r0-r0_i cmp_r2-r0 sub_cc_r2-r3-r0 rsb_r0-r2-r0_asr_i
rsb_r0-r1_i orr_r1-r0-r2_ror_i lsr_r3-r1_i mvn_r0-r3	rsb_r0-r1_i orr_r1-r0-r2_ror_i mvn_r0-r1_lsr_i
sub_r0-r1-r2 asr_r3-r0_i lsl_r0-r3-r3 mov_r1-r0	sub_r0-r1-r2 asr_r3-r0_i lsl_r1-r3-r3
orr_r0-r1-r2_lsl_i bic_r3-r1_i orr_r0-r2-r0_ror_i sub_r2-r0-r3_lsr_i	orr_r0-r1-r2_lsl_i orr_r0-r2-r0_ror_i sub_r2-r0-r1_lsr_i
lsr_r0-r1_i eor_r2-r0-r2_ror_i sub_r3-r1-r2 bic_r2-r3_i orr_r3-r1-r2_asr_i	lsr_r0-r1_i eor_r2-r0-r2_ror_i sub_r3-r1-r2 orr_r3-r1-r3_asr_i
bfi_r0-r1_i_i bfi_r2-r0_i_i bfi_r0-r0_i_i rsb_r0-r2-r0_asr_i	bfi_r2-r1_i_i rsb_r0-r2-r0_asr_i
bfi_r0-r0_i_i mvn_r1-r0 mvn_r2-r1 and_r2-r2-r1	eor_r2-r2-r2
eor_r0-r1_i bic_r0-r0_i mov_r2-r0 asr_r1-r2-r0 bfi_r3-r1_i_i	bic_r0-r1_i asr_r1-r0-r0 bfi_r3-r1_i_i
sub_r0-r1-r2_ror_i orr_r3-r1-r3_asr_i orr_r2-r0-r3 bic_r0-r0-r2	mov_r0_i
add_r0-r1-r0 rsb_r2-r0-r1_lsl_i mov_r1-r2_ror_i bic_r2-r0-r1	add_r0-r1-r0 rsb_r2-r0-r1_lsl_i bic_r2-r0-r2_ror_i
bfi_r0-r1_i_i sub_r0-r0_i mvn_r1-r0 bic_r2-r1_i	bfi_r0-r1_i_i rsb_r1-r0_i bic_r2-r1_i
add_r0-r0_i bic_r0-r1-r0 bic_r2-r0_i mov_r3-r2	add_r0-r0_i bic_r0-r1-r0 bic_r3-r0_i
lsr_r0-r1-r1 bic_r0-r0_i asr_r1-r0-r1 mvn_r2-r1 bic_r0-r2_i bic_r3-r0_i	lsr_r0-r1-r1 lsr_r1-r0-r1 mvn_r2-r1 bic_r3-r2_i
bic_r0-r0_i mov_r1-r0 mov_r2-r1_asr_i lsr_r1-r2_i bfi_r2-r1_i_i bic_r1-r2_i	mov_r2-r0_asr_i ror_r1-r2_i bfi_r2-r1_i_i bic_r1-r2_i
tst_r0_i mvn_ne_r1-r2 orr_r0-r0_i asr_r3-r0_i add_r3-r3-r1	tst_r0_i mvn_ne_r1-r2 asr_r3-r0_i add_r3-r3-r1
bic_r0-r1_i add_r2-r2_i rsb_r0-r2-r0 bfi_r0-r0_i_i	bic_r0-r1_i add_r2-r2_i rsb_r0-r2-r0
lsr_r0-r1_i eor_r2-r0_i bfi_r2-r2_i_i sub_r2-r2_i and_r2-r2_i	mov_r2-r1_ror_i bfi_r2-r2_i_i sub_r2-r2_i and_r2-r2_i
lsr_r0-r1_i bic_r1-r0_i and_r1-r2-r1 orr_r3-r1-r3_asr_i	bic_r2-r2_i and_r2-r2-r1_lsr_i orr_r3-r2-r3_asr_i
sub_r0-r1_i bfi_r2-r0_i_i lsl_r0-r2_i add_r0-r2-r0	sub_r0-r1_i bfi_r2-r0_i_i add_r0-r2-r2_lsl_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 tst_r2-r3 rsb_ne_r3-r2-r3 mov_r1-r3_asr_i	mvn_r2-r0 tst_r2-r3 rsb_ne_r3-r2-r3 mov_r1-r3_asr_i
cmp_r0-r1 mov_cs_r2_i mov_r3-r2 bfi_r0-r3_i_i bfi_r0-r0_i_i add_r0-r0-r0	cmp_r0-r1 mov_cs_r2_i bfi_r0-r2_i_i bfi_r0-r0_i_i add_r0-r0-r0
tst_r0_i mvn_ne_r1-r0 bic_r1-r1_i mov_r2-r1 bfi_r2-r2_i_i	tst_r0_i mvn_ne_r1-r0 bic_r2-r1_i
cmp_r0-r1 mvn_ls_r0-r1 mvn_hi_r0-r1 bic_r0-r0_i	mvn_r0-r1 bic_r0-r0_i
ror_r0-r0_i eor_r1-r0-r2 mvn_r2-r1 bfi_r1-r2_i_i bic_r1-r1_i	eor_r1-r2-r0_ror_i eor_r3-r1_i bic_r1-r3_i
and_r0-r1-r2 mov_r1-r0 bic_r1-r1_i lsr_r1-r1_i lsl_r3-r1_i	and_r0-r1-r2 lsr_r1-r0_i lsl_r3-r1_i
add_r0-r1-r0 lsr_r2-r2-r3 add_r1-r2-r0_ror_i lsl_r3-r2_i add_r1-r1-r3	add_r0-r1-r0 lsr_r2-r2-r3 add_r1-r2-r0_ror_i add_r1-r1-r2_lsl_i
ror_r0-r1_i eor_r2-r0-r1_lsr_i ror_r2-r2-r0 orr_r1-r1-r2 mov_r3-r0 sub_r3-r3-r1_lsl_i	ror_r0-r1_i eor_r2-r0-r1_lsr_i ror_r2-r2-r0 orr_r1-r1-r2 sub_r3-r0-r1_lsl_i
orr_r0-r1-r2 bic_r0-r2-r0 rsb_r3-r3-r1 lsl_r0-r3-r0 lsl_r0-r0-r2	rsb_r3-r3-r1 lsl_r0-r3-r2
bfi_r0-r1_i_i mov_r2-r3 add_r1-r2_i lsr_r0-r0-r1	bfi_r0-r1_i_i add_r1-r3_i lsr_r0-r0-r1
bfi_r0-r1_i_i bic_r2-r2_i eor_r3-r2-r0 rsb_r1-r2-r3_ror_i eor_r1-r2-r1_asr_i bic_r2-r2-r1	bfi_r0-r1_i_i bic_r2-r2_i eor_r3-r2-r0 rsb_r3-r2-r3_ror_i and_r2-r2-r3_asr_i
sub_r0-r1-r2 mov_r3-r0 bfi_r3-r3_i_i bic_r2-r3_i	rsb_r3-r2-r1 bfi_r3-r3_i_i bic_r2-r3_i
sub_r0-r0-r1 cmp_r2-r3 add_eq_r1-r1-r0 add_r3-r1_i sub_r1-r3-r1	mov_r1_i
tst_r0_i rsb_eq_r0-r0-r1 mov_r1-r0_lsl_i bfi_r2-r1_i_i bfi_r0-r2_i_i	tst_r0_i rsb_eq_r0-r0-r1 bfi_r0-r2_i_i
bfi_r0-r1_i_i rsb_r1-r0_i bfi_r2-r1_i_i mvn_r1-r2 bfi_r0-r1_i_i	bfi_r0-r1_i_i mvn_r1-r0 bfi_r0-r1_i_i
cmp_r0-r1 orr_ls_r2-r2-r3 bfi_r2-r2_i_i bfi_r0-r2_i_i	cmp_r0-r1 orr_ls_r2-r2-r3 bfi_r0-r2_i_i
tst_r0-r1 orr_ne_r2-r1-r0 add_eq_r2-r0_i orr_r1-r2-r1_ror_i mov_r2-r1	tst_r0-r1 orr_ne_r2-r1-r0 add_eq_r2-r0_i orr_r2-r2-r1_ror_i
bfi_r0-r1_i_i lsr_r2-r2-r2 bfi_r1-r0_i_i lsr_r0-r2-r1 sub_r3-r0-r3	lsr_r2-r2-r2 bfi_r1-r0_i_i lsr_r0-r2-r1 sub_r3-r0-r3
tst_r0-r1 orr_eq_r2-r3-r1 mvn_r1-r2 bic_r2-r2-r1	tst_r0-r1 orr_ls_r2-r3-r1
cmp_r0-r1 mov_ls_r2-r0 add_r1-r2-r2 bic_r3-r1_i mov_r0-r3 rsb_r3-r1-r0_lsl_i	cmp_r0-r1 mov_ls_r2-r0 add_r1-r2-r2 bic_r3-r1_i rsb_r3-r1-r3_lsl_i
mov_r0-r1 mov_r2-r0_lsl_i and_r1-r2_i lsl_r3-r0-r1 asr_r1-r3-r3 bic_r2-r1-r0	asr_r0-r1-r1 bic_r2-r0-r1
orr_r0-r1-r0_lsr_i mov_r2-r0_ror_i mov_r1-r2 eor_r0-r2_i eor_r0-r1-r0	mov_r0_i
bfi_r0-r0_i_i orr_r1-r2-r0_ror_i bfi_r2-r2_i_i rsb_r3-r1-r2_lsr_i add_r2-r3_i bic_r3-r2-r1	bfi_r0-r0_i_i orr_r1-r2-r0_ror_i rsb_r3-r1-r2_lsr_i add_r2-r3_i bic_r3-r2-r1
bfi_r0-r1_i_i mvn_r2-r0 mov_r1-r2 lsr_r1-r3-r1 bfi_r2-r1_i_i	bfi_r0-r1_i_i mvn_r2-r0 lsr_r1-r3-r2 bfi_r2-r1_i_i
lsr_r0-r1-r2 add_r2-r0_i bfi_r2-r2_i_i sub_r3-r2_i	lsr_r0-r1-r2 add_r3-r0_i
bfi_r0-r0_i_i asr_r1-r0_i rsb_r2-r1_i eor_r3-r2_i	asr_r1-r0_i rsb_r2-r1_i eor_r3-r2_i
and_r0-r0-r1_lsl_i bfi_r2-r2_i_i sub_r0-r2-r0 orr_r1-r3-r0 sub_r0-r1-r2	and_r0-r0-r1_lsl_i sub_r0-r2-r0 orr_r1-r3-r0 sub_r0-r1-r2
cmp_r0-r1 mvn_ne_r0-r2 mov_r2-r0 add_r1-r2_i add_r3-r1_i	cmp_r0-r1 mvn_ne_r0-r2 add_r3-r0_i
tst_r0_i mvn_eq_r1-r0 add_r2-r3-r0_lsl_i bic_r3-r1-r2 bfi_r1-r3_i_i	tst_r0_i mvn_ls_r1-r0 bic_r3-r1-r3 bfi_r1-r3_i_i
mov_r0-r1_lsl_i lsr_r2-r0_i add_r0-r3-r2 eor_r1-r3_i add_r0-r1-r0 mvn_r1-r0	mov_r0-r1_lsl_i add_r0-r3-r0_lsr_i eor_r1-r3_i add_r0-r1-r0 mvn_r1-r0
cmp_r0-r1 and_eq_r1-r2_i mvn_r3-r1 bic_r2-r1-r3 lsl_r1-r2-r2	cmp_r0-r1 and_eq_r1-r2_i lsl_r1-r1-r1
ror_r0-r1-r1 mov_r2-r0 rsb_r3-r2-r1 bic_r1-r1-r3	ror_r0-r1-r1 rsb_r3-r0-r1 bic_r1-r1-r3
bfi_r0-r0_i_i orr_r1-r2-r1 mvn_r3-r1 rsb_r3-r0-r3 bfi_r3-r3_i_i	orr_r1-r2-r1 mvn_r3-r1 rsb_r3-r0-r3 bfi_r3-r3_i_i
tst_r0-r1 mvn_ne_r0-r2 mvn_r2-r0	tst_r0-r1 mvn_cs_r2-r0
add_r0-r1-r1 rsb_r2-r3-r0 bic_r2-r2_i bfi_r2-r2_i_i	rsb_r2-r3-r1_lsl_i unk
bic_r0-r1-r2 bic_r0-r0_i bfi_r3-r0_i_i lsr_r3-r3_i	lsr_r3-r3_i
bic_r0-r1_i mvn_r2-r3 orr_r1-r2-r0 bfi_r1-r1_i_i rsb_r2-r1_i	bic_r2-r1_i unk rsb_r2-r3_i
and_r0-r1-r2_ror_i sub_r3-r3-r1 add_r1-r3-r0_ror_i eor_r0-r1-r0 eor_r2-r1-r0	and_r2-r1-r2_ror_i
mov_r0-r1 cmp_r1-r0 mov_cs_r2-r1_ror_i asr_r0-r1-r2	mov_r2-r1_lsr_i asr_r0-r1-r2
bic_r0-r1-r0 mvn_r2-r0 rsb_r3-r0-r2 sub_r0-r3-r0_lsl_i	bic_r0-r1-r0 mvn_r3-r0_lsl_i sub_r0-r3-r0_lsl_i
mvn_r0-r1 add_r1-r0-r1 sub_r0-r2-r1_ror_i mov_r3-r0 rsb_r1-r3_i sub_r3-r1_i	rsb_r3-r2_i
cmp_r0-r1 eor_eq_r2-r1-r3_lsr_i mov_r0-r2 bic_r3-r2-r0	bic_r3-r2-r2
eor_r0-r1-r2_lsr_i mvn_r2-r0 mov_r3-r2 ror_r3-r3-r3	eor_r0-r1-r2_lsr_i mvn_r2-r0 ror_r3-r2-r2
bic_r0-r0-r1 bic_r2-r0_i mov_r3-r2_lsl_i bic_r2-r3-r2 rsb_r3-r3-r2	bic_r0-r0-r1 bic_r3-r0_i and_r3-r3-r3_lsl_i sub_r3-r3-r3_lsl_i
tst_r0-r1 orr_eq_r1-r2_i bfi_r3-r2_i_i bfi_r1-r1_i_i sub_r0-r3-r0 rsb_r1-r0-r1_lsr_i	tst_r0-r1 orr_eq_r1-r2_i bfi_r3-r2_i_i sub_r0-r3-r0 rsb_r1-r0-r1_lsr_i
rsb_r0-r1-r0_lsr_i and_r1-r2-r0 mov_r2-r1 bfi_r2-r2_i_i bic_r1-r2_i	rsb_r0-r1-r0_lsr_i and_r1-r0-r2 bic_r1-r1_i
eor_r0-r1-r2 mvn_r3-r0 orr_r1-r3_i bfi_r1-r1_i_i	eor_r0-r1-r2 mvn_r3-r0 orr_r1-r3_i
bic_r0-r1-r2 bic_r2-r1-r0 bic_r2-r0-r2 bic_r0-r2_i	bic_r2-r1-r2 bic_r0-r2_i
tst_r0-r1 mov_eq_r2-r0 mov_ne_r2-r3 bfi_r2-r2_i_i	tst_r0-r1 mov_eq_r2-r0 mov_ne_r2-r3
mov_r0-r1 cmp_r2-r0 mvn_cs_r1-r0 asr_r0-r1_i asr_r2-r0_i	cmp_r2-r1 mvn_cs_r1-r1 asr_r0-r1_i asr_r2-r0_i
orr_r0-r1-r0 cmp_r2-r0 eor_ge_r0-r3-r2_lsl_i bfi_r0-r0_i_i	orr_r0-r1-r0 cmp_r2-r0 eor_ge_r0-r3-r2_lsl_i
tst_r0_i and_ne_r1-r2-r1 orr_r1-r1_i bic_r3-r1_i rsb_r2-r3-r1	mov_r2_i
mov_r0-r1 tst_r2-r3 eor_ne_r1-r0_i bfi_r2-r1_i_i	tst_r2-r3 rsb_ne_r1-r1_i bfi_r2-r1_i_i
mvn_r0-r1 bic_r2-r0-r1 bfi_r1-r2_i_i mvn_r0-r1	mvn_r0-r1 eor_r0-r0_i
cmp_r0-r1 mvn_lt_r2-r1 mvn_ge_r2-r1 eor_r2-r1-r2 sub_r3-r2_i	mvn_r3_i
tst_r0-r1 and_eq_r0-r1-r0 sub_r1-r1-r0 mvn_r2-r0 sub_r2-r2-r1	mvn_r2-r1
and_r0-r1_i bfi_r2-r2_i_i bic_r2-r3-r2 and_r1-r3-r0_lsr_i eor_r2-r1-r2 bic_r3-r2_i	bfi_r2-r2_i_i bic_r2-r3-r2 bic_r3-r2_i
rsb_r0-r0-r1_ror_i eor_r2-r0-r2 bic_r3-r2_i and_r2-r3_i add_r3-r2-r2	rsb_r0-r0-r1_ror_i eor_r2-r0-r2 and_r2-r2_i add_r3-r2-r2
eor_r0-r1-r2 tst_r3_i eor_ne_r0-r2-r0 bic_r2-r1-r0 bic_r3-r2-r0	eor_r0-r1-r2 tst_r3_i eor_ne_r0-r2-r0 bic_r3-r1-r0
tst_r0-r1 mvn_eq_r0-r1 lsr_r1-r0_i mov_r2-r1_lsr_i mvn_r0-r2	tst_r0-r1 mvn_eq_r0-r1 mvn_r0-r0_asr_i
mov_r0-r1 sub_r2-r2-r1_asr_i bic_r0-r0-r2 bic_r3-r2_i add_r2-r3-r3_ror_i bic_r0-r2-r0	sub_r2-r2-r1_asr_i bic_r0-r1-r2 bic_r3-r2_i add_r2-r3-r3_ror_i bic_r0-r2-r0
cmp_r0-r1 mov_ls_r2_i mov_hi_r2-r3 bic_r1-r2-r3 bic_r0-r1-r3	cmp_r0-r1 mov_r2_i mov_hi_r2-r3 bic_r0-r2-r3
bic_r0-r1-r2 bfi_r3-r0_i_i lsl_r0-r3-r3 bic_r0-r0_i bic_r1-r0_i bfi_r0-r1_i_i	bic_r0-r1-r2 bfi_r3-r0_i_i lsl_r0-r3-r3 bic_r0-r0_i
sub_r0-r0-r1_asr_i add_r0-r2-r0_lsr_i orr_r3-r1-r0_lsl_i sub_r3-r1-r3 lsl_r3-r3_i lsl_r0-r3_i	sub_r0-r0-r1_asr_i add_r0-r2-r0_lsr_i orr_r3-r1-r0_lsl_i sub_r3-r1-r3 mov_r0-r3_lsl_i
cmp_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 bic_r3-r2-r1	mvn_r2-r0 bic_r3-r2-r1
sub_r0-r0_i add_r0-r0_i lsl_r1-r0_i sub_r0-r0_i lsl_r1-r1-r0	sub_r0-r0_i lsl_r1-r0_i sub_r0-r0_i lsl_r1-r1-r0
mvn_r0-r1 tst_r0-r1 rsb_ne_r0-r1_i lsr_r2-r0_i	mvn_r0-r1 lsr_r2-r0_i
bic_r0-r1_i lsl_r2-r0_i bic_r2-r3-r2 sub_r1-r3-r0_ror_i add_r2-r1-r2	bic_r0-r1_i bic_r2-r3-r0_lsl_i sub_r1-r3-r0_ror_i add_r2-r1-r2
tst_r0-r1 orr_eq_r0-r2_i bic_r0-r0_i mov_r1-r0_ror_i rsb_r2-r1-r0 bfi_r3-r2_i_i	tst_r0-r1 orr_eq_r0-r2_i bic_r0-r0_i sub_r2-r0-r0_ror_i bfi_r3-r2_i_i
rsb_r0-r1_i eor_r1-r2-r0 asr_r2-r1-r1 add_r0-r2-r2_asr_i asr_r1-r0_i mvn_r3-r1	rsb_r0-r1_i eor_r1-r2-r0 asr_r2-r1-r1 add_r0-r2-r2_asr_i mvn_r3-r0_asr_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i lsr_r0-r2_i bfi_r3-r0_i_i rsb_r2-r0_i bic_r2-r2-r3 add_r3-r2-r2_ror_i	unk eor_r3-r2-r2_ror_i
sub_r0-r0_i rsb_r1-r0_i rsb_r2-r0-r1 mvn_r1-r2	rsb_r2-r0_i sub_r1-r0-r2
cmp_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 bfi_r2-r2_i_i	mvn_r2-r0 bfi_r2-r2_i_i
add_r0-r0-r1 bic_r0-r0_i bfi_r2-r0_i_i mvn_r3-r2 mvn_r2-r3 orr_r2-r2_i	bic_r2-r2_i orr_r2-r2_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r2_ror_i sub_r3-r1_i bic_r0-r3-r0 mvn_r2-r0	tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r2_ror_i sub_r3-r1_i unk
tst_r0_i mvn_eq_r1-r2 add_r3-r1-r2_ror_i and_r2-r3_i orr_r3-r3-r2	tst_r0_i mvn_eq_r1-r2 add_r3-r1-r2_ror_i
ror_r0-r1-r2 add_r3-r0-r1 sub_r0-r3-r1 asr_r2-r3-r0	ror_r0-r1-r2 add_r3-r0-r1 asr_r2-r3-r0
tst_r0-r1 sub_ne_r2-r1-r2_ror_i sub_eq_r2-r3-r2 add_r1-r0-r2 mov_r0-r1	tst_r0-r1 sub_ne_r2-r1-r2_ror_i sub_eq_r2-r3-r2 add_r0-r0-r2
ror_r0-r0_i lsl_r1-r0_i add_r2-r1-r1 mov_r1-r2_asr_i mov_r0-r1	mov_r1-r0_ror_i mov_r0-r1_asr_i
cmp_r0-r1 and_cs_r2-r1-r3_asr_i mvn_eq_r2-r0 mvn_r0-r2	cmp_r0-r1 and_cs_r2-r1-r3_asr_i mvn_ne_r0-r2
bic_r0-r1-r2 cmp_r2_i mov_eq_r1-r0 sub_r2-r0-r1_asr_i	bic_r0-r1-r2 sub_r2-r0-r1_asr_i
lsl_r0-r0-r1 sub_r1-r0-r2_ror_i lsl_r1-r1_i bfi_r0-r1_i_i sub_r3-r0-r1	lsl_r0-r0-r1 sub_r1-r0-r2_ror_i sub_r3-r0-r1_lsl_i unk
bfi_r0-r0_i_i bic_r1-r2_i sub_r1-r0-r1 bfi_r0-r1_i_i sub_r2-r0_i lsl_r0-r2_i	bfi_r0-r0_i_i sub_r2-r0_i lsl_r0-r2_i
orr_r0-r0_i lsl_r1-r0_i bic_r0-r1_i bfi_r2-r0_i_i	unk
bfi_r0-r1_i_i eor_r2-r3-r0_asr_i bic_r0-r3-r2 bfi_r0-r0_i_i	and_r3-r3-r0_asr_i bfi_r3-r3_i_i mov_r0-r3
ror_r0-r1_i mov_r2-r0_lsr_i mvn_r0-r2 and_r2-r0-r2_ror_i	ror_r0-r1_i mvn_r3-r0_lsr_i bic_r2-r3-r3_ror_i
tst_r0_i orr_eq_r0-r1_i mvn_eq_r0-r2 rsb_r1-r0-r3 bic_r3-r2_i lsr_r0-r3-r1	tst_r0_i mvn_ge_r0-r2 rsb_r1-r0-r3 bic_r3-r2_i lsr_r0-r3-r1
cmp_r0-r1 orr_ls_r2-r2_i bfi_r0-r2_i_i bic_r1-r0_i bfi_r2-r1_i_i and_r0-r2_i	and_r0-r2_i
and_r0-r1-r2 and_r3-r3_i bfi_r1-r0_i_i and_r0-r1-r3_ror_i	and_r3-r3_i and_r0-r1-r3_ror_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 orr_r2-r0-r3_lsl_i	mvn_r0-r1 orr_r2-r0-r3_lsl_i
and_r0-r1-r0 mvn_r1-r0 add_r1-r0-r1 eor_r2-r1_i	mvn_r2_i
bfi_r0-r0_i_i bfi_r1-r0_i_i asr_r2-r1-r3 orr_r2-r3-r2_asr_i	asr_r2-r1-r3 orr_r2-r3-r2_asr_i
tst_r0-r1 and_ne_r1-r2-r0 and_eq_r1-r3-r2_lsl_i orr_r2-r1-r2 bic_r0-r2-r1 mvn_r2-r0	tst_r0-r1 and_ne_r1-r2-r0 and_eq_r1-r3-r2_lsl_i bic_r0-r2-r1 mvn_r2-r0
mvn_r0-r1 add_r2-r3-r0 add_r1-r2_i rsb_r3-r0_i mvn_r0-r3 add_r3-r0-r1	add_r2-r3_i sub_r3-r2-r1_lsl_i
tst_r0-r1 and_eq_r0-r2-r1_asr_i mov_r3-r0 lsl_r3-r3_i lsl_r1-r3_i	tst_r0-r1 and_eq_r0-r2-r1_asr_i lsl_r1-r0_i
tst_r0_i mvn_ne_r1-r0 mov_r2-r1 and_r2-r2-r0_asr_i bfi_r1-r3_i_i add_r2-r2-r1_lsr_i	tst_r0_i mvn_ne_r1-r0 and_r2-r1-r0_asr_i add_r2-r2-r1_lsr_i
rsb_r0-r0_i bfi_r1-r0_i_i orr_r2-r0_i rsb_r3-r1-r2_asr_i bic_r1-r3_i bfi_r3-r1_i_i	rsb_r0-r0_i bfi_r1-r0_i_i rsb_r3-r1-r0_asr_i bic_r3-r3_i
mov_r0-r1 sub_r2-r2-r3_asr_i sub_r1-r2-r0 bic_r0-r3_i rsb_r0-r1-r0_ror_i bfi_r3-r0_i_i	sub_r2-r2-r3_asr_i sub_r1-r2-r1 rsb_r0-r1-r3_lsr_i bfi_r3-r0_i_i
tst_r0-r1 add_ne_r2-r1_i add_r1-r2_i sub_r0-r1_i	tst_r0-r1 add_ne_r2-r1_i add_r0-r2_i
asr_r0-r1_i rsb_r1-r0-r2_lsl_i mov_r2-r1 mvn_r0-r2 mov_r3-r0 add_r0-r3-r0	mvn_r0-r2_lsl_i add_r1-r0-r1_asr_i add_r0-r1-r1
eor_r0-r1-r0_lsl_i lsl_r2-r0_i ror_r0-r0-r2 rsb_r1-r0_i bic_r2-r1_i bfi_r0-r2_i_i	eor_r0-r1-r0_lsl_i unk
bfi_r0-r0_i_i bfi_r1-r2_i_i cmp_r1-r2 add_ls_r0-r0_i bic_r0-r0-r2	bfi_r1-r2_i_i cmp_r1-r2 add_ls_r0-r0_i bic_r0-r0-r2
tst_r0-r1 rsb_ne_r2-r1_i bfi_r3-r2_i_i bic_r1-r3_i bic_r3-r1_i	bic_r3-r3_i
cmp_r0-r1 mvn_cc_r2-r0 mvn_cs_r2-r0 bfi_r3-r2_i_i	mvn_r2-r0 bfi_r3-r2_i_i
cmp_r0_i mov_cs_r1_i bic_r0-r2-r1 lsr_r0-r0_i	cmp_r0_i mov_r0-r2_lsr_i bic_cc_r0-r0-r1_asr_i
tst_r0_i sub_ne_r1-r0_i bfi_r0-r1_i_i bfi_r1-r0_i_i bic_r2-r1_i bic_r3-r2_i	tst_r0_i sub_ne_r1-r0_i bfi_r1-r0_i_i bic_r3-r1_i
and_r0-r1-r2_lsl_i bfi_r3-r0_i_i tst_r0_i orr_eq_r0-r3-r2 lsr_r2-r0_i	orr_r0-r3-r2 lsr_r2-r0_i
sub_r0-r1-r2 and_r0-r0-r3 bic_r3-r3-r0 add_r3-r3_i	sub_r0-r1-r2 bic_r3-r3-r0 add_r3-r3_i
orr_r0-r1-r0_asr_i bic_r2-r0-r1 bic_r1-r0-r2 add_r0-r1-r0_lsr_i	orr_r0-r1-r0_asr_i add_r0-r1-r0_lsr_i
cmp_r0_i and_lt_r1-r2-r0 and_ge_r1-r2-r1_ror_i mov_r0-r1 sub_r0-r1-r0	bic_r0-r1-r1
tst_r0_i orr_ne_r1-r2-r3_ror_i mov_r0-r1_lsr_i mov_r2-r0 bic_r2-r2_i	tst_r0_i orr_ne_r1-r2-r3_ror_i mov_r0-r1_lsr_i bic_r2-r0_i
bic_r0-r1-r2 orr_r2-r2-r0 lsl_r1-r2_i rsb_r1-r0-r1 sub_r2-r1_i orr_r0-r3-r2_lsr_i	bic_r0-r1-r2 orr_r2-r2-r0 rsb_r1-r0-r2_lsl_i sub_r2-r1_i orr_r0-r3-r2_lsr_i
bfi_r0-r1_i_i rsb_r1-r2_i add_r2-r0-r1 mov_r3-r2	bfi_r0-r1_i_i rsb_r1-r2_i add_r3-r0-r1
tst_r0-r1 rsb_ne_r2-r1-r0 eor_r3-r3_i bfi_r1-r3_i_i add_r2-r2-r1	tst_r0-r1 rsb_ne_r2-r1-r0 bfi_r1-r3_i_i add_r2-r2-r1
cmp_r0-r1 mov_ls_r2-r3_lsr_i mov_hi_r2_i and_r3-r3-r0 and_r3-r3-r2_asr_i bic_r2-r0-r3	cmp_r0-r1 eor_cs_r2-r3-r3 mov_ls_r2-r3_lsr_i and_r3-r3-r2_lsr_i bic_r2-r0-r3
bfi_r0-r1_i_i bic_r1-r2-r0 bic_r0-r1_i rsb_r2-r0-r2 and_r0-r2_i	bic_r1-r2-r0 bic_r0-r1_i rsb_r2-r0-r2 and_r0-r2_i
cmp_r0-r1 mov_ge_r2_i bfi_r0-r2_i_i bic_r0-r0_i	bic_r0-r0_i
mov_r0-r1 orr_r1-r0-r1_ror_i tst_r1-r0 mov_ne_r1-r2_asr_i add_r3-r1-r1_ror_i	cmp_r1_i mov_cs_r1-r2_asr_i add_r3-r1-r1_ror_i
add_r0-r0-r1 mvn_r1-r0 bic_r2-r1-r0 bfi_r1-r2_i_i	add_r0-r0-r1 mvn_r1-r0
sub_r0-r1_i mov_r2-r0 asr_r3-r1_i orr_r3-r2-r3	sub_r0-r1_i orr_r3-r0-r1_asr_i
mvn_r0-r1 orr_r2-r0_i asr_r3-r2_i mov_r1-r3 asr_r1-r1_i	mvn_r1-r1_asr_i
mov_r0-r1 eor_r1-r0_i sub_r1-r0-r1 bfi_r1-r1_i_i mov_r2-r1 eor_r1-r2_i	unk bic_r1-r2-r2_ror_i rsb_r1-r1-r2_lsr_i
tst_r0_i mvn_eq_r1-r2 orr_r3-r1_i mov_r2-r3 ror_r0-r2_i	tst_r0_i mvn_ls_r1-r2 orr_r3-r1_i ror_r0-r3_i
cmp_r0-r1 add_lt_r2-r1-r3_lsl_i add_ge_r2-r1-r0_lsl_i bfi_r3-r2_i_i bfi_r0-r3_i_i	bfi_r0-r1_i_i
ror_r0-r1_i ror_r0-r0_i eor_r1-r2-r0 bic_r2-r3-r1	ror_r0-r1_i eor_r1-r2-r0 bic_r2-r3-r1
bfi_r0-r1_i_i rsb_r2-r2-r0 bic_r1-r2_i mvn_r0-r1 lsr_r2-r0_i add_r1-r2_i	bfi_r0-r1_i_i rsb_r2-r2-r0 mvn_r0-r2 lsr_r2-r0_i add_r1-r2_i
tst_r0-r1 mov_eq_r2-r3_asr_i mov_eq_r2-r3 and_r2-r2_i rsb_r1-r1_i lsl_r0-r2_i sub_r1-r1-r0	tst_r0-r1 mov_eq_r2-r3 and_r2-r2_i rsb_r1-r1_i sub_r1-r1-r2_ror_i
lsr_r0-r0-r1 eor_r2-r0-r2 mvn_r3-r2 rsb_r0-r3_i ror_r2-r0_i	lsr_r0-r0-r1 eor_r2-r0-r2 add_r0-r2_i ror_r2-r0_i
tst_r0_i mov_eq_r1-r2 bfi_r3-r1_i_i bfi_r3-r3_i_i mvn_r0-r3	tst_r0_i mov_eq_r1-r2 bfi_r3-r1_i_i mvn_r0-r3
sub_r0-r1-r0 lsl_r2-r0-r3 bfi_r2-r2_i_i asr_r3-r2_i	sub_r0-r1-r0 lsl_r2-r0-r3 asr_r3-r2_i
mov_r0-r1 add_r1-r2-r1 add_r2-r0-r1 bic_r2-r2-r0 bfi_r2-r2_i_i	add_r2-r2-r1_lsl_i bic_r2-r2-r1 bfi_r2-r2_i_i
rsb_r0-r1-r0_lsl_i lsl_r0-r0-r2 lsr_r3-r2-r0 lsr_r3-r3_i mov_r2-r3 bfi_r2-r2_i_i	rsb_r0-r1-r0_lsl_i lsl_r0-r0-r2 lsr_r3-r2-r0 lsr_r2-r3_i bfi_r2-r2_i_i
bic_r0-r1_i mvn_r2-r0 sub_r1-r1_i mov_r0-r1 add_r3-r0-r2 rsb_r0-r2-r3_lsl_i	bic_r0-r1_i sub_r1-r1_i mvn_r2-r0 add_r3-r1-r2 rsb_r0-r2-r3_lsl_i
tst_r0_i add_ne_r1-r1-r1 bic_r2-r1-r2 sub_r0-r2_i mvn_r2-r0	tst_r0_i add_ne_r1-r1-r1 bic_r2-r1-r2 rsb_r2-r2_i
tst_r0-r1 mvn_ne_r2-r3 lsl_r1-r0_i tst_r1_i mvn_eq_r0-r2 mov_r2-r0_asr_i	tst_r1-r0 mvn_ge_r3-r2 asr_r2-r3_i
rsb_r0-r0-r1 rsb_r1-r0-r2_asr_i mov_r2-r1 mov_r3-r2 bic_r2-r3_i	rsb_r0-r0-r1 rsb_r1-r0-r2_asr_i bic_r2-r1_i
asr_r0-r1_i and_r2-r1-r0_ror_i and_r1-r2_i bic_r2-r3_i lsl_r1-r3-r1 bic_r1-r2-r1	and_r2-r1-r1_ror_i and_r1-r2_i bic_r2-r3_i lsl_r1-r3-r1 bic_r1-r2-r1
tst_r0-r1 mov_eq_r0-r2_lsr_i mvn_r2-r0 bfi_r0-r2_i_i	tst_r0-r1 mov_eq_r0-r2_lsr_i eor_r0-r0_i
cmp_r0-r1 eor_cs_r0-r2_i mvn_cs_r0-r1 bic_r3-r0-r3 bfi_r3-r3_i_i and_r0-r3-r0_lsl_i lsl_r1-r0_i asr_r1-r1_i	cmp_r0-r1 mvn_cs_r0-r1 bic_r3-r0-r3 and_r0-r3-r0_lsl_i lsl_r1-r0_i asr_r1-r1_i
orr_r0-r1-r0_lsr_i rsb_r1-r1-r0 rsb_r1-r1_i sub_r2-r0-r1	orr_r0-r1-r0_lsr_i rsb_r2-r1-r0_lsl_i sub_r2-r2_i
cmp_r0_i add_cs_r1-r1-r2_lsl_i and_r3-r1-r0 mvn_r0-r3	add_r1-r1-r2_lsl_i and_r3-r1-r0 mvn_r0-r3
bic_r0-r1_i lsl_r2-r0_i and_r3-r0_i bic_r2-r2-r3	bic_r0-r1_i lsl_r2-r0_i
cmp_r0-r1 orr_eq_r2-r2-r1 add_r0-r2-r1 sub_r0-r1-r0	cmp_r0-r1 orr_eq_r2-r2-r1 rsb_r0-r2_i
bic_r0-r1_i cmp_r2_i orr_ge_r1-r2-r0 bfi_r2-r1_i_i	cmp_r2_i and_ge_r1-r2-r2 bfi_r2-r1_i_i
bic_r0-r1-r0 sub_r0-r2-r0 lsl_r3-r0_i rsb_r3-r3-r0 add_r2-r0-r3	bic_r0-r1-r0 sub_r3-r0-r2_lsl_i add_r2-r0-r3
lsr_r0-r0_i lsr_r1-r2-r3 sub_r0-r2-r0 rsb_r3-r0-r1_lsr_i add_r0-r3_i	lsr_r1-r2-r3 sub_r0-r2-r0_lsr_i rsb_r3-r0-r1_lsr_i add_r0-r3_i
sub_r0-r1-r2_lsr_i add_r1-r1-r1 sub_r2-r1-r0 bfi_r0-r2_i_i	sub_r0-r1-r2_lsr_i rsb_r2-r0-r1_lsl_i bfi_r0-r2_i_i
mov_r0-r1 tst_r0_i add_eq_r2-r3-r3 rsb_r3-r2_i add_r1-r2-r3_asr_i	tst_r1_i add_eq_r2-r3-r3 rsb_r3-r2_i add_r1-r2-r3_asr_i
add_r0-r1-r2 bic_r3-r0_i orr_r3-r3-r0 sub_r0-r3_i	add_r0-r1-r2 sub_r0-r0_i
eor_r0-r1_i add_r2-r2_i eor_r3-r1-r0 eor_r3-r2-r3_asr_i bic_r1-r3-r2 sub_r3-r1_i	mvn_r3_i
cmp_r0-r1 mov_ne_r0-r2_lsl_i sub_r2-r0_i orr_r2-r2-r3_asr_i rsb_r1-r2_i bfi_r1-r1_i_i and_r2-r1_i	cmp_r0-r1 mov_ne_r0-r2_lsl_i sub_r2-r0_i orr_r2-r2-r3_asr_i rsb_r1-r2_i and_r2-r1_i
cmp_r0-r1 mvn_cc_r1-r2 mvn_cs_r1-r0 bic_r0-r3-r2 bic_r1-r0-r1 mvn_r2-r1	cmp_r1-r0 orr_hi_r2-r0-r3 and_r0-r3-r0 unk
bic_r0-r0_i bfi_r1-r2_i_i add_r1-r0-r1 mov_r0-r1	bic_r0-r0_i bfi_r1-r2_i_i add_r0-r0-r1
bfi_r0-r1_i_i lsl_r0-r2-r0 bic_r0-r0_i sub_r3-r0-r1 asr_r3-r3-r3 mov_r1-r3	bfi_r0-r1_i_i lsl_r0-r2-r0 bic_r0-r0_i sub_r3-r0-r1 asr_r1-r3-r3
tst_r0-r1 mvn_eq_r1-r2 orr_r0-r1-r3 bfi_r3-r2_i_i sub_r1-r3-r0 sub_r3-r3-r1 eor_r3-r3-r1_lsl_i	tst_r0-r1 mvn_cs_r1-r2 orr_r0-r1-r3 bfi_r3-r2_i_i sub_r1-r3-r0 eor_r3-r0-r1_lsl_i
bic_r0-r1-r2 orr_r1-r3-r0 lsl_r3-r0_i sub_r0-r3-r1 mvn_r2-r0	bic_r0-r1-r2 orr_r1-r3-r0 rsb_r0-r1-r0_lsl_i mvn_r2-r0
add_r0-r1_i bic_r0-r0_i asr_r2-r0_i bic_r2-r2_i	add_r0-r1_i asr_r2-r0_i bic_r2-r2_i
cmp_r0-r1 orr_eq_r1-r0_i bic_r1-r1_i ror_r2-r1_i and_r0-r2-r1	cmp_r0-r1 orr_eq_r1-r0_i bic_r1-r1_i and_r0-r1-r1_ror_i
tst_r0-r1 add_ne_r2-r2-r1 add_eq_r2-r2-r1 sub_r0-r2-r3_lsr_i	add_r2-r2-r1 sub_r0-r2-r3_lsr_i
tst_r0_i mov_eq_r1_i mov_ne_r1_i bfi_r2-r1_i_i	rsb_r0-r0_i bfi_r2-r0_i_i
bic_r0-r1-r2 eor_r1-r3-r0 lsl_r1-r1_i bic_r2-r1_i	bic_r0-r1-r2 eor_r1-r3-r0 lsl_r2-r1_i
orr_r0-r0-r1_asr_i ror_r1-r2_i rsb_r0-r1-r0_lsr_i add_r3-r0_i rsb_r1-r3-r0	mvn_r1_i
bfi_r0-r1_i_i sub_r2-r0-r3 mvn_r0-r2 mov_r3-r0_asr_i mov_r2-r3_lsl_i	bfi_r0-r1_i_i sub_r2-r0-r3 mvn_r3-r2_ror_i mov_r2-r3_lsl_i
rsb_r0-r1-r2 eor_r3-r2_i orr_r2-r3_i rsb_r2-r2-r0_ror_i	rsb_r0-r1-r2 orr_r2-r2_i rsb_r2-r2-r0_ror_i
bfi_r0-r1_i_i lsl_r1-r0_i bfi_r2-r0_i_i rsb_r3-r2-r1 bfi_r0-r3_i_i bic_r3-r0_i	bfi_r0-r2_i_i bic_r3-r0_i
tst_r0-r1 sub_ne_r1-r0-r2 sub_eq_r1-r1_i lsr_r1-r1-r0 and_r0-r2_i rsb_r1-r0-r1_lsl_i bfi_r3-r1_i_i	bfi_r3-r2_i_i
and_r0-r0_i eor_r1-r2-r0_lsr_i cmp_r2-r1 mov_cc_r3_i bfi_r0-r3_i_i	and_r0-r0_i and_r1-r3_i unk
tst_r0_i eor_ne_r1-r1_i mvn_ne_r1-r0 mvn_r2-r3 add_r0-r1-r2 rsb_r2-r0-r2 rsb_r1-r3-r2	tst_r0_i mvn_ne_r1-r0 rsb_r2-r1_i rsb_r1-r3-r2
bic_r0-r0-r1 tst_r2-r0 eor_ne_r3-r2_i lsl_r1-r3_i eor_r1-r1-r3	bic_r0-r0-r1 tst_r2-r0 eor_ne_r3-r2_i eor_r1-r3-r3_lsl_i
bfi_r0-r1_i_i orr_r1-r0_i and_r2-r0-r1_asr_i bfi_r0-r2_i_i	bfi_r0-r1_i_i bfi_r0-r0_i_i
eor_r0-r1-r0 bfi_r1-r0_i_i add_r1-r2-r1_lsr_i bfi_r1-r1_i_i	add_r1-r2-r1_lsr_i bfi_r1-r1_i_i
cmp_r0-r1 rsb_ne_r1-r0_i tst_r1-r2 mvn_ne_r3-r1 mov_r1-r3 mvn_r2-r1	cmp_r0-r1 rsb_ne_r1-r0_i tst_r1-r2 mvn_ne_r3-r1 mvn_r2-r3_asr_i
tst_r0-r1 mov_eq_r1_i asr_r2-r1_i lsl_r0-r2_i asr_r2-r0_i bfi_r2-r2_i_i	tst_r0-r1 mov_eq_r1_i lsr_r2-r1_i lsl_r0-r2_i asr_r2-r0_i
bic_r0-r1_i bic_r2-r1_i eor_r0-r3-r0_lsr_i ror_r3-r1-r2 rsb_r2-r0-r3_lsr_i eor_r0-r2_i	bic_r2-r1_i eor_r0-r3-r2_lsr_i ror_r3-r1-r2 rsb_r2-r0-r3_lsr_i eor_r0-r2_i
orr_r0-r1-r2 sub_r2-r0-r2 lsr_r0-r1-r2 rsb_r1-r0-r1_lsl_i rsb_r0-r1_i	bic_r2-r1-r2 lsr_r0-r1-r2 rsb_r1-r0-r1_lsl_i rsb_r0-r1_i
sub_r0-r1_i sub_r2-r3-r0 bfi_r2-r2_i_i bic_r0-r0-r2	sub_r0-r1_i sub_r2-r3-r0 bic_r0-r0-r2
cmp_r0-r1 mov_cc_r1-r0_asr_i mov_cs_r1-r2_asr_i eor_r0-r1-r3 rsb_r3-r1-r0_lsl_i bfi_r1-r3_i_i lsl_r0-r1_i	cmp_r0-r1 mov_cs_r1-r2_asr_i mov_cc_r1-r0_asr_i bfi_r1-r1_i_i lsl_r0-r1_i
cmp_r0-r1 eor_ne_r1-r0-r1 mov_r2-r3_asr_i rsb_r3-r2-r1	cmp_r1-r0 eor_ne_r1-r0-r1 sub_r3-r1-r3_asr_i
bic_r0-r1-r2 asr_r3-r0_i sub_r3-r3-r1 mov_r0-r3	bic_r0-r1-r2 rsb_r0-r1-r0_asr_i
add_r0-r1-r1 rsb_r1-r2-r0_lsl_i add_r0-r1_i bic_r0-r0_i	rsb_r1-r2-r1_lsl_i add_r0-r1_i bic_r0-r0_i
cmp_r0-r1 mov_ne_r0_i mov_eq_r0-r2_lsl_i bfi_r0-r0_i_i	cmp_r0-r1 mov_ne_r0_i lsl_eq_r0-r2_i
cmp_r0-r1 mvn_cc_r2-r3 mvn_cs_r2-r1 cmp_r3-r2 orr_ge_r3-r0-r2 bfi_r0-r3_i_i bfi_r3-r0_i_i	cmp_r0-r1 mvn_cc_r2-r3 mvn_cs_r2-r1 cmp_r3-r2 orr_ge_r3-r0-r2 bfi_r3-r0_i_i
bfi_r0-r1_i_i lsl_r0-r0_i asr_r1-r0_i bic_r1-r1_i eor_r2-r1_i bfi_r2-r2_i_i	mvn_r3_i bic_r0-r3-r0_lsl_i bic_r1-r3-r0_asr_i sub_r2-r1-r3_asr_i
cmp_r0-r1 rsb_ne_r2-r2-r3 rsb_eq_r2-r0-r2_lsr_i bfi_r2-r2_i_i	cmp_r0-r1 rsb_ne_r2-r2-r3 rsb_eq_r2-r0-r2_lsr_i
bic_r0-r0_i mov_r1-r0 add_r2-r2-r1 ror_r0-r2-r1 rsb_r0-r3-r0	bic_r0-r0_i add_r2-r2-r0 ror_r0-r2-r0 rsb_r0-r3-r0
bic_r0-r1_i sub_r0-r1-r0_asr_i eor_r2-r2-r0 eor_r0-r2_i	sub_r0-r1-r1_asr_i eor_r2-r2-r0 eor_r0-r2_i
cmp_r0_i sub_lt_r1-r0-r2 sub_ge_r1-r2_i orr_r1-r1-r2 rsb_r2-r3-r2_asr_i bic_r0-r1-r2 add_r3-r0-r2	sub_r1-r0-r2 cmp_r0_i sub_ge_r1-r2_i orr_r1-r1-r2 rsb_r2-r3-r2_asr_i orr_r3-r1-r2
orr_r0-r1-r2 add_r1-r0_i add_r3-r1-r1 add_r1-r3_i ror_r2-r1_i	orr_r0-r1-r2 lsl_r1-r0_i add_r1-r1_i ror_r2-r1_i
tst_r0-r1 mvn_ne_r0-r1 bfi_r2-r0_i_i orr_r2-r1-r2_lsr_i bfi_r1-r2_i_i mov_r3-r1	orr_r2-r1-r2_asr_i bfi_r1-r2_i_i mov_r3-r1
tst_r0-r1 and_ne_r0-r2-r0 bfi_r1-r2_i_i add_r0-r1-r0_lsl_i sub_r2-r0-r3_lsr_i rsb_r3-r1-r2	tst_r0-r1 and_ne_r0-r2-r0 add_r0-r1-r0_lsl_i sub_r2-r0-r3_lsr_i rsb_r3-r1-r2
cmp_r0-r1 sub_ge_r2-r3-r1 bic_r0-r2_i lsr_r3-r0_i bic_r0-r3_i	cmp_r0-r1 sub_ge_r2-r3-r1 lsr_r3-r2_i bic_r0-r3_i
rsb_r0-r1-r2 cmp_r2-r1 rsb_ne_r3-r2-r1_ror_i sub_r3-r3-r0 add_r0-r3-r2	cmp_r2-r1 rsb_ne_r3-r2-r1_ror_i add_r0-r1-r3
bfi_r0-r0_i_i cmp_r1_i mvn_ls_r2-r0 bfi_r2-r2_i_i bic_r1-r2_i	cmp_r1_i mvn_ls_r2-r0 bfi_r2-r2_i_i bic_r1-r2_i
and_r0-r1-r0 mov_r2-r1_lsl_i ror_r3-r2-r0 add_r1-r2-r2 rsb_r2-r3-r1	and_r0-r1-r0 mov_r2-r1_lsl_i ror_r3-r2-r0 rsb_r2-r3-r2_lsl_i
mov_r0-r1_lsr_i bic_r2-r0-r3 bfi_r0-r2_i_i rsb_r0-r2-r0	unk and_r0-r3-r1_lsr_i
lsr_r0-r0-r1 bfi_r2-r0_i_i bic_r3-r3-r2 mov_r1-r3 bfi_r0-r1_i_i bfi_r3-r0_i_i	lsr_r0-r0-r1 bfi_r2-r0_i_i bic_r3-r3-r2 bfi_r3-r2_i_i
tst_r0-r1 mvn_ne_r0-r1 orr_r0-r0-r1_lsr_i orr_r1-r0-r1 bic_r0-r0-r1	bic_r0-r1-r1
tst_r0_i sub_ne_r0-r0-r1_lsl_i rsb_r2-r2-r0_ror_i mov_r1-r2 bfi_r0-r1_i_i bfi_r0-r0_i_i	tst_r0_i rsb_r2-r2-r0_ror_i sub_ne_r0-r0-r1_lsl_i bfi_r0-r2_i_i
cmp_r0-r1 mov_cc_r2_i mov_cs_r2_i add_r2-r2-r2_lsr_i	cmp_r0-r1 mov_cc_r2_i mov_cs_r2_i
cmp_r0-r1 add_lt_r2-r0-r1 add_ge_r2-r3-r2 lsl_r2-r2-r3 add_r0-r3-r2_ror_i bfi_r0-r0_i_i bfi_r3-r0_i_i lsl_r3-r3-r3	cmp_r0-r1 add_lt_r2-r0-r1 add_ge_r2-r3-r2 lsl_r2-r2-r3 add_r0-r3-r2_ror_i bfi_r3-r0_i_i lsl_r3-r3-r3
sub_r0-r1-r2_asr_i orr_r2-r1_i add_r0-r0-r2_asr_i bfi_r3-r0_i_i bic_r3-r3_i ror_r2-r3_i	sub_r0-r1-r2_asr_i rsb_r0-r0-r1_ror_i bfi_r3-r0_i_i bic_r3-r3_i ror_r2-r3_i
cmp_r0-r1 mvn_cs_r2-r0 mov_r0-r2 bfi_r3-r0_i_i	cmp_r0-r1 mvn_cs_r2-r0 bfi_r3-r2_i_i
tst_r0-r1 eor_eq_r1-r2-r3 add_r0-r1_i sub_r3-r0_i bic_r1-r1_i rsb_r3-r3-r1	tst_r0-r1 eor_eq_r1-r2-r3 add_r3-r1_i bic_r1-r1_i rsb_r3-r3-r1
tst_r0-r1 and_ne_r0-r0-r2 lsl_r0-r0_i bfi_r0-r0_i_i bic_r2-r0_i	tst_r0-r1 and_ne_r0-r0-r2 lsl_r0-r0_i bic_r2-r0_i
sub_r0-r0_i mov_r1-r0 mov_r0-r1 mov_r1-r0_lsr_i ror_r2-r1_i bfi_r1-r2_i_i	sub_r0-r0_i mov_r1-r0_lsr_i lsr_r2-r1_i bfi_r1-r2_i_i
rsb_r0-r1-r0_lsr_i rsb_r0-r1-r0 sub_r1-r0-r2_asr_i bfi_r0-r1_i_i bfi_r1-r0_i_i bfi_r1-r1_i_i	rsb_r0-r1-r0_lsr_i rsb_r0-r1-r0 sub_r1-r0-r2_asr_i bfi_r1-r0_i_i
tst_r0-r1 add_eq_r2-r1-r1 add_eq_r2-r1_i bic_r2-r2_i bic_r1-r2_i sub_r0-r3-r1	tst_r1-r0 add_cs_r2-r1_i bic_r1-r2_i sub_r0-r3-r1
bfi_r0-r1_i_i bfi_r2-r0_i_i eor_r1-r1-r2 add_r2-r0-r1_lsr_i bfi_r0-r2_i_i orr_r0-r0-r2_lsl_i	bfi_r0-r1_i_i eor_r1-r1-r2 add_r2-r0-r1_lsr_i bfi_r0-r2_i_i orr_r0-r0-r2_lsl_i
tst_r0-r1 mvn_ne_r1-r2 bic_r2-r1_i orr_r0-r2-r1 rsb_r3-r2-r0 mvn_r1-r3	tst_r0-r1 eor_ge_r2-r1_i unk
mov_r0-r1_asr_i add_r0-r0-r0 tst_r0_i mov_ne_r1_i ror_r2-r1_i	tst_r1_i mov_ne_r1_i ror_r2-r1_i
add_r0-r0-r1_ror_i rsb_r1-r2-r0_ror_i lsl_r2-r1_i mvn_r0-r2 rsb_r1-r1-r0_ror_i	add_r0-r0-r1_ror_i rsb_r1-r2-r0_ror_i mvn_r0-r1_lsl_i rsb_r1-r1-r0_ror_i
cmp_r0-r1 mvn_ge_r1-r2 rsb_ls_r1-r2-r3 and_r0-r1-r0_ror_i add_r3-r1-r0_asr_i rsb_r1-r1-r2_ror_i add_r3-r1-r3 bfi_r3-r3_i_i	cmp_r0-r1 mvn_ge_r1-r2 sub_ls_r1-r3-r2 and_r0-r1-r0_ror_i mov_r2-r2_ror_i add_r3-r2-r0_asr_i bfi_r3-r3_i_i
tst_r0-r1 mvn_ne_r0-r1 mvn_r1-r0	tst_r0-r1 mvn_cs_r1-r0
mov_r0-r1 ror_r1-r0_i add_r2-r2-r1 and_r3-r2_i	add_r2-r2-r1_ror_i and_r3-r2_i
cmp_r0-r1 mov_ls_r0_i mov_hi_r0-r2 cmp_r1-r0 mov_ne_r0-r1 sub_r0-r3-r0_asr_i add_r2-r0_i	sub_r0-r3-r1_asr_i add_r2-r0_i
bic_r0-r1-r0 ror_r1-r0_i bic_r0-r1_i mvn_r1-r0	bic_r0-r1-r0 mvn_r1-r0_ror_i orr_r1-r1_i
asr_r0-r1_i orr_r2-r3-r0 mov_r3-r2 asr_r0-r3_i	orr_r2-r3-r1_asr_i asr_r0-r2_i
lsr_r0-r1_i mvn_r2-r0 bfi_r1-r2_i_i add_r1-r1_i orr_r3-r1-r3 bfi_r3-r3_i_i	mvn_r2-r1_lsr_i bfi_r1-r2_i_i add_r1-r1_i orr_r3-r1-r3 bfi_r3-r3_i_i
mov_r0-r1 add_r0-r0-r2 add_r2-r1_i rsb_r1-r0-r2_lsr_i bfi_r3-r1_i_i rsb_r3-r3_i	add_r0-r1-r2 add_r2-r1_i rsb_r1-r0-r2_lsr_i bfi_r3-r1_i_i rsb_r3-r3_i
lsl_r0-r1_i add_r1-r2-r0 bfi_r1-r1_i_i bfi_r1-r1_i_i	add_r1-r2-r1_lsl_i bfi_r1-r1_i_i bfi_r1-r1_i_i
mov_r0-r1 bfi_r2-r3_i_i sub_r2-r2-r0 lsl_r2-r2-r3	bfi_r2-r3_i_i rsb_r2-r1-r2 lsl_r2-r2-r3
bic_r0-r1-r0 eor_r2-r0-r1 sub_r1-r0-r2 rsb_r1-r0-r1	bic_r1-r0-r1 rsb_r1-r0-r1
cmp_r0-r1 add_ne_r2-r2-r1 bic_r0-r2-r3 bic_r3-r0_i lsr_r3-r3_i	cmp_r0-r1 add_ne_r2-r2-r1 bic_r3-r2-r3 lsr_r3-r3_i
mov_r0-r1 add_r0-r2-r0 bfi_r3-r0_i_i lsl_r3-r3-r2	add_r0-r1-r2 bfi_r3-r0_i_i lsl_r3-r3-r2
cmp_r0-r1 eor_ls_r1-r2-r0 bic_r2-r1_i bfi_r1-r2_i_i	cmp_r0-r1 eor_ls_r1-r2-r0 bic_r1-r1_i
bfi_r0-r1_i_i and_r1-r0_i eor_r2-r1-r0_asr_i asr_r3-r2_i	mov_r3-r0
tst_r0_i mvn_ne_r1-r2 and_r1-r1_i bfi_r0-r1_i_i	tst_r0_i mvn_ne_r1-r2 bfi_r0-r1_i_i
and_r0-r1-r2_ror_i lsr_r3-r0-r1 bic_r3-r2-r3 lsl_r3-r3_i mvn_r1-r3 mov_r0-r1_lsl_i	and_r0-r1-r2_ror_i bic_r3-r2-r0_lsr-r1 mvn_r1-r3_lsl_i mov_r0-r1_lsl_i
rsb_r0-r1-r2_ror_i add_r1-r0-r0 mvn_r0-r1 asr_r3-r0_i	rsb_r0-r1-r2_ror_i add_r1-r0-r0 mvn_r3-r1_asr_i
cmp_r0-r1 add_cs_r0-r0-r2 bfi_r3-r0_i_i lsr_r0-r3_i bic_r2-r0_i	lsr_r0-r3_i bic_r2-r0_i
bfi_r0-r0_i_i lsr_r1-r0-r1 lsl_r0-r1_i ror_r2-r0-r0 asr_r2-r2_i	lsr_r1-r0-r1 lsl_r0-r1_i ror_r2-r0-r0 asr_r2-r2_i
cmp_r0-r1 mvn_lt_r2-r0 eor_r2-r0-r2_lsl_i orr_r2-r2_i and_r2-r2_i	orr_r2-r0_i and_r2-r2_i
bfi_r0-r0_i_i mvn_r1-r0 bic_r1-r1_i bic_r1-r1_i	bfi_r0-r0_i_i mvn_r2-r0_asr_i lsl_r1-r2_i
mvn_r0-r1 tst_r2-r1 mvn_eq_r1-r0 bfi_r0-r1_i_i	mvn_r0-r1 bfi_r0-r1_i_i
and_r0-r0-r1 mvn_r2-r0 sub_r0-r2_i mvn_r2-r0	and_r2-r0-r1 add_r2-r2_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i asr_r0-r1_i bic_r1-r1_i eor_r2-r1-r0	tst_r1-r0 mov_r2_i mov_ge_r2-r2_lsr_i
rsb_r0-r1-r2_ror_i mvn_r1-r0 lsl_r2-r1_i mov_r1-r2	rsb_r0-r1-r2_ror_i mvn_r1-r0 mov_r1-r1_lsl_i
cmp_r0-r1 orr_hi_r2-r2_i bic_r1-r2_i mov_r3-r1 sub_r0-r3-r0	cmp_r0-r1 orr_hi_r2-r2_i bic_r1-r2_i sub_r0-r1-r0
bic_r0-r0-r1 sub_r2-r2-r0_lsr_i add_r2-r2_i rsb_r2-r2_i	bic_r0-r0-r1 sub_r2-r2-r0_lsr_i rsb_r2-r2_i
lsr_r0-r0-r1 mov_r2-r0 lsl_r3-r0-r2 bfi_r2-r3_i_i mov_r3-r2	lsr_r3-r0-r1 unk
eor_r0-r1-r2 bfi_r3-r2_i_i rsb_r0-r0-r1 orr_r3-r0-r3 sub_r1-r3_i bfi_r0-r1_i_i	eor_r0-r1-r2 rsb_r0-r0-r1 orr_r1-r3-r2 bfi_r0-r1_i_i
cmp_r0_i mov_hi_r1-r2 bfi_r1-r1_i_i	cmp_r0_i mov_hi_r1-r2
add_r0-r0_i mov_r1-r0 bfi_r0-r1_i_i bfi_r0-r0_i_i orr_r2-r0_i	add_r0-r0_i orr_r2-r0_i
bfi_r0-r1_i_i eor_r1-r1-r2_ror_i cmp_r2-r1 mvn_ne_r3-r0 bfi_r1-r3_i_i	eor_r1-r1-r2_ror_i cmp_r2-r1 mvn_ne_r3-r0 bfi_r1-r3_i_i
add_r0-r1-r1 bic_r0-r0-r1 sub_r0-r2-r0_asr_i bfi_r2-r0_i_i sub_r3-r0-r2_asr_i mvn_r2-r3	add_r0-r1-r1 bic_r0-r0-r1 sub_r0-r2-r0_asr_i sub_r3-r0-r2_asr_i mvn_r2-r3
eor_r0-r1-r0_ror_i bic_r2-r0_i rsb_r0-r0-r2 bic_r0-r0-r3 bfi_r0-r0_i_i	eor_r0-r1-r0_ror_i bic_r2-r0_i rsb_r0-r0-r2 bic_r0-r0-r3
sub_r0-r1_i mvn_r2-r0 add_r3-r2_i lsr_r1-r3_i eor_r3-r1_i	rsb_r3-r1_i lsr_r1-r3_i eor_r3-r1_i
sub_r0-r1_i bfi_r0-r0_i_i eor_r0-r2-r0 mov_r1-r0 bfi_r0-r1_i_i ror_r3-r0_i	sub_r0-r1_i bfi_r0-r0_i_i eor_r0-r2-r0 bfi_r0-r0_i_i ror_r3-r0_i
and_r0-r0-r1_lsl_i bfi_r1-r0_i_i ror_r2-r1-r0 bfi_r0-r2_i_i	and_r0-r0-r1_lsl_i
tst_r0-r1 mvn_eq_r2-r0 mvn_r0-r2 bfi_r3-r0_i_i	tst_r0-r1 mvn_ne_r0-r2 bfi_r3-r0_i_i
mov_r0-r1 orr_r2-r2_i bic_r3-r0_i lsr_r1-r3-r2 bic_r0-r1_i	orr_r3-r2_i lsr_r1-r1-r3 bic_r0-r1_i
mvn_r0-r1 bic_r2-r3_i mvn_r3-r1 rsb_r0-r0-r3 bic_r1-r2-r0	bic_r1-r3_i
bic_r0-r1-r2 sub_r2-r0_i bic_r2-r2-r0 lsr_r2-r2-r2	and_r2-r1_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 bic_r0-r3-r1	tst_r0_i unk and_r0-r2-r3
bfi_r0-r1_i_i add_r2-r0_i sub_r1-r2-r0 add_r1-r1_i ror_r1-r1-r1 and_r3-r1_i	and_r3-r1_i
eor_r0-r1-r2 mvn_r3-r0 mov_r2-r3 sub_r3-r2_i mvn_r1-r3	eor_r0-r2-r1 add_r1-r0_i
add_r0-r1-r2 bic_r2-r1-r0 and_r1-r2-r0_asr_i mvn_r0-r1 eor_r0-r1-r0 mov_r2-r0	mvn_r2_i
bfi_r0-r1_i_i cmp_r2-r3 and_eq_r1-r0-r3 bic_r2-r1-r3	cmp_r2-r3 and_eq_r1-r0-r3 bic_r2-r1-r3
and_r0-r1-r0 ror_r2-r3-r1 bic_r1-r1-r0 bic_r3-r1-r2	ror_r2-r3-r1 bic_r1-r1-r0 bic_r3-r1-r2
orr_r0-r0-r1_lsr_i rsb_r2-r3-r2 lsl_r1-r2-r0 mov_r2-r1	orr_r0-r0-r1_lsr_i rsb_r2-r3-r2 lsl_r2-r2-r0
tst_r0-r1 and_ne_r1-r1_i mov_r2-r1 sub_r1-r2-r0	tst_r0-r1 and_ne_r1-r1_i sub_r1-r1-r0
tst_r0-r1 eor_eq_r2-r3_i and_eq_r2-r3-r1 add_r0-r2-r1_lsr_i rsb_r1-r0_i mov_r0-r1_lsr_i	tst_r0-r1 and_ge_r2-r3-r1 add_r0-r2-r1_lsr_i rsb_r1-r0_i mov_r0-r1_lsr_i
eor_r0-r1_i mvn_r2-r0 bic_r1-r2_i sub_r1-r1_i	mvn_r2-r1 bic_r1-r2_i sub_r1-r1_i
eor_r0-r1-r2_lsl_i rsb_r2-r0-r3 bfi_r0-r2_i_i bfi_r3-r0_i_i ror_r2-r3_i	rsb_r2-r1-r3_ror_i bfi_r3-r2_i_i ror_r2-r3_i
tst_r0_i sub_ne_r0-r1-r0 bic_r0-r0_i bic_r0-r0_i bfi_r0-r0_i_i	tst_r0_i sub_ne_r0-r1-r0 bic_r0-r0_i
sub_r0-r0-r1_lsr_i and_r2-r0-r1 rsb_r0-r1_i add_r3-r2-r0	sub_r0-r0-r1_lsr_i bic_r3-r1-r0 rsb_r3-r3_i
lsl_r0-r1_i lsl_r0-r0-r2 ror_r3-r0_i bic_r2-r0_i rsb_r2-r3-r2_asr_i sub_r2-r2_i	lsl_r0-r1_i lsl_r0-r0-r2 ror_r3-r0_i rsb_r2-r3-r0_asr_i sub_r2-r2_i
bic_r0-r0_i eor_r1-r2-r0_lsr_i sub_r3-r1-r0_lsr_i mov_r1-r3 mvn_r3-r1 ror_r3-r3-r3	bic_r0-r0_i eor_r1-r2-r0_lsr_i sub_r3-r1-r0_lsr_i mvn_r3-r3 ror_r3-r3-r3
add_r0-r1-r1_ror_i mov_r2-r0 lsr_r3-r2_i bfi_r3-r3_i_i	add_r0-r1-r1_ror_i lsr_r3-r0_i
bfi_r0-r1_i_i mov_r2-r0_lsr_i asr_r1-r3_i ror_r3-r3_i asr_r3-r2-r3 bic_r0-r3-r1	mov_r2-r0_lsr_i asr_r1-r3_i ror_r3-r3_i asr_r3-r2-r3 bic_r0-r3-r1
lsl_r0-r1-r2 lsr_r1-r0_i and_r3-r1_i bfi_r1-r3_i_i	lsl_r0-r1-r2 lsr_r1-r0_i bic_r1-r1_i
mvn_r0-r1 bic_r2-r0_i bic_r2-r2-r0 ror_r1-r2_i	rsb_r1-r2-r2
cmp_r0_i eor_ge_r1-r2_i mov_r3-r1 mov_r0-r3 sub_r0-r0-r1_ror_i eor_r2-r0_i	cmp_r0_i eor_ge_r1-r2_i sub_r0-r1-r1_ror_i eor_r2-r0_i
cmp_r0_i orr_hi_r1-r2-r3 bic_r1-r1-r2 lsr_r0-r1_i mov_r2-r0_asr_i rsb_r0-r2_i mov_r3-r0	cmp_r0_i orr_hi_r1-r2-r3 bic_r1-r1-r2 lsr_r0-r1_i mov_r2-r0_asr_i rsb_r3-r2_i
tst_r0-r1 mvn_eq_r0-r2 asr_r2-r0_i ror_r3-r0_i rsb_r1-r3-r2	tst_r0-r1 mvn_eq_r0-r2 asr_r2-r0_i sub_r1-r2-r0_ror_i
tst_r0-r1 eor_eq_r2-r0_i ror_r1-r2_i rsb_r0-r2-r1 lsl_r1-r0_i	tst_r0-r1 eor_eq_r2-r0_i rsb_r0-r2-r2_ror_i lsl_r1-r0_i
bfi_r0-r1_i_i and_r0-r0_i rsb_r2-r0-r3 and_r0-r2-r3	and_r0-r0_i rsb_r2-r0-r3 and_r0-r2-r3
cmp_r0_i mov_ne_r1_i mov_eq_r1-r2_lsl_i bic_r0-r1-r2 rsb_r3-r0_i bfi_r2-r3_i_i asr_r3-r2_i	asr_r3-r2_i
asr_r0-r1_i orr_r1-r0-r2 orr_r2-r1_i bic_r2-r2_i bic_r3-r2_i lsl_r2-r3_i	orr_r1-r2-r1_asr_i bic_r2-r1_i bic_r3-r2_i lsl_r2-r3_i
cmp_r0_i sub_ne_r1-r0-r2_asr_i sub_eq_r1-r2-r1 sub_r3-r1-r0 mov_r1-r3	cmp_r0_i sub_ne_r1-r0-r2_asr_i sub_eq_r1-r2-r1 rsb_r1-r0-r1
cmp_r0-r1 mvn_ne_r1-r2 mov_cc_r1_i add_r1-r1-r1_lsl_i mvn_r0-r1 mvn_r3-r0	cmp_r0-r1 mvn_ne_r1-r2 mov_cc_r1_i add_r3-r1-r1_lsl_i
bfi_r0-r1_i_i lsl_r2-r0_i rsb_r0-r2-r1_lsl_i mov_r3-r0	bfi_r0-r1_i_i lsl_r2-r0_i rsb_r3-r2-r1_lsl_i
sub_r0-r1_i bfi_r0-r0_i_i bfi_r0-r0_i_i asr_r1-r0_i mov_r2-r1_ror_i	sub_r0-r1_i asr_r1-r0_i mov_r2-r1_ror_i
cmp_r0-r1 rsb_ls_r0-r0-r2 rsb_hi_r0-r0-r3_asr_i lsl_r1-r0_i bfi_r3-r1_i_i ror_r0-r3-r3	bic_r4-r3_i ror_r0-r4-r4
mov_r0-r1 and_r2-r1-r0_asr_i lsr_r1-r1-r1 bfi_r2-r2_i_i lsr_r1-r1-r2 rsb_r1-r1-r2	and_r2-r1-r1_asr_i lsr_r1-r1-r1 lsr_r1-r1-r2 rsb_r1-r1-r2
bfi_r0-r0_i_i eor_r1-r0-r2_asr_i bic_r2-r1_i bic_r0-r2-r1	bic_r0-r2-r2
bfi_r0-r1_i_i lsr_r2-r0_i orr_r2-r2_i sub_r1-r2_i rsb_r3-r1-r2_lsr_i mov_r0-r3	lsr_r2-r0_i orr_r2-r2_i sub_r1-r2_i rsb_r0-r1-r2_asr_i
orr_r0-r1-r0 add_r0-r0_i eor_r2-r3_i sub_r1-r2-r0_lsl_i eor_r1-r1_i rsb_r2-r1_i	eor_r2-r3_i orr_r0-r0-r1 add_r0-r0_i sub_r1-r2-r0_lsl_i rsb_r2-r1_i
bic_r0-r1_i orr_r2-r2-r1 bfi_r0-r0_i_i rsb_r3-r2_i orr_r2-r3-r0	orr_r2-r2-r1 bic_r0-r1_i rsb_r3-r2_i orr_r2-r3-r0
rsb_r0-r1-r2_lsl_i mov_r2-r0 sub_r1-r2_i rsb_r1-r2-r1_lsl_i	rsb_r0-r1-r2_lsl_i sub_r1-r0_i rsb_r1-r0-r1_lsl_i
mov_r0-r1_lsr_i mvn_r2-r0 tst_r2_i mov_eq_r2_i bic_r2-r3-r2	mvn_r2-r1_lsr_i tst_r2_i mov_eq_r2_i bic_r2-r3-r2
sub_r0-r1-r2 mov_r2-r0 bfi_r1-r2_i_i rsb_r0-r1-r2	sub_r0-r1-r2 bfi_r1-r0_i_i rsb_r0-r1-r0
cmp_r0-r1 sub_lt_r1-r0_i bic_r2-r1_i bfi_r0-r2_i_i ror_r1-r0_i asr_r2-r2-r1 asr_r0-r2_i	cmp_r0-r1 sub_lt_r1-r0_i bic_r2-r1_i ror_r1-r0_i asr_r2-r2-r1 asr_r0-r2_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 eor_r1-r0-r2 bic_r0-r1-r2	tst_r0-r1 and_ne_r0-r0-r1
asr_r0-r0_i bfi_r1-r0_i_i rsb_r2-r1_i bfi_r2-r2_i_i add_r2-r2-r1	mov_r2_i
mov_r0-r1_lsl_i add_r2-r3-r0 sub_r1-r2_i bic_r3-r2_i bfi_r3-r3_i_i lsr_r2-r3-r1	add_r2-r3-r1_lsl_i sub_r1-r2_i bic_r3-r2_i bfi_r3-r3_i_i lsr_r2-r3-r1
tst_r0_i mov_eq_r1-r2_lsl_i eor_r0-r0-r1 eor_r3-r1-r0 add_r2-r3-r3	add_r2-r0-r0
eor_r0-r1-r0 and_r2-r0-r1 bic_r3-r1-r2 bic_r3-r0-r3	eor_r3-r0-r1
cmp_r0-r1 mvn_cc_r2-r1 bic_r0-r2_i mvn_r1-r0 orr_r3-r2-r1	unk
mov_r0-r1 eor_r1-r2-r1 rsb_r1-r1-r0_asr_i asr_r3-r1-r1	eor_r0-r1-r2 rsb_r1-r0-r1_asr_i asr_r3-r1-r1
cmp_r0-r1 mvn_hi_r1-r2 mov_cs_r1-r0_lsr_i orr_r3-r1-r2 and_r2-r0-r3 lsr_r2-r2_i	cmp_r0-r1 mov_cs_r1-r0_lsr_i orr_r3-r1-r2 and_r2-r0-r3 lsr_r2-r2_i
sub_r0-r1-r2_lsl_i bfi_r3-r3_i_i mvn_r2-r3 orr_r1-r0-r3 add_r2-r2-r1	sub_r0-r1-r2_lsl_i bfi_r3-r3_i_i bic_r2-r0-r3 sub_r2-r2_i
ror_r0-r1_i bic_r0-r1-r0 eor_r1-r1-r0_asr_i mov_r2-r0 rsb_r0-r1-r2	bic_r0-r1-r1_ror_i eor_r1-r1-r0_asr_i rsb_r0-r1-r0
mov_r0-r1 mvn_r1-r0 rsb_r1-r2-r1 add_r2-r1_i	mvn_r1-r1 rsb_r1-r2-r1 add_r2-r1_i
mov_r0-r1 bfi_r0-r0_i_i sub_r1-r0-r2 rsb_r2-r1_i bic_r2-r3-r2 and_r1-r1-r2_asr_i	sub_r1-r1-r2 rsb_r2-r1_i bic_r2-r3-r2 and_r1-r1-r2_asr_i
tst_r0_i orr_ne_r0-r0_i orr_eq_r0-r0-r1_ror_i bfi_r2-r0_i_i mov_r0-r1 sub_r2-r1-r2_lsr_i sub_r1-r0-r2	lsr_r1-r2_i
mvn_r0-r1 rsb_r0-r0_i cmp_r1-r0 mov_ls_r2_i and_r0-r1-r2	mvn_r0_i cmp_r1-r0 mov_ls_r2_i and_r0-r1-r2
tst_r0-r1 mov_ne_r1_i mov_r2-r1 lsl_r3-r2_i bfi_r0-r3_i_i and_r0-r0-r3_asr_i	tst_r0-r1 mov_ne_r1_i lsl_r3-r1_i and_r0-r0-r3_asr_i
tst_r0_i and_eq_r0-r0-r1_ror_i eor_ne_r0-r1-r2_ror_i bic_r3-r3-r0 bfi_r3-r3_i_i add_r2-r3_i bfi_r1-r2_i_i	tst_r0_i eor_ne_r0-r1-r2_ror_i bic_r3-r3-r0 bfi_r3-r3_i_i add_r2-r3_i bfi_r1-r2_i_i
tst_r0-r1 mov_ne_r2_i sub_r0-r2-r3_lsr_i mov_r1-r0 bic_r3-r0-r3 ror_r2-r3-r1	tst_r0-r1 mov_ne_r2_i sub_r0-r2-r3_lsr_i bic_r3-r0-r3 ror_r2-r3-r0
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3 mov_r3-r0 bic_r3-r3_i	tst_r1-r0 mvn_ne_r0-r2 mvn_cs_r0-r3 bic_r3-r0_i
orr_r0-r1-r2 asr_r2-r0_i bfi_r2-r2_i_i eor_r0-r0-r2_lsr_i	orr_r0-r1-r2 asr_r2-r0_i eor_r0-r0-r2_lsr_i
lsl_r0-r1_i bic_r1-r2_i orr_r0-r1-r0_ror_i lsl_r1-r0_i bfi_r2-r1_i_i bic_r0-r2-r1	lsl_r0-r1_i bic_r1-r2_i orr_r0-r1-r0_ror_i bic_r0-r2-r0_lsl_i unk
tst_r0-r1 mov_ne_r0-r1_lsl_i mov_eq_r0-r1 bfi_r1-r0_i_i	tst_r0-r1 bic_ne_r1-r1_i
sub_r0-r0_i sub_r1-r0-r1_asr_i bic_r2-r1_i bfi_r3-r2_i_i	sub_r1-r0-r1_asr_i bic_r2-r1_i bfi_r3-r2_i_i
rsb_r0-r0-r1 mov_r2-r0 tst_r0-r2 mov_ne_r0-r1_asr_i bfi_r0-r0_i_i	sub_r0-r0-r1 tst_r0-r0 mov_ne_r0-r1_asr_i
orr_r0-r1-r2 lsr_r2-r0_i mvn_r0-r2 lsl_r1-r0_i mov_r2-r1	orr_r0-r1-r2 mvn_r2-r0_asr_i
mov_r0-r1 and_r2-r2-r0 bfi_r3-r0_i_i sub_r3-r2-r3	and_r0-r1-r2 bfi_r3-r1_i_i sub_r3-r0-r3
eor_r0-r1-r0 bic_r1-r0-r1 bfi_r2-r1_i_i bic_r2-r2_i sub_r2-r2_i bfi_r2-r2_i_i	bic_r1-r0-r1 bfi_r2-r1_i_i bic_r2-r2_i sub_r2-r2_i bfi_r2-r2_i_i
mvn_r0-r1 bic_r2-r2-r0 and_r3-r2_i sub_r3-r0-r3_asr_i	mvn_r3-r1_lsr_i
tst_r0_i rsb_ne_r1-r2-r0 orr_ne_r1-r2_i eor_r3-r1_i	tst_r0_i orr_ne_r1-r2_i eor_r3-r1_i
bfi_r0-r1_i_i sub_r2-r3-r0_lsl_i mov_r1-r2 lsr_r0-r1_i orr_r2-r0_i eor_r1-r1-r2_lsl_i	bfi_r0-r1_i_i sub_r1-r3-r0_lsl_i lsr_r0-r1_i orr_r2-r0_i eor_r1-r1-r2_lsl_i
bfi_r0-r0_i_i bfi_r1-r1_i_i bic_r2-r1-r2 eor_r1-r0-r2	bic_r2-r1-r2 bfi_r0-r0_i_i eor_r1-r0-r2
sub_r0-r1_i mov_r1-r0 bfi_r2-r1_i_i eor_r3-r2_i mvn_r1-r3	sub_r0-r1_i bfi_r2-r0_i_i eor_r3-r2_i mvn_r1-r3
cmp_r0-r1 add_ne_r2-r3-r0_lsr_i mvn_r3-r2 bic_r2-r3_i bic_r2-r2_i mov_r1-r2	cmp_r0-r1 add_ne_r2-r3-r0_lsr_i mvn_r3-r2 bic_r1-r3_i
mov_r0-r1 bic_r0-r0-r2 bic_r3-r0_i bfi_r2-r3_i_i lsl_r0-r3_i sub_r3-r0-r2	bic_r0-r1-r2 bic_r3-r0_i bfi_r2-r3_i_i rsb_r3-r2-r3_lsl_i
ror_r0-r0_i rsb_r1-r0-r2 ror_r0-r1-r2 lsr_r3-r2-r0 bic_r1-r3_i lsl_r1-r0-r1	sub_r1-r2-r0_ror_i ror_r0-r1-r2 lsr_r3-r2-r0 bic_r1-r3_i lsl_r1-r0-r1
sub_r0-r1-r2_ror_i ror_r2-r0-r0 orr_r1-r2_i bfi_r2-r1_i_i	sub_r0-r1-r2_ror_i ror_r2-r0-r0 orr_r2-r2_i
cmp_r0-r1 orr_ge_r2-r1-r2 ror_r3-r2_i sub_r1-r3_i bfi_r0-r1_i_i bfi_r2-r0_i_i	cmp_r0-r1 orr_ge_r2-r1-r2 bfi_r2-r0_i_i
tst_r0-r1 mvn_eq_r2-r1 mvn_eq_r2-r1 lsl_r2-r2-r0 orr_r3-r2_i	tst_r0-r1 mvn_eq_r2-r1 lsl_r2-r2-r0 orr_r3-r2_i
cmp_r0_i mov_cs_r1-r2 mvn_r2-r1 mvn_r0-r1 mov_r1-r0_lsl_i sub_r3-r2-r1	cmp_r0_i add_r3-r2_i add_ls_r3-r1_i
bic_r0-r1_i bic_r2-r0_i rsb_r1-r2-r1_lsl_i eor_r3-r1-r2	bic_r2-r1_i rsb_r1-r2-r1_lsl_i eor_r3-r1-r2
bfi_r0-r1_i_i asr_r0-r2-r0 lsl_r0-r0_i and_r1-r3-r0	bfi_r0-r1_i_i asr_r0-r2-r0 and_r1-r3-r0_lsl_i
tst_r0_i orr_ne_r1-r2_i orr_eq_r1-r1-r0 sub_r2-r3-r1 mov_r0-r2 lsl_r1-r0_i	tst_r0_i orr_r1-r1-r0 orr_ne_r1-r2_i sub_r2-r3-r1 lsl_r1-r2_i
bfi_r0-r0_i_i sub_r1-r2-r0_asr_i eor_r0-r1_i sub_r2-r0-r3	sub_r1-r2-r0_asr_i eor_r0-r1_i sub_r2-r0-r3
cmp_r0-r1 mov_ne_r2-r0 mov_eq_r2-r3 add_r2-r2-r3_lsr_i	cmp_r0-r1 add_r2-r0-r3_lsr_i add_eq_r2-r3-r3_lsr_i
eor_r0-r1-r2 ror_r0-r0_i bfi_r0-r0_i_i bfi_r1-r0_i_i lsr_r2-r1_i sub_r1-r2_i	lsr_r2-r1_i sub_r1-r2_i
lsl_r0-r1_i tst_r2-r0 add_ne_r0-r1-r1 mvn_r3-r0 orr_r3-r0-r3_ror_i	lsl_r0-r1_i tst_r2-r0 add_ne_r0-r1-r1 unk
ror_r0-r1_i and_r0-r0-r2 bic_r3-r0-r2 asr_r1-r3_i	rsb_r1-r0-r0
rsb_r0-r0-r1_asr_i and_r2-r0-r2_lsl_i and_r3-r3-r2 lsl_r1-r3_i eor_r2-r3-r1	rsb_r0-r0-r1_asr_i and_r2-r0-r2_lsl_i and_r3-r3-r2 eor_r2-r3-r3_lsl_i
orr_r0-r0_i bic_r1-r1_i eor_r2-r0_i mov_r3-r1 and_r3-r2-r3	bic_r2-r0_i and_r3-r2-r1
rsb_r0-r1-r0_lsr_i sub_r1-r0_i bic_r1-r1_i mov_r2-r1	rsb_r0-r1-r0_lsr_i sub_r1-r0_i bic_r2-r1_i
eor_r0-r0-r1 orr_r2-r0-r3 lsl_r0-r2_i mov_r3-r0 bfi_r0-r3_i_i	eor_r0-r0-r1 orr_r2-r0-r3 lsl_r0-r2_i
mvn_r0-r1 bic_r2-r0-r1 rsb_r2-r2_i lsl_r0-r2_i mvn_r1-r0	add_r2-r1_i mvn_r1-r2_lsl_i
bic_r0-r1-r2 bic_r2-r0-r2 and_r3-r2-r1_ror_i rsb_r1-r3-r1_asr_i and_r1-r0-r1_ror_i mvn_r3-r1	bic_r0-r1-r2 and_r3-r0-r1_ror_i rsb_r1-r3-r1_asr_i and_r1-r0-r1_ror_i mvn_r3-r1
cmp_r0_i rsb_ne_r0-r0_i rsb_eq_r0-r1_i mov_r2-r0_ror_i sub_r3-r2-r0 orr_r0-r3_i	cmp_r0_i rsb_ne_r0-r0_i rsb_eq_r0-r1_i rsb_r3-r0-r0_ror_i orr_r0-r3_i
mov_r0-r1 mvn_r2-r0 sub_r3-r0-r2 asr_r2-r3_i eor_r1-r2_i	add_r3-r1-r1 asr_r2-r3_i eor_r1-r2_i
tst_r0-r1 rsb_ne_r2-r2-r3_lsl_i add_r3-r2-r0 add_r3-r3-r0 mov_r0-r3	tst_r0-r1 rsb_ne_r2-r2-r3_lsl_i add_r0-r2-r0_lsl_i
tst_r0-r1 rsb_eq_r2-r1-r0 mov_r1-r2 and_r0-r0-r1_asr_i bfi_r0-r0_i_i mvn_r2-r0	tst_r1-r0 rsb_eq_r2-r1-r0 and_r0-r0-r2_asr_i mvn_r2-r0
sub_r0-r0-r1_asr_i bic_r2-r1-r3 eor_r1-r0-r2 mvn_r2-r1	sub_r0-r0-r1_asr_i unk eor_r2-r0-r2
cmp_r0-r1 sub_ge_r0-r1_i bfi_r1-r0_i_i add_r0-r2-r1_lsr_i	add_r0-r2-r1_lsr_i
bfi_r0-r0_i_i rsb_r1-r0-r2_asr_i bfi_r2-r1_i_i bic_r0-r2_i	rsb_r1-r0-r2_asr_i bfi_r2-r1_i_i bic_r0-r2_i
cmp_r0-r1 mov_lt_r0-r2 mov_r1-r0 sub_r2-r1_i lsl_r3-r2_i	cmp_r0-r1 mov_lt_r0-r2 sub_r2-r0_i lsl_r3-r2_i
and_r0-r1-r2_ror_i sub_r0-r2-r0_asr_i mvn_r2-r0 mov_r1-r2	and_r0-r1-r2_ror_i sub_r0-r2-r0_asr_i mvn_r1-r0
lsl_r0-r1-r0 bic_r2-r0_i eor_r0-r2-r3 add_r1-r0-r0 mvn_r2-r1 mvn_r0-r2	lsl_r0-r1-r0 bic_r2-r0_i eor_r0-r2-r3 add_r0-r0-r0
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 bic_r2-r2-r0	bic_r2-r3-r0 tst_r0-r1 mov_ge_r2-r1
cmp_r0-r1 sub_lt_r2-r3_i cmp_r2-r0 sub_eq_r1-r3_i bfi_r1-r1_i_i	cmp_r0-r1 sub_lt_r2-r3_i cmp_r2-r0 sub_eq_r1-r3_i
bic_r0-r1-r2 eor_r2-r0-r3 mov_r3-r0 sub_r2-r2-r3_ror_i bic_r2-r2-r0	bic_r0-r1-r2 eor_r2-r0-r3 sub_r2-r2-r0_ror_i bic_r2-r2-r0
mvn_r0-r1 tst_r0-r1 mvn_ne_r1-r2 eor_r3-r0-r1_lsr_i rsb_r1-r3-r1	mvn_r0-r1 eor_r3-r0-r1_lsr_i rsb_r1-r3-r1
bic_r0-r1-r0 rsb_r2-r3-r2 and_r1-r2_i sub_r0-r0-r2_lsr_i mov_r2-r0 rsb_r3-r2-r1	bic_r0-r1-r0 rsb_r2-r3-r2 and_r1-r2_i sub_r0-r0-r2_lsr_i rsb_r3-r0-r1
tst_r0-r1 eor_ne_r2-r2-r0 mvn_r3-r2 add_r0-r3_i lsl_r0-r0_i bfi_r1-r0_i_i	unk
mvn_r0-r1 add_r1-r1-r2 sub_r2-r1_i lsr_r1-r0_i rsb_r3-r1-r3 lsr_r2-r3-r2	mvn_r0-r1 add_r1-r1-r2 sub_r2-r1_i sub_r3-r3-r0_lsr_i lsr_r2-r3-r2
tst_r0-r1 mvn_ne_r0-r2 cmp_r1-r3 mvn_hi_r1-r0 mvn_r0-r1	tst_r0-r1 mvn_ne_r0-r2 cmp_r1-r3 mvn_ls_r0-r1
cmp_r0-r1 mov_cs_r2-r0 orr_r2-r1-r2 bic_r0-r1_i and_r1-r2-r0 sub_r3-r1_i	bic_r1-r1_i sub_r3-r1_i
tst_r0_i rsb_eq_r1-r2-r3 add_r3-r0-r3 mov_r2-r3 ror_r3-r2-r1	tst_r0_i rsb_eq_r1-r2-r3 add_r3-r0-r3 ror_r3-r3-r1
cmp_r0-r1 mvn_lt_r1-r0 mvn_ge_r1-r2 asr_r0-r1_i	cmp_r0-r1 mvn_lt_r0-r0_asr_i mvn_ge_r0-r2_asr_i
mov_r0-r1 add_r2-r0-r0_ror_i bic_r3-r2_i sub_r0-r3_i and_r3-r0_i	add_r2-r1-r1_asr_i and_r3-r2_i
tst_r0-r1 orr_ne_r1-r2_i bic_r1-r3-r1 sub_r2-r3-r1 mov_r0-r2	tst_r0-r1 orr_ne_r1-r2_i and_r0-r1-r3
cmp_r0-r1 add_ne_r0-r0-r2 add_eq_r0-r2-r0_lsr_i orr_r1-r3-r2 bic_r1-r0-r1 bic_r1-r1-r2 sub_r2-r1_i orr_r2-r2_i	cmp_r0-r1 add_ne_r0-r0-r2 add_eq_r0-r2-r0_lsr_i orr_r1-r3-r2 bic_r1-r0-r1 sub_r2-r1_i orr_r2-r2_i
tst_r0-r1 mov_ne_r1-r2_ror_i mov_eq_r1-r0_ror_i mvn_r2-r1 sub_r2-r3-r2_lsl_i	tst_r0-r1 mvn_ne_r2-r2_ror_i mvn_cs_r2-r0_asr_i sub_r2-r3-r2_lsl_i
cmp_r0-r1 and_cs_r1-r0-r2 lsl_r0-r1_i bic_r0-r0_i add_r3-r0-r0	cmp_r0-r1 and_cs_r1-r0-r2 lsl_r0-r1_i add_r3-r0-r0
cmp_r0_i mvn_ls_r1-r2 mov_r0-r1 add_r1-r0-r0_ror_i eor_r0-r1_i mvn_r2-r0	cmp_r0_i mvn_ls_r1-r2 add_r1-r1-r1_ror_i eor_r0-r1_i mvn_r2-r0
ror_r0-r1-r1 mvn_r2-r0 lsr_r2-r1-r2 lsl_r1-r1-r2 eor_r0-r1_i lsr_r0-r0_i	ror_r0-r1-r1 mvn_r2-r0 lsr_r2-r1-r2 lsl_r1-r1-r2 mov_r0-r1_lsr_i
bfi_r0-r0_i_i bfi_r1-r0_i_i mov_r2-r3 bic_r3-r1-r2 bic_r0-r1-r3 and_r0-r0-r2	bfi_r1-r0_i_i and_r0-r1-r3
tst_r0-r1 eor_ne_r0-r2-r1 eor_eq_r0-r2-r0_asr_i and_r0-r0_i lsr_r1-r3-r0 mov_r2-r1	tst_r0-r1 eor_ne_r0-r2-r1 eor_eq_r0-r2-r0_asr_i and_r0-r0_i lsr_r2-r3-r0
cmp_r0-r1 mov_cc_r1_i rsb_r0-r0-r1_lsr_i and_r2-r0_i mov_r0-r2_asr_i	bic_r0-r1-r1
bic_r0-r1_i bfi_r2-r0_i_i and_r3-r2_i bfi_r0-r2_i_i orr_r0-r0-r3 orr_r2-r0-r3	bic_r0-r1_i bfi_r0-r2_i_i and_r2-r0-r0
tst_r0-r1 mov_eq_r0-r2 bfi_r2-r0_i_i bic_r2-r2-r0 mov_r3-r2 mvn_r1-r3 bic_r2-r1_i	tst_r0-r1 mov_eq_r0-r2 bfi_r2-r0_i_i bic_r2-r2-r0 mvn_r1-r2 bic_r2-r1_i
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r0 add_r1-r1-r1 rsb_r0-r3-r1 orr_r2-r3-r0_lsl_i	cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r0 rsb_r0-r3-r1_lsl_i orr_r2-r3-r0_lsl_i
tst_r0-r1 sub_eq_r2-r0-r3 bfi_r1-r3_i_i asr_r0-r1_i rsb_r0-r2-r0_ror_i	tst_r0-r1 sub_ls_r2-r0-r3 asr_r0-r1_i rsb_r0-r2-r0_ror_i
add_r0-r0-r1_asr_i bfi_r1-r0_i_i mov_r2-r1 lsl_r0-r2-r0 bfi_r1-r0_i_i	add_r0-r0-r1_asr_i lsl_r0-r1-r0 bfi_r1-r0_i_i
tst_r0-r1 rsb_ne_r0-r2_i bfi_r1-r0_i_i bfi_r0-r1_i_i	tst_r0-r1 rsb_ne_r0-r2_i bfi_r0-r1_i_i
mvn_r0-r1 tst_r0-r2 mov_eq_r2-r1_ror_i mvn_r0-r1 rsb_r3-r0-r2	mvn_r0-r1 tst_r0-r2 mov_eq_r2-r1_ror_i rsb_r3-r0-r2
mvn_r0-r1 add_r2-r1-r0 mov_r0-r2 orr_r1-r0_i	unk
rsb_r0-r1-r0 eor_r2-r2_i ror_r1-r2_i eor_r3-r2-r1 mvn_r2-r0 rsb_r3-r3-r2	rsb_r0-r1-r0 eor_r2-r2_i eor_r3-r2-r2_ror_i mvn_r2-r0 rsb_r3-r3-r2
lsr_r0-r1-r1 lsl_r1-r0-r2 add_r3-r1_i add_r3-r3_i bfi_r2-r3_i_i eor_r0-r2_i	lsr_r0-r1-r1 lsl_r1-r0-r2 eor_r3-r1_i bfi_r2-r3_i_i eor_r0-r2_i
mov_r0-r1 eor_r1-r0-r1_ror_i asr_r0-r1_i bic_r1-r0_i	eor_r1-r1-r1_ror_i asr_r0-r1_i bic_r1-r0_i
bic_r0-r0-r1 rsb_r0-r1-r0_lsl_i bic_r2-r0_i bic_r1-r0-r2 mov_r2-r1 bic_r1-r2-r1	sub_r1-r1-r1
bic_r0-r1_i bfi_r2-r2_i_i lsr_r1-r2-r0 rsb_r2-r1-r0 bic_r0-r2_i	bic_r0-r1_i lsr_r1-r2-r0 rsb_r2-r1-r0 bic_r0-r2_i
tst_r0-r1 eor_ne_r0-r2-r0 sub_r1-r1-r2 rsb_r1-r1-r0 bic_r1-r1_i lsr_r1-r1_i	tst_r0-r1 eor_ne_r0-r2-r0 sub_r1-r1-r2 rsb_r1-r1-r0 lsr_r1-r1_i
cmp_r0-r1 add_lt_r0-r0_i bfi_r1-r0_i_i mov_r2-r1 orr_r0-r1-r2_lsl_i	cmp_r0-r1 sub_lt_r0-r0_i bfi_r1-r0_i_i orr_r0-r1-r1_lsl_i
mvn_r0-r1 and_r2-r2-r1 lsr_r0-r0_i eor_r1-r0-r2 sub_r1-r3-r1	mvn_r0-r1 and_r2-r2-r1 eor_r1-r2-r0_lsr_i sub_r1-r3-r1
bic_r0-r0-r1 sub_r1-r0-r2_lsl_i sub_r3-r1_i sub_r3-r3_i	bic_r0-r0-r1 sub_r1-r0-r2_lsl_i sub_r3-r1_i
ror_r0-r1_i and_r2-r2-r0_lsl_i asr_r3-r2_i and_r1-r3_i mvn_r0-r1 add_r1-r0-r1_ror_i	and_r2-r2-r1_lsr_i asr_r3-r2_i and_r1-r3_i mvn_r0-r1 add_r1-r0-r1_ror_i
mvn_r0-r1 mvn_r1-r0 cmp_r0-r1 mvn_hi_r2-r0 mvn_r3-r2	mvn_r0-r1 cmp_r0-r1 mvn_hi_r2-r0 mvn_r3-r2
sub_r0-r0-r1 lsr_r2-r0-r3 mov_r3-r0 lsl_r1-r2-r3	sub_r0-r0-r1 lsr_r2-r0-r3 lsl_r1-r2-r0
bic_r0-r1_i mov_r2-r0 sub_r0-r2-r3 lsl_r1-r0-r0 bfi_r3-r1_i_i	bic_r2-r1_i sub_r0-r2-r3 lsl_r1-r0-r0 bfi_r3-r1_i_i
sub_r0-r1_i ror_r1-r0_i mov_r2-r1_lsr_i rsb_r1-r3-r2	sub_r0-r1_i ror_r1-r0_i rsb_r1-r3-r1_lsr_i
bfi_r0-r1_i_i lsr_r2-r0_i lsr_r3-r2_i add_r0-r3-r3 lsr_r2-r0-r0	lsr_r3-r0_i add_r0-r3-r3 asr_r2-r0-r0
tst_r0_i eor_eq_r1-r1_i orr_r2-r1-r0 bic_r3-r2_i	orr_r2-r1-r0 bic_r3-r2_i
mov_r0-r1_ror_i bic_r1-r2-r0 bfi_r3-r1_i_i add_r2-r1-r3_asr_i	bic_r1-r2-r1_ror_i add_r2-r1-r3_asr_i
tst_r0_i mvn_ne_r0-r1 add_r1-r0-r2_asr_i bic_r3-r1-r2 bfi_r0-r3_i_i bfi_r1-r0_i_i	tst_r0_i mvn_ne_r0-r1 add_r1-r0-r2_asr_i bfi_r1-r0_i_i
tst_r0-r1 mov_ne_r2-r1 bic_r1-r3-r2 mvn_r0-r1 mvn_r1-r0	tst_r0-r1 mov_ne_r2-r1 bic_r1-r3-r2
bic_r0-r0_i bic_r0-r0_i bfi_r1-r0_i_i rsb_r1-r1-r2_asr_i bfi_r3-r1_i_i	bic_r0-r0_i bfi_r1-r0_i_i rsb_r1-r1-r2_asr_i bfi_r3-r1_i_i
tst_r0-r1 mvn_eq_r2-r1 mov_r3-r2 rsb_r3-r2-r3 orr_r1-r2-r3	tst_r0-r1 mvn_cs_r2-r1 and_r1-r2-r2
sub_r0-r1-r2_asr_i rsb_r0-r0_i bfi_r0-r0_i_i bic_r2-r0_i mov_r0-r2 mov_r2-r0	sub_r0-r1-r2_asr_i rsb_r0-r0_i bfi_r0-r0_i_i bic_r2-r0_i
add_r0-r0_i mvn_r1-r0 bic_r1-r1-r0 asr_r2-r1_i	add_r0-r0_i mvn_r2-r0_asr_i
lsr_r0-r1_i and_r1-r2-r1_lsl_i bic_r2-r1-r0 eor_r0-r2_i	bic_r2-r2-r1_lsr_i and_r0-r2-r1_lsl_i eor_r0-r0_i
sub_r0-r1_i add_r0-r0-r2_ror_i bic_r2-r0_i bic_r2-r2-r0 bfi_r2-r2_i_i bic_r0-r0-r2	sub_r0-r1_i add_r0-r0-r2_ror_i
cmp_r0-r1 mvn_cs_r0-r2 orr_r0-r1-r0 bfi_r0-r0_i_i lsl_r3-r0_i mvn_r0-r3 bfi_r1-r0_i_i	orr_r1-r1_i
cmp_r0-r1 mvn_ls_r2-r3 mov_r0-r2_lsr_i bic_r2-r3-r0	cmp_r0-r1 eor_ls_r2-r3-r3_ror_i bic_r2-r3-r2_lsr_i
mov_r0-r1 and_r1-r2-r0_ror_i asr_r3-r0-r2 orr_r2-r1-r3 orr_r0-r2-r1	asr_r3-r1-r2 and_r1-r2-r1_ror_i orr_r0-r3-r1
bic_r0-r0_i sub_r1-r2_i bic_r3-r0_i eor_r2-r3-r1 bfi_r2-r2_i_i and_r1-r2_i	sub_r1-r2_i and_r1-r1_i
bfi_r0-r0_i_i rsb_r1-r2-r0_lsl_i bfi_r1-r1_i_i asr_r2-r1_i	bfi_r0-r0_i_i rsb_r1-r2-r0_lsl_i asr_r2-r1_i
tst_r0_i mov_ne_r1-r2 mov_r3-r1 ror_r0-r1_i rsb_r0-r3-r0	tst_r0_i rsb_ne_r0-r2-r2_ror_i rsb_ls_r0-r1-r1_ror_i
tst_r0-r1 sub_ne_r1-r1-r2_lsl_i sub_eq_r1-r0-r1 bfi_r2-r1_i_i bic_r3-r2_i	tst_r0-r1 sub_eq_r1-r0-r1 bfi_r2-r1_i_i bic_r3-r2_i
eor_r0-r1-r2 mov_r1-r0 tst_r1_i mov_ne_r2-r3 bfi_r1-r2_i_i	eor_r1-r1-r2 tst_r1_i mov_ne_r2-r3 bfi_r1-r2_i_i
and_r0-r0-r1_lsr_i lsl_r2-r1_i rsb_r3-r1-r2 bfi_r0-r0_i_i rsb_r0-r0_i bic_r2-r3-r0	and_r0-r0-r1_lsr_i rsb_r3-r1-r1_lsl_i bfi_r0-r0_i_i rsb_r0-r0_i bic_r2-r3-r0
cmp_r0_i eor_cc_r1-r2_i eor_cs_r1-r1-r0_asr_i and_r1-r2-r1_ror_i eor_r0-r1-r2	cmp_r0_i eor_r1-r1-r0_asr_i eor_cc_r1-r2_i bic_r0-r2-r1_ror_i
bfi_r0-r1_i_i ror_r2-r0-r3 bic_r1-r1_i bic_r1-r2-r1 mvn_r0-r1	bfi_r0-r1_i_i ror_r2-r0-r3 bic_r1-r1_i unk
tst_r0-r1 and_ne_r1-r1-r2_lsr_i lsr_r2-r2-r1 lsr_r0-r2_i bfi_r0-r0_i_i	tst_r0-r1 and_ne_r1-r1-r2_ror_i lsr_r2-r2-r1 lsr_r0-r2_i
sub_r0-r0_i bic_r1-r0-r2 eor_r0-r1_i mvn_r2-r0	sub_r1-r0_i unk eor_r2-r2_i
rsb_r0-r1_i bfi_r2-r0_i_i mov_r1-r2 and_r3-r1_i	rsb_r0-r1_i bfi_r2-r0_i_i and_r3-r2_i
cmp_r0-r1 rsb_ge_r2-r2-r0_lsl_i sub_r2-r1-r2 sub_r3-r1-r0_asr_i rsb_r2-r3-r2	cmp_r0-r1 rsb_ge_r2-r2-r0_lsl_i rsb_r2-r2-r0_asr_i
eor_r0-r1_i sub_r0-r2-r0_asr_i rsb_r3-r0_i mov_r0-r3 rsb_r0-r3-r0_ror_i	sub_r0-r2-r1_asr_i rsb_r3-r0_i rsb_r0-r3-r3_ror_i
cmp_r0-r1 mvn_eq_r2-r3 eor_lt_r2-r3-r0_lsr_i bfi_r0-r2_i_i and_r2-r0_i	and_r2-r0_i
add_r0-r0_i mov_r1-r0 bic_r2-r0-r1 rsb_r1-r2_i	mov_r1_i
sub_r0-r1_i ror_r2-r1_i mov_r1-r2 sub_r1-r0-r1_ror_i ror_r1-r1_i	sub_r0-r1_i sub_r1-r0-r1_ror_i ror_r1-r1_i
mvn_r0-r1 mvn_r1-r0 bfi_r1-r1_i_i bfi_r1-r1_i_i	bfi_r1-r1_i_i bfi_r1-r1_i_i
add_r0-r1_i rsb_r0-r0-r2_lsl_i bfi_r3-r0_i_i and_r2-r3_i mov_r3-r2	add_r0-r1_i bfi_r3-r0_i_i and_r3-r3_i
add_r0-r0-r1 lsr_r2-r1_i lsl_r1-r2-r1 and_r0-r0-r1 bic_r2-r0_i eor_r2-r2-r0	add_r0-r0-r1 lsr_r2-r1_i lsl_r1-r2-r1 and_r0-r0-r1 and_r2-r0_i
eor_r0-r1_i ror_r2-r0_i ror_r3-r2_i sub_r0-r3-r0	eor_r0-r1_i mov_r3-r0_ror_i sub_r0-r3-r0
eor_r0-r1-r2 rsb_r3-r2-r1 and_r3-r3-r0_lsl_i bfi_r1-r3_i_i mvn_r2-r1 add_r0-r2_i	unk rsb_r0-r1_i
tst_r0-r1 mvn_eq_r2-r1 mov_r3-r1_asr_i rsb_r2-r3-r2 eor_r0-r2_i	tst_r0-r1 mvn_eq_r2-r1 sub_r2-r2-r1_asr_i eor_r0-r2_i
cmp_r0_i and_cc_r1-r2-r0 and_cs_r1-r1-r0 eor_r1-r1-r2 orr_r1-r1-r2	cmp_r0_i and_cc_r1-r2-r0 and_cs_r1-r1-r0 orr_r1-r1-r2
bfi_r0-r1_i_i sub_r0-r0_i add_r2-r0-r1 mov_r3-r1 add_r1-r2-r3_lsl_i	bfi_r0-r1_i_i sub_r0-r0_i add_r2-r0-r1 add_r1-r2-r1_lsl_i
mov_r0-r1 cmp_r2-r0 sub_ls_r0-r3_i eor_r1-r0-r2 mov_r2-r1	mov_r0-r1 cmp_r2-r0 sub_ls_r0-r3_i eor_r2-r0-r2
add_r0-r0_i orr_r0-r0_i ror_r1-r2-r0 bfi_r2-r1_i_i bfi_r1-r2_i_i bic_r2-r1_i	add_r0-r0_i orr_r0-r0_i ror_r1-r2-r0 bfi_r1-r2_i_i bic_r2-r1_i
tst_r0-r1 and_eq_r1-r1_i orr_eq_r1-r2-r3 add_r1-r1_i sub_r0-r1_i	tst_r0-r1 orr_ls_r1-r2-r3 sub_r0-r1_i
bfi_r0-r0_i_i lsl_r0-r0_i bic_r0-r0_i and_r0-r0_i ror_r1-r0_i	sub_r1-r0-r0
tst_r0-r1 mvn_ne_r0-r2 and_r2-r2-r0 bfi_r1-r2_i_i bfi_r0-r1_i_i	tst_r0-r1 mvn_ne_r0-r2 bfi_r0-r1_i_i
tst_r0_i mov_ne_r1_i mov_eq_r1_i bfi_r0-r1_i_i bic_r2-r2-r0 bic_r1-r0-r2	mov_r1-r0
cmp_r0-r1 and_ls_r0-r0-r2 sub_r1-r3-r1 add_r3-r1-r0_lsl_i bic_r2-r3_i bic_r3-r2_i add_r1-r3_i	cmp_r0-r1 sub_r1-r3-r1 and_ls_r0-r0-r2 add_r3-r1-r0_lsl_i bic_r3-r3_i orr_r1-r3_i
cmp_r0-r1 mov_ne_r2-r3 eor_r0-r2-r1 eor_r1-r2-r0 bic_r0-r1-r2 lsr_r0-r0_i and_r0-r0_i bfi_r3-r0_i_i	unk
bfi_r0-r1_i_i add_r2-r3-r3 bic_r3-r0_i cmp_r3-r1 add_eq_r0-r2_i bfi_r1-r0_i_i	add_r2-r3-r3 bic_r3-r0_i cmp_r3-r1 add_eq_r0-r2_i bfi_r1-r0_i_i
cmp_r0-r1 mvn_hi_r2-r3 lsr_r2-r1-r2 sub_r2-r2_i sub_r0-r1-r2_lsl_i tst_r1_i orr_ne_r0-r0_i lsr_r1-r1-r0	lsr_r2-r1-r2 sub_r0-r1-r2_lsl_i tst_r1_i orr_ne_r0-r0_i lsr_r1-r1-r0
tst_r0-r1 mvn_ne_r1-r2 bic_r0-r0-r1 bic_r3-r0-r2	tst_r0-r1 orr_ne_r2-r0-r2 bic_r3-r0-r2
lsl_r0-r1-r0 lsl_r1-r2_i rsb_r0-r0-r1_asr_i bfi_r1-r0_i_i bfi_r0-r1_i_i	lsl_r0-r1-r0 lsl_r1-r2_i rsb_r0-r0-r1_asr_i unk
bic_r0-r1_i eor_r2-r1-r0	and_r2-r1_i
tst_r0_i add_ne_r1-r2-r0 sub_r0-r0_i eor_r3-r0-r2 sub_r1-r1_i lsr_r0-r3_i bic_r3-r1-r0	tst_r0_i add_ne_r1-r2-r0 sub_r0-r0_i eor_r3-r0-r2 sub_r1-r1_i bic_r3-r1-r3_lsr_i
tst_r0_i mvn_eq_r1-r2 lsr_r0-r1-r2 tst_r0-r1 mvn_eq_r3-r1 bfi_r2-r3_i_i sub_r2-r1-r2 bfi_r3-r2_i_i	tst_r0_i mvn_eq_r1-r2 lsl_r0-r1-r2 tst_r0-r1 mvn_eq_r3-r1 sub_r2-r1-r2 bfi_r3-r2_i_i
cmp_r0-r1 sub_eq_r2-r3_i cmp_r2-r1 mov_eq_r1-r2 mvn_r2-r1 add_r1-r2_i mvn_r2-r1	sub_r2-r1_i
mov_r0-r1 tst_r2-r1 eor_eq_r3-r0-r1 bfi_r3-r3_i_i add_r2-r3-r3 mvn_r3-r2	tst_r2-r1 eor_eq_r3-r0-r0 mvn_r3-r3_lsl_i
rsb_r0-r0-r1_lsl_i add_r2-r0_i mvn_r0-r3 rsb_r3-r2-r0 sub_r3-r3_i	rsb_r0-r0-r1_lsl_i mvn_r2_i add_r0-r0-r3 rsb_r3-r0-r2_ror_i
mvn_r0-r1 sub_r2-r0-r1 lsr_r0-r2_i ror_r1-r3_i lsl_r3-r1-r0	mvn_r0-r1_asr_i ror_r1-r3_i lsl_r3-r1-r0
bfi_r0-r1_i_i and_r1-r2_i bic_r1-r1-r0 add_r2-r1_i mvn_r0-r1 rsb_r0-r2-r0 sub_r1-r0_i eor_r0-r1-r2_lsr_i	bfi_r0-r1_i_i and_r1-r2_i bic_r1-r1-r0 mvn_r2-r1_lsl_i sub_r0-r2_i
eor_r0-r1-r2 cmp_r0-r3 mvn_cc_r3-r2 mvn_cs_r3-r2 bfi_r1-r3_i_i	mvn_r3-r2 bfi_r1-r3_i_i
asr_r0-r0_i sub_r1-r2-r1 bic_r3-r1-r0 ror_r0-r3_i mov_r2-r0	rsb_r3-r1-r2 bic_r3-r3-r0_asr_i ror_r2-r3_i
tst_r0-r1 rsb_ne_r2-r3-r2 mvn_eq_r2-r0 mov_r1-r2 sub_r2-r1-r2	rsb_r2-r2-r2
and_r0-r1_i bic_r2-r3_i bic_r0-r0-r2	and_r0-r1_i bic_r0-r0-r3
cmp_r0-r1 eor_ls_r2-r3_i eor_hi_r2-r3-r1 bic_r2-r2-r3 ror_r2-r2-r2 eor_r2-r2_i rsb_r0-r1-r2_asr_i	cmp_r0-r1 eor_ls_r2-r3_i eor_hi_r2-r3-r1 bic_r2-r2-r3 ror_r2-r2-r2 rsb_r0-r1-r2_asr_i
add_r0-r1_i asr_r2-r3_i sub_r2-r0-r2_ror_i asr_r0-r3_i orr_r2-r2-r0_asr_i and_r0-r2_i mvn_r2-r0	add_r0-r1_i sub_r2-r0-r3_asr_i orr_r2-r2-r3_asr_i and_r0-r2_i mvn_r2-r0
ror_r0-r0-r1 orr_r1-r0_i mov_r0-r1 rsb_r2-r0_i and_r0-r2-r1	mov_r0_i
add_r0-r0-r0 bic_r1-r2-r0	bic_r1-r2-r0_lsl_i
tst_r0-r1 mov_ne_r0-r1 bic_r2-r2-r0 lsr_r1-r2_i orr_r1-r1-r0	tst_r0-r1 mov_ne_r0-r1 bic_r2-r2-r0 orr_r1-r0-r2_lsr_i
tst_r0-r1 sub_ne_r2-r0-r1 cmp_r2_i orr_eq_r0-r1-r2 and_r0-r0_i bfi_r1-r0_i_i bfi_r2-r1_i_i	tst_r0-r1 sub_ne_r2-r0-r1 bfi_r2-r1_i_i
sub_r0-r1-r2 orr_r3-r0_i orr_r0-r3-r0_asr_i bfi_r2-r0_i_i	sub_r0-r1-r2 orr_r0-r0-r0_ror_i bfi_r2-r0_i_i
and_r0-r1-r2 lsl_r2-r2-r1 and_r2-r2_i bic_r1-r2-r0 and_r3-r0-r1_lsr_i orr_r1-r3-r0	and_r1-r1-r2
rsb_r0-r1_i bfi_r0-r0_i_i	rsb_r0-r1_i
and_r0-r1_i bfi_r1-r0_i_i add_r0-r1_i	mvn_r2-r1_lsl_i and_r1-r1-r2_lsl_i sub_r0-r1-r2_ror_i
eor_r0-r0-r1_lsl_i orr_r1-r0_i bfi_r2-r1_i_i bfi_r3-r2_i_i	bfi_r3-r2_i_i
and_r0-r1_i bic_r2-r1-r0 mvn_r1-r2 add_r2-r1-r2_ror_i	bic_r2-r1_i mvn_r1-r2 add_r2-r1-r2_ror_i
bfi_r0-r0_i_i sub_r1-r1-r0 orr_r0-r2_i and_r2-r2_i lsl_r3-r0-r2 bic_r1-r1-r3 mvn_r2-r1 asr_r0-r2_i	bfi_r0-r0_i_i sub_r1-r1-r0 orr_r0-r2_i and_r2-r2_i lsl_r3-r0-r2 unk asr_r0-r2_i
tst_r0-r1 and_ne_r0-r1-r0 tst_r0-r1 orr_eq_r1-r0_i bfi_r2-r1_i_i mov_r1-r2 asr_r2-r1_i	asr_r2-r2_i
eor_r0-r1_i mov_r2-r0	eor_r2-r1_i
tst_r0_i eor_ne_r1-r0-r2 bfi_r0-r1_i_i bfi_r1-r0_i_i bfi_r1-r1_i_i	tst_r0_i eor_ne_r1-r0-r2 bfi_r1-r1_i_i
bfi_r0-r1_i_i lsr_r2-r0-r2 orr_r1-r2_i eor_r2-r2_i sub_r0-r1-r2 rsb_r0-r0_i	lsr_r2-r0-r2 and_r0-r2_i rsb_r0-r0_i
bic_r0-r1_i bic_r2-r0_i bic_r1-r0-r2	sub_r1-r0-r0
tst_r0-r1 add_eq_r1-r2_i asr_r3-r3_i orr_r3-r2-r3 lsl_r1-r1-r2 bfi_r2-r3_i_i and_r3-r1-r2_asr_i bfi_r0-r3_i_i	tst_r0-r1 eor_r3-r2-r3_lsr_i eor_eq_r1-r2_i lsl_r1-r1-r2 bfi_r2-r3_i_i and_r3-r1-r2_asr_i bfi_r0-r3_i_i
tst_r0_i orr_eq_r0-r0_i bic_r0-r0-r1 rsb_r1-r0_i rsb_r2-r0_i cmp_r2_i mvn_cc_r2-r1 bfi_r2-r2_i_i	tst_r0_i orr_eq_r0-r0_i bic_r0-r0-r1 rsb_r1-r0_i rsb_r2-r0_i cmp_r2_i mvn_cc_r2-r1
orr_r0-r1_i tst_r0_i mvn_eq_r2-r3 sub_r1-r2-r1 bfi_r2-r1_i_i bfi_r1-r2_i_i asr_r1-r1_i	sub_r1-r2-r1 asr_r1-r1_i
add_r0-r1-r1 bfi_r1-r1_i_i tst_r0-r2 rsb_ne_r3-r1-r2 bic_r0-r1_i lsl_r3-r3-r0	add_r0-r1-r1 tst_r0-r2 rsb_ne_r3-r1-r2 bic_r0-r1_i lsl_r3-r3-r0
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r2 rsb_r2-r0-r1 bfi_r2-r2_i_i	tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r2 rsb_r2-r0-r1
mvn_r0-r1 and_r1-r0-r1 bic_r0-r1_i	and_r0-r1_i
add_r0-r1-r2 rsb_r3-r0-r3_lsr_i bfi_r0-r3_i_i add_r3-r0-r0 sub_r1-r3_i bfi_r1-r1_i_i	add_r0-r1-r2 rsb_r3-r0-r3_lsr_i bfi_r0-r3_i_i add_r3-r0-r0 sub_r1-r3_i
rsb_r0-r1-r2 add_r3-r2-r0	rsb_r3-r1-r2_lsl_i
tst_r0_i mov_ne_r1-r0 mov_eq_r1-r0 lsr_r2-r1_i	lsr_r2-r0_i
mvn_r0-r1 and_r0-r0-r2 bic_r1-r0-r3 add_r3-r1_i rsb_r0-r1-r3 orr_r2-r2-r3 rsb_r2-r0-r2	bic_r0-r2-r1 bic_r1-r0-r3 add_r3-r1_i rsb_r0-r1-r3 orr_r2-r2-r3 rsb_r2-r0-r2
tst_r0-r1 mvn_ne_r2-r3 mvn_ne_r2-r0 orr_r3-r1-r2_asr_i	tst_r0-r1 mvn_ne_r2-r0 orr_r3-r1-r2_asr_i
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 mov_r1-r0 bfi_r1-r1_i_i sub_r2-r1_i	bfi_r2-r2_i_i sub_r2-r2_i
sub_r0-r1-r2 add_r1-r0-r2_lsl_i sub_r3-r1-r2 ror_r3-r3_i	add_r3-r1-r2_lsl_i sub_r3-r3-r2_lsl_i ror_r3-r3_i
eor_r0-r1_i bfi_r1-r0_i_i lsr_r2-r1_i	eor_r0-r1_i lsr_r2-r0_i
eor_r0-r1-r2_ror_i bfi_r1-r3_i_i and_r2-r0_i bic_r2-r1-r2 add_r2-r0-r2_asr_i eor_r2-r1-r2	eor_r0-r1-r2_ror_i bfi_r1-r3_i_i add_r2-r0-r1_asr_i eor_r2-r1-r2
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 asr_r0-r0-r2 ror_r2-r0_i	asr_r0-r2-r2 ror_r2-r0_i
lsr_r0-r0_i eor_r1-r0_i bic_r0-r1-r2 sub_r3-r0_i lsr_r3-r3-r1 add_r1-r3_i mov_r2-r1	lsr_r0-r0_i eor_r1-r0_i bic_r0-r1-r2 sub_r3-r0_i lsr_r3-r3-r1 add_r2-r3_i
mvn_r0-r1 mov_r2-r0	mvn_r2-r1
tst_r0_i orr_ne_r1-r0-r2 mov_r3-r1 mov_r2-r3	tst_r0_i orr_ne_r1-r0-r2 mov_r2-r1
cmp_r0-r1 sub_cs_r2-r3-r0_lsr_i sub_r3-r0-r2 mov_r0-r2 bfi_r1-r0_i_i and_r3-r1-r3_ror_i	cmp_r0-r1 sub_cs_r2-r3-r0_lsr_i sub_r3-r0-r2 bfi_r1-r2_i_i and_r3-r1-r3_ror_i
tst_r0_i add_eq_r1-r2-r2 mov_r0-r2 rsb_r3-r0-r1_asr_i	tst_r0_i add_eq_r1-r2-r2 rsb_r3-r2-r1_asr_i
tst_r0-r1 rsb_ne_r2-r2-r1_asr_i mvn_ne_r2-r0 bic_r0-r0-r2	tst_r0-r1 bic_ls_r0-r0-r2
orr_r0-r1-r2 and_r0-r0_i bic_r3-r0_i	orr_r0-r1-r2 and_r3-r0_i
sub_r0-r0_i rsb_r1-r0-r2_lsl_i lsl_r2-r3-r1 lsr_r3-r2-r2	rsb_r1-r0_i lsl_r2-r3-r1 lsr_r3-r2-r2
lsr_r0-r0_i sub_r0-r0-r1 bfi_r2-r0_i_i	rsb_r0-r1-r0_ror_i bfi_r2-r0_i_i
tst_r0_i add_ne_r1-r0_i lsl_r2-r0_i bic_r3-r2_i and_r2-r3-r1_lsr_i	tst_r0_i add_ne_r1-r0_i lsl_r2-r0_i and_r2-r2-r1_lsr_i
bic_r0-r0_i mvn_r1-r0 add_r2-r1_i	bic_r0-r0_i rsb_r2-r0_i
cmp_r0-r1 mov_ne_r2-r1 sub_r2-r2-r3 lsl_r0-r2_i bic_r2-r0-r2 bic_r0-r2_i bfi_r2-r0_i_i	cmp_r0-r1 mov_ne_r2-r1 sub_r2-r2-r3 lsl_r0-r2_i bic_r2-r0-r2
bfi_r0-r1_i_i bfi_r2-r0_i_i bfi_r0-r2_i_i orr_r3-r0_i	bfi_r0-r1_i_i orr_r3-r0_i
cmp_r0_i and_lt_r1-r2-r1 and_ge_r1-r3_i mov_r3-r1 orr_r1-r3_i	cmp_r0_i and_r1-r2-r1 and_ge_r1-r3_i orr_r1-r1_i
mov_r0-r1 tst_r0_i orr_eq_r0-r2_i add_r1-r2_i add_r3-r0-r1_asr_i	add_r3-r2_i tst_r1_i orr_ls_r1-r2_i add_r3-r1-r3_asr_i
bic_r0-r0-r1 cmp_r1-r2 eor_hi_r2-r1-r0_ror_i bic_r2-r2_i bfi_r2-r2_i_i	cmp_r1-r2 bic_r0-r0-r1 eor_hi_r2-r1-r0_ror_i bfi_r2-r2_i_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r2 bic_r2-r0-r2	tst_r0-r1 mvn_r2-r2 bic_ne_r2-r2-r1
bfi_r0-r0_i_i tst_r1-r0 add_ne_r2-r0-r3 add_eq_r2-r1-r2_lsl_i and_r3-r2_i eor_r0-r3-r0_lsl_i	tst_r0-r1 add_ne_r2-r0-r3 add_eq_r2-r1-r2_lsl_i and_r3-r2_i eor_r0-r3-r0_lsl_i
bic_r0-r1-r2 lsl_r0-r0_i cmp_r3-r2 add_ge_r0-r0_i sub_r2-r2-r0_lsr_i	bic_r0-r1-r2 lsl_r0-r0_i sub_r2-r2-r0_lsr_i
mov_r0-r1 bic_r1-r0_i add_r1-r1_i lsr_r1-r1-r1	bic_r1-r1_i add_r1-r1_i lsr_r1-r1-r1
orr_r0-r0_i sub_r1-r0-r2 bic_r0-r0_i sub_r3-r0_i bic_r0-r1_i bfi_r0-r0_i_i bic_r1-r3-r0	orr_r0-r0_i sub_r1-r0-r2 bic_r0-r0_i sub_r3-r0_i bic_r0-r1_i bic_r1-r3-r0
cmp_r0_i and_ls_r1-r1-r2 and_hi_r1-r3_i add_r2-r1-r0_lsr_i bfi_r2-r2_i_i	cmp_r0_i and_ls_r1-r1-r2 and_hi_r1-r3_i add_r2-r1-r0_lsr_i
bic_r0-r1-r2 cmp_r0-r2 mov_ne_r2-r1 lsl_r1-r3_i sub_r0-r2-r1	sub_r0-r1-r3_lsl_i
eor_r0-r1-r2 orr_r3-r1-r0 sub_r0-r1-r3 ror_r2-r0_i rsb_r3-r0-r2	orr_r3-r1-r2 sub_r0-r1-r3 rsb_r3-r0-r0_ror_i
bic_r0-r1-r2 asr_r1-r0-r0 bfi_r2-r1_i_i mov_r3-r0 lsr_r0-r2_i sub_r3-r3-r0	bic_r3-r1-r2 sub_r3-r3-r2_lsr_i
bfi_r0-r0_i_i bic_r0-r0_i	bic_r0-r0_i
rsb_r0-r1_i cmp_r1-r0 mov_eq_r2-r3 add_r0-r2-r2	add_r0-r2-r2
tst_r0_i sub_ne_r1-r2_i lsl_r0-r1_i and_r3-r0-r1	tst_r0_i sub_ne_r1-r2_i and_r3-r1-r1_lsl_i
bic_r0-r1_i rsb_r0-r0_i sub_r1-r0-r2_ror_i mov_r3-r1	bic_r0-r1_i rsb_r0-r0_i sub_r3-r0-r2_ror_i
add_r0-r1-r0 orr_r0-r0_i lsl_r1-r0-r2 rsb_r3-r0-r1_ror_i mov_r2-r3	add_r0-r1-r0 orr_r0-r0_i lsl_r1-r0-r2 rsb_r2-r0-r1_ror_i
eor_r0-r0-r1 and_r0-r0-r1 orr_r1-r0_i	bic_r0-r1-r0 orr_r1-r0_i
tst_r0_i add_ne_r1-r1-r2 add_eq_r1-r1-r2_ror_i mov_r0-r1 and_r2-r3-r0 eor_r3-r2_i	tst_r0_i add_eq_r1-r1-r2_ror_i add_ne_r1-r1-r2 and_r2-r3-r1 eor_r3-r2_i
tst_r0_i and_eq_r0-r1-r2 mov_r2-r1 eor_r2-r2-r0 cmp_r2-r0 rsb_ls_r2-r0_i lsl_r0-r2_i	tst_r0_i and_cs_r0-r1-r2 eor_r2-r1-r0 cmp_r2-r0 rsb_ls_r2-r0_i lsl_r0-r2_i
ror_r0-r1-r0 bic_r2-r3-r0 rsb_r0-r0-r1 bfi_r1-r2_i_i bic_r1-r1_i orr_r3-r1_i orr_r2-r0_i add_r2-r2-r3	ror_r0-r1-r0 rsb_r0-r0-r1 bic_r1-r1_i orr_r3-r1_i orr_r2-r0_i add_r2-r2-r3
add_r0-r1-r0_asr_i bic_r2-r0_i orr_r3-r0-r2	add_r3-r1-r0_asr_i
bic_r0-r1_i mov_r2-r0 asr_r2-r2_i	asr_r2-r1_i
cmp_r0_i mov_ls_r1-r2 bfi_r2-r1_i_i	cmp_r0_i bfi_hi_r2-r1_i_i
asr_r0-r1-r2 bfi_r2-r3_i_i bic_r1-r0-r3 orr_r2-r2-r1 and_r3-r2-r0	asr_r0-r1-r2 bfi_r2-r3_i_i unk and_r3-r0-r1
cmp_r0-r1 rsb_eq_r2-r1-r3_lsl_i cmp_r0-r1 orr_hi_r3-r1-r2 lsl_r1-r3-r3	cmp_r0-r1 orr_hi_r3-r1-r2 lsl_r1-r3-r3
bic_r0-r0-r1 mov_r2-r1 bic_r2-r0-r2	bic_r2-r0-r1
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r0 bic_r0-r2_i	tst_r0-r1 bic_ne_r0-r1_i bic_r0-r0_i
tst_r0-r1 mvn_eq_r2-r0 rsb_r0-r3-r2 tst_r0-r2 add_eq_r1-r1-r0 lsr_r3-r1-r3 mov_r1-r3	tst_r0-r1 mvn_eq_r2-r0 rsb_r0-r3-r2 tst_r0-r2 add_eq_r1-r1-r0 lsr_r1-r1-r3
sub_r0-r0_i bfi_r1-r0_i_i bfi_r1-r1_i_i bfi_r1-r1_i_i mvn_r0-r1 bfi_r0-r0_i_i	bfi_r1-r0_i_i mvn_r0-r1 bfi_r0-r0_i_i
mvn_r0-r1 eor_r1-r0-r2 mov_r3-r2 bfi_r3-r3_i_i mvn_r2-r3 rsb_r1-r3-r1 sub_r0-r1_i orr_r0-r0-r2	mvn_r0-r1 eor_r1-r0-r2 rsb_r1-r2-r1 sub_r0-r1_i unk
rsb_r0-r1_i mov_r1-r0 bic_r0-r1_i	rsb_r0-r1_i bic_r0-r0_i
orr_r0-r1_i ror_r2-r1-r1 bfi_r0-r0_i_i lsr_r1-r1_i bic_r3-r2_i rsb_r1-r3-r1_lsr_i bfi_r2-r0_i_i add_r1-r2-r1	mvn_r2_i orr_r3-r2-r1_ror-r1 mov_r1-r1_lsr_i orr_r3-r3-r2_lsl_i rsb_r1-r2-r1_asr_i add_r1-r3-r1
tst_r0-r1 rsb_eq_r2-r0_i tst_r0-r1 mov_ne_r3-r1 add_r3-r2-r3	tst_r0-r1 rsb_cs_r2-r0_i mov_ne_r3-r1 add_r3-r2-r3
sub_r0-r1_i rsb_r2-r0_i	rsb_r2-r1_i
and_r0-r0_i and_r1-r0-r1_lsr_i bic_r2-r0-r1 add_r2-r2_i add_r1-r2-r2_lsl_i	and_r0-r0_i bic_r2-r0-r1_ror_i add_r2-r2_i add_r1-r2-r2_lsl_i
asr_r0-r1_i bic_r2-r0_i bfi_r2-r2_i_i bfi_r1-r2_i_i bic_r0-r1_i	asr_r0-r1_i bic_r2-r0_i bfi_r1-r2_i_i bic_r0-r1_i
eor_r0-r1_i mov_r1-r0 cmp_r1-r2 add_lt_r3-r2_i add_ge_r3-r3-r0 bic_r0-r3_i	eor_r0-r1_i add_r3-r3-r0 cmp_r0-r2 add_lt_r3-r2_i bic_r0-r3_i
tst_r0-r1 eor_ne_r2-r3_i add_ne_r2-r0-r2 sub_r3-r1_i sub_r0-r2_i bic_r3-r3_i bfi_r0-r0_i_i asr_r3-r3-r0 bfi_r3-r3_i_i	tst_r0-r1 eor_ne_r2-r3_i add_ne_r2-r0-r2 sub_r0-r2_i sub_r3-r1_i bic_r3-r3_i bfi_r0-r0_i_i asr_r3-r3-r0
tst_r0-r1 add_ne_r2-r2_i add_eq_r2-r0_i mov_r3-r2 mov_r0-r3 rsb_r3-r3-r0_lsl_i mvn_r1-r3 lsl_r1-r3-r1	tst_r0-r1 add_r2-r2_i add_eq_r2-r0_i rsb_r3-r2-r2_lsl_i mvn_r1-r3 lsl_r1-r3-r1
bic_r0-r1_i tst_r0-r2 mov_eq_r1-r2 mvn_eq_r1-r0 mov_r2-r1	bic_r0-r1_i tst_r0-r2 mvn_eq_r1-r0 mov_r2-r1
bfi_r0-r1_i_i orr_r1-r0_i bfi_r1-r1_i_i mvn_r0-r1	orr_r1-r0_i rsb_r2-r1_i bic_r0-r2-r1
ror_r0-r0_i lsl_r1-r0_i sub_r2-r3-r0_lsl_i bfi_r0-r2_i_i rsb_r3-r0-r1	ror_r0-r0_i lsl_r1-r0_i bfi_r0-r3_i_i rsb_r3-r0-r1
asr_r0-r1_i bic_r0-r1-r0	bic_r0-r1-r1_asr_i
mvn_r0-r1 mov_r2-r0 rsb_r1-r0-r2 eor_r1-r0-r1	mvn_r1-r1
add_r0-r1-r2_lsr_i mov_r3-r0 bic_r1-r0-r3 sub_r3-r0_i lsl_r2-r1-r3 bfi_r0-r2_i_i	add_r0-r1-r2_lsr_i unk
tst_r0-r1 sub_ne_r0-r2-r1 bfi_r3-r0_i_i and_r1-r3-r0 mov_r0-r1 eor_r3-r0_i	tst_r0-r1 sub_ne_r0-r2-r1 bfi_r3-r0_i_i and_r1-r3-r0 eor_r3-r1_i
mov_r0-r1 tst_r0_i sub_ne_r2-r3-r0 ror_r3-r0-r2	tst_r1_i sub_ne_r2-r3-r1 ror_r3-r1-r2
sub_r0-r1_i sub_r2-r1_i orr_r1-r2-r0_lsr_i bfi_r1-r1_i_i	sub_r0-r1_i sub_r2-r1_i orr_r1-r2-r0_lsr_i
bfi_r0-r0_i_i bfi_r1-r1_i_i eor_r0-r1-r0_asr_i sub_r0-r1-r0_asr_i	eor_r0-r1-r0_asr_i bfi_r1-r1_i_i sub_r0-r1-r0_asr_i
bic_r0-r1_i add_r0-r0-r2 orr_r3-r2-r1_lsl_i mov_r2-r0 rsb_r3-r3_i add_r0-r1-r2 rsb_r2-r3-r0_lsl_i	bic_r0-r1_i orr_r3-r2-r1_lsl_i add_r0-r1-r0 rsb_r3-r3_i add_r0-r0-r2 rsb_r2-r3-r0_lsl_i
cmp_r0-r1 eor_ne_r0-r0-r2_ror_i sub_r0-r0_i mov_r3-r0	cmp_r1-r0 eor_ne_r0-r0-r2_ror_i sub_r3-r0_i
bic_r0-r1-r0 sub_r0-r0_i add_r2-r1_i bic_r0-r0_i sub_r2-r2-r0_asr_i	bic_r0-r1-r0 sub_r0-r0_i add_r2-r1_i sub_r2-r2-r0_asr_i
bfi_r0-r1_i_i rsb_r1-r0_i add_r2-r1_i bic_r2-r0-r2	bfi_r0-r1_i_i rsb_r2-r0_i bic_r2-r0-r2
and_r0-r1_i mov_r1-r0	and_r1-r1_i
rsb_r0-r1_i bfi_r0-r0_i_i	rsb_r0-r1_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r3 ror_r3-r2-r3	ror_r3-r3-r3
and_r0-r0-r1 orr_r0-r0_i asr_r2-r0-r0 mov_r3-r2	and_r0-r0-r1 orr_r0-r0_i asr_r3-r0-r0
sub_r0-r1-r0 ror_r1-r2_i rsb_r0-r0-r1 rsb_r3-r3-r0	sub_r0-r1-r0 rsb_r1-r3-r2_ror_i rsb_r3-r0-r1
cmp_r0-r1 mov_ne_r0-r2 mov_eq_r0-r1 bic_r3-r0-r2 mvn_r2-r0 bic_r2-r2-r3	cmp_r0-r1 and_ne_r0-r2-r2 mvn_r2-r0
mvn_r0-r1 sub_r2-r0-r1 sub_r0-r2_i orr_r3-r2-r0_lsl_i	mvn_r2-r1_lsl_i sub_r0-r2_i orr_r3-r2-r0_lsl_i
mvn_r0-r1 bic_r2-r0_i mov_r1-r2 bic_r0-r1_i orr_r2-r0_i bfi_r1-r2_i_i	orr_r2-r1_i unk mvn_r1-r2
lsl_r0-r1-r2 bic_r2-r0-r1 bfi_r3-r2_i_i bfi_r1-r3_i_i	and_r3-r3_i bfi_r1-r3_i_i
add_r0-r1_i asr_r2-r0-r2 mov_r1-r0 bfi_r2-r2_i_i and_r1-r1-r2_lsl_i	add_r0-r1_i asr_r2-r0-r2 bfi_r2-r2_i_i and_r1-r0-r2_lsl_i
add_r0-r1-r2 mov_r1-r2 and_r3-r0-r1	add_r0-r1-r2 and_r3-r0-r2
add_r0-r1-r0 bfi_r0-r0_i_i mov_r1-r0 add_r0-r1-r1 mvn_r2-r0 rsb_r3-r2_i	add_r0-r1-r0 bfi_r0-r0_i_i add_r0-r0-r0 add_r3-r0_i
bic_r0-r1-r2 sub_r3-r0-r1 ror_r0-r0-r1 mov_r1-r0 sub_r2-r3-r2 sub_r3-r2-r1	bic_r0-r1-r2 sub_r3-r0-r1 ror_r0-r0-r1 sub_r2-r3-r2 sub_r3-r2-r0
bfi_r0-r1_i_i bfi_r1-r0_i_i bfi_r2-r1_i_i	bfi_r1-r0_i_i bfi_r2-r1_i_i
bic_r0-r0_i mov_r1-r0 orr_r1-r0-r1_ror_i bfi_r2-r1_i_i bic_r0-r1_i and_r3-r1-r2_lsl_i lsl_r3-r1-r3 sub_r0-r3-r0_ror_i	bic_r0-r0_i orr_r1-r0-r0_asr_i bic_r0-r1_i sub_r0-r1-r0_ror_i
cmp_r0_i mov_ls_r1-r2 mov_r0-r1 bfi_r0-r0_i_i bfi_r3-r0_i_i	cmp_r0_i mov_ls_r1-r2 mov_r0-r1 bfi_r3-r0_i_i
cmp_r0-r1 orr_ls_r2-r0_i orr_hi_r2-r1-r3 bic_r0-r3_i bic_r1-r2_i orr_r3-r1-r0_lsl_i lsr_r0-r3_i	bic_r2-r0_i cmp_r0-r1 orr_hi_r2-r1-r3 bic_r0-r3_i orr_r3-r2-r0_lsl_i lsr_r0-r3_i
cmp_r0-r1 add_cs_r0-r0-r2 tst_r3_i orr_ne_r0-r3-r0 orr_r2-r0_i mov_r0-r2 bic_r3-r2-r0 bfi_r3-r3_i_i	bic_r3-r2-r2
tst_r0_i and_ne_r0-r1_i cmp_r2-r0 and_ne_r1-r2-r0 bfi_r0-r1_i_i mov_r2-r1 bic_r2-r0-r2	tst_r0_i and_ne_r0-r1_i cmp_r2-r0 orr_ne_r1-r2_i bic_r2-r0-r1
cmp_r0-r1 mov_cc_r2-r1 mvn_r3-r0 cmp_r1-r2 mvn_cc_r2-r3 mvn_cs_r2-r3 rsb_r1-r2-r1	rsb_r1-r0-r1
mov_r0-r1 mov_r2-r3 eor_r2-r2-r0 tst_r3-r2 mvn_ne_r1-r3 add_r0-r3-r1 orr_r2-r0-r3	mov_r0-r1 eor_r2-r0-r3_ror_i tst_r3-r2 mvn_ne_r1-r3 add_r0-r3-r1 orr_r2-r0-r3
cmp_r0-r1 and_lt_r1-r1-r0 eor_r2-r2-r0 sub_r0-r1-r2 eor_r3-r0_i mov_r0-r3 orr_r2-r0-r3_ror_i mov_r1-r2	cmp_r0-r1 eor_r2-r2-r0 and_lt_r1-r1-r0 sub_r0-r1-r2 eor_r3-r0_i orr_r2-r3-r3_ror_i mov_r1-r2
orr_r0-r0-r1_asr_i mvn_r2-r0 and_r1-r0-r2 eor_r1-r1-r0 and_r3-r3-r1_ror_i	orr_r0-r0-r1_asr_i and_r3-r3-r0_ror_i
lsr_r0-r0-r0 mov_r1-r0 add_r2-r1_i asr_r3-r2-r2 mvn_r1-r3 lsr_r2-r1-r1 asr_r0-r3-r2 add_r0-r0_i	lsr_r0-r0-r0 add_r2-r0_i asr_r3-r2-r2 mvn_r1-r3 lsr_r2-r1-r1 asr_r0-r3-r2 add_r0-r0_i
tst_r0-r1 eor_eq_r0-r1-r0 bfi_r0-r0_i_i bic_r2-r0-r2	tst_r0-r1 eor_eq_r0-r1-r0 bic_r2-r0-r2
mvn_r0-r1 mov_r2-r0 ror_r0-r2_i lsr_r2-r3-r0 bfi_r1-r2_i_i orr_r3-r2-r1	mvn_r0-r1_ror_i lsr_r2-r3-r0 bfi_r1-r2_i_i orr_r3-r2-r1
tst_r0-r1 mvn_eq_r2-r3 sub_r0-r2_i bfi_r2-r0_i_i and_r3-r2_i bfi_r1-r3_i_i add_r0-r1_i add_r2-r0-r0	tst_r1-r0 mvn_eq_r2-r3 and_r3-r2_i bfi_r1-r3_i_i add_r0-r1_i add_r2-r0-r0
tst_r0_i mvn_eq_r1-r2 mvn_ne_r1-r2 sub_r2-r1_i	mvn_r1-r2 sub_r2-r1_i
tst_r0-r1 sub_eq_r2-r2_i rsb_r0-r2_i mvn_r1-r0 bfi_r2-r1_i_i	tst_r0-r1 sub_eq_r2-r2_i sub_r1-r2_i bfi_r2-r1_i_i
sub_r0-r1-r2 mov_r1-r0 add_r3-r1-r0_asr_i mvn_r0-r2 eor_r0-r3-r0 mov_r3-r0 bfi_r3-r3_i_i	sub_r0-r1-r2 add_r3-r0-r0_asr_i mvn_r0-r2 eor_r3-r0-r3 bfi_r3-r3_i_i
sub_r0-r1-r0_ror_i bic_r2-r0_i add_r0-r1-r2 bic_r1-r1-r0 sub_r2-r0-r1_lsl_i and_r2-r2_i bfi_r2-r2_i_i	sub_r0-r1-r0_ror_i bic_r2-r0_i add_r0-r1-r2 and_r2-r0_i bfi_r2-r2_i_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 lsl_r3-r2_i rsb_r2-r3-r2	mvn_r3-r1 sub_r2-r3-r3_lsl_i
bfi_r0-r0_i_i and_r0-r1-r0_lsl_i	and_r0-r1-r0_lsl_i
add_r0-r0-r1 rsb_r2-r0_i mvn_r1-r2 bic_r0-r1-r2 lsr_r0-r2-r0	add_r0-r0-r1 rsb_r2-r0_i mvn_r1-r2 lsr_r0-r2-r1
rsb_r0-r1-r0 add_r0-r0-r1 rsb_r1-r2-r0_asr_i asr_r0-r2-r1 add_r1-r1-r0_asr_i and_r1-r0-r1_asr_i	rsb_r1-r2-r0_asr_i asr_r0-r2-r1 add_r1-r1-r0_asr_i and_r1-r0-r1_asr_i
bic_r0-r0-r1 mvn_r2-r0	unk
cmp_r0_i and_cc_r1-r0-r2 and_cs_r1-r3_i orr_r0-r2-r0 rsb_r0-r2-r0 orr_r0-r0-r1	cmp_r0_i and_cc_r1-r0-r2 and_cs_r1-r3_i bic_r0-r0-r2 orr_r0-r0-r1
bic_r0-r1-r0 mvn_r2-r0 bfi_r3-r2_i_i	unk bfi_r3-r2_i_i
mov_r0-r1 sub_r2-r0-r3 sub_r0-r2_i	sub_r2-r1-r3 sub_r0-r2_i
sub_r0-r1-r2 mov_r3-r0	sub_r3-r1-r2
bic_r0-r1_i bfi_r1-r0_i_i ror_r0-r1-r1 add_r2-r0-r0 bic_r3-r2-r0 rsb_r3-r3_i	bic_r0-r1_i ror_r0-r0-r0 add_r2-r0-r0 bic_r3-r2-r0 rsb_r3-r3_i
cmp_r0-r1 mov_ls_r0-r2 mov_hi_r0-r2 orr_r3-r0-r2	asr_r3-r2_i
bic_r0-r1_i bic_r1-r0_i	bic_r1-r1_i
bic_r0-r1-r2 eor_r3-r1-r0	and_r3-r1-r2
mvn_r0-r1 asr_r0-r1-r0 mvn_r2-r0 bfi_r1-r2_i_i	mvn_r0-r1 asr_r2-r0-r0 bfi_r1-r2_i_i
cmp_r0_i mvn_ge_r1-r2 bfi_r2-r2_i_i cmp_r2-r1 rsb_eq_r0-r2-r0_lsl_i add_r0-r0_i	cmp_r0_i mvn_ge_r1-r2 cmp_r2-r1 rsb_eq_r0-r2-r0_lsl_i add_r0-r0_i
bic_r0-r1_i mov_r1-r0 add_r1-r1-r1_asr_i bfi_r2-r1_i_i bfi_r2-r2_i_i	add_r1-r1-r1_asr_i bfi_r2-r1_i_i
bic_r0-r1_i add_r1-r2-r0_asr_i	add_r1-r2-r1_asr_i
tst_r0-r1 and_ne_r2-r0_i eor_eq_r2-r0_i bfi_r2-r2_i_i	tst_r0-r1 eor_r2-r0_i and_ne_r2-r0_i
ror_r0-r1_i mvn_r2-r1 tst_r2-r0 mvn_ne_r0-r2 mvn_eq_r0-r2 add_r1-r2-r0_asr_i	rsb_r2-r1-r1_asr_i sub_r1-r2_i
cmp_r0_i rsb_ne_r1-r2-r1 rsb_eq_r1-r3_i asr_r0-r1-r3 cmp_r0_i orr_ne_r3-r3_i orr_eq_r3-r3-r0 bfi_r2-r3_i_i	orr_r3-r3_i bfi_r2-r3_i_i
tst_r0-r1 rsb_ne_r0-r2-r3_lsl_i bic_r2-r3-r0 eor_r3-r2_i mov_r1-r3 add_r2-r3-r1 orr_r2-r2_i bic_r0-r2_i mov_r1-r0	tst_r1-r0 rsb_ne_r0-r2-r3_lsl_i bic_r3-r3_i bic_r2-r3-r0 eor_r3-r2_i add_r2-r3-r3 orr_r1-r2_i
ror_r0-r1_i rsb_r0-r2-r0_ror_i and_r1-r0-r3_ror_i	rsb_r0-r2-r1_ror_i and_r1-r0-r3_ror_i
cmp_r0-r1 mov_cc_r0-r2 mov_cs_r0-r2 and_r1-r0_i	and_r1-r2_i
mov_r0-r1 bfi_r2-r0_i_i mov_r1-r2	bfi_r2-r1_i_i mov_r1-r2
bfi_r0-r1_i_i bfi_r2-r0_i_i rsb_r1-r0-r2_lsr_i tst_r3-r1 mvn_eq_r1-r2 mvn_r3-r1 add_r0-r3-r1	mvn_r0_i
and_r0-r0-r1_lsr_i sub_r1-r1_i orr_r2-r3-r0_lsl_i lsl_r0-r1-r2 mov_r3-r0	sub_r1-r1_i lsl_r3-r1-r3
tst_r0-r1 sub_ne_r1-r2-r3 sub_eq_r1-r1-r2 bfi_r3-r1_i_i lsr_r2-r3_i	lsr_r2-r3_i
eor_r0-r1-r0_lsl_i mov_r2-r0	eor_r2-r1-r0_lsl_i
and_r0-r1-r2_lsr_i bfi_r0-r0_i_i bic_r2-r0_i bic_r1-r2-r3 lsr_r2-r2_i orr_r0-r1_i sub_r0-r2-r0	and_r0-r1-r2_lsr_i bfi_r0-r0_i_i bic_r2-r0_i bic_r1-r2-r3 orr_r0-r1_i rsb_r0-r0-r2_asr_i
mvn_r0-r1 mov_r2-r0 rsb_r1-r2_i	add_r1-r1_i
and_r0-r0-r1 tst_r0_i add_eq_r0-r0-r0_ror_i mov_r2-r3 add_r3-r0-r2 ror_r3-r3_i	and_r0-r0-r1 tst_r0_i add_eq_r0-r0-r0_ror_i add_r3-r0-r3 ror_r3-r3_i
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 mvn_r0-r2 mov_r3-r0	mov_r3-r1
tst_r0-r1 orr_ne_r1-r0_i orr_eq_r1-r1-r0_ror_i cmp_r0-r1 rsb_cs_r2-r3-r0_lsl_i add_r1-r2-r3_asr_i bic_r0-r1-r3 bfi_r0-r0_i_i	tst_r0-r1 orr_ne_r1-r0_i orr_eq_r1-r1-r0_ror_i cmp_r0-r1 rsb_cs_r2-r3-r0_lsl_i add_r1-r2-r3_asr_i bic_r0-r1-r3
cmp_r0-r1 rsb_ls_r2-r0_i rsb_hi_r2-r1-r2_ror_i orr_r1-r2_i bfi_r3-r1_i_i	orr_r3-r3_i
bfi_r0-r1_i_i and_r2-r1-r0	mvn_r2-r0_ror_i bic_r2-r1-r2_lsl_i
bic_r0-r0_i eor_r1-r0_i bfi_r2-r1_i_i bic_r2-r2_i eor_r2-r2_i bfi_r2-r2_i_i	bic_r2-r2_i eor_r2-r2_i bfi_r2-r2_i_i
tst_r0-r1 eor_ne_r2-r1_i eor_eq_r2-r0-r1_asr_i orr_r1-r2_i lsr_r0-r1_i	tst_r0-r1 bic_r2-r1_i eor_cs_r2-r0-r2_asr_i lsr_r0-r2_i
bic_r0-r0_i tst_r1_i mov_eq_r2-r0 asr_r1-r2_i add_r1-r1_i	tst_r1_i mov_eq_r2-r0 asr_r1-r2_i add_r1-r1_i
asr_r0-r1-r0 mov_r1-r0	asr_r1-r1-r0
rsb_r0-r1-r2 add_r1-r2-r0 lsr_r0-r1_i	rsb_r1-r1-r2_lsl_i lsr_r0-r1_i
ror_r0-r1_i rsb_r2-r3-r0 asr_r0-r1-r2 tst_r1-r3 mvn_ne_r3-r0 bfi_r0-r2_i_i add_r2-r3-r0_ror_i	rsb_r2-r3-r1_ror_i asr_r0-r1-r2 tst_r1-r3 mvn_ne_r3-r0 bfi_r0-r2_i_i add_r2-r3-r0_ror_i
tst_r0-r1 sub_ne_r2-r2-r1_lsl_i bic_r3-r0_i sub_r0-r0-r3 and_r3-r2-r0	and_r0-r2-r0 and_r3-r0_i
bic_r0-r0_i mov_r1-r0 rsb_r2-r1-r3 eor_r3-r2_i	bic_r0-r0_i rsb_r2-r0-r3 eor_r3-r2_i
bfi_r0-r1_i_i add_r2-r0-r3_asr_i bic_r0-r2-r3 bic_r3-r0_i lsr_r3-r3_i	bfi_r0-r1_i_i add_r2-r0-r3_asr_i bic_r0-r2-r3 mov_r3-r0_lsr_i
cmp_r0-r1 mvn_ge_r1-r2 lsr_r1-r1_i bfi_r2-r1_i_i eor_r2-r0-r2_lsl_i eor_r0-r0-r2	cmp_r0-r1 mvn_ge_r1-r2 lsr_r1-r1_i bfi_r2-r1_i_i mov_r0-r2_lsl_i
add_r0-r1_i sub_r2-r2-r1 orr_r2-r2-r0_lsl_i bfi_r1-r2_i_i and_r2-r3-r1	and_r0-r2_i eor_r1-r0-r1 and_r2-r3-r1
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 bic_r2-r2_i	bic_r2-r1_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r3 bic_r1-r1-r2 mvn_r0-r1	tst_r0-r1 and_ls_r1-r1-r3 mvn_r0-r1
tst_r0-r1 orr_ne_r2-r1-r3 bic_r3-r2_i asr_r2-r3_i	tst_r0-r1 orr_ne_r2-r1-r3 asr_r2-r2_i
cmp_r0_i mov_ls_r1-r0 lsl_r2-r0_i add_r0-r1_i mov_r1-r2 lsl_r3-r0-r1 ror_r2-r3-r2 and_r0-r2_i lsl_r3-r0_i	cmp_r0_i mov_ls_r1-r0 lsl_r2-r0_i add_r0-r1_i unk and_r0-r2_i lsl_r3-r0_i
bic_r0-r1_i bfi_r2-r0_i_i cmp_r2-r1 mov_cc_r0-r2 bfi_r1-r0_i_i and_r3-r1_i orr_r1-r3_i	mov_r1_i
bic_r0-r1-r2 rsb_r2-r0_i mvn_r0-r2	bic_r0-r1-r2 sub_r0-r0_i
cmp_r0_i mov_ls_r1-r2 mov_hi_r1-r2 bic_r1-r1_i	bic_r1-r2_i
orr_r0-r0-r1_asr_i orr_r2-r2-r3 lsl_r3-r2-r0 mov_r1-r3	orr_r0-r0-r1_asr_i orr_r2-r2-r3 lsl_r1-r2-r0
add_r0-r1_i mov_r2-r0 bfi_r0-r2_i_i orr_r1-r2-r1 sub_r0-r1-r0 lsr_r1-r0-r0 ror_r2-r1_i	and_r2-r1_i
rsb_r0-r1-r2_lsl_i tst_r3_i eor_eq_r1-r2-r3_lsr_i mov_r2-r1 lsl_r2-r2_i sub_r2-r2-r0	tst_r3_i rsb_r0-r1-r2_lsl_i eor_eq_r1-r2-r3_lsr_i rsb_r2-r0-r1_lsl_i
sub_r0-r1-r2 bic_r0-r0_i mov_r3-r0 rsb_r1-r2-r3_ror_i	sub_r0-r1-r2 bic_r0-r0_i rsb_r1-r2-r0_ror_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 bfi_r0-r2_i_i lsl_r2-r0_i	mvn_r2-r1 bfi_r0-r2_i_i lsl_r2-r0_i
lsr_r0-r1-r2 add_r1-r3-r3 bic_r2-r2-r1 tst_r1-r2 sub_eq_r1-r2-r0_ror_i lsr_r0-r1-r1	lsr_r0-r1-r2 bic_r2-r2-r3_lsl_i sub_r1-r2-r0_ror_i lsr_r0-r1-r1
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r3 asr_r1-r0_i	tst_r0-r1 mov_eq_r2-r3 asr_r1-r2_i
bfi_r0-r1_i_i and_r2-r0_i add_r0-r2_i bfi_r1-r0_i_i	and_r2-r0_i add_r0-r2_i bfi_r1-r0_i_i
eor_r0-r0_i mov_r1-r2 mov_r2-r3 rsb_r0-r1-r0 cmp_r2-r0 sub_cc_r0-r2_i eor_r1-r2-r0	eor_r0-r0_i rsb_r0-r2-r0 cmp_r3-r0 sub_cc_r0-r3_i eor_r1-r3-r0
tst_r0-r1 and_ne_r1-r0-r1 and_eq_r1-r1-r0 rsb_r2-r1-r0_ror_i eor_r3-r2_i	and_r1-r0-r1 rsb_r2-r1-r0_ror_i eor_r3-r2_i
bic_r0-r1-r2 add_r2-r0-r2 lsr_r0-r2-r2 mov_r1-r0	orr_r2-r1-r2 lsr_r1-r2-r2
lsl_r0-r0-r1 mov_r2-r0 bic_r0-r3_i eor_r0-r0-r2_ror_i and_r0-r0_i	lsl_r0-r0-r1 mov_r0-r0_ror_i and_r0-r0_i
mov_r0-r1 asr_r2-r2-r3 orr_r1-r0-r2_asr_i	asr_r2-r2-r3 orr_r1-r1-r2_asr_i
bfi_r0-r1_i_i ror_r0-r0_i asr_r2-r1-r0	mov_r0-r0_ror_i asr_r2-r1-r0
bic_r0-r1_i bfi_r2-r0_i_i	bfi_r2-r1_i_i
and_r0-r1-r0 lsl_r0-r0-r2 bfi_r3-r0_i_i bfi_r3-r3_i_i sub_r2-r3-r2 bfi_r1-r2_i_i	sub_r2-r3-r2 bfi_r1-r2_i_i
rsb_r0-r0-r1 bic_r1-r2-r0 bfi_r2-r2_i_i and_r3-r2-r1	rsb_r0-r0-r1 bic_r3-r2-r0
orr_r0-r1-r2_ror_i and_r0-r1-r0_asr_i rsb_r2-r1-r0_lsr_i bic_r2-r2-r0 lsr_r3-r1-r2 bic_r0-r0-r3 add_r2-r0-r3	orr_r0-r1-r2_ror_i and_r0-r1-r0_asr_i rsb_r2-r1-r0_lsr_i bic_r2-r2-r0 lsr_r3-r1-r2 orr_r2-r0-r3
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 add_r3-r2-r1 sub_r2-r3_i bic_r3-r2_i	mvn_r3_i
mov_r0-r1 bfi_r0-r0_i_i bfi_r2-r0_i_i bfi_r1-r2_i_i bic_r3-r1_i asr_r2-r3_i bic_r3-r2_i	asr_r2-r1_i bic_r3-r2_i
sub_r0-r0_i mov_r1-r2 cmp_r1-r0 mov_ne_r1-r3 mov_eq_r1-r0 bic_r1-r1_i	sub_r0-r0_i mov_r1-r2 cmp_r1-r0 mov_ne_r1-r3 bic_r1-r1_i
tst_r0-r1 add_ne_r2-r0-r3 add_eq_r2-r3-r2 mov_r1-r2	tst_r0-r1 add_r1-r0-r3 add_eq_r1-r2-r3
bfi_r0-r1_i_i sub_r1-r2-r0_lsr_i rsb_r0-r1_i add_r0-r0-r1 bic_r1-r1_i bic_r2-r0-r1 asr_r2-r2-r0	sub_r2-r1-r1
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 asr_r0-r1_i	tst_r0_i mvn_ls_r0-r0_asr_i mvn_ne_r0-r2_asr_i
sub_r0-r1-r2_lsr_i sub_r0-r0_i mvn_r1-r0 bfi_r2-r1_i_i bfi_r0-r2_i_i and_r0-r0-r2	rsb_r1-r1-r2_lsr_i mvn_r0-r1 bfi_r2-r1_i_i bfi_r0-r2_i_i and_r0-r0-r2
bic_r0-r1-r0 mov_r2-r0	bic_r2-r1-r0_ror_i
bfi_r0-r0_i_i bic_r1-r2-r0	bic_r1-r2-r0
bfi_r0-r1_i_i bfi_r0-r0_i_i bfi_r2-r0_i_i bic_r0-r2_i	bfi_r2-r0_i_i bic_r0-r2_i
bfi_r0-r1_i_i mvn_r2-r0 bic_r1-r1_i and_r1-r1-r2	bfi_r0-r1_i_i orr_r2-r0_i bic_r1-r1-r2
asr_r0-r1_i mvn_r2-r0 asr_r3-r2-r2	mvn_r3-r1_asr_i asr_r3-r3-r3
cmp_r0-r1 add_eq_r1-r1-r0 mov_r2-r1 bic_r1-r0-r1 ror_r2-r2_i and_r3-r1-r2	cmp_r0-r1 lsl_eq_r1-r1_i unk bic_r3-r0-r1
sub_r0-r0_i and_r1-r0_i bic_r2-r1_i and_r1-r2_i and_r1-r2-r1 sub_r2-r1_i mov_r0-r2 bic_r1-r0_i	mvn_r1_i
mov_r0-r1 bfi_r1-r0_i_i ror_r2-r0-r1 mov_r0-r2	ror_r0-r1-r1
tst_r0_i eor_eq_r1-r1_i rsb_r2-r1-r0_asr_i bic_r2-r2_i mov_r0-r2 bfi_r3-r0_i_i add_r0-r3_i	tst_r0_i eor_ge_r1-r1_i rsb_r2-r1-r0_asr_i bic_r2-r2_i bfi_r3-r2_i_i add_r0-r3_i
bfi_r0-r1_i_i bfi_r2-r0_i_i	bfi_r2-r0_i_i
cmp_r0_i mov_eq_r1-r2 bfi_r3-r3_i_i eor_r1-r1-r3 sub_r0-r3-r1_lsr_i	cmp_r0_i mov_eq_r1-r2 eor_r1-r1-r3 sub_r0-r3-r1_lsr_i
tst_r0-r1 rsb_ne_r2-r1_i mvn_r0-r2 mvn_r3-r0 mvn_r0-r3 orr_r3-r0_i	tst_r0-r1 rsb_ne_r2-r1_i mvn_r0-r2 orr_r3-r0_i
bic_r0-r1-r0 lsr_r0-r0-r1 lsl_r2-r0_i add_r0-r3-r2 lsl_r3-r0_i	bic_r0-r1-r0 lsr_r0-r0-r1 add_r0-r3-r0_lsl_i lsl_r3-r0_i
eor_r0-r0_i cmp_r0_i mvn_eq_r1-r2 mov_r2-r1	cmp_r0_i mvn_eq_r1-r2 mov_r2-r1
mvn_r0-r1 add_r1-r0-r0_ror_i sub_r1-r1-r0_lsr_i	mvn_r0-r1 add_r1-r0-r0_lsl_i
bfi_r0-r0_i_i mov_r1-r0	mov_r1-r0
and_r0-r0-r1_lsr_i add_r2-r0-r2 cmp_r1-r0 orr_cs_r3-r1-r2 rsb_r0-r0-r3 add_r3-r0-r2_asr_i	and_r0-r0-r1_lsr_i add_r2-r0-r2 orr_r3-r1-r2 rsb_r0-r0-r3 add_r3-r0-r2_asr_i
eor_r0-r1-r0_ror_i mov_r2-r0	eor_r2-r1-r0_ror_i
bic_r0-r1-r2 bfi_r1-r2_i_i bic_r2-r0-r1 mvn_r3-r2	bic_r0-r1-r2 bfi_r1-r2_i_i unk
bic_r0-r1_i mov_r1-r0 and_r2-r1-r3_lsr_i	bic_r0-r1_i and_r2-r0-r3_lsr_i
orr_r0-r0-r1 orr_r2-r0-r2 tst_r3-r0 and_ne_r0-r2_i mov_r3-r0 orr_r1-r3-r0_ror_i	orr_r0-r0-r1 orr_r2-r0-r2 tst_r3-r0 and_ne_r0-r2_i orr_r1-r0-r0_ror_i
bic_r0-r1_i mov_r1-r2 mvn_r2-r1 lsr_r1-r2_i orr_r0-r0-r1	bic_r0-r1_i mvn_r1-r2 orr_r0-r0-r1_lsr_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r2 add_r2-r1-r3 sub_r1-r2-r3_asr_i	add_r2-r2-r3 sub_r1-r2-r3_asr_i
cmp_r0-r1 mov_ne_r0-r2 mov_eq_r0-r3 mvn_r1-r0 bic_r0-r1_i	cmp_r0-r1 orr_eq_r2-r3-r3 mvn_r1-r2 bic_r0-r1_i
mvn_r0-r1 bfi_r2-r0_i_i bic_r3-r2_i	bic_r3-r2_i
cmp_r0_i mov_ne_r1-r2 lsl_r3-r3-r0 sub_r0-r3-r2 bic_r0-r3-r0 mvn_r3-r0 bic_r2-r1-r3	cmp_r0_i mov_ne_r1-r2 lsl_r3-r3-r0 sub_r0-r3-r2 bic_r0-r3-r0 and_r2-r1-r0
add_r0-r1-r2 asr_r1-r2-r0 lsl_r0-r1_i tst_r0_i mvn_ne_r3-r1 and_r3-r1-r3_asr_i	add_r0-r1-r2 asr_r1-r2-r0 and_r3-r1-r3_asr_i
add_r0-r1-r1 bfi_r1-r0_i_i orr_r1-r1_i mvn_r0-r1 sub_r2-r1-r0 bic_r3-r1-r2	add_r0-r1-r1 bfi_r1-r0_i_i orr_r1-r1_i mvn_r0-r1 and_r3-r1-r0_lsl_i
cmp_r0-r1 mov_eq_r0-r1 rsb_r1-r2-r1 mvn_r3-r1 orr_r1-r0-r3	sub_r1-r1-r2 unk
tst_r0_i sub_ne_r0-r0-r1_ror_i sub_eq_r0-r2_i ror_r3-r3-r0 mov_r0-r3 mov_r1-r0	tst_r0_i sub_ne_r0-r0-r1_ror_i sub_eq_r0-r2_i ror_r0-r3-r0 mov_r1-r0
bic_r0-r1_i rsb_r1-r0_i bfi_r0-r0_i_i add_r1-r1-r0	mov_r0_i bfi_r0-r1_i_i bic_r1-r0-r0_lsl_i
eor_r0-r1_i lsl_r2-r3_i cmp_r2-r3 mov_cs_r3-r0 add_r2-r3-r0_ror_i bfi_r1-r2_i_i	eor_r0-r1_i tst_r3_i mov_cs_r3-r0 add_r2-r3-r0_ror_i bfi_r1-r2_i_i
rsb_r0-r1_i mov_r1-r2 orr_r2-r1-r0_ror_i bic_r2-r2-r0 bfi_r3-r2_i_i mov_r1-r3	rsb_r0-r1_i orr_r2-r2-r0_lsr_i bic_r2-r2-r0 bfi_r3-r2_i_i mov_r1-r3
tst_r0-r1 add_ne_r0-r2-r1_lsl_i add_eq_r0-r1-r2 and_r2-r0_i and_r0-r2_i	tst_r0-r1 add_ne_r0-r2-r1_lsl_i add_eq_r0-r1-r2 and_r0-r0_i
cmp_r0_i mov_lt_r1-r0 mov_ge_r1-r0 bic_r0-r2_i tst_r0_i sub_ne_r3-r0_i bic_r2-r1-r3	bic_r2-r0-r3
tst_r0-r1 sub_eq_r0-r2-r0 bfi_r2-r0_i_i bfi_r3-r2_i_i	tst_r0-r1 sub_eq_r0-r2-r0 bfi_r3-r0_i_i
tst_r0_i eor_ne_r1-r0_i lsl_r0-r2-r1 lsl_r0-r0_i lsl_r1-r0_i bfi_r1-r1_i_i ror_r2-r1-r1	tst_r0_i eor_ne_r1-r0_i lsl_r0-r2-r1 lsl_r0-r0_i lsl_r1-r0_i ror_r2-r1-r1
tst_r0-r1 sub_ne_r1-r2-r3 mvn_eq_r1-r2 bic_r2-r0_i add_r2-r2-r1_ror_i sub_r2-r3-r2_lsr_i mov_r3-r2	tst_r0-r1 sub_ne_r1-r2-r3 mvn_eq_r1-r2 bic_r2-r0_i add_r2-r2-r1_ror_i sub_r3-r3-r2_lsr_i
cmp_r0-r1 mov_ls_r1-r0 mov_r0-r1	cmp_r0-r1 asr_hi_r0-r1_i
orr_r0-r1-r2 mov_r2-r0 sub_r0-r2_i sub_r1-r3-r0_asr_i	orr_r0-r1-r2 sub_r0-r0_i sub_r1-r3-r0_asr_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r0 mvn_r0-r1 mov_r2-r0	mvn_r2-r2 tst_r1-r0 mvn_eq_r2-r0
lsl_r0-r1_i bic_r1-r0_i	mov_r1-r1_lsl_i
cmp_r0_i eor_ne_r1-r1-r0_ror_i rsb_r2-r0-r1 tst_r0-r2 mvn_ne_r2-r0 bic_r3-r1-r0 bfi_r2-r2_i_i bic_r3-r3-r2	rsb_r3-r3-r3
cmp_r0-r1 mov_cc_r2-r1 mov_cs_r2-r1 bic_r0-r2-r3 add_r3-r3-r1_ror_i lsr_r1-r0-r0 and_r3-r3-r1_lsl_i	bic_r0-r1-r3 add_r3-r3-r1_ror_i lsr_r1-r0-r0 and_r3-r3-r1_lsl_i
bic_r0-r0_i tst_r1_i mvn_ne_r2-r0 mvn_eq_r2-r0 mvn_r1-r2	bic_r1-r0_i
asr_r0-r1_i asr_r2-r0-r2 lsr_r1-r2-r2 mov_r2-r1	asr_r0-r1_i asr_r2-r0-r2 lsr_r2-r2-r2
cmp_r0-r1 eor_eq_r0-r0-r2 bfi_r0-r0_i_i	cmp_r0-r1 eor_eq_r0-r0-r2
cmp_r0-r1 add_cc_r2-r3-r0_lsr_i rsb_ge_r2-r2_i bfi_r2-r2_i_i	cmp_r0-r1 add_cc_r2-r3-r0_lsr_i rsb_ge_r2-r2_i
bic_r0-r1-r2 lsl_r2-r0-r0 cmp_r2-r0 mvn_hi_r1-r2 bfi_r1-r1_i_i	bic_r0-r1-r2 lsl_r2-r0-r0 cmp_r2-r0 mvn_hi_r1-r2
rsb_r0-r1_i eor_r0-r0-r2_lsl_i lsr_r3-r2-r0 sub_r3-r2-r3	rsb_r0-r1_i lsr_r3-r2-r0 sub_r3-r2-r3
add_r0-r1-r1 mvn_r2-r0	mvn_r2-r1_lsl_i
sub_r0-r0_i add_r0-r0_i asr_r1-r0-r0 add_r2-r1-r0	sub_r0-r0_i asr_r1-r0-r0 add_r2-r1-r0
asr_r0-r1_i mvn_r1-r0	mvn_r1-r1_asr_i
ror_r0-r1-r0 bic_r1-r0_i bic_r2-r1_i	ror_r0-r1-r0 bic_r2-r0_i
eor_r0-r1_i tst_r2-r1 orr_eq_r0-r0-r2_lsl_i sub_r2-r0-r3_ror_i bic_r2-r2_i eor_r2-r1-r2_lsr_i bic_r0-r1-r2	eor_r0-r1_i tst_r2-r1 orr_eq_r0-r0-r2_lsl_i sub_r2-r0-r3_ror_i bic_r2-r2_i and_r0-r1-r2_lsr_i
tst_r0_i add_ne_r1-r2-r2_ror_i eor_r1-r1-r3_lsr_i bfi_r2-r1_i_i bfi_r3-r2_i_i	bfi_r3-r2_i_i
bic_r0-r1-r2 add_r2-r0-r3 lsr_r0-r2_i bic_r2-r0_i mov_r0-r2 bic_r1-r0_i	bic_r0-r1-r2 add_r2-r0-r3 lsr_r0-r2_i bic_r1-r0_i
eor_r0-r0-r1 bic_r2-r2_i sub_r3-r0_i bic_r3-r3_i sub_r2-r2-r3_asr_i	eor_r0-r0-r1 bic_r2-r2_i sub_r3-r0_i sub_r2-r2-r3_asr_i
cmp_r0-r1 eor_hi_r0-r1_i and_hi_r0-r2_i add_r2-r1-r0_ror_i	cmp_r0-r1 and_hi_r0-r2_i add_r2-r1-r0_ror_i
cmp_r0-r1 rsb_eq_r1-r1-r0 cmp_r1-r2 mov_ne_r2-r1 lsr_r3-r2_i	cmp_r0-r1 rsb_eq_r1-r0-r1 mov_r3-r1_lsr_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r3 mov_r3-r2 rsb_r2-r3_i bfi_r2-r2_i_i bfi_r1-r2_i_i add_r3-r0-r1_asr_i	add_r3-r0-r1_asr_i
bic_r0-r1_i mvn_r2-r0 sub_r3-r2_i bfi_r2-r3_i_i bic_r3-r3_i and_r2-r3-r2	bic_r0-r1_i mvn_r2-r0 sub_r3-r2_i and_r2-r3-r2
tst_r0-r1 sub_eq_r0-r2_i bic_r2-r0-r3 bfi_r1-r0_i_i lsl_r2-r2-r1 bfi_r1-r2_i_i mvn_r3-r1	unk mvn_r3-r1
bfi_r0-r1_i_i tst_r2-r3 sub_ne_r0-r3-r0_lsr_i eor_r3-r0-r3_lsl_i mov_r0-r3	tst_r2-r3 bfi_eq_r0-r1_i_i sub_ne_r0-r3-r0_lsr_i eor_r0-r0-r3_lsl_i
add_r0-r1-r1_lsl_i eor_r1-r0_i bic_r2-r1-r2 mvn_r3-r2 eor_r1-r0-r3_ror_i	add_r0-r1-r1_lsl_i eor_r1-r0_i unk eor_r1-r0-r3_ror_i
eor_r0-r1_i bfi_r1-r2_i_i mov_r3-r0 rsb_r2-r1-r3	eor_r0-r1_i bfi_r1-r2_i_i rsb_r2-r1-r0
mov_r0-r1 bic_r2-r1_i ror_r3-r2-r0 bic_r1-r3_i	bic_r2-r1_i ror_r3-r2-r1 bic_r1-r3_i
bic_r0-r1-r2 tst_r2-r1 eor_ne_r0-r0-r2 eor_eq_r0-r3-r2_lsl_i add_r2-r3-r0	orr_r0-r1-r2 tst_r2-r1 eor_ls_r0-r3-r2_lsl_i add_r2-r3-r0
bfi_r0-r0_i_i bfi_r1-r2_i_i orr_r2-r0-r1 orr_r2-r1-r2	bfi_r0-r0_i_i bfi_r1-r2_i_i orr_r2-r0-r1
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 and_r2-r3-r1	bic_r2-r3-r0
bfi_r0-r1_i_i rsb_r2-r3-r0_asr_i	rsb_r2-r3-r0_asr_i
sub_r0-r0-r1 mov_r2-r0	rsb_r2-r1-r0
lsr_r0-r0_i eor_r1-r0_i bic_r2-r3_i and_r0-r3-r2_asr_i bic_r0-r1-r0	lsr_r0-r0_i eor_r1-r0_i and_r0-r3-r3_asr_i bic_r0-r1-r0
cmp_r0-r1 sub_ge_r1-r0_i asr_r1-r1_i bic_r0-r1-r2 and_r1-r2-r0 sub_r0-r1_i	mvn_r0_i
cmp_r0_i add_ge_r1-r2_i bfi_r3-r3_i_i bfi_r2-r3_i_i add_r0-r2-r1 bic_r3-r0_i add_r3-r0-r3	cmp_r0_i add_ge_r1-r2_i bfi_r2-r3_i_i add_r0-r2-r1 bic_r3-r0_i add_r3-r0-r3
sub_r0-r1-r2_lsr_i bic_r3-r3-r1 asr_r2-r3-r0 bfi_r2-r2_i_i bfi_r1-r2_i_i	sub_r0-r1-r2_lsr_i bic_r3-r3-r1 asr_r2-r3-r0 bfi_r1-r2_i_i
tst_r0-r1 mov_ne_r1-r0 mov_eq_r1-r0 bic_r2-r2-r1	bic_r2-r2-r0
rsb_r0-r1_i bfi_r2-r0_i_i bfi_r2-r2_i_i mov_r1-r2 bic_r2-r1-r3 and_r2-r2_i	rsb_r2-r1_i bfi_r2-r2_i_i bic_r1-r2-r3 and_r2-r1_i
cmp_r0-r1 mov_ls_r2-r0 rsb_lt_r2-r2_i bic_r1-r2_i bic_r1-r1_i mvn_r0-r1	cmp_r0-r1 mov_ls_r2-r0 rsb_lt_r2-r2_i bic_r1-r2_i mvn_r0-r1
sub_r0-r1_i and_r2-r0_i orr_r1-r3-r2	and_r2-r1_i orr_r1-r3-r2
asr_r0-r1_i mvn_r2-r0	mvn_r2-r1_asr_i
lsl_r0-r1-r1 bic_r1-r1-r0 tst_r2-r3 orr_ne_r0-r0-r1 sub_r2-r0_i	lsl_r0-r1-r1 tst_r2-r3 orr_ne_r0-r0-r1 sub_r2-r0_i
cmp_r0-r1 orr_ne_r1-r1_i bfi_r2-r1_i_i and_r2-r2_i asr_r3-r0-r0 lsl_r0-r3-r2 bfi_r2-r0_i_i bic_r1-r2-r1 mov_r0-r1	and_r2-r2_i asr_r3-r0-r0 lsl_r0-r3-r2 bfi_r2-r0_i_i bic_r0-r2-r1
cmp_r0_i mov_cc_r0-r1 bfi_r0-r0_i_i	cmp_r0_i mov_cc_r0-r1
bfi_r0-r1_i_i add_r0-r0-r2 asr_r3-r2-r1 mvn_r1-r0 asr_r1-r1_i bic_r2-r3-r1	bfi_r0-r1_i_i add_r0-r0-r2 asr_r3-r2-r1 and_r2-r3-r0_asr_i
bfi_r0-r1_i_i lsr_r1-r1-r2 bic_r0-r1-r0 bfi_r3-r0_i_i	ror_r0-r1-r2 bic_r0-r0-r1 bfi_r3-r0_i_i
and_r0-r1-r0 rsb_r2-r1-r0 sub_r3-r2-r1	and_r0-r1-r0 sub_r3-r0-r1_lsl_i
bic_r0-r1-r2 orr_r3-r2_i add_r3-r3_i lsr_r2-r0-r0 bic_r0-r0_i lsl_r2-r3-r2 add_r0-r2-r0_lsr_i	bic_r0-r1-r2 orr_r3-r2_i add_r3-r3_i lsr_r2-r0-r0 lsl_r2-r3-r2 add_r0-r2-r0_lsr_i
tst_r0_i mvn_ne_r1-r0 add_r2-r1-r3 rsb_r3-r2-r1 eor_r2-r3_i	sub_r3-r3-r3_lsl_i eor_r2-r3_i
and_r0-r1-r0 bfi_r0-r0_i_i add_r2-r0-r2 sub_r3-r1-r3_ror_i lsl_r0-r2-r2 orr_r0-r3-r0 orr_r1-r0_i	sub_r3-r1-r3_ror_i and_r0-r1-r0 add_r2-r0-r2 lsl_r0-r2-r2 orr_r0-r3-r0 orr_r1-r0_i
tst_r0_i add_ne_r1-r2-r2 mov_r2-r1 add_r0-r2-r3 add_r1-r0_i add_r1-r1_i	tst_r0_i add_ne_r1-r2-r2 add_r0-r1-r3 add_r1-r0_i
mvn_r0-r1 lsl_r2-r0_i orr_r3-r2-r3	mvn_r0-r1 orr_r3-r3-r0_lsl_i
bfi_r0-r1_i_i bfi_r2-r0_i_i bic_r1-r2_i	bic_r1-r2_i
rsb_r0-r1_i add_r2-r0-r1	mov_r2_i
tst_r0_i rsb_eq_r0-r1_i orr_r0-r0_i orr_r0-r2-r0_lsr_i bfi_r3-r0_i_i rsb_r0-r3-r2 mvn_r3-r0 mvn_r0-r3	tst_r0_i rsb_ls_r0-r1_i orr_r0-r2-r0_ror_i bfi_r3-r0_i_i rsb_r0-r3-r2
bic_r0-r1_i tst_r0_i orr_eq_r0-r2-r1 lsl_r3-r0_i bic_r0-r2-r3 lsl_r1-r0_i add_r2-r1_i	bic_r0-r1_i tst_r0_i orr_eq_r0-r2-r1 bic_r0-r2-r0_lsl_i lsl_r1-r0_i add_r2-r1_i
bic_r0-r1_i orr_r0-r2-r0_lsr_i	orr_r0-r2-r1_lsr_i
cmp_r0-r1 rsb_eq_r1-r0-r1_lsr_i mvn_r2-r0 sub_r1-r1-r2_lsl_i mvn_r0-r1 bic_r1-r0_i bfi_r0-r1_i_i bfi_r3-r0_i_i bfi_r2-r3_i_i	mvn_r2-r0 bfi_r2-r3_i_i
lsl_r0-r1_i bfi_r2-r0_i_i	bic_r2-r2_i
cmp_r0-r1 sub_ne_r2-r0_i sub_eq_r2-r2-r3 bic_r1-r2_i mvn_r2-r1 mvn_r3-r1 sub_r2-r3-r2_asr_i and_r3-r2_i	cmp_r0-r1 sub_ne_r2-r0_i sub_eq_r2-r2-r3 eor_r3-r2_i sub_r2-r3-r2_asr_i and_r3-r2_i
lsl_r0-r0-r1 sub_r2-r1-r0 orr_r3-r2-r1 and_r0-r2-r1 eor_r0-r3-r0_lsr_i sub_r3-r0-r2_asr_i sub_r1-r3-r0 bic_r1-r1_i	lsl_r0-r0-r1 sub_r2-r1-r0 sub_r3-r0-r2_asr_i sub_r1-r3-r0 bic_r1-r1_i
cmp_r0-r1 rsb_cc_r1-r2_i ror_r1-r1_i add_r1-r1-r1 bfi_r0-r1_i_i	cmp_r0-r1 rsb_cc_r1-r2_i bic_r1-r1_i bfi_r0-r1_i_i
tst_r0-r1 and_ne_r1-r1-r2 bfi_r0-r1_i_i bfi_r3-r0_i_i bfi_r1-r3_i_i lsr_r1-r1-r0 lsr_r2-r1_i	tst_r0-r1 and_ne_r1-r1-r2 bfi_r0-r1_i_i lsr_r1-r1-r0 lsr_r2-r1_i
bic_r0-r1_i cmp_r2-r3 orr_cs_r2-r0_i add_r1-r2-r2_lsl_i add_r1-r1-r2	cmp_r2-r3 orr_cs_r2-r1_i add_r1-r2-r2_lsl_i add_r1-r1-r2
and_r0-r1-r2 cmp_r0-r1 rsb_ls_r0-r2-r0_asr_i rsb_r0-r0-r1_lsl_i	and_r0-r1-r2 rsb_r0-r2-r0_asr_i rsb_r0-r0-r1_lsl_i
add_r0-r0-r0_ror_i tst_r1-r0 orr_eq_r2-r0_i orr_eq_r2-r1_i asr_r2-r2_i add_r1-r1-r2	add_r0-r0-r0_ror_i tst_r1-r0 orr_eq_r2-r1_i add_r1-r1-r2_asr_i
asr_r0-r1_i sub_r1-r2-r0 bfi_r2-r2_i_i sub_r2-r2-r1	sub_r1-r2-r1_asr_i bfi_r2-r2_i_i sub_r2-r2-r1
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r2 bic_r0-r0_i rsb_r2-r0_i bic_r1-r2_i	unk rsb_r0-r1-r2 bic_r1-r0_i
bic_r0-r1_i bic_r2-r1-r0	and_r2-r1_i
bfi_r0-r0_i_i tst_r0_i rsb_ne_r1-r1-r2 bic_r1-r1_i	tst_r0_i rsb_ne_r1-r1-r2 bic_r1-r1_i
asr_r0-r1-r1 mov_r2-r0	asr_r2-r1-r1
tst_r0-r1 add_eq_r0-r0_i bic_r1-r0_i lsl_r2-r2_i add_r2-r1-r2	tst_r0-r1 add_eq_r0-r0_i bic_r1-r0_i add_r2-r1-r2_lsl_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r3 orr_r2-r2-r1 orr_r0-r2-r3 rsb_r0-r0-r1_lsl_i asr_r3-r0-r0	unk rsb_r0-r0-r1_lsl_i asr_r3-r0-r0
orr_r0-r0-r1_asr_i mov_r1-r0	orr_r1-r0-r1_asr_i
mov_r0-r1 asr_r1-r0_i	asr_r1-r1_i
ror_r0-r1_i bic_r1-r0-r1 and_r1-r0-r1	ror_r0-r1_i bic_r1-r0-r1
mvn_r0-r1 bfi_r1-r0_i_i mvn_r0-r1 bic_r2-r3-r0 and_r1-r2_i lsl_r1-r1-r1 eor_r0-r1_i	bic_r2-r3-r1 and_r1-r2_i lsl_r1-r1-r1 add_r0-r1_i
tst_r0-r1 mvn_eq_r2-r1 add_r3-r2_i mov_r1-r3 asr_r1-r0-r1 add_r0-r1-r1 add_r3-r0_i add_r3-r3_i	tst_r0-r1 mvn_eq_r2-r1 add_r3-r2_i asr_r1-r0-r3 add_r0-r1-r1 add_r3-r0_i add_r3-r3_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 mov_r1-r0 rsb_r2-r2-r1_asr_i	tst_r0_i mvn_cs_r0-r2 mvn_ne_r0-r1 rsb_r2-r2-r0_asr_i
tst_r0-r1 mvn_ne_r2-r3 rsb_r1-r0_i mov_r0-r1 bic_r2-r2-r0 and_r2-r1-r2_lsl_i rsb_r0-r2_i	tst_r0-r1 rsb_r1-r0_i mvn_ne_r2-r3 bic_r2-r2-r1 and_r2-r1-r2_lsl_i rsb_r0-r2_i
mov_r0-r1 and_r2-r1-r0_asr_i tst_r2-r1 and_ne_r1-r2_i lsr_r2-r1-r3	and_r2-r1-r1_asr_i tst_r2-r1 and_ne_r1-r2_i lsr_r2-r1-r3
mvn_r0-r1 and_r2-r0-r1 asr_r0-r2-r2 tst_r1_i orr_eq_r2-r1-r0 bic_r2-r2-r1 rsb_r1-r1-r2	rsb_r1-r1_i
bic_r0-r0-r1 bfi_r2-r0_i_i asr_r0-r2_i bfi_r1-r0_i_i	asr_r0-r2_i bfi_r1-r0_i_i
tst_r0-r1 and_eq_r1-r2-r1_lsr_i and_eq_r1-r2-r3 bfi_r3-r1_i_i sub_r0-r3-r2_lsr_i	tst_r0-r1 and_eq_r1-r2-r3 bfi_r3-r1_i_i sub_r0-r3-r2_lsr_i
sub_r0-r0-r1 bfi_r0-r0_i_i mov_r2-r0	rsb_r2-r1-r0 bfi_r2-r2_i_i
ror_r0-r1-r0 mov_r2-r0 orr_r0-r0-r2 lsl_r2-r0_i sub_r3-r2_i bic_r3-r3-r0	ror_r0-r1-r0 lsl_r2-r0_i sub_r3-r2_i bic_r3-r3-r0
rsb_r0-r1-r0 sub_r2-r0-r3 mov_r1-r3 ror_r1-r0-r1 tst_r0-r2 eor_eq_r1-r1_i orr_r1-r2-r1_asr_i	rsb_r0-r1-r0 sub_r2-r0-r3 ror_r1-r0-r3 tst_r0-r2 eor_eq_r1-r1_i orr_r1-r2-r1_asr_i
and_r0-r0-r1 eor_r2-r0-r1 mvn_r1-r2 asr_r1-r1_i	unk asr_r1-r1_i
cmp_r0_i rsb_cc_r1-r0-r1 add_r1-r2-r1_asr_i	add_r1-r2-r1_asr_i
and_r0-r1-r2_lsr_i mov_r3-r0 mvn_r1-r3	and_r0-r1-r2_lsr_i mvn_r1-r0
mov_r0-r1 rsb_r0-r0_i mvn_r2-r0	sub_r2-r1_i
mov_r0-r1 tst_r2-r0 and_ne_r1-r0-r2_ror_i mvn_r3-r1	tst_r2-r1 and_ne_r1-r1-r2_ror_i mvn_r3-r1
lsr_r0-r1_i bic_r2-r3-r0	bic_r2-r3-r1_lsr_i
bfi_r0-r1_i_i rsb_r2-r3-r0 rsb_r1-r3-r2 asr_r3-r0-r1	bfi_r0-r1_i_i sub_r1-r0-r3_lsl_i asr_r3-r0-r1
and_r0-r1-r2 asr_r1-r2-r0 mvn_r3-r1 asr_r2-r3_i	and_r0-r1-r2 asr_r1-r2-r0 mvn_r2-r1_asr_i
rsb_r0-r1-r2 bfi_r2-r0_i_i sub_r0-r2-r0 mov_r1-r0	rsb_r0-r1-r2 bfi_r2-r0_i_i sub_r1-r2-r0
sub_r0-r0-r1_ror_i bfi_r1-r0_i_i and_r2-r1_i	and_r2-r1_i
rsb_r0-r1-r2_lsl_i orr_r3-r3_i eor_r0-r3-r0 lsr_r2-r0_i eor_r2-r2_i mvn_r1-r0 bic_r2-r2-r1	rsb_r0-r1-r2_lsl_i orr_r3-r3_i eor_r0-r3-r0 lsr_r2-r0_i eor_r2-r2_i and_r2-r0-r2
cmp_r0-r1 mov_ge_r1-r2 rsb_r2-r0-r3 asr_r2-r2_i rsb_r2-r2-r1	cmp_r0-r1 mov_ge_r1-r2 rsb_r2-r0-r3 sub_r2-r1-r2_asr_i
cmp_r0-r1 rsb_ne_r2-r1-r2 rsb_eq_r2-r0-r2 bic_r1-r2_i add_r2-r1_i	rsb_r2-r1-r2 bic_r1-r2_i add_r2-r1_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r0 add_r0-r3-r2_ror_i lsr_r1-r3_i asr_r3-r0_i eor_r0-r1-r3 orr_r3-r0-r3	mvn_r2-r0 tst_r0-r1 mvn_ne_r2-r3 add_r0-r3-r2_ror_i lsr_r1-r3_i orr_r3-r1-r0_asr_i
lsr_r0-r1-r0 add_r2-r0_i bfi_r1-r2_i_i	lsr_r0-r1-r0 bfi_r1-r0_i_i
bfi_r0-r1_i_i mvn_r2-r0 lsr_r2-r2_i	mvn_r2-r0 lsr_r2-r2_i
mvn_r0-r1 asr_r1-r0_i bfi_r2-r1_i_i	mvn_r1-r1_asr_i bfi_r2-r1_i_i
mov_r0-r1 asr_r1-r0_i	asr_r1-r1_i
mvn_r0-r1 eor_r0-r0-r2_lsl_i lsr_r3-r0_i rsb_r2-r3-r0 ror_r0-r2_i	mvn_r0-r1 eor_r0-r0-r2_lsl_i sub_r2-r0-r0_lsr_i ror_r0-r2_i
tst_r0_i mov_ne_r0-r1 add_r2-r0_i sub_r3-r2-r0	mov_r3_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 add_r0-r2-r3_lsr_i	tst_r0-r1 add_cs_r0-r1-r3_lsr_i add_ne_r0-r3-r3_lsr_i
sub_r0-r1-r2_lsr_i asr_r0-r0_i bic_r2-r1-r0 mov_r0-r2 add_r2-r0_i orr_r0-r2-r1_ror_i	sub_r0-r1-r2_lsr_i bic_r2-r1-r0_asr_i add_r2-r2_i orr_r0-r2-r1_ror_i
orr_r0-r1_i cmp_r2-r3 and_eq_r0-r2-r0_lsr_i add_r3-r0_i add_r2-r3-r1 rsb_r3-r2-r1	cmp_r2-r3 orr_r0-r1_i and_eq_r0-r2-r1_lsr_i mvn_r3-r0
and_r0-r1_i add_r2-r0-r3 tst_r3-r0 orr_ne_r2-r2_i orr_eq_r2-r3-r2 bfi_r3-r2_i_i	and_r0-r1_i add_r2-r0-r3 tst_r3-r0 orr_ne_r2-r2_i bfi_r3-r2_i_i
bfi_r0-r1_i_i bic_r2-r3_i rsb_r0-r2-r0_lsr_i orr_r1-r0_i	bic_r2-r3_i rsb_r0-r2-r0_lsr_i orr_r1-r0_i
tst_r0-r1 eor_ne_r2-r3-r0 bfi_r3-r2_i_i mov_r0-r3 bic_r2-r3-r0 and_r1-r0-r2_lsr_i	and_r1-r1_i
orr_r0-r1-r2 sub_r2-r2-r1 ror_r0-r0-r2 mov_r2-r3 asr_r0-r2-r0	orr_r0-r1-r2 sub_r2-r2-r1 ror_r0-r0-r2 asr_r0-r3-r0
bfi_r0-r1_i_i tst_r0_i eor_ne_r1-r2_i mvn_r2-r1 lsr_r1-r2_i mov_r3-r1	tst_r1_i orr_ne_r1-r2_i mvn_r2-r1 lsr_r1-r2_i mov_r3-r1
tst_r0-r1 add_eq_r2-r1_i sub_r2-r0-r2_lsl_i add_r0-r2-r0 and_r0-r0_i	add_r0-r0-r0 and_r0-r0_i
tst_r0-r1 add_ne_r0-r1-r1_lsl_i bic_r2-r0_i asr_r1-r1_i bfi_r3-r1_i_i lsr_r1-r2-r2 rsb_r2-r1-r3_asr_i sub_r1-r2-r1	tst_r0-r1 add_ne_r0-r1-r1_lsl_i bic_r2-r0_i lsr_r1-r2-r2 rsb_r2-r1-r3_asr_i sub_r1-r2-r1
bfi_r0-r0_i_i eor_r1-r0-r1 bfi_r2-r1_i_i	eor_r1-r0-r1 bfi_r2-r1_i_i
lsr_r0-r0-r0 eor_r1-r0_i bic_r2-r1_i cmp_r1-r2 mvn_ge_r0-r1 bfi_r1-r0_i_i	lsr_r0-r0-r0 eor_r1-r0_i mvn_r0-r1 bfi_r1-r0_i_i
orr_r0-r1_i mvn_r2-r0 and_r1-r1-r2_asr_i add_r3-r1-r1	bic_r1-r1-r1_asr_i add_r3-r1-r1
add_r0-r1-r1 bfi_r2-r3_i_i bic_r1-r3-r0 and_r2-r1-r2	mvn_r0-r2_ror_i bic_r3-r3-r0_lsl_i bic_r2-r3-r1_lsl_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 bic_r1-r0-r3 bic_r0-r1-r0	sub_r0-r1-r1
bfi_r0-r0_i_i bic_r0-r0-r1 orr_r0-r0_i lsr_r2-r0_i	bic_r0-r0-r1 lsr_r2-r0_i
bfi_r0-r1_i_i eor_r1-r0_i cmp_r2-r1 mvn_ne_r3-r1 mvn_eq_r3-r1 and_r0-r3_i	bfi_r0-r1_i_i mvn_r3-r0 and_r0-r3_i
mvn_r0-r1 eor_r0-r0-r1 asr_r2-r0_i eor_r1-r2_i add_r2-r1_i bic_r1-r2-r1	mov_r1_i
rsb_r0-r1-r0_lsl_i bfi_r1-r2_i_i and_r2-r1-r0_lsr_i bfi_r2-r2_i_i bfi_r1-r2_i_i	bic_r2-r1-r1_ror_i bfi_r2-r2_i_i bfi_r1-r2_i_i
bfi_r0-r0_i_i mov_r1-r0 orr_r2-r0-r3 cmp_r1-r2 sub_eq_r1-r2-r1 lsr_r3-r1_i sub_r0-r1-r3	bfi_r0-r0_i_i mov_r1-r0 orr_r2-r0-r3 cmp_r1-r2 sub_eq_r1-r2-r1 sub_r0-r1-r1_lsr_i
cmp_r0-r1 mov_lt_r1-r2 mov_ge_r1-r3 mov_r3-r2 cmp_r0-r1 and_lt_r0-r1-r3 orr_r2-r0_i	cmp_r0-r1 mov_ne_r1-r2 mov_ge_r1-r3 cmp_r0-r1 and_lt_r0-r1-r2 orr_r2-r0_i
sub_r0-r1-r0_lsl_i bic_r1-r0_i mov_r0-r1	sub_r0-r1-r0_lsl_i bic_r0-r0_i
eor_r0-r1-r2_lsl_i lsl_r1-r2-r0 rsb_r0-r1-r2 bic_r1-r0_i	lsl_r1-r2-r1 rsb_r0-r1-r2 bic_r1-r0_i
add_r0-r1-r0 bic_r1-r0-r2 orr_r3-r3-r1_lsr_i mov_r2-r3 mov_r3-r2	add_r0-r1-r0 bic_r1-r0-r2 orr_r3-r3-r1_lsr_i
mvn_r0-r1 cmp_r2-r0 mov_lt_r1-r3 bfi_r2-r1_i_i bfi_r0-r2_i_i bfi_r0-r0_i_i	mvn_r0-r1 bfi_r0-r2_i_i bfi_r0-r0_i_i
mvn_r0-r1 sub_r2-r0_i sub_r3-r2-r0	mvn_r3_i
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 mvn_r2-r0 mov_r3-r2	mvn_r3-r2
ror_r0-r0_i cmp_r0-r1 mov_cc_r0-r1 mov_cs_r0-r1 asr_r0-r0_i	mov_r0-r1_asr_i
mov_r0-r1 sub_r1-r0-r2_lsl_i tst_r0-r2 mov_eq_r2-r3 ror_r1-r1-r2 add_r3-r3-r1	tst_r1-r2 sub_r1-r1-r2_lsl_i mov_eq_r2-r3 ror_r1-r1-r2 add_r3-r3-r1
rsb_r0-r0_i asr_r1-r2_i tst_r0-r3 mov_ne_r2-r1 sub_r3-r1-r2_asr_i mov_r2-r3 bfi_r0-r2_i_i	rsb_r0-r0_i asr_r1-r2_i tst_r0-r3 mov_ne_r2-r1 add_r2-r1-r2_asr_i bfi_r0-r2_i_i
tst_r0_i eor_eq_r1-r2_i rsb_r2-r3-r1_asr_i bic_r3-r2_i bfi_r0-r3_i_i	unk
bfi_r0-r1_i_i asr_r2-r0_i bic_r3-r2_i bfi_r1-r3_i_i and_r1-r1-r2 add_r3-r1-r1_lsl_i	bic_r3-r1_i asr_r2-r0_i and_r1-r3-r2 add_r3-r1-r1_lsl_i
cmp_r0-r1 rsb_hi_r1-r2-r0_lsr_i lsr_r0-r1_i bic_r3-r2_i asr_r0-r3-r0 rsb_r1-r0_i bfi_r1-r1_i_i add_r0-r1_i	cmp_r0-r1 rsb_hi_r1-r2-r0_asr_i ror_r0-r1_i bic_r3-r2_i asr_r0-r3-r0 rsb_r1-r0_i add_r0-r1_i
bfi_r0-r1_i_i lsr_r2-r0_i bfi_r0-r2_i_i	lsr_r2-r0_i bfi_r0-r2_i_i
lsr_r0-r0_i ror_r1-r0-r2 mov_r0-r1	lsr_r0-r0_i ror_r0-r0-r2
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 asr_r0-r1_i mvn_r2-r0 bfi_r0-r3_i_i bic_r0-r3-r0 sub_r0-r0-r2	mvn_r0-r2_asr_i mvn_r2-r0 bfi_r0-r3_i_i bic_r0-r3-r0 sub_r0-r0-r2
tst_r0-r1 mvn_ne_r2-r3 mov_eq_r2-r1 mov_r1-r2 add_r3-r3-r3_asr_i add_r1-r1-r3_lsl_i	mov_r2-r1 tst_r0-r1 mvn_ne_r2-r3 add_r3-r3-r3_lsr_i add_r1-r2-r3_lsl_i
bic_r0-r1_i bic_r2-r1-r0	and_r2-r1_i
add_r0-r1-r2 mov_r2-r0 lsl_r2-r2_i	add_r0-r1-r2 lsl_r2-r0_i
cmp_r0-r1 rsb_ne_r1-r2-r0_ror_i rsb_eq_r1-r3_i asr_r3-r2_i mov_r0-r1 add_r0-r0-r3_asr_i	cmp_r0-r1 rsb_ls_r1-r3_i rsb_ne_r1-r2-r0_ror_i add_r0-r1-r2_asr_i
mov_r0-r1 eor_r0-r0-r1	and_r0-r0_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r3 bfi_r1-r0_i_i add_r1-r2-r1_lsr_i bfi_r3-r1_i_i rsb_r2-r3-r2 ror_r3-r2_i	tst_r0-r1 mvn_ne_r2-r1 mvn_cs_r2-r3 add_r1-r2-r1_lsr_i bfi_r3-r1_i_i rsb_r2-r3-r2 ror_r3-r2_i
rsb_r0-r0-r1_lsr_i bfi_r0-r0_i_i bfi_r0-r0_i_i	rsb_r0-r0-r1_lsr_i bfi_r0-r0_i_i
mov_r0-r1 ror_r2-r0_i eor_r3-r2-r3 rsb_r0-r3_i	eor_r3-r3-r1_ror_i rsb_r0-r3_i
orr_r0-r1-r0_asr_i bfi_r1-r0_i_i sub_r2-r1-r3 rsb_r3-r1-r0 add_r2-r3-r2	orr_r0-r1-r0_asr_i sub_r2-r0-r3
bfi_r0-r1_i_i tst_r2_i add_eq_r3-r2-r0 bic_r0-r2-r3 mvn_r2-r0 add_r0-r2_i	bfi_r0-r1_i_i tst_r2_i add_eq_r3-r2-r0 unk add_r0-r2_i
mvn_r0-r1 bfi_r2-r0_i_i mvn_r0-r2	mvn_r0-r2_lsr_i rsb_r2-r0-r1_asr_i sub_r0-r1-r2_lsl_i
bfi_r0-r1_i_i add_r1-r1-r1_lsl_i mov_r2-r0 bfi_r2-r2_i_i sub_r3-r1-r2_ror_i lsl_r1-r2-r3 mov_r0-r1	bfi_r0-r1_i_i mov_r2-r0 sub_r3-r1-r2_ror_i bfi_r2-r0_i_i lsl_r0-r2-r3
tst_r0-r1 mov_ne_r2-r1 lsl_r3-r2_i lsl_r1-r2-r3 sub_r3-r1_i mvn_r2-r3	tst_r0-r1 mov_ne_r2-r1 lsl_r3-r2_i lsl_r1-r2-r3 rsb_r2-r1_i
cmp_r0-r1 orr_ge_r2-r2-r1 tst_r2-r1 add_ne_r0-r3-r0_ror_i mvn_r3-r0 rsb_r3-r0-r3_lsl_i and_r3-r3_i	cmp_r0-r1 orr_ge_r2-r2-r1 tst_r2-r1 add_ne_r0-r3-r0_ror_i rsb_r3-r0_i and_r3-r3_i
mov_r0-r1 tst_r2_i mov_ne_r1-r0 mov_eq_r1-r0 bfi_r2-r1_i_i ror_r0-r2_i	bfi_r2-r1_i_i ror_r0-r2_i
cmp_r0-r1 mov_cc_r0-r2 mov_cs_r0-r3 bic_r3-r0-r2	cmp_r0-r1 bic_r3-r3-r2 bic_cc_r3-r0-r0
orr_r0-r1-r2_ror_i orr_r3-r1-r0 mov_r0-r3 bic_r1-r3-r0 eor_r0-r1-r3_asr_i	orr_r0-r1-r2_ror_i mov_r0-r0_asr_i
sub_r0-r1-r0 mvn_r2-r0 rsb_r1-r2-r0 add_r3-r0-r0 and_r3-r1-r3_lsr_i	sub_r0-r1-r0 mvn_r2-r0 rsb_r1-r2-r0 and_r3-r1-r1_lsr_i
tst_r0_i add_ne_r1-r1-r2 add_eq_r1-r2_i bic_r1-r2-r1 mvn_r2-r1	tst_r0_i add_ne_r1-r1-r2 add_eq_r1-r2_i unk
bic_r0-r1-r2 ror_r1-r0_i mov_r3-r1	mov_r1-r1_ror_i bic_r3-r1-r2_ror_i
lsr_r0-r1-r2 mvn_r2-r0 bic_r1-r0-r2 lsl_r0-r1_i cmp_r2_i mvn_lt_r3-r0 sub_r3-r2-r3	lsr_r0-r1-r2 mvn_r2-r0 mov_r0-r0_lsl_i cmp_r2_i mvn_lt_r3-r0 sub_r3-r2-r3
bfi_r0-r0_i_i orr_r1-r2-r0 add_r3-r0-r1_lsr_i bfi_r1-r3_i_i	orr_r1-r2-r0 add_r3-r0-r1_lsr_i bfi_r1-r3_i_i
and_r0-r1_i add_r2-r1-r0_asr_i sub_r0-r2-r0_ror_i	and_r0-r1_i sub_r0-r1-r0_ror_i
bic_r0-r1-r2 and_r1-r0_i tst_r1_i add_ne_r1-r0-r1 add_ne_r1-r1-r0_lsr_i sub_r2-r2-r1	bic_r0-r1-r2 and_r1-r0_i sub_r2-r2-r1
cmp_r0_i mov_cc_r1-r2 mov_cs_r1-r2 add_r3-r1-r2_lsr_i	add_r3-r2-r2_lsr_i
lsl_r0-r1-r0 and_r1-r0_i asr_r2-r1_i and_r1-r2-r3 add_r3-r1-r1_ror_i	eor_r3-r1-r1
sub_r0-r1_i bfi_r0-r0_i_i bic_r2-r0_i add_r3-r2_i lsl_r3-r3_i and_r3-r3-r2 bfi_r1-r3_i_i	unk
rsb_r0-r1-r0 bic_r2-r0_i mov_r1-r2	rsb_r0-r1-r0 bic_r1-r0_i
cmp_r0_i rsb_hi_r0-r0_i mov_r1-r0 rsb_r2-r1_i	cmp_r0_i rsb_hi_r0-r0_i rsb_r2-r0_i
bic_r0-r1_i orr_r2-r0_i eor_r2-r0-r2_asr_i and_r3-r2-r1 bfi_r2-r3_i_i asr_r0-r2-r3 mov_r3-r0 bfi_r0-r3_i_i	bic_r0-r1_i eor_r2-r0-r1_asr_i and_r3-r2-r1 bfi_r2-r3_i_i asr_r0-r2-r3
tst_r0-r1 eor_ne_r2-r3_i eor_eq_r2-r1-r0 asr_r0-r2_i sub_r2-r0_i sub_r1-r2_i add_r1-r1-r1	tst_r0-r1 eor_ne_r2-r3_i eor_eq_r2-r1-r0 asr_r0-r2_i sub_r1-r0_i add_r1-r1-r1
cmp_r0_i mov_cc_r0-r1 lsl_r2-r0_i bfi_r2-r2_i_i	cmp_r0_i mov_cc_r0-r1 lsl_r2-r0_i
sub_r0-r1-r2 bic_r3-r3_i add_r0-r0-r3_asr_i	sub_r0-r1-r2 add_r0-r0-r3_asr_i
bfi_r0-r1_i_i cmp_r2-r0 sub_ls_r3-r2-r0 lsl_r0-r3_i and_r1-r3-r0 bic_r1-r1_i bic_r1-r1_i	bfi_r0-r1_i_i cmp_r2-r0 sub_ls_r3-r2-r0 and_r1-r3-r3_lsl_i
orr_r0-r1-r2 mov_r2-r0 mov_r0-r2 add_r0-r0-r3_ror_i rsb_r0-r0_i	orr_r0-r1-r2 add_r0-r0-r3_ror_i rsb_r0-r0_i
tst_r0-r1 mvn_ne_r0-r2 rsb_r2-r3-r0 sub_r0-r3-r2	tst_r0-r1 mvn_ne_r0-r2 rsb_r0-r0-r3_lsl_i
tst_r0-r1 sub_ne_r2-r2-r3 tst_r3_i sub_ne_r3-r2_i add_ne_r3-r0-r0 lsl_r2-r3-r3	tst_r3_i add_ne_r3-r0-r0 lsl_r2-r3-r3
orr_r0-r1_i add_r2-r2-r0 orr_r1-r2-r0 sub_r2-r1_i bfi_r2-r2_i_i	orr_r0-r1_i add_r2-r2-r0 orr_r1-r2-r0 eor_r2-r1_i
bic_r0-r1-r2 add_r3-r3_i rsb_r2-r0-r3 and_r1-r1-r2 bfi_r3-r1_i_i bfi_r2-r3_i_i sub_r1-r2-r1	bic_r0-r1-r2 add_r3-r3_i rsb_r2-r0-r3 and_r1-r1-r2 bfi_r2-r3_i_i sub_r1-r2-r1
rsb_r0-r0_i bfi_r1-r1_i_i bic_r2-r1-r0 rsb_r3-r2-r1	rsb_r0-r0_i bfi_r1-r1_i_i and_r3-r1-r0
ror_r0-r1_i asr_r2-r0-r3 mvn_r1-r3 and_r0-r2-r1	ror_r0-r1_i asr_r2-r0-r3 bic_r0-r2-r3
cmp_r0_i orr_ge_r0-r1-r2 bfi_r3-r0_i_i bfi_r2-r3_i_i	cmp_r0_i orr_ge_r0-r1-r2 bfi_r2-r0_i_i
bfi_r0-r1_i_i mov_r2-r0 bfi_r1-r2_i_i tst_r1_i sub_eq_r1-r3-r1 asr_r1-r1_i	bfi_r0-r1_i_i bfi_r1-r0_i_i tst_r1_i sub_ls_r1-r3-r1 asr_r1-r1_i
cmp_r0-r1 eor_lt_r0-r2_i eor_ge_r0-r3_i add_r1-r0_i bfi_r1-r1_i_i add_r1-r1-r0 add_r0-r1-r1 add_r0-r1-r0 ror_r0-r0_i	cmp_r0-r1 eor_lt_r0-r2_i eor_ge_r0-r3_i add_r1-r0_i bfi_r1-r1_i_i add_r1-r1-r0 rsb_r0-r1-r1_lsl_i ror_r0-r0_i
bic_r0-r1_i mvn_r2-r0 bfi_r1-r2_i_i bfi_r0-r1_i_i	bic_r0-r1_i bfi_r0-r1_i_i
cmp_r0_i sub_eq_r0-r0-r1 sub_eq_r0-r2_i rsb_r0-r0_i mvn_r1-r0 lsl_r3-r1_i	cmp_r0_i sub_eq_r0-r2_i sub_r1-r0_i lsl_r3-r1_i
rsb_r0-r1_i mov_r2-r0	rsb_r2-r1_i
cmp_r0-r1 rsb_ls_r1-r2_i rsb_hi_r1-r3-r0 bic_r1-r1-r3 bic_r2-r1_i mov_r3-r2	cmp_r0-r1 rsb_ls_r1-r2_i rsb_hi_r1-r3-r0 bic_r1-r1-r3 bic_r3-r1_i
bic_r0-r1_i bic_r1-r0-r2 rsb_r2-r1_i bfi_r2-r2_i_i mov_r0-r2 ror_r3-r1_i sub_r0-r0-r3	bic_r0-r1_i bic_r1-r0-r2 add_r3-r1-r1_ror_i rsb_r0-r3_i
mvn_r0-r1 and_r1-r2_i add_r3-r1-r0 sub_r3-r3-r1 rsb_r2-r3-r1_lsr_i	mvn_r0-r1 and_r1-r2_i rsb_r2-r0-r1_asr_i
lsl_r0-r1_i bic_r1-r0_i	mov_r1-r1_lsl_i
asr_r0-r1-r1 rsb_r2-r0_i rsb_r1-r0-r3_lsr_i bfi_r3-r2_i_i bic_r0-r3_i eor_r3-r0-r1_asr_i bic_r3-r3-r2	asr_r0-r1-r1 rsb_r2-r0_i rsb_r1-r0-r3_lsr_i bic_r0-r3_i eor_r3-r0-r1_asr_i bic_r3-r3-r2
bfi_r0-r1_i_i orr_r2-r0_i tst_r2_i mvn_eq_r0-r2 bfi_r1-r0_i_i	bfi_r0-r1_i_i bfi_r1-r0_i_i
cmp_r0-r1 orr_hi_r1-r2-r3 bic_r0-r0-r1 bfi_r0-r0_i_i mov_r1-r0 rsb_r3-r1_i	cmp_r0-r1 orr_hi_r1-r2-r3 bic_r0-r0-r1 bfi_r0-r0_i_i rsb_r3-r0_i
rsb_r0-r0-r1 add_r2-r0-r1 bic_r2-r2_i lsl_r3-r2_i	rsb_r2-r0-r1_lsl_i bic_r2-r2_i lsl_r3-r2_i
tst_r0-r1 mov_ne_r2-r3 mov_ne_r2-r1 tst_r3_i eor_eq_r0-r2-r0 orr_r2-r2-r0_lsl_i mov_r1-r2	tst_r0-r1 mov_ne_r2-r1 tst_r3_i eor_eq_r0-r2-r0 orr_r1-r2-r0_lsl_i
tst_r0-r1 sub_ne_r0-r2-r0_ror_i mov_r1-r0 bfi_r0-r1_i_i	tst_r0-r1 sub_ne_r0-r2-r0_ror_i bfi_r0-r0_i_i
orr_r0-r0_i mov_r1-r2 sub_r2-r1-r0	orr_r0-r0_i sub_r2-r2-r0
tst_r0-r1 sub_ne_r1-r1_i mov_eq_r1-r2 sub_r1-r3-r1	tst_r0-r1 sub_ne_r2-r1_i rsb_r1-r2-r3
tst_r0-r1 eor_eq_r2-r2-r1_lsl_i lsl_r1-r3_i add_r0-r3_i lsr_r3-r1-r2 bic_r1-r3-r0 orr_r3-r1_i	lsl_r1-r3_i add_r0-r3_i lsr_r3-r1-r2 bic_r1-r3-r0 orr_r3-r1_i
lsr_r0-r1-r1 lsr_r2-r0-r0 mov_r0-r2 bic_r2-r2_i bic_r3-r0-r2	lsr_r0-r1-r1 lsr_r2-r0-r0 and_r3-r2_i
and_r0-r1-r0 cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r1 ror_r1-r0_i orr_r0-r2-r1_ror_i	and_r0-r1-r0 cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r1 orr_r0-r2-r0_ror_i
mvn_r0-r1 eor_r1-r0-r1	mvn_r1_i
bic_r0-r0_i bfi_r1-r0_i_i bfi_r0-r1_i_i bfi_r2-r0_i_i bfi_r3-r0_i_i ror_r2-r2_i sub_r3-r3-r2	and_r0-r0_i bfi_r2-r0_i_i bfi_r3-r0_i_i sub_r3-r3-r2_ror_i
eor_r0-r0-r1_ror_i tst_r0-r2 eor_eq_r1-r1-r3_lsl_i bic_r1-r1_i bfi_r0-r1_i_i bic_r1-r2-r0 eor_r0-r1-r0_lsr_i	eor_r0-r0-r1_ror_i unk bic_r1-r2-r0 eor_r0-r1-r0_lsr_i
mov_r0-r1 and_r2-r0_i rsb_r0-r1_i orr_r1-r0-r2	rsb_r1-r1_i
tst_r0-r1 eor_ne_r2-r2-r0 eor_eq_r2-r2-r0 add_r3-r2-r0	eor_r2-r2-r0 add_r3-r2-r0
cmp_r0-r1 add_cc_r1-r2-r3 add_cs_r1-r3-r3 tst_r2-r3 mov_ne_r2-r1 mov_eq_r2-r1 mov_r1-r2	cmp_r0-r1 add_cs_r1-r3-r3 add_cc_r1-r2-r3
mov_r0-r1 asr_r1-r0-r0 sub_r2-r1-r0 ror_r1-r2_i bic_r0-r2-r1 add_r2-r1-r1 add_r3-r2-r0	rsb_r2-r1-r1_asr-r1 orr_r1-r2-r2_ror_i add_r3-r1-r2_ror_i
add_r0-r1_i lsr_r2-r0-r0 mov_r1-r2	add_r0-r1_i lsr_r1-r0-r0
tst_r0-r1 mov_ne_r2-r1 eor_r2-r2-r0 ror_r1-r3-r2 mov_r2-r1 sub_r3-r2_i	tst_r0-r1 mov_ne_r2-r1 eor_r2-r2-r0 ror_r1-r3-r2 sub_r3-r1_i
cmp_r0_i mov_ne_r1-r0 mov_eq_r1-r0 and_r0-r1_i	and_r0-r0_i
cmp_r0-r1 sub_cs_r2-r2_i bic_r1-r2_i and_r3-r1-r2 bic_r3-r3_i	cmp_r0-r1 sub_cs_r2-r2_i bic_r1-r2_i bic_r3-r1_i
mvn_r0-r1 and_r1-r0_i mov_r2-r1	mvn_r1-r1 and_r2-r1_i
lsl_r0-r0_i bic_r1-r0_i rsb_r0-r1_i lsl_r2-r0_i bic_r0-r2-r0 eor_r3-r2-r0	lsl_r0-r0_i rsb_r3-r0_i and_r3-r3-r3_lsl_i
mov_r0-r1 mvn_r2-r0 mvn_r1-r3 mov_r3-r1 sub_r2-r3-r2_ror_i lsl_r3-r2_i asr_r2-r3_i bfi_r2-r2_i_i	rsb_r2-r3-r1_ror_i lsl_r3-r2_i asr_r2-r3_i bfi_r2-r2_i_i
sub_r0-r1-r2 mov_r1-r0 bfi_r2-r3_i_i mvn_r0-r2 eor_r3-r3-r0_lsl_i add_r1-r3-r1	sub_r1-r1-r2 bfi_r2-r3_i_i mvn_r0-r2 eor_r3-r3-r0_lsl_i add_r1-r3-r1
tst_r0-r1 sub_eq_r2-r1-r3_lsl_i mvn_r1-r2 mvn_r3-r1	tst_r1-r0 sub_ge_r2-r1-r3_lsl_i mov_r3-r2
cmp_r0-r1 add_lt_r1-r0-r1 rsb_r1-r0-r1	cmp_r0-r1 sub_ge_r1-r1-r0
bfi_r0-r0_i_i mvn_r1-r0	mvn_r1-r0_lsr_i
bfi_r0-r1_i_i mov_r2-r0 bic_r1-r2_i bic_r0-r1_i and_r0-r0_i bfi_r3-r0_i_i	unk
cmp_r0_i rsb_hi_r1-r2_i bfi_r1-r1_i_i bfi_r3-r1_i_i	cmp_r0_i rsb_hi_r1-r2_i bfi_r3-r1_i_i
tst_r0-r1 eor_ne_r0-r1-r0_lsl_i eor_eq_r0-r1-r0 bic_r2-r0-r2 sub_r1-r2_i bfi_r1-r1_i_i asr_r2-r1_i	tst_r0-r1 eor_ne_r0-r1-r0_lsl_i orr_eq_r0-r1-r0 bic_r2-r0-r2 sub_r1-r2_i asr_r2-r1_i
and_r0-r1_i bfi_r2-r0_i_i lsl_r3-r2_i	bfi_r2-r1_i_i lsl_r3-r2_i
mvn_r0-r1 rsb_r2-r0_i	add_r2-r1_i
add_r0-r1_i eor_r2-r3-r2 add_r1-r0-r2_lsl_i add_r1-r1-r3_asr_i orr_r1-r1_i bfi_r0-r1_i_i sub_r2-r0_i	add_r0-r1_i add_r1-r0-r3_ror_i orr_r1-r1_i bfi_r0-r1_i_i sub_r2-r0_i
lsr_r0-r1_i ror_r2-r1-r0 bfi_r2-r2_i_i bfi_r1-r2_i_i	ror_r0-r1_i ror_r2-r1-r0 bfi_r1-r2_i_i
lsl_r0-r1_i bfi_r1-r0_i_i add_r2-r1-r1_asr_i	mov_r2-r1_asr_i add_r2-r2-r2_lsl_i
tst_r0-r1 mvn_eq_r2-r0 lsr_r3-r2_i orr_r1-r0-r3 eor_r0-r1-r3 add_r0-r3-r0	tst_r0-r1 mvn_eq_r2-r0 orr_r0-r0-r2_lsr_i
mov_r0-r1 ror_r2-r0_i	ror_r2-r1_i
cmp_r0_i and_ne_r1-r2_i bfi_r1-r1_i_i add_r3-r1-r3 tst_r3_i mvn_eq_r0-r1 bfi_r2-r0_i_i	cmp_r0_i and_ne_r1-r2_i add_r3-r1-r3 tst_r3_i mvn_eq_r0-r1 bfi_r2-r0_i_i
cmp_r0-r1 add_cs_r0-r0-r2_lsl_i bfi_r1-r0_i_i add_r0-r1-r1_ror_i	bfi_r1-r0_i_i add_r0-r1-r1_ror_i
bic_r0-r1-r0 bic_r2-r0_i tst_r2_i rsb_ne_r1-r1_i bfi_r0-r1_i_i bic_r0-r0_i eor_r3-r0-r1	bic_r0-r1-r0 tst_r0_i rsb_ne_r1-r1_i bic_r0-r0_i eor_r3-r0-r1
tst_r0-r1 sub_eq_r0-r2_i bic_r1-r2_i eor_r3-r1-r0 ror_r1-r3_i bfi_r2-r1_i_i	tst_r0-r1 sub_ls_r0-r2_i lsr_r1-r0_i bfi_r2-r1_i_i
cmp_r0-r1 sub_cs_r0-r0-r1 rsb_r0-r2-r0_asr_i bic_r1-r0_i lsl_r0-r1-r1 bfi_r2-r0_i_i bfi_r3-r2_i_i	unk
rsb_r0-r1-r2 lsl_r3-r0_i rsb_r2-r2-r3	rsb_r0-r1-r2 rsb_r2-r2-r0_lsl_i
tst_r0-r1 eor_ne_r0-r1-r2 eor_eq_r0-r1-r2 orr_r3-r0-r1_lsl_i	eor_r0-r1-r2 orr_r3-r0-r1_lsl_i
bfi_r0-r1_i_i bic_r2-r0-r1 lsl_r3-r1_i bfi_r2-r2_i_i bic_r0-r1-r2 bic_r3-r3_i eor_r0-r0-r3	eor_r0-r1-r1_lsl_i
bfi_r0-r1_i_i lsl_r0-r0_i cmp_r1-r0 mov_ls_r2-r1 sub_r2-r2_i bfi_r1-r2_i_i	bfi_r0-r1_i_i lsl_r0-r0_i cmp_r1-r0 unk bfi_r1-r2_i_i
cmp_r0_i rsb_lt_r1-r2-r3 rsb_ge_r1-r3_i sub_r2-r3-r1	cmp_r0_i sub_r1-r3_i add_ge_r2-r1-r3
tst_r0-r1 add_ne_r2-r2-r0 add_eq_r2-r2_i rsb_r1-r2_i mov_r0-r1 rsb_r2-r0-r1	rsb_r2-r1-r1
orr_r0-r1_i bfi_r2-r0_i_i mvn_r0-r2 tst_r1-r3 sub_ne_r1-r0_i and_r3-r2_i and_r1-r3-r1_lsl_i	mov_r1_i
cmp_r0-r1 mvn_cc_r2-r0 mvn_cs_r2-r1 mvn_r1-r2	cmp_r0-r1 lsl_cc_r1-r0_i
add_r0-r0-r1_lsl_i rsb_r2-r0-r1 ror_r2-r2_i bfi_r2-r2_i_i	add_r0-r0-r1_lsl_i rsb_r2-r0-r1 ror_r2-r2_i
add_r0-r0-r1_lsl_i tst_r2_i rsb_eq_r0-r3-r0_ror_i bfi_r3-r0_i_i bic_r1-r3_i	bic_r1-r3_i
eor_r0-r1-r2_ror_i asr_r1-r2-r0 sub_r2-r0-r2 eor_r0-r1-r3 rsb_r3-r0_i orr_r3-r3-r0 bfi_r1-r3_i_i sub_r3-r2-r1	eor_r0-r1-r2_ror_i asr_r1-r2-r0 sub_r2-r0-r2 orr_r1-r1_i sub_r3-r2-r1
bfi_r0-r0_i_i rsb_r0-r1-r0 mov_r2-r0 bic_r3-r2-r3 bic_r1-r3_i mov_r2-r1	rsb_r0-r1-r0 bic_r3-r0-r3 bic_r2-r3_i
cmp_r0-r1 eor_ls_r2-r2_i bic_r3-r2_i bic_r3-r3_i	cmp_r0-r1 eor_ls_r2-r2_i bic_r3-r2_i
lsl_r0-r1-r0 sub_r0-r2-r0_ror_i rsb_r3-r0-r2 mvn_r0-r3 cmp_r0-r2 sub_cs_r0-r2-r3 orr_r3-r0-r2	lsl_r0-r1-r0 mov_r3-r0_ror_i mvn_r0-r3 cmp_r0-r2 sub_cs_r0-r2-r3 orr_r3-r0-r2
and_r0-r0_i bfi_r1-r0_i_i asr_r2-r0_i ror_r2-r2-r1	mov_r2_i
cmp_r0-r1 and_eq_r1-r1-r2_lsl_i lsr_r0-r1-r1 mov_r3-r0 mvn_r2-r0 eor_r2-r3-r2 add_r1-r3-r2_asr_i	cmp_r0-r1 and_eq_r1-r0-r2_lsl_i lsr_r0-r1-r1 sub_r1-r0_i
mov_r0-r1 orr_r2-r0_i	orr_r2-r1_i
mov_r0-r1 and_r2-r2-r0	and_r2-r2-r1
bic_r0-r1-r0 bfi_r1-r0_i_i bic_r0-r0-r1 add_r2-r1-r0	bic_r0-r1-r0 asr_r2-r1_i orr_r2-r0-r2_lsl_i
orr_r0-r1-r0 ror_r1-r0_i and_r2-r1_i mvn_r1-r2 bic_r2-r1_i asr_r3-r2-r2	unk
mvn_r0-r1 mvn_r2-r0	asr_r2-r1_i
bfi_r0-r1_i_i lsr_r2-r0-r0 add_r3-r2-r2 mvn_r0-r3	bfi_r0-r1_i_i lsr_r2-r0-r0 mvn_r0-r2_lsl_i
bic_r0-r1_i orr_r0-r1-r0_asr_i orr_r1-r0-r1_lsl_i bic_r1-r1-r2	orr_r0-r1-r1_asr_i orr_r1-r0-r1_lsl_i bic_r1-r1-r2
tst_r0-r1 rsb_eq_r1-r2-r1 and_r1-r1-r3_ror_i lsr_r2-r1_i mov_r3-r2 rsb_r3-r3_i	tst_r0-r1 rsb_ge_r1-r2-r1 and_r1-r1-r3_ror_i lsr_r2-r1_i rsb_r3-r2_i
cmp_r0-r1 rsb_cs_r0-r0-r2_lsl_i bfi_r2-r1_i_i orr_r1-r2-r0 bic_r0-r0-r1	rsb_r0-r1-r1
mov_r0-r1 tst_r1_i mvn_eq_r2-r0 asr_r3-r2-r3 bic_r1-r3_i mvn_r3-r1	tst_r1_i mvn_ge_r2-r1 asr_r3-r2-r3 bic_r1-r3_i mvn_r3-r1
bic_r0-r1_i mov_r2-r0 asr_r1-r2_i add_r2-r1-r2	bic_r0-r1_i add_r2-r0-r0_asr_i
lsl_r0-r1_i asr_r0-r0-r2 tst_r0_i add_ne_r3-r2-r0 bic_r2-r2-r3 sub_r2-r2-r3_lsl_i bfi_r0-r2_i_i	lsl_r0-r1_i asr_r0-r0-r2 tst_r0_i add_ne_r3-r2-r0 bic_r2-r2-r3 bfi_r0-r2_i_i
cmp_r0-r1 eor_cc_r1-r2_i eor_cs_r1-r1_i rsb_r1-r1_i bfi_r2-r2_i_i lsl_r2-r1-r2	cmp_r0-r1 eor_cc_r1-r2_i eor_cs_r1-r1_i rsb_r1-r1_i lsl_r2-r1-r2
add_r0-r0-r1 cmp_r2-r3 rsb_cs_r3-r3-r1_lsl_i bfi_r2-r0_i_i bic_r1-r2-r3 ror_r2-r1_i ror_r1-r2_i	add_r0-r0-r1 cmp_r2-r3 rsb_cs_r3-r3-r1_lsl_i bfi_r2-r0_i_i bic_r1-r2-r3 ror_r1-r1_i
ror_r0-r0-r1 rsb_r2-r0-r3_ror_i mov_r3-r1 bic_r3-r3-r2 lsr_r2-r3-r2	ror_r0-r0-r1 rsb_r2-r0-r3_ror_i bic_r3-r1-r2 lsr_r2-r3-r2
tst_r0-r1 sub_ne_r2-r1_i sub_eq_r2-r1-r0 sub_r0-r3-r2 sub_r2-r0_i sub_r0-r0-r2	mov_r0_i
cmp_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 sub_r2-r1_i	mvn_r1-r0 sub_r2-r1_i
cmp_r0-r1 sub_ne_r2-r1-r0 mov_cs_r2-r1 cmp_r0-r1 eor_ge_r2-r2-r3_lsr_i orr_r3-r1-r2_ror_i	cmp_r0-r1 sub_cc_r2-r1-r0 mov_cs_r2-r1 eor_ge_r2-r2-r3_lsr_i orr_r3-r1-r2_ror_i
rsb_r0-r0_i sub_r0-r1-r0 orr_r2-r0_i eor_r2-r2_i sub_r0-r2_i bfi_r0-r0_i_i	rsb_r0-r0_i sub_r0-r1-r0 eor_r2-r0_i bic_r0-r2_i
bic_r0-r0_i lsl_r1-r2_i and_r1-r3-r1 lsl_r1-r1-r0	bic_r0-r0_i and_r1-r3-r2_lsl_i lsl_r1-r1-r0
bfi_r0-r1_i_i lsl_r2-r0_i bfi_r0-r2_i_i	unk bfi_r0-r1_i_i
ror_r0-r0_i add_r1-r2-r0_ror_i	add_r1-r2-r0_ror_i
rsb_r0-r0-r1 sub_r2-r1-r0	mov_r2-r0
rsb_r0-r1-r2 tst_r2_i mov_eq_r3-r0 mov_r2-r1 and_r1-r2_i rsb_r1-r1-r3_lsl_i	tst_r2_i rsb_ls_r3-r1-r2 and_r1-r1_i rsb_r1-r1-r3_lsl_i
cmp_r0-r1 mov_cs_r2-r0 bic_r3-r2_i and_r2-r0-r3 bfi_r1-r0_i_i rsb_r2-r2-r1_asr_i asr_r1-r2_i	cmp_r0-r1 bic_r0-r0_i and_cc_r0-r2-r0 rsb_r2-r0-r1_asr_i asr_r1-r2_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r3 bfi_r3-r2_i_i eor_r0-r2-r0 add_r3-r2-r3_lsr_i bic_r0-r3-r0 rsb_r1-r2-r0	tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r3 eor_r0-r2-r0 add_r3-r2-r3_lsr_i bic_r0-r3-r0 rsb_r1-r2-r0
bfi_r0-r0_i_i bfi_r0-r0_i_i	bfi_r0-r0_i_i
bic_r0-r1_i cmp_r1-r0 mov_ls_r1-r0 mvn_r0-r1 bfi_r2-r0_i_i	mvn_r0-r1 bfi_r2-r0_i_i
cmp_r0-r1 sub_ne_r2-r2_i sub_eq_r2-r1-r0 add_r1-r1_i bfi_r1-r1_i_i lsr_r3-r1-r2	cmp_r0-r1 sub_ne_r2-r2_i sub_eq_r2-r1-r0 add_r1-r1_i lsr_r3-r1-r2
tst_r0-r1 mov_eq_r1-r2 mov_r0-r1 rsb_r0-r1-r0	mov_r0_i
cmp_r0-r1 mvn_cc_r1-r2 mov_r0-r1 rsb_r3-r1-r0	rsb_r3-r0-r0
bic_r0-r1-r2 sub_r3-r0-r2 rsb_r0-r3_i sub_r1-r0_i bfi_r3-r1_i_i rsb_r0-r2_i and_r0-r3-r0	bic_r0-r1-r2 sub_r3-r0-r2 rsb_r1-r3_i bfi_r3-r1_i_i rsb_r0-r2_i and_r0-r3-r0
tst_r0_i rsb_ne_r1-r2_i mov_r3-r1 sub_r1-r3_i	tst_r0_i rsb_ne_r1-r2_i sub_r1-r1_i
tst_r0_i sub_ne_r0-r1-r0 sub_eq_r0-r0-r2 eor_r1-r1-r0_ror_i eor_r0-r1_i bfi_r0-r0_i_i	tst_r0_i sub_ne_r0-r1-r0 sub_cs_r0-r0-r2 eor_r1-r1-r0_ror_i eor_r0-r1_i
asr_r0-r1-r1 add_r0-r0_i sub_r2-r0_i lsl_r0-r2_i sub_r3-r0_i	asr_r0-r1-r1 sub_r2-r0_i lsl_r0-r2_i sub_r3-r0_i
cmp_r0-r1 mov_ge_r2-r0 add_r0-r2_i sub_r1-r2-r0	mvn_r1_i
mvn_r0-r1 tst_r0-r1 add_ne_r2-r1-r0 eor_r0-r2-r0_lsr_i bfi_r1-r0_i_i orr_r2-r1-r2_ror_i	mvn_r0-r1 eor_r0-r2-r0_lsr_i bfi_r1-r0_i_i orr_r2-r1-r2_ror_i
tst_r0-r1 mvn_eq_r2-r3 mov_eq_r2-r0 bfi_r2-r2_i_i	tst_r0-r1 mov_eq_r2-r0 bfi_r2-r2_i_i
bfi_r0-r1_i_i orr_r2-r0-r2 mvn_r3-r2 mvn_r0-r1 sub_r1-r0-r3_asr_i	orr_r2-r0-r2 rsb_r1-r1-r2_asr_i
bfi_r0-r1_i_i ror_r2-r3_i bic_r3-r2-r0 bic_r3-r3_i	ror_r2-r3_i bic_r3-r2-r0 bic_r3-r3_i
bfi_r0-r1_i_i tst_r2-r1 rsb_ne_r3-r0-r2 rsb_eq_r3-r0-r2 eor_r3-r3-r2	bfi_r0-r1_i_i rsb_r3-r0-r2 eor_r3-r3-r2
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r3 sub_r1-r3-r0 lsr_r2-r1-r3	tst_r0-r1 mov_cs_r2-r3 sub_r1-r3-r2 lsr_r2-r1-r3
rsb_r0-r1-r2_lsl_i bfi_r1-r0_i_i ror_r3-r1-r1 sub_r0-r3_i add_r0-r0-r1 eor_r2-r1-r3 bic_r2-r3-r2 and_r1-r2-r0	ror_r3-r1-r1 sub_r0-r3_i and_r2-r1-r3 add_r0-r0-r1 and_r1-r2-r0
add_r0-r0-r0_lsl_i eor_r1-r0_i eor_r0-r1_i	add_r0-r0-r0_lsl_i eor_r0-r0_i
lsr_r0-r1-r2 orr_r2-r0_i bfi_r3-r2_i_i bfi_r3-r3_i_i	lsr_r0-r1-r2 orr_r2-r0_i bfi_r3-r2_i_i
bfi_r0-r0_i_i eor_r1-r0-r2 add_r1-r1_i bic_r2-r1_i rsb_r2-r2_i rsb_r2-r2_i	bfi_r0-r0_i_i eor_r1-r0-r2 add_r1-r1_i bic_r2-r1_i add_r2-r2_i
asr_r0-r1_i mov_r1-r0 orr_r0-r2-r3 cmp_r3-r2 add_cs_r0-r0_i orr_r2-r1-r0_lsr_i	asr_r1-r1_i orr_r0-r2-r3 cmp_r3-r2 add_cs_r0-r0_i orr_r2-r1-r0_lsr_i
sub_r0-r1-r2 lsl_r2-r2_i ror_r1-r0-r2 eor_r0-r1_i eor_r0-r0-r2_lsl_i eor_r2-r0-r1_lsr_i add_r3-r2-r2 bfi_r2-r3_i_i	sub_r0-r1-r2 lsl_r2-r2_i eor_r1-r0_i eor_r0-r0-r2_lsl_i eor_r2-r0-r1_lsr_i add_r3-r2-r2 bfi_r2-r3_i_i
eor_r0-r1_i mov_r1-r0	eor_r1-r1_i
mvn_r0-r1 tst_r1-r0 rsb_ne_r1-r0-r1_lsr_i rsb_eq_r1-r0-r1 bfi_r1-r1_i_i	mvn_r0-r1 rsb_r1-r0-r1 bfi_r1-r1_i_i
cmp_r0_i mvn_ne_r1-r2 mvn_ge_r1-r0 lsl_r2-r2_i bfi_r1-r1_i_i tst_r2-r1 mov_ne_r3-r0 lsr_r0-r1-r3	cmp_r0_i mvn_ne_r1-r2 mvn_ge_r1-r0 lsl_r2-r2_i tst_r1-r2 mov_ne_r3-r0 lsr_r0-r1-r3
sub_r0-r1_i lsl_r2-r0_i mvn_r1-r2 rsb_r0-r1_i mov_r1-r2 and_r1-r0-r1_ror_i bfi_r2-r1_i_i	sub_r0-r1_i lsl_r2-r0_i sub_r0-r0-r1 and_r1-r0-r2_lsr_i bfi_r2-r1_i_i
add_r0-r1-r0_lsl_i rsb_r2-r1_i eor_r1-r0_i sub_r0-r3_i mov_r3-r0 bic_r3-r2-r3 eor_r3-r3-r1_ror_i add_r1-r3-r0	add_r0-r1-r0_lsl_i rsb_r2-r1_i eor_r1-r0_i sub_r0-r3_i bic_r3-r2-r0 eor_r3-r3-r1_ror_i add_r1-r3-r0
tst_r0_i and_ne_r0-r0_i and_r0-r0_i bfi_r1-r0_i_i	unk
cmp_r0-r1 add_cc_r2-r2_i add_cs_r2-r3-r1_ror_i bic_r2-r2_i bic_r3-r2_i bic_r1-r1-r3	add_r2-r2_i cmp_r0-r1 add_cs_r2-r3-r1_ror_i bic_r3-r2_i bic_r1-r1-r3
mov_r0-r1 sub_r1-r2-r0	sub_r1-r2-r1
orr_r0-r1-r0_lsr_i mov_r2-r0 lsr_r3-r0-r2	orr_r0-r1-r0_lsr_i lsr_r3-r0-r0
add_r0-r1-r0 sub_r1-r1_i lsr_r0-r0_i bic_r2-r0-r2 bic_r3-r2-r1 mov_r1-r3 rsb_r1-r3-r1	and_r1-r0_i
add_r0-r1-r2_lsl_i mov_r1-r2 sub_r2-r0_i rsb_r3-r0-r2 eor_r1-r1-r3_ror_i bic_r0-r2-r1 rsb_r0-r0_i mov_r3-r0	add_r0-r1-r2_lsl_i mov_r1-r2 sub_r2-r0_i rsb_r3-r0-r2 eor_r1-r1-r3_ror_i bic_r0-r2-r1 rsb_r3-r0_i
bfi_r0-r1_i_i add_r2-r2-r3 lsl_r3-r2_i add_r0-r3-r0_lsr_i tst_r3-r2 mov_ne_r1-r0 sub_r2-r1_i	add_r2-r2-r3 lsl_r3-r2_i tst_r3-r2 add_r0-r3-r0_lsr_i mov_ne_r1-r0 sub_r2-r1_i
tst_r0-r1 and_ne_r2-r2_i and_r0-r2-r3_ror_i rsb_r2-r0_i mvn_r0-r2 mov_r2-r0	tst_r0-r1 and_ne_r2-r2_i and_r0-r2-r3_ror_i sub_r2-r0_i
cmp_r0-r1 mov_ls_r1-r2 tst_r1-r2 mvn_ne_r3-r1 mvn_eq_r3-r1 add_r1-r3_i lsr_r2-r1_i	cmp_r0-r1 mov_ls_r1-r2 mvn_r3-r1 add_r1-r3_i lsr_r2-r1_i
bic_r0-r1-r0 bfi_r2-r0_i_i mov_r1-r2 tst_r2_i sub_ne_r3-r1-r2_ror_i ror_r1-r3-r0	tst_r2_i bic_r0-r1-r0 bfi_r2-r0_i_i sub_ne_r3-r2-r2_ror_i ror_r1-r3-r0
bfi_r0-r1_i_i bfi_r2-r0_i_i asr_r3-r2_i bic_r2-r3_i	asr_r3-r2_i bic_r2-r3_i
add_r0-r0-r0 bfi_r1-r0_i_i	bic_r1-r1_i
bfi_r0-r1_i_i mov_r2-r1 add_r3-r2-r0_lsr_i bic_r3-r3-r1	add_r3-r1-r0_lsr_i bic_r3-r3-r1
tst_r0-r1 rsb_ne_r2-r0_i rsb_eq_r2-r3-r1 sub_r0-r1_i bic_r1-r2_i bic_r2-r1-r2 rsb_r2-r2-r0_ror_i add_r2-r2_i	sub_r2-r1_i mov_r1-r2_ror_i add_r2-r1_i
bfi_r0-r1_i_i lsr_r0-r0_i bfi_r1-r0_i_i	ror_r0-r0_i bfi_r1-r0_i_i
add_r0-r1_i bfi_r0-r0_i_i	add_r0-r1_i
sub_r0-r1_i tst_r1_i eor_eq_r1-r2-r0 mov_r3-r1 ror_r2-r0-r3 eor_r3-r2_i	sub_r0-r1_i tst_r1_i eor_eq_r1-r2-r0 ror_r2-r0-r1 eor_r3-r2_i
bfi_r0-r1_i_i rsb_r1-r0-r2 rsb_r1-r1-r2	bfi_r0-r1_i_i sub_r1-r0_i
bfi_r0-r1_i_i rsb_r0-r0_i bfi_r2-r1_i_i add_r3-r3-r0_lsr_i sub_r0-r3-r2 rsb_r2-r2-r0	bfi_r0-r1_i_i rsb_r0-r0_i bfi_r2-r1_i_i add_r3-r3-r0_lsr_i sub_r2-r3-r2_lsl_i
mov_r0-r1 bic_r1-r2-r0 bfi_r3-r1_i_i	bic_r1-r2-r1 bfi_r3-r1_i_i
tst_r0_i add_ne_r0-r1_i add_eq_r0-r1-r2 sub_r2-r3-r0_ror_i mov_r0-r3 sub_r2-r2-r0_asr_i eor_r0-r2_i	tst_r0_i add_eq_r0-r1-r2 add_ne_r0-r1_i sub_r2-r3-r0_ror_i sub_r2-r2-r3_asr_i eor_r0-r2_i
tst_r0_i mvn_eq_r1-r2 sub_eq_r1-r1_i bfi_r0-r1_i_i ror_r3-r3_i sub_r2-r3-r0	tst_r0_i rsb_eq_r1-r2_i bfi_r0-r1_i_i rsb_r2-r0-r3_ror_i
cmp_r0_i add_hi_r1-r2-r1_lsr_i ror_r3-r1_i bfi_r3-r3_i_i	cmp_r0_i add_hi_r1-r2-r1_lsr_i ror_r3-r1_i
mov_r0-r1 eor_r2-r0_i and_r2-r2-r3 bic_r3-r2_i	and_r2-r1-r3 bic_r3-r2_i
cmp_r0_i orr_lt_r0-r0-r1_ror_i asr_r2-r0_i orr_r0-r0-r2 rsb_r0-r0_i	cmp_r0_i orr_lt_r0-r0-r1_ror_i orr_r0-r0-r0_asr_i rsb_r0-r0_i
tst_r0-r1 rsb_ne_r1-r1_i bfi_r2-r1_i_i bfi_r1-r2_i_i	tst_r0-r1 rsb_ne_r1-r1_i bfi_r1-r2_i_i
bfi_r0-r0_i_i add_r1-r0-r0_lsr_i mov_r0-r1	bfi_r0-r0_i_i add_r0-r0-r0_lsr_i
lsl_r0-r1-r2 tst_r0_i eor_ne_r1-r2-r1_lsr_i eor_eq_r1-r0-r1_ror_i and_r2-r1_i bfi_r2-r2_i_i	lsl_r0-r1-r2 tst_r0_i eor_ne_r1-r2-r1_lsr_i eor_ge_r1-r0-r1_ror_i and_r2-r1_i
tst_r0-r1 rsb_eq_r2-r3-r0 tst_r1_i eor_ne_r1-r1_i eor_eq_r1-r1-r2 bfi_r1-r1_i_i	tst_r0-r1 rsb_ge_r2-r3-r0 tst_r1_i eor_ne_r1-r1_i eor_ge_r1-r1-r2
bic_r0-r1_i bfi_r1-r0_i_i	bic_r1-r1_i
mvn_r0-r1 add_r2-r0_i rsb_r3-r2-r0_asr_i sub_r0-r1_i tst_r1-r3 and_eq_r0-r1-r0 and_r1-r0-r1	sub_r0-r1_i and_r1-r0-r1
tst_r0_i eor_ne_r1-r0-r2 rsb_ne_r1-r0-r2_lsr_i bic_r3-r1_i add_r0-r1-r3 bfi_r3-r0_i_i ror_r0-r3-r0	tst_r0_i rsb_ne_r1-r0-r2_lsr_i bic_r3-r1_i add_r0-r1-r3 bfi_r3-r0_i_i ror_r0-r3-r0
bic_r0-r1_i asr_r2-r0_i bfi_r2-r2_i_i mov_r1-r2 orr_r0-r1_i	mov_r1-r1_asr_i orr_r0-r1_i
cmp_r0-r1 eor_cc_r1-r2-r0 eor_cs_r1-r1_i lsr_r0-r1_i	cmp_r0-r1 eor_cc_r1-r2-r0 lsr_r0-r1_i
cmp_r0-r1 sub_hi_r0-r1_i mov_r2-r3 eor_r1-r0-r2_lsl_i	cmp_r0-r1 sub_hi_r0-r1_i eor_r1-r0-r3_lsl_i
cmp_r0_i and_cc_r1-r0-r2 orr_ne_r1-r1_i and_r2-r1-r2_lsl_i	cmp_r0_i and_cc_r1-r0-r2 and_r2-r1-r2_lsl_i
add_r0-r1_i bfi_r1-r0_i_i asr_r2-r1_i	asr_r2-r1_i
sub_r0-r0_i add_r1-r0_i sub_r0-r2_i lsr_r2-r0-r1 add_r3-r0_i orr_r0-r3-r2 asr_r3-r0_i	sub_r1-r0_i sub_r0-r2_i lsr_r2-r0-r1 add_r3-r0_i orr_r0-r3-r2 asr_r3-r0_i
sub_r0-r1_i bfi_r1-r0_i_i lsr_r0-r1_i	lsr_r0-r1_i
tst_r0-r1 eor_eq_r2-r1-r3 and_ne_r2-r3-r1_lsl_i bfi_r1-r1_i_i mov_r3-r1 sub_r0-r2-r3 bic_r3-r0_i	and_r2-r3-r1_lsl_i tst_r0-r1 eor_ge_r2-r1-r3 sub_r0-r2-r1 bic_r3-r0_i
add_r0-r1-r0_lsl_i add_r2-r0_i lsl_r3-r2_i mvn_r2-r3 mov_r3-r2 bfi_r0-r3_i_i	mvn_r2-r0_lsl_i add_r0-r1-r0_lsl_i bfi_r0-r2_i_i
cmp_r0-r1 add_lt_r0-r1-r0_lsl_i tst_r0-r2 mvn_eq_r3-r1 bfi_r2-r3_i_i bfi_r0-r2_i_i orr_r0-r0_i bfi_r1-r0_i_i	cmp_r0-r1 orr_lt_r0-r1-r0_lsl_i orr_r0-r0_i bfi_r1-r0_i_i
tst_r0-r1 orr_ne_r1-r2-r3_lsl_i asr_r2-r1_i rsb_r1-r2_i add_r1-r1_i	tst_r0-r1 orr_ne_r1-r2-r3_lsl_i asr_r2-r1_i rsb_r1-r2_i
add_r0-r1-r2 mvn_r3-r0 eor_r2-r1-r3 bic_r1-r2_i bfi_r2-r1_i_i bfi_r2-r2_i_i	add_r0-r1-r2 mvn_r3-r0 eor_r2-r1-r3 bfi_r2-r2_i_i
cmp_r0_i add_ne_r0-r1-r0 eor_r2-r0_i mvn_r0-r2 bic_r2-r2_i sub_r1-r0-r2 lsr_r3-r1_i	cmp_r0_i add_ne_r0-r1-r0 eor_r2-r0_i mvn_r0-r2 sub_r1-r0-r2 lsr_r3-r1_i
tst_r0-r1 mov_ne_r2-r1 and_r1-r2_i mov_r0-r1 bfi_r0-r0_i_i	tst_r0-r1 mov_ne_r2-r1 and_r0-r2_i
rsb_r0-r1-r0_lsl_i mov_r2-r1 sub_r2-r0-r2 orr_r3-r2-r0_lsr_i bic_r3-r3_i mvn_r2-r3	rsb_r0-r1-r0_lsl_i sub_r2-r0-r1 orr_r3-r2-r0_lsr_i bic_r3-r3_i mvn_r2-r3
mvn_r0-r1 eor_r2-r0-r2 rsb_r1-r2_i bic_r1-r1_i cmp_r1_i eor_ne_r3-r1_i sub_r1-r3_i	mvn_r0-r1 eor_r2-r0-r2 rsb_r1-r2_i bic_r1-r1_i eor_r3-r1_i sub_r1-r3_i
lsr_r0-r1-r0 bic_r2-r2-r1 tst_r2-r1 mvn_ne_r1-r0 bic_r3-r3-r0 and_r1-r1-r3	bic_r3-r3-r1_lsr-r0 and_r1-r1-r3
eor_r0-r0-r1_lsl_i bfi_r1-r0_i_i	bfi_r1-r0_i_i
bfi_r0-r1_i_i asr_r2-r0-r0 add_r1-r2-r2 and_r1-r1_i bic_r0-r1_i sub_r3-r0_i	bfi_r0-r1_i_i asr_r2-r0-r0 add_r1-r2-r2 and_r0-r1_i sub_r3-r0_i
sub_r0-r1_i bfi_r2-r0_i_i mvn_r1-r3 bfi_r0-r2_i_i orr_r3-r1-r0	sub_r0-r1_i bfi_r0-r2_i_i unk
cmp_r0-r1 mov_hi_r2-r3 bic_r2-r2-r3 sub_r0-r2_i rsb_r0-r0-r2	mov_r0_i
lsl_r0-r1_i bic_r0-r0_i	lsl_r0-r1_i
add_r0-r1_i bic_r2-r0-r1 sub_r0-r3-r2_lsr_i orr_r2-r3-r0 sub_r2-r2-r3	add_r0-r1_i bic_r2-r0-r1 sub_r0-r3-r2_lsr_i bic_r2-r0-r3
lsr_r0-r1_i lsl_r2-r2-r2 add_r1-r0-r2	lsl_r0-r2-r2 add_r1-r0-r1_lsr_i
ror_r0-r1_i mov_r2-r0 bfi_r1-r0_i_i rsb_r0-r1-r2_asr_i	ror_r0-r1_i bfi_r1-r0_i_i rsb_r0-r1-r0_asr_i
asr_r0-r0-r1 eor_r2-r0_i orr_r3-r2_i rsb_r0-r1-r3_lsl_i	asr_r2-r0-r1 orr_r3-r2_i rsb_r0-r1-r3_lsl_i
eor_r0-r1_i sub_r0-r0_i bfi_r1-r0_i_i	rsb_r0-r1_i bfi_r1-r0_i_i
cmp_r0-r1 rsb_lt_r1-r1-r0_lsr_i orr_r2-r1-r2 bic_r0-r1_i sub_r0-r2-r0 bfi_r1-r0_i_i	cmp_r0-r1 rsb_lt_r1-r1-r0_lsr_i orr_r2-r1-r2 bfi_r1-r2_i_i
bfi_r0-r1_i_i add_r2-r0_i cmp_r0-r2 mvn_eq_r1-r0 bic_r0-r1_i	bic_r0-r1_i
mov_r0-r1 bic_r2-r0-r2 lsl_r3-r2-r0	bic_r2-r1-r2 lsl_r3-r2-r1
mov_r0-r1 add_r1-r2-r0_lsl_i bfi_r3-r0_i_i mov_r0-r1 lsl_r1-r0-r3 mvn_r2-r3 ror_r1-r1-r2	rsb_r1-r2-r2
and_r0-r1-r2_ror_i tst_r0-r2 rsb_ne_r1-r2_i bfi_r1-r1_i_i rsb_r0-r0-r1_lsl_i	and_r0-r1-r2_ror_i tst_r0-r2 rsb_ne_r1-r2_i rsb_r0-r0-r1_lsl_i
cmp_r0-r1 add_cs_r1-r2-r1_lsr_i orr_r2-r1-r3 cmp_r2_i and_cc_r2-r2_i lsr_r1-r2-r2	cmp_r0-r1 add_cs_r1-r2-r1_lsr_i orr_r2-r1-r3 lsr_r1-r2-r2
sub_r0-r0-r1 rsb_r2-r0_i orr_r0-r3-r2_lsr_i bic_r1-r2-r0 and_r2-r1_i bfi_r3-r2_i_i lsr_r0-r3_i orr_r0-r0_i	lsr_r0-r3_i orr_r0-r0_i
tst_r0-r1 and_ne_r0-r1-r0 and_eq_r0-r2-r1 and_r1-r1_i bfi_r2-r1_i_i orr_r2-r2-r0	and_r0-r1-r0 orr_r2-r2-r0 bfi_r2-r1_i_i
sub_r0-r1-r2_ror_i bic_r2-r0-r1 add_r2-r2-r1 orr_r0-r2-r3 rsb_r2-r0_i mov_r3-r2	sub_r0-r1-r2_ror_i orr_r2-r0-r1 orr_r0-r2-r3 rsb_r3-r0_i
mov_r0-r1 asr_r2-r2_i and_r1-r1-r2_ror_i bic_r2-r0-r1	asr_r0-r2_i bic_r2-r1-r0_ror_i
tst_r0_i sub_ne_r1-r1-r0_lsl_i mvn_r2-r1 bfi_r0-r2_i_i bfi_r3-r0_i_i bfi_r3-r3_i_i mov_r1-r3	bfi_r3-r0_i_i mov_r1-r3
cmp_r0-r1 mvn_hi_r2-r3 sub_r3-r2_i mov_r0-r3	cmp_r0-r1 mvn_hi_r2-r3 sub_r0-r2_i
bfi_r0-r1_i_i ror_r0-r0-r1 sub_r0-r0-r1 mov_r2-r0 mvn_r3-r0 ror_r2-r2-r3 add_r0-r3-r2_lsr_i	bfi_r0-r1_i_i ror_r0-r0-r1 sub_r0-r0-r1 mvn_r3-r0 ror_r2-r0-r3 add_r0-r3-r2_lsr_i
mvn_r0-r1 add_r0-r0_i mov_r1-r0	rsb_r1-r1_i
tst_r0_i rsb_ne_r1-r0-r2 rsb_eq_r1-r0-r2 sub_r1-r1_i	rsb_r1-r0-r2 sub_r1-r1_i
ror_r0-r1_i rsb_r1-r2-r0 rsb_r3-r2-r1_lsr_i	rsb_r1-r2-r1_ror_i rsb_r3-r2-r1_lsr_i
bic_r0-r1-r2 cmp_r1-r0 sub_cs_r3-r0-r3 and_r3-r3-r0 bic_r3-r3-r2 ror_r1-r3-r3	bic_r0-r1-r2 sub_r3-r0-r3 and_r3-r3-r0 ror_r1-r3-r3
rsb_r0-r0-r1_ror_i bfi_r0-r0_i_i cmp_r1-r0 mvn_lt_r1-r2 sub_ne_r1-r0-r3_ror_i add_r0-r1-r3_asr_i	rsb_r0-r0-r1_ror_i bfi_r0-r0_i_i cmp_r1-r0 sub_ne_r1-r0-r3_ror_i add_r0-r1-r3_asr_i
cmp_r0-r1 orr_cc_r0-r1_i orr_cs_r0-r1-r2_lsl_i bfi_r1-r0_i_i	cmp_r0-r1 orr_cc_r1-r1_i
bfi_r0-r0_i_i and_r1-r2-r0 sub_r1-r1-r3 lsl_r3-r1_i	and_r1-r2-r0 sub_r1-r1-r3 lsl_r3-r1_i
and_r0-r0-r1 rsb_r1-r1-r2_lsl_i eor_r2-r0-r1 bfi_r3-r2_i_i bic_r1-r3_i	bic_r2-r1-r0 bfi_r3-r2_i_i bic_r1-r3_i
orr_r0-r1_i bic_r1-r0_i asr_r2-r1_i	asr_r2-r1_i
cmp_r0-r1 add_ge_r2-r2_i sub_lt_r2-r3_i bfi_r0-r2_i_i	cmp_r0-r1 sub_lt_r2-r3_i bfi_r0-r2_i_i
cmp_r0-r1 sub_lt_r2-r1_i eor_r1-r2_i bic_r0-r1-r0 mvn_r2-r0	cmp_r0-r1 sub_lt_r2-r1_i eor_r1-r2_i unk
tst_r0-r1 mov_eq_r2-r0 bic_r0-r2_i sub_r1-r0-r2_lsr_i rsb_r1-r1-r0 bfi_r0-r1_i_i	tst_r0-r1 mov_eq_r2-r0 bic_r0-r2_i ror_r1-r2_i bfi_r0-r1_i_i
mov_r0-r1 and_r1-r2-r0_asr_i add_r0-r1_i and_r3-r1_i sub_r1-r0_i add_r2-r3-r1	and_r1-r2-r1_asr_i and_r3-r1_i sub_r1-r1_i add_r2-r3-r1
sub_r0-r1_i bfi_r1-r0_i_i mvn_r2-r1 mvn_r3-r2 sub_r0-r3-r1	sub_r0-r3-r3
asr_r0-r0-r1 bic_r2-r0_i rsb_r1-r0_i add_r0-r2-r1_asr_i bic_r2-r1-r0 bfi_r2-r2_i_i	asr_r0-r0-r1 rsb_r1-r0_i bic_r2-r0_i add_r0-r2-r1_asr_i bic_r2-r1-r0
mvn_r0-r1 mvn_r2-r3 sub_r2-r0-r2 eor_r2-r2-r3	sub_r2-r3-r1 eor_r2-r2-r3
bfi_r0-r0_i_i orr_r1-r0-r1 rsb_r1-r2-r1_ror_i bic_r2-r3-r1 bic_r2-r2_i	orr_r1-r0-r1 rsb_r1-r2-r1_ror_i bic_r2-r3-r1 bic_r2-r2_i
mvn_r0-r1 add_r2-r1-r0 sub_r1-r2-r1 bic_r1-r1_i bfi_r1-r1_i_i	mvn_r2_i bic_r0-r2-r1 and_r1-r0-r2_asr_i
bic_r0-r1_i bfi_r2-r0_i_i	bfi_r2-r1_i_i
tst_r0_i mov_eq_r0-r1 add_r2-r1-r0 rsb_r3-r2-r0	rsb_r3-r1_i
bic_r0-r1_i bfi_r2-r3_i_i bic_r0-r0-r2 mov_r1-r0 bic_r1-r1_i rsb_r0-r1_i	bfi_r2-r3_i_i bic_r3-r1-r2 bic_r2-r3_i rsb_r0-r2_i
bic_r0-r1-r2 bfi_r1-r0_i_i lsl_r3-r1_i asr_r0-r3_i bic_r0-r0_i	bic_r0-r1-r2 bfi_r1-r0_i_i lsl_r3-r1_i asr_r0-r3_i
bfi_r0-r1_i_i mov_r2-r1 cmp_r0-r2 mvn_ge_r3-r0 and_r2-r3_i	bfi_r0-r1_i_i cmp_r0-r1 mvn_ge_r3-r0 and_r2-r3_i
bic_r0-r0_i bic_r1-r1-r0 bic_r2-r1-r0 lsr_r3-r2-r2 ror_r1-r3_i add_r3-r1-r1_lsl_i lsl_r3-r3_i asr_r3-r3_i	bic_r0-r0_i bic_r2-r1-r0 lsr_r3-r2-r2 ror_r1-r3_i add_r3-r1-r1_lsl_i lsl_r3-r3_i asr_r3-r3_i
lsr_r0-r0_i mov_r1-r2 orr_r2-r1-r0 bfi_r3-r2_i_i lsr_r2-r3-r2	orr_r2-r2-r0_ror_i bfi_r3-r2_i_i lsr_r2-r3-r2
cmp_r0-r1 sub_ne_r2-r2_i sub_r1-r2_i sub_r3-r2-r1 eor_r2-r0-r3 bfi_r0-r2_i_i mov_r2-r0	orr_r2-r0-r0
orr_r0-r1-r2_lsl_i bic_r3-r0_i lsr_r1-r3_i	orr_r0-r1-r2_lsl_i lsr_r1-r0_i
bfi_r0-r0_i_i rsb_r0-r1-r0_asr_i bic_r0-r0_i mvn_r1-r0 orr_r2-r1-r2_lsr_i rsb_r1-r2_i	rsb_r0-r1-r0_asr_i bic_r0-r0_i mvn_r1-r0 orr_r2-r1-r2_lsr_i rsb_r1-r2_i
rsb_r0-r0-r1 mov_r2-r0 tst_r3-r2 and_ne_r2-r2-r0_ror_i and_eq_r2-r3-r0 sub_r2-r2_i	rsb_r0-r0-r1 tst_r3-r0 and_ls_r2-r3-r0 and_ne_r2-r0-r0_ror_i sub_r2-r2_i
tst_r0-r1 sub_eq_r1-r1-r2 ror_r2-r1_i lsl_r3-r1_i bfi_r3-r3_i_i rsb_r0-r3-r2	tst_r0-r1 sub_cs_r1-r1-r2 lsl_r3-r1_i rsb_r0-r3-r1_ror_i
mvn_r0-r1 mvn_r1-r0 sub_r2-r1-r0 bic_r0-r2_i rsb_r3-r1-r0_lsl_i	mov_r2-r1_ror_i bic_r0-r2_i rsb_r3-r1-r0_lsl_i
add_r0-r1_i sub_r0-r2-r0_ror_i mov_r1-r0 asr_r0-r3-r1	add_r0-r1_i sub_r0-r2-r0_lsr_i asr_r0-r3-r0
bfi_r0-r1_i_i mov_r2-r0 sub_r1-r3-r2_lsl_i bfi_r2-r1_i_i bfi_r0-r2_i_i	bfi_r0-r3_i_i bfi_r0-r1_i_i
cmp_r0-r1 and_ls_r1-r2-r1 rsb_lt_r1-r2-r3 bfi_r0-r1_i_i sub_r3-r1-r0_asr_i mov_r2-r3	cmp_r0-r1 and_ls_r1-r2-r1 rsb_lt_r1-r2-r3 sub_r2-r1-r0_asr_i
tst_r0-r1 eor_ne_r2-r2_i eor_eq_r2-r1_i orr_r2-r0-r2 mov_r3-r2 bic_r3-r3-r0	tst_r0-r1 eor_r2-r2_i eor_eq_r2-r1_i bic_r3-r2-r0
lsl_r0-r1_i ror_r2-r1_i sub_r2-r0-r2_lsl_i bfi_r2-r2_i_i	lsr_r2-r1_i lsl_r0-r1_i sub_r2-r0-r2_lsl_i
orr_r0-r1-r2_ror_i bic_r3-r0_i add_r2-r0_i add_r1-r3-r3 and_r1-r2-r1 rsb_r2-r1_i	orr_r0-r1-r2_ror_i bic_r3-r0_i add_r2-r0_i and_r1-r2-r3_lsl_i rsb_r2-r1_i
bfi_r0-r1_i_i lsl_r0-r0_i lsl_r2-r3-r2 mov_r3-r0 bic_r3-r3_i and_r3-r3-r2_ror_i bfi_r2-r3_i_i	lsl_r2-r3-r2 unk
rsb_r0-r0_i bic_r1-r0-r2 bfi_r0-r1_i_i bic_r1-r0_i orr_r2-r1_i bic_r0-r2_i	rsb_r0-r0_i bic_r0-r0_i
tst_r0_i rsb_ne_r0-r1-r2 rsb_eq_r0-r1-r3_lsr_i bfi_r1-r0_i_i mov_r2-r1 bfi_r0-r2_i_i bfi_r1-r0_i_i	tst_r0_i rsb_eq_r0-r1-r3_lsr_i rsb_ne_r0-r1-r2 bfi_r1-r0_i_i bfi_r1-r0_i_i
tst_r0-r1 add_eq_r2-r0-r3 add_eq_r2-r2-r1_ror_i bfi_r3-r3_i_i bfi_r1-r2_i_i add_r1-r1-r3_lsr_i	tst_r0-r1 add_eq_r2-r0-r3 add_ge_r2-r2-r1_ror_i bfi_r1-r2_i_i add_r1-r1-r3_lsr_i
cmp_r0-r1 and_ge_r2-r3-r0 add_ls_r2-r2-r0 ror_r0-r2_i mov_r1-r0 bic_r1-r1_i asr_r1-r1_i	cmp_r0-r1 and_ge_r2-r3-r0 add_ls_r2-r2-r0 ror_r0-r2_i asr_r1-r0_i
orr_r0-r0-r1 sub_r2-r0-r1	bic_r2-r0-r1
bfi_r0-r0_i_i lsr_r1-r0_i rsb_r1-r0-r1 tst_r1-r0 mov_eq_r2-r3 bfi_r3-r2_i_i add_r0-r3_i	bfi_r0-r0_i_i cmp_r0_i mov_eq_r2-r3 bfi_r3-r2_i_i add_r0-r3_i
bic_r0-r1-r2 bfi_r1-r0_i_i add_r0-r1_i sub_r2-r0_i sub_r1-r2_i bfi_r2-r1_i_i mvn_r0-r2	bic_r0-r1-r2 bfi_r1-r0_i_i sub_r2-r1_i unk eor_r0-r2-r3_ror_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 ror_r1-r1-r3 eor_r2-r2-r1_lsl_i	mvn_r2-r1 ror_r1-r1-r3 eor_r2-r2-r1_lsl_i
sub_r0-r1-r2_lsl_i mov_r3-r0 mov_r0-r3	sub_r0-r1-r2_lsl_i
sub_r0-r0-r1 and_r2-r2_i sub_r1-r2_i lsl_r3-r0-r3 orr_r3-r1-r3_asr_i bfi_r3-r3_i_i bic_r3-r3_i	sub_r0-r0-r1 lsl_r3-r0-r3 and_r2-r2_i sub_r1-r2_i orr_r3-r1-r3_asr_i bic_r3-r3_i
bfi_r0-r1_i_i rsb_r2-r1-r0 eor_r3-r0-r2_lsr_i sub_r1-r3-r2 ror_r0-r3-r1 mvn_r3-r0 lsr_r2-r3_i lsr_r2-r2_i	bfi_r0-r1_i_i rsb_r2-r1-r0 eor_r3-r0-r2_lsr_i sub_r1-r3-r2 ror_r0-r3-r1 mvn_r3-r0 lsr_r2-r3_i
cmp_r0_i orr_ne_r1-r2_i orr_eq_r1-r1_i mov_r3-r1 mvn_r1-r3 mvn_r0-r1	cmp_r0_i orr_ne_r1-r2_i orr_eq_r0-r1_i and_ne_r0-r1-r1
tst_r0_i orr_ne_r1-r2-r1 orr_eq_r1-r0_i add_r3-r1_i bic_r1-r3_i bfi_r2-r1_i_i bic_r3-r2_i	tst_r0_i orr_ne_r1-r2-r1 orr_eq_r1-r0_i bfi_r2-r1_i_i bic_r3-r2_i
cmp_r0-r1 add_cc_r2-r2-r1_asr_i cmp_r2-r0 add_ls_r1-r0-r2 add_r1-r1_i mvn_r0-r1 mvn_r3-r0	cmp_r0-r1 add_cc_r2-r2-r1_asr_i cmp_r2-r0 add_ls_r1-r0-r2 add_r3-r1_i
add_r0-r1-r2_lsr_i bfi_r3-r0_i_i rsb_r0-r3-r1 sub_r3-r0-r3 mov_r1-r3	add_r0-r1-r2_lsr_i bfi_r3-r0_i_i sub_r1-r1-r3_lsl_i
orr_r0-r0-r1 bic_r2-r0_i mov_r1-r2 and_r2-r1_i mvn_r1-r2	orr_r0-r0-r1 and_r2-r0_i mvn_r1-r2
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 orr_r3-r1-r0_asr_i add_r1-r3_i mov_r2-r1 mvn_r0-r2 rsb_r3-r0-r2	mov_r3_i bic_r1-r2-r0_asr_i sub_r3-r3-r1_lsl_i
add_r0-r1-r0 rsb_r2-r1-r0 lsl_r0-r2-r2 eor_r1-r2-r1 eor_r0-r1-r0 bfi_r3-r0_i_i orr_r3-r3_i orr_r2-r3_i	orr_r2-r3_i
mvn_r0-r1 rsb_r2-r2_i rsb_r2-r0-r2 sub_r3-r2_i rsb_r1-r3_i bfi_r3-r1_i_i	mvn_r3-r2 add_r3-r1-r3 rsb_r1-r3_i bfi_r3-r1_i_i
sub_r0-r1-r2_ror_i orr_r1-r0-r1_ror_i rsb_r0-r0-r1_lsr_i bfi_r3-r0_i_i lsr_r2-r3_i	lsr_r2-r3_i
rsb_r0-r1-r2 mvn_r2-r3 orr_r2-r0-r2 eor_r2-r2-r0	rsb_r0-r1-r2 mvn_r2-r3 bic_r2-r2-r0
tst_r0-r1 rsb_ne_r0-r2-r0_asr_i eor_r1-r3-r0_lsl_i sub_r1-r3-r1 eor_r3-r1_i mov_r1-r3	tst_r0-r1 rsb_ne_r0-r2-r0_asr_i eor_r1-r3-r0_lsl_i sub_r1-r3-r1 orr_r1-r1_i
tst_r0-r1 orr_eq_r2-r0-r3 add_r3-r1-r2_lsr_i asr_r0-r3_i orr_r2-r1-r0 sub_r0-r2-r3 bic_r3-r0_i bfi_r0-r3_i_i bfi_r1-r0_i_i	tst_r0-r1 orr_ls_r2-r0-r3 add_r3-r1-r2_lsr_i ror_r0-r3_i orr_r2-r1-r0 eor_r0-r3-r2 bfi_r1-r0_i_i
mvn_r0-r1 lsl_r1-r0_i bfi_r2-r1_i_i mvn_r0-r2 eor_r2-r0_i sub_r0-r2_i	mvn_r1_i unk eor_r2-r1-r2 sub_r0-r2_i
bic_r0-r1-r2 mvn_r2-r0 lsr_r0-r2-r1	unk lsr_r0-r2-r1
bic_r0-r1_i lsr_r2-r0_i lsr_r1-r2_i eor_r0-r1-r2 rsb_r3-r2_i sub_r0-r3-r0	lsr_r2-r1_i rsb_r3-r2_i eor_r0-r2-r2_lsr_i sub_r0-r3-r0
tst_r0_i orr_ne_r0-r0-r1_asr_i orr_eq_r0-r1-r2_ror_i bfi_r2-r0_i_i mov_r3-r2 mov_r2-r3 add_r1-r2_i	tst_r0_i orr_ne_r0-r0-r1_asr_i orr_ge_r0-r1-r2_lsr_i bfi_r2-r0_i_i add_r1-r2_i
tst_r0-r1 rsb_ne_r2-r1-r0 add_eq_r2-r2_i bfi_r3-r2_i_i	tst_r0-r1 unk bfi_r3-r2_i_i
lsr_r0-r0_i and_r1-r1-r0_asr_i cmp_r2-r1 rsb_lt_r1-r0-r3_lsl_i bic_r3-r1_i bfi_r2-r2_i_i bic_r0-r2-r3	lsr_r0-r0_i and_r1-r1-r0_asr_i cmp_r2-r1 rsb_lt_r1-r0-r3_lsl_i bic_r3-r1_i bic_r0-r2-r3
tst_r0-r1 sub_ne_r0-r0-r1_asr_i rsb_r1-r0-r2_lsl_i bfi_r2-r1_i_i add_r1-r1-r2_lsr_i lsr_r2-r1_i	tst_r0-r1 sub_ne_r0-r0-r1_asr_i rsb_r1-r0-r2_lsl_i add_r1-r1-r2_lsr_i lsr_r2-r1_i
tst_r0-r1 and_eq_r0-r1-r2_asr_i bfi_r3-r0_i_i mov_r0-r3 sub_r1-r1-r0 bfi_r1-r1_i_i	tst_r0-r1 and_eq_r0-r1-r2_asr_i bfi_r3-r0_i_i sub_r1-r1-r3 bfi_r1-r1_i_i
bfi_r0-r1_i_i lsl_r1-r2_i bic_r2-r1-r0 eor_r2-r2-r0 bic_r3-r2_i bfi_r2-r3_i_i	bfi_r0-r1_i_i orr_r3-r0-r2_lsl_i bic_r2-r3_i
cmp_r0_i eor_ne_r0-r1_i eor_eq_r0-r2-r1 lsl_r0-r0_i bic_r1-r0_i bic_r2-r1_i mvn_r0-r2	cmp_r0_i eor_ne_r0-r1_i eor_eq_r0-r2-r1 mvn_r0-r0_lsl_i
lsl_r0-r1_i bfi_r2-r0_i_i and_r0-r1-r3 bfi_r2-r2_i_i rsb_r2-r0-r2 bfi_r1-r2_i_i bfi_r3-r1_i_i bfi_r0-r3_i_i	and_r0-r1-r3 add_r1-r0-r2 bfi_r3-r1_i_i bfi_r0-r3_i_i
sub_r0-r0_i bic_r1-r0_i add_r2-r0-r1_ror_i lsr_r3-r0_i add_r1-r2-r3	sub_r0-r0_i bic_r1-r0_i add_r0-r0-r0_lsr_i add_r1-r0-r1_ror_i
rsb_r0-r0-r1 mov_r2-r0	sub_r2-r1-r0
bic_r0-r0_i rsb_r0-r1-r0_ror_i bfi_r2-r0_i_i	rsb_r0-r1-r0_ror_i bfi_r2-r0_i_i
bfi_r0-r0_i_i bfi_r0-r0_i_i	bfi_r0-r0_i_i
sub_r0-r1_i sub_r1-r2_i lsr_r3-r0-r1 asr_r0-r3_i eor_r2-r2-r0	sub_r0-r1_i sub_r1-r2_i lsr_r3-r0-r1 eor_r2-r2-r3_asr_i
asr_r0-r1_i mvn_r2-r0 bfi_r1-r2_i_i	mvn_r2-r1_asr_i bfi_r1-r2_i_i
mov_r0-r1 and_r2-r1-r0	and_r2-r1-r1
add_r0-r1-r0 bfi_r1-r0_i_i bic_r2-r1_i mvn_r0-r1 bic_r0-r2-r0 orr_r0-r0-r1	add_r0-r1-r0 bfi_r1-r0_i_i orr_r0-r1-r1
bfi_r0-r1_i_i add_r2-r2-r0_ror_i rsb_r1-r2_i rsb_r3-r1-r0_lsr_i add_r2-r3-r2_asr_i mvn_r1-r0 and_r0-r1-r2	bfi_r0-r1_i_i add_r2-r2-r0_ror_i rsb_r1-r2_i rsb_r3-r1-r0_lsr_i add_r2-r3-r2_asr_i bic_r0-r2-r0
mov_r0-r1 orr_r1-r0-r2_lsl_i	orr_r1-r1-r2_lsl_i
tst_r0-r1 add_ne_r2-r0_i add_eq_r2-r3-r0 bic_r0-r2_i add_r0-r3-r0 add_r1-r0-r1_lsl_i add_r0-r1-r1 sub_r1-r0-r1	tst_r0-r1 add_r2-r3-r0 add_ne_r2-r0_i bic_r0-r2_i add_r0-r3-r0 add_r1-r0-r1_lsl_i
cmp_r0-r1 eor_hi_r1-r0-r2_ror_i eor_r1-r0-r1 lsr_r3-r1-r0 rsb_r0-r3_i bfi_r2-r0_i_i	cmp_r0-r1 eor_hi_r1-r0-r2_ror_i eor_r1-r0-r1 lsr_r0-r1-r0 bfi_r2-r0_i_i
rsb_r0-r1-r0 bfi_r2-r0_i_i and_r3-r2-r1_lsl_i asr_r2-r3-r0 sub_r0-r0-r2_asr_i	rsb_r0-r1-r0 and_r3-r2-r1_lsl_i asr_r2-r3-r0 sub_r0-r0-r2_asr_i
tst_r0-r1 rsb_ne_r0-r0-r2 rsb_eq_r0-r1-r2_lsr_i orr_r1-r3-r1_asr_i rsb_r0-r0-r1_lsr_i mov_r3-r0	tst_r0-r1 rsb_ne_r0-r0-r2 rsb_eq_r0-r1-r2_lsr_i orr_r1-r3-r1_asr_i rsb_r3-r0-r1_lsr_i
tst_r0-r1 mov_eq_r1-r0 bic_r2-r1_i orr_r0-r2_i	tst_r0-r1 mov_ls_r1-r0 orr_r0-r1_i
cmp_r0-r1 rsb_ls_r1-r0_i rsb_hi_r1-r0-r2_asr_i add_r0-r0-r1 mov_r1-r0 sub_r3-r0-r1 and_r3-r3-r0 bfi_r0-r3_i_i eor_r2-r0_i	cmp_r0-r1 rsb_ls_r1-r0_i rsb_hi_r1-r0-r2_asr_i add_r0-r0-r1 add_r3-r3-r3 bfi_r0-r3_i_i eor_r2-r0_i
tst_r0_i add_ne_r1-r2-r3 add_eq_r1-r2_i eor_r3-r3-r1 sub_r2-r3_i sub_r0-r1_i bfi_r0-r0_i_i sub_r3-r3-r2 rsb_r0-r3-r0_ror_i	tst_r0_i add_ne_r1-r2-r3 add_eq_r1-r2_i sub_r2-r3_i sub_r0-r1_i bfi_r0-r0_i_i sub_r3-r3-r2 rsb_r0-r3-r0_ror_i
tst_r0_i add_ne_r1-r2-r0 add_eq_r1-r0-r2 add_r3-r1-r0	add_r3-r2-r0_lsl_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r0 add_r2-r1_i	tst_r0_i add_r2-r2_i add_ge_r2-r0_i
and_r0-r1_i and_r2-r3-r0 bic_r3-r2_i	eor_r3-r1-r1
sub_r0-r1-r2_asr_i mov_r2-r0 add_r3-r2_i	sub_r0-r1-r2_asr_i add_r3-r0_i
asr_r0-r1_i add_r0-r0-r2 lsr_r0-r0_i bic_r0-r0_i add_r2-r0-r0 bic_r0-r2_i	add_r0-r2-r1_asr_i lsr_r0-r0_i bic_r0-r0_i add_r0-r0-r0
bic_r0-r0-r1 add_r2-r2_i rsb_r0-r0_i bfi_r3-r2_i_i lsl_r3-r0-r3 bfi_r1-r3_i_i	bic_r0-r0-r1 add_r2-r2_i bfi_r3-r2_i_i lsl_r3-r0-r3 bfi_r1-r3_i_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r0 rsb_r1-r1-r2_ror_i	tst_r0-r1 rsb_ne_r1-r1-r3_ror_i rsb_cs_r1-r1-r0_ror_i
tst_r0-r1 and_ne_r2-r3-r2 and_eq_r2-r3_i bic_r1-r3-r2 ror_r2-r2_i orr_r2-r1-r2 bfi_r1-r2_i_i mov_r3-r1 eor_r2-r2-r3	and_r2-r3-r2 tst_r0-r1 and_ls_r2-r3_i sub_r1-r3-r2 ror_r2-r2_i orr_r2-r1-r2 bfi_r1-r2_i_i eor_r2-r2-r1
sub_r0-r0_i ror_r1-r1_i rsb_r0-r0-r1 add_r1-r0_i bic_r0-r0_i mvn_r2-r0 bic_r3-r1-r2 orr_r0-r3-r2_ror_i	sub_r0-r0_i rsb_r0-r0-r1_ror_i add_r1-r0_i bic_r0-r0_i and_r3-r0-r1 unk
orr_r0-r1_i and_r1-r2-r0_lsl_i rsb_r0-r1_i lsl_r3-r0-r2 bfi_r0-r3_i_i bfi_r0-r0_i_i	orr_r0-r1_i and_r1-r2-r0_lsl_i rsb_r0-r1_i lsl_r3-r0-r2 bfi_r0-r3_i_i
cmp_r0-r1 rsb_ls_r1-r2-r3 rsb_hi_r1-r2_i bfi_r1-r1_i_i bic_r2-r3-r1 bic_r3-r2_i	cmp_r0-r1 rsb_ls_r1-r2-r3 rsb_hi_r1-r2_i bic_r2-r3-r1 bic_r3-r2_i
asr_r0-r1_i mov_r2-r0	asr_r2-r1_i
tst_r0-r1 orr_ne_r2-r1-r2 orr_eq_r2-r3-r0 bfi_r0-r2_i_i bic_r2-r0_i	bic_r2-r0_i
bfi_r0-r1_i_i tst_r0-r2 rsb_ne_r3-r1-r0_ror_i mov_r2-r3 lsr_r0-r0-r2	bfi_r0-r1_i_i tst_r0-r2 rsb_ne_r3-r1-r0_asr_i lsr_r0-r0-r3
tst_r0-r1 sub_ne_r2-r2-r3_asr_i sub_eq_r2-r0_i lsr_r3-r2_i sub_r1-r3-r2	tst_r0-r1 sub_ne_r2-r2-r3_asr_i sub_ls_r2-r0_i rsb_r1-r2-r2_lsr_i
bic_r0-r1_i bfi_r0-r0_i_i mov_r1-r0 mvn_r2-r1	bic_r0-r1_i mvn_r2-r0
tst_r0_i orr_ne_r1-r1-r0_lsl_i mov_r0-r2 and_r2-r0-r1_lsr_i eor_r3-r2_i bic_r0-r3-r1	tst_r0_i orr_ne_r1-r1-r0_lsl_i and_r2-r2-r1_lsr_i eor_r3-r2_i bic_r0-r3-r1
bic_r0-r0_i bic_r1-r0_i	bic_r1-r0_i
bfi_r0-r1_i_i lsl_r0-r0_i mov_r2-r0 add_r1-r1-r2_ror_i rsb_r1-r1_i bfi_r2-r1_i_i	bfi_r0-r1_i_i lsl_r2-r0_i add_r1-r1-r2_ror_i rsb_r1-r1_i bfi_r2-r1_i_i
orr_r0-r1-r2_lsr_i bfi_r0-r0_i_i bfi_r3-r0_i_i add_r2-r3-r1_lsr_i	orr_r0-r1-r2_lsr_i bfi_r3-r0_i_i add_r2-r3-r1_lsr_i
lsl_r0-r0_i bic_r1-r2-r0 bic_r1-r2-r1 mov_r2-r1	and_r2-r2-r0_lsl_i
mov_r0-r1 rsb_r2-r1_i bfi_r0-r0_i_i mvn_r3-r1 bic_r3-r3-r2 bfi_r2-r0_i_i bic_r3-r3-r2 and_r1-r3_i	mvn_r3-r1 rsb_r2-r1_i bic_r3-r3-r2 and_r1-r3_i
tst_r0-r1 mov_ne_r1-r2 sub_r0-r1_i mvn_r3-r0 orr_r2-r0-r3	mvn_r2_i
and_r0-r0_i sub_r1-r0-r2_asr_i sub_r0-r1-r0	sub_r1-r0-r2_asr_i sub_r0-r1-r0
tst_r0-r1 mvn_ne_r2-r3 mvn_r3-r1 mov_r0-r2 eor_r1-r0-r3_lsr_i	tst_r0-r1 mvn_ne_r2-r3 mvn_r3-r1 eor_r1-r2-r3_lsr_i
tst_r0-r1 mov_eq_r2-r3 orr_eq_r2-r0-r3 rsb_r1-r1-r3 bic_r0-r1-r2 sub_r1-r0_i lsl_r1-r1-r0	tst_r0-r1 orr_eq_r2-r0-r3 rsb_r1-r1-r3 bic_r0-r1-r2 sub_r1-r0_i lsl_r1-r1-r0
bic_r0-r1_i bic_r0-r1-r0 mvn_r2-r0 and_r1-r2_i add_r1-r1_i lsl_r0-r1_i sub_r3-r0_i	mov_r3_i
sub_r0-r1_i bfi_r0-r0_i_i add_r2-r1-r0 tst_r2-r0 rsb_ne_r2-r1-r0 lsr_r2-r2_i add_r1-r2-r2	sub_r0-r1_i add_r2-r0-r1 tst_r2-r0 rsb_ne_r2-r1-r0 lsr_r2-r2_i add_r1-r2-r2
tst_r0-r1 and_eq_r0-r1-r2_lsl_i orr_r3-r2_i eor_r2-r3_i bic_r0-r2-r0 eor_r1-r0_i mov_r3-r1 eor_r0-r1-r3	sub_r0-r3-r3
orr_r0-r1_i bic_r1-r0_i tst_r2-r0 orr_ne_r0-r1-r0 ror_r3-r0_i	orr_r0-r1_i ror_r3-r0_i
bfi_r0-r1_i_i tst_r2_i rsb_ne_r1-r2_i bfi_r0-r0_i_i orr_r2-r0_i add_r1-r1-r2	tst_r2_i rsb_ne_r1-r2_i orr_r2-r0_i add_r1-r1-r2
sub_r0-r1-r2_ror_i mov_r3-r0 lsr_r2-r3_i orr_r2-r2_i lsr_r2-r2-r2	sub_r0-r1-r2_ror_i lsr_r2-r0_i orr_r2-r2_i asr_r2-r2-r2
add_r0-r1-r1 bfi_r0-r0_i_i cmp_r1-r2 rsb_eq_r1-r1-r0_lsr_i and_r0-r0-r1_ror_i rsb_r3-r1-r0_asr_i	add_r0-r1-r1 cmp_r1-r2 rsb_eq_r1-r1-r0_lsr_i and_r0-r0-r1_ror_i rsb_r3-r1-r0_asr_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r0 orr_r2-r1-r2	tst_r0-r1 orr_ls_r2-r2-r0
ror_r0-r1_i bfi_r0-r0_i_i	ror_r0-r1_i
cmp_r0-r1 mvn_lt_r1-r0 mvn_ge_r1-r0 orr_r1-r2-r1_ror_i	unk
tst_r0-r1 orr_ne_r2-r2-r0 orr_eq_r2-r0-r1 bfi_r0-r2_i_i rsb_r3-r0-r2	tst_r1-r0 add_ge_r2-r1_i unk bic_r3-r2-r0
tst_r0-r1 mvn_ne_r0-r1 orr_r2-r0_i bic_r0-r2_i add_r3-r0_i mov_r0-r3 ror_r3-r0_i	tst_r0-r1 mvn_ne_r0-r1 bic_r0-r0_i add_r3-r0_i ror_r3-r3_i
bic_r0-r1_i add_r2-r0_i rsb_r0-r0-r1 rsb_r3-r0-r2	eor_r3-r1_i
rsb_r0-r1_i sub_r1-r0_i	rsb_r1-r1_i
bic_r0-r1_i bfi_r2-r0_i_i bfi_r0-r2_i_i and_r2-r0-r2_lsl_i	unk and_r2-r1-r2_lsl_i
cmp_r0-r1 add_ge_r2-r3-r0 add_r2-r2_i orr_r2-r2_i mvn_r1-r2 bfi_r3-r1_i_i bic_r1-r3_i	bic_r1-r3_i
ror_r0-r0_i bfi_r0-r0_i_i mvn_r1-r0 bic_r2-r1_i bic_r1-r2_i bic_r0-r1_i sub_r0-r1-r0_ror_i	ror_r0-r0_i orr_r1-r0_i rsb_r0-r1-r1_ror_i
cmp_r0_i add_ne_r0-r1_i mov_r1-r0 add_r1-r1-r0 bfi_r0-r1_i_i sub_r2-r0_i orr_r3-r0-r2_ror_i	cmp_r0_i add_ne_r0-r1_i add_r1-r0-r0 bfi_r0-r1_i_i sub_r2-r0_i orr_r3-r0-r2_ror_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r3 mvn_r1-r0 sub_r3-r1-r2_ror_i	tst_r0-r1 rsb_ne_r3-r0-r0_ror_i rsb_cs_r3-r0-r3_ror_i
bic_r0-r0-r1 bfi_r1-r0_i_i bfi_r2-r1_i_i asr_r2-r2_i	asr_r2-r2_i
bic_r0-r1_i mov_r2-r1 and_r3-r0-r2 add_r3-r2-r3_asr_i bfi_r2-r3_i_i bic_r1-r2_i	bic_r1-r1_i
mov_r0-r1 lsr_r0-r0_i mvn_r1-r0	mvn_r1-r1_lsr_i
add_r0-r1-r2 mov_r2-r0 add_r0-r2-r0_lsr_i	add_r0-r1-r2 add_r0-r0-r0_lsr_i
tst_r0-r1 mvn_eq_r0-r1 rsb_r2-r0-r3_lsl_i mov_r0-r2 lsr_r1-r0_i mvn_r3-r1 and_r0-r2-r1_ror_i eor_r3-r3-r0 ror_r2-r3_i	tst_r0-r1 mvn_eq_r0-r1 rsb_r2-r0-r3_lsl_i lsr_r1-r2_i mvn_r3-r1 and_r0-r2-r1_ror_i eor_r3-r3-r0 ror_r2-r3_i
cmp_r0-r1 mvn_ls_r0-r1 mvn_hi_r0-r1 sub_r2-r0_i	mvn_r0-r1 sub_r2-r0_i
lsl_r0-r0-r1 bfi_r2-r0_i_i orr_r1-r1-r3 bfi_r3-r2_i_i bic_r2-r1-r3	lsl_r2-r0-r1 orr_r1-r1-r3 bfi_r3-r2_i_i bic_r2-r1-r3
bic_r0-r1-r2 orr_r1-r0_i mov_r3-r0 sub_r2-r1-r3_asr_i mov_r3-r1 asr_r1-r2-r3 eor_r0-r1-r0	bic_r0-r1-r2 orr_r1-r0_i sub_r2-r1-r0_asr_i asr_r1-r2-r1 eor_r0-r1-r0
orr_r0-r0_i and_r1-r0-r2_lsl_i eor_r3-r1-r3 eor_r3-r3-r0 mov_r2-r3 asr_r3-r2_i	orr_r0-r0_i bic_r1-r0-r2_lsl_i eor_r2-r1-r3 asr_r3-r2_i
mov_r0-r1 bfi_r0-r0_i_i lsr_r2-r0_i	lsr_r2-r1_i
lsl_r0-r1_i sub_r1-r0-r2 sub_r3-r1_i	rsb_r1-r2-r1_lsl_i sub_r3-r1_i
tst_r0_i rsb_ne_r1-r2-r3_asr_i mov_r0-r1 tst_r1_i add_ne_r1-r0_i add_eq_r1-r0-r2 mvn_r2-r1	tst_r0_i rsb_ne_r1-r2-r3_asr_i tst_r1_i add_cs_r1-r1-r2 add_ne_r1-r1_i mvn_r2-r1
asr_r0-r1_i bfi_r0-r0_i_i mvn_r2-r1 orr_r3-r2-r0 rsb_r0-r1-r3 bic_r2-r1-r0	bic_r3-r1-r1_asr_i add_r3-r1-r3 and_r2-r1-r3
mov_r0-r1 bic_r2-r1_i bic_r1-r0-r2 eor_r0-r1_i	and_r1-r1_i eor_r0-r1_i
and_r0-r1_i orr_r2-r0-r1_asr_i eor_r2-r0-r2 asr_r1-r2_i and_r1-r1-r0_lsl_i bic_r2-r3-r2 add_r2-r2-r1 asr_r1-r2_i	and_r0-r1_i orr_r2-r0-r1_asr_i asr_r1-r2_i and_r1-r1-r0_lsl_i bic_r2-r3-r2 add_r2-r2-r1 asr_r1-r2_i
eor_r0-r1-r2 lsl_r2-r0-r2 rsb_r0-r2_i add_r0-r0-r2	mov_r0_i
sub_r0-r0_i lsl_r1-r1_i mvn_r2-r1 asr_r3-r0-r0 add_r2-r2-r3_ror_i	sub_r0-r0_i mvn_r2-r1_lsl_i asr_r3-r0-r0 add_r2-r2-r3_ror_i
bic_r0-r0_i sub_r1-r1-r0 bic_r2-r2-r1 mov_r3-r2 bfi_r1-r3_i_i mov_r0-r1	bic_r2-r2-r1 bic_r0-r0_i bfi_r1-r2_i_i rsb_r0-r0-r1
rsb_r0-r1_i mvn_r1-r0	sub_r1-r1_i
mov_r0-r1 tst_r2-r0 add_eq_r0-r0-r3 add_r0-r0_i bic_r1-r3-r0	tst_r2-r1 add_r0-r1_i add_cs_r0-r0-r3 bic_r1-r3-r0
cmp_r0-r1 orr_cs_r2-r2-r0 add_r3-r2_i rsb_r1-r0-r3 bic_r3-r0-r1 rsb_r3-r3-r0 mov_r0-r3 rsb_r3-r0-r3	bic_r3-r0-r0
tst_r0-r1 add_ne_r0-r2-r1 add_eq_r0-r0_i bfi_r3-r0_i_i	tst_r0-r1 add_ne_r0-r2-r1 bfi_r3-r0_i_i
lsr_r0-r1_i bfi_r2-r2_i_i orr_r3-r2-r0	orr_r3-r2-r1_lsr_i
mvn_r0-r1 orr_r1-r1-r0_asr_i bic_r0-r1_i mvn_r2-r1 rsb_r1-r2-r0	unk and_r1-r2_i rsb_r1-r1-r2_ror_i
tst_r0-r1 eor_ne_r2-r3-r0_lsl_i eor_eq_r2-r2-r0 bic_r3-r2_i and_r1-r2-r3	tst_r0-r1 eor_ne_r0-r3-r0_lsl_i eor_ls_r0-r2-r0 bic_r1-r0_i
mov_r0-r1 bic_r1-r1-r0 mvn_r2-r1 asr_r3-r2_i	unk
cmp_r0_i sub_cs_r1-r2_i bfi_r0-r1_i_i bfi_r3-r0_i_i	bfi_r3-r0_i_i
sub_r0-r1-r2 bic_r1-r0-r3 bic_r0-r1-r3 asr_r2-r0-r0 orr_r3-r2_i	sub_r0-r1-r2 bic_r0-r0-r3 asr_r2-r0-r0 orr_r3-r2_i
bic_r0-r1_i tst_r0_i sub_eq_r2-r1-r3 mov_r1-r2 add_r0-r0-r1_ror_i bfi_r1-r0_i_i	rsb_r1-r3-r1 lsr_r0-r1_i bfi_r1-r0_i_i
rsb_r0-r0_i bic_r0-r0_i rsb_r1-r0_i ror_r2-r1_i rsb_r2-r2-r1 add_r0-r2-r2	bic_r1-r0_i orr_r0-r1_i
cmp_r0-r1 add_ge_r0-r2-r1_asr_i lsl_r3-r3_i lsl_r1-r3_i asr_r2-r3_i bfi_r2-r2_i_i bic_r3-r1-r0 add_r1-r2-r0 and_r0-r1-r3_ror_i	cmp_r0-r1 add_ge_r0-r2-r1_asr_i lsl_r3-r3_i lsl_r1-r3_i asr_r2-r3_i bic_r3-r1-r0 add_r1-r2-r0 and_r0-r1-r3_ror_i
add_r0-r1_i rsb_r1-r0-r1 sub_r0-r0-r1	add_r0-r1_i
lsl_r0-r1_i bfi_r0-r0_i_i and_r1-r0_i	and_r1-r0_i
orr_r0-r1_i lsr_r2-r0_i	lsr_r2-r1_i
asr_r0-r1-r2 cmp_r0-r2 mov_cs_r3-r2 bfi_r2-r0_i_i eor_r0-r3-r2_lsr_i lsr_r0-r0-r0	asr_r0-r1-r2 cmp_r0-r2 mov_cs_r3-r2 eor_r0-r3-r2_lsr_i lsr_r0-r0-r0
lsr_r0-r1_i mov_r1-r0 cmp_r1-r2 mov_hi_r3-r1 bfi_r0-r1_i_i sub_r2-r0-r3	lsr_r0-r1_i cmp_r0-r2 mov_hi_r3-r0 bfi_r0-r0_i_i sub_r2-r0-r3
mov_r0-r1 mvn_r2-r0 orr_r3-r0-r2_ror_i	unk
add_r0-r1-r2 asr_r2-r0_i mov_r1-r2 lsr_r2-r1_i lsl_r1-r2-r0	add_r0-r1-r2 asr_r2-r0_i lsr_r2-r2_i lsl_r1-r2-r0
sub_r0-r0-r1_ror_i lsl_r1-r0_i add_r2-r0-r1	sub_r0-r0-r1_ror_i add_r2-r0-r0_lsl_i
bic_r0-r0-r1 mov_r2-r0 bic_r1-r2-r3 lsl_r3-r1_i eor_r1-r3_i add_r0-r1-r3_lsl_i	bic_r0-r0-r1 bic_r1-r0-r3 lsl_r3-r1_i add_r1-r3_i add_r0-r1-r3_lsl_i
mvn_r0-r1 bic_r1-r0-r1	mvn_r1-r1_lsr_i
bic_r0-r1-r2 mov_r3-r1 tst_r0-r3 eor_eq_r0-r2_i rsb_r1-r0_i sub_r3-r1-r0_lsl_i add_r1-r3-r0	bic_r0-r1-r2 tst_r0-r0 eor_ls_r0-r2_i rsb_r1-r0_i sub_r3-r1-r0_lsl_i add_r1-r3-r0
eor_r0-r0-r1 bic_r0-r0-r1 mvn_r2-r0 sub_r2-r2_i add_r0-r1_i asr_r1-r0_i and_r0-r1-r2_ror_i	unk add_r0-r1_i sub_r2-r2_i asr_r1-r0_i and_r0-r1-r2_ror_i
bic_r0-r1_i cmp_r0_i eor_cs_r2-r3-r1 mov_r1-r2	cmp_r1_i eor_hi_r2-r3-r1 mov_r1-r2
bic_r0-r1_i bfi_r2-r0_i_i bfi_r3-r3_i_i sub_r1-r3-r2_lsl_i	bic_r0-r1_i bfi_r2-r0_i_i sub_r1-r3-r2_lsl_i
cmp_r0-r1 orr_ne_r1-r1-r2_ror_i cmp_r0-r1 mvn_ne_r2-r3 mvn_ls_r2-r3 add_r1-r2-r3	unk
cmp_r0-r1 rsb_ls_r1-r0-r2 rsb_hi_r1-r2_i cmp_r3-r1 mov_ls_r2-r1 mov_r0-r2 eor_r3-r1-r0	cmp_r0-r1 rsb_cs_r1-r2_i rsb_ls_r1-r0-r2 cmp_r3-r1 mov_ls_r2-r1 eor_r3-r1-r2
bfi_r0-r0_i_i add_r1-r0-r0 orr_r2-r1-r2 orr_r0-r0-r2_asr_i sub_r0-r2-r0	orr_r2-r2-r0_lsl_i orr_r0-r0-r2_asr_i sub_r0-r2-r0
bic_r0-r1_i and_r2-r0-r2 sub_r3-r0-r2 sub_r0-r3_i	bic_r0-r1_i bic_r3-r0-r2 sub_r0-r3_i
eor_r0-r1-r0_lsl_i mvn_r1-r0 mvn_r2-r1 bfi_r2-r2_i_i	eor_r2-r1-r0_lsl_i bfi_r2-r1_i_i
ror_r0-r1_i asr_r2-r0-r3 bic_r0-r2_i mov_r1-r0 eor_r0-r1-r3 eor_r3-r0_i and_r1-r3-r1	ror_r0-r1_i asr_r2-r0-r3 bic_r0-r2_i eor_r1-r3_i bic_r1-r0-r1
sub_r0-r0-r1 rsb_r2-r3-r0 sub_r0-r3-r2 sub_r1-r0_i	sub_r0-r0-r1 rsb_r0-r0-r3_lsl_i sub_r1-r0_i
tst_r0-r1 and_ne_r0-r1_i rsb_r2-r3-r0 lsl_r1-r2_i bic_r0-r1_i mov_r3-r0	tst_r0-r1 and_ne_r0-r1_i rsb_r2-r3-r0 lsl_r1-r2_i mov_r3-r1
lsl_r0-r0_i add_r0-r0-r1 bic_r1-r1-r0	add_r0-r1-r0_lsl_i bic_r1-r1-r0
cmp_r0-r1 rsb_ne_r0-r2_i and_r2-r0-r3_asr_i add_r1-r2-r0_asr_i add_r2-r1-r1 mvn_r0-r2	cmp_r0-r1 rsb_ne_r0-r2_i and_r2-r0-r3_asr_i add_r1-r2-r0_asr_i mvn_r0-r1
ror_r0-r1_i bfi_r1-r0_i_i bfi_r0-r1_i_i asr_r1-r0-r1	ror_r0-r1_i bfi_r1-r0_i_i asr_r1-r0-r1
mov_r0-r1 rsb_r1-r0-r2 add_r2-r0-r0_lsl_i lsl_r2-r1-r2 and_r2-r0-r2	rsb_r2-r1-r2 add_r0-r1-r1_lsl_i and_r2-r1-r2_lsl-r0
bic_r0-r1_i ror_r2-r2_i bic_r3-r3-r0 bic_r0-r2_i sub_r1-r3-r0 bfi_r2-r1_i_i lsr_r2-r2_i lsr_r1-r2_i	ror_r2-r2_i lsr_r1-r2_i
tst_r0-r1 add_ne_r1-r0-r2_asr_i add_eq_r1-r1_i mov_r2-r1	tst_r0-r1 add_ne_r2-r0-r2_asr_i add_eq_r2-r1_i
orr_r0-r0-r1_lsr_i orr_r2-r0_i eor_r3-r2_i mov_r1-r3	orr_r0-r0-r1_lsr_i orr_r2-r0_i eor_r1-r2_i
asr_r0-r1_i mvn_r1-r0	mvn_r1-r1_asr_i
lsr_r0-r1_i bic_r2-r2-r0	bic_r2-r2-r1_lsr_i
mov_r0-r1 sub_r2-r3-r0	sub_r2-r3-r1
bfi_r0-r1_i_i bic_r2-r1-r0 bfi_r2-r2_i_i bfi_r3-r2_i_i	bic_r2-r1-r0 bfi_r3-r2_i_i
sub_r0-r1_i eor_r2-r0-r2 mov_r1-r2 lsr_r2-r2_i eor_r2-r2-r1_asr_i lsr_r0-r2-r2	sub_r0-r1_i eor_r1-r0-r2 lsr_r2-r1_i eor_r2-r2-r1_asr_i lsr_r0-r2-r2
tst_r0-r1 add_ne_r2-r3_i mov_r1-r2 bic_r1-r1_i bic_r3-r3-r1 ror_r3-r3_i lsr_r1-r3_i rsb_r2-r3-r1_lsr_i bic_r3-r2-r3	tst_r0-r1 add_ne_r2-r3_i bic_r1-r2_i bic_r3-r3-r1 ror_r3-r3_i lsr_r1-r3_i rsb_r2-r3-r1_lsr_i bic_r3-r2-r3
lsr_r0-r0-r1 lsr_r1-r1_i lsr_r2-r1_i bfi_r0-r0_i_i orr_r3-r0-r2 mvn_r2-r3	lsr_r0-r0-r1 unk sub_r2-r3-r0
bic_r0-r1-r0 mvn_r2-r0	unk
bfi_r0-r0_i_i lsr_r1-r0_i	lsr_r1-r0_i
tst_r0-r1 mvn_ne_r0-r1 bfi_r1-r0_i_i bic_r0-r1_i and_r2-r0-r2_lsl_i bfi_r1-r2_i_i	bic_r1-r1_i
asr_r0-r1-r2 mvn_r3-r0 lsl_r2-r2-r2 and_r1-r2-r3	asr_r0-r1-r2 lsl_r3-r2-r2 bic_r1-r3-r0
bfi_r0-r1_i_i and_r2-r0_i bfi_r3-r2_i_i	unk
lsr_r0-r1-r2 mov_r1-r0 bfi_r0-r1_i_i	lsr_r0-r1-r2
asr_r0-r1_i sub_r0-r2-r0 mvn_r1-r0 eor_r2-r1_i	sub_r0-r2-r1_asr_i mvn_r1-r0 eor_r2-r1_i
tst_r0_i add_eq_r1-r1-r0 bic_r2-r1_i bfi_r0-r2_i_i	bic_r0-r0_i
tst_r0-r1 rsb_ne_r0-r2-r0_lsl_i eor_r3-r0_i eor_r3-r3_i	tst_r0-r1 rsb_ne_r0-r2-r0_lsl_i eor_r3-r0_i
tst_r0-r1 and_ne_r2-r0-r1 and_eq_r2-r0-r1 tst_r3-r2 orr_ne_r1-r1-r0 bfi_r1-r1_i_i	and_r2-r0-r1 tst_r3-r2 orr_ne_r1-r1-r0 bfi_r1-r1_i_i
bic_r0-r1-r2 eor_r3-r1_i rsb_r0-r2-r0 bic_r3-r3-r0 bic_r2-r0-r3 bfi_r0-r2_i_i	bic_r0-r1-r2 rsb_r0-r2-r0 bfi_r0-r0_i_i
sub_r0-r1-r0_asr_i cmp_r1_i mov_ls_r1-r0 sub_r2-r1-r3_ror_i	cmp_r1_i sub_ls_r1-r1-r0_asr_i sub_r2-r1-r3_ror_i
add_r0-r1-r1_lsl_i bfi_r1-r0_i_i mov_r0-r1	bfi_r1-r1_i_i mov_r0-r1
bfi_r0-r0_i_i and_r0-r1-r0_ror_i	and_r0-r1-r0_ror_i
bic_r0-r0-r1 bfi_r2-r0_i_i bfi_r3-r2_i_i	bfi_r3-r2_i_i
tst_r0-r1 mvn_eq_r2-r0 bfi_r0-r2_i_i sub_r2-r0_i sub_r0-r2_i bfi_r1-r2_i_i bic_r1-r0-r1 and_r1-r1-r0_lsl_i	tst_r0-r1 mvn_eq_r2-r0 bfi_r0-r2_i_i sub_r2-r0_i sub_r0-r2_i bic_r1-r0-r1 and_r1-r1-r0_lsl_i
cmp_r0-r1 sub_hi_r1-r1_i tst_r1_i mvn_eq_r2-r1 bic_r0-r2_i bfi_r2-r0_i_i mvn_r3-r2	bic_r2-r2_i cmp_r0-r1 sub_hi_r1-r1_i tst_r1_i mvn_r3-r2 orr_eq_r3-r1_i
cmp_r0-r1 mov_cc_r2-r0 bic_r2-r2-r1 bic_r1-r2-r1 mov_r0-r1	cmp_r0-r1 mov_cc_r2-r0 bic_r0-r2-r1
bfi_r0-r0_i_i lsr_r1-r0_i sub_r1-r1_i bfi_r2-r1_i_i	asr_r1-r0_i add_r1-r1_i bfi_r2-r1_i_i
eor_r0-r1_i eor_r0-r1-r0 sub_r2-r0_i cmp_r2_i rsb_cs_r1-r2-r0_lsr_i bfi_r3-r1_i_i	mvn_r2_i bfi_r3-r2_i_i
add_r0-r1-r2 add_r2-r1-r2_ror_i cmp_r2-r1 eor_cc_r1-r3-r0_lsl_i mvn_r3-r2 bfi_r1-r1_i_i rsb_r1-r3-r1	add_r0-r1-r2 add_r2-r1-r2_ror_i cmp_r2-r1 eor_cc_r1-r3-r0_lsl_i mvn_r3-r2 rsb_r1-r3-r1
tst_r0-r1 eor_eq_r2-r2-r0 bfi_r1-r0_i_i mov_r3-r2 eor_r3-r1-r3 eor_r3-r3_i and_r3-r3_i	tst_r0-r1 eor_eq_r2-r2-r0 bfi_r1-r0_i_i eor_r3-r1-r2 eor_r3-r3_i and_r3-r3_i
and_r0-r0_i mvn_r1-r0 lsr_r2-r0_i sub_r3-r1-r2_ror_i bfi_r2-r3_i_i add_r2-r2-r2	mov_r2_i
sub_r0-r1_i bfi_r2-r2_i_i orr_r3-r2-r0_lsr_i mov_r2-r3 ror_r3-r2_i	sub_r0-r1_i orr_r3-r2-r0_lsr_i ror_r3-r3_i
cmp_r0-r1 rsb_cs_r2-r2_i lsr_r0-r2_i tst_r1-r2 and_ne_r2-r0-r3 eor_r1-r1-r3_asr_i bic_r3-r2-r1	cmp_r0-r1 rsb_cs_r2-r2_i tst_r1-r2 eor_r1-r1-r3_asr_i and_ne_r2-r3-r2_lsr_i bic_r3-r2-r1
bfi_r0-r1_i_i add_r2-r1-r0 bfi_r2-r2_i_i	bfi_r0-r1_i_i add_r2-r1-r0
cmp_r0-r1 and_eq_r2-r0-r2 mov_r0-r2 mvn_r3-r0 bic_r2-r3-r0	cmp_r0-r1 mvn_r2-r2 unk
mov_r0-r1 sub_r2-r2-r0_asr_i mvn_r1-r2	sub_r2-r2-r1_asr_i mvn_r1-r2
add_r0-r1-r1 and_r0-r0-r1 asr_r2-r0_i bic_r2-r2_i	and_r0-r1-r1_ror_i asr_r2-r0_i bic_r2-r2_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 rsb_r0-r2_i add_r3-r1-r0 add_r2-r3-r2	tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 add_r2-r1_i
tst_r0-r1 add_eq_r2-r3-r0 sub_r2-r2-r0_ror_i mov_r1-r2 bic_r3-r1_i mvn_r1-r3 ror_r0-r1_i	tst_r0-r1 add_cs_r2-r3-r0 sub_r2-r2-r0_ror_i bic_r3-r2_i mvn_r0-r3_ror_i
bic_r0-r1-r2 mvn_r3-r0 bic_r0-r3_i bic_r2-r0_i bic_r0-r2-r3 lsl_r1-r0_i bfi_r2-r1_i_i	unk bic_r2-r3_i
mov_r0-r1 bic_r2-r0-r1 and_r1-r2-r3_asr_i	mov_r1_i
mov_r0-r1 rsb_r1-r0_i	rsb_r1-r1_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r0 asr_r2-r2-r0	tst_r0-r1 asr_r2-r3-r0 asr_ls_r2-r0-r0
bfi_r0-r1_i_i lsl_r1-r0_i mvn_r0-r1	bfi_r0-r1_i_i mvn_r0-r0_lsl_i
sub_r0-r1-r2 tst_r2-r0 eor_ne_r3-r0-r1 rsb_r2-r1-r2_ror_i mvn_r1-r2 rsb_r0-r1_i bic_r3-r3-r0	sub_r0-r1-r2 tst_r2-r0 eor_ne_r3-r0-r1 rsb_r2-r1-r2_ror_i add_r0-r2_i bic_r3-r3-r0
bic_r0-r1_i rsb_r2-r0_i bfi_r3-r2_i_i mov_r0-r3 bic_r0-r3-r0	rsb_r0-r3-r3
cmp_r0-r1 eor_ls_r1-r2_i bic_r2-r0-r2 mov_r0-r1 orr_r2-r2-r0_ror_i and_r2-r0-r2	cmp_r0-r1 eor_ls_r1-r2_i bic_r2-r0-r2 orr_r2-r2-r1_ror_i and_r2-r1-r2
eor_r0-r0-r1_lsr_i mov_r2-r0 add_r3-r0-r2_ror_i rsb_r0-r3_i	eor_r0-r0-r1_lsr_i add_r3-r0-r0_ror_i rsb_r0-r3_i
bic_r0-r1_i bic_r1-r0-r1 rsb_r1-r1-r2 and_r0-r1_i mvn_r3-r0 bfi_r0-r3_i_i bic_r0-r3-r0	and_r0-r2_i mvn_r3-r0 add_r0-r3-r3_asr_i
tst_r0-r1 and_ne_r0-r2-r0 and_ne_r0-r0-r2 lsr_r1-r0_i cmp_r3-r1 mvn_eq_r0-r3 bfi_r1-r0_i_i	tst_r0-r1 and_ne_r0-r0-r2 lsr_r1-r0_i cmp_r3-r1 mvn_eq_r0-r3 bfi_r1-r0_i_i
tst_r0-r1 add_ne_r2-r3_i add_eq_r2-r0-r0 bfi_r3-r2_i_i	tst_r0-r1 bic_ge_r3-r3_i
cmp_r0-r1 add_ge_r1-r1_i and_r2-r0_i tst_r3-r1 and_eq_r2-r2_i bic_r2-r2-r0	bic_r2-r0-r0
mov_r0-r1 bic_r1-r1-r0 ror_r2-r3-r1 asr_r1-r1-r2	rsb_r1-r0-r0
bfi_r0-r0_i_i mvn_r1-r0	mvn_r1-r0
mov_r0-r1 bic_r0-r0-r2 mov_r2-r0 orr_r0-r0-r2 mov_r3-r0 bic_r0-r3_i bfi_r3-r0_i_i	bic_r3-r1-r2 bic_r0-r3_i bfi_r3-r0_i_i
lsr_r0-r1_i lsl_r0-r0_i ror_r2-r0_i bic_r2-r2_i	lsr_r0-r1_i lsl_r0-r0_i ror_r2-r0_i
bfi_r0-r0_i_i bfi_r1-r0_i_i mov_r0-r1	bfi_r1-r0_i_i mov_r0-r1
and_r0-r0_i add_r0-r0-r0 bic_r1-r0_i add_r2-r1-r0_lsl_i and_r1-r2-r1 bfi_r0-r1_i_i	and_r0-r0_i add_r0-r0-r0
lsl_r0-r1-r2 orr_r1-r3-r0 mov_r2-r1 orr_r3-r2_i	lsl_r0-r1-r2 orr_r1-r3-r0 orr_r3-r1_i
orr_r0-r0-r1_asr_i rsb_r2-r1-r2 rsb_r1-r0-r2 mvn_r0-r1 rsb_r3-r0_i asr_r1-r2-r3	orr_r0-r0-r1_asr_i rsb_r2-r1-r2 rsb_r1-r0-r2 sub_r3-r1_i asr_r1-r2-r3
orr_r0-r0-r1_lsl_i bfi_r2-r0_i_i add_r3-r1_i lsr_r0-r3-r2 add_r2-r0-r0 rsb_r0-r2-r3_asr_i bic_r2-r2-r0	bfi_r2-r0_i_i add_r3-r1_i lsr_r0-r3-r2 add_r2-r0-r0 rsb_r0-r2-r3_asr_i bic_r2-r2-r0
cmp_r0_i mov_lt_r1-r0 mov_ge_r1-r0 sub_r1-r2-r1 bic_r2-r1_i bic_r1-r2_i	sub_r0-r2-r0 bic_r1-r0_i
tst_r0-r1 rsb_ne_r2-r0_i rsb_ne_r2-r0-r1 and_r3-r2-r3_asr_i	tst_r0-r1 rsb_ne_r2-r0-r1 and_r3-r2-r3_asr_i
mov_r0-r1 mvn_r2-r1 orr_r1-r2-r0_lsr_i	mvn_r2-r1 orr_r1-r2-r1_lsr_i
tst_r0_i and_ne_r1-r2-r3 sub_r0-r2-r1 bfi_r2-r0_i_i mvn_r1-r2 bfi_r3-r1_i_i	tst_r0_i and_ne_r1-r2-r3 sub_r0-r2-r1 add_r1-r0_i bfi_r3-r1_i_i
tst_r0-r1 orr_ne_r1-r2-r3_asr_i orr_eq_r1-r1_i add_r0-r3-r0 add_r3-r0-r1_lsr_i	tst_r0-r1 add_r0-r3-r0 orr_ne_r1-r2-r3_asr_i add_r3-r0-r1_lsr_i
bfi_r0-r0_i_i bfi_r1-r0_i_i	bfi_r1-r0_i_i
cmp_r0_i orr_lt_r1-r1-r2 orr_ge_r1-r1-r2 tst_r2_i and_eq_r1-r0-r1 rsb_r1-r1-r2_lsl_i sub_r1-r2-r1_ror_i	orr_r1-r1-r2 tst_r2_i and_eq_r1-r0-r1 rsb_r1-r1-r2_lsl_i sub_r1-r2-r1_ror_i
eor_r0-r1_i mov_r1-r0 add_r0-r1_i asr_r2-r0_i	eor_r0-r1_i add_r0-r0_i asr_r2-r0_i
bfi_r0-r0_i_i lsr_r0-r0_i orr_r0-r0_i mov_r1-r0	lsr_r0-r0_i orr_r1-r0_i
tst_r0-r1 rsb_eq_r2-r1-r0_lsl_i rsb_r0-r2-r1_lsl_i bic_r1-r2-r0 sub_r0-r1-r3 rsb_r1-r3-r0	tst_r0-r1 rsb_eq_r2-r1-r0_lsl_i rsb_r0-r2-r1_lsl_i bic_r1-r2-r0 sub_r1-r1-r3_lsl_i
tst_r0-r1 mvn_eq_r2-r3 add_eq_r2-r0-r1 and_r2-r2-r3 add_r2-r3-r2_asr_i	tst_r0-r1 add_eq_r2-r0-r1 and_r2-r2-r3 add_r2-r3-r2_asr_i
asr_r0-r1-r2 mov_r2-r0 add_r2-r2_i bfi_r1-r3_i_i add_r3-r2-r1	asr_r0-r1-r2 add_r2-r0_i bfi_r1-r3_i_i add_r3-r2-r1
tst_r0_i and_ne_r1-r1_i and_eq_r1-r0-r2 bfi_r3-r1_i_i add_r2-r3-r0 sub_r1-r2_i rsb_r0-r2-r1	mvn_r0_i
bic_r0-r1_i asr_r2-r0_i ror_r1-r2_i orr_r2-r0-r1	bic_r0-r1_i asr_r2-r0_i orr_r2-r0-r2_ror_i
mov_r0-r1 rsb_r2-r0-r1_lsl_i	rsb_r2-r1-r1_lsl_i
mov_r0-r1 mvn_r2-r1 cmp_r2-r1 eor_cc_r0-r1-r0_asr_i eor_cs_r0-r2-r3_lsl_i bic_r2-r0_i	mvn_r2-r1 cmp_r2-r1 eor_r0-r2-r2_lsr_i eor_lt_r0-r2-r3_lsl_i bic_r2-r0_i
tst_r0-r1 add_ne_r2-r0_i add_eq_r2-r2-r1 mov_r3-r2 bfi_r0-r3_i_i	tst_r0-r1 add_ne_r2-r0_i add_eq_r2-r2-r1 bfi_r0-r2_i_i
mov_r0-r1 sub_r2-r0-r2_lsl_i rsb_r1-r2_i mov_r0-r1	sub_r2-r1-r2_lsl_i rsb_r0-r2_i
cmp_r0-r1 mvn_lt_r1-r0 mvn_ge_r1-r2 bfi_r0-r1_i_i bic_r3-r0_i bic_r1-r3_i rsb_r2-r1-r3_ror_i bfi_r1-r2_i_i	bic_r1-r0_i rsb_r2-r1-r0_asr_i bfi_r1-r2_i_i
lsl_r0-r1-r2 bic_r1-r2_i rsb_r3-r3-r1 bfi_r1-r0_i_i mov_r0-r1 sub_r2-r0-r3_ror_i	lsl_r0-r1-r2 bic_r1-r2_i rsb_r3-r3-r1 bfi_r1-r0_i_i sub_r2-r1-r3_ror_i
eor_r0-r1_i mov_r1-r0 mvn_r2-r3 rsb_r0-r1_i mov_r3-r0 rsb_r3-r3-r2 mov_r1-r3	eor_r2-r1_i sub_r1-r2_i rsb_r1-r3-r1
sub_r0-r0_i add_r1-r0_i lsr_r2-r1_i bic_r2-r2_i bfi_r1-r2_i_i	sub_r1-r0_i unk
sub_r0-r1-r2_ror_i eor_r2-r2-r0_asr_i cmp_r2-r0 rsb_ls_r2-r0-r2 bfi_r3-r2_i_i bic_r1-r3-r2 bfi_r0-r1_i_i	sub_r0-r1-r2_ror_i eor_r2-r2-r0_asr_i cmp_r2-r0 rsb_ls_r2-r0-r2 bic_r1-r3-r2 bfi_r0-r1_i_i
mov_r0-r1 mov_r2-r0 lsr_r2-r2_i	lsr_r2-r1_i
lsr_r0-r0-r1 sub_r2-r3-r0 bic_r3-r2-r3 bic_r1-r2-r3 bfi_r0-r1_i_i and_r0-r0_i bfi_r2-r0_i_i lsr_r2-r2_i	lsr_r0-r0-r1 sub_r2-r3-r0 bfi_r2-r0_i_i lsr_r2-r2_i bic_r2-r2_i
tst_r0-r1 and_ne_r2-r1_i and_eq_r2-r1-r2_lsr_i bic_r0-r1_i bfi_r1-r2_i_i asr_r1-r1-r0 bic_r0-r1_i sub_r0-r0_i	bic_r0-r1_i asr_r1-r1-r0 bic_r0-r1_i sub_r0-r0_i
cmp_r0-r1 eor_hi_r2-r1-r3 add_r1-r0-r3 tst_r0-r1 orr_eq_r0-r1_i mvn_eq_r0-r2 bic_r1-r0_i	cmp_r0-r1 eor_hi_r2-r1-r3 add_r1-r0-r3 tst_r0-r1 mvn_eq_r0-r2 bic_r1-r0_i
bic_r0-r1_i bic_r2-r0_i bfi_r2-r2_i_i mov_r3-r2	bic_r3-r1_i
add_r0-r1_i mvn_r2-r0 eor_r2-r2_i bic_r0-r2_i bic_r2-r0-r2	rsb_r2-r2-r2
mov_r0-r1 add_r2-r0_i lsr_r2-r2_i	add_r1-r1_i lsr_r2-r1_i
mvn_r0-r1 mov_r1-r0 add_r2-r1_i mov_r1-r2 tst_r2-r1 mvn_eq_r3-r1 sub_r0-r3-r2_lsl_i	mvn_r1-r1_ror_i add_r2-r1_i tst_r2-r2 mvn_ls_r3-r1_lsl_i sub_r0-r3-r2_lsl_i
asr_r0-r1_i bic_r1-r2_i eor_r3-r1-r0	bic_r0-r2_i eor_r3-r0-r1_asr_i
mov_r0-r1 bic_r0-r2-r0 and_r2-r0-r2_asr_i sub_r3-r2-r0	bic_r0-r2-r1 and_r2-r0-r2_asr_i sub_r3-r2-r0
tst_r0-r1 sub_ne_r2-r1-r3_lsr_i sub_eq_r2-r3-r2 tst_r1_i orr_eq_r0-r2-r1_asr_i orr_eq_r0-r2_i bic_r1-r2-r3 rsb_r0-r1-r0_ror_i	tst_r0-r1 sub_ne_r2-r1-r3_lsr_i sub_cs_r2-r3-r2 tst_r1_i orr_cs_r0-r2_i bic_r1-r2-r3 rsb_r0-r1-r0_ror_i
bfi_r0-r0_i_i tst_r1_i mov_ne_r2-r0 rsb_r1-r2-r0_ror_i mov_r0-r1 mov_r1-r0 mvn_r3-r1	bfi_r0-r0_i_i tst_r1_i mov_ne_r2-r0 rsb_r1-r2-r0_ror_i mvn_r3-r1
bfi_r0-r1_i_i rsb_r2-r2_i sub_r1-r2-r0_lsr_i	rsb_r2-r2_i sub_r1-r2-r0_lsr_i
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r3 bic_r0-r2-r0 rsb_r2-r0-r2_lsr_i bfi_r0-r2_i_i	cmp_r0-r1 and_r0-r2-r3 orr_lt_r0-r0-r2 rsb_r2-r0-r2_lsr_i bfi_r0-r2_i_i
cmp_r0-r1 and_lt_r0-r1_i and_ge_r0-r1-r2 and_r2-r0-r1_ror_i orr_r3-r2-r1	orr_r3-r1-r1
add_r0-r1_i and_r0-r2-r0 bfi_r1-r0_i_i lsr_r2-r1_i bic_r2-r2_i bic_r1-r2_i asr_r1-r1-r2	mov_r2-r1_lsr_i bic_r2-r2_i lsr_r1-r2-r2
rsb_r0-r1-r0 bic_r1-r0_i mvn_r2-r1 lsl_r3-r2_i orr_r1-r1-r3	rsb_r0-r1-r0 bic_r1-r0_i mvn_r3-r1 orr_r1-r1-r3_lsl_i
tst_r0-r1 mov_ne_r0-r1 mov_eq_r0-r2 eor_r3-r0_i bic_r0-r3_i lsl_r2-r0_i orr_r2-r2-r3_asr_i	tst_r0-r1 eor_r3-r1_i eor_ge_r3-r2_i bic_r0-r3_i lsl_r2-r0_i orr_r2-r2-r3_asr_i
tst_r0-r1 rsb_eq_r0-r0_i bfi_r0-r0_i_i	tst_r0-r1 rsb_eq_r0-r0_i
sub_r0-r1-r2 tst_r1-r3 eor_ne_r3-r0_i bic_r2-r0-r3 mvn_r3-r2 rsb_r0-r3_i	sub_r0-r1-r2 tst_r1-r3 eor_ne_r3-r0_i bic_r2-r0-r3 add_r0-r2_i
cmp_r0-r1 sub_lt_r0-r2_i lsl_r2-r1_i orr_r3-r1-r2 eor_r2-r0-r3_lsl_i sub_r1-r2_i and_r2-r1-r2_lsl_i	cmp_r0-r1 sub_lt_r0-r2_i lsl_r2-r1_i orr_r3-r1-r2 eor_r2-r0-r3_lsl_i and_r2-r2-r2_lsl_i
bfi_r0-r1_i_i eor_r2-r0-r2 and_r0-r1-r0 and_r0-r0-r2 orr_r3-r1-r0 ror_r0-r3_i	ror_r0-r1_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r0 lsr_r3-r2-r2 mov_r1-r3	tst_r0-r1 lsr_ge_r1-r0-r0 lsr_ne_r1-r1-r1
tst_r0-r1 eor_eq_r2-r0-r2_lsr_i orr_r2-r2_i bic_r0-r2_i	tst_r0-r1 eor_eq_r2-r0-r2_lsr_i bic_r0-r2_i
asr_r0-r1-r2 sub_r3-r0_i mov_r1-r3 add_r0-r1-r1_asr_i	asr_r0-r1-r2 sub_r3-r0_i add_r0-r3-r3_asr_i
cmp_r0-r1 rsb_ne_r1-r2_i bic_r0-r0-r1 orr_r2-r2-r0 lsl_r2-r2_i add_r1-r0-r2 bfi_r0-r1_i_i	cmp_r0-r1 rsb_ne_r1-r2_i bic_r0-r0-r1 lsl_r2-r2_i add_r1-r0-r2 bfi_r0-r1_i_i
tst_r0-r1 eor_ne_r2-r1-r2 bic_r3-r0-r2	eor_r2-r1-r2 bic_r3-r0-r2
bfi_r0-r0_i_i bic_r1-r0_i bic_r0-r1-r0 sub_r1-r0-r2 rsb_r2-r3-r1 sub_r1-r2-r1	rsb_r1-r3_i
bfi_r0-r0_i_i mov_r1-r0	mov_r1-r0
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 bfi_r3-r2_i_i	bfi_r3-r1_i_i
bfi_r0-r0_i_i mvn_r1-r0 asr_r2-r1-r0 bfi_r1-r2_i_i	mvn_r1-r0 asr_r2-r1-r0 bfi_r1-r2_i_i
sub_r0-r1_i and_r0-r0_i mov_r2-r3 ror_r1-r2-r0 and_r2-r3-r1_ror_i	sub_r0-r1_i and_r0-r0_i ror_r1-r3-r0 and_r2-r3-r1_ror_i
bfi_r0-r1_i_i bic_r2-r0_i	bic_r2-r0_i
bfi_r0-r0_i_i bic_r0-r0_i	bic_r0-r0_i
bic_r0-r1_i bfi_r0-r0_i_i bfi_r2-r0_i_i bic_r1-r2_i bic_r1-r1-r2 lsl_r3-r1-r1 asr_r0-r3_i mov_r1-r0	bic_r1-r1-r1
and_r0-r0_i lsr_r0-r0_i mov_r1-r0	eor_r1-r0-r0
cmp_r0_i add_ne_r1-r2-r2_lsl_i add_eq_r1-r0_i ror_r1-r1-r2 bic_r3-r1_i eor_r3-r3-r2_lsr_i bfi_r3-r3_i_i	add_r1-r2-r2_lsl_i cmp_r0_i add_eq_r1-r0_i ror_r1-r1-r2 bic_r3-r1_i eor_r3-r3-r2_lsr_i
sub_r0-r1-r2_lsl_i mov_r2-r0	sub_r2-r1-r2_lsl_i
tst_r0-r1 orr_eq_r1-r0-r1 rsb_r2-r1_i add_r3-r2-r2 bic_r1-r2_i orr_r1-r3-r1_asr_i	tst_r0-r1 orr_ls_r1-r0-r1 rsb_r2-r1_i add_r3-r2-r2 orr_r1-r3-r2_asr_i
bfi_r0-r0_i_i lsr_r0-r0-r1 mov_r2-r1 orr_r2-r0-r2_asr_i rsb_r1-r0-r2 rsb_r1-r1_i add_r3-r1-r1_lsl_i	lsr_r0-r0-r1 orr_r2-r0-r1_asr_i rsb_r1-r0-r2 rsb_r1-r1_i add_r3-r1-r1_lsl_i
rsb_r0-r1-r2_lsr_i lsl_r1-r1-r3 bic_r0-r1-r0 mvn_r2-r0 bfi_r2-r2_i_i	rsb_r0-r1-r2_lsr_i lsl_r1-r1-r3 unk bfi_r2-r2_i_i
add_r0-r1-r0 bfi_r2-r1_i_i rsb_r2-r0-r2_asr_i mvn_r0-r2 bfi_r3-r0_i_i	unk rsb_r2-r0-r2_asr_i mvn_r0-r2 bfi_r3-r0_i_i
sub_r0-r1-r2 orr_r2-r0-r3 mov_r0-r2 add_r2-r0-r1 bfi_r3-r2_i_i	sub_r0-r1-r2 orr_r2-r0-r3 unk bfi_r3-r2_i_i
cmp_r0-r1 mov_lt_r1-r2 rsb_r2-r2-r1_lsl_i bfi_r1-r2_i_i mvn_r2-r1 ror_r0-r2-r2 bfi_r3-r0_i_i lsr_r0-r3_i	lsr_r0-r3_i
bic_r0-r1-r2 bic_r1-r0_i and_r0-r1_i ror_r2-r0_i	bic_r0-r1-r2 and_r0-r0_i ror_r2-r0_i
tst_r0-r1 orr_ne_r0-r2-r3 orr_eq_r0-r3-r2 bic_r3-r0-r2 asr_r3-r3_i	bic_r3-r3-r2 asr_r3-r3_i
mov_r0-r1 asr_r1-r1_i rsb_r2-r0-r1	rsb_r2-r1-r1_asr_i
rsb_r0-r1-r2 rsb_r1-r2-r0	rsb_r1-r1_i
sub_r0-r0-r1 sub_r0-r2-r0_lsl_i mov_r3-r0	sub_r0-r0-r1 sub_r3-r2-r0_lsl_i
tst_r0-r1 add_ne_r2-r3-r1 add_eq_r2-r2_i rsb_r1-r0-r2 mov_r2-r1 asr_r3-r2_i eor_r0-r3-r2_lsr_i lsl_r0-r0_i rsb_r2-r0_i	tst_r0-r1 add_ne_r2-r3-r1 add_cs_r2-r2_i rsb_r1-r0-r2 asr_r3-r1_i eor_r0-r3-r1_ror_i lsl_r0-r0_i rsb_r2-r0_i
cmp_r0-r1 mvn_ls_r0-r1 bic_r0-r0_i bfi_r1-r0_i_i add_r1-r1-r1 bfi_r2-r1_i_i bfi_r3-r2_i_i	unk bfi_r3-r2_i_i
add_r0-r1_i tst_r2-r3 mov_ne_r3-r0 mov_eq_r3-r1 bic_r2-r3_i bic_r1-r2_i	tst_r3-r2 add_r2-r1_i bic_ne_r1-r2_i bic_cs_r1-r1_i
tst_r0-r1 rsb_ne_r2-r2-r1_asr_i rsb_eq_r2-r0-r2 tst_r2-r0 orr_eq_r3-r0-r2 lsl_r1-r3_i mvn_r3-r1	tst_r0-r1 rsb_ne_r2-r2-r1_asr_i rsb_eq_r2-r0-r2 tst_r2-r0 orr_eq_r3-r0-r2 mvn_r3-r3_lsl_i
rsb_r0-r1-r0 lsl_r2-r0_i lsl_r1-r3-r2 lsr_r0-r1-r0	rsb_r0-r1-r0 lsr_r0-r3-r0
add_r0-r1-r1 lsl_r2-r0_i orr_r2-r2_i add_r1-r2-r0_lsl_i lsr_r2-r1_i	add_r0-r1-r1 lsl_r2-r0_i add_r1-r2-r0_lsl_i lsr_r2-r1_i
cmp_r0-r1 rsb_hi_r2-r0_i mov_r0-r2 orr_r1-r2-r0_lsl_i	cmp_r0-r1 rsb_hi_r2-r0_i orr_r1-r2-r2_lsl_i
tst_r0-r1 mvn_eq_r1-r2 add_eq_r1-r2-r2 mvn_r3-r1 and_r2-r3-r0_asr_i	tst_r0-r1 add_ls_r1-r2-r2 mvn_r3-r1 and_r2-r3-r0_asr_i
orr_r0-r1-r2_lsl_i orr_r0-r0_i bic_r0-r0_i	orr_r0-r1-r2_lsl_i bic_r0-r0_i
ror_r0-r1-r0 bfi_r0-r0_i_i	ror_r0-r1-r0
bfi_r0-r1_i_i tst_r2-r3 sub_eq_r0-r0-r3 bfi_r3-r3_i_i orr_r1-r0-r3_asr_i and_r2-r1_i bfi_r0-r2_i_i	bfi_r0-r1_i_i tst_r2-r3 sub_ge_r0-r0-r3 orr_r1-r0-r3_asr_i and_r2-r1_i bfi_r0-r2_i_i
add_r0-r0_i rsb_r0-r0_i orr_r1-r2_i rsb_r3-r3-r1_ror_i and_r1-r0-r3	rsb_r0-r0_i orr_r1-r2_i rsb_r3-r3-r1_ror_i and_r1-r0-r3
bfi_r0-r0_i_i tst_r1_i mvn_ne_r2-r0 mvn_eq_r2-r1 and_r2-r3-r2 add_r2-r2-r3_lsl_i	tst_r1_i mvn_ne_r2-r0 mvn_eq_r2-r1 and_r2-r3-r2 add_r2-r2-r3_lsl_i
mov_r0-r1 rsb_r2-r0-r1_asr_i mvn_r0-r2 asr_r1-r2-r0 mvn_r2-r1	rsb_r2-r1-r1_asr_i mvn_r0-r2 asr_r2-r0-r0
mvn_r0-r1 bic_r2-r2_i and_r1-r2-r3 bfi_r3-r2_i_i cmp_r0_i eor_eq_r0-r3-r1 orr_r3-r0-r1	mvn_r0-r1 bic_r2-r2_i and_r1-r2-r3 bfi_r3-r2_i_i cmp_r0_i orr_ne_r3-r0-r1
eor_r0-r0-r1_lsl_i asr_r0-r2-r0	asr_r0-r2-r0
and_r0-r1-r0 bfi_r1-r0_i_i mov_r2-r1 add_r3-r2_i cmp_r2-r0 sub_lt_r1-r3-r1_lsl_i mvn_r0-r1	and_r0-r1-r0 bfi_r1-r0_i_i add_r3-r1_i cmp_r1-r0 sub_lt_r1-r3-r1_lsl_i mvn_r0-r1
mov_r0-r1 orr_r2-r0_i	orr_r2-r1_i
bic_r0-r1-r0 sub_r2-r1-r0_asr_i rsb_r1-r2_i lsr_r1-r1_i bic_r2-r1_i mov_r0-r2	bic_r0-r1-r0 sub_r2-r1-r0_asr_i rsb_r1-r2_i lsr_r1-r1_i bic_r0-r1_i
rsb_r0-r1_i mov_r2-r1 and_r3-r0-r2_asr_i bic_r0-r3-r2 rsb_r3-r0-r3_lsr_i	rsb_r0-r1_i and_r3-r0-r1_asr_i bic_r0-r3-r1 rsb_r3-r0-r3_lsr_i
asr_r0-r1_i eor_r2-r0-r2	eor_r2-r2-r1_asr_i
bic_r0-r1_i eor_r2-r0_i bfi_r1-r2_i_i	bic_r1-r1_i
bfi_r0-r0_i_i lsl_r1-r2_i asr_r3-r1-r1 sub_r1-r3-r0 bic_r3-r1_i bfi_r2-r3_i_i	rsb_r1-r0_i bic_r3-r1_i bfi_r2-r3_i_i
lsr_r0-r1-r2 ror_r0-r2-r0 asr_r3-r2-r2 mvn_r1-r0 lsl_r3-r3-r2 eor_r1-r1-r3_ror_i ror_r2-r1_i and_r1-r3-r2	lsr_r0-r1-r2 ror_r0-r2-r0 asr_r3-r2-r2 mvn_r1-r0 lsl_r3-r3-r2 eor_r1-r1-r3_ror_i and_r1-r3-r1_ror_i
cmp_r0-r1 sub_lt_r2-r3_i sub_ge_r2-r2-r3 sub_r2-r2_i mov_r1-r2	cmp_r0-r1 sub_lt_r2-r3_i sub_r1-r2_i rsb_ge_r1-r3-r1
mov_r0-r1 ror_r0-r0-r2 bfi_r2-r0_i_i	ror_r1-r1-r2 bfi_r2-r1_i_i
cmp_r0-r1 mvn_ls_r1-r0 mvn_hi_r1-r2 bic_r3-r1_i sub_r3-r3_i bic_r0-r3_i bfi_r2-r0_i_i	unk
cmp_r0_i mvn_eq_r0-r1 bic_r0-r0_i mov_r2-r0 bfi_r0-r2_i_i mvn_r2-r0	cmp_r0_i mvn_eq_r0-r1 bic_r0-r0_i mvn_r2-r0_ror_i
tst_r0-r1 rsb_ne_r2-r0-r2 mvn_ne_r2-r3 bic_r3-r2_i add_r3-r2-r3_asr_i bfi_r1-r3_i_i	tst_r0-r1 mvn_ne_r2-r3 add_r3-r2-r2_ror_i bfi_r1-r3_i_i
tst_r0_i mov_eq_r1-r2 bfi_r2-r1_i_i mvn_r3-r2 rsb_r2-r3-r0_lsr_i bfi_r0-r2_i_i	tst_r0_i mov_cs_r1-r2 mvn_r3-r1 rsb_r2-r3-r0_asr_i bfi_r0-r2_i_i
rsb_r0-r1-r2_lsl_i bfi_r0-r0_i_i tst_r1_i add_ne_r1-r0-r2_ror_i orr_r1-r2-r1_ror_i	rsb_r0-r1-r2_lsl_i tst_r1_i add_ne_r1-r0-r2_ror_i orr_r1-r2-r1_ror_i
cmp_r0-r1 mvn_ls_r0-r2 ror_r2-r0-r3 add_r3-r2_i rsb_r2-r2-r3	mov_r2_i
mov_r0-r1 bic_r0-r0_i	bic_r0-r1_i
bfi_r0-r1_i_i sub_r2-r0-r1 bic_r3-r2-r1 bic_r1-r2-r3 add_r2-r1-r1 mov_r1-r2	unk rsb_r2-r1-r0 and_r1-r2-r1 add_r1-r1-r1
asr_r0-r1_i bfi_r2-r0_i_i bfi_r1-r2_i_i mov_r3-r1 mvn_r0-r3	bfi_r1-r2_i_i mvn_r0-r1
bfi_r0-r0_i_i sub_r1-r0_i asr_r2-r1_i bic_r0-r2_i lsr_r0-r0-r2	bfi_r0-r0_i_i sub_r1-r0_i asr_r2-r1_i lsr_r0-r2-r2
bfi_r0-r1_i_i mvn_r2-r3 rsb_r0-r2-r0 mov_r2-r0	bfi_r0-r1_i_i mvn_r2-r3 rsb_r2-r2-r0
mov_r0-r1 add_r2-r0-r1 sub_r3-r2_i lsl_r1-r3_i bic_r0-r1_i eor_r2-r0_i bfi_r3-r2_i_i	add_r2-r1-r1 sub_r3-r2_i unk
sub_r0-r1_i mov_r2-r0 add_r2-r2-r0	sub_r0-r1_i add_r2-r0-r0
cmp_r0-r1 mov_lt_r1-r2 mov_lt_r1-r0 rsb_r0-r1-r0 rsb_r0-r2-r0	cmp_r0-r1 mov_lt_r1-r0 rsb_r0-r1-r0 rsb_r0-r2-r0
rsb_r0-r0_i add_r1-r0-r2_asr_i orr_r2-r1-r0 rsb_r2-r2-r1 lsl_r1-r2_i bfi_r0-r1_i_i sub_r2-r0-r2_asr_i	rsb_r0-r0_i add_r1-r0-r2_asr_i orr_r2-r1-r0 rsb_r2-r2-r1 unk sub_r2-r0-r2_asr_i
tst_r0-r1 eor_eq_r2-r3-r1 bic_r1-r1-r2 mov_r0-r1 and_r1-r1-r0	tst_r0-r1 eor_eq_r2-r3-r1 bic_r1-r1-r2
cmp_r0-r1 mvn_ls_r0-r2 sub_r1-r0_i mov_r2-r1 rsb_r1-r2_i mvn_r3-r1	cmp_r0-r1 mvn_ls_r0-r2 sub_r1-r0_i rsb_r1-r1_i mvn_r3-r1
bic_r0-r0_i and_r1-r0-r2_lsr_i bic_r3-r1-r0 bfi_r1-r3_i_i	bic_r0-r0_i and_r1-r0-r2_lsr_i
and_r0-r1_i asr_r2-r0_i	sub_r2-r2-r2
orr_r0-r0_i mov_r1-r0 ror_r0-r1_i bfi_r2-r0_i_i bfi_r2-r2_i_i bfi_r0-r0_i_i eor_r0-r2-r0_lsl_i lsr_r3-r2-r0	lsr_r0-r0_i bfi_r2-r0_i_i bfi_r2-r0_i_i lsr_r3-r2-r2
rsb_r0-r1_i bic_r2-r0_i mvn_r0-r2	bic_r2-r1_i sub_r0-r2_i
add_r0-r1-r2 lsr_r3-r0-r0 mov_r0-r3	add_r3-r1-r2 lsr_r0-r3-r3
rsb_r0-r1-r2_ror_i mvn_r2-r1 sub_r0-r2-r0	mvn_r0-r2_ror_i
bfi_r0-r1_i_i bic_r2-r0_i and_r3-r1-r2 mvn_r1-r3 bic_r2-r1-r3 rsb_r3-r2_i	bic_r2-r1_i mvn_r1-r2 unk rsb_r3-r2_i
sub_r0-r1-r2_asr_i add_r0-r0-r3 mov_r2-r0 eor_r0-r1-r2_ror_i	sub_r0-r1-r2_asr_i add_r0-r0-r3 eor_r0-r1-r0_ror_i
bic_r0-r1-r0 mvn_r2-r1 lsr_r3-r0-r2 lsl_r2-r3_i bic_r3-r3-r2 eor_r0-r3-r2	bic_r0-r1-r0 mvn_r2-r1 lsr_r3-r0-r2 orr_r0-r3-r3_lsl_i
cmp_r0-r1 mvn_lt_r0-r2 mov_r2-r0 eor_r3-r2-r0_lsr_i	cmp_r0-r1 mvn_lt_r0-r2 eor_r3-r0-r0_lsr_i
bfi_r0-r0_i_i lsr_r1-r0_i add_r2-r1-r1_ror_i	lsr_r1-r0_i add_r2-r1-r1_ror_i
mov_r0-r1 lsr_r0-r0-r2 bfi_r1-r0_i_i	lsr_r0-r1-r2 bfi_r1-r0_i_i
bic_r0-r1_i sub_r2-r2_i bfi_r3-r0_i_i bic_r0-r3_i and_r1-r0-r2_lsr_i add_r2-r1_i and_r3-r2-r0	sub_r2-r2_i and_r1-r3-r2_lsr_i bic_r3-r1_i
tst_r0-r1 and_ne_r0-r1-r2_asr_i bic_r3-r0_i mov_r1-r3 bic_r3-r3-r1	mov_r3_i
orr_r0-r1-r0 bfi_r1-r0_i_i lsr_r0-r1_i	lsr_r0-r1_i
tst_r0_i rsb_ne_r1-r1-r2 orr_r1-r1-r2_lsr_i and_r3-r1_i bic_r2-r3-r1	bic_r2-r3-r3
rsb_r0-r1-r0 rsb_r2-r1-r0	sub_r2-r0-r1_lsl_i
lsr_r0-r1_i lsr_r2-r0_i bic_r3-r2-r3 cmp_r1-r3 mvn_cc_r1-r3 asr_r1-r1_i	asr_r1-r1_i
tst_r0-r1 mvn_eq_r0-r2 orr_r2-r0_i and_r2-r2_i	mov_r2_i
and_r0-r1-r2 mov_r3-r0 bfi_r2-r3_i_i	and_r0-r1-r2 bfi_r2-r0_i_i
sub_r0-r0-r1 mov_r2-r0	sub_r2-r0-r1
rsb_r0-r0_i eor_r1-r0-r2_lsl_i add_r1-r1_i bfi_r1-r1_i_i bic_r2-r1_i	rsb_r0-r0_i eor_r1-r0-r2_lsl_i add_r1-r1_i bic_r2-r1_i
bfi_r0-r0_i_i rsb_r1-r2-r3 add_r1-r1-r0 bic_r1-r1-r0 rsb_r2-r1-r0 eor_r1-r1-r2	rsb_r1-r2-r3 add_r1-r1-r0 bic_r1-r1-r0 rsb_r2-r1-r0 eor_r1-r1-r2
lsr_r0-r1-r2 eor_r0-r3-r0 bfi_r0-r0_i_i add_r2-r0-r0_ror_i orr_r1-r2-r0_lsr_i add_r3-r1-r2	lsr_r0-r1-r2 eor_r0-r3-r0 add_r2-r0-r0_ror_i orr_r1-r2-r0_lsr_i add_r3-r1-r2
add_r0-r1-r2_asr_i bfi_r3-r0_i_i mvn_r0-r3 and_r2-r3_i orr_r2-r2-r0 bic_r3-r3-r2	add_r0-r1-r2_asr_i bfi_r3-r0_i_i bic_r3-r3_i
cmp_r0_i and_ne_r1-r0-r2 and_eq_r1-r2-r1_ror_i add_r3-r0_i and_r1-r1-r2_lsl_i and_r3-r3-r1_lsl_i	add_r3-r0_i and_r1-r0-r2 and_r1-r1-r2_lsl_i and_r3-r3-r1_lsl_i
bic_r0-r0_i mov_r1-r0	bic_r1-r0_i
add_r0-r1-r2_asr_i orr_r3-r0-r2 bfi_r0-r3_i_i rsb_r1-r0_i ror_r2-r1-r2 orr_r1-r1_i add_r2-r2-r1_asr_i	add_r0-r1-r2_asr_i orr_r3-r0-r2 bfi_r0-r3_i_i rsb_r1-r0_i ror_r2-r1-r2 add_r2-r2-r1_asr_i
and_r0-r1_i bfi_r2-r0_i_i rsb_r1-r2_i lsl_r0-r1_i	bfi_r2-r1_i_i rsb_r1-r2_i lsl_r0-r1_i
lsl_r0-r1-r0 add_r1-r1-r0 add_r2-r1-r0 sub_r1-r2-r3_ror_i rsb_r1-r1_i ror_r0-r1_i bic_r0-r0_i	lsl_r0-r1-r0 add_r2-r1-r0_lsl_i sub_r1-r2-r3_ror_i rsb_r1-r1_i ror_r0-r1_i bic_r0-r0_i
ror_r0-r1_i bic_r2-r1_i bic_r0-r2-r0	bic_r0-r1-r1_ror_i bic_r0-r0_i
asr_r0-r1_i tst_r0-r2 and_ne_r3-r2-r0_lsr_i mov_eq_r3-r2 eor_r0-r3-r2	asr_r0-r1_i tst_r0-r2 sub_eq_r0-r3-r3 bic_ne_r0-r2-r0_lsr_i
mov_r0-r1 orr_r2-r0-r3	orr_r2-r1-r3
bic_r0-r1_i bfi_r0-r0_i_i	bic_r0-r1_i
tst_r0-r1 rsb_eq_r2-r2-r1_lsl_i tst_r0-r1 mov_ne_r3-r0 mov_eq_r3-r2 bfi_r1-r3_i_i	unk tst_r0-r1 sub_ge_r0-r1-r2 bfi_r1-r0_i_i
tst_r0-r1 sub_ne_r2-r3-r1 add_r0-r2-r2_lsl_i mov_r2-r0	tst_r1-r0 sub_ne_r2-r3-r1 add_r2-r2-r2_lsl_i
bfi_r0-r1_i_i rsb_r2-r0-r1 mvn_r1-r2 mov_r0-r1	bfi_r0-r1_i_i rsb_r2-r0-r1 mvn_r0-r2
orr_r0-r1-r2_ror_i bic_r1-r1_i sub_r1-r2-r1 bic_r1-r1_i mov_r2-r1 lsl_r1-r2_i mov_r3-r0 add_r2-r3-r1	orr_r0-r1-r2_ror_i bic_r1-r1_i sub_r1-r2-r1 bic_r1-r1_i add_r2-r0-r1_lsl_i
bfi_r0-r1_i_i bic_r2-r0-r3 mov_r3-r2 lsl_r3-r3_i	bfi_r0-r1_i_i bic_r2-r0-r3 lsl_r3-r2_i
rsb_r0-r1-r0 rsb_r1-r2-r0_asr_i orr_r0-r1_i bfi_r3-r0_i_i mov_r2-r3	rsb_r0-r1-r0 add_r0-r2-r0_asr_i bfi_r3-r0_i_i mov_r2-r3
cmp_r0-r1 sub_ls_r2-r3-r2_lsr_i bfi_r0-r2_i_i bfi_r3-r0_i_i sub_r2-r3_i	bfi_r3-r0_i_i sub_r2-r3_i
cmp_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 sub_r3-r1-r2 add_r3-r3_i	cmp_r0-r1 lsr_eq_r1-r3_i rsb_r3-r3-r1 add_r3-r3_i
tst_r0_i add_ne_r1-r0-r2 add_eq_r1-r1-r2 lsl_r3-r1_i bfi_r2-r3_i_i	unk
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 rsb_r1-r0-r2_lsr_i orr_r2-r3-r1 rsb_r3-r2-r0 bfi_r0-r3_i_i mov_r2-r0	mvn_r0-r2 rsb_r1-r0-r2_lsr_i orr_r2-r3-r1 rsb_r3-r2-r0 bfi_r0-r3_i_i mov_r2-r0
tst_r0-r1 rsb_ne_r0-r2-r0 rsb_eq_r0-r0_i mov_r2-r0 add_r0-r2-r2_ror_i bfi_r1-r2_i_i rsb_r1-r0-r1_asr_i	tst_r0-r1 rsb_ne_r0-r2-r0 rsb_cs_r0-r0_i add_r0-r0-r0_ror_i rsb_r1-r0-r1_asr_i
lsl_r0-r0-r1 mvn_r2-r0 bic_r3-r0-r2 sub_r2-r3_i	lsl_r0-r0-r1 sub_r2-r0_i
bic_r0-r1_i and_r2-r1-r0_lsr_i bic_r1-r2-r3	and_r2-r1-r1_lsr_i bic_r1-r2-r3
cmp_r0-r1 rsb_ne_r0-r2-r0 tst_r3_i and_ne_r3-r0_i sub_r2-r3_i rsb_r0-r2_i	cmp_r0-r1 rsb_ne_r0-r2-r0 tst_r3_i and_ne_r3-r0_i rsb_r0-r3_i
ror_r0-r1-r1 eor_r1-r0-r2 bic_r0-r1-r2 ror_r3-r0_i	ror_r0-r1-r1 bic_r0-r0-r2 ror_r3-r0_i
bfi_r0-r0_i_i bic_r1-r2_i bic_r3-r0_i bic_r3-r3-r0 bic_r0-r3-r1	bic_r0-r3-r3
mov_r0-r1 mov_r1-r0 sub_r1-r1_i	sub_r1-r1_i
tst_r0_i sub_eq_r1-r1-r0 cmp_r2_i and_eq_r3-r1-r0 bic_r3-r3_i and_r0-r3_i	cmp_r2_i and_eq_r3-r1-r0 bic_r3-r3_i and_r0-r3_i
cmp_r0-r1 mov_cc_r1-r2 mov_cs_r1-r3 bfi_r0-r1_i_i bfi_r1-r1_i_i sub_r3-r1-r0_asr_i	cmp_r0-r1 sub_cs_r2-r3_i bfi_r2-r2_i_i sub_r3-r2-r0_asr_i
bfi_r0-r0_i_i rsb_r1-r2_i rsb_r1-r1-r0 mov_r2-r1 lsr_r3-r2_i bic_r3-r3-r2 eor_r1-r1-r3 bic_r1-r1_i	bfi_r0-r0_i_i rsb_r1-r2_i rsb_r1-r1-r0 orr_r1-r1-r1_lsr_i bic_r1-r1_i
ror_r0-r1_i add_r2-r0-r0 mov_r3-r2	ror_r3-r1_i
tst_r0_i orr_ne_r1-r0_i orr_eq_r1-r1_i mov_r2-r3 orr_r3-r1-r2 add_r0-r3_i sub_r3-r0_i	tst_r0_i orr_ne_r1-r0_i orr_eq_r1-r1_i orr_r3-r1-r3 sub_r3-r3_i
tst_r0_i add_ne_r1-r2-r2 add_eq_r1-r0-r2 rsb_r1-r0-r1	tst_r0_i rsb_ne_r1-r0-r2_lsl_i mov_eq_r1-r2
bic_r0-r1_i sub_r2-r3-r0 asr_r1-r0_i rsb_r3-r1-r2	bic_r0-r1_i sub_r2-r3-r0 sub_r3-r2-r0_asr_i
and_r0-r1_i mvn_r2-r0 ror_r1-r2-r2 bic_r1-r0-r1 orr_r3-r1_i asr_r2-r3_i bfi_r3-r2_i_i bfi_r1-r3_i_i	and_r0-r1_i orr_r1-r0_i
tst_r0-r1 orr_ne_r0-r2-r0 orr_eq_r0-r3-r1 bfi_r3-r3_i_i sub_r1-r0-r3 lsl_r1-r1_i bfi_r0-r1_i_i	tst_r0-r1 orr_ne_r0-r2-r0 orr_ls_r0-r3-r1 unk
cmp_r0-r1 add_ge_r0-r2_i bic_r1-r2-r0 and_r2-r2-r1 bic_r0-r1_i add_r3-r0-r2	cmp_r0-r1 add_ge_r0-r2_i bic_r1-r2-r0 bic_r0-r1_i add_r3-r0-r1
lsr_r0-r0-r1 bic_r0-r0-r2 lsl_r2-r0_i add_r3-r2_i add_r1-r3_i	lsr_r0-r0-r1 bic_r0-r0-r2 lsl_r2-r0_i orr_r1-r2_i
bic_r0-r1-r2 orr_r2-r0-r2_lsl_i add_r0-r2_i mov_r3-r0 add_r2-r2-r3_ror_i	bic_r0-r1-r2 orr_r2-r0-r2_lsl_i add_r0-r2_i add_r2-r2-r0_ror_i
cmp_r0-r1 orr_ne_r0-r1-r0 and_r2-r3-r0_lsr_i	orr_r0-r1-r0 and_r2-r3-r0_lsr_i
mov_r0-r1 bfi_r2-r0_i_i rsb_r2-r2-r1_asr_i	bfi_r2-r1_i_i rsb_r2-r2-r1_asr_i
tst_r0-r1 rsb_ne_r1-r2_i rsb_eq_r1-r1-r2_ror_i eor_r0-r1-r3_lsl_i asr_r3-r0_i sub_r3-r3_i bfi_r1-r3_i_i	tst_r0-r1 rsb_ne_r1-r2_i rsb_eq_r1-r1-r2_ror_i eor_r0-r1-r3_lsl_i asr_r3-r0_i bfi_r1-r3_i_i
mov_r0-r1 and_r2-r0-r2 rsb_r1-r2-r3_lsr_i eor_r3-r1_i and_r0-r3-r2	and_r2-r1-r2 rsb_r1-r2-r3_lsr_i eor_r3-r1_i and_r0-r3-r2
cmp_r0_i orr_ne_r1-r0_i orr_eq_r1-r0_i bic_r2-r1_i sub_r2-r2-r3 and_r2-r3-r2	orr_r1-r0_i sub_r2-r3-r1 bic_r2-r3-r2
cmp_r0-r1 orr_lt_r1-r0-r1 bic_r0-r1_i lsr_r0-r0_i	cmp_r0-r1 orr_lt_r1-r0-r1 lsr_r0-r1_i
lsl_r0-r0_i mvn_r1-r0 bic_r1-r1_i bfi_r2-r1_i_i	unk
cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r1 bic_r2-r2_i rsb_r1-r0-r2_ror_i eor_r2-r3-r2 bic_r0-r1-r2	bic_r2-r1_i cmp_r0-r1 bic_lt_r2-r3_i rsb_r1-r0-r2_ror_i eor_r2-r3-r2 bic_r0-r1-r2
bfi_r0-r0_i_i lsl_r1-r0_i mov_r2-r1 asr_r0-r2_i eor_r3-r0-r1 bic_r2-r3-r1	mvn_r2-r0_lsl_i bic_r2-r2-r2_asr_i
tst_r0-r1 mov_eq_r2-r1 asr_r3-r2_i orr_r0-r2-r3	tst_r0-r1 mov_eq_r2-r1 orr_r0-r2-r2_asr_i
add_r0-r1-r2 sub_r2-r0_i bfi_r1-r2_i_i	rsb_r0-r1-r2 bfi_r1-r0_i_i
rsb_r0-r0-r1 mvn_r2-r3 and_r1-r2-r3 rsb_r3-r1-r2_lsl_i cmp_r3-r0 rsb_eq_r2-r1-r2 asr_r2-r2_i	mvn_r2-r3_asr_i
bic_r0-r1-r2 bic_r1-r0_i rsb_r3-r1-r0 lsr_r0-r3_i lsl_r3-r0_i	sub_r3-r1-r1
bic_r0-r1-r2 bic_r2-r0-r1	rsb_r2-r1-r1
orr_r0-r1_i eor_r2-r0_i	bic_r2-r1_i
tst_r0-r1 mvn_eq_r1-r2 mov_ne_r1-r2 sub_r1-r1-r3	tst_r0-r1 mvn_ge_r2-r2 sub_r1-r2-r3
lsr_r0-r1-r1 asr_r2-r0_i bic_r0-r0-r2	lsr_r0-r1-r1 bic_r0-r0-r0_asr_i
tst_r0-r1 mvn_ne_r0-r2 lsl_r3-r0_i sub_r1-r1-r3 sub_r0-r0-r1	tst_r0-r1 mvn_ne_r0-r2 sub_r1-r1-r0_lsl_i sub_r0-r0-r1
cmp_r0-r1 add_cc_r2-r3-r3 add_cs_r2-r0-r0 lsl_r1-r2-r2 and_r2-r1_i	and_r2-r1_i
orr_r0-r1_i add_r1-r0_i add_r1-r1-r1 mov_r2-r1	orr_r0-r1_i add_r1-r0_i add_r2-r1-r1
tst_r0-r1 sub_ne_r2-r0-r3_lsl_i sub_eq_r2-r1_i mvn_r1-r2 orr_r2-r2-r1_ror_i	tst_r0-r1 sub_ne_r2-r0-r3_lsl_i sub_eq_r2-r1_i unk
sub_r0-r1_i sub_r1-r0_i add_r0-r0-r1	sub_r0-r1_i add_r0-r0-r1
tst_r0-r1 add_ne_r2-r1_i bic_r0-r2_i bfi_r3-r0_i_i add_r2-r3-r3 sub_r3-r3-r2	unk sub_r3-r3-r3_lsl_i
tst_r0_i mov_eq_r0-r1 add_r1-r2-r0_lsl_i ror_r1-r1-r1 mov_r0-r3 lsl_r3-r0-r1 asr_r3-r3-r3	tst_r0_i mov_eq_r0-r1 add_r1-r2-r0_lsl_i ror_r1-r1-r1 lsl_r3-r3-r1 asr_r3-r3-r3
rsb_r0-r1-r0_lsl_i bfi_r2-r0_i_i	bfi_r2-r1_i_i
lsl_r0-r0-r1 ror_r2-r1_i mov_r3-r2 bic_r1-r0-r3	lsl_r3-r0-r1 bic_r1-r3-r1_ror_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 bfi_r1-r2_i_i	mvn_r2-r1 bfi_r1-r2_i_i
bic_r0-r0-r1 mvn_r1-r0	unk
tst_r0_i orr_ne_r1-r0-r1_ror_i rsb_r0-r2-r1_ror_i mov_r2-r0 eor_r1-r1-r2 bfi_r0-r1_i_i	tst_r0_i orr_ne_r1-r0-r1_ror_i rsb_r0-r2-r1_ror_i eor_r1-r1-r0 bfi_r0-r1_i_i
lsr_r0-r1_i rsb_r2-r1-r0 mvn_r1-r2	rsb_r2-r1-r1_lsr_i mvn_r1-r2
cmp_r0-r1 sub_ls_r2-r2-r3_asr_i sub_hi_r2-r0_i bic_r2-r2-r3 mov_r1-r2 bfi_r1-r1_i_i	sub_r2-r2-r3_asr_i cmp_r0-r1 sub_hi_r2-r0_i bic_r1-r2-r3
tst_r0-r1 add_ne_r2-r2-r3 add_eq_r2-r3-r3 bfi_r3-r3_i_i sub_r2-r3-r2_lsl_i bic_r3-r1-r2 rsb_r1-r2-r3_asr_i bfi_r2-r1_i_i rsb_r1-r2_i bfi_r1-r1_i_i	tst_r0-r1 add_ne_r2-r2-r3 add_eq_r2-r3-r3 sub_r2-r3-r2_lsl_i bic_r3-r1-r2 rsb_r1-r2-r3_asr_i bfi_r2-r1_i_i rsb_r1-r2_i
tst_r0_i add_eq_r1-r0-r0 asr_r2-r0-r1 bfi_r2-r2_i_i	tst_r0_i lsl_eq_r1-r0_i asr_r2-r0-r1
bfi_r0-r0_i_i tst_r1-r0 mvn_eq_r2-r0 mov_r3-r2	tst_r1-r0 mvn_eq_r2-r0 mov_r3-r2
rsb_r0-r1_i bfi_r1-r0_i_i mov_r2-r1 mov_r1-r2	rsb_r0-r1_i bfi_r1-r0_i_i
bfi_r0-r0_i_i eor_r1-r2-r1 bic_r1-r1-r0 orr_r0-r1_i bic_r1-r0-r1 lsl_r2-r0-r1 rsb_r0-r2_i bfi_r0-r0_i_i	eor_r1-r2-r1 bic_r1-r1-r0 orr_r0-r1_i bic_r1-r0-r1 lsl_r2-r0-r1 rsb_r0-r2_i bfi_r0-r0_i_i
mov_r0-r1 bic_r0-r0-r2 rsb_r2-r0_i	bic_r0-r1-r2 rsb_r2-r0_i
asr_r0-r1_i asr_r2-r2-r3 sub_r3-r0-r2 and_r1-r3_i	asr_r0-r2-r3 rsb_r3-r0-r1_asr_i and_r1-r3_i
lsl_r0-r1_i asr_r1-r0_i ror_r2-r3-r1	ror_r2-r3-r1
lsr_r0-r0-r1 mov_r1-r0	lsr_r1-r0-r1
asr_r0-r1_i tst_r2-r0 rsb_ne_r1-r1-r0 bfi_r0-r2_i_i orr_r1-r1-r0 lsr_r3-r1_i eor_r0-r3_i	asr_r0-r1_i tst_r2-r0 rsb_ne_r1-r1-r0 orr_r1-r1-r0 lsr_r3-r1_i eor_r0-r3_i
bfi_r0-r0_i_i eor_r0-r1-r0_asr_i bfi_r2-r0_i_i	eor_r0-r1-r0_asr_i bfi_r2-r0_i_i
cmp_r0-r1 sub_cc_r2-r2_i bfi_r0-r2_i_i mvn_r2-r0 bfi_r2-r2_i_i	bfi_r0-r2_i_i mvn_r2-r0
mov_r0-r1 sub_r0-r0_i bic_r2-r3_i add_r1-r2-r0	sub_r0-r1_i bic_r2-r3_i add_r1-r2-r0
tst_r0-r1 orr_ne_r2-r2_i mov_ne_r2-r3 lsl_r0-r2_i mvn_r1-r0	tst_r0-r1 mov_ne_r2-r3 mvn_r1-r2_lsl_i
cmp_r0-r1 orr_ne_r2-r3-r0 orr_eq_r2-r0-r2 bfi_r3-r2_i_i bfi_r0-r3_i_i	bfi_r0-r3_i_i
rsb_r0-r0_i eor_r1-r1_i and_r0-r1-r0 bfi_r0-r0_i_i	rsb_r0-r0_i and_r0-r1-r0 bfi_r0-r0_i_i
mov_r0-r1 bfi_r2-r1_i_i bic_r0-r0-r2 sub_r3-r0_i bfi_r3-r3_i_i	bic_r0-r1-r2 bic_r0-r0_i sub_r3-r0_i
asr_r0-r1_i bic_r2-r2-r0 orr_r0-r1-r2_lsl_i bfi_r0-r0_i_i mov_r2-r0 bfi_r0-r2_i_i orr_r3-r2-r0	bic_r3-r2-r1_ror_i orr_r3-r1-r3_lsl_i
bic_r0-r1_i eor_r1-r1-r0 sub_r1-r1-r2_asr_i	and_r1-r1_i sub_r1-r1-r2_asr_i
bic_r0-r1_i bfi_r2-r0_i_i mov_r0-r2	bic_r0-r2_i
and_r0-r1-r2 mov_r2-r1 add_r2-r0-r2	and_r0-r1-r2 add_r2-r0-r1
cmp_r0-r1 rsb_eq_r0-r0-r2 bic_r3-r0_i mvn_r0-r3 bic_r1-r0_i bfi_r0-r1_i_i	cmp_r0-r1 rsb_eq_r0-r0-r2 bic_r3-r0_i mvn_r0-r3
cmp_r0_i eor_lt_r1-r2_i mov_lt_r1-r2 rsb_r1-r1_i bfi_r0-r0_i_i eor_r3-r0-r1	cmp_r0_i mov_lt_r1-r2 rsb_r1-r1_i bfi_r0-r0_i_i eor_r3-r0-r1
cmp_r0-r1 mov_cs_r1-r2 bfi_r3-r1_i_i eor_r0-r3_i bfi_r3-r0_i_i	cmp_r0-r1 mov_cs_r1-r2 bfi_r3-r1_i_i
mov_r0-r1 bic_r0-r2-r0 cmp_r0_i rsb_cs_r2-r0-r1_lsr_i asr_r0-r2_i	bic_r0-r2-r1 cmp_r0_i rsb_cs_r2-r0-r1_lsr_i asr_r0-r2_i
cmp_r0-r1 sub_ls_r1-r1-r0 sub_hi_r1-r2-r3_ror_i mvn_r2-r1 bfi_r0-r1_i_i orr_r0-r0_i add_r1-r0-r2	cmp_r0-r1 sub_ls_r1-r1-r0 sub_hi_r1-r2-r3_ror_i mvn_r2-r1 orr_r0-r0_i add_r1-r0-r2
tst_r0_i sub_ne_r1-r2_i and_ne_r1-r2-r3_ror_i sub_r3-r0_i orr_r1-r1_i add_r1-r3-r1 bfi_r3-r1_i_i	sub_r3-r0_i sub_r1-r3_i bfi_r3-r1_i_i
cmp_r0-r1 add_ge_r2-r1_i lsr_r0-r2-r0 rsb_r2-r1-r0 bfi_r3-r2_i_i bfi_r3-r3_i_i bfi_r1-r3_i_i mov_r2-r1	cmp_r0-r1 add_ge_r2-r1_i lsr_r0-r2-r0 rsb_r2-r1-r0 bfi_r3-r2_i_i bfi_r1-r3_i_i mov_r2-r1
tst_r0-r1 orr_eq_r2-r1_i bfi_r1-r2_i_i ror_r0-r1_i bfi_r1-r0_i_i and_r3-r1_i	unk and_r3-r1_i
cmp_r0-r1 and_ge_r1-r0-r1_ror_i ror_r1-r1-r0 and_r1-r1-r2_asr_i and_r2-r1-r0 and_r1-r2-r0	cmp_r0-r1 and_ge_r1-r0-r1_ror_i ror_r1-r1-r0 and_r2-r1-r2_asr_i and_r1-r2-r0
cmp_r0-r1 mov_ge_r0-r2 rsb_r3-r3-r0 rsb_r2-r0-r3 sub_r3-r2-r3 add_r3-r3-r1 bfi_r2-r3_i_i	cmp_r0-r1 mov_ge_r0-r2 rsb_r3-r3-r0 rsb_r2-r0-r3 unk bfi_r2-r3_i_i
bic_r0-r0_i rsb_r0-r0-r1_ror_i bic_r0-r0_i rsb_r0-r1-r0_asr_i	bic_r0-r0_i rsb_r0-r0-r1_ror_i rsb_r0-r1-r0_asr_i
add_r0-r1_i add_r2-r0_i mov_r0-r2 and_r0-r0-r1_asr_i	add_r2-r1_i and_r0-r2-r1_asr_i
bfi_r0-r0_i_i asr_r1-r1-r0 cmp_r2-r1 rsb_ne_r1-r1-r0_asr_i rsb_eq_r1-r2-r1 rsb_r1-r1-r2	bfi_r0-r0_i_i asr_r1-r1-r0 cmp_r2-r1 rsb_ne_r1-r1-r0_asr_i sub_ne_r1-r2-r1
asr_r0-r1-r2 mov_r2-r3 rsb_r1-r3-r2 sub_r3-r0-r1 orr_r2-r2-r0_asr_i and_r2-r3-r2	asr_r0-r1-r2 orr_r2-r3-r0_asr_i and_r2-r0-r2
tst_r0-r1 sub_eq_r1-r2-r3_ror_i cmp_r2-r1 mov_cc_r2-r1 mov_cs_r2-r1 rsb_r2-r3-r2	tst_r0-r1 sub_cs_r1-r2-r3_ror_i rsb_r2-r3-r1
tst_r0-r1 add_ne_r2-r0-r1_lsl_i add_eq_r2-r3-r2 mov_r1-r3 lsr_r0-r1-r2	tst_r0-r1 add_ne_r2-r0-r1_lsl_i add_eq_r2-r3-r2 lsr_r0-r3-r2
mov_r0-r1 mov_r1-r0 bic_r2-r1-r0 bfi_r1-r2_i_i	unk
lsr_r0-r1_i rsb_r0-r0-r1 asr_r2-r0_i sub_r3-r0-r2_lsr_i sub_r1-r3-r0_ror_i	sub_r0-r1-r1_lsr_i asr_r2-r0_i sub_r3-r0-r2_lsr_i sub_r1-r3-r0_ror_i
bic_r0-r0-r1 asr_r1-r0_i bfi_r2-r1_i_i bfi_r0-r2_i_i	bic_r0-r0-r1 bfi_r0-r2_i_i
rsb_r0-r1-r2_lsr_i orr_r0-r2-r0_lsr_i sub_r1-r0_i eor_r0-r1-r2 bic_r1-r0_i orr_r3-r1_i	rsb_r0-r1-r2_lsr_i orr_r0-r2-r0_lsr_i sub_r1-r0_i eor_r0-r1-r2 orr_r3-r0_i
bic_r0-r0_i bfi_r1-r0_i_i lsl_r2-r1_i ror_r1-r3-r2 add_r3-r1-r1	bfi_r1-r0_i_i lsl_r2-r1_i ror_r1-r3-r2 add_r3-r1-r1
bfi_r0-r1_i_i sub_r0-r0-r1 mov_r2-r0 bfi_r1-r2_i_i bic_r2-r1_i	bfi_r0-r1_i_i rsb_r2-r1-r0 bfi_r1-r2_i_i bic_r2-r1_i
lsl_r0-r0_i tst_r0_i mvn_ne_r1-r0 ror_r2-r1_i	ror_r2-r1_i
tst_r0-r1 sub_eq_r2-r1-r3 eor_eq_r2-r0-r1_ror_i add_r3-r2_i	tst_r0-r1 eor_eq_r2-r0-r1_ror_i add_r3-r2_i
orr_r0-r1-r0 bic_r1-r0_i bfi_r0-r1_i_i	orr_r0-r1-r0 bic_r0-r0_i
tst_r0_i mov_ne_r0-r1 mov_eq_r0-r1 bic_r2-r0_i add_r3-r2-r2_lsr_i	bic_r2-r1_i add_r3-r2-r2_lsr_i
cmp_r0-r1 add_cc_r1-r2-r2_lsr_i add_cs_r1-r1-r2_ror_i eor_r2-r0-r1 bic_r0-r2_i bfi_r1-r0_i_i bic_r2-r1_i bfi_r0-r2_i_i	cmp_r0-r1 add_cs_r1-r1-r2_ror_i bic_r0-r0_i add_cc_r1-r2-r2_lsr_i eor_r2-r0-r1 bic_r0-r2_i
bic_r0-r1_i bic_r2-r0_i sub_r3-r2-r3 lsl_r0-r3-r3	bic_r2-r1_i sub_r3-r2-r3 lsl_r0-r3-r3
mov_r0-r1 bfi_r2-r3_i_i mov_r3-r0 bic_r1-r3_i rsb_r2-r2-r1	bfi_r2-r3_i_i bic_r1-r1_i rsb_r2-r2-r1
cmp_r0_i rsb_cc_r1-r0_i rsb_cs_r1-r1_i add_r2-r1_i bic_r0-r2_i mov_r2-r0	cmp_r0_i rsb_cc_r1-r0_i rsb_cs_r1-r1_i add_r2-r1_i bic_r2-r2_i
add_r0-r1-r2 mov_r1-r0 eor_r2-r3-r1 orr_r3-r3-r2 mov_r0-r3	add_r0-r1-r2 orr_r0-r0-r3
cmp_r0-r1 rsb_hi_r1-r1_i bfi_r2-r0_i_i add_r0-r2-r1 mov_r3-r0	cmp_r0-r1 rsb_hi_r1-r1_i bfi_r2-r0_i_i add_r3-r1-r2
tst_r0-r1 eor_eq_r2-r1_i bfi_r2-r2_i_i mov_r0-r2 asr_r3-r2_i and_r2-r0-r3_lsr_i	tst_r0-r1 eor_ge_r2-r1_i asr_r3-r2_i bfi_r2-r2_i_i and_r2-r2-r3_lsr_i
mov_r0-r1 rsb_r2-r2-r0 bic_r1-r2_i bic_r3-r1_i	rsb_r2-r2-r1 bic_r3-r2_i
bfi_r0-r0_i_i rsb_r0-r1-r0_ror_i asr_r2-r0-r0 mov_r1-r2	bfi_r0-r0_i_i rsb_r0-r1-r0_ror_i asr_r1-r0-r0
orr_r0-r1_i sub_r0-r0_i add_r2-r0_i bic_r0-r2_i asr_r3-r2_i ror_r2-r0-r3	orr_r0-r1_i add_r2-r0_i bic_r0-r2_i asr_r3-r2_i ror_r2-r0-r3
tst_r0_i add_eq_r1-r2-r0_lsl_i bfi_r2-r1_i_i	tst_r0_i bfi_ne_r2-r1_i_i
bfi_r0-r1_i_i orr_r2-r3-r2 rsb_r1-r2-r3_asr_i bic_r3-r0-r1 orr_r0-r3_i	orr_r2-r3-r2 rsb_r1-r2-r3_asr_i bic_r3-r0-r1 orr_r0-r3_i
and_r0-r0-r1 mov_r1-r0	and_r1-r0-r1
mov_r0-r1 sub_r0-r0_i lsr_r1-r2_i bfi_r0-r0_i_i bic_r2-r0-r2 ror_r3-r3-r1 sub_r3-r2-r3_lsr_i sub_r2-r3_i	sub_r0-r1_i lsr_r1-r2_i bfi_r0-r0_i_i bic_r2-r0-r2 ror_r3-r3-r1 sub_r3-r2-r3_lsr_i sub_r2-r3_i
lsr_r0-r1_i lsr_r2-r0_i lsl_r1-r2-r2 mov_r0-r1	mov_r2-r1_lsr_i lsl_r0-r2-r2
add_r0-r1_i eor_r2-r1_i mov_r3-r2 asr_r0-r0-r3	eor_r2-r1_i add_r0-r1_i asr_r0-r0-r2
bfi_r0-r1_i_i add_r2-r0_i mvn_r3-r2 bic_r0-r3-r0 bfi_r0-r0_i_i sub_r1-r0_i bfi_r0-r1_i_i	bfi_r0-r1_i_i add_r2-r0_i mvn_r3-r2 bic_r0-r3-r0 bic_r0-r0_i orr_r0-r0_i
mvn_r0-r1 sub_r1-r0-r1 bic_r2-r3-r1 lsl_r2-r2-r3	and_r1-r3-r1_lsl_i lsl_r2-r1-r3
lsl_r0-r1_i orr_r1-r0_i mov_r2-r1 bic_r2-r2-r3	lsl_r0-r1_i eor_r1-r0_i bic_r2-r1-r3
cmp_r0-r1 rsb_cc_r2-r3-r0_lsr_i sub_r2-r2-r1 bic_r3-r0_i bic_r0-r3-r2 bfi_r3-r0_i_i	bic_r3-r0_i
rsb_r0-r1-r2 mvn_r3-r0 asr_r3-r3_i	rsb_r0-r1-r2 mvn_r3-r0_asr_i
bfi_r0-r1_i_i rsb_r1-r0-r2_lsl_i mov_r2-r1 bfi_r3-r3_i_i add_r0-r2_i rsb_r1-r0-r2_lsr_i add_r0-r3-r1_lsl_i bfi_r3-r0_i_i	bfi_r3-r3_i_i
bfi_r0-r1_i_i asr_r1-r0_i and_r2-r1_i asr_r3-r1_i bfi_r1-r2_i_i sub_r2-r1-r3_asr_i	asr_r1-r0_i asr_r3-r1_i and_r2-r1_i bfi_r1-r2_i_i sub_r2-r1-r3_asr_i
rsb_r0-r0-r1 bfi_r1-r0_i_i bfi_r0-r1_i_i	rsb_r0-r0-r1 bfi_r0-r1_i_i
lsl_r0-r1-r2 mov_r2-r0 lsl_r0-r3-r2 add_r0-r0-r0	lsl_r0-r1-r2 lsl_r0-r3-r0 add_r0-r0-r0
add_r0-r1-r1 add_r1-r1-r0	add_r1-r1-r1_lsl_i
bfi_r0-r1_i_i bfi_r2-r0_i_i	bfi_r2-r1_i_i
bfi_r0-r1_i_i ror_r2-r0_i bfi_r1-r2_i_i asr_r0-r1_i	ror_r2-r0_i bfi_r1-r2_i_i asr_r0-r1_i
mov_r0-r1 sub_r2-r0_i eor_r3-r0_i bfi_r1-r2_i_i lsr_r0-r3_i sub_r2-r0-r3_lsl_i add_r3-r2-r1_lsr_i	eor_r3-r1_i lsr_r0-r3_i sub_r2-r0-r3_lsl_i add_r3-r2-r3_lsr_i
bfi_r0-r1_i_i add_r1-r0-r0 mvn_r0-r1	bfi_r0-r1_i_i mvn_r0-r0_lsl_i
cmp_r0_i add_eq_r1-r2-r2 bic_r0-r0-r1 mov_r3-r0 mvn_r0-r3 bfi_r3-r0_i_i	cmp_r0_i bic_r3-r0-r2_lsl_i bic_ne_r3-r0-r1 mvn_r0-r3 bfi_r3-r0_i_i
cmp_r0-r1 and_lt_r2-r0-r1 and_ge_r2-r0-r1 bfi_r0-r2_i_i add_r3-r1-r0	unk and_r0-r0-r2 add_r3-r1-r0
bic_r0-r1_i bic_r2-r2-r0 orr_r3-r2_i asr_r2-r3_i bic_r2-r2_i and_r2-r2-r3_asr_i	bic_r0-r2-r1 asr_r2-r0_i and_r2-r2-r0_asr_i bic_r2-r2_i
mov_r0-r1 cmp_r1_i eor_ne_r2-r0-r2_lsr_i eor_eq_r2-r3-r1 mvn_r3-r2 mvn_r0-r3	cmp_r1_i eor_eq_r2-r3-r1 eor_ne_r2-r1-r2_lsr_i orr_r0-r2_i
tst_r0-r1 orr_eq_r1-r0-r1 mov_r2-r3 mov_r3-r2 rsb_r2-r2-r3 add_r0-r1_i and_r0-r2-r0_lsl_i bic_r3-r0_i	and_r3-r2_i
cmp_r0_i eor_cs_r1-r1-r2 bfi_r3-r1_i_i sub_r2-r1-r3 add_r1-r3-r2	cmp_r0_i eor_cs_r1-r1-r2
mvn_r0-r1 rsb_r0-r0_i sub_r2-r2-r0 add_r3-r2-r2_lsl_i mvn_r0-r3 bfi_r1-r0_i_i bic_r0-r1_i	sub_r2-r2-r1 mvn_r0-r2 bfi_r1-r0_i_i bic_r0-r1_i
and_r0-r1_i lsr_r2-r0-r2 cmp_r0-r1 eor_hi_r3-r2-r1 orr_r0-r0-r3_asr_i lsr_r3-r0-r0 bic_r0-r3_i	and_r0-r1_i orr_r0-r0-r3_asr_i lsr_r3-r0-r0 bic_r0-r3_i
tst_r0_i rsb_ne_r0-r1-r2 rsb_eq_r0-r3-r1_lsl_i bic_r2-r0_i and_r2-r2_i lsr_r0-r2-r2	sub_r0-r2-r2
tst_r0_i eor_eq_r0-r1-r2_ror_i add_r1-r0_i mov_r3-r1	tst_r0_i eor_eq_r0-r1-r2_ror_i add_r3-r0_i
tst_r0_i sub_ne_r1-r2-r0_lsl_i sub_eq_r1-r3_i add_r3-r1-r1_lsl_i sub_r2-r3-r1 lsr_r3-r2-r2 bfi_r2-r3_i_i	tst_r0_i sub_ne_r1-r2-r0_lsl_i sub_ge_r1-r3_i add_r3-r1-r1_lsl_i sub_r2-r3-r1
cmp_r0-r1 and_eq_r0-r0-r2_ror_i bfi_r0-r0_i_i	cmp_r0-r1 and_eq_r0-r0-r2_ror_i
cmp_r0-r1 rsb_ls_r2-r1_i eor_r2-r2-r1_asr_i bfi_r3-r2_i_i lsr_r1-r3_i lsr_r2-r1_i	mov_r2-r3_lsr_i
tst_r0-r1 mov_eq_r2-r1 mvn_eq_r2-r3 asr_r3-r2-r2 bic_r2-r3_i	tst_r0-r1 mvn_eq_r2-r3 asr_r3-r2-r2 bic_r2-r3_i
rsb_r0-r1_i bic_r2-r0-r1 orr_r1-r2_i orr_r3-r1_i	rsb_r0-r1_i bic_r2-r0-r1 orr_r3-r2_i
cmp_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 sub_r1-r2_i bfi_r0-r1_i_i	mvn_r2-r0 bfi_r0-r2_i_i
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r0 bfi_r2-r1_i_i	mvn_r1-r0 bfi_r2-r1_i_i
lsr_r0-r0_i add_r1-r2-r0_asr_i lsl_r3-r1_i	add_r1-r2-r0_lsr_i lsl_r3-r1_i
cmp_r0_i mov_ls_r1-r2 mov_hi_r1-r2 asr_r0-r1_i lsr_r1-r0_i ror_r2-r1_i bic_r0-r2_i	mov_r0-r2_asr_i lsr_r1-r0_i ror_r2-r1_i bic_r0-r2_i
bic_r0-r1_i lsl_r0-r0_i bic_r1-r0_i bfi_r2-r1_i_i	unk
eor_r0-r1_i asr_r2-r0_i	asr_r2-r1_i
cmp_r0-r1 eor_ls_r2-r0-r1 eor_hi_r2-r1-r0 rsb_r1-r2_i	eor_r2-r0-r1 rsb_r1-r2_i
rsb_r0-r1_i mvn_r1-r0	sub_r1-r1_i
and_r0-r1_i bfi_r0-r0_i_i sub_r1-r0_i eor_r2-r1_i mov_r0-r2 lsl_r2-r0_i	and_r0-r1_i sub_r1-r0_i eor_r2-r1_i lsl_r2-r2_i
cmp_r0_i eor_cc_r0-r1_i eor_cs_r0-r1-r2_ror_i mov_r1-r3 rsb_r0-r0-r1 bic_r2-r0_i	cmp_r0_i eor_lt_r0-r1_i eor_cs_r0-r1-r2_ror_i rsb_r0-r0-r3 bic_r2-r0_i
sub_r0-r0-r1_asr_i mvn_r1-r0 eor_r2-r1-r0 ror_r2-r3-r2 bic_r3-r2_i	and_r3-r2_i
bfi_r0-r1_i_i and_r2-r0-r2_lsl_i	and_r2-r0-r2_lsl_i
tst_r0-r1 sub_ne_r2-r1-r2 and_ne_r2-r0_i bfi_r3-r3_i_i lsr_r2-r2-r3	tst_r0-r1 and_ne_r2-r0_i bfi_r3-r3_i_i lsr_r2-r2-r3
add_r0-r1-r1_ror_i add_r2-r0_i bfi_r3-r2_i_i	add_r0-r1-r1_ror_i bfi_r3-r0_i_i
lsl_r0-r1_i add_r2-r2-r0	add_r2-r2-r1_lsl_i
tst_r0-r1 mvn_eq_r2-r1 cmp_r1_i orr_cc_r0-r0-r2_lsl_i bfi_r3-r0_i_i	bfi_r3-r0_i_i
lsl_r0-r1_i bic_r2-r0-r2 asr_r3-r2_i	unk mvn_r3-r3_asr_i
tst_r0-r1 add_eq_r0-r2_i bfi_r2-r1_i_i and_r1-r2-r0_asr_i orr_r0-r3-r1_lsr_i	tst_r0-r1 add_eq_r0-r2_i and_r1-r2-r0_asr_i orr_r0-r3-r1_lsr_i
bic_r0-r1-r2 mov_r2-r0 tst_r0-r2 mvn_eq_r2-r0 mvn_r1-r2	bic_r0-r1-r2 rsb_r3-r0-r0_lsr_i eor_r1-r0-r3_asr_i
bfi_r0-r0_i_i add_r1-r0_i add_r2-r1_i asr_r0-r2-r2	add_r2-r0_i asr_r0-r2-r2
bic_r0-r1_i bfi_r1-r2_i_i tst_r2_i eor_eq_r2-r3-r0_lsr_i and_r0-r1-r2_lsr_i mov_r2-r0 bic_r1-r1-r2	bic_r0-r1_i bfi_r1-r2_i_i tst_r2_i eor_eq_r2-r3-r0_lsr_i lsr_r2-r2_i bic_r1-r1-r2
cmp_r0_i mov_cc_r1-r0 and_hi_r1-r0-r2 mvn_r0-r1 sub_r0-r0-r2_asr_i mvn_r2-r0	cmp_r0_i mov_cc_r1-r0 and_hi_r1-r0-r2 add_r2-r1-r2_asr_i
tst_r0-r1 orr_eq_r2-r3-r2 lsr_r2-r2_i mov_r1-r2	tst_r0-r1 orr_cs_r2-r2-r3 lsr_r1-r2_i
bic_r0-r1_i bfi_r1-r1_i_i sub_r2-r0-r1_ror_i bic_r1-r2-r3 asr_r3-r1_i	bic_r0-r1_i sub_r2-r0-r1_ror_i bic_r1-r2-r3 asr_r3-r1_i
mvn_r0-r1 add_r1-r2-r2 and_r2-r1_i bfi_r2-r2_i_i and_r2-r0-r2	mvn_r0-r1 add_r1-r2-r2 and_r2-r1_i and_r2-r0-r2
sub_r0-r0_i orr_r1-r0-r1_asr_i bfi_r0-r1_i_i bic_r2-r0_i	sub_r0-r0_i bic_r2-r0_i
cmp_r0-r1 mov_ge_r0-r1 and_ge_r0-r0_i eor_r2-r2_i orr_r3-r0-r2 asr_r1-r3-r3	eor_r2-r2_i cmp_r0-r1 and_ge_r0-r1_i orr_r3-r0-r2 asr_r1-r3-r3
tst_r0-r1 rsb_ne_r0-r0-r2_asr_i mov_r3-r0 add_r0-r3_i mov_r1-r0	tst_r0-r1 rsb_ne_r0-r0-r2_asr_i add_r0-r0_i mov_r1-r0
mov_r0-r1 sub_r2-r3-r0 and_r0-r2-r0 eor_r2-r0-r2 lsl_r3-r3-r2	sub_r2-r3-r1 bic_r2-r2-r1 lsl_r3-r3-r2
sub_r0-r1-r0 orr_r2-r3-r0 lsr_r3-r2_i asr_r2-r3_i mov_r0-r2	sub_r0-r1-r0 orr_r2-r3-r0 mov_r0-r2_lsr_i
tst_r0-r1 eor_ne_r1-r2-r1 eor_eq_r1-r1-r3 eor_r3-r1-r2 orr_r1-r3-r1_ror_i orr_r1-r1_i lsr_r2-r1_i	tst_r0-r1 eor_ne_r1-r2-r1 eor_eq_r1-r1-r3 eor_r3-r1-r2 orr_r1-r3-r1_ror_i lsr_r2-r1_i
tst_r0-r1 mvn_ne_r2-r1 and_r0-r0-r2_asr_i mvn_r3-r0 mov_r2-r3 asr_r2-r2_i	tst_r0-r1 mvn_ne_r2-r1 and_r0-r0-r2_asr_i mvn_r2-r0_asr_i
bic_r0-r1_i bic_r0-r0_i bic_r2-r0_i bfi_r1-r2_i_i	bfi_r1-r1_i_i
cmp_r0_i add_eq_r1-r1_i lsr_r1-r2-r1 bic_r2-r1_i mvn_r1-r0 mvn_r3-r2 sub_r1-r1-r3_lsr_i	cmp_r0_i add_eq_r1-r1_i lsr_r1-r2-r1 mvn_r3-r1 mvn_r1-r0 sub_r1-r1-r3_lsr_i
bfi_r0-r0_i_i rsb_r1-r0_i bfi_r2-r1_i_i bfi_r0-r2_i_i	bfi_r0-r2_i_i
tst_r0-r1 rsb_ne_r0-r0-r1_lsr_i bfi_r1-r0_i_i mvn_r2-r1 rsb_r3-r2_i mov_r1-r3	tst_r0-r1 rsb_ne_r0-r0-r1_lsr_i bfi_r1-r0_i_i add_r1-r1_i
sub_r0-r1-r2 bfi_r2-r1_i_i sub_r3-r0-r2_asr_i	sub_r0-r1-r2 sub_r3-r0-r2_asr_i
and_r0-r1_i add_r1-r0-r2 mov_r3-r0 eor_r1-r3-r1 asr_r0-r1_i ror_r0-r0_i sub_r0-r0_i bfi_r3-r0_i_i	and_r0-r1_i add_r1-r0-r2 mov_r3-r0 asr_r0-r1_i sub_r0-r0_i bfi_r3-r0_i_i
tst_r0-r1 mov_ne_r0-r1 mov_eq_r0-r1 orr_r2-r3-r0_lsl_i	orr_r2-r3-r1_lsl_i
add_r0-r1_i bfi_r1-r0_i_i	bfi_r1-r1_i_i
mov_r0-r1 rsb_r2-r1_i bfi_r0-r0_i_i asr_r3-r2_i and_r2-r0-r2 asr_r0-r3_i lsl_r2-r0-r2 mov_r3-r2	rsb_r2-r1_i mov_r0-r2_asr_i and_r2-r1-r2 lsl_r3-r0-r2
lsl_r0-r1_i add_r0-r0-r2 bfi_r3-r0_i_i	add_r2-r2-r1_lsl_i bfi_r3-r2_i_i
add_r0-r1-r1 orr_r0-r0-r1 tst_r2-r0 add_ne_r1-r0-r0_ror_i eor_r2-r2-r3 eor_r1-r1-r2_lsl_i	orr_r0-r1-r1_lsl_i tst_r2-r0 add_ne_r1-r0-r0_ror_i eor_r2-r2-r3 eor_r1-r1-r2_lsl_i
sub_r0-r0_i and_r1-r0-r1 lsr_r2-r1_i sub_r3-r1-r2_lsr_i	sub_r0-r0_i and_r1-r0-r1 sub_r3-r1-r1_lsr_i
tst_r0-r1 mov_ne_r1-r2 orr_r3-r1_i lsr_r1-r3_i bic_r1-r1_i	tst_r0-r1 mov_ne_r1-r2 lsr_r1-r1_i bic_r1-r1_i
cmp_r0-r1 mvn_cs_r0-r2 mov_r3-r0 orr_r3-r3_i bfi_r2-r3_i_i and_r3-r2_i bfi_r3-r3_i_i	and_r3-r2_i
cmp_r0-r1 mov_ls_r2-r0 bic_r2-r2_i bfi_r3-r2_i_i bfi_r0-r3_i_i	bfi_r0-r3_i_i
sub_r0-r1_i orr_r2-r2_i cmp_r1-r0 eor_ne_r0-r2-r3 lsl_r1-r3_i orr_r2-r0-r1	orr_r2-r2_i eor_r0-r2-r3 orr_r2-r0-r3_lsl_i
lsr_r0-r1_i rsb_r2-r0_i mvn_r1-r0 add_r0-r2-r1	mvn_r2-r1_lsr_i mvn_r1_i rsb_r0-r1-r2_lsl_i
asr_r0-r1-r2 rsb_r3-r0_i bic_r3-r0-r3 asr_r2-r0_i bic_r2-r3-r2 asr_r0-r2_i	asr_r0-r1-r2 rsb_r3-r0_i bic_r3-r0-r3 bic_r2-r3-r0_asr_i asr_r0-r2_i
eor_r0-r1-r0_lsl_i bfi_r1-r0_i_i bic_r0-r1_i sub_r0-r0-r2 sub_r2-r0_i bfi_r0-r2_i_i asr_r0-r0_i asr_r2-r0_i	eor_r0-r1-r0_lsl_i bfi_r1-r0_i_i bic_r0-r1_i rsb_r3-r2-r0 asr_r2-r3_i
asr_r0-r0_i eor_r1-r0-r2	eor_r1-r2-r0_asr_i
tst_r0-r1 and_eq_r1-r1-r0 bic_r0-r0-r2 sub_r1-r1_i add_r2-r1_i bic_r3-r2_i orr_r1-r0-r3_lsr_i	tst_r0-r1 and_eq_r1-r1-r0 bic_r0-r0-r2 add_r2-r1_i orr_r1-r0-r2_lsr_i
rsb_r0-r1_i and_r1-r0-r2_lsr_i rsb_r0-r0-r1 bfi_r1-r1_i_i mov_r2-r0 eor_r1-r2-r1	rsb_r0-r1_i and_r1-r0-r2_lsr_i rsb_r0-r0-r1 bfi_r1-r1_i_i eor_r1-r0-r1
cmp_r0_i rsb_lt_r1-r0_i rsb_ge_r1-r2-r1 and_r3-r0-r1_lsl_i rsb_r1-r2_i bfi_r0-r1_i_i orr_r1-r0-r3 bic_r0-r1-r0 rsb_r0-r0_i bfi_r3-r0_i_i	cmp_r0_i rsb_lt_r1-r0_i rsb_ge_r1-r2-r1 and_r3-r0-r1_lsl_i orr_r0-r0_i bfi_r3-r0_i_i
bic_r0-r1_i mov_r1-r0	bic_r1-r1_i
tst_r0-r1 mvn_ne_r2-r3 mvn_r0-r2 bfi_r3-r0_i_i add_r2-r3_i bfi_r1-r2_i_i	bfi_r1-r3_i_i
mvn_r0-r1 orr_r1-r0-r2 bic_r1-r1-r0 eor_r0-r1-r0_lsr_i	mvn_r0-r1 bic_r1-r2-r0 eor_r0-r1-r0_lsr_i
orr_r0-r0-r1 orr_r1-r0-r1 tst_r0-r1 sub_ne_r1-r0_i bic_r2-r1-r2 mov_r1-r2	orr_r0-r0-r1 tst_r0-r0 sub_ne_r1-r0_i bic_ne_r1-r1-r2
add_r0-r1-r2 sub_r0-r1-r0 add_r1-r0_i	rsb_r1-r2_i
and_r0-r1-r0_lsr_i eor_r0-r0_i bfi_r2-r0_i_i lsl_r2-r2_i	and_r0-r1-r0_lsr_i bfi_r2-r0_i_i lsl_r2-r2_i
bic_r0-r1_i bic_r2-r2-r3 cmp_r1-r0 add_ge_r1-r0-r3 sub_r3-r0-r1 and_r0-r3-r2 rsb_r3-r3-r0	bic_r2-r2-r3 sub_r3-r3-r3_lsl_i and_r0-r3-r2 rsb_r3-r3-r0
rsb_r0-r1-r2 add_r2-r0-r1 ror_r1-r2-r1 mvn_r2-r1 eor_r1-r2_i	ror_r1-r2-r1 mvn_r2-r1 eor_r1-r2_i
eor_r0-r1_i bfi_r2-r0_i_i bfi_r0-r2_i_i mov_r1-r0	bfi_r1-r2_i_i
mov_r0-r1 eor_r0-r0_i	eor_r0-r1_i
mov_r0-r1 add_r2-r0-r1_asr_i orr_r1-r2_i rsb_r2-r2-r1 bfi_r2-r2_i_i	add_r2-r1-r1_lsr_i bfi_r2-r2_i_i orr_r1-r2_i rsb_r2-r2-r1
bic_r0-r1_i and_r2-r3-r0 eor_r2-r2-r1 sub_r2-r2-r1	bic_r0-r1_i and_r2-r3-r0 rsb_r2-r2-r2_lsr_i
sub_r0-r1-r2 and_r2-r0_i bic_r1-r0-r2	sub_r0-r1-r2 bic_r1-r0_i
cmp_r0-r1 mov_ne_r1-r0 bfi_r0-r2_i_i rsb_r2-r0-r1	mov_r1-r0 bfi_r0-r2_i_i rsb_r2-r0-r1
sub_r0-r1-r0_ror_i tst_r1-r0 orr_ne_r0-r2-r3 orr_eq_r0-r3_i mov_r1-r0	sub_r0-r1-r0_ror_i tst_r1-r0 orr_r1-r2-r3 orr_ls_r1-r3_i
bic_r0-r1_i add_r0-r2-r0_lsr_i	add_r0-r2-r1_lsr_i
bic_r0-r1-r2 bfi_r1-r0_i_i bfi_r0-r2_i_i bic_r0-r0_i sub_r1-r0-r1_lsr_i bic_r1-r1-r0	bic_r0-r1-r2 bic_r0-r0_i bfi_r0-r2_i_i sub_r1-r0-r1_lsr_i bic_r1-r1-r0
bic_r0-r1-r2 mov_r3-r0 cmp_r3-r0 mov_hi_r0-r3 bic_r3-r0_i mov_r1-r3	bic_r0-r1-r2 bic_r1-r0_i
bfi_r0-r1_i_i bfi_r1-r0_i_i asr_r0-r1_i mov_r2-r0	asr_r2-r1_i
rsb_r0-r1_i mvn_r1-r0 mov_r2-r0 eor_r0-r3-r2 bic_r3-r1-r3 sub_r0-r3-r0_lsr_i	rsb_r0-r1_i mvn_r1-r0 eor_r0-r3-r0 bic_r3-r1-r3 sub_r0-r3-r0_lsr_i
sub_r0-r0_i mov_r1-r0 asr_r2-r1_i	sub_r0-r0_i asr_r2-r0_i
tst_r0-r1 add_eq_r2-r3-r3 mvn_eq_r2-r3 bic_r3-r2-r0	tst_r0-r1 mvn_eq_r2-r3 bic_r3-r2-r0
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r0 rsb_r2-r2-r3_lsr_i asr_r1-r2_i	tst_r0-r1 rsb_r2-r3-r3_lsr_i rsb_eq_r2-r0-r3_lsr_i asr_r1-r2_i
sub_r0-r0-r1_ror_i bfi_r2-r0_i_i bfi_r0-r2_i_i add_r2-r0_i mov_r3-r2	sub_r0-r0-r1_ror_i bfi_r0-r0_i_i add_r3-r0_i
bic_r0-r1_i bic_r1-r0_i add_r2-r1_i	bic_r1-r1_i eor_r2-r1_i
mvn_r0-r1 eor_r0-r1-r0 bic_r1-r1-r0 rsb_r0-r1-r0_ror_i mov_r1-r0	mvn_r1_i
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r1 and_r2-r0-r3_lsl_i bfi_r2-r2_i_i eor_r3-r0-r2	cmp_r0-r1 mvn_ne_r0-r2 mvn_ge_r0-r1 bic_r3-r0-r3_lsl_i
tst_r0-r1 mov_ne_r1-r0 mov_eq_r1-r0 lsl_r2-r1-r3 mvn_r0-r2 bfi_r3-r0_i_i	lsl_r2-r0-r3 mvn_r0-r2 bfi_r3-r0_i_i
mov_r0-r1 sub_r2-r0_i add_r1-r2-r1_lsl_i asr_r1-r1-r1	sub_r2-r1_i add_r1-r2-r1_lsl_i asr_r1-r1-r1
tst_r0-r1 orr_ne_r2-r1_i add_eq_r2-r2-r1_ror_i and_r0-r3-r2 rsb_r0-r0_i orr_r0-r0_i lsl_r3-r0_i mvn_r0-r3	tst_r0-r1 orr_ne_r2-r1_i add_eq_r2-r2-r1_ror_i and_r0-r3-r2 rsb_r0-r0_i orr_r0-r0_i mvn_r0-r0_lsl_i
bfi_r0-r1_i_i ror_r2-r3_i orr_r0-r3-r0_lsr_i add_r1-r3-r0 rsb_r1-r2-r1_ror_i lsl_r2-r2-r1	ror_r2-r3_i orr_r0-r3-r0_ror_i add_r1-r3-r0 rsb_r1-r2-r1_ror_i lsl_r2-r2-r1
mvn_r0-r1 bfi_r2-r1_i_i rsb_r3-r0_i tst_r2-r3 orr_ne_r0-r0-r2 mov_r1-r0 mvn_r2-r1	mvn_r0-r1 bfi_r2-r1_i_i rsb_r3-r0_i tst_r2-r3 orr_ne_r0-r0-r2 bic_r2-r1-r0
rsb_r0-r1-r2 asr_r2-r0_i orr_r3-r2-r1	sub_r3-r2-r1 orr_r3-r1-r3_asr_i
asr_r0-r1_i and_r2-r3-r0	and_r2-r3-r1_asr_i
sub_r0-r1-r2_ror_i bic_r1-r3_i bic_r0-r1-r0 mov_r3-r0 mvn_r0-r3 bfi_r2-r0_i_i mvn_r1-r2 lsr_r3-r1-r2	mvn_r1-r2 orr_r2-r2_i lsr_r3-r1-r2
tst_r0_i mvn_ne_r1-r2 bic_r3-r1_i bfi_r3-r3_i_i bfi_r2-r3_i_i	bic_r2-r2_i
sub_r0-r0-r1_lsl_i sub_r0-r0_i lsl_r1-r2_i tst_r0_i add_ne_r2-r0-r2 bfi_r2-r2_i_i add_r1-r1-r2	sub_r0-r0-r1_lsl_i sub_r0-r0_i lsl_r1-r2_i tst_r0_i add_ne_r2-r0-r2 add_r1-r1-r2
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 bfi_r0-r1_i_i	mvn_r1-r0 bfi_r0-r1_i_i
tst_r0_i sub_ne_r1-r1-r0 sub_eq_r1-r2-r0_lsr_i bfi_r0-r1_i_i bfi_r0-r0_i_i asr_r1-r0_i	tst_r0_i sub_ne_r1-r1-r0 sub_eq_r1-r2-r0_lsr_i bfi_r0-r1_i_i asr_r1-r0_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r3 bic_r1-r2_i mvn_r3-r1 bic_r3-r3_i	tst_r0-r1 orr_ne_r3-r0_i bic_r3-r3_i
lsl_r0-r0_i rsb_r0-r0-r1	sub_r0-r1-r0_lsl_i
rsb_r0-r1_i bfi_r2-r0_i_i eor_r0-r2-r1 tst_r2-r1 mov_eq_r2-r0 sub_r1-r2-r1	bfi_r2-r1_i_i tst_r1-r2 orr_eq_r2-r2-r1 sub_r1-r2-r1
tst_r0_i mov_ne_r0-r1 mov_eq_r0-r1 eor_r1-r0-r1 mov_r0-r2 rsb_r1-r1-r0	and_r1-r2-r2
tst_r0_i add_ne_r1-r2-r2_asr_i add_eq_r1-r1-r0 mov_r3-r1	tst_r0_i add_r3-r2-r2_asr_i add_cs_r3-r0-r1
mvn_r0-r1 add_r2-r0_i	rsb_r2-r1_i
cmp_r0_i mov_ne_r1-r2 orr_r1-r1_i add_r1-r1-r1 lsr_r2-r1_i sub_r2-r2_i	cmp_r0_i mov_ne_r1-r2 add_r1-r1-r1 lsr_r2-r1_i sub_r2-r2_i
eor_r0-r1-r2_lsr_i and_r1-r1-r0 mvn_r0-r1	bic_r1-r1-r2_lsr_i mvn_r0-r1
cmp_r0-r1 rsb_eq_r1-r0-r2_ror_i mov_r2-r1 rsb_r3-r1-r2 sub_r1-r3_i	mvn_r1_i
cmp_r0-r1 rsb_lt_r2-r3-r0 mvn_hi_r2-r3 rsb_r0-r2_i and_r2-r2-r0 bic_r3-r2_i add_r0-r3_i asr_r3-r0-r0	cmp_r0-r1 rsb_lt_r2-r3-r0 mvn_hi_r2-r3 rsb_r0-r2_i and_r3-r0-r2 add_r0-r3_i asr_r3-r0-r0
bic_r0-r0-r1 mov_r1-r0 lsr_r2-r1-r0 lsr_r0-r1-r2	bic_r0-r0-r1 lsr_r2-r0-r0 lsr_r0-r0-r2
cmp_r0_i mov_lt_r1-r2 mov_ge_r1-r2 bfi_r3-r1_i_i rsb_r3-r1-r3	bfi_r3-r2_i_i rsb_r3-r2-r3
orr_r0-r0-r1_lsr_i bfi_r0-r0_i_i lsr_r2-r0-r2 rsb_r2-r2-r0 add_r1-r3-r2_asr_i	orr_r0-r0-r1_lsr_i lsr_r2-r0-r2 rsb_r2-r2-r0 add_r1-r3-r2_asr_i
and_r0-r1-r2 asr_r3-r3_i and_r1-r0_i bic_r0-r1-r3	bic_r0-r2-r3_lsr_i and_r3-r0-r1 and_r0-r3_i
bic_r0-r1-r0 ror_r2-r1_i bic_r3-r0_i cmp_r2-r3 mov_ls_r1-r2 orr_r3-r2-r1	bic_r0-r1-r0 ror_r2-r1_i cmp_r2-r0 mov_cc_r1-r2 orr_r3-r2-r1
orr_r0-r1-r2 bfi_r1-r0_i_i bic_r2-r3-r1 bfi_r2-r2_i_i bfi_r0-r2_i_i	orr_r0-r1-r2 bfi_r1-r0_i_i bic_r2-r3-r1 bfi_r0-r2_i_i
tst_r0_i mvn_ne_r1-r2 mvn_ne_r1-r3 mvn_r2-r1	tst_r0_i mvn_ne_r1-r3 mvn_r2-r1
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r0 bfi_r3-r2_i_i lsr_r0-r3_i	lsr_r0-r3_i
eor_r0-r1-r2 and_r3-r1-r3 sub_r2-r3-r1_asr_i sub_r1-r2-r0_lsl_i bfi_r2-r1_i_i	and_r3-r1-r3 sub_r2-r3-r1_asr_i bfi_r2-r2_i_i
asr_r0-r1-r0 tst_r2_i mvn_ne_r3-r1 mvn_eq_r3-r0 and_r3-r2-r3 mvn_r0-r3	asr_r0-r1-r0 tst_r2_i sub_ne_r0-r1_i unk
tst_r0-r1 rsb_eq_r0-r1-r2_lsr_i bfi_r2-r1_i_i tst_r0-r1 mov_ne_r0-r2 bfi_r3-r0_i_i	tst_r0-r1 eor_cs_r0-r1-r2_lsr_i tst_r0-r1 mov_ne_r0-r2 bfi_r3-r0_i_i
mov_r0-r1 cmp_r0-r1 sub_ne_r2-r2-r0 and_r1-r1-r2_lsl_i	and_r1-r1-r2_lsl_i
tst_r0-r1 eor_eq_r0-r2_i tst_r3-r0 add_ne_r1-r3-r0_lsr_i bfi_r0-r1_i_i bic_r3-r0_i	tst_r0-r1 eor_ge_r0-r2_i bic_r3-r0_i
tst_r0-r1 rsb_ne_r2-r1-r0_ror_i rsb_eq_r2-r1-r3 rsb_r1-r2-r3	tst_r0-r1 rsb_ne_r2-r1-r0_ror_i sub_ne_r1-r3-r2
cmp_r0-r1 mvn_cc_r0-r1 lsl_r1-r0-r2 sub_r2-r0-r1 sub_r0-r2-r1 bfi_r0-r0_i_i	cmp_r0-r1 mvn_cc_r0-r1 lsl_r1-r0-r2 sub_r0-r0-r1_lsl_i bfi_r0-r0_i_i
mov_r0-r1 tst_r0-r1 add_ne_r2-r1-r2_asr_i bfi_r3-r2_i_i eor_r0-r2-r3 bic_r1-r0_i	cmp_r1_i add_hi_r2-r1-r2_asr_i eor_r0-r2-r3 bic_r1-r0_i
eor_r0-r1-r2 orr_r3-r0-r1 bic_r0-r3-r1 sub_r1-r0_i	bic_r0-r2-r1 sub_r1-r0_i
and_r0-r1-r2 bfi_r3-r0_i_i sub_r3-r0-r3_ror_i and_r1-r3_i bfi_r3-r1_i_i	and_r0-r1-r2 bfi_r3-r0_i_i sub_r3-r0-r3_ror_i bic_r3-r3_i
add_r0-r1_i rsb_r2-r1_i rsb_r3-r2_i add_r2-r3_i eor_r2-r2-r0_ror_i	add_r0-r1_i add_r2-r1_i eor_r2-r2-r0_ror_i
cmp_r0-r1 mvn_cc_r2-r0 rsb_r3-r0-r1_lsr_i add_r0-r0-r3 sub_r1-r2-r0_ror_i	cmp_r0-r1 mvn_cc_r2-r0 lsr_r0-r1_i sub_r1-r2-r0_ror_i
eor_r0-r0-r1 and_r2-r3_i and_r2-r2-r0 bic_r1-r0-r2 eor_r0-r1-r0_asr_i	eor_r0-r0-r1 and_r2-r3_i bic_r1-r0-r2 eor_r0-r1-r0_asr_i
cmp_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 bic_r1-r2-r1 sub_r2-r1-r0_ror_i	and_r1-r0-r2 sub_r2-r1-r0_ror_i
tst_r0-r1 mov_eq_r1_i mov_ne_r1_i and_r1-r1-r2_ror_i	mov_r1_i and_r1-r1-r2_asr_i
tst_r0-r1 mov_ne_r0_i bfi_r2-r1_i_i bic_r3-r2-r0 bic_r2-r3-r0	tst_r0-r1 mov_ne_r0_i bfi_r2-r1_i_i bic_r2-r2-r0
cmp_r0-r1 mvn_hi_r2-r0 and_r1-r2_i bfi_r2-r1_i_i	cmp_r0-r1 mvn_hi_r2-r0 bic_r2-r2_i
tst_r0-r1 mov_eq_r0_i mov_eq_r0_i bic_r2-r3-r2 orr_r1-r0_i bic_r1-r1-r2	tst_r1-r0 mov_eq_r0_i bic_r2-r3-r2 orr_r1-r0_i bic_r1-r1-r2
cmp_r0-r1 mvn_hi_r1-r0 mvn_eq_r1-r0 add_r1-r1-r2_lsl_i	cmp_r0-r1 mvn_cs_r1-r0 add_r1-r1-r2_lsl_i
bfi_r0-r1_i_i bfi_r2-r2_i_i bfi_r1-r2_i_i rsb_r2-r0-r1 bic_r1-r2-r3	bfi_r0-r1_i_i bfi_r1-r2_i_i rsb_r2-r0-r1 bic_r1-r2-r3
add_r0-r0-r1_asr_i bfi_r1-r2_i_i and_r3-r1-r0 and_r1-r1-r3	add_r0-r0-r1_asr_i bfi_r1-r2_i_i and_r1-r1-r0
tst_r0-r1 mvn_eq_r2-r0 bfi_r2-r2_i_i and_r1-r2_i bfi_r1-r1_i_i	tst_r0-r1 mvn_cs_r2-r0 bic_r1-r0_i and_r1-r2_i
eor_r0-r1-r2_ror_i rsb_r2-r3_i bfi_r1-r0_i_i bic_r0-r2-r1 bic_r1-r0-r2	and_r1-r0_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 orr_r1-r1-r2	tst_r0_i unk unk
bic_r0-r1-r0 bic_r2-r3-r0 orr_r2-r0-r2_asr_i orr_r2-r3-r2 orr_r2-r1-r2	bic_r0-r1-r0 bic_r2-r3-r0 orr_r3-r1-r2_asr_i orr_r2-r3-r2
rsb_r0-r1_i add_r2-r1-r1 orr_r1-r0-r2 and_r1-r1-r0_asr_i bic_r3-r2-r1	rsb_r0-r1_i add_r3-r1-r1 bic_r3-r3-r0_asr_i
cmp_r0-r1 mvn_cc_r2-r0 mvn_cs_r2-r0 bic_r2-r2-r0 bfi_r0-r0_i_i bic_r1-r0-r2	mvn_r2-r0 and_r1-r2_i bic_r1-r0-r1_lsl_i
orr_r0-r1_i sub_r2-r0-r3_ror_i and_r3-r2-r3_asr_i orr_r3-r3-r1_lsl_i bfi_r0-r3_i_i	orr_r0-r1_i sub_r2-r0-r3_asr_i and_r3-r2-r3_ror_i bfi_r0-r3_i_i
cmp_r0-r1 mov_ne_r2_i mov_eq_r2-r1 and_r1-r0-r2 add_r0-r0-r1_asr_i	cmp_r0-r1 mov_ne_r1_i add_r0-r0-r1_asr_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 bic_r3-r1-r2	mvn_r3-r2
cmp_r0-r1 mov_eq_r2_i bfi_r3-r3_i_i eor_r2-r2_i eor_r2-r2-r3 bfi_r1-r2_i_i	cmp_r0-r1 mov_eq_r2_i eor_r2-r2_i eor_r2-r2-r3 bfi_r1-r2_i_i
add_r0-r1-r1 eor_r0-r1-r0_asr_i and_r2-r3-r0_asr_i bfi_r3-r2_i_i	eor_r0-r1-r1_ror_i and_r2-r3-r0_asr_i bfi_r3-r2_i_i
add_r0-r1-r2_lsl_i eor_r2-r0_i orr_r1-r3-r2 bfi_r2-r1_i_i	add_r0-r1-r2_lsl_i eor_r2-r0_i and_r3-r3_i orr_r2-r2-r3
add_r0-r1-r2 eor_r1-r3-r1_lsl_i and_r1-r0-r1 bfi_r3-r1_i_i	add_r0-r1-r2 and_r1-r0-r3 bfi_r3-r1_i_i
eor_r0-r1-r2 bic_r1-r0-r2 sub_r2-r1-r3_lsl_i and_r1-r2_i	bic_r1-r1-r2 sub_r2-r1-r3_lsl_i and_r1-r2_i
cmp_r0_i mov_ne_r1_i mov_eq_r1_i bfi_r1-r1_i_i	cmp_r0_i mov_ne_r1_i mov_eq_r1_i
add_r0-r1-r1 bic_r1-r2-r0 bic_r1-r1-r0 sub_r3-r1_i	bic_r1-r2-r1_lsl_i sub_r3-r1_i
rsb_r0-r1-r2 bic_r1-r0-r3 bfi_r0-r2_i_i bic_r3-r1-r0 and_r0-r1-r3	rsb_r0-r1-r2 bic_r1-r0-r3 bfi_r0-r2_i_i bic_r0-r1-r0
add_r0-r1-r2_ror_i bfi_r1-r0_i_i bfi_r0-r1_i_i eor_r2-r1-r0	add_r0-r1-r2_ror_i bfi_r0-r1_i_i eor_r2-r1-r0
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 orr_r2-r2_i bfi_r1-r2_i_i	mvn_r2-r3 bfi_r1-r2_i_i
rsb_r0-r1-r2 sub_r2-r0_i and_r1-r0-r2 bic_r0-r2-r1 bic_r3-r2-r0	rsb_r0-r1-r2 sub_r2-r0_i and_r3-r2-r0
tst_r0_i mov_eq_r0_i and_r1-r2-r0 eor_r3-r0-r1	tst_r0_i mov_eq_r0_i bic_r3-r0-r2
tst_r0-r1 rsb_ne_r2-r1-r3 bfi_r2-r2_i_i bfi_r1-r2_i_i	tst_r0-r1 rsb_ne_r2-r1-r3 bfi_r1-r2_i_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r3 bic_r1-r3-r2	tst_r0-r1 unk and_r1-r3-r0
orr_r0-r1_i add_r2-r0_i and_r3-r2_i bfi_r2-r3_i_i	orr_r0-r1_i add_r2-r0_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i eor_r2-r3-r1	tst_r0-r1 eor_r2-r3_i eor_ne_r2-r3_i
eor_r0-r1-r2_asr_i bfi_r2-r1_i_i bic_r2-r2-r0 and_r3-r2-r0	bic_r3-r0-r0
sub_r0-r1-r0_asr_i orr_r1-r2_i bic_r2-r0-r1 eor_r3-r2-r0	sub_r0-r1-r0_asr_i orr_r1-r2_i and_r3-r0-r1
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r3 sub_r2-r0-r2_asr_i bic_r0-r3-r2 bic_r2-r0-r3	rsb_r2-r0-r0
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r0 rsb_r2-r2_i sub_r1-r2_i rsb_r1-r1_i	tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r0 rsb_r2-r2_i rsb_r1-r2_i
tst_r0-r1 mvn_ne_r2-r3 mvn_ne_r2-r0 orr_r0-r2_i	tst_r1-r0 mvn_ne_r2-r0 orr_r0-r2_i
bfi_r0-r1_i_i tst_r0_i mov_eq_r2_i bfi_r2-r2_i_i	tst_r0_i mov_eq_r2_i
orr_r0-r1_i bic_r2-r1-r3 sub_r0-r0-r2 orr_r3-r0-r3	unk unk
rsb_r0-r1-r2 bic_r1-r2-r0 sub_r3-r1_i rsb_r3-r1-r3	mvn_r3_i
and_r0-r1_i add_r1-r0_i eor_r0-r1_i bfi_r2-r0_i_i	unk
eor_r0-r0-r1 and_r2-r0-r2 bfi_r0-r2_i_i sub_r0-r2-r0 bfi_r2-r0_i_i	eor_r0-r0-r1 and_r2-r0-r2 sub_r0-r2-r0 bfi_r2-r0_i_i
tst_r0_i and_ne_r1-r1-r2 orr_r3-r2-r1 eor_r2-r3_i eor_r1-r2_i	tst_r0_i and_ne_r1-r1-r2 orr_r1-r2-r1
bfi_r0-r1_i_i and_r1-r0_i bfi_r2-r1_i_i bic_r0-r2-r3	bfi_r2-r1_i_i unk bic_r0-r2-r3
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 sub_r0-r2_i	mvn_r2-r0 sub_r0-r2_i
cmp_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 sub_r0-r1-r2_asr_i	mvn_r1-r0 sub_r0-r1-r2_asr_i
cmp_r0-r1 mov_ne_r0_i sub_r2-r3-r0 rsb_r1-r3-r2_lsl_i bfi_r0-r1_i_i	cmp_r0-r1 sub_r1-r3-r2_lsl_i mov_ne_r0_i bfi_r0-r1_i_i
tst_r0-r1 mov_ne_r2_i bic_r1-r0-r2 bfi_r1-r1_i_i orr_r0-r1_i orr_r2-r0_i	tst_r0-r1 mov_ne_r2_i bic_r1-r0-r2 orr_r2-r1_i
cmp_r0_i mov_lt_r1_i bic_r1-r2-r1 and_r2-r2-r1 and_r1-r2-r0	cmp_r0_i mov_lt_r1_i bic_r1-r2-r1 and_r1-r0-r1
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 bfi_r0-r2_i_i eor_r3-r0-r2 rsb_r1-r3-r0_lsl_i rsb_r2-r1_i	mvn_r2-r1 bfi_r0-r2_i_i eor_r3-r0-r2 rsb_r1-r3-r0_lsl_i rsb_r2-r1_i
orr_r0-r1-r2 eor_r2-r0-r1 add_r3-r0_i sub_r1-r0-r2 orr_r0-r3-r1_lsr_i	orr_r0-r1-r2 add_r3-r0_i orr_r0-r3-r1_lsr_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 bfi_r3-r3_i_i add_r1-r1-r3 sub_r2-r1_i add_r3-r2-r1_lsl_i	tst_r0_i mvn_eq_r1-r3 mvn_ne_r1-r2 add_r1-r1-r3 sub_r2-r1_i add_r3-r2-r1_lsl_i
cmp_r0-r1 orr_ls_r2-r2-r0 orr_hi_r2-r1-r3_lsr_i bfi_r2-r2_i_i	cmp_r0-r1 orr_ls_r2-r2-r0 orr_hi_r2-r1-r3_lsr_i
bfi_r0-r1_i_i bfi_r1-r2_i_i eor_r1-r3-r1_lsr_i bic_r2-r1-r0	bfi_r0-r1_i_i eor_r1-r3-r1_lsr_i bic_r2-r1-r0
tst_r0_i and_ne_r1-r2-r1 and_eq_r1-r0-r2 bic_r0-r1-r2	rsb_r0-r1-r1
orr_r0-r1-r2_asr_i tst_r1-r0 mov_eq_r1_i bfi_r1-r1_i_i	tst_r1-r1 mov_eq_r1_i bfi_r1-r1_i_i
tst_r0-r1 mov_ne_r0_i mov_eq_r0-r2_lsr_i rsb_r2-r0-r1	tst_r0-r1 sub_r2-r1-r2_lsr_i sub_ne_r2-r1_i
bfi_r0-r1_i_i sub_r2-r0_i orr_r1-r2-r3 orr_r1-r1-r2	bfi_r0-r1_i_i sub_r2-r0_i orr_r1-r3-r2
bfi_r0-r1_i_i bic_r1-r0-r2 bic_r2-r0-r1 sub_r2-r3-r2 bic_r3-r3-r2	bfi_r0-r1_i_i and_r2-r0-r2 sub_r2-r3-r2 bic_r3-r3-r2
bfi_r0-r1_i_i and_r2-r0-r2 bfi_r0-r2_i_i bfi_r0-r0_i_i bfi_r2-r0_i_i	bfi_r0-r1_i_i and_r2-r0-r2 bfi_r2-r2_i_i
cmp_r0-r1 mvn_cc_r1-r2 sub_r0-r1_i add_r1-r2-r0_lsl_i bfi_r3-r1_i_i	bfi_r3-r2_i_i
sub_r0-r1-r2_lsl_i orr_r3-r0_i bfi_r3-r3_i_i eor_r2-r3_i bic_r1-r2-r3	eor_r2-r1_i bic_r1-r2-r1
bfi_r0-r1_i_i eor_r2-r0_i sub_r3-r0-r2_asr_i orr_r3-r0-r3	bfi_r0-r1_i_i sub_r3-r0-r0_asr_i orr_r3-r0-r3
cmp_r0-r1 mov_ne_r2_i mov_eq_r2_i bic_r2-r2-r1 orr_r1-r2-r3_asr_i bfi_r1-r1_i_i	mov_r2_i bic_r2-r2-r1 orr_r1-r2-r3_asr_i bfi_r1-r1_i_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 rsb_r1-r0-r1_lsl_i rsb_r2-r1-r0 rsb_r0-r2_i add_r2-r0-r3_ror_i	mvn_r0-r1 rsb_r1-r0-r1_lsl_i rsb_r2-r1-r0 rsb_r0-r2_i add_r2-r0-r3_ror_i
cmp_r0-r1 orr_cs_r1-r1_i eor_r1-r1_i bfi_r2-r1_i_i	bfi_r2-r1_i_i
cmp_r0_i mov_cc_r0_i sub_r1-r2-r0 sub_r0-r2-r1	cmp_r0_i mov_wcc_movwcc_r0_i
add_r0-r1_i bfi_r0-r0_i_i sub_r0-r0-r1 add_r2-r0-r3	add_r2-r3_i
add_r0-r1-r1_lsr_i eor_r2-r1-r0 bic_r2-r2-r1 sub_r3-r2-r1_lsr_i bic_r1-r3-r1	add_r0-r1-r1_lsr_i bic_r2-r0-r1 sub_r3-r2-r1_lsr_i bic_r1-r3-r1
orr_r0-r1-r2 bfi_r0-r0_i_i and_r3-r2-r0_ror_i and_r3-r3-r1_lsl_i	orr_r0-r1-r2 and_r3-r2-r0_ror_i and_r3-r3-r1_lsl_i
cmp_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 orr_r2-r0-r1_ror_i add_r2-r2-r2_asr_i	unk add_r2-r2-r2_asr_i
tst_r0_i mov_ne_r1_i mov_eq_r1_i sub_r0-r2-r1_lsr_i	ror_r0-r2_i
bfi_r0-r1_i_i bic_r2-r3-r0 eor_r2-r2_i eor_r0-r2_i	bfi_r0-r1_i_i bic_r2-r3-r0 eor_r0-r2_i
eor_r0-r0-r1_lsr_i bfi_r0-r0_i_i orr_r2-r1-r0 orr_r2-r2-r0_lsl_i	eor_r0-r0-r1_lsr_i orr_r2-r1-r0 orr_r2-r2-r0_lsl_i
orr_r0-r1-r2 bic_r0-r0-r1 bic_r2-r1-r0 add_r3-r1-r2	add_r3-r1-r1
tst_r0_i mov_eq_r1-r2 eor_r3-r1-r0 bic_r1-r3-r0 add_r2-r1-r0 and_r2-r2_i	tst_r0_i orr_ne_r2-r0-r1 and_r2-r2_i
tst_r0-r1 mov_ne_r0_i mov_eq_r0_i sub_r2-r0_i bfi_r2-r2_i_i	tst_r0-r1 mov_ne_r0_i mov_ls_r0_i rsb_r2-r0_i
bfi_r0-r0_i_i cmp_r1_i mov_cc_r2-r0 orr_r0-r2-r0	bfi_r0-r0_i_i cmp_r1_i orr_cs_r0-r0-r2
eor_r0-r0-r1 bic_r2-r2-r0 add_r3-r2_i sub_r3-r3_i	eor_r0-r0-r1 bic_r2-r2-r0 sub_r3-r2_i
bic_r0-r1-r2 and_r2-r0-r2 sub_r2-r1-r2 add_r2-r2-r2 eor_r3-r2_i	add_r2-r1-r1 add_r3-r2_i
bic_r0-r1-r0 orr_r1-r1-r2 and_r1-r1-r0 bfi_r3-r1_i_i	bic_r1-r1-r0 bfi_r3-r1_i_i
cmp_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 bfi_r2-r0_i_i eor_r3-r2_i	eor_r3-r2_i bfi_r3-r1_i_i
and_r0-r1-r0 sub_r2-r0-r3 bic_r0-r0-r2 and_r1-r0-r2 orr_r3-r1-r2	and_r0-r1-r0 sub_r3-r0-r3
bfi_r0-r0_i_i tst_r1-r0 mov_eq_r1_i eor_r2-r1_i	tst_r1-r0 mov_eq_r1_i eor_r2-r1_i
bic_r0-r1-r0 add_r2-r2-r0_asr_i eor_r0-r2-r0 bic_r1-r2-r0	bic_r0-r1-r0 add_r2-r2-r0_asr_i and_r1-r2-r0
cmp_r0_i orr_cc_r1-r2-r3 orr_cs_r1-r1-r2 sub_r1-r1-r2 bic_r0-r1-r3	cmp_r0_i orr_cc_r1-r2-r3 bic_r1-r1-r2 bic_r0-r1-r3
cmp_r0-r1 mov_hi_r2-r0 bfi_r2-r2_i_i bfi_r3-r2_i_i and_r2-r2-r3_lsr_i	cmp_r0-r1 mov_hi_r2-r0 bfi_r2-r2_i_i and_r2-r2-r3_lsr_i
tst_r0-r1 mov_eq_r2_i eor_r3-r1-r2 orr_r2-r1-r3_lsr_i bfi_r2-r2_i_i	tst_r1-r0 mov_cs_r2_i eor_r3-r1-r2 orr_r2-r1-r3_lsr_i
eor_r0-r1-r2 bfi_r2-r0_i_i rsb_r1-r2_i rsb_r3-r0-r1_lsr_i	eor_r0-r1-r2 rsb_r1-r2_i rsb_r3-r0-r1_lsr_i
orr_r0-r1-r2_ror_i bic_r3-r1-r0 bfi_r2-r1_i_i bic_r0-r2-r3	bfi_r2-r1_i_i orr_r0-r2-r2
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i and_r2-r2-r0_lsl_i	mov_r2_i
tst_r0_i and_eq_r1-r1_i mvn_eq_r1-r2 and_r1-r2-r1_lsr_i and_r3-r1-r2_ror_i	tst_r0_i mvn_eq_r1-r2 and_r1-r2-r1_lsr_i and_r3-r1-r2_ror_i
sub_r0-r0_i bfi_r1-r2_i_i orr_r0-r1-r0 and_r3-r2-r0_asr_i	sub_r0-r0_i orr_r0-r1-r0 and_r3-r2-r0_asr_i
eor_r0-r1_i orr_r1-r2-r0 eor_r1-r1-r2 bic_r0-r2-r1 orr_r1-r0-r1	eor_r0-r1_i orr_r1-r2-r0
bic_r0-r1-r2 bic_r3-r3-r0 orr_r1-r3-r0 rsb_r1-r2-r1	bic_r0-r1-r2 orr_r1-r3-r0 rsb_r1-r2-r1
bfi_r0-r1_i_i add_r1-r0_i bfi_r0-r1_i_i bfi_r2-r0_i_i	bfi_r2-r1_i_i
and_r0-r1-r0 bic_r2-r3-r0 and_r1-r1-r3 bic_r2-r2-r1	bic_r2-r3-r1
cmp_r0_i mvn_cc_r1-r0 mvn_cs_r1-r0 sub_r2-r1-r3	mvn_r1-r0 sub_r2-r1-r3
orr_r0-r1_i rsb_r1-r0-r1 eor_r2-r1-r2 bic_r3-r2-r1 bfi_r0-r3_i_i	orr_r0-r1_i rsb_r1-r0-r1 bic_r3-r2-r1 bfi_r0-r3_i_i
rsb_r0-r1_i sub_r0-r0_i orr_r2-r0_i bfi_r1-r2_i_i	orr_r1-r1_i
bic_r0-r1-r2 orr_r3-r1-r0 bic_r2-r2-r3 bfi_r2-r2_i_i	bic_r2-r2-r1
bfi_r0-r1_i_i add_r2-r1_i sub_r0-r3-r0_lsr_i bic_r0-r2-r0 rsb_r1-r0-r3_lsl_i	sub_r0-r3-r0_lsr_i add_r2-r1_i bic_r0-r2-r0 rsb_r1-r0-r3_lsl_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 orr_r2-r3-r0_lsr_i bic_r1-r2-r1	mvn_r1-r2 orr_r2-r3-r0_lsr_i bic_r1-r2-r1
sub_r0-r1_i and_r1-r0-r1_asr_i bic_r1-r1-r2 orr_r3-r1-r2 rsb_r0-r3_i	sub_r0-r1_i and_r1-r0-r1_asr_i orr_r3-r1-r2 rsb_r0-r3_i
tst_r0_i eor_ne_r1-r1_i and_r0-r0_i bic_r1-r0-r1 bfi_r2-r1_i_i	and_r0-r0_i and_r1-r0-r1 bfi_r2-r1_i_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i sub_r0-r0-r2	tst_r0-r1 sub_ne_r0-r0_i sub_ls_r0-r0_i
tst_r0_i mvn_eq_r1-r2 bfi_r3-r1_i_i bfi_r2-r3_i_i and_r1-r2-r3_lsr_i	bfi_r2-r3_i_i and_r1-r2-r3_lsr_i
cmp_r0-r1 and_cc_r0-r1-r2_lsr_i and_cs_r0-r2-r0_asr_i sub_r3-r0-r1 bfi_r3-r3_i_i rsb_r3-r0-r3_ror_i	cmp_r0-r1 and_cc_r0-r1-r2_lsr_i and_cs_r0-r2-r0_asr_i sub_r3-r0-r1 rsb_r3-r0-r3_ror_i
and_r0-r1-r2 eor_r3-r1-r0_ror_i bic_r3-r0-r3 bfi_r0-r3_i_i bfi_r3-r0_i_i	and_r0-r1-r2 eor_r3-r1-r0_ror_i bic_r3-r3_i bic_r3-r0-r3
bfi_r0-r1_i_i and_r0-r0_i eor_r2-r0_i eor_r0-r2_i	bfi_r0-r1_i_i and_r0-r0_i eor_r0-r0_i
bic_r0-r0-r1 bfi_r2-r0_i_i add_r0-r1-r2 add_r2-r1_i sub_r0-r2-r0	bic_r0-r0-r1 bfi_r2-r0_i_i rsb_r0-r2_i
bic_r0-r1-r2 sub_r3-r1-r3_ror_i bfi_r2-r3_i_i and_r2-r2-r0	bic_r0-r1-r2 sub_r3-r1-r3_ror_i and_r2-r3_i and_r2-r0-r2_ror_i
tst_r0_i mov_eq_r0-r1_lsr_i rsb_eq_r0-r0-r1 bfi_r2-r0_i_i	tst_r0_i sub_ge_r0-r1-r1_lsr_i bfi_r2-r0_i_i
eor_r0-r1-r2 orr_r3-r0-r1 eor_r3-r3_i rsb_r3-r3_i	orr_r3-r2-r1 eor_r3-r3_i rsb_r3-r3_i
bfi_r0-r1_i_i sub_r0-r2-r0 bic_r3-r0-r3 add_r2-r3_i bfi_r1-r2_i_i	rsb_r0-r1-r2 bic_r3-r0-r3 add_r2-r3_i bfi_r1-r2_i_i
add_r0-r1_i sub_r1-r0_i eor_r0-r2-r1 rsb_r1-r0_i	add_r1-r1_i eor_r0-r2-r1 rsb_r1-r0_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r1 bic_r2-r3-r2	tst_r1-r0 bic_r2-r3_i and_eq_r2-r1-r2
cmp_r0_i mov_cs_r1_i bic_r2-r0-r1 bic_r3-r2-r1 eor_r1-r3-r2	mov_r1_i
tst_r0-r1 mov_eq_r0_i mvn_eq_r0-r2 and_r1-r0-r2	tst_r0-r1 mov_eq_r0_i and_r1-r0-r2
tst_r0_i mov_ne_r1_i mov_eq_r1-r2 sub_r3-r3-r1_lsr_i	tst_r0_i sub_eq_r3-r3-r2_lsr_i
cmp_r0-r1 add_hi_r2-r3-r0 bfi_r3-r3_i_i rsb_r1-r3-r2_asr_i bic_r0-r3-r1	cmp_r0-r1 add_hi_r2-r3-r0 rsb_r1-r3-r2_asr_i bic_r0-r3-r1
bfi_r0-r1_i_i bic_r2-r0-r2 eor_r1-r2_i bic_r3-r2-r1 bic_r3-r3-r2	mov_r3_i
bfi_r0-r1_i_i bfi_r2-r2_i_i sub_r2-r1-r2 sub_r3-r0-r2	bfi_r0-r1_i_i sub_r2-r1-r2 sub_r3-r0-r2
bfi_r0-r1_i_i orr_r2-r0_i bic_r2-r0-r2 eor_r2-r1-r2	sub_r2-r1_i
bic_r0-r1-r0 add_r2-r0-r0 bfi_r1-r2_i_i bfi_r3-r1_i_i	bfi_r3-r1_i_i unk
eor_r0-r1-r2 bfi_r1-r1_i_i eor_r0-r2-r0 sub_r3-r0-r3 sub_r1-r3-r1	rsb_r1-r3_i
tst_r0_i mvn_ne_r1-r0 sub_r1-r2-r1_lsl_i and_r2-r1_i	and_r2-r2_i
bic_r0-r1-r2 sub_r3-r1-r2 eor_r3-r3-r0 eor_r2-r3-r2	sub_r3-r1-r2 orr_r2-r2-r1 eor_r2-r3-r2
tst_r0_i rsb_ne_r0-r1_i add_r2-r0-r1 sub_r0-r0-r2	rsb_r0-r1_i
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r2 bic_r2-r1-r2	mvn_r2-r2
add_r0-r0-r1_lsr_i and_r2-r3-r1 sub_r3-r3-r0 orr_r2-r1-r2 sub_r3-r3-r2	add_r0-r0-r1_lsr_i sub_r3-r3-r1 sub_r3-r3-r0
tst_r0-r1 mvn_eq_r2-r3 mov_eq_r2_i and_r2-r0-r2	tst_r0-r1 mov_ls_r2_i and_r2-r0-r2
orr_r0-r1-r2_asr_i bfi_r3-r0_i_i sub_r1-r3_i bfi_r2-r1_i_i	orr_r0-r1-r2_ror_i sub_r1-r0_i bfi_r2-r1_i_i
cmp_r0-r1 mvn_cc_r2-r1 bfi_r0-r2_i_i and_r2-r0_i	cmp_r0-r1 mvn_cc_r2-r1 and_r2-r2_i
bic_r0-r1-r2 bic_r3-r1-r0 bfi_r2-r3_i_i add_r3-r3-r3 eor_r3-r3-r2	and_r3-r1-r2 bfi_r2-r3_i_i eor_r3-r2-r3_lsl_i
cmp_r0-r1 mvn_cc_r2-r0 orr_r3-r0-r2 orr_r3-r3-r2 bfi_r1-r3_i_i	cmp_r0-r1 mvn_cc_r2-r0 orr_r3-r0-r2 bfi_r1-r3_i_i
cmp_r0_i mov_ls_r1-r2 mov_hi_r1-r2 rsb_r2-r0-r3 and_r2-r1-r2 sub_r1-r1-r2	rsb_r0-r0-r3 bic_r1-r2-r0
eor_r0-r1_i eor_r2-r0-r1 bfi_r0-r1_i_i bic_r3-r0-r2	bic_r3-r1_i bfi_r3-r3_i_i
tst_r0-r1 eor_ne_r1-r2-r3_lsl_i bfi_r2-r1_i_i bfi_r2-r2_i_i	tst_r0-r1 bfi_ge_r2-r1_i_i bfi_r2-r2_i_i
and_r0-r1-r2 eor_r1-r0-r1_asr_i orr_r0-r0-r1_ror_i bfi_r1-r0_i_i bfi_r0-r1_i_i	and_r2-r1-r2 eor_r1-r2-r1_asr_i orr_r0-r2-r1_ror_i bfi_r0-r1_i_i
eor_r0-r1-r0 bfi_r0-r0_i_i sub_r1-r2-r0_asr_i bic_r3-r1-r2 bfi_r3-r3_i_i	eor_r0-r1-r0 sub_r1-r2-r0_asr_i bic_r3-r1-r2 bfi_r3-r3_i_i
rsb_r0-r0-r1_asr_i bfi_r0-r0_i_i sub_r2-r0-r1 add_r1-r2_i	rsb_r0-r0-r1_asr_i sub_r2-r0-r1 add_r1-r2_i
rsb_r0-r1-r0 orr_r2-r3_i bic_r2-r0-r2 bfi_r0-r2_i_i bfi_r1-r0_i_i	and_r2-r0_i eor_r1-r1-r2
bfi_r0-r1_i_i orr_r0-r0_i bfi_r2-r0_i_i add_r3-r2-r2	orr_r0-r1_i bfi_r2-r0_i_i add_r3-r2-r2
tst_r0-r1 and_eq_r2-r1_i bic_r2-r2-r0 and_r2-r2-r0	and_r2-r1_i
bic_r0-r1-r0 bic_r1-r2-r0 bic_r2-r0-r1 orr_r0-r2-r1_ror_i	bic_r0-r1-r0 bic_r1-r2-r0 orr_r0-r0-r1_ror_i
orr_r0-r1-r2 rsb_r0-r3-r0_lsr_i sub_r3-r2-r0 add_r1-r0-r3 rsb_r2-r2-r1	bic_r2-r1-r1
eor_r0-r1_i and_r1-r2_i orr_r1-r0-r1 bic_r3-r0-r1 bfi_r0-r3_i_i	eor_r0-r1_i unk
cmp_r0_i mov_hi_r0_i bic_r1-r0-r2 and_r1-r2-r1	mov_r1_i
add_r0-r1_i sub_r0-r0_i orr_r1-r0-r1_lsr_i bfi_r0-r1_i_i bfi_r2-r0_i_i	sub_r0-r1_i orr_r1-r0-r1_lsr_i bfi_r2-r1_i_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i and_r2-r1_i bfi_r3-r2_i_i bic_r1-r2-r3	mov_r1_i bic_r1-r1-r3
eor_r0-r1-r0 eor_r2-r3-r0_lsl_i bic_r3-r3-r2 and_r1-r2-r3	sub_r1-r3-r3
cmp_r0-r1 mvn_lt_r1-r0 sub_r2-r1_i sub_r3-r2_i	cmp_r0-r1 mvn_lt_r1-r0 sub_r3-r1_i
eor_r0-r0-r1 bic_r2-r0-r2 bfi_r1-r2_i_i bfi_r3-r1_i_i bfi_r3-r3_i_i	eor_r0-r0-r1 bic_r1-r0-r2 bfi_r3-r1_i_i bfi_r3-r3_i_i
tst_r0-r1 mvn_ne_r2-r1 mvn_ne_r2-r0 orr_r3-r3-r2 bfi_r0-r3_i_i and_r3-r2-r0_lsl_i	tst_r0-r1 mvn_ne_r2-r0 orr_r3-r3-r2 bfi_r0-r3_i_i and_r3-r2-r0_lsl_i
sub_r0-r1-r0_lsr_i sub_r1-r2-r1_lsl_i bic_r2-r1-r2 bfi_r1-r2_i_i bic_r2-r1-r0	sub_r0-r1-r0_lsr_i sub_r1-r2-r1_lsl_i mvn_r2-r0_ror_i and_r2-r1-r2_lsl_i
tst_r0-r1 mov_ne_r1-r2 bfi_r3-r0_i_i add_r1-r1-r3_asr_i	tst_r0-r1 mov_ne_r1-r2 add_r1-r1-r3_asr_i
bic_r0-r0-r1 and_r2-r0-r2_asr_i and_r3-r3_i and_r3-r3-r2_lsl_i	and_r3-r3_i
bfi_r0-r1_i_i tst_r0_i mov_ne_r1_i and_r1-r1_i	tst_r0_i mov_ne_r1_i and_r1-r1_i
bic_r0-r1-r2 bfi_r1-r3_i_i bfi_r0-r0_i_i eor_r1-r0-r1_asr_i rsb_r1-r1-r2_asr_i	bic_r0-r1-r2 bfi_r0-r0_i_i eor_r1-r0-r1_asr_i rsb_r1-r1-r2_asr_i
tst_r0-r1 mvn_eq_r2-r1 mvn_eq_r2-r0 bic_r2-r0-r2 add_r0-r2_i	tst_r0-r1 unk bic_r2-r0-r2 add_r0-r2_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 eor_r3-r0-r2 eor_r2-r3_i orr_r2-r2_i	mvn_r2_i
tst_r0_i orr_ne_r1-r2-r3 orr_eq_r1-r2-r0 bic_r0-r2-r1 and_r0-r0-r3	rsb_r0-r1-r1
cmp_r0_i mov_cc_r1_i mov_cs_r1_i add_r2-r1_i bfi_r2-r2_i_i add_r1-r2-r2_lsl_i	mov_r1_i cmp_r0_i mov_cs_r1_i add_r2-r1_i add_r1-r2-r2_lsl_i
cmp_r0-r1 orr_lt_r2-r1_i orr_ge_r2-r1-r3 bfi_r1-r2_i_i eor_r0-r2-r1_lsr_i	cmp_r0-r1 orr_ge_r2-r1-r3 orr_lt_r2-r1_i eor_r0-r2-r1_lsr_i
and_r0-r1_i rsb_r1-r0-r1 add_r0-r1-r1 bic_r2-r0-r1	bic_r1-r1_i add_r0-r1-r1 bic_r2-r0-r1
cmp_r0-r1 mov_ls_r2-r0 mov_hi_r2_i bic_r2-r2-r3	cmp_r0-r1 eor_hi_r0-r3_i bic_r2-r0-r3
orr_r0-r1_i orr_r1-r0-r2 orr_r0-r1-r0 bic_r1-r0-r1	bic_r1-r1-r1
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 orr_r3-r1-r3 bfi_r3-r3_i_i orr_r1-r1-r3_asr_i eor_r3-r1-r2	tst_r0_i mvn_ne_r1-r2 mvn_ls_r1-r3 orr_r3-r1-r3 orr_r1-r1-r3_asr_i eor_r3-r1-r2
add_r0-r0-r1_ror_i add_r1-r0-r0 bfi_r0-r0_i_i rsb_r0-r0-r1	add_r0-r0-r1_ror_i
orr_r0-r1_i orr_r1-r2-r0_lsl_i and_r2-r1_i add_r0-r2_i and_r1-r0_i	and_r2-r2_i add_r0-r2_i and_r1-r0_i
orr_r0-r1_i bic_r2-r1-r0 add_r3-r0_i bic_r1-r3-r2 sub_r2-r1_i	orr_r3-r1_i add_r2-r3_i
bfi_r0-r0_i_i and_r1-r2-r0_asr_i orr_r2-r1_i bic_r0-r0-r2 eor_r1-r3-r0	and_r1-r2-r0_asr_i orr_r2-r1_i bic_r0-r0-r2 eor_r1-r3-r0
cmp_r0-r1 mov_ls_r0-r2_lsl_i mvn_ls_r0-r2 and_r2-r0-r2	cmp_r0-r1 mvn_ls_r0-r2 and_r2-r0-r2
cmp_r0_i mov_hi_r1_i bfi_r0-r0_i_i sub_r2-r0_i eor_r0-r2-r1_ror_i add_r2-r1-r0_lsl_i	cmp_r0_i mov_hi_r1_i sub_r2-r0_i eor_r0-r2-r1_ror_i add_r2-r1-r0_lsl_i
bfi_r0-r1_i_i sub_r2-r0-r2_lsl_i bfi_r2-r2_i_i add_r2-r2_i	sub_r2-r0-r2_lsl_i bfi_r2-r2_i_i add_r2-r2_i
sub_r0-r0-r1 rsb_r1-r0_i bic_r0-r2-r1 and_r0-r0_i	sub_r0-r0-r1 and_r0-r2-r0 and_r0-r0_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 bfi_r1-r2_i_i	mvn_r2-r3 bfi_r1-r2_i_i
tst_r0-r1 mov_ne_r2_i bfi_r1-r2_i_i rsb_r2-r1_i bic_r1-r2-r1 and_r1-r2-r1	tst_r0-r1 mov_ne_r2_i bfi_r1-r2_i_i rsb_r2-r1_i bic_r1-r2-r1
bfi_r0-r0_i_i tst_r0-r1 mvn_ne_r2-r0 bfi_r0-r2_i_i	tst_r0-r1 mvn_ne_r2-r0 bfi_r0-r2_i_i
tst_r0-r1 mvn_ne_r0-r2 bic_r3-r0-r2 bic_r1-r0-r3	tst_r0-r1 mvn_ne_r0-r2 and_r1-r2-r0
sub_r0-r1_i add_r1-r2-r2 eor_r0-r0-r1 eor_r3-r0-r3 bic_r1-r3-r0	sub_r0-r1_i eor_r0-r0-r2_lsl_i bic_r1-r3-r0
sub_r0-r1-r2_asr_i and_r0-r3-r0 orr_r2-r0-r1 rsb_r1-r0-r2 sub_r3-r0-r1_asr_i	sub_r0-r1-r2_asr_i and_r0-r3-r0 bic_r1-r1-r0 sub_r3-r0-r1_asr_i
bic_r0-r0-r1 and_r2-r1-r0_ror_i bic_r0-r1-r2 and_r0-r0_i bfi_r0-r0_i_i	bic_r0-r0-r1 bic_r0-r1-r0_asr_i and_r0-r0_i bfi_r0-r0_i_i
bic_r0-r0-r1 orr_r1-r0_i bfi_r2-r3_i_i orr_r1-r2-r1	bic_r0-r0-r1 orr_r1-r0_i orr_r1-r2-r1
bic_r0-r0-r1 eor_r2-r0_i bfi_r2-r2_i_i sub_r3-r2_i	bic_r0-r0-r1 eor_r2-r0_i sub_r3-r2_i
tst_r0-r1 and_ne_r0-r1-r0 eor_r0-r0_i orr_r2-r1-r0	tst_r1-r0 orr_r2-r1_i eor_ls_r2-r0-r2
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 orr_r0-r1-r2_ror_i and_r3-r1-r0	and_r3-r1-r1
eor_r0-r0_i sub_r1-r0-r2_lsl_i orr_r0-r1-r0 bfi_r1-r0_i_i	eor_r0-r0_i sub_r1-r0-r2_lsl_i
and_r0-r1-r0_ror_i rsb_r1-r1-r0 bfi_r2-r1_i_i orr_r1-r2_i	bic_r1-r1-r0_ror_i bfi_r2-r1_i_i orr_r1-r2_i
tst_r0_i mvn_eq_r1-r0 mov_eq_r1-r2_lsl_i orr_r1-r0-r1_lsl_i bfi_r0-r1_i_i eor_r2-r0_i	bfi_r0-r0_i_i eor_r2-r0_i
and_r0-r0-r1 rsb_r0-r0-r1 and_r1-r0_i bic_r1-r2-r1	and_r1-r1_i bic_r1-r1-r0 bic_r1-r2-r1
sub_r0-r1-r2 bfi_r2-r0_i_i bic_r3-r2-r0 orr_r3-r3-r0	sub_r0-r1-r2 bfi_r2-r0_i_i orr_r3-r0-r2
eor_r0-r1_i eor_r2-r0-r2 orr_r2-r1-r2_lsr_i rsb_r3-r2-r1	eor_r2-r1-r2 orr_r2-r1-r2_lsr_i rsb_r3-r2-r1
rsb_r0-r0_i add_r0-r0-r1 eor_r2-r0-r1 bfi_r2-r2_i_i	rsb_r0-r0_i add_r0-r0-r1 eor_r2-r0-r1
and_r0-r1-r2 sub_r0-r2-r0 orr_r0-r0_i and_r0-r0_i	bic_r0-r2-r1 and_r0-r0_i
orr_r0-r1_i rsb_r0-r0_i bfi_r0-r0_i_i sub_r2-r0_i bfi_r1-r2_i_i	add_r0-r1-r1_asr_i sub_r0-r1-r0_lsl_i sub_r2-r0_i bfi_r1-r2_i_i
bfi_r0-r1_i_i rsb_r2-r1_i sub_r1-r0-r2 and_r0-r1_i sub_r2-r0_i	unk add_r2-r1-r2_lsl_i unk
add_r0-r1-r2_lsr_i bfi_r0-r0_i_i orr_r3-r0_i bfi_r3-r3_i_i bfi_r0-r3_i_i	add_r0-r1-r2_lsr_i bfi_r0-r0_i_i bfi_r0-r0_i_i
bic_r0-r1-r2 bic_r3-r0-r1 bic_r0-r3-r1 bic_r2-r0-r3 bfi_r2-r2_i_i	bic_r2-r3-r3
bfi_r0-r1_i_i and_r2-r1-r0 bic_r3-r2-r3 sub_r0-r1-r3_asr_i bic_r0-r3-r0	orr_r2-r0_i and_r2-r1-r2 bic_r3-r2-r3 sub_r0-r1-r3_asr_i bic_r0-r3-r0
orr_r0-r1_i eor_r1-r0_i and_r1-r0-r1_lsr_i eor_r2-r1_i eor_r2-r2_i	orr_r0-r1_i and_r1-r0-r1_lsr_i eor_r2-r1_i
and_r0-r1-r2 bic_r2-r2-r0 bic_r0-r2-r3 orr_r3-r0-r3	bic_r0-r2-r1 orr_r3-r0-r3
tst_r0-r1 mvn_ne_r2-r1 add_r1-r0_i and_r1-r2-r1 and_r3-r1-r2	tst_r0-r1 mvn_ne_r2-r1 add_r1-r0_i and_r3-r1-r2
tst_r0-r1 mov_ne_r2-r1_lsr_i orr_r1-r1-r2 and_r3-r2-r1 eor_r3-r3_i	tst_r0-r1 mov_ne_r2-r1_lsr_i eor_r3-r2_i
orr_r0-r0-r1_lsr_i and_r2-r1-r0 sub_r0-r0-r2 rsb_r2-r0_i orr_r3-r0-r2	orr_r0-r0-r1_lsr_i bic_r0-r0-r1 rsb_r2-r0_i orr_r3-r0-r2
orr_r0-r1-r0_lsr_i eor_r0-r0_i bic_r2-r0-r3 eor_r1-r2-r0	orr_r0-r1-r0_lsr_i eor_r0-r0_i and_r1-r0-r3
cmp_r0-r1 mov_cc_r2_i mov_cs_r2_i and_r3-r0-r2 bfi_r3-r3_i_i	eor_r3-r1-r1
cmp_r0_i mov_ls_r1_i mov_hi_r1_i eor_r2-r3-r1	cmp_r0_i eor_r2-r3_i eor_ls_r2-r3_i
orr_r0-r0-r1_lsr_i rsb_r2-r0-r1 add_r2-r2_i add_r1-r2_i	orr_r0-r0-r1_lsr_i rsb_r2-r0-r1 add_r1-r2_i
tst_r0-r1 mov_ne_r1_i bic_r1-r0-r1 bic_r2-r0-r1	and_r2-r0_i tst_r1-r0 rsb_cs_r2-r0-r0
tst_r0-r1 mov_eq_r1-r2 mov_eq_r1_i sub_r1-r1-r3_ror_i	tst_r0-r1 mov_eq_r1_i sub_r1-r1-r3_ror_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r1 orr_r0-r2_i add_r3-r0-r0 add_r2-r1-r3_lsr_i bic_r0-r2-r1	mvn_r2-r3 tst_r0-r1 mvn_ge_r2-r1 add_r3-r2-r2 add_r2-r1-r3_lsr_i bic_r0-r2-r1
tst_r0_i mov_eq_r1-r2 sub_r0-r1-r0 and_r1-r0_i eor_r2-r1-r0	tst_r0_i mov_eq_r1-r2 sub_r0-r1-r0 bic_r2-r0_i
cmp_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r3 bfi_r2-r2_i_i bic_r0-r2-r1	cmp_r0-r1 mvn_ne_r1-r2 mvn_ne_r0-r1
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1_i bfi_r0-r1_i_i orr_r3-r3-r0_lsr_i bfi_r3-r3_i_i	unk unk bfi_r3-r3_i_i
bfi_r0-r1_i_i bfi_r1-r0_i_i bfi_r0-r1_i_i sub_r1-r0_i	bfi_r0-r1_i_i bfi_r0-r0_i_i sub_r1-r0_i
bfi_r0-r0_i_i bfi_r1-r2_i_i rsb_r3-r1-r0_lsr_i orr_r1-r2-r3_ror_i bfi_r2-r1_i_i	bfi_r1-r2_i_i rsb_r3-r1-r0_lsr_i orr_r1-r2-r3_ror_i bfi_r2-r1_i_i
eor_r0-r1-r0_lsl_i orr_r2-r0-r1 bic_r1-r1-r0 eor_r1-r1-r2 bic_r3-r0-r1	rsb_r3-r0-r0
cmp_r0-r1 orr_lt_r1-r1_i orr_ge_r1-r2_i bfi_r2-r1_i_i	orr_r2-r2_i
orr_r0-r1_i add_r2-r1_i rsb_r3-r2-r0 add_r0-r3_i	and_r3-r1_i rsb_r0-r3_i
rsb_r0-r1_i add_r1-r0_i bic_r0-r2-r1 eor_r0-r2-r0 bfi_r2-r0_i_i	and_r0-r2-r1 bfi_r2-r0_i_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i orr_r0-r2-r1_ror_i bfi_r2-r0_i_i bfi_r1-r2_i_i	tst_r0-r1 mov_ne_r1_i mov_eq_r1_i bfi_r2-r2_i_i bfi_r1-r2_i_i
cmp_r0-r1 sub_cc_r2-r3_i eor_r3-r2_i eor_r2-r3-r2 eor_r3-r2-r3	cmp_r0-r1 sub_cc_r2-r3_i and_r3-r2-r2
cmp_r0-r1 mvn_hi_r2-r3 bfi_r0-r2_i_i bfi_r1-r0_i_i bfi_r2-r1_i_i	cmp_r0-r1 mvn_hi_r2-r3 bfi_r2-r1_i_i
bfi_r0-r0_i_i add_r0-r0-r1 rsb_r0-r0_i orr_r2-r0_i sub_r3-r0-r2	add_r0-r0-r1 bic_r3-r0_i sub_r3-r3-r0
orr_r0-r1-r0 tst_r2-r0 eor_eq_r3-r2-r3 and_r0-r1-r3	and_r0-r1-r3
tst_r0_i orr_ne_r1-r1-r2_asr_i bfi_r2-r3_i_i orr_r2-r1-r2_asr_i and_r0-r2-r1	tst_r0_i orr_ne_r1-r1-r2_asr_i orr_r0-r1-r1
cmp_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 sub_r3-r2-r1	mvn_r2-r0 sub_r3-r2-r1
orr_r0-r1_i bfi_r1-r0_i_i eor_r2-r1_i rsb_r3-r2-r0	eor_r2-r1_i rsb_r3-r2-r1
eor_r0-r0-r1 eor_r1-r0_i rsb_r2-r0-r1_lsl_i bfi_r1-r2_i_i	eor_r0-r0-r1 eor_r1-r0_i bfi_r1-r0_i_i
tst_r0_i mvn_ne_r1-r0 mvn_ne_r1-r0 bfi_r1-r1_i_i	tst_r0_i mvn_ne_r1-r0
bfi_r0-r1_i_i bic_r1-r0-r2 bic_r0-r1-r0 bic_r0-r0-r2	sub_r0-r0-r0
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i rsb_r1-r2-r1_asr_i	sub_r1-r2-r2_lsl_i
and_r0-r1-r2 rsb_r2-r0-r2 eor_r1-r3-r2 bfi_r2-r1_i_i	bic_r2-r2-r1 and_r3-r3_i eor_r2-r2-r3
cmp_r0-r1 mov_ls_r1_i mov_hi_r1-r0_lsl_i bfi_r1-r1_i_i	cmp_r0-r1 mov_ne_r1-r0_lsl_i mov_ls_r1_i
tst_r0-r1 mov_eq_r2_i bfi_r1-r2_i_i add_r1-r0-r1_asr_i orr_r0-r0-r1_lsl_i	add_r1-r0-r1_asr_i orr_r0-r0-r1_lsl_i
tst_r0_i mvn_ne_r1-r2 bic_r0-r2-r1 bic_r2-r1-r0 eor_r3-r2-r0_lsr_i	tst_r0_i mvn_ne_r1-r2 bic_r0-r2-r1 eor_r3-r1-r0_lsr_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i and_r3-r2-r0	tst_r0-r1 and_r3-r0_i and_eq_r3-r0_i
and_r0-r1_i bic_r0-r0-r1 bfi_r2-r3_i_i rsb_r1-r2-r0_lsr_i	sub_r0-r0-r0 bfi_r2-r3_i_i rsb_r1-r2-r0_ror_i
add_r0-r0-r1 orr_r2-r0-r3 bfi_r3-r0_i_i and_r3-r2-r3	add_r0-r0-r1 bfi_r3-r0_i_i
tst_r0-r1 mvn_eq_r1-r0 and_r0-r2-r1 and_r2-r1-r2 bic_r0-r0-r2	bic_r0-r2-r2
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 and_r3-r2-r1_lsl_i	mvn_r1-r2 and_r3-r2-r1_lsl_i
add_r0-r1_i sub_r0-r0_i bfi_r2-r0_i_i bfi_r3-r2_i_i	bfi_r3-r2_i_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 eor_r1-r1-r2_asr_i	mvn_r1-r2 eor_r1-r1-r2_asr_i
eor_r0-r0-r1 add_r2-r0-r0_ror_i orr_r0-r2_i and_r1-r0-r1_lsl_i	eor_r0-r0-r1 add_r2-r0-r0_ror_i and_r1-r2-r1_lsl_i
sub_r0-r1-r2 bfi_r0-r0_i_i sub_r2-r0-r2 bic_r2-r2-r3	sub_r0-r1-r2_lsl_i bic_r2-r0-r3
eor_r0-r0-r1_ror_i rsb_r2-r3-r0 add_r3-r0_i sub_r3-r3-r2	add_r3-r3_i
cmp_r0-r1 and_ne_r1-r0_i orr_r0-r0-r1 and_r1-r0-r1_lsl_i	cmp_r0-r1 and_ne_r1-r0_i and_r1-r0-r1_lsl_i
cmp_r0-r1 mvn_ne_r0-r1 bfi_r2-r0_i_i bfi_r0-r2_i_i bfi_r2-r0_i_i	cmp_r0-r1 eor_ne_r0-r1_i bfi_r0-r2_i_i bfi_r2-r0_i_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i add_r2-r0-r1 bfi_r2-r2_i_i sub_r1-r2_i	tst_r0-r1 add_r2-r0_i add_cs_r2-r0_i bfi_r2-r2_i_i sub_r1-r2_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 bic_r2-r2-r1 bic_r3-r1-r2 sub_r0-r2-r1_lsr_i orr_r3-r0-r3	mvn_r1-r0 tst_r0_i mvn_ge_r1-r2 bic_r2-r2-r1 sub_r0-r2-r1_lsr_i orr_r3-r0-r1
tst_r0_i mov_ne_r1-r0_lsl_i mov_eq_r1_i rsb_r0-r2-r1_asr_i add_r1-r2-r0	tst_r0_i mov_ne_r1-r0_lsl_i mov_eq_r1_i mov_r1-r1_asr_i
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r2 rsb_r1-r0-r3_lsr_i sub_r3-r2-r1_ror_i	mvn_r0-r2 rsb_r1-r0-r3_lsr_i sub_r3-r2-r1_ror_i
sub_r0-r1-r2 sub_r2-r3-r0_lsl_i sub_r3-r2-r0_lsl_i orr_r0-r3-r1 bfi_r2-r0_i_i	sub_r0-r1-r2 sub_r2-r3-r0_lsl_i orr_r0-r3-r1 bfi_r2-r0_i_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 bic_r3-r0-r1 bic_r3-r0-r3 rsb_r1-r3-r0	tst_r0_i orr_r1-r0-r0 and_cs_r1-r2-r0
cmp_r0_i mvn_eq_r1-r0 bfi_r0-r1_i_i bfi_r2-r0_i_i rsb_r3-r0-r2	cmp_r0_i bfi_ne_r0-r1_i_i bfi_r2-r0_i_i rsb_r3-r0-r2
tst_r0_i orr_eq_r0-r0_i rsb_r1-r2-r0 and_r0-r3-r1_lsl_i bic_r0-r0-r3	rsb_r0-r0-r0
rsb_r0-r1-r2 orr_r3-r3-r1_ror_i bfi_r0-r0_i_i rsb_r1-r0-r3 eor_r1-r1-r0_asr_i	rsb_r0-r1-r2 orr_r3-r3-r1_ror_i rsb_r1-r0-r3 eor_r1-r1-r0_asr_i
tst_r0-r1 mov_ne_r2-r0_ror_i mov_eq_r2_i sub_r3-r2-r0	tst_r0-r1 rsb_r3-r0-r0_ror_i rsb_eq_r3-r0_i
orr_r0-r1-r2 bfi_r3-r0_i_i eor_r1-r0-r3 bfi_r0-r1_i_i sub_r0-r0_i	orr_r0-r1-r2 eor_r3-r0-r3 bic_r1-r3_i bfi_r0-r1_i_i sub_r0-r0_i
bfi_r0-r1_i_i sub_r1-r0-r1 add_r1-r1_i bfi_r2-r1_i_i	unk
rsb_r0-r1-r2 bic_r2-r0-r1 orr_r3-r2_i bfi_r3-r3_i_i	rsb_r0-r1-r2 bic_r2-r0-r1 orr_r3-r2_i
tst_r0-r1 mvn_eq_r2-r1 bic_r2-r3-r2 rsb_r0-r2_i bfi_r1-r0_i_i	tst_r0-r1 mvn_eq_r2-r1 bic_r2-r3-r2 bfi_r1-r2_i_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i add_r0-r1-r1_asr_i	tst_r1-r0 mov_r0_i add_cs_r0-r0-r0_asr_i
cmp_r0-r1 mvn_ls_r2-r3 mvn_hi_r2-r3 sub_r0-r1-r3 sub_r1-r0-r2	add_r1-r1_i
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r0 bfi_r0-r1_i_i and_r2-r0-r3_ror_i bfi_r1-r2_i_i	mvn_r1-r0 and_r2-r1-r3_lsr_i bfi_r1-r2_i_i
orr_r0-r1-r2 and_r0-r2-r0 sub_r0-r2-r0_lsl_i sub_r1-r0-r1_lsl_i	sub_r0-r2-r2_lsl_i sub_r1-r0-r1_lsl_i
tst_r0-r1 mov_eq_r1_i mvn_eq_r1-r0 tst_r1-r2 mov_eq_r3_i eor_r0-r3-r2_ror_i	tst_r1-r0 mvn_eq_r1-r0 tst_r1-r2 mov_eq_r3_i eor_r0-r3-r2_ror_i
bfi_r0-r0_i_i and_r1-r0-r2 sub_r2-r0-r2 eor_r0-r2-r1 bic_r3-r0-r1	bfi_r0-r0_i_i and_r1-r0-r2 sub_r2-r0-r2 bic_r3-r2-r1
cmp_r0-r1 mvn_eq_r1-r2 eor_r0-r1-r0 bic_r1-r0-r1	cmp_r0-r1 mvn_eq_r1-r2 bic_r1-r0-r1
and_r0-r1-r2 bfi_r0-r0_i_i bfi_r2-r0_i_i bic_r2-r0-r2 bfi_r1-r2_i_i	unk
cmp_r0_i mov_cs_r1_i eor_r2-r1_i add_r0-r2_i bfi_r0-r0_i_i	cmp_r0_i mov_cs_r1_i eor_r2-r1_i add_r0-r2_i
sub_r0-r0-r1 bfi_r0-r0_i_i bfi_r0-r0_i_i bfi_r0-r0_i_i	sub_r0-r0-r1 bfi_r0-r0_i_i
rsb_r0-r1-r0 bfi_r2-r0_i_i and_r3-r1-r2_lsr_i bfi_r1-r3_i_i	and_r3-r1-r2_lsr_i bfi_r1-r3_i_i
rsb_r0-r1_i sub_r2-r0-r1_lsr_i bfi_r1-r2_i_i rsb_r0-r1-r0_lsl_i bfi_r2-r0_i_i	rsb_r0-r1_i sub_r2-r0-r1_lsr_i bfi_r2-r0_i_i
bic_r0-r0-r1 and_r2-r2-r1_asr_i and_r3-r0-r1 and_r0-r2_i bic_r2-r0-r3	and_r0-r2_i and_r2-r0-r1_asr_i
orr_r0-r1-r2 orr_r3-r1-r0 bic_r1-r0-r1 bic_r0-r3-r1	orr_r0-r1-r1
tst_r0-r1 mov_ne_r0_i bfi_r2-r0_i_i bfi_r0-r2_i_i	tst_r0-r1 mov_ne_r0_i bfi_r0-r2_i_i
eor_r0-r1-r2_ror_i sub_r0-r0_i rsb_r2-r1-r0 orr_r3-r1-r2 rsb_r2-r3-r0	eor_r0-r1-r2_ror_i sub_r0-r0_i rsb_r2-r1-r0 and_r2-r1-r2
bfi_r0-r0_i_i orr_r0-r0-r1 and_r2-r3_i bic_r3-r0-r2 eor_r0-r3_i	and_r2-r3_i orr_r0-r0-r1 bic_r3-r0-r2 eor_r0-r3_i
eor_r0-r1-r2_lsl_i bfi_r0-r0_i_i orr_r0-r3-r0_lsr_i eor_r2-r0-r1_asr_i	eor_r0-r1-r2_lsl_i orr_r0-r3-r0_lsr_i eor_r2-r0-r1_asr_i
cmp_r0_i mov_lt_r1_i mov_ge_r1_i bic_r0-r1-r2 bic_r3-r0-r1 bic_r2-r3-r0 bic_r0-r2-r3	rsb_r0-r3-r3
tst_r0_i mov_ne_r1_i mov_eq_r1_i sub_r0-r2-r1	tst_r0_i sub_ne_r0-r2_i sub_eq_r0-r2_i
rsb_r0-r1-r2 sub_r1-r2-r0 and_r2-r1_i and_r0-r1_i rsb_r3-r0-r2	sub_r3-r2-r2
cmp_r0_i sub_cc_r0-r1-r2 sub_cs_r0-r0-r2_lsr_i sub_r3-r0_i bfi_r3-r3_i_i bfi_r1-r3_i_i	cmp_r0_i sub_cs_r0-r0-r2_ror_i sub_cc_r0-r1-r2 bfi_r1-r0_i_i
tst_r0-r1 mov_ne_r1-r2_ror_i rsb_r3-r1-r2 eor_r3-r3-r1 add_r0-r0-r3 bfi_r0-r0_i_i	tst_r0-r1 mov_ne_r1-r2_ror_i rsb_r3-r1-r2 eor_r3-r3-r1 add_r0-r0-r3
add_r0-r1-r1 bfi_r2-r0_i_i eor_r0-r3-r2 bfi_r1-r0_i_i sub_r1-r0-r1	eor_r0-r3-r2 bfi_r1-r0_i_i sub_r1-r0-r1
sub_r0-r1-r0_lsl_i sub_r2-r0-r2_asr_i orr_r3-r2_i bfi_r1-r3_i_i	sub_r2-r1-r2_ror_i orr_r3-r2_i bfi_r1-r3_i_i
tst_r0-r1 mov_ne_r2_i eor_r3-r0-r1_asr_i and_r2-r3-r2_lsl_i bfi_r0-r2_i_i	unk
tst_r0-r1 mvn_ne_r0-r1 eor_r1-r1-r2_lsr_i bfi_r1-r1_i_i bic_r0-r1-r0 orr_r3-r0-r1	eor_r3-r1-r2_lsr_i
orr_r0-r1-r2 and_r0-r0-r1 and_r0-r0_i rsb_r3-r2-r0	and_r0-r1_i rsb_r3-r2-r0
sub_r0-r1-r2_lsl_i sub_r1-r0_i add_r2-r1-r0 rsb_r2-r2-r0	sub_r0-r1-r2_lsl_i rsb_r2-r0_i
cmp_r0-r1 mvn_cs_r2-r0 bic_r1-r1-r2 and_r0-r1-r0	cmp_r0-r1 bic_cc_r1-r1-r2 and_r0-r1-r0
cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 bic_r2-r3-r1 bfi_r3-r2_i_i add_r3-r1-r3_ror_i	mvn_r1-r2 bic_r2-r3-r1 bfi_r3-r2_i_i add_r3-r1-r3_ror_i
tst_r0-r1 mov_eq_r2_i bic_r1-r2-r3 bfi_r1-r1_i_i	tst_r0-r1 mov_eq_r2_i bic_r1-r2-r3
tst_r0_i mov_ne_r1_i mov_ne_r1_i and_r2-r1_i bic_r3-r2-r3 add_r2-r3_i	tst_r0_i mov_ne_r1_i and_r2-r1_i bic_r3-r2-r3 add_r2-r3_i
tst_r0_i orr_ne_r1-r2-r0 orr_eq_r1-r1-r3 bfi_r3-r3_i_i rsb_r1-r1-r3 bic_r1-r3-r1	tst_r0_i orr_eq_r1-r1-r3 orr_ne_r1-r2-r0 rsb_r1-r1-r3 bic_r1-r3-r1
bfi_r0-r1_i_i add_r2-r0-r0 bic_r3-r3-r2 and_r1-r3_i	bic_r3-r3-r0_lsl_i and_r1-r3_i
bfi_r0-r1_i_i rsb_r2-r0-r1 bic_r1-r2-r0 and_r2-r0-r1	eor_r2-r0-r0
tst_r0-r1 mov_eq_r0-r1 sub_r2-r0_i orr_r0-r2_i rsb_r1-r1-r0_lsr_i	tst_r0-r1 mov_ls_r0-r1 sub_r2-r0_i rsb_r1-r1-r2_lsr_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 bic_r3-r0-r2	orr_r3-r0-r0
and_r0-r1-r2 add_r2-r0_i rsb_r0-r2_i rsb_r3-r0_i orr_r3-r3_i	and_r0-r1-r2 add_r3-r0_i orr_r3-r3_i
cmp_r0-r1 sub_eq_r1-r2-r3 bfi_r0-r3_i_i bic_r0-r1-r0 bic_r0-r0-r2 sub_r3-r1-r0_asr_i	cmp_r0-r1 sub_eq_r1-r2-r3 bic_r0-r1-r0 bic_r0-r0-r2 sub_r3-r1-r0_asr_i
cmp_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 add_r3-r1-r2_asr_i	mvn_r1-r2 add_r3-r1-r2_asr_i
sub_r0-r1-r0_asr_i and_r2-r2-r1_lsr_i sub_r0-r2-r0_lsl_i sub_r0-r2-r0 bfi_r3-r0_i_i	unk
add_r0-r0-r1 and_r1-r2-r0 orr_r0-r1-r0 bic_r2-r0-r2 bfi_r1-r2_i_i	add_r0-r1-r0 and_r1-r2-r0 bic_r2-r0-r2 bfi_r1-r2_i_i
cmp_r0_i mvn_lt_r1-r2 bic_r0-r3-r1 bfi_r2-r0_i_i and_r1-r2_i	and_r1-r2_i
orr_r0-r1-r2_lsr_i eor_r3-r3-r0 eor_r2-r0-r3 eor_r3-r2_i	eor_r3-r3_i
cmp_r0_i mov_ne_r0_i mov_eq_r0_i rsb_r1-r2-r0_asr_i bfi_r0-r0_i_i bic_r0-r0-r1	cmp_r0_i mov_eq_r0_i mov_ne_r0_i rsb_r1-r2-r0_lsr_i bic_r0-r0-r1
sub_r0-r1-r2 bic_r3-r0-r3 add_r1-r3_i sub_r2-r1-r3	mov_r2_i
bic_r0-r0-r1 bic_r1-r1-r0 bic_r0-r2-r1 bfi_r3-r0_i_i	bic_r0-r2-r1 bfi_r3-r0_i_i
rsb_r0-r1_i bfi_r2-r1_i_i sub_r1-r0_i add_r3-r1-r0 bic_r3-r3-r2	rsb_r0-r1_i sub_r3-r0-r1 bfi_r2-r1_i_i bic_r3-r3-r2
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i eor_r1-r0-r2_asr_i	orr_r1-r0-r0
add_r0-r1_i and_r1-r0-r1 bic_r2-r0-r2 add_r1-r2-r1 rsb_r3-r1-r0	add_r0-r1_i and_r1-r0-r1 and_r0-r2-r0 rsb_r3-r1-r0
bic_r0-r0-r1 add_r2-r0_i and_r3-r2_i and_r0-r3_i add_r0-r0_i	bic_r2-r0-r1 and_r3-r2_i add_r0-r3_i
add_r0-r0_i orr_r1-r0_i rsb_r2-r1-r0 rsb_r1-r2_i bfi_r0-r1_i_i	add_r0-r0_i
and_r0-r1_i eor_r1-r2-r0 sub_r3-r1-r2 rsb_r0-r1-r3 bfi_r1-r0_i_i	and_r3-r1_i eor_r1-r2-r3
rsb_r0-r1_i rsb_r2-r0_i bfi_r2-r2_i_i and_r1-r0-r2	rsb_r0-r1_i rsb_r2-r0_i and_r1-r0-r2
orr_r0-r1-r0_asr_i and_r1-r0_i bfi_r1-r1_i_i bfi_r2-r1_i_i bfi_r0-r2_i_i	orr_r0-r1-r0_asr_i and_r1-r0_i eor_r2-r1-r0_lsl_i bfi_r0-r2_i_i
bic_r0-r1-r2 eor_r0-r2-r0 rsb_r3-r0_i add_r3-r1-r3_asr_i	orr_r0-r2-r1 rsb_r3-r0_i add_r3-r1-r3_asr_i
bic_r0-r1-r2 bic_r3-r1-r0 bic_r1-r1-r2 bfi_r1-r1_i_i rsb_r3-r3-r1	and_r3-r1-r2 bic_r1-r1-r2 bfi_r1-r1_i_i rsb_r3-r3-r1
bfi_r0-r0_i_i tst_r1-r0 mvn_eq_r2-r0 and_r2-r2_i	tst_r1-r0 mvn_eq_r2-r0 and_r2-r2_i
tst_r0-r1 and_ne_r0-r2-r3_lsl_i and_eq_r0-r0-r3_ror_i and_r2-r0-r2_lsl_i and_r3-r2_i	mov_r3_i
bic_r0-r1-r2 rsb_r1-r1-r0_lsr_i rsb_r0-r0_i orr_r3-r1-r0 orr_r2-r1-r3	bic_r0-r1-r2 rsb_r1-r1-r0_lsr_i rsb_r0-r0_i orr_r2-r1-r0
rsb_r0-r1-r2 eor_r0-r0-r3 bfi_r0-r0_i_i add_r2-r0_i bic_r3-r2-r3	rsb_r0-r1-r2 eor_r0-r0-r3 add_r2-r0_i bic_r3-r2-r3
and_r0-r0-r1 eor_r2-r1_i add_r0-r0-r2 add_r2-r0-r2	and_r0-r0-r1 eor_r2-r1_i add_r2-r0-r2_lsl_i
and_r0-r1_i sub_r2-r0_i sub_r2-r2-r0 orr_r2-r2-r3	unk
bic_r0-r1-r2 bic_r0-r3-r0 bic_r0-r3-r0 and_r1-r0-r2	eor_r1-r0-r0
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 bic_r1-r3-r0 orr_r0-r2-r1	bic_r0-r3-r0 unk
rsb_r0-r1_i bfi_r0-r0_i_i bfi_r1-r0_i_i and_r1-r1_i	and_r1-r1_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1_i and_r2-r1_i bfi_r1-r2_i_i bic_r3-r1-r2 add_r2-r2-r3_asr_i	mov_r1-r2 tst_r0_i mov_ls_r1_i and_r2-r1_i add_r2-r2-r1_asr_i
cmp_r0_i mov_ge_r0_i add_r0-r0-r1_lsl_i bfi_r2-r0_i_i bfi_r1-r2_i_i	cmp_r0_i mov_ge_r0_i bfi_r2-r0_i_i bfi_r1-r2_i_i
and_r0-r1-r2_lsl_i bic_r0-r1-r0 bic_r1-r0-r1 rsb_r2-r1-r0	bic_r2-r1-r2_lsl_i
sub_r0-r0-r1 eor_r0-r0-r2 eor_r1-r2-r0 rsb_r0-r0-r1_asr_i	sub_r0-r0-r1 eor_r2-r0-r2 rsb_r0-r2-r0_asr_i
and_r0-r0-r1_lsl_i add_r1-r1-r2_asr_i and_r2-r0-r1_ror_i bic_r1-r2-r0	bic_r1-r0-r0
sub_r0-r1_i orr_r0-r2-r0 bic_r1-r1-r0 bfi_r3-r1_i_i	bic_r1-r1-r2 bfi_r3-r1_i_i
sub_r0-r1-r0_asr_i bfi_r2-r0_i_i bic_r1-r2-r3 rsb_r1-r3-r1_lsr_i sub_r3-r1-r3	bic_r1-r2-r3 rsb_r1-r3-r1_lsr_i sub_r3-r1-r3
rsb_r0-r1_i rsb_r1-r0_i add_r0-r2_i sub_r3-r0-r1_lsl_i	sub_r0-r2_i sub_r3-r0-r1_lsl_i
tst_r0_i mov_ne_r0_i mov_eq_r0-r1_ror_i rsb_r2-r0-r3 eor_r1-r2-r1	tst_r0_i sub_r2-r3_i sub_eq_r2-r3-r1_ror_i eor_r1-r2-r1
tst_r0-r1 add_ne_r0-r2-r0 add_eq_r0-r2-r1 add_r1-r2-r0_lsr_i rsb_r2-r3-r0 bfi_r2-r2_i_i and_r1-r2-r1	tst_r0-r1 add_ne_r0-r2-r0 add_eq_r0-r2-r1 add_r1-r2-r0_lsr_i rsb_r2-r3-r0 and_r1-r2-r1
cmp_r0_i mvn_ge_r1-r2 orr_r2-r2-r1_lsl_i bic_r2-r2-r0 bfi_r3-r2_i_i	bic_r2-r2-r0 bfi_r3-r2_i_i
bfi_r0-r1_i_i and_r0-r2-r0_lsl_i and_r2-r0-r2 bic_r3-r1-r2	bfi_r0-r1_i_i and_r0-r2-r0_lsl_i bic_r3-r1-r0
cmp_r0-r1 mvn_lt_r2-r1 mvn_ge_r2-r1 sub_r2-r3-r2_asr_i	mvn_r2-r1 sub_r2-r3-r2_asr_i
orr_r0-r1-r2_asr_i rsb_r2-r0_i orr_r3-r2_i eor_r0-r3-r2_lsr_i orr_r0-r0_i	orr_r0-r1-r2_asr_i rsb_r2-r0_i eor_r0-r2-r2_lsr_i orr_r0-r0_i
cmp_r0-r1 mvn_cc_r0-r1 mvn_cs_r0-r2 and_r0-r0_i sub_r2-r0_i and_r2-r2_i	mov_r2_i
and_r0-r1-r2 tst_r0-r2 mvn_eq_r3-r0 bic_r3-r2-r3	tst_r1-r2 mvn_cs_r3-r1 bic_r3-r2-r3
tst_r0-r1 mvn_eq_r2-r1 orr_r3-r1_i bfi_r2-r2_i_i rsb_r1-r3-r2_lsl_i	tst_r0-r1 mvn_eq_r2-r1 orr_r3-r1_i rsb_r1-r3-r2_lsl_i
orr_r0-r1-r2 add_r3-r0-r1_lsl_i eor_r2-r3_i bfi_r1-r2_i_i	orr_r0-r1-r2 eor_r2-r0_i bfi_r1-r2_i_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 orr_r0-r0-r1_ror_i orr_r2-r2-r0 bfi_r2-r2_i_i	unk orr_r2-r0-r1_ror_i
cmp_r0-r1 mov_ne_r1-r0_lsr_i bfi_r2-r2_i_i and_r0-r1-r2_lsr_i add_r0-r0-r1_lsl_i	cmp_r0-r1 mov_ne_r1-r0_ror_i and_r0-r1-r2_lsr_i add_r0-r0-r1_lsl_i
add_r0-r0-r1_ror_i bic_r0-r2-r0 eor_r0-r2-r0_lsl_i bfi_r3-r0_i_i	bfi_r3-r2_i_i
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r1 bfi_r0-r0_i_i add_r0-r0-r2 sub_r1-r0-r1_ror_i	cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r1 add_r0-r0-r2 sub_r1-r0-r1_ror_i
tst_r0_i mov_ne_r1-r0 mov_eq_r1-r2 eor_r2-r3-r1 bic_r3-r2-r3	tst_r0_i bic_ge_r3-r2-r3 bic_ne_r3-r0-r3
bic_r0-r1-r2 rsb_r1-r2-r0_lsl_i bfi_r1-r1_i_i bfi_r0-r1_i_i and_r0-r0_i	bic_r0-r1-r2 rsb_r1-r2-r0_lsl_i bfi_r0-r1_i_i and_r0-r0_i
bic_r0-r0-r1 rsb_r1-r0_i eor_r2-r1_i sub_r0-r2_i and_r1-r0_i	bic_r0-r0-r1 rsb_r0-r0_i and_r1-r0_i
tst_r0-r1 rsb_eq_r2-r3-r0_lsl_i sub_r1-r2-r3_asr_i sub_r0-r1-r2	sub_r1-r2-r3_asr_i sub_r0-r1-r2
cmp_r0_i mov_ge_r1_i orr_r2-r3-r1_asr_i bfi_r2-r2_i_i	cmp_r0_i mov_ge_r1_i orr_r2-r3-r1_asr_i
cmp_r0-r1 sub_lt_r1-r1_i sub_r2-r2-r1 rsb_r0-r3-r2_lsr_i add_r0-r3-r0	cmp_r0-r1 sub_lt_r1-r1_i sub_r2-r2-r1 lsr_r0-r2_i
orr_r0-r1-r2 eor_r2-r2_i bic_r3-r2-r0 orr_r2-r0-r3	orr_r0-r1-r2 orr_r2-r0_i
and_r0-r0-r1_ror_i bfi_r1-r0_i_i add_r2-r3-r1_asr_i eor_r1-r2-r0_lsr_i bfi_r0-r1_i_i	and_r0-r0-r1_ror_i add_r2-r3-r1_asr_i eor_r1-r2-r0_lsr_i bfi_r0-r1_i_i
bfi_r0-r0_i_i cmp_r1-r0 mov_lt_r2-r3_ror_i bic_r2-r2-r3	cmp_r1-r0 mov_lt_r2-r3_ror_i bic_r2-r2-r3
tst_r0-r1 mvn_eq_r0-r1 orr_r0-r0-r2 add_r2-r1-r0 and_r2-r3-r2_lsr_i and_r1-r3-r2	tst_r1-r0 orr_r2-r2-r0 unk add_r2-r2-r1 and_r1-r3-r2_lsr_i
eor_r0-r0-r1 eor_r2-r1-r0 eor_r1-r2_i bic_r0-r1-r2	orr_r1-r0_i bic_r0-r1-r0
add_r0-r1_i bfi_r2-r0_i_i and_r3-r2-r1 and_r1-r3-r2	mvn_r3-r2_asr_i bic_r1-r1-r3_lsl_i
tst_r0_i mov_eq_r1_i eor_r0-r0-r1_lsr_i orr_r2-r0-r2	tst_r0_i eor_ne_r0-r0-r1_lsr_i orr_r2-r0-r2
bic_r0-r1-r0 eor_r2-r0_i add_r0-r0-r2 add_r1-r2-r0	bic_r0-r1-r0 eor_r2-r0_i add_r1-r0-r2_lsl_i
rsb_r0-r1_i and_r2-r1-r0 eor_r1-r1_i bic_r0-r2-r1	rsb_r0-r1_i and_r2-r0_i and_r0-r1-r2
cmp_r0-r1 mvn_cs_r2-r1 eor_r0-r2-r0 bic_r0-r0-r2	cmp_r0-r1 mvn_cs_r2-r1 bic_r0-r0-r2
bfi_r0-r1_i_i bic_r2-r3-r0 bic_r3-r0-r2 eor_r1-r3-r0 rsb_r1-r1_i	mov_r1_i
bfi_r0-r1_i_i add_r2-r1_i sub_r0-r2-r0 bfi_r0-r0_i_i bfi_r2-r0_i_i	add_r2-r1_i rsb_r0-r2-r0 bfi_r2-r0_i_i
tst_r0_i mov_ne_r1-r2 add_r0-r2-r2 bic_r3-r1-r0 bic_r2-r3-r0 bfi_r0-r2_i_i	tst_r0_i mov_r0-r2_lsl_i bfi_cs_r0-r1_i_i
cmp_r0-r1 mov_ne_r2_i mov_eq_r2_i bic_r2-r3-r2	cmp_r0-r1 bic_r2-r3_i bic_eq_r2-r3_i
tst_r0-r1 mov_ne_r2_i mov_ne_r2_i sub_r1-r1-r2	tst_r0-r1 mov_ne_r2_i sub_r1-r1-r2
and_r0-r1_i add_r1-r0-r2 bic_r2-r1-r0 orr_r3-r2-r1	and_r0-r1_i add_r3-r0-r2
sub_r0-r1_i and_r2-r0_i sub_r0-r2_i add_r1-r2-r0 bic_r3-r1-r0	and_r3-r1_i
orr_r0-r1_i bic_r0-r0-r2 orr_r2-r0_i bic_r2-r2-r1	mov_r2_i bic_r2-r2-r1
eor_r0-r1-r2 and_r3-r2-r0 sub_r1-r0-r3 and_r0-r1_i	and_r3-r1_i bic_r0-r3-r2
tst_r0-r1 mvn_ne_r0-r1 bic_r1-r1-r2 bfi_r1-r1_i_i rsb_r3-r3-r0 add_r1-r1-r3	tst_r0-r1 mvn_ne_r0-r1 rsb_r3-r3-r0 bic_r1-r1-r2 add_r1-r1-r3
eor_r0-r1-r2 bfi_r3-r0_i_i bfi_r1-r3_i_i sub_r1-r1_i bfi_r0-r1_i_i	eor_r0-r1-r2 sub_r1-r3_i bfi_r0-r1_i_i
add_r0-r1-r2_asr_i bic_r2-r3-r0 eor_r0-r2-r0 eor_r3-r1-r0 orr_r3-r3-r2	add_r0-r1-r2_asr_i bic_r2-r3-r0 eor_r3-r1-r0 orr_r3-r3-r2
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r2 add_r1-r3-r1_lsr_i	mvn_r1-r2 add_r1-r3-r1_lsr_i
rsb_r0-r1-r0 bic_r0-r1-r0 bfi_r2-r1_i_i rsb_r0-r2-r0 bfi_r1-r0_i_i	and_r0-r0-r1 eor_r0-r0-r2 bfi_r1-r0_i_i
cmp_r0_i mvn_eq_r1-r0 add_r2-r1-r0 bfi_r3-r1_i_i orr_r2-r2_i and_r3-r3-r2_asr_i	cmp_r0_i mvn_eq_r1-r0 add_r2-r1-r0 bfi_r3-r1_i_i and_r3-r3-r2_asr_i
tst_r0-r1 mvn_ne_r2-r0 and_r0-r0-r3 bic_r2-r3-r2 orr_r2-r2-r3 bic_r1-r2-r0	bic_r1-r3-r0
bfi_r0-r1_i_i sub_r2-r0-r1 eor_r1-r0-r2_lsr_i eor_r0-r1-r0	bfi_r0-r1_i_i sub_r2-r0-r1 mov_r0-r2_lsr_i
tst_r0-r1 add_ne_r1-r2_i and_r3-r2-r1_lsl_i bic_r2-r0-r3 orr_r1-r2-r3 add_r1-r1-r1_asr_i	tst_r1-r0 add_ne_r1-r2_i and_r3-r2-r1_lsl_i orr_r1-r0-r3 add_r1-r1-r1_asr_i
and_r0-r1-r2 bic_r3-r2-r0 sub_r2-r0_i eor_r0-r1-r2 and_r0-r0-r3	and_r0-r1-r2 bic_r3-r2-r0 sub_r2-r0_i and_r0-r2-r3
orr_r0-r1-r2 rsb_r3-r1_i sub_r2-r0-r2 eor_r1-r2-r3	rsb_r3-r1_i bic_r2-r1-r2 eor_r1-r2-r3
bic_r0-r1-r2 add_r3-r2-r0 bfi_r0-r1_i_i orr_r0-r3-r0	orr_r0-r1-r2 bfi_r1-r1_i_i orr_r0-r1-r0
rsb_r0-r1_i bfi_r1-r0_i_i eor_r0-r1_i orr_r2-r0_i bic_r3-r2-r3	eor_r0-r1_i bfi_r0-r1_i_i orr_r2-r0_i bic_r3-r2-r3
cmp_r0-r1 mvn_lt_r2-r0 mvn_ge_r2-r0 eor_r2-r2-r3 sub_r1-r2-r1_lsr_i	mvn_r2-r0 eor_r2-r2-r3 sub_r1-r2-r1_lsr_i
rsb_r0-r1-r0_lsl_i bfi_r2-r0_i_i and_r3-r2_i bfi_r1-r2_i_i rsb_r2-r3-r1	and_r3-r2_i rsb_r2-r3-r1 bfi_r2-r1_i_i
and_r0-r1-r2_ror_i add_r2-r0_i eor_r0-r3-r2_ror_i eor_r1-r3-r0 eor_r2-r1_i	and_r0-r1-r2_ror_i add_r2-r0_i ror_r1-r2_i eor_r2-r1_i
sub_r0-r1-r0 orr_r1-r0-r2 bfi_r1-r1_i_i bic_r3-r1-r2	sub_r0-r1-r0 bic_r3-r0-r2
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2_i and_r1-r1_i rsb_r1-r1-r2 bic_r2-r1-r2	sub_r2-r2-r2
bic_r0-r1-r2 tst_r0-r2 mov_ne_r3_i bfi_r2-r3_i_i	bfi_r2-r3_i_i
add_r0-r1_i eor_r1-r0-r1 rsb_r0-r1_i rsb_r2-r0_i sub_r2-r2_i	add_r0-r1_i eor_r1-r0-r1 sub_r2-r1_i
cmp_r0_i mvn_cc_r1-r0 mvn_cs_r1-r0 bfi_r2-r1_i_i eor_r0-r2-r1	mvn_r1-r0 bfi_r2-r1_i_i eor_r0-r2-r1
orr_r0-r1-r0 bfi_r2-r0_i_i orr_r3-r2_i bic_r0-r2-r3	bic_r0-r3-r3
rsb_r0-r1-r2_ror_i bic_r2-r0-r1 orr_r2-r2_i bic_r3-r0-r2	rsb_r0-r1-r2_ror_i bic_r1-r1_i and_r3-r1-r0
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 rsb_r2-r0_i and_r1-r1-r2	rsb_r0-r0_i bic_r1-r0-r2
orr_r0-r1-r2 sub_r2-r3_i and_r1-r0_i rsb_r2-r2-r1_lsl_i and_r2-r2_i	rsb_r2-r3_i and_r2-r2_i
orr_r0-r0_i sub_r1-r2_i rsb_r1-r0-r1 rsb_r1-r2-r1	orr_r0-r0_i mvn_r1-r0
tst_r0_i mov_ne_r0_i mov_eq_r0_i sub_r0-r0-r1 bic_r2-r1-r0 orr_r1-r2-r0_lsr_i	and_r3-r0_i rsb_r0-r3_i sub_r0-r0-r1 bic_r2-r1-r0 orr_r1-r2-r0_lsr_i
tst_r0-r1 mov_eq_r2_i add_r1-r2-r3_lsr_i add_r2-r2-r1 bfi_r2-r2_i_i	tst_r0-r1 mov_eq_r2_i add_r1-r2-r3_lsr_i add_r2-r2-r1
rsb_r0-r1-r0_lsr_i and_r2-r0-r2_ror_i eor_r3-r0-r2 bic_r1-r3-r1	rsb_r0-r1-r0_lsr_i orr_r3-r1-r2_ror_i bic_r1-r0-r3
sub_r0-r1-r2 and_r1-r0-r2 bfi_r1-r1_i_i add_r3-r1_i	sub_r0-r1-r2 and_r1-r0-r2 add_r3-r1_i
tst_r0_i mvn_eq_r1-r0 bfi_r2-r1_i_i and_r1-r2_i eor_r0-r1-r3	and_r1-r2_i eor_r0-r1-r3
bfi_r0-r1_i_i bfi_r0-r0_i_i orr_r2-r0_i add_r2-r0-r2_lsr_i	bfi_r0-r0_i_i add_r2-r0-r0_lsr_i
rsb_r0-r1_i cmp_r0-r2 mov_ne_r2-r0 and_r2-r2-r3_lsl_i	rsb_r0-r1_i and_r2-r0-r3_lsl_i
cmp_r0_i mov_cc_r0_i rsb_r1-r2-r0_lsr_i orr_r2-r1-r3	rsb_r1-r2-r0_lsr_i orr_r2-r1-r3
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r2 bic_r3-r3-r0 bic_r3-r3-r0 rsb_r1-r3_i	and_r3-r2-r3 rsb_r1-r3_i
cmp_r0-r1 mvn_cs_r0-r2 mvn_cs_r0-r1 rsb_r3-r1-r0 orr_r0-r3_i	cmp_r0-r1 mvn_cs_r0-r1 rsb_r3-r1-r0 orr_r0-r3_i
bic_r0-r0-r1 and_r2-r1_i orr_r0-r0_i bic_r0-r0-r2	orr_r0-r0_i bic_r0-r0-r1
cmp_r0-r1 mov_eq_r1_i orr_r2-r0-r1 eor_r0-r2-r1 bic_r2-r0-r2	rsb_r2-r2-r2
sub_r0-r0-r1_ror_i orr_r2-r0_i orr_r3-r2-r0 bic_r2-r2-r3	bic_r2-r3-r3
and_r0-r1_i and_r2-r0-r3_lsr_i bic_r2-r1-r2 bfi_r0-r2_i_i add_r2-r0_i	and_r0-r1_i bfi_r0-r1_i_i add_r2-r0_i
cmp_r0-r1 and_ls_r2-r3-r0 and_hi_r2-r3-r0 eor_r3-r1-r2_asr_i bfi_r3-r3_i_i	and_r2-r3-r0 eor_r3-r1-r2_asr_i bfi_r3-r3_i_i
orr_r0-r1_i sub_r2-r0-r2 bfi_r1-r2_i_i bfi_r3-r1_i_i	rsb_r0-r2-r1_lsr_i rsb_r1-r1-r0_lsl_i bfi_r3-r1_i_i
bfi_r0-r0_i_i rsb_r0-r1-r0 bfi_r2-r0_i_i bfi_r1-r2_i_i add_r0-r1_i	bfi_r1-r2_i_i add_r0-r1_i
bfi_r0-r0_i_i and_r1-r2_i bic_r2-r0-r1 eor_r3-r1_i orr_r2-r3-r2_asr_i	and_r1-r2_i eor_r3-r1_i orr_r2-r3-r0_asr_i
cmp_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 bfi_r1-r1_i_i	mvn_r1-r0 bfi_r1-r1_i_i
and_r0-r1-r2 tst_r2-r0 mov_eq_r1_i sub_r0-r1-r2	tst_r2-r1 mov_cs_r1_i sub_r0-r1-r2
tst_r0-r1 mvn_ne_r2-r0 orr_r0-r0-r2 rsb_r3-r2-r0	tst_r0-r1 bic_r3-r0-r2 lsl_ne_r3-r0_i
cmp_r0-r1 sub_cc_r1-r0-r2_lsl_i orr_r2-r1_i eor_r2-r3-r2 bfi_r3-r2_i_i	rsb_r2-r3_i bfi_r3-r2_i_i
bfi_r0-r0_i_i and_r1-r2_i eor_r3-r0-r3 orr_r3-r3-r1_asr_i	bfi_r0-r0_i_i eor_r3-r0-r3
bic_r0-r1-r2 bfi_r1-r2_i_i bfi_r2-r0_i_i eor_r1-r1-r2_asr_i	bfi_r1-r2_i_i eor_r1-r1-r2_asr_i
bfi_r0-r1_i_i bfi_r2-r0_i_i orr_r1-r2_i orr_r0-r1-r2	bfi_r2-r1_i_i orr_r0-r2_i
sub_r0-r0_i and_r1-r0-r2 and_r0-r3-r2 add_r2-r2-r1_lsl_i rsb_r1-r0-r2	sub_r0-r0_i and_r1-r0-r2 bic_r0-r2-r3 add_r1-r0-r1_lsl_i
and_r0-r0_i and_r1-r0_i orr_r1-r2-r1 bfi_r1-r1_i_i and_r1-r1_i	and_r1-r0_i orr_r1-r2-r1 bfi_r1-r1_i_i and_r1-r1_i
cmp_r0_i mov_lt_r0_i mov_ge_r0_i bfi_r0-r0_i_i	mov_r0_i
cmp_r0-r1 and_hi_r1-r2_i orr_r2-r2-r1_asr_i	cmp_r0-r1 orr_ls_r2-r2-r1_asr_i
bfi_r0-r1_i_i add_r0-r0-r2 and_r1-r0-r3_lsl_i bfi_r3-r1_i_i bfi_r0-r3_i_i	bfi_r0-r1_i_i add_r0-r0-r2 bfi_r0-r3_i_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i bfi_r0-r1_i_i sub_r2-r0_i	orr_r0-r0_i sub_r2-r0_i
cmp_r0-r1 mvn_lt_r2-r3 mvn_ge_r2-r3 and_r0-r2_i eor_r1-r0_i	unk and_r1-r0_i
orr_r0-r1_i bfi_r2-r0_i_i eor_r3-r2_i rsb_r1-r3_i	orr_r2-r2_i eor_r3-r2_i rsb_r1-r3_i
cmp_r0_i mov_ls_r1-r2 bic_r1-r1-r0 eor_r0-r1-r0	cmp_r0_i mov_ls_r1-r2 orr_r0-r1-r0
bfi_r0-r0_i_i and_r1-r2-r3 sub_r0-r0_i sub_r2-r1-r0 add_r2-r2_i	sub_r0-r0_i and_r1-r2-r3 sub_r2-r1-r0 add_r2-r2_i
bic_r0-r0-r1 and_r2-r0_i bic_r1-r1-r2 and_r3-r0-r2_lsr_i and_r1-r1-r3	eor_r1-r0-r0
eor_r0-r1-r0 eor_r2-r1-r0 eor_r1-r0_i bic_r0-r1-r2	eor_r2-r1_i bic_r0-r2-r0
bfi_r0-r0_i_i eor_r1-r0-r1 rsb_r2-r1_i add_r2-r1-r2_lsr_i rsb_r0-r2_i	eor_r1-r0-r1 rsb_r2-r1_i add_r2-r1-r2_lsr_i rsb_r0-r2_i
bfi_r0-r1_i_i tst_r0-r2 orr_eq_r0-r0_i bic_r1-r1-r0	tst_r0-r2 bfi_r0-r1_i_i bic_r1-r1-r0
orr_r0-r1-r0 bfi_r2-r0_i_i sub_r0-r2-r0_lsr_i sub_r3-r0_i sub_r1-r3-r0	mvn_r1_i
cmp_r0-r1 orr_hi_r2-r3-r1 eor_r1-r3-r2 add_r3-r2-r1 bfi_r1-r3_i_i	cmp_r0-r1 orr_hi_r2-r3-r1 eor_r1-r3-r2 bfi_r1-r3_i_i
and_r0-r1-r2_lsl_i and_r0-r0-r2 bfi_r3-r0_i_i bfi_r2-r3_i_i bfi_r3-r2_i_i	unk bfi_r2-r3_i_i bfi_r3-r2_i_i
bfi_r0-r0_i_i and_r1-r0_i bfi_r2-r1_i_i rsb_r1-r1-r2 add_r3-r1_i	bic_r2-r2_i orr_r3-r2_i
tst_r0_i mvn_eq_r1-r0 eor_r2-r1-r3 orr_r1-r1-r2	tst_r0_i mvn_ls_r1-r0 orr_r1-r1-r3
eor_r0-r1_i and_r1-r2-r0 bic_r1-r1-r2 bfi_r3-r1_i_i	unk
tst_r0-r1 mvn_eq_r0-r2 bfi_r2-r0_i_i bfi_r0-r2_i_i bic_r2-r2-r0	tst_r0-r1 mvn_eq_r0-r2 bfi_r0-r2_i_i bic_r2-r2-r0
bfi_r0-r1_i_i orr_r1-r0-r2_lsr_i bfi_r0-r1_i_i bic_r3-r1-r0 bic_r2-r3-r0	bfi_r0-r1_i_i orr_r1-r0-r2_lsr_i orr_r0-r0_i bic_r2-r1-r0
rsb_r0-r1-r2 sub_r2-r1_i sub_r2-r1-r2 and_r1-r2-r0 bfi_r0-r1_i_i	sub_r0-r2-r1 unk
cmp_r0-r1 mvn_lt_r2-r0 orr_r0-r3_i bic_r1-r3-r0 orr_r2-r1-r2 bfi_r1-r2_i_i	cmp_r0-r1 mvn_lt_r2-r0 unk
and_r0-r0-r1 bic_r1-r1-r0 rsb_r2-r2_i bic_r1-r1-r2 eor_r0-r1_i	bic_r1-r1-r0 rsb_r2-r2_i bic_r1-r1-r2 eor_r0-r1_i
bic_r0-r1-r0 orr_r2-r0-r1 rsb_r1-r0-r2 orr_r0-r1-r2	orr_r0-r1-r1
sub_r0-r1-r2 bic_r1-r0-r1 add_r0-r1-r1_ror_i bfi_r0-r0_i_i	sub_r0-r1-r2 bic_r1-r0-r1 add_r0-r1-r1_ror_i
bfi_r0-r0_i_i and_r0-r0_i add_r1-r0-r2_lsr_i orr_r0-r0_i eor_r3-r1-r0	and_r0-r0_i add_r0-r0-r0_lsl_i add_r1-r0-r2_lsr_i eor_r3-r1_i
cmp_r0-r1 mvn_cc_r2-r0 mvn_cs_r2-r0 orr_r3-r1-r2 and_r1-r3-r2_lsl_i	mvn_r2-r0 orr_r3-r1-r2 and_r1-r3-r2_lsl_i
bic_r0-r0-r1 add_r2-r0_i bic_r1-r2-r1 and_r1-r1-r0 eor_r2-r1-r2	bic_r0-r0-r1 add_r2-r0_i bic_r2-r2-r0
tst_r0-r1 sub_eq_r1-r1-r0 and_r0-r1_i and_r1-r0-r1	tst_r1-r0 sub_cs_r1-r1-r0 and_r1-r1_i
orr_r0-r0_i bic_r1-r1-r0 and_r0-r2-r1 and_r0-r0-r2 orr_r2-r0-r2_ror_i	orr_r0-r0_i bic_r1-r1-r0 and_r0-r2-r1 orr_r2-r0-r2_ror_i
eor_r0-r1-r0 orr_r2-r2-r0_lsl_i bfi_r0-r2_i_i rsb_r1-r0_i	eor_r0-r1-r0 bfi_r0-r2_i_i rsb_r1-r0_i
sub_r0-r1-r0 bfi_r0-r0_i_i bfi_r2-r0_i_i bfi_r0-r2_i_i	sub_r0-r1-r0 bfi_r0-r2_i_i
cmp_r0-r1 mvn_ls_r0-r2 rsb_r2-r0-r2 orr_r0-r0-r2 bic_r1-r2-r0 bic_r1-r2-r1	cmp_r0-r1 mvn_ls_r0-r2 bic_r1-r2-r2 rsb_r2-r0-r2 sub_r1-r2-r1
tst_r0_i mov_eq_r1-r2 mov_eq_r1_i eor_r1-r1_i orr_r1-r1_i	tst_r0_i mov_eq_r1_i eor_r1-r1_i orr_r1-r1_i
eor_r0-r1-r2_lsr_i rsb_r1-r2-r0 bfi_r2-r1_i_i bfi_r0-r0_i_i bic_r0-r0-r2	eor_r0-r1-r2_lsr_i rsb_r1-r2-r0 bfi_r2-r1_i_i bic_r0-r0-r2
eor_r0-r1-r2_ror_i sub_r0-r0_i bfi_r2-r0_i_i bfi_r1-r2_i_i	bfi_r1-r2_i_i
tst_r0_i and_ne_r1-r1_i and_eq_r1-r0-r2_asr_i and_r1-r1_i	tst_r0_i and_eq_r1-r0-r2_asr_i and_r1-r1_i
bfi_r0-r1_i_i bfi_r0-r0_i_i bic_r2-r0-r3 bic_r3-r2-r3	bfi_r0-r1_i_i bfi_r0-r0_i_i bic_r3-r0-r3
eor_r0-r1_i bfi_r1-r1_i_i sub_r2-r0_i add_r3-r1-r2 sub_r3-r3-r1_lsr_i	eor_r0-r1_i sub_r2-r0_i add_r3-r1-r2 sub_r3-r3-r1_lsr_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 eor_r2-r2-r1_lsr_i sub_r0-r2-r1_lsl_i orr_r2-r0-r3_lsl_i and_r2-r2-r0_ror_i	mvn_r2-r3 eor_r2-r2-r1_lsr_i sub_r0-r2-r1_lsl_i orr_r2-r0-r3_lsl_i and_r2-r2-r0_ror_i
tst_r0_i mvn_eq_r1-r2 bic_r1-r2-r1 bic_r0-r1-r2	sub_r0-r2-r2
bfi_r0-r1_i_i bic_r2-r0-r3 add_r3-r2-r2 rsb_r3-r3-r2 bfi_r3-r3_i_i	bfi_r0-r1_i_i bic_r2-r0-r3 rsb_r3-r2_i
eor_r0-r0-r1_asr_i bic_r1-r1-r2 sub_r2-r1-r2 rsb_r2-r2-r1 eor_r0-r0-r2	eor_r0-r0-r1_asr_i eor_r0-r0-r2
cmp_r0-r1 mov_cc_r2_i and_r0-r2_i eor_r2-r2-r0_asr_i	cmp_r0-r1 mov_cc_r2_i
bfi_r0-r1_i_i orr_r1-r2_i orr_r3-r1-r0_lsl_i bfi_r2-r3_i_i	orr_r2-r2_i
cmp_r0-r1 mvn_lt_r1-r2 orr_r2-r1_i bfi_r0-r2_i_i	orr_r0-r0_i
orr_r0-r1-r2 and_r1-r0-r2 add_r3-r1_i orr_r3-r3-r1	add_r3-r2_i orr_r3-r3-r2
bic_r0-r1-r2 and_r3-r0-r2 eor_r0-r3_i and_r0-r2-r0_lsr_i	eor_r0-r2-r2
rsb_r0-r1_i add_r2-r0-r1 rsb_r0-r2_i sub_r2-r1-r3_asr_i bic_r3-r2-r0	sub_r2-r1-r3_asr_i bic_r3-r2_i
cmp_r0-r1 mov_lt_r1_i mov_ge_r1_i orr_r2-r3-r0 eor_r0-r2-r1	orr_r2-r0-r3 eor_r0-r2_i
cmp_r0-r1 mvn_cc_r2-r3 mvn_cs_r2-r3 bfi_r3-r0_i_i sub_r0-r3-r2_lsl_i add_r2-r0-r2	mvn_r2-r3 bfi_r3-r0_i_i sub_r0-r3-r2_lsl_i add_r2-r0-r2
tst_r0_i mvn_eq_r1-r2 bfi_r1-r1_i_i sub_r0-r3-r1	tst_r0_i mvn_cs_r1-r2 sub_r0-r3-r1
cmp_r0-r1 mov_ge_r1_i mvn_ge_r1-r0 sub_r1-r1-r0_asr_i and_r2-r0-r1_lsr_i	cmp_r0-r1 mvn_ge_r1-r0 sub_r1-r1-r0_asr_i and_r2-r0-r1_lsr_i
cmp_r0_i mov_cc_r1_i orr_r1-r1-r0 add_r2-r1_i bic_r1-r0-r2	orr_r1-r1-r0 add_r2-r1_i bic_r1-r0-r2
cmp_r0-r1 mov_lt_r0_i add_r0-r0-r2_ror_i bic_r1-r3-r2 and_r3-r0-r1_asr_i bic_r2-r3-r0	bic_r2-r0-r0
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 eor_r0-r1_i eor_r1-r0_i	mvn_r1-r2 eor_r1-r1_i
bic_r0-r1-r2 bfi_r3-r2_i_i bfi_r2-r3_i_i bic_r0-r0-r3 rsb_r1-r0-r2_lsr_i	bic_r0-r1-r2 bfi_r3-r2_i_i bic_r0-r0-r3 rsb_r1-r0-r2_lsr_i
bic_r0-r1-r2 eor_r1-r3-r2 and_r3-r1-r0 orr_r1-r3_i	bic_r0-r1-r2 and_r3-r3-r0 orr_r1-r3_i
eor_r0-r0-r1 eor_r1-r0-r1 eor_r0-r2-r1 and_r2-r0_i	eor_r0-r2-r0 and_r2-r0_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 bfi_r3-r2_i_i	mvn_r2-r1 bfi_r3-r2_i_i
bic_r0-r1-r0 bfi_r2-r2_i_i bfi_r0-r0_i_i bic_r2-r0-r2 eor_r2-r2-r3	bic_r0-r1-r0 bfi_r0-r0_i_i bic_r2-r0-r2 eor_r2-r2-r3
tst_r0-r1 mvn_ne_r1-r2 eor_r2-r1_i bfi_r3-r2_i_i	tst_r0-r1 rsb_ls_r2-r1_i bfi_r3-r2_i_i
bic_r0-r1-r2 add_r3-r2-r0 orr_r2-r0-r3 bfi_r1-r2_i_i	orr_r3-r2-r1 bfi_r1-r3_i_i
tst_r0_i add_ne_r1-r2_i bic_r3-r0-r1 and_r0-r3_i orr_r3-r0-r1 and_r0-r3-r0	tst_r0_i add_ne_r1-r2_i bic_r3-r0-r1 and_r0-r3_i
cmp_r0-r1 mov_ge_r2_i rsb_r3-r2-r0 bfi_r0-r0_i_i bic_r0-r0-r3	cmp_r0-r1 mov_ge_r2_i rsb_r3-r2-r0 bic_r0-r0-r3
cmp_r0-r1 mov_cs_r2_i bic_r3-r0-r1 bic_r0-r3-r0 sub_r2-r2-r0	cmp_r0-r1 mov_cs_r2_i
add_r0-r1-r0_lsl_i bfi_r2-r0_i_i orr_r3-r0-r2 eor_r0-r3-r0	add_r0-r1-r0_lsl_i bfi_r2-r0_i_i bic_r0-r2-r0
bic_r0-r1-r0 bic_r2-r1-r0 bic_r3-r2-r1 eor_r1-r2-r3	and_r1-r0-r1
cmp_r0_i orr_ge_r1-r2-r3_lsl_i sub_r0-r2-r1 add_r0-r1-r0	orr_r0-r2-r2
tst_r0-r1 rsb_ne_r1-r0-r2 rsb_r2-r0-r1 add_r2-r2-r0	tst_r0-r1 rsb_ne_r1-r0-r2 mov_r2-r1
sub_r0-r1-r2 eor_r0-r0_i orr_r0-r3-r0_lsr_i bfi_r1-r2_i_i bic_r1-r1-r0	sub_r0-r1-r2 orr_r0-r3-r0_lsr_i bfi_r1-r2_i_i bic_r1-r1-r0
tst_r0-r1 mvn_eq_r2-r3 rsb_eq_r2-r0_i rsb_r1-r0-r2_asr_i rsb_r2-r1_i	tst_r0-r1 rsb_eq_r2-r0_i rsb_r1-r0-r2_asr_i rsb_r2-r1_i
orr_r0-r1-r2 eor_r1-r1-r3 bic_r2-r1-r3 sub_r1-r0-r2_lsr_i rsb_r0-r1-r0_ror_i	orr_r0-r1-r2 bic_r2-r1-r3 sub_r1-r0-r2_lsr_i rsb_r0-r1-r0_ror_i
tst_r0-r1 mov_ne_r1_i mvn_ne_r1-r2 bfi_r1-r1_i_i add_r3-r3-r1_lsr_i bic_r3-r1-r3	tst_r1-r0 mvn_ne_r1-r2 add_r3-r3-r1_lsr_i bic_r3-r1-r3
orr_r0-r0_i bfi_r1-r2_i_i bfi_r3-r1_i_i eor_r2-r3-r0_asr_i	bfi_r3-r2_i_i eor_r2-r3-r0_asr_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 bic_r1-r2-r3	mvn_r2-r0 bic_r1-r2-r3
bic_r0-r1-r0 bfi_r2-r3_i_i bfi_r3-r0_i_i and_r2-r3-r2_asr_i	bic_r0-r1-r0 bfi_r3-r0_i_i and_r2-r3-r2_asr_i
bic_r0-r0-r1 bic_r2-r1-r0 bic_r3-r3-r2 bfi_r3-r3_i_i orr_r1-r1-r3	orr_r1-r1-r3
orr_r0-r1-r2 sub_r2-r1_i orr_r3-r0-r2_ror_i bfi_r1-r3_i_i and_r1-r1_i	orr_r0-r1-r2 sub_r2-r1_i orr_r3-r0-r2_lsr_i and_r1-r3_i
bfi_r0-r0_i_i tst_r1_i mvn_eq_r2-r0 rsb_r0-r3-r2_lsr_i	tst_r1_i mvn_ls_r2-r0 rsb_r0-r3-r2_lsr_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 bic_r0-r2-r3 sub_r3-r0-r2_ror_i add_r3-r1-r3_asr_i eor_r1-r3_i	mvn_r1-r0 bic_r0-r2-r3 sub_r3-r0-r2_ror_i add_r3-r1-r3_asr_i eor_r1-r3_i
and_r0-r1_i bic_r0-r0-r2 and_r2-r1_i and_r3-r0_i sub_r1-r3-r2_lsl_i	and_r0-r1_i bic_r0-r0-r2 and_r2-r1_i sub_r1-r0-r2_lsl_i
cmp_r0_i mvn_hi_r1-r2 eor_r0-r2-r1 bic_r2-r0-r2 bic_r2-r0-r2	cmp_r0_i bic_ls_r2-r2-r1
add_r0-r1-r1_lsl_i and_r2-r2-r0 bic_r3-r0-r2 orr_r0-r3-r1_lsr_i	add_r0-r1-r1_lsl_i bic_r3-r0-r2 orr_r0-r3-r1_lsr_i
eor_r0-r1_i bfi_r1-r1_i_i add_r2-r1-r0 bfi_r2-r2_i_i	eor_r0-r1_i bfi_r1-r1_i_i add_r2-r1-r0
tst_r0-r1 mov_ne_r0_i mov_eq_r0_i and_r0-r2-r0_lsr_i sub_r1-r0-r2	sub_r1-r2-r2_lsl_i
add_r0-r1-r0 add_r2-r0_i sub_r3-r1-r0 add_r0-r3-r2 eor_r2-r0-r3	add_r3-r1_i rsb_r1-r0_i eor_r2-r1-r3
tst_r0-r1 mov_ne_r2_i orr_ne_r2-r2-r0 rsb_r1-r2-r0_lsr_i	tst_r0-r1 orr_ne_r2-r0_i rsb_r1-r2-r0_lsr_i
bic_r0-r1-r2 and_r1-r0-r2 sub_r3-r1_i rsb_r3-r1-r3 eor_r2-r1-r3	mvn_r2_i
rsb_r0-r1_i orr_r2-r0_i sub_r3-r0-r1_lsr_i rsb_r3-r2-r3 rsb_r3-r3-r0	rsb_r0-r1_i orr_r0-r0_i add_r3-r0-r1_lsr_i
and_r0-r1-r2_asr_i bic_r0-r0-r1 bfi_r2-r0_i_i add_r3-r0-r2_ror_i	unk ror_r3-r2_i
bfi_r0-r0_i_i orr_r1-r2-r0 eor_r3-r2-r1 bfi_r0-r3_i_i add_r1-r0_i	bfi_r0-r0_i_i and_r3-r2_i bic_r0-r0-r3 add_r1-r0_i
rsb_r0-r1_i sub_r2-r1_i rsb_r1-r0-r2 bic_r3-r0-r2 rsb_r0-r3-r1	rsb_r0-r1_i sub_r2-r1_i bic_r3-r0-r2 rsb_r0-r3-r2_lsl_i
rsb_r0-r1_i bic_r2-r0-r3 bic_r1-r0-r1 bic_r0-r2-r1	rsb_r0-r1_i bic_r2-r0-r3 and_r0-r1-r2
tst_r0_i mvn_eq_r1-r2 mvn_eq_r1-r2 add_r1-r1-r0_lsl_i	tst_r0_i mvn_eq_r1-r2 add_r1-r1-r0_lsl_i
eor_r0-r0-r1 orr_r2-r1-r3 rsb_r3-r2-r0 rsb_r1-r3-r2_lsl_i bfi_r1-r1_i_i	eor_r0-r0-r1 orr_r2-r1-r3 rsb_r3-r2-r0 rsb_r1-r3-r2_lsl_i
cmp_r0-r1 mov_lt_r1_i mov_ge_r1-r2_ror_i and_r2-r1-r2 and_r2-r2_i	cmp_r0-r1 and_ge_r2-r2-r2_ror_i and_r2-r2_i
cmp_r0-r1 mvn_cc_r2-r1 bfi_r1-r0_i_i orr_r0-r1-r2_asr_i and_r3-r2_i orr_r0-r3-r0_asr_i	cmp_r0-r1 mvn_cc_r2-r1 orr_r0-r1-r2_asr_i and_r3-r2_i orr_r0-r3-r0_asr_i
tst_r0-r1 mov_eq_r2_i orr_r0-r2_i bfi_r0-r0_i_i bic_r3-r0-r2	tst_r0-r1 mov_eq_r2_i orr_r0-r2_i bic_r3-r0-r2
tst_r0_i mvn_eq_r1-r0 bfi_r2-r1_i_i bfi_r1-r2_i_i	tst_r0_i mvn_eq_r1-r0 bfi_r1-r1_i_i
and_r0-r1_i add_r2-r0-r0 bfi_r0-r2_i_i add_r1-r0-r2_ror_i	and_r0-r1_i add_r0-r0-r0_ror_i bic_r1-r0_i
bic_r0-r1-r2 bic_r1-r2-r1 sub_r1-r1-r2 eor_r0-r0-r1	bic_r0-r1-r2 sub_r1-r0-r1 eor_r0-r0-r1
and_r0-r1-r0_lsl_i eor_r2-r3-r1_lsl_i bic_r1-r2-r0 and_r3-r3-r1 rsb_r2-r3_i	and_r0-r1-r0_lsl_i orr_r2-r0-r1_lsl_i bic_r3-r3-r2 rsb_r2-r3_i
sub_r0-r1-r0_asr_i orr_r2-r3-r0 orr_r3-r0-r2 sub_r2-r3-r1	sub_r0-r1-r0_asr_i orr_r3-r0-r3 sub_r2-r3-r1
add_r0-r0-r0_asr_i orr_r1-r1-r0_ror_i eor_r1-r1-r2 bic_r2-r1-r0 bfi_r2-r2_i_i	add_r0-r0-r0_asr_i orr_r1-r1-r0_ror_i eor_r1-r1-r2 bic_r2-r1-r0
rsb_r0-r1-r0_lsr_i bfi_r2-r3_i_i and_r3-r0-r2_asr_i orr_r1-r3_i	rsb_r0-r1-r0_lsr_i and_r3-r0-r2_asr_i orr_r1-r3_i
eor_r0-r1-r0_asr_i bfi_r1-r0_i_i rsb_r2-r1-r3 rsb_r3-r3-r1 add_r2-r2-r3	eor_r2-r1-r1
sub_r0-r0-r1_asr_i bfi_r2-r2_i_i orr_r3-r0-r2 orr_r3-r3-r0	sub_r0-r0-r1_asr_i bfi_r2-r2_i_i orr_r3-r0-r2
bfi_r0-r1_i_i eor_r2-r0_i bic_r3-r2-r0 bfi_r3-r3_i_i	bic_r3-r2-r2
bic_r0-r1-r2 bic_r2-r0-r1 sub_r3-r3_i add_r2-r3-r2 bfi_r2-r2_i_i	sub_r2-r3_i bfi_r2-r2_i_i
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 rsb_r0-r1-r3_lsr_i	mvn_r1-r2 rsb_r0-r1-r3_lsr_i
and_r0-r1-r2 bic_r3-r0-r2 bfi_r0-r3_i_i add_r1-r0_i rsb_r1-r2-r1	and_r0-r1-r2 bic_r0-r0_i add_r1-r0_i rsb_r1-r2-r1
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r2 eor_r1-r1_i	eor_r0-r2_i mvn_r1-r0
cmp_r0-r1 mvn_ne_r2-r0 rsb_r3-r2-r1 rsb_r0-r2-r3	cmp_r0-r1 mvn_ne_r2-r0 sub_r0-r1-r2_lsl_i
and_r0-r1_i and_r0-r0-r1 and_r1-r1-r0 bic_r2-r0-r1 and_r1-r2-r0	mov_r1_i
tst_r0-r1 mov_ne_r0_i mov_eq_r0_i bic_r2-r3-r0	tst_r0-r1 bic_r2-r3_i bic_ge_r2-r2_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r3 rsb_r3-r1_i orr_r0-r2-r3 bic_r1-r3-r0	rsb_r1-r0-r0
eor_r0-r1-r2_lsl_i add_r1-r2_i and_r0-r0-r2 bic_r0-r0-r2 eor_r2-r0-r1_lsl_i	add_r1-r2_i mov_r2-r1_lsl_i
eor_r0-r1-r2_asr_i add_r3-r2-r0 sub_r0-r0-r3 and_r1-r0-r1 add_r0-r1-r1_lsl_i	sub_r0-r2-r2_lsl_i and_r1-r0-r1 add_r0-r1-r1_lsl_i
sub_r0-r0-r1 orr_r2-r0_i add_r3-r2_i bfi_r0-r3_i_i	sub_r0-r0-r1 eor_r3-r0_i orr_r0-r3_i
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r0 bfi_r0-r3_i_i add_r1-r1-r2 bic_r0-r1-r0 bfi_r0-r0_i_i	cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r0 add_r1-r1-r2 bfi_r0-r3_i_i bic_r0-r1-r0
cmp_r0_i rsb_cs_r1-r1-r2 bfi_r1-r1_i_i	cmp_r0_i rsb_cs_r1-r1-r2
rsb_r0-r1_i bic_r0-r0-r2 bic_r3-r0-r2 and_r2-r0-r3	rsb_r0-r1_i bic_r2-r0-r2
orr_r0-r1-r2_lsl_i eor_r1-r1-r0 rsb_r2-r1_i and_r2-r2_i	eor_r2-r1-r1
cmp_r0-r1 mov_ne_r2_i mov_eq_r2_i eor_r0-r0-r3 bic_r3-r2-r0 bfi_r0-r3_i_i	eor_r0-r0-r3 add_r3-r0_i bfi_r0-r3_i_i
bic_r0-r1-r2 bic_r0-r3-r0 orr_r0-r0_i add_r3-r3-r0_asr_i and_r0-r3_i	bic_r0-r1-r2 bic_r0-r3-r0 add_r3-r3-r0_asr_i and_r0-r3_i
tst_r0-r1 mvn_eq_r2-r1 bic_r1-r1-r2 bic_r0-r3-r1	tst_r0-r1 bic_ne_r1-r1-r2 bic_r0-r3-r1
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 rsb_r0-r2_i	add_r0-r1_i
orr_r0-r0-r1_lsl_i bfi_r0-r0_i_i bfi_r0-r0_i_i bfi_r1-r0_i_i	bfi_r1-r0_i_i
and_r0-r1_i orr_r1-r2-r0 rsb_r0-r3_i bic_r3-r1-r0 and_r2-r3-r0	mov_r2_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 bfi_r1-r2_i_i	mvn_r2-r0 bfi_r1-r2_i_i
cmp_r0-r1 mov_ne_r2_i mov_eq_r2_i rsb_r0-r2_i bfi_r2-r0_i_i bfi_r1-r2_i_i bfi_r2-r1_i_i	cmp_r0-r1 mov_ne_r2_i mov_eq_r2_i bfi_r1-r2_i_i bfi_r2-r1_i_i
eor_r0-r1-r0 add_r2-r3-r0 bic_r0-r2-r3 eor_r1-r2-r0	eor_r0-r1-r0 add_r2-r3-r0 and_r1-r3-r2_ror_i
tst_r0-r1 mvn_eq_r1-r0 bic_r2-r0-r1 rsb_r0-r0-r2 and_r2-r1-r0_ror_i	bic_r2-r0-r1 rsb_r0-r0-r2 and_r2-r1-r0_ror_i
bfi_r0-r1_i_i bfi_r1-r0_i_i add_r1-r1-r1_asr_i add_r0-r1_i	bfi_r1-r1_i_i add_r1-r1-r1_asr_i add_r0-r1_i
cmp_r0_i and_cc_r1-r1-r2 and_cs_r1-r3_i orr_r3-r3-r1	cmp_r0_i and_cc_r1-r1-r2 orr_cc_r3-r1-r3
tst_r0-r1 eor_ne_r2-r2-r0 eor_eq_r2-r0-r2 tst_r0_i rsb_ne_r1-r2_i rsb_r3-r1-r2	eor_r2-r2-r0 tst_r0_i rsb_ne_r1-r2_i rsb_r3-r1-r2
orr_r0-r0_i and_r0-r1-r0_asr_i sub_r2-r0_i bfi_r3-r2_i_i	and_r0-r1-r0_asr_i sub_r2-r0_i bfi_r3-r2_i_i
add_r0-r1_i rsb_r2-r3-r0 sub_r1-r2-r0_asr_i eor_r0-r1_i eor_r2-r0_i	add_r0-r1_i rsb_r2-r3-r0 sub_r1-r2-r0_asr_i eor_r2-r1_i
orr_r0-r1-r2 sub_r2-r0-r2 rsb_r1-r0-r2 bfi_r3-r1_i_i	rsb_r1-r2-r0_lsl_i bfi_r3-r1_i_i
orr_r0-r1_i orr_r1-r0-r2 eor_r2-r1-r3_asr_i add_r0-r2-r2 bfi_r1-r0_i_i	orr_r1-r1-r2 eor_r2-r1-r3_asr_i add_r0-r2-r2 bfi_r1-r0_i_i
tst_r0-r1 mov_eq_r2_i eor_r3-r0_i bfi_r0-r2_i_i bic_r3-r3-r0 sub_r2-r0-r3_asr_i	tst_r0-r1 mov_cs_r2_i bfi_r0-r2_i_i mov_r2-r0
tst_r0_i mov_eq_r1_i sub_r0-r0-r1_lsl_i add_r2-r0-r2_lsl_i bfi_r3-r2_i_i	bfi_r3-r0_i_i
sub_r0-r0-r1 eor_r2-r0_i rsb_r3-r1-r0 eor_r1-r2-r3_ror_i and_r0-r2-r1	sub_r0-r0-r1 eor_r2-r0_i rsb_r3-r1-r0 bic_r0-r2-r3_ror_i
cmp_r0-r1 mvn_cc_r1-r0 mvn_cs_r1-r0 bic_r2-r1-r0	mvn_r2-r0
bic_r0-r1-r2 bfi_r2-r0_i_i sub_r0-r2_i bfi_r3-r0_i_i	bic_r0-r1-r2 bfi_r3-r0_i_i
sub_r0-r1_i bfi_r2-r2_i_i bic_r1-r2-r0 add_r2-r1_i add_r2-r2_i	sub_r0-r1_i bic_r1-r2-r0 add_r2-r1_i
bic_r0-r1-r0 and_r2-r0-r3_lsl_i rsb_r3-r2_i bfi_r3-r3_i_i	bic_r0-r1-r0 and_r2-r0-r3_lsl_i rsb_r3-r2_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 bic_r2-r1-r3 bic_r3-r2-r1	sub_r3-r1-r1
and_r0-r1-r0 eor_r2-r2-r0_lsr_i bfi_r0-r2_i_i and_r1-r0_i	and_r0-r1-r0 and_r1-r0_i
cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 bic_r0-r1-r0 and_r0-r2-r0_asr_i	bic_r1-r2-r2_asr_i bic_r0-r1-r0_asr_i
cmp_r0_i eor_ne_r1-r0-r2 eor_eq_r1-r1-r0_lsr_i rsb_r1-r1-r0	cmp_r0_i eor_ne_r1-r0-r2 rsb_r1-r1-r0
tst_r0-r1 sub_ne_r1-r2-r0 orr_r3-r3-r1 add_r1-r3_i sub_r2-r1_i add_r3-r2_i	tst_r1-r0 rsb_ne_r1-r0-r2 orr_r3-r1-r3 add_r3-r3_i add_r3-r3_i
cmp_r0-r1 mov_lt_r2_i mov_ge_r2_i bic_r2-r2-r1 and_r0-r1-r2 add_r2-r1_i add_r3-r0-r2	add_r3-r1_i
orr_r0-r1-r0 cmp_r1-r0 mvn_hi_r0-r2 bic_r0-r2-r0	orr_r0-r1-r0 bic_r0-r2-r0
tst_r0-r1 sub_eq_r2-r0-r1 mvn_eq_r2-r1 and_r2-r2-r0_lsl_i bic_r1-r0-r2	tst_r0-r1 bic_ls_r0-r0-r0_lsl_i and_r2-r2-r0_lsl_i bic_r1-r0-r2
tst_r0-r1 mvn_eq_r2-r3 and_r0-r2_i and_r3-r0_i	tst_r1-r0 mvn_cs_r2-r3 and_r3-r2_i
tst_r0_i mvn_ne_r1-r2 mvn_ne_r1-r2 and_r1-r0-r1_lsl_i	tst_r0_i mvn_ne_r1-r2 and_r1-r0-r1_lsl_i
bic_r0-r0-r1 rsb_r2-r0-r1_asr_i eor_r1-r2-r0 orr_r3-r2-r1	bic_r0-r0-r1 rsb_r2-r0-r1_asr_i orr_r3-r0-r2
tst_r0-r1 mov_eq_r0_i and_r1-r2-r0 and_r1-r2-r1 orr_r2-r1_i	tst_r0-r1 mov_eq_r0_i and_r1-r2-r0 orr_r2-r1_i
tst_r0_i mov_eq_r1_i orr_r1-r1_i and_r2-r1_i and_r0-r2-r1	mov_r0_i
tst_r0-r1 orr_ne_r1-r0-r2 orr_eq_r1-r1-r0 eor_r2-r1_i bic_r1-r2-r0	tst_r0-r1 orr_ne_r1-r0-r2 eor_r2-r1_i bic_r1-r2-r0
cmp_r0-r1 mvn_ge_r2-r3 add_r3-r2_i add_r2-r1-r2 orr_r0-r3-r2 bic_r3-r3-r0	mov_r3_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 bfi_r2-r2_i_i bic_r2-r2-r1 and_r2-r1-r2 add_r0-r2-r2	eor_r0-r2-r2
bic_r0-r1-r2 bic_r2-r1-r0 orr_r0-r2_i rsb_r0-r3-r0	and_r2-r2-r1 orr_r0-r2_i rsb_r0-r3-r0
and_r0-r1-r2 bfi_r2-r1_i_i eor_r1-r3-r2_lsr_i sub_r0-r1-r0	and_r0-r1-r2 eor_r1-r3-r2_lsr_i sub_r0-r1-r0
rsb_r0-r0_i rsb_r1-r0_i rsb_r1-r0-r1 sub_r0-r2-r1 bfi_r0-r0_i_i	rsb_r1-r2_i rsb_r2-r0_i rsb_r0-r1-r2_lsl_i bfi_r0-r0_i_i
bfi_r0-r1_i_i tst_r1_i eor_eq_r1-r2-r0_ror_i and_r2-r2-r1_lsl_i	tst_r1_i eor_eq_r1-r2-r0_ror_i and_r2-r2-r1_lsl_i
tst_r0-r1 mov_eq_r0_i mov_ne_r0_i rsb_r1-r0-r1_asr_i and_r1-r1_i	mov_r0_i rsb_r1-r0-r1_asr_i and_r1-r1_i
orr_r0-r1_i sub_r2-r1_i add_r3-r2_i bfi_r2-r0_i_i bic_r0-r2-r3	sub_r2-r1_i add_r3-r2_i bic_r0-r2-r3
and_r0-r1-r0_asr_i sub_r1-r2-r0 orr_r2-r1-r3 and_r2-r2_i add_r1-r2-r2_asr_i	and_r0-r1-r0_asr_i sub_r1-r2-r0 orr_r2-r1-r3 and_r1-r2_i
bic_r0-r1-r2 bfi_r1-r3_i_i bic_r2-r0-r1 sub_r2-r2_i	bic_r0-r1-r2 unk bic_r2-r0-r1 sub_r2-r2_i
eor_r0-r0-r1 bfi_r0-r0_i_i bfi_r2-r0_i_i bic_r0-r2-r0	eor_r0-r0-r1 bic_r2-r2_i bic_r0-r2-r0
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 and_r3-r1_i bic_r1-r1-r2 add_r2-r1-r3_lsr_i rsb_r0-r2-r1	sub_r0-r2-r2
cmp_r0_i add_ge_r1-r0-r2_asr_i eor_r3-r1_i eor_r2-r3-r1 and_r2-r2-r3_lsl_i add_r2-r2-r1_ror_i	cmp_r0_i add_ge_r1-r0-r2_asr_i and_r2-r1-r1_ror_i orr_r2-r2-r1_ror_i
add_r0-r1-r0 rsb_r1-r1-r2_lsr_i orr_r2-r0-r1 bic_r3-r1-r2 rsb_r3-r3-r1_lsl_i	rsb_r3-r1-r2_lsr_i mov_r3-r3_lsl_i
and_r0-r1_i bic_r1-r1-r0 add_r2-r3-r3 bic_r2-r2-r1	bic_r1-r1_i add_r2-r3-r3 bic_r2-r2-r1
orr_r0-r1-r2 and_r2-r0_i bfi_r0-r2_i_i add_r2-r2-r2 bic_r1-r2-r0	orr_r0-r1-r2 and_r2-r0_i add_r2-r2-r2 bic_r1-r2-r0
add_r0-r1_i bfi_r2-r1_i_i bic_r2-r0-r2 bfi_r1-r2_i_i add_r2-r0-r1_lsl_i	add_r0-r1_i bfi_r1-r0_i_i add_r2-r0-r1_lsl_i
bic_r0-r1-r0 bfi_r1-r0_i_i eor_r2-r1_i eor_r0-r2_i	bic_r0-r1-r0 bfi_r1-r0_i_i eor_r0-r1_i
bic_r0-r1-r2 rsb_r1-r2-r1 sub_r3-r2-r1_ror_i bic_r2-r0-r2 bic_r3-r2-r3	bic_r0-r1-r2 rsb_r1-r2-r1 sub_r3-r2-r1_ror_i bic_r3-r0-r3
cmp_r0-r1 mvn_ne_r2-r1 mov_ne_r2-r3_lsl_i and_r3-r2_i bic_r1-r3-r0	cmp_r0-r1 mov_ne_r2-r3_lsl_i and_r3-r2_i bic_r1-r3-r0
sub_r0-r1_i bfi_r2-r2_i_i rsb_r0-r2-r0 rsb_r2-r0-r2	sub_r0-r1_i bfi_r2-r2_i_i rsb_r2-r0-r2_lsl_i
eor_r0-r0-r1 and_r1-r0-r1 eor_r2-r3_i eor_r3-r1-r2	bic_r1-r1-r0 eor_r2-r3_i eor_r3-r1-r2
bfi_r0-r1_i_i orr_r1-r0-r1_lsl_i bic_r2-r0-r1 rsb_r1-r2_i and_r3-r1_i	mov_r3_i
bfi_r0-r1_i_i bic_r1-r1-r0 bic_r2-r0-r1 bfi_r1-r2_i_i	bfi_r0-r1_i_i bic_r1-r1-r0 bfi_r1-r0_i_i
bfi_r0-r0_i_i bfi_r0-r0_i_i and_r1-r2-r0_lsl_i orr_r1-r1_i and_r3-r1_i	mov_r3_i
and_r0-r1-r2 add_r3-r3-r0 orr_r1-r2_i bic_r2-r1-r3 and_r1-r1-r2	and_r0-r1-r2 add_r3-r3-r0 orr_r1-r2_i bic_r1-r1-r3
rsb_r0-r1-r0_lsr_i bic_r2-r0-r2 rsb_r3-r0-r2 add_r3-r3-r0_ror_i orr_r3-r0-r3	rsb_r0-r1-r0_lsr_i and_r3-r0-r2 rsb_r3-r3-r0_ror_i orr_r3-r0-r3
cmp_r0_i mov_ne_r1_i mov_eq_r1_i orr_r0-r2_i orr_r1-r0-r1_lsr_i bic_r1-r2-r1	sub_r1-r1-r1
bic_r0-r1-r0 and_r2-r0_i and_r1-r0-r2 bfi_r1-r1_i_i	bic_r2-r1-r0 and_r1-r2_i
bfi_r0-r1_i_i bfi_r2-r0_i_i and_r2-r1-r2_lsl_i rsb_r3-r2_i	bfi_r2-r0_i_i and_r2-r1-r2_lsl_i rsb_r3-r2_i
tst_r0-r1 mov_ne_r2_i bic_r0-r2-r0 add_r1-r2-r0 add_r1-r1_i bfi_r2-r1_i_i	tst_r0-r1 mov_ne_r2_i bic_r0-r2-r0 add_r1-r2-r0 bfi_r2-r1_i_i
and_r0-r1_i eor_r2-r2_i bic_r3-r1-r2 bic_r0-r0-r3	bic_r1-r1-r2 and_r0-r1_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1_i orr_r3-r1-r0	tst_r0_i orr_r3-r0_i orr_ne_r3-r0-r2
eor_r0-r0_i bic_r1-r1-r0 bic_r1-r1-r2 orr_r3-r1_i	bic_r1-r1-r2 bic_r1-r1-r0 orr_r3-r1_i
cmp_r0-r1 eor_cc_r2-r2-r1 add_lt_r2-r1-r0 bfi_r3-r2_i_i eor_r3-r2-r3 bfi_r1-r3_i_i bic_r1-r3-r1	cmp_r0-r1 add_lt_r2-r1-r0 bfi_r3-r2_i_i eor_r3-r2-r3 bic_r1-r3-r1
bic_r0-r0-r1 orr_r2-r1-r0_ror_i eor_r3-r2-r0 bic_r3-r1-r3	sub_r3-r3-r3
eor_r0-r0_i bic_r1-r0-r2 bic_r0-r0-r1 add_r0-r0-r0 and_r0-r1-r0	eor_r0-r0_i bic_r1-r0-r2 bic_r0-r0-r1 and_r0-r1-r0_lsl_i
sub_r0-r1-r2_lsr_i add_r2-r0_i and_r1-r0-r2 bic_r3-r1-r0	and_r3-r0_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i rsb_r2-r2-r0_asr_i orr_r0-r3-r2 and_r0-r0-r1_lsr_i	rsb_r0-r4-r4
add_r0-r1-r2_asr_i orr_r2-r0-r3_lsr_i and_r3-r2-r1 bic_r1-r3-r1 orr_r1-r1_i	mov_r1_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1_i orr_r3-r1-r3_lsl_i and_r1-r3_i	tst_r0_i mov_ls_r1_i mov_ne_r1-r2 and_r1-r1_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 bic_r2-r2-r0 rsb_r2-r1-r2_ror_i	tst_r0-r1 orr_ge_r0-r1-r0 mvn_r2-r0 rsb_r2-r1-r2_ror_i
tst_r0_i mov_eq_r0_i mov_eq_r0_i bfi_r1-r2_i_i and_r3-r1-r0 bic_r1-r3-r1	rsb_r1-r3-r3
eor_r0-r1-r2 bfi_r3-r3_i_i and_r1-r0-r1 orr_r2-r1-r3_ror_i	bfi_r3-r3_i_i bic_r0-r1-r2 orr_r2-r0-r3_ror_i
orr_r0-r0-r1 orr_r0-r0-r1_lsl_i bfi_r2-r0_i_i and_r3-r2_i	orr_r2-r0-r1 and_r3-r2_i
tst_r0_i rsb_ne_r1-r2-r0 mvn_ne_r1-r3 rsb_r3-r1-r3_asr_i	tst_r0_i mvn_ne_r1-r3 rsb_r3-r1-r3_asr_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 add_r0-r3_i bic_r2-r0-r2 bfi_r1-r2_i_i	bic_r0-r1-r3 bfi_r1-r0_i_i
and_r0-r1-r0 tst_r1-r0 mvn_eq_r0-r2 bic_r3-r2-r0	and_r0-r1-r0 bic_r3-r2-r0
rsb_r0-r1-r2 bfi_r2-r2_i_i bic_r1-r0-r2 orr_r2-r1_i bic_r2-r2-r1	sub_r1-r2-r1 unk and_r2-r2_i
orr_r0-r1-r2 orr_r2-r0_i orr_r0-r2_i rsb_r2-r0_i	orr_r0-r1-r2 orr_r0-r0_i rsb_r2-r0_i
orr_r0-r1_i bfi_r1-r2_i_i bfi_r2-r1_i_i add_r2-r2-r2_lsl_i and_r3-r2-r0	orr_r0-r1_i bfi_r2-r1_i_i add_r2-r2-r2_lsl_i and_r3-r2-r0
and_r0-r1-r0_asr_i bfi_r2-r0_i_i sub_r2-r0-r2 bfi_r0-r2_i_i	and_r0-r1-r0_asr_i unk
bfi_r0-r1_i_i bfi_r1-r1_i_i rsb_r0-r0-r1 bfi_r2-r0_i_i	unk
sub_r0-r1-r2_lsr_i sub_r1-r1-r0 bfi_r0-r0_i_i rsb_r2-r1-r2_lsr_i eor_r3-r2-r0	sub_r0-r1-r2_lsr_i sub_r1-r1-r0 rsb_r2-r1-r2_lsr_i eor_r3-r2-r0
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r1 orr_r2-r0-r2	unk
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 bfi_r2-r0_i_i orr_r0-r2-r0_lsl_i rsb_r2-r3-r0_asr_i	tst_r0_i mvn_cs_r0-r2 mvn_ne_r0-r1 orr_r0-r2-r0_lsl_i rsb_r2-r3-r0_asr_i
bfi_r0-r1_i_i bic_r0-r0-r1 bfi_r1-r0_i_i add_r2-r1-r1_lsr_i	unk add_r2-r1-r1_lsr_i
cmp_r0_i mvn_hi_r0-r1 bfi_r2-r2_i_i bic_r3-r0-r2 orr_r3-r3-r0 eor_r2-r3-r2_lsr_i	cmp_r0_i bfi_r2-r2_i_i mvn_hi_r0-r1 eor_r2-r0-r2_lsr_i
orr_r0-r1_i bic_r2-r0-r2 and_r1-r2_i bic_r3-r1-r0 add_r3-r3_i	mov_r3_i
bfi_r0-r1_i_i bfi_r0-r0_i_i bic_r0-r0-r2 bic_r1-r0-r2	bfi_r0-r0_i_i bic_r1-r0-r2
bic_r0-r1-r0 orr_r2-r0-r2_lsr_i bic_r3-r0-r2 add_r1-r0-r3_asr_i sub_r1-r1-r3	bic_r1-r1-r0
bfi_r0-r1_i_i orr_r2-r1-r0_asr_i add_r1-r2-r3_asr_i and_r3-r0-r1_ror_i and_r0-r3-r0	bfi_r0-r1_i_i orr_r2-r1-r0_asr_i add_r1-r2-r3_asr_i and_r0-r0-r1_ror_i
tst_r0-r1 mvn_eq_r2-r3 tst_r0-r1 mvn_eq_r3-r2 orr_r2-r3_i	orr_r2-r3_i
bic_r0-r1-r2 eor_r3-r0_i bfi_r3-r3_i_i bfi_r2-r3_i_i	unk bfi_r3-r3_i_i bfi_r2-r3_i_i
eor_r0-r1_i bfi_r1-r1_i_i bic_r2-r1-r0 and_r1-r2-r1	eor_r0-r1_i bfi_r1-r1_i_i bic_r1-r1-r0
bfi_r0-r1_i_i bfi_r0-r0_i_i sub_r1-r0_i bfi_r0-r1_i_i	bfi_r0-r1_i_i add_r1-r1_i bfi_r0-r1_i_i
and_r0-r1-r2 orr_r2-r2-r0 orr_r0-r2-r0_lsl_i rsb_r2-r0_i	and_r0-r1-r2 orr_r0-r2-r0_lsl_i rsb_r2-r0_i
bic_r0-r1-r0 and_r1-r1-r0_lsr_i add_r0-r1_i rsb_r1-r0-r1	unk
orr_r0-r0-r1_asr_i bfi_r2-r0_i_i orr_r1-r2-r1 bfi_r2-r1_i_i orr_r3-r2_i	orr_r1-r2-r1 bfi_r2-r1_i_i orr_r3-r2_i
sub_r0-r1_i bfi_r2-r0_i_i bic_r3-r0-r2 eor_r1-r3_i rsb_r0-r1_i	sub_r0-r1_i mvn_r3-r2_lsr_i and_r3-r0-r3_lsl_i eor_r1-r3_i rsb_r0-r1_i
tst_r0-r1 mov_eq_r0_i orr_r2-r1-r2 bic_r0-r2-r0 orr_r3-r0-r2 sub_r2-r3-r2	rsb_r2-r3-r3
add_r0-r0-r1 and_r2-r0-r2_lsl_i rsb_r1-r3-r2_asr_i add_r3-r1_i rsb_r1-r3_i	add_r0-r0-r1 and_r2-r0-r2_lsl_i rsb_r1-r3-r2_asr_i rsb_r1-r1_i
tst_r0-r1 add_ne_r0-r2-r3 bfi_r0-r0_i_i	tst_r0-r1 add_ne_r0-r2-r3
sub_r0-r1-r2_lsl_i bic_r1-r2-r0 orr_r1-r1-r3_lsr_i bfi_r2-r1_i_i	bic_r1-r2-r1 orr_r1-r1-r3_lsr_i bfi_r2-r1_i_i
add_r0-r0-r1 bic_r2-r1-r3 bic_r3-r0-r1 and_r1-r0-r2_lsl_i orr_r3-r3-r1	add_r0-r0-r1 bic_r2-r1-r3 bic_r3-r1-r2_lsl_i bic_r3-r0-r3
bfi_r0-r0_i_i orr_r1-r0-r2_lsl_i bfi_r3-r1_i_i bfi_r3-r3_i_i	bfi_r3-r0_i_i bfi_r3-r3_i_i
and_r0-r1_i eor_r1-r0_i bfi_r2-r2_i_i rsb_r0-r1-r2_asr_i bfi_r0-r0_i_i	and_r0-r1_i eor_r1-r0_i rsb_r0-r1-r2_asr_i bfi_r0-r0_i_i
cmp_r0-r1 mvn_ge_r2-r0 bfi_r0-r2_i_i and_r3-r2-r0_lsr_i	cmp_r0-r1 mvn_ge_r2-r0 and_r3-r2-r0_lsr_i
tst_r0-r1 mvn_eq_r2-r1 bic_r1-r1-r2 orr_r2-r2-r1	tst_r0-r1 mvn_eq_r2-r1 orr_r2-r2-r1
and_r0-r1_i rsb_r1-r2-r0 eor_r3-r1-r2_lsl_i eor_r0-r1-r3 add_r2-r1-r0_lsr_i	and_r0-r1_i rsb_r1-r2-r0 lsl_r0-r2_i add_r2-r1-r0_lsr_i
and_r0-r1-r2_asr_i orr_r1-r0_i bfi_r2-r1_i_i bic_r1-r3-r2 orr_r3-r2-r1	and_r0-r1-r2_asr_i bfi_r2-r0_i_i orr_r3-r2-r3
sub_r0-r1-r2_lsl_i rsb_r0-r0_i add_r3-r0_i add_r2-r3-r3 bic_r0-r3-r2	sub_r0-r1-r2_lsl_i rsb_r3-r0_i bic_r0-r3-r3_lsl_i
and_r0-r1_i bic_r2-r0-r1 bfi_r0-r2_i_i sub_r0-r0-r3 add_r2-r0_i	and_r0-r1_i bic_r0-r0_i sub_r0-r0-r3 add_r2-r0_i
cmp_r0-r1 mov_hi_r1-r2 sub_r0-r3_i orr_r2-r0_i eor_r1-r1-r2_asr_i orr_r0-r0-r1_asr_i	cmp_r0-r1 mov_hi_r1-r2 sub_r0-r3_i eor_r1-r1-r0_asr_i orr_r0-r0-r1_asr_i
add_r0-r1-r2_asr_i orr_r0-r0-r2 bic_r1-r1-r0 add_r2-r1-r2 bfi_r3-r2_i_i	unk bic_r1-r1-r0 add_r2-r1-r2 bfi_r3-r2_i_i
cmp_r0-r1 mvn_cc_r1-r0 rsb_r2-r1_i add_r2-r2-r1	mov_r2_i
orr_r0-r1-r0 bic_r2-r1-r3 bic_r2-r2-r0 eor_r3-r3-r2_lsl_i add_r0-r3_i	add_r0-r3_i
eor_r0-r1_i tst_r0_i mov_eq_r2-r1_ror_i and_r3-r2_i	tst_r1_i mov_eq_r2-r1_ror_i and_r3-r2_i
add_r0-r0_i sub_r1-r1_i rsb_r2-r0_i bic_r2-r1-r2	rsb_r2-r0_i sub_r1-r1_i bic_r2-r1-r2
orr_r0-r1_i tst_r0_i mov_ne_r2_i rsb_r3-r2_i	tst_r1_i mov_ne_r2_i rsb_r3-r2_i
tst_r0-r1 mov_ne_r1_i bfi_r2-r1_i_i bfi_r2-r2_i_i	bfi_r2-r2_i_i
and_r0-r1-r0 bfi_r2-r0_i_i bfi_r0-r3_i_i bic_r1-r3-r2 and_r2-r0-r1_asr_i	and_r0-r1-r0 bfi_r0-r3_i_i bic_r1-r3-r2 and_r2-r0-r1_asr_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 rsb_r2-r2-r0_asr_i	mvn_r2-r1 rsb_r2-r2-r0_asr_i
tst_r0_i and_ne_r1-r2-r3_lsl_i and_eq_r1-r1-r2 bic_r0-r1-r2	bic_r0-r2-r2
bic_r0-r0-r1 and_r1-r2-r3_ror_i bic_r3-r1-r2 orr_r3-r1-r3 and_r2-r3-r0	bic_r0-r0-r1 and_r1-r2-r3_ror_i and_r2-r1-r0
and_r0-r1-r2_asr_i bfi_r1-r3_i_i orr_r0-r0-r3_ror_i add_r0-r1-r0 bfi_r2-r0_i_i	and_r0-r1-r2_asr_i orr_r0-r0-r3_asr_i eor_r0-r1-r0 bfi_r2-r0_i_i
bfi_r0-r0_i_i rsb_r1-r1-r0 eor_r2-r1-r3_ror_i orr_r1-r2_i add_r1-r1-r1	rsb_r1-r1-r0 eor_r2-r1-r3_ror_i orr_r1-r2_i add_r1-r1-r1
eor_r0-r0-r1_asr_i orr_r0-r2-r0_lsl_i sub_r2-r2_i sub_r3-r2_i bic_r0-r0-r3	eor_r0-r0-r1_asr_i orr_r0-r2-r0_lsl_i sub_r3-r2_i bic_r0-r0-r3
tst_r0-r1 mov_ne_r1_i mov_eq_r1-r2_lsr_i orr_r2-r1-r0 bfi_r3-r2_i_i	tst_r1-r0 orr_ne_r1-r0_i orr_ge_r1-r0-r2_asr_i bfi_r3-r1_i_i
bic_r0-r0-r1 and_r2-r0-r1 orr_r0-r1-r0 rsb_r3-r3-r0 add_r2-r3-r2_lsl_i	orr_r0-r1-r0 sub_r2-r0-r3
tst_r0-r1 mov_ne_r0-r1 bic_r2-r3-r0 orr_r3-r2-r0 bic_r0-r3-r0	tst_r0-r1 mov_ne_r0-r1 sub_lt_i_i_i bic_r0-r3-r0
bic_r0-r1-r2 add_r2-r3_i and_r3-r0-r2 sub_r2-r2-r3	bic_r0-r1-r2 add_r2-r3_i bic_r2-r2-r0
bic_r0-r1-r0 bic_r2-r0-r1 sub_r0-r2_i bfi_r3-r0_i_i	mvn_r0_i bfi_r3-r0_i_i
bfi_r0-r1_i_i bfi_r1-r2_i_i orr_r3-r0-r1_lsl_i orr_r2-r1-r3_lsr_i eor_r3-r2_i	bfi_r1-r2_i_i orr_r3-r0-r1_lsl_i orr_r2-r1-r3_lsr_i eor_r3-r2_i
rsb_r0-r1-r2 bic_r0-r0-r1 and_r2-r0_i bfi_r0-r2_i_i eor_r1-r1-r0_asr_i	rsb_r0-r1-r2 bic_r0-r0-r1 bic_r0-r0_i eor_r1-r1-r0_asr_i
bfi_r0-r0_i_i bfi_r1-r2_i_i add_r3-r2-r2_asr_i eor_r2-r1-r3 orr_r2-r0-r2	add_r3-r2-r2_asr_i bfi_r1-r2_i_i eor_r2-r1-r3 orr_r2-r0-r2
bic_r0-r1-r2 tst_r0-r2 mov_eq_r1_i rsb_r0-r2-r1_lsr_i	rsb_r0-r2-r1_lsr_i
tst_r0-r1 rsb_eq_r2-r2_i and_r0-r0-r2 bfi_r3-r0_i_i	and_r0-r0-r2 bfi_r3-r0_i_i
bfi_r0-r1_i_i and_r2-r2_i orr_r3-r2-r0 bic_r1-r0-r3	sub_r1-r0-r0
sub_r0-r1-r2_lsr_i eor_r0-r3-r0_lsl_i bfi_r1-r1_i_i bic_r0-r0-r1 eor_r3-r1-r0	sub_r0-r1-r2_lsr_i eor_r0-r3-r0_lsl_i bfi_r1-r1_i_i orr_r3-r1-r0
and_r0-r1_i eor_r0-r0-r1 bfi_r2-r0_i_i bic_r2-r2-r1	unk bic_r2-r2-r1
cmp_r0-r1 mvn_ge_r0-r2 eor_ne_r0-r3-r0_lsr_i bfi_r2-r0_i_i bfi_r1-r2_i_i bfi_r1-r1_i_i	cmp_r0-r1 mvn_ge_r0-r2 eor_ne_r0-r3-r0_lsr_i bfi_r2-r0_i_i bfi_r1-r2_i_i
tst_r0-r1 mvn_eq_r2-r1 bic_r3-r2-r1 and_r1-r3-r2 orr_r0-r2-r1_lsl_i	tst_r0-r1 mvn_eq_r2-r1 bic_r3-r2-r1 orr_r0-r2-r3_lsl_i
bfi_r0-r1_i_i rsb_r0-r2-r0 bfi_r2-r0_i_i bfi_r2-r2_i_i orr_r2-r2_i	orr_r2-r2_i
rsb_r0-r1-r2_asr_i orr_r1-r0_i orr_r2-r0_i rsb_r0-r0-r2 orr_r1-r1-r0_asr_i	rsb_r0-r1-r2_asr_i orr_r1-r0_i
cmp_r0-r1 mvn_cc_r2-r0 orr_r0-r3-r2 bic_r0-r0-r2 sub_r3-r0_i	cmp_r0-r1 mvn_cc_r2-r0 bic_r0-r3-r2 sub_r3-r0_i
eor_r0-r1_i orr_r2-r0-r1 eor_r3-r2-r3 bfi_r2-r3_i_i rsb_r1-r2_i	orr_r2-r1_i eor_r3-r2-r3 bfi_r2-r3_i_i rsb_r1-r2_i
and_r0-r1_i add_r2-r2-r0 bfi_r1-r2_i_i eor_r2-r1-r2 orr_r2-r2_i	and_r0-r1_i add_r2-r2-r0 eor_r3-r1-r2 bic_r2-r3_i orr_r2-r2_i
bfi_r0-r0_i_i and_r0-r1-r0 bic_r1-r2-r0 eor_r0-r1_i orr_r0-r0-r2	orr_r0-r2_i
orr_r0-r1-r2_ror_i bic_r2-r3-r0 bfi_r2-r2_i_i rsb_r0-r2-r0_asr_i eor_r0-r0-r2_lsl_i	orr_r0-r1-r2_ror_i bic_r2-r3-r0 rsb_r0-r2-r0_asr_i eor_r0-r0-r2_lsl_i
add_r0-r1_i bic_r1-r0-r2 bic_r0-r2-r1 and_r0-r0_i bfi_r0-r0_i_i	and_r1-r2_i eor_r0-r1-r1_lsl_i
rsb_r0-r1_i cmp_r0_i mov_eq_r1_i rsb_r0-r1_i	cmp_r1_i mov_eq_r1_i rsb_r0-r1_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 eor_r3-r1-r3	mvn_r1-r2 eor_r3-r1-r3
tst_r0_i sub_ne_r0-r1-r2_ror_i bic_r1-r0-r3 rsb_r3-r1-r0 eor_r0-r1-r3 bic_r2-r3-r0	mov_r2_i
cmp_r0-r1 mvn_ls_r2-r0 mvn_hi_r2-r0 bfi_r2-r2_i_i eor_r2-r0-r2_asr_i bfi_r3-r2_i_i	mvn_r2-r0 eor_r2-r0-r2_ror_i bfi_r3-r2_i_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 and_r3-r2-r3	bic_r3-r3-r1
sub_r0-r1-r0_asr_i bfi_r2-r0_i_i rsb_r2-r2_i bfi_r0-r2_i_i	sub_r0-r1-r0_asr_i sub_r2-r0-r0_lsl_i bfi_r0-r2_i_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 eor_r1-r2-r1 add_r0-r1-r2	sub_r0-r2_i
tst_r0-r1 mvn_ne_r0-r2 bic_r3-r0-r1 orr_r1-r3-r2	tst_r1-r0 mvn_ne_r0-r1 orr_r1-r0-r2
and_r0-r0-r1 add_r2-r1-r0_asr_i bfi_r2-r2_i_i eor_r3-r3-r2_lsr_i rsb_r0-r3_i	and_r0-r0-r1 add_r2-r1-r0_asr_i eor_r3-r3-r2_lsr_i rsb_r0-r3_i
eor_r0-r1-r2_ror_i and_r0-r1-r0 and_r1-r3-r0_lsr_i add_r3-r3-r1	bic_r0-r1-r2_ror_i and_r1-r3-r0_lsr_i add_r3-r3-r1
tst_r0-r1 orr_ne_r0-r0-r1_lsr_i bfi_r1-r0_i_i bfi_r0-r2_i_i orr_r1-r1-r0_lsr_i and_r0-r1-r0_lsl_i	tst_r0-r1 orr_ne_r0-r0-r1_lsr_i bfi_r0-r2_i_i orr_r1-r1-r0_lsr_i and_r0-r1-r0_lsl_i
tst_r0-r1 mvn_ne_r2-r1 mov_ne_r2_i sub_r3-r1-r0 rsb_r1-r2-r3 bic_r1-r3-r1	tst_r0-r1 mov_ne_r2_i sub_r3-r1-r0 rsb_r1-r2-r3 bic_r1-r3-r1
tst_r0-r1 mov_ne_r2-r1_lsr_i mov_ne_r2_i and_r2-r0-r2	tst_r0-r1 mov_ne_r2_i and_r2-r0-r2
orr_r0-r1-r2 bic_r0-r0-r2 bic_r3-r3-r0 sub_r1-r2-r3_lsl_i	bic_r0-r1-r2 bic_r3-r3-r0 sub_r1-r2-r3_lsl_i
cmp_r0-r1 mov_ne_r0_i mov_eq_r0-r1 bfi_r1-r0_i_i	cmp_r0-r1 mov_ne_r0_i bfi_r1-r0_i_i
tst_r0-r1 orr_eq_r2-r3-r0_asr_i bic_r1-r3-r2 bic_r1-r1-r3 and_r1-r1-r0 bic_r3-r1-r2	rsb_r3-r2-r2
rsb_r0-r1-r0 and_r1-r0_i orr_r0-r1-r2 bfi_r3-r0_i_i	bfi_r3-r2_i_i
sub_r0-r1-r2 bfi_r2-r0_i_i eor_r1-r2-r0 and_r0-r0-r1 orr_r1-r0_i	sub_r0-r1-r2 bic_r0-r0-r2 orr_r1-r0_i
bfi_r0-r1_i_i orr_r2-r1-r0_asr_i eor_r2-r2_i eor_r3-r2_i	orr_r2-r1-r0_asr_i eor_r3-r2_i
eor_r0-r1-r2 eor_r3-r0-r1 bfi_r2-r3_i_i bic_r2-r2-r3	ror_r3-r2_i bfi_r2-r3_i_i bic_r2-r2-r3
bfi_r0-r1_i_i bfi_r1-r0_i_i add_r2-r1-r0 add_r2-r2-r2 add_r1-r2-r1	bfi_r0-r1_i_i add_r2-r1-r0 add_r1-r1-r2_lsl_i
cmp_r0_i mov_ls_r1_i mov_hi_r1_i rsb_r1-r2-r1 rsb_r1-r2-r1	cmp_r0_i mov_ls_r1_i mov_hi_r1_i sub_r1-r1-r2_lsl_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1-r2_ror_i bfi_r0-r1_i_i and_r1-r0_i	tst_r0-r1 mov_ne_r1_i mov_eq_r1-r2_ror_i and_r1-r1_i
eor_r0-r1-r0_lsr_i add_r2-r0_i bic_r3-r2-r1 orr_r2-r2-r3 sub_r0-r2_i	eor_r0-r1-r0_lsr_i
rsb_r0-r1-r0 bic_r1-r0-r2 and_r1-r0-r1_ror_i bic_r2-r1-r0 sub_r0-r2-r3	rsb_r0-r3_i
bfi_r0-r1_i_i eor_r2-r1-r0_ror_i rsb_r0-r2-r0 orr_r1-r3-r0 and_r0-r0-r1	bfi_r0-r1_i_i eor_r2-r1-r0_ror_i rsb_r0-r2-r0
bfi_r0-r0_i_i and_r1-r0_i eor_r1-r1_i bfi_r1-r1_i_i add_r0-r1_i	and_r1-r0_i add_r1-r1_i bfi_r1-r1_i_i add_r0-r1_i
cmp_r0_i mov_ge_r1_i and_r2-r1_i bfi_r1-r2_i_i	cmp_r0_i bic_lt_r1-r1_i mov_ge_r1_i
sub_r0-r1-r2_ror_i eor_r2-r0-r1_ror_i bfi_r2-r2_i_i bfi_r2-r2_i_i	sub_r0-r1-r2_ror_i eor_r2-r0-r1_ror_i bfi_r2-r2_i_i
tst_r0_i eor_ne_r1-r2-r0 eor_eq_r1-r0-r2 rsb_r3-r3-r1_lsr_i and_r0-r2-r3	eor_r1-r2-r0 rsb_r3-r3-r1_lsr_i and_r0-r2-r3
tst_r0-r1 mvn_eq_r1-r2 and_r3-r3_i and_r0-r1-r3_lsr_i sub_r0-r1-r0_lsl_i	tst_r0-r1 mvn_eq_r1-r2 and_r3-r3_i eor_r0-r1-r2_lsl_i
tst_r0-r1 mov_eq_r2_i mvn_eq_r2-r1 add_r1-r2-r3_asr_i	tst_r0-r1 mvn_eq_r2-r1 add_r1-r2-r3_asr_i
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r2 bic_r2-r1-r3 orr_r1-r2-r0 rsb_r1-r1_i	orr_r1-r2-r3 unk rsb_r1-r1_i
sub_r0-r1_i and_r0-r1-r0_lsl_i bic_r2-r3-r1 bic_r2-r0-r2 sub_r3-r2_i	sub_r0-r1_i and_r0-r1-r0_lsl_i sub_r3-r0_i
tst_r0_i mvn_eq_r1-r0 and_r2-r2-r1_asr_i rsb_r0-r2-r3_lsl_i add_r2-r2-r0	mov_r2-r3_lsl_i
sub_r0-r1-r2_lsr_i orr_r3-r0-r2 add_r3-r1-r3_lsl_i sub_r1-r1-r3 bfi_r0-r1_i_i	sub_r0-r1-r2_lsr_i bic_r0-r0_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 bfi_r1-r1_i_i	mvn_r1-r2
cmp_r0-r1 mov_ne_r2_i mov_ls_r2_i bic_r2-r3-r2 bfi_r2-r2_i_i eor_r0-r2_i	bic_r3-r3_i eor_r0-r3_i
bfi_r0-r0_i_i rsb_r1-r0_i bic_r1-r1-r2 bic_r2-r3-r1 bfi_r0-r2_i_i	bic_r1-r0-r2 bic_r2-r3-r1 bfi_r0-r2_i_i
rsb_r0-r0-r1 bfi_r2-r0_i_i bfi_r2-r2_i_i rsb_r1-r2_i eor_r2-r1-r2	rsb_r0-r0-r1 bfi_r2-r0_i_i rsb_r1-r2_i eor_r2-r1-r2
tst_r0_i mov_ne_r1_i mov_eq_r1_i and_r1-r1_i bfi_r1-r1_i_i	tst_r0_i mov_r1_i bic_ls_r1-r1-r1
rsb_r0-r0-r1_asr_i and_r0-r0_i sub_r0-r0_i bfi_r0-r0_i_i orr_r2-r0_i	rsb_r0-r0-r1_asr_i and_r0-r0_i add_r3-r0_i rsb_r0-r3-r0_lsl_i orr_r2-r0_i
cmp_r0-r1 mvn_cc_r2-r3 mvn_eq_r2-r3 and_r0-r3-r2_ror_i	cmp_r0-r1 mvn_ls_r2-r3 and_r0-r3-r2_ror_i
bfi_r0-r1_i_i and_r0-r2-r0 orr_r2-r3-r0 rsb_r1-r3-r2	bfi_r0-r1_i_i and_r0-r2-r0 bic_r1-r0-r3
bfi_r0-r1_i_i and_r2-r0-r1_ror_i bic_r0-r3-r2 bic_r1-r2-r0	bfi_r0-r1_i_i and_r1-r0-r1_ror_i
bfi_r0-r0_i_i and_r0-r0-r1 eor_r2-r1-r0 sub_r2-r2-r3	bic_r2-r1-r0 sub_r2-r2-r3
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r2 bfi_r3-r1_i_i bfi_r0-r3_i_i	bfi_r0-r3_i_i
bfi_r0-r1_i_i orr_r1-r1-r0 rsb_r0-r1-r2 bic_r1-r0-r1	asr_r3-r0_i orr_r1-r1-r3_lsl_i rsb_r0-r1-r2 bic_r1-r0-r1
tst_r0-r1 mov_ne_r2_i eor_r0-r0-r2_ror_i bfi_r0-r0_i_i rsb_r2-r0_i	tst_r0-r1 mov_ne_r2_i eor_r0-r0-r2_ror_i rsb_r2-r0_i
and_r0-r1_i bic_r0-r2-r0 and_r0-r0_i eor_r2-r0-r2 add_r0-r0-r2	mov_r0-r2
cmp_r0-r1 mov_cc_r1_i orr_r1-r2-r1_asr_i bfi_r1-r1_i_i	cmp_r0-r1 mov_cc_r1_i orr_r1-r2-r1_asr_i
eor_r0-r1-r2 sub_r3-r0-r3 rsb_r1-r3_i orr_r1-r1-r3_lsl_i bfi_r3-r1_i_i	eor_r0-r1-r2 sub_r3-r0-r3 and_r4-r3_i eor_r3-r3-r4_lsl_i
sub_r0-r1_i bfi_r1-r0_i_i sub_r0-r2_i sub_r1-r1-r0	eor_r1-r1_i sub_r0-r2_i sub_r1-r1-r0
cmp_r0-r1 mov_eq_r1_i orr_eq_r1-r0-r2 and_r3-r1-r0_asr_i bic_r3-r2-r3	cmp_r0-r1 mvn_eq_r1_i and_r3-r1-r0_asr_i bic_r3-r2-r3
cmp_r0-r1 mvn_ne_r1-r2 add_r0-r0-r1 bfi_r1-r0_i_i bfi_r2-r1_i_i	cmp_r0-r1 mvn_ne_r1-r2 add_r0-r0-r1 bfi_r2-r0_i_i
bfi_r0-r1_i_i orr_r2-r0-r1_asr_i bfi_r3-r3_i_i and_r3-r3-r2 bfi_r2-r3_i_i	orr_r2-r0-r1_asr_i and_r3-r3-r2 bfi_r2-r3_i_i
orr_r0-r1-r2_lsl_i bfi_r1-r1_i_i eor_r3-r0-r2_asr_i bic_r3-r1-r3 bfi_r2-r3_i_i	and_r3-r1-r2_ror_i bfi_r2-r3_i_i
add_r0-r0-r0 sub_r1-r0_i sub_r0-r1_i bfi_r2-r0_i_i bic_r1-r2-r0	add_r0-r0-r0 sub_r0-r0_i bfi_r2-r0_i_i bic_r1-r2-r0
cmp_r0-r1 mov_lt_r1_i mov_ge_r1_i rsb_r2-r0-r1_ror_i	rsb_r2-r0_i
bic_r0-r0-r1 eor_r1-r1-r2 sub_r2-r0-r1 sub_r1-r0-r2 sub_r2-r1_i	eor_r1-r1-r2 sub_r2-r1_i
rsb_r0-r0-r1 bic_r1-r0-r1 and_r0-r0_i eor_r0-r0-r1	rsb_r2-r0-r1 eor_r1-r1_i bic_r0-r2-r1
bic_r0-r0-r1 sub_r2-r2-r1_asr_i and_r3-r2-r0_lsl_i bfi_r2-r3_i_i bfi_r3-r2_i_i	bic_r0-r0-r1 sub_r2-r2-r1_asr_i and_r3-r2-r0_lsl_i
tst_r0_i mvn_eq_r1-r2 mvn_eq_r1-r3 add_r0-r1-r1 bfi_r3-r0_i_i and_r3-r3-r1	tst_r0_i mvn_cs_r1-r3 add_r0-r1-r1 bfi_r3-r0_i_i and_r3-r3-r1
add_r0-r1_i bfi_r1-r1_i_i add_r2-r1-r0 and_r2-r2_i	orr_r0-r1_i and_r2-r0_i
rsb_r0-r0-r1 bfi_r1-r2_i_i add_r1-r1-r0_lsl_i bfi_r2-r1_i_i	bfi_r2-r1_i_i
bic_r0-r1-r0 bic_r1-r2-r3 eor_r0-r0-r1 bfi_r2-r0_i_i bfi_r1-r2_i_i	bic_r1-r2-r3 bfi_r1-r2_i_i
bfi_r0-r0_i_i add_r1-r0-r2 bic_r1-r0-r1 bfi_r3-r1_i_i	unk bic_r1-r0-r1 bfi_r3-r1_i_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 rsb_r1-r2_i bic_r0-r1-r0	add_r1-r1_i bic_r0-r1-r0
tst_r0-r1 mvn_ne_r0-r1 orr_r2-r1-r3_lsl_i bic_r3-r0-r2	tst_r0-r1 mvn_ne_r0-r1 bic_r3-r0-r3_lsl_i
sub_r0-r1-r0 orr_r2-r1-r0 and_r2-r0-r2 and_r3-r0-r2_asr_i rsb_r2-r0-r3	sub_r0-r1-r0 and_r3-r0-r0_asr_i rsb_r2-r0-r3
bic_r0-r1-r2 bfi_r2-r2_i_i add_r1-r3-r2_asr_i bic_r1-r1-r0	bic_r0-r1-r2 add_r1-r3-r2_asr_i bic_r1-r1-r0
rsb_r0-r1-r2_lsr_i add_r3-r3-r0 add_r2-r3_i bic_r1-r2-r0 eor_r1-r1-r0	rsb_r0-r1-r2_lsr_i add_r3-r3-r0 add_r2-r3_i orr_r1-r2-r0
sub_r0-r1-r2_lsl_i eor_r0-r0_i orr_r1-r0_i orr_r2-r1_i	sub_r0-r1-r2_lsl_i eor_r0-r0_i orr_r2-r0_i
sub_r0-r1_i sub_r2-r0_i eor_r0-r2-r3_lsl_i add_r0-r0_i	sub_r2-r1_i eor_r0-r2-r3_lsl_i add_r0-r0_i
eor_r0-r1-r2_ror_i and_r3-r1-r0_ror_i bfi_r2-r3_i_i bfi_r2-r2_i_i	eor_r0-r1-r2_ror_i and_r3-r1-r0_asr_i bfi_r2-r3_i_i
bfi_r0-r0_i_i bic_r1-r2-r3 sub_r3-r0-r1 add_r0-r3-r0 orr_r0-r0_i	bfi_r0-r0_i_i bic_r1-r2-r3 rsb_r0-r1-r0_lsl_i orr_r0-r0_i
bfi_r0-r1_i_i and_r2-r3-r0 bfi_r0-r2_i_i bfi_r1-r2_i_i orr_r2-r0-r1_asr_i	bfi_r0-r1_i_i and_r2-r3-r0 bfi_r0-r2_i_i orr_r2-r0-r1_asr_i
cmp_r0_i mov_ls_r1_i mov_hi_r1_i rsb_r1-r2-r1_asr_i rsb_r2-r1-r0 eor_r0-r2_i	add_r2-r0-r2 eor_r0-r2_i
bic_r0-r1-r2 eor_r2-r3-r0 add_r0-r2-r2 bic_r3-r3-r0	bic_r0-r1-r2 eor_r2-r3-r0 bic_r3-r3-r2_lsl_i
bfi_r0-r1_i_i add_r2-r3-r0_asr_i bfi_r2-r2_i_i eor_r1-r2_i	add_r2-r3-r0_asr_i bfi_r2-r2_i_i eor_r1-r2_i
tst_r0_i mvn_ne_r1-r2 add_r3-r0-r0 bic_r2-r3-r1	tst_r0_i eor_ls_r2-r1-r0_ror_i and_r2-r2-r0_lsl_i
bfi_r0-r1_i_i rsb_r1-r1-r0 rsb_r1-r1-r2_lsl_i bfi_r0-r1_i_i	bfi_r0-r1_i_i sub_r1-r1-r0 bfi_r0-r1_i_i
bfi_r0-r0_i_i bfi_r1-r2_i_i bic_r3-r1-r0 rsb_r0-r3_i eor_r1-r0-r2	bfi_r1-r2_i_i bic_r3-r1-r0 rsb_r0-r3_i eor_r1-r0-r2
add_r0-r1-r0 bic_r2-r2-r0 eor_r0-r2_i bfi_r0-r0_i_i bfi_r3-r0_i_i	add_r0-r1-r0 unk bfi_r3-r0_i_i
cmp_r0-r1 mvn_ls_r0-r2 mvn_hi_r0-r2 sub_r3-r0_i bic_r2-r3-r0	add_r3-r2_i bic_r2-r2-r3
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 sub_r2-r2-r0	mvn_r2-r0_lsl_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r0 and_r0-r1-r0	tst_r0-r1 mvn_ne_r1-r2 and_r0-r1-r0
and_r0-r0_i orr_r1-r1_i orr_r1-r1_i add_r1-r1-r0	and_r0-r0_i orr_r1-r1_i add_r1-r1-r0
tst_r0-r1 mov_eq_r2-r3_lsl_i orr_r3-r0-r2_lsl_i bfi_r1-r3_i_i orr_r1-r3-r1_lsr_i	tst_r0-r1 mov_eq_r2-r3_lsl_i orr_r3-r0-r2_lsl_i orr_r1-r3-r1_lsr_i
bic_r0-r1-r0 and_r1-r0_i bfi_r0-r1_i_i bfi_r0-r0_i_i bic_r2-r0-r1	orr_r2-r0_i mvn_r2-r2_asr_i and_r2-r1-r2_lsl_i
bic_r0-r0-r1 bfi_r1-r2_i_i bic_r0-r0-r1 bic_r0-r0-r2	bic_r0-r0-r1 and_r1-r2_i bic_r0-r0-r1_lsl_i bic_r0-r0-r2
orr_r0-r1-r0 and_r2-r1_i rsb_r3-r3-r0 rsb_r0-r3-r2 add_r3-r0-r3_lsl_i	orr_r0-r1-r0 and_r2-r1_i rsb_r3-r3-r0 add_r3-r2-r3
bfi_r0-r0_i_i rsb_r1-r0_i sub_r0-r0-r1 add_r2-r0_i eor_r0-r2_i	rsb_r1-r0_i sub_r0-r0-r1 add_r2-r0_i eor_r0-r2_i
bfi_r0-r1_i_i and_r1-r1-r2 and_r3-r1-r0_asr_i bic_r1-r3-r1	eor_r1-r3-r3
bfi_r0-r0_i_i orr_r1-r0_i bfi_r2-r0_i_i eor_r2-r2-r1_lsr_i bic_r1-r2-r0	bfi_r2-r0_i_i eor_r2-r2-r0_lsr_i bic_r1-r2-r0
add_r0-r1-r1 sub_r1-r0-r2_ror_i add_r0-r3_i orr_r2-r1-r0 bfi_r3-r2_i_i	mov_r1-r2_asr_i unk bfi_r3-r0_i_i
bfi_r0-r0_i_i bic_r1-r0-r2 bic_r0-r0-r1 bfi_r3-r0_i_i orr_r0-r3-r0	bfi_r0-r0_i_i and_r0-r0-r2_ror_i bfi_r3-r0_i_i orr_r0-r3-r0
bic_r0-r0-r1 sub_r0-r0_i bfi_r2-r0_i_i eor_r2-r1-r2	bic_r0-r0-r1 bfi_r2-r0_i_i eor_r2-r1-r2
and_r0-r1_i and_r2-r1_i add_r1-r0_i and_r1-r1-r2 and_r3-r3-r1	and_r2-r1_i and_r3-r3-r2
bfi_r0-r1_i_i eor_r1-r2-r0 and_r0-r1_i rsb_r0-r0_i eor_r2-r0_i	ror_r0-r1_i eor_r1-r2-r0 and_r0-r1_i rsb_r0-r0_i eor_r2-r0_i
bfi_r0-r1_i_i bic_r2-r0-r2 orr_r0-r2-r1 bic_r3-r0-r1 sub_r1-r1-r3_lsr_i	bfi_r0-r1_i_i bic_r2-r0-r2 bic_r3-r2-r1 sub_r1-r1-r3_lsr_i
tst_r0-r1 mov_ne_r2_i and_r0-r2_i and_r0-r0_i	tst_r0-r1 mov_ne_r2_i and_r0-r2_i
add_r0-r1-r0_asr_i add_r2-r0-r3_lsl_i and_r0-r1-r2 bfi_r1-r0_i_i add_r3-r1_i	add_r0-r1-r0_lsr_i and_r0-r1-r0 bfi_r1-r0_i_i add_r3-r1_i
rsb_r0-r0-r1 orr_r2-r1_i and_r2-r2-r1 and_r3-r2-r0_ror_i	rsb_r0-r0-r1 and_r3-r1-r0_ror_i
tst_r0_i mvn_ne_r1-r2 add_r0-r1_i rsb_r2-r0_i	tst_r0_i mvn_eq_r2-r1
orr_r0-r0-r1_ror_i add_r1-r0-r0 rsb_r1-r0-r1 eor_r2-r0-r1_lsl_i	orr_r0-r0-r1_ror_i eor_r2-r0-r0_lsl_i
orr_r0-r0-r1 orr_r1-r1-r2 and_r3-r0-r1 bic_r2-r3-r2 bfi_r2-r2_i_i	bic_r2-r1-r2 bfi_r2-r2_i_i
and_r0-r1-r2_asr_i rsb_r1-r0-r1_lsr_i bic_r0-r1-r3 add_r1-r3-r0	and_r0-r1-r2_asr_i rsb_r1-r0-r1_lsr_i orr_r1-r3-r1
and_r0-r1-r0_lsl_i bfi_r0-r0_i_i rsb_r2-r0_i bfi_r0-r2_i_i	and_r0-r1-r0_lsl_i eor_r0-r0_i
eor_r0-r1_i cmp_r0_i mov_eq_r2_i bfi_r2-r2_i_i	eor_r0-r1_i cmp_r0_i mov_eq_r2_i
orr_r0-r1-r2 bfi_r1-r3_i_i bic_r0-r1-r0 eor_r3-r0_i eor_r2-r3_i	orr_r0-r1-r2 bfi_r1-r3_i_i bic_r0-r1-r0 eor_r2-r0_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2_i bic_r1-r2-r1 eor_r1-r1-r2 bic_r1-r1-r0	tst_r0-r1 bic_ls_r0-r1_i mvn_r2-r0 and_r1-r2-r1
sub_r0-r0-r1 and_r0-r0-r1 and_r2-r0-r1 sub_r1-r2_i	sub_r0-r0-r1 and_r2-r0-r1 sub_r1-r2_i
sub_r0-r1-r2 sub_r2-r0-r1 add_r1-r1-r1_ror_i bic_r0-r1-r2	rsb_r2-r2-r1_lsr_i add_r1-r1-r1_ror_i bic_r0-r1-r2
add_r0-r1_i eor_r0-r1-r0_asr_i bfi_r0-r0_i_i and_r2-r0_i bfi_r1-r2_i_i	add_r0-r1_i eor_r2-r0-r0_asr_i bfi_r1-r2_i_i
add_r0-r0_i and_r1-r1-r2 bic_r2-r0-r2 orr_r0-r1_i and_r1-r2-r0	eor_r0-r0_i bic_r2-r0-r2 and_r1-r2_i
tst_r0-r1 mov_ne_r2_i mvn_ne_r2-r0 bic_r1-r3-r2	tst_r0-r1 mvn_ne_r2-r0 bic_r1-r3-r2
sub_r0-r1_i add_r2-r0_i and_r0-r2-r1_lsl_i add_r0-r0-r2_lsl_i	sub_r2-r1_i and_r0-r2-r1_lsl_i add_r0-r0-r2_lsl_i
orr_r0-r1_i bfi_r2-r0_i_i orr_r0-r2-r1_lsl_i bfi_r2-r0_i_i orr_r3-r1-r2	bfi_r2-r2_i_i orr_r3-r1-r2
bfi_r0-r1_i_i orr_r2-r0_i eor_r2-r0-r2_lsr_i orr_r3-r2_i	eor_r2-r0-r0_lsr_i orr_r3-r2_i
cmp_r0_i mov_cc_r1_i rsb_r0-r1_i add_r1-r0-r1 eor_r1-r2-r1_lsl_i	eor_r1-r2_i
add_r0-r0_i bic_r1-r0-r1 bfi_r2-r1_i_i bic_r3-r2-r1 and_r0-r1-r3_lsl_i	add_r0-r0_i bic_r1-r0-r1 mvn_r3-r1_ror_i and_r3-r2-r3_lsl_i and_r0-r1-r3_lsl_i
tst_r0_i mov_ne_r0_i and_r1-r0_i eor_r0-r0-r1_ror_i	tst_r0_i mov_ne_r0_i mov_tne_movtne_r0_i
bic_r0-r1-r2 bic_r3-r1-r0 bfi_r2-r0_i_i orr_r1-r2_i orr_r2-r3-r1_lsr_i	and_r3-r1-r2 orr_r2-r3-r2_lsr_i
and_r0-r1-r2_ror_i and_r1-r2_i orr_r2-r1-r0_lsl_i bfi_r2-r2_i_i	and_r0-r1-r2_ror_i and_r1-r2_i orr_r2-r1-r0_lsl_i
sub_r0-r0_i rsb_r1-r0-r2 add_r3-r1_i rsb_r1-r1-r3	mov_r1_i
bic_r0-r1-r2 bic_r0-r2-r0 rsb_r0-r0_i eor_r1-r0_i	rsb_r0-r2_i eor_r1-r0_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 rsb_r0-r3-r2_lsr_i orr_r0-r1-r0_lsr_i bic_r3-r1-r0	sub_r3-r0-r0
orr_r0-r1_i rsb_r1-r0_i sub_r1-r1-r0 add_r2-r1_i	rsb_r2-r1_i eor_r1-r1_i rsb_r2-r1-r2
sub_r0-r1-r2 rsb_r0-r0-r1_lsl_i eor_r0-r0_i bfi_r2-r0_i_i	unk eor_r1-r0-r0_asr_i eor_r2-r1-r2
sub_r0-r1-r2 add_r1-r3-r0_asr_i rsb_r0-r2-r3 add_r2-r1-r0	sub_r0-r1-r2 rsb_r1-r2-r0_asr_i add_r2-r1-r3_lsl_i
tst_r0-r1 sub_ne_r0-r2-r1_ror_i sub_eq_r0-r3-r0 bic_r0-r2-r0 bic_r1-r3-r0 and_r3-r1-r0 add_r3-r3-r2_asr_i	mov_r3-r2_asr_i
and_r0-r1_i bic_r2-r1-r2 and_r2-r0-r2 add_r0-r2-r2 bfi_r0-r0_i_i	and_r0-r1_i add_r1-r0-r0 bic_r0-r1-r2_lsl_i
bic_r0-r1-r2 rsb_r2-r2-r1 orr_r2-r0-r2 and_r3-r2_i bfi_r0-r3_i_i	orr_r2-r2_i bic_r0-r1-r2
bfi_r0-r1_i_i add_r2-r0-r3 rsb_r0-r2-r0 bfi_r3-r0_i_i	rsb_r0-r3_i bfi_r3-r0_i_i
sub_r0-r1-r2 bfi_r1-r0_i_i bfi_r1-r1_i_i bfi_r3-r1_i_i	bfi_r3-r1_i_i
eor_r0-r1-r0 bic_r2-r0-r2 rsb_r0-r3-r2 orr_r1-r0_i bfi_r0-r1_i_i	eor_r0-r1-r0 bic_r2-r0-r2 rsb_r0-r3-r2 orr_r0-r0_i
cmp_r0-r1 mvn_lt_r2-r1 bfi_r0-r2_i_i and_r0-r0_i rsb_r2-r0_i	cmp_r0-r1 mvn_lt_r2-r1 and_r0-r2_i rsb_r2-r0_i
orr_r0-r0-r1_ror_i and_r2-r0_i sub_r0-r1-r2_asr_i bic_r0-r1-r0	bic_r0-r0-r0
bfi_r0-r1_i_i bfi_r2-r0_i_i orr_r1-r2-r1_lsr_i bfi_r3-r1_i_i	orr_r1-r2-r1_ror_i bfi_r3-r1_i_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 and_r3-r1-r0	tst_r0-r1 mvn_ne_r0-r2 and_r3-r1-r0
cmp_r0-r1 mvn_cc_r1-r0 mvn_cs_r1-r0 bfi_r1-r1_i_i eor_r2-r1_i	mvn_r1-r0 eor_r2-r1_i
bfi_r0-r1_i_i rsb_r1-r0-r1 rsb_r1-r1_i add_r2-r1_i	bfi_r0-r1_i_i rsb_r1-r0-r1 rsb_r2-r1_i
cmp_r0-r1 mov_lt_r1_i mov_ge_r1_i rsb_r2-r2-r1_asr_i sub_r1-r2-r0	rsb_r2-r2_i sub_r1-r2-r0
bfi_r0-r0_i_i rsb_r1-r0_i sub_r2-r1_i eor_r3-r1-r2_asr_i add_r3-r2-r3	rsb_r1-r0_i sub_r2-r1_i eor_r3-r1-r2_asr_i add_r3-r2-r3
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 bic_r1-r0-r3	unk eor_r1-r0-r2
and_r0-r1_i orr_r1-r0-r2_lsl_i eor_r3-r1-r0 bfi_r2-r3_i_i	bic_r2-r2_i
add_r0-r1-r2_lsl_i bfi_r2-r0_i_i rsb_r0-r3_i sub_r0-r2-r0	bfi_r2-r1_i_i rsb_r0-r3_i sub_r0-r2-r0
bic_r0-r1-r2 bfi_r0-r0_i_i bic_r3-r3-r0 bfi_r1-r3_i_i	bic_r0-r1-r2 bic_r3-r3-r0 bfi_r1-r3_i_i
tst_r0-r1 mvn_ne_r2-r0 orr_r2-r2-r3 bic_r2-r2-r0 orr_r1-r3-r2 bic_r3-r0-r1	bic_r3-r0-r3
cmp_r0_i rsb_ne_r0-r1-r2 bic_r0-r0-r2 eor_r2-r2_i eor_r2-r0-r2 bic_r1-r2-r1	cmp_r0_i rsb_ne_r0-r1-r2 orr_r2-r0-r2 eor_r2-r2_i bic_r1-r2-r1
cmp_r0-r1 mov_cc_r1_i mov_cs_r1_i bfi_r2-r1_i_i	orr_r2-r2_i
bfi_r0-r1_i_i sub_r2-r2-r0 rsb_r0-r2_i sub_r2-r0_i	bfi_r0-r1_i_i sub_r2-r2-r0 rsb_r2-r2_i
tst_r0_i mvn_eq_r1-r0 mov_ne_r1_i and_r0-r0-r2_lsl_i bic_r0-r1-r0	tst_r0_i mvn_eq_r1-r0 mov_ne_r1_i asr_r0-r1_i
add_r0-r1-r2 bic_r0-r1-r0 sub_r3-r1_i rsb_r3-r3-r0	add_r0-r1-r2 and_r3-r0-r1 rsb_r3-r3_i
bic_r0-r1-r0 and_r2-r3-r2 orr_r1-r3-r0 orr_r0-r1-r2 bic_r2-r2-r0	sub_r2-r0-r0
and_r0-r1_i add_r2-r0_i bic_r3-r2-r0 rsb_r1-r3_i add_r0-r1-r1_ror_i	and_r0-r1_i add_r2-r0_i rsb_r1-r2_i add_r0-r1-r1_ror_i
bfi_r0-r0_i_i eor_r1-r0_i bfi_r0-r1_i_i sub_r2-r0_i bfi_r0-r2_i_i	sub_r2-r0_i bfi_r0-r2_i_i
bfi_r0-r1_i_i sub_r0-r0-r2_lsr_i bic_r3-r0-r2 orr_r1-r2-r0_asr_i bic_r1-r1-r3	bfi_r0-r1_i_i sub_r0-r0-r2_lsr_i unk unk
orr_r0-r1-r2_asr_i eor_r0-r0-r3 add_r0-r0_i bfi_r3-r0_i_i sub_r1-r0-r3_asr_i	orr_r0-r1-r2_asr_i eor_r0-r0-r3 add_r0-r0_i sub_r1-r0-r3_asr_i
tst_r0_i mov_eq_r1-r0_lsr_i bfi_r0-r1_i_i bfi_r2-r0_i_i	bfi_r2-r0_i_i
rsb_r0-r1-r0_lsr_i rsb_r1-r2-r0_lsl_i sub_r3-r1-r2 bic_r2-r3-r1 orr_r2-r3-r2	rsb_r0-r1-r0_lsr_i rsb_r1-r2-r0_lsl_i sub_r2-r1-r2
cmp_r0-r1 mov_ne_r2_i mov_eq_r2_i and_r1-r2_i and_r0-r0-r1_ror_i	and_r0-r0_i
eor_r0-r1_i bfi_r1-r1_i_i orr_r2-r1-r0 bfi_r1-r2_i_i orr_r2-r1_i	rsb_r0-r1_i orr_r2-r1-r0 bfi_r1-r2_i_i orr_r2-r1_i
tst_r0_i mov_ne_r0_i mov_eq_r0_i bic_r1-r2-r0 and_r3-r0-r1	eor_r3-r1-r1
orr_r0-r1-r2_lsl_i add_r3-r3-r2 orr_r2-r0-r1 and_r2-r3-r2 bfi_r2-r2_i_i	add_r3-r2-r3 orr_r1-r1-r2_lsl_i and_r2-r1-r3 bfi_r2-r2_i_i
eor_r0-r1-r2 bfi_r1-r1_i_i add_r2-r1-r0 and_r1-r2_i rsb_r2-r1-r2	eor_r0-r2-r1 add_r2-r0-r1 bic_r2-r2_i
tst_r0-r1 mov_ne_r0_i mov_eq_r0-r1 bic_r0-r0-r2 bic_r0-r2-r0	ror_r0-r2_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 and_r0-r0-r1_lsr_i and_r0-r0_i	bic_r0-r0-r0_ror_i and_r0-r0_i
cmp_r0-r1 mov_lt_r2-r0 mov_ge_r2_i add_r3-r2-r1 orr_r3-r3_i	cmp_r0-r1 add_r3-r0-r1 add_ge_r3-r1_i orr_r3-r3_i
bic_r0-r1-r0 and_r2-r0_i and_r2-r2_i bic_r3-r2-r3	bic_r0-r1-r0 and_r2-r0_i bic_r3-r2-r3
bic_r0-r1-r2 eor_r3-r0-r3 bic_r0-r1-r3 bfi_r1-r0_i_i	eor_r0-r2-r3 and_r0-r0-r1 bfi_r1-r0_i_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 sub_r0-r1-r0	mvn_r1-r2 sub_r0-r1-r0
eor_r0-r1-r2_lsr_i orr_r2-r2_i rsb_r0-r2-r0 add_r2-r0-r2	eor_r2-r1-r2_lsr_i
bic_r0-r1-r2 add_r1-r0_i and_r2-r1-r0 bic_r2-r1-r2	bic_r0-r1-r2 add_r1-r0_i bic_r2-r1-r0
bic_r0-r1-r0 bfi_r2-r2_i_i bic_r3-r1-r0 bic_r0-r3-r2 sub_r0-r3-r0_lsr_i	and_r3-r0-r1 bic_r0-r3-r2 sub_r0-r3-r0_lsr_i
bfi_r0-r1_i_i bfi_r0-r0_i_i bfi_r1-r0_i_i add_r0-r1_i	bfi_r0-r1_i_i bfi_r1-r0_i_i add_r0-r1_i
add_r0-r1-r1 add_r0-r0-r0_lsr_i bic_r1-r0-r2 orr_r3-r1-r0	add_r0-r1-r1 add_r3-r0-r0_lsr_i
cmp_r0_i mvn_lt_r1-r2 and_r2-r1_i and_r1-r0-r2_lsr_i	and_r1-r0_i
bic_r0-r1-r2 orr_r2-r1_i and_r1-r2-r0 add_r2-r1_i	bic_r0-r1-r2 add_r2-r0_i
and_r0-r0_i eor_r1-r0-r1 orr_r0-r1-r0_asr_i bfi_r2-r0_i_i	eor_r1-r0-r1 bfi_r2-r1_i_i
orr_r0-r0_i bic_r0-r1-r0 bfi_r1-r0_i_i orr_r0-r2-r1	unk orr_r0-r2-r1
add_r0-r1-r2_lsr_i eor_r2-r0-r1_asr_i bic_r3-r0-r2 bfi_r3-r3_i_i and_r1-r3_i	add_r0-r1-r2_asr_i and_r3-r0-r1_ror_i and_r1-r3_i
bfi_r0-r1_i_i bic_r0-r0-r2 eor_r2-r1-r0_asr_i and_r0-r3-r2	bic_r0-r0-r2 eor_r2-r1-r0_asr_i and_r0-r3-r2
cmp_r0-r1 mov_ne_r0_i eor_r1-r2_i sub_r3-r0-r1_lsl_i bfi_r2-r3_i_i	cmp_r0-r1 mov_ne_r0_i sub_r3-r0-r1_lsl_i bfi_r2-r3_i_i
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r2 rsb_r0-r1-r3 sub_r0-r0_i sub_r0-r0-r1	mvn_r1-r2 sub_r0-r3_i sub_r0-r0-r1_lsl_i
cmp_r0-r1 mvn_ls_r1-r2 mvn_cc_r1-r2 bic_r0-r1-r2 add_r0-r0-r2_ror_i orr_r0-r0-r1_asr_i	cmp_r0-r1 mvn_ls_r1-r2 bic_r0-r1-r2 add_r0-r0-r2_ror_i orr_r0-r0-r1_asr_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 rsb_r1-r1-r2 bic_r0-r3-r1 orr_r1-r3-r0_ror_i	mvn_r1-r0 rsb_r1-r1-r2 bic_r0-r3-r1 orr_r1-r3-r0_ror_i
tst_r0-r1 mvn_ne_r2-r0 eor_ne_r2-r1_i bic_r1-r0-r2	tst_r0-r1 eor_ne_r2-r1_i bic_r1-r0-r2
tst_r0-r1 mov_ne_r1_i and_r2-r0-r1 bfi_r1-r2_i_i bfi_r1-r1_i_i bfi_r2-r1_i_i	tst_r0-r1 mov_ne_r1_i and_r2-r0-r1 bfi_r2-r1_i_i
bfi_r0-r1_i_i rsb_r2-r3-r0_lsr_i sub_r0-r2_i sub_r2-r0_i	rsb_r2-r3-r0_lsr_i sub_r2-r2_i
bfi_r0-r1_i_i bic_r2-r0-r2 bfi_r0-r2_i_i and_r2-r0_i	bic_r1-r1-r2 and_r2-r1_i
bic_r0-r0-r1 eor_r1-r2-r3 orr_r0-r0-r1 bfi_r2-r0_i_i bfi_r2-r2_i_i	bfi_r2-r2_i_i
tst_r0_i mvn_eq_r1-r2 mov_eq_r1-r3 sub_r2-r2-r1 orr_r3-r1-r2_ror_i	tst_r0_i mov_eq_r1-r3 sub_r2-r2-r1 orr_r3-r1-r2_ror_i
tst_r0-r1 mvn_ne_r0-r1 orr_r1-r1-r0 bic_r2-r0-r1 orr_r1-r2_i	mov_r1_i
bfi_r0-r1_i_i and_r2-r1-r0 bfi_r2-r2_i_i sub_r2-r2_i	orr_r0-r0_i and_r2-r1-r0 bfi_r2-r1_i_i sub_r2-r2_i
bfi_r0-r1_i_i add_r1-r2_i orr_r1-r1-r0 bfi_r2-r1_i_i	bfi_r0-r1_i_i orr_r1-r2-r0 bfi_r2-r1_i_i
tst_r0-r1 mov_eq_r1_i eor_r2-r2-r3 add_r2-r1-r2 bfi_r3-r2_i_i and_r3-r0-r3_asr_i	and_r3-r0-r3_asr_i
eor_r0-r1-r2_asr_i eor_r2-r3-r1_ror_i bic_r3-r1-r2 and_r3-r0-r3 eor_r2-r0-r3	eor_r0-r1-r2_asr_i eor_r2-r3-r1_ror_i bic_r3-r1-r2 bic_r2-r0-r3
cmp_r0_i mov_lt_r1_i mov_ge_r1_i bfi_r2-r1_i_i and_r3-r1-r2	cmp_r0_i mov_lt_r1_i mov_ge_r1_i bic_r3-r1_i
eor_r0-r1_i cmp_r2-r3 mov_ge_r2-r0_asr_i rsb_r2-r3-r2_lsr_i	cmp_r2-r3 mov_ge_r2-r1_asr_i rsb_r2-r3-r2_lsr_i
tst_r0-r1 eor_eq_r0-r2_i mvn_eq_r0-r2 bfi_r3-r0_i_i	tst_r0-r1 mvn_ls_r0-r2 bfi_r3-r0_i_i
cmp_r0-r1 mvn_ls_r2-r1 bfi_r3-r2_i_i orr_r2-r3_i bfi_r1-r1_i_i bic_r3-r2-r1	bfi_r1-r1_i_i orr_r2-r3_i bic_r3-r2-r1
cmp_r0-r1 mvn_ne_r0-r1 and_r2-r2-r0 orr_r2-r0-r2	rsb_r2-r0-r1 rsb_r2-r2-r2_lsr_i eor_r2-r1-r2_asr_i
bic_r0-r0-r1 tst_r1-r0 orr_ne_r0-r1_i bic_r2-r0-r1	bic_r2-r0-r1
eor_r0-r0_i add_r1-r0_i bfi_r0-r1_i_i and_r2-r0_i	rsb_r2-r0-r0_lsl_i mvn_r2-r2_ror_i and_r2-r2_i
tst_r0-r1 mvn_eq_r2-r1 bic_r0-r2-r3 bic_r3-r1-r2 eor_r3-r0-r3 bic_r0-r3-r0	tst_r0-r1 mvn_cs_r2-r1 bic_r0-r1-r2
bfi_r0-r0_i_i rsb_r0-r0-r1 orr_r2-r0_i and_r1-r2-r0 bfi_r1-r1_i_i	bfi_r0-r0_i_i rsb_r1-r0-r1
tst_r0_i mov_eq_r0_i mov_eq_r0-r1 rsb_r0-r0-r2_asr_i	tst_r0_i mov_eq_r0-r1 rsb_r0-r0-r2_asr_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 add_r3-r3-r2_lsl_i	mvn_r2-r3 add_r3-r3-r2_lsl_i
eor_r0-r1-r2_asr_i and_r0-r3-r0_lsl_i orr_r1-r0-r3 bfi_r0-r1_i_i	eor_r0-r1-r2_lsr_i and_r0-r3-r0_lsl_i bfi_r0-r3_i_i
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r2 bfi_r0-r1_i_i	mvn_r1-r2 bfi_r0-r1_i_i
tst_r0-r1 mov_eq_r0_i bfi_r2-r1_i_i eor_r3-r0-r2 bfi_r0-r3_i_i	tst_r0-r1 mov_eq_r0_i eor_r3-r0-r2 bfi_r0-r3_i_i
bic_r0-r1-r2 orr_r2-r0_i bfi_r3-r2_i_i bfi_r3-r3_i_i	orr_r3-r3_i
orr_r0-r1-r2 rsb_r0-r0_i bic_r1-r2-r0 and_r2-r1-r0	eor_r2-r0-r0
sub_r0-r1-r0 eor_r0-r0_i add_r2-r0-r3 and_r2-r3-r2_lsl_i bic_r3-r2-r3	sub_r3-r3-r3
sub_r0-r1-r2 bfi_r2-r0_i_i add_r3-r2_i bfi_r1-r3_i_i bfi_r3-r1_i_i	sub_r0-r1-r2 bfi_r2-r0_i_i add_r3-r2_i bfi_r3-r1_i_i
eor_r0-r1-r2 sub_r2-r0_i and_r3-r3_i rsb_r3-r2-r3_asr_i	eor_r0-r2-r1 rsb_r3-r0_i
and_r0-r0-r1 bic_r1-r0-r1 sub_r2-r0-r1_lsr_i sub_r3-r2-r3_ror_i	and_r0-r0-r1 sub_r3-r0-r3_ror_i
tst_r0-r1 mvn_eq_r0-r2 bfi_r0-r0_i_i bfi_r2-r0_i_i	tst_r0-r1 mvn_eq_r0-r2 bfi_r2-r0_i_i
bic_r0-r1-r0 bfi_r2-r0_i_i bic_r3-r2-r0 bic_r1-r3-r2	bic_r1-r2-r2
add_r0-r1_i orr_r0-r0_i orr_r0-r2-r0_lsl_i and_r0-r0-r1 and_r3-r0_i	and_r0-r2-r1 and_r3-r0_i
bfi_r0-r0_i_i bfi_r1-r2_i_i eor_r3-r3-r1 eor_r1-r0_i bic_r0-r3-r1	bfi_r1-r2_i_i eor_r3-r3-r1 eor_r1-r0_i bic_r0-r3-r1
bic_r0-r1-r2 sub_r0-r3-r0_asr_i sub_r3-r0-r1_asr_i sub_r3-r3-r2 bfi_r3-r3_i_i	bic_r0-r1-r2 sub_r0-r3-r0_asr_i sub_r3-r0-r1_asr_i sub_r3-r3-r2
orr_r0-r1-r2_lsl_i add_r1-r0_i rsb_r1-r1_i bfi_r2-r1_i_i bfi_r1-r2_i_i	orr_r0-r1-r2_lsl_i rsb_r1-r0_i
add_r0-r0_i bic_r1-r2-r0 bfi_r0-r2_i_i and_r1-r0-r1_lsl_i	add_r0-r0_i bic_r1-r2-r0 and_r1-r0-r1_lsl_i
tst_r0-r1 mvn_ne_r0-r2 bfi_r1-r0_i_i rsb_r1-r1-r0_ror_i bfi_r1-r1_i_i	tst_r0-r1 mvn_ne_r0-r2 bfi_r1-r0_i_i rsb_r1-r1-r0_ror_i
bfi_r0-r1_i_i rsb_r2-r0_i bic_r0-r3-r2 orr_r1-r3-r0_asr_i	rsb_r2-r0_i bic_r0-r3-r2 orr_r1-r3-r0_asr_i
bfi_r0-r1_i_i bic_r1-r2-r0 add_r2-r1-r1_lsl_i bfi_r3-r2_i_i	bic_r2-r2-r0 bfi_r3-r2_i_i
bfi_r0-r1_i_i sub_r0-r0_i bfi_r1-r2_i_i and_r0-r0-r1_lsr_i	bfi_r0-r1_i_i sub_r0-r0_i and_r0-r0-r1_lsr_i
and_r0-r1-r2 tst_r0-r2 mov_eq_r2-r1_lsl_i orr_r1-r2_i	tst_r1-r2 mov_cs_r2-r1_lsl_i orr_r1-r2_i
cmp_r0-r1 mvn_lt_r1-r0 mvn_ge_r1-r0 bic_r2-r2-r1 bic_r2-r0-r2	bic_r2-r0-r2
and_r0-r1_i and_r2-r0_i sub_r1-r2_i sub_r2-r1-r0_lsl_i	and_r0-r1_i mvn_r1_i sub_r2-r1-r0_lsl_i
and_r0-r1_i add_r2-r0-r0_ror_i eor_r3-r2_i bfi_r0-r3_i_i add_r3-r0_i	and_r0-r1_i add_r3-r0_i bfi_r0-r3_i_i orr_r3-r0_i
sub_r0-r0-r1_lsr_i rsb_r1-r0-r2 rsb_r3-r1_i add_r1-r0-r3_lsl_i bfi_r2-r1_i_i	sub_r0-r0-r1_lsr_i bfi_r2-r0_i_i
cmp_r0-r1 mvn_cc_r2-r0 orr_r2-r2_i bfi_r2-r2_i_i	cmp_r0-r1 mvn_cc_r2-r0 orr_r2-r2_i
orr_r0-r1-r2 eor_r3-r1-r3 orr_r2-r3-r0 add_r1-r2-r2_lsr_i	orr_r0-r1-r2 orr_r2-r3-r0 add_r1-r2-r2_lsr_i
sub_r0-r1-r0_lsl_i bic_r2-r3-r0 rsb_r1-r2-r3 bic_r3-r3-r1 orr_r2-r2-r3_asr_i	sub_r0-r1-r0_lsl_i bic_r2-r3-r0 orr_r2-r2-r2_asr_i
bic_r0-r0-r1 sub_r2-r0-r1_lsl_i orr_r3-r2-r3_asr_i bfi_r1-r3_i_i	bic_r2-r0-r1 orr_r3-r2-r3_asr_i bfi_r1-r3_i_i
cmp_r0_i mvn_lt_r1-r2 bic_r0-r3-r1 orr_r2-r0-r3	orr_r2-r3-r3
cmp_r0-r1 add_ge_r1-r2_i bic_r2-r1-r0 eor_r3-r2-r0 and_r3-r3-r2	cmp_r0-r1 add_ge_r1-r2_i bic_r2-r1-r0 and_r3-r1-r2
bfi_r0-r0_i_i bic_r1-r0-r1 add_r0-r1-r1 rsb_r0-r1-r0	bfi_r0-r0_i_i bic_r0-r0-r1
cmp_r0_i mov_ls_r1_i add_r0-r2-r0 bic_r1-r1-r0 orr_r0-r1_i bfi_r3-r0_i_i	orr_r3-r3_i
bfi_r0-r1_i_i eor_r2-r0-r1 sub_r2-r1-r2_lsr_i bfi_r3-r2_i_i orr_r2-r3-r2	eor_r2-r1-r0 sub_r2-r1-r2_lsr_i mov_r4-r3_lsr_i orr_r2-r2-r4_lsl_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 eor_r3-r0-r1_lsl_i bfi_r1-r1_i_i eor_r1-r3-r1_ror_i	mvn_r1-r2 eor_r3-r0-r1_lsl_i bfi_r1-r1_i_i eor_r1-r3-r1_ror_i
tst_r0_i mvn_ne_r1-r2 orr_ne_r1-r0-r3 bfi_r3-r1_i_i sub_r2-r0_i bic_r0-r2-r3	tst_r0_i orr_ne_r1-r0-r3 bfi_r3-r1_i_i sub_r2-r0_i bic_r0-r2-r3
tst_r0-r1 mov_ne_r0_i mov_ne_r0_i orr_r0-r0-r2 bic_r2-r1-r0	tst_r0-r1 mov_ne_r0_i orr_r0-r0-r2 bic_r2-r1-r0
bic_r0-r1-r0 and_r2-r0-r1 eor_r0-r2_i bic_r0-r2-r0	bic_r1-r1-r0 and_r0-r1_i
bic_r0-r1-r2 and_r3-r0-r1 eor_r2-r1-r0 bfi_r0-r3_i_i rsb_r1-r2-r0_lsl_i	bic_r0-r1-r2 eor_r2-r1-r0 rsb_r1-r2-r0_lsl_i
tst_r0-r1 eor_ne_r2-r1-r3_asr_i eor_r3-r2_i orr_r1-r3_i rsb_r3-r1_i add_r0-r3_i	tst_r0-r1 eor_ne_r2-r1-r3_asr_i eor_r3-r2_i orr_r1-r3_i rsb_r0-r1_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 and_r1-r1-r0_asr_i bfi_r2-r1_i_i bfi_r0-r2_i_i	mvn_r2-r0 and_r1-r2-r0_asr_i bfi_r0-r1_i_i
bfi_r0-r1_i_i sub_r0-r0-r2 and_r0-r0_i bfi_r0-r0_i_i	bfi_r0-r1_i_i sub_r0-r0-r2 and_r0-r0_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 eor_r0-r0_i add_r2-r3_i and_r2-r0-r2	mvn_r0-r2 eor_r0-r0_i add_r2-r3_i and_r2-r0-r2
bfi_r0-r1_i_i and_r2-r2-r0 bfi_r1-r2_i_i sub_r0-r1_i	and_r2-r2-r1 bfi_r1-r2_i_i sub_r0-r1_i
bfi_r0-r1_i_i and_r2-r0_i sub_r3-r2-r0 bic_r2-r2-r3 sub_r0-r2_i	and_r2-r0_i sub_r0-r2_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 bfi_r2-r3_i_i orr_r0-r1-r2	bfi_r2-r3_i_i unk
bic_r0-r0-r1 and_r2-r1_i eor_r2-r2_i orr_r1-r3-r2_asr_i and_r1-r1-r0	bic_r0-r0-r1 and_r1-r3-r0
orr_r0-r0_i bfi_r0-r0_i_i orr_r1-r0-r2_lsr_i add_r2-r2-r0_ror_i sub_r0-r2-r1	bfi_r0-r0_i_i orr_r1-r0-r2_lsr_i add_r2-r2-r0_ror_i sub_r0-r2-r1
bic_r0-r1-r0 bfi_r2-r1_i_i orr_r1-r2_i bic_r3-r0-r1 rsb_r0-r1-r3	bic_r0-r1-r0 orr_r1-r2_i bic_r3-r0-r1 rsb_r0-r1-r3
bfi_r0-r1_i_i sub_r1-r2-r0 sub_r3-r1-r0 bic_r1-r0-r3	bfi_r0-r1_i_i sub_r3-r2-r0_lsl_i bic_r1-r0-r3
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 orr_r3-r1-r3	unk
and_r0-r0-r1_lsr_i sub_r0-r1-r0_lsl_i bic_r2-r0-r1 bfi_r1-r2_i_i sub_r3-r1-r3_asr_i	unk sub_r3-r1-r3_asr_i
orr_r0-r1_i and_r2-r2-r3 and_r2-r0-r2_lsr_i sub_r0-r2_i and_r3-r0_i	orr_r0-r1_i and_r2-r2-r3 and_r2-r0-r2_lsr_i and_r3-r2_i
sub_r0-r1-r2 sub_r2-r3-r0 sub_r2-r0-r2 rsb_r2-r0-r2	sub_r0-r1-r2 rsb_r2-r3-r0
orr_r0-r1-r2_lsl_i bfi_r1-r0_i_i orr_r2-r1-r0 bfi_r1-r2_i_i	bfi_r1-r1_i_i
bfi_r0-r1_i_i bic_r0-r2-r0 sub_r1-r3-r0_lsr_i bfi_r3-r1_i_i	bic_r0-r2-r0 sub_r1-r3-r0_lsr_i bfi_r3-r1_i_i
add_r0-r0_i add_r1-r2-r3 eor_r3-r0-r1 bic_r1-r3-r1 and_r3-r1-r2_lsl_i	add_r0-r0_i add_r1-r2-r3 bic_r1-r0-r1 and_r3-r1-r2_lsl_i
eor_r0-r0-r1 orr_r1-r0-r1 bic_r0-r0-r1 bic_r0-r2-r0	sub_r0-r2_i
bic_r0-r1-r0 rsb_r0-r1-r0_lsr_i sub_r2-r3-r0 sub_r0-r3-r2	bic_r0-r1-r0 rsb_r0-r1-r0_lsr_i
cmp_r0-r1 mvn_cs_r0-r1 bic_r1-r1-r0 add_r0-r2-r1_lsr_i	cmp_r0-r1 bic_cc_r1-r1-r0 add_r0-r2-r1_lsr_i
eor_r0-r1-r0 bic_r0-r1-r0 orr_r1-r2-r3_lsl_i rsb_r0-r0_i bic_r1-r1-r0	and_r0-r0-r1 orr_r1-r2-r3_lsl_i rsb_r0-r0_i bic_r1-r1-r0
cmp_r0-r1 mov_cc_r1_i mov_cs_r1-r2_ror_i orr_r1-r2-r1_ror_i and_r0-r1-r2	and_r0-r2-r2
sub_r0-r1-r2_asr_i orr_r1-r1-r0 rsb_r2-r1-r2_asr_i add_r3-r2-r1	mov_r3-r2_asr_i
bic_r0-r1-r2 sub_r1-r0-r2 eor_r1-r0-r1_asr_i bic_r0-r1-r3 bic_r1-r2-r0	bic_r0-r1-r2 sub_r1-r0-r2 unk and_r1-r2-r3
sub_r0-r0_i sub_r1-r2-r3 add_r2-r0-r2_ror_i bfi_r2-r2_i_i add_r2-r1-r2_lsr_i	sub_r0-r0_i sub_r1-r2-r3 add_r2-r0-r2_ror_i add_r2-r1-r2_lsr_i
orr_r0-r0-r1 and_r2-r0-r3 bfi_r2-r2_i_i and_r3-r2_i	orr_r0-r0-r1 and_r2-r0-r3 and_r3-r2_i
bic_r0-r1-r2 and_r2-r0-r1 sub_r0-r2-r3_asr_i rsb_r1-r0-r1_lsr_i	bic_r0-r1-r2 sub_r0-r0-r3_asr_i rsb_r1-r0-r1_lsr_i
bic_r0-r1-r2 bfi_r0-r0_i_i bic_r3-r3-r0 orr_r2-r3_i rsb_r2-r2_i	bic_r0-r1-r2 bic_r3-r3-r0 orr_r2-r3_i rsb_r2-r2_i
bic_r0-r1-r0 and_r1-r0-r1 bic_r1-r2-r1 orr_r2-r1_i	bic_r0-r1-r0 bic_r1-r2-r0 orr_r2-r1_i
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r0 and_r2-r1_i add_r1-r0-r2_ror_i	mvn_r1-r0 and_r2-r1_i add_r1-r0-r2_ror_i
eor_r0-r1-r0 bic_r2-r3-r0 bic_r3-r0-r2 add_r0-r3_i	eor_r0-r1-r0 add_r0-r0_i
cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 add_r0-r1_i rsb_r3-r0_i	add_r3-r2_i
sub_r0-r0-r1 rsb_r2-r2-r0 orr_r0-r0-r1_lsl_i sub_r0-r2-r0 bfi_r2-r0_i_i	sub_r0-r0-r1 rsb_r2-r2-r0 sub_r0-r2-r0 bfi_r2-r0_i_i
bfi_r0-r0_i_i sub_r1-r0_i bfi_r2-r1_i_i sub_r0-r2-r1	sub_r1-r0_i bfi_r2-r1_i_i sub_r0-r2-r1
bic_r0-r1-r2 bic_r1-r2-r0 orr_r3-r1-r2 rsb_r0-r3-r2	and_r0-r1_i
cmp_r0_i add_lt_r1-r2_i sub_ne_r1-r0-r3_ror_i bfi_r1-r1_i_i	cmp_r0_i sub_ne_r1-r0-r3_ror_i bfi_r1-r1_i_i
add_r0-r1_i orr_r2-r3_i bfi_r3-r2_i_i orr_r2-r3-r0 sub_r2-r1-r2_asr_i	add_r0-r1_i orr_r2-r3-r0 sub_r2-r1-r2_asr_i
bic_r0-r1-r2 bic_r3-r0-r1 sub_r0-r3-r0 sub_r1-r0_i orr_r3-r1_i	bic_r0-r1-r2 sub_r0-r0-r0_lsl_i sub_r1-r0_i orr_r3-r1_i
sub_r0-r1-r2 eor_r3-r0-r3_lsl_i eor_r1-r3_i bfi_r0-r1_i_i	sub_r0-r1-r2 add_r1-r0_i bfi_r0-r1_i_i
add_r0-r0_i sub_r1-r0_i eor_r0-r1_i bic_r1-r1-r0	add_r1-r0_i and_r1-r1_i
and_r0-r1_i bfi_r2-r0_i_i sub_r1-r2_i bfi_r0-r1_i_i	and_r0-r1_i sub_r1-r2_i bfi_r0-r1_i_i
bic_r0-r1-r2 eor_r2-r0-r2 rsb_r0-r1-r2_lsl_i bfi_r3-r0_i_i	orr_r2-r1-r2 rsb_r0-r1-r2_lsl_i bfi_r3-r0_i_i
eor_r0-r1_i add_r2-r0-r3 sub_r0-r0-r2 sub_r1-r0-r2 bfi_r1-r1_i_i	eor_r0-r1_i add_r2-r0-r3 sub_r1-r0-r2_lsl_i bfi_r1-r1_i_i
eor_r0-r1_i eor_r2-r0_i bfi_r1-r2_i_i and_r3-r1-r0_lsl_i	eor_r0-r1_i and_r3-r1-r0_lsl_i
rsb_r0-r1-r2 cmp_r2-r1 orr_ne_r0-r1-r0_lsl_i bic_r3-r0-r2	rsb_r0-r1-r2 orr_r0-r1-r0_lsl_i bic_r3-r0-r2
eor_r0-r1-r2 bic_r3-r0-r1 eor_r3-r3-r1 and_r1-r3-r2_lsr_i	orr_r3-r2-r1 and_r1-r3-r2_lsr_i
cmp_r0-r1 mov_lt_r2_i mov_ge_r2_i and_r1-r0-r2_ror_i add_r2-r3-r1_ror_i bfi_r3-r2_i_i bic_r1-r2-r3	and_r1-r0_i add_r2-r3-r1_ror_i bfi_r3-r2_i_i bic_r1-r2-r3
cmp_r0-r1 mvn_cc_r2-r3 mvn_cs_r2-r1 bic_r3-r2-r1	cmp_r0-r1 orr_cc_r1-r1-r3 mvn_r3-r1
cmp_r0-r1 mov_ls_r2_i mov_hi_r2_i bfi_r0-r2_i_i eor_r3-r0_i orr_r2-r3-r0	orr_r2-r0_i
tst_r0-r1 mov_eq_r2-r1 and_r3-r3_i bic_r1-r2-r3 bic_r3-r3-r1	and_r3-r3_i
cmp_r0_i mov_eq_r1-r2_lsl_i bfi_r2-r1_i_i and_r2-r2_i	and_r2-r2_i
and_r0-r1_i and_r0-r1-r0 and_r2-r1-r0 eor_r2-r2-r3 add_r3-r2_i	and_r0-r1_i eor_r2-r0-r3 add_r3-r2_i
bic_r0-r1-r2 rsb_r1-r0_i bfi_r1-r1_i_i and_r2-r1_i add_r0-r2-r0	bic_r0-r1-r2 rsb_r1-r0_i and_r2-r1_i add_r0-r2-r0
sub_r0-r0-r1_asr_i orr_r1-r0_i eor_r2-r1_i bfi_r2-r2_i_i	sub_r0-r0-r1_asr_i orr_r1-r0_i eor_r2-r1_i
eor_r0-r1-r2 eor_r1-r0_i bfi_r2-r0_i_i bic_r2-r1-r2	eor_r0-r1-r2 eor_r1-r0_i ror_r2-r2_i bic_r2-r1-r2_lsl_i
bfi_r0-r1_i_i orr_r1-r2-r0_asr_i bfi_r3-r2_i_i add_r0-r1-r3	bfi_r3-r2_i_i orr_r1-r2-r0_asr_i add_r0-r1-r3
orr_r0-r1-r0 eor_r2-r3-r0 bic_r0-r2-r3 eor_r3-r0_i	orr_r0-r1-r0 bic_r0-r0-r3 eor_r3-r0_i
and_r0-r0-r1 rsb_r2-r1-r0 bfi_r1-r2_i_i and_r0-r1_i	and_r0-r0-r1 rsb_r2-r1-r0 mov_r1_i and_r0-r1-r2_ror_i
rsb_r0-r1-r0 bfi_r2-r2_i_i bfi_r2-r2_i_i bfi_r1-r2_i_i eor_r0-r1-r0	rsb_r0-r1-r0 bfi_r1-r2_i_i eor_r0-r1-r0
cmp_r0-r1 mov_cc_r1_i mov_cs_r1_i eor_r2-r1-r0 eor_r0-r2-r0 bic_r3-r2-r0	bic_r3-r0_i
bic_r0-r1-r2 bic_r0-r0-r3 bic_r0-r0-r3 bfi_r0-r0_i_i bic_r3-r0-r2	bic_r0-r1-r2 bic_r3-r0-r3
bfi_r0-r1_i_i bic_r2-r0-r2 bfi_r0-r2_i_i eor_r2-r0_i	bic_r2-r0-r2 bfi_r0-r2_i_i eor_r2-r0_i
eor_r0-r1_i sub_r1-r0_i sub_r2-r1_i bic_r1-r1-r2	eor_r1-r1_i sub_r2-r1_i bic_r1-r1-r2
bic_r0-r0-r1 sub_r2-r0-r1 and_r0-r2_i bic_r3-r0-r2	rsb_r3-r0-r0
eor_r0-r1-r0 sub_r1-r0_i eor_r2-r0-r1 eor_r3-r2-r0	eor_r0-r0-r1 sub_r3-r0_i
bic_r0-r1-r2 bic_r1-r0-r3 add_r3-r1-r1 add_r1-r3-r3	bic_r0-r1-r2 bic_r1-r0-r3
bfi_r0-r1_i_i bfi_r2-r0_i_i orr_r1-r3_i eor_r3-r2-r1_asr_i	bfi_r2-r1_i_i eor_r3-r2-r3_asr_i
and_r0-r1_i eor_r2-r0_i bfi_r3-r2_i_i sub_r0-r3_i	orr_r3-r3_i sub_r0-r3_i
add_r0-r1_i bic_r2-r3-r0 bic_r0-r3-r2 eor_r2-r3-r0_lsl_i eor_r0-r2_i	add_r0-r1_i and_r0-r0-r3 eor_r2-r3-r0_lsl_i eor_r0-r2_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 orr_r0-r2-r1_lsr_i bic_r3-r0-r1	orr_r3-r2-r2
orr_r0-r1-r2 orr_r0-r0-r2 orr_r3-r2_i eor_r1-r0-r3 sub_r1-r3-r1_lsl_i	orr_r0-r1-r2 orr_r3-r2_i eor_r1-r0-r3 sub_r1-r3-r1_lsl_i
eor_r0-r0-r1 and_r1-r0-r2 bic_r1-r1-r2 sub_r2-r0-r3 eor_r1-r1-r2	eor_r0-r0-r1 sub_r1-r0-r3
cmp_r0-r1 mvn_eq_r1-r2 bfi_r2-r2_i_i bic_r1-r2-r1	cmp_r0-r1 mvn_eq_r1-r2 bic_r1-r2-r1
rsb_r0-r0-r1 sub_r1-r2-r1 add_r3-r1_i add_r0-r0-r3_lsl_i bfi_r1-r0_i_i	rsb_r0-r0-r1 sub_r1-r2-r1 bfi_r1-r0_i_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r3 rsb_r1-r2-r3	rsb_r1-r2-r2
orr_r0-r1-r2 bfi_r2-r0_i_i bic_r3-r2-r0 bfi_r2-r3_i_i bfi_r0-r2_i_i	orr_r0-r1-r2 bfi_r0-r0_i_i
eor_r0-r1-r2_lsl_i and_r0-r1-r0 bfi_r3-r0_i_i bic_r1-r3-r0 and_r3-r0-r1	and_r3-r0_i
and_r0-r1_i rsb_r2-r1_i and_r3-r0-r2 eor_r2-r2-r3	and_r0-r1_i rsb_r2-r1_i bic_r2-r2-r0
bic_r0-r1-r0 orr_r2-r1-r0_lsr_i bic_r0-r1-r2 add_r3-r1-r0_asr_i rsb_r1-r3-r2	bic_r0-r1-r0 orr_r2-r1-r0_lsr_i rsb_r1-r1-r2
cmp_r0-r1 mvn_hi_r2-r0 bfi_r3-r2_i_i sub_r3-r3_i bfi_r2-r3_i_i	cmp_r0-r1 mvn_hi_r2-r0 bfi_r2-r3_i_i
and_r0-r1-r0_lsl_i and_r0-r1-r0_ror_i sub_r2-r0-r2_asr_i rsb_r3-r1-r2_lsl_i bfi_r3-r3_i_i	and_r0-r1-r0_lsl_i and_r0-r1-r0_asr_i sub_r2-r0-r2_asr_i rsb_r3-r1-r2_lsl_i
cmp_r0-r1 mov_eq_r1_i add_r2-r1_i orr_r1-r2_i bfi_r2-r1_i_i	cmp_r0-r1 mov_eq_r1_i add_r2-r1_i
bic_r0-r1-r2 add_r0-r1-r0 bfi_r2-r0_i_i and_r2-r2_i	and_r2-r2_i
cmp_r0-r1 mvn_ls_r2-r1 orr_r3-r3_i add_r3-r0-r3 add_r0-r2-r3 rsb_r2-r0-r2	orr_r3-r3_i add_r3-r0-r3 sub_r2-r3-r3_lsl_i
rsb_r0-r1-r2_lsr_i bic_r2-r0-r2 bic_r3-r2-r3 bic_r0-r3-r0	rsb_r0-r3-r3
orr_r0-r1_i add_r2-r0-r1 orr_r3-r2_i orr_r2-r1-r3 bfi_r0-r2_i_i	orr_r0-r1_i
orr_r0-r0_i orr_r0-r0_i bfi_r1-r0_i_i and_r1-r1-r0 bfi_r2-r1_i_i	and_r1-r1-r0 bfi_r2-r1_i_i
tst_r0-r1 mvn_eq_r2-r1 mov_ne_r2_i bic_r0-r1-r2 bfi_r3-r0_i_i eor_r2-r3-r0_lsl_i	tst_r0-r1 bic_r0-r1_i lsl_ls_r0-r1_i bfi_r3-r0_i_i eor_r2-r3-r0_lsl_i
orr_r0-r1-r2_asr_i rsb_r2-r3-r2_lsl_i bic_r2-r2-r0 bfi_r3-r2_i_i	orr_r0-r1-r2_asr_i bic_r2-r3-r0 bfi_r3-r2_i_i
sub_r0-r1-r2_ror_i orr_r3-r3-r0 and_r2-r3-r1_lsl_i bfi_r1-r2_i_i add_r0-r3-r1	sub_r0-r1-r2_ror_i orr_r3-r3-r0 unk add_r0-r3-r1
cmp_r0-r1 mov_lt_r2_i bfi_r2-r2_i_i eor_r0-r2_i	cmp_r0-r1 mov_lt_r2_i eor_r0-r2_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 add_r2-r1_i	rsb_r2-r0_i
cmp_r0_i mov_ne_r1_i and_r0-r0-r1_lsl_i sub_r2-r0-r3 bic_r3-r0-r2 eor_r3-r2-r3_asr_i	and_r0-r0_i sub_r2-r0-r3 bic_r3-r0-r2 eor_r3-r2-r3_asr_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2_i bfi_r1-r0_i_i sub_r0-r1-r2	tst_r0-r1 mov_ge_r3_i bfi_r1-r0_i_i sub_r0-r1-r3
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 add_r0-r2_i sub_r2-r0-r2	mov_r2_i
tst_r0-r1 mov_ne_r1_i eor_r2-r1_i orr_r3-r0-r2 orr_r1-r0-r3	tst_r0-r1 mov_ne_r1_i eor_r2-r1_i orr_r1-r2-r0
orr_r0-r1-r2 bic_r2-r3-r2 sub_r0-r0-r1 rsb_r3-r2-r0	bic_r0-r2-r1 bic_r2-r3-r2 rsb_r3-r2-r0
rsb_r0-r1-r0 add_r2-r1_i rsb_r1-r2_i and_r3-r1-r0	rsb_r0-r1-r0 rsb_r1-r1_i and_r3-r1-r0
bfi_r0-r1_i_i rsb_r2-r2-r3 eor_r1-r1-r0 orr_r3-r1-r2 bic_r0-r0-r3	rsb_r2-r2-r3 unk bfi_r0-r1_i_i bic_r0-r0-r2
bfi_r0-r1_i_i orr_r2-r2-r3 bic_r3-r0-r2 add_r1-r3-r2	bfi_r0-r1_i_i orr_r2-r2-r3 orr_r1-r0-r2
tst_r0-r1 mov_ne_r0_i mov_eq_r0-r2_lsr_i rsb_r2-r0-r1 sub_r3-r2-r0 orr_r0-r3_i	tst_r0-r1 mov_ne_r0_i mov_eq_r0-r2_lsr_i sub_r3-r1-r0_lsl_i orr_r0-r3_i
cmp_r0_i mvn_hi_r1-r2 bic_r3-r0-r1 orr_r1-r3-r0 bfi_r2-r1_i_i	bfi_r2-r0_i_i
add_r0-r1-r1_asr_i orr_r0-r0_i eor_r2-r0_i eor_r3-r2-r3_asr_i orr_r3-r2-r3	add_r0-r1-r1_asr_i orr_r0-r0_i eor_r2-r0_i orr_r3-r2-r3_asr_i
bfi_r0-r1_i_i and_r2-r0_i eor_r1-r2_i add_r1-r1-r1 and_r1-r1_i	mvn_r1-r1_ror_i and_r1-r1_i
tst_r0-r1 mov_ne_r1_i mov_ne_r1_i sub_r2-r0-r1 bfi_r1-r2_i_i	tst_r0-r1 mov_ne_r1_i sub_r2-r0-r1 bfi_r1-r2_i_i
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r2 rsb_r3-r3_i eor_r2-r0-r3_lsl_i	mvn_r0-r2 rsb_r3-r3_i eor_r2-r0-r3_lsl_i
and_r0-r0-r1_lsl_i eor_r1-r2-r0 add_r1-r0-r1 bfi_r0-r1_i_i	and_r0-r0-r1_lsl_i bfi_r0-r2_i_i
tst_r0-r1 mvn_eq_r1-r0 bic_r2-r0-r1	bic_r2-r0-r1
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r0 bfi_r0-r1_i_i bfi_r3-r0_i_i sub_r3-r3-r2_ror_i	mvn_r2-r3 tst_r0-r1 mvn_ge_r2-r0 bfi_r3-r1_i_i sub_r3-r3-r2_ror_i
bfi_r0-r0_i_i and_r1-r2-r0 orr_r3-r1-r2 and_r2-r3_i	and_r2-r2_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r0 bic_r0-r3-r2	tst_r0-r1 add_ne_r0-r3_i and_eq_r0-r0-r3
orr_r0-r1_i and_r1-r1-r0_lsl_i add_r0-r1_i sub_r1-r1-r0_asr_i	orr_r0-r1_i and_r1-r0-r0_lsl_i sub_r1-r1-r1_asr_i
bfi_r0-r1_i_i and_r2-r2-r0 bic_r3-r2-r0 and_r1-r2-r3_lsl_i bic_r2-r0-r1	bfi_r0-r1_i_i orr_r2-r0-r0
and_r0-r0_i bfi_r1-r0_i_i orr_r0-r1_i eor_r1-r0_i	orr_r0-r1_i eor_r1-r0_i
add_r0-r0_i bic_r1-r0-r2 bfi_r0-r1_i_i eor_r0-r0_i	add_r0-r0_i and_r1-r2_i bic_r0-r0-r1 eor_r0-r0_i
add_r0-r1-r0_ror_i sub_r1-r0_i bfi_r0-r1_i_i bfi_r2-r0_i_i bic_r0-r2-r0	add_r0-r1-r0_ror_i bfi_r2-r0_i_i bic_r0-r2-r0
eor_r0-r1-r2 tst_r0-r2 mov_ne_r1_i sub_r0-r0-r1_asr_i	eor_r0-r1-r2 tst_r0-r2 sub_ge_r0-r0-r1_asr_i
tst_r0-r1 and_eq_r2-r1_i orr_r0-r2-r0 and_r3-r2-r0	tst_r1-r0 and_cs_r2-r1_i and_r3-r2-r2
bic_r0-r1-r2 and_r1-r3-r1_lsl_i sub_r1-r3-r1 orr_r2-r1-r0 add_r2-r2_i	bic_r0-r1-r2 bic_r1-r3-r1_lsl_i orr_r2-r1-r0 add_r2-r2_i
tst_r0-r1 mov_ne_r1_i and_ne_r1-r2-r1_asr_i eor_r3-r3-r1_lsl_i and_r3-r3_i	and_r3-r3_i
bfi_r0-r1_i_i add_r2-r3_i bfi_r1-r2_i_i orr_r3-r2-r0_asr_i bic_r0-r3-r1	add_r2-r3_i bfi_r1-r2_i_i orr_r3-r2-r0_asr_i bic_r0-r3-r1
sub_r0-r0-r1 orr_r2-r1_i orr_r0-r1-r0_ror_i bic_r1-r1-r2 and_r0-r0-r1	mov_r0_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 rsb_r1-r2_i add_r3-r1-r0_ror_i rsb_r1-r1-r3	tst_r0_i mvn_ne_r0-r1 mvn_ls_r0-r2 add_r3-r1-r0_ror_i rsb_r1-r1-r3
tst_r0_i and_ne_r1-r2_i and_eq_r1-r0-r1 bfi_r2-r1_i_i and_r0-r2_i add_r2-r0-r1_asr_i	and_r1-r0-r1 tst_r0_i and_ne_r1-r2_i and_r0-r1_i add_r2-r0-r1_asr_i
eor_r0-r0-r1 bic_r2-r0-r2 orr_r0-r2-r0 eor_r3-r0_i bfi_r1-r3_i_i	eor_r0-r0-r1 eor_r3-r0_i bfi_r1-r3_i_i
rsb_r0-r1-r2 sub_r3-r0-r1 and_r1-r1_i add_r1-r3-r1_lsr_i sub_r2-r1-r3	and_r3-r1_i mov_r2-r3_lsr_i
orr_r0-r0-r1_lsl_i orr_r1-r0-r1_lsl_i rsb_r0-r1-r0_lsl_i bfi_r2-r0_i_i	orr_r0-r0-r1_lsl_i rsb_r0-r0-r0_lsl_i bfi_r2-r0_i_i
bfi_r0-r0_i_i add_r1-r1-r0_asr_i eor_r2-r0-r1_ror_i bic_r1-r1-r2 eor_r2-r0-r1	add_r1-r1-r0_asr_i eor_r2-r0-r1_ror_i bic_r1-r1-r2 eor_r2-r0-r1
cmp_r0-r1 mvn_cc_r1-r2 mvn_cs_r1-r2 bfi_r1-r1_i_i bic_r0-r2-r1	mvn_r1-r2 bfi_r1-r1_i_i bic_r0-r2-r1
cmp_r0-r1 sub_ls_r1-r0_i eor_r0-r2-r1 orr_r3-r3-r0 eor_r3-r1-r3 and_r0-r0-r3	cmp_r0-r1 sub_ls_r1-r0_i eor_r0-r2-r1 and_r0-r2-r0
cmp_r0_i mvn_ls_r1-r2 rsb_r0-r3-r2 sub_r1-r1-r0_asr_i bfi_r2-r1_i_i orr_r0-r1-r2_lsr_i	cmp_r0_i mvn_ls_r1-r2 rsb_r0-r3-r2 sub_r1-r1-r0_asr_i orr_r0-r1-r2_lsr_i
sub_r0-r0_i bfi_r0-r0_i_i add_r1-r2-r3 bfi_r2-r1_i_i and_r3-r2-r0	add_r1-r2-r3 sub_r0-r0_i bfi_r2-r1_i_i and_r3-r2-r0
cmp_r0-r1 mvn_hi_r2-r1 sub_r0-r2_i bfi_r2-r3_i_i and_r1-r3-r2 eor_r2-r0-r1_asr_i	cmp_r0-r1 mvn_hi_r2-r1 sub_r0-r2_i and_r1-r3-r2 eor_r2-r0-r1_asr_i
bfi_r0-r0_i_i rsb_r1-r0_i bfi_r2-r1_i_i rsb_r1-r2-r0	rsb_r1-r0_i bfi_r2-r1_i_i rsb_r1-r2-r0
add_r0-r1-r0_lsl_i sub_r2-r0-r1 bfi_r3-r2_i_i add_r0-r3-r3_lsl_i bic_r0-r0-r2	lsl_r2-r0_i bic_r3-r3_i add_r0-r3-r3_lsl_i bic_r0-r0-r2
eor_r0-r1-r0_asr_i rsb_r1-r2-r0 bfi_r0-r2_i_i eor_r3-r0-r1_lsl_i eor_r0-r1-r3_asr_i	eor_r0-r1-r0_asr_i rsb_r1-r2-r0 eor_r3-r0-r1_lsl_i eor_r0-r1-r3_asr_i
bfi_r0-r1_i_i add_r0-r2-r0_ror_i and_r2-r0-r1_ror_i bic_r0-r0-r2 sub_r1-r0_i	bfi_r0-r1_i_i add_r0-r2-r0_ror_i bic_r0-r0-r1_ror_i sub_r1-r0_i
cmp_r0-r1 mvn_lt_r2-r0 mvn_ge_r2-r0 add_r2-r0-r2_asr_i bic_r2-r2-r0	mvn_r2-r0 add_r2-r0-r2_asr_i bic_r2-r2-r0
eor_r0-r0-r1 bfi_r0-r0_i_i and_r2-r2_i bic_r2-r0-r2 bic_r2-r0-r2	unk and_r2-r2_i and_r2-r2-r0_ror_i
orr_r0-r1-r2 orr_r3-r1_i orr_r1-r2-r3_lsr_i add_r3-r0-r0_ror_i eor_r1-r1-r3_lsr_i	orr_r0-r1-r2 orr_r1-r2-r1_lsr_i add_r3-r0-r0_ror_i eor_r1-r1-r3_lsr_i
tst_r0-r1 mvn_eq_r2-r3 bic_r1-r2-r3 bic_r1-r1-r3	tst_r0-r1 mvn_eq_r2-r3 bic_r1-r2-r3
bic_r0-r1-r2 bfi_r3-r0_i_i bfi_r2-r3_i_i bfi_r3-r2_i_i	bic_r0-r1-r2 bfi_r3-r0_i_i
orr_r0-r1-r0 bfi_r2-r0_i_i bfi_r0-r2_i_i bfi_r2-r0_i_i	orr_r0-r1-r0 bfi_r2-r0_i_i bfi_r2-r2_i_i
orr_r0-r1-r0 sub_r1-r2_i eor_r2-r3-r1_lsr_i bic_r1-r0-r2 orr_r1-r1-r3	orr_r0-r1-r0 sub_r1-r2_i bic_r1-r0-r1_lsr_i orr_r1-r1-r3
tst_r0-r1 mov_ne_r0-r2 and_eq_r0-r1-r2 and_r2-r1-r0	and_r2-r1-r2
cmp_r0-r1 mov_cs_r1_i eor_eq_r1-r2_i bfi_r0-r1_i_i bfi_r2-r0_i_i bfi_r3-r2_i_i	cmp_r0-r1 mov_cs_r1_i eor_eq_r1-r2_i bfi_r2-r1_i_i bfi_r3-r2_i_i
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r0 bic_r3-r1-r0 orr_r0-r1-r3 bic_r3-r3-r0	rsb_r3-r1-r1
cmp_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 eor_r1-r0-r1_ror_i	mvn_r1-r0 eor_r1-r0-r1_ror_i
and_r0-r1-r0 orr_r1-r0-r2 bic_r3-r1-r2 eor_r0-r3-r1 eor_r3-r0-r1_lsr_i	and_r0-r1-r0 orr_r1-r0-r2 eor_r3-r2-r1_lsr_i
tst_r0-r1 add_eq_r0-r1-r2 bfi_r0-r0_i_i	tst_r0-r1 add_eq_r0-r1-r2
bic_r0-r1-r2 bic_r3-r2-r1 bic_r2-r3-r2 eor_r1-r2-r0 bfi_r3-r1_i_i	bic_r3-r2-r1 bic_r0-r1-r2 bfi_r3-r0_i_i
bfi_r0-r1_i_i bic_r2-r0-r1 bfi_r2-r2_i_i rsb_r2-r2_i	mvn_r2-r1_lsr_i and_r2-r0-r2_lsl_i rsb_r2-r2_i
bic_r0-r1-r2 add_r3-r2-r3 add_r3-r0-r3 add_r0-r3-r3	orr_r0-r2-r1 add_r3-r0-r3 add_r0-r3-r3
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 orr_r3-r3-r2	unk
bic_r0-r1-r2 add_r2-r0-r2_ror_i add_r1-r2-r0_lsl_i bfi_r0-r1_i_i sub_r3-r0_i	bic_r0-r1-r2 add_r2-r0-r2_ror_i bfi_r0-r2_i_i sub_r3-r0_i
cmp_r0-r1 mov_lt_r2_i mov_ge_r2_i bfi_r1-r2_i_i	orr_r1-r1_i
bfi_r0-r0_i_i add_r1-r0-r1 sub_r2-r1-r0 eor_r3-r2_i	eor_r3-r1_i
bfi_r0-r1_i_i eor_r0-r0-r2_asr_i bfi_r1-r0_i_i and_r1-r2-r1_lsl_i eor_r2-r1_i	eor_r0-r0-r2_asr_i bfi_r1-r0_i_i and_r1-r2-r1_lsl_i eor_r2-r1_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i eor_r2-r2_i	mov_r2_i
rsb_r0-r1-r2 add_r2-r0-r1 orr_r2-r2_i and_r0-r2-r3 bfi_r1-r0_i_i	and_r0-r2-r3 bfi_r1-r0_i_i
bic_r0-r1-r2 bic_r3-r0-r2 eor_r2-r3_i orr_r3-r3-r2	bic_r3-r1-r2 orr_r3-r3_i
rsb_r0-r1_i eor_r0-r1-r0_lsr_i bic_r0-r0-r2 bic_r0-r0-r2 add_r1-r0-r0	rsb_r0-r1_i eor_r0-r1-r0_lsr_i bic_r0-r0-r2 add_r1-r0-r0
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 add_r1-r0-r2 rsb_r3-r3-r1	mvn_r0-r1 add_r1-r0-r2 rsb_r3-r3-r1
add_r0-r0-r0 bic_r0-r1-r0 eor_r2-r1_i and_r2-r2-r0	bic_r2-r1-r0_lsl_i bic_r2-r2_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r2 and_r0-r1-r0	tst_r0-r1 bic_cs_r0-r1-r2 bic_ne_r0-r0-r0
bic_r0-r1-r0 rsb_r2-r0_i bfi_r3-r2_i_i bfi_r2-r2_i_i rsb_r3-r2-r3	bic_r0-r1-r0 rsb_r2-r0_i bfi_r3-r2_i_i rsb_r3-r2-r3
orr_r0-r1-r2_lsl_i bfi_r3-r2_i_i and_r2-r1-r0 add_r3-r3-r2_lsl_i eor_r0-r3_i	bfi_r3-r2_i_i add_r3-r3-r1_lsl_i eor_r0-r3_i
bfi_r0-r0_i_i bfi_r1-r0_i_i bic_r1-r1-r0 and_r2-r1_i	and_r2-r1_i
and_r0-r0-r1 orr_r1-r0_i rsb_r2-r0-r1_asr_i bfi_r2-r2_i_i and_r3-r2-r0	and_r0-r0-r1 rsb_r2-r0-r0_asr_i bfi_r2-r2_i_i and_r3-r2-r0
bfi_r0-r1_i_i sub_r2-r1-r0 bic_r0-r2-r1 and_r3-r0-r2 rsb_r0-r2-r3	bfi_r0-r1_i_i sub_r2-r1-r0 bic_r0-r2-r1 rsb_r0-r2-r0
bfi_r0-r0_i_i bfi_r0-r0_i_i rsb_r1-r1_i and_r2-r0-r1_lsl_i	rsb_r1-r1_i and_r2-r0-r1_lsl_i
orr_r0-r1-r0 and_r2-r0-r1 rsb_r3-r0-r2 sub_r3-r3_i bfi_r1-r3_i_i	and_r2-r0-r1 rsb_r3-r0-r2 bfi_r1-r3_i_i
add_r0-r1-r1 and_r0-r0-r2_lsr_i bic_r3-r0-r1 rsb_r3-r3_i bfi_r1-r3_i_i	unk
tst_r0_i mvn_ne_r1-r0 orr_r0-r1-r0_ror_i eor_r1-r0-r2 and_r0-r1-r0	tst_r0_i mvn_ne_r1-r0 orr_r0-r1-r0_ror_i bic_r0-r0-r2
bfi_r0-r1_i_i and_r2-r1-r0 bfi_r3-r1_i_i eor_r1-r3-r2 bfi_r3-r1_i_i	and_r2-r0-r1 eor_r1-r3-r2 bfi_r3-r1_i_i
orr_r0-r0-r1_asr_i bic_r1-r2-r3 eor_r3-r0_i and_r0-r3-r1_lsl_i	orr_r0-r0-r1_asr_i bic_r1-r2-r3 and_r0-r0-r1_lsl_i
bic_r0-r1-r0 bfi_r2-r0_i_i bfi_r3-r2_i_i add_r3-r3-r3	bic_r0-r1-r0 bfi_r3-r0_i_i add_r3-r3-r3
and_r0-r1-r2 rsb_r0-r0-r3 bfi_r1-r0_i_i bic_r3-r0-r1	and_r0-r1-r2 rsb_r0-r0-r3 bic_r3-r0_i bic_r3-r3-r1
eor_r0-r1-r2_asr_i and_r2-r0-r1_lsr_i orr_r0-r2_i bfi_r1-r0_i_i	eor_r0-r1-r2_lsr_i and_r2-r0-r1_lsr_i bfi_r1-r2_i_i
bfi_r0-r1_i_i eor_r0-r0_i eor_r2-r0_i bfi_r2-r2_i_i	bfi_r0-r1_i_i eor_r2-r0_i
add_r0-r1_i sub_r0-r0_i bic_r1-r0-r1 bfi_r2-r1_i_i orr_r3-r2_i	add_r0-r1_i bic_r1-r0-r1 bfi_r2-r1_i_i orr_r3-r2_i
cmp_r0_i mov_cs_r0_i bfi_r0-r0_i_i orr_r0-r0_i and_r1-r0_i	mov_r1_i
orr_r0-r1_i orr_r2-r1-r0_asr_i bic_r3-r1-r2 rsb_r3-r3_i	mov_r3_i
cmp_r0-r1 mov_cs_r2_i orr_r3-r2-r0 and_r0-r0-r3 sub_r0-r0_i	sub_r0-r0_i
tst_r0_i sub_ne_r1-r2-r3_asr_i bfi_r2-r1_i_i orr_r1-r2_i	orr_r1-r2_i
add_r0-r1-r2 and_r3-r0-r2 bic_r1-r2-r1 eor_r0-r1-r3	add_r0-r1-r2 eor_r3-r0-r1 bic_r0-r2-r3
bic_r0-r1-r0 eor_r0-r1-r0 orr_r2-r0_i bic_r0-r3-r0 and_r0-r0-r2	and_r1-r1-r0 bic_r1-r3-r1 and_r0-r1_i
bic_r0-r1-r0 bic_r2-r0-r3 orr_r3-r2-r3 eor_r2-r3_i	bic_r0-r1-r0 orr_r3-r0-r3 eor_r2-r3_i
bic_r0-r1-r2 sub_r1-r1_i orr_r0-r0-r3 bfi_r3-r0_i_i sub_r2-r1-r3_lsr_i	sub_r1-r1_i sub_r2-r1-r3_lsr_i
and_r0-r1-r0 bic_r2-r1-r0 bic_r2-r2-r0 bfi_r0-r2_i_i	and_r0-r1-r0 bic_r2-r1-r0 bfi_r0-r2_i_i
cmp_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 bfi_r2-r2_i_i bic_r2-r2-r3	mvn_r2-r0 bfi_r2-r2_i_i bic_r2-r2-r3
rsb_r0-r1-r0 bic_r1-r1-r0 bic_r1-r0-r1 and_r0-r1-r2	rsb_r0-r1-r0 and_r0-r0-r2
bfi_r0-r0_i_i bfi_r1-r0_i_i orr_r2-r1-r3 bic_r0-r2-r0	bfi_r0-r0_i_i bic_r1-r1_i orr_r2-r3-r1 bic_r0-r2-r0
add_r0-r1-r2_lsl_i rsb_r0-r0-r1 rsb_r0-r0-r1_lsr_i rsb_r2-r2_i eor_r2-r0-r2	lsr_r0-r1_i add_r0-r0-r2_lsl_i rsb_r2-r2_i eor_r2-r0-r2
eor_r0-r0-r1_lsr_i bfi_r2-r1_i_i sub_r2-r0-r2 rsb_r3-r3-r2 bfi_r3-r3_i_i	bfi_r2-r1_i_i eor_r0-r0-r1_lsr_i sub_r2-r0-r2 rsb_r3-r3-r2
sub_r0-r1_i bfi_r2-r3_i_i orr_r2-r2-r0 orr_r0-r0-r2_lsl_i orr_r3-r0-r2	sub_r0-r1_i bfi_r2-r3_i_i orr_r2-r2-r0 orr_r3-r2-r2_lsl_i
eor_r0-r1-r2_ror_i bfi_r2-r0_i_i eor_r0-r2-r0 bfi_r2-r0_i_i	eor_r0-r1-r2_ror_i bfi_r2-r0_i_i unk
add_r0-r1_i orr_r1-r0_i orr_r2-r1-r3 bic_r0-r2-r3	add_r0-r1_i orr_r1-r0_i bic_r0-r1-r3
cmp_r0_i rsb_cc_r1-r2_i eor_r2-r1_i bfi_r0-r2_i_i	cmp_r0_i eor_cs_r2-r1_i bfi_r0-r2_i_i
bic_r0-r0-r1 add_r2-r2_i add_r1-r2_i rsb_r0-r0-r1	bic_r0-r0-r1 add_r1-r2_i rsb_r0-r0-r1
bfi_r0-r1_i_i eor_r1-r2-r0 sub_r1-r1-r3_lsl_i add_r1-r0-r1 bfi_r2-r1_i_i	bfi_r2-r2_i_i
tst_r0-r1 mov_ne_r0_i mov_eq_r0_i sub_r2-r2_i eor_r0-r2-r0_lsl_i bfi_r2-r0_i_i	sub_r2-r2_i bfi_r2-r2_i_i
bfi_r0-r1_i_i eor_r0-r0-r1 add_r2-r1-r1 sub_r0-r0-r2 bfi_r3-r0_i_i	eor_r0-r0-r1 sub_r0-r0-r1_lsl_i bfi_r3-r0_i_i
bic_r0-r0-r1 rsb_r0-r1-r0 rsb_r0-r0_i sub_r0-r1-r0 eor_r1-r0_i	bic_r2-r0-r1 sub_r0-r2_i eor_r1-r0_i
and_r0-r1-r2 eor_r1-r0-r2 eor_r1-r1_i bic_r3-r1-r0	and_r0-r1-r2 eor_r1-r2_i bic_r3-r1-r0
orr_r0-r1-r2 orr_r3-r2_i rsb_r2-r3-r0 sub_r3-r2_i sub_r2-r2-r3	mov_r2_i
tst_r0-r1 mov_ne_r2_i orr_r1-r1-r2 and_r3-r1_i	tst_r0-r1 orr_ls_r1-r2-r1 and_r3-r1_i
tst_r0_i mvn_ne_r1-r0 and_r2-r1-r2 orr_r1-r2-r0 bfi_r0-r1_i_i	tst_r0_i and_ls_r2-r2-r1 orr_r1-r2-r0 bfi_r0-r1_i_i
cmp_r0-r1 mvn_cc_r2-r3 add_r2-r2-r2 bfi_r3-r2_i_i	unk
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 bic_r3-r1-r3 and_r1-r3-r2 bfi_r2-r1_i_i bfi_r2-r2_i_i	bfi_r1-r1_i_i mvn_r2-r1
add_r0-r1_i eor_r1-r1_i bic_r0-r1-r0 bfi_r0-r0_i_i	add_r0-r1_i eor_r1-r1_i bic_r0-r1-r0
bic_r0-r1-r0 sub_r1-r2-r3 bfi_r0-r0_i_i bic_r2-r1-r0	bic_r0-r1-r0 sub_r1-r2-r3 bic_r2-r1-r0
bfi_r0-r1_i_i orr_r2-r0_i bfi_r1-r2_i_i bfi_r0-r1_i_i	bfi_r0-r0_i_i
bic_r0-r0-r1 rsb_r0-r1-r0 orr_r2-r0-r1 and_r1-r2_i eor_r1-r1_i	orr_r2-r0-r1 and_r1-r2_i eor_r1-r1_i
cmp_r0-r1 mvn_cs_r1-r2 bic_r2-r3-r1 rsb_r3-r3-r2 bfi_r2-r3_i_i bfi_r0-r2_i_i	cmp_r0-r1 mvn_cs_r1-r2 bic_r2-r3-r1 bfi_r0-r2_i_i
add_r0-r1-r2_lsr_i bic_r1-r2-r0 orr_r2-r0-r2 bic_r0-r1-r0 sub_r3-r2-r0_ror_i	add_r0-r1-r2_lsr_i orr_r2-r0-r2 bic_r1-r2-r0 sub_r3-r2-r1_ror_i
bfi_r0-r1_i_i and_r0-r0-r1_lsl_i and_r2-r0_i bfi_r2-r2_i_i	and_r2-r1_i
and_r0-r1_i and_r2-r0-r1_asr_i bfi_r0-r0_i_i and_r0-r2-r0_ror_i	sub_r0-r1-r1
cmp_r0-r1 add_cs_r2-r3_i and_r1-r3-r2 and_r2-r1_i add_r1-r2-r2_asr_i bfi_r3-r1_i_i	cmp_r0-r1 add_cs_r2-r3_i and_r1-r3-r2 and_r2-r1_i bfi_r3-r2_i_i
bfi_r0-r1_i_i and_r2-r1_i and_r0-r2-r0_lsr_i rsb_r3-r0-r3	and_r2-r1_i and_r0-r2-r0_lsr_i rsb_r3-r0-r3
tst_r0_i eor_ne_r1-r2_i eor_eq_r1-r2-r0_lsl_i bic_r2-r3-r1 sub_r2-r3-r2 bic_r1-r1-r2	tst_r0_i eor_r1-r2_i eor_ls_r1-r2-r0_lsl_i bic_r1-r1-r3
cmp_r0-r1 and_eq_r0-r2-r1_asr_i bfi_r0-r0_i_i bic_r2-r2-r1 eor_r3-r2-r0_lsr_i bic_r3-r3-r1	cmp_r0-r1 and_eq_r0-r2-r1_asr_i eor_r3-r2-r0_lsr_i bic_r3-r3-r1
rsb_r0-r0-r1 sub_r2-r3-r0 bic_r0-r2-r0 bic_r2-r0-r2	sub_r2-r0-r0
rsb_r0-r0-r1 sub_r2-r0-r1 rsb_r2-r2_i rsb_r0-r2_i add_r0-r0_i	rsb_r0-r0_i
orr_r0-r0_i bfi_r1-r2_i_i orr_r2-r0-r1 bfi_r0-r2_i_i rsb_r3-r0_i	orr_r0-r0_i rsb_r3-r0_i
tst_r0-r1 mov_eq_r1_i mvn_eq_r1-r0 bfi_r2-r0_i_i orr_r2-r2-r1_ror_i bic_r3-r2-r1	tst_r0-r1 mvn_eq_r1-r0 bfi_r2-r0_i_i orr_r2-r2-r1_ror_i bic_r3-r2-r1
sub_r0-r1-r2 bfi_r2-r0_i_i eor_r1-r2_i and_r0-r1-r2	sub_r0-r1-r2 bfi_r2-r0_i_i bic_r0-r2_i
tst_r0_i mov_ne_r0_i add_r1-r0_i bfi_r2-r1_i_i	bic_r0-r0-r0_ror_i bfi_r2-r0_i_i
eor_r0-r1-r2_lsl_i and_r1-r0-r3 add_r3-r1_i bic_r1-r1-r0 rsb_r2-r3-r1	eor_r0-r1-r2_lsl_i bic_r1-r3-r0 add_r3-r3_i rsb_r2-r3-r1
eor_r0-r1_i bfi_r2-r0_i_i eor_r3-r2-r1 and_r3-r0-r3 bfi_r1-r3_i_i	bic_r3-r1-r2 bfi_r1-r3_i_i
bfi_r0-r1_i_i bfi_r0-r0_i_i and_r2-r2-r0_ror_i sub_r3-r2_i	bfi_r0-r1_i_i and_r2-r2-r0_ror_i sub_r3-r2_i
tst_r0_i mvn_eq_r1-r2 bfi_r2-r1_i_i rsb_r1-r2-r1_asr_i bic_r0-r0-r1 orr_r0-r1-r0	tst_r0_i mvn_eq_r1-r2 bfi_r2-r1_i_i rsb_r1-r2-r1_asr_i orr_r0-r1-r0
and_r0-r1-r2 and_r0-r0_i and_r3-r0-r2 eor_r1-r0-r3	eor_r1-r0-r0
bic_r0-r1-r0 and_r2-r3-r0 bic_r2-r3-r2 sub_r3-r2_i	bic_r0-r1-r0 bic_r2-r3-r0 sub_r3-r2_i
add_r0-r1-r0 add_r2-r0_i rsb_r3-r2_i bfi_r2-r3_i_i and_r1-r2_i	add_r1-r0-r1 mvn_r0-r1 and_r1-r0_i
eor_r0-r1_i rsb_r1-r2-r0_ror_i orr_r0-r1_i rsb_r1-r0-r1	rsb_r1-r2-r1_lsr_i orr_r0-r1_i rsb_r1-r0-r1
bic_r0-r1-r2 and_r0-r3-r0 bfi_r1-r0_i_i bfi_r3-r1_i_i bfi_r2-r3_i_i	bic_r0-r1-r2 and_r0-r3-r0 bfi_r1-r0_i_i bfi_r2-r1_i_i
eor_r0-r0_i rsb_r1-r0_i eor_r0-r1-r0 and_r0-r0-r1 bfi_r2-r0_i_i	bfi_r2-r0_i_i
tst_r0-r1 mvn_ne_r2-r0 orr_r1-r2_i eor_r3-r1-r2 and_r3-r3_i	and_r3-r1_i
rsb_r0-r0-r1_lsr_i bfi_r0-r0_i_i rsb_r2-r3_i sub_r2-r0-r2	rsb_r2-r3_i rsb_r0-r0-r1_lsr_i sub_r2-r0-r2
eor_r0-r1-r2 bic_r1-r0-r2 and_r1-r1-r0 add_r0-r0-r1_asr_i	eor_r0-r1-r2 bic_r1-r0-r2 add_r0-r0-r1_asr_i
sub_r0-r0-r1_lsl_i bic_r2-r2-r3 sub_r1-r0-r2_ror_i bfi_r2-r1_i_i	bic_r2-r2-r3 sub_r1-r0-r2_ror_i bfi_r2-r1_i_i
cmp_r0-r1 rsb_ls_r1-r1_i rsb_hi_r1-r1-r2 bfi_r2-r3_i_i add_r0-r2-r1 eor_r1-r0_i and_r3-r0-r1	cmp_r0-r1 rsb_ls_r1-r1_i rsb_hi_r1-r1-r2 bfi_r2-r3_i_i add_r0-r2-r1 bic_r3-r0_i
bfi_r0-r0_i_i bic_r0-r0-r1 orr_r2-r3-r1_lsl_i bic_r3-r2-r0 bic_r2-r1-r3	orr_r2-r3-r1_lsl_i bic_r2-r1-r2
bfi_r0-r1_i_i bic_r1-r2-r3 sub_r1-r1_i and_r0-r1-r0_asr_i	bic_r1-r2-r3 sub_r1-r1_i and_r0-r1-r0_asr_i
cmp_r0-r1 mvn_hi_r1-r2 eor_ge_r1-r0-r3 bic_r3-r2-r1 add_r0-r3-r2 bic_r3-r3-r1 bic_r2-r3-r0	cmp_r0-r1 mvn_hi_r1-r2 eor_ge_r1-r0-r3 bic_r3-r2-r1 add_r0-r3-r2 bic_r2-r3-r0
tst_r0_i mov_ne_r1_i mov_eq_r1_i rsb_r0-r0-r1	tst_r0_i rsb_ne_r0-r0_i rsb_cs_r0-r0_i
cmp_r0-r1 mov_cs_r1-r2_asr_i orr_r2-r3-r1 add_r2-r2-r2_lsl_i orr_r0-r2_i and_r3-r0_i	cmp_r0-r1 mov_cs_r1-r2_asr_i orr_r2-r3-r1 orr_r0-r2_i and_r3-r0_i
cmp_r0-r1 eor_ge_r1-r2-r3 sub_r3-r1_i bfi_r3-r3_i_i bfi_r0-r3_i_i	cmp_r0-r1 eor_ge_r1-r2-r3 sub_r3-r1_i bfi_r0-r3_i_i
tst_r0-r1 mov_eq_r1_i orr_r2-r1_i eor_r2-r2_i add_r2-r2_i orr_r0-r2_i	tst_r0-r1 mov_eq_r1_i orr_r2-r1_i bic_r2-r2_i orr_r0-r2_i
rsb_r0-r1-r0 bfi_r2-r0_i_i sub_r1-r2-r0_lsl_i bic_r0-r1-r2 orr_r2-r0_i	rsb_r0-r1-r0 sub_r1-r2-r0_lsl_i bic_r0-r1-r2 eor_r2-r0_i
orr_r0-r1-r2 add_r2-r3-r3 bic_r2-r3-r2 and_r0-r2-r0	orr_r0-r1-r2 bic_r2-r3-r3_lsl_i and_r0-r2-r0
bic_r0-r1-r2 add_r3-r2-r2 add_r0-r3-r0 orr_r3-r2-r0_asr_i	bic_r0-r1-r2 add_r0-r0-r2_lsl_i orr_r3-r2-r0_asr_i
tst_r0-r1 sub_ne_r2-r1-r3 add_r0-r2_i sub_r3-r0-r2 eor_r3-r3_i bfi_r0-r3_i_i	tst_r0-r1 sub_ne_r2-r1-r3 add_r0-r2_i orr_r0-r0_i
tst_r0_i mvn_ne_r1-r2 add_r2-r1-r2_lsl_i bfi_r2-r2_i_i eor_r3-r2-r0	tst_r0_i mvn_ne_r1-r2 add_r2-r1-r2_lsl_i eor_r3-r2-r0
bic_r0-r1-r2 bic_r3-r0-r1 orr_r3-r0-r3 add_r3-r3-r0_ror_i	bic_r3-r1-r2 add_r3-r3-r3_ror_i
tst_r0-r1 mvn_ne_r2-r3 bic_r2-r3-r2 sub_r0-r2-r3 add_r2-r0-r3	tst_r0-r1 mvn_ne_r2-r3 bic_r2-r3-r2
rsb_r0-r1-r0_ror_i rsb_r1-r1_i bic_r0-r1-r0 bic_r0-r0-r1	mov_r0_i
cmp_r0_i mov_ls_r1_i mov_hi_r1_i and_r0-r2-r1 orr_r2-r1-r0	cmp_r0_i mov_r2_i and_ls_r2-r2_i
and_r0-r0_i and_r0-r0-r1_lsl_i add_r2-r1-r0 eor_r0-r0-r3_lsr_i bic_r0-r2-r0	bic_r0-r1-r3_lsr_i
orr_r0-r1-r2_ror_i bic_r1-r2-r0 eor_r3-r0-r2 orr_r1-r3-r1 add_r2-r3-r1	orr_r0-r1-r2_asr_i eor_r3-r0-r2 add_r2-r3-r3
cmp_r0-r1 orr_lt_r1-r0_i mov_lt_r1_i sub_r0-r2-r1	cmp_r0-r1 mov_lt_r1_i sub_r0-r2-r1
rsb_r0-r1-r2 rsb_r2-r0-r1 orr_r3-r2-r0_ror_i rsb_r2-r2-r3 sub_r2-r3-r2	rsb_r2-r2-r1_lsl_i
tst_r0-r1 mvn_ne_r1-r2 mov_eq_r1-r2 rsb_r1-r1-r3_lsr_i	tst_r0-r1 mvn_ne_r2-r2 rsb_r1-r2-r3_lsr_i
orr_r0-r1-r2 add_r0-r0-r0 bfi_r0-r0_i_i add_r1-r0_i add_r0-r1-r1_lsr_i	orr_r0-r1-r2 bic_r3-r0_i add_r0-r3-r3 add_r1-r0_i add_r0-r1-r1_lsr_i
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r2 and_r3-r2-r1_lsr_i bfi_r1-r3_i_i	mvn_r1-r2 and_r3-r2-r1_lsr_i bfi_r1-r3_i_i
bic_r0-r1-r2 and_r3-r0-r3 and_r1-r0-r3 bfi_r0-r3_i_i orr_r0-r1-r0_lsr_i	bic_r0-r1-r2 and_r1-r0-r3 orr_r0-r1-r0_lsr_i
cmp_r0-r1 mvn_ls_r2-r1 mvn_hi_r2-r1 bic_r1-r1-r2	and_r1-r1-r1
bfi_r0-r1_i_i rsb_r2-r0_i bic_r3-r2-r0 eor_r3-r3_i bfi_r1-r3_i_i	bfi_r1-r0_i_i
bic_r0-r1-r2 bic_r2-r0-r3 bic_r2-r0-r2 add_r1-r2-r0	bic_r0-r1-r2 bic_r2-r0-r3 rsb_r1-r2-r0_lsl_i
tst_r0-r1 mvn_eq_r2-r1 bfi_r0-r1_i_i sub_r3-r2_i and_r3-r0-r3_lsl_i	tst_r0-r1 mvn_eq_r2-r1 sub_r3-r2_i and_r3-r0-r3_lsl_i
orr_r0-r1-r2 sub_r0-r0_i bfi_r2-r0_i_i and_r1-r2_i	orr_r0-r1-r2 bfi_r2-r0_i_i and_r1-r2_i
tst_r0_i mov_eq_r1_i bic_r0-r2-r1 bfi_r0-r0_i_i rsb_r0-r0_i	tst_r0_i mov_ls_r1_i bic_r0-r2-r1 rsb_r0-r0_i
cmp_r0_i rsb_ge_r0-r1-r0 eor_r0-r1-r0 bfi_r0-r0_i_i	cmp_r0_i rsb_ge_r0-r1-r0 eor_r0-r1-r0
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 bic_r3-r2-r1 eor_r1-r2-r3_lsl_i and_r1-r0-r1_ror_i	eor_r1-r2-r2_lsl_i and_r1-r0-r1_ror_i
cmp_r0-r1 mov_cc_r1-r2_ror_i mov_cs_r1_i add_r0-r1_i orr_r2-r0-r3 bic_r3-r0-r2	rsb_r3-r2-r2
bic_r0-r0-r1 and_r2-r0-r3 eor_r1-r3_i and_r2-r2-r1	bic_r0-r0-r1 bic_r3-r3_i and_r2-r0-r3
eor_r0-r1-r2 bic_r3-r0-r2 bfi_r2-r3_i_i bfi_r1-r2_i_i	bic_r3-r1-r2 bfi_r2-r3_i_i bfi_r1-r2_i_i
and_r0-r1-r2 bfi_r1-r0_i_i rsb_r0-r1_i sub_r2-r1-r0_ror_i	unk and_r1-r0-r1 rsb_r0-r1_i sub_r2-r1-r0_ror_i
sub_r0-r0_i add_r1-r0_i bic_r0-r1-r0 bfi_r1-r0_i_i bfi_r2-r1_i_i	add_r1-r0_i bic_r1-r1_i bfi_r2-r1_i_i
add_r0-r1-r1 and_r1-r0-r1 eor_r2-r1-r0 bic_r3-r1-r2	and_r3-r1-r1_lsl_i
bic_r0-r0-r1 bfi_r1-r0_i_i orr_r2-r1_i bic_r3-r1-r2 add_r2-r2-r3	orr_r2-r1_i
orr_r0-r1-r2_asr_i and_r1-r0_i bic_r3-r1-r0 rsb_r1-r3_i rsb_r3-r1-r3_asr_i	mvn_r3_i
and_r0-r1_i sub_r2-r0-r2 sub_r3-r2-r0 eor_r0-r3-r2 bfi_r1-r0_i_i	add_r3-r1-r2 eor_r0-r3-r2 bfi_r1-r0_i_i
tst_r0_i mov_ne_r0_i mvn_ne_r0-r1 orr_r2-r1-r0	tst_r0_i mvn_ne_r0-r1 orr_r2-r1-r0
tst_r0-r1 mov_eq_r1_i sub_r2-r1-r3_lsl_i bic_r0-r1-r2 bfi_r1-r0_i_i	tst_r0-r1 mov_eq_r1_i bic_r1-r1_i
orr_r0-r1-r2_lsl_i bic_r0-r1-r0 bic_r0-r3-r0 eor_r3-r0-r2_lsl_i add_r2-r3-r0_lsr_i	mov_r0-r3 eor_r3-r3-r2_lsl_i add_r2-r3-r0_lsr_i
cmp_r0-r1 rsb_hi_r2-r1-r0_asr_i sub_r3-r2-r1_lsr_i bfi_r0-r3_i_i bfi_r3-r0_i_i	cmp_r0-r1 rsb_hi_r2-r1-r0_asr_i sub_r3-r2-r1_lsr_i bfi_r3-r0_i_i
and_r0-r0-r1_lsr_i add_r2-r1-r0 and_r0-r2_i orr_r1-r0_i	mov_r1_i
sub_r0-r0_i bfi_r1-r1_i_i bic_r2-r1-r0 bfi_r2-r2_i_i add_r3-r2-r2_asr_i	sub_r0-r0_i bic_r2-r1-r0 bfi_r2-r2_i_i add_r3-r2-r2_asr_i
bfi_r0-r1_i_i orr_r2-r3-r0_lsr_i bic_r1-r3-r2 and_r2-r1-r3	mov_r2_i
bfi_r0-r1_i_i eor_r0-r2-r0_lsl_i bic_r1-r2-r0 rsb_r3-r2-r1_lsr_i	bfi_r0-r1_i_i and_r1-r2-r0_lsl_i rsb_r3-r2-r1_lsr_i
tst_r0-r1 mvn_ne_r0-r2 and_r2-r0-r3 bic_r1-r2-r3	eor_r1-r3-r3
tst_r0-r1 mov_ne_r1_i bfi_r2-r1_i_i bfi_r1-r2_i_i bfi_r2-r1_i_i and_r2-r2_i	tst_r0-r1 mov_ne_r1_i and_r2-r1_i
cmp_r0-r1 mov_lt_r1_i mov_ge_r1_i eor_r2-r1-r3 eor_r1-r2-r3 sub_r1-r1_i	cmp_r0-r1 mov_lt_r1_i mov_ge_r1_i sub_r1-r1_i
and_r0-r1-r2_ror_i sub_r2-r3-r0 bfi_r2-r2_i_i bfi_r2-r2_i_i and_r3-r2_i	and_r0-r1-r2_ror_i sub_r2-r3-r0 bfi_r2-r2_i_i and_r3-r2_i
orr_r0-r1_i rsb_r2-r0_i and_r1-r2-r0 sub_r1-r3-r1 orr_r3-r2-r1_ror_i	orr_r0-r1_i rsb_r2-r0_i sub_r1-r3_i orr_r3-r2-r1_ror_i
cmp_r0_i orr_lt_r1-r0_i orr_ge_r1-r0_i bfi_r0-r1_i_i	cmp_r0_i orr_lt_r0-r0_i
rsb_r0-r1_i bfi_r1-r1_i_i sub_r1-r1_i eor_r2-r1-r0 bfi_r2-r2_i_i	rsb_r0-r1_i bfi_r1-r1_i_i sub_r1-r1_i eor_r2-r1-r0 bic_r2-r2_i
sub_r0-r0-r1 eor_r0-r0_i and_r2-r3_i orr_r3-r2_i add_r2-r0-r3_asr_i	sub_r0-r0-r1 eor_r2-r0_i
bfi_r0-r0_i_i sub_r1-r0-r2_lsl_i bic_r1-r1-r2 add_r0-r0-r0 rsb_r1-r0-r1_asr_i	sub_r1-r0-r2_lsl_i bic_r1-r1-r2 add_r0-r0-r0 rsb_r1-r0-r1_asr_i
tst_r0-r1 mov_eq_r1_i bfi_r1-r1_i_i rsb_r1-r1_i rsb_r2-r1_i add_r3-r2-r1	mov_r3_i
bic_r0-r0-r1 and_r1-r2-r1 and_r2-r2-r0 and_r2-r1-r2 rsb_r2-r2-r0_asr_i	bic_r2-r0-r1 mov_r2-r2_asr_i
and_r0-r0-r1 bic_r2-r1-r3 add_r1-r2-r3 and_r2-r0-r1	and_r2-r0-r1
bic_r0-r1-r0 bfi_r2-r0_i_i bfi_r3-r2_i_i and_r2-r2-r3_lsl_i bfi_r2-r2_i_i	bic_r0-r1-r0 bfi_r2-r0_i_i bfi_r3-r2_i_i and_r2-r2-r3_lsl_i
bfi_r0-r0_i_i sub_r1-r2-r0 bic_r3-r1-r2 eor_r2-r3_i bfi_r3-r2_i_i	sub_r1-r2-r0 bic_r3-r1-r2 add_r2-r3_i bfi_r3-r2_i_i
tst_r0_i mvn_ne_r1-r0 bic_r2-r2-r1 and_r1-r1-r2	mov_r1_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i bic_r2-r3-r1 bic_r1-r2-r3	sub_r1-r2-r2
bic_r0-r1-r2 rsb_r2-r0-r1 bic_r1-r2-r0 orr_r0-r1_i	and_r0-r1-r2 orr_r0-r0_i
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r0 add_r1-r1-r1	mvn_r1-r0 add_r1-r1-r1
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i bic_r2-r1-r2 bfi_r1-r2_i_i	bfi_r1-r1_i_i
orr_r0-r1_i rsb_r2-r0-r1 and_r3-r2_i add_r2-r2-r3_asr_i	orr_r0-r1_i sub_r2-r1-r0
bic_r0-r1-r0 bfi_r1-r0_i_i sub_r0-r1_i bfi_r0-r0_i_i	bic_r0-r1-r0 bfi_r1-r0_i_i sub_r0-r1_i
bfi_r0-r0_i_i orr_r1-r2-r0_asr_i add_r3-r2-r1 sub_r3-r3-r1 bfi_r2-r3_i_i	bfi_r2-r2_i_i
eor_r0-r1-r0_lsl_i sub_r0-r1-r0 and_r1-r0-r1 and_r1-r1_i	eor_r1-r0-r0
orr_r0-r1_i and_r2-r0-r1_lsl_i rsb_r3-r3-r2 bfi_r2-r3_i_i bic_r3-r2-r1	eor_r0-r1_i and_r2-r0-r1_lsl_i bfi_r2-r3_i_i bic_r3-r2-r1
rsb_r0-r0_i bfi_r1-r2_i_i rsb_r2-r0-r1 add_r0-r2-r1	rsb_r0-r0_i bfi_r1-r2_i_i rsb_r0-r0-r1_lsl_i
add_r0-r1-r2 eor_r3-r1-r0 eor_r0-r0-r3 eor_r3-r0-r3	add_r3-r1-r2
bfi_r0-r0_i_i eor_r1-r2-r1 bic_r3-r1-r0 bic_r0-r3-r1 bic_r1-r0-r3	sub_r1-r0-r0
bic_r0-r0-r1 add_r2-r0-r0_lsl_i bfi_r1-r2_i_i bic_r2-r3-r1 eor_r0-r2_i	bic_r0-r0-r1 bfi_r1-r0_i_i bic_r2-r3-r1 eor_r0-r2_i
sub_r0-r1_i bfi_r2-r0_i_i and_r0-r1-r0 rsb_r1-r0-r1 sub_r2-r2-r1	sub_r0-r1_i bfi_r2-r0_i_i bic_r1-r1-r0 sub_r2-r2-r1
bic_r0-r1-r2 and_r0-r2-r0 rsb_r3-r0_i orr_r0-r1-r3 rsb_r3-r0-r3_lsr_i	orr_r3-r1_i sub_r3-r3-r3_lsl_i
eor_r0-r1_i orr_r1-r0_i bfi_r0-r1_i_i bfi_r0-r0_i_i	eor_r0-r1_i bfi_r0-r0_i_i
orr_r0-r1-r2 bic_r3-r1-r0 bic_r2-r3-r1 add_r0-r2_i add_r0-r2-r0_ror_i	mov_r0_i
bic_r0-r1-r2 and_r0-r0-r2 bfi_r2-r0_i_i bfi_r2-r2_i_i add_r0-r2_i	bic_r1-r2_i bfi_r1-r1_i_i add_r0-r1_i
tst_r0_i mov_ne_r1_i mov_ne_r1-r2_ror_i add_r0-r1-r1_lsl_i	tst_r0_i mov_ne_r1-r2_ror_i add_r0-r1-r1_lsl_i
tst_r0-r1 mvn_eq_r0-r1 mvn_eq_r0-r2 tst_r0-r1 and_eq_r1-r0_i orr_r0-r2-r1	tst_r1-r0 mvn_eq_r0-r2 tst_r0-r1 and_eq_r1-r0_i orr_r0-r2-r1
cmp_r0_i mov_lt_r1-r0 mov_ge_r1-r2_lsr_i bic_r0-r0-r2 orr_r0-r1-r0 sub_r0-r0-r1	cmp_r0_i mov_lt_r1-r0 mov_ge_r1-r2_lsr_i bic_r0-r0-r2 bic_r0-r0-r1
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r0 add_r2-r1-r0	mvn_r2_i
cmp_r0_i mvn_ne_r1-r2 and_r0-r3_i rsb_r0-r1-r0_lsr_i orr_r3-r0-r2_lsr_i	cmp_r0_i mvn_ne_r1-r2 rsb_r0-r1_i orr_r3-r0-r2_lsr_i
tst_r0_i mov_ne_r1_i sub_r2-r1-r3_lsl_i bic_r2-r2-r0 and_r1-r2_i	tst_r0_i mov_ne_r1_i bic_r2-r1-r0 and_r1-r2_i
and_r0-r1_i tst_r0_i mvn_ne_r2-r0 rsb_r2-r2-r0	and_r0-r1_i rsb_r2-r2-r0
cmp_r0-r1 and_ne_r2-r3_i orr_r0-r3-r2_lsl_i orr_r3-r0_i and_r0-r3_i	orr_r3-r3_i and_r0-r3_i
tst_r0-r1 mvn_eq_r1-r0 bic_r0-r1-r2 bic_r0-r2-r0	orr_r0-r2-r2
cmp_r0-r1 mvn_cc_r2-r3 mvn_cs_r2-r3 orr_r3-r2_i	mvn_r2-r3 orr_r3-r2_i
add_r0-r1-r1 rsb_r0-r2-r0 eor_r2-r0-r3 add_r3-r3-r3 orr_r0-r3-r2	rsb_r0-r2-r1_lsl_i eor_r2-r0-r3 orr_r0-r2-r3_lsl_i
bic_r0-r0-r1 rsb_r0-r0-r1 add_r2-r1_i rsb_r0-r0-r2 bfi_r2-r0_i_i	bic_r0-r0-r1 add_r2-r1_i bfi_r2-r0_i_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 and_r0-r0_i	mvn_r0-r2 and_r0-r0_i
sub_r0-r1-r0_lsr_i bic_r1-r2-r0 eor_r3-r1-r0 orr_r1-r3-r0_lsl_i add_r0-r1-r1	sub_r0-r1-r0_lsr_i orr_r3-r2-r0 orr_r1-r3-r0_lsl_i add_r0-r1-r1
bfi_r0-r1_i_i bfi_r1-r1_i_i bfi_r0-r0_i_i rsb_r2-r1-r0 rsb_r3-r2-r0	mov_r3-r1
cmp_r0-r1 mvn_eq_r0-r2 bfi_r3-r2_i_i add_r3-r0-r3 and_r0-r3_i	cmp_r0-r1 mvn_eq_r0-r2 add_r3-r0-r2 and_r0-r3_i
and_r0-r1-r2_asr_i bfi_r3-r1_i_i and_r0-r0-r2_asr_i bic_r1-r3-r0 eor_r1-r3-r1_lsr_i	bfi_r3-r1_i_i and_r0-r1-r2_asr_i bic_r1-r3-r0 eor_r1-r3-r1_lsr_i
bfi_r0-r1_i_i sub_r2-r3-r0 orr_r1-r2-r0 bic_r1-r2-r1	rsb_r1-r2-r2
and_r0-r1-r2_lsl_i add_r1-r0-r3_lsr_i bic_r2-r2-r1 bfi_r3-r2_i_i	bic_r2-r2-r3_lsr_i bfi_r3-r2_i_i
add_r0-r1-r0 and_r0-r0-r2_lsr_i bfi_r3-r0_i_i sub_r0-r3-r2_lsl_i and_r0-r0_i	and_r0-r3_i
orr_r0-r1-r2_ror_i and_r1-r3_i bic_r1-r0-r1 bfi_r0-r1_i_i	orr_r0-r1-r2_ror_i bfi_r0-r0_i_i
tst_r0-r1 mov_eq_r2_i orr_r1-r0-r2_lsl_i bic_r3-r2-r1 bic_r2-r3-r2	bic_r2-r2-r2
bfi_r0-r1_i_i tst_r2_i mov_eq_r3_i eor_r2-r3-r0_lsr_i	tst_r2_i mov_eq_r3_i eor_r2-r3-r0_lsr_i
orr_r0-r0_i bfi_r1-r0_i_i bfi_r1-r1_i_i bfi_r1-r1_i_i eor_r2-r1_i	bfi_r1-r0_i_i eor_r2-r1_i
bfi_r0-r1_i_i bfi_r2-r0_i_i sub_r1-r2-r0_lsr_i rsb_r2-r1_i	bfi_r2-r1_i_i sub_r1-r2-r0_lsr_i rsb_r2-r1_i
tst_r0_i mvn_ne_r1-r2 add_r0-r1_i add_r3-r0_i	tst_r0_i mvn_ne_r1-r2 add_r3-r1_i
tst_r0-r1 mvn_ne_r1-r0 mvn_ne_r1-r2 bfi_r2-r1_i_i orr_r3-r2_i	orr_r3-r2_i
bfi_r0-r1_i_i orr_r0-r1-r0 add_r0-r0_i orr_r2-r0_i rsb_r3-r2-r0_asr_i	mov_r4-r0_ror_i orr_r0-r1-r4_lsl_i add_r0-r0_i orr_r2-r0_i rsb_r3-r2-r0_asr_i
eor_r0-r1_i eor_r2-r0-r3_asr_i bfi_r2-r2_i_i eor_r0-r0-r2	eor_r2-r1-r3_asr_i bfi_r2-r2_i_i eor_r0-r1-r2
sub_r0-r1-r2_asr_i bfi_r3-r3_i_i add_r1-r3-r0 eor_r3-r1-r3	sub_r0-r1-r2_asr_i add_r1-r3-r0 eor_r3-r1-r3
tst_r0-r1 mvn_ne_r0-r2 bfi_r3-r3_i_i and_r2-r3-r0 bic_r3-r3-r2	tst_r0-r1 mvn_ne_r0-r2 bic_r3-r3-r0
bfi_r0-r0_i_i and_r1-r2_i add_r2-r0-r0_asr_i rsb_r1-r0-r1 bic_r3-r1-r2	and_r1-r2_i add_r2-r0-r0_asr_i rsb_r1-r0-r1 bic_r3-r1-r2
add_r0-r1-r2 and_r2-r1-r3 rsb_r2-r2-r1 eor_r3-r2-r0_lsr_i	add_r0-r1-r2 bic_r2-r1-r3 eor_r3-r2-r0_lsr_i
sub_r0-r1-r0_lsl_i add_r1-r0-r0 bfi_r2-r1_i_i sub_r2-r0-r2_asr_i and_r2-r2-r0	sub_r0-r1-r0_lsl_i sub_r2-r0-r2_asr_i and_r2-r2-r0
tst_r0-r1 add_ne_r0-r1-r2_lsr_i mvn_ne_r0-r3 bfi_r0-r0_i_i	tst_r0-r1 mvn_ne_r0-r3 bfi_r0-r0_i_i
tst_r0-r1 mov_eq_r2_i mov_ne_r2_i bfi_r1-r2_i_i and_r0-r1-r2_lsr_i bfi_r1-r0_i_i bic_r1-r1-r2	tst_r0-r1 mov_eq_r2_i mov_ne_r2_i and_r0-r1-r2_lsr_i bfi_r1-r0_i_i bic_r1-r1-r2
rsb_r0-r0_i sub_r0-r1-r0 add_r2-r0-r0 orr_r2-r2-r1 bfi_r1-r2_i_i	rsb_r0-r0_i sub_r2-r1-r0 orr_r2-r1-r2_lsl_i bfi_r1-r2_i_i
sub_r0-r0-r1_lsl_i bfi_r2-r0_i_i bfi_r0-r2_i_i bfi_r0-r0_i_i bic_r3-r3-r0	bfi_r0-r2_i_i sub_r0-r0-r1_lsl_i bfi_r0-r0_i_i bic_r3-r3-r0
bic_r0-r1-r2 eor_r0-r0_i bic_r1-r3-r0 and_r1-r1-r3 and_r2-r0-r1	eor_r2-r1-r1
bfi_r0-r1_i_i sub_r2-r3-r0_ror_i bfi_r0-r2_i_i and_r0-r0-r2 add_r1-r0-r0	bfi_r0-r1_i_i sub_r2-r3-r0_ror_i mvn_r4-r0_ror_i bic_r0-r2-r4_lsl_i add_r1-r0-r0
cmp_r0-r1 mov_lt_r0_i mov_ge_r0-r1_lsl_i eor_r1-r2-r3 bfi_r3-r0_i_i rsb_r0-r1-r3_asr_i	eor_r1-r2-r3 rsb_r0-r1-r3_asr_i
and_r0-r1_i orr_r0-r2-r0_asr_i bic_r1-r2-r1 eor_r2-r0-r1	and_r2-r1-r2
tst_r0-r1 mvn_eq_r0-r1 bic_r0-r2-r0 and_r3-r3-r0 eor_r1-r3-r0	tst_r0-r1 mvn_ls_r0-r1 orr_r1-r3-r0 bic_r1-r2-r1
bic_r0-r1-r2 orr_r1-r0_i eor_r3-r0_i bfi_r0-r3_i_i and_r0-r0-r1_lsr_i	bic_r0-r1-r2 orr_r1-r0_i bfi_r0-r0_i_i and_r0-r0-r1_lsr_i
cmp_r0-r1 mov_cs_r1_i bfi_r0-r1_i_i sub_r2-r0_i bfi_r3-r2_i_i	rsb_r2-r0_i bfi_r3-r2_i_i
bic_r0-r0-r1 bic_r2-r0-r1 orr_r0-r2-r1_ror_i bic_r0-r1-r0	bic_r0-r1-r1_ror_i
orr_r0-r0-r1 orr_r2-r0-r3_lsr_i bic_r3-r0-r2 rsb_r2-r3_i	mov_r2_i
orr_r0-r0-r1_ror_i bfi_r2-r0_i_i bfi_r3-r2_i_i bfi_r0-r3_i_i	orr_r0-r0-r1_ror_i bfi_r3-r2_i_i bfi_r0-r3_i_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 rsb_r2-r1-r0_lsr_i bic_r2-r0-r2	mvn_r1-r0 rsb_r2-r1-r0_lsr_i bic_r2-r0-r2
rsb_r0-r1-r2_lsr_i orr_r0-r0_i bfi_r2-r3_i_i and_r2-r2-r0_lsr_i orr_r0-r2_i	rsb_r0-r1-r2_lsr_i bfi_r2-r3_i_i and_r2-r2-r0_lsr_i orr_r0-r2_i
bic_r0-r1-r2 and_r2-r0_i bfi_r3-r2_i_i sub_r1-r3-r2_lsl_i add_r2-r0-r1_asr_i	bic_r0-r1-r2 and_r2-r0_i sub_r1-r3-r2_lsl_i add_r2-r0-r1_asr_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 bic_r2-r2-r1 orr_r3-r2-r0	tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 unk
cmp_r0-r1 sub_eq_r2-r1_i bfi_r0-r2_i_i rsb_r1-r0_i bfi_r0-r1_i_i	bfi_r0-r0_i_i
orr_r0-r1-r2 bic_r1-r3-r0 and_r1-r1-r0 eor_r3-r2-r1_lsl_i bfi_r0-r3_i_i	unk orr_r0-r1-r2
cmp_r0-r1 orr_ne_r2-r3-r0 eor_r0-r2-r3 bic_r2-r3-r0	cmp_r0-r1 and_eq_r3-r2-r3 mov_r2-r3
tst_r0_i mvn_ne_r1-r2 mov_ne_r1_i add_r2-r1_i add_r0-r0-r0 eor_r0-r2-r0_lsr_i rsb_r0-r0_i	tst_r0_i mov_ne_r1_i add_r0-r0-r0 add_r2-r1_i eor_r0-r2-r0_lsr_i rsb_r0-r0_i
tst_r0_i mvn_ne_r1-r0 bfi_r2-r1_i_i rsb_r0-r3-r2_ror_i orr_r3-r0_i bfi_r0-r3_i_i	tst_r0_i mvn_ne_r1-r0 bfi_r2-r1_i_i rsb_r0-r3-r2_ror_i bfi_r0-r0_i_i
rsb_r0-r1-r2_ror_i sub_r2-r3-r0 and_r0-r0-r2 rsb_r2-r0-r2 bic_r2-r2-r0	rsb_r0-r1-r2_ror_i sub_r2-r3-r0 bic_r2-r2-r0
cmp_r0_i mvn_lt_r1-r0 bic_r0-r2-r1 bic_r2-r1-r0	orr_r2-r1-r1 cmp_r0_i mvn_lt_r2-r0
and_r0-r1-r0 bic_r2-r1-r3 orr_r0-r0-r2 add_r3-r0-r0_lsr_i add_r1-r3_i	unk and_r0-r1-r2 add_r3-r0-r0_lsr_i add_r1-r3_i
add_r0-r1-r1 sub_r2-r2-r1_lsr_i bic_r0-r2-r0 orr_r3-r0-r2_ror_i	sub_r3-r2-r1_lsr_i bic_r1-r3-r1_lsl_i orr_r3-r1-r3_ror_i
bic_r0-r1-r2 bic_r1-r0-r1 orr_r2-r0-r1 bfi_r3-r2_i_i add_r0-r3_i	bic_r0-r1-r2 bfi_r3-r0_i_i add_r0-r3_i
rsb_r0-r1-r0 and_r2-r0-r3_ror_i bic_r0-r0-r2 and_r0-r0-r3_asr_i rsb_r0-r0-r1_lsl_i	rsb_r0-r1-r0 bic_r0-r0-r3_ror_i and_r0-r0-r3_asr_i rsb_r0-r0-r1_lsl_i
rsb_r0-r1-r2 sub_r3-r3-r0 sub_r0-r1-r3 eor_r2-r1_i bic_r1-r0-r2	rsb_r0-r3-r2 eor_r2-r1_i bic_r1-r0-r2
tst_r0-r1 mvn_ne_r2-r1 mov_ne_r2-r0_asr_i rsb_r2-r1-r2_lsr_i	tst_r0-r1 mov_ne_r2-r0_asr_i rsb_r2-r1-r2_lsr_i
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r2 and_r1-r3-r1_ror_i	bic_r1-r3-r2_ror_i
bic_r0-r0-r1 orr_r1-r0_i bic_r2-r0-r1 add_r1-r2_i and_r0-r0-r1_ror_i	bic_r0-r0-r1 and_r0-r0_i
add_r0-r1-r1 orr_r0-r1-r0 sub_r2-r0_i sub_r2-r2-r1	orr_r0-r1-r1_lsl_i sub_r2-r0_i sub_r2-r2-r1
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 and_r2-r1_i bfi_r1-r2_i_i bic_r1-r1-r3	orr_r3-r3_i mvn_r1-r2 tst_r0_i mvn_ls_r1-r0 bic_r1-r1-r3
tst_r0_i mov_ne_r1_i bfi_r2-r1_i_i bfi_r3-r0_i_i rsb_r2-r2-r3_asr_i	tst_r0_i mov_ne_r1_i bfi_r2-r1_i_i rsb_r2-r2-r3_asr_i
bic_r0-r0-r1 rsb_r1-r0_i orr_r0-r1_i bfi_r2-r0_i_i	orr_r2-r2_i
and_r0-r0-r1 orr_r2-r3-r0_lsl_i eor_r1-r2-r0_asr_i sub_r3-r1-r2 bfi_r2-r3_i_i	and_r0-r0-r1 orr_r2-r3-r0_lsl_i mov_r3-r0_ror_i bfi_r2-r3_i_i
tst_r0-r1 mov_ne_r2-r0_asr_i bfi_r2-r2_i_i eor_r1-r1-r2_asr_i	tst_r0-r1 mov_ne_r2-r0_asr_i eor_r1-r1-r2_asr_i
tst_r0_i mov_eq_r1_i mvn_eq_r1-r2 add_r1-r1-r1	tst_r0_i mvn_ls_r1-r2 add_r1-r1-r1
tst_r0_i eor_ne_r0-r1-r2 sub_r3-r0_i bic_r2-r0-r3 and_r0-r0-r2	tst_r0_i eor_ne_r0-r1-r2 sub_r3-r0_i bic_r0-r0-r3
tst_r0-r1 add_ne_r0-r2-r3_lsl_i and_r1-r3-r0_lsl_i bic_r0-r1-r0 bfi_r0-r0_i_i	tst_r0-r1 add_ne_r0-r2-r3_lsl_i and_r1-r3-r0_lsl_i bic_r0-r1-r0
and_r0-r1_i orr_r1-r2_i and_r2-r0-r2 and_r2-r2-r1	and_r0-r1_i and_r2-r0-r2
add_r0-r1-r2_asr_i bic_r3-r1-r0 bfi_r2-r3_i_i orr_r0-r2_i bic_r0-r2-r0	bic_r0-r0-r0
bfi_r0-r1_i_i and_r2-r0_i sub_r0-r1-r0_asr_i bfi_r3-r0_i_i bic_r1-r3-r2	bfi_r0-r1_i_i and_r2-r0_i bfi_r3-r1_i_i bic_r1-r3-r2
and_r0-r0-r1 and_r1-r2-r0_ror_i orr_r3-r2-r1 bic_r0-r3-r2	bic_r0-r1-r1
bic_r0-r0-r1 and_r2-r3-r2_ror_i and_r2-r2-r0 add_r3-r2-r0_lsl_i bfi_r1-r3_i_i	bic_r0-r0-r1 and_r2-r3-r2_ror_i and_r3-r2-r0 bfi_r1-r3_i_i
cmp_r0-r1 mvn_lt_r0-r2 mvn_cc_r0-r1 bfi_r0-r0_i_i bic_r0-r0-r2	cmp_r0-r1 mvn_lt_r0-r2 mvn_cc_r0-r1 bic_r0-r0-r2
add_r0-r0-r0 bfi_r1-r0_i_i eor_r1-r1-r2 bfi_r1-r1_i_i	unk eor_r1-r1-r2 bfi_r1-r1_i_i
rsb_r0-r1_i and_r1-r0_i bic_r2-r0-r1 add_r2-r2_i bic_r2-r2-r1	rsb_r0-r1_i and_r1-r0_i orr_r2-r0_i bic_r2-r2-r1
eor_r0-r1-r0 bic_r2-r0-r1 rsb_r1-r3-r2 eor_r3-r0-r1 and_r3-r1-r3	eor_r0-r1-r0 bic_r2-r0-r1 rsb_r1-r3-r2 bic_r3-r1-r0
tst_r0-r1 mvn_eq_r2-r1 orr_r2-r0-r2_lsl_i rsb_r0-r2-r1_lsr_i and_r1-r0_i	rsb_r0-r0-r1_asr_i and_r1-r0_i
orr_r0-r0-r1_asr_i tst_r0_i mvn_ne_r2-r0 bfi_r2-r2_i_i	orr_r0-r0-r1_asr_i tst_r0_i mvn_ne_r2-r0
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i orr_r0-r2-r0	tst_r0-r1 orr_ne_r0-r0_i orr_cs_r0-r0_i
cmp_r0-r1 mvn_lt_r1-r2 eor_r1-r2-r1_ror_i bic_r2-r1-r3 bic_r3-r2-r3	cmp_r0-r1 mvn_lt_r1-r2 eor_r1-r2-r1_ror_i bic_r3-r1-r3
bfi_r0-r1_i_i rsb_r2-r0_i and_r1-r0-r2 and_r1-r1_i add_r3-r1_i	mov_r3_i
tst_r0-r1 mov_ne_r2_i mvn_eq_r2-r3 bfi_r1-r0_i_i bfi_r3-r1_i_i sub_r1-r0-r3_lsl_i and_r0-r2-r1	mov_r2_i tst_r0-r1 mvn_eq_r2-r3 bfi_r3-r0_i_i sub_r1-r0-r3_lsl_i and_r0-r2-r1
orr_r0-r1_i bic_r2-r1-r0 and_r3-r2_i rsb_r1-r3-r2 bfi_r0-r1_i_i	orr_r0-r1_i unk
orr_r0-r1-r2 bic_r0-r2-r0 eor_r2-r0_i eor_r1-r2_i	and_r1-r2_i
cmp_r0_i mvn_cs_r1-r2 mov_ls_r1-r0_lsr_i and_r2-r2-r1 orr_r0-r1-r2 bic_r3-r0-r1	bic_r3-r0-r0
cmp_r0-r1 mvn_cs_r2-r3 orr_r2-r3-r2 sub_r1-r3-r2 bfi_r1-r1_i_i	cmp_r0-r1 mvn_cs_r2-r3 orr_r2-r3-r2 sub_r1-r3-r2
cmp_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 eor_r2-r2-r0 bfi_r1-r0_i_i add_r3-r2-r1_asr_i	mvn_r0-r1 eor_r2-r2-r0 add_r3-r2-r1_asr_i
cmp_r0-r1 mvn_lt_r2-r1 mvn_ge_r2-r1 sub_r3-r2-r3	mvn_r2-r1 sub_r3-r2-r3
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 cmp_r2-r0 mov_cc_r2_i orr_r1-r2-r1	mvn_r1-r0 cmp_r2-r0 mov_cc_r2_i orr_r1-r2-r1
eor_r0-r0-r1_lsr_i add_r0-r0_i add_r0-r0_i add_r0-r0_i	eor_r0-r0-r1_lsr_i add_r0-r0_i add_r0-r0_i
sub_r0-r0-r1_lsl_i add_r1-r1-r0 rsb_r2-r3_i eor_r2-r2-r1 and_r2-r2_i	add_r1-r1-r0 rsb_r2-r3_i eor_r2-r2-r1 and_r2-r2_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i bfi_r3-r3_i_i bic_r3-r2-r3 and_r3-r3-r2 orr_r3-r3_i	tst_r0-r1 mov_eq_r2_i mov_ne_r2_i bic_r3-r2-r3 orr_r3-r3_i
bfi_r0-r1_i_i bic_r2-r3-r0 sub_r0-r2_i sub_r0-r3-r0 bfi_r2-r0_i_i	bfi_r0-r1_i_i eor_r2-r0_i bic_r2-r3-r2
cmp_r0-r1 mvn_cs_r2-r1 bic_r1-r2-r3 orr_r0-r2-r1 sub_r1-r0-r3_ror_i	cmp_r0-r1 mvn_cs_r2-r1 sub_r1-r2-r3_ror_i
cmp_r0_i mvn_eq_r1-r2 and_r3-r1-r0_asr_i bfi_r3-r3_i_i rsb_r3-r3-r2 and_r0-r3_i	and_r3-r1-r0_asr_i rsb_r3-r3-r2 and_r0-r3_i
add_r0-r1-r0 bfi_r1-r0_i_i bfi_r2-r1_i_i bfi_r2-r2_i_i bic_r2-r1-r2	orr_r2-r2_i add_r0-r0-r1 bfi_r1-r0_i_i bic_r2-r1-r2
eor_r0-r0-r1_lsl_i bic_r1-r2-r0 eor_r1-r2-r1 bic_r1-r1-r3 orr_r0-r3-r1	eor_r0-r0-r1_lsl_i and_r1-r0-r2 orr_r0-r3-r1
tst_r0-r1 rsb_ne_r1-r2_i rsb_eq_r1-r1-r2 and_r3-r0_i orr_r1-r1-r3_lsr_i orr_r2-r1_i	tst_r0-r1 rsb_eq_r1-r1-r2 rsb_ne_r1-r2_i orr_r2-r1_i
eor_r0-r1_i rsb_r1-r2-r3_lsr_i add_r0-r1-r0_lsl_i rsb_r1-r0-r2 add_r0-r1-r0	mov_r0-r2
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 rsb_r3-r2_i bic_r1-r1-r3 bic_r3-r1-r3	tst_r0_i rsb_r3-r2_i mvn_eq_r1-r0 mvn_ne_r1-r2 bic_r3-r1-r3
cmp_r0-r1 rsb_eq_r2-r2_i bfi_r0-r0_i_i and_r1-r2_i rsb_r1-r0-r1	cmp_r0-r1 rsb_eq_r2-r2_i and_r1-r2_i rsb_r1-r0-r1
bic_r0-r0-r1 sub_r2-r0_i bic_r1-r2-r0 add_r0-r1_i add_r2-r0_i	bic_r0-r0-r1 sub_r2-r0_i bic_r2-r0-r2
bic_r0-r1-r2 bfi_r1-r0_i_i sub_r2-r1-r0 bfi_r2-r2_i_i	and_r2-r2-r1 bic_r2-r2_i bfi_r2-r2_i_i
rsb_r0-r0-r1 sub_r1-r0_i sub_r0-r0-r1 eor_r0-r2-r0	eor_r0-r2_i
cmp_r0-r1 mov_ne_r0-r2 mov_eq_r0_i bic_r2-r1-r0	cmp_r0-r1 bic_ne_r2-r1-r2 bic_eq_r2-r0_i
tst_r0-r1 mov_eq_r2_i bfi_r2-r2_i_i	tst_r0-r1 mov_cs_r2_i
tst_r0-r1 mov_ne_r2_i bfi_r0-r3_i_i orr_r2-r0-r2 bfi_r2-r2_i_i	tst_r0-r1 mov_ne_r2_i bfi_r0-r3_i_i orr_r2-r0-r2
and_r0-r1-r2_lsr_i add_r1-r1_i bic_r2-r0-r1 sub_r2-r1-r2 orr_r2-r0-r2	and_r0-r1-r2_lsr_i sub_r2-r0_i sub_r2-r1-r2 orr_r2-r0-r2
sub_r0-r1-r2 sub_r1-r1-r0 and_r2-r0-r1 bfi_r2-r2_i_i	sub_r0-r1-r2 and_r2-r0-r2 bfi_r2-r2_i_i
and_r0-r1_i bfi_r2-r0_i_i bic_r0-r2-r0 orr_r1-r2-r0_ror_i bfi_r0-r1_i_i	bic_r0-r2_i orr_r1-r2-r0_ror_i bfi_r0-r1_i_i
sub_r0-r0-r1_lsl_i bfi_r1-r0_i_i eor_r0-r1_i orr_r1-r0_i sub_r2-r2-r1	bfi_r1-r0_i_i eor_r0-r1_i orr_r1-r0_i sub_r2-r2-r1
eor_r0-r0-r1 eor_r2-r2-r0 bfi_r3-r3_i_i rsb_r2-r2-r3_asr_i	eor_r0-r0-r1 eor_r2-r2-r0 rsb_r2-r2-r3_asr_i
tst_r0_i mov_eq_r0_i rsb_r1-r0_i rsb_r1-r1_i	tst_r0_i mov_eq_r0_i add_r1-r0_i
cmp_r0-r1 mov_cc_r2_i mov_cs_r2_i cmp_r3-r0 mvn_ne_r3-r2 and_r0-r0-r3	cmp_r0-r1 mov_cc_r2_i mov_cs_r2_i cmp_r3-r0 bic_ne_r0-r0-r2
tst_r0-r1 mvn_eq_r2-r3 mvn_ne_r2-r3 add_r1-r2-r2 orr_r2-r1_i	mvn_r2-r3 add_r1-r2-r2 orr_r2-r1_i
cmp_r0-r1 eor_ge_r0-r1-r2 and_r0-r0_i and_r0-r0_i	cmp_r0-r1 eor_ge_r0-r1-r2 and_r0-r0_i
and_r0-r0_i tst_r1_i mvn_eq_r2-r0 bfi_r3-r2_i_i	tst_r1_i mvn_eq_r2-r0 bfi_r3-r2_i_i
orr_r0-r0_i tst_r0_i mvn_ne_r1-r2 add_r0-r1-r2	unk
eor_r0-r0-r1 rsb_r1-r0-r2 sub_r2-r1-r0 bic_r3-r2-r3 add_r2-r3-r2_lsl_i	eor_r0-r0-r1 sub_r2-r2-r0_lsl_i bic_r3-r2-r3 add_r2-r3-r2_lsl_i
orr_r0-r1_i bfi_r0-r0_i_i eor_r0-r0_i orr_r1-r0_i	eor_r0-r1_i bfi_r0-r0_i_i orr_r1-r0_i
tst_r0-r1 mvn_eq_r1-r2 eor_r0-r3-r1 eor_r2-r0_i and_r1-r2_i	tst_r0-r1 mvn_eq_r1-r2 rsb_r2-r1-r3_ror_i and_r1-r2_i
cmp_r0_i mvn_cs_r0-r1 sub_r2-r1_i bfi_r1-r2_i_i bic_r3-r0-r1	cmp_r0_i mvn_cs_r0-r1 bic_r3-r0-r1
and_r0-r1_i rsb_r0-r0-r1_ror_i and_r2-r0-r1_lsl_i sub_r1-r0-r2 bfi_r1-r1_i_i	and_r0-r1_i rsb_r0-r0-r1_ror_i bic_r1-r0-r1_lsl_i
tst_r0-r1 mov_ne_r2_i bfi_r2-r2_i_i bfi_r0-r2_i_i	tst_r0-r1 sub_ne_r2-r2-r2 bfi_r0-r2_i_i
add_r0-r1_i sub_r1-r0_i rsb_r1-r1_i bfi_r2-r1_i_i	sub_r0-r1_i bfi_r2-r0_i_i
cmp_r0-r1 mov_hi_r2_i orr_r3-r2_i bfi_r0-r3_i_i	cmp_r0-r1 mov_hi_r2_i bfi_r0-r2_i_i
bfi_r0-r1_i_i and_r2-r1-r2_lsr_i sub_r0-r2-r0_lsr_i rsb_r1-r2-r3_asr_i rsb_r2-r1-r0_ror_i	and_r2-r1-r2_lsr_i sub_r0-r2-r0_lsr_i rsb_r1-r2-r3_asr_i rsb_r2-r1-r0_ror_i
add_r0-r1_i bfi_r2-r0_i_i and_r0-r2-r3 orr_r0-r2-r0	add_r0-r1_i bfi_r2-r0_i_i orr_r0-r2-r2
tst_r0-r1 mvn_ne_r0-r2 and_r3-r3_i bfi_r1-r0_i_i add_r0-r1-r3_asr_i	tst_r1-r0 mvn_ne_r0-r2 bfi_r1-r0_i_i orr_r0-r1-r1
eor_r0-r1_i tst_r2-r1 mov_ne_r1-r0_lsr_i rsb_r0-r1_i	tst_r1-r2 mov_ne_r1-r1_lsr_i rsb_r0-r1_i
cmp_r0-r1 mov_ne_r1_i orr_r1-r1-r0 bfi_r0-r1_i_i eor_r0-r0_i	cmp_r0-r1 orr_ne_r1-r0_i eor_r0-r1_i
add_r0-r0-r1 bic_r2-r0-r2 add_r0-r2_i bfi_r3-r0_i_i	add_r0-r0-r1 bic_r2-r0-r2 bfi_r3-r2_i_i
and_r0-r0_i rsb_r0-r0_i bfi_r1-r0_i_i sub_r2-r1_i	bic_r1-r1_i sub_r2-r1_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 and_r0-r1_i orr_r2-r1-r0	mvn_r2-r2
cmp_r0_i mov_eq_r0_i bfi_r0-r0_i_i eor_r1-r0-r2 eor_r1-r2-r1	cmp_r0_i mov_eq_r0_i mov_r1-r0_ror_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 bic_r0-r0-r1 bic_r2-r2-r0 bic_r1-r2-r0 sub_r0-r2-r1	rsb_r0-r1-r1
and_r0-r1_i rsb_r0-r0_i sub_r1-r2-r1 eor_r0-r1-r0_lsl_i and_r1-r0_i	sub_r1-r2-r1 and_r1-r1_i
orr_r0-r1_i tst_r0-r1 mvn_eq_r1-r0 eor_r2-r2-r1_lsr_i	rsb_r0-r1-r1_lsr_i unk eor_r2-r2-r1_lsr_i
orr_r0-r1_i bfi_r2-r0_i_i eor_r0-r2-r0_lsr_i bic_r3-r2-r0	bfi_r2-r1_i_i and_r3-r2-r1_lsr_i
rsb_r0-r1-r2_lsr_i orr_r2-r1-r0_lsr_i and_r0-r1-r2 and_r2-r2_i sub_r2-r2-r0_lsl_i	rsb_r0-r1-r2_lsr_i orr_r2-r1-r0_lsr_i and_r0-r2_i sub_r2-r0-r1_lsl_i
bic_r0-r1-r2 eor_r3-r0_i bfi_r2-r3_i_i sub_r1-r3-r2 and_r0-r3-r1	bic_r0-r1-r2 bfi_r2-r0_i_i sub_r1-r0-r2 and_r0-r0-r1
bfi_r0-r1_i_i sub_r2-r3-r1_lsr_i eor_r1-r0_i bic_r1-r1-r0 eor_r2-r2-r1	sub_r2-r3-r1_lsr_i add_r0-r1-r3_lsl_i eor_r1-r0_i bic_r1-r1-r0 eor_r2-r2-r1
bic_r0-r1-r2 bic_r2-r1-r3 orr_r1-r2-r0_ror_i and_r2-r1-r0 sub_r1-r2-r0	bic_r0-r1-r2 bic_r3-r3-r0_ror_i bic_r2-r0-r3 sub_r1-r2-r0
tst_r0_i mov_eq_r0_i add_r1-r2-r0_lsl_i bfi_r2-r1_i_i bfi_r1-r2_i_i	tst_r0_i mov_eq_r0_i add_r1-r2-r0_lsl_i bfi_r1-r2_i_i
sub_r0-r1-r2_asr_i bfi_r2-r0_i_i sub_r3-r2_i bfi_r0-r3_i_i and_r2-r0-r2	sub_r0-r1-r2_asr_i bfi_r2-r0_i_i bfi_r0-r2_i_i and_r2-r0-r2
rsb_r0-r1-r0_asr_i orr_r2-r0_i rsb_r3-r3-r2_asr_i orr_r2-r3-r1 sub_r0-r3-r2_asr_i	rsb_r2-r1-r0_asr_i rsb_r3-r3-r2_asr_i orr_r2-r3-r1 sub_r0-r3-r2_asr_i
add_r0-r1-r2_lsr_i bfi_r3-r0_i_i and_r1-r3-r0 bfi_r2-r1_i_i	add_r0-r1-r2_asr_i bfi_r2-r0_i_i
orr_r0-r1-r2 cmp_r2-r0 mvn_hi_r3-r2 eor_r1-r3_i	eor_r1-r3_i
sub_r0-r0-r1_lsl_i bfi_r2-r0_i_i orr_r3-r0_i sub_r3-r3-r2 and_r0-r3_i	sub_r0-r0-r1_lsl_i eor_r3-r0-r2 and_r0-r3_i
eor_r0-r1-r0_lsl_i eor_r2-r2-r0 eor_r2-r2_i orr_r1-r1-r2	eor_r2-r2-r0_lsl_i eor_r2-r2_i orr_r1-r1-r2
tst_r0_i mov_ne_r1_i orr_r2-r1_i eor_r1-r3_i and_r1-r2-r1_asr_i	tst_r0_i mov_ne_r1_i orr_r2-r1_i and_r1-r2-r3_asr_i
and_r0-r1_i orr_r2-r0-r3 orr_r2-r2-r1 bic_r3-r2-r3	bic_r3-r1-r3
eor_r0-r1-r2_lsl_i bic_r0-r1-r0 rsb_r3-r3-r0_lsl_i orr_r2-r3_i	and_r0-r1-r2_lsl_i rsb_r3-r3-r0_lsl_i orr_r2-r3_i
and_r0-r1_i eor_r2-r0-r3 bfi_r3-r3_i_i rsb_r3-r3-r2_lsr_i	rsb_r3-r3-r3_lsr_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 sub_r0-r1-r2_ror_i orr_r3-r0_i	mvn_r2-r3 sub_r0-r1-r2_ror_i orr_r3-r0_i
rsb_r0-r1_i eor_r0-r0-r1_lsl_i add_r2-r0-r3 add_r1-r2-r2 and_r0-r2-r1	rsb_r0-r1_i eor_r0-r0-r1_lsl_i add_r2-r0-r3 and_r0-r2-r2_lsl_i
cmp_r0-r1 sub_hi_r2-r2-r0 mvn_hi_r2-r0 bfi_r1-r2_i_i orr_r1-r1-r3	cmp_r0-r1 mvn_hi_r2-r0 bfi_r1-r2_i_i orr_r1-r1-r3
add_r0-r1_i bic_r1-r0-r2 bfi_r2-r1_i_i and_r0-r0_i bic_r2-r0-r2	add_r0-r1_i and_r0-r0_i bic_r2-r0-r2
bfi_r0-r0_i_i eor_r1-r2-r0_ror_i rsb_r3-r1-r0 rsb_r0-r3-r0	eor_r1-r2-r0_ror_i mov_r0-r1
and_r0-r1-r0_lsr_i bfi_r1-r1_i_i orr_r2-r0-r1 and_r0-r2_i rsb_r0-r2-r0	and_r2-r1_i sub_r0-r2-r1
orr_r0-r1-r2 bic_r3-r2-r0 bic_r0-r0-r3 orr_r1-r0_i bfi_r3-r1_i_i	mov_r3_i
bic_r0-r1-r2 bfi_r3-r0_i_i sub_r3-r3-r1_lsl_i and_r2-r3-r1 bic_r2-r2-r0	sub_r3-r3-r1_lsl_i and_r1-r2-r1 asr_r2-r3_i and_r2-r1-r2_lsl_i
add_r0-r1-r1 bic_r2-r0-r3 add_r1-r3_i bic_r3-r1-r2	unk add_r3-r3_i and_r3-r0-r3
bic_r0-r0-r1 cmp_r0-r1 mov_ls_r0_i bic_r0-r1-r0	orr_r2-r0-r1 rsb_r2-r1-r2_lsr_i bic_r0-r1-r2_lsr_i
sub_r0-r0-r1_lsr_i add_r1-r1-r1 bic_r1-r1-r2 bic_r0-r0-r1	sub_r0-r0-r1_lsr_i unk and_r0-r0-r1
orr_r0-r1-r2_asr_i bfi_r1-r3_i_i bic_r1-r0-r1 sub_r1-r0-r1	orr_r0-r1-r2_asr_i bfi_r1-r3_i_i and_r1-r0-r1
cmp_r0-r1 mov_eq_r2_i sub_r0-r1-r2_lsr_i	cmp_r0-r1 sub_ne_r0-r1-r2_lsr_i
orr_r0-r1-r2 orr_r1-r1_i eor_r1-r3-r1 orr_r0-r1-r0	orr_r0-r1-r2 eor_r1-r3_i orr_r0-r1-r0
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 add_r3-r2_i rsb_r1-r3-r2_lsl_i bfi_r3-r1_i_i	mvn_r2-r0 add_r3-r2_i rsb_r1-r3-r2_lsl_i bfi_r3-r1_i_i
tst_r0-r1 mov_eq_r2_i orr_r2-r0-r2 bic_r3-r0-r2 eor_r2-r3_i eor_r0-r0-r2	eor_r0-r0_i
eor_r0-r1-r2_ror_i eor_r3-r1-r0 bfi_r3-r3_i_i bic_r0-r1-r3 bfi_r0-r0_i_i	bic_r0-r1-r2_ror_i bfi_r0-r0_i_i
bic_r0-r1-r2 add_r3-r0-r3 and_r1-r3-r0 rsb_r1-r1-r3	bic_r0-r1-r2 add_r3-r0-r3 bic_r1-r3-r0
cmp_r0_i mov_ne_r1-r2 mov_eq_r1_i bfi_r1-r1_i_i and_r3-r1_i	cmp_r0_i mov_ne_r1-r2 mov_eq_r1_i and_r3-r1_i
orr_r0-r0_i eor_r1-r0-r2_asr_i bic_r2-r1-r3 and_r2-r2-r1	orr_r0-r0_i eor_r1-r0-r2_asr_i bic_r2-r1-r3
cmp_r0_i mvn_cc_r1-r2 orr_r1-r1_i bic_r0-r1-r3 bic_r2-r3-r0 sub_r2-r2-r0	cmp_r0_i mvn_cc_r1-r2 orr_r1-r1_i bic_r0-r1-r3 sub_r2-r3-r0
bic_r0-r1-r2 rsb_r1-r3-r0 sub_r3-r1_i sub_r0-r1-r3 orr_r3-r0-r1	bic_r0-r1-r2 rsb_r1-r3-r0 orr_r3-r1_i
bic_r0-r1-r2 bfi_r0-r0_i_i sub_r1-r1-r0_lsr_i add_r1-r1_i	bic_r0-r1-r2 sub_r1-r1-r0_lsr_i add_r1-r1_i
and_r0-r1-r2 bfi_r1-r1_i_i sub_r1-r0-r1_lsl_i bfi_r1-r1_i_i	and_r0-r1-r2 bfi_r1-r1_i_i sub_r1-r0-r1_lsl_i
tst_r0-r1 mvn_ne_r1-r2 sub_ne_r1-r3_i bic_r2-r2-r1	tst_r0-r1 sub_ne_r1-r3_i bic_r2-r2-r1
orr_r0-r0-r1 orr_r2-r1-r0 orr_r0-r3-r2 eor_r1-r0-r1	orr_r2-r0-r3 bic_r1-r2-r1
tst_r0-r1 mov_ne_r2-r0 sub_r1-r2_i eor_r0-r1-r0_lsl_i and_r2-r0_i	tst_r1-r0 orr_ls_r0-r2-r2 sub_r2-r0_i and_r2-r2_i
bic_r0-r1-r2 bic_r1-r0-r1 bfi_r0-r1_i_i add_r1-r0_i	bic_r0-r1-r2 unk add_r1-r0_i
orr_r0-r1_i eor_r2-r3-r0 bfi_r0-r3_i_i eor_r2-r2-r0_asr_i bfi_r3-r2_i_i	orr_r0-r1_i eor_r2-r3-r0 eor_r2-r2-r0_asr_i bfi_r3-r2_i_i
cmp_r0-r1 mvn_lt_r2-r3 mvn_lt_r2-r3 bfi_r1-r2_i_i	cmp_r0-r1 mvn_lt_r2-r3 bfi_r1-r2_i_i
cmp_r0-r1 mov_ls_r2-r1 mov_hi_r2_i and_r3-r3-r2_ror_i	cmp_r0-r1 mov_hi_r1_i and_r3-r3-r1_ror_i
bfi_r0-r0_i_i add_r1-r2-r3 bfi_r2-r1_i_i bic_r1-r0-r2	add_r1-r2-r3 bfi_r2-r1_i_i bic_r1-r0-r2
cmp_r0-r1 mvn_ne_r1-r0 add_r0-r0_i rsb_r1-r1_i sub_r2-r1-r0	cmp_r0-r1 mvn_ne_r1-r0 rsb_r1-r1_i sub_r2-r1-r0
cmp_r0-r1 mov_cc_r0_i mov_cs_r0_i orr_r1-r0_i	cmp_r0-r1 mov_r1_i orr_cc_r1-r1_i
cmp_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r0 and_r1-r2_i add_r3-r1_i and_r3-r3-r1_ror_i bfi_r3-r3_i_i	cmp_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r0 and_r1-r2_i add_r3-r1_i and_r3-r3-r1_asr_i
rsb_r0-r1-r2_ror_i sub_r3-r1-r0_ror_i add_r3-r3-r2_lsl_i bfi_r2-r3_i_i	rsb_r0-r1-r2_ror_i sub_r3-r1-r0_ror_i bfi_r2-r3_i_i
bfi_r0-r1_i_i orr_r1-r2-r0_ror_i bfi_r1-r1_i_i bic_r2-r2-r1	orr_r1-r2-r0_ror_i bfi_r1-r1_i_i bic_r2-r2-r1
orr_r0-r1_i bfi_r0-r0_i_i eor_r0-r0_i bfi_r2-r0_i_i	unk
bic_r0-r0-r1 tst_r1-r2 eor_ne_r0-r0-r1_lsl_i bfi_r2-r0_i_i	bic_r0-r0-r1 bfi_r2-r0_i_i
bic_r0-r0-r1 rsb_r2-r3_i eor_r3-r0-r2 and_r1-r0-r3_lsl_i orr_r3-r1-r0	bic_r3-r0-r1
bfi_r0-r1_i_i and_r1-r0_i bfi_r2-r1_i_i sub_r3-r3-r2_lsr_i	unk sub_r3-r3-r2_lsr_i
rsb_r0-r1-r2 bfi_r3-r2_i_i and_r2-r3-r0 bfi_r0-r2_i_i	rsb_r0-r1-r2 and_r2-r0-r2 bfi_r0-r2_i_i
cmp_r0-r1 orr_ls_r1-r2-r0 orr_r0-r1-r2_ror_i and_r1-r0-r1	cmp_r0-r1 orr_ls_r1-r2-r0
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r0 bic_r0-r0-r2	tst_r0-r1 and_ne_r0-r0-r3
add_r0-r1_i add_r0-r2-r0_lsl_i and_r2-r0_i sub_r0-r2_i bic_r2-r2-r0	and_r2-r2_i sub_r0-r2_i bic_r2-r2-r0
rsb_r0-r1-r0_lsr_i add_r0-r0-r0 orr_r0-r0-r2 add_r3-r1-r3 eor_r2-r0-r3_asr_i	rsb_r0-r1-r0_lsr_i orr_r0-r2-r0_lsl_i add_r3-r1-r3 eor_r2-r0-r3_asr_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 orr_r0-r0-r2_lsl_i sub_r0-r0-r3_ror_i	mvn_r0-r2 orr_r0-r0-r2_lsl_i sub_r0-r0-r3_ror_i
tst_r0_i mvn_ne_r1-r0 eor_r2-r0_i bfi_r2-r2_i_i rsb_r2-r1-r2	tst_r0_i eor_r2-r0_i mvn_ne_r1-r0 rsb_r2-r1-r2
cmp_r0-r1 mvn_cc_r1-r0 mvn_cs_r1-r0 orr_r2-r1_i	mvn_r1-r0 orr_r2-r1_i
cmp_r0-r1 mov_lt_r1_i bfi_r0-r0_i_i rsb_r1-r1-r2_lsr_i orr_r0-r1-r0	cmp_r0-r1 mov_lt_r1_i rsb_r1-r1-r2_lsr_i orr_r0-r1-r0
cmp_r0-r1 mvn_hi_r1-r0 mov_r2-r1 and_r3-r2-r3	cmp_r0-r1 mvn_hi_r1-r0 and_r3-r1-r3
bic_r0-r1-r2 bfi_r1-r2_i_i sub_r0-r1-r0 sub_r0-r2-r0	orr_r0-r2-r1 bfi_r1-r2_i_i sub_r0-r0-r1
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i bfi_r2-r2_i_i rsb_r0-r2-r1_ror_i	tst_r0-r1 mov_ne_r2_i mov_eq_r2_i rsb_r0-r2-r1_ror_i
and_r0-r1-r2 mov_r2-r1 and_r3-r0-r2 bfi_r2-r3_i_i bfi_r3-r2_i_i add_r2-r3-r3	and_r3-r2-r1 bfi_r3-r3_i_i add_r2-r3-r3
bfi_r0-r1_i_i tst_r0_i sub_eq_r0-r0-r2 eor_r1-r0_i bic_r3-r0-r1	bfi_r0-r1_i_i tst_r0_i sub_eq_r0-r0-r2 and_r3-r0_i
tst_r0-r1 mvn_ne_r2-r3 mvn_r0-r2 add_r0-r0-r0	tst_r0-r1 mvn_eq_r3-r2 mov_r0-r3_lsl_i
bic_r0-r1-r2 eor_r2-r0_i bfi_r3-r2_i_i add_r1-r3_i bfi_r2-r3_i_i orr_r1-r1-r2_lsr_i	bic_r2-r1-r2 bfi_r3-r2_i_i add_r1-r3_i orr_r1-r1-r2_lsr_i
rsb_r0-r1_i add_r2-r0_i eor_r0-r1-r2 sub_r0-r0-r1_lsl_i	rsb_r2-r1_i eor_r0-r1-r2 sub_r0-r0-r1_lsl_i
cmp_r0-r1 mov_cs_r1_i mov_r2-r1 add_r0-r2-r0	cmp_r0-r1 mov_cs_r1_i add_r0-r1-r0
tst_r0_i mov_ne_r1_i mov_eq_r1_i mov_r2-r1_asr_i and_r0-r2_i mov_r2-r0	bic_r2-r0-r0
tst_r0-r1 mov_eq_r1_i tst_r0-r1 mvn_ne_r2-r0 bfi_r2-r2_i_i	bfi_r1-r0_i_i tst_r0-r1 mvn_ne_r2-r0 bfi_r2-r2_i_i
orr_r0-r1-r2_lsr_i orr_r1-r0-r3 bfi_r2-r1_i_i rsb_r0-r3-r2_lsr_i	rsb_r0-r3-r2_lsr_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r2 bic_r3-r1-r0 bic_r0-r3-r1	rsb_r0-r1-r1
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2_i orr_r2-r0-r2_lsl_i bfi_r1-r2_i_i add_r0-r1-r0_lsr_i add_r3-r0_i	bfi_r1-r0_i_i add_r0-r1-r0_lsr_i add_r3-r0_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 rsb_r3-r2-r3 mvn_r2-r3	mvn_r0-r3 add_r2-r0-r0
bfi_r0-r1_i_i cmp_r0_i mov_ne_r1-r2_lsr_i bic_r3-r1-r2 and_r1-r2-r3	eor_r1-r3-r3
tst_r0-r1 rsb_ne_r2-r3-r0 rsb_eq_r2-r0-r1 add_r0-r2-r1 eor_r0-r0-r1 mvn_r3-r0 add_r3-r3-r0	mvn_r3_i
cmp_r0-r1 mov_cc_r2-r0_ror_i cmp_r2_i mvn_ne_r1-r3 bfi_r2-r0_i_i eor_r0-r1-r2_lsr_i	cmp_r0-r1 mov_cc_r2-r0_ror_i cmp_r2_i mvn_ne_r1-r3 eor_r0-r1-r2_lsr_i
tst_r0_i mov_ne_r1-r0 sub_r0-r2-r3_lsr_i bic_r3-r0-r3 rsb_r1-r1-r3 add_r1-r1-r1 and_r2-r3-r1	tst_r0_i mov_ne_r1-r0 sub_r0-r2-r3_lsr_i bic_r3-r0-r3 rsb_r1-r1-r3 and_r2-r3-r1_lsl_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 bic_r3-r3-r2	tst_r0-r1 and_eq_r3-r0-r3 and_ne_r3-r1-r3
eor_r0-r0-r1_lsl_i mov_r2-r0 add_r0-r2_i mvn_r3-r0 mvn_r1-r3	eor_r0-r0-r1_lsl_i add_r1-r0_i
and_r0-r0_i bfi_r1-r0_i_i and_r1-r1-r0 rsb_r2-r1_i	and_r0-r0_i add_r3-r0-r1_lsl_i and_r1-r0-r3_ror_i rsb_r2-r1_i
bic_r0-r1-r2 and_r2-r2-r0 cmp_r1-r2 mov_eq_r0_i and_r3-r2-r0_ror_i	rsb_r3-r0-r0
orr_r0-r0-r1_ror_i rsb_r2-r2-r1 add_r2-r0-r2_lsl_i bfi_r1-r2_i_i	orr_r0-r0-r1_ror_i bfi_r1-r0_i_i
bic_r0-r1-r2 mvn_r3-r0 mvn_r2-r3 mvn_r0-r3 rsb_r0-r0-r2	bic_r0-r2-r2
bfi_r0-r0_i_i bic_r1-r0-r2 bic_r2-r1-r0 bic_r0-r1-r2 orr_r3-r0-r1 add_r0-r1-r3_lsr_i	bfi_r0-r0_i_i bic_r1-r0-r2 add_r0-r1-r1_lsr_i
cmp_r0-r1 mvn_ls_r1-r0 mvn_hi_r1-r0 mvn_r0-r1 eor_r2-r1-r0 bfi_r3-r2_i_i	orr_r3-r3_i
add_r0-r1-r2_ror_i bfi_r1-r0_i_i bfi_r3-r1_i_i mov_r1-r3	bfi_r3-r1_i_i mov_r1-r3
tst_r0-r1 mvn_eq_r2-r3 and_r2-r2-r3 bfi_r3-r2_i_i bfi_r0-r3_i_i bfi_r1-r0_i_i bfi_r0-r1_i_i	bfi_r0-r3_i_i bfi_r0-r1_i_i
tst_r0-r1 mvn_eq_r2-r1 mvn_eq_r2-r0 sub_r1-r2_i eor_r1-r1_i mov_r3-r1	tst_r0-r1 mvn_ls_r2-r0 sub_r1-r2_i eor_r3-r1_i
sub_r0-r1_i bic_r2-r0-r2 bic_r1-r2-r0 rsb_r3-r1_i	mov_r3_i
tst_r0-r1 and_eq_r2-r3-r0 sub_r3-r2-r3_ror_i and_r1-r3_i bic_r3-r3-r1	tst_r0-r1 and_eq_r2-r3-r0 sub_r3-r2-r3_ror_i bic_r3-r3_i
tst_r0-r1 orr_eq_r2-r1-r0_lsl_i mov_r3-r2 orr_r0-r0-r3_lsr_i	tst_r1-r0 orr_ls_r2-r1-r0_lsl_i orr_r0-r0-r2_lsr_i
rsb_r0-r1_i mvn_r1-r0 eor_r2-r1-r2 rsb_r2-r2_i	sub_r1-r1_i eor_r2-r1-r2 rsb_r2-r2_i
bic_r0-r1-r0 rsb_r2-r1-r2 and_r3-r0-r2 mvn_r1-r3	unk rsb_r1-r1-r2 unk
eor_r0-r0-r1 and_r1-r0_i sub_r1-r1_i bfi_r2-r1_i_i bfi_r0-r2_i_i add_r0-r0-r1	eor_r0-r0-r1 and_r1-r0_i sub_r1-r1_i bfi_r0-r2_i_i add_r0-r0-r1
bfi_r0-r1_i_i and_r1-r0_i bic_r2-r1-r0 and_r0-r0-r2 bfi_r2-r2_i_i and_r1-r2-r0_lsr_i	and_r1-r0_i
bic_r0-r0-r1 bic_r1-r0-r1 and_r1-r2-r1 rsb_r1-r1_i	bic_r1-r0-r1 and_r1-r2-r1 rsb_r1-r1_i
bfi_r0-r1_i_i mvn_r2-r1 mvn_r1-r2 bic_r3-r0-r1 bic_r0-r3-r0	bic_r0-r3-r3
cmp_r0-r1 mov_ge_r1_i add_r2-r1-r2 mvn_r0-r1 bic_r3-r1-r2 orr_r1-r3_i sub_r3-r0-r1_asr_i	cmp_r0-r1 mov_ge_r1_i mvn_r0-r1 add_r2-r1-r2 bic_r3-r1-r2 sub_r3-r0-r3_asr_i
cmp_r0-r1 mvn_ne_r1-r2 add_r2-r1_i sub_r3-r2-r1	mov_r3_i
tst_r0-r1 mvn_ne_r2-r3 mvn_ne_r2-r3 bic_r0-r0-r2	tst_r0-r1 mvn_ne_r2-r3 bic_r0-r0-r2
sub_r0-r1_i mov_r2-r0 sub_r1-r0_i bfi_r3-r2_i_i bfi_r1-r1_i_i bic_r2-r1-r3	sub_r0-r1_i bfi_r3-r0_i_i sub_r1-r0_i bfi_r1-r1_i_i bic_r2-r1-r3
add_r0-r0-r0_lsl_i add_r1-r0-r1 add_r0-r1_i bfi_r2-r0_i_i add_r0-r2_i eor_r1-r0-r2	add_r1-r0-r1 bfi_r2-r1_i_i add_r0-r2_i eor_r1-r0-r2
orr_r0-r1-r2_lsl_i mov_r1-r3 eor_r3-r1_i bic_r2-r0-r3 mvn_r0-r2 bfi_r1-r0_i_i	eor_r2-r3_i unk mov_r1-r3 bfi_r1-r0_i_i
bic_r0-r0-r1 bfi_r1-r2_i_i tst_r0-r2 mov_ne_r3-r0_ror_i sub_r3-r3-r1_asr_i	bic_r0-r0-r1 tst_r0-r2 mov_ne_r3-r0_ror_i sub_r3-r3-r1_asr_i
bic_r0-r1-r2 and_r1-r0_i mvn_r3-r1 mov_r0-r3	unk unk
cmp_r0_i mvn_lt_r0-r1 mvn_ge_r0-r1 add_r2-r0-r2_lsl_i bfi_r1-r2_i_i	eor_r1-r1_i
tst_r0-r1 mvn_eq_r2-r3 orr_r3-r3-r2 mov_r2-r3 and_r2-r0-r2_lsl_i	tst_r0-r1 mvn_ls_r2-r3 orr_r3-r3-r2 and_r2-r0-r3_lsl_i
bic_r0-r1-r2 bic_r0-r0-r3 bfi_r1-r1_i_i bfi_r3-r1_i_i and_r0-r3-r0	bic_r0-r1-r2 bic_r0-r0-r3 and_r0-r0_i
tst_r0_i and_ne_r1-r1_i rsb_r2-r1-r0_ror_i bic_r0-r2-r1 orr_r1-r0-r2 sub_r2-r1_i	tst_r0_i and_ne_r1-r1_i rsb_r2-r1-r0_ror_i sub_r2-r2_i
tst_r0-r1 mov_ne_r0-r1 mov_eq_r0-r2 mov_r1-r0	tst_r0-r1 asr_ls_r1-r2_i
tst_r0-r1 sub_eq_r2-r1_i bic_r3-r1-r2 mov_r1-r3 add_r3-r1_i orr_r3-r3-r1 bfi_r0-r3_i_i	tst_r0-r1 sub_eq_r2-r1_i bic_r3-r1-r2 mov_ne_r1-r1_lsl_i orr_r3-r3-r1 bfi_r0-r3_i_i
eor_r0-r1-r0_lsl_i bfi_r2-r1_i_i eor_r1-r0_i bfi_r1-r1_i_i mov_r3-r1_asr_i bic_r1-r3-r2	bfi_r2-r1_i_i eor_r0-r1-r0_lsl_i asr_r3-r0_i bic_r1-r3-r2
bic_r0-r0-r1 bic_r0-r0-r2 rsb_r2-r2-r0 mvn_r1-r2 and_r0-r1_i and_r2-r0-r1_lsl_i	bic_r0-r0-r1 unk add_r1-r0-r2 and_r0-r1_i and_r2-r0-r1_lsl_i
bfi_r0-r0_i_i sub_r1-r0-r2 rsb_r0-r1-r3 bic_r3-r0-r2 orr_r3-r3_i and_r1-r3-r2_ror_i	sub_r1-r0-r2 rsb_r0-r1-r3 bic_r3-r0-r2 orr_r3-r3_i and_r1-r3-r2_ror_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 mvn_r2-r0 bic_r3-r1-r2	bic_r3-r1-r2
and_r0-r1-r2 bic_r2-r0-r1 bic_r3-r3-r2 eor_r0-r1-r3_ror_i	eor_r0-r1-r3_ror_i
mov_r0-r1 bic_r1-r2-r0 mov_r3-r1 and_r0-r3_i	bic_r1-r2-r1 and_r0-r1_i
eor_r0-r1-r2_ror_i and_r0-r0-r3 bfi_r0-r0_i_i rsb_r3-r0-r3_lsl_i	eor_r0-r1-r2_ror_i and_r0-r0-r3 rsb_r3-r0-r3_lsl_i
and_r0-r1_i mov_r2-r0 bfi_r2-r2_i_i bfi_r1-r2_i_i mvn_r2-r1 bfi_r0-r2_i_i	mvn_r2_i bic_r1-r1-r2 unk
tst_r0-r1 mov_ne_r2-r0_ror_i mov_eq_r2-r1_ror_i mov_r3-r2 mov_r2-r3 eor_r3-r2_i	mov_r2-r0_ror_i tst_r0-r1 mov_eq_r2-r1_ror_i eor_r3-r2_i
add_r0-r1-r2_lsl_i mov_r3-r0 add_r0-r3-r3_asr_i mvn_r2-r0	add_r0-r1-r2_lsl_i add_r0-r0-r0_asr_i mvn_r2-r0
and_r0-r1_i bic_r2-r2-r1 orr_r1-r0-r2 and_r1-r1_i	orr_r0-r1-r2 and_r1-r0_i
orr_r0-r0-r1_asr_i add_r2-r2-r0 add_r1-r1-r0_ror_i bic_r2-r2-r1 mov_r0-r2	orr_r0-r0-r1_asr_i add_r2-r2-r0 add_r1-r1-r0_ror_i bic_r0-r2-r1
cmp_r0-r1 mvn_cc_r1-r0 mvn_cs_r1-r0 sub_r1-r1_i	mvn_r1-r0 sub_r1-r1_i
eor_r0-r1-r0 bic_r2-r2-r0 and_r0-r2-r0 bfi_r0-r0_i_i	sub_r0-r2-r2
tst_r0_i mov_ne_r1-r0 add_r2-r1-r1 tst_r2-r1 mvn_eq_r0-r1 bfi_r0-r0_i_i	tst_r0_i mov_ne_r1-r0 add_r2-r1-r1 tst_r2-r1 mvn_ls_r0-r1
orr_r0-r1_i bfi_r1-r0_i_i add_r2-r1-r1_lsr_i orr_r3-r2_i	orr_r0-r1_i add_r2-r0-r1_lsr_i orr_r3-r2_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r3 add_r3-r2-r2 rsb_r3-r3-r2 bic_r0-r1-r3	tst_r1-r0 sub_r1-r2_i mov_cs_r2-r3 bic_r0-r1-r2
tst_r0-r1 orr_eq_r0-r0-r2 mvn_ne_r0-r1 bfi_r3-r0_i_i bic_r2-r3-r1 bic_r0-r1-r2	and_r0-r1-r1
eor_r0-r1-r2 bfi_r3-r1_i_i bic_r0-r0-r3 and_r2-r0_i mvn_r0-r2	eor_r0-r1-r2 bfi_r3-r1_i_i and_r0-r0_i unk
mov_r0-r1_ror_i bic_r2-r0-r3 sub_r2-r1-r2_asr_i and_r1-r2-r3 bic_r1-r3-r1	mov_r0-r1_ror_i bic_r2-r0-r3 sub_r2-r1-r2_asr_i bic_r1-r3-r2
bfi_r0-r1_i_i bic_r0-r0-r1 mov_r2-r0_lsr_i mov_r0-r2	lsr_r2-r0_i bic_r0-r2-r1_lsr_i
tst_r0-r1 mvn_ne_r0-r1 tst_r0-r1 mvn_ne_r2-r3 eor_r1-r0-r2_asr_i	tst_r0-r1 mvn_ne_r0-r1 eor_r1-r0-r2_asr_i
cmp_r0-r1 mov_eq_r1-r0 bic_r2-r2-r1 rsb_r3-r2-r1	bic_r2-r2-r1 rsb_r3-r2-r1
tst_r0-r1 add_ne_r0-r1-r0 add_eq_r0-r1-r2_lsr_i add_r2-r2-r1 and_r3-r0_i add_r1-r2-r2 orr_r1-r1-r3	tst_r0-r1 add_ne_r0-r1-r0 add_eq_r0-r1-r2_lsr_i add_r2-r2-r1 and_r3-r0_i orr_r1-r3-r2_lsl_i
tst_r0_i rsb_ne_r0-r1-r2 rsb_eq_r0-r0-r3 bic_r2-r2-r0 orr_r3-r0-r2	tst_r0_i rsb_ge_r0-r0-r3 rsb_ne_r0-r1-r2 orr_r3-r0-r2
bic_r0-r1-r0 add_r2-r0-r2_asr_i mvn_r0-r2 and_r2-r2-r0 eor_r3-r2_i bfi_r0-r3_i_i	unk sub_r0-r0-r2_asr_i mvn_r3_i bfi_r0-r3_i_i
mvn_r0-r1 add_r1-r0-r0 cmp_r1_i mov_ne_r2-r0_lsl_i sub_r3-r2-r1	mvn_r0-r1 add_r1-r0-r0 rsb_r3-r1-r0_lsl_i
tst_r0-r1 mov_ne_r2-r0_ror_i eor_ne_r2-r3-r0 bic_r1-r1-r2	tst_r0-r1 eor_ne_r2-r3-r0 bic_r1-r1-r2
bic_r0-r1-r0 bfi_r2-r0_i_i bfi_r3-r2_i_i eor_r0-r3_i	bfi_r3-r2_i_i eor_r0-r3_i
tst_r0_i mov_ne_r0-r1_lsl_i mov_eq_r0-r2 sub_r2-r1-r0 sub_r0-r2-r1	tst_r0_i mov_ne_r0-r1_lsl_i mov_eq_r0-r2 rsb_r0-r0-r3_lsl_i
add_r0-r1-r2_lsl_i mov_r1-r0 eor_r3-r3-r0_asr_i mov_r2-r3 bic_r0-r1-r0 bic_r3-r0-r2	and_r3-r0_i
sub_r0-r1_i mvn_r1-r2 add_r2-r2-r1 add_r3-r0-r2	sub_r3-r1_i
tst_r0-r1 sub_ne_r0-r0-r2 orr_r3-r1-r3 mov_r1-r3 and_r1-r1-r0 eor_r0-r1-r0_lsl_i bic_r3-r1-r0	tst_r1-r0 orr_r1-r1-r3 sub_ne_r0-r0-r2 and_r1-r1-r0_lsl_i mvn_r0-r0 bic_r3-r1-r0
add_r0-r1-r0 bfi_r2-r1_i_i bic_r3-r2-r0 sub_r0-r2-r3	add_r0-r1-r0 bfi_r2-r1_i_i and_r0-r0-r2
cmp_r0-r1 mvn_ls_r2-r1 mvn_hi_r2-r1 and_r2-r2_i bfi_r2-r2_i_i	mvn_r2-r1 and_r2-r2_i
rsb_r0-r1-r2 and_r1-r2-r1 orr_r0-r0-r1 orr_r3-r2-r0 bfi_r2-r3_i_i	rsb_r0-r1-r2 orr_r3-r0-r2 bfi_r2-r3_i_i
bic_r0-r1-r2 orr_r3-r0-r1 add_r0-r3-r3_asr_i sub_r3-r0_i mvn_r0-r3	add_r0-r1-r1_asr_i rsb_r0-r0_i
tst_r0_i orr_eq_r1-r2-r3_lsr_i orr_eq_r1-r3_i eor_r3-r1_i bic_r2-r3-r1 bfi_r3-r2_i_i	tst_r0_i orr_eq_r1-r3_i eor_r3-r1_i bic_r3-r3_i
mov_r0-r1 bfi_r2-r2_i_i bic_r3-r0-r2 bfi_r3-r3_i_i sub_r3-r3_i bfi_r1-r3_i_i	bic_r3-r1-r2 bfi_r3-r3_i_i sub_r3-r3_i bfi_r1-r3_i_i
sub_r0-r1-r2_ror_i bic_r3-r3-r0 bic_r1-r0-r3 bfi_r1-r1_i_i	sub_r1-r1-r2_ror_i
add_r0-r1_i eor_r0-r0-r2_lsl_i bic_r0-r1-r0 mvn_r2-r0 and_r1-r0-r2	bic_r1-r2-r2
add_r0-r1-r1 bic_r2-r3-r0 bfi_r2-r2_i_i bfi_r3-r2_i_i add_r1-r3-r2_lsl_i	bic_r2-r3-r1_lsl_i bfi_r3-r2_i_i add_r1-r3-r2_lsl_i
add_r0-r0_i bfi_r1-r0_i_i orr_r2-r1_i mov_r3-r2 bfi_r0-r3_i_i eor_r2-r1-r0	orr_r2-r1_i add_r0-r0_i eor_r2-r2-r0
rsb_r0-r1-r2 and_r0-r0-r1 rsb_r2-r0-r2 rsb_r3-r2-r1_lsl_i eor_r3-r3-r2_asr_i bfi_r1-r3_i_i	rsb_r0-r1-r2 orr_r2-r0-r1 rsb_r3-r2-r1_lsl_i eor_r3-r3-r2_asr_i bfi_r1-r3_i_i
bic_r0-r1-r2 add_r1-r1_i eor_r1-r0-r1 bfi_r0-r1_i_i	bic_r0-r1-r2 unk bfi_r0-r2_i_i
bic_r0-r1-r0 and_r2-r2-r3_lsr_i rsb_r2-r0-r2_lsr_i mov_r1-r2_asr_i bic_r0-r3-r1 mov_r1-r0	bic_r0-r1-r0 and_r2-r2-r3_lsr_i rsb_r2-r0-r2_lsr_i bic_r1-r3-r2_asr_i
bic_r0-r1-r0 tst_r1-r0 mvn_eq_r0-r2 bfi_r0-r0_i_i	bic_r0-r1-r0
cmp_r0-r1 and_eq_r1-r0_i rsb_r1-r0-r1_ror_i bic_r2-r1-r0 orr_r0-r0-r2 orr_r1-r0-r2 eor_r0-r1-r3_lsr_i	cmp_r0-r1 and_eq_r1-r0_i rsb_r1-r0-r1_ror_i bic_r2-r1-r0 eor_r1-r0-r2 eor_r0-r1-r3_lsr_i
cmp_r0-r1 mvn_hi_r0-r2 sub_r0-r1-r0 eor_r0-r2-r0_lsl_i orr_r2-r0_i orr_r1-r2_i	cmp_r0-r1 mvn_hi_r0-r2 sub_r0-r1-r0 eor_r0-r2-r0_lsl_i orr_r1-r0_i
bic_r0-r1-r2 and_r3-r1_i bic_r2-r0-r3 and_r3-r3-r2_asr_i bfi_r1-r3_i_i and_r2-r1_i	bic_r0-r1-r2 and_r3-r1_i bic_r2-r0-r3 and_r1-r3-r2_ror_i and_r2-r1_i
bfi_r0-r1_i_i orr_r0-r2-r0_lsl_i orr_r1-r0_i rsb_r2-r1-r0 mov_r3-r2_asr_i	orr_r1-r2_i rsb_r2-r1-r2 mov_r3-r2_asr_i
cmp_r0-r1 mov_ge_r0-r2 mvn_r3-r0 bfi_r2-r2_i_i add_r2-r2-r3_lsr_i sub_r1-r2_i	cmp_r0-r1 mov_ge_r0-r2 mvn_r3-r0 add_r2-r2-r3_lsr_i sub_r1-r2_i
mvn_r0-r1 bic_r2-r1-r2 and_r3-r2-r0_ror_i bic_r3-r0-r3 sub_r0-r3-r0 mvn_r1-r0	mvn_r1_i
cmp_r0-r1 mov_cc_r0-r2 bic_r3-r0-r2 bic_r3-r0-r3 add_r3-r3-r0	cmp_r0-r1 mov_cc_r0-r2 and_r3-r0-r2 add_r3-r3-r0
cmp_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r1 mov_r0-r2_asr_i	cmp_r0-r1 mvn_ne_r0-r3_asr_i mvn_eq_r0-r1_asr_i
bfi_r0-r1_i_i mvn_r2-r0 mvn_r3-r2 add_r1-r3-r3 bfi_r0-r1_i_i	add_r1-r0-r0 bfi_r0-r1_i_i
and_r0-r1_i mov_r1-r0_ror_i rsb_r2-r1_i sub_r3-r2_i add_r1-r2-r3_asr_i	and_r0-r1_i mov_r1-r0_lsr_i rsb_r1-r1_i
tst_r0-r1 orr_ne_r0-r2_i mov_eq_r0-r2_asr_i bfi_r1-r1_i_i eor_r2-r0-r1_asr_i bic_r3-r1-r2	tst_r0-r1 orr_ne_r0-r2_i mov_eq_r0-r2_asr_i eor_r2-r0-r1_asr_i bic_r3-r1-r2
cmp_r0-r1 mov_ne_r0-r1 mov_eq_r0-r2 add_r1-r1-r1_lsr_i rsb_r1-r0-r1 add_r1-r0-r1	add_r1-r1-r1_lsr_i
add_r0-r1-r2_lsl_i bfi_r3-r0_i_i bic_r0-r2-r3 rsb_r1-r3-r0 bfi_r1-r1_i_i	bfi_r3-r1_i_i bic_r0-r2-r3 rsb_r1-r3-r0 bfi_r1-r1_i_i
add_r0-r1-r0 bfi_r2-r0_i_i bfi_r1-r2_i_i rsb_r0-r1_i bfi_r1-r0_i_i add_r0-r1_i	add_r0-r1-r0 bfi_r1-r0_i_i rsb_r0-r1_i bfi_r1-r0_i_i add_r0-r1_i
tst_r0_i and_eq_r0-r0-r1 rsb_r0-r0_i mvn_r2-r0	tst_r0_i and_eq_r0-r0-r1 sub_r2-r0_i
tst_r0_i mvn_eq_r1-r2 mvn_r3-r1 and_r3-r3-r1	mov_r3_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r3 mvn_r0-r2	tst_r0-r1 mov_ne_r0-r1 mov_cs_r0-r3
tst_r0-r1 mov_ne_r0-r2_lsr_i mov_eq_r0-r3 rsb_r2-r0-r3_ror_i bic_r1-r2-r3 mvn_r2-r1	tst_r0-r1 mov_ne_r0-r2_lsr_i mov_eq_r0-r3 rsb_r2-r0-r3_ror_i unk
bfi_r0-r1_i_i bfi_r0-r0_i_i and_r2-r0-r3_ror_i and_r0-r2-r0_ror_i	bfi_r0-r1_i_i and_r2-r0-r3_ror_i and_r0-r2-r0_ror_i
bic_r0-r0-r1 orr_r2-r0-r2 and_r3-r1-r0 add_r2-r3-r2_asr_i mov_r0-r2_ror_i	bic_r0-r0-r1 orr_r2-r0-r2 asr_r2-r2_i mov_r0-r2_ror_i
cmp_r0_i mvn_cc_r1-r0 tst_r2_i orr_eq_r3-r2-r1 add_r3-r3_i add_r3-r3_i	cmp_r0_i mvn_cc_r1-r0 tst_r2_i orr_eq_r3-r2-r1 add_r3-r3_i
bic_r0-r0-r1 eor_r0-r2-r0_lsr_i bic_r3-r2-r0 bfi_r1-r3_i_i eor_r1-r1_i	bic_r3-r0-r1 and_r3-r2-r3_lsr_i bfi_r1-r3_i_i eor_r1-r1_i
mov_r0-r1 and_r1-r2-r0 bfi_r0-r1_i_i bfi_r2-r0_i_i sub_r3-r0-r2 mov_r1-r3	mov_r0-r1 and_r1-r1-r2 bfi_r0-r1_i_i bfi_r2-r0_i_i sub_r1-r0-r2
tst_r0-r1 sub_ne_r2-r2-r1 bfi_r1-r2_i_i mvn_r0-r1 rsb_r2-r0_i bfi_r2-r2_i_i	tst_r0-r1 sub_ne_r2-r2-r1 bfi_r1-r2_i_i add_r2-r1_i bfi_r2-r2_i_i
cmp_r0-r1 rsb_ne_r1-r0-r1_ror_i bfi_r0-r2_i_i and_r3-r0-r1 bic_r3-r3-r1 bfi_r2-r3_i_i	bic_r2-r2_i
tst_r0-r1 mov_ne_r1-r0 bfi_r2-r2_i_i bic_r2-r2-r1 mvn_r0-r2 add_r1-r1-r0_asr_i	tst_r0-r1 mov_ne_r1-r0 unk add_r1-r1-r0_asr_i
eor_r0-r1-r2 bic_r3-r0-r1 mov_r0-r3 bic_r1-r2-r3 and_r1-r1-r3_lsl_i sub_r3-r1-r0	bic_r3-r2-r1 bic_r1-r2-r3 and_r1-r1-r3_lsl_i sub_r3-r1-r3
bic_r0-r1-r2 mvn_r3-r0 eor_r2-r3-r2 and_r2-r2_i	orr_r2-r2-r1 mvn_r3-r2 and_r2-r3_i
tst_r0-r1 mov_eq_r2_i eor_eq_r2-r3_i sub_r0-r2_i bic_r0-r2-r0	tst_r0-r1 eor_eq_r2-r3_i sub_r0-r2_i bic_r0-r2-r0
tst_r0_i mov_ne_r1-r2 bfi_r3-r1_i_i bfi_r3-r3_i_i and_r1-r3_i	lsl_r0-r3_i and_r1-r0_i
tst_r0_i mov_ne_r0-r1_ror_i bic_r2-r3-r0 rsb_r3-r1_i bic_r1-r2-r3 bic_r3-r3-r1 bfi_r1-r3_i_i	tst_r0_i mov_ne_r0-r1_ror_i bic_r2-r3-r0 rsb_r3-r1_i bic_r1-r2-r3 bfi_r1-r3_i_i
tst_r0_i mov_ne_r1_i mvn_ne_r1-r2 cmp_r2-r0 mvn_cc_r0-r1 add_r2-r0_i	tst_r0_i mvn_ne_r1-r2 cmp_r2-r0 mvn_cc_r0-r1 add_r2-r0_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 bfi_r2-r0_i_i mov_r1-r2	mvn_r0-r1 bfi_r2-r0_i_i mov_r1-r2
tst_r0-r1 add_eq_r2-r1-r3 bfi_r3-r2_i_i mvn_r1-r3 bfi_r0-r1_i_i and_r1-r0_i	tst_r0-r1 add_eq_r2-r1-r3 eor_r1-r2_i bfi_r0-r1_i_i and_r1-r0_i
cmp_r0_i sub_ge_r1-r2-r1 mov_r0-r1 and_r0-r1-r0 rsb_r1-r1_i add_r0-r1-r0	mov_r0_i
bic_r0-r1-r2 bic_r1-r0-r2 add_r3-r0-r3 add_r0-r3-r1 add_r3-r2-r0_lsr_i bfi_r0-r3_i_i	bic_r0-r1-r2 add_r0-r3-r0_lsl_i eor_r3-r2-r0_ror_i bfi_r0-r3_i_i
bic_r0-r1-r0 sub_r2-r0_i mov_r3-r2 eor_r1-r0-r3_lsr_i	bic_r0-r1-r0 sub_r2-r0_i eor_r1-r0-r2_lsr_i
cmp_r0-r1 mov_cc_r2-r1_lsl_i mov_cs_r2-r3 bic_r3-r2-r1 bic_r3-r1-r3 bfi_r2-r3_i_i	cmp_r0-r1 mov_r2-r1_lsl_i mov_cs_r2-r3 bfi_r2-r1_i_i
tst_r0-r1 mvn_eq_r2-r0 bic_r2-r1-r2 mvn_r1-r2 bic_r2-r1-r2	tst_r0-r1 unk orr_cs_r2-r1-r2
mvn_r0-r1 sub_r0-r1-r0_lsl_i mvn_r1-r0 bfi_r2-r0_i_i bic_r0-r1-r2	mvn_r0-r1 add_r1-r0-r0_lsl_i mov_r2-r2_ror_i bic_r0-r1-r2_lsl_i
bfi_r0-r1_i_i and_r0-r2-r0_lsr_i add_r3-r0_i add_r1-r3_i orr_r3-r1_i bfi_r3-r3_i_i	and_r0-r2-r0_lsr_i add_r1-r0_i orr_r3-r1_i bfi_r3-r3_i_i
mvn_r0-r1 bfi_r2-r0_i_i cmp_r3-r2 mov_ne_r3-r2 orr_r2-r2-r3	mvn_r0-r1 bfi_r2-r0_i_i
tst_r0_i add_ne_r1-r0-r2 add_eq_r1-r0-r1_ror_i and_r2-r3-r1 mov_r1-r2 bic_r3-r2-r1 bfi_r2-r3_i_i	tst_r0_i add_ne_r1-r0-r2 add_eq_r1-r0-r1_ror_i and_r2-r3-r1 bic_r3-r2-r1 bfi_r2-r3_i_i
tst_r0-r1 sub_ne_r1-r0_i sub_eq_r1-r0_i bfi_r2-r1_i_i eor_r2-r2_i bfi_r1-r2_i_i sub_r0-r1_i	tst_r0-r1 sub_eq_r1-r0_i sub_ne_r1-r0_i eor_r2-r2_i bfi_r1-r2_i_i sub_r0-r1_i
bic_r0-r1-r2 mvn_r1-r0 sub_r0-r1_i add_r0-r0-r3	unk sub_r0-r1_i add_r0-r0-r3
cmp_r0-r1 mvn_lt_r0-r2 bfi_r2-r0_i_i bfi_r0-r2_i_i	cmp_r0-r1 mvn_lt_r0-r2 bfi_r0-r0_i_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 orr_r1-r0-r2_ror_i	unk
bfi_r0-r1_i_i cmp_r0-r1 eor_ne_r2-r3-r1 bfi_r2-r2_i_i	bfi_r0-r1_i_i cmp_r0-r1 eor_ne_r2-r3-r1
sub_r0-r0_i add_r1-r0-r2_lsl_i bfi_r0-r1_i_i bfi_r1-r0_i_i mov_r2-r1_asr_i	sub_r0-r0_i add_r1-r0-r2_lsl_i mov_r2-r1_asr_i
bic_r0-r1-r2 bfi_r1-r0_i_i add_r2-r1-r2_ror_i mov_r0-r2 add_r2-r0-r0	bic_r0-r1-r2 bfi_r1-r0_i_i add_r2-r1-r2_ror_i add_r2-r2-r2
bfi_r0-r0_i_i orr_r1-r2-r3 mov_r3-r0 and_r2-r1-r3 eor_r1-r2-r1_asr_i bfi_r1-r1_i_i	orr_r1-r2-r3 and_r2-r1-r0 eor_r1-r2-r1_asr_i
tst_r0-r1 orr_ne_r2-r2-r0 mvn_ne_r2-r3 bfi_r3-r2_i_i	tst_r1-r0 mvn_ne_r2-r3 bfi_r3-r2_i_i
bfi_r0-r0_i_i bic_r1-r0-r2 bic_r3-r1-r2 mov_r0-r3	bfi_r0-r0_i_i bic_r0-r0-r2
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 and_r0-r1-r3	bic_r0-r3-r2
bfi_r0-r0_i_i bfi_r1-r0_i_i sub_r2-r1_i bic_r3-r1-r2	sub_r2-r1_i bic_r3-r1-r2
add_r0-r1-r1 mov_r2-r0 tst_r2-r0 mov_eq_r1-r2_lsr_i bfi_r1-r1_i_i	mov_r0-r1_lsl_i add_r2-r0-r1_asr_i sub_r1-r2-r2_ror_i bfi_r1-r1_i_i
sub_r0-r1-r2 cmp_r2-r3 mvn_cs_r1-r2 and_r3-r1-r0 eor_r1-r3-r1	sub_r0-r1-r2 cmp_r2-r3 mvn_cs_r1-r2 bic_r1-r1-r0
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 orr_r2-r1-r3_ror_i rsb_r1-r0-r2_asr_i bfi_r3-r1_i_i bfi_r0-r3_i_i	mvn_r0-r1 orr_r2-r1-r3_lsr_i rsb_r1-r0-r2_asr_i bfi_r3-r1_i_i bfi_r0-r3_i_i
sub_r0-r0-r1 cmp_r2_i add_ls_r0-r0-r3_lsl_i bfi_r0-r0_i_i bfi_r3-r0_i_i	sub_r0-r0-r1 bfi_r3-r0_i_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 rsb_r0-r3-r0_asr_i eor_r1-r2_i orr_r2-r1-r0	mvn_r2-r0 eor_r1-r2_i rsb_r0-r3-r0_asr_i orr_r2-r1-r0
tst_r0_i mov_ne_r0_i mov_eq_r0-r1_lsr_i rsb_r0-r2-r0	tst_r0_i rsb_r0-r2_i rsb_eq_r0-r2-r1_lsr_i
orr_r0-r1_i add_r2-r2-r3 tst_r1-r2 mvn_ne_r2-r0 mvn_r1-r2	add_r3-r3-r2 tst_r1-r3 orr_r1-r1_i mvn_ge_r1-r3
bic_r0-r0-r1 bfi_r1-r2_i_i orr_r3-r1_i orr_r3-r0-r3	orr_r3-r1_i orr_r3-r0-r3
sub_r0-r1_i sub_r0-r2-r0 sub_r3-r2-r1_asr_i and_r1-r3_i and_r0-r1-r0	sub_r0-r1-r2 sub_r3-r2-r1_asr_i and_r1-r3_i and_r0-r1-r0
add_r0-r1-r0_lsl_i bic_r2-r0-r3 bic_r3-r2-r1 mov_r2-r0 bfi_r0-r3_i_i eor_r2-r2-r0	and_r2-r1_i
mvn_r0-r1 mvn_r2-r0 bic_r1-r2-r1 bfi_r1-r1_i_i	rsb_r1-r2-r2
cmp_r0-r1 mvn_cc_r2-r0 bfi_r2-r2_i_i orr_r0-r2_i rsb_r0-r1-r0	cmp_r0-r1 mvn_cc_r2-r0 orr_r0-r2_i rsb_r0-r1-r0
bic_r0-r1-r0 sub_r2-r2-r0 sub_r3-r2_i rsb_r0-r3_i	bic_r0-r1-r0 sub_r2-r2-r0 rsb_r0-r2_i
cmp_r0-r1 mvn_hi_r2-r1 bic_r3-r2-r3 bfi_r3-r3_i_i	cmp_r0-r1 mvn_hi_r2-r1 bic_r3-r2-r3
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 add_r3-r0-r1_lsl_i mov_r1-r2_lsr_i eor_r0-r1-r3	mvn_r1-r2 add_r3-r0-r1_lsl_i eor_r0-r3-r2_lsr_i
bfi_r0-r1_i_i and_r2-r0-r2 bic_r0-r2-r0 bfi_r3-r0_i_i bfi_r2-r3_i_i bic_r2-r2-r1	bfi_r0-r1_i_i and_r2-r0-r2 unk bfi_r2-r3_i_i bic_r2-r2-r1
bic_r0-r1-r2 bfi_r0-r0_i_i bic_r2-r0-r1 mov_r0-r2 mvn_r2-r0	bic_r0-r1-r2 bfi_r0-r0_i_i unk
sub_r0-r0-r1 add_r2-r3-r0_lsl_i mov_r0-r2 bic_r1-r0-r2 mvn_r3-r1	unk
bic_r0-r1-r0 bfi_r2-r0_i_i bfi_r3-r2_i_i bfi_r1-r3_i_i	bic_r0-r1-r0 bfi_r2-r0_i_i bfi_r1-r2_i_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 bfi_r1-r3_i_i rsb_r1-r1-r0_asr_i bfi_r3-r1_i_i	tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 sub_r1-r1-r0_asr_i bfi_r3-r1_i_i
bic_r0-r0-r1 tst_r0-r2 add_ne_r0-r0_i bfi_r0-r0_i_i bfi_r1-r0_i_i	bic_r0-r0-r1 tst_r0-r2 add_ne_r0-r0_i bfi_r1-r0_i_i
mvn_r0-r1 bfi_r2-r3_i_i bfi_r3-r0_i_i bic_r0-r1-r3 bic_r0-r0-r2 bfi_r1-r0_i_i	bic_r0-r1-r3 bfi_r1-r0_i_i
cmp_r0-r1 mov_lt_r2_i mov_ge_r2-r3 bfi_r3-r2_i_i mvn_r0-r3 and_r2-r0-r3 and_r2-r2-r0	bic_r2-r3-r3
orr_r0-r1-r2_asr_i bfi_r3-r0_i_i sub_r0-r0_i bfi_r0-r0_i_i bfi_r2-r0_i_i bic_r1-r2-r3	orr_r0-r1-r2_ror_i bfi_r3-r0_i_i sub_r0-r0_i bfi_r2-r0_i_i bic_r1-r2-r3
cmp_r0-r1 mov_ls_r2_i sub_ge_r2-r3-r1_ror_i orr_r3-r3-r2 orr_r0-r3-r2 bfi_r2-r0_i_i	cmp_r0-r1 mov_ls_r2_i sub_ge_r2-r3-r1_ror_i orr_r0-r3-r2 bfi_r2-r0_i_i
cmp_r0-r1 mvn_cs_r2-r0 mov_eq_r2_i add_r3-r2-r0_ror_i orr_r1-r3_i eor_r2-r1-r0 orr_r2-r3-r2	cmp_r0-r1 mvn_cs_r2-r0 mov_eq_r2_i add_r3-r2-r0_ror_i eor_r2-r0_i orr_r2-r3-r2
bfi_r0-r1_i_i orr_r0-r1-r0_lsl_i bic_r2-r1-r0 bic_r2-r0-r2	bfi_r0-r1_i_i orr_r2-r1-r0_lsl_i
sub_r0-r1_i bic_r2-r0-r1 mvn_r0-r2 bic_r2-r0-r1	rsb_r0-r1_i bic_r2-r0-r1
sub_r0-r1_i and_r2-r1-r0 bfi_r3-r2_i_i bfi_r3-r3_i_i bic_r0-r3-r0	sub_r2-r1_i bfi_r3-r2_i_i bic_r0-r3-r2
bic_r0-r1-r2 cmp_r3-r0 mov_ne_r3_i bfi_r3-r3_i_i	bic_r0-r1-r2 cmp_r3-r0 mov_ne_r3_i
add_r0-r1-r2 mov_r3-r0 bfi_r2-r3_i_i rsb_r3-r2-r3	add_r0-r1-r2 bfi_r2-r0_i_i rsb_r3-r2-r0
and_r0-r1-r2 bic_r2-r0-r1 mov_r0-r2 bfi_r1-r0_i_i	unk
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 bfi_r1-r1_i_i mvn_r0-r1 and_r3-r0-r2	tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 bfi_r1-r1_i_i bic_r3-r2-r1
bic_r0-r1-r2 tst_r0-r3 mov_ne_r1-r3 add_r3-r1-r1 mov_r0-r3	bic_r0-r1-r2 tst_r0-r3 mov_ne_r1-r3 lsl_r0-r1_i
rsb_r0-r1-r0 mvn_r1-r0 sub_r0-r1_i add_r0-r0_i orr_r2-r0_i eor_r1-r2_i	rsb_r0-r1-r0 mvn_r1-r0 orr_r2-r1_i eor_r1-r2_i
orr_r0-r1-r2 bic_r3-r2-r1 and_r0-r0-r3 bfi_r1-r0_i_i mov_r2-r1_ror_i bfi_r0-r2_i_i	bic_r0-r2-r1 ror_r2-r1_i bfi_r0-r2_i_i
eor_r0-r1_i sub_r2-r3-r0 orr_r0-r2_i orr_r0-r0-r2 sub_r3-r2_i bic_r2-r0-r3	eor_r0-r1_i sub_r2-r3-r0 orr_r0-r2_i sub_r3-r2_i bic_r2-r0-r3
cmp_r0-r1 mov_cs_r1-r2 mvn_r2-r1 bic_r0-r0-r2 orr_r2-r0-r2	cmp_r0-r1 unk unk
orr_r0-r1_i orr_r0-r2-r0_ror_i orr_r0-r0_i add_r0-r0-r3_lsl_i mov_r3-r0	orr_r0-r1_i orr_r0-r2-r0_ror_i orr_r0-r0_i add_r3-r0-r3_lsl_i
bfi_r0-r1_i_i mov_r1-r0 bic_r2-r0-r1 rsb_r2-r2_i	mov_r2_i
mvn_r0-r1 rsb_r1-r1-r2_ror_i eor_r2-r1_i sub_r0-r0-r2 mov_r1-r0	mvn_r0-r1 rsb_r1-r1-r2_ror_i eor_r2-r1_i sub_r1-r0-r2
and_r0-r1-r2_asr_i bic_r2-r3-r0 bic_r1-r0-r3 bic_r2-r1-r2 eor_r2-r2-r1	sub_r2-r1-r1
bfi_r0-r0_i_i sub_r1-r0-r2_lsl_i bfi_r3-r1_i_i mov_r2-r3_lsl_i mvn_r1-r2	bfi_r3-r0_i_i mvn_r1-r3_lsl_i
tst_r0-r1 rsb_ne_r2-r3-r2_lsl_i rsb_eq_r2-r1-r0 orr_r0-r3-r2 add_r3-r1-r0 bfi_r3-r3_i_i and_r2-r1-r0 orr_r3-r2-r3_ror_i	tst_r0-r1 rsb_ne_r2-r3-r2_lsl_i rsb_eq_r2-r1-r0 orr_r0-r3-r2 add_r3-r1-r0 and_r2-r1-r0 orr_r3-r2-r3_ror_i
tst_r0_i mov_ne_r1-r0_lsr_i mov_eq_r1-r2_ror_i bfi_r0-r1_i_i bfi_r0-r0_i_i and_r0-r0-r1	tst_r0_i mov_ne_r1-r0_lsr_i mov_eq_r1-r2_ror_i bfi_r0-r0_i_i and_r0-r0-r1
and_r0-r1-r2_lsr_i bfi_r1-r0_i_i rsb_r1-r0-r1 orr_r0-r1_i eor_r1-r3-r0_lsr_i mov_r2-r1	and_r0-r1-r2_lsr_i bfi_r1-r0_i_i sub_r0-r1-r0 eor_r2-r3-r0_lsr_i
cmp_r0_i sub_cc_r1-r0_i add_r2-r1_i bfi_r1-r2_i_i bic_r2-r2-r1 bfi_r0-r2_i_i	unk
cmp_r0_i mvn_lt_r0-r1 bfi_r1-r0_i_i bfi_r2-r1_i_i mov_r3-r2	cmp_r0_i mvn_lt_r0-r1 bfi_r2-r0_i_i mov_r3-r2
bic_r0-r1-r2 bfi_r1-r1_i_i orr_r0-r1-r0 bfi_r0-r0_i_i rsb_r2-r0_i and_r3-r2_i	and_r3-r1_i
tst_r0-r1 rsb_ne_r0-r2-r3_ror_i bic_r3-r0-r3 cmp_r0-r3 mvn_ls_r2-r0 bfi_r0-r2_i_i	tst_r0-r1 rsb_ne_r0-r2-r3_ror_i tst_r0-r3 unk bfi_r0-r2_i_i
tst_r0-r1 mov_ne_r2_i eor_ne_r2-r0-r1_ror_i sub_r1-r2-r0	tst_r0-r1 eor_ne_r2-r0-r1_ror_i sub_r1-r2-r0
bfi_r0-r0_i_i add_r1-r1-r0_lsl_i mov_r0-r2 sub_r0-r1-r0 orr_r1-r0-r1	bfi_r0-r0_i_i add_r1-r1-r0_lsl_i sub_r0-r1-r2 orr_r1-r0-r1
and_r0-r1-r2 mov_r1-r0 eor_r0-r0_i sub_r2-r0_i eor_r3-r0-r1_ror_i orr_r1-r2-r3_asr_i	and_r0-r1-r2 eor_r3-r0-r0_ror_i eor_r0-r0_i sub_r2-r0_i orr_r1-r2-r3_asr_i
bic_r0-r1-r2 bfi_r3-r3_i_i orr_r0-r0-r3 sub_r3-r0_i bic_r0-r1-r3 mov_r2-r0	bic_r0-r1-r2 bfi_r3-r3_i_i orr_r0-r0-r3 sub_r3-r0_i bic_r2-r1-r3
bic_r0-r0-r1 bic_r0-r0-r1 bic_r0-r2-r0 eor_r1-r0-r1	bic_r0-r0-r1 bic_r0-r2-r0 eor_r1-r0-r1
sub_r0-r1-r2_ror_i mvn_r1-r0 sub_r0-r1-r0 sub_r0-r0_i and_r1-r0_i eor_r2-r3-r1	sub_r0-r1-r2_ror_i mvn_r0-r0_lsl_i sub_r0-r0_i and_r1-r0_i eor_r2-r3-r1
mov_r0-r1 bfi_r2-r0_i_i bfi_r0-r2_i_i mov_r1-r0_ror_i	bfi_r1-r2_i_i mov_r1-r1_ror_i
eor_r0-r1_i bfi_r2-r0_i_i and_r2-r2_i eor_r1-r2_i	eor_r2-r1_i and_r2-r2_i eor_r1-r2_i
orr_r0-r0-r1_lsl_i mvn_r2-r0 bic_r0-r1-r2 sub_r0-r1-r0	orr_r0-r0-r1_lsl_i bic_r0-r1-r0
bic_r0-r1-r2 cmp_r0-r3 sub_ge_r2-r2-r3_lsl_i bfi_r0-r2_i_i	bic_r0-r1-r2 bfi_r0-r2_i_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 mov_r1-r0_ror_i bic_r1-r2-r1 and_r0-r0-r1	bic_r0-r0-r0_ror_i bic_r0-r0-r3
rsb_r0-r1-r2_asr_i bic_r0-r0-r1 mvn_r1-r0 bic_r1-r1-r0	rsb_r0-r1-r2_asr_i unk
add_r0-r1_i rsb_r2-r3_i and_r3-r2-r0 bfi_r0-r3_i_i	add_r0-r1_i and_r3-r3-r0 bfi_r0-r3_i_i
and_r0-r1-r0 bfi_r1-r0_i_i bfi_r2-r1_i_i mvn_r3-r2 bfi_r1-r3_i_i	and_r0-r1-r0 mvn_r3-r2 bfi_r1-r0_i_i bfi_r1-r3_i_i
bic_r0-r0-r1 bic_r2-r3-r0 sub_r2-r0-r2_lsr_i orr_r1-r2_i orr_r1-r1_i mov_r3-r1_lsr_i	bic_r0-r0-r1 bic_r2-r3-r0 sub_r2-r0-r2_lsr_i orr_r1-r2_i mov_r3-r1_lsr_i
bfi_r0-r1_i_i bfi_r2-r0_i_i eor_r1-r2_i mvn_r0-r2 bic_r0-r0-r1	bfi_r0-r1_i_i bfi_r2-r0_i_i unk rsb_r0-r2-r1
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r2 rsb_r3-r3_i orr_r0-r2-r3 eor_r3-r0-r1 orr_r1-r3-r2 orr_r1-r1-r0	unk
cmp_r0-r1 rsb_cs_r2-r2-r0 bfi_r2-r2_i_i bic_r3-r1-r2	cmp_r0-r1 rsb_cs_r2-r2-r0 bic_r3-r1-r2
mov_r0-r1 sub_r1-r0-r1_ror_i and_r0-r2-r1_ror_i and_r3-r0-r2_lsr_i	sub_r1-r1-r1_ror_i and_r0-r2-r1_ror_i and_r3-r0-r2_lsr_i
eor_r0-r1-r2 sub_r1-r3-r1 eor_r2-r0-r1_lsl_i bfi_r2-r2_i_i	eor_r0-r1-r2 sub_r1-r3-r1 eor_r2-r0-r1_lsl_i
bic_r0-r0-r1 eor_r2-r0_i cmp_r2-r0 and_eq_r0-r2-r3 rsb_r1-r0-r3_lsl_i	bic_r0-r0-r1 rsb_r1-r0-r3_lsl_i
rsb_r0-r0-r1 eor_r0-r0-r1 rsb_r2-r0_i bfi_r1-r2_i_i	add_r0-r0-r1 eor_r0-r0-r1 bfi_r1-r0_i_i
bic_r0-r1-r2 mov_r3-r1_asr_i rsb_r0-r3-r0 bfi_r1-r0_i_i	bic_r0-r1-r2 sub_r0-r0-r1_asr_i bfi_r1-r0_i_i
bic_r0-r1-r2 mvn_r3-r0 bic_r2-r3-r2 sub_r0-r2_i	mvn_r3-r1 bic_r2-r3-r2 sub_r0-r2_i
cmp_r0_i mov_ne_r1-r0_lsl_i bic_r0-r1-r2 bic_r3-r2-r0 rsb_r3-r2-r3_lsr_i	rsb_r3-r2-r2_lsr_i
bic_r0-r0-r1 bfi_r2-r3_i_i sub_r2-r1-r2_lsr_i sub_r2-r0-r2 add_r3-r3_i bic_r2-r3-r2	bic_r0-r0-r1 add_r3-r3_i sub_r2-r1-r2_lsr_i sub_r2-r0-r2 bic_r2-r3-r2
cmp_r0_i mov_cs_r1_i bic_r0-r0-r1 add_r2-r0-r1 mov_r3-r2	cmp_r0_i mov_cs_r1_i orr_r3-r0-r1
add_r0-r0-r1_asr_i bic_r2-r2-r0 tst_r2-r0 mov_eq_r1-r0 bic_r3-r0-r1	sub_r3-r1-r1
bfi_r0-r0_i_i eor_r1-r0-r2 bic_r3-r2-r1 bfi_r0-r3_i_i	bfi_r0-r0_i_i and_r3-r0-r2_ror_i bfi_r0-r3_i_i
tst_r0-r1 mvn_eq_r2-r3 mov_eq_r2-r1_lsl_i eor_r0-r2_i add_r1-r1-r0	tst_r0-r1 mov_eq_r2-r1_lsl_i eor_r0-r2_i add_r1-r1-r0
tst_r0_i mvn_ne_r1-r2 add_r0-r2-r1 bic_r1-r2-r0 bic_r2-r1-r2	mov_r2_i
orr_r0-r1_i add_r2-r1-r0_asr_i cmp_r2_i mvn_ls_r0-r2 orr_r3-r0_i	cmp_r1_i orr_r3-r1_i unk
cmp_r0-r1 eor_ne_r2-r2_i eor_eq_r2-r0_i bfi_r2-r2_i_i add_r1-r2_i sub_r0-r1_i	cmp_r0-r1 eor_ne_r2-r2_i eor_eq_r2-r0_i sub_r0-r2_i
bfi_r0-r1_i_i bfi_r2-r2_i_i mvn_r1-r0 and_r3-r0-r2 bic_r2-r1-r3 bfi_r0-r2_i_i	bfi_r0-r1_i_i eor_r0-r0_i
tst_r0_i rsb_ne_r0-r1_i add_ne_r0-r1-r2 add_r3-r1_i rsb_r0-r0-r2 rsb_r2-r0-r1_lsr_i bic_r0-r2-r0 bic_r1-r0-r3	tst_r0_i add_ne_r0-r1-r2 add_r3-r1_i rsb_r0-r0-r2 rsb_r2-r0-r1_lsr_i bic_r0-r2-r0 bic_r1-r0-r3
and_r0-r1-r0 eor_r2-r0-r1 rsb_r2-r3-r2_lsr_i mvn_r0-r2 sub_r3-r2-r0_ror_i and_r0-r2-r3	bic_r2-r1-r0 rsb_r2-r3-r2_lsr_i mvn_r0-r2 sub_r3-r2-r0_ror_i and_r0-r2-r3
bic_r0-r0-r1 eor_r2-r3-r0_lsr_i and_r3-r2_i bfi_r2-r3_i_i mvn_r1-r2 bic_r0-r2-r1	bic_r0-r0-r1 eor_r2-r3-r0_lsr_i bic_r0-r2_i
cmp_r0-r1 add_cc_r2-r3-r2_lsl_i add_cs_r2-r1_i add_r3-r0-r3_ror_i orr_r1-r2-r3_lsl_i bfi_r3-r1_i_i	add_r2-r3-r0_lsl_i cmp_r0-r1 add_r3-r0-r3_ror_i add_cs_r2-r1_i bfi_r3-r2_i_i
tst_r0-r1 mov_eq_r2-r1_asr_i and_r3-r2-r3 mov_r0-r3	tst_r0-r1 mov_eq_r2-r1_asr_i and_r0-r3-r2
rsb_r0-r1-r0_ror_i bic_r2-r0-r3 bfi_r0-r0_i_i sub_r0-r0-r2_lsr_i	rsb_r0-r1-r0_ror_i bic_r2-r0-r3 sub_r0-r0-r2_lsr_i
mvn_r0-r1 mov_r1-r0 cmp_r2-r1 mvn_cs_r3-r0 orr_r1-r3_i	mvn_r0-r1 cmp_r2-r0 mvn_cs_r3-r0 orr_r1-r3_i
tst_r0-r1 add_eq_r1-r1-r1_lsr_i bfi_r1-r1_i_i rsb_r2-r3-r1 bfi_r0-r2_i_i bic_r2-r0-r2	tst_r0-r1 add_ls_r1-r1-r1_lsr_i rsb_r2-r3-r1 bfi_r0-r2_i_i bic_r2-r0-r2
mov_r0-r1 cmp_r0_i rsb_ne_r2-r2-r3_ror_i and_r0-r1-r2	cmp_r1_i rsb_ne_r2-r2-r3_ror_i and_r0-r2-r1
add_r0-r1-r2 orr_r2-r3-r0 mov_r3-r2 eor_r1-r3-r2 bfi_r2-r0_i_i add_r1-r1-r2_lsl_i	add_r0-r1-r2 orr_r2-r0-r3 bfi_r2-r0_i_i mov_r1-r2_lsl_i
rsb_r0-r1-r0 and_r2-r0-r2 orr_r1-r2-r0 rsb_r3-r1-r3 bic_r1-r2-r3 bic_r0-r1-r3	rsb_r0-r1-r0 rsb_r3-r0-r3 and_r2-r0-r2 bic_r0-r2-r3
cmp_r0-r1 add_ls_r1-r1-r0_asr_i bfi_r0-r1_i_i sub_r1-r2-r0_lsl_i bfi_r1-r1_i_i bfi_r1-r1_i_i bfi_r1-r1_i_i	cmp_r0-r1 add_ls_r1-r1-r0_asr_i bfi_r0-r1_i_i sub_r1-r2-r0_lsl_i bfi_r1-r1_i_i bfi_r1-r1_i_i
tst_r0-r1 mvn_ne_r1-r0 and_r2-r2-r0 add_r3-r2-r1 add_r0-r3-r2 mov_r1-r0_lsl_i	tst_r0-r1 mvn_ne_r1-r0 and_r2-r2-r0 add_r0-r1-r2_lsl_i mov_r1-r0_lsl_i
bic_r0-r1-r2 add_r3-r3_i bic_r2-r0-r1 bic_r1-r3-r2 bic_r1-r1-r2 mvn_r0-r1	add_r3-r3_i mvn_r0-r3
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 bic_r2-r2-r1 add_r1-r2-r3_asr_i	tst_r0-r1 unk sub_ne_r2-r2-r0 add_r1-r2-r3_asr_i
cmp_r0-r1 rsb_ls_r2-r0-r2_ror_i and_r2-r0-r2 sub_r1-r0-r2	cmp_r0-r1 rsb_ls_r2-r0-r2_ror_i bic_r1-r0-r2
bic_r0-r1-r0 mvn_r2-r0 and_r2-r3-r2_asr_i rsb_r2-r2_i orr_r3-r0-r2_asr_i	bic_r0-r1-r0 bic_r2-r3-r0_asr_i rsb_r2-r2_i orr_r3-r0-r2_asr_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2_i and_r3-r2_i mov_r0-r3_ror_i mvn_r3-r0	tst_r0-r1 mov_ne_r2-r3 mov_eq_r2_i and_r3-r2_i mvn_r3-r3_ror_i
eor_r0-r1_i bfi_r2-r0_i_i mov_r1-r2 rsb_r3-r1_i	sub_r0-r1_i bfi_r2-r0_i_i rsb_r3-r2_i
sub_r0-r0_i tst_r0_i mov_eq_r1_i mov_r0-r1_ror_i	tst_r0_i mov_eq_r1_i mov_r0-r1_ror_i
bfi_r0-r1_i_i rsb_r1-r0_i add_r0-r1-r0_lsl_i and_r2-r0_i	add_r1-r1_i and_r2-r1_i
eor_r0-r1-r2 bfi_r2-r2_i_i bic_r3-r0-r2 bfi_r1-r3_i_i	bic_r3-r1-r2 bfi_r1-r3_i_i
add_r0-r1-r1 bfi_r2-r0_i_i rsb_r0-r0-r1 and_r3-r0-r2 orr_r0-r3-r2 bfi_r0-r0_i_i	bic_r0-r2_i
mvn_r0-r1 bic_r0-r0-r1 rsb_r2-r0_i mov_r3-r1 orr_r1-r3-r2_asr_i rsb_r3-r1-r3	mvn_r0-r1 rsb_r2-r0_i orr_r3-r1-r2_asr_i sub_r3-r1-r3
bic_r0-r1-r0 and_r2-r2-r0 mov_r1-r0 bic_r2-r2-r1	sub_r2-r2-r2
orr_r0-r0_i bic_r1-r1-r2 and_r0-r0_i bic_r2-r1-r0 mov_r3-r2	bic_r3-r1-r2 bic_r3-r3_i
bic_r0-r0-r1 bfi_r2-r1_i_i add_r1-r0-r2_asr_i bfi_r1-r1_i_i	bic_r0-r0-r1 add_r1-r0-r2_asr_i
add_r0-r0-r0 rsb_r1-r2-r3 and_r2-r1_i bic_r2-r2-r3 bic_r1-r2-r0 and_r1-r1-r0	bic_r1-r0-r0
sub_r0-r1_i cmp_r1-r0 mvn_hi_r1-r0 bic_r2-r1-r0 mvn_r1-r2	sub_r0-r1_i bic_r2-r0-r1 orr_r1-r0-r2_asr_i
orr_r0-r1-r2_lsr_i bfi_r0-r0_i_i bfi_r2-r0_i_i bic_r3-r0-r2 and_r2-r3_i add_r3-r2_i	mov_r3_i
tst_r0_i mov_ne_r1-r0 mov_eq_r1_i and_r0-r1-r0	tst_r0_i and_eq_r0-r0_i
eor_r0-r1-r2 bic_r0-r2-r0 mvn_r1-r0 bfi_r0-r1_i_i bic_r2-r1-r0	and_r0-r1-r2 unk eor_r2-r0-r1
bfi_r0-r0_i_i mvn_r1-r2 and_r0-r0-r3 add_r0-r0-r0_ror_i bic_r0-r0-r1	bfi_r0-r0_i_i and_r3-r0-r3 add_r0-r3-r3_ror_i and_r0-r0-r2
cmp_r0-r1 eor_ne_r1-r0-r2 eor_eq_r1-r1-r2 mov_r3-r1_asr_i	eor_r1-r0-r2 mov_r3-r1_asr_i
bic_r0-r0-r1 rsb_r1-r0_i bic_r2-r3-r0 rsb_r0-r1-r2_ror_i mov_r1-r0 bic_r2-r3-r1	bic_r0-r0-r1 rsb_r1-r0_i bic_r2-r3-r0 rsb_r0-r1-r2_ror_i bic_r2-r3-r0
cmp_r0_i mvn_eq_r1-r2 bic_r2-r1-r2 bic_r2-r1-r2 bic_r1-r0-r2 mov_r3-r1_lsr_i	and_r2-r1-r2 bic_r1-r0-r2 mov_r3-r1_lsr_i
and_r0-r1-r0_lsl_i eor_r2-r0-r1_asr_i bfi_r1-r2_i_i and_r1-r1-r2	and_r0-r1-r0_lsl_i eor_r2-r0-r1_asr_i mvn_r3-r1_ror_i bic_r1-r2-r3_lsl_i
cmp_r0-r1 mov_lt_r2-r0 bfi_r1-r2_i_i rsb_r3-r1-r2 mov_r1-r3 mov_r3-r1 sub_r1-r3-r2	cmp_r0-r1 mov_lt_r2-r0 bfi_r1-r2_i_i rsb_r3-r1-r2 sub_r1-r3-r2
bfi_r0-r1_i_i orr_r1-r1_i eor_r2-r1-r0 orr_r3-r2_i	bfi_r0-r1_i_i eor_r2-r1-r0 orr_r3-r2_i
and_r0-r1_i rsb_r1-r0_i bfi_r2-r1_i_i bfi_r3-r2_i_i bfi_r0-r3_i_i and_r1-r0_i	bfi_r1-r3_i_i and_r1-r1_i
bfi_r0-r0_i_i eor_r1-r1-r2_ror_i and_r0-r0_i sub_r1-r1-r0_lsr_i bfi_r3-r1_i_i bfi_r2-r3_i_i	eor_r1-r1-r2_lsr_i bfi_r3-r1_i_i bfi_r2-r3_i_i
cmp_r0-r1 mov_ne_r1_i mvn_r0-r1 mvn_r1-r0 bic_r2-r0-r1 sub_r3-r0-r2_lsl_i	cmp_r0-r1 mov_ne_r1_i mvn_r0-r1 sub_r3-r0-r0_lsl_i
cmp_r0-r1 mov_ls_r2-r3 mov_hi_r2_i and_r0-r2-r3 mvn_r2-r0 orr_r0-r2_i	cmp_r0-r1 and_hi_r3-r3_i mvn_r2-r3 orr_r0-r2_i
eor_r0-r0_i mov_r1-r0 bfi_r1-r1_i_i mvn_r2-r1 mvn_r1-r2	eor_r1-r0_i bfi_r1-r1_i_i
bfi_r0-r1_i_i add_r2-r3_i bfi_r3-r2_i_i rsb_r0-r1-r0 bfi_r2-r3_i_i and_r2-r0-r2_lsl_i	bfi_r0-r1_i_i add_r2-r3_i rsb_r0-r1-r0 and_r2-r0-r2_lsl_i
cmp_r0-r1 mvn_ge_r0-r2 eor_r3-r1-r2 bic_r0-r3-r0 eor_r3-r0-r1_asr_i orr_r0-r0-r1 bic_r1-r3-r0	cmp_r0-r1 mvn_ge_r0-r2 bic_r0-r2-r0 orr_r3-r0-r1_asr_i orr_r0-r0-r1 bic_r1-r3-r0
bic_r0-r1-r2 mvn_r1-r0 orr_r3-r2-r1 add_r3-r3_i mvn_r0-r3	bic_r3-r1-r2 sub_r0-r3_i
mov_r0-r1 eor_r2-r3_i sub_r1-r0-r1 add_r3-r2-r1 bfi_r1-r3_i_i bfi_r3-r1_i_i	eor_r3-r3_i add_r1-r3-r3 bfi_r3-r1_i_i
cmp_r0-r1 mvn_lt_r2-r0 and_r0-r2-r1_lsr_i eor_r2-r0_i and_r1-r2_i and_r1-r1-r2	cmp_r0-r1 mvn_lt_r2-r0 and_r0-r2-r1_lsr_i eor_r2-r0_i and_r1-r2_i
sub_r0-r1-r2 orr_r1-r2-r3_ror_i and_r1-r1-r0 rsb_r1-r1-r0 eor_r0-r1_i	sub_r0-r1-r2 orr_r1-r2-r3_ror_i bic_r4-r0-r1 eor_r0-r4_i
orr_r0-r1-r2 bic_r1-r2-r0 and_r1-r1-r3 mov_r3-r1	eor_r3-r1-r1
bic_r0-r1-r0 bic_r0-r1-r0 add_r0-r0-r2 sub_r1-r0_i	and_r0-r0-r1 add_r0-r0-r2 sub_r1-r0_i
bic_r0-r1-r2 tst_r0-r2 mov_eq_r2_i bic_r1-r0-r2	bic_r0-r1-r2 bic_r1-r0_i
bic_r0-r0-r1 mov_r2-r3_asr_i orr_r3-r2-r0 bic_r1-r0-r3 mov_r0-r1	mov_r0_i
cmp_r0-r1 rsb_ge_r0-r2-r0 eor_r2-r0_i bic_r2-r0-r2 rsb_r1-r2_i	cmp_r0-r1 rsb_ge_r0-r2-r0 eor_r2-r0_i and_r1-r2_i
sub_r0-r0_i add_r1-r2-r1 bic_r2-r0-r1 bfi_r2-r2_i_i bic_r2-r2-r0 rsb_r1-r0-r2	rsb_r1-r0_i
rsb_r0-r0-r1_lsl_i add_r1-r0_i bfi_r2-r1_i_i mvn_r1-r2 sub_r0-r1_i sub_r0-r0_i	rsb_r0-r0-r2_lsl_i bfi_r2-r0_i_i mvn_r1-r2 sub_r0-r1_i
tst_r0-r1 mov_ne_r2-r1 mvn_r1-r2 bic_r0-r2-r1	tst_r0-r1 mov_ne_r2-r1 ror_r0-r2_i
rsb_r0-r1-r2_ror_i orr_r0-r0-r3 bic_r2-r2-r0 bic_r2-r3-r2 bfi_r2-r2_i_i	mov_r2-r3
cmp_r0-r1 mvn_eq_r1-r0 mvn_r0-r1 bfi_r2-r0_i_i	cmp_r0-r1 mvn_ne_r0-r1 bfi_r2-r0_i_i
bfi_r0-r1_i_i bfi_r2-r0_i_i mov_r3-r2_asr_i orr_r1-r2_i and_r1-r3-r1_asr_i	bfi_r2-r0_i_i mov_r3-r2_asr_i orr_r1-r2_i and_r1-r3-r1_asr_i
cmp_r0-r1 mvn_ne_r2-r0 add_r3-r2-r1 bfi_r0-r3_i_i mvn_r3-r0 bfi_r3-r3_i_i bfi_r1-r3_i_i	mvn_r3-r0 bfi_r3-r3_i_i bfi_r1-r3_i_i
bic_r0-r1-r2 mvn_r2-r3 bic_r0-r2-r0 mvn_r3-r0	bic_r0-r1-r2 orr_r3-r0-r3
orr_r0-r1-r2 eor_r0-r3-r0 eor_r2-r1_i bic_r0-r0-r3 add_r0-r0_i rsb_r3-r0-r2	orr_r0-r1-r2 eor_r2-r1_i bic_r0-r0-r3 add_r0-r0_i rsb_r3-r0-r2
cmp_r0-r1 mov_ne_r2-r1 mov_eq_r2_i orr_r2-r2_i sub_r2-r2-r1	orr_r2-r1_i cmp_r0-r1 mov_eq_r2_i sub_r2-r2-r1
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r2 bfi_r2-r0_i_i bfi_r1-r2_i_i bfi_r0-r1_i_i bfi_r3-r0_i_i bfi_r0-r3_i_i	tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r2 bfi_r0-r1_i_i bfi_r3-r0_i_i bfi_r0-r3_i_i
add_r0-r1-r2 mvn_r3-r1 bic_r3-r2-r3 bic_r0-r0-r3	add_r0-r2-r1 and_r3-r1-r2 bic_r0-r0-r3
bic_r0-r0-r1 tst_r0-r2 mov_ne_r2-r3_lsl_i orr_r1-r2_i sub_r2-r3-r1_lsr_i	bic_r0-r0-r1 tst_r0-r2 mov_ne_r2-r3_lsl_i sub_r2-r3-r2_lsr_i
bfi_r0-r1_i_i bfi_r2-r0_i_i mvn_r3-r2 orr_r2-r3_i	bfi_r2-r0_i_i mvn_r3-r2 orr_r2-r3_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r3 bic_r3-r1-r2 bic_r2-r1-r3	tst_r0-r1 eor_r2-r3-r3 bic_ge_r2-r1-r3
tst_r0-r1 mov_ne_r0_i mov_eq_r0-r1 tst_r1-r2 mov_ne_r3-r1_lsl_i rsb_r2-r3-r0 sub_r3-r2-r3	tst_r1-r2 mov_ne_r3-r1_lsl_i tst_r1-r0 mov_r0_i mov_eq_r0-r1 sub_r3-r0-r3_lsl_i
rsb_r0-r1-r2 bfi_r1-r0_i_i mvn_r0-r2 bfi_r0-r0_i_i orr_r1-r1-r0_asr_i	rsb_r0-r1-r2 bfi_r1-r0_i_i unk
tst_r0-r1 rsb_eq_r2-r3-r1_asr_i rsb_r1-r3_i rsb_r0-r2-r1 orr_r2-r0-r2_lsl_i bfi_r1-r2_i_i bfi_r3-r1_i_i	tst_r0-r1 rsb_eq_r2-r3-r1_asr_i rsb_r1-r3_i rsb_r0-r2-r1 bfi_r3-r0_i_i
bfi_r0-r1_i_i bic_r1-r2-r3 mvn_r2-r1 eor_r0-r2-r0	bfi_r0-r1_i_i unk eor_r0-r2-r0
add_r0-r1-r1_lsr_i mvn_r2-r0 eor_r3-r2_i orr_r2-r3_i	add_r0-r1-r1_lsr_i mvn_r2-r0 orr_r2-r2_i
orr_r0-r1-r2 bic_r1-r0-r3 bic_r3-r1-r3 orr_r1-r3-r1 rsb_r2-r1-r3	rsb_r2-r1-r1
mov_r0-r1 bfi_r0-r0_i_i mvn_r2-r0 add_r2-r2_i eor_r0-r2-r0 add_r2-r0_i	rsb_r2-r1_i eor_r0-r2-r1 add_r2-r0_i
cmp_r0-r1 mov_cc_r2-r0_asr_i mov_cs_r2-r3 mov_r3-r2	cmp_r0-r1 mov_cc_r3-r0_asr_i
mvn_r0-r1 mvn_r1-r0 bfi_r1-r1_i_i orr_r0-r0-r1_lsr_i	mvn_r0-r1 orr_r0-r0-r1_lsr_i
sub_r0-r1-r2_lsl_i bfi_r3-r0_i_i and_r1-r2-r3 bfi_r3-r1_i_i mov_r0-r3_lsl_i mvn_r2-r0	bfi_r3-r1_i_i and_r1-r2-r3 bfi_r3-r1_i_i mvn_r2-r3_lsl_i
bfi_r0-r1_i_i bic_r1-r0-r1 orr_r2-r0-r1 add_r0-r2-r3_lsl_i	add_r0-r0-r3_lsl_i bfi_r0-r1_i_i
mvn_r0-r1 rsb_r2-r0-r1 rsb_r3-r0-r2_ror_i eor_r3-r3-r0 mov_r0-r2 bic_r1-r0-r3	mvn_r0-r1 rsb_r2-r0-r1 rsb_r3-r0-r2_ror_i eor_r3-r3-r0 bic_r1-r2-r3
eor_r0-r1-r2 bfi_r2-r0_i_i mov_r0-r2 bfi_r2-r0_i_i mov_r1-r2	eor_r0-r1-r2 bfi_r2-r0_i_i bfi_r2-r2_i_i mov_r1-r2
orr_r0-r1_i bfi_r2-r0_i_i mov_r1-r2 orr_r1-r2-r1	bfi_r2-r1_i_i orr_r1-r2_i
bic_r0-r1-r0 add_r2-r0-r0 mvn_r1-r0 bic_r3-r2-r1 bic_r1-r2-r3 sub_r0-r1_i	bic_r0-r1-r0 add_r2-r0-r0 bic_r1-r2-r0 sub_r0-r1_i
bfi_r0-r1_i_i sub_r1-r0_i mvn_r2-r3 eor_r1-r1-r2_lsl_i bfi_r0-r1_i_i	bfi_r0-r1_i_i add_r1-r0_i bfi_r0-r1_i_i
cmp_r0-r1 mvn_lt_r1-r2 mov_r3-r0 add_r3-r3-r1	cmp_r0-r1 mvn_lt_r1-r2 add_r3-r0-r1
orr_r0-r0_i rsb_r1-r0_i rsb_r1-r2-r1_ror_i bfi_r0-r1_i_i bic_r1-r1-r0 mvn_r0-r1	orr_r0-r0_i rsb_r1-r0_i rsb_r1-r2-r1_ror_i bfi_r0-r1_i_i unk
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 sub_r0-r2-r3_lsr_i bfi_r2-r0_i_i	mvn_r2-r1 sub_r0-r2-r3_lsr_i bfi_r2-r0_i_i
and_r0-r1-r2_ror_i and_r0-r1-r0 orr_r0-r0_i add_r3-r2-r0	and_r0-r1-r2_ror_i orr_r0-r0_i add_r3-r2-r0
bfi_r0-r1_i_i orr_r2-r0-r2 sub_r1-r2_i ror_r2-r1_i eor_r0-r0-r2 eor_r0-r3-r0	bfi_r0-r1_i_i orr_r2-r0-r2 sub_r1-r2_i eor_r2-r0-r1_ror_i eor_r0-r2-r3
cmp_r0_i eor_cc_r0-r0-r1_lsl_i eor_r0-r2-r0 mvn_r2-r0 sub_r1-r2_i and_r0-r0-r2 eor_r0-r0-r1	cmp_r0_i eor_cc_r0-r0-r1_lsl_i eor_r0-r2-r0 mvn_r2-r0 sub_r0-r2_i
bfi_r0-r1_i_i eor_r2-r0-r1 rsb_r3-r2_i add_r0-r3_i sub_r3-r2-r0_ror_i	bfi_r0-r1_i_i eor_r2-r0-r1 rsb_r0-r2_i sub_r3-r2-r0_ror_i
add_r0-r1-r1_asr_i mvn_r2-r1 rsb_r1-r2-r0 orr_r0-r1-r2	mvn_r2-r1_asr_i rsb_r2-r2-r1_lsl_i unk
orr_r0-r1_i tst_r0-r1 mov_ne_r2_i add_r0-r3_i bic_r3-r2-r0	tst_r1-r1 mov_ne_r2_i add_r0-r3_i bic_r3-r2-r0
tst_r0-r1 mvn_eq_r2-r3 bfi_r1-r2_i_i bfi_r1-r1_i_i sub_r0-r1_i orr_r1-r2-r0_lsl_i orr_r3-r1_i	tst_r0-r1 mvn_eq_r2-r3 bfi_r1-r2_i_i sub_r0-r1_i orr_r1-r2-r0_lsl_i orr_r3-r1_i
tst_r0_i eor_eq_r1-r2-r1 mov_r2-r1 orr_r3-r2_i	tst_r0_i eor_ge_r1-r2-r1 orr_r3-r1_i
tst_r0-r1 rsb_eq_r1-r2_i mov_r3-r1 bic_r2-r2-r3 bfi_r0-r2_i_i sub_r2-r2-r0_asr_i	tst_r0-r1 rsb_ls_r1-r2_i bic_r2-r2-r1 sub_r2-r2-r0_asr_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1-r2_asr_i bic_r3-r2-r1 mov_r0-r3_lsl_i bfi_r0-r0_i_i rsb_r2-r0_i	tst_r0-r1 mov_ne_r1_i mov_eq_r1-r2_asr_i bic_r3-r2-r1 mov_r0-r3_lsl_i rsb_r2-r0_i
sub_r0-r0_i and_r1-r2-r0 mov_r2-r1_lsr_i mov_r3-r2_lsr_i	sub_r0-r0_i and_r1-r2-r0 lsr_r3-r1_i
tst_r0_i mov_eq_r1-r0_lsr_i rsb_r2-r0-r1_ror_i add_r2-r0-r2	tst_r0_i mov_eq_r1-r0_lsr_i ror_r2-r1_i
tst_r0-r1 eor_ne_r2-r1_i mov_r0-r1_lsl_i orr_r2-r2-r0 and_r0-r2-r1 bic_r0-r2-r0	tst_r1-r0 mov_r0-r1_lsl_i orr_r2-r2-r0 eor_ne_r2-r0_i bic_r0-r2-r1
bic_r0-r0-r1 and_r1-r1-r0_asr_i bfi_r0-r1_i_i orr_r0-r1-r0 eor_r0-r0-r1_lsr_i bfi_r0-r0_i_i	bic_r0-r0-r1 and_r1-r1-r0_asr_i bfi_r0-r1_i_i orr_r0-r1-r0 eor_r0-r0-r1_lsr_i
rsb_r0-r1-r2 and_r1-r0_i add_r2-r0-r1 bfi_r0-r2_i_i	rsb_r0-r1-r2 bfi_r0-r0_i_i
sub_r0-r0-r1 bfi_r1-r1_i_i cmp_r1-r2 rsb_ls_r2-r0_i bfi_r3-r2_i_i	sub_r0-r0-r1 cmp_r1-r2 rsb_ls_r2-r0_i bfi_r3-r2_i_i
cmp_r0_i mov_ls_r1-r2_ror_i orr_r2-r3_i bic_r1-r1-r2 orr_r1-r1-r3 bic_r0-r1-r3	cmp_r0_i mov_ls_r1-r2_ror_i orr_r2-r3_i bic_r1-r1-r2 mov_r0-r1_ror_i
tst_r0-r1 mov_ne_r0-r1 and_eq_r0-r1-r0 eor_r2-r1-r0	and_r2-r0-r1 rsb_r2-r2-r2_lsr_i bic_r2-r1-r2_asr_i
eor_r0-r0-r1_ror_i eor_r2-r0-r1_lsr_i orr_r0-r3-r1 and_r3-r2-r0_asr_i mov_r2-r3	eor_r0-r0-r1_ror_i eor_r2-r0-r1_lsr_i orr_r0-r3-r1 and_r2-r2-r0_asr_i
cmp_r0-r1 orr_eq_r2-r3-r1 eor_r2-r2_i bfi_r3-r2_i_i orr_r1-r3_i	orr_r1-r3_i
bic_r0-r0-r1 orr_r1-r0_i bic_r0-r0-r1 mov_r2-r0 mvn_r0-r2	unk
rsb_r0-r0-r1 orr_r1-r0-r2 rsb_r1-r2-r1 bic_r2-r1-r2 and_r3-r1-r2_asr_i add_r2-r3_i	rsb_r0-r0-r1 bic_r2-r0-r2 and_r3-r2-r2_asr_i add_r2-r3_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 eor_r1-r1_i	mvn_r1-r0 eor_r1-r1_i
eor_r0-r1_i bfi_r2-r1_i_i eor_r2-r2_i orr_r2-r2_i eor_r3-r0-r2_lsr_i sub_r3-r3-r0_lsl_i	eor_r0-r1_i eor_r3-r0-r2_lsr_i sub_r3-r3-r0_lsl_i
cmp_r0-r1 orr_cs_r0-r2-r0_asr_i bfi_r3-r0_i_i add_r0-r2-r1 rsb_r0-r0-r3_asr_i and_r1-r0-r1_asr_i	add_r0-r2-r1 rsb_r0-r0-r3_asr_i and_r1-r0-r1_asr_i
bfi_r0-r1_i_i add_r2-r1-r1 bic_r0-r0-r2 and_r3-r0-r2	eor_r3-r2-r2
cmp_r0-r1 mov_cs_r2-r3 rsb_r0-r0_i mov_r1-r0 add_r1-r1-r2	cmp_r0-r1 mov_cs_r2-r3 rsb_r0-r0_i add_r1-r0-r2
rsb_r0-r1_i mvn_r2-r0 mov_r1-r2 bfi_r3-r1_i_i	add_r2-r1_i bfi_r3-r2_i_i
bic_r0-r0-r1 sub_r2-r1-r0 bic_r2-r2-r1 rsb_r2-r2-r3 bfi_r1-r2_i_i	sub_r2-r1-r0 bic_r2-r2-r1 rsb_r2-r2-r3 bfi_r1-r2_i_i
bic_r0-r0-r1 rsb_r1-r0-r2 rsb_r0-r1-r0_asr_i bic_r0-r0-r1 bic_r0-r1-r0	bic_r0-r0-r1 sub_r0-r2-r0
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 bfi_r1-r1_i_i mvn_r3-r1	mov_r3-r2 bfi_r3-r2_i_i
orr_r0-r1_i sub_r1-r2-r0 mvn_r3-r1 orr_r2-r3_i bfi_r0-r2_i_i	orr_r0-r1_i unk orr_r2-r3_i bfi_r0-r2_i_i
tst_r0_i and_eq_r0-r1-r0 bic_r2-r1-r0	bic_r2-r1-r0
eor_r0-r0_i orr_r1-r0-r2 orr_r1-r2-r1 mvn_r0-r1	eor_r0-r0_i orr_r1-r0-r2 mvn_r0-r1
tst_r0-r1 eor_ne_r2-r2-r1 bfi_r0-r1_i_i sub_r0-r2-r0_asr_i bfi_r3-r0_i_i bfi_r2-r3_i_i rsb_r0-r1-r2_asr_i	tst_r0-r1 eor_ne_r2-r2-r1 rsb_r0-r1-r2_asr_i
and_r0-r1-r0 and_r2-r0-r3 bic_r3-r2-r0 eor_r1-r3_i bfi_r2-r1_i_i	and_r0-r1-r0 and_r2-r0-r3 mvn_r1_i bfi_r2-r1_i_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 bfi_r2-r2_i_i sub_r2-r0-r2 mov_r0-r2	mvn_r2-r1 bfi_r2-r2_i_i sub_r0-r0-r2
cmp_r0-r1 mvn_hi_r2-r3 mvn_r1-r2 bfi_r1-r1_i_i orr_r2-r1_i	cmp_r0-r1 mvn_hi_r2-r3 mvn_r1-r2 orr_r2-r1_i
orr_r0-r1_i sub_r2-r3_i add_r1-r0-r2_lsr_i rsb_r2-r1-r0_ror_i mov_r0-r2 add_r3-r0_i	orr_r0-r1_i sub_r2-r3_i add_r1-r0-r2_lsr_i rsb_r2-r1-r0_ror_i add_r3-r2_i
mvn_r0-r1 orr_r1-r0-r1 mov_r0-r1_lsl_i bfi_r1-r0_i_i bfi_r0-r1_i_i	mvn_r0_i
cmp_r0-r1 eor_eq_r2-r2_i and_r1-r2_i bic_r2-r1-r3 and_r2-r3-r2	mov_r2_i
mov_r0-r1 tst_r0-r2 mov_ne_r2-r0 mov_r1-r2 bic_r2-r1-r0	tst_r1-r2 and_ne_r2-r1_i
cmp_r0-r1 mvn_hi_r2-r3 cmp_r3_i mvn_hi_r1-r2 bic_r1-r0-r1 bic_r0-r0-r1	cmp_r0-r1 mvn_hi_r2-r3 cmp_r3_i mvn_hi_r1-r2 and_r0-r0-r1
sub_r0-r0-r1 and_r2-r0-r2_lsl_i orr_r1-r2_i sub_r2-r0-r1 mov_r0-r2	sub_r0-r0-r1 and_r2-r0-r2_lsl_i orr_r1-r2_i rsb_r0-r1-r0
rsb_r0-r1-r2 mov_r3-r0 mov_r2-r3_lsr_i rsb_r1-r2-r0_lsl_i bic_r0-r1-r2 sub_r3-r0_i	rsb_r0-r1-r2 mov_r2-r0_lsr_i rsb_r1-r2-r0_lsl_i bic_r0-r1-r2 sub_r3-r0_i
tst_r0_i mov_eq_r0_i add_eq_r0-r0-r0_lsr_i mvn_r1-r0	tst_r0_i mov_eq_r0_i mvn_r1-r0
mvn_r0-r1 bic_r1-r2-r1 eor_r3-r0-r1_lsr_i rsb_r1-r0_i eor_r0-r1-r3 bic_r3-r0-r1	mvn_r0-r1 bic_r1-r2-r1 eor_r3-r0-r1_lsr_i rsb_r1-r0_i bic_r3-r3-r1
cmp_r0_i mvn_lt_r0-r1 mvn_ge_r0-r1 orr_r2-r0_i and_r3-r2_i	and_r3-r1_i eor_r3-r3_i
sub_r0-r0_i rsb_r0-r0_i add_r1-r0_i mov_r2-r1	rsb_r2-r0_i
bfi_r0-r1_i_i mov_r2-r0 bic_r3-r1-r2 and_r2-r3-r0	bic_r2-r3-r3
rsb_r0-r0-r1_ror_i add_r0-r0-r1 and_r0-r0-r2 orr_r1-r0_i orr_r1-r1-r0	rsb_r0-r0-r1_ror_i add_r0-r0-r1 and_r0-r0-r2 orr_r1-r0_i
and_r0-r0-r1_lsl_i bfi_r0-r0_i_i mvn_r2-r0 eor_r3-r2-r0	unk
eor_r0-r1_i bic_r0-r0-r2 mvn_r1-r0 add_r3-r1_i bic_r3-r3-r1	eor_r0-r1_i bic_r0-r0-r2 sub_r3-r0_i bic_r3-r0-r3
rsb_r0-r1-r2 bic_r3-r0-r2 orr_r1-r3_i orr_r2-r1_i	rsb_r0-r1-r2 bic_r3-r0-r2 orr_r2-r3_i
orr_r0-r0-r1 eor_r0-r2-r0_asr_i mvn_r1-r0 mvn_r0-r1	orr_r0-r0-r1 eor_r0-r2-r0_asr_i
sub_r0-r0_i mvn_r1-r2 bfi_r2-r1_i_i bic_r3-r0-r2 bic_r0-r0-r3 mvn_r2-r0	sub_r0-r0_i mvn_r1-r2 bfi_r1-r2_i_i unk
tst_r0-r1 mvn_eq_r2-r1 mvn_ne_r2-r1 eor_r1-r2-r3 orr_r2-r1_i add_r3-r2-r3_lsl_i bfi_r2-r2_i_i and_r3-r2-r3	mvn_r2-r1 eor_r1-r2-r3 orr_r2-r1_i add_r3-r2-r3_lsl_i and_r3-r2-r3
bfi_r0-r1_i_i mov_r2-r1 sub_r3-r2-r0 mvn_r1-r3 orr_r1-r1-r3	mvn_r1_i
cmp_r0-r1 mvn_ge_r1-r2 bfi_r2-r1_i_i bfi_r1-r2_i_i bic_r1-r1-r0	cmp_r0-r1 mvn_ge_r1-r2 bfi_r1-r2_i_i bic_r1-r1-r0
eor_r0-r1-r2_lsl_i bic_r3-r3-r2 mov_r1-r0 and_r3-r1-r3 add_r2-r1-r1 and_r2-r3-r2_asr_i	bic_r3-r3-r2 eor_r0-r1-r2_lsl_i add_r2-r0-r0 and_r3-r0-r3 and_r2-r3-r2_asr_i
bic_r0-r1-r0 and_r2-r1-r0 mov_r0-r2 add_r1-r0_i and_r0-r1-r0_lsl_i orr_r3-r1-r0	bic_r0-r1-r0 add_r3-r0_i
mov_r0-r1 bic_r2-r1-r3 and_r0-r2-r0_asr_i bic_r3-r0-r2 bic_r1-r2-r3	bic_r1-r1-r3
orr_r0-r1-r2 mov_r3-r0 and_r2-r3-r0_asr_i add_r0-r2_i	orr_r0-r1-r2 and_r2-r0-r0_asr_i add_r0-r2_i
sub_r0-r0-r1_lsr_i bfi_r1-r0_i_i bic_r2-r1-r2 mov_r1-r2	sub_r0-r0-r1_lsr_i bfi_r1-r0_i_i bic_r1-r1-r2
mov_r0-r1_asr_i add_r0-r0_i bic_r2-r0-r2 bfi_r0-r2_i_i bic_r2-r2-r1 bic_r3-r2-r0	sub_r3-r2-r2
mvn_r0-r1 orr_r1-r0_i add_r0-r1-r1_lsl_i orr_r2-r1-r0_asr_i mov_r3-r2 mvn_r2-r3	mvn_r0-r1 orr_r1-r0_i add_r0-r0-r1_lsl_i orr_r2-r1-r0_asr_i mvn_r2-r2
add_r0-r1-r1_ror_i orr_r2-r0-r2_lsr_i bfi_r3-r2_i_i orr_r1-r0-r2 add_r2-r3-r3_ror_i rsb_r2-r1-r2_lsr_i	add_r0-r1-r1_ror_i orr_r2-r0-r2_lsr_i bfi_r3-r2_i_i add_r1-r3-r3_ror_i rsb_r2-r2-r1_lsr_i
bic_r0-r1-r2 mvn_r3-r1 cmp_r0_i eor_ls_r3-r3-r0_asr_i and_r1-r1-r3_lsr_i	mvn_r3-r1 and_r1-r1-r3_lsr_i
tst_r0-r1 and_ne_r2-r3-r0_lsr_i and_eq_r2-r0-r3_lsr_i bic_r2-r2-r0 bic_r1-r2-r3 mvn_r2-r1	unk
cmp_r0-r1 mov_hi_r2_i mvn_ls_r2-r0 orr_r1-r2_i orr_r2-r2_i bic_r0-r1-r2 bic_r3-r0-r1	bic_r3-r1-r1
tst_r0_i and_ne_r1-r2-r3_lsl_i and_eq_r1-r1-r0_ror_i orr_r0-r1-r0_asr_i mov_r3-r0 bic_r1-r3-r0	bic_r1-r0-r0
add_r0-r1-r2 mov_r1-r0_asr_i add_r1-r1-r1 add_r3-r1_i bfi_r1-r3_i_i bic_r3-r3-r1	add_r0-r1-r2 asr_r1-r0_i add_r3-r1_i bfi_r1-r3_i_i bic_r3-r3-r1
tst_r0-r1 mvn_ne_r2-r3 eor_r3-r3_i add_r2-r2-r1_asr_i orr_r2-r2-r3_asr_i bic_r2-r1-r2	tst_r1-r0 mvn_ne_r2-r3 add_r2-r2-r1_asr_i orr_r2-r2-r3_asr_i bic_r2-r1-r2
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 tst_r3-r1 add_ne_r2-r2-r3 bic_r2-r2-r1	tst_r3-r1 mvn_r2-r3 eor_ne_r2-r2-r3 bic_r2-r2-r1
tst_r0_i and_ne_r1-r0_i mov_eq_r1_i add_r2-r1-r1 mvn_r3-r2 rsb_r2-r3_i and_r0-r2-r3	tst_r0_i mvn_r3_i rsb_cs_r3-r3-r3_lsl_i rsb_r2-r3_i and_r0-r2-r3
sub_r0-r0_i bfi_r1-r0_i_i and_r1-r1_i mov_r2-r1	mov_r1_i and_r2-r1-r0_lsl_i
tst_r0_i sub_eq_r0-r0-r1 mvn_eq_r0-r2 and_r1-r0_i	tst_r0_i mvn_eq_r0-r2 and_r1-r0_i
and_r0-r1-r2 bfi_r1-r3_i_i eor_r2-r1-r0_ror_i mvn_r3-r2 and_r1-r1-r3_ror_i	and_r0-r1-r2 bfi_r1-r3_i_i eor_r2-r1-r0_ror_i bic_r1-r1-r2_ror_i
cmp_r0_i mvn_cc_r1-r0 tst_r2_i rsb_ne_r3-r0-r1 bic_r2-r0-r3 eor_r3-r0-r2	cmp_r0_i mvn_cc_r1-r0 tst_r2_i rsb_ne_r3-r0-r1 and_r3-r3-r0
tst_r0_i and_eq_r0-r1_i sub_ne_r0-r0-r2 rsb_r1-r3-r0_asr_i bic_r3-r3-r1 add_r3-r1-r3	tst_r0_i and_eq_r0-r1_i sub_ne_r0-r0-r2 rsb_r1-r3-r0_asr_i orr_r3-r1-r3
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 bic_r1-r2-r1 bfi_r2-r1_i_i bfi_r1-r2_i_i	mvn_r2-r0 mov_r3-r1_lsr_i bic_r1-r2-r3_lsl_i
add_r0-r1-r0_lsr_i bfi_r2-r0_i_i rsb_r1-r2_i and_r0-r1_i	and_r0-r2_i
tst_r0-r1 mvn_ne_r0-r1 bfi_r0-r0_i_i bic_r2-r3-r0 bic_r2-r2-r3	rsb_r2-r2-r2
and_r0-r1-r2_ror_i bic_r2-r1-r0 sub_r0-r2-r3_lsr_i bfi_r2-r2_i_i and_r3-r0-r2_lsl_i bfi_r1-r3_i_i	unk
tst_r0-r1 rsb_eq_r2-r2_i rsb_r3-r2_i bfi_r1-r1_i_i rsb_r3-r1-r3_lsl_i	tst_r0-r1 rsb_ls_r2-r2_i rsb_r3-r2_i rsb_r3-r1-r3_lsl_i
bfi_r0-r1_i_i bfi_r2-r0_i_i add_r2-r2-r2 rsb_r0-r2_i	bfi_r2-r1_i_i add_r2-r2-r2 rsb_r0-r2_i
cmp_r0_i mov_ls_r1_i mov_hi_r1_i and_r0-r1_i and_r2-r0-r2	and_r2-r2_i
mov_r0-r1 orr_r1-r2-r1_lsr_i and_r1-r1-r0 orr_r2-r1-r3_asr_i add_r1-r2-r2_asr_i	orr_r0-r2-r1_lsr_i and_r1-r1-r0 orr_r2-r1-r3_asr_i add_r1-r2-r2_asr_i
mvn_r0-r1 and_r0-r0-r2 tst_r3-r2 mvn_ne_r1-r2 add_r3-r1-r0_lsr_i	bic_r0-r2-r1 tst_r3-r2 mvn_ne_r1-r2 add_r3-r1-r0_lsr_i
orr_r0-r1-r2 cmp_r1-r0 mvn_hi_r2-r3 bfi_r0-r2_i_i bic_r2-r0-r3	orr_r0-r1-r2 bfi_r0-r2_i_i bic_r2-r0-r3
bfi_r0-r1_i_i orr_r2-r2-r0 bfi_r3-r2_i_i and_r2-r3-r0_asr_i	orr_r2-r2-r1 bfi_r3-r2_i_i and_r2-r3-r0_asr_i
tst_r0-r1 mov_ne_r2-r3_lsr_i eor_ne_r2-r3-r1 bic_r0-r1-r2 and_r3-r0_i orr_r2-r3_i	tst_r0-r1 mvn_ne_r2-r3 bic_r0-r1-r2 and_r3-r0_i orr_r2-r3_i
mov_r0-r1_ror_i add_r2-r3-r0 eor_r0-r3-r2_ror_i and_r0-r0-r2_lsr_i	add_r2-r3-r1_ror_i eor_r0-r3-r2_ror_i and_r0-r0-r2_lsr_i
bfi_r0-r1_i_i bfi_r2-r2_i_i sub_r3-r0_i bic_r1-r3-r2 mvn_r2-r1 eor_r3-r2_i	bfi_r0-r1_i_i bfi_r2-r2_i_i sub_r3-r0_i unk eor_r3-r2_i
tst_r0-r1 orr_eq_r1-r0-r2_asr_i and_r3-r1_i bic_r0-r3-r0 rsb_r2-r0-r3 eor_r1-r0-r2_lsr_i	tst_r0-r1 orr_eq_r1-r0-r2_asr_i and_r3-r1_i bic_r1-r3-r0
mov_r0-r1 tst_r2-r0 mov_ne_r1-r2_ror_i rsb_r0-r1_i	tst_r1-r2 mov_ne_r1-r2_ror_i rsb_r0-r1_i
mov_r0-r1 tst_r1-r0 mov_eq_r1-r2_asr_i mov_r2-r1 sub_r1-r2_i	tst_r1-r1 mov_eq_r1-r2_asr_i mov_r2-r1 sub_r1-r2_i
mvn_r0-r1 mvn_r2-r0 bfi_r1-r0_i_i add_r1-r2-r1_asr_i	add_r1-r1-r1_asr_i
tst_r0-r1 eor_eq_r2-r0-r2 sub_r0-r2_i mov_r3-r2 bic_r3-r0-r3 mvn_r0-r3	tst_r0-r1 eor_eq_r2-r0-r2 sub_r0-r2_i unk
eor_r0-r1-r0_asr_i bic_r2-r1-r0 add_r2-r1-r2_lsr_i add_r2-r2_i	and_r2-r1-r0_asr_i add_r2-r1-r2_lsr_i add_r2-r2_i
cmp_r0_i and_lt_r1-r0-r2 and_ge_r1-r0-r3 cmp_r2-r0 eor_lt_r2-r3-r0 add_r0-r1-r1 bic_r3-r2-r0	cmp_r0_i and_lt_r1-r0-r2 and_ge_r1-r0-r3 cmp_r2-r0 eor_lt_r2-r3-r0 bic_r3-r2-r1_lsl_i
tst_r0-r1 mov_ne_r2_i mov_r0-r3 bic_r1-r2-r0 orr_r2-r2-r1 mov_r1-r2	tst_r0-r1 mov_ne_r2_i mov_r1-r2
eor_r0-r0-r1 orr_r2-r1_i sub_r2-r0-r2 rsb_r2-r2_i mov_r3-r2	eor_r0-r0-r1 orr_r2-r1_i sub_r2-r0-r2 rsb_r3-r2_i
rsb_r0-r1-r2 sub_r3-r2-r0_lsl_i eor_r2-r0-r3_lsr_i orr_r1-r2_i bfi_r2-r1_i_i	rsb_r0-r1-r2 sub_r3-r2-r0_lsl_i eor_r2-r0-r3_lsr_i orr_r2-r2_i
cmp_r0_i mov_ls_r1_i mov_hi_r1_i bic_r1-r1-r2 add_r3-r2-r1	mov_r1_i cmp_r0_i mov_ls_r1_i orr_r3-r2-r1
rsb_r0-r1-r2 bfi_r1-r1_i_i bic_r0-r0-r2 and_r3-r1-r0	rsb_r0-r1-r2 bic_r0-r0-r2 and_r3-r1-r0
eor_r0-r1-r2 mvn_r2-r1 mov_r1-r2 orr_r2-r3-r0_lsl_i eor_r3-r2-r1	eor_r0-r1-r2 mvn_r2-r1 orr_r1-r3-r0_lsl_i eor_r3-r2-r1
eor_r0-r1-r2 bfi_r2-r0_i_i mov_r3-r2 orr_r0-r3_i	eor_r0-r1-r2 bfi_r2-r0_i_i orr_r0-r2_i
bfi_r0-r1_i_i bfi_r0-r0_i_i mvn_r1-r0 mvn_r2-r1	bfi_r0-r0_i_i mov_r2-r0
tst_r0_i mov_ne_r1_i mov_eq_r1-r0_lsl_i bic_r0-r1-r0 bfi_r0-r0_i_i	tst_r0_i mov_ne_r1_i mov_eq_r1-r0_lsl_i bic_r0-r1-r0
cmp_r0-r1 mvn_ls_r2-r0 mvn_hi_r2-r0 add_r1-r2_i mov_r0-r2 add_r2-r1-r1_ror_i orr_r3-r2-r0	sub_r1-r0-r0_lsl_i sub_r0-r1_i add_r2-r1-r1_ror_i orr_r3-r2-r0
cmp_r0-r1 mvn_cc_r2-r3 sub_r1-r3-r2_lsl_i bfi_r0-r1_i_i sub_r1-r0_i	bfi_r0-r3_i_i sub_r1-r0_i
mvn_r0-r1 eor_r0-r0-r2 bfi_r2-r0_i_i orr_r1-r0-r1_lsr_i mov_r3-r2 rsb_r3-r1-r3	mvn_r0-r1 eor_r0-r0-r2 bfi_r2-r0_i_i orr_r1-r0-r1_lsr_i rsb_r3-r1-r2
mov_r0-r1 add_r0-r2-r0_lsr_i orr_r2-r2-r0_asr_i bfi_r1-r2_i_i and_r0-r2_i orr_r0-r1-r0_lsr_i	add_r0-r2-r1_ror_i orr_r2-r2-r0_asr_i bfi_r1-r2_i_i and_r0-r2_i orr_r0-r1-r0_lsr_i
rsb_r0-r1-r2 add_r2-r0-r0 and_r0-r3-r2_asr_i mov_r2-r0	rsb_r0-r1-r2 mvn_r2-r0_lsl_i bic_r2-r3-r2_asr_i
and_r0-r1-r2 bic_r0-r0-r2 orr_r0-r0_i bfi_r0-r0_i_i	mov_r0_i
bic_r0-r1-r2 mov_r1-r0 cmp_r2-r3 eor_hi_r3-r3-r1_lsl_i bic_r0-r2-r3	bic_r0-r1-r2 cmp_r2-r3 eor_hi_r3-r3-r0_lsl_i bic_r0-r2-r3
bfi_r0-r1_i_i eor_r2-r3-r0_ror_i and_r1-r2-r1_ror_i bic_r2-r2-r3 orr_r0-r2-r1_lsr_i bfi_r3-r0_i_i	eor_r2-r3-r0_ror_i and_r1-r2-r1_ror_i bic_r2-r2-r3 orr_r0-r2-r1_lsr_i bfi_r3-r0_i_i
orr_r0-r1_i bfi_r2-r0_i_i bfi_r2-r2_i_i mvn_r0-r2	unk bfi_r2-r0_i_i rsb_r0-r2-r0_asr_i
eor_r0-r1-r2 orr_r1-r0-r3 mov_r0-r1 mvn_r2-r0	eor_r0-r1-r2 orr_r1-r0-r3 mvn_r2-r1
cmp_r0-r1 mov_ne_r2_i mov_eq_r2_i bfi_r1-r2_i_i bfi_r0-r1_i_i mvn_r2-r0	cmp_r0-r1 mov_ne_r2_i mov_eq_r2_i bfi_r0-r2_i_i mvn_r2-r0
bfi_r0-r1_i_i rsb_r2-r0_i add_r1-r2_i bfi_r0-r1_i_i	bfi_r0-r1_i_i rsb_r2-r0_i bfi_r0-r2_i_i
sub_r0-r1-r0 bfi_r2-r3_i_i bic_r3-r3-r2 rsb_r3-r3-r0_lsl_i	sub_r0-r1-r0 mvn_r4-r2_lsr_i and_r3-r3-r4_lsl_i rsb_r3-r3-r0_lsl_i
cmp_r0-r1 mvn_ls_r2-r3 mvn_hi_r2-r0 bic_r0-r0-r2 eor_r2-r0-r1 bfi_r0-r2_i_i mvn_r3-r0	cmp_r0-r1 and_ls_r0-r0-r3 eor_r2-r0-r1 bfi_r0-r2_i_i mvn_r3-r0
tst_r0-r1 rsb_eq_r2-r1-r2 orr_r0-r1-r2 mov_r1-r0	tst_r0-r1 rsb_eq_r2-r1-r2 orr_r1-r1-r2
and_r0-r0-r1_asr_i bfi_r1-r0_i_i eor_r2-r1-r3 bfi_r2-r2_i_i	and_r0-r0-r1_asr_i bfi_r1-r0_i_i eor_r2-r1-r3
eor_r0-r1_i mov_r2-r3_ror_i orr_r2-r0-r2 orr_r3-r2_i	eor_r0-r1_i orr_r2-r0-r3_ror_i orr_r3-r2_i
cmp_r0-r1 mov_ne_r2-r1 mov_eq_r2_i mvn_r1-r2 bfi_r2-r1_i_i	cmp_r0-r1 mov_ne_r2-r1 mov_eq_r2_i eor_r2-r2_i
add_r0-r1_i and_r2-r0-r3_lsl_i mvn_r3-r2 and_r1-r3-r2	sub_r1-r3-r3
tst_r0-r1 mov_eq_r1-r0 mvn_eq_r1-r0 rsb_r2-r0-r1 bfi_r2-r2_i_i	tst_r0-r1 mvn_eq_r1-r0 rsb_r2-r0-r1 bfi_r2-r2_i_i
cmp_r0_i mvn_hi_r0-r1 and_r2-r0_i and_r2-r1-r2_lsr_i mov_r3-r2	mov_r3_i
bic_r0-r1-r2 eor_r2-r3_i bic_r2-r0-r2 orr_r1-r1-r2 sub_r1-r1_i	sub_r1-r1_i
orr_r0-r1_i bic_r2-r0-r3 mvn_r0-r2 bic_r2-r2-r0 bic_r0-r0-r2	orr_r0-r1_i unk
tst_r0-r1 mov_eq_r2_i eor_r2-r2_i orr_r0-r0-r2_lsr_i	tst_r0-r1 mov_eq_r2_i orr_r0-r0-r2_lsr_i
bic_r0-r1-r2 rsb_r3-r2_i rsb_r1-r3-r0 rsb_r1-r1-r2_ror_i	orr_r3-r1-r2 sub_r1-r3_i rsb_r1-r1-r2_ror_i
cmp_r0_i rsb_cc_r1-r2-r0 rsb_cs_r1-r0_i bic_r2-r0-r1 eor_r2-r2_i mov_r1-r2	cmp_r0_i rsb_cc_r1-r2-r0 rsb_cs_r1-r0_i bic_r2-r0-r1 eor_r1-r2_i
bfi_r0-r0_i_i eor_r1-r1_i bic_r2-r1-r2 sub_r2-r2-r0 add_r2-r2_i	eor_r1-r1_i bic_r2-r1-r2 sub_r2-r2-r0 add_r2-r2_i
add_r0-r1-r2 bfi_r1-r3_i_i and_r0-r0-r3_ror_i mov_r3-r0 sub_r3-r1-r3_lsl_i	add_r0-r1-r2 and_r0-r0-r3_ror_i bfi_r1-r3_i_i sub_r3-r1-r0_lsl_i
cmp_r0_i rsb_ne_r1-r2_i mov_r3-r0 bic_r0-r3-r1 mvn_r1-r0	cmp_r0_i rsb_ne_r1-r2_i unk
sub_r0-r1-r2 eor_r1-r2_i bfi_r2-r0_i_i eor_r0-r1-r0 bic_r2-r0-r2	sub_r0-r1-r2 eor_r1-r0_i bic_r2-r1-r2
eor_r0-r0-r1_lsl_i bfi_r2-r0_i_i mvn_r1-r2 rsb_r2-r1-r3_lsl_i rsb_r3-r1-r2_lsr_i	bfi_r2-r0_i_i mvn_r1-r2 rsb_r2-r1-r3_lsl_i rsb_r3-r1-r2_lsr_i
eor_r0-r0-r1 eor_r2-r0-r2_lsl_i eor_r2-r2_i bfi_r0-r0_i_i bic_r2-r0-r2 bfi_r2-r2_i_i	eor_r0-r0-r1 eor_r2-r0-r2_lsl_i bic_r2-r2_i bic_r2-r0-r2
rsb_r0-r1_i sub_r2-r0_i add_r1-r2-r0 orr_r2-r0-r1 bic_r2-r1-r2	eor_r2-r1-r1
bic_r0-r0-r1 orr_r1-r0_i bic_r2-r1-r0 bic_r1-r2-r1	sub_r1-r1-r1
bfi_r0-r1_i_i bfi_r2-r0_i_i sub_r1-r3_i bic_r3-r2-r1	bfi_r2-r1_i_i sub_r1-r3_i bic_r3-r2-r1
rsb_r0-r1-r2 bic_r1-r0-r2 bfi_r1-r1_i_i mov_r0-r1_asr_i orr_r2-r0-r1	rsb_r0-r1-r2 bic_r1-r0-r2 orr_r2-r1-r1_asr_i
cmp_r0-r1 orr_lt_r0-r1-r0 orr_ge_r0-r1-r0 mvn_r1-r2 bic_r1-r0-r1 orr_r0-r3-r1	orr_r0-r0-r1 and_r1-r0-r2 orr_r0-r1-r3
tst_r0-r1 mvn_ne_r0-r2 and_ne_r0-r2-r3_lsl_i orr_r2-r1-r0 bfi_r3-r1_i_i sub_r1-r2-r1 bic_r0-r3-r1	tst_r0-r1 and_ne_r0-r2-r3_lsl_i bfi_r3-r1_i_i bic_r1-r0-r1 bic_r0-r3-r1
mvn_r0-r1 bfi_r2-r3_i_i bfi_r1-r0_i_i orr_r2-r2-r1 bfi_r3-r2_i_i bic_r0-r2-r3	mvn_r0-r1 orr_r2-r2-r1 bfi_r2-r0_i_i mvn_r3-r3_asr_i and_r0-r2-r3_lsl_i
mov_r0-r1 mov_r1-r0 bfi_r2-r1_i_i bfi_r1-r2_i_i	bfi_r1-r2_i_i
tst_r0-r1 mvn_eq_r1-r0 bfi_r1-r1_i_i bfi_r0-r1_i_i rsb_r0-r0_i	tst_r0-r1 mvn_eq_r1-r0 bfi_r0-r1_i_i rsb_r0-r0_i
bfi_r0-r0_i_i bfi_r1-r0_i_i mvn_r2-r3 orr_r0-r3-r1 and_r2-r2-r0	bfi_r1-r0_i_i bic_r2-r1-r3
cmp_r0-r1 mvn_eq_r2-r0 mov_eq_r2_i bfi_r2-r2_i_i eor_r0-r2_i	cmp_r0-r1 mov_eq_r2_i eor_r0-r2_i
tst_r0-r1 mov_eq_r1_i rsb_r0-r1-r2 bic_r3-r0-r2 mov_r0-r3	tst_r0-r1 mov_eq_r1_i rsb_r0-r1-r2 bic_r0-r0-r2
rsb_r0-r0-r1_asr_i add_r2-r2-r0_lsr_i bfi_r0-r2_i_i bfi_r0-r0_i_i eor_r1-r0_i bfi_r2-r1_i_i	rsb_r0-r0-r1_asr_i add_r2-r2-r0_lsr_i bfi_r2-r0_i_i
cmp_r0-r1 eor_lt_r2-r2_i eor_ge_r2-r3-r2 bfi_r0-r2_i_i eor_r2-r0_i eor_r0-r2_i	cmp_r0-r1 eor_lt_r2-r2_i eor_ge_r2-r3-r2 bfi_r0-r2_i_i eor_r0-r0_i
bic_r0-r0-r1 bic_r1-r2-r0 sub_r2-r1_i mvn_r1-r2	bic_r0-r0-r1 bic_r1-r2-r0 rsb_r1-r1_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 bfi_r2-r2_i_i	mvn_r2-r1
mov_r0-r1 and_r1-r0-r2_lsr_i and_r2-r2-r3_lsr_i sub_r1-r1-r2_lsr_i sub_r2-r2-r1_asr_i	and_r1-r1-r2_lsr_i and_r2-r2-r3_lsr_i sub_r1-r1-r2_lsr_i sub_r2-r2-r1_asr_i
orr_r0-r1_i sub_r1-r2_i orr_r0-r0_i bfi_r2-r1_i_i bic_r3-r0-r2 bic_r0-r0-r3	orr_r0-r1_i sub_r1-r2_i bfi_r2-r1_i_i and_r0-r0-r2
bic_r0-r1-r2 bfi_r2-r1_i_i rsb_r2-r2_i orr_r2-r2-r3_lsr_i and_r0-r0-r2 mov_r2-r0	bic_r0-r1-r2 bfi_r2-r1_i_i rsb_r2-r2_i orr_r2-r2-r3_lsr_i and_r2-r0-r2
orr_r0-r1_i sub_r0-r0_i cmp_r0_i add_hi_r2-r2-r3_lsl_i orr_r3-r3-r2	cmp_r1_i add_hi_r2-r2-r3_lsl_i orr_r3-r3-r2
sub_r0-r1-r2 bfi_r3-r0_i_i mov_r0-r3_lsl_i bic_r3-r3-r0	sub_r0-r1-r2 bfi_r3-r0_i_i bic_r3-r3-r3_lsl_i
tst_r0-r1 mvn_eq_r0-r2 bfi_r2-r0_i_i bfi_r2-r2_i_i orr_r3-r2_i	tst_r0-r1 mvn_ls_r0-r2 bfi_r2-r0_i_i orr_r3-r2_i
mvn_r0-r1 sub_r1-r2-r0 orr_r3-r3-r0_lsl_i bic_r0-r1-r3 mov_r2-r0	mvn_r0-r1 sub_r1-r2-r0 orr_r3-r3-r0_lsl_i bic_r2-r1-r3
bfi_r0-r1_i_i sub_r1-r2-r3_lsr_i sub_r3-r2-r1 sub_r3-r0-r3 sub_r2-r3_i	bfi_r0-r1_i_i sub_r3-r0-r3_lsr_i sub_r2-r3_i
tst_r0_i mvn_ne_r0-r1 mov_r2-r0 mvn_r3-r2 mvn_r0-r3	tst_r0_i mvn_ne_r0-r1
cmp_r0_i mvn_eq_r1-r2 mvn_r0-r1 add_r0-r0_i	cmp_r0_i mvn_ne_r2-r1 add_r0-r2_i
cmp_r0_i orr_eq_r0-r1-r2_asr_i and_r3-r0-r2 mov_r1-r3 mov_r0-r1_lsr_i	cmp_r0_i orr_eq_r0-r1-r2_asr_i and_r1-r0-r2_ror_i mov_r0-r1_lsr_i
tst_r0-r1 mvn_ne_r2-r1 sub_r2-r1-r2_lsl_i and_r3-r2-r0 sub_r1-r2-r3	tst_r0-r1 mvn_ne_r2-r1 sub_r2-r1-r2_lsl_i bic_r1-r2-r0
eor_r0-r1-r2 and_r3-r2-r1_asr_i rsb_r1-r2-r3 rsb_r2-r1_i orr_r0-r2-r0_lsl_i	eor_r0-r1-r2 bic_r3-r2-r1_asr_i add_r2-r3_i orr_r0-r2-r0_lsl_i
bfi_r0-r1_i_i orr_r1-r0_i mvn_r2-r1 mov_r3-r2_asr_i	bfi_r0-r1_i_i orr_r1-r0_i mvn_r3-r1_asr_i
rsb_r0-r1-r0 bic_r0-r1-r0 bfi_r0-r0_i_i mov_r1-r0_ror_i	rsb_r0-r1-r0 bic_r0-r1-r0 mov_r1-r0_ror_i
cmp_r0-r1 add_ne_r2-r3-r3_ror_i add_eq_r2-r0_i bic_r1-r0-r2 mvn_r3-r1	cmp_r0-r1 add_ne_r2-r3-r3_ror_i add_eq_r2-r0_i unk
cmp_r0_i orr_ne_r1-r2-r3_asr_i orr_r1-r1-r3 bfi_r1-r1_i_i bfi_r0-r1_i_i	cmp_r0_i orr_ne_r1-r2-r3_asr_i orr_r1-r1-r3 bfi_r0-r1_i_i
bfi_r0-r1_i_i bfi_r1-r2_i_i mvn_r2-r1 orr_r3-r2-r0	bfi_r0-r1_i_i bfi_r1-r2_i_i unk
add_r0-r0-r1 rsb_r2-r0_i mvn_r0-r2 rsb_r3-r0_i orr_r1-r3_i	add_r0-r0-r1 rsb_r3-r0_i orr_r1-r3_i
mov_r0-r1 sub_r1-r0-r2_asr_i bfi_r3-r1_i_i bic_r1-r3-r2 bic_r1-r2-r1	sub_r1-r2_i
tst_r0-r1 mov_ne_r0-r2_asr_i mov_eq_r0-r3_ror_i eor_r0-r2-r0 bic_r3-r0-r2	tst_r0-r1 mov_ne_r0-r2_asr_i mov_eq_r0-r3_ror_i bic_r3-r0-r2
bic_r0-r1-r2 orr_r3-r0-r1_lsr_i sub_r2-r3_i sub_r2-r3-r2	mov_r2_i
mov_r0-r1 mov_r1-r0 sub_r0-r0-r1 mvn_r2-r0 mvn_r0-r2	sub_r0-r0-r0
bic_r0-r0-r1 bic_r2-r1-r0 add_r2-r1-r2 orr_r3-r0-r2 rsb_r1-r0-r3	unk and_r1-r0-r1_lsl_i
and_r0-r0-r1_lsl_i bfi_r1-r0_i_i eor_r0-r1-r2_ror_i bfi_r1-r0_i_i eor_r1-r1_i and_r0-r1_i	eor_r0-r1-r2_lsr_i bfi_r1-r0_i_i eor_r1-r1_i and_r0-r1_i
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r0 sub_r1-r3_i bfi_r0-r1_i_i bic_r0-r2-r0 orr_r0-r2-r0	mvn_r2-r0 cmp_r0-r1 mvn_cc_r2-r1 orr_r0-r2-r2
bfi_r0-r1_i_i bfi_r2-r0_i_i and_r3-r2-r1 and_r2-r3_i	bfi_r2-r0_i_i and_r3-r2-r1 and_r2-r3_i
tst_r0-r1 add_eq_r0-r2-r2 mvn_eq_r0-r3 eor_r0-r0-r1	tst_r0-r1 mvn_eq_r0-r3 eor_r0-r0-r1
cmp_r0_i mov_ge_r1_i mvn_cs_r1-r2 eor_r3-r3-r1_asr_i and_r3-r0-r3 bfi_r0-r3_i_i	cmp_r0_i mvn_cs_r1-r2 eor_r3-r3-r1_asr_i and_r3-r0-r3 bfi_r0-r3_i_i
cmp_r0_i add_ne_r1-r2-r2 mov_r2-r1 mov_r0-r2 sub_r3-r0_i bfi_r1-r3_i_i	cmp_r0_i add_ne_r1-r2-r2 mov_r2-r1 mov_r0-r2 bfi_r1-r0_i_i
tst_r0-r1 mvn_eq_r0-r2 bic_r3-r2-r0 eor_r3-r2-r3	tst_r1-r0 and_ge_r0-r1-r0 and_r3-r2-r0
cmp_r0-r1 mov_lt_r2-r0_asr_i mov_ge_r2_i add_r3-r1-r2_ror_i mov_r1-r2_ror_i bic_r3-r3-r1	cmp_r0-r1 mov_lt_r2-r0_asr_i mov_ge_r2_i add_r3-r1-r2_ror_i bic_r3-r3-r2_ror_i
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r2 bic_r3-r2-r1 add_r3-r3_i bfi_r0-r3_i_i	bfi_r0-r2_i_i
cmp_r0-r1 mvn_cc_r1-r2 mvn_cs_r1-r0 mov_r2-r1	cmp_r0-r1 rsb_cs_r2-r0-r0_lsl_i mvn_r2-r2
tst_r0-r1 mov_eq_r2-r0 mov_r0-r2 orr_r0-r1-r0 bfi_r0-r0_i_i	tst_r0-r1 mov_eq_r2-r0 orr_r0-r1-r2
eor_r0-r1-r2 bfi_r1-r0_i_i mov_r3-r1_lsl_i bfi_r3-r3_i_i	eor_r0-r1-r2 bfi_r1-r0_i_i mov_r3-r1_lsl_i
tst_r0-r1 orr_ne_r0-r0-r2_lsr_i sub_r1-r2-r0 add_r1-r1-r0 eor_r3-r1_i bfi_r1-r3_i_i	bfi_r2-r2_i_i sub_r1-r2_i
mvn_r0-r1 cmp_r0-r2 mvn_cc_r3-r2 bic_r3-r3-r2 bic_r0-r3-r2	mvn_r0-r1 cmp_r0-r2 mvn_cc_r3-r2 bic_r0-r3-r2
tst_r0-r1 mov_eq_r0-r2 mvn_eq_r0-r2 and_r1-r0-r3 add_r0-r1-r1_lsr_i add_r3-r1-r0_lsl_i	tst_r0-r1 mvn_eq_r0-r2 and_r1-r0-r3 add_r0-r1-r1_asr_i add_r3-r1-r0_lsl_i
bfi_r0-r1_i_i and_r0-r0-r1_asr_i and_r0-r0-r2_lsr_i bfi_r1-r0_i_i bic_r3-r2-r1	and_r0-r0-r1_ror_i and_r0-r0-r2_lsr_i bfi_r1-r0_i_i bic_r3-r2-r1
and_r0-r1-r2 orr_r3-r0-r1 bfi_r1-r2_i_i sub_r3-r3-r1_lsl_i	orr_r3-r1-r1 bfi_r1-r2_i_i sub_r3-r3-r1_lsl_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 rsb_r0-r2-r1_ror_i	mvn_r1-r0 rsb_r0-r2-r1_ror_i
sub_r0-r1_i bfi_r2-r3_i_i orr_r0-r2-r0 bic_r0-r2-r0 rsb_r2-r0_i	mov_r2_i
tst_r0-r1 rsb_ne_r2-r0-r2 bfi_r3-r1_i_i tst_r2-r1 add_ne_r3-r3_i bfi_r0-r3_i_i	tst_r0-r1 rsb_ne_r2-r0-r2 tst_r2-r1 add_ne_r3-r3_i bfi_r0-r3_i_i
bfi_r0-r0_i_i mvn_r1-r0 mvn_r2-r1 bfi_r0-r2_i_i eor_r0-r0_i rsb_r3-r0_i	unk sub_r1-r0-r0_ror_i mvn_r3-r1_ror_i
sub_r0-r1-r2_asr_i mov_r1-r2 bic_r3-r0-r1 add_r1-r1-r3_asr_i bfi_r1-r1_i_i	sub_r0-r1-r2_asr_i bic_r3-r0-r2 add_r1-r2-r3_asr_i
and_r0-r1-r2_asr_i mvn_r1-r3 add_r3-r1_i rsb_r0-r3-r0	and_r0-r1-r2_asr_i rsb_r3-r3_i rsb_r0-r3-r0
bic_r0-r0-r1 bfi_r1-r1_i_i rsb_r2-r1_i rsb_r1-r0-r3_lsr_i bic_r3-r1-r2	bic_r0-r0-r1 rsb_r2-r1_i rsb_r1-r0-r3_lsr_i bic_r3-r1-r2
cmp_r0-r1 mov_hi_r2_i tst_r0_i eor_eq_r0-r2-r0 bic_r0-r0-r2	cmp_r0-r1 mov_hi_r2_i bic_r0-r0-r2
tst_r0-r1 mvn_eq_r2-r1 mov_r1-r2 eor_r0-r1_i bic_r0-r0-r2	tst_r0-r1 mvn_ls_r2-r1 orr_r0-r2_i sub_r0-r0-r2
bfi_r0-r1_i_i orr_r1-r0_i bfi_r2-r1_i_i sub_r1-r2-r1	orr_r1-r0_i bfi_r2-r1_i_i sub_r1-r2-r1
tst_r0-r1 eor_eq_r2-r3-r2 add_r3-r0-r1_lsl_i bic_r3-r2-r3 bfi_r2-r3_i_i	tst_r0-r1 eor_eq_r2-r3-r2 bic_r3-r2-r0 bfi_r2-r3_i_i
bic_r0-r1-r2 eor_r2-r0-r3_lsl_i sub_r3-r2_i and_r3-r3_i mvn_r0-r3	bic_r3-r1-r2 rsb_r3-r3_i unk
mvn_r0-r1 bic_r0-r0-r2 mov_r1-r0_lsl_i sub_r1-r0-r1	mvn_r0-r1 bic_r0-r0-r2 sub_r1-r0-r0_lsl_i
bfi_r0-r1_i_i bic_r1-r0-r1 orr_r2-r1_i bic_r3-r1-r2	sub_r3-r1-r1
tst_r0-r1 mov_ne_r2_i mov_r1-r2 mov_r3-r1_ror_i add_r2-r3_i	tst_r0-r1 mov_ne_r2_i mov_r3-r2_ror_i add_r2-r3_i
tst_r0-r1 add_ne_r2-r1-r3_asr_i add_eq_r2-r1-r2 bic_r2-r3-r2 sub_r2-r3-r2	tst_r0-r1 add_ne_r2-r1-r3_asr_i add_eq_r2-r1-r2 and_r2-r3-r2
orr_r0-r1_i sub_r2-r2-r0 bic_r2-r2-r0 and_r3-r2_i eor_r3-r3_i	mov_r3_i
bfi_r0-r0_i_i add_r1-r0-r1 orr_r1-r1_i eor_r0-r1_i	add_r1-r0-r1 orr_r1-r1_i eor_r0-r1_i
bic_r0-r1-r0 bfi_r1-r2_i_i bic_r0-r0-r2 bfi_r2-r1_i_i bic_r2-r0-r2 mov_r3-r2_ror_i	bic_r0-r1-r0 bic_r2-r0-r2 unk mov_r3-r2_ror_i
cmp_r0-r1 mov_cc_r2-r1_asr_i mov_cs_r2-r3 bfi_r2-r2_i_i bfi_r2-r2_i_i	cmp_r0-r1 mov_ne_r2-r1_asr_i mov_cs_r2-r3 bfi_r2-r2_i_i
mov_r0-r1 bfi_r2-r0_i_i orr_r1-r2_i bfi_r0-r1_i_i	mov_r0-r1 orr_r1-r2_i bfi_r0-r1_i_i
mov_r0-r1 rsb_r2-r0_i and_r0-r2_i mvn_r3-r0 add_r1-r0-r0 add_r1-r1-r3_ror_i	rsb_r2-r1_i and_r0-r2_i mvn_r3-r0 add_r1-r0-r0 add_r1-r1-r3_ror_i
cmp_r0_i mvn_hi_r1-r0 mvn_r0-r1 sub_r0-r0-r2	cmp_r0_i mvn_ls_r0-r1 sub_r0-r0-r2
bic_r0-r1-r2 eor_r0-r0-r2 rsb_r0-r0_i orr_r3-r0_i sub_r0-r3_i and_r3-r3-r0_lsr_i	orr_r0-r1-r2 rsb_r0-r0_i orr_r3-r0_i and_r3-r3-r0_lsr_i
bic_r0-r0-r1 rsb_r1-r0-r1 eor_r0-r1_i mov_r2-r0 and_r0-r1-r2 bfi_r2-r0_i_i	bic_r0-r0-r1 rsb_r1-r0-r1 eor_r2-r1_i and_r0-r1-r2 bfi_r2-r0_i_i
orr_r0-r1-r0 eor_r1-r0_i eor_r0-r1_i bfi_r0-r0_i_i eor_r2-r0-r1_lsl_i bfi_r3-r2_i_i	orr_r0-r1-r0 eor_r1-r0_i unk bfi_r3-r0_i_i
mov_r0-r1 and_r1-r1-r0 add_r2-r1-r2_lsl_i mov_r0-r2 orr_r1-r1-r0_ror_i sub_r0-r1_i	add_r2-r1-r2_lsl_i orr_r1-r1-r2_ror_i sub_r0-r1_i
bfi_r0-r1_i_i bfi_r2-r1_i_i bfi_r3-r0_i_i bic_r0-r3-r2 bic_r1-r0-r2 bfi_r2-r1_i_i	bfi_r2-r1_i_i bfi_r3-r0_i_i bic_r1-r3-r2 bfi_r2-r1_i_i
bfi_r0-r1_i_i tst_r2_i mvn_eq_r1-r0 rsb_r0-r1-r3 bfi_r3-r0_i_i	tst_r2_i mvn_eq_r1-r0 sub_r0-r1-r3 bfi_r3-r0_i_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 orr_r3-r3-r1	unk
tst_r0-r1 orr_eq_r2-r2_i and_r2-r2_i orr_r0-r2_i	mov_r0_i
eor_r0-r1_i bfi_r1-r0_i_i sub_r2-r1-r2_lsr_i mvn_r0-r2 bic_r2-r0-r1	eor_r0-r1_i sub_r2-r0-r2_lsr_i mvn_r0-r0 bic_r2-r0-r2
bic_r0-r1-r2 add_r3-r3-r2 bic_r0-r1-r0 add_r1-r3-r0 bfi_r3-r1_i_i orr_r2-r1-r3	bic_r0-r1-r2 add_r3-r3-r2 bic_r0-r1-r0 add_r1-r3-r0 ror_r3-r3_i orr_r2-r1-r3_lsl_i
mov_r0-r1 bfi_r0-r0_i_i rsb_r2-r3-r0_asr_i bfi_r2-r2_i_i	rsb_r2-r3-r1_asr_i
cmp_r0_i mvn_ge_r1-r2 and_r0-r1_i mvn_r3-r2 bic_r3-r0-r3	cmp_r0_i mvn_ge_r1-r2 and_r0-r1_i and_r3-r2-r0
tst_r0-r1 mov_ne_r1_i orr_r2-r2_i bic_r3-r3-r2 bic_r2-r3-r2 orr_r1-r1-r2	tst_r0-r1 mov_ne_r1_i orr_r2-r2_i bic_r2-r3-r2 orr_r1-r1-r2
tst_r0-r1 rsb_ne_r2-r1_i rsb_eq_r2-r3_i add_r0-r1_i and_r2-r2_i sub_r1-r0-r2 eor_r0-r1_i bic_r3-r0-r1	and_r3-r1_i
bfi_r0-r1_i_i bic_r2-r3-r2 orr_r1-r0-r3 and_r1-r2-r1	bic_r1-r3-r2
add_r0-r1_i add_r2-r3-r1_asr_i mvn_r3-r2 eor_r3-r3-r0 mvn_r2-r3	add_r0-r1_i add_r2-r3-r1_asr_i eor_r2-r0-r2
cmp_r0-r1 mvn_ls_r0-r2 mvn_hi_r0-r3 bfi_r3-r0_i_i orr_r3-r3-r1_lsr_i bic_r0-r3-r1 bic_r3-r1-r0 sub_r1-r1-r3_lsl_i	sub_r1-r1-r1_lsl_i
orr_r0-r1-r2 sub_r3-r0-r2 bic_r2-r3-r1 sub_r1-r2-r3_lsl_i add_r3-r3-r1_lsl_i	bic_r3-r1-r2 sub_r3-r3-r3_lsl_i
eor_r0-r1-r2 and_r3-r2-r0 mvn_r2-r3 mov_r3-r2_lsr_i bfi_r0-r3_i_i	eor_r0-r1-r2 unk mov_r3-r2_lsr_i bfi_r0-r3_i_i
bic_r0-r0-r1 mov_r1-r0_asr_i mov_r2-r1_asr_i bic_r3-r2-r0 and_r3-r3_i	unk bic_r3-r3-r3_asr_i and_r3-r3_i
tst_r0_i eor_ne_r1-r2-r3 eor_eq_r1-r3-r0 orr_r0-r1_i tst_r0-r1 mvn_ne_r2-r1 mvn_r1-r2	tst_r0_i eor_ne_r1-r2-r3 eor_eq_r1-r3-r0 tst_r1-r1 unk
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 sub_r3-r0-r2_lsl_i rsb_r1-r3-r0	mvn_r2-r3 lsl_r1-r2_i
mov_r0-r1_lsl_i bfi_r2-r2_i_i bfi_r1-r2_i_i orr_r1-r1-r0 mvn_r0-r1	orr_r0-r1-r1_lsl_i bfi_r0-r2_i_i mvn_r0-r0
tst_r0-r1 eor_eq_r1-r2-r1 mov_r3-r1 bic_r2-r3-r2 mvn_r1-r2	unk
and_r0-r0_i bic_r0-r0-r1 eor_r2-r0_i mov_r1-r2_ror_i mvn_r3-r1	and_r0-r0_i bic_r0-r0-r1 eor_r2-r0_i mvn_r3-r2_ror_i
tst_r0-r1 eor_ne_r2-r0_i add_r0-r2_i mov_r2-r3 bic_r2-r2-r3 sub_r1-r2-r0	tst_r0-r1 eor_ne_r2-r0_i add_r0-r2_i sub_r2-r2-r2 sub_r1-r2-r0
bfi_r0-r1_i_i and_r1-r0-r2_lsr_i bic_r3-r0-r1 and_r0-r3_i	bic_r1-r1-r2_lsr_i and_r0-r1_i
sub_r0-r1_i eor_r2-r3_i bic_r2-r0-r2 mov_r3-r2 bfi_r3-r3_i_i orr_r2-r3-r0_lsl_i	sub_r0-r1_i eor_r2-r3_i bic_r3-r0-r2 bfi_r3-r3_i_i orr_r2-r3-r0_lsl_i
sub_r0-r0-r1 cmp_r0_i eor_eq_r2-r0-r1_ror_i bfi_r1-r2_i_i mov_r2-r1_lsr_i	mov_r2-r1_lsr_i
eor_r0-r1-r2_lsl_i mvn_r3-r0 mvn_r1-r3 mov_r3-r1 orr_r3-r3_i	eor_r0-r1-r2_lsl_i orr_r3-r0_i
mvn_r0-r1 eor_r2-r3-r0 and_r1-r0-r2_lsl_i bfi_r1-r1_i_i eor_r2-r1_i	mvn_r0-r1 eor_r2-r3-r0 and_r1-r0-r2_lsl_i eor_r2-r1_i
bic_r0-r1-r2 add_r3-r0-r0_lsl_i tst_r1_i mvn_ne_r0-r3 bfi_r1-r0_i_i	bic_r0-r1-r2 tst_r1_i mvn_ne_r0-r0 bfi_r1-r0_i_i
mov_r0-r1 eor_r1-r0_i and_r2-r1-r3 mov_r3-r2 eor_r1-r3_i bic_r2-r1-r0	and_r3-r3_i rsb_r2-r3_i bic_r2-r2-r1
bfi_r0-r1_i_i bic_r0-r2-r0 bic_r2-r0-r2 bic_r1-r2-r1 rsb_r2-r1_i	mov_r2_i
add_r0-r1-r2_asr_i mov_r1-r0_asr_i sub_r1-r1_i sub_r3-r2-r1	add_r0-r1-r2_asr_i rsb_r3-r2-r0_asr_i rsb_r3-r3_i
mov_r0-r1 sub_r2-r2-r1 add_r3-r2-r0_lsl_i orr_r1-r0-r3	sub_r2-r2-r1 add_r3-r2-r1_lsl_i orr_r1-r1-r3
bic_r0-r0-r1 bic_r1-r0-r1 sub_r2-r0-r1 bfi_r0-r0_i_i add_r1-r2_i bic_r2-r0-r1	orr_r1-r1_i bic_r2-r0-r1
bic_r0-r1-r2 cmp_r2-r0 mov_ne_r0_i and_r2-r0-r1	and_r2-r1_i
sub_r0-r1_i bic_r2-r0-r1 bfi_r0-r2_i_i add_r1-r3-r0_asr_i orr_r2-r1_i	sub_r0-r1_i add_r1-r3-r0_asr_i orr_r2-r1_i
bic_r0-r1-r2 mvn_r3-r0 bic_r1-r2-r0 rsb_r3-r1-r3	unk rsb_r3-r2-r3
cmp_r0-r1 mvn_eq_r2-r3 bic_r0-r2-r3 eor_r1-r3-r0 sub_r2-r1-r3 bfi_r2-r2_i_i	cmp_r0-r1 bic_r2-r2-r3 mvn_eq_r2-r3 bfi_r2-r2_i_i
bfi_r0-r0_i_i tst_r1-r0 eor_eq_r2-r0-r2 rsb_r3-r2_i sub_r1-r3_i	tst_r1-r0 eor_ge_r2-r0-r2 rsb_r1-r2_i
mvn_r0-r1 add_r0-r0_i bfi_r2-r2_i_i bic_r1-r2-r0	sub_r1-r1_i bfi_r2-r2_i_i and_r1-r1-r2
and_r0-r0_i bfi_r1-r2_i_i eor_r2-r0-r3 sub_r0-r2-r1_asr_i add_r0-r0-r3	and_r0-r0_i eor_r2-r0-r3 sub_r0-r2-r1_asr_i add_r0-r0-r3
mov_r0-r1 bfi_r2-r0_i_i mov_r3-r2 orr_r0-r3-r1_asr_i	bfi_r2-r1_i_i orr_r0-r2-r1_asr_i
add_r0-r1-r2_lsr_i and_r1-r0_i and_r2-r0-r1 add_r1-r0-r2_asr_i	add_r0-r1-r2_lsr_i and_r1-r0_i add_r1-r0-r1_asr_i
eor_r0-r0-r1_lsr_i and_r2-r0_i mov_r3-r2_lsl_i add_r3-r3_i sub_r1-r3-r0	eor_r0-r0-r1_lsr_i and_r2-r0_i rsb_r3-r0-r2_lsl_i add_r1-r3_i
mov_r0-r1 orr_r2-r1_i rsb_r3-r2-r0_lsl_i bfi_r3-r3_i_i	orr_r2-r1_i rsb_r3-r2-r1_lsl_i
cmp_r0-r1 mov_lt_r2-r0_asr_i eor_r0-r2_i mov_r1-r0 eor_r3-r1_i	cmp_r0-r1 mov_lt_r2-r0_asr_i eor_r0-r2_i eor_r3-r0_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 bfi_r3-r1_i_i	mvn_r1-r2 bfi_r3-r1_i_i
orr_r0-r1_i bic_r2-r0-r3 mvn_r3-r0 bic_r1-r2-r3 bic_r3-r1-r3 add_r2-r3-r3_ror_i	orr_r0-r1_i bic_r3-r0-r3 add_r2-r3-r3_ror_i
add_r0-r1_i sub_r1-r2-r0_lsr_i bfi_r3-r1_i_i orr_r2-r0-r3_lsr_i rsb_r3-r2_i	add_r0-r1_i orr_r2-r0-r3_lsr_i rsb_r3-r2_i
sub_r0-r0_i mov_r1-r2 rsb_r0-r0-r3 and_r1-r0-r1 mov_r2-r1	sub_r0-r0_i rsb_r0-r0-r3 and_r2-r0-r2
tst_r0_i sub_eq_r1-r1-r2 mov_r3-r1 bfi_r1-r3_i_i	tst_r0_i sub_ls_r1-r1-r2 bfi_r1-r1_i_i
mvn_r0-r1 tst_r0_i mvn_ne_r0-r1 bfi_r2-r0_i_i add_r3-r2_i	mvn_r0-r1 bfi_r2-r0_i_i add_r3-r2_i
mov_r0-r1 and_r2-r3-r0_lsl_i orr_r2-r2-r1_asr_i bfi_r0-r2_i_i and_r1-r2-r0	and_r0-r3-r1_lsl_i orr_r0-r0-r1_asr_i bfi_r1-r0_i_i and_r1-r1-r0
bfi_r0-r1_i_i tst_r2_i eor_eq_r0-r1-r0_ror_i bic_r1-r1-r0 bfi_r2-r1_i_i	tst_r2_i eor_eq_r0-r1-r0_ror_i bic_r1-r1-r0 bfi_r2-r1_i_i
cmp_r0-r1 mov_hi_r2_i bic_r0-r3-r2 bic_r2-r1-r0 bic_r3-r2-r0 add_r1-r3-r2	cmp_r0-r1 mov_hi_r2_i bic_r0-r3-r2 bic_r2-r1-r0 add_r1-r2-r2
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r2 mvn_r0-r1 sub_r3-r0_i rsb_r2-r3_i sub_r3-r2-r0	tst_r0-r1 sub_eq_r0-r2-r1_lsl_i sub_r3-r0_i rsb_r2-r3_i sub_r3-r2-r0
cmp_r0-r1 rsb_cs_r2-r2-r0 and_r3-r0-r2_asr_i mov_r2-r3 eor_r2-r2_i	cmp_r0-r1 rsb_cs_r2-r2-r0 and_r3-r0-r2_asr_i eor_r2-r3_i
bfi_r0-r0_i_i bfi_r1-r0_i_i and_r1-r0-r1_ror_i bfi_r2-r1_i_i	bfi_r2-r0_i_i
cmp_r0-r1 mvn_cc_r2-r3 bfi_r0-r3_i_i add_r1-r1-r2_asr_i mov_r3-r0 bic_r0-r3-r1 rsb_r0-r0_i	cmp_r0-r1 mvn_cc_r2-r3 add_r1-r1-r2_asr_i bfi_r0-r3_i_i bic_r0-r0-r1 rsb_r0-r0_i
cmp_r0-r1 eor_hi_r2-r3_i bic_r0-r2-r1 bfi_r1-r0_i_i mov_r3-r1 mvn_r1-r3	cmp_r0-r1 eor_hi_r2-r3_i bic_r0-r2-r1 bfi_r1-r0_i_i mvn_r1-r1
cmp_r0-r1 mvn_cc_r2-r0 mvn_cs_r2-r3 and_r1-r1-r2 bic_r3-r2-r1 and_r2-r3_i	cmp_r0-r1 mvn_cc_r2-r0 mvn_cs_r2-r3 bic_r3-r2-r1 and_r2-r3_i
bfi_r0-r1_i_i bfi_r2-r0_i_i mov_r0-r2_ror_i mvn_r1-r2 add_r1-r0-r1 mvn_r0-r1	bfi_r2-r0_i_i sub_r0-r2-r2_ror_i
bic_r0-r1-r2 bic_r2-r2-r0 rsb_r2-r0-r2 orr_r0-r0-r2_lsr_i	bic_r0-r1-r2 rsb_r2-r0-r2 orr_r0-r0-r2_lsr_i
add_r0-r1_i bfi_r2-r0_i_i mvn_r3-r0 bic_r3-r2-r3	add_r0-r1_i bfi_r2-r0_i_i and_r3-r0-r2
tst_r0-r1 mvn_ne_r1-r2 mvn_r0-r1 mov_r1-r0	tst_r0-r1 mvn_ne_r1-r2 mvn_r1-r1
tst_r0-r1 rsb_ne_r2-r1-r2_lsr_i mov_ne_r2-r0_asr_i mvn_r0-r2 and_r0-r0-r2	mov_r0_i
and_r0-r1-r0_lsl_i and_r2-r0_i eor_r3-r1_i bfi_r0-r3_i_i add_r0-r2-r0	and_r0-r1-r0_lsl_i add_r3-r1_i bfi_r0-r3_i_i
bfi_r0-r1_i_i bfi_r2-r0_i_i bfi_r0-r0_i_i bic_r3-r2-r0 bic_r1-r2-r3	bfi_r0-r1_i_i bfi_r2-r0_i_i bfi_r0-r0_i_i and_r1-r0-r2
cmp_r0-r1 sub_ne_r2-r2-r0_lsr_i sub_eq_r2-r3_i bfi_r2-r2_i_i eor_r3-r2_i bic_r2-r3-r0	cmp_r0-r1 sub_ne_r2-r2-r0_lsr_i sub_eq_r2-r3_i eor_r3-r2_i bic_r2-r3-r0
sub_r0-r1_i rsb_r1-r1-r0_ror_i bfi_r1-r1_i_i bfi_r2-r1_i_i	sub_r0-r1_i sub_r1-r1-r0_ror_i bfi_r2-r1_i_i
sub_r0-r1-r0_asr_i bfi_r1-r0_i_i mvn_r2-r3 mvn_r3-r2 sub_r1-r1-r3_ror_i	sub_r0-r1-r0_ror_i bfi_r1-r0_i_i sub_r1-r1-r3_ror_i
bfi_r0-r0_i_i sub_r1-r2-r0 rsb_r3-r1_i and_r2-r3-r2 bfi_r1-r2_i_i bfi_r2-r1_i_i	sub_r1-r2-r0 rsb_r3-r1_i and_r2-r3-r2 bfi_r2-r1_i_i
orr_r0-r1-r2_ror_i bfi_r1-r3_i_i and_r1-r0-r1 and_r2-r1-r0_asr_i and_r1-r2_i	orr_r0-r1-r2_lsr_i and_r2-r1-r0_asr_i and_r1-r2_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 add_r2-r1-r2 bfi_r3-r2_i_i sub_r3-r3-r0	mvn_r1-r0 add_r2-r1-r2 bfi_r3-r2_i_i sub_r3-r3-r0
bfi_r0-r1_i_i sub_r1-r0-r2_asr_i bfi_r2-r1_i_i add_r1-r2-r2	rsb_r1-r1-r2_ror_i bfi_r2-r1_i_i add_r1-r2-r2
bfi_r0-r1_i_i bic_r2-r0-r3 and_r2-r0-r2_lsr_i mov_r0-r2_lsr_i eor_r1-r3_i bic_r1-r1-r0	bic_r2-r0-r3 and_r2-r0-r2_lsr_i mov_r0-r2_lsr_i eor_r1-r3_i bic_r1-r1-r0
bfi_r0-r1_i_i orr_r2-r1-r2 bic_r2-r0-r2 bic_r2-r2-r1	bfi_r0-r1_i_i orr_r2-r1-r2 bic_r2-r0-r2
tst_r0_i sub_eq_r1-r2-r1_asr_i bic_r3-r1-r2 mov_r0-r3	tst_r0_i sub_eq_r1-r2-r1_asr_i bic_r0-r1-r2
orr_r0-r1-r2 add_r2-r0-r0 bfi_r1-r2_i_i mov_r3-r1	bic_r3-r1_i
tst_r0-r1 eor_ne_r2-r3-r2 mov_r3-r2_asr_i add_r0-r3-r1 sub_r0-r0_i add_r0-r0-r0_ror_i	tst_r0-r1 eor_ne_r2-r3-r2 add_r0-r1-r2_asr_i sub_r0-r0_i add_r0-r0-r0_ror_i
mov_r0-r1 bfi_r0-r0_i_i mvn_r2-r0 bfi_r3-r2_i_i	mvn_r2-r1 bfi_r3-r2_i_i
mov_r0-r1 cmp_r1-r0 mov_cs_r2-r0_lsr_i sub_r2-r2-r0_ror_i add_r1-r2-r1	mov_r2-r1_lsr_i sub_r2-r2-r1_ror_i add_r1-r2-r1
cmp_r0_i add_ne_r1-r1-r2_asr_i mvn_r0-r1 orr_r2-r0_i sub_r2-r2_i bic_r1-r0-r2 mvn_r0-r1	cmp_r0_i add_ne_r1-r1-r2_asr_i mvn_r0-r1 orr_r2-r0_i sub_r2-r2_i unk
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r3_lsr_i bic_r3-r0-r2	tst_r0-r1 bic_ge_r3-r0-r3_lsr_i bic_ne_r3-r0-r3
mvn_r0-r1 bfi_r1-r0_i_i bfi_r2-r1_i_i bfi_r3-r2_i_i	bfi_r3-r2_i_i
cmp_r0-r1 mvn_lt_r0-r1 mvn_ge_r0-r1 rsb_r2-r3-r0_ror_i bic_r1-r0-r2 eor_r2-r1-r3	mvn_r0-r1 rsb_r2-r3-r0_ror_i bic_r1-r0-r2 eor_r2-r1-r3
sub_r0-r1_i bic_r0-r0-r2 orr_r3-r1-r0 orr_r1-r3_i bfi_r1-r1_i_i bic_r1-r0-r1	sub_r0-r1_i orr_r3-r0-r2_lsr_i orr_r1-r3_i bfi_r1-r1_i_i bic_r1-r0-r1
mvn_r0-r1 sub_r0-r0_i add_r1-r0-r2_lsr_i orr_r3-r1_i bfi_r0-r3_i_i and_r2-r0-r2_lsl_i	add_r0-r1_i mvn_r0-r0 and_r2-r0-r2_lsl_i
orr_r0-r1-r2_ror_i bfi_r3-r2_i_i rsb_r2-r1-r0 mov_r0-r3 mvn_r1-r0 bic_r2-r2-r1	bfi_r3-r2_i_i unk bic_r2-r3-r0
bic_r0-r1-r0 bfi_r2-r0_i_i rsb_r0-r3-r2 bic_r3-r1-r0 bic_r2-r0-r3	bic_r0-r1-r0 bfi_r2-r0_i_i rsb_r0-r3-r2 mov_r2-r0_ror_i
cmp_r0-r1 and_ls_r0-r2_i and_hi_r0-r0_i bfi_r2-r0_i_i orr_r0-r0-r2 mov_r2-r0 orr_r0-r2_i	orr_r0-r2_i
tst_r0_i mvn_eq_r1-r2 and_r1-r1_i bfi_r3-r1_i_i sub_r3-r3-r0 bic_r3-r1-r3	tst_r0_i mvn_eq_r1-r2 and_r1-r1_i add_ne_r3-r3-r0 bic_r3-r1-r3
eor_r0-r1-r0_lsr_i tst_r2-r0 sub_eq_r2-r2-r0_asr_i bic_r1-r3-r2 bic_r1-r1-r3	mov_r1_i
tst_r0-r1 mvn_ne_r1-r2 add_r1-r1-r1 mov_r0-r1 orr_r3-r1-r0_asr_i	tst_r0-r1 mvn_ne_r1-r2 add_r1-r1-r1 orr_r3-r1-r1_asr_i
sub_r0-r0-r1_asr_i rsb_r2-r2-r0_lsl_i orr_r0-r2_i bfi_r2-r0_i_i rsb_r3-r2_i	sub_r0-r0-r1_ror_i rsb_r2-r2-r0_lsl_i orr_r0-r2_i rsb_r3-r0_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 sub_r2-r1-r0 rsb_r2-r1-r2	rsb_r2-r0_i
bfi_r0-r1_i_i bfi_r2-r0_i_i bfi_r1-r2_i_i add_r3-r0_i add_r3-r3-r1 bic_r0-r3-r0	bfi_r0-r1_i_i bfi_r1-r0_i_i add_r3-r0_i add_r3-r3-r1 bic_r0-r3-r0
cmp_r0-r1 mvn_lt_r2-r1 cmp_r2_i sub_hi_r1-r0_i bic_r3-r0-r1 and_r0-r1-r3	sub_r0-r3-r3
tst_r0-r1 mvn_eq_r1-r0 orr_r2-r0-r1 mov_r3-r2_ror_i bic_r1-r2-r3	tst_r0-r1 mvn_eq_r1-r0 orr_r2-r0-r1 bic_r1-r2-r2_ror_i
add_r0-r0-r1 mov_r2-r0 sub_r3-r2-r0_lsl_i rsb_r3-r3-r0	add_r0-r1-r0 lsl_r3-r0_i
tst_r0-r1 sub_eq_r0-r2_i add_r0-r2-r0 add_r1-r2-r0	tst_r0-r1 sub_eq_r0-r2_i add_r1-r0-r2_lsl_i
add_r0-r0_i bic_r1-r1-r0 mvn_r2-r1 eor_r0-r2_i add_r0-r0-r0	add_r0-r0_i unk eor_r0-r2_i add_r0-r0-r0
cmp_r0_i orr_ls_r0-r1-r2_lsl_i bic_r0-r1-r0 bfi_r3-r0_i_i and_r1-r3_i	and_r1-r3_i
tst_r0-r1 mvn_ne_r1-r2 and_r1-r2-r1 bic_r3-r1-r0	tst_r0-r1 mvn_ne_r1-r2 and_r3-r1-r2_ror_i
and_r0-r0_i bfi_r1-r0_i_i add_r2-r0-r1 rsb_r2-r1-r2	and_r2-r0_i
mov_r0-r1 and_r2-r2-r0_lsr_i sub_r0-r0-r3 bic_r1-r2-r0 bic_r0-r0-r1	sub_r0-r1-r3
bfi_r0-r1_i_i eor_r1-r0_i mvn_r2-r1 and_r0-r2_i add_r3-r0-r0	unk bic_r3-r3-r3_ror_i
cmp_r0-r1 and_lt_r1-r2-r0 and_ge_r1-r2-r0 bfi_r1-r1_i_i eor_r0-r0_i eor_r2-r1-r0_asr_i	and_r1-r2-r0 eor_r2-r1-r0_asr_i
tst_r0-r1 mov_eq_r2-r1_lsr_i cmp_r1_i sub_cc_r2-r2-r1_asr_i eor_r3-r2_i	tst_r0-r1 mov_eq_r2-r1_lsr_i eor_r3-r2_i
tst_r0-r1 mvn_eq_r0-r2 mvn_eq_r0-r2 mov_r3-r0 add_r3-r3_i	tst_r0-r1 mvn_cs_r0-r2 add_r3-r0_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 orr_r3-r0-r2	mvn_r3_i
sub_r0-r1-r2 cmp_r2_i mov_cs_r3-r0_lsr_i mvn_r2-r3 and_r2-r2-r3	sub_r2-r2-r2
bic_r0-r1-r0 sub_r2-r1-r0_asr_i mvn_r3-r2 bfi_r1-r3_i_i bfi_r2-r1_i_i	bic_r0-r1-r0 sub_r2-r1-r0_asr_i bfi_r2-r1_i_i
rsb_r0-r1_i eor_r2-r0-r1 mvn_r0-r2 bfi_r3-r0_i_i	unk
eor_r0-r1_i mov_r1-r0 bic_r1-r1-r0 bic_r0-r2-r1	orr_r0-r2-r2
bfi_r0-r1_i_i rsb_r1-r0_i mov_r0-r1 rsb_r0-r0-r1_lsr_i	bfi_r0-r1_i_i rsb_r1-r0_i rsb_r0-r1-r1_lsr_i
orr_r0-r1-r2 eor_r2-r0-r3_lsl_i eor_r3-r0-r1_asr_i rsb_r1-r3-r2_lsl_i bfi_r0-r1_i_i	orr_r0-r1-r2 eor_r3-r0-r1_ror_i bfi_r0-r3_i_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 bic_r3-r0-r1	tst_r0-r1 mvn_r3-r1 bic_ne_r3-r3-r2
cmp_r0-r1 mov_ls_r0_i add_r2-r0_i rsb_r0-r2-r0 add_r0-r0-r0 orr_r0-r0_i	mvn_r0_i
cmp_r0-r1 mvn_cs_r2-r1 bic_r2-r1-r2 bic_r2-r1-r2 mov_r0-r2	cmp_r0-r1 and_cc_r0-r1-r2 rsb_cs_r0-r2-r2
and_r0-r0-r1_lsl_i add_r0-r0-r2_asr_i orr_r2-r0-r3 bfi_r1-r2_i_i	orr_r2-r3-r2_ror_i bfi_r1-r2_i_i
mov_r0-r1 add_r2-r1_i and_r0-r0_i eor_r3-r0-r2	and_r0-r1_i add_r2-r1_i eor_r3-r0-r2
eor_r0-r0-r1_ror_i bic_r1-r1-r0 add_r2-r1_i sub_r3-r2_i	eor_r0-r0-r1_ror_i bic_r1-r1-r0 sub_r3-r1_i
sub_r0-r0-r1_ror_i mov_r2-r0 tst_r3_i mvn_ne_r3-r2 bfi_r3-r3_i_i	sub_r0-r0-r1_ror_i tst_r3_i mvn_ne_r3-r0 bfi_r3-r3_i_i
orr_r0-r1-r2 mov_r3-r2 add_r0-r2-r0 add_r0-r0-r3_lsr_i bic_r3-r1-r0	orr_r0-r1-r2 add_r0-r2-r0 add_r0-r0-r2_lsr_i bic_r3-r1-r0
sub_r0-r1-r2_ror_i rsb_r3-r0_i add_r0-r3-r0_asr_i bfi_r2-r0_i_i	sub_r0-r1-r2_ror_i eor_r0-r0-r0_ror_i bfi_r2-r0_i_i
cmp_r0-r1 and_cc_r1-r2-r0_lsr_i and_cs_r1-r1-r3 and_r3-r2-r1 bic_r3-r2-r3	cmp_r0-r1 and_cc_r1-r2-r0_lsr_i and_cs_r1-r1-r3 bic_r3-r2-r1
tst_r0-r1 and_ne_r0-r0-r2 and_eq_r0-r3_i mov_r1-r0 orr_r3-r0-r1 bic_r3-r3-r0	bic_r3-r3-r3
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 bic_r2-r3-r1 and_r0-r2_i eor_r3-r0_i	and_r2-r2-r3 and_r0-r2_i eor_r3-r0_i
orr_r0-r0-r1 bfi_r1-r0_i_i bic_r0-r0-r2 orr_r1-r2-r1 mvn_r3-r1 rsb_r1-r3-r0	orr_r0-r1-r0 bfi_r1-r0_i_i orr_r0-r0-r2 unk rsb_r1-r3-r0
tst_r0-r1 sub_ne_r2-r3_i add_r1-r2-r2 mov_r0-r2 rsb_r3-r1_i add_r0-r3-r0	tst_r0-r1 sub_ne_r2-r3_i add_r1-r2-r2 rsb_r3-r1_i add_r0-r3-r2
eor_r0-r1_i bic_r1-r0-r2 add_r3-r1-r1 eor_r3-r3-r0	eor_r0-r1_i bic_r1-r0-r2 eor_r3-r0-r1_lsl_i
tst_r0-r1 rsb_eq_r1-r1_i rsb_r2-r3-r1 bfi_r1-r2_i_i orr_r0-r0-r1_asr_i	tst_r0-r1 rsb_ls_r1-r1_i orr_r0-r0-r1_asr_i
mov_r0-r1 bfi_r0-r0_i_i orr_r0-r0_i add_r1-r0_i eor_r2-r0-r1 add_r0-r2_i	orr_r0-r1_i add_r1-r0_i eor_r2-r0-r1 add_r0-r2_i
tst_r0_i rsb_eq_r1-r1_i sub_r2-r0-r1_lsr_i bfi_r0-r2_i_i bfi_r3-r0_i_i orr_r2-r1-r3_ror_i	tst_r0_i rsb_eq_r1-r1_i sub_r0-r0-r1_lsr_i bfi_r3-r0_i_i orr_r2-r1-r3_ror_i
rsb_r0-r1-r2 mvn_r3-r1 orr_r2-r3-r1 add_r0-r0-r2	sub_r3-r1-r2 mvn_r0-r3
add_r0-r1-r2_lsl_i bfi_r0-r0_i_i mov_r2-r0 bfi_r3-r2_i_i	bfi_r3-r1_i_i
tst_r0_i mvn_ne_r0-r1 mvn_r2-r0 bic_r2-r0-r2 add_r2-r2-r2_lsr_i	tst_r0_i mvn_ne_r0-r1 add_r2-r0-r0_lsr_i
tst_r0_i mvn_ne_r1-r0 bfi_r2-r2_i_i bic_r2-r1-r2 sub_r3-r1-r2	bfi_r2-r2_i_i tst_r0_i mvn_ne_r1-r0 and_r3-r1-r2
cmp_r0_i mov_ls_r1-r0 mvn_r2-r1 bfi_r3-r2_i_i bfi_r0-r3_i_i rsb_r2-r0_i mov_r1-r2	bfi_r0-r3_i_i rsb_r1-r0_i
bfi_r0-r0_i_i eor_r1-r2_i add_r2-r2-r1_asr_i bic_r3-r3-r0 and_r1-r3-r2 bfi_r2-r1_i_i	add_r2-r2-r2_asr_i bic_r3-r3-r0 and_r1-r3-r2 bfi_r2-r1_i_i
eor_r0-r1_i mov_r1-r0 eor_r2-r0-r1 bfi_r1-r2_i_i	bic_r1-r1_i
orr_r0-r0-r1_ror_i eor_r2-r2-r0 bic_r3-r2-r3 mvn_r2-r3 mvn_r1-r2 and_r3-r1_i	orr_r0-r0-r1_ror_i eor_r2-r2-r0 bic_r1-r2-r3 and_r3-r1_i
mov_r0-r1_lsl_i rsb_r2-r1-r0_asr_i bic_r3-r3-r1 bic_r2-r3-r2 bfi_r2-r2_i_i bfi_r2-r2_i_i	mov_r0-r1_lsl_i rsb_r2-r1-r0_asr_i bic_r3-r3-r1 bic_r2-r3-r2 bfi_r2-r2_i_i
tst_r0-r1 mov_eq_r0-r2 bic_r3-r0-r2 mvn_r1-r3 bic_r2-r1-r3	tst_r0-r1 mov_eq_r0-r2 unk
tst_r0-r1 and_ne_r0-r1-r0 and_eq_r0-r0-r2_ror_i bic_r1-r3-r0 orr_r3-r3_i bic_r3-r1-r3	sub_r3-r1-r1
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 and_r2-r3-r1	bic_r2-r3-r0
orr_r0-r0-r1_asr_i bfi_r0-r0_i_i sub_r0-r0_i bfi_r0-r0_i_i	orr_r0-r0-r1_asr_i sub_r0-r0_i bfi_r0-r0_i_i
and_r0-r0_i rsb_r1-r0-r2_asr_i mov_r2-r1_lsl_i and_r0-r1-r2	and_r0-r0_i rsb_r1-r0-r2_asr_i and_r0-r1-r1_lsl_i
mvn_r0-r1 mvn_r1-r0 sub_r1-r1_i mvn_r2-r1 add_r2-r2-r2_asr_i mvn_r3-r2	rsb_r2-r1_i add_r2-r2-r2_asr_i mvn_r3-r2
tst_r0-r1 mov_eq_r0_i and_r1-r0-r1 rsb_r0-r1-r0	tst_r0-r1 mov_eq_r0_i bic_r0-r0-r1
orr_r0-r1-r0 tst_r2-r3 and_ne_r1-r1-r0 bic_r1-r2-r1 rsb_r0-r1-r2	and_r0-r1-r2
cmp_r0-r1 mov_eq_r0-r1 cmp_r0-r2 and_lt_r0-r0-r3 orr_r2-r2-r0	cmp_r0-r2 and_lt_r0-r0-r3 orr_r2-r2-r0
bic_r0-r1-r0 bic_r2-r0-r1 bfi_r1-r2_i_i bfi_r3-r1_i_i bfi_r2-r3_i_i	bfi_r3-r1_i_i bic_r2-r0-r0 bfi_r2-r3_i_i
sub_r0-r0-r1_lsl_i mov_r2-r0 add_r2-r2-r2_asr_i mvn_r3-r2 rsb_r2-r3_i	sub_r0-r0-r1_lsl_i add_r2-r0-r0_asr_i add_r2-r2_i
orr_r0-r1_i bfi_r2-r0_i_i bic_r1-r2-r0 orr_r0-r2-r1 orr_r1-r0-r2_lsl_i	orr_r2-r2_i orr_r1-r2-r2_lsl_i
bic_r0-r1-r2 bic_r3-r1-r2 orr_r0-r2-r0_lsr_i bic_r0-r0-r3	bic_r3-r1-r2 orr_r0-r2-r3_lsr_i bic_r0-r0-r3
cmp_r0-r1 rsb_cc_r0-r0-r2 bic_r3-r0-r2 mvn_r2-r3	cmp_r0-r1 rsb_cc_r0-r0-r2 unk
add_r0-r0_i orr_r1-r2-r0 mvn_r0-r1 bic_r3-r1-r0 orr_r1-r1-r3 bic_r2-r3-r1	bic_r2-r2-r2
add_r0-r1-r0 eor_r0-r0-r2 add_r2-r1-r1 sub_r2-r2-r0_lsl_i sub_r3-r2-r1_asr_i and_r2-r3_i	add_r2-r1-r1 sub_r3-r2-r1_asr_i and_r2-r3_i
mvn_r0-r1 rsb_r1-r2-r0 orr_r2-r1-r0_ror_i eor_r3-r2-r1	add_r3-r1-r2 bic_r3-r3-r1_ror_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 add_r2-r1-r0_lsr_i	sub_r0-r2-r0_lsr_i mvn_r2-r0
bic_r0-r0-r1 sub_r1-r0-r1 sub_r2-r0-r1 rsb_r0-r2_i	rsb_r0-r1_i
cmp_r0_i mov_ne_r0_i orr_r1-r0-r2_ror_i rsb_r0-r1-r2 bfi_r3-r3_i_i add_r0-r0-r3 bic_r1-r0-r1	mov_r0_i orr_r1-r0-r2_ror_i rsb_r0-r1-r2 bfi_r3-r3_i_i add_r0-r0-r3 bic_r1-r0-r1
sub_r0-r0_i mvn_r1-r0 and_r0-r2-r1_asr_i mov_r3-r0 bic_r0-r2-r3 mvn_r3-r0	rsb_r1-r0_i bic_r0-r2-r1_asr_i mvn_r3-r0
cmp_r0-r1 add_ne_r2-r0-r3 add_eq_r2-r0-r3 add_r1-r3-r2 mov_r0-r1_lsr_i	add_r0-r0-r3_lsl_i lsr_r0-r0_i
bfi_r0-r1_i_i rsb_r2-r0_i mov_r3-r1 mov_r0-r2 bic_r0-r0-r3	bfi_r0-r1_i_i rsb_r2-r0_i bic_r0-r2-r1
mov_r0-r1 mvn_r2-r0 bfi_r1-r2_i_i mvn_r2-r1 mvn_r0-r2 bfi_r2-r0_i_i	mvn_r2-r1 bfi_r2-r1_i_i
and_r0-r1-r0 bfi_r1-r0_i_i and_r1-r1_i bfi_r2-r1_i_i mov_r1-r2_lsr_i mvn_r2-r1	mvn_r2-r2_lsr_i
tst_r0-r1 and_eq_r1-r0-r2 bic_r1-r1-r0 orr_r3-r1_i mov_r2-r3_lsr_i and_r1-r3-r2	tst_r0-r1 and_eq_r1-r0-r2 bic_r1-r1-r0 orr_r3-r1_i and_r1-r3-r1_lsr_i
cmp_r0-r1 and_cs_r2-r1-r2 bic_r1-r2-r3 mov_r2-r1	cmp_r0-r1 and_cs_r2-r1-r2 bic_r2-r2-r3
tst_r0-r1 mvn_eq_r1-r2 eor_ne_r1-r1-r3_lsl_i eor_r1-r1-r3 and_r3-r3-r1	tst_r1-r0 eor_r1-r1-r3_lsl_i bic_ge_r1-r3-r2 bic_r3-r3-r1
orr_r0-r0_i rsb_r1-r0_i tst_r0_i sub_ne_r2-r2-r1_lsr_i mvn_r0-r2	mvn_r1-r0 sub_r2-r2-r1_lsr_i mvn_r0-r2
cmp_r0-r1 mov_lt_r2-r0_ror_i add_r0-r3-r1_asr_i bic_r3-r2-r0 bic_r0-r2-r3 and_r2-r2-r0	cmp_r0-r1 mov_lt_r2-r0_ror_i add_r0-r3-r1_asr_i and_r2-r2-r0
tst_r0-r1 mov_ne_r2-r1_lsr_i mov_eq_r2-r0 eor_r2-r2-r3 bfi_r2-r2_i_i	mov_r2-r1_lsr_i tst_r0-r1 mov_ls_r2-r0 eor_r2-r2-r3
tst_r0-r1 mov_eq_r2-r0_ror_i sub_r1-r3-r1_asr_i add_r3-r1-r1 mov_r0-r3 eor_r3-r2-r0 add_r0-r3_i	tst_r0-r1 sub_r1-r3-r1_asr_i mov_cs_r2-r0_ror_i add_r3-r1-r1 eor_r3-r2-r3 add_r0-r3_i
and_r0-r1_i mvn_r2-r0 eor_r3-r2_i bic_r0-r3-r0	and_r0-r1_i mvn_r2-r0 bic_r0-r2_i
and_r0-r1-r2 bfi_r2-r0_i_i bfi_r2-r2_i_i mov_r0-r2 mvn_r3-r0 bic_r1-r3-r0	and_r0-r1-r2 bfi_r2-r0_i_i bfi_r2-r2_i_i mvn_r1-r2_lsl_i
orr_r0-r0-r1_ror_i add_r1-r0-r1_asr_i and_r2-r3_i orr_r1-r2-r1_lsl_i bfi_r2-r1_i_i	and_r2-r3_i bfi_r2-r2_i_i
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 bfi_r2-r1_i_i sub_r1-r0-r3_lsl_i orr_r0-r2-r1_lsr_i	mvn_r1-r2 bfi_r2-r1_i_i sub_r1-r0-r3_lsl_i orr_r0-r2-r1_lsr_i
cmp_r0_i mov_ls_r1-r2 mov_hi_r1_i bfi_r3-r3_i_i sub_r1-r1-r3_asr_i	cmp_r0_i mov_ls_r1-r2 mov_hi_r1_i sub_r1-r1-r3_asr_i
bic_r0-r1-r2 orr_r1-r0-r2 bic_r2-r3-r1 mvn_r3-r2	orr_r1-r1-r2 unk
eor_r0-r0-r1_asr_i mov_r2-r3 bic_r2-r2-r0 orr_r1-r3_i sub_r3-r1-r2_ror_i	eor_r0-r0-r1_asr_i orr_r1-r3_i bic_r2-r3-r0 sub_r3-r1-r2_ror_i
cmp_r0-r1 mvn_hi_r2-r0 mvn_r0-r2 mvn_r1-r0	cmp_r0-r1 mvn_hi_r2-r0 mov_r1-r2
cmp_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 orr_r2-r0_i	mvn_r0-r1 orr_r2-r0_i
tst_r0_i eor_eq_r1-r1_i eor_r0-r1-r2 mov_r2-r3 and_r3-r2-r0_asr_i	eor_r0-r1-r2 and_r3-r3-r0_asr_i
sub_r0-r0-r1 mov_r2-r0 mov_r3-r1 bfi_r0-r2_i_i eor_r1-r3-r0_lsl_i	sub_r0-r0-r1 eor_r1-r1-r0_lsl_i
bic_r0-r1-r2 bfi_r1-r2_i_i cmp_r2-r0 mov_ne_r0-r2_lsr_i orr_r1-r1-r0_ror_i	bfi_r1-r2_i_i mov_r0-r2_lsr_i orr_r1-r1-r0_ror_i
bfi_r0-r1_i_i bfi_r2-r2_i_i rsb_r1-r0-r3 sub_r0-r3-r1_lsr_i add_r1-r2-r0_lsr_i rsb_r1-r2-r1	bfi_r0-r1_i_i rsb_r2-r0-r3 sub_r0-r3-r2_lsr_i lsr_r1-r0_i
orr_r0-r1_i sub_r2-r0_i and_r3-r0_i and_r3-r3-r2	and_r3-r1_i
sub_r0-r1_i rsb_r0-r1-r0_lsr_i and_r2-r3_i mov_r3-r0 orr_r0-r3-r2	sub_r0-r1_i rsb_r0-r1-r0_lsr_i and_r2-r3_i orr_r0-r0-r2
bfi_r0-r0_i_i rsb_r1-r0-r1_lsl_i eor_r1-r1-r2_lsr_i rsb_r3-r2-r1	rsb_r1-r0-r1_lsl_i eor_r1-r1-r2_lsr_i rsb_r3-r2-r1
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r3 bic_r3-r3-r2	tst_r0-r1 and_ne_r3-r0-r3
orr_r0-r1_i bfi_r2-r0_i_i add_r2-r2-r3_asr_i orr_r1-r3-r2_ror_i rsb_r1-r1_i	bfi_r2-r1_i_i add_r1-r2-r3_asr_i orr_r1-r3-r1_ror_i rsb_r1-r1_i
cmp_r0_i sub_hi_r0-r1_i bfi_r1-r1_i_i rsb_r1-r0-r1_asr_i bfi_r0-r0_i_i sub_r1-r0-r1_asr_i mvn_r2-r1	cmp_r0_i sub_hi_r0-r1_i rsb_r1-r0-r1_asr_i sub_r1-r0-r1_asr_i mvn_r2-r1
cmp_r0-r1 mov_cc_r2-r3 eor_r2-r2_i bic_r0-r0-r2 sub_r2-r0-r2_lsr_i bfi_r2-r2_i_i bfi_r1-r2_i_i	cmp_r0-r1 bic_cc_r2-r3_i bic_r0-r0-r2 sub_r2-r0-r2_lsr_i bfi_r1-r2_i_i
cmp_r0-r1 orr_eq_r2-r3-r1_asr_i mvn_ls_r2-r3 orr_r3-r2_i eor_r2-r3_i	cmp_r0-r1 mvn_ls_r2-r3 orr_r3-r2_i eor_r2-r3_i
and_r0-r1-r2_ror_i sub_r0-r0_i mov_r1-r0_lsl_i mvn_r2-r1 sub_r1-r1_i rsb_r3-r1-r2	and_r0-r1-r2_ror_i sub_r0-r0_i mov_r1-r0_lsl_i rsb_r2-r1_i rsb_r3-r1-r2
tst_r0-r1 mvn_ne_r2-r0 bfi_r2-r2_i_i orr_r3-r0-r2_lsl_i	tst_r0-r1 mvn_ne_r2-r0 orr_r3-r0-r2_lsl_i
tst_r0-r1 sub_ne_r2-r2-r0 sub_eq_r2-r3-r0 sub_r0-r3-r2	tst_r0-r1 sub_ne_r2-r2-r0 sub_ne_r0-r3-r2
eor_r0-r1_i add_r1-r1-r1_lsl_i bfi_r2-r0_i_i bic_r1-r2-r1 bfi_r2-r1_i_i	add_r0-r1_i bic_r1-r2-r1 bfi_r2-r0_i_i bfi_r2-r1_i_i
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r2 tst_r3-r1 mvn_ne_r3-r0 bic_r1-r2-r3	tst_r3-r1 mvn_r0-r2 mvn_ne_r3-r0 bic_r1-r2-r3
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i bfi_r1-r1_i_i	tst_r0-r1 mov_ne_r1_i mov_eq_r1_i
bic_r0-r1-r2 cmp_r2_i mov_lt_r3-r0_ror_i bfi_r3-r3_i_i	cmp_r2_i bic_r0-r1-r2 mov_lt_r3-r0_ror_i
tst_r0-r1 mvn_eq_r2-r3 mvn_r1-r2 sub_r2-r1_i and_r3-r2_i	tst_r0-r1 mvn_eq_r2-r3 rsb_r2-r2_i and_r3-r2_i
bic_r0-r1-r2 mov_r2-r0 add_r0-r0_i add_r0-r0-r2_lsr_i add_r2-r0-r0_lsl_i and_r3-r2-r0_lsr_i	bic_r2-r1-r2 add_r0-r2_i add_r0-r0-r2_lsr_i add_r2-r0-r0_lsl_i and_r3-r2-r0_lsr_i
bfi_r0-r1_i_i bic_r1-r0-r1 bfi_r2-r1_i_i bic_r0-r2-r3 bfi_r1-r3_i_i eor_r2-r1-r0	mvn_r4-r1_lsr_i and_r1-r0-r4_lsl_i bfi_r2-r1_i_i bic_r0-r2-r3 bfi_r1-r3_i_i eor_r2-r1-r0
mvn_r0-r1 mov_r2-r0 add_r1-r2_i eor_r3-r1_i	rsb_r1-r1_i eor_r3-r1_i
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r2 bic_r3-r0-r1	mvn_r0-r2 bic_r3-r0-r1
cmp_r0-r1 mov_cc_r2-r3 mov_cs_r2_i bic_r3-r2-r0 bic_r3-r3-r0 eor_r3-r0-r3	cmp_r0-r1 mov_cc_r2-r3 mov_cs_r2_i orr_r3-r0-r2
mov_r0-r1 rsb_r0-r2-r0 mvn_r3-r0 add_r0-r3-r3_asr_i add_r2-r0-r0 bfi_r0-r2_i_i	rsb_r3-r2-r1 mvn_r3-r3 add_r0-r3-r3_asr_i unk
mvn_r0-r1 bfi_r1-r0_i_i bfi_r2-r1_i_i bic_r0-r2-r1	bic_r2-r2_i eor_r1-r1_i bic_r0-r2-r1
sub_r0-r1-r0_lsr_i sub_r2-r1-r2_asr_i orr_r2-r1-r2 bic_r1-r0-r2 mvn_r0-r1	sub_r0-r1-r0_lsr_i sub_r2-r1-r2_asr_i orr_r2-r1-r2 unk
mvn_r0-r1 mvn_r1-r2 add_r1-r1-r0 rsb_r0-r3-r1 mov_r1-r0	mvn_r0-r1 mvn_r1-r2 add_r1-r1-r0 sub_r1-r1-r3
bic_r0-r1-r2 orr_r2-r0-r2 sub_r3-r3-r2 bic_r2-r1-r3 bfi_r1-r2_i_i bfi_r0-r1_i_i	bic_r0-r1-r2 bfi_r0-r1_i_i
bic_r0-r1-r2 bfi_r1-r0_i_i mvn_r2-r1 mvn_r3-r2	bic_r0-r1-r2 bfi_r1-r0_i_i asr_r3-r1_i
add_r0-r1-r2_lsl_i mov_r3-r0_lsr_i bfi_r1-r2_i_i rsb_r1-r1-r3 rsb_r2-r3-r1	bfi_r1-r2_i_i sub_r2-r1-r1_lsl_i
mvn_r0-r1 sub_r1-r0-r2 bfi_r0-r1_i_i mov_r1-r0_asr_i	mvn_r1-r1_asr_i
add_r0-r0-r1_lsl_i mvn_r1-r2 bic_r2-r0-r1 mvn_r3-r2 bfi_r3-r3_i_i	add_r0-r0-r1_lsl_i and_r2-r0-r2 mvn_r3-r2
mov_r0-r1 add_r2-r1-r2_asr_i and_r3-r2_i and_r1-r3-r0	add_r2-r1-r2_lsr_i and_r3-r2_i and_r1-r3-r1
orr_r0-r0_i bfi_r1-r0_i_i and_r2-r0-r1_asr_i sub_r3-r0-r2 sub_r0-r2-r3 eor_r1-r3-r0_ror_i	orr_r0-r0_i and_r2-r0-r1_asr_i bic_r3-r0-r2 sub_r0-r2-r3 eor_r1-r3-r0_ror_i
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r3 rsb_r3-r1_i and_r3-r3_i eor_r2-r3_i bic_r1-r3-r2	sub_r1-r2-r2
cmp_r0-r1 mov_ge_r2-r3_lsr_i and_r2-r3-r2 tst_r2-r3 add_eq_r0-r3_i orr_r2-r0_i	cmp_r0-r1 and_ge_r2-r3-r3_lsr_i tst_r2-r3 add_eq_r0-r3_i orr_r2-r0_i
mov_r0-r1_asr_i and_r1-r2-r0_lsl_i bfi_r1-r1_i_i bfi_r0-r1_i_i mvn_r2-r0	unk mvn_r2-r1_asr_i
tst_r0-r1 mov_eq_r0_i bfi_r2-r0_i_i mov_r3-r2 sub_r2-r3-r2	mov_r2_i
cmp_r0-r1 orr_ls_r1-r2_i mvn_r3-r1 bic_r2-r3-r1 orr_r0-r3-r2_ror_i	cmp_r0-r1 orr_ls_r1-r2_i mvn_r3-r1 orr_r0-r3-r3_ror_i
sub_r0-r1-r0_asr_i bfi_r2-r0_i_i rsb_r2-r2-r3_ror_i bfi_r1-r2_i_i	sub_r0-r1-r0_asr_i rsb_r2-r0-r3_asr_i bfi_r1-r2_i_i
bic_r0-r0-r1 bfi_r2-r2_i_i bic_r3-r0-r1 orr_r1-r3-r2 add_r3-r1-r3_ror_i	bic_r3-r0-r1 bfi_r2-r2_i_i orr_r1-r3-r2 add_r3-r1-r3_ror_i
orr_r0-r0_i mov_r1-r2_lsr_i rsb_r2-r0-r1 sub_r0-r2-r1 bic_r1-r0-r2 mov_r3-r1	orr_r0-r0_i mov_r1-r2_lsr_i rsb_r2-r0-r1 sub_r0-r2-r1 bic_r3-r0-r2
cmp_r0-r1 mvn_hi_r1-r2 and_r3-r2-r1_asr_i bfi_r2-r3_i_i bfi_r3-r2_i_i	cmp_r0-r1 mvn_hi_r1-r2 and_r3-r2-r1_asr_i bfi_r3-r3_i_i
mvn_r0-r1 tst_r0-r2 mov_eq_r2-r3_lsr_i eor_r2-r3-r2 bic_r1-r2-r3	mvn_r0-r1 tst_r0-r2 orr_ls_r2-r3-r3_lsr_i bic_r1-r2-r3
tst_r0_i sub_eq_r1-r2-r1 tst_r0_i mvn_ne_r2-r1 eor_r3-r1-r2_lsl_i bfi_r2-r3_i_i	tst_r0_i sub_eq_r1-r2-r1 tst_r0_i mvn_ne_r2-r1 bfi_r2-r1_i_i
cmp_r0-r1 mov_cc_r2-r3 mov_cs_r2_i orr_r3-r2_i bfi_r0-r3_i_i	orr_r0-r0_i
cmp_r0_i add_ne_r1-r2-r3 sub_r1-r1-r0 bic_r0-r1-r0 orr_r1-r1-r0 rsb_r3-r1-r0_lsr_i	cmp_r0_i add_ne_r1-r2-r3 sub_r1-r1-r0 bic_r0-r1-r0 rsb_r3-r1-r0_lsr_i
eor_r0-r1_i eor_r0-r0_i and_r2-r0_i orr_r3-r2_i orr_r0-r3_i	unk eor_r3-r3_i rsb_r0-r3_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i and_r0-r2-r3 bfi_r1-r0_i_i orr_r3-r1-r0_asr_i sub_r3-r3_i	bfi_r1-r3_i_i sub_r3-r1_i
bic_r0-r1-r0 bic_r2-r0-r2 orr_r0-r1-r2_lsl_i bfi_r0-r0_i_i mvn_r2-r0 bfi_r3-r2_i_i	mvn_r2-r1 bfi_r3-r2_i_i
mvn_r0-r1 sub_r0-r2-r0 sub_r1-r0-r2 bfi_r1-r1_i_i mov_r0-r1 bfi_r1-r0_i_i	add_r1-r1_i bfi_r1-r1_i_i bfi_r1-r1_i_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r2 and_r1-r3-r1_ror_i eor_r2-r1-r2	and_r1-r3-r2_ror_i eor_r2-r1-r2
tst_r0-r1 add_eq_r1-r1-r2_asr_i mov_r0-r1 eor_r2-r0_i	tst_r0-r1 add_ls_r1-r1-r2_asr_i eor_r2-r1_i
bic_r0-r1-r2 mvn_r3-r0 mov_r2-r3_ror_i bfi_r1-r2_i_i mvn_r3-r1	bic_r0-r1-r2 mvn_r2-r0_ror_i bfi_r1-r2_i_i mvn_r3-r1
tst_r0_i mov_eq_r1-r2_asr_i tst_r3-r1 mov_ne_r0-r1_ror_i bic_r3-r1-r0 bic_r2-r3-r1	eor_r2-r3-r3
sub_r0-r1_i bfi_r2-r0_i_i mvn_r0-r2 mvn_r1-r0 bic_r0-r1-r2 bic_r3-r0-r1	bic_r3-r1-r1
rsb_r0-r1-r2_lsr_i mvn_r1-r0 orr_r0-r0-r1 add_r2-r0-r1 bfi_r2-r2_i_i	rsb_r0-r1-r2_lsr_i mvn_r1_i rsb_r2-r0-r1
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 mov_r1-r2 mvn_r3-r1 bfi_r1-r3_i_i	mvn_r1-r0 bfi_r1-r0_i_i
eor_r0-r1-r2 sub_r1-r0_i bfi_r2-r1_i_i add_r0-r2_i rsb_r1-r0_i sub_r3-r1-r0	eor_r0-r1-r2 bfi_r2-r0_i_i add_r0-r2_i rsb_r1-r0_i sub_r3-r1-r0
tst_r0_i mvn_ne_r0-r1 mvn_r1-r0 orr_r2-r1_i	tst_r0_i mvn_eq_r1-r0 orr_r2-r1_i
cmp_r0_i mvn_cc_r1-r0 rsb_r0-r2-r1 eor_r0-r0-r1 bic_r0-r0-r1	rsb_r3-r0-r0_lsr_i unk rsb_r0-r2-r1 bic_r0-r0-r1
tst_r0-r1 mvn_ne_r2-r0 and_r3-r1-r2 mov_r0-r3 mov_r1-r0 add_r1-r2-r1_ror_i mov_r0-r1	tst_r0-r1 mvn_ne_r2-r0 and_r3-r1-r2 add_r0-r2-r3_ror_i
add_r0-r1-r0 mov_r1-r0 bfi_r0-r1_i_i bic_r0-r2-r0 bfi_r3-r0_i_i bic_r1-r1-r3	add_r1-r0-r1 bic_r0-r2-r1 bfi_r3-r0_i_i bic_r1-r1-r3
add_r0-r0-r1_asr_i rsb_r1-r1-r0 orr_r2-r0-r3_asr_i bic_r2-r2-r1 mov_r0-r2 and_r0-r2-r0_asr_i	add_r0-r0-r1_asr_i orr_r2-r0-r3_asr_i rsb_r1-r1-r0 bic_r2-r2-r1 and_r0-r2-r2_asr_i
cmp_r0_i mov_ne_r1-r2_lsr_i mvn_r2-r1 orr_r0-r2-r1	unk
eor_r0-r1-r2_ror_i mov_r1-r3_lsr_i sub_r1-r0-r1 orr_r1-r1-r0_lsl_i mov_r3-r1 mov_r1-r3	eor_r0-r1-r2_ror_i sub_r1-r0-r3_lsr_i orr_r1-r1-r0_lsl_i
eor_r0-r1_i cmp_r1-r0 mvn_eq_r0-r1 rsb_r2-r0-r1	eor_r0-r1_i rsb_r2-r0-r1
bic_r0-r1-r2 bic_r2-r1-r2 sub_r0-r0-r2_lsr_i sub_r1-r0_i	bic_r2-r1-r2 sub_r0-r2-r2_lsr_i sub_r1-r0_i
tst_r0-r1 sub_ne_r0-r1-r2_asr_i bic_r3-r1-r3 bic_r0-r0-r1 and_r1-r0-r3	mov_r1_i
cmp_r0-r1 mov_hi_r1_i mov_r2-r1 rsb_r3-r2_i	cmp_r0-r1 mov_hi_r1_i rsb_r3-r1_i
eor_r0-r1_i bic_r2-r1-r3 bic_r0-r0-r2 bic_r3-r1-r0 orr_r2-r2-r3_ror_i eor_r3-r2_i	bic_r0-r3_i bic_r2-r1-r3 bic_r3-r1-r0 orr_r2-r2-r3_ror_i eor_r3-r2_i
tst_r0-r1 mvn_eq_r2-r0 eor_eq_r2-r3-r2 mov_r1-r2 bic_r0-r1-r3	tst_r0-r1 mvn_eq_r2-r0 bic_r0-r2-r3
cmp_r0-r1 and_ne_r1-r1-r2_lsl_i and_eq_r1-r1-r0 bic_r1-r1-r0 bfi_r1-r1_i_i	and_r1-r1-r2_lsl_i bic_r1-r1-r0 bfi_r1-r1_i_i
tst_r0-r1 mvn_eq_r1-r2 bic_r1-r2-r1 mvn_r3-r1 orr_r1-r1-r3	mvn_r1_i
and_r0-r1_i bic_r0-r0-r2 bfi_r3-r0_i_i orr_r3-r3-r0 bic_r3-r2-r3 add_r2-r3-r3	asr_r0-r3_i bic_r3-r2-r0_lsl_i lsl_r2-r3_i
cmp_r0_i mvn_eq_r1-r2 bfi_r0-r0_i_i bic_r0-r0-r1 bic_r2-r1-r0	cmp_r0_i mvn_eq_r1-r2 bic_r2-r1_i
orr_r0-r1-r2_lsr_i and_r3-r0_i mov_r0-r3 bic_r3-r3-r0	bic_r3-r0-r0
tst_r0-r1 mvn_ne_r1-r0 and_r1-r0-r1 eor_r0-r1_i rsb_r0-r0-r1_ror_i	mvn_r0_i
tst_r0_i and_ne_r1-r0-r2 and_eq_r1-r1-r3 and_r1-r1-r3	tst_r0_i and_ne_r1-r0-r2 and_r1-r1-r3
tst_r0-r1 mov_ne_r1-r2_ror_i mov_eq_r1-r2 bic_r0-r2-r1	tst_r1-r0 bic_r0-r2-r2_ror_i bic_cs_r0-r0-r2
mov_r0-r1_lsl_i rsb_r1-r0_i bfi_r2-r1_i_i bfi_r2-r2_i_i bfi_r3-r2_i_i orr_r1-r3-r2	mov_r1_i bfi_r2-r1_i_i orr_r1-r2-r3
sub_r0-r1-r2 mov_r2-r0 mov_r0-r2 add_r0-r0-r3	sub_r0-r1-r2 add_r0-r0-r3
bfi_r0-r0_i_i bfi_r0-r0_i_i add_r1-r1-r0_lsl_i mvn_r0-r1	bfi_r0-r0_i_i add_r1-r1-r0_lsl_i mvn_r0-r1
bfi_r0-r1_i_i mov_r1-r0 sub_r1-r1-r2 and_r2-r1_i	bfi_r0-r1_i_i sub_r1-r0-r2 and_r2-r1_i
bfi_r0-r1_i_i bic_r1-r2-r0 and_r1-r0-r1 add_r3-r1_i eor_r2-r1_i eor_r2-r2-r3	mov_r2_i
add_r0-r1-r0 bfi_r2-r1_i_i orr_r1-r0-r1_asr_i bic_r3-r1-r0 orr_r1-r2-r3_lsl_i rsb_r3-r2-r1	add_r0-r1-r0 orr_r1-r0-r1_asr_i bic_r3-r1-r0 orr_r1-r2-r3_lsl_i rsb_r3-r2-r1
tst_r0-r1 mvn_eq_r1-r0 bic_r2-r0-r2 sub_r3-r2-r1 bfi_r0-r3_i_i bfi_r2-r0_i_i mov_r0-r2	bic_r2-r0-r2 bfi_r2-r0_i_i mov_r0-r2
cmp_r0-r1 mvn_lt_r2-r1 mvn_ge_r2-r3 orr_r1-r3-r2 and_r1-r2-r1 bic_r2-r0-r1	mvn_r2-r3 cmp_r0-r1 mvn_lt_r2-r1 bic_r2-r0-r2
cmp_r0_i eor_lt_r1-r1_i eor_ge_r1-r2-r1 orr_r2-r2_i mvn_r3-r1 bic_r1-r3-r2 eor_r3-r1_i bic_r2-r1-r3	cmp_r0_i eor_lt_r1-r1_i orr_r2-r2_i mvn_r3-r1 bic_r1-r3-r2 eor_r3-r1_i bic_r2-r1-r3
mov_r0-r1 tst_r0_i mvn_ne_r2-r0 and_r2-r2_i	tst_r1_i mvn_ne_r2-r1 and_r2-r2_i
tst_r0-r1 add_ne_r2-r0_i add_eq_r2-r0-r0 sub_r0-r2_i rsb_r2-r0_i and_r3-r2-r1_lsl_i bic_r2-r3-r2	mov_r2_i
bfi_r0-r1_i_i mov_r1-r0 bfi_r2-r1_i_i mvn_r3-r2	bfi_r2-r0_i_i mvn_r3-r2
and_r0-r1_i bfi_r1-r0_i_i bfi_r2-r1_i_i bic_r0-r1-r2 bfi_r1-r0_i_i bic_r2-r2-r1	unk bfi_r2-r1_i_i bic_r0-r1-r2 bfi_r1-r0_i_i bic_r2-r2-r1
cmp_r0-r1 mvn_ne_r2-r3 and_r3-r2-r0_asr_i bic_r0-r3-r2 mov_r2-r0 mvn_r3-r2	unk
sub_r0-r0-r1_lsr_i mvn_r1-r0 and_r1-r1-r0_lsl_i and_r1-r0-r1_asr_i	sub_r2-r0-r1_lsr_i unk bic_r1-r2-r1_asr_i
cmp_r0-r1 mov_eq_r2-r3_lsr_i mov_r3-r1 eor_r0-r2-r3 sub_r0-r0-r2_lsl_i	cmp_r0-r1 mov_eq_r2-r3_lsr_i eor_r0-r2-r1 sub_r0-r0-r2_lsl_i
orr_r0-r1_i cmp_r0_i mov_cc_r0-r1_lsr_i bic_r2-r2-r0	orr_r0-r1_i cmp_r0_i bic_hi_r2-r2-r0
tst_r0-r1 mov_eq_r2_i bic_r0-r2-r1 eor_r1-r0_i bic_r1-r0-r1 bic_r3-r0-r1 bfi_r2-r3_i_i	tst_r0-r1 mov_cs_r2_i unk
cmp_r0-r1 mvn_cc_r0-r2 bfi_r2-r0_i_i bfi_r0-r2_i_i bic_r2-r0-r2 rsb_r1-r2_i	cmp_r0-r1 mvn_cc_r0-r2 orr_r2-r2_i bic_r2-r0-r2 rsb_r1-r2_i
eor_r0-r1-r0 orr_r0-r1-r0 bic_r2-r0-r2 bic_r1-r2-r0	sub_r1-r2-r2
bic_r0-r1-r2 mvn_r3-r0 sub_r1-r0-r3 add_r2-r1-r0 bfi_r0-r2_i_i	bic_r0-r1-r2 rsb_r2-r0_i bfi_r0-r2_i_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r2 add_r1-r1_i add_r3-r1_i	tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r2 add_r3-r1_i
mvn_r0-r1 bic_r0-r0-r2 sub_r1-r0-r3 mov_r0-r1_lsl_i bfi_r0-r0_i_i	mvn_r0-r1 bic_r0-r0-r2 sub_r1-r0-r3 bic_r4-r1_i add_r0-r4-r4
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r3 and_r0-r2_i add_r3-r0-r0 add_r0-r3-r3	and_r0-r3_i lsl_r0-r0_i
tst_r0-r1 mvn_ne_r2-r1 add_r1-r2_i bfi_r2-r1_i_i rsb_r1-r2_i	tst_r0-r1 mvn_ne_r2-r1 rsb_r1-r2_i
tst_r0-r1 mvn_eq_r2-r1 mov_r3-r2_lsr_i orr_r1-r2-r3_lsr_i mvn_r0-r1	tst_r0-r1 mvn_eq_r2-r1 orr_r1-r2-r2_lsr_i mvn_r0-r1
mvn_r0-r1 and_r2-r1-r0 sub_r3-r2-r0_lsl_i orr_r3-r3_i	mvn_r0-r1 mov_r3-r0_lsl_i rsb_r3-r3_i
bic_r0-r0-r1 mvn_r2-r1 bic_r2-r2-r0 orr_r1-r3-r2 orr_r0-r1_i mvn_r2-r0	orr_r2-r0-r1 bic_r1-r2_i bic_r2-r1-r3
tst_r0-r1 add_eq_r1-r0-r0 bfi_r0-r1_i_i sub_r2-r1-r0 mvn_r1-r2 bic_r1-r0-r1	tst_r0-r1 add_eq_r1-r0-r0 bfi_r0-r1_i_i sub_r2-r1-r0 and_r1-r0-r2
cmp_r0-r1 mvn_ls_r2-r1 mvn_hi_r2-r1 eor_r2-r1-r2 eor_r1-r2-r3	mvn_r1-r3
rsb_r0-r1-r2 and_r1-r0-r2_lsl_i and_r2-r3-r0_asr_i bfi_r1-r1_i_i orr_r1-r1-r3_asr_i bic_r2-r2-r1	rsb_r0-r1-r2 and_r1-r0-r2_lsl_i orr_r1-r1-r3_asr_i and_r2-r3-r0_asr_i bic_r2-r2-r1
cmp_r0-r1 eor_hi_r2-r0-r2 mvn_hi_r2-r0 add_r2-r0-r2	cmp_r0-r1 mvn_hi_r2-r0 add_r2-r0-r2
bfi_r0-r1_i_i bic_r0-r2-r0 mvn_r3-r2 eor_r0-r3-r0 bfi_r0-r0_i_i	bfi_r0-r1_i_i unk eor_r0-r0-r3
eor_r0-r1_i add_r2-r0-r3_lsr_i bic_r1-r3-r2 bic_r2-r2-r1	eor_r0-r1_i add_r2-r0-r3_lsr_i
bic_r0-r0-r1 add_r0-r0_i add_r2-r0_i bic_r3-r0-r2 sub_r3-r3_i mvn_r2-r3	bic_r0-r0-r1 add_r0-r0_i add_r2-r0_i bic_r3-r0-r2 rsb_r2-r3_i
orr_r0-r0-r1_lsl_i and_r2-r1_i sub_r3-r0-r2 mov_r0-r3 orr_r0-r0_i and_r1-r0_i	mov_r1_i
mov_r0-r1 bic_r0-r2-r0 bic_r3-r2-r3 bic_r1-r0-r3 and_r0-r1-r2_lsl_i	bic_r3-r2-r3 bic_r0-r2-r1 bic_r1-r0-r3 and_r0-r1-r2_lsl_i
eor_r0-r1_i bic_r0-r0-r2 eor_r0-r2-r0_ror_i bfi_r1-r0_i_i mvn_r2-r1	bic_r0-r1-r2 eor_r0-r2-r0_asr_i bfi_r1-r0_i_i mvn_r2-r1
orr_r0-r1-r2 mov_r3-r0 mvn_r0-r3 orr_r0-r0_i mvn_r1-r0 mov_r3-r1	orr_r3-r2-r1 bic_r3-r3_i
tst_r0-r1 mvn_eq_r2-r3 orr_r3-r1-r2 bic_r3-r1-r3 mvn_r2-r3	unk
bfi_r0-r0_i_i rsb_r1-r1-r0_lsr_i bfi_r2-r2_i_i eor_r0-r2-r1 bfi_r3-r0_i_i	rsb_r1-r1-r0_lsr_i eor_r0-r2-r1 bfi_r3-r0_i_i
tst_r0-r1 and_eq_r2-r0-r2 bic_r1-r1-r2	tst_r0-r1 bic_ne_r1-r1-r2
sub_r0-r1-r2 add_r1-r0_i bic_r0-r0-r1 mov_r3-r0	sub_r0-r1-r2 add_r1-r0_i bic_r3-r0-r1
cmp_r0-r1 eor_ls_r2-r0-r2 eor_hi_r2-r2_i bfi_r0-r2_i_i	cmp_r0-r1 eor_ls_r2-r0-r2 bfi_r0-r2_i_i
bfi_r0-r1_i_i bfi_r2-r2_i_i eor_r3-r2-r0_lsr_i mov_r1-r3 and_r0-r0-r1_lsr_i eor_r1-r2-r0	bfi_r2-r2_i_i bfi_r0-r1_i_i eor_r3-r2-r0_lsr_i and_r0-r0-r3_lsr_i eor_r1-r2-r0
tst_r0-r1 mov_eq_r0_i bic_r0-r0-r2 mvn_r1-r0	tst_r0-r1 eor_cs_r0-r2_i unk
tst_r0-r1 mvn_eq_r2-r3 bfi_r2-r2_i_i	tst_r0-r1 mvn_eq_r2-r3
cmp_r0-r1 mov_ge_r1-r2 bic_r2-r2-r1 bic_r3-r1-r2 eor_r2-r3_i	cmp_r0-r1 mov_ge_r1-r2 eor_r2-r1_i
bic_r0-r1-r2 bfi_r2-r0_i_i mvn_r0-r2 add_r0-r0_i	bic_r0-r1-r2 bfi_r2-r0_i_i rsb_r0-r2_i
rsb_r0-r1-r2 sub_r1-r3-r0 eor_r2-r0-r1_lsl_i mov_r1-r2 bfi_r1-r1_i_i	rsb_r0-r1-r2 sub_r1-r3-r0 eor_r1-r0-r1_lsl_i bfi_r1-r1_i_i
bfi_r0-r1_i_i orr_r0-r0-r2_lsr_i add_r2-r0_i mvn_r1-r2 sub_r2-r0-r1	bfi_r0-r1_i_i orr_r0-r0-r2_lsr_i mvn_r2_i rsb_r2-r2-r0_lsl_i
cmp_r0-r1 mvn_ge_r2-r0 mvn_r0-r2 sub_r3-r2_i mov_r2-r0 rsb_r0-r2-r3 rsb_r2-r1-r0	cmp_r0-r1 mvn_ge_r2-r0 sub_r3-r2_i mvn_r0-r2 rsb_r0-r0-r3 rsb_r2-r1-r0
bic_r0-r1-r2 orr_r0-r2-r0 mvn_r3-r0 bic_r3-r0-r3	orr_r3-r2-r1
sub_r0-r0-r1_lsr_i eor_r2-r1-r0 bic_r0-r0-r2 bic_r2-r0-r3	sub_r0-r0-r1_lsr_i and_r0-r0-r1 bic_r2-r0-r3
cmp_r0-r1 mov_eq_r2_i mov_r0-r3 bic_r3-r2-r0 add_r3-r3_i	cmp_r0-r1 orr_eq_r2-r3_i bic_r3-r2-r3 add_r3-r3_i
cmp_r0-r1 mov_ne_r1-r0_ror_i bfi_r0-r1_i_i orr_r2-r1-r0_asr_i	cmp_r0-r1 mov_ne_r1-r0_ror_i orr_r2-r1-r0_asr_i
cmp_r0_i and_ge_r1-r2_i bfi_r2-r2_i_i bfi_r0-r2_i_i rsb_r0-r1-r0	cmp_r0_i and_ge_r1-r2_i bfi_r0-r2_i_i rsb_r0-r1-r0
bic_r0-r1-r2 orr_r3-r2-r0 tst_r2-r0 mov_eq_r0-r3 add_r1-r0-r0_lsl_i	orr_r3-r2-r1 add_r1-r3-r3_lsl_i
bfi_r0-r0_i_i rsb_r0-r1-r0_lsl_i tst_r2-r3 mov_ne_r1-r0 add_r1-r1-r2	tst_r2-r3 rsb_ne_r1-r1-r0_lsl_i add_r1-r1-r2
eor_r0-r1-r0_asr_i sub_r2-r1_i bic_r3-r2-r0 sub_r2-r2-r3	eor_r0-r1-r0_asr_i sub_r2-r1_i and_r2-r0-r2
cmp_r0_i mov_cc_r0_i add_r1-r0_i bic_r0-r0-r1 add_r0-r0-r1	cmp_r0_i mov_cc_r0_i add_r1-r0_i orr_r0-r0-r1
and_r0-r1-r0_asr_i mvn_r1-r2 add_r0-r0_i and_r2-r1-r0	and_r0-r1-r0_asr_i add_r1-r0_i bic_r2-r1-r2
tst_r0_i mov_ne_r1-r0_lsr_i mov_r2-r3 and_r0-r2-r1	tst_r0_i mov_ne_r1-r0_lsr_i and_r0-r3-r1
mov_r0-r1 bic_r2-r2-r0 mvn_r0-r2 bfi_r0-r0_i_i and_r1-r0-r3_lsl_i	unk and_r1-r0-r3_lsl_i
sub_r0-r1-r2 add_r2-r0-r3 rsb_r2-r0-r2 bic_r1-r0-r2 bic_r2-r1-r2 sub_r3-r2_i	sub_r0-r1-r2 bic_r2-r0-r3 sub_r3-r2_i
and_r0-r1-r0_lsl_i eor_r1-r2-r0_ror_i bfi_r3-r1_i_i bfi_r3-r3_i_i	and_r0-r1-r0_lsl_i eor_r1-r2-r0_ror_i bfi_r3-r1_i_i
tst_r0-r1 mov_eq_r0-r1_ror_i rsb_eq_r0-r2_i bic_r3-r2-r0 bfi_r1-r3_i_i	tst_r1-r0 rsb_eq_r0-r2_i bic_r3-r2-r0 bfi_r1-r3_i_i
orr_r0-r0_i and_r1-r2-r0_asr_i bfi_r3-r1_i_i bic_r1-r3-r0	orr_r0-r0_i bic_r1-r3-r0
tst_r0_i sub_ne_r1-r0-r2_ror_i mvn_eq_r1-r0 mvn_r2-r1 orr_r3-r3_i and_r1-r2-r3	sub_r1-r0-r2_ror_i orr_r3-r3_i tst_r0_i bic_r1-r3-r1 and_ge_r1-r0-r3
add_r0-r1_i bic_r1-r1-r0 add_r2-r1-r1 bic_r2-r1-r2 mov_r3-r2_lsr_i	sub_r3-r1-r1
rsb_r0-r1-r2_lsl_i bfi_r2-r0_i_i eor_r1-r1-r2 bfi_r1-r1_i_i	bfi_r2-r1_i_i eor_r1-r1-r2 bfi_r1-r1_i_i
cmp_r0-r1 mvn_ge_r1-r0 add_r0-r1-r1_lsr_i mvn_r1-r0 mov_r0-r1_ror_i	cmp_r0-r1 mvn_ge_r1-r0 add_r0-r1-r1_lsr_i mvn_r0-r0
tst_r0-r1 mov_eq_r0-r1 mvn_ne_r0-r2 tst_r1-r0 mov_ne_r2-r1_lsl_i bic_r3-r2-r0 bic_r1-r3-r0	tst_r1-r0 mov_ge_r0-r1 mvn_ne_r0-r2 tst_r1-r0 mov_ne_r2-r1_lsl_i bic_r1-r2-r0
tst_r0-r1 eor_ne_r0-r1_i rsb_r2-r0_i mvn_r3-r2 bfi_r2-r3_i_i	tst_r0-r1 eor_ne_r0-r1_i rsb_r2-r0_i bfi_r2-r0_i_i
eor_r0-r0_i sub_r1-r0-r1 orr_r1-r1_i and_r1-r1_i bfi_r2-r1_i_i	eor_r0-r0_i sub_r1-r0-r1 orr_r1-r1_i bfi_r2-r1_i_i
rsb_r0-r0_i mov_r1-r2 bic_r1-r0-r1 add_r0-r0_i sub_r3-r1-r0	rsb_r0-r0_i bic_r1-r0-r2 add_r0-r0_i sub_r3-r1-r0
tst_r0-r1 mov_ne_r1-r0_asr_i mov_eq_r1-r2 mov_r0-r1 bfi_r3-r0_i_i mov_r2-r3	tst_r0-r1 mov_ne_r1-r0_asr_i mov_eq_r1-r2 bfi_r3-r1_i_i mov_r2-r3
and_r0-r1_i orr_r1-r0-r2 mov_r2-r1 rsb_r3-r0_i bic_r3-r3-r2 add_r2-r3-r0	and_r0-r1_i rsb_r3-r0_i bic_r3-r3-r2 orr_r2-r3-r0
tst_r0_i mov_eq_r1-r2_lsl_i eor_r2-r3-r0_lsl_i bfi_r0-r2_i_i bic_r0-r1-r0	tst_r0_i mov_eq_r1-r2_lsl_i bfi_r0-r3_i_i bic_r0-r1-r0
bic_r0-r1-r2 tst_r0-r3 mov_ne_r1-r2 bic_r0-r1-r2	bic_r0-r1-r2 tst_r0-r3 bic_ne_r0-r1-r1
sub_r0-r1-r2_asr_i mvn_r2-r3 rsb_r3-r0-r2_lsl_i mov_r1-r3	sub_r0-r1-r2_asr_i mvn_r2-r3 rsb_r1-r0-r2_lsl_i
bfi_r0-r1_i_i and_r0-r0_i orr_r2-r0-r3_lsl_i bfi_r3-r2_i_i eor_r0-r1-r3_asr_i	eor_r0-r1-r3_asr_i
cmp_r0-r1 mov_lt_r0_i eor_r1-r1-r0_lsl_i bfi_r2-r1_i_i	bfi_r2-r1_i_i
mov_r0-r1_asr_i mov_r2-r3 bic_r3-r0-r2 mov_r0-r3	mov_r0-r1_asr_i bic_r0-r0-r3
cmp_r0-r1 mvn_ge_r1-r2 add_r0-r0-r1 mvn_r1-r0 orr_r2-r0-r1	unk
mov_r0-r1 sub_r2-r3_i tst_r3_i rsb_eq_r3-r0_i orr_r0-r3-r2	sub_r2-r3_i tst_r3_i rsb_ge_r3-r1_i orr_r0-r3-r2
tst_r0_i sub_ne_r1-r2-r1_lsr_i eor_r2-r1_i mov_r1-r2 and_r3-r1_i	tst_r0_i sub_ne_r1-r2-r1_ror_i eor_r2-r1_i and_r3-r2_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r3 orr_r2-r1_i bfi_r1-r2_i_i	tst_r0-r1 mvn_cs_r1-r3 mvn_ne_r1-r2 bfi_r1-r1_i_i
tst_r0_i sub_eq_r1-r0-r1 and_r2-r1_i bfi_r3-r2_i_i and_r2-r3-r2_asr_i add_r3-r2-r3	bfi_r3-r1_i_i
cmp_r0-r1 mvn_lt_r1-r0 mov_r2-r1 mvn_r0-r2 mov_r1-r0	cmp_r0-r1 mvn_ge_r0-r1 mov_r1-r0
tst_r0-r1 mov_eq_r0-r2_lsl_i bfi_r1-r0_i_i and_r1-r1-r3_lsl_i	and_r1-r1-r3_lsl_i
add_r0-r1_i bfi_r1-r0_i_i bic_r2-r1-r2 mvn_r3-r2	add_r0-r1_i bfi_r1-r0_i_i unk
rsb_r0-r0-r1_lsr_i bfi_r1-r1_i_i sub_r0-r1-r0 mov_r1-r0	rsb_r0-r0-r1_lsr_i bfi_r1-r1_i_i rsb_r1-r0-r1
eor_r0-r1_i sub_r0-r0-r2 rsb_r0-r0-r2 rsb_r1-r0_i bic_r3-r0-r1	eor_r0-r1_i rsb_r0-r0-r2_lsl_i rsb_r1-r0_i bic_r3-r0-r1
rsb_r0-r1-r2_lsr_i eor_r3-r0-r2_asr_i sub_r2-r2-r3 bic_r1-r3-r2 eor_r3-r1-r2	rsb_r0-r1-r2_lsr_i eor_r3-r0-r2_asr_i sub_r2-r2-r3 orr_r3-r3-r2
cmp_r0_i mov_ne_r1-r0 mov_eq_r1_i sub_r0-r1-r2 mov_r2-r0 bic_r2-r0-r2 sub_r1-r2_i	mvn_r1_i
add_r0-r1-r1_lsr_i bfi_r0-r0_i_i bfi_r0-r0_i_i mvn_r1-r0	add_r0-r1-r1_lsr_i bfi_r0-r0_i_i mvn_r1-r0
tst_r0-r1 orr_eq_r2-r3_i eor_eq_r2-r1_i tst_r3-r1 rsb_eq_r0-r0-r2_ror_i mov_r2-r0	tst_r0-r1 eor_eq_r2-r1_i tst_r3-r1 rsb_eq_r0-r0-r2_ror_i mov_r2-r0
sub_r0-r1-r0 rsb_r2-r2-r0_ror_i mvn_r0-r2 bfi_r2-r0_i_i	sub_r0-r1-r0 rsb_r2-r2-r0_ror_i eor_r2-r2_i
bic_r0-r0-r1 eor_r1-r0-r2 rsb_r1-r1-r2_lsr_i and_r0-r0-r1 orr_r1-r0-r1 bic_r3-r0-r1	and_r3-r0_i
and_r0-r1-r2_lsr_i and_r2-r1-r0 bic_r1-r1-r3 and_r3-r3-r0_lsr_i add_r0-r1-r2_lsl_i rsb_r0-r0-r3_ror_i	and_r0-r1-r2_lsr_i bic_r1-r1-r3 and_r3-r3-r0_lsr_i add_r0-r1-r0_lsl_i rsb_r0-r0-r3_ror_i
mov_r0-r1 eor_r1-r2-r0 mov_r2-r1 add_r2-r0-r2 sub_r3-r2-r1_asr_i	mov_r0-r1 eor_r1-r2-r1 add_r2-r0-r1 sub_r3-r2-r1_asr_i
sub_r0-r1-r2 and_r0-r0-r1 mvn_r3-r1 add_r1-r3_i rsb_r3-r0-r1_lsl_i bfi_r0-r3_i_i	sub_r0-r1-r2 and_r0-r0-r1
cmp_r0_i sub_hi_r1-r2_i sub_r1-r1_i bfi_r0-r1_i_i bic_r1-r0-r1	bic_r1-r2_i sub_r1-r1_i bic_r1-r0-r1
mov_r0-r1_ror_i rsb_r1-r2-r3_lsr_i and_r2-r0-r2 add_r2-r1-r2_lsr_i	and_r0-r2-r1_ror_i rsb_r1-r2-r3_lsr_i add_r2-r1-r0_lsr_i
tst_r0-r1 mvn_ne_r1-r2 add_r1-r1_i add_r1-r1_i	tst_r0-r1 mvn_ne_r1-r2 add_r1-r1_i
tst_r0-r1 orr_eq_r0-r0-r2_lsr_i add_r2-r3_i bfi_r0-r0_i_i orr_r1-r2-r0_lsr_i	tst_r0-r1 orr_eq_r0-r0-r2_lsr_i add_r2-r3_i orr_r1-r2-r0_lsr_i
cmp_r0-r1 mov_lt_r1-r0 and_r0-r2-r1_lsr_i bfi_r3-r0_i_i and_r1-r2-r3 bic_r3-r1-r2	sub_r3-r2-r2
mov_r0-r1 sub_r0-r0-r2_lsr_i eor_r3-r0_i eor_r3-r3-r2	sub_r0-r1-r2_lsr_i eor_r3-r0_i eor_r3-r3-r2
rsb_r0-r0_i mvn_r1-r0 eor_r2-r3-r1 and_r3-r2-r3 mov_r1-r3	rsb_r0-r0_i and_r1-r0-r3
tst_r0-r1 orr_ne_r1-r2_i orr_r3-r1-r3_lsl_i bfi_r3-r3_i_i bfi_r3-r3_i_i bfi_r3-r3_i_i	tst_r0-r1 orr_ne_r1-r2_i orr_r3-r1-r3_lsl_i bfi_r3-r3_i_i
and_r0-r1-r0 orr_r2-r2-r0 bfi_r3-r2_i_i bic_r2-r3-r0 and_r0-r2-r0_ror_i	and_r0-r1-r0 bfi_r3-r2_i_i bic_r2-r3-r0 and_r0-r2-r0_ror_i
tst_r0-r1 mvn_ne_r2-r3 bfi_r0-r2_i_i and_r0-r0_i	and_r0-r0_i
add_r0-r1-r2 mvn_r2-r1 cmp_r3-r1 mvn_ne_r3-r2 add_r3-r3-r0	add_r3-r2-r1_lsl_i
orr_r0-r1-r2_ror_i cmp_r0_i mvn_eq_r0-r3 mov_r2-r0_asr_i bic_r0-r0-r2	orr_r0-r1-r2_ror_i cmp_r0_i mvn_eq_r0-r3 bic_r0-r0-r0_asr_i
cmp_r0-r1 mov_lt_r0-r1_ror_i orr_r1-r1-r0 bfi_r1-r1_i_i eor_r0-r1_i and_r2-r0_i and_r1-r0-r2_lsr_i	mov_r1_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 bfi_r1-r1_i_i mvn_r0-r1	tst_r0_i mov_ne_r0-r2
cmp_r0-r1 mov_ne_r2_i bic_r0-r1-r2 mvn_r1-r0	cmp_r0-r1 mov_ne_r2_i unk
cmp_r0-r1 and_cc_r1-r0-r2 bfi_r0-r1_i_i mov_r1-r0 rsb_r1-r0-r1_ror_i bic_r3-r2-r1 mvn_r2-r3	cmp_r0-r1 and_cc_r1-r0-r2 bfi_r0-r1_i_i rsb_r1-r0-r0_ror_i bic_r3-r2-r1 mvn_r2-r3
bfi_r0-r1_i_i mvn_r1-r0 add_r2-r1_i add_r3-r1-r2 and_r3-r3_i	and_r3-r3_i
tst_r0_i eor_eq_r1-r0_i bic_r0-r0-r1 bic_r0-r2-r0 mov_r2-r0	tst_r0_i eor_eq_r1-r0_i bic_r0-r0-r1 bic_r2-r2-r0
orr_r0-r1-r2_asr_i bic_r0-r1-r0 rsb_r1-r0_i sub_r2-r1-r3_lsl_i	mov_r0_i sub_r2-r0-r3_lsl_i
and_r0-r1-r2 mov_r3-r0 orr_r3-r3_i bfi_r3-r3_i_i	and_r0-r1-r2 orr_r3-r0_i bfi_r3-r3_i_i
and_r0-r1_i mov_r1-r0 and_r2-r1-r2_asr_i bfi_r1-r2_i_i	and_r1-r1_i and_r2-r1-r2_asr_i bfi_r1-r2_i_i
bic_r0-r1-r2 and_r1-r1-r0_lsr_i mvn_r0-r1 bic_r0-r0-r1 sub_r2-r0_i	bic_r0-r1-r2 and_r1-r1-r0_lsr_i mvn_r0-r1 sub_r2-r0_i
tst_r0_i mvn_eq_r1-r2 bfi_r2-r2_i_i rsb_r2-r1-r2 mov_r3-r2	tst_r0_i mvn_eq_r1-r2 rsb_r2-r1-r2 mov_r3-r2
bfi_r0-r1_i_i bfi_r2-r0_i_i bfi_r2-r2_i_i bfi_r2-r2_i_i	bfi_r2-r0_i_i bfi_r2-r2_i_i bfi_r2-r2_i_i
bfi_r0-r1_i_i sub_r0-r1-r0 mov_r1-r0 bfi_r0-r1_i_i	bfi_r0-r1_i_i sub_r0-r1-r0
bic_r0-r1-r2 add_r3-r0-r0_lsr_i rsb_r1-r0-r3 sub_r3-r1-r3 bic_r3-r3-r1	bic_r0-r1-r2 sub_r3-r0-r0_lsl_i bic_r3-r3-r0_lsr_i
bic_r0-r0-r1 bic_r1-r0-r1 orr_r1-r1-r0 eor_r2-r3-r1 bic_r1-r2-r1 eor_r0-r1_i	bic_r0-r0-r1 bic_r1-r3-r0 eor_r0-r1_i
eor_r0-r1_i rsb_r1-r0_i bfi_r2-r1_i_i mov_r3-r2	sub_r1-r1_i bfi_r2-r1_i_i mov_r3-r2
bfi_r0-r1_i_i bic_r0-r0-r2 bfi_r3-r0_i_i sub_r2-r3_i	bic_r0-r0-r2 bfi_r3-r0_i_i sub_r2-r3_i
cmp_r0-r1 mov_ne_r0_i mov_lt_r0-r2 mov_r2-r0 bfi_r0-r2_i_i	cmp_r0-r1 mov_ne_r0_i mov_lt_r0-r2
and_r0-r1_i bfi_r1-r1_i_i eor_r2-r0_i bic_r1-r1-r2 mov_r3-r1	and_r0-r1_i bfi_r1-r1_i_i eor_r2-r0_i bic_r3-r1-r2
tst_r0-r1 mvn_ne_r2-r3 mvn_ne_r2-r3 bfi_r2-r2_i_i	tst_r0-r1 mvn_ne_r2-r3 bfi_r2-r2_i_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 and_r3-r0-r1 orr_r2-r0-r3_ror_i orr_r2-r3-r2	tst_r0-r1 mvn_eq_r0-r1 mvn_ne_r0-r2 and_r3-r0-r1 orr_r2-r0-r3_ror_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r0 rsb_r0-r2_i sub_r3-r0_i	tst_r0-r1 ror_cs_r3-r0_i
cmp_r0_i and_ls_r1-r2-r3_ror_i and_hi_r1-r3-r2 bfi_r1-r1_i_i and_r1-r2-r1 bic_r0-r1-r2	eor_r0-r2-r2
bic_r0-r1-r2 and_r3-r0-r2 bfi_r1-r3_i_i mvn_r2-r0 sub_r2-r1-r2_asr_i	unk unk sub_r2-r1-r0_asr_i
rsb_r0-r1-r2_asr_i rsb_r3-r0_i orr_r2-r0-r3_asr_i bic_r3-r0-r2 mvn_r1-r3	unk
mvn_r0-r1 bfi_r1-r2_i_i eor_r1-r0-r1_lsl_i bic_r3-r0-r1	mvn_r0-r1 bfi_r1-r2_i_i and_r3-r0-r1_lsl_i
add_r0-r0-r1 eor_r1-r1-r0_ror_i sub_r2-r1_i mvn_r0-r2 mov_r3-r0 mov_r1-r3	add_r0-r0-r1 eor_r1-r1-r0_ror_i rsb_r1-r1_i
mov_r0-r1 orr_r1-r0-r1_asr_i and_r1-r2-r1 add_r3-r1-r2 bic_r3-r3-r2	orr_r1-r1-r1_asr_i and_r1-r2-r1 add_r3-r1-r2 bic_r3-r3-r2
cmp_r0_i mov_ls_r1-r2 mov_hi_r1-r2 bfi_r2-r1_i_i eor_r1-r1-r2_lsr_i mov_r3-r1	eor_r3-r2-r2_lsr_i
cmp_r0-r1 mvn_ne_r0-r2 bic_r0-r1-r0 mvn_r2-r0	cmp_r0-r1 mvn_ne_r0-r2 unk
bfi_r0-r1_i_i bic_r2-r1-r3 tst_r0-r2 mov_eq_r1-r0 bfi_r0-r1_i_i	bfi_r0-r1_i_i bic_r2-r1-r3 tst_r0-r2 bfi_ne_r0-r1_i_i
tst_r0-r1 and_ne_r2-r1_i bfi_r3-r1_i_i and_r1-r1-r2 bic_r2-r1-r3 and_r0-r2_i bfi_r0-r0_i_i	tst_r0-r1 orr_r3-r3_i mov_ne_r2_i and_r1-r1-r2 bic_r2-r1-r3 and_r0-r2_i bfi_r0-r0_i_i
and_r0-r1-r2_lsl_i mov_r3-r0 sub_r2-r3_i bfi_r0-r2_i_i mov_r1-r0	and_r0-r1-r2_lsl_i add_r1-r0_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 and_r1-r2-r0 rsb_r0-r1-r0	tst_r0-r1 and_ne_r0-r0-r1
and_r0-r0_i bfi_r1-r0_i_i mov_r2-r1 bic_r1-r2-r3	bfi_r1-r0_i_i bic_r1-r1-r3
orr_r0-r1-r2_lsr_i bfi_r3-r1_i_i rsb_r2-r3-r0_asr_i add_r1-r2-r3	orr_r0-r1-r2_lsr_i asr_r1-r0_i
orr_r0-r1-r2_asr_i and_r0-r0-r1 rsb_r0-r1-r0_lsl_i mvn_r3-r0	rsb_r0-r1-r1_lsl_i mvn_r3-r0
rsb_r0-r1-r2_ror_i orr_r3-r3-r1_lsl_i bic_r3-r1-r3 and_r1-r0-r3_lsr_i rsb_r0-r1_i mov_r2-r0	rsb_r0-r1-r2_ror_i orr_r3-r3-r1_lsl_i bic_r3-r1-r3 and_r1-r0-r3_lsr_i rsb_r2-r1_i
sub_r0-r1-r0_lsl_i bic_r2-r2-r0 bfi_r1-r2_i_i orr_r0-r2-r1_asr_i orr_r1-r0_i bic_r2-r1-r2	sub_r0-r1-r0_lsl_i bic_r2-r2-r0 eor_r0-r2-r1_asr_i orr_r1-r0_i bic_r2-r1-r2
eor_r0-r1_i and_r1-r0_i mov_r0-r1 bfi_r2-r0_i_i	bic_r2-r2_i
cmp_r0_i mvn_ne_r1-r0 bic_r1-r1-r0 bfi_r2-r1_i_i	mvn_r1-r0 bfi_r2-r1_i_i
bfi_r0-r1_i_i mvn_r2-r0 bic_r1-r2-r0 bfi_r2-r1_i_i	bfi_r0-r1_i_i mvn_r2-r0 bfi_r2-r2_i_i
tst_r0_i mov_eq_r1-r2_ror_i sub_r2-r1-r2 mov_r1-r2	tst_r0_i mov_eq_r1-r2_ror_i rsb_r1-r2-r1
sub_r0-r1-r0 bfi_r0-r0_i_i cmp_r0-r2 mov_ne_r1_i and_r1-r0-r1	sub_r0-r1-r0 cmp_r0-r2 mov_ne_r1_i and_r1-r0-r1
eor_r0-r1-r0 add_r2-r0_i bic_r1-r2-r1 bic_r1-r1-r2 bfi_r0-r1_i_i	eor_r0-r1-r0 unk
tst_r0_i mov_ne_r0_i mov_eq_r0-r1 mvn_r2-r0	tst_r0_i mvn_r2_i mvn_ls_r2-r1
rsb_r0-r0-r1_lsr_i bfi_r2-r0_i_i add_r0-r3-r2_lsl_i bfi_r3-r0_i_i sub_r3-r3-r2 rsb_r0-r3-r2_lsl_i	rsb_r0-r0-r1_ror_i bfi_r2-r0_i_i bfi_r3-r3_i_i sub_r3-r3-r2 rsb_r0-r3-r2_lsl_i
add_r0-r0-r1 bic_r1-r2-r0 bic_r2-r0-r2 bic_r1-r1-r2 bfi_r0-r1_i_i	add_r0-r0-r1 bic_r1-r2-r0 bfi_r0-r1_i_i
mvn_r0-r1 and_r2-r0-r3 mov_r1-r2 rsb_r1-r1-r0_lsr_i	mvn_r0-r1 and_r2-r0-r3 rsb_r1-r2-r0_lsr_i
mvn_r0-r1 bfi_r1-r1_i_i mov_r2-r1 orr_r3-r0-r2	mvn_r0-r1 bfi_r1-r1_i_i orr_r3-r0-r1
mov_r0-r1 bic_r2-r0-r3 bfi_r1-r2_i_i rsb_r2-r1-r2_asr_i	bic_r2-r1-r3 bfi_r1-r2_i_i rsb_r2-r1-r2_asr_i
add_r0-r0_i mvn_r1-r0 mvn_r2-r1 bic_r2-r3-r2	add_r0-r0_i bic_r2-r3-r0
tst_r0-r1 add_eq_r1-r0-r1 add_r2-r3-r1 bfi_r0-r2_i_i bfi_r1-r0_i_i eor_r3-r1_i	tst_r0-r1 eor_ge_r1-r0-r1 add_r2-r3-r1 bfi_r1-r2_i_i eor_r3-r1_i
and_r0-r1-r0 bic_r2-r1-r0 bic_r2-r2-r0 bfi_r3-r2_i_i	bic_r2-r1-r0 bfi_r3-r2_i_i
tst_r0-r1 mov_eq_r1-r0 eor_r2-r1-r0 bfi_r0-r2_i_i bic_r0-r0-r2	tst_r0-r1 unk and_ne_r0-r0-r1
and_r0-r1_i orr_r2-r2-r1 and_r1-r0-r2 eor_r3-r0_i mvn_r0-r3 orr_r2-r1-r0	unk bic_r2-r2_i
tst_r0-r1 mvn_eq_r2-r0 sub_r0-r2_i and_r1-r0_i sub_r2-r0-r1	tst_r0-r1 mvn_eq_r2-r0 sub_r0-r2_i bic_r2-r0_i
tst_r0-r1 mvn_ne_r1-r2 and_r0-r1_i orr_r1-r0_i	mov_r1_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 orr_r2-r0_i and_r0-r2-r0_lsr_i mvn_r2-r0	bic_r2-r1_i mvn_r1-r1 unk
mov_r0-r1 bfi_r1-r0_i_i bfi_r1-r1_i_i mov_r0-r1	bfi_r1-r1_i_i bfi_r1-r1_i_i mov_r0-r1
cmp_r0-r1 mov_lt_r1_i mov_ge_r1_i bfi_r2-r2_i_i eor_r2-r2-r1_asr_i	cmp_r0-r1 mov_ge_r1_i mov_lt_r1_i eor_r2-r2-r1_asr_i
tst_r0-r1 mvn_ne_r2-r0 bfi_r2-r2_i_i bfi_r1-r2_i_i	tst_r0-r1 mvn_ne_r2-r0 bfi_r1-r2_i_i
eor_r0-r1_i bfi_r2-r2_i_i bic_r2-r0-r2 bic_r3-r2-r0	eor_r3-r2-r2
mov_r0-r1 eor_r1-r1_i sub_r2-r3-r1 mvn_r3-r0 bfi_r2-r2_i_i eor_r3-r3-r2_lsr_i	mov_r0-r1 eor_r1-r1_i sub_r2-r3-r1 mvn_r3-r0 eor_r3-r3-r2_lsr_i
tst_r0-r1 mov_ne_r1_i mov_r0-r1 orr_r1-r2-r0_ror_i	tst_r1-r0 mov_ne_r1_i orr_r1-r2-r1_ror_i
mov_r0-r1_asr_i and_r1-r0_i and_r2-r1-r3_lsr_i and_r3-r2_i bfi_r3-r3_i_i mov_r1-r3	unk and_r1-r1-r3_asr_i
tst_r0-r1 orr_ne_r1-r1-r2 and_r2-r1-r2 and_r1-r2_i bfi_r0-r1_i_i	tst_r0-r1 and_ls_r2-r1-r2 bfi_r0-r2_i_i
and_r0-r1_i bic_r2-r1-r0 mvn_r3-r2 eor_r3-r2-r3	mvn_r3_i
mov_r0-r1_ror_i tst_r0_i add_ne_r2-r3-r2 mov_r0-r2	tst_r1_i add_ne_r2-r3-r2 mov_r0-r2
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 orr_r3-r2-r3_asr_i	mvn_r2-r0 orr_r3-r2-r3_asr_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 mov_r0-r1_ror_i bfi_r3-r0_i_i	mvn_r0-r2_ror_i bfi_r3-r0_i_i
orr_r0-r1_i mov_r1-r0_ror_i bfi_r0-r1_i_i mov_r1-r0 eor_r2-r1-r0 orr_r3-r1-r2_asr_i	orr_r0-r1_i mov_r1-r0_ror_i unk and_r3-r0-r3_ror_i
tst_r0-r1 orr_ne_r2-r0_i bic_r0-r2-r0 mov_r3-r0 rsb_r3-r3_i	tst_r1-r0 orr_ne_r2-r0_i bic_r0-r2-r0 rsb_r3-r0_i
cmp_r0_i mvn_lt_r0-r1 mvn_ge_r0-r2 mov_r1-r0 orr_r1-r1-r0_ror_i add_r3-r0-r1	cmp_r0_i mvn_lt_r0-r1 mvn_ge_r0-r2 orr_r1-r0-r0_ror_i add_r3-r0-r1
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 and_r2-r2-r0_lsr_i eor_r3-r2_i	mvn_r0-r1 and_r2-r2-r0_lsr_i eor_r3-r2_i
bic_r0-r1-r2 eor_r0-r3-r0 bic_r0-r0-r2 bfi_r0-r0_i_i	eor_r0-r3-r1 bic_r0-r0-r2 bfi_r0-r0_i_i
cmp_r0-r1 mov_ne_r0-r1 mov_eq_r0_i bfi_r1-r1_i_i rsb_r2-r0-r1 bfi_r0-r2_i_i bfi_r0-r0_i_i orr_r2-r0-r2_lsr_i	cmp_r0-r1 mov_ne_r0-r1 bfi_r1-r1_i_i mov_eq_r0_i rsb_r2-r0-r1 bfi_r0-r2_i_i orr_r2-r0-r2_lsr_i
tst_r0_i eor_ne_r1-r2-r3_ror_i bic_r2-r1-r3 mvn_r0-r2	tst_r0_i eor_ne_r1-r2-r3_ror_i unk
bfi_r0-r1_i_i eor_r2-r0_i bfi_r1-r2_i_i mvn_r0-r1 mov_r1-r0	mvn_r1-r1
cmp_r0-r1 mov_cc_r2-r0_asr_i bfi_r3-r2_i_i bfi_r0-r3_i_i bic_r2-r3-r0 eor_r2-r2_i rsb_r1-r0-r2_lsr_i	cmp_r0-r1 mov_cc_r2-r0_ror_i bfi_r0-r2_i_i bic_r2-r3-r0 rsb_r1-r0-r2_lsr_i
mov_r0-r1_ror_i eor_r2-r3-r0 bic_r1-r2-r3 mov_r0-r1_asr_i	unk mvn_r0-r2_asr_i
sub_r0-r1-r2 bfi_r3-r3_i_i bic_r1-r0-r3 and_r2-r1_i	sub_r0-r1-r2 bic_r1-r0-r3 and_r2-r1_i
orr_r0-r0_i bic_r1-r2-r3 and_r2-r1-r0_asr_i eor_r1-r2_i rsb_r1-r1-r2	bic_r1-r2-r3 and_r2-r1-r0_asr_i eor_r1-r2_i rsb_r1-r1-r2
orr_r0-r1-r0_lsl_i rsb_r2-r0_i rsb_r0-r2-r1 add_r1-r0_i mvn_r3-r1	unk sub_r3-r3_i sub_r3-r3-r1_lsl_i
tst_r0-r1 orr_eq_r1-r0-r1_asr_i orr_r0-r2-r1 mvn_r2-r1 eor_r3-r0-r2	tst_r0-r1 orr_eq_r1-r0-r1_asr_i unk
bic_r0-r1-r0 mov_r1-r2 add_r3-r1_i and_r3-r0-r3_lsl_i bic_r1-r0-r3	bic_r0-r1-r0 add_r3-r2_i bic_r1-r0-r3_lsl_i
eor_r0-r0_i eor_r1-r2_i bfi_r1-r1_i_i bic_r2-r0-r1	bfi_r2-r2_i_i eor_r0-r0_i bic_r2-r0-r2
bic_r0-r1-r2 sub_r0-r0-r2_ror_i and_r2-r0-r2_lsr_i and_r3-r2-r0 bfi_r1-r3_i_i	bic_r0-r1-r2 sub_r0-r0-r2_ror_i and_r3-r0-r2_asr_i bfi_r1-r3_i_i
tst_r0-r1 mov_eq_r2_i orr_r3-r3-r2_lsr_i bfi_r1-r3_i_i bfi_r1-r1_i_i	tst_r0-r1 orr_ne_r3-r3-r2_asr_i bfi_r1-r3_i_i bfi_r1-r1_i_i
cmp_r0-r1 mvn_lt_r1-r0 mov_r0-r1 mov_r2-r0 rsb_r0-r2-r0_lsr_i	cmp_r0-r1 mvn_lt_r1-r0 rsb_r0-r1-r1_lsr_i
cmp_r0-r1 mov_eq_r1_i bic_r2-r1-r0 bic_r2-r0-r2	sub_r2-r0_i
add_r0-r1_i bic_r1-r0-r2 rsb_r1-r1_i rsb_r0-r1-r0_lsl_i bic_r3-r2-r0 bic_r3-r2-r3	add_r0-r1_i bic_r1-r0-r2 rsb_r1-r1_i rsb_r0-r1-r0_lsl_i and_r3-r0-r2
bic_r0-r1-r2 mvn_r2-r0 add_r2-r3-r2_asr_i bic_r1-r1-r2	unk add_r2-r3-r2_asr_i bic_r1-r1-r2
rsb_r0-r1_i mvn_r1-r0 mvn_r2-r1 mov_r1-r3 mov_r3-r2 add_r3-r3-r1_lsr_i	rsb_r0-r1_i add_r3-r0-r3_lsr_i
orr_r0-r1_i bfi_r1-r0_i_i mvn_r2-r1 bic_r2-r2-r0 bfi_r2-r2_i_i	mvn_r2-r1 bfi_r2-r2_i_i
bfi_r0-r0_i_i bic_r1-r2-r0 mov_r0-r1 bic_r0-r0-r1 bic_r3-r0-r1 sub_r3-r0-r3_ror_i	bic_r3-r0-r0
mvn_r0-r1 bic_r2-r0-r3 and_r1-r3-r2 add_r3-r2-r2_asr_i rsb_r0-r1-r3	mvn_r0-r1 bic_r2-r0-r3 add_r0-r2-r2_asr_i
tst_r0-r1 mov_ne_r0-r1_lsr_i mov_eq_r0_i bic_r2-r3-r1 and_r2-r2-r0_lsl_i mov_r0-r2	tst_r0-r1 mov_ne_r0-r1_lsr_i mov_eq_r0_i bic_r2-r3-r1 and_r0-r2-r0_ror_i
bfi_r0-r1_i_i and_r1-r2-r0_lsr_i and_r1-r1_i mov_r3-r2 eor_r1-r3-r1	and_r1-r2-r0_lsr_i and_r1-r1_i eor_r1-r2-r1
orr_r0-r0-r1 rsb_r2-r3_i bfi_r1-r2_i_i orr_r3-r0-r1_asr_i	orr_r0-r0-r1 orr_r3-r0-r1_asr_i
orr_r0-r1-r2 rsb_r0-r2-r0_asr_i orr_r3-r0-r3 mov_r0-r3 rsb_r3-r0-r2_ror_i bfi_r1-r3_i_i	orr_r0-r1-r2 rsb_r0-r2-r0_asr_i orr_r3-r0-r3 rsb_r3-r3-r2_asr_i bfi_r1-r3_i_i
tst_r0-r1 mov_ne_r0-r1 mov_eq_r0_i bic_r2-r0-r1 mov_r3-r2 orr_r3-r0-r3	tst_r0-r1 mov_eq_r0_i mov_ne_r0-r1 orr_r3-r0-r0
bfi_r0-r1_i_i and_r2-r0-r1 mvn_r1-r2 mvn_r0-r1	bfi_r0-r1_i_i and_r0-r1-r0
orr_r0-r1-r2_lsl_i rsb_r0-r0-r3_lsl_i orr_r3-r1-r0 bic_r1-r0-r3	rsb_r1-r3-r3
cmp_r0-r1 mvn_cc_r2-r0 mov_r3-r2_lsl_i sub_r3-r3-r2 bic_r2-r3-r0	cmp_r0-r1 mvn_cc_r2-r0 rsb_r3-r2-r2_lsl_i bic_r2-r3-r0
tst_r0-r1 orr_ne_r0-r0_i orr_eq_r0-r1-r2_ror_i bfi_r3-r0_i_i orr_r2-r2_i eor_r0-r2-r3 bic_r2-r1-r3 bic_r0-r0-r2	tst_r0-r1 orr_eq_r0-r1-r2_ror_i bfi_r3-r0_i_i orr_r2-r2_i eor_r0-r2-r3 bic_r2-r1-r3 bic_r0-r0-r2
tst_r0_i mvn_ne_r1-r2 orr_r1-r3-r1 and_r1-r1_i rsb_r2-r0-r3_lsl_i eor_r3-r2-r1_lsr_i	rsb_r3-r0-r3_lsl_i
tst_r0-r1 mvn_ne_r1-r0 eor_r2-r1_i bic_r0-r2-r3 mvn_r1-r0 add_r0-r1_i	tst_r0-r1 mvn_ne_r1-r0 eor_r2-r1_i bic_r0-r2-r3 rsb_r0-r0_i
cmp_r0_i orr_ls_r1-r2-r3 orr_hi_r1-r1-r0_asr_i mvn_r3-r1 bic_r0-r3-r1 bfi_r2-r0_i_i add_r1-r2-r2	cmp_r0_i orr_ls_r1-r2-r3 orr_hi_r1-r1-r0_asr_i add_r0-r1_i bfi_r2-r0_i_i add_r1-r2-r2
and_r0-r1_i rsb_r0-r0-r2_lsr_i rsb_r2-r0-r3_asr_i mvn_r0-r2 add_r1-r0_i	and_r0-r1_i rsb_r0-r0-r2_lsr_i rsb_r2-r0-r3_asr_i rsb_r1-r2_i
orr_r0-r1_i bfi_r2-r3_i_i bic_r0-r2-r0 rsb_r2-r0_i bfi_r1-r2_i_i	unk unk eor_r1-r1_i
add_r0-r1-r2_asr_i mvn_r2-r0 mov_r3-r2 bfi_r1-r3_i_i sub_r1-r1_i	add_r0-r1-r2_asr_i rsb_r3-r0_i bfi_r1-r3_i_i sub_r1-r1_i
bic_r0-r1-r0 sub_r1-r0-r2_ror_i rsb_r1-r1-r0 and_r3-r1-r0 rsb_r2-r3-r2_asr_i	and_r3-r1-r2_ror_i bic_r3-r3-r0 rsb_r2-r3-r2_asr_i
bic_r0-r1-r2 sub_r0-r1-r0_lsr_i bfi_r0-r0_i_i and_r2-r0-r1 bfi_r0-r0_i_i eor_r0-r0-r2	bic_r0-r1-r2 sub_r0-r1-r0_lsr_i and_r2-r0-r1 bfi_r0-r0_i_i eor_r0-r0-r2
bfi_r0-r1_i_i eor_r2-r0_i mvn_r3-r2 orr_r0-r3_i bfi_r2-r0_i_i	mov_r2-r0 unk eor_r3-r3-r1_lsl_i bfi_r2-r3_i_i
sub_r0-r0_i and_r1-r0-r1 rsb_r2-r1_i rsb_r1-r2_i	sub_r0-r0_i and_r1-r0-r1 add_r1-r1_i
orr_r0-r1-r2_ror_i add_r3-r0-r2 mvn_r1-r2 bic_r2-r0-r3 bic_r3-r3-r2 rsb_r3-r1-r3	orr_r0-r1-r2_ror_i mvn_r3-r2_lsl_i sub_r3-r0-r3
tst_r0-r1 mvn_ne_r0-r2 mov_ne_r0-r3_lsr_i add_r3-r0_i mov_r0-r3 mvn_r2-r0 bic_r3-r0-r2	tst_r1-r0 mov_ne_r0-r3_lsr_i add_r3-r0_i
orr_r0-r0-r1 mov_r2-r0 rsb_r2-r2_i bic_r3-r0-r2	orr_r0-r0-r1 rsb_r2-r0_i bic_r3-r0-r2
eor_r0-r1-r2_asr_i mvn_r3-r0 and_r3-r3_i bfi_r1-r3_i_i	unk
cmp_r0_i mov_hi_r1_i mov_r2-r1_ror_i add_r3-r2-r1 mov_r2-r3_asr_i mvn_r3-r2	cmp_r0_i mov_hi_r1_i mov_r2-r1_ror_i add_r3-r2-r1 mvn_r3-r3_asr_i
add_r0-r1_i sub_r0-r2-r0_asr_i bfi_r2-r0_i_i bic_r3-r0-r2 add_r1-r3-r2	add_r0-r1_i sub_r0-r2-r0_asr_i bfi_r2-r0_i_i orr_r1-r0-r2
tst_r0_i rsb_ne_r0-r1-r0_ror_i rsb_eq_r0-r2-r1 and_r1-r0-r1_lsr_i bic_r1-r1-r2 bfi_r1-r1_i_i	tst_r0_i rsb_ne_r0-r1-r0_ror_i rsb_eq_r0-r2-r1 and_r1-r0-r1_lsr_i bic_r1-r1-r2
tst_r0_i mvn_ne_r0-r1 mov_ne_r0-r1 bic_r1-r1-r0	tst_r0_i mov_ne_r0-r1 bic_r1-r1-r0
cmp_r0_i mvn_lt_r1-r2 and_r0-r2-r1 bfi_r3-r0_i_i mov_r0-r3_lsr_i	mov_r0-r3_lsr_i
bfi_r0-r1_i_i tst_r1_i and_ne_r0-r0-r1 add_r0-r0_i bfi_r1-r0_i_i	eor_r0-r1_i bfi_r1-r0_i_i
cmp_r0-r1 mov_ne_r1-r2 add_r0-r0_i bic_r0-r1-r0 add_r2-r0_i sub_r2-r2_i	cmp_r0-r1 mov_ne_r1-r2 add_r0-r0_i bic_r0-r1-r0 add_r2-r0_i
bfi_r0-r1_i_i rsb_r2-r0_i and_r0-r2_i mvn_r3-r0	orr_r3-r0-r1_ror_i eor_r3-r0-r3_lsl_i unk
eor_r0-r0-r1_asr_i bfi_r2-r3_i_i and_r2-r3-r2_asr_i add_r0-r2-r0_lsl_i mvn_r3-r0	eor_r0-r0-r1_asr_i and_r2-r3-r2_asr_i add_r0-r2-r0_lsl_i mvn_r3-r0
mvn_r0-r1 bfi_r2-r2_i_i bic_r2-r0-r2 bfi_r1-r2_i_i bic_r0-r0-r1 bic_r0-r2-r0	unk bic_r2-r0-r1 bfi_r1-r2_i_i and_r0-r1-r2
mov_r0-r1_lsr_i bfi_r2-r2_i_i rsb_r0-r0-r2_asr_i mov_r3-r0	mov_r0-r1_lsr_i rsb_r3-r0-r2_asr_i
cmp_r0-r1 sub_cc_r1-r2_i sub_cs_r1-r1-r2 rsb_r1-r1-r2 sub_r3-r1-r2 mov_r0-r3_ror_i	cmp_r0-r1 rsb_r3-r2_i sub_cs_r3-r2-r1 mov_r0-r3_ror_i
bic_r0-r0-r1 add_r1-r0-r1 mvn_r2-r0 sub_r1-r2-r1	eor_r1-r0-r1 mvn_r2-r0 sub_r1-r2-r1
bic_r0-r1-r2 bfi_r3-r0_i_i bic_r1-r3-r2 eor_r1-r0-r1	eor_r1-r3-r1 bic_r1-r1-r2 bic_r1-r1_i
eor_r0-r1_i bfi_r0-r0_i_i bfi_r2-r0_i_i bfi_r0-r2_i_i	eor_r0-r1_i bfi_r0-r0_i_i
bfi_r0-r1_i_i mov_r2-r0_asr_i bfi_r3-r2_i_i rsb_r2-r2_i bic_r1-r2-r3 mov_r2-r1	mov_r2-r0_asr_i bfi_r3-r2_i_i rsb_r2-r2_i bic_r2-r2-r3
cmp_r0-r1 mov_lt_r2_i mov_ge_r2-r1 bic_r0-r0-r1 bic_r1-r2-r0 and_r1-r1_i	cmp_r0-r1 sub_lt_r1-r2-r2 and_r1-r1_i
cmp_r0-r1 sub_ne_r1-r0-r1_lsl_i sub_eq_r1-r2-r3_lsl_i bfi_r1-r1_i_i mov_r2-r3 sub_r1-r2-r1 bfi_r2-r1_i_i eor_r3-r2_i	cmp_r0-r1 sub_ne_r1-r0-r1_lsl_i sub_eq_r1-r2-r3_lsl_i mov_r2-r3 sub_r1-r2-r1 bfi_r2-r1_i_i eor_r3-r2_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 and_r2-r2-r0	tst_r0-r1 and_r2-r0-r3 rsb_cs_r2-r2-r2
bfi_r0-r1_i_i orr_r2-r1-r3 add_r0-r0-r3 mov_r3-r2 bic_r2-r3-r0	bfi_r0-r1_i_i add_r0-r0-r3 orr_r2-r1-r3 bic_r2-r2-r0
cmp_r0_i mvn_cs_r1-r0 eor_r0-r0-r2 rsb_r2-r1-r0_ror_i mov_r0-r2	cmp_r0_i mvn_cs_r1-r0 eor_r0-r2-r0 rsb_r0-r1-r0_ror_i
and_r0-r1_i and_r2-r0-r1 eor_r1-r2-r1 bfi_r3-r1_i_i bic_r0-r3-r1	bfi_r3-r1_i_i bic_r0-r3-r1
bic_r0-r1-r2 bic_r1-r1-r0 bfi_r3-r1_i_i and_r1-r3_i orr_r0-r1_i bfi_r0-r0_i_i	and_r0-r1-r2 and_r1-r0_i orr_r0-r1_i bfi_r0-r0_i_i
bic_r0-r1-r0 orr_r1-r0-r1 bfi_r1-r1_i_i sub_r0-r1_i sub_r0-r1-r0	mov_r0_i
mvn_r0-r1 bfi_r2-r1_i_i mov_r1-r2_ror_i and_r0-r0-r1 and_r0-r1-r0	mvn_r0-r1 bfi_r2-r1_i_i and_r0-r0-r2_ror_i
bfi_r0-r0_i_i rsb_r1-r1_i rsb_r0-r1-r0 mov_r1-r0_ror_i bic_r2-r3-r1 bic_r0-r0-r2	bfi_r0-r0_i_i rsb_r1-r1_i sub_r0-r0-r1 bic_r2-r3-r0_ror_i bic_r0-r0-r2
tst_r0-r1 mvn_eq_r0-r2 add_r2-r0-r0 orr_r1-r2-r1_lsl_i bfi_r3-r1_i_i	tst_r0-r1 mvn_ls_r0-r2 add_r2-r0-r0 bfi_r3-r2_i_i
cmp_r0-r1 rsb_cs_r1-r0_i orr_ne_r1-r2-r3_lsl_i bfi_r1-r1_i_i	cmp_r0-r1 rsb_cs_r1-r0_i orr_ne_r1-r2-r3_lsl_i
cmp_r0-r1 add_cc_r0-r2-r1 mov_r2-r0 bfi_r2-r2_i_i bfi_r0-r2_i_i	cmp_r0-r1 add_cc_r0-r2-r1 bfi_r0-r0_i_i
rsb_r0-r1_i mvn_r2-r0 eor_r1-r2_i bic_r3-r1-r2 mov_r0-r3	rsb_r3-r1_i and_r0-r3_i
rsb_r0-r1-r2 bic_r3-r1-r0 and_r2-r3_i and_r1-r2_i	and_r1-r1_i and_r1-r1-r2
sub_r0-r1_i sub_r2-r1_i bfi_r1-r2_i_i mvn_r3-r0 and_r0-r3-r1_ror_i	sub_r2-r1_i bfi_r1-r2_i_i rsb_r3-r2_i and_r0-r3-r1_ror_i
tst_r0_i mov_ne_r0_i mov_r1-r0 mvn_r2-r0 add_r1-r1-r2 sub_r3-r2-r1	tst_r0_i mov_ne_r0_i rsb_r3-r0-r0_lsl_i
cmp_r0_i and_ne_r1-r1-r2 bic_r1-r0-r1 mvn_r0-r1 mvn_r2-r0 mov_r1-r2	cmp_r0_i and_ne_r1-r1-r2 bic_r1-r0-r1
and_r0-r1-r0 eor_r2-r0-r1_ror_i rsb_r0-r2-r3_asr_i mov_r2-r0 add_r0-r2_i	and_r0-r1-r0 eor_r2-r0-r1_ror_i rsb_r0-r2-r3_asr_i add_r0-r0_i
bfi_r0-r1_i_i bic_r2-r2-r3 sub_r0-r0-r2 mov_r2-r0	bfi_r0-r1_i_i bic_r2-r2-r3 rsb_r2-r2-r0
cmp_r0-r1 mvn_ne_r2-r1 orr_r1-r2_i bic_r3-r2-r1 mvn_r2-r3 eor_r1-r2-r1	cmp_r0-r1 mvn_ne_r2-r1 orr_r1-r2_i unk eor_r1-r2-r1
and_r0-r1-r2_lsl_i bfi_r3-r2_i_i bic_r0-r3-r0 bic_r3-r0-r3	mov_r3_i
mvn_r0-r1 tst_r0-r1 mov_eq_r2_i bfi_r1-r2_i_i bfi_r0-r1_i_i	mvn_r2-r1_lsr_i unk add_r0-r1-r2_lsl_i
tst_r0-r1 and_ne_r0-r1-r2 and_eq_r0-r1-r2 eor_r2-r0_i	and_r0-r1-r2 eor_r2-r0_i
cmp_r0_i mvn_eq_r1-r2 mov_r0-r1_ror_i bic_r1-r0-r1	cmp_r0_i mvn_ne_r2-r1 bic_r1-r2-r2_ror_i
rsb_r0-r1_i orr_r0-r0_i sub_r0-r0_i mov_r2-r0_lsr_i	rsb_r1-r1_i mov_r2-r1_lsr_i
tst_r0-r1 mov_ne_r1-r2_lsl_i mov_eq_r1_i mov_r3-r1 bic_r0-r2-r3 orr_r3-r0-r3_lsl_i	tst_r0-r1 lsl_r1-r2_i mov_ls_r1_i bic_r0-r2-r1 orr_r3-r0-r1_lsl_i
mvn_r0-r1 bic_r0-r0-r1 rsb_r1-r2-r0_asr_i and_r2-r0-r1_lsl_i	mvn_r0-r1 rsb_r1-r2-r0_asr_i and_r2-r0-r1_lsl_i
tst_r0-r1 mvn_eq_r1-r2 bic_r1-r0-r1 and_r3-r1_i and_r1-r2-r3	bic_r1-r0-r1 and_r3-r1_i and_r1-r2-r3
tst_r0-r1 mov_ne_r0-r2 sub_ne_r0-r2_i sub_r0-r0_i	tst_r0-r1 sub_ne_r0-r2_i sub_r0-r0_i
cmp_r0-r1 rsb_ls_r2-r0-r1 rsb_hi_r2-r3-r1 bfi_r1-r2_i_i bfi_r3-r1_i_i bfi_r1-r3_i_i rsb_r1-r1_i	bfi_r1-r3_i_i rsb_r1-r1_i
mov_r0-r1_lsr_i bfi_r1-r1_i_i bic_r2-r1-r0 add_r3-r1-r2	bic_r3-r1-r1_lsr_i add_r3-r1-r3
cmp_r0-r1 mvn_eq_r1-r2 mov_ls_r1-r0_asr_i bic_r0-r1-r2 bfi_r1-r0_i_i	cmp_r0-r1 mov_ls_r1-r0_asr_i bic_r0-r1-r2 bfi_r1-r0_i_i
tst_r0-r1 orr_eq_r1-r2_i sub_r0-r1_i mov_r1-r0 bfi_r3-r1_i_i mov_r2-r3	tst_r1-r0 orr_cs_r1-r2_i sub_r0-r1_i bfi_r3-r0_i_i mov_r2-r3
mvn_r0-r1 and_r2-r2-r0_ror_i mov_r1-r2 bfi_r1-r1_i_i	bic_r1-r2-r1_ror_i
add_r0-r1-r2_ror_i mvn_r1-r0 rsb_r2-r0-r1 add_r3-r1-r2 eor_r2-r3_i add_r3-r2_i	add_r0-r1-r2_ror_i mvn_r1-r0 rsb_r3-r0-r1_lsl_i eor_r2-r3_i add_r3-r2_i
bic_r0-r1-r2 and_r1-r3-r0 mov_r2-r0 bic_r2-r2-r0 and_r1-r1-r2 rsb_r2-r1-r3_asr_i	asr_r2-r3_i
tst_r0-r1 mvn_ne_r2-r3 and_r3-r0-r2 mov_r1-r3 sub_r0-r1-r2_asr_i	tst_r0-r1 mvn_ne_r2-r3 and_r3-r0-r2 sub_r0-r3-r2_asr_i
bfi_r0-r0_i_i bic_r1-r0-r2 bic_r1-r0-r1 sub_r2-r1-r3 mvn_r1-r2	bfi_r0-r0_i_i bic_r1-r0-r2 unk add_r1-r1-r3
mvn_r0-r1 mov_r2-r0 rsb_r3-r2_i bfi_r0-r3_i_i	mvn_r0-r1 rsb_r3-r0_i bfi_r0-r3_i_i
bfi_r0-r1_i_i eor_r1-r2-r0_lsr_i tst_r2_i and_ne_r2-r2-r1 bfi_r2-r2_i_i	tst_r2_i bic_ne_r2-r2-r0_lsr_i
bfi_r0-r1_i_i rsb_r1-r0_i mvn_r2-r1 bic_r1-r2-r1	bfi_r0-r1_i_i sub_r1-r0_i
cmp_r0-r1 eor_hi_r2-r2_i sub_r0-r2_i mov_r1-r0	cmp_r0-r1 eor_hi_r2-r2_i sub_r1-r2_i
sub_r0-r1-r2 add_r3-r1-r0_lsr_i mov_r2-r3 add_r0-r0-r0_lsr_i eor_r1-r1-r0_lsl_i bic_r3-r1-r2	sub_r0-r1-r2 add_r3-r1-r0_lsr_i add_r0-r0-r0_lsr_i eor_r1-r1-r0_lsl_i bic_r3-r1-r3
and_r0-r0-r1_lsr_i bic_r0-r1-r0 orr_r2-r0-r1_ror_i mvn_r3-r2 sub_r3-r0-r3	and_r0-r0-r1_lsr_i bic_r0-r1-r0 unk rsb_r3-r3-r0_lsl_i
tst_r0-r1 mov_ne_r2-r3_asr_i mov_eq_r2_i cmp_r2-r0 and_lt_r0-r0-r2 orr_r2-r0-r2 add_r0-r2-r2_lsl_i	tst_r0-r1 mov_ne_r2-r3_asr_i mov_eq_r2_i cmp_r2-r0 orr_ge_r2-r0-r2 add_r0-r2-r2_lsl_i
tst_r0-r1 mov_ne_r2-r3 add_eq_r2-r2_i bfi_r3-r2_i_i sub_r0-r3-r0 bfi_r0-r0_i_i	tst_r0-r1 add_eq_r2-r2_i mov_ne_r2-r3 bfi_r3-r2_i_i sub_r0-r3-r0
bic_r0-r0-r1 bic_r0-r2-r0 and_r1-r0_i mvn_r0-r1	bic_r0-r0-r1 unk unk
mov_r0-r1 orr_r2-r0_i sub_r0-r3-r2_lsl_i and_r3-r0-r3_asr_i bfi_r1-r3_i_i	and_r3-r3-r3_ror_i bfi_r1-r3_i_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r0 bfi_r1-r2_i_i	tst_r0-r1 bfi_ls_r1-r0_i_i
eor_r0-r1-r2 bic_r1-r0-r2 cmp_r1_i eor_ne_r3-r1-r2_lsr_i bfi_r1-r3_i_i	bic_r1-r1-r2 cmp_r1_i eor_ne_r3-r1-r2_lsr_i bfi_r1-r3_i_i
mvn_r0-r1 orr_r2-r0-r3_asr_i bfi_r3-r2_i_i bfi_r3-r3_i_i eor_r1-r3-r0 sub_r2-r1-r0	mvn_r0-r1 bfi_r3-r3_i_i eor_r1-r3-r0 sub_r2-r1-r0
add_r0-r0-r1 add_r1-r1-r1 eor_r2-r1-r0 sub_r0-r2_i bfi_r3-r0_i_i	sub_r1-r0-r1 bfi_r3-r1_i_i
cmp_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 mvn_r2-r1 add_r0-r1_i sub_r3-r0-r2 bfi_r1-r3_i_i	cmp_r0_i add_ne_r2-r0_i mvn_r1-r2 add_r0-r1_i sub_r3-r0-r2 bfi_r1-r3_i_i
cmp_r0_i mvn_cs_r1-r2 mov_r2-r1 mvn_r1-r2 eor_r2-r2-r1	unk
cmp_r0_i mov_ne_r1_i mov_eq_r1_i bfi_r2-r1_i_i	unk
eor_r0-r1-r0 cmp_r2_i add_ne_r3-r3-r0 and_r3-r3-r2_asr_i	eor_r0-r1-r0 add_r3-r3-r0 and_r3-r3-r2_asr_i
tst_r0-r1 sub_ne_r0-r0_i sub_eq_r0-r0_i mov_r2-r0_lsl_i and_r3-r2-r1_asr_i	sub_r0-r0_i mov_r2-r0_lsl_i and_r3-r2-r1_asr_i
tst_r0-r1 mvn_ne_r0-r2 mov_eq_r0-r3 bfi_r0-r0_i_i orr_r3-r0_i	tst_r0-r1 mvn_ne_r0-r2 mov_eq_r0-r3 orr_r3-r0_i
cmp_r0-r1 eor_cs_r2-r0-r3_lsr_i and_r0-r2_i and_r3-r0_i bfi_r2-r3_i_i bfi_r2-r2_i_i sub_r1-r2_i	cmp_r0-r1 eor_cs_r2-r0-r3_lsr_i bfi_r2-r2_i_i bfi_r2-r2_i_i sub_r1-r2_i
bfi_r0-r1_i_i mov_r1-r0_lsr_i bfi_r0-r0_i_i sub_r1-r0-r1 bfi_r2-r1_i_i sub_r1-r2_i	bfi_r0-r1_i_i rsb_r3-r0-r0_lsr_i rsb_r1-r3-r3_lsl_i bfi_r2-r1_i_i sub_r1-r2_i
cmp_r0-r1 orr_lt_r2-r0-r2 bic_r3-r2-r0 bic_r2-r3-r2 sub_r2-r3-r2	bic_r2-r2-r0
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 bic_r1-r1-r2	and_r1-r1-r3
cmp_r0-r1 and_ls_r2-r3-r2 and_hi_r2-r2_i sub_r3-r2-r1 mov_r2-r1 bic_r3-r2-r3 and_r1-r3-r0_lsl_i	cmp_r0-r1 and_ls_r2-r3-r2 and_hi_r2-r2_i sub_r3-r2-r1 bic_r3-r1-r3 and_r1-r3-r0_lsl_i
cmp_r0_i add_ne_r0-r1-r2 mvn_r3-r0 tst_r0-r3 mov_ne_r3-r2 add_r0-r2-r3_ror_i	cmp_r0_i add_ne_r0-r1-r2 mvn_r3-r0 add_r0-r2-r3_ror_i
cmp_r0-r1 mov_cs_r2_i bic_r0-r3-r2 bfi_r2-r0_i_i bfi_r0-r2_i_i	cmp_r0-r1 mov_cs_r2_i bic_r0-r3-r2
tst_r0_i mvn_eq_r0-r1 add_r2-r0-r2_lsr_i eor_r3-r0-r2 and_r0-r1-r2 bic_r1-r0-r3	tst_r0_i eor_ls_r0-r0-r0 and_r3-r1-r0 add_r2-r0-r2_lsr_i and_r1-r2-r3
tst_r0_i eor_eq_r0-r1-r0 mvn_eq_r0-r2 bic_r3-r0-r1 bfi_r1-r2_i_i bic_r0-r3-r1	tst_r0_i mvn_ls_r0-r2 bic_r3-r0-r1 bfi_r1-r2_i_i bic_r0-r3-r1
bic_r0-r1-r2 tst_r0-r1 mvn_eq_r2-r0 bfi_r2-r2_i_i bic_r2-r2-r1	bic_r0-r1-r2 rsb_r0-r0-r0_lsr_i unk bfi_r2-r2_i_i bic_r2-r2-r1
rsb_r0-r1-r0_ror_i bic_r1-r0-r2 bfi_r2-r1_i_i mov_r0-r2_lsr_i	mov_r0-r2_lsr_i
tst_r0-r1 orr_ne_r0-r1-r2 orr_eq_r0-r3_i bic_r0-r3-r0 mov_r1-r0	tst_r0-r1 orr_ne_r0-r1-r2 bic_ne_r1-r3-r0 rsb_ge_r1-r0-r0
cmp_r0_i mov_ne_r1_i mov_eq_r1-r2 add_r2-r1_i	cmp_r0_i mov_ne_r2_i add_r2-r2_i
cmp_r0-r1 and_cc_r1-r1_i tst_r1_i mov_eq_r2-r3_lsr_i bfi_r0-r2_i_i	tst_r1_i mov_eq_r2-r3_lsr_i bfi_r0-r2_i_i
mov_r0-r1_asr_i bic_r2-r1-r0 mov_r0-r3 orr_r3-r0-r2_lsr_i	bic_r2-r1-r1_asr_i orr_r3-r3-r2_lsr_i
bfi_r0-r0_i_i bic_r0-r1-r0 bic_r2-r0-r2 sub_r1-r1-r2	bfi_r0-r0_i_i orr_r0-r0-r2 and_r1-r0-r1
tst_r0-r1 mvn_ne_r1-r0 bfi_r0-r2_i_i bic_r1-r0-r1 bic_r2-r1-r0	eor_r2-r1-r1
tst_r0-r1 mov_ne_r2_i bic_r0-r1-r2 bic_r1-r3-r0 mov_r0-r1 mvn_r2-r0	tst_r0-r1 mov_ne_r2_i bic_r0-r1-r2 bic_r1-r3-r0 mvn_r2-r1
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1_i mov_r0-r1 bic_r0-r0-r1	bic_r0-r1-r1
bfi_r0-r1_i_i bfi_r1-r0_i_i bic_r1-r2-r1 bfi_r1-r1_i_i bfi_r3-r1_i_i	bfi_r1-r1_i_i bic_r1-r2-r1 bfi_r3-r1_i_i
tst_r0_i orr_ne_r1-r1-r2 bfi_r3-r1_i_i mov_r2-r3 bfi_r2-r2_i_i	mov_r2-r3 bfi_r2-r2_i_i
sub_r0-r1_i and_r1-r2-r0_lsl_i bic_r0-r1-r2 eor_r3-r1-r0_ror_i add_r2-r3-r3 bfi_r1-r2_i_i	sub_r0-r1_i and_r1-r2-r0_lsl_i
tst_r0_i mov_ne_r1-r0 sub_r2-r3_i eor_r0-r2_i bic_r1-r1-r0 mov_r0-r1_lsl_i bfi_r3-r0_i_i	unk
mvn_r0-r1 mov_r2-r0 add_r2-r2-r2_asr_i bic_r1-r0-r2	mvn_r0-r1 add_r2-r0-r0_asr_i bic_r1-r0-r2
and_r0-r1-r2 tst_r3_i mvn_ne_r1-r0 eor_r2-r1-r0 and_r2-r2_i	tst_r3_i mvn_ne_r3-r2_lsr_i bic_ls_r3-r1-r2 and_r2-r3_i
cmp_r0-r1 and_lt_r2-r0-r2 mvn_ne_r2-r0 sub_r2-r1-r2	cmp_r0-r1 mvn_ne_r2-r0 sub_r2-r1-r2
mvn_r0-r1 rsb_r0-r0_i mvn_r1-r0 add_r2-r1-r1 and_r2-r2_i	mov_r2_i rsb_r1-r2-r1_lsl_i bic_r2-r2-r1
bic_r0-r0-r1 tst_r0-r1 mov_eq_r2_i and_r3-r2_i	mov_r3_i
eor_r0-r0-r1 sub_r1-r1-r2_lsl_i bic_r2-r1-r0 mov_r3-r2 bic_r0-r2-r3 mvn_r2-r0	unk
mov_r0-r1 bfi_r1-r2_i_i bfi_r0-r0_i_i orr_r2-r1_i orr_r1-r0-r2	mov_r0-r1 bfi_r1-r2_i_i orr_r2-r1_i orr_r1-r0-r2
cmp_r0-r1 mvn_cs_r0-r2 bfi_r2-r0_i_i bic_r2-r0-r2 mov_r1-r0 and_r3-r2-r1_lsl_i sub_r0-r0-r3	cmp_r0-r1 mvn_cs_r0-r2 bic_r2-r0-r2 and_r3-r2-r0_lsl_i bic_r0-r0-r3
and_r0-r0-r1_lsr_i tst_r0-r1 sub_eq_r0-r2_i bic_r2-r3-r0 mov_r3-r2	and_r0-r0-r1_lsr_i tst_r0-r1 sub_ls_r0-r2_i bic_r3-r3-r0
cmp_r0-r1 sub_hi_r2-r1-r0 bic_r2-r2-r0 bic_r3-r0-r2 bic_r3-r3-r0	rsb_r3-r3-r3
cmp_r0-r1 orr_eq_r2-r1-r0 bic_r3-r2-r1 mvn_r2-r3	cmp_r0-r1 orr_eq_r2-r1-r0 unk
bfi_r0-r0_i_i bfi_r0-r0_i_i bic_r0-r0-r1 mov_r2-r0	bfi_r0-r0_i_i bic_r2-r0-r1
tst_r0-r1 mov_ne_r0-r2 bfi_r3-r0_i_i add_r1-r3-r3_lsr_i bfi_r2-r1_i_i	add_r1-r3-r3_asr_i bfi_r2-r1_i_i
eor_r0-r1-r2 bfi_r2-r0_i_i bfi_r3-r2_i_i bfi_r0-r2_i_i bic_r1-r3-r0	eor_r0-r1-r2 bfi_r3-r0_i_i bfi_r0-r0_i_i bic_r1-r3-r0
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i sub_r2-r0-r1_asr_i eor_r3-r3-r2 bfi_r0-r3_i_i	eor_r3-r3-r0 bfi_r0-r3_i_i
cmp_r0-r1 sub_ne_r1-r2-r1 sub_r2-r1_i mvn_r3-r2	cmp_r0-r1 sub_ne_r1-r2-r1 rsb_r3-r1_i
rsb_r0-r1-r0_lsr_i orr_r2-r2_i orr_r2-r0-r2_lsr_i mvn_r0-r2 bic_r2-r2-r0 bfi_r2-r2_i_i	rsb_r0-r1-r0_lsr_i orr_r2-r0-r2_lsr_i bfi_r2-r2_i_i
mov_r0-r1 rsb_r1-r1-r2 mov_r2-r0_ror_i bic_r1-r1-r2	rsb_r0-r1-r2 bic_r1-r0-r1_ror_i
tst_r0-r1 and_eq_r2-r1_i rsb_r3-r2_i mvn_r0-r3 add_r2-r0_i bfi_r3-r2_i_i sub_r2-r3_i	tst_r0-r1 and_eq_r2-r1_i rsb_r3-r2_i add_r2-r2_i bfi_r3-r2_i_i sub_r2-r3_i
tst_r0-r1 rsb_eq_r1-r0-r1_lsl_i mvn_ne_r1-r0 bfi_r1-r1_i_i eor_r0-r1_i	tst_r0-r1 rsb_eq_r1-r0-r1_lsl_i mvn_ne_r1-r0 eor_r0-r1_i
and_r0-r1-r2_lsl_i bfi_r3-r0_i_i mvn_r2-r3 bfi_r3-r2_i_i	unk eor_r3-r3_i
tst_r0-r1 rsb_ne_r2-r1-r3 rsb_eq_r2-r2-r3 bfi_r0-r2_i_i bfi_r2-r2_i_i rsb_r1-r2-r0	tst_r0-r1 rsb_ne_r2-r1-r3 rsb_eq_r2-r2-r3 bfi_r0-r2_i_i rsb_r1-r2-r0
cmp_r0-r1 mvn_ne_r2-r3 add_r1-r2-r3_lsl_i bfi_r0-r1_i_i	cmp_r0-r1 mvn_ne_r2-r3 bfi_r0-r2_i_i
eor_r0-r1-r0 bic_r2-r0-r3 bic_r3-r0-r2 bfi_r1-r2_i_i bic_r0-r3-r1	eor_r0-r1-r0 and_r3-r0-r3 mov_r1-r1_asr_i bic_r0-r3-r1_lsl_i
sub_r0-r1-r2_lsl_i bfi_r1-r2_i_i rsb_r0-r1-r0 eor_r1-r1-r0_lsr_i bfi_r3-r1_i_i	rsb_r1-r2-r2 sub_r0-r1-r2_lsl_i eor_r1-r2-r0_ror_i bfi_r3-r1_i_i
cmp_r0-r1 mov_ne_r2_i add_r3-r0-r2 mov_r2-r3 sub_r1-r2_i and_r2-r1_i	cmp_r0-r1 mov_ne_r2_i unk sub_r1-r2_i and_r2-r1_i
cmp_r0-r1 orr_ne_r2-r1-r3_lsl_i mvn_r1-r2 eor_r3-r2-r1	unk
tst_r0-r1 mov_eq_r2-r1 bfi_r3-r0_i_i rsb_r3-r3-r2_lsl_i sub_r3-r2-r3_lsl_i bfi_r2-r3_i_i	tst_r0-r1 mov_ge_r2-r1 rsb_r3-r3-r2_lsl_i sub_r3-r2-r3_lsl_i bfi_r2-r3_i_i
mov_r0-r1_lsl_i eor_r2-r0-r3_asr_i bic_r2-r1-r2 mov_r0-r2_lsr_i mov_r2-r0	mov_r0-r1_lsl_i eor_r2-r0-r3_asr_i bic_r2-r1-r2 mov_r2-r2_lsr_i
eor_r0-r1-r2_lsl_i and_r1-r1-r0 and_r1-r1_i sub_r1-r1_i	and_r1-r1_i sub_r1-r1_i
eor_r0-r1-r2 bfi_r2-r2_i_i mov_r1-r2 orr_r3-r1-r2 rsb_r1-r3-r0 sub_r3-r1-r3	eor_r0-r1-r2 bfi_r2-r2_i_i sub_r3-r0-r2_lsl_i
add_r0-r1-r2 bic_r2-r2-r0 sub_r3-r2_i rsb_r2-r2-r3	mvn_r2_i
sub_r0-r1-r2_lsr_i bfi_r2-r0_i_i orr_r2-r0-r2_lsr_i mvn_r3-r1 bic_r1-r1-r2 bic_r2-r3-r1	mvn_r2-r1
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 sub_r0-r0-r2_lsl_i bfi_r2-r0_i_i	mvn_r2-r1 bfi_r2-r0_i_i
orr_r0-r1-r2_ror_i mvn_r1-r3 orr_r2-r1-r3_lsr_i orr_r3-r0-r2 orr_r0-r3_i	orr_r0-r1-r2_ror_i orr_r2-r0-r3_lsr_i orr_r2-r2_i unk
tst_r0_i sub_ne_r1-r2-r1 mvn_ne_r1-r3 sub_r3-r3-r1	tst_r0_i mvn_ne_r1-r3 sub_r3-r3-r1
add_r0-r0-r0_lsl_i rsb_r1-r0-r1 sub_r0-r1-r0 orr_r2-r0-r2	add_r0-r0-r0_lsl_i sub_r0-r1-r0_lsl_i orr_r2-r0-r2
rsb_r0-r0-r1 rsb_r2-r3-r0_lsr_i and_r3-r2_i bic_r3-r2-r3 mvn_r1-r3	rsb_r0-r0-r1 rsb_r2-r3-r0_lsr_i and_r3-r2_i unk
cmp_r0_i orr_ne_r1-r0_i mvn_r0-r1 bic_r0-r1-r0 rsb_r1-r0-r1_asr_i	cmp_r0_i orr_ne_r1-r0_i rsb_r1-r1-r1_asr_i
mov_r0-r1 orr_r2-r0_i orr_r1-r0-r2 eor_r0-r1_i	orr_r2-r1_i eor_r0-r2_i
tst_r0_i add_ne_r0-r0-r1 bic_r0-r2-r0 sub_r1-r0_i mvn_r0-r1 orr_r1-r3-r0	tst_r0_i add_ne_r0-r0-r1 bic_r0-r2-r0 rsb_r0-r0_i orr_r1-r3-r0
tst_r0-r1 mov_eq_r2-r0_lsr_i sub_r0-r2-r0_lsr_i rsb_r3-r2-r3 bfi_r2-r0_i_i bfi_r1-r3_i_i add_r0-r2-r1_lsr_i	tst_r0-r1 mov_eq_r2-r0_lsr_i sub_r0-r2-r0_ror_i bfi_r2-r0_i_i add_r0-r2-r1_lsr_i
tst_r0-r1 mov_eq_r1_i mov_ne_r1_i add_r2-r2-r1 bfi_r3-r2_i_i bfi_r2-r3_i_i	tst_r0-r1 mov_ne_r1_i mov_eq_r1_i add_r2-r2-r1 bfi_r2-r3_i_i
sub_r0-r1-r2_lsr_i mvn_r2-r1 rsb_r2-r0-r2_ror_i mov_r0-r2	sub_r0-r1-r2_lsr_i mvn_r2-r1 rsb_r0-r0-r2_ror_i
bic_r0-r1-r2 eor_r3-r1-r0_lsr_i bic_r1-r3-r1 bfi_r0-r1_i_i mvn_r2-r0	unk orr_r1-r1-r2_ror_i bfi_r2-r1_i_i
and_r0-r1-r2 sub_r1-r0-r2 mov_r3-r1 add_r0-r2-r1 bic_r2-r3-r0	and_r0-r1-r2 sub_r1-r0-r2 bic_r2-r1-r0
bfi_r0-r1_i_i bfi_r2-r0_i_i rsb_r3-r2_i bfi_r2-r3_i_i	bfi_r2-r1_i_i rsb_r3-r2_i bfi_r2-r3_i_i
mvn_r0-r1 mov_r2-r1 mvn_r1-r2 bic_r0-r1-r0	rsb_r0-r1-r1
bfi_r0-r0_i_i mov_r1-r0 bfi_r2-r1_i_i and_r0-r2-r0 and_r3-r0_i	orr_r1-r2_i and_r0-r0-r1 and_r3-r0_i
mvn_r0-r1 rsb_r1-r0-r2 cmp_r2-r1 add_eq_r2-r0-r2 orr_r2-r1-r2_lsr_i	mvn_r0-r1 rsb_r1-r0-r2 orr_r2-r1-r2_lsr_i
bic_r0-r1-r2 bic_r0-r0-r2 orr_r3-r0_i bfi_r1-r3_i_i sub_r2-r1_i	bic_r0-r1-r2 orr_r3-r0_i bfi_r1-r3_i_i sub_r2-r1_i
mvn_r0-r1 mov_r2-r0 eor_r0-r2-r1_ror_i mvn_r3-r0 bic_r2-r0-r3	mvn_r3-r1_ror_i eor_r2-r1-r3
mvn_r0-r1 mov_r2-r1_ror_i add_r3-r0-r2_lsr_i sub_r3-r3-r0 mvn_r1-r3 bic_r1-r1-r3	mov_r3-r1_ror_i mvn_r1-r3_lsr_i
bfi_r0-r1_i_i mov_r2-r0_lsr_i bfi_r3-r2_i_i bfi_r0-r3_i_i mov_r3-r0 bic_r3-r3-r0	rsb_r3-r0-r0
eor_r0-r1_i add_r2-r2_i bic_r1-r0-r2 mvn_r2-r1 mov_r0-r2 and_r0-r2-r0	eor_r0-r1_i add_r2-r2_i unk
orr_r0-r1-r0 add_r2-r0-r0_lsr_i mvn_r3-r2 mvn_r0-r3 bic_r1-r2-r0	rsb_r1-r2-r2
eor_r0-r1-r2_lsl_i mvn_r1-r0 eor_r2-r1_i bic_r3-r2-r1	eor_r0-r1-r2_lsl_i and_r3-r0_i
and_r0-r1_i add_r2-r1-r3_lsl_i bic_r1-r0-r2 bfi_r2-r0_i_i orr_r2-r1-r2_lsr_i sub_r0-r3-r2	add_r2-r1-r3_lsl_i sub_r0-r3-r2_lsr_i
add_r0-r0_i sub_r1-r1_i bic_r1-r0-r1 mov_r0-r1 rsb_r1-r0-r1_lsr_i	sub_r1-r1_i add_r0-r0_i bic_r1-r0-r1 rsb_r1-r1-r1_lsr_i
rsb_r0-r0_i bfi_r1-r2_i_i bfi_r0-r0_i_i eor_r3-r1-r3 eor_r0-r0-r3_ror_i	rsb_r0-r0_i bfi_r1-r2_i_i eor_r3-r1-r3 eor_r0-r0-r3_ror_i
cmp_r0-r1 mvn_lt_r0-r1 mvn_ge_r0-r2 bic_r1-r2-r0	cmp_r0-r1 unk and_r1-r2-r1
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r3 bfi_r2-r2_i_i and_r0-r2_i	tst_r0-r1 mvn_ne_r2-r0 mvn_ls_r2-r3_lsr_i and_r0-r2_i
tst_r0-r1 mvn_eq_r1-r2 bfi_r2-r1_i_i mov_r1-r2 bfi_r2-r1_i_i	tst_r0-r1 mvn_eq_r1-r2 bfi_r2-r1_i_i bfi_r2-r1_i_i
cmp_r0-r1 and_eq_r2-r0_i mov_eq_r2-r0 orr_r2-r2-r3_ror_i eor_r2-r2-r0_asr_i	cmp_r0-r1 mov_eq_r2-r0 orr_r2-r2-r3_ror_i eor_r2-r2-r0_asr_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 bic_r0-r2-r1	bic_r0-r0-r1
rsb_r0-r1_i cmp_r0-r1 eor_eq_r2-r0-r3_lsr_i rsb_r0-r3-r2	rsb_r0-r3-r2
tst_r0-r1 eor_ne_r2-r2_i and_r2-r2_i mvn_r3-r2	tst_r0-r1 unk eor_eq_r3-r3_i
cmp_r0-r1 mov_ls_r0-r2 mov_hi_r0-r2 sub_r0-r0_i bic_r2-r2-r0 rsb_r0-r2_i bfi_r0-r0_i_i bfi_r0-r0_i_i	sub_r0-r2_i bic_r2-r2-r0 rsb_r0-r2_i
tst_r0-r1 mvn_eq_r2-r0 eor_r0-r2-r3 mvn_r1-r0 bfi_r0-r1_i_i bfi_r2-r0_i_i	tst_r0-r1 mvn_eq_r2-r0 eor_r0-r2-r3 rsb_r0-r0_i bfi_r2-r0_i_i
cmp_r0-r1 sub_hi_r1-r1-r0 eor_r0-r1-r2_ror_i bfi_r0-r0_i_i	cmp_r0-r1 sub_hi_r1-r1-r0 eor_r0-r1-r2_ror_i
mov_r0-r1 bfi_r2-r2_i_i sub_r1-r0-r3_asr_i and_r3-r1-r2_asr_i mvn_r2-r3 rsb_r3-r0-r2	mov_r0-r1 sub_r1-r1-r3_asr_i and_r3-r1-r2_asr_i mvn_r2-r3 rsb_r3-r0-r2
rsb_r0-r1_i bic_r1-r2-r1 eor_r1-r1-r2 orr_r1-r0-r1	rsb_r0-r1_i and_r1-r1-r2 orr_r1-r0-r1
tst_r0-r1 mov_ne_r1_i mov_eq_r1-r0 bic_r2-r1-r3 mvn_r1-r2	tst_r0-r1 mov_ne_r1_i mov_eq_r1-r0 unk
sub_r0-r1-r2 sub_r0-r0-r3 bic_r3-r0-r3 bic_r2-r3-r2 and_r3-r2-r0	sub_r0-r1-r2 sub_r0-r0-r3 bic_r2-r0-r2 bic_r3-r2-r3
cmp_r0-r1 mov_hi_r2-r3 and_cs_r2-r2_i sub_r3-r2_i orr_r2-r3-r2 mov_r0-r2 orr_r2-r0_i	cmp_r0-r1 mov_hi_r2-r3 and_cs_r2-r2_i sub_r3-r2_i orr_r2-r2_i orr_r2-r3-r2
mov_r0-r1 tst_r2-r0 rsb_ne_r3-r1-r2_lsl_i eor_r1-r1_i rsb_r2-r1-r3	tst_r2-r1 rsb_ne_r3-r1-r2_lsl_i eor_r1-r1_i rsb_r2-r1-r3
mov_r0-r1 orr_r2-r0-r3 mvn_r0-r2 rsb_r1-r0_i bfi_r3-r1_i_i	orr_r0-r1-r3 add_r1-r0_i bfi_r3-r1_i_i
tst_r0-r1 and_ne_r2-r0-r2 and_eq_r2-r2_i bfi_r3-r2_i_i	tst_r0-r1 and_ne_r2-r0-r2 bfi_r3-r2_i_i
cmp_r0-r1 mvn_ge_r0-r2 mov_r2-r1 bic_r1-r0-r2 eor_r1-r1_i mov_r0-r1	cmp_r0-r1 mvn_ge_r0-r2 bic_r1-r0-r1 eor_r1-r1_i mov_r0-r1
bic_r0-r1-r2 rsb_r3-r0_i bfi_r2-r3_i_i bic_r0-r0-r2	bic_r1-r1_i bic_r0-r1-r2
tst_r0-r1 add_ne_r1-r1-r2 add_eq_r1-r0_i mvn_r0-r1 bic_r1-r0-r1 sub_r3-r0-r1_asr_i	tst_r0-r1 add_cs_r1-r0_i add_ne_r1-r1-r2 mvn_r0-r1 sub_r3-r0-r0_asr_i
mvn_r0-r1 add_r2-r3-r0 orr_r0-r3_i bic_r1-r2-r0 eor_r2-r1-r0	rsb_r1-r3-r1 unk orr_r2-r3_i
tst_r0-r1 and_eq_r1-r0_i mov_ne_r1-r0 mvn_r0-r1 mov_r1-r0 rsb_r2-r1-r0_asr_i	tst_r0-r1 mov_ne_r1-r0 and_eq_r1-r0_i sub_r2-r1-r1_asr_i
tst_r0-r1 rsb_eq_r2-r2-r1_lsl_i bfi_r1-r2_i_i sub_r1-r1-r0 and_r0-r3-r1	bfi_r1-r2_i_i sub_r1-r1-r0 and_r0-r3-r1
tst_r0-r1 mvn_eq_r0-r2 add_r0-r0_i and_r0-r0_i orr_r2-r0_i	mov_r2_i
orr_r0-r0_i orr_r1-r0_i eor_r1-r1_i mvn_r2-r1 bic_r1-r2-r1 bic_r0-r0-r1	orr_r0-r0_i sub_r0-r0_i
cmp_r0_i rsb_ge_r0-r0_i orr_r1-r2_i bic_r1-r0-r1 and_r2-r1-r2 orr_r0-r2-r1	cmp_r0_i orr_r1-r2_i rsb_ge_r0-r0_i bic_r1-r0-r1 orr_r0-r1-r1
bfi_r0-r0_i_i cmp_r1_i orr_lt_r1-r1-r0_asr_i orr_r2-r1_i	cmp_r1_i orr_lt_r1-r1-r0_asr_i orr_r2-r1_i
tst_r0-r1 mvn_ne_r2-r1 mov_ne_r2_i and_r1-r1_i bic_r0-r2-r1	tst_r0-r1 and_r1-r1_i mov_ne_r2_i bic_r0-r2-r1
and_r0-r1_i eor_r2-r0-r1_lsl_i orr_r3-r2_i bic_r0-r3-r1	orr_r2-r1-r1_lsl_i eor_r3-r2_i bic_r0-r3-r1
sub_r0-r1-r0 bfi_r2-r0_i_i and_r2-r2_i add_r1-r2_i and_r2-r0-r2 bic_r0-r2-r1	bic_r0-r1-r1
bfi_r0-r0_i_i bfi_r0-r0_i_i bic_r1-r2-r3 and_r2-r0_i rsb_r2-r2-r1	bfi_r0-r0_i_i bic_r1-r2-r3 and_r2-r0_i rsb_r2-r2-r1
eor_r0-r0-r1 bfi_r2-r1_i_i and_r2-r2-r0_lsl_i bfi_r3-r2_i_i	unk
tst_r0-r1 mov_ne_r2_i mov_eq_r2-r1 and_r3-r1-r2_lsl_i mvn_r0-r3 mvn_r3-r0	tst_r0-r1 mov_ne_r2_i and_r3-r1-r2_lsl_i and_cs_r3-r1-r1_lsl_i
bic_r0-r1-r0 mov_r2-r3 add_r0-r0-r1 bic_r3-r0-r1 bfi_r3-r3_i_i eor_r2-r3-r2	bic_r0-r1-r0 add_r0-r1-r0 unk bic_r2-r0-r1 eor_r2-r3-r2
cmp_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 add_r1-r1-r2	mvn_r1_i
and_r0-r1-r2_lsl_i bfi_r2-r0_i_i add_r0-r2_i and_r0-r0_i eor_r3-r2-r0 orr_r3-r3-r0	orr_r3-r2_i unk
rsb_r0-r1-r0_lsl_i mvn_r2-r0 orr_r1-r0-r2_lsl_i bfi_r3-r1_i_i orr_r2-r1-r3 and_r1-r0-r2	rsb_r1-r1-r0_lsl_i
bic_r0-r1-r2 mov_r3-r0 bfi_r1-r3_i_i rsb_r2-r1_i mvn_r0-r2	bic_r0-r1-r2 bfi_r1-r0_i_i sub_r0-r1_i
sub_r0-r1-r0 mov_r2-r0 bic_r0-r1-r2 and_r2-r0_i sub_r0-r1-r2_ror_i	sub_r0-r1-r0 bic_r0-r1-r0 and_r2-r0_i sub_r0-r1-r2_ror_i
tst_r0-r1 rsb_ne_r2-r2_i rsb_eq_r2-r2-r3_lsr_i bfi_r3-r2_i_i mvn_r1-r3 and_r1-r1_i and_r0-r1_i	orr_r0-r3_i eor_r0-r0-r3
sub_r0-r1-r2 bfi_r2-r0_i_i eor_r1-r0-r2_lsr_i mvn_r3-r1	sub_r0-r1-r2 eor_r1-r0-r2_lsr_i mvn_r3-r1
mov_r0-r1 bfi_r0-r0_i_i bic_r0-r0-r1 bfi_r2-r0_i_i mov_r3-r2	bic_r3-r2_i
cmp_r0-r1 eor_ls_r2-r1-r2_ror_i and_r2-r2-r0_ror_i sub_r2-r2_i mov_r0-r2	cmp_r0-r1 eor_ls_r2-r1-r2_ror_i and_r2-r2-r0_ror_i sub_r0-r2_i
add_r0-r0_i add_r1-r2-r3_lsl_i bic_r2-r1-r0 bic_r1-r2-r1 mov_r0-r1_ror_i mvn_r1-r0	mvn_r1_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2-r1_lsl_i bic_r1-r3-r2 add_r0-r1_i mov_r3-r0_lsl_i	tst_r0-r1 bic_ne_r1-r3_i bic_eq_r1-r3-r1_lsl_i add_r0-r1_i mov_r3-r0_lsl_i
cmp_r0-r1 mvn_cc_r0-r2 bic_r2-r2-r0 mov_r0-r2_lsr_i	cmp_r0-r1 bic_cs_r2-r2-r0 mov_r0-r2_lsr_i
tst_r0_i and_ne_r1-r1-r0 eor_r0-r2-r1 orr_r3-r2-r0 orr_r0-r2-r3	tst_r0_i and_ne_r1-r1-r0 orr_r0-r2-r1
bic_r0-r1-r2 mov_r2-r1 orr_r0-r0-r1 orr_r2-r2-r0_asr_i	orr_r2-r1-r1_asr_i
eor_r0-r0-r1_lsl_i and_r2-r0_i tst_r2-r0 mvn_eq_r1-r3 bfi_r0-r1_i_i	eor_r0-r0-r1_lsl_i tst_r0_i mvn_eq_r1-r3 bfi_r0-r1_i_i
tst_r0-r1 add_eq_r1-r2-r1 eor_r2-r2_i eor_r0-r2_i mov_r3-r1 rsb_r1-r3-r0 mvn_r2-r1	tst_r0-r1 add_eq_r1-r2-r1 eor_r0-r2_i rsb_r1-r1-r0 mvn_r2-r1
and_r0-r0-r1 tst_r0-r1 mov_eq_r2_i bic_r1-r2-r3	tst_r0-r1 mov_ge_r2_i bic_r1-r2-r3
mvn_r0-r1 mvn_r2-r0 eor_r3-r2_i eor_r2-r2-r3 bfi_r0-r2_i_i bfi_r2-r0_i_i	mov_r3_i bic_r1-r1-r3 bic_r2-r3-r1_lsl_i
bic_r0-r1-r0 mov_r1-r2 add_r1-r0-r1 bic_r2-r1-r3 add_r1-r1-r2 orr_r1-r1_i	bic_r0-r1-r0 add_r1-r0-r2 bic_r2-r1-r3 add_r1-r1-r2 orr_r1-r1_i
cmp_r0-r1 mvn_ge_r0-r2 add_r1-r3-r0 add_r1-r1-r3 mov_r3-r1 sub_r1-r3-r2	cmp_r0-r1 mvn_ge_r0-r2 sub_r1-r3-r2 add_r1-r1-r3 add_r1-r1-r0
orr_r0-r1-r2 bic_r3-r0-r2 orr_r2-r0_i and_r3-r2-r3	bic_r3-r1-r2
tst_r0_i mov_ne_r0-r1 bic_r1-r0-r2 rsb_r3-r1_i bfi_r0-r3_i_i	tst_r0_i mov_ne_r0-r1 bic_r3-r0-r2 bfi_r0-r3_i_i
and_r0-r1-r0 bfi_r2-r0_i_i rsb_r1-r0_i bfi_r3-r2_i_i bic_r3-r3-r1 and_r2-r3-r1	eor_r2-r3-r3
mvn_r0-r1 rsb_r1-r2_i bfi_r3-r0_i_i bfi_r0-r3_i_i rsb_r3-r1-r0 and_r3-r3_i	mvn_r0-r1 rsb_r1-r2_i bfi_r0-r3_i_i rsb_r3-r1-r0 and_r3-r3_i
cmp_r0-r1 mvn_hi_r2-r0 bfi_r3-r3_i_i add_r0-r2-r3 sub_r0-r0-r2 orr_r3-r0_i	orr_r3-r3_i
cmp_r0_i mvn_hi_r1-r2 bfi_r0-r1_i_i bfi_r1-r0_i_i	cmp_r0_i add_lt_r0-r0-r0_lsl_i mvn_hi_r1-r2 bfi_r1-r0_i_i
cmp_r0-r1 add_eq_r1-r2-r1 mov_r3-r0 tst_r3-r1 mov_eq_r2-r1 mov_r0-r2	cmp_r0-r1 add_eq_r1-r2-r1 tst_r0-r1 mov_eq_r2-r1 mov_r0-r2
cmp_r0_i and_lt_r1-r2-r0 and_ge_r1-r3-r1_lsr_i and_r0-r1-r2_lsr_i bfi_r0-r0_i_i	cmp_r0_i and_lt_r1-r2-r0 and_ge_r1-r3-r1_lsr_i and_r0-r1-r2_lsr_i
rsb_r0-r1-r2 bfi_r3-r3_i_i mov_r1-r2 eor_r3-r0-r3_ror_i sub_r3-r3-r1_lsr_i	bfi_r3-r3_i_i rsb_r0-r1-r2 eor_r3-r0-r3_ror_i sub_r3-r3-r2_lsr_i
mov_r0-r1_lsr_i and_r0-r2-r0_lsl_i bfi_r3-r0_i_i bfi_r1-r3_i_i	and_r3-r3_i bfi_r1-r3_i_i
tst_r0-r1 mvn_eq_r1-r2 bfi_r3-r1_i_i bfi_r2-r3_i_i bfi_r3-r2_i_i bic_r2-r1-r3	tst_r0-r1 mvn_eq_r1-r2 bfi_r2-r3_i_i bfi_r3-r2_i_i bic_r2-r1-r3
tst_r0_i sub_ne_r0-r0_i sub_eq_r0-r0-r1 bfi_r2-r0_i_i mov_r1-r2 bfi_r2-r1_i_i	tst_r0_i sub_ls_r0-r0-r1 bfi_r2-r0_i_i mov_r1-r2 bfi_r2-r1_i_i
cmp_r0-r1 rsb_ne_r2-r2-r0_asr_i rsb_eq_r2-r2-r3_asr_i orr_r2-r2-r0 bfi_r2-r2_i_i orr_r2-r2-r1	cmp_r0-r1 rsb_ne_r2-r2-r0_asr_i rsb_eq_r2-r2-r3_asr_i orr_r2-r2-r0 orr_r2-r2-r1
mov_r0-r1 orr_r2-r0-r3 tst_r0-r2 mov_ne_r0-r2 mov_r3-r0_ror_i	rsb_r4-r1-r1_lsr_i orr_r2-r1-r3 and_r0-r2-r4_asr_i mov_r3-r0_ror_i
tst_r0_i mov_eq_r1-r2 mvn_eq_r1-r0 bfi_r3-r3_i_i and_r1-r3-r1_lsl_i orr_r1-r1_i	tst_r0_i mvn_ls_r1-r0 and_r1-r3-r1_lsl_i orr_r1-r1_i
rsb_r0-r1-r2_lsl_i bfi_r3-r0_i_i bfi_r1-r3_i_i and_r2-r0-r1_lsr_i bfi_r3-r2_i_i	rsb_r0-r1-r2_lsl_i bfi_r3-r0_i_i and_r2-r0-r1_asr_i bfi_r3-r2_i_i
cmp_r0-r1 mov_eq_r2-r1 bfi_r0-r2_i_i mvn_r3-r0 bfi_r2-r3_i_i	cmp_r0-r1 mov_eq_r2-r1 mvn_r3-r2 bfi_r2-r3_i_i
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 sub_r1-r3_i and_r1-r2-r1	sub_r0-r3_i bic_r1-r0-r1
bfi_r0-r0_i_i add_r1-r2-r2_asr_i orr_r2-r1-r0_ror_i orr_r0-r2_i bfi_r0-r0_i_i	add_r1-r2-r2_asr_i orr_r2-r1-r0_ror_i orr_r0-r2_i
eor_r0-r1-r2 sub_r3-r3_i mov_r1-r0 bic_r2-r3-r1 mov_r0-r2	sub_r3-r3_i eor_r0-r1-r2 bic_r0-r3-r0
bic_r0-r1-r2 rsb_r0-r0-r2_lsr_i eor_r2-r1-r0 bic_r2-r2-r0	bic_r0-r1-r2 rsb_r0-r0-r2_lsr_i bic_r2-r1-r0
and_r0-r1_i eor_r2-r0-r3 bfi_r2-r2_i_i bic_r1-r2-r1 mvn_r0-r1	unk
bic_r0-r0-r1 bic_r2-r2-r0 rsb_r2-r2-r3_lsr_i add_r3-r2_i and_r1-r2_i bic_r1-r3-r1	bic_r0-r0-r1 bic_r2-r2-r0 rsb_r2-r2-r3_lsr_i bic_r3-r2_i add_r1-r3_i
bfi_r0-r1_i_i bfi_r1-r2_i_i bic_r2-r1-r0 bic_r2-r2-r1 bic_r3-r2-r1 bfi_r1-r3_i_i	bic_r1-r1_i
bfi_r0-r1_i_i orr_r2-r1-r3 and_r0-r2-r0_lsl_i bfi_r3-r0_i_i sub_r2-r3-r1 orr_r0-r3-r2	unk sub_r2-r3-r1 orr_r0-r3-r2
bfi_r0-r0_i_i rsb_r1-r1-r2 rsb_r2-r1-r0_lsl_i mov_r1-r2	bfi_r0-r0_i_i rsb_r1-r1-r2 rsb_r1-r1-r0_lsl_i
cmp_r0_i mov_ne_r1-r2_lsl_i mov_eq_r1-r0 bfi_r1-r1_i_i	cmp_r0_i mov_r1-r2_lsl_i lsl_eq_r1-r0-r1
bfi_r0-r1_i_i and_r2-r0-r2 rsb_r3-r1-r2_asr_i orr_r2-r3_i	and_r2-r0-r2 rsb_r3-r1-r2_asr_i orr_r2-r3_i
rsb_r0-r1-r0_lsl_i bfi_r2-r0_i_i mvn_r3-r2 bic_r2-r0-r3	orr_r2-r2_i rsb_r0-r1-r0_lsl_i and_r2-r0-r2
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r3 mov_r1-r2_lsr_i bfi_r2-r2_i_i bic_r3-r2-r1	tst_r0-r1 mvn_ne_r2-r1 mvn_cs_r2-r3 bic_r3-r2-r2_lsr_i
cmp_r0-r1 eor_cc_r1-r2_i bfi_r3-r1_i_i bic_r0-r3-r1 orr_r3-r0_i	bic_r3-r3_i cmp_r0-r1 orr_cs_r2-r1_i bic_r0-r3-r2 orr_r3-r0_i
cmp_r0_i mvn_cs_r0-r1 eor_r2-r0_i bfi_r1-r2_i_i bic_r1-r0-r1 bic_r1-r1-r0	mov_r1_i
orr_r0-r1_i bfi_r2-r2_i_i mov_r1-r0 bic_r3-r1-r2 bic_r1-r2-r3 bfi_r1-r1_i_i	orr_r1-r2-r2 bfi_r1-r1_i_i bfi_r1-r2_i_i
orr_r0-r0-r1 bic_r2-r3-r0 mvn_r0-r2 mvn_r2-r0	orr_r0-r0-r1 bic_r2-r3-r0
and_r0-r0-r1_lsl_i eor_r2-r1-r0 bfi_r0-r2_i_i sub_r3-r0_i	and_r0-r0-r1_lsl_i bfi_r0-r1_i_i sub_r3-r0_i
and_r0-r1_i bfi_r2-r0_i_i orr_r1-r3-r2 bfi_r2-r1_i_i eor_r1-r2_i bfi_r2-r1_i_i	bfi_r2-r1_i_i orr_r1-r3-r2 bfi_r2-r1_i_i bfi_r2-r2_i_i
bic_r0-r0-r1 mov_r2-r0 tst_r2-r0 mvn_eq_r1-r0 mvn_r2-r1	mvn_r2-r1 tst_r0-r2 rsb_cs_r2-r1-r1
cmp_r0-r1 rsb_ge_r2-r1_i bfi_r2-r2_i_i bfi_r3-r2_i_i bfi_r1-r3_i_i bfi_r1-r1_i_i	bfi_r1-r3_i_i bfi_r1-r1_i_i
tst_r0-r1 mov_eq_r2_i orr_r1-r2-r3 mvn_r3-r1 add_r2-r3_i bfi_r2-r2_i_i	tst_r0-r1 mov_eq_r2_i orr_r1-r2-r3 mvn_r3-r1 add_r2-r3_i
tst_r0-r1 sub_eq_r2-r1-r2_ror_i eor_r0-r1-r0_ror_i mvn_r3-r0 and_r3-r3-r2	tst_r0-r1 sub_eq_r2-r1-r2_ror_i eor_r0-r1-r0_ror_i bic_r3-r2-r0
bfi_r0-r1_i_i bic_r2-r1-r0 orr_r2-r2-r3_asr_i add_r1-r1-r2_ror_i bfi_r2-r1_i_i	bic_r2-r1_i bic_r2-r2-r0 orr_r2-r2-r3_asr_i add_r1-r1-r2_ror_i bfi_r2-r1_i_i
tst_r0-r1 mov_ne_r1-r2_ror_i mvn_r2-r1 bic_r2-r0-r2 bfi_r3-r2_i_i and_r0-r0-r3_asr_i	and_r0-r0-r3_asr_i
tst_r0-r1 mov_eq_r2_i and_r2-r2-r1_ror_i and_r0-r2_i and_r0-r2-r0	tst_r0-r1 mov_eq_r2_i and_r2-r2-r1_ror_i and_r0-r2_i
add_r0-r1_i rsb_r2-r1-r0_lsr_i bic_r1-r2-r1 mvn_r3-r1 mvn_r2-r3	add_r0-r1_i rsb_r2-r1-r0_lsr_i bic_r2-r2-r1
cmp_r0-r1 mvn_lt_r1-r0 mvn_ge_r1-r0 orr_r2-r1-r0_asr_i rsb_r0-r1-r2_ror_i and_r3-r0_i	bic_r2-r0-r0_asr_i sub_r0-r0-r2_ror_i and_r3-r0_i
cmp_r0-r1 mvn_cc_r1-r2 bfi_r3-r1_i_i bfi_r2-r3_i_i mvn_r0-r2 bfi_r0-r0_i_i add_r0-r0_i	bfi_r2-r3_i_i rsb_r0-r2_i
bfi_r0-r1_i_i mvn_r1-r0 add_r2-r0-r1 orr_r2-r2-r1_lsl_i bfi_r2-r2_i_i	unk
tst_r0-r1 mov_eq_r0-r2_asr_i sub_r0-r0_i rsb_r3-r0_i	tst_r0-r1 mov_eq_r0-r2_asr_i rsb_r3-r0_i
cmp_r0-r1 mov_ls_r2-r0 mov_hi_r2-r1_asr_i eor_r2-r1-r2	cmp_r0-r1 eor_cs_r2-r1-r1_asr_i eor_ls_r2-r0-r1
mov_r0-r1 mvn_r1-r0 bfi_r2-r3_i_i rsb_r3-r1_i bic_r2-r3-r2	bfi_r2-r3_i_i mvn_r0-r1 rsb_r3-r0_i bic_r2-r3-r2
tst_r0_i orr_ne_r0-r0_i sub_r1-r2-r0_lsr_i eor_r3-r1_i	sub_r1-r2-r0_lsr_i eor_r3-r1_i
bfi_r0-r0_i_i tst_r1-r2 mov_eq_r3-r0_ror_i sub_r2-r2-r3_lsr_i bic_r3-r3-r2	tst_r1-r2 mov_cs_r3-r0_ror_i sub_r2-r2-r3_lsr_i bic_r3-r3-r2
cmp_r0_i eor_cc_r1-r1-r2 eor_cs_r1-r1-r3 bic_r0-r1-r3	cmp_r0_i eor_cc_r1-r1-r2 bic_r0-r1-r3
add_r0-r0-r1 add_r2-r3-r0 mov_r0-r2 rsb_r0-r0-r2 bic_r0-r3-r0	orr_r0-r3-r3
eor_r0-r1_i mvn_r2-r1 orr_r2-r1-r2 add_r3-r2_i bic_r2-r3-r0 rsb_r1-r3-r2_ror_i	mov_r3_i bic_r2-r3-r1 rsb_r1-r3-r2_ror_i
eor_r0-r1-r2_asr_i mvn_r1-r2 add_r3-r1-r3 orr_r3-r3-r0 bic_r2-r3-r0	eor_r0-r1-r2_asr_i mvn_r1-r2 add_r3-r1-r3 bic_r2-r3-r0
cmp_r0_i and_ge_r1-r2_i bic_r3-r0-r1 bfi_r3-r3_i_i sub_r0-r3_i rsb_r2-r0-r3	mov_r2_i
eor_r0-r1_i mov_r2-r0 eor_r3-r0_i orr_r0-r3-r2	orr_r0-r1_i
sub_r0-r1_i sub_r1-r0-r2 mov_r3-r1_ror_i and_r0-r1-r3	sub_r0-r1_i sub_r1-r0-r2 and_r0-r1-r1_ror_i
sub_r0-r1-r0_ror_i rsb_r2-r3-r2 rsb_r0-r0-r2 mov_r2-r0	sub_r0-r1-r0_ror_i rsb_r2-r3-r2 sub_r2-r2-r0
cmp_r0-r1 mov_cc_r0_i mov_cs_r0-r2_lsr_i bic_r0-r0-r3 bic_r2-r3-r0	mov_r2-r3
sub_r0-r1-r2_asr_i tst_r3-r0 mov_eq_r1-r2 bfi_r1-r1_i_i	sub_r0-r1-r2_asr_i tst_r3-r0 mov_eq_r1-r2
mov_r0-r1 eor_r0-r1-r0_asr_i eor_r0-r0-r1 mov_r1-r0 mvn_r2-r1 rsb_r1-r2-r0	asr_r0-r1_i mvn_r2-r0 rsb_r1-r2-r0
cmp_r0_i mvn_ge_r0-r1 mov_r1-r0 bfi_r2-r1_i_i	cmp_r0_i mvn_ge_r0-r1 bfi_r2-r0_i_i
mvn_r0-r1 cmp_r2-r0 mvn_ne_r1-r2 bfi_r1-r1_i_i mov_r3-r1_ror_i	bfi_r2-r2_i_i mvn_r3-r2_ror_i
tst_r0_i mov_eq_r1-r2_lsl_i bic_r2-r2-r1 mov_r0-r2_asr_i mov_r3-r0 rsb_r3-r3_i	tst_r0_i mov_cs_r1-r2_lsl_i bic_r2-r2-r1 mov_r0-r2_asr_i rsb_r3-r0_i
bic_r0-r1-r2 bic_r0-r1-r0 mvn_r2-r0 add_r2-r2_i	and_r0-r2-r1 rsb_r2-r0_i
cmp_r0_i mvn_lt_r0-r1 mvn_ge_r0-r1 sub_r1-r1-r0 sub_r2-r1_i bic_r1-r3-r2	sub_r2-r1_i bic_r1-r3-r2_lsl_i
cmp_r0-r1 mvn_cc_r2-r3 sub_r3-r2_i bfi_r0-r3_i_i bfi_r0-r0_i_i	cmp_r0-r1 mvn_cs_r3-r2 bfi_r0-r3_i_i bfi_r0-r0_i_i
sub_r0-r1_i bic_r2-r0-r1 bic_r1-r2-r0 mov_r3-r1_lsl_i	eor_r3-r1-r1
bfi_r0-r0_i_i eor_r1-r0_i bic_r0-r1-r0 sub_r2-r0-r1 eor_r3-r2_i	bic_r1-r0_i rsb_r3-r1_i
tst_r0_i add_eq_r1-r2-r0_asr_i and_r0-r2-r1 bic_r2-r0-r1 eor_r2-r0-r2 add_r3-r2_i	tst_r0_i add_eq_r1-r2-r0_asr_i and_r0-r1-r2 add_r3-r0_i
tst_r0-r1 mov_ne_r2-r3 mvn_r1-r2 bic_r0-r0-r1 and_r3-r0_i	tst_r0-r1 mov_ne_r2-r3 and_r0-r0-r2_ror_i and_r3-r0_i
eor_r0-r1_i and_r2-r0_i mov_r3-r2 bfi_r0-r3_i_i	eor_r0-r1_i bic_r0-r0_i
rsb_r0-r1-r0 mvn_r2-r0 bfi_r0-r2_i_i rsb_r0-r0-r2 bfi_r1-r0_i_i	bic_r1-r1_i
bfi_r0-r1_i_i mvn_r2-r0 bfi_r1-r1_i_i and_r3-r3-r1 rsb_r1-r3-r2 bfi_r0-r1_i_i	unk bfi_r0-r1_i_i bfi_r0-r3_i_i
bic_r0-r0-r1 mov_r1-r0 rsb_r2-r1_i bfi_r1-r2_i_i	bic_r1-r0-r1 rsb_r2-r1_i bfi_r1-r2_i_i
cmp_r0_i mvn_hi_r1-r2 mvn_r3-r2 mvn_r2-r3 orr_r0-r2-r1	cmp_r0_i mvn_hi_r1-r2 orr_r0-r2-r1
tst_r0-r1 mov_eq_r1-r2 mvn_eq_r1-r0 add_r3-r1-r1_lsl_i	tst_r0-r1 mvn_eq_r1-r0 add_r3-r1-r1_lsl_i
mov_r0-r1 sub_r1-r2-r1 orr_r3-r2-r0 and_r2-r3-r1 bfi_r3-r2_i_i eor_r0-r3_i	orr_r3-r1-r2 sub_r1-r2-r1 and_r2-r3-r1 bfi_r3-r2_i_i eor_r0-r3_i
bfi_r0-r1_i_i rsb_r0-r2-r0_lsr_i eor_r2-r3-r0_lsr_i bfi_r0-r1_i_i rsb_r3-r2-r0	rsb_r0-r2-r0_lsr_i eor_r2-r3-r0_lsr_i bfi_r0-r1_i_i rsb_r3-r2-r0
cmp_r0-r1 mvn_hi_r2-r1 mov_r0-r2 bfi_r3-r0_i_i bfi_r1-r3_i_i	bfi_r1-r3_i_i
cmp_r0-r1 mov_hi_r2_i mvn_cs_r2-r3 add_r0-r1-r2_ror_i bfi_r2-r0_i_i bic_r0-r2-r1 rsb_r1-r2-r0_lsl_i	cmp_r0-r1 mvn_cs_r2-r3 add_r0-r1-r2_ror_i bfi_r2-r0_i_i bic_r0-r2-r1 rsb_r1-r2-r0_lsl_i
cmp_r0-r1 eor_eq_r2-r3-r1_asr_i rsb_ls_r2-r0_i orr_r0-r2-r0 orr_r0-r0-r1_lsr_i	cmp_r0-r1 rsb_ls_r2-r0_i orr_r0-r0-r1_lsr_i orr_r0-r2-r0
tst_r0-r1 mov_eq_r2_i bic_r0-r2-r3 and_r3-r3-r0 eor_r1-r3-r2	tst_r0-r1 mov_eq_r2_i and_r1-r2-r2
cmp_r0-r1 sub_cc_r2-r1-r3 eor_r2-r2_i and_r2-r0-r2_lsr_i	cmp_r0-r1 sub_cc_r2-r1-r3 and_r2-r0-r2_lsr_i
tst_r0-r1 mov_ne_r1_i bic_r2-r1-r3 mov_r0-r2 sub_r3-r0_i bfi_r1-r3_i_i	tst_r0-r1 ror_r0-r3_i unk mov_ne_r1_i bfi_r1-r0_i_i
rsb_r0-r1-r2_lsl_i add_r0-r0-r2 mov_r2-r0 and_r0-r1-r2_ror_i bic_r1-r0-r1 eor_r3-r1_i	mov_r3_i
tst_r0_i mvn_ne_r1-r2 sub_r0-r3-r1 add_r0-r0-r1 orr_r2-r2-r0 bfi_r3-r2_i_i	orr_r2-r2-r3 bfi_r3-r2_i_i
rsb_r0-r1-r2 eor_r2-r3_i sub_r0-r0-r2_ror_i mov_r1-r0 eor_r3-r1-r0_asr_i	rsb_r0-r1-r2 eor_r2-r3_i sub_r0-r0-r2_ror_i eor_r3-r0-r0_asr_i
mov_r0-r1_ror_i mov_r2-r0 add_r2-r1-r2 and_r0-r1-r2_lsl_i mvn_r1-r0	add_r2-r1-r1_asr_i and_r0-r1-r2_lsl_i mvn_r1-r0
orr_r0-r0_i sub_r1-r0_i bfi_r1-r1_i_i mov_r2-r1	orr_r0-r0_i sub_r1-r0_i bic_r2-r1_i
cmp_r0-r1 add_hi_r2-r1-r2_lsr_i eor_r1-r2-r0_ror_i mov_r3-r0 add_r1-r1-r3_lsl_i add_r2-r1-r1	cmp_r0-r1 add_hi_r2-r1-r2_lsr_i eor_r1-r2-r0_ror_i add_r1-r1-r0_lsl_i add_r2-r1-r1
bic_r0-r0-r1 mov_r1-r0 bic_r2-r0-r1 sub_r3-r2-r3 bfi_r3-r3_i_i orr_r1-r3_i	sub_r3-r3-r3_lsl_i bfi_r3-r3_i_i orr_r1-r3_i
orr_r0-r0_i cmp_r0_i mov_eq_r1_i bfi_r2-r1_i_i	bfi_r2-r1_i_i
rsb_r0-r1-r2_lsr_i rsb_r0-r3-r0 mov_r2-r0 sub_r0-r0_i eor_r1-r0-r2	rsb_r0-r1-r2_lsr_i rsb_r0-r3-r0 sub_r2-r0_i eor_r1-r0-r2
bic_r0-r1-r2 orr_r3-r0-r2_ror_i bfi_r2-r3_i_i bfi_r0-r2_i_i eor_r0-r0_i	bic_r0-r1-r2 bfi_r0-r2_i_i eor_r0-r0_i
bfi_r0-r1_i_i and_r2-r0-r3 and_r0-r3_i bic_r1-r2-r0 orr_r0-r1-r0	bfi_r0-r1_i_i orr_r2-r0_i and_r0-r2-r3
tst_r0_i orr_ne_r0-r0-r1 orr_eq_r0-r1-r2 orr_r3-r0-r1	tst_r0_i orr_eq_r0-r1-r2 orr_r3-r0-r1
orr_r0-r1_i orr_r2-r3_i orr_r3-r1_i add_r0-r0-r2_lsr_i sub_r2-r3-r0 bfi_r1-r2_i_i	add_r0-r3-r3_lsr_i sub_r2-r3-r0 bfi_r1-r2_i_i
and_r0-r1_i bic_r1-r1-r0 bfi_r1-r1_i_i bic_r2-r3-r1	bic_r1-r1_i bfi_r1-r1_i_i bic_r2-r3-r1
and_r0-r0_i orr_r1-r2-r0 eor_r1-r1-r0_asr_i bfi_r2-r1_i_i bfi_r2-r2_i_i bfi_r1-r2_i_i	and_r0-r0_i orr_r1-r2-r0 eor_r1-r1-r0_asr_i bfi_r2-r1_i_i bfi_r1-r2_i_i
tst_r0-r1 mvn_ne_r2-r3 orr_r3-r2_i sub_r2-r0-r3_lsr_i bfi_r0-r2_i_i	tst_r0-r1 mvn_ne_r2-r3 sub_r2-r0-r2_ror_i bfi_r0-r2_i_i
mov_r0-r1 bfi_r0-r0_i_i and_r1-r0-r2_lsr_i orr_r3-r1_i	bfi_r1-r1_i_i and_r1-r1-r2_lsr_i orr_r3-r1_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r1 mvn_r1-r2	tst_r0-r1 asr_ne_r1-r3_i
tst_r0-r1 mov_eq_r2_i and_r0-r2-r3 eor_r3-r0-r3 bic_r0-r3-r0	tst_r0-r1 mov_ls_r2_i bic_r0-r3-r2
mov_r0-r1 bfi_r2-r0_i_i eor_r1-r1_i bic_r0-r3-r2 bic_r1-r0-r1 orr_r2-r2-r1	bic_r0-r3-r1 bfi_r2-r1_i_i bic_r3-r0_i orr_r2-r2-r3
cmp_r0-r1 eor_cc_r0-r2-r3_lsl_i eor_cs_r0-r2-r1_ror_i sub_r1-r0_i bfi_r1-r1_i_i	cmp_r0-r1 eor_cc_r0-r2-r3_lsl_i eor_cs_r0-r2-r1_ror_i sub_r1-r0_i
cmp_r0-r1 mov_ls_r0-r2 eor_cc_r0-r3_i and_r2-r0-r1 bfi_r3-r2_i_i bfi_r3-r3_i_i	bfi_r3-r3_i_i
bic_r0-r1-r2 orr_r1-r1_i and_r2-r0-r1 sub_r0-r2_i mov_r1-r0	bic_r0-r1-r2 sub_r1-r0_i
tst_r0-r1 mov_ne_r1-r0_lsr_i bic_r2-r1-r3 and_r1-r3-r2	eor_r1-r2-r2
bfi_r0-r1_i_i bfi_r2-r0_i_i mvn_r1-r2 bfi_r3-r2_i_i orr_r0-r1-r3_ror_i sub_r0-r3-r0_ror_i	bfi_r2-r0_i_i bfi_r3-r2_i_i mvn_r1-r2 orr_r0-r1-r3_ror_i sub_r0-r3-r0_ror_i
sub_r0-r1_i rsb_r1-r0_i sub_r2-r1-r3_lsl_i mvn_r1-r2	mvn_r2-r3_lsl_i add_r1-r1-r2_lsl_i add_r1-r1-r3_lsl_i
bfi_r0-r0_i_i bfi_r0-r0_i_i mov_r1-r0_lsl_i eor_r2-r1_i	bfi_r0-r0_i_i mov_r1-r0_lsl_i eor_r2-r1_i
bic_r0-r1-r2 bfi_r2-r0_i_i bfi_r2-r2_i_i bfi_r0-r2_i_i	bic_r0-r1-r2 bfi_r2-r2_i_i bfi_r0-r2_i_i
and_r0-r1_i sub_r2-r1-r2 sub_r3-r2-r1 add_r0-r0-r3	and_r0-r1_i sub_r0-r0-r2
and_r0-r0-r1_lsl_i orr_r1-r0-r2 rsb_r2-r2-r1 bfi_r3-r2_i_i eor_r2-r3_i	eor_r2-r3_i orr_r2-r2_i
orr_r0-r0-r1 orr_r0-r0-r2 tst_r0-r2 mov_ne_r2_i mov_r1-r2_lsr_i	rsb_r1-r2-r2
bfi_r0-r1_i_i rsb_r0-r0-r1 bfi_r2-r0_i_i and_r3-r2_i bic_r2-r2-r3	bic_r2-r2_i
rsb_r0-r1_i orr_r0-r0-r2_ror_i and_r0-r0_i and_r0-r0_i	rsb_r0-r1_i orr_r0-r0-r2_asr_i and_r0-r0_i
mov_r0-r1 bfi_r1-r0_i_i mov_r0-r1 bfi_r2-r0_i_i eor_r0-r2-r1_lsl_i	bfi_r1-r1_i_i bfi_r2-r1_i_i eor_r0-r2-r1_lsl_i
mvn_r0-r1 bic_r2-r3-r1 eor_r0-r0-r3 bic_r0-r0-r2	mvn_r0-r1 eor_r0-r0-r3
mvn_r0-r1 bic_r2-r2-r0 rsb_r0-r2_i bfi_r1-r0_i_i	and_r2-r1-r2 rsb_r0-r2_i bfi_r1-r0_i_i
rsb_r0-r1-r0 add_r2-r1-r0 add_r2-r3-r2 mvn_r0-r2	add_r2-r0-r3 mvn_r0-r2
tst_r0-r1 mov_eq_r1-r2 orr_r0-r1_i bfi_r2-r0_i_i mvn_r0-r2	orr_r2-r2_i mvn_r0-r2
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r0 eor_r0-r2-r3 mvn_r1-r0 sub_r3-r3-r1	tst_r0-r1 bic_r2-r0-r3 sub_ge_r3-r0-r2_lsl_i
and_r0-r1_i bic_r2-r0-r3 bfi_r2-r2_i_i rsb_r3-r0-r2_asr_i and_r3-r3_i bfi_r2-r3_i_i	and_r0-r1_i bic_r2-r0-r3 rsb_r3-r0-r2_ror_i bfi_r2-r3_i_i
tst_r0-r1 and_ne_r0-r1-r0 and_eq_r0-r2-r1 mov_r2-r1 sub_r1-r0-r2_lsl_i	tst_r1-r0 and_cs_r0-r2-r1 and_r0-r1-r0 sub_r1-r0-r1_lsl_i
mvn_r0-r1 rsb_r1-r0-r1 bfi_r2-r1_i_i eor_r1-r0-r2 bfi_r2-r1_i_i bfi_r1-r2_i_i	mvn_r0-r1 orr_r2-r2_i eor_r1-r0-r2 bfi_r1-r1_i_i
rsb_r0-r1_i add_r0-r0_i rsb_r1-r2_i rsb_r2-r1-r0_lsl_i	rsb_r0-r1_i rsb_r1-r2_i rsb_r2-r1-r0_lsl_i
cmp_r0-r1 mov_ge_r2-r1_ror_i bic_r3-r1-r2 orr_r3-r3-r2	cmp_r0-r1 mov_ge_r2-r1_ror_i orr_r3-r1-r2
sub_r0-r0_i sub_r1-r2-r0_lsr_i bic_r2-r1-r2 mvn_r1-r2	sub_r0-r0_i sub_r1-r2-r0_lsr_i unk
orr_r0-r1_i and_r1-r0-r1 tst_r1_i mov_ne_r0_i bic_r0-r1-r0	bic_r0-r1_i tst_r1_i lsl_ge_r0-r0_i
sub_r0-r0_i bfi_r1-r2_i_i orr_r1-r0-r1_lsr_i bic_r2-r3-r1 add_r2-r3-r2_asr_i add_r0-r2_i	sub_r0-r0_i orr_r1-r0-r1_lsr_i unk sub_r0-r3-r2_asr_i
bic_r0-r1-r2 add_r3-r3-r3 add_r2-r3-r0_lsr_i rsb_r3-r0-r2 bfi_r3-r3_i_i	bic_r0-r1-r2 sub_r2-r0-r0_lsr_i rsb_r3-r2-r3_lsl_i
bfi_r0-r1_i_i bic_r2-r0-r2 mov_r0-r2_asr_i rsb_r3-r2-r0 bfi_r3-r3_i_i	bfi_r0-r1_i_i bic_r2-r0-r2 rsb_r3-r2-r2_asr_i bfi_r3-r3_i_i
bfi_r0-r1_i_i bic_r2-r3-r0 mov_r3-r2_asr_i bic_r0-r3-r1	bic_r2-r3-r0 mov_r3-r2_asr_i bic_r0-r3-r1
bfi_r0-r0_i_i sub_r0-r1-r0 rsb_r2-r1-r0_lsl_i bfi_r1-r2_i_i orr_r3-r1_i mov_r0-r3	orr_r0-r1_i
cmp_r0_i and_hi_r1-r0-r1 bfi_r2-r1_i_i bic_r0-r2-r3 and_r2-r1-r0 orr_r1-r2-r0 and_r2-r1_i	cmp_r0_i and_hi_r1-r0-r1 bfi_r2-r1_i_i bic_r0-r2-r3 add_r1-r0_i and_r2-r1_i
tst_r0-r1 and_ne_r2-r2_i eor_r2-r0-r2 mvn_r0-r2 and_r0-r1-r0_lsl_i bic_r1-r0-r1	mov_r1_i
tst_r0_i sub_ne_r1-r1-r2_ror_i sub_eq_r1-r2_i mov_r0-r1 rsb_r2-r0_i bfi_r2-r2_i_i	sub_r1-r1-r2_ror_i tst_r0_i sub_eq_r1-r2_i rsb_r2-r1_i bfi_r2-r2_i_i
mvn_r0-r1 sub_r1-r2_i eor_r2-r0-r1 mov_r3-r2 bfi_r0-r3_i_i	mvn_r0-r1 sub_r1-r2_i eor_r2-r0-r1 bfi_r0-r2_i_i
bic_r0-r1-r2 bic_r3-r0-r3 bic_r0-r1-r3 bfi_r2-r0_i_i sub_r1-r0-r2_ror_i mov_r2-r1	orr_r0-r2-r3 and_r0-r0-r1 bfi_r2-r0_i_i sub_r2-r0-r2_ror_i
add_r0-r1-r2 mov_r1-r3 cmp_r1-r0 mvn_cc_r0-r1 bic_r1-r2-r0	add_r0-r1-r2 cmp_r3-r0 mvn_cc_r0-r3 bic_r1-r2-r0
and_r0-r1-r0 bic_r0-r0-r2 mov_r2-r0 and_r0-r3-r2	bic_r0-r0-r2 and_r0-r1-r0 and_r0-r3-r0
mov_r0-r1_lsr_i rsb_r1-r0_i rsb_r2-r3-r0 add_r1-r2-r1 rsb_r3-r1-r0 bfi_r1-r3_i_i	asr_r0-r1_i rsb_r1-r3_i rsb_r3-r1-r0 bfi_r1-r3_i_i
mvn_r0-r1 bic_r2-r0-r2 eor_r0-r2_i eor_r3-r2-r0_asr_i orr_r3-r3_i	orr_r2-r2-r1 eor_r3-r2-r2_asr_i orr_r3-r3_i
and_r0-r1_i mov_r1-r2 tst_r1-r2 orr_ne_r3-r0_i mvn_r2-r3	cmp_r2_i and_r0-r1_i orr_ne_r3-r0_i mvn_r2-r3
add_r0-r1-r0 eor_r2-r0-r3 and_r0-r2-r1 mov_r2-r0 eor_r3-r2_i	add_r0-r1-r0 eor_r2-r0-r3 and_r0-r2-r1 eor_r3-r0_i
cmp_r0-r1 mvn_cs_r1-r0 mov_hi_r1_i mvn_r0-r1 eor_r2-r0_i	cmp_r0-r1 mov_hi_r1_i mvn_ne_r0-r1 eor_r2-r0_i
mvn_r0-r1 eor_r1-r0-r2_lsl_i bic_r1-r1-r3 bfi_r3-r1_i_i	mvn_r1-r1 bic_r1-r1-r3 bfi_r3-r1_i_i
tst_r0-r1 sub_eq_r1-r1_i bfi_r1-r1_i_i sub_r0-r1_i bfi_r0-r0_i_i	tst_r0-r1 sub_eq_r1-r1_i bfi_r1-r1_i_i sub_r0-r1_i
orr_r0-r1-r0 bic_r1-r2-r3 bic_r3-r0-r1 bic_r2-r3-r1	orr_r0-r1-r0 bic_r1-r2-r3 bic_r2-r0-r1
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r3 eor_r2-r2-r3 eor_r2-r2_i bfi_r0-r2_i_i bfi_r1-r0_i_i	bfi_r1-r0_i_i
cmp_r0-r1 and_ls_r2-r3_i add_r3-r2-r2 mov_r1-r3 add_r0-r1-r1_lsl_i bfi_r1-r0_i_i	cmp_r0-r1 and_ls_r2-r3_i add_r1-r2-r2 bfi_r1-r1_i_i
bfi_r0-r1_i_i add_r1-r1-r2_lsl_i bic_r2-r1-r0 sub_r2-r2-r3_ror_i add_r0-r2-r0	bfi_r0-r1_i_i add_r1-r1-r2_lsl_i orr_r2-r0-r1 sub_r0-r2-r3_ror_i
bic_r0-r1-r2 orr_r3-r2-r0 rsb_r1-r3-r1 rsb_r1-r1_i rsb_r3-r1_i	orr_r3-r2-r1 rsb_r1-r3-r1 sub_r3-r1_i
cmp_r0_i mvn_hi_r1-r2 and_r3-r1_i orr_r2-r3_i eor_r1-r2_i bfi_r0-r1_i_i	orr_r0-r0_i
bic_r0-r1-r0 sub_r1-r2-r3_lsl_i bic_r2-r0-r1 bic_r1-r2-r1 bfi_r0-r1_i_i	bic_r0-r1-r0 bic_r1-r0-r2 bfi_r0-r1_i_i
mov_r0-r1_lsr_i mvn_r1-r0 cmp_r1-r2 mov_eq_r3_i sub_r1-r3_i	mvn_r1-r1_lsr_i cmp_r1-r2 mov_eq_r3_i sub_r1-r3_i
mov_r0-r1 cmp_r1-r0 mvn_lt_r2-r1 bic_r1-r2-r0 add_r2-r1-r0_lsl_i	bic_r0-r2-r1 add_r2-r0-r1_lsl_i
rsb_r0-r0-r1_asr_i add_r1-r2-r0_lsr_i bfi_r3-r1_i_i and_r3-r3_i	and_r3-r3_i
tst_r0-r1 mov_eq_r2-r3 bic_r0-r0-r2 and_r3-r0-r3 bic_r0-r2-r3	tst_r0-r1 orr_r0-r2-r2 rsb_eq_r0-r3-r3_lsl_i
add_r0-r1-r2 bfi_r2-r1_i_i sub_r2-r0-r2_asr_i bic_r1-r3-r2 rsb_r2-r1-r0 rsb_r2-r3-r2	add_r0-r1-r2 sub_r2-r0-r2_asr_i bic_r1-r3-r2 rsb_r2-r1-r0 rsb_r2-r3-r2
bic_r0-r0-r1 tst_r0-r2 mvn_ne_r3-r0 mvn_r0-r3 mov_r2-r0	bic_r0-r0-r1 tst_r0-r2 mvn_ne_r3-r0 mvn_r2-r3
and_r0-r1_i orr_r2-r1-r2 mov_r3-r0_ror_i orr_r0-r3_i eor_r2-r0-r2	bic_r0-r1-r2 eor_r0-r0_i eor_r2-r0-r2
mov_r0-r1_lsr_i rsb_r2-r3-r0 eor_r1-r2_i bfi_r0-r0_i_i rsb_r3-r1-r0	rsb_r2-r3-r1_lsr_i eor_r3-r2_i rsb_r3-r3-r1_lsr_i
eor_r0-r1-r0_asr_i eor_r0-r2-r0_lsl_i bic_r3-r0-r2 bfi_r3-r3_i_i	eor_r0-r1-r0_asr_i eor_r0-r2-r0_lsl_i bic_r3-r0-r2
tst_r0_i orr_eq_r1-r1-r0_ror_i bfi_r0-r1_i_i bfi_r1-r0_i_i mov_r2-r1_lsr_i	tst_r0_i orr_eq_r1-r1-r0_ror_i mov_r2-r1_lsr_i
mov_r0-r1_lsl_i and_r2-r1_i eor_r1-r0-r2_ror_i eor_r2-r0_i eor_r3-r2-r1	and_r2-r1_i mvn_r3-r2_ror_i rsb_r3-r3_i
tst_r0-r1 mvn_eq_r2-r3 add_r3-r1_i bic_r3-r2-r3 bfi_r0-r3_i_i bfi_r3-r0_i_i	tst_r0-r1 mvn_ls_r2-r3 add_r3-r1_i bic_r3-r2-r3 bfi_r3-r0_i_i
bfi_r0-r1_i_i orr_r1-r2-r0_lsr_i mov_r3-r1 eor_r2-r3-r0_lsr_i	bfi_r0-r1_i_i orr_r1-r2-r0_lsr_i eor_r2-r1-r0_lsr_i
bfi_r0-r0_i_i bfi_r1-r0_i_i sub_r2-r1_i mov_r3-r2 orr_r1-r2-r3	bfi_r0-r0_i_i bfi_r1-r0_i_i sub_r1-r1_i
sub_r0-r1_i rsb_r2-r0-r2 bfi_r1-r0_i_i orr_r0-r2-r1_asr_i sub_r0-r0_i rsb_r2-r0_i	sub_r0-r1_i rsb_r2-r0-r2 orr_r0-r2-r1_asr_i rsb_r2-r0_i
tst_r0-r1 mvn_ne_r0-r2 bfi_r0-r0_i_i bfi_r3-r0_i_i	tst_r0-r1 mvn_ne_r0-r2 bfi_r3-r0_i_i
tst_r0-r1 mvn_eq_r0-r1 bic_r2-r1-r0 orr_r3-r2-r3_lsl_i	bic_r2-r1-r0 orr_r3-r2-r3_lsl_i
bic_r0-r0-r1 cmp_r0-r2 add_cs_r1-r3-r2 bfi_r1-r1_i_i	bic_r0-r0-r1 cmp_r0-r2 add_cs_r1-r3-r2
tst_r0-r1 eor_ne_r2-r3-r1 bic_r2-r2-r1 mov_r3-r2	tst_r0-r1 orr_eq_r3-r2-r2 bic_r3-r3-r1
tst_r0_i mov_eq_r1-r2 mvn_eq_r1-r0 mov_r0-r1_lsl_i	tst_r0_i mvn_eq_r1-r0 mov_r0-r1_lsl_i
eor_r0-r1_i bfi_r2-r1_i_i rsb_r0-r0-r2_lsr_i bfi_r3-r0_i_i	rsb_r0-r1-r2_lsr_i bfi_r3-r0_i_i
add_r0-r1_i mvn_r2-r0 bic_r1-r1-r2 mov_r3-r1	add_r3-r1_i and_r3-r1-r3
bfi_r0-r1_i_i add_r1-r2_i bfi_r1-r1_i_i and_r2-r1-r0 bic_r0-r1-r2 rsb_r2-r0-r2	bfi_r0-r1_i_i add_r1-r2_i bfi_r1-r1_i_i and_r2-r1-r0 rsb_r2-r1-r2_lsl_i
tst_r0-r1 eor_ne_r2-r0-r3 mov_r3-r2 mov_r1-r3 eor_r3-r1_i	tst_r0-r1 eor_ne_r2-r0-r3 eor_r3-r2_i
add_r0-r1-r1 orr_r2-r0-r2 eor_r3-r2_i add_r2-r2-r3_lsr_i	orr_r2-r2-r1_lsl_i add_r2-r2-r2_lsr_i
cmp_r0-r1 eor_hi_r2-r2-r0_asr_i sub_r0-r2-r3 mov_r3-r2 add_r1-r0-r3 mov_r0-r1	cmp_r0-r1 eor_hi_r2-r2-r0_asr_i sub_r0-r2-r3 add_r1-r0-r2 mov_r0-r1
cmp_r0_i and_cc_r1-r1-r2 mov_r0-r1_ror_i mov_r1-r0 add_r2-r1-r1 orr_r0-r1-r2	cmp_r0_i and_cc_r1-r1-r2 ror_r1-r1_i add_r2-r1-r1 orr_r0-r1-r2
bfi_r0-r0_i_i bic_r0-r0-r1 bfi_r2-r1_i_i bfi_r2-r2_i_i add_r3-r2-r0_ror_i bic_r3-r2-r3	bfi_r2-r1_i_i bfi_r2-r2_i_i bic_r0-r0-r1 add_r3-r2-r0_ror_i bic_r3-r2-r3
rsb_r0-r0-r1 add_r2-r0_i mvn_r0-r2 mov_r3-r0_ror_i	rsb_r0-r0-r1 add_r2-r0_i mvn_r3-r2_ror_i
mov_r0-r1 add_r1-r2-r0 eor_r0-r1_i orr_r3-r2-r0_asr_i add_r1-r3-r1_lsl_i orr_r2-r1-r0	add_r1-r2-r1 eor_r0-r1_i orr_r3-r2-r0_asr_i add_r1-r3-r1_lsl_i orr_r2-r1-r0
cmp_r0_i add_eq_r1-r1-r2 tst_r1_i mvn_eq_r1-r0 mvn_r0-r1	cmp_r0_i add_eq_r1-r1-r2 tst_r1_i mvn_ne_r0-r1
bfi_r0-r1_i_i cmp_r0_i mvn_cc_r1-r2 mvn_r2-r1	cmp_r0_i mvn_cs_r2-r1
mvn_r0-r1 add_r2-r0-r0_asr_i mvn_r1-r2 add_r3-r2-r1	mvn_r3_i
eor_r0-r1-r2_ror_i sub_r1-r3-r0_lsr_i mvn_r2-r1 add_r1-r2_i mov_r3-r1 rsb_r0-r2-r3_ror_i	eor_r0-r1-r2_ror_i sub_r1-r3-r0_lsr_i mvn_r2-r1 add_r1-r2_i rsb_r0-r2-r1_ror_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 sub_r0-r2-r0 rsb_r0-r0-r2 bic_r1-r0-r3 sub_r3-r3-r1	bic_r1-r0-r3 sub_r3-r3-r1
bfi_r0-r0_i_i bfi_r1-r0_i_i mov_r0-r1 sub_r0-r2-r0 add_r3-r0-r0	bfi_r0-r0_i_i bfi_r1-r0_i_i sub_r0-r2-r1 add_r3-r0-r0
cmp_r0_i mov_lt_r0-r1_asr_i orr_r2-r2_i bic_r3-r2-r0 mvn_r1-r3 orr_r2-r1-r3	unk
bfi_r0-r1_i_i sub_r2-r1-r0 mov_r0-r2 sub_r2-r2-r0 sub_r1-r0-r2_asr_i	bfi_r0-r1_i_i sub_r1-r1-r0
cmp_r0-r1 sub_cc_r1-r2-r0 orr_r3-r0-r1_lsr_i bic_r1-r2-r3 bic_r0-r1-r3	cmp_r0-r1 sub_cc_r1-r2-r0 orr_r3-r0-r1_lsr_i bic_r0-r2-r3
tst_r0_i add_ne_r1-r0-r2 add_eq_r1-r2_i bfi_r3-r1_i_i bfi_r0-r3_i_i	add_r1-r0-r2 bfi_r0-r1_i_i
tst_r0_i mov_ne_r0-r1 mov_eq_r0-r1 sub_r2-r0_i orr_r1-r2-r0	sub_r2-r1_i orr_r1-r2-r1
bic_r0-r0-r1 bic_r2-r0-r3 bfi_r3-r2_i_i mov_r2-r3_lsr_i	mov_r2-r3_lsr_i
bfi_r0-r0_i_i eor_r1-r2_i rsb_r2-r0-r1_ror_i sub_r1-r0-r2	eor_r1-r2_i rsb_r2-r0-r1_ror_i sub_r1-r0-r2
sub_r0-r1-r2 add_r3-r2-r0_ror_i rsb_r0-r0-r3_ror_i orr_r2-r0_i and_r3-r2_i	sub_r0-r1-r2 add_r3-r2-r0_asr_i rsb_r0-r0-r3_asr_i and_r3-r0_i
cmp_r0-r1 eor_ne_r0-r0-r1 mvn_r1-r0 mvn_r0-r1	cmp_r0-r1 eor_ne_r0-r0-r1
bic_r0-r1-r0 bic_r0-r0-r1 mov_r2-r0_lsr_i eor_r3-r2-r0	eor_r3-r0-r0
mov_r0-r1 bic_r0-r0-r1 tst_r0-r1 mvn_ne_r0-r2 sub_r1-r3-r0	and_r1-r3-r3
eor_r0-r0-r1_ror_i mov_r1-r0 bic_r2-r1-r3 sub_r2-r1-r2_lsr_i	eor_r0-r0-r1_ror_i bic_r2-r0-r3 sub_r2-r0-r2_lsr_i
bic_r0-r1-r2 cmp_r3-r2 mvn_cs_r2-r0 mvn_r0-r2 bic_r3-r1-r0	and_r3-r1-r2
cmp_r0-r1 mov_lt_r0-r2 mov_ge_r0-r1_ror_i mov_r1-r0 bic_r1-r1-r0	bic_r1-r1-r1
bic_r0-r1-r2 eor_r2-r0-r1 orr_r2-r1-r2 bfi_r0-r2_i_i	bic_r0-r1-r2 bfi_r0-r1_i_i
cmp_r0-r1 sub_lt_r2-r0_i bfi_r1-r2_i_i mov_r2-r1 add_r2-r2-r2_ror_i	cmp_r0-r1 add_lt_r2-r0_i bfi_r1-r2_i_i add_r2-r1-r1_ror_i
cmp_r0_i rsb_hi_r1-r2_i rsb_r1-r3-r1 eor_r3-r1_i orr_r2-r3_i mov_r3-r2 bfi_r1-r3_i_i	cmp_r0_i rsb_hi_r1-r2_i rsb_r1-r3-r1 eor_r3-r1_i unk bfi_r1-r3_i_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3 bic_r3-r2-r3 bic_r2-r3-r0 bfi_r3-r2_i_i bfi_r0-r3_i_i	tst_r0-r1 bic_r1-r2-r3 lsl_ge_r2-r3_i mvn_r0-r2 bfi_r0-r1_i_i
tst_r0-r1 mvn_ne_r2-r3 eor_r0-r3-r2 mov_r3-r0	tst_r0-r1 mvn_ne_r2-r3 eor_r3-r3-r2
cmp_r0-r1 mov_ge_r2-r3_lsl_i mov_r0-r2 eor_r2-r0-r1	cmp_r0-r1 mov_ge_r2-r3_lsl_i eor_r2-r2-r1
cmp_r0_i rsb_ls_r0-r1-r2 rsb_hi_r0-r3-r0_lsr_i bic_r2-r0-r1 bfi_r1-r0_i_i add_r1-r2-r1_lsr_i	cmp_r0_i rsb_ls_r0-r1-r2 rsb_hi_r0-r3-r0_lsr_i bic_r2-r0-r1 add_r1-r2-r1_lsr_i
mvn_r0-r1 bic_r2-r0-r2 rsb_r3-r0-r2 bic_r1-r1-r3 bfi_r2-r1_i_i	mvn_r0-r1 bic_r2-r0-r2 bfi_r2-r1_i_i
tst_r0-r1 mvn_eq_r0-r2 and_r1-r1-r0_ror_i bfi_r1-r1_i_i mvn_r3-r1 bic_r2-r3-r1 bfi_r2-r2_i_i	tst_r0-r1 mvn_cs_r0-r2 bic_r3-r1-r0_ror_i unk
tst_r0-r1 mvn_ne_r2-r3 bic_r0-r1-r2 bic_r1-r2-r0 rsb_r3-r0-r1_ror_i	tst_r0-r1 mvn_ne_r2-r3 bic_r0-r1-r2 rsb_r3-r0-r2_ror_i
eor_r0-r1_i orr_r2-r0_i bfi_r1-r2_i_i rsb_r1-r1-r2 and_r1-r0-r1	unk orr_r2-r0-r1_lsl_i eor_r0-r2-r2_asr_i bic_r1-r0-r0_lsl_i
orr_r0-r1_i mov_r2-r1_lsr_i mov_r3-r0 mov_r1-r2 bic_r3-r3-r1	orr_r3-r1_i bic_r3-r3-r1_lsr_i
bic_r0-r1-r2 and_r3-r2-r0 eor_r3-r3-r2_lsr_i mvn_r2-r3	mvn_r2-r2_lsr_i
mov_r0-r1 sub_r0-r0-r2_lsl_i rsb_r0-r0_i and_r3-r1-r3 mov_r2-r3 sub_r1-r2-r0	sub_r0-r1-r2_lsl_i and_r3-r3-r1 rsb_r0-r0_i sub_r1-r3-r0
cmp_r0-r1 mov_ne_r1_i mov_eq_r1_i bic_r0-r1-r2 add_r3-r1-r0_lsr_i eor_r2-r3-r0_lsr_i	cmp_r0-r1 mov_ne_r1_i mov_eq_r1_i lsl_r2-r1_i
rsb_r0-r0-r1 eor_r0-r0_i bfi_r2-r0_i_i bfi_r0-r2_i_i bfi_r1-r0_i_i	rsb_r0-r0-r1 unk sub_r2-r3-r0_lsl_i bfi_r1-r2_i_i
add_r0-r0-r0_lsl_i mvn_r1-r0 tst_r1-r0 mvn_eq_r0-r2 eor_r1-r0-r1	add_r0-r0-r0_lsl_i eor_r1-r0-r2
orr_r0-r1_i bic_r2-r2-r0 tst_r2-r0 mvn_ne_r1-r2 bfi_r3-r1_i_i	bfi_r3-r1_i_i
cmp_r0-r1 mov_lt_r0_i mov_r1-r0 add_r0-r1-r1_lsl_i	cmp_r0-r1 mov_lt_r0_i add_r0-r0-r0_lsl_i
rsb_r0-r1-r2_lsl_i add_r1-r0_i eor_r0-r0-r3_asr_i orr_r3-r3-r0 eor_r2-r1_i bic_r2-r2_i and_r3-r3-r2_asr_i	rsb_r0-r1-r2_lsl_i add_r1-r0_i eor_r0-r0-r3_asr_i orr_r3-r3-r0 and_r3-r3-r1_asr_i
eor_r0-r1_i orr_r2-r0-r3_lsr_i orr_r2-r2_i lsl_r0-r0_i eor_r2-r2-r0 bic_r1-r2_i	eor_r0-r1_i orr_r2-r0-r3_lsr_i orr_r2-r2_i eor_r2-r2-r0_lsl_i bic_r1-r2_i
mov_r0-r1 tst_r1_i sub_ne_r0-r0-r1 sub_eq_r0-r2_i and_r3-r0_i and_r0-r3_i	sub_r0-r2_i tst_r1_i rsb_ne_r0-r0-r0 and_r0-r0_i
eor_r0-r1_i rsb_r1-r2_i and_r0-r0-r1_lsl_i orr_r3-r3-r0 and_r0-r3_i rsb_r1-r0_i	and_r0-r3_i rsb_r1-r0_i
rsb_r0-r1-r2 tst_r0_i sub_ne_r1-r0-r2_ror_i orr_r0-r1-r0 eor_r2-r0_i bfi_r0-r2_i_i	lsr_r0-r0_i and_r1-r2-r0_lsl_i cmp_r1_i and_ls_r0-r2_i and_hi_r0-r1_i
sub_r0-r1-r2_ror_i sub_r2-r0-r3 bic_r0-r2-r1 bic_r2-r2-r0 add_r2-r2-r1_asr_i orr_r0-r1-r2_ror_i add_r0-r1-r0 add_r0-r3-r0	sub_r0-r1-r2_ror_i sub_r2-r0-r3 and_r2-r2-r1 add_r2-r2-r1_asr_i orr_r0-r1-r2_ror_i add_r0-r1-r0 add_r0-r3-r0
eor_r0-r1-r0_asr_i sub_r2-r0-r3_lsl_i cmp_r2_i and_ls_r0-r2-r0_lsr_i add_r1-r0_i mov_r0-r1	eor_r0-r1-r0_asr_i sub_r2-r0-r3_lsl_i cmp_r2_i and_ls_r0-r2-r0_lsr_i add_r0-r0_i
bic_r0-r1_i mov_r2-r0 orr_r2-r0-r2 mov_r3-r1 sub_r3-r3-r1 mov_r1-r2 eor_r2-r3-r1	bic_r2-r1_i
eor_r0-r1_i orr_r2-r0-r1 cmp_r2-r0 rsb_ge_r1-r0_i add_r0-r1_i bfi_r2-r0_i_i and_r3-r2_i	orr_r0-r1_i and_r3-r0_i
sub_r0-r1_i lsl_r2-r0_i ror_r1-r3-r2 bic_r3-r0_i and_r2-r1-r3_ror_i sub_r0-r2-r3 orr_r2-r0_i	sub_r0-r1_i mov_r1-r3 bic_r3-r0_i and_r2-r1-r3_ror_i sub_r0-r2-r3 orr_r2-r0_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r3 sub_r1-r1-r2 bic_r0-r2-r1 and_r2-r1-r2_lsr_i and_r1-r0-r1 and_r1-r1-r2_asr_i	bic_r1-r3-r3
lsl_r0-r1_i eor_r1-r0_i bfi_r2-r1_i_i lsr_r0-r0-r0 sub_r3-r2-r0 eor_r3-r0-r3_asr_i ror_r2-r1-r3	lsl_r0-r1_i eor_r1-r0_i bfi_r2-r1_i_i sub_r3-r2-r0 add_r3-r0-r3_asr_i ror_r2-r1-r3
sub_r0-r1_i sub_r0-r2-r0_ror_i bic_r3-r0_i eor_r2-r3_i add_r2-r2-r3_ror_i eor_r0-r3-r2 mvn_r1-r0 and_r2-r3-r1	sub_r0-r1_i sub_r0-r2-r0_ror_i bic_r3-r0_i eor_r2-r3_i add_r2-r2-r3_ror_i and_r2-r3-r2
tst_r0-r1 add_ne_r0-r1_i tst_r1_i mov_ne_r2-r0 mov_eq_r2-r0 rsb_r0-r2-r1 orr_r1-r1-r0	tst_r0-r1 add_ne_r0-r1_i rsb_r0-r0-r1 orr_r1-r1-r0
sub_r0-r1-r2 orr_r1-r3_i sub_r3-r0-r3_ror_i rsb_r0-r3_i bic_r2-r0-r1 mov_r1-r2	sub_r0-r1-r2 orr_r1-r3_i sub_r3-r0-r3_ror_i rsb_r0-r3_i bic_r1-r0-r1
asr_r0-r1_i bic_r0-r0_i add_r2-r0_i and_r3-r2-r0_lsr_i sub_r1-r0-r3 and_r2-r1_i	asr_r0-r1_i add_r2-r0_i and_r3-r2-r0_lsr_i sub_r1-r0-r3 and_r2-r1_i
add_r0-r1_i and_r1-r0-r2 mov_r3-r0 orr_r2-r3-r0_asr_i add_r3-r2-r0_ror_i eor_r2-r3-r1	add_r0-r1_i and_r1-r0-r2 orr_r2-r0-r0_asr_i add_r3-r2-r0_ror_i eor_r2-r3-r1
add_r0-r0-r1_lsr_i mov_r1-r0 eor_r2-r0-r1 add_r2-r1-r2 orr_r3-r2_i eor_r0-r3-r0	add_r0-r0-r1_asr_i orr_r3-r0_i eor_r0-r3-r0
orr_r0-r0_i rsb_r1-r0-r2 and_r3-r1-r0 mov_r2-r0 lsr_r0-r2-r3 add_r1-r3-r0_lsl_i add_r2-r1-r0	orr_r0-r0_i rsb_r1-r0-r2 and_r3-r1-r0 lsr_r0-r0-r3 add_r1-r3-r0_lsl_i add_r2-r1-r0
bic_r0-r0-r1 and_r2-r0-r3 asr_r0-r2-r1 and_r0-r0-r3_lsr_i mvn_r2-r0 rsb_r3-r2_i asr_r1-r3_i	bic_r0-r0-r1 and_r2-r0-r3 asr_r0-r2-r1 and_r0-r0-r3_lsr_i add_r3-r0_i asr_r1-r3_i
tst_r0-r1 rsb_ne_r1-r0_i sub_r0-r2-r1 asr_r3-r0-r2 mvn_r0-r3 rsb_r2-r0_i eor_r0-r2_i sub_r3-r0_i	tst_r0-r1 rsb_ne_r1-r0_i sub_r0-r2-r1 asr_r3-r0-r2 add_r2-r3_i eor_r0-r2_i sub_r3-r0_i
mov_r0-r1 sub_r2-r0-r1_lsr_i add_r0-r1_i orr_r1-r0-r2 rsb_r2-r2_i eor_r2-r2_i mvn_r0-r2 sub_r3-r0-r1	sub_r2-r1-r1_lsr_i add_r0-r1_i orr_r1-r0-r2 rsb_r2-r2_i eor_r2-r2_i mvn_r0-r2 sub_r3-r0-r1
cmp_r0-r1 mov_ls_r2_i tst_r2-r0 mvn_ne_r0-r2 and_r3-r2-r0 and_r0-r3_i	rsb_r0-r0-r0
eor_r0-r1-r0_asr_i and_r2-r0_i bfi_r3-r2_i_i add_r3-r0-r3_lsl_i bfi_r2-r3_i_i	add_r1-r1-r0_asr_i and_r2-r1_i
and_r0-r0-r1 bic_r1-r0-r2 mov_r0-r3 bic_r2-r1-r3 bic_r0-r2-r0 rsb_r3-r0_i	and_r0-r0-r1 bic_r1-r0-r2 bic_r2-r1-r3 rsb_r3-r2_i
bic_r0-r1-r0 cmp_r0-r1 mvn_hi_r1-r0 mvn_r2-r1	mvn_r2-r1
orr_r0-r1_i add_r1-r0_i bfi_r0-r1_i_i bfi_r2-r0_i_i	orr_r0-r1_i add_r1-r0_i bfi_r2-r1_i_i
and_r0-r1-r0 bfi_r1-r0_i_i bic_r2-r3-r1 mov_r3-r1 sub_r2-r3-r2_asr_i	and_r0-r1-r0 bfi_r1-r0_i_i bic_r2-r3-r1 sub_r2-r1-r2_asr_i
mvn_r0-r1 and_r2-r0-r3 mvn_r1-r2 bic_r3-r1-r3 bfi_r1-r3_i_i	bic_r2-r3-r1 bfi_r2-r3_i_i mvn_r1-r2
cmp_r0-r1 add_hi_r2-r1-r1_asr_i mov_r3-r2 rsb_r2-r3_i bfi_r0-r2_i_i mov_r2-r0	cmp_r0-r1 add_hi_r2-r1-r1_asr_i bfi_r0-r2_i_i mov_r2-r0
bic_r0-r1-r2 sub_r3-r0-r3_asr_i tst_r1-r3 mvn_ne_r1-r3 bic_r1-r0-r1	bic_r0-r1-r2 sub_r3-r0-r3_asr_i and_r1-r0-r3
add_r0-r1-r1 bic_r2-r1-r0 bfi_r0-r2_i_i mov_r2-r0 bic_r3-r2-r0 bic_r1-r3-r0	bic_r1-r0-r0
tst_r0-r1 mov_eq_r2_i bfi_r1-r2_i_i mov_r2-r1 bfi_r1-r1_i_i bic_r2-r2-r1 bfi_r0-r2_i_i	unk
bfi_r0-r1_i_i sub_r1-r2_i rsb_r0-r1-r0_lsr_i bfi_r2-r0_i_i rsb_r3-r2-r3_asr_i	sub_r1-r2_i rsb_r0-r1-r0_lsr_i bfi_r2-r0_i_i rsb_r3-r2-r3_asr_i
bfi_r0-r1_i_i orr_r2-r0-r2 eor_r3-r2_i mov_r2-r3	bfi_r0-r1_i_i orr_r2-r0-r2 eor_r2-r2_i
rsb_r0-r0-r1 eor_r2-r0_i orr_r1-r2-r3 bfi_r1-r1_i_i sub_r1-r3-r1 bfi_r1-r1_i_i	rsb_r0-r0-r1 eor_r2-r0_i orr_r1-r2-r3 bfi_r1-r1_i_i sub_r1-r3-r1
tst_r0-r1 sub_ne_r2-r1-r3_lsl_i sub_eq_r2-r2-r3 bfi_r2-r2_i_i bfi_r1-r2_i_i bfi_r3-r1_i_i	tst_r1-r0 add_eq_r1-r2-r3 bfi_r3-r1_i_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 mov_r1-r2 mvn_r3-r1	mvn_r2-r1 tst_r0-r1 mvn_ne_r2-r0 mvn_r3-r2
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0_i eor_r3-r1_i and_r1-r0-r3 sub_r2-r3-r1_asr_i	tst_r0-r1 mov_ne_r0-r2 eor_r3-r1_i and_r1-r0-r3 sub_r2-r3-r1_asr_i
and_r0-r1-r0_lsl_i add_r2-r1-r1 bic_r3-r2-r0 bfi_r2-r3_i_i bfi_r2-r2_i_i bfi_r1-r2_i_i	mov_r2-r1_lsl_i bfi_r1-r2_i_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1_i mov_r2-r1	tst_r0_i mov_ge_r2_i
tst_r0-r1 add_ne_r2-r0_i mov_eq_r2-r1 and_r2-r1-r2 eor_r2-r2-r0	tst_r0-r1 add_ne_r2-r0_i and_ne_r1-r1-r2 eor_r2-r0-r1
bfi_r0-r1_i_i bfi_r1-r0_i_i mov_r2-r1 orr_r2-r0-r2 bfi_r3-r2_i_i	bfi_r0-r1_i_i bfi_r3-r0_i_i
orr_r0-r1-r2_lsr_i bfi_r2-r0_i_i bic_r1-r0-r2 mov_r0-r1 add_r2-r0-r1_lsl_i bfi_r1-r2_i_i	orr_r0-r1-r2_lsr_i bfi_r2-r0_i_i bic_r1-r0-r2 bfi_r1-r1_i_i
eor_r0-r1-r2 add_r0-r3-r0_lsl_i eor_r1-r0_i mov_r2-r1_lsl_i bic_r3-r0-r2	eor_r0-r1-r2 add_r0-r3-r0_lsl_i eor_r1-r0_i bic_r3-r0-r1_lsl_i
eor_r0-r1-r2_ror_i bic_r0-r3-r0 bfi_r1-r3_i_i bfi_r1-r1_i_i eor_r0-r1-r0 bfi_r0-r0_i_i	eor_r0-r1-r2_ror_i bic_r0-r3-r0 bfi_r1-r3_i_i eor_r0-r0-r1
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i add_r0-r0-r1_ror_i bic_r3-r2-r0 bic_r1-r2-r3 and_r1-r1-r3_lsl_i	bic_r1-r2-r2
tst_r0_i add_ne_r1-r0-r2 bfi_r0-r1_i_i bic_r2-r0-r1 orr_r1-r2-r3 bfi_r3-r2_i_i bic_r2-r3-r1	bic_r2-r0-r0
rsb_r0-r1-r2_ror_i mov_r1-r0_lsr_i mvn_r2-r1 bfi_r2-r2_i_i	rsb_r0-r1-r2_ror_i mvn_r2-r0_lsr_i
eor_r0-r1_i mov_r2-r0 tst_r2_i mov_ne_r0-r2 bfi_r0-r0_i_i	eor_r0-r1_i bfi_r0-r0_i_i
mvn_r0-r1 bic_r0-r0-r2 mov_r2-r0_lsl_i mov_r1-r2_ror_i add_r1-r1-r2	mvn_r0-r1 bic_r0-r0-r2 mov_r2-r0_lsl_i add_r1-r2-r2_ror_i
and_r0-r1-r2 mvn_r2-r1 mov_r3-r0 bic_r2-r2-r3	mvn_r2-r1
and_r0-r0_i orr_r1-r0-r1 and_r1-r1_i bfi_r0-r1_i_i	and_r0-r0_i
cmp_r0_i and_ls_r0-r1-r2 bfi_r2-r1_i_i sub_r2-r2-r0_lsl_i bfi_r0-r2_i_i	cmp_r0_i and_ls_r0-r1-r2 bfi_r0-r1_i_i
bfi_r0-r1_i_i tst_r0_i mvn_ne_r2-r3 bfi_r1-r2_i_i bfi_r2-r1_i_i	bfi_r0-r1_i_i tst_r0_i mvn_ne_r2-r3 bfi_r2-r1_i_i
mvn_r0-r1 sub_r2-r0_i bfi_r1-r2_i_i rsb_r0-r1_i	rsb_r2-r1_i bfi_r1-r2_i_i rsb_r0-r1_i
and_r0-r0_i bic_r1-r0-r1 mvn_r0-r1 mov_r2-r0_lsr_i	mvn_r2_i
rsb_r0-r1_i add_r0-r0_i sub_r2-r1_i and_r1-r2-r0	rsb_r0-r1_i sub_r2-r1_i and_r1-r2-r0
bic_r0-r1-r0 sub_r1-r0-r2_lsr_i mvn_r2-r1 mvn_r3-r2	bic_r3-r1-r0 sub_r3-r3-r2_lsr_i
add_r0-r1_i bfi_r0-r0_i_i bic_r0-r0-r2 mov_r3-r0 sub_r0-r3_i	add_r0-r1_i bfi_r0-r0_i_i bic_r0-r0-r2 sub_r0-r0_i
and_r0-r1-r0 mvn_r1-r0 cmp_r0-r1 mov_lt_r2_i bfi_r0-r2_i_i	and_r0-r1-r0 cmp_r0_i mov_lt_r2_i bfi_r0-r2_i_i
bfi_r0-r1_i_i sub_r1-r1-r2 mvn_r2-r0 bic_r2-r1-r2 rsb_r3-r2-r1	bfi_r0-r1_i_i sub_r1-r1-r2 bic_r3-r1-r0
tst_r0-r1 mvn_ne_r1-r2 sub_r1-r0-r1_asr_i and_r2-r1-r0 bic_r0-r2-r0	mov_r0_i
tst_r0-r1 mov_ne_r0-r2_ror_i mvn_r2-r0 rsb_r3-r2_i orr_r1-r2-r3 mvn_r0-r1 add_r0-r0-r3	tst_r1-r0 mov_ne_r0-r2_ror_i mvn_r2-r0 rsb_r3-r2_i orr_r0-r0-r3
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 and_r1-r0-r1 sub_r3-r1-r2_asr_i	bic_r1-r0-r2 sub_r3-r1-r2_asr_i
orr_r0-r1-r0 rsb_r1-r1-r2 bic_r2-r3-r1 bic_r0-r0-r2 add_r2-r0_i sub_r1-r2-r0	mov_r1_i
cmp_r0-r1 sub_cc_r2-r0_i rsb_r0-r1-r2 bic_r1-r1-r0 mvn_r3-r1	cmp_r0-r1 sub_cc_r2-r0_i rsb_r0-r1-r2 unk
cmp_r0-r1 add_cc_r2-r0-r0_lsr_i and_r0-r2-r0_lsl_i bfi_r1-r0_i_i	unk
and_r0-r1-r0 eor_r0-r0-r2 bic_r3-r2-r0 bfi_r1-r3_i_i add_r2-r1_i	and_r0-r1-r0 and_r3-r0-r2 bfi_r1-r3_i_i add_r2-r1_i
cmp_r0-r1 mov_cc_r2_i mov_cs_r2-r0 mvn_r3-r2	cmp_r0-r1 mvn_r3-r0 mvn_cc_r3_i
tst_r0-r1 mov_ne_r2_i mov_r3-r2 eor_r2-r3_i sub_r2-r2-r3 orr_r3-r3-r2 and_r0-r3_i	mov_r0_i
cmp_r0_i mov_ls_r1_i mov_r2-r1 mov_r0-r2 sub_r1-r1-r0_lsr_i eor_r0-r0-r1_asr_i	cmp_r0_i mov_ls_r1_i mov_r0-r1 sub_r1-r1-r0_lsr_i eor_r0-r0-r1_asr_i
cmp_r0-r1 mvn_lt_r2-r0 bfi_r3-r2_i_i bfi_r0-r1_i_i mov_r1-r3 eor_r0-r1-r0	cmp_r0-r1 mvn_lt_r2-r0 bfi_r3-r2_i_i bfi_r0-r1_i_i eor_r0-r3-r0
bfi_r0-r1_i_i bfi_r0-r0_i_i bfi_r2-r0_i_i sub_r0-r2_i rsb_r2-r0-r2 add_r1-r2-r2	mov_r1_i
mov_r0-r1 rsb_r0-r0_i mvn_r2-r0 mvn_r0-r2	rsb_r0-r1_i
cmp_r0_i add_ne_r1-r0-r2_lsr_i orr_r1-r1-r2 and_r0-r1-r2 bfi_r3-r0_i_i	bfi_r3-r2_i_i
cmp_r0-r1 rsb_lt_r2-r2-r3 rsb_ge_r2-r2-r3 bfi_r3-r2_i_i	sub_r2-r3-r2 bfi_r3-r2_i_i
bic_r0-r1-r2 cmp_r3-r0 mvn_ge_r0-r2 mov_r1-r0 sub_r0-r1-r0_lsr_i	bic_r0-r1-r2 cmp_r3-r0 mvn_ge_r0-r2 sub_r0-r0-r0_lsr_i
tst_r0-r1 orr_ne_r1-r2-r3 orr_eq_r1-r3-r1 add_r2-r3-r1_asr_i mov_r1-r2 and_r3-r2-r1 rsb_r3-r2-r3	mov_r3_i
eor_r0-r0_i bic_r1-r0-r2 bic_r3-r1-r2 and_r2-r0-r3_lsr_i bfi_r0-r2_i_i	eor_r0-r0_i bic_r1-r0-r2 and_r2-r0-r1_lsr_i bfi_r0-r2_i_i
cmp_r0_i mov_cs_r1_i rsb_r0-r1-r2 bic_r1-r2-r0 orr_r1-r2-r1 bic_r1-r1-r0 bic_r2-r2-r1	cmp_r0_i mov_cs_r1_i rsb_r0-r1-r2 bic_r1-r2-r0 bic_r2-r2-r1
bfi_r0-r1_i_i bfi_r2-r0_i_i bic_r0-r0-r2 mvn_r1-r3 mvn_r3-r1 orr_r0-r0-r3	bfi_r0-r1_i_i bfi_r2-r0_i_i bic_r0-r0-r2 orr_r0-r0-r3
bfi_r0-r0_i_i eor_r1-r2-r3_lsl_i rsb_r2-r2_i eor_r2-r2-r1_lsl_i bic_r2-r0-r2 add_r1-r2-r0	eor_r1-r2-r3_lsl_i rsb_r2-r2_i eor_r2-r2-r1_lsl_i bic_r2-r0-r2 add_r1-r2-r0
cmp_r0-r1 mvn_hi_r1-r2 bic_r2-r3-r1 bic_r1-r3-r2 orr_r0-r2-r1	orr_r0-r3-r3
tst_r0_i eor_ne_r1-r2-r3_ror_i eor_eq_r1-r0-r2 bic_r0-r0-r1 add_r2-r1-r0 bic_r3-r2-r3 and_r0-r3-r2	eor_r1-r2-r3_ror_i tst_r0_i eor_eq_r1-r2-r0 orr_r2-r1-r0 bic_r3-r2-r3 and_r0-r3-r3
tst_r0-r1 sub_ne_r2-r1_i mov_r0-r3 bfi_r3-r0_i_i sub_r3-r3-r2 and_r0-r1-r3	tst_r0-r1 sub_ne_r2-r1_i sub_r3-r3-r2 and_r0-r1-r3
tst_r0_i rsb_eq_r1-r2-r1 mvn_ne_r1-r3 mvn_r2-r1 sub_r2-r1-r2	tst_r0_i rsb_eq_r1-r2-r1 mvn_eq_r3-r1 mvn_r2-r3_lsl_i
cmp_r0-r1 mov_cc_r2_i mov_cs_r2_i orr_r2-r0-r2	cmp_r0-r1 orr_cc_r2-r0_i orr_cs_r2-r0_i
bfi_r0-r1_i_i orr_r1-r1-r2_asr_i sub_r3-r0-r1_asr_i bfi_r1-r3_i_i and_r2-r1_i	orr_r1-r1-r2_asr_i and_r2-r1_i
mov_r0-r1 mvn_r2-r0 bfi_r2-r2_i_i eor_r2-r2_i mvn_r0-r2	eor_r0-r1_i
cmp_r0-r1 orr_lt_r2-r2-r3 orr_ge_r2-r1-r3 bic_r3-r3-r2	rsb_r3-r2-r2
cmp_r0-r1 mov_cs_r0-r1 eor_r1-r0_i mvn_r0-r1 eor_r1-r1-r0 mov_r2-r1 bic_r0-r2-r0	cmp_r0-r1 eor_ls_r0-r0_i eor_hi_r0-r1_i
cmp_r0_i eor_eq_r1-r2_i rsb_r2-r3-r1_asr_i bic_r0-r0-r2 bic_r2-r0-r2	cmp_r0_i eor_eq_r1-r2_i rsb_r2-r3-r1_asr_i bic_r2-r0-r2
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 bfi_r2-r2_i_i bic_r2-r2-r1 bic_r2-r2-r1	mvn_r2-r3 bfi_r2-r2_i_i bic_r2-r2-r1
orr_r0-r1-r2 orr_r3-r0-r2 bfi_r1-r0_i_i bic_r3-r3-r1 bic_r1-r3-r1 rsb_r0-r1_i	orr_r3-r2-r1 bfi_r1-r3_i_i bic_r3-r3-r1 rsb_r0-r3_i
sub_r0-r1_i bic_r1-r0-r2 add_r3-r1_i and_r0-r3_i	bic_r1-r1-r2 add_r3-r1_i and_r0-r3_i
cmp_r0-r1 sub_ls_r1-r2-r1_ror_i bfi_r2-r2_i_i mvn_r0-r2 sub_r3-r1-r0 bic_r3-r0-r3	cmp_r0-r1 sub_ls_r1-r2-r1_ror_i mvn_r0-r2 sub_r3-r1-r0 bic_r3-r0-r3
tst_r0-r1 mvn_ne_r1-r0 add_r0-r1-r1 bic_r1-r2-r0 bic_r1-r1-r2	eor_r1-r1-r1
eor_r0-r1-r2_asr_i bic_r2-r3-r0 orr_r2-r2-r3 rsb_r0-r2-r3	mov_r0_i
mov_r0-r1_lsr_i orr_r1-r1-r2_ror_i sub_r0-r0-r1 bic_r2-r0-r3 mvn_r1-r2 sub_r0-r1-r0_lsr_i	orr_r0-r1-r2_ror_i rsb_r0-r0-r1_lsr_i unk sub_r0-r1-r0_lsr_i
add_r0-r0-r0 tst_r0_i mov_eq_r1_i sub_r1-r2-r1_ror_i	tst_r0_i mov_eq_r1_i sub_r1-r2-r1_ror_i
cmp_r0-r1 mov_ne_r1_i mov_eq_r1-r0_lsr_i rsb_r2-r0-r1 mov_r0-r2 eor_r2-r2-r0 eor_r0-r1-r2	cmp_r0-r1 mov_cs_r1-r0_lsr_i mov_ne_r1_i orr_r0-r1-r1
bfi_r0-r1_i_i sub_r2-r3-r1_lsr_i bfi_r2-r2_i_i sub_r2-r0-r2	sub_r2-r3-r1_lsr_i bfi_r0-r1_i_i sub_r2-r0-r2
eor_r0-r1_i add_r1-r1-r0 mov_r0-r1 mvn_r2-r0	eor_r0-r1_i add_r1-r1-r0 mvn_r2-r1
tst_r0-r1 rsb_eq_r2-r0-r3_ror_i mvn_r1-r2 add_r0-r1-r2 orr_r1-r1-r0 add_r0-r0-r1_asr_i	mvn_r0_i
rsb_r0-r1-r2 sub_r2-r1_i bfi_r0-r0_i_i sub_r1-r0_i add_r0-r1_i orr_r1-r0-r2_ror_i	rsb_r0-r1-r2 sub_r2-r1_i bfi_r0-r0_i_i sub_r0-r0_i orr_r1-r0-r2_ror_i
tst_r0_i mov_ne_r0_i bfi_r0-r0_i_i eor_r1-r0_i add_r1-r0-r1	tst_r0_i rsb_r1-r0_i eor_ge_r1-r0_i add_r1-r0-r1
orr_r0-r1-r2_lsl_i sub_r3-r0_i sub_r0-r3_i eor_r1-r0_i bic_r1-r0-r1	sub_r0-r1_i and_r1-r0_i
cmp_r0_i mvn_eq_r1-r0 bic_r2-r0-r1 bfi_r1-r2_i_i orr_r3-r1-r2 bic_r3-r3-r0	cmp_r0_i mvn_r0-r0 orr_eq_r1-r0-r1_lsl-r1 ror_r2-r0_i and_r3-r1-r2_lsl_i
eor_r0-r0-r1 bfi_r2-r0_i_i eor_r1-r0-r2 bfi_r2-r1_i_i add_r3-r2_i	unk eor_r1-r0-r2 bfi_r2-r1_i_i add_r3-r2_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 bic_r1-r3-r1 bfi_r1-r1_i_i	and_r1-r2-r3 bfi_r1-r1_i_i
tst_r0-r1 eor_ne_r1-r2-r1 eor_eq_r1-r0-r2_asr_i orr_r2-r3-r1 mov_r3-r2 mvn_r2-r3	tst_r0-r1 eor_eq_r1-r0-r2_asr_i eor_ne_r1-r2-r1 orr_r2-r3-r1 mvn_r2-r2
orr_r0-r1_i bfi_r1-r2_i_i eor_r3-r0_i and_r2-r1-r3 and_r3-r2_i bfi_r2-r3_i_i	orr_r0-r1_i bfi_r1-r2_i_i eor_r3-r0_i and_r2-r1-r3 bic_r2-r2_i
bfi_r0-r0_i_i bic_r0-r0-r1 bic_r0-r2-r0 bfi_r1-r0_i_i	bic_r0-r0-r1 bic_r0-r2-r0 bfi_r1-r0_i_i
bic_r0-r0-r1 sub_r1-r1_i sub_r2-r0-r1 mov_r1-r2	bic_r0-r0-r1 sub_r1-r1_i sub_r1-r0-r1
bfi_r0-r0_i_i orr_r1-r0-r1 bic_r2-r3-r1 orr_r0-r2_i and_r3-r1-r0 bfi_r2-r3_i_i	orr_r1-r0-r1 bic_r2-r3-r1 bfi_r2-r1_i_i
mov_r0-r1_lsl_i bic_r0-r0-r1 bfi_r2-r0_i_i bfi_r3-r2_i_i mvn_r0-r3 rsb_r1-r0_i	bfi_r3-r2_i_i add_r1-r3_i
bic_r0-r1-r0 bic_r0-r1-r0 orr_r1-r2-r0 bfi_r2-r1_i_i	and_r0-r0-r1 orr_r1-r2-r0 bfi_r2-r1_i_i
bfi_r0-r1_i_i bfi_r2-r3_i_i and_r2-r2-r0_asr_i bfi_r1-r2_i_i	and_r2-r2-r1_ror_i bfi_r1-r2_i_i
cmp_r0_i mvn_lt_r0-r1 eor_r2-r0_i bic_r3-r2-r1 orr_r1-r3-r2	cmp_r0_i mvn_lt_r0-r1 eor_r2-r0_i orr_r1-r2-r2
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r0 mvn_r2-r1 bfi_r3-r0_i_i sub_r2-r2-r3_lsl_i	bfi_r3-r0_i_i sub_r2-r0-r3_lsl_i
sub_r0-r1-r2 sub_r0-r3-r0_ror_i mov_r3-r0 bfi_r1-r3_i_i rsb_r2-r1-r3 bic_r0-r2-r1	sub_r0-r1-r2 sub_r0-r3-r0_ror_i bfi_r1-r0_i_i rsb_r2-r1-r0 bic_r0-r2-r1
bic_r0-r0-r1 tst_r0-r1 sub_eq_r2-r2-r1 bic_r0-r3-r2 orr_r3-r0_i	sub_r2-r2-r1 bic_r0-r3-r2 orr_r3-r0_i
tst_r0_i rsb_eq_r1-r2-r1_lsl_i bic_r0-r2-r1 bfi_r2-r2_i_i sub_r1-r2-r0_lsr_i mov_r3-r1	tst_r0_i rsb_eq_r1-r2-r1_lsl_i bic_r0-r2-r1 bfi_r2-r2_i_i sub_r3-r2-r0_lsr_i
rsb_r0-r1-r2_asr_i mov_r2-r0 bic_r3-r0-r2 mov_r1-r3_lsr_i	mov_r1_i
sub_r0-r1-r2_ror_i bic_r3-r0-r2 mov_r0-r1 bic_r2-r0-r3	sub_r0-r1-r2_ror_i bic_r3-r0-r2 bic_r2-r1-r3
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 mov_r2-r0	mvn_r2-r1
mvn_r0-r1 bic_r2-r2-r0 mov_r1-r2_lsl_i add_r2-r3-r1_ror_i mvn_r1-r2 mvn_r3-r1	and_r2-r1-r2 mov_r1-r2_lsl_i add_r3-r3-r1_ror_i
mov_r0-r1 sub_r1-r1-r0 bic_r2-r1-r0 eor_r0-r2_i	mov_r0_i
bfi_r0-r1_i_i sub_r2-r3-r0_lsl_i orr_r0-r2_i bic_r1-r0-r3 bic_r2-r1-r0	rsb_r2-r0-r0
cmp_r0-r1 mvn_cc_r2-r3 mvn_cs_r2-r3 bfi_r1-r2_i_i	mvn_r2-r3 bfi_r1-r2_i_i
tst_r0-r1 eor_eq_r2-r1-r2 mov_r1-r0 orr_r1-r0-r1 bic_r2-r2-r1 bfi_r3-r2_i_i and_r2-r1-r3	tst_r0-r1 eor_eq_r2-r1-r2 mov_r1-r0 bic_r2-r2-r1 bfi_r3-r2_i_i and_r2-r1-r3
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 mov_r2-r1	mvn_r2-r2
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 bfi_r2-r2_i_i mov_r1-r2_ror_i bfi_r3-r2_i_i add_r2-r3-r1 bic_r1-r1-r2	mvn_r2-r0 tst_r0-r1 mvn_eq_r2-r1 bfi_r3-r2_i_i mov_r1-r2_ror_i add_r2-r3-r1 bic_r1-r1-r2
orr_r0-r1-r0_lsr_i rsb_r2-r0-r2 rsb_r3-r2_i sub_r2-r3_i	orr_r0-r1-r0_lsr_i rsb_r3-r2-r0 add_r2-r3_i
sub_r0-r1_i bic_r1-r2-r3 orr_r2-r1-r0 mvn_r1-r2	sub_r0-r1_i unk bic_r1-r1-r0
mov_r0-r1 and_r2-r0_i bfi_r2-r2_i_i mvn_r3-r2	and_r2-r1_i sub_r3-r2-r2_ror_i mvn_r3-r3_ror_i
cmp_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r0 bic_r1-r1-r2 mvn_r0-r1	cmp_r0-r1 mvn_ne_r2-r3 sub_eq_r2-r1-r1 unk
bfi_r0-r1_i_i mvn_r1-r0 bic_r2-r1-r0 bfi_r3-r2_i_i bic_r3-r0-r3	bfi_r0-r1_i_i mvn_r1-r0 bfi_r3-r1_i_i bic_r3-r0-r3
orr_r0-r1-r0_ror_i sub_r0-r2-r0 mov_r2-r0 sub_r1-r2_i	orr_r0-r1-r0_ror_i sub_r0-r2-r0 sub_r1-r0_i
bfi_r0-r0_i_i mvn_r1-r0 bic_r2-r0-r1 and_r3-r0-r2 mov_r2-r3 bfi_r0-r2_i_i	bfi_r0-r0_i_i bfi_r0-r0_i_i
add_r0-r1-r0 bfi_r2-r0_i_i mov_r3-r2 orr_r3-r3-r2_asr_i	add_r0-r1-r0 bfi_r2-r0_i_i orr_r3-r2-r2_asr_i
tst_r0_i mov_ne_r0_i mov_eq_r0_i mov_r1-r0	mov_r1_i tst_r0_i mov_eq_r1_i
bic_r0-r1-r0 orr_r2-r0-r2 rsb_r2-r1-r2_lsr_i sub_r0-r1-r2_asr_i bfi_r2-r0_i_i bfi_r1-r2_i_i	bic_r0-r1-r0 orr_r2-r0-r2 rsb_r2-r1-r2_lsr_i bfi_r1-r2_i_i
and_r0-r1-r2_ror_i mvn_r2-r3 bic_r1-r0-r2 add_r1-r1_i add_r0-r1_i	and_r0-r1-r2_ror_i and_r1-r0-r3 add_r0-r1_i
tst_r0_i sub_eq_r1-r2-r3 mov_r0-r1_lsl_i bic_r0-r3-r0	tst_r0_i sub_eq_r1-r2-r3 bic_r0-r3-r1_lsl_i
bic_r0-r1-r2 bic_r1-r1-r2 orr_r1-r0-r1 and_r1-r1-r0	bic_r1-r1-r2
eor_r0-r1_i mov_r1-r0_lsl_i eor_r1-r0-r1 bfi_r2-r1_i_i mov_r0-r2	eor_r0-r1_i bfi_r2-r0_i_i mov_r0-r2
tst_r0-r1 and_eq_r1-r0_i bic_r1-r1-r2 mvn_r3-r1	tst_r0-r1 and_eq_r1-r0_i unk
and_r0-r1-r2 eor_r0-r0-r1_ror_i and_r3-r1_i and_r3-r0-r3	and_r3-r1_i eor_r0-r2-r1_lsr_i and_r3-r0-r3
tst_r0-r1 add_eq_r2-r2-r1 mvn_ne_r2-r0 orr_r1-r3-r2_ror_i bfi_r1-r1_i_i	tst_r0-r1 add_r2-r2-r1 mvn_ne_r2-r0 orr_r1-r3-r2_ror_i
mov_r0-r1 add_r0-r0-r0 eor_r2-r1-r0 bfi_r1-r2_i_i bfi_r1-r1_i_i	bfi_r1-r1_i_i
cmp_r0_i and_ls_r0-r1_i mov_cc_r0-r1_lsl_i cmp_r0-r1 mov_ne_r1-r0 orr_r2-r0-r1_lsr_i	cmp_r0_i and_eq_r0-r1_i mov_cc_r0-r1_lsl_i orr_r2-r0-r0_lsr_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 and_r0-r3-r0 bfi_r1-r0_i_i	bic_r0-r3-r2 bfi_r1-r0_i_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 eor_r0-r1-r0 mvn_r3-r0 bfi_r2-r3_i_i mov_r3-r2 mvn_r0-r3	eor_r3-r1-r2 bfi_r2-r3_i_i mvn_r0-r2
bic_r0-r1-r0 bic_r2-r0-r3 orr_r2-r2-r0 add_r0-r2_i orr_r1-r0_i	bic_r0-r1-r0 add_r0-r0_i orr_r1-r0_i
bfi_r0-r1_i_i rsb_r2-r0_i mvn_r1-r2 bic_r0-r2-r1 rsb_r3-r2-r1 add_r3-r0-r3	bfi_r0-r1_i_i sub_r3-r0_i
orr_r0-r1-r0 mvn_r2-r0 bfi_r0-r2_i_i and_r1-r0-r2	orr_r0-r1-r0 mvn_r2-r0 and_r1-r2_i
cmp_r0-r1 mvn_cc_r2-r0 and_r1-r2-r3_ror_i rsb_r1-r1-r3_asr_i bfi_r3-r1_i_i bfi_r2-r3_i_i	cmp_r0-r1 mvn_cc_r2-r0 and_r1-r2-r3_ror_i rsb_r1-r1-r3_asr_i bfi_r2-r1_i_i
bfi_r0-r0_i_i bic_r1-r2-r3 bic_r1-r1-r0 bfi_r0-r1_i_i add_r3-r0-r2	bic_r1-r2-r3 bic_r1-r1-r0 bfi_r0-r1_i_i add_r3-r0-r2
mvn_r0-r1 and_r0-r2-r0 mvn_r3-r1 sub_r2-r3-r0 mov_r1-r2	unk sub_r1-r3-r1
bic_r0-r0-r1 and_r2-r1-r0_lsr_i and_r3-r0-r2 orr_r2-r3_i	mov_r2_i
tst_r0-r1 mov_ne_r0-r1 mov_r2-r0 bic_r2-r2-r0 and_r0-r2_i	and_r0-r2_i
tst_r0_i mov_ne_r1_i mov_eq_r1-r2_lsr_i mov_r2-r1 eor_r3-r2-r1 bfi_r0-r3_i_i	unk
orr_r0-r0-r1_lsl_i bfi_r2-r0_i_i eor_r2-r2_i eor_r0-r2_i add_r2-r0-r0	bfi_r2-r0_i_i add_r2-r2-r2
tst_r0-r1 mvn_eq_r2-r0 mov_eq_r2-r3_lsr_i eor_r3-r2-r1_asr_i	tst_r0-r1 mov_eq_r2-r3_lsr_i eor_r3-r2-r1_asr_i
mvn_r0-r1 mov_r2-r1_ror_i orr_r1-r2_i bic_r2-r0-r1	mvn_r0-r1 and_r2-r0-r0_ror_i bic_r2-r2_i
eor_r0-r1-r2_ror_i bfi_r1-r0_i_i bfi_r3-r1_i_i mov_r1-r3	eor_r0-r1-r2_asr_i bfi_r3-r0_i_i mov_r1-r3
orr_r0-r0-r1 cmp_r0-r1 eor_cc_r2-r3_i eor_r2-r0-r2	orr_r0-r0-r1 eor_r2-r0-r2
tst_r0-r1 mvn_ne_r2-r3 orr_r0-r2-r1 mov_r1-r0 add_r2-r1_i bic_r1-r2-r1	tst_r1-r0 mvn_ne_r2-r3 orr_r0-r2-r1 add_r2-r0_i bic_r1-r2-r0
eor_r0-r0-r1 tst_r0-r2 mvn_eq_r0-r3 add_r0-r2-r0 rsb_r2-r2-r0	eor_r0-r0-r1 tst_r0-r2 mvn_eq_r0-r3 lsl_r2-r0_i
rsb_r0-r0-r1 eor_r2-r2-r0 bic_r3-r3-r0 add_r0-r2-r3 sub_r2-r2-r0 mvn_r1-r2	rsb_r0-r0-r1 bic_r3-r3-r0 sub_r1-r3_i
bfi_r0-r0_i_i bic_r1-r0-r1 bfi_r2-r2_i_i bic_r3-r2-r0 rsb_r3-r3-r1_lsr_i	bfi_r0-r0_i_i bic_r1-r0-r1 bic_r3-r2-r0 rsb_r3-r3-r1_lsr_i
bfi_r0-r1_i_i mov_r1-r0 add_r0-r0-r0 sub_r2-r1-r0 and_r2-r3-r2 mvn_r0-r2	bfi_r0-r1_i_i sub_r2-r0_i unk
mov_r0-r1 add_r2-r3-r1 orr_r0-r0-r2 mov_r3-r0 mvn_r1-r3	add_r2-r3-r1 orr_r0-r1-r2 mvn_r1-r0
and_r0-r1-r2_lsr_i bfi_r1-r2_i_i bic_r0-r0-r1 and_r0-r0_i	rsb_r0-r0-r0
tst_r0-r1 add_ne_r2-r3-r0 bfi_r3-r2_i_i bfi_r0-r3_i_i	tst_r0-r1 add_ne_r2-r3-r0 bfi_r0-r2_i_i
bfi_r0-r1_i_i tst_r0_i sub_ne_r2-r2_i bfi_r1-r2_i_i	tst_r1_i sub_ne_r2-r2_i bfi_r1-r2_i_i
bic_r0-r1-r0 eor_r0-r0-r1 and_r2-r3-r0_lsr_i mov_r1-r2 add_r3-r3-r0 bic_r1-r3-r1	and_r0-r0-r1 and_r2-r3-r0_lsr_i add_r3-r3-r0 bic_r1-r3-r2
bfi_r0-r0_i_i bfi_r1-r0_i_i sub_r2-r0-r1_asr_i bfi_r1-r2_i_i orr_r0-r1_i	orr_r0-r1_i
cmp_r0_i mov_lt_r0_i mov_ge_r0-r1 sub_r1-r2-r0 mov_r2-r1	cmp_r0_i mov_lt_r1_i sub_r2-r2-r1
bic_r0-r1-r2 bfi_r2-r0_i_i orr_r2-r0-r2_lsr_i rsb_r3-r3-r2_lsr_i mvn_r2-r3 rsb_r1-r2-r0_lsr_i	bic_r0-r1-r2 orr_r2-r0-r2_lsr_i rsb_r3-r3-r2_lsr_i mvn_r2-r3 rsb_r1-r2-r0_lsr_i
cmp_r0-r1 mvn_ge_r2-r3 eor_r2-r0-r2_ror_i sub_r2-r3-r2 sub_r3-r3-r2	cmp_r0-r1 mvn_ge_r2-r3 eor_r2-r0-r2_ror_i and_r3-r2-r2
and_r0-r1-r2_ror_i mvn_r1-r2 bic_r2-r2-r1 bfi_r0-r0_i_i bic_r1-r2-r0	and_r0-r1-r2_ror_i bic_r1-r2-r0
orr_r0-r1-r0 cmp_r0-r2 mov_cs_r2-r1 bic_r1-r0-r2 bic_r1-r0-r1	orr_r0-r1-r0 cmp_r0-r2 and_cc_r1-r0-r2
tst_r0_i mov_ne_r0_i sub_r1-r0-r1_asr_i sub_r0-r1_i sub_r2-r0-r3_asr_i rsb_r1-r0-r2 eor_r1-r1_i	sub_r2-r0-r3_asr_i rsb_r1-r0-r2 eor_r1-r1_i
cmp_r0-r1 mov_eq_r0_i and_r1-r2-r1 bic_r0-r1-r0 mvn_r3-r0	cmp_r0-r1 mov_eq_r0_i and_r1-r2-r1 unk
bic_r0-r1-r2 orr_r0-r0-r1 sub_r3-r0_i bic_r3-r3-r2	sub_r3-r1_i bic_r3-r3-r2
orr_r0-r1-r2 mvn_r2-r0 orr_r0-r2-r0 eor_r2-r0_i bfi_r0-r2_i_i	mvn_r0_i
bfi_r0-r1_i_i mov_r2-r0_lsl_i bic_r3-r2-r0 bfi_r3-r3_i_i mov_r2-r3 and_r1-r2_i	and_r1-r0_i
and_r0-r1_i rsb_r0-r0_i mov_r2-r0 eor_r3-r1-r2	and_r0-r1_i rsb_r0-r0_i eor_r3-r1-r0
bic_r0-r0-r1 mov_r2-r0_lsl_i sub_r2-r2_i mov_r3-r2 orr_r1-r0-r3_asr_i	bic_r0-r0-r1 mov_r2-r0_lsl_i sub_r3-r2_i orr_r1-r0-r3_asr_i
bfi_r0-r0_i_i orr_r1-r2_i add_r2-r0-r3_asr_i bic_r2-r1-r2 and_r0-r2-r3	orr_r1-r2_i add_r2-r0-r3_asr_i bic_r2-r1-r2 and_r0-r2-r3
orr_r0-r1-r2 bic_r3-r0-r1 add_r0-r3-r3 bfi_r0-r0_i_i bfi_r1-r0_i_i	bic_r3-r2-r1 bic_r4-r3_i add_r0-r4-r4 bfi_r1-r0_i_i
tst_r0-r1 mov_ne_r2_i bfi_r0-r2_i_i bfi_r2-r0_i_i	tst_r0-r1 mov_ne_r2_i bfi_r2-r0_i_i
bfi_r0-r1_i_i and_r1-r2-r0_lsl_i bic_r0-r2-r1 mov_r1-r0_lsr_i	bfi_r0-r1_i_i bic_r0-r2-r0_lsl_i mov_r1-r0_lsr_i
bfi_r0-r1_i_i orr_r0-r0_i bic_r1-r2-r0 and_r0-r1_i mvn_r2-r0 mvn_r1-r2	bic_r1-r2-r0_ror_i and_r1-r1_i
mov_r0-r1 rsb_r1-r0_i rsb_r0-r1_i bfi_r2-r1_i_i bic_r2-r2-r0	rsb_r1-r1_i bfi_r2-r1_i_i rsb_r0-r1_i bic_r2-r2-r0
eor_r0-r1-r2 eor_r3-r0-r2_lsl_i bic_r0-r3-r0 sub_r0-r1-r0	eor_r0-r1-r2 bic_r3-r2-r0_lsr_i sub_r0-r1-r3_lsl_i
tst_r0-r1 sub_eq_r2-r1-r3 add_r3-r2_i sub_r0-r3_i add_r3-r0-r1 eor_r1-r3_i	tst_r0-r1 sub_eq_r2-r1-r3 sub_r0-r2_i add_r3-r0-r1 eor_r1-r3_i
mvn_r0-r1 and_r2-r0_i and_r3-r0-r2 mvn_r2-r3 mov_r1-r2_ror_i	unk mov_r1-r3_ror_i
add_r0-r1-r2 eor_r3-r0-r2_ror_i eor_r1-r3_i rsb_r0-r0-r1_lsr_i	add_r0-r1-r2 eor_r3-r0-r2_ror_i rsb_r0-r0-r3_lsr_i
rsb_r0-r1-r2_ror_i mvn_r1-r0 mvn_r3-r1 mvn_r1-r3	rsb_r0-r1-r2_ror_i mvn_r1-r0
tst_r0_i mov_ne_r0-r1 mov_eq_r0_i add_r2-r0_i	tst_r0_i mov_ls_r1_i add_r2-r1_i
bfi_r0-r1_i_i bic_r0-r1-r0 rsb_r1-r0_i bfi_r1-r1_i_i	mvn_r2-r0_ror_i and_r0-r1-r2_lsl_i rsb_r1-r0_i
cmp_r0_i rsb_cc_r0-r1-r2_lsl_i rsb_cs_r0-r2-r1 eor_r0-r0_i bfi_r3-r0_i_i	cmp_r0_i rsb_cc_r0-r1-r2_lsl_i rsb_cs_r0-r2-r1 bfi_r3-r0_i_i
rsb_r0-r1-r2_asr_i sub_r2-r0_i sub_r3-r2_i and_r3-r3-r0	rsb_r0-r1-r2_asr_i sub_r3-r0_i and_r3-r3-r0
add_r0-r1-r2_lsl_i mov_r1-r0 eor_r0-r0_i sub_r1-r0-r1	eor_r0-r1_i sub_r1-r0-r1
and_r0-r1-r2_ror_i bic_r0-r1-r0 sub_r3-r0-r1_ror_i add_r2-r3-r3_asr_i	bic_r0-r1-r2_ror_i sub_r3-r0-r1_ror_i add_r2-r3-r3_asr_i
mov_r0-r1_lsl_i bic_r2-r3-r0 add_r2-r2-r2 mov_r3-r2	bic_r2-r3-r1_lsl_i lsl_r3-r2_i
bfi_r0-r0_i_i bic_r0-r0-r1 bfi_r1-r0_i_i eor_r2-r1_i	bic_r0-r0-r1 bfi_r1-r0_i_i eor_r2-r1_i
eor_r0-r1-r0 and_r0-r0-r1 eor_r0-r1-r0_lsl_i add_r2-r2-r0	bic_r0-r1-r0 eor_r0-r1-r0_lsl_i add_r2-r2-r0
cmp_r0-r1 mvn_hi_r0-r1 mov_r2-r3 bic_r1-r0-r2 sub_r3-r3-r1 rsb_r3-r3_i	cmp_r0-r1 mvn_hi_r0-r1 bic_r1-r0-r3 sub_r3-r3-r1 rsb_r3-r3_i
cmp_r0_i mvn_ls_r0-r1 cmp_r0-r1 mov_ge_r2-r0_ror_i bfi_r2-r2_i_i	cmp_r0_i mvn_ls_r0-r1 cmp_r0-r1 mov_ge_r2-r0_ror_i
cmp_r0_i mvn_ne_r0-r1 mvn_cc_r0-r1 orr_r0-r0-r2 add_r3-r0-r3	cmp_r0_i mvn_ne_r0-r1 orr_r0-r0-r2 add_r3-r0-r3
bfi_r0-r1_i_i orr_r1-r2-r0_ror_i eor_r2-r0-r1 bic_r2-r0-r2 mvn_r0-r2 bic_r0-r2-r0	bfi_r0-r1_i_i orr_r1-r2-r0_ror_i and_r0-r0-r1
orr_r0-r1-r0 bfi_r1-r2_i_i eor_r2-r1-r0 add_r1-r2-r2 and_r2-r2-r1	orr_r0-r1-r0 bfi_r1-r2_i_i eor_r2-r0-r1 and_r2-r2-r2_lsl_i
bfi_r0-r0_i_i eor_r1-r2-r1 tst_r1_i mvn_eq_r1-r0 mvn_r2-r1	eor_r1-r2-r1 tst_r1_i mvn_ge_r1-r0 mvn_r2-r1
cmp_r0-r1 mvn_cc_r0-r1 eor_ne_r0-r2-r3 bic_r2-r1-r0	cmp_r0-r1 eor_ne_r0-r2-r3 bic_r2-r1-r0
add_r0-r1-r2 bic_r2-r2-r1 bfi_r1-r0_i_i bfi_r1-r1_i_i bic_r0-r2-r1	add_r0-r1-r2 bic_r2-r2-r1 and_r1-r0_i bfi_r1-r1_i_i bic_r0-r2-r1
cmp_r0_i mvn_ge_r1-r2 mvn_ge_r1-r0 and_r1-r1-r2 add_r0-r3-r3_lsr_i bic_r0-r1-r0 eor_r2-r0-r2 add_r2-r2-r2	cmp_r0_i mvn_ge_r1-r0 and_r1-r1-r2 add_r0-r3-r3_lsr_i bic_r0-r1-r0 eor_r2-r0-r2 add_r2-r2-r2
eor_r0-r1-r2 bic_r2-r0-r3 and_r2-r2_i mov_r0-r2_asr_i	mov_r0_i
cmp_r0-r1 mov_cc_r0-r2 add_ls_r0-r1-r1_lsr_i bfi_r1-r2_i_i bic_r3-r0-r1 orr_r0-r2-r3_ror_i	cmp_r0-r1 add_ls_r0-r1-r1_lsr_i bfi_r1-r2_i_i bic_r3-r0-r1 orr_r0-r2-r3_ror_i
mov_r0-r1 bic_r1-r0-r2 bic_r0-r0-r1 bic_r0-r2-r0 add_r0-r0-r0	bic_r0-r2-r1 add_r0-r0-r0
tst_r0-r1 rsb_eq_r1-r1_i bfi_r2-r1_i_i bfi_r3-r2_i_i bfi_r0-r3_i_i	bfi_r0-r2_i_i
tst_r0-r1 mvn_eq_r2-r1 mvn_eq_r2-r3 bfi_r3-r3_i_i eor_r3-r2-r3_asr_i bfi_r0-r3_i_i	tst_r0-r1 mvn_eq_r3-r2 eor_r3-r2-r3 bfi_r0-r3_i_i
bic_r0-r1-r2 add_r1-r0_i mov_r3-r0 add_r2-r3-r1_lsl_i mvn_r3-r2 bfi_r3-r3_i_i	bic_r0-r1-r2 add_r1-r0_i add_r2-r0-r1_lsl_i mvn_r3-r2 bfi_r3-r3_i_i
and_r0-r1_i eor_r2-r0-r3 orr_r3-r1-r2 orr_r0-r3-r0	orr_r0-r1-r3
bfi_r0-r0_i_i add_r1-r2-r0 sub_r2-r2-r1_lsr_i bic_r3-r2-r1 bic_r1-r3-r0	add_r1-r2-r0 sub_r2-r2-r1_lsr_i bic_r3-r2-r1 bic_r1-r3-r0
tst_r0-r1 mvn_ne_r0-r1 sub_eq_r0-r2_i mov_r3-r0 and_r1-r0-r3	tst_r0-r1 sub_eq_r0-r2_i mvn_ne_r0-r1 orr_r1-r0-r0
tst_r0_i sub_ne_r1-r2-r0_lsl_i and_r2-r0-r2 orr_r0-r1-r2_lsl_i mov_r2-r0 bfi_r0-r2_i_i	tst_r0_i sub_ne_r1-r2-r0_lsl_i and_r2-r0-r2 orr_r0-r1-r2_lsl_i
bfi_r0-r1_i_i rsb_r2-r1-r0_lsl_i mov_r1-r2_lsr_i bfi_r1-r1_i_i	bfi_r0-r1_i_i rsb_r2-r1-r0_lsl_i mov_r1-r2_lsr_i
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r3 mov_r3-r1_lsr_i sub_r0-r1-r3 bfi_r1-r0_i_i	cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r3 sub_r0-r1-r1_ror_i bfi_r1-r0_i_i
orr_r0-r1-r0 bic_r2-r0-r1 rsb_r2-r2_i rsb_r3-r2_i	bic_r2-r0-r1 add_r3-r2_i
tst_r0-r1 mov_ne_r2-r3_lsl_i bfi_r0-r3_i_i rsb_r3-r2-r0_lsr_i bic_r1-r3-r2 add_r2-r1_i	tst_r0-r1 mov_ne_r2-r3_lsl_i rsb_r3-r2-r0_lsr_i bic_r1-r3-r2 add_r2-r1_i
rsb_r0-r0-r1 mvn_r2-r3 bfi_r2-r2_i_i bic_r1-r0-r2 eor_r0-r0-r1_asr_i	sub_r0-r1-r0 and_r1-r0-r3 eor_r0-r0-r1_asr_i
add_r0-r1-r0_asr_i bfi_r1-r0_i_i sub_r0-r1_i bfi_r1-r1_i_i bic_r2-r1-r0	add_r0-r1-r0_asr_i bfi_r1-r0_i_i sub_r0-r1_i bic_r2-r1-r0
mvn_r0-r1 bic_r1-r1-r0 bfi_r0-r2_i_i add_r1-r1_i bfi_r3-r1_i_i sub_r0-r0-r3_lsr_i	mvn_r0-r1 bfi_r0-r2_i_i sub_r0-r0-r3_lsr_i
mov_r0-r1 rsb_r0-r1-r0 bfi_r2-r0_i_i mvn_r0-r2	mvn_r1-r2_ror_i sub_r0-r1-r2_ror_i
cmp_r0-r1 add_lt_r2-r0-r3 add_ge_r2-r3-r3 bfi_r2-r2_i_i	cmp_r0-r1 add_ge_r2-r3-r3 add_lt_r2-r0-r3
tst_r0-r1 mvn_eq_r2-r3 cmp_r2-r3 mov_cs_r1-r0 mvn_r3-r1 rsb_r0-r1-r3	tst_r0-r1 mvn_eq_r2-r3 cmp_r2-r3 mvn_cc_r0-r1_lsl_i mvn_cs_r0-r0_lsl_i
cmp_r0-r1 mvn_cc_r1-r2 mvn_cs_r1-r2 bic_r1-r1-r2 and_r0-r0-r2_lsr_i sub_r1-r0-r1 bfi_r2-r1_i_i	and_r0-r0-r2_ror_i mvn_r1-r2 sub_r1-r0-r1 bfi_r2-r1_i_i
bfi_r0-r1_i_i bfi_r2-r2_i_i tst_r1-r2 orr_ne_r1-r0_i rsb_r0-r1-r2	bfi_r2-r2_i_i tst_r1-r2 orr_ne_r1-r0_i rsb_r0-r1-r2
mvn_r0-r1 bic_r1-r0-r1 mvn_r2-r3 eor_r0-r1-r3 rsb_r0-r0-r2_lsr_i	mvn_r2-r3 eor_r1-r1-r2 rsb_r0-r1-r2_lsr_i
sub_r0-r0-r1 bfi_r2-r0_i_i bfi_r2-r2_i_i bfi_r0-r2_i_i	sub_r0-r0-r1 bfi_r0-r2_i_i
mov_r0-r1 mvn_r1-r0 bic_r0-r1-r2 mvn_r2-r3 orr_r1-r3-r2 sub_r3-r1-r0_lsr_i	mvn_r1-r1 bic_r0-r1-r2 mvn_r3-r0_lsr_i
cmp_r0_i rsb_cc_r0-r1-r0 and_lt_r0-r1-r2_lsr_i sub_r2-r0_i	cmp_r0_i and_lt_r0-r1-r2_lsr_i sub_r2-r0_i
cmp_r0-r1 mvn_lt_r2-r3 and_r3-r1-r2 and_r3-r3-r1	cmp_r0-r1 mvn_lt_r2-r3 and_r3-r1-r2
add_r0-r1_i and_r0-r2-r0_lsr_i bic_r0-r2-r0 orr_r3-r2-r0	ror_r3-r2_i
orr_r0-r1-r0 cmp_r0-r1 mov_ge_r2-r0 and_r2-r0-r2 bfi_r2-r2_i_i	orr_r0-r1-r0 cmp_r0-r1 mov_ge_r2-r0 and_lt_r2-r2-r0
tst_r0_i mov_eq_r1_i mov_r2-r0 bic_r0-r1-r2	tst_r0_i mov_eq_r1_i bic_r0-r1-r0
and_r0-r1_i eor_r2-r0_i bic_r1-r1-r2 bfi_r1-r1_i_i	bic_r1-r1_i bfi_r1-r1_i_i
cmp_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r2 bic_r3-r3-r1 and_r2-r0-r3	cmp_r0-r1 and_eq_r3-r2-r3 and_r2-r0-r3
eor_r0-r1-r2_ror_i orr_r1-r0-r1 bic_r2-r2-r1 add_r2-r2_i bfi_r1-r2_i_i bfi_r3-r1_i_i	orr_r1-r1-r2_ror_i bic_r2-r2-r1 bfi_r1-r2_i_i bfi_r3-r1_i_i
tst_r0_i mov_ne_r1-r0_lsr_i mov_ne_r1-r0 and_r1-r1-r2 and_r0-r1_i	tst_r0_i add_ne_r1-r0-r1_lsl_i and_r1-r1-r2 and_r0-r1_i
add_r0-r1-r0 cmp_r2-r3 sub_hi_r2-r3-r0_lsl_i add_r2-r2-r3_lsr_i and_r3-r2_i	cmp_r2-r3 sub_hi_r2-r3-r0_lsl_i add_r2-r2-r3_asr_i and_r3-r2_i
cmp_r0-r1 and_lt_r0-r0_i and_ge_r0-r2-r3_asr_i and_r3-r1-r0 bic_r3-r3-r0	bic_r3-r3-r3
tst_r0_i eor_eq_r1-r0-r2 and_r3-r1_i and_r2-r3_i	tst_r0_i eor_cs_r1-r0-r2 and_r2-r1_i
eor_r0-r1-r0_ror_i mvn_r2-r0 add_r3-r2_i mvn_r1-r3	eor_r0-r1-r0_ror_i sub_r1-r0_i
orr_r0-r1_i sub_r2-r1-r0_ror_i and_r3-r2_i bfi_r3-r3_i_i	sub_r2-r1-r1_lsr_i and_r3-r2_i
orr_r0-r1-r2_lsl_i orr_r1-r0-r1_ror_i mov_r0-r1 bfi_r1-r0_i_i bfi_r0-r1_i_i	orr_r1-r1-r1_ror_i orr_r0-r1-r2_lsl_i bfi_r0-r0_i_i
tst_r0-r1 rsb_eq_r0-r1-r2_asr_i and_r3-r0_i eor_r1-r0-r3	tst_r0-r1 rsb_eq_r0-r1-r2_asr_i bic_r1-r0_i
mov_r0-r1 bic_r1-r0-r2 mov_r3-r1 bic_r2-r0-r3 bic_r1-r2-r3 and_r2-r0-r1_asr_i	and_r3-r1-r2 and_r2-r1-r3_asr_i
bic_r0-r0-r1 eor_r1-r2-r0 mov_r2-r1 bfi_r0-r2_i_i	bic_r0-r0-r1 eor_r1-r2-r0 bfi_r0-r1_i_i
cmp_r0-r1 mov_lt_r2-r0_lsl_i mvn_r1-r2 mvn_r3-r1	cmp_r0-r1 mov_lt_r2-r0_lsl_i lsr_r3-r2_i
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r0 mov_r0-r1 mov_r1-r0_lsl_i bfi_r2-r1_i_i	unk
cmp_r0_i and_ls_r1-r1_i bfi_r2-r1_i_i mov_r0-r2	bfi_r2-r1_i_i mov_r0-r2
cmp_r0-r1 mvn_hi_r2-r0 orr_r1-r2-r3 orr_r1-r1-r3	cmp_r0-r1 mvn_hi_r2-r0 orr_r1-r2-r3
bic_r0-r0-r1 tst_r2_i eor_ne_r2-r1-r0 rsb_r2-r2_i	tst_r2_i orr_ne_r2-r1-r0 rsb_r2-r2_i
bfi_r0-r0_i_i bic_r1-r2-r0 bfi_r2-r1_i_i bfi_r0-r2_i_i	bfi_r0-r0_i_i bfi_r0-r2_i_i
bic_r0-r1-r2 rsb_r0-r0_i eor_r2-r0-r3 bfi_r1-r2_i_i orr_r0-r1_i	unk eor_r2-r0-r3 bfi_r1-r2_i_i orr_r0-r1_i
tst_r0_i mov_ne_r1-r2_asr_i orr_r0-r3-r1 bic_r2-r1-r0 add_r2-r2_i bic_r1-r1-r2 eor_r3-r3-r1_asr_i	tst_r0_i mov_ne_r1-r2_asr_i eor_r3-r3-r1_asr_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 add_r0-r1-r1 eor_r0-r0_i eor_r2-r0_i	mvn_r1-r2 add_r0-r1-r1 eor_r2-r0_i
add_r0-r0-r1_lsr_i eor_r1-r0_i rsb_r2-r0_i bic_r0-r2-r1 bic_r3-r0-r1	add_r0-r0-r1_lsr_i eor_r1-r0_i rsb_r2-r0_i bic_r3-r2-r1
tst_r0-r1 mvn_ne_r2-r0 mov_ne_r2_i sub_r0-r2-r3 rsb_r3-r0-r3 mov_r1-r3_lsr_i	tst_r0-r1 mov_ne_r2_i rsb_r3-r2-r3_lsl_i mov_r1-r3_lsr_i
cmp_r0-r1 rsb_cc_r2-r2-r3_lsr_i bic_r0-r1-r2 mvn_r3-r0 bfi_r3-r3_i_i bfi_r3-r3_i_i	cmp_r0-r1 rsb_cc_r2-r2-r3_lsr_i unk bfi_r3-r3_i_i bfi_r3-r3_i_i
orr_r0-r0-r1 mov_r1-r0 orr_r0-r0-r1 mov_r2-r0	orr_r2-r0-r1
tst_r0-r1 orr_eq_r0-r1_i mov_eq_r0-r2_asr_i and_r3-r3-r1 bfi_r0-r0_i_i bic_r0-r1-r0 orr_r2-r3-r2_ror_i rsb_r0-r0-r2_lsr_i	tst_r0-r1 and_r3-r3-r1 mov_eq_r0-r2_asr_i orr_r2-r3-r2_ror_i bic_r0-r1-r0 rsb_r0-r0-r2_lsr_i
add_r0-r1-r0_ror_i bfi_r2-r0_i_i add_r0-r2_i bfi_r2-r0_i_i	add_r0-r2_i bfi_r2-r0_i_i
and_r0-r1-r2_asr_i eor_r0-r0-r1 orr_r2-r1-r0 bfi_r2-r2_i_i	orr_r2-r1-r1
bfi_r0-r1_i_i and_r2-r1_i bic_r3-r2-r0 orr_r3-r3_i mvn_r2-r3 mov_r0-r2_asr_i	unk
tst_r0-r1 mov_eq_r2-r3_ror_i eor_r2-r0-r2_lsl_i mov_r0-r1 bic_r0-r0-r2	tst_r0-r1 mov_eq_r2-r3_ror_i eor_r2-r0-r2_lsl_i bic_r0-r1-r2
bic_r0-r1-r2 bic_r1-r2-r0 bic_r2-r1-r0 rsb_r1-r2-r1_asr_i mov_r2-r1_asr_i bfi_r0-r2_i_i	bic_r0-r1-r2 rsb_r1-r2-r2_ror_i mov_r2-r1_lsr_i bfi_r0-r2_i_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 mvn_r0-r1	tst_r0_i mov_ne_r0-r2 ror_cs_r0-r3_i
rsb_r0-r0-r1 rsb_r0-r0_i rsb_r1-r0-r2_lsr_i orr_r0-r0-r1 eor_r3-r0-r1	rsb_r0-r0-r1 rsb_r0-r0_i rsb_r1-r0-r2_lsr_i bic_r3-r0-r1
and_r0-r1-r2 rsb_r2-r2-r3 bic_r1-r0-r2 mov_r0-r1	and_r0-r1-r2 rsb_r2-r2-r3 bic_r0-r0-r2
bic_r0-r1-r2 bfi_r1-r2_i_i bic_r3-r0-r1 bic_r3-r0-r3 bfi_r0-r3_i_i eor_r0-r1-r0	bic_r0-r1-r2 bic_r3-r0-r1 bfi_r1-r2_i_i bfi_r0-r3_i_i eor_r0-r1-r0
mvn_r0-r1 orr_r2-r0-r2 bfi_r2-r2_i_i sub_r2-r2_i	unk bfi_r2-r2_i_i sub_r2-r2_i
and_r0-r1-r2 and_r0-r3-r0_lsr_i mvn_r2-r0 bic_r2-r0-r2	and_r0-r1-r2 and_r2-r3-r0_lsr_i
and_r0-r1-r2 bic_r3-r0-r1 sub_r1-r3-r0_lsr_i rsb_r3-r1_i	and_r3-r1-r2 lsr_r3-r3_i add_r3-r3_i
bic_r0-r1-r2 and_r3-r0_i mov_r1-r0 add_r2-r3-r1_ror_i	bic_r0-r1-r2 and_r3-r0_i add_r2-r3-r0_ror_i
add_r0-r1-r2 bfi_r1-r0_i_i mvn_r0-r1 add_r3-r0_i	add_r0-r1-r2 bfi_r1-r0_i_i rsb_r3-r1_i
mvn_r0-r1 bic_r2-r1-r0 eor_r1-r2-r1_ror_i bic_r2-r0-r2 bic_r0-r2-r1	orr_r1-r1-r1_ror_i mvn_r0-r1
bic_r0-r1-r2 bfi_r1-r0_i_i sub_r2-r0-r1 rsb_r1-r2-r0 mvn_r2-r1	bic_r0-r1-r2 bfi_r1-r0_i_i mvn_r2-r1
cmp_r0-r1 orr_ls_r2-r3-r1 add_r1-r3-r1_asr_i rsb_r0-r1-r2_lsl_i bfi_r1-r0_i_i	add_r1-r3-r1_asr_i rsb_r0-r1-r2_lsl_i bfi_r1-r0_i_i
bic_r0-r1-r2 sub_r0-r1-r0_lsr_i bfi_r0-r0_i_i bfi_r1-r0_i_i bfi_r3-r1_i_i	bfi_r3-r1_i_i
bfi_r0-r1_i_i mvn_r1-r2 mvn_r2-r0 bic_r0-r0-r1 and_r0-r2-r0	mov_r0_i
tst_r0-r1 mov_eq_r1_i and_r0-r1-r0 rsb_r2-r0_i mvn_r0-r2 rsb_r3-r0_i mov_r1-r3	tst_r0-r1 mov_eq_r1_i and_r0-r1-r0 rsb_r2-r0_i add_r3-r2_i mov_r1-r3
bic_r0-r1-r2 add_r0-r0_i sub_r3-r0_i bfi_r0-r3_i_i bfi_r3-r0_i_i	bic_r0-r1-r2 sub_r3-r0_i eor_r3-r3_i
cmp_r0-r1 add_ne_r2-r3-r2_ror_i mov_r3-r2 and_r0-r0-r3 bfi_r0-r0_i_i	cmp_r0-r1 add_ne_r2-r3-r2_ror_i and_r0-r0-r2 bfi_r0-r0_i_i
mov_r0-r1 cmp_r2-r0 mov_hi_r0-r1 bic_r0-r2-r0 sub_r2-r0_i	bic_r0-r2-r1 sub_r2-r0_i
cmp_r0-r1 rsb_eq_r0-r2_i mvn_r1-r0 mov_r3-r1 add_r2-r3_i	cmp_r0-r1 rsb_eq_r0-r2_i mvn_r1-r0 add_r2-r1_i
cmp_r0-r1 mvn_hi_r0-r2 and_r0-r0_i bfi_r0-r0_i_i	cmp_r0-r1 mvn_hi_r0-r2 and_r0-r0_i
cmp_r0-r1 mvn_eq_r2-r0 mvn_r0-r2 bic_r0-r0-r2 mov_r1-r0 bfi_r1-r1_i_i	cmp_r0-r1 mvn_ne_r1-r2 bfi_r1-r1_i_i
and_r0-r0-r1 and_r0-r0-r1 orr_r2-r2-r0_asr_i orr_r3-r2_i sub_r1-r3_i	and_r0-r0-r1 orr_r2-r2-r0_asr_i orr_r3-r2_i sub_r1-r3_i
tst_r0-r1 eor_ne_r0-r0_i eor_eq_r0-r2-r3 eor_r3-r0_i bfi_r3-r3_i_i	tst_r0-r1 eor_ne_r0-r0_i eor_eq_r0-r2-r3 eor_r3-r0_i
bfi_r0-r1_i_i rsb_r2-r0_i eor_r1-r2_i bfi_r2-r2_i_i and_r1-r1-r2 eor_r2-r0-r1_asr_i	bfi_r0-r1_i_i rsb_r2-r0_i bic_r1-r2_i eor_r2-r0-r1_asr_i
tst_r0-r1 mvn_eq_r2-r1 sub_r3-r2-r0_asr_i sub_r1-r2-r3	mov_r1-r0_asr_i
tst_r0_i add_ne_r1-r2-r3 eor_r1-r1-r2 mov_r2-r1 mvn_r1-r2	tst_r0_i add_ne_r1-r2-r3 eor_r1-r1-r2 mvn_r1-r1
mvn_r0-r1 eor_r2-r0-r3_ror_i mov_r3-r2_lsl_i mvn_r1-r3	mvn_r0-r1 eor_r2-r0-r3_ror_i mvn_r1-r2_lsl_i
mov_r0-r1 mvn_r2-r3 mvn_r1-r2 bic_r2-r0-r3 bic_r2-r2-r1	bic_r2-r1-r3
bic_r0-r1-r2 sub_r3-r2-r3_lsl_i rsb_r0-r0-r1 bfi_r0-r0_i_i add_r1-r3-r0	and_r1-r1-r2 sub_r3-r1-r3_lsl_i bfi_r3-r3_i_i add_r1-r2-r3
eor_r0-r0-r1 bfi_r1-r0_i_i bic_r2-r3-r0 bic_r3-r0-r1 bic_r0-r3-r2 bic_r2-r1-r0	unk eor_r2-r0-r1
mvn_r0-r1 and_r2-r3-r0 rsb_r2-r2_i bfi_r1-r2_i_i eor_r2-r1-r2_lsr_i	bic_r2-r3-r1 rsb_r2-r2_i bfi_r1-r2_i_i eor_r2-r1-r2_lsr_i
cmp_r0_i and_lt_r0-r1-r0_asr_i and_r0-r0_i bic_r1-r0-r2 and_r0-r0-r2_lsl_i orr_r3-r1-r0_lsl_i	cmp_r0_i and_lt_r0-r1-r0_asr_i and_r0-r0_i bic_r1-r0-r2 rsb_r3-r1-r1_ror_i
cmp_r0-r1 orr_ls_r1-r0-r1 orr_hi_r1-r1-r2 orr_r2-r1-r3 bic_r1-r1-r2	mov_r1_i
cmp_r0_i mov_lt_r1_i eor_r0-r1-r2 eor_r0-r1-r0 rsb_r3-r0_i bfi_r0-r3_i_i	orr_r0-r2_i rsb_r3-r0_i bfi_r0-r3_i_i
bic_r0-r0-r1 mvn_r2-r0 bic_r2-r0-r2 add_r0-r2-r2 bic_r3-r2-r0	bic_r3-r0-r1 bic_r3-r3-r3_lsl_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 sub_r0-r2-r3	mvn_r2-r0 sub_r0-r2-r3
tst_r0-r1 orr_eq_r2-r0-r3_lsl_i add_r0-r3-r3_ror_i orr_r0-r0_i bic_r1-r0-r2 bic_r2-r3-r1 mvn_r1-r2	tst_r0-r1 orr_eq_r2-r0-r3_lsl_i add_r0-r3-r3_ror_i orr_r0-r0_i bic_r1-r0-r2 unk
sub_r0-r1_i rsb_r2-r0_i sub_r2-r0-r2 bfi_r1-r2_i_i	sub_r0-r1_i unk bfi_r1-r2_i_i
orr_r0-r1-r0_lsl_i orr_r2-r1-r2 eor_r1-r2_i bic_r1-r1-r0	orr_r0-r1-r0_lsl_i eor_r1-r2_i bic_r1-r1-r0
and_r0-r0_i bic_r1-r1-r0 bic_r2-r1-r0 bfi_r0-r3_i_i eor_r2-r2-r0_lsl_i	and_r0-r0_i bic_r2-r1-r0 bfi_r0-r3_i_i eor_r2-r2-r0_lsl_i
eor_r0-r1_i and_r1-r2-r0 orr_r2-r1_i add_r3-r2_i bfi_r2-r3_i_i	and_r1-r2-r1 orr_r2-r1_i unk
bic_r0-r0-r1 orr_r0-r0_i sub_r2-r0-r3_lsl_i orr_r0-r2_i	bic_r0-r0-r1 sub_r2-r0-r3_lsl_i orr_r0-r2_i
tst_r0-r1 mvn_eq_r2-r3 bic_r3-r3-r2 orr_r1-r3_i add_r3-r3-r1_lsl_i	tst_r0-r1 bic_ne_r3-r3-r2 orr_r1-r3_i add_r3-r3-r1_lsl_i
and_r0-r1_i mov_r2-r0 orr_r3-r2_i rsb_r3-r3_i	and_r0-r1_i orr_r3-r0_i rsb_r3-r3_i
tst_r0-r1 mov_eq_r0-r2_asr_i mov_r1-r0 bfi_r0-r1_i_i mvn_r2-r0 add_r2-r2-r2 rsb_r1-r2-r0	tst_r0-r1 mov_eq_r0-r2_asr_i bfi_r0-r0_i_i mvn_r2-r0 add_r2-r2-r2 rsb_r1-r2-r0
cmp_r0-r1 mov_cc_r2_i orr_r0-r2-r3 mvn_r1-r0 add_r1-r2-r1	cmp_r0-r1 mov_cc_r2_i orr_r0-r2-r3 unk
tst_r0-r1 mvn_ne_r1-r2 add_r1-r1-r0 add_r0-r2-r1 eor_r1-r0_i bfi_r3-r1_i_i	tst_r0-r1 mvn_ne_r1-r2 add_r1-r1-r0 add_r0-r2-r1 bfi_r3-r0_i_i
eor_r0-r1-r2_lsr_i sub_r3-r3-r0 bic_r1-r0-r3 mov_r2-r1_lsl_i bfi_r1-r2_i_i mov_r2-r1_lsr_i	eor_r0-r1-r2_lsr_i sub_r3-r3-r0 bic_r1-r0-r3 mov_r2-r1_lsr_i
bfi_r0-r1_i_i rsb_r2-r2_i sub_r3-r2-r0_lsl_i mvn_r1-r3 bic_r1-r1-r3	bfi_r0-r1_i_i rsb_r2-r2_i sub_r3-r2-r0_lsl_i mvn_r1-r3
cmp_r0-r1 mov_ge_r2-r0_lsl_i and_r2-r2_i mov_r1-r2 bic_r0-r2-r1	bic_r0-r2-r2
cmp_r0-r1 rsb_cs_r1-r0-r1 bic_r2-r1-r0 eor_r1-r2-r1	cmp_r0-r1 rsb_cs_r1-r0-r1 and_r1-r0-r1
bfi_r0-r1_i_i bic_r2-r2-r0 bic_r0-r2-r1 bic_r0-r2-r0 eor_r3-r0-r2	bfi_r0-r1_i_i bic_r3-r2-r1 bic_r3-r3-r0
bic_r0-r1-r2 bic_r1-r0-r2 bic_r2-r3-r1 bfi_r1-r2_i_i	bic_r1-r1-r2 bic_r2-r3-r1 bfi_r1-r2_i_i
mov_r0-r1 tst_r0_i mov_eq_r1-r2 mov_r3-r1_lsr_i orr_r3-r3_i	tst_r1_i mov_ls_r1-r2 mov_r3-r1_lsr_i orr_r3-r3_i
cmp_r0-r1 mvn_ge_r2-r1 bic_r1-r1-r0 mov_r0-r2 sub_r2-r0-r1	cmp_r0-r1 mvn_ge_r2-r1 bic_r1-r1-r0 sub_r2-r2-r1
tst_r0-r1 add_ne_r2-r1-r0 mov_eq_r2-r1 bfi_r1-r2_i_i add_r0-r1-r3_asr_i and_r1-r3-r0_lsl_i bfi_r2-r1_i_i	tst_r0-r1 add_ne_r2-r1-r0 mov_eq_r2-r1 orr_r0-r1-r3_asr_i and_r1-r3-r0_lsl_i bfi_r2-r1_i_i
sub_r0-r1-r2 add_r1-r0-r0 mov_r0-r1_ror_i bfi_r0-r0_i_i eor_r0-r0_i bfi_r1-r0_i_i	sub_r0-r1-r2 add_r1-r0-r0 mov_r0-r1_ror_i bfi_r1-r0_i_i
orr_r0-r0-r1 and_r2-r3-r0 bic_r3-r2-r3 add_r1-r0-r1 orr_r1-r3-r1 sub_r1-r1_i	orr_r0-r0-r1 sub_r1-r1_i add_r1-r0-r1
bic_r0-r0-r1 mvn_r2-r0 rsb_r2-r2-r0 mvn_r0-r2	unk lsl_r0-r2_i
bic_r0-r0-r1 mov_r2-r0 bfi_r1-r2_i_i add_r1-r1_i mvn_r3-r1 eor_r3-r1-r3_lsr_i	bic_r0-r0-r1 bfi_r1-r0_i_i add_r1-r1_i mvn_r3-r1 eor_r3-r1-r3_lsr_i
bic_r0-r1-r2 rsb_r1-r2_i and_r2-r0-r1_asr_i bic_r3-r0-r2	bic_r0-r1-r2 rsb_r1-r2_i bic_r3-r0-r1_asr_i
mvn_r0-r1 bfi_r2-r0_i_i rsb_r0-r2_i orr_r0-r0_i mov_r2-r0_asr_i	rsb_r0-r2_i mov_r2-r0_asr_i
rsb_r0-r1-r2 bfi_r1-r0_i_i bfi_r2-r1_i_i orr_r0-r2_i	orr_r0-r2_i
eor_r0-r1-r2 rsb_r1-r0-r3 bfi_r2-r0_i_i bic_r2-r0-r2 bfi_r3-r2_i_i and_r0-r1-r3	eor_r0-r1-r2 rsb_r1-r0-r3 unk and_r0-r1-r3
bic_r0-r1-r2 orr_r0-r0-r2 eor_r3-r0_i and_r3-r2-r3_asr_i	orr_r0-r1-r2 and_r3-r2-r0_asr_i
tst_r0_i mov_ne_r1-r2_lsr_i eor_r3-r1-r2_lsr_i and_r2-r1-r3	tst_r0_i mov_ne_r1-r2_lsr_i bic_r2-r1-r2_lsr_i
bfi_r0-r0_i_i bfi_r1-r1_i_i orr_r2-r1_i sub_r1-r0-r1_lsr_i orr_r1-r1-r2 rsb_r0-r2-r1_lsl_i	bfi_r1-r1_i_i orr_r2-r1_i sub_r1-r0-r1_lsr_i orr_r1-r1-r2 rsb_r0-r2-r1_lsl_i
rsb_r0-r1-r2 bic_r3-r1-r0 bic_r2-r1-r3 bic_r2-r1-r2 bfi_r1-r2_i_i bfi_r3-r1_i_i	rsb_r0-r1-r2 bic_r3-r1-r0 bfi_r3-r1_i_i
tst_r0-r1 orr_ne_r2-r1-r2_asr_i orr_eq_r2-r0-r3 sub_r0-r2-r1 rsb_r1-r0-r3_lsr_i bfi_r0-r3_i_i bfi_r3-r0_i_i bic_r2-r1-r3	tst_r0-r1 orr_ne_r2-r1-r2_asr_i orr_eq_r2-r0-r3 sub_r0-r2-r1 rsb_r1-r0-r3_lsr_i bfi_r3-r3_i_i bic_r2-r1-r3
cmp_r0-r1 mov_lt_r2_i add_r0-r3-r0 eor_r3-r2-r1_lsr_i bic_r1-r0-r3 bic_r2-r1-r2	cmp_r0-r1 add_r0-r3-r0 mov_lt_r2_i orr_r3-r2-r1_lsr_i bic_r2-r0-r3
bic_r0-r1-r2 mvn_r1-r0 orr_r2-r0-r1 bfi_r1-r2_i_i	orr_r2-r2_i unk
cmp_r0-r1 mvn_eq_r2-r0 bic_r0-r1-r2 mov_r3-r0 orr_r3-r3-r0	cmp_r0-r1 bic_ne_r0-r1-r2 eor_r3-r0-r3_lsl_i
tst_r0-r1 mov_ne_r2_i orr_r3-r2_i bic_r3-r2-r3	mov_r3_i
sub_r0-r1-r0_ror_i bfi_r0-r0_i_i bic_r0-r0-r2 bic_r1-r0-r2	sub_r0-r1-r0_ror_i bfi_r0-r0_i_i bic_r1-r0-r2
tst_r0_i mov_ne_r1_i mov_eq_r1_i mvn_r2-r1 bfi_r0-r2_i_i bfi_r1-r0_i_i eor_r0-r2-r1 bic_r0-r0-r2	mov_r1_i tst_r0_i mov_eq_r1_i add_r2-r1_i bic_r0-r1-r2
mvn_r0-r1 rsb_r2-r3-r0_ror_i eor_r1-r2_i mov_r0-r1	mvn_r0-r1 rsb_r2-r3-r0_ror_i eor_r0-r2_i
eor_r0-r1_i bic_r1-r0-r2 bfi_r2-r1_i_i bfi_r3-r1_i_i bic_r1-r2-r3 orr_r1-r1_i	bic_r1-r1-r2 bfi_r3-r1_i_i bic_r1-r2-r3 orr_r1-r1_i
bic_r0-r1-r2 bic_r1-r2-r0 orr_r0-r1-r2 bfi_r3-r0_i_i	bfi_r3-r2_i_i
rsb_r0-r1-r2_asr_i sub_r1-r2-r0_ror_i add_r3-r1-r1 mvn_r2-r3 mvn_r3-r2	rsb_r0-r1-r2_asr_i sub_r1-r2-r0_ror_i add_r3-r1-r1
tst_r0-r1 orr_ne_r0-r1-r2 sub_r3-r0-r1 mvn_r2-r3 mvn_r1-r2	tst_r1-r0 orr_ne_r0-r1-r2 sub_r1-r0-r1
orr_r0-r1-r2 mvn_r3-r1 sub_r3-r0-r3 orr_r1-r3-r2 sub_r0-r1-r3	unk rsb_r3-r3-r1_lsl_i bic_r0-r2-r3
bic_r0-r1-r0 mov_r1-r0 bic_r1-r0-r1 eor_r1-r1-r0_ror_i	bic_r0-r1-r0 mov_r1-r0_ror_i
add_r0-r1_i orr_r0-r1-r0 add_r0-r2-r0 rsb_r3-r0_i and_r3-r3_i	sub_r2-r1-r2 rsb_r3-r2_i and_r3-r3_i
and_r0-r1-r2 and_r3-r3-r0_lsl_i bfi_r2-r3_i_i rsb_r2-r3-r2	and_r0-r1-r2 and_r3-r3-r0_lsl_i lsr_r4-r2_i rsb_r2-r3-r4_lsl_i
bic_r0-r0-r1 bfi_r2-r1_i_i mov_r3-r2 bfi_r2-r3_i_i bic_r2-r2-r0 eor_r3-r2_i	bfi_r2-r1_i_i bic_r0-r0-r1 bfi_r2-r2_i_i bic_r2-r2-r0 eor_r3-r2_i
tst_r0_i mov_ne_r1-r0 and_ne_r1-r0-r2 and_r1-r1-r0	tst_r0_i and_ne_r1-r2-r2 and_r1-r1-r0
mvn_r0-r1 bic_r2-r0-r1 orr_r3-r2-r1 bfi_r2-r3_i_i	mvn_r2-r1_ror_i orr_r2-r2_i
tst_r0-r1 sub_ne_r2-r2-r1_lsr_i orr_r0-r2_i orr_r3-r0-r2 and_r0-r3-r1	tst_r0-r1 sub_ne_r2-r2-r1_lsr_i orr_r0-r2_i and_r0-r1-r0
cmp_r0-r1 mvn_lt_r2-r3 mvn_ge_r2-r0 rsb_r2-r1-r2 mvn_r3-r2	cmp_r0-r1 add_ge_r3-r0-r1 add_lt_r3-r1-r3
bic_r0-r1-r0 mov_r1-r2 add_r0-r0-r1 and_r0-r2-r0	bic_r0-r1-r0 add_r0-r0-r2 and_r0-r2-r0
orr_r0-r1-r2_ror_i mvn_r2-r0 add_r0-r2-r1_lsr_i and_r2-r1-r0_ror_i	orr_r0-r1-r2_ror_i sub_r2-r0-r1_lsr_i bic_r2-r1-r2_ror_i
tst_r0_i and_ne_r1-r1-r0 eor_r2-r1_i eor_r1-r2_i add_r1-r1-r1_ror_i	tst_r0_i and_ne_r1-r1-r0 eor_r1-r1_i add_r1-r1-r1_ror_i
tst_r0_i mov_ne_r0_i bfi_r1-r0_i_i bfi_r2-r1_i_i add_r3-r2_i	bfi_r2-r1_i_i add_r3-r2_i
mov_r0-r1_lsr_i sub_r1-r2-r0_lsl_i bfi_r2-r1_i_i orr_r3-r2_i	orr_r3-r2_i
mvn_r0-r1 tst_r0-r1 mov_ne_r2_i mvn_r1-r2 rsb_r2-r1_i	add_r2-r2_i
eor_r0-r1-r2 bic_r0-r2-r0 add_r2-r0_i rsb_r0-r2-r0	mvn_r0_i
cmp_r0-r1 mvn_cc_r1-r2 mov_r0-r1 bfi_r1-r0_i_i add_r2-r1_i	cmp_r0-r1 mvn_cc_r1-r2 bfi_r1-r1_i_i add_r2-r1_i
bic_r0-r1-r0 bic_r2-r1-r0 eor_r1-r2-r1_asr_i orr_r1-r1-r2_asr_i orr_r0-r1_i	and_r2-r0-r1 eor_r1-r2-r1_asr_i orr_r1-r1-r2_asr_i orr_r0-r1_i
and_r0-r0-r1 cmp_r2-r1 mvn_cc_r3-r2 bfi_r0-r0_i_i rsb_r1-r3-r0_asr_i	cmp_r2-r1 mvn_cc_r3-r2 and_r0-r0-r1 rsb_r1-r3-r0_asr_i
tst_r0-r1 mvn_ne_r1-r0 rsb_r1-r0-r1 bfi_r2-r1_i_i bfi_r1-r2_i_i	tst_r0-r1 mvn_ne_r1-r0 rsb_r1-r0-r1
rsb_r0-r1_i bic_r2-r1-r0 bfi_r0-r3_i_i eor_r1-r2_i and_r2-r1-r0_lsl_i	rsb_r0-r1_i bic_r2-r1-r0 bfi_r0-r3_i_i and_r2-r2-r0_lsl_i
sub_r0-r1_i cmp_r2-r1 mov_hi_r1-r0 mov_r2-r1_lsl_i	cmp_r2-r1 sub_hi_r1-r1_i mov_r2-r1_lsl_i
mvn_r0-r1 bfi_r2-r0_i_i cmp_r2-r3 mvn_hi_r0-r1 bfi_r1-r0_i_i	mvn_r0-r1 bfi_r1-r0_i_i
rsb_r0-r1-r2 mvn_r2-r0 rsb_r1-r1-r2 bfi_r0-r1_i_i mov_r3-r0_asr_i sub_r1-r1-r3	rsb_r0-r1-r2 mov_r3-r0_asr_i mvn_r1-r2 sub_r1-r1-r3
sub_r0-r1-r2 bic_r3-r3-r0 bic_r1-r3-r0 add_r2-r3-r1_lsl_i add_r3-r2_i sub_r0-r3-r2_lsl_i	sub_r0-r1-r2 bic_r3-r3-r0 rsb_r2-r3_i sub_r0-r2-r3_lsl_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 bic_r3-r1-r2	and_r3-r0-r1
cmp_r0-r1 rsb_cc_r2-r1-r0 and_r0-r1-r0 bic_r2-r2-r1 bic_r3-r2-r0 add_r2-r3-r3	cmp_r0-r1 rsb_cc_r2-r1-r0 bic_r3-r2-r1 add_r2-r3-r3
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r0 bic_r3-r3-r1	tst_r1-r0 orr_eq_r2-r0-r0 and_r3-r3-r2
sub_r0-r1-r2 orr_r2-r1_i sub_r0-r0-r1_lsr_i eor_r0-r2-r0_lsl_i bfi_r1-r0_i_i	orr_r2-r1_i bfi_r1-r2_i_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r3 bic_r3-r3-r1	tst_r0-r1 and_ne_r3-r2-r3
bfi_r0-r1_i_i bic_r2-r0-r3 rsb_r3-r2-r0 and_r0-r3_i and_r2-r0_i rsb_r1-r0-r2_lsr_i	and_r3-r3-r1_lsl_i and_r0-r3_i rsb_r1-r0-r3_lsl_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 cmp_r0-r1 mov_ls_r2-r0_ror_i add_r1-r2_i	mvn_r1-r2 cmp_r0-r1 mov_ls_r2-r0_ror_i add_r1-r2_i
rsb_r0-r0_i mov_r1-r2 eor_r3-r1_i eor_r2-r3-r0_ror_i	rsb_r0-r0_i eor_r3-r2_i eor_r2-r3-r0_ror_i
mvn_r0-r1 bfi_r2-r0_i_i bfi_r1-r2_i_i add_r3-r1_i sub_r3-r3-r1	mov_r3_i
tst_r0_i and_ne_r1-r2_i and_eq_r1-r0-r3_asr_i bfi_r0-r0_i_i rsb_r2-r3-r0 add_r3-r2-r1_lsr_i rsb_r3-r3-r2	tst_r0_i and_ne_r1-r1_i and_eq_r1-r0-r3_asr_i add_r3-r2-r1_lsr_i rsb_r3-r3-r2
tst_r0_i and_eq_r1-r0-r2 mvn_r0-r1 mov_r3-r0 mvn_r0-r3	tst_r0_i and_ge_r1-r0-r2 asr_r0-r1_i
add_r0-r1-r2_lsl_i tst_r0_i sub_eq_r2-r3-r2_ror_i eor_r2-r3-r2 eor_r1-r3-r2_lsl_i	tst_r1_i sub_cs_r2-r3-r2_ror_i eor_r2-r3-r2 eor_r1-r3-r2_lsl_i
cmp_r0-r1 rsb_lt_r2-r3-r2 mov_r0-r2 add_r0-r0-r1	cmp_r0-r1 rsb_lt_r2-r3-r2 add_r0-r2-r1
bic_r0-r0-r1 cmp_r0-r1 add_ne_r1-r1_i rsb_r2-r0-r1_ror_i and_r1-r2_i	bic_r0-r0-r1 add_r1-r1_i rsb_r2-r0-r1_ror_i and_r1-r2_i
add_r0-r0-r1_asr_i mvn_r2-r1 bic_r2-r2-r0 bic_r3-r2-r1	add_r0-r0-r1_asr_i mvn_r2-r0 bic_r3-r2-r1
bic_r0-r0-r1 bfi_r1-r0_i_i bfi_r2-r1_i_i bic_r3-r0-r3 bfi_r2-r2_i_i bic_r0-r2-r3	bic_r0-r0-r1 bfi_r2-r0_i_i bic_r3-r0-r3 bfi_r2-r2_i_i bic_r0-r2-r3
tst_r0_i mvn_eq_r1-r0 add_r1-r2-r1_lsl_i and_r0-r1_i	and_r0-r2_i
orr_r0-r1_i bic_r2-r0-r1 bic_r0-r2-r1 eor_r3-r0-r2_ror_i add_r1-r0-r0_lsl_i add_r1-r1-r3_lsr_i	eor_r0-r1_i bic_r2-r0-r1 add_r1-r2-r2_lsl_i eor_r1-r1-r2_ror_i
cmp_r0_i eor_cc_r1-r1-r2 eor_cs_r1-r2-r3_lsr_i bic_r2-r1-r0 bic_r0-r2-r1	eor_r0-r2-r2
bic_r0-r1-r0 bic_r2-r2-r0 bfi_r2-r2_i_i eor_r2-r2_i mov_r0-r2_lsr_i	bic_r0-r1-r0 bic_r2-r2-r0 bfi_r2-r2_i_i mov_r0-r2_lsr_i
bfi_r0-r1_i_i mvn_r2-r0 rsb_r3-r2_i bfi_r2-r3_i_i mov_r1-r2 bfi_r1-r1_i_i	bfi_r0-r1_i_i mvn_r2-r0 rsb_r3-r2_i bfi_r2-r3_i_i mov_r1-r2
tst_r0-r1 mov_ne_r0_i mov_eq_r0-r1 eor_r2-r1-r0 and_r1-r2_i	tst_r0-r1 rsb_r2-r1_i and_ls_r2-r0_i and_r1-r2_i
sub_r0-r1-r2_lsl_i add_r1-r1-r2 add_r3-r0-r0 bic_r2-r1-r3 and_r3-r2_i	add_r3-r1-r2 bic_r2-r3-r1_ror_i and_r3-r2_i
bic_r0-r1-r2 bic_r1-r0-r1 orr_r2-r1-r0 add_r1-r2-r2_asr_i	bic_r0-r1-r2 add_r1-r0-r0_asr_i
bfi_r0-r0_i_i bfi_r1-r0_i_i eor_r0-r1-r2 bfi_r0-r0_i_i bfi_r0-r0_i_i	bfi_r1-r0_i_i eor_r0-r1-r2 bfi_r0-r0_i_i
bic_r0-r1-r2 and_r3-r3-r0 mvn_r2-r3 orr_r0-r2-r1_lsr_i	and_r3-r3-r1 unk orr_r0-r2-r1_lsr_i
bic_r0-r1-r2 mov_r2-r0 rsb_r3-r2_i orr_r2-r3_i orr_r2-r2-r0	bic_r0-r1-r2 rsb_r3-r0_i orr_r2-r3_i orr_r2-r2-r0
cmp_r0-r1 mvn_ge_r2-r3 orr_ge_r2-r3_i tst_r3-r2 rsb_eq_r0-r1_i bic_r1-r3-r0 bic_r0-r0-r1	cmp_r0-r1 orr_ge_r2-r3_i tst_r3-r2 rsb_ge_r0-r1_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 bfi_r0-r2_i_i mov_r2-r0_asr_i and_r0-r2-r1_asr_i	mov_r2-r0_asr_i and_r0-r2-r1_asr_i
bic_r0-r1-r2 bic_r2-r3-r0 bic_r3-r0-r2 add_r2-r3-r1 orr_r3-r2-r1_lsr_i eor_r3-r1-r3	bic_r3-r1-r2 add_r2-r3-r1 orr_r3-r2-r1_lsr_i eor_r3-r1-r3
tst_r0_i and_eq_r1-r2-r0 bic_r2-r1-r0	ror_r2-r0_i and_r1-r1-r2_asr_i bic_r2-r1-r0
eor_r0-r1_i eor_r1-r2-r0_ror_i mov_r3-r1 bic_r3-r2-r3	eor_r3-r1_i and_r3-r2-r3_ror_i
tst_r0_i mov_ne_r0-r1 mov_eq_r0_i and_r0-r0-r2_ror_i bic_r1-r0-r1 bfi_r1-r1_i_i bic_r2-r0-r1 bfi_r0-r2_i_i	tst_r0_i mov_ne_r0-r1 mov_ls_r0_i bic_r1-r0-r1 and_r0-r0-r2_ror_i bic_r0-r0-r1
sub_r0-r0-r1 rsb_r1-r2-r0_lsl_i bfi_r2-r1_i_i bic_r0-r2-r0 bic_r1-r0-r1	sub_r0-r0-r1 rsb_r1-r2-r0_lsl_i bic_r0-r2-r0 bic_r1-r0-r1
cmp_r0-r1 orr_cc_r2-r0-r1_ror_i orr_cs_r2-r2_i mov_r1-r2_asr_i and_r1-r1_i bfi_r3-r1_i_i sub_r0-r3-r1	cmp_r0-r1 orr_cc_r2-r0-r1_ror_i mov_r1-r2_asr_i and_r1-r1_i bfi_r3-r1_i_i sub_r0-r3-r1
orr_r0-r1_i rsb_r1-r0_i add_r2-r0-r1 bfi_r1-r2_i_i rsb_r2-r3-r1 bfi_r3-r2_i_i	mov_r2_i bic_r2-r2-r1_lsl_i rsb_r2-r3-r2_lsl_i bfi_r3-r2_i_i
tst_r0_i and_eq_r0-r1-r2_lsl_i eor_r0-r0-r3 rsb_r3-r0-r2_lsr_i bfi_r2-r3_i_i	mov_r1-r0_ror_i and_r0-r0-r1_asr_i eor_r0-r0-r3 rsb_r3-r0-r2_lsr_i bfi_r2-r3_i_i
bic_r0-r1-r2 cmp_r0-r3 mvn_ls_r1-r0 mov_r2-r1 bfi_r3-r2_i_i	bic_r0-r1-r2 cmp_r0-r3 mvn_ls_r1-r0 bfi_r3-r1_i_i
tst_r0_i mvn_eq_r0-r1 mov_r2-r0_lsr_i mvn_r0-r2	tst_r0_i mvn_eq_r0-r1 mvn_r0-r0_lsr_i
tst_r0-r1 mvn_eq_r0-r2 orr_r2-r1-r0 bfi_r2-r2_i_i bfi_r3-r2_i_i add_r2-r3-r2	tst_r0-r1 mvn_eq_r0-r2 orr_r2-r1-r0 bfi_r3-r2_i_i add_r2-r3-r2
bic_r0-r1-r2 bfi_r2-r3_i_i eor_r3-r0-r2 bic_r1-r0-r3	bic_r0-r1-r2 and_r2-r3_i and_r1-r0-r2_lsl_i
bfi_r0-r1_i_i rsb_r2-r0_i add_r2-r2-r3_asr_i bfi_r0-r2_i_i	bfi_r0-r1_i_i add_r2-r1-r3_ror_i bfi_r0-r2_i_i
bfi_r0-r0_i_i bfi_r1-r0_i_i bfi_r0-r1_i_i sub_r0-r0_i	bfi_r0-r1_i_i sub_r0-r0_i
tst_r0-r1 mvn_eq_r2-r3 add_r3-r0-r2_ror_i mov_r0-r1 rsb_r1-r3-r0	tst_r0-r1 mvn_ge_r2-r3 add_r3-r0-r2_ror_i rsb_r1-r3-r1
add_r0-r1-r0_asr_i bfi_r1-r0_i_i eor_r2-r0-r1_lsl_i eor_r0-r1_i add_r3-r0-r0 add_r3-r3-r2	add_r0-r1-r0_asr_i bfi_r1-r0_i_i eor_r2-r0-r1_lsl_i eor_r0-r1_i add_r3-r2-r0_lsl_i
bfi_r0-r1_i_i mvn_r2-r3 bic_r3-r3-r0 rsb_r3-r3-r2	bfi_r0-r1_i_i unk rsb_r3-r3-r2
cmp_r0_i rsb_cc_r0-r0-r1_lsl_i rsb_cs_r0-r2-r3 mvn_r3-r2 bic_r0-r0-r2 rsb_r1-r0-r3 sub_r3-r2-r1 bfi_r0-r3_i_i	cmp_r0_i rsb_cc_r0-r0-r1_lsl_i rsb_cs_r0-r2-r3 bic_r0-r0-r2 mvn_r3-r0 bfi_r0-r3_i_i
tst_r0-r1 sub_ne_r1-r2_i sub_eq_r1-r0-r3 and_r2-r1-r3 rsb_r0-r2-r3	tst_r0-r1 sub_ne_r1-r2_i sub_eq_r1-r0-r3 bic_r0-r3-r1
mov_r0-r1 eor_r2-r0-r2_lsl_i tst_r0_i rsb_eq_r3-r0-r2 add_r0-r3_i	eor_r2-r1-r2_lsl_i tst_r1_i rsb_ge_r3-r1-r2 add_r0-r3_i
bic_r0-r0-r1 mov_r1-r0 rsb_r1-r1_i add_r0-r1-r1_ror_i	bic_r0-r0-r1 rsb_r1-r0_i add_r0-r1-r1_ror_i
orr_r0-r1-r2 eor_r2-r3-r0_lsl_i bfi_r3-r2_i_i bfi_r0-r3_i_i	orr_r0-r1-r2 bfi_r0-r3_i_i
orr_r0-r0-r1_lsr_i add_r2-r1-r2_lsl_i bic_r2-r2-r0 eor_r3-r2_i bfi_r1-r3_i_i bic_r2-r3-r1	orr_r0-r0-r1_lsr_i add_r2-r1-r2_lsl_i bic_r2-r2-r0 mvn_r3-r1_lsr_i eor_r2-r2_i and_r2-r2-r3_lsl_i
mov_r0-r1 bfi_r1-r0_i_i bic_r2-r0-r1 bfi_r0-r2_i_i bfi_r2-r0_i_i	bic_r2-r1-r1 bfi_r2-r1_i_i
rsb_r0-r1-r2 eor_r3-r2-r0 bfi_r2-r3_i_i bfi_r0-r0_i_i orr_r0-r2-r0_asr_i	rsb_r0-r1-r2 eor_r3-r2-r0 bfi_r2-r3_i_i orr_r0-r2-r0_asr_i
orr_r0-r1_i and_r2-r0-r1 orr_r0-r0-r2_lsr_i mvn_r2-r0 bfi_r1-r2_i_i sub_r3-r1_i	orr_r0-r1_i orr_r0-r0-r1_ror_i mvn_r2-r0 bfi_r1-r2_i_i sub_r3-r1_i
bic_r0-r1-r2 eor_r1-r1_i eor_r2-r1_i bic_r1-r0-r2	bic_r0-r1-r2 and_r1-r0_i
cmp_r0_i and_ne_r1-r1-r2 bic_r1-r1-r0 mvn_r3-r1	cmp_r0_i and_ne_r1-r1-r2 unk
bfi_r0-r1_i_i eor_r0-r1-r0_ror_i mov_r1-r2 sub_r2-r1-r0	bfi_r0-r1_i_i eor_r0-r1-r0_ror_i sub_r2-r2-r0
eor_r0-r1-r0 tst_r2_i mvn_ne_r2-r0 mov_r1-r2 bic_r3-r0-r1	eor_r0-r1-r0 tst_r2_i mvn_ne_r2-r0 bic_r3-r0-r2
tst_r0_i mov_ne_r1-r2_asr_i eor_r2-r2-r0 rsb_r1-r1-r0 bic_r0-r2-r0 bfi_r3-r0_i_i sub_r1-r1-r3	tst_r0_i mov_ne_r1-r2_asr_i rsb_r1-r1-r0 bic_r0-r2-r0 bfi_r3-r0_i_i sub_r1-r1-r3
bfi_r0-r1_i_i mvn_r2-r3 orr_r2-r2-r3 eor_r1-r0-r2 orr_r2-r0-r1_asr_i bic_r3-r1-r2	bfi_r0-r1_i_i mvn_r1-r0 bic_r3-r1-r1_asr_i
cmp_r0-r1 mov_cc_r2_i mov_cs_r2_i and_r0-r2-r1 orr_r3-r1-r0_lsr_i	add_r3-r1_i
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r0 mvn_r3-r1	cmp_r0_i rsb_r3-r0-r0_lsl_i add_cc_r3-r2-r3_asr_i
mov_r0-r1 bfi_r1-r0_i_i mvn_r2-r1 add_r0-r2_i	rsb_r0-r1_i
add_r0-r1-r2_lsl_i bic_r1-r0-r1 bfi_r2-r1_i_i bfi_r3-r1_i_i orr_r2-r2-r3 bfi_r2-r2_i_i	unk orr_r2-r3-r2 unk
cmp_r0_i eor_ls_r1-r0_i eor_cc_r1-r2-r1_lsr_i mvn_r3-r1 and_r2-r3-r0_lsr_i	mvn_r3-r1 and_r2-r3-r0_lsr_i
cmp_r0-r1 mov_ge_r0-r1 add_r1-r0-r0_lsl_i and_r2-r0-r1 bfi_r1-r2_i_i	cmp_r0-r1 mov_ge_r0-r1 add_r1-r0-r0_lsl_i
mov_r0-r1 bfi_r2-r1_i_i bic_r0-r0-r2 bic_r2-r3-r0	bfi_r2-r1_i_i bic_r1-r1-r2 bic_r2-r3-r1
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 and_r2-r0-r1	tst_r0_i sub_ne_r2-r0-r0 bic_cs_r2-r1-r2
mvn_r0-r1 mov_r2-r0_ror_i add_r0-r2_i orr_r0-r0-r1 bfi_r2-r2_i_i orr_r2-r0-r2_lsr_i	mvn_r2-r1_ror_i add_r0-r2_i orr_r0-r0-r1 orr_r2-r0-r2_lsr_i
and_r0-r1-r0 bic_r0-r0-r1 add_r2-r3-r0_ror_i bfi_r0-r2_i_i	and_r1-r3_i add_r0-r1-r1
tst_r0_i mov_eq_r0-r1_ror_i bfi_r1-r0_i_i bfi_r2-r1_i_i add_r1-r0-r2	tst_r0_i mov_eq_r0-r1_ror_i bfi_r2-r1_i_i add_r1-r0-r2
and_r0-r1_i bic_r1-r2-r0 bic_r3-r0-r1 bfi_r0-r3_i_i orr_r1-r0_i	and_r0-r1_i orr_r1-r0_i
sub_r0-r1-r2 bfi_r2-r2_i_i bic_r2-r2-r0 rsb_r0-r2_i sub_r0-r0_i	sub_r0-r1-r2 bfi_r2-r2_i_i bic_r2-r2-r0 rsb_r0-r2_i
bic_r0-r1-r2 tst_r1-r0 mvn_eq_r1-r3 and_r1-r1-r0	bic_r1-r1-r2
cmp_r0_i mov_cs_r1_i bic_r2-r1-r3 bic_r1-r3-r2 bfi_r0-r1_i_i	bfi_r0-r3_i_i
cmp_r0_i mov_hi_r0_i orr_r1-r2-r0 and_r3-r1-r2	orr_r3-r2-r2
rsb_r0-r1-r2 bfi_r2-r0_i_i sub_r3-r3-r2_lsr_i sub_r2-r1-r3_ror_i rsb_r1-r2-r1_ror_i orr_r3-r1_i	sub_r3-r3-r2_lsr_i sub_r2-r1-r3_ror_i rsb_r1-r2-r1_ror_i orr_r3-r1_i
rsb_r0-r1-r0 mov_r2-r3 cmp_r0-r2 mov_cc_r3-r0 sub_r3-r3_i	rsb_r0-r1-r0 cmp_r0-r3 mov_cc_r3-r0 sub_r3-r3_i
bic_r0-r0-r1 bfi_r1-r2_i_i orr_r3-r0-r1 mov_r1-r3	bic_r0-r0-r1 bfi_r1-r2_i_i orr_r1-r0-r1
bfi_r0-r1_i_i and_r0-r0-r1 eor_r2-r1_i and_r3-r0-r2_lsr_i mvn_r1-r3	bfi_r0-r1_i_i and_r0-r0-r1 and_r3-r0-r1_lsr_i mvn_r1-r3
add_r0-r1-r1_lsl_i bic_r2-r2-r1 bfi_r3-r2_i_i orr_r1-r3-r0	add_r0-r1-r1_lsl_i bfi_r3-r2_i_i orr_r1-r3-r0
orr_r0-r0-r1_lsr_i eor_r2-r0_i orr_r3-r1-r2 orr_r1-r3-r2 sub_r2-r1-r3	bic_r2-r3-r3
bfi_r0-r1_i_i mvn_r2-r0 mvn_r1-r2 bfi_r1-r1_i_i	bfi_r0-r1_i_i mov_r1-r0 bfi_r1-r1_i_i
bic_r0-r1-r2 rsb_r3-r0-r2 mov_r1-r0 rsb_r1-r1_i eor_r3-r3-r1_lsr_i	bic_r0-r1-r2 rsb_r3-r0-r2 rsb_r1-r0_i eor_r3-r3-r1_lsr_i
mov_r0-r1 bic_r0-r2-r0 bfi_r1-r0_i_i rsb_r1-r1-r0_asr_i add_r3-r1_i bfi_r3-r3_i_i	bic_r0-r2-r1 bfi_r1-r0_i_i rsb_r1-r1-r0_asr_i add_r3-r1_i bfi_r3-r3_i_i
bic_r0-r1-r2 bfi_r2-r0_i_i mov_r0-r2 bic_r0-r2-r0	bic_r0-r0-r0
cmp_r0-r1 and_cc_r1-r1-r2_lsr_i bfi_r3-r1_i_i bfi_r0-r0_i_i orr_r0-r0-r3 bfi_r1-r0_i_i and_r1-r1_i	cmp_r0-r1 and_cc_r1-r1-r2_lsr_i and_r3-r1-r1 orr_r0-r0-r3 bfi_r1-r0_i_i and_r1-r1_i
tst_r0-r1 mvn_eq_r2-r3 orr_r1-r2_i bic_r0-r2-r1	sub_r0-r1-r1
bfi_r0-r1_i_i bfi_r2-r1_i_i mvn_r1-r2 bic_r1-r0-r1	bfi_r0-r1_i_i bfi_r2-r1_i_i and_r1-r0-r2
bfi_r0-r0_i_i and_r0-r0_i rsb_r1-r0_i eor_r0-r1_i	unk eor_r0-r2-r2_ror_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 orr_r2-r2-r0_lsl_i	mvn_r0-r1 orr_r2-r2-r0_lsl_i
bfi_r0-r0_i_i mvn_r1-r0 bfi_r0-r1_i_i bfi_r2-r0_i_i	bfi_r0-r0_i_i mvn_r1-r0 bfi_r2-r1_i_i
bic_r0-r1-r2 eor_r3-r2-r0 rsb_r2-r1-r3 sub_r2-r3-r2	sub_r2-r1_i
bic_r0-r0-r1 mov_r1-r0 add_r2-r1-r0_asr_i orr_r0-r2_i	bic_r0-r0-r1 add_r2-r0-r0_asr_i orr_r0-r2_i
bic_r0-r1-r2 eor_r0-r0-r2_lsl_i mov_r3-r0_asr_i mov_r0-r3 bic_r3-r3-r0	rsb_r3-r3-r3
bic_r0-r1-r2 mov_r2-r1 add_r1-r2-r0 mvn_r0-r2 add_r0-r0-r1	bic_r0-r1-r2 sub_r0-r0_i
tst_r0-r1 mov_eq_r2-r1_lsr_i mvn_r1-r2 mvn_r3-r1 sub_r3-r3_i	tst_r0-r1 mov_ls_r2-r1_lsr_i sub_r3-r2_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 sub_r3-r2_i bfi_r1-r3_i_i	eor_r1-r1_i
cmp_r0_i sub_lt_r1-r0-r1_ror_i sub_ge_r1-r2-r3_lsl_i and_r1-r1-r0_lsr_i add_r3-r1-r1 bic_r3-r2-r3	cmp_r0_i sub_lt_r1-r0-r1_ror_i sub_ge_r1-r2-r3_lsl_i and_r1-r1-r0_lsr_i bic_r3-r2-r1_lsl_i
cmp_r0-r1 orr_eq_r0-r1-r0 add_r1-r0_i	add_r1-r0_i
and_r0-r1-r0_ror_i bic_r2-r2-r1 rsb_r3-r1-r2 eor_r2-r3-r0_lsl_i mvn_r3-r2 bic_r0-r3-r2	and_r0-r1-r0_ror_i bic_r2-r2-r1 rsb_r3-r1-r2 eor_r2-r3-r0_lsl_i mvn_r0-r2
eor_r0-r1-r2_asr_i orr_r3-r2-r1 sub_r2-r3-r0 eor_r3-r3-r2_lsl_i mov_r2-r3 eor_r2-r2-r3	rsb_r2-r2-r2
add_r0-r0-r1 bic_r0-r2-r0 rsb_r3-r0-r1_lsl_i and_r1-r3_i	add_r0-r0-r1 bic_r0-r2-r0 and_r1-r0_i
tst_r0_i mvn_ne_r0-r1 bfi_r0-r0_i_i add_r0-r2-r0_lsr_i	tst_r0_i mvn_ne_r0-r1 add_r0-r2-r0_lsr_i
bfi_r0-r1_i_i mvn_r2-r0 and_r3-r2_i bfi_r2-r3_i_i	mvn_r2-r0 bfi_r2-r2_i_i
tst_r0-r1 mvn_ne_r1-r0 and_ne_r1-r2_i bic_r3-r1-r2	tst_r0-r1 and_ne_r1-r2_i bic_r3-r1-r2
tst_r0-r1 mvn_ne_r0-r1 mvn_r2-r0 bfi_r1-r2_i_i mov_r3-r1 bfi_r2-r3_i_i	tst_r0-r1 mvn_ne_r0-r1 mvn_r2-r0 bfi_r2-r2_i_i
add_r0-r1-r2_asr_i mvn_r3-r2 add_r0-r0_i bfi_r1-r2_i_i bic_r3-r1-r3 sub_r0-r3-r0	add_r0-r1_i bfi_r1-r2_i_i add_r0-r0-r2_asr_i and_r3-r1-r2 sub_r0-r3-r0
mov_r0-r1_ror_i mvn_r2-r0 bic_r0-r2-r0 bfi_r3-r0_i_i bfi_r1-r3_i_i	mvn_r0-r1_ror_i bfi_r1-r0_i_i
bfi_r0-r1_i_i bic_r2-r0-r2 eor_r0-r2-r1 and_r0-r1-r0_lsr_i	bic_r2-r0-r2 eor_r0-r2-r1 and_r0-r1-r0_lsr_i
bic_r0-r1-r2 mov_r1-r0_asr_i bfi_r1-r1_i_i bfi_r3-r1_i_i bfi_r2-r3_i_i	bic_r0-r1-r2 mov_r1-r0_asr_i bfi_r3-r1_i_i bfi_r2-r3_i_i
tst_r0-r1 rsb_ne_r1-r2_i mvn_r3-r1 bfi_r3-r3_i_i and_r1-r3-r1 rsb_r2-r3-r1	tst_r1-r0 rsb_ne_r1-r2_i unk unk sub_r2-r1-r3
and_r0-r1-r2 mvn_r3-r0 rsb_r0-r3_i eor_r3-r0_i orr_r1-r3_i	and_r0-r1-r2 add_r3-r0_i eor_r3-r3_i orr_r1-r3_i
bic_r0-r1-r0 bfi_r0-r0_i_i cmp_r0-r2 rsb_hi_r2-r0_i bfi_r1-r2_i_i	bic_r0-r1-r0 cmp_r0-r2 rsb_hi_r2-r0_i bfi_r1-r2_i_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2-r0 add_r3-r1-r0_ror_i bic_r1-r1-r3 and_r3-r2-r1 eor_r3-r2-r3_lsr_i	mov_r2_i tst_r0-r1 mov_cs_r2-r0 and_r3-r2-r1 eor_r3-r2-r3_lsr_i
cmp_r0-r1 mov_lt_r2-r3 mvn_r1-r2 bic_r3-r1-r2 add_r0-r3_i bic_r1-r0-r3	cmp_r0-r1 mov_lt_r2-r3 mvn_r1-r2 add_r0-r1_i bic_r1-r0-r1
cmp_r0-r1 mov_cc_r2-r1_lsr_i mvn_r0-r2 orr_r1-r2_i bic_r0-r0-r1	cmp_r0-r1 mov_cc_r2-r1_lsr_i orr_r1-r2_i mvn_r0-r1
tst_r0-r1 mov_eq_r2-r0 bic_r1-r2-r0 bic_r1-r1-r2	sub_r1-r1-r1
tst_r0-r1 mov_ne_r2-r3_ror_i and_r1-r1-r2_asr_i and_r1-r0-r1	mov_r2-r3_ror_i and_r1-r0-r1 and_r1-r1-r2_asr_i
bic_r0-r1-r2 and_r0-r2-r0 eor_r0-r0_i mov_r3-r0 mov_r0-r3	mov_r0_i
eor_r0-r1-r2 and_r3-r2-r0 mov_r0-r3_lsl_i add_r0-r0_i	bic_r3-r2-r1 mov_r0-r3_lsl_i orr_r0-r0_i
mvn_r0-r1 and_r1-r0-r2 mov_r3-r1 add_r2-r3-r1_asr_i	bic_r1-r2-r1 add_r2-r1-r1_asr_i
tst_r0-r1 add_eq_r0-r0-r2 mov_r2-r0_lsl_i rsb_r0-r2-r0 bfi_r0-r0_i_i bic_r0-r2-r0	tst_r0-r1 add_eq_r0-r0-r2 mov_r2-r0_lsl_i rsb_r0-r2-r0 bic_r0-r2-r0
bic_r0-r0-r1 and_r2-r1-r2 and_r0-r0-r1 and_r0-r2-r0_lsl_i rsb_r3-r0_i	mov_r3_i
cmp_r0-r1 mov_ge_r2-r0_ror_i mov_r3-r2 and_r0-r1-r3	cmp_r0-r1 mov_ge_r2-r0_ror_i and_r0-r1-r2
cmp_r0-r1 eor_eq_r0-r2-r3 rsb_cs_r0-r2_i bic_r1-r1-r2 bic_r2-r0-r1 bfi_r1-r2_i_i	cmp_r0-r1 rsb_cs_r0-r2_i bic_r1-r1-r2 bic_r2-r0-r1 bfi_r1-r2_i_i
tst_r0-r1 mov_eq_r2_i mov_r0-r2 add_r3-r0-r2_lsl_i	tst_r0-r1 mov_eq_r2_i add_r3-r2-r2_lsl_i
bic_r0-r1-r0 eor_r0-r2-r0_lsl_i bfi_r0-r0_i_i mvn_r3-r0	bic_r0-r1-r0 eor_r0-r2-r0_lsl_i mvn_r3-r0
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 orr_r1-r1_i mov_r0-r1	mvn_r1-r2 orr_r0-r1_i
bic_r0-r1-r2 mvn_r1-r2 sub_r0-r1-r0 mvn_r3-r0	orr_r3-r1-r2
bfi_r0-r1_i_i bfi_r2-r2_i_i orr_r1-r2-r0_lsr_i bic_r1-r2-r1 sub_r2-r2-r1	bfi_r2-r2_i_i
bic_r0-r1-r2 mov_r1-r0 mvn_r0-r1 mvn_r3-r0 eor_r3-r3-r0 mvn_r2-r3	and_r2-r3_i
and_r0-r0-r1_lsl_i mov_r2-r0 add_r2-r3-r2 rsb_r3-r2_i	and_r0-r0-r1_lsl_i add_r2-r3-r0 rsb_r3-r2_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r1 mov_r3-r2	tst_r0-r1 mvn_r3-r3 mvn_eq_r3-r1
tst_r0-r1 rsb_ne_r2-r0_i and_r1-r2_i bic_r0-r1-r2 orr_r0-r0_i	mov_r0_i
tst_r0-r1 sub_eq_r2-r3-r1_asr_i add_r0-r0-r2 mov_r1-r0 bfi_r3-r2_i_i bfi_r1-r1_i_i sub_r1-r3-r1	tst_r0-r1 sub_eq_r2-r3-r1_asr_i add_r1-r2-r0_ror_i bfi_r3-r2_i_i bfi_r1-r1_i_i sub_r1-r3-r1
eor_r0-r0-r1_lsl_i orr_r0-r1-r0 orr_r0-r1-r0_lsr_i bfi_r1-r0_i_i	orr_r0-r1-r0_lsr_i orr_r0-r0-r1_ror_i bfi_r1-r0_i_i
eor_r0-r1-r2 bic_r1-r0-r1 bic_r2-r1-r2 orr_r0-r2-r0_lsl_i bfi_r0-r0_i_i	eor_r1-r2-r1 bic_r1-r1_i lsl_r0-r1_i
mov_r0-r1 rsb_r2-r1-r0 eor_r3-r1-r2_lsr_i rsb_r0-r3-r1	bic_r0-r0-r0
bfi_r0-r1_i_i mov_r1-r0 add_r2-r1_i mov_r1-r2	bfi_r0-r1_i_i add_r1-r0_i
sub_r0-r1-r2_lsl_i bic_r1-r0-r3 tst_r3-r1 mov_ne_r0-r3 bic_r2-r2-r0	sub_r0-r1-r2_lsl_i bic_r2-r2-r0
bfi_r0-r1_i_i bfi_r0-r0_i_i add_r2-r3-r3 add_r1-r0-r2 bfi_r3-r1_i_i	bfi_r0-r0_i_i add_r1-r0-r3_lsl_i bfi_r3-r1_i_i
cmp_r0-r1 mov_ne_r0-r1_lsl_i bfi_r1-r0_i_i add_r2-r1_i	cmp_r0-r1 unk add_r2-r1_i
cmp_r0-r1 mvn_ne_r1-r2 eor_r2-r2-r1 orr_r3-r2_i bfi_r0-r3_i_i	orr_r0-r0_i
bic_r0-r1-r0 mov_r2-r0_lsr_i mov_r0-r2 mov_r2-r0 and_r1-r0-r2 bfi_r2-r1_i_i	bic_r0-r1-r0 mov_r2-r0_lsr_i
bfi_r0-r1_i_i eor_r2-r2-r3_lsl_i sub_r2-r0-r2_lsl_i bfi_r3-r2_i_i bfi_r1-r3_i_i	bfi_r3-r1_i_i bfi_r1-r3_i_i
eor_r0-r1-r2_asr_i eor_r3-r0-r2_lsr_i bic_r0-r0-r3 mvn_r3-r0 sub_r3-r0-r3	unk mvn_r3-r3_lsl_i
bfi_r0-r1_i_i add_r2-r0_i mvn_r3-r2 orr_r1-r3-r2 sub_r3-r1-r0	bfi_r0-r1_i_i mvn_r3-r0
bfi_r0-r0_i_i mvn_r1-r0 mvn_r0-r1 mvn_r2-r0 mov_r0-r2	bfi_r0-r0_i_i mvn_r0-r0
cmp_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r3 mvn_r3-r1 mvn_r2-r3 add_r1-r2_i mov_r3-r1 mov_r0-r3_lsr_i	cmp_r0-r1 add_ne_r3-r2_i mvn_r2-r3 add_r1-r2_i lsr_r0-r1_i
cmp_r0-r1 mvn_ls_r0-r2 mvn_hi_r0-r3 cmp_r0-r1 mov_cc_r1_i mov_r3-r1_asr_i eor_r2-r3-r2	cmp_r0-r1 mvn_ls_r0-r2 mvn_hi_r0-r3 cmp_r0-r1 mov_cc_r1_i eor_r2-r2-r1_asr_i
add_r0-r1-r1_lsl_i rsb_r1-r0_i orr_r2-r0-r1_asr_i orr_r2-r2_i sub_r3-r2_i and_r1-r3_i	add_r0-r1-r1_lsl_i rsb_r1-r0_i orr_r2-r0-r1_lsr_i sub_r3-r2_i and_r1-r3_i
and_r0-r1_i bic_r0-r0-r2 and_r2-r3-r0 and_r0-r0-r2_asr_i sub_r2-r0_i mov_r1-r2_lsl_i	mvn_r1_i
and_r0-r1-r0_ror_i and_r0-r0-r2 and_r3-r0_i mov_r0-r3	and_r0-r1-r0_ror_i and_r0-r0-r2 and_r0-r0_i
add_r0-r1-r0_asr_i mov_r2-r0 and_r2-r2-r0_asr_i and_r3-r0-r2_ror_i	add_r0-r1-r0_asr_i and_r2-r0-r0_asr_i and_r3-r0-r2_ror_i
bfi_r0-r0_i_i tst_r0_i and_eq_r1-r2-r1 sub_r3-r2_i bic_r3-r3-r1	tst_r0_i and_eq_r1-r2-r1 sub_r3-r2_i bic_r3-r3-r1
cmp_r0-r1 mvn_ne_r2-r3 sub_r1-r2-r0 bfi_r1-r1_i_i	cmp_r0-r1 mvn_ne_r2-r3 rsb_r1-r0-r2
tst_r0-r1 mov_eq_r1-r2 and_r0-r1-r3_lsl_i bfi_r0-r0_i_i sub_r3-r0_i	tst_r0-r1 mov_eq_r1-r2 and_r0-r1-r3_lsl_i sub_r3-r0_i
cmp_r0-r1 and_cc_r2-r0-r3 and_cs_r2-r2_i mov_r1-r2 eor_r3-r1-r2_asr_i	cmp_r0-r1 and_cc_r2-r0-r3 and_cs_r2-r2_i eor_r3-r2-r2_asr_i
mov_r0-r1_asr_i sub_r0-r2-r0_asr_i mvn_r2-r0 rsb_r2-r0-r2	sub_r0-r2-r1_lsr_i mvn_r2-r0_lsl_i
mvn_r0-r1 cmp_r1_i and_hi_r2-r0-r3 sub_r2-r3-r2 bfi_r2-r2_i_i	mvn_r0-r1 cmp_r1_i and_hi_r2-r0-r3 sub_r2-r3-r2
bic_r0-r1-r2 bfi_r3-r0_i_i bfi_r1-r3_i_i mvn_r3-r1 bfi_r0-r3_i_i	mvn_r3-r1 bic_r0-r1-r2 bfi_r0-r3_i_i
bic_r0-r0-r1 eor_r2-r1-r0 orr_r0-r2-r1 mvn_r2-r1 bic_r1-r2-r0	mvn_r2-r1 bic_r1-r2-r0
bic_r0-r1-r0 add_r2-r1-r1 orr_r3-r2-r0_ror_i and_r1-r3_i sub_r3-r1_i bic_r1-r1-r3	bic_r0-r1-r0 add_r2-r1-r1 orr_r3-r2-r0_ror_i and_r1-r3_i
rsb_r0-r1-r2_lsr_i bic_r3-r0-r1 bfi_r3-r3_i_i sub_r3-r3_i bfi_r0-r3_i_i	rsb_r0-r1-r2_lsr_i unk bfi_r0-r3_i_i
sub_r0-r0-r1 sub_r2-r0-r1_asr_i mvn_r1-r2 add_r2-r1_i	sub_r0-r0-r1 sub_r2-r0-r1_asr_i rsb_r2-r2_i
tst_r0-r1 mvn_ne_r2-r0 and_r0-r2-r0 orr_r3-r1_i orr_r1-r0-r3_asr_i	tst_r1-r0 mvn_ne_r2-r0 and_r0-r2-r0 orr_r1-r0-r1_asr_i
mvn_r0-r1 bfi_r2-r0_i_i bic_r3-r0-r2 mov_r2-r3	mvn_r0-r1 bfi_r2-r0_i_i bic_r2-r0-r2
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 bic_r1-r1-r2 orr_r3-r1-r0	tst_r0-r1 and_eq_r2-r1-r2 mvn_r3-r2 rsb_r2-r3_i
cmp_r0-r1 mov_ls_r1-r2_ror_i bic_r2-r3-r1 mov_r3-r2 mov_r1-r2 bic_r2-r3-r2 bic_r1-r2-r1	sub_r1-r1-r1
eor_r0-r1-r0_asr_i bic_r0-r0-r1 bic_r2-r1-r0 bfi_r0-r2_i_i	orr_r0-r1-r0_asr_i sub_r0-r0-r1 bfi_r0-r1_i_i
cmp_r0_i add_lt_r1-r2-r2_asr_i add_ge_r1-r0-r3 mov_r0-r1_asr_i and_r3-r2-r0_asr_i	cmp_r0_i add_lt_r1-r2-r2_asr_i add_ge_r1-r0-r3 and_r3-r2-r1_asr_i
and_r0-r1-r2 bic_r1-r2-r1 bic_r2-r0-r2 rsb_r2-r2-r1	bic_r2-r2-r1
sub_r0-r1-r2 bic_r3-r1-r3 rsb_r3-r3-r0 mvn_r1-r3 eor_r3-r1_i	and_r0-r1-r3 rsb_r3-r2-r0 mvn_r1-r3 eor_r3-r1_i
and_r0-r1_i cmp_r0-r2 mov_cs_r2_i and_r2-r2_i bfi_r3-r2_i_i	and_r0-r1_i cmp_r0-r2 mov_cs_r2_i bfi_r3-r2_i_i
bfi_r0-r0_i_i bic_r1-r0-r2 bic_r1-r0-r1 sub_r2-r1-r2 add_r3-r2-r0_ror_i	bfi_r0-r0_i_i bic_r3-r2-r0 rsb_r3-r3-r0_ror_i
cmp_r0-r1 mvn_eq_r0-r1 bic_r2-r0-r2 bic_r3-r0-r2 bic_r2-r3-r0 eor_r0-r3-r2_lsr_i and_r0-r0_i	cmp_r0-r1 mvn_eq_r0-r1 and_r3-r2-r0 bic_r2-r3-r0 eor_r0-r3-r2_lsr_i and_r0-r0_i
and_r0-r1-r2_ror_i mov_r1-r3_lsl_i eor_r3-r0-r1_lsl_i rsb_r2-r2-r3 rsb_r1-r2_i	and_r0-r1-r2_ror_i eor_r3-r0-r3_lsl_i rsb_r2-r2-r3 rsb_r1-r2_i
sub_r0-r1-r2_asr_i tst_r2_i mov_eq_r2-r0 mov_r0-r2	sub_r0-r1-r2_asr_i tst_r2_i mov_ne_r0-r2
eor_r0-r1-r2_lsl_i mvn_r1-r0 bfi_r3-r0_i_i bfi_r1-r1_i_i bfi_r0-r1_i_i and_r2-r3-r0_lsl_i	eor_r0-r1-r2_lsl_i mvn_r1-r0 bfi_r0-r1_i_i and_r2-r3-r0_lsl_i
rsb_r0-r1_i add_r2-r0_i eor_r1-r3-r2_ror_i bic_r1-r3-r1 rsb_r0-r1-r0_asr_i	rsb_r0-r1_i add_r2-r0_i and_r1-r3-r2_ror_i rsb_r0-r1-r0_asr_i
tst_r0-r1 sub_ne_r2-r3-r2 add_r3-r3-r2_lsl_i bic_r1-r1-r3 bfi_r2-r1_i_i	tst_r0-r1 sub_ne_r2-r3-r2 bic_r1-r1-r3 bfi_r2-r1_i_i
tst_r0-r1 mvn_eq_r0-r1 eor_r2-r1-r2_lsr_i bic_r1-r1-r0 sub_r3-r2-r1	eor_r2-r1-r2_lsr_i bic_r1-r1-r0 sub_r3-r2-r1
mov_r0-r1 eor_r1-r2-r0 tst_r2-r0 eor_eq_r3-r1-r2 sub_r1-r3-r2	tst_r1-r2 bic_eq_r3-r1-r2 sub_r1-r3-r2
cmp_r0-r1 rsb_eq_r1-r2-r0_lsl_i orr_r3-r1-r2_lsr_i and_r0-r3_i bfi_r3-r0_i_i orr_r2-r3_i	cmp_r0-r1 rsb_eq_r1-r2-r0_lsl_i orr_r3-r1-r2_lsr_i orr_r2-r3_i
cmp_r0-r1 mov_lt_r2-r0_lsl_i mov_ge_r2_i and_r0-r2_i bic_r3-r2-r0	cmp_r0-r1 mov_lt_r2-r0_lsl_i mov_ge_r2_i bic_r3-r2_i
eor_r0-r1-r2 eor_r3-r1-r0 rsb_r1-r3_i and_r3-r2-r1	rsb_r1-r2_i and_r3-r2-r1
add_r0-r1_i bic_r1-r0-r2 eor_r2-r1_i bfi_r3-r2_i_i	add_r0-r1_i bic_r1-r0-r2 bfi_r3-r1_i_i
rsb_r0-r1-r2 bic_r3-r3-r2 eor_r2-r3-r0 mov_r1-r2 rsb_r1-r1_i bfi_r3-r1_i_i	rsb_r0-r1-r2 bic_r3-r3-r2 add_r1-r0-r3 rsb_r1-r1_i bfi_r3-r1_i_i
mvn_r0-r1 add_r2-r3_i bic_r2-r2-r1 orr_r3-r2-r0 bic_r3-r0-r3	sub_r3-r3-r3
bic_r0-r0-r1 tst_r1-r2 mov_ne_r1-r3_ror_i mvn_r2-r1 bic_r1-r0-r2	bic_r0-r0-r1 tst_r2-r1 mov_ne_r1-r3_ror_i and_r1-r1-r0
and_r0-r1-r2 mov_r1-r2 bic_r3-r1-r0 eor_r0-r3-r2	and_r0-r1-r2
mov_r0-r1 add_r1-r0-r0_lsl_i sub_r2-r1-r0 mvn_r0-r2 add_r3-r0-r0_asr_i	mvn_r3-r1_lsl_i add_r3-r3-r3_asr_i
sub_r0-r1_i sub_r2-r3_i add_r3-r2_i bfi_r2-r0_i_i and_r3-r3-r2	sub_r2-r3_i add_r3-r2_i bfi_r2-r1_i_i and_r3-r3-r2
rsb_r0-r1-r2_lsr_i bfi_r0-r0_i_i bic_r3-r0-r2 rsb_r1-r3_i	rsb_r0-r1-r2_lsr_i bic_r3-r0-r2 rsb_r1-r3_i
tst_r0_i orr_ne_r0-r1_i mov_r2-r0 add_r3-r2-r2_lsr_i	tst_r0_i orr_ne_r0-r1_i add_r3-r0-r0_lsr_i
cmp_r0-r1 mov_ne_r2-r1_lsl_i add_r0-r0-r2 mov_r1-r0	cmp_r0-r1 mov_ne_r2-r1_lsl_i add_r1-r0-r2
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1_i bic_r1-r1-r3 add_r1-r1-r1 mvn_r2-r1	tst_r0-r1 orr_cs_r2-r3_i bic_r1-r2-r3 mvn_r2-r1_lsl_i
tst_r0-r1 mov_ne_r1_i bfi_r1-r1_i_i bfi_r0-r1_i_i orr_r1-r0_i	tst_r0-r1 mov_ne_r1_i bfi_r0-r1_i_i orr_r1-r0_i
cmp_r0_i mvn_hi_r1-r2 mvn_ls_r1-r0 bic_r3-r1-r2	cmp_r0_i mvn_r3-r2 bic_ls_r3-r3-r0
cmp_r0-r1 rsb_cc_r1-r0-r1 bic_r2-r1-r2 orr_r1-r2-r3 mov_r0-r1	cmp_r0-r1 rsb_cc_r1-r0-r1 bic_r2-r1-r2 orr_r0-r2-r3
cmp_r0_i rsb_hi_r1-r2-r3_asr_i bfi_r3-r1_i_i eor_r3-r3_i bfi_r3-r3_i_i add_r0-r3_i bfi_r1-r0_i_i	cmp_r0_i rsb_hi_r1-r2-r3_asr_i bfi_r3-r1_i_i rsb_r3-r3_i add_r0-r3_i bfi_r1-r0_i_i
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 mvn_r0-r3 rsb_r2-r2-r1 mov_r1-r0 bic_r0-r1-r2	add_r0-r2-r2 bic_r0-r0-r3
tst_r0-r1 rsb_ne_r2-r0-r1_ror_i rsb_eq_r2-r2-r3 mov_r1-r2	tst_r0-r1 rsb_r1-r0-r1_ror_i rsb_cs_r1-r2-r3
bfi_r0-r0_i_i rsb_r0-r1-r0 bfi_r2-r0_i_i bfi_r3-r3_i_i orr_r0-r3-r2	rsb_r0-r1-r0 bfi_r3-r3_i_i bfi_r2-r0_i_i orr_r0-r3-r2
eor_r0-r0_i sub_r1-r1_i bfi_r2-r0_i_i eor_r1-r2-r1_lsr_i rsb_r2-r2-r1_asr_i orr_r1-r2_i	bfi_r2-r0_i_i sub_r1-r1_i eor_r1-r2-r1_lsr_i rsb_r2-r2-r1_asr_i orr_r1-r2_i
sub_r0-r0_i eor_r1-r2_i rsb_r2-r3-r1 eor_r1-r0-r2 bfi_r3-r1_i_i	sub_r0-r3-r0 eor_r1-r0-r2 bfi_r3-r1_i_i
bfi_r0-r1_i_i and_r2-r0_i mov_r1-r2 sub_r3-r1_i	bfi_r0-r1_i_i and_r2-r0_i sub_r3-r2_i
tst_r0-r1 mvn_eq_r2-r0 mvn_r1-r0 bic_r1-r2-r1	tst_r1-r0 and_ls_r2-r2_i and_r1-r2-r0
eor_r0-r0_i bfi_r1-r0_i_i bic_r2-r0-r1 bfi_r0-r2_i_i bfi_r1-r0_i_i	bic_r2-r0-r1 bfi_r0-r2_i_i bfi_r1-r0_i_i
orr_r0-r1-r2_lsl_i bfi_r3-r0_i_i tst_r2_i eor_eq_r2-r3-r1 and_r1-r2_i	bfi_r3-r1_i_i tst_r2_i eor_eq_r2-r3-r1 and_r1-r2_i
mov_r0-r1 mov_r1-r2 bic_r1-r1-r0 bic_r3-r1-r0	bic_r3-r2-r1
rsb_r0-r1-r0_lsr_i mov_r1-r2 bic_r0-r1-r0 add_r1-r2_i eor_r2-r1-r0 mvn_r3-r2	rsb_r0-r1-r0_lsr_i add_r1-r2_i unk eor_r3-r1-r3
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 bfi_r0-r2_i_i eor_r0-r0_i eor_r3-r1-r2_asr_i bic_r3-r0-r3	bfi_r0-r2_i_i mvn_r1-r2 eor_r0-r0_i eor_r3-r1-r2_asr_i bic_r3-r0-r3
sub_r0-r0-r1 bfi_r2-r0_i_i orr_r3-r2-r0 mov_r0-r3 mov_r1-r0_asr_i orr_r1-r1-r0	sub_r0-r0-r1 bfi_r2-r0_i_i orr_r0-r0-r2 orr_r1-r0-r0_asr_i
tst_r0-r1 add_ne_r2-r0-r1_lsr_i eor_r3-r1-r2_lsl_i bfi_r3-r3_i_i	tst_r0-r1 add_ne_r2-r0-r1_lsr_i eor_r3-r1-r2_lsl_i
tst_r0-r1 mov_ne_r2_i bfi_r1-r2_i_i bfi_r1-r1_i_i mvn_r2-r1 and_r3-r2_i	bfi_r1-r1_i_i mvn_r2-r1 and_r3-r2_i
bfi_r0-r1_i_i mvn_r2-r3 bic_r0-r0-r2 mvn_r1-r0 mvn_r2-r1	bfi_r0-r1_i_i and_r2-r3-r0
mov_r0-r1 mov_r1-r0 mvn_r2-r3 orr_r0-r3-r1 bic_r0-r2-r0	unk eor_r0-r1-r2
tst_r0_i sub_eq_r1-r0-r2_asr_i mvn_eq_r1-r2 orr_r1-r1_i eor_r2-r1_i orr_r3-r2_i	tst_r0_i mvn_ge_r1-r2 orr_r1-r1_i eor_r3-r1_i
orr_r0-r1-r2_asr_i bfi_r1-r0_i_i eor_r0-r1-r2 eor_r3-r0-r1	and_r3-r2-r2
bic_r0-r1-r2 eor_r0-r2-r0_lsr_i eor_r0-r0-r2 bic_r2-r2-r0	bic_r0-r1-r2 bic_r2-r2-r0_lsr_i
mov_r0-r1 bic_r2-r2-r0 eor_r1-r2_i mov_r3-r1	bic_r2-r2-r1 eor_r3-r2_i
add_r0-r1-r2 eor_r3-r2-r0 eor_r3-r3-r2 rsb_r2-r3_i	add_r0-r1-r2 rsb_r2-r0_i
mov_r0-r1 tst_r0_i sub_eq_r1-r2_i rsb_r0-r1_i	tst_r1_i sub_eq_r1-r2_i rsb_r0-r1_i
tst_r0-r1 mvn_ne_r0-r1 bic_r2-r1-r3 bic_r2-r0-r2 and_r3-r3-r2_lsr_i add_r3-r3-r3_lsr_i	tst_r0-r1 mvn_ne_r0-r1 and_r3-r3-r0_lsr_i add_r3-r3-r3_lsr_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 sub_r2-r0_i bfi_r0-r2_i_i add_r2-r0_i eor_r3-r0-r2_lsr_i sub_r2-r2-r3	mvn_r0-r2 sub_r2-r0_i bfi_r0-r2_i_i add_r2-r0_i eor_r3-r0-r2_lsr_i sub_r2-r2-r3
and_r0-r1_i tst_r0-r1 mvn_eq_r0-r1 mvn_r1-r0	and_r0-r1_i tst_r0-r1 mvn_ne_r1-r0
bic_r0-r0-r1 bic_r2-r3-r0 eor_r3-r2_i add_r0-r3-r2_asr_i bfi_r0-r0_i_i mov_r1-r0	bic_r2-r0-r1 bic_r1-r3-r2 eor_r3-r1_i add_r1-r3-r1_asr_i bfi_r1-r1_i_i
eor_r0-r1-r2 and_r1-r2_i bic_r1-r1-r0 orr_r1-r0-r1 sub_r0-r1_i bfi_r2-r0_i_i	add_r0-r1-r2 rsb_r0-r0_i bfi_r2-r0_i_i
bfi_r0-r1_i_i and_r1-r1-r2_lsr_i bic_r1-r1-r0 orr_r1-r1_i mvn_r2-r1	bfi_r0-r1_i_i and_r1-r1-r2_lsr_i unk bic_r2-r2_i
mov_r0-r1 tst_r2_i add_eq_r2-r3-r0_lsr_i orr_r3-r0_i add_r0-r3-r2	tst_r2_i add_ls_r2-r3-r1_lsr_i orr_r3-r1_i add_r0-r3-r2
bfi_r0-r1_i_i bic_r2-r0-r1 mvn_r0-r2 orr_r2-r2-r0_lsl_i bic_r3-r2-r1	bfi_r0-r1_i_i unk orr_r3-r0-r2_lsl_i bic_r3-r3-r1
mov_r0-r1 bfi_r2-r2_i_i bic_r0-r2-r0 and_r0-r2-r0_asr_i mvn_r3-r0	bic_r1-r2-r1 bfi_r2-r2_i_i and_r0-r2-r1_asr_i mvn_r3-r0
bic_r0-r1-r0 eor_r2-r0_i bfi_r1-r2_i_i bic_r3-r1-r2	lsr_r3-r1_i and_r3-r0-r3_lsl_i
tst_r0_i rsb_ne_r1-r2-r1_ror_i mov_r3-r1 bic_r3-r0-r3	tst_r0_i rsb_ne_r1-r2-r1_ror_i bic_r3-r0-r1
orr_r0-r0-r1 rsb_r2-r0-r3 rsb_r1-r3-r2 and_r3-r0-r1	orr_r0-r0-r1 rsb_r1-r0_i and_r3-r0-r1
orr_r0-r1_i bfi_r2-r2_i_i mvn_r3-r0 sub_r3-r3_i mvn_r1-r2 bic_r2-r3-r1	orr_r0-r1_i add_r3-r0_i bic_r2-r2-r3
tst_r0-r1 mov_eq_r1_i sub_r2-r1-r3 add_r0-r2-r2 add_r2-r0-r0	tst_r0-r1 mov_eq_r1_i sub_r2-r1-r3 mov_r2-r2_lsl_i
cmp_r0-r1 mov_cs_r2-r0_lsr_i bic_r3-r0-r3 sub_r0-r3-r2 add_r0-r0-r2_lsl_i bfi_r0-r0_i_i	cmp_r0-r1 mov_cs_r2-r0_lsr_i bic_r3-r0-r3 sub_r0-r3-r2 add_r0-r0-r2_lsl_i
and_r0-r1_i bic_r2-r0-r2 bic_r3-r0-r2 and_r1-r3_i bic_r0-r2-r1	and_r0-r1_i bic_r0-r0-r2
add_r0-r1-r2 and_r0-r0-r1 mvn_r1-r3 mov_r2-r0_asr_i mov_r0-r1 add_r2-r0-r2	add_r0-r1-r2 and_r0-r0-r1 mvn_r1-r3 add_r2-r1-r0_asr_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2-r1 mov_r1-r2_ror_i mov_r3-r1	tst_r0-r1 mov_r3_i ror_cs_r3-r1_i
tst_r0-r1 mvn_ne_r1-r2 mov_r0-r3 bfi_r2-r1_i_i bic_r2-r2-r0	tst_r0-r1 mvn_ne_r1-r2 bfi_r2-r1_i_i bic_r2-r2-r3
cmp_r0_i mov_ne_r0-r1_asr_i bic_r0-r0-r2 add_r3-r0-r1_asr_i mov_r2-r3	cmp_r0_i mov_ne_r0-r1_asr_i bic_r0-r0-r2 add_r2-r0-r1_asr_i
rsb_r0-r1-r2 add_r1-r0-r2 eor_r2-r1-r3_lsr_i mov_r0-r2	rsb_r0-r1-r2_lsl_i eor_r0-r0-r3_lsr_i
cmp_r0_i rsb_cc_r0-r1-r2 bic_r2-r0-r1 eor_r1-r0-r2	cmp_r0_i rsb_cc_r0-r1-r2 and_r1-r0-r1
mvn_r0-r1 bic_r2-r3-r0 mvn_r1-r2 sub_r3-r1-r3_asr_i sub_r1-r3-r1	sub_r3-r1-r3_asr_i sub_r1-r3-r1
bic_r0-r1-r0 bic_r2-r3-r0 mvn_r1-r2 add_r0-r0-r1	bic_r0-r1-r0 unk add_r0-r0-r1
tst_r0-r1 add_ne_r2-r2-r0_lsl_i add_eq_r2-r1_i bfi_r3-r2_i_i	tst_r0-r1 sub_ls_r2-r1_i bfi_r3-r2_i_i
rsb_r0-r1-r2_asr_i add_r2-r1-r0 mvn_r3-r2 sub_r2-r2_i and_r2-r2-r3	lsr_r2-r2_i sub_r3-r2_i bic_r2-r3-r2
add_r0-r1_i tst_r0-r1 and_ne_r0-r2_i rsb_r2-r0-r1_lsl_i add_r0-r2-r0	lsl_r0-r1_i
orr_r0-r1_i orr_r0-r0-r1 mov_r2-r0 bic_r3-r0-r2 orr_r1-r2-r3 orr_r3-r1-r2	orr_r3-r1_i
tst_r0-r1 mvn_eq_r1-r2 mvn_r3-r1 mvn_r1-r3	tst_r0-r1 mvn_eq_r1-r2
tst_r0-r1 orr_eq_r1-r2-r1 orr_r0-r1-r2_lsr_i bic_r3-r1-r0	sub_r3-r0-r0
and_r0-r1_i bic_r0-r0-r1 bic_r0-r0-r2 orr_r3-r3_i sub_r1-r3-r1 eor_r3-r1-r0	orr_r3-r3_i rsb_r3-r1-r3
bfi_r0-r1_i_i and_r0-r2-r0 orr_r0-r0_i orr_r1-r3-r0_lsl_i bfi_r2-r1_i_i	bfi_r2-r3_i_i
orr_r0-r1-r0_lsl_i bfi_r2-r0_i_i rsb_r1-r2_i add_r3-r2-r1	mov_r3_i
tst_r0_i mov_ne_r1-r0 bic_r2-r3-r1 orr_r1-r3-r2 sub_r3-r0-r1_asr_i	sub_r3-r0-r3_asr_i
add_r0-r1-r2_lsr_i and_r3-r2-r0 bic_r3-r2-r3 sub_r1-r0-r3 eor_r1-r1-r2	add_r0-r1-r2_lsr_i bic_r3-r2-r0 sub_r1-r0-r3 eor_r1-r1-r2
orr_r0-r0-r1_ror_i add_r2-r0-r0 sub_r1-r2-r1_ror_i mvn_r0-r1 eor_r1-r0-r3	orr_r0-r0-r1_ror_i mvn_r0-r0_lsl_i add_r0-r0-r1_ror_i eor_r1-r0-r3
mov_r0-r1 cmp_r2-r0 mov_ge_r1-r2_lsl_i bic_r2-r1-r2	cmp_r2-r1 mov_ge_r1-r2_lsl_i bic_r2-r1-r2
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i tst_r2_i sub_ne_r2-r3-r1_lsr_i and_r2-r0-r2	sub_r2-r3-r1_lsr_i and_r2-r0-r2
orr_r0-r0-r1 orr_r2-r0_i cmp_r2_i mov_ne_r2-r3_lsl_i bic_r3-r2-r1	mov_r2-r3_lsl_i bic_r3-r2-r1
and_r0-r1_i mov_r2-r0_lsr_i add_r3-r0-r2 rsb_r2-r3_i bfi_r3-r2_i_i orr_r0-r3-r2_asr_i	and_r0-r1_i add_r3-r0_i rsb_r2-r3_i orr_r0-r3-r2_asr_i
orr_r0-r0_i add_r1-r0-r0_asr_i mov_r0-r1 bfi_r2-r0_i_i	orr_r0-r0_i add_r1-r0-r0_ror_i bfi_r2-r1_i_i
bfi_r0-r1_i_i bfi_r1-r0_i_i bfi_r0-r1_i_i bfi_r2-r0_i_i	bfi_r2-r1_i_i
tst_r0-r1 sub_ne_r2-r1-r2_lsl_i sub_eq_r2-r3_i rsb_r3-r2_i bic_r1-r2-r3 mvn_r3-r1	tst_r0-r1 sub_ne_r2-r1-r2_lsl_i sub_eq_r2-r3_i rsb_r3-r2_i unk
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2_i bic_r0-r3-r2 mvn_r2-r0 bfi_r2-r2_i_i	tst_r0-r1 mov_ne_r2-r3 mov_eq_r2_i unk bfi_r2-r2_i_i
bfi_r0-r1_i_i mov_r2-r1 add_r3-r2-r0 mov_r2-r3 and_r1-r2-r3	bfi_r0-r1_i_i add_r1-r0-r1
cmp_r0-r1 mov_ls_r1_i rsb_ge_r1-r0-r1_ror_i mov_r2-r1 bic_r0-r2-r0	cmp_r0-r1 mov_ls_r1_i rsb_ge_r1-r0-r1_ror_i bic_r0-r1-r0
cmp_r0_i mov_ne_r1-r0_lsr_i mov_eq_r1-r2 and_r2-r0-r1	cmp_r0_i and_ne_r2-r0-r0_lsr_i and_ge_r2-r0-r2
bfi_r0-r1_i_i bic_r1-r0-r1 and_r2-r1-r0 bic_r1-r0-r2 bfi_r1-r1_i_i	and_r1-r0-r1 bfi_r1-r1_i_i
tst_r0_i add_eq_r0-r0-r0_asr_i orr_r1-r2_i rsb_r1-r1-r2 orr_r2-r1-r0_asr_i mov_r3-r2	orr_r1-r2_i rsb_r1-r1-r2 tst_r0_i add_ge_r0-r0-r0_asr_i orr_r3-r1-r0_asr_i
bfi_r0-r0_i_i orr_r1-r2-r0_asr_i add_r1-r3-r1_ror_i eor_r2-r1_i	orr_r1-r2-r0_asr_i add_r1-r3-r1_ror_i eor_r2-r1_i
orr_r0-r0-r1_ror_i sub_r1-r2-r0 rsb_r1-r1-r0 bfi_r3-r1_i_i orr_r1-r3_i	orr_r1-r3_i
eor_r0-r0_i bic_r1-r0-r2 bfi_r2-r1_i_i mvn_r0-r2 eor_r1-r1-r0_asr_i	eor_r0-r0_i unk eor_r1-r1-r2_asr_i
sub_r0-r0-r1 bic_r2-r3-r2 bic_r0-r2-r0 mvn_r3-r0	sub_r0-r0-r1 bic_r2-r3-r2 unk
bfi_r0-r1_i_i bfi_r2-r0_i_i sub_r0-r2-r1_lsr_i mvn_r1-r0 bic_r0-r2-r1	bfi_r0-r1_i_i bfi_r2-r0_i_i sub_r0-r2-r1_lsr_i and_r0-r0-r2
tst_r0_i mov_eq_r1_i sub_eq_r1-r2_i rsb_r3-r1_i	tst_r0_i sub_eq_r1-r2_i rsb_r3-r1_i
and_r0-r1-r2 bic_r1-r0-r3 bfi_r0-r1_i_i rsb_r3-r3-r0_asr_i mov_r1-r3 eor_r0-r1_i	and_r0-r1-r2 rsb_r3-r3-r0_asr_i eor_r0-r3_i
cmp_r0_i mvn_ne_r1-r0 mov_r2-r1 bic_r3-r1-r2 rsb_r2-r2-r3 add_r1-r2_i	cmp_r0_i rsb_r2-r1_i add_ne_r2-r0_i add_r1-r2_i
bic_r0-r1-r2 bic_r2-r2-r0 bic_r2-r2-r0 rsb_r0-r2-r0 bfi_r1-r0_i_i eor_r0-r1-r0_lsl_i	bic_r0-r1-r2 rsb_r0-r2-r0 bfi_r1-r0_i_i eor_r0-r1-r0_lsl_i
eor_r0-r0-r1 bic_r0-r0-r2 bic_r0-r0-r2 and_r1-r0_i	eor_r0-r0-r1 bic_r0-r0-r2 and_r1-r0_i
mvn_r0-r1 and_r2-r0_i orr_r2-r2-r3_asr_i mov_r1-r2	mvn_r0-r1 and_r2-r0_i orr_r1-r2-r3_asr_i
bfi_r0-r0_i_i orr_r1-r0_i orr_r2-r3_i add_r2-r1-r2	orr_r2-r3_i orr_r1-r0_i add_r2-r1-r2
tst_r0-r1 eor_eq_r2-r0-r1_lsr_i mvn_eq_r2-r3 orr_r0-r2_i orr_r0-r1-r0_lsl_i	tst_r0-r1 mvn_eq_r2-r3 orr_r0-r2_i orr_r0-r1-r0_lsl_i
sub_r0-r1_i bfi_r2-r0_i_i and_r3-r2-r0 bfi_r2-r3_i_i orr_r3-r2-r3 mov_r2-r3_lsr_i	mov_r2-r2_lsr_i
bfi_r0-r1_i_i orr_r2-r3-r2_lsr_i orr_r0-r0-r1 and_r1-r0-r2 bic_r3-r1-r2	rsb_r3-r2-r2
and_r0-r1-r0_lsr_i rsb_r2-r3-r1 orr_r3-r1-r2 and_r2-r0-r3 and_r0-r2_i	and_r0-r1-r0_ror_i and_r0-r0_i
mov_r0-r1_lsl_i mvn_r1-r2 bic_r1-r1-r0 bic_r2-r3-r1 sub_r0-r1-r2	unk sub_r1-r0-r2 bic_r2-r3-r1 sub_r0-r1-r2
sub_r0-r1_i bic_r2-r2-r0 bfi_r0-r2_i_i bfi_r3-r0_i_i	sub_r0-r1_i bfi_r3-r0_i_i
tst_r0-r1 mvn_ne_r0-r2 mov_ne_r0-r1_ror_i bic_r3-r0-r2	tst_r0-r1 mov_ne_r0-r1_ror_i bic_r3-r0-r2
add_r0-r1-r0 mvn_r1-r0 mvn_r2-r1 bic_r2-r2-r1	add_r2-r0-r1
tst_r0-r1 mov_eq_r0-r2_lsl_i mov_r2-r0 rsb_r1-r1-r2_lsl_i eor_r2-r3_i eor_r0-r1-r2	tst_r0-r1 mov_eq_r0-r2_lsl_i eor_r2-r3_i rsb_r1-r1-r0_lsl_i eor_r0-r1-r2
mvn_r0-r1 bfi_r1-r2_i_i bic_r2-r1-r2 and_r1-r2-r0	and_r1-r2_i
mov_r0-r1 sub_r1-r2-r0 mvn_r2-r1 orr_r0-r1-r2 and_r3-r0-r1_lsr_i bic_r3-r3-r0	bic_r3-r3-r3
add_r0-r0-r1_asr_i mvn_r1-r0 bic_r1-r2-r1 rsb_r3-r2-r1 mvn_r2-r3	add_r0-r0-r1_asr_i bic_r3-r2-r0 sub_r2-r3_i
tst_r0-r1 mov_eq_r2-r1 bfi_r1-r2_i_i bic_r0-r1-r3 sub_r0-r1-r0 mov_r3-r0	tst_r0-r1 mov_eq_r2-r1 bfi_r1-r2_i_i bic_r0-r1-r3 rsb_r3-r0-r1
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r2 mov_r2-r0_asr_i bic_r3-r0-r2	tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r2 bic_r3-r0-r0_asr_i
tst_r0-r1 mov_ne_r2-r1_asr_i bfi_r1-r0_i_i and_r0-r1-r0 orr_r3-r2-r0_lsr_i	tst_r0-r1 mov_ne_r2-r1_asr_i and_r0-r1-r0 orr_r3-r2-r0_lsr_i
bfi_r0-r0_i_i tst_r0-r1 mvn_eq_r2-r1 mov_r0-r2	tst_r0-r1 mvn_eq_r2-r1 mov_r0-r2
cmp_r0_i mov_eq_r1-r2 bic_r3-r2-r1 bic_r2-r1-r3 bfi_r2-r2_i_i add_r2-r2_i	cmp_r0_i mov_eq_r1-r2 add_r2-r1_i
tst_r0-r1 rsb_ne_r2-r2-r0 rsb_eq_r2-r3_i orr_r0-r3_i orr_r3-r0_i bic_r1-r2-r3 bic_r3-r0-r1	orr_r3-r3_i
cmp_r0-r1 mvn_ls_r0-r2 and_r2-r0-r3_ror_i mov_r0-r2 bfi_r3-r0_i_i bfi_r2-r3_i_i	cmp_r0-r1 mvn_ls_r0-r2 and_r2-r0-r3_ror_i bfi_r2-r3_i_i
bic_r0-r1-r2 mov_r2-r0 mov_r3-r2 eor_r1-r3-r2_asr_i sub_r2-r3-r1_ror_i mvn_r3-r2	bic_r0-r1-r2 eor_r1-r0-r0_asr_i sub_r2-r0-r1_ror_i mvn_r3-r2
bic_r0-r1-r0 mvn_r2-r0 eor_r0-r3-r2 rsb_r3-r2-r0	unk eor_r0-r3-r2 rsb_r3-r2-r0
tst_r0_i mov_eq_r1-r2 bic_r3-r0-r3 and_r2-r1-r3 sub_r0-r3-r2	tst_r0_i mov_cs_r1-r2 bic_r3-r0-r3 bic_r0-r3-r1
tst_r0-r1 mvn_ne_r1-r0 bfi_r2-r1_i_i orr_r3-r2_i orr_r2-r3_i	orr_r2-r2_i
mvn_r0-r1 tst_r0_i mvn_ne_r1-r0 orr_r1-r0-r1 eor_r2-r1_i	mvn_r2_i
bfi_r0-r0_i_i orr_r1-r2_i add_r2-r0-r1_ror_i add_r3-r2-r2 mov_r0-r3_lsl_i	bfi_r0-r0_i_i add_r2-r0-r2_lsr_i lsl_r0-r2_i
mov_r0-r1 bfi_r0-r0_i_i bfi_r1-r0_i_i bic_r2-r0-r1 sub_r1-r2_i	unk bic_r2-r1-r2_ror_i sub_r1-r2_i
cmp_r0_i orr_ne_r1-r2-r0_lsr_i orr_eq_r1-r0_i orr_r0-r1_i bic_r0-r2-r0 mvn_r1-r0	cmp_r0_i orr_r1-r0_i orr_ne_r1-r2-r2_lsl_i unk
bic_r0-r1-r0 sub_r2-r3-r1_ror_i orr_r3-r3-r2_lsl_i bic_r0-r0-r1 orr_r1-r0-r3	sub_r2-r3-r1_ror_i orr_r1-r3-r2_lsl_i
bfi_r0-r0_i_i cmp_r1_i sub_cc_r2-r0-r1 bfi_r0-r1_i_i sub_r0-r2-r0_lsr_i	bfi_r0-r0_i_i cmp_r1_i sub_cc_r2-r0-r1 sub_r0-r2-r0_lsr_i
rsb_r0-r1-r0 mvn_r2-r0 rsb_r2-r2_i mvn_r0-r2	rsb_r0-r1-r0 mvn_r2-r0 sub_r0-r2_i
tst_r0-r1 mov_ne_r1_i eor_r0-r2-r1 rsb_r1-r0_i add_r0-r1_i	tst_r0-r1 mov_ne_r1_i eor_r0-r2-r1 rsb_r0-r0_i
tst_r0_i mov_ne_r1-r0_ror_i mov_eq_r1_i and_r2-r1-r2_lsl_i bfi_r3-r2_i_i and_r1-r3_i	and_r1-r3_i
tst_r0_i eor_ne_r1-r1-r2 bfi_r1-r1_i_i orr_r2-r1_i mvn_r0-r2	tst_r0_i eor_ne_r1-r1-r2 orr_r2-r1_i mvn_r0-r2
tst_r0-r1 orr_ne_r1-r2-r1_ror_i mov_r2-r1_ror_i and_r3-r1-r2_lsr_i and_r0-r3_i bic_r2-r0-r2 and_r3-r2-r0_lsr_i	and_r3-r4_i
sub_r0-r0_i and_r0-r0-r1 bic_r1-r1-r0 mvn_r2-r1	sub_r0-r0_i unk
tst_r0_i mov_eq_r0_i eor_r1-r0_i bfi_r0-r1_i_i mov_r2-r0 bfi_r1-r2_i_i orr_r2-r1_i	tst_r0_i mov_cs_r0_i eor_r1-r0_i orr_r2-r1_i
tst_r0-r1 mov_ne_r2_i rsb_r1-r2-r3_lsl_i mov_r3-r2 add_r1-r3-r1_lsl_i	tst_r0-r1 mov_ne_r2_i rsb_r1-r2-r3_lsl_i add_r1-r2-r1_lsl_i
tst_r0_i add_eq_r1-r2-r0 and_r0-r1-r0_lsr_i mov_r3-r0 mov_r2-r3	tst_r0_i add_ls_r1-r2-r0 and_r2-r1-r0_lsr_i
cmp_r0-r1 mvn_cc_r2-r0 mvn_cs_r2-r0 orr_r0-r2_i	mvn_r2-r0 orr_r0-r2_i
bic_r0-r1-r2 bfi_r2-r0_i_i tst_r2_i mov_ne_r1_i add_r2-r0-r1	bic_r0-r1-r2 tst_r0_i mov_ne_r1_i add_r2-r0-r1
and_r0-r1-r2 orr_r2-r0_i sub_r1-r1-r3 bic_r3-r1-r2 mvn_r2-r3 add_r0-r2_i	and_r0-r1-r2 orr_r2-r0_i sub_r1-r1-r3 bic_r3-r1-r2 rsb_r0-r3_i
cmp_r0-r1 mvn_cs_r1-r2 mov_r3-r1 bfi_r1-r3_i_i	cmp_r0-r1 mvn_cs_r1-r2 bfi_r1-r1_i_i
eor_r0-r0_i bfi_r1-r0_i_i bfi_r2-r0_i_i bic_r1-r2-r1 orr_r2-r1_i	bic_r1-r2-r1 orr_r2-r1_i
cmp_r0_i eor_ls_r1-r2_i sub_r0-r0_i bic_r0-r1-r0 and_r3-r0-r3_lsl_i	sub_r0-r0_i bic_r0-r1-r0 and_r3-r0-r3_lsl_i
cmp_r0-r1 mvn_hi_r2-r1 mov_r0-r3 bfi_r1-r2_i_i and_r2-r2-r1_lsl_i mvn_r1-r0 rsb_r3-r1-r2_lsr_i	cmp_r0-r1 mvn_hi_r2-r1 bfi_r1-r2_i_i and_r2-r2-r1_lsl_i mvn_r1-r3 rsb_r3-r1-r2_lsr_i
bic_r0-r1-r2 bfi_r0-r0_i_i orr_r0-r0-r1 add_r1-r0_i bfi_r2-r1_i_i mov_r0-r2_ror_i	add_r1-r1_i bfi_r2-r1_i_i mov_r0-r2_ror_i
and_r0-r1-r0 sub_r0-r0-r2 mvn_r1-r0 bfi_r0-r0_i_i add_r0-r1-r0_lsl_i	and_r0-r1-r0 sub_r0-r0-r2 mvn_r1-r0 add_r0-r1-r0_lsl_i
bfi_r0-r1_i_i tst_r2-r0 add_ne_r1-r1-r1_lsr_i orr_r3-r0-r1 orr_r2-r3-r1	bfi_r0-r1_i_i tst_r0-r2 add_ne_r1-r1-r1_lsr_i orr_r2-r1-r0
bic_r0-r1-r0 mov_r2-r0 mvn_r1-r2 rsb_r0-r2-r1	add_r2-r0-r0 unk
tst_r0-r1 and_ne_r1-r1-r2 and_eq_r1-r0_i bic_r0-r2-r1	tst_r1-r0 and_eq_r1-r0_i bic_r0-r2-r1
cmp_r0-r1 mvn_lt_r2-r0 mvn_ge_r2-r0 add_r3-r2-r0_lsl_i sub_r3-r3_i	mvn_r2-r0 add_r3-r2-r0_lsl_i sub_r3-r3_i
tst_r0_i and_ne_r1-r2_i and_eq_r1-r2-r1 bic_r2-r2-r1	tst_r0_i and_ne_r1-r2_i bic_r2-r2-r1
bic_r0-r1-r2 add_r0-r0-r3_lsr_i bic_r0-r3-r0 and_r3-r2-r0 orr_r0-r3-r2	orr_r0-r2-r2
cmp_r0-r1 mov_cc_r1-r2 eor_r0-r1_i mov_r1-r0 and_r1-r0-r1_asr_i	cmp_r0-r1 mov_cc_r1-r2 eor_r0-r1_i and_r1-r0-r1_asr_i
cmp_r0_i and_ls_r1-r2_i bfi_r3-r1_i_i mov_r1-r3 and_r1-r1-r3	cmp_r0_i and_ls_r1-r2_i bfi_r3-r1_i_i mov_r1-r3
cmp_r0-r1 sub_lt_r0-r1-r2_lsr_i sub_ge_r0-r3_i mov_r1-r2 rsb_r0-r0-r1_lsr_i orr_r3-r0-r1_asr_i bic_r3-r2-r3	cmp_r0-r1 sub_ge_r0-r3_i sub_lt_r0-r1-r2_asr_i rsb_r0-r0-r2_lsr_i orr_r3-r0-r2_asr_i bic_r3-r2-r3
sub_r0-r1-r2 bfi_r1-r0_i_i sub_r2-r1_i bfi_r0-r2_i_i mov_r2-r0 rsb_r1-r2_i	sub_r0-r1-r2 bfi_r0-r0_i_i rsb_r1-r0_i
eor_r0-r1-r0_lsr_i rsb_r2-r0_i and_r3-r0-r2 bic_r1-r3-r0 bfi_r3-r1_i_i	eor_r0-r1-r0_lsr_i rsb_r2-r0_i bic_r0-r0_i and_r3-r2-r0
mov_r0-r1_asr_i bic_r0-r1-r0 bic_r2-r0-r2 bic_r1-r0-r3 bfi_r3-r1_i_i bic_r2-r2-r3	bic_r0-r1-r1_asr_i bic_r2-r0-r2 eor_r3-r3_i bic_r2-r2-r3
eor_r0-r1-r2_lsl_i add_r3-r0-r0 add_r2-r3_i eor_r3-r2-r3_lsr_i mov_r0-r3	eor_r0-r1-r2_lsl_i add_r3-r0-r0 add_r2-r3_i eor_r0-r2-r3_lsr_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1_i bic_r1-r2-r1 add_r3-r1_i mvn_r2-r3 mvn_r3-r2	tst_r0_i mov_ne_r1-r2 mov_ge_r1_i bic_r1-r2-r1 add_r3-r1_i
and_r0-r1-r2 add_r1-r1-r0 bfi_r2-r1_i_i orr_r3-r2_i	bic_r1-r1-r2 bfi_r2-r1_i_i orr_r3-r2_i
mvn_r0-r1 bic_r2-r0-r3 bfi_r3-r2_i_i mov_r0-r3 rsb_r1-r0-r3_ror_i	mvn_r0-r1 bic_r2-r0-r3 bfi_r3-r2_i_i rsb_r1-r3-r3_ror_i
tst_r0_i mov_eq_r1_i bic_r0-r1-r2 sub_r3-r0-r2_asr_i and_r2-r3_i orr_r1-r2_i rsb_r3-r1_i	mvn_r3_i
bic_r0-r0-r1 bfi_r1-r0_i_i bic_r0-r0-r1 mov_r2-r0	bic_r0-r0-r1 and_r2-r0_i bic_r2-r0-r2_lsl_i
tst_r0-r1 orr_eq_r2-r1_i mvn_eq_r2-r3 bfi_r3-r2_i_i	tst_r0-r1 mvn_eq_r2-r3 bfi_r3-r2_i_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 mvn_r0-r1 bic_r1-r0-r1	bic_r1-r0_i
cmp_r0-r1 mvn_lt_r2-r1 mvn_ge_r2-r0 orr_r2-r2_i bic_r1-r0-r2	cmp_r0-r1 and_lt_r0-r0-r1 bic_r1-r0_i
cmp_r0-r1 rsb_lt_r2-r1-r3_lsr_i orr_ne_r2-r1-r2_lsl_i rsb_r1-r1-r2 mov_r3-r1	cmp_r0-r1 rsb_lt_r2-r1-r3_lsr_i orr_ne_r2-r1-r2_lsl_i sub_r3-r2-r1
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r2 bic_r0-r1-r0	tst_r0-r1 and_r0-r1-r2 and_ne_r0-r1-r1
tst_r0-r1 and_eq_r0-r1-r2_lsl_i eor_r1-r3-r0 bic_r2-r3-r1 bic_r3-r0-r2 bic_r1-r1-r3	tst_r0-r1 and_eq_r0-r1-r2_lsl_i eor_r1-r3-r0 bic_r2-r3-r1 and_r1-r1-r3
tst_r0_i eor_eq_r1-r0_i add_r2-r0-r1 rsb_r1-r0-r2 orr_r3-r1-r0	tst_r0_i eor_cs_r1-r0_i orr_r3-r1-r0
add_r0-r1-r0 bfi_r2-r0_i_i mvn_r1-r2 sub_r2-r1-r2_ror_i mov_r3-r2	add_r0-r1-r0 bfi_r2-r0_i_i mvn_r1-r2 sub_r3-r1-r2_ror_i
rsb_r0-r1_i orr_r0-r2-r0_lsr_i orr_r2-r0-r2 mov_r1-r2	rsb_r0-r1_i orr_r1-r2-r0_lsr_i
sub_r0-r0_i orr_r1-r0-r2_asr_i bic_r1-r1-r2 bfi_r2-r2_i_i orr_r2-r1-r2	sub_r0-r0_i orr_r1-r0-r2_asr_i orr_r2-r1-r2
tst_r0-r1 mvn_eq_r0-r1 and_r0-r0-r1_lsl_i and_r0-r1-r0 add_r0-r0-r1_ror_i bic_r0-r1-r0	and_r0-r0-r1_lsl_i and_r0-r1-r0 add_r0-r0-r1_ror_i bic_r0-r1-r0
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r0 mov_r0-r3 and_r1-r1-r0_lsr_i rsb_r1-r1-r2_lsr_i	mov_r1-r2 tst_r0_i mov_cs_r1-r0 and_r1-r1-r3_lsr_i rsb_r1-r1-r2_lsr_i
cmp_r0-r1 mvn_ls_r1-r0 eor_r2-r2-r1_lsl_i and_r0-r3-r2_asr_i eor_r1-r3_i bic_r3-r0-r1 rsb_r2-r0-r3_lsr_i	cmp_r0-r1 mvn_ls_r1-r0 eor_r2-r2-r1_lsl_i and_r0-r3-r2_asr_i bic_r3-r0-r0 rsb_r2-r0-r3_lsr_i
tst_r0-r1 mvn_ne_r0-r2 mvn_r2-r0 add_r1-r2-r2 and_r2-r1-r2	tst_r0-r1 mvn_cs_r2-r0 add_r1-r2-r2 and_r2-r1-r2
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 and_r3-r1-r2 add_r3-r3-r3 eor_r1-r3_i	mov_r1_i
bic_r0-r1-r2 bfi_r3-r0_i_i mvn_r0-r3 eor_r1-r0-r2 mvn_r2-r1	bic_r1-r1-r2 bfi_r3-r1_i_i eor_r2-r3-r2
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r3 sub_r0-r1-r3_asr_i bic_r3-r0-r2 and_r2-r0-r3	tst_r0-r1 sub_r0-r1-r3_asr_i mov_cs_r1-r3 and_r2-r0-r1
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r1 add_r2-r0-r1_lsl_i orr_r0-r1-r2 rsb_r3-r0-r3 mov_r2-r3	cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r1 add_r2-r0-r1_lsl_i orr_r0-r1-r2 rsb_r2-r0-r3
bfi_r0-r0_i_i tst_r1_i mov_eq_r1-r0_asr_i bfi_r2-r1_i_i sub_r3-r2_i	tst_r1_i mov_eq_r1-r0_asr_i bfi_r2-r1_i_i sub_r3-r2_i
cmp_r0-r1 add_ls_r2-r0-r1 add_hi_r2-r1-r0 eor_r0-r1-r2 and_r3-r2-r0 eor_r0-r3_i	add_r2-r0-r1 bic_r3-r2-r1 eor_r0-r3_i
mov_r0-r1 sub_r1-r2-r0_asr_i eor_r2-r1_i sub_r3-r2_i bfi_r1-r3_i_i	sub_r1-r2-r1_asr_i add_r3-r1_i bfi_r1-r3_i_i
cmp_r0-r1 mov_ls_r1-r2 mov_r3-r1_ror_i mvn_r0-r3	cmp_r0-r1 mvn_r0-r2_ror_i mvn_hi_r0-r1_ror_i
cmp_r0-r1 mov_lt_r1-r2 mov_ge_r1_i sub_r1-r2-r1	cmp_r0-r1 sub_r1-r2_i rsb_lt_r1-r1-r1
rsb_r0-r1-r2 bic_r3-r0-r2 add_r2-r2-r0_asr_i orr_r1-r3-r2 and_r2-r1-r2 orr_r3-r2-r0	rsb_r0-r1-r2 add_r2-r2-r0_asr_i orr_r3-r2-r0
tst_r0_i mvn_eq_r0-r1 bfi_r0-r0_i_i mov_r2-r0 and_r0-r2_i	tst_r0_i eor_eq_r0-r1_i and_r0-r0_i
cmp_r0_i mvn_ls_r0-r1 mvn_hi_r0-r1 eor_r2-r0_i	mvn_r0-r1 eor_r2-r0_i
rsb_r0-r1-r2_lsl_i mov_r3-r0 bic_r0-r3-r0 bic_r1-r0-r3	bic_r1-r0-r0
eor_r0-r1-r0 mov_r1-r0 and_r1-r2-r1 mov_r2-r1_lsl_i bfi_r2-r2_i_i	eor_r0-r1-r0 and_r1-r2-r0 mov_r2-r1_lsl_i
tst_r0_i mov_ne_r1_i mvn_ne_r1-r2 bic_r3-r0-r1 bfi_r1-r3_i_i bic_r2-r1-r3 sub_r1-r1-r2_ror_i bfi_r1-r1_i_i	tst_r0_i mvn_ne_r1-r2 bic_r3-r0-r1 bfi_r1-r3_i_i bic_r2-r1-r3 sub_r1-r1-r2_ror_i
rsb_r0-r1-r2 mov_r2-r0 mov_r1-r2 bfi_r3-r1_i_i bic_r2-r1-r3	rsb_r0-r1-r2 mvn_r3-r3_ror_i and_r2-r0-r3_lsl_i
orr_r0-r1-r2_lsl_i mov_r2-r0 bic_r0-r2-r0 mov_r3-r0 and_r2-r3_i	and_r2-r3_i
mov_r0-r1 bic_r0-r0-r2 rsb_r1-r2_i add_r1-r0-r1	bic_r0-r1-r2 rsb_r1-r2_i add_r1-r0-r1
tst_r0_i mvn_ne_r1-r2 sub_r2-r2-r1 bfi_r0-r2_i_i bfi_r2-r0_i_i mov_r3-r2	tst_r0_i mvn_ne_r1-r2 sub_r3-r2-r1 bfi_r3-r3_i_i
orr_r0-r1-r2 bfi_r3-r0_i_i eor_r0-r3-r0 and_r3-r0-r3 eor_r3-r3-r0	orr_r0-r1-r2 bfi_r3-r0_i_i bic_r3-r0-r3
cmp_r0-r1 mvn_cc_r2-r0 mvn_cs_r2-r0 bfi_r3-r2_i_i add_r0-r1-r2 and_r1-r3-r0 rsb_r0-r1_i bfi_r3-r0_i_i	mvn_r2-r0 bfi_r3-r2_i_i add_r0-r1-r2 and_r1-r3-r0 rsb_r0-r1_i bfi_r3-r0_i_i
bic_r0-r1-r0 eor_r1-r0_i bic_r0-r2-r1 bic_r2-r2-r0	bic_r0-r1-r0 eor_r1-r0_i and_r2-r2-r1
tst_r0_i add_ne_r1-r0-r0 mov_ne_r1-r2 bic_r2-r1-r0	tst_r0_i mov_ne_r1-r2 bic_r2-r1-r0
tst_r0-r1 mvn_ne_r2-r0 orr_r1-r0-r2_lsr_i eor_r2-r2-r0 bic_r0-r2-r1	tst_r0-r1 mvn_ne_r2-r0 orr_r1-r0-r2_lsr_i bic_r0-r2-r1
bic_r0-r1-r2 bic_r1-r2-r0 orr_r3-r1-r2 bfi_r0-r3_i_i orr_r3-r0-r3 bfi_r1-r3_i_i	orr_r0-r2-r1 orr_r1-r2-r2 bfi_r1-r0_i_i
mov_r0-r1 tst_r1-r0 mvn_eq_r0-r2 mov_r2-r0 and_r2-r2-r3	cmp_r1_i eor_ne_r2-r2-r3 bic_cc_r1-r2-r1 and_r2-r1-r3
bic_r0-r1-r2 orr_r2-r0-r1_ror_i bic_r3-r2-r0 and_r0-r1_i bic_r1-r0-r3	unk and_r3-r0-r1_ror_i and_r0-r1_i bic_r1-r0-r3
sub_r0-r0_i add_r1-r0_i bic_r0-r1-r0 bfi_r2-r0_i_i mov_r1-r2_ror_i bfi_r3-r1_i_i	mov_r1-r2_lsr_i bfi_r3-r1_i_i
cmp_r0-r1 rsb_lt_r2-r3-r2 rsb_ge_r2-r3-r2 add_r0-r2_i orr_r3-r0_i	rsb_r2-r3-r2 add_r0-r2_i orr_r3-r0_i
mov_r0-r1 eor_r2-r3-r0 bic_r1-r2-r0 bic_r0-r1-r0	bic_r0-r3-r1
cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 rsb_r3-r3-r1	mvn_r1-r2 rsb_r3-r3-r1
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 sub_r3-r3-r1_lsl_i	mvn_r1-r2 sub_r3-r3-r1_lsl_i
tst_r0_i rsb_ne_r1-r0-r2_lsr_i rsb_eq_r1-r1-r2 bfi_r1-r1_i_i rsb_r0-r1_i	tst_r0_i rsb_r1-r1-r2 rsb_ne_r1-r0-r2_lsr_i rsb_r0-r1_i
bfi_r0-r1_i_i mov_r2-r0 bfi_r2-r2_i_i and_r1-r1-r2_lsr_i orr_r2-r1_i	and_r1-r1-r0_lsr_i orr_r2-r1_i
and_r0-r1-r0 and_r2-r0_i bfi_r0-r2_i_i mvn_r2-r0 bfi_r3-r2_i_i orr_r0-r2-r3	and_r2-r0-r1 asr_r0-r2_i unk
bic_r0-r1-r0 orr_r2-r3-r0_lsl_i eor_r3-r2_i sub_r0-r0-r3_asr_i and_r3-r2-r0	bic_r0-r1-r0 orr_r2-r3-r0_lsl_i sub_r0-r0-r2_asr_i and_r3-r2-r0
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r2 cmp_r3-r0 mvn_ge_r3-r2 bfi_r0-r0_i_i add_r3-r3-r0_ror_i	mvn_r0-r2 cmp_r3-r0 mvn_ge_r3-r2 add_r3-r3-r0_ror_i
tst_r0-r1 and_eq_r0-r1-r0_lsr_i and_r2-r2-r0 orr_r1-r2-r3_lsr_i bic_r3-r0-r1	tst_r0-r1 and_eq_r0-r1-r0_lsr_i orr_r1-r2-r3_lsr_i bic_r3-r0-r1
orr_r0-r1-r2_lsr_i rsb_r2-r3-r1_lsr_i orr_r3-r0-r2 add_r3-r0-r3 mvn_r1-r3 add_r0-r1_i	orr_r0-r1-r2_lsr_i rsb_r2-r3-r1_lsr_i orr_r3-r0-r2 add_r3-r0-r3 rsb_r0-r3_i
mov_r0-r1 tst_r0_i mvn_eq_r2-r1 mvn_r1-r2 sub_r0-r0-r1	mov_r0-r1 tst_r0_i mvn_ne_r1-r2 sub_r0-r0-r1
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 bfi_r2-r2_i_i	mvn_r2-r1 bfi_r2-r2_i_i
bic_r0-r1-r2 mov_r3-r0 bfi_r3-r3_i_i rsb_r0-r3_i	bic_r3-r1-r2 bfi_r3-r3_i_i rsb_r0-r3_i
mvn_r0-r1 add_r2-r3_i bic_r3-r0-r2 bic_r3-r3-r1 bic_r2-r3-r2	add_r2-r3_i unk bic_r2-r3-r1
tst_r0_i rsb_eq_r0-r1-r2_ror_i sub_r3-r0-r2_lsr_i mov_r0-r2 and_r0-r0-r1_asr_i and_r2-r3-r0	tst_r0_i rsb_cs_r0-r1-r2_ror_i sub_r3-r0-r2_lsr_i and_r0-r2-r1_asr_i and_r2-r3-r0
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i bfi_r2-r2_i_i	mov_r2_i
add_r0-r1-r2 orr_r2-r1-r0_ror_i rsb_r2-r2_i mov_r1-r2	add_r0-r1-r2 orr_r2-r1-r0_ror_i rsb_r1-r2_i
mov_r0-r1 orr_r2-r3-r0_asr_i rsb_r2-r2-r0 and_r1-r3_i eor_r1-r2-r1_lsl_i	orr_r2-r3-r1_asr_i rsb_r2-r2-r1 and_r1-r3_i eor_r1-r2-r1_lsl_i
cmp_r0-r1 sub_hi_r1-r0_i bfi_r2-r1_i_i bfi_r1-r2_i_i	cmp_r0-r1 sub_hi_r1-r0_i bfi_r1-r2_i_i
cmp_r0-r1 add_lt_r0-r0_i and_r2-r3_i eor_r3-r0-r2_asr_i add_r1-r2-r3_lsr_i	cmp_r0-r1 add_lt_r0-r0_i and_r2-r3_i add_r1-r2-r0_lsr_i
add_r0-r0-r0 bic_r1-r0-r2 cmp_r0-r1 mov_ne_r3_i rsb_r0-r0-r3	add_r0-r0-r0 tst_r0-r2 mov_ne_r3_i rsb_r0-r0-r3
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r2 orr_r0-r2-r0_asr_i sub_r1-r1-r0	unk sub_r1-r0-r2_lsl_i
mvn_r0-r1 bfi_r2-r0_i_i bic_r1-r2-r0 bic_r1-r2-r1 add_r0-r1-r1_lsr_i	mvn_r0-r1 mvn_r2-r2_asr_i bic_r1-r0-r2_lsl_i add_r0-r1-r1_lsr_i
and_r0-r1-r2 bfi_r0-r0_i_i sub_r2-r2-r0_lsr_i bic_r3-r1-r2	and_r0-r1-r2 sub_r2-r2-r0_lsr_i bic_r3-r1-r2
bfi_r0-r1_i_i mov_r2-r0 bfi_r0-r2_i_i mvn_r3-r0	mvn_r3-r0 bfi_r3-r3_i_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 bfi_r0-r2_i_i orr_r3-r0-r2 mov_r0-r3	mvn_r2-r1 bfi_r0-r2_i_i orr_r0-r0-r2
bic_r0-r1-r2 bic_r0-r0-r1 tst_r0_i mov_eq_r2-r1 mvn_r1-r2	mvn_r1-r1
bic_r0-r1-r2 orr_r2-r1_i and_r1-r0-r2 sub_r3-r2-r1 mvn_r2-r3	bic_r0-r1-r2 orr_r2-r1_i unk
bic_r0-r1-r0 mvn_r2-r0 bic_r3-r2-r0 bfi_r1-r0_i_i orr_r1-r3-r1 bic_r3-r0-r1	bic_r0-r1-r0 bfi_r1-r0_i_i bic_r3-r0-r1
bic_r0-r0-r1 bfi_r2-r0_i_i orr_r3-r2_i mvn_r0-r3 and_r0-r3-r0 bic_r3-r3-r0	orr_r3-r2_i
tst_r0_i mvn_ne_r1-r2 rsb_r1-r1_i add_r1-r1_i	tst_r0_i mvn_ne_r1-r2 rsb_r1-r1_i
mvn_r0-r1 eor_r2-r0-r1 and_r1-r2_i mvn_r3-r1	mvn_r3_i
tst_r0_i sub_ne_r0-r1-r0 orr_r1-r0_i orr_r2-r1-r0 bfi_r3-r2_i_i bfi_r3-r3_i_i bfi_r1-r3_i_i	tst_r0_i sub_ne_r0-r1-r0 orr_r1-r0_i
cmp_r0-r1 mvn_lt_r2-r3 mvn_ge_r2-r3 bic_r0-r2-r3 orr_r0-r0_i	mvn_r2-r3 orr_r0-r2_i
cmp_r0-r1 mvn_lt_r2-r3 mvn_ge_r2-r3 eor_r3-r2-r3_asr_i mov_r1-r3 sub_r0-r2_i add_r1-r1-r0_lsl_i	mvn_r2-r3 eor_r3-r2-r3_asr_i sub_r0-r2_i add_r1-r3-r0_lsl_i
eor_r0-r0-r1_lsl_i and_r0-r1-r0 bfi_r2-r1_i_i and_r3-r2-r0 sub_r2-r3_i bfi_r0-r2_i_i	eor_r0-r0-r1_lsl_i and_r0-r1-r0 and_r3-r2-r0 eor_r2-r3_i bfi_r0-r2_i_i
cmp_r0-r1 mov_cs_r2-r1 add_r0-r0-r2 bic_r0-r0-r2 orr_r3-r2-r1_lsr_i bic_r0-r0-r3	cmp_r0-r1 mov_cs_r2-r1 add_r0-r0-r2 orr_r3-r2-r1_lsr_i bic_r0-r0-r3
eor_r0-r1_i mov_r2-r0 sub_r1-r2-r0 bfi_r1-r1_i_i	bic_r1-r2-r2
cmp_r0-r1 mov_ne_r2-r3_lsr_i rsb_ne_r2-r1_i and_r1-r3_i bic_r2-r1-r2 rsb_r0-r3-r2 and_r1-r0_i	cmp_r1-r0 rsb_ne_r2-r1_i and_r1-r3_i bic_r2-r1-r2 rsb_r0-r3-r2 and_r1-r0_i
tst_r0-r1 sub_ne_r1-r0_i cmp_r2_i mvn_eq_r3-r1 bfi_r0-r0_i_i bic_r1-r3-r0	tst_r0-r1 sub_ne_r1-r0_i cmp_r2_i mvn_eq_r3-r1 bic_r1-r3-r0
bic_r0-r1-r2 bic_r1-r0-r1 cmp_r3_i mov_lt_r0-r1_lsr_i rsb_r1-r0-r1	bic_r0-r1-r2 bic_r1-r0-r1 cmp_r3_i rsb_ge_r1-r0-r1
rsb_r0-r0_i bfi_r1-r0_i_i orr_r2-r1-r0_lsl_i mov_r3-r2 sub_r0-r3_i bfi_r3-r0_i_i	rsb_r0-r0_i bfi_r1-r0_i_i orr_r3-r1-r0_lsl_i sub_r0-r3_i bfi_r3-r0_i_i
bfi_r0-r0_i_i bfi_r0-r0_i_i orr_r1-r0-r2_lsr_i orr_r0-r1_i	orr_r1-r0-r2_lsr_i orr_r0-r1_i
tst_r0-r1 mov_ne_r2-r3 mov_r1-r3 rsb_r3-r1-r2	tst_r0-r1 mov_ne_r2-r3 rsb_r3-r3-r2
and_r0-r0_i mov_r1-r0_asr_i bfi_r2-r1_i_i rsb_r0-r3-r1 rsb_r1-r2-r0	unk add_r2-r3-r2 rsb_r1-r2_i
bic_r0-r1-r0 and_r1-r0-r1_asr_i mvn_r2-r1 and_r2-r1-r2_asr_i	bic_r0-r1-r0 and_r1-r0-r1_asr_i bic_r2-r1-r1_asr_i
tst_r0-r1 rsb_ne_r2-r0-r3_ror_i mvn_r1-r2 mov_r2-r0 orr_r3-r2-r1 orr_r1-r3_i	tst_r0-r1 rsb_ne_r2-r0-r3_ror_i mvn_r1-r2 orr_r3-r0-r1 orr_r1-r3_i
tst_r0-r1 rsb_ne_r2-r0-r3 bfi_r3-r2_i_i rsb_r1-r0-r3 mov_r3-r1 mov_r0-r3 bfi_r0-r0_i_i	tst_r0-r1 rsb_ne_r2-r0-r3 bfi_r3-r2_i_i rsb_r1-r0-r3 mov_r0-r1 bfi_r0-r1_i_i
mov_r0-r1 cmp_r2-r3 sub_lt_r3-r2-r0 mov_r1-r3 bfi_r1-r1_i_i	cmp_r2-r3 sub_lt_r3-r2-r1 mov_r1-r3
rsb_r0-r0-r1 mov_r2-r0_ror_i bfi_r3-r2_i_i bfi_r1-r3_i_i	bfi_r1-r3_i_i
orr_r0-r1-r2 mov_r2-r0 bfi_r1-r2_i_i eor_r3-r0-r1 bfi_r2-r3_i_i mvn_r3-r2	orr_r2-r1-r2 asr_r3-r2_i mvn_r3-r3_lsl_i
bfi_r0-r1_i_i tst_r2_i mov_eq_r2-r0 bfi_r1-r2_i_i	tst_r2_i mov_ls_r2-r0 bfi_r1-r2_i_i
bfi_r0-r0_i_i and_r1-r2-r1_lsl_i bfi_r0-r0_i_i rsb_r2-r0_i eor_r0-r2-r1	and_r1-r2-r1_lsl_i bfi_r0-r0_i_i rsb_r2-r0_i eor_r0-r2-r1
cmp_r0-r1 mov_hi_r2-r1_lsr_i and_r2-r1-r2_ror_i mov_r1-r2	cmp_r0-r1 mov_hi_r2-r1_lsr_i and_r1-r1-r2_ror_i
sub_r0-r1-r2_asr_i and_r3-r0-r2_ror_i mvn_r0-r3 bic_r1-r0-r3 add_r1-r1_i bic_r2-r0-r1	sub_r0-r1-r2_asr_i and_r3-r0-r2_ror_i mvn_r0-r3 add_r1-r0_i bic_r2-r0-r1
bfi_r0-r0_i_i tst_r0-r1 mov_eq_r2_i add_r3-r2-r3_lsl_i	tst_r0-r1 mov_ls_r2_i add_r3-r2-r3_lsl_i
tst_r0-r1 orr_ne_r2-r1-r2 mvn_r3-r2 bfi_r2-r3_i_i bic_r3-r3-r2 bfi_r0-r3_i_i	unk
bfi_r0-r1_i_i eor_r0-r2-r0 mov_r2-r0 bic_r2-r2-r0 bfi_r2-r2_i_i and_r3-r0-r2_asr_i	sub_r3-r1-r1
mov_r0-r1_lsr_i mvn_r2-r0 orr_r3-r2_i bfi_r2-r3_i_i	mvn_r2-r1_lsr_i orr_r2-r2_i
bfi_r0-r1_i_i and_r1-r2-r3_lsr_i mvn_r3-r1 sub_r3-r3-r0 bfi_r2-r3_i_i bfi_r0-r2_i_i	bfi_r0-r1_i_i bfi_r0-r2_i_i
tst_r0-r1 rsb_ne_r2-r1-r3 orr_r1-r1_i bic_r2-r2-r1 eor_r1-r2-r1	tst_r0-r1 rsb_ne_r2-r1-r3 orr_r1-r2-r1 orr_r1-r1_i
bfi_r0-r1_i_i rsb_r0-r2-r0 bfi_r3-r0_i_i bic_r3-r3-r2 rsb_r2-r3_i bic_r3-r3-r2	bfi_r3-r0_i_i bic_r3-r3-r2 rsb_r2-r3_i bic_r3-r3-r2
sub_r0-r1_i bic_r0-r0-r2 add_r3-r0-r0 rsb_r0-r3-r0 bfi_r1-r0_i_i	bic_r0-r1-r2 bfi_r1-r0_i_i
mvn_r0-r1 orr_r0-r0_i mov_r2-r0 sub_r1-r1-r0 and_r1-r1-r2	mvn_r0-r1 orr_r0-r0_i sub_r1-r1-r0 and_r1-r1-r0
bfi_r0-r1_i_i mov_r2-r0_lsr_i bfi_r2-r2_i_i mov_r1-r2	mov_r1-r0_lsr_i bfi_r1-r1_i_i
tst_r0-r1 and_ne_r2-r1-r3 and_eq_r2-r2_i mov_r0-r3 and_r0-r0-r2	tst_r0-r1 and_ne_r2-r1-r3 and_eq_r2-r2_i and_r0-r3-r2
cmp_r0-r1 mov_ls_r2-r1_asr_i mov_hi_r2-r3 sub_r0-r1-r2 mov_r1-r0 mvn_r3-r1 bfi_r3-r3_i_i	cmp_r0-r1 mov_cs_r2-r3 mov_ls_r2-r1_asr_i sub_r0-r1-r2 mvn_r3-r0 bfi_r3-r3_i_i
bfi_r0-r0_i_i tst_r1-r2 sub_ne_r1-r2-r0_lsr_i and_r2-r1_i eor_r3-r2_i	tst_r1-r2 sub_ne_r1-r2-r0_lsr_i and_r2-r1_i eor_r3-r2_i
bfi_r0-r0_i_i eor_r1-r0_i rsb_r2-r0_i bfi_r1-r1_i_i orr_r2-r2-r1	bic_r1-r0_i add_r0-r1-r1 orr_r2-r0-r1 rsb_r1-r0_i orr_r2-r2-r1
bfi_r0-r1_i_i bfi_r2-r0_i_i add_r0-r2-r1 mov_r2-r0 bic_r0-r1-r2	bfi_r2-r0_i_i add_r2-r1-r2 bic_r0-r1-r2
mov_r0-r1 bic_r1-r2-r0 add_r3-r0-r1_lsl_i bfi_r1-r3_i_i add_r1-r1_i	add_r3-r1-r0_lsl_i bic_r1-r2-r1 bfi_r1-r3_i_i add_r1-r1_i
cmp_r0_i mvn_hi_r1-r2 eor_r1-r1_i bic_r2-r1-r3 bic_r3-r2-r3	cmp_r0_i mvn_hi_r1-r2 eor_r2-r1_i bic_r3-r2-r3
mvn_r0-r1 bic_r0-r2-r0 add_r1-r0-r0 sub_r2-r1-r0 bic_r2-r0-r2	eor_r2-r1-r1
cmp_r0-r1 sub_ne_r2-r2-r3 bfi_r2-r2_i_i bfi_r3-r2_i_i	cmp_r0-r1 sub_ne_r2-r3-r2 bfi_r3-r2_i_i
mov_r0-r1 cmp_r0_i mov_lt_r1-r2 bfi_r1-r1_i_i bfi_r1-r1_i_i	cmp_r1_i mov_lt_r1-r2 bfi_r1-r1_i_i bfi_r1-r1_i_i
mvn_r0-r1 sub_r2-r1-r0_ror_i bfi_r3-r2_i_i bfi_r3-r3_i_i	mvn_r0-r1 sub_r2-r1-r0_lsr_i bfi_r3-r2_i_i
mvn_r0-r1 sub_r0-r2-r0 bic_r1-r0-r1 bfi_r1-r1_i_i add_r3-r1-r1 and_r2-r3_i	mvn_r0-r1 sub_r0-r2-r0 bic_r1-r0-r1 add_r3-r1-r1 and_r2-r3_i
add_r0-r1-r2 bfi_r3-r0_i_i bfi_r2-r3_i_i bfi_r2-r2_i_i	add_r0-r1-r2 bfi_r2-r0_i_i
orr_r0-r1-r2_ror_i bic_r3-r3-r1 bfi_r1-r0_i_i and_r2-r3-r1 rsb_r3-r2_i bfi_r0-r3_i_i	orr_r0-r1-r2_ror_i mov_r3_i bfi_r0-r3_i_i
tst_r0-r1 add_ne_r0-r0-r1_ror_i bfi_r2-r2_i_i mvn_r1-r0 orr_r1-r2-r1_asr_i rsb_r0-r1_i	tst_r0-r1 add_ne_r0-r0-r1_ror_i bfi_r2-r2_i_i unk rsb_r0-r1_i
mvn_r0-r1 mov_r2-r3_asr_i tst_r1-r3 and_eq_r2-r3-r2_ror_i and_r0-r2-r0	asr_r2-r3_i tst_r1-r3 bic_r0-r2-r1 and_cs_r0-r3-r2_ror_i
orr_r0-r1-r0_ror_i eor_r2-r3-r1_asr_i rsb_r1-r2_i mov_r3-r1 rsb_r2-r0-r3_ror_i	orr_r0-r1-r0_ror_i eor_r2-r3-r1_asr_i rsb_r1-r2_i rsb_r2-r0-r1_ror_i
rsb_r0-r1-r0 mov_r2-r0_lsr_i mov_r1-r2_ror_i sub_r2-r1-r0_ror_i mov_r0-r2	rsb_r0-r1-r0 mov_r2-r0_lsr_i mov_r1-r2_ror_i sub_r0-r1-r0_ror_i
cmp_r0-r1 mvn_ge_r0-r2 bic_r1-r0-r2 add_r3-r2-r1	cmp_r0-r1 mvn_ge_r0-r2 orr_r3-r2-r0
add_r0-r1_i mov_r1-r0 sub_r1-r2-r1 bic_r2-r1-r0	add_r0-r1_i sub_r1-r2-r0 bic_r2-r1-r0
mvn_r0-r1 rsb_r1-r2-r0 and_r0-r1-r0 bic_r0-r1-r0 bic_r1-r0-r1	bic_r1-r1-r1
add_r0-r1-r1_asr_i bic_r2-r0-r3 rsb_r2-r0-r2 bic_r1-r2-r0 mov_r2-r1	add_r0-r1-r1_asr_i bic_r2-r0-r3 rsb_r2-r0-r2 bic_r2-r2-r0
tst_r0-r1 mov_eq_r1_i mvn_eq_r1-r2 eor_r1-r1-r3 eor_r1-r1-r3_lsr_i eor_r3-r1_i and_r2-r1-r0_asr_i add_r0-r3-r2	tst_r0-r1 mvn_cs_r1-r2 eor_r1-r1-r3 eor_r1-r1-r3_lsr_i eor_r3-r1_i and_r2-r1-r0_asr_i add_r0-r3-r2
bfi_r0-r0_i_i and_r0-r0-r1 tst_r2_i mov_eq_r1_i add_r2-r1-r0	tst_r2_i and_r0-r0-r1 mov_ge_r1_i add_r2-r1-r0
rsb_r0-r1_i and_r0-r1-r0 bic_r2-r0-r3 bic_r3-r2-r1	bic_r3-r2-r2
tst_r0-r1 mov_ne_r1_i orr_ne_r1-r0-r2_asr_i mov_r3-r1 sub_r3-r1-r3 bfi_r0-r3_i_i add_r3-r0_i rsb_r3-r0-r3	mov_r3_i
bic_r0-r1-r0 bic_r1-r2-r0 eor_r0-r3-r0_asr_i orr_r3-r0_i eor_r1-r3-r1 and_r3-r0-r1	bic_r0-r1-r0 bic_r1-r2-r0 eor_r0-r3-r0_asr_i bic_r3-r0-r1
orr_r0-r1_i mvn_r2-r1 bfi_r1-r2_i_i bic_r1-r1-r0	orr_r0-r1_i mov_r1_i bic_r1-r1-r0
cmp_r0_i mov_ls_r0-r1 bic_r1-r2-r3 orr_r1-r1-r0 rsb_r2-r3_i bic_r0-r1-r2 bic_r2-r0-r1	bic_r2-r0-r0
bic_r0-r1-r2 mvn_r2-r3 bic_r0-r0-r2 add_r2-r0_i	bic_r0-r1-r2 and_r0-r0-r3 add_r2-r0_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 add_r0-r1_i and_r3-r0_i and_r0-r1-r3	eor_r3-r2_i bic_r0-r3-r2
tst_r0-r1 and_eq_r2-r1-r3 mov_eq_r2-r3_asr_i add_r0-r2-r0	tst_r0-r1 mov_eq_r2-r3_asr_i add_r0-r2-r0
bfi_r0-r1_i_i mov_r2-r0_lsr_i eor_r3-r2-r0 orr_r2-r3-r0	bfi_r0-r1_i_i orr_r2-r0-r0_lsr_i
add_r0-r1_i add_r2-r2_i sub_r3-r2-r0_lsr_i rsb_r0-r0-r3 bfi_r0-r0_i_i rsb_r3-r0_i	add_r0-r1_i add_r2-r2_i sub_r3-r2-r0_lsr_i rsb_r0-r0-r3 rsb_r3-r0_i
bic_r0-r1-r2 rsb_r2-r1-r2 mov_r3-r2 orr_r3-r0-r3_asr_i bfi_r3-r3_i_i	bic_r0-r1-r2 rsb_r2-r1-r2 orr_r3-r0-r2_asr_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2-r3_ror_i and_r0-r3-r2_asr_i bfi_r1-r2_i_i eor_r3-r1-r0_asr_i bic_r2-r3-r1 add_r1-r2-r1	mov_r2_i tst_r0-r1 mov_ge_r2-r3_ror_i and_r0-r3-r2_asr_i bfi_r1-r2_i_i orr_r1-r1-r0_asr_i
tst_r0-r1 mvn_ne_r1-r0 add_r0-r1-r0 and_r2-r0_i rsb_r3-r1-r2_asr_i	tst_r0-r1 mvn_ne_r1-r0 and_r2-r0_i rsb_r3-r1-r2_asr_i
eor_r0-r1_i eor_r1-r1-r0 eor_r2-r3-r1_ror_i eor_r0-r2_i	eor_r2-r3_i eor_r0-r2_i
cmp_r0_i and_ne_r1-r1-r2 and_eq_r1-r1-r0 mov_r3-r1	cmp_r0_i and_r3-r1-r2 and_eq_r3-r0-r1
mvn_r0-r1 mvn_r2-r0 bfi_r1-r2_i_i add_r3-r0-r1	mvn_r0-r1 bfi_r1-r1_i_i add_r3-r0-r1
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 add_r1-r2_i add_r2-r2-r1 sub_r3-r2_i	add_r0-r3_i mov_r3-r0_lsl_i rsb_r3-r3_i
tst_r0-r1 mvn_eq_r1-r2 mov_r2-r1 bic_r3-r3-r2	tst_r0-r1 mvn_eq_r1-r2 bic_r3-r3-r1
tst_r0_i mvn_ne_r0-r1 mov_r2-r0_lsl_i mvn_r3-r2 orr_r2-r0-r3_ror_i	tst_r0_i mvn_ne_r0-r1 mov_r2-r0_lsl_i unk
add_r0-r0-r0 mov_r1-r0 mvn_r2-r3 bic_r0-r2-r1	mvn_r2-r3 bic_r0-r2-r0_lsl_i
bfi_r0-r1_i_i bfi_r2-r0_i_i bic_r0-r3-r2 mov_r1-r0_asr_i	bic_r0-r3-r2 mov_r1-r0_asr_i
eor_r0-r0_i and_r1-r0-r1_lsr_i sub_r1-r2-r1_lsr_i and_r3-r3_i rsb_r0-r3-r1	and_r1-r0-r1_lsr_i and_r3-r3_i sub_r1-r2-r1_asr_i rsb_r0-r3-r1
tst_r0-r1 mvn_ne_r2-r1 orr_r1-r3-r2 mov_r0-r1 orr_r1-r0_i	tst_r1-r0 mvn_ne_r2-r1 orr_r1-r3-r2 orr_r1-r1_i
bfi_r0-r1_i_i bic_r2-r2-r0 eor_r1-r1-r0 bic_r3-r2-r1	bfi_r0-r1_i_i bic_r2-r2-r0 bic_r3-r2-r1
bfi_r0-r1_i_i bfi_r0-r0_i_i bfi_r2-r3_i_i bic_r0-r2-r0 add_r1-r3-r0_lsr_i orr_r0-r1-r3	bic_r0-r2-r0 add_r1-r3-r0_lsr_i orr_r0-r1-r3
tst_r0-r1 mvn_eq_r2-r3 mov_eq_r2-r1_lsr_i add_r1-r3-r2	tst_r0-r1 mov_eq_r2-r1_lsr_i add_r1-r3-r2
tst_r0-r1 sub_ne_r2-r0-r3 mvn_ne_r2-r1 bic_r1-r3-r2 add_r0-r1-r2_ror_i rsb_r1-r0-r3 mov_r2-r1	tst_r0-r1 mvn_ne_r2-r1 bic_r1-r3-r2 add_r0-r1-r2_ror_i rsb_r2-r0-r3
tst_r0-r1 orr_eq_r2-r2-r1 mov_r3-r2 sub_r0-r3-r2 eor_r2-r0-r3_ror_i	tst_r1-r0 orr_cs_r2-r2-r1 mov_r2-r2_ror_i
rsb_r0-r1_i cmp_r0_i mov_cc_r2-r1 bfi_r3-r2_i_i bfi_r0-r3_i_i	rsb_r0-r1_i bfi_r0-r3_i_i
cmp_r0-r1 mov_ne_r2-r1_ror_i rsb_r1-r2-r3 and_r0-r1_i bfi_r2-r0_i_i	cmp_r0-r1 mov_ne_r2-r1_ror_i rsb_r1-r2-r3 bfi_r2-r1_i_i
bfi_r0-r1_i_i eor_r2-r1-r0 bic_r0-r0-r2 mvn_r1-r0	bfi_r0-r1_i_i and_r0-r0-r1 mvn_r1-r0
tst_r0_i orr_eq_r1-r1-r2_asr_i rsb_r0-r1-r3 and_r3-r0_i bfi_r0-r0_i_i add_r2-r3-r0_asr_i	tst_r0_i orr_eq_r1-r1-r2_asr_i rsb_r0-r1-r3 and_r3-r0_i add_r2-r3-r0_asr_i
sub_r0-r1_i and_r2-r0-r3 mvn_r1-r2 rsb_r3-r1_i mov_r1-r3_ror_i bfi_r0-r1_i_i	sub_r0-r1_i and_r2-r0-r3 add_r3-r2_i mov_r1-r3_ror_i bfi_r0-r1_i_i
bfi_r0-r1_i_i tst_r0-r1 mvn_ne_r1-r2 bfi_r1-r1_i_i mov_r2-r1	bfi_r0-r1_i_i tst_r0-r1 mvn_ne_r1-r2 mov_r2-r1
and_r0-r0-r1 mvn_r2-r0 sub_r1-r2_i add_r1-r1-r3_lsl_i rsb_r2-r1-r2	mov_r2_i sub_r2-r2-r3_lsl_i
tst_r0-r1 eor_ne_r1-r2-r0_asr_i mov_ne_r1_i sub_r1-r3-r1_ror_i	tst_r0-r1 mov_ne_r1_i sub_r1-r3-r1_ror_i
cmp_r0-r1 mvn_ls_r2-r0 mvn_hi_r2-r0 mov_r1-r2	mvn_r1-r0
cmp_r0_i mvn_cs_r1-r2 mvn_ls_r1-r2 add_r2-r1_i	rsb_r2-r2_i
bfi_r0-r1_i_i bfi_r2-r0_i_i eor_r0-r1-r2_asr_i rsb_r2-r3-r0	eor_r0-r1-r2_asr_i rsb_r2-r3-r0
cmp_r0-r1 mvn_eq_r1-r2 mvn_ge_r1-r2 cmp_r1_i and_lt_r3-r2-r0_ror_i orr_r2-r0-r3_ror_i bfi_r0-r2_i_i	cmp_r0-r1 mvn_ge_r1-r2 cmp_r1_i and_lt_r3-r2-r0_ror_i orr_r2-r0-r3_ror_i bfi_r0-r2_i_i
tst_r0-r1 add_ne_r0-r2-r0 add_eq_r0-r2-r2 mov_r1-r0 add_r0-r1_i add_r2-r1-r3_asr_i bic_r0-r0-r2	tst_r0-r1 add_r1-r0-r2 add_eq_r1-r2-r2 add_r0-r1_i add_r2-r1-r3_asr_i bic_r0-r0-r2
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 mvn_r3-r0	sub_r3-r1_i tst_r0_i sub_ls_r3-r2_i
cmp_r0-r1 mov_lt_r1_i mov_ge_r1-r0 bic_r0-r1-r2 orr_r3-r2-r0 bic_r0-r0-r3	sub_r0-r0-r0
bic_r0-r1-r2 rsb_r2-r0-r1 eor_r1-r3_i bic_r1-r3-r1 orr_r1-r1-r2	and_r2-r1-r2 and_r1-r3_i orr_r1-r1-r2
cmp_r0-r1 eor_eq_r1-r1-r2 mvn_eq_r1-r2 bic_r2-r0-r1 eor_r0-r1-r2 bfi_r1-r0_i_i	cmp_r0-r1 mvn_eq_r1-r2 bic_r2-r0-r1 eor_r0-r1-r2 bfi_r1-r0_i_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 bfi_r3-r2_i_i sub_r1-r3-r2_ror_i sub_r1-r1_i and_r3-r1_i orr_r2-r3-r1_ror_i	mvn_r2-r3 eor_r3-r3_i sub_r1-r3-r2_ror_i sub_r1-r1_i and_r3-r1_i orr_r2-r3-r1_ror_i
sub_r0-r1-r0_ror_i orr_r2-r3_i bfi_r2-r2_i_i orr_r2-r0-r2	sub_r0-r1-r0_ror_i orr_r2-r3_i orr_r2-r0-r2
mvn_r0-r1 and_r0-r0-r2 bfi_r0-r0_i_i add_r0-r0-r0	bic_r1-r2-r1 bfi_r1-r1_i_i lsl_r0-r1_i
tst_r0-r1 mvn_eq_r0-r1 sub_r2-r1-r3 tst_r1-r0 mvn_ne_r3-r1 rsb_r0-r3-r2_asr_i	tst_r0-r1 sub_r2-r1-r3 mvn_ne_r3-r1 rsb_r0-r3-r2_asr_i
eor_r0-r1-r2 bfi_r0-r0_i_i eor_r1-r2-r0_lsl_i mvn_r3-r1 bic_r2-r3-r1	eor_r0-r1-r2 bfi_r0-r0_i_i eor_r1-r2-r0_lsl_i mvn_r2-r1
and_r0-r1-r0_asr_i bfi_r2-r1_i_i rsb_r0-r3-r0 rsb_r3-r0-r2_ror_i bfi_r2-r3_i_i	and_r0-r1-r0_asr_i rsb_r0-r3-r0 rsb_r3-r0-r2_lsr_i bfi_r2-r3_i_i
rsb_r0-r1_i rsb_r0-r0-r1 mov_r2-r0 bic_r0-r3-r2 mov_r3-r0	rsb_r0-r1_i sub_r2-r1-r0 bic_r3-r3-r2
cmp_r0-r1 mvn_cc_r2-r3 mvn_cs_r2-r1 tst_r0_i rsb_ne_r0-r3-r2 mvn_r3-r0 rsb_r0-r3_i	cmp_r0-r1 mvn_cc_r2-r3 mvn_cs_r2-r1 tst_r0_i rsb_ne_r0-r3-r2 add_r0-r0_i
and_r0-r1-r0_lsr_i orr_r2-r1-r0 add_r3-r1-r2_lsr_i mvn_r0-r3 sub_r1-r0_i	add_r3-r1-r1_lsr_i mvn_r0-r3 sub_r1-r0_i
tst_r0_i and_ne_r1-r2_i and_eq_r1-r1-r3 eor_r2-r3_i bic_r3-r2-r1 mvn_r2-r3 mvn_r1-r3 rsb_r2-r1-r2_ror_i	tst_r0_i and_ne_r1-r2_i and_eq_r1-r1-r3 eor_r2-r3_i bic_r3-r2-r1 sub_r2-r3-r3_ror_i
sub_r0-r1-r2 orr_r2-r3-r0 and_r2-r3-r2_ror_i bfi_r2-r2_i_i eor_r0-r2_i	sub_r0-r1-r2 orr_r2-r3-r0 and_r2-r3-r2_ror_i eor_r0-r2_i
orr_r0-r1-r2_asr_i eor_r1-r0_i orr_r0-r0-r1 add_r2-r0_i	orr_r1-r1_i orr_r0-r1-r2_asr_i add_r2-r0_i
cmp_r0-r1 orr_ls_r2-r3-r1_ror_i mov_r0-r2 mvn_r2-r0 orr_r3-r2_i	cmp_r0-r1 orr_ls_r2-r3-r1_ror_i mvn_r2-r2 orr_r3-r2_i
cmp_r0_i rsb_cs_r1-r2-r3 sub_r2-r1-r3_lsr_i bfi_r3-r2_i_i bfi_r2-r3_i_i	cmp_r0_i rsb_cs_r1-r2-r3 sub_r2-r1-r3_lsr_i bfi_r2-r3_i_i
bfi_r0-r1_i_i mvn_r1-r0 bic_r0-r1-r2 bic_r2-r0-r1	eor_r2-r1-r1
tst_r0-r1 mvn_eq_r1-r2 and_r2-r2_i sub_r2-r1-r2_ror_i bfi_r3-r2_i_i	tst_r0-r1 mvn_eq_r1-r2 bfi_r3-r1_i_i
add_r0-r1-r2 add_r3-r3_i add_r3-r0-r3_lsr_i sub_r2-r3-r0 bfi_r1-r2_i_i	add_r2-r3_i lsr_r2-r2_i bfi_r1-r2_i_i
orr_r0-r1_i sub_r0-r1-r0 bfi_r2-r0_i_i bfi_r0-r0_i_i rsb_r2-r0-r2 and_r2-r2_i	rsb_r2-r0-r0
tst_r0_i mov_ne_r1_i eor_r2-r1_i bfi_r1-r2_i_i	tst_r0_i mov_ne_r1_i bfi_r1-r1_i_i
orr_r0-r1_i bfi_r2-r0_i_i bic_r0-r1-r2 mov_r3-r0	unk bic_r3-r1-r2
rsb_r0-r1_i mov_r2-r1_lsl_i and_r3-r2_i mov_r1-r3 and_r2-r0-r1_asr_i bic_r2-r0-r2	rsb_r2-r1_i
cmp_r0_i mvn_cc_r0-r1 mvn_r2-r0 bic_r3-r2-r0	mvn_r3-r0 cmp_r0_i and_cc_r3-r1-r3_asr_i
cmp_r0-r1 mov_cc_r2-r1 bfi_r0-r2_i_i and_r3-r0_i	and_r3-r0_i
bfi_r0-r1_i_i and_r1-r2-r0_ror_i bfi_r3-r0_i_i bic_r3-r3-r1 bfi_r0-r3_i_i	bfi_r0-r1_i_i and_r1-r2-r0_ror_i bic_r3-r0-r1 bfi_r0-r3_i_i
sub_r0-r1-r0_asr_i eor_r0-r2-r0 mov_r1-r0 bic_r3-r1-r0 mov_r0-r3	mov_r0_i
cmp_r0_i mov_cs_r1-r0 bic_r0-r2-r1 mvn_r1-r0 rsb_r2-r1_i	cmp_r0_i mov_cs_r1-r0 unk rsb_r2-r1_i
rsb_r0-r1-r0 mvn_r2-r0 mov_r0-r2_ror_i bfi_r3-r0_i_i	rsb_r0-r1-r0 mvn_r0-r0_ror_i bfi_r3-r0_i_i
tst_r0_i sub_ne_r1-r1_i sub_eq_r1-r2-r3_lsr_i rsb_r0-r3-r1_asr_i bic_r0-r1-r0 bic_r0-r0-r1	sub_r0-r1-r1
tst_r0-r1 rsb_ne_r1-r1_i bic_r2-r1-r0 mvn_r3-r2	tst_r0-r1 rsb_ne_r1-r1_i unk
mvn_r0-r1 bfi_r0-r0_i_i mov_r1-r0 add_r2-r1_i	sub_r2-r1-r1_lsl_i
eor_r0-r1_i bfi_r1-r0_i_i sub_r2-r1-r2_lsl_i add_r0-r0-r2 orr_r3-r2-r0	eor_r0-r1_i sub_r2-r1-r2_lsl_i add_r0-r0-r2 orr_r3-r2-r0
mov_r0-r1 sub_r1-r2-r0 cmp_r3-r1 and_cs_r3-r3_i mvn_r1-r3	sub_r1-r2-r1 cmp_r3-r1 and_cs_r3-r3_i mvn_r1-r3
tst_r0-r1 mov_ne_r0-r2 mov_r1-r0 rsb_r3-r0_i bic_r0-r1-r3	tst_r0-r1 mov_ne_r0-r2 rsb_r3-r0_i bic_r0-r0-r3
cmp_r0_i rsb_eq_r1-r2-r0_lsl_i sub_r0-r2-r3_ror_i orr_r0-r0-r1_lsl_i bfi_r3-r0_i_i bic_r0-r1-r3	cmp_r0_i rsb_eq_r1-r2-r0_lsl_i sub_r0-r2-r3_ror_i bfi_r3-r0_i_i bic_r0-r1-r3
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 mov_r1-r0	mvn_r1-r2
add_r0-r1-r2 sub_r1-r2-r0_lsl_i mvn_r0-r1 bic_r1-r1-r0	add_r0-r1-r2 sub_r1-r2-r0_lsl_i
sub_r0-r1-r0 bic_r1-r0-r1 and_r2-r1-r3 orr_r2-r3-r2	and_r2-r3-r3
mov_r0-r1 cmp_r0-r2 mov_cs_r3_i eor_r2-r1-r3	cmp_r1-r2 mov_cs_r3_i eor_r2-r1-r3
cmp_r0-r1 mvn_cc_r0-r1 mvn_cs_r0-r1 add_r1-r0-r2	mvn_r0-r1 add_r1-r0-r2
bfi_r0-r1_i_i bfi_r1-r2_i_i bic_r3-r1-r0 bfi_r2-r3_i_i	unk
bic_r0-r1-r2 and_r2-r0_i mvn_r3-r2 mov_r0-r3 bfi_r0-r0_i_i	and_r0-r1_i unk bfi_r0-r0_i_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 bic_r2-r1-r2 mvn_r3-r1 bic_r2-r3-r2	mvn_r2-r1
cmp_r0-r1 mov_ls_r0-r2 mov_hi_r0_i mvn_r2-r0 sub_r2-r2-r1_lsr_i	cmp_r0-r1 mvn_hi_r2_i mvn_ls_r2-r2 sub_r2-r2-r1_lsr_i
tst_r0_i mov_eq_r1_i eor_r1-r1_i eor_r2-r1-r3 bfi_r0-r2_i_i	tst_r0_i mov_eq_r1_i eor_r2-r1-r3 bfi_r0-r2_i_i
cmp_r0-r1 mov_cc_r2_i mov_cs_r2-r1 mov_r0-r2	cmp_r0-r1 mov_cc_r1_i ror_r0-r1_i
bfi_r0-r0_i_i mov_r1-r0 bfi_r2-r1_i_i mov_r3-r2 orr_r1-r3-r2_lsr_i bfi_r3-r1_i_i	bfi_r0-r0_i_i bfi_r2-r0_i_i mov_r3-r2 orr_r1-r3-r2_lsr_i bfi_r3-r1_i_i
and_r0-r1_i bfi_r2-r0_i_i mvn_r3-r2 add_r0-r3_i	and_r0-r1_i bfi_r2-r0_i_i rsb_r0-r2_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 bfi_r0-r1_i_i	mvn_r1-r2 bfi_r0-r1_i_i
mov_r0-r1_asr_i tst_r1-r0 orr_ne_r0-r1-r0_lsr_i orr_r1-r0_i bfi_r1-r1_i_i	mov_r0-r1_asr_i tst_r1-r0 orr_ne_r0-r1-r0_lsr_i orr_r1-r0_i
bic_r0-r0-r1 mov_r1-r0 and_r2-r1_i orr_r3-r2-r0_lsl_i	bic_r0-r0-r1 and_r2-r0_i orr_r3-r2-r0_lsl_i
cmp_r0-r1 and_ge_r2-r1-r3 bfi_r2-r2_i_i bfi_r1-r2_i_i	cmp_r0-r1 and_ge_r2-r1-r3 add_r2-r2-r2_lsl_i bfi_r1-r2_i_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3 mov_r1-r0	tst_r0-r1 add_cs_r2-r3_i mvn_r1-r2
cmp_r0-r1 mvn_ls_r2-r3 mvn_hi_r2-r0 eor_r0-r3-r2 orr_r2-r0-r3 sub_r2-r2_i	cmp_r0-r1 mvn_r2-r0 mvn_ls_r2-r3 orr_r2-r2-r3 sub_r2-r2_i
tst_r0-r1 mov_eq_r2_i bfi_r3-r3_i_i bic_r0-r2-r3	tst_r0-r1 mov_cs_r2_i bic_r0-r2-r3
bic_r0-r1-r0 sub_r2-r0_i bfi_r3-r2_i_i mov_r0-r3 mov_r2-r0_lsl_i bfi_r1-r2_i_i	unk
sub_r0-r1_i bfi_r0-r0_i_i sub_r0-r1-r0 mvn_r1-r0 mov_r2-r1_asr_i	mvn_r2_i
mov_r0-r1 orr_r0-r1-r0_asr_i add_r2-r1-r0 bfi_r0-r2_i_i	orr_r0-r1-r1_asr_i add_r2-r1-r0 bfi_r0-r2_i_i
tst_r0_i rsb_eq_r1-r2-r1_ror_i and_r0-r3-r1 and_r1-r3-r0 orr_r1-r0-r1 bfi_r3-r1_i_i	tst_r0_i rsb_cs_r1-r2-r1_ror_i and_r0-r3-r1 bfi_r3-r0_i_i
cmp_r0-r1 orr_hi_r1-r1-r2_asr_i bic_r2-r3-r1 mvn_r3-r2	cmp_r0-r1 orr_hi_r1-r1-r2_asr_i unk
tst_r0-r1 mov_ne_r2-r1_lsl_i mov_eq_r2-r3_lsr_i sub_r0-r3-r2 rsb_r2-r0-r3	tst_r0-r1 mov_eq_r2-r3_lsr_i mov_ne_r2-r1_lsl_i
cmp_r0-r1 mov_ge_r1-r2_lsl_i sub_r0-r1_i sub_r0-r0_i rsb_r1-r1-r0_lsl_i	cmp_r0-r1 mov_ge_r1-r2_lsl_i sub_r0-r1_i rsb_r1-r1-r0_lsl_i
eor_r0-r0-r1 mov_r1-r0_lsl_i cmp_r1_i mov_cc_r2-r3_lsl_i and_r0-r2-r0_lsl_i	eor_r0-r0-r1 and_r0-r2-r0_lsl_i
mov_r0-r1 mov_r2-r0 bic_r1-r1-r0 bic_r0-r1-r2 orr_r2-r0_i	mov_r2_i
bfi_r0-r1_i_i cmp_r1-r0 mvn_ge_r2-r3 and_r3-r2-r1 orr_r1-r2-r3	bfi_r0-r1_i_i cmp_r1-r0 mvn_ge_r1-r3 mov_lt_r1-r2
mov_r0-r1_lsl_i bic_r2-r1-r0 sub_r1-r2_i rsb_r1-r1_i mov_r2-r3_ror_i eor_r3-r2-r1	bic_r2-r1-r1_lsl_i rsb_r1-r2_i eor_r3-r1-r3_ror_i
tst_r0-r1 mvn_eq_r0-r2 eor_eq_r0-r1_i add_r3-r0-r0_ror_i bic_r2-r3-r0 bfi_r2-r2_i_i	tst_r0-r1 eor_cs_r0-r1_i add_r3-r0-r0_ror_i bic_r2-r3-r0
bfi_r0-r0_i_i bic_r1-r2-r0 eor_r2-r1-r0 mvn_r1-r2 mvn_r2-r1 bfi_r0-r2_i_i	bfi_r0-r0_i_i orr_r2-r0-r2 bfi_r0-r2_i_i
cmp_r0-r1 and_ne_r1-r0-r1 and_r1-r2-r1 bic_r3-r1-r2 rsb_r3-r3-r1	and_r3-r1-r2 and_r3-r0-r3
tst_r0-r1 and_eq_r2-r2-r1_ror_i bic_r0-r1-r2 eor_r1-r0-r1	tst_r0-r1 and_eq_r2-r2-r1_ror_i and_r1-r1-r2
tst_r0-r1 mov_eq_r1_i mov_eq_r1-r2 eor_r1-r2-r1 rsb_r3-r1-r3	tst_r0-r1 mov_cs_r1-r2 eor_r1-r2-r1 rsb_r3-r1-r3
tst_r0_i mvn_eq_r1-r2 eor_eq_r1-r1_i and_r3-r0_i orr_r1-r1-r0_asr_i bic_r3-r3-r1 bic_r3-r3-r2	add_r0-r0-r0_lsl_i and_r3-r0_i orr_r1-r1-r0_asr_i bic_r3-r3-r1 bic_r3-r3-r2
eor_r0-r1-r2 eor_r0-r0_i bfi_r1-r0_i_i mvn_r3-r1 orr_r3-r3_i	unk eor_r1-r1-r0 orr_r3-r1_i
bfi_r0-r1_i_i bic_r0-r0-r1 eor_r2-r1-r0 bfi_r2-r2_i_i	mov_r2-r0_ror_i orr_r2-r1-r2_lsl_i bfi_r2-r2_i_i
tst_r0-r1 mvn_eq_r2-r0 bfi_r3-r3_i_i eor_r1-r3-r2_ror_i	tst_r0-r1 mvn_ge_r2-r0 eor_r1-r3-r2_ror_i
cmp_r0-r1 and_eq_r2-r1-r0 rsb_r0-r2_i rsb_r0-r0-r1 bic_r2-r1-r0 mvn_r3-r2 mvn_r0-r3	cmp_r0-r1 and_eq_r2-r0-r0 rsb_r0-r2_i rsb_r0-r0-r1 bic_r0-r1-r0
tst_r0_i orr_eq_r1-r0-r1_lsr_i bfi_r1-r1_i_i bic_r2-r0-r1 mov_r3-r1 sub_r0-r3-r2	tst_r0_i orr_cs_r1-r0-r1_lsr_i bfi_r1-r1_i_i bic_r2-r0-r1 sub_r0-r1-r2
orr_r0-r0-r1 orr_r2-r0_i rsb_r2-r0-r2_lsl_i orr_r1-r2_i and_r0-r1_i	orr_r0-r0-r1 rsb_r2-r0-r0_lsl_i orr_r1-r2_i and_r0-r1_i
cmp_r0-r1 eor_ne_r1-r0-r2_lsl_i mov_r3-r0 bic_r0-r3-r1 bic_r0-r0-r3	mov_r0_i
tst_r0-r1 and_ne_r2-r1-r3_lsr_i and_eq_r2-r1-r0_ror_i bfi_r1-r3_i_i rsb_r1-r1-r2_asr_i bfi_r2-r1_i_i	tst_r0-r1 and_r2-r1-r3_lsr_i and_ge_r2-r1-r0_ror_i rsb_r1-r3-r2_ror_i bfi_r2-r1_i_i
tst_r0-r1 eor_ne_r0-r0-r2 and_ne_r0-r1-r3_asr_i bic_r1-r0-r1 sub_r2-r1_i mov_r0-r2 bfi_r3-r0_i_i bfi_r3-r3_i_i	tst_r0-r1 and_ne_r0-r1-r3_asr_i bic_r1-r0-r1 sub_r0-r1_i bfi_r3-r0_i_i
orr_r0-r0-r1 bic_r2-r0-r3 bic_r1-r3-r2 eor_r1-r1_i	eor_r1-r3_i
cmp_r0-r1 mov_cc_r1_i mov_cs_r1-r2_ror_i mvn_r0-r1 bfi_r0-r0_i_i add_r1-r1-r0_lsr_i	cmp_r0-r1 mov_cc_r1_i mov_cs_r1-r2_ror_i mvn_r0-r1 add_r1-r1-r0_lsr_i
bfi_r0-r1_i_i bfi_r2-r3_i_i tst_r2_i mov_ne_r3-r0_lsr_i mvn_r2-r3	bfi_r2-r3_i_i tst_r2_i mov_ne_r3-r0_lsr_i mvn_r2-r3
cmp_r0_i mvn_ls_r0-r1 mvn_hi_r0-r1 bfi_r1-r2_i_i mov_r3-r0 add_r3-r1-r3	mvn_r0-r1 bfi_r1-r2_i_i add_r3-r1-r0
tst_r0-r1 sub_ne_r1-r2_i bic_r0-r2-r1 sub_r3-r1-r0_lsl_i rsb_r1-r3-r1	tst_r0-r1 sub_ne_r1-r2_i bic_r0-r2-r1 lsl_r1-r0_i
bic_r0-r1-r2 orr_r2-r3_i mov_r1-r0_asr_i bfi_r3-r1_i_i orr_r3-r3-r2	bic_r0-r1-r2 orr_r2-r3_i mov_r1-r0_asr_i and_r3-r1_i orr_r3-r2-r3_lsl_i
bfi_r0-r1_i_i bfi_r2-r2_i_i eor_r1-r3-r2 bfi_r2-r1_i_i and_r0-r0-r2	bfi_r0-r1_i_i eor_r1-r3-r2 bfi_r2-r1_i_i and_r0-r0-r2
tst_r0-r1 add_eq_r0-r0-r2 bic_r3-r0-r2 sub_r2-r3-r0 mov_r1-r2	tst_r0-r1 add_eq_r0-r0-r2 bic_r3-r0-r2 sub_r1-r3-r0
bfi_r0-r1_i_i eor_r1-r0_i bfi_r1-r1_i_i bfi_r2-r1_i_i	rsb_r1-r0_i bfi_r1-r1_i_i bfi_r2-r1_i_i
bfi_r0-r1_i_i and_r2-r0_i and_r0-r2-r0 bfi_r1-r0_i_i mvn_r3-r1 rsb_r1-r3_i	bfi_r1-r0_i_i add_r1-r1_i
bfi_r0-r1_i_i orr_r0-r1-r0 mov_r2-r1_lsl_i sub_r1-r2-r0 eor_r2-r1_i	bfi_r0-r1_i_i orr_r0-r1-r0 rsb_r1-r0-r1_lsl_i eor_r2-r1_i
mvn_r0-r1 bfi_r2-r0_i_i bfi_r2-r2_i_i bfi_r0-r2_i_i	mvn_r0-r1 bfi_r0-r0_i_i
mov_r0-r1_lsr_i cmp_r0_i mvn_ls_r1-r2 eor_r1-r1-r2 orr_r2-r1-r3	cmp_r1_i mvn_ls_r1-r2 eor_r1-r1-r2 orr_r2-r1-r3
tst_r0-r1 mvn_ne_r2-r1 orr_r2-r1-r2_asr_i mov_r0-r2 mvn_r1-r0 bfi_r0-r1_i_i	tst_r0-r1 mvn_ne_r2-r1 orr_r0-r1-r2_asr_i mvn_r1-r0 bfi_r0-r1_i_i
bfi_r0-r0_i_i sub_r0-r0-r1_asr_i bfi_r2-r0_i_i mvn_r0-r2	rsb_r0-r0-r1_asr_i bfi_r2-r0_i_i mvn_r0-r2
mov_r0-r1 sub_r2-r0-r1 add_r1-r2_i bic_r3-r0-r1	bic_r3-r1_i
bic_r0-r1-r2 cmp_r3-r0 mov_lt_r0-r3 bfi_r2-r0_i_i bfi_r1-r2_i_i	bfi_r1-r2_i_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 mvn_r3-r0 mov_r1-r0 eor_r2-r1_i eor_r0-r2-r3	mvn_r0_i
cmp_r0-r1 eor_lt_r2-r2-r3 eor_ge_r2-r0-r3 bic_r1-r3-r2 eor_r1-r1-r3_lsl_i bic_r2-r3-r1 bic_r1-r1-r2	eor_r2-r2-r3 cmp_r0-r1 eor_ge_r2-r0-r3 bic_r1-r3-r2 eor_r1-r1-r3_lsl_i
and_r0-r1_i and_r1-r0-r2_lsr_i mov_r3-r1_lsr_i bic_r0-r2-r3 rsb_r1-r1-r0 bic_r1-r0-r1	and_r0-r1_i and_r1-r0-r2_lsr_i bic_r0-r2-r1_lsr_i rsb_r1-r1-r0 bic_r1-r0-r1
add_r0-r1_i add_r1-r0_i mov_r2-r1 bfi_r3-r0_i_i bic_r1-r3-r2 mov_r3-r1	add_r0-r1_i bfi_r3-r1_i_i add_r1-r0_i bic_r3-r3-r1
mov_r0-r1_lsr_i eor_r2-r0-r3 sub_r3-r2_i eor_r1-r3_i	eor_r2-r3-r1_lsr_i sub_r3-r2_i eor_r1-r3_i
orr_r0-r1-r2_lsl_i bfi_r0-r0_i_i bfi_r2-r0_i_i bfi_r0-r2_i_i mvn_r3-r0	orr_r0-r1-r2_lsl_i bfi_r2-r0_i_i bfi_r0-r2_i_i mvn_r3-r0
bic_r0-r1-r2 eor_r2-r0-r3_ror_i bfi_r3-r3_i_i bic_r1-r2-r3 mov_r3-r2 orr_r2-r3-r1	bic_r0-r1-r2 eor_r2-r0-r3_ror_i
add_r0-r0-r0_lsl_i eor_r1-r0-r2_lsr_i tst_r1-r0 mvn_eq_r3-r1 mvn_r1-r3	add_r0-r0-r0_lsl_i eor_r1-r0-r2_lsr_i tst_r1-r0 mvn_ne_r1-r3
cmp_r0_i add_ge_r1-r0-r0_lsr_i mov_r2-r1 bic_r2-r0-r2	cmp_r0_i add_ge_r1-r0-r0_asr_i bic_r2-r0-r1
add_r0-r0-r1_lsl_i add_r2-r0-r0_lsl_i tst_r0-r2 sub_eq_r1-r3-r2_lsr_i rsb_r2-r3-r1	add_r0-r0-r1_lsl_i add_r2-r0-r0_lsl_i tst_r0-r2 sub_ne_r2-r1-r3
tst_r0-r1 mvn_ne_r1-r2 bfi_r3-r1_i_i rsb_r2-r3_i mov_r3-r2	tst_r1-r0 mvn_ne_r1-r2 bfi_r3-r1_i_i rsb_r3-r3_i
bfi_r0-r1_i_i rsb_r2-r0_i bfi_r2-r2_i_i and_r3-r2_i mvn_r2-r3	rsb_r2-r0_i bfi_r2-r2_i_i and_r3-r2_i mvn_r2-r3
eor_r0-r1-r2 bic_r2-r0-r2 cmp_r2-r3 mvn_ls_r1-r3 and_r1-r2-r1_lsl_i	bic_r2-r1-r2 cmp_r2-r3 mvn_ls_r1-r3 and_r1-r2-r1_lsl_i
tst_r0-r1 mvn_ne_r0-r2 bic_r3-r0-r1 bic_r3-r1-r3 mov_r0-r3	mov_r0-r1
cmp_r0-r1 rsb_cs_r2-r1-r0_asr_i bic_r1-r2-r3 mov_r2-r1	cmp_r0-r1 rsb_cs_r2-r1-r0_asr_i bic_r2-r2-r3
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r1 mvn_r1-r2	tst_r0-r1 mov_ne_r1-r3
bic_r0-r1-r0 mvn_r2-r0 and_r1-r0-r2 add_r3-r1_i mvn_r1-r3	mvn_r1_i
cmp_r0-r1 orr_cc_r2-r1_i orr_cs_r2-r3-r2 add_r3-r1-r2 bic_r2-r0-r3 rsb_r3-r2-r0 and_r0-r3_i and_r1-r2-r0_asr_i	eor_r1-r0-r0
bic_r0-r1-r2 eor_r1-r2-r1_lsl_i bfi_r1-r1_i_i mov_r2-r0 add_r0-r1-r2	bic_r0-r1-r2 eor_r1-r2-r1_lsl_i bfi_r1-r1_i_i add_r0-r1-r0
eor_r0-r1_i bic_r2-r1-r0 orr_r0-r0-r1 orr_r1-r2-r0 bfi_r2-r1_i_i	orr_r2-r1_i and_r2-r2_i
tst_r0-r1 mov_ne_r1-r2_ror_i mov_eq_r1-r2 mov_r0-r3 eor_r2-r0-r1	tst_r1-r0 ror_ne_r2-r2_i eor_r2-r2-r3
bic_r0-r0-r1 mvn_r2-r0 bic_r2-r2-r3 bic_r1-r1-r2 bfi_r3-r1_i_i	and_r1-r1-r3 bfi_r3-r1_i_i
bfi_r0-r1_i_i and_r0-r2-r0 sub_r1-r0_i mov_r0-r1	bfi_r0-r1_i_i and_r0-r2-r0 sub_r0-r0_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i bfi_r2-r0_i_i and_r3-r2-r1_lsr_i bfi_r1-r0_i_i and_r0-r3-r1_lsr_i bfi_r0-r0_i_i	rsb_r0-r0-r0
bic_r0-r1-r2 bfi_r2-r0_i_i mvn_r1-r0 bfi_r3-r2_i_i rsb_r2-r3-r1	unk bfi_r3-r2_i_i rsb_r2-r3-r1
tst_r0-r1 sub_eq_r2-r0-r1 bfi_r3-r1_i_i bfi_r1-r3_i_i bic_r0-r2-r1 rsb_r3-r0-r1_ror_i	tst_r0-r1 sub_eq_r2-r0-r1 bfi_r1-r3_i_i bic_r0-r2-r1 rsb_r3-r0-r1_ror_i
orr_r0-r1_i bfi_r0-r0_i_i rsb_r2-r0_i mov_r1-r2	rsb_r1-r1_i bfi_r1-r1_i_i
orr_r0-r1-r2 rsb_r3-r2-r0 bfi_r1-r3_i_i sub_r3-r0-r1 mov_r1-r3	orr_r0-r1-r2 rsb_r3-r2-r0 bfi_r1-r3_i_i rsb_r1-r1-r0
mvn_r0-r1 rsb_r1-r1-r0 bfi_r1-r1_i_i rsb_r1-r1_i rsb_r0-r1_i	mvn_r1-r1_lsl_i bfi_r1-r1_i_i sub_r0-r1_i
cmp_r0_i mov_lt_r1-r0_ror_i mov_ge_r1-r2 bfi_r0-r0_i_i bic_r3-r3-r1 bic_r2-r3-r0	cmp_r0_i mov_lt_r1-r0_ror_i mov_ge_r1-r2 bic_r3-r3-r1 bic_r2-r3-r0
bfi_r0-r0_i_i tst_r0_i mvn_eq_r1-r2 eor_r3-r1-r3 and_r0-r3_i	tst_r0_i mvn_ge_r1-r2 eor_r3-r1-r3 and_r0-r3_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r3_ror_i tst_r1-r2 mvn_ne_r1-r3 mov_r2-r1 and_r2-r2-r3	tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r3_ror_i tst_r1-r2 and_r2-r1-r3 rsb_ne_r2-r1-r1
bfi_r0-r1_i_i bfi_r0-r0_i_i mvn_r1-r0 mov_r2-r1 mvn_r3-r0 bic_r1-r2-r3	sub_r1-r1-r1
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i bfi_r2-r2_i_i eor_r2-r2-r0	tst_r0-r1 eor_ls_r0-r0_i lsl_r2-r0_i
tst_r0-r1 eor_eq_r0-r2_i mvn_r1-r0 orr_r2-r0-r1	mvn_r2_i
eor_r0-r1-r2 mvn_r2-r3 bfi_r0-r0_i_i and_r3-r3-r0 bic_r3-r2-r3	mvn_r3-r3
bic_r0-r1-r0 sub_r2-r0_i bic_r0-r0-r2 bfi_r1-r0_i_i	bic_r1-r1_i
cmp_r0-r1 mov_eq_r0_i mvn_ne_r0-r2 bic_r0-r2-r0 mvn_r3-r0	cmp_r0-r1 mvn_r3-r2 orr_eq_r3-r3_i
cmp_r0-r1 mov_eq_r0_i eor_r2-r2-r0 mvn_r0-r2 bfi_r1-r0_i_i	cmp_r0-r1 sub_ne_r2-r2-r0 mvn_r0-r2 bfi_r1-r0_i_i
cmp_r0-r1 eor_ge_r1-r2-r1 eor_r0-r2-r1_lsl_i and_r3-r0_i eor_r0-r2-r3_ror_i bfi_r1-r0_i_i	cmp_r0-r1 eor_ge_r1-r2-r1 bfi_r1-r2_i_i
and_r0-r1-r0_ror_i and_r2-r3-r0 bfi_r2-r2_i_i bfi_r1-r2_i_i eor_r2-r1_i	and_r0-r1-r0_ror_i and_r2-r3-r0 bfi_r1-r2_i_i eor_r2-r1_i
tst_r0-r1 eor_ne_r2-r2-r3 eor_eq_r2-r3_i tst_r1-r0 orr_ne_r3-r1-r2_ror_i and_r1-r3_i mov_r0-r1_asr_i	eor_r0-r0-r0
and_r0-r1-r2_ror_i bic_r0-r0-r3 bic_r2-r1-r2 orr_r1-r2-r0_ror_i mov_r0-r1	and_r0-r1-r2_ror_i bic_r0-r0-r3 bic_r2-r1-r2 orr_r0-r2-r0_ror_i
orr_r0-r1_i eor_r2-r0-r3 and_r1-r0-r2 bic_r3-r1-r2 add_r1-r3_i	mov_r1_i
add_r0-r1-r1_ror_i mov_r2-r0 bic_r0-r2-r3 add_r2-r0-r3_lsr_i	add_r0-r1-r1_ror_i bic_r0-r0-r3 add_r2-r0-r3_lsr_i
tst_r0-r1 mvn_ne_r0-r2 mvn_ne_r0-r3 mov_r1-r0 and_r1-r2-r1_ror_i	tst_r1-r0 mvn_ne_r0-r3 and_r1-r2-r0_ror_i
sub_r0-r0_i mvn_r1-r2 sub_r2-r1_i sub_r0-r2-r0	rsb_r1-r2_i sub_r2-r1_i sub_r0-r2-r0
tst_r0-r1 and_eq_r0-r2_i mov_r2-r0_lsl_i eor_r1-r2_i orr_r2-r1_i	tst_r0-r1 and_ge_r0-r2_i mov_r2-r0_lsl_i eor_r2-r2_i
tst_r0_i mov_ne_r0_i mov_eq_r0_i bic_r0-r0-r1 mov_r2-r0 bfi_r1-r2_i_i	mov_r0_i bic_r0-r0-r1 bfi_r1-r0_i_i
mov_r0-r1 mov_r1-r2 and_r2-r1-r0_lsr_i add_r3-r0-r2 sub_r0-r2-r3_lsl_i	and_r2-r2-r1_lsr_i add_r3-r1-r2 sub_r0-r2-r3_lsl_i
rsb_r0-r1-r0 bfi_r1-r0_i_i orr_r2-r1-r0 add_r0-r2-r0	rsb_r0-r1-r0 bic_r2-r1_i orr_r2-r2-r0 add_r0-r2-r0
rsb_r0-r1-r2 add_r0-r0-r1 tst_r0-r3 mvn_eq_r1-r2 eor_r1-r1_i	tst_r2-r3 mvn_ls_r1-r2 eor_r1-r1_i
tst_r0_i mvn_eq_r1-r2 eor_eq_r1-r0_i orr_r1-r1_i sub_r1-r1_i	tst_r0_i eor_eq_r1-r0_i orr_r1-r1_i sub_r1-r1_i
orr_r0-r1-r2 and_r1-r2-r3 eor_r2-r1-r0 eor_r1-r2_i bic_r1-r2-r1 bfi_r0-r1_i_i	orr_r0-r1-r2 and_r1-r2-r3 mov_r2-r1_lsl_i eor_r0-r0-r2_ror_i
add_r0-r1-r1_ror_i bic_r2-r1-r0 bic_r2-r0-r2 bfi_r3-r2_i_i	add_r0-r1-r1_lsr_i bfi_r3-r0_i_i
cmp_r0-r1 rsb_cc_r1-r2-r3 bic_r3-r1-r3 bic_r3-r3-r1 eor_r0-r2-r3	orr_r0-r2-r2
cmp_r0_i mov_ls_r1-r2_ror_i eor_r2-r1_i bic_r2-r3-r2 mov_r0-r2	cmp_r0_i mov_ls_r1-r2_ror_i eor_r2-r1_i bic_r0-r3-r2
eor_r0-r1-r2 eor_r2-r2-r1 rsb_r0-r0-r3 bic_r3-r0-r1 bic_r1-r3-r2	eor_r0-r1-r2 rsb_r0-r0-r3 bic_r3-r0-r1 bic_r1-r3-r2
orr_r0-r1-r0 mvn_r2-r0 sub_r3-r2_i bfi_r0-r3_i_i bfi_r0-r0_i_i sub_r2-r0_i	orr_r0-r1-r0 rsb_r3-r0_i bfi_r0-r3_i_i sub_r2-r0_i
bfi_r0-r0_i_i bfi_r1-r0_i_i orr_r2-r2-r1_lsr_i and_r0-r2_i add_r0-r0-r2	orr_r2-r2-r1_lsr_i and_r0-r2_i add_r0-r0-r2
and_r0-r1-r0 bfi_r0-r0_i_i bfi_r2-r0_i_i bfi_r0-r2_i_i	and_r0-r1-r0
tst_r0-r1 mov_eq_r2_i mvn_r3-r2 mvn_r0-r3 eor_r1-r2-r0	eor_r1-r0-r0
bic_r0-r1-r2 bic_r0-r3-r0 orr_r0-r0_i bfi_r3-r0_i_i bfi_r1-r3_i_i	bfi_r1-r3_i_i
cmp_r0-r1 mvn_hi_r1-r0 mvn_r0-r1 bfi_r1-r1_i_i mov_r2-r0 rsb_r1-r2-r1_lsr_i bfi_r3-r1_i_i	cmp_r0-r1 mvn_hi_r1-r0 mvn_r0-r1 mov_r2-r0 rsb_r1-r2-r1_lsr_i bfi_r3-r1_i_i
bic_r0-r1-r2 tst_r2-r0 mvn_ne_r0-r2 mvn_r1-r0	unk
rsb_r0-r1-r2 bfi_r1-r3_i_i add_r1-r0-r1_lsl_i bfi_r3-r1_i_i orr_r1-r3_i orr_r2-r0-r1_ror_i	rsb_r0-r1-r2 bfi_r3-r0_i_i orr_r1-r3_i orr_r2-r0-r1_ror_i
add_r0-r1-r2 orr_r3-r0_i and_r1-r3_i bic_r0-r1-r2	orr_r3-r2_i sub_r0-r3-r2
mov_r0-r1 sub_r1-r1_i bfi_r2-r0_i_i bic_r2-r2-r1 orr_r3-r1-r0 sub_r2-r2-r3_ror_i	sub_r0-r1_i bfi_r2-r1_i_i orr_r3-r0-r1 bic_r1-r2-r0 sub_r2-r1-r3_ror_i
bic_r0-r1-r2 and_r3-r0-r3_lsl_i mov_r1-r3 rsb_r0-r1-r3	rsb_r0-r3-r3
cmp_r0-r1 mvn_ls_r2-r3 mvn_hi_r2-r1 bfi_r1-r2_i_i and_r3-r1_i bfi_r3-r3_i_i	cmp_r0-r1 mvn_ls_r2-r3 mvn_hi_r2-r1 bfi_r1-r2_i_i and_r3-r1_i
bic_r0-r1-r2 sub_r0-r2-r0 mov_r3-r0 rsb_r3-r0-r3_lsr_i	bic_r0-r1-r2 sub_r0-r2-r0 rsb_r3-r0-r0_lsr_i
bic_r0-r0-r1 tst_r0-r1 mvn_eq_r0-r1 add_r2-r2-r3 and_r2-r0-r2_ror_i	mvn_r0-r1 add_r2-r2-r3 and_r2-r0-r2_ror_i
eor_r0-r1_i bic_r2-r3-r2 sub_r3-r3-r0 bic_r0-r2-r3 and_r0-r0-r2 sub_r0-r0_i	eor_r0-r1_i bic_r2-r3-r2 sub_r3-r3-r0 bic_r0-r2-r3 sub_r0-r0_i
orr_r0-r0-r1_asr_i and_r2-r1_i orr_r2-r2-r1_lsr_i bic_r3-r0-r2 orr_r1-r0-r3	orr_r1-r0-r1_asr_i
cmp_r0_i add_lt_r0-r1_i add_ge_r0-r2_i eor_r3-r0-r3_ror_i eor_r1-r3-r0 mov_r2-r1 add_r0-r2-r2_lsr_i mov_r3-r0	mov_r1-r3_ror_i add_r3-r1-r1_lsr_i
cmp_r0_i mvn_lt_r0-r1 orr_cs_r0-r1-r2 rsb_r2-r0-r3_asr_i bic_r0-r3-r2 bic_r2-r0-r3	bic_r2-r0-r0
tst_r0-r1 mov_eq_r2-r1_asr_i and_eq_r2-r0-r1 bic_r3-r2-r0	tst_r1-r0 sub_ls_r2-r1-r1 bic_r3-r2-r0
mvn_r0-r1 mov_r2-r0 sub_r2-r2-r0_asr_i orr_r2-r0-r2_ror_i	mvn_r0-r1 sub_r2-r0-r0_asr_i orr_r2-r0-r2_ror_i
bic_r0-r1-r2 bfi_r2-r1_i_i orr_r0-r0-r2 eor_r3-r0_i rsb_r0-r3_i	lsr_r2-r2_i orr_r0-r1-r2_lsl_i eor_r3-r0_i rsb_r0-r3_i
mvn_r0-r1 sub_r2-r0-r3_asr_i add_r1-r2-r2_lsl_i bfi_r0-r1_i_i	mvn_r0-r1 rsb_r1-r0-r3_lsr_i bfi_r0-r1_i_i
mov_r0-r1 bic_r0-r0-r2 tst_r2-r0 mov_eq_r1_i sub_r3-r1_i	mov_r3_i
tst_r0-r1 eor_ne_r2-r0-r2 eor_eq_r2-r1-r2_ror_i rsb_r0-r0-r2 mvn_r1-r0 bfi_r1-r1_i_i	tst_r0-r1 eor_ne_r2-r0-r2 eor_eq_r2-r1-r2_ror_i rsb_r0-r0-r2 mvn_r1-r0
orr_r0-r1-r0_lsl_i mov_r1-r0_lsl_i orr_r2-r1-r3 bic_r1-r3-r2 add_r2-r1-r1	eor_r2-r1-r1
rsb_r0-r1-r2 mov_r1-r0 bfi_r0-r1_i_i bic_r1-r3-r0	rsb_r0-r1-r2 bic_r1-r3-r0
sub_r0-r1-r2_lsr_i bic_r1-r0-r1 eor_r3-r0-r1_lsr_i mvn_r0-r3 bic_r1-r3-r0 sub_r0-r3-r1	rsb_r0-r3-r3
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r0_asr_i and_r1-r1_i bfi_r2-r0_i_i sub_r2-r1-r2_asr_i	tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r0_asr_i and_r1-r1_i sub_r2-r1-r2_asr_i
orr_r0-r1-r2_lsr_i bic_r0-r0-r2 bfi_r3-r0_i_i bic_r3-r0-r3	orr_r0-r1-r2_lsr_i bic_r0-r0_i bic_r0-r0-r2 bic_r3-r0-r3
mov_r0-r1 bic_r1-r0-r1 bfi_r0-r1_i_i sub_r1-r0_i eor_r2-r1-r3_ror_i	bic_r1-r1_i sub_r1-r1_i eor_r2-r1-r3_ror_i
rsb_r0-r1_i rsb_r1-r0-r1 rsb_r2-r1-r3 eor_r0-r3-r2	rsb_r2-r3-r1_lsl_i rsb_r2-r2_i eor_r0-r3-r2
bic_r0-r1-r2 tst_r2-r0 mov_ne_r3-r1 rsb_r3-r2-r3 sub_r1-r2-r3_ror_i	rsb_r3-r2-r3 sub_r1-r2-r3_ror_i
bfi_r0-r0_i_i tst_r1-r0 mvn_eq_r1-r2 bfi_r0-r1_i_i	tst_r1-r0 mvn_eq_r1-r2 bfi_r0-r1_i_i
eor_r0-r0_i eor_r1-r0-r2 eor_r3-r2-r1_asr_i eor_r3-r3_i	eor_r1-r0-r2 eor_r3-r2-r1_asr_i eor_r3-r3_i
orr_r0-r1-r2 mvn_r3-r0 add_r3-r3-r3 eor_r3-r3_i orr_r2-r3-r2_lsl_i mvn_r3-r2	mvn_r3-r1 add_r3-r3-r3 eor_r3-r3_i orr_r2-r3-r2_lsl_i mvn_r3-r2
cmp_r0-r1 mvn_eq_r2-r0 bic_r0-r1-r2 sub_r3-r0_i	cmp_r0-r1 bic_ne_r0-r1-r2 sub_r3-r0_i
cmp_r0-r1 mov_cc_r2-r3_lsl_i and_r0-r2-r0_ror_i bic_r0-r0-r1 bic_r3-r1-r0	orr_r3-r1-r1
bfi_r0-r1_i_i eor_r2-r0-r3 bic_r0-r0-r2 and_r0-r0-r1_asr_i	bfi_r0-r1_i_i and_r0-r0-r3_ror_i and_r0-r0-r1_asr_i
tst_r0_i mov_ne_r1-r2_asr_i mov_r2-r1 bic_r0-r2-r1 and_r0-r3-r0	eor_r0-r3-r3
tst_r0-r1 mvn_ne_r2-r1 orr_eq_r2-r0_i sub_r0-r2_i bic_r2-r2-r0 bfi_r1-r2_i_i rsb_r3-r1_i	tst_r0-r1 mvn_ne_r2-r1 orr_ge_r2-r1_i bfi_r1-r2_i_i rsb_r3-r1_i
rsb_r0-r1-r2_lsr_i sub_r3-r2-r0 bfi_r2-r3_i_i bfi_r1-r2_i_i	rsb_r0-r1-r2_asr_i sub_r3-r2-r0 bfi_r1-r3_i_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 add_r3-r3_i mov_r1-r2 sub_r0-r3-r1 sub_r2-r0_i	mov_r2-r1 tst_r0-r2 mov_ne_r2-r3 add_r3-r3_i sub_r0-r3-r2 sub_r2-r0_i
eor_r0-r1-r2 eor_r1-r3-r0_asr_i orr_r0-r0-r1_lsl_i orr_r1-r1-r0 and_r1-r1-r0_asr_i bfi_r2-r1_i_i	eor_r0-r1-r2 add_r1-r3-r0_ror_i orr_r1-r1-r0 and_r1-r1-r0_asr_i bfi_r2-r1_i_i
tst_r0_i rsb_ne_r1-r0-r2_lsr_i rsb_eq_r1-r2-r3 mvn_r3-r1 add_r3-r1-r3	mvn_r3_i
cmp_r0_i sub_ne_r1-r2_i eor_lt_r1-r3-r2 mvn_r3-r1 sub_r2-r3-r1 and_r1-r3-r2 bic_r3-r1-r2	sub_r3-r1-r1
rsb_r0-r0-r1_ror_i bfi_r1-r1_i_i orr_r0-r0-r1 eor_r0-r0_i	rsb_r0-r0-r1_ror_i orr_r0-r0-r1 eor_r0-r0_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 add_r2-r1-r3_lsl_i	mvn_r1-r0 add_r2-r1-r3_lsl_i
eor_r0-r1-r0 orr_r2-r2_i eor_r0-r0-r3 orr_r0-r0-r2_lsr_i eor_r0-r0_i	eor_r0-r1-r0 eor_r0-r0-r3 orr_r0-r0-r2_lsr_i eor_r0-r0_i
tst_r0-r1 eor_eq_r2-r0-r3 eor_r3-r3_i sub_r0-r3-r2 bfi_r2-r0_i_i	tst_r0-r1 eor_eq_r2-r0-r3 unk bfi_r2-r0_i_i
tst_r0-r1 mov_ne_r0_i eor_r2-r3-r0_lsl_i mov_r1-r2 add_r1-r1-r1 eor_r1-r1-r2	tst_r0-r1 mov_ne_r0_i eor_r2-r3-r0_lsl_i eor_r1-r2-r2_lsl_i
tst_r0_i mov_ne_r0_i bic_r0-r1-r0 bfi_r1-r0_i_i	orr_r2-r0-r0_ror_i and_r0-r2_i bic_r0-r1-r0 bfi_r1-r0_i_i
bfi_r0-r1_i_i eor_r0-r0_i bic_r2-r2-r0 mvn_r0-r2 mov_r3-r0 bfi_r0-r3_i_i	bfi_r0-r1_i_i eor_r0-r0_i unk bfi_r0-r0_i_i
tst_r0-r1 and_ne_r1-r0-r2_lsr_i and_eq_r1-r1-r2 tst_r1-r0 mov_ne_r3-r0 rsb_r1-r3_i bfi_r3-r1_i_i	tst_r0-r1 and_ne_r1-r0-r2_lsr_i tst_r1-r0 mov_ne_r3-r0 rsb_r1-r3_i bfi_r3-r1_i_i
cmp_r0-r1 mvn_eq_r0-r2 sub_r2-r3-r2_ror_i and_r3-r2-r0_ror_i bic_r0-r3-r2	sub_r0-r3-r3
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 and_r2-r2-r3	bic_r2-r3-r1
bic_r0-r1-r2 bic_r2-r2-r0 bfi_r3-r2_i_i bfi_r0-r3_i_i mov_r1-r0	bic_r1-r1-r2 bfi_r1-r3_i_i
orr_r0-r1-r0_asr_i and_r2-r1-r0_lsl_i rsb_r0-r2-r1 eor_r2-r0-r1_ror_i	orr_r0-r1-r0_asr_i bic_r0-r1-r0_lsl_i eor_r2-r0-r1_ror_i
tst_r0_i mvn_ne_r0-r1 bic_r2-r3-r1 tst_r1-r0 sub_eq_r1-r3-r2 bic_r1-r1-r3	tst_r0_i mvn_ne_r0-r1 tst_r1-r0 bic_cs_r1-r3-r1 bic_r1-r1-r3
bfi_r0-r1_i_i add_r0-r0_i and_r0-r1-r0_ror_i orr_r2-r0-r1	orr_r2-r1-r1
bic_r0-r1-r0 orr_r1-r0_i and_r0-r2-r3_lsl_i and_r3-r1-r0 bic_r0-r3-r2 add_r3-r0_i	mov_r3_i
bfi_r0-r1_i_i bfi_r2-r0_i_i orr_r1-r2_i eor_r3-r1-r2_lsl_i	bfi_r2-r0_i_i orr_r1-r2_i eor_r3-r1-r2_lsl_i
cmp_r0_i mov_ne_r1-r0 mov_eq_r1-r2 mvn_r0-r1 bic_r2-r0-r1	cmp_r0_i add_eq_r0-r2_i mvn_r2-r0
rsb_r0-r1_i mvn_r1-r0 add_r2-r3-r1_ror_i rsb_r0-r0-r2 sub_r2-r2-r0 bfi_r2-r2_i_i	rsb_r2-r1_i
rsb_r0-r1-r2 cmp_r2-r0 mov_eq_r3_i rsb_r2-r3_i	cmp_r1_i mov_eq_r3_i rsb_r2-r3_i
eor_r0-r1_i and_r2-r0-r2_asr_i mov_r1-r2 orr_r3-r1-r2	eor_r0-r1_i and_r3-r0-r2_asr_i
bfi_r0-r0_i_i rsb_r1-r2-r1_lsr_i mov_r2-r1 bic_r0-r0-r2	bfi_r0-r0_i_i rsb_r1-r2-r1_lsr_i bic_r0-r0-r1
tst_r0-r1 mov_eq_r2_i sub_r3-r2_i rsb_r1-r3-r2	mov_r1_i
bic_r0-r1-r2 mov_r3-r0 bic_r2-r1-r3 rsb_r1-r2-r0 bic_r3-r1-r2	and_r2-r1-r2 sub_r1-r1-r2_lsl_i bic_r3-r1-r2
tst_r0-r1 rsb_ne_r0-r0-r2 bfi_r0-r0_i_i and_r3-r2-r0 bfi_r3-r3_i_i	tst_r0-r1 rsb_ne_r0-r0-r2 and_r3-r2-r0
tst_r0-r1 mov_ne_r2_i rsb_r1-r2-r1 add_r3-r2-r1	lsl_r3-r1_i
eor_r0-r1_i eor_r0-r1-r0 cmp_r0-r2 mov_cs_r0_i orr_r3-r2-r0_asr_i	orr_r3-r2_i
bic_r0-r1-r2 bfi_r0-r0_i_i bfi_r1-r0_i_i bic_r2-r2-r1 rsb_r1-r0-r1_lsr_i sub_r1-r1-r2	bic_r0-r1-r2 bfi_r1-r0_i_i eor_r2-r1-r2 rsb_r1-r2-r1_lsr_i
eor_r0-r1_i bic_r2-r0-r2 rsb_r0-r3-r2_lsl_i bic_r3-r0-r2 bic_r3-r3-r0	sub_r3-r0-r0
tst_r0_i mvn_ne_r1-r2 mov_ne_r1-r2 add_r3-r1_i	tst_r0_i mov_ne_r1-r2 add_r3-r1_i
tst_r0_i mov_ne_r1-r2_ror_i mov_eq_r1_i bfi_r3-r3_i_i tst_r3_i mvn_ne_r3-r1 bfi_r3-r3_i_i	tst_r0_i mov_ne_r1-r2_ror_i mov_eq_r1_i tst_r3_i mvn_ne_r3-r1 bfi_r3-r3_i_i
mvn_r0-r1 and_r0-r0-r2_ror_i bfi_r2-r2_i_i orr_r3-r2-r0_ror_i mvn_r0-r3 bfi_r1-r0_i_i	mvn_r0-r1 and_r0-r0-r2_ror_i orr_r3-r2-r0_asr_i mvn_r0-r3 bfi_r1-r0_i_i
cmp_r0-r1 mov_ge_r2-r1 and_r0-r1-r2_lsl_i rsb_r0-r0_i mov_r3-r0_lsr_i eor_r3-r3-r0	cmp_r0-r1 mov_ge_r2-r1 and_r0-r1-r2_lsl_i rsb_r0-r0_i eor_r3-r0-r0_lsr_i
tst_r0_i mvn_eq_r0-r1 add_r2-r3-r0 bfi_r0-r2_i_i bfi_r1-r0_i_i bfi_r3-r1_i_i	tst_r0_i mvn_ls_r0-r1 bfi_r1-r0_i_i bfi_r3-r1_i_i
sub_r0-r0-r1_lsr_i sub_r2-r1-r0 mov_r3-r2 mov_r2-r3	sub_r0-r0-r1_lsr_i sub_r2-r1-r0
bic_r0-r0-r1 bic_r2-r3-r2 eor_r0-r0_i bfi_r0-r0_i_i sub_r2-r2-r0	bic_r0-r0-r1 bic_r2-r3-r2 eor_r0-r0_i sub_r2-r2-r0
cmp_r0-r1 and_cc_r2-r3-r0 add_r1-r1-r2 mvn_r0-r1 add_r0-r0_i	cmp_r0-r1 and_cc_r2-r3-r0 add_r1-r1-r2 rsb_r0-r1_i
sub_r0-r1-r0_lsl_i eor_r1-r0-r2_asr_i bic_r2-r1-r3 and_r2-r2_i	eor_r1-r1-r2_ror_i bic_r2-r1-r3 and_r2-r2_i
bfi_r0-r1_i_i and_r2-r0-r1_lsl_i rsb_r0-r0-r2 mvn_r3-r0	bfi_r0-r1_i_i bic_r3-r0-r1_lsl_i sub_r3-r3_i
tst_r0-r1 mov_eq_r2-r1 bic_r3-r3-r2 mvn_r0-r3 mvn_r2-r0	tst_r1-r0 rsb_ls_r2-r1-r1_lsl_i bic_r2-r3-r2
add_r0-r1_i bic_r0-r0-r2 add_r0-r0-r2_asr_i orr_r2-r0-r2 rsb_r1-r2_i add_r2-r1_i	add_r0-r1_i bic_r0-r0-r2 add_r0-r0-r2_asr_i orr_r2-r0-r2 rsb_r2-r2_i
cmp_r0_i mov_ne_r0_i mov_eq_r0_i orr_r1-r0_i	mov_r1_i
tst_r0_i mov_eq_r1-r2_asr_i bfi_r2-r1_i_i bic_r0-r2-r1 bic_r1-r0-r1	tst_r0_i mov_ls_r1-r2_asr_i bfi_r2-r1_i_i bic_r1-r2-r1
rsb_r0-r0_i mov_r1-r0_lsr_i eor_r2-r0-r1_lsr_i bic_r1-r0-r2 rsb_r3-r2-r1	rsb_r0-r0_i eor_r2-r0-r0_lsr_i bic_r1-r0-r2 rsb_r3-r2-r1
cmp_r0-r1 and_lt_r2-r1-r2 and_ge_r2-r1_i bic_r2-r2-r1	bic_r2-r1-r1
bfi_r0-r0_i_i sub_r1-r0_i bic_r2-r0-r1 bfi_r0-r2_i_i	bfi_r0-r0_i_i bic_r0-r0_i
bfi_r0-r0_i_i bfi_r1-r0_i_i mov_r2-r0 orr_r2-r2-r1	bfi_r0-r0_i_i bfi_r1-r0_i_i orr_r2-r0-r1
cmp_r0-r1 add_cs_r2-r1-r1 add_r0-r2-r3_lsl_i orr_r0-r0_i orr_r0-r0_i mov_r1-r2 add_r1-r1-r0_asr_i	cmp_r0-r1 add_cs_r2-r1-r1 add_r0-r2-r3_lsl_i mov_r1-r2 add_r1-r1-r0_asr_i
and_r0-r1-r2 eor_r1-r1-r0_asr_i orr_r1-r1-r0_asr_i and_r0-r1-r3 eor_r0-r0_i orr_r3-r3-r0	orr_r3-r3_i
add_r0-r1_i add_r2-r3-r0_lsl_i mvn_r0-r3 orr_r0-r0-r2 orr_r3-r0-r2_lsl_i sub_r2-r2-r3_asr_i	add_r0-r1_i add_r2-r3-r0_lsl_i unk orr_r3-r0-r2_lsl_i sub_r2-r2-r3_asr_i
cmp_r0-r1 mvn_lt_r0-r2 orr_r3-r3_i eor_r3-r0-r3 bfi_r2-r3_i_i add_r3-r2_i	cmp_r0-r1 mvn_lt_r0-r2 add_r3-r0_i bfi_r2-r3_i_i add_r3-r2_i
cmp_r0-r1 mvn_cc_r2-r3 sub_r1-r1_i orr_r2-r1-r2 bfi_r1-r2_i_i bfi_r3-r1_i_i	sub_r1-r1_i bfi_r3-r1_i_i
tst_r0-r1 orr_ne_r2-r1-r3_lsl_i eor_r3-r2_i orr_r3-r1-r3_lsr_i orr_r2-r1-r3	tst_r0-r1 orr_ne_r2-r1-r3_lsl_i orr_r2-r1-r2_lsr_i
tst_r0_i eor_eq_r1-r1_i bfi_r2-r1_i_i bfi_r1-r2_i_i sub_r3-r1_i	tst_r0_i bfi_r1-r2_i_i eor_eq_r1-r1_i sub_r3-r1_i
rsb_r0-r1-r0 mvn_r1-r2 bfi_r3-r3_i_i add_r1-r1-r3 bic_r3-r1-r0	rsb_r0-r1-r0 mvn_r1-r2 add_r1-r1-r3 bic_r3-r1-r0
orr_r0-r1-r2 bfi_r2-r3_i_i eor_r0-r0-r2 bfi_r3-r0_i_i	orr_r0-r1-r2 eor_r0-r0-r3 bfi_r3-r0_i_i
bfi_r0-r1_i_i bfi_r1-r0_i_i and_r2-r1_i and_r2-r2-r0_lsl_i and_r0-r2_i	and_r2-r1_i and_r0-r2-r2_lsl_i
orr_r0-r0-r1_lsr_i mov_r1-r0 bic_r2-r0-r1 sub_r1-r1-r2_ror_i eor_r0-r1-r0	sub_r0-r1-r1
tst_r0-r1 mov_ne_r1_i bfi_r2-r2_i_i cmp_r2-r1 mov_ne_r1_i sub_r0-r1_i	tst_r0-r1 mov_ne_r1_i cmp_r2-r1 mov_ne_r1_i sub_r0-r1_i
rsb_r0-r1-r2_lsl_i bfi_r0-r0_i_i bfi_r1-r0_i_i bfi_r0-r1_i_i	rsb_r0-r1-r2_lsl_i bfi_r0-r0_i_i
cmp_r0-r1 mvn_lt_r2-r0 and_r1-r1-r0 sub_r1-r0-r1 orr_r2-r2-r1_asr_i	cmp_r0-r1 mvn_lt_r2-r0 bic_r1-r0-r1 orr_r2-r2-r1_asr_i
mvn_r0-r1 bic_r2-r3-r1 bic_r1-r2-r0 sub_r2-r0_i bic_r0-r1-r2	rsb_r0-r2-r2
tst_r0-r1 mvn_ne_r1-r0 tst_r0-r1 mvn_ne_r2-r0 bfi_r0-r2_i_i orr_r2-r3-r0_ror_i	bfi_r0-r2_i_i orr_r2-r3-r0_ror_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 mov_r2-r0	mvn_r2-r1
mvn_r0-r1 bfi_r0-r0_i_i bfi_r2-r2_i_i eor_r0-r0_i add_r1-r0-r0 orr_r3-r2-r1	mvn_r0-r1 bfi_r0-r0_i_i eor_r3-r0_i orr_r3-r2-r3_lsl_i
cmp_r0-r1 mov_ls_r2-r1 bic_r0-r0-r1 and_r1-r2-r0 mvn_r3-r1 bic_r0-r3-r1 and_r2-r2-r0	cmp_r0-r1 bic_r0-r0-r1 bic_cs_r2-r2-r0 mov_ls_r2-r1
cmp_r0-r1 orr_cc_r2-r2-r0_lsr_i orr_cs_r2-r1-r0 orr_r3-r2-r1 bic_r1-r3-r2	cmp_r0-r1 orr_r2-r2-r0_lsr_i orr_cs_r2-r1-r0 bic_r1-r1-r2
orr_r0-r0_i bfi_r0-r0_i_i bfi_r0-r0_i_i bfi_r1-r0_i_i bfi_r2-r1_i_i bic_r3-r2-r0	orr_r0-r0_i bfi_r0-r0_i_i bfi_r2-r1_i_i bic_r3-r2-r0
bfi_r0-r1_i_i and_r2-r0-r1 add_r1-r2_i and_r1-r0-r1	orr_r0-r0_i and_r2-r0-r1 add_r1-r2_i and_r1-r0-r1
cmp_r0-r1 mov_cs_r1-r2_ror_i bfi_r1-r1_i_i eor_r1-r1_i mov_r0-r1	cmp_r0-r1 mov_cs_r1-r2_ror_i eor_r0-r1_i
and_r0-r0-r1 orr_r2-r3-r0 add_r0-r2_i mov_r3-r0 bic_r0-r2-r3 sub_r0-r0-r2	and_r0-r0-r1 orr_r2-r3-r0 add_r0-r2_i bic_r0-r2-r0 sub_r0-r0-r2
mov_r0-r1 cmp_r1-r0 mov_eq_r2_i and_r3-r2-r0 rsb_r1-r1-r3	bic_r0-r1_i rsb_r1-r0_i
cmp_r0-r1 orr_ls_r0-r2-r0 add_r0-r0-r0 bfi_r0-r0_i_i sub_r3-r0_i	cmp_r0-r1 orr_ls_r0-r2-r0 add_r0-r0-r0 sub_r3-r0_i
tst_r0_i mvn_eq_r1-r0 mvn_ne_r1-r0 eor_r2-r2-r1 add_r3-r3-r2_lsr_i	mvn_r1-r0 eor_r2-r2-r1 add_r3-r3-r2_lsr_i
cmp_r0-r1 mvn_cs_r2-r0 orr_r3-r0_i rsb_r1-r1-r2_ror_i eor_r1-r1-r3_lsr_i	cmp_r0-r1 mvn_cs_r2-r0 rsb_r1-r1-r2_ror_i eor_r1-r1-r0_lsr_i
cmp_r0-r1 rsb_cc_r2-r3-r0 mov_r3-r2 add_r3-r3_i	cmp_r0-r1 rsb_cc_r2-r3-r0 add_r3-r2_i
cmp_r0-r1 sub_ne_r2-r1-r0 sub_eq_r2-r2-r1_lsl_i orr_r3-r3-r0 eor_r0-r2-r3_lsr_i bfi_r2-r0_i_i bfi_r3-r2_i_i	cmp_r0-r1 sub_ne_r2-r1-r0 orr_r3-r3-r0 eor_r0-r2-r3_lsr_i bfi_r2-r0_i_i bfi_r3-r2_i_i
bfi_r0-r1_i_i bic_r2-r1-r0 bfi_r2-r2_i_i bic_r1-r2-r1 bic_r2-r1-r3	rsb_r2-r0-r0
mvn_r0-r1 tst_r0-r1 mvn_eq_r2-r3 bfi_r0-r2_i_i	bfi_r1-r3_i_i mvn_r0-r1
bfi_r0-r0_i_i bic_r1-r0-r2 sub_r3-r1-r0 bic_r2-r3-r1 bic_r2-r3-r2 sub_r3-r2-r0	bfi_r0-r0_i_i bic_r1-r0-r2 sub_r3-r1-r0 and_r2-r1-r3 sub_r3-r2-r0
sub_r0-r0-r1_ror_i bic_r2-r0-r1 add_r3-r2-r1_lsl_i bfi_r3-r3_i_i	sub_r0-r0-r1_ror_i bic_r2-r0-r1 add_r3-r2-r1_lsl_i
bfi_r0-r0_i_i sub_r1-r2-r0_asr_i bic_r1-r0-r1 bic_r1-r1-r2 orr_r2-r1-r3	sub_r1-r2-r0_asr_i bic_r1-r0-r1 bic_r1-r1-r2 orr_r2-r1-r3
and_r0-r1-r2 mov_r3-r2 mov_r2-r3 sub_r3-r2-r0_ror_i bic_r2-r0-r3	and_r0-r1-r2 sub_r3-r2-r0_ror_i bic_r2-r0-r3
tst_r0-r1 rsb_eq_r2-r0-r3_lsl_i bfi_r1-r2_i_i add_r1-r3-r1_asr_i rsb_r0-r1_i	add_r1-r3-r1_asr_i rsb_r0-r1_i
mov_r0-r1 bfi_r2-r0_i_i and_r3-r2-r1 bfi_r3-r3_i_i eor_r2-r3-r0	mov_r0-r1 mvn_r3-r2_asr_i bic_r3-r0-r3_lsl_i bfi_r3-r3_i_i eor_r2-r3-r0
orr_r0-r0-r1_lsr_i add_r1-r0-r2 add_r3-r1-r2 rsb_r2-r2-r3_ror_i	orr_r0-r0-r1_lsr_i add_r3-r0-r2_lsl_i rsb_r2-r2-r3_ror_i
bfi_r0-r1_i_i bfi_r1-r2_i_i orr_r3-r0-r1 orr_r3-r3-r0	bfi_r0-r1_i_i bfi_r1-r2_i_i orr_r3-r0-r1
mov_r0-r1 bfi_r2-r0_i_i bic_r3-r2-r1 bfi_r0-r3_i_i mvn_r3-r0	asr_r3-r1_i mvn_r3-r3_lsl_i
eor_r0-r1_i orr_r0-r2-r0 bfi_r2-r0_i_i bic_r3-r1-r2	mvn_r3-r2_asr_i and_r3-r1-r3_lsl_i
mov_r0-r1 eor_r1-r0-r2 eor_r1-r1-r3_ror_i add_r0-r1-r3_lsl_i mvn_r1-r0	eor_r1-r1-r2 eor_r1-r1-r3_ror_i add_r0-r1-r3_lsl_i mvn_r1-r0
mvn_r0-r1 and_r0-r0-r2 bic_r2-r3-r2 add_r2-r2-r2 eor_r3-r2-r0	bic_r0-r2-r1 bic_r2-r3-r2 eor_r3-r0-r2_lsl_i
bic_r0-r1-r0 and_r2-r3-r2 and_r1-r2_i add_r0-r0-r1_ror_i and_r3-r0_i	bic_r0-r1-r0 and_r3-r0_i
cmp_r0-r1 mov_ge_r2_i bfi_r0-r2_i_i bfi_r0-r0_i_i orr_r0-r0_i	orr_r0-r0_i
cmp_r0_i mov_ls_r1-r2 mov_hi_r1_i orr_r0-r1_i	cmp_r0_i mov_r0_i orr_ls_r0-r0-r2
bic_r0-r1-r2 orr_r2-r0-r1 orr_r2-r2-r3_lsl_i orr_r0-r0-r2 bic_r0-r0-r2	bic_r0-r1-r1
sub_r0-r1-r2 bic_r3-r1-r0 and_r2-r1-r0_lsl_i bic_r3-r3-r2	rsb_r0-r2-r1 orr_r2-r0-r0_lsl_i bic_r3-r1-r2
tst_r0-r1 and_ne_r0-r2-r1_ror_i sub_r1-r2-r0_ror_i mvn_r3-r1 eor_r3-r3_i mov_r1-r3	tst_r0-r1 and_ne_r0-r2-r1_ror_i sub_r1-r2-r0_ror_i mvn_r3-r1 eor_r1-r3_i
bic_r0-r1-r2 add_r0-r0-r3 bic_r3-r3-r0 and_r1-r0-r3 sub_r0-r1_i	mvn_r0_i
cmp_r0-r1 sub_ne_r2-r1_i sub_eq_r2-r1-r2 mvn_r1-r2 mvn_r0-r1 bfi_r0-r0_i_i	cmp_r0-r1 mov_ne_r2_i rsb_r0-r2-r1
tst_r0-r1 eor_ne_r2-r1-r2 mvn_ne_r2-r0 rsb_r3-r1-r0_lsl_i orr_r1-r3-r2_ror_i and_r1-r1-r0_lsl_i bfi_r0-r1_i_i	unk
cmp_r0_i mov_hi_r1_i mvn_r2-r1 orr_r1-r3-r2 eor_r1-r3-r1	cmp_r0_i mov_hi_r1_i mvn_r2-r1 bic_r1-r2-r3
add_r0-r1-r2_lsl_i bfi_r3-r0_i_i mvn_r0-r3 bfi_r2-r0_i_i mov_r1-r0 and_r0-r1-r2_lsr_i	add_r0-r1-r2_lsl_i bfi_r3-r0_i_i mvn_r0-r3 bfi_r2-r0_i_i and_r0-r0-r2_lsr_i
bfi_r0-r1_i_i tst_r0_i mov_eq_r1_i rsb_r2-r3-r1	tst_r1_i mov_eq_r1_i rsb_r2-r3-r1
sub_r0-r1-r2 mov_r3-r0_asr_i rsb_r3-r3-r0 orr_r0-r0-r3	sub_r0-r1-r2 sub_r3-r0-r0_asr_i orr_r0-r0-r3
cmp_r0-r1 mvn_ge_r2-r3 mvn_r1-r2 mvn_r3-r1 bfi_r0-r3_i_i	cmp_r0-r1 mvn_ge_r2-r3 bfi_r0-r2_i_i
sub_r0-r1-r0 eor_r1-r0_i orr_r2-r1_i mvn_r0-r2 add_r3-r2-r0_lsl_i	sub_r0-r1-r0 orr_r2-r0_i mvn_r0-r2 add_r3-r2-r0_lsl_i
and_r0-r1-r2_lsr_i tst_r1-r0 rsb_eq_r3-r1_i rsb_r3-r2-r3 rsb_r2-r2-r3	and_r0-r1-r2_lsr_i tst_r1-r0 rsb_eq_r3-r1_i sub_r2-r3-r2_lsl_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r2 mov_r3-r0	tst_r0-r1 mvn_r3-r1 mvn_cs_r3-r2
sub_r0-r1_i orr_r2-r0-r1 bic_r3-r0-r2 rsb_r2-r3_i	mov_r2_i
rsb_r0-r1-r0 mov_r2-r0 bic_r3-r1-r2 bfi_r2-r1_i_i bic_r1-r0-r2 and_r1-r3-r1	bic_r1-r2-r2
tst_r0_i mov_ne_r0_i mov_eq_r0-r1 eor_r2-r1-r0 and_r1-r1-r2	tst_r0_i bic_r1-r1_i and_ge_r1-r0-r1_lsr_i
orr_r0-r0_i and_r1-r2-r0_lsr_i mov_r3-r1 mvn_r2-r3 and_r0-r0-r2_lsr_i	orr_r0-r0_i and_r1-r2-r0_lsr_i mvn_r2-r1 and_r0-r0-r2_lsr_i
mov_r0-r1 add_r0-r0_i rsb_r0-r0-r1_ror_i mov_r2-r0 bic_r3-r2-r0	bic_r3-r2-r2
tst_r0-r1 mov_ne_r0-r1_lsl_i mov_eq_r0_i mov_r2-r0 bic_r1-r2-r0	eor_r1-r2-r2
mov_r0-r1 bfi_r2-r1_i_i bic_r3-r2-r0 eor_r2-r1-r3	mov_r3-r2_lsr_i orr_r2-r1-r3_lsl_i
tst_r0-r1 mvn_eq_r0-r2 mvn_r2-r3 bic_r3-r2-r3 bic_r2-r3-r0 mov_r3-r2_lsr_i	tst_r0-r1 mvn_ls_r0-r2 mvn_r2-r3 bic_r2-r2-r0 mov_r3-r2_lsr_i
cmp_r0-r1 add_cc_r2-r0_i bic_r3-r1-r2 sub_r0-r3-r0 and_r2-r2-r0 bic_r2-r2-r3	cmp_r0-r1 add_cc_r2-r0_i bic_r3-r1-r2 sub_r0-r3-r0 and_r2-r2-r0
bic_r0-r1-r2 orr_r1-r2-r1 eor_r1-r1-r0 sub_r2-r2-r1	eor_r2-r1-r1
cmp_r0_i sub_hi_r1-r2-r0 mov_r2-r1_lsl_i mov_r1-r2 mov_r2-r1 bfi_r2-r2_i_i bfi_r1-r2_i_i	cmp_r0_i sub_hi_r1-r2-r0 lsl_r1-r1_i
add_r0-r1_i bfi_r1-r0_i_i bfi_r0-r1_i_i orr_r1-r0_i	add_r0-r1_i orr_r1-r0_i
bfi_r0-r1_i_i bic_r1-r2-r3 rsb_r0-r0-r2 eor_r2-r1-r0 orr_r2-r1-r2	bfi_r0-r1_i_i bic_r1-r2-r3 rsb_r0-r0-r2 orr_r2-r1-r0
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r2 bfi_r2-r2_i_i add_r1-r2-r0_lsr_i	mvn_r0-r2 add_r1-r2-r0_lsr_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 and_r0-r0-r1 add_r3-r0-r0 orr_r1-r3_i and_r3-r1-r0	bic_r1-r0-r2 add_r3-r1-r1 orr_r0-r3_i and_r3-r1-r0
tst_r0-r1 mvn_ne_r0-r2 mov_eq_r0-r1 add_r3-r0-r1 bfi_r2-r3_i_i bfi_r3-r2_i_i	tst_r0-r1 mov_cs_r0-r1 mvn_ne_r0-r2 add_r3-r0-r1 bfi_r3-r2_i_i
tst_r0-r1 add_eq_r1-r1-r2 mov_eq_r1-r2_lsr_i eor_r1-r0-r1	tst_r0-r1 mov_eq_r1-r2_lsr_i eor_r1-r0-r1
cmp_r0_i mov_ge_r1_i and_r0-r1_i orr_r2-r1-r0 and_r0-r1-r2 rsb_r1-r0_i	cmp_r0_i mov_ge_r1_i rsb_r1-r1_i
tst_r0-r1 and_ne_r2-r1_i and_eq_r2-r1_i orr_r0-r2-r0_lsr_i and_r3-r2-r0_ror_i	tst_r0-r1 and_ne_r2-r1_i and_eq_r2-r1_i and_r3-r2-r0_ror_i
tst_r0_i mov_ne_r0-r1_lsr_i orr_r1-r2-r0_ror_i bic_r2-r2-r1 bfi_r3-r2_i_i eor_r0-r3_i and_r1-r3-r0	bic_r1-r3_i
add_r0-r1_i bfi_r2-r0_i_i orr_r3-r2_i sub_r2-r3_i bfi_r0-r2_i_i	add_r0-r1_i bic_r0-r0_i
bic_r0-r1-r2 bic_r3-r1-r0 sub_r2-r1_i eor_r2-r1-r2 sub_r2-r3-r2	and_r3-r1-r2 sub_r2-r1_i eor_r2-r1-r2 sub_r2-r3-r2
orr_r0-r1-r2 cmp_r0-r1 rsb_cc_r2-r1-r0 sub_r1-r2_i mov_r3-r1	sub_r3-r2_i
mvn_r0-r1 add_r0-r0_i mov_r2-r0 sub_r3-r3-r2	rsb_r0-r1_i sub_r3-r3-r0
eor_r0-r0-r1 bfi_r2-r0_i_i orr_r3-r3-r1_ror_i eor_r3-r2-r3 and_r3-r3-r2	eor_r0-r0-r1 bfi_r2-r0_i_i bic_r1-r2-r1_ror_i bic_r3-r1-r3
bfi_r0-r0_i_i mov_r1-r0 mov_r2-r1 and_r2-r2-r0_ror_i sub_r2-r1-r2_ror_i	and_r2-r0-r0_ror_i sub_r2-r0-r2_ror_i
tst_r0-r1 orr_ne_r0-r1-r2 orr_eq_r0-r3-r2_ror_i eor_r3-r0_i mov_r0-r3_ror_i and_r3-r1-r0	tst_r0-r1 orr_ne_r0-r1-r2 orr_eq_r0-r3-r2_ror_i eor_r3-r0_i and_r3-r1-r3_ror_i
sub_r0-r1-r2_ror_i bfi_r1-r0_i_i bfi_r0-r1_i_i eor_r1-r3-r0_lsr_i	sub_r0-r1-r2_ror_i bfi_r0-r0_i_i eor_r1-r3-r0_lsr_i
tst_r0-r1 add_ne_r0-r2-r2 sub_ne_r0-r3_i mvn_r1-r0 eor_r2-r1_i bfi_r3-r2_i_i	tst_r0-r1 sub_ne_r0-r3_i mvn_r1-r0 rsb_r2-r1_i bfi_r3-r2_i_i
cmp_r0_i mvn_cc_r1-r0 mvn_cs_r1-r0 mvn_r2-r1 orr_r1-r3-r2_ror_i mvn_r2-r1 bfi_r1-r2_i_i	orr_r1-r3-r0_ror_i eor_r1-r1_i
cmp_r0-r1 mov_lt_r0-r2_lsr_i mov_ge_r0_i mov_r1-r0	cmp_r0-r1 mov_r1_i mov_lt_r1-r2_lsr_i
cmp_r0-r1 add_hi_r1-r2-r1 eor_r0-r0-r1_lsr_i sub_r1-r2_i bic_r1-r0-r1 bfi_r1-r1_i_i bfi_r0-r1_i_i	cmp_r0-r1 add_hi_r1-r2-r1 eor_r0-r0-r1_lsr_i sub_r1-r2_i bic_r1-r0-r1 bfi_r0-r1_i_i
eor_r0-r1_i sub_r2-r3-r1_lsr_i eor_r0-r0_i eor_r3-r0_i bic_r1-r2-r3 bic_r2-r1-r3	sub_r2-r3-r1_lsr_i bic_r2-r2-r1
and_r0-r1-r2 tst_r0-r2 mvn_eq_r3-r0 and_r3-r3_i	tst_r2-r1 unk and_r3-r3_i
cmp_r0-r1 eor_ge_r2-r0-r3 add_r0-r0-r2 and_r3-r0_i bfi_r1-r3_i_i	bic_r1-r1_i
add_r0-r1-r1 tst_r0_i add_eq_r2-r3-r0_asr_i bfi_r2-r2_i_i mov_r1-r2_asr_i	add_r0-r1-r1 tst_r0_i add_eq_r2-r3-r0_asr_i mov_r1-r2_asr_i
tst_r0-r1 mov_ne_r1-r2_lsr_i mov_eq_r1-r2 add_r0-r1_i	tst_r0-r1 mov_ne_r2-r2_lsr_i add_r0-r2_i
tst_r0_i mvn_ne_r1-r2 bfi_r3-r1_i_i bfi_r1-r3_i_i bic_r2-r0-r1	tst_r0_i mvn_ne_r1-r2 bfi_ne_r1-r1_i_i bic_r2-r0-r1
bfi_r0-r1_i_i sub_r0-r1-r0_lsl_i sub_r0-r0-r1 mov_r2-r0	bfi_r0-r1_i_i sub_r0-r1-r0_lsl_i rsb_r2-r1-r0
tst_r0-r1 mvn_eq_r2-r3 mov_ne_r2-r3_asr_i mvn_r3-r2 mov_r1-r3 sub_r0-r1-r3_lsr_i mov_r2-r0_asr_i	tst_r1-r0 mvn_ne_r3-r3_asr_i sub_r0-r3-r3_lsr_i mov_r2-r0_asr_i
and_r0-r1-r2_lsl_i add_r1-r0_i orr_r2-r1-r0_lsl_i bfi_r2-r2_i_i	and_r0-r1-r2_lsl_i add_r1-r0_i orr_r2-r1-r0_lsl_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r0 eor_r1-r0_i rsb_r0-r1-r2_lsl_i and_r1-r0_i	add_r1-r0_i and_r1-r1_i
tst_r0-r1 sub_ne_r0-r2_i bic_r1-r1-r0 bfi_r2-r1_i_i	tst_r0-r1 and_ne_r1-r1-r2_ror_i bfi_r2-r1_i_i
and_r0-r1-r2 sub_r3-r1_i orr_r2-r0_i bic_r3-r2-r3 bfi_r0-r3_i_i and_r2-r0_i	and_r0-r1-r2 bfi_r0-r0_i_i and_r2-r0_i
rsb_r0-r1-r2 bic_r0-r3-r0 eor_r3-r0_i mvn_r0-r3 and_r2-r0_i mvn_r0-r2	rsb_r0-r1-r2 and_r3-r3_i unk
cmp_r0-r1 sub_ne_r2-r2-r3 sub_eq_r2-r2-r3 rsb_r0-r1-r3 bfi_r1-r0_i_i bic_r1-r1-r2 mov_r2-r1	rsb_r2-r3-r2 rsb_r0-r1-r3 bfi_r1-r0_i_i bic_r2-r1-r2
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 bfi_r3-r3_i_i bic_r0-r2-r3 and_r2-r0-r2_lsl_i	tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 bic_r0-r2-r3 and_r2-r0-r2_lsl_i
mov_r0-r1_lsl_i and_r2-r3-r0 bfi_r2-r2_i_i bfi_r0-r2_i_i	mov_r0-r1_lsl_i
cmp_r0-r1 orr_cs_r2-r3-r2_asr_i orr_r1-r1-r2 bic_r0-r1-r0 sub_r1-r1-r0 and_r0-r1-r0	bic_r0-r0-r0
and_r0-r1-r2 bfi_r1-r3_i_i bic_r3-r1-r0 add_r1-r3-r0	and_r0-r1-r2 bfi_r1-r3_i_i orr_r1-r0-r1
orr_r0-r1-r2_ror_i and_r1-r0_i rsb_r1-r0-r1_lsr_i mvn_r3-r1	orr_r0-r1-r2_ror_i sub_r3-r0_i
cmp_r0_i mvn_eq_r1-r0 bfi_r2-r1_i_i mov_r0-r2 eor_r2-r0_i	cmp_r0_i mvn_eq_r1-r0 bfi_r2-r1_i_i eor_r2-r2_i
rsb_r0-r1-r0_ror_i eor_r0-r2-r0_ror_i bic_r0-r1-r0 eor_r1-r0-r3 bic_r2-r1-r2	rsb_r0-r1-r0_ror_i bic_r0-r1-r0_ror_i eor_r1-r0-r3 bic_r2-r1-r2
rsb_r0-r1_i eor_r2-r0_i add_r0-r2-r2 bic_r2-r0-r1 add_r2-r2-r2 bfi_r1-r2_i_i	unk
bfi_r0-r0_i_i mvn_r1-r2 bic_r3-r1-r2 bfi_r1-r0_i_i eor_r3-r3-r1 orr_r2-r3_i	mvn_r1-r2 bic_r3-r1-r2 bfi_r1-r0_i_i eor_r3-r3-r1 orr_r2-r3_i
tst_r0-r1 add_ne_r0-r0-r1 add_eq_r0-r0-r2 orr_r1-r0-r1 mvn_r2-r1 bic_r1-r1-r2	tst_r0-r1 add_ne_r0-r0-r1 add_ls_r0-r0-r2 orr_r1-r0-r1
cmp_r0-r1 mvn_cs_r1-r0 eor_r1-r2-r1 bfi_r3-r3_i_i bic_r0-r3-r1 add_r1-r1-r0_asr_i	cmp_r0-r1 mvn_cs_r1-r0 eor_r1-r2-r1 bic_r0-r3-r1 add_r1-r1-r0_asr_i
and_r0-r1_i eor_r2-r2-r1_lsr_i cmp_r0-r1 add_lt_r2-r2-r1_lsl_i bfi_r3-r2_i_i	eor_r2-r2-r1_ror_i bfi_r3-r2_i_i
bic_r0-r1-r2 bic_r0-r2-r0 bfi_r1-r0_i_i bic_r0-r3-r1 bic_r0-r0-r1	bfi_r1-r2_i_i bic_r0-r3-r1
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 sub_r3-r1_i sub_r0-r2-r3 rsb_r2-r2-r0_lsr_i bfi_r2-r2_i_i and_r0-r2-r1	mvn_r1-r2 sub_r3-r1_i sub_r0-r2-r3 rsb_r2-r2-r0_lsr_i bfi_r2-r2_i_i and_r0-r2-r1
tst_r0_i mov_eq_r1-r0_asr_i rsb_r0-r1-r2 and_r2-r0_i bfi_r2-r2_i_i bfi_r1-r2_i_i	tst_r0_i mov_eq_r1-r0_asr_i rsb_r0-r1-r2 and_r2-r0_i bfi_r1-r2_i_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 orr_r3-r1-r0	tst_r0_i unk unk
bfi_r0-r0_i_i bfi_r1-r0_i_i sub_r2-r1_i orr_r3-r0-r2_asr_i	bfi_r0-r0_i_i sub_r2-r1_i orr_r3-r0-r2_asr_i
tst_r0_i orr_eq_r1-r2-r0 bfi_r3-r1_i_i rsb_r3-r0-r3_ror_i bfi_r0-r3_i_i rsb_r0-r0_i	rsb_r3-r0-r3_asr_i bfi_r0-r3_i_i rsb_r0-r0_i
add_r0-r0-r1 and_r1-r0-r2_ror_i mvn_r3-r1 bic_r2-r1-r3	add_r0-r0-r1 and_r2-r0-r2_ror_i
and_r0-r1-r0 sub_r2-r1-r0 bic_r0-r1-r2 mvn_r2-r0 eor_r3-r2-r0_lsl_i mvn_r1-r3	and_r3-r0-r1 eor_r1-r3-r3_lsl_i
tst_r0_i add_eq_r0-r1-r2_lsr_i mvn_eq_r0-r2 and_r2-r0_i	tst_r0_i mvn_eq_r0-r2 and_r2-r0_i
tst_r0-r1 mvn_ne_r2-r3 mov_r1-r2 cmp_r1-r2 mov_lt_r3_i mov_r1-r3	mov_r1-r3
tst_r0-r1 rsb_ne_r2-r1-r2_lsl_i rsb_eq_r2-r0-r2 bfi_r3-r2_i_i sub_r0-r2-r3_asr_i	tst_r0-r1 rsb_ne_r2-r1-r2_lsl_i rsb_eq_r2-r0-r2 sub_r0-r2-r3_asr_i
mov_r0-r1 mov_r2-r3 add_r1-r2_i rsb_r3-r1-r0	add_r2-r3_i sub_r3-r1-r2
bfi_r0-r1_i_i bic_r2-r0-r1 bic_r1-r1-r2 mov_r0-r1 add_r1-r1-r0	add_r1-r1-r1
cmp_r0_i mvn_cc_r1-r0 mvn_cs_r1-r0 eor_r1-r2-r1	mvn_r1-r0 eor_r1-r2-r1
cmp_r0-r1 mov_hi_r2-r0_ror_i bic_r0-r2-r3 mov_r3-r2 orr_r2-r3-r0_asr_i mov_r3-r2	cmp_r0-r1 mov_hi_r2-r0_ror_i bic_r0-r2-r3 orr_r3-r2-r0_asr_i
eor_r0-r1-r0 sub_r0-r0-r2 add_r2-r2-r0_asr_i mov_r1-r2	eor_r0-r1-r0 sub_r0-r0-r2 add_r1-r2-r0_asr_i
tst_r0-r1 mvn_ne_r2-r0 and_r2-r2-r1 bic_r1-r0-r2 bic_r1-r2-r1	tst_r1-r0 eor_ls_r0-r1-r2 bic_r1-r1-r0
cmp_r0_i mov_ge_r0_i bic_r1-r1-r0 orr_r2-r1-r2 bic_r0-r2-r0	cmp_r0_i mov_ge_r0_i orr_r2-r1-r2 bic_r0-r2-r0
bic_r0-r1-r0 bic_r0-r2-r0 bic_r2-r1-r0 add_r0-r3_i eor_r2-r0-r2 bfi_r0-r2_i_i	and_r0-r0-r2 bic_r2-r1-r0 add_r0-r3_i eor_r2-r0-r2 bfi_r0-r2_i_i
eor_r0-r1-r2 bic_r2-r3-r0 bic_r1-r2-r0 mov_r3-r1	eor_r0-r1-r2 bic_r3-r3-r0
cmp_r0_i mvn_ge_r1-r2 bic_r3-r1-r3 mov_r2-r3	cmp_r0_i mvn_ge_r1-r2 bic_r2-r1-r3
rsb_r0-r1_i mov_r2-r1 eor_r0-r2-r0 bic_r1-r3-r0	rsb_r0-r1_i eor_r0-r1-r0 bic_r1-r3-r0
and_r0-r0_i eor_r1-r0_i sub_r2-r1-r2 mov_r1-r2	and_r0-r0_i eor_r1-r0_i sub_r1-r1-r2
tst_r0-r1 and_ne_r1-r2_i rsb_r2-r0-r2_ror_i bic_r1-r2-r1 mov_r2-r1 bic_r1-r0-r2	tst_r0-r1 and_ne_r1-r2_i rsb_r2-r0-r2_ror_i bic_r1-r2-r1 bic_r1-r0-r1
mvn_r0-r1 mvn_r1-r0 bfi_r2-r1_i_i add_r3-r1-r0 and_r1-r3-r2 bfi_r1-r1_i_i	bfi_r2-r1_i_i and_r1-r2-r2 bfi_r1-r2_i_i
cmp_r0_i orr_lt_r1-r0-r1 orr_ge_r1-r2-r3 bfi_r1-r1_i_i	cmp_r0_i orr_r1-r0-r1 orr_ge_r1-r2-r3
tst_r0-r1 add_ne_r2-r0-r1_ror_i bfi_r0-r2_i_i sub_r1-r3_i sub_r2-r3-r0_ror_i rsb_r2-r2-r1 bfi_r3-r2_i_i	mov_r2-r0_ror_i add_r2-r2_i bfi_r3-r2_i_i
cmp_r0_i add_lt_r1-r1_i add_ge_r1-r2-r3_asr_i mvn_r0-r1 bfi_r0-r0_i_i mvn_r1-r2 and_r1-r0-r1	cmp_r0_i add_lt_r1-r1_i add_ge_r1-r2-r3_asr_i mvn_r0-r1 bfi_r0-r0_i_i bic_r1-r0-r2
cmp_r0-r1 eor_ls_r2-r0-r3_lsl_i bic_r0-r2-r1 mvn_r3-r0 add_r1-r3_i	cmp_r0-r1 eor_ls_r2-r0-r3_lsl_i bic_r0-r2-r1 rsb_r1-r0_i
sub_r0-r1_i and_r2-r0-r1 bfi_r1-r1_i_i mvn_r3-r2 bic_r0-r1-r3 eor_r2-r0-r1_asr_i	sub_r3-r1-r1_lsl_i bic_r0-r1-r3 eor_r2-r0-r1_asr_i
tst_r0-r1 mov_ne_r2_i bic_r0-r2-r3 bic_r1-r0-r2 add_r2-r1-r3_lsr_i	mov_r2-r3_lsr_i
cmp_r0_i mvn_cc_r0-r1 mvn_cs_r0-r1 rsb_r1-r2-r0	mvn_r0-r1 rsb_r1-r2-r0
bic_r0-r0-r1 mov_r1-r0 orr_r0-r0_i sub_r2-r1-r2 bfi_r1-r0_i_i bic_r1-r2-r1	bic_r0-r0-r1 rsb_r1-r2-r0 bic_r1-r1-r0 unk
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2_i bfi_r3-r2_i_i mov_r0-r3_asr_i	mov_r0-r3_asr_i
cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 tst_r2-r0 mov_ne_r0-r1 eor_r0-r0-r3	mvn_r1-r2 tst_r2-r0 mov_ne_r0-r1 eor_r0-r0-r3
add_r0-r1-r1 sub_r1-r0-r1 mvn_r2-r1 bfi_r2-r2_i_i	mvn_r2-r1 bfi_r2-r2_i_i
sub_r0-r0-r1_ror_i bic_r2-r1-r0 eor_r1-r1_i and_r1-r2-r1	sub_r0-r0-r1_ror_i bic_r2-r1-r0 bic_r1-r2_i
cmp_r0-r1 and_ls_r2-r3_i and_hi_r2-r2-r0 bic_r0-r0-r2 orr_r1-r0_i	cmp_r0-r1 and_ls_r2-r3_i bic_r0-r0-r2 orr_r1-r0_i
mvn_r0-r1 eor_r1-r0-r1_lsr_i add_r2-r1_i sub_r2-r2_i bic_r2-r2-r1	and_r2-r1_i
bfi_r0-r0_i_i orr_r0-r0-r1 sub_r1-r2-r0 bfi_r0-r1_i_i bfi_r3-r0_i_i bfi_r2-r3_i_i	orr_r3-r0-r1 bfi_r2-r3_i_i
and_r0-r1-r2 mov_r3-r0 rsb_r0-r3_i mov_r2-r0	and_r3-r1-r2 rsb_r2-r3_i
add_r0-r1-r2 eor_r1-r0_i bfi_r3-r1_i_i mvn_r1-r3	sub_r2-r1-r2 mvn_r1-r3 bfi_r1-r2_i_i
cmp_r0-r1 mov_cc_r0-r1 and_r2-r0-r1 sub_r0-r1_i bfi_r2-r2_i_i mvn_r3-r0 eor_r2-r2-r3	cmp_r0-r1 mov_cc_r0-r1 and_r2-r0-r1 sub_r0-r1_i mvn_r3-r0 eor_r2-r2-r3
eor_r0-r0_i bic_r1-r0-r2 orr_r3-r1_i bfi_r1-r3_i_i	eor_r0-r0_i bic_r1-r0-r2 orr_r1-r1_i
cmp_r0-r1 eor_ne_r1-r2-r3_asr_i eor_eq_r1-r2-r0 mov_r2-r1_ror_i orr_r3-r0-r2 mov_r2-r3	cmp_r0-r1 eor_ne_r1-r2-r3_asr_i eor_eq_r1-r2-r0 orr_r3-r0-r1_ror_i mov_r2-r3
cmp_r0-r1 mov_ls_r2_i mov_r3-r2 sub_r2-r3_i and_r2-r2_i	cmp_r0-r1 mov_ls_r2_i sub_r2-r2_i and_r2-r2_i
bfi_r0-r1_i_i mov_r2-r0 bfi_r3-r2_i_i add_r1-r3_i orr_r1-r1_i add_r0-r1-r3	bfi_r0-r1_i_i bfi_r3-r0_i_i add_r1-r3_i orr_r1-r1_i add_r0-r1-r3
bfi_r0-r1_i_i mov_r1-r0 rsb_r1-r1_i bfi_r0-r1_i_i	bfi_r0-r1_i_i add_r1-r0_i bfi_r0-r1_i_i
bfi_r0-r1_i_i orr_r2-r0-r3_lsl_i bfi_r1-r2_i_i eor_r0-r1-r3	bfi_r1-r0_i_i eor_r0-r1-r3
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r2 bfi_r1-r0_i_i	mvn_r0-r2 bfi_r1-r0_i_i
bfi_r0-r1_i_i add_r0-r0_i sub_r1-r0_i mov_r0-r1	bfi_r0-r1_i_i sub_r0-r0_i
bic_r0-r1-r2 rsb_r2-r3-r0_lsl_i sub_r1-r2-r0 bfi_r0-r1_i_i	bic_r0-r1-r2 rsb_r1-r3-r0 bfi_r0-r1_i_i
bfi_r0-r1_i_i orr_r0-r2-r0 orr_r1-r2-r0_lsr_i eor_r0-r1_i	orr_r0-r2-r0 orr_r1-r2-r0_lsr_i eor_r0-r1_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r0 bfi_r2-r1_i_i	tst_r0-r1 mov_ne_r1-r2 bfi_ls_r2-r0_i_i
and_r0-r1-r0_lsr_i bfi_r2-r1_i_i bic_r0-r2-r0 and_r0-r0_i	and_r0-r1-r0_lsr_i bic_r0-r2-r0 and_r0-r0_i
eor_r0-r0-r1 bfi_r1-r0_i_i rsb_r2-r0-r3 eor_r2-r3-r2_ror_i orr_r3-r2-r1_lsr_i	eor_r0-r0-r1 rsb_r2-r0-r3 eor_r2-r3-r2_ror_i orr_r3-r2-r1_lsr_i
cmp_r0_i mov_eq_r1_i mov_r2-r1 mov_r1-r2 mvn_r2-r3 bic_r0-r2-r1	cmp_r0_i mvn_r2-r3 mov_eq_r1_i bic_r0-r2-r1
tst_r0_i eor_eq_r1-r1-r2_ror_i bfi_r1-r1_i_i	tst_r0_i eor_eq_r1-r1-r2_ror_i
bic_r0-r1-r2 tst_r3_i mov_ne_r2-r0 mov_r1-r2	tst_r3_i bic_r1-r1-r2 orr_ls_r1-r2-r2
cmp_r0-r1 eor_eq_r2-r0_i orr_ls_r2-r1-r0 bfi_r2-r2_i_i	cmp_r0-r1 orr_ls_r2-r1-r0 bfi_r2-r2_i_i
bic_r0-r1-r2 bic_r2-r3-r0 add_r2-r2-r0 bic_r0-r3-r2	sub_r0-r1-r1
tst_r0_i mvn_eq_r0-r1 mvn_r1-r0 eor_r2-r3-r1_ror_i	tst_r0_i mvn_ne_r1-r0 eor_r2-r3-r1_ror_i
tst_r0-r1 add_ne_r2-r0_i rsb_r1-r3-r2_asr_i mov_r0-r1 add_r2-r0_i	tst_r0-r1 add_ne_r2-r0_i rsb_r1-r3-r2_asr_i add_r2-r1_i
cmp_r0-r1 mvn_ls_r0-r1 mvn_hi_r0-r2 bfi_r0-r0_i_i bfi_r3-r0_i_i bfi_r1-r3_i_i mov_r3-r1	cmp_r0-r1 mvn_ls_r0-r1 mvn_hi_r0-r2 bfi_r3-r0_i_i bfi_r1-r3_i_i mov_r3-r1
mov_r0-r1 mov_r1-r0 bfi_r2-r2_i_i bic_r3-r2-r1	bfi_r2-r2_i_i bic_r3-r2-r1
sub_r0-r1-r2 add_r3-r1-r3_ror_i sub_r2-r0-r2 sub_r0-r3-r2	ror_r0-r3_i add_r0-r0-r2_lsl_i
cmp_r0_i mov_ne_r1_i mov_eq_r1-r0_asr_i sub_r0-r2_i sub_r1-r0-r1_asr_i	sub_r1-r2_i
bfi_r0-r1_i_i and_r2-r0-r1_ror_i bfi_r3-r2_i_i mvn_r2-r3	and_r2-r0-r1_ror_i bfi_r3-r2_i_i mvn_r2-r3
tst_r0-r1 eor_ne_r1-r2_i and_r3-r3-r0 rsb_r2-r1_i bic_r2-r3-r2 and_r2-r2-r3	tst_r0-r1 eor_ne_r1-r2_i and_r3-r3-r0 rsb_r2-r1_i bic_r2-r3-r2
mvn_r0-r1 and_r0-r0_i rsb_r2-r0-r1 add_r0-r3-r2	orr_r2-r1_i rsb_r2-r2-r1_lsl_i add_r0-r3-r2
and_r0-r1-r2 cmp_r1-r0 mov_eq_r3-r1 mov_r1-r3 rsb_r2-r3-r1	sub_r2-r3-r3
bfi_r0-r1_i_i orr_r2-r2-r0 bic_r3-r3-r2 rsb_r1-r3-r2 bfi_r0-r1_i_i	orr_r2-r2-r0 bic_r3-r3-r2 rsb_r1-r3-r2 bfi_r0-r1_i_i
eor_r0-r1_i tst_r2_i mvn_eq_r3-r0 mov_r2-r3_lsr_i mov_r3-r2	tst_r2_i mvn_ge_r3-r1 mov_r2-r3_lsr_i mov_r3-r2
tst_r0-r1 orr_eq_r0-r2_i bic_r2-r1-r0 bic_r3-r2-r0	tst_r0-r1 orr_ge_r0-r2_i bic_r3-r1-r0
rsb_r0-r1_i mov_r2-r0_lsl_i add_r2-r2_i mvn_r3-r2 sub_r0-r3-r0	rsb_r0-r1_i add_r3-r0_i mvn_r2-r3 sub_r0-r2-r0_lsl_i
mov_r0-r1 add_r2-r0-r2 bfi_r0-r2_i_i orr_r2-r0-r2	add_r2-r2-r1 bfi_r1-r2_i_i orr_r2-r1-r2
tst_r0-r1 eor_ne_r2-r2-r0_lsl_i mvn_r1-r2 and_r3-r2-r1 rsb_r0-r2_i bic_r0-r3-r0	bic_r0-r3-r3
tst_r0-r1 sub_ne_r2-r3_i sub_eq_r2-r3-r1_lsr_i add_r1-r2_i and_r1-r1-r2 rsb_r0-r1_i sub_r2-r0_i bfi_r1-r2_i_i	sub_r2-r3-r1_lsr_i tst_r1-r0 sub_ne_r2-r3_i add_r1-r2_i and_r1-r1-r2 bic_r1-r1_i
and_r0-r0_i and_r0-r0_i mvn_r1-r0 mvn_r2-r1 add_r2-r2_i	and_r0-r0_i add_r2-r0_i
mvn_r0-r1 and_r2-r1-r0_lsl_i orr_r1-r1-r2 bfi_r2-r1_i_i mvn_r0-r2	mvn_r0-r1 mvn_r2-r0_lsl_i orr_r0-r0-r2_lsl_i
mov_r0-r1 mvn_r2-r1 rsb_r2-r2_i bic_r1-r0-r2 eor_r0-r2-r1_lsl_i bfi_r0-r0_i_i	mvn_r2-r1 rsb_r2-r2_i bic_r1-r1-r2 eor_r0-r2-r1_lsl_i
tst_r0-r1 mvn_ne_r1-r0 orr_r0-r0-r1 rsb_r2-r1-r0 rsb_r0-r2_i	rsb_r0-r0_i
tst_r0_i mvn_ne_r1-r2 bic_r2-r1-r3 mvn_r3-r1 bic_r1-r2-r3 orr_r1-r2-r1_ror_i	tst_r0_i mvn_ne_r1-r2 bic_r1-r1-r3 orr_r1-r1-r1_ror_i
and_r0-r0_i cmp_r1-r0 orr_cc_r2-r3-r0 bfi_r3-r2_i_i mov_r0-r3_asr_i	mov_r0-r3_asr_i
cmp_r0_i mov_ne_r1-r0_asr_i mov_eq_r1-r2 orr_r0-r1_i mov_r2-r0	cmp_r0_i mov_ne_r1-r0_asr_i mov_eq_r1-r2 orr_r2-r1_i
mov_r0-r1 eor_r2-r3_i and_r1-r2_i sub_r0-r0-r1 orr_r1-r1-r0_asr_i rsb_r1-r1_i	eor_r0-r3_i and_r0-r0_i sub_r1-r1-r0 orr_r3-r0-r1_asr_i rsb_r1-r3_i
sub_r0-r1-r0_lsl_i mov_r2-r0 bfi_r0-r2_i_i bfi_r1-r0_i_i bic_r0-r1-r0 bic_r3-r2-r0	sub_r3-r1-r0_lsl_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i bfi_r0-r2_i_i rsb_r0-r0_i	rsb_r0-r0_i unk
bic_r0-r1-r2 bfi_r1-r1_i_i rsb_r2-r1_i sub_r1-r0-r2 bfi_r3-r1_i_i	bic_r0-r1-r2 eor_r2-r1_i sub_r1-r0-r2 bfi_r3-r1_i_i
orr_r0-r1-r2_asr_i mvn_r1-r0 bic_r3-r0-r1 orr_r1-r3_i bfi_r3-r1_i_i	orr_r0-r1-r2_asr_i orr_r3-r0_i
tst_r0-r1 mvn_eq_r2-r3 rsb_r3-r2_i sub_r1-r3-r2 rsb_r2-r3_i add_r0-r1-r2_lsl_i	mov_r0_i
eor_r0-r1-r0_asr_i mov_r1-r2_ror_i orr_r2-r1-r0_lsl_i mov_r3-r0 and_r0-r3-r2	eor_r0-r1-r0_asr_i mov_r1-r2_ror_i orr_r2-r1-r0_lsl_i and_r0-r0-r2
tst_r0_i mvn_ne_r1-r0 bfi_r2-r1_i_i mov_r1-r2_lsr_i rsb_r2-r1_i	mov_r1-r2_lsr_i rsb_r2-r1_i
sub_r0-r1-r2 and_r1-r3_i orr_r1-r1-r0_asr_i add_r1-r1-r1_lsl_i add_r1-r2-r1_lsl_i bfi_r3-r1_i_i	bfi_r3-r2_i_i
tst_r0_i add_eq_r1-r0_i tst_r2-r1 mov_ne_r0_i and_r0-r1-r0 mov_r1-r0	tst_r0_i add_eq_r1-r0_i tst_r2-r1 and_ne_r1-r1_i and_ls_r1-r0-r1
tst_r0-r1 rsb_ne_r2-r2-r0 bfi_r1-r2_i_i bfi_r1-r1_i_i	tst_r0-r1 rsb_ne_r2-r2-r0 bfi_r1-r2_i_i
cmp_r0-r1 sub_ge_r2-r3_i and_r2-r2-r3 mov_r3-r2 bic_r2-r0-r3	cmp_r0-r1 sub_ge_r2-r3_i and_r2-r2-r3 bic_r2-r0-r2
tst_r0-r1 mvn_eq_r2-r0 sub_r0-r3-r2 mov_r1-r0 mvn_r0-r1 bic_r0-r0-r2	tst_r0-r1 mvn_ge_r2-r0 sub_r0-r3-r2 mvn_r0-r0 bic_r0-r0-r2
sub_r0-r0-r1_ror_i bic_r1-r0-r2 orr_r2-r1_i bfi_r0-r3_i_i bfi_r2-r2_i_i rsb_r2-r2-r0_lsl_i	sub_r0-r0-r1_ror_i bic_r1-r0-r2 orr_r2-r1_i bfi_r0-r3_i_i rsb_r2-r2-r0_lsl_i
sub_r0-r1_i bic_r2-r2-r0 mov_r1-r2 sub_r2-r1_i	sub_r0-r1_i bic_r2-r2-r0 sub_r2-r2_i
bic_r0-r1-r0 bfi_r0-r0_i_i mvn_r1-r0 orr_r2-r0-r1_ror_i mvn_r3-r2 bic_r0-r3-r0	unk bfi_r2-r2_i_i bic_r0-r2-r2_ror_i
cmp_r0_i mov_lt_r1_i and_r2-r1-r0 bic_r0-r2-r1 bfi_r2-r0_i_i and_r0-r1-r2_ror_i	cmp_r0_i bic_r0-r0_i bic_lt_r0-r0-r0 and_r2-r1-r0 and_r0-r1-r2_ror_i
sub_r0-r0-r1 and_r0-r0-r2_lsl_i add_r2-r2-r0_asr_i eor_r3-r0-r2 mov_r2-r3	sub_r0-r0-r1 and_r0-r0-r2_lsl_i add_r2-r2-r0_asr_i eor_r2-r0-r2
cmp_r0-r1 rsb_cc_r2-r3-r2 rsb_cs_r2-r2-r0 rsb_r2-r2_i mvn_r0-r2	cmp_r0-r1 rsb_cc_r2-r3-r2 rsb_cs_r2-r2-r0 sub_r0-r2_i
cmp_r0-r1 mov_hi_r0-r2 bic_r0-r0-r1 mvn_r1-r0 mvn_r3-r1	cmp_r0-r1 eor_hi_r0-r2-r1 bic_r3-r0-r1
bic_r0-r1-r2 bic_r3-r2-r0 and_r0-r3-r1 mov_r2-r0	and_r2-r1-r2
cmp_r0-r1 mvn_ne_r1-r2 and_r1-r1-r0 orr_r1-r1_i	cmp_r0-r1 bic_ne_r1-r0-r2 orr_r1-r1_i
bfi_r0-r0_i_i rsb_r0-r0-r1 bic_r2-r3-r2 orr_r1-r2-r0_asr_i	rsb_r0-r0-r1 bic_r2-r3-r2 orr_r1-r2-r0_asr_i
bic_r0-r0-r1 rsb_r1-r0-r2_lsr_i mov_r3-r1 sub_r2-r0-r3	bic_r0-r0-r1 rsb_r1-r0-r2_lsr_i sub_r2-r0-r1
sub_r0-r1_i mov_r2-r0_ror_i sub_r0-r0-r2 add_r0-r0_i	sub_r0-r1_i sub_r0-r0-r0_ror_i add_r0-r0_i
cmp_r0_i mov_cs_r1-r2_ror_i bfi_r0-r0_i_i and_r1-r1-r0 bfi_r0-r1_i_i	and_r1-r0-r2_ror_i bfi_r0-r1_i_i
tst_r0_i mov_ne_r1_i bic_r0-r2-r1 mov_r1-r0	tst_r0_i and_ne_r1-r2_i bic_r1-r2-r1
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r3 mov_r0-r1 and_r3-r1-r0_lsr_i	cmp_r0_i mvn_r1-r2 mvn_ge_r1-r3 and_r3-r1-r1_lsr_i
cmp_r0-r1 mov_cc_r2_i mov_cs_r2-r1 bic_r0-r2-r3 bic_r2-r3-r2 bic_r2-r0-r2	cmp_r0-r1 mov_cc_r1_i bic_r2-r1-r3
tst_r0-r1 mvn_ne_r2-r1 bic_r2-r1-r2 mvn_r1-r2 rsb_r0-r1_i	tst_r0-r1 mvn_ne_r2-r1 unk rsb_r0-r1_i
tst_r0-r1 mvn_eq_r1-r2 mvn_eq_r1-r0 sub_r2-r1-r2_ror_i	tst_r0-r1 mvn_ls_r1-r0 sub_r2-r1-r2_ror_i
bfi_r0-r1_i_i orr_r2-r0-r2 eor_r1-r0-r2 eor_r2-r3-r1	bfi_r0-r1_i_i bic_r1-r2-r0 eor_r2-r3-r1
mvn_r0-r1 cmp_r1-r0 eor_cc_r1-r0-r1 add_r1-r0-r1_lsr_i orr_r2-r1_i	mvn_r0-r1 unk add_r1-r0-r1_lsr_i orr_r2-r1_i
and_r0-r0-r1_asr_i mvn_r1-r2 bfi_r1-r1_i_i add_r1-r1-r0_ror_i mov_r3-r2 orr_r1-r1-r3	and_r0-r0-r1_asr_i mvn_r1-r2 bfi_r1-r1_i_i add_r1-r1-r0_ror_i orr_r1-r1-r2
orr_r0-r1-r2 bic_r1-r1-r2 bic_r2-r1-r0 bfi_r2-r2_i_i	rsb_r2-r2-r2
cmp_r0_i and_lt_r1-r0_i mov_cc_r1_i mov_r2-r1 bic_r3-r3-r2	cmp_r0_i and_lt_r1-r0_i mov_cc_r1_i bic_r3-r3-r1
mov_r0-r1_lsl_i eor_r0-r0_i mvn_r2-r0 mvn_r3-r2 add_r2-r3_i	mov_r0-r1_lsl_i orr_r2-r0_i
mvn_r0-r1 bfi_r2-r3_i_i eor_r1-r0_i orr_r1-r1-r2_ror_i eor_r2-r0-r1_lsl_i	mvn_r0-r1 eor_r1-r0_i orr_r1-r1-r2_ror_i eor_r2-r0-r1_lsl_i
rsb_r0-r1-r2 orr_r0-r3-r0 bfi_r0-r0_i_i and_r3-r0_i mvn_r0-r3 add_r2-r0-r3_asr_i	rsb_r0-r1-r2 orr_r0-r3-r0 and_r3-r0_i mvn_r2-r3
mov_r0-r1 tst_r2-r0 mov_eq_r2-r3 and_r0-r2-r1_ror_i sub_r3-r1-r0_lsr_i	tst_r2-r1 mov_eq_r2-r3 and_r0-r2-r1_ror_i sub_r3-r1-r0_lsr_i
orr_r0-r1-r2 tst_r0-r3 mov_eq_r0-r2 mov_r2-r0	orr_r0-r1-r2 tst_r0-r3 and_ne_r2-r0-r0
cmp_r0_i add_ne_r1-r2-r3 add_eq_r1-r2-r3 bic_r3-r0-r1	add_r1-r2-r3 bic_r3-r0-r1
bic_r0-r1-r2 add_r1-r0_i rsb_r1-r1-r0 rsb_r2-r0-r1_ror_i orr_r1-r2_i and_r1-r2-r1	bic_r0-r1-r2 add_r1-r0_i rsb_r1-r1-r0 rsb_r1-r0-r1_ror_i
bfi_r0-r1_i_i bfi_r2-r0_i_i orr_r3-r0-r2 sub_r0-r0-r2 sub_r2-r3-r0	bfi_r0-r1_i_i bfi_r2-r0_i_i bic_r3-r2-r0 add_r2-r2-r3
add_r0-r1-r0 mov_r2-r0 mov_r0-r1 rsb_r3-r2-r0 sub_r0-r3_i	sub_r3-r0-r0_lsl_i sub_r0-r3_i
bic_r0-r1-r0 mov_r2-r0_lsr_i orr_r1-r3-r2 rsb_r1-r1_i bfi_r0-r1_i_i	bic_r0-r1-r0 orr_r1-r3-r0_lsr_i rsb_r1-r1_i bfi_r0-r1_i_i
orr_r0-r1-r2 bfi_r0-r0_i_i orr_r1-r0_i add_r0-r1_i	orr_r0-r1-r2 orr_r1-r0_i add_r0-r1_i
cmp_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 bfi_r3-r2_i_i rsb_r3-r3-r0 mov_r1-r3 mvn_r3-r1	eor_r3-r3_i rsb_r1-r3-r0 mvn_r3-r1
add_r0-r0-r1 bic_r2-r0-r3 bic_r2-r2-r0 orr_r0-r2-r3_lsr_i bfi_r1-r0_i_i	mov_r0-r3_lsr_i bfi_r1-r0_i_i
tst_r0-r1 orr_ne_r1-r2_i orr_eq_r1-r0_i orr_r2-r3-r1 bic_r2-r2-r1 sub_r1-r2-r3_asr_i	tst_r0-r1 orr_ne_r1-r2_i orr_eq_r1-r0_i bic_r2-r3-r1 sub_r1-r2-r3_asr_i
mvn_r0-r1 bic_r0-r0-r1 mov_r1-r0_ror_i mov_r2-r1_lsl_i	mvn_r2-r1_ror_i lsl_r2-r2_i
tst_r0_i mov_eq_r1-r0 rsb_r1-r1_i eor_r0-r1_i bfi_r2-r0_i_i	tst_r0_i mov_eq_r1-r0 add_r0-r1_i bfi_r2-r0_i_i
rsb_r0-r1-r0 and_r1-r2-r0 bic_r3-r2-r1 rsb_r2-r3_i	rsb_r0-r1-r0 bic_r3-r2-r0 rsb_r2-r3_i
bic_r0-r1-r0 and_r2-r3-r1 bic_r0-r2-r0 bic_r3-r0-r2 bfi_r0-r3_i_i	unk and_r2-r3-r0 and_r0-r2-r1
bic_r0-r1-r2 orr_r3-r1_i and_r2-r1-r3 bic_r3-r0-r2	rsb_r3-r0-r0
mov_r0-r1 orr_r0-r0-r1 add_r2-r0_i add_r1-r2_i and_r0-r1_i bic_r1-r1-r0	add_r1-r1_i bic_r1-r1_i
rsb_r0-r0-r1 bfi_r2-r0_i_i mvn_r3-r2 bfi_r0-r3_i_i	rsb_r0-r0-r1 mvn_r3-r0 bfi_r0-r3_i_i
tst_r0-r1 mov_ne_r2-r0_ror_i mov_r0-r2 add_r1-r0_i rsb_r3-r1-r3_asr_i add_r0-r3_i	tst_r0-r1 mov_ne_r2-r0_ror_i add_r1-r2_i rsb_r3-r1-r3_asr_i add_r0-r3_i
bfi_r0-r1_i_i bic_r1-r0-r2 bic_r2-r1-r0 mov_r1-r2 sub_r0-r0-r1 mov_r3-r0_lsr_i	bfi_r0-r1_i_i mov_r3-r0_lsr_i
rsb_r0-r1_i sub_r2-r1-r0_ror_i eor_r3-r2_i and_r0-r3_i mov_r3-r0	rsb_r0-r1_i sub_r2-r1-r0_ror_i eor_r3-r2_i and_r3-r3_i
cmp_r0-r1 mov_cs_r2-r1_asr_i mvn_r1-r2 and_r1-r1_i bfi_r3-r1_i_i eor_r0-r3_i	bic_r0-r3_i eor_r0-r0_i
and_r0-r1_i bfi_r0-r0_i_i bfi_r1-r0_i_i sub_r1-r0-r1	and_r0-r1_i sub_r1-r0-r1
bic_r0-r1-r2 bfi_r3-r2_i_i and_r0-r0-r2 mvn_r2-r0 orr_r2-r2-r3	unk
mvn_r0-r1 add_r2-r0-r0 mvn_r3-r2 bfi_r3-r3_i_i mov_r0-r3	mvn_r0-r1 mvn_r0-r0_lsl_i bfi_r0-r0_i_i
tst_r0-r1 add_ne_r0-r2_i orr_r3-r2_i and_r1-r0-r3_ror_i bic_r2-r0-r1	tst_r0-r1 add_ne_r0-r2_i orr_r3-r2_i bic_r2-r0-r3_ror_i
bfi_r0-r1_i_i bic_r1-r0-r2 eor_r2-r1-r3_lsr_i mov_r3-r2_asr_i	bic_r1-r0-r2 eor_r2-r1-r3_lsr_i mov_r3-r2_asr_i
tst_r0-r1 sub_ne_r1-r2_i sub_eq_r1-r3_i and_r3-r1_i mov_r0-r3	tst_r0-r1 sub_ne_r1-r2_i sub_eq_r1-r3_i and_r0-r1_i
eor_r0-r1_i bic_r2-r1-r0 bic_r0-r1-r2 orr_r3-r0-r2_lsl_i	bic_r0-r1_i sub_r2-r1-r0 orr_r3-r0-r2_lsl_i
cmp_r0_i mvn_cc_r1-r2 add_r1-r1_i orr_r1-r1_i eor_r2-r1_i rsb_r2-r2_i sub_r1-r0-r2_asr_i	cmp_r0_i mvn_cs_r2-r1 sub_r2-r2_i sub_r1-r0-r2_asr_i
bic_r0-r1-r2 mov_r2-r0 bic_r1-r1-r3 bic_r0-r2-r1	unk bic_r0-r1-r0
tst_r0-r1 and_ne_r2-r0_i and_eq_r2-r0_i bic_r3-r2-r0	bic_r3-r0-r0
cmp_r0_i orr_cs_r1-r0_i eor_r2-r1-r3 tst_r2-r0 orr_ne_r3-r0_i eor_r0-r3_i	orr_r1-r0_i eor_r2-r1-r3 tst_r2-r0 orr_ne_r3-r0_i eor_r0-r3_i
bfi_r0-r1_i_i rsb_r2-r0-r1_asr_i mov_r1-r0 orr_r3-r2-r1_ror_i sub_r1-r2-r3	bfi_r0-r1_i_i rsb_r2-r0-r1_asr_i orr_r3-r2-r0_ror_i sub_r1-r2-r3
bfi_r0-r0_i_i and_r1-r0_i eor_r1-r1_i bfi_r1-r1_i_i bfi_r2-r1_i_i	and_r0-r0_i add_r1-r0_i bfi_r1-r1_i_i bfi_r2-r1_i_i
add_r0-r1-r2_asr_i eor_r3-r1-r0 mov_r0-r3 eor_r1-r2-r0_asr_i sub_r3-r1_i	add_r0-r1-r2_asr_i eor_r3-r1-r0 eor_r1-r2-r3_asr_i sub_r3-r1_i
tst_r0-r1 mov_ne_r1-r0_lsl_i bic_r2-r1-r0 sub_r3-r2_i rsb_r1-r3_i bfi_r2-r1_i_i	tst_r0-r1 mov_ne_r1-r0_lsl_i bic_r2-r1-r0 rsb_r3-r2_i bfi_r2-r3_i_i
bfi_r0-r0_i_i mov_r1-r2 and_r1-r1_i orr_r3-r0-r1 bfi_r2-r3_i_i sub_r2-r2-r3_ror_i	and_r1-r2_i bfi_r0-r0_i_i orr_r3-r0-r1 bfi_r2-r3_i_i sub_r2-r2-r3_ror_i
mov_r0-r1 orr_r0-r0-r2_ror_i sub_r3-r1-r2 add_r1-r0_i rsb_r1-r3-r1_ror_i and_r3-r1-r3	orr_r0-r1-r2_ror_i sub_r3-r1-r2 add_r1-r0_i rsb_r1-r3-r1_ror_i and_r3-r1-r3
bic_r0-r1-r2 tst_r0-r3 mvn_ne_r1-r3 mvn_r2-r1 bic_r0-r1-r2	bic_r0-r1-r2 tst_r0-r3 mvn_ne_r1-r3 bic_r0-r1_i
tst_r0-r1 mvn_ne_r2-r1 rsb_r1-r3-r2_asr_i rsb_r2-r2-r1_lsr_i mov_r3-r2 mvn_r1-r3	tst_r0-r1 mvn_ne_r2-r1 rsb_r1-r3-r2_asr_i rsb_r2-r2-r1_lsr_i mvn_r1-r2
cmp_r0-r1 mov_lt_r2_i mov_ge_r2_i mvn_r3-r2	cmp_r0-r1 mvn_r3_i sub_ge_r3-r3_i
cmp_r0_i mov_ne_r1-r2 mov_eq_r1-r0_ror_i mov_r0-r1_ror_i	cmp_r0_i ror_eq_r2-r0_i ror_r0-r2_i
tst_r0-r1 and_eq_r1-r1_i mvn_r0-r1 bfi_r1-r1_i_i and_r2-r1-r0	eor_r2-r0-r0
cmp_r0-r1 rsb_ls_r0-r2-r0_lsr_i add_r0-r0_i sub_r1-r0_i	cmp_r0-r1 rsb_ls_r0-r2-r0_lsr_i add_r1-r0-r1_lsl_i
bic_r0-r1-r2 tst_r1-r0 mov_eq_r2-r1 and_r3-r0-r2_ror_i	bic_r0-r1-r2 and_r3-r0-r2_ror_i
eor_r0-r0-r1_asr_i bic_r0-r0-r2 mov_r1-r0 bic_r0-r2-r1	orr_r0-r2-r2
add_r0-r1-r1_lsr_i rsb_r2-r0_i bic_r2-r0-r2 eor_r1-r3-r1 bic_r0-r3-r1 eor_r0-r0-r2	add_r0-r1-r1_lsr_i rsb_r2-r0_i bic_r2-r0-r2 and_r0-r1-r3 eor_r0-r0-r2
bfi_r0-r1_i_i bfi_r2-r3_i_i rsb_r2-r0-r2 bfi_r0-r2_i_i	bfi_r0-r1_i_i sub_r2-r0-r2 bfi_r0-r2_i_i
sub_r0-r1_i mov_r2-r3_lsl_i add_r0-r0-r2 rsb_r2-r0_i	sub_r0-r1_i add_r0-r0-r3_lsl_i rsb_r2-r0_i
cmp_r0_i mov_ls_r1-r0 mov_hi_r1-r0 bic_r1-r2-r1 and_r2-r3-r1_ror_i mvn_r3-r2	bic_r1-r2-r0 and_r2-r3-r1_ror_i mvn_r3-r2
bic_r0-r1-r2 and_r2-r0-r3 and_r3-r2-r3 bfi_r3-r3_i_i	bic_r0-r1-r2 and_r3-r0-r3 bfi_r3-r3_i_i
bic_r0-r1-r2 bic_r2-r3-r0 bic_r2-r0-r2 and_r2-r2_i mov_r1-r2	bic_r1-r1-r2 and_r1-r1_i
bic_r0-r1-r2 cmp_r0-r1 sub_ls_r1-r3-r1_lsl_i mov_r0-r1 mov_r1-r0_asr_i	sub_r1-r3-r1_lsl_i mov_r1-r1_asr_i
mov_r0-r1 tst_r1-r0 orr_ne_r0-r1_i mov_r2-r0	orr_r2-r1_i tst_r1-r2 bic_eq_r2-r1-r2
and_r0-r0-r1_asr_i rsb_r2-r0_i sub_r0-r2_i mov_r1-r2 bic_r0-r1-r0	and_r0-r0-r1_asr_i rsb_r2-r0_i sub_r0-r2_i bic_r0-r2-r0
tst_r0-r1 sub_eq_r0-r2_i orr_r1-r1-r0 sub_r0-r1_i mvn_r1-r0	tst_r0-r1 sub_eq_r0-r2_i orr_r1-r1-r0 rsb_r1-r1_i
tst_r0_i mov_ne_r1-r2_lsr_i mov_eq_r1-r3 bic_r3-r0-r1 and_r1-r3-r1_lsr_i and_r1-r1-r3	tst_r0_i mov_ne_r1-r2_lsr_i mov_eq_r1-r3 bic_r3-r0-r1 and_r1-r3-r1_lsr_i
orr_r0-r1-r2 sub_r3-r2_i orr_r1-r2-r0 bic_r0-r3-r1	orr_r1-r1-r2 sub_r3-r2_i bic_r0-r3-r1
bic_r0-r1-r2 bfi_r3-r0_i_i orr_r3-r0-r3 eor_r1-r3_i mov_r0-r1 mov_r2-r0	bic_r0-r1-r2 bfi_r3-r0_i_i orr_r3-r3-r0 eor_r2-r3_i
cmp_r0-r1 mvn_ls_r2-r3 mvn_hi_r2-r0 bic_r0-r0-r2 mov_r2-r0	cmp_r0-r1 and_ls_r0-r0-r3 mov_r2-r0
cmp_r0-r1 mvn_hi_r2-r1 eor_r0-r0-r2 bfi_r0-r0_i_i add_r2-r0-r0_lsl_i mov_r3-r2	cmp_r0-r1 mvn_hi_r2-r1 eor_r0-r0-r2 bfi_r0-r0_i_i add_r3-r0-r0_lsl_i
bfi_r0-r1_i_i add_r2-r3-r3_lsl_i add_r1-r3-r0_lsl_i sub_r3-r0-r1_lsl_i bic_r2-r3-r2 bic_r2-r2-r3	sub_r2-r2-r2
mov_r0-r1 bic_r0-r1-r0 add_r2-r1-r1 and_r3-r2-r1 mov_r1-r0_lsl_i bic_r1-r1-r3	bic_r1-r1-r1
and_r0-r0_i mvn_r1-r0 eor_r0-r1-r0_lsr_i mov_r2-r0	and_r0-r0_i mvn_r2-r0
orr_r0-r1-r2 bic_r2-r2-r0 bfi_r0-r2_i_i bfi_r2-r0_i_i	orr_r0-r1-r2 and_r3-r0_i add_r2-r3-r3
tst_r0-r1 rsb_ne_r0-r2-r1 mvn_ne_r0-r2 add_r1-r0-r2 bic_r1-r1-r3	tst_r0-r1 mvn_ne_r0-r2 add_r1-r0-r2 bic_r1-r1-r3
bic_r0-r1-r2 bfi_r3-r0_i_i mov_r0-r3_ror_i bfi_r1-r0_i_i	mov_r0-r3_ror_i bfi_r1-r0_i_i
cmp_r0_i mov_eq_r1-r0_lsl_i bic_r1-r1-r2 mvn_r3-r1 mvn_r2-r3	cmp_r0_i mov_eq_r1-r0_lsl_i unk mvn_r2-r3
eor_r0-r0-r1_asr_i bfi_r2-r0_i_i bic_r1-r3-r0 bic_r1-r0-r1 rsb_r3-r0-r2 add_r3-r3-r1	eor_r0-r0-r1_ror_i bfi_r2-r0_i_i mov_r3-r2
orr_r0-r1_i bfi_r2-r2_i_i rsb_r1-r2-r1 bfi_r0-r0_i_i rsb_r2-r1-r0_lsr_i eor_r1-r2_i	orr_r0-r1_i bfi_r2-r2_i_i rsb_r1-r2-r1 rsb_r2-r1-r0_lsr_i eor_r1-r2_i
rsb_r0-r0-r1 and_r1-r0-r2_lsr_i bfi_r0-r0_i_i sub_r3-r0-r1	rsb_r3-r0-r1 bic_r3-r3-r2_lsr_i
sub_r0-r1-r2_asr_i mvn_r3-r0 eor_r0-r3_i rsb_r2-r0-r3	sub_r3-r1-r2_lsr_i eor_r1-r3_i sub_r2-r1-r3
add_r0-r1-r2_lsr_i rsb_r0-r1-r0 eor_r1-r0_i bic_r3-r0-r1 orr_r1-r1-r3	mov_r0_i orr_r1-r0-r2_lsr_i
tst_r0-r1 mov_ne_r2-r0_lsl_i mov_eq_r2_i eor_r1-r2_i orr_r1-r1_i	tst_r0-r1 mov_ne_r2-r0_lsl_i mov_eq_r2_i eor_r1-r2_i
bfi_r0-r1_i_i bic_r1-r2-r0 mov_r2-r1 bfi_r2-r2_i_i	bfi_r0-r1_i_i bic_r2-r2-r0 bfi_r2-r2_i_i
cmp_r0_i eor_ne_r1-r1_i and_r1-r0-r1 orr_r2-r1_i bic_r0-r1-r2 mov_r2-r0 mvn_r1-r2	mvn_r1_i
cmp_r0-r1 mvn_cc_r2-r3 and_r0-r2-r3 bic_r3-r0-r3 and_r3-r3_i	and_r3-r3_i
add_r0-r1_i orr_r2-r0-r2_lsl_i mvn_r1-r2 bfi_r0-r1_i_i	add_r0-r1_i eor_r0-r0_i
mov_r0-r1 orr_r2-r0-r2 bic_r2-r2-r1 bic_r3-r1-r2	orr_r3-r1-r1
orr_r0-r1-r2_ror_i orr_r1-r0_i rsb_r1-r1-r3_lsl_i sub_r2-r0-r1 mvn_r3-r2 mov_r1-r3	orr_r0-r1-r2_ror_i orr_r1-r0_i rsb_r1-r1-r3_lsl_i sub_r2-r0-r1 mvn_r1-r2
add_r0-r1_i orr_r1-r2_i tst_r0_i mov_ne_r0-r1_asr_i and_r3-r0-r3	add_r0-r1_i tst_r0_i mov_ne_r0-r2_asr_i and_r3-r0-r3
cmp_r0-r1 add_cc_r1-r0-r2 rsb_r3-r1_i orr_r1-r3_i add_r1-r3-r1_asr_i	cmp_r0-r1 add_cc_r1-r0-r2 rsb_r3-r1_i add_r1-r3-r3_asr_i
tst_r0-r1 mvn_ne_r1-r0 mvn_r2-r3 mov_r3-r1_lsl_i bic_r2-r3-r2 bfi_r2-r2_i_i	tst_r0-r1 mvn_ne_r1-r0 mvn_r2-r3 mov_r3-r1_lsl_i bic_r2-r3-r2
mov_r0-r1 and_r2-r1_i and_r3-r2-r0 sub_r3-r2-r3	bic_r3-r3-r3
sub_r0-r1-r0 bic_r2-r1-r0 bic_r0-r3-r2 bic_r0-r2-r0	sub_r0-r1-r0 bic_r0-r1-r0
cmp_r0_i eor_ls_r1-r1_i bfi_r1-r1_i_i	cmp_r0_i eor_ls_r1-r1_i
bic_r0-r1-r2 mvn_r1-r0 eor_r0-r1-r3 sub_r1-r0_i	unk eor_r0-r1-r3 sub_r1-r0_i
bic_r0-r1-r2 mov_r3-r0 sub_r3-r3-r0_lsr_i mvn_r1-r3	bic_r0-r1-r2 sub_r3-r0-r0_lsr_i mvn_r1-r3
tst_r0-r1 and_ne_r1-r2-r3_asr_i mvn_ne_r1-r0 bic_r1-r1-r3 orr_r0-r0-r2_asr_i bfi_r3-r1_i_i and_r0-r0-r3 eor_r2-r1-r0_lsr_i	tst_r0-r1 mvn_ne_r1-r0 bic_r1-r1-r3 orr_r0-r0-r2_asr_i and_r0-r0-r3 eor_r2-r1-r0_lsr_i
bfi_r0-r0_i_i bfi_r1-r1_i_i sub_r2-r3_i bfi_r0-r0_i_i rsb_r3-r2-r1 sub_r2-r0-r3_asr_i	sub_r2-r3_i rsb_r3-r2-r1 sub_r2-r0-r3_asr_i
mvn_r0-r1 rsb_r1-r0_i bfi_r2-r1_i_i bic_r2-r2-r1	bic_r2-r2_i add_r1-r1_i bic_r2-r2-r1
tst_r0_i mvn_ne_r0-r1 bic_r2-r1-r0 mvn_r0-r2	tst_r0_i mvn_ne_r0-r1 unk
mvn_r0-r1 and_r1-r0-r2 bfi_r3-r1_i_i eor_r2-r1_i bic_r1-r3-r2	bic_r1-r2-r1 bfi_r3-r1_i_i eor_r2-r1_i bic_r1-r3-r2
tst_r0-r1 orr_ne_r1-r2-r0_lsl_i bfi_r2-r2_i_i bic_r3-r2-r1 bfi_r3-r3_i_i sub_r1-r1-r3	tst_r0-r1 orr_ne_r1-r2-r0_lsl_i bic_r3-r2-r1 sub_r1-r1-r3
cmp_r0-r1 mov_cs_r0_i rsb_r2-r2-r0 sub_r1-r2-r0	sub_r1-r2-r2_lsl_i
tst_r0-r1 rsb_eq_r2-r1_i bfi_r3-r2_i_i mvn_r0-r3 and_r1-r0-r3 bic_r3-r3-r1	tst_r0-r1 rsb_eq_r2-r1_i bfi_r3-r2_i_i
tst_r0_i mov_eq_r1-r2_ror_i mov_r0-r3 bic_r0-r1-r0 bic_r1-r3-r0	orr_r1-r3-r3
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 add_r0-r0_i	rsb_r0-r1_i
cmp_r0-r1 mov_hi_r1-r2 and_hi_r1-r0-r3 mvn_r2-r1 sub_r0-r3-r2_ror_i	cmp_r0-r1 and_hi_r1-r0-r3 mvn_r2-r1 sub_r0-r3-r2_ror_i
tst_r0_i mov_ne_r1-r0_lsr_i mov_eq_r1_i bic_r2-r1-r2 bic_r3-r2-r1	sub_r3-r1-r1
cmp_r0-r1 mov_ne_r0-r2_lsl_i rsb_r3-r3-r2 rsb_r1-r2-r3 bfi_r0-r0_i_i eor_r0-r1-r0 bfi_r2-r0_i_i	cmp_r0-r1 mov_ne_r0-r2_lsl_i rsb_r3-r3-r2 rsb_r1-r2-r3 unk bfi_r2-r0_i_i
cmp_r0-r1 sub_lt_r2-r2_i orr_r3-r2_i cmp_r3_i mvn_hi_r0-r2 bfi_r0-r0_i_i	cmp_r0-r1 unk sub_lt_r2-r2_i cmp_r3_i mvn_cs_r0-r2
orr_r0-r1_i bfi_r1-r0_i_i bfi_r2-r1_i_i bic_r1-r1-r2	orr_r1-r1_i bfi_r2-r1_i_i bic_r1-r1-r2
tst_r0-r1 and_ne_r2-r2-r0 and_eq_r2-r1-r2_ror_i bic_r1-r2-r0 rsb_r1-r1_i	and_r2-r1-r2_ror_i tst_r0-r1 eor_ne_r2-r0-r0 rsb_r1-r2_i
cmp_r0_i mvn_ge_r1-r2 bic_r1-r1-r3 mvn_r3-r1	cmp_r0_i mvn_ge_r1-r2 unk
bfi_r0-r1_i_i rsb_r0-r0-r2 sub_r2-r0-r3 rsb_r0-r2-r3 eor_r1-r0-r3	bfi_r0-r1_i_i rsb_r0-r0-r2 rsb_r0-r0-r3_lsl_i eor_r1-r0-r3
add_r0-r1_i eor_r2-r0-r3_asr_i bic_r2-r2-r0 mvn_r0-r2	add_r0-r1_i unk
tst_r0-r1 mvn_eq_r2-r1 tst_r2-r1 sub_ne_r0-r2-r0 bic_r3-r2-r0 eor_r1-r3-r0	tst_r0-r1 mvn_eq_r2-r1 tst_r2-r1 sub_ne_r0-r2-r0 orr_r1-r2-r0
tst_r0-r1 and_ne_r2-r2-r0 and_eq_r2-r2-r0 orr_r3-r0-r2_lsr_i bic_r0-r3-r0	and_r2-r2-r0 eor_r3-r0-r2_lsr_i bic_r0-r3-r0
bic_r0-r1-r0 rsb_r2-r3-r0_lsl_i mvn_r3-r0 mov_r0-r2 sub_r3-r3-r0 orr_r3-r3-r0	bic_r0-r1-r0 rsb_r2-r3-r0_lsl_i add_r3-r0-r2 unk
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 cmp_r3-r0 and_cc_r0-r2_i orr_r0-r0_i	mvn_r2-r1 cmp_r3-r0 and_cc_r0-r2_i orr_r0-r0_i
tst_r0-r1 and_eq_r2-r3-r1_asr_i rsb_r3-r0-r2_ror_i eor_r0-r3_i and_r3-r0_i mvn_r1-r3	tst_r0-r1 and_eq_r2-r3-r1_asr_i rsb_r3-r0-r2_ror_i eor_r0-r3_i unk
rsb_r0-r1_i mvn_r2-r0 bic_r0-r2-r1 mvn_r1-r0	rsb_r0-r1_i orr_r1-r0-r1
cmp_r0_i mvn_ls_r1-r2 bfi_r0-r1_i_i bic_r0-r1-r0 mvn_r2-r1 eor_r0-r0-r2	cmp_r0_i mvn_ls_r1-r2 bfi_r0-r1_i_i bic_r0-r1-r0 unk
mov_r0-r1 bfi_r1-r0_i_i mvn_r2-r1 and_r2-r0-r2_lsl_i orr_r3-r2-r1 bfi_r1-r3_i_i	bfi_r1-r1_i_i
cmp_r0-r1 sub_hi_r2-r2_i mov_r3-r2 and_r1-r0-r2 bfi_r3-r3_i_i bic_r0-r1-r3	sub_r0-r1-r1
eor_r0-r1-r0 add_r2-r1_i rsb_r3-r1-r2 sub_r2-r3-r0_lsr_i bfi_r1-r2_i_i mvn_r2-r1	eor_r0-r1-r0 asr_r2-r0_i bfi_r1-r2_i_i mvn_r2-r1
eor_r0-r1-r2 eor_r2-r0-r2 add_r3-r3-r0_ror_i orr_r1-r2-r3 bic_r1-r3-r1 mvn_r2-r1	unk
mov_r0-r1_lsl_i mov_r1-r2 add_r1-r1-r0 mvn_r2-r1 add_r2-r1-r2_lsl_i	add_r1-r2-r1_lsl_i mvn_r2-r1 add_r2-r1-r2_lsl_i
bic_r0-r1-r0 bic_r1-r2-r3 rsb_r2-r1-r0 sub_r1-r3-r2	bic_r0-r1-r0 orr_r1-r2-r3 rsb_r1-r0-r1
and_r0-r0-r1_lsr_i bic_r0-r2-r0 bic_r2-r2-r0 bfi_r1-r2_i_i add_r3-r1-r1	and_r0-r0-r1_lsr_i and_r2-r2-r0 bfi_r1-r2_i_i add_r3-r1-r1
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 bfi_r2-r1_i_i add_r0-r2-r1 add_r2-r0-r2_asr_i	mvn_r1-r0 bfi_r2-r1_i_i add_r0-r2-r1 add_r2-r0-r2_asr_i
tst_r0_i mov_ne_r1-r0_asr_i mov_r2-r1_ror_i orr_r3-r1-r2	tst_r0_i mov_ne_r1-r0_asr_i orr_r3-r1-r1_ror_i
mov_r0-r1 and_r1-r0_i add_r0-r2-r1 mvn_r3-r0	and_r1-r1_i add_r0-r2-r1 mvn_r3-r0
cmp_r0-r1 and_ne_r2-r0-r3_lsl_i and_eq_r2-r1-r2_asr_i bic_r1-r2-r0	bic_r1-r3-r3
tst_r0-r1 mvn_eq_r1-r2 mov_eq_r1_i sub_r3-r2-r1_ror_i	tst_r0-r1 mov_ls_r1_i sub_r3-r2-r1_ror_i
cmp_r0_i add_ls_r1-r2_i orr_r0-r1_i bic_r3-r1-r0 eor_r1-r3_i mvn_r2-r1 sub_r0-r2_i	mvn_r0_i
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r2 bfi_r1-r1_i_i	mvn_r1-r2 bfi_r1-r1_i_i
orr_r0-r0_i and_r1-r0_i bic_r0-r1-r0 bfi_r2-r0_i_i bic_r3-r2-r1	bic_r3-r2_i
tst_r0-r1 mov_ne_r1-r0 mov_eq_r1_i tst_r1-r0 mvn_ne_r0-r2 eor_r2-r2-r0_lsl_i	orr_r3-r1_i tst_r3-r0 mvn_ne_r0-r2 eor_r2-r2-r0_lsl_i
mvn_r0-r1 mov_r1-r0 bfi_r1-r1_i_i mov_r0-r1 bfi_r1-r0_i_i	mvn_r1-r1 bfi_r1-r1_i_i
bfi_r0-r1_i_i mvn_r2-r1 mov_r1-r0 bic_r2-r1-r2 sub_r0-r2_i	bfi_r0-r1_i_i and_r1-r0-r1 sub_r0-r1_i
tst_r0_i rsb_ne_r1-r0-r2_asr_i rsb_eq_r1-r2-r1 bfi_r0-r1_i_i rsb_r3-r1-r0_lsr_i	rsb_r1-r2-r1 tst_r0_i rsb_ne_r1-r0-r2_asr_i rsb_r3-r1-r0_lsr_i
cmp_r0-r1 and_ne_r0-r2_i and_eq_r0-r3-r2 bfi_r2-r0_i_i bfi_r0-r2_i_i	cmp_r0-r1 and_ne_r0-r2_i and_eq_r0-r3-r2 bfi_r0-r2_i_i
sub_r0-r1_i bfi_r1-r1_i_i mov_r2-r1_lsr_i bic_r0-r0-r2	sub_r0-r1_i bfi_r1-r1_i_i bic_r0-r0-r1_lsr_i
sub_r0-r1-r0 mov_r2-r1 bic_r3-r0-r1 eor_r0-r2-r3_lsr_i add_r1-r0-r1_lsr_i bfi_r0-r1_i_i	sub_r0-r1-r0 bic_r3-r0-r1 eor_r0-r1-r3_lsr_i add_r1-r0-r1_ror_i bfi_r0-r1_i_i
tst_r0-r1 add_ne_r2-r2_i add_eq_r2-r0-r1 orr_r1-r2_i bfi_r2-r1_i_i	tst_r0-r1 add_eq_r2-r0-r1 add_ne_r2-r2_i bfi_r2-r2_i_i
rsb_r0-r1-r2_lsr_i bfi_r1-r1_i_i tst_r1_i eor_eq_r1-r3-r0 mov_r0-r1_lsr_i	rsb_r0-r1-r2_lsr_i tst_r1_i eor_eq_r1-r3-r0 mov_r0-r1_lsr_i
eor_r0-r1-r0_ror_i orr_r2-r2-r1 bfi_r3-r0_i_i mov_r1-r3_asr_i orr_r2-r2-r1	orr_r2-r2-r1 orr_r2-r2-r3_asr_i
and_r0-r1-r0 orr_r2-r1-r0_ror_i bfi_r0-r2_i_i bfi_r1-r0_i_i	and_r0-r1-r0 bfi_r1-r0_i_i
tst_r0_i mov_eq_r0-r1 mov_eq_r0_i bic_r0-r1-r0	tst_r0_i mov_eq_r0_i bic_r0-r1-r0
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2_i orr_r1-r2_i bic_r3-r3-r1	tst_r0-r1 bic_r3-r3_i bic_ne_r3-r3-r1
cmp_r0-r1 mov_ls_r2-r1 and_r3-r1-r2 add_r2-r3-r2 mvn_r0-r3 add_r1-r2-r0	cmp_r0-r1 mov_ls_r2-r1 mvn_r0_i add_r1-r0-r2
bic_r0-r0-r1 sub_r1-r0_i bfi_r2-r1_i_i and_r2-r2_i orr_r1-r2_i orr_r2-r2-r1_lsr_i	unk bfi_r2-r1_i_i and_r2-r2_i
bic_r0-r1-r0 orr_r2-r0-r2_ror_i bfi_r0-r1_i_i bic_r1-r2-r0	unk unk and_r1-r1-r2_ror_i
bic_r0-r1-r0 bic_r1-r2-r0 mov_r3-r1 and_r0-r1_i bic_r3-r0-r3 sub_r0-r3_i	mvn_r0_i
and_r0-r1-r0 add_r2-r3-r0_asr_i bfi_r1-r2_i_i mvn_r2-r1 mvn_r3-r2	and_r0-r1-r0 add_r2-r3-r0_asr_i bfi_r1-r2_i_i mov_r3-r1
tst_r0_i eor_ne_r1-r2-r3_ror_i eor_eq_r1-r3-r1_lsl_i add_r0-r1_i bfi_r1-r1_i_i and_r0-r1-r0_ror_i bfi_r2-r0_i_i	tst_r0_i eor_ne_r1-r2-r3_ror_i eor_ge_r1-r3-r1_lsl_i add_r0-r1_i and_r0-r1-r0_ror_i bfi_r2-r0_i_i
cmp_r0-r1 mvn_lt_r2-r1 orr_r2-r3-r2 bic_r0-r2-r1 mov_r2-r1_ror_i bic_r0-r0-r2	cmp_r0-r1 mvn_lt_r2-r1 orr_r2-r3-r2 bic_r0-r2-r1 bic_r0-r0-r1_ror_i
tst_r0_i sub_eq_r1-r0-r1_lsr_i and_r2-r0-r1_lsr_i eor_r0-r0-r2	tst_r0_i sub_eq_r1-r0-r1_lsr_i bic_r0-r0-r1_lsr_i
bic_r0-r1-r2 eor_r1-r0_i mvn_r2-r0 sub_r0-r1-r0 bic_r2-r0-r2 and_r2-r2-r1	bic_r0-r1-r2 bic_r1-r0_i sub_r0-r1-r0 and_r2-r0-r1
bic_r0-r1-r2 bic_r1-r3-r0 rsb_r0-r0-r3 sub_r0-r1-r0 mvn_r2-r0	bic_r0-r1-r3 unk
tst_r0-r1 mvn_eq_r1-r0 bfi_r1-r1_i_i bfi_r2-r1_i_i bfi_r3-r2_i_i	tst_r0-r1 mvn_cs_r1-r0 bfi_r1-r1_i_i bfi_r3-r1_i_i
tst_r0_i mvn_eq_r0-r1 bic_r0-r2-r0 orr_r3-r0-r2 bfi_r1-r3_i_i bic_r2-r1-r3	bfi_r1-r2_i_i bic_r2-r1-r2
bic_r0-r1-r0 and_r2-r0-r3 bfi_r3-r2_i_i and_r1-r3_i and_r3-r1_i	bic_r0-r1-r0 and_r2-r0-r3 and_r3-r2_i
eor_r0-r1-r0 bic_r2-r1-r0 bic_r3-r1-r3 bic_r3-r2-r3 rsb_r3-r3_i	and_r2-r1-r3 and_r3-r0-r2 rsb_r3-r3_i
sub_r0-r1-r0_ror_i orr_r2-r0_i bic_r0-r1-r2 rsb_r1-r2-r0 mov_r2-r1	sub_r0-r1-r0_ror_i orr_r2-r0_i bic_r0-r1-r2 rsb_r2-r2-r0
sub_r0-r0-r1 sub_r1-r1-r2 mov_r3-r0 and_r0-r1-r3 mvn_r1-r0	sub_r0-r0-r1 sub_r1-r1-r2 and_r0-r1-r0 mvn_r1-r0
cmp_r0_i mov_lt_r0-r1_ror_i mov_ge_r0-r1 sub_r2-r0_i	cmp_r0_i ror_lt_r1-r1_i sub_r2-r1_i
bfi_r0-r1_i_i sub_r0-r2-r0 eor_r2-r3-r2 eor_r3-r2-r0 and_r2-r2-r3	bfi_r0-r1_i_i eor_r1-r3-r2 rsb_r0-r0-r2 bic_r2-r1-r0
rsb_r0-r1_i mov_r2-r0_asr_i eor_r0-r1-r3_ror_i sub_r2-r0-r2	rsb_r0-r1_i eor_r2-r1-r3_ror_i sub_r2-r2-r0_asr_i
orr_r0-r1-r2_lsl_i bic_r2-r0-r3 add_r1-r2_i sub_r1-r1_i	orr_r0-r1-r2_lsl_i bic_r2-r0-r3 add_r1-r2_i
rsb_r0-r0-r1_lsr_i bic_r0-r0-r2 bic_r2-r0-r2 add_r0-r0-r0 mov_r3-r0 orr_r1-r3-r2_ror_i	rsb_r0-r0-r1_lsr_i bic_r2-r0-r2 add_r0-r2-r2 orr_r1-r0-r2_ror_i
cmp_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 bic_r1-r2-r0 mov_r3-r1_asr_i	and_r1-r2-r1 mov_r3-r1_asr_i
rsb_r0-r1-r0_lsr_i orr_r2-r1-r3_lsr_i mov_r3-r0 and_r3-r3-r2_lsl_i bfi_r3-r3_i_i	orr_r2-r1-r3_asr_i rsb_r0-r1-r0_lsr_i and_r3-r0-r2_lsl_i
bic_r0-r1-r0 sub_r2-r0_i mvn_r3-r2 rsb_r0-r2-r3_ror_i sub_r2-r0-r2	bic_r0-r1-r0 sub_r2-r0_i mvn_r3-r2_lsl_i sub_r2-r3-r2_ror_i
eor_r0-r1-r2 add_r3-r0-r1 bfi_r1-r1_i_i eor_r1-r1-r3	eor_r0-r1-r2 add_r3-r0-r1 eor_r1-r1-r3
tst_r0_i mov_ne_r0-r1_lsl_i mov_eq_r0-r2 sub_r3-r0-r2 rsb_r0-r3_i	tst_r0_i rsb_r3-r2-r1_lsl_i rsb_cs_r3-r0-r0 rsb_r0-r3_i
mov_r0-r1_ror_i and_r0-r0_i rsb_r2-r1-r0 rsb_r0-r2_i mov_r1-r0 mvn_r0-r1	mov_r0-r1_ror_i and_r0-r0_i rsb_r2-r1-r0 sub_r0-r2_i
sub_r0-r1-r2_lsl_i mvn_r3-r0 sub_r0-r3-r1_asr_i bic_r0-r1-r0	sub_r0-r1-r2_lsl_i add_r3-r0-r1_asr_i and_r0-r1-r3
bic_r0-r1-r2 mov_r3-r0 orr_r2-r1_i sub_r1-r1_i bic_r1-r2-r1 and_r3-r3-r1	bic_r0-r1-r2 sub_r1-r1_i bic_r3-r0-r1
cmp_r0-r1 mov_lt_r2-r1 mvn_r3-r2 add_r3-r3-r2_ror_i orr_r0-r3_i bic_r0-r3-r0	eor_r0-r3-r3
add_r0-r1-r2 orr_r0-r0-r3 cmp_r3-r1 eor_ls_r3-r3-r0 mvn_r0-r3	add_r0-r1-r2 cmp_r3-r1 bic_ls_r3-r0-r3 mvn_r0-r3
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r2 orr_r1-r1-r0 bic_r3-r1-r3	unk bic_r3-r1-r3
tst_r0_i mov_ne_r1-r0 bfi_r0-r1_i_i sub_r1-r0_i mov_r2-r1 add_r0-r2-r1	tst_r0_i mov_ne_r1-r0 bfi_r0-r1_i_i sub_r1-r0_i add_r0-r1-r1
rsb_r0-r1-r2_lsl_i add_r0-r3-r0 bic_r2-r0-r1 bic_r1-r2-r0 and_r2-r1-r2	mov_r2_i
orr_r0-r0-r1 mov_r2-r0 sub_r3-r2_i mvn_r2-r3 rsb_r3-r2_i	orr_r0-r0-r1 sub_r3-r0_i
tst_r0-r1 sub_ne_r0-r2_i sub_eq_r0-r1_i and_r1-r2-r3 bic_r2-r2-r1 sub_r3-r2-r0_ror_i bfi_r2-r3_i_i	tst_r0-r1 sub_ne_r0-r2_i sub_eq_r0-r1_i bic_r2-r2-r3 sub_r3-r2-r0_ror_i bfi_r2-r3_i_i
orr_r0-r1-r2_lsr_i bic_r2-r1-r0 and_r2-r1-r2 bic_r2-r2-r1	mov_r2_i
orr_r0-r0-r1_asr_i bic_r0-r0-r1 bfi_r0-r0_i_i sub_r1-r0_i bic_r2-r1-r0	orr_r0-r0-r1_asr_i bic_r0-r0-r1 sub_r1-r0_i bic_r2-r1-r0
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 bic_r0-r0-r2 add_r1-r0-r2 add_r2-r1_i bfi_r2-r2_i_i	tst_r1-r0 bic_ge_r1-r0-r2_ror_i unk add_r2-r2_i bfi_r2-r2_i_i
mvn_r0-r1 bic_r2-r0-r3 bic_r3-r2-r0 add_r2-r3_i	mov_r2_i
orr_r0-r1-r0 mvn_r2-r0 bfi_r0-r2_i_i mov_r1-r0	orr_r0-r1-r0 eor_r1-r0_i
cmp_r0_i eor_cc_r1-r0-r1_lsl_i eor_cs_r1-r1-r2 bic_r3-r0-r1 mvn_r1-r3 bfi_r1-r1_i_i	cmp_r0_i eor_cc_r1-r0-r1_lsl_i eor_cs_r1-r1-r2 bic_r3-r0-r1 mvn_r1-r3
and_r0-r0-r1 eor_r0-r0-r2_asr_i sub_r3-r1-r0 orr_r0-r3_i bfi_r3-r0_i_i	and_r0-r0-r1 eor_r0-r0-r2_asr_i sub_r3-r1-r0 orr_r3-r3_i
cmp_r0-r1 and_ne_r0-r1-r2 and_eq_r0-r0-r1 bic_r2-r3-r0 and_r0-r2_i sub_r1-r0_i	cmp_r0-r1 and_ne_r0-r1-r2 bic_r2-r3-r0 and_r0-r2_i sub_r1-r0_i
bfi_r0-r0_i_i sub_r1-r2-r0 add_r3-r1-r3 mov_r1-r3 rsb_r0-r1_i	bfi_r0-r0_i_i sub_r1-r2-r0 add_r3-r1-r3 rsb_r0-r3_i
tst_r0-r1 mov_ne_r1_i tst_r2_i sub_ne_r1-r2-r1_lsr_i mvn_r2-r1 mvn_r1-r2	tst_r0-r1 mov_ne_r1_i tst_r2_i sub_ne_r1-r2-r1_lsr_i
mvn_r0-r1 mov_r1-r0 mvn_r0-r2 sub_r1-r1-r0	sub_r1-r2-r1
mov_r0-r1 mov_r2-r0 bic_r2-r3-r2 bfi_r1-r2_i_i	bic_r2-r3-r1 bfi_r1-r2_i_i
cmp_r0_i mov_ls_r1_i mov_hi_r1_i rsb_r2-r1_i mov_r1-r2 rsb_r2-r2-r1	mov_r2_i
mov_r0-r1 eor_r0-r0-r2 bic_r2-r1-r3 eor_r2-r2-r0 orr_r2-r2_i	and_r0-r1-r3_ror_i eor_r2-r2-r0 orr_r2-r2_i
tst_r0-r1 mvn_eq_r0-r2 mov_r1-r0 bic_r2-r1-r2 mvn_r0-r2	tst_r0-r1 mvn_eq_r0-r2 bic_r2-r0-r2 mvn_r0-r2
cmp_r0_i eor_ls_r1-r2_i eor_hi_r1-r2_i mvn_r0-r1 sub_r2-r0_i bfi_r1-r2_i_i	cmp_r0_i eor_ls_r1-r2_i eor_hi_r1-r2_i mvn_r0-r1 bfi_r1-r0_i_i
bic_r0-r1-r0 bfi_r1-r0_i_i and_r2-r0-r1_ror_i bic_r3-r0-r2 and_r3-r1-r3_lsr_i bic_r0-r1-r3	bic_r0-r1-r0 bfi_r1-r0_i_i bic_r3-r0-r1_ror_i bic_r0-r1-r3_lsr_i
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r2 mov_r0-r2 rsb_r1-r2-r1_lsr_i add_r1-r3-r1_lsl_i bic_r2-r1-r2 rsb_r0-r2-r0_ror_i	mov_r0-r2 mvn_r1-r0 rsb_r1-r2-r1_lsr_i add_r1-r3-r1_lsl_i bic_r2-r1-r2 rsb_r0-r2-r0_ror_i
bic_r0-r1-r2 tst_r1-r0 add_ne_r1-r0_i and_r0-r1-r0	bic_r1-r1-r2 add_r2-r1_i and_r0-r1-r2
cmp_r0-r1 sub_hi_r2-r0-r1_lsl_i bic_r0-r2-r3 bic_r3-r0-r2 bfi_r0-r3_i_i	cmp_r0-r1 sub_hi_r2-r0-r1_lsl_i bic_r0-r2-r3 bic_r0-r0_i
and_r0-r1_i mov_r2-r0 rsb_r3-r1-r2_asr_i sub_r1-r3_i add_r0-r1_i	rsb_r0-r1_i
bfi_r0-r1_i_i bfi_r2-r0_i_i bfi_r1-r2_i_i and_r3-r2_i bic_r1-r3-r1	bfi_r2-r1_i_i bfi_r1-r2_i_i and_r3-r2_i bic_r1-r3-r1
sub_r0-r1-r2_ror_i mov_r3-r1 sub_r2-r2-r3 sub_r2-r2-r0_asr_i bic_r3-r3-r2	sub_r0-r1-r2_ror_i sub_r2-r2-r0_asr_i sub_r2-r2-r1 bic_r3-r1-r2
sub_r0-r0_i orr_r1-r2-r0_ror_i add_r2-r1-r1 add_r1-r2-r3	sub_r0-r0_i orr_r1-r2-r0_ror_i add_r1-r3-r1_lsl_i
bic_r0-r1-r0 mvn_r2-r0 mvn_r1-r2 bfi_r2-r1_i_i	bic_r0-r1-r0 mvn_r2-r0 bfi_r2-r0_i_i
eor_r0-r1-r0 mov_r2-r0 and_r3-r0-r2_ror_i rsb_r0-r0-r3_lsr_i	eor_r0-r1-r0 and_r3-r0-r0_ror_i rsb_r0-r0-r3_lsr_i
eor_r0-r0-r1 bic_r1-r0-r2 add_r3-r0_i bic_r1-r1-r0 bic_r0-r3-r1	eor_r0-r0-r1 add_r0-r0_i
cmp_r0-r1 rsb_cc_r1-r2-r0 rsb_cs_r1-r0_i mov_r3-r1_ror_i and_r3-r3-r1	cmp_r0-r1 rsb_cc_r1-r2-r0 rsb_cs_r1-r0_i and_r3-r1-r1_ror_i
bic_r0-r1-r2 and_r3-r2-r3 bic_r1-r2-r0 rsb_r0-r1-r3 bfi_r3-r0_i_i	and_r3-r2-r3 sub_r0-r3-r2 bfi_r3-r0_i_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2-r1_lsr_i mvn_r0-r2 rsb_r3-r0_i	tst_r0-r1 mvn_ne_r0_i mvn_ls_r0-r1_lsr_i rsb_r3-r0_i
cmp_r0-r1 mov_cs_r2-r0_lsl_i rsb_r0-r2_i eor_r3-r0_i orr_r3-r0-r3 add_r2-r3_i	cmp_r0-r1 mov_cs_r2-r0_lsl_i rsb_r0-r2_i orr_r3-r0_i add_r2-r3_i
tst_r0_i mvn_ne_r1-r2 bfi_r1-r1_i_i	tst_r0_i mvn_ne_r1-r2
rsb_r0-r0_i mvn_r1-r0 tst_r0_i mvn_ne_r0-r1 bfi_r2-r0_i_i	rsb_r0-r0_i bfi_r2-r0_i_i
tst_r0-r1 mvn_ne_r0-r1 and_r2-r0-r1_asr_i mov_r3-r2 add_r1-r3_i	tst_r0-r1 mvn_ne_r0-r1 and_r2-r0-r1_asr_i add_r1-r2_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 bfi_r0-r1_i_i	mvn_r1-r0 bfi_r0-r1_i_i
add_r0-r1-r0 rsb_r2-r0_i mov_r3-r2 sub_r1-r0-r2 bic_r2-r1-r3	add_r0-r1-r0 rsb_r2-r0_i sub_r1-r0-r2 bic_r2-r1-r2
tst_r0-r1 sub_eq_r1-r1_i bfi_r1-r1_i_i mov_r2-r1 eor_r2-r2_i orr_r3-r2_i bfi_r2-r3_i_i	tst_r0-r1 sub_ge_r1-r1_i bfi_r1-r1_i_i eor_r2-r1_i orr_r3-r2_i bfi_r2-r3_i_i
bic_r0-r0-r1 mvn_r2-r0 eor_r3-r2-r0_ror_i orr_r2-r0-r3_lsr_i bic_r2-r2-r0 bfi_r3-r2_i_i	bic_r0-r0-r1 mvn_r2-r0 eor_r3-r2-r0_ror_i and_r2-r2-r3_lsr_i bfi_r3-r2_i_i
tst_r0-r1 mov_eq_r1-r0_asr_i and_r0-r2-r1 eor_r0-r0-r2 bic_r0-r2-r0	tst_r0-r1 mov_eq_r1-r0_asr_i and_r0-r2-r1
tst_r0_i mov_ne_r0-r1_ror_i mov_eq_r0-r1 bfi_r2-r2_i_i rsb_r0-r0_i bic_r1-r2-r0	tst_r0_i mov_eq_r0-r1 mov_ne_r0-r1_ror_i rsb_r0-r0_i bic_r1-r2-r0
bic_r0-r1-r0 bfi_r2-r3_i_i orr_r1-r0-r2 sub_r0-r2-r1_lsr_i bfi_r0-r0_i_i	bic_r0-r1-r0 orr_r1-r0-r2 bfi_r2-r3_i_i sub_r0-r2-r1_lsr_i
rsb_r0-r0-r1_lsr_i rsb_r1-r2-r0 bic_r1-r0-r1 bic_r2-r1-r2 mvn_r3-r2	rsb_r0-r0-r1_lsr_i rsb_r1-r2-r0 bic_r1-r0-r1 unk
bic_r0-r0-r1 eor_r2-r3-r0 bfi_r2-r2_i_i bfi_r3-r3_i_i add_r3-r3-r2 mvn_r2-r3	bic_r0-r0-r1 eor_r2-r3-r0 bfi_r3-r3_i_i add_r3-r3-r2 mvn_r2-r3
bfi_r0-r1_i_i rsb_r1-r0-r1 bic_r0-r0-r2 bic_r1-r1-r0 bfi_r3-r1_i_i bfi_r2-r3_i_i	rsb_r1-r0-r1 bic_r0-r0-r2 bic_r1-r1-r0 bfi_r3-r1_i_i bfi_r2-r3_i_i
bic_r0-r1-r2 bfi_r3-r0_i_i and_r1-r3_i bfi_r1-r1_i_i	bic_r0-r1-r2 bfi_r3-r0_i_i and_r1-r3_i
cmp_r0-r1 mov_lt_r1_i mvn_r0-r1 orr_r1-r0-r2 mov_r2-r1 bfi_r3-r2_i_i	cmp_r0-r1 mov_lt_r1_i unk bfi_r3-r1_i_i
bic_r0-r0-r1 bfi_r1-r2_i_i and_r3-r0-r1 rsb_r3-r3_i	bic_r0-r0-r1 and_r3-r2_i and_r3-r0-r3_lsl_i rsb_r3-r3_i
orr_r0-r1-r2_asr_i bic_r2-r1-r0 mvn_r1-r2 add_r1-r1-r1	mvn_r1_i
and_r0-r1-r2 eor_r3-r1-r0_asr_i eor_r0-r3-r1_ror_i bic_r1-r0-r1 bfi_r2-r1_i_i orr_r0-r1-r2	and_r0-r1-r2 eor_r3-r1-r0_asr_i eor_r0-r3-r1_ror_i bic_r1-r0-r1 mov_r2-r2_lsr_i orr_r0-r1-r2_lsl_i
eor_r0-r1-r2_lsl_i bfi_r2-r3_i_i orr_r1-r0-r1 sub_r0-r2-r1 bic_r1-r0-r2	orr_r0-r1-r2_lsl_i bfi_r2-r3_i_i sub_r0-r2-r0 bic_r1-r0-r2
cmp_r0_i and_ne_r1-r2_i and_eq_r1-r0_i add_r2-r2-r1_lsr_i bfi_r3-r2_i_i	bfi_r3-r2_i_i
eor_r0-r1_i bic_r2-r3-r1 rsb_r3-r3-r2 bic_r0-r0-r3 bic_r1-r0-r3	bic_r2-r3-r1 rsb_r3-r3-r2 eor_r0-r1_i bic_r1-r0-r3
add_r0-r1-r2_ror_i mov_r3-r0 mvn_r0-r3 bfi_r1-r0_i_i mov_r2-r1	add_r0-r1-r2_asr_i mvn_r0-r0 bfi_r1-r0_i_i mov_r2-r1
and_r0-r0-r1 sub_r1-r2-r0 bic_r1-r1-r2 bfi_r0-r2_i_i bic_r3-r1-r0 bic_r3-r3-r2	and_r0-r0-r1 sub_r1-r2-r0 asr_r3-r0_i bic_r3-r1-r3_lsl_i bic_r3-r3-r2
add_r0-r1_i bic_r2-r1-r0 mov_r0-r2_lsl_i mvn_r2-r0 bfi_r3-r2_i_i	orr_r3-r3_i
tst_r0_i sub_eq_r1-r2_i bic_r1-r1-r0 mov_r2-r3 orr_r3-r2_i eor_r3-r1-r3_asr_i	tst_r0_i sub_eq_r1-r2_i bic_r1-r1-r0 eor_r3-r1-r3_asr_i
bfi_r0-r1_i_i orr_r2-r3-r1_lsl_i bic_r2-r2-r0 bic_r0-r3-r2 mvn_r3-r0	bfi_r0-r1_i_i mvn_r1-r0 unk
cmp_r0-r1 mov_cs_r2_i bfi_r3-r3_i_i orr_r2-r2-r1 bic_r2-r3-r2 bic_r1-r2-r1	cmp_r0-r1 mov_cs_r2_i bic_r2-r3-r2 bic_r1-r2-r1
tst_r0-r1 mvn_ne_r2-r1 mvn_r3-r0 bic_r3-r2-r3	tst_r0-r1 bic_r3-r0-r1 and_eq_r3-r0-r2
mov_r0-r1 mvn_r1-r2 add_r2-r2-r1_lsr_i rsb_r1-r0-r2	mvn_r0-r2 sub_r1-r1-r0_lsr_i sub_r1-r2-r1
orr_r0-r1_i cmp_r0_i sub_cs_r1-r2-r3_lsl_i bic_r2-r3-r1	sub_r1-r2-r3_lsl_i bic_r2-r3-r1
cmp_r0-r1 mvn_ls_r2-r0 mvn_hi_r2-r0 eor_r0-r2_i	mvn_r2-r0 eor_r0-r2_i
tst_r0-r1 mov_ne_r0-r1 tst_r1-r0 mvn_eq_r2-r1 bfi_r0-r2_i_i	tst_r1-r0 mvn_ls_r2-r1 mov_ne_r0-r1 bfi_r0-r2_i_i
bfi_r0-r1_i_i orr_r2-r3-r0_asr_i and_r2-r3-r2 bic_r1-r2-r0	bfi_r0-r1_i_i bic_r1-r3-r0
cmp_r0-r1 mov_lt_r2-r3_ror_i mvn_ls_r2-r3 mvn_r3-r2 bic_r3-r3-r0 and_r3-r2-r3	mov_r3_i
bic_r0-r0-r1 bfi_r2-r0_i_i orr_r3-r2_i bic_r1-r3-r1	orr_r3-r2_i bic_r1-r3-r1
orr_r0-r1-r2_lsr_i mvn_r3-r1 mov_r2-r3 rsb_r0-r2-r0_lsl_i	orr_r0-r1-r2_lsr_i mvn_r3-r1 rsb_r0-r3-r0_lsl_i
bfi_r0-r0_i_i bic_r1-r0-r1 rsb_r2-r1-r2 sub_r0-r2_i sub_r1-r0_i	bic_r1-r0-r1 rsb_r2-r1-r2 sub_r0-r2_i sub_r1-r0_i
bic_r0-r1-r0 bfi_r2-r2_i_i bfi_r3-r2_i_i rsb_r1-r0-r3	bfi_r3-r2_i_i bic_r0-r1-r0 rsb_r1-r0-r3
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 eor_r0-r2_i sub_r2-r3-r0_lsr_i	mvn_r2-r1 sub_r2-r3-r2_lsr_i
tst_r0-r1 eor_eq_r1-r2-r0 bic_r3-r0-r1 bic_r1-r3-r0	eor_r1-r3-r3
mvn_r0-r1 mov_r1-r0 eor_r2-r3-r1_asr_i bic_r1-r1-r2	mvn_r0-r1 eor_r2-r3-r0_asr_i bic_r1-r0-r2
orr_r0-r1_i tst_r0_i add_ne_r0-r2-r0 eor_r2-r0-r2_lsl_i	orr_r0-r1_i add_r0-r2-r0 eor_r2-r0-r2_lsl_i
tst_r0-r1 mov_eq_r0_i sub_ne_r0-r0_i bfi_r0-r0_i_i mvn_r2-r3 rsb_r0-r2-r0_lsr_i and_r3-r2-r0	tst_r0-r1 mov_eq_r0_i sub_ne_r0-r0_i mvn_r2-r3 rsb_r0-r2-r0_lsr_i and_r3-r2-r0
and_r0-r0-r1_lsl_i eor_r1-r2-r0 bfi_r0-r1_i_i and_r0-r0_i	and_r0-r2_i
rsb_r0-r0-r1_lsl_i mov_r2-r0 bic_r1-r0-r2 mov_r0-r1	and_r0-r1_i
mov_r0-r1 sub_r2-r2_i bic_r3-r2-r0 bfi_r0-r3_i_i bfi_r0-r0_i_i	bfi_r1-r1_i_i mov_r0-r1
eor_r0-r1-r2_asr_i bic_r0-r2-r0 and_r1-r0-r2 bic_r3-r1-r2 bfi_r1-r3_i_i	eor_r0-r1-r2_asr_i bic_r1-r2-r0 unk
mvn_r0-r1 sub_r1-r2-r0_asr_i bic_r0-r2-r1 bic_r3-r1-r0 add_r1-r3-r0 mov_r3-r1	mvn_r0-r1 sub_r1-r2-r0_asr_i orr_r3-r1-r2
tst_r0-r1 mvn_eq_r2-r1 orr_r3-r2-r0_asr_i mvn_r0-r3 mvn_r2-r0 rsb_r2-r3-r2	rsb_r2-r3-r3
and_r0-r1-r2 tst_r0-r1 mov_ne_r0-r2_lsl_i orr_r3-r3-r0_lsl_i bfi_r0-r3_i_i	and_r0-r1-r2 tst_r0-r0 mov_ne_r0-r2_lsl_i bfi_r0-r3_i_i
mov_r0-r1 bic_r1-r2-r3 add_r0-r2-r0 bic_r2-r1-r0 add_r3-r2-r0	add_r0-r2-r1 bic_r1-r2-r3 orr_r3-r1-r0
mvn_r0-r1 orr_r2-r3_i bic_r1-r0-r2 bic_r1-r1-r0	bic_r1-r2-r2
cmp_r0-r1 mvn_hi_r1-r2 bic_r2-r0-r1 tst_r2-r1 mov_ne_r3-r0 add_r1-r3-r1	cmp_r0-r1 mvn_hi_r1-r2 add_r1-r3-r1
cmp_r0-r1 mvn_eq_r2-r1 mvn_r1-r0 sub_r1-r2-r1_ror_i bic_r2-r3-r1 and_r3-r2-r3 and_r3-r3_i	cmp_r0-r1 mvn_eq_r2-r1 mvn_r1-r0 sub_r1-r2-r1_ror_i bic_r2-r3-r1 and_r3-r2_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 bic_r0-r1-r2	and_r0-r1-r1
cmp_r0_i mvn_lt_r1-r2 bfi_r1-r1_i_i bfi_r2-r1_i_i eor_r2-r2_i eor_r1-r2-r1	cmp_r0_i mvn_lt_r1-r2 bfi_r2-r1_i_i eor_r2-r2_i eor_r1-r2-r1
orr_r0-r1-r2_asr_i eor_r1-r3-r0_lsl_i mov_r0-r3 bic_r3-r0-r1	orr_r0-r1-r2_asr_i and_r3-r3-r0_lsl_i
add_r0-r1-r0 mov_r2-r0_ror_i and_r0-r1-r2 orr_r0-r0_i eor_r3-r0-r1_lsl_i	add_r0-r1-r0 and_r2-r1-r0_ror_i orr_r2-r2_i eor_r3-r2-r1_lsl_i
bfi_r0-r1_i_i sub_r0-r0-r2 add_r1-r2-r2_asr_i bic_r0-r1-r0 bic_r1-r0-r1 orr_r3-r0-r1_ror_i	bfi_r0-r1_i_i sub_r0-r0-r2 add_r3-r2-r2_asr_i bic_r3-r3-r0
mov_r0-r1_ror_i eor_r1-r0-r1 bfi_r2-r3_i_i eor_r0-r1-r3 sub_r3-r0-r2_asr_i	eor_r1-r1-r1_ror_i eor_r0-r1-r3 sub_r3-r0-r2_asr_i
bic_r0-r0-r1 bic_r2-r1-r0 orr_r2-r2-r3 eor_r0-r2_i bfi_r0-r0_i_i	orr_r2-r1-r3 eor_r0-r2_i
mvn_r0-r1 bic_r2-r0-r1 bfi_r0-r2_i_i eor_r1-r0-r2	eor_r1-r1-r1_ror_i and_r1-r1_i
orr_r0-r1-r0 rsb_r2-r2-r0_lsl_i bfi_r3-r2_i_i sub_r1-r3-r1	rsb_r2-r2-r0_lsl_i bfi_r3-r2_i_i sub_r1-r3-r1
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2_i bic_r1-r2-r1	tst_r0-r1 eor_ls_r0-r1_i bic_r1-r0-r1
cmp_r0-r1 mov_lt_r0-r1 bfi_r0-r0_i_i	cmp_r0-r1 mov_lt_r0-r1
sub_r0-r1-r2 sub_r3-r1-r0 bfi_r1-r3_i_i bfi_r3-r1_i_i bic_r3-r3-r0	sub_r0-r1-r2 bfi_r2-r1_i_i bic_r3-r2-r0
bic_r0-r1-r2 mov_r1-r2 cmp_r0_i mvn_lt_r2-r1 add_r0-r2_i	bic_r0-r1-r2 cmp_r0_i mvn_lt_r2-r2 add_r0-r2_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 bfi_r1-r1_i_i bic_r1-r3-r1	and_r1-r2-r3
mov_r0-r1 mov_r1-r0 tst_r0-r2 mvn_ne_r3-r2 bic_r2-r3-r1	tst_r1-r2 mvn_ne_r3-r2 bic_r2-r3-r1
sub_r0-r1-r0_ror_i orr_r2-r0_i orr_r2-r2_i bic_r1-r1-r2	sub_r0-r1-r0_ror_i orr_r2-r0_i bic_r1-r1-r2
cmp_r0-r1 and_eq_r1-r2-r3_ror_i bfi_r1-r1_i_i bfi_r3-r1_i_i mvn_r0-r3 mvn_r2-r0	cmp_r0-r1 and_eq_r1-r2-r3_ror_i bfi_r3-r1_i_i mvn_r0-r3 mvn_r2-r0
bic_r0-r1-r2 bic_r1-r0-r2 tst_r0-r3 mvn_eq_r0-r1 eor_r1-r2-r0	bic_r0-r1-r2 tst_r0-r3 mvn_cs_r0-r0 eor_r1-r2-r0
tst_r0-r1 mov_ne_r1_i and_r0-r2-r1 eor_r2-r0-r2	tst_r0-r1 and_ne_r1-r2_i bic_r2-r2-r1
and_r0-r0_i and_r1-r2_i mvn_r3-r1 bic_r0-r2-r0 bic_r1-r3-r0	and_r3-r0_i unk
orr_r0-r1-r0 and_r1-r0-r2 sub_r3-r1_i bfi_r2-r3_i_i orr_r1-r2-r3 and_r0-r1_i	orr_r0-r1-r0 and_r1-r0-r2 orr_r1-r2-r1_lsl_i and_r0-r1_i
tst_r0-r1 mvn_ne_r2-r0 sub_r1-r3-r2 mov_r0-r1_lsr_i mvn_r2-r0 rsb_r0-r2_i	tst_r1-r0 mvn_ne_r2-r0 rsb_r1-r2-r3 mvn_r2-r1_lsr_i rsb_r0-r2_i
bfi_r0-r1_i_i and_r1-r2-r3_asr_i sub_r1-r2-r1 and_r3-r1-r0_lsl_i	bfi_r0-r1_i_i bic_r1-r2-r3_asr_i and_r3-r1-r0_lsl_i
add_r0-r1-r1 bfi_r2-r0_i_i and_r3-r0-r2_asr_i mov_r2-r3 orr_r3-r2_i	add_r0-r1-r1 and_r3-r0-r2_asr_i orr_r3-r3_i
add_r0-r0_i bfi_r1-r0_i_i bic_r0-r1-r2 bfi_r3-r0_i_i and_r0-r0-r3_asr_i mov_r1-r0	add_r0-r0_i bfi_r1-r0_i_i bic_r0-r1-r2 and_r1-r0-r3_asr_i
eor_r0-r1-r2 add_r1-r0_i add_r1-r2-r1_lsr_i orr_r0-r1-r2 bic_r3-r0-r1	eor_r3-r2-r1 add_r3-r3_i add_r1-r2-r3_lsr_i bic_r3-r2-r1
rsb_r0-r0-r1 bfi_r1-r2_i_i bic_r2-r0-r1 bic_r0-r1-r2 and_r2-r2-r0_lsl_i sub_r3-r0-r2_asr_i	rsb_r0-r0-r1 bfi_r1-r2_i_i bic_r2-r0-r1 and_r2-r2-r1_lsl_i sub_r3-r1-r2_asr_i
mvn_r0-r1 and_r2-r0_i bic_r3-r0-r2 mvn_r1-r2 orr_r2-r1-r2 orr_r2-r2-r3	unk
and_r0-r0-r1 eor_r2-r1-r2_asr_i bic_r3-r2-r1 bic_r0-r2-r0 sub_r2-r2-r0 sub_r0-r3-r2_ror_i	and_r0-r0-r1 eor_r2-r1-r2_asr_i bic_r3-r2-r1 and_r2-r0-r2 sub_r0-r3-r2_ror_i
tst_r0-r1 and_eq_r2-r0_i eor_r0-r2_i and_r1-r0-r2_lsl_i mov_r2-r1 bfi_r1-r2_i_i bic_r1-r1-r2	bic_r1-r1-r1
bfi_r0-r0_i_i add_r1-r2-r3_ror_i add_r2-r0-r1 eor_r3-r2-r1 bic_r0-r2-r3	bfi_r0-r0_i_i add_r1-r2-r3_ror_i add_r2-r0-r1 and_r0-r1-r2
cmp_r0_i mov_ne_r1-r2 bic_r2-r1-r0 bfi_r0-r2_i_i	bic_r2-r2-r0 bfi_r0-r2_i_i
add_r0-r1_i and_r0-r0_i eor_r1-r2-r0 mov_r0-r1	add_r0-r1_i and_r0-r0_i eor_r0-r0-r2
bfi_r0-r1_i_i and_r0-r0_i add_r2-r0_i bfi_r3-r2_i_i bfi_r0-r0_i_i orr_r0-r0-r3	and_r0-r1_i bfi_r3-r0_i_i bfi_r0-r0_i_i orr_r0-r0-r3
add_r0-r0-r1_lsr_i bic_r1-r2-r0 mov_r2-r1_asr_i mvn_r1-r2	add_r0-r0-r1_lsr_i bic_r1-r2-r0 mvn_r1-r1_asr_i
cmp_r0_i mvn_lt_r1-r2 bic_r3-r2-r1 and_r1-r3-r0_lsr_i and_r2-r1_i	bic_r1-r1-r0_asr_i bic_r3-r2-r1 and_r1-r3-r0_lsr_i and_r2-r1_i
rsb_r0-r0-r1 rsb_r2-r0-r3_lsr_i orr_r1-r2-r1_ror_i orr_r1-r2-r1 mov_r0-r1	rsb_r0-r0-r1 rsb_r0-r0-r3_lsr_i orr_r0-r0-r1_ror_i
and_r0-r1_i tst_r1-r0 mov_ne_r2-r1_lsr_i bfi_r2-r2_i_i	tst_r1_i mov_ne_r2-r1_lsr_i bfi_r2-r2_i_i
cmp_r0-r1 mvn_ge_r2-r0 mov_cc_r2-r1_lsl_i mvn_r0-r3 orr_r1-r2-r0	cmp_r0-r1 mvn_ge_r2-r0 mov_cc_r2-r1_lsl_i unk
add_r0-r1-r2 bfi_r2-r0_i_i mov_r1-r2_ror_i bic_r1-r2-r1	and_r0-r1_i eor_r2-r0-r2 bic_r1-r2-r2_ror_i
mvn_r0-r1 orr_r0-r0-r1 mvn_r1-r0 eor_r1-r1_i	mov_r1_i
rsb_r0-r1-r0 bfi_r2-r3_i_i rsb_r1-r2-r0 mov_r2-r1 eor_r3-r2-r0 orr_r2-r1-r3	bfi_r2-r3_i_i rsb_r0-r1-r0 rsb_r1-r2-r0 orr_r2-r1-r0
sub_r0-r1-r2 orr_r3-r2-r1_asr_i tst_r3-r2 add_eq_r3-r2-r0 bic_r1-r2-r3	bic_r1-r3-r3
bfi_r0-r0_i_i eor_r1-r1-r0 rsb_r1-r2-r1_asr_i eor_r0-r1_i and_r1-r3-r0	eor_r1-r1-r0 rsb_r1-r2-r1_asr_i eor_r0-r1_i and_r1-r3-r0
cmp_r0_i rsb_ge_r1-r2-r1_asr_i mov_r3-r0 sub_r0-r2-r3 eor_r3-r1-r0	cmp_r0_i sub_r0-r2-r0 rsb_ge_r1-r2-r1_asr_i eor_r3-r1-r0
cmp_r0_i mvn_lt_r1-r0 bic_r0-r0-r1 tst_r0-r1 mov_eq_r1_i bfi_r2-r1_i_i	bic_r2-r2_i orr_r2-r2_i
and_r0-r1-r0 bfi_r2-r2_i_i bic_r0-r0-r2 orr_r0-r0_i mvn_r3-r0	and_r0-r1-r0 bfi_r2-r2_i_i unk bic_r3-r3_i
sub_r0-r1-r0 tst_r0-r1 mvn_eq_r1-r2 bic_r0-r1-r3 bic_r0-r3-r0	orr_r0-r3-r3
and_r0-r1-r0_ror_i bic_r1-r2-r0 and_r0-r1_i and_r0-r0-r2	and_r0-r1-r0_ror_i bic_r1-r2-r0 and_r0-r1_i
cmp_r0-r1 add_cs_r1-r2_i mov_r0-r3 and_r0-r0-r1	cmp_r0-r1 add_cs_r1-r2_i and_r0-r3-r1
bfi_r0-r0_i_i bic_r1-r2-r3 rsb_r2-r0-r3_asr_i eor_r3-r2-r0_lsr_i bic_r3-r3-r1	bic_r1-r2-r3 rsb_r2-r0-r3_asr_i eor_r3-r2-r0_lsr_i bic_r3-r3-r1
eor_r0-r0-r1 cmp_r2-r0 mov_ls_r3_i bic_r3-r3-r1 mov_r0-r3	eor_r0-r0-r1 cmp_r2-r0 eor_ls_r3-r1_i bic_r0-r3-r1
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i bic_r1-r2-r0 orr_r3-r1-r2	mov_r3_i
tst_r0-r1 mov_eq_r2-r0 and_r0-r2-r3_lsr_i bic_r1-r1-r2 bic_r3-r0-r1	tst_r0-r1 mov_eq_r2-r0 and_r0-r2-r3_lsr_i mov_r3-r0_lsr_i
bfi_r0-r1_i_i and_r2-r1-r0_lsl_i tst_r2_i sub_eq_r3-r2-r0_asr_i and_r3-r3-r1_ror_i	bfi_r0-r1_i_i and_r2-r1-r0_lsl_i sub_r3-r2-r0_asr_i and_r3-r3-r1_ror_i
cmp_r0-r1 orr_hi_r2-r1-r0 orr_r0-r2-r0 bic_r1-r0-r2 orr_r1-r1_i	cmp_r0-r1 orr_hi_r2-r1-r0 bic_r1-r0-r2 orr_r1-r1_i
mov_r0-r1_lsr_i sub_r1-r2-r0 bic_r3-r2-r1 sub_r1-r1-r3_lsl_i sub_r2-r1_i	sub_r1-r2-r1_lsr_i bic_r3-r2-r1 sub_r1-r1-r3_lsl_i sub_r2-r1_i
tst_r0-r1 mvn_ne_r1-r2 mvn_ne_r1-r3 orr_r3-r2-r1_ror_i	tst_r0-r1 mvn_ne_r1-r3 orr_r3-r2-r1_ror_i
tst_r0-r1 mvn_ne_r2-r3 rsb_eq_r2-r1-r0_lsl_i add_r2-r3-r2_lsl_i bfi_r0-r2_i_i	bfi_r0-r3_i_i
cmp_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 eor_r1-r0-r2_ror_i mvn_r3-r1 mvn_r0-r3	mvn_r3-r0_ror_i eor_r0-r0-r3
bfi_r0-r1_i_i orr_r2-r0-r2_asr_i bfi_r0-r2_i_i mov_r3-r0	orr_r2-r0-r2_asr_i bfi_r0-r2_i_i mov_r3-r0
tst_r0-r1 mov_ne_r0-r2_lsl_i mov_eq_r0_i bic_r3-r1-r0	tst_r0-r1 bic_r3-r1-r2_lsl_i bic_ls_r3-r1_i
tst_r0-r1 rsb_ne_r1-r2-r1 bfi_r2-r1_i_i mov_r3-r1 bfi_r0-r2_i_i orr_r2-r0-r3	tst_r1-r0 rsb_ne_r1-r2-r1 bfi_r0-r2_i_i orr_r2-r1-r0
tst_r0-r1 mov_ne_r2-r0_asr_i eor_r2-r2-r0 bfi_r3-r1_i_i eor_r1-r2-r3_lsr_i rsb_r1-r1_i	tst_r0-r1 mov_ne_r2-r0_asr_i eor_r2-r2-r0 eor_r1-r2-r3_lsr_i rsb_r1-r1_i
add_r0-r0_i tst_r1-r2 eor_eq_r1-r0_i bfi_r1-r1_i_i	add_r0-r0_i tst_r1-r2 eor_eq_r1-r0_i
eor_r0-r0-r1 mov_r2-r0_asr_i mvn_r1-r2 and_r2-r1_i bfi_r1-r2_i_i	eor_r0-r0-r1 mvn_r1-r0_asr_i bfi_r1-r1_i_i
add_r0-r1_i bic_r2-r0-r1 and_r1-r0-r1 eor_r0-r2-r1 eor_r0-r1-r0_lsr_i bfi_r1-r0_i_i	add_r0-r1_i and_r1-r0-r1 eor_r0-r1-r0_ror_i bfi_r1-r0_i_i
bfi_r0-r1_i_i bic_r2-r2-r1 mov_r3-r2_lsl_i and_r0-r0-r3_asr_i mov_r1-r0	bic_r2-r2-r1 mov_r3-r2_lsl_i and_r1-r0-r3_asr_i
add_r0-r1-r2_asr_i bic_r1-r3-r1 bic_r0-r0-r1 bfi_r1-r2_i_i bic_r1-r0-r1 bic_r3-r1-r0	eor_r3-r1-r1
tst_r0_i mov_ne_r1_i bfi_r1-r1_i_i	tst_r0_i mov_ne_r1_i
bic_r0-r1-r2 bic_r2-r0-r2 bfi_r3-r2_i_i mov_r2-r3_ror_i	bic_r0-r1-r2 bfi_r3-r0_i_i mov_r2-r3_ror_i
rsb_r0-r1_i bfi_r2-r0_i_i mvn_r3-r2 and_r2-r3-r2 add_r1-r2_i	mov_r1_i
tst_r0-r1 mvn_eq_r0-r1 rsb_r0-r0_i bfi_r2-r2_i_i and_r0-r0-r2_lsl_i	tst_r0-r1 mvn_eq_r0-r1 rsb_r0-r0_i and_r0-r0-r2_lsl_i
cmp_r0-r1 mvn_lt_r0-r2 bic_r1-r1-r0 and_r3-r1-r0 sub_r3-r3_i bfi_r1-r3_i_i	cmp_r0-r1 mvn_lt_r0-r2 unk bic_r1-r1-r0
mvn_r0-r1 orr_r0-r1-r0 add_r2-r3-r1_asr_i bic_r0-r2-r0	sub_r0-r0-r0
cmp_r0-r1 and_ne_r2-r2_i rsb_r2-r2_i bfi_r0-r2_i_i bfi_r1-r0_i_i	add_r2-r2_i bfi_r0-r2_i_i bfi_r1-r0_i_i
orr_r0-r0-r1 mov_r1-r0 add_r2-r1-r0 rsb_r1-r2_i rsb_r2-r1-r2_ror_i bic_r2-r2-r1	orr_r0-r0-r1 add_r2-r0-r0 rsb_r1-r2_i rsb_r2-r1-r2_ror_i bic_r2-r2-r1
cmp_r0-r1 mvn_ls_r0-r2 mvn_hi_r0-r2 add_r3-r0_i mvn_r0-r3	sub_r0-r2_i
mvn_r0-r1 bfi_r2-r0_i_i sub_r0-r3-r2 sub_r3-r0-r2 orr_r1-r3-r2	mvn_r0-r1 bfi_r2-r0_i_i sub_r3-r3-r2_lsl_i orr_r1-r3-r2
tst_r0-r1 sub_ne_r2-r1_i bfi_r0-r2_i_i bfi_r1-r0_i_i	tst_r0-r1 sub_ne_r2-r1_i bfi_r1-r2_i_i
mov_r0-r1_ror_i tst_r1-r2 sub_eq_r3-r2-r0 and_r3-r3_i and_r0-r3_i	tst_r2-r1 sub_eq_r3-r2-r1_ror_i and_r3-r3_i and_r0-r3_i
add_r0-r1_i mov_r2-r0 bfi_r1-r2_i_i orr_r1-r1_i and_r2-r2-r1_ror_i	add_r2-r1_i bfi_r1-r2_i_i orr_r1-r1_i and_r2-r2-r1_ror_i
mov_r0-r1_ror_i tst_r0_i mov_eq_r2-r3_asr_i and_r2-r2_i	tst_r1_i mov_eq_r2-r3_asr_i and_r2-r2_i
tst_r0-r1 mvn_ne_r0-r2 bic_r0-r0-r2 mvn_r3-r0 add_r3-r3_i	tst_r1-r0 unk add_r3-r2_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 orr_r3-r1-r3_ror_i orr_r0-r0-r2_asr_i bic_r1-r3-r0	mvn_r1-r2 orr_r3-r1-r3_ror_i orr_r0-r0-r2_asr_i bic_r1-r3-r0
cmp_r0_i mov_lt_r1_i mov_ge_r1_i bfi_r0-r0_i_i mvn_r2-r1 bic_r1-r2-r0	mov_r1_i cmp_r0_i mov_lt_r1_i mvn_r2-r1 bic_r1-r2-r0
and_r0-r1-r0 and_r2-r3-r1_ror_i add_r3-r2_i bic_r1-r2-r0 eor_r0-r2-r3 eor_r3-r0-r1	and_r0-r1-r0 and_r2-r3-r1_ror_i add_r3-r2_i and_r1-r0-r2 eor_r3-r1-r3
cmp_r0-r1 mov_ls_r2-r1_ror_i eor_r1-r3-r2 add_r1-r0-r1_lsl_i bfi_r0-r1_i_i	bfi_r0-r0_i_i
tst_r0-r1 and_ne_r1-r1-r2_lsl_i mov_ne_r1-r0_lsr_i sub_r2-r1-r3_lsr_i bfi_r2-r2_i_i	tst_r0-r1 mov_ne_r1-r0_lsr_i sub_r2-r1-r3_lsr_i bfi_r2-r2_i_i
bfi_r0-r0_i_i and_r0-r0_i mvn_r1-r0 and_r2-r1_i	mov_r2_i
bic_r0-r0-r1 add_r2-r2_i mvn_r1-r0 bfi_r1-r1_i_i rsb_r2-r1-r2	unk bfi_r1-r1_i_i add_r2-r2_i rsb_r2-r1-r2
bfi_r0-r1_i_i cmp_r2-r1 mov_eq_r3_i bfi_r1-r0_i_i and_r3-r1-r3	unk cmp_r2-r1 mov_eq_r3_i bfi_r1-r0_i_i and_r3-r1-r3
cmp_r0_i mov_eq_r1_i mov_r2-r0 orr_r3-r2-r1 mov_r1-r3	cmp_r0_i mov_eq_r1_i orr_r1-r1-r0
add_r0-r0-r0_lsr_i add_r1-r0-r1 rsb_r0-r1_i mvn_r2-r0 bfi_r1-r2_i_i	add_r0-r0-r0_lsr_i add_r1-r0-r1 eor_r1-r1_i
sub_r0-r1-r2 eor_r3-r0_i mov_r1-r3 bfi_r2-r1_i_i	sub_r0-r1-r2 eor_r3-r0_i bfi_r2-r3_i_i
tst_r0-r1 and_ne_r0-r0-r2 mvn_r3-r0 add_r0-r3_i	tst_r0-r1 and_ne_r0-r0-r2 rsb_r0-r0_i
bic_r0-r0-r1 cmp_r0-r2 mov_eq_r0-r2 bic_r1-r0-r2 orr_r3-r1-r0	bic_r3-r0-r1
eor_r0-r1-r0_ror_i orr_r2-r2_i and_r3-r0-r2 bfi_r1-r3_i_i bfi_r2-r1_i_i bfi_r0-r2_i_i	eor_r0-r1-r0_ror_i bfi_r2-r1_i_i bfi_r0-r2_i_i
sub_r0-r1_i cmp_r0-r2 mov_cs_r3-r2 bfi_r0-r3_i_i bfi_r2-r0_i_i	bfi_r2-r1_i_i
mvn_r0-r1 cmp_r2-r0 mvn_hi_r3-r0 bfi_r3-r3_i_i add_r1-r2-r3_lsl_i	mvn_r0-r1 cmp_r2-r0 mvn_hi_r3-r0 add_r1-r2-r3_lsl_i
orr_r0-r0_i bfi_r1-r2_i_i and_r1-r1-r3 orr_r3-r0-r1 bic_r1-r3-r1 bfi_r2-r1_i_i	and_r1-r1-r3_ror_i bic_r1-r0-r1 bfi_r2-r1_i_i
cmp_r0-r1 mvn_eq_r1-r2 bic_r2-r2-r1	cmp_r0-r1 bic_ne_r2-r2-r1
cmp_r0-r1 mov_hi_r1-r2 rsb_r1-r1-r3 mov_r2-r1	cmp_r0-r1 mov_hi_r1-r2 rsb_r2-r1-r3
tst_r0-r1 mvn_eq_r2-r0 bfi_r0-r2_i_i mvn_r1-r0 orr_r3-r0-r1 rsb_r3-r3_i	mov_r3_i
cmp_r0_i mov_cc_r1_i mov_cs_r1-r0 bic_r1-r2-r1 mvn_r2-r1	cmp_r0_i mov_cc_r1_i mov_cs_r1-r0 unk
mvn_r0-r1 bfi_r2-r0_i_i orr_r2-r2_i bfi_r1-r2_i_i bfi_r3-r1_i_i	bfi_r1-r2_i_i bfi_r3-r1_i_i
cmp_r0-r1 mvn_hi_r2-r0 mvn_ls_r2-r0 bic_r2-r2-r1	mvn_r2-r0 bic_r2-r2-r1
and_r0-r1-r2 orr_r1-r1-r0_ror_i bfi_r0-r1_i_i bfi_r3-r0_i_i add_r1-r1-r3 mvn_r3-r1	and_r0-r1-r2 orr_r1-r1-r0_ror_i bfi_r3-r0_i_i add_r1-r1-r3 mvn_r3-r1
tst_r0-r1 mov_ne_r2_i mov_eq_r2-r1 bic_r2-r2-r3 bfi_r3-r2_i_i mov_r0-r3	tst_r0-r1 mov_ne_r2_i bic_ls_r2-r1-r3 bfi_r3-r2_i_i mov_r0-r3
bfi_r0-r1_i_i mvn_r2-r1 bic_r0-r0-r2 orr_r2-r0_i orr_r0-r2_i	and_r0-r1-r0 orr_r0-r0_i
orr_r0-r1_i rsb_r1-r2-r0_asr_i tst_r3-r1 add_ne_r3-r1-r3_lsr_i rsb_r3-r3_i	rsb_r1-r2-r1_asr_i tst_r3-r1 add_ne_r3-r1-r3_lsr_i rsb_r3-r3_i
bic_r0-r1-r2 cmp_r1_i rsb_ne_r3-r3_i bic_r1-r0-r3 bic_r3-r1-r3	cmp_r1_i rsb_ne_r3-r3_i orr_r2-r2-r3 bic_r3-r1-r2
cmp_r0-r1 sub_ls_r2-r0-r3 sub_hi_r2-r2_i mov_r1-r2 mvn_r0-r1	sub_r2-r2_i cmp_r0-r1 sub_ls_r2-r0-r3 mvn_r0-r2
tst_r0-r1 orr_eq_r2-r0-r3_ror_i sub_r1-r3-r2 bfi_r2-r1_i_i bfi_r0-r2_i_i bfi_r2-r0_i_i	tst_r0-r1 orr_eq_r2-r0-r3_ror_i sub_r1-r3-r2 bfi_r2-r1_i_i bfi_r2-r0_i_i
bfi_r0-r0_i_i mvn_r1-r0 eor_r2-r1-r0_asr_i mov_r1-r2	bfi_r0-r0_i_i mvn_r1-r0 eor_r1-r0-r1_asr_i
sub_r0-r0-r1 add_r0-r0-r1 sub_r2-r3-r0_asr_i mvn_r1-r2 mov_r0-r1 eor_r1-r0-r1_ror_i	sub_r2-r3-r0_asr_i eor_r1-r2-r2_ror_i
orr_r0-r1_i eor_r1-r2-r0 eor_r2-r2-r1 sub_r3-r1-r2	orr_r0-r1_i eor_r1-r2-r0 sub_r3-r1-r0
cmp_r0-r1 rsb_ls_r1-r2-r3 rsb_hi_r1-r3-r2_ror_i bic_r2-r1-r3 and_r3-r1-r2 bic_r0-r2-r3	rsb_r0-r3-r3
and_r0-r1_i sub_r2-r0_i and_r3-r0-r2_lsl_i bic_r2-r1-r3	and_r0-r1_i and_r3-r0-r0_lsl_i bic_r2-r1-r3
tst_r0_i mov_ne_r1-r2_lsr_i mvn_ne_r1-r2 bic_r2-r1-r3 sub_r0-r0-r2 mvn_r1-r0	tst_r0_i mvn_ne_r1-r2 bic_r2-r1-r3 sub_r0-r0-r2 mvn_r1-r0
tst_r0-r1 mov_ne_r1-r0_lsr_i mov_r0-r2 bic_r0-r0-r1	tst_r0-r1 bic_r0-r2-r0_lsr_i bic_ge_r0-r2-r1
tst_r0-r1 mvn_eq_r1-r0 bic_r1-r2-r1 bic_r3-r2-r1 mov_r0-r3	tst_r1-r0 bic_cs_r1-r2-r0 and_r0-r2-r1
eor_r0-r1_i tst_r0-r1 and_ne_r0-r2_i bfi_r2-r0_i_i	eor_r0-r1_i tst_r0-r1 bfi_ls_r2-r0_i_i
and_r0-r0-r1 bfi_r2-r0_i_i mov_r0-r2 eor_r1-r0_i and_r1-r1_i	and_r1-r2_i
tst_r0-r1 mvn_eq_r0-r2 mov_ne_r0-r1 and_r2-r0-r2_lsr_i	tst_r0-r1 mvn_ls_r1-r2 and_r2-r1-r2_lsr_i
tst_r0-r1 mov_ne_r1_i eor_r1-r1-r2 add_r1-r1-r2 mov_r3-r1_lsl_i add_r2-r3_i bfi_r3-r2_i_i	tst_r0-r1 mov_ne_r1_i eor_r1-r1-r2 add_r1-r1-r2 mov_r3-r1_lsl_i orr_r3-r3_i
cmp_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 sub_r2-r0-r2	mvn_r2-r0 sub_r2-r0-r2
tst_r0_i mov_ne_r1-r0_ror_i mov_eq_r1_i eor_r1-r1_i and_r1-r0-r1_asr_i	mov_r1-r0_ror_i tst_r0_i mov_ge_r1_i and_r1-r0-r1_asr_i
tst_r0-r1 mvn_eq_r2-r0 and_r3-r0-r2 eor_r3-r3_i bic_r0-r3-r0	orr_r3-r0_i sub_r0-r3-r0
eor_r0-r1-r0_asr_i sub_r1-r0-r2_lsr_i bic_r0-r1-r3 bfi_r0-r0_i_i mov_r3-r0	eor_r0-r1-r0_asr_i sub_r1-r0-r2_lsr_i bic_r3-r1-r3 bfi_r3-r3_i_i
tst_r0-r1 mov_eq_r2-r3 mov_eq_r2-r0_asr_i orr_r1-r0-r1 rsb_r3-r2-r1 rsb_r3-r2-r3	tst_r0-r1 mov_eq_r2-r0_asr_i orr_r1-r0-r1 sub_r3-r1-r2_lsl_i
bic_r0-r1-r0 rsb_r2-r2-r1_lsr_i mvn_r1-r0 bic_r1-r1-r2	rsb_r2-r2-r1_lsr_i unk bic_r1-r1-r2
cmp_r0_i mov_ls_r1-r2_lsr_i bfi_r1-r1_i_i	cmp_r0_i mov_ls_r1-r2_lsr_i
tst_r0-r1 mov_ne_r2-r1_lsl_i mov_eq_r2-r1_lsl_i and_r0-r2_i bfi_r1-r0_i_i mvn_r2-r1	bic_r1-r1_i mvn_r2-r1
tst_r0_i mov_eq_r1-r2 bfi_r2-r1_i_i orr_r0-r2_i eor_r3-r0-r3	tst_r0_i bfi_ne_r2-r1_i_i orr_r0-r2_i eor_r3-r0-r3
tst_r0-r1 mov_ne_r1_i mov_eq_r1-r0_ror_i mvn_r0-r1	tst_r0-r1 mvn_ne_r0_i mvn_eq_r0-r0_ror_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 add_r2-r3-r1	add_r2-r3-r2
tst_r0_i mov_eq_r1-r2 add_eq_r1-r3_i rsb_r1-r1-r2_asr_i	tst_r0_i add_eq_r1-r3_i rsb_r1-r1-r2_asr_i
sub_r0-r0_i eor_r1-r0-r2_ror_i and_r1-r1-r2_lsl_i rsb_r2-r1-r2 add_r3-r2-r1 bfi_r0-r3_i_i	sub_r0-r0_i bfi_r0-r2_i_i
cmp_r0-r1 add_cc_r2-r1_i sub_r3-r1-r2 bic_r3-r1-r3 orr_r3-r1-r3	and_r3-r1-r1
eor_r0-r0_i orr_r1-r0-r2 bfi_r2-r0_i_i bic_r0-r1-r2 bic_r0-r0-r1	mov_r0_i
add_r0-r1-r2_lsr_i mov_r1-r0_lsl_i bfi_r2-r1_i_i add_r1-r2-r3_lsr_i sub_r0-r3_i add_r0-r1-r0_lsl_i	unk add_r1-r2-r3_lsr_i sub_r0-r3_i add_r0-r1-r0_lsl_i
orr_r0-r0_i bfi_r1-r2_i_i bic_r0-r0-r1 bfi_r0-r0_i_i mov_r3-r0 mov_r2-r3	orr_r0-r0_i bfi_r1-r2_i_i bic_r2-r0-r1 bfi_r2-r2_i_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 bfi_r3-r0_i_i mvn_r1-r2 bic_r2-r1-r3 bic_r2-r3-r2	bfi_r3-r0_i_i mov_r2-r3
cmp_r0-r1 mov_ls_r1_i add_r1-r2-r1_ror_i bic_r1-r1-r3 orr_r2-r0-r1 mov_r1-r2	cmp_r0-r1 mov_ls_r1_i add_r1-r2-r1_ror_i bic_r1-r1-r3 orr_r1-r1-r0
bfi_r0-r0_i_i bfi_r1-r0_i_i mov_r0-r1 bfi_r2-r0_i_i orr_r2-r2-r0_ror_i	bfi_r1-r0_i_i bfi_r2-r0_i_i orr_r2-r2-r1_ror_i
mvn_r0-r1 bic_r1-r1-r0 orr_r0-r0-r1 add_r2-r0_i	mov_r2_i
tst_r0_i mov_ne_r1-r2 bfi_r2-r1_i_i orr_r1-r2_i bfi_r1-r1_i_i	orr_r1-r2_i bfi_r1-r1_i_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 sub_r3-r0_i add_r2-r2-r3 sub_r2-r1-r2_ror_i	mvn_r3_i sub_r2-r1-r3_ror_i
tst_r0_i mov_eq_r1_i mvn_r2-r1 mvn_r1-r2	tst_r0_i mov_ge_r1_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r3 bic_r2-r1-r3 sub_r0-r1-r2 and_r1-r0-r1	tst_r1-r0 bic_r1-r3-r2 rsb_ge_r1-r1-r1
cmp_r0-r1 eor_lt_r2-r3_i eor_ge_r2-r1_i and_r1-r2_i bic_r3-r2-r1 eor_r2-r3_i mvn_r3-r2	cmp_r0-r1 eor_ge_r3-r1_i bic_r3-r3_i eor_r2-r3_i mvn_r3-r2
tst_r0_i eor_eq_r1-r2_i mov_ne_r1-r0_asr_i bic_r3-r0-r1 and_r2-r3_i orr_r2-r2-r0 eor_r0-r2-r1	tst_r0_i eor_cs_r1-r2_i mov_ne_r1-r0_asr_i eor_r0-r0-r1
cmp_r0-r1 and_ls_r2-r3_i orr_r3-r3-r2 orr_r1-r3_i sub_r2-r1-r3_lsr_i	cmp_r0-r1 orr_hi_r3-r2-r3 orr_r1-r3_i sub_r2-r1-r3_lsr_i
cmp_r0-r1 and_ge_r2-r3-r1 cmp_r1-r0 and_lt_r0-r3-r2 sub_r2-r0_i	cmp_r1-r0 and_lt_r0-r3-r1 sub_r2-r0_i
eor_r0-r1_i bfi_r1-r0_i_i bfi_r2-r1_i_i add_r1-r2_i sub_r0-r0_i bic_r0-r1-r0	sub_r0-r1_i add_r1-r2_i orr_r0-r0_i bic_r0-r1-r0
cmp_r0-r1 mvn_ls_r0-r1 and_r1-r0-r2_lsl_i orr_r2-r1_i bfi_r0-r2_i_i	cmp_r0-r1 mvn_ls_r0-r1 mov_r2_i bfi_r0-r2_i_i
mvn_r0-r1 mov_r1-r0 and_r2-r3-r2 bic_r1-r1-r3 orr_r2-r2-r1	mvn_r0-r1 and_r2-r3-r2 bic_r1-r0-r3 orr_r2-r2-r1
mov_r0-r1 bic_r2-r2-r1 mov_r3-r0_ror_i bic_r1-r2-r3	bic_r2-r2-r1 bic_r1-r2-r1_ror_i
orr_r0-r0_i bfi_r1-r0_i_i bic_r2-r1-r0 and_r3-r2_i	orr_r0-r0_i mvn_r2-r0 and_r3-r2_i
bfi_r0-r1_i_i bic_r2-r3-r1 and_r3-r2-r0 mov_r2-r3	bfi_r0-r1_i_i bic_r2-r3-r1 and_r2-r2-r0
tst_r0_i eor_eq_r0-r0-r1 mov_eq_r0-r2 bic_r0-r0-r1	tst_r0_i mov_eq_r0-r2 bic_r0-r0-r1
and_r0-r0-r1_lsl_i tst_r0_i rsb_ne_r1-r0_i mvn_r2-r1 bic_r3-r2-r1	mvn_r3-r1
eor_r0-r0_i mov_r1-r2 mvn_r2-r0 bic_r2-r1-r2	eor_r1-r0_i and_r2-r1-r2
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 add_r2-r1_i	rsb_r2-r2_i
eor_r0-r1_i orr_r2-r1-r0 sub_r0-r2_i bfi_r0-r0_i_i	orr_r0-r1_i sub_r0-r0_i bfi_r0-r0_i_i
cmp_r0-r1 mvn_cc_r2-r3 mvn_cs_r2-r3 sub_r3-r2-r3 orr_r1-r1-r3_lsr_i and_r0-r1_i	unk and_r0-r1_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2-r0 mvn_r3-r2 mov_r0-r3 sub_r2-r0_i sub_r3-r0-r2	mov_r3_i
bfi_r0-r1_i_i bic_r0-r0-r2 eor_r0-r0-r2 orr_r0-r0_i	orr_r0-r0-r2 orr_r0-r0_i
cmp_r0-r1 mov_lt_r1_i mvn_r0-r1 mvn_r2-r0 mvn_r0-r2	cmp_r0-r1 mov_lt_r1_i mvn_r0-r1
orr_r0-r1_i bic_r2-r0-r3 bic_r1-r0-r2 orr_r3-r2_i orr_r1-r2-r1 rsb_r1-r3-r1_lsl_i	orr_r0-r1_i bic_r2-r0-r3 orr_r3-r2_i rsb_r1-r3-r0_lsl_i
bic_r0-r1-r2 bic_r3-r1-r0 rsb_r2-r1-r3_lsr_i add_r1-r2_i orr_r1-r3-r1_asr_i mov_r0-r1	and_r3-r1-r2 rsb_r2-r1-r3_lsr_i add_r2-r2_i orr_r0-r3-r2_asr_i
sub_r0-r1-r2_ror_i sub_r3-r1-r2_lsl_i sub_r3-r0-r3_lsr_i mov_r1-r3	sub_r0-r1-r2_ror_i sub_r3-r1-r2_lsl_i sub_r1-r0-r3_lsr_i
sub_r0-r1-r2 bic_r1-r1-r0 eor_r1-r3-r1_asr_i add_r2-r3-r2_lsr_i and_r3-r1-r2_asr_i bic_r2-r3-r1	sub_r2-r3-r3
cmp_r0_i rsb_ne_r1-r2-r0 rsb_eq_r1-r2-r3_asr_i mov_r3-r1_lsl_i bfi_r3-r3_i_i mvn_r2-r3	cmp_r0_i rsb_eq_r1-r2-r3_asr_i rsb_ne_r1-r2-r0 mov_r3-r1_lsl_i mvn_r2-r3
rsb_r0-r0_i mov_r1-r0_lsl_i bfi_r0-r1_i_i add_r1-r0-r0 rsb_r0-r1-r0	rsb_r1-r0-r0 rsb_r0-r0_i sub_r2-r1-r0_lsr_i mov_r0-r2_lsl_i
bic_r0-r0-r1 bic_r1-r0-r1 orr_r2-r1_i orr_r2-r0-r2_lsr_i bfi_r2-r2_i_i bfi_r0-r2_i_i	bic_r0-r0-r1 orr_r2-r0-r0_ror_i bfi_r0-r2_i_i
orr_r0-r1-r2_lsl_i bfi_r0-r0_i_i bfi_r3-r3_i_i orr_r1-r3-r0_ror_i bfi_r0-r1_i_i	orr_r0-r1-r2_lsl_i bfi_r0-r0_i_i orr_r1-r3-r0_ror_i bfi_r0-r1_i_i
cmp_r0-r1 mvn_cc_r2-r3 mvn_cs_r2-r3 mvn_r0-r3 rsb_r1-r0-r3 bic_r0-r2-r1	mvn_r0-r3 and_r0-r0-r0_lsl_i
tst_r0-r1 mov_ne_r2-r3_lsr_i bfi_r3-r3_i_i rsb_r1-r3-r1 mov_r3-r2 sub_r3-r3-r1_lsr_i	tst_r0-r1 mov_ne_r2-r3_lsr_i bfi_r3-r3_i_i rsb_r1-r3-r1 sub_r3-r2-r1_lsr_i
bic_r0-r1-r2 orr_r1-r1-r2 rsb_r2-r0-r1 mov_r0-r2	mov_r0-r2
mvn_r0-r1 cmp_r1-r0 mvn_ne_r1-r2 rsb_r3-r1-r2 rsb_r2-r3_i	mvn_r3-r2_lsl_i add_r2-r3_i
bic_r0-r0-r1 mvn_r1-r0 mvn_r0-r1 bic_r2-r0-r3 bic_r0-r2-r0	sub_r0-r2-r2
cmp_r0-r1 mvn_lt_r2-r1 mvn_r1-r0 and_r0-r1_i and_r1-r2-r1 rsb_r3-r1-r0_asr_i and_r0-r2-r3_lsl_i	cmp_r0-r1 mvn_lt_r2-r1 bic_r1-r2-r0 rsb_r3-r1-r2_lsl_i and_r0-r2-r3_lsl_i
eor_r0-r1-r2 bic_r1-r0-r3 bic_r2-r1-r0 eor_r1-r2_i and_r0-r2_i orr_r0-r0-r1	mov_r0_i
mov_r0-r1 mov_r1-r0_lsl_i bfi_r2-r3_i_i bic_r3-r1-r2	mov_r1-r1_lsl_i bic_r3-r1-r2
mvn_r0-r1 orr_r2-r0-r3 bfi_r1-r3_i_i bic_r3-r1-r2 eor_r2-r3_i	unk bfi_r1-r3_i_i bic_r3-r1-r2 eor_r2-r3_i
bic_r0-r1-r2 eor_r2-r0-r2_asr_i bfi_r1-r2_i_i bfi_r0-r1_i_i mvn_r3-r0 sub_r3-r3-r0	bic_r0-r1-r2 add_r2-r0-r2_asr_i bfi_r0-r2_i_i mvn_r3-r0_lsl_i
tst_r0-r1 add_ne_r0-r1-r1_asr_i bic_r2-r1-r0 mvn_r3-r2 eor_r0-r3_i orr_r3-r0_i	tst_r1-r0 bic_r3-r1_i add_ne_r0-r1-r1_asr_i unk
tst_r0-r1 mvn_eq_r1-r0 and_r2-r1_i and_r0-r2_i	tst_r0-r1 mvn_eq_r1-r0 and_r0-r1_i
cmp_r0_i and_lt_r1-r2-r3_lsl_i and_ge_r1-r1_i bfi_r1-r1_i_i orr_r0-r1_i	and_r1-r1_i cmp_r0_i and_lt_r1-r2-r3_lsl_i orr_r0-r1_i
bic_r0-r0-r1 orr_r2-r1-r0_lsl_i eor_r1-r1_i bic_r3-r1-r2	orr_r3-r1_i eor_r3-r1-r3
orr_r0-r0-r1 bic_r1-r2-r0 bic_r3-r3-r2 and_r2-r3-r1 add_r1-r2_i	mov_r1_i
tst_r0-r1 add_eq_r0-r0_i orr_r1-r0_i bfi_r1-r1_i_i add_r0-r2-r3 rsb_r1-r0-r1	tst_r0-r1 add_eq_r0-r0_i orr_r1-r0_i add_r0-r2-r3 rsb_r1-r0-r1
cmp_r0-r1 mov_cc_r0_i bfi_r2-r3_i_i mov_r3-r0 sub_r3-r3-r2_ror_i	bfi_r2-r3_i_i cmp_r0-r1 mov_cc_r0_i sub_r3-r0-r2_ror_i
mov_r0-r1_asr_i mvn_r2-r0 rsb_r3-r2_i mov_r2-r3 bfi_r1-r2_i_i	mov_r0-r1_asr_i bfi_r1-r0_i_i
cmp_r0-r1 mov_cc_r1-r2 orr_r1-r1-r0_lsl_i bic_r0-r1-r2 bic_r1-r2-r0 bfi_r0-r1_i_i mov_r3-r0_asr_i	cmp_r0-r1 mov_cc_r1-r2 orr_r1-r1-r0_lsl_i bic_r0-r1-r2 mov_r3-r0_asr_i
cmp_r0_i mov_lt_r0-r1_ror_i mov_ge_r0-r1 rsb_r0-r0_i	cmp_r0_i ror_lt_r1-r1_i rsb_r0-r1_i
bic_r0-r1-r2 add_r1-r3-r0 mov_r2-r1 bfi_r0-r2_i_i bfi_r2-r0_i_i	bic_r0-r1-r2 add_r2-r0-r3 bfi_r2-r2_i_i
tst_r0_i mov_eq_r0-r1_lsl_i mov_eq_r0-r1 bfi_r2-r0_i_i rsb_r3-r2-r1_lsl_i	tst_r0_i mov_eq_r0-r1 bfi_r2-r0_i_i rsb_r3-r2-r1_lsl_i
orr_r0-r1-r0 sub_r0-r2-r0 mov_r1-r2_ror_i and_r3-r0-r1	orr_r0-r1-r0 sub_r0-r2-r0 and_r3-r0-r2_ror_i
mvn_r0-r1 bfi_r2-r0_i_i mvn_r3-r2 orr_r3-r2-r3	mvn_r3_i
tst_r0_i mvn_ne_r1-r0 mvn_r2-r1 mvn_r1-r2 add_r3-r1-r0	tst_r0_i mvn_ne_r1-r0 add_r3-r1-r0
tst_r0_i mov_ne_r1-r0 mov_eq_r1-r2_lsr_i and_r3-r1-r0	tst_r0_i and_r3-r0-r2_lsr_i orr_ne_r3-r0-r0
tst_r0-r1 add_eq_r2-r2-r1_lsl_i sub_r1-r2-r1 sub_r2-r2-r1	mov_r2-r1
cmp_r0_i mov_ls_r1-r0_lsr_i mov_cc_r1-r0_asr_i orr_r2-r0-r1 sub_r0-r0-r2	cmp_r0_i mov_ls_r1-r0_lsr_i orr_r2-r0-r1 sub_r0-r0-r2
add_r0-r1-r1 bic_r2-r2-r1 mvn_r1-r2 rsb_r2-r1-r0	unk rsb_r2-r0-r1_lsl_i
bic_r0-r0-r1 bic_r2-r3-r0 tst_r2-r0 mov_ne_r3-r1 eor_r3-r3_i	eor_r3-r3_i
sub_r0-r1-r0 orr_r1-r0_i add_r2-r1_i bic_r0-r1-r2 mvn_r1-r0	sub_r0-r1-r0 orr_r1-r0_i add_r2-r1_i unk
cmp_r0_i add_lt_r1-r0-r2_lsl_i mvn_ne_r1-r0 tst_r0-r1 mov_ne_r3-r1 and_r2-r3_i	cmp_r0_i mvn_ne_r1-r0 tst_r0-r1 mov_ne_r3-r1 and_r2-r3_i
cmp_r0_i orr_cc_r0-r0_i and_r1-r0-r1_asr_i sub_r2-r2-r3 orr_r0-r1-r0 add_r3-r0-r2	cmp_r0_i orr_cc_r0-r0_i sub_r2-r2-r3 add_r3-r0-r2
bfi_r0-r1_i_i orr_r1-r2-r0 bfi_r0-r1_i_i and_r0-r0-r1 mov_r1-r0 bfi_r2-r1_i_i	bfi_r0-r1_i_i orr_r1-r2-r0 mvn_r3-r0_ror_i bic_r1-r1-r3_lsl_i bfi_r2-r1_i_i
bic_r0-r1-r0 mov_r1-r0_lsl_i rsb_r2-r1-r3 bic_r0-r1-r2 bic_r3-r1-r0	bic_r0-r1-r0 mov_r1-r0_lsl_i rsb_r2-r1-r3 and_r3-r1-r2
rsb_r0-r1_i bic_r2-r1-r0 and_r1-r2-r1 bfi_r2-r1_i_i	rsb_r0-r1_i bic_r2-r1-r0 bfi_r2-r1_i_i
bic_r0-r1-r2 mov_r3-r0 add_r1-r3-r1 eor_r2-r1_i bic_r3-r1-r2 bic_r3-r3-r2	bic_r0-r1-r2 add_r1-r0-r1 and_r3-r1_i
bfi_r0-r1_i_i eor_r2-r2-r1 rsb_r1-r3-r2 bic_r2-r1-r0 bic_r3-r2-r3 mov_r2-r3_lsr_i	eor_r2-r2-r1 rsb_r1-r3-r2 bic_r2-r1-r0 bic_r3-r2-r3 mov_r2-r3_lsr_i
tst_r0-r1 eor_ne_r2-r0_i eor_eq_r2-r0_i add_r2-r1-r2 sub_r0-r3-r2	eor_r2-r0_i add_r2-r1-r2 sub_r0-r3-r2
tst_r0-r1 mov_eq_r1_i add_r0-r1-r1 rsb_r1-r0_i bfi_r1-r1_i_i	tst_r0-r1 mov_cs_r1_i add_r0-r1-r1 rsb_r1-r0_i
cmp_r0_i mvn_ne_r1-r2 mvn_ls_r1-r2 bfi_r0-r2_i_i mvn_r3-r0 bic_r0-r3-r1	bfi_r0-r2_i_i bic_r0-r2-r0
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 bfi_r3-r1_i_i orr_r2-r3_i	orr_r2-r3_i
cmp_r0-r1 sub_hi_r1-r1_i mov_r2-r3 eor_r3-r2-r1_asr_i bfi_r3-r3_i_i	cmp_r0-r1 sub_hi_r1-r1_i eor_r3-r3-r1_asr_i bfi_r3-r3_i_i
mvn_r0-r1 mvn_r2-r0 orr_r3-r2-r3 bic_r0-r1-r3 bfi_r3-r1_i_i eor_r3-r3-r0_lsr_i	mov_r2-r3_ror_i orr_r3-r1-r2_lsl_i
cmp_r0_i mvn_ge_r1-r2 bic_r2-r1-r3 mov_r1-r2 orr_r0-r0_i and_r3-r0-r1	cmp_r0_i orr_r0-r0_i mvn_ge_r1-r2 bic_r2-r1-r3 and_r3-r0-r2
bic_r0-r1-r2 rsb_r2-r2-r1_asr_i rsb_r2-r3-r2 add_r2-r2-r0 orr_r3-r0-r1_lsl_i rsb_r2-r3-r2	bic_r0-r1-r2 rsb_r2-r2-r1_asr_i rsb_r2-r3-r2 bic_r0-r1-r0_ror_i sub_r2-r2-r0_lsl_i
bic_r0-r0-r1 mov_r2-r3_lsr_i bic_r1-r2-r0 mvn_r2-r1 add_r1-r2_i	unk and_r1-r2-r3_lsr_i rsb_r1-r1_i
bic_r0-r1-r2 mov_r3-r0 bfi_r1-r3_i_i mvn_r2-r1 and_r2-r2-r1_asr_i	bic_r3-r1-r2_ror_i bfi_r1-r3_i_i mvn_r2-r1 and_r2-r2-r1_asr_i
eor_r0-r1-r2_lsr_i mov_r3-r2 tst_r3-r1 mvn_eq_r1-r2 bic_r1-r1-r0	eor_r0-r1-r2_lsr_i tst_r1-r2 mvn_ls_r1-r2 bic_r1-r1-r0
tst_r0-r1 mvn_ne_r1-r0 bic_r1-r1-r2 sub_r0-r1-r0 and_r3-r0_i eor_r0-r0-r2_lsr_i bic_r1-r3-r0	tst_r0-r1 mvn_ne_r1-r0 bic_r1-r1-r2 sub_r0-r1-r0 and_r3-r0_i and_r1-r3-r2_ror_i
mov_r0-r1_ror_i and_r1-r2_i rsb_r0-r1-r0 and_r2-r0-r1_asr_i bfi_r1-r2_i_i bfi_r3-r1_i_i	unk
and_r0-r1-r2 rsb_r0-r0-r2 and_r3-r0-r1_lsl_i sub_r2-r1-r3_lsl_i bfi_r1-r2_i_i	bfi_r1-r1_i_i
mov_r0-r1_lsr_i add_r0-r2-r0 orr_r0-r0_i rsb_r1-r0_i	add_r0-r2-r1_lsr_i orr_r0-r0_i rsb_r1-r0_i
tst_r0-r1 mov_ne_r2-r0_lsl_i mov_eq_r2_i eor_r1-r2_i add_r3-r1-r2_ror_i rsb_r1-r3_i and_r0-r1_i	tst_r0-r1 mov_ne_r2-r0_lsl_i mov_eq_r2_i eor_r1-r2_i eor_ne_r1-r1-r0_ror_i and_r0-r1_i
add_r0-r0-r0 mvn_r1-r0 bfi_r2-r1_i_i mvn_r1-r2 orr_r2-r1_i sub_r0-r2-r1	mvn_r0-r0_lsl_i and_r0-r0_i
bfi_r0-r1_i_i orr_r2-r0_i orr_r3-r1_i bic_r2-r3-r2 bfi_r3-r2_i_i add_r1-r3_i	bic_r3-r1_i add_r1-r3_i
and_r0-r1-r2 bfi_r2-r2_i_i bfi_r0-r0_i_i add_r1-r0-r2_asr_i	and_r0-r1-r2 add_r1-r0-r2_asr_i
and_r0-r1-r2 add_r2-r2_i bic_r3-r1-r2 rsb_r1-r0-r3_lsl_i bfi_r2-r1_i_i and_r1-r2_i	and_r0-r1-r2 rsb_r1-r0-r3_lsl_i bfi_r2-r1_i_i and_r1-r2_i
and_r0-r1-r2 add_r2-r1-r3_asr_i bic_r1-r3-r2 bfi_r2-r0_i_i rsb_r1-r2-r1_asr_i bfi_r1-r1_i_i	and_r0-r1-r2 add_r2-r1-r3_asr_i bic_r1-r3-r2 bfi_r2-r0_i_i rsb_r1-r2-r1_asr_i
mov_r0-r1 add_r2-r0-r1 add_r0-r3_i and_r1-r0-r2 bfi_r1-r1_i_i eor_r0-r2-r1	add_r2-r1-r1 add_r0-r3_i bic_r1-r0_i bic_r0-r2-r1
mvn_r0-r1 orr_r0-r0-r2_ror_i bic_r3-r0-r2 bic_r2-r3-r0 bfi_r3-r2_i_i mov_r1-r3	mvn_r0-r1 orr_r0-r0-r2_ror_i unk bic_r1-r0-r2
mov_r0-r1 cmp_r2-r1 mov_lt_r1-r3 orr_r1-r1-r0_lsl_i bic_r0-r3-r1	cmp_r2-r1 mov_lt_r1-r3 orr_r1-r1-r1_lsl_i bic_r0-r3-r1
tst_r0-r1 mov_ne_r2-r0_lsl_i orr_r0-r1-r2 eor_r2-r1-r0	tst_r0-r1 add_ne_r2-r0-r0 bic_r2-r2-r1
cmp_r0_i mov_ne_r0-r1_ror_i mov_eq_r0_i orr_r0-r0_i add_r0-r1-r0_lsr_i	cmp_r0_i mov_ne_r0-r1_ror_i add_r0-r1-r0_lsr_i
cmp_r0-r1 mov_ls_r2-r0_lsl_i mov_hi_r2-r3 bic_r2-r2-r1 mvn_r3-r2 mvn_r2-r3	cmp_r0-r1 mov_ls_r2-r0_lsl_i mov_hi_r2-r3 bic_r2-r2-r1
tst_r0-r1 mvn_eq_r2-r1 eor_eq_r2-r0-r3 and_r2-r2_i orr_r2-r1-r2_asr_i	orr_r2-r1-r1
bic_r0-r1-r0 eor_r1-r0-r1 bfi_r0-r0_i_i add_r2-r0-r1_asr_i sub_r2-r2-r0 mov_r3-r2_lsr_i	and_r1-r0-r1 asr_r2-r1_i mov_r3-r2_lsr_i
cmp_r0-r1 mov_lt_r2-r1_lsl_i mov_ge_r2-r3_lsr_i bfi_r1-r1_i_i add_r0-r1-r2	cmp_r0-r1 mov_r2-r1_lsl_i mov_ge_r2-r3_lsr_i add_r0-r1-r2
cmp_r0-r1 mvn_ls_r1-r0 mvn_r2-r1 add_r3-r2_i	cmp_r0-r1 mvn_ls_r1-r0 rsb_r3-r1_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 bic_r1-r2-r0 bfi_r2-r1_i_i	bfi_r0-r0_i_i mvn_r2-r0
bfi_r0-r1_i_i and_r1-r2-r0 and_r0-r2_i rsb_r3-r2-r1 sub_r1-r3_i and_r2-r1-r0_lsr_i	sub_r2-r0-r0
cmp_r0-r1 rsb_ls_r2-r2-r3_asr_i rsb_hi_r2-r3_i orr_r2-r3-r2_asr_i mvn_r3-r2 mvn_r0-r3	cmp_r0-r1 rsb_r2-r2-r3_asr_i rsb_hi_r2-r3_i orr_r2-r3-r2_asr_i bic_r0-r2_i
tst_r0_i mvn_eq_r1-r0 mov_r0-r1_ror_i eor_r2-r0-r3 mov_r3-r2	tst_r0_i mvn_eq_r1-r0 mov_r0-r1_ror_i eor_r3-r0-r3
sub_r0-r1-r0_asr_i rsb_r2-r0-r2_asr_i bfi_r2-r2_i_i sub_r2-r0-r2	sub_r0-r1-r0_asr_i rsb_r2-r0-r2_asr_i sub_r2-r0-r2
sub_r0-r1-r0_lsl_i and_r1-r0_i bic_r2-r3-r1 mov_r0-r2	and_r1-r1_i bic_r0-r3-r1
cmp_r0-r1 mov_ne_r2-r1 orr_hi_r2-r2_i orr_r2-r0-r2 and_r3-r2_i mov_r0-r3	cmp_r0-r1 mov_ne_r2-r1 orr_r2-r0-r2 and_r3-r2_i mov_r0-r3
orr_r0-r1-r0 add_r2-r3-r2 orr_r0-r0-r1 orr_r1-r2-r0_ror_i eor_r0-r1-r0_lsr_i	add_r2-r3-r2 orr_r0-r0-r1 orr_r1-r2-r0_ror_i eor_r0-r1-r0_lsr_i
cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r3 orr_r1-r2-r3	orr_r1-r3-r3
cmp_r0-r1 mov_lt_r2-r0 orr_r3-r2-r3 rsb_r3-r2-r3	cmp_r0-r1 mov_lt_r2-r0 bic_r3-r3-r2
and_r0-r1-r0_lsl_i sub_r1-r2-r0 bic_r2-r0-r1 mov_r0-r2 mvn_r3-r0	and_r0-r1-r0_lsl_i sub_r3-r2-r0 unk
bic_r0-r1-r2 and_r2-r2_i tst_r0-r2 mov_eq_r3-r0 bic_r1-r3-r2	bic_r1-r1-r2
bfi_r0-r0_i_i and_r1-r0-r2 rsb_r3-r1_i bfi_r1-r3_i_i and_r2-r1_i	and_r1-r0-r2 bfi_r1-r1_i_i and_r2-r1_i
bfi_r0-r1_i_i add_r2-r0-r1_lsr_i bic_r3-r2-r3 bfi_r0-r3_i_i bfi_r0-r0_i_i	bfi_r0-r1_i_i add_r2-r0-r1_lsr_i bic_r3-r2-r3 bfi_r0-r3_i_i
bic_r0-r1-r2 bic_r0-r1-r0 bfi_r2-r0_i_i mov_r0-r2 and_r3-r0-r2 mvn_r0-r3	and_r0-r1-r2 bfi_r2-r0_i_i mvn_r0-r2
tst_r0-r1 mov_ne_r2-r1_asr_i sub_r0-r1-r2 mov_r3-r0 mvn_r1-r3	tst_r0-r1 mov_ne_r2-r1_asr_i sub_r0-r1-r2 mvn_r1-r0
cmp_r0_i mvn_cc_r0-r1 mvn_cs_r0-r1 sub_r2-r2-r0_ror_i	mvn_r0-r1 sub_r2-r2-r0_ror_i
mvn_r0-r1 orr_r1-r0_i bfi_r1-r1_i_i bfi_r2-r1_i_i bfi_r2-r2_i_i	orr_r2-r2_i
bfi_r0-r1_i_i mov_r2-r0 bfi_r3-r2_i_i rsb_r0-r3_i mvn_r2-r0	bfi_r3-r0_i_i sub_r2-r3_i
bfi_r0-r1_i_i and_r2-r1-r3 bic_r2-r2-r0 bic_r0-r3-r2 bfi_r3-r0_i_i	bfi_r0-r1_i_i bic_r2-r1-r0 bic_r0-r3-r2 bfi_r3-r0_i_i
tst_r0-r1 mov_eq_r1_i mov_r2-r1 rsb_r2-r0-r2 add_r0-r0-r2_asr_i orr_r2-r0_i	tst_r0-r1 mov_cs_r1_i rsb_r2-r0-r1 add_r0-r0-r2_asr_i orr_r2-r0_i
tst_r0_i mvn_eq_r0-r1 and_r2-r0-r3 bfi_r1-r2_i_i bfi_r0-r1_i_i mov_r2-r0	tst_r0_i mvn_eq_r0-r1 and_r2-r0-r3 bfi_r0-r2_i_i mov_r2-r0
bfi_r0-r1_i_i bfi_r1-r0_i_i bic_r2-r1-r0 sub_r3-r2-r0_ror_i bic_r1-r3-r0 eor_r3-r1-r0	bfi_r0-r1_i_i bic_r2-r1-r0 sub_r3-r2-r0_ror_i orr_r3-r3-r0
cmp_r0_i mov_cc_r1-r0_asr_i mov_cs_r1_i mvn_r2-r1	cmp_r0_i mvn_r2_i mvn_cc_r2-r2_lsl_i
cmp_r0-r1 sub_ne_r0-r1_i sub_eq_r0-r2_i orr_r1-r0_i and_r1-r1_i	mov_r1_i
add_r0-r1_i and_r2-r0_i mvn_r0-r2 mov_r1-r2 add_r0-r0-r1 bfi_r0-r0_i_i	mvn_r0_i
tst_r0_i sub_eq_r1-r1-r2_ror_i mov_eq_r1_i bfi_r3-r1_i_i	tst_r0_i mov_eq_r1_i bfi_r3-r1_i_i
tst_r0-r1 eor_eq_r1-r2-r0 eor_r0-r1-r2 mov_r1-r3 orr_r2-r1-r3_ror_i and_r0-r2-r0 bfi_r3-r0_i_i	tst_r0-r1 eor_ne_r0-r1-r2 mov_r1-r3 orr_r2-r1-r3_ror_i and_r0-r2-r0 bfi_r3-r0_i_i
add_r0-r1-r1 bic_r0-r2-r0 sub_r3-r0_i orr_r1-r3-r0 bic_r3-r3-r1	sub_r3-r1-r1
bic_r0-r1-r0 mvn_r2-r0 mvn_r1-r2 mvn_r0-r1	unk
orr_r0-r1_i tst_r0-r1 rsb_ne_r2-r2-r1_ror_i add_r0-r1-r1 sub_r2-r2-r0	tst_r1-r1 rsb_ne_r2-r2-r1_ror_i add_r0-r1-r1 sub_r2-r2-r0
cmp_r0-r1 eor_ne_r2-r1-r3_ror_i bic_r1-r2-r3 bic_r0-r1-r2 bic_r3-r0-r1 and_r1-r2-r3_lsr_i sub_r3-r1-r3	sub_r3-r1-r1
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 orr_r3-r0-r1 orr_r2-r3_i rsb_r3-r2_i	unk orr_r2-r3_i rsb_r3-r2_i
rsb_r0-r1-r2 bfi_r3-r0_i_i mov_r1-r3 bfi_r2-r1_i_i bic_r3-r2-r1 bic_r3-r3-r1	rsb_r0-r1-r2 bfi_r3-r0_i_i mov_r1-r3 bfi_r2-r1_i_i bic_r3-r2-r1
mvn_r0-r1 bic_r0-r2-r0 add_r2-r0_i bfi_r2-r2_i_i	and_r0-r2-r1 add_r2-r0_i
bfi_r0-r1_i_i bfi_r0-r0_i_i orr_r0-r2-r0_lsl_i add_r2-r0-r1 mov_r0-r2	bfi_r0-r1_i_i bfi_r0-r0_i_i orr_r0-r2-r0_lsl_i add_r0-r0-r1
bic_r0-r1-r2 mov_r2-r1_lsl_i bic_r2-r2-r0 rsb_r3-r2-r1 bfi_r2-r3_i_i	unk and_r2-r0-r1_lsl_i bfi_r2-r1_i_i
sub_r0-r1-r0 eor_r1-r0-r1 bic_r0-r0-r1 mvn_r2-r0 and_r2-r2_i add_r2-r0-r2_lsr_i	sub_r0-r1-r0 and_r2-r0-r1
cmp_r0-r1 mov_cc_r0-r2 orr_r2-r0-r1 bfi_r2-r2_i_i rsb_r0-r3-r2 bic_r3-r3-r0	cmp_r0-r1 mov_cc_r0-r2 orr_r2-r0-r1 rsb_r0-r3-r2 bic_r3-r3-r0
bfi_r0-r1_i_i bfi_r2-r0_i_i bfi_r1-r2_i_i eor_r0-r2-r1_asr_i	bfi_r2-r1_i_i bfi_r1-r2_i_i eor_r0-r2-r1_asr_i
rsb_r0-r0-r1_lsl_i mvn_r2-r1 cmp_r2-r3 mvn_eq_r1-r0 bic_r1-r1-r2	rsb_r0-r0-r1_lsl_i mvn_r2-r1 cmp_r2-r3 bic_eq_r1-r1-r0
bfi_r0-r1_i_i and_r1-r0-r2 eor_r1-r1-r0 bfi_r3-r1_i_i add_r1-r3-r0	bfi_r0-r1_i_i bic_r1-r0-r2 bfi_r3-r1_i_i add_r1-r3-r0
cmp_r0-r1 mov_eq_r2-r3 bfi_r2-r2_i_i mov_r0-r1 bic_r2-r2-r0	cmp_r0-r1 mov_eq_r2-r3 bfi_r2-r2_i_i bic_r2-r2-r1
mov_r0-r1 eor_r0-r0_i eor_r1-r0_i and_r2-r2-r1 bic_r0-r1-r2	eor_r1-r1_i bic_r0-r1-r2
eor_r0-r1-r2_asr_i add_r2-r1-r0_ror_i mvn_r3-r2 mvn_r1-r3 bic_r2-r3-r1	eor_r0-r1-r2_asr_i add_r2-r1-r0_ror_i mvn_r2-r2
cmp_r0_i mov_ls_r1-r2_ror_i mov_r3-r1 bic_r0-r3-r2 sub_r1-r0_i	cmp_r0_i mov_ls_r1-r2_ror_i bic_r0-r1-r2 sub_r1-r0_i
cmp_r0-r1 mvn_ge_r2-r1 add_ge_r2-r3_i orr_r3-r2_i	cmp_r0-r1 add_ge_r2-r3_i orr_r3-r2_i
tst_r0-r1 mov_ne_r2_i mvn_ne_r2-r3 bfi_r3-r2_i_i bic_r1-r1-r2 and_r2-r2-r1_lsr_i orr_r3-r3-r2 bic_r0-r3-r0	tst_r0-r1 mvn_ne_r2-r3 bfi_r3-r2_i_i bic_r1-r1-r2 and_r2-r2-r1_lsr_i orr_r3-r3-r2 bic_r0-r3-r0
mov_r0-r1 and_r1-r1_i bic_r2-r1-r0 eor_r2-r0-r2_lsr_i bfi_r3-r2_i_i bic_r2-r2-r3	bfi_r3-r1_i_i bic_r2-r1-r3
mov_r0-r1_asr_i eor_r0-r0_i mvn_r2-r0 and_r0-r2_i and_r1-r0_i	and_r1-r0_i
sub_r0-r1_i bfi_r1-r0_i_i cmp_r2-r3 mvn_eq_r0-r1 orr_r2-r0_i	sub_r0-r1_i eor_r1-r1_i cmp_r2-r3 mvn_eq_r0-r1 orr_r2-r0_i
tst_r0-r1 mvn_eq_r2-r3 bfi_r1-r2_i_i orr_r3-r1-r2_asr_i orr_r2-r3_i bfi_r1-r2_i_i	tst_r0-r1 mvn_eq_r2-r3 orr_r3-r1-r2_asr_i orr_r2-r3_i bfi_r1-r2_i_i
bfi_r0-r1_i_i and_r0-r0-r2_lsl_i add_r3-r2_i bfi_r2-r0_i_i sub_r1-r2_i rsb_r1-r3-r1_lsl_i	add_r3-r2_i unk sub_r1-r2_i rsb_r1-r3-r1_lsl_i
mvn_r0-r1 mov_r2-r3 rsb_r2-r0-r2_ror_i orr_r1-r2_i bfi_r0-r1_i_i	unk mvn_r0-r1
cmp_r0-r1 orr_ls_r2-r0-r2 orr_r2-r0-r2 bic_r3-r0-r3 sub_r2-r3-r2	orr_r2-r0-r2 bic_r3-r0-r3 sub_r2-r3-r2
rsb_r0-r1_i rsb_r1-r2-r3 mov_r2-r1 sub_r0-r2-r0 bfi_r0-r0_i_i	rsb_r0-r1_i rsb_r1-r2-r3 sub_r0-r1-r0 bfi_r0-r0_i_i
and_r0-r1_i add_r1-r0-r2 sub_r1-r1_i bfi_r0-r1_i_i	and_r0-r1_i bfi_r0-r2_i_i
tst_r0-r1 mvn_ne_r2-r0 bic_r0-r0-r2	tst_r0-r1 bic_ge_r0-r0-r2
tst_r0-r1 add_ne_r1-r1-r1 add_eq_r1-r1-r2 rsb_r2-r2-r1	tst_r0-r1 rsb_ne_r1-r2-r1_lsl_i mov_r2-r1
mov_r0-r1 mvn_r1-r2 sub_r3-r3-r0 eor_r0-r1-r3 bfi_r0-r0_i_i	sub_r3-r3-r1 mvn_r1-r2 eor_r0-r1-r3
tst_r0_i mvn_ne_r1-r2 eor_r3-r1-r2_ror_i eor_r1-r3-r1_ror_i rsb_r0-r1-r3 sub_r0-r0_i mvn_r1-r0	tst_r0_i mvn_ne_r1-r2 eor_r3-r1-r2_ror_i eor_r1-r3-r1_ror_i rsb_r0-r1-r3 rsb_r1-r0_i
tst_r0-r1 eor_ne_r2-r2-r3 eor_eq_r2-r0-r1 bfi_r2-r2_i_i	tst_r0-r1 eor_ne_r2-r2-r3 eor_eq_r2-r0-r1
bfi_r0-r1_i_i bfi_r2-r0_i_i sub_r1-r2-r0_lsl_i rsb_r3-r2-r1	bfi_r0-r1_i_i sub_r1-r2-r0_lsl_i rsb_r3-r2-r1
bic_r0-r1-r2 mvn_r1-r0 rsb_r3-r1_i eor_r0-r1-r3_ror_i mov_r3-r0	unk rsb_r3-r1_i eor_r3-r1-r3_ror_i
cmp_r0-r1 mvn_cs_r0-r2 mov_r1-r3 bfi_r0-r0_i_i bic_r3-r1-r0 orr_r2-r3_i	cmp_r0-r1 mvn_cs_r0-r2 bic_r3-r3-r0 orr_r2-r3_i
orr_r0-r1-r2 rsb_r3-r0-r3 bic_r2-r0-r3 mvn_r0-r2	orr_r0-r1-r2 sub_r3-r3-r0 unk
tst_r0_i mov_ne_r1_i mov_eq_r1-r2_lsr_i mvn_r0-r1 add_r3-r0_i sub_r1-r3_i mov_r3-r1_ror_i	tst_r0_i mov_ne_r1_i mov_eq_r1-r2_lsr_i mvn_r0-r1 add_r1-r0_i mov_r3-r1_ror_i
cmp_r0-r1 mov_cc_r2-r1_lsl_i mov_ls_r2-r3 sub_r2-r1-r2_lsr_i	cmp_r0-r1 mov_ls_r2-r3 sub_r2-r1-r2_lsr_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 rsb_r1-r2-r3_lsl_i bfi_r2-r1_i_i bfi_r1-r2_i_i orr_r0-r1_i bfi_r2-r0_i_i	mov_r2-r1 bfi_r2-r2_i_i
mvn_r0-r1 mvn_r2-r0 mvn_r0-r2 bfi_r2-r3_i_i bic_r3-r2-r0	and_r2-r1-r3_ror_i unk orr_r3-r1-r2
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r0 mvn_r2-r1 rsb_r3-r3-r2	rsb_r3-r3-r0
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r1 bic_r0-r0-r2 add_r1-r2-r3_asr_i bic_r1-r1-r0	mvn_r2-r1 bic_r0-r0-r2 add_r1-r2-r3_asr_i bic_r1-r1-r0
bfi_r0-r0_i_i eor_r1-r0-r2 eor_r2-r0-r3 orr_r0-r2-r1 orr_r2-r1-r2 and_r1-r0-r2_asr_i	bfi_r0-r0_i_i eor_r1-r0-r2 eor_r2-r2-r3 orr_r0-r2-r1 and_r1-r0-r0_asr_i
tst_r0-r1 mvn_ne_r1-r0 bic_r0-r1-r0 bic_r2-r2-r0 mov_r3-r1_lsr_i add_r2-r2-r3	tst_r0-r1 mvn_ne_r1-r0 mov_r3-r1_lsr_i bic_r2-r2-r1 add_r2-r2-r3
tst_r0-r1 add_ne_r2-r2-r0_lsl_i add_eq_r2-r0-r2 bfi_r0-r2_i_i	tst_r0-r1 add_ls_r2-r0-r2 bfi_r0-r2_i_i
orr_r0-r1-r0 tst_r1-r0 mov_ne_r2_i eor_r0-r2_i	tst_r1-r1 mov_ne_r2_i eor_r0-r2_i
and_r0-r1-r2 mov_r3-r0 mov_r1-r2_ror_i bfi_r1-r1_i_i eor_r3-r1-r3_asr_i	and_r0-r1-r2 mov_r1-r2_ror_i bfi_r1-r1_i_i eor_r3-r1-r0_asr_i
add_r0-r1-r0 bic_r2-r3-r0 mvn_r3-r2 bic_r3-r3-r2 sub_r2-r0-r3	add_r0-r1-r0 unk sub_r2-r3-r2
rsb_r0-r1-r2_asr_i orr_r0-r0-r3 orr_r0-r0-r3 orr_r3-r1-r0	rsb_r0-r1-r2_asr_i orr_r0-r0-r3 orr_r3-r1-r0
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2_i rsb_r3-r2-r3_asr_i mvn_r1-r2 rsb_r2-r1-r2_lsl_i bic_r0-r2-r3 bic_r3-r0-r3	tst_r0-r1 mov_ne_r2-r3 mov_eq_r2_i rsb_r3-r2-r3_asr_i mvn_r1-r2 rsb_r0-r1-r2_lsl_i bic_r3-r0-r3
bfi_r0-r1_i_i orr_r2-r1-r0_ror_i orr_r0-r1-r2 mov_r3-r0_lsl_i	bfi_r0-r1_i_i orr_r2-r1-r0_ror_i mov_r3-r2_lsl_i
tst_r0-r1 mvn_eq_r2-r3 bfi_r0-r2_i_i eor_r1-r0-r3 orr_r0-r1-r0	tst_r0-r1 mvn_eq_r2-r3 bfi_r0-r2_i_i orr_r0-r3-r0
cmp_r0_i orr_ls_r1-r2-r3_asr_i orr_hi_r1-r0-r2 cmp_r2-r0 mov_ge_r0-r1 mov_r1-r0	cmp_r0_i orr_ls_r1-r2-r3_asr_i orr_hi_r1-r0-r2 cmp_r2-r0 mov_lt_r1-r0
tst_r0-r1 mov_ne_r2_i mov_eq_r2-r0_lsr_i bic_r3-r0-r2	tst_r0-r1 bic_r3-r0_i bic_eq_r3-r0-r0_lsr_i
mov_r0-r1_ror_i bic_r1-r2-r1 rsb_r0-r2-r0 add_r1-r2-r1_lsl_i orr_r0-r1-r0_asr_i mvn_r2-r0	rsb_r0-r2-r1_ror_i bic_r1-r2-r1 add_r1-r2-r1_lsl_i orr_r0-r1-r0_asr_i mvn_r2-r0
tst_r0_i eor_eq_r1-r2-r0 orr_r3-r1-r3 eor_r1-r1-r3 bfi_r0-r1_i_i bfi_r0-r0_i_i	tst_r0_i add_eq_r1-r2-r0 orr_r3-r1-r3 eor_r1-r1-r3 bfi_r0-r1_i_i
cmp_r0-r1 mov_hi_r1-r2 and_r1-r1_i bfi_r3-r1_i_i bfi_r3-r3_i_i mvn_r2-r3	unk mvn_r2-r3
cmp_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3 bfi_r3-r3_i_i orr_r0-r0-r3	cmp_r0-r1 unk unk
and_r0-r1-r0 and_r0-r0_i rsb_r1-r0-r2 bfi_r1-r1_i_i	and_r0-r1-r0 and_r0-r0_i rsb_r1-r0-r2
bic_r0-r0-r1 and_r2-r0-r1_lsr_i add_r3-r3_i bic_r0-r3-r2 rsb_r3-r0_i add_r3-r3_i	bic_r0-r0-r1 and_r2-r0-r1_lsr_i add_r3-r3_i bic_r0-r3-r2 rsb_r3-r0_i
and_r0-r1-r0_lsl_i add_r2-r0-r0 add_r2-r1-r2 bfi_r1-r2_i_i mov_r2-r1 orr_r1-r2_i	orr_r1-r1_i
tst_r0-r1 mvn_ne_r1-r2 bfi_r1-r1_i_i	tst_r0-r1 mvn_ne_r1-r2
cmp_r0_i mov_ne_r1_i mov_eq_r1-r2_lsl_i bfi_r2-r1_i_i	unk
bfi_r0-r1_i_i rsb_r2-r3-r0 mov_r3-r0 bic_r0-r3-r2	bfi_r0-r1_i_i rsb_r2-r3-r0 bic_r0-r0-r2
eor_r0-r0-r1_lsr_i sub_r1-r0_i mov_r0-r1 sub_r0-r0_i	eor_r0-r0-r1_lsr_i sub_r0-r0_i
tst_r0-r1 sub_ne_r0-r1-r2 mov_ne_r0-r3 rsb_r1-r3-r0 bfi_r1-r1_i_i	tst_r0-r1 mov_ne_r0-r3 rsb_r1-r3-r0 bfi_r1-r1_i_i
cmp_r0-r1 sub_cc_r2-r1-r2_asr_i sub_cs_r2-r2_i add_r3-r0-r2_lsl_i rsb_r3-r2-r3 mov_r1-r3 add_r1-r1-r2_asr_i	cmp_r0-r1 sub_cc_r2-r1-r2_asr_i sub_cs_r2-r2_i add_r3-r0-r2_lsl_i rsb_r3-r2-r3 add_r1-r3-r2_asr_i
rsb_r0-r1-r2 mov_r3-r0_lsr_i sub_r1-r0-r2 bic_r3-r1-r3	rsb_r0-r1-r2 sub_r3-r0-r2 bic_r3-r3-r0_lsr_i
tst_r0-r1 rsb_eq_r1-r2_i mov_r2-r1_ror_i orr_r3-r2-r3 bfi_r3-r3_i_i	tst_r0-r1 rsb_cs_r1-r2_i mov_r2-r1_ror_i orr_r3-r2-r3
cmp_r0_i mov_ne_r1_i mov_eq_r1-r0_asr_i bfi_r0-r2_i_i and_r2-r1-r0	cmp_r0_i mov_ne_r1_i mov_eq_r1-r0_asr_i and_r2-r1-r2_lsl_i
mov_r0-r1 rsb_r2-r0_i bic_r1-r2-r0 bfi_r3-r1_i_i	unk
orr_r0-r0-r1_lsr_i and_r1-r1-r0_lsl_i bfi_r2-r1_i_i bic_r3-r2-r1 bic_r2-r3-r1	orr_r0-r0-r1_lsr_i and_r1-r1-r0_lsl_i bfi_r2-r1_i_i bic_r2-r2-r1
orr_r0-r0_i bfi_r1-r0_i_i and_r2-r1-r0 and_r0-r2_i	mov_r2-r0_lsl_i and_r0-r2_i
sub_r0-r1-r2_ror_i bfi_r1-r0_i_i bic_r2-r1-r2 bic_r3-r1-r2	sub_r0-r1-r2_ror_i bfi_r1-r0_i_i and_r3-r2-r1
bic_r0-r1-r2 bfi_r3-r0_i_i mvn_r1-r3 eor_r3-r1_i sub_r0-r3-r1	bic_r0-r1-r2 bfi_r3-r0_i_i eor_r1-r3_i rsb_r0-r1-r3
mvn_r0-r1 sub_r0-r2-r0 bfi_r0-r0_i_i and_r2-r0-r3_lsr_i	mvn_r0-r1 sub_r0-r2-r0 and_r2-r0-r3_lsr_i
rsb_r0-r0-r1 bfi_r0-r0_i_i rsb_r0-r1-r0 mov_r2-r0_lsr_i bic_r0-r2-r0	rsb_r0-r0_i mov_r2-r0_lsr_i bic_r0-r2-r0
and_r0-r1_i orr_r1-r0-r2 bfi_r0-r1_i_i bfi_r1-r0_i_i	and_r0-r1_i orr_r1-r0-r2 bfi_r1-r0_i_i
tst_r0_i rsb_ne_r1-r2-r0_ror_i mov_r0-r1 bic_r3-r1-r0 bic_r0-r2-r3	mov_r0-r2
tst_r0-r1 and_eq_r0-r2-r1 bic_r0-r0-r2 and_r3-r1-r0 orr_r0-r3-r2	and_r3-r1-r0 orr_r0-r3-r2
bfi_r0-r0_i_i cmp_r1-r2 rsb_lt_r1-r2-r3 orr_r2-r0-r1_lsr_i	cmp_r1-r2 rsb_lt_r1-r2-r3 orr_r2-r0-r1_lsr_i
and_r0-r0_i mvn_r1-r0 bic_r1-r1-r0 eor_r1-r1-r2_lsl_i	and_r0-r0_i mvn_r1-r0 eor_r1-r1-r2_lsl_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r2 bic_r2-r1-r3 and_r1-r0_i eor_r1-r1-r2	and_r1-r0_i bic_r2-r2-r3 eor_r1-r1-r2
add_r0-r1-r1_asr_i mov_r2-r0_asr_i orr_r0-r3-r2_ror_i bic_r1-r0-r2 orr_r3-r0-r1	add_r0-r1-r1_asr_i mvn_r2-r0_asr_i unk
bfi_r0-r1_i_i bfi_r1-r2_i_i orr_r2-r2-r0_asr_i add_r3-r1-r2	bfi_r1-r2_i_i orr_r2-r2-r0_asr_i add_r3-r1-r2
bfi_r0-r0_i_i sub_r1-r1_i sub_r2-r1-r0_lsr_i rsb_r1-r2-r1	lsr_r1-r0_i
cmp_r0-r1 mvn_ls_r0-r2 rsb_r3-r3-r0 and_r2-r0-r3 orr_r3-r0-r2 bfi_r0-r3_i_i	cmp_r0-r1 mvn_ls_r0-r2 bfi_r0-r0_i_i
mov_r0-r1 eor_r2-r2_i orr_r3-r0-r2 rsb_r3-r0-r3_lsr_i bfi_r0-r3_i_i	mov_r0-r1 orr_r3-r0-r2 rsb_r3-r0-r3_lsr_i bfi_r0-r3_i_i
cmp_r0-r1 mov_ls_r1_i mov_hi_r1_i sub_r2-r2-r1_lsl_i bfi_r2-r2_i_i	cmp_r0-r1 mov_ls_r1_i mov_hi_r1_i sub_r2-r2-r1_lsl_i
sub_r0-r1_i rsb_r0-r0_i orr_r0-r0-r2_asr_i bfi_r2-r0_i_i orr_r3-r2-r0_asr_i sub_r2-r3-r2	rsb_r0-r1_i orr_r0-r0-r2_asr_i bfi_r2-r0_i_i orr_r3-r2-r0_asr_i sub_r2-r3-r2
cmp_r0-r1 mov_ne_r0-r2_lsr_i mov_eq_r0-r1 orr_r1-r0_i	cmp_r0-r1 mov_ne_r0-r2_lsr_i orr_r1-r0_i
cmp_r0-r1 mvn_ne_r0-r1 eor_r2-r1-r0_lsr_i mvn_r3-r2 mov_r2-r3 add_r2-r2_i	cmp_r0-r1 mvn_ne_r0-r1 eor_r2-r1-r0_lsr_i mvn_r3-r2 add_r2-r3_i
tst_r0-r1 sub_ne_r2-r1-r0 sub_eq_r2-r1-r0 rsb_r0-r0-r2	sub_r0-r1-r0_lsl_i
bic_r0-r1-r2 and_r3-r0_i and_r1-r3-r0 and_r0-r0-r1_lsr_i bfi_r0-r0_i_i orr_r0-r0_i	mov_r0_i
orr_r0-r0_i bfi_r1-r2_i_i bic_r2-r0-r2 bic_r0-r1-r2 bic_r2-r0-r1	rsb_r2-r0-r0
bic_r0-r0-r1 mov_r1-r2_lsl_i mvn_r3-r1 bic_r1-r3-r0	unk bic_r1-r3-r2_lsl_i
rsb_r0-r1_i mov_r1-r0_lsl_i bfi_r0-r0_i_i rsb_r2-r0-r1_lsr_i	rsb_r0-r1_i mov_r1-r0_lsl_i rsb_r2-r0-r1_lsr_i
cmp_r0-r1 and_cs_r1-r1_i eor_r2-r1_i bic_r3-r1-r3 rsb_r2-r3-r2_lsr_i	cmp_r0-r1 and_cs_r1-r1_i bic_r3-r1-r3 rsb_r2-r3-r1_lsr_i
eor_r0-r1-r2 eor_r1-r0-r2_asr_i mvn_r2-r0 rsb_r0-r0-r2 eor_r3-r1-r0 rsb_r3-r3_i	eor_r0-r1-r2 eor_r1-r0-r2_asr_i mvn_r0-r0_lsl_i eor_r3-r1-r0 rsb_r3-r3_i
tst_r0-r1 sub_ne_r0-r1-r2 mov_r3-r0 bfi_r1-r3_i_i	tst_r0-r1 sub_ne_r0-r1-r2 bfi_r1-r0_i_i
mov_r0-r1_lsr_i bfi_r0-r0_i_i bfi_r2-r0_i_i mov_r0-r2	mov_r0-r1_lsr_i bfi_r2-r0_i_i mov_r0-r2
tst_r0_i and_ne_r0-r1_i and_eq_r0-r2-r1 rsb_r1-r0-r3 orr_r1-r1_i mov_r0-r1 bfi_r1-r0_i_i bic_r2-r0-r1	bic_r2-r0-r0
eor_r0-r1-r2_asr_i bic_r1-r0-r2 mov_r0-r1 sub_r0-r0-r3	eor_r0-r1-r2_asr_i bic_r1-r0-r2 sub_r0-r1-r3
mvn_r0-r1 bfi_r1-r0_i_i sub_r0-r2_i rsb_r0-r0-r1_lsr_i	sub_r0-r2_i rsb_r0-r0-r1_lsr_i
and_r0-r0_i tst_r0_i mvn_ne_r0-r1 eor_r2-r0-r1_asr_i	and_r0-r0_i eor_r2-r0-r1_asr_i
mvn_r0-r1 bfi_r2-r3_i_i bic_r1-r2-r0 and_r3-r1-r0	mov_r3_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 bic_r2-r0-r3 bic_r2-r2-r0 bic_r0-r2-r0 bic_r2-r3-r0	mov_r2-r3
bic_r0-r1-r2 bic_r0-r0-r2 rsb_r2-r2-r1 orr_r0-r0-r2_asr_i add_r1-r0_i bic_r0-r1-r0	bic_r0-r1-r2 rsb_r2-r2-r1 orr_r0-r0-r2_asr_i add_r1-r0_i bic_r0-r1-r0
bfi_r0-r0_i_i sub_r1-r0-r2_lsl_i rsb_r0-r1-r2_lsl_i mvn_r3-r0	sub_r1-r0-r2_lsl_i rsb_r0-r1-r2_lsl_i mvn_r3-r0
sub_r0-r1_i bfi_r0-r0_i_i and_r2-r0_i bfi_r3-r2_i_i	and_r2-r1_i bfi_r3-r2_i_i
cmp_r0-r1 mov_ne_r2-r0 orr_ne_r2-r3_i sub_r1-r0-r2 sub_r0-r1-r2 mvn_r2-r0	cmp_r0-r1 orr_ne_r2-r3_i sub_r1-r0-r2 sub_r0-r1-r2 mvn_r2-r0
cmp_r0-r1 mov_ls_r2-r1 mov_hi_r2_i orr_r1-r2-r3	cmp_r0-r1 mov_hi_r1_i orr_r1-r1-r3
cmp_r0-r1 sub_lt_r2-r2-r3 mvn_r3-r2 bic_r0-r2-r3 orr_r1-r0-r3	unk
and_r0-r1_i eor_r2-r1-r0 and_r2-r3-r2 bic_r2-r2-r0	and_r2-r3-r1 bic_r2-r2_i
cmp_r0-r1 mvn_lt_r0-r1 mvn_ge_r0-r2 mvn_r1-r2 eor_r0-r1-r0_asr_i bfi_r3-r0_i_i mov_r1-r3 bfi_r1-r1_i_i	cmp_r0-r1 mvn_lt_r0-r1 mvn_ge_r0-r2 mvn_r1-r2 eor_r0-r1-r0_lsr_i bfi_r3-r0_i_i mov_r1-r3
cmp_r0-r1 sub_ge_r0-r2_i add_r1-r3-r0_asr_i mvn_r2-r1 and_r2-r2-r1_lsr_i mov_r0-r2 add_r3-r0_i	cmp_r0-r1 sub_ge_r0-r2_i add_r1-r3-r0_asr_i mvn_r2-r1 and_r2-r2-r1_lsr_i add_r3-r2_i
cmp_r0_i eor_ne_r1-r2-r0_lsr_i add_r2-r2-r2_lsr_i and_r2-r2-r1 bic_r2-r1-r2	cmp_r0_i eor_ne_r1-r2-r0_lsr_i add_r2-r2-r2_lsr_i bic_r2-r1-r2
rsb_r0-r0_i mov_r1-r0_asr_i orr_r2-r1-r3 rsb_r1-r2-r3	rsb_r0-r0_i unk add_r1-r2_i
orr_r0-r0-r1_lsl_i cmp_r2-r3 sub_ne_r1-r0-r2_lsl_i bfi_r2-r1_i_i	cmp_r2-r3 bic_ne_r1-r0-r2_lsl_i bfi_r2-r1_i_i
bic_r0-r0-r1 bic_r2-r2-r0 bic_r1-r0-r2 sub_r0-r2-r1 add_r2-r0-r1 and_r1-r2_i	bic_r0-r0-r1 bic_r2-r2-r0 and_r1-r2_i
add_r0-r1_i bfi_r2-r0_i_i mvn_r3-r2 rsb_r0-r3_i	bfi_r2-r1_i_i add_r0-r2_i
tst_r0-r1 mov_eq_r2-r3_lsl_i and_r2-r2-r0 add_r0-r2-r2 sub_r0-r0-r2 orr_r0-r2-r0 mov_r3-r0	tst_r0-r1 mov_cs_r2-r3_lsl_i and_r3-r0-r2
tst_r0-r1 orr_ne_r0-r2-r0 orr_ne_r0-r1_i mvn_r1-r0	tst_r0-r1 orr_ne_r0-r1_i mvn_r1-r0
tst_r0_i mvn_eq_r1-r2 eor_r2-r3-r1_asr_i bfi_r2-r2_i_i add_r0-r2-r3_lsl_i bic_r0-r0-r2	tst_r0_i mvn_eq_r1-r2 eor_r2-r3-r1_asr_i add_r0-r2-r3_lsl_i bic_r0-r0-r2
rsb_r0-r1-r0 mov_r2-r0 add_r3-r2-r1 bic_r2-r0-r3 and_r3-r2_i	sub_r3-r0-r1 bic_r2-r3-r0 and_r3-r2_i
cmp_r0-r1 mov_ne_r2-r0_lsr_i sub_r1-r2-r0 add_r0-r1-r1_lsl_i bfi_r2-r0_i_i	cmp_r0-r1 mov_ne_r2-r0_lsr_i sub_r1-r2-r0 bfi_r2-r1_i_i
orr_r0-r1-r0_ror_i mvn_r1-r2 and_r2-r0-r1 bic_r1-r2-r1 add_r0-r1_i	mov_r0_i
cmp_r0-r1 mov_ne_r2-r3_lsl_i mov_ne_r2_i mov_r0-r1 bic_r2-r0-r2 bfi_r3-r2_i_i bfi_r2-r3_i_i	cmp_r0-r1 mov_ne_r2_i mov_r0-r1 bic_r2-r0-r2 bfi_r3-r2_i_i bfi_r2-r3_i_i
sub_r0-r0_i mov_r1-r0 bfi_r2-r0_i_i add_r3-r2-r1_asr_i	sub_r0-r0_i bfi_r2-r0_i_i add_r3-r2-r0_asr_i
bfi_r0-r1_i_i orr_r1-r0_i eor_r1-r1-r2_lsr_i sub_r3-r1-r2_ror_i	orr_r1-r0_i eor_r1-r1-r2_lsr_i sub_r3-r1-r2_ror_i
and_r0-r0-r1 and_r1-r2_i bic_r2-r0-r3 mov_r3-r1 bfi_r0-r3_i_i eor_r3-r0-r2	and_r0-r0-r1 and_r1-r2_i bic_r2-r0-r3 bfi_r0-r1_i_i eor_r3-r0-r2
orr_r0-r1-r2 sub_r1-r1-r0 and_r2-r2-r3_asr_i mov_r3-r0 orr_r2-r2-r1 bic_r3-r2-r3	orr_r0-r1-r2 sub_r1-r1-r0 bic_r3-r1-r0
eor_r0-r1-r0 sub_r0-r0_i mov_r2-r0_ror_i orr_r3-r0-r2 mvn_r1-r3 sub_r0-r1_i	eor_r0-r1-r0 rsb_r3-r0_i and_r1-r3-r3_ror_i sub_r0-r1_i
mvn_r0-r1 mov_r2-r1 orr_r1-r2-r0 orr_r3-r1_i	unk
cmp_r0-r1 sub_lt_r2-r3-r0 orr_r0-r1_i sub_r0-r2-r0_asr_i	cmp_r0-r1 sub_lt_r2-r3-r0 sub_r0-r2-r1_asr_i
tst_r0-r1 and_ne_r2-r2-r1 mov_ne_r2-r0 bfi_r0-r2_i_i sub_r1-r3_i add_r3-r1-r2 and_r3-r3-r0_lsl_i	tst_r0-r1 mov_ne_r2-r0 bfi_r0-r2_i_i sub_r1-r3_i add_r3-r1-r2 and_r3-r3-r0_lsl_i
and_r0-r1-r2 and_r1-r0-r2 bic_r2-r1-r0 bic_r3-r2-r0	bic_r3-r2-r2
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 sub_r2-r3-r1 bfi_r1-r2_i_i	mvn_r1-r0 sub_r2-r3-r1 bfi_r1-r2_i_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 bic_r0-r0-r2 mov_r3-r0	and_r3-r0-r3
mov_r0-r1 rsb_r2-r0-r1_lsr_i mov_r3-r2 sub_r1-r3_i	rsb_r2-r1-r1_lsr_i sub_r1-r2_i
and_r0-r1-r2 orr_r0-r0_i sub_r1-r0-r1_lsl_i bfi_r3-r1_i_i	orr_r3-r3_i
rsb_r0-r1-r2_lsl_i sub_r2-r0-r1_asr_i sub_r0-r0-r2 rsb_r1-r0_i add_r0-r1_i	asr_r0-r1_i rsb_r0-r0_i
cmp_r0-r1 eor_ls_r0-r1_i eor_hi_r0-r1_i bfi_r1-r0_i_i bic_r2-r3-r1 bic_r1-r1-r2	cmp_r0-r1 rsb_ls_r0-r1_i eor_hi_r0-r1_i bfi_r1-r0_i_i
mvn_r0-r1 bic_r2-r0-r1 bfi_r0-r2_i_i eor_r2-r2-r0	ror_r2-r1_i bfi_r1-r1_i_i eor_r2-r1-r2_ror_i
cmp_r0-r1 mvn_ls_r2-r3 sub_r1-r0-r2 bfi_r0-r3_i_i bic_r1-r1-r0 mvn_r2-r1 mov_r3-r2_lsl_i	cmp_r0-r1 mvn_ls_r2-r3 sub_r1-r0-r2 bfi_r0-r3_i_i unk mov_r3-r2_lsl_i
bfi_r0-r1_i_i bfi_r0-r0_i_i mov_r2-r1 sub_r1-r0_i mvn_r0-r2 bic_r0-r1-r0	bfi_r0-r1_i_i sub_r2-r0_i and_r0-r1-r2
bfi_r0-r1_i_i bfi_r0-r0_i_i sub_r2-r0_i mov_r0-r2_asr_i bfi_r1-r0_i_i bfi_r2-r1_i_i	sub_r2-r0_i mov_r0-r2_asr_i bfi_r1-r0_i_i bfi_r2-r1_i_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 cmp_r2-r1 mov_eq_r2-r1 mov_r0-r2	mov_r0-r2
cmp_r0-r1 add_eq_r2-r1-r3 bfi_r3-r2_i_i mvn_r2-r3 rsb_r2-r2_i eor_r1-r2_i	cmp_r0-r1 add_eq_r2-r1-r3 bfi_r3-r2_i_i add_r2-r3_i eor_r1-r2_i
mvn_r0-r1 orr_r2-r0-r3 add_r1-r3_i add_r2-r2-r1	unk add_r1-r3_i add_r2-r2-r1
tst_r0-r1 mvn_eq_r2-r1 eor_ne_r2-r0-r1 eor_r0-r2-r1	tst_r0-r1 unk
mvn_r0-r1 orr_r2-r1-r0 eor_r2-r2-r0 orr_r2-r2-r3_ror_i	orr_r2-r1-r3_ror_i
bic_r0-r1-r2 mov_r3-r2 orr_r1-r3_i bic_r2-r1-r0	unk unk
rsb_r0-r0-r1_ror_i add_r1-r1-r0_lsr_i bfi_r2-r1_i_i mvn_r0-r2 bfi_r3-r0_i_i	rsb_r0-r0-r1_lsr_i add_r1-r1-r0_ror_i mvn_r0-r1 bfi_r3-r0_i_i
and_r0-r1-r2 bfi_r1-r1_i_i bic_r2-r0-r1 eor_r0-r2_i bic_r2-r0-r1	eor_r0-r1_i bic_r2-r0-r1
cmp_r0-r1 and_eq_r2-r1-r2 mvn_r1-r2 bfi_r1-r1_i_i	cmp_r0-r1 and_eq_r2-r1-r2 mvn_r1-r2
cmp_r0-r1 and_cc_r2-r2-r0 and_cs_r2-r2-r0_ror_i add_r3-r2-r2_asr_i mvn_r2-r3 orr_r0-r2-r3 bfi_r1-r0_i_i	orr_r1-r1_i
and_r0-r1-r0_asr_i bfi_r2-r2_i_i rsb_r1-r0_i orr_r2-r1-r2	and_r0-r1-r0_asr_i rsb_r1-r0_i orr_r2-r1-r2
rsb_r0-r1_i bic_r1-r0-r1 eor_r2-r1-r3 bic_r0-r1-r2	rsb_r0-r1_i and_r2-r0-r3 bic_r0-r2-r1
cmp_r0-r1 mov_ge_r1_i cmp_r1-r2 mov_hi_r2-r0 orr_r1-r1-r2 sub_r2-r1-r2	cmp_r0-r1 mov_ge_r1_i cmp_r1-r2 mov_hi_r2-r0 bic_r2-r1-r2
and_r0-r1-r2_lsl_i eor_r2-r1-r0 and_r0-r3-r2_lsl_i eor_r2-r2-r0	bic_r2-r1-r2_lsl_i and_r0-r3-r2_lsl_i eor_r2-r2-r0
bfi_r0-r1_i_i orr_r1-r0-r1 eor_r1-r1-r0_lsr_i mvn_r2-r1 orr_r2-r0-r2	bfi_r0-r1_i_i eor_r1-r1-r0_lsr_i unk
mvn_r0-r1 eor_r2-r0-r1 mvn_r0-r2 sub_r0-r0-r3	rsb_r0-r3_i
tst_r0_i eor_ne_r0-r1_i bic_r2-r0-r3 bfi_r2-r2_i_i mvn_r3-r2	tst_r0_i eor_ne_r0-r1_i bic_r2-r0-r3 mvn_r3-r2
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 mov_r1-r2	mvn_r1-r3
cmp_r0-r1 sub_ls_r0-r2-r3_lsl_i add_r3-r0_i mov_r0-r3 bfi_r2-r0_i_i rsb_r3-r2-r3_asr_i	cmp_r0-r1 sub_ls_r0-r2-r3_lsl_i add_r3-r0_i bfi_r2-r3_i_i rsb_r3-r2-r3_asr_i
tst_r0-r1 and_ne_r2-r3-r1 bfi_r0-r3_i_i bfi_r1-r0_i_i eor_r1-r2-r1	tst_r0-r1 and_ne_r2-r3-r1 bfi_r1-r0_i_i eor_r1-r2-r1
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i mov_r1-r2 eor_r2-r1_i bfi_r3-r2_i_i mvn_r2-r3	unk mvn_r2-r3
bfi_r0-r1_i_i bfi_r1-r0_i_i orr_r0-r1_i bfi_r2-r3_i_i bic_r1-r0-r2 sub_r0-r2-r1	bfi_r2-r3_i_i orr_r0-r1_i bic_r1-r0-r2 sub_r0-r2-r1
and_r0-r1-r0_ror_i sub_r2-r1-r3 and_r2-r0-r2 bic_r3-r2-r0	sub_r3-r2-r2
tst_r0-r1 rsb_ne_r2-r0-r2 mov_r0-r1 orr_r2-r2-r0	tst_r0-r1 rsb_ne_r2-r0-r2 orr_r2-r2-r1
eor_r0-r1-r0_lsl_i sub_r2-r0-r2 mov_r0-r2_lsl_i mvn_r1-r0	eor_r0-r1-r0_lsl_i sub_r2-r0-r2 mvn_r1-r2_lsl_i
cmp_r0-r1 mvn_ls_r0-r2 mvn_hi_r0-r2 bfi_r1-r0_i_i	mvn_r0-r2 bfi_r1-r0_i_i
bic_r0-r1-r2 bic_r2-r0-r3 add_r0-r2-r2 add_r0-r0-r2 mov_r1-r0_lsl_i	bic_r0-r1-r2 bic_r2-r0-r3 rsb_r0-r2-r2_lsl_i mov_r1-r0_lsl_i
bic_r0-r0-r1 mov_r2-r0_asr_i sub_r0-r0-r2 bfi_r3-r0_i_i mov_r0-r3 rsb_r1-r0-r3	eor_r1-r3-r3
tst_r0-r1 mov_ne_r1_i bic_r0-r0-r1 rsb_r2-r0_i	tst_r0-r1 bic_ne_r0-r0_i rsb_r2-r0_i
tst_r0_i mvn_eq_r0-r1 and_r1-r0-r2 eor_r0-r1-r2_lsr_i mvn_r3-r2 bic_r3-r3-r0 bic_r2-r0-r3	tst_r0_i mvn_eq_r0-r1 and_r1-r0-r2 eor_r0-r1-r2_lsr_i bic_r3-r2-r0 bic_r2-r0-r3
and_r0-r1_i bfi_r0-r0_i_i bic_r2-r0-r3 bic_r3-r2-r0	rsb_r3-r0-r0
add_r0-r1-r0 orr_r1-r2-r3 mvn_r2-r1 bic_r1-r0-r2	add_r0-r1-r0 orr_r1-r2-r3 and_r1-r0-r1
rsb_r0-r0-r1 bic_r1-r0-r2 bfi_r1-r1_i_i orr_r2-r1-r2_asr_i eor_r0-r2-r1_asr_i	rsb_r0-r0-r1 bic_r1-r0-r2 orr_r2-r1-r2_asr_i eor_r0-r2-r1_asr_i
tst_r0-r1 sub_eq_r0-r2_i add_r2-r0_i orr_r1-r0-r2 bic_r1-r0-r1	bic_r1-r1-r1
bic_r0-r1-r0 and_r1-r2-r1_ror_i bic_r3-r1-r0 mvn_r0-r3	bic_r0-r1-r0 and_r1-r2-r1_ror_i unk
mov_r0-r1 eor_r2-r0-r3_asr_i rsb_r2-r2-r0 orr_r2-r2_i sub_r3-r2_i	eor_r2-r1-r3_asr_i rsb_r2-r2-r1 orr_r2-r2_i sub_r3-r2_i
cmp_r0_i sub_ls_r1-r2-r0_ror_i eor_cs_r1-r2-r1_ror_i bfi_r1-r1_i_i bic_r0-r1-r0 and_r1-r2-r0 sub_r3-r1-r3	cmp_r0_i sub_ls_r1-r2-r0_ror_i eor_cs_r1-r2-r1_ror_i bic_r0-r1-r0 and_r1-r2-r0 sub_r3-r1-r3
bic_r0-r1-r2 bfi_r1-r1_i_i eor_r3-r1-r3 bfi_r3-r3_i_i rsb_r3-r3-r0 sub_r0-r3_i	bic_r0-r1-r2 bfi_r1-r1_i_i eor_r3-r1-r3 rsb_r3-r3-r0 sub_r0-r3_i
cmp_r0-r1 eor_ne_r2-r2-r1_asr_i and_r2-r2-r0 bfi_r2-r2_i_i	cmp_r0-r1 eor_ne_r2-r2-r1_asr_i and_r2-r2-r0
bic_r0-r1-r2 sub_r3-r2-r3 bfi_r1-r0_i_i sub_r0-r3-r0_ror_i bfi_r1-r1_i_i bic_r3-r1-r0	sub_r3-r2-r3 bic_r0-r1-r2 bfi_r1-r0_i_i sub_r0-r3-r0_ror_i bic_r3-r1-r0
tst_r0_i mov_eq_r1-r0_asr_i tst_r2-r1 mvn_eq_r2-r1 bic_r3-r1-r2	tst_r0_i mov_eq_r1-r0_asr_i bic_r3-r1-r2
tst_r0-r1 mov_ne_r2_i mov_eq_r2-r1 bic_r0-r2-r0 mvn_r2-r0 bfi_r3-r2_i_i orr_r2-r3-r2	tst_r0-r1 mov_ne_r2_i mov_eq_r2-r1 unk bfi_r3-r2_i_i orr_r2-r3-r2
eor_r0-r1-r2 mov_r3-r0 bfi_r1-r3_i_i eor_r0-r1-r3_lsl_i	eor_r0-r1-r2 bfi_r1-r0_i_i eor_r0-r1-r0_lsl_i
eor_r0-r1-r2 rsb_r2-r0-r2 bfi_r2-r2_i_i mov_r1-r2 add_r3-r3-r1	eor_r0-r1-r2 rsb_r2-r0-r2 bfi_r2-r2_i_i add_r3-r3-r2
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 sub_r1-r3_i rsb_r3-r3-r1 orr_r3-r3-r2_lsl_i	mvn_r3_i
mvn_r0-r1 eor_r2-r1-r0 bfi_r1-r2_i_i and_r3-r1_i	mov_r3_i
sub_r0-r0-r1 and_r1-r2-r0_lsl_i mov_r2-r1 bfi_r0-r2_i_i	sub_r0-r0-r1 bic_r0-r0_i
cmp_r0-r1 mvn_cc_r2-r0 orr_r2-r2_i bic_r0-r3-r2 bfi_r0-r0_i_i	cmp_r0-r1 mvn_cc_r2-r0 bic_r0-r3-r2 bfi_r0-r0_i_i
cmp_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 sub_r1-r2-r3_lsl_i bic_r1-r1-r3 bfi_r0-r1_i_i	mvn_r1-r3 bfi_r0-r1_i_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2_i add_r0-r0-r2 sub_r1-r3-r0_lsr_i and_r2-r1-r3 orr_r0-r1-r2_lsr_i	tst_r0-r1 add_ne_r0-r0-r0 add_cs_r0-r0_i sub_r1-r3-r0_lsr_i and_r2-r1-r3 orr_r0-r1-r2_lsr_i
and_r0-r1-r2 mov_r2-r0 add_r2-r0-r2 orr_r1-r2_i and_r1-r1_i	mov_r1_i
tst_r0_i sub_ne_r1-r2_i mvn_ne_r1-r0 eor_r2-r1_i add_r2-r2-r1_asr_i	tst_r0_i mvn_ne_r1-r0 eor_r2-r1_i add_r2-r2-r1_asr_i
mvn_r0-r1 eor_r2-r0-r1_lsl_i sub_r3-r2-r0 bfi_r0-r3_i_i mov_r3-r0	mvn_r3-r1 unk
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 sub_r0-r0-r1_lsl_i add_r2-r0-r3 eor_r0-r2_i orr_r3-r0-r1	mvn_r1-r2 sub_r0-r0-r1_lsl_i add_r2-r0-r3 eor_r0-r2_i orr_r3-r0-r1
cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 orr_r2-r1-r2 orr_r0-r2-r1	cmp_r0_i unk unk
tst_r0_i rsb_ne_r0-r1-r0_lsl_i rsb_eq_r0-r1_i eor_r1-r2-r0 and_r0-r0-r1	tst_r0_i rsb_ne_r0-r1-r0_lsl_i rsb_eq_r0-r1_i bic_r0-r0-r2
bic_r0-r1-r2 mov_r3-r2 orr_r2-r3-r0 mov_r0-r2	orr_r0-r1-r2
orr_r0-r0_i orr_r1-r0_i bic_r2-r3-r1 bfi_r3-r2_i_i bic_r0-r2-r3 bfi_r3-r0_i_i	orr_r1-r0_i bic_r2-r3-r1 bfi_r3-r2_i_i bic_r0-r2-r3 bfi_r3-r0_i_i
cmp_r0_i sub_cc_r1-r2-r0 orr_r1-r3-r1_lsr_i mov_r0-r1 mov_r2-r0	cmp_r0_i sub_cc_r1-r2-r0 orr_r1-r3-r1_lsr_i mov_r2-r1
bfi_r0-r1_i_i and_r0-r0-r2 and_r1-r0-r2 eor_r1-r1-r0_ror_i bic_r1-r3-r1	bfi_r0-r1_i_i and_r0-r0-r2 eor_r1-r0-r0_ror_i bic_r1-r3-r1
eor_r0-r1-r2 and_r2-r3-r0 and_r3-r0-r2 rsb_r0-r3_i orr_r3-r3-r0	eor_r0-r1-r2 and_r2-r3-r0 rsb_r0-r2_i orr_r3-r2-r0
bfi_r0-r1_i_i mov_r2-r3 orr_r1-r0-r2_lsr_i mov_r2-r1	bfi_r0-r1_i_i orr_r2-r0-r3_lsr_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 bic_r0-r1-r2 rsb_r3-r0-r1 bfi_r0-r1_i_i bic_r2-r0-r3	mvn_r1-r0 bic_r0-r1-r2 bic_r3-r1-r0 bfi_r0-r1_i_i bic_r2-r0-r3
tst_r0_i and_eq_r1-r2_i eor_eq_r1-r2_i bfi_r3-r1_i_i mvn_r0-r3	tst_r0_i eor_eq_r1-r2_i bfi_r3-r1_i_i mvn_r0-r3
mov_r0-r1_lsr_i bfi_r2-r1_i_i bic_r2-r0-r2 bic_r2-r2-r1 mov_r3-r2 sub_r2-r3-r0	bfi_r2-r1_i_i orr_r0-r1-r2 and_r1-r0-r1_lsr_i rsb_r2-r1_i
mov_r0-r1 bic_r1-r0-r1 eor_r1-r1-r2_lsl_i orr_r2-r1_i	lsl_r1-r2_i orr_r2-r1_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1-r2_lsr_i add_r1-r0-r1	tst_r0-r1 add_r1-r0-r2_lsr_i add_ne_r1-r0_i
cmp_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 bfi_r2-r1_i_i	mvn_r1-r0 bfi_r2-r1_i_i
bic_r0-r1-r2 mov_r2-r3 rsb_r3-r3-r2 eor_r2-r2-r3 bic_r1-r0-r2	bic_r0-r1-r2 bic_r1-r0-r3
add_r0-r1_i and_r0-r2-r0_lsl_i rsb_r1-r0-r2 mvn_r3-r1 eor_r1-r3-r2	add_r0-r1_i and_r0-r2-r0_lsl_i mvn_r1-r0
eor_r0-r1_i orr_r2-r2-r0 mvn_r0-r1 bic_r3-r2-r0 mvn_r0-r3 and_r2-r0-r1_lsl_i	mvn_r0-r1 and_r2-r0-r1_lsl_i
add_r0-r1-r1 and_r0-r0_i bfi_r0-r0_i_i bfi_r0-r0_i_i bfi_r1-r0_i_i	unk
tst_r0_i mov_ne_r1-r2 mov_eq_r1_i mvn_r2-r3 bic_r1-r2-r1 bic_r2-r3-r1	and_r2-r3-r3
tst_r0-r1 mov_ne_r0_i mov_eq_r0-r1 orr_r0-r1-r0 add_r2-r0_i	tst_r0-r1 mov_cs_r0-r1 orr_ne_r0-r1_i add_r2-r0_i
tst_r0-r1 orr_ne_r1-r2-r0 orr_eq_r1-r3-r2_ror_i bfi_r3-r2_i_i and_r0-r3_i orr_r3-r0-r3 bic_r3-r1-r3	tst_r0-r1 orr_cs_r1-r3-r2_ror_i orr_ne_r1-r2-r0 bfi_r3-r2_i_i bic_r3-r1-r3
tst_r0_i add_eq_r1-r1_i rsb_r2-r0-r1_asr_i sub_r2-r0-r2_lsr_i mvn_r0-r1 mov_r3-r0 sub_r2-r3-r2_lsr_i	tst_r0_i add_eq_r1-r1_i rsb_r2-r0-r1_asr_i sub_r2-r0-r2_lsr_i mvn_r0-r1 sub_r2-r0-r2_lsr_i
tst_r0-r1 mov_ne_r2-r3 eor_r2-r0-r2 bic_r1-r1-r2 mvn_r3-r1	tst_r0-r1 eor_ne_r2-r0-r3 bic_r1-r1-r2 mvn_r3-r1
add_r0-r0-r1_lsr_i eor_r2-r0_i and_r1-r2_i orr_r3-r0-r1_lsr_i	add_r0-r0-r1_lsr_i and_r1-r0_i orr_r3-r0-r1_asr_i
bfi_r0-r1_i_i sub_r0-r2-r0_lsr_i bfi_r3-r0_i_i add_r1-r1-r3	sub_r0-r2-r0_lsr_i bfi_r3-r0_i_i add_r1-r1-r3
and_r0-r1_i tst_r0-r2 mvn_ne_r2-r0 bfi_r2-r2_i_i	and_r0-r1_i tst_r0-r2 mvn_ne_r2-r0
tst_r0-r1 orr_ne_r1-r2-r0 mov_ne_r1-r0_lsl_i bfi_r3-r0_i_i bic_r2-r1-r3	bfi_r3-r0_i_i tst_r0-r1 mov_ne_r1-r0_lsl_i bic_r2-r1-r3
bfi_r0-r1_i_i cmp_r2-r1 sub_cc_r0-r0-r2_asr_i bfi_r2-r0_i_i	cmp_r2-r1 unk sub_cc_r0-r0-r2_asr_i bfi_r2-r0_i_i
mov_r0-r1 cmp_r0-r2 mvn_ls_r0-r1 add_r1-r0-r1 bic_r0-r1-r0	mov_r0-r1 cmp_r0-r2 orr_r3-r0-r0_lsl_i rsb_hi_r0-r0-r3
tst_r0_i rsb_ne_r1-r1-r0 rsb_eq_r1-r1-r2_ror_i rsb_r2-r3-r1 bic_r1-r3-r2 and_r0-r3-r1 orr_r3-r3-r0_asr_i	tst_r0_i rsb_cs_r1-r1-r2_ror_i rsb_ne_r1-r1-r0 rsb_r2-r3-r1 bic_r1-r3-r2 orr_r3-r3-r1_lsr_i
bfi_r0-r1_i_i mov_r1-r0 mov_r2-r1 and_r1-r2_i bic_r1-r2-r1 bfi_r3-r1_i_i	unk
sub_r0-r1-r0 mvn_r2-r0 bfi_r2-r2_i_i orr_r3-r2-r1_ror_i mov_r0-r1 bic_r2-r0-r3	rsb_r0-r0-r1 bfi_r0-r0_i_i and_r0-r0-r1 bic_r2-r0-r1_ror_i
bic_r0-r1-r2 add_r1-r2-r2_lsl_i bic_r2-r1-r0 bfi_r0-r2_i_i	bic_r0-r1-r2 bfi_r0-r2_i_i
cmp_r0-r1 mvn_eq_r2-r3 mvn_r3-r2 add_r3-r1-r3_lsl_i	cmp_r0-r1 mvn_ne_r3-r2 add_r3-r1-r3_lsl_i
bfi_r0-r1_i_i rsb_r2-r0-r3 bic_r0-r2-r3 mov_r1-r0 eor_r2-r1_i	bfi_r0-r1_i_i rsb_r2-r0-r3 bic_r0-r2-r3 eor_r2-r0_i
rsb_r0-r1-r0 bic_r2-r3-r0 mov_r0-r3_ror_i sub_r0-r2-r0	rsb_r0-r1-r0 bic_r2-r3-r0 sub_r0-r2-r3_ror_i
mov_r0-r1 rsb_r0-r2-r0_lsr_i sub_r0-r3-r0 bfi_r2-r0_i_i	sub_r0-r2-r1_lsr_i sub_r0-r3-r0 bfi_r2-r0_i_i
tst_r0-r1 mvn_ne_r2-r1 cmp_r3-r1 add_cc_r3-r2-r3 add_r0-r3_i mov_r1-r0	tst_r0-r1 mvn_ne_r2-r1 cmp_r3-r1 add_cc_r3-r2-r3 add_r1-r3_i
eor_r0-r1-r2 add_r3-r1_i bic_r1-r1-r0 sub_r0-r1-r3_lsl_i sub_r2-r0_i mvn_r0-r2	eor_r0-r1-r2 add_r3-r1_i bic_r1-r1-r0 sub_r0-r1-r3_lsl_i rsb_r0-r0_i
cmp_r0-r1 rsb_cs_r0-r2-r3_asr_i and_r1-r3-r1 bic_r3-r1-r3 bic_r0-r3-r0 orr_r0-r0_i bfi_r1-r0_i_i	and_r1-r3-r1 mvn_r0_i bfi_r1-r0_i_i
orr_r0-r1-r2_ror_i add_r2-r1_i add_r3-r2-r2_lsl_i bic_r0-r1-r0 bic_r0-r0-r3	mov_r0_i
cmp_r0_i mov_cc_r1-r2_ror_i mvn_r0-r1 mov_r3-r0 add_r1-r3-r0	cmp_r0_i mov_cc_r1-r2_ror_i mvn_r0-r1 add_r1-r0-r0
tst_r0-r1 mvn_ne_r2-r3 rsb_r2-r2-r3 bfi_r1-r1_i_i rsb_r1-r1-r2_ror_i bfi_r1-r1_i_i	tst_r0-r1 mvn_ne_r2-r3 rsb_r2-r2-r3 rsb_r1-r1-r2_ror_i bfi_r1-r1_i_i
tst_r0_i mov_ne_r1_i mov_r2-r1 rsb_r2-r2_i	tst_r0_i mov_ne_r1_i rsb_r2-r1_i
tst_r0-r1 mov_ne_r0-r2 bfi_r2-r0_i_i	tst_r0-r1 bfi_ge_r2-r0_i_i
cmp_r0_i rsb_ge_r1-r0-r2 mov_r0-r1 orr_r0-r0-r2_lsl_i bfi_r1-r0_i_i	cmp_r0_i rsb_ge_r1-r0-r2
tst_r0-r1 rsb_ne_r2-r2-r3_lsr_i eor_r1-r2_i bfi_r2-r1_i_i	tst_r0-r1 rsb_ne_r2-r2-r3_lsr_i
tst_r0-r1 mvn_ne_r0-r2 add_r0-r0_i orr_r3-r0-r3 bic_r2-r3-r0	tst_r0-r1 mvn_ne_r0-r2 add_r0-r0_i bic_r2-r3-r0
add_r0-r1-r0_lsl_i bic_r0-r0-r1 mov_r2-r0 add_r0-r2-r2 eor_r2-r0_i	add_r0-r1-r0_lsl_i bic_r0-r0-r1 add_r0-r0-r0 eor_r2-r0_i
tst_r0-r1 sub_eq_r0-r1_i sub_r2-r2-r0_asr_i mov_r3-r2 bic_r2-r3-r2 mov_r1-r2_lsr_i rsb_r0-r1-r2	sub_r0-r2-r2
sub_r0-r0-r1_lsr_i mov_r2-r0 rsb_r1-r2_i eor_r1-r1_i	sub_r0-r0-r1_lsr_i rsb_r1-r0_i eor_r1-r1_i
bic_r0-r1-r2 and_r0-r1-r0_asr_i bic_r0-r0-r3 mvn_r1-r0 bic_r2-r1-r0	bic_r0-r1-r2 and_r0-r1-r0_asr_i unk
bfi_r0-r0_i_i orr_r1-r0-r2 rsb_r1-r3-r1_lsr_i bic_r1-r3-r1	orr_r1-r0-r2 rsb_r1-r3-r1_lsr_i bic_r1-r3-r1
tst_r0_i mvn_eq_r1-r2 mov_eq_r1-r2 mvn_r2-r3 mov_r0-r1 eor_r2-r0-r2	tst_r0_i mov_ge_r1-r2 mvn_r2-r3 eor_r2-r1-r2
eor_r0-r1_i add_r2-r1-r0 and_r0-r1-r2 mov_r1-r0	bic_r0-r1_i add_r2-r1-r0 and_r1-r1-r2
tst_r0-r1 mvn_eq_r2-r0 eor_r1-r2_i mov_r2-r1_asr_i sub_r1-r2_i	tst_r0-r1 mvn_ge_r2-r0 mov_r2-r2_asr_i sub_r1-r2_i
bic_r0-r0-r1 rsb_r0-r0-r2 mvn_r3-r0 bfi_r0-r3_i_i mvn_r3-r0	bic_r0-r0-r1 rsb_r0-r0-r2 mvn_r3-r0 eor_r3-r3_i
sub_r0-r0_i sub_r1-r2-r0 add_r2-r1_i add_r2-r2_i sub_r0-r2_i	rsb_r1-r0_i add_r0-r1-r2
add_r0-r1-r0_asr_i bic_r2-r0-r1 and_r3-r0_i rsb_r0-r2_i and_r2-r0-r3_lsr_i	rsb_r2-r1-r1
bic_r0-r1-r0 orr_r1-r0-r2 eor_r3-r1-r0 bic_r3-r2-r3 bic_r2-r1-r3 bic_r1-r1-r2	bic_r0-r2-r0 and_r1-r0-r1
bfi_r0-r1_i_i orr_r2-r0_i rsb_r3-r0_i orr_r1-r2-r3	rsb_r3-r0_i orr_r1-r0-r3
cmp_r0-r1 mvn_hi_r2-r1 mov_r1-r2 bic_r1-r1-r2	bic_r1-r1-r1
cmp_r0_i mvn_ls_r0-r1 mvn_hi_r0-r1 rsb_r2-r1-r0 bic_r0-r0-r2	add_r0-r1-r1 bic_r0-r0-r1
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i bfi_r2-r2_i_i	tst_r0-r1 mov_ne_r2_i mov_ls_r2_i
rsb_r0-r0_i bfi_r1-r0_i_i bic_r2-r0-r1 and_r0-r2-r0 bic_r1-r0-r2	eor_r1-r0-r0
sub_r0-r1_i bic_r2-r1-r0 eor_r2-r1-r2 add_r1-r2-r3	sub_r0-r1_i and_r2-r0-r1 add_r1-r2-r3
cmp_r0_i and_cc_r1-r1-r2_lsl_i mov_lt_r1-r3 sub_r0-r2-r1 eor_r1-r0-r2_asr_i sub_r3-r1_i	cmp_r0_i mov_lt_r1-r3 sub_r0-r2-r1 eor_r1-r0-r2_asr_i sub_r3-r1_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2_i bfi_r3-r2_i_i mvn_r1-r3	tst_r0-r1 orr_eq_r3-r3_i mvn_r1-r3
mvn_r0-r1 add_r2-r3-r0_lsr_i mov_r1-r2 sub_r2-r1-r2 bfi_r2-r2_i_i and_r2-r2_i	rsb_r2-r1-r1
and_r0-r1-r0 eor_r1-r0_i mvn_r0-r1 bic_r0-r0-r2 bic_r1-r2-r0 eor_r3-r1_i	eor_r3-r2_i
and_r0-r1_i eor_r2-r2-r0 bic_r0-r2-r0 and_r3-r0_i add_r1-r3-r3	ror_r1-r2_i and_r1-r1_i
eor_r0-r0-r1 orr_r0-r0-r1 tst_r2-r0 mov_ne_r1_i bfi_r1-r1_i_i	orr_r0-r0-r1 tst_r2-r0 mov_ne_r1_i bfi_r1-r1_i_i
bic_r0-r1-r0 rsb_r2-r0-r2 eor_r0-r3-r2 mov_r2-r0	bic_r0-r1-r0 rsb_r2-r0-r2 eor_r2-r2-r3
cmp_r0-r1 mov_ls_r2-r0 mov_hi_r2-r3 sub_r2-r1-r2 mov_r3-r2 mov_r2-r3	cmp_r0-r1 rsb_hi_r0-r3-r3_lsl_i sub_r2-r1-r0
cmp_r0_i mov_cc_r0-r1_asr_i mov_cs_r0_i sub_r2-r2-r0 rsb_r1-r2_i mov_r3-r1_asr_i	cmp_r0_i sub_cs_r2-r2_i sub_cc_r2-r2-r1_asr_i rsb_r1-r2_i mov_r3-r1_asr_i
tst_r0_i mov_ne_r1_i mvn_ne_r1-r2 bic_r2-r3-r1	tst_r0_i mvn_ne_r1-r2 bic_r2-r3-r1
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r2 bfi_r2-r0_i_i mov_r1-r2 eor_r1-r1-r2_asr_i	mvn_r0-r2 bfi_r2-r0_i_i eor_r1-r2-r2_asr_i
bfi_r0-r1_i_i bfi_r2-r0_i_i bfi_r0-r0_i_i orr_r1-r2-r0_asr_i rsb_r2-r1-r2	bfi_r2-r0_i_i orr_r1-r2-r0_asr_i rsb_r2-r1-r2
mov_r0-r1 eor_r2-r2-r0 mvn_r0-r2 bfi_r3-r0_i_i	eor_r2-r2-r1 mvn_r0-r2 bfi_r3-r0_i_i
orr_r0-r1-r2 bfi_r3-r0_i_i eor_r1-r3-r0 eor_r0-r0-r1	orr_r0-r1-r2 bfi_r3-r0_i_i orr_r0-r3-r3
rsb_r0-r1-r2_lsl_i bic_r3-r2-r3 and_r2-r3-r0_lsl_i and_r1-r1-r3 bic_r3-r1-r2	rsb_r0-r1-r2_lsl_i bic_r3-r2-r3 bic_r2-r3-r0_lsl_i and_r3-r1-r2
orr_r0-r1_i bic_r2-r0-r2 bic_r3-r3-r2 bfi_r3-r3_i_i rsb_r0-r2-r3_ror_i	orr_r0-r1_i bic_r2-r0-r2 bic_r3-r3-r2 rsb_r0-r2-r3_ror_i
sub_r0-r1-r0_lsl_i bfi_r2-r3_i_i sub_r0-r2-r0 bic_r1-r0-r2 sub_r2-r0-r1	sub_r0-r1-r0_lsl_i bfi_r2-r3_i_i sub_r0-r2-r0 and_r2-r0-r2
mvn_r0-r1 add_r2-r0-r2 orr_r1-r2-r3_lsl_i mov_r3-r1	mvn_r0-r1 add_r2-r0-r2 orr_r3-r2-r3_lsl_i
bfi_r0-r0_i_i mov_r1-r0 bfi_r2-r1_i_i eor_r2-r2_i	bfi_r2-r0_i_i eor_r2-r2_i
cmp_r0_i rsb_lt_r0-r1-r2 bfi_r3-r0_i_i eor_r2-r3-r2 orr_r2-r2-r3 bfi_r3-r2_i_i	cmp_r0_i rsb_lt_r0-r1-r2 bfi_r3-r0_i_i orr_r2-r2-r3 bfi_r3-r2_i_i
bfi_r0-r1_i_i orr_r1-r0-r2 bic_r1-r1-r0 bfi_r1-r1_i_i	bfi_r0-r1_i_i bic_r1-r2-r0 bfi_r1-r1_i_i
bic_r0-r0-r1 add_r0-r0-r2_ror_i mvn_r1-r2 bic_r1-r0-r1	bic_r0-r0-r1 add_r0-r0-r2_ror_i and_r1-r2-r0
orr_r0-r0-r1 add_r0-r0-r2 sub_r0-r0_i mov_r3-r0 mvn_r1-r3 eor_r0-r1-r3_asr_i	orr_r0-r0-r1 add_r0-r0-r2 sub_r0-r0_i mvn_r1-r0 eor_r0-r1-r0_asr_i
orr_r0-r1-r0 bic_r2-r3-r0 bfi_r2-r2_i_i orr_r2-r1-r2_asr_i	orr_r0-r1-r0 bic_r2-r3-r0 orr_r2-r1-r2_asr_i
and_r0-r1-r2 and_r3-r3-r0 bic_r2-r3-r1 mvn_r3-r2 bfi_r2-r3_i_i	mov_r2_i
cmp_r0-r1 rsb_cc_r2-r0-r3 mov_r1-r2 and_r1-r1_i orr_r3-r1-r2 bic_r0-r3-r1	cmp_r0-r1 rsb_cc_r2-r0-r3 bic_r0-r2_i
tst_r0-r1 sub_ne_r2-r2-r1_asr_i mov_r3-r2 tst_r3_i and_ne_r0-r1_i bic_r3-r0-r1	tst_r0-r1 sub_ne_r2-r2-r1_asr_i tst_r2_i and_ne_r0-r1_i bic_r3-r0-r1
mvn_r0-r1 bfi_r1-r0_i_i eor_r2-r1-r0_lsl_i bic_r3-r1-r2 mvn_r0-r3	mvn_r0-r1 unk
sub_r0-r0_i bfi_r1-r0_i_i bfi_r2-r3_i_i mov_r0-r1 bic_r2-r0-r2	mvn_r0-r0 bfi_r2-r3_i_i bfi_r1-r0_i_i bic_r2-r1-r2
mov_r0-r1 bfi_r2-r0_i_i orr_r0-r2_i bfi_r1-r0_i_i bfi_r2-r1_i_i	bfi_r2-r1_i_i bfi_r2-r1_i_i
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 mov_r0-r2	mvn_r0-r1
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r1 eor_r1-r2_i	mvn_r2-r1 eor_r1-r2_i
cmp_r0_i add_ne_r1-r0_i add_eq_r1-r0-r1 sub_r0-r0-r1_asr_i mov_r2-r3 bic_r1-r0-r2 mov_r0-r1	cmp_r0_i add_ne_r1-r0_i add_eq_r1-r0-r1 sub_r0-r0-r1_asr_i bic_r0-r0-r3
add_r0-r0-r1 orr_r2-r0_i eor_r3-r2_i add_r1-r0-r3 bfi_r0-r1_i_i	add_r0-r0-r1 orr_r2-r0_i add_r1-r0-r2 bfi_r0-r1_i_i
tst_r0-r1 rsb_eq_r1-r2_i orr_r0-r1_i mvn_r2-r1 and_r3-r0-r2_lsl_i	tst_r0-r1 rsb_ge_r1-r2_i mvn_r2-r1 and_r3-r1-r2_lsl_i
and_r0-r1-r0_lsr_i eor_r2-r0_i mvn_r0-r2 rsb_r0-r0_i	and_r0-r1-r0_lsr_i eor_r2-r0_i add_r0-r2_i
cmp_r0_i sub_ge_r1-r0-r2_ror_i mov_hi_r1-r2 and_r3-r1-r0 mvn_r1-r3 eor_r1-r1-r0	cmp_r0_i sub_ge_r1-r0-r2_ror_i mov_hi_r1-r2 and_r3-r1-r0 unk
bic_r0-r1-r2 mvn_r2-r1 orr_r0-r0_i eor_r3-r2-r3_lsr_i sub_r1-r0-r3_ror_i and_r1-r1_i	eor_r2-r1-r3_ror_i and_r1-r2_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3 eor_r2-r0_i rsb_r1-r1-r2_lsr_i	tst_r0-r1 mvn_ls_r0-r3 mvn_ne_r0-r2 rsb_r1-r1-r0_lsr_i
cmp_r0-r1 mov_lt_r1_i mov_ge_r1_i bfi_r2-r0_i_i add_r0-r1-r2_lsl_i and_r2-r1-r0	cmp_r0-r1 mov_r2_i mov_ge_r2_i
add_r0-r1_i eor_r1-r0-r2 mov_r2-r0 sub_r3-r2-r1_ror_i orr_r1-r3-r2 mvn_r0-r1	add_r0-r1_i eor_r1-r0-r2 sub_r3-r0-r1_ror_i orr_r1-r3-r0 mvn_r0-r1
bic_r0-r1-r2 orr_r1-r3-r2 eor_r3-r3-r1 eor_r0-r3-r0 orr_r1-r0_i	bic_r0-r1-r2 bic_r3-r2-r3 eor_r0-r3-r0 orr_r1-r0_i
mov_r0-r1 mov_r1-r0 tst_r0_i mov_ne_r2-r1 eor_r0-r2_i	tst_r1_i mov_ne_r2-r1 eor_r0-r2_i
sub_r0-r0_i sub_r1-r1-r0_asr_i and_r2-r1_i sub_r1-r3-r0 bfi_r3-r1_i_i bic_r3-r2-r3	sub_r0-r0_i sub_r1-r1-r0_asr_i and_r2-r1_i bic_r3-r2-r3
mvn_r0-r1 eor_r1-r0_i bic_r2-r1-r3 mvn_r0-r2 mvn_r3-r0 bfi_r0-r3_i_i	mvn_r0-r1 eor_r1-r0_i bic_r2-r1-r3 mvn_r0-r2 bfi_r0-r2_i_i
bfi_r0-r1_i_i add_r1-r0-r2 rsb_r2-r1-r0 bic_r0-r0-r2 orr_r1-r2-r0_lsr_i mvn_r0-r1	sub_r1-r2_i and_r2-r0-r1 bic_r0-r1-r2_lsr_i
eor_r0-r1-r2_lsl_i bic_r2-r3-r0 bic_r0-r2-r1 orr_r2-r0_i bfi_r1-r2_i_i	bic_r0-r3-r1 orr_r2-r0_i bfi_r1-r2_i_i
tst_r0_i orr_ne_r1-r2_i mov_r2-r1 mvn_r1-r2 bic_r0-r1-r2 orr_r1-r0_i	tst_r0_i orr_ne_r1-r2_i mvn_r1-r1 orr_r1-r1_i
rsb_r0-r1-r2 bic_r1-r3-r0 mvn_r3-r1 eor_r3-r3_i sub_r2-r3_i eor_r0-r3-r2_lsl_i	rsb_r0-r1-r2 unk eor_r3-r3_i sub_r2-r3_i eor_r0-r3-r2_lsl_i
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 bfi_r1-r2_i_i	eor_r1-r1_i
tst_r0-r1 mvn_eq_r0-r2 bfi_r0-r0_i_i orr_r2-r0-r2_lsr_i mvn_r3-r2 add_r1-r3_i	tst_r0-r1 mvn_eq_r0-r2 bfi_r0-r0_i_i orr_r2-r0-r2_lsr_i rsb_r1-r2_i
and_r0-r1-r2 and_r3-r1_i mov_r1-r0 orr_r2-r0-r3_lsl_i rsb_r2-r2_i sub_r2-r2-r1	and_r0-r1-r2 and_r3-r1_i orr_r2-r0-r3_lsl_i rsb_r2-r2_i sub_r2-r2-r0
bfi_r0-r0_i_i and_r1-r0-r2 mov_r2-r1 bic_r2-r1-r2	and_r2-r2_i
bfi_r0-r1_i_i mvn_r1-r0 bfi_r2-r1_i_i add_r1-r2_i	mvn_r1-r0 bfi_r2-r1_i_i add_r1-r2_i
tst_r0-r1 mov_eq_r2-r0_lsl_i add_r3-r3-r0 bic_r0-r2-r3 orr_r0-r0-r3	tst_r1-r0 add_r3-r0-r3 orr_ge_r2-r3-r0_lsl_i orr_r0-r2-r3
tst_r0-r1 rsb_eq_r2-r1-r2_lsl_i mov_r1-r2_lsl_i bic_r0-r1-r2 eor_r2-r0_i mvn_r3-r2 bfi_r2-r3_i_i	tst_r0-r1 rsb_eq_r2-r1-r2_lsl_i mov_r1-r2_lsl_i bic_r0-r1-r2 mov_wlt_movwlt_r2_i orr_r2-r0_i
cmp_r0-r1 mvn_ge_r1-r2 bfi_r2-r1_i_i mvn_r0-r1 add_r1-r2-r0_asr_i bfi_r0-r1_i_i eor_r1-r1-r0_asr_i	cmp_r0-r1 mvn_ge_r1-r2 bfi_r2-r1_i_i mvn_r0-r1 add_r1-r2-r0_asr_i eor_r1-r1-r0_asr_i
sub_r0-r0-r1_ror_i eor_r0-r0_i mov_r2-r0 bfi_r1-r2_i_i	sub_r0-r0-r1_lsr_i eor_r0-r0_i bfi_r1-r0_i_i
bic_r0-r1-r2 bic_r0-r0-r1 bfi_r1-r0_i_i mvn_r0-r1 and_r2-r0_i	mov_r2_i
tst_r0_i mov_ne_r1_i mvn_r2-r1 mvn_r3-r2	tst_r0_i mov_ne_r1_i mov_r3-r1
cmp_r0-r1 mvn_lt_r2-r3 bic_r3-r2-r1 bic_r1-r3-r1 orr_r2-r1_i rsb_r3-r2_i	cmp_r0-r1 mvn_lt_r2-r3 bic_r3-r2-r1 orr_r2-r3_i rsb_r3-r2_i
rsb_r0-r1-r2 bic_r1-r2-r3 bic_r2-r1-r0 mvn_r0-r2	rsb_r0-r1-r2 bic_r1-r2-r3 unk
orr_r0-r1_i sub_r0-r0-r1 mvn_r2-r0 orr_r2-r2_i eor_r2-r2_i	unk sub_r2-r2_i
tst_r0_i mov_eq_r1-r2 mvn_eq_r1-r2 mov_r0-r2 bic_r2-r1-r3 sub_r3-r2-r0_lsr_i and_r2-r3-r0	tst_r0_i mov_r0-r2 mvn_eq_r1-r0 bic_r2-r1-r3 sub_r3-r2-r0_lsr_i and_r2-r3-r0
and_r0-r0_i rsb_r1-r0_i cmp_r1_i mov_cc_r2_i eor_r1-r0-r2	and_r0-r0_i eor_r1-r0-r2
eor_r0-r1_i and_r0-r0_i add_r0-r0-r0 mov_r2-r0	eor_r0-r1_i and_r0-r0_i ror_r2-r0_i
mvn_r0-r1 add_r1-r0_i and_r2-r1-r0 bic_r1-r2-r0	rsb_r1-r2-r2
eor_r0-r1-r0_ror_i add_r2-r0-r3_ror_i bfi_r0-r0_i_i bfi_r1-r2_i_i sub_r2-r0-r1_ror_i	eor_r0-r1-r0_ror_i add_r2-r0-r3_ror_i bfi_r1-r2_i_i sub_r2-r0-r1_ror_i
cmp_r0-r1 eor_eq_r1-r2-r3_ror_i mvn_eq_r1-r3 bfi_r2-r0_i_i bic_r0-r1-r2 orr_r3-r2-r0 add_r2-r3_i bfi_r1-r2_i_i	cmp_r0-r1 mvn_eq_r1-r3 orr_r3-r0-r1 add_r2-r3_i bfi_r1-r2_i_i
and_r0-r1-r2_lsr_i orr_r3-r3-r1 sub_r2-r2-r3_asr_i add_r2-r2-r2 mvn_r3-r2 bic_r3-r0-r3	and_r0-r1-r2_lsr_i orr_r3-r3-r1 sub_r2-r2-r3_asr_i and_r3-r0-r2_lsl_i
cmp_r0-r1 mvn_hi_r2-r1 bfi_r2-r2_i_i	cmp_r0-r1 mvn_hi_r2-r1
orr_r0-r1-r2 eor_r3-r3_i bic_r1-r1-r0 bic_r1-r3-r1 bfi_r0-r1_i_i	orr_r0-r1-r2 bfi_r0-r3_i_i
tst_r0-r1 sub_ne_r2-r2-r1_ror_i orr_r3-r2-r3 mov_r0-r3	tst_r1-r0 sub_ne_r2-r2-r1_ror_i orr_r0-r2-r3
add_r0-r1-r2 mvn_r3-r0 bfi_r0-r3_i_i mov_r2-r3 orr_r1-r3-r2 rsb_r2-r0-r1	add_r0-r1-r2 mvn_r3-r0 bfi_r0-r3_i_i rsb_r2-r0-r3
mov_r0-r1 tst_r2_i orr_ne_r2-r0-r1_ror_i orr_r0-r0-r2_lsl_i	tst_r2_i orr_ne_r2-r1-r1_lsr_i orr_r0-r1-r2_lsl_i
bic_r0-r1-r0 bfi_r2-r0_i_i rsb_r0-r0_i add_r1-r0-r2_lsr_i	bic_r0-r1-r0 rsb_r0-r0_i add_r1-r0-r2_lsr_i
bic_r0-r1-r2 mov_r2-r1 rsb_r3-r1-r2_ror_i bic_r0-r3-r0 mov_r1-r0	bic_r0-r1-r2 rsb_r3-r1-r1_ror_i bic_r1-r3-r0
eor_r0-r1-r2 sub_r2-r0-r3 sub_r1-r2-r3 sub_r2-r0-r1_ror_i orr_r0-r3-r2_asr_i eor_r2-r0-r3	eor_r0-r1-r2 sub_r1-r0-r3_lsl_i sub_r2-r0-r1_ror_i orr_r0-r3-r2_asr_i eor_r2-r0-r3
mvn_r0-r1 and_r2-r0-r3 sub_r0-r2-r0 eor_r0-r0_i bfi_r3-r0_i_i	orr_r2-r1-r3 eor_r0-r2-r2_lsl_i bfi_r3-r0_i_i
eor_r0-r1-r2 orr_r0-r0-r2 add_r0-r3-r0_lsl_i eor_r1-r3-r0 rsb_r3-r1-r0	orr_r0-r1-r2 add_r0-r3-r0_lsl_i eor_r1-r3-r0 rsb_r3-r1-r0
bic_r0-r0-r1 mvn_r1-r2 bic_r2-r0-r1 orr_r1-r2-r1_ror_i sub_r1-r1_i	bic_r0-r0-r1 and_r1-r0-r2 unk sub_r1-r1_i
mvn_r0-r1 mov_r1-r2_lsr_i bic_r3-r1-r2 sub_r3-r0-r3 sub_r1-r2-r3	mvn_r0-r1 orr_r3-r2-r2_lsr_i sub_r1-r3-r0
cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2_i bic_r1-r1-r2	cmp_r0-r1 bic_ge_r1-r1_i bic_lt_r1-r1-r3
tst_r0-r1 and_ne_r2-r0-r3_lsl_i and_r2-r2_i orr_r1-r3-r2_lsr_i	orr_r1-r3-r3
cmp_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 tst_r1-r2 sub_ne_r1-r1_i and_r2-r1_i	mvn_r1-r0 tst_r1-r2 sub_ne_r1-r1_i and_r2-r1_i
add_r0-r1-r2_lsr_i bic_r1-r0-r2 mvn_r2-r1 add_r3-r1-r2 bic_r0-r3-r1 rsb_r0-r0_i	add_r0-r1-r2_lsr_i unk rsb_r0-r0_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 orr_r2-r0-r1	unk
and_r0-r1_i orr_r2-r1-r3 tst_r3-r2 mvn_ne_r3-r1 bic_r3-r3-r0	cmp_r3_i mvn_ne_r3-r1
bic_r0-r0-r1 rsb_r2-r0_i mov_r0-r2 and_r1-r2-r1_asr_i sub_r0-r0-r1_lsr_i bfi_r1-r0_i_i	bic_r0-r0-r1 rsb_r2-r0_i and_r1-r2-r1_asr_i sub_r0-r2-r1_asr_i bfi_r1-r0_i_i
bfi_r0-r1_i_i and_r0-r0-r2_asr_i sub_r0-r0_i add_r1-r0-r0 bfi_r3-r1_i_i	and_r0-r1-r2_lsr_i mvn_r0-r0 add_r1-r0-r0 bfi_r3-r1_i_i
eor_r0-r1-r0_ror_i and_r1-r0_i sub_r0-r0-r1_asr_i orr_r1-r0_i	eor_r0-r1-r0_ror_i orr_r1-r0_i
add_r0-r1-r1_ror_i orr_r2-r3-r0_lsl_i sub_r2-r3-r2 bfi_r1-r2_i_i	unk
eor_r0-r1-r0_lsl_i orr_r2-r3_i rsb_r0-r0_i mov_r3-r0 sub_r3-r2-r3_asr_i add_r3-r3_i	eor_r0-r1-r0_lsl_i rsb_r0-r0_i orr_r2-r3_i sub_r3-r2-r0_asr_i add_r3-r3_i
tst_r0-r1 mov_eq_r2_i mov_r3-r2 rsb_r3-r3-r0_lsl_i add_r2-r3_i	tst_r0-r1 mov_ge_r2_i rsb_r3-r2-r0_lsl_i add_r2-r3_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 add_r1-r2-r1_asr_i	mvn_r2-r1 add_r1-r2-r1_asr_i
bic_r0-r1-r2 tst_r2-r0 and_eq_r2-r3-r0 and_r3-r1-r3 bic_r2-r2-r3	rsb_r2-r3-r3
mov_r0-r1_lsl_i eor_r2-r1-r2 bic_r0-r2-r0 rsb_r1-r0_i mvn_r0-r1	eor_r0-r1-r2 bic_r0-r0-r1_lsl_i sub_r0-r0_i
cmp_r0_i and_lt_r1-r0-r1 bfi_r0-r0_i_i eor_r2-r0-r3_ror_i bic_r3-r1-r2	cmp_r0_i and_lt_r1-r0-r1 eor_r2-r0-r3_ror_i bic_r3-r1-r2
bic_r0-r1-r2 add_r0-r0_i bfi_r3-r0_i_i bfi_r3-r3_i_i	bic_r0-r1-r2 bfi_r3-r0_i_i
cmp_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 bfi_r2-r1_i_i and_r1-r0-r2_lsr_i	and_r1-r0-r2_lsr_i
eor_r0-r0-r1 bfi_r2-r0_i_i and_r3-r2_i and_r1-r2-r1 sub_r1-r3-r1	bfi_r2-r0_i_i and_r1-r1-r2 and_r3-r2_i sub_r1-r3-r1
bfi_r0-r1_i_i bfi_r2-r0_i_i orr_r1-r2_i bic_r0-r0-r1 bfi_r3-r0_i_i	unk
orr_r0-r0-r1 add_r2-r0-r0 mvn_r3-r2 rsb_r3-r3_i	orr_r0-r0-r1 mvn_r3-r0_lsl_i rsb_r3-r3_i
tst_r0_i mov_ne_r1-r0 mov_eq_r1-r2_asr_i mov_r3-r1 mvn_r1-r3 bic_r1-r1-r3	tst_r0_i mov_r1-r0 mov_ls_r1-r2_asr_i mvn_r1-r1
cmp_r0-r1 mvn_eq_r1-r2 bfi_r3-r1_i_i bfi_r0-r3_i_i bfi_r2-r0_i_i	bfi_r2-r0_i_i
tst_r0-r1 eor_ne_r0-r2-r3_ror_i bfi_r3-r0_i_i bfi_r0-r1_i_i add_r2-r3_i orr_r2-r2-r0_lsr_i	tst_r0-r1 eor_ne_r0-r2-r3_ror_i bfi_r3-r0_i_i add_r2-r3_i orr_r2-r2-r0_lsr_i
bic_r0-r1-r2 bfi_r1-r0_i_i eor_r0-r1-r2 sub_r3-r0-r1	bic_r1-r1_i eor_r3-r2-r1 sub_r3-r3-r1
cmp_r0-r1 add_ls_r2-r0-r1_lsl_i add_hi_r2-r1-r3_ror_i bfi_r3-r2_i_i bfi_r0-r2_i_i orr_r3-r3-r0_lsr_i	cmp_r0-r1 add_ls_r2-r0-r1_lsl_i add_hi_r2-r1-r3_ror_i bfi_r3-r2_i_i orr_r3-r3-r0_lsr_i
sub_r0-r1_i mov_r2-r0 bic_r3-r3-r2 sub_r3-r3-r2	sub_r0-r1_i bic_r3-r3-r0 sub_r3-r3-r0
cmp_r0-r1 mov_lt_r2-r1_asr_i bfi_r1-r2_i_i orr_r0-r1-r2_lsl_i mvn_r2-r0 bfi_r1-r2_i_i	cmp_r0-r1 mov_lt_r2-r1_lsr_i bfi_r1-r2_i_i mvn_r2-r1 bfi_r1-r2_i_i
bfi_r0-r1_i_i tst_r2_i mvn_eq_r2-r0 sub_r0-r2-r1 mov_r2-r0	tst_r2_i bfi_ls_r0-r1_i_i mvn_cs_r2-r0 rsb_r2-r1-r2
mvn_r0-r1 add_r0-r0_i bic_r2-r2-r0 orr_r3-r3-r2 bic_r1-r3-r2	sub_r1-r1_i and_r2-r1-r2 bic_r1-r3-r2
cmp_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 mov_r2-r0_lsl_i mov_r3-r0 and_r3-r3-r2 mvn_r1-r3	cmp_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 mov_r2-r0_lsl_i and_r3-r0-r2 mvn_r1-r3
tst_r0_i mov_eq_r1-r0 mov_ne_r1_i bfi_r1-r1_i_i bfi_r1-r1_i_i	tst_r0_i mov_eq_r1-r0 mov_ne_r1_i
tst_r0_i mov_ne_r1_i mov_eq_r1_i mov_r2-r1	mov_r2_i ror_r1-r0-r2 add_r2-r2-r1_asr_i
add_r0-r0-r0 mov_r1-r2 add_r2-r1-r0_lsl_i rsb_r3-r1-r2_asr_i bfi_r3-r3_i_i bfi_r0-r3_i_i	add_r0-r0-r0 add_r2-r2-r0_lsl_i rsb_r3-r2-r2_ror_i bfi_r0-r3_i_i
tst_r0_i mov_ne_r1_i mvn_eq_r1-r0 bfi_r0-r2_i_i mov_r3-r1 bfi_r2-r3_i_i orr_r0-r2-r0_lsr_i bic_r2-r0-r2	tst_r0_i mov_ne_r1_i bic_ls_r0-r0_i mov_r3-r1 bfi_r2-r3_i_i orr_r0-r2-r0_lsr_i bic_r2-r0-r2
and_r0-r0-r1 bic_r1-r0-r2 mvn_r0-r1 sub_r2-r0_i and_r3-r2-r0	and_r0-r0-r1 unk sub_r2-r0_i and_r3-r2-r0
cmp_r0_i mvn_ge_r1-r2 bfi_r1-r1_i_i mvn_r3-r1	cmp_r0_i mvn_ge_r1-r2 mvn_r3-r1
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 tst_r2-r1 sub_eq_r2-r2-r3 orr_r2-r0-r2_asr_i orr_r1-r0-r2	mvn_r0-r1 tst_r2-r1 sub_eq_r2-r2-r3 orr_r2-r0-r2_asr_i orr_r1-r0-r2
tst_r0-r1 mvn_eq_r0-r1 tst_r1-r0 add_ne_r2-r1_i bfi_r1-r2_i_i	tst_r0-r1 sub_ne_r2-r1_i bfi_r1-r2_i_i
tst_r0-r1 sub_ne_r2-r2-r0 sub_eq_r2-r2-r3 mov_r3-r0 sub_r0-r2-r3_asr_i	tst_r0-r1 sub_ne_r2-r2-r0 sub_r0-r2-r0_asr_i rsb_eq_r0-r3-r0
and_r0-r1-r2 bic_r2-r0-r1 add_r3-r2-r3 bfi_r1-r3_i_i and_r0-r1_i eor_r2-r0_i	add_r1-r3-r3 and_r0-r1_i orr_r2-r0_i
tst_r0-r1 and_eq_r1-r0_i bic_r2-r1-r0 eor_r3-r2_i mov_r1-r3 add_r0-r3_i rsb_r2-r0-r1	mvn_r2_i
bfi_r0-r1_i_i eor_r2-r2-r0 bfi_r0-r2_i_i bfi_r1-r0_i_i	unk eor_r2-r0-r1 bfi_r1-r2_i_i
mov_r0-r1_lsl_i and_r1-r2-r0 sub_r0-r2-r1_lsl_i orr_r2-r1-r0	and_r1-r2-r1_lsl_i sub_r0-r2-r1_lsl_i orr_r2-r1-r0
and_r0-r1-r0 bfi_r2-r0_i_i rsb_r0-r1_i mov_r1-r2 bfi_r3-r0_i_i bic_r2-r3-r1	bic_r2-r3-r2 rsb_r0-r1_i bfi_r2-r0_i_i
bfi_r0-r1_i_i cmp_r0-r2 mvn_lt_r2-r1 mvn_r1-r2	bfi_r0-r1_i_i cmp_r0-r2 mvn_ge_r1-r2
eor_r0-r1_i mvn_r1-r0 bfi_r2-r1_i_i rsb_r3-r0-r2	eor_r0-r1_i bfi_r2-r1_i_i rsb_r3-r0-r2
bfi_r0-r1_i_i bic_r1-r2-r0 orr_r3-r0-r1_lsl_i eor_r0-r3_i and_r1-r0_i	bfi_r0-r1_i_i eor_r0-r0_i and_r1-r0_i
and_r0-r1-r0 bfi_r2-r0_i_i orr_r2-r1-r2_asr_i rsb_r3-r1-r3 orr_r2-r2-r3_lsr_i orr_r1-r2_i	rsb_r3-r1-r3 orr_r2-r1-r2_asr_i orr_r2-r2-r3_lsr_i orr_r1-r2_i
cmp_r0-r1 mov_ls_r0_i mov_hi_r0_i rsb_r2-r0_i orr_r2-r2_i	mov_r2_i
cmp_r0-r1 mov_cc_r2_i mov_cs_r2-r0 cmp_r2-r3 mvn_ne_r3-r2 mov_r2-r3	cmp_r0-r1 mov_cc_r2_i mov_cs_r2-r0 cmp_r2-r3 mvn_ne_r2-r2
tst_r0-r1 rsb_ne_r1-r1-r2_lsr_i bfi_r2-r2_i_i eor_r3-r2-r1	tst_r0-r1 rsb_ne_r1-r1-r2_lsr_i eor_r3-r2-r1
tst_r0-r1 mov_ne_r0-r1 mov_eq_r0_i bfi_r2-r2_i_i rsb_r1-r2-r0_lsl_i orr_r1-r1-r0	bfi_r2-r2_i_i tst_r1-r0 mov_eq_r1_i rsb_r0-r2-r1_lsl_i orr_r1-r1-r0
bfi_r0-r1_i_i add_r2-r0-r3 and_r3-r0-r2 mov_r0-r2_lsr_i rsb_r3-r0-r3	bfi_r0-r1_i_i add_r2-r0-r3 and_r3-r0-r2 sub_r3-r3-r2_lsr_i
eor_r0-r1_i bfi_r0-r0_i_i bfi_r2-r0_i_i and_r2-r0-r2_asr_i	eor_r0-r1_i and_r2-r0-r2_asr_i
cmp_r0-r1 mov_ne_r2-r3_lsl_i bic_r2-r0-r2 sub_r1-r2_i bfi_r0-r1_i_i	cmp_r0-r1 mov_ne_r2-r3_lsl_i bic_r2-r0-r2 bfi_r0-r2_i_i
bfi_r0-r1_i_i bic_r1-r0-r1 add_r2-r1-r1 mvn_r3-r2	bfi_r0-r1_i_i bic_r1-r0-r1 mvn_r3-r1_lsl_i
add_r0-r1-r2 bic_r1-r0-r3 orr_r3-r1-r0 add_r0-r2-r1 sub_r0-r0-r3 add_r3-r0_i	add_r0-r1-r2 bic_r0-r0-r3 sub_r0-r0-r1 add_r3-r0_i
tst_r0-r1 mov_ne_r0-r2 mov_r1-r0 bic_r2-r3-r1 eor_r3-r2_i bfi_r0-r3_i_i	tst_r0-r1 mov_ne_r0-r2 bic_r2-r3-r0 rsb_r3-r2_i bfi_r0-r3_i_i
rsb_r0-r1-r0 and_r2-r3-r0_lsr_i add_r2-r2_i bfi_r1-r2_i_i bic_r3-r1-r0	rsb_r0-r1-r0 orr_r1-r1_i bic_r3-r1-r0
bic_r0-r1-r0 orr_r2-r1-r0_lsr_i and_r0-r0-r2 mvn_r1-r0	unk
bic_r0-r1-r0 eor_r0-r0-r2 bic_r0-r0-r2 sub_r3-r0_i bfi_r1-r3_i_i	bic_r0-r1-r0 unk bfi_r1-r3_i_i
bic_r0-r1-r2 mov_r2-r0 bic_r2-r1-r2 orr_r0-r2_i and_r2-r2-r0	and_r2-r1-r2
orr_r0-r1-r0_asr_i sub_r2-r0-r2_lsl_i eor_r0-r1-r2 mov_r2-r0	orr_r0-r1-r0_asr_i sub_r2-r0-r2_lsl_i eor_r2-r1-r2
bfi_r0-r0_i_i mvn_r1-r0 bfi_r2-r1_i_i bfi_r2-r2_i_i	mvn_r1-r0 bfi_r2-r1_i_i bfi_r2-r2_i_i
add_r0-r1-r1 mvn_r1-r0 add_r2-r2-r0 and_r1-r1-r2 add_r3-r1_i	add_r0-r1-r1 add_r1-r0-r2 bic_r1-r1-r0 add_r3-r1_i
tst_r0_i mov_eq_r1-r2_asr_i bfi_r2-r1_i_i orr_r3-r2_i	orr_r3-r2_i
tst_r0_i and_ne_r1-r2_i and_eq_r1-r0-r3_lsl_i and_r0-r1_i rsb_r1-r3-r0 mvn_r3-r1	sub_r3-r3_i
and_r0-r1-r2_lsl_i cmp_r1_i mov_cc_r2-r1_lsl_i bic_r3-r0-r2 bic_r0-r3-r2	and_r0-r1-r2_lsl_i cmp_r1_i mov_cc_r2-r1_lsl_i bic_r0-r0-r2
tst_r0-r1 add_ne_r2-r0-r3_lsl_i bfi_r1-r2_i_i bic_r0-r1-r3 add_r3-r0-r0 add_r1-r3-r1	tst_r0-r1 add_ne_r2-r0-r3_lsl_i bfi_r1-r2_i_i bic_r0-r1-r3 add_r1-r1-r0_lsl_i
bic_r0-r0-r1 eor_r0-r0-r2 bic_r1-r0-r3 mvn_r0-r1 and_r1-r0-r2	bic_r0-r0-r1 orr_r0-r0-r3 and_r1-r0-r2
bic_r0-r0-r1 and_r0-r0-r1 orr_r2-r0_i orr_r2-r3-r2_lsr_i	asr_r2-r3_i
mvn_r0-r1 tst_r1_i mvn_eq_r2-r0 bic_r0-r1-r2 mov_r1-r0	tst_r1_i bic_ge_r2-r1-r2_lsr_i bic_r1-r1-r2
mvn_r0-r1 and_r2-r2_i orr_r3-r2-r0_asr_i rsb_r2-r3_i bic_r1-r1-r2 bfi_r1-r1_i_i	and_r3-r2_i unk rsb_r2-r3_i bic_r1-r1-r2 bfi_r1-r1_i_i
sub_r0-r1_i mov_r2-r0 eor_r3-r1-r3 bic_r2-r2-r1 bic_r2-r3-r2	eor_r3-r1-r3 sub_r0-r1_i bic_r2-r0-r1 bic_r2-r3-r2
tst_r0-r1 mov_eq_r0-r2 and_r3-r0_i bfi_r0-r3_i_i orr_r2-r0_i	tst_r0-r1 mov_ls_r0-r2 bfi_r0-r0_i_i orr_r2-r0_i
bic_r0-r1-r2 bfi_r3-r0_i_i orr_r2-r0-r3 bfi_r1-r2_i_i	bic_r0-r1-r2 orr_r2-r0-r3 bfi_r1-r2_i_i
orr_r0-r0-r1 bic_r2-r0-r2 sub_r2-r2-r0_lsl_i orr_r0-r3-r2_lsl_i bfi_r1-r0_i_i	bfi_r1-r3_i_i
mov_r0-r1 eor_r1-r0-r2 orr_r2-r0-r1_asr_i eor_r3-r2-r0	eor_r3-r1-r2 mvn_r1-r1 and_r3-r1-r3_asr_i
tst_r0-r1 add_ne_r2-r0-r2_asr_i mov_ne_r2-r3 bfi_r3-r0_i_i and_r1-r3-r2	tst_r0-r1 mov_ne_r2-r3 bfi_r3-r0_i_i and_r1-r3-r2
tst_r0_i mvn_ne_r0-r1 rsb_r2-r0-r1_ror_i sub_r1-r2-r0 and_r0-r0-r1 bic_r2-r1-r0 and_r3-r2-r1	tst_r0_i mvn_ne_r0-r1 rsb_r2-r0-r1_ror_i sub_r1-r2-r0 bic_r2-r1-r0 and_r3-r2-r1
tst_r0-r1 mvn_ne_r2-r0 mov_ne_r2-r1 bfi_r1-r2_i_i mov_r0-r1 bfi_r1-r0_i_i	tst_r0-r1 ror_ne_r2-r1_i bfi_r1-r2_i_i bfi_r1-r1_i_i
add_r0-r1-r2_asr_i eor_r3-r0_i sub_r1-r3-r0 bfi_r0-r1_i_i	add_r0-r1-r2_asr_i unk
bic_r0-r1-r2 mvn_r2-r0 bic_r0-r2-r1 and_r3-r0_i	mvn_r2-r1 and_r3-r2_i
orr_r0-r1-r0 rsb_r2-r0-r1_ror_i bfi_r0-r1_i_i bic_r1-r0-r2 bic_r1-r2-r1 bfi_r1-r1_i_i	orr_r2-r0-r1 rsb_r1-r2-r1_ror_i
mov_r0-r1_asr_i orr_r1-r0-r2 eor_r1-r3-r1 bfi_r0-r1_i_i bfi_r2-r0_i_i bfi_r1-r2_i_i	orr_r1-r2-r1_asr_i eor_r1-r3-r1 bfi_r2-r1_i_i bfi_r1-r2_i_i
tst_r0-r1 mvn_eq_r1-r2 bfi_r0-r1_i_i mov_r2-r1 orr_r0-r2-r0	tst_r0-r1 mvn_ls_r1-r2 bfi_r0-r1_i_i orr_r0-r1-r0
mov_r0-r1 rsb_r2-r1-r0_ror_i bfi_r3-r0_i_i add_r0-r3_i orr_r0-r2-r0	bfi_r3-r1_i_i rsb_r2-r1-r1_ror_i add_r0-r3_i orr_r0-r2-r0
orr_r0-r1-r2 mvn_r1-r0 bfi_r2-r1_i_i mov_r3-r2 bfi_r1-r3_i_i	orr_r0-r1-r2 mvn_r1-r0 bfi_r2-r1_i_i bfi_r1-r2_i_i
bic_r0-r1-r2 mov_r1-r0 rsb_r3-r1-r3 add_r1-r3-r2	bic_r0-r1-r2 rsb_r3-r0-r3 add_r1-r3-r2
bic_r0-r0-r1 bfi_r1-r0_i_i bic_r2-r0-r1 orr_r3-r2_i orr_r3-r2-r3_asr_i sub_r2-r3-r1	bic_r0-r0-r1 bfi_r1-r0_i_i bic_r2-r0-r1 orr_r3-r2-r2_asr_i sub_r2-r3-r1
cmp_r0-r1 mov_hi_r1_i bfi_r0-r2_i_i mov_r3-r1 orr_r3-r3-r0_asr_i	cmp_r0-r1 mov_hi_r1_i orr_r3-r1-r0_asr_i
tst_r0-r1 mov_ne_r1_i and_ne_r1-r0_i sub_r1-r1-r2 mov_r2-r1	tst_r0-r1 and_ne_r1-r0_i rsb_r2-r2-r1
rsb_r0-r1-r2 mvn_r2-r0 add_r1-r2_i rsb_r3-r1-r0_lsr_i	rsb_r0-r1-r2 rsb_r1-r0_i rsb_r3-r1-r0_lsr_i
bfi_r0-r1_i_i bic_r1-r2-r0 and_r0-r1-r3 bfi_r3-r0_i_i mvn_r1-r3	unk and_r0-r0_i unk
mov_r0-r1 bfi_r1-r0_i_i add_r1-r1_i mov_r2-r1_lsr_i bfi_r2-r2_i_i	add_r1-r1_i mov_r2-r1_lsr_i bfi_r2-r2_i_i
add_r0-r1-r0_ror_i bfi_r0-r0_i_i bic_r2-r1-r0 sub_r2-r2_i mvn_r1-r2	add_r0-r1-r0_ror_i bfi_r0-r0_i_i bic_r2-r1-r0 rsb_r1-r2_i
bic_r0-r0-r1 bic_r0-r1-r0 mvn_r2-r0 mov_r0-r2_ror_i	mvn_r0-r1_ror_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 orr_r1-r3-r2_ror_i cmp_r3-r1 rsb_cc_r1-r3-r1 mvn_r0-r1	orr_r1-r3-r1_ror_i cmp_r3-r1 rsb_cc_r1-r3-r1 mvn_r0-r1
bfi_r0-r1_i_i mov_r2-r0_ror_i mov_r0-r2 mov_r1-r0	bfi_r0-r1_i_i ror_r1-r0_i
cmp_r0_i mvn_hi_r1-r0 bic_r0-r1-r2 orr_r0-r0-r2 and_r3-r3-r0_ror_i	cmp_r0_i mvn_hi_r1-r0 orr_r0-r1-r2 and_r3-r3-r0_ror_i
cmp_r0_i mov_eq_r1-r2 bic_r3-r2-r3 and_r0-r2-r1_lsr_i and_r0-r2-r0_lsl_i and_r0-r0-r2 sub_r2-r3-r0	cmp_r0_i mov_eq_r1-r2 bic_r3-r2-r3 and_r0-r2-r1_asr_i and_r0-r2-r0_lsl_i sub_r2-r3-r0
bfi_r0-r1_i_i add_r1-r2_i mvn_r2-r0 bic_r2-r1-r2 bic_r0-r2-r1 rsb_r3-r2-r0	bfi_r0-r1_i_i add_r1-r2_i and_r2-r0-r1 sub_r3-r2-r2_lsl_i
tst_r0_i add_ne_r1-r0-r2 and_r3-r0-r2_lsl_i sub_r3-r3_i mov_r0-r3 eor_r2-r1-r0	and_r3-r0-r2_lsl_i tst_r0_i sub_r3-r3_i add_ne_r1-r0-r2 eor_r2-r1-r3
add_r0-r0-r1_ror_i add_r2-r3-r2_lsl_i orr_r1-r2_i eor_r0-r0-r1 bic_r2-r0-r2	add_r0-r0-r1_ror_i add_r2-r3-r2_lsl_i eor_r0-r0_i bic_r2-r0-r2
orr_r0-r0-r1_lsr_i orr_r1-r1-r0_asr_i and_r2-r3-r1_lsl_i eor_r3-r2_i mov_r0-r3 bfi_r2-r0_i_i	orr_r0-r0-r1_lsr_i orr_r1-r1-r0_asr_i and_r2-r3-r1_lsl_i eor_r2-r2_i
bfi_r0-r1_i_i orr_r0-r2-r0 add_r0-r0-r3_ror_i bic_r1-r0-r2 mvn_r2-r1 mvn_r3-r2	bfi_r0-r1_i_i orr_r0-r2-r0 add_r0-r0-r3_ror_i bic_r3-r0-r2
bic_r0-r1-r2 eor_r0-r0-r1 orr_r1-r1-r0 sub_r0-r1-r2 bic_r2-r0-r3	sub_r0-r1-r2 bic_r2-r0-r3
sub_r0-r0-r1_lsr_i bfi_r2-r3_i_i sub_r3-r0-r3 mvn_r1-r3 bic_r2-r1-r2 mvn_r0-r2	sub_r0-r0-r1_lsr_i bfi_r2-r3_i_i sub_r3-r0-r3 orr_r0-r2-r3
cmp_r0-r1 mvn_ge_r0-r1 rsb_eq_r0-r1_i rsb_r2-r0-r1 rsb_r1-r1-r2	cmp_r0-r1 mvn_ge_r0-r1 rsb_eq_r0-r1_i sub_r1-r0-r0_lsl_i
tst_r0_i add_ne_r1-r1-r2 add_eq_r1-r1-r1 bic_r2-r1-r0 mov_r0-r2 rsb_r3-r0_i bic_r3-r3-r1	tst_r0_i add_eq_r1-r1-r1 add_ne_r1-r1-r2 bic_r2-r1-r0 rsb_r3-r2_i bic_r3-r3-r1
cmp_r0_i add_eq_r0-r1-r2_ror_i mov_r1-r0 orr_r0-r0-r1_ror_i	cmp_r0_i add_eq_r0-r1-r2_ror_i orr_r0-r0-r0_ror_i
cmp_r0-r1 mov_ge_r1_i mov_ge_r1-r0 add_r1-r1_i	cmp_r0-r1 mov_ge_r1-r0 add_r1-r1_i
cmp_r0-r1 mvn_eq_r2-r0 mov_r0-r2 bfi_r3-r0_i_i	cmp_r0-r1 mvn_eq_r2-r0 bfi_r3-r2_i_i
cmp_r0-r1 add_lt_r1-r0-r0_lsr_i add_ge_r1-r1-r0_ror_i tst_r0-r1 mov_ne_r1_i orr_r2-r2-r1_lsr_i	cmp_r0-r1 add_lt_r1-r0-r0_lsr_i add_ge_r1-r1-r0_ror_i tst_r0-r1 orr_ge_r2-r2-r1_lsr_i
bfi_r0-r1_i_i mov_r2-r1 orr_r0-r0-r2 bfi_r1-r1_i_i eor_r1-r0-r1_lsl_i	mov_r2-r0_lsr_i orr_r0-r1-r2_lsl_i eor_r1-r0-r1_lsl_i
bfi_r0-r1_i_i bic_r2-r0-r2 bfi_r0-r2_i_i add_r2-r2_i orr_r3-r0-r2_ror_i orr_r0-r2-r3_lsr_i	bfi_r0-r1_i_i bic_r2-r0-r2 add_r2-r2_i orr_r3-r0-r2_ror_i orr_r0-r2-r3_lsr_i
mov_r0-r1 and_r2-r0_i mvn_r1-r2 bfi_r1-r1_i_i bfi_r3-r1_i_i	and_r1-r1_i sub_r1-r1_i bfi_r3-r1_i_i
bic_r0-r1-r0 bic_r2-r1-r2 and_r1-r2-r0_asr_i mvn_r2-r1 rsb_r1-r1-r2	bic_r0-r1-r0 bic_r2-r1-r2 and_r1-r2-r0_asr_i mvn_r1-r1_lsl_i
add_r0-r1-r2_asr_i bic_r1-r2-r1 eor_r1-r0-r1_asr_i and_r1-r1-r0	add_r0-r1-r2_asr_i bic_r1-r2-r1 bic_r1-r0-r1_asr_i
bic_r0-r1-r0 mvn_r2-r0 mov_r3-r0_lsr_i orr_r1-r3-r2_ror_i bic_r2-r0-r1	bic_r0-r1-r0 and_r3-r0-r0_ror_i bic_r2-r3-r0_lsr_i
tst_r0-r1 rsb_ne_r1-r1_i sub_r2-r0-r1 rsb_r1-r2_i add_r3-r0-r1	tst_r0-r1 rsb_ne_r1-r1_i add_r3-r1_i
tst_r0_i mov_eq_r1-r2 tst_r1_i mov_ne_r0_i orr_r3-r1-r0 bic_r1-r0-r3	bic_r1-r1-r1
cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 sub_r0-r1_i orr_r2-r1-r0 eor_r3-r2_i bfi_r2-r3_i_i	cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 sub_r0-r1_i orr_r2-r1-r0 orr_r2-r2_i
bic_r0-r0-r1 add_r1-r0_i bic_r2-r0-r1 bfi_r0-r2_i_i	bic_r0-r0-r1 bic_r0-r0_i
bfi_r0-r0_i_i orr_r1-r2-r0 orr_r0-r3-r0_lsr_i bic_r2-r1-r0 mvn_r0-r2	bfi_r0-r0_i_i orr_r1-r2-r0 bic_r0-r1-r0_lsr_i unk
mvn_r0-r1 add_r2-r0-r0_asr_i sub_r0-r2-r0 eor_r2-r2-r0_asr_i	mvn_r0-r1 add_r2-r0-r0_asr_i eor_r2-r2-r0_asr_i
add_r0-r0-r0_lsr_i tst_r0_i mvn_ne_r1-r2 bfi_r1-r1_i_i	add_r0-r0-r0_lsr_i tst_r0_i mvn_ne_r1-r2
orr_r0-r1_i orr_r2-r3-r0 bfi_r0-r2_i_i bic_r1-r0-r2 bic_r2-r0-r1 bfi_r2-r2_i_i	orr_r0-r1_i orr_r2-r3-r0 bfi_r0-r2_i_i and_r2-r2-r0 bfi_r2-r2_i_i
orr_r0-r1_i tst_r0-r1 mvn_eq_r0-r2 bic_r3-r1-r0 bic_r2-r3-r2	rsb_r2-r2-r2
tst_r0-r1 eor_ne_r0-r2-r1_lsl_i rsb_r2-r1_i orr_r1-r2-r0_lsl_i bfi_r3-r1_i_i	rsb_r2-r1_i bfi_r3-r2_i_i
tst_r0-r1 mvn_eq_r1-r0 bfi_r1-r1_i_i and_r1-r2-r1_lsr_i bic_r0-r1-r0 bic_r2-r2-r0	tst_r1-r0 mvn_eq_r1-r0 and_r1-r2-r1_lsr_i bic_r0-r1-r0 sub_r2-r2-r0
add_r0-r1-r0_ror_i bfi_r0-r0_i_i mov_r2-r0 bfi_r1-r2_i_i orr_r0-r2-r1 bfi_r0-r0_i_i	add_r0-r1-r0_ror_i bfi_r0-r0_i_i orr_r0-r0-r1 bfi_r0-r0_i_i
eor_r0-r1-r2 bic_r3-r2-r1 eor_r3-r3-r0 bfi_r2-r3_i_i	bic_r1-r1-r2 bfi_r2-r1_i_i
bfi_r0-r1_i_i bfi_r2-r0_i_i eor_r2-r1-r2_lsl_i bic_r0-r3-r2 add_r0-r2-r0_ror_i	bfi_r2-r0_i_i eor_r2-r1-r2_lsl_i bic_r0-r3-r2 add_r0-r2-r0_ror_i
rsb_r0-r1-r2 bic_r0-r0-r1 mvn_r1-r0 bfi_r1-r1_i_i eor_r2-r1_i	rsb_r0-r1-r2 unk eor_r2-r1_i
mov_r0-r1 rsb_r1-r2-r0 mvn_r2-r1 bic_r1-r1-r2	rsb_r1-r2-r1
cmp_r0-r1 mov_lt_r2_i mov_ge_r2-r3 mov_r3-r2 and_r0-r3_i add_r3-r3-r0	cmp_r0-r1 mov_lt_r3_i and_r0-r3_i add_r3-r3-r0
mov_r0-r1 bic_r2-r3-r2 orr_r3-r2-r0 bfi_r2-r2_i_i bic_r0-r3-r2	unk unk bfi_r3-r3_i_i and_r0-r2-r3
cmp_r0-r1 mvn_ls_r2-r3 mvn_hi_r2-r3 eor_r2-r1-r2_lsl_i orr_r2-r2-r3	mvn_r2-r3 eor_r2-r1-r2_lsl_i orr_r2-r2-r3
mov_r0-r1 tst_r1_i mvn_ne_r2-r1 add_r0-r0_i add_r3-r0-r2	add_r0-r1_i tst_r1_i mvn_ne_r2-r1 add_r3-r0-r2
mvn_r0-r1 bic_r2-r1-r2 orr_r2-r1-r2_asr_i eor_r3-r0_i bic_r0-r3-r2 eor_r0-r2-r0	unk unk unk
cmp_r0_i mov_cc_r1-r2_lsr_i mov_cs_r1-r3 add_r1-r1-r1	cmp_r0_i lsr_cc_r3-r2_i lsl_r1-r3_i
mov_r0-r1 mov_r2-r0 and_r0-r2-r1 bfi_r1-r1_i_i sub_r1-r0-r1	bic_r1-r0-r0
bic_r0-r1-r2 and_r2-r2-r1 orr_r3-r0-r2 mvn_r1-r3	mvn_r1-r1
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r3 mvn_r0-r2	tst_r0-r1 mvn_ge_r0-r3 mvn_ne_r0-r1
bfi_r0-r0_i_i rsb_r1-r0-r2 bic_r2-r1-r0 mov_r1-r2 sub_r3-r1-r2	rsb_r3-r1-r1
bfi_r0-r1_i_i eor_r2-r0_i sub_r0-r3_i rsb_r3-r2-r0_ror_i bfi_r2-r3_i_i	eor_r2-r0_i sub_r0-r3_i rsb_r3-r2-r0_asr_i bfi_r2-r3_i_i
bic_r0-r1-r2 and_r2-r0_i bic_r0-r2-r0 bfi_r1-r0_i_i	unk
bic_r0-r1-r2 eor_r1-r3-r0_ror_i bic_r3-r2-r0 bic_r0-r3-r1	bic_r0-r1-r2 eor_r1-r3-r0_ror_i bic_r0-r2-r1
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 and_r1-r0-r1_ror_i bfi_r0-r1_i_i and_r0-r0_i bfi_r3-r0_i_i	mvn_r0-r2 and_r1-r0-r1_ror_i and_r0-r1_i bfi_r3-r0_i_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r3 bic_r0-r1-r2 bic_r0-r0-r3	tst_r0-r1 bic_r0-r1-r3 bic_ge_r0-r1-r1
bfi_r0-r1_i_i mov_r2-r0 add_r1-r2-r2 bic_r1-r1-r0 bfi_r2-r1_i_i	bfi_r0-r1_i_i orr_r2-r0-r0_ror_i eor_r1-r0_i and_r2-r1-r2_lsl_i
eor_r0-r0_i sub_r0-r0_i and_r1-r0_i bic_r1-r1-r0 bfi_r2-r1_i_i	bic_r2-r2_i
cmp_r0-r1 and_cs_r2-r1_i add_r0-r1-r2_ror_i mov_r1-r0	cmp_r0-r1 and_cs_r2-r1_i add_r1-r1-r2_ror_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 bic_r2-r0-r3	mvn_r0-r1 bic_r2-r0-r3
mov_r0-r1 tst_r0_i add_ne_r2-r3_i orr_r1-r2-r0_asr_i	tst_r1_i add_ne_r2-r3_i orr_r1-r2-r1_asr_i
cmp_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 eor_r2-r3_i bic_r1-r2-r1 eor_r3-r0_i bic_r3-r3-r1	mvn_r0-r2 eor_r2-r3_i eor_r3-r0_i bic_r1-r2-r1 bic_r3-r3-r1
bic_r0-r0-r1 mov_r2-r1 bic_r0-r2-r0 rsb_r1-r0_i and_r3-r0-r1	rsb_r0-r1_i and_r3-r0-r1
cmp_r0-r1 mov_lt_r1_i mov_ge_r1_i mov_r2-r1 bfi_r3-r2_i_i	cmp_r0-r1 mov_lt_r1_i mov_ge_r1_i bfi_r3-r1_i_i
rsb_r0-r1-r2 add_r1-r0-r1_lsr_i mvn_r3-r0 mov_r2-r1_ror_i and_r2-r2-r3 mov_r0-r2_asr_i	sub_r0-r2-r1 add_r1-r0-r1_lsr_i mov_r2-r1_ror_i bic_r2-r2-r0 mov_r0-r2_asr_i
sub_r0-r1-r2 add_r2-r0_i eor_r3-r2_i and_r2-r2-r3	sub_r0-r1-r2 add_r2-r0_i bic_r2-r2_i
mov_r0-r1 mvn_r2-r0 bfi_r2-r2_i_i bfi_r1-r2_i_i	mvn_r2-r1 bfi_r2-r2_i_i bfi_r1-r2_i_i
bic_r0-r1-r2 bic_r3-r1-r0 bfi_r2-r3_i_i bfi_r1-r2_i_i eor_r2-r1-r2_lsr_i	and_r3-r1-r2 bfi_r2-r3_i_i bfi_r1-r2_i_i eor_r2-r1-r2_lsr_i
orr_r0-r1-r2 bic_r1-r1-r0 bfi_r0-r1_i_i bic_r3-r0-r1	orr_r0-r1-r2 bic_r3-r0_i
add_r0-r1-r0_lsl_i mov_r2-r0 add_r3-r2-r2_lsr_i bic_r1-r2-r3 mov_r0-r1_asr_i	add_r0-r1-r0_lsl_i add_r3-r0-r0_lsr_i bic_r1-r0-r3 mov_r0-r1_asr_i
tst_r0-r1 mvn_ne_r0-r1 rsb_r2-r1_i bic_r1-r2-r0 bic_r2-r1-r2 mvn_r0-r2	unk
sub_r0-r1-r2 and_r1-r3-r2 bic_r2-r1-r0 bic_r1-r2-r3	rsb_r1-r3-r3
cmp_r0-r1 rsb_cc_r2-r0-r1 mov_r1-r0 tst_r3-r1 and_ne_r0-r2-r3_lsr_i and_r0-r0_i	cmp_r0-r1 rsb_cc_r2-r0-r1 tst_r3-r0 and_ne_r0-r2-r3_lsr_i and_r0-r0_i
mov_r0-r1 mvn_r2-r0 and_r1-r0_i and_r3-r1-r2 bfi_r1-r1_i_i orr_r1-r3-r1	and_r1-r1_i bfi_r1-r1_i_i
sub_r0-r1-r0 add_r1-r0-r1 bic_r2-r2-r1 bic_r0-r1-r2	rsb_r0-r0-r1_lsl_i
mov_r0-r1 eor_r1-r2_i orr_r1-r0-r1 eor_r0-r1_i sub_r2-r0-r1 bfi_r1-r2_i_i	eor_r0-r2_i orr_r1-r0-r1 rsb_r0-r1_i sub_r2-r0-r1 bfi_r1-r2_i_i
tst_r0_i rsb_ne_r0-r1_i cmp_r0_i mvn_cs_r0-r1 and_r1-r0-r2_lsl_i bfi_r0-r1_i_i	tst_r0_i rsb_ne_r0-r1_i cmp_r0_i mvn_cs_r0-r1 unk
tst_r0_i mov_ne_r0-r1 eor_r2-r3_i bic_r2-r2-r0 eor_r3-r0-r2_asr_i	tst_r0_i mov_ne_r0-r1 bic_r2-r3-r0 eor_r3-r0-r2_asr_i
add_r0-r1_i rsb_r2-r0_i eor_r3-r2_i mvn_r2-r3 bfi_r2-r2_i_i mov_r0-r2_lsl_i	rsb_r2-r1_i eor_r3-r2_i mvn_r2-r3 bfi_r2-r2_i_i mov_r0-r2_lsl_i
mov_r0-r1_lsl_i rsb_r0-r0-r2 eor_r3-r0-r3 mov_r2-r0 mvn_r1-r2 bic_r3-r1-r3	sub_r0-r2-r1_lsl_i mvn_r1-r3 bic_r3-r1-r0
bic_r0-r1-r2 tst_r1_i mvn_eq_r1-r0 and_r0-r1-r3_lsr_i	tst_r1_i unk and_r0-r1-r3_lsr_i
add_r0-r1_i bic_r0-r0-r2 add_r2-r0_i mov_r1-r2	add_r0-r1_i bic_r0-r0-r2 add_r1-r0_i
mov_r0-r1 bic_r2-r0-r1 add_r1-r2-r0 add_r3-r1_i	add_r3-r1_i
mvn_r0-r1 sub_r2-r0-r2_lsr_i mvn_r3-r0 rsb_r2-r3-r2_lsr_i	mvn_r0-r1 sub_r2-r0-r2_lsr_i rsb_r2-r1-r2_lsr_i
sub_r0-r1_i add_r2-r0-r0 rsb_r1-r2_i bfi_r2-r1_i_i mov_r0-r2_lsr_i	sub_r0-r1_i add_r2-r0-r0 mov_r0-r2_lsr_i
bic_r0-r0-r1 bic_r1-r0-r2 bic_r2-r2-r1 bfi_r0-r2_i_i	bic_r0-r0-r1 bfi_r0-r2_i_i
cmp_r0-r1 mvn_cc_r1-r2 mvn_cs_r1-r2 orr_r0-r1-r0_ror_i add_r3-r0_i bfi_r2-r0_i_i add_r0-r2-r3	mvn_r1-r2 orr_r0-r1-r0_ror_i add_r3-r0_i bfi_r2-r0_i_i add_r0-r2-r3
cmp_r0-r1 mov_ne_r2_i mov_eq_r2_i sub_r3-r2-r0 bic_r0-r0-r3	cmp_r0-r1 rsb_r3-r0_i rsb_eq_r3-r0_i bic_r0-r0-r3
orr_r0-r1-r0 bfi_r1-r0_i_i eor_r2-r1-r3 rsb_r2-r3-r2_ror_i bfi_r0-r2_i_i orr_r3-r3-r0	orr_r0-r1-r0 eor_r2-r3-r0_lsl_i rsb_r2-r3-r2_ror_i bfi_r0-r2_i_i orr_r3-r3-r0
mvn_r0-r1 orr_r0-r0-r2 mov_r1-r0 orr_r0-r0-r1 bic_r3-r0-r1 bic_r0-r0-r3	unk
mvn_r0-r1 orr_r2-r1-r0_lsl_i bic_r1-r2-r0 bic_r2-r1-r0	orr_r2-r1-r1
tst_r0-r1 mvn_eq_r1-r0 mvn_ne_r1-r0 bic_r2-r0-r2 bic_r2-r2-r1	bic_r2-r0-r2
tst_r0_i mvn_eq_r1-r2 mvn_eq_r1-r0 mov_r0-r1_lsr_i bic_r3-r0-r1	tst_r0_i mvn_eq_r1-r0 mov_r0-r1_lsr_i bic_r3-r0-r1
tst_r0-r1 orr_ne_r1-r2-r1_lsr_i bic_r2-r0-r3 and_r3-r1-r2 rsb_r1-r3-r2	tst_r1-r0 orr_ne_r1-r2-r1_lsr_i bic_r2-r0-r3 bic_r1-r2-r1
bfi_r0-r1_i_i tst_r0-r1 mov_ne_r1-r0_lsl_i bfi_r0-r1_i_i bic_r1-r1-r0	bfi_r0-r1_i_i tst_r0-r1 mov_ne_r1-r0_lsl_i bic_r1-r1-r0
and_r0-r0-r1_lsl_i bic_r1-r2-r0 and_r0-r3-r1 bfi_r3-r0_i_i	mvn_r0-r2_ror_i bic_r3-r3-r0_lsr_i
cmp_r0-r1 mvn_lt_r2-r1 mvn_ge_r2-r3 orr_r3-r2_i mov_r2-r3 bfi_r3-r2_i_i	cmp_r0-r1 mvn_r2-r1 mvn_ge_r2-r3 orr_r3-r2_i bfi_r3-r3_i_i
eor_r0-r1_i add_r0-r2-r0 mvn_r1-r0 bfi_r3-r1_i_i mvn_r0-r3 mov_r2-r0_lsr_i	mvn_r0-r3 mov_r2-r0_lsr_i
mvn_r0-r1 bic_r1-r0-r2 orr_r0-r2-r1 and_r3-r1-r2_lsl_i add_r1-r1-r3 bic_r3-r1-r0	unk sub_r1-r0-r2 and_r3-r1-r2_lsl_i add_r1-r1-r3 bic_r3-r1-r0
rsb_r0-r1-r2 bic_r3-r2-r0 mvn_r0-r3 bfi_r2-r0_i_i	rsb_r0-r1-r2 unk bfi_r2-r0_i_i
cmp_r0-r1 sub_ls_r2-r2-r3 bfi_r3-r0_i_i bic_r0-r1-r2 sub_r0-r3-r0 bfi_r2-r0_i_i	cmp_r0-r1 rsb_ls_r2-r3-r2 bic_r0-r1-r2 sub_r0-r3-r0 bfi_r2-r0_i_i
and_r0-r0-r1_ror_i bic_r1-r1-r0 mov_r2-r1 rsb_r3-r2-r3 bic_r1-r3-r0	and_r0-r0-r1_ror_i bic_r1-r1-r0 rsb_r3-r1-r3 bic_r1-r3-r0
cmp_r0_i mvn_eq_r1-r0 mov_r2-r1 and_r0-r1-r2 bic_r3-r1-r0	sub_r3-r2-r2
bfi_r0-r1_i_i bfi_r1-r1_i_i and_r1-r1-r0_lsr_i add_r2-r0-r1_lsl_i add_r2-r2-r2 sub_r1-r2_i	bfi_r0-r1_i_i and_r1-r1-r0_lsr_i add_r2-r0-r1_lsl_i add_r2-r2-r2 sub_r1-r2_i
orr_r0-r0-r1 bic_r0-r2-r0 bfi_r0-r0_i_i add_r2-r2-r2 orr_r0-r0-r2	orr_r0-r0-r1 bic_r0-r2-r0 bfi_r0-r0_i_i orr_r0-r0-r2_lsl_i
tst_r0_i mvn_ne_r0-r1 orr_r1-r2-r3 bic_r2-r3-r0 bic_r0-r2-r1	rsb_r0-r1-r1
tst_r0-r1 mvn_ne_r2-r1 bic_r3-r0-r2 bic_r1-r3-r2	tst_r0-r1 mvn_ne_r2-r1 bic_r1-r0-r2
bic_r0-r1-r2 mov_r1-r2 bic_r3-r1-r0 mvn_r1-r3	mvn_r1-r2
add_r0-r1-r0_lsl_i bfi_r2-r3_i_i bic_r3-r0-r3 bic_r3-r3-r2 mov_r0-r2 bic_r1-r3-r0	add_r0-r1-r0_lsl_i bfi_r2-r3_i_i bic_r3-r0-r3 bic_r1-r3-r2
tst_r0_i mvn_eq_r1-r0 mov_r2-r1 orr_r3-r2_i mov_r2-r1_lsr_i bic_r1-r2-r3	tst_r0_i mvn_ge_r1-r0 mov_r2-r1_lsr_i orr_r3-r1_i bic_r1-r2-r3
cmp_r0_i and_ls_r0-r1-r2_lsl_i and_hi_r0-r1-r3_lsl_i bfi_r2-r0_i_i	unk
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i rsb_r3-r0-r2_lsr_i	rsb_r3-r0_i
orr_r0-r1_i and_r2-r0-r1 orr_r1-r0-r2_ror_i and_r2-r1_i and_r0-r1_i bic_r1-r2-r0	and_r1-r1_i
sub_r0-r1_i eor_r1-r0_i and_r2-r2-r1 and_r0-r2_i and_r2-r1-r0	add_r1-r1_i and_r0-r2_i and_r2-r1-r0
bic_r0-r1-r0 mov_r1-r0 mov_r2-r1 mvn_r0-r2 orr_r3-r2-r0	unk
bic_r0-r1-r2 orr_r2-r0-r1 rsb_r3-r1-r2_lsr_i bfi_r0-r3_i_i rsb_r2-r0-r3_asr_i	bic_r0-r1-r2 rsb_r3-r1-r1_lsr_i bfi_r0-r3_i_i rsb_r2-r0-r3_asr_i
cmp_r0-r1 mvn_lt_r2-r0 mvn_ge_r2-r0 bfi_r0-r2_i_i bfi_r1-r0_i_i bfi_r3-r1_i_i	bfi_r3-r0_i_i
tst_r0-r1 mov_ne_r2-r0 bic_r0-r2-r3 bic_r0-r0-r2 orr_r3-r1-r0_asr_i mvn_r1-r3	mvn_r1-r1
bfi_r0-r0_i_i cmp_r1-r2 mov_cs_r3-r0 bic_r2-r0-r3 bic_r2-r2-r3	cmp_r1-r2 mov_cs_r3-r0 bic_r2-r0-r3
and_r0-r1_i and_r2-r3-r0 bic_r3-r3-r2 orr_r3-r3-r0_asr_i sub_r0-r3_i	and_r0-r1_i orr_r3-r3-r0_lsr_i bic_r3-r3-r0 sub_r0-r3_i
mvn_r0-r1 cmp_r0-r1 orr_ge_r2-r1-r3 sub_r3-r3-r2_lsr_i mov_r0-r3	mvn_r0-r1 cmp_r0-r1 orr_ge_r2-r1-r3 sub_ne_r0-r3-r2_lsr_i
sub_r0-r1_i bfi_r2-r0_i_i bfi_r1-r2_i_i sub_r3-r1-r2	bfi_r2-r1_i_i bfi_r1-r1_i_i sub_r3-r1-r2
cmp_r0_i orr_ls_r1-r0-r1_lsl_i and_r1-r1-r0_lsl_i and_r0-r2-r1_lsl_i mov_r3-r0	cmp_r0_i orr_ls_r1-r0-r1_lsl_i and_r1-r1-r0_lsl_i and_r3-r2-r1_lsl_i
mvn_r0-r1 eor_r2-r0-r2 eor_r0-r2_i sub_r1-r3-r2 bfi_r0-r0_i_i sub_r0-r0-r1	mvn_r0-r1 eor_r2-r0-r2 eor_r0-r2_i sub_r1-r3-r2 sub_r0-r0-r1
orr_r0-r1-r2_asr_i bfi_r0-r0_i_i sub_r1-r0-r1 rsb_r3-r1_i bfi_r2-r3_i_i	orr_r0-r1-r2_asr_i bic_r1-r0-r1 rsb_r3-r1_i bfi_r2-r3_i_i
eor_r0-r1-r2 orr_r1-r0-r1_ror_i mov_r3-r1 mov_r2-r3	eor_r0-r1-r2 orr_r2-r0-r1_ror_i
bfi_r0-r1_i_i mov_r2-r0_lsl_i bfi_r3-r2_i_i rsb_r1-r3_i	unk rsb_r1-r3_i
bfi_r0-r0_i_i bfi_r0-r0_i_i add_r1-r0_i eor_r2-r3_i rsb_r0-r2-r1_lsl_i add_r1-r0_i	bfi_r0-r0_i_i add_r1-r0_i eor_r2-r3_i rsb_r0-r2-r1_lsl_i add_r1-r0_i
tst_r0_i sub_eq_r1-r2_i bfi_r3-r1_i_i bfi_r2-r3_i_i	bfi_r2-r3_i_i
bfi_r0-r1_i_i bic_r1-r2-r0 bfi_r2-r1_i_i bfi_r2-r2_i_i bfi_r2-r2_i_i and_r0-r2_i	bic_r2-r2-r0 and_r1-r2_i add_r0-r1-r1_lsl_i
tst_r0_i mov_ne_r0-r1_lsl_i rsb_ne_r0-r0-r2 and_r3-r1-r0_ror_i	tst_r0_i sub_ne_r0-r2-r1_lsl_i and_r3-r1-r0_ror_i
orr_r0-r1_i bic_r1-r0-r2 eor_r0-r1_i mov_r3-r0 sub_r0-r3_i bfi_r0-r0_i_i	orr_r0-r1_i bic_r1-r0-r2 eor_r0-r1_i sub_r0-r0_i
and_r0-r1-r2_lsl_i bic_r0-r2-r0 bfi_r0-r0_i_i add_r3-r2_i bic_r0-r3-r0 bic_r0-r0-r1	add_r3-r2_i bic_r0-r3-r2 bic_r0-r0-r1
rsb_r0-r1-r0_asr_i bfi_r1-r0_i_i bfi_r2-r1_i_i mov_r1-r2_asr_i	rsb_r0-r1-r0_asr_i asr_r1-r2_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r1 bic_r1-r1-r2 bic_r1-r3-r1 add_r2-r1-r1	bic_r1-r3-r1 add_r2-r1-r1
bic_r0-r1-r0 mov_r2-r1 asr_r0-r0_i bic_r2-r0-r2	bic_r0-r1-r0 asr_r0-r0_i bic_r2-r0-r1
bic_r0-r1-r2 bic_r0-r0-r1 lsl_r0-r0_i bfi_r3-r0_i_i	lsl_r0-r3_i bfi_r3-r0_i_i
and_r0-r1-r0 rsb_r1-r0_i bic_r2-r3-r1 mov_r1-r2	and_r0-r1-r0 rsb_r1-r0_i bic_r1-r3-r1
ror_r0-r1_i bic_r2-r1-r0 mov_r3-r2_asr_i mov_r2-r3	ror_r0-r1_i bic_r2-r1-r0 asr_r2-r2_i
bic_r0-r1-r2 and_r3-r3-r0 mvn_r0-r2 bic_r3-r3-r0	eor_r3-r0-r0
mov_r0-r1 add_r0-r0-r2 add_r0-r0-r2_lsl_i mvn_r2-r0	add_r0-r1-r2 add_r0-r0-r2_lsl_i mvn_r2-r0
bfi_r0-r1_i_i lsl_r2-r0_i mov_r1-r0 eor_r3-r2-r1_ror_i	bfi_r0-r1_i_i lsl_r2-r0_i eor_r3-r2-r0_ror_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i bfi_r0-r2_i_i eor_r1-r3-r0_asr_i	mvn_r2_i tst_r0-r1 mov_eq_r2_i eor_r1-r3-r0_asr_i
tst_r0-r1 mvn_ne_r1-r2 add_ne_r1-r3-r2 and_r0-r1_i add_r3-r0-r0 rsb_r0-r0-r3_lsr_i	tst_r0-r1 add_ne_r1-r3-r2 and_r0-r1_i and_r3-r0-r0 rsb_r0-r0-r3_lsr_i
bfi_r0-r1_i_i mov_r1-r0 bfi_r2-r1_i_i mvn_r1-r2	bfi_r2-r1_i_i mvn_r1-r2
bfi_r0-r1_i_i bfi_r2-r2_i_i eor_r2-r3-r2_lsl_i bic_r3-r2-r0	eor_r2-r3-r2_lsl_i bfi_r0-r1_i_i bic_r3-r2-r0
sub_r0-r0-r1_asr_i bfi_r1-r0_i_i mvn_r2-r1 and_r2-r2-r0	sub_r0-r0-r1_asr_i bfi_r1-r0_i_i bic_r2-r0-r1
and_r0-r1-r2 add_r3-r0_i and_r2-r3-r1_lsl_i bfi_r0-r2_i_i	unk and_r0-r2-r1
ror_r0-r1_i bfi_r0-r0_i_i sub_r2-r0_i bfi_r1-r2_i_i	ror_r0-r1_i sub_r2-r0_i bfi_r1-r2_i_i
sub_r0-r1-r2 orr_r3-r0-r1 mov_r2-r3 bic_r1-r3-r2	sub_r1-r2-r2
cmp_r0-r1 mvn_lt_r2-r1 mvn_ge_r2-r1 mvn_r3-r2 sub_r0-r2-r3	mvn_r2-r1 mvn_r3-r2 sub_r0-r2-r3
cmp_r0-r1 mvn_lt_r1-r0 and_r0-r1_i bic_r0-r0-r1	and_r0-r1_i
cmp_r0-r1 mov_ls_r2-r0_ror_i bic_r1-r2-r3 bic_r1-r1-r2 rsb_r2-r1_i	mov_r2_i
cmp_r0-r1 mov_cs_r0_i bfi_r0-r0_i_i bfi_r2-r0_i_i	cmp_r0-r1 mov_cs_r0_i bfi_r2-r0_i_i
asr_r0-r0-r1 eor_r2-r1-r0_lsl_i bfi_r1-r2_i_i mvn_r0-r1	mvn_r0-r1
tst_r0_i mvn_eq_r1-r2 mov_r2-r1 bfi_r3-r2_i_i	tst_r0_i mvn_eq_r1-r2 bfi_r3-r1_i_i
tst_r0-r1 mov_ne_r2_i add_r3-r2-r1_lsl_i mvn_r1-r3 mvn_r3-r1	tst_r0-r1 mov_ne_r2_i add_r3-r2-r1_lsl_i
tst_r0_i rsb_eq_r1-r2_i mov_r2-r1 eor_r1-r2_i mvn_r0-r1	tst_r0_i rsb_ge_r1-r2_i eor_r1-r1_i mvn_r0-r1
mvn_r0-r1 mvn_r2-r1 and_r3-r0-r3 lsr_r0-r3-r2	mvn_r2-r1 and_r3-r2-r3 lsr_r0-r3-r2
mov_r0-r1 and_r1-r0_i mov_r0-r1 ror_r0-r0-r1	and_r1-r1_i ror_r0-r1-r1
sub_r0-r1-r2 and_r2-r0_i bfi_r1-r2_i_i bfi_r3-r1_i_i	sub_r0-r1-r2 bfi_r1-r0_i_i bfi_r3-r1_i_i
mov_r0-r1 eor_r0-r2-r0_ror_i bfi_r1-r3_i_i eor_r3-r0-r1	eor_r0-r2-r1_ror_i bfi_r1-r3_i_i eor_r3-r0-r1
lsr_r0-r0-r0 mov_r1-r0 mvn_r2-r1 eor_r1-r1-r2	mvn_r1_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 sub_r2-r3_i eor_r3-r0-r2	mvn_r0-r1 sub_r2-r3_i eor_r3-r0-r2
ror_r0-r1_i orr_r2-r2-r0_asr_i mov_r3-r2 asr_r2-r3-r3	ror_r0-r1_i orr_r2-r2-r0_asr_i asr_r2-r2-r2
ror_r0-r0_i sub_r1-r2-r3 bic_r3-r1-r0 bic_r1-r3-r0	ror_r0-r0_i sub_r1-r2-r3 bic_r1-r1-r0
and_r0-r1-r2_lsr_i add_r3-r1-r0 sub_r1-r0-r3	add_r3-r1-r0 sub_r1-r0-r3
add_r0-r0-r0 rsb_r0-r0-r1 eor_r2-r1-r0 bic_r2-r2-r1	add_r0-r0-r0 rsb_r0-r0-r1 bic_r2-r0-r1
mvn_r0-r1 sub_r2-r1-r0 eor_r2-r2-r0 bfi_r0-r2_i_i	mvn_r0-r1 sub_r2-r0_i bfi_r0-r2_i_i
mvn_r0-r1 orr_r1-r1-r0 eor_r1-r1-r2 sub_r3-r2-r1_lsl_i	mvn_r1-r2 sub_r3-r2-r1_lsl_i
sub_r0-r1-r2 asr_r0-r0-r1 bfi_r3-r0_i_i bfi_r3-r3_i_i	sub_r0-r1-r2 asr_r0-r0-r1 bfi_r3-r3_i_i
asr_r0-r1-r2 mvn_r3-r0 lsl_r2-r0_i bic_r2-r2-r3	asr_r3-r1-r2 and_r2-r3-r3_lsl_i
tst_r0_i mov_ne_r1_i bic_r1-r1-r2 and_r3-r1-r2	mov_r3_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 and_r2-r3-r0	bic_r2-r3-r1
bfi_r0-r1_i_i asr_r2-r0_i sub_r3-r2_i add_r1-r3-r2_lsl_i	asr_r2-r0_i sub_r3-r2_i add_r1-r3-r2_lsl_i
rsb_r0-r1_i mvn_r2-r0 mov_r1-r2_asr_i mvn_r2-r1	rsb_r0-r1_i mvn_r1-r0_asr_i mvn_r2-r1
bfi_r0-r0_i_i mvn_r1-r2 bfi_r3-r1_i_i asr_r1-r0-r3	mvn_r1-r2 bfi_r3-r1_i_i asr_r1-r0-r3
bic_r0-r1-r2 orr_r3-r0-r2_lsl_i bfi_r3-r3_i_i bfi_r2-r3_i_i	bic_r0-r1-r2 orr_r3-r0-r2_lsl_i bfi_r2-r3_i_i
tst_r0_i and_ne_r1-r2-r3 mov_r2-r1 sub_r2-r1-r2_ror_i	tst_r0_i and_ne_r1-r2-r3 sub_r2-r1-r1_ror_i
eor_r0-r0-r1 eor_r1-r0_i and_r1-r1-r2 mov_r3-r1	eor_r0-r0-r1 eor_r1-r0_i and_r3-r1-r2
and_r0-r1-r0 bic_r1-r0-r1 bfi_r2-r1_i_i	bic_r1-r0-r0 bfi_r2-r1_i_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 and_r0-r0_i rsb_r1-r0_i	mvn_r0-r1 and_r0-r0_i rsb_r1-r0_i
ror_r0-r1_i add_r2-r3-r0 asr_r0-r2-r3 add_r1-r0_i	add_r2-r3-r1_ror_i asr_r0-r2-r3 add_r1-r0_i
bic_r0-r1-r2 orr_r2-r2-r0_lsr_i add_r3-r2-r1 mov_r0-r3	bic_r0-r1-r2 orr_r2-r2-r0_lsr_i add_r0-r1-r2
bic_r0-r0-r1 sub_r2-r0-r1_lsl_i orr_r3-r2-r3_asr_i orr_r3-r2-r3	bic_r0-r0-r1 sub_r2-r0-r1_lsl_i orr_r3-r2-r3_asr_i
tst_r0_i mov_eq_r1-r0 bfi_r2-r1_i_i mvn_r3-r2 mvn_r2-r3	tst_r0_i mov_eq_r1-r0 bfi_r2-r1_i_i
bfi_r0-r1_i_i ror_r2-r0-r0 mvn_r3-r2 bic_r1-r2-r3	bfi_r0-r1_i_i ror_r2-r0-r0 orr_r1-r2-r2
sub_r0-r1-r0 add_r0-r0-r0 and_r0-r0_i bfi_r2-r0_i_i	add_r0-r0-r0 and_r0-r0_i bfi_r2-r0_i_i
mvn_r0-r1 mvn_r1-r0 mov_r2-r0 orr_r0-r2-r1	mvn_r0_i
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 lsr_r0-r1-r3 and_r2-r0-r2	mvn_r1-r2 lsr_r0-r1-r3 and_r2-r0-r2
rsb_r0-r1_i mvn_r1-r0 orr_r2-r1-r0_lsl_i mvn_r0-r2	rsb_r0-r1_i bic_r0-r0-r0_lsl_i
bic_r0-r1-r2 lsr_r2-r0_i orr_r0-r2-r0 asr_r3-r0_i	bic_r0-r1-r2 orr_r0-r0-r0_lsr_i asr_r3-r0_i
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r2 and_r1-r0-r1	bic_r1-r1-r2
eor_r0-r1-r2 add_r2-r0-r3 mvn_r1-r2 mvn_r0-r1	eor_r0-r1-r2 add_r0-r0-r3
eor_r0-r1_i bic_r2-r2-r0 mov_r3-r2 orr_r0-r3-r1	bic_r0-r2_i orr_r0-r0-r1
mov_r0-r1 bic_r2-r1-r3 mvn_r1-r2 eor_r0-r0-r1	unk eor_r0-r0-r1
tst_r0_i mvn_ne_r0-r1 mov_r2-r0 mvn_r0-r2	tst_r0_i mvn_ne_r0-r1 mvn_r0-r0
mvn_r0-r1 mov_r2-r0_lsr_i mov_r0-r2 rsb_r1-r2-r0	sub_r1-r2-r2
and_r0-r1-r2_ror_i rsb_r1-r0_i mov_r2-r1 add_r0-r2-r3_lsl_i	and_r0-r1-r2_ror_i rsb_r1-r0_i add_r0-r1-r3_lsl_i
eor_r0-r1_i ror_r1-r1-r1 bic_r2-r1-r0 bic_r3-r2-r1	rsb_r3-r2-r2
eor_r0-r1-r2_lsl_i mov_r2-r3_ror_i add_r3-r2-r0 and_r1-r0-r3	eor_r0-r1-r2_lsl_i add_r3-r0-r3_ror_i and_r1-r0-r3
bic_r0-r1-r2 mov_r2-r0 bic_r3-r2-r0 and_r2-r3_i	and_r2-r0_i
mov_r0-r1 eor_r1-r0_i bic_r0-r1-r2 and_r1-r1-r0	eor_r1-r1_i bic_r1-r1-r2_ror_i
cmp_r0-r1 orr_hi_r2-r2_i mvn_cs_r2-r0 bfi_r3-r2_i_i	cmp_r0-r1 mvn_cs_r2-r0 bfi_r3-r2_i_i
lsl_r0-r0-r0 asr_r1-r0-r0 mov_r0-r2 bic_r2-r0-r1	lsl_r0-r0-r0 asr_r1-r0-r0 bic_r2-r2-r1
mov_r0-r1 and_r2-r0-r1_lsr_i and_r2-r3-r2_ror_i	and_r2-r1-r1_lsr_i and_r2-r3-r2_ror_i
and_r0-r1_i bfi_r0-r0_i_i mvn_r2-r0 eor_r3-r0-r2	mvn_r3_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 bfi_r3-r0_i_i eor_r3-r3_i	mvn_r0-r2 bfi_r3-r0_i_i eor_r3-r3_i
rsb_r0-r1_i bfi_r2-r0_i_i and_r1-r2_i lsr_r2-r1_i	and_r1-r2_i lsr_r2-r1_i
ror_r0-r1_i bfi_r1-r0_i_i bic_r2-r1-r0 bfi_r2-r2_i_i	ror_r0-r1_i bfi_r1-r0_i_i bic_r2-r1-r0
tst_r0-r1 mvn_eq_r2-r1 and_r0-r2_i bfi_r3-r0_i_i	unk
tst_r0_i mvn_eq_r0-r1 orr_eq_r0-r0-r1 mov_r2-r0_lsl_i bfi_r0-r2_i_i	tst_r0_i mvn_eq_r0_i mov_r2-r0_lsl_i bfi_r0-r2_i_i
orr_r0-r1-r2_asr_i and_r0-r0-r3_ror_i mvn_r3-r0 eor_r2-r0-r3	unk
bic_r0-r1-r2 add_r0-r0_i rsb_r0-r0_i sub_r0-r0_i	unk
lsr_r0-r1-r2 bic_r2-r3-r0 mov_r0-r2 mvn_r3-r0	lsr_r0-r1-r2 unk
mov_r0-r1 mov_r2-r0_ror_i eor_r1-r0-r2 eor_r0-r1-r0	mov_r0-r1 mov_r2-r0_ror_i orr_r0-r2-r2
lsl_r0-r1-r0 bic_r1-r2-r0 add_r2-r0-r0 add_r1-r1-r2	lsl_r0-r1-r0 orr_r1-r0-r2 add_r1-r0-r1
tst_r0-r1 mvn_ne_r1-r2 mvn_r2-r1 and_r1-r2-r3_lsl_i	tst_r0-r1 mvn_ge_r2-r1 and_r1-r2-r3_lsl_i
eor_r0-r1-r2 eor_r2-r1_i bic_r3-r2-r0 mov_r1-r3	eor_r0-r1-r2 eor_r3-r2_i bic_r1-r3-r0
mov_r0-r1 lsr_r2-r0-r3 lsr_r1-r0-r2 add_r1-r1-r3_ror_i	lsr_r2-r1-r3 lsr_r1-r1-r2 add_r1-r1-r3_ror_i
orr_r0-r1-r2_asr_i bic_r0-r1-r0 mvn_r2-r0 bic_r1-r1-r2	sub_r1-r2-r2
lsr_r0-r1_i mov_r2-r0 eor_r3-r1-r2_ror_i rsb_r0-r1-r3	lsr_r0-r1_i eor_r3-r1-r0_ror_i rsb_r0-r1-r3
and_r0-r1-r2 ror_r0-r0-r3 mov_r3-r0 sub_r1-r3-r1_ror_i	and_r0-r1-r2 ror_r0-r0-r3 sub_r1-r0-r1_ror_i
sub_r0-r1-r0_lsr_i mov_r1-r0 sub_r1-r1_i rsb_r1-r0-r1	sub_r1-r0_i rsb_r1-r0-r1
mov_r0-r1 lsr_r2-r3-r2 sub_r3-r1-r0 rsb_r1-r3-r2	lsr_r1-r3-r2
rsb_r0-r0-r1 bfi_r2-r0_i_i bfi_r3-r2_i_i bfi_r2-r3_i_i	rsb_r0-r0-r1 bfi_r2-r0_i_i bfi_r2-r0_i_i
bfi_r0-r0_i_i orr_r1-r1_i and_r0-r1-r0 bfi_r2-r0_i_i	and_r0-r1-r0 bfi_r0-r0_i_i bfi_r2-r0_i_i
rsb_r0-r1_i and_r2-r1-r0_lsl_i eor_r0-r2_i bfi_r1-r0_i_i	add_r2-r1-r1 unk
lsl_r0-r1_i bic_r1-r0-r2 bic_r0-r2-r1 orr_r3-r0-r1	lsl_r0-r1_i orr_r3-r0-r2
cmp_r0-r1 rsb_ne_r0-r2-r3_asr_i rsb_eq_r0-r2-r1 and_r3-r0-r2 mov_r2-r3 and_r0-r0-r2	cmp_r0-r1 rsb_ne_r0-r2-r3_asr_i rsb_eq_r0-r2-r1 and_r3-r0-r2 and_r0-r0-r2
bic_r0-r1-r0 bic_r1-r0-r2 bic_r1-r2-r1 add_r2-r1_i	add_r2-r2_i
sub_r0-r1_i eor_r2-r1-r2 and_r1-r2-r0 bic_r3-r1-r2	sub_r3-r2-r2
mov_r0-r1 mvn_r2-r0 lsr_r3-r2-r0 lsl_r3-r3_i	mvn_r2-r1 lsr_r3-r2-r1 lsl_r3-r3_i
bic_r0-r1-r2 bic_r0-r3-r0 bfi_r0-r0_i_i and_r1-r0_i	bic_r0-r1-r2 bic_r0-r3-r0 and_r1-r0_i
cmp_r0-r1 mvn_ls_r0-r1 mvn_hi_r0-r1 lsl_r0-r0_i	mvn_r0-r1 lsl_r0-r0_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i bfi_r3-r2_i_i	unk
bfi_r0-r0_i_i add_r1-r1-r0 mov_r0-r1 rsb_r0-r2-r0	bfi_r0-r0_i_i add_r1-r1-r0 rsb_r0-r2-r1
cmp_r0-r1 orr_ls_r1-r2_i orr_hi_r1-r0-r3_lsr_i and_r3-r1-r2_asr_i and_r2-r3-r0_asr_i bic_r3-r2-r3	bic_r3-r3-r3
tst_r0-r1 add_eq_r1-r1-r2_asr_i mvn_eq_r1-r2 orr_r3-r1-r2 bic_r3-r2-r3	rsb_r3-r3-r3
bfi_r0-r0_i_i bfi_r1-r0_i_i rsb_r1-r2-r1_asr_i add_r3-r2-r1_lsr_i	rsb_r1-r2-r1_asr_i add_r3-r2-r1_lsr_i
mov_r0-r1_lsl_i mvn_r2-r3 eor_r1-r0-r3 bic_r3-r2-r1	unk eor_r3-r0-r3
tst_r0_i mvn_ne_r1-r2 sub_ne_r1-r2_i bic_r1-r0-r1	tst_r0_i sub_ne_r1-r2_i bic_r1-r0-r1
rsb_r0-r1-r0 bfi_r2-r2_i_i bic_r3-r2-r0 bic_r1-r2-r3	bfi_r2-r2_i_i sub_r3-r0-r1 and_r1-r2-r3
cmp_r0-r1 mov_hi_r2-r3 mov_r3-r0 bic_r3-r2-r3	cmp_r0-r1 mov_hi_r2-r3 bic_r3-r2-r0
eor_r0-r1_i bic_r2-r0-r1 and_r0-r3_i bic_r2-r2-r0	eor_r0-r1_i bic_r2-r0-r1 bic_r2-r2-r3
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 sub_r3-r2_i lsl_r2-r0-r3 bfi_r1-r2_i_i	mvn_r0-r2 sub_r3-r2_i lsl_r2-r0-r3 bfi_r1-r2_i_i
cmp_r0_i sub_ls_r1-r2-r1_lsr_i rsb_r2-r1-r2_asr_i mov_r0-r2 add_r3-r3-r0	cmp_r0_i sub_ls_r1-r2-r1_lsr_i rsb_r2-r1-r2_asr_i add_r3-r3-r2
bic_r0-r1-r0 lsr_r2-r0-r2 eor_r3-r2_i mov_r0-r3	bic_r0-r1-r0 lsr_r2-r0-r2 eor_r0-r2_i
tst_r0_i eor_ne_r0-r1-r0 bic_r0-r0-r1 asr_r0-r0_i	bic_r0-r0-r1 asr_r0-r0_i
cmp_r0-r1 sub_cc_r0-r0_i mov_r2-r0 orr_r2-r0-r2	cmp_r0-r1 sub_cc_r0-r0_i mov_r2-r0
sub_r0-r1-r2 and_r3-r0-r3_lsl_i mov_r0-r3 orr_r3-r0_i	sub_r0-r1-r2 and_r3-r0-r3_lsl_i orr_r3-r3_i
mov_r0-r1 orr_r1-r0_i bic_r0-r2-r1 add_r3-r0-r3	orr_r1-r1_i bic_r0-r2-r1 add_r3-r0-r3
tst_r0-r1 eor_eq_r2-r1_i sub_r0-r2-r3_lsl_i and_r1-r0_i bfi_r3-r1_i_i	and_r1-r0_i bfi_r3-r1_i_i
mvn_r0-r1 ror_r2-r0_i eor_r0-r2-r0_ror_i ror_r2-r0_i	ror_r2-r1_i eor_r0-r2-r1_ror_i ror_r2-r0_i
orr_r0-r1-r0 bic_r1-r1-r0 bic_r2-r2-r1 bfi_r3-r2_i_i	bfi_r3-r2_i_i and_r3-r3-r3
mov_r0-r1 ror_r1-r0_i mvn_r2-r1 add_r0-r2-r0_asr_i	mov_r0-r1 mvn_r0-r1_ror_i add_r0-r0-r1_asr_i
bfi_r0-r1_i_i bic_r0-r0-r2 mov_r1-r0 add_r0-r1-r0	bfi_r0-r1_i_i bic_r0-r0-r2 add_r0-r0-r0
tst_r0-r1 mov_eq_r2_i orr_eq_r2-r3_i and_r2-r2-r3	tst_r0-r1 mvn_eq_r2_i and_r2-r2-r3
tst_r0-r1 add_ne_r1-r0_i add_eq_r1-r0-r2_asr_i mov_r0-r1 mov_r2-r0	tst_r0-r1 add_ne_r1-r0_i add_ls_r1-r0-r2_asr_i mov_r2-r1
tst_r0_i eor_ne_r1-r2-r0_ror_i bfi_r2-r3_i_i and_r3-r1_i sub_r0-r3-r2_asr_i	tst_r0_i eor_ne_r1-r2-r0_ror_i and_r3-r1_i sub_r0-r3-r2_asr_i
mvn_r0-r1 rsb_r2-r1-r0_lsr_i eor_r1-r2_i bic_r0-r2-r1	mvn_r0-r1 rsb_r2-r1-r0_lsr_i and_r0-r2_i
cmp_r0_i mvn_lt_r0-r1 mov_r2-r0 eor_r1-r0-r2_asr_i sub_r1-r0-r1	cmp_r0_i mvn_lt_r0-r1 eor_r1-r0-r0_asr_i sub_r1-r0-r1
mov_r0-r1 bic_r1-r0-r2 eor_r0-r0-r1 mvn_r3-r0	mov_r0-r1 bic_r1-r0-r2 unk
tst_r0-r1 and_eq_r0-r2_i eor_eq_r0-r1-r2 and_r0-r0-r3 bfi_r2-r0_i_i	tst_r0-r1 eor_eq_r0-r1-r2 and_r0-r0-r3 bfi_r2-r0_i_i
eor_r0-r1-r2 bic_r3-r1-r2 bfi_r1-r0_i_i and_r1-r1-r3	bic_r1-r1-r2
and_r0-r1-r2_asr_i and_r0-r1-r0 eor_r0-r0_i mov_r2-r0_lsr_i	and_r0-r1-r2_asr_i mov_r2-r0_lsr_i
orr_r0-r1_i add_r2-r0-r0 mvn_r0-r2 bfi_r3-r0_i_i	orr_r0-r3_i bfi_r3-r0_i_i
tst_r0-r1 mov_ne_r2-r0_lsr_i mov_eq_r2-r1 bfi_r0-r1_i_i bfi_r3-r0_i_i bic_r0-r3-r2	tst_r0-r1 mov_ne_r2-r0_lsr_i mov_eq_r2-r1 bfi_r3-r0_i_i bic_r0-r3-r2
tst_r0-r1 mvn_ne_r2-r0 add_ne_r2-r3-r1_ror_i orr_r0-r2_i	tst_r0-r1 add_ne_r2-r3-r1_ror_i orr_r0-r2_i
bfi_r0-r1_i_i bfi_r1-r0_i_i add_r2-r3-r1_lsl_i orr_r0-r2-r3	bfi_r1-r0_i_i add_r2-r3-r1_lsl_i orr_r0-r2-r3
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r2 mov_r1-r0_lsl_i bic_r0-r3-r1 bfi_r3-r0_i_i	tst_r0-r1 mvn_ne_r0-r1 mov_r1-r0_lsl_i bic_r0-r3-r1 bfi_r3-r0_i_i
cmp_r0-r1 mvn_ge_r0-r2 orr_r2-r3_i bic_r2-r2-r0 bic_r1-r2-r0	cmp_r0-r1 mvn_ge_r0-r2 orr_r2-r3_i bic_r1-r2-r0
mvn_r0-r1 eor_r2-r0-r1 rsb_r3-r2-r0 asr_r2-r1-r3	sub_r2-r1-r1_lsl_i asr_r2-r1-r2
mov_r0-r1 orr_r2-r0-r3_lsl_i bic_r2-r1-r2 bic_r0-r1-r2	mov_r0-r1
bfi_r0-r1_i_i bic_r2-r0-r1 mov_r0-r2 eor_r3-r2-r0	eor_r3-r0-r0
rsb_r0-r1-r0 and_r2-r1-r0_lsl_i asr_r3-r1-r2 sub_r0-r3-r1_lsr_i	bic_r0-r1-r1 ror_r3-r1-r0 sub_r0-r3-r1_lsr_i
tst_r0-r1 mov_ne_r0_i mov_eq_r0-r2_lsr_i bfi_r3-r3_i_i sub_r3-r0-r3	tst_r0-r1 mov_ne_r0_i mov_cs_r0-r2_lsr_i sub_r3-r0-r3
orr_r0-r1-r2_lsl_i orr_r3-r3-r0 bfi_r2-r3_i_i bfi_r0-r2_i_i	orr_r0-r1-r2_lsl_i eor_r2-r2-r2_lsl_i bfi_r0-r2_i_i
eor_r0-r1-r0 mvn_r2-r0 orr_r1-r2-r0 asr_r2-r1_i	mvn_r2_i
bic_r0-r1-r2 mov_r3-r1 mvn_r2-r0 sub_r2-r2-r3	unk sub_r2-r2-r1
add_r0-r1-r2_lsr_i lsr_r2-r2-r1 mvn_r3-r0 and_r1-r3-r2	add_r0-r1-r2_lsr_i lsr_r2-r2-r1 bic_r1-r2-r0
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i add_r0-r3_i eor_r2-r2_i and_r3-r2-r0	mov_r2_i add_r0-r3_i and_r3-r0_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i mov_r0-r2_lsr_i asr_r1-r2-r0 add_r3-r1_i	mov_r2_i sub_r3-r2-r2_asr_i add_r3-r2-r3_asr_i
cmp_r0-r1 mov_hi_r2_i mov_r3-r2_ror_i lsr_r1-r3_i mov_r0-r1	cmp_r0-r1 mov_hi_r2_i mov_r3-r2_ror_i lsr_r0-r3_i
bfi_r0-r1_i_i bic_r2-r3-r1 and_r0-r2-r0_ror_i rsb_r0-r0_i	bic_r2-r3_i bic_r2-r2-r1 and_r0-r2-r0_ror_i rsb_r0-r0_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 mov_r0-r1_asr_i	mvn_r0-r2_asr_i
add_r0-r1-r1 mvn_r1-r0 mov_r2-r1 add_r0-r2-r2_lsl_i	mvn_r2-r1_lsl_i add_r0-r2-r2_lsl_i
mvn_r0-r1 bfi_r0-r0_i_i bic_r2-r0-r2 mov_r1-r2	mvn_r0-r1 bic_r1-r0-r2
ror_r0-r1_i sub_r2-r0-r2_lsr_i asr_r3-r2-r0 mov_r0-r3	ror_r0-r1_i sub_r2-r0-r2_lsr_i asr_r0-r2-r0
bic_r0-r0-r1 sub_r0-r2-r0_lsr_i sub_r3-r0-r3 bfi_r0-r3_i_i	bic_r0-r0-r1 sub_r0-r2-r0_lsr_i and_r4-r3_i eor_r0-r0-r4
tst_r0-r1 orr_ne_r0-r2-r3 orr_eq_r0-r3-r2 rsb_r2-r1-r0	mov_r1-r1 orr_eq_r0-r3-r2 rsb_r2-r1-r0
mov_r0-r1_asr_i add_r1-r2_i add_r2-r0-r1 bfi_r3-r2_i_i	mov_r0-r1_asr_i add_r2-r0-r2 bfi_r3-r2_i_i
sub_r0-r0-r1 bic_r2-r1-r0 orr_r2-r2-r1 bfi_r0-r2_i_i	sub_r0-r0-r1 bfi_r0-r1_i_i
bfi_r0-r1_i_i orr_r1-r1-r0_asr_i bic_r1-r2-r1 add_r1-r1_i	orr_r1-r1-r0_asr_i bic_r1-r2-r1 add_r1-r1_i
bic_r0-r1-r2 sub_r3-r2_i mov_r2-r3 rsb_r1-r0-r2	bic_r0-r1-r2 sub_r3-r2_i rsb_r1-r0-r3
ror_r0-r1_i rsb_r2-r2-r0 sub_r1-r2_i and_r2-r1_i	rsb_r2-r2-r1_ror_i sub_r1-r2_i and_r2-r1_i
tst_r0-r1 rsb_ne_r1-r0-r1 rsb_eq_r1-r0-r2 bfi_r1-r1_i_i	tst_r0-r1 rsb_ne_r1-r0-r1 rsb_eq_r1-r0-r2
mvn_r0-r1 mvn_r1-r0 orr_r0-r1_i lsr_r2-r0_i	lsr_r2-r1_i
bfi_r0-r1_i_i bic_r1-r0-r1 orr_r0-r1-r2_lsr_i bic_r1-r1-r0	bic_r1-r1-r1
cmp_r0-r1 mov_lt_r2-r0_asr_i rsb_eq_r2-r2-r3 bic_r3-r2-r0 bic_r2-r0-r3	and_r2-r0-r0
add_r0-r1_i mvn_r2-r0 bfi_r0-r2_i_i mvn_r1-r0	add_r2-r1_i mvn_r1-r2 bfi_r1-r2_i_i
tst_r0-r1 mvn_ne_r2-r3 mvn_r3-r2 eor_r1-r3_i	tst_r0-r1 mvn_ge_r3-r2 eor_r1-r3_i
eor_r0-r1-r0 bic_r2-r0-r1 and_r2-r2-r1_ror_i add_r1-r2_i	bic_r2-r0-r1 and_r2-r2-r1_ror_i add_r1-r2_i
bic_r0-r1-r0 eor_r2-r1_i mvn_r3-r0 orr_r3-r3-r2	bic_r0-r1-r0 eor_r2-r1_i unk
orr_r0-r0_i sub_r1-r0-r2_ror_i bic_r2-r0-r1 mov_r1-r2	orr_r0-r0_i sub_r1-r0-r2_ror_i bic_r1-r0-r1
mov_r0-r1 ror_r2-r0_i mov_r3-r2 ror_r0-r3_i	ror_r2-r1_i ror_r0-r2_i
tst_r0-r1 mvn_ne_r2-r0 mvn_ne_r2-r0 and_r0-r1-r2 sub_r3-r1-r0 rsb_r3-r3_i	tst_r0-r1 mvn_ne_r2-r0 and_r0-r1-r2 sub_r3-r1-r0 rsb_r3-r3_i
sub_r0-r1_i lsl_r2-r2-r0 rsb_r0-r0-r1 rsb_r3-r2-r0	sub_r0-r1_i lsl_r2-r2-r0 rsb_r3-r2_i
mov_r0-r1 add_r0-r0-r2 rsb_r3-r1-r2_ror_i bic_r2-r0-r3	rsb_r3-r1-r2_ror_i add_r0-r1-r2 bic_r2-r0-r3
bfi_r0-r1_i_i and_r0-r0-r2 mov_r2-r3 orr_r1-r0-r2	bfi_r0-r1_i_i and_r0-r2-r0 orr_r1-r3-r0
bic_r0-r1-r2 mvn_r2-r3 orr_r1-r0_i bic_r1-r1-r2	bic_r1-r1-r2 orr_r0-r1_i and_r1-r3-r0
orr_r0-r1-r0 bic_r1-r0-r1 mov_r2-r1_asr_i mov_r3-r2	bic_r1-r0-r1 mov_r2-r1_asr_i mov_r3-r2
bic_r0-r1-r2 orr_r2-r0-r3_lsl_i add_r1-r2-r2_ror_i mov_r2-r1	bic_r0-r1-r2 orr_r2-r0-r3_lsl_i add_r2-r2-r2_ror_i
bic_r0-r1-r2 eor_r3-r0_i mov_r2-r3 bfi_r3-r2_i_i	bic_r0-r1-r2 eor_r3-r0_i
bfi_r0-r0_i_i mov_r1-r2_lsr_i eor_r3-r0-r1 asr_r1-r3_i	mov_r1-r2_lsr_i eor_r3-r0-r1 asr_r1-r3_i
orr_r0-r1_i orr_r2-r1_i and_r3-r0-r2 and_r0-r1-r3_asr_i	eor_r3-r1_i and_r0-r1-r3_asr_i
bic_r0-r0-r1 sub_r2-r0_i bfi_r2-r2_i_i add_r0-r2-r3	bic_r0-r0-r1 sub_r2-r0_i add_r0-r2-r3
bfi_r0-r0_i_i bic_r1-r0-r2 asr_r2-r1_i sub_r3-r2-r3_ror_i	bic_r1-r0-r2 asr_r2-r1_i sub_r3-r2-r3_ror_i
add_r0-r0_i orr_r0-r0-r1 mvn_r2-r0 orr_r0-r2-r3	add_r0-r0_i orr_r0-r0-r1 unk
sub_r0-r1-r0_ror_i rsb_r2-r3-r2 mvn_r3-r0 bic_r3-r2-r3	sub_r0-r1-r0_ror_i rsb_r2-r3-r2 and_r3-r0-r2
sub_r0-r1_i asr_r0-r0_i eor_r0-r2-r0_lsl_i bfi_r0-r0_i_i	sub_r0-r1_i asr_r0-r0_i lsl_r3-r0_i eor_r0-r2-r3
eor_r0-r1-r2_lsl_i and_r1-r0-r3 mov_r0-r1 mov_r1-r0_ror_i	eor_r0-r1-r2_lsl_i and_r1-r0-r3 mov_r1-r1_ror_i
tst_r0-r1 eor_ne_r0-r1-r0 mov_r1-r0 orr_r2-r0-r1	tst_r0-r1 eor_ne_r0-r1-r0 and_r2-r0-r0
eor_r0-r1_i add_r1-r0_i lsl_r0-r0_i bic_r2-r1-r0	eor_r0-r1_i add_r1-r0_i bic_r2-r1-r0_lsl_i
mov_r0-r1 bic_r0-r2-r0 bic_r2-r1-r2 orr_r3-r2-r0	mov_r0-r1 eor_r3-r0-r2
and_r0-r0-r1 mvn_r2-r0 mvn_r1-r2 mvn_r0-r1	and_r0-r0-r1 mvn_r0-r0
eor_r0-r1-r0 rsb_r2-r0_i add_r1-r2_i rsb_r0-r2-r1	mov_r0_i
eor_r0-r1-r2_lsl_i sub_r2-r1-r3_asr_i bfi_r2-r2_i_i bic_r0-r2-r0	eor_r0-r1-r2_lsl_i sub_r2-r1-r3_asr_i bic_r0-r2-r0
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 orr_r2-r2-r0_asr_i orr_r3-r2-r1 rsb_r1-r1-r3	mov_r1-r1 mvn_eq_r0-r1 orr_r2-r2-r0_asr_i orr_r3-r2-r1 rsb_r1-r1-r3
cmp_r0_i orr_cs_r1-r1-r0_ror_i eor_r0-r2-r1 bfi_r1-r1_i_i bic_r2-r0-r1	orr_r1-r1-r0_ror_i eor_r0-r2-r1 bfi_r1-r1_i_i bic_r2-r0-r1
asr_r0-r1-r1 asr_r2-r0_i lsr_r3-r2_i orr_r2-r2-r3	asr_r0-r1-r1 asr_r2-r0_i orr_r2-r2-r2_asr_i
orr_r0-r1-r2 orr_r3-r0_i mov_r2-r3 eor_r3-r2-r3_ror_i	orr_r0-r1-r2 orr_r3-r0_i eor_r3-r3-r3_ror_i
add_r0-r1-r2 rsb_r1-r1_i rsb_r0-r1-r0_lsl_i bfi_r2-r0_i_i	bfi_r2-r1_i_i
bic_r0-r0-r1 bic_r0-r0-r1 sub_r2-r1-r0 bic_r1-r1-r2	bic_r0-r0-r1 sub_r2-r1-r0 bic_r1-r1-r2
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 orr_r3-r1-r2_asr_i	orr_r3-r2-r2_asr_i
mov_r0-r1 bic_r2-r2-r0 asr_r3-r3-r2 bic_r2-r0-r3	bic_r2-r2-r1 asr_r3-r3-r2 bic_r2-r1-r3
orr_r0-r1-r2_asr_i orr_r1-r3-r0 mov_r3-r1 and_r2-r3_i	orr_r0-r1-r2_asr_i orr_r1-r3-r0 and_r2-r1_i
rsb_r0-r1_i mov_r1-r0 mvn_r2-r1	rsb_r0-r1_i mvn_r2-r0
mov_r0-r1 sub_r0-r2-r0 mov_r3-r1 rsb_r3-r0-r3	rsb_r3-r2-r1_lsl_i
mov_r0-r1 orr_r2-r0-r2 rsb_r0-r3-r2_asr_i rsb_r3-r0-r3_asr_i	orr_r2-r1-r2 rsb_r0-r3-r2_asr_i rsb_r3-r0-r3_asr_i
tst_r0-r1 mvn_ne_r1-r2 and_r1-r1_i bfi_r2-r1_i_i	unk
lsr_r0-r0_i and_r0-r1-r0 eor_r2-r0-r1 mvn_r0-r2	bic_r2-r1-r0_lsr_i mvn_r0-r2
bic_r0-r0-r1 lsl_r1-r2-r0 bfi_r0-r1_i_i asr_r2-r0_i	bic_r0-r0-r1 asr_r2-r0_i
orr_r0-r0-r1 eor_r0-r0-r1 mvn_r2-r0 sub_r2-r2-r0	bic_r2-r0-r1 mvn_r2-r2_lsl_i
orr_r0-r1-r2_lsr_i bfi_r3-r0_i_i mov_r2-r3_lsr_i sub_r0-r2_i	mov_r2-r3_lsr_i sub_r0-r2_i
bfi_r0-r1_i_i asr_r0-r2-r0 mov_r2-r0 and_r2-r3-r2	bfi_r0-r1_i_i asr_r0-r2-r0 and_r2-r3-r0
add_r0-r1_i mov_r2-r0 mvn_r3-r2 bic_r1-r2-r3	add_r0-r1_i add_r1-r0_i
cmp_r0-r1 orr_lt_r1-r1-r0 and_r2-r3-r1_lsr_i mov_r1-r2	cmp_r1-r0 orr_ge_r1-r1-r0 and_r1-r3-r1_lsr_i
tst_r0-r1 mvn_eq_r0-r2 mov_ne_r0-r3 orr_r2-r1-r0 sub_r2-r2-r1	tst_r0-r1 mvn_cs_r0-r2 mov_ne_r0-r3 bic_r2-r0-r1
sub_r0-r0_i bic_r1-r2-r0 bic_r0-r1-r2 and_r0-r0_i	mov_r0_i
tst_r0-r1 add_ne_r0-r2-r3_lsr_i mov_ne_r0-r3_lsr_i eor_r2-r1-r0_lsl_i	tst_r0-r1 mov_ne_r0-r3_ror_i eor_r2-r1-r0_lsl_i
lsl_r0-r1-r2 mov_r3-r0 and_r3-r1-r3_asr_i mov_r1-r3	lsl_r0-r1-r2 mov_r3-r0 and_r1-r1-r3_asr_i
bfi_r0-r1_i_i bfi_r2-r0_i_i sub_r0-r2_i mov_r1-r0_asr_i	bfi_r2-r0_i_i add_r2-r2_i sub_r0-r2_i mov_r1-r0_asr_i
cmp_r0-r1 mov_eq_r2_i mov_r0-r2 and_r2-r0-r2	cmp_r0-r1 mov_eq_r2_i
add_r0-r1-r1 sub_r1-r0_i mov_r2-r1 bfi_r1-r2_i_i	add_r0-r1-r1 sub_r1-r0_i bfi_r1-r1_i_i
cmp_r0-r1 orr_cc_r2-r0-r1 orr_cs_r2-r1-r2 mov_r3-r2 bic_r0-r2-r3	eor_r0-r2-r2
bic_r0-r0-r1 orr_r2-r1-r2_asr_i orr_r2-r2-r0 bic_r0-r2-r1	orr_r2-r0-r2_asr_i bic_r0-r2-r1
bfi_r0-r1_i_i eor_r0-r1-r0 bic_r2-r0-r1 and_r2-r2_i	bfi_r0-r1_i_i bic_r2-r0-r1 and_r2-r2_i
tst_r0-r1 mov_ne_r0-r1_lsr_i mvn_r2-r0 mov_r0-r2	tst_r0-r1 mov_ne_r0-r1_lsr_i mvn_r0-r0
orr_r0-r0-r1 bfi_r0-r0_i_i mvn_r1-r0 bic_r1-r0-r1	orr_r1-r0-r1 bfi_r1-r1_i_i
ror_r0-r1-r2 mov_r3-r0 sub_r0-r2-r1_lsr_i ror_r3-r0-r3	ror_r3-r1-r2 sub_r0-r2-r1_lsr_i ror_r3-r0-r3
and_r0-r1_i bic_r2-r2-r0 mov_r0-r2 rsb_r2-r0-r3_ror_i	and_r0-r1_i bic_r2-r2-r0 rsb_r2-r2-r3_ror_i
add_r0-r1_i add_r0-r0_i rsb_r2-r2-r0_asr_i mov_r0-r2	add_r0-r1_i add_r0-r0_i rsb_r0-r2-r0_asr_i
tst_r0_i mvn_ne_r1-r2 bic_r0-r1-r2 bic_r3-r2-r0	and_r3-r2-r2
orr_r0-r1-r2_lsl_i bfi_r3-r0_i_i mov_r2-r3 bfi_r3-r2_i_i	bfi_r3-r3_i_i
bic_r0-r1-r0 asr_r2-r0_i bfi_r2-r2_i_i ror_r1-r2_i	bic_r0-r1-r0 asr_r2-r0_i ror_r1-r2_i
orr_r0-r1-r2 bfi_r2-r2_i_i add_r3-r0-r0_lsr_i add_r2-r3-r2_lsl_i	orr_r0-r1-r2 add_r3-r0-r0_lsr_i add_r2-r3-r2_lsl_i
bfi_r0-r1_i_i bfi_r2-r0_i_i mov_r3-r2 orr_r1-r2-r3	bfi_r2-r0_i_i mov_r2-r2 and_r1-r2-r2
asr_r0-r1_i mov_r1-r0 mvn_r0-r1 mvn_r2-r0	mov_r2-r1_asr_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 eor_r3-r0-r3 eor_r2-r2-r3_lsr_i	mvn_r2-r1 eor_r3-r0-r3 eor_r2-r2-r3_lsr_i
bfi_r0-r1_i_i rsb_r0-r0_i bfi_r2-r0_i_i rsb_r2-r2_i	rsb_r0-r1_i bfi_r2-r0_i_i rsb_r2-r2_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 eor_r2-r1-r2	mvn_r1-r0 eor_r2-r1-r2
mvn_r0-r1 sub_r1-r2-r0_asr_i sub_r1-r2-r1 sub_r2-r1_i	mvn_r0-r1 asr_r1-r0_i sub_r2-r1_i
mov_r0-r1 lsr_r2-r1_i bic_r1-r2-r0 lsl_r3-r1_i	ror_r2-r1_i bic_r1-r2-r1 lsl_r3-r1_i
mov_r0-r1 sub_r2-r1_i bic_r1-r0-r2 eor_r3-r1_i	sub_r2-r1_i bic_r1-r1-r2 eor_r3-r1_i
rsb_r0-r0-r1 mov_r2-r0 lsr_r0-r2_i lsl_r3-r0-r0	rsb_r0-r0-r1 lsr_r0-r0_i lsl_r3-r0-r0
cmp_r0-r1 mvn_ls_r2-r1 bic_r2-r2-r3 bic_r1-r2-r3	cmp_r0-r1 mvn_ls_r2-r1 bic_r1-r2-r3
mvn_r0-r1 and_r1-r0-r2 ror_r2-r2-r1 eor_r2-r2_i	bic_r1-r2-r1 ror_r2-r2-r1 eor_r2-r2_i
tst_r0_i sub_ne_r0-r0-r1 bfi_r0-r0_i_i sub_r2-r3-r0_lsl_i bfi_r1-r2_i_i	add_r4-r0-r0_lsr_i sub_r0-r4-r1 sub_r2-r3-r0_lsl_i bfi_r1-r2_i_i
tst_r0-r1 mov_eq_r2_i eor_r3-r2-r0_lsr_i eor_r3-r2-r3	lsr_r3-r0_i
orr_r0-r1-r2 bic_r0-r2-r0 eor_r0-r1-r0 asr_r0-r0_i	asr_r0-r1_i
and_r0-r0-r1_lsr_i and_r0-r0-r1 sub_r2-r0_i mov_r3-r2	and_r0-r0-r1_lsr_i and_r0-r0-r1 sub_r3-r0_i
rsb_r0-r1-r0 bfi_r2-r0_i_i mov_r1-r2 sub_r2-r1_i	rsb_r0-r1-r0 bfi_r2-r0_i_i sub_r2-r2_i
cmp_r0-r1 rsb_ls_r2-r0_i rsb_hi_r2-r2-r1_asr_i bfi_r1-r2_i_i lsr_r0-r1_i mvn_r1-r0	lsr_r0-r1_i mvn_r1-r0
and_r0-r1-r2_ror_i eor_r3-r2-r0_ror_i mvn_r0-r3 asr_r3-r0_i	and_r0-r1-r2_ror_i eor_r3-r2-r0_ror_i mvn_r3-r3_asr_i
mvn_r0-r1 orr_r2-r0_i orr_r2-r0-r2_lsr_i lsr_r3-r0-r2	mvn_r0-r1 orr_r2-r0-r0_ror_i lsr_r3-r0-r2
and_r0-r1_i bic_r2-r2-r0 eor_r0-r3_i orr_r0-r2-r0_asr_i	and_r0-r1_i bic_r2-r2-r0 orr_r0-r2-r3_asr_i
tst_r0_i mov_ne_r1_i mov_eq_r1-r0 bic_r0-r1-r0 rsb_r2-r0-r2	tst_r0_i mov_ne_r1_i bic_r0-r1-r1 rsb_r2-r0-r2
tst_r0_i mvn_eq_r1-r0 rsb_r2-r0-r1 add_r1-r2-r0	tst_r0_i mvn_eq_r1-r0
mov_r0-r1 bfi_r2-r0_i_i sub_r2-r2_i bfi_r1-r2_i_i	mov_r0-r1 bfi_r1-r1_i_i
tst_r0_i mov_ne_r0-r1 mov_eq_r0_i and_r2-r0_i	mvn_r0-r0_ror_i orr_r0-r0-r1 and_r2-r0_i
ror_r0-r1_i mov_r2-r3 sub_r0-r0-r3 bic_r3-r2-r0	rsb_r0-r3-r1_ror_i bic_r3-r3-r0
tst_r0-r1 eor_ne_r2-r3-r0 eor_eq_r2-r0-r3 bic_r3-r2-r0 mvn_r0-r3	unk
tst_r0-r1 mov_eq_r2-r0_ror_i sub_r3-r2_i orr_r0-r3_i bfi_r2-r0_i_i	tst_r0-r1 mov_cs_r2-r0_ror_i orr_r0-r0_i bfi_r2-r0_i_i
mov_r0-r1 add_r2-r3_i lsr_r0-r2-r0 mov_r1-r0	add_r2-r3_i lsr_r0-r2-r1 mov_r1-r0
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 eor_r3-r2-r0 eor_r1-r3-r2	asr_r1-r0_i
rsb_r0-r1-r0_lsl_i and_r2-r3-r2 bfi_r1-r0_i_i rsb_r0-r2-r1_asr_i	and_r2-r3-r2 rsb_r0-r2-r1_asr_i
tst_r0-r1 mov_eq_r2_i mov_eq_r2-r0_lsl_i add_r0-r2-r2	tst_r0-r1 mov_ls_r2-r0_lsl_i add_r0-r2-r2
bfi_r0-r0_i_i sub_r1-r0-r1 and_r1-r2-r1_asr_i	sub_r1-r0-r1 and_r1-r2-r1_asr_i
mvn_r0-r1 asr_r1-r2_i orr_r1-r0-r1 mvn_r2-r1	bic_r2-r1-r2_asr_i
cmp_r0-r1 rsb_ls_r0-r2-r3 mov_r1-r0 orr_r1-r2-r1	cmp_r0-r1 rsb_ls_r0-r2-r3 orr_r1-r2-r0
bic_r0-r1-r0 mov_r1-r2 eor_r3-r2-r1 add_r0-r0-r3	bic_r0-r1-r0
mvn_r0-r1 bfi_r1-r0_i_i bfi_r2-r1_i_i orr_r0-r2_i	mvn_r0-r1 bfi_r2-r1_i_i orr_r0-r2_i
tst_r0-r1 mov_eq_r2-r0 mov_eq_r2-r1_lsr_i add_r2-r2-r2	tst_r0-r1 mov_eq_r2-r1_lsr_i add_r2-r2-r2
cmp_r0-r1 orr_ls_r2-r1-r0_asr_i bfi_r2-r2_i_i rsb_r3-r2-r1 asr_r0-r3-r3	cmp_r0-r1 orr_ls_r2-r1-r0_asr_i rsb_r3-r2-r1 asr_r0-r3-r3
lsl_r0-r1_i bfi_r2-r1_i_i bfi_r0-r0_i_i bic_r0-r2-r0	lsl_r0-r1_i bfi_r2-r1_i_i bic_r0-r2-r0
mvn_r0-r1 bic_r2-r3-r1 bic_r0-r1-r0 eor_r1-r2-r0	bic_r2-r3-r1 eor_r1-r1-r2
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 orr_r2-r1-r3 sub_r1-r2-r0	tst_r0_i mvn_ne_r1-r2 unk sub_r1-r2-r0
lsr_r0-r1_i and_r1-r2-r3 bic_r2-r3-r1 bic_r0-r2-r0	bic_r0-r3-r1_lsr_i bic_r0-r0-r2
eor_r0-r1-r2 eor_r3-r3-r0 rsb_r3-r3-r0_lsl_i bfi_r2-r3_i_i	eor_r0-r1-r2 eor_r3-r3-r0 bfi_r2-r3_i_i
and_r0-r1-r2 orr_r1-r0-r3 and_r2-r1-r0 rsb_r1-r2-r0	rsb_r1-r2-r2
and_r0-r1-r2_ror_i rsb_r1-r0_i and_r0-r1_i and_r2-r0_i	sub_r2-r1-r1
mov_r0-r1 orr_r2-r1-r0 and_r1-r2-r0 eor_r1-r1_i	eor_r1-r1_i
mov_r0-r1 bic_r1-r2-r1 orr_r3-r0-r3 sub_r0-r3-r1_lsl_i	orr_r3-r1-r3 bic_r1-r2-r1 sub_r0-r3-r1_lsl_i
and_r0-r1_i mov_r2-r0 bfi_r1-r3_i_i eor_r0-r2-r1	and_r0-r1_i bfi_r1-r3_i_i eor_r0-r0-r1
bic_r0-r1-r0 mvn_r1-r2 mov_r3-r0 orr_r2-r3-r1	bic_r3-r1-r0 unk
bic_r0-r1-r0 bic_r1-r1-r0 lsr_r2-r1_i mov_r1-r2	bic_r0-r1-r0 bic_r1-r1-r0 mov_r1-r1_lsr_i
bic_r0-r1-r0 mvn_r1-r0 mov_r2-r1 add_r3-r2-r0_lsr_i	bic_r0-r1-r0 mvn_r1-r0 add_r3-r1-r0_lsr_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 add_r2-r0-r0 orr_r1-r3-r2 bic_r2-r3-r1	sub_r2-r3-r3
bic_r0-r0-r1 eor_r2-r0-r3 mov_r1-r3 rsb_r3-r1-r2	bic_r0-r0-r1 eor_r2-r0-r3 rsb_r3-r3-r2
cmp_r0-r1 mov_ls_r2-r0 and_r3-r2-r0_lsl_i bic_r3-r3-r2	mov_r3_i
tst_r0-r1 mov_ne_r0-r1_ror_i mov_ne_r0-r2_asr_i mov_r1-r0_lsl_i	tst_r0-r1 mov_ne_r0-r2_asr_i mov_r1-r0_lsl_i
tst_r0-r1 mvn_eq_r0-r1 bic_r0-r1-r0 bic_r0-r1-r0	bic_r0-r1-r0 bic_r0-r1-r0
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r0 eor_r0-r0_i rsb_r2-r1-r0_lsr_i	mvn_r1-r0 rsb_r2-r1-r0_lsr_i
sub_r0-r1-r2 rsb_r1-r1-r0 asr_r3-r3_i rsb_r1-r3-r1_lsr_i	rsb_r1-r2_i asr_r3-r3_i rsb_r1-r3-r1_lsr_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 bic_r2-r3-r2	and_r2-r3-r0
lsl_r0-r1_i orr_r2-r3-r0_lsr_i rsb_r3-r2_i bfi_r0-r3_i_i	lsl_r0-r1_i rsb_r3-r3_i bfi_r0-r3_i_i
cmp_r0_i mvn_cs_r0-r1 bfi_r2-r0_i_i and_r0-r2_i	unk bfi_r2-r0_i_i and_r0-r2_i
tst_r0_i mov_ne_r0_i mov_eq_r0-r1 sub_r1-r0_i	tst_r0_i mov_ne_r1_i sub_r1-r1_i
cmp_r0-r1 mov_ne_r0-r2 mov_eq_r0_i mvn_r3-r0 mvn_r0-r3 ror_r2-r0_i	cmp_r0-r1 mov_ne_r0-r2 mov_eq_r0_i mvn_r3-r0 ror_r2-r0_i
add_r0-r1_i bfi_r1-r0_i_i add_r0-r1_i bfi_r0-r0_i_i	sub_r0-r1_i bfi_r1-r0_i_i add_r0-r1_i
bic_r0-r1-r2 eor_r3-r1-r0 eor_r2-r1_i add_r0-r3-r2_ror_i	and_r3-r1-r2 eor_r2-r1_i add_r0-r3-r2_ror_i
asr_r0-r1_i eor_r2-r0-r3 eor_r3-r2-r0 sub_r0-r3-r0_lsl_i	asr_r0-r1_i sub_r0-r3-r0_lsl_i
mvn_r0-r1 mvn_r2-r0 lsl_r0-r2_i	lsl_r0-r1_i
mvn_r0-r1 add_r2-r3-r3_asr_i bic_r1-r0-r1 bic_r3-r2-r1	add_r0-r3-r3_asr_i and_r3-r0-r1
mov_r0-r1 mvn_r2-r0 mvn_r0-r2 eor_r0-r3-r0_lsl_i	eor_r0-r3-r1_lsl_i
orr_r0-r0-r1 bic_r2-r0-r2 mov_r0-r1 bic_r1-r2-r0	orr_r1-r1-r2 bic_r1-r0-r1
cmp_r0-r1 mvn_cc_r2-r3 mvn_cs_r2-r3 lsl_r2-r2-r1	mvn_r2-r3 lsl_r2-r2-r1
tst_r0_i mov_ne_r0_i mov_r1-r0 mvn_r2-r1	tst_r0_i mov_ne_r0_i mvn_r2-r0
eor_r0-r1-r2 add_r3-r0_i mov_r2-r3 add_r2-r2_i	eor_r0-r1-r2 add_r3-r0_i add_r2-r3_i
orr_r0-r1_i eor_r2-r1-r3 eor_r0-r0-r2_lsr_i bfi_r3-r0_i_i	mvn_r0-r3_asr_i eor_r0-r0-r1_ror_i bfi_r3-r0_i_i
mvn_r0-r1 mov_r2-r0 orr_r2-r2_i	mvn_r0-r1 orr_r2-r0_i
bic_r0-r0-r1 bfi_r0-r0_i_i sub_r2-r2-r0_lsr_i asr_r1-r0-r2	bic_r0-r0-r1 sub_r2-r2-r0_lsr_i asr_r1-r0-r2
cmp_r0-r1 mov_ls_r1-r2_lsl_i mov_hi_r1-r3_ror_i bfi_r3-r1_i_i bfi_r3-r3_i_i orr_r3-r3_i	cmp_r0-r1 bfi_cs_r3-r3_i_i bfi_r3-r3_i_i orr_r3-r3_i
bfi_r0-r0_i_i bic_r1-r0-r2 add_r1-r1_i mvn_r3-r1	bic_r1-r0-r2 add_r1-r1_i mvn_r3-r1
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 lsl_r2-r2_i	lsl_r2-r0_i
add_r0-r1-r2 mvn_r1-r2 bic_r3-r0-r1 rsb_r2-r3_i	add_r0-r1-r2 and_r3-r0-r2 rsb_r2-r3_i
bic_r0-r1-r0 eor_r2-r0-r1 mov_r0-r2 ror_r0-r2-r0	bic_r0-r1-r0 eor_r2-r0-r1 ror_r0-r2-r2
lsr_r0-r1-r1 mvn_r2-r0 bic_r0-r2-r1 and_r3-r0-r2	lsr_r0-r1-r1 mvn_r2-r0 bic_r3-r2-r1
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 sub_r3-r1-r2_lsr_i	mvn_r3-r1 sub_r3-r1-r3_lsr_i
add_r0-r0-r1 and_r2-r2-r0_lsl_i and_r1-r0-r2_lsl_i mov_r2-r1	add_r0-r0-r1 and_r2-r2-r0_lsl_i and_r2-r0-r2_lsl_i
tst_r0-r1 mvn_ne_r0-r2 and_r2-r0-r2_lsl_i orr_r1-r2-r0	tst_r0-r1 mvn_ne_r0-r2 orr_r1-r0-r0
asr_r0-r1-r2 bic_r1-r0-r1 and_r2-r1-r0 asr_r2-r2_i	asr_r0-r1-r2 bic_r1-r0-r1 lsr_r2-r1_i
cmp_r0-r1 add_lt_r2-r1-r0 mov_r0-r1 rsb_r3-r0-r2	cmp_r0-r1 add_lt_r2-r1-r0 rsb_r3-r1-r2
and_r0-r1_i bfi_r2-r0_i_i and_r0-r0-r2	and_r0-r1_i
bfi_r0-r0_i_i eor_r1-r1-r0 mvn_r2-r1 eor_r0-r2_i	eor_r1-r1-r0 mvn_r2-r1 eor_r0-r2_i
tst_r0_i add_eq_r0-r1-r2 eor_eq_r0-r0_i bfi_r1-r0_i_i bfi_r1-r1_i_i bfi_r3-r1_i_i	eor_r0-r0_i bfi_r1-r0_i_i bfi_r1-r1_i_i bfi_r3-r1_i_i
orr_r0-r1-r0 and_r2-r0_i sub_r3-r2-r1_lsr_i rsb_r1-r2-r3	sub_r3-r2-r1_lsr_i rsb_r1-r2-r3
lsr_r0-r1-r2 add_r0-r0_i mov_r3-r1 lsr_r1-r0-r3	lsr_r0-r1-r2 add_r0-r0_i lsr_r1-r0-r1
orr_r0-r0_i sub_r0-r0-r1_ror_i mov_r2-r0 bic_r0-r0-r2	sub_r0-r2-r2
tst_r0-r1 mov_ne_r0-r2_lsr_i eor_ne_r0-r2_i orr_r3-r1_i and_r1-r3-r0	tst_r0-r1 eor_ne_r0-r2_i orr_r3-r1_i and_r1-r3-r0
orr_r0-r0-r1 mov_r2-r1 eor_r0-r0_i orr_r3-r0-r2	mov_r2-r1 eor_r0-r0_i orr_r3-r0-r2
cmp_r0-r1 mov_lt_r0-r2_ror_i mov_ge_r0_i eor_r2-r3-r0_lsl_i bfi_r0-r2_i_i	cmp_r0-r1 mov_lt_r0-r2_ror_i mov_ge_r0_i bfi_r0-r3_i_i
mvn_r0-r1 and_r0-r2-r0 orr_r2-r2_i rsb_r0-r2-r0	bic_r0-r2-r1 orr_r2-r2_i rsb_r0-r2-r0
mov_r0-r1 orr_r2-r0-r2_ror_i sub_r1-r0-r3 orr_r1-r2-r1	sub_r0-r1-r3 orr_r2-r0-r2_ror_i orr_r1-r2-r1
tst_r0_i mvn_eq_r0-r1 mvn_eq_r0-r2 bfi_r3-r0_i_i	tst_r0_i mvn_ge_r0-r2 bfi_r3-r0_i_i
mov_r0-r1 bic_r0-r0-r2 orr_r3-r0-r3_lsr_i add_r3-r1-r3	bic_r0-r1-r2 orr_r3-r0-r3_lsr_i add_r3-r1-r3
cmp_r0-r1 orr_lt_r2-r3-r0 add_r3-r2_i mov_r0-r3 rsb_r0-r1-r0	cmp_r0-r1 orr_lt_r2-r3-r0 add_r3-r2_i rsb_r0-r1-r3
mov_r0-r1_lsr_i orr_r2-r1-r3 mvn_r3-r0 orr_r0-r2-r3	mov_r0-r1_lsr_i orr_r2-r1-r3 unk
orr_r0-r1-r0_ror_i bfi_r2-r0_i_i bic_r2-r0-r2 orr_r1-r2-r1	orr_r0-r2-r0_ror_i sub_r2-r0-r2 bic_r2-r2_i orr_r1-r2-r1
add_r0-r0_i mvn_r1-r0 bic_r2-r1-r0 ror_r2-r2-r2	add_r0-r0_i mvn_r2-r0 ror_r2-r2-r2
mvn_r0-r1 sub_r2-r2-r1 mvn_r3-r0 add_r0-r2-r3_lsr_i	sub_r2-r2-r1 add_r0-r2-r1_lsr_i
bfi_r0-r1_i_i asr_r0-r0_i and_r2-r3_i eor_r1-r0-r2	mov_r0-r0_asr_i and_r2-r3_i eor_r1-r0-r2
mvn_r0-r1 bfi_r0-r0_i_i and_r2-r0_i bic_r3-r0-r2	orr_r2-r1_i bfi_r2-r2_i_i mvn_r3-r2
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 bic_r2-r0-r1 orr_r2-r1-r2	tst_r0-r1 mvn_ne_r0-r1 mvn_r2-r1 orr_r2-r1-r2
sub_r0-r1-r2 add_r3-r2-r0 ror_r1-r3_i rsb_r2-r2-r1_lsr_i	mov_r1-r1_ror_i rsb_r2-r2-r1_lsr_i
sub_r0-r0_i bic_r1-r0-r2 bic_r3-r1-r2 bic_r3-r3-r2	sub_r0-r0_i bic_r3-r0-r2
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 bic_r3-r0-r3 orr_r1-r3-r0 bic_r2-r3-r1	mov_r2_i
sub_r0-r1_i add_r2-r2-r2 bic_r3-r0-r2 bic_r1-r0-r3	sub_r0-r1_i and_r1-r0-r2_lsl_i
tst_r0_i mvn_eq_r1-r2 rsb_eq_r1-r3-r2 add_r0-r1_i	tst_r0_i rsb_eq_r1-r3-r2 add_r0-r1_i
and_r0-r1-r2 rsb_r1-r0_i and_r2-r2-r0 rsb_r1-r1-r2	and_r2-r2-r1 rsb_r1-r2_i rsb_r1-r1-r2
tst_r0_i mvn_eq_r0-r1 mvn_r1-r0 mvn_r0-r1	tst_r0_i mvn_eq_r0-r1
bic_r0-r1-r2 and_r0-r0_i bic_r1-r3-r1 bic_r0-r0-r1	bic_r1-r1-r2 and_r0-r1_i
tst_r0_i add_ne_r0-r1-r2 bic_r2-r3-r0 and_r3-r2-r1 and_r3-r0-r3	rsb_r0-r0-r1_lsl_i bic_r2-r3-r0 and_r3-r2-r1 and_r3-r0-r3
bic_r0-r1-r2 bfi_r2-r0_i_i and_r2-r0-r2 bfi_r2-r2_i_i	rsb_r2-r1-r1
bic_r0-r1-r2 mov_r3-r0_ror_i mvn_r2-r3 orr_r3-r1-r2_ror_i	bic_r0-r1-r2 mov_r3-r0_ror_i unk
cmp_r0_i mvn_cs_r1-r0 mvn_ls_r1-r0 and_r2-r0_i ror_r1-r1-r2 eor_r2-r1-r2_ror_i	mvn_r1-r0 and_r2-r0_i ror_r1-r1-r2 eor_r2-r1-r2_ror_i
bfi_r0-r0_i_i mvn_r1-r0 mov_r2-r1 mvn_r0-r2	ror_r0-r0_i
and_r0-r1-r2_lsr_i bic_r0-r0-r1 mvn_r1-r0 mov_r3-r1	unk
cmp_r0-r1 mvn_hi_r2-r0 and_r1-r2_i bfi_r2-r1_i_i	cmp_r0-r1 mvn_hi_r2-r0
tst_r0-r1 orr_ne_r2-r0_i mov_r0-r2 rsb_r1-r0_i ror_r1-r1-r1	tst_r0-r1 orr_ne_r2-r0_i rsb_r1-r2_i ror_r1-r1-r1
lsl_r0-r1_i mov_r2-r0 bfi_r2-r2_i_i eor_r2-r2_i	lsl_r0-r1_i add_r2-r0_i
bic_r0-r1-r2 bic_r0-r2-r0 bic_r2-r0-r2 rsb_r1-r2_i	mov_r1_i
rsb_r0-r1_i and_r2-r0-r2 bic_r0-r3-r2 mvn_r1-r0	rsb_r0-r1_i and_r2-r0-r2 unk
eor_r0-r1-r2 mov_r3-r0 and_r0-r3-r1 sub_r3-r0-r2	eor_r0-r1-r2 and_r0-r0-r1 sub_r3-r0-r2
tst_r0-r1 orr_ne_r1-r1-r2_lsr_i orr_r1-r1-r2 mov_r0-r1	tst_r0-r1 orr_ne_r1-r1-r2_lsr_i orr_r0-r1-r2
tst_r0-r1 sub_ne_r2-r1-r3_lsl_i sub_eq_r2-r2-r3_ror_i bfi_r2-r2_i_i	tst_r0-r1 sub_ne_r2-r1-r3_lsl_i sub_eq_r2-r2-r3_ror_i
bfi_r0-r1_i_i bic_r2-r0-r3 bic_r3-r3-r2 bic_r2-r2-r3	bfi_r0-r1_i_i bic_r2-r0-r3
and_r0-r1_i add_r2-r1-r0 and_r2-r2-r3 mov_r3-r2	and_r0-r1_i add_r2-r1-r0 and_r3-r3-r2
cmp_r0-r1 mov_ls_r1-r0 mov_hi_r1-r0 ror_r0-r1_i	ror_r0-r0_i
mov_r0-r1 mov_r1-r2 add_r1-r1_i eor_r3-r3_i sub_r2-r1-r3_ror_i orr_r1-r2-r0	mov_r0-r1 eor_r3-r3_i add_r1-r2_i sub_r2-r1-r3_ror_i orr_r1-r2-r0
rsb_r0-r1-r2 sub_r2-r2-r1 sub_r0-r0-r2 asr_r3-r0-r3 rsb_r3-r3-r0 and_r0-r3_i	sub_r0-r0-r0
mov_r0-r1 and_r2-r2-r1 orr_r2-r0-r2 orr_r3-r2-r0_lsr_i asr_r2-r3_i rsb_r3-r3-r2_ror_i sub_r1-r3_i asr_r3-r1_i	orr_r3-r1-r1_lsr_i asr_r2-r3_i rsb_r3-r3-r2_ror_i sub_r1-r3_i asr_r3-r1_i
cmp_r0-r1 sub_ne_r0-r2-r1 sub_eq_r0-r1-r0 add_r3-r0-r3_lsl_i lsl_r3-r3-r0 ror_r2-r0_i lsr_r0-r3_i and_r0-r2-r0 rsb_r0-r0-r2	cmp_r0-r1 sub_ne_r0-r2-r1 sub_eq_r0-r1-r0 add_r3-r0-r3_lsl_i lsl_r3-r3-r0 ror_r2-r0_i bic_ne_r0-r2-r3_lsr_i
tst_r0_i mvn_ne_r1-r2 add_ne_r1-r0-r2 and_r2-r3_i asr_r3-r1-r2 bfi_r3-r3_i_i	tst_r0_i add_ne_r1-r0-r2 and_r2-r3_i asr_r3-r1-r2 bfi_r3-r3_i_i
tst_r0-r1 sub_ne_r0-r0-r2 rsb_r1-r1_i add_r3-r0_i and_r2-r1_i lsl_r1-r3_i orr_r0-r2-r1	tst_r0-r1 sub_ne_r0-r0-r2 rsb_r1-r1_i add_r3-r0_i and_r2-r1_i add_r0-r2-r3_lsl_i
mov_r0-r1 sub_r2-r0_i and_r3-r0_i orr_r1-r2-r3_ror_i sub_r2-r3-r1_lsr_i and_r1-r1-r2	and_r3-r1_i sub_r2-r1_i orr_r1-r2-r3_ror_i sub_r2-r3-r1_lsr_i and_r1-r1-r2
eor_r0-r1_i eor_r2-r0_i and_r1-r0-r3_lsl_i tst_r2_i eor_ne_r2-r0-r2 rsb_r0-r1-r2_asr_i	eor_r2-r1_i tst_r2_i eor_ne_r2-r2-r1 and_r1-r1-r3_lsl_i rsb_r0-r1-r2_asr_i
bfi_r0-r1_i_i orr_r1-r2-r3 sub_r0-r0_i rsb_r3-r0-r1_ror_i mov_r0-r1 add_r1-r0_i add_r0-r1-r3_lsl_i	bfi_r0-r1_i_i sub_r0-r0_i orr_r1-r2-r3 rsb_r3-r0-r1_ror_i add_r1-r1_i add_r0-r1-r3_lsl_i
tst_r0-r1 mov_eq_r2-r1 lsr_r3-r2-r3 sub_r3-r3-r2 mov_r0-r3 asr_r1-r0_i mov_r2-r1 ror_r1-r3-r2 asr_r0-r1_i	tst_r1-r0 mov_ls_r2-r1 lsr_r3-r2-r3 sub_r3-r3-r2 ror_r1-r3_i ror_r1-r3-r1 asr_r0-r1_i
and_r0-r0-r1_asr_i bic_r2-r1-r3 sub_r1-r2-r3 mvn_r2-r1 add_r0-r0-r2 add_r3-r1-r1 and_r3-r3-r0	and_r0-r0-r1_asr_i bic_r2-r1-r3 sub_r1-r2-r3 mvn_r2-r1 add_r0-r0-r2 and_r3-r0-r1_lsl_i
eor_r0-r1-r0 and_r2-r1-r0 bic_r0-r0-r2 ror_r3-r3_i eor_r1-r3_i sub_r3-r0-r1_ror_i orr_r2-r3_i	ror_r3-r3_i bic_r0-r0-r1 eor_r1-r3_i sub_r3-r0-r1_ror_i orr_r2-r3_i
add_r0-r1-r1 ror_r1-r2-r0 mvn_r0-r1 mov_r3-r0 add_r0-r3_i ror_r3-r0-r3	add_r0-r1-r1 ror_r1-r2-r0 mvn_r3-r1_lsl_i add_r0-r3_i ror_r3-r0-r3
rsb_r0-r1-r2_lsl_i sub_r1-r0-r3_lsr_i bic_r2-r1-r3 and_r3-r0_i orr_r2-r2-r3 bic_r0-r3-r2 rsb_r1-r3-r0	rsb_r1-r1-r2_lsl_i and_r3-r1_i sub_r1-r3-r3_lsl_i
sub_r0-r1_i add_r1-r0-r0 add_r0-r1_i asr_r2-r0-r2 mov_r3-r2 and_r0-r3-r2_ror_i	lsl_r1-r1_i add_r0-r1_i asr_r2-r0-r2 and_r0-r2-r2_ror_i
tst_r0_i and_ne_r1-r1-r2 mvn_r3-r2 sub_r3-r3-r1 add_r3-r3-r1	mvn_r3-r2
eor_r0-r0-r1 cmp_r0_i sub_eq_r2-r3-r0_lsr_i eor_r3-r2_i ror_r1-r3-r3 mvn_r3-r1 mov_r0-r3	eor_r0-r0-r1 cmp_r0_i sub_eq_r2-r3-r0_lsr_i eor_r3-r2_i ror_r1-r3-r3 mvn_r0-r1_lsr_i
orr_r0-r0-r1_asr_i add_r1-r2-r0 mov_r0-r1 rsb_r0-r0_i mov_r3-r0 add_r0-r0-r3 sub_r1-r1-r0 eor_r3-r1_i	orr_r0-r0-r1_asr_i add_r1-r2-r0 rsb_r0-r1_i add_r0-r0-r0 sub_r1-r1-r0 eor_r3-r1_i
orr_r0-r1-r2_lsr_i rsb_r2-r0-r3 bfi_r1-r2_i_i eor_r3-r0-r1_ror_i sub_r3-r3-r0 mov_r2-r1 rsb_r1-r3-r2_ror_i	orr_r0-r1-r2_lsr_i rsb_r2-r0-r3 bfi_r1-r2_i_i eor_r3-r0-r1_ror_i sub_r3-r3-r0 rsb_r1-r3-r1_ror_i
cmp_r0-r1 and_eq_r2-r1_i add_r1-r3-r2 rsb_r3-r2-r1 eor_r0-r3_i lsl_r1-r0_i and_r1-r1-r2_ror_i add_r0-r2-r1	cmp_r0-r1 and_eq_r2-r1_i eor_r0-r3_i lsl_r1-r0_i and_r1-r1-r2_ror_i add_r0-r2-r1
mvn_r0-r1 tst_r0-r2 orr_ne_r3-r2-r3 orr_eq_r3-r2-r3 mvn_r1-r3	orr_r3-r2-r3 mvn_r1-r3
tst_r0-r1 sub_ne_r1-r2-r3_ror_i and_r1-r1_i mov_r2-r1 orr_r1-r3-r2_lsr_i rsb_r0-r1_i	tst_r0-r1 sub_ne_r1-r2-r3_lsr_i and_r1-r1_i orr_r1-r3-r1_lsr_i rsb_r0-r1_i
bic_r0-r1_i mov_r2-r0 eor_r0-r3-r2 eor_r3-r1-r3_ror_i sub_r2-r0-r3 rsb_r1-r2_i lsr_r2-r1-r2 add_r0-r2-r2	bic_r0-r1_i eor_r0-r3-r0 eor_r3-r1-r3_ror_i sub_r2-r0-r3 rsb_r1-r2_i lsr_r2-r1-r2 add_r0-r2-r2
orr_r0-r0-r1 bic_r2-r1-r3 bic_r3-r2-r0 and_r3-r0-r3_asr_i bic_r0-r1_i orr_r1-r0-r3_lsl_i add_r1-r1_i rsb_r2-r1-r3	orr_r2-r1_i rsb_r2-r2_i
tst_r0_i mov_eq_r1-r2 mov_eq_r1-r3 asr_r0-r3-r2 mvn_r2-r1 and_r3-r0-r2 mvn_r2-r3	tst_r0_i asr_r0-r3-r2 rsb_ge_r1-r3-r3_lsl_i unk
orr_r0-r1-r0_lsr_i and_r1-r1_i add_r2-r1-r1_lsl_i bic_r3-r1-r0 sub_r0-r2-r3_ror_i orr_r3-r2_i orr_r1-r0-r3_ror_i	and_r1-r1_i add_r2-r1-r1_lsl_i orr_r3-r2_i orr_r1-r2-r3_ror_i
add_r0-r1_i bfi_r0-r0_i_i lsl_r2-r1_i bfi_r1-r2_i_i add_r3-r1-r3_lsl_i bic_r2-r3-r0	add_r0-r1_i unk add_r3-r1-r3_lsl_i bic_r2-r3-r0
lsr_r0-r1-r2 eor_r3-r3_i rsb_r1-r0-r3_lsr_i eor_r3-r1-r3_lsr_i eor_r2-r3_i sub_r1-r3-r2_asr_i	lsr_r0-r1-r2 rsb_r1-r0-r3_lsr_i eor_r3-r1-r3_lsr_i sub_r1-r3-r3_asr_i
sub_r0-r1-r0 orr_r2-r1-r0 rsb_r3-r1-r2 orr_r3-r3-r2 rsb_r2-r0-r3 sub_r0-r2-r0 bic_r0-r0_i mvn_r1-r0	sub_r0-r1-r0 unk add_r1-r0-r2 orr_r1-r1_i
eor_r0-r1-r0 add_r2-r2-r2_lsr_i sub_r1-r0-r1 orr_r0-r1-r2 and_r0-r0-r1 orr_r1-r0_i and_r2-r1_i	eor_r0-r1-r0 sub_r1-r0-r1 and_r2-r1_i
sub_r0-r1-r2 lsr_r1-r0_i asr_r0-r3-r1 orr_r2-r0-r3 and_r1-r3-r2_ror_i and_r3-r1-r2 add_r2-r3-r3_ror_i	sub_r0-r1-r2 ror_r1-r0_i asr_r0-r3-r1 orr_r2-r0-r3 and_r1-r3-r2_ror_i add_r2-r1-r1_ror_i
mov_r0-r1 bic_r0-r1-r0 bfi_r0-r0_i_i mov_r2-r0 and_r0-r0-r2 rsb_r1-r1-r0 bic_r3-r1_i	rsb_r1-r1_i bic_r3-r1_i
sub_r0-r1_i orr_r2-r0-r2 orr_r2-r2_i mvn_r3-r2 bic_r1-r3_i eor_r0-r2-r1 orr_r2-r1-r0_lsr_i bfi_r0-r2_i_i	unk sub_r3-r1-r2_lsr_i mvn_r1-r2_lsr_i unk
mov_r0-r1 eor_r2-r2-r0 mvn_r3-r2 sub_r1-r2-r3_lsr_i orr_r1-r1-r3 lsl_r1-r1_i sub_r0-r1_i	eor_r2-r2-r1 mvn_r3-r2 sub_r1-r2-r3_lsr_i orr_r1-r1-r3 lsl_r1-r1_i sub_r0-r1_i
sub_r0-r1-r0_lsr_i add_r0-r0-r0 rsb_r2-r1-r0 sub_r1-r1-r0_lsl_i eor_r3-r2-r1_asr_i add_r2-r0-r3 rsb_r0-r2-r3 orr_r3-r3-r0	sub_r0-r1-r0_lsr_i add_r0-r0-r0 rsb_r2-r1-r0 sub_r1-r1-r0_lsl_i eor_r3-r2-r1_asr_i rsb_r0-r0-r0_lsl_i orr_r3-r3-r0
cmp_r0-r1 mov_ls_r0-r2 mov_hi_r0-r1 bic_r2-r0_i	cmp_r0-r1 eor_hi_r2-r1_i bic_r2-r2_i
tst_r0_i orr_eq_r0-r1-r2 rsb_r0-r1-r0 mvn_r3-r0 eor_r0-r3-r0	unk
cmp_r0-r1 mov_eq_r2-r3 rsb_ge_r2-r2-r3 lsr_r3-r1_i eor_r0-r3_i sub_r3-r3-r0_ror_i asr_r1-r2-r3	cmp_r0-r1 rsb_ge_r2-r2-r3 ror_r3-r1_i sub_r3-r3-r3_asr_i sub_eq_r2-r2-r2 asr_r1-r2-r3
rsb_r0-r1-r2_asr_i bic_r0-r2-r0 add_r3-r1-r0 mov_r0-r3	rsb_r0-r1-r2_asr_i bic_r0-r2-r0 add_r0-r0-r1
lsr_r0-r1-r0 rsb_r0-r0_i lsl_r2-r0_i bfi_r2-r2_i_i	lsr_r0-r1-r0 rsb_r0-r0_i lsl_r2-r0_i
bic_r0-r1-r0 and_r2-r3_i mov_r1-r0 add_r1-r1-r2	and_r2-r3_i bic_r0-r1-r0 add_r1-r0-r2
tst_r0_i mov_eq_r1-r2_ror_i add_r2-r1_i rsb_r3-r2-r1	add_r2-r1_i rsb_r3-r2-r1
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r0 and_r0-r0-r1 orr_r1-r3-r0	tst_r0-r1 mvn_ne_r1-r2 and_r0-r0-r1 orr_r1-r3-r0
sub_r0-r1-r2_lsr_i mov_r2-r0 bic_r1-r2-r0 sub_r3-r1_i	mvn_r3_i
cmp_r0-r1 sub_ge_r2-r0-r2 and_r1-r2_i mov_r3-r1 orr_r3-r3_i	cmp_r0-r1 sub_ge_r2-r0-r2 and_r1-r2_i orr_r3-r1_i
add_r0-r1_i mvn_r2-r0 bic_r3-r2-r0 orr_r1-r1-r3	add_r2-r1_i unk
orr_r0-r1-r2_lsl_i bfi_r2-r0_i_i mov_r3-r0 lsl_r2-r3-r2	orr_r0-r1-r2_lsl_i bfi_r2-r0_i_i lsl_r2-r0-r2
bfi_r0-r1_i_i bic_r2-r2-r0 bfi_r2-r2_i_i mov_r3-r2	bic_r2-r2-r0 bfi_r2-r2_i_i mov_r3-r2
sub_r0-r0_i orr_r0-r1-r0_ror_i bic_r2-r1-r0 rsb_r3-r2_i	mov_r3_i
eor_r0-r1-r2_ror_i mvn_r3-r1 bic_r1-r3-r1 add_r2-r1-r0_asr_i	eor_r0-r1-r2_ror_i mvn_r3-r1 add_r2-r3-r0_asr_i
sub_r0-r0-r1 orr_r2-r0-r1 mov_r3-r2 bfi_r0-r3_i_i	sub_r0-r0-r1 orr_r2-r0-r1 bfi_r0-r2_i_i
add_r0-r1-r2_lsr_i mov_r3-r0 rsb_r3-r3-r1 rsb_r2-r3_i	add_r0-r1-r2_lsr_i rsb_r3-r0-r1 rsb_r2-r3_i
asr_r0-r0-r1 add_r1-r2-r0 sub_r0-r1-r0 add_r1-r0_i	add_r1-r2_i
and_r0-r1-r2_lsr_i bic_r1-r3-r0 mvn_r3-r1 and_r0-r3-r2	and_r0-r1-r2_lsr_i unk and_r0-r3-r2
eor_r0-r1-r2 eor_r0-r1-r0 add_r2-r3_i eor_r1-r0-r2	add_r0-r3_i eor_r1-r0-r2
mov_r0-r1 bfi_r0-r0_i_i eor_r0-r2-r0 bfi_r2-r0_i_i	unk eor_r0-r3-r3_lsl_i bfi_r2-r0_i_i
add_r0-r1-r2_lsr_i and_r3-r0-r2_lsr_i bfi_r0-r0_i_i bic_r3-r3-r0	sub_r3-r1-r1
mov_r0-r1 and_r0-r0_i sub_r2-r0_i eor_r0-r3-r2	and_r0-r1_i sub_r2-r0_i eor_r0-r3-r2
bic_r0-r1-r0 lsl_r0-r2-r0 ror_r0-r0_i mov_r3-r0	bic_r0-r1-r0 lsl_r0-r2-r0 mov_r3-r0_ror_i
lsl_r0-r1_i bic_r1-r2-r0 bfi_r0-r1_i_i ror_r3-r0_i	lsl_r0-r1_i bfi_r0-r2_i_i ror_r3-r0_i
rsb_r0-r1-r0_lsl_i mvn_r2-r0 mov_r3-r2_asr_i orr_r3-r3-r0	rsb_r0-r1-r0_lsl_i unk
sub_r0-r1_i mov_r1-r0 mov_r2-r1 bic_r1-r2-r1	sub_r1-r2-r2
bfi_r0-r0_i_i bfi_r1-r0_i_i eor_r0-r0-r1 orr_r2-r0_i	eor_r0-r0-r1 orr_r2-r0_i
rsb_r0-r1-r2 bfi_r2-r2_i_i rsb_r0-r2-r0_lsr_i bic_r1-r2-r0	rsb_r0-r1-r2 rsb_r0-r2-r0_lsr_i bic_r1-r2-r0
cmp_r0_i and_cc_r0-r0_i mov_cc_r0-r1 bic_r0-r0-r2 lsl_r2-r0_i eor_r2-r3-r2_lsl_i	cmp_r0_i mov_cc_r0-r1 bic_r0-r0-r2 lsl_r2-r0_i eor_r2-r3-r2_lsl_i
lsl_r0-r0_i mvn_r1-r0 lsr_r2-r1-r1 sub_r1-r2_i	sub_r1-r0_i sub_r1-r1-r0
bic_r0-r1-r0 add_r2-r0-r3_asr_i mov_r3-r2 bfi_r1-r3_i_i	bic_r0-r1-r0 add_r2-r0-r3_asr_i bfi_r1-r2_i_i
sub_r0-r1-r2_ror_i orr_r1-r0-r1_lsl_i mov_r2-r1 eor_r1-r2-r1_lsl_i	sub_r0-r1-r2_ror_i orr_r1-r0-r1_lsl_i eor_r1-r1-r1_lsl_i
cmp_r0-r1 mov_cc_r2-r1 mov_cs_r2-r1 and_r2-r2-r1_asr_i and_r2-r1-r2	and_r2-r1-r1_asr_i
sub_r0-r0_i asr_r1-r0-r2 bic_r2-r2-r1 mvn_r1-r2	sub_r0-r0_i asr_r1-r0-r2 unk
and_r0-r0_i orr_r1-r2_i sub_r3-r1-r0 lsr_r1-r3_i	lsr_r1-r2_i
rsb_r0-r1-r2_lsl_i mvn_r2-r0 bic_r3-r2-r1 orr_r0-r3-r0	rsb_r0-r1-r2_lsl_i unk
mvn_r0-r1 and_r0-r2-r0 eor_r1-r0_i	bic_r0-r2-r1 eor_r1-r0_i
add_r0-r1-r0 mov_r2-r3 sub_r2-r0-r2 mvn_r0-r2	add_r0-r1-r0 sub_r2-r0-r3 mvn_r0-r2
orr_r0-r0-r1 bic_r2-r3-r0 and_r3-r3-r2 bic_r0-r2-r3	rsb_r0-r2-r2
and_r0-r1_i orr_r2-r0-r2_ror_i mov_r1-r2 mov_r2-r1	and_r0-r1_i orr_r2-r0-r2_ror_i
bfi_r0-r1_i_i lsl_r1-r0-r0 lsl_r2-r1_i bic_r3-r1-r2	bfi_r0-r1_i_i lsl_r1-r0-r0 bic_r3-r1-r1_lsl_i
asr_r0-r1_i mov_r1-r0_lsl_i sub_r2-r1-r0 orr_r0-r2-r3	asr_r0-r1_i rsb_r2-r0-r0_lsl_i orr_r0-r2-r3
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r2 orr_r1-r1_i rsb_r0-r1_i	mvn_r1-r2 orr_r1-r1_i rsb_r0-r1_i
bic_r0-r0-r1 bic_r2-r1-r0 bfi_r3-r2_i_i and_r1-r1-r3_ror_i	bfi_r3-r1_i_i and_r1-r1-r3_ror_i
bfi_r0-r1_i_i lsr_r2-r0_i mov_r0-r2	lsr_r2-r0_i mov_r0-r2
mov_r0-r1 orr_r1-r0_i and_r1-r1_i mvn_r0-r1	orr_r1-r1_i and_r1-r1_i mvn_r0-r1
asr_r0-r1_i eor_r2-r0_i mov_r1-r2 and_r2-r1-r2	asr_r0-r1_i eor_r2-r0_i
bfi_r0-r0_i_i orr_r0-r0_i bfi_r0-r0_i_i mvn_r1-r0	orr_r0-r0_i mvn_r1-r0
mov_r0-r1 add_r2-r0_i sub_r2-r2-r0 and_r2-r2-r1	and_r2-r1_i
sub_r0-r0-r1 mvn_r2-r0 and_r2-r1-r2 mvn_r3-r2	sub_r0-r0-r1 unk
tst_r0-r1 eor_ne_r1-r2-r1 mov_ne_r1_i mov_r0-r1	tst_r0-r1 mov_ne_r1_i mov_r0-r1
mvn_r0-r1 lsr_r2-r2_i rsb_r1-r0-r2 rsb_r1-r1-r0_lsl_i	mvn_r0-r1 rsb_r1-r0-r2_lsr_i rsb_r1-r1-r0_lsl_i
rsb_r0-r1-r2_lsl_i orr_r2-r0_i mvn_r1-r2 bfi_r0-r1_i_i	rsb_r0-r1-r2_lsl_i unk
and_r0-r1-r2 bic_r3-r0-r1 bfi_r1-r3_i_i mvn_r2-r1	ror_r2-r1_i mvn_r2-r2_lsl_i
mov_r0-r1 eor_r2-r0-r1 mov_r3-r2_ror_i sub_r3-r3_i	rsb_r2-r0-r0 sub_r3-r2_i
bfi_r0-r1_i_i bic_r2-r0-r2 lsr_r0-r2_i	bic_r2-r0-r2 lsr_r0-r2_i
mov_r0-r1 sub_r2-r0-r3_lsr_i rsb_r1-r3-r2_lsr_i bic_r0-r2-r1	sub_r2-r1-r3_lsr_i rsb_r1-r3-r2_lsr_i bic_r0-r2-r1
lsr_r0-r1_i mov_r1-r2 orr_r2-r0-r1_asr_i	lsr_r0-r1_i orr_r2-r0-r2_asr_i
lsr_r0-r1-r2 bic_r3-r1-r0 mov_r0-r3	bic_r0-r1-r1_lsr-r2
lsr_r0-r0_i eor_r0-r0_i eor_r1-r2-r0_lsl_i asr_r0-r1_i	lsr_r0-r0_i eor_r1-r2-r0_lsl_i asr_r0-r1_i
and_r0-r1_i bic_r2-r1-r0 bic_r2-r1-r2 bic_r0-r2-r3	unk bic_r0-r1-r0
rsb_r0-r1_i eor_r2-r0-r3 orr_r0-r2-r0 bfi_r0-r0_i_i	rsb_r0-r1_i orr_r0-r0-r3 bfi_r0-r0_i_i
sub_r0-r1_i orr_r2-r0-r3_asr_i orr_r1-r0-r2 eor_r3-r1-r2	eor_r3-r1-r1
ror_r0-r1_i bfi_r0-r0_i_i bfi_r2-r0_i_i rsb_r1-r2-r0	ror_r0-r1_i bfi_r2-r0_i_i rsb_r1-r2-r0
bic_r0-r1-r2 rsb_r3-r0-r1 bfi_r3-r3_i_i and_r1-r3_i	and_r3-r1-r2 bfi_r3-r3_i_i and_r1-r3_i
bfi_r0-r1_i_i mov_r1-r0 mvn_r2-r1 and_r3-r2_i	mvn_r2-r1 and_r3-r2_i
asr_r0-r1-r2 lsr_r3-r0-r0 mvn_r2-r3 and_r0-r0-r2	asr_r0-r1-r2 bic_r0-r0-r0_lsr-r0
mov_r0-r1 eor_r2-r0-r1_asr_i bfi_r1-r1_i_i add_r3-r2-r1	eor_r2-r1-r1_asr_i bfi_r1-r1_i_i add_r3-r2-r1
eor_r0-r0_i bfi_r1-r0_i_i add_r1-r1-r0_lsr_i asr_r2-r1_i	bfi_r1-r0_i_i add_r1-r1-r0_lsr_i asr_r2-r1_i
mov_r0-r1 add_r2-r0-r2_ror_i eor_r0-r3-r2 bfi_r2-r0_i_i	add_r2-r1-r2_ror_i eor_r0-r3-r2 bfi_r2-r0_i_i
cmp_r0-r1 mov_cs_r1_i asr_r0-r1-r2 bfi_r0-r0_i_i lsl_r0-r0_i	cmp_r0-r1 mov_cs_r1_i asr_r0-r1-r2 lsl_r0-r0_i
bfi_r0-r1_i_i rsb_r2-r2-r0_asr_i eor_r0-r2-r3_asr_i mvn_r3-r0	rsb_r2-r2-r0_asr_i eor_r0-r2-r3_asr_i mvn_r3-r0
bic_r0-r1-r2 bic_r3-r2-r0 orr_r2-r2_i lsr_r1-r3-r2	and_r3-r2-r2 orr_r2-r2_i lsr_r1-r3-r2
add_r0-r1-r1_asr_i mov_r1-r0 eor_r0-r0-r1_lsr_i mvn_r2-r0	add_r0-r1-r1_asr_i eor_r0-r0-r0_lsr_i mvn_r2-r0
mov_r0-r1 orr_r0-r0_i bfi_r0-r0_i_i	orr_r0-r1_i bfi_r0-r0_i_i
tst_r0-r1 rsb_ne_r0-r2-r0 mov_r3-r0 lsr_r1-r3_i	tst_r0-r1 rsb_ne_r0-r2-r0 lsr_r1-r0_i
rsb_r0-r1-r2 ror_r1-r2_i mvn_r2-r1 and_r0-r2-r0_ror_i	rsb_r0-r1-r2 mvn_r2-r2_ror_i and_r0-r2-r0_ror_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 add_r1-r2-r2_lsl_i lsr_r1-r1_i	mvn_r2-r1 add_r1-r2-r2_lsl_i lsr_r1-r1_i
asr_r0-r1_i rsb_r2-r3_i bic_r3-r2-r0 bic_r2-r2-r3	asr_r0-r1_i rsb_r2-r3_i and_r2-r0-r2
bfi_r0-r1_i_i bfi_r0-r0_i_i mov_r2-r0_lsr_i add_r1-r1-r2	sub_r2-r1-r0_lsr_i rsb_r1-r2-r1_lsl_i
ror_r0-r1-r2 bic_r0-r0-r1 orr_r1-r0_i bfi_r0-r1_i_i	ror_r0-r1-r2 bic_r0-r0-r1 mov_r3_i orr_r0-r0-r3_lsl_i
and_r0-r0_i bic_r1-r1-r0 bic_r0-r0-r1 orr_r0-r2-r0	and_r0-r0_i orr_r0-r2-r0
eor_r0-r1-r2_lsl_i bfi_r3-r0_i_i eor_r0-r3-r0 asr_r2-r0_i	eor_r0-r1-r2_lsl_i eor_r0-r3-r0 asr_r2-r0_i
cmp_r0-r1 mvn_cs_r0-r2 rsb_r0-r0-r1 rsb_r0-r0-r1	cmp_r0-r1 mvn_cs_r0-r2
tst_r0_i eor_ne_r0-r1-r2 eor_eq_r0-r3-r1_ror_i bfi_r3-r0_i_i bfi_r2-r3_i_i	tst_r0_i bfi_r2-r3_i_i cmp_r3-r3
sub_r0-r1-r2 orr_r3-r0-r2_lsr_i mov_r1-r3 orr_r2-r3-r1	sub_r0-r1-r2 orr_r2-r0-r2_lsr_i
add_r0-r1-r2_lsl_i mov_r3-r0 rsb_r0-r3-r1_ror_i bic_r0-r0-r3	add_r3-r1-r2_lsl_i rsb_r0-r3-r1_ror_i bic_r0-r0-r3
lsr_r0-r0_i and_r1-r0-r2 bic_r2-r1-r0 bfi_r1-r2_i_i	and_r1-r2-r0_lsr_i unk
eor_r0-r1_i add_r2-r1-r2_lsl_i mov_r1-r0 sub_r0-r2-r1	add_r2-r1-r2_lsl_i eor_r0-r1_i sub_r0-r2-r0
add_r0-r1-r1 sub_r2-r0-r1 eor_r3-r2-r1	eor_r3-r2-r2
bfi_r0-r1_i_i sub_r2-r0-r1_asr_i rsb_r1-r1-r2_asr_i mov_r0-r1	bfi_r0-r1_i_i sub_r2-r0-r1_asr_i rsb_r0-r1-r2_asr_i
mov_r0-r1 mov_r2-r3 bic_r1-r2-r0 add_r1-r1_i	bic_r1-r3-r1 add_r1-r1_i
eor_r0-r0-r1 sub_r2-r0-r3_lsl_i bfi_r0-r2_i_i asr_r2-r0_i	eor_r0-r0-r1 asr_r2-r0_i
bfi_r0-r1_i_i add_r2-r2_i orr_r2-r2-r0_asr_i asr_r2-r2_i	add_r2-r2_i orr_r2-r2-r0_asr_i asr_r2-r2_i
orr_r0-r0-r1_ror_i bic_r2-r1-r0 bic_r1-r1-r2 orr_r0-r2-r1	rsb_r0-r1-r1_lsl_i
bic_r0-r1-r2 mvn_r1-r0 bic_r1-r2-r1 orr_r0-r2-r1_lsr_i	mov_r0-r2
sub_r0-r0-r1 bfi_r2-r1_i_i orr_r3-r2-r0 orr_r3-r3-r2	sub_r0-r0-r1 bfi_r2-r1_i_i orr_r3-r2-r0
bic_r0-r1-r2 rsb_r1-r0-r1 mov_r3-r1 rsb_r3-r2-r3_ror_i	and_r1-r1-r2 rsb_r3-r2-r1_ror_i
cmp_r0-r1 mvn_ls_r1-r2 mov_r3-r1 mov_r2-r3	cmp_r0-r1 mvn_ls_r1-r2 mov_r2-r1
lsr_r0-r0_i mov_r1-r0 mvn_r2-r1 mvn_r1-r2	lsr_r0-r0_i mov_r1-r0
lsr_r0-r1_i mov_r1-r0 rsb_r2-r1-r0 and_r2-r2_i	rsb_r2-r0-r0
mvn_r0-r1 mov_r2-r0_lsl_i orr_r0-r0_i add_r2-r2-r0	mvn_r2-r1 orr_r0-r2_i add_r2-r0-r2_lsl_i
eor_r0-r1-r2_ror_i rsb_r1-r0-r2 bfi_r1-r1_i_i mov_r3-r1_lsl_i	eor_r0-r1-r2_ror_i sub_r1-r2-r0 mov_r3-r1_lsl_i
bfi_r0-r0_i_i sub_r1-r1-r0_lsl_i eor_r0-r1-r0 eor_r1-r1-r0	orr_r1-r0-r0
rsb_r0-r0-r1 bfi_r2-r0_i_i mvn_r1-r2 mvn_r2-r1	sub_r0-r0-r1 bfi_r2-r0_i_i
rsb_r0-r0-r1 rsb_r2-r0_i add_r0-r2-r2 bic_r1-r2-r0	rsb_r0-r0-r1 rsb_r2-r0_i bic_r1-r2-r2_lsl_i
mov_r0-r1 ror_r0-r0_i ror_r1-r0_i mvn_r2-r1	ror_r0-r1_i ror_r1-r0_i mvn_r2-r1
add_r0-r1_i and_r2-r0-r3 mvn_r1-r2 mvn_r3-r1	add_r0-r1_i and_r3-r0-r3
bfi_r0-r1_i_i mov_r2-r0 bic_r0-r2-r3 lsr_r0-r0_i	bfi_r0-r1_i_i bic_r0-r0-r3 lsr_r0-r0_i
and_r0-r0-r1 ror_r2-r2-r3 bic_r1-r0-r1 bic_r2-r2-r1	ror_r2-r2-r3
bic_r0-r1-r2 orr_r1-r1-r0 bfi_r3-r3_i_i rsb_r1-r3-r1_lsr_i	and_r1-r1-r1 rsb_r1-r3-r1_lsr_i
ror_r0-r1-r1 add_r1-r1_i bic_r1-r1-r0 bic_r0-r1-r0	ror_r0-r1-r1 add_r1-r1_i bic_r0-r1-r0
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 sub_r1-r2-r1 rsb_r0-r2-r1_lsl_i	mvn_r2-r3 sub_r1-r2-r1 rsb_r0-r2-r1_lsl_i
orr_r0-r1_i bic_r1-r1-r0 bic_r2-r1-r3 rsb_r1-r2_i	mov_r1_i
mov_r0-r1 add_r0-r0_i eor_r1-r0-r2 and_r3-r1-r3_asr_i	add_r0-r1_i eor_r1-r0-r2 and_r3-r1-r3_asr_i
lsl_r0-r0-r1 mvn_r1-r0 mvn_r2-r1 add_r1-r2-r2_ror_i	lsl_r0-r0-r1 add_r1-r0-r0_ror_i
bic_r0-r0-r1 rsb_r2-r0-r2_asr_i mov_r3-r2 mvn_r1-r3	bic_r0-r0-r1 rsb_r2-r0-r2_asr_i mvn_r1-r2
eor_r0-r1-r2 mov_r2-r0_lsl_i mov_r1-r2_asr_i mov_r2-r1	eor_r0-r1-r2 mov_r2-r0_lsl_i asr_r2-r2_i
eor_r0-r1-r2_lsl_i bfi_r2-r0_i_i mov_r1-r3 bic_r3-r2-r1	bfi_r2-r1_i_i bic_r3-r2-r3
mov_r0-r1 orr_r2-r2-r3 bic_r3-r2-r0 lsl_r0-r3-r0	orr_r2-r2-r3 bic_r3-r2-r1 lsl_r0-r3-r1
mov_r0-r1 bfi_r0-r0_i_i and_r0-r0_i add_r2-r2-r0	and_r0-r1_i add_r2-r2-r0
cmp_r0-r1 mov_ge_r0-r2 mvn_cs_r0-r2 mov_r1-r0 add_r0-r1-r2_lsl_i	cmp_r0-r1 mov_ge_r0-r2 mvn_cs_r0-r2 add_r0-r0-r2_lsl_i
asr_r0-r1-r2 orr_r0-r0-r3_ror_i mov_r2-r3 eor_r3-r0-r2	asr_r0-r1-r2 orr_r0-r0-r3_ror_i eor_r3-r0-r3
eor_r0-r1-r0_ror_i ror_r2-r0_i bic_r2-r0-r2 mov_r3-r2_ror_i	eor_r0-r1-r0_ror_i bic_r2-r0-r0_ror_i mov_r3-r2_ror_i
orr_r0-r1_i bic_r2-r1-r0 rsb_r1-r2_i sub_r2-r1_i	mov_r0_i rsb_r2-r0_i
bic_r0-r1-r2 bic_r0-r2-r0 orr_r0-r0-r1	orr_r0-r2-r1
orr_r0-r1-r2_lsl_i bic_r0-r1-r0 mvn_r3-r2 rsb_r0-r0-r3	mvn_r0-r2
bic_r0-r1-r0 mvn_r2-r0 sub_r3-r0-r2 and_r1-r1-r3	bic_r0-r1-r0 mvn_r2-r0 bic_r1-r1-r2_lsl_i
cmp_r0-r1 add_ls_r2-r2-r0_lsl_i bfi_r2-r2_i_i orr_r3-r2-r0	cmp_r0-r1 add_ls_r2-r2-r0_lsl_i orr_r3-r2-r0
orr_r0-r1_i mov_r2-r0 bic_r3-r0-r2 mov_r1-r3	eor_r1-r3-r3
sub_r0-r1-r2_lsl_i mov_r3-r0 mov_r2-r0 and_r3-r2-r3_lsl_i	sub_r0-r1-r2_lsl_i and_r3-r0-r0_lsl_i
cmp_r0_i rsb_cc_r0-r1_i bfi_r1-r0_i_i bfi_r2-r1_i_i	sub_r0-r0-r0_ror-r0 bfi_r1-r0_i_i bfi_r2-r1_i_i
bic_r0-r1-r2 mvn_r2-r0 add_r3-r2-r0 bic_r2-r2-r3	sub_r2-r3-r3
mov_r0-r1_asr_i add_r2-r0-r0 bfi_r1-r2_i_i rsb_r2-r1-r2	mov_r0-r1_asr_i add_r2-r0-r0 lsr_r3-r1_i sub_r2-r2-r3_ror_i
mov_r0-r1_lsl_i rsb_r0-r0-r1_asr_i mov_r2-r0 eor_r0-r2_i	mov_r0-r1_lsl_i rsb_r0-r0-r1_asr_i eor_r0-r0_i
and_r0-r1_i mov_r1-r0 add_r2-r1-r1_asr_i lsr_r1-r2_i	and_r1-r1_i
tst_r0-r1 and_eq_r2-r1-r3_ror_i bfi_r1-r2_i_i orr_r3-r2-r1_lsr_i	tst_r0-r1 and_eq_r2-r1-r3_ror_i orr_r3-r2-r1_lsr_i
mov_r0-r1 bic_r2-r0-r1 eor_r1-r3-r2_ror_i	and_r1-r3-r3
mov_r0-r1 bfi_r2-r2_i_i eor_r1-r0-r2_ror_i bic_r0-r2-r1	bfi_r2-r2_i_i eor_r1-r1-r2_ror_i bic_r0-r2-r1
add_r0-r1-r1_lsl_i mvn_r1-r0 ror_r1-r1_i bfi_r0-r1_i_i	add_r0-r1-r1_lsl_i mvn_r1-r0_ror_i bfi_r0-r1_i_i
mvn_r0-r1 sub_r0-r0-r1 mvn_r1-r0 rsb_r2-r0-r1	mvn_r0-r1_lsl_i rsb_r2-r0-r1_lsl_i
bic_r0-r1-r2 orr_r2-r1-r0 bfi_r1-r2_i_i mov_r0-r1_asr_i	mov_r0-r1_asr_i
add_r0-r1-r1_lsl_i mvn_r2-r0 add_r2-r2-r0_lsl_i mvn_r0-r2	add_r0-r1-r1_lsl_i mvn_r2-r0 sub_r0-r0-r0_lsl_i
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r1 orr_r0-r2-r0 mvn_r2-r0	bic_r2-r1-r0
cmp_r0-r1 mvn_lt_r1-r2 mov_r0-r1 eor_r2-r2-r0_asr_i	cmp_r0-r1 mvn_lt_r1-r2 eor_r2-r2-r1_asr_i
rsb_r0-r1_i mvn_r2-r1 sub_r3-r2-r0 and_r3-r2-r3	mvn_r2-r1 bic_r3-r2_i
tst_r0_i mov_ne_r1_i mov_r2-r3 rsb_r0-r1-r2_ror_i ror_r3-r0_i	tst_r0_i mov_ne_r1_i rsb_r0-r1-r3_ror_i ror_r3-r0_i
eor_r0-r1-r2 mov_r3-r0 add_r1-r3-r0 sub_r2-r1-r0	eor_r2-r1-r2
orr_r0-r1-r2_lsr_i add_r1-r0-r0_ror_i sub_r3-r0_i sub_r0-r1-r3	orr_r0-r1-r2_lsr_i ror_r3-r0_i add_r0-r3_i
bic_r0-r1-r2 mov_r2-r0 mvn_r3-r0 sub_r0-r2-r3	bic_r0-r1-r2 mvn_r3-r0 sub_r0-r0-r3
and_r0-r1-r0_ror_i asr_r2-r0_i bfi_r2-r2_i_i bfi_r0-r2_i_i	and_r0-r1-r0_ror_i ror_r2-r0_i bfi_r0-r2_i_i
bic_r0-r1-r0 rsb_r1-r0-r1 mvn_r0-r1 mvn_r2-r0	and_r2-r0-r1
mvn_r0-r1 mov_r1-r0 ror_r2-r1_i mvn_r0-r2	ror_r0-r1_i
sub_r0-r1-r2 mvn_r2-r0 sub_r1-r2-r0 add_r2-r1_i	sub_r0-r1-r2 mvn_r1-r0_lsl_i add_r2-r1_i
tst_r0-r1 sub_ne_r1-r2-r0_ror_i mvn_ne_r1-r2 and_r0-r1_i mov_r2-r0_ror_i	tst_r0-r1 mvn_ne_r1-r2 and_r0-r1_i mov_r2-r0_ror_i
bfi_r0-r0_i_i eor_r0-r1-r0 bfi_r2-r0_i_i and_r2-r2-r1	eor_r0-r1-r0 bfi_r2-r0_i_i and_r2-r2-r1
bic_r0-r1-r0 eor_r1-r2_i bic_r1-r0-r1 mvn_r3-r1	bic_r0-r1-r0 eor_r1-r2_i unk
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 orr_r0-r1-r0 and_r2-r2-r0	mvn_r0-r2 orr_r0-r1-r0 and_r2-r2-r0
eor_r0-r1_i mov_r2-r0 rsb_r3-r2_i orr_r2-r3_i	eor_r0-r1_i rsb_r3-r0_i orr_r2-r3_i
sub_r0-r1-r0 mvn_r2-r0 lsl_r3-r2_i mvn_r1-r3	sub_r0-r1-r0 mvn_r2-r0 mvn_r1-r2_lsl_i
lsl_r0-r1_i add_r1-r2_i asr_r0-r0_i bic_r3-r1-r0	lsl_r0-r1_i add_r1-r2_i bic_r3-r1-r0_asr_i
rsb_r0-r1_i bic_r0-r0-r1 bic_r1-r0-r1 orr_r0-r1-r2	rsb_r0-r1_i bic_r1-r0-r1 orr_r0-r1-r2
mvn_r0-r1 eor_r1-r2-r0_ror_i mov_r0-r1 lsr_r2-r0-r2	eor_r1-r2-r1_ror_i mvn_r0-r1 lsr_r2-r0-r2
rsb_r0-r1-r0_asr_i mvn_r2-r0 bic_r1-r0-r2 eor_r0-r1_i	rsb_r0-r1-r0_asr_i eor_r0-r0_i
eor_r0-r1-r2 mov_r2-r0_asr_i lsr_r2-r0-r2 mov_r0-r2	eor_r0-r1-r2 mov_r2-r0_asr_i lsr_r0-r0-r2
and_r0-r1_i mov_r2-r0 mvn_r1-r2 eor_r0-r3-r1	and_r0-r1_i mvn_r1-r0 eor_r0-r3-r1
orr_r0-r1_i asr_r1-r2-r0 mov_r2-r1 lsr_r2-r2_i	orr_r0-r1_i asr_r1-r2-r0 lsr_r2-r1_i
mov_r0-r1_lsl_i eor_r2-r0-r3_lsl_i bic_r1-r2-r1 mvn_r0-r1	mov_r0-r1_lsl_i eor_r2-r0-r3_lsl_i unk
add_r0-r1_i and_r1-r0_i mvn_r0-r1 eor_r2-r0_i	add_r0-r1_i and_r1-r0_i unk
and_r0-r1-r2 and_r3-r3-r0 bic_r3-r3-r0 mov_r0-r3	eor_r0-r3-r3
mov_r0-r1 and_r0-r0-r1_lsr_i sub_r1-r0_i add_r0-r1_i	and_r0-r1-r1_lsr_i sub_r1-r0_i add_r0-r1_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 orr_r0-r0_i	mvn_r0-r2 orr_r0-r0_i
and_r0-r1-r2 bic_r1-r2-r1 rsb_r2-r2-r1 add_r2-r2-r0	sub_r2-r1-r1
asr_r0-r0-r1 eor_r2-r3_i mov_r1-r2 orr_r3-r1-r0	eor_r2-r3_i asr_r0-r0-r1 orr_r3-r2-r0
eor_r0-r1-r2_asr_i bic_r3-r3-r1 mov_r1-r3 eor_r2-r0-r1_lsl_i	bic_r3-r3-r1 eor_r0-r1-r2_asr_i eor_r2-r0-r3_lsl_i
mov_r0-r1_lsl_i bic_r0-r2-r0 eor_r2-r0_i mvn_r0-r2	bic_r0-r2-r1_lsl_i eor_r2-r0_i mvn_r0-r2
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 sub_r0-r2_i	mvn_r2-r1 sub_r0-r2_i
mov_r0-r1 and_r2-r1-r0 sub_r1-r2-r1 and_r3-r2-r1_lsr_i	mov_r3_i
bfi_r0-r0_i_i bic_r0-r0-r1 add_r2-r0_i bic_r2-r1-r2	bic_r0-r0-r1 add_r2-r0_i bic_r2-r1-r2
tst_r0_i and_ne_r0-r1-r2 mvn_ne_r0-r3 mvn_r1-r0 lsl_r2-r1_i	tst_r0_i mvn_ne_r0-r3 mvn_r1-r0 lsl_r2-r1_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 mov_r0-r1 bfi_r3-r0_i_i	mvn_r0-r2 bfi_r3-r0_i_i
mvn_r0-r1 mvn_r2-r0 and_r3-r2_i and_r2-r3_i	and_r2-r3_i
bic_r0-r1-r2 mov_r3-r1 add_r3-r3-r0	bic_r0-r1-r2 add_r3-r1-r0
tst_r0-r1 mov_ne_r0-r1 mov_eq_r0-r1 eor_r2-r0_i	eor_r2-r1_i
orr_r0-r1-r2 mvn_r2-r0 mov_r1-r2_ror_i bic_r1-r2-r1	orr_r0-r1-r2 mvn_r2-r0 bic_r1-r2-r2_ror_i
add_r0-r0_i bfi_r1-r0_i_i orr_r0-r1-r0 lsr_r1-r0_i	add_r0-r0_i orr_r0-r1-r0 lsr_r1-r0_i
add_r0-r1_i mov_r2-r0 orr_r1-r2-r0 bfi_r0-r1_i_i	add_r0-r1_i bfi_r0-r0_i_i
and_r0-r1_i bic_r0-r0-r2 lsr_r1-r0_i and_r2-r3-r1	and_r0-r1_i unk bic_r2-r3-r0_asr_i
ror_r0-r1-r2 bic_r1-r0-r3 lsl_r2-r1_i lsr_r1-r1-r2	ror_r0-r1-r2 bic_r1-r0-r3
mvn_r0-r1 add_r2-r0-r0 bic_r1-r2-r3 mvn_r3-r1	mvn_r0-r1 unk
rsb_r0-r1-r2_lsr_i mov_r1-r0_lsr_i ror_r2-r0_i sub_r3-r2-r1	rsb_r0-r1-r2_lsr_i mov_r1-r0_lsr_i rsb_r3-r1-r0_ror_i
tst_r0-r1 mvn_ne_r2-r0 mov_r0-r2 ror_r0-r0_i	tst_r0-r1 mvn_ne_r2-r0 ror_r0-r2_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 bfi_r2-r2_i_i	bfi_r0-r0_i_i mvn_r2-r0
mov_r0-r1_asr_i orr_r2-r1_i and_r1-r2-r0_lsl_i bfi_r1-r1_i_i	mov_r0-r1_asr_i and_r1-r1-r0_lsl_i
bic_r0-r1-r2 and_r2-r3-r2 bic_r1-r1-r2 bic_r2-r0-r1	bic_r2-r1-r1
bic_r0-r1-r2 and_r2-r2_i asr_r1-r0_i and_r0-r2-r1_lsl_i	sub_r0-r1-r1
eor_r0-r1-r2 bic_r1-r2-r0 bfi_r2-r2_i_i eor_r0-r1-r2	bic_r0-r2-r1
eor_r0-r0-r1 mov_r1-r0 mvn_r2-r1 eor_r2-r2_i	eor_r0-r0-r1 mvn_r2-r0 eor_r2-r2_i
sub_r0-r1-r0 bfi_r1-r0_i_i eor_r2-r1-r0_lsl_i sub_r3-r2-r1	sub_r0-r1-r0 eor_r2-r1-r0_lsl_i sub_r3-r2-r1
add_r0-r1_i add_r2-r3-r0 mov_r1-r2 rsb_r1-r1-r3_ror_i	add_r0-r1_i add_r2-r3-r0 rsb_r1-r2-r3_ror_i
add_r0-r0-r1 mvn_r1-r0 mvn_r0-r1	add_r0-r0-r1
cmp_r0-r1 mvn_cs_r1-r0 mov_r2-r1 mov_r3-r2_lsr_i	cmp_r0-r1 mvn_cs_r1-r0 mov_r3-r1_lsr_i
bic_r0-r0-r1 add_r1-r2-r0 mvn_r2-r1 mvn_r0-r2	bic_r0-r0-r1 add_r0-r0-r2
and_r0-r0_i bfi_r1-r0_i_i bfi_r2-r1_i_i ror_r3-r2-r3	bfi_r1-r0_i_i bfi_r2-r1_i_i ror_r3-r2-r3
rsb_r0-r0_i bic_r0-r1-r0 mvn_r2-r0 rsb_r1-r3-r2	rsb_r0-r0_i unk rsb_r1-r3-r2
mov_r0-r1 orr_r0-r1-r0 and_r1-r0_i bfi_r0-r1_i_i	mov_r0-r1 and_r1-r0_i bfi_r0-r1_i_i
rsb_r0-r1_i mov_r2-r1 bic_r0-r0-r2 add_r3-r0_i	rsb_r0-r1_i bic_r0-r0-r1 orr_r3-r0_i
add_r0-r1_i bic_r1-r0-r1 add_r2-r1-r1 mov_r0-r2	add_r0-r1_i bic_r1-r0-r1 add_r0-r1-r1
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 bfi_r2-r2_i_i	mvn_r2-r0
mov_r0-r1 bic_r0-r0-r2 sub_r2-r2-r0 eor_r0-r2-r3_lsr_i	bic_r0-r1-r2 sub_r2-r2-r0 eor_r0-r2-r3_lsr_i
lsr_r0-r1_i bic_r2-r0-r1 orr_r3-r2-r1 eor_r1-r3-r1	orr_r2-r1-r1_lsr_i rsb_r1-r1-r2
add_r0-r1-r2 rsb_r2-r0-r2_asr_i sub_r3-r1-r2 mov_r0-r3	add_r0-r1-r2 rsb_r2-r0-r2_asr_i sub_r0-r1-r2
mvn_r0-r1 orr_r2-r0-r1 mov_r1-r0 orr_r2-r2-r1	mvn_r2_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 rsb_r0-r2_i lsl_r2-r1-r0 mvn_r0-r2	mvn_r1-r2 rsb_r0-r2_i lsl_r2-r1-r0 mvn_r0-r2
and_r0-r1-r2 sub_r0-r0_i bic_r2-r1-r0 bfi_r1-r2_i_i	and_r0-r1-r2 bic_r2-r1-r0 bfi_r1-r2_i_i
add_r0-r1-r1_lsr_i lsl_r1-r0_i mvn_r2-r1 bic_r2-r2-r1	add_r2-r1-r1_asr_i mvn_r2-r2_lsl_i
cmp_r0_i mvn_lt_r1-r0 mvn_ge_r1-r0 bic_r0-r1-r2	mvn_r1-r0 bic_r0-r1-r2
eor_r0-r1-r2 rsb_r2-r1-r2 add_r2-r0-r2_lsl_i and_r2-r2_i	eor_r0-r1-r2 and_r2-r0_i
lsl_r0-r1_i orr_r0-r0-r2 orr_r2-r2-r1_lsl_i orr_r2-r2-r0	lsl_r0-r1_i orr_r2-r2-r1_lsl_i orr_r2-r2-r0
bic_r0-r1-r2 bic_r3-r0-r1 bfi_r2-r2_i_i sub_r2-r2-r3	bfi_r2-r2_i_i
and_r0-r1-r2 orr_r2-r2_i orr_r3-r2-r0 add_r0-r0-r3_asr_i	and_r0-r1-r2 add_r0-r0-r2_asr_i
tst_r0-r1 and_ne_r1-r2-r0 and_eq_r1-r0_i and_r3-r1_i rsb_r1-r3_i bfi_r2-r1_i_i	unk
tst_r0-r1 mov_eq_r2-r3 mov_eq_r2_i and_r0-r3-r2_lsr_i	tst_r1-r0 mov_eq_r2_i and_r0-r3-r2_lsr_i
lsr_r0-r1-r1 and_r1-r0-r1 bfi_r1-r1_i_i rsb_r0-r2-r1	lsr_r0-r1-r1 and_r1-r0-r1 rsb_r0-r2-r1
sub_r0-r1-r2_ror_i bic_r1-r3-r1 eor_r1-r0-r1 mov_r2-r1	sub_r0-r1-r2_ror_i bic_r1-r3-r1 eor_r2-r1-r0
mov_r0-r1 bfi_r1-r0_i_i mov_r0-r1 add_r1-r0_i	bfi_r1-r1_i_i add_r1-r1_i
add_r0-r1_i rsb_r2-r0-r2 mvn_r0-r2 mov_r2-r0	add_r0-r1_i rsb_r2-r0-r2 mvn_r2-r2
and_r0-r1-r2 orr_r1-r0_i bic_r0-r1-r3 mov_r1-r0	and_r0-r1-r2 orr_r1-r0_i bic_r1-r1-r3
bic_r0-r0-r1 lsl_r1-r0_i bfi_r1-r1_i_i lsr_r2-r1_i	bic_r0-r0-r1 lsl_r1-r0_i ror_r2-r1_i
add_r0-r0-r0 orr_r1-r1-r0 lsl_r0-r1_i sub_r1-r0-r1	add_r0-r0-r0 orr_r1-r1-r0 rsb_r1-r1-r1_lsl_i
orr_r0-r1_i mov_r2-r0_lsr_i orr_r2-r2_i bic_r1-r0-r2	bic_r1-r1_i mov_r2-r1_lsr_i bic_r1-r1-r2
ror_r0-r1-r0 add_r0-r0_i bfi_r0-r0_i_i bfi_r2-r0_i_i	ror_r0-r1-r0 add_r0-r0_i bfi_r2-r0_i_i lsr_r2-r2_i
cmp_r0-r1 mov_ls_r2-r0 bfi_r3-r2_i_i and_r1-r3_i	and_r1-r3_i
cmp_r0_i mov_cs_r0_i bfi_r1-r0_i_i sub_r2-r0-r1_asr_i	cmp_r0_i mov_cs_r0_i sub_r2-r0-r1_asr_i
eor_r0-r1-r2_asr_i bfi_r1-r0_i_i sub_r3-r1-r3_lsr_i mov_r2-r3	eor_r0-r1-r2_asr_i bfi_r1-r0_i_i sub_r2-r1-r3_lsr_i
mov_r0-r1 and_r2-r0-r1 and_r3-r0-r2_lsl_i	and_r3-r1-r1_lsl_i
tst_r0-r1 mvn_ne_r2-r0 add_ne_r2-r0_i mvn_r0-r1 bic_r0-r2-r0	tst_r0-r1 add_ne_r2-r0_i mvn_r0-r1 bic_r0-r2-r0
bfi_r0-r1_i_i add_r1-r0_i rsb_r0-r1_i mvn_r2-r0	bfi_r0-r1_i_i rsb_r0-r0_i mvn_r2-r0
bic_r0-r1-r2 lsl_r1-r0_i orr_r1-r0-r1 rsb_r2-r1_i	bic_r0-r1-r2 orr_r1-r0-r0_lsl_i rsb_r2-r1_i
and_r0-r1-r2 sub_r3-r0-r2 orr_r2-r0-r2 bic_r0-r3-r2	and_r0-r1-r2 sub_r3-r0-r2 bic_r0-r3-r2
lsl_r0-r1-r1 eor_r2-r1-r0 bfi_r3-r2_i_i ror_r2-r3-r3	orr_r2-r1-r1_lsl_i bfi_r3-r2_i_i ror_r2-r3-r3
mvn_r0-r1 bfi_r2-r2_i_i orr_r0-r0-r2 mvn_r2-r0	bfi_r2-r2_i_i bic_r2-r1-r2
orr_r0-r1-r2_lsr_i mvn_r3-r2 and_r2-r2-r3 and_r2-r0-r2_ror_i	rsb_r2-r3-r3
bic_r0-r1-r0 bic_r2-r0-r1 sub_r1-r1_i add_r2-r2-r1_ror_i	sub_r2-r1_i mov_r2-r2_ror_i
rsb_r0-r1-r2_ror_i bic_r3-r1-r0 eor_r2-r3-r0 add_r2-r2-r2_asr_i	rsb_r0-r1-r2_ror_i orr_r2-r0-r1 add_r2-r2-r2_asr_i
eor_r0-r1-r0 orr_r2-r0-r2_lsr_i and_r0-r0-r1_ror_i and_r2-r0-r2	eor_r0-r0-r1 and_r2-r0-r1_ror_i
bic_r0-r1-r0 mov_r2-r0 rsb_r0-r2_i	bic_r0-r1-r0 rsb_r0-r0_i
mvn_r0-r1 mov_r1-r2 sub_r2-r0-r1 eor_r3-r2_i	mvn_r0-r1 sub_r2-r0-r2 eor_r3-r2_i
cmp_r0-r1 mvn_cc_r0-r2 bfi_r3-r0_i_i mov_r2-r3 bic_r0-r3-r2	mov_r0_i
asr_r0-r1_i sub_r0-r0-r2 and_r1-r0_i mov_r0-r1	rsb_r0-r2-r1_asr_i and_r0-r0_i
add_r0-r0_i ror_r1-r0_i orr_r2-r0-r1 bfi_r2-r2_i_i	add_r0-r0_i orr_r2-r0-r0_ror_i bfi_r2-r2_i_i
bfi_r0-r1_i_i and_r1-r2-r0_asr_i mvn_r0-r1 ror_r3-r0_i	and_r1-r2-r0_asr_i mvn_r0-r1 ror_r3-r0_i
cmp_r0-r1 mov_eq_r2-r1 mov_cs_r2-r1_lsl_i lsr_r0-r3-r0 rsb_r2-r2-r0	cmp_r0-r1 mov_cs_r2-r1_lsl_i lsr_r0-r3-r0 rsb_r2-r2-r0
bfi_r0-r0_i_i bfi_r1-r0_i_i and_r2-r1-r0 and_r1-r2-r0_ror_i	bfi_r1-r0_i_i and_r2-r1-r0 and_r1-r2-r0_ror_i
bfi_r0-r0_i_i mvn_r1-r0 lsr_r0-r2-r1	mvn_r1-r0 lsr_r0-r2-r1
rsb_r0-r1_i bic_r1-r2-r0 and_r2-r0-r1 bfi_r1-r2_i_i	rsb_r0-r1_i unk bic_r1-r2-r0
and_r0-r1-r2_asr_i orr_r1-r1-r0_lsl_i and_r3-r0-r1 mov_r2-r3	and_r2-r1-r2_asr_i
add_r0-r1-r2_lsl_i sub_r1-r1-r0 orr_r3-r1-r2 bfi_r1-r3_i_i mov_r2-r1 sub_r1-r2_i add_r3-r2-r1_lsl_i	add_r0-r1-r2_lsl_i sub_r1-r1-r0 bfi_r1-r2_i_i sub_r2-r1_i add_r3-r2-r1_lsl_i
eor_r0-r1_i sub_r1-r2-r0 eor_r3-r1_i and_r2-r3-r1 mvn_r1-r2 sub_r2-r1_i	eor_r0-r1_i sub_r1-r2-r0 orr_r3-r1_i rsb_r2-r3_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 mvn_r0-r2 ror_r1-r0_i bic_r3-r3_i add_r0-r3-r1_asr_i mvn_r3-r0	tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 mvn_r1-r2_ror_i bic_r3-r3_i add_r0-r3-r1_asr_i mvn_r3-r0
mov_r0-r1 bic_r2-r1_i add_r1-r0-r2 bfi_r3-r0_i_i sub_r3-r3_i rsb_r2-r3-r1_asr_i add_r0-r3-r2	bic_r2-r1_i add_r1-r1-r2 asr_r0-r1_i
rsb_r0-r1-r2 asr_r3-r0-r3 orr_r1-r3_i eor_r0-r0_i orr_r1-r1-r0 and_r3-r1_i	rsb_r0-r1-r2 asr_r1-r0-r3 eor_r0-r0_i orr_r1-r1-r0 and_r3-r1_i
eor_r0-r1-r0_lsl_i cmp_r2-r0 rsb_ne_r1-r3_i and_r0-r1-r0_ror_i eor_r3-r0-r2 mov_r0-r3 sub_r3-r0-r3	sub_r3-r0-r0
eor_r0-r1-r2 eor_r0-r2-r0 add_r1-r0-r2 and_r1-r1-r0_lsr_i add_r3-r2-r0 ror_r2-r1-r3	add_r3-r2-r1 and_r1-r3-r1_lsr_i ror_r2-r1-r3
tst_r0_i mov_ne_r0-r1 and_r2-r1-r0_lsr_i orr_r1-r2-r0 mov_r0-r2 orr_r3-r0-r1 orr_r3-r0-r3	tst_r0_i mov_ne_r0-r1 and_r2-r1-r0_lsr_i orr_r3-r0-r2
eor_r0-r1-r2_ror_i add_r1-r0_i add_r2-r0-r2_lsl_i orr_r3-r1-r2 asr_r0-r3_i ror_r2-r0-r0 sub_r1-r2-r3	and_r0-r0-r1 mvn_r2-r3 orr_r3-r2-r0 add_r3-r3-r2_lsl_i
add_r0-r1_i bic_r2-r3-r0 tst_r2_i mvn_ne_r3-r2 mov_r2-r3 sub_r1-r2-r3_asr_i	add_r0-r1_i bic_r2-r3-r0 tst_r2_i mvn_ne_r3-r2 sub_r1-r3-r3_asr_i
tst_r0_i and_eq_r1-r0-r2_ror_i tst_r1-r0 and_eq_r1-r3-r0_asr_i bic_r2-r1_i and_r0-r2_i bic_r3-r0_i sub_r3-r3_i	mvn_r3_i
tst_r0_i rsb_ne_r1-r2-r3 orr_r1-r1_i sub_r2-r1_i orr_r0-r1_i eor_r2-r2-r0	tst_r0_i rsb_ne_r1-r2-r3 bic_r2-r1_i orr_r0-r1_i eor_r2-r2-r0
ror_r0-r1_i asr_r2-r0_i and_r3-r0_i sub_r1-r3_i eor_r2-r1-r2 orr_r1-r2_i	ror_r2-r1_i add_r3-r2-r2 unk eor_r0-r3-r2_asr_i orr_r1-r0_i
sub_r0-r1-r2_ror_i tst_r3-r0 mvn_eq_r1-r3 and_r1-r1-r0_lsl_i and_r1-r1_i	mov_r1_i
cmp_r0-r1 rsb_cc_r2-r3-r0 eor_r3-r2_i ror_r0-r1-r2 orr_r3-r0-r3 bic_r2-r3_i mov_r1-r2	cmp_r0-r1 rsb_cc_r2-r3-r0 eor_r3-r2_i ror_r0-r1-r2 orr_r3-r0-r3 bic_r1-r3_i
orr_r0-r1-r2_ror_i eor_r3-r2-r1_ror_i mov_r2-r0 eor_r3-r3-r1 ror_r2-r2-r3 and_r2-r2_i bic_r0-r1-r2 bic_r1-r0_i	bic_r1-r1_i
eor_r0-r0-r1_lsr_i eor_r2-r0-r1_lsl_i mov_r1-r3 mvn_r3-r1 lsr_r0-r2_i ror_r1-r0-r3 bic_r0-r1_i rsb_r1-r1-r0_lsl_i	eor_r0-r0-r1_lsr_i eor_r2-r0-r1_lsl_i lsr_r0-r2_i mvn_r3-r3 ror_r1-r0-r3 bic_r0-r1_i rsb_r1-r1-r0_lsl_i
mov_r0-r1 bfi_r1-r0_i_i and_r2-r1_i lsr_r3-r1-r2 rsb_r2-r2_i sub_r3-r3-r2	bfi_r1-r1_i_i and_r2-r1_i lsr_r3-r1-r2 rsb_r2-r2_i sub_r3-r3-r2
cmp_r0-r1 mov_ge_r1-r2 eor_lt_r1-r0_i bic_r1-r1-r3 bfi_r0-r1_i_i lsr_r3-r0_i	lsr_r3-r0_i
tst_r0-r1 mov_ne_r0-r1 mov_eq_r0-r2 tst_r0_i rsb_ne_r3-r1-r2_ror_i sub_ne_r3-r1-r2_lsr_i orr_r0-r0-r2 add_r1-r0-r3_asr_i	tst_r0-r1 mov_ne_r0-r1 mov_eq_r0-r2 tst_r0_i sub_ne_r3-r1-r2_lsr_i orr_r0-r0-r2 add_r1-r0-r3_asr_i
cmp_r0-r1 eor_cc_r1-r0-r2 add_hi_r1-r1_i and_r2-r1_i mov_r0-r2 and_r3-r1-r0_ror_i lsr_r0-r2-r3 mov_r1-r0 orr_r0-r1_i lsr_r0-r0-r0	bic_r0-r0-r0
bic_r0-r1-r0 tst_r0-r1 orr_eq_r2-r1_i mov_r0-r2 mvn_r2-r0 bic_r0-r2_i asr_r2-r0-r2	rsb_r0-r1-r0 tst_r1-r0 orr_eq_r2-r1_i mvn_r2-r2 asr_r2-r2-r2
rsb_r0-r1-r2_asr_i and_r0-r1-r0 tst_r1-r3 mov_ne_r3-r1 mov_eq_r3-r0 mov_r1-r3	rsb_r0-r1-r2_asr_i and_r0-r1-r0 tst_r1-r3 orr_ge_r1-r0-r0
bfi_r0-r0_i_i rsb_r0-r0-r1_lsr_i cmp_r2-r1 eor_cc_r2-r2-r3 mvn_ls_r2-r1 orr_r2-r0-r2_lsl_i	bfi_r0-r0_i_i rsb_r0-r0-r1_lsr_i cmp_r2-r1 mvn_ls_r2-r1 orr_r2-r0-r2_lsl_i
rsb_r0-r1-r0 asr_r1-r0_i lsl_r2-r0-r1 bfi_r3-r2_i_i lsr_r0-r3_i mov_r1-r0	rsb_r0-r1-r0 asr_r1-r0_i lsl_r2-r0-r1 bfi_r3-r2_i_i mov_r1-r3_lsr_i
bfi_r0-r0_i_i eor_r1-r2-r0_lsr_i tst_r2-r0 mvn_eq_r0-r1 mov_r3-r0 lsl_r3-r3_i	bfi_r0-r0_i_i tst_r2-r0 eor_r1-r2-r0_lsr_i mvn_eq_r0-r1 lsl_r3-r0_i
lsr_r0-r1_i tst_r2-r1 orr_eq_r2-r0-r1_ror_i eor_r2-r2_i lsl_r3-r2_i bic_r2-r3_i sub_r2-r2_i	lsr_r0-r1_i tst_r2-r1 orr_eq_r2-r0-r1_ror_i eor_r2-r2_i lsl_r3-r2_i sub_r2-r3_i
bic_r0-r1-r0 mov_r1-r2 mov_r3-r1 and_r0-r3-r0 add_r1-r0-r1 bfi_r2-r1_i_i rsb_r1-r2-r1_ror_i	bic_r0-r1-r0 and_r0-r2-r0 add_r1-r0-r2 bfi_r2-r1_i_i rsb_r1-r2-r1_ror_i
bfi_r0-r1_i_i orr_r1-r0-r2 mvn_r2-r1 ror_r3-r2_i orr_r0-r1_i eor_r0-r0-r3	bfi_r0-r1_i_i orr_r1-r0-r2 mvn_r3-r1_ror_i orr_r0-r1_i eor_r0-r0-r3
orr_r0-r0_i tst_r1-r2 eor_ne_r3-r2-r1_lsr_i eor_eq_r3-r1-r0_lsl_i bfi_r0-r3_i_i orr_r3-r0_i	eor_r3-r2-r1_ror_i tst_r2-r1 sub_eq_r3-r1_i bfi_r0-r3_i_i orr_r3-r0_i
rsb_r0-r1-r0 mov_r2-r0 mov_r3-r2 eor_r2-r3_i eor_r0-r0-r2_lsr_i sub_r1-r2-r0_lsr_i	rsb_r0-r1-r0 eor_r2-r0_i eor_r0-r0-r2_lsr_i sub_r1-r2-r0_lsr_i
cmp_r0_i orr_ne_r1-r2_i sub_r3-r0-r1 eor_r3-r0-r3_asr_i mvn_r2-r3 mov_r3-r2	cmp_r0_i orr_ne_r1-r2_i sub_r3-r0-r1 eor_r3-r0-r3_asr_i mvn_r3-r3_asr_i
eor_r0-r1-r2 bic_r1-r2-r1 rsb_r2-r1-r0 rsb_r3-r1-r2	rsb_r3-r2-r1
rsb_r0-r0_i mov_r1-r0 add_r2-r1-r1 eor_r0-r2_i	rsb_r0-r0_i add_r2-r0-r0 eor_r0-r2_i
eor_r0-r1_i and_r2-r1-r2 and_r3-r2-r0 add_r0-r1-r3	bic_r0-r1_i and_r3-r2-r0 add_r0-r1-r3
mov_r0-r1 add_r1-r0-r0_ror_i rsb_r1-r1-r2_lsr_i eor_r0-r2-r1_lsl_i	add_r1-r1-r1_lsr_i rsb_r1-r1-r2_ror_i eor_r0-r2-r1_lsl_i
sub_r0-r1-r2_lsr_i orr_r0-r0_i mov_r1-r0 eor_r2-r1-r0	mov_r2_i
lsr_r0-r0-r1 mvn_r2-r1 and_r1-r2-r0 asr_r2-r0-r1	lsr_r0-r0-r1 bic_r1-r0-r1 asr_r2-r0-r1
bfi_r0-r0_i_i bfi_r1-r2_i_i lsl_r0-r0_i eor_r1-r1-r0_lsr_i	bfi_r1-r2_i_i lsl_r0-r0_i eor_r1-r1-r0_lsr_i
cmp_r0-r1 mov_cc_r1_i mov_cs_r1_i mov_r0-r1 lsr_r2-r0_i bfi_r3-r2_i_i	unk
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 and_r3-r2-r0_asr_i mov_r0-r3	unk mvn_r0-r2
add_r0-r1-r0 rsb_r2-r0-r3 mov_r3-r0 orr_r0-r3-r2_asr_i	add_r0-r1-r0 rsb_r2-r0-r3 orr_r0-r0-r2_asr_i
orr_r0-r1-r2_ror_i sub_r3-r0-r2_asr_i add_r1-r3_i bfi_r1-r1_i_i	orr_r0-r1-r2_ror_i sub_r3-r0-r2_asr_i add_r1-r3_i
asr_r0-r1-r2 bic_r2-r0-r3 mvn_r0-r3 bic_r0-r2-r0	rsb_r0-r2-r2
lsr_r0-r0-r1 rsb_r2-r0_i bfi_r2-r2_i_i lsr_r1-r2-r2	lsr_r0-r0-r1 rsb_r2-r0_i lsr_r1-r2-r2 mvn_r2-r1_lsl_i
and_r0-r1_i bic_r0-r0-r1 eor_r2-r3-r1 bic_r2-r2-r0	eor_r2-r3-r1
eor_r0-r1-r2 mov_r3-r0 eor_r3-r3_i sub_r3-r3_i	eor_r0-r1-r2 eor_r3-r0_i sub_r3-r3_i
cmp_r0-r1 and_ls_r2-r2-r0 rsb_r3-r3-r2 sub_r0-r3-r2	rsb_r0-r3_i
mov_r0-r1 ror_r1-r0_i bfi_r2-r1_i_i bfi_r3-r2_i_i	unk add_r2-r0-r1_ror_i bfi_r3-r2_i_i
add_r0-r0-r1 lsr_r1-r0-r0 ror_r0-r1_i eor_r0-r1-r0	add_r0-r0-r1 lsr_r1-r0-r0 eor_r0-r1-r1_ror_i
add_r0-r1_i mov_r1-r0 bfi_r1-r1_i_i add_r1-r1-r2_ror_i	add_r0-r1_i add_r1-r0-r2_ror_i
mov_r0-r1 bic_r1-r2-r3 bic_r0-r0-r1 bfi_r0-r0_i_i	unk and_r0-r0-r1
cmp_r0-r1 mov_cs_r0-r1 bfi_r1-r0_i_i bfi_r2-r1_i_i	bfi_r2-r1_i_i
cmp_r0_i mvn_lt_r1-r2 mvn_ne_r1-r0 rsb_r2-r1-r3 bfi_r1-r2_i_i	cmp_r0_i mvn_ne_r1-r0 rsb_r2-r1-r3 bfi_r1-r2_i_i
cmp_r0_i mov_ne_r1-r0_ror_i mvn_ne_r1-r2 eor_r2-r1_i bfi_r0-r2_i_i	cmp_r0_i mvn_ne_r1-r2 eor_r2-r1_i bfi_r0-r2_i_i
bic_r0-r1-r2 bfi_r0-r0_i_i add_r3-r3_i bic_r1-r3-r0	bic_r0-r1-r2 add_r3-r3_i bic_r1-r3-r0
tst_r0-r1 mov_ne_r1_i lsr_r0-r1_i bic_r1-r1-r0 lsl_r0-r1_i	tst_r0-r1 mov_ne_r1_i bic_eq_r1-r1-r1_lsr_i add_r0-r1-r1
bic_r0-r0-r1 asr_r2-r0_i asr_r3-r1_i bic_r1-r2-r3	bic_r0-r0-r1 asr_r2-r0_i bic_r1-r2-r1_asr_i
bic_r0-r1-r0 mov_r2-r0 and_r3-r2_i	bic_r0-r1-r0 and_r3-r0_i
bfi_r0-r0_i_i eor_r1-r2-r0 lsr_r3-r1_i sub_r2-r3_i	eor_r1-r2-r0 lsr_r3-r1_i sub_r2-r3_i
ror_r0-r1-r1 sub_r2-r0_i mvn_r0-r2 mov_r3-r0	ror_r0-r1-r1 sub_r2-r0_i mvn_r3-r2
sub_r0-r1_i rsb_r0-r0-r2 rsb_r0-r2-r0 add_r0-r0_i	rsb_r2-r1_i add_r0-r2_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2_i mov_r1-r2 eor_r2-r1_i	mov_r2-r0 tst_r0-r1 mov_eq_r2_i eor_r2-r2_i
ror_r0-r1-r2 mov_r1-r0 orr_r0-r1-r2	ror_r0-r1-r2 orr_r0-r0-r2
mvn_r0-r1 bic_r1-r2-r0 eor_r3-r0-r1 add_r0-r0-r3	mvn_r0-r1 bic_r1-r2-r0 add_r0-r1-r0_lsl_i
mvn_r0-r1 mvn_r2-r0 sub_r0-r2_i rsb_r2-r0_i	sub_r0-r1_i rsb_r2-r0_i
add_r0-r0_i mov_r1-r2 orr_r0-r0_i orr_r2-r0-r1	add_r0-r0_i orr_r0-r0_i orr_r2-r0-r2
sub_r0-r1-r0 mvn_r2-r0 lsl_r1-r2_i and_r2-r0-r1	sub_r0-r1-r0 mvn_r2-r0 and_r2-r0-r2_lsl_i
rsb_r0-r1-r2 mov_r1-r2 rsb_r2-r1-r2_lsl_i asr_r0-r2-r0	rsb_r0-r1-r2 rsb_r2-r2-r2_lsl_i asr_r0-r2-r0
cmp_r0-r1 add_cc_r0-r0-r2 bic_r3-r0-r3 bfi_r3-r3_i_i mov_r0-r3	cmp_r0-r1 add_cc_r0-r0-r2 bic_r3-r0-r3 mov_r0-r3
mov_r0-r1 lsr_r0-r0-r2 bic_r0-r3-r0 and_r3-r0-r1	lsr_r0-r1-r2 bic_r0-r3-r0 and_r3-r0-r1
tst_r0_i and_ne_r1-r2-r1 mov_ne_r1_i sub_r3-r1-r0 and_r2-r3_i	tst_r0_i mov_ne_r1_i sub_r3-r1-r0 and_r2-r3_i
mov_r0-r1 mvn_r2-r0 sub_r0-r0_i rsb_r1-r2-r0_asr_i	rsb_r2-r1_i sub_r1-r1-r2_asr_i
mov_r0-r1_lsr_i lsr_r0-r0_i add_r1-r0-r0 mov_r0-r1	mov_r0-r1_lsr_i lsr_r0-r0_i add_r0-r0-r0
sub_r0-r1-r2_lsr_i sub_r3-r1_i bfi_r1-r0_i_i add_r1-r3-r1_asr_i	sub_r3-r1_i add_r1-r3-r1_asr_i
bfi_r0-r1_i_i mov_r2-r0 asr_r3-r1-r3 eor_r2-r3-r2	bfi_r0-r1_i_i asr_r3-r1-r3 eor_r2-r3-r0
lsr_r0-r1_i mvn_r1-r0 add_r2-r1-r0 add_r3-r2-r3_asr_i	mvn_r2_i add_r3-r2-r3_asr_i
mvn_r0-r1 lsl_r1-r0_i and_r0-r1_i ror_r2-r0_i	bic_r2-r1-r1
lsl_r0-r1_i mvn_r2-r0 lsr_r3-r2_i sub_r3-r3-r1	mvn_r2-r1_lsl_i rsb_r3-r1-r2_lsr_i
eor_r0-r1-r2 bic_r1-r2-r0 and_r0-r1_i lsr_r3-r0_i	bic_r3-r1-r1
and_r0-r1-r2 and_r1-r1-r0 add_r0-r1_i asr_r2-r0_i	and_r0-r2-r1 add_r0-r0_i asr_r2-r0_i
lsl_r0-r1_i bic_r1-r0-r2 bic_r2-r2-r1 add_r0-r2-r1	lsl_r0-r1_i orr_r0-r2-r0
cmp_r0-r1 and_lt_r1-r2_i and_ge_r1-r2_i orr_r1-r1-r0_lsr_i	add_r0-r0_i and_ge_r1-r2_i orr_r1-r1-r0_lsr_i
and_r0-r1_i asr_r2-r0_i mov_r0-r2 and_r2-r1-r0	and_r0-r1_i and_r2-r0-r0_lsr_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r0 sub_r0-r2-r1_lsl_i and_r3-r0_i	tst_r0-r1 mov_ne_r2-r3 sub_ne_r0-r2-r0_lsl_i and_r3-r0_i
cmp_r0_i mvn_hi_r1-r0 and_r2-r2_i lsr_r2-r2_i asr_r2-r2-r1	mov_r2_i
cmp_r0-r1 rsb_lt_r2-r2-r1 mov_r3-r2 mvn_r2-r3	cmp_r0-r1 rsb_lt_r2-r2-r1 mvn_r2-r2
ror_r0-r1-r2 rsb_r2-r0_i mvn_r0-r2 asr_r2-r0_i	ror_r0-r1-r2 rsb_r3-r0_i mvn_r2-r3_asr_i
eor_r0-r1_i orr_r2-r0_i and_r1-r1-r0_lsl_i bic_r3-r1-r2	mov_r3_i
bic_r0-r0-r1 orr_r0-r0-r2_lsl_i mov_r1-r0 add_r2-r1-r2	bic_r0-r0-r1 orr_r0-r0-r2_lsl_i add_r2-r0-r2
mov_r0-r1 and_r0-r0-r1_lsl_i and_r2-r1-r3 orr_r0-r2-r0	and_r0-r1-r1_lsl_i and_r2-r1-r3 orr_r0-r2-r0
tst_r0-r1 eor_ne_r0-r2-r1_lsl_i sub_ne_r0-r2-r3 mvn_r1-r2 add_r1-r0-r1	tst_r0-r1 sub_ne_r0-r2-r3 mvn_r1-r2 add_r1-r0-r1
tst_r0_i mvn_eq_r1-r2 bfi_r1-r1_i_i and_r0-r3-r1_ror_i	tst_r0_i mvn_cs_r1-r2 and_r0-r3-r1_ror_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 bic_r0-r2-r3 eor_r3-r0_i bfi_r3-r3_i_i	add_r3-r3_i mvn_eq_r2-r3 bic_r0-r2-r3 eor_r3-r0_i bfi_r3-r3_i_i
sub_r0-r1-r0_lsl_i orr_r0-r0-r2 and_r3-r0_i and_r2-r3_i	and_r2-r0_i
and_r0-r1-r0_asr_i orr_r1-r1-r0 orr_r0-r1-r2 bfi_r0-r0_i_i	orr_r0-r1-r2 bfi_r0-r0_i_i
cmp_r0-r1 mvn_ge_r2-r1 lsr_r0-r0-r0 sub_r1-r0-r2_lsr_i mov_r3-r1 and_r1-r3-r2_lsr_i and_r2-r1-r2	cmp_r0-r1 mvn_ge_r2-r1 lsr_r0-r0-r0 sub_r1-r0-r2_ror_i and_r1-r1-r2_lsr_i and_r2-r1-r2
lsl_r0-r1_i orr_r1-r0-r2 mvn_r0-r3 lsr_r0-r1-r0 sub_r2-r1-r0_asr_i eor_r3-r2-r1_ror_i ror_r2-r3_i	orr_r1-r2-r1_lsl_i mvn_r0-r3 lsr_r0-r1-r0 sub_r2-r1-r0_asr_i eor_r3-r2-r1_ror_i ror_r2-r3_i
tst_r0_i orr_ne_r1-r1-r2_lsl_i rsb_r3-r2-r1 lsr_r3-r0-r3 rsb_r3-r2-r3_asr_i rsb_r1-r3_i and_r1-r1_i	rsb_r3-r2-r1 lsr_r3-r0-r3 rsb_r3-r2-r3_asr_i rsb_r1-r3_i and_r1-r1_i
mvn_r0-r1 rsb_r2-r0-r3 ror_r1-r2_i add_r1-r1-r0 mov_r3-r1 eor_r3-r3-r0_asr_i orr_r3-r3-r0	mvn_r0-r1 rsb_r2-r0-r3 add_r1-r0-r2_ror_i eor_r3-r1-r0_asr_i orr_r3-r3-r0
tst_r0-r1 and_ne_r1-r1-r2 and_r2-r3-r1 eor_r2-r0-r2_asr_i sub_r0-r2-r3 orr_r1-r2-r0 add_r1-r1-r3 sub_r1-r2-r1	tst_r0-r1 and_ne_r1-r1-r2 and_r2-r3-r1 eor_r2-r0-r2_asr_i sub_r0-r2-r3 orr_r1-r2-r0 sub_r1-r0-r1
bfi_r0-r0_i_i add_r1-r2-r0 mov_r0-r2 asr_r2-r1_i rsb_r1-r0-r2_asr_i add_r0-r2-r1_lsr_i	bfi_r0-r0_i_i add_r1-r2-r0 mov_r1-r1_asr_i rsb_r2-r2-r1_asr_i add_r0-r1-r2_lsr_i
lsr_r0-r0-r1 cmp_r2-r0 rsb_cs_r3-r3-r2_lsr_i add_r2-r3_i eor_r3-r2_i and_r3-r2-r3	lsr_r0-r0-r1 cmp_r2-r0 rsb_cs_r3-r3-r2_lsr_i add_r2-r3_i bic_r3-r2_i
add_r0-r1-r0 and_r2-r0-r2 orr_r0-r2-r0_ror_i asr_r0-r2-r0 and_r1-r0_i eor_r3-r1_i and_r3-r3_i add_r1-r3-r3_lsl_i	add_r0-r1-r0 and_r2-r0-r2 orr_r0-r2-r0_ror_i asr_r0-r2-r0 and_r1-r0_i rsb_r3-r1_i add_r1-r3-r3_lsl_i
and_r0-r0-r1_lsr_i cmp_r0_i sub_lt_r2-r1-r0_lsr_i mov_r0-r2 eor_r3-r0-r2 and_r1-r3_i eor_r2-r3-r1_asr_i	sub_r2-r1-r1
and_r0-r1-r0_lsl_i lsl_r2-r2_i orr_r1-r1-r2 tst_r1-r2 orr_eq_r1-r2-r1 eor_r2-r0-r1 rsb_r0-r2-r3_lsr_i	lsl_r2-r2_i and_r0-r1-r0_lsl_i orr_r1-r2-r1 eor_r2-r0-r1 rsb_r0-r2-r3_lsr_i
cmp_r0-r1 and_ne_r1-r2-r1_lsr_i and_hi_r1-r3_i and_r0-r1_i lsr_r1-r0_i add_r0-r1_i	mov_r0_i
and_r0-r1_i add_r2-r0-r1_asr_i mov_r3-r2 orr_r2-r2_i add_r2-r2_i sub_r1-r3-r2 eor_r3-r1_i eor_r1-r3_i	and_r0-r1_i add_r2-r0-r1_asr_i unk
add_r0-r1-r0 eor_r0-r0_i mov_r1-r0 and_r0-r1-r0_asr_i mov_r1-r0 rsb_r2-r2-r1_lsr_i sub_r1-r2-r1 mvn_r2-r1	add_r0-r1-r0 eor_r0-r0_i and_r0-r0-r0_asr_i rsb_r2-r2-r0_lsr_i sub_r1-r2-r0 mvn_r2-r1
sub_r0-r1-r0 and_r2-r0-r2 eor_r3-r2-r0_lsl_i bic_r1-r0_i sub_r0-r1-r2_asr_i sub_r2-r0-r3 mov_r3-r2	sub_r0-r1-r0 and_r2-r0-r2 eor_r3-r2-r0_lsl_i bic_r1-r0_i sub_r0-r1-r2_asr_i rsb_r3-r3-r0
eor_r0-r1-r2_lsl_i and_r2-r3_i rsb_r3-r2_i bfi_r1-r0_i_i and_r3-r1-r3 orr_r1-r3-r1_lsl_i and_r2-r1_i and_r2-r2_i	and_r2-r3_i
cmp_r0-r1 mov_eq_r0-r1 asr_r1-r0-r1 cmp_r1-r2 orr_lt_r2-r3_i rsb_r1-r2-r3 asr_r3-r1_i and_r0-r3_i	asr_r1-r0-r1 cmp_r1-r2 orr_lt_r2-r3_i rsb_r1-r2-r3 asr_r3-r1_i and_r0-r3_i
orr_r0-r0-r1_lsr_i orr_r2-r2-r3 orr_r1-r2-r0 bic_r2-r3-r1 and_r0-r2_i mvn_r2-r0 lsl_r1-r1_i and_r2-r2-r1_ror_i	orr_r0-r0-r1_lsr_i orr_r2-r2-r3 orr_r1-r0-r2 mvn_r4-r1_lsl_i mvn_r2-r4_ror_i
and_r0-r1-r2 ror_r1-r0-r0 tst_r0-r1 rsb_ne_r0-r2-r3 rsb_eq_r0-r0-r2_lsl_i add_r1-r0-r2	mov_r0-r1 lsl_r2-r0_i tst_r2-r3 sub_ne_r1-r0_i lsr_r3-r1-r1 and_r0-r3_i
tst_r0_i sub_eq_r0-r1-r2 eor_r1-r0_i eor_r0-r0-r1_lsl_i eor_r2-r1-r0 mvn_r0-r2 orr_r0-r1-r0_asr_i and_r1-r0_i bic_r3-r0-r1	tst_r0_i sub_eq_r0-r1-r2 eor_r1-r0_i eor_r0-r0-r1_lsl_i eor_r2-r1-r0 mvn_r0-r2 orr_r0-r1-r0_asr_i bic_r3-r0_i
asr_r0-r1-r2 and_r1-r0_i and_r0-r1-r0 sub_r3-r0_i	asr_r0-r1-r2 and_r1-r0_i sub_r3-r1_i
mvn_r0-r1 rsb_r1-r0-r2_lsr_i mov_r0-r1 and_r2-r0_i	mvn_r0-r1 rsb_r1-r0-r2_lsr_i and_r2-r1_i
mov_r0-r1 lsl_r1-r0_i lsr_r2-r1_i	lsl_r1-r1_i ror_r2-r1_i
tst_r0-r1 mov_eq_r1-r0 and_r0-r1-r0 mvn_r1-r0 bfi_r2-r1_i_i	tst_r0-r1 and_ne_r0-r0-r1 mvn_r1-r0 bfi_r2-r1_i_i
and_r0-r1-r2 mvn_r1-r0 add_r1-r1_i bfi_r0-r1_i_i	and_r0-r1-r2 bfi_r0-r0_i_i
bfi_r0-r1_i_i bfi_r0-r0_i_i mov_r1-r0_asr_i	mov_r1-r0_asr_i
rsb_r0-r1_i mvn_r2-r0 orr_r3-r1_i eor_r1-r3-r2	sub_r2-r1_i orr_r3-r1_i eor_r1-r3-r2
tst_r0-r1 mov_ne_r2-r3 bic_r1-r2-r1 bfi_r1-r1_i_i	tst_r0-r1 mov_ne_r2-r3 bic_r1-r2-r1
mov_r0-r1 bic_r0-r2-r0 mov_r1-r0_lsr_i mov_r0-r1_asr_i	bic_r0-r2-r1 mov_r1-r0_lsr_i mov_r0-r1_asr_i
mvn_r0-r1 add_r0-r0-r1 mov_r1-r0 eor_r2-r1_i	mvn_r0-r1 eor_r0-r0-r1 sub_r2-r0_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 eor_r2-r1-r2 sub_r3-r2_i	mvn_r3_i
and_r0-r1_i sub_r2-r2-r0_ror_i mov_r1-r3 lsl_r0-r1-r2	lsl_r0-r3-r2
bfi_r0-r1_i_i bfi_r2-r0_i_i eor_r1-r0-r2 orr_r2-r1_i	eor_r1-r2-r0 bic_r1-r1_i orr_r2-r1_i
and_r0-r1_i eor_r1-r0_i add_r0-r1_i sub_r2-r0-r1	mov_r2_i
bfi_r0-r0_i_i asr_r0-r0_i lsl_r0-r0-r0 mvn_r1-r0	asr_r0-r0_i lsl_r0-r0-r0 mvn_r1-r0
rsb_r0-r0-r1 mov_r1-r0 rsb_r0-r1_i sub_r0-r0_i	rsb_r0-r0-r1 rsb_r0-r0_i sub_r0-r0_i
orr_r0-r1-r0_ror_i sub_r1-r0_i add_r0-r1-r1_lsl_i mov_r2-r0	orr_r0-r1-r0_ror_i sub_r1-r0_i add_r2-r1-r1_lsl_i
tst_r0-r1 add_ne_r2-r0-r3 add_eq_r2-r3-r0 eor_r1-r3-r2_lsl_i	tst_r0-r1 add_r2-r0-r3 eor_r1-r3-r2_lsl_i
tst_r0-r1 mov_ne_r2_i bfi_r0-r0_i_i asr_r2-r2-r0 sub_r0-r2_i	tst_r0-r1 mov_ne_r2_i asr_r2-r2-r0 sub_r0-r2_i
eor_r0-r0-r1_ror_i mov_r2-r0 mov_r1-r2 rsb_r0-r1_i	eor_r0-r0-r1_ror_i rsb_r0-r0_i
eor_r0-r1-r0 rsb_r1-r2_i orr_r0-r0-r1 bic_r1-r1-r0	mov_r1_i
cmp_r0_i mov_eq_r1-r2_lsr_i bic_r2-r2-r1 bic_r1-r1-r2	cmp_r0_i mov_eq_r1-r2_lsr_i bic_r2-r2-r1
mvn_r0-r1 mvn_r2-r0 eor_r1-r2_i orr_r0-r1_i	orr_r0-r1_i
and_r0-r0_i sub_r0-r1-r0_lsr_i add_r1-r0-r2_lsl_i bic_r1-r1-r2	add_r0-r1-r2_lsl_i bic_r1-r0-r2
tst_r0-r1 mov_eq_r2_i mov_r1-r2 eor_r1-r2-r1_ror_i	tst_r0-r1 mvn_ls_r2_i eor_r1-r2-r2_ror_i
eor_r0-r1_i mov_r2-r0 ror_r0-r2-r3 orr_r3-r0_i	eor_r0-r1_i ror_r0-r0-r3 orr_r3-r0_i
sub_r0-r1-r0 rsb_r0-r2-r0_asr_i mvn_r3-r1 orr_r0-r0-r3	sub_r0-r1-r0 rsb_r0-r2-r0_asr_i unk
sub_r0-r1-r0 mvn_r2-r0 mov_r3-r2_lsl_i bic_r0-r1-r3	sub_r0-r1-r0 mvn_r2-r0 bic_r0-r1-r2_lsl_i
orr_r0-r0_i bfi_r1-r2_i_i mov_r2-r0 bic_r3-r2-r1	bfi_r1-r2_i_i orr_r0-r0_i bic_r3-r0-r1
cmp_r0-r1 orr_ne_r2-r0-r1_lsl_i orr_eq_r2-r2_i bfi_r0-r2_i_i bic_r3-r0-r1 bic_r3-r3-r0	mov_r3_i
eor_r0-r0-r1 bic_r2-r0-r1 and_r0-r2-r3_ror_i bic_r0-r1-r0	lsl_r0-r1_i
orr_r0-r1-r2_ror_i bic_r0-r1-r0 lsr_r1-r0-r3 orr_r2-r0-r1_ror_i	eor_r2-r0-r0
tst_r0-r1 mov_eq_r2_i mov_eq_r2_i bfi_r3-r2_i_i mov_r1-r3_lsl_i add_r0-r1-r1	tst_r0-r1 mov_eq_r2_i bfi_r3-r2_i_i mov_r1-r3_lsl_i add_r0-r1-r1
mvn_r0-r1 eor_r2-r0-r1 bfi_r2-r2_i_i mov_r1-r2_asr_i	mvn_r1_i
tst_r0-r1 and_ne_r2-r3_i and_eq_r2-r0_i and_r2-r1-r2_lsr_i	and_r2-r2_i
mov_r0-r1_lsl_i ror_r2-r0-r0 bic_r1-r1-r2 bfi_r0-r1_i_i	mov_r0-r1_lsl_i bfi_r0-r1_i_i
tst_r0-r1 sub_ne_r2-r3-r2 sub_eq_r2-r3_i add_r3-r2_i sub_r3-r3-r2 eor_r3-r3-r0	eor_r3-r0_i
bfi_r0-r0_i_i mov_r1-r0 orr_r2-r1_i mov_r0-r2_lsr_i	bfi_r0-r0_i_i orr_r2-r0_i mov_r0-r2_lsr_i
bfi_r0-r0_i_i and_r1-r1-r0_ror_i and_r2-r1-r2_lsr_i and_r1-r3-r2	and_r1-r1-r0_ror_i and_r2-r1-r2_lsr_i and_r1-r3-r2
mvn_r0-r1 orr_r1-r2_i bic_r0-r1-r0 orr_r3-r3-r0_asr_i	and_r0-r2-r1 orr_r3-r3-r0_asr_i
bic_r0-r1-r2 bic_r2-r1-r0 mov_r3-r2 mvn_r1-r3	bic_r0-r1-r2 unk
mov_r0-r1 eor_r0-r0-r2 lsl_r1-r0_i orr_r3-r1-r0	eor_r0-r1-r2 orr_r3-r0-r0_lsl_i
mvn_r0-r1 rsb_r0-r2-r0 add_r1-r3-r0 mov_r0-r1	mvn_r0-r1 rsb_r0-r2-r0 add_r0-r0-r3
mvn_r0-r1 add_r2-r1-r3 eor_r1-r1-r0 and_r2-r2-r1_ror_i	add_r2-r1-r3
orr_r0-r0_i mvn_r1-r0 orr_r2-r3-r1_asr_i and_r0-r2_i	mvn_r1-r0 orr_r2-r3-r1_ror_i and_r0-r2_i
eor_r0-r1-r2 mov_r2-r1 orr_r0-r2-r0 bic_r2-r2-r0	sub_r2-r0-r0
tst_r0-r1 add_eq_r1-r1-r0 bfi_r2-r1_i_i orr_r2-r2_i	mov_r1-r1 bfi_r2-r1_i_i orr_r2-r2_i
bic_r0-r0-r1 bfi_r1-r0_i_i bic_r2-r0-r1 and_r1-r0-r2	bic_r0-r0-r1 bfi_r1-r0_i_i bic_r1-r0-r1
and_r0-r0-r1 bic_r1-r0-r1 rsb_r2-r1_i eor_r0-r2_i	mov_r0_i eor_r0-r0_i
mov_r0-r1 sub_r1-r1-r0 mvn_r0-r1 eor_r2-r0_i	mvn_r2_i
and_r0-r1-r2_lsl_i mvn_r1-r0 ror_r2-r1-r0 orr_r3-r0-r2_lsl_i	and_r0-r1-r2_lsl_i mvn_r1-r0 orr_r3-r0-r1_lsl_i
rsb_r0-r0-r1 sub_r2-r1-r0 bic_r3-r0-r2 bfi_r3-r3_i_i	rsb_r0-r0-r1 sub_r2-r1-r0 bic_r3-r0-r2
bic_r0-r1-r0 mvn_r1-r0 bfi_r2-r1_i_i and_r3-r2_i	unk bfi_r2-r1_i_i and_r3-r2_i
cmp_r0_i orr_ne_r1-r2_i orr_eq_r1-r0-r3_lsl_i mov_r2-r1 bfi_r3-r2_i_i	cmp_r0_i orr_ne_r1-r2_i orr_eq_r1-r0-r3_lsl_i bfi_r3-r1_i_i
rsb_r0-r1-r2 mov_r1-r0_asr_i orr_r0-r0-r1 mvn_r3-r0	rsb_r0-r1-r2 orr_r0-r0-r0_lsr_i mvn_r3-r0
and_r0-r1-r0 bic_r2-r0-r3 mov_r1-r2 lsl_r0-r1-r1	and_r0-r1-r0 bic_r2-r0-r3 lsl_r0-r2-r2
and_r0-r1-r2 rsb_r2-r2-r0 orr_r0-r2_i orr_r3-r0_i	and_r0-r1-r2 rsb_r2-r2-r0 orr_r3-r2_i
add_r0-r1-r2 mov_r1-r0 bic_r2-r1-r0 eor_r2-r2-r0	add_r2-r1-r2
add_r0-r0-r1_lsr_i lsl_r2-r1-r0 mov_r1-r2 eor_r3-r1-r0	add_r0-r0-r1_lsr_i lsl_r2-r1-r0 eor_r3-r2-r0
bfi_r0-r0_i_i bfi_r1-r0_i_i bfi_r2-r0_i_i lsr_r0-r2-r1	bfi_r1-r0_i_i bfi_r2-r0_i_i lsr_r0-r2-r1
add_r0-r1-r2 mvn_r1-r0 eor_r3-r0_i and_r2-r1-r3	add_r0-r1-r2 mvn_r1-r0 and_r2-r1_i
bic_r0-r1-r2 lsr_r3-r0_i bfi_r1-r3_i_i orr_r0-r1_i	orr_r0-r1_i
mov_r0-r1 and_r2-r0-r1_lsr_i orr_r0-r2_i sub_r3-r0-r1_lsl_i	and_r2-r1-r1_lsr_i orr_r0-r2_i sub_r3-r0-r1_lsl_i
and_r0-r1-r0 and_r0-r0_i mvn_r2-r0 lsr_r2-r2_i	unk lsr_r2-r2_i
mov_r0-r1 eor_r2-r0-r3 mvn_r0-r2 mvn_r1-r0	eor_r1-r1-r3
mov_r0-r1_ror_i and_r2-r0_i mvn_r1-r0 bic_r3-r1-r2	mvn_r3-r1_ror_i
orr_r0-r1-r2 mvn_r2-r0 orr_r3-r2_i bic_r2-r3-r2	orr_r2-r1-r2 and_r2-r2_i
add_r0-r1_i lsr_r2-r1-r0 bfi_r0-r2_i_i bfi_r3-r0_i_i	add_r0-r1_i lsr_r2-r1-r0 bfi_r3-r2_i_i mov_r3-r3
bfi_r0-r1_i_i mov_r2-r0 mvn_r1-r2 sub_r3-r1-r3	bfi_r0-r1_i_i mvn_r1-r0 sub_r3-r1-r3
mvn_r0-r1 orr_r2-r1-r0 add_r1-r0-r2_asr_i ror_r1-r1-r0	mvn_r0-r1 sub_r1-r0_i ror_r1-r1-r0
mov_r0-r1 mov_r2-r0 bic_r3-r2-r1 bic_r2-r3-r0	rsb_r2-r3-r3
and_r0-r0_i rsb_r0-r0-r1 mov_r1-r0	and_r0-r0_i rsb_r1-r0-r1
and_r0-r1-r2_lsl_i lsl_r2-r0-r3 asr_r0-r0-r2 mvn_r3-r0	and_r0-r1-r2_lsl_i mvn_r3-r0
eor_r0-r1_i lsr_r2-r1_i and_r2-r0-r2 mov_r3-r2	lsr_r2-r1_i eor_r0-r1_i and_r3-r0-r2
bfi_r0-r0_i_i asr_r1-r0_i bfi_r0-r1_i_i add_r2-r0-r0_lsr_i	asr_r1-r0_i bfi_r0-r1_i_i add_r2-r0-r0_lsr_i
tst_r0-r1 mov_eq_r1_i bfi_r1-r1_i_i asr_r2-r1_i	tst_r0-r1 mov_eq_r1_i asr_r2-r1_i
bfi_r0-r1_i_i and_r2-r0_i bfi_r0-r2_i_i and_r0-r2-r0	and_r2-r1_i and_r0-r2-r2
asr_r0-r1-r1 add_r1-r0-r0 bfi_r0-r1_i_i mvn_r1-r0	asr_r2-r1-r1 unk mvn_r1-r2
bfi_r0-r1_i_i mov_r2-r0 bfi_r1-r2_i_i and_r3-r1-r0	bfi_r0-r1_i_i bfi_r1-r0_i_i and_r3-r1-r0
bfi_r0-r0_i_i bic_r1-r2-r0 ror_r1-r1_i rsb_r2-r2-r1_lsl_i	bic_r1-r2-r0 asr_r1-r1_i rsb_r2-r2-r1_lsl_i
orr_r0-r0_i and_r1-r0_i mvn_r2-r1 bic_r3-r3-r2	orr_r0-r0_i and_r1-r0_i and_r3-r1-r3
mov_r0-r1_lsr_i add_r1-r0_i mov_r2-r1 rsb_r1-r2_i	mov_r0-r1_lsr_i add_r1-r0_i rsb_r1-r1_i
tst_r0-r1 eor_ne_r2-r2_i eor_eq_r2-r3-r0 mov_r0-r2 eor_r3-r0_i	eor_r2-r2_i tst_r0-r1 eor_ge_r2-r3-r0 eor_r3-r2_i
mov_r0-r1 orr_r2-r0-r1_lsr_i and_r3-r2_i eor_r1-r3-r2	orr_r2-r1-r1_lsr_i bic_r1-r2_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 and_r2-r3-r2	tst_r0-r1 bic_r2-r3-r1
add_r0-r1-r2_lsl_i bfi_r3-r0_i_i orr_r3-r3_i bfi_r2-r3_i_i	orr_r2-r2_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 bfi_r2-r1_i_i	mvn_r1-r0 bfi_r2-r1_i_i
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r2 and_r0-r1-r0	bic_r0-r0-r2
tst_r0-r1 mvn_eq_r1-r2 mov_eq_r1_i bfi_r2-r1_i_i	tst_r0-r1 mov_ls_r1_i bfi_r2-r1_i_i
cmp_r0-r1 mvn_cc_r0-r2 mov_ne_r0_i and_r2-r0_i and_r2-r3-r2_asr_i	and_r2-r2_i
and_r0-r1-r0_asr_i lsl_r2-r0-r3 bfi_r2-r2_i_i	and_r0-r1-r0_asr_i lsl_r2-r0-r3
mov_r0-r1 add_r2-r0_i eor_r3-r2-r0 ror_r1-r3_i	add_r2-r1_i eor_r3-r2-r1 ror_r1-r3_i
mvn_r0-r1 sub_r2-r3-r2_ror_i mvn_r1-r0 eor_r2-r1-r2_ror_i	sub_r2-r3-r2_ror_i eor_r2-r1-r2_ror_i
bic_r0-r1-r0 lsr_r1-r2_i rsb_r3-r2-r1_asr_i orr_r2-r3-r0_ror_i	bic_r0-r1-r0 rsb_r3-r2-r2_lsr_i orr_r2-r3-r0_ror_i
mov_r0-r1_lsr_i sub_r0-r1-r0 and_r2-r3-r1 add_r0-r0-r2_ror_i	sub_r0-r1-r1_lsr_i and_r2-r3-r1 add_r0-r0-r2_ror_i
bfi_r0-r0_i_i lsr_r1-r0_i bfi_r0-r0_i_i orr_r1-r1-r0_ror_i	bfi_r0-r0_i_i lsr_r1-r0_i orr_r1-r1-r0_ror_i
mov_r0-r1 rsb_r0-r2-r0_ror_i sub_r0-r3-r0_lsl_i bic_r3-r3-r0	rsb_r0-r2-r1_asr_i sub_r0-r3-r0_lsl_i bic_r3-r3-r0
and_r0-r1-r0_lsr_i eor_r1-r2-r0 and_r0-r1-r2	and_r0-r1-r0_lsr_i bic_r0-r2-r0
asr_r0-r1_i orr_r1-r2-r3 orr_r0-r1-r0 and_r3-r0-r2	add_r3-r2_i
rsb_r0-r1-r2 sub_r3-r1-r0 eor_r1-r3_i mvn_r2-r1	rsb_r3-r2-r1_lsl_i eor_r1-r3_i mvn_r2-r1
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 mov_r0-r2_lsl_i	mvn_r2-r0 mov_r0-r2_lsl_i
add_r0-r1-r1_lsr_i mov_r2-r0 bfi_r0-r2_i_i	add_r0-r1-r1_lsr_i bfi_r0-r0_i_i
add_r0-r1-r2 add_r3-r1-r2 eor_r2-r3-r0	eor_r2-r3-r3
mov_r0-r1 mov_r1-r2 asr_r2-r0-r1	asr_r2-r1-r2
tst_r0_i eor_ne_r1-r1-r0_lsl_i bic_r0-r2-r1 sub_r1-r0-r2 and_r1-r1_i	bic_r0-r2-r1 sub_r1-r0-r2 and_r1-r1_i
bfi_r0-r1_i_i eor_r1-r1_i and_r0-r1-r0 mov_r2-r0_lsr_i	and_r0-r1-r0 mov_r2-r0_lsr_i
cmp_r0-r1 add_cc_r2-r2-r1_lsr_i add_cs_r2-r2-r1 eor_r1-r0_i bfi_r1-r1_i_i eor_r1-r2-r1_ror_i	cmp_r0-r1 add_cc_r2-r2-r1_lsr_i add_cs_r2-r2-r1 eor_r1-r0_i eor_r1-r2-r1_ror_i
tst_r0_i mov_eq_r0-r1_asr_i bic_r0-r0-r2 add_r3-r2-r0	tst_r0_i mov_eq_r0-r1_asr_i orr_r3-r2-r0
tst_r0_i mov_ne_r0-r1 mov_eq_r0_i mov_r2-r0 bic_r0-r3-r2	tst_r0_i mov_ne_r0-r1 mov_cs_r0_i bic_r0-r3-r0
ror_r0-r1_i mvn_r2-r0 bic_r1-r3-r2 mvn_r2-r1	mvn_r0-r3 unk
mov_r0-r1 sub_r1-r0-r2 add_r3-r1_i	sub_r1-r1-r2 add_r3-r1_i
mov_r0-r1 rsb_r2-r0-r2 asr_r2-r2_i	rsb_r2-r1-r2 asr_r2-r2_i
lsr_r0-r1-r2 and_r1-r1-r0 and_r0-r3-r1 eor_r0-r0-r3	and_r0-r1-r1_lsr-r2 bic_r0-r3-r0
tst_r0-r1 mov_ne_r2-r1_lsr_i mov_r3-r2 bic_r3-r3-r2	sub_r3-r3-r3
and_r0-r0-r1_asr_i bfi_r1-r0_i_i eor_r2-r1-r0 orr_r0-r1-r2	and_r0-r0-r1_asr_i bfi_r1-r0_i_i orr_r0-r1-r0
mov_r0-r1 bic_r0-r2-r0 ror_r0-r0_i lsl_r2-r0-r0	bic_r0-r2-r1 ror_r0-r0_i lsl_r2-r0-r0
mov_r0-r1 add_r0-r1-r0 bic_r2-r1-r0	add_r0-r1-r1 bic_r2-r1-r0
mov_r0-r1_lsr_i bic_r0-r1-r0 eor_r2-r0_i bic_r0-r2-r0	bic_r0-r1-r1_lsr_i eor_r2-r0_i bic_r0-r2-r0
cmp_r0-r1 mvn_eq_r0-r2 add_r0-r0-r3 mov_r2-r0 mvn_r0-r2	cmp_r0-r1 mvn_eq_r0-r2 add_r0-r0-r3 mvn_r0-r0
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 bfi_r1-r2_i_i	mvn_r2-r1 bfi_r1-r2_i_i
bfi_r0-r1_i_i add_r2-r0-r2 mov_r1-r2 mvn_r0-r1	bfi_r0-r1_i_i add_r2-r0-r2 mvn_r0-r2_lsl_i
bic_r0-r1-r2 eor_r2-r3-r2 bic_r2-r1-r2 orr_r1-r0-r2	unk and_r1-r0-r1
bic_r0-r0-r1 bic_r0-r1-r0 orr_r2-r0-r1 mvn_r1-r2	mvn_r1-r1
bic_r0-r1-r2 mvn_r3-r0 mov_r0-r3_asr_i rsb_r0-r0-r3	unk mov_r0-r3_asr_i rsb_r0-r0-r3
rsb_r0-r0-r1_ror_i add_r0-r0_i mov_r2-r1 eor_r0-r2-r0_asr_i	rsb_r0-r0-r1_ror_i add_r0-r0_i eor_r0-r1-r0_asr_i
and_r0-r0-r1 mov_r2-r0 eor_r2-r2-r3_asr_i orr_r1-r0-r2_ror_i	and_r0-r0-r1 eor_r2-r0-r3_asr_i orr_r1-r0-r2_ror_i
and_r0-r0_i lsl_r1-r2_i bic_r2-r1-r0 mvn_r1-r2	mvn_r1-r2_lsl_i
tst_r0-r1 mvn_ne_r1-r0 mov_r2-r1 lsl_r1-r2-r1	tst_r0-r1 mvn_ne_r1-r0 lsl_r1-r1-r1
add_r0-r1-r1 mvn_r1-r0 asr_r0-r1_i orr_r1-r0_i	mvn_r1-r1_lsl_i asr_r0-r1_i orr_r1-r0_i
orr_r0-r1_i orr_r2-r0_i eor_r3-r2_i orr_r1-r3-r2_ror_i	orr_r2-r1_i eor_r3-r2_i orr_r1-r3-r2_ror_i
mvn_r0-r1 mov_r2-r0 eor_r2-r2_i bic_r3-r2-r0	mvn_r0-r1 eor_r2-r0_i bic_r3-r2-r0
mvn_r0-r1 rsb_r1-r0_i mov_r2-r1 bfi_r0-r2_i_i	mvn_r0-r1 rsb_r1-r0_i bfi_r0-r1_i_i
eor_r0-r1-r0_lsr_i bfi_r2-r2_i_i eor_r3-r0-r3 and_r1-r3-r2	eor_r0-r1-r0_lsr_i eor_r3-r0-r3 and_r1-r3-r2
eor_r0-r1_i mov_r2-r0 lsl_r0-r2_i	eor_r0-r1_i lsl_r0-r0_i
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r2 bfi_r3-r0_i_i add_r2-r3-r3_asr_i	mvn_r0-r2 bfi_r3-r0_i_i add_r2-r3-r3_asr_i
bfi_r0-r1_i_i asr_r2-r0_i mov_r3-r2	asr_r2-r0_i mov_r3-r2
and_r0-r1-r2 orr_r1-r1-r0 bfi_r1-r1_i_i eor_r0-r1_i	bfi_r1-r1_i_i eor_r0-r1_i
tst_r0-r1 orr_ne_r0-r2-r1 orr_eq_r0-r0_i bfi_r3-r0_i_i asr_r1-r3_i mov_r0-r1	mov_r0-r3_asr_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 add_r2-r1-r0 eor_r2-r0-r2_asr_i	orr_r2-r1-r1
mvn_r0-r1 bfi_r1-r0_i_i mov_r2-r1 add_r0-r2_i	mvn_r0-r1 bfi_r1-r0_i_i add_r0-r1_i
bfi_r0-r0_i_i add_r1-r0-r0_lsr_i ror_r2-r1_i asr_r0-r2_i	add_r1-r0-r0_lsr_i ror_r2-r1_i asr_r0-r2_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 rsb_r1-r1_i eor_r1-r1_i bfi_r3-r1_i_i	unk mvn_r1-r2 rsb_r1-r1_i eor_r1-r1_i bfi_r3-r1_i_i
cmp_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 bic_r3-r0-r2	bic_r3-r0-r0
tst_r0-r1 mvn_eq_r1-r2 eor_r3-r1_i eor_r3-r1-r3	mov_r3_i
add_r0-r1-r2 and_r3-r0-r3 bfi_r1-r3_i_i lsr_r0-r1_i	lsr_r0-r1_i
mvn_r0-r1 orr_r2-r0_i orr_r1-r0-r2 bic_r0-r2-r1	rsb_r0-r1-r1
bic_r0-r1-r2 mov_r2-r0 bfi_r1-r2_i_i sub_r3-r1_i	bic_r0-r1-r2 bfi_r1-r0_i_i sub_r3-r1_i
orr_r0-r0-r1_ror_i bfi_r2-r1_i_i and_r3-r0-r2_lsl_i mov_r2-r3	orr_r0-r0-r1_ror_i bfi_r2-r1_i_i and_r2-r0-r2_lsl_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 bic_r2-r0-r3	mvn_r0-r1 bic_r2-r0-r3
and_r0-r1_i bfi_r2-r2_i_i eor_r0-r2-r0 mvn_r3-r0	and_r0-r1_i eor_r0-r2-r0 mvn_r3-r0
mvn_r0-r1 eor_r1-r0_i rsb_r2-r3-r1_asr_i	mvn_r0-r1 rsb_r2-r3-r0_asr_i
cmp_r0-r1 mvn_lt_r0-r1 mvn_r1-r0 and_r0-r1_i and_r0-r0-r1_ror_i	cmp_r0-r1 mvn_ge_r1-r0 and_r0-r1_i and_r0-r0-r1_ror_i
sub_r0-r1-r0 sub_r2-r1-r0 lsl_r1-r2_i ror_r3-r1-r2	mov_r3-r0_lsl_i ror_r3-r3-r0
bfi_r0-r1_i_i bfi_r2-r1_i_i and_r1-r2-r0 sub_r2-r0-r1	bfi_r0-r1_i_i bfi_r2-r1_i_i bic_r2-r0-r2
sub_r0-r1-r2 rsb_r3-r0_i rsb_r2-r3_i mov_r1-r2	sub_r0-r1-r2 mov_r3_i sub_r1-r0-r3_ror_i
cmp_r0-r1 eor_hi_r0-r0_i orr_cs_r0-r1-r2 add_r1-r1-r0	cmp_r0-r1 orr_cs_r0-r1-r2 add_r1-r1-r0
mvn_r0-r1 bic_r1-r0-r2 bic_r3-r0-r1 rsb_r3-r3-r0_ror_i	mvn_r0-r1 and_r3-r0-r2 rsb_r3-r3-r0_ror_i
bic_r0-r1-r0 eor_r1-r1-r2 mov_r2-r0 ror_r3-r1-r2	bic_r0-r1-r0 eor_r1-r1-r2 ror_r3-r1-r0
tst_r0-r1 mvn_ne_r1-r2 bic_r0-r1-r0 and_r2-r2-r0 orr_r2-r0-r2	tst_r0-r1 mvn_ne_r1-r2 bic_r0-r1-r0 and_r2-r1-r0
bic_r0-r1-r2 bic_r3-r2-r0 bic_r3-r3-r0 mvn_r1-r3	mvn_r1-r2
bic_r0-r1-r2 bfi_r2-r0_i_i and_r2-r2_i rsb_r2-r0-r2	bic_r0-r1-r2 and_r2-r0_i rsb_r2-r0-r2
tst_r0_i add_eq_r1-r1-r2 mov_r3-r2 add_r2-r1-r3_ror_i	tst_r0_i add_ls_r1-r1-r2 add_r2-r1-r2_ror_i
mvn_r0-r1 add_r0-r0_i bfi_r2-r0_i_i lsr_r1-r2_i	bfi_r2-r1_i_i lsr_r1-r2_i
rsb_r0-r1-r0 orr_r2-r3_i lsr_r3-r0-r2 mov_r0-r3	rsb_r0-r1-r0 orr_r2-r3_i lsr_r0-r0-r2
tst_r0-r1 mvn_eq_r2-r3 mov_eq_r2-r1 orr_r2-r2-r0_asr_i bic_r2-r2-r0	tst_r0-r1 mov_ge_r2-r1 orr_r2-r2-r0_asr_i bic_r2-r2-r0
eor_r0-r1_i mov_r2-r0 bfi_r1-r2_i_i eor_r2-r1-r0_ror_i	eor_r0-r1_i bfi_r1-r0_i_i eor_r2-r1-r0_ror_i
ror_r0-r1_i bfi_r2-r0_i_i mvn_r1-r2 mvn_r3-r1	ror_r0-r1_i bfi_r2-r0_i_i add_r3-r2_i
tst_r0_i mvn_ne_r1-r2 orr_ne_r1-r3_i sub_r0-r2-r1_lsr_i	tst_r0_i orr_ne_r1-r3_i sub_r0-r2-r1_lsr_i
mov_r0-r1 bfi_r2-r0_i_i add_r0-r2_i mov_r2-r0	bfi_r2-r1_i_i add_r2-r2_i
eor_r0-r1-r0_lsl_i orr_r0-r0_i mov_r2-r0	eor_r0-r1-r0_lsl_i orr_r2-r0_i
tst_r0-r1 rsb_ne_r1-r1_i rsb_eq_r1-r0-r2 sub_r1-r2-r1 bfi_r1-r1_i_i	tst_r0-r1 rsb_ne_r1-r1_i rsb_eq_r1-r0-r2 sub_r1-r2-r1
eor_r0-r1_i mvn_r2-r0 ror_r1-r2_i lsl_r2-r1-r1	eor_r0-r1_i mvn_r1-r0_ror_i lsl_r2-r1-r1
orr_r0-r1_i bic_r1-r2-r0 mov_r0-r1 rsb_r1-r0_i	orr_r0-r1_i bic_r1-r2-r0 rsb_r1-r1_i
mvn_r0-r1 mvn_r2-r1 bfi_r2-r2_i_i and_r1-r2-r0	mvn_r1-r1
tst_r0-r1 mov_ne_r2-r0_asr_i mov_r0-r2 ror_r0-r0-r0	tst_r0-r1 mov_ne_r2-r0_asr_i ror_r0-r2-r2
add_r0-r1_i bfi_r0-r0_i_i bfi_r1-r0_i_i eor_r0-r1_i	add_r0-r1_i bfi_r1-r0_i_i eor_r0-r1_i
mov_r0-r1 mvn_r2-r1 lsl_r3-r2_i bic_r3-r3-r0	mvn_r2-r1 and_r3-r2-r2_lsl_i
cmp_r0-r1 mvn_ge_r0-r1 mvn_r2-r0 orr_r1-r0-r2	mvn_r1_i
add_r0-r1-r1 mvn_r2-r0 orr_r3-r2_i eor_r0-r3-r2_lsr_i	mvn_r2-r1_lsl_i orr_r2-r2_i eor_r0-r2-r2_lsr_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 add_r2-r0-r0_asr_i	mvn_r2-r1 add_r2-r2-r2_asr_i
and_r0-r1_i eor_r2-r3-r0 rsb_r0-r1-r2_asr_i lsl_r1-r0_i	rsb_r0-r1-r3_asr_i lsl_r1-r0_i
tst_r0-r1 and_ne_r1-r2_i mvn_ne_r1-r2 mov_r0-r1 orr_r2-r1-r0	tst_r0-r1 mvn_ne_r1-r2 mov_r0-r1 orr_r2-r1-r0
tst_r0-r1 mov_ne_r0-r1_ror_i mov_eq_r0-r2 and_r1-r0_i asr_r0-r1_i ror_r3-r0_i	rsb_r3-r0-r0
mov_r0-r1 bic_r1-r1-r2 eor_r0-r1-r0 mvn_r1-r0	bic_r0-r1-r2 eor_r0-r1-r0 mvn_r1-r0
cmp_r0-r1 mvn_cc_r1-r2 mvn_r0-r1 bic_r0-r0-r1	cmp_r0-r1 mvn_cc_r1-r2 mvn_r0-r1
sub_r0-r1_i bic_r2-r2-r0 mov_r0-r2 lsl_r0-r0-r0	sub_r0-r1_i bic_r2-r2-r0 lsl_r0-r2-r2
mvn_r0-r1 rsb_r2-r3-r0 add_r3-r2-r2_lsl_i and_r3-r3_i	mvn_r0-r1 rsb_r2-r3-r0 and_r3-r2_i
mvn_r0-r1 and_r0-r0-r2 mvn_r3-r2 sub_r0-r3-r0	bic_r0-r2-r1 mvn_r3-r2 sub_r0-r3-r0
eor_r0-r1-r0 add_r1-r0_i mov_r0-r1 asr_r2-r0_i	eor_r0-r1-r0 add_r1-r0_i asr_r2-r1_i
mov_r0-r1 eor_r2-r0_i mov_r0-r2 sub_r0-r0-r2	eor_r0-r2-r2
tst_r0-r1 mov_ne_r2-r3 mvn_ne_r2-r1 rsb_r0-r2-r3	tst_r0-r1 mvn_ne_r2-r1 rsb_r0-r2-r3
tst_r0-r1 mov_eq_r0-r1 mov_eq_r0-r2 sub_r1-r0-r1 add_r2-r1-r1	tst_r0-r1 sub_eq_r0-r2-r1_lsl_i sub_r1-r0-r1 add_r2-r1-r1
lsr_r0-r1-r1 lsl_r2-r0_i and_r0-r0_i asr_r2-r0-r2	mov_r2_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 orr_r0-r1_i rsb_r2-r0-r3	mvn_r1-r2 orr_r0-r1_i rsb_r2-r0-r3
cmp_r0-r1 mov_lt_r0-r2_ror_i mov_ge_r0-r2_ror_i and_r0-r0-r3	ror_r0-r2_i and_r0-r0-r3
mov_r0-r1_ror_i mov_r2-r0 sub_r1-r2-r0 sub_r0-r1-r2_ror_i	mov_r0-r1_ror_i sub_r1-r0-r0 sub_r0-r1-r0_ror_i
and_r0-r1-r2 bic_r1-r0-r1 orr_r2-r1-r0 eor_r1-r2-r0_lsl_i	and_r0-r1-r2 eor_r1-r0-r0_lsl_i
tst_r0-r1 mvn_eq_r1-r2 mov_eq_r1-r2_ror_i and_r0-r1-r3	tst_r0-r1 mov_eq_r1-r2_ror_i and_r0-r1-r3
mov_r0-r1 lsr_r2-r3_i add_r2-r2-r0 lsr_r0-r2_i	add_r2-r1-r3_lsr_i lsr_r0-r2_i
bfi_r0-r1_i_i lsr_r1-r2-r0 mov_r0-r1 bfi_r0-r0_i_i	bfi_r0-r1_i_i lsr_r0-r2-r0 bfi_r0-r0_i_i
rsb_r0-r1-r2 mov_r2-r0 eor_r2-r2_i	rsb_r0-r1-r2 eor_r2-r0_i
bic_r0-r1-r0 mov_r2-r0_lsl_i rsb_r3-r3-r2_lsl_i rsb_r1-r3-r2	bic_r0-r1-r0 mov_r2-r0_lsl_i sub_r1-r3-r2
asr_r0-r1-r2 eor_r3-r2-r0 and_r2-r3-r0 and_r3-r2-r0	asr_r0-r1-r2 bic_r3-r0-r2
lsr_r0-r1-r2 and_r0-r2-r0 bfi_r1-r0_i_i lsr_r0-r1_i	lsr_r0-r1-r2 bfi_r1-r0_i_i lsr_r0-r1_i
mvn_r0-r1 add_r0-r0_i mov_r1-r0 sub_r0-r1-r2	rsb_r0-r2_i sub_r0-r0-r1
bfi_r0-r1_i_i bic_r1-r2-r0 add_r3-r1_i sub_r1-r3_i	bfi_r0-r1_i_i bic_r1-r2-r0 add_r1-r1_i
bic_r0-r1-r2 add_r2-r0-r2 mov_r3-r2 eor_r1-r3-r0	mov_r1-r2
sub_r0-r1-r0 bfi_r0-r0_i_i mov_r2-r0	sub_r0-r1-r0 mov_r2-r0
eor_r0-r1-r2_lsl_i mov_r3-r0 bic_r3-r3-r2	eor_r0-r1-r2_lsl_i bic_r3-r0-r2
eor_r0-r1-r2_lsr_i mov_r1-r0 mvn_r3-r1 rsb_r3-r3_i	eor_r0-r1-r2_lsr_i mvn_r3-r0 rsb_r3-r3_i
mov_r0-r1 add_r1-r0_i add_r2-r2_i add_r3-r1-r2_lsl_i	add_r2-r2_i add_r1-r1_i add_r3-r1-r2_lsl_i
add_r0-r0-r1 bfi_r2-r0_i_i eor_r3-r2_i orr_r2-r3-r2	add_r0-r0-r1 bfi_r2-r0_i_i orr_r2-r2_i
lsr_r0-r1_i ror_r2-r0-r0 mov_r1-r2 and_r1-r1-r0	lsr_r0-r1_i ror_r2-r0-r0 and_r1-r2-r0
tst_r0-r1 orr_eq_r1-r1_i bfi_r0-r1_i_i rsb_r1-r0_i and_r2-r1_i	tst_r0-r1 orr_cs_r1-r0_i rsb_r1-r1_i and_r2-r1_i
lsl_r0-r1_i ror_r1-r0-r0 mvn_r2-r1 mov_r1-r2	mov_r2-r1_lsl_i mvn_r1-r2_ror-r2
bfi_r0-r1_i_i add_r1-r0-r0 orr_r0-r0-r1 add_r1-r0-r0	bfi_r0-r1_i_i orr_r2-r0-r0_lsl_i add_r1-r2-r2
eor_r0-r0-r1 mov_r2-r0 rsb_r1-r0-r2_asr_i	eor_r0-r0-r1 rsb_r1-r0-r0_asr_i
and_r0-r1_i mvn_r1-r0 and_r1-r2-r1_asr_i asr_r2-r1-r0	and_r0-r1_i mvn_r1-r0 asr_r2-r2-r0
cmp_r0-r1 mvn_eq_r2-r1 orr_r2-r2-r0 bic_r1-r0-r2 rsb_r2-r1_i	mov_r2_i
bfi_r0-r1_i_i sub_r2-r0-r3 mvn_r3-r2 mvn_r2-r3	bfi_r0-r1_i_i sub_r2-r0-r3
bic_r0-r1-r2 orr_r3-r0_i bfi_r3-r3_i_i bic_r2-r3-r0	bic_r0-r1-r2 orr_r3-r0_i bic_r2-r3-r0
rsb_r0-r1-r2 sub_r0-r0-r3_asr_i and_r3-r0_i asr_r3-r3_i	and_r3-r0_i
rsb_r0-r1-r2 mvn_r3-r0 ror_r0-r3_i mvn_r2-r0	rsb_r0-r1-r2 ror_r2-r0_i
sub_r0-r1-r2 mov_r1-r0_lsl_i orr_r2-r0-r1_ror_i orr_r2-r2-r0	sub_r0-r1-r2 mov_r1-r0_lsl_i orr_r2-r0-r1_ror_i
rsb_r0-r1_i sub_r2-r0-r1 bfi_r3-r2_i_i bic_r1-r2-r3	rsb_r0-r1_i sub_r2-r0-r1 mvn_r3-r3_ror_i and_r1-r2-r3_lsl_i
rsb_r0-r1_i bfi_r1-r0_i_i lsr_r1-r1_i and_r2-r1_i	asr_r2-r1_i and_r2-r2_i
and_r0-r0-r1 mov_r1-r0 and_r1-r2-r1	and_r0-r0-r1 and_r1-r2-r0
bfi_r0-r1_i_i orr_r2-r0_i eor_r0-r0-r2 mvn_r2-r0	orr_r2-r0_i unk
cmp_r0-r1 mov_ls_r1-r2 mov_hi_r1-r2 and_r3-r3-r1 add_r1-r3_i mov_r2-r1_ror_i	and_r3-r3-r2 add_r1-r3_i mov_r2-r1_ror_i
bfi_r0-r1_i_i sub_r2-r0-r2_lsr_i mvn_r3-r0 bic_r1-r2-r3	bfi_r0-r1_i_i sub_r2-r0-r2_lsr_i and_r1-r0-r2
cmp_r0-r1 add_ls_r0-r2-r0 add_hi_r0-r3-r3 eor_r2-r1-r0 bfi_r2-r2_i_i	cmp_r0-r1 add_ls_r0-r2-r0 add_hi_r0-r3-r3 eor_r2-r1-r0
bfi_r0-r1_i_i add_r2-r1_i bic_r1-r2-r0 eor_r2-r0-r1	add_r2-r1_i bfi_r0-r1_i_i orr_r2-r0-r2
tst_r0_i mov_eq_r1-r0 orr_eq_r1-r2-r3_asr_i sub_r1-r1_i rsb_r1-r3-r1_asr_i mov_r2-r1	tst_r0_i orr_eq_r1-r2-r3_asr_i sub_r1-r1_i rsb_r1-r3-r1_asr_i mov_r2-r1
tst_r0-r1 sub_ne_r0-r0-r1_asr_i add_ne_r0-r2_i rsb_r3-r0-r3 lsr_r1-r3_i	tst_r0-r1 add_ne_r0-r2_i rsb_r3-r0-r3 lsr_r1-r3_i
sub_r0-r1-r2 rsb_r0-r0-r2 sub_r3-r2-r0 add_r0-r0-r3	ror_r0-r2_i
cmp_r0-r1 mov_eq_r2-r0 rsb_r0-r0-r1 and_r3-r2-r0_lsr_i	rsb_r0-r0-r1 and_r3-r2-r0_lsr_i
eor_r0-r1_i bic_r2-r0-r3 bic_r1-r2-r0 lsr_r3-r1_i	and_r3-r1_i
eor_r0-r0-r1_lsr_i mvn_r2-r0 asr_r0-r2_i mov_r3-r0	eor_r2-r0-r1_lsr_i mvn_r3-r2_asr_i
lsr_r0-r1_i mov_r2-r0 orr_r2-r2-r3_asr_i rsb_r2-r2_i	lsr_r0-r1_i orr_r2-r0-r3_asr_i rsb_r2-r2_i
bfi_r0-r0_i_i lsl_r0-r1-r0 mov_r2-r0	lsl_r2-r1-r0
bfi_r0-r1_i_i bfi_r1-r0_i_i and_r2-r1_i lsr_r1-r2-r1	sub_r1-r0-r0
ror_r0-r1-r2 rsb_r0-r0-r3_lsr_i rsb_r3-r0_i mov_r2-r3	ror_r0-r1-r2 rsb_r0-r0-r3_lsr_i rsb_r2-r0_i
tst_r0-r1 mvn_eq_r2-r3 mvn_eq_r2-r3 ror_r1-r2_i bfi_r0-r1_i_i	tst_r0-r1 mvn_eq_r2-r3 ror_r1-r2_i bfi_r0-r1_i_i
sub_r0-r1-r0_ror_i bic_r2-r1-r3 bic_r1-r0-r2 mvn_r0-r1	bic_r2-r1-r3 sub_r0-r1-r0_ror_i unk
cmp_r0_i sub_hi_r1-r0-r1 mov_r2-r1 sub_r1-r2_i	cmp_r0_i sub_hi_r1-r0-r1 sub_r1-r1_i
cmp_r0-r1 add_ls_r1-r0-r1 eor_r2-r1_i bfi_r2-r2_i_i orr_r1-r2_i	cmp_r0-r1 add_ls_r1-r0-r1 eor_r2-r1_i orr_r1-r2_i
sub_r0-r1-r2_lsr_i lsl_r2-r0_i and_r1-r2_i sub_r1-r1-r0	rsb_r1-r1-r2_lsr_i
lsl_r0-r0_i and_r1-r0_i mov_r2-r1 and_r3-r2_i	rsb_r3-r0-r0
and_r0-r1_i bfi_r2-r0_i_i mov_r0-r2 asr_r3-r0_i	mov_r3-r2_asr_i
and_r0-r1-r0_lsl_i and_r1-r1-r0 mov_r0-r1_asr_i	and_r0-r1-r0_lsl_i mov_r0-r0_asr_i
and_r0-r1_i mov_r2-r0 add_r3-r2_i eor_r0-r3_i	and_r0-r1_i add_r3-r0_i eor_r0-r3_i
mov_r0-r1 and_r0-r1-r0 mov_r1-r0 rsb_r2-r1_i	rsb_r2-r1_i
cmp_r0-r1 orr_hi_r0-r2-r3 sub_r1-r0-r3_ror_i eor_r3-r1-r0 bic_r2-r3-r1	cmp_r0-r1 orr_hi_r0-r2-r3 sub_r1-r0-r3_ror_i bic_r2-r0-r1
tst_r0_i mov_eq_r1_i orr_ne_r1-r1-r2 bfi_r0-r0_i_i lsl_r1-r0-r1	tst_r0_i mov_eq_r1_i orr_ne_r1-r1-r2 lsl_r1-r0-r1
mov_r0-r1_asr_i and_r1-r0-r1 orr_r0-r1-r0 mov_r2-r0_asr_i	mov_r0-r1_asr_i mov_r2-r0_asr_i
bfi_r0-r1_i_i orr_r2-r2_i bic_r0-r0-r2	orr_r2-r2_i bic_r0-r0-r2
sub_r0-r1-r2 orr_r0-r0_i mvn_r3-r0 add_r0-r3-r0_lsl_i	sub_r0-r1-r2 orr_r4-r0_i bic_r0-r4_i
mov_r0-r1 mov_r2-r1 add_r2-r0-r2 orr_r3-r3-r2_lsl_i	add_r2-r1-r1 orr_r3-r3-r2_lsl_i
bic_r0-r1-r2 bic_r3-r2-r0 bfi_r0-r0_i_i bic_r2-r0-r3	bic_r0-r1-r2 bfi_r0-r0_i_i bic_r2-r0-r2
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 mov_r1-r2 rsb_r0-r2-r1	rsb_r0-r0-r0
tst_r0_i mov_ne_r1_i mov_eq_r1-r2 sub_r3-r1-r3_lsl_i	tst_r0_i mov_ne_r2_i sub_r3-r2-r3_lsl_i
mov_r0-r1_lsr_i mov_r1-r0 mvn_r2-r1 orr_r0-r2-r3_lsr_i	mov_r1-r1_lsr_i mvn_r2-r1 orr_r0-r2-r3_lsr_i
mov_r0-r1 rsb_r1-r2-r0_ror_i bic_r1-r0-r1 bic_r0-r0-r1	rsb_r0-r2-r1_ror_i and_r0-r0-r1
mov_r0-r1 bic_r2-r0-r2 mvn_r3-r2 sub_r3-r3-r2	bic_r2-r1-r2 mvn_r3-r2 sub_r3-r3-r2
rsb_r0-r1-r0_asr_i and_r1-r0_i sub_r2-r0-r1 bfi_r0-r2_i_i	rsb_r0-r1-r0_asr_i unk
add_r0-r1-r2 bfi_r1-r0_i_i mov_r0-r1 orr_r0-r0_i	eor_r0-r1-r2 bfi_r1-r0_i_i orr_r0-r1_i
and_r0-r1-r0_lsl_i mvn_r2-r0 mvn_r0-r2	and_r0-r1-r0_lsl_i
orr_r0-r0-r1 eor_r1-r0-r2 eor_r0-r2-r1	orr_r0-r0-r1
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 bic_r2-r1-r0 bic_r3-r2-r0	mvn_r1-r2 tst_r0_i mvn_ls_r1-r3 bic_r3-r1-r0
bic_r0-r0-r1 mvn_r1-r2 orr_r1-r1-r0 asr_r1-r1_i	bic_r0-r0-r1 unk asr_r1-r1_i
bic_r0-r1-r2 bic_r3-r0-r2 ror_r1-r3_i mov_r2-r1	bic_r3-r1-r2 ror_r1-r3_i mov_r2-r1
ror_r0-r0_i rsb_r1-r0_i bfi_r0-r1_i_i	ror_r0-r0_i bfi_r0-r0_i_i
bic_r0-r1-r0 and_r2-r0-r2 mov_r3-r2 and_r0-r3_i	bic_r0-r1-r0 and_r2-r0-r2 and_r0-r2_i
ror_r0-r1_i lsl_r2-r0_i mvn_r1-r2 rsb_r3-r1-r2	ror_r0-r1_i mvn_r2-r0_lsl_i rsb_r3-r2-r0_lsl_i
mvn_r0-r1 orr_r2-r0_i mov_r3-r2 sub_r3-r3-r2_ror_i	mvn_r0-r1 orr_r0-r0_i sub_r3-r0-r0_ror_i
mov_r0-r1 eor_r0-r0_i mov_r2-r0	eor_r2-r1_i
bfi_r0-r0_i_i lsl_r1-r2-r0 lsl_r3-r1-r1 add_r1-r3-r0	lsl_r1-r2-r0 add_r1-r0-r1_lsl-r1
rsb_r0-r1-r2 orr_r1-r0-r3_lsr_i rsb_r2-r2-r1 mvn_r1-r2	rsb_r0-r1-r2 unk add_r1-r0-r1
lsl_r0-r1-r1 lsl_r2-r0_i add_r3-r2-r1 mov_r0-r3	lsl_r2-r1-r1 add_r0-r1-r2_lsl_i
orr_r0-r1-r2 and_r1-r1-r0 rsb_r1-r1_i	rsb_r1-r1_i
bic_r0-r0-r1 sub_r1-r0-r2_lsl_i rsb_r0-r0-r1 eor_r1-r3-r0_ror_i	sub_r1-r0-r2_lsl_i rsb_r0-r0-r1 eor_r1-r3-r0_ror_i
lsl_r0-r1-r1 orr_r2-r0-r3 mov_r1-r0 rsb_r0-r2-r1	lsl_r0-r1-r1 orr_r2-r0-r3 rsb_r0-r2-r0
bic_r0-r1-r2 bic_r1-r2-r0 bfi_r3-r1_i_i sub_r1-r2-r3	bfi_r3-r2_i_i sub_r1-r2-r3
cmp_r0_i mov_lt_r1_i mov_ge_r1_i add_r2-r3-r1_lsr_i lsr_r3-r2-r2	mov_r1_i lsr_r3-r3-r3
sub_r0-r1-r2_lsl_i bic_r2-r3-r0 mov_r0-r2 rsb_r1-r0_i	sub_r0-r1-r2_lsl_i bic_r2-r3-r0 rsb_r1-r2_i
cmp_r0_i mvn_lt_r1-r2 mov_r3-r1 eor_r0-r0-r3	cmp_r0_i mvn_lt_r1-r2 eor_r0-r0-r1
sub_r0-r1-r0 lsr_r2-r0-r3 mov_r3-r1 eor_r1-r2-r3	sub_r0-r1-r0 lsr_r2-r0-r3 eor_r1-r2-r1
orr_r0-r1_i bic_r2-r2-r0 rsb_r0-r2_i add_r0-r0-r2	mov_r0_i
and_r0-r1-r0_ror_i bic_r1-r2-r0 bic_r3-r0-r1 sub_r1-r3-r2	and_r0-r1-r0_ror_i sub_r1-r0-r2
mvn_r0-r1 eor_r2-r3_i orr_r0-r0-r2 and_r2-r0-r2	eor_r2-r3_i
mov_r0-r1 sub_r1-r2-r0_asr_i bic_r1-r3-r1 bfi_r1-r1_i_i	sub_r1-r2-r1_asr_i bic_r1-r3-r1
cmp_r0-r1 eor_cs_r2-r2-r3 bfi_r1-r2_i_i asr_r1-r1_i	asr_r1-r1_i
mvn_r0-r1 orr_r2-r1-r0 ror_r1-r2_i lsr_r2-r1_i	mvn_r0_i sub_r2-r0-r0_ror_i
orr_r0-r1-r2 bic_r2-r1-r2 add_r1-r2-r0	eor_r0-r1-r2 add_r1-r1-r0
mov_r0-r1 bic_r1-r2-r0 rsb_r3-r3_i lsl_r2-r1-r3	bic_r1-r2-r1 rsb_r3-r3_i lsl_r2-r1-r3
mvn_r0-r1 rsb_r1-r1-r0_lsr_i bfi_r1-r1_i_i add_r2-r1_i	mvn_r0-r1 rsb_r1-r1-r0_lsr_i add_r2-r1_i
tst_r0-r1 rsb_eq_r0-r1_i bfi_r0-r0_i_i	tst_r0-r1 rsb_cs_r0-r1_i
mov_r0-r1_lsr_i rsb_r2-r1-r0 bfi_r2-r2_i_i	mov_r0-r1_lsr_i rsb_r2-r1-r0
cmp_r0-r1 mov_cs_r2_i orr_r0-r2_i bic_r2-r0-r2 rsb_r0-r2-r0	cmp_r0-r1 mov_cs_r2_i orr_r0-r2_i
rsb_r0-r1-r2_lsr_i tst_r1-r0 and_eq_r0-r3_i orr_r3-r0-r3 add_r2-r3_i add_r2-r2-r2_asr_i	rsb_r0-r1-r2_lsr_i tst_r1-r0 orr_ne_r3-r0-r3 add_r2-r3_i add_r2-r2-r2_asr_i
tst_r0-r1 mvn_eq_r2-r0 orr_r0-r2-r1 and_r1-r0_i rsb_r1-r1-r3 bic_r2-r0_i mov_r3-r1 eor_r1-r2-r3	tst_r1-r0 mvn_ls_r2-r0 orr_r0-r2-r1 bic_r2-r0_i and_r1-r0_i rsb_r1-r1-r3 eor_r1-r2-r1
orr_r0-r1_i eor_r1-r1-r0 and_r0-r1_i and_r2-r0_i	eor_r0-r1_i and_r2-r0_i
orr_r0-r1_i mov_r1-r0 mvn_r0-r1	orr_r0-r1_i mvn_r0-r0
rsb_r0-r0-r1 bfi_r2-r0_i_i mvn_r0-r2 rsb_r0-r0_i orr_r2-r0-r2 rsb_r3-r2_i orr_r0-r3-r2_ror_i	rsb_r0-r0-r1 bfi_r2-r0_i_i add_r0-r2_i orr_r2-r0-r2 rsb_r3-r2_i orr_r0-r3-r2_ror_i
mov_r0-r1 bic_r2-r2_i eor_r2-r2_i rsb_r1-r3-r2_ror_i sub_r0-r0-r1	bic_r0-r2_i eor_r2-r0_i rsb_r1-r1-r2_ror_i sub_r0-r3-r1
mov_r0-r1 ror_r2-r0_i add_r0-r2_i	ror_r2-r1_i add_r0-r2_i
eor_r0-r0_i sub_r0-r1-r0_lsr_i ror_r1-r0-r2 add_r1-r1-r1_lsl_i add_r1-r1-r1 bfi_r2-r3_i_i orr_r2-r2-r1_ror_i	sub_r0-r1-r0_lsr_i ror_r1-r0-r2 add_r1-r1-r1_lsl_i bfi_r2-r3_i_i add_r1-r1-r1 orr_r2-r2-r1_ror_i
add_r0-r1-r1 lsr_r2-r2-r0 mvn_r0-r2 orr_r3-r0_i eor_r1-r3-r1 asr_r0-r1_i	add_r0-r1-r1 lsr_r2-r2-r0 mvn_r0-r1_asr_i eor_r0-r0-r2_asr_i
sub_r0-r0-r1 eor_r2-r0_i orr_r2-r2_i eor_r3-r2_i and_r3-r2-r3	sub_r0-r0-r1 orr_r2-r0_i bic_r3-r2_i
sub_r0-r1-r0_lsl_i and_r2-r1-r2_lsl_i rsb_r1-r0-r2 lsl_r3-r1-r0 and_r0-r0-r3 and_r2-r0_i bfi_r3-r2_i_i rsb_r2-r3_i	sub_r0-r1-r0_lsl_i and_r2-r1-r2_lsl_i rsb_r1-r0-r2 lsl_r3-r1-r0 bfi_r3-r2_i_i rsb_r2-r3_i
bfi_r0-r1_i_i lsr_r0-r0-r0 sub_r1-r1-r0_asr_i and_r2-r1-r2 orr_r0-r1-r2	bfi_r0-r1_i_i lsr_r0-r0-r0 sub_r0-r1-r0_asr_i
tst_r0-r1 add_eq_r2-r0-r0_lsr_i bic_r1-r0-r2 and_r3-r2-r1 eor_r1-r3_i	mov_r1_i
and_r0-r1-r2 rsb_r0-r0-r2 rsb_r2-r0-r1	bic_r0-r2-r1 rsb_r2-r0-r1
bfi_r0-r1_i_i orr_r1-r0_i orr_r2-r1_i asr_r1-r2_i lsl_r2-r1_i add_r2-r2-r1 orr_r2-r2_i	bfi_r0-r1_i_i asr_r1-r0_i add_r2-r1-r1_lsl_i orr_r2-r2_i
rsb_r0-r1_i rsb_r2-r0_i	sub_r2-r1_i
mov_r0-r1 orr_r2-r1-r0 sub_r3-r2_i ror_r1-r3_i	sub_r3-r1_i ror_r1-r3_i
eor_r0-r1-r0_ror_i mvn_r2-r0 orr_r0-r0-r2 orr_r2-r0-r2 add_r3-r2-r2_lsl_i bic_r0-r3_i	mvn_r0_i
add_r0-r1-r2_lsr_i lsl_r0-r0-r2 eor_r3-r0_i and_r2-r3_i eor_r3-r2_i orr_r2-r3_i	mov_r2_i
add_r0-r1_i sub_r2-r0_i	sub_r2-r1_i
sub_r0-r0_i lsr_r1-r1-r0 eor_r0-r2-r1_ror_i add_r3-r1-r0_lsl_i lsr_r2-r3_i mov_r0-r2 ror_r3-r0-r3	sub_r0-r0_i lsr_r1-r1-r0 eor_r0-r2-r1_asr_i add_r3-r1-r0_lsl_i lsr_r2-r3_i ror_r3-r2-r3
tst_r0_i mvn_eq_r0-r1 bfi_r0-r0_i_i sub_r2-r0-r1_lsr_i eor_r1-r2_i eor_r0-r2-r1 bfi_r2-r0_i_i	tst_r0_i mvn_eq_r0-r1 bfi_r0-r0_i_i sub_r2-r0-r1_lsr_i orr_r2-r2_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 sub_r0-r2-r1 mvn_r2-r0 rsb_r3-r2-r1 add_r1-r3_i	add_r1-r2_i
lsr_r0-r1-r0 add_r1-r2_i orr_r2-r0-r1_ror_i sub_r0-r1_i mov_r1-r2 orr_r3-r0-r1	lsr_r0-r1-r0 add_r1-r2_i orr_r2-r0-r1_ror_i sub_r0-r1_i orr_r3-r0-r2
bic_r0-r1-r0 add_r2-r0_i sub_r0-r2_i mov_r2-r0	bic_r0-r1-r0 add_r2-r0_i
cmp_r0_i add_lt_r1-r0-r2_asr_i and_r3-r3_i add_r0-r3-r3 and_r2-r0-r1	cmp_r0_i add_lt_r1-r0-r2_asr_i and_r3-r3_i and_r2-r1-r3_lsl_i
tst_r0_i orr_ne_r0-r1-r2 orr_eq_r0-r3-r1 add_r3-r0-r0 mvn_r2-r1 eor_r1-r2-r0 lsr_r2-r1-r3 bic_r1-r2-r3	tst_r0_i orr_ne_r0-r1-r2 orr_eq_r0-r3-r1 add_r3-r0-r0 unk lsr_r2-r1-r3 bic_r1-r2-r3
eor_r0-r1-r0 orr_r1-r2_i cmp_r1-r2 rsb_cc_r3-r0_i orr_r0-r1-r3	orr_r1-r2_i orr_r0-r1-r3
rsb_r0-r1-r2 add_r1-r3-r2 add_r1-r0-r1_lsr_i bic_r2-r1_i add_r0-r2-r2_ror_i and_r2-r0_i	rsb_r0-r1-r2 add_r1-r3-r2 add_r2-r0-r1_ror_i add_r0-r2-r2_ror_i and_r2-r0_i
bic_r0-r1_i sub_r2-r1-r0_asr_i and_r1-r1-r3 and_r1-r1-r2	sub_r2-r1-r1_asr_i and_r1-r1-r2 and_r1-r1-r3
tst_r0_i orr_ne_r1-r2-r1_lsl_i mov_r2-r1 sub_r2-r0-r2	tst_r0_i orr_ne_r1-r2-r1_lsl_i sub_r2-r0-r1
add_r0-r1-r2_lsl_i bic_r3-r0-r1 cmp_r3-r1 eor_eq_r3-r1-r0 add_r2-r3-r1 rsb_r3-r2_i	add_r0-r1-r2_lsl_i orr_r2-r0-r1 rsb_r3-r2_i
orr_r0-r0-r1_ror_i add_r2-r1-r1_lsl_i orr_r0-r0-r2_asr_i and_r1-r0_i	orr_r0-r0-r1_ror_i orr_r0-r0-r1_ror_i and_r1-r0_i
add_r0-r1-r1 and_r2-r0-r3 orr_r3-r2-r3_asr_i bic_r1-r3_i orr_r0-r1-r3_lsl_i	and_r0-r3-r1_lsl_i orr_r3-r0-r3_asr_i bic_r1-r3_i orr_r0-r1-r3_lsl_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r2 orr_r0-r0-r1 sub_r0-r0-r3_lsl_i eor_r1-r0-r3_lsl_i asr_r1-r1-r1 mov_r3-r1 bfi_r0-r3_i_i	tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r2 orr_r0-r0-r1 sub_r0-r0-r3_lsl_i eor_r1-r0-r3_lsl_i asr_r1-r1-r1 bfi_r0-r1_i_i
asr_r0-r1-r2 mov_r3-r0	asr_r3-r1-r2
add_r0-r0_i add_r1-r1_i add_r2-r0-r0 orr_r0-r1-r0_lsr_i ror_r3-r2-r2 and_r3-r3-r0_ror_i bfi_r1-r3_i_i and_r2-r1_i	add_r1-r1_i and_r2-r1_i
tst_r0-r1 orr_ne_r2-r2-r1 and_r1-r2-r0 mov_r0-r1	orr_r1-r1-r2 and_r0-r0-r1
mov_r0-r1 rsb_r2-r3_i add_r3-r2_i sub_r0-r0_i orr_r2-r3_i rsb_r3-r0-r2	rsb_r2-r3_i sub_r0-r1_i add_r3-r2_i orr_r2-r3_i rsb_r3-r0-r2
mvn_r0-r1 rsb_r2-r0_i mov_r3-r0 eor_r2-r2-r3_lsr_i	mvn_r0-r1 rsb_r2-r0_i eor_r2-r2-r0_lsr_i
add_r0-r1-r2 orr_r3-r2_i ror_r0-r0_i rsb_r2-r0-r3_lsr_i	add_r0-r1-r2 ror_r0-r0_i rsb_r2-r0-r2_lsr_i
orr_r0-r1_i orr_r2-r0-r1_ror_i mov_r3-r2 bfi_r2-r3_i_i	orr_r0-r1_i orr_r2-r0-r1_ror_i bfi_r2-r2_i_i
mov_r0-r1 rsb_r1-r2_i and_r0-r1-r0_lsr_i mov_r1-r0	bic_r0-r1-r1_lsr_i rsb_r1-r2_i and_r1-r1-r0_lsr_i
add_r0-r0-r1 mvn_r2-r1 bic_r2-r2-r0 add_r0-r1-r2	add_r0-r0-r1 mvn_r2-r1 unk
sub_r0-r0_i eor_r1-r0_i ror_r2-r1_i rsb_r0-r0-r2	sub_r0-r0_i eor_r1-r0_i rsb_r0-r0-r1_ror_i
eor_r0-r1_i mov_r2-r0 sub_r2-r2_i lsl_r2-r2-r0	eor_r0-r1_i sub_r2-r0_i lsl_r2-r2-r0
tst_r0-r1 mvn_ne_r2-r0 mov_r1-r2 mov_r2-r1	tst_r0-r1 mvn_ne_r2-r0
eor_r0-r1-r2_lsl_i mvn_r2-r0 mov_r3-r0_ror_i sub_r3-r2-r3	eor_r0-r1-r2_lsl_i mvn_r2-r0 sub_r3-r2-r0_ror_i
mov_r0-r1 sub_r2-r2-r0 mvn_r1-r0 bic_r3-r2-r1	sub_r2-r2-r1 and_r3-r1-r2
mov_r0-r1 sub_r2-r3-r0_asr_i eor_r0-r2_i	sub_r2-r3-r1_asr_i eor_r0-r2_i
bic_r0-r1-r2 bic_r0-r0-r2 and_r1-r0-r3_lsl_i bfi_r2-r1_i_i	bic_r2-r2_i
tst_r0-r1 add_ne_r2-r3_i add_eq_r2-r2_i bfi_r2-r2_i_i	tst_r0-r1 add_ne_r2-r3_i add_eq_r2-r2_i
bfi_r0-r0_i_i lsl_r1-r0_i eor_r0-r1_i add_r0-r0-r1_asr_i	mov_r1-r0_lsl_i eor_r0-r1_i add_r0-r0-r1_asr_i
eor_r0-r0-r1 mvn_r2-r0 add_r1-r2_i	eor_r0-r0-r1 rsb_r1-r0_i
eor_r0-r1-r2_lsl_i bic_r3-r2-r0 bic_r0-r2-r3 bic_r2-r1-r0	mov_r3-r2_lsl_i bic_r0-r2-r3 bic_r2-r1-r0
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 add_r2-r0_i eor_r3-r2_i	mvn_r0-r1 mvn_r0-r1 add_r2-r0_i eor_r3-r2_i
sub_r0-r1-r2 orr_r3-r0_i bic_r3-r0-r3	bic_r3-r0-r0
sub_r0-r1_i eor_r0-r0_i bfi_r0-r0_i_i	sub_r0-r1_i eor_r0-r0_i
tst_r0_i mvn_ne_r0-r1 bic_r2-r1-r0 bic_r3-r2-r0	tst_r0_i mvn_ne_r0-r1 bic_r3-r1-r0
mov_r0-r1 orr_r0-r0_i orr_r1-r2-r0	orr_r0-r1_i orr_r1-r2-r0
orr_r0-r1-r2 bfi_r1-r3_i_i mov_r2-r0 eor_r0-r2-r1	orr_r0-r1-r2 bfi_r1-r3_i_i eor_r0-r0-r1
orr_r0-r0-r1_lsr_i sub_r2-r0-r1 sub_r1-r2-r0	rsb_r1-r1_i
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r2 bic_r3-r0-r3	mvn_r0-r2 bic_r3-r0-r3
bfi_r0-r0_i_i orr_r1-r0-r1 bfi_r2-r1_i_i sub_r3-r2-r1_lsl_i	orr_r1-r0-r1 bfi_r2-r1_i_i sub_r3-r2-r1_lsl_i
rsb_r0-r1-r0 mov_r1-r0 orr_r0-r1_i	rsb_r0-r1-r0 orr_r0-r0_i
mov_r0-r1 mov_r2-r0 and_r2-r2_i	and_r2-r1_i
cmp_r0_i mvn_cc_r1-r2 mvn_cc_r1-r2 add_r2-r1_i orr_r0-r2_i mvn_r2-r0	cmp_r0_i mvn_cc_r1-r2 add_r2-r1_i orr_r0-r2_i mvn_r2-r0
orr_r0-r1-r0 eor_r1-r0-r1 orr_r0-r2-r3_lsr_i ror_r2-r1-r0	bic_r1-r0-r1 orr_r0-r2-r3_lsr_i ror_r2-r1-r0
orr_r0-r1_i bic_r0-r0-r2 eor_r3-r0-r3_ror_i mov_r0-r3	orr_r0-r1_i bic_r0-r0-r2 eor_r0-r0-r3_ror_i
eor_r0-r1_i bfi_r1-r1_i_i bic_r1-r0-r1	and_r2-r1_i rsb_r2-r2_i bic_r1-r2-r1
mov_r0-r1 sub_r1-r0-r2 mvn_r3-r1 eor_r0-r3_i	sub_r1-r1-r2 mvn_r3-r1 eor_r0-r3_i
mov_r0-r1 rsb_r1-r0-r1_ror_i orr_r0-r2-r1_lsl_i add_r0-r0-r2	rsb_r1-r1-r1_ror_i orr_r0-r2-r1_lsl_i add_r0-r0-r2
bic_r0-r0-r1 lsr_r2-r0_i bic_r1-r2-r0 sub_r0-r2-r1	bic_r0-r0-r1 and_r0-r0-r0_lsr_i
tst_r0-r1 mvn_ne_r0-r1 add_r1-r0-r0 mov_r2-r1	tst_r1-r0 mvn_ne_r0-r1 add_r2-r0-r0
add_r0-r1-r0 bfi_r2-r2_i_i sub_r3-r0-r2_asr_i	add_r0-r1-r0 sub_r3-r0-r2_asr_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 lsl_r2-r0_i lsl_r1-r2-r2	mvn_r0-r1 lsl_r2-r0_i lsl_r1-r2-r2
bfi_r0-r1_i_i orr_r2-r0-r1_asr_i mvn_r3-r2 mov_r1-r3	bfi_r0-r1_i_i orr_r2-r0-r1_asr_i mvn_r1-r2
eor_r0-r1-r2_asr_i add_r0-r0-r1 sub_r0-r0-r1	eor_r0-r1-r2_asr_i
cmp_r0-r1 mov_cs_r1-r2 mov_cc_r1-r3 mvn_r2-r1 eor_r3-r1-r2	mvn_r3_i
rsb_r0-r1_i and_r1-r1-r2 bic_r0-r0-r1 bic_r0-r1-r0	and_r0-r1-r2
tst_r0_i eor_ne_r1-r2-r1_lsr_i bic_r0-r0-r1 mov_r2-r0	tst_r0_i eor_ne_r1-r2-r1_lsr_i bic_r2-r0-r1
rsb_r0-r0_i add_r1-r0-r2 rsb_r0-r1-r2 eor_r3-r0-r3	rsb_r0-r0_i rsb_r0-r0_i eor_r3-r0-r3
mov_r0-r1 mov_r2-r0 rsb_r1-r1_i sub_r2-r2-r1_lsr_i	rsb_r2-r1_i sub_r2-r1-r2_lsr_i
mov_r0-r1_lsr_i and_r2-r3-r0 sub_r0-r2-r3 mvn_r2-r0	and_r0-r3-r1_lsr_i sub_r0-r0-r3 mvn_r2-r0
bfi_r0-r0_i_i bfi_r1-r0_i_i sub_r2-r1-r0_ror_i mov_r3-r2	bfi_r1-r0_i_i sub_r3-r1-r0_ror_i
tst_r0-r1 mov_ne_r1-r0 mov_eq_r1_i bic_r0-r1-r0 orr_r2-r3-r0_asr_i	and_r2-r3-r3
orr_r0-r0-r1_lsl_i mvn_r2-r3 and_r3-r2-r0 mov_r2-r3	orr_r2-r0-r1_lsl_i bic_r2-r2-r3
eor_r0-r1-r2 orr_r3-r2_i and_r2-r0-r3 eor_r0-r0-r2_lsr_i	eor_r0-r1-r2 and_r2-r0-r2 eor_r0-r0-r2_lsr_i
add_r0-r1-r0_lsl_i mov_r1-r2 sub_r3-r0-r1_lsr_i	add_r0-r1-r0_lsl_i sub_r3-r0-r2_lsr_i
lsr_r0-r1-r2 mvn_r2-r0 bic_r3-r2-r0	lsr_r0-r1-r2 mvn_r3-r0
mov_r0-r1 rsb_r0-r2-r0_asr_i orr_r1-r0_i bic_r0-r3-r1	rsb_r0-r2-r1_asr_i orr_r1-r0_i bic_r0-r3-r1
asr_r0-r1-r2 bic_r2-r3-r0 rsb_r3-r2-r3 eor_r0-r3_i	and_r0-r3-r1_asr-r2 eor_r0-r0_i
mvn_r0-r1 ror_r0-r0-r0 bfi_r0-r0_i_i	mvn_r0-r1 ror_r0-r0-r0
sub_r0-r1-r2_lsl_i and_r2-r2_i mov_r1-r0 add_r1-r1-r2_ror_i	sub_r0-r1-r2_lsl_i and_r2-r2_i add_r1-r0-r2_ror_i
cmp_r0_i mvn_ne_r1-r2 mov_ne_r1-r2 bic_r3-r3-r1 sub_r3-r3-r2 orr_r0-r3-r0	cmp_r0_i mov_ne_r1-r2 bic_r3-r3-r1 sub_r3-r3-r2 orr_r0-r3-r0
mov_r0-r1 orr_r2-r3-r0 bic_r2-r0-r2 lsl_r0-r2_i	mov_r0_i
eor_r0-r1_i asr_r1-r1-r1 mov_r2-r1 add_r0-r2-r0	eor_r0-r1_i asr_r1-r1-r1 add_r0-r1-r0
tst_r0-r1 mvn_ne_r1-r2 mov_r3-r1 mvn_r1-r3	tst_r0-r1 mvn_ne_r1-r2 mvn_r1-r1
eor_r0-r1-r0_asr_i bic_r2-r0-r2 mov_r3-r2	eor_r0-r1-r0_asr_i bic_r3-r0-r2
mov_r0-r1 ror_r0-r2-r0 mov_r3-r0 orr_r1-r3_i	ror_r0-r2-r1 orr_r1-r0_i
mov_r0-r1 sub_r2-r0_i lsl_r3-r2_i bic_r1-r3-r1	sub_r2-r1_i lsl_r3-r2_i bic_r1-r3-r1
mov_r0-r1_lsl_i eor_r2-r3-r0 bic_r2-r0-r2 rsb_r0-r2-r0	bic_r0-r1-r3_lsr_i mov_r0-r0_lsl_i
rsb_r0-r1-r0 mov_r1-r0 sub_r2-r3-r1	rsb_r0-r1-r0 sub_r2-r3-r0
eor_r0-r1-r0_asr_i asr_r1-r2_i orr_r1-r1-r0 orr_r0-r1_i	eor_r0-r1-r0_asr_i orr_r1-r0-r2_asr_i orr_r0-r1_i
mov_r0-r1 add_r1-r1-r1 add_r2-r1-r0_lsr_i mvn_r0-r2	mvn_r2-r1_lsl_i sub_r0-r2-r1_lsr_i
sub_r0-r1-r0 ror_r2-r0_i mov_r3-r2	sub_r0-r1-r0 mov_r3-r0_ror_i
bfi_r0-r0_i_i mvn_r1-r0 ror_r1-r1-r1 add_r1-r1-r0	mvn_r2-r0 add_r1-r0-r2_ror-r2
eor_r0-r1-r2_lsr_i mvn_r2-r0 mvn_r3-r2 bic_r0-r3-r2	eor_r0-r1-r2_lsr_i
eor_r0-r1-r0_lsl_i mvn_r2-r0 and_r0-r0-r2_asr_i add_r2-r2-r0	eor_r0-r1-r0_lsl_i mvn_r2-r0 unk
cmp_r0_i mov_ge_r1-r2_lsr_i lsl_r0-r1-r2 mov_r2-r0	cmp_r0_i mov_ge_r1-r2_lsr_i lsl_r2-r1-r2
orr_r0-r1-r2_asr_i mov_r1-r0 orr_r3-r1_i rsb_r3-r1-r3	orr_r0-r1-r2_ror_i orr_r3-r0_i rsb_r3-r0-r3
tst_r0-r1 orr_ne_r1-r2_i mov_ne_r1_i eor_r3-r0-r1	tst_r0-r1 mov_ne_r1_i eor_r3-r0-r1
bfi_r0-r0_i_i bic_r1-r2-r3 eor_r0-r1-r0_lsr_i rsb_r1-r0_i	bic_r1-r2-r3 eor_r0-r1-r0_lsr_i rsb_r1-r0_i
sub_r0-r1-r0 rsb_r0-r0-r1 and_r2-r0-r3_lsr_i mvn_r0-r2	and_r2-r0-r3_lsr_i mvn_r0-r2
sub_r0-r1-r2_lsl_i ror_r2-r0-r2 bic_r3-r1-r2 mov_r2-r3	sub_r0-r1-r2_lsl_i ror_r2-r0-r2 bic_r2-r1-r2
rsb_r0-r1-r2 mov_r2-r0 lsr_r3-r2-r2 eor_r3-r3-r2_ror_i	rsb_r0-r1-r2 lsr_r3-r0-r0 eor_r3-r3-r0_ror_i
bic_r0-r0-r1 mov_r1-r0 bic_r2-r1-r3 mvn_r0-r2	bic_r0-r0-r1 unk
orr_r0-r1-r2 bfi_r2-r0_i_i mov_r1-r2 eor_r1-r2-r1	rsb_r1-r1-r1
bic_r0-r1-r0 sub_r1-r0-r2 rsb_r1-r1-r0 and_r2-r1-r0	bic_r0-r1-r0 and_r2-r2-r0
mov_r0-r1_lsl_i bic_r2-r2-r0 mov_r3-r2 add_r1-r3-r3_lsl_i	bic_r2-r2-r1_lsl_i add_r1-r2-r2_lsl_i
cmp_r0-r1 mov_ge_r2-r3_ror_i add_r2-r2_i bic_r0-r1-r2 bic_r0-r0-r2	cmp_r0-r1 mov_ge_r2-r3_ror_i add_r2-r2_i bic_r0-r1-r2
orr_r0-r1-r2_lsl_i ror_r2-r3_i mvn_r3-r2 rsb_r0-r0-r3	orr_r0-r1-r2_lsl_i mvn_r3-r3_ror_i rsb_r0-r0-r3
tst_r0_i orr_ne_r1-r2_i orr_eq_r1-r2-r0 bfi_r3-r1_i_i bic_r3-r3-r2 add_r1-r3_i	bic_r3-r3-r2 bic_r3-r3_i add_r1-r3_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 bic_r0-r0-r3 add_r3-r2-r0 eor_r0-r3-r0_ror_i	mvn_r2-r3 bic_r0-r0-r3 add_r3-r2-r0 eor_r0-r3-r0_ror_i
cmp_r0-r1 mov_cc_r0_i lsl_r0-r0_i bfi_r2-r0_i_i and_r0-r3-r2_lsl_i	unk and_r0-r3-r2_lsl_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 lsl_r0-r3-r2	mvn_r0-r0 mov_r0-r3_lsl-r0
cmp_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 sub_r2-r0_i and_r2-r2_i	mvn_r0-r2 sub_r2-r0_i and_r2-r2_i
mvn_r0-r1 orr_r2-r0_i and_r1-r2-r0_lsl_i bfi_r0-r1_i_i	mvn_r0-r1 unk
cmp_r0_i orr_lt_r1-r0-r1_ror_i orr_ge_r1-r2-r3_lsr_i and_r2-r1-r2 mov_r0-r2 sub_r1-r0_i	orr_r1-r0-r1_ror_i cmp_r0_i orr_ge_r1-r2-r3_lsr_i and_r2-r1-r2 sub_r1-r2_i
mvn_r0-r1 bic_r0-r0-r2 and_r1-r0_i eor_r2-r1-r2	unk unk
ror_r0-r0-r1 bfi_r2-r0_i_i mvn_r3-r2 mov_r1-r3	ror_r0-r0-r1 bfi_r2-r0_i_i mvn_r1-r2_lsr_i
bic_r0-r1-r0 rsb_r1-r0-r2 add_r1-r1-r2_lsl_i mov_r2-r1	bic_r0-r1-r0 rsb_r1-r0-r2 add_r2-r1-r2_lsl_i
mov_r0-r1 rsb_r2-r2-r0 lsr_r1-r2-r0	rsb_r2-r2-r1 lsr_r1-r2-r1
tst_r0-r1 mov_ne_r2_i mov_eq_r2-r0 sub_r3-r0-r2	tst_r0-r1 sub_r3-r0_i rsb_ls_r3-r2-r2
tst_r0_i mov_ne_r0_i mov_eq_r0_i mov_r1-r0 mvn_r0-r1	tst_r0_i mov_ls_r0_i mov_ne_r0_i mvn_r0-r0
orr_r0-r0-r1 lsl_r2-r2-r0 ror_r2-r2-r3 bfi_r2-r2_i_i	orr_r0-r0-r1 lsl_r2-r2-r0 mov_r2-r2_ror-r3
bfi_r0-r1_i_i and_r2-r0_i asr_r0-r2_i	and_r2-r1_i mov_r0-r2_ror_i
eor_r0-r1-r2_lsr_i bfi_r1-r0_i_i orr_r0-r1-r3_lsl_i bfi_r3-r0_i_i	eor_r0-r1-r2_asr_i bfi_r3-r0_i_i
rsb_r0-r1-r0 add_r2-r1-r0 sub_r3-r2-r3_lsl_i add_r1-r1-r3	rsb_r2-r1-r3_lsl_i sub_r1-r0-r2
orr_r0-r1_i lsl_r1-r2_i mov_r3-r1 rsb_r2-r0-r3	orr_r0-r1_i rsb_r2-r0-r2_lsl_i
eor_r0-r0-r1 add_r0-r0-r2_lsl_i rsb_r2-r3-r0 bfi_r1-r2_i_i	eor_r0-r0-r1 rsb_r2-r3-r0 bfi_r1-r2_i_i
bic_r0-r1-r0 bic_r2-r0-r2 bic_r0-r2-r0 add_r2-r0-r0	eor_r2-r0-r0
bic_r0-r1-r2 bic_r2-r0-r2 sub_r3-r2_i mov_r1-r3	bic_r0-r1-r2 sub_r3-r0_i mov_r1-r3
bic_r0-r1-r2 bfi_r3-r0_i_i bic_r0-r0-r2 sub_r3-r0-r3_lsr_i	bic_r0-r1-r2 sub_r3-r0-r3_lsr_i
bfi_r0-r1_i_i mov_r1-r0 add_r2-r1-r1 bfi_r1-r2_i_i	unk add_r1-r0_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 lsl_r2-r2-r1	mvn_r2-r0 lsl_r2-r2-r1
orr_r0-r0-r1 bfi_r1-r0_i_i mov_r0-r1 rsb_r1-r1-r0	mov_r1_i
cmp_r0-r1 mov_lt_r2-r3 mov_ge_r2-r3 orr_r3-r3-r1 add_r0-r3-r2	orr_r2-r3-r1 add_r0-r3-r2
orr_r0-r1-r2 mov_r1-r0 bic_r3-r1-r0 bfi_r0-r3_i_i	orr_r0-r1-r2 bic_r3-r2-r0 bfi_r0-r3_i_i
and_r0-r1-r2 and_r0-r1-r0 and_r2-r0-r1_ror_i	and_r0-r1-r2 and_r2-r0-r1_ror_i
mvn_r0-r1 eor_r0-r2-r0 mov_r3-r0 mov_r1-r3	mvn_r0-r1 eor_r1-r0-r2
mov_r0-r1 orr_r2-r0-r1_lsl_i bfi_r3-r2_i_i	bfi_r3-r1_i_i
orr_r0-r1_i orr_r0-r0-r2 bfi_r3-r0_i_i	orr_r0-r1_i bfi_r3-r0_i_i
mvn_r0-r1 mvn_r1-r0 and_r0-r1_i	and_r0-r1_i
bic_r0-r1-r2 bic_r0-r0-r2 mov_r3-r0 sub_r1-r0-r3	bic_r1-r3-r3
tst_r0_i mov_eq_r0_i lsr_r1-r0-r0 bfi_r2-r1_i_i bfi_r0-r2_i_i	tst_r0_i mov_ge_r0_i bfi_r0-r2_i_i
sub_r0-r1_i mvn_r1-r0 and_r2-r3-r1 lsr_r1-r3-r2	sub_r0-r1_i bic_r2-r3-r0 lsr_r1-r3-r2
ror_r0-r1-r2 rsb_r3-r0_i add_r2-r3-r0	mov_r2_i
lsr_r0-r1_i asr_r2-r1_i bic_r2-r2-r0 mov_r3-r2_ror_i	lsr_r0-r1_i eor_r2-r0-r1_asr_i mov_r3-r2_ror_i
sub_r0-r0-r1 mov_r1-r0 mov_r2-r1 asr_r2-r2-r3	sub_r0-r0-r1 asr_r2-r0-r3
cmp_r0-r1 add_hi_r2-r0-r0_lsr_i mov_ne_r2_i bfi_r2-r2_i_i	cmp_r0-r1 mov_ne_r2_i bfi_r2-r2_i_i
and_r0-r1-r2 bic_r1-r0-r2 lsl_r1-r1_i	sub_r1-r0-r0
eor_r0-r1-r2_lsl_i lsl_r1-r1_i bfi_r1-r1_i_i rsb_r1-r1-r0_lsl_i	eor_r0-r1-r2_lsl_i sub_r3-r0-r1_lsl_i add_r1-r0-r3
asr_r0-r0_i mov_r1-r0 rsb_r2-r1_i eor_r0-r2_i	asr_r0-r0_i rsb_r2-r0_i eor_r0-r2_i
tst_r0-r1 mvn_ne_r1-r0 mvn_ne_r1-r2 and_r0-r3-r1_ror_i eor_r3-r0-r1_ror_i bfi_r2-r3_i_i	tst_r0-r1 mvn_ne_r1-r2 and_r0-r3-r1_ror_i eor_r3-r0-r1_asr_i bfi_r2-r3_i_i
orr_r0-r0-r1 bic_r0-r1-r0 orr_r1-r0-r2	orr_r1-r2-r2
and_r0-r0-r1_asr_i and_r2-r1-r0_ror_i orr_r0-r2-r3 bic_r2-r2-r0	mov_r2_i
and_r0-r1-r2 mvn_r1-r0 mov_r0-r2 rsb_r2-r0-r1	and_r0-r1-r2 mvn_r1-r0 rsb_r2-r2-r1
bic_r0-r1-r2 mvn_r1-r0 eor_r0-r3_i and_r0-r1-r0_lsl_i	unk eor_r0-r3_i and_r0-r1-r0_lsl_i
bfi_r0-r1_i_i bfi_r1-r2_i_i and_r2-r1-r0 and_r0-r1-r2	bfi_r0-r1_i_i bfi_r1-r2_i_i and_r0-r1-r0
eor_r0-r1-r2 and_r3-r0-r2 add_r2-r3_i lsl_r1-r2_i	bic_r0-r2-r1 add_r2-r0_i lsl_r1-r2_i
mov_r0-r1 and_r2-r1-r0_asr_i lsr_r0-r1_i sub_r0-r2-r0_asr_i	and_r2-r1-r1_asr_i lsr_r0-r1_i sub_r0-r2-r0_lsr_i
eor_r0-r1-r2 bic_r0-r0-r2 bic_r0-r2-r0 mov_r1-r0	mov_r1-r2
sub_r0-r1_i mov_r2-r0 eor_r1-r0-r2 mvn_r3-r1	mvn_r3_i
tst_r0_i eor_eq_r0-r1-r2_ror_i mov_r2-r0 mov_r1-r2_lsr_i	tst_r0_i eor_cs_r0-r1-r2_ror_i mov_r1-r0_lsr_i
and_r0-r1_i rsb_r0-r2-r0_lsr_i lsl_r1-r0_i bfi_r2-r1_i_i	rsb_r0-r2-r0_lsl_i lsl_r1-r0_i bfi_r2-r1_i_i
orr_r0-r1-r0 bfi_r1-r2_i_i and_r0-r0-r1_asr_i lsl_r1-r2-r0	orr_r0-r1-r0 and_r0-r0-r1_asr_i lsl_r1-r2-r0
add_r0-r1-r2 lsr_r2-r0_i mov_r1-r2 mvn_r3-r1	add_r0-r1-r2 mvn_r3-r0_lsr_i
tst_r0-r1 add_ne_r0-r2-r1_lsr_i mvn_ne_r0-r3 add_r1-r0-r1_ror_i and_r3-r1_i asr_r3-r3-r1	sub_r0-r0-r2_lsl_i sub_r1-r0-r1_ror-r0 and_r3-r1_i asr_r3-r3-r1
lsr_r0-r1_i mov_r2-r0 rsb_r0-r0-r3 orr_r0-r2-r0	lsr_r0-r1_i rsb_r2-r0-r3 orr_r0-r2-r0
lsl_r0-r0-r1 and_r2-r0-r1_asr_i mov_r3-r2 lsl_r1-r0-r3	lsl_r0-r0-r1 and_r2-r0-r1_asr_i lsl_r1-r0-r2
rsb_r0-r1_i bfi_r2-r1_i_i and_r3-r0-r2 mov_r0-r3	rsb_r0-r1_i bfi_r2-r1_i_i and_r0-r2-r0
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 mvn_r2-r0 mvn_r0-r2 orr_r1-r0_i	tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 orr_r1-r0_i
cmp_r0_i rsb_lt_r0-r0_i and_r1-r0_i asr_r1-r1-r1	and_r1-r0_i lsr_r1-r1-r1
bfi_r0-r0_i_i mov_r1-r2 sub_r1-r0-r1 mvn_r3-r1	sub_r1-r0-r2 mvn_r3-r1
eor_r0-r0_i and_r1-r2-r0_asr_i orr_r1-r1_i	and_r1-r2-r0_asr_i orr_r1-r1_i
mov_r0-r1 asr_r0-r0_i and_r2-r0_i bfi_r2-r2_i_i	ror_r0-r1_i and_r2-r0_i
tst_r0-r1 mov_ne_r2-r1_lsr_i lsl_r1-r2_i bfi_r1-r1_i_i	tst_r0-r1 mov_ne_r2-r1_lsr_i lsl_r1-r2_i
mvn_r0-r1 lsr_r1-r2_i sub_r3-r1-r0 sub_r3-r3_i	mvn_r0-r1 rsb_r3-r0-r2_lsr_i sub_r3-r3_i
orr_r0-r0-r1 lsl_r0-r0_i bfi_r2-r2_i_i bic_r3-r0-r2	orr_r0-r0-r1 lsl_r0-r0_i bic_r3-r0-r2
tst_r0_i rsb_ne_r0-r1-r2 rsb_eq_r0-r1-r2 and_r0-r3-r0_ror_i mvn_r1-r0	rsb_r0-r1-r2 and_r0-r3-r0_ror_i mvn_r1-r0
mov_r0-r1 lsr_r2-r0-r0 rsb_r3-r3-r2 orr_r3-r2-r3_ror_i	lsr_r2-r1-r1 rsb_r3-r3-r2 orr_r3-r2-r3_ror_i
bic_r0-r0-r1 sub_r2-r0_i sub_r2-r2_i mvn_r0-r2	bic_r0-r0-r1 sub_r2-r0_i rsb_r0-r2_i
mov_r0-r1 eor_r1-r2_i bic_r0-r2-r0 eor_r2-r0-r1_lsr_i	bic_r0-r2-r1 eor_r2-r0-r2_lsr_i
eor_r0-r0_i bfi_r0-r0_i_i mvn_r1-r0 bic_r2-r0-r1	eor_r2-r0_i
ror_r0-r1_i ror_r2-r2_i sub_r3-r1-r0 eor_r2-r2-r3	sub_r0-r1-r1_ror_i eor_r2-r0-r2_ror_i
mvn_r0-r1 bic_r2-r2-r0 bic_r0-r1-r3 bic_r0-r2-r0	and_r2-r1-r2 and_r0-r2-r3
cmp_r0-r1 mvn_cs_r2-r1 lsl_r0-r2_i bfi_r3-r0_i_i	mvn_r2-r1 lsl_r0-r2_i bfi_r3-r0_i_i
and_r0-r1-r2 rsb_r0-r0-r2 asr_r1-r2-r0	bic_r0-r2-r1 asr_r1-r2-r0
orr_r0-r1-r0_lsl_i rsb_r1-r0-r1 bfi_r2-r1_i_i	unk
and_r0-r1-r2 bic_r3-r2-r0 bic_r2-r3-r0 orr_r3-r1-r2_asr_i	bic_r3-r2-r1 orr_r3-r1-r3_asr_i
bfi_r0-r1_i_i bfi_r1-r0_i_i mov_r2-r1_asr_i and_r2-r2-r1	and_r2-r1-r1_asr_i
tst_r0-r1 eor_ne_r2-r2-r0_lsl_i eor_eq_r2-r2_i and_r0-r3_i bic_r3-r0-r2	tst_r0-r1 eor_eq_r2-r2_i and_r0-r3_i bic_r3-r0-r2
bic_r0-r1-r2 bic_r1-r0-r1 eor_r0-r1_i mvn_r3-r0	mvn_r3_i
add_r0-r0-r1 orr_r0-r0_i mov_r1-r0 sub_r2-r1_i	add_r0-r0-r1 orr_r0-r0_i sub_r2-r0_i
orr_r0-r0_i bfi_r1-r0_i_i bic_r2-r1-r0 mov_r0-r2_lsr_i	lsr_r2-r1_i bic_r0-r2-r0_asr_i
and_r0-r1-r0_lsl_i mvn_r2-r1 rsb_r2-r0-r2_ror_i and_r0-r2_i	and_r0-r1-r0_lsl_i unk and_r0-r2_i
and_r0-r1-r0_lsr_i mov_r2-r0 and_r1-r2_i rsb_r0-r2-r1_asr_i	and_r0-r1-r0_lsr_i and_r1-r2_i rsb_r0-r0-r1_lsr_i
and_r0-r1-r0_ror_i mov_r2-r3 rsb_r0-r0-r2_lsl_i mvn_r1-r0	and_r0-r1-r0_ror_i rsb_r0-r0-r3_lsl_i mvn_r1-r0
cmp_r0_i add_eq_r0-r0_i rsb_r1-r2-r0_lsr_i	rsb_r1-r2-r0_lsr_i
ror_r0-r1-r2 orr_r0-r0_i mov_r2-r0 eor_r1-r2_i	ror_r0-r1-r2 orr_r0-r0_i bic_r1-r0_i
lsr_r0-r0_i mvn_r1-r0 add_r2-r1_i and_r0-r2_i	mvn_r1-r0_lsr_i add_r2-r1_i and_r0-r2_i
cmp_r0-r1 mov_lt_r1-r2_lsl_i mov_ge_r1_i mov_r2-r1 eor_r3-r0-r2	cmp_r0-r1 mov_ne_r1-r2_lsl_i mov_ge_r1_i eor_r3-r0-r1
sub_r0-r0-r1 add_r2-r0_i mvn_r3-r0 sub_r3-r3-r2	add_r2-r0_i lsl_r3-r2_i rsb_r3-r3-r1_lsl_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i bfi_r3-r2_i_i	orr_r3-r3_i
cmp_r0-r1 orr_ls_r2-r1-r0 mov_r1-r2 bfi_r2-r1_i_i	cmp_r0-r1 orr_ls_r2-r1-r0 bfi_r0-r1_i_i
and_r0-r1_i asr_r1-r0_i and_r2-r1_i	eor_r1-r1-r1 and_r2-r1_i
bfi_r0-r1_i_i orr_r1-r0-r1 mov_r2-r1 and_r0-r2_i	orr_r1-r0-r1 and_r0-r1_i
mov_r0-r1 and_r2-r0_i bfi_r1-r2_i_i lsr_r0-r1_i	lsr_r0-r1_i
and_r0-r1_i eor_r2-r2_i orr_r0-r2-r0_asr_i mvn_r2-r0	mvn_r2-r2 eor_r2-r2_i
and_r0-r0-r1 bic_r2-r0-r1 add_r1-r0_i add_r3-r2-r1	and_r0-r0-r1 add_r3-r0_i
and_r0-r1-r2 mvn_r2-r3 and_r2-r2-r0 add_r2-r2_i	and_r2-r2-r1 bic_r2-r2-r3 add_r2-r2_i
cmp_r0-r1 rsb_lt_r2-r3-r1_lsr_i bfi_r0-r2_i_i sub_r2-r2-r0_lsr_i eor_r2-r2_i	cmp_r0-r1 rsb_lt_r2-r3-r1_lsr_i sub_r2-r2-r0_lsr_i eor_r2-r2_i
cmp_r0_i mov_ge_r1-r2_ror_i orr_ne_r1-r0-r2 bic_r1-r1-r3 add_r3-r3-r1	cmp_r0_i mov_r1-r2_ror_i orr_ne_r1-r0-r2 orr_r3-r3-r1
add_r0-r1-r2_asr_i mov_r2-r1 bic_r3-r0-r2	add_r0-r1-r2_asr_i bic_r3-r0-r1
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 asr_r1-r1_i ror_r3-r1_i orr_r1-r3_i	mvn_r1-r2 asr_r1-r1_i ror_r3-r1_i orr_r1-r3_i
sub_r0-r1-r0 bic_r1-r2-r0 sub_r1-r2-r1 orr_r1-r1_i	sub_r0-r1-r0 and_r1-r0-r2 orr_r1-r1_i
tst_r0-r1 add_ne_r0-r1-r2 bic_r1-r1-r0 bfi_r1-r1_i_i	tst_r0-r1 add_ne_r0-r1-r2 bic_r1-r1-r0
eor_r0-r0-r1 add_r0-r0-r2_asr_i bic_r3-r0-r2 mov_r2-r3	eor_r0-r0-r1 add_r0-r0-r2_asr_i bic_r2-r0-r2
orr_r0-r0-r1 bic_r2-r0-r1 mvn_r0-r2 lsl_r2-r0_i	unk lsl_r2-r0_i
orr_r0-r0_i eor_r1-r2-r3 add_r1-r0-r1 bfi_r1-r1_i_i	orr_r0-r0_i eor_r1-r2-r3 add_r1-r0-r1
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 lsl_r1-r0-r1	rsb_r0-r0-r0_lsl_i mvn_eq_r1-r2 lsl_r1-r0-r1
add_r0-r1-r2_lsr_i ror_r1-r0_i mvn_r2-r1 orr_r2-r2-r0	add_r0-r1-r2_lsr_i mvn_r2-r0_ror_i orr_r2-r2-r0
rsb_r0-r1-r0 add_r1-r2-r2 bic_r1-r1-r0 bic_r3-r1-r0	rsb_r0-r1-r0 add_r1-r2-r2 bic_r3-r1-r0
lsr_r0-r1_i mov_r2-r0 bfi_r3-r2_i_i eor_r3-r3_i	lsr_r0-r1_i bfi_r3-r0_i_i eor_r3-r3_i
mov_r0-r1 mvn_r2-r1 rsb_r3-r0-r2 and_r2-r3_i	mvn_r2-r1_lsl_i and_r2-r2_i
lsl_r0-r1-r2 bic_r3-r2-r0 and_r0-r3-r2	lsl_r1-r1-r2 bic_r0-r2-r1
add_r0-r1_i mov_r2-r0 add_r2-r0-r2_lsl_i	add_r0-r1_i add_r2-r0-r0_lsl_i
mvn_r0-r1 bfi_r0-r0_i_i bfi_r2-r0_i_i	mvn_r0-r1 bfi_r2-r0_i_i
cmp_r0_i orr_ne_r1-r0-r2_lsr_i bfi_r1-r1_i_i orr_r2-r2-r1_lsr_i	cmp_r0_i orr_ne_r1-r0-r2_lsr_i orr_r2-r2-r1_lsr_i
bic_r0-r1-r2 mov_r1-r3_lsl_i orr_r1-r0-r1 rsb_r2-r3-r1_lsr_i	bic_r0-r1-r2 orr_r1-r0-r3_lsl_i rsb_r2-r3-r1_lsr_i
tst_r0-r1 mvn_eq_r1-r2 and_r2-r1_i orr_r2-r1-r2	tst_r0-r1 mvn_ge_r1-r2 orr_r2-r1-r1
sub_r0-r1-r2 eor_r2-r0-r1_lsr_i mov_r1-r2_lsl_i bfi_r1-r1_i_i	sub_r0-r1-r2 eor_r2-r0-r1_lsr_i mov_r1-r2_lsl_i
cmp_r0-r1 sub_eq_r1-r1-r2_ror_i mov_r3-r1_lsl_i lsl_r0-r2-r3	mov_r3-r2_lsl_i sub_r1-r1-r2_lsr_i sub_r1-r0-r0_ror_i lsr_r0-r2-r3
eor_r0-r1_i mvn_r1-r0 and_r1-r0-r1 and_r2-r1-r2	mov_r2_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 rsb_r1-r2-r0 orr_r2-r0-r1	mvn_r2-r0 rsb_r1-r2-r0 orr_r2-r0-r1
bfi_r0-r1_i_i rsb_r2-r2-r3 and_r2-r2-r0_asr_i	rsb_r2-r2-r3 and_r2-r2-r0_asr_i
eor_r0-r1_i add_r2-r2_i rsb_r1-r2-r0 add_r2-r1_i	eor_r0-r1_i sub_r2-r0-r2
tst_r0-r1 and_ne_r1-r0-r2 mov_ne_r1-r2 bic_r1-r2-r1 rsb_r2-r1-r2_lsl_i	tst_r0-r1 mov_ne_r1-r2 bic_r1-r2-r1 rsb_r2-r1-r2_lsl_i
tst_r0_i mov_ne_r1_i mvn_r0-r1 bic_r0-r0-r1	tst_r0_i mov_ne_r1_i mvn_r0-r1
ror_r0-r0_i bfi_r1-r2_i_i eor_r1-r0-r1_lsr_i orr_r1-r2-r1_lsl_i	ror_r0-r0_i eor_r1-r0-r1_lsr_i orr_r1-r2-r1_lsl_i
mov_r0-r1 bfi_r2-r0_i_i and_r1-r0_i and_r0-r2-r1	and_r0-r1_i
eor_r0-r1-r2_lsr_i and_r2-r0-r3 rsb_r2-r2-r3 add_r2-r3-r2	eor_r0-r1-r2_lsr_i and_r2-r0-r3 rsb_r2-r2-r3_lsl_i
tst_r0_i mov_eq_r1-r0_lsl_i orr_r2-r0-r1 orr_r1-r0-r2	tst_r0_i mov_eq_r1-r0_lsl_i orr_r1-r0-r1
mov_r0-r1 rsb_r2-r3-r0_ror_i orr_r0-r1-r3_lsl_i bic_r3-r0-r2	rsb_r2-r3-r1_ror_i orr_r0-r1-r3_lsl_i bic_r3-r0-r2
bic_r0-r0-r1 bfi_r1-r1_i_i eor_r1-r2-r1 bic_r0-r0-r1	orr_r1-r2-r1 bic_r0-r0-r1
orr_r0-r1_i and_r0-r0-r2_lsr_i rsb_r1-r3-r0_asr_i	and_r0-r1-r2_lsr_i rsb_r1-r3-r0_asr_i
and_r0-r1_i sub_r0-r2-r0 bfi_r3-r0_i_i eor_r2-r3-r2	bfi_r3-r2_i_i eor_r2-r3-r2
tst_r0-r1 mvn_ne_r0-r2 mvn_ne_r0-r2 bic_r1-r1-r0 rsb_r3-r0-r1	tst_r0-r1 mvn_ne_r0-r2 bic_r1-r1-r0 rsb_r3-r0-r1
cmp_r0-r1 mov_cs_r2_i mov_r0-r2 add_r3-r1-r0 mov_r1-r3_ror_i	cmp_r0-r1 mov_cs_r2_i add_r3-r1-r2 mov_r1-r3_ror_i
tst_r0_i eor_eq_r1-r2-r0_lsl_i mvn_eq_r1-r0 mov_r3-r1_lsr_i	tst_r0_i mvn_eq_r1-r0 mov_r3-r1_lsr_i
and_r0-r1-r2 bfi_r1-r0_i_i mov_r3-r1 mvn_r0-r3	and_r0-r1-r2 bfi_r1-r0_i_i mvn_r0-r1
eor_r0-r0-r1_ror_i mvn_r1-r0 mov_r2-r1	eor_r0-r0-r1_ror_i mvn_r2-r0_ror_i
bic_r0-r0-r1 mov_r2-r0 mvn_r1-r2 orr_r1-r2-r1_ror_i	bic_r0-r0-r1 mvn_r1-r0 orr_r1-r0-r1_ror_i
bic_r0-r0-r1 mvn_r1-r0 eor_r0-r1-r2_lsr_i eor_r3-r1-r0	mov_r3-r2_lsr_i
orr_r0-r1-r2_lsr_i and_r0-r1-r0 add_r1-r0-r0_lsl_i	add_r1-r1-r1_lsl_i
orr_r0-r1_i rsb_r2-r0-r2 bic_r1-r2-r1 orr_r2-r1-r0	orr_r0-r1_i rsb_r2-r0-r2 orr_r2-r2-r0
orr_r0-r1-r2 lsl_r1-r0-r0 mov_r0-r1 bic_r1-r1-r0	mov_r1_i
mov_r0-r1_lsl_i orr_r2-r1-r0 mvn_r1-r2 bfi_r3-r1_i_i	mvn_r1-r1 bfi_r3-r1_i_i
bic_r0-r1-r0 mov_r2-r0 lsl_r3-r1_i bic_r3-r2-r3	bic_r2-r1-r1_lsl_i bic_r3-r2-r0
lsr_r0-r1-r2 lsl_r1-r3_i mov_r3-r1 lsr_r2-r3-r0	lsr_r0-r1-r2 lsl_r1-r3_i lsr_r2-r1-r0
mvn_r0-r1 add_r2-r1-r0 eor_r2-r1-r2 mvn_r0-r2	mvn_r0-r1 mvn_r0-r0
mvn_r0-r1 lsr_r0-r0_i mvn_r2-r0 rsb_r1-r2_i	mvn_r0-r1 mvn_r2-r0_lsr_i rsb_r1-r2_i
orr_r0-r1_i add_r1-r2-r0 mov_r3-r1 mvn_r1-r3	orr_r0-r1_i add_r1-r2-r0 mvn_r1-r1
tst_r0-r1 eor_ne_r2-r0-r1 orr_r0-r2-r3_ror_i mov_r2-r0 add_r1-r1-r2	tst_r1-r0 eor_ne_r2-r0-r1 orr_r0-r2-r3_ror_i add_r1-r1-r0
eor_r0-r1-r0_ror_i add_r2-r0-r0 bfi_r2-r2_i_i eor_r3-r2_i	eor_r0-r1-r0_ror_i add_r2-r0-r0 orr_r3-r2_i
bic_r0-r1-r0 bic_r2-r0-r1 orr_r0-r2-r1 rsb_r3-r0-r2_lsl_i	rsb_r3-r1_i
cmp_r0-r1 mov_ne_r2_i mov_eq_r2-r0 orr_r1-r2-r1 mvn_r2-r1	cmp_r0-r1 orr_ne_r1-r1_i mvn_r2-r1
add_r0-r1-r1_lsl_i rsb_r0-r0_i mvn_r2-r0 mov_r0-r2	add_r0-r1-r1_lsl_i rsb_r0-r0_i mvn_r0-r0
bfi_r0-r1_i_i bic_r0-r0-r2 add_r0-r0-r1 mov_r1-r0	bfi_r0-r1_i_i bic_r0-r0-r2 add_r1-r0-r1
asr_r0-r1-r0 mvn_r2-r0 mvn_r1-r2	asr_r1-r1-r0
cmp_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 mvn_r0-r1 orr_r2-r0_i	orr_r2-r0_i
lsr_r0-r1-r0 mov_r1-r0_lsr_i mov_r0-r1 mvn_r1-r0	mvn_r2-r1_lsr_i asr_r1-r2-r0
mov_r0-r1 bic_r1-r2-r0 sub_r3-r1_i	bic_r1-r2-r1 sub_r3-r1_i
mvn_r0-r1 and_r1-r0-r1 add_r2-r1-r1_ror_i lsr_r3-r2_i	mov_r3_i
orr_r0-r1-r0_asr_i orr_r0-r1-r0 orr_r2-r0_i	orr_r0-r1-r0_asr_i orr_r2-r0_i
asr_r0-r1_i bic_r2-r0-r3 lsr_r3-r2_i mov_r0-r3_asr_i	asr_r0-r1_i bic_r2-r0-r3 mov_r0-r2_lsr_i
asr_r0-r1_i mvn_r2-r0 eor_r2-r1-r2_ror_i	mvn_r2-r1_asr_i eor_r2-r1-r2_ror_i
rsb_r0-r1-r2 bic_r1-r3-r2 orr_r1-r1-r0 bic_r3-r2-r1	rsb_r0-r1-r2 bic_r3-r2-r0
tst_r0-r1 mvn_ne_r2-r0 asr_r2-r2_i mov_r3-r2 eor_r1-r2-r3_lsr_i	tst_r0-r1 mvn_ne_r2-r0 asr_r2-r2_i eor_r1-r2-r2_lsr_i
bic_r0-r1-r2 bic_r1-r1-r2 ror_r1-r3-r1 add_r3-r0-r1	bic_r0-r1-r2 ror_r1-r3-r0 add_r3-r0-r1
mov_r0-r1_lsr_i asr_r2-r2_i eor_r3-r0-r2 and_r2-r3-r0_lsr_i	mov_r0-r1_lsr_i eor_r3-r0-r2_asr_i and_r2-r3-r0_lsr_i
bfi_r0-r1_i_i bic_r2-r0-r2 and_r3-r2-r3_lsl_i eor_r3-r3_i	bic_r2-r0-r2 and_r3-r2-r3_lsl_i eor_r3-r3_i
mov_r0-r1 bic_r2-r0-r1 rsb_r1-r1_i and_r1-r2-r1	eor_r1-r2-r2
bic_r0-r1-r2 orr_r3-r2-r1 rsb_r1-r3-r0 bic_r3-r1-r0	bic_r0-r1-r2 rsb_r1-r2_i bic_r3-r1-r0
mov_r0-r1 add_r1-r0-r2 orr_r0-r1_i mvn_r2-r0	add_r1-r1-r2 orr_r0-r1_i mvn_r2-r0
tst_r0-r1 mov_ne_r2_i mov_ne_r2-r3 bic_r1-r2-r1	tst_r0-r1 mov_ne_r2-r3 bic_r1-r2-r1
and_r0-r1-r0 mov_r1-r0 and_r2-r0-r1_lsl_i lsl_r1-r2_i	and_r0-r1-r0 and_r2-r0-r0_lsl_i lsl_r1-r2_i
tst_r0-r1 add_ne_r1-r0_i add_eq_r1-r1-r0 orr_r1-r0-r1	tst_r0-r1 add_ne_r1-r0_i orr_r1-r0-r1
bfi_r0-r1_i_i bic_r2-r0-r1 bfi_r0-r1_i_i bic_r0-r2-r0	bic_r0-r0-r0
add_r0-r1-r1 rsb_r1-r2-r0 eor_r0-r2-r1 eor_r1-r2-r0	rsb_r1-r2-r1_lsl_i
tst_r0-r1 mvn_ne_r2-r1 bic_r1-r1-r2 and_r1-r1-r2 mov_r2-r1	and_r2-r1_i
orr_r0-r0_i add_r0-r0-r1_lsr_i bic_r2-r1-r0 mvn_r3-r2	orr_r0-r0_i add_r0-r0-r1_lsr_i unk
mov_r0-r1_lsl_i bfi_r2-r2_i_i add_r1-r2_i orr_r2-r1-r0_asr_i	mov_r0-r1_lsl_i add_r1-r2_i orr_r2-r1-r0_asr_i
tst_r0-r1 mvn_ne_r1-r2 rsb_r3-r2-r1_asr_i mov_r2-r3 lsl_r1-r2_i	tst_r0-r1 mvn_ne_r1-r2 rsb_r3-r2-r1_asr_i lsl_r1-r3_i
mov_r0-r1 rsb_r2-r0_i bfi_r3-r2_i_i	rsb_r2-r1_i bfi_r3-r2_i_i
sub_r0-r1-r0_asr_i mov_r1-r0 eor_r2-r1-r3	sub_r0-r1-r0_asr_i eor_r2-r0-r3
rsb_r0-r1-r2_lsl_i bic_r2-r0-r2 rsb_r1-r2-r0 add_r0-r1-r2	rsb_r0-r1-r2_lsl_i
rsb_r0-r1-r2 bfi_r3-r0_i_i bfi_r0-r3_i_i rsb_r3-r0_i	rsb_r0-r1-r2 bfi_r0-r0_i_i rsb_r3-r0_i
and_r0-r1-r2 lsr_r3-r0-r0 mov_r0-r3 mov_r1-r0	and_r0-r1-r2 lsr_r1-r0-r0
mvn_r0-r1 eor_r1-r1-r0 lsr_r1-r1_i lsr_r2-r1-r3	mvn_r1_i lsr_r1-r1_i lsr_r2-r1-r3
lsl_r0-r1_i orr_r2-r0-r2 ror_r1-r2-r2	orr_r2-r2-r1_lsl_i ror_r1-r2-r2
asr_r0-r0-r1 and_r2-r0_i sub_r0-r0-r2 orr_r0-r0-r1	asr_r0-r0-r1 bic_r0-r0_i orr_r0-r0-r1
bic_r0-r1-r2 eor_r1-r2_i eor_r1-r1-r0 asr_r2-r1_i	bic_r0-r1-r2 orr_r1-r2-r0 asr_r2-r1_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 bic_r0-r3-r1 mov_r1-r0 and_r0-r1_i	mvn_r1-r2 bic_r0-r3-r1 and_r0-r0_i
eor_r0-r1-r0_asr_i sub_r2-r2-r0 add_r2-r2_i rsb_r1-r2_i	eor_r0-r1-r0_asr_i rsb_r1-r2-r0
and_r0-r1_i lsr_r1-r0_i lsl_r0-r1_i orr_r2-r0_i	and_r0-r1_i orr_r2-r0_i
bic_r0-r1-r2 bic_r3-r0-r2 mvn_r1-r2 rsb_r2-r3-r1_lsl_i	bic_r0-r1-r2 mvn_r1-r2 rsb_r2-r0-r1_lsl_i
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r2 and_r0-r1-r0_ror_i	bic_r0-r1-r2_ror_i
eor_r0-r1-r2 mov_r1-r2_ror_i orr_r1-r1-r0 mvn_r3-r1	eor_r0-r1-r2 orr_r1-r0-r2_ror_i mvn_r3-r1
bfi_r0-r1_i_i rsb_r0-r2-r0 lsl_r1-r0_i bfi_r0-r1_i_i	bfi_r0-r1_i_i rsb_r0-r2-r0 unk
cmp_r0_i mov_lt_r0_i mov_ge_r0_i bic_r1-r0-r2 lsr_r3-r1-r1	unk mvn_r1-r1 lsr_r3-r1-r1
orr_r0-r0-r1_lsr_i mvn_r2-r0 mov_r3-r2 mov_r1-r3_ror_i	orr_r0-r0-r1_lsr_i mvn_r2-r0 mov_r1-r2_ror_i
lsr_r0-r1_i and_r0-r0_i bic_r0-r2-r0 sub_r0-r2-r0	and_r2-r2-r1_asr_i and_r0-r2_i
bfi_r0-r1_i_i lsr_r0-r0_i mvn_r2-r0 mvn_r3-r2	lsr_r3-r0_i
tst_r0-r1 rsb_eq_r2-r2-r1_asr_i bic_r2-r2-r1 bic_r3-r1-r2	sub_r3-r1_i
bfi_r0-r0_i_i and_r0-r0_i bic_r0-r0-r1 orr_r1-r0_i	and_r0-r0_i bic_r0-r0-r1 orr_r1-r0_i
orr_r0-r1_i orr_r0-r0-r2_ror_i bic_r0-r0-r3 orr_r1-r3-r0_lsr_i	orr_r0-r1-r2_ror_i bic_r0-r0-r3 orr_r1-r3-r0_lsr_i
lsl_r0-r1-r1 rsb_r0-r2-r0_lsr_i mov_r1-r0 mvn_r0-r1	lsl_r0-r1-r1 rsb_r0-r2-r0_lsr_i mvn_r0-r0
cmp_r0-r1 add_cc_r1-r2-r0 bic_r0-r3-r2 mov_r3-r1 rsb_r2-r0-r3_asr_i	cmp_r0-r1 add_cc_r1-r2-r0 bic_r0-r3-r2 rsb_r2-r0-r1_asr_i
add_r0-r1-r2 bic_r3-r3-r2 eor_r0-r0-r2 eor_r2-r3-r0	add_r0-r1-r2 orr_r3-r2-r3 eor_r2-r0-r3
add_r0-r1-r0 lsr_r1-r2_i bic_r3-r1-r0 mov_r1-r3	add_r0-r1-r0 lsr_r1-r2_i bic_r1-r1-r0
bfi_r0-r1_i_i mov_r2-r0_lsl_i bic_r3-r1-r2 mvn_r2-r3	bfi_r0-r1_i_i mov_r2-r0_lsl_i unk
add_r0-r1-r0 bfi_r1-r0_i_i mov_r0-r2_lsr_i sub_r3-r0-r1	add_r0-r1-r0 bfi_r1-r0_i_i rsb_r3-r1-r2_lsr_i
ror_r0-r0_i mov_r1-r0 ror_r0-r1_i sub_r1-r2-r0	mov_r1-r0_ror_i sub_r1-r2-r1_ror_i
and_r0-r0_i and_r1-r2-r0 lsr_r1-r1_i mvn_r3-r1	mvn_r3_i
add_r0-r0-r1_ror_i mvn_r2-r0 mov_r1-r2_ror_i orr_r1-r0-r1	add_r2-r0-r1_ror_i unk
orr_r0-r1-r2 mov_r3-r0 sub_r2-r2_i bic_r3-r2-r3	orr_r0-r1-r2 sub_r2-r2_i bic_r3-r2-r0
rsb_r0-r0_i eor_r1-r0_i mov_r0-r1_lsr_i sub_r1-r2-r0	rsb_r0-r0_i sub_r1-r2-r0_lsr_i
cmp_r0_i eor_ls_r1-r2-r3 eor_hi_r1-r2-r3 bic_r0-r1-r0	eor_r1-r2-r3 bic_r0-r1-r0
mov_r0-r1 orr_r2-r1-r0 mov_r3-r0 orr_r3-r3-r2	mov_r3-r1
mvn_r0-r1 and_r2-r0-r1_lsl_i mov_r1-r2 mvn_r2-r1	unk
add_r0-r0-r1 ror_r2-r0_i add_r0-r2-r0 orr_r1-r1-r0	add_r0-r0-r1 add_r0-r0-r0_ror_i orr_r1-r1-r0
rsb_r0-r1-r0 mov_r2-r0 and_r3-r2-r1 mvn_r1-r3	rsb_r0-r1-r0 and_r3-r0-r1 mvn_r1-r3
tst_r0-r1 mvn_eq_r2-r3 mvn_r1-r2 add_r0-r3-r1 add_r2-r0-r2	sub_r2-r3_i
add_r0-r1-r0_lsr_i bfi_r2-r0_i_i bfi_r0-r2_i_i mvn_r2-r0	add_r0-r1-r0_lsr_i bfi_r0-r0_i_i mvn_r2-r0
tst_r0-r1 mvn_ne_r0-r2 and_r1-r1-r0_ror_i lsl_r0-r1_i and_r1-r0_i	mov_r0-r1_lsl_i and_r1-r0_i
bfi_r0-r1_i_i lsr_r2-r3_i bic_r1-r0-r2 bic_r2-r1-r2	bfi_r0-r1_i_i bic_r2-r0-r3_lsr_i
rsb_r0-r0_i add_r1-r0_i bic_r1-r1-r0 eor_r0-r1-r0	rsb_r0-r0_i add_r1-r0_i orr_r0-r1-r0
mvn_r0-r1 mvn_r2-r0 add_r3-r2_i add_r0-r3-r1_lsr_i	add_r3-r1_i add_r0-r3-r1_lsr_i
mvn_r0-r1 bic_r2-r2-r0 mvn_r1-r2 bic_r3-r0-r1	bic_r3-r1-r1
eor_r0-r0_i mov_r1-r0 bic_r0-r2-r1	eor_r0-r0_i bic_r0-r2-r0
eor_r0-r0_i bfi_r1-r0_i_i orr_r2-r1_i ror_r1-r2_i	eor_r0-r0_i orr_r2-r1_i ror_r1-r2_i
sub_r0-r1-r2 orr_r2-r1_i bfi_r3-r0_i_i asr_r2-r3-r2	orr_r2-r1_i asr_r2-r3-r2
and_r0-r0_i and_r1-r2_i and_r0-r0_i sub_r1-r0-r1	and_r0-r0_i and_r1-r2_i sub_r1-r0-r1
sub_r0-r1-r2_lsr_i mov_r2-r3 orr_r2-r0-r2_lsl_i sub_r3-r0-r2	sub_r0-r1-r2_lsr_i orr_r2-r0-r3_lsl_i sub_r3-r0-r2
add_r0-r1-r2 mov_r1-r0 rsb_r1-r3-r1_ror_i bic_r1-r1-r3	add_r0-r1-r2 rsb_r1-r3-r0_ror_i bic_r1-r1-r3
and_r0-r1-r2 mov_r1-r0 add_r2-r1-r1_asr_i mvn_r3-r2	and_r0-r1-r2 add_r2-r0-r0_asr_i mvn_r3-r2
add_r0-r1-r2 asr_r2-r3-r3 and_r1-r0-r2_lsr_i bic_r3-r1-r0	and_r3-r1_i
tst_r0_i orr_eq_r1-r2-r1_asr_i mov_ne_r1-r3_ror_i rsb_r2-r2-r1_lsl_i bfi_r3-r2_i_i	tst_r0_i ror_r1-r3_i rsb_r2-r2-r1_lsl_i bfi_r3-r2_i_i
bic_r0-r1-r2 bfi_r0-r0_i_i asr_r0-r0_i bfi_r1-r0_i_i	bic_r0-r1-r2 ror_r0-r0_i bfi_r1-r0_i_i
cmp_r0-r1 orr_ne_r1-r1-r0 orr_r2-r1-r0 lsr_r2-r2_i	orr_r2-r1-r0 lsr_r2-r2_i
mvn_r0-r1 asr_r2-r0_i add_r2-r2-r0 bfi_r2-r2_i_i	mvn_r0-r1 add_r2-r0-r0_asr_i bfi_r2-r2_i_i
lsr_r0-r1-r2 rsb_r1-r1-r0 mov_r2-r1	rsb_r2-r1-r1_lsr-r2
cmp_r0_i mvn_ls_r0-r1 mvn_hi_r0-r1 add_r0-r0_i lsr_r0-r0_i	mvn_r0-r1 add_r0-r0_i lsr_r0-r0_i
sub_r0-r1-r2_asr_i bfi_r3-r0_i_i bfi_r2-r3_i_i and_r0-r3-r2_lsr_i	sub_r0-r1-r2_lsr_i bfi_r3-r0_i_i and_r0-r3-r2_lsr_i
add_r0-r1_i rsb_r2-r0-r3 mov_r1-r2 and_r3-r1-r2	add_r0-r1_i rsb_r3-r0-r3
lsr_r0-r0-r1 sub_r0-r0-r2_ror_i rsb_r1-r3-r0 sub_r0-r3-r1	lsr_r0-r0-r1 sub_r0-r0-r2_ror_i rsb_r0-r0-r3_lsl_i
mov_r0-r1 and_r0-r2-r0 mvn_r1-r0	and_r0-r2-r1 mvn_r1-r0
asr_r0-r1-r0 rsb_r0-r1-r0 mov_r2-r0	asr_r0-r1-r0 rsb_r2-r1-r0
bic_r0-r0-r1 bfi_r0-r0_i_i mov_r2-r0_lsr_i	bic_r0-r0-r1 mov_r2-r0_lsr_i
rsb_r0-r1-r2_lsr_i mov_r1-r0 mov_r0-r1_lsr_i add_r0-r1-r0	rsb_r0-r1-r2_lsr_i add_r0-r0-r0_lsr_i
lsl_r0-r0-r0 bic_r1-r0-r2 eor_r1-r0-r1 bic_r2-r1-r3	and_r2-r2-r0_lsl-r0 bic_r2-r2-r3
bic_r0-r0-r1 bic_r0-r2-r0 mvn_r1-r0 lsr_r1-r1_i	bic_r0-r0-r1 unk lsr_r1-r1_i
ror_r0-r1_i eor_r0-r0-r2 bic_r0-r0-r2 rsb_r1-r0_i	ror_r0-r1_i bic_r0-r0-r2 rsb_r1-r0_i
add_r0-r0-r1 mvn_r2-r0 bic_r2-r3-r2	add_r0-r0-r1 and_r2-r0-r3
rsb_r0-r1-r2 sub_r3-r0_i mov_r2-r3 eor_r0-r2_i	rsb_r0-r1-r2 sub_r2-r0_i eor_r0-r2_i
rsb_r0-r1-r2 add_r1-r0-r3 rsb_r1-r3-r1 bfi_r1-r1_i_i	sub_r1-r2-r1
mvn_r0-r1 orr_r1-r0_i bfi_r1-r1_i_i	mvn_r0-r1 orr_r1-r0_i
mvn_r0-r1 bic_r2-r1-r0 sub_r3-r2-r1 orr_r1-r3_i	mov_r1_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 orr_r0-r1_i	mvn_r1-r2 orr_r0-r1_i
tst_r0-r1 mvn_ne_r2-r1 mov_r1-r0 and_r2-r1-r2 mov_r3-r2_asr_i	tst_r0-r1 mvn_ne_r2-r1 and_r2-r0-r2 mov_r3-r2_asr_i
bfi_r0-r1_i_i mvn_r2-r0 mov_r0-r2 add_r2-r2-r0_lsr_i	bfi_r0-r1_i_i mvn_r2-r0 add_r2-r2-r2_lsr_i
eor_r0-r1-r0 mov_r2-r0 orr_r0-r1-r2_lsr_i	eor_r0-r1-r0 orr_r0-r1-r0_lsr_i
and_r0-r1_i bfi_r1-r2_i_i bic_r0-r0-r1 asr_r2-r0_i	sub_r2-r1-r1
mov_r0-r1_ror_i mvn_r2-r0 eor_r0-r2-r1_lsr_i eor_r0-r0_i	mvn_r2-r1_ror_i eor_r0-r2-r1_lsr_i eor_r0-r0_i
bfi_r0-r1_i_i lsr_r1-r0_i bfi_r2-r1_i_i and_r2-r1-r2	lsr_r1-r0_i orr_r2-r2_i and_r2-r1-r2
lsl_r0-r1-r0 orr_r2-r0_i and_r0-r2-r0 lsl_r2-r0_i	lsl_r0-r1-r0 lsl_r2-r0_i
add_r0-r1-r2 ror_r2-r0_i ror_r0-r2_i	add_r0-r1-r2 mov_r0-r0_ror_i
bic_r0-r0-r1 mvn_r2-r0 mov_r3-r2 mvn_r1-r3	bic_r1-r0-r1
cmp_r0_i eor_lt_r1-r2-r1_ror_i mvn_ne_r1-r0 orr_r1-r3-r1	cmp_r0_i mvn_ne_r1-r0 orr_r1-r3-r1
sub_r0-r0-r1 bic_r0-r0-r2 mov_r1-r0 add_r3-r1_i	sub_r0-r0-r1 bic_r0-r0-r2 add_r3-r0_i
sub_r0-r0_i orr_r1-r0-r2_ror_i mvn_r3-r1 mvn_r2-r3	sub_r1-r0_i orr_r2-r1-r2_ror_i
bic_r0-r0-r1 mov_r1-r0 rsb_r2-r3-r1_lsl_i lsl_r1-r2_i	bic_r0-r0-r1 rsb_r2-r3-r0_lsl_i lsl_r1-r2_i
bic_r0-r0-r1 eor_r0-r0-r1_asr_i mov_r1-r0 bic_r1-r1-r0	mov_r1_i
mov_r0-r1 mov_r1-r2 sub_r3-r1-r0_lsl_i bfi_r2-r3_i_i	rsb_r2-r2-r2_lsl_i
rsb_r0-r1_i bic_r0-r0-r2 bic_r3-r2-r0 sub_r2-r3-r2	bic_r2-r3-r3
rsb_r0-r1-r2_lsl_i mvn_r3-r0 mov_r0-r3 bfi_r1-r0_i_i	rsb_r0-r1-r2_lsl_i mvn_r0-r0 bfi_r1-r0_i_i
lsr_r0-r1_i add_r0-r2-r0 rsb_r2-r3-r0_lsr_i	add_r0-r2-r1_lsr_i rsb_r2-r3-r0_lsr_i
sub_r0-r0-r1 bic_r2-r0-r1 mov_r1-r3 eor_r0-r2-r1	sub_r0-r0-r1 bic_r2-r0-r1 eor_r0-r2-r3
mvn_r0-r1 bic_r2-r3-r0 bfi_r1-r3_i_i eor_r3-r2-r1	and_r2-r3-r1 bfi_r1-r3_i_i eor_r3-r2-r1
cmp_r0-r1 mvn_lt_r2-r0 mvn_ge_r2-r0 bfi_r2-r2_i_i add_r2-r1-r2_lsl_i	mvn_r2-r0 add_r2-r1-r2_lsl_i
add_r0-r1-r2 mov_r2-r3 and_r3-r2-r0_ror_i add_r0-r1-r3	add_r0-r1-r2 and_r3-r3-r0_ror_i add_r0-r1-r3
eor_r0-r0-r1 ror_r0-r0-r2 mov_r1-r0 rsb_r2-r2-r1	eor_r0-r0-r1 ror_r0-r0-r2 rsb_r2-r2-r0
rsb_r0-r1-r2 mvn_r1-r0 mov_r2-r1 orr_r2-r2_i	rsb_r0-r1-r2 mvn_r1-r0 orr_r2-r1_i
rsb_r0-r1-r2_lsr_i orr_r3-r0-r1 bic_r3-r3-r1	rsb_r0-r1-r2_lsr_i bic_r3-r0-r1
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 bfi_r0-r0_i_i	mov_r0-r2
tst_r0_i and_ne_r1-r0-r1_lsl_i bic_r1-r0-r1 bic_r0-r1-r2 and_r0-r1-r0	tst_r0_i and_ne_r1-r0-r1_lsl_i bic_r1-r0-r1 bic_r0-r1-r2
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 add_r2-r1-r2 bic_r0-r3-r2 mov_r2-r0_lsr_i	mov_r2_i
and_r0-r1-r2 mvn_r1-r2 add_r1-r1-r0	mvn_r0-r2 orr_r1-r1-r0
mov_r0-r1 lsr_r2-r1_i add_r1-r0-r2	lsr_r2-r1_i add_r1-r1-r2
tst_r0-r1 mvn_ne_r2-r1 sub_r1-r2-r0 mov_r0-r1	tst_r0-r1 mvn_ne_r2-r1 sub_r0-r2-r0
orr_r0-r0-r1_lsl_i mvn_r2-r0 mov_r3-r2 mvn_r0-r3	orr_r0-r0-r1_lsl_i
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r2 and_r2-r0-r1 bic_r1-r2-r3	mvn_r0-r2 and_r2-r0-r1 bic_r1-r2-r3
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r2 lsl_r0-r2-r3 rsb_r1-r0-r1	mvn_r1-r2 lsl_r0-r2-r3 rsb_r1-r0-r1
mov_r0-r1 bfi_r2-r0_i_i mvn_r1-r2 add_r2-r1_i	bfi_r2-r1_i_i mvn_r1-r2 add_r2-r1_i
mov_r0-r1 eor_r1-r0-r1 lsl_r0-r1-r1 lsr_r1-r0_i	and_r1-r0_i
rsb_r0-r1-r2 mov_r3-r0 rsb_r2-r3_i eor_r1-r2_i	rsb_r0-r1-r2 rsb_r2-r0_i eor_r1-r2_i
and_r0-r0-r1 and_r1-r1-r0 ror_r0-r1-r2	and_r1-r1-r0 ror_r0-r1-r2
mov_r0-r1 sub_r2-r3-r0 eor_r1-r2-r3 and_r1-r1_i	sub_r2-r3-r1 eor_r1-r2-r3 and_r1-r1_i
orr_r0-r0_i mvn_r1-r0 mov_r0-r1 eor_r2-r0_i	orr_r0-r0_i mvn_r1-r0 eor_r2-r1_i
mvn_r0-r1 sub_r1-r2-r0_ror_i bic_r1-r1-r2 add_r3-r1-r2	mvn_r0-r1 sub_r1-r2-r0_ror_i orr_r3-r1-r2
mov_r0-r1 mov_r2-r3_lsr_i rsb_r3-r0-r2_ror_i	mov_r2-r3_lsr_i rsb_r3-r1-r2_ror_i
ror_r0-r1-r2 rsb_r3-r0-r1 bfi_r0-r3_i_i asr_r3-r0_i	ror_r0-r1-r2 asr_r3-r0_i
eor_r0-r1_i bic_r2-r3-r0 eor_r2-r0-r2 add_r0-r2-r2_lsl_i	eor_r0-r1_i orr_r2-r0-r3 add_r0-r2-r2_lsl_i
sub_r0-r1-r0_lsl_i bfi_r0-r0_i_i add_r1-r0-r0 sub_r2-r0-r1	rsb_r2-r1-r0_lsl_i
bfi_r0-r0_i_i bfi_r1-r0_i_i add_r0-r1-r0_lsl_i bfi_r1-r0_i_i	bfi_r0-r0_i_i bfi_r1-r0_i_i bfi_r1-r1_i_i
mov_r0-r1 mvn_r2-r0 bfi_r3-r2_i_i bfi_r3-r3_i_i	mvn_r2-r1 bfi_r3-r2_i_i bfi_r3-r3_i_i
rsb_r0-r1-r0 eor_r1-r2-r0 mov_r2-r1 orr_r1-r2_i	rsb_r0-r1-r0 eor_r1-r2-r0 orr_r1-r1_i
ror_r0-r0-r1 and_r2-r3-r0_ror_i and_r3-r2-r3 mvn_r2-r3	ror_r0-r0-r1 and_r2-r3-r0_ror_i mvn_r2-r2
tst_r0-r1 orr_ne_r0-r1-r2_lsr_i mov_ne_r0_i ror_r0-r0_i	tst_r0-r1 mov_ne_r0_i ror_r0-r0_i
sub_r0-r1-r2 mov_r3-r0 sub_r2-r3-r0	sub_r2-r3-r3
sub_r0-r1-r2 add_r3-r0_i bfi_r2-r3_i_i orr_r2-r2-r3	rsb_r0-r2-r1 bic_r2-r2_i add_r3-r0_i orr_r2-r2-r3
and_r0-r1_i bfi_r0-r0_i_i sub_r0-r0-r1 eor_r2-r0-r1_lsr_i	and_r0-r1_i sub_r0-r0-r1 eor_r2-r0-r1_lsr_i
add_r0-r0-r1_lsl_i add_r2-r0-r0_ror_i mov_r1-r2 bic_r3-r0-r1	add_r0-r0-r1_lsl_i add_r2-r0-r0_ror_i bic_r3-r0-r2
orr_r0-r1_i bic_r1-r0-r2 bfi_r1-r1_i_i and_r0-r1_i	mvn_r1-r2 and_r0-r1_i
bic_r0-r0-r1 eor_r0-r0-r1 sub_r0-r0-r1_ror_i	orr_r0-r0-r1 sub_r0-r0-r1_ror_i
and_r0-r1_i and_r1-r0_i sub_r1-r1_i lsl_r2-r1_i	and_r0-r1_i sub_r1-r0_i lsl_r2-r1_i
sub_r0-r1-r2_lsl_i rsb_r3-r0-r1 orr_r0-r2-r3_lsl_i	lsl_r3-r2_i orr_r0-r2-r3_lsl_i
asr_r0-r1_i mov_r1-r2 lsl_r2-r0-r1 mvn_r3-r2	asr_r0-r1_i mvn_r3-r0_lsl-r2
orr_r0-r1_i rsb_r2-r0_i mov_r3-r1 bic_r0-r3-r2	orr_r2-r1_i rsb_r2-r2_i bic_r0-r1-r2
and_r0-r0-r1 asr_r2-r0_i mov_r0-r2	and_r0-r0-r1 asr_r0-r0_i
bic_r0-r1-r0 and_r0-r0-r1 bfi_r2-r0_i_i orr_r3-r2-r0	bic_r0-r1-r0 and_r0-r0-r1 asr_r3-r2_i orr_r3-r0-r3_lsl_i
mov_r0-r1 sub_r1-r0_i eor_r2-r1_i bic_r0-r1-r2	sub_r2-r1_i and_r0-r2_i
mov_r0-r1_lsr_i mov_r1-r0 orr_r0-r2-r1	mov_r0-r1_lsr_i orr_r0-r2-r0
tst_r0-r1 mvn_eq_r1-r2 mvn_eq_r1-r2 rsb_r0-r3_i sub_r1-r0-r1	tst_r0-r1 mvn_eq_r1-r2 rsb_r0-r3_i sub_r1-r0-r1
lsr_r0-r1-r2 mvn_r3-r0 bic_r0-r3-r0 mvn_r2-r0	lsr_r2-r1-r2
rsb_r0-r1-r2 asr_r2-r1_i and_r1-r0-r2 lsr_r0-r1-r1	rsb_r0-r1-r2 and_r1-r0-r1_asr_i lsr_r0-r1-r1
mvn_r0-r1 rsb_r2-r1-r2_asr_i bic_r3-r2-r0 bic_r0-r3-r0	mvn_r0-r1 rsb_r2-r1-r2_asr_i bic_r0-r2-r0
cmp_r0_i mov_cs_r0-r1_lsl_i bic_r2-r1-r0 mvn_r1-r2	cmp_r0_i mov_cs_r0-r1_lsl_i unk
bfi_r0-r0_i_i rsb_r1-r2-r0 ror_r1-r1_i orr_r2-r1-r0	bfi_r0-r0_i_i rsb_r1-r2-r0 orr_r2-r0-r1_ror_i
bfi_r0-r0_i_i mvn_r1-r0 and_r2-r3-r1_lsl_i add_r0-r2-r3_lsr_i	mvn_r1-r0 and_r2-r3-r1_lsl_i add_r0-r2-r3_lsr_i
orr_r0-r0_i lsr_r1-r0_i sub_r2-r3-r1_lsr_i	lsr_r1-r0_i sub_r2-r3-r1_lsr_i
add_r0-r1-r2_lsl_i bfi_r3-r0_i_i lsl_r1-r3_i lsr_r2-r1-r1	bfi_r3-r1_i_i mov_r2-r3_lsl_i
bic_r0-r0-r1 and_r1-r2_i orr_r1-r0-r1 rsb_r1-r0-r1_lsr_i	bic_r0-r0-r1 rsb_r1-r0-r0_lsr_i
rsb_r0-r1-r0 bfi_r2-r0_i_i sub_r0-r2_i bfi_r2-r0_i_i	rsb_r0-r2_i bfi_r2-r0_i_i
tst_r0-r1 mov_eq_r1-r2_lsr_i orr_r3-r1_i mov_r0-r3 sub_r0-r3-r0	rsb_r0-r3-r3
cmp_r0_i and_eq_r0-r1-r0 mvn_lt_r0-r1 orr_r0-r2-r0_lsr_i	cmp_r0_i mvn_lt_r0-r1 orr_r0-r2-r0_lsr_i
tst_r0-r1 and_eq_r1-r0_i and_r0-r1-r2_lsl_i bfi_r0-r0_i_i	tst_r0-r1 and_eq_r1-r0_i and_r0-r1-r2_lsl_i
bfi_r0-r0_i_i eor_r1-r2-r0_asr_i bfi_r2-r1_i_i bfi_r3-r2_i_i	eor_r1-r2-r0_asr_i bfi_r2-r1_i_i bfi_r3-r2_i_i
mov_r0-r1 bfi_r2-r0_i_i bfi_r1-r2_i_i eor_r3-r1_i	bfi_r1-r2_i_i eor_r3-r1_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 mvn_r3-r2	sub_r3-r3_i
tst_r0-r1 orr_ne_r2-r0-r1 bfi_r1-r2_i_i asr_r0-r1_i	asr_r0-r1_i
mvn_r0-r1 eor_r2-r0-r1 sub_r1-r2-r3_lsr_i bic_r2-r1-r0	bic_r2-r1-r3_lsr_i
and_r0-r1_i and_r2-r2-r0 lsr_r2-r2-r2 bfi_r3-r2_i_i	unk unk
add_r0-r1-r0 mov_r1-r0 mov_r2-r1_lsl_i	add_r0-r1-r0 mov_r2-r0_lsl_i
mov_r0-r1 eor_r2-r1-r0_lsr_i add_r3-r3-r2_asr_i	eor_r2-r1-r1_lsr_i add_r3-r3-r2_asr_i
bic_r0-r0-r1 mov_r2-r0_lsl_i mov_r0-r2 bfi_r1-r0_i_i	unk
bfi_r0-r1_i_i eor_r2-r2-r3 bfi_r2-r2_i_i orr_r2-r2-r0_asr_i	eor_r2-r2-r3 bfi_r2-r2_i_i orr_r2-r2-r0_asr_i
rsb_r0-r1-r0_lsl_i rsb_r1-r1-r0_lsr_i mvn_r2-r1 mvn_r3-r2	rsb_r2-r1-r0_lsl_i rsb_r3-r1-r2_lsr_i
bic_r0-r1-r0 and_r1-r1-r0 mvn_r0-r1 bfi_r2-r0_i_i	unk bfi_r2-r1_i_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 bic_r2-r2-r0	sub_r2-r0-r0
sub_r0-r1-r2 and_r0-r2-r0_lsr_i bic_r1-r0-r2 bfi_r3-r1_i_i	unk
ror_r0-r1_i bic_r2-r2-r0 mvn_r0-r2 mvn_r1-r0	ror_r0-r1_i bic_r1-r2-r0
eor_r0-r1_i orr_r2-r0-r3_ror_i mov_r0-r2 mov_r2-r0	eor_r0-r1_i orr_r2-r0-r3_ror_i
bic_r0-r0-r1 add_r2-r0_i bfi_r0-r2_i_i mov_r3-r0	bic_r3-r0-r1 bfi_r3-r3_i_i
cmp_r0-r1 mov_cs_r1-r2_lsl_i mov_cc_r1_i and_r1-r1_i	mov_r1_i and_r1-r1_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 mov_r0-r1	mvn_r0-r2
bic_r0-r1-r2 add_r1-r2-r1_lsl_i lsl_r3-r0-r1 bfi_r3-r3_i_i	bic_r0-r1-r2 lsl_r3-r0-r2
add_r0-r0-r0 rsb_r1-r2-r0 orr_r1-r1_i eor_r1-r1_i	rsb_r1-r2-r0_lsl_i orr_r1-r1_i eor_r1-r1_i
bfi_r0-r1_i_i mvn_r2-r0 bfi_r1-r2_i_i	mvn_r2-r0 bfi_r1-r2_i_i
cmp_r0-r1 mvn_ls_r0-r1 mvn_hi_r0-r1 rsb_r1-r2-r0	cmp_r0-r1 mvn_r0-r1 rsb_r1-r2-r0
sub_r0-r1-r2 bfi_r3-r0_i_i mvn_r1-r3 and_r0-r2-r1_lsr_i	mvn_r1-r3 and_r0-r2-r1_lsr_i
mvn_r0-r1 add_r0-r0-r2 lsl_r0-r0_i bfi_r0-r0_i_i	mvn_r0-r1 add_r0-r0-r2 lsl_r0-r0_i
rsb_r0-r1-r2_lsl_i bic_r2-r2-r0 add_r1-r0-r2 rsb_r3-r1_i	rsb_r0-r1-r2_lsl_i orr_r1-r0-r2 rsb_r3-r1_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r3 bic_r0-r0-r2	bic_r0-r0-r3
mov_r0-r1 and_r2-r0_i bfi_r1-r2_i_i	bic_r1-r1_i
asr_r0-r1-r0 lsl_r2-r0_i mvn_r3-r2 mvn_r0-r3	asr_r2-r1-r0 lsl_r0-r2_i
orr_r0-r1_i asr_r1-r2-r0 and_r2-r1_i lsr_r3-r2-r2	mov_r3_i
mvn_r0-r1 bic_r0-r1-r0 add_r2-r0-r0 mvn_r0-r2	add_r2-r1-r1 mvn_r0-r2
tst_r0_i orr_ne_r0-r1_i bic_r1-r0-r2 orr_r0-r0-r1	tst_r0_i orr_ne_r0-r1_i
bic_r0-r1-r2 and_r3-r0_i lsl_r0-r3_i mov_r3-r0	bic_r0-r1-r2 and_r3-r0_i lsl_r3-r3_i
mov_r0-r1 mvn_r2-r0 and_r3-r2-r3_lsr_i and_r1-r1-r3_lsl_i	mvn_r2-r1 and_r3-r2-r3_lsr_i and_r1-r1-r3_lsl_i
mov_r0-r1 eor_r2-r0-r3_asr_i lsl_r2-r2_i orr_r0-r2_i	eor_r2-r1-r3_asr_i lsl_r2-r2_i orr_r0-r2_i
tst_r0_i mov_ne_r1-r0 mov_eq_r1-r0 ror_r2-r1_i asr_r0-r2-r1 lsr_r2-r0_i	add_r1-r0_i ror_r2-r1_i asr_r0-r2-r1 lsr_r2-r0_i
tst_r0-r1 mvn_ne_r2-r3 mov_r0-r2 bic_r1-r1-r0	tst_r0-r1 mvn_ne_r2-r3 bic_r1-r1-r2
asr_r0-r1_i bfi_r0-r0_i_i mvn_r2-r0	mvn_r2-r1_asr_i bfi_r2-r2_i_i
tst_r0-r1 mov_ne_r2-r0_lsr_i mov_eq_r2-r1 bfi_r2-r2_i_i	tst_r0-r1 mov_ne_r2-r0_lsr_i mov_ls_r2-r1
lsr_r0-r0_i rsb_r0-r1-r0 mvn_r1-r0 add_r2-r0-r1	mvn_r2_i
bfi_r0-r1_i_i ror_r2-r0_i bfi_r3-r2_i_i	ror_r2-r0_i bfi_r3-r2_i_i
and_r0-r0-r1 mov_r1-r0 ror_r0-r1_i mvn_r2-r0	and_r0-r0-r1 ror_r0-r0_i mvn_r2-r0
and_r0-r0_i and_r1-r0_i orr_r2-r0_i and_r2-r1-r2	and_r2-r0_i
eor_r0-r1_i add_r2-r0-r3_lsr_i bic_r2-r3-r2 bfi_r2-r2_i_i	eor_r0-r1_i add_r2-r0-r3_lsr_i bic_r2-r3-r2
tst_r0-r1 add_eq_r0-r0-r0 mov_r1-r0 sub_r2-r3-r1_asr_i	tst_r0-r1 add_cs_r0-r0-r0 sub_r2-r3-r0_asr_i
cmp_r0-r1 mov_cc_r0-r2_lsr_i bfi_r1-r0_i_i mov_r3-r1 eor_r3-r3-r1	eor_r3-r3-r3
mov_r0-r1 bfi_r2-r0_i_i orr_r0-r2-r1 asr_r1-r0_i	orr_r0-r1-r2 asr_r1-r0_i
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r1 bfi_r2-r2_i_i mvn_r0-r2	bfi_r1-r1_i_i asr_r0-r1_i
mov_r0-r1 mvn_r1-r2 mvn_r3-r1 bic_r3-r3-r0	bic_r3-r2-r1
mov_r0-r1 sub_r1-r2-r0 and_r0-r1-r3_asr_i bfi_r0-r0_i_i	sub_r1-r2-r1 and_r0-r1-r3_asr_i bfi_r0-r0_i_i
cmp_r0_i mvn_ls_r0-r1 mvn_hi_r0-r1 lsr_r2-r0-r0	mvn_r0-r1 lsr_r2-r0-r0
cmp_r0-r1 mov_lt_r2-r3 lsl_r0-r2_i eor_r3-r0_i rsb_r1-r3-r0	unk
and_r0-r1_i and_r2-r2-r0 mov_r0-r2 bfi_r3-r0_i_i	unk
ror_r0-r1_i lsr_r2-r0-r0 bfi_r1-r2_i_i mov_r0-r1_lsr_i	mov_r0-r1_lsr_i
mvn_r0-r1 mov_r2-r0 add_r1-r1-r2	mvn_r0-r1 add_r1-r1-r0
sub_r0-r1-r0 lsl_r2-r0_i eor_r3-r2-r0 mvn_r2-r3	sub_r0-r1-r0 eor_r3-r0-r0_lsl_i mvn_r2-r3
sub_r0-r1-r0_lsl_i mvn_r1-r0 and_r2-r1-r2	sub_r0-r1-r0_lsl_i bic_r2-r2-r0
eor_r0-r1-r2 rsb_r2-r2-r0 orr_r2-r0-r2 bfi_r3-r2_i_i	orr_r1-r2-r1 bfi_r3-r1_i_i
sub_r0-r1-r0_lsl_i sub_r1-r0-r1_lsr_i mov_r2-r1_lsl_i add_r3-r2-r1	sub_r0-r1-r0_lsl_i sub_r1-r0-r1_lsr_i add_r3-r1-r1_lsl_i
tst_r0-r1 rsb_ne_r2-r0-r3 rsb_eq_r2-r0-r3 sub_r1-r0-r2 bfi_r3-r1_i_i	bfi_r3-r3_i_i
mov_r0-r1 and_r2-r0-r3 sub_r3-r2-r1 and_r1-r2-r3_ror_i	and_r2-r1-r3 sub_r3-r2-r1 and_r1-r2-r3_ror_i
cmp_r0_i mov_ls_r1_i mov_ls_r1_i bfi_r1-r1_i_i ror_r0-r1-r0 eor_r2-r0_i	cmp_r0_i mov_ls_r1_i mov_ls_r1_i ror_r0-r1-r0 eor_r2-r0_i
add_r0-r1_i mov_r1-r0 bic_r0-r1-r2 and_r0-r0_i	add_r0-r1_i bic_r0-r0-r2 and_r0-r0_i
and_r0-r0_i and_r1-r0_i mvn_r2-r1	and_r1-r0_i mvn_r2-r1
sub_r0-r1_i add_r2-r0_i add_r0-r0_i sub_r2-r0-r2	mov_r2_i
tst_r0-r1 mvn_ne_r0-r1 mvn_r1-r0 add_r2-r2-r1	tst_r0-r1 mvn_cs_r1-r0 add_r2-r2-r1
sub_r0-r1-r2_lsr_i lsr_r3-r0_i bic_r3-r3-r0 orr_r3-r3-r0	sub_r0-r1-r2_lsr_i orr_r3-r0-r0_lsr_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 mvn_r2-r1 lsr_r1-r2_i	tst_r0_i add_eq_r2-r3_i lsr_r1-r2_i
asr_r0-r0-r0 mvn_r1-r0 eor_r0-r0_i bic_r2-r0-r1	asr_r0-r0-r0 bic_r2-r0_i
cmp_r0-r1 orr_lt_r2-r0-r1 add_r0-r2_i mov_r1-r0 mov_r2-r1_ror_i	cmp_r0-r1 orr_lt_r2-r0-r1 add_r0-r2_i mov_r2-r0_ror_i
bfi_r0-r0_i_i add_r1-r0_i bic_r1-r1-r2 and_r1-r1-r2	mov_r1_i
tst_r0_i mov_ne_r1_i eor_ne_r1-r2-r1 bic_r3-r1-r0	tst_r0_i eor_ne_r1-r2_i bic_r3-r1-r0
tst_r0-r1 sub_ne_r1-r2_i mov_r3-r1 sub_r2-r3-r1	rsb_r2-r1-r1
bfi_r0-r1_i_i add_r2-r0-r1_ror_i mvn_r0-r2 mvn_r1-r0	bfi_r0-r1_i_i add_r2-r0-r1_ror_i mov_r1-r2
bic_r0-r0-r1 bic_r1-r2-r0 bfi_r1-r1_i_i sub_r3-r1-r2	bic_r0-r0-r1 bic_r1-r2-r0 sub_r3-r1-r2
mov_r0-r1_lsl_i sub_r0-r0-r2 and_r3-r0-r1 and_r2-r3_i	rsb_r0-r2-r1_lsl_i and_r3-r0-r1 and_r2-r3_i
tst_r0-r1 and_ne_r0-r2-r3 and_eq_r0-r2-r0 and_r3-r2-r0 bfi_r3-r3_i_i	tst_r0-r1 and_ne_r0-r2-r3 and_r3-r0-r2
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 rsb_r2-r2_i	mvn_r1_i sub_r2-r0-r1
mov_r0-r1_asr_i rsb_r2-r3-r0_lsl_i and_r1-r2_i	rsb_r2-r3-r0_lsl_i and_r1-r2_i
eor_r0-r1-r0_lsl_i bfi_r1-r0_i_i bic_r0-r2-r1 eor_r3-r1-r0	orr_r3-r1-r2
tst_r0-r1 sub_ne_r0-r2-r0 rsb_r2-r0_i rsb_r2-r2_i	tst_r0-r1 sub_ne_r0-r2-r0 add_r2-r0_i
mvn_r0-r1 asr_r2-r0-r3 mov_r1-r2 eor_r1-r1_i	mvn_r0-r1 asr_r2-r0-r3 eor_r1-r2_i
mov_r0-r1_lsl_i and_r2-r1-r0_ror_i bic_r2-r2-r1 sub_r2-r2_i	mov_r2_i sub_r2-r2_i
bfi_r0-r0_i_i orr_r1-r0_i mvn_r2-r1 bic_r3-r2-r0	bfi_r0-r0_i_i orr_r1-r0_i mvn_r3-r1
rsb_r0-r1-r2 mov_r3-r2 add_r0-r0-r3 add_r2-r0-r0	rsb_r0-r1-r2 add_r0-r0-r2 add_r2-r0-r0
mov_r0-r1 mov_r2-r0 eor_r1-r3-r2_asr_i rsb_r3-r2-r1	mov_r0-r1 eor_r1-r3-r0_asr_i rsb_r3-r0-r1
asr_r0-r0-r1 mvn_r1-r0 bfi_r1-r1_i_i mov_r0-r1_lsr_i	asr_r0-r0-r1 mvn_r1-r0 mov_r0-r1_lsr_i
eor_r0-r1-r2_lsl_i bfi_r1-r0_i_i mvn_r2-r1	bfi_r1-r1_i_i mvn_r2-r1
orr_r0-r1_i bic_r1-r2-r0 rsb_r3-r1_i mvn_r2-r3	orr_r0-r1_i bic_r1-r2-r0 sub_r2-r1_i
cmp_r0-r1 mvn_cc_r2-r3 bfi_r0-r0_i_i bic_r0-r0-r2 bic_r0-r0-r2	cmp_r0-r1 mvn_cc_r2-r3 bfi_r0-r0_i_i bic_r0-r0-r2
cmp_r0-r1 mvn_lt_r2-r3 mvn_ge_r2-r3 bic_r2-r2-r3	mvn_r2-r3
bic_r0-r0-r1 asr_r1-r2_i add_r0-r0-r1 sub_r1-r1-r0	orr_r0-r0-r1 sub_r1-r1-r0
ror_r0-r1_i eor_r2-r3-r0_asr_i bfi_r1-r2_i_i asr_r0-r1_i	asr_r0-r1_i
orr_r0-r1_i orr_r0-r0_i eor_r2-r3-r0 bfi_r1-r2_i_i	orr_r0-r0_i eor_r2-r3-r0 bfi_r1-r2_i_i
lsr_r0-r1-r2 bfi_r3-r0_i_i orr_r0-r0-r3_asr_i eor_r0-r0-r3_lsr_i	lsr_r0-r1-r2 orr_r0-r0-r3_asr_i eor_r0-r0-r3_lsr_i
bfi_r0-r1_i_i rsb_r0-r1-r0_asr_i bic_r1-r1-r0 sub_r0-r1-r2	rsb_r0-r1-r0_asr_i bic_r1-r1-r0 sub_r0-r1-r2
mvn_r0-r1 bfi_r2-r0_i_i sub_r1-r0-r2_lsr_i	mvn_r0-r1 sub_r1-r0-r2_lsr_i
orr_r0-r1_i mov_r2-r0 orr_r3-r2-r0	orr_r3-r1_i
orr_r0-r1-r2 bic_r3-r2-r0 mvn_r0-r3 orr_r1-r0-r1	mvn_r1_i
and_r0-r1-r2 and_r2-r2-r1 eor_r2-r2-r0_ror_i	and_r0-r1-r2 eor_r2-r0-r0_ror_i
mov_r0-r1 add_r2-r1-r0 bic_r2-r2-r0	add_r2-r1-r1 bic_r2-r2-r1
cmp_r0_i mov_cc_r1_i mov_cs_r1-r0_asr_i rsb_r1-r1_i mov_r0-r1 rsb_r1-r0-r1	sub_r1-r0-r0
and_r0-r1_i orr_r1-r2-r0 eor_r3-r1_i bfi_r1-r3_i_i	and_r0-r1_i orr_r1-r0-r2
mvn_r0-r1 rsb_r0-r0_i bic_r1-r0-r2 bic_r3-r1-r2	mvn_r0-r1 rsb_r0-r0_i bic_r3-r0-r2
mov_r0-r1 bfi_r1-r1_i_i lsr_r2-r1-r0	mov_r0-r1 lsr_r2-r1-r0
tst_r0-r1 eor_ne_r1-r2_i orr_r1-r1-r0 bic_r3-r0-r1	and_r3-r1_i
asr_r0-r1_i and_r2-r1-r0 asr_r2-r2_i	and_r2-r1-r1_asr_i asr_r2-r2_i
sub_r0-r1-r2 add_r1-r2-r0 add_r1-r1-r2_lsr_i bfi_r2-r1_i_i	sub_r1-r1-r2_lsr_i bfi_r2-r1_i_i
mvn_r0-r1 eor_r0-r2-r0_lsr_i bic_r1-r0-r1 and_r1-r0-r1	mvn_r0-r1 eor_r1-r2-r0_lsr_i and_r1-r0-r1
eor_r0-r1-r2_asr_i asr_r0-r0_i add_r2-r0_i bfi_r2-r2_i_i	eor_r0-r1-r2_asr_i asr_r0-r0_i add_r2-r0_i
bic_r0-r1-r2 bic_r0-r0-r3 orr_r0-r0-r1 bfi_r0-r0_i_i	and_r0-r1-r1 bfi_r0-r0_i_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 mov_r0-r2_lsr_i bfi_r1-r0_i_i orr_r2-r1_i	mvn_r2-r3 mvn_r2-r3 mov_r0-r2_lsr_i bfi_r1-r0_i_i orr_r2-r1_i
cmp_r0-r1 orr_cc_r2-r0-r2 orr_cs_r2-r1-r2 orr_r2-r2_i asr_r0-r2_i	cmp_r0-r1 orr_cc_r2-r0-r2 orr_cs_r2-r1-r2 asr_r0-r2_i
orr_r0-r1-r2 mvn_r2-r1 sub_r2-r2-r1 sub_r1-r0-r2	orr_r0-r1-r2 mvn_r2-r1_lsl_i sub_r1-r0-r2
tst_r0-r1 mov_eq_r2_i add_eq_r2-r3-r2 lsl_r3-r2_i	tst_r0-r1 add_cs_r2-r3_i lsl_r3-r2_i
bfi_r0-r1_i_i mov_r2-r0 mov_r3-r0 bic_r1-r2-r3	rsb_r1-r2-r2
eor_r0-r0-r1 and_r2-r0-r1 orr_r3-r2_i eor_r1-r3_i	bic_r2-r1-r0 orr_r3-r2_i eor_r1-r3_i
tst_r0-r1 add_ne_r0-r0_i add_eq_r0-r1-r0_lsl_i eor_r2-r0_i bfi_r2-r2_i_i	tst_r0-r1 add_ne_r0-r0_i add_eq_r0-r1-r0_lsl_i eor_r2-r0_i
bfi_r0-r1_i_i lsr_r0-r0_i rsb_r1-r1_i orr_r0-r1-r0_lsr_i	rsb_r1-r1_i lsr_r0-r0_i orr_r0-r1-r0_lsr_i
cmp_r0-r1 mov_ls_r2-r0_asr_i mov_hi_r2_i mov_r0-r2 bic_r2-r3-r0	cmp_r0-r1 mov_r2-r0_asr_i mov_hi_r2_i bic_r2-r3-r2
bfi_r0-r0_i_i eor_r1-r0_i rsb_r2-r1_i and_r2-r2_i	rsb_r1-r0_i and_r2-r1_i
cmp_r0-r1 mvn_cc_r1-r2 mvn_cs_r1-r2 mov_r3-r1	mvn_r3-r2
mov_r0-r1 eor_r0-r2-r0 add_r1-r0-r0 mvn_r3-r1	eor_r0-r2-r1 mvn_r3-r0_lsl_i
bfi_r0-r1_i_i mvn_r1-r0 bfi_r1-r1_i_i eor_r2-r1_i	mvn_r1-r0 bfi_r1-r1_i_i eor_r2-r1_i
mov_r0-r1 mvn_r2-r0 eor_r0-r2-r0 sub_r2-r0_i	mvn_r2_i
rsb_r0-r1-r0_ror_i bfi_r1-r0_i_i bic_r2-r1-r0 eor_r0-r2-r1	rsb_r0-r1-r0_ror_i bfi_r1-r0_i_i and_r0-r0-r1
cmp_r0-r1 orr_lt_r2-r0-r2 mov_r3-r2 asr_r1-r3_i	cmp_r0-r1 orr_lt_r2-r0-r2 asr_r1-r2_i
bfi_r0-r1_i_i eor_r2-r3_i mov_r1-r2 sub_r0-r0-r1_asr_i	bfi_r0-r1_i_i sub_r0-r0-r3_asr_i
tst_r0-r1 sub_ne_r2-r1-r3 mov_r1-r3 sub_r3-r1-r2_lsr_i mvn_r1-r3	tst_r0-r1 sub_ne_r2-r1-r3 sub_r3-r3-r2_lsr_i mvn_r1-r3
lsr_r0-r0-r1 rsb_r2-r0_i mov_r3-r2 mov_r2-r3_lsl_i	lsr_r0-r0-r1 rsb_r2-r0_i mov_r2-r2_lsl_i
sub_r0-r1-r0 rsb_r2-r1-r0 add_r1-r2_i and_r0-r2-r1_lsr_i	rsb_r2-r0_i add_r0-r2_i and_r0-r2-r0_lsr_i
lsl_r0-r1_i sub_r2-r2-r1 bic_r1-r0-r2 bfi_r0-r1_i_i	lsl_r0-r1_i
lsr_r0-r1-r2 add_r0-r0_i mov_r2-r3 and_r1-r2-r0_lsr_i	lsr_r0-r1-r2 add_r0-r0_i and_r1-r3-r0_lsr_i
add_r0-r0_i rsb_r1-r2-r0 rsb_r0-r2-r1 and_r1-r0-r2_lsr_i	add_r0-r0_i sub_r0-r0-r2_lsl_i and_r1-r0-r2_lsr_i
cmp_r0-r1 mvn_lt_r2-r0 mvn_ge_r2-r0 and_r1-r0-r2	eor_r1-r2_i mvn_r2-r0 mvn_r2-r0 and_r1-r0-r2
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 mov_r2-r1 bic_r0-r3-r2	and_r0-r2-r3
mov_r0-r1 and_r0-r0_i ror_r1-r0_i mvn_r0-r1	and_r0-r1_i mvn_r0-r0_ror_i
mov_r0-r1 mov_r2-r1 bic_r2-r0-r2 orr_r2-r2-r1_lsr_i	mov_r2-r1_lsr_i
bfi_r0-r0_i_i asr_r0-r0_i add_r1-r0_i bfi_r2-r1_i_i	asr_r0-r0_i add_r1-r0_i bfi_r2-r1_i_i
and_r0-r1-r2 sub_r3-r0-r1 bfi_r2-r0_i_i eor_r1-r3-r2_asr_i	and_r0-r1-r2 sub_r3-r0-r1 eor_r1-r3-r2_asr_i
bic_r0-r0-r1 sub_r1-r2-r3_asr_i rsb_r2-r1-r0 mov_r3-r2	bic_r0-r0-r1 add_r1-r0-r3_asr_i rsb_r3-r2-r1
cmp_r0-r1 and_cc_r1-r2-r0 rsb_ne_r1-r3-r0 asr_r0-r1-r1	cmp_r0-r1 rsb_ne_r1-r3-r0 asr_r0-r1-r1
sub_r0-r1_i mvn_r2-r0 bic_r1-r3-r2 bfi_r0-r1_i_i	sub_r0-r1_i and_r1-r0-r3 bfi_r0-r1_i_i
add_r0-r1-r2 rsb_r1-r3-r0 sub_r2-r1-r0_asr_i rsb_r2-r2-r1	add_r0-r1-r2 mov_r2-r0_asr_i
tst_r0_i mvn_ne_r1-r2 mov_r0-r1 add_r3-r0-r2_asr_i	tst_r0_i mvn_ne_r1-r2 add_r3-r1-r2_asr_i
mov_r0-r1 rsb_r0-r2-r0_asr_i rsb_r2-r1-r2 eor_r3-r2-r0_lsl_i	rsb_r0-r2-r1_asr_i rsb_r2-r1-r2 eor_r3-r2-r0_lsl_i
and_r0-r0_i and_r1-r0-r2 bic_r1-r0-r1 asr_r1-r1_i	eor_r1-r0-r0
lsl_r0-r1-r0 bfi_r0-r0_i_i bfi_r0-r0_i_i	lsl_r0-r1-r0 bfi_r0-r0_i_i
rsb_r0-r1-r0_asr_i mov_r2-r0 lsl_r2-r2_i orr_r0-r2_i	rsb_r0-r1-r0_ror_i lsl_r2-r0_i add_r0-r2_i
orr_r0-r1_i bfi_r2-r0_i_i eor_r3-r2_i mov_r0-r3	orr_r0-r1_i bfi_r2-r0_i_i eor_r0-r2_i
rsb_r0-r1-r0 and_r1-r0_i and_r2-r1_i	and_r2-r0_i
cmp_r0-r1 mov_hi_r2_i bfi_r1-r2_i_i lsr_r0-r1_i	lsr_r0-r1_i
cmp_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 ror_r2-r2-r3 mov_r3-r2	mvn_r2-r3 ror_r3-r2-r3
bfi_r0-r1_i_i mov_r2-r1 orr_r1-r0-r2_lsl_i	bfi_r0-r1_i_i orr_r1-r0-r1_lsl_i
sub_r0-r0-r1 mov_r2-r0 add_r0-r2_i add_r2-r0-r0	sub_r0-r0-r1 add_r0-r0_i add_r2-r0-r0
bic_r0-r1-r2 mvn_r3-r0 bic_r0-r3-r2 add_r1-r0-r3	bic_r0-r1-r2 mvn_r3-r0 rsb_r1-r2-r3_lsl_i
mov_r0-r1 rsb_r2-r3-r0_lsr_i bic_r1-r2-r3	rsb_r2-r3-r1_lsr_i bic_r1-r2-r3
tst_r0_i sub_ne_r1-r2-r1 mvn_ne_r1-r2 rsb_r0-r0-r1 sub_r2-r1-r0	asr_r2-r0_i
bfi_r0-r1_i_i asr_r2-r0_i mvn_r0-r2 eor_r2-r2-r0	mvn_r2_i
bfi_r0-r1_i_i mvn_r2-r0 eor_r0-r2_i mvn_r3-r0	bfi_r0-r1_i_i eor_r3-r0_i
tst_r0_i mov_ne_r1_i bic_r0-r2-r1 orr_r0-r0_i rsb_r2-r2-r0_lsr_i	tst_r0_i mov_ne_r1_i bic_r0-r2-r1 rsb_r2-r2-r0_lsr_i
eor_r0-r1_i asr_r2-r1_i and_r3-r2-r0 eor_r1-r3-r2	eor_r0-r1_i asr_r2-r1_i bic_r1-r2-r0
orr_r0-r1-r2_lsl_i add_r2-r0-r0_ror_i bfi_r2-r2_i_i	orr_r0-r1-r2_lsl_i add_r2-r0-r0_ror_i
lsl_r0-r1_i bic_r0-r2-r0 eor_r2-r3-r0 and_r3-r2_i	bic_r0-r2-r1_lsl_i eor_r2-r3-r0 and_r3-r2_i
tst_r0-r1 add_ne_r2-r0_i mov_ne_r2-r3 orr_r2-r2-r1 lsl_r0-r2_i ror_r1-r0_i	tst_r0-r1 and_ne_r2-r3-r3 orr_r2-r2-r1 lsl_r0-r2_i ror_r1-r0_i
sub_r0-r1-r2 orr_r0-r0_i bfi_r2-r0_i_i lsr_r2-r2-r0	sub_r0-r1-r2 orr_r0-r0_i lsr_r2-r2-r0
mvn_r0-r1 mvn_r1-r0 eor_r2-r1-r2 orr_r3-r2_i	eor_r2-r1-r2 orr_r3-r2_i
ror_r0-r1_i mvn_r2-r0 mvn_r3-r2 asr_r1-r3_i	ror_r0-r1_i asr_r1-r0_i
asr_r0-r1-r2 sub_r3-r1-r0 sub_r0-r2-r3 mov_r3-r0	sub_r0-r1-r1_asr-r2 sub_r3-r2-r0
eor_r0-r0_i add_r1-r2-r0_asr_i and_r2-r2-r1 sub_r0-r1-r2	add_r1-r2-r0_asr_i bic_r0-r1-r2
orr_r0-r1_i and_r1-r1-r0 and_r1-r1-r2 lsr_r1-r0-r1	orr_r0-r1_i and_r1-r1-r2 lsr_r1-r0-r1
sub_r0-r1-r2_asr_i add_r1-r2-r3 mov_r3-r1_lsr_i sub_r3-r0-r3	sub_r0-r1-r2_asr_i add_r1-r2-r3 sub_r3-r0-r1_lsr_i
mvn_r0-r1 orr_r2-r0-r3 bic_r1-r3-r2 bic_r3-r0-r1	mvn_r3-r1
sub_r0-r0-r1_lsl_i lsl_r2-r0_i bfi_r1-r2_i_i eor_r3-r1_i	bic_r2-r1_i eor_r3-r2_i
bic_r0-r1-r0 bfi_r2-r0_i_i mvn_r0-r2 bfi_r2-r0_i_i	mvn_r0-r2 bfi_r2-r0_i_i
bfi_r0-r1_i_i rsb_r2-r1-r0 mov_r1-r2 mvn_r2-r1	bfi_r0-r1_i_i rsb_r2-r1-r0 mvn_r2-r2
bfi_r0-r1_i_i bic_r1-r0-r2 mvn_r3-r1 eor_r2-r3_i	bfi_r0-r1_i_i unk eor_r2-r3_i
mov_r0-r1 and_r2-r0_i sub_r0-r2-r0 sub_r1-r0-r3	and_r2-r1_i sub_r0-r2-r1 sub_r1-r0-r3
asr_r0-r1-r2 mvn_r1-r3 bic_r2-r1-r3 orr_r2-r2-r0_lsl_i	asr_r0-r1-r2 mvn_r1-r3 orr_r2-r1-r0_lsl_i
bfi_r0-r0_i_i mov_r1-r0 bfi_r2-r1_i_i	bfi_r2-r0_i_i
tst_r0-r1 mov_ne_r1_i orr_r0-r1_i bfi_r2-r0_i_i	unk mvn_r1-r3_ror_i orr_r0-r1_i bfi_r2-r0_i_i
and_r0-r1-r0_ror_i orr_r2-r2-r0 bic_r0-r2-r0 mvn_r2-r0	and_r0-r1-r0_ror_i unk
and_r0-r1-r0 bic_r1-r0-r2 bic_r0-r0-r1 bic_r3-r1-r0	and_r0-r1-r0 bic_r3-r0-r2
cmp_r0_i mov_eq_r1_i eor_r2-r3-r1_lsl_i bfi_r2-r2_i_i	cmp_r0_i mov_eq_r1_i eor_r2-r3-r1_lsl_i
bic_r0-r1-r2 and_r3-r2-r0 lsr_r3-r3-r3 mvn_r2-r3	mvn_r2_i
tst_r0-r1 add_eq_r2-r2-r2_lsl_i orr_r3-r2_i bfi_r1-r3_i_i	and_r1-r1-r1 orr_r3-r2_i bfi_r1-r3_i_i
mov_r0-r1 bic_r0-r2-r0 mvn_r3-r0 mov_r0-r3	unk
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 add_r0-r1-r0_lsl_i	mov_r1-r2 mov_r1-r2 add_r0-r1-r0_lsl_i
mvn_r0-r1 ror_r2-r0_i mov_r3-r2 rsb_r1-r3-r0_asr_i	asr_r2-r1_i rsb_r1-r2-r1_ror_i
cmp_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 bic_r1-r0-r2 add_r1-r1_i bic_r0-r1-r3	add_r1-r0_i bic_r0-r1-r3
orr_r0-r1-r0 mvn_r1-r0 mvn_r2-r1 ror_r2-r2_i	orr_r0-r1-r0 ror_r2-r0_i
bfi_r0-r0_i_i sub_r1-r2-r1 sub_r3-r0-r1	sub_r1-r2-r1 sub_r3-r0-r1
and_r0-r1_i add_r1-r0-r2 rsb_r2-r1-r0 bfi_r2-r2_i_i	add_r1-r0-r2 rsb_r2-r1-r0
cmp_r0-r1 mov_cs_r1-r2 add_r2-r1_i bic_r1-r2-r0 orr_r3-r2-r1	cmp_r0-r1 mov_cs_r1-r2 add_r3-r1_i
rsb_r0-r0-r1 mov_r2-r0_lsr_i mov_r0-r2	rsb_r0-r0-r1 lsr_r0-r0_i
cmp_r0-r1 mvn_ge_r0-r2 bfi_r2-r0_i_i and_r2-r2_i mvn_r0-r2	bfi_r2-r0_i_i and_r2-r2_i mvn_r0-r2
tst_r0-r1 mvn_ne_r0-r1 mvn_ne_r0-r2 bic_r3-r0-r2	tst_r0-r1 mvn_ne_r0-r2 bic_r3-r0-r2
mov_r0-r1_lsr_i eor_r1-r2-r0 asr_r3-r1-r1 mov_r1-r3_lsr_i	eor_r1-r2-r1_lsr_i asr_r3-r1-r1 mov_r1-r3_lsr_i
mvn_r0-r1 bic_r2-r1-r0 mvn_r3-r2 bic_r1-r0-r3	mov_r1_i
bfi_r0-r1_i_i orr_r2-r1-r0 eor_r0-r2-r1 bfi_r3-r0_i_i	unk
bic_r0-r1-r2 bic_r2-r0-r2 sub_r0-r0-r2	rsb_r0-r2-r2
add_r0-r1-r1_asr_i lsl_r2-r0_i bic_r0-r2-r0 bfi_r3-r0_i_i	unk
mvn_r0-r1 rsb_r2-r1-r2_ror_i orr_r2-r0-r2 bic_r3-r2-r0	rsb_r0-r1-r2_ror_i and_r3-r0-r1
mvn_r0-r1 add_r2-r2_i bic_r0-r2-r0	add_r2-r2_i and_r0-r2-r1
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 ror_r0-r1_i	mvn_r1-r0 ror_r0-r1_i
tst_r0-r1 eor_eq_r2-r3_i bfi_r2-r2_i_i sub_r0-r2_i	tst_r0-r1 eor_eq_r2-r3_i sub_r0-r2_i
orr_r0-r1-r2 lsl_r2-r0_i mov_r3-r2 mov_r1-r3	orr_r0-r1-r2 lsl_r2-r0_i mov_r1-r2
mov_r0-r1 eor_r0-r2-r0_asr_i sub_r1-r0-r2	eor_r0-r2-r1_asr_i sub_r1-r0-r2
bfi_r0-r1_i_i rsb_r0-r0-r2 add_r1-r0-r0 rsb_r3-r0-r1	bfi_r0-r1_i_i rsb_r3-r0-r2
lsr_r0-r1_i sub_r2-r0-r2 and_r0-r2_i sub_r2-r0-r2_ror_i	rsb_r2-r2-r1_lsr_i and_r0-r2_i sub_r2-r0-r2_ror_i
cmp_r0-r1 mov_hi_r1-r2 bfi_r1-r1_i_i add_r1-r1_i and_r0-r1-r2	cmp_r0-r1 mov_hi_r1-r2 add_r1-r1_i and_r0-r1-r2
orr_r0-r1-r2 lsl_r0-r0_i bfi_r0-r0_i_i bfi_r0-r0_i_i	orr_r0-r1-r2 lsl_r0-r0_i unk
mov_r0-r1_ror_i mov_r2-r0_lsl_i rsb_r2-r2_i bfi_r3-r2_i_i	unk
tst_r0_i rsb_ne_r1-r2-r1 mvn_r2-r1 bic_r0-r1-r2	tst_r0_i rsb_r0-r2-r1 mov_cs_r0-r1
mvn_r0-r1 bfi_r1-r0_i_i eor_r2-r1-r3 mov_r3-r2	mvn_r0-r1 bfi_r1-r0_i_i eor_r3-r1-r3
mvn_r0-r1 mov_r2-r0 orr_r2-r2-r0	mvn_r2-r1
bic_r0-r1-r0 and_r2-r0-r2 sub_r2-r0-r2	bic_r0-r1-r0 bic_r2-r0-r2
orr_r0-r1-r2 orr_r0-r0-r1 bic_r3-r2-r0	bic_r3-r0-r0
add_r0-r1-r2_lsl_i rsb_r1-r0-r3_lsr_i orr_r2-r1-r0 orr_r3-r0-r2	add_r0-r1-r2_lsl_i rsb_r1-r0-r3_lsr_i orr_r3-r1-r0
and_r0-r1_i bic_r0-r0-r1 bfi_r1-r0_i_i bfi_r2-r1_i_i	unk
bic_r0-r1-r2 sub_r0-r1-r0 eor_r1-r1-r3 orr_r0-r1-r0_asr_i	and_r0-r1-r2 eor_r1-r1-r3 orr_r0-r1-r0_asr_i
orr_r0-r1_i eor_r2-r2-r0 orr_r3-r0-r2	orr_r0-r1_i orr_r3-r0-r2
mov_r0-r1 mov_r2-r3 and_r0-r2-r0_ror_i	and_r0-r3-r1_ror_i
cmp_r0-r1 mvn_lt_r2-r0 mvn_ge_r2-r3 bfi_r1-r0_i_i orr_r2-r2-r1_lsr_i mov_r1-r2	cmp_r0-r1 mvn_lt_r2-r0 mvn_ge_r2-r3 orr_r2-r2-r1_lsr_i mov_r1-r2
add_r0-r1-r1 asr_r0-r0_i and_r2-r0_i bic_r1-r0-r2	add_r0-r1-r1 asr_r0-r0_i bic_r1-r0_i
mov_r0-r1 mov_r2-r0 bic_r2-r2-r3 add_r1-r2-r2	bic_r2-r1-r3 add_r1-r2-r2
mov_r0-r1 add_r1-r0-r0_ror_i eor_r2-r0-r1_lsl_i and_r3-r2-r0	add_r2-r1-r1_asr_i bic_r3-r1-r2_lsl_i
orr_r0-r0-r1 and_r2-r0-r3 mov_r1-r2 mov_r0-r1	orr_r2-r1-r0 and_r0-r2-r3
orr_r0-r0-r1 sub_r0-r0-r2_ror_i sub_r2-r0_i and_r1-r2_i	orr_r0-r0-r1 sub_r0-r0-r2_lsr_i and_r1-r0_i
eor_r0-r1-r2_lsr_i sub_r2-r3-r0 mov_r1-r2 bfi_r3-r1_i_i	eor_r0-r1-r2_lsr_i sub_r2-r3-r0 bfi_r3-r2_i_i
lsl_r0-r0_i add_r1-r0_i and_r1-r1_i ror_r0-r2-r1	mov_r0-r2_ror_i
asr_r0-r1_i mvn_r2-r0 rsb_r2-r2-r0 and_r0-r1-r2	asr_r0-r1_i mvn_r2-r0 bic_r0-r1-r2_lsl_i
tst_r0_i mvn_eq_r1-r2 lsl_r3-r1_i and_r1-r3_i bfi_r3-r1_i_i	tst_r0_i mvn_eq_r1-r2 lsl_r3-r1_i bfi_r3-r3_i_i
eor_r0-r1_i mov_r1-r2 bic_r1-r1-r3 bic_r2-r1-r0	eor_r0-r1_i bic_r1-r2-r3 bic_r2-r1-r0
cmp_r0-r1 and_ne_r2-r3-r0_asr_i mov_r1-r2 orr_r3-r0-r1	cmp_r0-r1 and_ne_r2-r3-r0_asr_i orr_r3-r0-r2
tst_r0-r1 mov_ne_r1-r2_lsl_i mov_eq_r1-r0_lsl_i and_r3-r1_i lsr_r2-r3_i	unk and_r3-r1_i lsr_r2-r3_i
sub_r0-r0-r1 bfi_r2-r0_i_i lsr_r2-r2_i	sub_r0-r0-r1 mov_r2-r2_lsr_i
mov_r0-r1 bic_r1-r2-r0 sub_r1-r1_i lsr_r1-r1_i	bic_r1-r2-r1 sub_r1-r1_i lsr_r1-r1_i
lsl_r0-r0_i eor_r1-r2-r0_lsl_i sub_r2-r2-r1_lsl_i lsl_r1-r2_i	sub_r1-r2-r2_lsl_i mov_r1-r1_lsl_i
and_r0-r1_i bic_r1-r0-r2 and_r0-r1-r0	bic_r1-r1-r2 and_r0-r1_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 and_r1-r2-r0_asr_i	bic_r1-r2-r1_asr_i
mvn_r0-r1 orr_r2-r0-r3 rsb_r0-r2_i	unk rsb_r0-r0_i
tst_r0-r1 mvn_eq_r2-r1 and_r3-r3-r2 orr_r2-r3-r2 bfi_r0-r2_i_i	tst_r0-r1 mvn_eq_r2-r1 bfi_r0-r2_i_i lsl_cs_r2-r2-r0
orr_r0-r1-r2_lsr_i sub_r2-r0_i bfi_r3-r2_i_i bfi_r3-r3_i_i	orr_r0-r1-r2_lsr_i bfi_r3-r3_i_i
add_r0-r1-r1 bfi_r2-r0_i_i bfi_r1-r2_i_i mov_r3-r1	bfi_r1-r2_i_i mov_r3-r1
add_r0-r0_i eor_r1-r0-r2_ror_i mov_r3-r1 bfi_r0-r3_i_i	add_r0-r0_i eor_r1-r0-r2_ror_i bfi_r0-r1_i_i
sub_r0-r1-r2 rsb_r1-r0-r1 add_r3-r2-r1_lsr_i add_r1-r3_i	add_r3-r2-r2_lsr_i add_r1-r3_i
add_r0-r1_i eor_r2-r0_i eor_r0-r2_i lsl_r1-r0_i	add_r0-r1_i eor_r2-r0_i mov_r1-r2_lsl_i
mvn_r0-r1 and_r2-r0_i lsl_r0-r2-r0 bfi_r1-r0_i_i	unk
rsb_r0-r0-r1 ror_r0-r0_i bic_r2-r2-r0 eor_r3-r2-r1	rsb_r0-r0-r1 bic_r2-r2-r0_ror_i eor_r3-r2-r1
orr_r0-r1-r2_asr_i bfi_r1-r3_i_i eor_r3-r1_i sub_r3-r0-r3_asr_i	orr_r0-r1-r2_asr_i sub_r3-r0-r1_asr_i
lsl_r0-r0-r1 and_r2-r0-r1 bfi_r2-r2_i_i	lsl_r0-r0-r1 and_r2-r0-r1
bfi_r0-r0_i_i lsl_r1-r0_i lsl_r2-r1_i eor_r1-r2_i	lsl_r1-r0_i lsl_r2-r1_i add_r1-r2_i
cmp_r0-r1 sub_eq_r2-r0-r2 mov_r0-r2 orr_r0-r1-r0	cmp_r0-r1 sub_eq_r2-r0-r2 orr_r0-r1-r2
and_r0-r1-r2 bic_r1-r1-r0 eor_r1-r1-r2_ror_i sub_r3-r1-r2	bic_r1-r1-r2 eor_r1-r1-r2_ror_i sub_r3-r1-r2
lsr_r0-r1_i mov_r1-r0 ror_r1-r0-r1 mvn_r0-r1	lsr_r0-r1_i ror_r1-r0-r0 mvn_r0-r1
sub_r0-r0-r1_lsl_i and_r2-r0_i sub_r3-r3-r2 rsb_r0-r3-r2_ror_i	and_r2-r0_i sub_r3-r3-r2 rsb_r0-r3-r2_ror_i
mov_r0-r1 sub_r2-r1-r3 rsb_r2-r0-r2 sub_r2-r2-r0	sub_r2-r1-r3 sub_r2-r2-r1_lsl_i
tst_r0-r1 mov_ne_r2-r1_asr_i mov_eq_r2-r1 and_r1-r2-r1 add_r3-r0-r1 eor_r2-r1-r3_lsr_i	tst_r0-r1 mov_ne_r2-r1_asr_i and_ne_r1-r1-r2 add_r3-r0-r1 eor_r2-r1-r3_lsr_i
add_r0-r1-r0 bic_r2-r1-r0 bic_r2-r2-r0 mvn_r3-r2	add_r0-r1-r0 unk
orr_r0-r1-r2 orr_r1-r0-r3_lsl_i mov_r3-r1 bic_r1-r1-r3	bic_r1-r1-r1
tst_r0-r1 orr_eq_r2-r2-r3_lsr_i mvn_r1-r2 mvn_r2-r1	tst_r0-r1 orr_eq_r2-r2-r3_lsr_i
add_r0-r1-r0_lsr_i bic_r2-r0-r3 mov_r0-r1 bic_r3-r0-r2	add_r0-r1-r0_lsr_i bic_r2-r0-r3 bic_r3-r1-r2
add_r0-r1-r1 mov_r2-r0 mvn_r1-r2	add_r0-r1-r1 mvn_r1-r0
tst_r0-r1 rsb_ne_r2-r0_i eor_r3-r1-r2 bic_r1-r3-r2 bic_r0-r2-r1	tst_r0-r1 rsb_ne_r2-r0_i bic_r1-r0-r2 bic_r0-r2-r1
eor_r0-r1_i lsr_r2-r2_i orr_r1-r2-r0_asr_i rsb_r0-r1_i	lsr_r2-r2_i orr_r1-r2-r1_asr_i rsb_r0-r1_i
lsr_r0-r1_i rsb_r1-r2-r0 orr_r0-r2-r1 add_r1-r0-r2_lsl_i	rsb_r1-r2-r1_lsr_i orr_r0-r2-r1 add_r1-r0-r2_lsl_i
eor_r0-r0-r1 eor_r2-r0_i and_r1-r3_i and_r0-r2-r1_lsr_i	and_r1-r3_i and_r0-r0-r1 and_r0-r0-r1_lsr_i
add_r0-r1-r2 eor_r3-r1-r0_lsr_i rsb_r2-r1-r3_lsr_i add_r1-r1-r2	add_r0-r1-r2 eor_r3-r1-r0_lsr_i lsr_r1-r3_i
rsb_r0-r1_i add_r2-r0-r0_ror_i rsb_r0-r2_i add_r2-r0-r2	mov_r2_i
rsb_r0-r0-r1_ror_i eor_r1-r2-r0 eor_r1-r2-r1 asr_r3-r1_i	rsb_r0-r0-r1_ror_i asr_r3-r0_i
rsb_r0-r1-r2_ror_i eor_r3-r1-r2_lsl_i eor_r1-r3-r1 sub_r1-r0-r1	rsb_r0-r1-r2_ror_i sub_r1-r0-r2_lsl_i
asr_r0-r1_i add_r1-r0-r0 eor_r2-r3-r1 and_r2-r1-r2	bic_r0-r1-r3 bic_r2-r0_i
add_r0-r1_i rsb_r1-r1-r0 and_r0-r0_i orr_r0-r1-r0	orr_r0-r1_i and_r0-r0_i
orr_r0-r1_i rsb_r1-r0-r1 orr_r1-r0-r1 orr_r2-r1_i	orr_r0-r1_i rsb_r1-r0-r1 orr_r2-r0-r1
rsb_r0-r1_i lsr_r2-r0_i add_r0-r2-r1_lsl_i sub_r2-r0-r2	mov_r2-r1_lsl_i
add_r0-r1_i rsb_r1-r0_i and_r1-r1_i sub_r1-r1_i	rsb_r1-r1_i and_r1-r1_i sub_r1-r1_i
add_r0-r0-r1 rsb_r0-r2-r0_lsr_i lsl_r3-r0_i rsb_r1-r1-r3	add_r0-r0-r1 rsb_r0-r2-r0_lsr_i rsb_r1-r1-r0_lsl_i
eor_r0-r1_i orr_r2-r1_i rsb_r0-r0-r2 orr_r2-r2-r0	orr_r2-r1_i
and_r0-r0_i rsb_r1-r0_i rsb_r0-r1_i add_r2-r0-r1	mov_r2_i
sub_r0-r1-r2_lsl_i add_r3-r0_i rsb_r3-r3-r0 orr_r2-r3-r1	add_r3-r0_i rsb_r3-r3-r0 orr_r2-r3-r1
add_r0-r1-r0 and_r1-r1-r0_asr_i sub_r2-r1-r0 add_r0-r0-r2	add_r2-r0-r1 and_r0-r1-r2_asr_i
sub_r0-r1-r2 orr_r0-r0-r3 sub_r2-r0-r3 sub_r1-r2_i	sub_r0-r1-r2 bic_r2-r0-r3 sub_r1-r2_i
rsb_r0-r0-r1_ror_i add_r0-r2-r0_lsl_i and_r2-r0-r2_asr_i and_r3-r2_i	mov_r0-r2_lsr_i and_r1-r0_i and_r3-r2-r1
rsb_r0-r0-r1_asr_i eor_r2-r2-r0 orr_r2-r2-r3_lsl_i and_r2-r2_i	rsb_r0-r0-r1_asr_i eor_r2-r2-r0 and_r2-r2_i
rsb_r0-r1-r2 sub_r1-r0-r2 lsl_r3-r1_i eor_r3-r3-r1_asr_i	rsb_r1-r1_i lsl_r3-r1_i eor_r3-r3-r1_asr_i
lsl_r0-r0_i and_r1-r0_i lsl_r2-r1-r0 asr_r0-r2-r0	unk asr_r2-r1-r1 lsl_r0-r2-r2
and_r0-r0_i and_r1-r0_i orr_r0-r1-r0_ror_i add_r2-r0_i	and_r1-r0_i eor_r0-r1-r1_ror_i add_r2-r0_i
add_r0-r1-r2_lsl_i and_r3-r0-r3 and_r3-r3_i orr_r1-r0-r3	add_r0-r1-r2_lsl_i and_r3-r0-r3 mov_r1-r0
and_r0-r1-r2_ror_i orr_r0-r1-r0 rsb_r1-r0-r3_lsl_i orr_r1-r1-r2_asr_i	rsb_r1-r1-r3_lsl_i orr_r1-r1-r2_asr_i
and_r0-r1_i lsl_r2-r0_i sub_r3-r0-r2 orr_r2-r3-r2_ror_i	and_r0-r1_i sub_r2-r0-r0_lsl_i
orr_r0-r0_i eor_r0-r0-r1 and_r2-r0-r2 orr_r1-r1-r2	orr_r0-r0_i and_r2-r0-r2 orr_r1-r1-r2
rsb_r0-r1-r2 orr_r0-r0_i orr_r1-r0_i and_r1-r1_i	rsb_r0-r1-r2 and_r1-r0_i
add_r0-r1-r0_ror_i rsb_r2-r0-r3 sub_r3-r2-r0 sub_r3-r3_i	add_r0-r1-r0_ror_i sub_r3-r3-r0_lsl_i sub_r3-r3_i
orr_r0-r1-r2 eor_r3-r0_i sub_r3-r0-r3_lsr_i orr_r2-r3-r0	orr_r0-r1-r2 sub_r3-r0-r0_lsr_i orr_r2-r3-r0
eor_r0-r1_i ror_r2-r1_i rsb_r0-r3-r0 rsb_r1-r2-r0	eor_r0-r1_i sub_r2-r0-r1_ror_i sub_r1-r2-r3
eor_r0-r1-r2_ror_i sub_r3-r0_i orr_r3-r3-r0 and_r1-r3-r0	eor_r1-r1-r2_ror_i
add_r0-r1-r1_asr_i rsb_r2-r2-r0 rsb_r1-r0-r2 sub_r0-r3-r1	add_r0-r2-r3
rsb_r0-r1-r2 eor_r1-r0-r3 sub_r3-r1-r0_asr_i sub_r3-r3-r1	rsb_r0-r1-r2 sub_r3-r1-r0_asr_i sub_r3-r3-r1
rsb_r0-r1_i add_r2-r2_i rsb_r3-r0-r2 sub_r2-r3-r2	sub_r2-r1_i
and_r0-r1-r2_ror_i orr_r0-r0_i orr_r2-r0_i and_r1-r2-r0	and_r0-r1-r2_ror_i orr_r0-r0_i orr_r1-r0-r0
add_r0-r0-r1 orr_r1-r2-r1_lsl_i orr_r0-r1-r0 eor_r1-r0-r1	add_r0-r0-r1 orr_r1-r2-r1_lsl_i bic_r1-r0-r1
orr_r0-r1-r2 orr_r1-r3-r0 eor_r2-r0-r1 and_r3-r2-r0	eor_r3-r1-r1
and_r0-r1-r0 and_r2-r0_i and_r1-r1-r2 sub_r2-r1_i	and_r2-r0_i and_r1-r1-r2 sub_r2-r1_i
sub_r0-r0-r1 orr_r2-r1-r2 orr_r3-r2-r0 sub_r3-r3-r2	sub_r0-r0-r1 orr_r2-r1-r2 bic_r3-r0-r2
rsb_r0-r1-r0_lsr_i add_r2-r1-r1 rsb_r3-r0-r2 ror_r0-r3_i	rsb_r0-r1-r0_lsr_i rsb_r3-r0-r1_lsl_i ror_r0-r3_i
eor_r0-r0_i and_r0-r1-r0_asr_i orr_r1-r2-r0_asr_i add_r3-r1-r1_lsr_i	and_r0-r1-r0_asr_i orr_r1-r2-r0_asr_i add_r3-r1-r1_lsr_i
add_r0-r1_i sub_r2-r3-r0_asr_i add_r3-r0-r2 rsb_r0-r2-r3	add_r0-r1_i
orr_r0-r1-r0_lsr_i rsb_r0-r0_i add_r0-r2-r0_lsl_i and_r0-r0_i	and_r0-r2_i
rsb_r0-r1-r2_lsr_i eor_r1-r1-r0_lsl_i orr_r2-r1-r2 orr_r0-r1-r2	rsb_r0-r1-r2_lsr_i eor_r1-r1-r0_lsl_i orr_r0-r1-r2
and_r0-r1-r2 and_r1-r1-r0 eor_r3-r1_i add_r2-r1-r3_lsr_i	and_r0-r2-r1 add_r2-r0-r0_lsr_i
orr_r0-r0_i eor_r1-r0_i orr_r2-r1-r0 lsr_r2-r2_i	lsr_r2-r0_i
orr_r0-r1-r2 and_r0-r0-r1 rsb_r1-r0-r2 rsb_r0-r1-r0	orr_r0-r1-r1 rsb_r1-r1-r2 rsb_r0-r1-r0
sub_r0-r0_i sub_r1-r0_i and_r2-r3-r1 sub_r2-r1-r2	sub_r0-r0_i sub_r1-r0_i bic_r2-r1-r3
add_r0-r1-r2 orr_r2-r3-r0 and_r0-r2-r3 rsb_r3-r0_i	rsb_r3-r3_i
add_r0-r1_i and_r2-r0_i orr_r1-r0-r2 add_r2-r1-r2	add_r0-r1_i and_r2-r0_i add_r2-r0-r2
and_r0-r1_i eor_r2-r0-r3_lsl_i orr_r2-r3-r2 sub_r1-r2-r3	and_r0-r1_i eor_r2-r0-r3_lsl_i bic_r1-r2-r3
and_r0-r1_i eor_r2-r0-r1 asr_r3-r2_i and_r1-r2-r3	and_r2-r1-r1_asr_i bic_r1-r2_i
rsb_r0-r1-r2 sub_r1-r3-r0 sub_r3-r3-r1 eor_r3-r3_i	rsb_r0-r1-r2 eor_r3-r0_i
lsr_r0-r1_i sub_r2-r2-r0 asr_r0-r2_i add_r1-r3-r0	sub_r2-r2-r1_lsr_i asr_r0-r2_i add_r1-r3-r0
lsr_r0-r0_i orr_r1-r0-r1 ror_r2-r2_i add_r0-r2-r1	lsr_r0-r0_i orr_r1-r0-r1 add_r0-r1-r2_ror_i
sub_r0-r1-r2_lsl_i rsb_r3-r2-r0_lsl_i and_r0-r3_i add_r3-r0-r0	rsb_r3-r2-r0_lsl_i and_r0-r3_i add_r3-r0-r0
and_r0-r1_i orr_r2-r0-r1 rsb_r0-r0-r2 rsb_r1-r0-r1_asr_i	and_r0-r1_i rsb_r0-r0-r1 rsb_r1-r0-r1_asr_i
add_r0-r1-r1_asr_i sub_r2-r3-r0_ror_i sub_r2-r3-r2 add_r0-r3-r2	add_r0-r1-r1_asr_i add_r0-r3-r0_ror_i
add_r0-r1_i sub_r0-r0-r1 sub_r2-r0-r3_asr_i rsb_r0-r2-r0	mov_r0-r3_asr_i
add_r0-r1-r1 sub_r1-r0-r2 eor_r3-r1_i orr_r0-r1-r3	rsb_r1-r2-r1_lsl_i eor_r3-r1_i orr_r0-r1-r3
orr_r0-r0-r1 orr_r0-r0-r2 and_r2-r1-r0 asr_r1-r2_i	asr_r1-r1_i
and_r0-r1-r0 add_r1-r0-r0 orr_r2-r1-r2 orr_r3-r2-r1	and_r0-r1-r0 add_r1-r0-r0 orr_r3-r2-r1
sub_r0-r1-r2_lsl_i and_r0-r0_i and_r2-r0_i eor_r2-r2-r3_lsr_i	and_r2-r1_i eor_r2-r2-r3_lsr_i
add_r0-r1-r2_lsl_i and_r0-r0_i rsb_r2-r0_i rsb_r2-r2_i	add_r0-r1-r2_lsl_i and_r0-r0_i add_r2-r0_i
sub_r0-r0-r1_asr_i eor_r2-r0-r3_asr_i orr_r2-r1-r2_lsl_i and_r0-r1-r2	and_r0-r1-r1
sub_r0-r1-r0_asr_i add_r1-r2-r2 add_r2-r2-r1 lsl_r1-r2-r0	sub_r0-r1-r0_asr_i add_r2-r2-r2_lsl_i lsl_r1-r2-r0
add_r0-r1_i sub_r2-r0_i eor_r1-r0-r2 sub_r2-r1_i	add_r0-r1_i eor_r1-r0-r1 sub_r2-r1_i
and_r0-r1_i and_r0-r0-r1 sub_r0-r0_i	and_r0-r1_i sub_r0-r0_i
eor_r0-r1-r2 sub_r2-r0-r1 add_r1-r2-r1 add_r3-r1_i	eor_r0-r1-r2 add_r3-r0_i
and_r0-r1_i add_r1-r1-r0_asr_i add_r2-r0-r1 eor_r0-r0-r2	and_r2-r1_i add_r0-r1-r2_lsl_i
eor_r0-r1-r0_lsr_i orr_r2-r0-r2_ror_i orr_r0-r0-r2 sub_r1-r1-r0	eor_r0-r1-r0_lsr_i orr_r2-r0-r2_ror_i sub_r1-r1-r2
rsb_r0-r1-r2 eor_r2-r0-r3_asr_i and_r2-r2_i eor_r3-r0-r2_lsr_i	rsb_r3-r1-r2
rsb_r0-r1-r2_ror_i and_r2-r0_i and_r2-r0-r2_asr_i add_r2-r2_i	and_r2-r2_i eor_r2-r2_i
sub_r0-r0_i and_r1-r0-r2 and_r3-r1-r0 sub_r2-r1-r3_asr_i	sub_r0-r0_i and_r1-r0-r2 sub_r2-r1-r1_asr_i
sub_r0-r1-r2 rsb_r2-r1-r0 rsb_r1-r2-r3 sub_r3-r1_i	add_r1-r2-r3 sub_r3-r1_i
and_r0-r1-r2 rsb_r2-r0-r1 sub_r3-r3-r2 sub_r1-r0-r3	rsb_r1-r3-r1
sub_r0-r1-r2_asr_i and_r2-r0-r1 and_r1-r1_i orr_r0-r2-r1	sub_r0-r1-r2_asr_i orr_r0-r0_i and_r0-r0-r1
and_r0-r1-r0_lsl_i add_r2-r0_i orr_r3-r0-r2_lsl_i and_r1-r3-r0	and_r0-r1-r0_lsl_i orr_r1-r0-r0
rsb_r0-r1-r2 rsb_r1-r0-r1 add_r0-r1-r2_lsl_i orr_r3-r0_i	rsb_r1-r2-r1_lsl_i add_r0-r1-r2_lsl_i orr_r3-r0_i
add_r0-r1-r2_lsr_i rsb_r3-r3-r0 sub_r2-r3_i sub_r2-r2-r0	rsb_r3-r3-r0 sub_r2-r3_i sub_r2-r2-r0
sub_r0-r1-r2 add_r0-r0-r1 lsl_r2-r2_i and_r1-r0-r2	rsb_r0-r2-r1_lsl_i and_r1-r0-r2_lsl_i
and_r0-r1-r2 eor_r3-r1_i add_r2-r1-r3_lsr_i add_r0-r0-r2_lsl_i	and_r0-r1-r2 add_r2-r1-r1_lsr_i add_r0-r0-r2_lsl_i
add_r0-r1-r2_lsl_i sub_r2-r0_i rsb_r1-r2-r0 eor_r0-r2-r1	add_r0-r1-r2_lsl_i sub_r2-r0_i eor_r0-r2_i
eor_r0-r1_i eor_r2-r0_i and_r0-r2_i and_r2-r0-r2	rsb_r2-r1_i and_r0-r2_i and_r2-r0-r2
eor_r0-r1-r2 rsb_r3-r0_i eor_r2-r1-r0 add_r1-r2-r3_ror_i	eor_r0-r1-r2 rsb_r3-r0_i add_r1-r2-r3_ror_i
sub_r0-r1-r0 add_r1-r0_i and_r1-r1_i add_r1-r1-r2_asr_i	rsb_r1-r0-r1 and_r1-r1_i add_r1-r1-r2_asr_i
orr_r0-r1-r2 and_r0-r2-r0 lsl_r2-r0_i add_r2-r2-r0	lsl_r0-r2_i add_r2-r2-r0
and_r0-r1-r2 and_r2-r2-r0 eor_r3-r2-r3_lsr_i	and_r2-r1-r2 eor_r3-r2-r3_lsr_i
sub_r0-r1_i asr_r2-r0_i lsr_r3-r2_i and_r2-r3-r2	sub_r0-r1_i asr_r2-r0_i and_r2-r2-r2_lsr_i
sub_r0-r1-r0 rsb_r2-r0-r2 and_r0-r2_i and_r1-r0_i	sub_r0-r1-r0 rsb_r2-r0-r2 and_r1-r2_i
and_r0-r1-r2 and_r0-r0_i eor_r3-r0_i and_r2-r3_i	and_r0-r1-r2 and_r2-r0_i
eor_r0-r1-r2_ror_i and_r1-r0-r1 eor_r2-r0_i and_r0-r2-r1	bic_r0-r1_i bic_r0-r0-r2_ror_i
and_r0-r0-r1 sub_r0-r1-r0 rsb_r0-r0-r1 add_r2-r0_i	and_r0-r0-r1 add_r2-r0_i
eor_r0-r1-r2 eor_r0-r1-r0 add_r3-r0-r3 and_r1-r3-r2	and_r0-r1-r2 add_r3-r2-r3 and_r1-r3-r2
and_r0-r1-r2 and_r2-r0_i asr_r1-r2_i sub_r1-r1_i	mvn_r1_i
sub_r0-r1_i rsb_r0-r0-r2 and_r1-r0-r2 orr_r3-r1-r2	and_r3-r2-r2
sub_r0-r1-r2 add_r3-r0_i sub_r0-r3_i rsb_r3-r0-r3	mov_r3_i
rsb_r0-r1-r2_lsr_i ror_r2-r0-r3 sub_r1-r2-r0 add_r0-r0-r1	rsb_r0-r1-r2_lsr_i ror_r0-r0-r3
sub_r0-r1-r2_lsr_i sub_r1-r0_i rsb_r3-r2-r1_lsl_i lsr_r0-r0-r3	rsb_r3-r2-r1_lsl_i sub_r0-r1-r2_lsr_i lsr_r0-r0-r3
rsb_r0-r1_i add_r1-r0_i orr_r0-r1_i sub_r2-r2-r0_asr_i	sub_r1-r1_i rsb_r0-r1_i sub_r2-r2-r0_asr_i
orr_r0-r0-r1 and_r1-r0_i orr_r2-r0-r1 eor_r3-r2-r1_asr_i	orr_r3-r0-r1
sub_r0-r1_i rsb_r0-r0_i and_r0-r0-r1 orr_r0-r0-r1	orr_r0-r1-r1
and_r0-r1_i sub_r2-r0_i eor_r2-r2_i and_r2-r2_i	orr_r2-r1_i eor_r2-r1-r2
add_r0-r0_i eor_r0-r0-r1_asr_i orr_r2-r0_i orr_r3-r0-r2	add_r0-r0_i eor_r0-r0-r1_asr_i orr_r3-r0_i
rsb_r0-r0-r1 and_r2-r1-r0_asr_i and_r0-r1-r2 orr_r2-r0-r2_asr_i	rsb_r0-r0-r1 and_r2-r1-r0_asr_i orr_r2-r2-r2_asr_i
orr_r0-r0-r1 add_r2-r0_i add_r2-r2-r2 rsb_r1-r0-r2	orr_r0-r0-r1 add_r2-r0_i rsb_r1-r0-r2_lsl_i
orr_r0-r0-r1 eor_r2-r0_i and_r0-r2_i rsb_r2-r0_i	orr_r0-r0-r1 and_r0-r0_i rsb_r2-r0_i
lsr_r0-r1_i add_r1-r0-r2 rsb_r2-r2_i add_r1-r2-r1	lsr_r2-r1_i add_r1-r2_i
rsb_r0-r1-r0_lsr_i orr_r2-r3-r2_ror_i sub_r0-r2-r0_lsl_i and_r1-r0_i	orr_r0-r3-r2_lsr_i and_r1-r0_i
sub_r0-r1_i rsb_r1-r0-r1 eor_r1-r1_i ror_r2-r1_i	mov_r1_i eor_r1-r1_i ror_r2-r1_i
eor_r0-r0_i and_r0-r0-r1 asr_r2-r0_i add_r3-r2-r2	and_r0-r0-r1 asr_r2-r0_i add_r3-r2-r2
orr_r0-r1_i and_r0-r0_i sub_r2-r0_i eor_r0-r2-r0	and_r0-r0_i sub_r2-r0_i eor_r0-r2-r0
ror_r0-r0_i and_r1-r0-r2 rsb_r3-r3-r1 add_r3-r2-r3	and_r0-r2-r0_ror_i rsb_r3-r3-r0 add_r3-r3-r2
orr_r0-r1-r2 sub_r2-r3-r0 add_r0-r0-r2 orr_r3-r0-r1_lsr_i	orr_r3-r3-r1_lsr_i
and_r0-r0-r1_lsl_i orr_r2-r0_i and_r1-r0-r2_lsr_i sub_r0-r1_i	and_r0-r0-r1_lsl_i and_r1-r0-r0_lsr_i sub_r0-r1_i
orr_r0-r1-r0 sub_r2-r2-r0_lsl_i and_r3-r2_i and_r0-r3_i	orr_r0-r1-r0 sub_r2-r2-r0_lsl_i rsb_r0-r2-r2
eor_r0-r0-r1 add_r2-r1_i sub_r3-r0-r2 rsb_r0-r3-r0	add_r2-r1_i mov_r0-r2
asr_r0-r1_i rsb_r2-r3_i rsb_r1-r2-r0 add_r1-r2-r1	asr_r0-r1_i ror_r1-r0_i
eor_r0-r1-r2 eor_r2-r0-r1 and_r0-r2-r1 add_r0-r2-r0_lsr_i	bic_r1-r1-r2_lsr_i and_r0-r2-r1 add_r0-r2-r0_lsr_i
eor_r0-r1-r2 rsb_r2-r0-r3 add_r2-r0-r2	bic_r2-r3_i
sub_r0-r0_i add_r0-r0-r1 rsb_r0-r0-r1 add_r2-r0_i	rsb_r1-r0_i add_r2-r1_i
add_r0-r0-r1 and_r2-r1-r2_ror_i sub_r0-r0-r1 sub_r1-r2-r0_ror_i	and_r2-r1-r2_ror_i sub_r1-r2-r0_ror_i
add_r0-r1_i eor_r2-r0-r3_ror_i and_r2-r0-r2 rsb_r3-r3-r2	add_r0-r1_i bic_r2-r0-r3_ror_i rsb_r3-r3-r2
eor_r0-r1-r2 orr_r0-r1-r0 orr_r2-r2_i rsb_r3-r2-r0_asr_i	orr_r0-r1-r2 orr_r2-r2_i rsb_r3-r2-r0_asr_i
orr_r0-r1-r0_lsl_i rsb_r1-r0-r1_lsl_i add_r0-r2-r2 add_r0-r1-r0	orr_r0-r1-r0_lsl_i rsb_r1-r0-r1_lsl_i add_r0-r1-r2_lsl_i
rsb_r0-r1_i rsb_r0-r0_i orr_r1-r0_i eor_r2-r0-r1	unk eor_r2-r1-r1_asr_i
orr_r0-r1-r2 and_r0-r0-r2 eor_r2-r0-r2_ror_i add_r0-r2-r2_lsr_i	eor_r2-r2-r2_ror_i add_r0-r2-r2_lsr_i
lsl_r0-r1-r2 lsl_r2-r0_i and_r3-r2_i lsl_r1-r3-r2	sub_r1-r1-r1
orr_r0-r1-r0_ror_i orr_r1-r2_i eor_r0-r1-r0_lsr_i orr_r1-r2-r0_lsr_i	orr_r0-r1-r0_ror_i eor_r0-r2-r0_lsr_i orr_r1-r2-r0_lsr_i
and_r0-r1-r2_lsl_i rsb_r2-r0-r1_lsl_i add_r3-r3-r3_lsl_i lsr_r1-r2-r3	and_r0-r1-r2_lsl_i rsb_r2-r0-r1_lsl_i lsr_r1-r2-r3
sub_r0-r1-r0 eor_r0-r0_i orr_r2-r0_i ror_r3-r1-r2	sub_r0-r1-r0 orr_r2-r0_i ror_r3-r1-r2
rsb_r0-r1-r2_lsl_i lsr_r3-r0-r1 eor_r2-r1-r3 and_r1-r2-r1	rsb_r0-r1-r2_lsl_i lsr_r3-r0-r1 bic_r1-r1-r3
rsb_r0-r1_i sub_r2-r1-r0_lsr_i add_r2-r2_i sub_r1-r2_i	rsb_r0-r1_i sub_r1-r1-r0_lsr_i
rsb_r0-r1-r2 rsb_r1-r0-r1 and_r3-r1_i sub_r2-r3_i	rsb_r1-r2-r1_lsl_i and_r3-r1_i sub_r2-r3_i
orr_r0-r1-r0_lsl_i sub_r2-r0-r3 sub_r1-r2-r0 orr_r2-r0-r1	orr_r0-r1-r0_lsl_i rsb_r1-r3_i orr_r2-r0-r1
and_r0-r1-r0_lsl_i and_r1-r0-r1 and_r1-r0-r1_lsr_i rsb_r1-r1_i	and_r0-r1-r0_lsl_i and_r1-r0-r0_lsr_i rsb_r1-r1_i
eor_r0-r1_i and_r2-r0_i orr_r0-r0-r2	and_r2-r0_i eor_r0-r1_i
and_r0-r1_i eor_r2-r1-r0 asr_r0-r2_i rsb_r1-r0_i	bic_r2-r1_i asr_r0-r2_i rsb_r1-r0_i
and_r0-r1-r2 sub_r0-r2-r0 and_r2-r0_i eor_r1-r0-r2	orr_r0-r1_i bic_r1-r2-r0
orr_r0-r1-r0 eor_r0-r2-r0_lsl_i eor_r2-r0_i rsb_r1-r2-r0	eor_r0-r2-r1_lsl_i eor_r2-r0_i rsb_r1-r2-r0
rsb_r0-r1-r2 sub_r2-r0-r2 and_r3-r3-r2 eor_r0-r3-r1_ror_i	rsb_r2-r1_i and_r3-r3-r2 eor_r0-r3-r1_ror_i
sub_r0-r1_i and_r2-r1_i sub_r1-r2-r0 sub_r0-r2-r1	sub_r0-r1_i
eor_r0-r0-r1 ror_r2-r1-r1 add_r2-r2-r2 and_r3-r0-r2	eor_r0-r0-r1 ror_r2-r1-r1 and_r3-r0-r2_lsl_i
add_r0-r0_i rsb_r1-r0_i ror_r2-r3_i sub_r2-r2-r1	add_r0-r0_i rsb_r1-r0_i rsb_r2-r1-r3_ror_i
orr_r0-r1_i rsb_r2-r0-r3_lsl_i add_r1-r0-r2 add_r2-r1_i	lsl_r1-r3_i add_r2-r1_i
sub_r0-r1-r2_asr_i orr_r3-r0-r2_lsl_i sub_r1-r3-r0 sub_r2-r3-r1	sub_r2-r1-r2_asr_i
orr_r0-r1-r0 rsb_r2-r1-r0 eor_r2-r2-r0 sub_r3-r2-r0	orr_r0-r1-r0 sub_r3-r1-r0
and_r0-r1_i add_r2-r1-r0_lsr_i lsl_r0-r1-r2 eor_r1-r0_i	lsl_r0-r1-r1 eor_r1-r0_i
and_r0-r1-r2 eor_r3-r0_i add_r2-r0-r0_lsl_i asr_r1-r3-r2	and_r0-r1-r2 eor_r3-r0_i asr_r1-r3-r0
sub_r0-r1-r2 rsb_r3-r0_i add_r1-r0-r3 sub_r3-r0-r1	sub_r0-r1-r2 mov_r1_i sub_r3-r0-r1
orr_r0-r1_i sub_r2-r0_i orr_r3-r0-r3 orr_r2-r3-r2	orr_r0-r3_i orr_r2-r0-r1
rsb_r0-r1-r2 and_r2-r2-r0 eor_r1-r2-r1_lsl_i eor_r3-r2-r1	mov_r3-r1_lsl_i
and_r0-r1-r2_ror_i sub_r0-r0-r1_ror_i sub_r1-r0_i sub_r3-r0-r1	mov_r3_i
rsb_r0-r1-r0 orr_r1-r0-r1_asr_i and_r2-r1_i asr_r0-r2_i	unk lsr_r1-r1-r0 asr_r0-r1_i
and_r0-r0-r1 and_r0-r1-r0 rsb_r2-r1-r2 orr_r1-r0-r2	rsb_r2-r1-r2 and_r0-r1-r0 orr_r1-r0-r2
add_r0-r1-r2 add_r2-r1-r2 eor_r1-r2-r0 orr_r3-r1-r0	add_r3-r1-r2
eor_r0-r1-r2_lsl_i eor_r3-r1-r0 sub_r2-r3_i orr_r0-r2-r3	add_r3-r2-r2 sub_r2-r3_i orr_r0-r2-r3
and_r0-r1-r2_asr_i orr_r1-r2-r0_lsr_i orr_r0-r2-r1 and_r2-r0-r1	and_r0-r1-r2_asr_i orr_r1-r2-r0_lsr_i orr_r2-r2-r1
sub_r0-r1_i rsb_r1-r0_i lsl_r0-r1_i orr_r0-r2-r0	sub_r0-r1_i rsb_r1-r0_i orr_r0-r2-r1_lsl_i
ror_r0-r1_i rsb_r0-r0-r1 orr_r2-r0_i and_r1-r2-r0	sub_r1-r1-r1_ror_i
sub_r0-r1_i sub_r2-r0_i and_r3-r2_i asr_r1-r3-r3	and_r3-r2_i asr_r1-r3-r3
add_r0-r1_i rsb_r1-r1-r0 eor_r2-r1_i rsb_r0-r2_i	mov_r1_i rsb_r0-r1_i
eor_r0-r0-r1 eor_r0-r0_i and_r1-r0-r2_asr_i orr_r0-r1_i	eor_r0-r0-r1 and_r1-r0-r2_asr_i orr_r0-r1_i
add_r0-r0-r0 add_r1-r0-r0_ror_i rsb_r2-r1_i add_r3-r2-r1	mov_r3_i
and_r0-r1_i add_r0-r0-r0_lsr_i add_r2-r0-r3 rsb_r1-r3-r2_ror_i	and_r0-r1_i add_r2-r0-r3 rsb_r1-r3-r2_ror_i
rsb_r0-r1-r0_lsr_i eor_r2-r2-r0 add_r0-r2-r0 rsb_r2-r0-r2	sub_r2-r1-r0_lsr_i
eor_r0-r1-r2_ror_i lsl_r2-r0_i orr_r3-r2_i sub_r0-r2-r3	add_r3-r2_i sub_r0-r2-r3
sub_r0-r1-r2_asr_i lsr_r2-r1_i orr_r3-r2-r0 and_r1-r3-r2	lsr_r2-r1_i and_r1-r2-r2
orr_r0-r1-r2_ror_i and_r1-r0_i rsb_r2-r1-r0	orr_r0-r1-r2_ror_i bic_r2-r0_i
rsb_r0-r0_i orr_r1-r1-r2 eor_r2-r0-r1 and_r0-r2_i	orr_r1-r1-r2 eor_r2-r0-r1 and_r0-r2_i
orr_r0-r0_i rsb_r1-r0-r2 add_r3-r1-r3 rsb_r0-r1-r3	mov_r0-r3
sub_r0-r0-r1 sub_r2-r0-r3 rsb_r2-r2-r0	mov_r2-r3
and_r0-r1_i orr_r1-r1-r0_ror_i orr_r1-r0-r1 eor_r2-r1_i	and_r0-r1_i orr_r1-r1-r0_ror_i eor_r2-r1_i
add_r0-r1-r0_lsr_i lsl_r1-r0_i orr_r2-r0-r1_ror_i orr_r0-r2_i	add_r0-r1-r0_lsr_i orr_r0-r0_i
add_r0-r1-r1_lsr_i and_r1-r0_i orr_r1-r1_i orr_r0-r2-r1	add_r0-r1-r1_lsr_i orr_r0-r2_i
sub_r0-r1_i rsb_r2-r1_i rsb_r3-r0-r1 ror_r1-r2-r3	mov_r3_i rsb_r2-r1_i ror_r1-r2-r3
sub_r0-r1-r2 sub_r3-r1-r0 add_r0-r3-r0_ror_i add_r1-r0-r1_lsl_i	sub_r0-r1-r2 add_r0-r2-r0_ror_i add_r1-r0-r1_lsl_i
lsl_r0-r0-r0 rsb_r1-r0-r2_asr_i eor_r2-r1_i eor_r0-r2-r1	eor_r2-r1_i eor_r0-r2-r1
sub_r0-r1-r2 orr_r1-r0-r3 and_r0-r1-r3 add_r1-r0_i	add_r1-r3_i
sub_r0-r1_i lsl_r1-r0_i asr_r2-r3_i add_r3-r1-r2	sub_r0-r1_i lsl_r1-r0_i add_r3-r1-r3_asr_i
sub_r0-r1-r2 rsb_r3-r0-r1_lsl_i add_r1-r3-r0 lsr_r3-r1_i	lsl_r1-r1_i lsr_r3-r1_i
and_r0-r1_i rsb_r2-r0_i sub_r2-r2_i and_r1-r2-r0	sub_r1-r1-r1
orr_r0-r0-r1_lsr_i add_r1-r2-r0_lsl_i and_r1-r1_i and_r2-r1_i	and_r2-r2_i
add_r0-r1-r1_ror_i ror_r1-r0_i add_r0-r1_i sub_r2-r1-r0	add_r0-r1_i sub_r2-r1-r0
and_r0-r1_i rsb_r0-r0_i and_r2-r0_i lsl_r1-r2_i	eor_r0-r1_i and_r2-r0_i lsl_r1-r2_i
eor_r0-r1-r2_ror_i orr_r1-r0_i ror_r2-r0_i eor_r3-r2-r1	eor_r0-r1-r2_ror_i orr_r1-r0_i eor_r3-r1-r0_ror_i
and_r0-r1_i and_r2-r0_i ror_r0-r1_i add_r2-r0-r2_lsl_i	and_r2-r1_i ror_r0-r1_i add_r2-r0-r2_lsl_i
eor_r0-r1-r2 add_r1-r2_i and_r2-r0-r1 orr_r0-r2-r0	eor_r0-r1-r2
orr_r0-r1-r2 rsb_r1-r0_i rsb_r2-r1_i and_r2-r2_i	orr_r0-r1-r2 orr_r1-r0_i rsb_r2-r0-r1
eor_r0-r0_i and_r1-r1-r0_lsr_i orr_r0-r1-r2_ror_i rsb_r3-r2-r0_lsl_i	and_r1-r1-r0_lsr_i orr_r0-r1-r2_ror_i rsb_r3-r2-r0_lsl_i
orr_r0-r1-r2_ror_i add_r1-r0-r1 sub_r3-r1-r2 rsb_r1-r2-r3	orr_r0-r1-r2_ror_i add_r1-r0-r1 sub_r1-r1-r2_lsl_i
add_r0-r1-r0 sub_r0-r0-r1 rsb_r1-r1-r0_asr_i orr_r2-r1-r3	rsb_r1-r1-r0_asr_i orr_r2-r1-r3
and_r0-r1-r2_lsl_i orr_r1-r0_i asr_r3-r1_i ror_r2-r3_i	and_r0-r1-r2_lsl_i asr_r3-r0_i lsr_r2-r3_i
eor_r0-r1-r2 and_r3-r0_i eor_r2-r3_i asr_r0-r3-r2	eor_r0-r1-r2 and_r3-r0_i sub_r0-r3-r3
rsb_r0-r1-r2 asr_r1-r0-r2 orr_r1-r0-r1 and_r2-r0-r1	rsb_r2-r1-r2
add_r0-r1-r2 rsb_r1-r0-r1 orr_r0-r3-r1 and_r0-r0-r1	rsb_r0-r2_i
rsb_r0-r1-r2_lsr_i and_r2-r0_i orr_r0-r2-r0 sub_r2-r0-r2_lsl_i	rsb_r0-r1-r2_lsr_i and_r2-r0_i sub_r2-r0-r2_lsl_i
add_r0-r0_i eor_r1-r2-r1_ror_i eor_r0-r0-r1 orr_r1-r1-r0	add_r0-r0_i eor_r1-r2-r1_ror_i orr_r1-r1-r0
sub_r0-r1-r0 rsb_r2-r0-r1 rsb_r3-r3-r2_asr_i eor_r1-r3-r1_asr_i	mov_r2-r0 rsb_r3-r3-r2_asr_i eor_r1-r3-r1_asr_i
add_r0-r1_i rsb_r2-r0-r1 lsl_r3-r1-r1 orr_r1-r3-r2_asr_i	add_r0-r1_i rsb_r2-r0-r1 orr_r1-r3-r2_asr_i
rsb_r0-r0-r1 ror_r0-r2-r0 rsb_r3-r0-r2_ror_i add_r3-r0-r3	ror_r3-r2_i
orr_r0-r0-r1 add_r1-r2-r2_ror_i and_r3-r1-r0 sub_r1-r1-r3	orr_r0-r0-r1 add_r1-r2-r2_ror_i bic_r1-r1-r0
sub_r0-r0-r1 eor_r1-r2-r1 eor_r2-r1-r2 eor_r0-r0-r2	sub_r0-r0-r1 eor_r0-r0-r1
rsb_r0-r1-r0_lsr_i eor_r2-r2-r0 add_r1-r2_i sub_r3-r1_i	rsb_r0-r1-r0_lsr_i eor_r2-r2-r0 add_r3-r2_i
sub_r0-r1-r0 and_r1-r0-r2 eor_r3-r1_i orr_r0-r3-r2	orr_r0-r2_i
and_r0-r0_i add_r1-r0-r2 sub_r1-r1-r0 add_r0-r1_i	add_r0-r2_i
eor_r0-r1_i rsb_r2-r0-r1 and_r0-r2_i orr_r2-r0-r2	eor_r0-r1_i rsb_r2-r0-r1
eor_r0-r1-r2_lsl_i orr_r1-r1_i rsb_r3-r0_i and_r3-r1-r3_lsl_i	eor_r0-r1-r2_lsl_i rsb_r3-r0_i and_r3-r1-r3_lsl_i
ror_r0-r1_i lsl_r1-r2-r3 rsb_r3-r1-r0 rsb_r2-r0-r3	lsl_r1-r2-r3 rsb_r2-r1_i
sub_r0-r1_i rsb_r2-r1-r0 sub_r0-r2_i orr_r3-r0_i	mov_r3_i mvn_r3-r3_lsl_i
rsb_r0-r1-r2 orr_r2-r0_i and_r3-r2_i add_r0-r3_i	rsb_r0-r1-r2 mov_r0_i
lsl_r0-r0_i sub_r0-r1-r0 sub_r2-r1-r0 sub_r3-r2-r3_lsr_i	lsl_r0-r0_i sub_r3-r0-r3_lsr_i
add_r0-r1_i orr_r2-r3-r0 add_r2-r2_i sub_r2-r2_i	add_r0-r1_i orr_r2-r3-r0
rsb_r0-r1-r2 add_r0-r2-r0 orr_r3-r0-r1 orr_r2-r3-r0	rsb_r0-r1-r2 add_r0-r2-r0 orr_r2-r1-r0
lsl_r0-r1_i and_r2-r0_i and_r0-r2-r1_lsr_i orr_r2-r0_i	mov_r2_i
and_r0-r1-r2 orr_r3-r1-r0 and_r3-r3_i add_r3-r3_i	and_r3-r1_i add_r3-r3_i
add_r0-r1_i add_r1-r0-r0_ror_i orr_r1-r1-r0 sub_r0-r1-r0	add_r0-r1_i add_r1-r0-r0_ror_i bic_r0-r1-r0
rsb_r0-r1_i and_r2-r2-r0 and_r3-r2-r0 add_r0-r3_i	rsb_r0-r1_i and_r3-r2-r0 add_r0-r3_i
add_r0-r1-r2_lsr_i rsb_r0-r0_i sub_r0-r0_i add_r2-r0-r3	add_r0-r1-r2_lsr_i rsb_r0-r0_i add_r2-r0-r3
eor_r0-r0-r1_lsl_i rsb_r2-r3-r0_asr_i asr_r1-r2_i eor_r1-r1-r3	eor_r0-r0-r1_lsl_i rsb_r2-r3-r0_asr_i eor_r1-r3-r2_asr_i
sub_r0-r0-r1 eor_r2-r2-r0 add_r1-r2-r2 eor_r2-r1-r2	sub_r0-r0-r1 eor_r2-r2-r0 eor_r2-r2-r2_lsl_i
rsb_r0-r0_i and_r0-r0-r1 and_r2-r0_i orr_r3-r0-r2_asr_i	rsb_r0-r0_i and_r3-r0-r1
add_r0-r1-r0_asr_i add_r2-r2-r0_lsl_i and_r3-r0_i and_r1-r2-r3	add_r0-r1-r0_asr_i and_r3-r0_i and_r1-r2-r3
ror_r0-r0_i eor_r1-r0_i add_r1-r1_i and_r2-r1_i	lsr_r0-r0_i and_r2-r0_i
add_r0-r1_i and_r1-r2-r3 and_r2-r2-r1 add_r3-r0-r2	add_r0-r1_i and_r2-r2-r3 add_r3-r0-r2
sub_r0-r0-r1_lsl_i and_r2-r0_i add_r0-r2-r2 sub_r3-r0_i	and_r2-r0_i add_r0-r2-r2 sub_r3-r0_i
orr_r0-r1_i orr_r2-r3-r0_lsl_i eor_r1-r3-r2_asr_i sub_r2-r1-r3_lsr_i	orr_r2-r3-r1_lsl_i eor_r1-r3-r2_asr_i sub_r2-r1-r3_lsr_i
sub_r0-r1-r2 rsb_r3-r1-r0 sub_r1-r3-r0 add_r2-r1-r2	sub_r2-r2-r1
rsb_r0-r1-r0 rsb_r2-r0-r1_ror_i asr_r0-r1_i sub_r3-r0-r2	rsb_r0-r1-r0 rsb_r2-r0-r1_ror_i rsb_r3-r2-r1_asr_i
add_r0-r0_i rsb_r1-r0_i sub_r2-r1_i add_r3-r2-r2_ror_i	rsb_r1-r0_i sub_r2-r1_i add_r3-r2-r2_ror_i
orr_r0-r1-r2 orr_r0-r0-r1 and_r1-r3_i lsl_r3-r1-r0	orr_r0-r1-r2 and_r1-r3_i lsl_r3-r1-r0
add_r0-r1_i orr_r1-r0_i sub_r2-r0_i eor_r2-r2-r1	add_r0-r1_i orr_r2-r0_i eor_r2-r2-r1
eor_r0-r1_i orr_r2-r0-r1 and_r2-r2_i rsb_r3-r2-r0	eor_r0-r1_i bic_r3-r0_i
lsr_r0-r0-r1 orr_r1-r1-r0 add_r0-r0-r1 rsb_r2-r1-r0	lsr_r2-r0-r1
ror_r0-r0-r0 orr_r1-r2-r0_lsr_i eor_r0-r1_i and_r3-r0-r2_lsl_i	ror_r0-r0-r0 orr_r1-r2-r0_lsr_i and_r3-r1-r2_lsl_i
and_r0-r1_i orr_r2-r0-r2_lsr_i sub_r3-r2-r1_asr_i sub_r3-r2-r3	mov_r3-r1_asr_i
rsb_r0-r1-r2_lsl_i eor_r2-r0_i orr_r1-r0-r2 rsb_r1-r2-r1	rsb_r0-r1-r1_lsl_i and_r1-r0_i
orr_r0-r0-r1_lsl_i and_r2-r0-r3 and_r0-r2_i add_r0-r0_i	and_r2-r0-r3 and_r0-r2_i add_r0-r0_i
and_r0-r1-r2 orr_r0-r0_i lsl_r1-r2_i and_r1-r0-r1	and_r0-r1-r2 lsl_r1-r2_i and_r1-r0-r1
eor_r0-r0_i add_r0-r1-r0_lsr_i and_r2-r0-r3_lsl_i add_r0-r0-r2	add_r0-r1-r0_lsr_i and_r2-r0-r3_lsl_i add_r0-r0-r2
eor_r0-r1-r2 and_r2-r1_i add_r3-r0_i and_r1-r3-r2_asr_i	and_r2-r1_i and_r1-r3-r2_asr_i
rsb_r0-r1_i rsb_r2-r1-r0 sub_r0-r2-r0 ror_r2-r1-r0	rsb_r2-r1_i ror_r2-r1-r2
and_r0-r1_i eor_r2-r0_i and_r2-r0-r2_lsl_i rsb_r0-r2-r0	and_r0-r1_i unk
add_r0-r0_i rsb_r0-r0_i rsb_r0-r0_i rsb_r1-r0-r2	add_r0-r0_i rsb_r1-r0-r2
eor_r0-r1-r2_lsl_i eor_r2-r3-r0_asr_i eor_r0-r2-r3 rsb_r3-r0_i	eor_r0-r1-r2_lsl_i asr_r0-r0_i rsb_r3-r0_i
and_r0-r1-r2 orr_r3-r0-r2 eor_r1-r3_i sub_r1-r1-r3	eor_r1-r2_i sub_r1-r1-r2
add_r0-r1-r2_lsl_i eor_r2-r0-r1 orr_r0-r1-r2 add_r1-r0-r0	add_r0-r1-r2_lsl_i orr_r0-r1-r0 add_r1-r0-r0
rsb_r0-r1-r2 add_r1-r0_i rsb_r0-r0-r1	mov_r0_i
rsb_r0-r1_i and_r2-r0_i add_r1-r2_i add_r0-r2-r1	and_r2-r1_i add_r1-r2_i add_r0-r2-r1
orr_r0-r1-r2 and_r0-r0-r1 add_r2-r0-r3 orr_r1-r2-r0	add_r2-r1-r3 orr_r1-r2-r1
and_r0-r1_i sub_r1-r0-r2_lsl_i rsb_r0-r0-r1 sub_r2-r0_i	sub_r1-r0-r2_lsl_i rsb_r0-r0-r1 sub_r2-r0_i
orr_r0-r1_i and_r1-r0_i add_r2-r1-r1_lsr_i and_r1-r1-r2_lsl_i	and_r1-r1_i and_r1-r1-r2_lsl_i
add_r0-r1_i sub_r2-r1-r0 rsb_r1-r2-r1 rsb_r0-r1_i	add_r0-r1_i rsb_r0-r0_i
sub_r0-r0-r1 eor_r2-r0-r3_lsr_i and_r1-r0-r2 add_r0-r1_i	sub_r0-r0-r1 bic_r1-r0-r3_lsr_i add_r0-r1_i
rsb_r0-r0-r1 sub_r0-r0-r1 eor_r2-r3_i sub_r3-r0-r2	sub_r0-r0-r0_lsl_i eor_r2-r3_i sub_r3-r0-r2
rsb_r0-r1_i lsr_r2-r0_i add_r1-r2-r0 rsb_r0-r0-r1_ror_i	rsb_r0-r1_i add_r1-r0-r0_lsr_i rsb_r0-r0-r1_ror_i
and_r0-r1_i orr_r2-r0_i orr_r0-r2-r0 rsb_r0-r0_i	mvn_r0_i add_r0-r0-r0
rsb_r0-r0_i and_r1-r2-r0 and_r3-r2_i orr_r0-r3-r1	rsb_r0-r0_i orr_r0-r0_i and_r0-r0-r2
add_r0-r1_i rsb_r1-r0_i rsb_r2-r1_i sub_r2-r2_i	add_r0-r1_i sub_r2-r0_i
eor_r0-r1-r2 add_r0-r0-r0 lsl_r3-r0_i rsb_r2-r0-r3	eor_r0-r1-r2 add_r0-r0-r0 rsb_r2-r0-r0_lsl_i
orr_r0-r1-r0 asr_r1-r2-r0 eor_r2-r0-r1 orr_r0-r2-r0	orr_r0-r1-r0 asr_r1-r2-r0 orr_r0-r0-r1
orr_r0-r1_i lsl_r2-r0-r0 and_r1-r2_i add_r3-r1-r2	orr_r0-r1_i lsl_r2-r0-r0 ror_r3-r2_i
and_r0-r1_i eor_r2-r0-r1_lsr_i and_r0-r2-r3_ror_i orr_r3-r1-r0	eor_r2-r1-r1_lsr_i and_r0-r2-r3_ror_i orr_r3-r1-r0
orr_r0-r1-r0 add_r0-r0-r0_ror_i rsb_r2-r0-r1_lsr_i add_r3-r0-r2	lsr_r3-r1_i
rsb_r0-r1-r2 rsb_r0-r0-r2 eor_r3-r0_i add_r1-r3-r3_lsl_i	eor_r3-r1_i add_r1-r3-r3_lsl_i
and_r0-r1-r0 and_r0-r1-r0 rsb_r2-r2-r3_lsr_i add_r2-r0-r2	rsb_r2-r2-r3_lsr_i and_r0-r1-r0 add_r2-r0-r2
asr_r0-r1_i lsl_r0-r0_i rsb_r2-r3-r0 add_r3-r3-r2_ror_i	asr_r0-r1_i rsb_r2-r3-r0_lsl_i add_r3-r3-r2_ror_i
eor_r0-r1-r2_asr_i eor_r3-r3_i rsb_r1-r0-r3_lsr_i rsb_r1-r1-r0	eor_r0-r1-r2_asr_i rsb_r1-r0-r3_lsr_i rsb_r1-r1-r0
rsb_r0-r1_i ror_r2-r1_i add_r3-r2-r1 rsb_r0-r0-r3_asr_i	rsb_r0-r1_i add_r2-r1-r1_ror_i rsb_r0-r0-r2_asr_i
add_r0-r0_i eor_r1-r0-r2 and_r2-r0-r1_lsl_i and_r2-r2_i	sub_r2-r0-r0
add_r0-r1-r1_ror_i sub_r1-r1-r0 sub_r2-r1_i sub_r2-r1-r2	mov_r2_i
rsb_r0-r1_i rsb_r1-r0_i and_r2-r1-r0_asr_i and_r1-r2-r1	rsb_r0-r1_i rsb_r1-r0_i and_r1-r1-r0_asr_i
eor_r0-r1-r2_asr_i orr_r2-r0-r1 and_r2-r0-r2 orr_r3-r1-r2	orr_r3-r1-r2_asr_i
add_r0-r1-r1_lsl_i and_r0-r0-r1 rsb_r2-r1-r0 rsb_r2-r0-r2	rsb_r2-r1_i
add_r0-r1_i and_r2-r3-r2 orr_r1-r0-r2 orr_r3-r3-r1	add_r0-r1_i and_r1-r0-r0 orr_r3-r3-r1
add_r0-r1-r2_asr_i orr_r0-r3-r0 and_r2-r0_i asr_r2-r2-r2	rsb_r2-r1-r1
add_r0-r1-r0 add_r2-r0-r3 rsb_r2-r3-r2 ror_r3-r2_i	add_r0-r1-r0 ror_r3-r0_i
lsl_r0-r1-r2 and_r1-r0_i orr_r3-r1_i orr_r3-r0-r3_lsr_i	lsl_r0-r1-r2 mov_r3_i orr_r3-r0-r3_lsr_i
and_r0-r1-r0 eor_r2-r0-r2 eor_r1-r3_i and_r1-r1-r2_lsl_i	and_r0-r1-r0 eor_r2-r0-r2 and_r1-r3-r2_lsl_i
ror_r0-r1_i eor_r1-r0-r2 orr_r0-r3-r1 rsb_r3-r0_i	eor_r1-r2-r1_ror_i orr_r0-r3-r1 rsb_r3-r0_i
orr_r0-r1-r2 sub_r3-r0-r3 eor_r2-r0-r3_lsl_i and_r1-r2-r0	orr_r0-r1-r2 sub_r3-r0-r3 bic_r1-r0-r3_lsl_i
eor_r0-r1-r2 sub_r3-r3-r0 and_r0-r3_i eor_r1-r3-r0_lsr_i	eor_r0-r1-r2 sub_r1-r3-r0
rsb_r0-r1-r0 eor_r2-r1-r0 sub_r2-r1-r2 add_r0-r1-r2	rsb_r0-r1-r0 eor_r2-r0-r1 rsb_r0-r2-r1_lsl_i
sub_r0-r1-r2 eor_r3-r1_i and_r0-r3-r0 eor_r3-r3-r0	sub_r0-r1-r2 eor_r3-r1_i bic_r3-r3-r0
add_r0-r1_i lsr_r0-r0_i rsb_r2-r2-r0 orr_r1-r2_i	add_r0-r1_i rsb_r2-r2-r0_lsr_i orr_r1-r2_i
and_r0-r1-r2 sub_r1-r0-r1_lsr_i eor_r2-r1_i eor_r2-r2-r1	mov_r2_i
add_r0-r1-r2 eor_r1-r0_i orr_r3-r0-r1 orr_r0-r0-r3_lsr_i	add_r0-r1-r2 orr_r0-r0-r0_lsr_i
and_r0-r1-r2 and_r3-r0-r1 add_r0-r3-r3 sub_r1-r0-r3	eor_r3-r2-r1 bic_r1-r2-r3
eor_r0-r1-r0 and_r1-r2-r0_ror_i sub_r2-r1_i sub_r0-r1-r2	mov_r0_i
and_r0-r1-r2_lsl_i and_r0-r1-r0 orr_r2-r3-r0 rsb_r2-r0-r2	and_r0-r1-r2_lsl_i orr_r2-r3-r0 rsb_r2-r0-r2
rsb_r0-r0_i add_r1-r2-r2 orr_r2-r1-r0 rsb_r0-r2_i	rsb_r0-r0_i orr_r2-r0-r2_lsl_i rsb_r0-r2_i
add_r0-r1-r2_lsl_i add_r2-r0-r1 add_r3-r2_i sub_r3-r2-r3	add_r3-r2_i sub_r3-r2-r3
rsb_r0-r1_i add_r2-r0-r2 rsb_r3-r0-r2	add_r2-r0-r2 rsb_r3-r0-r2
add_r0-r1-r0_lsr_i rsb_r2-r0-r3 rsb_r3-r2-r3 rsb_r1-r3-r2_lsr_i	add_r0-r1-r0_lsr_i rsb_r2-r0-r3 rsb_r1-r0-r2_lsr_i
eor_r0-r1-r0 sub_r2-r3-r0 rsb_r2-r0-r2 eor_r3-r2_i	eor_r0-r1-r0 sub_r2-r3-r0_lsl_i eor_r3-r2_i
lsl_r0-r1_i add_r2-r0_i lsr_r1-r0_i rsb_r0-r2-r1	lsl_r0-r1_i add_r2-r0_i rsb_r0-r2-r0_ror_i
sub_r0-r1-r2 eor_r0-r0_i add_r1-r2-r0 rsb_r2-r1-r2	sub_r0-r1-r2 eor_r0-r0_i sub_r2-r0-r0_lsl_i
add_r0-r1_i rsb_r1-r2_i rsb_r0-r0-r2 add_r0-r1-r0	add_r0-r1_i rsb_r0-r0_i
sub_r0-r1_i eor_r2-r1-r0 and_r2-r2_i orr_r0-r1-r2	and_r0-r1-r1
and_r0-r0_i add_r1-r0-r0_lsr_i orr_r2-r1-r0 sub_r3-r2_i	and_r0-r0_i eor_r2-r0-r0_lsr_i sub_r3-r2_i
orr_r0-r1_i sub_r2-r1-r0 asr_r0-r2_i and_r1-r0-r2_lsl_i	orr_r0-r1_i sub_r2-r1-r0 and_r1-r2-r2_lsl_i
orr_r0-r1-r0 add_r2-r2-r0 asr_r1-r0_i rsb_r2-r1-r2	orr_r0-r1-r0 add_r2-r2-r0 sub_r2-r2-r0_asr_i
eor_r0-r1-r2 sub_r3-r0-r1_lsl_i and_r1-r2-r3_lsr_i orr_r1-r2-r1	orr_r1-r2-r2
and_r0-r0_i rsb_r1-r0-r2 eor_r1-r0-r1_lsr_i and_r3-r0-r1_lsr_i	and_r0-r0_i rsb_r1-r0-r2 and_r3-r0-r1_lsr_i
and_r0-r1-r2 orr_r1-r0-r2 rsb_r0-r1_i add_r2-r0_i	rsb_r0-r2_i add_r2-r0_i
orr_r0-r1-r2 sub_r3-r0-r1 rsb_r1-r1-r3 rsb_r0-r1-r3	orr_r0-r1-r1
orr_r0-r1-r0_asr_i sub_r2-r2-r0 add_r2-r2-r0 eor_r1-r2-r0	orr_r0-r1-r0_asr_i eor_r1-r2-r0
sub_r0-r1-r2_ror_i sub_r3-r3-r0_lsl_i eor_r2-r0_i and_r3-r3-r2_asr_i	sub_r0-r1-r2_ror_i sub_r3-r3-r0_lsl_i and_r3-r3-r0_asr_i
orr_r0-r1_i and_r2-r0_i orr_r1-r1-r2_asr_i eor_r1-r1-r3	eor_r1-r1-r3
sub_r0-r1-r0 orr_r0-r0_i and_r0-r1-r0_lsr_i sub_r0-r0_i	sub_r0-r1-r0 and_r0-r1-r0_lsr_i sub_r0-r0_i
and_r0-r1_i rsb_r1-r2-r0 rsb_r3-r1-r0 and_r3-r1-r3	and_r0-r1_i rsb_r1-r2-r0 and_r3-r1-r2
eor_r0-r1-r2_lsr_i sub_r1-r0-r3 rsb_r0-r1-r0 rsb_r2-r1-r0	eor_r0-r1-r2_lsr_i sub_r1-r0-r3 rsb_r2-r1-r3
rsb_r0-r0_i add_r1-r1-r2_asr_i ror_r2-r1_i orr_r0-r2-r0	rsb_r0-r0_i add_r1-r1-r2_asr_i orr_r0-r0-r1_ror_i
add_r0-r1_i rsb_r0-r0_i asr_r0-r0_i rsb_r2-r1-r0	add_r0-r1_i rsb_r0-r0_i rsb_r2-r1-r0_asr_i
orr_r0-r0-r1_ror_i rsb_r2-r0-r3 and_r2-r1-r2_lsl_i orr_r3-r1-r2	orr_r3-r1-r1
and_r0-r1_i add_r2-r0_i and_r2-r3-r2 rsb_r1-r3-r2_asr_i	and_r0-r3_i rsb_r1-r3-r0_asr_i
eor_r0-r1-r0_lsl_i and_r2-r0_i add_r3-r2_i asr_r1-r3_i	and_r2-r1_i and_r1-r1-r2_lsr_i
sub_r0-r1_i rsb_r0-r0-r1 add_r1-r0-r0_lsl_i add_r0-r1_i	mov_r0_i add_r1-r0-r0_lsl_i add_r0-r1_i
orr_r0-r1-r2 and_r1-r0-r1 and_r3-r1_i	and_r3-r1_i
sub_r0-r1-r0 rsb_r0-r0_i eor_r1-r0-r1_asr_i eor_r0-r1-r0	mov_r0-r1_asr_i
sub_r0-r1-r2_ror_i add_r3-r1_i add_r0-r1-r0 rsb_r0-r0-r3	sub_r0-r1-r2_ror_i rsb_r0-r0_i
orr_r0-r0-r1_ror_i and_r2-r0_i orr_r0-r2-r0 eor_r0-r0_i	orr_r0-r0-r1_ror_i eor_r0-r0_i
rsb_r0-r1_i orr_r1-r0-r2 orr_r0-r1-r0 eor_r3-r0_i	rsb_r0-r1_i orr_r1-r0-r2 eor_r3-r1_i
orr_r0-r1_i eor_r2-r1-r0 orr_r1-r2-r0 add_r2-r1-r3_asr_i	orr_r0-r1_i add_r2-r0-r3_asr_i
rsb_r0-r0-r1 add_r2-r0_i and_r0-r2_i orr_r3-r0-r2	rsb_r0-r0-r1 add_r3-r0_i
orr_r0-r1-r2 and_r1-r1-r0 and_r0-r2-r0 add_r1-r1-r0_lsl_i	add_r1-r1-r2_lsl_i
sub_r0-r0-r1_lsl_i add_r2-r0_i sub_r0-r2-r1 rsb_r2-r1-r0	sub_r0-r0-r1_lsl_i sub_r2-r0-r1_lsl_i add_r2-r2_i
add_r0-r1-r0_lsr_i and_r2-r0-r2 add_r0-r0-r2 rsb_r2-r0-r2	add_r0-r1-r0_lsr_i sub_r2-r0-r0_lsl_i
rsb_r0-r1_i and_r1-r2-r0 and_r0-r1_i and_r2-r1-r0	and_r0-r2_i bic_r2-r0-r1
sub_r0-r0-r1 and_r2-r0_i orr_r3-r2_i add_r1-r3-r2	sub_r0-r0-r1 and_r2-r0_i add_r1-r2_i
rsb_r0-r1_i rsb_r1-r2-r0_lsl_i rsb_r1-r1-r0 rsb_r2-r1-r0	rsb_r0-r1_i rsb_r2-r2-r0_lsl_i
and_r0-r1_i orr_r1-r0_i orr_r2-r1-r2 orr_r1-r2_i	orr_r1-r2_i orr_r2-r1-r2 orr_r1-r2_i
orr_r0-r1-r2 rsb_r1-r2-r0 eor_r2-r0-r1 orr_r1-r2-r1_lsr_i	orr_r0-r1-r2 rsb_r1-r2-r0 orr_r1-r2-r1_lsr_i
orr_r0-r0_i eor_r1-r0_i sub_r1-r1-r0 and_r0-r1-r0	bic_r1-r0_i sub_r1-r1-r0 and_r0-r1-r0
eor_r0-r1-r2 eor_r3-r2-r0 sub_r1-r2-r3 orr_r1-r0-r1_ror_i	eor_r0-r1-r2 sub_r1-r2-r1 orr_r1-r0-r1_ror_i
sub_r0-r1-r2_lsl_i ror_r0-r0_i and_r2-r0_i orr_r2-r2_i	asr_r0-r1_i and_r2-r0_i orr_r2-r2_i
ror_r0-r0-r1 add_r1-r1_i sub_r2-r1-r0 sub_r2-r0-r2	ror_r0-r0-r1 add_r1-r1_i rsb_r2-r1-r0_lsl_i
sub_r0-r1-r2 rsb_r2-r1-r0 eor_r0-r1-r3_lsr_i sub_r0-r0-r2	rsb_r2-r2_i eor_r0-r1-r3_lsr_i sub_r0-r0-r2
orr_r0-r1-r2 orr_r1-r0-r1 add_r0-r1_i eor_r2-r2-r0	orr_r0-r1-r2 add_r0-r0_i eor_r2-r2-r0
rsb_r0-r1_i rsb_r2-r3-r0 sub_r1-r2-r3 lsl_r1-r0-r1	rsb_r0-r1_i sub_r2-r0-r3_lsl_i lsl_r1-r0-r2
eor_r0-r1-r2_lsl_i asr_r3-r2_i add_r1-r3-r0 sub_r1-r3-r1	eor_r0-r1-r2_lsl_i rsb_r1-r0_i
lsr_r0-r1_i sub_r2-r1-r3 rsb_r0-r0-r1 rsb_r2-r2-r0	sub_r0-r1-r1_lsr_i rsb_r2-r3-r1 rsb_r2-r2-r0
sub_r0-r1_i eor_r2-r0_i orr_r1-r0-r2 add_r1-r1_i	sub_r0-r1_i orr_r1-r0_i add_r1-r1_i
rsb_r0-r0-r1 sub_r1-r0-r2 sub_r1-r1-r0 sub_r1-r1_i	sub_r1-r2-r2_lsl_i sub_r1-r1_i
add_r0-r1-r1_asr_i lsr_r2-r1_i rsb_r2-r0-r2 add_r1-r2-r1_lsr_i	add_r0-r1-r1_asr_i rsb_r2-r0-r1_lsr_i add_r1-r2-r1_lsr_i
sub_r0-r1_i and_r2-r1-r0_asr_i and_r1-r1-r2 add_r3-r3-r1	sub_r0-r1_i and_r2-r1-r0_asr_i add_r3-r3-r2
eor_r0-r1_i and_r0-r2-r0_lsl_i orr_r1-r0-r2	orr_r1-r2-r2
rsb_r0-r1_i eor_r0-r0_i orr_r1-r0-r2 orr_r3-r1-r2	rsb_r0-r1_i eor_r0-r0_i orr_r3-r0-r2
orr_r0-r1-r2_asr_i and_r1-r0_i eor_r2-r0-r1_asr_i asr_r1-r0-r2	orr_r0-r1-r2_asr_i asr_r1-r0-r0
orr_r0-r1_i eor_r1-r0-r1_ror_i and_r0-r2_i sub_r2-r0-r1_asr_i	eor_r1-r1-r1_ror_i and_r0-r2_i sub_r2-r0-r1_asr_i
add_r0-r1-r1 sub_r2-r0-r1 orr_r0-r2_i sub_r3-r1-r0	orr_r0-r1_i sub_r3-r1-r0
orr_r0-r1_i sub_r2-r0_i add_r0-r2_i orr_r1-r1-r0_lsl_i	bic_r2-r1_i add_r0-r2_i orr_r1-r1-r0_lsl_i
sub_r0-r1_i eor_r2-r0_i sub_r1-r2_i sub_r2-r1-r2	sub_r0-r1_i mvn_r2_i
add_r0-r1_i sub_r0-r0-r1 rsb_r1-r0-r2 ror_r1-r1_i	sub_r1-r2_i ror_r1-r1_i
eor_r0-r1-r2_asr_i rsb_r0-r0_i sub_r2-r0_i lsr_r0-r2_i	eor_r0-r1-r2_asr_i rsb_r2-r0_i lsr_r0-r2_i
orr_r0-r1_i orr_r2-r1-r3 orr_r3-r2-r0 and_r1-r3-r2_lsr_i	orr_r0-r3_i orr_r2-r0-r1 and_r1-r2-r2_lsr_i
sub_r0-r1-r0 sub_r2-r2-r0 and_r0-r2_i rsb_r3-r0-r2	sub_r0-r1-r0 sub_r2-r2-r0 bic_r3-r2_i
lsl_r0-r0-r1 eor_r2-r0_i and_r3-r2_i and_r0-r2-r3	lsl_r0-r0-r1 eor_r2-r0_i and_r0-r2_i
sub_r0-r0-r1 rsb_r2-r0-r3 sub_r3-r2-r0 and_r1-r3-r0	sub_r0-r0-r1 sub_r3-r3-r0_lsl_i and_r1-r3-r0
sub_r0-r1-r2_ror_i add_r3-r3-r1 rsb_r3-r3-r1 sub_r3-r0-r3_ror_i	sub_r0-r1-r2_ror_i sub_r3-r3-r3_lsl_i sub_r3-r0-r3_ror_i
and_r0-r0_i lsl_r1-r0_i rsb_r2-r0-r1_lsr_i add_r2-r2-r2	and_r0-r0_i rsb_r2-r0-r0_lsl_i add_r2-r2-r2
orr_r0-r1-r2_lsl_i sub_r0-r0-r2 ror_r3-r3_i sub_r2-r0-r3	orr_r0-r1-r2_lsl_i sub_r0-r0-r3_ror_i sub_r2-r0-r2
orr_r0-r1-r2_ror_i eor_r3-r2-r0_lsr_i lsr_r0-r3_i orr_r1-r3-r0	orr_r0-r1-r2_ror_i eor_r3-r2-r0_lsr_i orr_r1-r3-r3_lsr_i
eor_r0-r0-r1 orr_r2-r1-r0 sub_r0-r2-r1 orr_r2-r0-r1_ror_i	bic_r0-r0-r1 orr_r2-r0-r1_ror_i
eor_r0-r1_i rsb_r2-r0_i add_r3-r2_i add_r1-r3-r0	mov_r3_i orr_r1-r3-r3_asr_i
sub_r0-r1_i add_r1-r0_i add_r2-r1-r3_asr_i eor_r3-r2_i	add_r1-r1_i add_r2-r1-r3_asr_i eor_r3-r2_i
and_r0-r0_i lsr_r1-r1_i add_r1-r1-r0 rsb_r2-r0-r1_ror_i	and_r0-r0_i add_r1-r0-r1_lsr_i rsb_r2-r0-r1_ror_i
and_r0-r1-r2 and_r2-r0_i orr_r0-r2_i orr_r2-r0-r3	and_r0-r1-r2 and_r2-r0_i orr_r2-r3_i
ror_r0-r0_i rsb_r1-r1-r0 rsb_r1-r1-r0 rsb_r2-r1-r0_lsr_i	ror_r0-r0_i rsb_r2-r1-r0_lsr_i
rsb_r0-r1-r2_lsl_i orr_r1-r3-r0_lsl_i lsl_r3-r0-r1 orr_r0-r3-r2_lsr_i	rsb_r0-r1-r2_lsl_i lsl_r3-r0-r3 orr_r0-r3-r2_lsr_i
eor_r0-r1-r2 eor_r3-r0-r1 asr_r2-r3-r1 rsb_r1-r2_i	eor_r0-r1-r2 asr_r2-r2-r1 rsb_r1-r2_i
asr_r0-r1-r2 ror_r1-r0_i sub_r1-r1-r3 rsb_r3-r1-r3	asr_r0-r1-r2 ror_r1-r0_i rsb_r3-r1-r3_lsl_i
rsb_r0-r1_i sub_r0-r0_i lsr_r2-r0_i sub_r2-r2_i	rsb_r0-r1_i lsr_r2-r0_i sub_r2-r2_i
and_r0-r1_i and_r2-r1-r0 and_r2-r2_i rsb_r2-r1-r2_ror_i	and_r0-r1_i rsb_r2-r1-r0_ror_i
sub_r0-r1-r2 rsb_r3-r0_i sub_r2-r0-r3 rsb_r2-r0-r2	sub_r0-r1-r2 sub_r2-r0_i
and_r0-r1-r2 orr_r1-r0-r2 orr_r1-r1-r2 sub_r2-r1-r2	bic_r2-r1-r1
rsb_r0-r1-r2 rsb_r1-r2-r0 and_r2-r1-r3_ror_i add_r1-r2-r2_lsr_i	rsb_r1-r1_i and_r2-r1-r3_ror_i add_r1-r2-r2_lsr_i
add_r0-r1-r2 add_r3-r2-r0 sub_r3-r3-r2 add_r1-r3-r0	add_r0-r1-r2 mov_r3-r0 add_r1-r3-r0
orr_r0-r0-r1 eor_r2-r0-r3_lsl_i and_r1-r0-r1 rsb_r3-r2-r1	orr_r0-r0-r1 eor_r2-r0-r3_lsl_i rsb_r3-r2-r1
and_r0-r0-r1_lsl_i and_r2-r0_i sub_r0-r3-r2 and_r3-r0_i	and_r3-r3_i
orr_r0-r1-r2 sub_r2-r2-r0 sub_r2-r0-r2 lsr_r1-r2_i	orr_r0-r1-r2 rsb_r2-r2-r0_lsl_i lsr_r1-r2_i
rsb_r0-r1_i eor_r2-r2-r0 rsb_r2-r1-r2_lsl_i and_r0-r2_i	rsb_r2-r1-r1_lsl_i and_r0-r2_i
eor_r0-r1_i eor_r2-r0_i eor_r2-r2_i sub_r1-r2_i	eor_r0-r1_i eor_r2-r0_i sub_r1-r2_i
add_r0-r0-r1 eor_r2-r0_i add_r0-r2-r3_lsl_i and_r2-r0-r3_lsl_i	add_r0-r0-r1 add_r0-r0-r3_lsl_i and_r2-r0-r3_lsl_i
orr_r0-r1-r2_ror_i and_r2-r1-r3_ror_i and_r0-r2-r0 eor_r0-r3-r0_ror_i	and_r2-r1-r3_ror_i eor_r0-r3-r2_ror_i
add_r0-r1_i add_r1-r1_i sub_r0-r0-r1 rsb_r2-r2-r0	rsb_r0-r2_i sub_r2-r0_i
sub_r0-r1-r2 rsb_r3-r2-r1 orr_r0-r2-r0 eor_r3-r0-r3_ror_i	rsb_r3-r2-r1 orr_r0-r2-r3 eor_r3-r0-r3_ror_i
add_r0-r1-r1 and_r1-r0_i and_r2-r1_i rsb_r0-r2_i	mov_r0_i
and_r0-r1-r2_ror_i orr_r2-r0-r1 add_r2-r2_i and_r3-r0-r2	and_r0-r1-r2_ror_i add_r2-r1_i and_r3-r0-r2
eor_r0-r1_i sub_r0-r2-r0 and_r3-r2-r0 orr_r0-r3-r0	eor_r0-r1_i sub_r0-r2-r0
and_r0-r1-r2 orr_r0-r1-r0 rsb_r3-r0-r1 lsr_r2-r3_i	and_r2-r3_i
add_r0-r1-r2_lsl_i and_r1-r0_i lsl_r0-r1_i sub_r0-r0-r1	and_r1-r1_i lsl_r0-r1_i sub_r0-r0-r1
sub_r0-r1-r2_lsr_i add_r1-r0_i sub_r2-r1-r0 rsb_r1-r0-r2	sub_r0-r1-r2_lsr_i mov_r2_i rsb_r1-r0-r2
and_r0-r0-r1 add_r2-r0_i orr_r1-r1-r2 eor_r2-r1-r2	and_r0-r0-r1 add_r2-r0_i bic_r2-r1-r2
orr_r0-r0-r1_lsr_i eor_r0-r0_i and_r2-r0-r1 eor_r2-r1-r2	orr_r0-r0-r1_lsr_i eor_r0-r0_i bic_r2-r1-r0
orr_r0-r1_i orr_r1-r2_i eor_r3-r1-r0 eor_r0-r0-r3	orr_r0-r1_i orr_r1-r2_i orr_r0-r1-r1
rsb_r0-r1-r2_asr_i asr_r1-r0_i orr_r2-r0-r1 add_r1-r0-r2	rsb_r0-r1-r2_asr_i orr_r2-r0-r0_asr_i add_r1-r0-r2
and_r0-r1_i add_r2-r0_i rsb_r2-r2-r3 and_r2-r2_i	add_r2-r1_i rsb_r2-r2-r3 and_r2-r2_i
eor_r0-r1_i orr_r0-r0_i asr_r2-r0_i eor_r2-r2_i	orr_r0-r1_i asr_r2-r0_i eor_r2-r2_i
sub_r0-r1-r2 rsb_r2-r0-r1 sub_r0-r2-r0_ror_i orr_r3-r0_i	sub_r0-r1-r2 sub_r0-r2-r0_ror_i orr_r3-r0_i
add_r0-r1-r1_asr_i rsb_r2-r3-r0 rsb_r2-r2-r0 rsb_r3-r2_i	rsb_r3-r3_i
ror_r0-r1_i rsb_r2-r0-r3 rsb_r0-r1_i orr_r3-r0-r2	sub_r2-r3-r1_ror_i rsb_r0-r1_i orr_r3-r0-r2
orr_r0-r1-r2 and_r0-r0-r2 and_r2-r0-r1 orr_r0-r2-r0_lsr_i	and_r0-r2-r2 and_r2-r2-r1 orr_r0-r2-r0_lsr_i
eor_r0-r1-r2_asr_i eor_r1-r3_i eor_r3-r3-r1_lsr_i add_r1-r3-r0	eor_r0-r1-r2_asr_i eor_r3-r3-r3_lsr_i add_r1-r3-r0
and_r0-r1-r2 eor_r3-r0_i sub_r3-r2-r3_lsr_i rsb_r2-r0-r3	and_r0-r1-r2 sub_r3-r2-r0_lsr_i rsb_r2-r0-r3
and_r0-r0_i sub_r1-r2-r0 add_r0-r0-r1 and_r2-r0-r1	and_r0-r0_i sub_r1-r2-r0 and_r2-r1-r2
rsb_r0-r1-r2 and_r0-r0-r3 rsb_r2-r0-r3_asr_i add_r2-r0-r2	mov_r2-r3_asr_i
orr_r0-r0_i sub_r1-r2-r1 orr_r0-r0-r1_lsl_i and_r1-r0_i	and_r1-r0_i
rsb_r0-r0_i sub_r0-r0-r1_ror_i and_r2-r0_i and_r3-r2-r0	rsb_r0-r0_i sub_r0-r0-r1_ror_i and_r3-r0_i
orr_r0-r1-r0_ror_i orr_r2-r0-r1 eor_r0-r1_i rsb_r3-r2-r0_asr_i	eor_r0-r1-r0_ror_i orr_r2-r0-r1 rsb_r3-r2-r1_asr_i
orr_r0-r1-r2 and_r0-r2-r0_asr_i eor_r2-r0-r3 and_r3-r0-r2	orr_r0-r1-r2 unk bic_r3-r2-r0
sub_r0-r1-r0_lsl_i lsr_r2-r0-r1 add_r3-r2-r2 sub_r3-r2-r3	sub_r0-r1-r0_lsl_i lsr_r2-r0-r1 sub_r3-r2-r2_lsl_i
sub_r0-r1-r2_lsl_i add_r3-r0-r1_lsr_i bic_r3-r3-r1 and_r0-r3_i	asr_r3-r1_i bic_r3-r3-r1 and_r0-r3_i
tst_r0_i mov_ne_r1_i mov_eq_r1_i sub_r1-r1-r2 bic_r1-r0-r1	mov_r1_i sub_r1-r1-r2 bic_r1-r0-r1
cmp_r0-r1 mvn_cc_r0-r2 asr_r2-r0-r2 add_r1-r0-r2_lsl_i mov_r0-r1 and_r2-r3-r0	cmp_r0-r1 mvn_cc_r0-r2 asr_r2-r0-r2 add_r1-r0-r2_lsl_i and_r2-r3-r1
mov_r0-r1 orr_r2-r3-r0 bfi_r0-r2_i_i and_r3-r0_i asr_r2-r3_i	sub_r2-r1-r1
mov_r0-r1 rsb_r2-r0-r2 orr_r3-r1_i and_r2-r2-r3_ror_i sub_r1-r1-r2_lsl_i	orr_r3-r1_i rsb_r2-r1-r2 and_r2-r2-r3_lsr_i sub_r1-r1-r2_lsl_i
ror_r0-r0-r0 rsb_r0-r1-r0 mov_r2-r0 bfi_r1-r0_i_i add_r2-r1-r2	ror_r0-r0-r0 rsb_r0-r1-r0 bfi_r1-r0_i_i add_r2-r1-r0
mov_r0-r1_ror_i orr_r1-r1-r0_ror_i and_r2-r3-r1 orr_r3-r1-r2 and_r2-r3_i	and_r2-r1_i
mov_r0-r1 bic_r2-r1-r0 and_r0-r2-r0_asr_i sub_r3-r1-r0_ror_i	mov_r3-r1
and_r0-r0_i mvn_r1-r0 lsl_r0-r0_i and_r1-r1-r0_lsl_i	and_r1-r0_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 and_r2-r1-r0_asr_i asr_r0-r2_i	tst_r0-r1 mvn_ne_r0-r2 bic_r2-r1-r2_asr_i asr_r0-r2_i
tst_r0_i rsb_eq_r1-r0-r2 mov_r3-r1 bic_r0-r2-r3	tst_r0_i rsb_eq_r1-r0-r2 bic_r0-r2-r1
cmp_r0-r1 add_cc_r2-r2-r2_asr_i mov_r0-r3 rsb_r0-r0-r2_lsl_i add_r3-r2-r0	cmp_r0-r1 add_cc_r2-r2-r2_asr_i rsb_r0-r3-r2_lsl_i add_r3-r2-r0
lsr_r0-r1_i orr_r0-r2-r0_lsr_i and_r3-r0_i mov_r2-r3	and_r0-r2-r2_lsl_i unk bic_r2-r2-r1
orr_r0-r1_i sub_r0-r0_i mvn_r1-r0 and_r2-r1_i	mov_r2_i
and_r0-r1_i bfi_r2-r2_i_i sub_r3-r0-r2 orr_r1-r0-r2_lsr_i add_r3-r1-r3_lsl_i	and_r0-r1_i orr_r1-r0-r2_lsr_i sub_r3-r0-r2 add_r3-r1-r3_lsl_i
orr_r0-r1-r2_asr_i and_r3-r1-r0_asr_i and_r2-r3-r1_asr_i rsb_r2-r3-r2_asr_i and_r0-r2_i	orr_r0-r1-r2_asr_i and_r3-r1-r0_asr_i rsb_r2-r3-r1_asr_i and_r0-r2_i
mov_r0-r1_lsl_i rsb_r2-r2-r1 orr_r3-r0_i rsb_r1-r0-r3 lsr_r2-r2-r1	add_r3-r0_i rsb_r2-r2-r1 rsb_r1-r0-r3 lsr_r2-r2-r1
ror_r0-r1_i and_r2-r0_i add_r1-r3_i bic_r3-r2-r1	ror_r0-r1_i and_r2-r0_i and_r3-r2-r3
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 sub_r2-r3_i bic_r0-r1-r2	rsb_r0-r3_i bic_r0-r0-r2
tst_r0-r1 add_ne_r2-r1-r1_lsl_i add_eq_r2-r2-r3 bfi_r2-r2_i_i sub_r0-r2_i	tst_r0-r1 add_ne_r2-r1-r1_lsl_i add_cs_r2-r2-r3 sub_r0-r2_i
cmp_r0-r1 mvn_cc_r2-r0 lsl_r0-r2-r2 mvn_r2-r0 asr_r3-r2_i lsr_r2-r3-r3	mvn_r2-r2 mvn_r2-r2_lsr_i mvn_r1-r0 lsr_r2-r3-r2
and_r0-r1-r2_ror_i lsl_r1-r0_i bic_r1-r0-r1 sub_r3-r0-r1 ror_r3-r1-r3	and_r0-r1-r2_ror_i bic_r1-r0-r0_lsl_i sub_r3-r0-r1 ror_r3-r1-r3
and_r0-r1-r2_lsr_i and_r1-r0-r1_lsl_i orr_r0-r0-r1_lsl_i add_r2-r0_i orr_r2-r2_i	mov_r2_i
tst_r0_i and_ne_r1-r0-r1 and_eq_r1-r2_i bic_r2-r1-r0 orr_r0-r2-r3	and_r1-r2_i bic_r2-r1-r0 orr_r0-r2-r3
tst_r0_i mvn_eq_r1-r2 and_r0-r1_i rsb_r1-r0_i orr_r3-r1_i mvn_r0-r3	mvn_r0_i
mvn_r0-r1 add_r0-r0_i eor_r0-r0_i asr_r0-r0_i bfi_r0-r0_i_i	rsb_r1-r1_i eor_r1-r1_i mov_r0-r1_asr_i bfi_r0-r0_i_i
tst_r0-r1 add_eq_r1-r1-r0_lsl_i tst_r1_i rsb_eq_r1-r2_i rsb_r3-r2-r1	tst_r1_i rsb_ge_r1-r2_i rsb_r3-r2-r1
sub_r0-r0_i ror_r0-r0_i mvn_r1-r0 bic_r0-r0-r1 mov_r2-r0	sub_r0-r0_i ror_r0-r0_i mov_r2-r0
tst_r0-r1 mvn_ne_r0-r2 add_r3-r3-r0 rsb_r1-r0-r3	add_r1-r3_i
orr_r0-r0-r1_lsr_i bfi_r2-r0_i_i lsl_r2-r2_i mvn_r1-r2	orr_r0-r0-r1_lsr_i bfi_r2-r0_i_i mvn_r1-r2_lsl_i
add_r0-r0_i bfi_r0-r0_i_i bfi_r1-r0_i_i mvn_r0-r1 add_r0-r0_i	add_r0-r0_i bfi_r1-r0_i_i mvn_r0-r1 add_r0-r0_i
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2_ror_i bic_r3-r2-r0	tst_r0-r1 bic_r3-r2-r2_ror_i mov_ne_r3_i
eor_r0-r1-r0_lsl_i lsl_r2-r1_i eor_r3-r2-r0_ror_i bfi_r3-r3_i_i bfi_r3-r3_i_i	eor_r0-r1-r0_lsl_i lsl_r2-r1_i ror_r3-r0_i eor_r3-r2-r3_ror_i bfi_r3-r3_i_i
tst_r0_i mov_eq_r1-r2 and_r2-r0_i and_r2-r2-r1_lsr_i	and_r2-r0_i and_r2-r2-r1_lsr_i
mvn_r0-r1 eor_r2-r0-r1 bic_r1-r2-r3 sub_r2-r1-r3 sub_r1-r2_i	mvn_r1-r3 sub_r2-r1-r3 sub_r1-r2_i
lsr_r0-r0_i mov_r1-r0 lsl_r2-r3-r3 add_r1-r1-r2	mov_r1-r0_lsr_i lsl_r2-r3-r3 add_r1-r1-r2
add_r0-r1_i sub_r2-r0_i sub_r0-r0_i add_r2-r2-r0	add_r2-r1-r1
add_r0-r1_i mvn_r1-r0 mvn_r2-r1 eor_r1-r2_i	add_r0-r1_i eor_r1-r0_i
add_r0-r1_i eor_r0-r2-r0 mov_r3-r0 rsb_r0-r3_i	add_r0-r1_i eor_r0-r2-r0 rsb_r0-r0_i
add_r0-r0_i eor_r1-r0_i rsb_r0-r1_i and_r1-r0_i orr_r1-r1_i	mov_r1_i
rsb_r0-r1_i rsb_r1-r0_i and_r2-r1-r0 rsb_r3-r2-r1	rsb_r0-r1_i rsb_r1-r0_i bic_r3-r1-r0
cmp_r0-r1 mov_hi_r2_i and_r2-r1-r2_ror_i rsb_r1-r1-r2_ror_i mvn_r0-r1 orr_r0-r0-r1	mvn_r0_i
rsb_r0-r1-r0 rsb_r1-r1-r2_lsr_i sub_r2-r0-r1 lsl_r0-r2_i sub_r3-r2-r0	sub_r3-r0-r2_lsr_i add_r3-r3-r3_lsl_i
sub_r0-r1_i orr_r1-r0_i bic_r0-r1-r0 orr_r2-r0_i	mov_r2_i
add_r0-r1_i sub_r1-r0_i lsl_r2-r3_i and_r0-r2-r1 orr_r3-r0-r1	orr_r3-r1-r1
lsr_r0-r1-r2 mov_r3-r0 rsb_r0-r3-r0	sub_r0-r0-r0
asr_r0-r1_i sub_r1-r2-r0 and_r2-r0_i lsr_r1-r2-r1 orr_r2-r2-r1	asr_r0-r1_i and_r2-r0_i
bfi_r0-r1_i_i orr_r2-r0_i eor_r3-r2-r1	orr_r2-r0_i eor_r3-r2-r1
tst_r0_i mov_eq_r0-r1 mov_r2-r0_lsl_i mov_r3-r2 bic_r3-r2-r3	sub_r3-r3-r3
and_r0-r1_i rsb_r1-r0-r2_ror_i eor_r2-r3-r0_lsr_i orr_r0-r1_i bic_r3-r2-r0	and_r0-r1_i rsb_r1-r0-r2_ror_i orr_r0-r1_i bic_r3-r3-r0
eor_r0-r1_i lsl_r1-r0_i add_r2-r1_i lsr_r2-r2_i	eor_r0-r1_i lsl_r1-r0_i sub_r2-r1-r1_ror_i
asr_r0-r0_i mvn_r1-r0 mvn_r2-r1	asr_r0-r0_i add_r2-r0_i
cmp_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 orr_r1-r2-r0	unk
mvn_r0-r1 mov_r2-r0 sub_r0-r2-r1 eor_r0-r0_i	mvn_r0-r1 sub_r0-r0-r1 eor_r0-r0_i
and_r0-r1-r0 bic_r2-r2-r1 lsr_r3-r2_i and_r3-r3-r0 ror_r1-r3-r3	and_r0-r1-r0 bic_r3-r0-r1_lsr_i and_r1-r2-r3_lsl_i
sub_r0-r0-r1 ror_r2-r0_i add_r0-r2-r3 mov_r1-r0 and_r1-r1-r0	sub_r0-r0-r1 ror_r2-r0_i add_r1-r3-r2
mvn_r0-r1 bic_r2-r0-r1 sub_r1-r3_i sub_r0-r2-r1_asr_i	mvn_r0-r1 sub_r1-r3_i sub_r0-r0-r1_asr_i
tst_r0-r1 mov_eq_r1-r2 lsl_r1-r3-r1 rsb_r3-r1_i mov_r0-r3 bic_r3-r0-r3	sub_r3-r3-r3
tst_r0-r1 mov_ne_r1-r2 rsb_ne_r1-r3_i mov_r2-r1_asr_i	tst_r0-r1 rsb_ne_r1-r3_i mov_r2-r1_asr_i
sub_r0-r1_i add_r2-r0-r2 rsb_r3-r2-r1 bfi_r3-r3_i_i bic_r0-r3-r1	rsb_r3-r2_i bfi_r3-r3_i_i bic_r0-r3-r1
mov_r0-r1 add_r2-r3_i and_r0-r0-r2 lsl_r0-r0_i	add_r2-r3_i and_r0-r1-r2 lsl_r0-r0_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 and_r1-r0-r2 sub_r3-r1_i and_r3-r3-r0 sub_r3-r3-r0_asr_i	sub_r3-r0-r0_asr_i
lsl_r0-r1-r2 eor_r2-r1-r0 eor_r0-r2-r0 rsb_r0-r3-r0 mvn_r2-r0	rsb_r0-r3-r1 mvn_r2-r0
cmp_r0-r1 and_cs_r2-r2-r1_ror_i mov_r0-r2 rsb_r0-r0_i	cmp_r0-r1 and_cs_r2-r2-r1_ror_i rsb_r0-r2_i
rsb_r0-r1_i rsb_r2-r3-r2 mov_r1-r0 rsb_r3-r1-r2 eor_r1-r1-r3_lsr_i	rsb_r0-r1_i rsb_r2-r3-r2 rsb_r3-r0-r2 eor_r1-r0-r3_lsr_i
add_r0-r0_i eor_r1-r2-r0 add_r2-r1-r2 mvn_r1-r0 orr_r3-r2-r1	add_r0-r0_i eor_r1-r2-r0 add_r2-r1-r2 unk
and_r0-r1-r0 and_r1-r1-r0 add_r0-r1_i bic_r0-r0-r2 eor_r2-r1-r0_ror_i	and_r1-r1-r0 add_r0-r1_i bic_r0-r0-r2 eor_r2-r1-r0_ror_i
rsb_r0-r1-r2_lsl_i and_r3-r1_i and_r3-r3-r0 mvn_r2-r3	and_r3-r1_i mvn_r2-r3 orr_r3-r2-r1
eor_r0-r1-r2 mvn_r1-r0 mvn_r2-r3 bic_r1-r1-r2 orr_r0-r2-r1	eor_r0-r1-r2 mvn_r2-r3 unk
rsb_r0-r0_i ror_r0-r0_i mov_r1-r2 and_r3-r0_i rsb_r3-r1-r3_asr_i	rsb_r3-r2_i
mov_r0-r1_ror_i eor_r2-r0-r1_asr_i and_r3-r2_i orr_r2-r3_i	mov_r2_i
lsr_r0-r1_i rsb_r2-r3-r0 mov_r1-r2 sub_r1-r1-r2	sub_r1-r1-r1
sub_r0-r1_i bfi_r1-r0_i_i mov_r0-r2_lsl_i and_r2-r1-r0	bfi_r1-r0_i_i mov_r0-r2_lsl_i and_r2-r1-r0
ror_r0-r1-r2 eor_r0-r0-r3_lsr_i orr_r1-r0-r3_ror_i orr_r3-r0-r1 orr_r3-r3_i	ror_r0-r1-r2 orr_r1-r0-r3_ror_i orr_r3-r0-r1 orr_r3-r3_i
tst_r0-r1 mvn_eq_r2-r0 and_r1-r1-r2 and_r1-r1-r0 mvn_r3-r1	and_r1-r1-r2 and_r1-r1-r0 mvn_r3-r1
cmp_r0-r1 and_ls_r2-r0-r1 sub_r2-r1-r2 lsl_r2-r2_i and_r2-r2_i	bic_r2-r0-r0_ror-r1 add_r2-r1-r1 and_r2-r2_i
cmp_r0-r1 mvn_lt_r2-r1 mvn_ge_r2-r3 rsb_r1-r1-r3 and_r3-r2_i rsb_r1-r1-r3_lsr_i	rsb_r1-r1-r3 and_r3-r2_i rsb_r1-r1-r3_lsr_i
tst_r0-r1 mvn_eq_r2-r0 and_r1-r0-r1 and_r1-r2-r1 mvn_r3-r1	and_r1-r2-r1 and_r1-r0-r1 mvn_r3-r1
mov_r0-r1 lsl_r2-r0_i mvn_r0-r2 rsb_r2-r0-r2	mov_r2_i
rsb_r0-r1_i lsl_r1-r0_i and_r2-r1_i lsr_r2-r2_i	and_r2-r1_i
lsr_r0-r1_i add_r1-r2_i bfi_r0-r0_i_i and_r1-r1-r0 bfi_r0-r1_i_i	lsr_r0-r1_i add_r1-r2_i add_r0-r0-r0_lsl_i and_r1-r1-r0 bfi_r0-r1_i_i
bic_r0-r0-r1 rsb_r2-r3_i and_r2-r2-r0_asr_i mov_r0-r2 add_r2-r0-r0_lsr_i	rsb_r2-r3_i bic_r0-r0-r1 and_r2-r2-r0_asr_i add_r2-r2-r2_lsr_i
rsb_r0-r1_i bic_r2-r0-r1 and_r3-r2_i bic_r0-r1-r2 orr_r1-r0-r3_ror_i	rsb_r0-r1_i bic_r2-r0-r1 and_r3-r2_i orr_r1-r1-r3_ror_i
add_r0-r1-r2 mov_r1-r0_ror_i lsl_r1-r1_i mov_r2-r1	add_r0-r1-r2 mov_r1-r0_asr_i rsb_r2-r1-r1_lsr_i
orr_r0-r0-r1 mov_r2-r0 orr_r2-r2_i mvn_r3-r2	orr_r0-r0-r1 mvn_r2_i bic_r3-r2-r0
tst_r0-r1 orr_ne_r0-r1-r2 mvn_ne_r0-r2 sub_r3-r0_i orr_r2-r3_i mov_r0-r2 mvn_r2-r0	tst_r0-r1 mvn_ne_r0-r2 sub_r3-r0_i orr_r2-r3_i mvn_r2-r2
mov_r0-r1 sub_r2-r1_i eor_r0-r2-r0 and_r3-r0-r2_asr_i rsb_r1-r3_i	sub_r2-r1_i eor_r0-r2-r1 and_r3-r0-r2_asr_i rsb_r1-r3_i
add_r0-r1-r2_lsr_i add_r2-r0_i sub_r1-r2-r0 mvn_r3-r1 and_r0-r3-r1	mov_r0_i
tst_r0-r1 sub_eq_r2-r2-r1 orr_r2-r2_i mov_r0-r2_lsl_i	orr_r2-r0_i mov_r0-r2_lsl_i
tst_r0-r1 eor_eq_r0-r1-r2_asr_i rsb_r1-r0_i mvn_r3-r1 orr_r3-r3-r1	mvn_r3_i
cmp_r0-r1 mov_ne_r2-r3 rsb_r0-r2-r1_lsl_i add_r3-r0-r2 rsb_r0-r3_i	lsl_r3-r1_i add_r0-r3_i
mov_r0-r1_asr_i add_r1-r0-r0 mov_r2-r1 orr_r2-r2_i	bic_r1-r1_i eor_r2-r1_i
lsr_r0-r1-r2 lsl_r1-r0_i orr_r0-r1_i lsl_r0-r0_i and_r1-r0_i	eor_r1-r1-r1
bfi_r0-r1_i_i mov_r1-r2 eor_r0-r1-r0	bfi_r0-r1_i_i eor_r0-r2-r0
eor_r0-r1-r2 rsb_r2-r3-r1 bic_r1-r0-r2 mov_r2-r0 ror_r0-r1-r2	eor_r0-r1-r2 rsb_r2-r3-r1 bic_r1-r0-r2 ror_r0-r1-r0
and_r0-r1-r2 eor_r2-r0-r3 and_r0-r2_i orr_r2-r0_i	mov_r2_i
mvn_r0-r1 mov_r2-r0 add_r2-r2_i sub_r3-r1-r2 rsb_r2-r3-r2_lsl_i	mvn_r0-r1 add_r2-r0_i sub_r3-r1-r2 rsb_r2-r3-r2_lsl_i
rsb_r0-r1_i eor_r0-r0-r2 mov_r1-r0 orr_r2-r3-r1_lsr_i eor_r1-r1-r2_asr_i	rsb_r0-r1_i eor_r0-r0-r2 eor_r1-r0-r3_asr_i
bfi_r0-r1_i_i rsb_r1-r1-r2 orr_r3-r2-r0_asr_i bic_r1-r1-r3 orr_r0-r1_i	rsb_r1-r1-r2 orr_r3-r2-r0_asr_i bic_r1-r1-r3 orr_r0-r1_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 lsl_r3-r1-r3 orr_r3-r3-r1_lsr_i	mvn_r1-r2 lsl_r3-r1-r3 orr_r3-r3-r1_lsr_i
tst_r0-r1 orr_eq_r2-r3-r1_lsr_i and_r0-r3-r2_lsr_i rsb_r0-r0-r1_lsl_i and_r3-r2-r0 bic_r2-r3-r0	mov_r2_i
eor_r0-r1-r2 bic_r3-r0-r2 add_r3-r3-r3_lsr_i rsb_r2-r3_i	bic_r3-r1-r2 rsb_r3-r3-r3_ror_i rsb_r2-r3_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 rsb_r0-r3-r2_asr_i rsb_r1-r1-r0	mvn_r1-r2 rsb_r0-r3-r2_asr_i rsb_r1-r1-r0
orr_r0-r1-r2 rsb_r2-r2-r0 sub_r2-r2-r1_lsr_i bfi_r2-r2_i_i	bic_r0-r1-r2 sub_r2-r0-r1_lsr_i
and_r0-r1-r0 sub_r1-r1-r0 orr_r0-r1-r2	bic_r1-r1-r0 orr_r0-r1-r2
bic_r0-r0-r1 ror_r1-r0_i mov_r2-r1 lsr_r3-r2_i rsb_r3-r3-r1	bic_r0-r0-r1 ror_r1-r0_i lsr_r3-r1_i rsb_r3-r3-r1
bic_r0-r0-r1 asr_r0-r1-r0 add_r2-r1-r0_lsr_i and_r2-r1-r2 eor_r3-r2_i	add_r2-r1-r1_lsr_i and_r2-r1-r2 eor_r3-r2_i
tst_r0_i and_eq_r0-r1-r0 lsl_r1-r0_i bfi_r1-r1_i_i	mov_r1-r0_lsl_i
add_r0-r0-r1 orr_r2-r2-r1 asr_r0-r2-r0 add_r3-r0_i rsb_r1-r0-r3	mov_r1_i
asr_r0-r0-r1 sub_r0-r0_i mov_r2-r0_lsr_i mov_r3-r2 mov_r1-r3	asr_r0-r0-r1 sub_r0-r0_i mov_r1-r0_lsr_i
orr_r0-r0_i and_r1-r0-r1 add_r0-r2-r2 bic_r2-r0-r1 mov_r3-r2	and_r1-r0-r1 add_r0-r2-r2 bic_r2-r0-r1 mov_r3-r2
tst_r0-r1 and_eq_r0-r1-r0 and_r2-r0-r1	and_r2-r0-r1
mov_r0-r1 sub_r0-r2-r0 sub_r2-r0-r2	rsb_r2-r1_i
eor_r0-r0_i orr_r1-r2-r0_asr_i mov_r3-r2_lsr_i rsb_r0-r1_i sub_r3-r0-r3_asr_i	eor_r0-r0_i orr_r1-r2-r0_asr_i rsb_r3-r1_i
add_r0-r1_i add_r2-r0-r1_lsr_i mov_r1-r2 rsb_r2-r1_i	rsb_r2-r1-r1_lsl_i sub_r2-r2-r1_ror_i
bic_r0-r1-r2 mvn_r3-r0 bic_r3-r0-r3 add_r1-r3_i	bic_r0-r1-r2 add_r1-r0_i
and_r0-r1_i rsb_r2-r1-r0 orr_r1-r3-r2 bic_r0-r0-r1	unk bic_r0-r1-r0
bfi_r0-r1_i_i bfi_r0-r0_i_i lsr_r0-r0_i sub_r1-r1-r0_asr_i	mov_r1-r1
orr_r0-r1-r0 and_r2-r3-r0 mvn_r1-r2 eor_r3-r2-r1	mvn_r3_i
rsb_r0-r1_i mov_r2-r0 sub_r3-r1-r0_lsr_i lsl_r1-r3-r3 rsb_r1-r1-r2_lsr_i	rsb_r0-r1_i sub_r3-r1-r0_lsr_i lsl_r1-r3-r3 rsb_r1-r1-r0_lsr_i
bfi_r0-r1_i_i and_r2-r0-r1 and_r0-r0-r2 sub_r3-r1-r0_ror_i	bfi_r0-r1_i_i and_r2-r0-r1 sub_r3-r1-r2_ror_i
tst_r0-r1 mov_ne_r0_i mov_r2-r0 and_r3-r2_i and_r2-r0-r3	tst_r0-r1 mov_ne_r0_i and_r3-r0_i and_r2-r3-r3
cmp_r0-r1 mov_cc_r0_i mov_cs_r0_i rsb_r0-r0-r1_ror_i and_r2-r2-r0 ror_r2-r2_i	and_r1-r1-r1 mov_cs_r0_i rsb_r0-r0-r1_ror_i and_r2-r2-r0 ror_r2-r2_i
bfi_r0-r1_i_i bfi_r2-r3_i_i and_r2-r2-r0_asr_i rsb_r1-r0-r2_lsr_i	and_r2-r2-r0_asr_i bfi_r0-r1_i_i rsb_r1-r0-r2_lsr_i
eor_r0-r0-r1 eor_r0-r2-r0_lsr_i bfi_r0-r0_i_i sub_r2-r0_i	eor_r0-r0-r1 lsr_r3-r0_i eor_r0-r2-r3 sub_r2-r0_i
add_r0-r1_i bfi_r2-r3_i_i sub_r1-r0-r2 sub_r3-r1_i add_r1-r3_i	add_r0-r1_i bfi_r2-r3_i_i sub_r1-r2-r1 rsb_r1-r1_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i and_r1-r3-r2 sub_r0-r0-r1	and_r1-r3_i rsb_r0-r1-r0
bic_r0-r1-r2 eor_r3-r0_i mvn_r2-r3 mvn_r3-r2 ror_r3-r3-r0	bic_r0-r1-r2 eor_r3-r0_i ror_r3-r3-r0
eor_r0-r1-r0 rsb_r2-r3_i orr_r2-r2-r0 bic_r3-r0-r2 asr_r1-r3_i	orr_r2-r2-r0 bic_r3-r0-r2 asr_r1-r3_i
and_r0-r1_i rsb_r2-r0-r1_ror_i eor_r0-r2-r0_asr_i sub_r3-r0-r1	and_r0-r1_i rsb_r2-r0-r1_ror_i rsb_r3-r1-r2
and_r0-r1-r2_ror_i mov_r2-r0 rsb_r2-r2-r1_lsl_i	and_r0-r1-r2_ror_i rsb_r2-r0-r1_lsl_i
orr_r0-r0_i eor_r1-r2-r1_ror_i rsb_r3-r1-r0_asr_i add_r1-r3_i mvn_r2-r1	eor_r1-r2-r1_ror_i rsb_r3-r1-r0_asr_i add_r1-r3_i mvn_r2-r1
and_r0-r1-r2 and_r0-r0_i mvn_r1-r0 bfi_r1-r1_i_i lsr_r3-r1_i	mov_r3_i
cmp_r0-r1 orr_cc_r0-r2-r3 mov_r3-r1 sub_r2-r0_i rsb_r0-r2-r3_asr_i	cmp_r0-r1 orr_cc_r0-r2-r3 sub_r2-r0_i rsb_r0-r2-r1_asr_i
tst_r0-r1 mvn_eq_r2-r0 orr_ne_r2-r3-r0_lsl_i mov_r3-r2 and_r0-r2-r1 and_r3-r0-r3 bic_r0-r3-r0	mov_r0_i
cmp_r0-r1 mov_ge_r2-r3 and_cs_r2-r2_i and_r3-r2_i add_r2-r3-r3_asr_i eor_r0-r3-r2	mov_r0_i
lsr_r0-r1_i sub_r0-r0-r2 bfi_r1-r0_i_i eor_r1-r2-r1 orr_r1-r1-r0	rsb_r0-r2-r1_lsr_i bfi_r1-r0_i_i eor_r1-r2-r1 orr_r1-r1-r0
lsr_r0-r1_i and_r2-r0_i and_r0-r2-r3 orr_r3-r1-r0_lsr_i	and_r3-r1-r1
bic_r0-r0-r1 and_r2-r0_i bfi_r1-r2_i_i bfi_r3-r1_i_i orr_r2-r3-r2	bic_r0-r0-r1 and_r2-r0_i bfi_r3-r1_i_i orr_r2-r2-r3
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 eor_r1-r1-r0_ror_i sub_r2-r1-r0 orr_r3-r1-r0_lsl_i orr_r2-r2-r3_asr_i	mvn_r1-r2 eor_r1-r1-r0_ror_i sub_r2-r1-r0 orr_r3-r1-r0_lsl_i orr_r2-r2-r3_asr_i
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r2 bic_r3-r0-r3 add_r2-r2-r3_ror_i	mvn_r0-r2 bic_r3-r0-r3 add_r2-r2-r3_ror_i
asr_r0-r1_i mvn_r2-r0 mov_r3-r2 rsb_r3-r3-r0_lsl_i	asr_r0-r1_i mvn_r2-r0 rsb_r3-r2-r0_lsl_i
mvn_r0-r1 bic_r2-r0-r1 add_r3-r0-r2_lsl_i and_r0-r3-r1 mvn_r3-r0	mvn_r0-r1 add_r3-r0-r0_lsl_i unk
add_r0-r1_i asr_r2-r0_i rsb_r0-r0-r2 mvn_r2-r0	add_r0-r1_i rsb_r0-r0-r0_asr_i mvn_r2-r0
rsb_r0-r1-r2 asr_r2-r0-r1 mov_r1-r2 add_r1-r1-r0	rsb_r0-r1-r2 asr_r2-r0-r1 add_r1-r2-r0
bic_r0-r1-r0 sub_r2-r0-r2_lsl_i bic_r1-r1-r2 rsb_r1-r1-r0_asr_i mov_r0-r1	bic_r0-r1-r0 sub_r2-r0-r2_lsl_i bic_r1-r1-r2 rsb_r0-r1-r0_asr_i
orr_r0-r0-r1_lsl_i orr_r0-r0-r1_lsl_i bfi_r2-r0_i_i add_r3-r2_i	orr_r0-r0-r1_lsl_i bfi_r2-r0_i_i add_r3-r2_i
asr_r0-r1-r1 add_r1-r0_i mov_r2-r1 add_r0-r2-r2_lsr_i	asr_r0-r1-r1 add_r1-r0_i add_r0-r1-r1_lsr_i
cmp_r0_i mov_ls_r1-r2 and_r1-r0-r1_lsl_i and_r2-r1-r2_lsr_i	mvn_r2-r1 eor_r2-r2-r2
cmp_r0-r1 mov_ge_r0_i orr_r1-r0_i and_r2-r1_i	mov_r2_i
eor_r0-r1-r2_lsr_i mvn_r3-r2 eor_r2-r0-r1 sub_r2-r2-r3 eor_r2-r3-r2	eor_r0-r1-r2_lsr_i mvn_r3-r2 rsb_r2-r3-r2_lsr_i eor_r2-r2-r3
rsb_r0-r1_i rsb_r2-r3-r0 mov_r0-r2 eor_r3-r0-r3_lsr_i orr_r1-r3_i	rsb_r0-r1_i rsb_r2-r3-r0 eor_r3-r2-r3_lsr_i orr_r1-r3_i
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r1 orr_r2-r2_i orr_r3-r2_i orr_r0-r0-r3	cmp_r0-r1 orr_r3-r2_i mvn_cs_r0-r1 mvn_cc_r0-r2 orr_r0-r0-r3
mov_r0-r1 eor_r0-r0_i mov_r2-r0 mvn_r1-r2	eor_r0-r1_i mvn_r1-r0
tst_r0-r1 add_eq_r1-r0_i mov_r2-r0 add_r3-r2-r1_lsl_i rsb_r1-r3-r2	tst_r0-r1 add_eq_r1-r0_i add_r3-r2-r1_lsl_i rsb_r1-r3-r2
tst_r0-r1 mvn_eq_r2-r1 mvn_eq_r2-r0 and_r1-r2_i mov_r0-r1	tst_r0-r1 mvn_eq_r2-r0 and_r1-r2_i mov_r0-r1
rsb_r0-r1-r2_lsr_i mov_r2-r0_lsl_i mov_r3-r0 rsb_r0-r2-r3 rsb_r2-r0_i	rsb_r0-r1-r2_lsr_i mov_r2-r0_lsl_i add_r2-r0_i
lsr_r0-r0-r0 sub_r1-r0-r2_lsr_i orr_r2-r1_i orr_r1-r2_i	lsr_r0-r0-r0 sub_r1-r0-r2_lsr_i orr_r1-r1_i
mov_r0-r1_lsr_i cmp_r0-r1 sub_cc_r0-r0-r1 orr_r2-r0_i	rsb_r0-r1-r1_lsr_i orr_r2-r0_i
cmp_r0-r1 mvn_cc_r2-r3 mvn_cs_r2-r3 bfi_r3-r2_i_i	mvn_r2-r3 bfi_r3-r2_i_i
tst_r0-r1 mov_ne_r0_i mov_r2-r0 mov_r3-r2	tst_r0-r1 mov_ne_r0_i mov_r3-r0
eor_r0-r0-r1_asr_i bic_r0-r1-r0 asr_r2-r0-r0 bfi_r2-r2_i_i mvn_r1-r2	eor_r0-r0-r1_asr_i bic_r0-r1-r0 asr_r2-r0-r0 mvn_r1-r2
bfi_r0-r1_i_i mov_r1-r2_lsl_i eor_r2-r1-r0 mov_r1-r2	bfi_r0-r1_i_i eor_r1-r0-r2_lsl_i
mvn_r0-r1 bic_r0-r0-r1 orr_r1-r0-r1 add_r2-r1_i	mov_r2_i
tst_r0-r1 eor_ne_r0-r0-r2_asr_i eor_eq_r0-r1_i orr_r0-r1-r0_ror_i bic_r0-r0-r2 and_r2-r0-r2	mov_r2_i
bic_r0-r1-r2 mvn_r1-r0 bfi_r3-r3_i_i add_r0-r1-r3_lsr_i lsr_r2-r0-r0	bic_r0-r1-r2 mvn_r1-r0 add_r0-r1-r3_lsr_i lsr_r2-r0-r0
bfi_r0-r1_i_i lsr_r1-r2_i add_r3-r3_i rsb_r1-r1-r0 add_r1-r3-r1	add_r3-r3_i bfi_r0-r1_i_i sub_r1-r0-r2_lsr_i add_r1-r3-r1
tst_r0-r1 mov_ne_r2-r3 eor_r2-r2-r1 orr_r2-r2-r1	tst_r0-r1 mov_ne_r2-r3 orr_r2-r2-r1
mov_r0-r1_asr_i orr_r1-r0-r1 add_r1-r0-r1 sub_r1-r1-r0_lsr_i	mov_r0-r1_asr_i bic_r1-r1-r0_lsr_i eor_r1-r0-r1
eor_r0-r1-r2 and_r2-r0_i eor_r2-r2_i and_r3-r2_i	eor_r0-r1-r2 eor_r2-r0_i and_r3-r2_i
eor_r0-r1-r2_ror_i asr_r1-r2_i add_r1-r0-r1 add_r0-r1-r3 rsb_r1-r0_i	eor_r0-r1-r2_ror_i add_r1-r0-r2_asr_i add_r0-r1-r3 rsb_r1-r0_i
bfi_r0-r1_i_i and_r2-r1-r0_asr_i add_r2-r2_i asr_r1-r2_i	and_r2-r1-r0_asr_i add_r2-r2_i asr_r1-r2_i
bic_r0-r0-r1 mov_r2-r0 eor_r3-r2_i and_r1-r3_i lsl_r1-r1_i	bic_r0-r0-r1 unk mvn_r1-r2_ror_i
rsb_r0-r0-r1 sub_r1-r0_i rsb_r2-r1_i asr_r0-r2_i eor_r0-r0-r2	rsb_r0-r0-r1 sub_r1-r0_i rsb_r2-r1_i eor_r0-r2-r2_asr_i
lsl_r0-r1_i rsb_r1-r0-r2 orr_r3-r1_i and_r1-r3_i	mov_r1_i
add_r0-r1_i asr_r2-r0_i sub_r1-r1-r2_lsl_i sub_r1-r1_i	rsb_r2-r1_i add_r1-r1-r2_ror_i rsb_r1-r2-r1_lsl_i
sub_r0-r1-r2 and_r3-r0_i rsb_r2-r1-r3 bfi_r0-r2_i_i add_r0-r0-r0	sub_r0-r1-r2 bfi_r0-r2_i_i add_r0-r0-r0
and_r0-r0-r1_lsr_i bfi_r1-r1_i_i and_r2-r0-r1 add_r3-r0_i sub_r2-r2-r3	and_r0-r0-r1_lsr_i and_r2-r0-r1 add_r3-r0_i sub_r2-r2-r3
mov_r0-r1 add_r2-r0-r0_asr_i orr_r2-r2-r3 mov_r3-r2	add_r2-r1-r1_asr_i orr_r3-r3-r2
add_r0-r0_i mvn_r1-r0 add_r2-r1_i rsb_r1-r1-r2	mov_r1_i
tst_r0-r1 and_ne_r2-r2_i eor_r0-r0-r2 and_r0-r0_i eor_r0-r0_i	and_r2-r2_i eor_r0-r0-r2 and_r0-r0_i eor_r0-r0_i
add_r0-r1-r1_lsl_i sub_r1-r2_i mov_r2-r1 lsl_r2-r2-r0 mov_r0-r2_lsl_i	add_r0-r1-r1_lsl_i sub_r1-r2_i lsl_r2-r1-r0 mov_r0-r2_lsl_i
and_r0-r1-r2 asr_r1-r3-r0 bic_r3-r1-r2 mvn_r1-r3	and_r0-r1-r2 asr_r1-r3-r0 unk
cmp_r0-r1 sub_ge_r2-r3-r2 mov_r3-r2 orr_r2-r3-r0	cmp_r0-r1 sub_ge_r2-r3-r2 orr_r2-r2-r0
rsb_r0-r1-r0_asr_i mov_r2-r0 rsb_r2-r2_i bfi_r1-r2_i_i rsb_r2-r2-r1_ror_i	rsb_r0-r1-r0_asr_i rsb_r2-r0_i bfi_r1-r2_i_i rsb_r2-r2-r1_ror_i
mov_r0-r1_asr_i asr_r2-r0_i and_r1-r2-r1_lsl_i sub_r0-r0-r1 bfi_r0-r0_i_i	mov_r2-r1_asr_i bic_r0-r2-r1_lsl_i
cmp_r0_i orr_lt_r1-r0-r1 sub_r2-r1-r0_ror_i eor_r2-r2-r3	and_r4-r0-r0_asr_i orr_r1-r1-r4 sub_r2-r1-r0_ror_i eor_r2-r2-r3
tst_r0-r1 orr_ne_r2-r1-r0 bic_r0-r2-r3 bic_r2-r0-r1 bic_r0-r1-r2	orr_r0-r1-r1
rsb_r0-r0-r1 mvn_r2-r0 add_r1-r2-r2_asr_i lsl_r3-r1_i	rsb_r0-r0-r1 sub_r1-r0-r0_lsr_i lsl_r3-r1_i
rsb_r0-r1-r0 add_r0-r2-r0 eor_r1-r0-r2 eor_r0-r2-r1 eor_r3-r0_i	rsb_r0-r1-r0 add_r0-r2-r0 ror_r0-r0_i eor_r3-r0_i
ror_r0-r1-r2 lsr_r1-r0_i lsr_r0-r1-r1 add_r1-r0_i	mov_r1_i
bfi_r0-r1_i_i orr_r0-r2-r0_asr_i bfi_r0-r0_i_i lsr_r1-r0_i	orr_r0-r2-r0_asr_i lsr_r1-r0_i
cmp_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 rsb_r2-r2_i	mvn_r2-r0 rsb_r2-r2_i
sub_r0-r0-r1 sub_r2-r0-r2 mov_r1-r2 orr_r0-r2-r1_asr_i	sub_r0-r0-r1 sub_r2-r0-r2 orr_r0-r2-r2_asr_i
bic_r0-r1-r2 orr_r3-r2-r0 eor_r0-r3_i lsr_r1-r0_i	orr_r2-r2-r1_asr_i lsr_r1-r2_i
mvn_r0-r1 bic_r2-r0-r3 mvn_r1-r2 sub_r3-r1_i	orr_r1-r1-r3 sub_r3-r1_i
cmp_r0-r1 and_hi_r1-r2-r0_asr_i add_r1-r3-r1 rsb_r1-r1_i mvn_r2-r1 orr_r2-r2-r1	mvn_r2-r1 orr_r2-r2-r1
mov_r0-r1 lsr_r2-r0-r0 asr_r2-r2_i eor_r1-r2-r3 bfi_r3-r1_i_i	lsr_r2-r1-r1 sub_r1-r3-r2_asr_i bfi_r3-r1_i_i
sub_r0-r1_i add_r2-r0_i eor_r3-r3-r2_lsr_i	eor_r3-r3-r1_lsr_i
cmp_r0-r1 mov_lt_r1-r2 mov_ge_r1_i eor_r0-r1-r0 mov_r2-r0 bfi_r1-r2_i_i	cmp_r0-r1 mov_ne_r1-r2 mov_ge_r1_i eor_r0-r1-r0 bfi_r1-r0_i_i
rsb_r0-r1-r2 rsb_r1-r0-r2 add_r2-r1_i and_r2-r0-r2 add_r3-r2_i	rsb_r0-r1-r2 add_r2-r1_i and_r2-r0-r2 add_r3-r2_i
sub_r0-r1-r2_lsr_i rsb_r0-r0-r1 rsb_r1-r1-r3 eor_r2-r3-r0_asr_i sub_r0-r1-r2_ror_i	lsr_r0-r2_i rsb_r1-r1-r3 eor_r2-r3-r0_asr_i sub_r0-r1-r2_ror_i
eor_r0-r0_i eor_r1-r2-r0 lsl_r0-r1_i orr_r3-r0-r1	eor_r0-r0_i eor_r1-r2-r0 orr_r3-r1-r1_lsl_i
rsb_r0-r1_i mov_r2-r0_ror_i sub_r1-r2_i mov_r0-r1	rsb_r0-r1_i mov_r2-r0_ror_i sub_r0-r2_i
mvn_r0-r1 bic_r2-r1-r0 mov_r3-r2	mov_r3-r1
orr_r0-r1_i and_r2-r0-r3 bic_r2-r1-r2 mov_r1-r2_lsr_i	orr_r0-r1_i bic_r2-r1-r3 mov_r1-r2_lsr_i
eor_r0-r1-r0_ror_i mov_r1-r0 sub_r2-r1_i bic_r1-r2-r0	eor_r0-r1-r0_ror_i sub_r2-r0_i bic_r1-r2-r0
bfi_r0-r1_i_i sub_r1-r2_i sub_r3-r0_i sub_r1-r3-r1	bfi_r0-r1_i_i sub_r1-r0-r2 asr_r2-r2_i
add_r0-r1_i sub_r2-r0_i mov_r0-r3 orr_r3-r0-r2 add_r1-r3_i	orr_r3-r3-r1 add_r1-r3_i
orr_r0-r1-r2_lsl_i mvn_r2-r1 asr_r0-r0_i orr_r1-r2-r0 bic_r1-r2-r1	bic_r1-r1-r1
bic_r0-r1-r2 mvn_r3-r1 eor_r2-r3-r0_lsl_i eor_r3-r2-r0_ror_i sub_r0-r3-r2	bic_r0-r1-r2 eor_r2-r1-r1_ror_i eor_r3-r2-r0_ror_i sub_r0-r3-r2
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 bfi_r3-r2_i_i lsr_r3-r3_i	tst_r0-r1 mvn_ne_r2-r0 bfi_r3-r2_i_i lsr_r3-r3_i
rsb_r0-r0-r1_lsr_i eor_r2-r0_i asr_r1-r2_i orr_r2-r1_i sub_r0-r1-r2	rsb_r0-r0-r1_lsr_i asr_r1-r0_i orr_r2-r1_i sub_r0-r1-r2
cmp_r0-r1 mvn_lt_r2-r0 mov_ls_r2_i mov_r1-r2 bic_r2-r2-r1	mov_r2_i
mov_r0-r1 and_r2-r1-r0_lsr_i sub_r0-r0-r2 asr_r3-r0-r0	and_r2-r1-r1_lsr_i sub_r0-r1-r2 asr_r3-r0-r0
orr_r0-r1_i mov_r1-r0 orr_r2-r1-r2_asr_i ror_r3-r1-r2 orr_r2-r3-r2_lsl_i	orr_r0-r1_i orr_r2-r0-r2_asr_i lsr_r3-r1-r2 add_r2-r3-r2_lsl_i
rsb_r0-r1-r2_asr_i sub_r1-r1-r0_lsl_i rsb_r2-r1-r2 and_r3-r2_i	rsb_r0-r1-r2_asr_i rsb_r2-r1-r2 and_r3-r2_i
cmp_r0-r1 rsb_eq_r2-r2-r3 eor_r0-r0_i bic_r0-r2-r0 bic_r3-r0-r2	rsb_r3-r0-r0
ror_r0-r1_i sub_r0-r0-r1 lsl_r2-r0-r3 mov_r3-r2	rsb_r0-r1-r1_ror_i lsl_r3-r0-r3
cmp_r0-r1 mov_lt_r2_i mov_ge_r2-r3 mvn_r0-r2 add_r1-r0-r1 sub_r1-r1-r0	asr_r1-r1_i
bfi_r0-r1_i_i lsl_r1-r0_i eor_r0-r0-r1 rsb_r0-r0-r1	bfi_r0-r1_i_i sub_r0-r0-r0_lsl_i
rsb_r0-r0_i lsl_r1-r0_i bic_r1-r0-r1 eor_r0-r1_i	rsb_r0-r0_i bic_r0-r0-r0_lsl_i eor_r0-r0_i
rsb_r0-r0-r1 mov_r2-r0 add_r3-r2-r2 and_r0-r3-r0	rsb_r0-r0-r1 add_r3-r0-r0 and_r0-r3-r0
mvn_r0-r1 eor_r1-r0-r2_asr_i ror_r0-r3_i orr_r0-r1-r0	mvn_r0-r1 eor_r1-r0-r2_asr_i orr_r0-r1-r3_ror_i
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r0 bfi_r1-r1_i_i	cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r0
bfi_r0-r1_i_i lsr_r2-r1_i orr_r0-r0-r3 sub_r3-r2-r0 and_r2-r3-r2	lsr_r2-r1_i orr_r0-r0-r3 bic_r2-r2-r0
lsr_r0-r1-r1 sub_r1-r1-r0_lsl_i rsb_r2-r2-r1_ror_i bic_r2-r0-r2 and_r3-r2-r3	lsr_r0-r1-r1 rsb_r2-r2-r1_ror_i bic_r2-r0-r2 and_r3-r2-r3
bfi_r0-r1_i_i mov_r1-r0 add_r2-r0_i lsr_r3-r2_i rsb_r1-r3-r1	bfi_r0-r1_i_i add_r2-r0_i sub_r1-r0-r2_lsr_i
mov_r0-r1 sub_r1-r0_i eor_r0-r1_i bic_r1-r0-r2	sub_r1-r1_i eor_r0-r1_i bic_r1-r0-r2
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r2 bfi_r0-r0_i_i	mov_r2-r2 mvn_ge_r0-r2 bfi_r0-r0_i_i
tst_r0_i add_ne_r1-r2-r3 mov_r0-r1 mvn_r2-r0	tst_r0_i add_ne_r1-r2-r3 mvn_r2-r1
and_r0-r1-r2 tst_r0_i orr_eq_r2-r3-r0_lsl_i mov_r3-r2	and_r0-r1-r2 tst_r0_i ror_ne_r3-r2_i
and_r0-r1_i rsb_r2-r0_i bfi_r3-r2_i_i eor_r3-r2-r3	bic_r3-r3_i
cmp_r0_i mvn_cs_r1-r2 and_r1-r1_i sub_r3-r3-r1_lsr_i	sub_r1-r1-r1 sub_r3-r3-r1_lsr_i
eor_r0-r1-r2 mov_r2-r0 add_r3-r2-r3_lsl_i add_r1-r3_i	eor_r0-r1-r2 add_r3-r0-r3_lsl_i add_r1-r3_i
mov_r0-r1_asr_i sub_r1-r2-r3_ror_i orr_r0-r3-r0_asr_i and_r0-r0-r1	orr_r0-r3-r1_asr_i sub_r3-r2-r3_ror_i and_r0-r3-r0
lsl_r0-r0_i eor_r1-r1-r2_lsr_i and_r1-r0-r1_asr_i rsb_r3-r0-r1	lsl_r0-r0_i and_r1-r0-r1_asr_i rsb_r3-r0-r1
sub_r0-r1-r2_lsr_i add_r3-r0-r1_lsl_i bfi_r0-r3_i_i rsb_r1-r1-r0	add_r0-r1-r2_asr_i rsb_r1-r1-r0
sub_r0-r0_i mov_r1-r2 bic_r1-r0-r1 asr_r3-r1-r3	sub_r0-r0_i bic_r1-r0-r2 asr_r3-r1-r3
sub_r0-r1_i mvn_r2-r0 mov_r3-r2 mvn_r1-r3	sub_r1-r1_i
tst_r0_i sub_eq_r0-r1-r2 mov_eq_r0-r3_lsr_i eor_r0-r0-r3 rsb_r2-r0_i	tst_r0_i mov_ge_r0-r3_lsr_i eor_r0-r0-r3 rsb_r2-r0_i
mov_r0-r1_lsl_i and_r2-r0_i bfi_r2-r2_i_i sub_r0-r3-r2 rsb_r1-r0_i	lsl_r0-r3_i rsb_r1-r0_i
cmp_r0-r1 mvn_cc_r2-r0 mov_r3-r2 mov_r1-r3_ror_i	cmp_r0-r1 mvn_cc_r2-r0 mov_r1-r2_ror_i
mov_r0-r1 mvn_r2-r0 mvn_r3-r2 bfi_r1-r3_i_i mvn_r3-r1	bfi_r1-r1_i_i mvn_r3-r1
ror_r0-r0_i bfi_r1-r0_i_i asr_r2-r1_i mov_r0-r2_lsr_i	mov_r0-r1_lsr_i
mvn_r0-r1 eor_r0-r0-r2 lsl_r3-r0_i orr_r2-r0-r3_lsr_i and_r0-r2-r0	mvn_r0-r1 eor_r0-r0-r2
cmp_r0-r1 orr_hi_r1-r0_i mov_r2-r1 orr_r3-r2-r1 rsb_r2-r0-r3	cmp_r0-r1 orr_hi_r1-r0_i rsb_r2-r0-r1
tst_r0-r1 eor_ne_r2-r1_i mov_ne_r2_i bfi_r1-r0_i_i and_r3-r2-r1 orr_r0-r3_i and_r3-r2-r0	tst_r1-r0 mov_ne_r2_i bfi_r1-r0_i_i and_r3-r2-r1 orr_r0-r3_i and_r3-r2-r0
mov_r0-r1 add_r2-r1-r0_lsl_i asr_r1-r2_i bfi_r3-r1_i_i	add_r2-r1-r1_lsl_i asr_r1-r2_i bfi_r3-r1_i_i
tst_r0-r1 and_eq_r1-r2-r1 mvn_r3-r1 bic_r0-r2-r3 lsr_r3-r0_i bic_r0-r3-r0	and_r1-r1-r1_asr_i mvn_r3-r1 bic_r0-r2-r3 lsr_r3-r0_i bic_r0-r3-r0
add_r0-r1-r2 orr_r0-r0-r3 bfi_r3-r0_i_i add_r3-r0-r3_asr_i	add_r0-r1-r2 orr_r0-r0-r3 add_r3-r0-r3_asr_i
and_r0-r1_i orr_r2-r0-r1_lsr_i add_r3-r2-r0_asr_i and_r2-r3-r0 orr_r2-r2-r0	and_r2-r1_i
sub_r0-r1-r0 mov_r2-r0 add_r1-r0-r2_asr_i add_r0-r1_i	sub_r0-r1-r0 add_r1-r0-r0_asr_i add_r0-r1_i
and_r0-r0-r1 eor_r0-r0_i mov_r2-r0_lsr_i	and_r2-r1-r0 lsr_r2-r2_i
eor_r0-r1-r2_ror_i mvn_r1-r0 mov_r2-r1 rsb_r2-r1-r2	rsb_r2-r1-r1
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r0 add_r1-r2-r3 add_r0-r1_i rsb_r2-r2-r0 orr_r3-r2-r3_ror_i	mvn_r2-r1 mvn_r2-r0 add_r1-r2-r3 add_r0-r1_i rsb_r2-r2-r0 orr_r3-r2-r3_ror_i
asr_r0-r1_i bfi_r2-r1_i_i asr_r3-r2-r0 sub_r2-r3-r2 sub_r2-r2-r3	bfi_r2-r1_i_i sub_r2-r2-r2_lsl_i
bic_r0-r1-r2 eor_r1-r1-r2 orr_r3-r1-r0 add_r2-r3-r3_lsr_i	eor_r1-r1-r2 add_r2-r1-r1_lsr_i
add_r0-r1-r2_ror_i bfi_r3-r3_i_i bic_r0-r0-r3 orr_r0-r0-r3	add_r0-r1-r2_ror_i orr_r0-r0-r3
cmp_r0-r1 and_hi_r0-r2_i bfi_r3-r3_i_i add_r1-r0-r2 mov_r0-r3 sub_r0-r1-r0	cmp_r0-r1 and_hi_r0-r2_i add_r1-r0-r2 mov_r0-r3 sub_r0-r1-r0
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 add_r2-r0_i add_r3-r1-r0 and_r3-r2-r3 bic_r1-r3-r2	rsb_r1-r2-r2
orr_r0-r0_i mov_r1-r0 rsb_r1-r1_i rsb_r1-r0-r1	orr_r0-r0_i rsb_r1-r0_i rsb_r1-r0-r1
and_r0-r0_i and_r1-r0-r1 lsl_r0-r1_i mov_r2-r1 bic_r1-r0-r2	and_r0-r0_i and_r1-r0-r1 lsl_r0-r1_i bic_r1-r0-r1
sub_r0-r1_i add_r2-r0_i sub_r0-r1-r2 eor_r1-r0-r2_lsr_i mov_r0-r1	lsr_r0-r1_i
mov_r0-r1 rsb_r1-r0_i bfi_r0-r1_i_i mov_r2-r0 sub_r3-r0-r2_ror_i	mov_r0-r1 rsb_r1-r0_i bfi_r0-r1_i_i sub_r3-r0-r0_ror_i
orr_r0-r1_i bic_r2-r0-r2 orr_r0-r1_i bic_r2-r0-r2 ror_r0-r2_i	orr_r0-r1_i bic_r2-r0-r2 bic_r2-r0-r2 ror_r0-r2_i
and_r0-r0-r1_lsl_i mov_r2-r0 bic_r0-r1-r2 ror_r1-r0_i rsb_r3-r1_i	and_r0-r0-r1_lsl_i bic_r0-r1-r0 ror_r1-r0_i rsb_r3-r1_i
cmp_r0-r1 eor_ls_r2-r0-r1 eor_hi_r2-r2_i orr_r1-r2_i	cmp_r0-r1 eor_ls_r2-r0-r1 orr_r1-r2_i
rsb_r0-r0_i and_r1-r2-r0 bic_r0-r0-r1 lsr_r3-r0_i mvn_r0-r3	rsb_r0-r0_i bic_r0-r0-r2 mvn_r0-r0_lsr_i
and_r0-r0_i eor_r1-r1-r0_lsl_i lsl_r0-r1_i add_r2-r0_i rsb_r0-r2-r0_ror_i	lsl_r0-r1_i unk
add_r0-r0-r1 orr_r2-r0_i bfi_r0-r2_i_i mvn_r3-r0 lsr_r1-r3_i	add_r0-r0-r1 mvn_r3-r0 lsr_r1-r3_i
add_r0-r1_i mov_r2-r3 eor_r0-r0-r2 rsb_r0-r0_i orr_r0-r0_i	add_r0-r1_i eor_r0-r0-r3 rsb_r0-r0_i orr_r0-r0_i
sub_r0-r0-r1 bic_r1-r0-r2 eor_r0-r2-r1 mvn_r3-r0 rsb_r1-r3_i	sub_r0-r0-r1 orr_r0-r0-r2 add_r1-r0_i
add_r0-r0-r1 eor_r2-r2_i bic_r2-r0-r2 bic_r1-r2-r0	eor_r1-r2-r2
orr_r0-r0_i mov_r1-r0 rsb_r2-r1_i	orr_r0-r0_i rsb_r2-r0_i
bic_r0-r1-r2 orr_r2-r0-r1_asr_i and_r2-r0-r2	bic_r0-r1-r2 and_r2-r0-r1
eor_r0-r1-r2_lsr_i and_r3-r2-r0 and_r3-r0-r3	eor_r0-r1-r2_lsr_i and_r3-r2-r0
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 mvn_r2-r1	mvn_r1-r0 mvn_r2-r1
mov_r0-r1 and_r1-r0-r2 rsb_r0-r3-r0_lsr_i orr_r3-r1_i bic_r1-r3-r0	rsb_r0-r3-r1_lsr_i and_r1-r1-r2 orr_r3-r1_i bic_r1-r3-r0
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i add_r1-r2-r1_lsl_i eor_r1-r1_i	mov_r1_i eor_r1-r2-r1_lsl_i eor_r1-r1_i
add_r0-r1_i and_r2-r0-r1_lsl_i add_r0-r2-r2 rsb_r0-r2-r0 add_r2-r0_i	add_r0-r1_i and_r2-r0-r1_lsl_i add_r2-r2_i
orr_r0-r0-r1_lsr_i orr_r1-r2-r0 mvn_r3-r1 asr_r3-r3_i	orr_r1-r2-r0 mvn_r3-r1 asr_r3-r3_i
rsb_r0-r1-r2 mov_r3-r0_ror_i mov_r1-r3 add_r0-r3-r1 and_r1-r0_i	rsb_r0-r1-r2 mov_r3-r0_asr_i add_r0-r3-r3 and_r1-r0_i
bfi_r0-r1_i_i lsr_r1-r0-r2 mvn_r3-r1 add_r1-r3-r1 sub_r0-r2-r1	mvn_r3-r1 add_r1-r3-r1 sub_r0-r2-r1
rsb_r0-r0-r1 sub_r2-r0-r1_asr_i mov_r0-r2 and_r3-r0_i	rsb_r0-r0-r1 sub_r0-r0-r1_asr_i and_r3-r0_i
mov_r0-r1 orr_r1-r0-r2_asr_i bic_r0-r0-r2 rsb_r3-r1-r0_ror_i eor_r3-r3-r2_asr_i	bic_r0-r1-r2 orr_r1-r1-r2_asr_i rsb_r3-r1-r0_ror_i eor_r3-r3-r2_asr_i
eor_r0-r0_i add_r1-r0_i sub_r1-r1-r0 rsb_r2-r1_i	mov_r1_i rsb_r2-r1_i
tst_r0-r1 mov_ne_r1_i sub_r0-r1_i mvn_r1-r0	tst_r0-r1 mov_ne_r1_i sub_r1-r1-r1_lsl_i
lsr_r0-r1-r1 eor_r0-r0-r2 bfi_r0-r0_i_i mov_r3-r0	lsr_r0-r1-r1 eor_r0-r0-r2 mov_r3-r0
cmp_r0_i add_eq_r1-r2-r2_ror_i bfi_r0-r1_i_i lsr_r2-r0-r0	bfi_r0-r1_i_i lsr_r2-r0-r0
cmp_r0-r1 mvn_cs_r1-r2 mov_r2-r1 rsb_r2-r2-r0	cmp_r0-r1 mvn_cs_r1-r2 rsb_r2-r1-r0
sub_r0-r0-r1_lsl_i eor_r2-r0_i and_r3-r0-r2_ror_i lsl_r0-r1_i rsb_r1-r0-r3	sub_r0-r0-r1_lsl_i eor_r2-r0_i and_r3-r0-r2_ror_i sub_r1-r3-r1_lsl_i
cmp_r0-r1 add_cs_r2-r0-r0 and_r2-r2-r1 and_r3-r2-r1_ror_i orr_r3-r2-r3	cmp_r0-r1 add_cs_r2-r0-r0 and_r3-r2-r1
cmp_r0_i eor_cs_r1-r2-r1_lsl_i mov_r0-r1 rsb_r1-r1-r0 bfi_r2-r1_i_i	unk
tst_r0_i rsb_ne_r1-r1_i rsb_eq_r1-r0-r2 sub_r2-r1_i sub_r1-r2-r1 bic_r0-r2-r1	sub_r0-r2-r2
bic_r0-r0-r1 orr_r2-r0-r3 eor_r2-r2-r3 add_r1-r2-r3 sub_r0-r3-r1_lsr_i	bic_r0-r0-r1 eor_r2-r0-r3 orr_r1-r2-r3 sub_r0-r3-r1_lsr_i
ror_r0-r0-r1 bic_r2-r2-r0 ror_r3-r3_i mvn_r1-r2 add_r2-r1-r3	ror_r0-r0-r1 ror_r3-r3_i unk add_r2-r1-r3
orr_r0-r1_i add_r0-r0_i bic_r2-r0-r3 and_r2-r2-r0	orr_r0-r1_i add_r0-r0_i bic_r2-r0-r3
mov_r0-r1 sub_r2-r2-r0 rsb_r2-r1-r2	sub_r2-r2-r1 rsb_r2-r1-r2
bic_r0-r1-r2 orr_r1-r0-r2 mvn_r3-r0 bic_r2-r1-r3	bic_r2-r1-r2
lsr_r0-r1-r1 and_r2-r1-r0 add_r2-r2-r1 orr_r1-r1-r2_lsl_i	bic_r2-r1-r1_lsr-r1 orr_r1-r1-r2_lsl_i
tst_r0-r1 rsb_ne_r2-r0-r3 eor_ne_r2-r2-r3 bic_r0-r2-r3	tst_r0-r1 rsb_ne_r2-r0-r3 bic_r0-r2-r3
ror_r0-r1_i add_r0-r0_i and_r2-r1-r0 mov_r1-r2	ror_r0-r1_i add_r0-r0_i and_r1-r0-r1
tst_r0-r1 mvn_eq_r1-r2 mov_r0-r1 orr_r0-r0_i	tst_r0-r1 mvn_ls_r1-r2 orr_r0-r1_i
cmp_r0-r1 eor_lt_r2-r1-r2 bfi_r2-r2_i_i	cmp_r0-r1 eor_lt_r2-r1-r2
eor_r0-r1_i mvn_r2-r1 add_r3-r0_i orr_r2-r0-r2 orr_r2-r3-r2_asr_i	mvn_r2_i
bfi_r0-r0_i_i eor_r1-r0-r2 eor_r3-r1-r0 eor_r2-r3_i	eor_r2-r2_i
mvn_r0-r1 bfi_r1-r0_i_i and_r0-r0-r1_lsl_i and_r1-r1-r0	eor_r1-r1-r1
tst_r0-r1 sub_ne_r1-r1_i bfi_r0-r1_i_i lsr_r0-r0_i	lsr_r0-r0_i
add_r0-r0-r1_asr_i mov_r1-r0 and_r2-r1-r2_lsl_i sub_r0-r0-r1 add_r1-r2-r0	add_r0-r0-r1_asr_i mov_r1-r0 and_r2-r1-r2_lsl_i bic_r1-r2-r0_lsr_i
cmp_r0-r1 mvn_ls_r0-r2 mvn_hi_r0-r2 lsr_r2-r1-r0	mvn_r0-r2 tst_r0-r1 lsr_r2-r1-r0
add_r0-r1-r2 tst_r1-r2 mvn_ne_r2-r1 and_r0-r0-r2	add_r0-r1-r2 bic_r0-r0-r1
bfi_r0-r0_i_i bic_r1-r0-r2 ror_r3-r1-r2 bfi_r0-r3_i_i mvn_r2-r0	bic_r1-r0-r2 ror_r3-r1-r2 bfi_r0-r3_i_i mvn_r2-r0
mov_r0-r1 bic_r0-r0-r2 and_r1-r2-r0_ror_i	bic_r0-r1-r2 and_r1-r2-r0_ror_i
eor_r0-r0-r1_lsl_i eor_r1-r0-r2_lsl_i rsb_r2-r3-r1 sub_r1-r2-r1	rsb_r2-r3-r1 sub_r1-r2-r1
lsl_r0-r1_i asr_r2-r1_i rsb_r1-r2-r0_lsr_i sub_r2-r1_i sub_r2-r2-r1	mvn_r2_i
bic_r0-r1-r0 eor_r2-r0_i mov_r1-r3 sub_r0-r2-r1	bic_r0-r1-r0 eor_r2-r0_i rsb_r0-r3-r2
eor_r0-r1-r2 add_r1-r3-r0_lsr_i rsb_r2-r3-r1 sub_r3-r0-r2	eor_r0-r1-r2 sub_r3-r0-r0_lsr_i
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r2 sub_r1-r3-r1	mvn_r0-r3 rsb_r1-r0-r2
orr_r0-r1-r2 bfi_r2-r2_i_i and_r2-r2-r0 sub_r1-r2_i	orr_r0-r1-r2 sub_r1-r2_i
bic_r0-r1-r2 bic_r1-r0-r2 sub_r3-r2_i sub_r3-r1-r3	bic_r1-r1-r2 sub_r3-r2_i sub_r3-r1-r3
sub_r0-r1-r2_lsl_i mov_r1-r0 sub_r2-r3-r1	sub_r0-r1-r2_lsl_i sub_r2-r3-r0
eor_r0-r1-r2 sub_r1-r0_i add_r2-r1_i orr_r3-r2-r0	eor_r3-r1-r2
and_r0-r0-r1_ror_i orr_r0-r2-r0 mov_r3-r0_lsl_i sub_r1-r1-r3_lsl_i	add_r1-r1_i
and_r0-r1-r0 bfi_r1-r0_i_i and_r0-r1_i sub_r2-r2-r0 bfi_r3-r2_i_i	and_r0-r0-r1 sub_r2-r2-r0 bfi_r3-r2_i_i
and_r0-r1-r0 rsb_r1-r0-r2_lsl_i mov_r2-r1 lsr_r2-r2_i ror_r1-r2_i	and_r0-r1-r0 rsb_r1-r0-r2_lsl_i lsr_r2-r1_i ror_r1-r2_i
tst_r0-r1 rsb_eq_r2-r3-r1 bfi_r0-r0_i_i orr_r1-r0_i orr_r3-r1-r2_lsl_i	tst_r0-r1 rsb_eq_r2-r3-r1 orr_r1-r0_i orr_r3-r1-r2_lsl_i
add_r0-r1-r0 bfi_r1-r0_i_i bfi_r2-r1_i_i	add_r0-r1-r0 bfi_r2-r0_i_i
and_r0-r1-r2 eor_r0-r0-r1 orr_r0-r1-r0 bic_r2-r3-r0 orr_r0-r2-r1_lsl_i	bic_r2-r3-r1 orr_r0-r2-r1_lsl_i
sub_r0-r1-r2_lsr_i eor_r2-r3-r1 orr_r0-r2-r0_ror_i and_r1-r2-r0	eor_r1-r1-r3
mvn_r0-r1 and_r2-r0-r1 and_r3-r0-r1 sub_r0-r3_i rsb_r1-r0-r2	mov_r1_i
mvn_r0-r1 add_r2-r1-r3 sub_r1-r1-r2 eor_r1-r0-r1	mvn_r0-r1 sub_r1-r3-r3_lsl_i eor_r1-r0-r1
bic_r0-r1-r2 orr_r3-r0-r1_lsl_i and_r3-r0-r3 asr_r2-r3_i bic_r1-r2-r3	bic_r0-r1-r2 bic_r3-r0_i asr_r2-r3_i bic_r1-r2-r3
asr_r0-r0-r0 mov_r1-r2_lsl_i and_r0-r0-r1_lsl_i mvn_r2-r0 rsb_r2-r2_i	mvn_r2_i rsb_r2-r2_i
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r0 eor_r2-r1-r2_lsl_i eor_r0-r2-r0 sub_r0-r0-r1_lsl_i	mvn_r1-r0 eor_r2-r1-r2_lsl_i eor_r0-r2-r0 sub_r0-r0-r1_lsl_i
and_r0-r0-r1 lsr_r2-r0_i eor_r0-r2_i add_r3-r0_i lsl_r1-r3_i	and_r0-r0-r1 mvn_r0-r0 add_r3-r0_i lsl_r1-r3_i
orr_r0-r1-r2_asr_i bic_r0-r1-r0 lsr_r3-r0-r2 rsb_r3-r3-r2	add_r3-r2_i
rsb_r0-r1_i rsb_r1-r2-r0 mov_r2-r1 bic_r2-r2-r3 mov_r0-r2	rsb_r0-r1_i rsb_r1-r2-r0 bic_r2-r1-r3 mov_r0-r2
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r2 mov_r2-r1 mvn_r0-r2	mov_r0-r2
bic_r0-r1-r2 and_r2-r3-r2 rsb_r1-r0-r2 ror_r2-r0_i orr_r3-r2-r1	bic_r0-r1-r2 and_r2-r3-r2 rsb_r1-r0-r2 orr_r3-r1-r0_ror_i
bic_r0-r1-r0 bic_r1-r1-r0 asr_r0-r1_i and_r2-r1-r0	and_r1-r0-r1 and_r2-r1-r1_asr_i
lsl_r0-r1_i and_r2-r0_i lsr_r0-r2_i	and_r2-r0_i lsr_r0-r2_i
rsb_r0-r1-r0_ror_i eor_r2-r0_i add_r2-r1-r2_lsr_i mov_r3-r2	rsb_r0-r1-r0_ror_i eor_r2-r0_i add_r3-r1-r2_lsr_i
sub_r0-r1_i rsb_r1-r0_i and_r1-r1_i orr_r0-r1_i bfi_r1-r0_i_i	and_r1-r1_i orr_r0-r2_i bfi_r1-r0_i_i
tst_r0_i sub_ne_r1-r1-r2 sub_eq_r1-r2-r0 and_r2-r0-r1 and_r2-r2-r1	tst_r0_i sub_ne_r1-r1-r2 sub_eq_r1-r2-r0 and_r2-r0-r1
sub_r0-r1_i orr_r2-r0-r2_lsl_i bfi_r0-r2_i_i bic_r2-r0-r2	mov_r2_i
mvn_r0-r1 mov_r2-r0_lsr_i orr_r0-r2_i bfi_r2-r0_i_i mov_r0-r2	mvn_r0-r1 mov_r2-r0_lsr_i mov_r3_i orr_r0-r2-r3_ror_i
mov_r0-r1 rsb_r2-r0-r2_lsr_i mov_r3-r0 bic_r1-r2-r3	rsb_r0-r1-r2_lsr_i bic_r1-r0-r1
eor_r0-r0-r1_asr_i add_r2-r3_i and_r0-r0_i bfi_r3-r2_i_i sub_r1-r0-r3_asr_i	eor_r0-r0-r1_asr_i and_r0-r0_i sub_r1-r0-r3_asr_i
cmp_r0-r1 mov_cc_r1-r2_ror_i mov_r3-r1 orr_r1-r2-r3	cmp_r0-r1 mov_cc_r1-r2_ror_i orr_r1-r2-r1
eor_r0-r0_i and_r1-r1-r0 bic_r0-r1-r0 mov_r1-r0	mov_r1_i
eor_r0-r1-r0 mov_r2-r0 sub_r1-r0-r2_asr_i rsb_r0-r1-r3	eor_r0-r1-r0 sub_r1-r0-r0_asr_i rsb_r0-r1-r3
add_r0-r1-r1_lsl_i bfi_r1-r1_i_i add_r2-r0-r0 and_r2-r2-r1_ror_i	add_r2-r1-r1
tst_r0-r1 mov_eq_r2_i orr_r1-r2_i mov_r2-r1	tst_r0-r1 orr_r2-r2_i mov_ls_r2_i
orr_r0-r1_i orr_r2-r0-r1 add_r1-r2-r2 mov_r3-r1_ror_i lsl_r0-r3_i	orr_r0-r1_i add_r1-r0-r0 mov_r3-r1_ror_i lsl_r0-r3_i
cmp_r0-r1 mov_eq_r2-r3_lsl_i and_cs_r2-r3_i lsl_r3-r2_i sub_r1-r3_i	cmp_r0-r1 and_cs_r2-r3_i lsl_r3-r2_i sub_r1-r3_i
eor_r0-r1-r2_lsl_i mov_r2-r0 and_r3-r2_i bfi_r0-r3_i_i mov_r2-r0	eor_r0-r1-r2_lsl_i and_r3-r2_i bic_r2-r0_i
and_r0-r1-r2 lsl_r3-r0_i lsl_r0-r0_i orr_r3-r0-r3 mvn_r2-r3	and_r0-r1-r2 mvn_r2-r0_lsl_i bic_r2-r2-r0_lsl_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 sub_r2-r2_i	mvn_r1_i rsb_r2-r0-r1
ror_r0-r0-r1 and_r0-r0_i orr_r2-r0_i	and_r0-r0_i rsb_r2-r0_i
orr_r0-r0-r1_asr_i bfi_r0-r0_i_i eor_r2-r0-r2_ror_i orr_r3-r0-r1_asr_i eor_r3-r2-r3	mov_r3-r2_ror_i
lsl_r0-r0_i bic_r0-r0-r1 lsr_r2-r0_i sub_r0-r2_i orr_r1-r0-r1_asr_i	lsl_r0-r0_i bic_r0-r0-r1 mvn_r1-r0_asr_i
lsr_r0-r1_i add_r0-r0-r0 bfi_r1-r0_i_i add_r2-r1-r2_lsr_i	lsr_r0-r1_i add_r0-r0-r0 add_r2-r0-r2_lsr_i
asr_r0-r1-r2 orr_r3-r3-r0 rsb_r0-r2-r3_ror_i mov_r3-r0 add_r3-r3-r3_ror_i	asr_r0-r1-r2 orr_r3-r3-r0 rsb_r0-r2-r3_ror_i add_r3-r0-r0_ror_i
bfi_r0-r1_i_i lsl_r0-r0_i add_r1-r0_i rsb_r2-r1_i	mvn_r2-r0_lsl_i add_r2-r2_i
rsb_r0-r1_i asr_r2-r0_i mov_r0-r2 bfi_r3-r0_i_i	rsb_r0-r1_i ror_r2-r0_i bfi_r3-r2_i_i
eor_r0-r1_i bfi_r2-r2_i_i mov_r1-r0 sub_r3-r2-r1	eor_r0-r1_i bfi_r2-r2_i_i sub_r3-r2-r0
sub_r0-r1-r2 eor_r2-r3-r0_ror_i orr_r0-r2_i orr_r2-r2-r0 rsb_r2-r0-r2	eor_r2-r0-r0
tst_r0-r1 mvn_eq_r2-r3 add_r1-r0-r3 sub_r1-r1-r3 add_r3-r1-r2	tst_r0-r1 mvn_eq_r2-r3 add_r3-r0-r2
rsb_r0-r1-r0_lsl_i mov_r2-r0 asr_r3-r0-r2 add_r3-r3-r3 bfi_r0-r3_i_i	rsb_r0-r1-r0_lsl_i add_r3-r3-r3 bfi_r0-r3_i_i
mov_r0-r1 bfi_r2-r0_i_i mvn_r3-r2	bfi_r2-r1_i_i mvn_r3-r2
sub_r0-r1-r2 and_r1-r0-r2_lsl_i asr_r3-r1_i mov_r0-r3	sub_r0-r1-r2 and_r1-r0-r2_lsl_i asr_r0-r1_i
bic_r0-r1-r2 sub_r2-r0-r3_asr_i eor_r1-r3-r2 mov_r3-r1 mov_r2-r3	bic_r0-r1-r2 sub_r2-r0-r3_asr_i eor_r1-r3-r2 mov_r2-r1
mov_r0-r1 and_r2-r0_i sub_r1-r2_i mov_r2-r1_lsl_i	and_r2-r1_i sub_r1-r2_i mov_r2-r1_lsl_i
and_r0-r0-r1_lsl_i mov_r1-r0 mvn_r2-r0 and_r2-r2-r0 and_r1-r1-r2	bic_r1-r2-r2
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 and_r3-r0-r1	mvn_r1-r2 and_r3-r0-r1
mov_r0-r1_asr_i rsb_r0-r0_i mov_r2-r0 bfi_r0-r2_i_i	mov_r0-r1_asr_i rsb_r0-r0_i bfi_r0-r0_i_i
rsb_r0-r0-r1_lsl_i eor_r2-r3-r1_lsr_i orr_r3-r3_i orr_r1-r3-r0 rsb_r1-r1-r2_asr_i	rsb_r0-r0-r1_lsl_i orr_r3-r3_i orr_r1-r3-r0 rsb_r1-r1-r3_asr_i
mov_r0-r1 sub_r2-r3-r0 and_r2-r3-r2 bfi_r2-r2_i_i	sub_r2-r3-r1 and_r2-r3-r2 bfi_r2-r2_i_i
bic_r0-r0-r1 bic_r1-r1-r0 and_r2-r0-r3_asr_i bic_r0-r1-r2 add_r0-r0_i	bic_r0-r0-r1 add_r0-r1_i
lsl_r0-r1_i rsb_r1-r2-r0 eor_r2-r1_i mvn_r0-r2 add_r0-r3-r0_lsr_i	rsb_r1-r2-r1_lsl_i eor_r2-r1_i mvn_r0-r2 add_r0-r3-r0_lsr_i
mvn_r0-r1 bic_r0-r2-r0 mov_r1-r0 add_r2-r1-r2_lsr_i	and_r0-r2-r1 add_r2-r0-r2_lsr_i
and_r0-r1_i sub_r2-r1-r0_asr_i orr_r3-r1_i add_r1-r3-r2 rsb_r3-r2-r1_ror_i	mov_r2-r1 orr_r3-r1_i add_r1-r3-r2 rsb_r3-r2-r1_ror_i
mov_r0-r1 add_r1-r0-r1 bfi_r2-r1_i_i mvn_r0-r2	add_r1-r1-r1 bfi_r2-r1_i_i mvn_r0-r2
rsb_r0-r0-r1 bfi_r2-r0_i_i mvn_r3-r2 mov_r1-r3 and_r3-r1-r3	rsb_r0-r0-r1 bfi_r2-r0_i_i mvn_r3-r2
bic_r0-r1-r2 eor_r0-r0_i and_r3-r0-r2 lsr_r0-r3-r3	bic_r0-r1-r2 lsr_r0-r0_i
and_r0-r1-r2 eor_r3-r0-r2 sub_r0-r2-r3	and_r0-r1-r2
cmp_r0_i mov_ne_r1_i mov_eq_r1_i lsr_r2-r1-r2	mov_r0_i lsr_r2-r0-r2
tst_r0_i mov_ne_r1_i mov_eq_r1-r2 ror_r2-r1_i mov_r3-r2 bic_r3-r3-r2	mov_r3_i
tst_r0_i mov_ne_r1_i mov_r2-r1 mvn_r3-r2	tst_r0_i mov_ne_r1_i mvn_r3-r1
orr_r0-r1-r2 bfi_r0-r0_i_i add_r1-r0-r1_ror_i bfi_r0-r1_i_i add_r0-r0_i	orr_r0-r1-r2 add_r1-r0-r1_ror_i bfi_r0-r1_i_i add_r0-r0_i
cmp_r0-r1 mov_ge_r1_i and_r2-r1_i and_r3-r2_i lsr_r2-r3_i	tst_r0-r1 and_r2-r1_i and_r3-r2_i asr_r2-r3_i
cmp_r0_i mov_cs_r1_i mov_r2-r1 rsb_r1-r2-r3_ror_i	cmp_r0_i mov_cs_r1_i rsb_r1-r1-r3_ror_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1-r0_lsr_i rsb_r0-r2_i and_r0-r0-r1_lsr_i	mov_r1-r1_lsr_i sub_r0-r1-r2 and_r0-r0-r1_lsr_i
lsl_r0-r1_i and_r2-r0_i add_r2-r2_i bfi_r2-r2_i_i	mov_r2_i
orr_r0-r0_i asr_r1-r1_i lsr_r2-r0_i bic_r3-r1-r2 bic_r1-r0-r3	orr_r0-r0_i asr_r1-r1_i bic_r3-r1-r0_lsr_i bic_r1-r0-r3
bic_r0-r1-r0 sub_r2-r0_i mov_r3-r2 add_r0-r3-r3_lsl_i	bic_r0-r1-r0 sub_r2-r0_i add_r0-r2-r2_lsl_i
tst_r0-r1 mov_ne_r0_i mov_eq_r0_i sub_r1-r0-r2_lsl_i	mov_r0_i sub_r1-r0-r2_lsl_i
tst_r0-r1 orr_ne_r1-r1-r2_ror_i mov_ne_r1-r2_lsl_i rsb_r2-r1-r0_asr_i	tst_r0-r1 mov_ne_r1-r2_lsl_i rsb_r2-r1-r0_asr_i
cmp_r0-r1 mvn_hi_r0-r2 rsb_r1-r0_i rsb_r3-r1_i orr_r1-r3_i bfi_r0-r1_i_i	cmp_r0-r1 mvn_hi_r0-r2 rsb_r1-r0_i orr_r1-r3_i bfi_r0-r1_i_i
mov_r0-r1 rsb_r0-r0_i add_r0-r0-r0_ror_i add_r2-r0_i	rsb_r0-r1_i add_r0-r0-r0_ror_i add_r2-r0_i
eor_r0-r1-r2 mvn_r2-r0 orr_r2-r2_i asr_r2-r2_i	eor_r0-r1-r2 mvn_r2-r0_lsr_i asr_r2-r2_i
cmp_r0-r1 orr_ge_r0-r2-r1_lsr_i and_r2-r0-r2 mvn_r1-r2 orr_r2-r3-r1	cmp_r0-r1 and_lt_r2-r0-r2 mvn_r1-r2 orr_r2-r3-r1
mov_r0-r1 sub_r2-r0-r2 rsb_r2-r2-r1 eor_r0-r1-r2	eor_r0-r1-r2
tst_r0-r1 orr_ne_r0-r0_i sub_ne_r0-r2_i mov_r3-r0	tst_r0-r1 sub_ne_r0-r2_i mov_r3-r0
cmp_r0_i mvn_lt_r1-r0 eor_r0-r0_i mvn_r2-r1 and_r3-r2-r1 sub_r3-r0-r3	eor_r0-r0_i eor_r3-r0_i
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0_i eor_r0-r3-r0_lsl_i mov_r1-r0 eor_r0-r1-r0	mov_r0_i
tst_r0_i rsb_ne_r1-r2_i mov_ne_r1-r3 add_r3-r1-r1	tst_r0_i mov_ne_r1-r3 add_r3-r1-r1
orr_r0-r0_i orr_r1-r2-r0 lsr_r2-r1_i orr_r0-r2_i	mov_r0_i
cmp_r0-r1 mov_ne_r0-r1 bfi_r0-r0_i_i eor_r1-r0-r1	mov_r0-r1 bfi_r0-r0_i_i eor_r1-r0-r1
tst_r0_i add_ne_r1-r2_i orr_r2-r1-r2_lsr_i sub_r1-r1-r2_asr_i	tst_r0_i add_ne_r1-r2_i sub_r1-r1-r1_asr_i
add_r0-r1-r1 cmp_r0_i and_eq_r2-r0_i bic_r2-r0-r2	add_r0-r1-r1 and_r0-r0-r0 bic_r2-r0-r2
cmp_r0-r1 mov_hi_r2-r0_lsl_i orr_r3-r2_i and_r3-r3_i mvn_r0-r3	cmp_r0-r1 unk and_r3-r3_i mvn_r0-r3
mvn_r0-r1 rsb_r2-r0_i bfi_r3-r2_i_i lsl_r3-r3_i	mov_r3-r3_lsl_i
and_r0-r0-r1_asr_i eor_r2-r1-r0 eor_r2-r2-r1 add_r3-r1_i rsb_r3-r2-r3_ror_i	eor_r2-r2-r1 and_r0-r0-r1_asr_i add_r3-r1_i rsb_r3-r0-r3_ror_i
mvn_r0-r1 mvn_r2-r0 sub_r3-r2_i sub_r3-r2-r3_lsr_i	sub_r3-r1_i sub_r3-r1-r3_lsr_i
mvn_r0-r1 rsb_r0-r0_i lsr_r0-r0_i rsb_r1-r2-r0_asr_i sub_r3-r1_i	rsb_r0-r2_i sub_r3-r0_i
tst_r0-r1 sub_ne_r1-r0-r1 sub_eq_r1-r2-r1_lsl_i bfi_r2-r2_i_i eor_r2-r1-r2_lsr_i	tst_r0-r1 sub_ne_r1-r0-r1 sub_eq_r1-r2-r1_lsl_i eor_r2-r1-r2_lsr_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 orr_r2-r0-r1 bfi_r3-r2_i_i	tst_r0-r1 mvn_r1-r0 orr_r2-r0-r1 bfi_r3-r2_i_i
bic_r0-r1-r2 lsr_r1-r3-r2 orr_r2-r0-r1 bic_r0-r1-r2	rsb_r0-r2-r2
orr_r0-r0-r1 and_r2-r0_i lsl_r1-r2_i mov_r0-r1_lsr_i	orr_r0-r0-r1 and_r0-r0_i
bic_r0-r1-r2 bic_r0-r0-r3 bic_r3-r0-r2 add_r0-r0-r3_ror_i	bic_r0-r1-r2 bic_r0-r0-r3 add_r0-r0-r0_ror_i
lsr_r0-r0_i eor_r0-r0-r1 and_r0-r0_i bfi_r2-r0_i_i	asr_r0-r0_i eor_r0-r0-r1 bfi_r2-r0_i_i
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r2 eor_r1-r1-r3 sub_r0-r3-r1_lsl_i	sub_r2-r2_i eor_r2-r2-r3 sub_r0-r3-r2_lsl_i
cmp_r0-r1 sub_cc_r2-r2_i sub_cs_r2-r2-r1 eor_r1-r2-r1 orr_r1-r1-r2	cmp_r0-r1 sub_cc_r2-r2_i sub_cs_r2-r2-r1 orr_r1-r1-r2
tst_r0-r1 mvn_eq_r1-r0 tst_r1-r0 and_eq_r2-r0-r2_lsl_i lsr_r3-r1-r2	tst_r0-r1 mvn_eq_r1-r0 and_eq_r2-r0-r2_lsl_i lsr_r3-r1-r2
bic_r0-r1-r2 lsl_r3-r3-r0 bic_r2-r3-r0 and_r2-r3-r2_lsl_i and_r3-r2_i	and_r2-r3-r2_lsl_i and_r3-r2_i
orr_r0-r1_i sub_r2-r0_i mvn_r1-r2	bic_r2-r1_i mvn_r1-r2
mov_r0-r1 bic_r2-r0-r1 mvn_r0-r2 eor_r2-r1-r0_lsr_i	eor_r2-r1_i
tst_r0-r1 eor_eq_r2-r1-r0 and_r3-r2-r1 orr_r0-r3-r2 orr_r0-r2-r0_ror_i	tst_r0-r1 add_ge_r2-r1-r0 orr_r0-r2-r2_ror_i
mov_r0-r1 bfi_r2-r0_i_i eor_r3-r0-r2 asr_r1-r3_i	bfi_r2-r1_i_i eor_r3-r1-r2 asr_r1-r3_i
bfi_r0-r1_i_i rsb_r2-r1-r0 orr_r3-r3_i and_r1-r3-r2 bfi_r2-r1_i_i	bfi_r0-r1_i_i rsb_r2-r1-r0 bfi_r2-r2_i_i
add_r0-r1-r1 lsr_r2-r1_i bic_r3-r0-r2 orr_r2-r0-r3	add_r2-r1-r1
orr_r0-r1-r2 bic_r0-r1-r0 bfi_r2-r1_i_i rsb_r0-r0_i orr_r0-r2-r0_asr_i	bfi_r2-r1_i_i and_r0-r2-r2
cmp_r0_i mov_lt_r1-r0_ror_i bfi_r1-r1_i_i mov_r2-r1_ror_i mov_r1-r2	cmp_r0_i mov_lt_r1-r0_ror_i mvn_ne_r0-r1_asr_i mov_r2-r1_ror_i mov_r1-r2
mov_r0-r1_ror_i mov_r2-r0 orr_r0-r2_i orr_r2-r0-r2	mov_r0-r1_ror_i orr_r0-r0_i mov_r2-r0
bic_r0-r0-r1 bic_r2-r0-r3 eor_r1-r3-r2 eor_r0-r1-r3_lsr_i	bic_r0-r0-r1 orr_r1-r0-r3 eor_r0-r1-r3_lsr_i
cmp_r0-r1 mvn_ls_r1-r0 bfi_r0-r0_i_i sub_r1-r2-r1_lsr_i bic_r3-r1-r0	cmp_r0-r1 mvn_ls_r1-r0 sub_r1-r2-r1_lsr_i bic_r3-r1-r0
cmp_r0-r1 mov_ne_r2-r3 mov_r3-r2 orr_r1-r2-r3 mov_r3-r1	cmp_r0-r1 mov_eq_r3-r2
tst_r0-r1 mov_eq_r2_i mov_eq_r2_i lsl_r0-r1-r1 eor_r2-r2-r0_asr_i	tst_r0-r1 mov_ls_r2_i lsl_r0-r1-r1 eor_r2-r2-r0_asr_i
mov_r0-r1_asr_i mov_r2-r0 bic_r3-r0-r2 lsr_r0-r0-r3	mov_r0-r1_asr_i
bic_r0-r1-r0 mov_r2-r0 bic_r3-r2-r3 and_r3-r3_i	bic_r2-r1-r0 bic_r3-r2-r3 and_r3-r3_i
bic_r0-r1-r2 bic_r2-r3-r0 mov_r3-r0 and_r3-r2-r3_asr_i	bic_r0-r1-r2 unk bic_r3-r3-r2
bfi_r0-r1_i_i bic_r0-r0-r2 add_r2-r0-r2	bfi_r0-r1_i_i orr_r2-r0-r2
rsb_r0-r0-r1 bic_r0-r0-r1 lsl_r2-r0_i mvn_r0-r2 orr_r3-r0-r2_lsr_i	rsb_r0-r0-r1 mvn_r0-r0_lsl_i orr_r3-r0-r1_ror_i
lsl_r0-r1_i mvn_r2-r0 add_r1-r2_i mov_r2-r1	mvn_r2-r1_lsl_i add_r1-r2_i mov_r2-r1
eor_r0-r0-r1 bic_r0-r0-r2 bic_r0-r0-r2 mov_r2-r0	eor_r0-r0-r1 bic_r0-r0-r2 mov_r2-r0
tst_r0-r1 mov_ne_r1_i mov_eq_r1-r2 rsb_r1-r0-r1 mov_r0-r1 mov_r1-r2 add_r2-r1-r0	tst_r0-r1 mov_ne_r1_i mov_ge_r1-r2 rsb_r1-r0-r1 add_r2-r2-r1
cmp_r0_i mvn_ls_r0-r1 rsb_ls_r0-r1-r2_asr_i bfi_r3-r0_i_i	cmp_r0_i sub_ls_r0-r1-r2_asr_i bfi_r3-r0_i_i
tst_r0-r1 mvn_ne_r2-r3 bic_r3-r2-r0 mov_r1-r3	tst_r1-r0 mvn_ne_r2-r3 bic_r1-r2-r0
bfi_r0-r1_i_i mov_r1-r0 bfi_r1-r1_i_i bfi_r2-r1_i_i bic_r1-r0-r2	bfi_r0-r1_i_i bfi_r2-r1_i_i bic_r1-r0-r2
sub_r0-r1-r0 bic_r0-r0-r1 orr_r2-r1-r0 orr_r0-r2_i	rsb_r0-r0-r1 orr_r2-r1-r0 orr_r0-r2_i
mov_r0-r1_asr_i mov_r2-r0 bic_r0-r1-r0 and_r3-r0-r2 add_r1-r0-r3	bic_r1-r1-r1_asr_i
tst_r0_i mov_eq_r1-r0 bic_r1-r2-r1 bic_r1-r1-r2	mov_r1_i
mvn_r0-r1 bic_r2-r0-r3 bic_r2-r3-r2 bic_r0-r3-r2	mov_r0_i
tst_r0_i mov_eq_r1_i bfi_r2-r2_i_i eor_r2-r2-r1_lsl_i mov_r3-r2 mov_r0-r3	tst_r0_i mov_eq_r1_i eor_r2-r2-r1_lsl_i mov_r3-r2 mov_r0-r3
and_r0-r1-r2 rsb_r3-r1-r0 mov_r1-r2_lsl_i rsb_r3-r1-r3 rsb_r0-r2-r3	and_r0-r1-r2 add_r1-r1-r2_lsl_i rsb_r3-r1-r0 rsb_r0-r2-r3
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 and_r2-r0_i	mov_r2_i bic_r2-r2-r1
bfi_r0-r1_i_i sub_r2-r1_i rsb_r1-r2-r0_asr_i add_r2-r2-r1 sub_r3-r2_i	bfi_r0-r1_i_i mov_r2-r0_asr_i sub_r3-r2_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 orr_r1-r1-r0	unk
tst_r0_i mov_eq_r0_i eor_r1-r0-r1 eor_r2-r0-r1 rsb_r2-r2_i	mov_r0_i eor_r1-r0-r1 eor_r2-r0-r1 rsb_r2-r2_i
add_r0-r1-r2 tst_r0-r3 mvn_eq_r0-r3 bic_r2-r3-r0	add_r0-r1-r2 bic_r2-r3-r0
add_r0-r1_i mov_r2-r0 bfi_r0-r2_i_i	add_r0-r1_i
bfi_r0-r1_i_i mvn_r2-r0 mvn_r0-r2 mov_r1-r0	bfi_r0-r1_i_i mov_r1-r0
rsb_r0-r1-r2_ror_i mvn_r1-r0 mov_r2-r1_lsl_i bfi_r3-r2_i_i orr_r0-r3_i	orr_r0-r3_i
bic_r0-r1-r0 bic_r2-r3-r1 bic_r0-r2-r0 lsr_r1-r0-r2 bfi_r1-r1_i_i	bic_r0-r1-r0 bic_r2-r3-r1 lsr_r1-r2-r2 bfi_r1-r1_i_i
asr_r0-r0-r1 lsr_r2-r2_i mvn_r1-r0 bic_r3-r1-r2	asr_r0-r0-r1 unk sub_r3-r3-r0
ror_r0-r0_i mvn_r1-r2 rsb_r3-r1-r0_lsl_i ror_r1-r2_i rsb_r3-r1-r3	ror_r0-r0_i mvn_r1-r2 rsb_r3-r1-r0_lsl_i sub_r3-r3-r2_ror_i
cmp_r0-r1 add_ne_r1-r1_i bfi_r2-r2_i_i bfi_r1-r1_i_i bic_r1-r1-r2	cmp_r0-r1 add_ne_r1-r1_i bfi_r1-r1_i_i bic_r1-r1-r2
cmp_r0-r1 mvn_ls_r2-r1 mvn_hi_r2-r1 bic_r2-r2-r0	mvn_r2-r1 bic_r2-r2-r0
sub_r0-r0-r1 bic_r1-r0-r1 bic_r2-r0-r1 eor_r3-r0-r2 sub_r0-r2-r3	sub_r0-r0-r1 bic_r1-r0-r1 bic_r2-r0-r1 rsb_r0-r0-r2_lsl_i
orr_r0-r1-r2 bfi_r0-r0_i_i bfi_r1-r0_i_i bfi_r0-r1_i_i	orr_r0-r1-r2 bfi_r0-r0_i_i bfi_r0-r0_i_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 bic_r1-r2-r0 mvn_r3-r1 mvn_r1-r3	bic_r1-r1_i and_r1-r1-r2 mvn_r3-r1 mvn_r1-r3
cmp_r0_i mov_lt_r0_i sub_r1-r0-r1_lsl_i rsb_r1-r0-r1	sub_r1-r0-r1_lsl_i rsb_r1-r0-r1
bic_r0-r1-r0 lsr_r0-r0-r2 eor_r3-r0-r2_lsr_i orr_r0-r3-r2 bic_r1-r2-r0	eor_r1-r0-r0
mvn_r0-r1 cmp_r1-r0 mvn_ne_r1-r0 rsb_r1-r2-r1_asr_i	rsb_r1-r2-r1_asr_i
cmp_r0_i add_cs_r1-r0-r2 and_r2-r1_i asr_r1-r2_i	and_r2-r1_i asr_r1-r2_i
mvn_r0-r1 bic_r0-r0-r1 mvn_r2-r0 rsb_r1-r2-r0_lsl_i	mvn_r0-r1 rsb_r1-r1-r0_lsl_i
tst_r0-r1 orr_ne_r2-r1_i mov_r0-r2 bic_r2-r2-r0	sub_r2-r0-r0
asr_r0-r1-r2 eor_r3-r0-r2 mov_r1-r3 lsl_r0-r3-r1 and_r0-r0_i	asr_r0-r1-r2 eor_r3-r0-r2 lsl_r0-r3-r3 and_r0-r0_i
bfi_r0-r1_i_i cmp_r0_i mov_ls_r0_i bfi_r0-r0_i_i	cmp_r0_i mov_ls_r0_i bfi_r0-r0_i_i
lsl_r0-r1_i ror_r2-r0_i asr_r3-r2_i mvn_r2-r3	mvn_r2_i
and_r0-r1_i orr_r2-r0_i mvn_r3-r2 eor_r0-r1_i bic_r3-r0-r3	mvn_r3_i eor_r0-r1_i bic_r3-r0-r3
cmp_r0-r1 mov_hi_r2_i bic_r1-r2-r3 bic_r3-r2-r3 rsb_r2-r1-r3	sub_r2-r3-r3
cmp_r0-r1 sub_lt_r0-r0_i orr_r2-r0-r3 orr_r0-r2-r3 bfi_r2-r0_i_i	cmp_r0-r1 sub_lt_r0-r0_i orr_r2-r0-r3 bfi_r2-r2_i_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 mov_r1-r2	mvn_r2-r3 mov_r1-r2
tst_r0_i orr_ne_r1-r0-r2_lsl_i orr_eq_r1-r0-r3 bic_r2-r0-r1 mov_r0-r2	mov_r0_i
tst_r0_i mov_ne_r0_i mov_eq_r0_i bic_r0-r0-r1 mvn_r2-r0 asr_r0-r2_i bfi_r2-r0_i_i	mov_r0_i bic_r0-r0-r1 mvn_r2-r0 ror_r0-r2_i bfi_r2-r0_i_i
asr_r0-r1_i bfi_r2-r0_i_i eor_r3-r2-r0_ror_i asr_r0-r3_i bfi_r1-r0_i_i	asr_r0-r1_i unk asr_r0-r3_i bfi_r1-r0_i_i
bic_r0-r1-r2 mvn_r3-r0 bic_r0-r3-r2 bfi_r2-r0_i_i	mvn_r3-r1 bic_r0-r3-r2 bfi_r2-r0_i_i
tst_r0-r1 mvn_eq_r0-r1 tst_r0-r1 add_eq_r2-r1-r2 add_r2-r2_i	tst_r0-r1 add_ls_r2-r1-r2 add_r2-r2_i
mov_r0-r1 and_r2-r0-r1 sub_r0-r0-r2_ror_i bic_r3-r0-r1 and_r3-r3_i	rsb_r2-r1-r1_ror_i and_r3-r2-r2_lsr_i
tst_r0-r1 add_eq_r2-r1_i add_r3-r2-r1 add_r1-r0_i bic_r1-r3-r1 bic_r3-r1-r3	rsb_r3-r1-r1
tst_r0_i mov_eq_r1_i orr_r1-r1-r2 bfi_r0-r3_i_i and_r0-r0-r1_ror_i rsb_r3-r1-r0_asr_i	tst_r0_i mov_eq_r1_i orr_r1-r1-r2 and_r0-r0-r1_ror_i rsb_r3-r1-r0_asr_i
and_r0-r1-r2 bic_r0-r0-r2 add_r3-r0_i eor_r0-r3_i	mov_r0_i bic_r0-r0_i
orr_r0-r1-r2 mvn_r2-r0 mov_r1-r2 bic_r3-r1-r2	rsb_r3-r2-r2
tst_r0-r1 add_ne_r2-r2-r0 eor_eq_r2-r1_i bfi_r2-r2_i_i	tst_r0-r1 add_ne_r2-r2-r0 eor_cs_r2-r1_i
cmp_r0_i sub_cc_r0-r1_i eor_r2-r0-r3 eor_r2-r3-r2 bfi_r1-r2_i_i mov_r2-r1	cmp_r0_i sub_eq_r0-r0_i add_ls_r0-r0-r1 bfi_r1-r0_i_i mov_r2-r1
tst_r0-r1 mov_eq_r1-r2_lsr_i bic_r3-r0-r1 bic_r3-r3-r1 sub_r3-r3-r1	tst_r0-r1 mov_eq_r1-r2_lsr_i bic_r3-r0-r1 sub_r3-r3-r1
lsl_r0-r1_i lsr_r0-r2-r0 bic_r0-r0-r3 add_r3-r0-r0_lsl_i eor_r0-r3-r0_asr_i	bic_r0-r2-r3 eor_r3-r0-r0_lsl_i eor_r0-r3-r0_asr_i
tst_r0-r1 mov_ne_r1-r2 rsb_r1-r2-r1_ror_i mov_r0-r1 sub_r0-r1-r0	mov_r0_i
and_r0-r0-r1 sub_r2-r2_i sub_r3-r0-r2 bfi_r2-r3_i_i asr_r1-r2_i	sub_r2-r2_i asr_r1-r2_i
sub_r0-r1-r2 mov_r3-r0 bic_r3-r3-r0 ror_r0-r0_i lsr_r0-r0-r3	sub_r0-r1-r2 ror_r0-r0_i
sub_r0-r1-r2_ror_i and_r3-r3-r0 orr_r3-r0-r3 and_r3-r3-r0	sub_r3-r1-r2_ror_i
cmp_r0_i eor_eq_r1-r1-r0 add_r2-r1_i sub_r3-r2-r1	mov_r3_i
mov_r0-r1 sub_r0-r0-r1 rsb_r1-r1-r0_asr_i bic_r2-r0-r1 add_r1-r2_i	mov_r1_i
rsb_r0-r1-r2_lsl_i add_r2-r0_i bic_r0-r0-r2 bic_r2-r0-r2	rsb_r0-r1-r2_lsl_i add_r2-r0_i bic_r2-r0-r2
tst_r0_i mov_eq_r1-r2_asr_i mov_r2-r1_lsr_i mvn_r3-r2 orr_r0-r2-r3	mvn_r0_i
bfi_r0-r1_i_i bfi_r2-r0_i_i rsb_r0-r2-r3 sub_r2-r0_i	bfi_r2-r0_i_i rsb_r0-r2-r3 sub_r2-r0_i
tst_r0-r1 mvn_eq_r0-r2 add_r3-r0_i sub_r3-r3-r0	mov_r3_i
ror_r0-r0_i lsr_r1-r1_i eor_r1-r1-r0 and_r1-r1_i	ror_r0-r0_i add_r2-r0-r1_ror_i and_r1-r2_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 add_r3-r2-r3 add_r1-r3-r1	mvn_r2-r3 add_r3-r2-r3 add_r1-r3-r1
tst_r0-r1 mov_ne_r0-r2 eor_r1-r2-r3_lsr_i and_r0-r1-r0 and_r1-r1-r0	tst_r0-r1 mov_ne_r0-r2 eor_r1-r2-r3_lsr_i and_r1-r1-r0
bic_r0-r1-r2 bic_r0-r2-r0 rsb_r1-r1-r0 eor_r0-r1_i	rsb_r1-r1-r2 eor_r0-r1_i
cmp_r0-r1 mov_cc_r2-r0_lsr_i mov_cs_r2-r0_lsl_i bfi_r2-r2_i_i orr_r1-r2_i ror_r3-r1-r0 lsr_r1-r3_i	cmp_r0-r1 mov_cc_r2-r0_lsr_i mov_cs_r2-r0_lsl_i orr_r1-r2_i ror_r3-r1-r0 lsr_r1-r3_i
orr_r0-r0-r1 bfi_r1-r1_i_i lsr_r1-r1_i orr_r2-r1-r0_asr_i	orr_r0-r0-r1 bfi_r1-r1_i_i asr_r2-r0_i
tst_r0-r1 and_ne_r2-r2-r0 mvn_ne_r2-r0 bfi_r1-r2_i_i mvn_r2-r0 bic_r2-r2-r1	tst_r0-r1 mvn_ne_r2-r0 bfi_r1-r2_i_i mvn_r2-r0 bic_r2-r2-r1
lsr_r0-r1_i tst_r0_i mov_ne_r0_i bfi_r2-r0_i_i	lsr_r0-r1_i bfi_r2-r0_i_i
tst_r0_i and_ne_r1-r2-r3 and_eq_r1-r3-r2 ror_r0-r1_i orr_r1-r0-r1	and_r1-r3-r2 ror_r0-r1_i orr_r1-r0-r1
tst_r0-r1 rsb_ne_r2-r0_i rsb_eq_r2-r0_i eor_r2-r3-r2 bfi_r1-r2_i_i	tst_r0-r1 rsb_r2-r0_i eor_r2-r3-r2 bfi_r1-r2_i_i
tst_r0_i and_eq_r1-r2-r0_ror_i orr_r1-r2-r1 orr_r0-r1-r2	tst_r0_i and_eq_r1-r2-r0_ror_i orr_r0-r1-r2
mov_r0-r1 bic_r2-r2-r0 orr_r1-r2-r1_lsr_i rsb_r3-r3-r1	bic_r2-r2-r1 orr_r1-r2-r1_lsr_i rsb_r3-r3-r1
add_r0-r1_i bfi_r0-r0_i_i mvn_r2-r0 asr_r2-r2_i	add_r0-r1_i bfi_r0-r0_i_i mvn_r2-r0_asr_i
bic_r0-r0-r1 lsl_r2-r0_i and_r3-r2_i sub_r1-r3_i rsb_r0-r2-r1_asr_i	bic_r0-r0-r1 lsl_r2-r0_i unk rsb_r0-r2-r1_asr_i
bic_r0-r1-r0 add_r2-r0-r3_lsl_i add_r1-r3-r2_lsl_i sub_r0-r1-r0 bic_r0-r0-r1	bic_r0-r1-r0 add_r1-r3-r0_lsl_i sub_r0-r1-r0 bic_r0-r0-r1
cmp_r0-r1 mvn_cs_r2-r1 mov_r3-r2 rsb_r2-r3-r2	rsb_r2-r2-r2
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 mov_r1-r2_lsl_i eor_r1-r1-r3 eor_r2-r1_i	mvn_r2-r1 mov_r1-r2_lsl_i eor_r1-r1-r3 eor_r2-r1_i
mov_r0-r1 rsb_r0-r0-r2 sub_r0-r0_i	rsb_r0-r1-r2 sub_r0-r0_i
and_r0-r1_i and_r0-r0-r2 orr_r3-r0_i bic_r3-r3-r0	and_r0-r1_i and_r0-r0-r2 eor_r3-r0_i
bic_r0-r1-r2 tst_r2-r0 mvn_eq_r2-r1 mov_r1-r2	mvn_r2-r1 mov_r1-r2
tst_r0-r1 orr_eq_r1-r2-r3 and_r2-r1_i lsr_r3-r2_i	and_r2-r1_i asr_r3-r2_i
tst_r0_i add_ne_r1-r1-r2 add_eq_r1-r1-r3_lsr_i bic_r1-r1-r2 and_r3-r2-r1	rsb_r3-r1-r1
eor_r0-r1_i lsl_r1-r0_i bfi_r2-r0_i_i orr_r0-r1-r2_lsl_i	eor_r0-r1_i lsl_r1-r0_i orr_r0-r1-r2_lsl_i
mov_r0-r1 and_r1-r0-r1_asr_i rsb_r1-r1-r2 orr_r0-r1-r2_asr_i	and_r1-r1-r1_asr_i rsb_r1-r1-r2 orr_r0-r1-r2_asr_i
add_r0-r1_i lsl_r1-r0-r0 bic_r0-r1-r2 bic_r3-r0-r1 sub_r2-r0-r3_lsr_i	add_r0-r1_i lsl_r1-r0-r0 bic_r0-r1-r2 sub_r2-r0-r1_lsl_i
cmp_r0-r1 mvn_cc_r0-r2 bfi_r0-r0_i_i sub_r2-r0-r3_asr_i	cmp_r0-r1 mvn_cc_r0-r2 sub_r2-r0-r3_asr_i
lsr_r0-r1_i mov_r2-r0_asr_i mvn_r3-r2 bfi_r3-r3_i_i mvn_r2-r3	lsr_r0-r1_i mov_r2-r0_asr_i bfi_r2-r2_i_i
add_r0-r0-r1 sub_r0-r0-r1 bic_r0-r0-r2 mov_r3-r0	bic_r0-r0-r2 mov_r3-r0
cmp_r0-r1 sub_ge_r2-r2_i sub_eq_r2-r1-r2_ror_i bfi_r1-r2_i_i and_r3-r1_i	and_r3-r1_i
orr_r0-r1-r0_lsr_i asr_r1-r2_i bic_r0-r0-r1 orr_r1-r0-r2_asr_i	orr_r0-r1-r0_lsr_i bic_r0-r0-r2_asr_i orr_r1-r0-r2_asr_i
orr_r0-r1_i and_r2-r0_i add_r2-r2_i orr_r0-r2_i	mov_r0_i
tst_r0-r1 mvn_eq_r0-r2 mov_r3-r2 orr_r1-r0_i sub_r3-r1-r3_asr_i	tst_r0-r1 mvn_cs_r0-r2 orr_r1-r0_i sub_r3-r1-r2_asr_i
bic_r0-r1-r2 tst_r2-r0 mvn_eq_r1-r3 orr_r0-r1_i	mvn_r1-r3 orr_r0-r1_i
sub_r0-r0-r1 asr_r2-r0_i bic_r3-r2-r0 bfi_r3-r3_i_i mvn_r1-r3	rsb_r3-r1-r0 unk bfi_r1-r1_i_i
rsb_r0-r1_i lsl_r2-r0-r0 mvn_r1-r2 eor_r2-r2-r1	mvn_r2_i
mov_r0-r1 mvn_r2-r0 mov_r3-r2 bfi_r3-r3_i_i	mvn_r2-r1 mov_r3-r2 bfi_r3-r2_i_i
ror_r0-r0_i and_r1-r1-r2 lsr_r2-r0-r1 bic_r1-r2-r0 mov_r0-r1_lsr_i	sub_r0-r1-r1
mov_r0-r1_lsl_i asr_r2-r1-r0 eor_r3-r2-r3	eor_r3-r1-r3 lsl_r2-r1-r1
add_r0-r0-r0_ror_i bfi_r1-r1_i_i bic_r2-r0-r1 mov_r3-r2_asr_i mov_r0-r3	add_r0-r0-r0_ror_i bfi_r1-r1_i_i bic_r2-r0-r1 asr_r0-r2_i
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r2 mvn_r1-r0	sub_r1-r2_i
mov_r0-r1_lsl_i bic_r0-r0-r1 lsl_r2-r0_i ror_r2-r2_i	mov_r2_i
bfi_r0-r1_i_i sub_r2-r2-r0 add_r3-r0-r0 bic_r0-r3-r2 rsb_r2-r0-r3	bfi_r0-r1_i_i sub_r2-r2-r0 add_r1-r0-r0 and_r2-r1-r2
bic_r0-r1-r2 mov_r1-r3 add_r3-r1-r0_asr_i	bic_r0-r1-r2 add_r3-r3-r0_asr_i
bfi_r0-r0_i_i mvn_r1-r2 eor_r2-r1-r0_lsl_i orr_r2-r2-r1_asr_i	mvn_r1-r2 eor_r2-r1-r0_lsl_i orr_r2-r2-r1_asr_i
tst_r0_i mov_ne_r0-r1 mov_eq_r0_i bic_r2-r0-r2 eor_r0-r1_i bic_r0-r2-r0	mov_r0_i bic_r2-r0-r2 eor_r0-r1_i bic_r0-r2-r0
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 and_r1-r2-r0 sub_r1-r1_i bfi_r1-r1_i_i add_r3-r1_i	cmp_r0-r1 mvn_r2-r1 and_r1-r2-r0 sub_r1-r1_i bfi_r1-r1_i_i add_r3-r1_i
sub_r0-r1-r2 sub_r1-r1-r0 eor_r0-r2-r1 mov_r2-r0	eor_r2-r0-r0
cmp_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 bfi_r2-r0_i_i mvn_r0-r2	mvn_r0-r2 bfi_r2-r0_i_i mvn_r0-r2
lsr_r0-r0_i bfi_r1-r2_i_i bic_r3-r2-r1 orr_r3-r3-r0_lsr_i mov_r0-r3_lsr_i	lsr_r0-r0_i bfi_r1-r2_i_i bic_r3-r2-r1 lsr_r0-r3_i
rsb_r0-r0-r1_ror_i asr_r0-r0-r1 ror_r2-r0_i bic_r1-r1-r2 bic_r0-r2-r1	rsb_r0-r0-r1_ror_i asr_r0-r0-r1 ror_r0-r0_i
tst_r0-r1 rsb_ne_r1-r1-r0_lsl_i rsb_eq_r1-r0_i asr_r2-r1_i lsr_r3-r2_i	tst_r0-r1 rsb_ne_r1-r1-r0_lsl_i rsb_eq_r1-r0_i lsr_r3-r1_i
bic_r0-r1-r2 bic_r1-r2-r0 add_r0-r1-r0 mov_r3-r2 orr_r2-r0-r3	orr_r2-r1-r2
cmp_r0-r1 mov_cs_r2_i mvn_r1-r2 mvn_r2-r1	cmp_r0-r1 mov_cs_r2_i
cmp_r0_i mvn_ne_r1-r0 mov_ne_r1-r0 lsr_r2-r1_i orr_r3-r1-r2_ror_i	cmp_r0_i sub_ne_r1-r0_i lsr_r2-r1_i orr_r3-r1-r2_ror_i
tst_r0_i mvn_ne_r0-r1 mov_r2-r0 add_r2-r0-r2	tst_r0_i mvn_ne_r0-r1 add_r2-r0-r0
mov_r0-r1 lsl_r2-r0-r1 add_r2-r2-r1 and_r2-r0-r2	lsl_r2-r1-r1 add_r2-r2-r1 and_r2-r1-r2
bic_r0-r1-r2 eor_r2-r0_i mov_r3-r2 add_r3-r2-r3	bic_r0-r1-r2 eor_r2-r0_i add_r3-r2-r2
bic_r0-r1-r0 lsl_r1-r1-r0 and_r0-r2-r1 mvn_r3-r1 bic_r0-r0-r3	bic_r0-r1-r0 lsl_r1-r1-r0 and_r0-r2-r1
orr_r0-r1-r2_asr_i bfi_r2-r0_i_i asr_r1-r2_i rsb_r1-r1_i mov_r0-r1_lsr_i	asr_r1-r2_i rsb_r1-r1_i mov_r0-r1_lsr_i
cmp_r0_i mvn_cs_r1-r0 bfi_r2-r1_i_i orr_r2-r1-r2_lsl_i and_r2-r1-r2	cmp_r0_i mvn_cs_r1-r0 orr_r2-r1-r2_lsl_i and_r2-r1-r2
cmp_r0-r1 mvn_lt_r2-r0 mvn_ge_r2-r0 lsl_r1-r2-r1	mvn_r2-r0 lsl_r1-r2-r1
asr_r0-r0-r1 mov_r2-r0 sub_r0-r2-r0 bfi_r3-r2_i_i rsb_r3-r0-r3	asr_r0-r0-r1 bfi_r3-r0_i_i
tst_r0-r1 mov_eq_r0-r2_ror_i mov_ne_r0_i mov_r1-r0 lsr_r3-r1_i	tst_r0-r1 mov_ge_r0-r2_ror_i mov_ne_r0_i lsr_r3-r0_i
mvn_r0-r1 asr_r2-r2-r0 sub_r3-r0-r2 sub_r1-r3-r0 add_r0-r0-r1	mvn_r0-r1 asr_r2-r2-r0 sub_r0-r0-r2
tst_r0_i mov_ne_r1_i mov_r2-r1 mov_r1-r2	tst_r0_i mov_ne_r1_i
eor_r0-r0-r1 lsl_r2-r0-r0 mov_r3-r2 orr_r2-r2_i lsl_r1-r3-r2	mov_r1_i
bfi_r0-r1_i_i rsb_r0-r0-r1 mov_r2-r0	bfi_r0-r1_i_i sub_r2-r1-r0
ror_r0-r0-r1 eor_r0-r0-r2 rsb_r1-r0_i mvn_r3-r1 bic_r3-r3-r1	ror_r0-r0-r1 eor_r0-r0-r2 rsb_r1-r0_i mvn_r3-r1
tst_r0-r1 eor_eq_r0-r0-r1 mvn_r1-r0 orr_r2-r0-r1 eor_r1-r2-r0	tst_r0-r1 eor_eq_r0-r0-r1 mvn_r1-r0
cmp_r0-r1 mvn_cc_r0-r1 mvn_cs_r0-r2 mov_r1-r0 asr_r2-r1_i mov_r0-r2	cmp_r0-r1 mvn_ne_r0-r1 mvn_cs_r0-r2 asr_r2-r0_i mov_r0-r2
cmp_r0-r1 add_cc_r2-r2-r1 add_cs_r2-r1-r2 eor_r3-r2-r3 and_r2-r3_i	add_r2-r2-r1 eor_r3-r2-r3 and_r2-r3_i
tst_r0_i sub_eq_r1-r2-r0 sub_r1-r0-r1 bfi_r2-r1_i_i lsl_r2-r2_i bfi_r1-r2_i_i	tst_r0_i sub_eq_r1-r2-r0 lsl_r2-r1_i sub_r1-r0-r1 bfi_r1-r2_i_i
add_r0-r1-r2_ror_i eor_r3-r2-r0_lsr_i orr_r3-r3_i mvn_r0-r3	orr_r3-r2_i mvn_r0-r3
tst_r0_i mvn_eq_r1-r2 mov_r2-r1 and_r0-r2_i orr_r0-r0_i	mov_r0_i
tst_r0-r1 eor_ne_r1-r2-r1 eor_eq_r1-r3-r0_lsr_i bfi_r1-r1_i_i bic_r0-r1-r2 rsb_r0-r0_i	tst_r0-r1 eor_ge_r1-r3-r0_lsr_i bic_r0-r1-r2 rsb_r0-r0_i
tst_r0-r1 mov_ne_r0_i mov_eq_r0_i and_r2-r1-r0_lsr_i	sub_r2-r0-r0
bic_r0-r1-r2 orr_r2-r1-r0 bic_r1-r0-r2 sub_r3-r1_i lsl_r3-r3-r3	mov_r3_i
cmp_r0-r1 mvn_cc_r0-r1 bic_r0-r2-r0 and_r0-r0-r2	cmp_r0-r1 mvn_cc_r0-r1 bic_r0-r2-r0
bfi_r0-r1_i_i bic_r0-r2-r0 and_r1-r0-r3 eor_r1-r0-r1 bfi_r1-r1_i_i	bfi_r0-r1_i_i bic_r0-r2-r0 bic_r1-r0-r3
asr_r0-r1_i bfi_r1-r0_i_i lsl_r2-r1_i bfi_r2-r2_i_i	mov_r2-r1_lsr_i ror_r2-r2_i
and_r0-r0_i mov_r1-r0 ror_r2-r1_i bfi_r0-r2_i_i	and_r0-r0_i
bic_r0-r1-r2 asr_r1-r0_i asr_r3-r0_i ror_r1-r1_i bic_r3-r1-r3	mov_r3_i
tst_r0-r1 mov_eq_r2_i ror_r1-r2_i and_r2-r1_i orr_r2-r2-r1	tst_r0-r1 mov_ls_r2_i ror_r1-r2_i bic_r2-r1_i
cmp_r0-r1 mvn_ls_r0-r2 mvn_hi_r0-r2 bfi_r2-r0_i_i asr_r3-r2-r2	cmp_r0-r1 mvn_r0-r2 bfi_r2-r0_i_i asr_r3-r2-r2
orr_r0-r1-r2 and_r1-r1_i asr_r3-r1-r0 lsr_r1-r3-r3	and_r1-r1_i
mvn_r0-r1 tst_r1-r0 and_eq_r2-r1_i mvn_r1-r2	and_r2-r1_i mvn_r1-r2
add_r0-r1-r2_lsl_i mov_r3-r1_asr_i bfi_r3-r3_i_i lsl_r1-r3-r3 bic_r3-r1-r0	eor_r3-r2-r2
rsb_r0-r1_i cmp_r0_i add_lt_r1-r1-r2_lsl_i and_r3-r1_i	mov_r1-r1 and_r3-r1_i
tst_r0-r1 mov_eq_r2_i mvn_eq_r2-r1 orr_r1-r2-r3_lsr_i bfi_r1-r1_i_i mvn_r0-r1	tst_r0-r1 mvn_ls_r2-r1 orr_r1-r2-r3_lsr_i bfi_r1-r1_i_i mvn_r0-r1
tst_r0-r1 sub_ne_r2-r3-r0_asr_i sub_eq_r2-r2_i mov_r0-r2 bfi_r2-r0_i_i	tst_r0-r1 sub_ne_r2-r3-r0_asr_i sub_ls_r2-r2_i bfi_r2-r2_i_i
cmp_r0_i mvn_cc_r0-r1 mvn_cs_r0-r1 rsb_r2-r3-r0 bfi_r3-r2_i_i	mvn_r0-r1 rsb_r2-r3-r0 bfi_r3-r2_i_i
mvn_r0-r1 mov_r1-r0_lsl_i bic_r2-r2-r1 bfi_r3-r2_i_i	bfi_r3-r2_i_i
tst_r0-r1 mvn_eq_r1-r2 bfi_r3-r1_i_i mov_r0-r3 ror_r1-r0_i asr_r0-r1_i	sub_r0-r3-r3_asr_i rsb_r0-r0-r3_asr_i
lsl_r0-r0_i sub_r1-r0_i mvn_r0-r1 bfi_r1-r0_i_i	mvn_r1-r0_lsl_i unk
asr_r0-r1_i mvn_r2-r0 mov_r1-r2 rsb_r0-r1_i	mvn_r2_i rsb_r0-r2-r1_asr_i
rsb_r0-r0_i mvn_r1-r0 mvn_r2-r1 bfi_r0-r2_i_i add_r2-r0-r2_ror_i	rsb_r1-r0_i add_r2-r1-r1_ror_i
tst_r0-r1 mov_eq_r2-r1 bfi_r1-r2_i_i and_r1-r1_i	and_r1-r1_i
mvn_r0-r1 lsr_r0-r2-r0 bic_r2-r1-r0 bic_r1-r0-r2	mvn_r0-r1 lsr_r1-r2-r0
bic_r0-r1-r0 mov_r1-r0_ror_i orr_r0-r0_i rsb_r1-r0-r1	bic_r0-r1-r0 orr_r2-r0_i rsb_r1-r2-r0_ror_i
and_r0-r1-r2_lsr_i mvn_r2-r0 bfi_r3-r2_i_i bfi_r2-r3_i_i asr_r2-r2_i	and_r0-r1-r2_lsr_i mvn_r2-r0_lsr_i
ror_r0-r1-r0 mov_r2-r3 rsb_r3-r2-r1_ror_i lsr_r0-r3-r0 rsb_r3-r0-r3_lsl_i	ror_r0-r1-r0 rsb_r3-r3-r1_ror_i lsr_r0-r3-r0 rsb_r3-r0-r3_lsl_i
bfi_r0-r1_i_i and_r2-r0-r2 asr_r2-r2_i asr_r2-r2_i	and_r2-r0-r2 asr_r2-r2_i
bic_r0-r1-r2 bfi_r2-r0_i_i mov_r0-r2 lsl_r1-r0-r0	bic_r0-r1-r2 bfi_r2-r0_i_i lsl_r1-r2-r2
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 bic_r3-r2-r0 lsr_r3-r3_i	mvn_r2-r0 lsr_r3-r2_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i bic_r3-r0-r2	tst_r0-r1 mov_ne_r2_i bic_r3-r0_i
and_r0-r1-r2_ror_i asr_r0-r2-r0 bic_r1-r0-r3 mvn_r0-r1 bfi_r3-r0_i_i	and_r0-r1-r2_ror_i asr_r0-r2-r0 unk bfi_r3-r0_i_i
bfi_r0-r1_i_i rsb_r1-r0_i mov_r2-r1 add_r0-r2-r2	bfi_r0-r1_i_i rsb_r1-r0_i add_r0-r1-r1
add_r0-r0_i bic_r1-r2-r0 mvn_r3-r1 mov_r2-r3	add_r0-r0_i bic_r1-r2-r0 mvn_r2-r1
cmp_r0-r1 add_ls_r2-r3-r0 eor_r0-r2_i bic_r3-r0-r1 lsr_r2-r3_i	cmp_r0-r1 add_ls_r2-r3-r0 bic_r3-r2-r1 lsr_r2-r3_i
tst_r0_i mvn_eq_r1-r2 bic_r1-r1-r2 and_r3-r2-r1 bic_r2-r3-r2	mov_r2_i
orr_r0-r1_i and_r2-r2-r0_lsl_i add_r2-r0-r2_asr_i bic_r3-r2-r3 and_r3-r2-r3	orr_r0-r1_i and_r2-r2-r0_lsl_i add_r2-r0-r2_asr_i bic_r3-r2-r3
mov_r0-r1 mov_r2-r0 rsb_r3-r2-r0 mvn_r1-r3 add_r3-r1-r1	mvn_r3_i
tst_r0-r1 mov_eq_r1_i bfi_r2-r1_i_i orr_r3-r2_i add_r1-r3-r3	orr_r3-r2_i add_r1-r3-r3
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 ror_r3-r2-r2	mvn_r3-r1 ror_r3-r3-r3
sub_r0-r1-r0_lsr_i mvn_r2-r1 mvn_r1-r2 bfi_r3-r1_i_i add_r3-r3-r0	bfi_r3-r1_i_i sub_r0-r1-r0_lsr_i add_r3-r3-r0
rsb_r0-r1-r2_asr_i bic_r2-r1-r3 sub_r1-r2-r0 rsb_r0-r0-r1	rsb_r0-r1-r2_asr_i bic_r2-r1-r3 sub_r0-r2-r0_lsl_i
add_r0-r1-r1 and_r1-r0_i mvn_r0-r1 lsr_r2-r0_i bic_r1-r0-r2	mvn_r1_i
mov_r0-r1 add_r2-r3-r0 lsr_r3-r3-r2 rsb_r0-r3-r0	add_r0-r1-r3 sub_r0-r1-r3_lsr-r0
bic_r0-r1-r0 lsr_r2-r0-r1 eor_r0-r1_i bic_r3-r2-r0 mvn_r0-r3	bic_r0-r1-r0 lsr_r2-r0-r1 eor_r0-r1_i unk
mvn_r0-r1 add_r2-r0_i mvn_r1-r2 ror_r2-r2_i bic_r2-r1-r2	sub_r1-r1_i and_r2-r1-r1_ror_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 eor_r2-r1-r3	mvn_r1-r0 eor_r2-r1-r3 tst_r0-r1
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3 mvn_r3-r0 eor_r0-r3-r0 bic_r1-r0-r3	tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3 mvn_r3-r0 bic_r1-r0-r3
mvn_r0-r1 orr_r0-r0-r1_ror_i bic_r0-r0-r2 orr_r3-r0-r2	mvn_r0-r1 orr_r0-r0-r1_ror_i orr_r3-r0-r2
tst_r0_i mov_ne_r1-r2 mov_eq_r1_i mov_r2-r1 orr_r0-r2_i	tst_r0_i mov_ne_r1-r2 mov_ls_r2_i orr_r0-r2_i
bic_r0-r0-r1 lsl_r2-r3_i sub_r0-r2-r0 bic_r3-r3-r1 bic_r2-r0-r3	bic_r0-r0-r1 rsb_r0-r0-r3_lsl_i bic_r3-r3-r1 bic_r2-r0-r3
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 and_r1-r2_i mov_r0-r1_ror_i and_r1-r0_i	eor_r1-r0-r0
rsb_r0-r1-r2 bfi_r1-r0_i_i eor_r1-r0-r1_lsr_i mov_r0-r1	rsb_r0-r1-r2 eor_r1-r0-r1_lsr_i mov_r0-r1
tst_r0-r1 eor_ne_r0-r0-r2 mvn_r2-r0 orr_r3-r2-r0	mvn_r3_i
tst_r0-r1 eor_ne_r2-r0-r2_ror_i eor_eq_r2-r3_i lsl_r1-r2_i and_r3-r1_i	unk lsl_r1-r2_i and_r3-r1_i
tst_r0-r1 mov_eq_r0-r2 mov_r1-r0 bfi_r3-r1_i_i bfi_r3-r3_i_i	unk bfi_r3-r3_i_i
cmp_r0_i mov_cs_r1_i mvn_r2-r1 add_r2-r2_i rsb_r0-r2_i	cmp_r0_i mov_cs_r1_i rsb_r2-r1_i rsb_r0-r2_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 bic_r0-r0-r1 bfi_r2-r0_i_i bic_r1-r2-r0	mvn_r1-r2 bic_r0-r0-r1 bfi_r2-r0_i_i bic_r1-r2-r0
mvn_r0-r1 add_r2-r1-r2 bic_r3-r0-r2 bic_r0-r2-r3	add_r0-r1-r2
cmp_r0-r1 mvn_ls_r0-r1 and_r0-r2-r0_lsr_i and_r1-r3-r0_lsr_i	bic_r1-r0-r0
asr_r0-r1_i orr_r2-r0-r2_asr_i bic_r0-r0-r2 eor_r0-r0_i	mov_r0_i
cmp_r0_i mov_ge_r1-r2 mvn_r2-r1 orr_r1-r1-r2 orr_r1-r1-r3	unk
cmp_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 orr_r0-r1-r0_ror_i bic_r1-r2-r0	mvn_r1-r0 orr_r0-r1-r0_ror_i bic_r1-r2-r0
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i bfi_r0-r1_i_i	mov_r1_i bfi_r0-r1_i_i
ror_r0-r0_i add_r0-r0-r0 lsr_r0-r0_i lsr_r1-r0-r0	mov_r1_i
bfi_r0-r1_i_i bic_r1-r2-r0 bfi_r1-r1_i_i bfi_r0-r1_i_i sub_r2-r0_i	bfi_r0-r1_i_i bic_r1-r2-r0 bfi_r0-r1_i_i sub_r2-r0_i
tst_r0_i mvn_ne_r1-r2 tst_r0_i mvn_eq_r2-r1 and_r0-r2_i	tst_r0_i mvn_eq_r2-r1 and_r0-r2_i
tst_r0-r1 mov_ne_r0-r2 sub_r3-r0_i orr_r3-r3_i eor_r1-r3_i	tst_r0-r1 mov_ne_r0-r2 sub_r3-r0_i bic_r1-r3_i
cmp_r0_i mov_ls_r1_i mov_hi_r1_i sub_r2-r2-r1 rsb_r3-r2_i	sub_r3-r2_i rsb_r3-r3_i
lsr_r0-r1_i ror_r0-r0_i rsb_r1-r1-r0_ror_i mov_r2-r1	rsb_r2-r1-r1_lsr_i
cmp_r0_i mov_ls_r1-r0 mov_ls_r1-r2 bic_r3-r2-r1 mov_r2-r3	cmp_r0_i and_ls_r1-r2-r2 bic_r3-r2-r1 mov_r2-r3
tst_r0-r1 mvn_eq_r2-r1 mov_r3-r1 orr_r2-r2-r3	tst_r0-r1 mvn_ge_r2-r1 orr_r2-r2-r1
eor_r0-r1_i orr_r1-r0_i bic_r2-r1-r3 and_r2-r3-r2	mov_r2_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 mov_r1-r0 and_r0-r1-r0	mvn_r0-r2
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 and_r1-r3-r1 asr_r3-r1-r2 mov_r0-r3_ror_i	lsr_r2-r2_i bic_r1-r3-r2 asr_r3-r1-r2 mov_r0-r3_ror_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 sub_r0-r0-r2_lsl_i	mvn_r2-r1 sub_r0-r0-r2_lsl_i
bic_r0-r1-r2 bic_r1-r1-r2 lsr_r2-r0-r2 sub_r3-r1-r2_asr_i	bic_r0-r1-r2 lsr_r2-r0-r2 sub_r3-r0-r2_asr_i
tst_r0_i mov_eq_r1_i bfi_r1-r1_i_i	tst_r0_i mov_ge_r1_i
bic_r0-r1-r0 eor_r2-r0-r1 add_r2-r2-r1_lsr_i eor_r0-r2-r3	and_r2-r0-r1 add_r2-r2-r1_lsr_i eor_r0-r2-r3
add_r0-r1-r2_ror_i mov_r3-r0 rsb_r0-r0-r3 add_r0-r0-r3	add_r0-r1-r2_ror_i
sub_r0-r1-r2_lsr_i mvn_r2-r0 orr_r2-r0-r2_ror_i bic_r2-r0-r2	rsb_r2-r2-r2
and_r0-r1-r2 asr_r0-r0-r1 mov_r3-r0 bfi_r1-r3_i_i	and_r0-r1-r2 asr_r0-r0-r1 bfi_r1-r0_i_i
bic_r0-r1-r0 and_r2-r1-r0 eor_r3-r0-r2_lsl_i asr_r3-r3_i eor_r3-r3_i	bic_r0-r1-r0 eor_r3-r0-r0_lsl_i asr_r3-r3_i eor_r3-r3_i
cmp_r0-r1 mvn_ne_r1-r2 bic_r3-r0-r1 eor_r2-r3-r0 and_r2-r3-r2	mov_r2_i
mov_r0-r1 bic_r0-r0-r1 mvn_r2-r3 eor_r1-r2-r0	mvn_r1-r3
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i ror_r2-r1-r0 asr_r1-r2_i	mov_r1_i ror_r2-r1-r0 asr_r1-r2_i
eor_r0-r1_i mov_r2-r0 add_r1-r2-r2 mvn_r2-r1	eor_r0-r1_i add_r1-r0-r0 mvn_r2-r1
bfi_r0-r1_i_i bic_r0-r1-r0 lsl_r2-r0_i lsr_r1-r2_i eor_r1-r2-r1	bic_r0-r1-r0 lsl_r2-r0_i asr_r1-r2_i
orr_r0-r1_i bic_r2-r0-r1 bic_r0-r2-r0	bic_r0-r0-r0
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r2 bic_r2-r1-r0	mvn_r1-r2 bic_r2-r1-r0
sub_r0-r0-r1 mov_r2-r0 orr_r1-r2_i	sub_r0-r0-r1 orr_r1-r0_i
mov_r0-r1 tst_r0-r2 mvn_ne_r3-r0 eor_r2-r2-r3	tst_r1-r2 mvn_ne_r3-r1 eor_r2-r2-r3
asr_r0-r1-r1 mov_r2-r0 and_r1-r2_i lsr_r2-r1_i and_r0-r2_i	rsb_r0-r2-r2
bic_r0-r0-r1 bic_r2-r3-r0 and_r2-r2_i bic_r2-r2-r3	mov_r2_i
orr_r0-r1-r0_lsl_i add_r1-r2-r3_lsr_i orr_r3-r0-r1_asr_i mov_r0-r3 and_r2-r0_i	orr_r0-r1-r0_lsl_i add_r1-r2-r3_lsr_i orr_r3-r0-r1_asr_i and_r2-r3_i
and_r0-r1-r2_lsr_i eor_r2-r1-r0_lsl_i bfi_r0-r2_i_i eor_r1-r0_i	and_r0-r1-r2_lsr_i bfi_r0-r1_i_i eor_r1-r0_i
add_r0-r0-r1_lsr_i rsb_r1-r0_i bic_r2-r0-r1 bic_r3-r2-r1	add_r0-r0-r1_lsr_i rsb_r1-r0_i bic_r3-r0-r1
cmp_r0-r1 mov_cc_r2_i mov_cs_r2_i lsr_r0-r2_i	mov_r0_i
tst_r0-r1 mvn_ne_r0-r2 bic_r3-r0-r1 asr_r1-r3-r3 mov_r0-r1	tst_r1-r0 mvn_ne_r0-r2 bic_r3-r0-r1 asr_r0-r3-r3
orr_r0-r1-r2_ror_i bfi_r0-r0_i_i bfi_r0-r0_i_i bfi_r3-r0_i_i bfi_r2-r3_i_i	bfi_r2-r3_i_i
mov_r0-r1 orr_r0-r0-r2 bic_r1-r1-r3 orr_r2-r1-r0	orr_r2-r2-r1
tst_r0-r1 eor_ne_r0-r1_i asr_r0-r0_i lsr_r1-r0_i	tst_r0-r1 eor_ne_r0-r1_i lsr_r1-r0_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i sub_r2-r2_i	mov_r2_i sub_r2-r2_i
lsr_r0-r1_i and_r2-r0-r3_asr_i eor_r0-r1_i mov_r3-r0 orr_r1-r2-r3	lsr_r0-r1_i and_r2-r0-r3_asr_i eor_r3-r1_i orr_r1-r2-r3
mov_r0-r1 mov_r2-r0_lsr_i bfi_r1-r1_i_i bic_r1-r1-r2 bfi_r0-r1_i_i	lsr_r0-r1_i bic_r1-r0-r0_lsr_i bfi_r0-r1_i_i
tst_r0-r1 mvn_eq_r0-r1 orr_eq_r0-r2-r3 bfi_r2-r0_i_i mvn_r3-r2	tst_r0-r1 orr_cs_r0-r2-r3 bfi_r2-r0_i_i mvn_r3-r2
mov_r0-r1_asr_i bic_r0-r0-r1 bic_r2-r0-r1 asr_r2-r2_i	and_r2-r1_i
and_r0-r1_i rsb_r2-r0-r1 ror_r3-r2_i bic_r1-r3-r2 bfi_r1-r1_i_i	and_r0-r1_i rsb_r2-r0-r1 lsr_r3-r2_i bic_r1-r3-r2
bic_r0-r0-r1 bfi_r0-r0_i_i mov_r2-r3 orr_r1-r0-r1 sub_r2-r1-r2_asr_i	orr_r2-r0-r1 sub_r2-r2-r3_asr_i
mvn_r0-r1 sub_r0-r0-r1_lsl_i and_r2-r0-r1 rsb_r3-r2_i	and_r1-r1-r1_lsl_i rsb_r3-r1_i
cmp_r0_i rsb_ls_r0-r1-r2 mov_r2-r0 lsr_r3-r2_i	cmp_r0_i rsb_ls_r0-r1-r2 lsr_r3-r0_i
tst_r0-r1 orr_ne_r0-r2-r3_asr_i mov_r1-r0 sub_r2-r3-r1_lsr_i sub_r1-r2-r1	tst_r0-r1 orr_ne_r0-r2-r3_asr_i sub_r2-r3-r0_lsr_i sub_r1-r2-r0
bfi_r0-r1_i_i add_r2-r1_i add_r0-r2-r0 bfi_r0-r0_i_i	add_r2-r1_i bfi_r0-r1_i_i add_r0-r2-r0
tst_r0-r1 add_ne_r2-r1-r1_lsr_i mov_r3-r2 bfi_r1-r3_i_i	tst_r0-r1 add_ne_r2-r1-r1_lsr_i bfi_r1-r2_i_i
lsr_r0-r1_i and_r1-r0-r2_lsl_i asr_r2-r1_i asr_r2-r2-r2	and_r1-r0-r0_lsl_i lsl_r2-r1_i
add_r0-r1-r2 lsl_r1-r3_i asr_r2-r1_i eor_r2-r0-r2	add_r0-r1-r2 lsl_r1-r3_i eor_r2-r0-r1_asr_i
lsl_r0-r0-r0 add_r0-r0_i bfi_r0-r0_i_i	lsl_r0-r0-r0 add_r0-r0_i
bic_r0-r1-r0 and_r2-r1-r0_lsl_i mov_r3-r2 and_r2-r0-r3 lsl_r3-r2_i	and_r3-r0_i
tst_r0-r1 mov_ne_r1-r2_lsl_i add_ne_r1-r0_i orr_r0-r1_i	tst_r0-r1 add_ne_r1-r0_i orr_r0-r1_i
cmp_r0-r1 mvn_lt_r2-r0 mvn_ge_r2-r0 eor_r0-r3-r2	mvn_r2-r0 eor_r0-r3-r2
cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 add_r0-r1_i	mvn_r1-r2 add_r0-r1_i
cmp_r0-r1 sub_ne_r1-r0-r1 sub_eq_r1-r1-r0 and_r2-r2-r1 orr_r3-r0-r2_asr_i and_r0-r1-r0 rsb_r0-r0-r3	rsb_r1-r1-r0 and_r2-r1-r2 orr_r3-r0-r2_asr_i and_r0-r1-r0 rsb_r0-r0-r3
bic_r0-r0-r1 bic_r2-r2-r0 bic_r2-r0-r2 bfi_r3-r2_i_i	bic_r0-r0-r1 bfi_r3-r0_i_i
bic_r0-r1-r2 bic_r1-r1-r2 bic_r0-r0-r1 bfi_r1-r0_i_i and_r1-r3-r1	bic_r1-r1-r2 unk and_r1-r3-r1
sub_r0-r1-r0 sub_r1-r0-r2 bic_r0-r1-r2 mov_r3-r0 ror_r0-r3_i	sub_r0-r1-r0 sub_r1-r0-r2 bic_r0-r1-r2 ror_r0-r0_i
bfi_r0-r0_i_i bic_r1-r2-r3 asr_r0-r0_i add_r1-r0-r1	bic_r1-r2-r3 asr_r0-r0_i add_r1-r0-r1
mov_r0-r1 rsb_r0-r2-r0_ror_i ror_r3-r0_i asr_r3-r3-r3 lsl_r1-r3_i	rsb_r0-r2-r1_ror_i ror_r3-r0_i asr_r3-r3-r3 lsl_r1-r3_i
tst_r0-r1 mov_ne_r0-r2 bfi_r2-r0_i_i bfi_r2-r2_i_i	tst_r0-r1 mov_ne_r0-r2 bfi_r2-r0_i_i
cmp_r0-r1 and_ne_r2-r1-r3_lsl_i and_eq_r2-r1_i orr_r0-r2-r1	and_r2-r1_i orr_r0-r2-r1
cmp_r0-r1 sub_hi_r2-r3-r1 orr_r1-r2_i asr_r2-r1_i add_r1-r2-r3_lsr_i	cmp_r0-r1 sub_hi_r2-r3-r1 asr_r2-r2_i add_r1-r2-r3_lsr_i
mvn_r0-r1 add_r1-r1-r0 orr_r1-r2-r1 mvn_r0-r1	mov_r0_i
cmp_r0-r1 mov_eq_r2_i and_r2-r0-r2 bic_r2-r2-r0	mov_r2_i
add_r0-r1_i mvn_r2-r1 orr_r2-r2-r0_asr_i mov_r1-r2	add_r0-r1_i mvn_r2-r1 orr_r1-r2-r0_asr_i
tst_r0-r1 mvn_eq_r1-r2 mvn_r2-r1 ror_r0-r2_i	tst_r0-r1 mvn_ne_r2-r1 ror_r0-r2_i
mov_r0-r1 ror_r1-r0-r0 rsb_r1-r1_i mvn_r2-r1	mvn_r0_i add_r2-r0-r1_ror-r1
and_r0-r1-r2 asr_r1-r3-r0 add_r3-r1_i mov_r0-r3	and_r0-r1-r2 asr_r1-r3-r0 add_r0-r1_i
cmp_r0-r1 mvn_hi_r1-r2 bic_r0-r1-r0 bic_r2-r0-r3 orr_r1-r2-r1	cmp_r0-r1 mvn_hi_r1-r2
and_r0-r1-r2_lsr_i lsl_r3-r0_i and_r3-r0-r3 lsl_r2-r3_i asr_r1-r2_i	rsb_r1-r2-r2
bic_r0-r1-r2 bic_r1-r2-r0 bic_r2-r1-r3 sub_r0-r2_i	bic_r1-r2-r3 sub_r0-r1_i
asr_r0-r1-r2 rsb_r0-r0-r1_lsl_i lsr_r2-r0_i lsr_r1-r2_i	rsb_r1-r2-r2
tst_r0-r1 mvn_ne_r0-r1 add_r1-r2-r0_ror_i bfi_r1-r1_i_i bic_r1-r1-r0	tst_r0-r1 mvn_ne_r0-r1 add_r1-r2-r0_ror_i bic_r1-r1-r0
tst_r0_i mvn_ne_r1-r0 mvn_r2-r0 mov_r0-r1 bic_r0-r0-r2	tst_r0_i mvn_ne_r1-r0 mvn_r2-r0 bic_r0-r1-r2
cmp_r0_i mov_ls_r0-r1 mov_hi_r0-r2 rsb_r2-r3-r2_ror_i and_r0-r0-r2 and_r1-r2-r0 ror_r0-r2-r1 mvn_r3-r0	cmp_r0_i mov_ls_r0-r1 mov_hi_r0-r2 rsb_r2-r3-r2_ror_i and_r1-r0-r2 ror_r0-r2-r1 mvn_r3-r0
add_r0-r1-r2_lsr_i lsl_r3-r0_i sub_r1-r3-r0 lsl_r1-r1_i sub_r3-r0-r1 add_r0-r0_i sub_r2-r3_i asr_r3-r2-r0	add_r0-r1-r2_lsr_i rsb_r3-r0-r0_lsl_i sub_r3-r0-r3_lsl_i add_r0-r0_i sub_r2-r3_i asr_r3-r2-r0
tst_r0-r1 rsb_eq_r2-r3_i rsb_eq_r2-r3-r0_ror_i and_r1-r2_i	tst_r0-r1 rsb_eq_r2-r3-r0_ror_i and_r1-r2_i
eor_r0-r1-r2 add_r3-r2-r0_ror_i bfi_r3-r3_i_i bfi_r2-r3_i_i cmp_r2_i and_hi_r0-r3-r2_asr_i and_r0-r0_i	eor_r0-r1-r2 add_r3-r2-r0_ror_i bfi_r2-r3_i_i cmp_r2_i and_hi_r0-r3-r2_asr_i and_r0-r0_i
ror_r0-r1_i bfi_r2-r0_i_i eor_r1-r2-r0_ror_i mov_r0-r1 eor_r0-r0-r2_ror_i mvn_r3-r0	ror_r0-r1_i bfi_r2-r0_i_i eor_r1-r2-r0_ror_i eor_r0-r1-r2_ror_i mvn_r3-r0
add_r0-r1-r2 eor_r3-r1-r2 add_r2-r2-r2_lsr_i and_r1-r3-r2_lsr_i bfi_r0-r0_i_i and_r3-r0-r1 ror_r2-r2-r1 lsl_r0-r2-r3	add_r0-r1-r2 eor_r3-r1-r2 add_r2-r2-r2_lsr_i and_r1-r3-r2_lsr_i ror_r2-r2-r1 and_r3-r0-r1 lsl_r0-r2-r3
sub_r0-r0-r1 bic_r2-r1-r0 bic_r1-r2_i sub_r0-r1-r0 mov_r2-r0 eor_r1-r2-r0	and_r1-r2_i
tst_r0-r1 rsb_eq_r1-r2_i ror_r2-r3-r1 and_r3-r0-r1 eor_r3-r3-r1_asr_i sub_r0-r2-r3 sub_r1-r0-r3	tst_r0-r1 rsb_eq_r1-r2_i ror_r2-r3-r1 and_r3-r0-r1 eor_r3-r3-r1_asr_i sub_r1-r2-r3_lsl_i
rsb_r0-r1-r2_ror_i orr_r2-r0_i tst_r2_i eor_ne_r0-r2-r3 rsb_r2-r0_i	rsb_r0-r1-r2_ror_i orr_r2-r0_i eor_r0-r2-r3 rsb_r2-r0_i
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r0 orr_r2-r1_i eor_r1-r2_i	tst_r1-r0 orr_eq_r1-r0_i orr_ne_r1-r2_i eor_r1-r1_i
mvn_r0-r1 add_r2-r2_i tst_r2-r0 and_ne_r3-r1-r3 mov_r1-r0 eor_r1-r1-r0 rsb_r2-r3-r1_lsr_i	mvn_r0-r1 add_r2-r2_i tst_r2-r0 and_ne_r3-r1-r3 sub_r2-r3-r3_lsl_i
cmp_r0-r1 orr_cc_r2-r2-r3 orr_cs_r2-r1_i add_r3-r3-r3 mov_r1-r2 eor_r0-r1-r0 add_r2-r1-r0_lsl_i rsb_r3-r3-r2 sub_r2-r1-r3_lsr_i rsb_r3-r2-r1	orr_r2-r2-r3 cmp_r0-r1 orr_cs_r2-r1_i add_r3-r3-r3 eor_r0-r2-r0 add_r2-r2-r0_lsl_i rsb_r3-r3-r2 sub_r2-r1-r3_lsr_i rsb_r3-r2-r1
cmp_r0-r1 eor_ls_r0-r2-r3_lsl_i eor_hi_r0-r1_i eor_r2-r2-r0 eor_r0-r2_i mvn_r3-r2 eor_r2-r3-r0	mvn_r2_i
cmp_r0-r1 eor_cs_r2-r1_i rsb_r1-r0-r2 bfi_r3-r1_i_i and_r0-r3-r2 sub_r1-r2-r0	cmp_r0-r1 eor_cs_r2-r1_i rsb_r1-r0-r2 bfi_r3-r1_i_i bic_r1-r2-r3
orr_r0-r0_i sub_r1-r2-r0 eor_r0-r0-r1 orr_r1-r3-r0_ror_i and_r0-r1_i mov_r1-r0	orr_r0-r0_i sub_r1-r2-r0 eor_r0-r0-r1 orr_r1-r3-r0_ror_i and_r1-r1_i
rsb_r0-r1-r2 asr_r3-r1_i add_r0-r0-r2 orr_r1-r1_i orr_r2-r0-r3 ror_r0-r2-r1	asr_r3-r1_i rsb_r0-r1-r2_lsl_i orr_r1-r1_i orr_r2-r0-r3 ror_r0-r2-r1
sub_r0-r0-r1 orr_r0-r0-r2 mvn_r2-r0 asr_r3-r0-r2 mvn_r2-r3 add_r0-r2-r2	sub_r0-r0-r1 orr_r0-r0-r2 mvn_r2-r0 asr_r2-r2-r2 add_r0-r2-r2
cmp_r0-r1 and_lt_r2-r1-r2_ror_i and_ge_r2-r3-r1 ror_r1-r3_i lsl_r0-r1_i bic_r0-r2-r0 ror_r3-r2-r0 orr_r1-r2-r3	cmp_r0-r1 and_lt_r2-r1-r2_ror_i and_ge_r2-r3-r1 ror_r3-r2-r2 orr_r1-r2-r3
add_r0-r1_i rsb_r1-r0-r2 add_r2-r1_i ror_r1-r2-r1 eor_r2-r1-r3_lsl_i and_r3-r2_i	add_r0-r1_i rsb_r1-r0-r2 add_r2-r1_i ror_r1-r2-r1 and_r3-r1_i
rsb_r0-r1-r2 lsl_r2-r1_i rsb_r3-r0-r2_lsr_i rsb_r1-r2-r0 and_r2-r3_i orr_r0-r3-r1 and_r2-r2-r0 mvn_r0-r2	rsb_r0-r1-r2 rsb_r3-r0-r1_lsl_i and_r2-r3_i mvn_r0-r2
ror_r0-r1-r2 bic_r1-r0-r3 bic_r1-r3-r1	orr_r1-r3-r3
and_r0-r1-r2 bic_r3-r3-r0 mvn_r0-r3 bfi_r0-r0_i_i	and_r0-r1-r2 unk bfi_r0-r0_i_i
tst_r0_i mov_ne_r0-r1_ror_i mov_eq_r0-r2 and_r1-r0_i orr_r0-r1_i	mov_r0_i
bic_r0-r1-r2 tst_r0-r3 orr_ne_r0-r0_i orr_r0-r2-r0_asr_i	unk unk
cmp_r0_i mov_cc_r0-r1 mov_cs_r0-r1 tst_r1-r2 mvn_ne_r3-r0 bic_r3-r3-r2	mov_r0-r1 tst_r1-r2 mvn_ne_r3-r0 bic_r3-r3-r2
tst_r0-r1 mvn_eq_r0-r2 mov_r3-r0 mov_r0-r3	tst_r0-r1 mvn_eq_r0-r2
cmp_r0-r1 sub_eq_r0-r1-r2 mov_r2-r3 sub_r2-r0-r2_asr_i	cmp_r0-r1 sub_eq_r0-r0-r2 sub_r2-r0-r3_asr_i
asr_r0-r1_i eor_r2-r2-r1_ror_i eor_r1-r2-r0_ror_i ror_r3-r1_i	asr_r0-r1_i eor_r2-r2-r1_ror_i eor_r3-r0-r2_ror_i
mov_r0-r1_lsr_i mov_r2-r0 sub_r0-r2-r3_lsr_i mvn_r1-r0	mov_r0-r1_lsr_i sub_r0-r0-r3_lsr_i mvn_r1-r0
orr_r0-r1-r2_ror_i rsb_r0-r2-r0 mov_r1-r0 eor_r0-r1_i bic_r2-r2-r0	orr_r0-r1-r2_ror_i rsb_r0-r2-r0 eor_r0-r0_i bic_r2-r2-r0
tst_r0-r1 eor_ne_r2-r3-r2_lsr_i eor_eq_r2-r3-r0 mvn_r3-r2 bfi_r0-r3_i_i mov_r3-r0_asr_i	sub_r2-r2-r3 eor_r2-r3-r1_lsr_i mvn_r3-r2 mov_r3-r0_asr_i
cmp_r0_i mov_lt_r0-r1_lsl_i mov_ge_r0-r1_lsr_i bfi_r2-r0_i_i bfi_r3-r2_i_i	sub_r2-r2_i bfi_r3-r2_i_i
cmp_r0_i sub_hi_r1-r1-r0_asr_i mov_r2-r1_lsr_i bic_r0-r3-r2	sub_r1-r1-r0_asr_i mov_r2-r1_lsr_i bic_r0-r3-r2
tst_r0_i sub_eq_r1-r2_i bfi_r0-r1_i_i bfi_r3-r0_i_i	bfi_r3-r0_i_i ror_r3-r3_i
bfi_r0-r0_i_i sub_r1-r2-r0 mov_r3-r1 bic_r1-r3-r0	bfi_r0-r0_i_i sub_r1-r2-r0 bic_r1-r1-r0
cmp_r0-r1 orr_lt_r2-r1-r0_ror_i lsl_r0-r2_i bfi_r0-r0_i_i bfi_r0-r0_i_i	cmp_r0-r1 orr_lt_r2-r1-r0_ror_i lsl_r0-r2_i bfi_r0-r0_i_i
eor_r0-r0_i lsl_r1-r0-r2 mvn_r3-r1 bic_r3-r3-r0 add_r0-r1-r3	eor_r0-r0_i lsl_r1-r0-r2 unk
cmp_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 eor_r2-r1-r3 bfi_r2-r2_i_i	mvn_r1-r0 eor_r2-r1-r3 bfi_r2-r2_i_i
eor_r0-r0-r1 rsb_r2-r0-r3 mvn_r1-r2 mov_r3-r1_asr_i mvn_r1-r3	eor_r0-r0-r1 rsb_r2-r0-r3 mvn_r3-r2_asr_i mvn_r1-r3
sub_r0-r1-r2 mov_r3-r0 orr_r1-r3_i bic_r1-r2-r1	sub_r0-r1-r2 orr_r1-r0_i bic_r1-r2-r1
tst_r0-r1 mov_ne_r2-r1_asr_i mov_eq_r2_i asr_r2-r2_i ror_r1-r2_i	tst_r1-r0 mov_ge_r1_i rsb_ge_r0-r2-r1_lsl_i asr_r1-r1_i
cmp_r0-r1 eor_ge_r0-r2-r1_lsr_i add_r3-r2_i bic_r0-r0-r2 orr_r0-r3-r0 bic_r0-r2-r0	add_r3-r2_i bic_r0-r2-r3
bfi_r0-r0_i_i orr_r1-r0-r1 lsr_r1-r1-r1 lsr_r2-r1-r2	orr_r1-r0-r1 lsr_r1-r1-r1 lsr_r2-r1-r2
bfi_r0-r1_i_i mov_r2-r1 mov_r1-r0 mvn_r3-r1 sub_r2-r2-r3	bfi_r0-r1_i_i mov_r2-r0 mvn_r3-r1 sub_r2-r2-r3
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 ror_r3-r2-r3 mvn_r1-r3	mvn_r2-r1 add_r1-r2_i ror_r3-r2-r3 mvn_r1-r3
mov_r0-r1 rsb_r2-r0-r2 and_r2-r2_i	rsb_r2-r1-r2 and_r2-r2_i
tst_r0_i mvn_ne_r1-r2 and_r0-r1_i bic_r3-r0-r1	rsb_r3-r0-r0
cmp_r0_i mov_lt_r0_i mov_ge_r0_i rsb_r1-r2-r3_ror_i and_r3-r0-r1_lsr_i add_r2-r1-r3_lsr_i	cmp_r0_i lsr_cs_r0-r0_i rsb_r1-r2-r3_ror_i and_r3-r0-r1_lsr_i add_r2-r1-r3_lsr_i
eor_r0-r0-r1_lsr_i bfi_r2-r0_i_i sub_r0-r2-r1 mov_r3-r0 mvn_r2-r3	eor_r0-r0-r1_asr_i bfi_r2-r0_i_i sub_r0-r2-r1 mvn_r2-r0
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 and_r2-r3-r2 add_r1-r2_i	mov_r2-r0 and_r2-r3-r2 add_r1-r2_i
cmp_r0-r1 mvn_cs_r2-r0 lsl_r0-r2-r1 eor_r1-r3-r0_ror_i eor_r2-r3-r1	cmp_r0-r1 mvn_cs_r2-r0 lsl_r0-r2-r1 mov_r2-r0_ror_i
mov_r0-r1 and_r2-r1-r0 mvn_r1-r2 add_r3-r1_i bic_r2-r2-r3	mvn_r0-r1 add_r3-r0_i bic_r2-r1-r3
mvn_r0-r1 orr_r2-r0-r3 eor_r0-r2-r3 orr_r3-r0_i lsl_r3-r3_i	unk eor_r0-r2-r3 orr_r3-r0_i lsl_r3-r3_i
and_r0-r1-r2 orr_r1-r0-r2 sub_r3-r2-r1 and_r2-r3_i	mov_r2_i
cmp_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 and_r1-r2-r1_asr_i	orr_r1-r0-r1_asr_i bic_r1-r1-r0
mov_r0-r1 lsr_r2-r1-r1 orr_r3-r3-r0_lsr_i add_r3-r3-r2	lsr_r2-r1-r1 orr_r3-r3-r1_lsr_i add_r3-r3-r2
mvn_r0-r1 orr_r2-r0_i ror_r0-r2_i mvn_r1-r0	mvn_r0-r1 orr_r2-r0_i mvn_r1-r2_ror_i
mvn_r0-r1 mov_r1-r0 lsr_r2-r1_i mov_r0-r2_asr_i	mov_r0_i
cmp_r0-r1 eor_lt_r2-r0-r3 eor_ge_r2-r3-r1 eor_r0-r2-r3 asr_r3-r0_i	cmp_r0-r1 eor_lt_r2-r0-r3 orr_ge_r0-r1-r1 asr_r3-r0_i
sub_r0-r0-r1_asr_i and_r2-r2-r0 mov_r1-r2 mvn_r0-r1	sub_r0-r0-r1_asr_i and_r2-r2-r0 mvn_r0-r2
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r3 rsb_r1-r2_i mov_r2-r1 bic_r1-r1-r2	mov_r1_i
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r1 eor_r0-r1-r0 orr_r0-r0_i ror_r2-r2-r0	mvn_r2-r1 mvn_r2-r1 eor_r0-r1-r0 orr_r0-r0_i ror_r2-r2-r0
asr_r0-r0-r1 lsl_r2-r3-r0 bic_r0-r2-r0 mvn_r1-r0 mvn_r2-r1	asr_r0-r0-r1 lsl_r2-r3-r0 bic_r2-r2-r0
eor_r0-r1_i bic_r2-r0-r1 mov_r3-r2_asr_i mov_r2-r3	rsb_r2-r0-r0
add_r0-r1_i mvn_r2-r0 bfi_r3-r2_i_i	bfi_r3-r1_i_i
cmp_r0-r1 mvn_cs_r2-r0 bic_r1-r3-r2 lsr_r3-r1_i mvn_r0-r3 eor_r3-r3-r0	mvn_r3_i
tst_r0-r1 mvn_ne_r2-r0 add_ne_r2-r1-r0_lsr_i sub_r3-r2-r1_asr_i bfi_r0-r3_i_i	tst_r0-r1 add_ne_r2-r1-r0_asr_i sub_r3-r2-r1_ror_i bfi_r0-r3_i_i
tst_r0-r1 mvn_ne_r2-r0 and_r1-r0-r2 bic_r0-r1-r0	mov_r0_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 and_r0-r0-r1	mvn_r1-r2 and_r0-r0-r1
mvn_r0-r1 mvn_r1-r0 mvn_r0-r1 and_r2-r3-r0_ror_i	mvn_r0-r1 and_r2-r3-r0_ror_i
mov_r0-r1_ror_i and_r0-r0-r1_ror_i lsl_r2-r0_i and_r3-r1-r2 ror_r2-r3_i	mov_r0-r1_ror_i and_r0-r0-r1_ror_i mov_r2-r0_lsl_i add_r2-r2-r2_asr_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 orr_r1-r0_i	mvn_r0-r1 orr_r1-r0_i
tst_r0_i rsb_ne_r0-r1-r2 mov_ne_r0-r1 bic_r0-r0-r2	tst_r0_i mov_ne_r0-r1 bic_r0-r0-r2
tst_r0_i orr_eq_r0-r0-r1 mov_eq_r0_i add_r1-r1-r2_asr_i eor_r3-r1-r0_ror_i	tst_r0_i mov_eq_r0_i add_r1-r1-r2_asr_i eor_r3-r1-r0_ror_i
mov_r0-r1_ror_i ror_r0-r0-r2 add_r2-r0-r2_asr_i bfi_r2-r2_i_i	mov_r0-r1_ror_i ror_r0-r0-r2 add_r2-r0-r2_asr_i
bfi_r0-r1_i_i rsb_r2-r1_i bic_r0-r0-r2 bic_r2-r0-r2	rsb_r2-r1_i bfi_r0-r1_i_i bic_r2-r0-r2
cmp_r0-r1 orr_ls_r0-r1-r2 lsr_r3-r2-r0 bfi_r3-r3_i_i	cmp_r0-r1 orr_ls_r0-r1-r2 lsr_r3-r2-r0
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 mvn_r3-r1	mov_r3-r2
sub_r0-r1-r0_asr_i bfi_r0-r0_i_i eor_r2-r0-r1 and_r1-r0-r2	sub_r0-r1-r0_asr_i bfi_r0-r0_i_i bic_r1-r0-r1
rsb_r0-r1-r2 bfi_r1-r0_i_i and_r1-r1_i mvn_r0-r1 mvn_r1-r0	sub_r0-r1-r2 and_r1-r1_i bfi_r1-r0_i_i mov_r0-r1
cmp_r0-r1 mov_ne_r0-r2 mov_eq_r0-r1 orr_r3-r0_i	cmp_r0-r1 sub_ne_r0-r2_i orr_r3-r0_i
and_r0-r1-r2 mov_r3-r0_lsl_i bic_r1-r3-r0 bic_r1-r0-r1 bic_r2-r1-r0	rsb_r2-r1-r1
rsb_r0-r1-r2 mov_r2-r0 mov_r3-r0 orr_r2-r3-r2_lsr_i	rsb_r0-r1-r2 orr_r2-r0-r0_lsr_i
mov_r0-r1 orr_r1-r2-r0 add_r0-r1-r1_ror_i	orr_r1-r2-r1 add_r0-r1-r1_ror_i
tst_r0-r1 mvn_ne_r2-r1 mvn_ne_r2-r3 bic_r1-r3-r2	tst_r1-r0 mvn_ne_r2-r3 bic_r1-r3-r2
bfi_r0-r0_i_i add_r1-r2-r0 and_r2-r0-r1_lsr_i mov_r1-r2_asr_i	mov_r1_i
bfi_r0-r1_i_i and_r1-r0_i bfi_r2-r1_i_i lsr_r2-r2_i	mov_r2-r2_lsr_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i orr_r3-r3-r2	orr_r3-r3_i
bfi_r0-r1_i_i tst_r2-r0 mvn_ne_r2-r0 mvn_r0-r2	bfi_r0-r1_i_i tst_r2-r0 mvn_eq_r0-r2
sub_r0-r1_i lsl_r1-r0_i orr_r0-r1_i asr_r0-r0_i bfi_r0-r0_i_i	rsb_r0-r1_i lsl_r1-r0_i orr_r0-r1_i asr_r0-r0_i
cmp_r0-r1 mov_lt_r0-r2 mov_ge_r0-r2 bic_r1-r3-r0	cmp_r0-r1 and_r0-r2-r2 bic_r1-r3-r0
cmp_r0-r1 sub_cc_r0-r0_i bfi_r0-r0_i_i mvn_r2-r0 eor_r0-r0-r2_ror_i	cmp_r0-r1 sub_cc_r0-r0_i mvn_r2-r0 eor_r0-r0-r2_ror_i
sub_r0-r1-r2 mvn_r3-r1 rsb_r2-r0-r3 mvn_r1-r2	rsb_r1-r2-r1_lsl_i
mov_r0-r1 add_r1-r0-r0 bic_r0-r1-r2 mov_r3-r0	add_r1-r1-r1 bic_r0-r1-r2 mov_r3-r0
cmp_r0_i mov_ne_r1_i mov_eq_r1_i orr_r2-r1-r2 asr_r1-r2_i	orr_r2-r2_i asr_r1-r2_i
sub_r0-r1-r0_ror_i mov_r2-r3 mov_r1-r0_asr_i orr_r3-r2-r1	sub_r0-r1-r0_ror_i mov_r1-r0_asr_i orr_r3-r3-r1
bic_r0-r1-r2 tst_r0-r2 eor_eq_r3-r3_i rsb_r2-r1-r3	eor_r3-r3_i rsb_r2-r1-r3
cmp_r0_i mvn_lt_r0-r1 bfi_r0-r0_i_i add_r2-r0-r3_asr_i	cmp_r0_i mvn_lt_r0-r1 add_r2-r0-r3_asr_i
cmp_r0-r1 and_cc_r2-r3-r1 and_cs_r2-r3-r1 bfi_r2-r2_i_i mvn_r1-r3 lsl_r1-r1-r2	and_r2-r3-r1 and_r2-r3-r1 bfi_r2-r2_i_i mvn_r1-r3 lsl_r1-r1-r2
tst_r0-r1 mov_ne_r0_i mov_eq_r0_i asr_r0-r0-r2 and_r2-r0_i and_r1-r0-r2_lsr_i	eor_r1-r2-r2
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r0 bic_r2-r3-r1 bic_r3-r2-r0 bic_r1-r0-r3	asr_r1-r0_i
rsb_r0-r0_i mvn_r1-r0 mvn_r0-r1 ror_r2-r0_i	rsb_r0-r0_i ror_r2-r0_i
cmp_r0-r1 mov_eq_r0-r1 bfi_r0-r0_i_i mvn_r2-r0	mvn_r2-r0 bfi_r2-r2_i_i
cmp_r0-r1 mov_ls_r1-r2 mov_hi_r1_i mov_r2-r1 mov_r1-r2	cmp_r0-r1 mov_ls_r1-r2 mov_hi_r1_i
cmp_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 and_r3-r3-r2	mvn_r2-r3 and_r3-r3-r2
mov_r0-r1 rsb_r2-r1-r2_asr_i sub_r3-r0-r2 bic_r2-r3-r1	rsb_r2-r1-r2_asr_i sub_r3-r1-r2 bic_r2-r3-r1
tst_r0-r1 mvn_eq_r0-r2 bic_r1-r3-r0 orr_r0-r3-r1	orr_r0-r3-r3
asr_r0-r1_i eor_r2-r0_i bfi_r2-r2_i_i orr_r0-r2_i add_r2-r0-r0_lsl_i	asr_r0-r1_i eor_r2-r0_i mvn_r3-r2 sub_r0-r2-r3 add_r2-r0-r0_lsl_i
add_r0-r1_i mov_r2-r1 lsl_r1-r2_i lsl_r0-r0-r1	add_r0-r1_i lsl_r1-r1_i lsl_r0-r0-r1
lsl_r0-r0_i mvn_r1-r0 mvn_r0-r1 bfi_r2-r0_i_i	lsl_r0-r0_i bfi_r2-r0_i_i
ror_r0-r1_i orr_r0-r0-r2 mvn_r2-r0 bfi_r0-r2_i_i	orr_r0-r2-r1_ror_i mvn_r2-r0 bfi_r0-r2_i_i
and_r0-r1-r2 orr_r2-r0_i bfi_r3-r2_i_i bfi_r1-r3_i_i mov_r0-r1_ror_i	orr_r2-r0_i bfi_r3-r2_i_i bfi_r1-r3_i_i mov_r0-r1_ror_i
eor_r0-r1-r2_lsl_i mvn_r3-r0 and_r3-r3_i eor_r1-r0-r3	eor_r0-r1-r2_lsl_i orr_r1-r0_i
tst_r0_i orr_ne_r1-r2-r0 orr_eq_r1-r1_i rsb_r2-r0-r1_lsr_i	tst_r0_i orr_ne_r1-r2-r0 rsb_r2-r0-r1_lsr_i
add_r0-r1-r1_ror_i lsr_r0-r0_i bic_r1-r2-r0 asr_r3-r1_i	asr_r3-r2_i
bic_r0-r1-r2 tst_r2-r0 mov_ne_r3-r1_lsl_i eor_r2-r3-r2	eor_r2-r3-r2
mov_r0-r1 rsb_r2-r1-r0 bic_r2-r1-r2 bfi_r0-r2_i_i sub_r0-r0_i	orr_r0-r1-r1 bfi_r0-r1_i_i sub_r0-r0_i
add_r0-r0-r0 sub_r1-r2-r1 rsb_r0-r1-r0_lsl_i and_r3-r2-r0	add_r0-r0-r0 rsb_r0-r2-r1 and_r3-r2-r0
mvn_r0-r1 bic_r2-r3-r0 lsl_r3-r2_i bfi_r1-r3_i_i	unk
bic_r0-r1-r0 bfi_r2-r0_i_i bfi_r1-r2_i_i	unk bfi_r1-r2_i_i
lsl_r0-r1_i orr_r2-r3_i mvn_r3-r0 bfi_r1-r3_i_i lsl_r1-r1-r2	orr_r2-r3_i bfi_r1-r2_i_i lsl_r1-r1-r2
and_r0-r0-r1 and_r2-r3-r0_lsl_i mov_r3-r0 eor_r1-r3-r2_lsl_i	and_r0-r0-r1 and_r2-r3-r0_lsl_i eor_r1-r0-r2_lsl_i
sub_r0-r0-r1_lsr_i cmp_r2-r0 mov_cc_r1_i bfi_r1-r1_i_i	sub_r0-r0-r1_lsr_i cmp_r2-r0 mov_cc_r1_i
lsr_r0-r1_i bfi_r0-r0_i_i and_r1-r0-r2_lsl_i bic_r1-r0-r1 ror_r3-r1_i	lsr_r0-r1_i and_r1-r0-r2_lsl_i bic_r1-r0-r1 ror_r3-r1_i
sub_r0-r1-r2_lsl_i mvn_r3-r0 bic_r2-r0-r3	sub_r2-r1-r2_lsl_i
mov_r0-r1 rsb_r2-r0-r1 sub_r3-r0-r2 mvn_r2-r3	mvn_r2-r1
asr_r0-r1-r2 rsb_r0-r2-r0 mov_r1-r3 bic_r1-r0-r1	asr_r0-r1-r2 rsb_r0-r2-r0 bic_r1-r0-r3
add_r0-r1-r0 mov_r2-r0 lsr_r0-r2-r0 bfi_r1-r0_i_i	add_r0-r1-r0 lsr_r0-r0-r0 bfi_r1-r0_i_i
eor_r0-r1_i lsr_r2-r0_i mvn_r3-r2 orr_r0-r0-r3	and_r1-r1-r1_lsl_i mvn_r0-r1_lsr_i
cmp_r0-r1 mov_ne_r2-r3_lsl_i mov_eq_r2-r0_ror_i bfi_r1-r2_i_i bfi_r3-r1_i_i	cmp_r0-r1 mov_ne_r2-r3_lsl_i unk bfi_r3-r1_i_i
eor_r0-r0_i lsr_r1-r2_i eor_r0-r1-r0_lsl_i bic_r0-r1-r0	rsb_r0-r0-r0
tst_r0_i mvn_ne_r1-r2 mov_ne_r1_i cmp_r0-r3 mvn_hi_r3-r1 add_r3-r3_i	tst_r0_i mov_ne_r1_i cmp_r0-r3 mvn_hi_r3-r1 add_r3-r3_i
cmp_r0-r1 orr_lt_r1-r1_i bfi_r2-r1_i_i orr_r1-r2_i mov_r3-r1	orr_r1-r2_i mov_r3-r1
mov_r0-r1 and_r2-r0_i mov_r3-r2_ror_i mov_r0-r3 mvn_r2-r0	and_r2-r1_i mov_r3-r2_ror_i mvn_r2-r3
add_r0-r0_i bfi_r1-r2_i_i orr_r1-r0-r1 eor_r2-r1_i lsr_r1-r2_i	add_r0-r0_i orr_r1-r0-r1 mov_r1-r1_lsr_i
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r0 bic_r3-r1-r2 bfi_r2-r3_i_i mvn_r3-r2	mvn_r1-r0 bic_r3-r1-r2 bfi_r2-r3_i_i mvn_r3-r2
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 bfi_r0-r0_i_i	bfi_r1-r1_i_i mvn_r0-r1
bic_r0-r0-r1 rsb_r2-r0-r3_asr_i mov_r0-r2 mvn_r2-r0	bic_r0-r0-r1 rsb_r2-r0-r3_asr_i mvn_r2-r2
tst_r0-r1 mvn_ne_r1-r2 mvn_ne_r1-r2 eor_r0-r1_i	tst_r0-r1 mvn_ne_r1-r2 eor_r0-r1_i
tst_r0-r1 add_ne_r1-r0_i mov_ne_r1-r2_asr_i orr_r3-r1_i	tst_r0-r1 mov_ne_r1-r2_asr_i orr_r3-r1_i
bfi_r0-r0_i_i ror_r1-r0_i lsl_r2-r1_i add_r2-r2-r2	sub_r2-r0-r0
bfi_r0-r0_i_i rsb_r0-r0_i mvn_r1-r0 eor_r2-r1_i bic_r3-r2-r1	eor_r2-r0_i bic_r3-r2-r0
tst_r0-r1 mov_ne_r0_i mov_r2-r0 ror_r0-r2_i orr_r0-r2-r0	tst_r0-r1 mov_ne_r0_i ror_r2-r0_i orr_r0-r2-r0
asr_r0-r1_i bfi_r1-r0_i_i asr_r2-r1_i bfi_r3-r2_i_i	ror_r2-r1_i bfi_r3-r2_i_i
cmp_r0_i sub_cc_r1-r0-r1_asr_i sub_cs_r1-r1-r0 and_r2-r0-r1_lsr_i bic_r0-r1-r2 bic_r0-r0-r2	cmp_r0_i sub_cc_r1-r0-r1_asr_i sub_cs_r1-r1-r0 and_r2-r0-r1_lsr_i bic_r0-r1-r2
rsb_r0-r1-r0 mov_r2-r0_lsl_i mvn_r0-r2 bic_r0-r2-r0 rsb_r3-r0_i	rsb_r0-r1-r0 mov_r2-r0_lsl_i rsb_r3-r2_i
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r0 bfi_r0-r2_i_i bic_r0-r0-r1	mvn_r1-r0 bfi_r0-r2_i_i bic_r0-r0-r1
cmp_r0-r1 mvn_eq_r2-r0 bic_r0-r1-r0 mvn_r1-r0 bic_r1-r2-r1	bic_r0-r2-r0 and_r1-r0-r1
mvn_r0-r1 mov_r2-r1 ror_r3-r0-r2 rsb_r0-r1-r3 mov_r3-r0	mvn_r0-r1 ror_r3-r0-r1 rsb_r3-r1-r3
mvn_r0-r1 eor_r2-r0_i bfi_r3-r2_i_i bfi_r1-r3_i_i mvn_r2-r1	mvn_r2-r1
add_r0-r0_i rsb_r0-r1-r0_asr_i add_r2-r1-r1 and_r1-r0-r2	add_r0-r0_i rsb_r0-r1-r0_asr_i and_r1-r0-r1_lsl_i
asr_r0-r0_i and_r1-r0_i orr_r0-r0_i rsb_r1-r1-r0 mov_r2-r1	asr_r0-r0_i eor_r2-r0_i
tst_r0-r1 mov_ne_r2-r1_ror_i bfi_r2-r2_i_i sub_r1-r2-r0 bfi_r2-r1_i_i	tst_r0-r1 mov_ne_r2-r1_ror_i sub_r1-r2-r0 bfi_r2-r1_i_i
mvn_r0-r1 mvn_r2-r0 ror_r3-r1-r2	ror_r3-r1-r1
mov_r0-r1 cmp_r2-r0 mov_eq_r2_i mvn_r1-r2	cmp_r2-r1 mov_eq_r2_i mvn_r1-r2
cmp_r0_i mvn_lt_r1-r0 bic_r1-r1-r2 bic_r1-r1-r2	cmp_r0_i mvn_lt_r1-r0 bic_r1-r1-r2
cmp_r0-r1 add_hi_r1-r1-r2 rsb_ne_r1-r2-r0_asr_i orr_r1-r1_i bic_r1-r2-r1 orr_r1-r3-r1_lsl_i	bic_r1-r3_i
mvn_r0-r1 mov_r2-r0 lsl_r0-r2_i	mvn_r0-r1 add_r0-r0-r0
cmp_r0_i eor_ls_r1-r2-r3_lsr_i eor_hi_r1-r2-r0 add_r0-r0-r0 rsb_r0-r0-r1_asr_i asr_r0-r0_i bfi_r0-r0_i_i	eor_r1-r2-r0 add_r0-r0-r0 rsb_r0-r0-r1_asr_i asr_r0-r0_i bfi_r0-r0_i_i
asr_r0-r0_i and_r1-r0_i bfi_r1-r1_i_i bic_r2-r2-r1 and_r2-r2_i	asr_r1-r0_i bic_r2-r2-r1_lsr_i and_r2-r2_i
tst_r0-r1 mvn_ne_r2-r0 lsl_r1-r2_i mov_r3-r1_lsl_i add_r1-r2_i eor_r3-r1-r3	tst_r0-r1 mov_r3-r1_lsr_i mvn_ne_r2-r0 add_r1-r2_i orr_r3-r1-r1
cmp_r0_i mov_hi_r1_i mvn_hi_r1-r2 rsb_r2-r1_i rsb_r1-r2-r1 add_r3-r2_i sub_r2-r1-r3	cmp_r0_i mvn_hi_r1-r2 rsb_r2-r1_i rsb_r1-r2-r1 add_r3-r2_i sub_r2-r1-r3
sub_r0-r1-r2 rsb_r0-r3-r0_asr_i bfi_r0-r0_i_i ror_r2-r0-r1 bic_r2-r2-r1	sub_r0-r1-r2 rsb_r0-r3-r0_asr_i ror_r2-r0-r1 bic_r2-r2-r1
mvn_r0-r1 mvn_r2-r0 eor_r3-r2-r0_lsr_i	mvn_r2-r1 eor_r3-r1-r2_lsr_i
eor_r0-r1-r2 mov_r3-r0 mvn_r0-r3 mov_r1-r0_lsl_i	eor_r0-r1-r2 mvn_r0-r0 mov_r1-r0_lsl_i
mov_r0-r1 orr_r2-r1_i and_r0-r2-r0_lsl_i and_r2-r0-r3 bfi_r3-r2_i_i	unk
bfi_r0-r1_i_i add_r2-r3_i lsl_r1-r0-r0 mov_r0-r2 sub_r0-r1-r0	bfi_r0-r1_i_i lsl_r1-r0-r0 add_r2-r3_i sub_r0-r1-r2
bfi_r0-r1_i_i lsl_r0-r0-r1 lsr_r2-r2_i rsb_r2-r0-r2_ror_i bfi_r2-r2_i_i	bfi_r0-r1_i_i lsl_r0-r0-r1 lsr_r2-r2_i rsb_r2-r0-r2_ror_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i add_r2-r1-r2	add_r2-r1_i
mov_r0-r1 add_r2-r0-r0_ror_i bfi_r0-r2_i_i and_r2-r0_i	add_r2-r1-r1_asr_i unk
bic_r0-r1-r2 sub_r0-r0-r3 mov_r2-r3 mov_r1-r2 add_r0-r1-r0	bic_r0-r1-r2
bic_r0-r0-r1 sub_r1-r0-r2 mov_r2-r1 sub_r1-r2_i	bic_r0-r0-r1 sub_r1-r0-r2 sub_r1-r1_i
tst_r0_i mov_ne_r1_i and_r0-r1_i orr_r0-r1-r0	tst_r0_i mov_ne_r1_i orr_r0-r1-r1
eor_r0-r1-r0 orr_r2-r1-r0 add_r1-r3-r2_asr_i bfi_r3-r1_i_i	orr_r2-r0-r1 add_r1-r3-r2_asr_i bfi_r3-r1_i_i
rsb_r0-r1-r2_ror_i add_r0-r1-r0_ror_i bic_r2-r0-r1 and_r0-r0-r2 lsl_r3-r0_i	rsb_r0-r1-r2_ror_i add_r0-r1-r0_asr_i bic_r2-r0-r1 lsl_r3-r2_i
ror_r0-r1-r0 mov_r2-r3 ror_r1-r0_i eor_r0-r2-r0 bic_r2-r1-r0	ror_r0-r1-r0 ror_r1-r0_i eor_r0-r3-r0 bic_r2-r1-r0
cmp_r0-r1 mov_cc_r2-r3_lsr_i mvn_r0-r1 bic_r1-r1-r0 bic_r1-r1-r2 mov_r2-r1	cmp_r0-r1 mov_cc_r2-r3_lsr_i mvn_r0-r1 bic_r1-r1-r2 mov_r2-r1
and_r0-r1-r2 bfi_r1-r1_i_i and_r3-r0-r1 ror_r1-r1-r0 and_r0-r3-r1_ror_i	and_r3-r2-r1 ror_r1-r1-r3 and_r0-r3-r1_ror_i
cmp_r0_i mov_cc_r1_i mov_cs_r1-r0 orr_r0-r1-r0	cmp_r0_i mov_cc_r1_i asr_cc_r0-r1_i
add_r0-r1-r2_lsr_i bfi_r1-r0_i_i bfi_r2-r1_i_i bfi_r3-r2_i_i mov_r0-r3_lsr_i	mov_r0-r3_lsr_i
orr_r0-r1-r0 mvn_r2-r0 mvn_r0-r2 bfi_r2-r0_i_i	orr_r0-r1-r0 mvn_r2-r0 bfi_r2-r0_i_i
cmp_r0-r1 mov_ge_r2_i asr_r0-r3-r2 mov_r3-r0	cmp_r0-r1 mov_ge_r2_i asr_r3-r3-r2
bfi_r0-r1_i_i rsb_r2-r0_i lsr_r0-r1_i rsb_r1-r1-r0 bic_r1-r1-r2	bfi_r0-r1_i_i rsb_r2-r0_i rsb_r1-r1-r1_lsr_i bic_r1-r1-r2
cmp_r0_i mov_lt_r1_i mov_ge_r1_i bfi_r2-r3_i_i and_r0-r1-r2_ror_i	cmp_r0_i mov_lt_r1_i mov_ge_r1_i and_r0-r1-r2_asr_i
and_r0-r1-r2 ror_r1-r3-r0 eor_r1-r1-r2_lsl_i bfi_r0-r1_i_i	and_r0-r1-r2 ror_r1-r3-r0 bfi_r0-r1_i_i
mvn_r0-r1 rsb_r2-r1_i bfi_r1-r0_i_i eor_r2-r2-r1	rsb_r2-r1_i bfi_r1-r2_i_i eor_r2-r2-r1
bfi_r0-r1_i_i and_r0-r1-r0 eor_r2-r0-r1_lsl_i bfi_r1-r2_i_i orr_r1-r1_i	eor_r2-r0-r1_lsl_i bfi_r1-r2_i_i orr_r1-r1_i
and_r0-r1_i rsb_r1-r2-r0 add_r1-r1-r0 and_r2-r0-r3_ror_i bic_r2-r1-r2	and_r0-r1_i rsb_r1-r2-r0_ror_i and_r2-r0-r3_ror_i bic_r2-r1-r2
eor_r0-r1-r0_lsr_i bfi_r2-r0_i_i and_r2-r2_i asr_r0-r2_i add_r3-r0-r2	and_r2-r2_i bic_r3-r2-r2_lsr_i
cmp_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 bfi_r2-r0_i_i sub_r0-r0-r2_asr_i	mov_r1-r1 mvn_eq_r0-r1 bfi_r2-r0_i_i sub_r0-r0-r2_asr_i
mvn_r0-r1 mvn_r1-r0 bfi_r2-r1_i_i	bfi_r2-r1_i_i
cmp_r0-r1 mvn_cc_r0-r1 bfi_r1-r0_i_i eor_r2-r2-r1_lsl_i	eor_r2-r2-r1_lsl_i
tst_r0_i mov_ne_r1_i mov_eq_r1_i lsr_r2-r1_i and_r0-r2_i	tst_r0_i mov_ne_r1_i rsb_r2-r1-r1 and_r0-r2_i
cmp_r0-r1 mov_cc_r2-r3_lsr_i mov_cs_r2-r1 add_r0-r1-r2	cmp_r0-r1 add_ls_r0-r1-r3_lsr_i mov_cs_r0-r1_lsl_i
bfi_r0-r1_i_i orr_r1-r0_i bic_r2-r1-r0 bic_r2-r2-r0	bfi_r0-r1_i_i orr_r1-r0_i bic_r2-r1-r0
cmp_r0-r1 mov_ls_r0_i mov_hi_r0_i ror_r2-r0-r2	mov_r0_i ror_r2-r0-r2
cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 mvn_r3-r1	mov_r3-r2
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r0 and_r0-r1-r3_lsl_i bfi_r2-r0_i_i	mov_r0-r3_lsl_i bfi_r2-r0_i_i
bic_r0-r0-r1 bic_r2-r0-r3 mov_r1-r0 eor_r2-r2-r1	bic_r0-r0-r1 bic_r2-r0-r3 eor_r2-r2-r0
bfi_r0-r1_i_i eor_r1-r2-r0 lsr_r0-r1-r1 bic_r3-r0-r1 add_r3-r3-r1	bfi_r0-r1_i_i eor_r1-r2-r0 lsr_r0-r1-r1 orr_r3-r0-r1
tst_r0-r1 mov_eq_r2-r1 bfi_r0-r1_i_i and_r0-r2-r0 mov_r1-r0_lsr_i	tst_r0-r1 ror_ge_r2-r1_i and_r0-r2-r0 mov_r1-r0_lsr_i
lsl_r0-r0-r1 mov_r1-r2 bic_r3-r1-r2 rsb_r2-r3-r0 sub_r0-r2-r3	lsl_r0-r0-r1
lsr_r0-r0_i sub_r1-r0_i bfi_r2-r1_i_i orr_r1-r1-r2_lsl_i	lsr_r0-r0_i sub_r1-r0_i orr_r1-r1-r1_lsl_i bic_r0-r0-r1_lsl_i
add_r0-r1-r0 mov_r1-r2 bic_r2-r1-r0	add_r0-r1-r0 bic_r2-r2-r0
cmp_r0-r1 mov_ls_r0-r2_lsl_i mov_r1-r0 sub_r0-r1_i	cmp_r0-r1 mov_ls_r0-r2_lsl_i sub_r0-r0_i
and_r0-r0-r1 tst_r0-r1 mov_eq_r0-r2_lsr_i bic_r0-r1-r0	tst_r0-r1 mov_eq_r0-r2_lsr_i bic_r0-r1-r0
ror_r0-r0-r1 bic_r0-r0-r2 add_r3-r1-r0_asr_i rsb_r2-r3-r1	ror_r0-r0-r1 bic_r0-r0-r2 lsr_r2-r0_i
ror_r0-r1-r1 bfi_r0-r0_i_i mov_r1-r0	ror_r0-r1-r1 mov_r1-r0
mov_r0-r1 and_r0-r0_i mov_r2-r0	and_r0-r1_i mov_r2-r0
orr_r0-r1-r2_lsl_i add_r3-r0-r1_asr_i eor_r1-r0-r3_ror_i bfi_r1-r1_i_i bic_r2-r1-r2	orr_r0-r1-r2_lsl_i add_r3-r0-r1_asr_i eor_r1-r0-r3_ror_i bic_r2-r1-r2
mov_r0-r1 bfi_r0-r0_i_i ror_r2-r0_i mov_r1-r2	mov_r0-r1 bfi_r0-r0_i_i mov_r1-r0_ror_i
asr_r0-r1_i rsb_r0-r2-r0 rsb_r3-r0-r2 mvn_r0-r3	rsb_r0-r2-r1_asr_i rsb_r3-r0-r2 mvn_r0-r3
bfi_r0-r0_i_i mov_r1-r0 bfi_r2-r1_i_i bfi_r3-r2_i_i	mov_r1-r0 bfi_r2-r1_i_i bfi_r3-r2_i_i
bfi_r0-r1_i_i mov_r1-r2_ror_i orr_r2-r1-r0 bfi_r3-r2_i_i	bfi_r0-r1_i_i orr_r2-r0-r2_ror_i bfi_r3-r2_i_i
mvn_r0-r1 bic_r2-r1-r0 bfi_r1-r2_i_i lsl_r3-r1_i and_r3-r1-r3	bfi_r1-r1_i_i and_r3-r1-r1_lsl_i
tst_r0_i mov_eq_r0_i bic_r1-r0-r2 bic_r2-r1-r0	bic_r2-r1-r1
bic_r0-r1-r2 bic_r1-r0-r1 bfi_r2-r1_i_i	unk
cmp_r0_i add_cc_r1-r1-r0_lsr_i add_cs_r1-r0-r1_lsl_i eor_r2-r3-r1_ror_i	cmp_r0_i sub_cs_r1-r0-r1_lsl_i eor_r2-r3-r1_ror_i
tst_r0-r1 mov_ne_r2_i lsl_r1-r0_i bfi_r1-r1_i_i bic_r3-r2-r1	tst_r0-r1 lsl_r1-r0_i mov_ne_r2_i bic_r3-r2-r1
cmp_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 bfi_r2-r2_i_i	mvn_r2-r0
bfi_r0-r1_i_i ror_r2-r0_i bic_r2-r1-r2 bfi_r0-r2_i_i	bfi_r0-r1_i_i bic_r2-r1-r0_ror_i bfi_r0-r2_i_i
bic_r0-r1-r2 cmp_r0-r1 orr_ls_r2-r2-r1_asr_i lsl_r3-r2-r2	and_r1-r1-r1 orr_ls_r2-r2-r1_asr_i lsl_r3-r2-r2
sub_r0-r1-r2_asr_i ror_r3-r0_i bfi_r1-r3_i_i mov_r0-r1_asr_i lsr_r3-r0_i	mov_r0-r1_asr_i lsr_r3-r0_i
lsr_r0-r1-r2 eor_r1-r0-r1 bic_r3-r1-r0 add_r2-r3-r3	lsr_r0-r1-r2 bic_r3-r1-r0 add_r2-r3-r3
mov_r0-r1 eor_r2-r2-r0_lsr_i eor_r3-r2_i mov_r2-r3_lsl_i	eor_r2-r2-r1_lsr_i eor_r3-r2_i mov_r2-r3_lsl_i
tst_r0_i add_eq_r1-r2_i bic_r1-r1-r3 bfi_r1-r1_i_i	tst_r0_i add_ge_r1-r2_i bic_r1-r1-r3
orr_r0-r1-r2 and_r1-r0_i mvn_r0-r3 bic_r3-r1-r0 mvn_r1-r3	orr_r0-r1-r2 and_r1-r0_i mvn_r0-r3 unk
and_r0-r1_i bic_r1-r0-r2 lsl_r1-r1_i mvn_r0-r1 mov_r1-r0_asr_i	mvn_r0_i mov_r1-r0_asr_i
bic_r0-r1-r2 bic_r1-r0-r1 bic_r1-r1-r0 bfi_r0-r1_i_i bfi_r2-r0_i_i	bic_r0-r1-r2 bic_r1-r0-r1 bfi_r0-r1_i_i bfi_r2-r0_i_i
bfi_r0-r1_i_i ror_r1-r2_i and_r2-r0-r1 orr_r1-r0-r2	bfi_r0-r1_i_i orr_r1-r0-r0
asr_r0-r1_i mov_r2-r0_ror_i add_r3-r2_i mov_r2-r3	asr_r0-r1_i mov_r2-r0_ror_i add_r2-r2_i
add_r0-r0-r1 orr_r1-r1-r0 and_r1-r2-r1_ror_i bfi_r1-r1_i_i	add_r0-r0-r1 orr_r1-r1-r0 mov_r3-r1_ror_i and_r1-r2-r3
tst_r0-r1 mvn_ne_r1-r0 tst_r1-r0 mov_eq_r0-r2 sub_r0-r2-r0	tst_r0-r1 mvn_ne_r1-r0 tst_r1-r0 sub_ls_r0-r0-r0
mov_r0-r1 cmp_r0-r2 mov_ls_r1-r2 mov_r3-r1	cmp_r1-r2 mov_cc_r1-r2 mov_r3-r1
bfi_r0-r0_i_i bfi_r0-r0_i_i add_r1-r1-r2 asr_r3-r0-r1 rsb_r1-r0-r3	add_r3-r1-r2 asr_r3-r0-r3 rsb_r1-r0-r3
tst_r0_i mvn_ne_r1-r2 mvn_ne_r1-r2 bic_r1-r3-r1 rsb_r1-r1_i	tst_r0_i mvn_ne_r1-r2 bic_r1-r3-r1 rsb_r1-r1_i
bfi_r0-r1_i_i orr_r2-r0-r3_lsr_i bic_r1-r2-r0 bic_r0-r0-r1	bfi_r0-r1_i_i orr_r2-r0-r3_lsr_i
eor_r0-r1-r2 and_r1-r3-r1_lsl_i rsb_r2-r2-r0_lsr_i eor_r1-r2-r1_lsl_i	eor_r1-r2-r1 rsb_r1-r2-r1_lsr_i
cmp_r0-r1 mov_cc_r0_i mov_cs_r0_i ror_r2-r0_i bfi_r3-r2_i_i	mov_r0_i ror_r2-r0_i bfi_r3-r2_i_i
tst_r0-r1 rsb_eq_r2-r1-r0_lsl_i bfi_r2-r2_i_i mvn_r1-r2 and_r2-r1-r2 mvn_r1-r2	unk
orr_r0-r1-r2_lsr_i bic_r3-r1-r0 bfi_r3-r3_i_i lsl_r0-r3_i bic_r3-r3-r0	rsb_r3-r1-r1
bfi_r0-r1_i_i rsb_r2-r0-r3 sub_r1-r3-r2 mvn_r0-r1	bfi_r0-r1_i_i mvn_r0-r0
sub_r0-r1-r2_lsl_i orr_r0-r0-r3 mov_r1-r0 mov_r0-r1 eor_r2-r0_i	sub_r0-r1-r2_lsl_i orr_r0-r0-r3 eor_r2-r0_i
tst_r0-r1 orr_ne_r1-r2_i bfi_r2-r1_i_i asr_r3-r2_i	asr_r3-r2_i
rsb_r0-r1_i add_r1-r2-r0 sub_r0-r2-r1 bic_r1-r2-r0	sub_r0-r1_i bic_r1-r2-r0
and_r0-r1_i sub_r0-r2-r0 bfi_r3-r0_i_i bfi_r1-r3_i_i asr_r2-r1_i	unk asr_r2-r1_i
eor_r0-r1_i mov_r1-r0 rsb_r2-r1-r0_lsr_i ror_r3-r2_i	eor_r0-r1_i rsb_r2-r0-r0_lsr_i ror_r3-r2_i
tst_r0_i mov_ne_r1-r2 bic_r2-r1-r3 bic_r1-r2-r3	tst_r0_i mov_ne_r1-r2 bic_r1-r1-r3
cmp_r0_i mvn_ge_r1-r2 asr_r2-r1-r0 mov_r1-r2	cmp_r0_i mvn_ge_r1-r2 asr_r1-r1-r0
bic_r0-r1-r2 bic_r3-r0-r1 rsb_r2-r3-r2 bfi_r0-r2_i_i bic_r1-r0-r2	bfi_r1-r2_i_i bic_r1-r1-r2
sub_r0-r0-r1 mvn_r2-r0 mvn_r0-r2 bfi_r2-r0_i_i	sub_r0-r0-r1 mvn_r2-r0 bfi_r2-r0_i_i
ror_r0-r1_i bfi_r1-r0_i_i sub_r1-r0-r1 bfi_r0-r1_i_i	sub_r0-r1-r1_lsl_i ror_r0-r0_i
bic_r0-r0-r1 and_r1-r2-r0_ror_i and_r2-r2-r1 ror_r3-r0-r2	bic_r0-r0-r1 and_r1-r2-r0_ror_i ror_r3-r0-r1
cmp_r0_i mvn_ne_r0-r1 bic_r2-r2-r3 and_r1-r0-r2 bic_r0-r1-r0	rsb_r0-r1-r1
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 add_r3-r0-r2_ror_i	mvn_r0-r2 add_r3-r0-r2_ror_i
tst_r0-r1 mvn_ne_r0-r1 mov_r2-r0 eor_r2-r2_i	tst_r0-r1 mvn_ne_r0-r1 eor_r2-r0_i
orr_r0-r1-r2 bic_r1-r0-r3 ror_r1-r1-r1 mov_r2-r1	orr_r0-r1-r2 bic_r1-r0-r3 ror_r2-r1-r1
orr_r0-r1-r2 and_r3-r0_i asr_r0-r3_i eor_r2-r0_i	and_r3-r2_i add_r2-r3_i
cmp_r0-r1 and_eq_r1-r2-r1 mov_r0-r1 mov_r1-r0	cmp_r0-r1 and_eq_r1-r2-r1
eor_r0-r1-r2_ror_i mov_r1-r3_asr_i and_r0-r1-r0 bfi_r2-r0_i_i	eor_r0-r1-r2_ror_i and_r0-r0-r3_lsr_i bfi_r2-r0_i_i
tst_r0_i mov_ne_r1-r2_ror_i mov_r0-r1 eor_r0-r0-r3	tst_r0_i mov_ne_r1-r2_ror_i eor_r0-r1-r3
add_r0-r0-r1_lsl_i bfi_r2-r0_i_i and_r2-r2_i mvn_r0-r2	bfi_r2-r0_i_i and_r2-r2_i mvn_r0-r2
ror_r0-r1_i orr_r2-r0-r1 bfi_r1-r2_i_i add_r0-r1-r2	orr_r2-r1-r1_ror_i bfi_r1-r2_i_i add_r0-r1-r2
mov_r0-r1_asr_i ror_r2-r2_i eor_r1-r0-r2 lsl_r0-r1_i	mov_r0-r1_asr_i eor_r2-r0-r2_ror_i add_r0-r2-r2
rsb_r0-r1_i rsb_r1-r2-r0_lsr_i mvn_r3-r2 bic_r3-r1-r3 ror_r0-r3-r3	rsb_r0-r1_i rsb_r1-r2-r0_lsr_i and_r3-r1-r2 ror_r0-r3-r3
bfi_r0-r1_i_i bfi_r1-r0_i_i mov_r0-r2 bfi_r1-r1_i_i orr_r1-r0-r1_lsr_i	bfi_r1-r0_i_i orr_r1-r2-r1_lsr_i
mvn_r0-r1 eor_r2-r0-r1 bic_r1-r2-r0 rsb_r0-r1-r3_lsl_i mov_r2-r0_ror_i	rsb_r0-r1-r3_lsl_i mov_r2-r0_ror_i
tst_r0-r1 mov_eq_r2_i bic_r2-r2-r1 bic_r2-r1-r2	and_r2-r1-r1
sub_r0-r1-r0 bic_r1-r2-r0 bfi_r1-r1_i_i bfi_r1-r1_i_i	sub_r0-r1-r0 bic_r1-r2-r0 orr_r1-r1-r1
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i sub_r2-r0-r1 and_r2-r2_i	sub_r2-r0_i and_r2-r2_i
bic_r0-r1-r0 bic_r2-r0-r1 mvn_r1-r2	unk
cmp_r0_i mov_cs_r1-r0 mov_eq_r1_i rsb_r1-r1-r0 bic_r1-r2-r1	cmp_r0_i mov_cs_r1-r0 rsb_r1-r1-r0 bic_r1-r2-r1
tst_r0_i sub_ne_r1-r2_i sub_eq_r1-r1_i mvn_r2-r1 asr_r2-r2-r2 bfi_r2-r2_i_i	tst_r0_i sub_eq_r1-r1_i sub_ne_r1-r2_i mvn_r2-r1 asr_r2-r2-r2
tst_r0_i and_ne_r1-r0-r1 bic_r2-r0-r1 eor_r2-r3-r2 orr_r1-r0-r2 add_r2-r2-r1_ror_i	tst_r0_i bic_r2-r0-r1 eor_r2-r3-r2 orr_r1-r0-r2 add_r2-r2-r1_ror_i
eor_r0-r1-r2 bic_r1-r0-r3 bfi_r3-r1_i_i bic_r2-r3-r0	eor_r0-r1-r2 bfi_r3-r0_i_i bic_r2-r3-r0
mvn_r0-r1 eor_r1-r1-r2 and_r3-r0-r2 orr_r0-r1-r3	eor_r0-r1-r2
bfi_r0-r1_i_i bic_r2-r0-r3 eor_r1-r2-r1 bfi_r2-r1_i_i	bfi_r0-r1_i_i eor_r3-r3_i bic_r2-r0-r3
cmp_r0_i sub_hi_r1-r2_i mvn_r3-r1 mvn_r1-r3	cmp_r0_i sub_hi_r1-r2_i
mvn_r0-r1 tst_r0-r1 and_ne_r1-r2-r1 orr_r3-r2-r1	orr_r3-r2-r1
eor_r0-r0-r1 mov_r2-r1_ror_i mov_r1-r2 sub_r0-r0_i bic_r1-r0-r1	eor_r0-r0-r1 mov_r2-r1_ror_i sub_r0-r0_i bic_r1-r0-r2
bfi_r0-r0_i_i add_r1-r0-r0 orr_r0-r0-r1 mvn_r2-r0	add_r1-r0-r0 orr_r0-r0-r1 mvn_r2-r0
tst_r0_i eor_eq_r1-r2_i bic_r3-r1-r2 mov_r1-r3_lsl_i bfi_r2-r1_i_i	unk
ror_r0-r1_i bfi_r0-r0_i_i mvn_r2-r0 ror_r3-r2_i	mvn_r3-r1
bfi_r0-r0_i_i bic_r1-r0-r2 mov_r3-r2 lsr_r2-r0-r3 bic_r2-r1-r2	bfi_r0-r0_i_i bic_r1-r0-r2 lsr_r2-r0-r2 bic_r2-r1-r2
tst_r0-r1 mvn_eq_r2-r0 bfi_r0-r2_i_i bic_r0-r0-r3 mvn_r2-r0 and_r3-r2_i	orr_r0-r0-r0 bic_r0-r0-r3 mvn_r2-r0 and_r3-r2_i
mvn_r0-r1 mvn_r2-r0 asr_r3-r2-r3	asr_r3-r1-r3
tst_r0-r1 rsb_ne_r2-r0-r1 rsb_eq_r2-r1_i bic_r3-r2-r3 bic_r1-r1-r3 sub_r3-r2-r1_asr_i bfi_r3-r3_i_i	tst_r0-r1 rsb_ne_r2-r0-r1 rsb_eq_r2-r1_i bic_r3-r2-r3 bic_r1-r1-r3 sub_r3-r2-r1_asr_i
eor_r0-r1-r0 mov_r1-r2 bfi_r2-r1_i_i and_r1-r2-r1 ror_r1-r1-r0	eor_r0-r0-r1 ror_r1-r2-r0
bfi_r0-r1_i_i cmp_r0-r2 mvn_eq_r1-r3 mvn_r3-r1	bfi_r0-r1_i_i cmp_r0-r2 mvn_ne_r3-r1
add_r0-r1-r2 mvn_r1-r3 bic_r0-r0-r1 bic_r3-r3-r2 eor_r1-r3-r0	add_r0-r1-r2 and_r0-r0-r3 bic_r3-r3-r2 eor_r1-r3-r0
bic_r0-r1-r2 bic_r3-r0-r2 bic_r3-r2-r3 bfi_r2-r3_i_i	bfi_r2-r2_i_i
bic_r0-r1-r2 bfi_r1-r0_i_i asr_r0-r1_i orr_r3-r0_i	asr_r0-r1_i orr_r3-r0_i
bic_r0-r0-r1 mov_r2-r0 eor_r3-r0-r2_ror_i mvn_r0-r3	bic_r0-r0-r1 eor_r3-r0-r0_ror_i mvn_r0-r3
mvn_r0-r1 bic_r2-r1-r0 bfi_r3-r0_i_i eor_r0-r2-r3	mvn_r0-r1 bfi_r3-r0_i_i eor_r0-r1-r3
mvn_r0-r1 rsb_r0-r0_i sub_r0-r1-r0 ror_r2-r0_i sub_r0-r0-r2_asr_i	mvn_r0_i mov_r2-r0_lsr_i sub_r0-r0-r2_asr_i
mvn_r0-r1 mvn_r1-r0 bfi_r2-r1_i_i bic_r3-r2-r1	bic_r2-r2_i bic_r3-r2-r1
tst_r0-r1 mvn_eq_r0-r2 mvn_ne_r0-r2 mov_r3-r0 mvn_r0-r3	add_r0-r2_i
cmp_r0-r1 add_eq_r0-r2_i bfi_r1-r0_i_i mvn_r2-r1 orr_r2-r2-r1	add_r0-r2_i mvn_r2_i
bfi_r0-r1_i_i asr_r2-r0-r2 bic_r2-r2-r0 mvn_r1-r2 ror_r3-r1_i	bfi_r0-r1_i_i asr_r2-r0-r2 bic_r2-r2-r0 mvn_r3-r2_ror_i
lsl_r0-r1-r2 lsl_r1-r3-r3 eor_r2-r0-r1_lsl_i mvn_r3-r2	lsl_r0-r1-r2 mvn_r3-r0
cmp_r0_i mvn_ls_r1-r0 bfi_r2-r1_i_i bic_r0-r0-r2 mov_r2-r0_ror_i	cmp_r0_i bfi_r2-r1_i_i bic_r0-r0-r2 mov_r2-r0_ror_i
bic_r0-r1-r0 bfi_r2-r0_i_i sub_r1-r2-r0_lsr_i rsb_r0-r1-r2 sub_r0-r0_i	bic_r0-r1-r0 mov_r0-r0_lsr_i sub_r0-r0_i
tst_r0-r1 and_ne_r2-r2-r3 rsb_ne_r2-r1-r3_ror_i bfi_r0-r2_i_i	tst_r0-r1 rsb_ne_r2-r1-r3_ror_i bfi_r0-r2_i_i
ror_r0-r1_i bfi_r1-r0_i_i add_r1-r0-r1_lsr_i bfi_r0-r1_i_i	ror_r0-r1_i add_r1-r0-r1_lsr_i bfi_r0-r1_i_i
tst_r0_i mov_ne_r1-r2_lsr_i mov_eq_r1_i orr_r3-r0-r1_asr_i mov_r2-r1_asr_i and_r0-r3-r2_ror_i	cmp_r0_i mov_ne_r1-r2_lsr_i and_r3-r0-r1_asr_i mov_r2-r1_asr_i and_r0-r3-r2_lsl_i
add_r0-r1-r2 orr_r0-r0_i mov_r1-r0 ror_r1-r1_i	add_r0-r1-r2 orr_r0-r0_i ror_r1-r0_i
tst_r0-r1 mov_ne_r1-r2_ror_i mov_r2-r1 add_r3-r2_i	tst_r0-r1 mov_ne_r1-r2_ror_i add_r3-r1_i
mov_r0-r1 sub_r2-r2-r0 sub_r0-r1-r2_lsr_i	sub_r2-r2-r1 sub_r0-r1-r2_lsr_i
asr_r0-r1_i and_r2-r0-r3 lsl_r3-r2_i bfi_r3-r3_i_i	bic_r2-r3_i ror_r0-r1_i and_r2-r0-r2 lsl_r3-r2_i
add_r0-r1_i bic_r1-r2-r0 and_r1-r0-r1_lsl_i bic_r0-r1-r0	mov_r0_i
asr_r0-r0_i lsr_r1-r0-r2 orr_r1-r1-r0_lsr_i bfi_r0-r1_i_i rsb_r1-r0_i	asr_r0-r0_i rsb_r1-r0_i
cmp_r0-r1 mvn_lt_r0-r2 mvn_ne_r0-r2 asr_r2-r0-r3	cmp_r0-r1 mvn_ne_r0-r2 asr_r2-r0-r3
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 asr_r0-r1_i	mvn_r0-r2_asr_i
ror_r0-r1-r2 lsl_r3-r0_i mvn_r1-r3 sub_r1-r1_i bfi_r3-r1_i_i	ror_r0-r1-r2 lsl_r3-r0_i
sub_r0-r1-r2 and_r0-r3-r0 lsl_r2-r2_i bfi_r2-r2_i_i eor_r0-r2-r0	sub_r0-r1-r2 lsl_r2-r2_i and_r0-r3-r0 eor_r0-r2-r0
bfi_r0-r1_i_i mov_r1-r0 bfi_r2-r1_i_i add_r2-r1-r2 asr_r1-r2_i	bfi_r0-r1_i_i bfi_r2-r1_i_i add_r2-r0-r2 asr_r1-r2_i
cmp_r0-r1 mov_hi_r2-r1 mov_ne_r2-r1_lsl_i bic_r1-r3-r2 bic_r3-r1-r0	cmp_r0-r1 mov_ne_r2-r1_lsl_i bic_r1-r3-r2 bic_r3-r1-r0
tst_r0_i orr_ne_r1-r2-r0 orr_eq_r1-r1-r0_lsl_i tst_r1-r0 mov_eq_r3-r1 bfi_r3-r3_i_i	tst_r0_i orr_ne_r1-r2-r0 orr_cc_r1-r1-r0_lsl_i tst_r1-r0 mov_eq_r3-r1
orr_r0-r1-r0_lsr_i bfi_r2-r0_i_i bfi_r0-r2_i_i eor_r1-r0_i	orr_r0-r1-r0_lsr_i bfi_r0-r2_i_i eor_r1-r0_i
mvn_r0-r1 bic_r2-r1-r0 eor_r3-r2-r1 orr_r3-r3_i	mov_r3_i
lsl_r0-r1_i bic_r1-r0-r2 eor_r3-r1_i bic_r0-r3-r2	lsl_r0-r1_i add_r3-r0_i bic_r0-r3-r2
mov_r0-r1 ror_r0-r0-r0 add_r2-r1-r0 and_r0-r2-r3 orr_r1-r0_i	ror_r0-r1-r1 add_r2-r1-r0 and_r0-r2-r3 orr_r1-r0_i
tst_r0-r1 mvn_ne_r1-r0 mov_ne_r1-r0 bic_r2-r1-r2 bfi_r3-r2_i_i	tst_r0-r1 mov_ne_r1-r0 bic_r2-r1-r2 bfi_r3-r2_i_i
sub_r0-r1-r2 bic_r3-r2-r0 bic_r0-r0-r2 bic_r1-r3-r0 mvn_r2-r1	sub_r0-r1-r2 bic_r3-r2-r0 mvn_r2-r3
bic_r0-r0-r1 ror_r1-r2-r2 eor_r1-r1-r0 ror_r0-r3_i bic_r2-r1-r0	bic_r0-r0-r1 ror_r1-r2-r2 eor_r1-r1-r0 bic_r2-r1-r3_ror_i
and_r0-r1-r0_lsl_i sub_r2-r0-r2 bfi_r0-r0_i_i rsb_r2-r2-r0	add_r2-r2_i
cmp_r0-r1 add_cc_r1-r2_i add_cs_r1-r3-r1 lsr_r2-r2_i mov_r0-r1 eor_r2-r0-r2	cmp_r0-r1 add_cs_r1-r3-r1 add_cc_r1-r2_i lsr_r2-r2_i eor_r2-r1-r2
bfi_r0-r1_i_i bfi_r2-r0_i_i lsl_r0-r2_i asr_r3-r0_i	bfi_r2-r0_i_i add_r0-r2-r2 asr_r3-r0_i
orr_r0-r1-r0 bfi_r2-r1_i_i bic_r1-r1-r0 and_r0-r1-r0_ror_i and_r3-r0-r2_lsl_i	mov_r3_i
tst_r0_i mvn_eq_r1-r2 bfi_r2-r1_i_i bfi_r3-r2_i_i and_r1-r3-r2 bfi_r3-r1_i_i	unk bfi_r2-r1_i_i bfi_r3-r2_i_i and_r1-r3-r2 bfi_r3-r1_i_i
bfi_r0-r1_i_i and_r2-r0_i and_r1-r2-r0 ror_r2-r1-r0 rsb_r1-r2-r0	bfi_r0-r1_i_i and_r2-r0_i ror_r2-r2-r0 rsb_r1-r2-r0
cmp_r0-r1 mov_ls_r1_i mov_hi_r1_i orr_r0-r0_i orr_r2-r0-r1	orr_r2-r0_i
bic_r0-r1-r2 asr_r1-r0_i add_r1-r1-r1_asr_i and_r1-r1_i	and_r1-r1_i
mvn_r0-r1 eor_r2-r1_i orr_r1-r0-r1 add_r1-r2-r1	bic_r2-r1_i rsb_r1-r1-r2_lsl_i
orr_r0-r1-r2 cmp_r2-r0 mvn_hi_r1-r2 sub_r2-r2-r1	sub_r2-r2-r1
asr_r0-r1_i bic_r0-r1-r0 add_r2-r0_i mvn_r1-r2 sub_r1-r1-r2	asr_r0-r1_i bic_r0-r1-r0 add_r2-r0_i mvn_r1-r2_lsl_i
lsl_r0-r1-r0 asr_r2-r0_i ror_r0-r2-r2 lsl_r2-r0-r0	mov_r2_i
tst_r0_i mvn_ne_r1-r0 ror_r1-r1-r1 orr_r0-r0-r1_lsr_i and_r0-r0_i	ror_r1-r1-r1 orr_r0-r0-r1_lsr_i and_r0-r0_i
cmp_r0-r1 add_ne_r0-r2-r0_ror_i add_eq_r0-r2_i orr_r2-r0_i bfi_r1-r2_i_i	sub_r2-r2-r0_lsr-r0 orr_r2-r0_i bfi_r1-r2_i_i
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r2 rsb_r1-r1_i mov_r0-r1	mvn_r1-r2 rsb_r1-r1_i mov_r0-r1
tst_r0_i eor_ne_r1-r1-r2 mov_r2-r1 and_r2-r2-r1	tst_r0_i eor_ne_r1-r1-r2 mov_r2-r1
bic_r0-r1-r2 mvn_r1-r0 sub_r2-r1-r3 orr_r0-r1_i and_r2-r0-r2_lsr_i	unk sub_r2-r1-r3 orr_r0-r1_i and_r2-r0-r2_lsr_i
cmp_r0-r1 mov_ls_r1-r0_lsl_i mov_r2-r1 sub_r2-r2_i lsl_r3-r2_i	cmp_r0-r1 mov_ls_r1-r0_lsl_i sub_r2-r1_i lsl_r3-r2_i
cmp_r0-r1 eor_ls_r2-r0-r2_ror_i ror_r2-r2_i rsb_r3-r2_i mov_r1-r3 sub_r3-r3-r1	rsb_r3-r1-r1
cmp_r0_i mov_lt_r1_i rsb_r2-r1_i orr_r1-r2_i bfi_r0-r1_i_i mvn_r2-r0	mvn_r2-r0 unk
eor_r0-r1-r2 asr_r2-r0_i mvn_r1-r2 bfi_r0-r1_i_i	eor_r0-r1-r2 mvn_r1-r0_asr_i bfi_r0-r1_i_i
cmp_r0-r1 mvn_ge_r0-r1 asr_r0-r0_i mvn_r2-r0	cmp_r0-r1 mov_r2-r1_asr_i mvn_lt_r2-r0_asr_i
bfi_r0-r0_i_i tst_r0-r1 mov_ne_r0_i rsb_r2-r0_i	tst_r0-r1 mov_ne_r0_i rsb_r2-r0_i
eor_r0-r1_i orr_r1-r1-r0_ror_i mvn_r0-r1 mvn_r1-r0 add_r2-r1_i	eor_r0-r1_i orr_r1-r1-r0_ror_i add_r2-r1_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i add_r2-r3_i rsb_r0-r2-r1_lsl_i	add_r2-r3_i mov_r1_i rsb_r0-r2-r1_lsl_i
bfi_r0-r1_i_i asr_r0-r0_i rsb_r2-r0_i bic_r3-r1-r2	asr_r0-r0_i rsb_r2-r0_i bic_r3-r1-r2
bfi_r0-r1_i_i orr_r0-r2-r0_asr_i bic_r3-r0-r2 mvn_r0-r3	unk
lsl_r0-r1_i eor_r2-r0-r3 rsb_r3-r3_i and_r0-r2_i add_r1-r0-r3_lsr_i	and_r0-r3_i rsb_r3-r3_i add_r1-r0-r3_lsr_i
mov_r0-r1 eor_r1-r0_i rsb_r1-r1-r2_asr_i mov_r3-r1	eor_r0-r1_i rsb_r3-r0-r2_asr_i
mvn_r0-r1 tst_r1-r0 mov_eq_r0_i rsb_r2-r2-r0	rsb_r2-r2_i
asr_r0-r1-r1 bic_r2-r0-r1 and_r3-r0-r2 orr_r0-r3_i	asr_r0-r1-r1 bic_r2-r0-r1 orr_r0-r2_i
cmp_r0-r1 orr_lt_r1-r2-r0 orr_ge_r1-r1-r2_lsl_i orr_r2-r3-r1_lsl_i	cmp_r0-r1 orr_lt_r1-r2-r0 orr_r2-r3-r1_lsl_i
mov_r0-r1 bfi_r0-r0_i_i mvn_r1-r0 and_r2-r0-r1	and_r2-r0_i
sub_r0-r1-r0 rsb_r2-r0-r3 and_r2-r2-r0 bic_r1-r2-r0 bfi_r0-r1_i_i	sub_r0-r1-r0 unk
tst_r0-r1 mov_eq_r1-r2_asr_i mov_r3-r1 mvn_r0-r3	tst_r0-r1 mov_cs_r1-r2_asr_i mvn_r0-r1
bfi_r0-r1_i_i mvn_r2-r3 eor_r2-r2_i and_r3-r2-r0 and_r1-r2-r3	bfi_r0-r1_i_i mvn_r2-r3 eor_r2-r2_i and_r1-r2-r0
bic_r0-r1-r2 and_r1-r1-r0 bic_r0-r0-r1 and_r1-r2-r0_ror_i	mov_r1_i
orr_r0-r1-r0 bic_r2-r1-r0 bfi_r3-r2_i_i sub_r2-r3_i	bic_r2-r3-r3 bfi_r3-r2_i_i sub_r2-r3_i
sub_r0-r0-r1 bfi_r0-r0_i_i lsl_r0-r1-r0 rsb_r2-r0_i add_r1-r2-r2	sub_r0-r0-r1 lsl_r0-r1-r0 rsb_r2-r0_i add_r1-r2-r2
orr_r0-r1-r0_asr_i bfi_r2-r1_i_i bfi_r3-r0_i_i orr_r3-r1-r3_lsl_i orr_r0-r2-r3_asr_i	orr_r0-r1-r0_asr_i bfi_r2-r1_i_i orr_r3-r1-r3_lsl_i orr_r0-r2-r3_asr_i
mvn_r0-r1 sub_r2-r0-r3_asr_i sub_r0-r2_i lsl_r1-r0_i	sub_r0-r1-r3_ror_i lsl_r1-r0_i
rsb_r0-r0_i orr_r1-r2-r0 eor_r1-r1-r2 sub_r1-r1_i orr_r0-r0-r1	rsb_r0-r0_i bic_r1-r0-r2 sub_r1-r1_i orr_r0-r0-r1
asr_r0-r1_i bfi_r2-r0_i_i mov_r0-r2 lsr_r1-r0_i	mov_r0-r2 lsr_r1-r0_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 asr_r0-r0_i lsr_r1-r0_i	mvn_r0-r2 lsr_r1-r0_i
tst_r0-r1 mov_eq_r1-r2_lsr_i tst_r3_i orr_ne_r0-r2-r1_lsr_i and_r1-r0-r2	mvn_r1-r0_lsr_i tst_r3_i orr_ne_r0-r2-r0_lsr_i and_r1-r0-r2
add_r0-r1-r0_ror_i mov_r2-r0_asr_i rsb_r1-r2-r0 bic_r2-r1-r0	add_r0-r1-r0_ror_i mov_r2-r0_asr_i bic_r2-r2-r0
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 mvn_r0-r2 add_r3-r0-r0_lsr_i	add_r3-r3-r3_lsr_i
sub_r0-r1-r0_asr_i lsl_r2-r0_i sub_r1-r2-r3	sub_r0-r1-r0_asr_i rsb_r1-r3-r0_lsl_i
tst_r0-r1 eor_eq_r2-r3-r1_lsr_i mvn_r1-r2 mvn_r2-r1	tst_r0-r1 eor_eq_r2-r3-r1_lsr_i
tst_r0_i mov_ne_r0_i add_r1-r0-r0_lsl_i bfi_r0-r2_i_i rsb_r0-r1-r0	add_r1-r0-r0_lsl_i bfi_r0-r2_i_i rsb_r0-r1-r0
cmp_r0_i mvn_ge_r1-r2 and_r1-r1-r3 and_r0-r1-r0_asr_i bfi_r0-r0_i_i	and_r1-r1-r3 bic_r2-r1-r0_asr_i bic_r0-r1-r2
tst_r0-r1 mvn_ne_r1-r2 mov_r3-r0 bic_r0-r3-r1	tst_r0-r1 mvn_ne_r1-r2 bic_r0-r0-r1
eor_r0-r0_i orr_r1-r0_i mov_r2-r1	eor_r0-r0_i orr_r2-r0_i
cmp_r0-r1 mvn_ls_r2-r0 mvn_hi_r2-r1 mov_r3-r2 bic_r0-r3-r2	rsb_r0-r2-r2
bic_r0-r0-r1 lsl_r0-r0-r1 mvn_r2-r3 bic_r0-r0-r2	bic_r0-r0-r1 lsl_r0-r0-r1 and_r0-r0-r3
bfi_r0-r0_i_i orr_r1-r0-r1 bfi_r2-r1_i_i bfi_r2-r2_i_i	orr_r1-r0-r1 bfi_r2-r1_i_i
and_r0-r1-r2_lsr_i and_r3-r1-r0_asr_i lsr_r0-r3_i add_r1-r1-r0_lsr_i add_r2-r1-r1_lsl_i	add_r2-r1-r1_lsl_i
bfi_r0-r0_i_i mvn_r1-r0 eor_r0-r1_i bic_r0-r0-r1	bic_r1-r0_i bic_r0-r0-r1
cmp_r0-r1 eor_ls_r1-r1-r0_lsl_i eor_hi_r1-r2_i mvn_r2-r1 eor_r0-r2-r1	mvn_r0_i
cmp_r0-r1 orr_ls_r2-r3-r0_asr_i bic_r3-r2-r1 bic_r0-r1-r3 mov_r2-r0_lsr_i	mov_r2-r1_lsr_i
tst_r0_i sub_eq_r1-r0_i eor_eq_r1-r0_i bfi_r2-r1_i_i	tst_r0_i eor_eq_r1-r0_i bfi_r2-r1_i_i
lsr_r0-r0_i lsr_r1-r0_i lsr_r1-r1-r2 and_r3-r1_i bfi_r1-r3_i_i	lsr_r0-r0_i lsr_r1-r0_i lsr_r1-r1-r2 unk
and_r0-r1-r0_asr_i bic_r0-r0-r1 bfi_r2-r3_i_i add_r1-r2-r0	bfi_r2-r3_i_i and_r1-r2-r2
orr_r0-r0-r1_lsl_i mov_r2-r3_ror_i add_r1-r0-r2 bfi_r1-r1_i_i rsb_r0-r1_i	orr_r0-r0-r1_lsl_i mov_r2-r3_ror_i add_r1-r0-r2 rsb_r0-r1_i
mov_r0-r1_ror_i and_r2-r3-r2_lsr_i bic_r0-r2-r0 lsr_r1-r0_i	mov_r0-r1_ror_i rsb_r1-r0-r0
orr_r0-r0-r1 bic_r0-r0-r1 orr_r1-r1-r0_ror_i bic_r1-r1-r0	bic_r0-r0-r1 orr_r1-r1-r0_ror_i bic_r1-r1-r0
mov_r0-r1 bic_r1-r0-r2 mvn_r0-r1 add_r3-r0_i	bic_r1-r1-r2 mvn_r0-r1 add_r3-r0_i
tst_r0_i orr_ne_r1-r0_i bic_r1-r1-r2 rsb_r0-r0-r1 rsb_r2-r1-r0 asr_r1-r2_i	tst_r0_i lsr_cc_r0-r0-r0 rsb_r0-r0-r1 rsb_r2-r1-r0 asr_r1-r2_i
bfi_r0-r1_i_i bic_r0-r0-r1 and_r2-r0-r3 asr_r0-r2_i	bic_r0-r0-r1 and_r2-r3-r0 asr_r0-r2_i
cmp_r0-r1 mvn_cc_r2-r3 mvn_cs_r2-r3 bic_r2-r2-r3 add_r0-r1-r2	cmp_r0-r1 mvn_r2-r3 add_r0-r1-r2
cmp_r0_i mvn_cc_r1-r0 bic_r2-r2-r3 rsb_r3-r2-r1 bfi_r2-r3_i_i	rsb_r4-r0-r0_lsr_i unk bic_r2-r2-r3 rsb_r3-r2-r1 bfi_r2-r3_i_i
sub_r0-r1-r2 mvn_r3-r0 bic_r2-r0-r3 bfi_r1-r2_i_i	sub_r0-r1-r2 bfi_r1-r0_i_i
bfi_r0-r1_i_i sub_r0-r0-r1_ror_i bic_r1-r0-r2 bfi_r2-r1_i_i	sub_r0-r0-r1_ror_i bic_r1-r0-r2 bfi_r2-r1_i_i
eor_r0-r1_i rsb_r2-r1-r0 bic_r1-r2-r1 mov_r3-r1	eor_r0-r1_i rsb_r2-r1-r0 bic_r3-r2-r1
cmp_r0-r1 mov_lt_r2_i mov_ge_r2_i ror_r3-r0_i asr_r0-r3-r2	mov_r2_i ror_r3-r0_i asr_r0-r3-r2
tst_r0-r1 orr_eq_r2-r2-r3_asr_i mov_eq_r2_i bfi_r2-r2_i_i eor_r3-r2-r0	tst_r0-r1 orr_eq_r2-r2-r3_asr_i mov_cs_r2_i eor_r3-r2-r0
tst_r0_i mvn_ne_r0-r1 lsl_r1-r2-r1 lsr_r0-r0_i orr_r2-r1-r0_asr_i	lsl_r1-r2-r1 and_r2-r1-r1
mov_r0-r1 rsb_r0-r0_i sub_r2-r0-r3 lsr_r0-r2_i	rsb_r2-r3_i rsb_r3-r1-r2 lsr_r0-r3_i
mov_r0-r1_asr_i add_r1-r2-r0 sub_r0-r3-r1 add_r0-r1-r0_asr_i	add_r1-r2-r1_asr_i sub_r0-r3-r1 add_r0-r1-r0_asr_i
bfi_r0-r0_i_i mvn_r1-r0 bfi_r2-r1_i_i	mvn_r1-r0 bfi_r2-r1_i_i
and_r0-r1-r0_lsr_i ror_r2-r0_i add_r0-r2_i bfi_r0-r0_i_i	and_r0-r1-r0_lsr_i ror_r2-r0_i add_r0-r2_i
cmp_r0_i mvn_cs_r1-r0 mvn_cs_r1-r0 bfi_r1-r1_i_i mvn_r2-r1	cmp_r0_i mvn_cs_r1-r0 bfi_r1-r1_i_i mvn_r2-r1
bfi_r0-r1_i_i bic_r2-r1-r0 asr_r3-r0-r2 orr_r2-r0-r3 bic_r2-r2-r0	bfi_r0-r1_i_i bic_r2-r1-r0 asr_r3-r0-r2 bic_r2-r3-r0
bic_r0-r0-r1 orr_r2-r0_i mvn_r0-r2 orr_r0-r1-r0	orr_r2-r0_i unk
bic_r0-r1-r2 rsb_r1-r3-r0_lsl_i orr_r2-r1-r3 bic_r3-r1-r2	bic_r3-r1-r1
ror_r0-r1-r1 add_r1-r0_i lsl_r2-r0_i and_r3-r1-r2	ror_r2-r1-r1 and_r3-r2-r2_lsl_i
tst_r0-r1 mvn_ne_r0-r1 eor_r2-r1-r0_lsl_i mov_r0-r2 orr_r3-r0-r2	tst_r0-r1 mvn_ne_r0-r1 eor_r2-r1-r0_lsl_i and_r3-r2-r2
add_r0-r1-r0_ror_i bfi_r1-r0_i_i orr_r2-r1_i lsr_r1-r2_i	add_r0-r1-r0_ror_i orr_r2-r1_i lsr_r1-r2_i
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r2 mov_r3-r1 mov_r2-r3	mvn_r2-r2
tst_r0-r1 add_eq_r1-r0_i mvn_r2-r1 bic_r1-r1-r2	tst_r0-r1 add_ls_r1-r0_i
tst_r0-r1 mov_eq_r0-r1 bfi_r0-r0_i_i lsr_r2-r0_i	tst_r0-r1 mov_eq_r0-r1 lsr_r2-r0_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i eor_r2-r1-r3	eor_r2-r3_i
bfi_r0-r1_i_i eor_r2-r0-r2_ror_i orr_r1-r2_i asr_r2-r1_i	eor_r2-r0-r2_ror_i asr_r2-r2_i
cmp_r0-r1 mov_cc_r1-r2_lsr_i rsb_cs_r1-r2-r0_ror_i bfi_r1-r1_i_i	cmp_r0-r1 mov_cc_r1-r2_lsr_i rsb_cs_r1-r2-r0_ror_i
rsb_r0-r1_i bic_r1-r2-r0 bic_r1-r1-r0 mov_r2-r1 add_r2-r2-r3	rsb_r0-r1_i bic_r1-r2-r0 add_r2-r1-r3
add_r0-r1-r0 and_r2-r0_i eor_r0-r2_i bfi_r3-r0_i_i	add_r0-r1-r0 eor_r0-r0_i bfi_r3-r0_i_i
cmp_r0_i add_cc_r0-r1-r0_asr_i add_cs_r0-r1_i bfi_r2-r0_i_i lsr_r1-r2_i mvn_r3-r1	lsr_r1-r2_i mvn_r3-r1 sub_r0-r1_i
eor_r0-r1_i mov_r2-r3 eor_r3-r2-r0 bfi_r1-r3_i_i mvn_r0-r1	eor_r0-r1_i eor_r3-r3-r0 bfi_r1-r3_i_i mvn_r0-r1
tst_r0-r1 add_eq_r2-r2-r2 bic_r0-r3-r2 bic_r3-r0-r3	eor_r3-r0-r0
sub_r0-r1-r2 bfi_r1-r2_i_i add_r3-r3-r0 bic_r1-r1-r3 and_r2-r1_i	sub_r0-r1-r2 eor_r3-r3-r0 bic_r1-r1-r3 and_r2-r1_i
cmp_r0_i mov_lt_r1-r2_lsl_i mov_ge_r1-r2 eor_r1-r1_i asr_r3-r1_i	mov_r1-r2_lsl_i cmp_r0_i mov_ge_r1-r2 asr_r3-r1_i
eor_r0-r1-r2 bic_r3-r2-r0 mov_r0-r3 mvn_r3-r0	eor_r0-r1-r2 bic_r3-r1-r0 mvn_r3-r3
tst_r0_i mvn_ne_r0-r1 mov_r2-r0 bfi_r3-r2_i_i	tst_r0_i mvn_ne_r0-r1 bfi_r3-r0_i_i
mvn_r0-r1 mvn_r1-r0 mvn_r2-r1	mvn_r2-r1 mvn_r0-r1
rsb_r0-r1_i mvn_r1-r0 lsl_r2-r1_i sub_r1-r2-r1	rsb_r0-r1_i mvn_r1-r0 rsb_r1-r1-r1_lsl_i
cmp_r0-r1 mov_hi_r0-r2_ror_i bfi_r3-r2_i_i orr_r0-r0_i orr_r1-r3-r0_asr_i and_r3-r3-r1	bfi_r3-r2_i_i
orr_r0-r1_i mvn_r2-r0 bfi_r1-r2_i_i and_r0-r3-r1	unk and_r0-r1-r3
bfi_r0-r1_i_i lsr_r0-r0_i and_r0-r2-r0_ror_i bfi_r3-r0_i_i	add_r0-r0-r0 bfi_r3-r0_i_i
mov_r0-r1_lsr_i bfi_r0-r0_i_i bic_r1-r0-r2 orr_r1-r1-r0	mov_r1-r1_lsr_i
tst_r0-r1 mov_ne_r2-r3_asr_i bic_r1-r2-r0 mvn_r2-r1 orr_r2-r2-r1	mvn_r2_i
mov_r0-r1 sub_r0-r2-r0 lsr_r0-r0-r1 mov_r3-r0_asr_i	sub_r0-r2-r1 lsr_r0-r0-r1 mov_r3-r0_asr_i
tst_r0-r1 mov_ne_r0-r1 mov_eq_r0-r1 bfi_r0-r0_i_i	sub_r0-r1_i
bic_r0-r0-r1 orr_r1-r0-r2_lsr_i bfi_r2-r1_i_i eor_r3-r2_i lsr_r3-r3_i	bic_r0-r0-r1 mov_r3-r2_lsr_i
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2_i cmp_r2_i mvn_cs_r2-r1 bfi_r0-r2_i_i	mvn_r2-r1 bfi_r0-r2_i_i
add_r0-r1-r2 and_r3-r0-r2_lsl_i mov_r1-r3 bfi_r3-r1_i_i	add_r1-r1-r2 and_r3-r1-r2_lsl_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 bic_r0-r0-r2	add_r1-r1_i mvn_eq_r0-r1 bic_r0-r0-r2
ror_r0-r1_i mov_r2-r3 bic_r2-r0-r2 rsb_r3-r1-r2	ror_r0-r1_i bic_r2-r0-r3 rsb_r3-r1-r2
tst_r0-r1 sub_ne_r2-r0-r1 sub_eq_r2-r0-r1 sub_r3-r2_i	sub_r2-r0-r1 sub_r3-r2_i
cmp_r0-r1 mvn_eq_r2-r0 bic_r0-r1-r2 sub_r1-r0-r1	cmp_r0-r1 bic_ne_r0-r1-r2 sub_r1-r0-r1
tst_r0-r1 mov_ne_r0_i mov_r2-r0 mvn_r0-r2	tst_r0-r1 mov_ne_r0_i mvn_r0-r0
sub_r0-r1-r2 bic_r2-r0-r2 orr_r3-r2-r3 bfi_r2-r3_i_i	sub_r0-r1-r2 bic_r2-r0-r2 mov_r4-r3_lsl_i orr_r2-r2-r4_lsr_i
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r2 lsr_r0-r2-r0	mvn_r0-r2 lsr_r0-r2-r0
eor_r0-r1_i cmp_r0_i mov_ls_r2-r1 and_r3-r0-r2_lsl_i	eor_r0-r1_i and_r3-r0-r2_lsl_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r2 mvn_r0-r1	tst_r1-r0 rsb_eq_r0-r2-r2_lsl_i
cmp_r0_i mov_cs_r1_i mvn_r2-r1 mvn_r1-r2	cmp_r0_i mov_cs_r1_i
cmp_r0-r1 mvn_hi_r2-r1 bic_r3-r3-r2 bfi_r2-r3_i_i bfi_r1-r2_i_i	cmp_r0-r1 mvn_hi_r2-r1 bfi_r1-r2_i_i
bic_r0-r1-r0 mov_r2-r0 bic_r2-r2-r3 lsl_r1-r2-r0 orr_r0-r3-r1_lsr_i	bic_r0-r1-r0 bic_r2-r0-r3 lsl_r1-r2-r0 orr_r0-r3-r1_lsr_i
bic_r0-r1-r2 bic_r0-r2-r0 mov_r2-r0 bic_r1-r2-r0	and_r1-r0_i
bfi_r0-r1_i_i lsr_r2-r0_i orr_r1-r0-r2_asr_i orr_r1-r1-r2_asr_i	bfi_r0-r1_i_i rsb_r1-r0-r0_lsl_i
lsr_r0-r0-r0 bic_r1-r1-r0 add_r2-r1-r0 eor_r0-r2-r3 and_r3-r0-r2	lsr_r0-r0-r0 orr_r2-r1-r0 bic_r3-r2-r3
bfi_r0-r1_i_i mvn_r1-r2 mov_r3-r0 rsb_r0-r1-r3_asr_i mov_r2-r0	mvn_r2-r2 bfi_r0-r1_i_i rsb_r2-r2-r0_asr_i
add_r0-r1_i mov_r2-r0_lsl_i mov_r0-r2 rsb_r1-r2-r0 lsr_r2-r3-r1	ror_r2-r3_i
ror_r0-r1_i mov_r2-r0 bfi_r3-r2_i_i mvn_r1-r3 mvn_r3-r1	ror_r0-r1_i bfi_r3-r0_i_i
mov_r0-r1 mvn_r2-r0 lsr_r1-r2-r2 mov_r3-r1	mvn_r2-r1 lsr_r3-r2-r2
orr_r0-r1-r2 and_r0-r1-r0 bfi_r3-r1_i_i sub_r1-r3-r0	bfi_r3-r1_i_i sub_r1-r3-r1
asr_r0-r1_i tst_r0_i mvn_ne_r0-r2 bic_r1-r0-r2	asr_r0-r1_i bic_r1-r0-r2
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r0 and_r1-r2-r0 bic_r2-r0-r1	mvn_r2-r1 cmp_r0-r1 mov_hi_r2_i bic_r2-r0-r2
cmp_r0-r1 add_ne_r0-r1-r0_asr_i add_eq_r0-r0-r1_lsl_i and_r2-r0_i mov_r1-r2_asr_i	rsb_r1-r0-r0
mov_r0-r1 lsl_r2-r0_i rsb_r1-r2-r0 orr_r1-r1-r3 sub_r1-r2-r1_lsr_i	lsl_r2-r1_i rsb_r1-r2-r1 orr_r1-r1-r3 sub_r1-r2-r1_lsr_i
cmp_r0-r1 mov_lt_r1-r2_ror_i bic_r0-r2-r1 mov_r3-r0 orr_r0-r2-r3	mov_r0-r2
cmp_r0-r1 mvn_cs_r0-r2 bic_r0-r3-r0 bic_r1-r3-r0 add_r2-r1-r3 add_r2-r1-r2_lsl_i	cmp_r0-r1 mvn_cs_r0-r2 bic_r0-r3-r0 bic_r1-r3-r0 eor_r2-r1-r0_lsl_i
tst_r0-r1 mov_ne_r0-r2_ror_i bfi_r3-r0_i_i bfi_r0-r3_i_i	tst_r0-r1 mov_ne_r0-r2_ror_i bfi_r0-r3_i_i
cmp_r0_i mov_hi_r0-r1_lsr_i bfi_r2-r2_i_i bic_r0-r2-r0	cmp_r0_i mov_hi_r0-r1_lsr_i bic_r0-r2-r0
and_r0-r1_i add_r2-r0_i bic_r1-r0-r2 rsb_r2-r1_i	and_r0-r1_i eor_r2-r0_i
eor_r0-r1_i mov_r2-r0 orr_r3-r2_i mov_r0-r3	orr_r0-r1_i
bic_r0-r1-r2 tst_r2-r0 mvn_eq_r3-r2 add_r2-r3-r2	mvn_r3-r2 add_r2-r3-r2
cmp_r0_i mov_cc_r0_i mov_cs_r0_i add_r1-r0_i	mov_r0_i add_r1-r0_i
bfi_r0-r1_i_i bic_r1-r0-r1 rsb_r1-r1_i bfi_r2-r1_i_i	bic_r1-r0-r1 rsb_r1-r1_i bfi_r2-r1_i_i
eor_r0-r1_i lsr_r2-r0_i ror_r3-r2_i add_r3-r3-r2	eor_r0-r1_i lsr_r2-r0_i eor_r3-r2-r2_ror_i
bic_r0-r1-r2 eor_r1-r0-r1 sub_r3-r0-r1 mov_r2-r3 add_r0-r2_i	bic_r0-r1-r2 eor_r1-r0-r1 sub_r3-r0-r1 add_r0-r3_i
tst_r0_i eor_ne_r1-r2-r1_lsl_i mov_ne_r1-r0_lsl_i asr_r0-r1-r2	tst_r0_i mov_ne_r1-r0_lsl_i asr_r0-r1-r2
cmp_r0-r1 rsb_lt_r2-r3-r1 and_r1-r2-r1 bfi_r1-r1_i_i	cmp_r0-r1 rsb_lt_r2-r3-r1 and_r1-r2-r1
lsl_r0-r1-r0 mov_r1-r2 sub_r3-r0-r1_ror_i lsr_r3-r3_i asr_r2-r3-r0	lsl_r0-r1-r0 sub_r3-r0-r2_ror_i lsr_r3-r3_i asr_r2-r3-r0
add_r0-r1-r1 add_r2-r0_i bfi_r3-r2_i_i bfi_r1-r3_i_i	mvn_r2_i bfi_r3-r2_i_i bfi_r1-r3_i_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 mov_r0-r2 mvn_r3-r0 orr_r3-r3_i	tst_r0-r1 mvn_ne_r2-r0 orr_r3-r0_i
tst_r0_i mov_eq_r0_i mvn_eq_r0-r1 bfi_r2-r0_i_i	tst_r0_i mvn_eq_r0-r1 bfi_r2-r0_i_i
cmp_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 mov_r2-r1 eor_r0-r2-r3_lsl_i ror_r1-r2_i bic_r3-r1-r0	cmp_r0_i mvn_ne_r1-r0 mvn_r2-r0 eor_r0-r2-r3_lsl_i ror_r1-r2_i bic_r3-r1-r0
mvn_r0-r1 mvn_r1-r0 orr_r2-r1_i eor_r3-r2_i	bic_r3-r1_i
orr_r0-r1-r0_lsl_i bic_r2-r1-r0 eor_r2-r1-r2_ror_i orr_r2-r2_i	orr_r2-r1_i
mvn_r0-r1 mov_r2-r0_lsr_i mvn_r1-r2 bfi_r1-r1_i_i	mvn_r0-r1 mvn_r1-r0_lsr_i
bic_r0-r1-r0 bfi_r1-r0_i_i eor_r1-r0-r1 bfi_r1-r1_i_i	bic_r0-r1-r0 bfi_r1-r0_i_i eor_r1-r0-r1
ror_r0-r0_i mov_r1-r0 bic_r1-r1-r2 bic_r1-r3-r1	unk and_r1-r1-r3
cmp_r0-r1 mov_ls_r2-r3 mov_r3-r2 mov_r0-r3	cmp_r0-r1 mov_ls_r2-r3 mov_r0-r2
bic_r0-r1-r2 rsb_r2-r0-r2_asr_i lsl_r3-r2_i mov_r0-r3_ror_i	bic_r0-r1-r2 sub_r3-r2-r0_lsl_i mov_r0-r3_lsr_i
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 and_r2-r0-r3 rsb_r3-r2-r3	and_r2-r2-r3 rsb_r3-r2-r3
asr_r0-r1_i mvn_r1-r0 sub_r2-r1_i and_r0-r1-r2	mvn_r1-r1_asr_i sub_r2-r1_i and_r0-r1-r2
mov_r0-r1 sub_r1-r0-r2_lsl_i asr_r3-r1_i rsb_r0-r3_i mvn_r2-r0	sub_r1-r1-r2_lsl_i asr_r3-r1_i rsb_r0-r3_i mvn_r2-r0
tst_r0_i mvn_ne_r1-r2 rsb_r1-r1-r0 lsl_r0-r1_i	tst_r0_i mov_ne_r1-r2 lsl_r0-r1_i
cmp_r0-r1 eor_ls_r1-r1-r0 eor_hi_r1-r1_i bic_r2-r1-r2 lsr_r3-r2_i and_r1-r3_i	cmp_r0-r1 eor_ls_r1-r0-r1 bic_r2-r1-r2 lsr_r3-r2_i and_r1-r3_i
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 mov_r1-r2	mvn_r1-r1
mov_r0-r1 mov_r2-r0 bic_r3-r2-r1 and_r0-r0-r3	mov_r0_i
cmp_r0-r1 add_ne_r2-r2-r0 mov_r3-r2 ror_r2-r3_i	cmp_r0-r1 add_ne_r2-r2-r0 ror_r2-r2_i
orr_r0-r1-r0_lsl_i bic_r1-r0-r1 mvn_r2-r1 sub_r3-r1-r2 bfi_r0-r3_i_i	orr_r0-r1-r0_lsl_i mvn_r2-r1 sub_r3-r1-r2 bfi_r0-r3_i_i
cmp_r0_i mvn_hi_r1-r0 mvn_ls_r1-r0 eor_r1-r1-r0 bfi_r2-r1_i_i	mvn_r1_i bfi_r2-r1_i_i
orr_r0-r1_i and_r0-r0-r2_asr_i mov_r2-r1 and_r2-r0-r2 sub_r3-r2-r1_lsr_i	and_r0-r1-r2_asr_i sub_r3-r0-r1_lsr_i
rsb_r0-r1_i orr_r0-r1-r0 bfi_r2-r0_i_i bic_r0-r2-r1	eor_r0-r1_i bfi_r2-r0_i_i bic_r0-r2-r1
bic_r0-r0-r1 mov_r2-r0 ror_r0-r2_i mov_r3-r0	bic_r0-r0-r1 mov_r3-r0_ror_i
tst_r0-r1 mvn_ne_r2-r1 mov_r0-r2 mvn_r3-r0 add_r0-r3-r3	tst_r0-r1 mvn_ne_r2-r1 mvn_r3-r2 add_r0-r3-r3
cmp_r0_i mov_eq_r1_i mov_r2-r1 and_r3-r2_i bfi_r1-r3_i_i orr_r0-r1_i	cmp_r0_i mov_eq_r1_i mov_r2-r1 and_r0-r2_i orr_r0-r1_i
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r2 rsb_r2-r2-r1_lsl_i	mvn_r1-r2 rsb_r2-r2-r1_lsl_i
tst_r0_i and_ne_r1-r2-r1_ror_i orr_r1-r1_i sub_r3-r1_i ror_r2-r3_i	tst_r0_i and_ne_r1-r2-r1_ror_i orr_r3-r1_i lsr_r2-r3_i
mvn_r0-r1 bic_r1-r1-r0 and_r2-r1_i	and_r2-r1_i
bfi_r0-r1_i_i add_r2-r0-r2 mvn_r3-r2 bic_r3-r1-r3	bfi_r0-r1_i_i add_r2-r0-r2 and_r3-r1-r2
mvn_r0-r1 lsr_r2-r0_i bic_r1-r2-r3 orr_r1-r1_i mvn_r0-r1	mvn_r0_i
cmp_r0-r1 mvn_lt_r2-r3 mvn_ge_r2-r3 rsb_r1-r3-r2_lsr_i bic_r1-r1-r2	add_r0-r3-r3_asr_i bic_r1-r3-r0
cmp_r0-r1 orr_cc_r2-r3-r0_asr_i orr_cs_r2-r3_i eor_r0-r3_i eor_r3-r2-r0_asr_i	cmp_r0-r1 orr_r2-r3-r0_asr_i orr_cs_r2-r3_i eor_r3-r2-r3_asr_i
lsr_r0-r1-r2 mvn_r2-r0 bfi_r3-r2_i_i mvn_r0-r3 mov_r3-r0_asr_i	mvn_r3-r3_asr_i
cmp_r0-r1 mvn_lt_r0-r2 mov_ne_r0-r3_lsl_i ror_r2-r0-r2	cmp_r0-r1 add_ne_r0-r3-r3 ror_r2-r0-r2
mvn_r0-r1 rsb_r1-r0-r2 mvn_r3-r1 lsl_r2-r3_i rsb_r3-r2-r3	mvn_r3-r1 sub_r1-r2-r3 mvn_r3-r1 sub_r3-r3-r3_lsl_i
orr_r0-r1_i bfi_r0-r0_i_i bfi_r2-r0_i_i asr_r0-r2_i and_r2-r0_i	orr_r2-r2-r2_asr_i asr_r0-r2_i and_r2-r0_i
mvn_r0-r1 bic_r2-r0-r3 and_r1-r3-r2 bic_r3-r1-r3 bic_r3-r0-r3	mvn_r3-r1
cmp_r0-r1 mov_cs_r0-r2 bic_r1-r3-r0 bic_r0-r0-r1	cmp_r0-r1 mov_cs_r0-r2
tst_r0-r1 mov_ne_r2-r1_lsr_i bfi_r1-r2_i_i orr_r0-r2-r1_lsr_i	tst_r0-r1 mov_ne_r2-r1_lsr_i orr_r0-r2-r1_lsr_i
rsb_r0-r0-r1_lsl_i mov_r2-r0 eor_r0-r2_i asr_r2-r0_i	rsb_r0-r0-r1_lsl_i asr_r2-r0_i
rsb_r0-r1-r0 eor_r0-r0_i eor_r0-r2-r0 mov_r1-r0 ror_r2-r1-r1	rsb_r0-r1-r0 eor_r0-r0_i eor_r0-r2-r0 ror_r2-r0-r0
and_r0-r1-r2 tst_r0-r1 mvn_ne_r0-r3 and_r0-r0-r3	mov_r0_i
cmp_r0_i mvn_ls_r0-r1 mvn_hi_r0-r2 bic_r2-r0-r3 asr_r1-r2-r2 orr_r3-r1_i bic_r3-r1-r3	sub_r3-r1-r1
bfi_r0-r0_i_i bic_r1-r2-r0 mvn_r3-r1 eor_r0-r3_i	bic_r1-r2-r0 mvn_r3-r1 eor_r0-r3_i
tst_r0_i mvn_ne_r1-r2 mvn_ne_r1-r2 eor_r2-r0_i bic_r3-r1-r2	tst_r0_i mvn_ne_r1-r2 eor_r2-r0_i bic_r3-r1-r2
bic_r0-r1-r0 cmp_r2-r1 orr_lt_r1-r1-r3_lsr_i orr_r2-r0-r1_lsr_i	bic_r0-r1-r0 orr_r2-r0-r1_lsr_i
bic_r0-r1-r0 mov_r2-r0 eor_r2-r2-r0 orr_r0-r2_i	mov_r0_i
bfi_r0-r1_i_i rsb_r1-r0_i mvn_r2-r3 bic_r2-r3-r2 bic_r1-r1-r2	bfi_r0-r1_i_i rsb_r1-r0_i bic_r1-r1-r3
bfi_r0-r1_i_i mvn_r2-r0 and_r3-r2_i lsr_r1-r3-r0	bfi_r0-r1_i_i mov_r3_i lsr_r1-r3-r0
mvn_r0-r1 add_r2-r0_i add_r3-r2-r2 and_r3-r3-r0	rsb_r2-r1_i and_r3-r2-r2_lsl_i
orr_r0-r1_i bfi_r1-r0_i_i lsr_r0-r1_i bfi_r2-r0_i_i and_r1-r2_i	unk sub_r1-r3_i lsr_r0-r1_i bfi_r2-r0_i_i and_r1-r2_i
cmp_r0-r1 mov_cc_r2_i mvn_cc_r2-r3 and_r1-r2_i	cmp_r0-r1 mvn_cc_r2-r3 and_r1-r2_i
mvn_r0-r1 orr_r1-r2-r3 bfi_r3-r0_i_i and_r1-r3-r1_lsr_i	mvn_r0-r1 orr_r1-r2-r3 and_r1-r0-r1_lsr_i
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 ror_r2-r0_i	ror_r2-r2_i
mov_r0-r1_asr_i mov_r2-r3 bic_r3-r0-r2	mov_r0-r1_asr_i bic_r3-r0-r3
cmp_r0-r1 mov_ls_r2_i mov_hi_r2_i bfi_r0-r2_i_i and_r2-r0-r2 and_r0-r2-r1	and_r0-r1_i
cmp_r0-r1 mov_cc_r2_i mov_cs_r2-r0_asr_i bfi_r2-r2_i_i	mov_r2_i cmp_r0-r1 mov_cs_r2-r0_asr_i
lsl_r0-r0_i orr_r1-r0_i sub_r2-r0-r1	add_r1-r0_i sub_r2-r0-r1
eor_r0-r0-r1_lsl_i bfi_r0-r0_i_i sub_r2-r0_i bfi_r1-r2_i_i	sub_r2-r0_i bfi_r1-r2_i_i
lsr_r0-r0_i bic_r1-r1-r0 rsb_r2-r1-r3_lsl_i bic_r3-r2-r3 lsr_r2-r3_i	rsb_r2-r1-r0_lsr_i add_r1-r2-r3_lsl_i bic_r3-r1-r3 lsr_r2-r3_i
tst_r0-r1 sub_eq_r0-r1_i mvn_eq_r0-r1 rsb_r2-r0_i sub_r3-r2_i mvn_r2-r3	tst_r0-r1 mvn_eq_r0-r1 rsb_r2-r0_i sub_r3-r2_i mvn_r2-r3
lsl_r0-r1_i orr_r2-r1-r0 orr_r2-r2_i mvn_r3-r2 bic_r0-r2-r3	orr_r0-r1-r1_lsl_i orr_r0-r0_i
cmp_r0-r1 sub_cs_r0-r1-r2 mvn_lt_r0-r2 mvn_r3-r0 eor_r1-r3-r0	mvn_r1_i
mvn_r0-r1 mov_r1-r0 mov_r0-r1 bfi_r2-r0_i_i mov_r3-r2	mvn_r0-r1 bfi_r2-r0_i_i mov_r3-r2
orr_r0-r1-r2_lsl_i ror_r3-r0_i bic_r2-r3-r0 bic_r3-r2-r0 and_r1-r2-r3_ror_i	sub_r1-r1-r1
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 and_r2-r2-r1_asr_i	mvn_r2-r1 and_r2-r2-r1_asr_i tst_r2-r1
asr_r0-r1-r2 bfi_r1-r0_i_i lsr_r2-r1_i lsr_r2-r2-r2	rsb_r2-r2-r2
lsl_r0-r0_i mvn_r1-r0 asr_r2-r2-r1 lsl_r3-r2_i	mvn_r1-r0_lsl_i asr_r2-r2-r1 lsl_r3-r2_i
cmp_r0_i mov_cc_r1_i mov_cs_r1_i eor_r1-r0-r1	mov_r1_i eor_r1-r0-r1
tst_r0-r1 mov_eq_r2-r0_ror_i mvn_ne_r2-r1 bfi_r2-r2_i_i add_r2-r2_i bfi_r0-r2_i_i mvn_r1-r0	tst_r1-r0 mvn_ne_r2-r1 mov_eq_r2-r0_ror_i add_r2-r2_i bfi_r0-r2_i_i mvn_r1-r0
tst_r0_i eor_ne_r1-r1-r2_lsr_i mov_ne_r1-r3_ror_i mvn_r3-r1	tst_r0_i mov_ne_r1-r3_ror_i mvn_r3-r1
tst_r0-r1 mvn_ne_r0-r1 mvn_ne_r0-r2 bfi_r2-r0_i_i	tst_r0-r1 mvn_ne_r0-r2 bfi_r2-r0_i_i
orr_r0-r1_i and_r2-r2-r3_lsr_i bic_r2-r2-r0 lsl_r3-r2_i	sub_r3-r1-r1
cmp_r0-r1 eor_cs_r2-r3-r0_lsr_i bfi_r2-r2_i_i add_r1-r2_i	cmp_r0-r1 eor_cs_r2-r3-r0_lsr_i add_r1-r2_i
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r2 and_r1-r0-r2	rsb_r1-r0-r0
ror_r0-r0-r1 orr_r1-r1-r0 bic_r2-r1-r0 mov_r1-r0_lsr_i asr_r1-r2-r1	ror_r0-r0-r1 bic_r2-r1-r0 mov_r1-r0_lsr_i asr_r1-r2-r1
sub_r0-r1-r2 bfi_r2-r0_i_i bfi_r1-r2_i_i orr_r0-r1-r0_lsr_i	sub_r0-r1-r2 bfi_r1-r2_i_i orr_r0-r1-r0_lsr_i
bfi_r0-r1_i_i bfi_r2-r0_i_i bfi_r2-r2_i_i mov_r0-r2	bfi_r2-r0_i_i bfi_r2-r2_i_i mov_r0-r2
cmp_r0-r1 add_hi_r1-r0_i mov_r2-r1 rsb_r0-r3-r2	cmp_r0-r1 add_hi_r1-r0_i rsb_r0-r3-r1
sub_r0-r1_i lsl_r2-r0_i bic_r0-r1-r2 ror_r0-r1-r0	ror_r0-r1-r1
tst_r0-r1 mov_ne_r0-r1 rsb_r0-r0_i bfi_r2-r0_i_i bfi_r3-r2_i_i	bfi_r3-r2_i_i
bic_r0-r1-r2 bic_r2-r0-r1 mov_r1-r2_lsr_i and_r0-r2-r1	eor_r0-r1-r1
lsr_r0-r1-r2 eor_r1-r3-r0 mvn_r3-r1 mvn_r2-r3	lsr_r0-r1-r2 eor_r2-r0-r3
bfi_r0-r1_i_i asr_r2-r0_i asr_r0-r2-r3	asr_r2-r0_i asr_r0-r2-r3
tst_r0-r1 mov_ne_r1-r2 mov_ne_r1-r0_ror_i add_r3-r1-r1	tst_r0-r1 lsr_ne_r1-r0_i add_r3-r1-r1
and_r0-r1-r2 mov_r1-r0 orr_r0-r1_i	and_r0-r1-r2 orr_r0-r0_i
cmp_r0-r1 mov_eq_r2-r0_asr_i mov_r1-r3 bic_r3-r2-r1 orr_r0-r0-r3	cmp_r0-r1 mov_eq_r2-r0_asr_i bic_r3-r2-r3 orr_r0-r0-r3
bic_r0-r1-r2 mov_r1-r3 and_r0-r3-r0_lsr_i bic_r1-r1-r0	bic_r0-r1-r2 bic_r1-r3-r0_lsr_i
sub_r0-r1-r0 orr_r2-r0-r1_lsr_i bfi_r3-r2_i_i lsr_r2-r3_i	lsr_r2-r3_i
and_r0-r1-r0 add_r2-r0-r2 mov_r3-r2 and_r2-r3_i ror_r3-r2-r3	and_r0-r1-r0 add_r3-r0-r2 and_r2-r3_i ror_r3-r2-r3
tst_r0-r1 mov_ne_r0_i mov_eq_r0_i lsl_r1-r1-r1 bic_r0-r1-r0 orr_r2-r0-r3	lsl_r1-r1-r1 bic_r0-r1-r3 eor_r2-r0-r3
mvn_r0-r1 and_r1-r2_i mov_r3-r0 bic_r2-r1-r0 bic_r3-r2-r3	and_r2-r2_i and_r1-r2-r1 sub_r3-r1-r1_lsr-r1
mov_r0-r1 bic_r2-r3-r0 and_r2-r2_i orr_r3-r2_i sub_r1-r3_i	mov_r2_i sub_r1-r2_i
mov_r0-r1 eor_r2-r2-r0_lsl_i sub_r0-r3-r2 add_r2-r2-r0	sub_r2-r3_i
sub_r0-r1-r2 mov_r2-r0 add_r3-r2_i lsr_r2-r0_i and_r1-r3-r2	sub_r0-r1-r2 add_r3-r0_i lsr_r2-r0_i and_r1-r3-r2
bic_r0-r1-r2 mvn_r1-r0 bfi_r2-r1_i_i rsb_r2-r3-r2_asr_i bfi_r1-r2_i_i	bic_r0-r1-r2 rsb_r2-r3-r2_asr_i mvn_r1-r0 bfi_r1-r2_i_i
tst_r0-r1 eor_ne_r2-r2-r1 and_r1-r0-r2_lsr_i bic_r3-r1-r0 mov_r2-r3 mov_r3-r2	bic_r3-r0-r0
orr_r0-r0_i rsb_r1-r1-r2 lsr_r3-r1_i bic_r0-r3-r0 bfi_r1-r0_i_i	rsb_r1-r1-r2 unk
tst_r0-r1 rsb_ne_r2-r0-r2 mvn_r3-r2 eor_r2-r2-r3	mvn_r2_i
add_r0-r0-r1_asr_i bfi_r2-r1_i_i bic_r1-r0-r2 bic_r3-r1-r0	eor_r3-r1-r1
lsl_r0-r1_i add_r0-r0_i mov_r2-r0_asr_i mov_r1-r2 lsl_r1-r1_i	lsl_r0-r1_i add_r0-r0_i mov_r2-r0_asr_i add_r1-r2-r2_asr_i
bic_r0-r0-r1 bic_r2-r0-r1 mov_r3-r2	bic_r2-r0-r1 mov_r3-r2
add_r0-r1-r2_asr_i bic_r1-r0-r2 bic_r0-r1-r0 mov_r1-r0 orr_r0-r1_i	mov_r0_i
bfi_r0-r1_i_i and_r2-r1-r0_lsr_i lsr_r1-r2-r2 orr_r1-r1_i	mov_r1_i
mov_r0-r1 eor_r2-r2-r3 orr_r0-r2-r0_ror_i bfi_r2-r0_i_i add_r0-r2-r2	eor_r2-r2-r3 orr_r0-r2-r1_ror_i bfi_r2-r0_i_i add_r0-r2-r2
bic_r0-r1-r2 rsb_r1-r0-r2_asr_i mov_r0-r1 rsb_r1-r0-r1	rsb_r1-r0-r0
add_r0-r1-r1 and_r1-r2-r0 and_r2-r0_i rsb_r2-r2-r1_lsr_i	and_r2-r1-r2_lsr_i
eor_r0-r1-r2 mvn_r2-r1 bic_r2-r2-r0 bic_r3-r1-r2	and_r3-r1-r1
sub_r0-r1-r2 orr_r2-r0-r3 bic_r1-r0-r2	sub_r1-r0-r0
bfi_r0-r0_i_i mvn_r1-r2 mvn_r2-r1 rsb_r3-r2-r0_lsl_i and_r2-r3-r2	bfi_r0-r0_i_i rsb_r3-r2-r0_lsl_i and_r2-r3-r2
mvn_r0-r1 mvn_r2-r0 mvn_r3-r2	mvn_r3-r1
rsb_r0-r1-r2_asr_i bfi_r2-r0_i_i bfi_r0-r2_i_i mvn_r2-r0	rsb_r0-r1-r2_asr_i mvn_r2-r0
bic_r0-r1-r2 mov_r1-r0 bfi_r2-r1_i_i ror_r2-r2-r1 mov_r3-r2	bic_r0-r1-r2 bfi_r2-r0_i_i ror_r2-r2-r0 mov_r3-r2
eor_r0-r1-r2 sub_r0-r0-r2_asr_i bic_r2-r0-r1 bic_r2-r2-r1 mov_r1-r2	eor_r0-r1-r2 sub_r0-r0-r2_asr_i bic_r2-r0-r1 mov_r1-r2
tst_r0_i orr_ne_r1-r2-r1 bic_r3-r1-r2 orr_r0-r1-r3_lsl_i bic_r2-r3-r0	sub_r2-r0-r0
bic_r0-r1-r2 bfi_r3-r2_i_i sub_r1-r0-r3 orr_r0-r1-r2 bic_r3-r0-r2	bfi_r3-r2_i_i bic_r0-r1-r2 sub_r1-r0-r3 bic_r3-r1-r2
cmp_r0-r1 eor_cc_r1-r1-r2_lsr_i add_r0-r2-r1_lsr_i bfi_r0-r0_i_i	add_r0-r2-r1_lsr_i bfi_r0-r0_i_i
rsb_r0-r1_i bfi_r2-r0_i_i lsr_r3-r2_i mov_r1-r3 lsl_r1-r1_i	rsb_r0-r1_i bfi_r2-r0_i_i asr_r3-r2_i lsl_r1-r3_i
add_r0-r1-r2 mov_r1-r0 mvn_r3-r1 mvn_r0-r3	add_r0-r1-r2
bfi_r0-r1_i_i add_r1-r0-r2 bic_r0-r1-r3 mov_r2-r0_asr_i rsb_r2-r0-r2_ror_i	bfi_r0-r1_i_i add_r1-r0-r2 bic_r0-r1-r3 rsb_r2-r0-r0_asr_i
cmp_r0-r1 mvn_ls_r2-r3 mvn_hi_r2-r1 and_r1-r2_i mov_r0-r1_lsr_i	mov_r0_i
cmp_r0-r1 mvn_cc_r2-r0 mvn_cs_r2-r0 orr_r0-r2-r3_asr_i	mvn_r2-r0 orr_r0-r2-r3_asr_i
rsb_r0-r0_i and_r1-r1-r2_ror_i mvn_r2-r0 eor_r0-r2-r0 orr_r2-r1-r0	mvn_r2_i
eor_r0-r1-r0 eor_r2-r1-r0 add_r0-r2-r0 orr_r2-r2_i lsl_r1-r0-r2	orr_r2-r0_i lsl_r1-r1-r2
orr_r0-r1_i and_r0-r0_i mov_r2-r0	mov_r0_i mov_r2-r0
bic_r0-r1-r2 mov_r3-r0 orr_r1-r3_i add_r3-r1_i	bic_r3-r1-r2 orr_r1-r3_i add_r3-r1_i
mvn_r0-r1 mov_r2-r0_asr_i bfi_r3-r2_i_i eor_r1-r3_i	mvn_r2-r1_asr_i bfi_r3-r2_i_i eor_r1-r3_i
tst_r0-r1 eor_ne_r1-r2-r3 eor_eq_r1-r1-r3 mov_r2-r1 asr_r1-r2_i	tst_r0-r1 eor_ne_r1-r2-r3 eor_ge_r1-r1-r3 asr_r1-r1_i
add_r0-r1_i rsb_r1-r2-r3_asr_i orr_r1-r1_i orr_r3-r1-r0 bfi_r2-r3_i_i	mvn_r0_i unk
cmp_r0-r1 and_ne_r2-r0_i and_eq_r2-r2_i mov_r3-r2_lsr_i	bic_r3-r0-r0
mvn_r0-r1 orr_r2-r1-r0 rsb_r3-r1-r2 mov_r1-r3	mvn_r1-r1
mvn_r0-r1 asr_r2-r0_i sub_r3-r3-r0 rsb_r0-r2-r3	mvn_r0-r1 sub_r2-r3-r0_asr_i rsb_r0-r0-r2
rsb_r0-r1-r2_asr_i sub_r3-r2-r0 bfi_r1-r3_i_i mov_r2-r1 mvn_r1-r2	rsb_r0-r1-r2_asr_i sub_r3-r2-r0 bfi_r1-r3_i_i mvn_r1-r1
add_r0-r0_i bfi_r0-r0_i_i sub_r1-r2-r0_lsr_i bic_r1-r1-r0	add_r0-r0_i sub_r1-r2-r0_lsr_i bic_r1-r1-r0
bic_r0-r0-r1 eor_r0-r0-r1_lsl_i orr_r0-r0-r1_lsr_i bfi_r1-r0_i_i bfi_r0-r1_i_i	bic_r0-r0-r1 eor_r0-r0-r1_lsl_i orr_r0-r0-r1_lsr_i bfi_r0-r0_i_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 and_r1-r1-r3	bic_r1-r3-r2
orr_r0-r1_i bfi_r2-r1_i_i add_r3-r0-r2 mov_r0-r3	orr_r0-r1_i bfi_r2-r1_i_i add_r0-r0-r2
cmp_r0-r1 orr_lt_r2-r3_i mov_r0-r2 rsb_r3-r0_i eor_r0-r3_i	cmp_r0-r1 orr_lt_r2-r3_i rsb_r3-r2_i eor_r0-r3_i
bic_r0-r1-r0 ror_r1-r0_i add_r2-r1-r2 mov_r3-r2	bic_r3-r1-r0 add_r3-r2-r3_ror_i
lsl_r0-r1-r1 mov_r1-r0 bfi_r1-r1_i_i rsb_r0-r1_i	lsl_r0-r1-r1 rsb_r0-r0_i
mov_r0-r1 bfi_r1-r0_i_i bfi_r2-r1_i_i bfi_r2-r2_i_i rsb_r2-r2_i	mov_r0-r1 bfi_r2-r2_i_i rsb_r2-r2_i
tst_r0-r1 mvn_eq_r0-r2 and_eq_r0-r0_i mov_r2-r0_lsl_i and_r3-r2_i	sub_r0-r1-r1_lsr_i lsl_r2-r0-r0 and_r3-r2_i
tst_r0-r1 mov_ne_r0_i mov_eq_r0_i lsr_r1-r0-r2 sub_r0-r1-r0_lsl_i	mov_r0_i lsr_r1-r0-r2 sub_r0-r1-r0_lsl_i
mvn_r0-r1 eor_r0-r0-r2 and_r3-r0_i mvn_r0-r3	sub_r0-r1-r2 unk
sub_r0-r1-r2_lsr_i add_r3-r0-r0_lsl_i rsb_r3-r3_i orr_r0-r3-r0_ror_i	sub_r0-r1-r2_lsr_i rsb_r3-r0_i orr_r0-r3-r0_ror_i
and_r0-r1-r0_lsr_i orr_r2-r0-r1 bfi_r3-r2_i_i ror_r1-r3_i bfi_r1-r1_i_i	asr_r2-r1_i bfi_r3-r2_i_i ror_r1-r3_i bfi_r1-r1_i_i
lsl_r0-r1_i mvn_r2-r0 mov_r1-r2	mvn_r1-r1_lsl_i
mov_r0-r1 bic_r2-r0-r2 bfi_r2-r2_i_i add_r0-r2_i mvn_r3-r0	bic_r2-r1-r2 bfi_r2-r2_i_i add_r0-r2_i mvn_r3-r0
add_r0-r1_i mov_r1-r0_asr_i lsr_r2-r1_i bic_r1-r1-r2 mov_r0-r1	add_r0-r1_i mov_r1-r0_asr_i bic_r0-r1-r1_lsr_i
orr_r0-r1-r0 tst_r0-r1 mov_eq_r0_i ror_r2-r1-r0	orr_r0-r0-r1 ror_r2-r1-r0
mov_r0-r1_asr_i sub_r2-r1-r0 bic_r3-r2-r0 eor_r1-r0-r3	mov_r0-r1_asr_i sub_r2-r1-r0 orr_r1-r0-r2
asr_r0-r1_i mov_r2-r0_lsr_i mvn_r0-r2 rsb_r2-r2-r0	asr_r0-r1_i mov_r2-r0_lsr_i mvn_r2-r2_ror_i
bfi_r0-r0_i_i orr_r1-r0-r1_asr_i rsb_r0-r0-r2 bfi_r1-r1_i_i rsb_r1-r0-r1_lsr_i	orr_r1-r0-r1_asr_i bfi_r0-r0_i_i rsb_r0-r0-r2 rsb_r1-r0-r1_lsr_i
add_r0-r1-r1 eor_r1-r0-r2 eor_r0-r3-r2 and_r0-r0-r1_lsl_i bic_r1-r0-r3	add_r0-r1-r1 eor_r1-r0-r2 and_r0-r2-r1_lsl_i bic_r1-r0-r3
ror_r0-r1-r2 bic_r1-r2-r0 rsb_r3-r0-r1_ror_i bfi_r3-r3_i_i asr_r2-r3_i	ror_r0-r1-r2 bic_r1-r2-r0 rsb_r3-r0-r1_ror_i mov_r2-r3_asr_i
bic_r0-r1-r0 sub_r1-r0-r2_ror_i bfi_r3-r1_i_i sub_r1-r3_i mov_r3-r1	bic_r0-r1-r0 sub_r1-r0-r2_ror_i bfi_r3-r1_i_i sub_r3-r3_i
lsr_r0-r0_i asr_r1-r2-r1 ror_r2-r0-r0 sub_r3-r1-r2	asr_r1-r2-r1 mov_r2-r0_asr_i sub_r3-r1-r2_lsl_i
eor_r0-r1_i and_r2-r0_i orr_r0-r0-r2 bfi_r0-r0_i_i	eor_r0-r1_i bfi_r0-r0_i_i
cmp_r0_i mvn_cc_r1-r0 mvn_cs_r1-r0 rsb_r2-r0-r1	mvn_r2-r0_lsl_i
orr_r0-r0-r1_lsr_i and_r0-r0_i lsl_r2-r0_i bfi_r3-r2_i_i bfi_r1-r3_i_i	unk
bic_r0-r0-r1 bfi_r0-r0_i_i mov_r2-r0 mov_r3-r2	bic_r3-r0-r1 bfi_r3-r3_i_i
and_r0-r1_i orr_r2-r0-r1 bic_r1-r2-r0 bic_r3-r0-r1	and_r0-r1_i and_r3-r0-r0
eor_r0-r1-r2 mvn_r3-r0 and_r2-r3_i mov_r3-r2	eor_r0-r1-r2 mvn_r3-r0 and_r3-r3_i
cmp_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 rsb_r0-r2-r1 rsb_r3-r3-r0	mvn_r2-r0 rsb_r0-r2-r1 rsb_r3-r3-r0
bfi_r0-r1_i_i mvn_r2-r0 and_r3-r2_i orr_r2-r3-r0 and_r2-r2_i	bfi_r0-r1_i_i orr_r2-r0_i and_r2-r2_i
bic_r0-r0-r1 sub_r1-r1-r0_lsr_i mov_r2-r1 bfi_r2-r2_i_i	bic_r0-r0-r1_asr_i add_r2-r1-r0_asr_i
asr_r0-r0_i asr_r1-r0-r2 eor_r0-r3-r1	asr_r0-r0_i eor_r0-r3-r0
bic_r0-r0-r1 orr_r2-r0_i mov_r0-r2_lsl_i mvn_r2-r0 orr_r1-r0-r2_lsl_i	bic_r0-r0-r1 orr_r2-r0_i mov_r0-r2_lsl_i orr_r1-r0-r2_lsl_i
tst_r0_i eor_eq_r1-r1-r2 mov_eq_r1-r0_ror_i add_r2-r1_i mov_r3-r2_asr_i mvn_r0-r3	tst_r0_i mov_eq_r1-r0_ror_i add_r2-r1_i mov_r3-r2_asr_i mvn_r0-r3
tst_r0-r1 and_ne_r2-r1_i and_eq_r2-r0_i orr_r2-r2_i	and_r2-r0_i orr_r2-r2_i
bic_r0-r0-r1 mov_r2-r0_lsl_i eor_r1-r2_i mov_r3-r1	unk mvn_r3-r2_lsl_i
add_r0-r1-r2_ror_i bic_r1-r0-r3 and_r2-r1_i and_r1-r2_i	add_r0-r1-r2_ror_i bic_r1-r0-r3 and_r1-r1_i
eor_r0-r1-r0_asr_i bic_r1-r0-r1 rsb_r2-r1_i mov_r1-r2	eor_r0-r1-r0_asr_i bic_r1-r0-r1 rsb_r1-r1_i
cmp_r0_i mvn_cs_r1-r2 mov_r3-r2 eor_r2-r1-r3_asr_i	cmp_r0_i mvn_cs_r1-r2 eor_r2-r1-r2_asr_i
mov_r0-r1 eor_r2-r0-r1 rsb_r3-r0-r1 asr_r1-r2-r3	mov_r1_i
tst_r0-r1 mov_ne_r2-r3_asr_i mov_eq_r2_i bic_r1-r0-r2 bic_r1-r1-r0 rsb_r2-r1_i	mov_r2_i
and_r0-r1-r0 mov_r1-r0 bic_r0-r1-r2 sub_r3-r0-r2	bic_r0-r0-r2 and_r0-r1-r0 sub_r3-r0-r2
and_r0-r0-r1 sub_r2-r0_i ror_r3-r2_i bfi_r1-r3_i_i orr_r1-r3-r1	and_r0-r0-r1 sub_r2-r0_i ror_r3-r2_i asr_r4-r1_i orr_r1-r3-r4_lsl_i
tst_r0_i rsb_ne_r1-r2_i rsb_eq_r1-r2_i and_r3-r0-r1_lsl_i mvn_r2-r3 bfi_r2-r2_i_i	cmp_r0_i rsb_ne_r1-r2_i and_r3-r0-r1_lsl_i mvn_r2-r3 bfi_r2-r2_i_i
bfi_r0-r1_i_i and_r1-r0_i bic_r1-r0-r1 mov_r2-r1 eor_r3-r0-r2_asr_i	bfi_r0-r1_i_i and_r1-r0_i eor_r3-r0-r0_asr_i
tst_r0_i mvn_eq_r1-r2 bfi_r3-r1_i_i sub_r0-r2-r3_ror_i add_r0-r0-r1_lsl_i bfi_r3-r0_i_i	sub_r0-r2-r3_ror_i bfi_r3-r0_i_i add_r0-r0-r1_lsl_i
rsb_r0-r1-r0 mov_r2-r0 eor_r1-r3-r2 lsr_r0-r1_i sub_r1-r0_i	rsb_r0-r1-r0 eor_r1-r3-r0 lsr_r0-r1_i sub_r1-r0_i
bfi_r0-r0_i_i and_r1-r0-r2 and_r1-r1-r0_lsl_i	and_r1-r0-r2 and_r1-r1-r0_lsl_i
tst_r0_i mov_eq_r1-r2_lsr_i mvn_eq_r1-r0 bic_r3-r1-r0	tst_r0_i mvn_ls_r1-r0 bic_r3-r1-r0
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 and_r3-r3-r0_lsr_i	orr_r0-r2-r2 and_r3-r3-r0_lsr_i
tst_r0-r1 mov_ne_r1-r0 mov_r2-r1 add_r1-r3-r2_lsr_i	tst_r1-r0 mov_ne_r1-r0 add_r1-r3-r1_lsr_i
cmp_r0-r1 orr_ne_r1-r2-r0 add_r3-r3-r3 bfi_r1-r1_i_i bic_r3-r1-r3 bfi_r3-r3_i_i	cmp_r0-r1 orr_ne_r1-r2-r0 add_r3-r3-r3 bic_r3-r1-r3 bfi_r3-r3_i_i
orr_r0-r0-r1_asr_i orr_r2-r2-r3_lsr_i mov_r3-r2 bic_r1-r0-r3	orr_r0-r0-r1_asr_i orr_r2-r2-r3_lsr_i bic_r1-r0-r2
mov_r0-r1_ror_i mvn_r1-r0 sub_r2-r1_i bfi_r1-r2_i_i	mov_r0-r1_ror_i mvn_r1-r0 bfi_r1-r0_i_i
mvn_r0-r1 bfi_r1-r0_i_i bic_r2-r3-r0 mov_r3-r1 ror_r0-r2-r3	mvn_r0-r1 bfi_r1-r0_i_i bic_r2-r3-r0 ror_r0-r2-r1
bfi_r0-r1_i_i tst_r2-r1 mvn_eq_r1-r0 bfi_r2-r1_i_i	tst_r2-r1 mvn_eq_r1-r1 bfi_r2-r1_i_i
lsl_r0-r1_i asr_r0-r0_i bfi_r2-r0_i_i bfi_r0-r2_i_i	lsl_r0-r1_i asr_r0-r0_i bfi_r0-r0_i_i
eor_r0-r0-r1_lsr_i and_r1-r0_i orr_r1-r2-r1 mov_r3-r1	eor_r0-r0-r1_lsr_i and_r1-r0_i orr_r3-r1-r2
tst_r0-r1 mvn_eq_r2-r0 and_r2-r0-r2 bic_r1-r1-r2	tst_r1-r2 and_r2-r0-r2 bic_r1-r1-r2
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 ror_r3-r1_i	mvn_r1-r2 ror_r3-r1_i
and_r0-r1-r2_lsl_i and_r0-r0-r3_lsr_i eor_r0-r0_i eor_r1-r0_i	sub_r1-r1-r1
cmp_r0-r1 mvn_ls_r2-r3 bfi_r1-r1_i_i eor_r1-r2-r1 bfi_r3-r1_i_i	cmp_r0-r1 mvn_ls_r2-r3 eor_r1-r2-r1 bfi_r3-r1_i_i
cmp_r0-r1 and_lt_r1-r1_i mov_ne_r1-r0_lsr_i sub_r2-r1-r2_ror_i	cmp_r0-r1 mov_ne_r1-r0_lsr_i sub_r2-r1-r2_ror_i
and_r0-r1-r0_ror_i bic_r0-r0-r2 mov_r1-r0 rsb_r1-r1-r0	sub_r1-r0-r0
cmp_r0-r1 eor_lt_r0-r1-r0_lsl_i eor_ge_r0-r0-r2_lsr_i bfi_r3-r3_i_i bic_r1-r0-r3 orr_r2-r0-r1 bic_r2-r2-r0	sub_r2-r3-r3
orr_r0-r1_i rsb_r1-r2-r0 mov_r2-r1 bic_r3-r0-r1 orr_r2-r2-r3_lsr_i	orr_r0-r1_i rsb_r1-r2-r0 bic_r3-r0-r1 orr_r2-r1-r3_lsr_i
tst_r0_i mvn_eq_r0-r1 lsr_r1-r0_i bfi_r1-r1_i_i	tst_r0_i mvn_eq_r0-r1 lsr_r1-r0_i
bfi_r0-r0_i_i bfi_r0-r0_i_i bfi_r0-r0_i_i rsb_r1-r0_i	bfi_r0-r0_i_i rsb_r1-r0_i
bfi_r0-r1_i_i rsb_r0-r0-r2_lsl_i bfi_r3-r0_i_i mov_r1-r3 mov_r2-r1_asr_i	bfi_r3-r0_i_i lsl_r1-r3_i mov_r2-r1_asr_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 bfi_r1-r2_i_i	unk mvn_eq_r2-r1 bfi_r1-r2_i_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r1 lsr_r0-r2_i bic_r2-r1-r0 bfi_r0-r2_i_i lsr_r2-r0-r0	eor_r2-r0-r0
mov_r0-r1 ror_r0-r0-r0 rsb_r2-r0_i lsl_r1-r2_i bfi_r2-r1_i_i	ror_r0-r1-r1 rsb_r2-r0_i sub_r0-r1-r1 bfi_r2-r0_i_i
tst_r0_i eor_ne_r0-r0-r1_lsr_i mov_r1-r0 mvn_r2-r1	bic_r0-r0-r1_lsr_i mvn_r2-r0
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r3 lsr_r0-r2_i mov_r3-r0_lsr_i	sub_r3-r2-r2
add_r0-r1_i sub_r0-r0_i and_r2-r1-r0 bic_r0-r2-r1	rsb_r0-r2-r2
mvn_r0-r1 mvn_r2-r0 mov_r3-r2 eor_r3-r3-r2_ror_i bfi_r3-r3_i_i	eor_r3-r1-r1_ror_i bfi_r3-r3_i_i
bfi_r0-r1_i_i asr_r0-r0-r2 mov_r1-r0 bfi_r1-r1_i_i	bfi_r0-r1_i_i mov_r1-r0_asr-r2
bic_r0-r1-r2 bic_r2-r0-r1 rsb_r3-r2-r1 bic_r2-r1-r3	bic_r2-r0-r0
cmp_r0_i mvn_ge_r1-r0 asr_r2-r1-r0 mov_r3-r2 ror_r3-r3_i	cmp_r0_i mvn_ge_r1-r0 asr_r2-r1-r0 ror_r3-r2_i
cmp_r0-r1 add_ls_r2-r0_i add_hi_r2-r3_i bic_r3-r2-r1 bic_r0-r3-r2	bic_r0-r3-r3
and_r0-r1-r2_ror_i bic_r3-r2-r0 add_r2-r3-r3 bic_r1-r3-r2	and_r0-r1-r2_ror_i bic_r3-r2-r0 bic_r1-r3-r3_lsl_i
add_r0-r1-r1_lsl_i tst_r0_i mvn_eq_r2-r3 asr_r0-r2_i	tst_r1_i mvn_eq_r2-r3 asr_r0-r2_i
tst_r0-r1 orr_ne_r0-r0_i orr_eq_r0-r2_i bfi_r3-r0_i_i	orr_r0-r2_i bfi_r3-r0_i_i
tst_r0_i mvn_ne_r1-r0 orr_r0-r0-r1_lsl_i bfi_r1-r0_i_i	tst_r0_i mvn_ne_r1-r0 bfi_r1-r0_i_i
cmp_r0_i mvn_cs_r1-r2 bic_r0-r1-r0 bic_r0-r0-r1 bfi_r2-r0_i_i	unk
mov_r0-r1 bic_r1-r0-r2 lsr_r0-r1_i lsl_r1-r1_i add_r3-r1-r0	bic_r0-r1-r2 mov_r3-r0_ror_i
bfi_r0-r1_i_i ror_r0-r0_i and_r2-r0_i	mov_r2-r0_asr_i and_r2-r2_i
bfi_r0-r1_i_i ror_r2-r0_i lsr_r1-r2_i bfi_r2-r1_i_i	bfi_r0-r1_i_i ror_r2-r0_i bfi_r2-r0_i_i
cmp_r0-r1 eor_cc_r2-r3_i eor_cs_r2-r0-r1 sub_r3-r3-r2_lsl_i and_r3-r3_i ror_r3-r3_i	sub_r2-r0-r3 lsl_r3-r3_i rsb_r2-r0-r3
tst_r0_i mov_eq_r1-r2_asr_i sub_r3-r2-r1 bfi_r3-r3_i_i	tst_r0_i mov_eq_r1-r2_asr_i sub_r3-r2-r1
orr_r0-r0_i ror_r1-r0_i mov_r2-r1 bfi_r3-r2_i_i	orr_r0-r0_i ror_r1-r0_i bfi_r3-r1_i_i
bfi_r0-r0_i_i bfi_r1-r1_i_i and_r1-r0-r1_lsl_i mov_r2-r1	and_r2-r0-r1_lsl_i
mvn_r0-r1 add_r1-r0-r0_lsl_i rsb_r2-r1_i mov_r0-r2_lsl_i and_r3-r0-r2_lsr_i	bic_r3-r1-r1
tst_r0-r1 mov_ne_r0-r2 mov_ne_r0_i sub_r3-r0_i bfi_r2-r3_i_i	tst_r1-r0 mov_ne_r0_i sub_r3-r0_i bfi_r2-r3_i_i
cmp_r0-r1 sub_hi_r0-r2_i mov_r2-r0_ror_i and_r0-r0-r2_ror_i	cmp_r0-r1 sub_hi_r0-r2_i
add_r0-r1_i and_r1-r2-r0 bic_r3-r1-r2 mvn_r1-r2 sub_r2-r1-r3	mvn_r2-r2
mov_r0-r1 asr_r2-r3_i bic_r3-r0-r2 orr_r1-r3-r2	orr_r1-r1-r3_asr_i
mov_r0-r1 eor_r2-r0-r2 mvn_r0-r2 lsl_r0-r0_i bfi_r3-r0_i_i	eor_r2-r1-r2 mvn_r0-r2 lsl_r0-r0_i bfi_r3-r0_i_i
sub_r0-r1-r2 bfi_r0-r0_i_i bic_r3-r0-r3 asr_r2-r2_i eor_r1-r3-r2	sub_r0-r1-r2 bic_r3-r0-r3 asr_r2-r2_i eor_r1-r3-r2
lsr_r0-r1-r0 ror_r2-r0_i and_r3-r2_i eor_r3-r0-r3	eor_r2-r1-r1_lsr_i lsr_r3-r2-r0
orr_r0-r1_i and_r0-r0-r1 and_r2-r1_i bic_r3-r0-r2 bic_r3-r2-r3	and_r3-r1_i
add_r0-r1-r0 bfi_r1-r0_i_i bfi_r2-r1_i_i eor_r2-r2_i	bfi_r2-r1_i_i eor_r2-r2_i
tst_r0_i sub_eq_r1-r0_i mov_r2-r1 ror_r0-r1-r2	tst_r0_i sub_cs_r1-r0_i ror_r0-r1-r1
rsb_r0-r1_i mov_r2-r0 and_r1-r0_i sub_r1-r1-r2	orr_r2-r1_i sub_r1-r2_i
orr_r0-r1_i orr_r0-r0_i mvn_r1-r0 mvn_r2-r1	orr_r0-r1_i orr_r2-r0_i
and_r0-r1-r0 mvn_r2-r0 sub_r3-r3-r2_lsr_i bfi_r1-r3_i_i eor_r3-r1-r3	and_r0-r1-r0 mvn_r2-r0 sub_r3-r3-r2_lsr_i eor_r4-r1-r3 bic_r3-r4_i
bfi_r0-r1_i_i bic_r2-r3-r0 bfi_r3-r2_i_i bfi_r3-r3_i_i orr_r0-r3_i	orr_r0-r3_i
eor_r0-r0-r1_ror_i mov_r2-r1 sub_r0-r0_i sub_r2-r0-r2	eor_r0-r0-r1_ror_i sub_r0-r0_i sub_r2-r0-r1
tst_r0-r1 mov_eq_r2_i bfi_r1-r1_i_i add_r0-r2-r2_ror_i ror_r2-r1-r0	tst_r0-r1 mov_eq_r2_i add_r0-r2-r2_ror_i ror_r2-r1-r0
mvn_r0-r1 bfi_r1-r0_i_i orr_r2-r1-r3 bic_r3-r1-r2 mvn_r2-r3	unk
ror_r0-r0-r0 bic_r1-r0-r1 mvn_r2-r1	ror_r0-r0-r0 unk
mov_r0-r1 mvn_r2-r0 rsb_r0-r3-r2_lsl_i add_r3-r0_i orr_r1-r3-r1	mvn_r2-r1 rsb_r0-r3-r2_lsl_i add_r3-r0_i orr_r1-r3-r1
bic_r0-r1-r0 lsl_r2-r0_i and_r0-r2-r0_lsr_i bfi_r3-r0_i_i	and_r0-r2-r0_lsl_i bfi_r3-r0_i_i
mov_r0-r1 mov_r2-r0_lsr_i mov_r0-r2 eor_r3-r0-r1_lsl_i bfi_r3-r3_i_i	mov_r2-r1_lsr_i eor_r3-r2-r1_lsl_i bfi_r3-r3_i_i
bic_r0-r1-r2 bfi_r2-r0_i_i and_r3-r2_i bfi_r1-r3_i_i	bic_r0-r1-r2 and_r3-r2_i bfi_r1-r3_i_i
mov_r0-r1_asr_i eor_r2-r2_i bic_r3-r2-r0 bic_r3-r3-r0	eor_r0-r2_i bic_r3-r0-r1_asr_i
orr_r0-r1-r2 bic_r1-r0-r2 and_r3-r1-r0 bfi_r3-r3_i_i	bic_r3-r1-r2 bfi_r3-r3_i_i
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 mvn_r3-r2 orr_r1-r3_i	mvn_r2-r0 orr_r1-r3_i
cmp_r0_i mov_ne_r0_i bic_r1-r2-r1 bic_r0-r1-r0 orr_r0-r0-r2 lsr_r1-r0_i	lsr_r1-r2_i
sub_r0-r1_i mov_r1-r2 rsb_r3-r0-r3_lsr_i lsl_r1-r1-r1 orr_r0-r1-r3	sub_r0-r1_i lsl_r1-r2-r2 rsb_r3-r0-r3_lsr_i orr_r0-r1-r3
orr_r0-r1-r2 lsl_r1-r0-r1 mov_r3-r1 asr_r3-r3-r1	orr_r0-r1-r2 lsl_r1-r0-r1 asr_r3-r1-r1
bfi_r0-r1_i_i add_r1-r0_i bic_r0-r1-r2 orr_r1-r1-r0	bfi_r0-r1_i_i add_r1-r0_i
tst_r0-r1 orr_ne_r1-r0-r2 orr_eq_r1-r0-r2 bfi_r0-r1_i_i rsb_r3-r1-r0_lsl_i	orr_r1-r0-r2 rsb_r3-r1-r0_lsl_i
mvn_r0-r1 bfi_r1-r1_i_i orr_r2-r1-r0 sub_r0-r0-r2_lsr_i	mvn_r0-r1 sub_r0-r0_i
and_r0-r1_i eor_r2-r2-r0_ror_i mvn_r1-r2 bfi_r0-r1_i_i	and_r0-r1_i mvn_r1-r2 bfi_r0-r1_i_i
cmp_r0-r1 mvn_eq_r2-r1 lsl_r3-r2-r1 bfi_r2-r3_i_i bic_r1-r0-r2 and_r0-r2-r1	mov_r0_i
tst_r0_i mov_eq_r1-r0_ror_i mov_eq_r1-r2 mov_r0-r1_asr_i	tst_r0_i mov_eq_r1-r2 mov_r0-r1_asr_i
asr_r0-r1-r2 mov_r3-r0_lsl_i add_r3-r3-r3_asr_i lsl_r1-r3_i	sub_r1-r1-r1
cmp_r0_i mvn_ne_r1-r2 mov_r3-r1 rsb_r0-r2-r3_lsl_i add_r3-r0_i	cmp_r0_i mvn_ne_r1-r2 rsb_r0-r2-r1_lsl_i add_r3-r0_i
bfi_r0-r0_i_i tst_r1-r0 mvn_ne_r0-r1 bic_r2-r1-r0	bfi_r0-r0_i_i lsr_r2-r1_i
sub_r0-r1-r2 asr_r2-r0_i mov_r3-r2 mov_r0-r2_ror_i bic_r0-r0-r3	sub_r0-r2-r2
sub_r0-r1_i bic_r0-r0-r2 mvn_r3-r0 bfi_r3-r3_i_i	sub_r0-r1_i unk bfi_r3-r3_i_i
bfi_r0-r1_i_i mov_r1-r0 bfi_r0-r1_i_i	bfi_r0-r1_i_i bfi_r0-r0_i_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 lsr_r1-r2-r3	mvn_r2-r1 lsr_r1-r2-r3
cmp_r0-r1 mov_eq_r1_i bic_r2-r3-r1 bic_r2-r2-r3 mvn_r0-r2	mvn_r0_i
tst_r0-r1 mvn_ne_r2-r0 mov_ne_r2_i eor_r0-r2-r3_lsr_i	tst_r0-r1 mov_ne_r2_i eor_r0-r2-r3_lsr_i
bic_r0-r1-r2 bfi_r1-r0_i_i bfi_r1-r1_i_i and_r2-r1-r0_ror_i	bic_r0-r1-r2 bfi_r1-r0_i_i and_r2-r1-r0_ror_i
tst_r0-r1 and_ne_r0-r2-r0 mvn_eq_r0-r2 and_r0-r2-r0	tst_r0-r1 mvn_eq_r0-r2 and_r0-r2-r0
tst_r0-r1 and_ne_r1-r0_i asr_r2-r1_i rsb_r2-r1-r2_ror_i	tst_r0-r1 and_ne_r1-r0_i rsb_r2-r1-r1_asr_i
eor_r0-r1_i add_r1-r2-r0_lsl_i bfi_r3-r1_i_i and_r2-r3-r1	eor_r0-r1_i add_r1-r2-r0_lsl_i mvn_r3-r3_ror_i bic_r2-r1-r3_lsl_i
sub_r0-r0-r1 orr_r2-r1-r0_lsl_i orr_r2-r1-r2_lsl_i orr_r2-r2_i mvn_r1-r2	unk sub_r2-r2_i bic_r1-r2-r1
tst_r0-r1 rsb_eq_r0-r2-r1 mov_eq_r0-r1 bfi_r1-r3_i_i and_r2-r0-r1	tst_r0-r1 mov_eq_r0-r1 bfi_r1-r3_i_i and_r2-r0-r1
tst_r0-r1 mov_ne_r2_i lsr_r1-r1-r2 and_r0-r2-r1_lsr_i	bic_r0-r0-r0
bic_r0-r1-r0 mvn_r1-r0 mvn_r2-r3 bic_r2-r1-r2	bic_r0-r1-r0 unk bic_r2-r3-r2
cmp_r0_i mov_ge_r1-r2 add_r0-r0-r1_ror_i bfi_r2-r0_i_i lsr_r0-r2_i	sub_r0-r0-r0_asr-r0 bfi_r2-r2_i_i lsr_r0-r2_i
tst_r0-r1 mvn_eq_r2-r3 mov_eq_r2_i bfi_r2-r2_i_i	tst_r0-r1 mov_cs_r2_i
bic_r0-r1-r2 tst_r0-r2 sub_ne_r1-r2-r0_lsl_i bfi_r3-r1_i_i	bfi_r3-r1_i_i
tst_r0_i mov_ne_r1_i mov_eq_r1-r0_ror_i lsr_r1-r1_i mov_r0-r1_lsr_i	ror_r1-r0_i lsr_r1-r1_i mov_r0-r1_lsr_i
tst_r0-r1 mvn_eq_r1-r2 bic_r3-r2-r1 bic_r0-r3-r2	mov_r0_i
eor_r0-r0_i mov_r1-r0 add_r0-r1-r0 mvn_r2-r0 bic_r0-r2-r0	eor_r0-r0_i add_r0-r0-r0 mvn_r0-r0
mvn_r0-r1 bic_r2-r1-r3 bfi_r3-r2_i_i and_r0-r0-r3_asr_i	mvn_r0-r1 bic_r2-r1-r3 and_r0-r0-r3_asr_i
eor_r0-r0-r1_lsr_i rsb_r2-r0_i and_r2-r2-r1 mvn_r3-r2 bic_r2-r3-r2	eor_r0-r0-r1_lsr_i rsb_r2-r0_i and_r2-r2-r1 mvn_r2-r2
cmp_r0-r1 mvn_ls_r0-r2 mvn_hi_r0-r2 mvn_r2-r0 bic_r2-r2-r1 orr_r3-r2_i	bic_r3-r2-r1 orr_r3-r3_i
orr_r0-r1_i mov_r2-r0 bic_r3-r3-r2 and_r1-r3-r0	rsb_r1-r3-r3
ror_r0-r0-r1 and_r0-r1-r0 eor_r0-r0-r1 add_r0-r0_i	ror_r0-r0-r1 bic_r0-r1-r0 add_r0-r0_i
rsb_r0-r1-r2_lsr_i bic_r3-r3-r0 rsb_r2-r2-r3 mov_r1-r2 rsb_r0-r1_i	rsb_r0-r1-r2_lsr_i bic_r3-r3-r0 rsb_r2-r2-r3 rsb_r0-r2_i
tst_r0-r1 eor_ne_r2-r2_i eor_eq_r2-r1-r0 and_r0-r2-r0 bic_r3-r0-r1	tst_r0-r1 eor_ne_r2-r2_i and_ne_r0-r0-r2 bic_r3-r0-r1
cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 eor_r0-r0-r2_ror_i and_r3-r1-r0 bic_r2-r0-r3 bfi_r0-r2_i_i	eor_r0-r0-r2_ror_i bic_r3-r0-r2 bic_r2-r0-r3 bfi_r0-r2_i_i
cmp_r0-r1 mvn_lt_r2-r3 mvn_ge_r2-r3 asr_r2-r2-r0	mvn_r2-r3 asr_r2-r2-r0
eor_r0-r1-r0_lsl_i ror_r2-r0_i mvn_r3-r2 mov_r1-r3	eor_r0-r1-r0_lsl_i mvn_r3-r0_ror_i mov_r1-r3
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r0 orr_r0-r0-r1_ror_i bic_r2-r0-r2 bic_r2-r2-r0	mov_r2_i
asr_r0-r1_i add_r2-r1-r0_asr_i orr_r3-r2_i bic_r3-r0-r3 bic_r3-r1-r3	asr_r0-r1_i add_r2-r1-r0_asr_i orr_r3-r2_i and_r3-r1-r3
tst_r0-r1 mvn_ne_r2-r1 lsl_r2-r2-r2 add_r2-r0-r2 lsl_r2-r2_i	lsl_r2-r0_i
lsl_r0-r1_i rsb_r2-r0-r1_ror_i rsb_r3-r2_i mov_r2-r3 lsl_r1-r2_i	mvn_r2-r1_asr_i rsb_r1-r2-r2_lsr_i
tst_r0-r1 mvn_ne_r0-r2 bfi_r0-r0_i_i orr_r2-r0_i	tst_r0-r1 mvn_ne_r0-r2 orr_r2-r0_i
add_r0-r0-r1 bic_r2-r3-r0 mov_r1-r2 bic_r0-r1-r0	add_r0-r0-r1 bic_r0-r3-r0
lsr_r0-r1_i mov_r1-r2 ror_r1-r1_i orr_r1-r1-r0	lsr_r0-r1_i orr_r1-r0-r2_ror_i
mov_r0-r1_ror_i lsl_r2-r1-r1 bfi_r3-r2_i_i bic_r3-r0-r3	mov_r0-r1_ror_i unk bic_r3-r0-r3
asr_r0-r1_i bfi_r1-r0_i_i bfi_r2-r1_i_i bfi_r1-r2_i_i	bfi_r1-r1_i_i bfi_r2-r1_i_i bfi_r1-r2_i_i
eor_r0-r1_i sub_r0-r1-r0 mov_r2-r0 mvn_r1-r2	eor_r0-r1_i sub_r0-r1-r0 mvn_r1-r0
mvn_r0-r1 orr_r1-r2-r0 rsb_r2-r1_i add_r3-r2_i mvn_r0-r3	unk rsb_r2-r1_i add_r3-r2_i mvn_r0-r3
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 tst_r2-r0 and_eq_r0-r1_i mvn_r2-r0	bic_r2-r0-r3 tst_r2-r0 and_eq_r0-r1_i mvn_r2-r0
add_r0-r1-r2 mov_r1-r0 add_r0-r1-r1 and_r2-r0-r1_asr_i	add_r0-r1-r2 add_r1-r0-r0 and_r2-r1-r0_asr_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 bic_r2-r2-r3 bfi_r0-r2_i_i	mvn_r2-r1 bic_r2-r2-r3 bfi_r0-r2_i_i
sub_r0-r1-r0 mov_r1-r0 mov_r2-r1	sub_r0-r1-r0 mov_r2-r0
cmp_r0-r1 mov_ne_r2-r3 mov_eq_r2-r1 mov_r1-r2 bfi_r0-r1_i_i ror_r2-r0_i	cmp_r0-r1 mov_ne_r1-r3 bfi_r0-r1_i_i ror_r2-r0_i
cmp_r0-r1 mov_cc_r1-r2_lsr_i bfi_r3-r3_i_i sub_r0-r1_i bic_r2-r3-r0	cmp_r0-r1 mov_cc_r1-r2_lsr_i sub_r0-r1_i bic_r2-r3-r0
bfi_r0-r1_i_i sub_r2-r0-r2_lsl_i bfi_r2-r2_i_i asr_r2-r2_i	bfi_r0-r1_i_i sub_r3-r0-r2_lsl_i asr_r2-r3_i
cmp_r0_i and_hi_r1-r2_i lsl_r2-r1_i bfi_r3-r2_i_i	sub_r2-r2-r3 and_r1-r2_i lsl_r2-r1_i bfi_r3-r2_i_i
bic_r0-r1-r2 bic_r3-r0-r2 eor_r1-r0-r3	eor_r1-r0-r0
bfi_r0-r1_i_i and_r2-r3-r0_asr_i rsb_r3-r1-r2_ror_i mov_r1-r2 eor_r0-r1-r3	and_r2-r3-r0_asr_i rsb_r3-r1-r2_ror_i eor_r0-r2-r3
eor_r0-r1-r0_lsl_i mov_r1-r0_lsr_i asr_r2-r1-r1 eor_r1-r3-r2_asr_i mvn_r0-r1	mvn_r0-r3
rsb_r0-r0-r1_ror_i orr_r0-r2-r0_asr_i lsl_r0-r0_i orr_r0-r1-r0_lsl_i eor_r2-r0-r3	eor_r2-r1-r3
cmp_r0-r1 add_lt_r1-r1-r1 add_ge_r1-r1-r1 sub_r2-r1_i eor_r3-r3-r1 bic_r2-r2-r1 eor_r1-r3-r2_ror_i	add_r1-r1-r1 eor_r3-r3-r1 sub_r2-r1_i bic_r2-r2-r1 eor_r1-r3-r2_ror_i
lsl_r0-r1_i bfi_r2-r0_i_i orr_r0-r2_i and_r2-r1-r0	lsl_r0-r1_i orr_r0-r2_i and_r2-r1-r0
mov_r0-r1 bic_r2-r0-r1 lsl_r1-r3_i eor_r3-r2-r1	mov_r3-r3_lsl_i
rsb_r0-r1_i rsb_r2-r0_i add_r3-r2_i and_r2-r3-r2_ror_i and_r0-r2_i	add_r3-r1_i and_r2-r3-r1_ror_i and_r0-r2_i
and_r0-r1-r2 orr_r0-r0-r1_lsr_i bic_r3-r2-r0 bic_r1-r1-r3	orr_r1-r1-r1
bic_r0-r0-r1 mov_r2-r0 bfi_r3-r2_i_i lsr_r0-r3-r3 bfi_r1-r0_i_i	bic_r2-r0-r1 bfi_r3-r2_i_i lsr_r0-r3-r3 bfi_r1-r0_i_i
cmp_r0-r1 add_ne_r0-r1-r2_ror_i mov_r2-r0 and_r2-r0-r2	cmp_r0-r1 add_ne_r0-r1-r2_ror_i mov_r2-r0
mov_r0-r1 lsr_r0-r0_i and_r1-r0_i add_r1-r1_i mvn_r2-r1	mvn_r2-r1_lsr_i sub_r2-r2_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 orr_r2-r1-r0_ror_i	mvn_r1-r2 orr_r2-r1-r0_ror_i
mvn_r0-r1 lsl_r2-r0-r0 bfi_r0-r0_i_i mvn_r1-r0 bic_r2-r2-r1	mvn_r0-r1 lsl_r2-r0-r0 bic_r2-r2-r1
bfi_r0-r0_i_i orr_r1-r2_i bic_r0-r2-r0 bic_r3-r0-r1 orr_r0-r3_i	mov_r0_i
orr_r0-r1-r0 lsl_r2-r0_i bfi_r1-r2_i_i bic_r1-r1-r2 and_r1-r2-r1_asr_i	orr_r0-r1-r0 lsl_r2-r0_i bic_r1-r1-r2 and_r1-r2-r1_asr_i
tst_r0-r1 mov_ne_r0_i bfi_r2-r1_i_i eor_r3-r0-r2_lsr_i	tst_r0-r1 mov_ne_r0_i eor_r3-r0-r2_lsr_i
cmp_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 eor_r0-r0-r2 bfi_r2-r0_i_i eor_r2-r2_i orr_r3-r2-r0	unk
rsb_r0-r0-r1_ror_i bfi_r0-r0_i_i rsb_r1-r0-r2 eor_r0-r1_i	rsb_r0-r0-r1_ror_i rsb_r1-r0-r2 eor_r0-r1_i
add_r0-r1_i mov_r1-r0 and_r1-r2-r1	add_r0-r1_i and_r1-r2-r0
add_r0-r0_i and_r1-r0-r1 bfi_r0-r1_i_i bfi_r2-r0_i_i	add_r0-r0_i and_r1-r0-r1 bfi_r2-r1_i_i sub_r2-r2_i
and_r0-r0-r1 orr_r1-r2-r1_ror_i orr_r3-r1-r2 bic_r1-r3-r0	and_r0-r0-r1 orr_r1-r2-r1_ror_i bic_r1-r1-r0
bic_r0-r1-r2 eor_r0-r0-r2 bic_r1-r2-r0	bic_r1-r0-r0
asr_r0-r0_i lsr_r1-r0-r2 bfi_r3-r1_i_i orr_r2-r3_i	orr_r2-r3_i
asr_r0-r1_i orr_r2-r3_i orr_r0-r0-r2 orr_r3-r0_i	asr_r0-r1_i orr_r2-r3_i orr_r3-r0-r2
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 bic_r1-r1-r2	tst_r0-r1 mvn_ne_r2-r0 bic_ne_r1-r1-r2
eor_r0-r0_i sub_r1-r0-r1_ror_i rsb_r0-r2-r1 mvn_r1-r0 add_r3-r0-r1	mvn_r3_i
ror_r0-r1-r1 and_r0-r0_i mvn_r2-r0 and_r3-r0-r2 rsb_r0-r0-r3	ror_r0-r1-r1 and_r2-r0_i rsb_r0-r2_i
cmp_r0-r1 mvn_hi_r2-r0 bfi_r3-r2_i_i asr_r3-r3_i ror_r3-r3-r3 asr_r1-r3-r3	rsb_r1-r2-r2
cmp_r0_i mvn_cc_r1-r0 mvn_cs_r1-r0 bic_r1-r0-r1	mvn_r1-r0 unk
mov_r0-r1 mov_r2-r0 rsb_r2-r2-r3 mov_r1-r2_lsr_i	rsb_r2-r1-r3 mov_r1-r2_lsr_i
sub_r0-r1_i asr_r2-r2_i sub_r2-r2-r3 sub_r0-r0_i orr_r2-r2-r0_lsl_i	sub_r0-r1_i rsb_r2-r3-r2_asr_i sub_r0-r0_i orr_r2-r2-r0_lsl_i
cmp_r0-r1 mvn_ls_r2-r1 mvn_ls_r2-r0 lsr_r2-r2_i	cmp_r0-r1 mvn_ls_r2-r0 lsr_r2-r2_i
asr_r0-r1_i rsb_r2-r1-r0_ror_i mvn_r0-r2 mvn_r1-r0 bfi_r0-r1_i_i	asr_r0-r1_i rsb_r2-r1-r0_ror_i mvn_r0-r2 bfi_r0-r2_i_i
rsb_r0-r1-r0_lsr_i asr_r1-r0_i lsr_r2-r1_i	rsb_r0-r1-r0_lsr_i lsr_r2-r0_i
rsb_r0-r1-r2 mov_r1-r0 lsr_r2-r1_i ror_r1-r2_i rsb_r3-r1-r2_ror_i	mov_r3_i
mvn_r0-r1 and_r1-r0_i sub_r1-r1-r0 asr_r2-r1_i bfi_r0-r2_i_i	mvn_r2-r1_asr_i add_r0-r2-r2
tst_r0-r1 orr_ne_r2-r3-r1_asr_i and_ne_r2-r1_i bic_r3-r2-r0 add_r1-r3-r0_asr_i mvn_r3-r1	tst_r0-r1 and_ne_r2-r1_i bic_r3-r2-r0 add_r1-r3-r0_asr_i mvn_r3-r1
cmp_r0-r1 mvn_eq_r2-r0 mov_eq_r2-r0_asr_i rsb_r0-r2_i mvn_r3-r0 add_r2-r3-r3	cmp_r0-r1 asr_eq_r2-r0_i rsb_r0-r2_i mvn_r3-r0 add_r2-r3-r3
tst_r0_i mvn_ne_r1-r2 mvn_ne_r1-r2 bfi_r1-r1_i_i	tst_r0_i mvn_ne_r1-r2 bfi_r1-r1_i_i
add_r0-r1-r0 mov_r2-r0 rsb_r3-r2_i bic_r1-r0-r3 rsb_r3-r1-r0	add_r0-r1-r0 rsb_r3-r0_i and_r3-r0-r3
bfi_r0-r1_i_i bfi_r2-r0_i_i bic_r0-r2-r1 bic_r2-r1-r0	orr_r2-r1-r1
tst_r0-r1 mvn_ne_r2-r0 mov_ne_r2-r3 sub_r1-r1-r2_asr_i rsb_r2-r2-r1	tst_r0-r1 mov_ne_r2-r3 sub_r1-r1-r2_asr_i rsb_r2-r2-r1
bic_r0-r1-r2 bic_r2-r1-r0 bfi_r1-r2_i_i mov_r0-r1_lsr_i bic_r1-r0-r1	orr_r0-r1-r1_lsr_i eor_r1-r0-r1
cmp_r0-r1 mov_ls_r2-r0_lsr_i mov_r3-r2 sub_r0-r3-r0_ror_i	cmp_r0-r1 mov_ls_r2-r0_lsr_i sub_r0-r2-r0_ror_i
sub_r0-r1_i bfi_r1-r0_i_i mov_r0-r1 mov_r2-r0_asr_i add_r0-r2_i	mov_r2-r1_asr_i add_r0-r2_i
lsr_r0-r1-r2 sub_r3-r0-r2_ror_i mov_r0-r3 bic_r2-r1-r0	lsr_r0-r1-r2 sub_r3-r0-r2_ror_i bic_r2-r1-r3
bic_r0-r1-r2 mov_r2-r0_lsl_i lsl_r3-r3_i orr_r3-r3-r2	bic_r0-r1-r2 mov_r2-r0_lsl_i orr_r3-r2-r3_lsl_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3 mov_r3-r0 mov_r0-r3	tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r3
ror_r0-r1_i mov_r1-r0 rsb_r2-r1-r3_ror_i mov_r0-r2	mov_r0-r1_ror_i rsb_r0-r0-r3_ror_i
bic_r0-r1-r2 mvn_r1-r0 rsb_r0-r2-r1 bfi_r0-r0_i_i	unk rsb_r0-r2-r1 bfi_r0-r0_i_i
mvn_r0-r1 tst_r1-r0 mov_eq_r2-r1_asr_i rsb_r0-r2_i	mov_r2-r1_asr_i rsb_r0-r2_i
orr_r0-r1_i bic_r2-r3-r0 orr_r0-r3-r2 lsl_r3-r0_i bfi_r1-r3_i_i	orr_r0-r1_i bic_r2-r3-r0 orr_r0-r3-r2 bic_r1-r1_i
tst_r0-r1 rsb_ne_r2-r2-r1 orr_eq_r2-r2-r1 eor_r3-r2-r1 bic_r2-r3-r0 sub_r2-r3-r2	tst_r0-r1 rsb_ne_r2-r2-r1 eor_r3-r2-r1 bic_r2-r3-r0 sub_r2-r3-r2
bfi_r0-r1_i_i mov_r2-r0 orr_r1-r3-r0 orr_r0-r1-r2	bfi_r0-r1_i_i mov_r2-r0 orr_r0-r0-r3
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 rsb_r2-r1-r2_ror_i	mvn_r0-r2_ror_i rsb_r2-r0-r2
orr_r0-r1-r0 eor_r1-r1-r0 mov_r2-r1 mov_r1-r2	orr_r0-r1-r0 eor_r1-r1-r0
lsl_r0-r0_i bfi_r0-r0_i_i ror_r0-r0-r1 lsl_r2-r0-r1	add_r0-r0-r0 ror_r0-r0-r1 lsl_r2-r0-r1
mvn_r0-r1 sub_r1-r0-r2_lsr_i lsr_r3-r1-r1 mov_r2-r1 lsr_r3-r2-r3	mvn_r0-r1 sub_r1-r0-r2_lsr_i lsr_r3-r1-r1 lsr_r3-r1-r3
eor_r0-r1-r2 orr_r2-r3-r0_lsl_i mvn_r0-r2 bic_r3-r0-r2 eor_r2-r0-r3	eor_r2-r3-r3
cmp_r0-r1 orr_ne_r0-r0-r1 lsr_r0-r0-r1 rsb_r0-r0-r1 eor_r1-r0-r2	orr_r0-r0-r1 lsr_r0-r0-r1 rsb_r0-r0-r1 eor_r1-r0-r2
cmp_r0-r1 eor_lt_r2-r2-r1 eor_ge_r2-r0-r3 lsr_r1-r3-r2 mvn_r2-r1 mvn_r1-r2	cmp_r0-r1 eor_lt_r2-r2-r1 eor_ge_r2-r0-r3 lsr_r1-r3-r2
orr_r0-r1-r2 bfi_r3-r0_i_i and_r2-r3_i	orr_r0-r1-r2 unk
add_r0-r1-r0_lsl_i mvn_r1-r0 rsb_r2-r1-r0_lsl_i and_r0-r2-r1 bic_r1-r1-r0	add_r0-r1-r0_lsl_i mvn_r1-r0 rsb_r2-r1-r0_lsl_i bic_r1-r1-r2
bic_r0-r1-r2 sub_r1-r0-r3_asr_i bfi_r1-r1_i_i orr_r0-r1_i bfi_r2-r0_i_i	orr_r0-r1_i bfi_r2-r0_i_i
bic_r0-r0-r1 orr_r2-r0_i asr_r0-r2_i orr_r1-r2-r0	bic_r0-r0-r1 orr_r2-r0_i orr_r1-r2-r2_asr_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 lsr_r2-r1-r3 add_r3-r3-r2	mvn_r1-r2 lsr_r2-r1-r3 add_r3-r3-r2
mov_r0-r1_asr_i bfi_r0-r0_i_i mvn_r1-r0 bfi_r2-r1_i_i	mvn_r0-r1_asr_i bfi_r2-r0_i_i
mov_r0-r1 bic_r2-r1-r3 add_r3-r0-r2_lsr_i and_r0-r3_i eor_r0-r0-r3	mov_r0-r1 bic_r2-r1-r3 add_r3-r0-r2_lsr_i bic_r0-r3_i
mvn_r0-r1 bfi_r2-r2_i_i sub_r3-r0-r2_lsl_i mvn_r1-r3	bfi_r2-r2_i_i add_r1-r1-r2_lsl_i
mov_r0-r1 bic_r2-r0-r1 bic_r1-r2-r0 sub_r0-r0-r1_lsl_i	mov_r0-r1
add_r0-r0-r0 bic_r1-r1-r0 mov_r0-r1 sub_r0-r0-r1	bic_r0-r0-r0
cmp_r0_i eor_cc_r0-r0_i eor_cs_r0-r1_i orr_r0-r0-r2 bic_r2-r2-r0 mov_r0-r2	mov_r0_i
sub_r0-r1-r2 mvn_r3-r0 bfi_r2-r3_i_i mvn_r1-r2 bic_r0-r1-r3	sub_r0-r1-r2 unk bic_r0-r0-r2
rsb_r0-r1-r0 mov_r2-r0 bfi_r1-r2_i_i bfi_r0-r1_i_i bic_r3-r1-r0	rsb_r0-r1-r0 bfi_r1-r0_i_i bfi_r0-r1_i_i bic_r3-r1-r0
bfi_r0-r1_i_i orr_r2-r0-r1_lsr_i orr_r1-r3-r0_lsl_i and_r2-r1-r2 bic_r0-r2-r1	and_r0-r1_i
orr_r0-r0-r1_asr_i ror_r2-r0_i lsl_r2-r2_i bfi_r3-r2_i_i	rsb_r2-r1-r0_lsr_i lsl_r2-r2_i bfi_r3-r2_i_i
mvn_r0-r1 add_r2-r2_i bic_r3-r0-r2 orr_r1-r3_i mov_r0-r1	mvn_r0-r1 add_r2-r2_i bic_r3-r0-r2 orr_r0-r3_i
mvn_r0-r1 and_r2-r1-r3 bic_r3-r2-r0 sub_r1-r3-r2_asr_i	and_r1-r1-r3 add_r1-r1-r1_lsr_i
bfi_r0-r1_i_i mvn_r2-r0 add_r3-r3-r2 mvn_r1-r3	bfi_r0-r1_i_i rsb_r1-r3-r0
cmp_r0-r1 mvn_ls_r2-r1 mvn_hi_r2-r0 mov_r1-r2 sub_r1-r1-r3_lsl_i	cmp_r0-r1 mvn_hi_r2-r0 mvn_ls_r2-r1 sub_r1-r2-r3_lsl_i
mov_r0-r1 cmp_r2-r3 mov_cs_r2_i sub_r1-r2-r0_lsr_i	cmp_r2-r3 mov_cs_r2_i sub_r1-r2-r1_lsr_i
bic_r0-r1-r2 bfi_r0-r0_i_i mvn_r2-r1 orr_r1-r2-r0_lsr_i	bic_r0-r1-r2 bic_r0-r1-r0_lsr_i mvn_r1-r0
rsb_r0-r1_i bic_r1-r0-r2 mvn_r2-r1 rsb_r3-r2-r0_ror_i	rsb_r0-r1_i unk rsb_r3-r2-r0_ror_i
bfi_r0-r1_i_i mov_r2-r0 bic_r1-r1-r2 sub_r0-r3-r1_asr_i	bic_r1-r1-r0 sub_r0-r3-r1_asr_i
sub_r0-r1_i mvn_r2-r0 orr_r1-r2_i orr_r2-r1_i	sub_r0-r1_i mvn_r2-r0 orr_r2-r2_i
mov_r0-r1 eor_r0-r2-r0_lsl_i eor_r3-r3-r0 bic_r3-r0-r3 eor_r2-r3_i	add_r2-r2-r1_lsl_i and_r2-r3-r2 eor_r2-r2_i
ror_r0-r0-r1 add_r2-r0-r3 orr_r1-r2_i bic_r3-r1-r2 and_r1-r3_i	ror_r0-r0-r1 add_r2-r0-r3 orr_r1-r2_i sub_r1-r1-r2
eor_r0-r0-r1_lsl_i mvn_r1-r0 mov_r0-r1_lsl_i mvn_r1-r0	mvn_r1-r0 mov_r0-r1_lsl_i mvn_r1-r0
bic_r0-r1-r2 eor_r2-r1-r0_lsl_i bic_r2-r1-r2 mvn_r1-r2 lsr_r3-r1_i	bic_r0-r1-r2 eor_r2-r1-r0_lsl_i unk lsr_r3-r1_i
add_r0-r1-r0_ror_i mvn_r2-r0 bfi_r3-r2_i_i bic_r2-r2-r3 bic_r2-r3-r2	add_r0-r1-r0_ror_i mvn_r2-r0 bfi_r3-r2_i_i mov_r2-r3
sub_r0-r1-r0 bic_r1-r0-r2 bic_r1-r0-r1 eor_r0-r0-r1	sub_r0-r1-r0 and_r1-r0-r2 eor_r0-r0-r1
mov_r0-r1 mvn_r2-r0 orr_r1-r2_i orr_r3-r2_i bic_r0-r1-r3	mov_r0-r1 bic_r2-r0_i and_r0-r2_i
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r2 rsb_r2-r1_i and_r2-r2-r1	mvn_r1-r2 rsb_r2-r1_i and_r2-r2-r1
mov_r0-r1 cmp_r2-r0 mov_cs_r1-r2_lsl_i and_r2-r1_i	cmp_r2-r1 mov_cs_r1-r2_lsl_i and_r2-r1_i
bfi_r0-r1_i_i bfi_r0-r0_i_i asr_r0-r2-r0 bic_r2-r1-r0	bfi_r0-r1_i_i asr_r0-r2-r0 bic_r2-r1-r0
add_r0-r1-r0_ror_i and_r0-r2-r0 and_r3-r2-r0 bic_r0-r0-r3	bic_r0-r3-r3
and_r0-r1_i lsr_r2-r0_i orr_r1-r2-r1_asr_i bic_r1-r2-r1	mov_r1_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 and_r3-r0_i bfi_r0-r3_i_i bfi_r1-r0_i_i	lsr_r1-r1_i mvn_eq_r0-r2 and_r3-r0_i bfi_r0-r3_i_i bfi_r1-r0_i_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 bfi_r2-r0_i_i bic_r3-r0-r2 sub_r1-r0-r3	mvn_r0-r2 and_r1-r0_i
tst_r0-r1 mov_eq_r1_i mvn_ne_r1-r0 bfi_r2-r0_i_i bfi_r2-r2_i_i bic_r3-r2-r1 and_r1-r1-r3	rsb_r1-r3-r3
tst_r0_i sub_ne_r0-r1_i eor_r2-r0_i bic_r1-r2-r0 ror_r0-r1_i	bic_r0-r0-r1 mov_r2_i bic_r0-r2-r0 add_r0-r0-r0
bic_r0-r1-r2 bfi_r1-r1_i_i mov_r2-r1 bfi_r3-r2_i_i asr_r1-r3-r0	bic_r0-r1-r2 bfi_r1-r1_i_i bfi_r3-r1_i_i asr_r1-r3-r0
bic_r0-r1-r2 rsb_r1-r0-r3_lsr_i and_r3-r1_i bic_r0-r0-r1 bic_r2-r0-r3	bic_r0-r1-r2 rsb_r1-r0-r3_lsr_i bic_r2-r0-r1
add_r0-r1_i bic_r2-r2-r0 mvn_r3-r2 bfi_r1-r3_i_i	sub_r0-r1_i unk bfi_r1-r0_i_i
tst_r0_i mov_ne_r1-r2 bic_r3-r0-r1 eor_r0-r1-r3	tst_r0_i mov_ne_r1-r2 orr_r0-r1-r0
sub_r0-r0-r1_asr_i rsb_r2-r1-r0_lsl_i lsr_r3-r2_i lsr_r0-r3_i	mov_r0_i
bfi_r0-r1_i_i add_r0-r1-r0_lsr_i sub_r2-r0_i sub_r1-r0-r2	mov_r1_i
mov_r0-r1 rsb_r0-r1-r0_ror_i mov_r2-r3 eor_r2-r2-r0	rsb_r0-r1-r1_ror_i eor_r2-r3-r0
add_r0-r1-r0 mvn_r2-r0 bic_r1-r2-r0 bic_r3-r2-r1	bic_r3-r2-r2
eor_r0-r0_i eor_r1-r1_i bic_r2-r0-r1 mov_r1-r3 bic_r0-r1-r2	eor_r0-r0_i eor_r1-r1_i bic_r2-r0-r1 bic_r0-r3-r2
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 bfi_r2-r0_i_i bic_r3-r2-r0 bic_r0-r1-r0 bic_r2-r0-r3	mvn_r1-r0 bic_r3-r2-r0 unk sub_r2-r0-r3
tst_r0-r1 orr_eq_r0-r0_i mov_r2-r0_lsr_i sub_r1-r2-r3_asr_i	mov_r2-r0_lsr_i sub_r1-r2-r3_asr_i
sub_r0-r1_i mvn_r2-r1 orr_r0-r2-r0_lsr_i bic_r1-r0-r2	and_r1-r1-r1_lsr_i
add_r0-r1-r2_asr_i orr_r3-r0_i and_r3-r3-r0 asr_r2-r3_i mov_r3-r2	add_r0-r1-r2_asr_i asr_r3-r0_i
mvn_r0-r1 bic_r1-r0-r1 bfi_r0-r1_i_i eor_r2-r3_i rsb_r2-r0-r2_lsl_i	mvn_r0-r1 eor_r2-r3_i rsb_r2-r0-r2_lsl_i
cmp_r0_i orr_ge_r0-r1-r2_asr_i mov_r3-r0 mov_r2-r3 eor_r1-r2-r0	eor_r1-r0-r0
and_r0-r1_i and_r0-r0-r2 add_r1-r0_i asr_r3-r1-r1	unk lsl_r3-r1-r1
mvn_r0-r1 bic_r0-r1-r0 and_r1-r2-r0 orr_r3-r3-r1	bic_r0-r1-r3 and_r1-r2-r0 orr_r3-r3-r1
cmp_r0-r1 mvn_lt_r2-r1 mvn_ge_r2-r1 bic_r2-r2-r1 bic_r1-r2-r1 bic_r0-r3-r1	and_r0-r1-r3
tst_r0-r1 mov_eq_r1-r0 mov_r0-r1 mov_r2-r0 rsb_r3-r2_i	tst_r0-r1 mov_ne_r0-r1 mov_r2-r0 rsb_r3-r2_i
bic_r0-r1-r0 bfi_r2-r1_i_i and_r3-r0-r2_asr_i	bic_r0-r1-r0 and_r3-r0-r2_asr_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 bic_r0-r1-r0	tst_r0-r1 mvn_ne_r0-r2 bic_r0-r1-r0
bic_r0-r0-r1 bic_r1-r1-r0 eor_r2-r3-r1 bfi_r2-r2_i_i	eor_r2-r3-r1 bfi_r2-r2_i_i
mov_r0-r1_asr_i add_r1-r0-r0 and_r2-r1_i bfi_r0-r2_i_i ror_r2-r0_i	mov_r0-r1_asr_i lsr_r2-r0_i
tst_r0_i and_ne_r1-r2_i mvn_ne_r1-r0 and_r1-r0-r1	tst_r0_i mvn_ne_r1-r0 and_r1-r0-r1
bic_r0-r1-r2 mvn_r1-r0 mov_r0-r1 lsr_r0-r0-r1	unk mov_r0-r1 lsr_r0-r0-r1
tst_r0-r1 orr_eq_r1-r1-r2_asr_i add_r0-r2-r1 bfi_r0-r0_i_i	tst_r0-r1 orr_eq_r1-r1-r2_asr_i add_r0-r2-r1 mov_eq_r1-r1_asr_i
bic_r0-r1-r0 bfi_r2-r2_i_i bfi_r1-r2_i_i sub_r1-r0-r1_asr_i	bic_r0-r1-r0 bfi_r1-r2_i_i sub_r1-r0-r1_asr_i
bfi_r0-r1_i_i rsb_r1-r0_i eor_r0-r1-r0 mvn_r1-r0	rsb_r1-r0_i eor_r0-r1-r0 mvn_r1-r0
orr_r0-r0_i mvn_r1-r0 rsb_r2-r1-r2_lsr_i eor_r0-r0-r2 ror_r0-r2-r0	rsb_r0-r0-r0
cmp_r0-r1 mvn_ls_r2-r0 mvn_hi_r2-r0 sub_r2-r2_i bfi_r2-r2_i_i	mvn_r2-r0 sub_r2-r2_i
bfi_r0-r1_i_i mvn_r2-r0 bic_r2-r2-r0 bic_r0-r2-r3	bfi_r0-r1_i_i mvn_r2-r0 bic_r0-r2-r3
mvn_r0-r1 mvn_r2-r3 sub_r1-r0-r2 mov_r0-r1	sub_r0-r3-r1
add_r0-r1-r2_lsl_i bfi_r0-r0_i_i mvn_r2-r0 lsl_r0-r2_i	mvn_r2-r1 lsl_r0-r2_i
bic_r0-r1-r2 bfi_r1-r0_i_i mov_r2-r1 eor_r2-r0-r2_lsr_i	bic_r0-r1-r2 bfi_r1-r0_i_i eor_r2-r0-r1_lsr_i
and_r0-r1-r2 rsb_r1-r0-r1 mvn_r3-r1 add_r0-r1-r3_asr_i	bic_r1-r1-r2 mvn_r3-r1 add_r0-r1-r3_asr_i
tst_r0-r1 mov_ne_r0_i mov_eq_r0_i bfi_r2-r0_i_i	mov_r0_i bfi_r2-r0_i_i
orr_r0-r0-r1_lsl_i bic_r1-r1-r0 bic_r1-r1-r0 asr_r1-r1_i	orr_r0-r0-r1_lsl_i bic_r1-r1-r0 asr_r1-r1_i
add_r0-r1-r1 mov_r2-r0 mvn_r3-r2 orr_r1-r2-r3_lsl_i bic_r1-r1-r3	add_r0-r1-r1 mvn_r3-r0 bic_r1-r0-r3
mvn_r0-r1 and_r2-r2-r1_ror_i bic_r2-r2-r0 bic_r1-r2-r0	and_r0-r1-r1_ror_i and_r1-r0-r2
mov_r0-r1 bic_r1-r2-r0 orr_r0-r1-r0 sub_r0-r0-r1_lsl_i	bic_r0-r2-r1 sub_r0-r1-r0
bfi_r0-r0_i_i ror_r1-r2-r2 and_r3-r1-r0 eor_r3-r0-r3	bic_r3-r0-r2_ror-r2
bfi_r0-r1_i_i bic_r0-r2-r0 bfi_r1-r0_i_i mov_r0-r1	bic_r0-r2-r0 bfi_r1-r0_i_i mov_r0-r1
lsl_r0-r1-r2 bfi_r3-r0_i_i mov_r1-r3 lsl_r3-r3-r1	lsl_r0-r1-r2 bfi_r3-r0_i_i lsl_r3-r3-r3
tst_r0-r1 sub_ne_r0-r2-r0 bfi_r0-r0_i_i and_r1-r3-r0	tst_r0-r1 sub_ne_r0-r2-r0 and_r1-r3-r0
tst_r0-r1 mov_ne_r1_i mov_eq_r1-r2 mov_r0-r3 bic_r2-r1-r0	tst_r1-r0 mov_ne_r1_i mov_ls_r1-r2 bic_r2-r1-r3
sub_r0-r1-r2_lsl_i bic_r1-r0-r2 rsb_r3-r3-r1_ror_i eor_r0-r2-r3 bic_r1-r3-r0	sub_r0-r1-r2_lsl_i bic_r1-r0-r2 rsb_r3-r3-r1_ror_i and_r1-r2-r3
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 rsb_r1-r1-r3_ror_i sub_r0-r1-r2 add_r2-r0-r0	mvn_r2-r1 rsb_r1-r1-r3_ror_i sub_r0-r1-r2 add_r2-r0-r0
cmp_r0-r1 mvn_ge_r2-r1 eor_r2-r2-r1_lsr_i mvn_r1-r2 bfi_r0-r1_i_i bfi_r0-r0_i_i	cmp_r0-r1 mvn_ge_r2-r1 eor_r2-r2-r1_lsr_i mvn_r1-r2 bfi_r0-r1_i_i
tst_r0_i mvn_ne_r1-r0 bic_r0-r1-r2 bfi_r3-r0_i_i bfi_r0-r3_i_i	lsr_r1-r1_i bic_r0-r1-r2 bfi_r3-r0_i_i bfi_r0-r3_i_i
tst_r0-r1 mvn_eq_r2-r3 mvn_r3-r2 asr_r1-r0-r3	tst_r0-r1 mvn_ne_r3-r2 asr_r1-r0-r3
mvn_r0-r1 bic_r2-r1-r0 bic_r0-r2-r3 and_r2-r2-r0	bic_r2-r1-r3
cmp_r0_i mov_cc_r0_i mov_cs_r0-r1 bic_r0-r2-r0 bic_r1-r3-r0 lsr_r3-r1-r1	add_r0-r1_i bic_r0-r2-r0 bic_r1-r3-r0 lsr_r3-r1-r1
tst_r0_i and_eq_r1-r0-r2 bic_r2-r2-r1 bic_r1-r1-r2	and_r1-r0-r2
bfi_r0-r0_i_i lsr_r0-r0-r1 bic_r0-r2-r0 sub_r0-r0-r2 asr_r2-r0-r0	lsr_r0-r0-r1 bic_r0-r2-r0 sub_r0-r0-r2 asr_r2-r0-r0
add_r0-r1-r2_asr_i bic_r1-r0-r1 bic_r0-r1-r0 and_r3-r2-r0	eor_r3-r2-r2
bfi_r0-r1_i_i asr_r0-r2-r0 mvn_r3-r0 and_r1-r3-r0 mov_r2-r1	mov_r2_i
orr_r0-r1-r2 sub_r3-r0-r2 mov_r0-r3 bfi_r1-r0_i_i	bic_r3-r1-r2 bfi_r1-r3_i_i
cmp_r0-r1 rsb_lt_r2-r3-r0 bic_r1-r2-r3 bfi_r2-r2_i_i orr_r3-r1-r2_lsr_i	cmp_r0-r1 rsb_lt_r2-r3-r0 bic_r1-r2-r3 orr_r3-r1-r2_lsr_i
cmp_r0-r1 rsb_ls_r2-r3-r0_lsl_i add_hi_r2-r0-r2 lsl_r1-r2-r3 mov_r3-r1 mov_r1-r3 mvn_r3-r1	cmp_r0-r1 rsb_ls_r2-r3-r0_lsl_i add_hi_r2-r0-r2 lsl_r1-r2-r3 mvn_r3-r1
eor_r0-r0-r1_lsr_i orr_r0-r1-r0_asr_i mvn_r1-r0 bfi_r2-r1_i_i add_r3-r2-r2	orr_r0-r1-r0_asr_i mvn_r1-r0 bfi_r2-r1_i_i add_r3-r2-r2
bfi_r0-r0_i_i mvn_r1-r2 bfi_r0-r0_i_i eor_r2-r1-r0 orr_r2-r0-r2	bfi_r0-r0_i_i unk
cmp_r0-r1 mov_ls_r2-r0 mov_hi_r2-r0 mov_r3-r2 sub_r2-r2-r3_lsl_i	mov_r2-r0 mov_r2-r0 mov_r3-r2 sub_r2-r2-r3_lsl_i
and_r0-r1-r2_lsl_i mvn_r2-r1 sub_r2-r0-r2 eor_r0-r2-r0_lsl_i	bic_r0-r1-r2_lsl_i add_r0-r0_i
rsb_r0-r1-r2 cmp_r2-r0 orr_ne_r0-r1-r2 mvn_r1-r0	orr_r0-r1-r2 mvn_r1-r0
mvn_r0-r1 ror_r1-r0-r2 rsb_r2-r3-r1_ror_i orr_r0-r2-r3 orr_r0-r0-r3	mvn_r0-r1 ror_r1-r0-r2 rsb_r2-r3-r1_ror_i orr_r0-r2-r3
tst_r0_i and_ne_r1-r0-r1 and_eq_r1-r2-r3_ror_i bfi_r1-r1_i_i mov_r2-r3 rsb_r3-r1-r2	and_r1-r0-r1 tst_r0_i and_cs_r1-r2-r3_ror_i bfi_r1-r1_i_i rsb_r3-r1-r3
tst_r0_i mvn_ne_r1-r2 mov_eq_r1-r2 orr_r2-r3-r1 sub_r0-r2-r3_asr_i bfi_r1-r0_i_i	orr_r1-r2-r2 orr_r2-r3-r1 sub_r0-r2-r3_asr_i bfi_r1-r0_i_i
cmp_r0-r1 mvn_ne_r0-r2 bic_r2-r1-r0 bic_r0-r0-r2	cmp_r0-r1 mvn_ne_r0-r2
mov_r0-r1 bic_r2-r3-r0 and_r3-r3-r2 bfi_r1-r3_i_i	bic_r2-r3-r1 and_r3-r3-r2 bfi_r1-r3_i_i
bfi_r0-r1_i_i and_r2-r0-r3 bic_r0-r2-r0 asr_r0-r3-r0	sub_r0-r3_i
bic_r0-r0-r1 bfi_r0-r0_i_i eor_r2-r0-r2_lsl_i sub_r0-r3-r2 rsb_r2-r0-r3_lsl_i	bic_r0-r0-r1 eor_r2-r0-r2_lsl_i sub_r0-r3-r2 rsb_r2-r0-r3_lsl_i
mvn_r0-r1 bfi_r1-r2_i_i add_r0-r1-r0 mov_r3-r0	mvn_r0-r1 bfi_r1-r2_i_i add_r3-r0-r1
cmp_r0-r1 eor_ne_r2-r0-r3_asr_i bfi_r2-r2_i_i mov_r3-r2	cmp_r0-r1 eor_ne_r2-r0-r3_asr_i mov_r3-r2
tst_r0_i orr_ne_r1-r1-r2_ror_i mov_r3-r1 rsb_r2-r3-r0_lsr_i	tst_r0_i orr_ne_r1-r1-r2_ror_i rsb_r2-r1-r0_lsr_i
mvn_r0-r1 add_r2-r0-r0 bic_r2-r2-r3 bic_r0-r2-r3 bfi_r3-r0_i_i	unk
add_r0-r1-r2 bfi_r1-r1_i_i rsb_r2-r0-r3_lsl_i and_r2-r2-r1 bfi_r1-r2_i_i	add_r0-r1-r2 rsb_r2-r0-r3_lsl_i and_r2-r2-r1 bfi_r1-r2_i_i
bfi_r0-r0_i_i mvn_r1-r2 bic_r0-r1-r0 mov_r2-r0	bfi_r0-r0_i_i unk bic_r2-r1-r0
and_r0-r1-r2 and_r3-r1-r0 add_r2-r0-r2 mov_r1-r3 asr_r2-r1-r2	and_r0-r1-r2 add_r2-r0-r2 asr_r2-r0-r2
mov_r0-r1 sub_r2-r0-r3 add_r2-r2-r2 bfi_r1-r2_i_i	unk
lsl_r0-r1-r1 lsr_r1-r1-r1 bfi_r2-r0_i_i mvn_r3-r2 sub_r3-r1-r3	unk mvn_r3-r2 lsr_r1-r1-r1 sub_r3-r1-r3
lsl_r0-r1-r0 eor_r0-r1-r0 bfi_r2-r2_i_i orr_r2-r0-r2_asr_i	lsl_r0-r1-r0 eor_r0-r1-r0 orr_r2-r0-r2_asr_i
cmp_r0-r1 mvn_hi_r1-r2 mov_r0-r2 bic_r2-r1-r0	cmp_r0-r1 mvn_hi_r1-r2 bic_r2-r1-r2
cmp_r0-r1 add_cc_r0-r1-r2 add_cs_r0-r2-r1 and_r0-r0-r2 bfi_r2-r0_i_i	add_r0-r1-r2 add_r0-r2-r1 and_r0-r0-r2 bfi_r2-r0_i_i
bfi_r0-r1_i_i mvn_r2-r1 orr_r0-r0-r2 and_r3-r0-r2	mvn_r3-r1
tst_r0-r1 mvn_eq_r1-r0 and_r2-r0-r1 mov_r1-r2	and_r2-r0-r1 mov_r1-r2
cmp_r0-r1 add_cc_r2-r3-r2 add_cs_r2-r2-r3 lsl_r1-r2-r0 bic_r0-r0-r1	add_r1-r2-r3 bic_r0-r0-r1_lsl-r0
orr_r0-r0-r1 lsr_r2-r0-r0 mov_r0-r2 bic_r0-r2-r0 mov_r1-r0	mov_r1_i
and_r0-r0-r1 orr_r1-r1-r0 bfi_r2-r1_i_i bic_r2-r1-r2 mvn_r0-r2	bfi_r2-r1_i_i unk
cmp_r0-r1 mvn_eq_r2-r1 sub_r3-r2-r0 sub_r1-r2-r3	ror_r1-r0_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 mvn_r3-r2 bic_r0-r2-r3 orr_r1-r1-r0	mvn_r1-r2 unk mov_r3-r1 orr_r1-r1-r2
cmp_r0-r1 eor_cc_r0-r2-r1 bfi_r0-r0_i_i	cmp_r0-r1 eor_cc_r0-r2-r1
tst_r0_i mvn_eq_r1-r2 bfi_r1-r1_i_i bic_r1-r0-r1 mvn_r2-r1 bic_r1-r2-r1	mvn_r1-r2 bfi_r1-r1_i_i unk
and_r0-r0-r1 bic_r1-r0-r2 eor_r2-r1-r3 bic_r0-r1-r2	and_r0-r0-r1 bic_r1-r0-r2 and_r0-r1-r3
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 asr_r2-r1-r0 bfi_r0-r2_i_i add_r3-r2-r0	mvn_r1-r2 asr_r2-r1-r0 bfi_r0-r2_i_i add_r3-r2-r0
sub_r0-r0-r1 mov_r1-r0 add_r2-r1-r1 mvn_r0-r2 add_r2-r0-r0	sub_r0-r0-r1 mvn_r0-r0_lsl_i add_r2-r0-r0
tst_r0_i mov_eq_r1_i mvn_ne_r1-r2 bfi_r1-r1_i_i mvn_r3-r1	mvn_r3_i
tst_r0_i mov_ne_r1_i mov_eq_r1-r2_asr_i bic_r1-r3-r1	bic_r1-r3-r2_asr_i
ror_r0-r1-r2 rsb_r1-r1-r0 lsl_r2-r3-r1 mov_r0-r2 sub_r3-r2-r0	mov_r3_i
mvn_r0-r1 lsl_r1-r0-r2 orr_r3-r2-r1 and_r2-r1-r3 add_r1-r2-r3	mvn_r0-r1 lsl_r1-r0-r2 orr_r3-r2-r1 add_r1-r1-r3
orr_r0-r1-r2 bic_r3-r1-r2 and_r3-r3-r2 orr_r1-r3-r0 and_r3-r2-r1	orr_r3-r2-r2
bic_r0-r1-r2 mov_r2-r0 asr_r1-r2-r0	bic_r0-r1-r2 asr_r1-r0-r0
and_r0-r0-r1 bfi_r1-r0_i_i rsb_r0-r2-r1_lsr_i add_r2-r0-r2	rsb_r0-r2-r1_lsr_i add_r2-r0-r2
cmp_r0-r1 mvn_ne_r2-r0 lsl_r1-r0-r2 mov_r2-r0 eor_r2-r2-r1	cmp_r0-r1 mvn_ne_r2-r0 lsl_r1-r0-r2 eor_r2-r0-r1
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 bfi_r2-r0_i_i bfi_r1-r2_i_i	bfi_r1-r2_i_i asr_r1-r1_i
asr_r0-r0-r0 bic_r1-r0-r1 asr_r2-r0-r3 sub_r0-r2-r1 add_r3-r0-r1	asr_r2-r0-r3 asr_r3-r2-r0 sub_r0-r2-r2 asr_r1-r2-r0
cmp_r0-r1 mov_ls_r2-r1_lsl_i mov_hi_r2_i sub_r3-r1-r2	cmp_r0-r1 add_r3-r1-r1_lsl_i mov_hi_r3-r1
mov_r0-r1 bic_r0-r0-r1 ror_r1-r2-r0 sub_r1-r1-r2_asr_i bic_r3-r0-r1	eor_r3-r3-r3
cmp_r0_i mov_ne_r1_i mov_eq_r1_i bfi_r0-r1_i_i	mov_r1_i bfi_r0-r1_i_i
cmp_r0_i and_cc_r1-r0-r2 and_cs_r1-r3-r0 sub_r2-r3-r1	and_r1-r3-r0 sub_r2-r3-r1
and_r0-r1-r2_lsr_i bic_r2-r0-r1 bfi_r1-r2_i_i	unk
bic_r0-r1-r0 bfi_r2-r0_i_i rsb_r3-r0-r2 sub_r0-r2-r3 add_r1-r0-r2_ror_i	bic_r0-r1-r0 bfi_r2-r0_i_i add_r1-r0-r2_ror_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 add_r3-r2-r1 mvn_r1-r3 bfi_r0-r1_i_i	unk
mvn_r0-r1 and_r0-r0-r2 sub_r1-r0-r3 eor_r2-r1-r0	bic_r0-r2-r1 sub_r1-r0-r3 eor_r2-r1-r0
cmp_r0_i mov_ne_r1-r2 ror_r3-r3-r1 lsl_r1-r3-r0 and_r2-r1-r3_lsr_i bic_r1-r0-r2	mov_r1-r0
mov_r0-r1 bic_r2-r1-r0 bic_r0-r1-r3 orr_r1-r0-r2_ror_i add_r1-r2-r1	bic_r1-r1-r3
tst_r0_i and_ne_r1-r2-r0 bfi_r2-r1_i_i bic_r3-r2-r0	bfi_r2-r1_i_i bic_r3-r2-r0
tst_r0_i mvn_eq_r1-r2 and_r3-r0-r1 rsb_r1-r3-r1 rsb_r1-r1-r0	mvn_r1-r2 bic_r1-r1-r0 rsb_r1-r1-r0
cmp_r0_i mov_cc_r0_i bic_r1-r2-r0 bfi_r3-r3_i_i bic_r3-r1-r3	bic_r1-r2-r0 bfi_r3-r3_i_i bic_r3-r1-r3
rsb_r0-r1-r2 rsb_r2-r3-r0_lsr_i rsb_r1-r2-r1 mov_r3-r1	rsb_r0-r1-r2 rsb_r2-r1-r0_lsr_i sub_r3-r3-r2
cmp_r0-r1 mov_lt_r2-r0 mov_ge_r2-r0 mvn_r1-r2 mov_r3-r1	mvn_r3-r0
cmp_r0-r1 mov_cc_r1_i mov_cs_r1-r0 mvn_r2-r1	cmp_r0-r1 mvn_r2_i mvn_cs_r2-r0
cmp_r0_i mov_cc_r1-r0_asr_i mov_cs_r1_i bic_r0-r2-r1	bic_r0-r2_i
tst_r0-r1 eor_ne_r2-r3-r0 eor_eq_r2-r2-r3_lsl_i bic_r2-r2-r1 bfi_r3-r2_i_i	tst_r0-r1 eor_ne_r2-r3-r0 bic_r2-r2-r1 bfi_r3-r2_i_i
tst_r0-r1 mov_eq_r1-r0 mov_eq_r1-r2_asr_i asr_r3-r1-r2 bfi_r1-r3_i_i	tst_r1-r0 mov_eq_r1-r2_asr_i asr_r3-r1-r2 bfi_r1-r3_i_i
bic_r0-r1-r0 lsr_r2-r0-r3 bic_r2-r2-r0 orr_r2-r0-r2	bic_r0-r1-r0 lsr_r2-r0-r3 orr_r2-r0-r2
tst_r0_i mov_ne_r1-r2_asr_i mov_eq_r1-r0 mov_r0-r1 mov_r1-r0	mov_r1-r0
tst_r0-r1 mvn_ne_r0-r1 mov_r2-r0 bic_r0-r2-r3	tst_r0-r1 mvn_ne_r0-r1 bic_r0-r0-r3
add_r0-r1-r2 add_r2-r2-r0 mov_r1-r2 bfi_r3-r1_i_i	bfi_r3-r1_i_i ror_r2-r3_i
bfi_r0-r1_i_i mov_r1-r0 rsb_r1-r1-r0	mov_r1-r0 rsb_r1-r1-r0
cmp_r0-r1 sub_hi_r2-r1-r3_lsr_i mov_r0-r2 asr_r2-r0-r3	cmp_r0-r1 sub_hi_r2-r1-r3_lsr_i asr_r2-r2-r3
bic_r0-r1-r0 mvn_r1-r0 bfi_r0-r1_i_i mov_r1-r0	bic_r1-r1-r0 unk bfi_r1-r0_i_i
sub_r0-r1-r2 bic_r0-r1-r0 bfi_r0-r0_i_i orr_r2-r0-r1 asr_r0-r2-r2	sub_r0-r1-r2 bic_r0-r1-r0 mov_r2-r1 asr_r0-r2-r2
asr_r0-r0-r1 bfi_r2-r1_i_i rsb_r1-r0-r2_lsl_i mov_r2-r1	asr_r0-r0-r1 bfi_r2-r1_i_i rsb_r2-r0-r2_lsl_i
cmp_r0_i rsb_cc_r1-r0-r2_ror_i rsb_cs_r1-r1-r3_lsl_i bic_r2-r0-r1	rsb_r1-r1-r3_lsl_i bic_r2-r0-r1
sub_r0-r0-r1 mov_r2-r3 mvn_r1-r0 orr_r1-r1-r2	sub_r0-r0-r1 unk
mov_r0-r1 mvn_r1-r0 mvn_r2-r1	mvn_r1-r1 mvn_r2-r1
and_r0-r1-r2 mvn_r1-r0 bic_r3-r0-r1 sub_r2-r3-r2	and_r0-r1-r2 sub_r2-r0-r2
mov_r0-r1 mov_r2-r3 add_r1-r0-r2 and_r1-r1-r0	add_r0-r1-r3 and_r1-r1-r0
and_r0-r1-r2_ror_i mvn_r2-r0 bfi_r0-r2_i_i bfi_r0-r0_i_i	and_r0-r1-r2_ror_i mvn_r2-r0 bfi_r0-r2_i_i
tst_r0-r1 mvn_ne_r2-r1 mov_r0-r2 lsl_r2-r0-r0	tst_r0-r1 mvn_ne_r2-r1 lsl_r2-r2-r2
cmp_r0-r1 mov_ne_r2_i bic_r0-r2-r3 mov_r1-r0 bic_r3-r1-r0	eor_r3-r0-r0
mvn_r0-r1 add_r2-r1-r1 add_r1-r0-r1 lsr_r0-r2-r1 and_r3-r1-r0	eor_r3-r0-r0
tst_r0_i rsb_ne_r0-r0-r1 bfi_r0-r0_i_i bic_r1-r1-r0	tst_r0_i rsb_ne_r0-r0-r1 bic_r1-r1-r0
and_r0-r1-r2 rsb_r2-r0-r3_lsr_i mov_r3-r2	and_r0-r1-r2 rsb_r3-r0-r3_lsr_i
cmp_r0-r1 mvn_cs_r1-r0 add_r2-r3-r3_lsr_i sub_r2-r1-r2_ror_i bic_r0-r3-r2 bic_r0-r0-r3	rsb_r0-r3-r3
rsb_r0-r1-r2 mvn_r1-r2 and_r0-r1-r0 bfi_r3-r0_i_i	rsb_r0-r1-r2 bic_r0-r0-r2 bfi_r3-r0_i_i
tst_r0_i mov_eq_r0-r1 bfi_r2-r2_i_i asr_r0-r0-r2 mvn_r2-r0	bfi_r2-r2_i_i mov_r0-r1 asr_r0-r0-r2 mvn_r2-r0
sub_r0-r1-r2_ror_i orr_r3-r0-r1_asr_i orr_r3-r3-r0 mvn_r1-r3	sub_r0-r1-r2_ror_i orr_r3-r0-r1_asr_i mvn_r1-r3
cmp_r0-r1 mov_lt_r0_i mov_ge_r0_i bic_r0-r0-r1	mov_r0_i
ror_r0-r0-r1 bfi_r2-r0_i_i bfi_r0-r0_i_i eor_r1-r0-r2_asr_i	ror_r0-r0-r1 bfi_r0-r0_i_i eor_r1-r0-r2_asr_i
bic_r0-r1-r0 mvn_r2-r3 bic_r3-r0-r1 eor_r3-r1-r3 sub_r2-r3-r2	mvn_r2-r3 sub_r2-r1-r2
bic_r0-r1-r0 bfi_r1-r2_i_i eor_r3-r0-r1_lsr_i	bic_r0-r1-r0 eor_r3-r0-r1_lsr_i
tst_r0_i eor_ne_r1-r1-r0 eor_eq_r1-r1-r2 and_r2-r1-r0_lsl_i	orr_r0-r0-r0 eor_eq_r1-r1-r2 and_r2-r1-r0_lsl_i
tst_r0_i mvn_eq_r1-r2 mov_ne_r1-r3_asr_i eor_r1-r2-r1_lsr_i bfi_r3-r1_i_i	mvn_r1-r2 eor_r1-r2-r1_asr_i bfi_r3-r1_i_i
cmp_r0-r1 eor_ls_r2-r2-r0 eor_hi_r2-r0-r1 bic_r1-r3-r2 mov_r3-r1 eor_r1-r3-r0	cmp_r0-r1 eor_hi_r2-r0-r1 eor_ls_r2-r2-r0 bic_r1-r3-r2 eor_r1-r1-r0
bfi_r0-r1_i_i mov_r1-r0 bfi_r2-r1_i_i bfi_r2-r2_i_i	bfi_r2-r0_i_i bfi_r2-r2_i_i
bfi_r0-r0_i_i tst_r1-r2 mov_ne_r1-r0_ror_i bfi_r1-r1_i_i	tst_r1-r2 mov_ne_r1-r0_ror_i bfi_r1-r1_i_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2_lsl_i lsl_r1-r1-r1	tst_r0_i mov_r1-r2_lsl_i lsl_r1-r1-r1
and_r0-r1-r2_ror_i orr_r1-r0-r2 bic_r0-r1-r2 rsb_r0-r0-r3_lsr_i	and_r0-r1-r2_ror_i bic_r0-r0-r2 rsb_r0-r0-r3_lsr_i
tst_r0-r1 mvn_eq_r0-r2 bic_r1-r0-r3 bfi_r2-r2_i_i bic_r1-r1-r2 add_r0-r1-r2	tst_r0-r1 mvn_eq_r0-r2 bfi_r2-r2_i_i bic_r1-r0-r3 orr_r0-r1-r2
sub_r0-r1-r0 eor_r2-r2-r0 bfi_r1-r2_i_i bfi_r3-r1_i_i	sub_r0-r1-r0 rsb_r2-r0-r2 bic_r1-r2-r1_lsl_i bfi_r3-r1_i_i
tst_r0_i mov_ne_r1_i lsl_r0-r2-r1 eor_r2-r0-r2_lsr_i	lsl_r0-r2-r1 eor_r2-r0-r2_lsr_i
tst_r0_i mov_ne_r1_i bfi_r2-r1_i_i orr_r0-r2-r3 mov_r1-r0	bfi_r2-r1_i_i orr_r1-r2-r3
add_r0-r1-r2 eor_r0-r0-r1 bfi_r1-r0_i_i orr_r1-r0-r1_lsr_i bfi_r1-r1_i_i	add_r0-r1-r2 eor_r0-r0-r1 orr_r1-r0-r1_lsr_i bfi_r1-r1_i_i
mov_r0-r1 add_r2-r2-r0_ror_i mvn_r1-r2	add_r2-r2-r1_ror_i mvn_r1-r2
cmp_r0_i rsb_cc_r1-r2-r0 bic_r3-r3-r1 bic_r2-r0-r3	bic_r3-r3-r1 bic_r2-r0-r3
tst_r0_i rsb_ne_r1-r1-r2 rsb_eq_r1-r3-r0 bfi_r0-r1_i_i sub_r0-r3-r0_lsr_i	rsb_r1-r3-r0 bfi_r0-r1_i_i sub_r0-r3-r0_lsr_i
tst_r0_i mvn_eq_r1-r0 bic_r0-r1-r2 bfi_r3-r0_i_i	mvn_r1-r0 bic_r0-r1-r2 bfi_r3-r0_i_i
mov_r0-r1 tst_r0-r2 mvn_eq_r1-r2 eor_r1-r1-r2	tst_r1-r2 mvn_ge_r1-r2 eor_r1-r1-r2
bfi_r0-r1_i_i mvn_r2-r0 bfi_r3-r2_i_i orr_r0-r2-r3_asr_i	bfi_r0-r1_i_i mvn_r2-r0 orr_r0-r2-r3_asr_i
sub_r0-r0-r1 eor_r2-r2-r1 add_r3-r1-r0 ror_r0-r3-r2 add_r1-r0-r3	eor_r3-r1-r2 add_r1-r0-r0_ror-r3
cmp_r0-r1 and_eq_r2-r2-r1 mov_r1-r2 bic_r1-r2-r1	eor_r1-r2-r2
bfi_r0-r1_i_i bic_r2-r0-r1 add_r0-r2-r2 bfi_r2-r0_i_i bfi_r0-r2_i_i	bfi_r0-r1_i_i bic_r2-r0-r1 add_r0-r2-r2
add_r0-r1-r2 mov_r1-r0 bfi_r3-r1_i_i mov_r0-r3 bic_r1-r0-r1	add_r0-r1-r2 bfi_r3-r0_i_i bic_r1-r3-r0
mov_r0-r1 mvn_r2-r3 eor_r1-r2-r0 orr_r2-r1-r2_ror_i	mvn_r2-r3 eor_r1-r2-r1 orr_r2-r1-r2_ror_i
bfi_r0-r0_i_i sub_r1-r1-r0 mov_r0-r1 lsr_r2-r0-r0 mov_r1-r2	bfi_r0-r0_i_i rsb_r1-r0-r1 lsr_r1-r1-r1
bic_r0-r0-r1 mov_r2-r0 asr_r2-r1-r2 asr_r3-r1-r2 mov_r0-r3	bic_r0-r0-r1 asr_r2-r1-r0 asr_r0-r1-r2
eor_r0-r1-r2 rsb_r2-r3-r2_lsl_i mov_r3-r2 orr_r1-r0-r3_asr_i	eor_r0-r1-r2 rsb_r2-r3-r2_lsl_i orr_r1-r0-r2_asr_i
tst_r0_i and_ne_r1-r1-r0_lsr_i and_eq_r1-r2-r1 bfi_r1-r1_i_i bfi_r1-r1_i_i	tst_r0_i and_ne_r1-r1-r0_lsr_i and_eq_r1-r2-r1 bfi_r1-r1_i_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 rsb_r3-r1-r2	mvn_r2-r0 rsb_r3-r1-r2
tst_r0-r1 mov_ne_r0_i and_r2-r3-r0 bic_r1-r2-r3	bic_r1-r2-r2
bfi_r0-r1_i_i and_r1-r2-r0 mvn_r0-r2 bic_r3-r0-r1 bic_r0-r3-r1	mvn_r0-r2
bic_r0-r0-r1 rsb_r2-r2-r0 rsb_r2-r0-r2 bfi_r1-r2_i_i	rsb_r2-r2_i bfi_r1-r2_i_i
mvn_r0-r1 rsb_r2-r1-r3 and_r1-r0-r3 bic_r3-r0-r1 and_r2-r3-r2	mvn_r0-r1 rsb_r2-r1-r3 bic_r3-r0-r3 and_r2-r3-r2
sub_r0-r0-r1 orr_r2-r1-r2_lsl_i mvn_r3-r1 add_r1-r3-r2 bic_r2-r0-r1	sub_r0-r0-r1 orr_r2-r1-r2_lsl_i sub_r3-r1-r2 and_r2-r0-r3
mov_r0-r1 mvn_r2-r0 and_r3-r0-r1 asr_r0-r3-r2 and_r1-r0-r3_ror_i	mvn_r2-r1 asr_r0-r1-r2 and_r1-r0-r1_ror_i
bic_r0-r1-r0 bic_r1-r0-r1 sub_r0-r2-r1 lsr_r0-r3-r0	lsr_r0-r3-r2
orr_r0-r0-r1 lsl_r0-r2-r0 eor_r2-r1-r0 mov_r0-r2	orr_r0-r0-r1 lsl_r0-r2-r0 eor_r0-r1-r0
tst_r0_i mov_ne_r1_i lsl_r0-r1-r1 lsr_r0-r1-r0	lsl_r0-r1-r1 lsr_r0-r1-r0
mvn_r0-r1 and_r1-r2-r1 eor_r2-r1-r0 sub_r1-r2-r1	mvn_r1-r1
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 orr_r1-r1-r0_asr_i eor_r3-r3-r1 bfi_r2-r3_i_i eor_r3-r2-r0	mvn_r1-r0 orr_r1-r1-r0_lsr_i eor_r3-r3-r1 bfi_r2-r3_i_i eor_r3-r2-r0
tst_r0-r1 mvn_ne_r2-r1 mvn_ne_r2-r1 add_r1-r3-r2 bfi_r3-r1_i_i	tst_r0-r1 mvn_ne_r2-r1 add_r1-r3-r2 bfi_r3-r1_i_i
lsr_r0-r1-r2 mov_r1-r2 add_r0-r3-r0 rsb_r1-r0-r1_ror_i	lsr_r0-r1-r2 add_r0-r0-r3 rsb_r1-r0-r2_ror_i
tst_r0_i and_ne_r0-r1-r2 and_eq_r0-r2-r0 lsr_r2-r1-r1 bfi_r3-r3_i_i add_r1-r0-r3 add_r1-r1-r2_ror_i	and_r0-r2-r0 lsr_r2-r1-r1 bfi_r3-r3_i_i add_r1-r0-r3 add_r1-r1-r2_ror_i
cmp_r0-r1 eor_lt_r0-r0-r2 bic_r3-r0-r1 bic_r2-r3-r1	cmp_r0-r1 eor_lt_r0-r0-r2 bic_r2-r0-r1
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i mvn_r1-r2 asr_r3-r0-r1	asr_r3-r0_i
tst_r0_i mov_eq_r1-r0 mov_r2-r1 bic_r2-r1-r2	mov_r2_i
bfi_r0-r1_i_i bic_r2-r2-r0 add_r3-r2-r0 bic_r2-r0-r3	sub_r2-r2-r2
cmp_r0-r1 mov_ls_r0-r2 mov_hi_r0-r2 bfi_r1-r0_i_i	mov_r0-r2 bfi_r1-r0_i_i
bfi_r0-r0_i_i eor_r1-r0-r2 bic_r0-r2-r1 rsb_r0-r2-r0 lsr_r3-r1-r0	and_r1-r2-r0 rsb_r3-r2-r1 eor_r1-r0-r2 lsr_r3-r1-r3
bic_r0-r0-r1 bic_r2-r0-r1 add_r1-r0-r2 bfi_r3-r1_i_i	unk
orr_r0-r1-r2 rsb_r1-r0-r1_ror_i bfi_r1-r1_i_i bfi_r3-r1_i_i bfi_r2-r3_i_i	bfi_r2-r3_i_i lsl_r3-r3_i
mov_r0-r1 mvn_r2-r0 mov_r1-r2 mov_r0-r1	mvn_r0-r1
mov_r0-r1 and_r1-r0-r1 lsl_r2-r2-r1 bic_r1-r2-r3	lsl_r2-r2-r1 bic_r1-r2-r3
mov_r0-r1 sub_r0-r2-r0 eor_r1-r0-r3_lsl_i	sub_r0-r2-r1 eor_r1-r0-r3_lsl_i
sub_r0-r0-r1_asr_i add_r1-r1-r2 sub_r3-r2-r1 rsb_r3-r0-r3	sub_r0-r0-r1_asr_i sub_r3-r1-r1_lsl_i rsb_r3-r0-r3
lsl_r0-r1-r0 bic_r0-r0-r1 mvn_r2-r0 and_r3-r2-r0_lsl_i	asr_r0-r1_i rsb_r3-r0-r0
mvn_r0-r1 lsl_r1-r1-r0 mvn_r0-r1 mvn_r2-r1 and_r1-r2-r0	mvn_r2-r1 mvn_r1-r1_lsl-r2
ror_r0-r1-r1 mov_r1-r0 mvn_r2-r1	ror_r0-r1-r1 mvn_r2-r0
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r2 mvn_r3-r0 mov_r2-r3	ror_r2-r2_i sub_r3-r2_i mov_r2-r3
lsr_r0-r1-r2 mov_r2-r0 and_r3-r1-r2	lsr_r0-r1-r2 and_r3-r1-r0
cmp_r0-r1 eor_lt_r2-r0-r2_asr_i mov_r0-r2 mov_r1-r0	cmp_r0-r1 eor_lt_r2-r0-r2_asr_i mov_r1-r2
orr_r0-r1-r2 lsr_r2-r0-r0 mov_r1-r2 ror_r0-r1-r1	orr_r2-r1-r2 lsr_r0-r2-r2 ror_r0-r0-r0
lsl_r0-r1-r0 bic_r2-r3-r0 and_r0-r0-r2 mov_r2-r0	mov_r2_i
bfi_r0-r0_i_i ror_r1-r2-r0 bfi_r0-r0_i_i sub_r0-r1-r0	bfi_r0-r0_i_i ror_r1-r2-r0 sub_r0-r1-r0
orr_r0-r1-r2 orr_r0-r0-r2 eor_r3-r3-r2 bfi_r3-r3_i_i sub_r3-r3-r0	orr_r0-r1-r2 eor_r3-r3-r2 bfi_r3-r3_i_i sub_r3-r3-r0
tst_r0-r1 mov_ne_r1_i mvn_r2-r1 add_r0-r2-r2 bfi_r3-r0_i_i bfi_r0-r3_i_i	tst_r0-r1 mov_ne_r1_i mvn_r2-r1 add_r0-r2-r2 bfi_r0-r3_i_i
tst_r0_i mov_eq_r1-r2 eor_r0-r0-r1 eor_r1-r1-r0	and_r1-r0-r0
and_r0-r1-r0 bic_r1-r1-r2 and_r1-r0-r1	bic_r1-r1-r2 and_r1-r0-r1
cmp_r0-r1 mov_ls_r0_i bic_r2-r3-r0 bic_r3-r0-r2 eor_r3-r2-r3	cmp_r0-r1 orr_hi_r3-r0-r3
cmp_r0-r1 mov_ne_r2_i mov_eq_r2_i cmp_r1-r2 mov_eq_r2-r1 lsr_r2-r3-r2	cmp_r0-r1 mov_ne_r2_i mov_eq_r2_i cmp_r1-r2 lsr_r2-r3-r2
tst_r0-r1 and_ne_r2-r0-r3 and_eq_r2-r3-r0 mvn_r1-r2	and_r2-r0-r3 mvn_r1-r2
tst_r0_i rsb_eq_r1-r1-r2_ror_i mov_r3-r1 orr_r0-r1-r3 mvn_r2-r0	tst_r0_i mvn_r3-r1 rsb_eq_r1-r1-r2_ror_i mvn_r2-r1
tst_r0-r1 and_eq_r1-r0-r2_asr_i mov_eq_r1_i eor_r3-r1-r2 orr_r3-r1-r3	tst_r0-r1 and_eq_r1-r0-r2_asr_i orr_r3-r1-r2 rsb_ls_r3-r2-r2_lsl_i
orr_r0-r1-r2_lsr_i tst_r0_i mov_eq_r0_i rsb_r0-r2-r0_lsl_i	mov_r0_i rsb_r0-r2-r0_lsl_i
bic_r0-r1-r0 ror_r1-r0-r1 mvn_r2-r1 bic_r3-r2-r1	ror_r2-r0-r1 unk
tst_r0_i mov_ne_r1_i mov_eq_r1_i mvn_r2-r3 rsb_r2-r1-r2	mvn_r2-r3
bic_r0-r1-r2 rsb_r3-r0-r2_asr_i and_r1-r0-r3 add_r0-r1-r1 bic_r2-r1-r0	bic_r0-r1-r2 rsb_r3-r0-r2_asr_i and_r1-r0-r3 bic_r2-r1-r1_lsl_i
bic_r0-r1-r2 add_r1-r0-r2 bfi_r2-r1_i_i orr_r2-r1-r2	orr_r1-r1-r2 bfi_r2-r1_i_i orr_r2-r1-r2
bfi_r0-r1_i_i bic_r1-r2-r0 eor_r0-r0-r1	bfi_r0-r1_i_i orr_r0-r0-r2
eor_r0-r1-r0_lsr_i orr_r2-r1-r0 bic_r3-r0-r2 mov_r0-r3	rsb_r0-r0-r0
mvn_r0-r1 bfi_r0-r0_i_i eor_r1-r1-r0	mvn_r0-r1 eor_r1-r1-r0
sub_r0-r1-r2 ror_r1-r1-r2 rsb_r3-r1-r2_lsl_i add_r1-r1-r3 lsl_r3-r0-r1	sub_r0-r1-r2 rsb_r3-r1-r2_lsl_i add_r1-r1-r3 lsr_r3-r0-r1
lsr_r0-r1-r2 bfi_r1-r0_i_i mov_r2-r1 and_r0-r3-r2 mov_r3-r0	lsr_r0-r1-r2 bfi_r1-r0_i_i and_r0-r3-r1 mov_r3-r0
lsl_r0-r1-r2 tst_r1_i mvn_eq_r1-r0 bfi_r2-r1_i_i	lsl_r0-r1-r2 mvn_r1-r0 bfi_r2-r1_i_i
tst_r0_i rsb_ne_r1-r0-r2 bic_r1-r1-r2 eor_r2-r1-r2 bfi_r0-r2_i_i	orr_r2-r1-r2 bfi_r0-r2_i_i
sub_r0-r0-r1 bfi_r2-r3_i_i orr_r3-r2-r0 bfi_r0-r3_i_i	sub_r0-r0-r1 orr_r3-r2-r0 bfi_r0-r3_i_i
cmp_r0-r1 mov_hi_r0-r2 lsr_r1-r0-r3 bfi_r1-r1_i_i	cmp_r0-r1 mov_hi_r0-r2 lsr_r1-r0-r3
tst_r0_i mov_eq_r1-r2 ror_r3-r1-r3 mvn_r0-r3 bic_r0-r0-r3 bfi_r3-r0_i_i	tst_r0_i mov_eq_r1-r2 ror_r3-r1-r3 mvn_r0-r3 bfi_r3-r0_i_i
bfi_r0-r1_i_i bfi_r2-r1_i_i bic_r1-r0-r2 eor_r0-r1-r0	and_r0-r0-r2 bfi_r0-r1_i_i
tst_r0-r1 mov_ne_r1-r0 orr_r2-r3-r1 orr_r3-r1-r2	tst_r0-r1 mov_ne_r1-r0 orr_r3-r1-r3
bfi_r0-r0_i_i bfi_r1-r0_i_i sub_r1-r2-r1 orr_r2-r2-r1	bfi_r1-r0_i_i sub_r1-r2-r1 orr_r2-r2-r1
bic_r0-r0-r1 tst_r1_i eor_eq_r1-r2-r0 bic_r3-r0-r1	bic_r0-r0-r1 eor_r1-r2-r0 bic_r3-r0-r1
tst_r0_i sub_eq_r0-r1-r0 bfi_r2-r0_i_i rsb_r2-r2-r1 bfi_r1-r2_i_i	rsb_r2-r2-r1 bfi_r1-r2_i_i
rsb_r0-r0-r1_asr_i asr_r1-r1-r1 mov_r2-r0 eor_r3-r1-r2 mvn_r0-r3	rsb_r0-r0-r1_asr_i asr_r1-r1-r1 eor_r3-r1-r0 mvn_r0-r3
cmp_r0_i sub_ne_r1-r1-r0 sub_eq_r1-r1-r0 bfi_r2-r2_i_i lsl_r1-r1-r2 mov_r0-r1	sub_r1-r1-r0 bfi_r2-r2_i_i lsl_r0-r1-r2
cmp_r0_i mov_ge_r1-r0 bfi_r2-r1_i_i mov_r1-r2 rsb_r2-r2-r1 ror_r1-r2-r2	mov_r1_i
tst_r0_i mov_ne_r1_i mov_eq_r1_i bfi_r0-r1_i_i rsb_r2-r1-r0	mov_r1-r0_asr_i add_r2-r1-r1
bfi_r0-r1_i_i rsb_r2-r0-r3 mvn_r0-r2 eor_r0-r0-r3_asr_i bfi_r1-r0_i_i	sub_r2-r0-r3 mvn_r0-r2 eor_r0-r0-r3_ror_i bfi_r1-r0_i_i
tst_r0-r1 eor_ne_r0-r2-r3 mov_r1-r0 bfi_r2-r1_i_i sub_r2-r1-r2_lsl_i	tst_r1-r0 eor_ne_r0-r2-r3 sub_r2-r0-r2_lsl_i
bfi_r0-r1_i_i and_r1-r1-r0 mov_r0-r2 bfi_r1-r1_i_i bic_r1-r0-r1	bfi_r0-r1_i_i and_r1-r0-r1 bic_r1-r2-r1
tst_r0_i orr_ne_r1-r2-r0 tst_r2-r3 mov_ne_r3_i add_r2-r1-r3_ror_i	tst_r2-r3 mov_ne_r3_i add_r2-r1-r3_ror_i
and_r0-r1-r2 bic_r0-r3-r0 mov_r1-r0 mvn_r2-r1	and_r0-r1-r2 unk
tst_r0-r1 mvn_ne_r2-r0 add_r3-r3-r3 and_r3-r3-r2_lsr_i	mov_r3_i
tst_r0-r1 mov_eq_r2-r3 asr_r3-r2-r1 mov_r0-r3 lsl_r2-r2-r0	tst_r0-r1 mov_eq_r2-r3 asr_r3-r2-r1 lsl_r2-r2-r3
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i mvn_r0-r2 eor_r1-r0-r2 bic_r1-r2-r1	mov_r1_i
cmp_r0_i mov_ge_r1_i mov_ge_r1_i mov_r0-r1 mov_r1-r0 mov_r2-r0 add_r1-r2-r1_ror_i	cmp_r0_i mov_ge_r1_i add_r1-r1-r1_ror_i
tst_r0_i mov_ne_r1-r2 bfi_r1-r1_i_i lsl_r1-r0-r1	bfi_r1-r1_i_i lsl_r1-r0-r1
add_r0-r1-r2 bfi_r1-r2_i_i add_r1-r1-r0_lsr_i mvn_r3-r1 mov_r2-r3	add_r0-r1-r2 bfi_r1-r2_i_i add_r1-r1-r0_lsr_i mvn_r2-r1
tst_r0_i mov_eq_r1-r0 eor_r1-r2-r1_lsl_i and_r1-r1-r3_lsl_i bfi_r3-r1_i_i	add_r1-r2-r2_lsr-r2 and_r1-r1-r3_lsl_i bfi_r3-r1_i_i
ror_r0-r0-r1 bfi_r2-r0_i_i bfi_r2-r2_i_i orr_r0-r0-r2_lsl_i	ror_r0-r0-r1 unk orr_r0-r0-r0_lsl_i
bic_r0-r1-r2 mvn_r3-r0 eor_r1-r0-r3	unk
cmp_r0_i rsb_lt_r1-r2-r0 mov_r0-r3 sub_r1-r0-r1	cmp_r0_i rsb_lt_r1-r2-r0 sub_r1-r3-r1
asr_r0-r1-r2 eor_r1-r3-r1 orr_r1-r1-r3 and_r2-r1-r0_lsr_i	asr_r0-r1-r2 orr_r1-r3-r1 and_r2-r1-r0_lsr_i
bic_r0-r1-r2 ror_r2-r3-r0 bic_r3-r2-r1 mvn_r0-r3 bic_r3-r0-r3	bic_r0-r1-r2 ror_r2-r3-r0 unk
tst_r0-r1 orr_eq_r0-r2-r3_lsr_i mvn_eq_r0-r1 sub_r2-r3-r2 eor_r0-r2-r0 bfi_r1-r0_i_i	tst_r0-r1 mvn_eq_r0-r1 sub_r2-r3-r2 eor_r0-r2-r0 bfi_r1-r0_i_i
bic_r0-r0-r1 bic_r0-r2-r0 orr_r0-r0-r2	and_r0-r2-r2
tst_r0-r1 rsb_eq_r1-r2-r1 bfi_r0-r0_i_i orr_r2-r0-r1 rsb_r0-r2-r3 eor_r1-r0-r3	tst_r0-r1 rsb_eq_r1-r2-r1 orr_r2-r0-r1 rsb_r0-r2-r3 eor_r1-r0-r3
eor_r0-r1-r2 asr_r3-r2-r3 bic_r1-r3-r0 mvn_r2-r1	eor_r0-r1-r2 asr_r3-r2-r3 unk
mvn_r0-r1 rsb_r2-r2-r0 mov_r0-r2 orr_r0-r2-r0_lsr_i	mvn_r0-r1 rsb_r2-r2-r0 orr_r0-r2-r2_lsr_i
tst_r0-r1 sub_ne_r1-r2-r1_ror_i sub_eq_r1-r1-r2 bfi_r1-r1_i_i and_r3-r2-r1_asr_i	tst_r1-r0 sub_ls_r1-r1-r2 sub_ne_r1-r2-r1_ror_i and_r3-r2-r1_asr_i
orr_r0-r1-r2 orr_r0-r0-r1 bic_r2-r0-r3	orr_r0-r1-r2 bic_r2-r0-r3
lsl_r0-r0-r1 tst_r0_i mov_ne_r1-r2_lsl_i bic_r0-r1-r0	lsl_r0-r0-r1 bic_r0-r1-r0
cmp_r0_i mov_ge_r1-r2_ror_i orr_r3-r3-r1 sub_r1-r3-r1	cmp_r0_i mov_ge_r1-r2_ror_i bic_r1-r3-r1
and_r0-r1-r2 bic_r1-r0-r2 ror_r0-r1-r0 lsl_r1-r0-r0	bic_r1-r0-r0
bfi_r0-r1_i_i sub_r0-r0-r1 mvn_r2-r1 and_r2-r2-r0 bic_r0-r3-r2	bfi_r0-r1_i_i sub_r0-r0-r1 bic_r2-r0-r1 bic_r0-r3-r2
bic_r0-r1-r2 lsl_r3-r0-r0 lsl_r3-r2-r3 mov_r0-r3 bic_r0-r0-r3	bic_r0-r0-r0
tst_r0_i and_eq_r1-r1-r2 bic_r3-r2-r1 bic_r3-r3-r2 eor_r1-r3-r2	orr_r1-r2-r2
tst_r0_i and_ne_r1-r0-r1 mov_ne_r1_i rsb_r0-r1-r2 lsr_r0-r0-r3 asr_r3-r3-r0 mvn_r1-r3	rsb_r0-r1-r2 lsr_r0-r0-r3 asr_r3-r3-r0 mvn_r1-r3
cmp_r0-r1 sub_cc_r2-r3-r2 sub_cs_r2-r2-r0_lsl_i bfi_r1-r1_i_i ror_r2-r2-r3 eor_r0-r1-r2_lsr_i	cmp_r0-r1 sub_cc_r2-r3-r2 sub_cs_r2-r2-r0_lsl_i ror_r2-r2-r3 eor_r0-r1-r2_lsr_i
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2 bic_r3-r1-r0	bic_r3-r2-r0
cmp_r0-r1 mvn_cs_r0-r2 mov_cs_r0_i bfi_r2-r0_i_i	cmp_r0-r1 mov_cs_r0_i bfi_r2-r0_i_i
bic_r0-r1-r2 orr_r3-r0-r3 bfi_r1-r3_i_i sub_r2-r0-r1 sub_r2-r1-r2	bic_r0-r1-r2 orr_r3-r0-r3 bfi_r1-r3_i_i rsb_r2-r0-r1_lsl_i
bfi_r0-r1_i_i rsb_r2-r1-r0 mvn_r1-r2 bfi_r1-r1_i_i mvn_r3-r1	bfi_r0-r1_i_i rsb_r3-r1-r0
cmp_r0-r1 mov_ls_r2_i bfi_r2-r2_i_i mvn_r1-r2	cmp_r0-r1 mov_ls_r2_i mvn_r1-r2
tst_r0_i mov_eq_r1-r0 mov_ne_r1-r0 and_r2-r1-r3 and_r0-r2-r1_asr_i	mov_r1-r0 and_r2-r1-r3 and_r0-r2-r1_asr_i
asr_r0-r0-r1 add_r2-r1-r0 bic_r3-r3-r2 mov_r2-r1 rsb_r3-r2-r3	asr_r0-r0-r1 add_r2-r1-r0 bic_r3-r3-r2 rsb_r3-r1-r3
sub_r0-r1-r0 add_r2-r0-r0 mvn_r0-r2 eor_r0-r0-r2 bfi_r0-r0_i_i	mvn_r0_i
cmp_r0_i mvn_lt_r1-r2 orr_r0-r1-r3 orr_r2-r0-r3	cmp_r0_i mvn_lt_r1-r2 orr_r2-r3-r1
add_r0-r1-r2 mvn_r3-r1 and_r1-r0-r3 mvn_r2-r0 add_r1-r1-r2	add_r0-r1-r2 bic_r1-r0-r1 mvn_r2-r0 add_r1-r1-r2
rsb_r0-r1-r2 bic_r2-r0-r3 bic_r1-r2-r3	rsb_r0-r1-r2 bic_r1-r0-r3
tst_r0-r1 mov_ne_r2-r0_ror_i bfi_r2-r2_i_i orr_r0-r2-r0	tst_r0-r1 mov_ne_r2-r0_ror_i orr_r0-r2-r0
mvn_r0-r1 mvn_r1-r0 rsb_r0-r1-r0	mvn_r0-r1 rsb_r0-r1-r0
tst_r0-r1 mov_ne_r1_i add_r2-r1-r2 lsr_r1-r2-r0	tst_r0-r1 add_ls_r2-r1-r2 lsr_r1-r2-r0
tst_r0-r1 rsb_ne_r2-r3-r0_lsr_i bfi_r1-r2_i_i bfi_r0-r1_i_i	rsb_r2-r3-r0_lsr_i bfi_r1-r2_i_i bfi_r0-r1_i_i
tst_r0_i mov_ne_r1-r0_lsl_i bfi_r1-r1_i_i	bfi_r1-r1_i_i
cmp_r0_i mov_lt_r0_i bfi_r1-r0_i_i bic_r1-r2-r1 sub_r1-r2-r1_asr_i	bic_r1-r2-r1_asr_i sub_r1-r2-r1_asr_i
bic_r0-r1-r2 mov_r2-r0 mvn_r3-r1 bic_r0-r3-r2	mvn_r0-r1
and_r0-r1-r2_lsr_i and_r1-r1-r0 bic_r1-r0-r1 bic_r1-r3-r1	orr_r1-r3-r3
bic_r0-r1-r2 bic_r0-r1-r0 bfi_r1-r1_i_i add_r2-r1-r0_ror_i	and_r0-r1-r2 bfi_r1-r1_i_i add_r2-r1-r0_ror_i
bic_r0-r0-r1 and_r2-r0-r1 eor_r0-r2-r0	bic_r0-r0-r1
rsb_r0-r0-r1 add_r2-r0-r0 bfi_r3-r2_i_i eor_r3-r2-r3 mov_r2-r3	rsb_r0-r0-r1 unk lsl_r2-r0_i eor_r2-r2-r3
tst_r0_i mov_eq_r1_i mov_ne_r1_i and_r0-r1-r2 bic_r3-r0-r1	eor_r3-r0-r0
mvn_r0-r1 lsl_r1-r2-r0 mvn_r0-r1 mov_r3-r0 ror_r0-r0-r3	mvn_r0-r1 lsl_r1-r2-r0 mvn_r0-r1 ror_r0-r0-r0
tst_r0-r1 orr_ne_r2-r0-r3 mvn_r0-r2 orr_r2-r0-r2	mvn_r2_i
tst_r0-r1 and_ne_r0-r2-r0 and_r3-r0-r1 and_r0-r3-r1	and_r0-r2-r0 and_r0-r0-r1
tst_r0-r1 rsb_eq_r0-r2-r1 sub_r3-r3-r2_asr_i bic_r1-r0-r3 bic_r2-r3-r1	sub_r2-r3-r2_asr_i
tst_r0-r1 mov_ne_r0_i mov_eq_r0-r2 rsb_r1-r2-r0	tst_r0-r1 rsb_ne_r1-r2_i mov_ls_r1_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 bic_r2-r0-r2	mvn_r2-r2
eor_r0-r1-r2 sub_r1-r3-r1 mov_r2-r0 sub_r0-r1-r2	eor_r0-r1-r2 sub_r1-r3-r1 sub_r0-r1-r0
sub_r0-r1-r2 mov_r1-r0 bfi_r2-r1_i_i	sub_r0-r1-r2 bfi_r2-r0_i_i
eor_r0-r1-r0_lsr_i eor_r2-r2-r3_ror_i bic_r0-r2-r0 mov_r2-r0 sub_r1-r0-r2	rsb_r1-r2-r2
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 bic_r2-r3-r1	and_r2-r2-r3
rsb_r0-r1-r2 cmp_r0_i mov_cc_r3-r1 asr_r1-r0-r3	rsb_r0-r1-r2 asr_r1-r0-r3
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 eor_r0-r1-r2_lsr_i bfi_r0-r0_i_i bfi_r3-r0_i_i	mvn_r2-r0 eor_r0-r1-r2_lsr_i bfi_r0-r0_i_i bfi_r3-r0_i_i
bic_r0-r0-r1 asr_r0-r2-r0 orr_r1-r1-r0_ror_i bfi_r1-r1_i_i	bic_r0-r0-r1 asr_r0-r2-r0 orr_r1-r1-r0_ror_i
rsb_r0-r1-r2 add_r3-r2-r0 asr_r3-r3-r1 sub_r1-r1-r3 mov_r3-r1	rsb_r0-r1-r2 add_r3-r2-r0 asr_r3-r3-r1 sub_r3-r1-r3
tst_r0-r1 sub_eq_r0-r2-r1_asr_i eor_eq_r0-r2-r3_ror_i mov_r3-r0	tst_r0-r1 eor_eq_r0-r2-r3_ror_i mov_r3-r0
add_r0-r1-r2 tst_r0-r3 mvn_eq_r2-r0 mvn_r0-r2	add_r0-r1-r2 tst_r0-r3 mvn_ne_r0-r2
tst_r0-r1 mov_eq_r1-r0 eor_eq_r1-r2-r0_ror_i bic_r3-r1-r2	tst_r0-r1 eor_eq_r1-r2-r0_ror_i bic_r3-r1-r2
add_r0-r1-r1 bfi_r2-r1_i_i orr_r0-r2-r0 and_r2-r2-r0	add_r0-r1-r1 bfi_r2-r1_i_i
mov_r0-r1 cmp_r0-r2 mov_ge_r0-r2_lsl_i bic_r3-r0-r2	cmp_r1-r2 mov_ge_r1-r2_lsl_i bic_r3-r1-r2
ror_r0-r0-r1 sub_r0-r0-r2_lsl_i mov_r3-r2 bic_r2-r3-r0	ror_r0-r0-r1 sub_r0-r0-r2_lsl_i bic_r2-r2-r0
and_r0-r0-r1 mov_r1-r2 bic_r0-r0-r1 orr_r0-r0-r2	and_r0-r0-r1 orr_r0-r0-r2
tst_r0-r1 mov_ne_r1-r0_lsr_i mvn_r2-r3 bic_r0-r2-r3 eor_r0-r0-r1_ror_i bfi_r0-r0_i_i	tst_r0-r1 mov_ne_r1-r0_lsr_i mvn_r2-r3 eor_r0-r2-r1_ror_i bfi_r0-r0_i_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 mov_r2-r1 lsl_r1-r3-r2	mvn_r1-r0 lsl_r1-r3-r1
orr_r0-r1-r2 bfi_r3-r3_i_i eor_r2-r0-r3 rsb_r1-r0-r2 eor_r2-r0-r1_lsl_i	orr_r0-r1-r2 add_r2-r0-r3_lsl_i
add_r0-r1-r2 bfi_r2-r3_i_i bfi_r2-r2_i_i orr_r2-r2-r0_ror_i add_r2-r0-r2_lsl_i	add_r0-r1-r2 bfi_r2-r3_i_i orr_r2-r2-r0_ror_i add_r2-r0-r2_lsl_i
tst_r0-r1 and_ne_r2-r3-r2 and_eq_r2-r3-r2 orr_r3-r3-r1 rsb_r0-r0-r3 rsb_r0-r0-r2_asr_i bfi_r3-r0_i_i	tst_r0-r1 and_r2-r2-r3 orr_r3-r3-r1 rsb_r0-r0-r3 rsb_r0-r0-r2_asr_i bfi_r3-r0_i_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 mvn_r1-r2 bfi_r0-r1_i_i	mvn_r2-r0 bfi_r0-r0_i_i
add_r0-r1-r0_asr_i bic_r2-r2-r0 mvn_r3-r2 and_r1-r0-r3 orr_r3-r0-r1	add_r0-r1-r0_asr_i orr_r3-r0-r0
mov_r0-r1 mvn_r1-r0 orr_r0-r0-r1_ror_i mov_r2-r0 bic_r3-r2-r1	mov_r3-r1
bic_r0-r1-r2 and_r0-r1-r0 sub_r2-r2-r0 bic_r1-r1-r2	bic_r0-r1-r2 sub_r2-r2-r0 bic_r1-r1-r2
tst_r0-r1 orr_eq_r1-r2-r1 bic_r0-r1-r2 and_r3-r1-r0 rsb_r3-r0-r3 asr_r0-r3-r3	mov_r0_i
tst_r0_i mov_eq_r1-r0_lsr_i and_ne_r1-r1-r2 rsb_r2-r3-r1	rsb_r2-r3-r0_lsr_i
tst_r0-r1 add_eq_r0-r2-r2 mvn_eq_r0-r2 orr_r1-r0-r2_asr_i rsb_r1-r0-r1 mvn_r2-r1	tst_r0-r1 mvn_cs_r0-r2 orr_r1-r0-r2_asr_i rsb_r1-r0-r1 mvn_r2-r1
tst_r0_i mvn_ne_r1-r2 mvn_r2-r1 sub_r0-r2-r1_lsr_i	mvn_r2-r1 sub_r0-r2-r1_lsr_i
lsl_r0-r1-r0 lsl_r1-r2-r0 add_r0-r1-r0 mov_r2-r0	lsl_r0-r1-r0 lsl_r1-r2-r0 add_r2-r0-r1
bic_r0-r1-r2 cmp_r3-r0 mov_lt_r3_i bfi_r3-r3_i_i	bic_r0-r1-r2 cmp_r3-r0 mov_lt_r3_i
and_r0-r1-r0_ror_i lsl_r2-r2-r2 bfi_r0-r0_i_i bic_r2-r2-r0 add_r2-r2-r3_ror_i	and_r0-r1-r0_ror_i lsl_r2-r2-r2 bic_r2-r2-r0 add_r2-r2-r3_ror_i
tst_r0-r1 sub_eq_r2-r1-r2_ror_i eor_r0-r2-r3 eor_r1-r2-r0	rsb_r1-r3-r3_lsl_i
orr_r0-r0-r1 eor_r0-r0-r1 mov_r2-r0	bic_r2-r0-r1
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r0 orr_r2-r2-r0 bic_r0-r0-r2	mov_r0_i
orr_r0-r0-r1_asr_i rsb_r2-r2-r0 rsb_r2-r3-r2 rsb_r3-r3-r2	orr_r0-r0-r1_asr_i rsb_r2-r2-r0 sub_r3-r2-r3_lsl_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 mvn_r2-r1 mov_r1-r2 mov_r0-r1	add_r0-r2_i
sub_r0-r1-r2_lsr_i rsb_r2-r0-r1 add_r3-r2-r3 mvn_r1-r3 mvn_r3-r1	sub_r0-r1-r2_lsr_i rsb_r2-r0-r1 add_r3-r2-r3 add_r3-r3_i
tst_r0_i mov_ne_r1-r2_lsr_i mov_eq_r1_i mvn_r2-r1 orr_r1-r0-r2	mvn_r1_i
rsb_r0-r1-r0_lsl_i orr_r1-r2-r0 eor_r3-r1-r0 orr_r3-r0-r3 bfi_r1-r3_i_i	rsb_r0-r1-r0_lsl_i orr_r1-r2-r0
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 lsr_r2-r0-r0 bic_r0-r2-r0 mvn_r2-r0	mvn_r0-r1 unk
bfi_r0-r0_i_i bic_r1-r0-r2 add_r1-r1-r1 asr_r0-r2-r1 mvn_r2-r0	bic_r1-r0-r2 add_r1-r1-r1 asr_r0-r2-r1 mvn_r2-r0
add_r0-r0-r1 mvn_r2-r0 mvn_r0-r2 eor_r2-r0-r1	add_r0-r0-r1 eor_r2-r0-r1
cmp_r0_i mov_ls_r0_i mov_r1-r0 bfi_r2-r1_i_i bfi_r1-r2_i_i bfi_r0-r1_i_i	cmp_r0_i mov_ls_r0_i
mov_r0-r1 ror_r2-r2-r2 lsr_r0-r0-r3 ror_r3-r2-r0	lsr_r1-r1-r3 ror_r3-r2-r2 ror_r3-r3-r1
orr_r0-r1-r0_asr_i rsb_r2-r0-r2_asr_i orr_r1-r2-r0 bfi_r0-r1_i_i bfi_r2-r0_i_i	orr_r0-r1-r0_asr_i rsb_r2-r0-r2_asr_i orr_r1-r2-r0 bfi_r2-r0_i_i and_r2-r1-r2
bfi_r0-r0_i_i add_r1-r1-r0 mvn_r2-r1 mvn_r3-r2 bfi_r2-r3_i_i	bfi_r0-r0_i_i add_r1-r1-r0 mvn_r2-r1 bfi_r2-r1_i_i
mov_r0-r1 ror_r0-r0-r0 orr_r0-r0-r2 mov_r3-r0	ror_r0-r1-r1 orr_r3-r0-r2
orr_r0-r1-r2 mvn_r2-r0 eor_r0-r0-r2 bfi_r0-r0_i_i	mvn_r2-r0 unk
tst_r0_i mov_eq_r1-r2 eor_r2-r3-r1 eor_r1-r0-r2 mov_r2-r1	bic_r1-r2_i eor_r2-r3-r1 eor_r2-r0-r2
cmp_r0_i and_ls_r1-r1-r2 and_hi_r1-r1-r0 bic_r3-r3-r1 add_r2-r3-r1	cmp_r0_i and_hi_r1-r1-r0 and_ls_r1-r1-r2 orr_r2-r3-r1
tst_r0_i mov_ne_r1-r2 mov_eq_r1_i orr_r2-r0-r1_lsr_i mvn_r0-r2	mvn_r0-r0
sub_r0-r1-r2 eor_r3-r3-r0_lsl_i bfi_r1-r3_i_i lsr_r1-r1-r1	rsb_r0-r1-r2 bfi_r1-r3_i_i lsr_r1-r1-r1
mov_r0-r1 lsr_r2-r1-r3 sub_r0-r0-r2 rsb_r3-r3-r0	lsr_r2-r1-r3 sub_r0-r1-r2 rsb_r3-r3-r0
mov_r0-r1 bic_r2-r0-r2 mov_r0-r3 asr_r1-r0-r0 bic_r3-r2-r1	bic_r2-r1-r2 asr_r1-r3-r3 bic_r3-r2-r1
cmp_r0_i sub_lt_r1-r1-r0 mvn_r2-r1 mvn_r1-r2	cmp_r0_i sub_lt_r1-r1-r0 mvn_r2-r1
cmp_r0-r1 add_lt_r1-r2-r3 add_ge_r1-r3-r2 mov_r0-r1 rsb_r1-r0-r1_lsr_i bfi_r1-r1_i_i	add_r1-r2-r3 rsb_r1-r1-r1_lsr_i bfi_r1-r1_i_i
eor_r0-r1-r0 bic_r1-r0-r2 bic_r3-r1-r0 and_r1-r3-r2 orr_r2-r3-r1	mov_r2_i
cmp_r0-r1 mvn_cs_r1-r2 lsr_r2-r3-r1 bic_r0-r1-r2 bic_r2-r0-r1 mov_r3-r2	mov_r3_i
tst_r0_i mvn_ne_r1-r2 rsb_r3-r1-r0_lsl_i and_r3-r0-r3 ror_r0-r0-r3 mov_r2-r0	rsb_r3-r1-r0_lsl_i and_r2-r0-r3 ror_r2-r0-r2
cmp_r0_i eor_ge_r1-r2-r1_ror_i rsb_cc_r1-r1-r0 rsb_r0-r3-r1_lsl_i asr_r1-r0-r3 add_r2-r1-r0	cmp_r0_i eor_ge_r1-r2-r1_ror_i rsb_r0-r3-r1_lsl_i asr_r1-r0-r3 add_r2-r1-r0
bic_r0-r1-r2 orr_r2-r1-r0 eor_r2-r2-r1 and_r1-r2-r0_asr_i bic_r1-r1-r3	mov_r1_i
bic_r0-r0-r1 sub_r1-r2-r0 mov_r3-r1 lsr_r3-r3-r1	bic_r0-r0-r1 sub_r1-r2-r0 lsr_r3-r1-r1
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 and_r2-r1-r3	bic_r2-r3-r0
tst_r0_i mvn_ne_r1-r0 bic_r2-r1-r2 bfi_r0-r2_i_i	bic_r2-r1-r2 bfi_r0-r2_i_i
tst_r0-r1 mvn_ne_r0-r2 mov_r3-r0 add_r1-r1-r3_asr_i	tst_r0-r1 mvn_ne_r0-r2 add_r1-r1-r0_asr_i
tst_r0-r1 mov_ne_r0-r2 mov_r3-r0 mvn_r0-r3	tst_r0-r1 mov_ne_r0-r2 mvn_r0-r0
mov_r0-r1 mvn_r2-r0 mov_r1-r2 add_r2-r0-r1 sub_r2-r2-r0	mvn_r2-r1
orr_r0-r1-r2 mov_r3-r0 asr_r1-r3-r2 bfi_r3-r0_i_i eor_r2-r1-r3	orr_r3-r1-r2 asr_r1-r3-r2 eor_r2-r3-r3_asr-r2
tst_r0-r1 orr_ne_r0-r2-r0 bic_r0-r3-r0 orr_r2-r0-r2	bic_r0-r3-r0 orr_r2-r0-r2
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0-r2 rsb_r2-r1-r3 bic_r3-r0-r2 rsb_r1-r3-r2_lsl_i add_r1-r1-r2	and_r0-r2-r2 rsb_r2-r1-r3 bic_r3-r0-r2 rsb_r1-r3-r2_lsl_i add_r1-r1-r2
tst_r0-r1 eor_ne_r2-r3-r0 and_ne_r2-r1-r2 orr_r0-r1-r2	tst_r0-r1 and_ne_r2-r1-r2 orr_r0-r1-r2
ror_r0-r1-r1 bic_r2-r2-r0 mvn_r0-r2 mov_r1-r0	ror_r0-r1-r1 unk mov_r1-r0
tst_r0-r1 mov_eq_r0-r1 orr_r2-r1-r0 bic_r3-r0-r2 mov_r1-r3 mov_r2-r1	mov_r2_i
cmp_r0-r1 mvn_ls_r2-r1 mvn_hi_r2-r3 lsl_r1-r2-r2 add_r0-r1-r2 sub_r3-r0-r1 bfi_r2-r3_i_i	cmp_r0-r1 mvn_ls_r2-r1 mvn_hi_r2-r3 lsl_r1-r2-r2 add_r0-r1-r2 sub_r3-r0-r1
bfi_r0-r0_i_i cmp_r0-r1 mvn_eq_r2-r1 mvn_r1-r2	bfi_r0-r0_i_i cmp_r0-r1 mvn_ne_r1-r2
eor_r0-r0-r1 mov_r2-r0 bic_r3-r1-r2	eor_r0-r0-r1 bic_r3-r1-r0
bic_r0-r1-r2 bfi_r0-r0_i_i bic_r3-r0-r2 lsr_r2-r3-r2	bic_r3-r1-r2 lsr_r2-r3-r2
eor_r0-r1-r2 mvn_r1-r0 bic_r0-r1-r0 ror_r3-r1-r0	eor_r0-r1-r2 mvn_r1-r0 ror_r3-r1-r1
lsl_r0-r1-r1 bic_r2-r0-r1 mov_r0-r2 rsb_r1-r1-r0	lsl_r0-r1-r1 bic_r2-r0-r1 rsb_r1-r1-r2
eor_r0-r1-r2_lsl_i bfi_r1-r0_i_i and_r2-r1-r0_lsr_i ror_r3-r3-r0 add_r0-r3-r2	eor_r0-r1-r2_lsl_i and_r2-r1-r0_lsr_i eor_r1-r3-r2_lsr_i ror_r3-r3-r0 add_r0-r3-r2
eor_r0-r1-r2 lsr_r3-r3-r3 and_r2-r0-r3 bic_r3-r2-r3	bic_r3-r2-r2
bfi_r0-r0_i_i bic_r1-r0-r2 bfi_r3-r1_i_i asr_r3-r1-r3	bic_r1-r0-r2 bfi_r3-r1_i_i asr_r3-r1-r3
add_r0-r1-r0_ror_i ror_r2-r3-r1 bic_r3-r0-r1 bic_r3-r3-r1 bic_r3-r2-r3	ror_r2-r3-r1 add_r0-r1-r0_ror_i bic_r3-r0-r1 bic_r3-r2-r3
bic_r0-r1-r0 asr_r0-r0-r0 mvn_r1-r0 bic_r1-r0-r1	bic_r0-r1-r0 asr_r1-r0-r0
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 orr_r1-r3-r2 mov_r0-r1 bfi_r1-r0_i_i	mov_r2-r1 mvn_r2-r1 orr_r1-r3-r2 mov_r0-r1
orr_r0-r1-r2_lsl_i add_r0-r0-r3 orr_r2-r2-r0 mov_r1-r2 orr_r2-r1-r2	orr_r0-r1-r2_lsl_i add_r0-r0-r3 orr_r2-r2-r0
cmp_r0_i mov_ls_r1_i mov_hi_r1_i bfi_r1-r1_i_i mov_r0-r1	mov_r0_i
tst_r0-r1 mvn_ne_r1-r2 bic_r0-r0-r1 bic_r1-r1-r0	tst_r0-r1 mvn_ne_r1-r2
tst_r0_i mov_ne_r0_i mov_eq_r0-r1 bic_r2-r0-r2	bic_r2-r1-r2
sub_r0-r1-r0 rsb_r1-r2-r0 mov_r0-r1 mov_r3-r1 bic_r0-r0-r3	rsb_r0-r3-r3
cmp_r0-r1 mov_cc_r1_i mov_cs_r1_i bic_r2-r0-r1	mov_r1_i tst_r0-r1 bic_r2-r0-r1
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 add_r0-r2-r1 mvn_r1-r2 lsl_r3-r1-r0	sub_r3-r0-r0
rsb_r0-r1-r0_ror_i bic_r1-r0-r1 orr_r2-r3-r1 bic_r1-r2-r1	rsb_r0-r1-r0_ror_i bic_r1-r0-r1 bic_r1-r3-r1
sub_r0-r1-r2_lsl_i and_r0-r1-r0_lsr_i bic_r3-r1-r0 sub_r2-r0-r3 mvn_r0-r2	sub_r0-r1-r2_lsl_i and_r0-r1-r0_lsr_i rsb_r2-r1-r0_ror_i mvn_r0-r2
lsr_r0-r1-r1 bic_r2-r3-r0 sub_r3-r2-r1 mov_r1-r3	lsr_r0-r1-r1 bic_r2-r3-r0 sub_r1-r2-r1
tst_r0-r1 mvn_ne_r2-r1 bfi_r1-r1_i_i lsl_r3-r1-r2	tst_r0-r1 mvn_ne_r2-r1 lsl_r3-r1-r2
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 asr_r1-r2-r1	mvn_r1-r0 asr_r1-r2-r1
bfi_r0-r1_i_i sub_r2-r2-r3 sub_r1-r0-r2_lsr_i bfi_r2-r1_i_i	sub_r2-r2-r3 sub_r1-r0-r2_ror_i bfi_r2-r1_i_i
mov_r0-r1 tst_r1-r2 mvn_eq_r3-r1 bic_r3-r3-r0	tst_r1-r2 bic_r3-r3-r1 mvn_eq_r3-r1
tst_r0-r1 eor_ne_r2-r0-r1_ror_i eor_eq_r2-r0-r2 mov_r1-r2 bfi_r1-r1_i_i mov_r2-r1 bic_r1-r2-r1	bic_r1-r2-r2
mov_r0-r1 rsb_r2-r3-r0 orr_r0-r0-r2_lsl_i bic_r1-r1-r0	sub_r1-r0-r0
bfi_r0-r0_i_i eor_r1-r0-r2 add_r1-r1-r2_lsr_i mov_r2-r1	eor_r1-r0-r2 add_r2-r1-r2_lsr_i
rsb_r0-r1-r0 mov_r2-r0 sub_r0-r1-r2	rsb_r0-r1-r0 sub_r0-r1-r0
cmp_r0-r1 orr_hi_r0-r1-r2 and_r2-r2-r0 and_r1-r0-r2 bfi_r1-r1_i_i add_r3-r1-r0	cmp_r0-r1 orr_hi_r0-r1-r2 and_r1-r0-r2 bfi_r1-r1_i_i add_r3-r1-r0
and_r0-r0-r1_lsr_i bic_r1-r2-r0 bic_r3-r1-r0 bic_r0-r3-r2 asr_r2-r1-r0	and_r0-r0-r1_lsr_i bic_r2-r2-r0
sub_r0-r1-r2 bic_r3-r0-r3 bic_r1-r0-r3 bfi_r3-r1_i_i	sub_r0-r1-r2 bic_r3-r0-r3 eor_r1-r3_i and_r3-r0-r1
bfi_r0-r0_i_i bfi_r1-r0_i_i orr_r2-r0-r1 bfi_r2-r2_i_i	bfi_r1-r0_i_i orr_r2-r0-r1 bfi_r2-r2_i_i
rsb_r0-r1-r0_asr_i tst_r1_i mvn_ne_r2-r1 add_r1-r2-r0_lsl_i	sub_r0-r1-r0_ror_i sub_r1-r2-r0_lsl_i
cmp_r0-r1 mov_ls_r2-r0 mov_hi_r2-r0 lsl_r3-r2-r3	mov_r0-r0 lsl_r3-r0-r3
bic_r0-r1-r2 orr_r0-r0-r1 mvn_r1-r0 asr_r1-r3-r1	mvn_r1-r1 asr_r1-r3-r1
tst_r0-r1 mvn_eq_r2-r1 tst_r1-r0 mvn_eq_r0-r3 bic_r3-r0-r2	tst_r0-r1 mvn_eq_r2-r1 mvn_eq_r0-r3 bic_r3-r0-r2
sub_r0-r0-r1 add_r2-r0-r3 bic_r1-r3-r2 mvn_r0-r1	sub_r0-r0-r1 add_r2-r0-r3 unk
cmp_r0-r1 eor_lt_r2-r1-r0 mvn_r1-r2 orr_r1-r2-r1 bfi_r1-r1_i_i	mvn_r1_i
bic_r0-r1-r2 orr_r3-r0-r2_lsl_i bfi_r0-r3_i_i bfi_r3-r0_i_i ror_r2-r0-r3	bic_r0-r1-r2 orr_r3-r0-r2_lsl_i rsb_r0-r0-r0_lsl_i ror_r2-r0-r3
mov_r0-r1 bic_r1-r0-r1 sub_r1-r2-r1_asr_i and_r2-r2-r1 bfi_r3-r2_i_i	bfi_r3-r2_i_i
bic_r0-r1-r2 bfi_r1-r1_i_i bic_r3-r1-r2 eor_r2-r0-r3 mvn_r3-r2	bic_r0-r1-r2 bic_r3-r1-r2 eor_r2-r0-r3 mvn_r3-r2
ror_r0-r0-r0 orr_r1-r0-r2_asr_i eor_r0-r2-r1 mvn_r2-r0 and_r1-r2-r0	eor_r1-r2-r2
and_r0-r0-r1 bic_r2-r1-r2 asr_r1-r2-r0 rsb_r0-r1-r2 bfi_r0-r0_i_i	and_r0-r0-r1 bic_r2-r1-r2 asr_r1-r2-r0 rsb_r0-r1-r2
add_r0-r1-r2 bic_r0-r2-r0 sub_r3-r0-r3 mov_r1-r3	add_r0-r1-r2 bic_r0-r2-r0 rsb_r1-r3-r0
bic_r0-r1-r0 add_r2-r2-r0_lsr_i mov_r1-r2 eor_r3-r1-r2 rsb_r2-r2-r3	bic_r0-r1-r0 rsb_r2-r2-r0_asr_i
mvn_r0-r1 mvn_r2-r0 mvn_r1-r2 and_r0-r3-r1_lsl_i	mvn_r1-r1 and_r0-r3-r1_lsl_i
tst_r0_i add_eq_r0-r1-r2 mov_r1-r0 eor_r2-r0-r1	mov_r2_i
mov_r0-r1 orr_r2-r0-r3 bic_r1-r2-r3	eor_r2-r1-r3 bic_r1-r2-r3
tst_r0_i orr_eq_r1-r0-r2 mvn_r0-r1 mov_r3-r0	unk bic_r3-r1-r0
lsr_r0-r0-r1 mov_r1-r0 sub_r2-r0-r1 bfi_r1-r2_i_i	lsr_r1-r0-r1 unk
rsb_r0-r0-r1 mov_r2-r0 and_r1-r3-r2 mov_r3-r1	rsb_r0-r0-r1 and_r3-r0-r3
lsl_r0-r1-r2 asr_r2-r3-r3 mov_r3-r2 lsr_r0-r3-r0	lsl_r0-r1-r2 asr_r2-r3-r3 lsr_r0-r2-r0
cmp_r0_i add_cs_r1-r2-r0_asr_i mov_r0-r1 mvn_r1-r0	cmp_r0_i add_cs_r1-r2-r0_asr_i mvn_r1-r1
tst_r0-r1 mov_eq_r0-r2 orr_eq_r0-r0-r3 sub_r0-r0-r1_lsl_i	tst_r0-r1 orr_ls_r0-r2-r3 sub_r0-r0-r1_lsl_i
cmp_r0-r1 eor_hi_r2-r0-r1_asr_i mov_r3-r2 bfi_r2-r3_i_i bic_r1-r3-r2	orr_r3-r2-r2_lsr_i bfi_r2-r3_i_i bic_r1-r3-r2
cmp_r0-r1 mov_ne_r0-r1 add_r0-r2-r0 orr_r2-r0-r3	add_r0-r2-r1 orr_r2-r0-r3
cmp_r0_i and_ne_r0-r1-r2_ror_i mov_r1-r3 and_r1-r0-r1_ror_i	cmp_r0_i and_hi_r0-r1-r2_ror_i and_r1-r0-r3_ror_i
tst_r0_i rsb_eq_r1-r1-r2_lsl_i sub_r3-r1-r0 bfi_r0-r3_i_i add_r3-r0-r2_lsr_i orr_r0-r3-r0_ror_i	tst_r0_i rsb_r3-r0-r1 bfi_r0-r3_i_i add_r3-r0-r2_lsr_i orr_r0-r3-r0_ror_i
orr_r0-r1-r2 add_r1-r0-r1_ror_i mov_r3-r1 orr_r1-r3-r1	orr_r0-r1-r2 add_r1-r0-r1_ror_i
bic_r0-r1-r2 and_r2-r3-r0 and_r3-r0-r1 bic_r2-r2-r3	mov_r2_i
cmp_r0_i mvn_cc_r1-r0 mvn_cs_r1-r2 eor_r2-r1-r3 mov_r0-r2	mvn_r1-r2 eor_r2-r1-r3 mov_r0-r2
sub_r0-r1-r2_lsr_i bic_r2-r2-r0 bic_r1-r2-r0 mov_r2-r1	sub_r0-r1-r2_lsr_i bic_r2-r2-r0
mvn_r0-r1 add_r0-r1-r0 mov_r2-r0 eor_r1-r0-r2	bic_r1-r2-r2
sub_r0-r1-r2 tst_r2-r0 mvn_ne_r2-r0 bic_r2-r2-r0	rsb_r0-r2-r1 tst_r0-r2 mvn_ne_r2-r0
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r2 eor_r3-r1-r2 orr_r1-r2-r3	tst_r0-r1 mvn_ne_r1-r0 mvn_ls_r1-r2 orr_r1-r2-r1
bic_r0-r1-r2 bic_r3-r1-r0 and_r3-r1-r3 sub_r1-r2-r3 mov_r0-r1	bic_r0-r2-r1
bic_r0-r0-r1 sub_r2-r2-r0 bic_r1-r3-r2 mov_r2-r1	bic_r0-r0-r1 sub_r2-r2-r0 bic_r2-r3-r2
and_r0-r1-r2 bic_r2-r0-r2 bfi_r3-r2_i_i add_r1-r3-r0_lsl_i	and_r0-r1-r2 unk add_r1-r3-r0_lsl_i
mvn_r0-r1 eor_r0-r1-r0 bfi_r2-r0_i_i add_r3-r2-r2_lsl_i	mvn_r0_i bfi_r2-r0_i_i add_r3-r2-r2_lsl_i
bic_r0-r1-r0 rsb_r2-r2-r0_ror_i lsl_r3-r3-r0 bic_r1-r3-r0 lsr_r1-r2-r1	bic_r0-r1-r0 rsb_r2-r2-r0_ror_i lsl_r3-r3-r0 lsr_r1-r2-r3
bic_r0-r1-r0 sub_r2-r0-r3 add_r1-r3-r2	bic_r0-r1-r0 and_r1-r1-r0
tst_r0_i and_eq_r1-r2-r3 mov_ne_r1_i and_r2-r1-r3 bic_r3-r2-r0	and_r1-r2-r3 and_r2-r1-r3 bic_r3-r2-r0
tst_r0_i mvn_ne_r0-r1 orr_r1-r2-r0 bic_r2-r1-r0	tst_r0_i mvn_ne_r0-r1 bic_r2-r2-r0
mov_r0-r1 sub_r2-r3-r0 add_r2-r3-r2_asr_i	sub_r2-r3-r1 add_r2-r3-r2_asr_i
rsb_r0-r1-r2 mvn_r3-r0 add_r2-r3-r3 orr_r0-r0-r3 and_r2-r2-r0_asr_i	rsb_r0-r1-r2 mvn_r3-r0 add_r2-r3-r3
rsb_r0-r0-r1 mov_r2-r1 bic_r0-r2-r0 bic_r0-r0-r1 eor_r2-r0-r3	orr_r2-r3-r3
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 add_r0-r1-r0 orr_r2-r0-r2 and_r2-r0-r2_lsr_i	mvn_r2-r3 add_r0-r1-r0 orr_r2-r0-r2 and_r2-r0-r2_lsr_i
cmp_r0-r1 mvn_ls_r2-r1 cmp_r0-r1 mvn_ge_r0-r1 sub_r3-r2-r0	cmp_r0-r1 mvn_ls_r2-r1 mvn_ge_r0-r1 sub_r3-r2-r0
add_r0-r1-r2 bfi_r0-r0_i_i eor_r3-r1-r2 orr_r2-r0-r3 add_r0-r2-r3	eor_r3-r1-r2 add_r0-r1-r2 orr_r2-r0-r3 add_r0-r2-r3
rsb_r0-r1-r2 add_r2-r0-r1 add_r1-r0-r2 rsb_r2-r1-r3_lsl_i bfi_r1-r2_i_i	rsb_r1-r1-r2_lsl_i rsb_r2-r1-r3_lsl_i bfi_r1-r2_i_i
cmp_r0_i orr_ge_r1-r2-r3_asr_i bic_r1-r1-r3 bic_r2-r3-r1	asr_r2-r3_i
mvn_r0-r1 ror_r1-r2-r3 sub_r1-r1-r2 orr_r0-r0-r1	rsb_r0-r2-r2_ror-r3 unk
bfi_r0-r0_i_i mov_r1-r2 sub_r1-r1-r0	bfi_r0-r0_i_i sub_r1-r2-r0
cmp_r0_i mov_cs_r1_i asr_r2-r1-r1 add_r1-r1-r2	mov_r1_i
mvn_r0-r1 add_r2-r1-r0 bic_r1-r1-r0 rsb_r0-r2-r1 eor_r1-r0-r3	add_r0-r1_i eor_r1-r0-r3
tst_r0-r1 mov_ne_r2-r1 mov_eq_r2-r0 bic_r1-r1-r2	tst_r0-r1 mov_ne_r2-r1 rsb_ne_r1-r2-r2
bic_r0-r1-r2 bic_r1-r1-r0 lsl_r0-r1-r1 orr_r3-r0-r1	and_r1-r1-r2 lsl_r0-r1-r1 orr_r3-r0-r1
eor_r0-r1-r2 mvn_r2-r1 mov_r1-r2 add_r2-r0-r1_asr_i	eor_r0-r1-r2 mvn_r2-r1 add_r2-r0-r2_asr_i
eor_r0-r1-r2 ror_r1-r0-r0 mvn_r0-r1 bfi_r0-r0_i_i bfi_r2-r0_i_i	eor_r0-r1-r2 mvn_r0-r0_lsr-r0 bfi_r2-r0_i_i
bfi_r0-r1_i_i lsr_r2-r3-r1 bic_r2-r2-r0 mvn_r0-r2 add_r3-r0-r0_asr_i	bfi_r0-r1_i_i lsr_r2-r3-r1 unk add_r3-r0-r0_asr_i
tst_r0_i mvn_ne_r0-r1 mov_r1-r0 rsb_r2-r2-r1_asr_i	rsb_r2-r2-r0_asr_i
tst_r0_i mvn_ne_r0-r1 and_r2-r0-r1_asr_i bfi_r0-r2_i_i eor_r3-r0-r2	and_r2-r0-r1_asr_i bfi_r0-r2_i_i eor_r3-r0-r2
tst_r0-r1 and_eq_r2-r1-r2 mov_eq_r2_i sub_r1-r2-r3 mvn_r2-r1 mov_r0-r2	tst_r0-r1 mov_eq_r2_i sub_r1-r2-r3 mvn_r2-r1 mov_r0-r2
sub_r0-r1-r2_lsl_i bic_r1-r1-r0 lsl_r3-r3-r1 rsb_r1-r3-r1	and_r1-r1-r2_lsl_i lsl_r3-r3-r1 rsb_r1-r3-r1
and_r0-r1-r0 bfi_r2-r1_i_i and_r3-r0-r1 bic_r1-r2-r3	and_r3-r0-r1 bfi_r2-r1_i_i bic_r1-r2-r3
orr_r0-r0-r1_lsl_i orr_r2-r3-r2 sub_r2-r2-r0 mvn_r0-r2 eor_r1-r2-r0	mvn_r1_i
and_r0-r1-r2 ror_r1-r0-r1 mov_r0-r1 bic_r0-r0-r1	bic_r0-r2-r2
tst_r0_i mov_ne_r0-r1_lsr_i bfi_r2-r0_i_i bfi_r1-r2_i_i	bfi_r1-r2_i_i
mov_r0-r1 lsr_r2-r0-r0 mvn_r3-r2	lsr_r2-r1-r1 mvn_r3-r2
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 orr_r1-r3-r1_ror_i	unk
eor_r0-r1-r2_ror_i and_r2-r3-r0 asr_r3-r3-r2 mov_r0-r3 bic_r3-r0-r2	eor_r0-r1-r2_ror_i and_r2-r3-r0 asr_r3-r3-r2 bic_r3-r3-r2
and_r0-r1-r0 lsl_r0-r1-r0 orr_r1-r2-r1_lsl_i sub_r3-r0-r1_asr_i bfi_r2-r3_i_i	and_r0-r1-r0 lsl_r0-r1-r0 sub_r3-r0-r2_asr_i bfi_r2-r3_i_i
cmp_r0-r1 mov_cs_r2_i mov_r1-r2 mov_r3-r1	cmp_r0-r1 mov_cs_r2_i mov_r3-r2
mov_r0-r1 rsb_r1-r1-r0 orr_r2-r1-r2_lsr_i orr_r1-r0-r2	orr_r1-r1-r2_lsr_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 sub_r2-r1-r0 add_r1-r2-r0	mvn_r1-r3
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 lsl_r0-r1-r0	mvn_r0-r1 lsl_r0-r1-r0
bic_r0-r1-r0 tst_r0_i and_ne_r1-r2-r0 add_r2-r2-r1_ror_i	add_r2-r2-r1_ror_i
cmp_r0-r1 eor_ne_r2-r3-r1 eor_eq_r2-r3-r0 cmp_r3-r1 rsb_cc_r0-r0-r2 add_r3-r1-r0	eor_r2-r2_i eor_r2-r3-r1 cmp_r3-r1 rsb_cc_r0-r0-r2 add_r3-r1-r0
tst_r0-r1 mov_ne_r0-r1 mov_eq_r0-r1 ror_r2-r2-r0	ror_r2-r2-r1
cmp_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 eor_r2-r3-r1 lsl_r2-r2-r2	mvn_r1-r2 eor_r2-r3-r1 lsl_r2-r2-r2
bfi_r0-r0_i_i cmp_r1-r0 mvn_cc_r2-r1 mov_r3-r2	cmp_r1-r0 mvn_cc_r2-r1 mov_r3-r2
eor_r0-r0-r1 add_r2-r0-r1 mvn_r1-r3 mov_r3-r1 ror_r1-r3-r2	eor_r0-r0-r1 add_r2-r0-r1 mvn_r1-r3 ror_r1-r1-r2
cmp_r0_i mov_eq_r1-r2 eor_r1-r1-r2 mvn_r3-r1 mov_r1-r3 bfi_r3-r1_i_i	cmp_r0_i mov_eq_r1-r2 eor_r1-r1-r2 mvn_r3-r1 mov_r1-r3
cmp_r0-r1 mvn_lt_r2-r0 mov_r3-r2 mvn_r0-r3 bic_r3-r0-r3	cmp_r0-r1 mvn_lt_r2-r0 mvn_r0-r2 unk
tst_r0-r1 sub_ne_r2-r0-r2 mov_r1-r2 mvn_r3-r1	tst_r0-r1 sub_ne_r2-r0-r2 mvn_r3-r2
rsb_r0-r1-r2 and_r2-r0-r2_asr_i lsl_r0-r2-r3 mov_r1-r0 bic_r1-r1-r0	eor_r1-r1-r1
asr_r0-r1-r1 bfi_r2-r0_i_i bfi_r2-r2_i_i ror_r1-r2-r0	asr_r0-r1-r1 bfi_r2-r0_i_i ror_r1-r2-r0
asr_r0-r1-r0 add_r1-r2-r3_ror_i eor_r1-r0-r1_asr_i bic_r2-r0-r1	asr_r0-r1-r0 add_r1-r2-r3_ror_i and_r2-r0-r1_asr_i
tst_r0_i mov_ne_r1_i mov_eq_r1-r0 bic_r2-r2-r1	tst_r0_i mov_ne_r1_i bic_ls_r2-r2-r0
asr_r0-r1-r2 mvn_r1-r0 orr_r3-r1-r3 bic_r1-r0-r3	asr_r0-r1-r2 bic_r1-r0-r3
tst_r0_i mov_ne_r1-r2_lsl_i mov_eq_r1-r2_lsr_i lsr_r3-r1-r2 sub_r2-r3-r2	lsr_r3-r2-r2 rsb_r2-r2-r3_lsr_i
bfi_r0-r1_i_i sub_r1-r0-r2_lsl_i mov_r3-r2 orr_r3-r3-r1_asr_i	bfi_r0-r1_i_i sub_r1-r0-r2_lsl_i orr_r3-r2-r1_asr_i
sub_r0-r0-r1 add_r2-r0-r1 rsb_r1-r1-r0 bic_r0-r1-r2	sub_r2-r0-r1_lsl_i bic_r0-r2-r0
tst_r0-r1 mov_eq_r1_i cmp_r2_i mov_cs_r3-r2 orr_r0-r1-r3	tst_r0-r1 mov_eq_r1_i orr_r0-r1-r2
mvn_r0-r1 and_r0-r2-r0 bic_r1-r3-r0 add_r3-r3-r1	bic_r0-r2-r1 bic_r1-r3-r0 add_r3-r3-r1
sub_r0-r1-r0 add_r1-r2-r3 orr_r1-r1-r0 mov_r0-r1	sub_r0-r1-r0 add_r1-r2-r3 orr_r0-r0-r1
add_r0-r1-r2 add_r1-r0-r2 bic_r3-r1-r2 mov_r0-r3	add_r0-r1-r2_lsl_i bic_r0-r0-r2
mvn_r0-r1 sub_r2-r1-r0 asr_r1-r2-r0 and_r0-r1-r2 mov_r2-r0	mvn_r0-r1 sub_r2-r1-r0 asr_r1-r2-r0 and_r2-r1-r2
mov_r0-r1 sub_r1-r0-r1 asr_r2-r1-r1 lsl_r1-r2-r3	mov_r1_i
bic_r0-r1-r0 mvn_r1-r0 mvn_r2-r1 mvn_r1-r2 bfi_r3-r1_i_i	unk bfi_r3-r0_i_i
mov_r0-r1 sub_r2-r3-r0 mov_r0-r2 rsb_r3-r0-r1_lsr_i	sub_r2-r3-r1 rsb_r3-r2-r1_lsr_i
bfi_r0-r1_i_i rsb_r2-r3-r0 mov_r1-r3 ror_r2-r2-r1	bfi_r0-r1_i_i rsb_r2-r3-r0 ror_r2-r2-r3
cmp_r0-r1 mvn_lt_r2-r3 mov_lt_r2_i add_r1-r2-r3 mvn_r0-r1	cmp_r0-r1 mov_lt_r2_i add_r1-r2-r3 mvn_r0-r1
tst_r0-r1 eor_ne_r1-r2-r3 mov_r0-r3 sub_r1-r0-r1	tst_r0-r1 eor_ne_r1-r2-r3 sub_r1-r3-r1
tst_r0-r1 mvn_ne_r2-r1 mov_r3-r0 sub_r0-r3-r2 eor_r3-r0-r3	tst_r0-r1 mvn_ne_r2-r1 sub_r3-r0-r2 eor_r3-r0-r3
mvn_r0-r1 add_r0-r0-r1 mov_r2-r0	mvn_r2_i
bic_r0-r1-r2 orr_r1-r2-r0 bic_r1-r2-r1 lsr_r0-r1-r2 mvn_r1-r0	mvn_r1_i
lsl_r0-r1-r0 mvn_r2-r0 sub_r3-r2-r0 bfi_r3-r3_i_i	lsl_r2-r1-r0 mvn_r3-r2_lsl_i bfi_r3-r3_i_i
add_r0-r1-r2_ror_i bic_r2-r1-r0 bfi_r3-r1_i_i bic_r1-r2-r3 mov_r2-r1	add_r0-r1-r2_ror_i bic_r2-r1-r0 bfi_r3-r1_i_i bic_r2-r2-r3
cmp_r0_i mov_cc_r1-r2 mov_cs_r1_i lsl_r3-r1-r0	mov_r1_i lsl_r3-r1-r0
tst_r0_i rsb_ne_r1-r2-r1_ror_i rsb_eq_r1-r1-r0_asr_i mov_r3-r1	rsb_r3-r1-r0_asr_i
bfi_r0-r0_i_i cmp_r1_i mov_cc_r2-r0 bfi_r0-r2_i_i	cmp_r1_i mov_cc_r2-r0 bfi_r0-r2_i_i
rsb_r0-r1-r2_ror_i rsb_r0-r0-r2_lsl_i add_r2-r1-r2 sub_r0-r0-r2 add_r0-r0-r2	sub_r0-r1-r2_lsr_i
and_r0-r0-r1 bfi_r2-r3_i_i bic_r3-r2-r0 mvn_r2-r3 bic_r2-r3-r2	bfi_r2-r3_i_i and_r0-r0-r1 bic_r2-r2-r0
tst_r0_i mvn_eq_r1-r0 add_r0-r1-r0 mvn_r1-r0	mvn_r0_i mvn_r1-r0
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r2 bfi_r0-r1_i_i	mvn_r1-r2 bfi_r0-r1_i_i
bic_r0-r1-r0 bfi_r2-r3_i_i bic_r1-r2-r0 bic_r3-r1-r0	bic_r0-r1-r0 bfi_r2-r3_i_i bic_r3-r2-r0
tst_r0-r1 orr_eq_r0-r2-r3 mov_r3-r0 mvn_r2-r3	tst_r0-r1 orr_cs_r0-r2-r3 mvn_r2-r0
cmp_r0-r1 mov_ge_r2_i bic_r2-r2-r1 bic_r2-r1-r2	asr_r2-r1_i
orr_r0-r1-r2 tst_r0_i mov_eq_r3-r2 and_r2-r3-r2	orr_r0-r1-r2 tst_r0_i and_ne_r2-r2-r3
lsl_r0-r1-r1 bic_r1-r2-r0 bfi_r1-r1_i_i mov_r0-r1 sub_r1-r0-r1	eor_r1-r0-r0
tst_r0_i mov_eq_r1_i lsr_r2-r1-r3 asr_r0-r2-r3	mov_r1_i lsr_r0-r1-r3
ror_r0-r1-r2 mov_r2-r0 ror_r0-r2-r3	ror_r0-r1-r2 ror_r0-r0-r3
rsb_r0-r1-r2_lsl_i orr_r0-r0-r2 bfi_r2-r0_i_i mov_r3-r2 sub_r0-r2-r3	bic_r0-r2-r2
eor_r0-r0-r1_lsr_i bfi_r1-r1_i_i bic_r1-r1-r0	eor_r0-r0-r1_lsr_i bic_r1-r1-r0
bic_r0-r1-r0 mvn_r2-r0 mvn_r0-r2	bic_r0-r1-r0
bic_r0-r1-r2 bic_r2-r0-r2 and_r3-r1-r2 and_r2-r3-r1	bic_r2-r1-r2
asr_r0-r1-r1 mov_r2-r0 add_r0-r2-r3 eor_r1-r0-r2 sub_r1-r0-r1	asr_r2-r1-r1 add_r0-r2-r3 eor_r1-r0-r2 sub_r1-r0-r1
tst_r0_i mov_ne_r1-r2 mov_r2-r1 bfi_r0-r2_i_i mov_r1-r0	tst_r0_i mov_ne_r1-r2 bfi_r0-r1_i_i mov_r1-r0
bic_r0-r1-r2 eor_r2-r1-r0 mov_r3-r2 and_r1-r2-r3	and_r1-r1-r2
cmp_r0-r1 mov_ls_r2-r0 mov_hi_r2_i add_r1-r2-r1 bfi_r1-r1_i_i	mov_r2-r0 cmp_r0-r1 mov_hi_r2_i add_r1-r2-r1
bic_r0-r1-r0 and_r2-r2-r0 mov_r1-r2 rsb_r0-r2-r1 and_r1-r0-r1	eor_r1-r0-r0
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 bic_r1-r3-r2 lsl_r1-r1-r1	mvn_r2-r0 bic_r1-r3-r2 lsl_r1-r1-r1
bic_r0-r1-r0 orr_r1-r1-r0 lsr_r2-r1-r1 bfi_r2-r2_i_i	lsr_r2-r1-r1 bfi_r2-r2_i_i
mov_r0-r1 sub_r1-r2-r0 mvn_r0-r1 ror_r3-r1-r0	rsb_r1-r1-r2 mvn_r0-r1 ror_r3-r1-r0
tst_r0_i mvn_ne_r0-r1 cmp_r1-r0 mvn_eq_r1-r2 lsl_r3-r0-r1	sub_r0-r0_i cmp_r1-r0 mvn_eq_r1-r2 lsl_r3-r0-r1
asr_r0-r0-r1 bic_r2-r0-r2 mvn_r0-r2 mvn_r1-r0	asr_r0-r0-r1 bic_r2-r0-r2 orr_r1-r2-r2
and_r0-r1-r2_lsl_i sub_r2-r2-r3 bfi_r2-r2_i_i sub_r1-r0-r2	and_r0-r1-r2_lsl_i sub_r2-r2-r3 sub_r1-r0-r2
tst_r0-r1 mov_ne_r2_i eor_r3-r1-r2 orr_r3-r2-r3	tst_r0-r1 mov_ne_r2_i orr_r3-r1-r2
tst_r0-r1 mov_ne_r2-r0_asr_i mvn_ne_r2-r1 orr_r3-r2-r3_asr_i	tst_r0-r1 mvn_ne_r2-r1 orr_r3-r2-r3_asr_i
cmp_r0-r1 rsb_eq_r0-r2-r0_asr_i rsb_r1-r0-r3 add_r1-r0-r1	add_r1-r3_i
and_r0-r1-r0_ror_i and_r2-r0-r1 bic_r3-r1-r2 mov_r2-r3	bic_r2-r1-r0_ror_i
tst_r0-r1 sub_eq_r2-r0-r1_lsr_i add_r0-r0-r2 mov_r3-r0 mvn_r0-r3	tst_r0-r1 sub_ge_r2-r0-r1_lsr_i add_r0-r0-r2 mvn_r0-r0
orr_r0-r1-r2_asr_i bic_r3-r3-r2 orr_r2-r3-r0 and_r0-r2-r3 ror_r1-r3-r0	bic_r3-r3-r2 ror_r1-r3-r3
mvn_r0-r1 add_r0-r0-r0 and_r0-r2-r0 bfi_r2-r0_i_i	bic_r2-r2_i
add_r0-r1-r1 tst_r0_i mov_eq_r0_i bfi_r0-r0_i_i	mov_r0_i add_r0-r0-r0_lsl_i
eor_r0-r0-r1 eor_r2-r3-r1 mvn_r3-r2 sub_r2-r3-r0 add_r3-r0-r2	eor_r2-r3-r1 mvn_r3-r2
add_r0-r1-r2 bic_r3-r0-r1 bic_r1-r3-r0 rsb_r3-r0-r1	rsb_r3-r0-r0 add_r0-r1-r2 rsb_r3-r0-r3
and_r0-r1-r2_ror_i mvn_r3-r0 and_r3-r3-r0 mov_r1-r3	mov_r1_i
tst_r0_i mov_eq_r1-r2_lsr_i mvn_eq_r1-r3 mov_r3-r1	tst_r0_i mvn_eq_r1-r3 mov_r3-r1
asr_r0-r1-r2 bic_r3-r1-r0 orr_r0-r1-r3 add_r3-r2-r0	add_r3-r2-r1
lsl_r0-r1-r2 eor_r0-r2-r0 mov_r3-r0 orr_r1-r3-r2	lsl_r0-r1-r2 orr_r1-r0-r2
tst_r0-r1 mvn_ne_r2-r1 orr_r0-r2-r0_lsl_i sub_r3-r0-r1 sub_r2-r3-r0	rsb_r2-r1_i
tst_r0-r1 add_ne_r1-r2-r1 bfi_r2-r1_i_i eor_r0-r2-r3_lsl_i eor_r2-r2-r0	eor_r0-r2-r3_lsl_i eor_r2-r2-r0
cmp_r0_i sub_lt_r1-r2-r0 sub_ge_r1-r2-r0 bfi_r0-r2_i_i orr_r3-r0-r1	asr_r0-r0_i sub_ge_r1-r2-r0 bfi_r0-r2_i_i orr_r3-r0-r1
bic_r0-r1-r0 bfi_r2-r0_i_i and_r1-r0-r2 orr_r2-r0-r1	bic_r2-r1-r0
cmp_r0_i mov_cc_r1-r2 bfi_r2-r1_i_i lsl_r1-r0-r2 add_r1-r1-r1_lsl_i	mov_r0-r0 bfi_r2-r1_i_i lsl_r1-r0-r2 add_r1-r1-r1_lsl_i
bfi_r0-r1_i_i mov_r1-r0 mvn_r0-r1 mvn_r2-r0 add_r3-r0-r2	mvn_r3_i
bfi_r0-r1_i_i bfi_r0-r0_i_i bfi_r2-r0_i_i bfi_r2-r2_i_i mov_r3-r2	bfi_r2-r0_i_i bfi_r2-r2_i_i mov_r3-r2
bfi_r0-r0_i_i mvn_r1-r0 mov_r0-r1 bfi_r1-r0_i_i	bfi_r0-r0_i_i mvn_r1-r0 bfi_r1-r1_i_i
eor_r0-r0-r1 bic_r2-r0-r1 mvn_r3-r2 lsr_r1-r3-r2	bic_r2-r0-r1 mvn_r3-r2 lsr_r1-r3-r2
bfi_r0-r1_i_i bfi_r1-r0_i_i bfi_r2-r1_i_i bfi_r3-r2_i_i	bfi_r2-r1_i_i bfi_r3-r2_i_i
orr_r0-r1-r2 mov_r3-r2 bic_r0-r3-r0	bic_r0-r0-r0
bic_r0-r1-r0 bic_r0-r1-r0 ror_r0-r0-r0 eor_r0-r2-r0	and_r0-r0-r1 ror_r0-r0-r0 eor_r0-r2-r0
tst_r0_i sub_ne_r1-r0-r1_lsl_i add_r2-r1-r0 bic_r1-r0-r2 eor_r1-r0-r1	add_r2-r0-r1 and_r1-r0-r2
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r2 ror_r2-r2-r2 orr_r0-r2-r1_lsr_i and_r3-r1-r0	mvn_r1-r2 ror_r2-r2-r2 orr_r0-r2-r1_lsr_i and_r3-r1-r0
tst_r0_i sub_eq_r1-r2-r3 mov_r0-r1 bfi_r1-r0_i_i	tst_r0_i sub_ge_r1-r2-r3
mov_r0-r1 bfi_r2-r0_i_i bfi_r0-r2_i_i bfi_r2-r0_i_i	bfi_r2-r1_i_i bfi_r2-r2_i_i
ror_r0-r1-r2 and_r3-r1-r0 eor_r3-r1-r3 bic_r2-r3-r2 sub_r3-r3-r2	ror_r0-r1-r2 and_r3-r1-r0 eor_r3-r1-r3 and_r3-r2-r3
bfi_r0-r1_i_i mvn_r1-r2 mov_r3-r0 lsr_r3-r3-r2 rsb_r0-r1-r3_ror_i	bfi_r0-r1_i_i mvn_r3-r0_lsr-r2 sub_r0-r2-r3_ror_i
orr_r0-r1-r0 tst_r0_i sub_ne_r2-r2-r1 bic_r2-r2-r0	orr_r0-r1-r0 bic_r2-r2-r0
bic_r0-r1-r0 add_r2-r0-r0_lsr_i bfi_r1-r2_i_i mov_r2-r1 bic_r1-r0-r2	bic_r0-r1-r0 add_r2-r0-r0_lsr_i bfi_r1-r2_i_i bic_r1-r0-r1
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 add_r2-r1-r1	mvn_r1-r3 add_r2-r1-r1
cmp_r0-r1 mov_ne_r2_i mov_eq_r2_i and_r0-r1-r0 bic_r3-r1-r2 rsb_r2-r0-r3	bic_r2-r1-r0
cmp_r0-r1 rsb_eq_r0-r1-r2_asr_i lsl_r2-r0-r1 eor_r1-r0-r2 orr_r0-r1-r2 orr_r3-r0-r1	cmp_r0-r1 rsb_eq_r0-r1-r2_asr_i lsl_r2-r0-r1 orr_r3-r0-r2
eor_r0-r1-r2 add_r2-r1-r0_ror_i mvn_r1-r2 mvn_r0-r1	eor_r0-r1-r2 add_r2-r1-r0_ror_i asr_r0-r2_i
cmp_r0-r1 eor_cc_r2-r0-r2_ror_i eor_cs_r2-r0-r3 mov_r1-r2 mov_r0-r1	eor_r2-r0-r2_ror_i cmp_r0-r1 eor_cs_r2-r0-r3 mov_r0-r2
mvn_r0-r1 rsb_r2-r1-r3_ror_i and_r1-r1-r0 lsr_r1-r1-r2	mov_r1_i
bfi_r0-r0_i_i add_r1-r2-r0 rsb_r2-r1-r2 orr_r3-r0-r2_asr_i lsr_r1-r3-r2	rsb_r2-r0_i orr_r3-r0-r2_asr_i lsr_r1-r3-r2
cmp_r0-r1 mov_ge_r2-r3 bic_r0-r2-r3 bic_r1-r1-r0 and_r2-r1-r3 mvn_r1-r2	and_r2-r1-r3 mvn_r1-r2
orr_r0-r1-r2 bfi_r1-r2_i_i orr_r3-r0-r1 orr_r2-r0-r3_asr_i	orr_r0-r1-r2 bic_r1-r1-r1_lsr_i orr_r2-r0-r0_asr_i
bfi_r0-r0_i_i mov_r1-r2 and_r3-r2-r1 rsb_r3-r0-r3 mvn_r2-r3	rsb_r3-r0-r2 mvn_r2-r3
sub_r0-r1-r0 mov_r1-r2 eor_r0-r0-r2 eor_r0-r1-r0 lsl_r2-r0-r1	sub_r0-r1-r0 lsl_r2-r0-r2
bic_r0-r0-r1 bic_r2-r3-r0 mov_r1-r3 sub_r0-r3-r1_lsr_i bic_r0-r2-r0	bic_r0-r0-r1 bic_r2-r3-r0 add_r0-r3-r3_asr_i bic_r0-r2-r0
tst_r0_i and_ne_r1-r2-r1 and_eq_r1-r3-r0_asr_i bic_r2-r0-r2 bfi_r3-r2_i_i bic_r0-r1-r3	and_r1-r3-r0_asr_i bic_r2-r0-r2 bfi_r3-r2_i_i bic_r0-r1-r3
tst_r0_i mvn_eq_r1-r2 rsb_r2-r1-r0_lsl_i bfi_r2-r2_i_i	mvn_r1-r2 rsb_r2-r1-r0_lsl_i
mov_r0-r1 sub_r2-r0-r1 orr_r3-r1-r2 bfi_r2-r3_i_i	rsb_r2-r0-r0 bfi_r2-r1_i_i
sub_r0-r1-r2 sub_r3-r1-r0 sub_r3-r0-r3_lsl_i and_r3-r0-r3	sub_r0-r1-r2 bic_r3-r0-r2_lsl_i
cmp_r0_i mov_cc_r1-r0 orr_r0-r2-r1 sub_r1-r1-r0	orr_r0-r2-r1 sub_r1-r1-r0
rsb_r0-r1-r2 and_r2-r3-r0 bic_r2-r2-r0	bic_r2-r0-r0
orr_r0-r1-r2_lsl_i tst_r0-r1 add_eq_r3-r3-r1 and_r0-r3-r1	and_r0-r3-r1
bic_r0-r1-r2 bic_r0-r0-r3 add_r2-r2-r1_lsl_i add_r2-r0-r2	bic_r0-r1-r3 orr_r2-r0-r2 add_r2-r2-r1_lsl_i
bic_r0-r1-r2 mov_r1-r0 sub_r1-r3-r1 and_r1-r1-r2	bic_r0-r1-r2 sub_r1-r3-r0 and_r1-r1-r2
orr_r0-r0-r1 sub_r2-r1-r2_asr_i eor_r3-r0-r2 bic_r0-r3-r1	sub_r2-r1-r2_asr_i eor_r3-r0-r2 bic_r0-r3-r1
tst_r0_i mvn_ne_r1-r2 mov_r0-r1 lsl_r2-r0-r1 bic_r1-r2-r0	mov_r0-r1 lsl_r2-r0-r0 bic_r1-r2-r0
mov_r0-r1 lsr_r1-r0-r2 rsb_r3-r1-r3	lsr_r1-r1-r2 rsb_r3-r1-r3
bic_r0-r1-r2 mvn_r1-r3 sub_r3-r1-r0 orr_r0-r3-r1 and_r2-r0-r3	bic_r0-r1-r2 mvn_r1-r3 sub_r3-r1-r0 and_r2-r3-r3
lsl_r0-r1-r2 bfi_r0-r0_i_i mov_r2-r0 add_r3-r1-r2	lsl_r0-r1-r2 bfi_r0-r0_i_i add_r3-r0-r1
tst_r0_i mvn_eq_r1-r0 orr_r2-r1-r0 bfi_r2-r2_i_i	tst_r0_i mvn_eq_r1-r0 orr_r2-r1-r0
cmp_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 tst_r0_i and_ne_r1-r2-r1 bfi_r0-r1_i_i	cmp_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 tst_r0_i bfi_r0-r1_i_i
lsr_r0-r1-r1 eor_r2-r0-r2 bic_r2-r0-r2 and_r2-r2-r1	and_r2-r2-r1_lsr-r1 and_r2-r2-r1
tst_r0-r1 and_eq_r2-r2-r0 and_r0-r2-r1 bfi_r0-r0_i_i mvn_r3-r0	tst_r1-r0 and_r0-r1-r2 bic_cs_r0-r2-r2 mvn_r3-r0
rsb_r0-r1-r2 mov_r3-r1 bic_r0-r0-r2 sub_r2-r3-r1 bic_r0-r0-r2	rsb_r0-r1-r2 bic_r0-r0-r2
asr_r0-r1-r2 mvn_r2-r0 bic_r1-r2-r0 sub_r2-r0-r1_lsl_i	asr_r0-r1-r2 mvn_r2-r0 sub_r2-r0-r2_lsl_i
bic_r0-r1-r2 orr_r0-r0-r3 bfi_r3-r3_i_i sub_r2-r0-r3	bic_r0-r1-r2 bic_r2-r0-r3
bic_r0-r0-r1 mvn_r1-r0 bic_r0-r0-r1 add_r0-r0-r2 eor_r1-r0-r2	bic_r0-r0-r1 add_r0-r0-r2 eor_r1-r0-r2
orr_r0-r0-r1 bfi_r2-r0_i_i mov_r1-r2 bfi_r0-r1_i_i	orr_r0-r0-r1 bfi_r2-r0_i_i bfi_r0-r2_i_i
mov_r0-r1 bic_r2-r1-r0 eor_r0-r1-r2_asr_i sub_r2-r0-r2	orr_r2-r1_i
mvn_r0-r1 eor_r2-r2-r0 orr_r2-r0-r2 lsl_r0-r0-r2	mvn_r0-r1 orr_r2-r0-r2 lsl_r0-r0-r2
cmp_r0-r1 and_eq_r0-r1-r2_lsl_i rsb_eq_r0-r3-r2 mov_r1-r0	cmp_r0-r1 rsb_eq_r0-r3-r2 mov_r1-r0
rsb_r0-r1-r0 bfi_r2-r0_i_i eor_r3-r2-r3 and_r0-r3-r2_lsl_i bic_r0-r0-r3	bic_r0-r0-r0
lsl_r0-r1-r2 bic_r3-r0-r1 add_r0-r1-r3 mvn_r1-r0	lsl_r0-r1-r2 orr_r0-r0-r1 mvn_r1-r0
sub_r0-r0-r1 eor_r1-r2-r0 bfi_r3-r1_i_i eor_r1-r1-r3	sub_r0-r0-r1 eor_r3-r3-r0 eor_r1-r2-r3 bic_r1-r1_i
bic_r0-r0-r1 orr_r2-r0-r3 orr_r3-r2-r0 bfi_r0-r3_i_i	bic_r0-r0-r1 orr_r3-r0-r3 bfi_r0-r3_i_i
bic_r0-r0-r1 sub_r2-r0-r2_lsr_i eor_r1-r2-r3 eor_r2-r1-r2 bfi_r2-r2_i_i	mov_r2-r3 bfi_r2-r2_i_i
rsb_r0-r1-r2 bic_r2-r1-r0 mov_r1-r0 lsl_r1-r2-r1	rsb_r0-r1-r2 bic_r2-r1-r0 lsl_r1-r2-r0
mov_r0-r1 mvn_r2-r0 orr_r3-r2-r3	mvn_r2-r1 orr_r3-r2-r3
asr_r0-r1-r0 bic_r2-r2-r0 sub_r1-r2-r0 mov_r3-r1 bfi_r2-r3_i_i	asr_r0-r1-r0 bic_r2-r2-r0 rsb_r3-r0-r2 bfi_r2-r3_i_i
eor_r0-r1-r2 mov_r2-r0 and_r0-r1-r2_ror_i add_r2-r0-r2	eor_r0-r1-r2 and_r2-r1-r0_ror_i add_r2-r0-r2
cmp_r0-r1 mvn_lt_r2-r1 mvn_ge_r2-r1 asr_r0-r2-r0 mvn_r1-r0 and_r1-r0-r1_ror_i	mvn_r2-r1 asr_r0-r2-r0 bic_r1-r0-r0_ror_i
and_r0-r1-r2 orr_r0-r0-r2 and_r2-r0-r2_ror_i	and_r2-r2-r2_ror_i
mov_r0-r1 eor_r0-r1-r0_lsl_i bic_r2-r0-r2	eor_r0-r1-r1_lsl_i bic_r2-r0-r2
cmp_r0_i mov_ne_r1_i orr_r1-r0-r1 bic_r1-r0-r1	mov_r1_i
mov_r0-r1 mov_r2-r1 asr_r0-r0-r2 bfi_r2-r0_i_i and_r3-r2-r1	mov_r2-r1 asr_r0-r2-r2 bfi_r2-r0_i_i and_r3-r2-r1
lsl_r0-r1-r2 sub_r2-r1-r2 sub_r3-r0-r2 add_r2-r3-r2 mov_r3-r2	lsl_r3-r1-r2
tst_r0-r1 eor_ne_r2-r2-r3 mvn_r1-r2 orr_r1-r2-r1 ror_r1-r1-r1	eor_r1-r1-r1
mov_r0-r1 add_r0-r0-r0 bfi_r0-r0_i_i ror_r2-r0-r1 ror_r2-r2-r0	add_r0-r1-r1 bfi_r0-r0_i_i ror_r2-r0-r1 ror_r2-r2-r0
tst_r0_i sub_eq_r1-r2-r3 bfi_r0-r3_i_i and_r3-r0-r1	bfi_r0-r3_i_i sub_r1-r2-r3 and_r3-r0-r1
eor_r0-r1-r2 and_r3-r2-r3 bic_r2-r0-r3 bic_r1-r2-r3	eor_r0-r1-r2 and_r3-r2-r3 bic_r1-r0-r3
add_r0-r1-r1 bfi_r2-r0_i_i bfi_r0-r0_i_i rsb_r1-r2-r0_ror_i	add_r0-r1-r1 bfi_r2-r0_i_i rsb_r1-r2-r0_ror_i
eor_r0-r0-r1 eor_r2-r2-r3_lsl_i orr_r2-r2-r0 and_r1-r0-r2	eor_r1-r0-r1
bic_r0-r1-r2 mov_r2-r3 ror_r2-r0-r2 sub_r1-r2-r1	bic_r0-r1-r2 ror_r2-r0-r3 sub_r1-r2-r1
mov_r0-r1 bfi_r2-r0_i_i mov_r1-r2	bfi_r2-r1_i_i mov_r1-r2
bfi_r0-r0_i_i add_r1-r0-r2 bic_r0-r1-r3 rsb_r3-r0-r3	add_r1-r0-r2 bic_r0-r1-r3 rsb_r3-r0-r3
mvn_r0-r1 bic_r0-r1-r0 rsb_r2-r1-r0 bic_r1-r2-r1 mov_r3-r1	sub_r3-r3-r3
mov_r0-r1 and_r2-r0-r3 add_r2-r0-r2	and_r2-r1-r3 add_r2-r1-r2
asr_r0-r1-r2 add_r1-r0-r0_ror_i sub_r0-r2-r1 mvn_r1-r0 orr_r3-r1-r2	asr_r0-r1-r2 add_r1-r0-r0_ror_i sub_r0-r2-r1 unk
cmp_r0-r1 orr_ge_r2-r0-r1 eor_r2-r1-r2 orr_r1-r1-r2	cmp_r0-r1 eor_ge_r2-r0-r1 orr_r1-r1-r2
add_r0-r1-r2 bfi_r3-r3_i_i mov_r2-r3 bic_r2-r0-r2 add_r3-r1-r2	add_r0-r1-r2 bic_r2-r0-r3 add_r3-r1-r2
tst_r0-r1 and_eq_r2-r1-r0 orr_eq_r2-r0-r2 orr_r0-r2-r0 asr_r1-r0-r2	tst_r0-r1 bic_ge_r2-r0-r1 orr_r0-r2-r0 asr_r1-r0-r2
mov_r0-r1 bic_r2-r0-r3 bic_r2-r2-r3 eor_r1-r2-r3_asr_i	bic_r2-r1-r3 eor_r1-r2-r3_asr_i
sub_r0-r1-r0_lsr_i mov_r2-r0 bic_r3-r2-r0 bic_r2-r3-r2 rsb_r0-r2-r3_asr_i	eor_r0-r2-r2
bfi_r0-r0_i_i ror_r1-r0-r0 add_r1-r1-r0 asr_r2-r1-r1	add_r1-r0-r0_ror-r0 asr_r2-r1-r1
mov_r0-r1 bic_r2-r0-r2 bfi_r3-r2_i_i lsl_r3-r3-r3	bic_r2-r1-r2 bfi_r3-r2_i_i lsl_r3-r3-r3
cmp_r0-r1 and_ne_r0-r2-r0 and_eq_r0-r2-r1 bfi_r3-r0_i_i	and_r0-r2-r0 bfi_r3-r0_i_i
mvn_r0-r1 orr_r2-r0-r2 mvn_r1-r2 bfi_r1-r1_i_i	unk mvn_r1-r2 bfi_r1-r1_i_i
cmp_r0_i mvn_cc_r1-r0 mvn_cs_r1-r2 and_r2-r3-r1_ror_i add_r0-r0-r0 bic_r1-r0-r2	mov_r0-r0 mvn_cs_r1-r2 and_r2-r3-r1_ror_i add_r0-r0-r0 bic_r1-r0-r2
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r2 lsr_r1-r1-r2	mov_r1-r2 mvn_r1-r2 lsr_r1-r1-r2
and_r0-r1-r2_ror_i add_r2-r2-r2 sub_r2-r0-r2 eor_r1-r1-r2 orr_r0-r1-r2	and_r0-r1-r2_ror_i add_r2-r2-r2 sub_r2-r0-r2 orr_r0-r1-r2
mvn_r0-r1 and_r1-r0-r2 rsb_r2-r1-r0 mvn_r3-r2	orr_r3-r1-r2
bic_r0-r1-r2 mov_r2-r0 sub_r0-r3-r2 bic_r0-r0-r2 and_r3-r0-r2	mov_r3_i
mov_r0-r1 mov_r1-r0 and_r2-r3-r1 rsb_r0-r2-r3	bic_r0-r3-r1
mov_r0-r1 sub_r2-r1-r0 sub_r2-r2-r1 orr_r3-r1-r2	sub_r2-r1_i unk
orr_r0-r0-r1 mvn_r2-r3 and_r3-r1-r0 eor_r1-r3-r2 eor_r0-r1-r0	orr_r0-r0-r1 mvn_r2-r3 eor_r1-r1-r2 eor_r0-r1-r0
mov_r0-r1 cmp_r0-r1 sub_ge_r0-r1-r0 rsb_r0-r2-r0_lsl_i	sub_r0-r2-r2 rsb_r0-r2-r0_ror_i
mov_r0-r1 mov_r1-r0 bfi_r2-r0_i_i and_r0-r1-r2	bfi_r2-r1_i_i and_r0-r1-r2
rsb_r0-r0-r1 mvn_r2-r0 bfi_r1-r1_i_i rsb_r1-r1-r2	rsb_r2-r0-r1_lsl_i mvn_r1-r2
ror_r0-r1-r0 mov_r2-r3 eor_r3-r0-r2	ror_r0-r1-r0 eor_r3-r0-r3
orr_r0-r0-r1_lsr_i bic_r2-r0-r1 mvn_r3-r2 mvn_r1-r3	orr_r2-r0-r1_lsr_i bic_r1-r2-r1
tst_r0-r1 rsb_ne_r2-r2-r0 rsb_eq_r2-r1-r2 bfi_r2-r2_i_i	tst_r0-r1 rsb_eq_r2-r1-r2 rsb_ne_r2-r2-r0
tst_r0_i mov_ne_r1_i mov_eq_r1_i bfi_r2-r1_i_i	mov_r1_i bfi_r2-r1_i_i
bic_r0-r0-r1 bic_r2-r1-r0 sub_r2-r0-r2 bic_r2-r2-r1	bic_r0-r0-r1 sub_r2-r0-r1 bic_r2-r2-r1
mvn_r0-r1 sub_r2-r3-r1 sub_r0-r0-r2 bic_r3-r0-r2 orr_r2-r3-r1_asr_i	sub_r2-r3-r1 mvn_r0-r3 bic_r3-r0-r2 orr_r2-r3-r1_asr_i
tst_r0_i add_eq_r1-r1-r2_ror_i mvn_eq_r1-r3 mov_r2-r1 eor_r3-r2-r1_ror_i mvn_r1-r3 sub_r0-r1-r2	tst_r0_i mvn_eq_r1-r3 mov_r2-r1 eor_r3-r2-r1_ror_i mvn_r1-r3 sub_r0-r1-r2
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 bfi_r2-r2_i_i	mvn_r2-r1 bfi_r2-r2_i_i
add_r0-r1-r2 and_r0-r3-r0_lsl_i bfi_r1-r0_i_i add_r0-r3-r1 mov_r2-r0	add_r0-r1-r2 and_r0-r3-r0_lsl_i bfi_r1-r0_i_i add_r2-r1-r3
cmp_r0-r1 and_ne_r2-r0-r2_ror_i and_eq_r2-r2-r0_ror_i sub_r3-r1-r2 bfi_r3-r3_i_i	cmp_r0-r1 and_ne_r2-r0-r2_ror_i and_eq_r2-r2-r1_ror_i sub_r3-r1-r2
add_r0-r0-r1 rsb_r0-r2-r0 bic_r3-r1-r0 bic_r0-r3-r1	bic_r0-r0-r0
add_r0-r1-r1_lsl_i lsl_r1-r2-r0 and_r0-r1-r0 bfi_r0-r0_i_i asr_r0-r1-r0	add_r0-r1-r1_lsl_i lsl_r1-r2-r0 add_r0-r1_i
tst_r0-r1 mov_ne_r0-r2 eor_ne_r0-r2-r1 rsb_r0-r2-r0_ror_i bic_r2-r2-r0	tst_r0-r1 eor_ne_r0-r2-r1 rsb_r0-r2-r0_ror_i bic_r2-r2-r0
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 bfi_r2-r1_i_i bfi_r2-r2_i_i	mvn_r1-r0 bfi_r2-r1_i_i bfi_r2-r2_i_i
tst_r0-r1 mvn_eq_r2-r0 mvn_r1-r2 mvn_r3-r1	tst_r0-r1 mvn_r3-r0 rsb_ne_r3-r2-r2_lsl_i
orr_r0-r1-r2 bic_r2-r0-r1 bic_r3-r2-r0 rsb_r0-r3-r0_lsr_i add_r0-r2-r0	orr_r0-r1-r2 bic_r2-r0-r1 mov_r0-r0_lsr_i add_r0-r2-r0
ror_r0-r0-r1 cmp_r2_i eor_ls_r0-r0-r2 add_r0-r3-r0_lsl_i	ror_r0-r0-r1 cmp_r2_i sub_cs_r0-r3-r0_lsl_i
mvn_r0-r1 mov_r2-r0 bfi_r0-r3_i_i orr_r1-r2-r0_lsl_i	mvn_r0-r1 orr_r1-r0-r3_lsl_i
lsl_r0-r0-r0 bic_r1-r0-r2 and_r3-r2-r0 and_r1-r3-r1	eor_r1-r0-r0
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 add_r0-r0-r0_asr_i add_r2-r0-r1 rsb_r1-r2-r3	mvn_r0-r1 add_r0-r0-r0_asr_i add_r2-r0-r1 rsb_r1-r2-r3
tst_r0-r1 mvn_eq_r2-r0 mvn_r0-r2 lsl_r0-r0-r0 mov_r1-r0 mvn_r3-r1	tst_r0-r1 mvn_ne_r0-r2 lsl_r0-r0-r0 mvn_r3-r0
cmp_r0_i and_cs_r1-r1-r2_lsr_i lsr_r2-r3-r1 mov_r0-r2 bfi_r1-r0_i_i	cmp_r0_i and_cs_r1-r1-r2_lsr_i lsr_r2-r3-r1 bfi_r1-r2_i_i
lsr_r0-r1-r0 bic_r2-r0-r3 asr_r1-r3-r1 eor_r3-r2-r1 and_r1-r2-r3	lsr_r0-r1-r0 bic_r2-r0-r3 asr_r1-r3-r1 bic_r1-r2-r1
tst_r0_i mov_ne_r1-r2 sub_r3-r3-r1 bic_r1-r1-r3 and_r2-r1-r3	eor_r2-r3-r3
tst_r0_i mov_eq_r1-r0 lsl_r2-r1-r2 bic_r3-r2-r1	lsl_r2-r0-r2 bic_r3-r2-r0
lsr_r0-r1-r2 orr_r0-r2-r0 mov_r2-r0 mvn_r1-r2	lsr_r0-r1-r2 orr_r0-r2-r0 mvn_r1-r0
mov_r0-r1 eor_r1-r1-r0 asr_r0-r0-r1 asr_r2-r0-r0	asr_r2-r1-r1
bic_r0-r1-r2 orr_r0-r0-r1 mvn_r1-r0 rsb_r1-r1-r3 sub_r2-r1-r3	mvn_r1-r1 rsb_r1-r1-r3 sub_r2-r1-r3
mvn_r0-r1 bfi_r2-r0_i_i bic_r1-r3-r0 orr_r3-r1-r2_asr_i	mvn_r0-r1 bic_r1-r3-r0 orr_r3-r1-r2_asr_i
tst_r0_i and_eq_r0-r0-r1 bfi_r2-r0_i_i	and_r0-r0-r1 bfi_r2-r0_i_i
tst_r0-r1 mov_eq_r2-r0 and_r2-r1-r2 and_r0-r2-r3 bic_r2-r0-r1	sub_r2-r1-r1
eor_r0-r1-r0 eor_r2-r3-r0 bic_r0-r2-r3 mvn_r2-r0	eor_r0-r1-r0 unk
bfi_r0-r0_i_i rsb_r1-r0-r1_ror_i orr_r0-r0-r2 sub_r3-r0-r1_lsr_i	rsb_r1-r0-r1_ror_i orr_r0-r0-r2 sub_r3-r0-r1_lsr_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 mov_r0-r1	mvn_r0-r3
sub_r0-r1-r2 eor_r1-r2-r3_lsr_i orr_r3-r0-r1_lsl_i mov_r0-r3 add_r3-r0-r1_ror_i	sub_r0-r1-r2 eor_r1-r2-r3_lsr_i orr_r3-r0-r1_lsl_i add_r3-r3-r1_ror_i
eor_r0-r0-r1_lsr_i mov_r2-r3 rsb_r1-r0-r2_lsr_i mvn_r2-r1 mvn_r0-r2	eor_r0-r0-r1_lsr_i rsb_r0-r0-r3_lsr_i
mov_r0-r1 cmp_r2_i rsb_cs_r3-r2-r0_ror_i orr_r2-r3-r0	rsb_r3-r2-r1_ror_i orr_r2-r3-r1
ror_r0-r1-r2 mov_r2-r3 add_r1-r0-r0 bic_r0-r3-r1 orr_r1-r0-r2_asr_i	ror_r0-r1-r2 add_r1-r0-r0 bic_r0-r3-r1 orr_r1-r0-r3_asr_i
cmp_r0-r1 mov_ne_r1-r2 mov_eq_r1-r0_asr_i bfi_r0-r1_i_i eor_r0-r1-r0 orr_r0-r3-r0_lsl_i mvn_r3-r0	mvn_r3-r3
eor_r0-r0-r1 bic_r2-r0-r1 bfi_r1-r1_i_i rsb_r3-r1-r2_lsr_i	bic_r2-r0-r1 rsb_r3-r1-r2_lsr_i
rsb_r0-r1-r2 add_r3-r0-r2 bic_r0-r3-r1 lsl_r0-r0-r3 bfi_r3-r0_i_i	rsb_r3-r1-r2_lsl_i rsb_r0-r0-r0 bfi_r3-r0_i_i
eor_r0-r1-r2 bic_r3-r0-r1 bic_r2-r3-r1 rsb_r1-r2-r0 mov_r0-r1	eor_r0-r1-r2 and_r0-r1-r0
mov_r0-r1 mvn_r2-r0 lsr_r1-r3-r0 sub_r1-r2-r1	mvn_r2-r1 lsr_r1-r3-r1 sub_r1-r2-r1
cmp_r0-r1 rsb_cc_r0-r0-r2 lsr_r2-r1-r2 bfi_r3-r2_i_i bfi_r2-r3_i_i sub_r1-r0-r2	cmp_r0-r1 rsb_cc_r0-r0-r2 lsr_r2-r1-r2 bfi_r2-r3_i_i sub_r1-r0-r2
bfi_r0-r1_i_i bic_r1-r0-r2 bic_r3-r1-r3 bic_r0-r1-r3	bfi_r0-r1_i_i bic_r1-r0-r2 and_r0-r3-r1
mvn_r0-r1 bic_r0-r2-r0 and_r2-r3-r0_lsl_i asr_r2-r2-r2	and_r0-r1-r2 and_r2-r3-r0_lsl_i
mov_r0-r1 cmp_r2-r1 mvn_cc_r2-r0 mvn_r3-r2	cmp_r2-r1 mvn_cc_r2-r1 mvn_r3-r2
bic_r0-r1-r0 and_r2-r0-r1 mov_r0-r2	bic_r0-r1-r0
bic_r0-r0-r1 lsl_r2-r0-r0 eor_r0-r0-r1_ror_i bic_r3-r2-r0 and_r3-r2-r3_lsr_i	mov_r3_i
tst_r0_i eor_ne_r1-r0-r1 eor_eq_r1-r2-r3 and_r1-r1-r3 bfi_r1-r1_i_i bfi_r1-r1_i_i	eor_r1-r2-r3 and_r1-r1-r3 bfi_r1-r1_i_i bfi_r1-r1_i_i
mvn_r0-r1 bic_r2-r1-r0 bic_r1-r2-r1 asr_r3-r2-r1 bic_r0-r1-r3	and_r0-r1_i
mvn_r0-r1 mvn_r2-r0 and_r1-r3-r0 bic_r3-r1-r3 and_r0-r2-r3	eor_r0-r2-r2
mov_r0-r1 bfi_r2-r0_i_i mov_r3-r2	bfi_r2-r1_i_i mov_r3-r2
lsl_r0-r1-r2 lsr_r0-r0-r2 eor_r0-r1-r0_lsl_i bic_r3-r0-r2 bfi_r2-r3_i_i	lsr_r0-r0-r0 eor_r0-r1-r0_lsl_i bic_r3-r0-r2 bfi_r2-r3_i_i
bfi_r0-r1_i_i sub_r0-r0-r2_lsl_i mov_r2-r0 ror_r0-r2-r2	bfi_r0-r1_i_i sub_r0-r0-r2_lsl_i ror_r0-r0-r0
ror_r0-r1-r1 bfi_r0-r0_i_i mvn_r1-r0 asr_r2-r0-r0 and_r0-r1-r2	ror_r0-r1-r1 unk eor_r0-r3-r3_asr_i
cmp_r0-r1 mov_ls_r2-r3 mov_r3-r0 bic_r3-r3-r2 rsb_r0-r3-r2_asr_i bfi_r3-r0_i_i	cmp_r0-r1 mov_ls_r2-r3 bic_r3-r0-r2 rsb_r0-r3-r2_asr_i bfi_r3-r0_i_i
mov_r0-r1 add_r1-r0-r2 bfi_r3-r1_i_i and_r1-r0-r1 bic_r0-r1-r3	add_r0-r1-r2 bfi_r3-r0_i_i and_r1-r0-r1 bic_r0-r1-r3
tst_r0-r1 orr_ne_r1-r2-r0 orr_eq_r1-r1-r2 mvn_r3-r1 bic_r3-r1-r3	mvn_r3-r2 tst_r0-r1 orr_ne_r1-r0-r0 unk
tst_r0_i mov_ne_r1-r2_lsr_i mov_eq_r1_i orr_r0-r3-r2_lsr_i and_r2-r1-r0 lsl_r1-r2-r2	and_r1-r3_i orr_r1-r1-r2_lsr_i lsl_r1-r1-r1
lsr_r0-r1-r0 add_r1-r1-r0 eor_r2-r0-r1_lsr_i mvn_r0-r1 orr_r1-r0-r2	lsr_r0-r1-r0 add_r1-r1-r0 eor_r2-r0-r1_lsr_i unk
rsb_r0-r1-r2 sub_r1-r2-r0 bic_r3-r3-r1 mvn_r2-r3	unk
tst_r0-r1 sub_ne_r2-r0-r2 sub_eq_r2-r2-r3_ror_i bfi_r0-r0_i_i eor_r0-r2-r0	tst_r0-r1 sub_eq_r2-r2-r3_ror_i sub_ne_r2-r0-r2 eor_r0-r2-r0
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r3 bic_r1-r0-r1 orr_r0-r3-r1_ror_i	and_r1-r0-r3 orr_r0-r3-r1_ror_i
mvn_r0-r1 sub_r2-r3-r1 and_r3-r2-r0 and_r1-r3-r1	mov_r1_i
bic_r0-r1-r2 mov_r1-r0 mvn_r3-r0 bic_r2-r1-r3	bic_r2-r1-r2
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 mvn_r1-r2	sub_r0-r0_i ror_r1-r0_i
asr_r0-r1-r1 and_r2-r0-r1 bic_r0-r3-r1 sub_r1-r0-r2 mov_r0-r1	asr_r0-r1-r1 and_r2-r0-r1 bic_r0-r3-r1 sub_r0-r0-r2
cmp_r0-r1 mvn_cc_r2-r0 mvn_cs_r2-r1 bic_r3-r0-r2 bfi_r3-r3_i_i	cmp_r0-r1 mvn_cc_r2-r0 mvn_cs_r2-r1 bic_r3-r0-r2
tst_r0-r1 orr_ne_r0-r1-r2 orr_eq_r0-r1-r2 lsl_r1-r0-r0	orr_r0-r1-r2 lsl_r1-r0-r0
orr_r0-r1-r2 sub_r2-r0-r2 mov_r3-r0 bic_r1-r3-r2	mov_r1-r2
orr_r0-r0-r1_ror_i bic_r2-r2-r0 eor_r1-r0-r3 bic_r1-r2-r1	orr_r0-r0-r1_ror_i orr_r1-r0-r3 bic_r1-r2-r1
orr_r0-r1-r2 bic_r3-r2-r0 bic_r3-r1-r3 rsb_r3-r2-r3_asr_i	rsb_r3-r2-r1_asr_i
cmp_r0_i mov_cc_r1-r2 mov_cs_r1-r0_lsl_i bic_r2-r3-r1 bfi_r1-r2_i_i	mov_r1-r0_lsl_i bic_r2-r3-r1 bfi_r1-r2_i_i
cmp_r0-r1 mvn_ge_r0-r2 mov_r1-r0 bic_r2-r1-r3	cmp_r0-r1 mvn_ge_r0-r2 bic_r2-r0-r3
sub_r0-r0-r1 bfi_r2-r0_i_i bfi_r3-r2_i_i mvn_r2-r3	rsb_r0-r0-r1 bfi_r3-r0_i_i mvn_r2-r3
and_r0-r0-r1 mvn_r2-r0 bic_r3-r0-r2 ror_r2-r3-r2	and_r0-r0-r1 mvn_r2-r0 ror_r2-r0-r2
add_r0-r0-r0_lsl_i bfi_r1-r0_i_i bfi_r1-r1_i_i mvn_r2-r1	mvn_r2-r1 bfi_r2-r2_i_i
eor_r0-r1-r2 rsb_r0-r0-r3_ror_i mov_r3-r0 bic_r0-r3-r0 sub_r0-r1-r0	sub_r0-r1_i
and_r0-r1-r2 rsb_r3-r1-r0 and_r1-r0-r1 add_r3-r3-r1	and_r0-r1-r2 rsb_r3-r1-r0_lsl_i
cmp_r0_i mov_ge_r1_i and_cs_r1-r2-r3_asr_i orr_r2-r2-r1	mov_r1_i and_r1-r2-r3_asr_i orr_r3-r2-r1
tst_r0_i mov_ne_r0-r1 mov_eq_r0_i mov_r2-r0 sub_r0-r0-r2 ror_r1-r0-r2	mov_r1_i
mvn_r0-r1 mvn_r1-r0 bfi_r0-r1_i_i mov_r1-r0	mvn_r0-r1 bfi_r0-r1_i_i mov_r1-r0
bic_r0-r1-r2 mov_r1-r2 rsb_r0-r2-r0_ror_i orr_r2-r1-r0_asr_i	bic_r0-r1-r2 rsb_r0-r2-r0_ror_i orr_r2-r2-r0_asr_i
bfi_r0-r0_i_i orr_r1-r0-r1_lsr_i mov_r0-r1 eor_r1-r1-r0	eor_r1-r1-r1
add_r0-r1-r2 mov_r2-r1 mov_r1-r2 add_r2-r1-r0 mvn_r0-r2	add_r0-r1-r2 add_r2-r0-r1 mvn_r0-r2
mvn_r0-r1 lsl_r2-r3-r1 mvn_r1-r0 eor_r0-r1-r2	lsl_r2-r3-r1 eor_r0-r1-r2
rsb_r0-r1-r2 mov_r3-r0 bic_r2-r3-r0 sub_r2-r0-r2	rsb_r2-r1-r2
tst_r0_i mov_eq_r1-r2_lsl_i mvn_r3-r1 eor_r3-r3-r1_lsr_i	mov_r1-r2_lsl_i mvn_r3-r1 eor_r3-r3-r1_lsr_i
tst_r0-r1 rsb_ne_r0-r1-r2 sub_ne_r0-r3-r2 bfi_r2-r0_i_i	tst_r0-r1 sub_ne_r0-r3-r2 bfi_r2-r0_i_i
tst_r0-r1 and_ne_r2-r1-r0_lsr_i mov_eq_r2_i mov_r0-r2 mov_r2-r0	tst_r0-r1 and_ne_r2-r1-r0_lsr_i mov_eq_r2_i
tst_r0_i rsb_eq_r1-r2-r3_asr_i add_r1-r2-r1_asr_i sub_r1-r1-r0 sub_r2-r1-r2_asr_i	rsb_r1-r2-r3_asr_i add_r1-r2-r1_asr_i sub_r1-r1-r0 sub_r2-r1-r2_asr_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 add_r1-r1-r3_lsr_i orr_r0-r1-r0	add_r0-r1-r3_lsr_i unk
tst_r0-r1 sub_ne_r2-r0-r2 sub_eq_r2-r0-r2 lsr_r2-r2-r2 bic_r3-r2-r0 mov_r0-r3	sub_r2-r0-r2 lsr_r2-r2-r2 bic_r3-r2-r0 mov_r0-r3
ror_r0-r1-r2 mvn_r1-r0 rsb_r3-r3-r1 mov_r0-r3	ror_r0-r1-r2 mvn_r1-r0 rsb_r0-r3-r1
mov_r0-r1 mov_r1-r2 orr_r2-r1-r2 ror_r0-r0-r2	ror_r0-r1-r2
cmp_r0-r1 mvn_ge_r0-r2 and_r2-r0-r2 sub_r1-r0-r2	cmp_r0-r1 mvn_ge_r0-r2 bic_r1-r0-r2
bfi_r0-r1_i_i rsb_r1-r0-r2 orr_r0-r1-r2 bic_r2-r0-r1 mov_r0-r2	bfi_r0-r1_i_i rsb_r1-r0-r2 bic_r0-r2-r1
sub_r0-r1-r2 mov_r3-r2 mvn_r2-r0 bic_r3-r3-r2	sub_r0-r1-r2 mov_r3-r2 and_r3-r0-r2
orr_r0-r1-r0 tst_r1_i mov_eq_r2-r0_lsr_i and_r2-r0-r2	orr_r0-r1-r0 mov_r2-r0_lsr_i and_r2-r0-r2
cmp_r0-r1 mov_cc_r0-r1 bic_r1-r0-r2 bfi_r0-r1_i_i bfi_r1-r0_i_i	cmp_r0-r1 mov_cc_r0-r1 bic_r1-r0-r2 bfi_r1-r0_i_i
tst_r0_i rsb_ne_r0-r1-r0_lsr_i mov_r2-r3 add_r3-r2-r0	tst_r0_i rsb_ne_r0-r1-r0_lsr_i add_r3-r3-r0
cmp_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r0 add_r1-r1-r1 mov_r3-r1 rsb_r2-r1-r3	sub_r2-r3-r3
mvn_r0-r1 ror_r2-r1-r2 bic_r3-r0-r2 bic_r0-r2-r3	ror_r0-r1-r2
eor_r0-r1-r0 bfi_r1-r1_i_i rsb_r1-r1-r2_ror_i sub_r0-r1-r0	eor_r0-r1-r0 rsb_r1-r1-r2_ror_i sub_r0-r1-r0
bfi_r0-r1_i_i mov_r1-r2 mvn_r3-r0 mov_r0-r1 orr_r3-r3-r0	bfi_r0-r1_i_i unk
asr_r0-r1-r2 lsl_r1-r0-r0 eor_r3-r1-r3 bfi_r1-r3_i_i bfi_r2-r1_i_i	bfi_r2-r3_i_i and_r2-r2-r2
asr_r0-r1-r0 and_r2-r0-r1_asr_i bic_r0-r2-r0	and_r2-r0-r1_asr_i bic_r0-r2-r0
cmp_r0_i mov_lt_r1_i add_r2-r1-r2 and_r1-r2-r3 bic_r2-r3-r1	bic_r1-r1-r0_asr_i add_r2-r1-r2 bic_r2-r3-r2
sub_r0-r1-r2 orr_r3-r1-r2 mvn_r2-r3 sub_r1-r0-r2	unk sub_r1-r1-r0
tst_r0-r1 mov_ne_r1-r2_ror_i bic_r1-r1-r0 bic_r3-r1-r0	tst_r0-r1 mov_ne_r1-r2_ror_i bic_r3-r1-r0
tst_r0-r1 sub_ne_r1-r2-r0 mov_ne_r1_i rsb_r3-r1-r0	tst_r0-r1 mov_ne_r1_i rsb_r3-r1-r0
bfi_r0-r1_i_i mov_r2-r0 add_r3-r2-r2_ror_i mvn_r0-r3	bfi_r0-r1_i_i add_r3-r0-r0_ror_i mvn_r0-r3
tst_r0-r1 and_ne_r2-r0-r1 and_eq_r2-r1-r0 mvn_r0-r2	and_r2-r0-r1 mvn_r0-r2
mvn_r0-r1 tst_r1-r0 mvn_ne_r2-r0 lsr_r3-r2-r2	lsr_r3-r2-r2
tst_r0-r1 mvn_eq_r2-r0 bfi_r2-r2_i_i and_r0-r2-r3	tst_r0-r1 mvn_ge_r2-r0 and_r0-r2-r3
cmp_r0-r1 orr_ls_r0-r2-r3 cmp_r0_i mov_cc_r1_i orr_r2-r1-r3	cmp_r0-r1 orr_ls_r0-r2-r3_lsr_i orr_r2-r1-r3
mov_r0-r1 lsl_r2-r0-r1 orr_r3-r2-r0_asr_i eor_r0-r3-r0_ror_i	lsl_r2-r1-r1 orr_r3-r2-r1_asr_i eor_r0-r3-r1_ror_i
tst_r0-r1 orr_ne_r1-r0-r2_asr_i mov_ne_r1-r2 and_r1-r2-r1	tst_r0-r1 mov_ne_r1-r2 and_r1-r2-r1
mov_r0-r1 eor_r1-r0-r2 mov_r3-r1	eor_r1-r1-r2 mov_r3-r1
tst_r0_i mov_ne_r1-r2 bic_r0-r1-r3 ror_r0-r1-r0	bic_r0-r1-r3 ror_r0-r1-r0
sub_r0-r1-r2_asr_i bic_r1-r0-r3 orr_r0-r1-r0	sub_r0-r1-r2_asr_i
lsl_r0-r1-r1 mov_r2-r0 orr_r0-r3-r2_ror_i bic_r0-r2-r0	lsl_r2-r1-r1 orr_r0-r3-r2_ror_i bic_r0-r2-r0
add_r0-r1-r2 bfi_r0-r0_i_i bfi_r3-r0_i_i sub_r1-r0-r3_lsl_i orr_r3-r0-r1	add_r0-r1-r2 bfi_r0-r0_i_i orr_r3-r0-r3_lsl_i
eor_r0-r1-r0_asr_i mvn_r2-r0 orr_r3-r2-r1 bic_r1-r3-r2	eor_r0-r1-r0_asr_i mvn_r2-r0 bic_r1-r1-r2
lsr_r0-r1-r2 sub_r1-r3-r0 eor_r2-r3-r1 and_r0-r2-r1	sub_r0-r3-r1_lsr-r2 bic_r0-r0-r3
cmp_r0_i mov_ne_r0_i mvn_r1-r0 bic_r2-r1-r0 orr_r0-r0-r2	mvn_r0_i
cmp_r0_i and_lt_r1-r2-r0_ror_i mov_r2-r1 mov_r0-r2	cmp_r0_i and_lt_r1-r2-r0_ror_i mov_r0-r1
bfi_r0-r1_i_i bfi_r2-r0_i_i add_r0-r2-r3 orr_r2-r0-r2 mvn_r3-r2	bfi_r2-r0_i_i add_r0-r2-r3 orr_r2-r0-r2 mvn_r3-r2
tst_r0-r1 mov_ne_r1-r2_lsl_i mov_r3-r1 sub_r1-r1-r3	rsb_r1-r3-r3
asr_r0-r1-r1 mvn_r2-r0 mvn_r1-r2 mvn_r3-r1	asr_r0-r1-r1 mvn_r3-r0
lsr_r0-r1-r0 add_r1-r1-r0_asr_i bic_r2-r1-r0 mvn_r0-r2 mvn_r3-r0	lsr_r0-r1-r0 add_r1-r1-r0_asr_i bic_r2-r1-r0 bic_r3-r2-r0
tst_r0_i eor_eq_r1-r0-r1 mov_r2-r1	eor_r1-r0-r1 mov_r2-r1
mov_r0-r1 mov_r1-r0 mvn_r0-r1	mvn_r0-r1
tst_r0_i mov_ne_r1-r2 mov_eq_r1-r2_lsl_i eor_r2-r2-r1_ror_i orr_r0-r0-r2 bic_r2-r2-r0	rsb_r2-r0-r0
tst_r0-r1 sub_eq_r1-r0-r1 bfi_r2-r1_i_i eor_r2-r3-r2 bfi_r0-r2_i_i sub_r1-r3-r0	eor_r1-r1-r1_lsr_i bfi_r2-r1_i_i eor_r2-r3-r2 bfi_r0-r2_i_i sub_r1-r3-r0
tst_r0-r1 sub_eq_r2-r0-r2 ror_r0-r3-r2 eor_r2-r2-r0_ror_i eor_r3-r2-r0_ror_i	tst_r0-r1 sub_eq_r2-r0-r2 eor_r2-r2-r0_ror_i eor_r3-r2-r0_ror_i
add_r0-r1-r0 rsb_r2-r1-r0 asr_r3-r0-r2 lsl_r1-r0-r3	add_r3-r1-r0 asr_r1-r3-r0 lsl_r1-r3-r1
cmp_r0-r1 eor_cc_r2-r0-r2 mov_r1-r2 and_r2-r1-r0	cmp_r0-r1 eor_cc_r2-r0-r2 and_r2-r2-r0
orr_r0-r1-r2 eor_r0-r2-r0 orr_r1-r0-r2 bfi_r2-r1_i_i asr_r3-r2-r0	bic_r0-r1-r2 orr_r1-r0-r2 bfi_r2-r1_i_i asr_r3-r2-r0
orr_r0-r0-r1_lsl_i rsb_r0-r0-r1 ror_r2-r0-r0 add_r1-r2-r2 mov_r2-r1	orr_r0-r0-r1_lsl_i rsb_r0-r0-r1 ror_r2-r0-r0 add_r2-r2-r2
and_r0-r1-r2_lsr_i bfi_r1-r1_i_i bfi_r0-r0_i_i eor_r3-r0-r1_lsr_i eor_r3-r0-r3	bfi_r1-r1_i_i mov_r3-r1_lsr_i
rsb_r0-r1-r2 bfi_r1-r0_i_i bic_r1-r1-r0 mvn_r2-r1 bfi_r3-r2_i_i	rsb_r0-r1-r2 bic_r1-r1-r0 mvn_r2-r1 bfi_r3-r2_i_i
add_r0-r1-r0_lsl_i asr_r2-r0-r3 add_r1-r3-r2 mov_r3-r1	add_r0-r1-r0_lsl_i asr_r2-r0-r3 add_r3-r3-r2
tst_r0_i mvn_ne_r1-r2 add_r3-r1-r1 eor_r1-r3-r1	eor_r1-r1-r1_lsl_i
cmp_r0-r1 mov_eq_r2-r1 tst_r2_i add_ne_r3-r1-r1_ror_i ror_r3-r3-r3	ror_r3-r3-r3
bic_r0-r1-r2 ror_r2-r2-r0 eor_r0-r1-r2 bic_r0-r2-r0 bfi_r3-r0_i_i	bic_r0-r1-r2 ror_r2-r2-r0 and_r0-r1-r2 bfi_r3-r0_i_i
tst_r0_i and_ne_r1-r1-r2 and_eq_r1-r2-r3 mov_r0-r1	and_r0-r2-r3
eor_r0-r1-r0_asr_i sub_r2-r3-r0 eor_r3-r1-r2_lsl_i bic_r1-r3-r1 mvn_r2-r1	eor_r0-r1-r0_asr_i sub_r2-r3-r0 eor_r3-r1-r2_lsl_i unk
tst_r0_i mvn_ne_r0-r1 lsl_r0-r2-r0 orr_r0-r2-r0	orr_r0-r2-r2_lsl-r0
bic_r0-r0-r1 and_r2-r1-r0 bfi_r1-r1_i_i eor_r2-r1-r2	ror_r2-r1_i
cmp_r0_i mvn_ge_r0-r1 and_r2-r0-r1 and_r3-r0-r2 rsb_r1-r0-r3	cmp_r0_i mvn_ge_r0-r1 and_r2-r0-r1 rsb_r1-r0-r2
mov_r0-r1 bfi_r1-r0_i_i eor_r2-r1-r3_lsl_i eor_r2-r1-r2 rsb_r3-r2-r3	sub_r3-r3-r3_lsl_i
and_r0-r1-r2_lsl_i bfi_r2-r2_i_i eor_r1-r1-r2 orr_r2-r0-r1	and_r0-r1-r2_lsl_i eor_r1-r1-r2 orr_r2-r0-r1
bfi_r0-r1_i_i bic_r2-r0-r1 mov_r1-r2 bfi_r3-r1_i_i	unk
orr_r0-r1-r2 orr_r1-r1-r2 add_r3-r1-r0_asr_i	orr_r0-r1-r2 add_r3-r0-r0_asr_i
asr_r0-r1-r2 mov_r2-r0 mov_r3-r0 bic_r0-r3-r2	mov_r0_i
mvn_r0-r1 orr_r1-r0-r2 mvn_r3-r1 mov_r0-r3	bic_r0-r1-r2
mvn_r0-r1 bic_r2-r0-r1 eor_r0-r3-r0 eor_r1-r2-r0 mov_r3-r1	mvn_r0-r1 bic_r2-r0-r1 eor_r0-r3-r0 eor_r3-r0-r2
tst_r0-r1 eor_eq_r1-r2-r0 mvn_r0-r1 mov_r1-r0 add_r1-r1-r1	tst_r1-r0 eor_eq_r1-r2-r0 mvn_r0-r1 add_r1-r0-r0
mvn_r0-r1 add_r2-r3-r3_lsl_i eor_r3-r0-r3 eor_r3-r2-r3 eor_r1-r0-r3	mvn_r0-r1 add_r2-r3-r3_lsl_i eor_r1-r2-r3
and_r0-r1-r2_lsr_i bic_r1-r0-r2 bic_r3-r1-r2 mvn_r1-r3	and_r0-r1-r2_lsr_i unk
tst_r0_i orr_eq_r1-r1-r2_lsl_i add_r0-r3-r1_ror_i and_r1-r1-r0	orr_r1-r1-r2_lsl_i add_r0-r3-r1_ror_i and_r1-r1-r0
tst_r0-r1 mov_ne_r1-r0 mvn_ne_r1-r2 sub_r2-r1-r3	tst_r0-r1 mvn_ne_r1-r2 sub_r2-r1-r3
cmp_r0_i mov_hi_r1-r0 and_r2-r2-r0 bic_r3-r0-r2 eor_r3-r3-r1	cmp_r0_i mov_hi_r1-r0 bic_r3-r0-r2 eor_r3-r3-r1
bfi_r0-r0_i_i add_r1-r0-r2_lsl_i mvn_r2-r1 mvn_r0-r2	bfi_r0-r0_i_i add_r0-r0-r2_lsl_i
tst_r0-r1 mov_eq_r0-r2 bic_r3-r0-r2 bic_r0-r3-r0 bic_r0-r0-r2 ror_r0-r1-r0	sub_r0-r1_i
bic_r0-r1-r2 mvn_r3-r0 bfi_r0-r3_i_i bic_r3-r3-r0 bic_r1-r0-r3	bic_r0-r1-r2 mvn_r3-r0 bfi_r0-r3_i_i and_r1-r0-r0
bfi_r0-r1_i_i tst_r2_i sub_eq_r0-r0-r1_lsr_i bfi_r2-r0_i_i	sub_r0-r0-r1_lsr_i bfi_r2-r0_i_i
cmp_r0-r1 mvn_eq_r2-r3 bic_r3-r3-r2 bic_r1-r3-r2	cmp_r0-r1 mvn_eq_r2-r3 bic_r1-r3-r2
rsb_r0-r1-r2 and_r3-r0-r2 bic_r1-r2-r3 orr_r3-r3-r1	and_r3-r2-r2
tst_r0_i mvn_eq_r1-r2 sub_r0-r3-r1_ror_i eor_r0-r0-r3	mvn_r1-r2 sub_r0-r3-r1_ror_i eor_r0-r0-r3
lsr_r0-r1-r2 bic_r1-r3-r0 lsr_r2-r1-r1 bfi_r2-r2_i_i bfi_r3-r2_i_i	lsr_r0-r1-r2 bic_r1-r3-r0 lsr_r2-r1-r1 bfi_r3-r2_i_i
bic_r0-r1-r0 orr_r2-r0-r2_lsr_i mov_r3-r2 and_r3-r3-r0 add_r1-r3-r3	bic_r3-r1-r0 add_r1-r3-r3
bic_r0-r0-r1 bic_r2-r0-r1 bfi_r3-r2_i_i add_r1-r3-r3 bfi_r1-r1_i_i	add_r1-r3-r3 unk
bfi_r0-r0_i_i bic_r1-r0-r2 and_r3-r1-r2_asr_i asr_r0-r3-r2	bic_r1-r0-r2 and_r3-r1-r2_asr_i asr_r0-r3-r2
cmp_r0-r1 eor_ne_r2-r1-r0 mvn_r3-r1 bic_r1-r3-r2 bic_r3-r1-r3	rsb_r3-r1-r1
orr_r0-r1-r2 orr_r0-r0-r2 orr_r2-r2-r0 add_r3-r3-r2_ror_i eor_r0-r3-r2	orr_r0-r1-r2 add_r3-r3-r0_ror_i eor_r0-r3-r0
mvn_r0-r1 orr_r2-r2-r1 eor_r2-r0-r2_lsl_i mov_r1-r2	mvn_r0-r1 orr_r2-r2-r1 eor_r1-r0-r2_lsl_i
bic_r0-r1-r2 bic_r0-r0-r1 and_r2-r0-r1 add_r3-r0-r2	eor_r3-r0-r0
tst_r0_i and_ne_r1-r0-r1 and_eq_r1-r0-r1_ror_i bic_r2-r1-r0	bic_r2-r1-r1
cmp_r0_i mov_cs_r1-r0 bic_r2-r0-r1 bic_r3-r2-r3 bic_r1-r1-r3	mov_r1-r0
mov_r0-r1 orr_r0-r1-r0_ror_i bfi_r2-r0_i_i mov_r1-r2 bfi_r2-r1_i_i	mov_r0-r1 orr_r0-r1-r0_ror_i bfi_r2-r0_i_i and_r2-r2-r2
and_r0-r1-r0 bic_r2-r0-r3 orr_r0-r0-r2 bfi_r1-r0_i_i add_r2-r2-r1	and_r0-r1-r0 bfi_r1-r0_i_i bic_r2-r0-r3 add_r2-r2-r1
bic_r0-r1-r2 tst_r2-r1 mov_eq_r1-r0 lsr_r1-r3-r1	bic_r0-r1-r2 lsr_r1-r3-r1
tst_r0-r1 mov_ne_r1_i bic_r2-r0-r3 bic_r3-r2-r0 and_r0-r1-r3	bic_r0-r3-r3
and_r0-r1-r0_ror_i orr_r2-r3-r1 bic_r1-r3-r2 and_r3-r0-r1 eor_r3-r2-r3	orr_r3-r1-r3
eor_r0-r1-r2_lsr_i sub_r2-r0-r2_ror_i mov_r3-r2 sub_r0-r3-r2_lsl_i bfi_r1-r0_i_i	add_r0-r1-r2_asr_i sub_r2-r0-r2_asr_i bfi_r1-r2_i_i
bfi_r0-r0_i_i mvn_r1-r0 mov_r2-r1 ror_r3-r2-r2	bfi_r0-r0_i_i mvn_r1-r0 ror_r3-r1-r1
asr_r0-r1-r0 bfi_r0-r0_i_i eor_r0-r0-r1 bfi_r2-r0_i_i	asr_r0-r1-r0 add_r0-r0-r1 bfi_r2-r0_i_i
sub_r0-r1-r0 and_r0-r0-r2 and_r1-r3-r0_lsl_i eor_r1-r3-r1_lsl_i bic_r2-r1-r2	bic_r2-r3-r2
mvn_r0-r1 orr_r2-r1-r0 and_r1-r0-r2	mvn_r0-r1 orr_r1-r0-r0
cmp_r0-r1 mov_cc_r1_i bfi_r0-r1_i_i bic_r2-r1-r0 and_r3-r2-r0 add_r2-r3-r3	mov_r2_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 bic_r2-r2-r0 lsl_r2-r1-r2 and_r3-r2-r3 mov_r2-r3	tst_r0_i mvn_r1-r2 bic_r2-r2-r0 lsl_r2-r1-r2 and_r3-r2-r3 mov_r2-r3
cmp_r0-r1 mov_ne_r1-r2 and_r3-r0-r1 mov_r2-r3 sub_r2-r0-r2	cmp_r0-r1 mov_ne_r1-r2 and_r3-r0-r1 sub_r2-r0-r3
tst_r0_i sub_ne_r0-r1-r2 rsb_r1-r0-r3	rsb_r1-r0-r3
mov_r0-r1 eor_r1-r1-r0_lsl_i lsr_r2-r1-r1	eor_r1-r1-r1_lsl_i lsr_r2-r1-r1
and_r0-r0-r1 bfi_r2-r0_i_i add_r1-r0-r2 mov_r2-r1	and_r1-r0-r1 bfi_r2-r1_i_i add_r2-r1-r2
bic_r0-r1-r0 eor_r1-r2-r0 orr_r2-r1-r0 bic_r3-r2-r1	bic_r0-r1-r0 and_r3-r0-r2
tst_r0-r1 mov_eq_r2_i bfi_r0-r3_i_i rsb_r0-r3-r0_lsr_i eor_r0-r3-r0 orr_r0-r2-r0	tst_r0-r1 mov_eq_r2_i rsb_r0-r3-r0_lsr_i eor_r0-r3-r0 orr_r0-r2-r0
bfi_r0-r0_i_i add_r0-r1-r0 bfi_r0-r0_i_i bfi_r2-r0_i_i	add_r0-r1-r0 bfi_r2-r0_i_i
bic_r0-r1-r2 bic_r1-r0-r1 rsb_r2-r1-r3 bfi_r2-r2_i_i	mov_r1_i rsb_r2-r1-r3 bfi_r2-r2_i_i
lsr_r0-r1-r2 and_r1-r0-r3_lsl_i add_r1-r0-r1 bfi_r1-r1_i_i bfi_r0-r1_i_i	lsr_r0-r1-r2 orr_r1-r0-r3_lsl_i bfi_r0-r1_i_i
tst_r0-r1 sub_ne_r2-r0-r3_lsl_i sub_eq_r2-r2-r1 sub_r0-r1-r3 bic_r1-r2-r0 bic_r2-r1-r0	tst_r1-r0 sub_ne_r2-r0-r3_lsl_i sub_eq_r2-r2-r1 sub_r0-r1-r3 bic_r2-r2-r0
eor_r0-r1-r0 bfi_r0-r0_i_i mov_r1-r0 mvn_r2-r1	eor_r0-r1-r0 bfi_r0-r0_i_i mvn_r2-r0
mvn_r0-r1 and_r0-r2-r0 eor_r2-r0-r1 bic_r2-r0-r2	eor_r2-r1-r1
cmp_r0_i add_hi_r0-r0-r1 rsb_r1-r1-r2 bic_r0-r0-r1 mov_r1-r0	tst_r0-r0 add_ne_r0-r0-r1 rsb_r1-r1-r2 bic_r1-r0-r1
lsr_r0-r1-r1 bfi_r2-r0_i_i mov_r1-r2 mvn_r0-r1 mvn_r2-r0	lsr_r0-r1-r1 bfi_r2-r0_i_i
tst_r0_i mov_ne_r0-r1_lsr_i mov_eq_r0-r2 bic_r1-r0-r3 mov_r0-r1 ror_r2-r0-r0	bic_r1-r2-r3 ror_r2-r1-r1
tst_r0_i mvn_ne_r1-r2 lsl_r0-r1-r3 rsb_r1-r2-r0_lsl_i eor_r3-r1-r0 bic_r1-r3-r2	lsl_r0-r1-r3 rsb_r1-r2-r0_lsl_i eor_r3-r1-r0 bic_r1-r3-r2
rsb_r0-r0-r1 mov_r1-r0 and_r1-r0-r1 asr_r0-r1-r2 sub_r0-r0-r2	rsb_r0-r0-r1 asr_r0-r0-r2 sub_r0-r0-r2
add_r0-r1-r2 and_r0-r2-r0_ror_i bic_r1-r0-r2 mvn_r3-r1	unk
mvn_r0-r1 bfi_r2-r0_i_i mov_r1-r2 lsr_r1-r1-r2	mvn_r0-r1 bfi_r2-r0_i_i lsr_r1-r2-r2
mov_r0-r1 mvn_r2-r0 bfi_r3-r2_i_i mov_r2-r3 rsb_r1-r2-r3_asr_i	mvn_r2-r1 bfi_r3-r2_i_i rsb_r1-r3-r3_asr_i
sub_r0-r0-r1_ror_i mvn_r2-r0 eor_r2-r2-r0 rsb_r3-r2-r0_asr_i bfi_r3-r3_i_i	sub_r0-r0-r1_ror_i unk rsb_r3-r2-r0_asr_i
sub_r0-r1-r2 orr_r2-r0-r3 mvn_r0-r2 orr_r1-r0-r2	mvn_r1_i
asr_r0-r0-r1 and_r2-r0-r3_lsl_i mov_r0-r2 add_r1-r0-r0	sub_r1-r0-r0
ror_r0-r0-r1 bic_r2-r1-r2 and_r3-r2-r0 mov_r1-r3 mov_r2-r1	ror_r0-r0-r1 bic_r2-r1-r2 and_r2-r0-r2
bic_r0-r1-r0 eor_r1-r2-r0 eor_r3-r1-r0 ror_r3-r3-r0 mov_r2-r3	bic_r0-r1-r0 ror_r2-r2-r0
mov_r0-r1 ror_r2-r0-r0 mvn_r3-r2 sub_r3-r3-r2 bfi_r1-r3_i_i	ror_r2-r1-r1 mvn_r3-r2_lsl_i bfi_r1-r3_i_i
cmp_r0-r1 mov_lt_r2-r1 orr_lt_r2-r1-r3_asr_i ror_r1-r2-r2	cmp_r0-r1 orr_lt_r2-r1-r3_asr_i ror_r1-r2-r2
mov_r0-r1 mov_r1-r2 bic_r0-r0-r1 orr_r2-r0-r1_ror_i	bic_r0-r1-r2 orr_r2-r0-r2_ror_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i bfi_r1-r2_i_i	rsb_r1-r1-r1_lsl_i unk
asr_r0-r1-r2 sub_r1-r2-r3 add_r2-r2-r1 bic_r0-r2-r0	asr_r0-r1-r2 rsb_r2-r3-r2_lsl_i bic_r0-r2-r0
tst_r0-r1 mov_ne_r0_i mov_eq_r0_i bic_r0-r2-r0	lsr_r0-r2_i
cmp_r0-r1 mov_lt_r0_i sub_r2-r1-r0_lsl_i lsr_r0-r1-r2	lsr_r0-r1-r1
mov_r0-r1 bic_r1-r0-r1 eor_r1-r1-r0_ror_i mov_r2-r1	mov_r2-r1_ror_i
mvn_r0-r1 add_r1-r1-r0 and_r2-r1-r2 asr_r2-r1-r2	mvn_r2_i
tst_r0-r1 sub_eq_r2-r1-r0 and_r0-r3-r1 and_r0-r2-r0_lsl_i orr_r0-r0-r2	tst_r0-r1 sub_eq_r2-r1-r0 orr_r0-r2-r2
tst_r0-r1 mov_ne_r0_i mov_r2-r0 add_r1-r1-r2	tst_r0-r1 mov_ne_r0_i add_r1-r1-r0
cmp_r0_i orr_ls_r1-r2-r1 cmp_r0-r1 orr_hi_r0-r0-r1 mvn_r1-r0	cmp_r0-r1 orr_hi_r0-r0-r1 mvn_r1-r0
tst_r0-r1 and_eq_r2-r0-r1 and_r3-r2-r3_lsl_i bic_r1-r3-r2 and_r2-r2-r1 orr_r3-r2-r1_asr_i	mov_r3_i
and_r0-r1-r2 cmp_r0-r1 rsb_ls_r0-r0-r1_lsr_i sub_r2-r0-r2	and_r0-r1-r2 rsb_r0-r0-r1_lsr_i sub_r2-r0-r2
cmp_r0-r1 eor_hi_r0-r2-r0_ror_i bic_r3-r1-r0 mov_r1-r3 bfi_r2-r0_i_i rsb_r2-r2-r1	cmp_r0-r1 eor_hi_r0-r2-r0_ror_i bfi_r2-r0_i_i bic_r3-r1-r0 rsb_r2-r2-r3
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 ror_r3-r0-r1 mvn_r0-r3 and_r2-r3-r0	bic_r2-r0-r0
cmp_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 bfi_r0-r1_i_i bfi_r0-r0_i_i	mvn_r1-r2 bfi_r0-r1_i_i mvn_r1-r2 bfi_r0-r0_i_i
tst_r0_i mvn_ne_r0-r1 and_r1-r2-r0 add_r1-r1-r0 eor_r3-r2-r1	and_r1-r2-r0 add_r1-r1-r0 eor_r3-r2-r1
orr_r0-r1-r2 mov_r3-r1 sub_r3-r0-r3 ror_r1-r3-r0	orr_r0-r1-r2 sub_r3-r0-r1 ror_r1-r3-r0
and_r0-r1-r0_asr_i eor_r2-r2-r0 mov_r0-r2 bic_r1-r0-r2	mov_r1_i
cmp_r0_i and_ne_r1-r1-r0 and_eq_r1-r1-r0 bic_r1-r0-r1 mvn_r2-r1 eor_r2-r1-r2	mvn_r2_i
lsl_r0-r1-r0 bfi_r2-r2_i_i orr_r0-r2-r0 bic_r3-r0-r2	lsl_r0-r1-r0 bic_r3-r0-r2
cmp_r0-r1 orr_ne_r0-r2-r0 orr_eq_r0-r0-r1 add_r0-r0-r0_ror_i lsr_r3-r0-r0	cmp_r0-r1 orr_ne_r0-r2-r0 add_r0-r0-r0_ror_i lsr_r3-r0-r0
tst_r0-r1 mvn_eq_r1-r2 bfi_r3-r3_i_i sub_r3-r3-r1	tst_r0-r1 mvn_cs_r1-r2 sub_r3-r3-r1
asr_r0-r1-r0 and_r2-r0-r1 mov_r3-r2 bfi_r0-r3_i_i	asr_r0-r1-r0 and_r1-r1-r0 bfi_r0-r1_i_i
rsb_r0-r0-r1 tst_r0-r2 mvn_eq_r2-r0 bic_r3-r0-r2	rsb_r0-r0-r1 bic_r3-r0-r2
tst_r0-r1 mov_ne_r0_i mov_eq_r0_i orr_r1-r1-r0 mvn_r0-r1 mov_r2-r0	mvn_r2-r1
and_r0-r1-r2 bic_r1-r2-r3 bic_r1-r1-r0 mov_r2-r1 mvn_r1-r2	orr_r0-r1-r3 bic_r2-r2-r0 mvn_r1-r2
bfi_r0-r1_i_i eor_r1-r2-r3 sub_r3-r1-r0 rsb_r1-r1-r3	bfi_r0-r1_i_i rsb_r1-r0_i
cmp_r0-r1 mvn_ls_r2-r3 eor_r1-r2-r0 bic_r3-r3-r2 bic_r2-r1-r3 bic_r3-r2-r0	cmp_r0-r1 mvn_ls_r2-r3 bic_r3-r2-r0
sub_r0-r1-r2_lsl_i bic_r1-r1-r0 bfi_r2-r1_i_i bic_r0-r2-r1	and_r1-r1-r2_lsl_i bfi_r2-r1_i_i bic_r0-r2-r1
and_r0-r0-r1 sub_r2-r1-r0 rsb_r0-r2-r3 bfi_r1-r0_i_i	bic_r2-r1-r0 rsb_r0-r2-r3 bfi_r1-r0_i_i
orr_r0-r1-r2 bfi_r3-r0_i_i bic_r0-r0-r3 mov_r2-r3 sub_r0-r0-r2	orr_r0-r1-r2 bfi_r3-r0_i_i bic_r0-r0-r3 sub_r0-r0-r3
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r2 rsb_r0-r1-r0_lsr_i mov_r2-r0	mvn_r1-r2 rsb_r0-r1-r0_lsr_i mov_r2-r0
tst_r0_i mvn_eq_r0-r1 mov_r2-r0	mvn_r2-r1
asr_r0-r1-r2 mov_r1-r3 sub_r1-r1-r0 mvn_r2-r1 bfi_r3-r2_i_i	asr_r0-r1-r2 rsb_r1-r0-r3 mvn_r2-r1 bfi_r3-r2_i_i
cmp_r0-r1 mov_lt_r2_i mov_r3-r2 and_r1-r2-r3	cmp_r0-r1 mov_lt_r2_i mov_r1-r2
mvn_r0-r1 mvn_r1-r0 lsr_r1-r1-r0 bfi_r1-r1_i_i	mvn_r0-r1 lsr_r1-r1-r0 bfi_r1-r1_i_i
bfi_r0-r1_i_i rsb_r1-r1-r0_lsr_i and_r0-r2-r1 ror_r0-r1-r0 lsl_r2-r1-r0	rsb_r1-r1-r0_lsr_i and_r0-r2-r1 ror_r0-r1-r0 lsl_r2-r1-r0
cmp_r0_i mov_hi_r1_i mov_r2-r0 orr_r0-r2-r1	cmp_r0_i mov_cs_r1_i orr_r0-r0-r1
eor_r0-r0-r1 eor_r1-r0-r2 mvn_r2-r0 bic_r0-r2-r1	eor_r0-r0-r1 mvn_r2-r2 bic_r0-r2-r0
lsl_r0-r1-r1 bic_r0-r0-r2 orr_r3-r0-r3 orr_r0-r2-r3	lsl_r0-r1-r1 orr_r3-r0-r3 orr_r0-r2-r3
and_r0-r1-r2 orr_r3-r1-r3 and_r1-r1-r3 bic_r3-r0-r1	rsb_r3-r1-r1
mov_r0-r1 sub_r2-r3-r0_lsl_i add_r3-r0-r0 sub_r1-r2-r3	sub_r2-r3-r1_lsl_i add_r3-r1-r1 sub_r1-r2-r3
mvn_r0-r1 ror_r2-r0-r2 bfi_r3-r2_i_i eor_r1-r2-r3	mvn_r0-r1 ror_r2-r0-r2 eor_r1-r2-r3 bic_r1-r1_i
sub_r0-r0-r1 bfi_r1-r0_i_i bic_r0-r1-r0 bfi_r2-r0_i_i	sub_r0-r0-r1 bic_r1-r1-r1_lsl_i bic_r0-r1-r0 bfi_r2-r0_i_i
cmp_r0_i mvn_cc_r1-r2 tst_r2_i mvn_ne_r0-r1 lsr_r1-r0-r0	lsr_r1-r0-r0
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 orr_r0-r2-r1 and_r0-r2-r0_lsl_i	mov_r2-r0 orr_r0-r2-r1 and_r0-r2-r0_lsl_i
mov_r0-r1 bic_r2-r0-r3 orr_r3-r2-r1_lsl_i rsb_r1-r2-r1_ror_i orr_r3-r3-r1_lsl_i	bic_r2-r1-r3 orr_r3-r2-r1_lsl_i rsb_r1-r2-r1_ror_i orr_r3-r3-r1_lsl_i
cmp_r0-r1 add_eq_r2-r0-r0_lsr_i orr_r3-r1-r2_lsr_i bic_r3-r1-r3	mov_r3_i
mvn_r0-r1 eor_r2-r2-r3 and_r1-r2-r0 and_r3-r1-r0	mvn_r0-r1 eor_r2-r2-r3 and_r3-r0-r2
eor_r0-r0-r1 bic_r1-r2-r0 mvn_r3-r1 bfi_r2-r3_i_i	eor_r0-r0-r1 unk bfi_r2-r3_i_i
tst_r0_i sub_ne_r1-r0-r2 sub_eq_r1-r2-r0 orr_r1-r2-r1	sub_r1-r2-r0 orr_r1-r2-r1
tst_r0_i and_eq_r1-r2-r3 mov_r0-r1 bfi_r2-r0_i_i bfi_r1-r2_i_i	and_r1-r2-r3 bfi_r1-r2_i_i
bfi_r0-r0_i_i bic_r1-r0-r2 sub_r3-r3-r1_lsr_i mov_r1-r3	bic_r1-r0-r2 sub_r3-r3-r1_lsr_i mov_r1-r3
tst_r0_i mov_eq_r1_i bfi_r2-r2_i_i add_r1-r2-r1	mov_r1_i bfi_r2-r2_i_i add_r1-r2-r1
bfi_r0-r1_i_i sub_r2-r2-r0 and_r3-r2-r3 bic_r3-r3-r2 lsl_r2-r3-r3	mov_r2_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 bfi_r0-r1_i_i	mvn_r1-r0 bfi_r0-r1_i_i
bfi_r0-r0_i_i bfi_r0-r0_i_i bfi_r0-r0_i_i bfi_r1-r0_i_i	bfi_r0-r0_i_i bfi_r1-r0_i_i
sub_r0-r1-r2_lsr_i bic_r3-r0-r3 orr_r2-r0-r3 orr_r1-r0-r2	add_r1-r1-r2_asr_i
lsl_r0-r1-r1 add_r2-r1-r0 mov_r0-r3 bic_r1-r2-r0	lsl_r0-r1-r1 add_r2-r1-r0 bic_r1-r2-r3
tst_r0-r1 rsb_eq_r2-r2-r3 and_r2-r0-r2 bic_r0-r1-r2 add_r2-r0-r0	and_r2-r0-r2 bic_r0-r1-r2 add_r2-r0-r0
bic_r0-r1-r0 asr_r2-r1-r0 bic_r0-r0-r2 bic_r3-r3-r2 bic_r1-r3-r0	bic_r0-r1-r0 asr_r2-r1-r0 bic_r3-r3-r2 bic_r1-r3-r0
bfi_r0-r1_i_i bfi_r1-r0_i_i bfi_r2-r1_i_i bic_r3-r2-r1 bfi_r3-r3_i_i	bfi_r1-r1_i_i bfi_r2-r1_i_i bic_r3-r2-r1 bfi_r3-r3_i_i
lsl_r0-r1-r2 bic_r0-r3-r0 bfi_r0-r0_i_i mov_r2-r0	bic_r2-r3-r1_lsl-r2
cmp_r0_i mov_hi_r1-r2 rsb_cc_r1-r3-r0 and_r3-r0-r3 bic_r1-r3-r1	cmp_r0_i mov_ne_r1-r2 and_r3-r0-r3 bic_r1-r3-r1
bic_r0-r1-r2 bfi_r0-r0_i_i eor_r1-r3-r0 lsr_r3-r1-r3	bic_r0-r1-r2 eor_r1-r3-r0 lsr_r3-r1-r3
tst_r0-r1 and_ne_r0-r0-r1 mov_r2-r0 mvn_r3-r2 sub_r3-r2-r3_lsl_i	tst_r0-r1 and_ne_r0-r0-r1 mvn_r3-r0 sub_r3-r0-r3_lsl_i
bfi_r0-r1_i_i rsb_r1-r1-r0 sub_r0-r0-r1	rsb_r1-r1-r0 sub_r0-r0-r1
mvn_r0-r1 bfi_r0-r0_i_i sub_r2-r3-r1 mov_r1-r0 eor_r2-r2-r1	sub_r2-r3-r1 mvn_r0-r1 eor_r2-r2-r0
bic_r0-r0-r1 sub_r0-r0-r1 add_r1-r0-r2_lsl_i sub_r1-r1-r0 eor_r2-r0-r1	bic_r0-r0-r1 sub_r0-r0-r1 add_r1-r2-r2 eor_r2-r0-r1
mvn_r0-r1 eor_r2-r2-r0 orr_r0-r1-r0 orr_r1-r0-r1 bic_r1-r1-r2	mvn_r0-r1 eor_r2-r2-r0 mvn_r1-r2
bfi_r0-r1_i_i rsb_r1-r2-r1_asr_i rsb_r1-r1-r2_asr_i mov_r3-r0 rsb_r1-r3-r1_ror_i	bfi_r0-r1_i_i rsb_r1-r2-r1_asr_i rsb_r1-r1-r2_asr_i rsb_r1-r0-r1_ror_i
lsl_r0-r0-r0 bic_r1-r2-r0 bic_r3-r0-r1 eor_r1-r3-r1	lsl_r0-r0-r0 orr_r1-r0-r2
mov_r0-r1 mov_r1-r2 eor_r1-r1-r3 bic_r3-r0-r1	eor_r0-r2-r3 bic_r3-r1-r0
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 rsb_r0-r1-r2_lsr_i lsr_r0-r1-r0	mvn_r1-r0 rsb_r0-r1-r2_lsr_i lsr_r0-r1-r0
sub_r0-r1-r2_lsl_i mov_r2-r0 and_r0-r1-r2 bic_r3-r1-r0 mvn_r2-r3	sub_r0-r1-r2_lsl_i bic_r3-r1-r0 mvn_r2-r3
bfi_r0-r1_i_i and_r2-r0-r1 and_r1-r0-r2 mvn_r3-r1 rsb_r3-r3-r2	bfi_r0-r1_i_i and_r2-r0-r1 mvn_r3-r2 rsb_r3-r3-r2
cmp_r0-r1 mov_cc_r0-r2_asr_i mov_cs_r0_i mov_r3-r1 asr_r2-r3-r0	cmp_r0-r1 mov_ne_r0-r2_asr_i mov_cs_r0_i asr_r2-r1-r0
mov_r0-r1 asr_r0-r0-r0 bfi_r0-r0_i_i bfi_r2-r0_i_i	asr_r0-r1-r1 bfi_r2-r0_i_i
orr_r0-r0-r1 sub_r1-r0-r1 add_r0-r2-r1 mvn_r1-r0	unk sub_r1-r0-r2
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 and_r2-r0-r1 lsr_r1-r2-r2	mov_r1_i
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r2 and_r2-r3-r1_ror_i asr_r2-r1-r2	bic_r2-r2_i mvn_cs_r1-r2 and_r2-r3-r1_ror_i asr_r2-r1-r2
rsb_r0-r1-r2_asr_i mov_r1-r0 bic_r3-r1-r0 mvn_r0-r3	unk
orr_r0-r1-r2 eor_r0-r3-r0_lsl_i and_r1-r0-r1 lsl_r0-r1-r2 lsr_r1-r2-r0	and_r1-r1-r3 lsl_r0-r1-r2 lsr_r1-r2-r0
sub_r0-r0-r1 lsl_r1-r0-r2 mov_r3-r2 eor_r3-r3-r1 bfi_r2-r3_i_i	sub_r0-r0-r1 lsl_r1-r0-r2 add_r3-r1-r2 bfi_r2-r3_i_i
mov_r0-r1 sub_r2-r0-r2_lsr_i mov_r0-r2 bfi_r2-r0_i_i	sub_r2-r1-r2_lsr_i bfi_r2-r2_i_i
mov_r0-r1 mov_r1-r0 ror_r0-r1-r2	ror_r0-r1-r2
tst_r0_i orr_eq_r0-r0-r1_lsr_i eor_r2-r3-r0 bic_r0-r2-r3	orr_r0-r0-r1_lsr_i bic_r0-r0-r3
tst_r0_i add_ne_r1-r1-r2 add_eq_r1-r0-r0 orr_r2-r0-r1_lsl_i mvn_r1-r2	add_r1-r0-r0 orr_r2-r0-r1_lsl_i mvn_r1-r2
ror_r0-r0-r0 mov_r1-r0 bic_r2-r1-r3 mvn_r3-r1 bic_r1-r3-r2	ror_r0-r0-r0 mvn_r1-r0
lsl_r0-r0-r1 mov_r1-r0 rsb_r0-r1-r0 mvn_r1-r0	mvn_r1_i
tst_r0-r1 mov_ne_r1-r0 bfi_r1-r1_i_i mvn_r2-r1	tst_r0-r1 mov_ne_r1-r0 mvn_r2-r1
cmp_r0-r1 mov_ls_r2-r1 mov_hi_r2-r1 add_r3-r2-r2	add_r3-r1-r1
bfi_r0-r1_i_i bfi_r1-r0_i_i mov_r2-r1 sub_r0-r2-r0	bfi_r0-r1_i_i bfi_r1-r0_i_i sub_r0-r1-r0
sub_r0-r1-r2 bfi_r0-r0_i_i bfi_r0-r0_i_i	sub_r0-r1-r2 bfi_r0-r0_i_i
orr_r0-r1-r2 lsl_r2-r3-r0 bic_r1-r1-r0 and_r1-r2-r1_lsr_i bic_r2-r1-r2	mov_r2_i
orr_r0-r0-r1_ror_i orr_r2-r3-r0 mov_r0-r2 eor_r1-r1-r0	orr_r0-r0-r1_ror_i orr_r2-r3-r0 eor_r1-r1-r2
eor_r0-r1-r0 lsl_r1-r0-r1 mov_r2-r1 bfi_r1-r2_i_i	eor_r0-r1-r0 lsl_r1-r0-r1 bfi_r1-r1_i_i
cmp_r0_i mov_lt_r1-r2 mov_ge_r1-r2 orr_r3-r1-r2	and_r3-r2-r2
cmp_r0_i sub_cc_r0-r1-r0 sub_cs_r0-r0-r1 lsr_r2-r0-r1 lsr_r1-r2-r0	rsb_r0-r1-r0 lsr_r2-r0-r1 lsr_r1-r2-r0
lsl_r0-r1-r0 tst_r0_i mov_eq_r1-r0 bfi_r0-r1_i_i	lsl_r0-r1-r0
lsl_r0-r1-r1 bfi_r1-r0_i_i bfi_r0-r1_i_i mvn_r2-r0 mov_r1-r2	mvn_r1-r1_lsl-r1 bfi_r1-r1_i_i
rsb_r0-r0-r1_lsr_i bfi_r2-r3_i_i bfi_r0-r0_i_i sub_r1-r2-r0	bfi_r2-r3_i_i rsb_r0-r0-r1_lsr_i sub_r1-r2-r0
orr_r0-r1-r2_asr_i mov_r1-r0 mov_r0-r1 mvn_r3-r0	orr_r0-r1-r2_asr_i mvn_r3-r0
sub_r0-r1-r0_lsr_i eor_r2-r1-r0_ror_i bfi_r3-r2_i_i mov_r2-r1 eor_r0-r2-r3	sub_r0-r1-r0_lsr_i eor_r2-r1-r0_ror_i bfi_r3-r2_i_i eor_r0-r1-r3
tst_r0-r1 add_eq_r0-r2-r3_lsr_i mov_r1-r0 bic_r2-r1-r0	eor_r2-r1-r1
cmp_r0_i mov_cc_r0_i mov_cs_r0_i mvn_r1-r0	mvn_r1_i
bfi_r0-r1_i_i sub_r2-r0-r1 bfi_r3-r0_i_i bic_r0-r2-r3	bfi_r0-r1_i_i sub_r2-r0-r1 bic_r0-r2-r3
cmp_r0-r1 mvn_cc_r0-r1 mvn_cs_r0-r1 mov_r1-r0	mvn_r1-r1
mvn_r0-r1 bfi_r2-r0_i_i mov_r3-r2 eor_r1-r2-r3_asr_i	mvn_r0-r1 bfi_r2-r0_i_i eor_r1-r2-r2_asr_i
lsr_r0-r1-r1 eor_r1-r1-r0 mov_r2-r3 add_r3-r1-r2 bic_r2-r3-r1	lsr_r0-r1-r1 eor_r1-r1-r0 add_r3-r1-r3 bic_r2-r3-r1
rsb_r0-r1-r2 and_r0-r0-r2 sub_r3-r0-r2 mov_r2-r3	rsb_r0-r1-r2 and_r0-r0-r2 rsb_r2-r2-r0
bfi_r0-r1_i_i mov_r1-r2 orr_r0-r1-r0_ror_i mvn_r2-r0	bfi_r0-r1_i_i orr_r0-r2-r0_ror_i mvn_r2-r0
lsl_r0-r1-r2 sub_r2-r3-r0 add_r1-r3-r2 mov_r0-r1 bfi_r0-r0_i_i	lsl_r0-r1-r2 sub_r2-r3-r0 add_r0-r2-r3 bfi_r0-r0_i_i
bic_r0-r0-r1 sub_r1-r2-r0 mov_r0-r1 bfi_r1-r0_i_i	bic_r0-r0-r1 sub_r1-r2-r0 bfi_r1-r1_i_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 orr_r0-r1-r0	unk
cmp_r0-r1 mov_cc_r0_i mov_r1-r0 mov_r2-r1	cmp_r0-r1 mov_cc_r0_i mov_r2-r0
mvn_r0-r1 tst_r1-r0 mov_eq_r2-r3_asr_i orr_r0-r3-r2	orr_r0-r3-r3_lsr_i
mov_r0-r1 sub_r1-r2-r1 add_r3-r2-r1 orr_r2-r3-r0	rsb_r0-r1-r2_lsl_i orr_r2-r0-r1
mov_r0-r1 tst_r1_i add_ne_r1-r0-r1 mvn_r2-r1	mvn_r2-r1
cmp_r0-r1 rsb_eq_r1-r1-r0 add_r0-r1-r0 rsb_r0-r0-r1 orr_r2-r3-r0	unk add_r0-r1-r0 rsb_r0-r0-r1 orr_r2-r3-r0
rsb_r0-r0_i rsb_r1-r0-r2 sub_r2-r1-r0 rsb_r1-r1-r2	mov_r1-r0
tst_r0_i eor_ne_r0-r1-r2_asr_i eor_eq_r0-r3-r0 eor_r3-r0-r1_lsr_i	eor_r0-r3-r0 eor_r3-r0-r1_lsr_i
mov_r0-r1 eor_r1-r2-r0_lsr_i mov_r2-r0 rsb_r0-r1-r2_lsl_i	mov_r0-r1 eor_r1-r2-r0_lsr_i rsb_r0-r1-r0_lsl_i
tst_r0_i add_ne_r1-r1_i sub_r0-r1-r2 rsb_r2-r1-r0	sub_r2-r2-r2_lsl_i
mvn_r0-r1 and_r2-r1-r2 add_r0-r1-r0 rsb_r3-r0-r2	and_r2-r1-r2 unk rsb_r3-r0-r2
tst_r0-r1 mov_eq_r2-r3_lsl_i mov_r3-r2 rsb_r3-r3-r2	sub_r3-r3-r3
tst_r0_i add_ne_r1-r2-r2 add_eq_r1-r2-r3 add_r3-r2-r1	add_r1-r2-r3 add_r3-r2-r1
mov_r0-r1 orr_r1-r0-r1 sub_r2-r0-r1 rsb_r3-r3-r2_ror_i	rsb_r3-r3_i
cmp_r0_i mvn_ls_r0-r1 eor_r2-r0-r3 add_r2-r2-r3 rsb_r1-r0-r2_lsl_i	cmp_r0_i mvn_ls_r0-r1 orr_r2-r0-r0 rsb_r1-r0-r2_lsl_i
add_r0-r1-r2 sub_r3-r0-r2 add_r1-r3-r0_ror_i sub_r1-r1_i	add_r0-r1-r2 add_r1-r1-r0_ror_i sub_r1-r1_i
sub_r0-r0-r1 mvn_r2-r0 rsb_r2-r3-r2 sub_r0-r2-r3 mvn_r1-r0	sub_r0-r0-r1 add_r1-r0-r3_lsl_i
rsb_r0-r1-r2 add_r3-r1-r3 rsb_r2-r3-r0 add_r0-r1-r2	add_r0-r1-r3 sub_r0-r2-r0
and_r0-r1-r2_lsl_i cmp_r0_i add_ne_r0-r3-r2_asr_i rsb_r3-r1-r0	add_r0-r3-r2_asr_i rsb_r3-r1-r0
mov_r0-r1 add_r1-r0-r1 mov_r2-r0 and_r2-r2-r1 mvn_r1-r2	add_r0-r1-r1 and_r2-r0-r1 mvn_r1-r2
eor_r0-r1-r2_lsl_i add_r1-r0_i mov_r0-r1 eor_r1-r0_i	eor_r0-r1-r2_lsl_i add_r1-r0_i
and_r0-r0-r1 and_r2-r3_i mov_r1-r2 sub_r3-r1-r2 orr_r1-r0-r3_lsl_i	and_r1-r1-r0
eor_r0-r0-r1 sub_r2-r3-r0 rsb_r3-r2-r3 rsb_r0-r1_i rsb_r2-r3-r0	eor_r0-r0-r1 rsb_r2-r1_i rsb_r2-r0-r2
tst_r0-r1 rsb_eq_r2-r0-r3_asr_i sub_r1-r2_i sub_r3-r1-r2 add_r0-r3_i	mov_r0_i
add_r0-r1-r0 mov_r2-r0 mvn_r3-r2 sub_r0-r2-r3	add_r0-r1-r0 mvn_r2_i rsb_r0-r2-r0_lsl_i
cmp_r0_i mov_cs_r0_i add_r1-r0-r0 eor_r2-r3-r0 rsb_r0-r1-r2	mov_r0_i add_r1-r0-r0 eor_r2-r3-r0 rsb_r0-r1-r2
sub_r0-r1-r0_asr_i rsb_r2-r0_i mvn_r3-r2 mvn_r2-r3 mov_r1-r2	sub_r0-r1-r0_asr_i rsb_r2-r0_i mov_r1-r2
and_r0-r1-r2 sub_r2-r3-r2_ror_i sub_r1-r0-r2 add_r1-r1-r2	and_r1-r1-r2
sub_r0-r0-r1 add_r0-r0-r1 sub_r2-r1-r3_ror_i rsb_r2-r2_i eor_r2-r0-r2	sub_r2-r1-r3_ror_i rsb_r2-r2_i eor_r2-r0-r2
mvn_r0-r1 rsb_r2-r0-r3 mov_r1-r2 sub_r3-r1-r0 eor_r2-r3-r1	mvn_r0-r1 rsb_r1-r0-r3 sub_r3-r1-r0 eor_r2-r3-r1
cmp_r0-r1 sub_ne_r2-r0-r2 sub_r1-r2-r0 add_r2-r1-r0 add_r0-r2-r1	cmp_r0-r1 sub_ne_r2-r0-r2 sub_r1-r2-r0 add_r0-r2-r1
tst_r0_i rsb_ne_r1-r2-r1_lsl_i mov_r3-r0 eor_r0-r1-r3	tst_r0_i rsb_ne_r1-r2-r1_lsl_i eor_r0-r1-r0
sub_r0-r0-r1 rsb_r2-r1-r0 mov_r0-r2 orr_r3-r0-r3	sub_r0-r0-r1 rsb_r2-r1-r0 orr_r3-r2-r3
mvn_r0-r1 mov_r1-r0 sub_r2-r3-r1_ror_i add_r0-r1-r2_lsl_i	mvn_r0-r1 rsb_r2-r3-r0_asr_i add_r0-r0-r2_lsl_i
add_r0-r1-r1 rsb_r2-r0-r2_lsl_i add_r3-r2-r1 rsb_r3-r3-r2	add_r3-r2-r1 rsb_r3-r3-r2
sub_r0-r1-r2_asr_i and_r2-r3-r0 eor_r0-r2-r0 rsb_r0-r0_i	sub_r0-r1-r2_asr_i bic_r0-r0-r3 rsb_r0-r0_i
eor_r0-r1-r2 sub_r3-r0-r3_lsr_i rsb_r1-r0-r3 sub_r0-r1-r0	eor_r0-r1-r2 sub_r3-r0-r3_lsr_i sub_r0-r3-r0_lsl_i
rsb_r0-r1-r2 mov_r2-r3 orr_r3-r0-r2 add_r1-r2-r3 mvn_r3-r1	rsb_r0-r1-r2 unk sub_r3-r2-r3_lsl_i
cmp_r0-r1 sub_eq_r2-r2_i rsb_r1-r0-r2_asr_i rsb_r3-r3_i rsb_r3-r3-r1_asr_i mvn_r1-r3	rsb_r1-r3_i rsb_r3-r0-r2_asr_i sub_r1-r1-r3_asr_i
sub_r0-r1-r2 add_r1-r3-r3 add_r0-r1-r0 mov_r1-r0_asr_i	sub_r0-r1-r2 add_r0-r0-r3_lsl_i mov_r1-r0_asr_i
orr_r0-r0_i orr_r1-r2-r0 mvn_r3-r1 rsb_r3-r1-r3_ror_i	orr_r1-r2-r0 mvn_r3-r1 rsb_r3-r1-r3_ror_i
sub_r0-r1-r0_lsr_i add_r1-r0-r2 mvn_r0-r1 and_r0-r0-r1	mov_r0_i
and_r0-r0-r1 mov_r2-r0 mvn_r1-r2 eor_r0-r1-r3	and_r0-r0-r1 mvn_r1-r0 eor_r0-r1-r3
orr_r0-r0-r1 and_r0-r0-r1 mvn_r1-r0 sub_r0-r1-r2	mvn_r1-r1 sub_r0-r1-r2
rsb_r0-r1-r2 orr_r3-r3-r0 sub_r2-r0-r3 add_r0-r2-r3	rsb_r0-r1-r2
mvn_r0-r1 sub_r0-r2-r0 add_r3-r0-r2 rsb_r3-r0-r3_lsr_i rsb_r2-r2-r3	mvn_r0-r1 sub_r0-r2-r0 add_r3-r0-r2 rsb_r2-r3-r3_lsr_i
add_r0-r1-r0 orr_r2-r3-r0 and_r0-r1-r0 orr_r1-r1-r0 orr_r0-r2-r1	add_r0-r1-r0 orr_r2-r3-r0 orr_r0-r2-r1
tst_r0-r1 add_ne_r2-r3-r1 mov_ne_r2_i rsb_r0-r0-r2 mov_r3-r0	tst_r0-r1 mov_ne_r2_i rsb_r0-r0-r2 mov_r3-r0
sub_r0-r1-r2 rsb_r0-r1-r0_lsr_i mov_r3-r1 rsb_r3-r0-r3	sub_r0-r1-r2 rsb_r0-r1-r0_lsr_i rsb_r3-r0-r1
tst_r0_i rsb_ne_r0-r1-r2 rsb_r3-r3-r0 mvn_r2-r1 add_r0-r2-r3	rsb_r3-r3-r0 mvn_r2-r1 add_r0-r2-r3
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 sub_r2-r1-r3 rsb_r0-r3-r1 rsb_r2-r2-r0	rsb_r2-r2-r2
eor_r0-r0-r1 rsb_r2-r1-r0_lsl_i rsb_r3-r2_i mov_r1-r3 add_r1-r1-r3	eor_r0-r0-r1 rsb_r2-r1-r0_lsl_i rsb_r3-r2_i add_r1-r3-r3
tst_r0_i rsb_eq_r0-r1-r0 rsb_r2-r0_i	rsb_r0-r1-r0 rsb_r2-r0_i
mov_r0-r1 add_r2-r3-r2 orr_r3-r0-r1 sub_r3-r0-r3 sub_r3-r3-r2	add_r2-r3-r2 rsb_r3-r2_i
tst_r0_i rsb_ne_r0-r1-r0_ror_i orr_r0-r0-r1_lsr_i	orr_r0-r0-r1_lsr_i
and_r0-r1-r2 orr_r3-r0-r1 rsb_r2-r3_i sub_r1-r2-r3	rsb_r2-r1_i sub_r1-r2-r1
rsb_r0-r1-r2 mov_r1-r3 and_r2-r3-r1 sub_r3-r2-r0_lsl_i orr_r3-r3-r0	rsb_r0-r1-r2 sub_r3-r3-r0_lsl_i orr_r3-r3-r0
tst_r0-r1 mvn_eq_r2-r0 and_r0-r0-r1 sub_r1-r2-r3_ror_i and_r2-r1-r0	and_r0-r0-r1 sub_r1-r2-r3_ror_i and_r2-r1-r0
sub_r0-r1-r2 eor_r3-r2-r0_lsl_i rsb_r3-r3-r0 sub_r3-r3-r0 eor_r3-r3_i	sub_r0-r1-r2 eor_r3-r2-r0_lsl_i sub_r3-r3-r3_lsl_i eor_r3-r3_i
cmp_r0-r1 add_lt_r1-r2-r1 mvn_r0-r1 mov_r1-r0 and_r0-r0-r1	cmp_r0-r1 add_lt_r1-r2-r1 mvn_r0-r1
cmp_r0-r1 add_lt_r0-r2-r0 add_ge_r0-r1-r1 add_r2-r1-r0 mov_r1-r2 mvn_r0-r1	cmp_r0-r1 add_lt_r0-r2-r0 add_ge_r0-r1-r1 add_r2-r1-r0 mvn_r0-r2
cmp_r0_i sub_lt_r1-r0-r2_ror_i sub_r3-r2_i rsb_r2-r1-r3_lsl_i	cmp_r0_i sub_lt_r1-r0-r2_ror_i rsb_r2-r1-r2_lsl_i
add_r0-r0-r1 orr_r2-r0-r2 orr_r3-r1-r2 eor_r1-r0-r3	add_r0-r0-r1 orr_r3-r1-r2 bic_r1-r3-r0
tst_r0_i mvn_eq_r1-r0 mvn_r2-r1 rsb_r1-r1-r2 add_r3-r1-r1	mvn_r1-r0 rsb_r1-r1-r0 add_r3-r1-r1
and_r0-r1-r0_ror_i rsb_r1-r0_i add_r0-r0-r1 sub_r2-r0_i	unk
eor_r0-r1-r2_ror_i sub_r3-r3-r0 rsb_r1-r3-r1 mov_r3-r1	eor_r0-r1-r2_ror_i sub_r3-r3-r0 sub_r3-r1-r3
rsb_r0-r1-r0_asr_i and_r0-r1-r0 mov_r2-r0 orr_r3-r2_i	rsb_r0-r1-r0_asr_i and_r0-r1-r0 orr_r3-r0_i
mvn_r0-r1 add_r2-r3-r0 add_r3-r2-r3 rsb_r1-r3_i	sub_r0-r3_i sub_r1-r1-r0_lsl_i
and_r0-r1-r2 sub_r2-r0_i sub_r3-r2_i eor_r3-r0-r3	and_r0-r1-r2 sub_r3-r0_i eor_r3-r0-r3
sub_r0-r1_i mvn_r2-r0 eor_r3-r2-r1 sub_r2-r3-r2	rsb_r2-r1_i eor_r3-r2-r1 sub_r2-r3-r2
mvn_r0-r1 mov_r2-r3 eor_r1-r0-r2_lsr_i eor_r3-r3-r1 mov_r1-r3	mvn_r0-r1 eor_r1-r0-r3_lsr_i eor_r3-r3-r1 mov_r1-r3
and_r0-r1-r2_lsr_i sub_r2-r1-r2 eor_r3-r2-r3_lsl_i add_r3-r3-r0_lsr_i and_r1-r0-r3	and_r0-r1-r2_lsr_i sub_r2-r1-r2 add_r3-r2-r0_ror_i and_r1-r0-r3
cmp_r0-r1 add_ne_r2-r0-r1 add_eq_r2-r0-r1 rsb_r3-r2-r1	rsb_r3-r0_i
sub_r0-r1-r2 add_r2-r1-r0_lsr_i sub_r2-r2-r1 and_r1-r2_i	sub_r0-r1-r2 lsr_r2-r0_i and_r1-r2_i
tst_r0_i sub_ne_r1-r1-r2 orr_r0-r1-r3_lsl_i add_r0-r0-r1	and_r1-r1-r1 orr_r0-r1-r3_lsl_i add_r0-r0-r1
cmp_r0_i add_cs_r1-r2-r2 mov_r2-r1 mov_r3-r2 sub_r3-r3-r2	rsb_r3-r3-r3
sub_r0-r1_i and_r2-r1-r0 rsb_r0-r2-r0 sub_r1-r0_i mov_r3-r1	sub_r2-r1_i bic_r3-r2-r1
rsb_r0-r1-r0_lsr_i mov_r2-r1 and_r0-r0_i add_r1-r0-r0 sub_r0-r2-r1	rsb_r0-r1-r0_lsr_i and_r2-r0_i sub_r0-r1-r2_lsl_i
and_r0-r1-r2 add_r3-r3-r0_lsr_i and_r2-r2-r3 orr_r1-r2-r3 and_r0-r0-r1	and_r0-r1-r2 add_r3-r3-r0_lsr_i and_r0-r0-r3
mov_r0-r1 add_r1-r2-r2 mov_r3-r1 orr_r1-r3-r0	orr_r1-r1-r2_lsl_i
add_r0-r1-r2 mvn_r1-r0 and_r2-r1-r2 eor_r3-r2_i	add_r0-r2-r1 bic_r1-r2-r0 eor_r3-r1_i
eor_r0-r0-r1 tst_r2_i mvn_eq_r2-r0 rsb_r3-r2-r0	eor_r0-r0-r1 mvn_r2-r0 rsb_r3-r2-r0
add_r0-r0_i cmp_r1-r0 sub_lt_r0-r2-r1 sub_r0-r0-r3	cmp_r1-r0 sub_lt_r0-r2-r1 sub_r0-r0-r3
mov_r0-r1 mvn_r2-r1 rsb_r0-r0-r2_lsr_i rsb_r2-r2-r0	mvn_r0_i rsb_r2-r0-r1_asr_i
sub_r0-r0-r1 rsb_r2-r0-r2 mov_r0-r2 sub_r2-r0-r2_lsr_i	sub_r0-r0-r1 rsb_r2-r0-r2 sub_r2-r2-r2_lsr_i
add_r0-r1-r2 add_r2-r2-r1 add_r3-r2-r2_asr_i eor_r2-r0-r3 sub_r0-r3-r2	add_r2-r2-r1 add_r3-r2-r2_asr_i eor_r2-r2-r3 sub_r0-r3-r2
add_r0-r1-r2 sub_r1-r0-r2 mov_r2-r1 and_r1-r3-r2 add_r0-r1-r1	and_r1-r3-r1 add_r0-r1-r1
tst_r0-r1 mov_ne_r2-r0 add_r0-r2-r1 rsb_r0-r0-r2 add_r3-r0-r3_asr_i	rsb_r3-r1-r3_asr_i
sub_r0-r0-r1_lsr_i rsb_r2-r0_i orr_r2-r1-r2 add_r3-r1-r2 sub_r0-r3-r2	orr_r0-r1-r1
mvn_r0-r1 sub_r2-r3-r0 add_r0-r2-r0 and_r3-r0-r2	mvn_r0-r1 sub_r2-r3-r0 and_r3-r3-r2
sub_r0-r1-r2_lsr_i eor_r2-r2-r0 rsb_r0-r0-r2 sub_r3-r0-r2 add_r2-r3-r3	sub_r0-r1-r2_lsr_i rsb_r3-r0_i add_r2-r3-r3
add_r0-r0-r1_lsr_i and_r2-r2-r3 sub_r3-r0-r2 sub_r0-r3_i	and_r2-r2-r3 rsb_r0-r2-r0 add_r0-r0-r1_lsr_i
tst_r0-r1 rsb_ne_r2-r2-r3_asr_i mvn_r3-r2 eor_r3-r3-r2	mvn_r3_i
add_r0-r1-r2 mvn_r2-r0 eor_r3-r2-r0 sub_r0-r3-r0 add_r3-r0-r0	add_r0-r1-r2 mvn_r3-r0_lsl_i eor_r3-r3_i
rsb_r0-r1-r0 eor_r1-r0_i add_r2-r1-r1 mov_r3-r2	rsb_r0-r1-r0 eor_r1-r0_i lsl_r3-r1_i
cmp_r0-r1 add_eq_r1-r2-r2 mov_r2-r1 add_r2-r2-r1 sub_r0-r2-r1_lsl_i sub_r1-r0-r1_lsr_i	cmp_r0-r1 add_eq_r1-r2-r2 add_r2-r1-r1 sub_r0-r2-r1_lsl_i sub_r1-r0-r1_lsr_i
rsb_r0-r1-r2 rsb_r1-r0-r1_lsr_i and_r1-r1_i add_r2-r1_i	mov_r2_i
rsb_r0-r0_i rsb_r1-r2-r0 sub_r2-r0-r1 sub_r1-r2-r3 mvn_r2-r1	sub_r1-r2-r3 mvn_r2-r1
eor_r0-r0-r1_lsl_i add_r1-r0_i rsb_r2-r1-r0 rsb_r2-r1-r2_ror_i add_r0-r2-r1	unk
sub_r0-r1-r2 add_r1-r1-r0 add_r0-r0-r0 add_r2-r0-r1 mvn_r0-r2	rsb_r1-r2-r1_lsl_i rsb_r2-r2-r1_lsl_i mvn_r0-r2
add_r0-r0-r1 eor_r0-r0-r2 orr_r2-r3-r0 and_r1-r0-r2 sub_r0-r0-r1	sub_r0-r0-r0
add_r0-r1-r2 add_r1-r0-r2 rsb_r3-r3-r0_lsr_i and_r3-r1-r3 orr_r2-r3-r1	add_r2-r1-r2_lsl_i
add_r0-r1-r2 mvn_r1-r0 add_r2-r3-r1 add_r3-r2_i sub_r1-r0-r3	add_r0-r1-r2 rsb_r1-r3-r0_lsl_i
orr_r0-r1-r0 orr_r0-r1-r0 mov_r2-r3 eor_r3-r2-r0	orr_r0-r1-r0 eor_r3-r3-r0
mov_r0-r1 tst_r0_i rsb_ne_r2-r2-r0 mov_r0-r2	mov_r0-r2
orr_r0-r1-r2 add_r2-r0-r3 sub_r2-r2-r3 rsb_r2-r2-r3	orr_r2-r1-r2 rsb_r2-r2-r3
rsb_r0-r1-r0 mvn_r1-r0 sub_r2-r2-r1_lsr_i mov_r0-r1 rsb_r0-r2-r0	rsb_r0-r1-r0 mvn_r1-r0 sub_r2-r2-r1_lsr_i sub_r0-r1-r2
mvn_r0-r1 mvn_r2-r0 orr_r1-r0-r2 and_r3-r0-r1_ror_i	mvn_r3-r1
rsb_r0-r0-r1 sub_r1-r1-r0 mvn_r0-r1 mvn_r2-r0	sub_r2-r0_i
eor_r0-r1-r0 cmp_r0_i add_cs_r2-r1_i rsb_r1-r2-r0	eor_r0-r1-r0 add_r2-r1_i rsb_r1-r2-r0
orr_r0-r1-r0 mov_r2-r0 orr_r0-r2-r0	orr_r0-r1-r0
bic_r0-r1-r2 mvn_r1-r0 asr_r0-r1_i	unk asr_r0-r1_i
cmp_r0_i sub_cc_r0-r1-r2 asr_r3-r2-r2 eor_r1-r0-r3_lsl_i and_r2-r1-r0_lsl_i bic_r3-r2_i add_r2-r3_i	asr_r3-r2-r2 cmp_r0_i sub_cc_r0-r1-r2 eor_r1-r0-r3_lsl_i and_r2-r1-r0_lsl_i add_r2-r2_i
cmp_r0-r1 add_ge_r1-r1_i sub_ge_r1-r2_i rsb_r2-r1-r0_lsl_i	cmp_r0-r1 sub_ge_r1-r2_i rsb_r2-r1-r0_lsl_i
add_r0-r1-r2 rsb_r2-r2-r0 bic_r0-r2_i	bic_r0-r1_i
mvn_r0-r1 sub_r1-r0-r2 eor_r2-r1_i ror_r2-r2_i	add_r0-r1-r2 eor_r2-r0_i mvn_r2-r2_ror_i
eor_r0-r1-r2_asr_i ror_r0-r0_i rsb_r0-r1-r0_lsl_i sub_r3-r0_i mvn_r1-r3 orr_r3-r3-r1_asr_i	eor_r0-r1-r2_asr_i ror_r0-r0_i rsb_r0-r1-r0_lsl_i sub_r3-r0_i unk
mvn_r0-r1 add_r2-r0-r2 and_r2-r3-r2 orr_r3-r2-r3 orr_r1-r3_i mvn_r3-r1	orr_r1-r3_i mvn_r3-r1
rsb_r0-r1-r2 add_r1-r0_i add_r0-r1_i orr_r2-r0_i asr_r1-r2_i rsb_r1-r0-r1 orr_r1-r2-r1_ror_i mov_r0-r1	rsb_r0-r1-r2 add_r0-r0_i orr_r2-r0_i rsb_r1-r0-r2_asr_i orr_r0-r2-r1_ror_i
lsr_r0-r1-r2 lsl_r1-r3_i and_r2-r1-r0	lsr_r0-r1-r2 and_r2-r0-r3_lsl_i
lsl_r0-r1_i cmp_r2_i rsb_lt_r0-r2-r0 mov_r3-r0 eor_r3-r3_i	cmp_r2_i lsl_r0-r1_i rsb_lt_r0-r2-r0 eor_r3-r0_i
eor_r0-r1_i mov_r1-r2 add_r3-r3_i orr_r0-r0-r3 and_r1-r1-r0_lsr_i rsb_r2-r1-r3_lsr_i	eor_r0-r1_i add_r3-r3_i orr_r0-r0-r3 and_r1-r2-r0_lsr_i rsb_r2-r1-r3_lsr_i
orr_r0-r1-r2_lsl_i and_r1-r1-r0 bfi_r1-r1_i_i	bfi_r1-r1_i_i
orr_r0-r0-r1 add_r2-r1-r0 bic_r1-r1_i add_r0-r2-r2 and_r0-r0-r1 rsb_r3-r2-r0 and_r0-r2-r3	orr_r0-r1-r0 add_r2-r0-r1 bic_r1-r1_i and_r1-r1-r2_ror_i sub_r1-r1-r2 and_r0-r1-r2
eor_r0-r1_i rsb_r2-r3-r0 sub_r3-r2-r0	sub_r3-r3-r3_lsl_i
add_r0-r0_i rsb_r1-r0-r2 add_r3-r1-r1 bfi_r2-r3_i_i orr_r3-r2-r0 mov_r1-r3 eor_r2-r1-r3_lsl_i	add_r0-r0_i rsb_r1-r0-r2 add_r3-r1-r1 bfi_r2-r3_i_i orr_r3-r2-r0 eor_r2-r3-r3_lsl_i
and_r0-r0-r1 mov_r2-r0 rsb_r3-r2-r1_ror_i	and_r0-r0-r1 rsb_r3-r0-r1_ror_i
and_r0-r1-r0 mov_r2-r0	and_r2-r0-r1
eor_r0-r1_i and_r0-r0-r2 eor_r1-r0-r2 lsr_r2-r1_i and_r3-r2-r0 asr_r2-r3-r3 sub_r3-r0-r2	eor_r0-r1_i and_r0-r0-r2 eor_r1-r0-r2 and_r3-r0-r1_lsr_i asr_r2-r3-r3 sub_r3-r0-r2
tst_r0-r1 rsb_ne_r2-r3-r2 rsb_r2-r2-r3_ror_i sub_r0-r0-r2_lsr_i sub_r3-r0_i bic_r1-r0-r3 orr_r2-r0-r1 sub_r0-r3-r2_ror_i	tst_r0-r1 rsb_ne_r2-r3-r2 rsb_r2-r2-r3_ror_i sub_r0-r0-r2_lsr_i sub_r3-r0_i sub_r0-r3-r0_ror_i
sub_r0-r0_i and_r0-r0-r1 orr_r0-r2-r0 sub_r0-r1-r0	and_r0-r0-r1 orr_r0-r2-r0 sub_r0-r1-r0
add_r0-r1-r2 eor_r0-r0_i mvn_r1-r0 rsb_r0-r0-r1_lsl_i	add_r0-r1-r2 mvn_r1-r0 rsb_r0-r0-r1_lsl_i
cmp_r0_i add_lt_r1-r0-r0 orr_r2-r2-r1 mvn_r0-r2 orr_r0-r2-r0	mvn_r0_i
tst_r0_i rsb_ne_r1-r2-r1 sub_ne_r1-r1-r2 rsb_r2-r1-r2_lsr_i	tst_r0_i sub_ne_r1-r1-r2_lsl_i rsb_r2-r1-r2_lsr_i
and_r0-r0-r1 add_r1-r2-r0 and_r2-r1-r2_lsr_i rsb_r1-r1-r2 sub_r0-r1-r2	and_r0-r0-r1 add_r1-r2-r0 and_r2-r1-r2_lsr_i rsb_r0-r1_i
and_r0-r1-r0 tst_r1_i sub_eq_r1-r1-r0 orr_r0-r1-r2	and_r0-r1-r0 sub_r1-r1-r0 orr_r0-r1-r2
add_r0-r1-r2_lsr_i mov_r2-r0 rsb_r1-r0_i and_r3-r2-r1 add_r1-r3-r3	add_r0-r1-r2_lsr_i rsb_r2-r0_i and_r3-r0-r2 add_r1-r3-r3
rsb_r0-r1-r2_asr_i eor_r2-r2-r0 rsb_r1-r2-r3 add_r0-r1-r2 eor_r3-r2-r0	rsb_r0-r1-r2_asr_i eor_r2-r2-r0 eor_r3-r2-r3
and_r0-r0-r1 mvn_r2-r1 add_r3-r3-r0 add_r1-r2-r3	unk add_r1-r2-r3
tst_r0-r1 rsb_ne_r2-r3-r2_lsl_i rsb_eq_r2-r2-r0 add_r0-r2-r3 sub_r1-r0-r2	lsl_r1-r3_i
cmp_r0-r1 mvn_ls_r1-r0 mvn_hi_r1-r0 rsb_r2-r3-r1	add_r1-r0-r3 mvn_r2-r1
mvn_r0-r1 rsb_r1-r1-r0_ror_i mov_r2-r0 add_r0-r1-r1 orr_r3-r0-r2	mvn_r0-r1 rsb_r1-r1-r0_ror_i orr_r3-r0-r1_lsl_i
rsb_r0-r1-r0 sub_r0-r0-r1 orr_r2-r0-r3_asr_i orr_r3-r1-r2	sub_r0-r0-r1_lsl_i orr_r2-r0-r3_asr_i orr_r3-r1-r2
mvn_r0-r1 rsb_r0-r2-r0_lsr_i eor_r1-r0-r1_lsr_i mov_r0-r1	mvn_r0-r1 rsb_r0-r2-r0_lsr_i eor_r0-r0-r1_lsr_i
rsb_r0-r0-r1 and_r1-r0-r2 and_r2-r1-r0 sub_r0-r1-r2_ror_i sub_r0-r3-r0	rsb_r0-r0-r1 and_r1-r0-r2 sub_r0-r1-r1_ror_i sub_r0-r3-r0
mov_r0-r1 orr_r2-r2-r0 mvn_r3-r0 eor_r1-r2-r3_ror_i	orr_r2-r2-r1 mvn_r3-r1 eor_r1-r2-r3_ror_i
sub_r0-r1-r0 mov_r1-r0 rsb_r1-r1-r0 and_r2-r1-r0_lsl_i	bic_r2-r1-r1
sub_r0-r1-r2 sub_r2-r3_i rsb_r0-r2-r0_lsl_i mvn_r1-r0 orr_r3-r0-r1_lsl_i	sub_r0-r1-r2 sub_r2-r3_i rsb_r0-r2-r0_lsl_i orr_r3-r0-r3_lsl_i
rsb_r0-r1_i rsb_r2-r1-r0 mvn_r3-r0 sub_r1-r3-r2	rsb_r0-r1_i sub_r2-r1_i sub_r1-r2-r0_lsl_i
tst_r0_i mov_ne_r0-r1 mov_eq_r0-r1 orr_r2-r0-r3	orr_r2-r1-r3
orr_r0-r0_i orr_r0-r0-r1 rsb_r2-r0_i and_r2-r2-r0	orr_r0-r0-r1 rsb_r2-r0_i and_r2-r2-r0
cmp_r0-r1 and_ne_r1-r2-r3 and_eq_r1-r3-r0 orr_r2-r1-r3	cmp_r0-r1 and_ne_r1-r2-r3 rsb_r2-r3-r3_lsl_i
eor_r0-r1-r2 orr_r3-r0-r1 add_r3-r2-r3 eor_r3-r2-r3	orr_r3-r1-r2 add_r3-r2-r3 eor_r3-r2-r3
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1_i orr_r1-r2-r1 rsb_r3-r1-r2	tst_r0-r1 mov_ne_r1-r2 orr_cs_r1-r2_i rsb_r3-r1-r2
eor_r0-r1-r2 add_r2-r2-r0 sub_r0-r0-r2 sub_r1-r0-r3 rsb_r1-r0-r1	eor_r0-r1-r2 add_r2-r2-r0 sub_r0-r0-r2 rsb_r1-r3_i
mov_r0-r1 rsb_r0-r0_i mov_r1-r0 sub_r1-r1-r0 mov_r0-r1	sub_r0-r1-r1
eor_r0-r0-r1 sub_r1-r0_i add_r2-r2-r1 sub_r3-r0-r2 and_r1-r3-r1	eor_r0-r0-r1 sub_r1-r0_i rsb_r3-r2_i and_r1-r3-r1
mvn_r0-r1 sub_r2-r2-r3_lsl_i orr_r2-r0-r2 eor_r3-r2-r3 rsb_r2-r2-r3	mvn_r0-r1 orr_r2-r0-r2 eor_r3-r2-r3 rsb_r2-r2-r3
sub_r0-r1-r0_lsl_i mvn_r2-r3 sub_r0-r1-r0 add_r1-r0-r2 sub_r3-r1-r2	add_r3-r0-r0
eor_r0-r0-r1 add_r1-r2-r1 sub_r3-r1-r3 sub_r3-r3-r1 rsb_r1-r3-r0_lsr_i	eor_r0-r0-r1 sub_r3-r1-r3 sub_r3-r3-r1 rsb_r1-r3-r0_lsr_i
cmp_r0-r1 sub_hi_r1-r1_i rsb_r2-r1-r2 sub_r3-r1-r2 sub_r1-r0-r3	rsb_r3-r2-r1_lsl_i sub_r1-r0-r3
cmp_r0_i mvn_lt_r1-r2 rsb_r0-r0-r1 rsb_r1-r1-r0	rsb_r1-r0_i
tst_r0-r1 mov_ne_r2-r0_lsr_i rsb_r1-r2-r1 mov_r3-r2 add_r0-r3-r1	mov_r0-r1
add_r0-r1-r1 orr_r2-r0-r1 eor_r1-r2-r0 add_r1-r1-r1 mvn_r3-r1	add_r0-r1-r1 bic_r1-r1-r0 mvn_r3-r1_lsl_i
cmp_r0_i add_ne_r1-r2-r2_ror_i add_eq_r1-r3-r3 add_r1-r1_i	cmp_r0_i add_ne_r1-r2-r2_ror_i add_eq_r1-r3-r3
tst_r0-r1 sub_eq_r0-r2_i sub_r2-r0-r2_lsr_i mvn_r3-r2 add_r3-r3-r0	mov_r3_i rsb_r3-r3-r2_lsr_i
tst_r0_i add_ne_r1-r1-r1 add_r0-r2-r1 mov_r1-r2_lsr_i sub_r0-r0-r1	add_r0-r2-r1 mov_r1-r2_lsr_i sub_r0-r0-r1
rsb_r0-r1_i mov_r2-r3 and_r2-r2-r0 and_r1-r2-r1	rsb_r0-r1_i and_r2-r3-r0 and_r1-r2-r1
rsb_r0-r0-r1_ror_i sub_r2-r0-r3 and_r0-r3-r0 sub_r3-r0-r2_asr_i rsb_r1-r3-r0	rsb_r0-r0-r1_ror_i sub_r2-r0-r3 mov_r1-r2_asr_i
add_r0-r0-r1 sub_r2-r0-r1 rsb_r3-r1-r2_asr_i mov_r1-r3	rsb_r1-r1-r0_asr_i
add_r0-r1-r1 mov_r2-r3 sub_r3-r2-r0 rsb_r1-r0-r3	add_r0-r1-r1 sub_r3-r3-r0 rsb_r1-r0-r3
mvn_r0-r1 add_r2-r0-r0 and_r2-r0-r2 orr_r0-r2_i	orr_r2-r1-r1_lsr_i mvn_r0-r2_lsl_i
and_r0-r1_i add_r2-r3-r3_ror_i orr_r1-r2-r0 rsb_r3-r1-r0 rsb_r1-r3-r0	and_r0-r1_i add_r2-r3-r3_ror_i orr_r1-r2-r0
cmp_r0_i sub_eq_r1-r2-r0 add_r1-r1-r3 sub_r0-r1-r2 rsb_r0-r1-r0	rsb_r0-r2_i
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r2 eor_r1-r0-r2 orr_r2-r2-r1	cmp_r0-r1 unk orr_r2-r2-r1
orr_r0-r1-r2 sub_r1-r0-r2 sub_r0-r1-r2 orr_r3-r2-r0	orr_r0-r1-r2 sub_r0-r0-r2_lsl_i orr_r3-r2-r0
rsb_r0-r0-r1 tst_r0-r2 add_eq_r2-r2_i add_r1-r2_i	add_r1-r2_i
sub_r0-r1-r0 tst_r1_i rsb_eq_r2-r2-r0 eor_r1-r2-r1	sub_r0-r1-r0 rsb_r2-r2-r0 eor_r1-r2-r1
cmp_r0-r1 eor_cc_r2-r0-r3 eor_cs_r2-r3-r0 rsb_r1-r2-r0 and_r1-r2-r1_lsl_i orr_r0-r0-r1	eor_r2-r3-r0 rsb_r1-r2-r0 and_r1-r2-r1_lsl_i orr_r0-r0-r1
add_r0-r1-r2 eor_r3-r0-r3 orr_r1-r3-r0 mvn_r3-r1	add_r0-r1-r2 orr_r1-r3-r0 mvn_r3-r1
add_r0-r0-r0 sub_r1-r0_i rsb_r0-r2_i sub_r2-r0-r1 mov_r3-r2	add_r0-r0-r0 rsb_r1-r2_i sub_r3-r1-r0
rsb_r0-r1-r2 orr_r1-r0-r3 mov_r2-r1 sub_r3-r2-r1	rsb_r3-r2-r2
rsb_r0-r1-r2 add_r0-r0-r1_ror_i sub_r0-r0-r2 add_r0-r2-r0	rsb_r0-r1-r2 add_r0-r0-r1_ror_i
mvn_r0-r1 and_r2-r3-r2 eor_r3-r0-r3_lsl_i rsb_r1-r2-r3_lsl_i	and_r2-r3-r2 mvn_r0-r1 rsb_r1-r2-r0_lsl_i
cmp_r0-r1 mvn_ls_r0-r2 orr_r1-r0_i and_r2-r0-r1	cmp_r0-r1 mvn_ls_r0-r2 and_r2-r0-r0
cmp_r0-r1 add_hi_r2-r3_i rsb_hi_r2-r0-r3_ror_i mov_r3-r1 rsb_r1-r3-r2	cmp_r0-r1 rsb_hi_r2-r0-r3_ror_i mov_r3-r1 rsb_r1-r3-r2
mov_r0-r1 add_r1-r0-r2 mov_r2-r0 sub_r2-r2-r1 add_r1-r3-r2	sub_r1-r3-r2
eor_r0-r1-r0 sub_r2-r2-r0_asr_i mvn_r3-r2 rsb_r0-r1-r3_lsr_i orr_r0-r0_i	eor_r0-r1-r0 sub_r2-r2-r0_asr_i mvn_r3-r2 rsb_r0-r1-r3_lsr_i
rsb_r0-r1-r0 add_r2-r0-r1 orr_r3-r1-r2_ror_i and_r3-r3-r1	orr_r3-r1-r1
sub_r0-r1-r0 add_r2-r0-r3 sub_r2-r0-r2 add_r3-r1-r2_ror_i	rsb_r2-r3_i add_r3-r1-r2_ror_i
add_r0-r1-r2 sub_r2-r2-r0 add_r3-r1-r2 orr_r0-r3_i	mov_r0_i
orr_r0-r1-r2 add_r3-r0-r2 orr_r2-r2-r3 and_r0-r2-r3	orr_r0-r1-r2 add_r3-r0-r2 and_r0-r3-r3
orr_r0-r1-r2 add_r2-r0-r0_ror_i eor_r0-r2-r0 rsb_r3-r1-r0 add_r3-r1-r3	orr_r0-r1-r2 add_r2-r0-r0_ror_i eor_r3-r0-r2
sub_r0-r1-r2_asr_i sub_r1-r0-r2 add_r0-r2-r1 add_r2-r2-r0 orr_r2-r0-r2	sub_r0-r1-r2_asr_i add_r2-r2-r0 orr_r2-r0-r2
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 add_r0-r1-r2	tst_r0-r1 mvn_r2-r1 add_r0-r1-r2
add_r0-r1-r2 mvn_r1-r0 mov_r2-r1 and_r2-r0-r2	sub_r2-r2-r2
mvn_r0-r1 tst_r1-r0 mov_ne_r0_i and_r0-r0-r2	bic_r0-r2-r1
add_r0-r1-r2 mov_r3-r1 sub_r0-r0-r3 rsb_r3-r3-r0 rsb_r2-r3_i	rsb_r3-r1-r2 rsb_r2-r3_i
and_r0-r1-r0_lsl_i orr_r2-r0-r2 add_r0-r2-r2 mvn_r2-r0	mvn_r2-r2_lsl_i
tst_r0-r1 sub_eq_r2-r2-r0 add_r3-r2-r0 mvn_r0-r3 and_r3-r3-r0	mov_r3_i
add_r0-r0-r0_lsl_i mov_r1-r0 mov_r2-r0 mvn_r0-r2 rsb_r0-r0-r1_lsl_i	add_r2-r0-r0_lsl_i mvn_r0-r2 rsb_r0-r0-r2_lsl_i
orr_r0-r0_i mvn_r1-r0 rsb_r2-r3-r0_lsl_i rsb_r0-r0-r2_ror_i add_r2-r0-r1	rsb_r2-r3-r0_lsl_i mvn_r1-r0 rsb_r0-r0-r2_ror_i add_r2-r0-r1
tst_r0-r1 sub_ne_r1-r2-r1 sub_eq_r1-r1-r3 cmp_r0_i add_cs_r3-r1-r2 eor_r2-r1-r3	tst_r0-r1 sub_ne_r1-r2-r1 sub_eq_r1-r1-r3 add_r3-r2-r1 eor_r2-r1-r3
sub_r0-r0-r1_ror_i sub_r1-r2-r0 sub_r3-r0-r2 add_r3-r3-r1	rsb_r3-r1-r1
mov_r0-r1 and_r0-r0-r2 orr_r3-r1-r2 eor_r2-r0-r3	orr_r3-r1-r2 and_r0-r1-r2 eor_r2-r0-r3
mvn_r0-r1 and_r2-r0-r1 rsb_r1-r0-r2 orr_r1-r2-r1_asr_i	add_r2-r1_i asr_r1-r2_i
orr_r0-r1-r0 add_r1-r0-r2 eor_r0-r1_i orr_r2-r1-r0	orr_r0-r1-r0 add_r1-r0-r2 orr_r2-r1_i
tst_r0_i eor_eq_r1-r0-r2 rsb_r2-r0-r1 rsb_r2-r2-r3	eor_r1-r0-r2 rsb_r2-r0-r1 rsb_r2-r2-r3
add_r0-r1-r2 mov_r1-r0 rsb_r3-r3-r0 eor_r1-r1-r3	add_r0-r1-r2 rsb_r3-r3-r0 eor_r1-r0-r3
sub_r0-r1-r0 mvn_r2-r0 rsb_r1-r2_i add_r3-r2-r1	mov_r3_i
rsb_r0-r1-r0_asr_i mov_r1-r2 add_r2-r0-r0 sub_r1-r2-r1	rsb_r0-r1-r0_asr_i rsb_r1-r2-r0_lsl_i
mov_r0-r1 add_r0-r0-r0_ror_i sub_r1-r2-r3 sub_r0-r0-r3_asr_i rsb_r0-r1-r0	add_r0-r1-r1_ror_i rsb_r1-r3-r2 sub_r0-r0-r3_asr_i rsb_r0-r1-r0
tst_r0-r1 orr_ne_r2-r1-r2_asr_i rsb_r3-r1-r2 sub_r2-r2-r3 orr_r2-r1-r2	orr_r2-r1-r1
eor_r0-r1-r2 and_r1-r0-r2 eor_r2-r2-r1 eor_r2-r2_i mvn_r1-r2	eor_r0-r1-r2 and_r1-r0-r2 unk
orr_r0-r1-r0 and_r0-r1-r0_ror_i and_r1-r2_i orr_r3-r0-r1	orr_r0-r1-r0 and_r0-r1-r0_ror_i orr_r3-r0-r0
sub_r0-r1-r2 eor_r1-r3-r0 eor_r0-r1-r0 sub_r2-r3-r0	bic_r2-r1-r1
eor_r0-r0-r1_asr_i mvn_r2-r0 orr_r0-r2-r0 mvn_r3-r0	mov_r3_i
rsb_r0-r1-r2 mov_r2-r0 sub_r3-r2-r0_lsl_i orr_r2-r2-r0 sub_r1-r2-r3	rsb_r0-r1-r2 add_r1-r0-r0
add_r0-r1_i rsb_r2-r0-r3 add_r2-r2_i add_r2-r0-r2 add_r0-r2_i	add_r2-r3_i add_r0-r2_i
add_r0-r0-r1 mov_r1-r0 mvn_r2-r1 eor_r0-r1-r2	mvn_r0_i
and_r0-r1-r2_lsl_i rsb_r1-r2-r1 mvn_r2-r1 sub_r0-r2-r0	bic_r1-r1-r2_lsl_i rsb_r1-r2-r1 mvn_r0-r1
sub_r0-r0-r1 and_r2-r0-r2 mov_r3-r0 rsb_r2-r3-r2 eor_r3-r2_i	sub_r0-r0-r1 and_r2-r0-r2 rsb_r2-r0-r2 eor_r3-r2_i
add_r0-r1-r1 add_r2-r1_i orr_r2-r2-r0 orr_r3-r3-r2 mov_r0-r3	orr_r0-r1-r1_lsl_i orr_r0-r0-r3
orr_r0-r1-r0 mvn_r2-r0 mvn_r3-r2 add_r2-r3-r0	orr_r0-r1-r0 add_r2-r0-r0
rsb_r0-r1_i mvn_r2-r0 mvn_r0-r2 add_r1-r1-r0 and_r2-r1-r2	and_r2-r1_i
rsb_r0-r0-r1_lsr_i mvn_r2-r0 add_r1-r0_i orr_r0-r1-r2	rsb_r0-r0-r1_lsr_i add_r2-r0_i unk
add_r0-r0-r0 rsb_r1-r2-r0_lsl_i mov_r3-r1_ror_i eor_r1-r2-r1 sub_r2-r3-r1	rsb_r1-r2_i mov_r3-r1_ror_i eor_r1-r2-r1 sub_r2-r3-r1
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i mvn_r1-r2	mvn_r1_i
rsb_r0-r0-r1 sub_r0-r2-r0 rsb_r0-r1-r0 add_r1-r2-r0	rsb_r0-r0-r1 rsb_r0-r0-r2_lsl_i rsb_r1-r1-r0
cmp_r0_i mvn_lt_r1-r0 mvn_ge_r1-r0 rsb_r2-r0-r1_lsl_i rsb_r3-r2_i mov_r2-r3_asr_i	mvn_r1-r0 sub_r3-r0-r1_lsl_i mov_r2-r3_asr_i
sub_r0-r1-r2 rsb_r3-r0_i mov_r0-r3 sub_r1-r0-r3 add_r0-r1-r3	sub_r0-r1-r2 rsb_r0-r0_i
tst_r0-r1 mov_ne_r0-r2_lsr_i mov_eq_r0_i rsb_r1-r0-r1_lsl_i and_r2-r1_i sub_r2-r1-r2_lsl_i	tst_r0-r1 mov_ne_r0-r2_lsr_i mov_eq_r0_i rsb_r1-r0-r1_lsl_i sub_r2-r1-r0_lsl_i
cmp_r0-r1 mov_cc_r2-r0 mov_cs_r2-r0 sub_r0-r2_i	sub_r0-r0_i
tst_r0-r1 rsb_eq_r2-r0-r3 add_r0-r2-r2 mov_r3-r0 add_r1-r3-r2	tst_r0-r1 rsb_eq_r2-r0-r3 add_r0-r2-r2 add_r1-r0-r2
eor_r0-r0-r1 mov_r2-r0 eor_r0-r2-r0 add_r3-r0-r0	eor_r3-r0-r0
mvn_r0-r1 tst_r0_i add_ne_r2-r2-r3 sub_r0-r2_i	add_r0-r2_i
sub_r0-r0_i add_r0-r1-r0 mov_r1-r0 mvn_r0-r1 rsb_r1-r1-r0	sub_r0-r0_i add_r0-r1-r0 mvn_r1-r0_lsl_i
add_r0-r1-r1 eor_r2-r0-r1_asr_i add_r1-r2-r3_asr_i mov_r2-r1	add_r0-r1-r1 eor_r2-r0-r1_asr_i add_r2-r2-r3_asr_i
rsb_r0-r1-r2 add_r3-r2-r2_lsr_i rsb_r0-r3-r0 mvn_r3-r0 mvn_r1-r3	rsb_r0-r1-r2 add_r3-r2-r2_lsr_i sub_r1-r0-r3
rsb_r0-r1-r2 add_r2-r0_i mov_r3-r1 and_r2-r3-r2	rsb_r0-r1-r2 add_r2-r0_i and_r2-r1-r2
and_r0-r0-r1 mvn_r1-r0 mvn_r2-r3 eor_r3-r1_i rsb_r3-r3-r2	and_r0-r0-r1 sub_r3-r0-r3
add_r0-r1-r1 eor_r2-r0-r3 eor_r3-r0-r2 eor_r2-r2-r3	add_r2-r1-r1
orr_r0-r1-r2 rsb_r3-r2-r0 mov_r0-r3 sub_r0-r0_i mvn_r2-r0	unk
sub_r0-r1-r0 orr_r2-r1-r0_asr_i mov_r1-r3 sub_r0-r1-r2 sub_r1-r2-r0	sub_r0-r1-r0 orr_r2-r1-r0_asr_i sub_r0-r3-r2 sub_r1-r2-r0
tst_r0_i mvn_ne_r1-r0 rsb_r2-r0-r1_ror_i and_r3-r2-r1	rsb_r2-r0-r1_ror_i and_r3-r2-r1
rsb_r0-r1-r0_ror_i mvn_r2-r0 orr_r0-r3-r2 and_r0-r0-r2	rsb_r2-r1-r0_ror_i mvn_r0-r2
tst_r0_i rsb_eq_r1-r2-r1_lsr_i rsb_eq_r1-r2-r3 orr_r1-r2-r1 orr_r0-r2-r1 and_r1-r0_i	and_r1-r0_i
cmp_r0-r1 rsb_lt_r1-r2-r3 rsb_ge_r1-r3-r2_ror_i add_r1-r1-r2 mov_r2-r1 mvn_r3-r2	cmp_r0-r1 rsb_ge_r1-r3-r2_ror_i rsb_lt_r1-r2-r3 add_r1-r1-r2 mvn_r3-r1
sub_r0-r1_i sub_r2-r3_i rsb_r3-r2_i sub_r2-r3-r0 rsb_r0-r2-r3	sub_r0-r1_i
mvn_r0-r1 eor_r2-r0_i rsb_r2-r3-r2_asr_i eor_r0-r3-r2_lsr_i mov_r3-r0	mvn_r0-r1 rsb_r2-r3-r0_asr_i eor_r0-r3-r2_lsr_i mov_r3-r0
orr_r0-r1-r0_asr_i rsb_r2-r2_i add_r0-r0-r2 mov_r3-r0 mov_r1-r3	orr_r0-r1-r0_asr_i rsb_r2-r2_i add_r0-r0-r2 mov_r1-r0
and_r0-r0_i mvn_r1-r0 sub_r1-r1-r0_lsr_i mov_r0-r1 mov_r2-r0	unk
add_r0-r0-r1_lsr_i and_r2-r3-r0 mvn_r3-r2 add_r1-r3-r2 orr_r2-r1-r2	mvn_r2_i
add_r0-r1_i sub_r1-r2-r0 add_r1-r2-r1 rsb_r0-r2-r1 orr_r3-r0-r3	add_r0-r1_i rsb_r1-r0-r2_lsl_i rsb_r0-r2-r1 orr_r3-r0-r3
tst_r0_i sub_eq_r1-r0_i sub_r2-r1-r0	sub_r1-r0_i sub_r2-r1-r0
rsb_r0-r1-r0 and_r2-r2_i orr_r1-r0-r2 mov_r2-r1	sub_r0-r0-r1 and_r2-r2_i orr_r2-r0-r2
eor_r0-r1-r2 rsb_r3-r3-r0 add_r2-r3_i sub_r1-r0-r2	eor_r0-r1-r2 rsb_r2-r3-r0 sub_r1-r0-r2
tst_r0-r1 add_ne_r0-r1-r2_asr_i add_eq_r0-r1-r0 orr_r1-r2-r3 sub_r3-r1-r0 rsb_r0-r3-r1	tst_r0-r1 add_ne_r0-r1-r2_asr_i eor_ge_r0-r1-r0
rsb_r0-r1_i add_r2-r1-r2_lsl_i add_r2-r0-r2 rsb_r1-r2-r0	add_r2-r1-r2_lsl_i sub_r1-r2-r2_lsl_i
cmp_r0_i mvn_eq_r1-r0 mov_ls_r1-r2 add_r1-r1-r1_lsl_i	cmp_r0_i mov_ls_r1-r2 add_r1-r1-r1_lsl_i
rsb_r0-r1-r2 sub_r3-r1-r0 mvn_r1-r3 sub_r1-r1_i	add_r0-r1_i sub_r1-r2-r0_lsl_i
add_r0-r0-r1 sub_r2-r2-r0 orr_r3-r2-r0 rsb_r3-r0-r3	add_r0-r0-r1 sub_r2-r2-r0 bic_r3-r2-r0
tst_r0_i rsb_ne_r1-r2-r1 rsb_eq_r1-r0-r2 sub_r3-r3-r2_lsr_i rsb_r2-r3-r1	rsb_r1-r0-r2 sub_r3-r3-r2_lsr_i rsb_r2-r3-r1
tst_r0_i mvn_eq_r1-r2 and_r0-r1-r2_lsr_i add_r3-r0-r2 mov_r2-r3	orr_r2-r2-r2_asr_i
tst_r0_i rsb_ne_r1-r2-r0_ror_i mov_r0-r1	mov_r0-r1
mvn_r0-r1 add_r2-r0-r0 eor_r2-r0-r2 sub_r3-r2-r1 sub_r1-r3-r2	rsb_r1-r1_i
tst_r0-r1 mvn_eq_r0-r2 add_r1-r0-r0_asr_i mvn_r3-r1 eor_r3-r3_i eor_r0-r3-r1	mvn_r0_i
tst_r0_i add_eq_r1-r2_i mov_r2-r1 sub_r3-r2-r0_lsl_i	tst_r0_i add_cs_r1-r2_i sub_r3-r1-r0_lsl_i
eor_r0-r1-r2 sub_r2-r0-r3 rsb_r1-r2-r0 orr_r1-r1-r3	and_r1-r3-r3
rsb_r0-r1_i sub_r1-r0-r2 add_r0-r2-r1 add_r2-r1-r0	rsb_r0-r1_i rsb_r2-r2-r0_lsl_i
mov_r0-r1 sub_r2-r0-r3 sub_r1-r1-r2_asr_i rsb_r1-r2-r1_lsl_i	sub_r2-r1-r3 sub_r1-r1-r2_asr_i rsb_r1-r2-r1_lsl_i
add_r0-r1-r2 add_r0-r1-r0 rsb_r0-r0-r1_ror_i mov_r2-r0 sub_r3-r2-r0	rsb_r3-r0-r0
cmp_r0_i and_cc_r1-r2-r0_lsl_i and_cs_r1-r0_i rsb_r1-r0-r1_lsr_i	and_r1-r0_i rsb_r1-r0-r1_asr_i
cmp_r0-r1 add_cc_r2-r3-r0 add_cs_r2-r3-r3_lsr_i eor_r3-r2-r0 eor_r1-r3-r2	cmp_r0-r1 add_r1-r0_i
and_r0-r1-r2 sub_r1-r3-r1 rsb_r2-r0-r1 add_r1-r0-r2	sub_r1-r3-r1
cmp_r0_i rsb_ls_r0-r1_i mov_r2-r0 eor_r3-r2-r0	eor_r3-r2-r2
sub_r0-r1-r0 sub_r2-r0_i sub_r2-r2-r0 add_r2-r2-r2 add_r1-r2-r0_lsl_i	sub_r0-r1-r0 mvn_r2_i add_r2-r2-r2 add_r1-r2-r0_lsl_i
orr_r0-r1-r2 mov_r1-r0 add_r0-r0-r0 eor_r2-r0-r1 mov_r3-r2	orr_r0-r1-r2 eor_r3-r0-r0_lsl_i
and_r0-r1-r2 tst_r0-r3 rsb_ne_r1-r0-r2 sub_r1-r1_i	and_r0-r1-r2 tst_r0-r3 rsb_ne_r1-r0-r2
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 add_r3-r1_i mov_r2-r0 sub_r1-r3-r2	rsb_r0-r0-r0_lsl_i mvn_eq_r1-r3 add_r3-r1_i sub_r1-r3-r0
cmp_r0-r1 rsb_cc_r0-r2-r0 mov_ge_r0-r1 orr_r1-r2-r0 mvn_r3-r1 mvn_r1-r3	cmp_r0-r1 rsb_cc_r0-r2-r0 mov_ge_r0-r1 orr_r1-r2-r0
orr_r0-r1-r2 orr_r3-r2-r1 and_r1-r1-r0 add_r1-r1-r3_asr_i eor_r1-r2-r1_asr_i	orr_r3-r2-r1 add_r1-r1-r3_asr_i eor_r1-r2-r1_asr_i
cmp_r0-r1 mov_ge_r2_i rsb_r3-r2-r0_lsl_i mov_r1-r0 rsb_r2-r3-r1_asr_i	cmp_r0-r1 mov_ge_r2_i rsb_r3-r2-r0_lsl_i rsb_r2-r3-r0_asr_i
rsb_r0-r1-r2_ror_i mvn_r3-r0 mov_r0-r3 mov_r1-r0	rsb_r0-r1-r2_ror_i mvn_r1-r0
tst_r0_i mvn_ne_r1-r0 sub_r0-r1-r2	sub_r0-r1-r2
and_r0-r1-r2 rsb_r3-r0-r2_asr_i eor_r0-r3-r1 mov_r3-r0 rsb_r1-r3-r0	bic_r1-r3-r3
add_r0-r0_i mvn_r1-r2 rsb_r3-r1-r3 add_r0-r3-r0_lsr_i mvn_r2-r0	mvn_r1-r2 rsb_r3-r1-r3 add_r0-r3-r0_lsr_i mvn_r2-r0
cmp_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 add_r0-r0-r1_lsr_i sub_r1-r0-r2 rsb_r3-r0-r2 rsb_r2-r3-r1	mvn_r0-r0 rsb_r0-r0-r2_asr_i sub_r1-r0-r2 rsb_r3-r0-r2 rsb_r2-r3-r1
tst_r0_i mov_eq_r1-r2 rsb_r0-r0-r1_asr_i	rsb_r0-r0-r2_asr_i
orr_r0-r1-r2 tst_r1-r0 add_eq_r1-r1-r3_lsl_i add_r3-r1-r1	add_r3-r1-r1
cmp_r0-r1 rsb_ls_r2-r0-r2_asr_i sub_ls_r2-r0-r3 rsb_r0-r2-r1 and_r1-r2-r0	cmp_r0-r1 sub_ls_r2-r0-r3 rsb_r0-r2-r1 and_r1-r2-r0
sub_r0-r0-r1 mvn_r2-r0 sub_r3-r0-r2 mov_r0-r3	sub_r0-r0-r1 mvn_r2-r0 sub_r0-r0-r2
orr_r0-r1-r2 add_r2-r1_i mov_r3-r2 sub_r1-r0-r3 mvn_r2-r1	orr_r0-r1-r2 add_r2-r1_i sub_r1-r0-r2 mvn_r2-r1
cmp_r0-r1 mvn_hi_r0-r2 orr_r2-r0_i eor_r3-r2-r0	mov_r3_i
tst_r0_i mvn_ne_r1-r2 eor_r1-r3-r1 add_r2-r3-r1	eor_r1-r3-r1 add_r2-r3-r1
sub_r0-r1-r2 and_r0-r0-r3 eor_r3-r1-r0 mov_r2-r3	sub_r0-r1-r2 and_r0-r0-r3 eor_r2-r0-r1
mov_r0-r1 sub_r2-r3-r0 mov_r3-r2 orr_r2-r2-r3 rsb_r1-r2-r0_asr_i	sub_r2-r3-r1 rsb_r1-r2-r1_asr_i
cmp_r0-r1 mov_ls_r2-r1 mov_r1-r2 sub_r1-r1-r2 mov_r2-r1	rsb_r2-r2-r2
add_r0-r0-r1 orr_r2-r0-r1 sub_r0-r2-r1 mov_r3-r0 orr_r2-r3-r0	add_r2-r0-r1 bic_r2-r2-r1
tst_r0_i eor_ne_r1-r2-r3 eor_eq_r1-r3-r1 mov_r3-r1	eor_r3-r1-r3
rsb_r0-r1-r0 rsb_r1-r2-r0_lsl_i sub_r1-r1-r2 rsb_r1-r1_i	rsb_r0-r1-r0 rsb_r1-r2-r0_lsl_i rsb_r1-r1-r2
add_r0-r1-r1_lsr_i add_r2-r0_i mvn_r0-r2 add_r3-r2-r0	mvn_r3_i
mov_r0-r1 sub_r0-r2-r0 add_r2-r2-r1 rsb_r1-r0-r2	add_r1-r1-r1
cmp_r0-r1 orr_cs_r1-r2-r3 sub_r2-r0-r1_ror_i mov_r3-r2 add_r1-r3_i	cmp_r0-r1 orr_cs_r1-r2-r3 sub_r2-r0-r1_ror_i orr_r1-r2_i
sub_r0-r1-r0_lsl_i and_r2-r1-r0_ror_i rsb_r0-r2-r1 add_r2-r0_i	sub_r0-r1-r0_lsl_i bic_r0-r1-r0_ror_i add_r2-r0_i
rsb_r0-r1-r2 rsb_r3-r0_i add_r0-r3-r2_lsr_i rsb_r0-r0-r1	rsb_r0-r2-r2_lsr_i mvn_r0-r0
tst_r0-r1 add_ne_r0-r0-r1 add_eq_r0-r2-r1 add_r1-r3-r0 rsb_r2-r1-r0 mov_r0-r2	rsb_r0-r3_i
cmp_r0_i rsb_lt_r0-r1-r0_ror_i add_r2-r0-r2_lsl_i eor_r0-r0-r2 eor_r2-r0-r1 add_r0-r2-r1_lsr_i	sub_r0-r1-r2_lsl_i rsb_r0-r0-r1_ror_i
add_r0-r1-r2 add_r2-r0-r3_lsr_i mvn_r3-r2 mvn_r1-r3 mvn_r0-r1	add_r0-r1-r2 add_r2-r0-r3_lsr_i mvn_r0-r2
tst_r0-r1 rsb_ne_r2-r2-r1 tst_r2_i add_ne_r2-r1_i eor_r2-r2-r0	tst_r0-r1 rsb_ne_r2-r2-r1 eor_r2-r2-r0
eor_r0-r1-r2 rsb_r1-r2-r0 add_r3-r3-r1 sub_r2-r1-r3	rsb_r2-r3_i
mvn_r0-r1 add_r0-r0-r1 eor_r2-r3-r1 rsb_r0-r2-r0	mvn_r0-r3 eor_r0-r0-r1
rsb_r0-r0-r1_lsl_i rsb_r0-r2-r0_lsl_i and_r3-r0-r3_asr_i sub_r3-r3_i	rsb_r0-r0-r1_lsl_i rsb_r0-r2-r0_lsl_i and_r3-r0-r3_asr_i
rsb_r0-r1-r2_asr_i mov_r2-r0 mov_r0-r2 and_r3-r2-r0	rsb_r3-r1-r2_asr_i
rsb_r0-r1-r2_lsr_i eor_r3-r0_i sub_r0-r0-r3 sub_r2-r1-r0_lsl_i	and_r2-r1-r1
mov_r0-r1 cmp_r1-r2 sub_ge_r0-r0-r1 and_r2-r0_i	mov_r2_i
add_r0-r1-r1_ror_i and_r1-r2-r0 and_r2-r2-r1 add_r0-r0-r0 orr_r3-r0-r2_lsr_i	add_r0-r1-r1_ror_i and_r2-r2-r0 add_r0-r0-r0 orr_r3-r0-r2_lsr_i
mvn_r0-r1 add_r1-r0-r2 orr_r0-r1-r0 eor_r1-r1-r0	mvn_r0-r1 add_r1-r0-r2 bic_r1-r0-r1
mvn_r0-r1 mov_r2-r1 sub_r0-r2-r0 rsb_r1-r3-r0	mvn_r0-r1 sub_r0-r1-r0 rsb_r1-r3-r0
sub_r0-r1-r2 add_r1-r2-r0 mvn_r0-r1 add_r2-r2-r0	mvn_r0-r1 add_r2-r2-r0
mvn_r0-r1 mvn_r2-r0 mvn_r3-r0 sub_r1-r3-r0 add_r0-r2-r1	mvn_r0-r1 rsb_r0-r0-r1_lsl_i
sub_r0-r1-r2 rsb_r1-r1-r0 add_r2-r1-r2 add_r0-r2-r3 orr_r3-r3-r0_asr_i	orr_r3-r3-r3_asr_i
cmp_r0-r1 eor_ne_r0-r2-r1_lsr_i sub_r2-r3-r0 mov_r1-r0 and_r1-r1-r0 add_r2-r1-r2	add_r2-r3_i
orr_r0-r0-r1 add_r2-r0_i eor_r0-r0-r3 mvn_r3-r0 orr_r3-r3-r2	orr_r0-r0-r1 add_r2-r0_i eor_r0-r0-r3 unk
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 rsb_r2-r1-r0	mvn_r0-r1 rsb_r2-r1-r0
sub_r0-r0_i mvn_r1-r2 rsb_r1-r0-r1_asr_i rsb_r2-r1-r0	mvn_r1-r2 rsb_r1-r0-r1_asr_i rsb_r2-r1-r0
tst_r0-r1 add_ne_r2-r1-r0 add_eq_r2-r1-r0 add_r2-r2-r2 add_r1-r2-r2	add_r2-r1-r0 add_r2-r2-r2 add_r1-r2-r2
tst_r0_i mvn_ne_r1-r2 eor_r1-r3-r1 sub_r3-r1-r0_lsr_i orr_r3-r2-r3	eor_r1-r3-r1 sub_r3-r1-r0_lsr_i orr_r3-r2-r3
rsb_r0-r0-r1_lsl_i rsb_r2-r0-r3_asr_i rsb_r1-r3_i add_r3-r2-r1 and_r1-r3-r0_ror_i	rsb_r0-r0-r1_lsl_i rsb_r2-r0-r3_asr_i sub_r3-r2-r3 and_r1-r3-r0_ror_i
mov_r0-r1_lsr_i tst_r2_i rsb_eq_r3-r0-r2_ror_i and_r2-r3_i	and_r2-r3_i
cmp_r0-r1 and_cc_r1-r0-r1 and_cs_r1-r2-r1 rsb_r0-r1-r0 add_r0-r1-r0 mvn_r1-r0	mvn_r1-r0
rsb_r0-r1-r2 rsb_r1-r0-r3 add_r0-r2-r1 orr_r3-r2-r0_asr_i	rsb_r0-r1-r2 add_r0-r1-r3 orr_r3-r2-r0_asr_i
sub_r0-r1-r0 rsb_r2-r1_i add_r1-r0-r1 rsb_r1-r2-r1_lsr_i	rsb_r2-r1_i rsb_r1-r0-r1_lsl_i rsb_r1-r2-r1_lsr_i
tst_r0_i mov_eq_r1_i orr_r2-r3-r2 eor_r0-r1-r2 add_r2-r0-r0_lsr_i	mov_r1_i orr_r2-r3-r2 eor_r0-r1-r2 add_r2-r0-r0_lsr_i
mov_r0-r1 tst_r0_i sub_eq_r0-r2_i mvn_r3-r0	sub_r0-r2_i mvn_r3-r0
rsb_r0-r0-r1 add_r2-r3-r0 sub_r3-r3-r2 eor_r1-r3_i add_r2-r3-r1	rsb_r0-r0-r1 rsb_r3-r0_i eor_r1-r3_i add_r2-r3-r1
eor_r0-r1-r0 rsb_r1-r0-r2_lsl_i mov_r2-r1 sub_r2-r1-r2	sub_r2-r2-r2
sub_r0-r1-r2 sub_r1-r1-r0 rsb_r0-r2-r3 add_r2-r2-r0 sub_r3-r2-r1	sub_r3-r3-r2
orr_r0-r1-r2_lsl_i rsb_r0-r0-r2_lsl_i eor_r3-r0-r3 mov_r0-r3	orr_r0-r1-r2_lsl_i rsb_r0-r0-r2_lsl_i eor_r0-r0-r3
tst_r0-r1 add_eq_r1-r2-r2 add_r0-r1-r1 add_r3-r3-r0 mvn_r0-r3 and_r3-r0-r3	eor_r3-r3-r3
tst_r0_i and_eq_r0-r1_i eor_r2-r0-r2_lsr_i orr_r0-r0-r2_asr_i	mov_r0_i
cmp_r0-r1 mvn_lt_r2-r3 mvn_ge_r2-r3 orr_r2-r3-r2	unk
sub_r0-r1-r2 orr_r1-r3-r0 rsb_r3-r1-r2 mov_r2-r1 and_r3-r2-r3_ror_i	sub_r0-r1-r2 orr_r1-r3-r0 rsb_r3-r1-r2 and_r3-r1-r3_ror_i
sub_r0-r1-r0 mov_r2-r1 sub_r2-r2-r1 add_r3-r0-r2_asr_i	rsb_r3-r0-r1
tst_r0_i add_ne_r1-r2-r1_ror_i eor_r3-r3-r1 eor_r1-r1-r3	orr_r1-r3-r3
cmp_r0_i add_cc_r1-r2-r1 add_cs_r1-r1-r2 rsb_r2-r1_i	add_r1-r1-r2 rsb_r2-r1_i
rsb_r0-r1_i mvn_r2-r3 eor_r1-r0-r2 orr_r1-r0-r1	rsb_r0-r1_i mvn_r2-r3 orr_r1-r0-r2
mov_r0-r1 and_r1-r1-r2 orr_r3-r0_i rsb_r0-r1-r3_asr_i	mov_r0-r1 and_r1-r1-r2 rsb_r0-r1-r0_asr_i
rsb_r0-r1-r2 add_r1-r1-r0 add_r3-r1_i and_r1-r3_i	and_r1-r0_i
rsb_r0-r0-r1_lsr_i rsb_r0-r0-r2 mov_r3-r0 add_r1-r3_i	rsb_r0-r0-r1_lsr_i sub_r1-r2-r0
add_r0-r1-r0 orr_r2-r0-r3_lsr_i rsb_r0-r2-r1 mov_r2-r0	add_r0-r1-r0 orr_r2-r0-r3_lsr_i rsb_r2-r2-r1
sub_r0-r1-r2 and_r0-r0_i rsb_r1-r2-r0 rsb_r3-r1_i	sub_r3-r2_i
and_r0-r1-r2_lsl_i eor_r1-r0-r1 and_r1-r0-r1_asr_i mov_r0-r1	and_r0-r1-r2_lsl_i eor_r1-r0-r1 and_r0-r0-r1_lsr_i
add_r0-r0_i rsb_r1-r1-r2_lsr_i mvn_r2-r0 sub_r2-r2-r1_asr_i	rsb_r1-r1-r2_lsr_i mvn_r2-r0 sub_r2-r2-r1_asr_i
add_r0-r1-r0 add_r2-r0-r0 sub_r2-r2-r0 eor_r2-r2-r1	add_r0-r1-r0 eor_r2-r0-r1
mov_r0-r1 eor_r2-r0_i sub_r3-r2-r0 add_r1-r3-r0_lsl_i and_r2-r1_i	and_r2-r1_i
mov_r0-r1 rsb_r2-r1-r0 orr_r3-r2-r1 add_r1-r1-r0 rsb_r2-r1-r3_lsr_i	mov_r0-r1 add_r1-r0-r1 rsb_r2-r1-r0_lsr_i
sub_r0-r1-r0 and_r2-r0-r3 mov_r3-r2 eor_r3-r3_i	sub_r0-r1-r0 and_r3-r0-r3
mov_r0-r1 orr_r2-r0-r1 sub_r0-r2-r3_ror_i sub_r1-r2-r0 orr_r0-r1_i	mvn_r2-r3_asr_i rsb_r0-r2-r3_ror_i
eor_r0-r0-r1 add_r2-r0-r2 mov_r0-r2 orr_r1-r2-r0	eor_r0-r0-r1 add_r1-r0-r2
and_r0-r1_i rsb_r1-r1-r2_lsr_i orr_r1-r0-r1_ror_i and_r1-r0-r1	and_r1-r1_i
orr_r0-r1-r2_ror_i eor_r0-r2-r0 mov_r1-r2 eor_r2-r1-r0	orr_r2-r1-r2_ror_i
add_r0-r1_i orr_r1-r2_i mov_r3-r0 add_r2-r2-r1 add_r1-r2-r3	add_r0-r1_i orr_r1-r2_i add_r2-r2-r1 add_r1-r2-r0
rsb_r0-r0-r1_ror_i mvn_r1-r2 add_r2-r2-r1 sub_r0-r0-r2_ror_i and_r0-r0-r1	rsb_r0-r0-r1_ror_i mvn_r1-r2 add_r0-r0_i and_r0-r0-r1
eor_r0-r1-r2_asr_i eor_r1-r3_i and_r1-r1_i orr_r3-r1-r0_lsr_i mov_r2-r3	eor_r0-r1-r2_asr_i mov_r2-r0_lsr_i
tst_r0_i sub_ne_r1-r2-r3_ror_i cmp_r2-r0 rsb_hi_r0-r1_i sub_r1-r1-r0	cmp_r2-r0 rsb_hi_r0-r1_i sub_r1-r1-r0
cmp_r0_i mov_eq_r1-r2_lsl_i and_r3-r1-r0 orr_r1-r3-r1 add_r2-r1-r1_lsr_i	cmp_r0_i mov_eq_r1-r2_lsl_i and_r3-r1-r0 add_r2-r1-r1_lsr_i
cmp_r0_i add_lt_r1-r1-r1 sub_r0-r1-r2_lsr_i eor_r3-r1-r2 sub_r2-r0-r3	lsr_r4-r0_i lsl_r1-r1-r4 sub_r0-r1-r2_lsr_i eor_r3-r1-r2 sub_r2-r0-r3
add_r0-r0_i eor_r1-r1-r0 rsb_r2-r1-r2 add_r3-r2-r1	and_r3-r2-r2
add_r0-r1-r2 mvn_r2-r0 add_r3-r0-r2 rsb_r2-r3-r2	add_r0-r1-r2 sub_r2-r0-r0_lsl_i
cmp_r0_i rsb_cc_r1-r0-r2 rsb_cs_r1-r2-r1 rsb_r0-r1-r2 and_r2-r0-r1 sub_r2-r2-r3	rsb_r1-r2-r1 rsb_r0-r1-r2 and_r2-r0-r1 sub_r2-r2-r3
cmp_r0_i rsb_cc_r1-r2-r0 mvn_r0-r1 mov_r2-r0	rsb_r2-r0-r2_lsr_i mvn_r2-r1
tst_r0_i rsb_ne_r0-r1_i add_r1-r0-r0 rsb_r2-r0-r1 add_r3-r0-r2	tst_r0_i rsb_ne_r0-r1_i add_r3-r0-r0
sub_r0-r1-r2_lsr_i rsb_r3-r0_i add_r3-r0-r3 mov_r0-r3 add_r2-r0-r0	mov_r3_i add_r2-r3-r3
cmp_r0-r1 rsb_ge_r2-r0-r3 sub_r3-r1_i rsb_r0-r3-r2_lsl_i	cmp_r0-r1 rsb_ge_r2-r0-r3 rsb_r0-r1-r2_lsl_i
add_r0-r1-r1 sub_r1-r1-r0 add_r0-r1-r1 mvn_r2-r0	add_r0-r1-r1 rsb_r0-r0-r0_lsl_i mvn_r2-r0
tst_r0_i rsb_eq_r0-r0-r1 tst_r2-r3 add_eq_r3-r0-r3 sub_r3-r3-r2	rsb_r0-r0-r1 tst_r2-r3 add_eq_r3-r0-r3 sub_r3-r3-r2
add_r0-r1-r0 rsb_r2-r2-r0 and_r3-r2-r3_lsl_i mov_r0-r3	add_r0-r1-r0 rsb_r2-r2-r0 and_r0-r2-r3_lsl_i
add_r0-r1-r1_ror_i sub_r1-r0_i and_r2-r1-r0_lsr_i rsb_r2-r1-r2	add_r0-r1-r1_ror_i and_r2-r0-r0_lsr_i rsb_r2-r0-r2
mov_r0-r1 eor_r0-r0-r2 add_r1-r2-r0 and_r3-r3-r1 orr_r0-r2-r3	eor_r0-r1-r2 add_r1-r2-r0 and_r3-r3-r1 orr_r0-r2-r3
add_r0-r1-r2 mov_r1-r0 rsb_r1-r1-r3_asr_i sub_r2-r1_i add_r2-r3-r2_lsl_i	add_r0-r1-r2 rsb_r1-r0-r3_asr_i sub_r2-r1_i add_r2-r3-r2_lsl_i
eor_r0-r1-r0_lsr_i mov_r2-r0 add_r1-r2-r2 sub_r1-r1_i	eor_r0-r1-r0_lsr_i add_r1-r0-r0 sub_r1-r1_i
mvn_r0-r1 mov_r1-r0 sub_r2-r1_i add_r2-r2-r1 and_r0-r2-r1	mvn_r2-r1 and_r0-r2-r2_lsl_i
mov_r0-r1 rsb_r2-r1-r0 sub_r1-r0-r2 rsb_r3-r3-r1	rsb_r3-r3-r1
mov_r0-r1 and_r2-r0-r3 sub_r3-r3-r2 mov_r2-r3 and_r0-r1-r2	eor_r0-r3-r3
sub_r0-r1_i mov_r1-r2_lsr_i add_r3-r0-r2 rsb_r1-r3-r1	rsb_r0-r2-r2_lsr_i sub_r1-r0-r1
tst_r0_i rsb_ne_r0-r1-r2 add_r1-r2-r3_lsr_i orr_r3-r1-r0	add_r1-r2-r3_lsr_i orr_r3-r1-r0
tst_r0_i add_ne_r1-r2-r1_lsr_i and_eq_r1-r0-r2_asr_i add_r0-r3-r1_lsr_i sub_r1-r0-r3 rsb_r1-r0-r1	rsb_r1-r3_i
rsb_r0-r1_i sub_r1-r2-r1 rsb_r0-r0-r1 add_r0-r0-r1	rsb_r0-r1-r2_lsl_i
and_r0-r0-r1_ror_i and_r1-r0-r1 rsb_r2-r3-r1_ror_i mov_r1-r2	and_r0-r0-r1_ror_i and_r1-r0-r1 rsb_r1-r3-r1_ror_i
sub_r0-r1-r0 add_r2-r3-r0 sub_r2-r0-r2 orr_r2-r2-r1_asr_i	rsb_r2-r3_i orr_r2-r2-r1_asr_i
and_r0-r0-r1 eor_r2-r1-r2 add_r3-r0_i add_r1-r3-r2 sub_r1-r1-r0	eor_r2-r1-r2 add_r1-r2_i
mvn_r0-r1 orr_r2-r1-r0_ror_i add_r1-r2-r2 rsb_r2-r2-r1	unk
add_r0-r1-r1 rsb_r2-r3-r2 mvn_r3-r0 sub_r2-r2-r3 add_r1-r2-r3	rsb_r1-r3-r2
sub_r0-r1-r0 orr_r1-r0-r2 orr_r0-r0-r1 rsb_r2-r0-r1_lsl_i	sub_r0-r1-r0 orr_r1-r0-r2 rsb_r2-r1-r1_lsl_i
cmp_r0_i sub_cc_r1-r0-r2_ror_i sub_cs_r1-r1-r2_asr_i mov_r3-r1 orr_r0-r3_i mvn_r3-r0	add_r3-r1_i rsb_r3-r3-r2_asr_i
mvn_r0-r1 mvn_r2-r0 rsb_r2-r2-r0_lsl_i rsb_r0-r2_i	mvn_r0-r1 sub_r0-r1-r0_lsl_i
and_r0-r0-r1 rsb_r1-r2-r3 add_r3-r2-r1 orr_r3-r0-r3	and_r0-r0-r1 orr_r3-r0-r3
tst_r0_i rsb_ne_r0-r0-r1 rsb_r2-r0-r2_asr_i eor_r0-r0-r2	rsb_r2-r0-r2_asr_i eor_r0-r0-r2
rsb_r0-r1_i add_r2-r3-r0 mov_r3-r1 and_r0-r2-r3 and_r1-r0-r1_lsr_i	rsb_r0-r1_i add_r2-r3-r0 bic_r0-r2-r3 and_r1-r0-r1_lsr_i
eor_r0-r0_i mvn_r1-r0 add_r0-r1-r1 add_r1-r0-r1 mvn_r2-r1	mvn_r1-r0 add_r1-r1-r1_lsl_i mvn_r2-r1
tst_r0_i eor_eq_r1-r0-r2 sub_r2-r3-r1 orr_r1-r2-r3 rsb_r2-r2-r1 mvn_r3-r2	eor_r1-r0-r2 sub_r2-r3-r1 bic_r2-r3-r2 mvn_r3-r2
orr_r0-r0_i add_r1-r0-r0 orr_r2-r1-r0 sub_r2-r3-r2	orr_r0-r0_i orr_r1-r0-r0_lsl_i sub_r2-r3-r1
tst_r0-r1 mvn_ne_r0-r1 rsb_r2-r2-r0_lsl_i mov_r0-r2 add_r2-r2-r0	rsb_r2-r2-r0_lsl_i add_r2-r2-r2
sub_r0-r1-r0 mvn_r2-r1 orr_r1-r2-r0 sub_r1-r2-r1	sub_r0-r1-r0 bic_r2-r1-r0 sub_r1-r2-r1
and_r0-r1-r2 rsb_r2-r0-r1 sub_r2-r2-r1 mov_r0-r2	and_r0-r1-r2 rsb_r0-r0_i
add_r0-r1-r0 orr_r0-r2-r0 mov_r1-r0 and_r3-r0-r1 add_r2-r3_i	add_r0-r1-r0 unk rsb_r2-r3-r0
add_r0-r1-r2 tst_r1_i mvn_eq_r3-r2 and_r3-r3-r0_lsl_i	mvn_r3-r2 add_r0-r1-r2 and_r3-r3-r0_lsl_i
cmp_r0-r1 rsb_ge_r0-r2-r3 rsb_r3-r2-r1_lsr_i rsb_r2-r0-r3 add_r2-r2_i	cmp_r0-r1 rsb_ge_r0-r2-r3 rsb_r3-r2-r1_lsr_i rsb_r2-r0-r3
sub_r0-r1-r2 mvn_r3-r0 mov_r0-r3 add_r2-r3-r0 mvn_r3-r2	sub_r0-r1-r2 mvn_r3-r0 rsb_r3-r3-r0
and_r0-r1-r2_lsl_i and_r0-r1-r0_ror_i rsb_r3-r0-r2 mov_r2-r3 mvn_r1-r2	and_r0-r1-r2_lsl_i and_r0-r1-r0_ror_i rsb_r3-r0-r2 mvn_r1-r3
tst_r0_i add_ne_r1-r2-r1 rsb_r2-r2-r1 add_r1-r2-r3 orr_r0-r2-r1_ror_i add_r3-r0_i	rsb_r2-r2-r1 add_r1-r2-r3 orr_r0-r2-r1_ror_i add_r3-r0_i
cmp_r0_i mov_cc_r1_i and_r2-r0-r2_lsr_i add_r3-r0-r2_asr_i rsb_r1-r3-r1_asr_i	and_r2-r0-r2_lsr_i add_r3-r0-r2_lsr_i rsb_r1-r3-r1_asr_i
tst_r0_i add_ne_r1-r0_i add_eq_r1-r2-r1 eor_r1-r3-r1	add_r1-r2-r1 eor_r1-r3-r1
rsb_r0-r0-r1_lsr_i mvn_r2-r0 sub_r3-r2_i mvn_r1-r3 add_r0-r1-r1	rsb_r0-r0-r1_lsr_i mvn_r2-r0 sub_r3-r2_i rsb_r0-r3-r0
mov_r0-r1 rsb_r2-r0-r3 add_r1-r2-r2_lsr_i mov_r0-r1	rsb_r2-r1-r3 add_r1-r2-r2_lsr_i mov_r0-r1
eor_r0-r0-r1 mov_r2-r0 add_r0-r0-r1 sub_r2-r2-r0	rsb_r2-r1_i
sub_r0-r0-r1 mov_r2-r0 mvn_r1-r2 add_r0-r1_i	rsb_r0-r0-r1
tst_r0-r1 mov_eq_r2_i rsb_r1-r2-r1 add_r3-r1-r2	ror_r3-r1_i
add_r0-r1-r2 mov_r2-r0 and_r1-r2-r3 mov_r0-r1	add_r0-r1-r2 and_r0-r0-r3
sub_r0-r1-r0 and_r2-r0-r3 add_r0-r2-r2_lsl_i mov_r2-r0 sub_r2-r0-r2	eor_r2-r0-r0
mov_r0-r1 add_r0-r1-r0 rsb_r2-r3-r0 rsb_r1-r3-r2_lsr_i	rsb_r0-r3-r1_lsl_i rsb_r1-r3-r0_lsr_i
cmp_r0-r1 and_ne_r0-r1-r2 add_r3-r0-r3 sub_r2-r0-r3	rsb_r2-r3_i
tst_r0-r1 mov_ne_r0_i mov_eq_r0-r1_lsr_i mov_r2-r0 add_r1-r2-r3	tst_r0-r1 mov_eq_r0-r1_lsr_i mov_ne_r0_i add_r1-r0-r3
add_r0-r0-r1 sub_r2-r2-r0_lsl_i add_r3-r2-r3 sub_r0-r3-r2	lsl_r0-r3_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 and_r0-r1-r0 add_r2-r1-r0	tst_r0-r1 mvn_ne_r0-r2 and_r0-r1-r0 add_r2-r1-r0
tst_r0_i sub_ne_r1-r1-r2 sub_eq_r1-r1-r0 sub_r3-r1-r2 rsb_r1-r1-r3	sub_r1-r2-r2_lsl_i
rsb_r0-r1_i add_r2-r0-r1 and_r2-r2-r3 sub_r0-r3-r2	and_r0-r3-r3
cmp_r0-r1 eor_ge_r2-r2-r3 rsb_r0-r2-r3 and_r3-r0_i eor_r2-r3_i	and_r2-r3_i
tst_r0_i mvn_ne_r1-r2 orr_r1-r2-r1 and_r3-r2-r1	orr_r1-r2-r1 and_r3-r2-r1
and_r0-r1-r2 rsb_r1-r3-r0_ror_i rsb_r2-r0-r1 add_r3-r3-r2 sub_r2-r0-r3	mov_r0-r2_asr_i and_r2-r0-r1_asr_i
tst_r0_i mov_ne_r0_i mvn_eq_r0-r1 sub_r2-r0-r3 sub_r1-r2-r1	mvn_r0-r1_lsl_i rsb_r1-r3-r0
sub_r0-r1-r0_lsr_i eor_r2-r0-r2 sub_r1-r1-r0 mov_r0-r1 sub_r1-r0-r2_asr_i	sub_r0-r1-r0_lsr_i sub_r1-r1-r0 eor_r2-r0-r2 sub_r1-r1-r2_asr_i
tst_r0-r1 rsb_ne_r2-r0-r2 rsb_eq_r2-r3-r1 orr_r0-r2-r3_lsr_i orr_r0-r2-r0	tst_r0-r1 rsb_ne_r2-r0-r2 rsb_eq_r2-r3-r1 orr_r0-r2-r3_lsr_i
eor_r0-r1-r0_lsr_i sub_r0-r2-r0_lsr_i sub_r1-r2-r0 rsb_r3-r2-r1_ror_i	eor_r0-r1-r0_lsr_i sub_r3-r2-r0_asr_i rsb_r3-r3-r0_asr_i
mov_r0-r1 sub_r2-r1-r0 sub_r2-r3-r2 add_r3-r2-r2	sub_r2-r3-r2_lsl_i add_r3-r2-r2
tst_r0_i mvn_eq_r1-r2 orr_r2-r2-r1 mvn_r0-r2 eor_r0-r2-r0_ror_i	mvn_r0_i
rsb_r0-r1-r2 add_r3-r2-r0 add_r2-r3-r3 orr_r0-r3_i add_r0-r0-r2	rsb_r0-r1-r2_lsl_i add_r0-r0-r0_lsl_i
mov_r0-r1 cmp_r1_i sub_ge_r2-r0_i add_r3-r1-r2	cmp_r1_i sub_ge_r2-r1_i add_r3-r1-r2
rsb_r0-r0-r1 sub_r2-r2-r1 add_r1-r2-r0 mvn_r3-r1	sub_r3-r2-r0 mvn_r3-r3
cmp_r0-r1 sub_cc_r2-r1-r2 mov_r0-r2 rsb_r0-r0-r2	sub_r0-r0-r0
cmp_r0-r1 mov_hi_r1_i orr_r0-r1-r2 mvn_r1-r0 and_r2-r1-r0	cmp_r0-r1 eor_r0-r1-r2 mvn_r1-r0 and_r2-r1-r0
add_r0-r1-r1 eor_r2-r1-r3_lsl_i sub_r3-r0-r2 rsb_r2-r1-r3	mov_r2-r3_lsl_i
tst_r0-r1 sub_ne_r1-r2-r1 mvn_r3-r1 and_r3-r3-r1	mov_r3_i
sub_r0-r1-r2 sub_r1-r2-r0 mov_r0-r1 mov_r3-r0	rsb_r3-r1-r2_lsl_i
tst_r0_i sub_ne_r1-r1-r2_asr_i sub_eq_r1-r3-r0_lsr_i mov_r0-r1	sub_r1-r3-r0_lsr_i mov_r0-r1
cmp_r0-r1 mov_lt_r0-r1 add_r2-r0-r1 rsb_r2-r0-r2	mov_r2-r1
eor_r0-r0-r1_ror_i orr_r2-r2-r0 mov_r1-r2 sub_r2-r1_i	eor_r0-r0-r1_ror_i orr_r2-r2-r0 sub_r2-r2_i
eor_r0-r1-r2 eor_r3-r1-r0 eor_r3-r3-r1 orr_r0-r3-r2 eor_r1-r0-r3	and_r3-r2-r2 eor_r3-r3-r1 orr_r0-r3-r2 eor_r1-r0-r3
add_r0-r1-r0_lsl_i tst_r0_i mov_eq_r1_i rsb_r2-r1_i	mov_r2_i
rsb_r0-r1-r2 mvn_r3-r0 add_r3-r2-r3 mov_r0-r3	rsb_r0-r1-r2 mvn_r3-r0 add_r0-r2-r3
and_r0-r1-r2_lsl_i rsb_r2-r1-r3_lsl_i rsb_r1-r3-r2 sub_r3-r0_i orr_r2-r1-r3	and_r0-r1-r2_lsl_i rsb_r2-r1-r3_lsl_i rsb_r1-r3-r2 orr_r2-r1-r0
rsb_r0-r0-r1 add_r1-r0_i add_r2-r0_i orr_r2-r2-r1	rsb_r0-r0-r1 add_r2-r0_i
rsb_r0-r0-r1_lsr_i rsb_r1-r1-r0 mov_r2-r0 rsb_r0-r1-r2_lsr_i	rsb_r0-r0-r1_lsr_i rsb_r1-r1-r0 rsb_r0-r1-r0_lsr_i
cmp_r0-r1 rsb_cc_r2-r1-r0_lsr_i sub_r3-r2-r1 rsb_r1-r0-r1_lsr_i mov_r0-r1 sub_r3-r0-r3	cmp_r0-r1 rsb_cc_r2-r1-r0_lsr_i sub_r3-r2-r1 rsb_r1-r0-r1_lsr_i sub_r3-r1-r3
add_r0-r1_i add_r2-r3-r0 sub_r3-r2-r1_lsr_i mov_r1-r3	add_r0-r1_i add_r2-r3-r0 sub_r1-r2-r1_lsr_i
and_r0-r1-r2 mov_r2-r0 eor_r1-r2-r0 eor_r2-r1_i mov_r0-r2	mov_r0_i
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i rsb_r2-r0-r2	rsb_r2-r0_i
eor_r0-r0_i mvn_r1-r0 sub_r2-r1-r0 add_r1-r0-r1 add_r2-r1-r2_ror_i	eor_r0-r0_i mvn_r1_i bic_r2-r1-r0_lsl_i add_r2-r1-r2_ror_i
sub_r0-r1-r2 mvn_r1-r3 sub_r0-r1-r0_lsl_i mov_r1-r0	add_r1-r2-r1 sub_r2-r3-r1_lsl_i mvn_r1-r2
add_r0-r1-r1 mvn_r2-r0 orr_r3-r1-r2 mvn_r2-r3 mvn_r0-r2	unk
cmp_r0-r1 add_lt_r1-r2-r1 rsb_r2-r1-r0 add_r2-r2_i	cmp_r0-r1 add_lt_r1-r2-r1 rsb_r2-r1-r0
cmp_r0-r1 mov_ge_r1-r2 orr_r1-r1_i	cmp_r0-r1 mov_ge_r1-r2
add_r0-r1-r1 and_r2-r0-r2_lsl_i orr_r0-r2-r1_lsl_i orr_r1-r1-r0 orr_r3-r1-r0	add_r2-r1-r1 orr_r0-r2-r1_lsl_i orr_r3-r0-r1
cmp_r0-r1 sub_lt_r1-r0-r2 add_r1-r1-r3 sub_r0-r1-r3 rsb_r3-r0_i	cmp_r0-r1 sub_lt_r1-r0-r2 rsb_r3-r1_i
sub_r0-r1_i rsb_r1-r0-r2 sub_r3-r2-r1 mvn_r1-r3 rsb_r3-r2-r1_lsl_i	sub_r0-r1_i mvn_r1-r0 rsb_r3-r2-r1_lsl_i
orr_r0-r1-r2 eor_r1-r1-r0 and_r1-r2-r1_lsr_i mvn_r0-r1	bic_r1-r2-r1 and_r1-r2-r1_lsr_i mvn_r0-r1
eor_r0-r1-r0 mvn_r1-r2 orr_r0-r1-r0 rsb_r1-r3-r0_lsr_i mvn_r0-r1	eor_r0-r1-r0 unk rsb_r1-r3-r1_lsr_i mvn_r0-r1
add_r0-r1-r0 add_r1-r0-r1 mov_r0-r2 and_r0-r1-r0	add_r0-r0-r1_lsl_i and_r0-r0-r2
eor_r0-r1_i eor_r2-r0-r2 sub_r1-r2_i mov_r0-r1	eor_r2-r1-r2 sub_r0-r2_i
add_r0-r1_i rsb_r2-r1-r2_lsr_i sub_r2-r2-r1 sub_r2-r2-r0	rsb_r2-r1-r2_lsr_i sub_r2-r2-r1_lsl_i
eor_r0-r1-r2 sub_r3-r3-r0 orr_r2-r0-r3 sub_r0-r2_i rsb_r3-r3-r0_ror_i	eor_r0-r1-r2 sub_r3-r3-r0 orr_r2-r0-r3 rsb_r3-r3-r2_ror_i
and_r0-r1_i orr_r2-r2-r0 sub_r0-r0-r2_asr_i mvn_r1-r0	and_r0-r1_i sub_r0-r0-r2_asr_i mvn_r1-r0
tst_r0_i add_eq_r0-r0-r0 sub_r1-r0-r2 rsb_r2-r1_i mov_r1-r2 add_r0-r1_i	tst_r0_i add_eq_r0-r0-r0 sub_r1-r0-r2 rsb_r2-r1_i add_r0-r2_i
cmp_r0_i eor_ls_r1-r1_i eor_hi_r1-r2-r0 rsb_r0-r1-r0 add_r2-r0-r3 sub_r2-r2-r0	and_r2-r3-r3
tst_r0_i sub_eq_r1-r2-r3 and_r3-r2-r1 eor_r3-r1-r3_lsl_i sub_r0-r1-r3	mov_r1-r2_lsl_i bic_r0-r1-r3_lsl_i
orr_r0-r0-r1 orr_r2-r2-r0 rsb_r1-r3-r2 mov_r3-r1	orr_r0-r0-r1 orr_r2-r2-r0 rsb_r3-r3-r2
mvn_r0-r1 add_r0-r0-r1 and_r2-r2-r0 sub_r1-r1-r2 orr_r3-r1-r2	sub_r1-r1-r2 orr_r3-r1-r2
tst_r0-r1 rsb_ne_r2-r1-r3_asr_i add_ne_r2-r0-r3_lsr_i eor_r2-r2-r3_lsr_i mvn_r0-r2	tst_r0-r1 add_ne_r2-r0-r3_lsr_i eor_r2-r2-r3_lsr_i mvn_r0-r2
cmp_r0_i rsb_eq_r1-r2-r1_lsr_i mov_r3-r1 rsb_r1-r3-r1	mov_r1_i
rsb_r0-r1-r2 eor_r3-r0_i eor_r2-r3_i and_r1-r2-r0_lsl_i	rsb_r0-r1-r2 and_r1-r0-r0_lsl_i
cmp_r0-r1 rsb_eq_r2-r3-r2 rsb_r1-r3-r1 orr_r3-r2-r1_lsl_i mvn_r1-r3 and_r1-r1_i	bic_r1-r3-r3
tst_r0_i mov_ne_r1_i and_r1-r2-r1_asr_i	and_r1-r2-r1_asr_i
and_r0-r1-r2 rsb_r1-r0-r3 orr_r1-r1_i rsb_r1-r0-r1_lsr_i	and_r0-r1-r2 rsb_r1-r0-r3 rsb_r1-r0-r1_lsr_i
and_r0-r1-r0 mvn_r2-r3 rsb_r0-r2-r0 eor_r3-r0_i	and_r0-r1-r0 mvn_r2-r3 sub_r3-r0-r2
cmp_r0-r1 mvn_ls_r2-r1 mvn_hi_r2-r1 tst_r1-r2 rsb_ne_r1-r3-r0_ror_i mvn_r3-r1	mvn_r3-r1
rsb_r0-r1-r2 rsb_r3-r2-r0 rsb_r1-r2-r0 sub_r2-r0-r1 add_r0-r2-r3	rsb_r0-r1-r2
and_r0-r1-r0 add_r2-r0-r1 sub_r2-r1-r2 mvn_r1-r2 mvn_r2-r1	bic_r2-r0-r1 sub_r2-r2-r0
add_r0-r1-r0_lsl_i and_r1-r0-r2_asr_i rsb_r0-r3-r1 mvn_r2-r0 sub_r1-r2-r0	add_r0-r1-r0_lsl_i and_r1-r0-r2_asr_i rsb_r0-r3-r1 mvn_r1-r0_lsl_i
mov_r0-r1 sub_r1-r1-r0 orr_r0-r1_i mvn_r2-r1 eor_r1-r2-r0	mvn_r1-r1 mvn_r2-r0 orr_r1-r2-r0
rsb_r0-r1-r2 rsb_r1-r1-r3_lsl_i add_r2-r1-r0 and_r0-r1_i orr_r0-r0-r2	sub_r0-r2-r1_lsl_i add_r0-r0-r3_lsl_i
tst_r0_i rsb_ne_r0-r1_i add_r1-r0_i	add_r1-r0_i
sub_r0-r0-r1 orr_r0-r0-r2 add_r0-r0_i sub_r3-r0_i	sub_r0-r0-r1 orr_r3-r0-r2
add_r0-r1-r0_lsr_i rsb_r1-r2-r0 add_r1-r2-r1 rsb_r0-r1-r2 sub_r3-r2-r0	add_r0-r1-r0_lsr_i mov_r3-r0
sub_r0-r1-r0 eor_r1-r2-r0 eor_r1-r1-r0 add_r2-r0-r2 eor_r1-r1-r2	sub_r0-r1-r0 lsl_r1-r2_i add_r2-r0-r2 eor_r1-r1-r2
cmp_r0_i add_cc_r1-r2_i rsb_r3-r3-r0 eor_r3-r3-r1_ror_i	rsb_r3-r3-r0 eor_r3-r3-r1_ror_i
rsb_r0-r1-r0 sub_r0-r2-r0 mov_r3-r2 rsb_r2-r0-r3_asr_i	rsb_r0-r1-r0 sub_r0-r2-r0 rsb_r2-r0-r2_asr_i
sub_r0-r1-r2_lsl_i sub_r2-r3-r0 add_r0-r0_i rsb_r0-r2-r0_asr_i	sub_r0-r1-r2_lsl_i sub_r2-r3-r0 rsb_r0-r2-r0_asr_i
tst_r0-r1 mvn_eq_r2-r3 rsb_ne_r2-r0-r1_asr_i mov_r1-r0 sub_r0-r2-r1 add_r2-r3-r0	tst_r0-r1 mvn_r2-r3 rsb_ne_r2-r0-r1_asr_i sub_r0-r2-r0 add_r2-r3-r0
mov_r0-r1 and_r2-r0_i add_r3-r1-r0 and_r2-r3-r2_lsl_i	and_r2-r2_i
rsb_r0-r1-r0 mov_r2-r0_asr_i add_r2-r2-r0 orr_r2-r0-r2_ror_i rsb_r0-r2-r0	rsb_r0-r1-r0 add_r2-r0-r0_asr_i orr_r2-r0-r2_ror_i rsb_r0-r2-r0
sub_r0-r1-r0 rsb_r1-r2-r0_asr_i mov_r0-r1 add_r0-r0-r2	rsb_r2-r0-r1 mov_r0-r2_asr_i
mvn_r0-r1 mvn_r1-r0 mov_r0-r1 mov_r2-r0 eor_r3-r2-r1_asr_i	eor_r3-r1-r1_asr_i
orr_r0-r1-r2 eor_r2-r2-r0 sub_r0-r2-r1 mov_r1-r0 eor_r1-r1_i	bic_r2-r1-r2 sub_r0-r2-r1 eor_r1-r0_i
tst_r0_i mov_ne_r1-r2 sub_r3-r1-r0 eor_r1-r3-r2_ror_i and_r0-r2-r1 sub_r2-r2-r0	sub_r3-r1-r0 eor_r1-r3-r2_ror_i bic_r2-r2-r1
sub_r0-r1-r2 add_r3-r0-r2 add_r2-r0-r0 add_r2-r2-r3_asr_i	sub_r0-r1-r2 add_r2-r0-r0 add_r2-r2-r1_asr_i
and_r0-r1-r2_ror_i add_r1-r3-r0_lsr_i mov_r2-r1 rsb_r1-r2-r1_asr_i rsb_r2-r0-r1_asr_i	and_r0-r1-r2_ror_i add_r1-r3-r0_lsr_i rsb_r1-r1-r1_asr_i rsb_r2-r0-r1_asr_i
sub_r0-r0_i sub_r1-r2-r0 add_r3-r3-r3 add_r0-r2-r3_ror_i add_r1-r0-r1	sub_r1-r2-r0 add_r3-r3-r3 add_r0-r2-r3_ror_i add_r1-r0-r1
add_r0-r1-r2_lsl_i sub_r0-r1-r0 add_r3-r0-r3 mvn_r2-r3	rsb_r1-r3-r2_lsl_i sub_r2-r1_i
sub_r0-r1-r2 rsb_r2-r0-r2 eor_r1-r0-r2_ror_i sub_r2-r1-r0 add_r3-r0-r2	sub_r0-r1-r2 rsb_r2-r0-r2 eor_r3-r0-r2_ror_i
add_r0-r0-r1 orr_r0-r0-r1 add_r2-r0-r3 mvn_r1-r2 mvn_r2-r1	add_r0-r0-r1 orr_r0-r0-r1 add_r2-r0-r3
tst_r0_i mov_eq_r1_i rsb_r0-r1-r2 sub_r2-r1-r0_lsr_i	mov_r1_i rsb_r0-r1-r2 sub_r2-r1-r0_lsr_i
mov_r0-r1 mvn_r1-r0 add_r2-r3_i sub_r0-r2-r1 eor_r3-r1-r0	add_r2-r3_i mvn_r1-r1 sub_r0-r2-r1 eor_r3-r1-r0
rsb_r0-r1-r0_ror_i mov_r1-r0 add_r2-r1-r1 mov_r1-r0 and_r1-r2-r1	rsb_r0-r1-r0_ror_i and_r1-r0-r0_lsl_i
sub_r0-r1-r2 and_r1-r0_i rsb_r1-r3-r1_lsl_i sub_r2-r3-r1	rsb_r1-r3-r1_lsl_i sub_r1-r1-r2_lsl_i sub_r2-r3-r1
rsb_r0-r0-r1 sub_r0-r2-r0 add_r3-r0-r2 sub_r3-r2-r3	rsb_r0-r0-r1 rsb_r3-r2-r0
orr_r0-r1-r2_lsl_i rsb_r3-r3-r2 mvn_r1-r3 orr_r2-r1-r0 orr_r3-r1-r2	orr_r0-r1-r2_lsl_i rsb_r3-r3-r2 mvn_r1-r3 orr_r3-r1-r0
tst_r0_i add_eq_r1-r2-r0 add_r0-r1-r3_lsr_i sub_r3-r2-r3 add_r2-r0-r3	add_r1-r2-r0 add_r0-r1-r3_lsr_i sub_r3-r2-r3 add_r2-r0-r3
tst_r0-r1 mov_ne_r0-r2 mov_eq_r0_i mvn_r1-r0	tst_r0-r1 mvn_r1_i rsb_ne_r1-r2-r1
and_r0-r0-r1 rsb_r2-r3-r2 add_r1-r2_i sub_r3-r1-r0	and_r0-r0-r1 rsb_r2-r3-r2 sub_r3-r2-r0
tst_r0-r1 mvn_ne_r0-r2 add_ne_r0-r3-r2 rsb_r1-r3-r2_lsr_i rsb_r3-r1-r0_ror_i sub_r3-r3-r0	tst_r0-r1 add_ne_r0-r3-r2 rsb_r1-r3-r2_lsr_i rsb_r3-r1-r0_ror_i sub_r3-r3-r0
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 mov_r1-r0 orr_r2-r3-r1 sub_r3-r3-r2	unk rsb_r3-r1-r2
sub_r0-r1-r2 sub_r3-r0-r3 sub_r1-r3-r0 mvn_r3-r1 add_r0-r3-r2_asr_i	sub_r3-r3_i add_r0-r3-r2_asr_i
tst_r0-r1 sub_ne_r2-r2-r3 sub_eq_r2-r1-r2_asr_i mvn_r0-r3 sub_r3-r2-r0 sub_r2-r2-r3 add_r3-r2-r2_ror_i	mvn_r0-r3 add_r3-r0-r0_ror_i
orr_r0-r0-r1 add_r1-r0-r2 eor_r2-r3-r1 and_r2-r2-r0 rsb_r1-r2-r0	orr_r0-r0-r1 add_r1-r0-r2 eor_r2-r3-r1 bic_r1-r0-r2
add_r0-r0-r1 rsb_r0-r0-r2 and_r3-r2-r0 eor_r3-r2-r3	add_r0-r0-r1 rsb_r0-r0-r2 bic_r3-r2-r0
tst_r0_i mov_ne_r0-r1 mov_eq_r0_i sub_r2-r2-r3 rsb_r3-r2-r0_lsl_i	mov_r0_i sub_r2-r2-r3 rsb_r3-r2-r0_lsl_i
orr_r0-r1-r2 sub_r0-r2-r0 rsb_r2-r0-r2 add_r2-r0-r2 mov_r0-r2	mov_r0-r2
tst_r0-r1 add_ne_r2-r3-r3 add_r1-r0-r0 sub_r3-r1-r2 rsb_r2-r3-r2_ror_i add_r2-r3-r2	tst_r0-r1 add_ne_r2-r3-r3 rsb_r3-r1-r2 rsb_r2-r3-r2_ror_i add_r2-r3-r2
cmp_r0-r1 rsb_cc_r1-r0-r2 rsb_cs_r1-r0-r2 sub_r0-r1-r2_lsr_i	sub_r1-r2-r0 sub_r0-r1-r2_lsr_i
rsb_r0-r0-r1 mov_r1-r0 add_r0-r0-r0 sub_r2-r1-r0	rsb_r2-r1-r0
rsb_r0-r1-r2_lsl_i and_r1-r1-r2 orr_r1-r1-r2 add_r3-r0-r1_lsr_i	rsb_r0-r1-r2_lsl_i add_r3-r0-r2_lsr_i
tst_r0-r1 mvn_ne_r2-r1 add_r3-r2-r2 mov_r1-r3	tst_r0-r1 mvn_ne_r2-r1 lsl_r1-r2_i
mov_r0-r1 and_r2-r0-r1 and_r1-r2_i add_r0-r1-r1	eor_r0-r1-r1
mov_r0-r1 eor_r2-r2-r0_ror_i sub_r3-r2-r1 add_r0-r3-r3 orr_r3-r1-r0_asr_i	eor_r2-r2-r1_ror_i sub_r3-r2-r1 add_r0-r3-r3 orr_r3-r1-r0_asr_i
sub_r0-r1-r2 add_r0-r0-r0_lsr_i orr_r3-r0-r2 orr_r1-r2-r3 add_r0-r1-r2	sub_r0-r1-r2 add_r0-r0-r0_lsr_i orr_r1-r2-r0 add_r0-r1-r2
sub_r0-r0-r1_lsr_i add_r2-r0-r0 add_r1-r2-r3 sub_r2-r1-r3	sub_r0-r0-r1_lsr_i add_r2-r0-r0
mvn_r0-r1 sub_r2-r0_i rsb_r1-r2-r3 sub_r2-r1-r2_lsl_i sub_r2-r2-r1	mvn_r0-r1 rsb_r2-r0_i add_r2-r2-r2
cmp_r0-r1 rsb_cc_r2-r1-r0_ror_i mov_r3-r2 rsb_r3-r3-r2 orr_r3-r2-r3	cmp_r0-r1 rsb_cc_r2-r1-r0_ror_i mov_r3-r2
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 and_r2-r3-r0_lsl_i rsb_r2-r1-r2_asr_i rsb_r0-r3-r2_asr_i	mvn_r0-r2 and_r2-r3-r0_lsl_i rsb_r2-r1-r2_asr_i rsb_r0-r3-r2_asr_i
cmp_r0-r1 rsb_lt_r2-r3-r0_ror_i rsb_ge_r2-r0-r1_lsl_i and_r0-r2-r3 and_r3-r0-r3 sub_r3-r3-r0 and_r0-r0-r3_asr_i	mov_r0_i
mov_r0-r1 eor_r2-r2-r0_lsr_i add_r3-r2_i add_r1-r2-r3 add_r3-r1_i	eor_r2-r2-r1_lsr_i mov_r3-r2_lsl_i
orr_r0-r1_i cmp_r1-r2 rsb_ls_r2-r0-r1_lsl_i and_r2-r2-r3	cmp_r1-r2 rsb_ls_r2-r1-r1_lsl_i and_r2-r2-r3
tst_r0-r1 rsb_eq_r0-r0_i orr_r1-r0_i add_r0-r2-r1	tst_r0-r1 rsb_eq_r0-r0_i add_r0-r2-r0
tst_r0-r1 mov_ne_r1_i eor_r2-r0-r2 and_r0-r2-r1 rsb_r1-r0_i	tst_r0-r1 mov_ne_r1_i and_r0-r2-r1 rsb_r1-r0_i
add_r0-r1-r1 add_r2-r0-r1 add_r3-r2-r0 mov_r0-r3	add_r0-r1-r1 add_r2-r0-r1 add_r0-r0-r2
tst_r0-r1 rsb_eq_r2-r1-r0_lsr_i mvn_r1-r2 rsb_r2-r3-r1 sub_r2-r1-r2	mov_r2-r3
add_r0-r1_i tst_r0_i rsb_ne_r1-r2-r1 orr_r3-r2-r1	orr_r3-r2-r1
sub_r0-r1-r0 orr_r2-r0-r2_lsl_i sub_r0-r1-r2 orr_r3-r0-r2 eor_r0-r2-r3	sub_r0-r1-r0 orr_r2-r0-r2_lsl_i sub_r0-r1-r2 bic_r0-r0-r2
cmp_r0_i eor_eq_r1-r1-r2 mov_cc_r1_i rsb_r0-r1-r0 sub_r1-r2-r0	cmp_r0_i eor_ls_r1-r1-r2 rsb_r0-r1-r0 sub_r1-r2-r0
tst_r0_i add_ne_r1-r2-r2 eor_r3-r2-r3 and_r1-r3-r1	eor_r3-r2-r3 and_r1-r3-r1
and_r0-r0-r1 mov_r1-r0 mov_r2-r1 orr_r2-r1-r2	and_r2-r0-r1
mvn_r0-r1 rsb_r2-r3-r0_lsl_i add_r2-r2-r0 add_r3-r2-r2	mvn_r0-r1 sub_r2-r0-r3 add_r3-r2-r2
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r3 orr_r0-r3-r2 and_r3-r1-r0 and_r2-r1-r3 mov_r3-r2	cmp_r0-r1 orr_r0-r3-r2 mvn_ge_r1-r3 mvn_lt_r1-r2 and_r3-r1-r0
sub_r0-r1-r2 add_r0-r1-r0_lsl_i add_r0-r0-r2 mov_r3-r0	sub_r0-r1-r2 add_r3-r0-r1_lsl_i
mvn_r0-r1 mvn_r1-r2 rsb_r3-r1-r0_asr_i mov_r0-r3	sub_r0-r2-r1_asr_i
orr_r0-r1-r2 sub_r2-r0-r1 mov_r1-r2 and_r0-r2-r1	bic_r2-r2-r1 orr_r0-r2-r2
add_r0-r1-r2_asr_i rsb_r2-r2-r0 sub_r2-r0-r2 rsb_r2-r2-r3_lsr_i mvn_r0-r2	rsb_r2-r2-r2_lsl_i rsb_r2-r2-r3_lsr_i mvn_r0-r2
add_r0-r1-r2 mvn_r2-r0 eor_r2-r1-r2 orr_r3-r1-r2	add_r0-r1-r2 unk
mvn_r0-r1 orr_r1-r2-r0_lsr_i rsb_r1-r3-r1 add_r0-r1-r3	mvn_r3-r1 orr_r0-r2-r3_lsr_i
rsb_r0-r1-r2 sub_r3-r0-r2 rsb_r3-r3-r2_lsl_i mov_r2-r3	add_r2-r1-r2_lsl_i
tst_r0_i rsb_ne_r1-r1-r2_lsl_i sub_r3-r0-r1 and_r0-r3-r0_lsr_i	sub_r3-r0-r1 and_r0-r3-r0_lsr_i
rsb_r0-r1-r2 add_r2-r2-r1 add_r0-r0-r2 mov_r1-r0 add_r1-r1-r0	add_r1-r2-r2_lsl_i add_r1-r1-r2
mvn_r0-r1 tst_r1-r0 add_eq_r1-r1-r2_asr_i rsb_r1-r1-r2_lsr_i	add_r1-r1-r2_asr_i rsb_r1-r1-r2_lsr_i
rsb_r0-r1-r2_lsl_i add_r1-r0-r0 mov_r3-r1 eor_r0-r3-r1	eor_r0-r3-r3
mov_r0-r1 tst_r2_i orr_ne_r0-r3-r0 rsb_r3-r0-r3_asr_i	rsb_r3-r1-r3_asr_i
mov_r0-r1_lsr_i sub_r2-r2-r0 sub_r1-r0-r3 eor_r1-r1-r2 and_r2-r1-r2	sub_r2-r2-r1_lsr_i rsb_r1-r3-r1_lsr_i bic_r2-r2-r1
cmp_r0_i add_ge_r1-r1-r0_asr_i mvn_r0-r1 and_r2-r2-r0_lsl_i	mvn_r0-r1 and_r2-r2-r0_lsl_i
add_r0-r1_i rsb_r2-r2-r3 sub_r1-r2-r0 add_r1-r1-r1 mvn_r0-r1	add_r0-r1_i rsb_r2-r2-r3 sub_r1-r2-r0 mvn_r0-r1_lsl_i
tst_r0-r1 mov_ne_r0-r2_lsl_i mov_r1-r0 rsb_r1-r3-r1	tst_r0-r1 mov_ne_r0-r2_lsl_i rsb_r1-r3-r0
rsb_r0-r1-r2_ror_i eor_r3-r0-r2 orr_r3-r2-r3 and_r1-r3-r2 sub_r1-r3-r1	rsb_r0-r1-r2_ror_i eor_r3-r0-r2 orr_r3-r2-r3 eor_r1-r2-r3
mov_r0-r1 sub_r2-r0-r1 rsb_r3-r3-r2_lsl_i add_r0-r3_i add_r1-r1-r0	rsb_r2-r0-r0 rsb_r3-r3-r2_lsr_i add_r0-r3_i add_r1-r1-r0
sub_r0-r1-r0 sub_r2-r0-r3 and_r0-r3-r2 sub_r0-r3-r0 rsb_r2-r0-r2	sub_r0-r1-r0 sub_r2-r0-r3 bic_r0-r3-r2 rsb_r2-r0-r2
add_r0-r1-r2 rsb_r3-r0-r1 rsb_r1-r1-r3_lsl_i and_r2-r0-r1 and_r3-r0-r2	add_r0-r1-r2 rsb_r3-r0-r1 rsb_r1-r1-r3_lsl_i and_r3-r0-r1
sub_r0-r1-r0 tst_r0_i mvn_ne_r2-r1 and_r0-r2-r0	sub_r0-r1-r0 and_r0-r2-r0
eor_r0-r1_i sub_r2-r0-r1 and_r1-r0-r2 and_r0-r1-r0	eor_r0-r1_i sub_r2-r0-r1 and_r0-r0-r2
mov_r0-r1 cmp_r2_i sub_cs_r2-r0-r2 and_r3-r2-r0_ror_i	rsb_r0-r2-r1 and_r3-r0-r1_ror_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 add_r3-r0-r0_ror_i add_r3-r2-r3	mvn_r3_i sub_r3-r3-r2_ror_i
tst_r0_i sub_ne_r0-r1-r0 sub_r2-r1-r0_lsl_i orr_r2-r0-r2_lsr_i rsb_r0-r2-r1_asr_i	sub_r2-r1-r0_lsl_i orr_r2-r0-r2_lsr_i rsb_r0-r2-r1_asr_i
cmp_r0-r1 add_ge_r2-r1-r3 add_r0-r2-r3 add_r3-r0_i rsb_r0-r2-r3 add_r0-r0_i	add_r0-r3_i
sub_r0-r1-r0 mov_r1-r2 sub_r2-r0-r1 add_r1-r2-r2_lsl_i	sub_r0-r1-r0 sub_r2-r0-r2 add_r1-r2-r2_lsl_i
add_r0-r1-r0 and_r1-r0_i sub_r2-r1_i orr_r3-r3-r2	add_r0-r1-r0 and_r1-r0_i orr_r3-r1-r3
sub_r0-r0-r1 mov_r2-r0 sub_r0-r1_i add_r1-r2-r0	sub_r1-r0_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 mvn_r2-r1	mov_r2-r2
tst_r0_i mvn_eq_r0-r1 eor_r2-r2-r0_ror_i sub_r3-r1_i rsb_r2-r2-r3 sub_r1-r2-r0	mvn_r0-r1 eor_r2-r2-r0_ror_i sub_r3-r1_i rsb_r2-r2-r3 sub_r1-r2-r0
add_r0-r1-r2 orr_r1-r2-r0 sub_r3-r0-r1 mov_r1-r3 rsb_r1-r1_i	add_r0-r1-r2 bic_r1-r2-r0
sub_r0-r1-r2_asr_i and_r2-r2_i sub_r0-r0-r1 rsb_r0-r0-r2 mov_r3-r0_lsl_i	sub_r0-r1-r2_lsr_i sub_r0-r0-r2 sub_r0-r0-r1 mov_r3-r0_lsl_i
tst_r0_i mov_eq_r0_i add_r1-r2-r0 eor_r2-r0-r1 eor_r1-r2-r1	mov_r1_i
and_r0-r1-r0_lsr_i add_r2-r0-r1_asr_i mov_r3-r2 and_r3-r2-r3	and_r0-r1-r0_lsr_i add_r2-r0-r1_asr_i mov_r3-r2
sub_r0-r0-r1 sub_r1-r2-r0 sub_r2-r2-r1 and_r3-r2-r1	sub_r0-r0-r1 sub_r1-r2-r0 and_r3-r0-r1
rsb_r0-r1_i rsb_r1-r0-r2 rsb_r3-r0-r1 mov_r0-r2 add_r2-r3-r0_lsr_i	rsb_r0-r1_i rsb_r3-r2-r0_lsl_i rsb_r2-r3-r2_lsr_i
orr_r0-r0-r1 add_r2-r2-r0 and_r2-r0-r2_lsr_i and_r3-r2_i add_r3-r3-r3_asr_i	orr_r0-r0-r1 add_r2-r2-r0 and_r2-r0-r2_lsr_i and_r3-r2_i
add_r0-r1-r2 rsb_r2-r3-r0 sub_r0-r2-r0 rsb_r3-r1-r0_ror_i	rsb_r0-r3_i rsb_r3-r1-r0_ror_i
add_r0-r1-r0 and_r0-r2-r0 and_r2-r0_i eor_r2-r2-r0	add_r0-r1-r0 and_r2-r0-r2
mvn_r0-r1 and_r0-r2-r0 and_r1-r0-r3 rsb_r0-r3-r1_asr_i orr_r2-r0-r1_lsl_i	bic_r0-r2-r1 and_r1-r0-r3 rsb_r0-r3-r1_asr_i orr_r2-r0-r1_lsl_i
add_r0-r1-r2 orr_r1-r2-r0 rsb_r3-r1-r3_lsr_i mov_r1-r3	add_r0-r1-r2 orr_r1-r2-r0 rsb_r1-r1-r3_lsr_i
tst_r0-r1 rsb_eq_r2-r2-r1 mov_r0-r2 add_r0-r0_i	tst_r0-r1 rsb_eq_r2-r2-r1 mov_r0-r2
add_r0-r0-r1 rsb_r2-r1-r0_ror_i and_r3-r1-r2 and_r1-r1-r3	add_r0-r0-r1 rsb_r2-r1-r0_ror_i and_r1-r2-r1
add_r0-r0-r1_lsl_i rsb_r1-r1-r2_lsr_i rsb_r3-r3-r1 mov_r1-r0 sub_r2-r3-r1	add_r0-r0-r1_lsl_i rsb_r1-r1-r2_lsr_i rsb_r3-r3-r1 sub_r2-r3-r0
sub_r0-r1-r0 add_r0-r0-r2 rsb_r0-r0_i mov_r2-r0 eor_r3-r2-r0_asr_i	sub_r0-r1-r0 add_r0-r0-r2 rsb_r0-r0_i eor_r3-r0-r0_asr_i
mov_r0-r1 mov_r2-r1 eor_r2-r2-r0 and_r2-r2_i	and_r2-r2_i
eor_r0-r1-r2 eor_r0-r0_i mov_r3-r0 eor_r1-r2-r3 sub_r2-r1-r3	eor_r0-r1-r2 eor_r0-r0_i eor_r1-r2-r0 sub_r2-r1-r0
add_r0-r0-r1_ror_i sub_r2-r0_i and_r3-r1-r3 sub_r2-r3-r2	and_r3-r1-r3 add_r0-r0-r1_ror_i sub_r2-r3-r0
cmp_r0-r1 mov_cc_r0_i mov_cs_r0_i rsb_r2-r0-r3 sub_r3-r0-r2	rsb_r2-r3_i add_r3-r2_i
mov_r0-r1 add_r2-r3_i mov_r3-r0 orr_r3-r2-r3	add_r2-r3_i orr_r3-r2-r1
rsb_r0-r1-r2 sub_r1-r1_i mvn_r3-r1 mov_r1-r0 sub_r3-r3-r1	rsb_r0-r1-r2 sub_r1-r1_i mvn_r3-r1 rsb_r3-r0-r3
tst_r0-r1 mov_ne_r0_i mvn_ne_r0-r2 sub_r0-r2-r0	tst_r0-r1 mvn_ne_r0-r2 sub_r0-r2-r0
add_r0-r1_i mvn_r2-r3 add_r2-r0-r2 rsb_r3-r1-r2	mvn_r3-r3
and_r0-r1-r2 orr_r3-r1-r0 rsb_r1-r0-r3 rsb_r1-r1-r3	and_r0-r1-r2 orr_r3-r1-r0 orr_r1-r0-r0
tst_r0_i add_ne_r1-r0-r2 mov_r2-r1 add_r2-r3-r2 sub_r3-r3-r2	tst_r0_i add_ne_r1-r0-r2 add_r2-r3-r1 sub_r3-r3-r2
sub_r0-r1-r2_lsl_i mov_r1-r0 rsb_r2-r1-r2 mov_r1-r2	rsb_r0-r1-r2_lsl_i add_r1-r0-r2
orr_r0-r1-r0_asr_i sub_r2-r0-r2_ror_i rsb_r1-r3-r2 mov_r0-r3 rsb_r2-r1-r0	orr_r0-r1-r0_asr_i sub_r2-r0-r2_ror_i rsb_r2-r2-r3_lsl_i
tst_r0-r1 rsb_ne_r0-r2-r0_lsr_i mvn_r2-r0 and_r3-r2-r0 and_r2-r0-r3 mvn_r3-r2	unk
rsb_r0-r1-r2_lsr_i rsb_r2-r0-r1 mov_r1-r2 eor_r2-r1_i	rsb_r0-r1-r2_lsr_i rsb_r2-r0-r1 eor_r2-r2_i
sub_r0-r1-r2_lsl_i rsb_r2-r0_i add_r0-r2_i rsb_r2-r0-r2	mov_r0_i rsb_r2-r0-r0_asr_i
tst_r0-r1 sub_ne_r2-r2_i mvn_r3-r2	mvn_r3-r2
sub_r0-r1-r2 and_r2-r2-r0 add_r0-r2-r2_lsl_i rsb_r2-r0-r3_lsr_i add_r2-r0-r2	lsr_r2-r3_i
orr_r0-r1-r2 sub_r2-r1-r3 sub_r1-r1-r2 and_r0-r1-r0 mvn_r2-r0	orr_r0-r1-r2 and_r0-r3-r0 mvn_r2-r0
eor_r0-r1-r2 add_r0-r0-r2 sub_r2-r0-r2 sub_r2-r2_i	eor_r2-r1-r2 sub_r2-r2_i
add_r0-r1-r0 mvn_r2-r0 add_r1-r3-r2 rsb_r0-r1-r2	sub_r0-r3-r3_lsl_i
mvn_r0-r1 add_r2-r2_i mvn_r3-r1 eor_r3-r0-r3 eor_r3-r3-r2	add_r3-r2_i
mvn_r0-r1 and_r2-r0-r1 add_r1-r2-r1_lsr_i and_r1-r1-r2_lsl_i	bic_r1-r0-r0
orr_r0-r1-r2 sub_r1-r3-r0_lsl_i and_r0-r1-r2_lsr_i sub_r1-r2-r0	sub_r1-r3-r1_lsl_i and_r0-r1-r2_lsr_i sub_r1-r2-r0
sub_r0-r1-r2 sub_r1-r1-r0 add_r0-r1-r3 eor_r1-r0_i and_r0-r1-r0_lsr_i	add_r3-r2-r3 and_r0-r3-r3_lsr_i
tst_r0-r1 orr_eq_r2-r2_i orr_r2-r0-r2_lsr_i	orr_r2-r0-r2_lsr_i
eor_r0-r1-r0 sub_r2-r1-r0_asr_i add_r3-r1-r2 add_r2-r3-r2	eor_r0-r1-r0 sub_r2-r1-r0_asr_i add_r2-r1-r2_lsl_i
cmp_r0_i rsb_lt_r0-r1-r2 rsb_ge_r0-r3-r0 sub_r3-r0-r3_lsl_i eor_r0-r0-r3	sub_r3-r0-r3_lsl_i eor_r0-r0-r3
tst_r0-r1 sub_eq_r2-r2-r0 sub_r2-r2-r3_lsl_i and_r1-r3-r2 add_r0-r1-r1	tst_r0-r1 sub_eq_r2-r2-r0 and_r1-r3-r2 add_r0-r1-r1
add_r0-r1_i orr_r1-r1-r0 and_r0-r1-r2_lsl_i mvn_r3-r0	and_r0-r1-r2_lsl_i mvn_r3-r0
add_r0-r1-r2_ror_i eor_r0-r3-r0 sub_r1-r1-r0_ror_i orr_r1-r1_i	add_r0-r1-r2_ror_i eor_r0-r3-r0 sub_r1-r1-r0_ror_i
sub_r0-r1-r2 orr_r2-r2-r0 mvn_r0-r2 and_r0-r2-r0	mov_r0_i
tst_r0_i add_ne_r0-r1-r0 add_eq_r0-r2_i add_r3-r0-r1	add_r3-r2-r1
sub_r0-r1-r0 mvn_r2-r0 mov_r0-r2 rsb_r3-r2-r0	mov_r3_i
orr_r0-r1-r2 sub_r2-r0-r1 mvn_r0-r2 sub_r3-r2-r0 rsb_r3-r3-r0	unk mvn_r3-r0_lsl_i rsb_r3-r3-r0
rsb_r0-r1-r0 sub_r1-r0-r2 sub_r1-r1-r0 sub_r1-r1-r0	rsb_r1-r2-r1 sub_r1-r1-r0
and_r0-r0-r1 mov_r2-r1 eor_r2-r2-r0 rsb_r2-r2_i	and_r0-r0-r1 eor_r2-r1-r0 rsb_r2-r2_i
cmp_r0_i mov_cc_r1-r0_ror_i mov_cs_r1-r2 sub_r2-r2-r1	cmp_r0_i rsb_cs_r2-r1-r1
sub_r0-r1-r2 mvn_r2-r0 and_r2-r2-r1 mov_r0-r1 eor_r2-r2-r0	sub_r0-r1-r2 and_r2-r1-r0
cmp_r0-r1 sub_eq_r2-r1-r3 add_r1-r2_i mov_r3-r1 mov_r1-r3	cmp_r0-r1 sub_eq_r2-r0-r3 add_r1-r2_i
sub_r0-r1-r2 mov_r1-r3 sub_r3-r1-r0 mov_r1-r3	sub_r0-r1-r2 sub_r1-r3-r0
mov_r0-r1 rsb_r0-r0-r1 add_r2-r2-r3 sub_r2-r1-r2 sub_r3-r0-r2	mov_r0-r1 rsb_r0-r0-r1 add_r2-r2-r3 sub_r3-r2-r1
tst_r0-r1 orr_ne_r1-r1-r0 mov_r2-r3 sub_r3-r2-r1 add_r0-r3-r3 rsb_r3-r0-r3_ror_i	tst_r0-r1 orr_ne_r1-r1-r0 sub_r3-r3-r1 add_r0-r3-r3 rsb_r3-r0-r3_ror_i
sub_r0-r1-r2_lsr_i add_r2-r3-r0 add_r1-r0-r2 sub_r2-r3-r2 sub_r1-r2-r1	sub_r0-r1-r2_lsr_i add_r2-r3-r0 add_r1-r0-r2 sub_r1-r2-r1_lsl_i
rsb_r0-r0-r1 rsb_r2-r3-r1_ror_i and_r1-r2-r0 mov_r3-r1 orr_r1-r3-r0	rsb_r1-r0-r1
mov_r0-r1 rsb_r2-r0-r1_lsl_i mvn_r3-r2 mvn_r0-r3	rsb_r2-r1-r1_lsl_i mov_r0-r2
sub_r0-r1_i mov_r2-r0 orr_r3-r2_i sub_r1-r3_i	sub_r0-r1_i sub_r1-r0_i
mvn_r0-r1 eor_r0-r0-r2 mvn_r3-r0 orr_r3-r3-r2	orr_r3-r1-r2
rsb_r0-r1_i mov_r1-r0 and_r2-r1-r3_lsr_i mov_r1-r2 and_r1-r3-r1	and_r3-r3-r3_lsr_i bic_r1-r3-r1
tst_r0-r1 rsb_ne_r0-r0-r2 eor_r0-r0-r2_asr_i sub_r1-r3-r2 and_r1-r1_i and_r1-r1-r0	and_r1-r1_i
cmp_r0-r1 rsb_ls_r1-r0-r1_ror_i eor_r2-r1-r0 rsb_r3-r2_i rsb_r3-r3_i add_r3-r0-r3	cmp_r0-r1 rsb_ls_r1-r0-r1_ror_i eor_r2-r1-r0 add_r3-r0-r2
rsb_r0-r1-r0 mvn_r2-r0 mvn_r1-r2 orr_r2-r2-r1 mov_r3-r2	mvn_r3_i
mvn_r0-r1 rsb_r0-r0-r2 sub_r2-r0_i sub_r1-r2-r1_lsr_i	mvn_r0-r1 sub_r2-r2-r0 sub_r1-r2-r1_lsr_i
cmp_r0-r1 mov_ne_r0_i mov_eq_r0-r2 mov_r2-r0	cmp_r0-r1 mov_ne_r0_i sub_ne_r2-r0-r0_asr_i
mvn_r0-r1 mvn_r1-r0 orr_r2-r1-r2 sub_r3-r1-r2	orr_r2-r1-r2 sub_r3-r1-r2
tst_r0_i rsb_eq_r1-r2-r1 add_r0-r1-r2 rsb_r0-r0-r1_lsr_i	rsb_r1-r2-r1 add_r0-r1-r2 rsb_r0-r0-r1_lsr_i
sub_r0-r1-r2 sub_r2-r3-r0 and_r0-r1-r2 mov_r1-r0 rsb_r0-r1-r2_asr_i	sub_r0-r1-r2 sub_r2-r3-r0 and_r0-r1-r2 rsb_r0-r0-r2_asr_i
add_r0-r1-r0_lsl_i mvn_r2-r0 add_r2-r1-r2 mov_r0-r2	mvn_r0-r0_lsl_i
sub_r0-r1-r0 mov_r2-r3 rsb_r2-r2-r1_ror_i add_r1-r2-r0 add_r0-r1_i	sub_r0-r1-r0 rsb_r2-r3-r1_ror_i add_r0-r0-r2
add_r0-r0-r0_lsr_i eor_r1-r2-r1 mvn_r3-r1 mvn_r1-r3 rsb_r0-r0-r1_asr_i	add_r0-r0-r0_lsr_i eor_r1-r2-r1 rsb_r0-r0-r1_asr_i
eor_r0-r1-r0 mov_r1-r0 rsb_r2-r1-r0 eor_r2-r1-r2 rsb_r0-r2_i	eor_r0-r1-r0 rsb_r0-r0_i
mov_r0-r1 mov_r1-r0_lsr_i add_r2-r1-r1 sub_r3-r2_i	mov_r1-r1_lsr_i add_r2-r1-r1 sub_r3-r2_i
sub_r0-r1_i sub_r0-r2-r0 add_r3-r0-r3 rsb_r0-r3-r1 add_r3-r0-r1	rsb_r0-r1-r2 add_r3-r0-r3 rsb_r0-r3-r1 add_r3-r0-r1
sub_r0-r0-r1 rsb_r2-r3_i sub_r1-r1-r2 sub_r1-r0-r1 rsb_r3-r1_i	sub_r0-r0-r1 rsb_r2-r3_i sub_r1-r1-r2 rsb_r3-r0-r1
mov_r0-r1 add_r2-r1-r1 add_r3-r0-r1 and_r1-r2-r3	lsl_r1-r1_i
cmp_r0-r1 rsb_cs_r2-r2-r0_asr_i add_r1-r2-r3 sub_r2-r1-r3	cmp_r0-r1 rsb_cs_r2-r2-r0_asr_i
cmp_r0-r1 add_eq_r1-r1-r1 add_ne_r1-r1-r0 mov_r2-r3 orr_r2-r3-r2 mvn_r0-r1 orr_r0-r0-r2	and_r2-r3-r3 add_r1-r0-r1 mvn_r0-r1 orr_r0-r0-r2
add_r0-r1-r1 orr_r2-r0-r3_lsr_i and_r3-r2-r0 rsb_r3-r1-r3_ror_i sub_r3-r3_i	add_r0-r1-r1 rsb_r2-r1-r0_ror_i sub_r3-r2_i
cmp_r0_i mvn_cc_r0-r1 eor_r2-r0-r3 add_r1-r2_i mov_r3-r1	eor_r2-r0-r3 add_r3-r2_i
and_r0-r1-r0_asr_i and_r2-r0_i mvn_r1-r2 mvn_r0-r1	and_r0-r1-r0_asr_i and_r2-r0_i add_r0-r2-r2_asr_i
eor_r0-r1-r2 orr_r0-r2-r0 rsb_r1-r3-r2 eor_r2-r1-r0	orr_r0-r1-r2 rsb_r1-r3-r2 eor_r2-r1-r0
tst_r0_i sub_eq_r1-r0-r1 add_r2-r2-r0_ror_i orr_r3-r2-r1	sub_r1-r0-r1 add_r2-r2-r0_ror_i orr_r3-r2-r1
eor_r0-r0-r1_lsl_i add_r1-r1-r0 rsb_r0-r0-r1 mvn_r2-r0 and_r2-r2-r3	bic_r2-r3-r1
mvn_r0-r1 add_r2-r0-r3_lsl_i orr_r2-r3-r2_ror_i add_r3-r2-r3 mov_r0-r3	mvn_r0-r1 add_r2-r0-r3_lsl_i orr_r2-r3-r2_ror_i add_r0-r2-r3
and_r0-r1-r0 mvn_r2-r0 mvn_r1-r0 sub_r1-r1-r2	sub_r1-r1-r1
mov_r0-r1 mvn_r2-r0 sub_r1-r0-r2 rsb_r3-r1_i mov_r2-r3	mvn_r2-r1_lsl_i add_r2-r2_i
rsb_r0-r1-r0_asr_i sub_r0-r2-r0 and_r3-r1-r0 add_r2-r3_i mov_r3-r2	rsb_r0-r1-r0_asr_i sub_r0-r2-r0 and_r3-r1-r0 add_r3-r3_i
sub_r0-r1-r2 and_r3-r1-r3 sub_r3-r0-r3 mov_r1-r3 add_r2-r1-r3	sub_r0-r1-r2 and_r3-r1-r3 sub_r3-r0-r3 add_r2-r3-r3
eor_r0-r1-r2 and_r3-r2-r3 orr_r1-r2-r3 mvn_r2-r0 rsb_r2-r2-r1	orr_r0-r1-r2 sub_r1-r0-r1 mvn_r2-r0 rsb_r2-r2-r1
and_r0-r1-r2 sub_r3-r2-r3 add_r3-r3-r0 mov_r1-r3	and_r0-r1-r2 sub_r3-r2-r3 add_r1-r0-r3
and_r0-r1-r0_lsr_i mvn_r2-r0 rsb_r0-r0-r2 sub_r2-r2-r0_lsr_i	and_r0-r1-r0_lsr_i mvn_r2-r0 sub_r2-r2-r2_lsr_i
tst_r0-r1 mov_ne_r2-r3 mov_eq_r2-r3 orr_r2-r2_i eor_r3-r3-r2	eor_r2-r3_i orr_r2-r2_i eor_r3-r3-r2
cmp_r0-r1 rsb_cc_r1-r1-r2 rsb_cs_r1-r1-r0 mov_r2-r1 eor_r0-r2-r1 sub_r2-r0_i orr_r0-r0-r2	mvn_r0_i
sub_r0-r1-r2 rsb_r3-r0-r1 add_r2-r3-r3 add_r0-r2_i	add_r2-r2-r2 add_r0-r2_i
orr_r0-r1-r2_lsr_i and_r2-r3-r0_asr_i and_r1-r2-r3 sub_r0-r1_i	orr_r0-r1-r2_lsr_i and_r2-r3-r0_asr_i sub_r0-r2_i
tst_r0-r1 rsb_ne_r0-r0-r2_ror_i mov_r2-r0 eor_r0-r2-r0 sub_r0-r0_i	unk
tst_r0_i mvn_eq_r1-r2 sub_r2-r1_i rsb_r3-r2_i	tst_r0_i mvn_eq_r1-r2 rsb_r3-r1_i
orr_r0-r1-r2 add_r3-r1-r0_lsl_i mvn_r0-r3 sub_r3-r3-r0 add_r2-r3-r3_lsl_i	bic_r3-r1-r1_lsl_i mvn_r0-r3 sub_r3-r3-r0 add_r2-r3-r3_lsl_i
orr_r0-r1-r2_lsr_i orr_r2-r2_i add_r3-r0-r1_lsl_i add_r0-r2-r3 rsb_r2-r0-r3_lsl_i	orr_r0-r1-r2_lsr_i add_r3-r0-r1_lsl_i add_r0-r2-r3 rsb_r2-r0-r3_lsl_i
tst_r0-r1 sub_eq_r2-r0-r2 sub_r3-r3_i rsb_r2-r2-r0_asr_i eor_r0-r3-r2	tst_r0-r1 sub_eq_r2-r0-r2 rsb_r2-r2-r0_asr_i eor_r0-r3-r2
tst_r0_i mov_eq_r1_i mvn_r0-r1	mov_r1_i mvn_r0-r1
cmp_r0-r1 mov_cs_r2-r0 eor_r0-r0-r1_lsr_i sub_r1-r2-r0 add_r3-r1-r0	cmp_r0-r1 mov_cs_r2-r0 sub_r1-r2-r0 add_r3-r1-r0
eor_r0-r1-r2 add_r1-r3-r2 sub_r2-r3-r1 sub_r0-r2-r0_lsl_i	sub_r1-r2-r1 rsb_r0-r2-r1_lsl_i
mov_r0-r1 and_r1-r0-r1_lsr_i add_r0-r2-r1 add_r2-r2-r0	and_r1-r1-r1_lsr_i add_r0-r2-r1 add_r2-r2-r0
and_r0-r0-r1 eor_r2-r0_i add_r1-r2-r3 sub_r3-r1-r2 add_r2-r1-r3	and_r0-r0-r1 eor_r2-r0_i add_r1-r2-r3 add_r2-r1-r3
sub_r0-r0_i sub_r1-r0_i add_r2-r0-r1_lsl_i rsb_r0-r1-r2	sub_r1-r0_i add_r0-r0-r1
cmp_r0_i add_lt_r1-r2-r2 mvn_ls_r1-r2 add_r1-r3-r1_lsl_i mov_r0-r1	cmp_r0_i add_lt_r1-r2-r2 mvn_ls_r1-r2 add_r0-r3-r1_lsl_i
sub_r0-r1-r2 rsb_r2-r0-r3 rsb_r1-r0_i rsb_r1-r1_i and_r1-r1-r2	sub_r0-r1-r2 rsb_r2-r0-r3 sub_r1-r0_i and_r1-r1-r2
sub_r0-r1-r0 eor_r1-r1-r0 add_r2-r3_i rsb_r2-r1-r2	sub_r0-r1-r0 eor_r1-r1-r0 sub_r2-r3-r1
rsb_r0-r0-r1_ror_i rsb_r2-r0-r1_asr_i add_r1-r1-r2 mvn_r0-r1	mvn_r2-r1_lsl_i sub_r1-r0-r1_lsl_i rsb_r0-r1-r2_ror_i
add_r0-r1-r2_lsl_i and_r1-r2-r0 mov_r3-r1 and_r1-r2-r3 add_r1-r1_i	add_r0-r1-r2_lsl_i and_r1-r2-r0
orr_r0-r1-r0 and_r0-r0-r1 mvn_r1-r0 sub_r2-r1_i	mvn_r1-r1 sub_r2-r1_i
sub_r0-r1-r2 orr_r2-r1-r0 orr_r1-r3-r2 sub_r0-r1-r2 mov_r2-r0	sub_r0-r1-r2 orr_r2-r1-r0 bic_r2-r3-r2
tst_r0_i mov_ne_r1_i mov_eq_r1_i rsb_r2-r2-r1	rsb_r2-r2_i
and_r0-r1-r2 and_r0-r0_i mov_r1-r0 rsb_r2-r2_i add_r3-r1-r2	rsb_r2-r2_i and_r0-r1_i orr_r3-r0-r2
sub_r0-r1-r2 sub_r2-r0-r2_lsl_i sub_r1-r0-r3 rsb_r1-r2-r1 mov_r2-r1	sub_r0-r1-r2 sub_r2-r0-r2_lsl_i sub_r1-r0-r3 rsb_r2-r2-r1
tst_r0_i mvn_ne_r1-r2 mvn_r3-r2 mvn_r2-r3 add_r0-r2-r1	add_r0-r2-r1
sub_r0-r1-r2 eor_r1-r0-r3 eor_r3-r1-r0 mov_r0-r1 orr_r0-r0-r3	sub_r0-r1-r2 eor_r1-r0-r3 orr_r0-r0-r1
rsb_r0-r1_i rsb_r2-r0-r1 mov_r3-r2 rsb_r3-r1-r3_lsl_i	mvn_r2_i rsb_r3-r1-r2_lsl_i
rsb_r0-r1-r2 and_r0-r0-r1 mvn_r2-r1 orr_r3-r3-r2 and_r3-r0-r3_asr_i	rsb_r0-r1-r2 and_r0-r0-r1 unk and_r3-r0-r3_asr_i
mvn_r0-r1 sub_r0-r2-r0 sub_r2-r2-r0 mvn_r0-r2 sub_r0-r0-r2	mvn_r0-r1 sub_r0-r1-r0
cmp_r0-r1 rsb_ls_r0-r0-r1_ror_i sub_r1-r0-r2_asr_i mov_r3-r0 rsb_r0-r3-r1_asr_i rsb_r2-r0-r1	cmp_r0-r1 rsb_ls_r0-r0-r1_ror_i sub_r1-r0-r2_asr_i rsb_r0-r0-r1_asr_i rsb_r2-r0-r1
rsb_r0-r1-r2 rsb_r0-r1-r0 orr_r1-r2-r0 rsb_r2-r1-r2_asr_i	sub_r0-r2-r1_lsl_i orr_r1-r2-r0 rsb_r2-r1-r2_asr_i
mov_r0-r1 and_r1-r0-r2_ror_i mvn_r0-r1 mov_r1-r0 mov_r0-r1	and_r1-r1-r2_ror_i mvn_r0-r1
tst_r0_i rsb_eq_r1-r0-r2_ror_i mvn_r3-r1	rsb_r1-r0-r2_ror_i mvn_r3-r1
cmp_r0-r1 rsb_cs_r1-r1-r2_lsl_i rsb_r1-r1-r3 sub_r2-r1-r0 rsb_r3-r1-r2	rsb_r3-r0_i
rsb_r0-r1-r2_asr_i rsb_r3-r2-r3_lsr_i orr_r2-r3-r0 eor_r2-r3-r2	rsb_r0-r1-r2_asr_i rsb_r3-r2-r3_lsr_i bic_r2-r0-r3
sub_r0-r1-r0 add_r2-r1-r2 rsb_r1-r2-r1 eor_r1-r1-r0_lsr_i and_r2-r1_i	sub_r0-r1-r0 rsb_r1-r2_i eor_r1-r1-r0_lsr_i and_r2-r1_i
and_r0-r1-r2 and_r2-r2-r0 mvn_r0-r2 rsb_r0-r1-r0	and_r2-r2-r1 mvn_r0-r2 rsb_r0-r1-r0
tst_r0-r1 rsb_eq_r2-r3-r2 add_r0-r1-r2 sub_r3-r0_i rsb_r2-r0-r3	sub_r3-r0_i rsb_r2-r0-r3
cmp_r0-r1 sub_lt_r2-r1-r3 cmp_r0-r1 eor_ls_r0-r2_i sub_r2-r0_i	cmp_r0-r1 sub_lt_r2-r1-r3 eor_ls_r0-r2_i sub_r2-r0_i
sub_r0-r1-r2 rsb_r3-r0-r2 sub_r2-r2-r3 sub_r2-r0-r2_asr_i	sub_r0-r1-r2 sub_r2-r0-r0_asr_i
and_r0-r1-r2 orr_r1-r2-r0 orr_r1-r1-r3 rsb_r3-r1-r3	orr_r1-r2-r3 rsb_r3-r1-r3
sub_r0-r1-r2 sub_r3-r0_i orr_r0-r3-r1_asr_i mvn_r2-r0 sub_r1-r0-r2	rsb_r3-r2-r1 orr_r0-r3-r1_asr_i mvn_r2-r0 sub_r1-r0-r2
rsb_r0-r1-r2_lsr_i mov_r1-r0 and_r2-r1_i sub_r2-r1-r2_ror_i	rsb_r0-r1-r2_lsr_i and_r2-r0_i sub_r2-r0-r2_ror_i
sub_r0-r1-r2_asr_i mov_r3-r0 add_r2-r0_i eor_r3-r2-r3	eor_r3-r2-r2
sub_r0-r1-r2 add_r1-r1-r1 rsb_r0-r0-r1 sub_r2-r1-r0	sub_r2-r1-r2
sub_r0-r1-r0_lsr_i mov_r2-r0 mvn_r1-r2 rsb_r2-r1-r0	sub_r0-r1-r0_lsr_i mvn_r1-r0 rsb_r2-r1-r0
add_r0-r1-r1 mov_r2-r1 rsb_r1-r0-r1 and_r2-r2-r1	rsb_r2-r1_i and_r2-r2-r1
tst_r0_i mov_eq_r1-r0_asr_i tst_r0_i sub_ne_r2-r1-r0 add_r1-r2-r1	sub_r1-r2-r0_lsr_i
mvn_r0-r1 sub_r2-r2-r0 mvn_r0-r1 rsb_r0-r0-r2 sub_r3-r1-r0_asr_i	mvn_r0-r1 sub_r2-r2-r0 rsb_r0-r0-r2 sub_r3-r1-r0_asr_i
rsb_r0-r1-r0 add_r2-r0-r3 mov_r0-r2 rsb_r0-r0-r2_asr_i	rsb_r0-r1-r0 add_r2-r0-r3 rsb_r0-r2-r2_asr_i
sub_r0-r0-r1 sub_r2-r0_i eor_r2-r3-r2_lsr_i mov_r0-r2 mvn_r3-r0	sub_r0-r0-r1 eor_r2-r3-r0_lsr_i mvn_r3-r2
sub_r0-r1_i orr_r2-r0-r3 orr_r2-r2-r3 sub_r2-r2-r3	sub_r0-r1_i bic_r2-r0-r3
sub_r0-r1-r2 add_r2-r3-r0 add_r1-r0-r0 sub_r1-r1-r2	add_r0-r2-r3 sub_r1-r1-r0
eor_r0-r1-r0 add_r2-r2_i and_r3-r2-r3_lsl_i orr_r1-r0-r3_lsl_i	eor_r0-r1-r0 and_r3-r2-r3_lsl_i orr_r1-r0-r3_lsl_i
and_r0-r1-r2 rsb_r2-r0-r3_lsr_i mvn_r1-r2 add_r1-r1_i	and_r0-r1-r2 rsb_r2-r0-r3_lsr_i sub_r1-r2-r2_lsl_i
and_r0-r1-r0 add_r2-r0-r0 mvn_r0-r2 mvn_r3-r0 rsb_r0-r0-r3	and_r0-r1-r0 add_r2-r0-r0 mvn_r0-r2 rsb_r0-r0-r2
mvn_r0-r1 rsb_r2-r3-r0 add_r2-r0-r2 add_r1-r3-r2	mvn_r0-r1 add_r1-r0-r0
mov_r0-r1 orr_r2-r0-r3 rsb_r0-r2-r0_lsr_i add_r3-r2_i sub_r0-r3-r0_ror_i	orr_r2-r1-r3 rsb_r0-r2-r1_lsr_i sub_r0-r2-r0_ror_i
tst_r0-r1 sub_ne_r2-r2-r1 sub_eq_r2-r2-r1 sub_r0-r2-r1 add_r3-r0-r2 orr_r0-r1-r3	sub_r2-r2-r1 sub_r0-r2-r1 add_r3-r0-r2 orr_r0-r1-r3
sub_r0-r1-r0 eor_r1-r0-r1 add_r2-r1-r1_asr_i mov_r3-r2	sub_r0-r1-r0 eor_r2-r0-r1 sub_r3-r2-r2_lsr_i
tst_r0-r1 mvn_ne_r2-r1 sub_r0-r3-r2 sub_r2-r1-r0 mov_r0-r2	tst_r0-r1 mvn_ne_r2-r1 sub_r0-r3-r2 sub_r0-r1-r0
tst_r0_i mov_ne_r0-r1 add_r2-r2-r0 sub_r2-r2-r0 mvn_r0-r2	mvn_r0-r2
mvn_r0-r1 and_r0-r0-r2 mov_r2-r0 eor_r0-r2-r0	bic_r0-r2-r2
cmp_r0_i and_cc_r1-r2-r1 tst_r2_i mvn_ne_r3-r1 mvn_r1-r3	mvn_r1-r3
eor_r0-r1-r2 rsb_r1-r0-r3 orr_r3-r1-r0_ror_i and_r2-r1-r3 rsb_r3-r2-r1_lsl_i	eor_r0-r1-r2 sub_r2-r3-r0 rsb_r3-r2-r2_lsl_i
rsb_r0-r0-r1 mvn_r2-r0 mvn_r0-r2 add_r1-r0-r0_asr_i	rsb_r0-r0-r1 add_r1-r0-r0_asr_i
and_r0-r1-r2 eor_r3-r0_i mvn_r0-r3 mvn_r1-r0 rsb_r3-r0-r1	and_r0-r1-r2 mvn_r0-r0 mvn_r1-r0 rsb_r3-r0-r1
cmp_r0_i sub_cs_r1-r0-r2 and_r2-r1-r2 mov_r3-r2	sub_r3-r0-r2 and_r3-r2-r3
cmp_r0_i rsb_cs_r1-r2-r1 mov_r2-r1 mov_r0-r1 add_r3-r0-r2	tst_r0-r0 rsb_ne_r1-r2-r1 lsl_r3-r1_i
tst_r0_i add_ne_r0-r1-r2 add_eq_r0-r2-r1 eor_r3-r0-r2	add_r0-r2-r1 eor_r3-r0-r2
tst_r0-r1 rsb_eq_r2-r0-r2_lsr_i mov_r0-r2 add_r0-r0-r2 mvn_r3-r0	tst_r0-r1 rsb_eq_r2-r0-r2_asr_i add_r0-r2-r2 mvn_r3-r0
tst_r0-r1 sub_ne_r0-r1-r2 mov_r1-r3 orr_r2-r0-r1 rsb_r3-r2-r0_asr_i	tst_r0-r1 sub_ne_r0-r1-r2 orr_r2-r0-r3 rsb_r3-r2-r0_asr_i
sub_r0-r1-r2 and_r1-r2_i sub_r2-r0-r2 mvn_r3-r2 sub_r1-r3-r1	add_r0-r1_i rsb_r1-r0-r2_lsl_i
sub_r0-r0-r1 orr_r0-r2-r0 mov_r2-r0 sub_r3-r3-r2	sub_r0-r0-r1 orr_r0-r2-r0 sub_r3-r3-r0
mov_r0-r1 add_r1-r2-r0 rsb_r0-r0-r2 add_r3-r0-r1 orr_r1-r3-r0_lsr_i	rsb_r0-r1-r2 mov_r3-r2_lsl_i orr_r1-r3-r0_lsr_i
sub_r0-r1-r0 rsb_r2-r0_i mov_r1-r2 sub_r0-r0-r1_lsl_i	sub_r0-r1-r0 add_r2-r0_i sub_r0-r0-r2_lsl_i
mvn_r0-r1 mov_r2-r1 rsb_r3-r2-r0 mov_r0-r3	mvn_r0-r1_lsl_i
cmp_r0-r1 add_ls_r2-r3-r1 add_hi_r2-r1-r3 sub_r0-r1-r2 and_r0-r2-r0 mov_r1-r0	eor_r1-r1_i add_hi_r2-r1-r3 sub_r0-r1-r2 and_r0-r2-r0 mov_r1-r0
sub_r0-r1-r2_ror_i add_r3-r0-r0 rsb_r2-r0-r3 rsb_r2-r2-r0	rsb_r2-r0-r0
eor_r0-r1-r2 orr_r2-r1-r0 sub_r3-r2_i mvn_r2-r3	orr_r2-r1-r2 mvn_r2-r2
rsb_r0-r1-r2_lsl_i rsb_r3-r0-r3_lsr_i mvn_r1-r3 add_r3-r1-r3	mvn_r3_i
sub_r0-r1-r2 mvn_r2-r0 add_r3-r2-r0 and_r3-r3-r0_ror_i	rsb_r0-r2-r1 mov_r3-r0_ror_i
orr_r0-r1_i eor_r2-r0-r3 eor_r0-r2-r1 and_r2-r0-r1 eor_r0-r0-r2	bic_r0-r3-r1
eor_r0-r1-r0 add_r0-r0-r2 sub_r3-r0-r2_lsl_i and_r1-r3-r0 rsb_r1-r1-r2	eor_r0-r1-r0 add_r0-r0-r2 bic_r1-r0-r2_lsl_i rsb_r1-r1-r2
sub_r0-r0-r1 mov_r2-r3 rsb_r3-r2-r3_asr_i and_r2-r3_i eor_r2-r0-r2	sub_r0-r0-r1 rsb_r3-r3-r3_lsr_i and_r2-r3_i eor_r2-r0-r2
sub_r0-r1-r2_lsl_i rsb_r3-r0-r1_ror_i and_r1-r2-r3 eor_r0-r3-r1 orr_r0-r1-r0	rsb_r0-r1-r1_ror_i eor_r0-r0-r2_lsl_i
mov_r0-r1 orr_r2-r0-r3_lsr_i eor_r0-r3-r2_lsl_i eor_r0-r0-r2_asr_i	orr_r2-r1-r3_lsr_i eor_r0-r3-r2_lsl_i eor_r0-r0-r2_asr_i
cmp_r0_i mov_hi_r1-r2 mov_r3-r1 rsb_r1-r3-r1	mov_r1_i
add_r0-r0-r0 mvn_r1-r2 orr_r3-r0-r1 and_r2-r3_i mvn_r0-r2	unk
and_r0-r1-r2 mvn_r3-r0 add_r2-r0-r0 sub_r2-r2-r3	and_r0-r1-r2 mvn_r3-r0 rsb_r2-r3-r0_lsl_i
tst_r0_i orr_ne_r0-r1-r2 orr_r0-r0-r2 sub_r2-r3-r0	orr_r0-r0-r2 sub_r2-r3-r0
cmp_r0_i sub_lt_r0-r0-r1 sub_ge_r0-r0-r2 and_r2-r0_i	and_r2-r0_i
rsb_r0-r1-r0_lsr_i sub_r2-r0-r2 orr_r1-r2_i orr_r1-r2-r1	rsb_r0-r1-r0_lsr_i sub_r2-r0-r2 orr_r1-r2_i
orr_r0-r1_i add_r2-r2-r2 mov_r1-r0 add_r0-r2-r1	add_r0-r1-r2_lsl_i
orr_r0-r1-r2 tst_r0-r1 rsb_ne_r3-r3-r1 mvn_r2-r3	cmp_r1_i rsb_hi_r3-r3-r1 mvn_r2-r3
tst_r0_i sub_ne_r0-r0-r1 and_r2-r3_i add_r0-r0-r2 and_r1-r0-r1_asr_i	tst_r0_i sub_ne_r0-r0-r1 and_r1-r0-r1_asr_i
orr_r0-r1-r0 mov_r1-r0 rsb_r2-r3-r0_ror_i and_r3-r1-r2	orr_r0-r1-r0 rsb_r2-r3-r0_ror_i and_r3-r0-r2
sub_r0-r1_i add_r2-r1-r0 rsb_r3-r2_i add_r3-r3_i	sub_r0-r1_i rsb_r2-r0_i rsb_r3-r0-r2
rsb_r0-r0-r1_lsr_i rsb_r2-r3-r1_lsl_i sub_r0-r0-r1 sub_r1-r0-r2_lsl_i sub_r0-r1-r0	rsb_r2-r3-r1_lsl_i sub_r1-r0-r2_lsl_i sub_r0-r1-r0
and_r0-r1-r2_lsl_i add_r3-r0-r2 add_r2-r3_i sub_r2-r2-r0 add_r0-r2-r0	and_r0-r1-r2_lsl_i add_r3-r0-r2 add_r0-r3_i
tst_r0-r1 sub_ne_r2-r2-r1 sub_r1-r2-r3 add_r2-r2-r1	tst_r0-r1 sub_ne_r2-r2-r1 rsb_r2-r3-r2_lsl_i
eor_r0-r0-r1 add_r2-r3-r2_lsr_i and_r1-r3-r2_lsl_i eor_r1-r1-r2 eor_r0-r0-r1_lsl_i	eor_r0-r0-r1 eor_r2-r3-r2_ror_i eor_r0-r0-r2_lsl_i
tst_r0_i rsb_ne_r0-r1-r2_lsl_i sub_r3-r2-r0 and_r2-r1_i eor_r0-r3-r2 add_r1-r1-r0_ror_i	sub_r3-r2-r0 add_r1-r1-r3_ror_i
eor_r0-r1-r0 tst_r1-r2 add_ne_r0-r3-r0 and_r2-r0_i	and_r2-r0_i
and_r0-r1-r2 orr_r0-r0-r2 add_r2-r1-r0_lsr_i mov_r1-r2	and_r0-r1-r2 sub_r2-r1-r2_asr_i mov_r1-r2
orr_r0-r1_i mvn_r2-r0 add_r1-r0-r0 and_r0-r1-r2	bic_r2-r1-r1_lsr_i lsl_r0-r2_i
sub_r0-r0-r1 add_r0-r1-r0 eor_r1-r0-r1 mvn_r2-r1 orr_r2-r2-r1	mvn_r2_i
mov_r0-r1 mvn_r1-r2 mov_r2-r1 add_r0-r0-r2	mvn_r0-r2 add_r0-r0-r1
eor_r0-r1-r2_lsr_i rsb_r2-r3-r2 sub_r0-r1-r0_lsr_i mov_r3-r2 sub_r1-r3-r0	rsb_r2-r3-r2 sub_r0-r1-r1_lsr_i sub_r1-r2-r0
rsb_r0-r1-r2 tst_r3_i sub_ne_r2-r2-r0 rsb_r2-r1-r2_lsr_i	tst_r3_i mov_ne_r2-r1 rsb_r2-r1-r2_lsr_i
orr_r0-r1-r0 mov_r2-r0 add_r3-r2-r1 mov_r0-r3	orr_r2-r0-r1 add_r0-r1-r2
mov_r0-r1 and_r1-r0-r2 orr_r0-r2-r1 sub_r3-r0-r2_lsr_i	sub_r3-r2-r2_lsr_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 orr_r2-r3_i sub_r3-r1-r2	mvn_r1-r0 orr_r2-r3_i sub_r3-r1-r2
tst_r0-r1 rsb_ne_r1-r2-r0 mov_r2-r1 add_r2-r2-r2	tst_r1-r0 rsb_ne_r1-r2-r0 add_r2-r1-r1
tst_r0_i add_ne_r1-r2-r3 add_eq_r1-r3-r2 orr_r0-r1-r2 sub_r3-r1-r0 sub_r0-r2-r3 add_r3-r0-r1	add_r1-r3-r2 orr_r0-r1-r2 sub_r3-r1-r0 sub_r0-r2-r3 add_r3-r0-r1
eor_r0-r1-r0 add_r0-r0-r2 and_r2-r3-r0 sub_r1-r3-r2 sub_r1-r1-r3	eor_r0-r1-r0 add_r0-r0-r2 bic_r1-r3-r0 sub_r1-r1-r3
tst_r0_i mov_ne_r0_i orr_r0-r0_i and_r1-r1-r0 eor_r2-r2-r1 eor_r3-r2-r0	orr_r0-r0_i bic_r0-r0-r1 eor_r3-r2-r0
add_r0-r1-r2_ror_i add_r2-r1-r0 orr_r3-r1-r0_asr_i add_r1-r3_i rsb_r1-r1-r2	add_r0-r1-r2_ror_i add_r2-r1-r0 orr_r3-r1-r0_asr_i sub_r1-r2-r3
tst_r0_i mov_eq_r1-r0 eor_r1-r1-r0_asr_i add_r1-r2-r1	eor_r1-r0-r0_asr_i add_r1-r2-r1
cmp_r0_i and_ls_r1-r2-r0 and_hi_r1-r0-r1 rsb_r0-r1_i and_r1-r3-r0	bic_r1-r0-r1 sub_r0-r1-r0 and_r1-r3-r0
add_r0-r1-r1_lsr_i mov_r2-r0 add_r3-r2-r0 add_r3-r3-r2	add_r0-r1-r1_lsr_i add_r3-r0-r0 add_r3-r3-r0
mvn_r0-r1 rsb_r2-r2-r0_ror_i mov_r0-r2 sub_r0-r2-r0	sub_r0-r0-r0
tst_r0_i rsb_ne_r1-r2-r1 sub_r0-r3-r1 sub_r0-r3-r0	mov_r0-r1
add_r0-r1-r2_lsl_i mov_r3-r0 mvn_r2-r0 add_r0-r2-r1_ror_i orr_r0-r0-r3	add_r0-r1-r2_lsl_i mvn_r2-r0 add_r3-r2-r1_ror_i orr_r0-r0-r3
cmp_r0_i mov_lt_r0_i add_r0-r0-r1 eor_r0-r2-r0 add_r0-r2-r0_lsl_i	bic_r3-r0-r0_asr_i sub_r0-r3-r0_asr_i add_r0-r0-r1 eor_r0-r2-r0 add_r0-r2-r0_lsl_i
rsb_r0-r0-r1 and_r0-r0-r2 rsb_r1-r2-r0 add_r2-r1-r2 orr_r2-r2-r0	sub_r0-r1-r0 and_r2-r0-r2
tst_r0_i sub_ne_r1-r2-r0 mov_r3-r1 mvn_r1-r3 sub_r2-r0-r2 sub_r3-r1-r2	tst_r0_i sub_ne_r1-r2-r0 mvn_r1-r1 sub_r2-r0-r2 sub_r3-r1-r2
mvn_r0-r1 sub_r2-r2-r3 eor_r2-r0-r2 mov_r0-r2	mvn_r0-r1 sub_r2-r2-r3 eor_r0-r0-r2
mov_r0-r1 and_r2-r0-r1 add_r0-r1-r2 add_r0-r0-r2_asr_i mov_r1-r0	orr_r2-r1-r1 add_r0-r1-r2 add_r0-r0-r2_asr_i mov_r1-r0
mvn_r0-r1 sub_r0-r0-r2_lsr_i orr_r1-r1-r3 eor_r2-r0-r1_lsl_i sub_r0-r2-r0	mvn_r0-r1 sub_r0-r0-r2_lsr_i orr_r1-r1-r3 mov_r0-r1_lsl_i
tst_r0-r1 mov_ne_r0-r2_ror_i mov_r3-r1 rsb_r1-r0-r3_asr_i orr_r0-r3-r1	tst_r0-r1 mov_ne_r0-r2_ror_i rsb_r3-r0-r1_asr_i orr_r0-r3-r1
mov_r0-r1 mvn_r2-r1 sub_r1-r2-r0 sub_r2-r1-r2 and_r0-r2-r1	orr_r2-r1-r1_lsl_i sub_r0-r2-r2_lsl_i
rsb_r0-r1-r0 mvn_r1-r0 add_r2-r3-r1 mvn_r3-r2	add_r2-r1-r3 rsb_r3-r2-r0
rsb_r0-r1-r2_lsl_i and_r2-r0_i mvn_r0-r2 orr_r3-r0-r1_asr_i	and_r2-r1_i mvn_r0-r2 orr_r3-r0-r1_asr_i
tst_r0_i add_ne_r1-r2-r2 mov_r0-r2 orr_r0-r1-r0_ror_i add_r2-r0-r1	tst_r0_i add_ne_r1-r2-r2 orr_r0-r1-r2_ror_i add_r2-r0-r1
tst_r0-r1 sub_eq_r0-r2-r3 eor_r1-r3-r0 eor_r0-r1-r3 orr_r0-r2-r0	tst_r1-r0 sub_ge_r0-r2-r3 orr_r0-r2-r0
mov_r0-r1 add_r1-r1-r0 sub_r2-r1-r0 rsb_r2-r2_i	rsb_r2-r1_i
add_r0-r1-r0 orr_r2-r1-r0 mov_r0-r3 add_r2-r0-r2	add_r0-r1-r0 orr_r2-r1-r0 add_r2-r3-r2
sub_r0-r1_i mvn_r2-r0 sub_r0-r1-r2 orr_r2-r2-r0	eor_r2-r1-r1_asr_i rsb_r2-r2-r1_asr_i
rsb_r0-r1_i mov_r2-r1 orr_r1-r0-r2_asr_i rsb_r3-r0-r1	rsb_r0-r1_i orr_r1-r0-r1_asr_i rsb_r3-r0-r1
cmp_r0-r1 rsb_cs_r0-r0-r2 sub_r3-r0-r1_ror_i and_r2-r0-r3 add_r2-r2_i	cmp_r0-r1 rsb_cs_r0-r0-r2 sub_r3-r0-r1_ror_i and_r2-r0-r3
tst_r0-r1 sub_eq_r0-r2-r3 sub_eq_r0-r1-r3 rsb_r0-r0-r3 rsb_r0-r2-r0_ror_i	tst_r0-r1 sub_eq_r0-r1-r3 rsb_r0-r0-r3 rsb_r0-r2-r0_ror_i
orr_r0-r0-r1 and_r1-r0-r1 rsb_r2-r1_i and_r1-r3-r2_ror_i	rsb_r2-r1_i and_r1-r3-r2_ror_i
and_r0-r1-r2 mov_r3-r1 sub_r2-r0-r1 sub_r0-r2-r3	and_r0-r1-r2 sub_r2-r0-r1 sub_r0-r2-r1
mvn_r0-r1 mov_r2-r3 sub_r3-r2-r0 sub_r1-r2-r3_asr_i add_r2-r1_i	mvn_r0-r1 rsb_r2-r0-r3 sub_r2-r3-r2_asr_i
orr_r0-r0-r1 rsb_r2-r2-r0 rsb_r1-r2_i add_r0-r2-r1 sub_r3-r1-r0	orr_r0-r0-r1 rsb_r2-r2-r0 add_r0-r2-r1 sub_r3-r1-r0
tst_r0_i eor_ne_r1-r1_i eor_eq_r1-r2-r1 eor_r2-r0-r1	eor_r1-r2-r1 eor_r2-r0-r1
tst_r0-r1 sub_eq_r2-r0-r2 mov_r0-r2 rsb_r0-r1-r0	tst_r0-r1 sub_eq_r2-r0-r2 rsb_r0-r1-r2
sub_r0-r0-r1 rsb_r0-r1-r0 sub_r2-r1_i sub_r0-r2-r0_ror_i sub_r2-r0_i	sub_r0-r0-r1 rsb_r0-r1-r0 sub_r2-r1_i sub_r2-r2-r0_ror_i
rsb_r0-r1-r2_ror_i mvn_r2-r0 rsb_r0-r1-r2 add_r0-r0_i mvn_r1-r0	mov_r0-r2_ror_i sub_r1-r0_i
sub_r0-r1-r2 mov_r2-r0 rsb_r1-r2-r0 orr_r2-r1-r0	rsb_r2-r2-r1
mvn_r0-r1 sub_r0-r2-r0 orr_r0-r2-r0 mov_r1-r0	mvn_r0-r1 sub_r0-r2-r0 orr_r1-r0-r2
sub_r0-r1-r0_ror_i cmp_r2_i add_ls_r0-r2-r0 rsb_r0-r2-r0_asr_i	sub_r0-r1-r0_ror_i rsb_r0-r2-r0_asr_i
cmp_r0-r1 mvn_cc_r0-r1 mvn_cs_r0-r1 rsb_r2-r3-r2 eor_r0-r2-r0_ror_i	mvn_r0-r1 rsb_r2-r3-r2 eor_r0-r2-r0_ror_i
add_r0-r0-r1 add_r2-r1-r3 eor_r0-r2-r0 sub_r1-r2-r0 mov_r3-r1	add_r0-r0-r1 add_r2-r1-r3 eor_r0-r2-r0 sub_r3-r2-r0
mov_r0-r1 eor_r2-r3-r2_asr_i and_r3-r0-r2_ror_i mvn_r1-r3	eor_r2-r3-r2_asr_i and_r3-r1-r2_ror_i mvn_r1-r3
add_r0-r1_i rsb_r1-r1-r0_lsl_i mov_r2-r0 orr_r0-r1-r2 rsb_r0-r3-r0	add_r0-r1_i rsb_r1-r1-r0_lsl_i orr_r0-r1-r0 rsb_r0-r3-r0
tst_r0_i mvn_eq_r1-r2 cmp_r1_i mvn_cc_r3-r1 add_r2-r1-r3_asr_i	mvn_r1-r2 cmp_r1_i mvn_cc_r3-r1 add_r2-r1-r3_asr_i
add_r0-r0-r1 eor_r1-r1-r0_lsr_i sub_r1-r0-r1_asr_i rsb_r0-r0-r1	sub_r0-r1-r1_asr_i rsb_r0-r1-r0
sub_r0-r1_i rsb_r2-r0-r3 rsb_r0-r2-r3 sub_r0-r3-r0	sub_r0-r3-r1
cmp_r0_i sub_cs_r0-r0-r1 rsb_r0-r0-r2 add_r2-r0-r3 rsb_r2-r0-r2_ror_i	rsb_r0-r1-r0 rsb_r0-r0-r2 add_r2-r0-r3 rsb_r2-r0-r2_ror_i
cmp_r0-r1 mov_lt_r2-r0 and_r3-r1-r2 orr_r1-r3-r1 rsb_r1-r1-r2	cmp_r0-r1 mov_lt_r2-r0 rsb_r1-r1-r2
tst_r0-r1 add_ne_r1-r1-r1 add_eq_r1-r2-r2 sub_r0-r3_i eor_r3-r1_i add_r2-r3_i sub_r2-r0-r2	tst_r0-r1 add_ne_r1-r1-r1 sub_r0-r3_i add_eq_r1-r2-r2 sub_r2-r0-r1
tst_r0-r1 mvn_ne_r2-r0 eor_r3-r2-r0 orr_r1-r3-r2 and_r2-r1-r0	eor_r2-r0-r0_asr-r0 eor_r3-r2-r0 orr_r1-r3-r2 and_r2-r1-r0
sub_r0-r0-r1 orr_r2-r0-r3 mov_r3-r2 add_r2-r0-r3 mvn_r0-r2	sub_r0-r0-r1 unk sub_r0-r2-r0_lsl_i
eor_r0-r1_i mov_r2-r1 rsb_r0-r2-r0_lsl_i rsb_r0-r0-r2	sub_r0-r1_i rsb_r0-r1-r0_lsl_i rsb_r0-r0-r1
sub_r0-r0-r1 sub_r2-r0-r3_asr_i sub_r0-r2-r3_ror_i mov_r1-r0	rsb_r0-r1-r0 sub_r1-r0-r3_lsl_i
cmp_r0_i sub_hi_r0-r1-r2 add_r2-r0-r1 rsb_r3-r0-r2	mov_r3-r1
and_r0-r1_i mvn_r1-r0 mvn_r2-r0 and_r1-r2-r1	bic_r2-r1_i unk
sub_r0-r1-r2 tst_r0_i sub_ne_r0-r3-r0 add_r1-r0-r0	sub_r0-r1-r2 add_r1-r0-r0
tst_r0_i sub_eq_r1-r1-r2_ror_i tst_r3-r1 and_eq_r3-r1-r2 eor_r1-r3-r1_ror_i	sub_r1-r1-r2_ror_i tst_r3-r1 and_eq_r3-r1-r2 eor_r1-r3-r1_ror_i
cmp_r0_i sub_hi_r1-r2-r1_ror_i add_r2-r1_i add_r0-r2-r2	cmp_r0_i sub_hi_r1-r2-r1_asr_i add_r0-r1-r1
cmp_r0_i add_ne_r1-r0-r0 eor_cs_r1-r0_i and_r1-r1-r2	and_r1-r0-r2
add_r0-r1-r2 mov_r2-r0 rsb_r3-r0-r2_ror_i sub_r3-r0-r3_ror_i add_r3-r0-r3	add_r0-r1-r2 rsb_r3-r0-r0_ror_i sub_r3-r0-r3_ror_i add_r3-r0-r3
sub_r0-r0-r1 sub_r1-r1-r0 add_r1-r0-r1 sub_r2-r2-r1	sub_r2-r2-r1
add_r0-r0-r1 sub_r2-r1-r0 sub_r3-r3-r2_asr_i mov_r0-r3 orr_r0-r0-r2	rsb_r2-r0_i sub_r0-r3-r2_asr_i orr_r0-r0-r2
tst_r0_i rsb_ne_r1-r0-r1_asr_i and_r1-r1_i	and_r1-r1_i
rsb_r0-r1-r0 mvn_r2-r0 rsb_r2-r2-r1 add_r3-r1-r2 rsb_r3-r2-r3	lsr_r3-r1_i
eor_r0-r1-r2 orr_r0-r0-r1 add_r0-r0-r2 rsb_r1-r0-r1_asr_i	orr_r0-r2-r1 add_r0-r0-r2 rsb_r1-r0-r1_asr_i
mov_r0-r1 cmp_r0-r1 rsb_eq_r1-r1-r0 add_r2-r1-r1	sub_r2-r0-r0
tst_r0_i mvn_ne_r1-r2 rsb_r0-r0-r1_lsl_i sub_r0-r0_i	tst_r0_i mvn_ne_r1-r2 rsb_r0-r0-r1_lsl_i
tst_r0_i sub_eq_r1-r0-r2 mvn_eq_r1-r2 and_r0-r1_i add_r1-r1-r1 add_r2-r1-r0	tst_r0_i mvn_eq_r1-r2 and_r0-r1_i add_r1-r1-r1 add_r2-r1-r0
add_r0-r1-r0 add_r1-r0-r2_lsl_i mvn_r2-r1 mvn_r0-r2	add_r0-r0-r2_lsl_i add_r0-r1-r0
tst_r0-r1 mov_ne_r1-r0 mov_eq_r1-r0 sub_r2-r3-r1 eor_r1-r2-r1 mov_r0-r1	sub_r2-r3-r0 eor_r0-r0-r2
add_r0-r1-r1_asr_i add_r1-r1_i rsb_r2-r2-r0_lsl_i add_r0-r1-r2	add_r0-r1-r1_asr_i rsb_r2-r2-r0_lsl_i add_r0-r1-r2
tst_r0_i sub_ne_r0-r1-r2 sub_eq_r0-r0-r3 mov_r2-r0	sub_r2-r0-r3
and_r0-r0-r1 cmp_r0-r1 rsb_cc_r1-r0_i orr_r1-r1_i	and_r0-r0-r1 cmp_r0-r1 rsb_cc_r1-r0_i
orr_r0-r0-r1 rsb_r0-r0-r2_lsl_i mov_r1-r0 mvn_r0-r1	orr_r0-r0-r1 rsb_r0-r0-r2_lsl_i mvn_r0-r0
mvn_r0-r1 mvn_r1-r0 and_r2-r1_i rsb_r1-r2-r1	bic_r1-r1_i
sub_r0-r1-r0_asr_i rsb_r1-r0-r2 add_r3-r1_i add_r2-r1-r3	sub_r0-r1-r0_asr_i rsb_r1-r0-r2 add_r2-r1-r1
mov_r0-r1_asr_i orr_r1-r0-r1 and_r2-r1-r0 and_r2-r2_i add_r2-r2-r2	and_r2-r2_i
sub_r0-r0-r1 mvn_r2-r0 sub_r0-r1-r2 sub_r0-r0-r2_lsr_i	add_r2-r0_i sub_r0-r1-r2 sub_r0-r2-r0_lsr_i
add_r0-r0-r1_lsl_i mov_r2-r0 and_r1-r2-r0 mvn_r3-r1	add_r0-r0-r1_lsl_i mvn_r3-r0
add_r0-r1-r1 rsb_r2-r0-r3_lsl_i rsb_r3-r2-r0 and_r0-r2-r3 sub_r1-r2-r0	add_r0-r1-r1 rsb_r2-r0-r3_lsl_i rsb_r3-r2-r0 bic_r1-r2-r3
sub_r0-r1-r2 mvn_r3-r1 add_r2-r3-r2 eor_r3-r0-r2 sub_r2-r3_i	mvn_r2_i
tst_r0-r1 mvn_eq_r2-r0 mov_r3-r0 sub_r3-r0-r3 sub_r3-r3-r2	tst_r1-r0 mvn_eq_r2-r0 sub_r3-r3-r3 sub_r3-r3-r2
tst_r0_i mvn_eq_r1-r0 add_ne_r1-r2_i cmp_r1_i mov_hi_r3-r1_ror_i rsb_r0-r3-r0	tst_r0_i mvn_eq_r1-r0 cmp_r1_i mov_hi_r3-r1_ror_i rsb_r0-r3-r0
cmp_r0-r1 rsb_ls_r2-r2-r1 sub_r0-r3-r2 and_r3-r0_i orr_r1-r3-r2 rsb_r3-r3-r1_ror_i	and_r3-r1_i cmp_r0-r1 rsb_ls_r2-r2-r1 rsb_r3-r3-r2_ror_i
add_r0-r1-r2 mov_r1-r3 add_r2-r2-r1 rsb_r2-r0-r2_lsr_i	add_r0-r1-r2 add_r2-r2-r3 rsb_r2-r0-r2_lsr_i
add_r0-r1-r2 mvn_r1-r0 add_r3-r0-r1 add_r1-r1-r3	add_r0-r1-r2 mvn_r1-r0 sub_r1-r1_i
cmp_r0-r1 mvn_cs_r2-r0 sub_r3-r2_i sub_r3-r3-r1_asr_i	cmp_r0-r1 mvn_cs_r2-r0 sub_r3-r2-r1_asr_i
sub_r0-r1-r0 mvn_r2-r0 sub_r3-r3-r2_lsr_i add_r0-r3-r3 mvn_r3-r0	sub_r0-r1-r0 mvn_r2-r0 sub_r3-r3-r2_lsr_i mvn_r3-r3_lsl_i
and_r0-r0-r1_lsl_i mvn_r2-r0 sub_r3-r2-r0_lsl_i sub_r0-r1-r3	and_r0-r0-r1_lsl_i mvn_r2-r0 sub_r0-r1-r2
orr_r0-r1_i rsb_r2-r2-r3_lsr_i rsb_r2-r3-r2 sub_r3-r0-r2 add_r3-r0-r3	orr_r0-r1_i rsb_r2-r2-r3_lsr_i rsb_r2-r3-r2 rsb_r3-r2-r0_lsl_i
sub_r0-r1-r2 rsb_r2-r0-r3 mov_r3-r2 rsb_r2-r3-r2	rsb_r2-r3-r3
sub_r0-r1-r2 add_r2-r2-r0 orr_r3-r0-r1_ror_i and_r2-r2-r3_asr_i orr_r0-r3-r2	sub_r0-r1-r2 orr_r3-r0-r1_ror_i and_r2-r1-r3_asr_i orr_r0-r3-r2
tst_r0_i sub_eq_r1-r1_i mov_r2-r1 orr_r3-r1-r2_lsr_i	orr_r3-r1-r1_lsr_i
cmp_r0_i sub_cc_r0-r0-r1 rsb_r1-r1-r0 sub_r2-r0-r1	rsb_r2-r1-r1_lsl_i
and_r0-r1_i and_r2-r2_i eor_r2-r0-r2 eor_r0-r0-r2	and_r0-r1_i
sub_r0-r1_i mov_r2-r1 mvn_r3-r0 orr_r3-r3-r2_ror_i	sub_r0-r1_i mvn_r3-r0 orr_r3-r3-r1_ror_i
add_r0-r1-r0 sub_r0-r2-r0 and_r0-r0_i rsb_r0-r1-r0_ror_i	and_r0-r0_i rsb_r0-r1-r0_ror_i
mov_r0-r1 and_r2-r0-r3 rsb_r0-r2-r1 rsb_r0-r0-r1	and_r0-r3-r1
add_r0-r1_i sub_r2-r0-r1 and_r3-r2-r1_asr_i eor_r0-r3-r2_asr_i	mov_r0-r1_lsr_i
tst_r0_i rsb_ne_r1-r0-r2_lsl_i rsb_eq_r1-r1-r0 mvn_r0-r1 eor_r2-r3-r1 mov_r3-r0 and_r3-r2-r3	rsb_r2-r1-r0 bic_r3-r3-r2
tst_r0_i mvn_ne_r1-r0 rsb_r0-r1_i add_r2-r0-r1	mov_r2_i
mov_r0-r1 sub_r0-r0-r2 mvn_r3-r0 add_r1-r3-r0 sub_r1-r1-r0	sub_r0-r1-r2 mvn_r1-r0
tst_r0_i rsb_eq_r0-r0-r1 sub_r1-r2-r0 rsb_r3-r1-r0_lsl_i eor_r0-r1-r3	rsb_r0-r0-r1 sub_r1-r2-r0 rsb_r3-r1-r0_lsl_i eor_r0-r1-r3
tst_r0-r1 sub_eq_r0-r2_i mov_eq_r0-r3_lsr_i sub_r0-r2-r0	tst_r0-r1 mov_eq_r0-r3_lsr_i sub_r0-r2-r0
rsb_r0-r1-r2 mov_r2-r0 sub_r2-r3-r2 add_r2-r3-r2	rsb_r0-r1-r2 rsb_r2-r0-r3_lsl_i
sub_r0-r1-r2 and_r3-r2-r0 sub_r2-r1-r3 sub_r0-r2-r1	sub_r0-r1-r2 and_r3-r2-r0 sub_r0-r3-r3_lsl_i
tst_r0_i sub_eq_r0-r0-r1 mvn_r1-r0 mvn_r2-r1	sub_r2-r0-r1
add_r0-r1-r2 rsb_r0-r0_i sub_r3-r0_i mvn_r2-r3	add_r0-r1-r2 rsb_r0-r0_i mvn_r2-r0
mvn_r0-r1 sub_r2-r0-r1 mvn_r0-r2 sub_r2-r0-r1 eor_r2-r2-r0	eor_r2-r1-r1_lsl_i
orr_r0-r1-r2_ror_i orr_r1-r2-r0 rsb_r0-r0-r1 sub_r1-r0-r3	orr_r0-r1-r2_ror_i bic_r0-r2-r0 sub_r1-r0-r3
sub_r0-r1_i sub_r1-r0-r2_ror_i sub_r0-r1_i sub_r2-r3-r0	sub_r0-r1_i sub_r0-r0-r2_ror_i sub_r2-r3-r0
sub_r0-r1-r2 add_r2-r3-r0_asr_i rsb_r2-r2-r3 orr_r3-r3-r2	sub_r0-r1-r2 mov_r2-r0_lsr_i orr_r3-r3-r2
tst_r0_i add_eq_r1-r0_i sub_r2-r0-r2 eor_r1-r1-r2	add_r1-r0_i sub_r2-r0-r2 eor_r1-r1-r2
cmp_r0_i mov_cs_r1-r0 sub_r0-r1-r2_asr_i add_r0-r0-r0 mvn_r2-r0	mov_r1-r0 sub_r0-r1-r2_asr_i add_r0-r0-r0 mvn_r2-r0
rsb_r0-r1-r2 add_r2-r0-r1 eor_r2-r3-r2 add_r1-r2-r1	eor_r2-r2-r3 add_r1-r2-r1
tst_r0-r1 rsb_ne_r2-r3_i rsb_eq_r2-r3-r1 orr_r2-r1-r2 sub_r3-r2-r1	rsb_r2-r3_i tst_r0-r1 rsb_cs_r2-r3-r1 bic_r3-r2-r1
and_r0-r1-r0 sub_r1-r0-r1 sub_r2-r2-r0 mov_r0-r2 rsb_r1-r1-r0_asr_i	and_r0-r1-r0 sub_r1-r0-r1 sub_r2-r2-r0 rsb_r1-r1-r2_asr_i
mvn_r0-r1 mov_r2-r0 add_r2-r2-r2_asr_i sub_r2-r2_i	mvn_r2-r1 add_r2-r2-r2_asr_i sub_r2-r2_i
tst_r0-r1 sub_ne_r2-r3-r1 sub_eq_r2-r3-r1 and_r1-r2-r3_lsl_i	sub_r2-r3-r1 sub_r2-r3-r1 and_r1-r2-r3_lsl_i
rsb_r0-r1-r2_lsl_i sub_r3-r0-r3 mvn_r1-r3 mov_r0-r1	rsb_r0-r1-r2_lsl_i sub_r3-r0-r3 mvn_r0-r3
cmp_r0-r1 add_lt_r0-r2-r2 mvn_eq_r0-r3 add_r3-r0-r1 eor_r2-r2-r3 sub_r0-r2-r1_ror_i mov_r3-r0	cmp_r0-r1 add_lt_r0-r2-r2 mvn_eq_r0-r3 add_r3-r0-r1 eor_r2-r2-r3 sub_r3-r2-r1_ror_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 mov_r1-r2 rsb_r1-r3-r1_lsr_i	tst_r0-r1 mvn_r2-r1 mvn_ge_r2-r0 rsb_r1-r3-r2_lsr_i
and_r0-r1-r2 orr_r0-r0_i and_r3-r0-r3 rsb_r2-r3-r0	and_r0-r1-r2 orr_r0-r0_i bic_r2-r0-r3
orr_r0-r1-r0_asr_i sub_r2-r1-r0 sub_r1-r2-r3 add_r0-r1-r3 mov_r1-r0	unk add_r1-r2_i
sub_r0-r1-r0 eor_r0-r0-r2 sub_r3-r0_i add_r2-r3-r3	sub_r0-r1-r0 eor_r0-r0-r2 add_r2-r0-r0
mov_r0-r1 and_r2-r3-r0 sub_r1-r0-r3 sub_r1-r2-r1 rsb_r2-r1-r2	sub_r2-r1-r3
rsb_r0-r0-r1 tst_r2_i add_ne_r1-r2-r0 add_r1-r0-r1	rsb_r1-r0-r1_lsl_i
orr_r0-r1-r0 rsb_r2-r1-r0 rsb_r2-r2-r0 rsb_r3-r1-r2	mov_r3_i
rsb_r0-r1-r2 orr_r2-r0-r3 rsb_r2-r0-r2 mvn_r3-r2 eor_r2-r3_i	rsb_r0-r1-r2 unk eor_r2-r3_i
rsb_r0-r0-r1 mvn_r2-r3 orr_r0-r2-r0 rsb_r3-r0-r3_ror_i	rsb_r0-r0-r1 unk rsb_r3-r0-r3_ror_i
eor_r0-r1-r2_ror_i mov_r1-r0 mov_r3-r1 rsb_r0-r3_i	eor_r0-r1-r2_ror_i rsb_r0-r0_i
mvn_r0-r1 orr_r2-r2-r0 sub_r3-r2-r0 add_r3-r3-r3	and_r0-r1-r2 add_r3-r0-r0
eor_r0-r0-r1 mvn_r2-r1 mov_r1-r0 rsb_r1-r1-r2	eor_r0-r0-r1 mvn_r2-r0 sub_r1-r2-r1
add_r0-r0-r1 rsb_r0-r0_i mov_r1-r0 rsb_r2-r0-r1 mvn_r0-r2	sub_r2-r0-r0 sub_r0-r2_i
tst_r0-r1 eor_ne_r1-r2_i eor_r1-r1_i	tst_r0-r1 eor_ne_r1-r2_i
add_r0-r1_i cmp_r0_i rsb_hi_r2-r3-r0_lsr_i rsb_r0-r0-r2_ror_i	cmp_r1_i rsb_hi_r2-r3-r1_lsr_i rsb_r0-r1-r2_ror_i
eor_r0-r1-r2 add_r0-r3-r0 mov_r1-r0 eor_r2-r0-r1 sub_r3-r1-r2	eor_r0-r1-r2 add_r3-r0-r3
sub_r0-r1-r0 add_r1-r0_i mov_r0-r1 rsb_r2-r0-r1_lsr_i	sub_r0-r1-r0 rsb_r2-r0-r0_lsr_i
tst_r0-r1 mov_eq_r0-r1_lsr_i mov_r1-r0 sub_r2-r0-r1	rsb_r2-r1-r1
sub_r0-r0_i rsb_r1-r0-r2_lsl_i mvn_r3-r0 rsb_r1-r1-r3 rsb_r0-r0-r1_asr_i	mvn_r1-r2_lsl_i sub_r0-r0_i rsb_r0-r0-r1_asr_i
tst_r0_i and_ne_r1-r2-r3 and_eq_r1-r3-r0 orr_r0-r1-r2 add_r1-r0-r0 mov_r0-r1	and_r1-r3-r0 orr_r0-r1-r2 add_r1-r0-r0 mov_r0-r1
sub_r0-r1-r2_lsr_i sub_r2-r1-r0_lsl_i add_r2-r3-r2 sub_r3-r2-r3	rsb_r3-r1-r2_lsr_i add_r3-r1-r3_lsl_i
cmp_r0_i mov_lt_r0-r1 mov_ge_r0_i rsb_r1-r0_i mvn_r0-r1 eor_r0-r0_i	cmp_r0_i mov_ge_r0_i mov_lt_r0-r1 rsb_r1-r0_i mvn_r0-r1
tst_r0_i add_eq_r0-r0-r0 mvn_eq_r0-r1 mvn_r2-r0 eor_r2-r3-r2 sub_r3-r0-r2	tst_r0_i mvn_eq_r0-r1 mvn_r2-r0 eor_r2-r3-r2 sub_r3-r0-r2
tst_r0_i and_ne_r1-r0-r1 and_eq_r1-r1-r0 rsb_r0-r2-r1	and_r1-r0-r1 rsb_r0-r2-r1
rsb_r0-r1-r2 rsb_r1-r1-r0 mov_r3-r1 add_r2-r0-r3 sub_r0-r2-r3	rsb_r0-r1-r2
orr_r0-r1-r2_asr_i sub_r0-r2-r0 sub_r0-r2-r0 rsb_r2-r0-r2_ror_i	orr_r0-r1-r2_asr_i rsb_r2-r0-r2_ror_i
and_r0-r1-r2 sub_r3-r2-r0 orr_r2-r3-r2 mov_r1-r2	mov_r1-r2
tst_r0_i rsb_ne_r1-r0_i mvn_r2-r1 add_r0-r2-r1 add_r1-r0_i	mvn_r0_i add_r1-r0_i
and_r0-r1-r2 add_r2-r1-r3_lsl_i rsb_r0-r0-r2 sub_r1-r0-r2	and_r0-r1-r2 sub_r1-r0-r0_lsl_i
cmp_r0-r1 rsb_cc_r2-r0-r1_asr_i rsb_cs_r2-r0-r3_lsr_i mvn_r0-r3 mvn_r3-r0 rsb_r3-r3-r2	cmp_r0-r1 rsb_r2-r0-r3_lsr_i rsb_cc_r2-r0-r1_asr_i rsb_r3-r3-r2
mov_r0-r1 rsb_r1-r0_i orr_r2-r1_i mvn_r0-r2	rsb_r1-r1_i orr_r2-r1_i mvn_r0-r2
cmp_r0-r1 rsb_ne_r2-r1-r3_lsr_i rsb_r0-r2_i mov_r3-r0	cmp_r0-r1 rsb_ne_r2-r1-r3_lsr_i rsb_r3-r2_i
sub_r0-r1-r2 rsb_r1-r2-r0 mov_r0-r1 mvn_r3-r0 orr_r3-r3-r0	mvn_r3_i
tst_r0_i orr_ne_r1-r1-r2 orr_eq_r1-r0-r2_asr_i add_r0-r1-r3	orr_r1-r0-r2_asr_i add_r0-r1-r3
mvn_r0-r1 sub_r2-r0-r1 orr_r2-r3-r2 sub_r0-r2-r0 rsb_r3-r0-r2	mvn_r3-r1
sub_r0-r1-r2_ror_i sub_r1-r0-r3 sub_r2-r1-r0_lsr_i sub_r1-r1-r2	sub_r1-r1-r2_ror_i mov_r1-r1_lsr_i
cmp_r0-r1 mov_cc_r1-r0 mov_cs_r1-r0 eor_r1-r2-r1_lsl_i and_r1-r1-r3 rsb_r3-r3-r1_asr_i sub_r2-r3-r1_ror_i	mov_r1-r0 add_r1-r2-r1_lsl_i and_r1-r1-r3 rsb_r3-r3-r1_asr_i sub_r2-r3-r1_ror_i
tst_r0-r1 mvn_eq_r0-r2 mvn_ne_r0-r2 rsb_r1-r0_i mvn_r3-r1	mvn_r3_i rsb_r3-r2-r3_ror_i
rsb_r0-r1-r2 rsb_r2-r2-r0 orr_r1-r2-r3 sub_r2-r1-r2	sub_r0-r1_i and_r2-r0-r3
sub_r0-r1-r2 rsb_r3-r1-r0 eor_r2-r2-r3 sub_r0-r2_i sub_r1-r0-r2_ror_i	rsb_r3-r2_i eor_r2-r2-r3 sub_r0-r2_i sub_r1-r0-r2_ror_i
eor_r0-r1-r2 orr_r0-r2-r0_lsr_i mov_r1-r0 eor_r2-r3-r2 sub_r2-r2-r1_asr_i	eor_r0-r2-r3 sub_r2-r0-r2_asr_i
orr_r0-r1-r2 and_r1-r1-r0 add_r0-r2-r1_ror_i mov_r1-r0	add_r0-r2-r1_ror_i mov_r1-r0
eor_r0-r0-r1 orr_r2-r1-r0 add_r0-r2-r0 rsb_r1-r2-r0	eor_r1-r0-r1
tst_r0_i rsb_ne_r1-r2-r1_ror_i mov_r0-r1 add_r1-r3-r0 sub_r3-r1_i	add_r3-r1-r3
tst_r0_i rsb_ne_r1-r2-r1 and_r3-r2-r1 and_r0-r3-r1	and_r0-r2-r1
add_r0-r1-r2 sub_r2-r1-r0 and_r2-r2-r1_lsl_i and_r0-r2_i	add_r0-r1-r2 sub_r2-r1-r1 and_r0-r2_i
tst_r0-r1 mvn_eq_r2-r3 mov_r1-r2 add_r1-r2-r1 rsb_r1-r3-r1_ror_i	tst_r0-r1 mvn_ls_r2-r3 add_r1-r2-r2 rsb_r1-r3-r1_ror_i
orr_r0-r1-r2 and_r1-r0-r2 and_r3-r1_i sub_r0-r1-r3 add_r3-r0-r0	add_r3-r2-r2
sub_r0-r1_i add_r2-r0-r0_lsr_i eor_r3-r0-r2 mvn_r0-r3 mvn_r1-r0	add_r2-r1-r1_lsr_i eor_r1-r1-r2
mov_r0-r1 and_r2-r1-r0_lsl_i add_r3-r0-r0 eor_r3-r2-r3	mov_r0-r1 and_r2-r1-r0_lsl_i rsb_r3-r2-r0_lsl_i
sub_r0-r1-r0 mvn_r2-r0 add_r0-r2-r2 add_r3-r0-r0	sub_r0-r1-r0 mvn_r2-r0 lsl_r3-r2_i
add_r0-r1-r2_ror_i orr_r3-r0-r1 add_r0-r3-r3 orr_r1-r2-r0	add_r0-r1-r2_ror_i orr_r3-r0-r1 orr_r1-r2-r3_lsl_i
sub_r0-r1-r2 rsb_r3-r0-r1 eor_r2-r1-r3 sub_r0-r2_i rsb_r2-r3-r0	mov_r3-r2 eor_r2-r1-r3 sub_r0-r2_i rsb_r2-r3-r0
tst_r0_i sub_ne_r0-r0-r1_lsl_i mov_r2-r0 and_r2-r2-r0	mov_r2-r0
mov_r0-r1 orr_r2-r1-r0 sub_r0-r2-r1_ror_i rsb_r3-r0-r2_ror_i sub_r3-r3-r1	orr_r2-r1-r1 sub_r0-r2-r1_ror_i rsb_r3-r0-r2_ror_i sub_r3-r3-r1
tst_r0-r1 add_ne_r2-r1-r0 add_eq_r2-r3-r3 sub_r3-r2-r3	tst_r0-r1 add_ne_r2-r1-r0 rsb_ne_r3-r3-r2
sub_r0-r1-r2 add_r0-r0-r2 sub_r0-r0_i add_r2-r0-r2 mvn_r0-r2	sub_r0-r2-r2_lsl_i rsb_r0-r1-r0
cmp_r0-r1 rsb_ls_r2-r3-r0_lsl_i mvn_r0-r1 orr_r1-r2_i add_r2-r1-r0_ror_i	cmp_r0-r1 rsb_ls_r2-r3-r0_lsl_i mvn_r0-r1 add_r2-r2-r0_ror_i
tst_r0_i sub_ne_r0-r1-r2_lsl_i sub_eq_r0-r0-r1 sub_r0-r0-r3	sub_r0-r0-r1 sub_r0-r0-r3
sub_r0-r1-r0 eor_r2-r0_i sub_r1-r3-r2 add_r0-r2-r1 sub_r3-r0-r1	rsb_r3-r0-r1
sub_r0-r1_i mov_r2-r0 orr_r2-r1-r2 rsb_r1-r2-r0	sub_r0-r1_i orr_r2-r1-r0 rsb_r1-r2-r0
mvn_r0-r1 mvn_r2-r0 rsb_r0-r3-r2 add_r3-r0-r0_lsl_i	rsb_r0-r3-r1 add_r3-r0-r0_lsl_i
cmp_r0_i mvn_ge_r0-r1 mov_r1-r0 sub_r2-r1-r3 add_r3-r1-r2	cmp_r0_i mvn_ge_r0-r1 sub_r2-r0-r3 add_r3-r0-r2
sub_r0-r1-r2 mov_r2-r3 orr_r1-r2_i orr_r0-r0-r1_asr_i	sub_r0-r1-r2 orr_r0-r0-r3_asr_i
add_r0-r1-r2 eor_r3-r1-r0_ror_i mov_r2-r3 orr_r1-r0-r2 eor_r3-r3-r1	add_r0-r1-r2 eor_r3-r1-r0_ror_i bic_r3-r0-r3
eor_r0-r1-r2 and_r0-r2-r0 mov_r2-r0 add_r1-r2-r1	orr_r1-r1-r2
eor_r0-r0-r1 mov_r1-r0 eor_r0-r0-r1 sub_r1-r0-r2 eor_r2-r1-r2	rsb_r1-r2_i eor_r2-r1-r2
cmp_r0-r1 mov_ls_r2_i mov_hi_r2-r1 sub_r0-r0-r2	cmp_r0-r1 mov_ls_r2_i sub_hi_r0-r0-r1
cmp_r0_i sub_cs_r1-r1-r0 orr_r2-r1-r2 rsb_r1-r0-r1 eor_r0-r1_i sub_r1-r2-r0	sub_r1-r1-r0 orr_r2-r1-r2 rsb_r1-r0-r1 eor_r0-r1_i sub_r1-r2-r0
mvn_r0-r1 and_r1-r0-r2 mov_r0-r1 sub_r0-r0-r2 sub_r0-r0-r1	sub_r0-r0-r0 sub_r0-r0-r2
mvn_r0-r1 mvn_r2-r0 and_r0-r3-r2 and_r2-r3-r0_lsl_i	and_r0-r3-r1 and_r2-r3-r0_lsl_i
mvn_r0-r1 mov_r2-r1 and_r2-r2-r1 add_r2-r0-r2	mvn_r2_i
eor_r0-r0-r1 orr_r2-r0-r3_ror_i mvn_r0-r2 mvn_r1-r0 orr_r3-r1-r3	eor_r0-r0-r1 orr_r2-r0-r3_ror_i orr_r3-r2-r3
eor_r0-r1-r0 rsb_r2-r0_i mvn_r3-r2 and_r2-r3-r2 sub_r1-r2-r3	eor_r0-r1-r0 rsb_r2-r0_i add_r1-r2_i
tst_r0-r1 add_ne_r1-r1-r2 add_r3-r1-r1 add_r3-r3_i	tst_r1-r0 add_ne_r1-r1-r2 add_r3-r1-r1
sub_r0-r0-r1 sub_r2-r0-r3_ror_i orr_r0-r1-r2 and_r0-r0-r1_lsr_i orr_r2-r1-r0	sub_r0-r0-r1 sub_r2-r0-r3_ror_i and_r2-r1-r2_ror_i orr_r2-r1-r2_asr_i
add_r0-r0-r1 orr_r1-r2-r3 rsb_r3-r1-r0 add_r2-r1-r3 orr_r3-r2-r3_lsr_i	add_r0-r0-r1 orr_r1-r2-r3 rsb_r3-r1-r0 orr_r3-r0-r3_lsr_i
mvn_r0-r1 rsb_r0-r1-r0_lsr_i sub_r2-r0-r1 rsb_r0-r3-r2	rsb_r0-r3_i sub_r0-r0-r1_ror_i
sub_r0-r1-r2_lsr_i sub_r2-r1-r3 add_r3-r0-r2 orr_r0-r1-r3 orr_r2-r0-r3	add_r2-r1-r2_asr_i sub_r2-r2-r3 add_r3-r2-r1 orr_r2-r1-r3
tst_r0-r1 rsb_ne_r2-r3-r2_lsl_i rsb_eq_r2-r2-r0_lsl_i mov_r3-r1 add_r0-r3-r2	tst_r0-r1 rsb_ne_r2-r3-r2_lsl_i rsb_eq_r2-r2-r0_lsl_i add_r0-r1-r2
add_r0-r1-r2 eor_r1-r0-r1 mvn_r0-r1 rsb_r3-r1-r0	add_r0-r1-r2 eor_r1-r0-r1 mvn_r3-r1_lsl_i
tst_r0_i mvn_eq_r0-r1 eor_r1-r0-r2 rsb_r2-r1-r0 add_r0-r2-r1_lsl_i	mvn_r0-r1 eor_r1-r0-r2 rsb_r2-r1-r0 add_r0-r2-r1_lsl_i
tst_r0-r1 add_eq_r1-r2-r1_asr_i add_r3-r1-r3 sub_r1-r3-r1 add_r3-r1-r1 add_r2-r3-r3	mov_r2-r3_lsl_i add_r2-r2-r2
sub_r0-r1-r2 rsb_r1-r0-r3 add_r1-r3-r1 mov_r0-r1	sub_r0-r1-r2 rsb_r1-r0-r3 add_r0-r1-r3
cmp_r0-r1 mvn_cs_r1-r2 sub_r3-r1-r3 rsb_r0-r3-r1	ror_r0-r3_i
sub_r0-r0-r1 add_r0-r0_i mov_r2-r0 sub_r1-r2_i	sub_r0-r0-r1 mov_r1-r0
orr_r0-r1-r0 sub_r2-r0-r1 eor_r3-r1-r2_ror_i eor_r0-r2-r3 eor_r2-r2-r0	orr_r0-r1-r0 sub_r2-r0-r1 eor_r2-r1-r2_ror_i
sub_r0-r1-r2 and_r0-r2-r0_lsr_i orr_r3-r0-r1 add_r3-r3_i add_r0-r0-r3_lsl_i	sub_r0-r1-r2 and_r0-r2-r0_lsr_i orr_r3-r0-r1 add_r0-r0-r3_lsl_i
eor_r0-r1-r0 orr_r2-r0-r2 mvn_r1-r0 and_r0-r2-r1	eor_r0-r1-r0 bic_r0-r2-r0
tst_r0_i add_eq_r1-r1-r2_lsr_i mov_r2-r1 and_r3-r2_i	tst_r0_i add_eq_r1-r1-r2_lsr_i and_r3-r1_i
add_r0-r1-r2_ror_i mov_r1-r0 sub_r0-r0-r1 and_r0-r0-r1_lsr_i rsb_r3-r0-r1	add_r3-r1-r2_ror_i
tst_r0_i add_ne_r1-r1-r1 eor_r0-r2_i rsb_r0-r0-r1_asr_i	tst_r0_i add_ne_r1-r1-r1 rsb_r0-r2-r1_asr_i
tst_r0-r1 mov_ne_r0_i mov_eq_r0_i mov_r2-r0 and_r1-r0-r2 mvn_r3-r1	mvn_r3_i
rsb_r0-r0-r1 tst_r0_i mov_ne_r2_i mov_r1-r2_asr_i	mov_r1-r2_asr_i
tst_r0_i mov_ne_r1-r0 eor_r2-r1-r2	eor_r2-r1-r2
rsb_r0-r0-r1_asr_i add_r0-r0-r2 mov_r2-r1 mov_r3-r0 sub_r0-r2-r3	rsb_r0-r0-r1_asr_i add_r0-r0-r2 sub_r0-r1-r0
add_r0-r1-r1 sub_r2-r0-r3 eor_r0-r2-r1 sub_r2-r2-r0	rsb_r2-r3-r1_lsl_i eor_r0-r2-r1 sub_r2-r2-r0
sub_r0-r1-r2_lsr_i mov_r2-r0 orr_r1-r0-r2_asr_i rsb_r2-r2-r1 eor_r0-r2-r1	add_r0-r1-r2_asr_i
mov_r0-r1 mvn_r2-r1 orr_r3-r2-r0 add_r0-r0-r3	sub_r0-r1_i
cmp_r0-r1 mvn_ge_r1-r0 mov_r0-r2 rsb_r3-r2-r0 sub_r0-r1-r3 mov_r2-r0	cmp_r0-r1 mvn_ge_r1-r0 mov_r2-r1
mov_r0-r1 sub_r2-r0-r2_asr_i sub_r2-r2-r0_asr_i rsb_r2-r2-r3_ror_i	sub_r2-r1-r2_asr_i sub_r2-r2-r1_asr_i rsb_r2-r2-r3_ror_i
cmp_r0-r1 mvn_ls_r0-r2 sub_hi_r0-r0-r1 add_r0-r1-r0 add_r0-r0_i	cmp_r0-r1 mvn_ls_r0-r2 sub_hi_r0-r0-r1 add_r0-r1-r0
mov_r0-r1 add_r0-r2-r0 sub_r3-r0-r1 rsb_r2-r3-r0_lsl_i	add_r0-r2-r1 rsb_r2-r2-r0_lsl_i
mov_r0-r1 and_r2-r0-r1 add_r2-r2-r3_asr_i and_r3-r2-r3	add_r0-r1-r3_asr_i and_r3-r3-r0
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 orr_r1-r1-r3_ror_i	mvn_r1-r0 orr_r1-r1-r3_ror_i
orr_r0-r1-r0 mov_r1-r0 sub_r2-r1-r3 rsb_r0-r0-r2 and_r3-r1-r0	orr_r0-r1-r0 sub_r1-r3-r3_lsl_i and_r3-r1-r0
sub_r0-r1-r2 add_r3-r2-r0 mov_r1-r0 orr_r2-r3-r1	sub_r0-r1-r2 orr_r2-r0-r1
tst_r0_i add_eq_r0-r0-r0 mov_r1-r0_lsl_i	add_r0-r0-r0 mov_r1-r0_lsl_i
cmp_r0-r1 orr_cc_r2-r3-r0 sub_r2-r2_i add_r2-r2_i	cmp_r0-r1 orr_cc_r2-r3-r0 sub_r2-r2_i
cmp_r0_i orr_hi_r1-r1-r0_ror_i and_r2-r2-r1 orr_r2-r2_i add_r0-r2-r2	cmp_r0_i orr_hi_r1-r1-r0_ror_i and_r2-r2-r1 add_r0-r2-r2
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 sub_r2-r1-r3_ror_i	mvn_r1-r2 sub_r2-r1-r3_ror_i
mvn_r0-r1 add_r0-r0-r2 rsb_r2-r0_i rsb_r3-r2_i	add_r0-r1_i sub_r3-r2-r0
sub_r0-r1-r2_ror_i eor_r0-r0_i add_r0-r1-r0 add_r0-r0-r2	sub_r0-r1-r2_ror_i add_r0-r1-r0 add_r0-r0-r2
cmp_r0_i mov_lt_r1_i mov_ge_r1_i orr_r2-r1-r0 mov_r1-r2 rsb_r1-r3-r1_lsl_i	rsb_r1-r3-r0_lsl_i
rsb_r0-r1-r2_lsl_i add_r0-r2-r0 sub_r2-r0_i mov_r0-r2	rsb_r0-r1-r2_lsl_i rsb_r3-r2_i rsb_r0-r3-r0
rsb_r0-r1-r2 mov_r3-r0 add_r2-r3-r2 sub_r2-r3-r2 eor_r2-r2-r0	rsb_r0-r1-r2 add_r2-r3-r2 sub_r2-r3-r2 eor_r2-r2-r0
tst_r0-r1 eor_ne_r2-r3-r2 eor_eq_r2-r2-r3 sub_r1-r1-r2_asr_i sub_r0-r1-r2 mov_r2-r0	and_r1-r1-r1 eor_eq_r2-r2-r3 sub_r1-r1-r2_asr_i sub_r2-r1-r2
add_r0-r1-r2_lsr_i add_r1-r3-r0_lsl_i mov_r2-r1 and_r2-r2-r0_lsl_i mov_r3-r2	add_r0-r1-r2_lsr_i add_r1-r3-r0_lsl_i and_r2-r1-r0_lsl_i mov_r3-r2
tst_r0_i rsb_eq_r0-r1-r2_lsl_i sub_r2-r0-r2 mov_r0-r2	tst_r0_i rsb_ne_r0-r2-r0 sub_eq_r0-r2-r1
and_r0-r0-r1 mvn_r2-r1 rsb_r0-r0-r1 orr_r0-r0-r2	unk eor_r0-r0-r2
sub_r0-r1-r2 orr_r1-r2-r0 add_r3-r1_i sub_r2-r3-r1 mov_r0-r2	mov_r0_i
orr_r0-r1-r0 eor_r1-r2-r1 and_r2-r3-r1 mov_r3-r0 add_r1-r3-r2	orr_r0-r1-r0 eor_r1-r2-r1 and_r2-r3-r1 add_r1-r0-r2
sub_r0-r1-r2 mvn_r1-r0 mvn_r2-r1 eor_r0-r3-r0 sub_r2-r2-r0	sub_r0-r1-r2 mov_r2-r0 eor_r0-r3-r0 sub_r2-r2-r0
tst_r0_i rsb_ne_r0-r1-r2 mov_r1-r0 mvn_r2-r1	tst_r0_i rsb_ne_r0-r1-r2 mvn_r2-r0
tst_r0_i mvn_eq_r1-r2 add_r2-r1_i mov_r3-r2 sub_r2-r3-r1	mov_r2_i
orr_r0-r0_i orr_r1-r2-r0 sub_r2-r3-r2 orr_r2-r2-r1 rsb_r3-r2-r1	orr_r1-r2-r0 sub_r2-r3-r2 orr_r2-r2-r1 rsb_r3-r2-r1
cmp_r0-r1 mvn_ls_r1-r2 mov_r2-r3 rsb_r3-r1-r3 and_r0-r2-r3	cmp_r0-r1 mvn_ls_r1-r2 rsb_r2-r1-r3 and_r0-r2-r3
and_r0-r0-r1 rsb_r0-r1-r0 mvn_r2-r0 rsb_r0-r0-r2	and_r0-r0-r1 rsb_r0-r1-r0 mvn_r0-r0_lsl_i
tst_r0_i rsb_ne_r1-r0-r2_lsr_i add_eq_r1-r1-r1 rsb_r3-r0-r1_asr_i rsb_r3-r3-r2	add_r1-r1-r1 rsb_r3-r0-r1_asr_i rsb_r3-r3-r2
add_r0-r1-r1_ror_i and_r1-r2-r1_asr_i and_r3-r0-r1 and_r1-r2-r1 eor_r1-r1-r3	add_r0-r1-r1_ror_i and_r1-r2-r1_asr_i bic_r1-r1-r0
cmp_r0_i mov_cc_r1-r0 mov_cs_r1-r2_ror_i mov_r3-r1 and_r0-r3-r0	cmp_r0_i mov_r3-r1 mov_cs_r1-r2_ror_i and_r0-r1-r0
tst_r0_i mov_ne_r1_i mov_eq_r1_i eor_r2-r3-r1_asr_i add_r1-r2-r2	add_r1-r3-r3
mov_r0-r1 add_r2-r1-r1 eor_r2-r2-r0 rsb_r1-r2-r0_ror_i	add_r2-r1-r1 eor_r2-r2-r1 rsb_r1-r2-r1_ror_i
mvn_r0-r1 and_r2-r0_i rsb_r1-r2-r3 orr_r0-r2-r3 rsb_r2-r0-r1_lsr_i	rsb_r2-r3-r3_lsr_i
add_r0-r1-r2 sub_r2-r0-r1_lsr_i orr_r1-r2_i rsb_r3-r2-r1_lsl_i	add_r0-r1-r2 sub_r2-r0-r1_lsr_i rsb_r3-r2-r2_lsl_i
mvn_r0-r1 mvn_r1-r0 eor_r0-r1-r2 and_r0-r0-r2_asr_i	eor_r0-r1-r2 and_r0-r0-r2_asr_i
tst_r0-r1 add_ne_r0-r1-r1 mvn_ne_r0-r2 mov_r2-r0 orr_r1-r3-r2_asr_i	tst_r0-r1 mvn_ne_r0-r2 orr_r1-r3-r0_asr_i
sub_r0-r0-r1_asr_i add_r0-r1-r0 sub_r2-r3-r0_lsl_i sub_r1-r1_i add_r0-r1-r2	sub_r0-r0-r1_asr_i add_r0-r1-r0 sub_r2-r3-r0_lsl_i add_r0-r1-r2
mov_r0-r1 mov_r1-r2 rsb_r1-r0-r1_lsr_i add_r0-r1-r2	rsb_r0-r1-r2_lsr_i add_r0-r0-r2
cmp_r0_i add_hi_r1-r2-r3 and_r2-r1_i	and_r2-r1_i
tst_r0_i sub_ne_r0-r0-r1 rsb_r2-r2-r0 orr_r0-r2_i rsb_r1-r2-r0_lsr_i rsb_r2-r1-r0_lsl_i	rsb_r2-r2-r0 orr_r0-r2_i rsb_r1-r2-r0_lsr_i rsb_r2-r1-r0_lsl_i
cmp_r0-r1 mvn_hi_r0-r1 orr_r2-r0-r1 orr_r0-r1-r2	cmp_r0-r1 mvn_hi_r0-r1 orr_r0-r1-r0
rsb_r0-r1-r0 sub_r2-r0-r3 mov_r1-r0 and_r3-r1-r2 orr_r0-r2-r3	rsb_r0-r1-r0 sub_r2-r0-r3 and_r3-r1-r2 orr_r0-r2-r3
add_r0-r0-r1 and_r2-r1-r0 rsb_r1-r2-r1 and_r1-r1_i add_r2-r1-r1_asr_i	bic_r2-r1-r1
tst_r0_i mvn_ne_r1-r2 sub_r1-r0-r1_lsl_i	sub_r1-r0-r1_lsl_i
rsb_r0-r1-r2_lsr_i orr_r2-r1-r0 mov_r3-r1 add_r2-r2-r3 mvn_r1-r2	rsb_r0-r1-r2_lsr_i orr_r2-r1-r0 add_r2-r2-r1 mvn_r1-r2
cmp_r0-r1 add_ls_r1-r1-r2_asr_i add_hi_r1-r2-r2_asr_i tst_r2_i add_ne_r3-r0-r1 sub_r0-r1-r3	cmp_r0-r1 add_ls_r1-r1-r2_asr_i add_hi_r1-r2-r2_asr_i sub_r0-r1-r3
tst_r0-r1 mvn_eq_r2-r0 rsb_r3-r3-r2 mvn_r0-r3 and_r3-r3-r0	mov_r3_i
eor_r0-r0-r1 sub_r1-r0-r2 add_r1-r1-r3 rsb_r1-r3-r1 mov_r2-r1	eor_r0-r0-r1 rsb_r2-r2-r0
mov_r0-r1 and_r2-r1-r0 rsb_r2-r1-r2_asr_i and_r3-r1-r2 rsb_r0-r3-r0	sub_r2-r1-r1_ror_i bic_r0-r1-r2
tst_r0_i rsb_ne_r1-r2-r3 add_r2-r2-r1 and_r1-r2_i rsb_r0-r1_i add_r2-r1-r0	eor_r2-r0-r0
add_r0-r1_i rsb_r0-r0-r1_lsl_i rsb_r2-r1-r0_ror_i sub_r1-r2-r1	rsb_r0-r1-r1_lsl_i rsb_r2-r1-r0_ror_i sub_r1-r2-r1
add_r0-r0_i sub_r1-r2-r0 mov_r0-r1 mvn_r1-r0	add_r0-r0_i sub_r1-r2-r0 mvn_r1-r1
tst_r0_i add_ne_r1-r1_i add_eq_r1-r2-r0 add_r0-r1-r3 sub_r2-r0-r3	add_r1-r0-r2 mov_r2-r1
mvn_r0-r1 add_r1-r1-r0 mvn_r0-r1 orr_r2-r3-r0	mvn_r1-r3 mvn_r0-r1 and_r2-r0-r0
tst_r0-r1 add_ne_r1-r1-r0 mvn_ne_r1-r2 add_r1-r1-r0	tst_r0-r1 mvn_ne_r1-r2 add_r1-r1-r0
rsb_r0-r1-r2_lsr_i sub_r0-r3-r0 sub_r2-r0-r1 sub_r1-r1-r2	rsb_r0-r3-r2_lsr_i add_r1-r0-r1
mov_r0-r1 orr_r2-r2-r0_lsl_i and_r1-r3-r2 sub_r1-r1_i	orr_r2-r2-r1_lsl_i and_r1-r3-r2
add_r0-r0-r0 rsb_r0-r0-r1 mov_r2-r0 mvn_r1-r2	add_r0-r0-r0 sub_r2-r1-r0 mvn_r1-r2
add_r0-r1-r2 sub_r0-r0-r2 add_r1-r0-r3_lsr_i eor_r0-r1-r3 add_r0-r0-r1	sub_r0-r0-r2 add_r1-r1-r3_ror_i eor_r0-r1-r3 add_r0-r0-r1
tst_r0_i mvn_ne_r0-r1 sub_ne_r0-r1-r2 eor_r3-r0-r1_asr_i sub_r1-r2-r1 sub_r3-r3-r1	tst_r0_i rsb_ne_r0-r2-r1 eor_r3-r0-r1_asr_i sub_r1-r2-r1 sub_r3-r3-r1
tst_r0_i mvn_eq_r1-r2 orr_r2-r3-r1 rsb_r3-r2_i and_r0-r2-r3	unk rsb_r3-r2_i and_r0-r2-r3
rsb_r0-r0_i mov_r1-r0_lsr_i mvn_r2-r1 eor_r0-r2-r0	rsb_r0-r0_i mvn_r2-r0_lsr_i eor_r0-r2-r0
tst_r0_i add_ne_r1-r2-r0 add_eq_r1-r3-r0_lsr_i sub_r3-r1-r3	mov_r3-r0_lsr_i
add_r0-r0-r1 mov_r2-r0 orr_r3-r2_i sub_r1-r3_i mov_r2-r1	add_r0-r0-r1 sub_r2-r0_i
and_r0-r1-r0 mvn_r2-r1 and_r1-r1-r2 rsb_r3-r3-r0_ror_i sub_r3-r1-r3_lsr_i	and_r0-r1-r0 sub_r1-r3-r3 rsb_r3-r3-r0_ror_i sub_r3-r1-r3_lsr_i
rsb_r0-r1-r2_lsl_i mvn_r1-r2 mvn_r3-r1 add_r0-r3-r0	rsb_r0-r1-r2_lsl_i add_r0-r0-r2
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 orr_r0-r0-r2_asr_i sub_r1-r0-r1 eor_r3-r1-r0	orr_r0-r0-r0_asr_i sub_r1-r0-r1 eor_r3-r1-r0
rsb_r0-r1-r2_asr_i add_r3-r0-r0 mov_r1-r3 sub_r0-r1-r3	rsb_r0-r1-r1
add_r0-r1-r1 mov_r2-r0 add_r3-r2-r2 and_r0-r3_i	add_r0-r1-r1 add_r3-r0-r0 and_r0-r3_i
mvn_r0-r1 add_r1-r1-r0 add_r1-r1-r1_lsr_i sub_r1-r1_i	mvn_r0_i add_r1-r0_i
and_r0-r0-r1 and_r2-r1-r0 eor_r0-r2_i mvn_r3-r0 and_r3-r3-r0	mov_r3_i
rsb_r0-r1-r0_lsl_i mov_r1-r0 add_r2-r1-r2 add_r1-r2-r1_lsr_i	rsb_r1-r1-r0_lsl_i add_r2-r1-r2 add_r1-r2-r1_lsr_i
tst_r0-r1 add_eq_r0-r2-r1 cmp_r0-r1 add_ls_r1-r1-r3 sub_r1-r1_i	tst_r0-r1 add_eq_r0-r2-r1 cmp_r0-r1 add_ls_r1-r1-r3
eor_r0-r1-r2 sub_r1-r0-r1 and_r1-r1-r3 sub_r0-r3-r1 sub_r1-r3-r0	eor_r0-r1-r2 sub_r1-r0-r1 and_r1-r1-r3
tst_r0_i sub_ne_r0-r1-r0 rsb_r0-r0-r2	rsb_r0-r0-r2
rsb_r0-r0_i add_r1-r1-r2 sub_r3-r1-r0 sub_r1-r3-r0 rsb_r3-r1-r3	rsb_r3-r0_i
rsb_r0-r1-r2_lsr_i add_r1-r0-r1 and_r2-r0-r1 rsb_r3-r2-r0_ror_i	rsb_r0-r1-r2_lsr_i and_r2-r0-r2_lsr_i rsb_r3-r2-r0_ror_i
sub_r0-r1-r2_asr_i and_r0-r0-r3 eor_r0-r0_i mvn_r2-r0 orr_r3-r0-r2	mvn_r3_i
tst_r0-r1 and_ne_r1-r2-r3 and_eq_r1-r1-r0 orr_r0-r1-r3	mov_r0-r3
cmp_r0_i add_hi_r0-r1-r2 mvn_r2-r0 orr_r2-r0-r2 sub_r2-r2_i	unk
cmp_r0-r1 add_eq_r0-r2-r3 add_r1-r0-r3 add_r2-r1-r3 rsb_r0-r2-r1	rsb_r0-r3_i
mov_r0-r1 add_r2-r3-r0 and_r3-r2-r1_lsr_i eor_r3-r3-r2 sub_r0-r3-r2	add_r2-r3-r1 and_r3-r2-r1_lsr_i sub_r0-r3-r3_ror_i
add_r0-r1-r2 mvn_r3-r0 eor_r0-r3-r0 orr_r3-r1-r0_asr_i	mvn_r3_i
rsb_r0-r1-r2_lsl_i eor_r0-r2-r0 eor_r1-r1-r0 sub_r0-r1-r2 mov_r1-r0	rsb_r0-r1-r2_lsl_i eor_r0-r2-r0 eor_r1-r1-r0 rsb_r1-r2-r1
rsb_r0-r1-r0 orr_r2-r1-r0 mov_r0-r1 sub_r3-r2-r0	rsb_r0-r1-r0 bic_r3-r0-r1
tst_r0-r1 add_eq_r2-r3-r2 mov_r3-r2 add_r2-r3-r1_lsl_i sub_r3-r2-r3	lsl_r3-r1_i
sub_r0-r0-r1 eor_r2-r3_i mov_r1-r2 add_r1-r0-r1	eor_r2-r3_i sub_r0-r0-r1 add_r1-r0-r2
cmp_r0-r1 mov_cc_r2_i add_ls_r2-r2-r2 rsb_r1-r2-r3 rsb_r3-r3-r1	cmp_r0-r1 mov_cc_r2_i sub_r3-r2-r2_lsl_i add_ls_r3-r3-r3
tst_r0-r1 add_eq_r2-r3-r1 sub_r2-r2_i	tst_r0-r1 add_eq_r2-r3-r1
mov_r0-r1 add_r2-r0-r0_asr_i add_r1-r1-r2_ror_i add_r1-r2-r1	add_r2-r1-r1_asr_i add_r1-r1-r2_ror_i add_r1-r2-r1
and_r0-r1-r2_asr_i rsb_r3-r1-r0_asr_i mvn_r2-r3 sub_r1-r2-r1 add_r0-r1-r1	and_r0-r1-r2_asr_i mvn_r3-r0_asr_i eor_r0-r3-r3_lsr_i
mvn_r0-r1 mov_r2-r1 rsb_r0-r0-r2 sub_r0-r0_i	mvn_r0-r1 rsb_r0-r0-r1 sub_r0-r0_i
sub_r0-r1-r0_lsl_i mov_r1-r2 add_r3-r0-r0 rsb_r3-r1-r3_lsl_i	sub_r0-r1-r0_lsl_i add_r3-r0-r0 rsb_r3-r2-r3_lsl_i
and_r0-r1-r2 add_r2-r2-r2 eor_r1-r2-r0_asr_i mvn_r3-r1 and_r3-r3-r1	mov_r3_i
cmp_r0_i mvn_ls_r0-r1 mvn_hi_r0-r1 and_r1-r2-r0 rsb_r0-r1-r2_ror_i	mvn_r0-r1 and_r1-r2-r0 rsb_r0-r1-r2_ror_i
and_r0-r1_i and_r2-r1-r3 add_r3-r2-r2 sub_r0-r1-r0_lsr_i sub_r1-r3-r0	and_r2-r1-r3 add_r3-r2-r2 sub_r1-r3-r1
tst_r0_i sub_ne_r0-r1-r2 sub_eq_r0-r1-r2 orr_r2-r0-r3_asr_i	sub_r0-r1-r2 orr_r2-r0-r3_asr_i
tst_r0-r1 mvn_eq_r0-r2 mvn_r3-r0 add_r1-r0-r3	mvn_r3-r0 add_r1-r0-r3
tst_r0_i add_eq_r1-r1_i sub_r2-r2-r1 eor_r2-r3-r2 mov_r3-r2 eor_r3-r3_i	tst_r0_i add_eq_r1-r1_i sub_r2-r2-r1 eor_r2-r3-r2 mov_r3-r2
tst_r0_i mov_ne_r1-r2 tst_r1-r0 rsb_eq_r1-r1-r0 orr_r2-r3-r1	mov_r0-r0 tst_r1-r0 rsb_eq_r1-r1-r0 orr_r2-r3-r1
mvn_r0-r1 mov_r1-r2 sub_r3-r1-r0_ror_i sub_r0-r3-r0 rsb_r1-r0-r1	mvn_r0-r1 add_r1-r0-r0_ror_i
cmp_r0-r1 sub_eq_r0-r2-r1_lsl_i sub_r2-r0-r1 sub_r1-r2-r0	sub_r1-r1-r1_lsl_i
mvn_r0-r1 mvn_r1-r2 rsb_r2-r0-r3 add_r3-r1-r0 add_r3-r2-r3	mvn_r1-r2 add_r3-r1-r3
mov_r0-r1 rsb_r2-r0_i and_r1-r0-r3 sub_r0-r1-r2 mvn_r3-r0	rsb_r2-r1_i and_r1-r1-r3 sub_r0-r1-r2 mvn_r3-r0
tst_r0_i add_ne_r1-r2_i add_eq_r1-r1-r2 sub_r2-r1-r2 and_r2-r2_i	and_r2-r2_i
add_r0-r1-r2 orr_r2-r0_i sub_r2-r2-r0_ror_i sub_r2-r2-r0 add_r0-r2-r3	add_r0-r1-r2 sub_r0-r3-r0_ror_i
add_r0-r1-r0_asr_i add_r2-r1-r0 add_r3-r2-r2 add_r2-r3_i	add_r0-r1-r0_asr_i mvn_r2-r0_lsl_i rsb_r2-r2-r1_lsl_i
tst_r0-r1 add_eq_r1-r2-r0_lsr_i mov_r3-r1 mvn_r0-r3 rsb_r0-r2-r0	tst_r0-r1 add_eq_r1-r2-r0_lsr_i mvn_r0-r1 rsb_r0-r2-r0
sub_r0-r0-r1 mvn_r2-r1 rsb_r3-r2-r1_lsr_i sub_r0-r0-r3	mvn_r2-r1_ror_i add_r0-r0-r2
mov_r0-r1 sub_r2-r1-r3 rsb_r1-r3-r2 add_r0-r1-r0	sub_r2-r1-r3 rsb_r0-r3-r2 add_r0-r1-r0
and_r0-r1-r0 add_r2-r0-r2 add_r3-r1-r1 rsb_r1-r2-r3	and_r0-r1-r0 add_r2-r0-r2 rsb_r1-r2-r1_lsl_i
add_r0-r1-r0 sub_r2-r1_i and_r0-r0-r2 eor_r0-r2-r0	add_r2-r0-r1 bic_r0-r1-r2
mov_r0-r1 rsb_r1-r0-r2 sub_r0-r1-r0 sub_r2-r0-r1	rsb_r2-r1_i
tst_r0-r1 rsb_ne_r2-r2-r0 add_r0-r2-r3_lsr_i add_r0-r0-r2 sub_r0-r0_i	tst_r1-r0 rsb_ne_r2-r2-r0 add_r0-r2-r3_lsr_i add_r0-r0-r2
rsb_r0-r1-r2 add_r2-r1-r0 mvn_r0-r2 orr_r2-r0-r2	mvn_r2_i
orr_r0-r1-r2 sub_r3-r3-r0_asr_i add_r1-r0-r3_asr_i sub_r1-r1-r0	orr_r0-r1-r2 sub_r3-r3-r0_asr_i asr_r1-r3_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 rsb_r2-r1-r0 add_r0-r2-r2_lsl_i	mvn_r1-r2 rsb_r2-r1-r0 add_r0-r2-r2_lsl_i
mov_r0-r1 add_r2-r0-r1_lsr_i mov_r1-r0 and_r3-r2-r1	add_r2-r1-r1_lsr_i and_r3-r2-r1
tst_r0_i mov_ne_r1_i mov_eq_r1-r2 and_r0-r1_i	and_r0-r2_i
orr_r0-r1-r2 sub_r3-r1_i eor_r1-r2-r3 rsb_r3-r1-r0	and_r3-r1-r2
tst_r0-r1 mov_ne_r2-r1_lsr_i mov_r1-r0 and_r1-r1-r2 rsb_r0-r1-r2	tst_r0-r1 mov_ne_r2-r1_lsr_i and_r1-r0-r2 rsb_r0-r1-r2
orr_r0-r1-r2 orr_r0-r2-r0 orr_r1-r0-r1 rsb_r1-r2-r1_ror_i	orr_r0-r1-r2 rsb_r1-r2-r0_ror_i
rsb_r0-r0-r1 mov_r2-r0 mov_r1-r2 and_r3-r1-r2_ror_i	sub_r2-r1-r0 and_r3-r2-r2_ror_i
tst_r0-r1 mov_eq_r2_i mov_ne_r2_i rsb_r2-r2-r0	rsb_r2-r0-r0_lsl_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 rsb_r0-r2_i add_r1-r0-r2_lsl_i	mvn_r2-r0 rsb_r0-r2_i add_r1-r0-r2_lsl_i
tst_r0-r1 rsb_eq_r0-r1-r0_asr_i mov_r2-r0 eor_r3-r2_i mvn_r0-r3	tst_r0-r1 rsb_eq_r0-r1-r0_asr_i mov_r2-r0 mvn_r0-r2
cmp_r0-r1 sub_lt_r1-r0-r2 mov_r0-r2 mov_r2-r1 rsb_r1-r2-r0_lsr_i	cmp_r0-r1 sub_lt_r1-r0-r2 rsb_r1-r1-r2_lsr_i
tst_r0-r1 rsb_ne_r2-r3-r2 mvn_ne_r2-r0 rsb_r1-r3-r2_lsl_i	tst_r0-r1 mvn_ne_r2-r0 rsb_r1-r3-r2_lsl_i
tst_r0_i rsb_ne_r1-r1_i add_r1-r1-r1 add_r1-r1_i	add_r1-r1-r1 add_r1-r1_i
cmp_r0_i rsb_lt_r0-r1-r2 rsb_ge_r0-r1-r2 eor_r1-r3-r0	sub_r0-r2-r1 eor_r1-r0-r3
add_r0-r0-r0_lsl_i orr_r1-r0-r1 mov_r0-r1 mvn_r2-r0	add_r0-r0-r0_lsl_i orr_r1-r0-r1 mvn_r2-r1
mov_r0-r1 eor_r2-r2-r0_ror_i rsb_r1-r2-r0_asr_i rsb_r2-r1-r2	eor_r2-r2-r1_ror_i rsb_r1-r2-r1_asr_i rsb_r2-r1-r2
cmp_r0-r1 rsb_lt_r2-r2-r1 rsb_ge_r2-r1-r2 sub_r1-r1-r2_lsl_i	sub_r2-r2-r1 sub_r1-r1-r2_lsl_i
sub_r0-r1_i add_r2-r3-r0 add_r1-r2_i sub_r2-r0-r1	mvn_r2-r3
rsb_r0-r0-r1_lsr_i orr_r1-r2-r0_ror_i add_r1-r0-r1_lsl_i mov_r3-r1	rsb_r0-r0-r1_lsr_i orr_r1-r2-r0_ror_i add_r3-r0-r1_lsl_i
sub_r0-r1_i eor_r2-r3-r0 mov_r0-r2 add_r3-r0-r0	sub_r0-r1_i eor_r2-r3-r0 add_r3-r2-r2
eor_r0-r1-r2_lsr_i cmp_r0-r1 add_ne_r0-r0-r1 mov_r3-r0	lsr_r2-r2_i bic_r1-r1-r2 add_r3-r2-r1_lsl-r2
eor_r0-r1-r2 sub_r0-r0-r3_lsl_i sub_r2-r0-r2 mov_r1-r2_lsr_i mvn_r0-r1	eor_r0-r1-r2 sub_r0-r0-r3_lsl_i sub_r2-r0-r2 mvn_r0-r2_lsr_i
cmp_r0_i and_lt_r0-r1-r2 and_ge_r0-r1-r0 rsb_r2-r0-r1 and_r3-r1-r2 rsb_r3-r3-r1 and_r3-r2-r3	sub_r2-r1-r0 and_r3-r1-r2 rsb_r3-r3-r1 and_r3-r2-r3
tst_r0_i mov_eq_r1-r2 mov_r3-r1 rsb_r1-r2-r3 mov_r0-r1	sub_r0-r1-r1
sub_r0-r1-r2 mvn_r3-r1 add_r3-r0-r3 mov_r0-r3	mvn_r0-r2
sub_r0-r1-r0_lsl_i sub_r1-r1-r0 and_r2-r1-r3 eor_r0-r2_i	bic_r1-r3-r0_lsl_i sub_r0-r3-r1
sub_r0-r1_i sub_r2-r0-r1 and_r1-r1-r3 sub_r1-r2-r1_lsr_i	mvn_r2_i and_r1-r1-r3 sub_r1-r2-r1_lsr_i
orr_r0-r1-r0 eor_r0-r1-r0_lsr_i rsb_r1-r2-r0_lsr_i sub_r1-r3-r1	rsb_r1-r2-r1_lsr_i sub_r1-r3-r1
cmp_r0_i sub_cc_r1-r0-r1_asr_i orr_r1-r1-r0 mov_r2-r1 rsb_r0-r2_i add_r0-r0_i	orr_r1-r0-r1 mov_r2-r1 rsb_r0-r2_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 orr_r0-r0-r2	unk
rsb_r0-r1-r2_lsr_i mov_r1-r0 add_r3-r1-r0_lsl_i add_r1-r3-r1 orr_r2-r3-r1	rsb_r0-r1-r2_lsr_i add_r2-r0-r0_lsl_i add_r3-r0-r2 orr_r2-r3-r2
tst_r0-r1 sub_eq_r0-r2-r3 mov_eq_r0_i rsb_r2-r0_i	tst_r1-r0 mov_eq_r0_i rsb_r2-r0_i
cmp_r0-r1 sub_ge_r0-r1-r0 rsb_r2-r0-r1 sub_r0-r1-r2	cmp_r0-r1 sub_ge_r0-r1-r0
tst_r0_i eor_ne_r1-r2-r3 rsb_ne_r1-r2-r3 sub_r1-r3-r1	tst_r0_i rsb_ne_r1-r2-r3 sub_r1-r3-r1
mvn_r0-r1 orr_r2-r3-r0 add_r3-r1-r1 eor_r3-r2-r3	unk add_r3-r1-r1 eor_r3-r0-r3
tst_r0-r1 rsb_ne_r1-r1-r2 rsb_eq_r1-r1-r2 add_r2-r0-r0 and_r3-r0-r2 and_r1-r1-r3 mov_r2-r1	rsb_r1-r1-r2 add_r2-r0-r0 and_r3-r0-r2 and_r1-r1-r3 mov_r2-r1
tst_r0-r1 mvn_eq_r2-r1 add_r3-r2-r0 rsb_r3-r0-r3	tst_r0-r1 mov_r3-r2 mvn_cs_r3-r1
cmp_r0-r1 add_ls_r2-r2-r2 rsb_r2-r2-r1 add_r0-r2_i rsb_r2-r0-r2 mvn_r1-r2	rsb_r1-r0-r0
add_r0-r1-r2 sub_r0-r3-r0_ror_i mov_r3-r0 sub_r3-r3-r0	rsb_r3-r3-r3
and_r0-r1-r2 eor_r3-r1-r0 add_r0-r3_i add_r0-r3-r0 rsb_r0-r3-r0_lsr_i	bic_r3-r1-r2 add_r0-r3_i add_r0-r3-r0 rsb_r0-r3-r0_lsr_i
eor_r0-r1-r2_lsr_i sub_r1-r2-r0 add_r0-r0-r2 add_r3-r1-r0	mov_r3-r2_lsl_i
eor_r0-r1-r2 and_r0-r0-r3 and_r3-r0-r1 eor_r1-r3-r1 eor_r1-r3-r1_ror_i	bic_r0-r3-r2 and_r3-r0-r1 eor_r1-r3-r1 eor_r1-r3-r1_ror_i
tst_r0_i add_ne_r0-r0-r1 add_eq_r0-r0-r1 orr_r2-r3-r0 mvn_r0-r2 mov_r3-r0	add_r0-r0-r1 orr_r2-r3-r0 mvn_r3-r2
orr_r0-r1-r2 mov_r1-r0 rsb_r3-r0-r2 sub_r2-r3-r1 rsb_r1-r3-r2	orr_r0-r1-r2 rsb_r1-r0_i
orr_r0-r0-r1_lsr_i sub_r2-r1-r0 and_r1-r2-r3 sub_r0-r2-r1 orr_r0-r0-r3	orr_r0-r0-r1_lsr_i sub_r2-r1-r0 orr_r0-r2-r3
and_r0-r0-r1 mvn_r1-r0 and_r1-r2-r1 orr_r3-r1_i	and_r0-r0-r1 bic_r1-r2-r0 orr_r3-r1_i
mvn_r0-r1 sub_r2-r0-r1_ror_i sub_r0-r1-r2 add_r2-r0-r0 orr_r3-r0-r2_lsr_i	mvn_r2-r1_lsl_i rsb_r3-r2-r1_ror_i
rsb_r0-r1-r2 sub_r0-r1-r0 sub_r3-r3-r1 sub_r2-r3-r0	rsb_r0-r2-r1_lsl_i rsb_r3-r1-r3 sub_r2-r3-r0
cmp_r0-r1 sub_ls_r2-r1-r0 sub_r0-r2-r1 add_r1-r1-r0 mov_r2-r1 sub_r0-r2-r1_asr_i	cmp_r0-r1 sub_ls_r2-r1-r0 sub_r0-r2-r1 add_r1-r1-r0 sub_r0-r2-r1_asr_i
tst_r0_i sub_ne_r1-r2_i sub_r3-r1_i sub_r0-r1-r3_lsl_i	sub_r3-r1_i sub_r0-r1-r3_lsl_i
cmp_r0_i rsb_lt_r1-r2-r0_lsr_i rsb_ge_r1-r0-r2 mov_r0-r1 and_r1-r1-r0	cmp_r0_i rsb_ge_r1-r0-r2 rsb_lt_r1-r2-r0_lsr_i
mov_r0-r1 sub_r0-r0-r2_lsr_i eor_r0-r0-r3_asr_i rsb_r2-r1-r0 sub_r1-r3-r2	sub_r0-r1-r2_lsr_i eor_r0-r0-r3_asr_i rsb_r2-r1-r0 sub_r1-r3-r2
and_r0-r1_i orr_r0-r0-r1 mvn_r2-r3 and_r0-r0-r2	asr_r0-r1_i mvn_r2-r3 and_r0-r0-r2
sub_r0-r1-r2 eor_r0-r0-r3 sub_r3-r3_i rsb_r3-r3-r0 mvn_r1-r3	sub_r0-r1-r2 eor_r0-r0-r3 rsb_r3-r3-r0 mvn_r1-r3
cmp_r0-r1 sub_hi_r2-r2-r0_asr_i sub_r3-r2-r0 rsb_r2-r3-r2 eor_r0-r2_i	eor_r0-r0_i
cmp_r0-r1 mov_ls_r2_i mov_hi_r2_i mov_r3-r2 rsb_r1-r2-r3_lsr_i	mvn_r1_i
eor_r0-r1-r2_lsl_i rsb_r0-r1-r0 sub_r1-r0-r1_ror_i mov_r2-r1	eor_r0-r1-r2_lsl_i rsb_r0-r1-r0 sub_r2-r0-r1_ror_i
sub_r0-r1-r2 add_r3-r0-r1 mvn_r1-r3 mvn_r3-r1 add_r3-r3_i	rsb_r3-r2-r1_lsl_i add_r3-r3_i
rsb_r0-r1-r2 rsb_r3-r0-r1 mov_r0-r3 add_r2-r0_i	rsb_r2-r2-r1_lsl_i
sub_r0-r0-r1_ror_i sub_r2-r0-r2_lsr_i rsb_r3-r0-r2 add_r0-r3-r3	sub_r2-r0-r2_lsr_i rsb_r3-r0-r2 add_r0-r3-r3
orr_r0-r1-r0 orr_r2-r1-r0 add_r3-r2-r2 orr_r2-r0-r3 sub_r1-r0-r2	orr_r0-r1-r0 add_r3-r0-r0 orr_r2-r0-r3 sub_r1-r0-r2
tst_r0-r1 add_ne_r2-r1-r2 mov_r3-r2 rsb_r1-r3-r2 mvn_r0-r2 rsb_r0-r0-r1	tst_r0-r1 mvn_r0-r3 add_ne_r2-r1-r2 rsb_r1-r3-r2 rsb_r0-r0-r1
eor_r0-r0_i and_r1-r0_i mvn_r2-r1 and_r3-r1-r2_asr_i	mov_r3_i
and_r0-r1-r2 and_r1-r3-r1 orr_r2-r0-r1 mov_r0-r2 rsb_r2-r1-r0	bic_r0-r2-r3 and_r2-r0-r1
mvn_r0-r1 and_r2-r0-r3_lsr_i eor_r2-r2-r0 eor_r2-r2-r0	mvn_r0-r1 and_r2-r0-r3_lsr_i sub_r2-r2_i
cmp_r0_i mvn_cs_r0-r1 sub_r1-r0-r2 sub_r1-r3-r1	mvn_r0-r1 sub_r1-r0-r2 sub_r1-r3-r1
sub_r0-r0-r1 mov_r2-r0 add_r3-r2-r2 add_r3-r3-r2	sub_r2-r0-r1 add_r3-r2-r2_lsl_i
tst_r0_i add_eq_r0-r0-r1 add_r2-r0-r0 mvn_r3-r2	add_r0-r0-r1 add_r2-r0-r0 mvn_r3-r2
eor_r0-r1_i rsb_r2-r0_i sub_r0-r3-r2_ror_i mov_r3-r2_lsl_i and_r2-r0-r3	eor_r0-r1_i rsb_r2-r0_i sub_r0-r3-r2_ror_i and_r2-r0-r2_lsl_i
rsb_r0-r1-r2_lsl_i mvn_r1-r2 sub_r2-r0-r2_lsl_i rsb_r0-r2-r1 mov_r2-r0	rsb_r0-r1-r2_lsl_i mvn_r1-r2 sub_r2-r0-r2_lsl_i rsb_r2-r2-r1
orr_r0-r1_i add_r2-r0-r1 sub_r2-r1-r2 mvn_r1-r2	orr_r0-r1_i rsb_r2-r0_i mvn_r1-r2
sub_r0-r1-r0 add_r2-r1-r2 mov_r3-r2 rsb_r3-r0-r3_asr_i rsb_r2-r3-r0	add_r2-r2-r1 sub_r0-r1-r0 rsb_r3-r0-r2_asr_i rsb_r2-r3-r0
cmp_r0_i mov_ge_r1_i orr_r0-r2-r1 rsb_r2-r2-r0_ror_i	rsb_r3-r0-r0_asr_i bic_r1-r1-r3_asr_i orr_r0-r2-r1 rsb_r2-r2-r0_ror_i
tst_r0-r1 add_ne_r1-r1_i add_eq_r1-r2-r3 add_r2-r2-r2_ror_i rsb_r1-r1-r2 sub_r0-r3-r1	tst_r0-r1 add_eq_r1-r2-r3 add_r2-r2-r2_ror_i rsb_r1-r1-r2 sub_r0-r3-r1
tst_r0-r1 sub_eq_r1-r2-r1 sub_r0-r1-r2_lsr_i sub_r2-r1-r0	sub_r0-r1-r1 sub_r0-r1-r2_lsr_i sub_r2-r1-r0
eor_r0-r1-r2 add_r2-r3-r0_ror_i sub_r3-r2-r0 mvn_r0-r3 sub_r3-r0-r3	eor_r0-r1-r2 add_r2-r3-r0_ror_i sub_r3-r2-r0 mvn_r3-r3_lsl_i
mov_r0-r1 rsb_r2-r3-r0 rsb_r2-r2-r0 and_r3-r0-r2_lsr_i	and_r3-r1-r3_lsr_i
sub_r0-r1-r0 sub_r1-r0-r1 add_r0-r1-r1_ror_i add_r2-r2-r0_lsr_i sub_r0-r2-r1	rsb_r1-r0_i add_r0-r1-r1_ror_i add_r2-r2-r0_lsr_i sub_r0-r2-r1
add_r0-r1-r1_lsl_i sub_r2-r1-r0 rsb_r1-r0-r2_asr_i add_r0-r2-r1	mov_r2-r1_lsl_i rsb_r0-r1-r2_asr_i
cmp_r0-r1 sub_ls_r0-r2_i mov_r1-r0 mov_r2-r1_lsl_i	cmp_r0-r1 sub_ls_r0-r2_i mov_r2-r0_lsl_i
add_r0-r1-r2 add_r2-r1-r2 and_r3-r0-r2 sub_r3-r2-r3_lsr_i	add_r2-r1-r2 sub_r3-r2-r2_lsr_i
tst_r0_i mvn_eq_r1-r2 rsb_r0-r0-r1_lsr_i mov_r1-r0 eor_r3-r0-r1	sub_r3-r1-r1
add_r0-r1_i mov_r2-r0 mvn_r0-r1 sub_r2-r0-r2	add_r2-r1_i mvn_r0-r1 sub_r2-r0-r2
mov_r0-r1 sub_r2-r2-r0 add_r3-r2_i mvn_r0-r3 add_r3-r0-r3	mvn_r3_i
cmp_r0_i mov_cs_r1-r2 add_r2-r1-r3 rsb_r2-r1-r2	add_r2-r3_i
mvn_r0-r1 orr_r2-r0-r3 rsb_r0-r2-r1 mov_r2-r0	mvn_r0-r1 orr_r2-r0-r3 rsb_r2-r2-r1
tst_r0_i sub_eq_r1-r2-r3 add_eq_r1-r2-r3 and_r1-r1_i add_r0-r3-r2 eor_r2-r1-r3 eor_r1-r0-r2	tst_r0_i add_ls_r1-r2-r3 and_r1-r1_i add_r0-r3-r2 eor_r2-r1-r3 eor_r1-r0-r2
eor_r0-r1-r2 mvn_r2-r0 sub_r1-r2-r0_lsr_i rsb_r2-r1-r2	lsr_r0-r2_i eor_r2-r0-r1_lsr_i
mvn_r0-r1 mov_r1-r0 sub_r2-r1-r0 rsb_r0-r2-r1	mvn_r0-r1
and_r0-r0-r1 sub_r2-r1-r0 add_r0-r2-r0 add_r3-r0-r0	add_r3-r1-r1
mov_r0-r1 add_r0-r0-r1 sub_r2-r0_i orr_r2-r2-r0	add_r2-r1-r1
cmp_r0_i add_ne_r0-r1-r1_ror_i sub_r2-r0-r2 mov_r3-r2 sub_r1-r3-r2	sub_r1-r3-r3
add_r0-r1-r1_ror_i tst_r1_i rsb_eq_r1-r2-r0_ror_i rsb_r1-r0-r1	add_r0-r1-r1_ror_i rsb_r1-r2-r0_ror_i rsb_r1-r0-r1
tst_r0-r1 add_ne_r2-r2-r1_asr_i rsb_r0-r3-r2 sub_r0-r2-r0	lsr_r0-r3_i
rsb_r0-r1-r2 rsb_r1-r2-r0 sub_r1-r1-r0 eor_r3-r1-r2	rsb_r3-r2_i eor_r3-r2-r3
rsb_r0-r1-r2_asr_i sub_r3-r0-r3 sub_r3-r0-r3 and_r0-r3-r1	and_r0-r3-r1
mvn_r0-r1 rsb_r2-r1-r0 add_r0-r1-r2 orr_r0-r3-r0 sub_r0-r1-r0	unk sub_r0-r1-r0
eor_r0-r1-r2 mov_r2-r0 sub_r3-r3-r2 orr_r2-r1-r3 sub_r3-r2-r1	eor_r0-r1-r2 mov_r2-r0 sub_r3-r3-r2 bic_r3-r3-r1
sub_r0-r1-r0 mvn_r1-r0 rsb_r1-r1-r2_lsl_i mov_r3-r1 mvn_r2-r3	sub_r0-r1-r0 mvn_r1-r0 rsb_r1-r1-r2_lsl_i mvn_r2-r1
cmp_r0-r1 rsb_ls_r1-r1-r0 and_r2-r1_i	and_r2-r1_i
rsb_r0-r1-r2 cmp_r3_i mvn_lt_r1-r0 add_r1-r1_i	rsb_r0-r1-r2 cmp_r3_i mvn_lt_r1-r0
orr_r0-r1-r0 sub_r2-r1-r2_ror_i sub_r3-r2_i orr_r1-r0_i sub_r0-r3-r1_asr_i	orr_r0-r1-r0 sub_r2-r1-r2_ror_i sub_r0-r2-r0_asr_i
tst_r0_i add_ne_r0-r0_i rsb_r1-r2-r0_asr_i sub_r1-r3-r1 sub_r3-r2-r1	add_r0-r0_i rsb_r1-r2-r0_asr_i sub_r1-r3-r1 sub_r3-r2-r1
add_r0-r1-r2 tst_r0_i orr_ne_r1-r0-r3 eor_r2-r1_i	eor_r2-r1_i
sub_r0-r1-r0 orr_r1-r2-r0 and_r0-r1-r2 rsb_r0-r0-r3	rsb_r0-r2-r3
tst_r0_i mov_ne_r0_i mov_eq_r0_i rsb_r1-r0-r1 sub_r0-r0-r1_ror_i	mov_r0_i rsb_r1-r0-r1 sub_r0-r0-r1_ror_i
sub_r0-r1-r0 mov_r2-r1 sub_r0-r0-r1 rsb_r3-r0-r2 rsb_r0-r3-r2_ror_i	sub_r0-r0-r0_lsl_i rsb_r3-r0-r1 rsb_r0-r3-r1_ror_i
mov_r0-r1 rsb_r2-r3-r0 add_r3-r2-r1 and_r1-r1-r0 sub_r2-r3-r1	rsb_r2-r3-r1
add_r0-r1-r2 rsb_r2-r0-r2 mov_r0-r2 sub_r0-r2-r0	sub_r0-r2-r2
cmp_r0_i mvn_hi_r1-r2 add_r2-r3-r1 mvn_r1-r2 add_r3-r2-r1	mvn_r3_i
rsb_r0-r0-r1 rsb_r2-r0-r2 add_r2-r0-r2 sub_r0-r2-r1	sub_r0-r2-r1
add_r0-r1-r2 mov_r2-r0 sub_r0-r2-r0_ror_i add_r2-r0_i	add_r0-r1-r2 sub_r2-r0-r0_ror_i
tst_r0-r1 sub_ne_r1-r2-r1_lsl_i sub_eq_r1-r3-r0 sub_r0-r3-r1	tst_r0-r1 sub_ne_r1-r2-r1_lsl_i rsb_ne_r0-r1-r3
cmp_r0-r1 mvn_hi_r1-r2 eor_r3-r3-r2 rsb_r0-r1-r3 eor_r3-r0_i sub_r3-r3-r0	rsb_r3-r1-r1
orr_r0-r1-r2 sub_r0-r2-r0 add_r3-r2-r0 sub_r2-r0-r3	rsb_r2-r2_i
mvn_r0-r1 mov_r2-r3 add_r3-r3-r2 mov_r2-r3 rsb_r1-r0-r2_lsr_i	mvn_r0-r1 add_r3-r3-r3 rsb_r1-r0-r3_lsr_i
tst_r0_i eor_ne_r1-r2-r0 eor_r3-r1-r2 rsb_r2-r2-r3_lsr_i	eor_r3-r1-r2 rsb_r2-r2-r3_lsr_i
mov_r0-r1 mvn_r2-r0 and_r2-r3-r2 sub_r2-r3-r2	and_r2-r1-r3
rsb_r0-r1-r2 mvn_r1-r0 mov_r3-r1 sub_r1-r3_i	rsb_r0-r1-r2 mvn_r1-r0
rsb_r0-r1-r2_lsr_i sub_r1-r3-r0_lsr_i sub_r1-r1_i add_r2-r0-r1_ror_i and_r2-r2-r1_asr_i	rsb_r0-r1-r2_lsr_i sub_r1-r3-r0_lsr_i add_r2-r0-r1_ror_i and_r2-r2-r1_asr_i
add_r0-r1_i add_r0-r0_i sub_r1-r0-r2 orr_r2-r2-r1	add_r0-r1_i sub_r1-r0-r2 orr_r2-r2-r1
mov_r0-r1 rsb_r2-r2-r0 add_r1-r2-r0 orr_r3-r1-r0_ror_i	mov_r0-r1 rsb_r1-r2-r0_lsl_i orr_r3-r1-r0_ror_i
cmp_r0-r1 rsb_cc_r2-r0-r3_asr_i add_r1-r1-r2 mov_r3-r1 sub_r2-r1-r3	mov_r2_i
tst_r0_i rsb_ne_r0-r0-r1 sub_r2-r2-r0	sub_r2-r2-r0
rsb_r0-r1-r0 rsb_r2-r2-r0_lsl_i and_r3-r2-r1_lsr_i orr_r2-r3-r2 rsb_r2-r2-r1	sub_r0-r1-r0 rsb_r2-r2-r0_lsl_i rsb_r2-r2-r1
mvn_r0-r1 sub_r2-r2-r1 eor_r0-r0-r2 orr_r0-r1-r0	sub_r2-r2-r1 unk
orr_r0-r1-r0_asr_i sub_r0-r0-r1_asr_i mov_r2-r0_asr_i sub_r2-r2-r0_asr_i	mov_r2_i
add_r0-r1-r2 rsb_r0-r0-r3 sub_r2-r2-r1 rsb_r1-r0-r2	rsb_r1-r3-r2_lsl_i
cmp_r0-r1 add_cc_r2-r1-r2_ror_i add_r3-r3_i sub_r0-r3-r2 and_r0-r3-r0	cmp_r0-r1 add_cc_r2-r1-r2_ror_i sub_r0-r3-r2 and_r0-r3-r0
cmp_r0_i add_ls_r1-r0-r1 add_hi_r1-r2-r1 tst_r3_i rsb_eq_r0-r1-r2_lsr_i rsb_r3-r1-r0	cmp_r0_i add_hi_r1-r2-r1 rsb_cs_r0-r1-r2_lsr_i rsb_r3-r1-r0
eor_r0-r1-r2 add_r3-r0-r0 rsb_r0-r3-r0 sub_r3-r0_i eor_r3-r0-r3	eor_r0-r1-r2 rsb_r0-r0_i sub_r3-r0_i eor_r3-r0-r3
mov_r0-r1 eor_r1-r2-r0_lsl_i add_r0-r2-r1 mov_r1-r0 rsb_r2-r0-r1_lsl_i	eor_r1-r2-r1_lsl_i add_r0-r2-r1 rsb_r2-r0-r0_lsl_i
sub_r0-r0-r1_lsl_i add_r2-r0_i mov_r0-r2 sub_r1-r0_i	sub_r0-r0-r1_lsl_i add_r2-r0_i sub_r1-r2_i
add_r0-r1-r0_lsr_i mov_r2-r0 orr_r3-r0-r2 and_r2-r2-r3	sub_r2-r1-r0_asr_i
and_r0-r1-r2 add_r2-r0-r3_lsl_i mov_r3-r2 and_r3-r2-r3 rsb_r1-r0-r3_ror_i	and_r0-r1-r2 add_r2-r0-r3_lsl_i rsb_r1-r0-r2_ror_i
rsb_r0-r1-r0_lsl_i rsb_r1-r2-r0 mvn_r3-r1 mov_r0-r3	rsb_r0-r1-r0_lsl_i rsb_r1-r2-r0 mvn_r0-r1
add_r0-r1-r0 and_r2-r3-r0 eor_r0-r2-r0 orr_r2-r2-r0	add_r2-r0-r1
tst_r0_i sub_eq_r1-r0-r2 eor_r2-r3_i add_r1-r1-r2_lsl_i	sub_r1-r0-r2 eor_r2-r3_i add_r1-r1-r2_lsl_i
and_r0-r1-r2 and_r1-r0-r3 sub_r0-r2-r1 sub_r3-r2-r0 add_r1-r3-r3	and_r0-r1-r2 and_r1-r0-r3 add_r1-r1-r1
add_r0-r1-r2 rsb_r3-r0-r3 eor_r0-r0_i add_r1-r3-r0_asr_i	add_r0-r1-r2 rsb_r3-r0-r3 add_r1-r3-r0_asr_i
and_r0-r1-r2_asr_i add_r1-r0-r0 sub_r3-r1-r2 and_r1-r2-r3_asr_i add_r3-r1-r0	and_r0-r1-r2_asr_i rsb_r3-r2-r0_lsl_i and_r1-r2-r3_asr_i add_r3-r1-r0
cmp_r0_i orr_cc_r1-r0-r2_lsr_i orr_cs_r1-r1-r0 add_r2-r0-r1_lsr_i	cmp_r0_i orr_cs_r1-r1-r0 add_r2-r0-r1_lsr_i
and_r0-r0-r1 sub_r1-r2-r3 sub_r3-r1_i add_r0-r3-r0	and_r0-r0-r1 sub_r1-r2-r3 add_r0-r1-r0
add_r0-r1-r0 add_r0-r0-r2 rsb_r3-r2-r0 add_r1-r3-r2 add_r1-r1-r0_lsl_i	add_r0-r1-r0 add_r0-r0-r2 add_r1-r0-r0_lsl_i
eor_r0-r1-r2_ror_i mvn_r2-r0 sub_r1-r2-r1_asr_i add_r2-r1-r1 mvn_r0-r2	eor_r0-r1-r2_ror_i mvn_r2-r0 sub_r1-r2-r1_asr_i mvn_r0-r1_lsl_i
tst_r0-r1 add_ne_r1-r2-r0 add_r2-r0-r2 rsb_r3-r1-r2 mov_r0-r3	tst_r0-r1 add_ne_r1-r2-r0 add_r2-r0-r2 rsb_r0-r1-r2
cmp_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r0 rsb_r2-r2-r3_lsl_i and_r3-r3-r2	mvn_r2-r1 rsb_r2-r2-r3_lsl_i and_r3-r3-r2
mvn_r0-r1 tst_r0-r1 orr_eq_r2-r3-r1 add_r2-r2-r3	orr_r2-r3-r1 add_r2-r2-r3
eor_r0-r1-r2 sub_r2-r0-r3_lsl_i sub_r0-r2-r0 sub_r3-r0-r2 sub_r1-r0-r3	eor_r0-r1-r2 sub_r2-r0-r3_lsl_i sub_r0-r2-r0 ror_r1-r2_i
rsb_r0-r1-r0 mvn_r2-r0 add_r1-r2-r0 eor_r3-r2-r0 and_r1-r1-r3	unk
sub_r0-r1-r2 add_r3-r0-r0 sub_r3-r3-r1 rsb_r0-r1-r3	sub_r0-r1-r2 add_r3-r0-r0 sub_r0-r3-r1_lsl_i
mov_r0-r1 add_r2-r0-r0_ror_i sub_r3-r0_i sub_r1-r3-r2 add_r1-r1-r3	sub_r3-r1_i add_r2-r1-r1_ror_i rsb_r1-r2-r3_lsl_i
mvn_r0-r1 eor_r2-r0-r1_lsr_i mov_r3-r2 mvn_r0-r3	mvn_r0-r1 eor_r2-r0-r1_lsr_i mvn_r0-r2
tst_r0-r1 add_ne_r2-r2_i orr_r0-r2-r1 orr_r3-r0_i sub_r0-r1-r3	orr_r0-r2-r1 orr_r3-r0_i sub_r0-r1-r3
and_r0-r1-r2_lsl_i rsb_r3-r1-r0_asr_i sub_r3-r3-r1 mov_r1-r3	and_r0-r1-r2_lsl_i rsb_r3-r1-r0_asr_i sub_r1-r3-r1
tst_r0-r1 mvn_eq_r1-r2 mov_r2-r1 rsb_r0-r2-r1 and_r3-r1-r0	mov_r3_i
tst_r0_i add_ne_r1-r2-r0 add_eq_r1-r2-r1 rsb_r0-r3-r1 rsb_r0-r0-r1	mov_r0-r3
add_r0-r0-r0 and_r1-r0-r2 sub_r2-r1_i rsb_r0-r3-r2 add_r0-r0-r3	add_r0-r0-r0 and_r1-r0-r2 sub_r2-r1_i mov_r0-r2
sub_r0-r1-r2_lsr_i mvn_r2-r0 add_r0-r1-r2 mvn_r2-r0	mov_r2-r2_asr_i
add_r0-r1-r1_asr_i eor_r2-r2_i mvn_r1-r2 orr_r1-r0-r1_ror_i orr_r1-r1-r0_lsr_i	add_r0-r1-r1_asr_i mvn_r1-r2 orr_r1-r0-r1_ror_i orr_r1-r1-r0_lsr_i
mvn_r0-r1 mov_r2-r0_asr_i rsb_r0-r2-r1 rsb_r1-r0-r2_asr_i	mvn_r2-r1_asr_i rsb_r1-r2-r1 rsb_r1-r1-r2_asr_i
mov_r0-r1 mvn_r1-r0 add_r2-r0-r3 sub_r2-r2-r1 mov_r3-r2	add_r2-r1-r3 mvn_r1-r1 sub_r2-r2-r1 mov_r3-r2
eor_r0-r0-r1 rsb_r2-r3-r0_lsl_i rsb_r2-r2-r0_lsl_i mov_r0-r2	mov_r0-r3
orr_r0-r1-r2_lsr_i mvn_r2-r0 add_r1-r0-r2_ror_i rsb_r2-r2-r1 sub_r0-r2-r1	orr_r0-r1-r2_lsr_i add_r0-r0_i
add_r0-r1-r2 rsb_r3-r1-r0 and_r1-r3_i mov_r3-r1	and_r1-r2_i mov_r3-r1
tst_r0_i mvn_ne_r0-r1 orr_r1-r1-r0	orr_r1-r1-r0
add_r0-r1-r2 mvn_r3-r1 rsb_r0-r1-r0 sub_r2-r3-r0	mvn_r3-r1 sub_r2-r3-r2
rsb_r0-r1-r0_ror_i sub_r1-r2-r1_ror_i and_r3-r0-r1_lsl_i mvn_r2-r3 and_r3-r3-r2	mov_r3_i
orr_r0-r1-r0 rsb_r2-r0-r1 sub_r2-r2-r1 sub_r3-r1-r2_lsl_i	orr_r0-r1-r0 rsb_r2-r0_i sub_r3-r1-r2_lsl_i
cmp_r0_i mov_cs_r1_i and_r0-r1-r0 and_r2-r0-r3_lsr_i	and_r0-r0_i and_r2-r0-r3_lsr_i
tst_r0_i mov_ne_r1_i mov_eq_r1_i eor_r1-r0-r1	eor_r1-r0_i
tst_r0_i mvn_ne_r1-r2 eor_r1-r2-r1 mov_r2-r1 mov_r1-r2	eor_r1-r2-r1
cmp_r0_i orr_ls_r1-r0-r2 orr_hi_r1-r0-r3 rsb_r1-r2-r1_lsl_i sub_r2-r1-r2 sub_r2-r2-r1	sub_r2-r2-r2_lsl_i
mov_r0-r1 sub_r1-r0-r2 orr_r0-r0-r1 sub_r1-r2-r0	sub_r0-r1-r2 orr_r0-r0-r1 sub_r1-r2-r0
tst_r0-r1 sub_ne_r2-r2-r3 mvn_ne_r2-r3 mov_r3-r2 orr_r1-r3_i	tst_r0-r1 mvn_ne_r2-r3 orr_r1-r2_i
cmp_r0_i sub_cc_r0-r1_i mvn_r2-r0	mvn_r2-r0
add_r0-r1-r2 add_r1-r0-r3_lsr_i orr_r0-r1-r0 rsb_r2-r0-r1_lsr_i add_r3-r2-r0	add_r0-r1-r2 add_r1-r0-r3_lsr_i rsb_r2-r0-r1_lsr_i add_r3-r2-r0
add_r0-r1-r2 rsb_r3-r2-r0 rsb_r3-r2-r3 rsb_r2-r0-r3_lsl_i and_r1-r0-r2_ror_i	add_r0-r1-r2 rsb_r3-r2-r1 rsb_r2-r0-r3_lsl_i and_r1-r0-r2_ror_i
tst_r0_i sub_eq_r1-r2-r1 mov_eq_r1_i add_r1-r1-r3 add_r2-r1-r2	tst_r0_i mov_eq_r1_i add_r1-r1-r3 add_r2-r1-r2
rsb_r0-r1-r2_lsr_i mov_r2-r0 mov_r3-r2 rsb_r3-r0-r3_lsr_i	rsb_r0-r1-r2_lsr_i rsb_r3-r0-r0_lsr_i
add_r0-r1-r2 rsb_r3-r1-r0 add_r1-r3-r1 add_r3-r1-r0	add_r0-r1-r2 add_r3-r0-r0
eor_r0-r1-r2_asr_i mvn_r2-r0 add_r1-r2-r2 add_r3-r1-r0	eor_r0-r1-r2_asr_i mvn_r2-r0 sub_r3-r2_i
sub_r0-r0-r1 rsb_r2-r3-r0 rsb_r3-r2-r0_asr_i orr_r3-r3_i	sub_r0-r0-r1 rsb_r2-r3-r0 rsb_r3-r2-r0_asr_i
mov_r0-r1 add_r2-r2-r0 rsb_r3-r3_i and_r1-r3-r2	add_r2-r2-r1 rsb_r3-r3_i and_r1-r3-r2
add_r0-r0-r1 rsb_r1-r2-r1 mvn_r2-r1 eor_r2-r2-r1 eor_r0-r0-r2	add_r0-r0-r1 mvn_r0-r0
tst_r0-r1 mov_ne_r2-r0 and_r1-r2-r0_lsr_i orr_r0-r1_i	eor_r2-r2-r2 add_r0-r2_i
add_r0-r1-r2 add_r3-r1-r0 sub_r0-r3-r2 eor_r1-r1-r0	eor_r1-r1-r1_lsl_i
sub_r0-r1-r2 eor_r3-r1-r0 sub_r1-r2-r3 sub_r2-r2-r1 and_r0-r2_i	sub_r0-r1-r2 and_r0-r2_i
and_r0-r1-r2_asr_i sub_r1-r2-r1_ror_i rsb_r2-r0-r1 mov_r0-r1 sub_r1-r0-r2_ror_i	and_r0-r1-r2_asr_i sub_r1-r2-r1_ror_i rsb_r2-r0-r1 sub_r1-r1-r2_ror_i
mov_r0-r1 sub_r2-r1-r0 add_r3-r2_i rsb_r1-r3_i	mov_r1_i
eor_r0-r0-r1 rsb_r2-r1-r0 rsb_r2-r2_i orr_r0-r2_i	eor_r0-r0-r1 rsb_r2-r0-r1 orr_r0-r2_i
add_r0-r1-r2 and_r3-r2-r0 orr_r1-r3-r0 mvn_r2-r1	add_r0-r1-r2 mvn_r2-r0
eor_r0-r0-r1 sub_r2-r0_i add_r2-r2-r0 rsb_r1-r0-r2	eor_r0-r0-r1 sub_r1-r0_i
add_r0-r1-r1 mov_r1-r2 add_r3-r1-r0 rsb_r1-r3-r2	add_r0-r1-r1 rsb_r1-r0_i
sub_r0-r1-r2 orr_r3-r3-r0 eor_r0-r2_i add_r3-r2-r3 rsb_r1-r0-r3	sub_r0-r1-r2 orr_r1-r0-r3
mov_r0-r1 sub_r2-r2-r0_lsr_i eor_r0-r2-r0 sub_r2-r2-r0	sub_r2-r2-r1_ror_i eor_r0-r2-r1 sub_r2-r2-r0
tst_r0_i add_ne_r1-r2-r3 rsb_r1-r1-r2_lsl_i rsb_r2-r1-r0_ror_i	lsr_r0-r0_i rsb_r1-r1-r2_lsl_i rsb_r2-r1-r0_ror_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 add_r3-r0-r1 sub_r0-r3-r0 rsb_r1-r0-r1 add_r0-r3-r1_asr_i	tst_r0_i mvn_r1-r2 mvn_eq_r1-r3 add_r3-r0-r1 rsb_r1-r1-r1 add_r0-r3-r1_ror_i
sub_r0-r0-r1 rsb_r0-r0-r1 rsb_r0-r2-r0 add_r1-r0-r3 rsb_r1-r0-r1	mov_r1-r3
and_r0-r1-r0 eor_r2-r1-r0 rsb_r2-r2-r0_asr_i mvn_r3-r0 add_r1-r2-r3	and_r0-r0-r1 add_r3-r1_i rsb_r1-r3-r0_asr_i
mov_r0-r1 eor_r2-r3-r0 sub_r0-r2-r0 sub_r0-r0-r1	eor_r0-r1-r3 sub_r0-r0-r1_lsl_i
sub_r0-r1-r2 sub_r0-r3-r0 add_r1-r0-r0 mov_r0-r1	sub_r0-r1-r2 sub_r0-r3-r0 add_r0-r0-r0
add_r0-r1-r2 rsb_r1-r0-r3 sub_r0-r1-r2 eor_r0-r0-r1_lsr_i mov_r2-r0	add_r0-r1-r2 rsb_r1-r0-r3 rsb_r0-r2-r1 eor_r2-r0-r1_lsr_i
tst_r0_i add_eq_r1-r1_i add_eq_r1-r1-r0 rsb_r2-r1-r0_asr_i	add_r1-r1_i add_r1-r1-r0 rsb_r2-r1-r0_asr_i
eor_r0-r1-r0 rsb_r2-r2-r0 sub_r0-r2-r3_lsl_i sub_r2-r0-r2	lsl_r2-r3_i
eor_r0-r1-r2 rsb_r3-r1-r0_lsr_i rsb_r0-r3-r1 add_r3-r1-r0 rsb_r3-r3_i	eor_r0-r1-r2 rsb_r3-r1-r0_lsr_i rsb_r0-r3-r1 sub_r3-r3-r1_lsl_i
add_r0-r1-r2 orr_r0-r0-r1_ror_i rsb_r3-r3-r0_ror_i orr_r3-r0-r3_lsl_i rsb_r2-r0-r3	add_r0-r1-r2 orr_r0-r0-r1_ror_i sub_r3-r0-r3_lsl_i bic_r2-r3-r0
tst_r0-r1 mvn_eq_r2-r0 rsb_r0-r1-r2 sub_r2-r2-r0 add_r3-r3-r2	mov_r2-r1 add_r3-r3-r2
mov_r0-r1 and_r1-r2-r0_ror_i orr_r0-r1_i orr_r1-r0-r1_asr_i rsb_r0-r1_i	and_r1-r2-r1_ror_i orr_r1-r1-r1_asr_i rsb_r0-r1_i
add_r0-r1-r1 mov_r2-r0_lsl_i rsb_r2-r1-r2_asr_i rsb_r2-r2-r0_ror_i	add_r0-r1-r1 sub_r2-r1-r0_lsr_i rsb_r2-r2-r1_lsl_i
sub_r0-r1-r2 sub_r1-r2-r0_ror_i eor_r0-r1-r2_lsl_i rsb_r2-r0-r3 sub_r2-r0-r2	sub_r0-r1-r2 sub_r1-r2-r0_ror_i eor_r0-r1-r2_lsl_i rsb_r2-r3-r0_lsl_i
mvn_r0-r1 mvn_r2-r1 orr_r2-r2-r0 sub_r2-r2-r1 sub_r2-r2-r1_lsl_i	mvn_r2-r1_lsl_i sub_r2-r2-r1_lsl_i
and_r0-r1-r0 rsb_r2-r2-r1 add_r2-r2-r0_asr_i sub_r2-r2_i	and_r0-r1-r0 rsb_r2-r2-r1 add_r2-r2-r0_asr_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 mvn_r3-r2	add_r3-r0_i
sub_r0-r0-r1 eor_r1-r0_i orr_r1-r1_i rsb_r2-r3-r1_asr_i	sub_r0-r0-r1 rsb_r2-r3-r0_asr_i
tst_r0_i add_ne_r1-r0-r1 rsb_eq_r1-r1-r0 rsb_r1-r1_i	rsb_r1-r1-r0 rsb_r1-r1_i add_r0-r1-r0
rsb_r0-r1-r2 sub_r1-r0-r1 orr_r0-r2-r1 mvn_r2-r0 eor_r0-r2-r0	rsb_r0-r1-r2 unk
sub_r0-r1-r0_lsl_i mvn_r2-r0 and_r2-r2_i mvn_r1-r2	unk
mov_r0-r1 sub_r0-r0_i rsb_r2-r1-r0_lsl_i and_r2-r0-r2 sub_r0-r1-r2	rsb_r2-r1-r1_lsl_i bic_r0-r1-r2
tst_r0_i sub_eq_r0-r1_i add_r2-r0-r1_lsr_i sub_r0-r2-r0_lsr_i	sub_r0-r1_i
and_r0-r1_i add_r2-r1-r0 rsb_r2-r2-r3 sub_r0-r1-r2_lsl_i and_r0-r0-r1	bic_r0-r1-r3_lsl_i
sub_r0-r1-r0_asr_i rsb_r2-r2-r0 sub_r3-r0-r2 mov_r1-r3	mov_r1-r2
sub_r0-r0-r1 add_r2-r2-r0 mvn_r1-r3 add_r3-r2-r1 rsb_r1-r0-r3	add_r0-r3_i sub_r1-r2-r0
sub_r0-r1_i mvn_r2-r3 rsb_r1-r2_i sub_r0-r0-r3 eor_r2-r1-r0	sub_r0-r1-r3 mvn_r2-r3 rsb_r1-r2_i eor_r2-r1-r0
sub_r0-r1-r2 mov_r2-r0 sub_r3-r2-r0 mvn_r0-r3	mvn_r0_i
sub_r0-r1-r0_asr_i sub_r2-r3-r0 orr_r1-r0-r2 and_r0-r0-r1 mvn_r2-r0	sub_r0-r1-r0_asr_i mvn_r2-r0
orr_r0-r1-r2 orr_r1-r0-r1 mov_r2-r1 add_r3-r2-r1	orr_r0-r1-r2 mov_r3-r0_lsl_i
cmp_r0-r1 mov_cc_r0_i mov_cs_r0-r1 add_r2-r0-r0 sub_r0-r1-r2_lsl_i add_r2-r0-r2	cmp_r0-r1 mov_cc_r0_i sub_r2-r1-r0_lsl_i rsb_hi_r2-r1_i
eor_r0-r1-r2 rsb_r0-r0-r1 orr_r3-r0-r1_lsl_i and_r1-r0-r3	eor_r0-r1-r2 sub_r1-r1-r0
and_r0-r0-r1 tst_r0_i sub_ne_r2-r3-r1 orr_r0-r2_i	and_r0-r2-r2
tst_r0_i add_eq_r1-r1-r1 orr_r2-r1_i rsb_r2-r2-r1	bic_r2-r1-r1
add_r0-r1-r2 add_r3-r1-r2 orr_r2-r3-r0 mov_r3-r2 eor_r1-r1-r3_lsl_i	add_r3-r1-r2 eor_r1-r1-r3_lsl_i
add_r0-r1-r2 sub_r1-r2-r0 mov_r0-r1 mov_r1-r0 add_r0-r1_i	rsb_r0-r1_i
and_r0-r1-r0 sub_r0-r1-r0 sub_r2-r0-r1_ror_i add_r0-r0-r2	and_r0-r1-r0 mov_r2-r0_lsl_i rsb_r0-r2-r1_asr_i
orr_r0-r1-r2 and_r3-r0_i sub_r3-r2-r3 rsb_r0-r3_i	rsb_r0-r2_i
cmp_r0_i rsb_eq_r1-r0-r2_ror_i rsb_cc_r1-r3-r0 sub_r1-r1-r3 mvn_r0-r1	cmp_r0_i rsb_eq_r1-r0-r2_ror_i sub_r1-r1-r3 mvn_r0-r1
cmp_r0_i rsb_cc_r0-r0-r1 and_r2-r0-r1 add_r0-r2-r1	and_r2-r0-r1 add_r0-r2-r1
eor_r0-r1-r0 orr_r2-r3-r0 and_r0-r2-r3 rsb_r2-r0_i mov_r0-r2	rsb_r0-r3_i
mvn_r0-r1 rsb_r0-r2-r0 add_r2-r0-r2 and_r2-r2-r0 orr_r0-r3-r2	mvn_r0-r1 rsb_r0-r2-r0 bic_r2-r0-r1 orr_r0-r3-r2
orr_r0-r1-r0 mov_r1-r2 add_r1-r0-r1 rsb_r0-r1_i	orr_r0-r1-r0 add_r1-r0-r2 rsb_r0-r1_i
add_r0-r0-r1_ror_i tst_r2_i sub_eq_r1-r1-r0 rsb_r1-r2-r1	add_r0-r0-r1_ror_i sub_r1-r1-r0 rsb_r1-r2-r1
add_r0-r1_i rsb_r2-r0-r1 orr_r0-r3-r1 mov_r3-r2 orr_r0-r0-r3_lsl_i	orr_r0-r3-r1
sub_r0-r1_i rsb_r0-r0-r2 rsb_r3-r0-r2 orr_r1-r1-r3	sub_r3-r1_i orr_r1-r1-r3
cmp_r0_i mov_ne_r1_i mov_eq_r1-r2 mov_r2-r1 eor_r2-r2-r0	cmp_r0_i and_ne_r2-r1_i eor_r2-r2-r0
mvn_r0-r1 and_r0-r2-r0_ror_i and_r2-r0-r2 add_r2-r3-r2 and_r3-r3-r2	bic_r0-r2-r1_ror_i add_r2-r0-r3 and_r3-r3-r2
eor_r0-r1-r0 mvn_r2-r0 rsb_r2-r2-r1 orr_r0-r2-r0 add_r3-r0_i	eor_r0-r1-r0 mvn_r2-r0 rsb_r2-r2-r1 orr_r3-r0-r2
orr_r0-r1_i orr_r2-r0_i and_r3-r0-r2_ror_i mvn_r0-r3 mvn_r3-r0	orr_r0-r1_i and_r3-r0-r0_asr_i
rsb_r0-r1-r2 add_r1-r3-r2 sub_r2-r1-r0 add_r3-r0-r2 sub_r1-r0-r3	rsb_r0-r1-r2 add_r1-r3-r2 sub_r1-r0-r1
cmp_r0-r1 rsb_lt_r2-r3-r0_lsr_i eor_r1-r2-r0 orr_r2-r0-r1 mvn_r3-r2	cmp_r0-r1 rsb_lt_r2-r3-r0_lsr_i orr_r1-r2-r0 mvn_r3-r1
add_r0-r1-r0_lsr_i and_r0-r1-r0 orr_r2-r1-r0 mvn_r1-r2	mvn_r1-r1
add_r0-r1-r1 mov_r1-r0 mov_r2-r1 and_r3-r2-r3	add_r0-r1-r1 and_r3-r0-r3
mov_r0-r1 and_r2-r0-r3_lsr_i sub_r1-r2-r0 add_r0-r2-r1 sub_r1-r0-r2	and_r2-r1-r3_lsr_i sub_r1-r2-r1
add_r0-r0-r0 add_r1-r0-r0 mov_r2-r0 orr_r2-r2-r1_lsl_i eor_r2-r2-r1	eor_r1-r0-r0_lsl_i lsl_r2-r1_i
orr_r0-r1_i orr_r2-r3-r1_lsl_i orr_r1-r2-r0 orr_r2-r1-r3 add_r2-r2-r2	orr_r2-r3-r1_lsl_i orr_r3-r1-r2 add_r2-r3-r3
sub_r0-r1-r2_lsr_i add_r1-r3-r3 rsb_r2-r1-r0 mvn_r0-r2	sub_r0-r1-r2_lsr_i sub_r2-r0-r3_lsl_i mvn_r0-r2
orr_r0-r1-r2 mov_r3-r1 orr_r2-r0-r3 mvn_r0-r2	orr_r2-r1-r2 mvn_r0-r2
tst_r0_i rsb_eq_r0-r0-r1_ror_i eor_r1-r2-r3 rsb_r1-r1-r3 orr_r3-r1-r0	rsb_r0-r0-r1_ror_i eor_r1-r2-r3 rsb_r1-r1-r3 orr_r3-r1-r0
sub_r0-r1-r2 sub_r2-r1-r0 and_r3-r2-r3_lsl_i mvn_r1-r3	and_r3-r2-r3_lsl_i mvn_r1-r3
mvn_r0-r1 rsb_r2-r2-r3 sub_r0-r0-r2_lsl_i sub_r0-r2-r0 sub_r1-r2-r0	mvn_r0-r1 rsb_r2-r2-r3 sub_r0-r0-r2_lsl_i rsb_r1-r0-r0_lsl_i
mov_r0-r1 cmp_r2-r1 sub_ge_r3-r1-r0 rsb_r3-r2-r3	cmp_r2-r1 rsb_ge_r3-r1-r1 rsb_r3-r2-r3
add_r0-r1-r2 add_r2-r1-r3 sub_r0-r0-r2 and_r3-r1-r0	rsb_r0-r3-r2 and_r3-r0-r1
add_r0-r1-r2 sub_r0-r0-r2 sub_r2-r2-r0 mvn_r3-r2	sub_r2-r2-r1 mvn_r3-r2
sub_r0-r0-r1 rsb_r0-r2-r0_asr_i add_r1-r0-r2 add_r3-r1-r2 rsb_r2-r2-r3	sub_r0-r0-r1 mov_r2-r0_asr_i
add_r0-r1-r2 sub_r3-r2-r0_lsr_i mov_r0-r3 eor_r2-r0-r2	add_r0-r1-r2 sub_r0-r2-r0_lsr_i eor_r2-r0-r2
sub_r0-r1-r0 sub_r0-r0-r1 sub_r2-r3-r0 mov_r0-r2	sub_r0-r1-r0 sub_r0-r0-r1 sub_r0-r3-r0
rsb_r0-r0-r1_ror_i add_r2-r0-r2 mov_r0-r3 eor_r1-r0-r2 sub_r3-r0-r1	rsb_r0-r0-r1_ror_i add_r2-r0-r2 eor_r1-r3-r2 sub_r3-r3-r1
cmp_r0-r1 add_cc_r2-r3-r3_asr_i mov_r3-r0 rsb_r3-r3-r0 orr_r0-r2-r3	cmp_r0-r1 add_cc_r2-r3-r3_asr_i and_r0-r2-r2
add_r0-r1-r1 rsb_r0-r2-r0 add_r2-r0-r0 orr_r1-r2-r0	add_r0-r1-r1 rsb_r0-r2-r0 orr_r1-r0-r0_lsl_i
eor_r0-r1-r2_ror_i add_r2-r2-r1 rsb_r0-r3-r0 sub_r3-r0-r2 rsb_r2-r3-r2	eor_r0-r1-r2_ror_i add_r2-r2-r1 rsb_r0-r3-r0 rsb_r2-r0-r2_lsl_i
cmp_r0_i orr_ge_r1-r0-r2 mvn_r2-r1 mvn_r3-r2 mvn_r2-r3 eor_r1-r3-r2	mvn_r1_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 add_r2-r3-r1 rsb_r2-r1-r2_lsl_i orr_r1-r0-r2	mvn_r1-r2 add_r2-r3-r1 rsb_r2-r1-r2_lsl_i orr_r1-r0-r2
add_r0-r1-r1 and_r0-r0-r2_lsr_i mov_r1-r2 add_r2-r0-r1_lsr_i	lsr_r2-r2_i
tst_r0_i mov_ne_r1-r0 add_r2-r1-r2_lsr_i and_r2-r2_i	and_r2-r1_i
sub_r0-r0-r1 add_r2-r0-r1 add_r1-r1-r2 rsb_r1-r1-r0	rsb_r2-r1-r0_lsl_i add_r1-r2-r2
sub_r0-r1-r2_asr_i rsb_r1-r1-r0_lsr_i and_r0-r1-r3 sub_r1-r1-r0	sub_r0-r1-r2_asr_i rsb_r1-r1-r0_lsr_i bic_r1-r1-r3
and_r0-r1_i sub_r2-r2-r0 rsb_r0-r3-r2 sub_r3-r0-r2	rsb_r3-r3_i
tst_r0_i add_eq_r1-r2-r1 mov_r2-r1	add_r1-r2-r1 mov_r2-r1
add_r0-r1-r1 sub_r2-r0-r1 and_r2-r2-r0 mvn_r3-r2 rsb_r1-r2-r3_lsr_i	and_r2-r1-r1_lsl_i mvn_r3-r2 rsb_r1-r2-r3_lsr_i
orr_r0-r1-r0_lsr_i mvn_r2-r0 sub_r1-r0-r2 rsb_r1-r1-r3	orr_r0-r1-r0_lsr_i rsb_r2-r3-r0_lsl_i mvn_r1-r2
sub_r0-r1-r2 add_r3-r1-r0 rsb_r0-r3-r1_asr_i mov_r3-r1 eor_r1-r3-r0	sub_r0-r1-r2 add_r3-r1-r0 rsb_r0-r3-r1_asr_i eor_r1-r1-r0
mov_r0-r1 sub_r0-r2-r0 sub_r1-r2-r0_ror_i rsb_r3-r1_i add_r2-r3-r3_lsl_i	sub_r0-r2-r1 sub_r1-r2-r0_ror_i rsb_r3-r1_i add_r2-r3-r3_lsl_i
mov_r0-r1 orr_r2-r2-r0 sub_r1-r3-r1 eor_r0-r1-r2 add_r3-r0-r2	orr_r2-r2-r1 sub_r1-r3-r1 eor_r0-r1-r2 add_r3-r0-r2
tst_r0_i sub_eq_r0-r1-r0 add_r1-r0-r2	sub_r0-r1-r0 add_r1-r0-r2
sub_r0-r1-r0 mov_r2-r0 add_r2-r0-r2 sub_r2-r2_i	sub_r0-r1-r0 add_r2-r0-r0 sub_r2-r2_i
mov_r0-r1 sub_r2-r0-r1 orr_r3-r0-r1 sub_r0-r2-r1_asr_i eor_r2-r0-r3	sub_r2-r0-r0 sub_r0-r2-r1_asr_i eor_r2-r0-r1
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 mov_r0-r1 mvn_r1-r3 eor_r2-r0-r1	eor_r2-r2-r3
tst_r0-r1 add_ne_r1-r2-r3 add_eq_r1-r2-r1_lsr_i mov_r0-r1 mov_r2-r0 sub_r1-r1-r2	sub_r1-r2-r2
tst_r0-r1 mvn_ne_r2-r3 mvn_r3-r0 rsb_r0-r3-r1_ror_i orr_r2-r2_i rsb_r2-r0-r2_lsl_i	tst_r0-r1 mvn_ne_r2-r3 mvn_r3-r0 rsb_r0-r3-r1_ror_i rsb_r2-r0-r2_lsl_i
tst_r0_i orr_ne_r1-r2-r0 rsb_r0-r0-r1_ror_i sub_r3-r0-r2 mvn_r0-r3	rsb_r0-r0-r1_ror_i sub_r3-r0-r2 mvn_r0-r3
eor_r0-r1-r2 and_r3-r0_i and_r2-r0-r3 orr_r3-r0-r2	eor_r3-r1-r2
mov_r0-r1_lsr_i rsb_r0-r2-r0_asr_i and_r3-r2-r0 sub_r1-r0-r3	rsb_r0-r2_i bic_r1-r0-r2
eor_r0-r1-r2 and_r3-r1-r0 add_r1-r3-r3_asr_i mov_r0-r1	eor_r0-r1-r2 and_r3-r1-r0 add_r0-r3-r3_asr_i
add_r0-r0-r1 mov_r2-r1 add_r0-r0-r2 orr_r1-r2-r0	add_r2-r0-r1_lsl_i orr_r1-r1-r2
and_r0-r1-r2_asr_i add_r2-r3-r0 sub_r2-r2-r0_lsl_i rsb_r3-r2_i	and_r0-r1-r2_asr_i add_r2-r3-r0 rsb_r3-r2-r0_lsl_i
and_r0-r1_i and_r0-r2-r0_lsl_i eor_r3-r0-r2 sub_r2-r2-r3_lsr_i rsb_r3-r2-r3_lsr_i	orr_r3-r2-r2 sub_r2-r2-r3_lsr_i rsb_r3-r2-r3_lsr_i
add_r0-r1_i mvn_r2-r0 mov_r1-r0 eor_r0-r2-r1	unk
add_r0-r1-r2 sub_r0-r0-r3 and_r1-r0_i sub_r0-r0-r1 add_r1-r0-r1	rsb_r0-r2-r3 sub_r1-r1-r0
mvn_r0-r1 and_r0-r0-r1 sub_r1-r0-r1_asr_i orr_r2-r1_i mvn_r1-r2	asr_r2-r1_i sub_r1-r2_i
cmp_r0-r1 mvn_eq_r2-r3 add_r1-r2_i sub_r1-r3-r1 eor_r0-r1-r0 rsb_r0-r0-r2	cmp_r0-r1 mvn_eq_r2-r3 sub_r1-r3-r2 eor_r0-r1-r0 rsb_r0-r0-r2
and_r0-r1-r2_asr_i sub_r2-r2-r1 add_r2-r2_i sub_r3-r3-r0 eor_r2-r2-r3	and_r0-r1-r2_asr_i sub_r2-r2-r1 sub_r3-r3-r0 eor_r2-r2-r3
tst_r0_i rsb_ne_r1-r0_i orr_r0-r0-r2 add_r3-r0-r3 and_r0-r3-r1	orr_r0-r0-r2 add_r3-r0-r3 and_r0-r3-r1
mvn_r0-r1 mvn_r1-r0 sub_r0-r2-r1 sub_r3-r0-r2_asr_i	sub_r0-r2-r1 sub_r3-r0-r2_asr_i
tst_r0-r1 rsb_ne_r1-r0-r2 rsb_r2-r2-r1 orr_r2-r1-r2 mov_r1-r2	tst_r0-r1 rsb_ne_r1-r0-r2 sub_r2-r1-r2 orr_r1-r1-r2
mov_r0-r1 rsb_r2-r2-r0 mov_r0-r3 sub_r0-r0-r2 mov_r2-r0	add_r0-r2-r3 rsb_r2-r1-r0
cmp_r0_i sub_lt_r1-r2-r0 rsb_r0-r2-r1 rsb_r0-r0-r1 sub_r0-r2-r0	mov_r0_i
sub_r0-r1-r2 sub_r1-r0_i add_r1-r1-r2 eor_r1-r2-r1	eor_r1-r2-r1
eor_r0-r1-r2_asr_i orr_r3-r3-r0 sub_r0-r1-r3 mov_r2-r0	eor_r0-r1-r2_asr_i orr_r3-r3-r0 sub_r2-r1-r3
orr_r0-r0-r1 mov_r2-r0 sub_r0-r3-r2 rsb_r1-r0-r2 add_r1-r1-r2	orr_r2-r0-r1 sub_r0-r3-r2 rsb_r1-r0-r2 add_r1-r1-r2
mov_r0-r1 rsb_r1-r2-r0 rsb_r0-r2-r1 eor_r3-r0_i orr_r1-r3-r0	rsb_r1-r2-r1 rsb_r0-r2-r1 and_r1-r0-r0
sub_r0-r1-r2 rsb_r0-r0-r2_lsl_i sub_r2-r2-r0 and_r2-r2-r3	sub_r0-r1-r2_lsl_i and_r2-r0-r3
sub_r0-r1-r2 orr_r0-r0-r3 and_r1-r2-r0 orr_r2-r1-r0	sub_r0-r1-r2 orr_r2-r3-r0
rsb_r0-r0-r1 add_r2-r3_i eor_r2-r0-r2 add_r0-r2-r2_ror_i	rsb_r0-r0-r1 eor_r2-r0-r3 add_r0-r2-r2_ror_i
sub_r0-r1-r2 mvn_r3-r0 eor_r2-r3-r0 sub_r2-r3-r2_ror_i	sub_r0-r1-r2 mvn_r3-r0 add_r2-r3_i
sub_r0-r1-r0 mvn_r2-r0 add_r0-r2-r1 sub_r3-r0-r2	sub_r3-r1_i
mov_r0-r1 sub_r0-r0-r2_lsl_i orr_r2-r0-r2 mvn_r0-r2	eor_r1-r1-r2_lsl_i orr_r2-r1-r2 mvn_r0-r2
eor_r0-r1-r2 sub_r3-r1-r2 eor_r2-r1-r0 rsb_r3-r3-r2	rsb_r3-r1-r2_lsl_i
tst_r0-r1 rsb_ne_r2-r3-r0 rsb_eq_r2-r2-r3 add_r0-r2-r2 and_r3-r0-r2 and_r3-r2-r3	tst_r0-r1 rsb_ne_r2-r3-r0 rsb_eq_r2-r2-r3 add_r0-r2-r2 and_r3-r0-r2
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r2 rsb_r3-r2_i eor_r3-r1-r3	mvn_r1-r2 rsb_r3-r2_i eor_r3-r1-r3
add_r0-r0-r0 mov_r1-r2 sub_r1-r1-r3 sub_r0-r1-r0	add_r0-r0-r0 sub_r1-r2-r3 sub_r0-r1-r0
tst_r0-r1 add_eq_r2-r1-r1 rsb_ne_r2-r1-r3 eor_r1-r0-r2 eor_r2-r0-r1 mov_r0-r2_ror_i mov_r2-r0	tst_r0-r1 add_eq_r2-r1-r1 rsb_ne_r2-r1-r3 mov_r0-r2_ror_i mov_r2-r0
sub_r0-r1-r2 cmp_r2_i mvn_cs_r1-r0 rsb_r2-r2-r1_asr_i	sub_r0-r1-r2 mvn_r1-r0 rsb_r2-r2-r1_asr_i
mov_r0-r1 orr_r2-r1-r0 add_r1-r2-r3_lsr_i mvn_r2-r1	sub_r1-r1-r3_asr_i mvn_r2-r1
orr_r0-r1-r2 add_r1-r2-r2 add_r1-r1-r0 rsb_r0-r0-r1	add_r0-r2-r2
rsb_r0-r0-r1_asr_i rsb_r2-r0-r3_asr_i add_r1-r2-r0 mvn_r3-r1	mvn_r3-r3_asr_i
add_r0-r1-r2 orr_r1-r0_i and_r3-r1-r0 add_r3-r3_i	add_r0-r1-r2 add_r3-r0_i
and_r0-r1-r2 sub_r0-r3-r0 add_r2-r1-r0 orr_r3-r2_i mov_r2-r3	and_r0-r1-r2 sub_r0-r3-r0 add_r2-r1-r0 orr_r2-r2_i
tst_r0_i mov_eq_r1_i tst_r0-r1 rsb_ne_r1-r1-r2_lsl_i mov_r2-r1_lsl_i	tst_r0_i mov_eq_r1_i tst_r0-r1 lsl_r2-r1_i
orr_r0-r1_i mvn_r2-r0 rsb_r0-r1-r2_ror_i sub_r0-r0-r1	mvn_r2-r1 rsb_r0-r1-r2_ror_i sub_r0-r0-r1
sub_r0-r1-r0_ror_i rsb_r2-r1-r0 add_r3-r2-r1 add_r3-r3-r3_ror_i	sub_r3-r1-r0_ror_i add_r3-r3-r3_ror_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 eor_r0-r3-r0	tst_r0-r1 mvn_r0-r2 eor_r0-r3-r0
cmp_r0_i add_ls_r1-r2-r1 add_hi_r1-r1-r3_lsr_i mvn_r2-r3 add_r0-r2-r1 mov_r1-r0 mov_r0-r1	cmp_r0_i add_ls_r1-r2-r1 mvn_r2-r3 add_hi_r1-r1-r3_lsr_i add_r0-r2-r1
tst_r0_i mvn_ne_r0-r1 add_r2-r3-r0 add_r3-r2-r3 add_r3-r3-r3_lsr_i	add_r3-r0-r3_lsl_i add_r3-r3-r3_lsr_i
tst_r0-r1 mvn_ne_r1-r0 add_r2-r1-r1 mov_r1-r3 add_r2-r2-r1	tst_r0-r1 mvn_ne_r1-r0 add_r2-r1-r1 add_r2-r2-r3
rsb_r0-r1-r0_asr_i mov_r2-r0 sub_r0-r2-r0 mvn_r3-r0	mvn_r3_i
mov_r0-r1 eor_r2-r2-r0 eor_r3-r0-r2 sub_r0-r3-r2 rsb_r3-r0-r2_asr_i	eor_r2-r2-r1 eor_r3-r1-r2 sub_r0-r3-r2 rsb_r3-r0-r2_asr_i
and_r0-r1-r2_asr_i mvn_r1-r0 rsb_r2-r2-r0_asr_i mvn_r3-r2 sub_r0-r1-r3	and_r0-r1-r2_asr_i rsb_r2-r2-r0_asr_i rsb_r0-r0-r2
cmp_r0_i mov_ne_r1-r0 rsb_r1-r2-r1 and_r0-r1_i	and_r0-r1_i
rsb_r0-r0-r1 mvn_r2-r0 mov_r3-r2 rsb_r2-r2-r3_asr_i add_r0-r2_i	rsb_r0-r0-r1 mvn_r2-r0 rsb_r0-r2-r0_lsr_i
rsb_r0-r0-r1_lsl_i add_r2-r1_i add_r2-r2-r0_ror_i rsb_r3-r2_i	rsb_r0-r0-r1_lsl_i mvn_r2-r0_ror_i rsb_r3-r1-r2
cmp_r0_i mvn_ls_r0-r1 mvn_hi_r0-r2 mov_r2-r0 and_r3-r1-r2 add_r3-r2-r3	cmp_r0_i mvn_ls_r0-r1 mvn_hi_r0-r2 and_r3-r1-r0 add_r3-r0-r3
and_r0-r1-r2 rsb_r2-r1-r3_lsl_i add_r3-r0-r2 mov_r2-r3	and_r0-r1-r2 rsb_r2-r1-r3_lsl_i add_r2-r0-r2
and_r0-r0-r1_lsl_i eor_r1-r2-r0_asr_i mvn_r2-r1 sub_r0-r2-r0 rsb_r2-r2-r0	and_r0-r0-r1_lsl_i sub_r0-r2-r0 rsb_r2-r2-r0
tst_r0_i sub_ne_r1-r0-r2 sub_eq_r1-r0-r2 rsb_r2-r1-r3	sub_r0-r3-r0 add_r2-r0-r2
rsb_r0-r1-r0 sub_r1-r1-r0 add_r1-r1-r0 orr_r0-r1-r0	rsb_r0-r1-r0 orr_r0-r0-r1
tst_r0_i mvn_ne_r1-r0 rsb_ne_r1-r1-r2 add_r1-r3-r1	add_r1-r3-r1
and_r0-r0-r1 rsb_r2-r0-r2_lsr_i add_r3-r0-r2 orr_r3-r0-r3	and_r3-r0-r1 orr_r3-r3-r2_lsr_i
sub_r0-r1_i eor_r2-r0-r1 mvn_r3-r2 mvn_r0-r3	sub_r0-r1_i eor_r2-r0-r1 rsb_r0-r2-r2_lsl_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 orr_r3-r1_i	mvn_r1-r3 orr_r3-r1_i
sub_r0-r1-r2 add_r1-r0_i add_r3-r1-r1 mov_r0-r3 sub_r0-r0-r3_ror_i	sub_r0-r1-r2 add_r1-r0_i add_r3-r1-r1 sub_r0-r3-r3_ror_i
sub_r0-r1-r2 add_r0-r0-r0_lsr_i mov_r2-r3 orr_r3-r0-r2_asr_i	sub_r0-r1-r2 add_r0-r0-r0_lsr_i orr_r3-r0-r3_asr_i
and_r0-r1-r2_asr_i mov_r1-r2 rsb_r0-r0-r1 add_r2-r0_i	and_r0-r1-r2_asr_i rsb_r0-r0-r2 add_r2-r0_i
add_r0-r1-r2_ror_i eor_r1-r1-r0 rsb_r3-r1-r0 add_r3-r0-r3	add_r0-r1-r2_ror_i eor_r1-r1-r0 rsb_r3-r1-r0_lsl_i
eor_r0-r1-r2 sub_r1-r0-r2 add_r3-r2-r1 sub_r1-r3-r0 rsb_r1-r0-r1	eor_r0-r1-r2 rsb_r1-r0_i
orr_r0-r1-r2 and_r1-r2-r0 orr_r0-r1-r3 add_r0-r1-r0 rsb_r0-r1-r0_lsl_i	orr_r0-r2-r3 add_r0-r2-r0 rsb_r0-r2-r0_lsl_i
mvn_r0-r1 rsb_r2-r0-r2 mov_r0-r2 eor_r3-r3-r2 rsb_r0-r3-r0	mvn_r0-r1 rsb_r2-r0-r2 eor_r3-r3-r2 rsb_r0-r3-r2
sub_r0-r0_i mvn_r1-r2 orr_r2-r1-r0 eor_r3-r2-r1	sub_r0-r0_i and_r3-r2-r0
tst_r0-r1 rsb_ne_r2-r1-r0 eor_r0-r3-r0 and_r1-r0_i sub_r2-r2-r1_lsl_i	tst_r0-r1 rsb_ne_r2-r1-r0 and_r1-r0_i
eor_r0-r1-r2 sub_r0-r0-r3 rsb_r3-r0_i add_r0-r3_i rsb_r1-r0_i	eor_r0-r1-r2 sub_r0-r0-r3 rsb_r3-r0_i rsb_r1-r3_i
tst_r0_i sub_eq_r1-r2-r3 mvn_r0-r2 sub_r3-r3-r0 add_r0-r3-r1	sub_r1-r2-r3 mvn_r0-r2 sub_r3-r3-r0 add_r0-r3-r1
rsb_r0-r1-r0_ror_i add_r1-r0_i sub_r2-r1-r0 mov_r1-r0 add_r2-r2-r1_asr_i	rsb_r0-r1-r0_ror_i add_r1-r0_i sub_r2-r1-r0 add_r2-r2-r0_asr_i
sub_r0-r1-r2 rsb_r3-r0-r3 add_r1-r1-r2_asr_i and_r3-r1-r3_ror_i orr_r0-r3-r1	add_r1-r1-r2_asr_i orr_r0-r1-r1
tst_r0_i mov_ne_r1-r2 mvn_r0-r1	mvn_r0-r1
add_r0-r1-r1 rsb_r2-r2-r3 sub_r2-r0-r2 rsb_r1-r2-r0	rsb_r1-r2-r3
orr_r0-r1-r2_lsl_i tst_r2_i add_ne_r2-r1-r1 add_r0-r2-r0	orr_r0-r1-r2_lsl_i add_r0-r2-r0
tst_r0_i sub_eq_r1-r0-r2 sub_r1-r2-r1_ror_i eor_r3-r2-r1 and_r1-r2-r3	sub_r1-r0-r2 sub_r1-r2-r1_ror_i eor_r3-r2-r1 and_r1-r2-r3
add_r0-r1-r1 mov_r2-r0 sub_r1-r2_i rsb_r1-r1-r2	mov_r1_i
rsb_r0-r1-r2_lsr_i eor_r1-r0-r2 mvn_r3-r1 sub_r2-r3_i mov_r0-r2	rsb_r0-r1-r2_lsr_i eor_r1-r0-r2 mvn_r3-r1 sub_r0-r3_i
add_r0-r1-r2 tst_r0_i mvn_ne_r1-r0 and_r0-r0-r1_lsr_i	add_r0-r1-r2 mvn_r1-r0 and_r0-r0-r1_lsr_i
add_r0-r1_i mov_r2-r0 orr_r0-r0-r2 sub_r2-r2-r0_lsr_i and_r1-r0-r2	sub_r2-r1-r1_lsr_i and_r1-r1-r2
tst_r0_i rsb_eq_r1-r1-r0 rsb_r1-r2-r1 orr_r3-r3-r1_ror_i	rsb_r1-r1-r0 rsb_r1-r2-r1 orr_r3-r3-r1_ror_i
tst_r0_i sub_eq_r1-r0-r2 sub_r3-r3-r2_ror_i orr_r0-r3-r1 mvn_r1-r0	sub_r1-r0-r2 sub_r3-r3-r2_ror_i orr_r0-r3-r1 mvn_r1-r0
mvn_r0-r1 cmp_r1_i add_cs_r1-r0-r0_asr_i eor_r0-r1-r2	mvn_r0-r1 add_r1-r0-r0_asr_i eor_r0-r1-r2
add_r0-r0_i and_r1-r0-r1 mov_r2-r1 mvn_r1-r2	and_r1-r0-r1 mvn_r1-r1
rsb_r0-r1-r0_lsr_i mov_r1-r0 orr_r1-r1-r2_lsl_i add_r2-r1-r1	rsb_r0-r1-r0_lsr_i orr_r1-r0-r2_lsl_i add_r2-r1-r1
eor_r0-r1_i cmp_r0-r1 rsb_eq_r0-r2-r3_asr_i rsb_r3-r3-r0_lsl_i	rsb_r0-r1_i rsb_r3-r3-r0_lsl_i
and_r0-r1-r2_ror_i sub_r1-r0-r1 and_r2-r2-r1 sub_r3-r1-r2 sub_r3-r1-r3	and_r0-r1-r2_ror_i sub_r1-r0-r1 bic_r3-r1-r2 bic_r3-r1-r3
mov_r0-r1 add_r2-r0-r2 add_r2-r1-r2_lsr_i orr_r2-r1-r2	add_r2-r1-r2 add_r2-r1-r2_lsr_i orr_r2-r1-r2
rsb_r0-r1-r0 tst_r2-r0 mov_eq_r2-r3_lsl_i and_r3-r2_i	and_r3-r2_i
add_r0-r1-r1 mov_r1-r2 rsb_r3-r0-r1 orr_r3-r3-r0	add_r0-r1-r1 rsb_r3-r0-r2 orr_r3-r3-r0
cmp_r0-r1 mov_ls_r1_i mov_hi_r1_i rsb_r0-r2-r0_lsr_i sub_r1-r1-r0_lsr_i orr_r1-r1-r2	mov_r1_i rsb_r0-r2-r0_lsr_i sub_r1-r1-r0_lsr_i orr_r1-r1-r2
mvn_r0-r1 rsb_r0-r1-r0_lsr_i orr_r2-r0-r1 rsb_r3-r1-r2 and_r2-r1-r3	eor_r2-r3-r3
tst_r0-r1 and_ne_r0-r1-r2 and_eq_r0-r0-r1 and_r0-r0-r2	tst_r0-r1 and_ne_r0-r1-r2 and_r0-r0-r1
and_r0-r1-r2 eor_r2-r2-r3 eor_r1-r0-r2 and_r2-r0-r1	and_r0-r2-r3 and_r2-r0-r1
tst_r0_i rsb_ne_r1-r1-r2 rsb_eq_r1-r2-r3_asr_i add_r2-r1-r2 rsb_r3-r2-r0_lsr_i	mov_r2-r3_asr_i rsb_r3-r2-r0_lsr_i
rsb_r0-r0-r1 rsb_r1-r2-r0_lsr_i mov_r0-r1 eor_r3-r0_i add_r2-r3-r3	rsb_r0-r0-r1 rsb_r1-r2-r0_lsr_i eor_r3-r1_i add_r2-r3-r3
sub_r0-r1-r2 add_r3-r2_i orr_r0-r0-r3 mov_r2-r0	sub_r0-r1-r2 orr_r2-r0-r2
mov_r0-r1 mvn_r2-r0 orr_r2-r2-r1 eor_r1-r2-r1 rsb_r1-r1-r2	mvn_r2-r1 orr_r2-r2-r1 eor_r1-r2-r1 rsb_r1-r1-r2
tst_r0_i mvn_eq_r0-r1 mov_r2-r0 sub_r1-r0-r3 rsb_r2-r2-r1_ror_i eor_r0-r2-r0	mvn_r2-r1 sub_r1-r2-r3 rsb_r0-r2-r1_ror_i eor_r0-r2-r0
mov_r0-r1 and_r1-r2-r0 mvn_r3-r1 mvn_r1-r3	and_r1-r2-r1
mov_r0-r1 eor_r2-r2-r3 eor_r3-r0-r1 sub_r1-r2-r1_lsr_i and_r2-r3-r1	bic_r2-r3-r3
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r3 mvn_r2-r1 eor_r2-r1-r2	mvn_r2_i
add_r0-r1-r2 eor_r3-r1-r3 sub_r3-r3-r0 mov_r2-r0 add_r1-r3-r2	eor_r3-r1-r3 sub_r3-r3-r0 add_r1-r0-r3
and_r0-r1-r0 mvn_r2-r0 eor_r3-r2-r1 mov_r2-r3 mvn_r3-r2	bic_r3-r1-r0
tst_r0-r1 mvn_ne_r0-r2 mvn_r3-r0 mvn_r1-r3	tst_r0-r1 mvn_r1-r2 mov_eq_r1-r0
tst_r0_i sub_ne_r1-r2-r1 mov_r2-r1 add_r3-r0-r2	tst_r0_i sub_ne_r1-r2-r1 add_r3-r0-r1
sub_r0-r1-r2_lsr_i and_r0-r0-r3 mvn_r3-r1 sub_r2-r3-r0 rsb_r1-r0-r2	sub_r0-r1-r2_lsr_i and_r0-r0-r3 mvn_r3-r1 sub_r1-r3-r0_lsl_i
tst_r0_i mvn_ne_r0-r1 add_r2-r3-r0 and_r0-r2-r3_lsr_i	add_r2-r3-r0 and_r0-r2-r3_lsr_i
sub_r0-r1-r2_ror_i and_r1-r0-r1_asr_i mov_r3-r1 rsb_r2-r1-r3_asr_i	sub_r0-r1-r2_ror_i and_r1-r0-r1_asr_i rsb_r2-r1-r1_asr_i
cmp_r0-r1 mvn_ls_r0-r1 mvn_hi_r0-r1 orr_r0-r2-r0_lsr_i add_r2-r2-r0	mvn_r0-r1 orr_r0-r2-r0_lsr_i add_r2-r2-r0
orr_r0-r1-r2 orr_r2-r1-r0 and_r2-r1-r2 sub_r0-r1-r2_ror_i	sub_r0-r1-r1_ror_i
mov_r0-r1 rsb_r1-r0-r2 add_r2-r0-r1 add_r3-r2-r2 eor_r0-r3_i	add_r3-r2-r2 eor_r0-r3_i
and_r0-r1-r0_lsr_i mov_r1-r0 add_r0-r0-r0 sub_r1-r0-r1	and_r1-r1-r0_lsr_i
sub_r0-r1-r2_ror_i mvn_r2-r0 and_r3-r0-r2 orr_r0-r0-r3_ror_i	sub_r0-r1-r2_ror_i
mov_r0-r1 add_r1-r2_i eor_r0-r0-r2_lsr_i orr_r3-r1-r0	eor_r1-r1-r2_lsr_i orr_r3-r1-r2
mvn_r0-r1 and_r1-r2-r3 rsb_r3-r0-r2 sub_r2-r3-r2 sub_r0-r1-r2	mvn_r0-r1 and_r1-r2-r3 add_r0-r1-r0
rsb_r0-r1-r2 mov_r1-r0 eor_r3-r1-r0 add_r0-r3-r0 sub_r0-r0-r3_asr_i	rsb_r0-r1-r2
mov_r0-r1 and_r2-r3-r0 mvn_r3-r2 sub_r3-r3_i	and_r2-r3-r1 mvn_r3-r2
and_r0-r0-r1 cmp_r1_i rsb_cc_r2-r0-r3_asr_i add_r2-r1-r2	add_r2-r1-r2
add_r0-r0-r1 mov_r2-r0 sub_r2-r0-r2 mvn_r0-r2	mvn_r0_i
mov_r0-r1 and_r1-r0-r2 eor_r3-r2-r1 orr_r3-r3-r2	eor_r3-r2_i
cmp_r0_i mvn_cs_r0-r1 orr_r0-r0-r2 eor_r3-r2-r0	mvn_r0-r1 bic_r3-r0-r2
mvn_r0-r1 mvn_r2-r0 rsb_r0-r0-r2 add_r3-r2-r0	mvn_r0-r1 rsb_r3-r0-r1_lsl_i
tst_r0_i rsb_ne_r1-r1-r0 add_r2-r1-r3	add_r2-r1-r3
cmp_r0_i rsb_lt_r1-r1-r2 mvn_r3-r1 eor_r3-r3-r1	mvn_r3_i
orr_r0-r1-r2 mov_r3-r0 orr_r2-r3-r0 orr_r0-r2_i	orr_r3-r2-r1 orr_r0-r3_i
sub_r0-r1-r0_lsl_i tst_r0_i rsb_ne_r0-r2-r1_asr_i and_r3-r1-r0_lsl_i	and_r3-r1-r1_lsl_i unk
tst_r0-r1 mov_ne_r2-r1 eor_r3-r3_i and_r2-r1-r2 sub_r3-r2-r3	tst_r0-r1 mov_ne_r2-r1 and_r2-r1-r2 sub_r3-r2-r3
tst_r0_i rsb_eq_r1-r1-r2_lsr_i mvn_r0-r2 add_r3-r0-r3 rsb_r3-r1-r3_lsl_i	rsb_r1-r1-r2_lsr_i mvn_r0-r2 add_r3-r0-r3 rsb_r3-r1-r3_lsl_i
rsb_r0-r1-r2_lsr_i eor_r1-r0-r2 mov_r0-r1 sub_r0-r0-r1	mov_r0_i
eor_r0-r1-r0_ror_i rsb_r2-r0-r3 sub_r0-r2_i mov_r3-r0	eor_r0-r1-r0_ror_i rsb_r2-r0-r3 sub_r3-r2_i
add_r0-r1-r2 and_r0-r0-r3 sub_r1-r0_i mvn_r2-r1	add_r0-r1-r2 and_r0-r0-r3 mvn_r2-r0
tst_r0_i orr_ne_r1-r2-r0 mov_r0-r1 and_r3-r0-r1_lsl_i	and_r3-r1-r1_lsl_i
rsb_r0-r1-r0_lsl_i add_r2-r0-r0 orr_r3-r2-r0 mvn_r1-r3	rsb_r0-r1-r0_lsl_i orr_r3-r0-r0_lsl_i mvn_r1-r3
add_r0-r1-r0 mov_r1-r0 sub_r2-r2-r1 sub_r3-r2-r0	add_r0-r1-r0 sub_r3-r2-r0_lsl_i
add_r0-r1-r2_lsl_i sub_r2-r1-r0_asr_i mov_r0-r2 sub_r0-r0-r1_lsl_i eor_r1-r3-r0	add_r0-r1-r2_lsl_i sub_r2-r1-r0_asr_i sub_r0-r2-r0_lsl_i eor_r1-r3-r0
add_r0-r1-r2 sub_r1-r0-r2 add_r2-r2-r1 orr_r2-r1-r2	add_r2-r2-r1 orr_r2-r1-r2
cmp_r0_i sub_cs_r1-r2-r3 eor_r1-r3-r1_lsr_i mvn_r3-r0 sub_r3-r1-r3 sub_r1-r0-r3	cmp_r0_i sub_hi_r1-r2-r3 eor_r1-r3-r1_lsr_i mvn_r1-r1
add_r0-r1-r2 eor_r3-r0-r3 add_r2-r0-r3 sub_r3-r2-r1 add_r1-r2-r3	add_r0-r1-r2 eor_r3-r0-r3 add_r2-r0-r3 rsb_r1-r1-r2_lsl_i
eor_r0-r1_i rsb_r2-r2_i and_r0-r2-r0 sub_r1-r2-r0 sub_r3-r1_i	eor_r0-r1_i rsb_r2-r2_i bic_r1-r2-r0 sub_r3-r1_i
orr_r0-r1_i add_r2-r0_i add_r0-r2_i rsb_r0-r2-r0 sub_r0-r0_i	bic_r0-r2-r2
sub_r0-r1-r0 mov_r2-r0 add_r0-r2-r1_asr_i rsb_r3-r0-r2 mvn_r2-r3	mov_r2_i rsb_r2-r2-r1_asr_i
rsb_r0-r1-r0 mov_r2-r3 add_r1-r2-r0 sub_r0-r0-r1	rsb_r0-r3_i
orr_r0-r1-r0 mov_r2-r0 sub_r1-r1_i add_r1-r2-r1	orr_r0-r1-r0 sub_r1-r1_i add_r1-r0-r1
add_r0-r1-r2 rsb_r2-r3-r2 and_r3-r0-r2 and_r1-r3-r1 orr_r2-r2-r1	rsb_r2-r3-r2
tst_r0-r1 orr_eq_r2-r1-r2 mvn_r1-r2 and_r3-r1-r2 and_r1-r3_i	and_r1-r3_i
orr_r0-r1-r2 cmp_r0-r2 add_ne_r0-r0_i add_r1-r1-r0	orr_r0-r1-r2 add_r1-r1-r0
and_r0-r0-r1 rsb_r2-r3-r0_lsl_i add_r1-r3-r1_lsr_i add_r0-r2-r1 mov_r3-r0	and_r0-r0-r1 rsb_r2-r3-r0_lsl_i add_r1-r3-r1_lsr_i add_r3-r1-r2
add_r0-r0-r1_lsr_i rsb_r2-r0-r3 orr_r1-r2-r3 mvn_r2-r0 and_r1-r2-r1	add_r0-r0-r1_lsr_i rsb_r2-r0-r3 orr_r1-r2-r3 bic_r1-r1-r0
orr_r0-r1-r2_asr_i add_r0-r3-r0 orr_r0-r0-r3 mov_r3-r0 add_r2-r3_i	orr_r0-r1-r2_asr_i add_r0-r3-r0 orr_r3-r0-r3 add_r2-r3_i
rsb_r0-r1_i and_r1-r2-r0 add_r0-r1-r2 rsb_r1-r0-r1 mvn_r2-r1	sub_r2-r2_i
cmp_r0-r1 rsb_cc_r0-r2-r3 rsb_cs_r0-r2-r3 add_r3-r0-r0	rsb_r2-r2-r2_lsl_i rsb_cs_r0-r2-r3 add_r3-r0-r0
and_r0-r1-r2 add_r1-r0-r1 rsb_r1-r1-r0_lsl_i rsb_r3-r1-r3_lsr_i	bic_r0-r1-r2 sub_r3-r0-r3_asr_i
tst_r0-r1 rsb_eq_r1-r1-r0 mov_r2-r0 add_r3-r2-r1	tst_r0-r1 add_r3-r0-r1 rsb_ls_r3-r1-r0_lsl_i
eor_r0-r1-r0 mov_r2-r0 eor_r3-r2_i rsb_r0-r3-r2 rsb_r1-r3-r0_lsr_i	eor_r0-r1-r0 sub_r1-r0-r0_lsl_i
tst_r0-r1 add_eq_r0-r0-r0 rsb_r2-r0-r3 sub_r3-r2-r1 sub_r0-r2-r3	mov_r0-r1
add_r0-r1-r2 add_r1-r0-r3_asr_i mov_r3-r1 eor_r3-r3-r1 eor_r1-r3-r1	add_r0-r1-r2 add_r1-r0-r3_asr_i
tst_r0-r1 rsb_ne_r2-r2-r1_lsr_i rsb_eq_r2-r1-r2 orr_r0-r0-r1 rsb_r3-r1-r0 add_r0-r3-r2	tst_r0-r1 rsb_ne_r2-r2-r1_lsr_i orr_ne_r0-r0-r1 rsb_r3-r1-r0 add_r0-r3-r2
add_r0-r1-r2 orr_r2-r0-r1 mvn_r1-r2 sub_r1-r1_i	add_r0-r1-r2 orr_r2-r0-r1 mvn_r1-r2
rsb_r0-r1-r2 orr_r3-r0_i add_r3-r3-r3 and_r0-r0-r3	rsb_r0-r1-r2 orr_r3-r0_i and_r0-r0-r3_lsl_i
sub_r0-r1-r0 add_r2-r0-r1 sub_r3-r1-r0 add_r3-r3-r0 add_r2-r2-r3	sub_r2-r0-r1_lsl_i rsb_r2-r2-r1
rsb_r0-r1-r2 and_r3-r3-r0 sub_r1-r0-r3_asr_i rsb_r3-r0-r1 mov_r2-r3	rsb_r0-r1-r2 and_r3-r3-r0 lsr_r3-r3_i mov_r2-r3
tst_r0_i mvn_ne_r1-r0 add_r2-r3-r1 add_r0-r2-r2 and_r2-r3-r0	add_r2-r3-r1 add_r0-r2-r2 and_r2-r3-r0
sub_r0-r1-r2 orr_r3-r0-r2_asr_i mvn_r0-r3 and_r1-r0_i orr_r3-r2-r1_lsl_i	and_r3-r2-r2
tst_r0_i mvn_eq_r1-r0 rsb_r2-r2-r3_lsr_i and_r2-r2-r1_lsr_i rsb_r0-r2_i	mvn_r1-r0 rsb_r2-r2-r3_lsr_i and_r2-r2-r1_lsr_i rsb_r0-r2_i
eor_r0-r0-r1_ror_i mvn_r2-r0 sub_r1-r2_i mov_r3-r1 add_r0-r1-r3	eor_r0-r0-r1_ror_i mvn_r2-r0 sub_r1-r2_i add_r0-r1-r1
mov_r0-r1 eor_r1-r0-r1_lsl_i mvn_r0-r1 rsb_r2-r0-r1	mvn_r2-r1_lsl_i eor_r2-r2-r2_lsl_i
tst_r0_i mvn_eq_r1-r2 sub_r1-r1-r2 orr_r1-r3-r1	unk
sub_r0-r0-r1 mvn_r2-r3 orr_r1-r2-r1 rsb_r2-r0-r1_asr_i add_r1-r2-r0_ror_i	sub_r0-r0-r1 unk rsb_r2-r0-r2_asr_i add_r1-r2-r0_ror_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i rsb_r0-r0-r2 rsb_r2-r0-r1_lsl_i	mov_r1_i rsb_r0-r0-r2 rsb_r2-r0-r1_lsl_i
sub_r0-r1-r0 mov_r2-r1 add_r2-r2-r0 rsb_r1-r2-r3	rsb_r2-r3-r1_lsl_i rsb_r1-r2-r0
orr_r0-r1-r2 sub_r2-r3-r0 rsb_r1-r2-r1_lsl_i and_r3-r1-r0 and_r0-r3-r1	orr_r0-r1-r2 sub_r2-r3-r0 rsb_r1-r2-r1_lsl_i and_r0-r1-r0
orr_r0-r1-r2 add_r2-r0_i rsb_r1-r3-r1 and_r1-r1-r2 rsb_r0-r2-r1	orr_r2-r1-r2 rsb_r1-r3-r1 and_r1-r1-r2 rsb_r0-r2-r1
rsb_r0-r1_i rsb_r2-r0-r1 mvn_r1-r2 orr_r1-r1-r0_lsr_i	rsb_r0-r1_i mov_r2-r0_lsr_i unk
rsb_r0-r1-r0 mvn_r2-r0 sub_r3-r2-r0 mov_r2-r3	rsb_r0-r1-r0 mvn_r2-r0_lsl_i
mvn_r0-r1 add_r2-r0-r0 add_r0-r2_i orr_r1-r0-r2	mvn_r2-r1 add_r1-r2-r2
rsb_r0-r0-r1_lsl_i and_r1-r1-r2_lsr_i rsb_r1-r0-r1_asr_i add_r0-r0-r1	eor_r0-r2-r2
add_r0-r1-r2 sub_r1-r3_i orr_r2-r0-r1 sub_r1-r1-r3 sub_r0-r2-r1	add_r0-r1-r2 sub_r1-r3_i orr_r2-r0-r1 add_r0-r2_i
add_r0-r1-r0 mov_r1-r0 rsb_r0-r0-r1_lsr_i mov_r2-r0	add_r2-r0-r1 rsb_r2-r2-r2_lsr_i
orr_r0-r1-r2 mov_r2-r0 rsb_r2-r2-r0_asr_i rsb_r0-r2-r0_lsl_i sub_r2-r3-r0	orr_r0-r1-r2 rsb_r2-r0-r0_asr_i rsb_r0-r2-r0_lsl_i sub_r2-r3-r0
mvn_r0-r1 orr_r0-r0-r2 mov_r3-r0 mvn_r1-r3	bic_r1-r1-r2
and_r0-r1-r0 and_r1-r2-r0 rsb_r0-r1_i add_r1-r1-r0 and_r2-r1_i	mov_r2_i
rsb_r0-r1-r0 and_r1-r2-r0 rsb_r3-r0-r3_lsr_i and_r0-r0-r1 add_r0-r3-r0	rsb_r0-r1-r0 and_r1-r2-r0 rsb_r3-r0-r3_lsr_i add_r0-r3-r1
eor_r0-r1-r0_lsl_i rsb_r0-r1-r0 orr_r2-r1-r0 add_r3-r2-r0	bic_r3-r1-r0_lsl_i
tst_r0_i mvn_eq_r0-r1 orr_r2-r0-r2 and_r2-r0-r2 add_r3-r3-r2	mvn_r0-r1 add_r3-r3-r0
mvn_r0-r1 orr_r2-r1-r0 rsb_r0-r2-r3 sub_r2-r0-r2 add_r1-r2-r2	mvn_r2_i sub_r1-r3-r2_lsl_i add_r1-r1-r1
and_r0-r1-r2 and_r1-r2-r0 orr_r3-r2-r1 and_r3-r2-r3	and_r3-r2-r2
add_r0-r1-r0 orr_r2-r2-r1 add_r3-r0-r2_ror_i mov_r2-r3	add_r0-r1-r0 orr_r2-r2-r1 add_r2-r0-r2_ror_i
orr_r0-r0-r1 mvn_r2-r0 mvn_r1-r2 mvn_r3-r1	orr_r0-r0-r1 mvn_r3-r0
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i add_r1-r0_i rsb_r1-r2-r1_asr_i	mov_r2_i add_r1-r0_i rsb_r1-r2-r1_asr_i
cmp_r0-r1 rsb_hi_r0-r2-r0 mvn_eq_r0-r1 eor_r0-r0-r3 orr_r1-r0-r3	cmp_r0-r1 rsb_hi_r0-r2-r0 mvn_eq_r0-r0 orr_r1-r0-r3
rsb_r0-r0-r1_ror_i add_r1-r2-r3_ror_i mov_r2-r0 eor_r3-r2-r1	rsb_r0-r0-r1_ror_i add_r1-r2-r3_ror_i eor_r3-r0-r1
tst_r0-r1 rsb_ne_r2-r0-r1 rsb_eq_r2-r0-r1 sub_r3-r3-r2_ror_i	rsb_r2-r0-r1 sub_r3-r3-r2_ror_i
mov_r0-r1 sub_r2-r3-r1 and_r1-r2-r3 sub_r2-r0-r1 mov_r1-r2	mov_r0-r1 sub_r2-r3-r1 and_r1-r2-r3 rsb_r1-r1-r0
sub_r0-r1-r2_lsr_i add_r0-r0-r2 add_r3-r0-r0 mvn_r1-r3	sub_r0-r1-r2_lsr_i add_r0-r0-r2 mvn_r1-r0_lsl_i
mov_r0-r1 tst_r2-r0 mov_eq_r2-r0_ror_i sub_r1-r2-r3	tst_r2-r1 mov_eq_r2-r1_ror_i sub_r1-r2-r3
eor_r0-r0_i mvn_r1-r0 and_r1-r0-r1 eor_r2-r1_i	mov_r2_i
add_r0-r1-r2 mov_r2-r0 orr_r0-r2_i add_r0-r0_i	add_r0-r1-r2 orr_r0-r0_i
rsb_r0-r1-r2_lsr_i add_r1-r3-r0 sub_r0-r1-r0 sub_r2-r0-r1	add_r2-r1-r2_asr_i
rsb_r0-r1-r2_lsr_i sub_r1-r0-r2_asr_i sub_r0-r3-r2 and_r0-r0-r1 mov_r3-r0	rsb_r0-r1-r2_lsr_i sub_r1-r0-r2_asr_i sub_r0-r3-r2 and_r3-r0-r1
mov_r0-r1 mvn_r2-r1 sub_r0-r2-r0 mvn_r2-r0	lsl_r2-r1_i
sub_r0-r1-r2 sub_r0-r0-r1 sub_r3-r0-r3 eor_r0-r3-r1	rsb_r0-r2_i sub_r3-r0-r3 eor_r0-r3-r1
tst_r0_i mov_ne_r0-r1 mov_eq_r0-r2 orr_r3-r1-r0 sub_r0-r1-r3 add_r3-r0-r3	asr_r3-r1_i
cmp_r0_i sub_cc_r1-r0-r1 cmp_r1_i sub_cc_r2-r1-r2_ror_i and_r2-r2-r1	cmp_r0_i cmp_r1_i and_r2-r2-r1
cmp_r0-r1 mvn_eq_r1-r2 and_r3-r1-r2 orr_r3-r3-r1 eor_r2-r1-r3	eor_r2-r3-r3
sub_r0-r1-r2_asr_i rsb_r1-r2-r0 orr_r3-r2-r1 add_r3-r3_i mov_r2-r3	sub_r0-r1-r2_asr_i rsb_r1-r2-r0 orr_r3-r2-r1 and_r2-r3-r3
cmp_r0_i mvn_ge_r1-r2 mvn_r0-r1 mvn_r1-r0	cmp_r0_i mvn_ge_r1-r2
add_r0-r1-r0 mvn_r2-r0 sub_r3-r1-r2 sub_r2-r1-r3	add_r0-r1-r0 mvn_r2-r0
tst_r0-r1 mov_eq_r2-r0 eor_r2-r2-r1 orr_r3-r2-r1 mov_r0-r1 add_r0-r3-r0	tst_r0-r1 mov_eq_r2-r0 orr_r3-r2-r1 add_r0-r3-r1
tst_r0-r1 sub_ne_r2-r1-r0 sub_r3-r0-r1 orr_r0-r2_i add_r2-r3-r0_ror_i	tst_r0-r1 sub_ne_r2-r1-r0 sub_r3-r0-r1 add_r2-r3-r2_ror_i
cmp_r0-r1 mov_cc_r2-r0 eor_r0-r0-r3 sub_r2-r2_i sub_r1-r2-r0	cmp_r0-r1 mov_cc_r2-r0 eor_r0-r0-r3 sub_r1-r2-r0
and_r0-r1-r2 and_r1-r1-r0 orr_r3-r1-r2 mov_r0-r2_lsl_i sub_r1-r0-r3	rsb_r1-r2-r2_lsl_i
tst_r0_i sub_ne_r1-r1-r2 sub_eq_r1-r0-r3_lsr_i rsb_r0-r1-r2	sub_r1-r0-r3_lsr_i rsb_r0-r1-r2
tst_r0_i add_ne_r1-r1-r2_lsr_i add_eq_r1-r3_i sub_r0-r2-r1 mvn_r3-r0	rsb_r3-r2-r3
mvn_r0-r1 sub_r2-r0-r1 eor_r1-r2-r1 sub_r3-r1-r0	mvn_r0-r1 eor_r1-r0-r1_lsl_i sub_r3-r1-r0
tst_r0_i mov_ne_r1-r2 mvn_r0-r1 mov_r2-r0	mvn_r2-r1
sub_r0-r1-r0 eor_r2-r2-r0 mvn_r3-r2 rsb_r2-r3-r0 sub_r0-r2-r0	sub_r0-r1-r0 eor_r3-r0-r2 add_r0-r3_i
tst_r0-r1 sub_ne_r1-r1-r0_lsl_i orr_r2-r1_i add_r3-r2-r2 rsb_r3-r1-r3_lsl_i mvn_r2-r3	tst_r0-r1 mov_ge_r0-r0_lsl_i rsb_r3-r1-r0_lsl_i mvn_r2-r3
tst_r0-r1 mov_eq_r2_i mov_r3-r2 rsb_r3-r3-r1 and_r3-r3-r1	tst_r0-r1 mov_ge_r2_i rsb_r3-r2-r1 and_r3-r3-r1
rsb_r0-r1-r0 rsb_r0-r0-r2_asr_i and_r3-r0_i mvn_r0-r3	mvn_r0_i
tst_r0-r1 sub_eq_r0-r0-r1_lsr_i mov_r2-r1 eor_r1-r0-r2 add_r0-r1-r0_lsl_i	tst_r0-r1 sub_ls_r0-r0-r1_lsr_i eor_r1-r0-r1 add_r0-r1-r0_lsl_i
eor_r0-r1-r2 add_r1-r0-r0 add_r1-r1-r0 rsb_r1-r3-r1 sub_r0-r3-r1	eor_r0-r1-r2 add_r1-r0-r0_lsl_i rsb_r0-r1-r3_lsl_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i eor_r2-r2-r1	tst_r0-r1 mov_ne_r1_i eor_ne_r2-r1-r2
mvn_r0-r1 rsb_r2-r3-r0 sub_r2-r2-r3 mov_r1-r2	mvn_r0-r1 sub_r1-r0-r3_lsl_i
sub_r0-r0-r1_lsl_i eor_r2-r3-r0 sub_r1-r0-r1_ror_i and_r0-r2-r1 eor_r3-r1-r0	add_r0-r0-r1_lsl_i sub_r1-r0-r1_ror_i eor_r2-r3-r0 bic_r3-r1-r2
and_r0-r0-r1_asr_i sub_r2-r1-r0 add_r3-r2-r0 sub_r0-r2-r3	and_r0-r0-r1_asr_i rsb_r2-r1-r1 sub_r0-r2-r0
eor_r0-r1-r0 mov_r2-r1 rsb_r3-r0-r2 mov_r1-r3_asr_i	eor_r0-r1-r0 rsb_r3-r0-r1 mov_r1-r3_asr_i
rsb_r0-r1-r2 mov_r3-r0 rsb_r0-r0-r3_ror_i add_r1-r0-r0	rsb_r0-r1-r2 rsb_r0-r0-r0_asr_i add_r1-r0-r0
orr_r0-r1-r2 mvn_r2-r0 orr_r3-r1-r2 rsb_r0-r0-r3_asr_i add_r0-r0_i	orr_r0-r1-r2 mvn_r2-r0 orr_r3-r1-r2 rsb_r0-r0-r3_asr_i
add_r0-r1-r2 add_r1-r2_i add_r3-r0_i rsb_r3-r1-r3	sub_r3-r1_i
tst_r0-r1 mov_eq_r0_i eor_r1-r0-r1_lsr_i mov_r2-r1 mov_r3-r2 sub_r0-r1-r3	mov_r0_i
add_r0-r0-r1_lsl_i add_r1-r2-r2_lsl_i mov_r3-r0 rsb_r2-r3_i add_r2-r1-r2	add_r0-r0-r1_lsl_i add_r1-r2-r2_lsl_i rsb_r2-r0_i add_r2-r1-r2
rsb_r0-r0-r1_asr_i mov_r1-r2 sub_r2-r1-r0_ror_i add_r3-r2-r2	rsb_r0-r0-r1_asr_i sub_r2-r2-r0_ror_i add_r3-r2-r2
cmp_r0-r1 sub_ne_r1-r1_i sub_eq_r1-r2-r3 mov_r2-r1 rsb_r3-r0-r2_lsr_i	cmp_r0-r1 sub_eq_r1-r2-r3 mov_r2-r1 rsb_r3-r0-r2_lsr_i
add_r0-r1-r2 mvn_r3-r2 orr_r1-r0-r3 add_r3-r1_i	add_r0-r1-r2 unk add_r3-r1_i
tst_r0-r1 add_eq_r1-r2-r2 mov_r2-r1 eor_r0-r0-r2	tst_r0-r1 add_ls_r1-r2-r2 eor_r0-r0-r1
tst_r0_i sub_eq_r0-r1-r2 sub_r0-r2-r0	sub_r0-r1-r2 sub_r0-r2-r0
sub_r0-r0-r1 sub_r2-r0_i sub_r0-r2-r0 orr_r1-r0-r3	mov_r1-r3
sub_r0-r1_i sub_r2-r0-r2_asr_i eor_r0-r2-r0_lsl_i sub_r2-r2-r0 sub_r0-r2-r0	sub_r0-r1_i sub_r2-r0-r2_asr_i eor_r0-r2-r0_lsl_i sub_r0-r2-r0_lsl_i
sub_r0-r0-r1 sub_r2-r3-r0 mov_r3-r0 rsb_r3-r2-r3	sub_r0-r0-r1 sub_r2-r3-r0 rsb_r3-r2-r0
add_r0-r1-r2 rsb_r2-r0_i add_r2-r1-r2_asr_i mov_r0-r2 mov_r3-r0	add_r0-r1-r2 rsb_r2-r0_i add_r3-r1-r2_asr_i
rsb_r0-r0-r1_asr_i add_r1-r2-r0 mov_r2-r1 rsb_r3-r3-r2 rsb_r3-r1-r3	rsb_r3-r3_i
tst_r0_i sub_ne_r0-r0-r1_lsr_i sub_eq_r0-r0_i rsb_r1-r0-r1_ror_i rsb_r0-r2-r1_lsl_i	sub_r0-r0_i rsb_r1-r0-r1_ror_i rsb_r0-r2-r1_lsl_i
and_r0-r0-r1 rsb_r1-r1-r2 add_r3-r0-r1 rsb_r1-r0-r3	rsb_r1-r1-r2
orr_r0-r1-r2 add_r1-r0-r2 sub_r2-r1-r0 rsb_r0-r2-r0	bic_r0-r1-r2
tst_r0-r1 mvn_ne_r0-r1 mvn_r2-r0 and_r3-r1-r2	and_r3-r1-r1
tst_r0-r1 add_ne_r1-r1-r2 add_r0-r1-r2 sub_r1-r0-r2	tst_r0-r1 add_ne_r1-r1-r2
mvn_r0-r1 mvn_r2-r0 add_r0-r1-r0 sub_r0-r2-r0	add_r0-r1_i
rsb_r0-r1-r0_lsr_i rsb_r1-r0-r2 rsb_r2-r1-r2 mov_r0-r2_lsr_i sub_r2-r0-r3	rsb_r0-r1-r0_lsr_i rsb_r2-r3-r0_lsr_i
orr_r0-r0-r1 cmp_r1_i orr_cs_r2-r0-r1 eor_r2-r1-r2	cmp_r1_i orr_cs_r2-r0-r1 eor_r2-r1-r2
tst_r0-r1 add_eq_r0-r2-r2 mov_ne_r0_i orr_r3-r3-r0	tst_r0-r1 add_eq_r0-r2-r2 orr_eq_r3-r0-r3
add_r0-r1-r2 sub_r2-r0_i sub_r1-r0-r2 mov_r2-r1	mov_r2_i
eor_r0-r1-r2_lsl_i sub_r3-r3-r0_lsr_i eor_r1-r0-r3_ror_i mov_r3-r0 sub_r3-r1-r3	eor_r0-r1-r2_lsl_i sub_r3-r3-r0_lsr_i eor_r1-r0-r3_ror_i sub_r3-r1-r0
rsb_r0-r1-r2 rsb_r1-r3-r2 add_r3-r1-r0 orr_r1-r3_i	rsb_r0-r1-r2 rsb_r1-r3-r2 add_r1-r1-r0
add_r0-r1-r2 mvn_r1-r0 eor_r0-r1-r0 rsb_r0-r0_i	mov_r0_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 tst_r0_i eor_eq_r2-r1-r2 mov_r1-r2	mov_r0-r0 mvn_eq_r1-r0 tst_r0_i eor_eq_r2-r1-r2 mov_r1-r2
tst_r0_i sub_ne_r1-r2-r3_lsl_i sub_r3-r2-r1 rsb_r3-r3-r2 sub_r3-r2-r3	sub_r3-r2-r1
add_r0-r1-r2 mvn_r1-r2 orr_r2-r0-r1 mvn_r1-r2	add_r0-r1-r2 bic_r1-r2-r0
sub_r0-r1-r2 rsb_r2-r0_i rsb_r3-r0-r2 and_r2-r3_i	mov_r2_i
tst_r0-r1 add_ne_r2-r2-r3 sub_r1-r2-r1 sub_r0-r1-r2 mov_r3-r0	sub_r1-r2-r1 sub_r0-r1-r2 mov_r3-r0
cmp_r0-r1 add_ne_r1-r1_i mvn_cs_r1-r2 add_r0-r2-r1 sub_r1-r3-r2 sub_r1-r1-r0	cmp_r0-r1 mvn_cs_r1-r2 add_r0-r2-r1 sub_r1-r3-r2 sub_r1-r1-r0
add_r0-r1-r2 sub_r0-r0-r2 orr_r0-r1-r0 rsb_r0-r1-r0	rsb_r0-r0-r0
sub_r0-r1-r2 rsb_r0-r1-r0 add_r2-r1-r3 sub_r1-r2-r1 sub_r1-r0-r1	rsb_r0-r2_i rsb_r1-r3-r0
cmp_r0_i mvn_eq_r1-r0 mvn_ge_r1-r0 add_r1-r0-r1	cmp_r0_i mvn_ge_r1-r0 add_r1-r0-r1
orr_r0-r0-r1_lsl_i sub_r2-r0-r3 sub_r2-r0-r2 and_r0-r2-r1_asr_i	and_r0-r3-r1_asr_i
sub_r0-r1-r2_lsr_i rsb_r1-r0-r1 rsb_r0-r2-r1 and_r1-r0-r3 rsb_r0-r2-r1	rsb_r0-r2-r2_lsr_i and_r1-r0-r3 rsb_r0-r2-r1
orr_r0-r1-r2 add_r1-r2_i sub_r1-r2-r1 rsb_r2-r3-r1 sub_r0-r0-r2	orr_r0-r1-r2 mvn_r2-r3 sub_r0-r0-r2
orr_r0-r1_i rsb_r1-r2_i orr_r3-r0_i add_r3-r3-r1	orr_r3-r1_i rsb_r1-r2_i add_r3-r3-r1
tst_r0_i add_ne_r1-r2-r0 sub_r0-r1-r2 eor_r2-r2-r1 rsb_r3-r2-r0	sub_r0-r1-r2 eor_r2-r2-r1 rsb_r3-r2-r0
add_r0-r0-r1 orr_r0-r0-r2 and_r3-r2_i sub_r2-r0-r3 orr_r2-r2-r3	add_r0-r0-r1 orr_r2-r0-r2
tst_r0_i sub_eq_r1-r1_i add_r0-r1-r0_asr_i sub_r2-r1-r0 rsb_r2-r2-r0	add_r0-r1-r0_asr_i rsb_r2-r1-r0_lsl_i
tst_r0_i sub_ne_r0-r1-r0 sub_eq_r0-r0-r1 add_r2-r0-r2 mvn_r3-r2 rsb_r3-r2-r3	sub_r0-r0-r1 add_r2-r0-r2 mvn_r3-r2_lsl_i
add_r0-r1-r1 orr_r2-r3-r0 and_r1-r3-r2 mvn_r0-r1	mvn_r0-r3
sub_r0-r1-r0 sub_r0-r1-r0 rsb_r2-r1-r0_lsr_i rsb_r3-r2_i	rsb_r2-r1-r0_lsr_i rsb_r3-r2_i
tst_r0_i sub_ne_r1-r2_i sub_r3-r1-r0 eor_r0-r3-r2	sub_r3-r1-r0 eor_r0-r3-r2
add_r0-r0-r1 mvn_r2-r0 and_r2-r0-r2 sub_r2-r2_i	mvn_r2_i
and_r0-r1-r0 sub_r2-r0-r2 add_r3-r2-r0 mov_r0-r3	and_r0-r1-r0 rsb_r0-r2-r0_lsl_i
rsb_r0-r1-r0_asr_i mvn_r2-r0 mvn_r1-r2 sub_r3-r1-r2_ror_i and_r0-r3-r1	rsb_r0-r1-r0_asr_i mvn_r2-r0 sub_r3-r0-r2_ror_i and_r0-r3-r0
orr_r0-r1-r0 mov_r2-r1 add_r3-r0-r1 rsb_r1-r2-r3_lsl_i mvn_r2-r1	orr_r2-r0-r1 add_r1-r1-r2_lsl_i mvn_r2-r1
tst_r0_i mov_ne_r0_i mov_eq_r0_i sub_r1-r0_i sub_r0-r1-r2 eor_r3-r2-r0_asr_i sub_r0-r3-r2	mov_r0_i rsb_r0-r2_i eor_r3-r2-r0_asr_i sub_r0-r3-r2
add_r0-r1-r1 sub_r0-r0-r2 orr_r0-r2-r0 add_r3-r0_i	rsb_r0-r2-r1_lsl_i orr_r3-r0-r2
sub_r0-r0-r1 add_r2-r2-r2_asr_i sub_r0-r0-r2 rsb_r1-r0_i	sub_r0-r0-r1 add_r2-r2-r2_asr_i sub_r1-r2-r0
cmp_r0-r1 sub_ne_r0-r2_i sub_r0-r0_i mov_r3-r0 orr_r3-r0-r3	cmp_r0-r1 sub_ne_r0-r2_i sub_r0-r0_i mov_r3-r0
cmp_r0_i orr_cc_r1-r2-r3_ror_i orr_cs_r1-r2-r1_lsr_i add_r2-r1-r2 eor_r3-r2-r3 sub_r0-r3_i	orr_r1-r2-r1_lsr_i add_r2-r1-r2 eor_r0-r2-r3
tst_r0_i and_ne_r1-r2-r0 and_r3-r1-r2 add_r0-r0-r3_ror_i	and_r3-r1-r2 add_r0-r0-r3_ror_i
mvn_r0-r1 add_r0-r0_i rsb_r2-r0-r3_lsr_i mov_r1-r2	mvn_r0-r1 add_r0-r0_i rsb_r1-r0-r3_lsr_i
cmp_r0_i mov_ne_r0_i mov_eq_r0_i add_r1-r2-r2 add_r1-r1-r1_lsl_i sub_r1-r0-r1	add_r1-r2-r2 add_r1-r1-r1_lsl_i rsb_r1-r1_i
eor_r0-r1-r2 rsb_r3-r2-r0 eor_r2-r3-r1_lsl_i eor_r2-r2_i orr_r2-r0-r2_lsl_i	eor_r0-r1-r2 eor_r2-r1_i orr_r2-r0-r2_lsl_i
add_r0-r0-r1 orr_r0-r0_i rsb_r2-r1-r0 rsb_r1-r2-r3_lsr_i add_r1-r1_i	rsb_r1-r0-r3_lsr_i add_r1-r1_i
sub_r0-r1-r0 mov_r1-r2 sub_r0-r0-r1_lsr_i mvn_r1-r0 orr_r0-r1-r0_lsr_i	sub_r0-r1-r0 sub_r0-r0-r2_lsr_i mvn_r1-r0 orr_r0-r1-r0_lsr_i
rsb_r0-r0-r1 mov_r1-r0 mvn_r2-r1 mov_r0-r3 orr_r0-r0-r2	rsb_r0-r0-r1 unk
tst_r0-r1 add_ne_r1-r0-r0 eor_r2-r1-r3_lsl_i and_r1-r1-r2 orr_r1-r1-r2	tst_r0-r1 add_ne_r1-r0-r0 eor_r1-r1-r3_lsl_i
add_r0-r1-r1 rsb_r1-r2-r3 sub_r2-r1-r0_lsl_i add_r2-r2-r0 sub_r3-r2-r0	add_r0-r1-r1 rsb_r1-r2-r3 add_r2-r0-r1 sub_r3-r2-r0
tst_r0_i and_ne_r1-r2_i and_eq_r1-r1-r3 rsb_r2-r0-r2_lsr_i orr_r0-r2-r1 sub_r0-r0_i	tst_r1_i and_ls_r1-r1-r3 rsb_r2-r0-r2_lsr_i add_ne_r1-r2_i orr_r0-r2-r1
rsb_r0-r1-r2_lsl_i mov_r2-r3 add_r0-r2-r0 orr_r0-r2-r0	rsb_r0-r1-r2_lsl_i add_r0-r3-r0 orr_r0-r3-r0
cmp_r0_i mov_cc_r1-r0 sub_r2-r3-r2_ror_i sub_r3-r2-r1_lsr_i orr_r0-r3-r1	sub_r2-r3-r2_ror_i sub_r3-r2-r1_asr_i orr_r0-r3-r1
rsb_r0-r1-r0_lsr_i orr_r2-r0-r3 mvn_r3-r2 mov_r2-r3 sub_r1-r2-r3	eor_r1-r2-r2
rsb_r0-r1-r0_ror_i add_r1-r2-r2 sub_r1-r1-r0 add_r1-r2-r1	rsb_r0-r1-r0_ror_i rsb_r1-r0-r2_lsl_i add_r1-r2-r1
rsb_r0-r1-r0_ror_i orr_r1-r0-r1 mov_r2-r1 rsb_r3-r2-r0 rsb_r3-r0-r3_asr_i	rsb_r0-r1-r0_ror_i orr_r1-r0-r1 rsb_r3-r1-r0 rsb_r3-r0-r3_asr_i
rsb_r0-r0_i add_r1-r2-r0 mov_r0-r2 sub_r1-r1-r0_lsl_i	rsb_r0-r0_i sub_r1-r0-r2
rsb_r0-r1-r0_asr_i mvn_r2-r0 rsb_r2-r3-r2 rsb_r1-r2-r3	rsb_r0-r1-r0_asr_i mvn_r2-r0 rsb_r1-r2-r3_lsl_i
cmp_r0_i rsb_cs_r1-r1-r2_lsl_i mvn_r0-r1 orr_r2-r1-r0	mvn_r2_i
and_r0-r1-r2 rsb_r1-r1-r0 sub_r3-r3_i orr_r3-r3-r1_lsl_i	and_r0-r1-r2 rsb_r1-r1-r0 orr_r3-r3-r1_lsl_i
rsb_r0-r1-r2 add_r0-r0-r1 orr_r1-r2-r0 rsb_r2-r2-r1	sub_r2-r1-r1
add_r0-r0-r1 mov_r2-r0 sub_r2-r3-r2 rsb_r2-r2-r3_asr_i	add_r0-r0-r1 sub_r2-r3-r0 rsb_r2-r2-r3_asr_i
orr_r0-r1-r2 cmp_r2-r0 eor_hi_r3-r2-r0 mvn_r2-r3	mvn_r2-r3
add_r0-r1-r1 eor_r2-r0_i mov_r0-r2 add_r0-r2-r0 sub_r2-r0_i	add_r0-r1-r1 eor_r2-r0_i add_r0-r2-r2 sub_r2-r0_i
tst_r0_i rsb_ne_r1-r1-r2 rsb_r3-r2-r3 orr_r1-r3-r1	rsb_r3-r2-r3 orr_r1-r3-r1
rsb_r0-r0-r1_ror_i eor_r1-r2-r3_lsl_i sub_r2-r0-r1_lsl_i sub_r0-r2_i and_r1-r0-r2	rsb_r0-r0-r1_ror_i eor_r1-r2-r3_lsl_i sub_r2-r0-r1_lsl_i orr_r1-r2-r2
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r0 eor_r0-r2-r1_lsl_i sub_r3-r3-r0_lsl_i rsb_r2-r2-r3	sub_r3-r3-r2_lsl_i rsb_r2-r2-r3
cmp_r0-r1 mov_ge_r0_i eor_r2-r0_i mov_r3-r0 rsb_r0-r2-r3 add_r0-r3-r0	cmp_r0-r1 mov_ge_r0_i
mov_r0-r1_lsr_i mov_r2-r0 mvn_r1-r2 sub_r1-r1-r2 sub_r0-r0-r1_lsl_i	mov_r0-r1_lsr_i mvn_r1-r0_ror_i sub_r0-r0-r1_lsl_i
and_r0-r1-r0 mov_r2-r0 and_r0-r2-r0_ror_i and_r2-r0_i	and_r0-r1-r0 and_r0-r0-r0_ror_i and_r2-r0_i
add_r0-r1-r2 orr_r2-r2-r0 eor_r1-r0-r2 mvn_r3-r1	add_r0-r1-r2 orr_r2-r2-r0 unk
tst_r0-r1 mvn_ne_r2-r1 sub_eq_r2-r1-r3 sub_r3-r2-r0 rsb_r0-r3-r1_lsr_i add_r3-r3-r0 rsb_r3-r0-r3	tst_r1-r0 mvn_r2-r1 sub_ls_r2-r1-r3 sub_r3-r2-r0
cmp_r0_i eor_cc_r0-r0-r1 sub_ne_r0-r1-r2 sub_r2-r3-r0 orr_r3-r2-r1_lsl_i sub_r3-r3-r2	cmp_r0_i sub_ne_r0-r1-r2 sub_r2-r3-r0 orr_r3-r2-r1_lsl_i bic_r3-r3-r2
add_r0-r1-r2 rsb_r0-r1-r0 eor_r2-r3-r0 mvn_r0-r2	eor_r2-r3-r2 mvn_r0-r2
orr_r0-r0-r1 rsb_r2-r1-r0 add_r3-r2-r3_lsl_i sub_r0-r3-r2	lsl_r0-r3_i
and_r0-r1-r2_lsl_i mov_r1-r0 add_r1-r1_i mvn_r0-r1	and_r0-r1-r2_lsl_i eor_r1-r0_i mvn_r0-r1
orr_r0-r0-r1 add_r0-r0-r0 mvn_r2-r0 and_r3-r2-r0	eor_r3-r0-r0
rsb_r0-r1-r2 mvn_r2-r0 sub_r0-r2_i add_r2-r0_i	rsb_r0-r1-r2 mvn_r2-r0 sub_r2-r2_i
mov_r0-r1 mvn_r1-r2 rsb_r3-r1_i sub_r1-r3-r0	mvn_r0-r2 rsb_r3-r1_i sub_r1-r3-r0
rsb_r0-r1-r2 sub_r2-r2-r0 add_r3-r2-r3 rsb_r0-r3-r1 mov_r2-r0	sub_r2-r3-r3_lsl_i
eor_r0-r1-r0 add_r2-r0-r1 sub_r3-r2-r1 eor_r3-r3-r1	mov_r3-r0
sub_r0-r1-r2 add_r1-r1_i eor_r0-r0-r1 rsb_r3-r0_i sub_r1-r3_i	sub_r0-r1-r2 add_r1-r1_i mvn_r3-r1 eor_r1-r0-r3
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 and_r1-r0_i rsb_r3-r2-r1	add_r3-r0_i
mvn_r0-r1 and_r2-r0-r2 mov_r1-r2 rsb_r3-r2-r1	bic_r3-r1-r1
mvn_r0-r1 orr_r2-r0-r1 mov_r0-r1 eor_r2-r2-r0	mvn_r2-r1
rsb_r0-r1-r0_lsr_i orr_r2-r3-r2 add_r3-r0-r2 sub_r3-r0-r3	orr_r2-r3-r2 add_r3-r0-r2 sub_r3-r0-r3
tst_r0_i add_ne_r0-r0-r0 mvn_eq_r0-r1 and_r2-r0-r1	and_r2-r0_i
tst_r0_i rsb_ne_r0-r1-r2_ror_i rsb_eq_r0-r3-r2 eor_r3-r0-r2	rsb_r0-r3-r2 eor_r3-r0-r2
tst_r0_i mov_ne_r0-r1_lsl_i mov_eq_r0_i and_r2-r1-r0	and_r2-r1_i
orr_r0-r1-r0 and_r1-r2-r0 mvn_r0-r3 and_r1-r2-r1 eor_r3-r0-r1_lsl_i	orr_r0-r1-r0 and_r1-r2-r0 mvn_r0-r3 eor_r3-r0-r1_lsl_i
tst_r0-r1 rsb_ne_r0-r1-r2_asr_i rsb_r1-r0-r1 add_r2-r1-r2 sub_r0-r2-r1	ror_r0-r2_i
tst_r0-r1 rsb_eq_r0-r2-r0_lsr_i sub_ne_r0-r1-r2_ror_i sub_r0-r0-r1 orr_r1-r0_i mov_r2-r1	tst_r0-r1 rsb_eq_r0-r2-r0_lsr_i sub_ne_r0-r1-r2_ror_i sub_r0-r0-r1 mov_r2-r0
orr_r0-r1-r0 rsb_r1-r0-r2_asr_i add_r2-r3-r3 sub_r3-r3-r2 and_r2-r3-r1	orr_r0-r1-r0 rsb_r1-r0-r2_asr_i rsb_r3-r3_i and_r2-r3-r1
mov_r0-r1 and_r2-r2_i add_r1-r0-r2 eor_r3-r1-r3	and_r2-r2_i add_r1-r1-r2 eor_r3-r1-r3
add_r0-r1-r1 sub_r2-r2-r3 and_r1-r0-r2 mov_r2-r1 eor_r3-r1-r2	eor_r3-r1-r1
orr_r0-r1-r2_lsl_i and_r2-r3-r0 sub_r1-r2-r3 sub_r2-r1-r0 rsb_r1-r0-r2	orr_r0-r1-r2_lsl_i and_r2-r3-r0 sub_r1-r2-r3 sub_r1-r1-r0_lsl_i
orr_r0-r1-r0 and_r1-r1_i rsb_r2-r0-r1 rsb_r2-r3-r2_lsl_i mvn_r0-r2	orr_r0-r1-r0 rsb_r2-r3-r0_lsl_i mvn_r0-r2
sub_r0-r0-r1_ror_i orr_r2-r3-r0 mvn_r0-r2 mov_r2-r0	sub_r0-r0-r1_ror_i orr_r2-r3-r0 mvn_r2-r2
cmp_r0-r1 mvn_cc_r2-r3 mvn_cs_r2-r3 sub_r0-r2_i	mvn_r2-r3 sub_r0-r2_i
orr_r0-r0-r1_asr_i orr_r1-r0-r2 orr_r1-r0-r1 sub_r1-r1-r0 mvn_r2-r1	orr_r0-r0-r1_asr_i orr_r1-r0-r2 sub_r1-r1-r0 mvn_r2-r1
sub_r0-r1-r0 mov_r1-r0 orr_r2-r0-r1 rsb_r3-r2-r1_lsr_i	sub_r0-r1-r0 rsb_r3-r0-r0_lsr_i
sub_r0-r0-r1 and_r2-r0_i orr_r3-r2-r0 add_r1-r3-r0	sub_r0-r0-r1 add_r1-r0-r0
and_r0-r1-r0 mov_r2-r0 sub_r1-r0-r2_ror_i mov_r0-r1	and_r0-r1-r0 sub_r0-r0-r0_ror_i
eor_r0-r1-r0 sub_r0-r0_i rsb_r1-r1_i and_r2-r0-r1 orr_r2-r2-r1	rsb_r2-r1_i
tst_r0-r1 sub_ne_r0-r0_i mov_r1-r0	mov_r1-r0
tst_r0-r1 mvn_ne_r0-r1 rsb_r2-r0-r2_lsr_i mov_r3-r0 and_r0-r2-r3	tst_r0-r1 mvn_ne_r0-r1 rsb_r2-r0-r2_lsr_i and_r0-r2-r0
sub_r0-r1-r0 and_r2-r2-r0 sub_r0-r0-r2 mov_r2-r0	sub_r0-r1-r0 bic_r2-r0-r2
add_r0-r1-r2 tst_r3-r0 add_ne_r0-r1-r2 orr_r3-r1-r0	add_r0-r1-r2 orr_r3-r1-r0
rsb_r0-r0-r1 eor_r2-r0-r1 mov_r0-r2 and_r3-r0-r2 rsb_r1-r3-r2	sub_r1-r3-r3
cmp_r0-r1 add_eq_r0-r0-r1 sub_r2-r2-r1 add_r1-r0-r2	cmp_r0-r1 sub_ne_r2-r2-r1 add_r1-r0-r2
rsb_r0-r0-r1_ror_i mvn_r2-r0 eor_r3-r3-r1 orr_r1-r3-r1 rsb_r3-r1-r2_lsl_i	rsb_r0-r0-r1_lsr_i mvn_r2-r0 orr_r1-r3-r1 rsb_r3-r1-r2_lsl_i
sub_r0-r1-r0 and_r1-r2-r0_lsl_i and_r3-r1_i rsb_r2-r3-r1	sub_r0-r1-r0 and_r1-r2-r0_lsl_i bic_r2-r1_i
tst_r0_i add_ne_r1-r0-r2 add_eq_r1-r2-r0 and_r1-r1-r3	add_r1-r2-r0 and_r1-r1-r3
sub_r0-r1-r0_ror_i sub_r2-r3-r2 rsb_r3-r2-r3 sub_r3-r3-r0	sub_r0-r1-r0_ror_i sub_r3-r2-r0
and_r0-r1-r2 sub_r1-r0-r3 mov_r0-r2 sub_r3-r3-r1 sub_r2-r3-r0	and_r0-r1-r2 sub_r1-r0-r3 sub_r3-r3-r1 sub_r2-r3-r2
cmp_r0-r1 mov_lt_r1-r2_lsl_i mov_ge_r1-r0_asr_i orr_r1-r1_i and_r0-r1_i	mov_r0_i
add_r0-r1-r0 sub_r2-r1-r0 eor_r3-r1-r3_lsl_i mov_r0-r2 and_r2-r0-r3	add_r0-r1-r0 sub_r2-r1-r0 eor_r3-r1-r3_lsl_i and_r2-r2-r3
rsb_r0-r1-r2_lsl_i sub_r0-r0-r2 mvn_r1-r0 rsb_r2-r1-r0_lsl_i sub_r1-r0-r2_lsl_i	rsb_r0-r1-r2 add_r2-r0_i sub_r1-r0-r2_lsl_i
mov_r0-r1 orr_r2-r0-r3 rsb_r3-r2_i orr_r1-r1-r3	orr_r2-r1-r3 rsb_r3-r2_i orr_r1-r1-r3
sub_r0-r1-r2 mvn_r3-r0 sub_r2-r1_i rsb_r0-r2-r0 rsb_r0-r0-r3	sub_r0-r1-r2_lsl_i mvn_r0-r0
tst_r0_i mov_ne_r1_i mov_eq_r1_i mvn_r2-r1 rsb_r3-r0-r3 rsb_r0-r3-r2 sub_r0-r3-r0	rsb_r3-r0-r3 mvn_r2_i rsb_r0-r2-r3_lsl_i
add_r0-r0-r1 eor_r1-r0-r1 add_r0-r2-r1_ror_i sub_r0-r0-r2	add_r0-r0-r1 eor_r1-r0-r1 ror_r0-r1_i
cmp_r0_i sub_lt_r0-r1-r0 sub_ge_r0-r2-r1 orr_r1-r1-r0 mov_r2-r1	cmp_r0_i sub_ne_r0-r1-r0 sub_ge_r0-r2-r1 orr_r2-r1-r0
add_r0-r0-r1_asr_i sub_r1-r1_i rsb_r1-r0-r1_lsl_i sub_r2-r2-r1	rsb_r1-r0-r1_ror_i sub_r2-r2-r1
tst_r0_i mvn_ne_r1-r0 add_r1-r1-r1 mov_r2-r1_ror_i	add_r1-r1-r1 mov_r2-r1_ror_i
add_r0-r1-r2 rsb_r1-r3-r0 mov_r2-r1 and_r1-r2-r1	add_r0-r1-r2 rsb_r1-r3-r0
eor_r0-r1_i add_r2-r2-r0 eor_r3-r3-r2 sub_r0-r3-r0 sub_r2-r3-r0	and_r2-r1-r1
mov_r0-r1 orr_r2-r3-r0 add_r1-r2-r0 add_r0-r1-r2_lsl_i	orr_r2-r3-r1 add_r1-r2-r1 add_r0-r1-r2_lsl_i
cmp_r0-r1 mov_cs_r0-r1_lsl_i and_r2-r2-r0 add_r3-r2-r0 add_r2-r0-r2 sub_r2-r2-r3	bic_r2-r2-r2
add_r0-r1-r0 mvn_r1-r0 orr_r1-r1-r0_ror_i rsb_r1-r1-r2 rsb_r1-r1-r2	add_r0-r1-r0 mvn_r1-r0 orr_r1-r1-r0_ror_i and_r1-r1-r1
sub_r0-r1-r2 add_r3-r0-r1 mov_r2-r3 orr_r0-r1-r2	rsb_r3-r2-r1_lsl_i orr_r0-r1-r3
and_r0-r1-r2 orr_r2-r1-r0 rsb_r0-r0-r2_lsl_i mov_r3-r0 mvn_r1-r3	and_r0-r1-r2 rsb_r0-r0-r1_lsl_i mvn_r1-r0
mov_r0-r1 mov_r1-r0 add_r2-r1-r0 and_r2-r2_i	eor_r2-r1-r1
cmp_r0-r1 add_cc_r0-r2-r2 add_cs_r0-r3-r3 sub_r3-r0-r1 mov_r2-r3 eor_r3-r3-r2	mov_r3_i
and_r0-r1-r2_lsr_i mov_r1-r0 add_r2-r2-r1_asr_i mvn_r0-r2	mvn_r0-r2
tst_r0-r1 sub_ne_r2-r0-r1 add_r0-r0-r2 mvn_r3-r0 mvn_r0-r3	tst_r0-r1 sub_ne_r2-r0-r1 add_r0-r0-r2
mvn_r0-r1 and_r2-r0-r3 add_r1-r2-r0 and_r3-r1_i	and_r3-r1_i
eor_r0-r1-r2_ror_i mov_r1-r0 add_r2-r0-r0 sub_r1-r2-r1_lsl_i orr_r3-r2-r1	eor_r0-r1-r2_lsr_i add_r2-r0-r0 orr_r2-r2-r0_lsl_i and_r3-r2-r2
cmp_r0_i mvn_cc_r0-r1 mvn_cs_r0-r2 add_r3-r2-r0 eor_r2-r0-r1 and_r2-r3-r2	mvn_r0-r2 eor_r2-r0-r1
mov_r0-r1 eor_r1-r0-r2_lsr_i mvn_r3-r1 orr_r3-r0-r3_asr_i	eor_r0-r1-r2_lsr_i unk
add_r0-r0-r1 sub_r2-r0-r1 sub_r0-r0-r1 eor_r3-r2-r1 rsb_r2-r0-r3_ror_i	eor_r3-r0-r1 rsb_r2-r0-r3_ror_i
rsb_r0-r1-r2 orr_r3-r0-r1 eor_r3-r1-r3 mvn_r2-r3 sub_r1-r1-r2	rsb_r0-r1-r2 unk sub_r1-r1-r2
sub_r0-r1-r0 add_r2-r3-r3 sub_r1-r0-r2 mov_r3-r1 sub_r1-r3-r1	rsb_r1-r3-r3
add_r0-r1-r2 tst_r2_i add_eq_r0-r0-r1 sub_r3-r0-r2	mov_r3-r1_lsl_i
mvn_r0-r1 sub_r2-r3-r1 sub_r1-r0-r2 sub_r2-r0-r1	rsb_r2-r1-r3
rsb_r0-r0-r1_lsl_i orr_r2-r3-r0 orr_r1-r3-r2 sub_r3-r2-r1	rsb_r3-r1-r1
tst_r0_i mov_ne_r1_i sub_r0-r2-r1 rsb_r3-r3-r0_ror_i	sub_r0-r2-r1 rsb_r3-r3-r0_ror_i
sub_r0-r1-r2 rsb_r0-r0-r1 sub_r0-r0-r1 add_r0-r1-r0	sub_r0-r2_i
and_r0-r1-r0 rsb_r1-r2-r0 add_r0-r2-r1 add_r1-r0-r0	and_r0-r1-r0 add_r1-r0-r0
tst_r0_i rsb_eq_r1-r1-r2_asr_i sub_r2-r1_i sub_r3-r1-r2	mov_r3_i
mov_r0-r1 sub_r2-r0-r1 rsb_r3-r0-r2 mov_r0-r1 orr_r2-r0-r3	mov_r0-r1 rsb_r3-r0_i orr_r2-r0-r3
tst_r0-r1 rsb_eq_r1-r1-r2 mvn_eq_r1-r0 orr_r2-r3-r1_lsl_i add_r2-r3-r2 add_r3-r2-r2	tst_r1-r0 mvn_cs_r1-r0 orr_r2-r3-r1_lsl_i add_r2-r3-r2 add_r3-r2-r2
tst_r0_i eor_eq_r1-r2-r1_lsl_i add_r3-r0-r1 rsb_r0-r1-r3_lsl_i	eor_r1-r2-r1_lsl_i add_r3-r0-r1 rsb_r0-r1-r3_lsl_i
add_r0-r1_i add_r2-r0-r0 add_r2-r2-r2 rsb_r1-r2_i add_r2-r2-r1	rsb_r2-r1-r1
orr_r0-r0-r1_lsr_i add_r2-r2-r2 sub_r3-r0-r2 sub_r3-r0-r3	add_r3-r2-r2
mov_r0-r1 add_r2-r3-r0 add_r2-r3-r2 sub_r1-r2_i	add_r2-r1-r3_lsl_i sub_r1-r2_i
sub_r0-r1-r2 eor_r3-r1-r0 sub_r1-r3-r2 rsb_r1-r1-r0	sub_r0-r1-r2 eor_r3-r0-r1 sub_r1-r1-r3
add_r0-r1-r2 orr_r3-r0_i sub_r1-r0-r3_ror_i rsb_r3-r1-r3	add_r0-r1-r2 mov_r3-r0_ror_i
orr_r0-r1-r0 rsb_r1-r2-r0 eor_r2-r3-r1 add_r1-r2-r1 add_r0-r1-r2	orr_r0-r1-r0 rsb_r1-r2-r0 eor_r2-r3-r1 add_r0-r1-r2_lsl_i
tst_r0_i mov_eq_r0-r1_lsl_i mov_r2-r0 add_r2-r2-r0_ror_i orr_r3-r0-r2_ror_i	mov_r0-r1_lsl_i eor_r2-r0-r0_lsr_i orr_r3-r0-r2_ror_i
cmp_r0_i sub_lt_r1-r2-r0 eor_r0-r1-r3 mov_r2-r0 add_r0-r1-r2	cmp_r0_i sub_lt_r1-r2-r0 eor_r0-r1-r3 add_r0-r1-r0
orr_r0-r1-r0 eor_r2-r3-r0 add_r3-r0-r2_ror_i rsb_r0-r1-r3 rsb_r1-r0-r1	orr_r0-r1-r0 eor_r2-r3-r0 add_r3-r0-r2_ror_i rsb_r1-r3-r1_lsl_i
eor_r0-r1-r2 rsb_r3-r1-r3_asr_i sub_r3-r3-r0 orr_r1-r3_i add_r2-r1-r1	eor_r0-r1-r2 rsb_r3-r1-r3_asr_i sub_r3-r3-r0 add_r2-r3-r3
orr_r0-r1-r0 rsb_r2-r1-r2_lsr_i eor_r0-r0-r2 mov_r3-r0 eor_r2-r3-r2_ror_i	orr_r0-r1-r0 rsb_r2-r1-r2_lsr_i eor_r0-r0-r2 eor_r2-r0-r2_ror_i
cmp_r0_i rsb_cc_r1-r2-r0 eor_r0-r3-r1 add_r2-r0-r0	cmp_r0_i eor_r0-r1-r3 add_r2-r0-r0
cmp_r0-r1 mov_cc_r1-r2 mov_cs_r1-r2 add_r3-r1-r1	add_r3-r2-r2
tst_r0_i add_ne_r1-r1-r1 sub_r0-r2-r1 and_r0-r0-r2 eor_r1-r1-r0	tst_r0_i rsb_r0-r1-r2 and_r0-r0-r2 eor_r1-r1-r0
tst_r0_i mov_ne_r1_i mov_eq_r1_i rsb_r0-r2-r1_lsr_i and_r2-r0_i	and_r2-r2_i
mov_r0-r1 sub_r2-r0-r1 add_r0-r1-r1 rsb_r0-r3-r0 sub_r2-r2-r0_lsl_i	sub_r2-r3-r1_lsl_i add_r2-r2-r2
orr_r0-r1-r2 mvn_r1-r3 orr_r3-r3-r0 and_r1-r3-r1	orr_r0-r1-r2 eor_r3-r3-r0 and_r1-r3-r0
cmp_r0-r1 rsb_cc_r2-r1-r0 rsb_cc_r2-r0-r3 cmp_r2-r3 sub_cs_r1-r1_i sub_r0-r2-r1	cmp_r0-r1 rsb_cc_r2-r0-r3 cmp_r2-r3 sub_cs_r1-r1_i sub_r0-r2-r1
sub_r0-r1-r2 add_r2-r0-r0_asr_i mov_r0-r3 orr_r1-r2-r0	sub_r0-r1-r2 add_r2-r0-r0_asr_i orr_r1-r2-r3
mvn_r0-r1 sub_r2-r1-r0 mvn_r1-r3 orr_r2-r2-r1	mvn_r0-r1 unk mov_r2-r2_ror_i
tst_r0_i sub_ne_r0-r1-r0_asr_i sub_eq_r0-r1-r0_ror_i and_r2-r2-r0 add_r3-r0-r2 sub_r1-r1-r3	sub_r0-r1-r0_ror_i and_r2-r2-r0 add_r3-r0-r2 sub_r1-r1-r3
tst_r0-r1 sub_eq_r0-r2-r0 rsb_eq_r0-r2-r1_lsr_i mvn_r1-r0	tst_r0-r1 rsb_eq_r0-r2-r1_lsr_i mvn_r1-r0
and_r0-r1-r2_lsr_i rsb_r1-r0-r2_lsl_i and_r3-r1_i rsb_r2-r3-r1 sub_r3-r0-r2	and_r0-r1-r2_lsr_i rsb_r1-r0-r2_lsl_i bic_r2-r1_i sub_r3-r0-r2
eor_r0-r0_i sub_r1-r0_i mvn_r0-r1 mvn_r2-r0 sub_r1-r2-r0_lsr_i	mvn_r0-r0 mvn_r2-r0 sub_r1-r2-r0_lsr_i
mov_r0-r1 mov_r2-r1 add_r1-r2-r0 rsb_r0-r2-r1_lsl_i	sub_r0-r1-r1_lsl_i
rsb_r0-r1-r2_lsl_i sub_r1-r0-r1 add_r2-r3-r1 mov_r0-r2	rsb_r0-r1-r2_lsl_i sub_r1-r0-r1 add_r0-r1-r3
sub_r0-r0-r1 sub_r2-r3-r0_ror_i rsb_r1-r2-r3 rsb_r3-r0-r1	sub_r2-r0-r1 sub_r3-r2-r2_asr_i
tst_r0_i rsb_eq_r1-r1-r2 sub_r2-r1_i add_r2-r2-r1	rsb_r1-r1-r2 sub_r2-r1_i add_r2-r2-r1
and_r0-r1-r2_asr_i rsb_r3-r0-r1 eor_r3-r3-r0_lsr_i eor_r2-r0-r1 and_r1-r2-r3	and_r0-r1-r2_asr_i eor_r3-r1-r0_lsr_i eor_r2-r0-r1 and_r1-r2-r3
tst_r0-r1 add_eq_r0-r2-r2 mov_r3-r0_lsr_i rsb_r3-r3_i	tst_r1-r0 add_ge_r0-r2-r2 mov_r3-r0_asr_i
mvn_r0-r1 mvn_r2-r0 eor_r0-r3-r2 add_r0-r0-r1_ror_i rsb_r1-r1-r0_lsl_i	eor_r0-r1-r3 add_r0-r0-r1_ror_i rsb_r1-r1-r0_lsl_i
rsb_r0-r1-r2 orr_r2-r3-r2 add_r1-r2-r0_ror_i rsb_r3-r1-r2	rsb_r0-r1-r2 add_r1-r2-r0_ror_i rsb_r3-r1-r2
tst_r0-r1 add_ne_r1-r2-r0_ror_i sub_r2-r2-r1 mov_r3-r0 eor_r3-r2-r3	tst_r0-r1 add_ne_r1-r2-r0_ror_i sub_r2-r2-r1 eor_r3-r2-r0
mov_r0-r1 and_r2-r1-r0 sub_r3-r2-r3 eor_r2-r0-r3 mov_r3-r2	sub_r3-r1-r3 eor_r3-r1-r3
add_r0-r1-r2_asr_i and_r0-r2-r0_ror_i sub_r2-r3-r0 rsb_r2-r2-r3 eor_r0-r2-r1	add_r0-r1-r2_asr_i and_r0-r2-r0_ror_i and_r2-r0-r2 eor_r0-r2-r1
and_r0-r1-r2_lsl_i sub_r1-r2-r0_asr_i rsb_r2-r1-r0 add_r3-r0-r2	and_r0-r1-r2_lsl_i rsb_r3-r2-r0_asr_i
sub_r0-r1_i and_r1-r2-r0 sub_r3-r0-r1 and_r2-r0-r3	sub_r0-r1_i bic_r2-r0-r2
rsb_r0-r1-r2 rsb_r0-r3-r0_ror_i and_r3-r0-r1 sub_r0-r1-r3	rsb_r0-r1-r2 rsb_r0-r3-r0_ror_i bic_r0-r1-r0
cmp_r0-r1 add_cs_r2-r2-r0 add_r1-r3-r2 sub_r2-r2-r1	rsb_r2-r3_i
tst_r0-r1 rsb_ne_r0-r2-r0 mov_r2-r3 orr_r1-r2-r0 eor_r0-r1_i	tst_r0-r1 rsb_ne_r0-r2-r0 orr_r1-r3-r0 eor_r0-r1_i
orr_r0-r1-r2 orr_r2-r1-r2 mvn_r3-r0 and_r1-r2-r3 rsb_r3-r2-r1_lsr_i	orr_r2-r1-r2 sub_r3-r2-r2_lsl_i
eor_r0-r1-r2 mov_r1-r3 sub_r1-r1-r0_lsr_i and_r0-r3-r1	eor_r0-r1-r2 sub_r1-r3-r0_lsr_i and_r0-r3-r1
rsb_r0-r1-r2 mov_r3-r2 rsb_r1-r0-r1_lsr_i and_r1-r3-r1 sub_r0-r1-r2	rsb_r0-r1-r2 rsb_r1-r0-r1_lsr_i and_r1-r2-r1 sub_r0-r1-r2
rsb_r0-r1_i rsb_r1-r0_i orr_r0-r0-r1 mov_r1-r0 sub_r0-r1-r2	rsb_r0-r1_i rsb_r1-r0_i orr_r0-r0-r1 rsb_r0-r2-r0
mvn_r0-r1 mov_r2-r1 orr_r3-r0_i rsb_r2-r3-r2	mvn_r0-r1 orr_r3-r0_i rsb_r2-r3-r1
sub_r0-r1-r2 mvn_r3-r0 eor_r0-r3-r0 mov_r3-r0	mvn_r3_i
mvn_r0-r1 and_r2-r0_i mvn_r1-r2 rsb_r2-r1_i eor_r3-r2_i	mvn_r0-r1 unk rsb_r3-r1_i
cmp_r0-r1 sub_ls_r2-r0-r2 sub_r0-r3-r2_asr_i eor_r1-r1-r0 mov_r0-r1	cmp_r0-r1 sub_ls_r2-r0-r2 sub_r0-r3-r2_asr_i eor_r0-r1-r0
mvn_r0-r1 and_r2-r0-r3 rsb_r2-r2-r0 sub_r0-r3-r2	unk rsb_r0-r0-r3_lsl_i
cmp_r0-r1 add_ne_r1-r0_i eor_ne_r1-r1-r0_lsl_i mvn_r2-r1 rsb_r1-r1-r2	cmp_r0-r1 add_ne_r1-r0_i mvn_r2-r1 rsb_r1-r1-r2
tst_r0_i add_eq_r0-r1-r0_ror_i add_eq_r0-r0_i sub_r1-r0-r1	add_r0-r1-r0_ror_i add_r0-r0_i sub_r1-r0-r1
tst_r0_i mov_ne_r0-r1_ror_i mov_eq_r0-r2 orr_r1-r0-r3_lsr_i	orr_r1-r2-r3_lsr_i
rsb_r0-r1-r2_asr_i sub_r3-r0_i mvn_r1-r3 mov_r3-r1	rsb_r0-r1-r2_asr_i sub_r3-r0_i mvn_r3-r3
mov_r0-r1 add_r0-r0-r2_ror_i rsb_r3-r3_i orr_r3-r0-r3_ror_i	add_r0-r1-r2_ror_i rsb_r3-r3_i orr_r3-r0-r3_ror_i
sub_r0-r1-r2_lsl_i orr_r2-r2-r1 eor_r0-r2-r0 sub_r1-r0-r3	bic_r0-r2-r1 eor_r0-r0-r2_lsl_i sub_r1-r0-r3
sub_r0-r1-r2 orr_r2-r2-r1 rsb_r3-r0_i rsb_r3-r3-r2 and_r1-r2-r3	sub_r0-r1-r2 orr_r2-r2-r1 add_r3-r0-r2 and_r1-r2-r3
add_r0-r1-r1_asr_i mov_r1-r2_lsr_i rsb_r3-r2-r1 add_r3-r3-r0_asr_i	add_r0-r1-r1_asr_i rsb_r3-r2-r2_lsr_i add_r3-r3-r0_asr_i
orr_r0-r1-r2 sub_r2-r3-r0 add_r3-r2_i orr_r2-r2-r3 add_r1-r2-r2_asr_i	orr_r0-r1-r2 sub_r2-r3-r0 add_r1-r2-r2_asr_i
tst_r0_i mov_ne_r1_i mov_eq_r1-r2 mvn_r3-r1 mvn_r0-r3	mov_r0-r2
sub_r0-r1_i add_r2-r1-r0 sub_r3-r1-r2_lsr_i mvn_r1-r3	mvn_r2-r1_ror_i rsb_r1-r1-r2_asr_i
tst_r0_i sub_eq_r0-r0-r1 orr_r1-r0-r1_lsl_i rsb_r1-r2-r1 add_r2-r1-r1	sub_r0-r0-r1 orr_r1-r0-r1_lsl_i rsb_r1-r2-r1 add_r2-r1-r1
sub_r0-r1_i tst_r0_i rsb_eq_r0-r0-r2 eor_r3-r0-r2_lsl_i	sub_r0-r1_i rsb_r0-r0-r2 eor_r3-r0-r2_lsl_i
mvn_r0-r1 rsb_r2-r0-r3 rsb_r3-r2-r1 orr_r2-r3-r1_lsl_i	mvn_r0-r1 lsl_r2-r1_i unk
add_r0-r1-r2 rsb_r1-r0-r1 mvn_r0-r1 orr_r1-r1-r0_lsl_i	rsb_r1-r2_i mvn_r0-r1 orr_r1-r1-r0_lsl_i
rsb_r0-r1-r2 add_r2-r0-r0 mov_r3-r2 sub_r3-r3-r0_ror_i	rsb_r0-r1-r2 add_r2-r0-r0 sub_r3-r2-r0_ror_i
sub_r0-r0-r1 mvn_r1-r0 mov_r2-r0 add_r0-r1-r2	mvn_r0_i
sub_r0-r0-r1 orr_r0-r0_i add_r1-r0-r2 orr_r2-r2-r1	sub_r0-r0-r1 add_r1-r0-r2 orr_r2-r2-r1
rsb_r0-r1-r0 eor_r1-r2-r3_lsl_i eor_r1-r1-r2 orr_r0-r1-r0 orr_r0-r1-r0	rsb_r0-r1-r0 eor_r1-r2-r3_lsl_i eor_r1-r1-r2 orr_r0-r1-r0
mov_r0-r1 add_r2-r3_i mvn_r1-r2 orr_r0-r0-r1	unk
sub_r0-r0-r1 tst_r0_i mvn_eq_r2-r0 sub_r0-r2-r0	sub_r0-r0-r1 mvn_r0-r0_lsl_i
tst_r0-r1 mov_eq_r0-r1_lsr_i sub_r0-r0-r2_ror_i mvn_r2-r0 and_r0-r0-r2	mov_r0_i
sub_r0-r1-r2 eor_r1-r0-r2 rsb_r2-r1-r2_ror_i add_r0-r2-r1	ror_r0-r2_i
add_r0-r1-r2 and_r3-r2-r0 mvn_r0-r3 eor_r2-r0-r2 eor_r2-r2-r3	mvn_r0-r3 eor_r2-r0-r2 eor_r2-r2-r3
mov_r0-r1_ror_i rsb_r0-r2-r0 mvn_r1-r0 rsb_r3-r3-r1_lsl_i	mvn_r2-r2 add_r2-r2-r1_ror_i rsb_r3-r3-r2_lsl_i
rsb_r0-r1-r2_asr_i sub_r1-r0-r1 sub_r0-r1-r0 add_r3-r0-r0	add_r2-r1-r1 rsb_r3-r2_i
sub_r0-r1-r2 cmp_r1_i rsb_cs_r2-r1-r0_lsl_i and_r2-r2_i	and_r2-r1_i
tst_r0_i rsb_eq_r1-r0-r2_ror_i orr_r1-r3-r1 sub_r0-r1_i	rsb_r1-r0-r2_ror_i orr_r1-r3-r1 sub_r0-r1_i
add_r0-r0-r0 orr_r1-r1-r2 sub_r2-r1-r2 sub_r0-r0-r2 add_r1-r2-r0	add_r1-r0-r0
eor_r0-r1-r2 rsb_r0-r0-r3 orr_r0-r0-r3 eor_r1-r0-r3	eor_r0-r1-r2 rsb_r0-r0-r3 bic_r1-r0-r3
cmp_r0-r1 rsb_ls_r0-r0-r2 rsb_r3-r3-r0_lsl_i mov_r2-r3 sub_r1-r2-r3_asr_i	cmp_r0-r1 rsb_ls_r0-r0-r2 rsb_r3-r3-r0_lsl_i sub_r1-r3-r3_asr_i
orr_r0-r1-r2 and_r2-r0_i mov_r0-r2 add_r1-r0-r0	orr_r0-r1-r2 and_r0-r0_i add_r1-r0-r0
add_r0-r1-r2 rsb_r2-r0-r3 mvn_r0-r2 rsb_r1-r0-r1	add_r0-r3_i rsb_r1-r2-r0
add_r0-r1-r2_lsr_i add_r2-r0-r0 mov_r3-r2 add_r2-r2-r3	add_r0-r1-r2_lsr_i add_r2-r0-r0 add_r2-r2-r2
rsb_r0-r1-r2 add_r1-r3-r1 add_r2-r1-r0 and_r2-r1-r2	add_r1-r3-r1 add_r2-r3-r2 and_r2-r1-r2
cmp_r0-r1 add_ne_r1-r2-r0_asr_i mov_r3-r1 mov_r2-r3	cmp_r0-r1 add_ne_r1-r2-r0_asr_i mov_r2-r1
add_r0-r1-r0 mvn_r2-r0 add_r0-r0-r0_lsr_i add_r0-r2-r0	add_r0-r1-r0 mvn_r0-r0_asr_i
tst_r0-r1 mvn_ne_r2-r1 rsb_r0-r0-r2_ror_i mov_r3-r0 sub_r1-r3-r2_ror_i	tst_r0-r1 mvn_ne_r2-r1 rsb_r0-r0-r2_ror_i sub_r1-r0-r2_ror_i
tst_r0_i orr_ne_r0-r1-r2 and_r0-r0-r1 rsb_r2-r0-r1_lsr_i mov_r0-r2	and_r0-r0-r1 rsb_r2-r0-r1_lsr_i mov_r0-r2
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 and_r3-r3-r2	tst_r0-r1 bic_r3-r3-r1
cmp_r0_i sub_lt_r1-r1-r0_lsl_i and_r2-r0-r1 orr_r3-r1-r2	cmp_r0_i sub_lt_r1-r1-r0_lsl_i and_r3-r1-r1
and_r0-r0_i cmp_r0-r1 eor_ge_r1-r0-r1 eor_r0-r1-r0	and_r0-r1-r1
rsb_r0-r1-r2 add_r3-r0-r0 add_r0-r0-r0 rsb_r0-r0-r3	mov_r0_i
rsb_r0-r0-r1 sub_r0-r1-r0 sub_r2-r0-r3 sub_r3-r1-r2 orr_r2-r3_i	sub_r2-r0-r3 sub_r2-r1-r2
mvn_r0-r1 add_r1-r0-r0 rsb_r2-r0-r3 rsb_r1-r1-r0 sub_r2-r2-r1	asr_r2-r3_i
rsb_r0-r1-r2 sub_r0-r1-r0 eor_r0-r0-r1 orr_r3-r0-r1	rsb_r0-r1-r2 sub_r3-r1-r0 orr_r3-r1-r3
tst_r0-r1 sub_eq_r2-r1-r2 add_r1-r1_i sub_r1-r2-r1 add_r2-r3-r1	tst_r0-r1 sub_eq_r2-r1-r2 sub_r1-r2-r1 add_r2-r3-r1
rsb_r0-r1-r2 add_r1-r1-r1_asr_i add_r1-r1-r0 add_r3-r1-r1_asr_i sub_r0-r3-r1	rsb_r0-r1-r2 add_r1-r1-r1_asr_i add_r1-r1-r0 asr_r0-r1_i
mvn_r0-r1 orr_r1-r0-r2 mvn_r0-r1 and_r1-r0_i add_r0-r1-r1	unk mvn_r0-r1 and_r1-r0_i add_r0-r1-r1
cmp_r0-r1 add_lt_r2-r1-r2 add_ge_r2-r1-r2 add_r3-r2-r2 orr_r1-r3-r2_lsr_i	add_r2-r1-r2 add_r3-r2-r2 orr_r1-r3-r2_lsr_i
rsb_r0-r1-r2 sub_r3-r2-r0 sub_r1-r3_i mvn_r2-r1 mvn_r1-r2	sub_r1-r1_i
rsb_r0-r1-r2 mvn_r2-r0 rsb_r1-r1_i and_r0-r1-r2 and_r0-r0-r2	rsb_r0-r1-r2 rsb_r1-r1_i bic_r0-r1-r0
orr_r0-r1-r0_ror_i rsb_r2-r0-r1 sub_r3-r0-r2 eor_r2-r1-r3	orr_r0-r1-r0_ror_i rsb_r3-r1-r0_lsl_i eor_r2-r1-r3
tst_r0_i sub_ne_r0-r1-r2_lsl_i and_r0-r2-r0	and_r0-r2-r0
orr_r0-r1-r2_asr_i eor_r3-r0_i orr_r2-r3_i add_r0-r2_i and_r2-r0-r2	orr_r0-r1-r2_asr_i orr_r2-r0_i
tst_r0_i add_ne_r1-r2-r0 eor_r2-r1-r2 and_r2-r2-r3 and_r0-r2-r3	eor_r2-r1-r2 and_r0-r2-r3
mvn_r0-r1 mvn_r2-r0 sub_r3-r2-r0_lsl_i add_r2-r3-r0 add_r2-r2-r1	mvn_r2-r1_lsl_i sub_r2-r1-r2
sub_r0-r1-r2 rsb_r0-r3-r0_asr_i rsb_r0-r2-r0 add_r0-r0-r2 rsb_r3-r0_i	sub_r0-r1-r2 rsb_r0-r3-r0_asr_i rsb_r3-r0_i
sub_r0-r1-r2 eor_r3-r0-r2 sub_r2-r3-r1 mov_r1-r2	sub_r0-r1-r2 eor_r3-r0-r2 sub_r1-r3-r1
cmp_r0-r1 rsb_ls_r2-r1-r2 mov_ls_r2-r3 sub_r2-r2-r0 sub_r3-r1-r2	cmp_r0-r1 mov_ls_r2-r3 sub_r2-r2-r0 sub_r3-r1-r2
sub_r0-r1-r2_lsr_i sub_r0-r1-r0 eor_r2-r3-r1 sub_r2-r2-r0	eor_r0-r1-r3 add_r2-r0-r2_asr_i
add_r0-r1-r0 rsb_r2-r1-r0 sub_r0-r2-r1 add_r0-r0-r0	rsb_r2-r0-r1_lsl_i rsb_r0-r2-r0
cmp_r0_i rsb_cs_r0-r0_i mvn_r1-r2 sub_r2-r0-r1_lsl_i and_r3-r2-r3 add_r3-r2-r3	sub_r1-r2_i rsb_r2-r0-r1_lsl_i and_r3-r2-r3 add_r3-r2-r3
orr_r0-r1-r2_lsl_i mov_r1-r0 sub_r3-r1-r0 and_r1-r1-r3	sub_r1-r1-r1
rsb_r0-r0_i rsb_r1-r0-r1_asr_i orr_r1-r1-r0 eor_r1-r1-r0	rsb_r0-r0_i rsb_r1-r0-r1_asr_i bic_r1-r1-r0
tst_r0-r1 add_ne_r2-r0-r2 mvn_r0-r2 and_r0-r0-r2 and_r3-r0_i	and_r3-r0_i
tst_r0_i add_ne_r1-r1-r2 add_r2-r1_i eor_r0-r0-r2 add_r1-r0-r0_ror_i	tst_r0_i add_ne_r1-r1-r2 eor_r0-r0-r1 add_r1-r0-r0_ror_i
sub_r0-r1_i and_r2-r2-r1 sub_r1-r2_i orr_r1-r0-r1 and_r0-r1-r0	add_r0-r1_i
tst_r0_i sub_eq_r0-r1-r0 and_r2-r0-r2 eor_r0-r2_i mov_r1-r3 rsb_r2-r1-r0	tst_r0_i sub_cs_r0-r1-r0 and_r2-r0-r2 eor_r0-r2_i rsb_r2-r3-r0
sub_r0-r1-r2 sub_r3-r0_i sub_r3-r1-r3 mov_r2-r3 eor_r2-r2-r3	eor_r2-r3-r3
eor_r0-r1_i orr_r2-r0_i sub_r3-r3-r0 mov_r0-r2 add_r0-r3-r0	eor_r0-r1_i orr_r2-r0_i sub_r3-r3-r0 add_r0-r2-r3
orr_r0-r1-r2 add_r2-r1-r0 mov_r1-r2 sub_r0-r2-r1_lsl_i	orr_r0-r1-r2 add_r2-r1-r0 sub_r0-r2-r2_lsl_i
add_r0-r1-r2 eor_r1-r0_i and_r2-r3-r1_ror_i and_r1-r3-r2	add_r1-r1-r2 and_r2-r3-r1_ror_i and_r1-r3-r2
add_r0-r1-r0 mov_r2-r0 sub_r0-r1-r2 sub_r0-r0-r1 rsb_r2-r1-r0_ror_i	add_r2-r0-r1_lsl_i rsb_r2-r2-r1 rsb_r2-r1-r2_ror_i
mov_r0-r1 orr_r2-r3-r0 mov_r0-r2_asr_i mov_r1-r0	orr_r2-r3-r1 mov_r1-r2_asr_i
tst_r0-r1 rsb_ne_r2-r0-r2_lsr_i rsb_eq_r2-r1-r2 mov_r3-r2 rsb_r0-r2-r3	rsb_r0-r3-r3
cmp_r0_i add_hi_r1-r2_i rsb_r2-r0_i eor_r3-r1-r2_lsl_i	cmp_r0_i add_hi_r1-r2_i eor_r3-r1-r0_lsl_i
add_r0-r1-r2 and_r3-r0-r1 add_r0-r3_i add_r2-r0-r3	add_r0-r1-r2 and_r3-r0-r1 add_r2-r3-r3
cmp_r0-r1 sub_lt_r1-r0_i mov_r2-r1 eor_r0-r3-r2 rsb_r1-r0-r2_asr_i	cmp_r0-r1 sub_lt_r1-r0_i eor_r0-r3-r1 rsb_r1-r0-r1_asr_i
add_r0-r1_i mvn_r2-r0 mvn_r1-r3 orr_r3-r1-r2 rsb_r2-r1-r3_ror_i	and_r0-r1-r3 sub_r2-r3-r0_ror_i
tst_r0-r1 sub_ne_r2-r3-r2 add_r3-r0-r2 add_r1-r3_i sub_r0-r0-r1	tst_r0-r1 sub_ne_r2-r3-r2 add_r3-r0-r2 sub_r0-r0-r3
sub_r0-r1_i add_r1-r2-r0 eor_r1-r1_i sub_r3-r2-r1_lsl_i	sub_r0-r2-r1_lsl_i sub_r3-r0-r0_lsl_i
cmp_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 mvn_r1-r0 add_r0-r1-r1 eor_r3-r0-r2	eor_r3-r0-r0_lsl_i eor_r3-r3_i
add_r0-r1-r0_asr_i eor_r1-r2-r0 mov_r3-r1 sub_r1-r1-r3 orr_r1-r0-r1	add_r1-r1-r0_asr_i
and_r0-r0_i eor_r1-r0-r2_lsl_i sub_r1-r0-r1 add_r3-r2-r1	add_r1-r0-r2_lsl_i sub_r1-r0-r1 add_r3-r2-r1
rsb_r0-r1-r0_lsl_i sub_r2-r0-r2 mov_r3-r2 mvn_r1-r3	rsb_r0-r1-r0_lsl_i sub_r2-r0-r2 mvn_r1-r2
add_r0-r1-r1 rsb_r1-r2-r0_ror_i eor_r3-r0_i eor_r2-r0-r1 rsb_r3-r3-r2	add_r0-r1-r1 rsb_r1-r2-r0_ror_i eor_r2-r0-r1 rsb_r3-r0-r2
add_r0-r1-r2 mvn_r2-r0 sub_r1-r3-r2 orr_r1-r1-r2 and_r2-r1-r0	add_r0-r1-r2 mvn_r2-r0 sub_r1-r3-r2 and_r2-r1-r0
orr_r0-r1-r2_lsr_i and_r1-r2-r0 eor_r1-r1-r0 and_r0-r1-r2	eor_r0-r2-r2
tst_r0_i mov_eq_r1_i and_ne_r1-r2_i eor_r3-r0-r1 sub_r2-r3-r1 sub_r2-r2-r3	mov_r1_i sub_r2-r1-r1_lsl_i
add_r0-r1-r2 add_r2-r0_i add_r2-r2_i mvn_r3-r2 rsb_r1-r3-r2	add_r0-r1-r2 add_r2-r0_i mvn_r3-r2 rsb_r1-r3-r2
sub_r0-r1-r2 and_r3-r0-r1 rsb_r2-r3-r2_asr_i mov_r1-r2 orr_r0-r0-r1	sub_r0-r1-r2 and_r3-r0-r1 rsb_r2-r3-r2_asr_i orr_r0-r0-r2
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 add_r3-r3_i add_r0-r3-r2	tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r1 add_r0-r3-r2
tst_r0-r1 add_ne_r2-r1-r3 add_eq_r2-r2_i eor_r1-r0-r2 eor_r3-r2-r1 mov_r1-r3	orr_r1-r0-r0
cmp_r0_i rsb_eq_r0-r0-r1 sub_cs_r0-r1-r2 sub_r1-r0_i	cmp_r0_i sub_cs_r0-r1-r2 sub_r1-r0_i
tst_r0_i sub_ne_r0-r0-r1 mov_r2-r0 eor_r3-r2-r0 rsb_r3-r0-r3_ror_i	rsb_r3-r0_i
sub_r0-r1-r0 rsb_r2-r0-r1_ror_i mov_r1-r0 orr_r1-r1-r3 rsb_r0-r2-r1	sub_r0-r1-r0 rsb_r2-r0-r1_ror_i orr_r1-r0-r3 rsb_r0-r2-r1
rsb_r0-r1-r2_lsl_i rsb_r3-r3_i mvn_r1-r3 and_r3-r1-r0	rsb_r0-r1-r2_lsl_i rsb_r3-r3_i bic_r3-r0-r3
cmp_r0_i mov_lt_r1-r2 mov_ge_r1-r0_lsl_i sub_r0-r2-r1 orr_r0-r0_i	cmp_r0_i mov_r1-r2 mov_ge_r1-r0_lsl_i sub_r0-r2-r1
cmp_r0-r1 rsb_ge_r0-r2-r3 sub_r1-r2-r3 add_r2-r1-r0_lsl_i rsb_r3-r1-r2 orr_r0-r3-r0_asr_i	cmp_r0-r1 rsb_ge_r0-r2-r3 lsl_r1-r0_i orr_r0-r1-r0_asr_i
cmp_r0_i mov_ge_r1_i and_r0-r1_i mov_r2-r0	mov_r2_i
rsb_r0-r1-r2_lsl_i sub_r2-r1-r2 rsb_r0-r2-r0 and_r1-r0-r2 eor_r0-r1-r2	rsb_r0-r1-r2_lsl_i sub_r2-r1-r2 sub_r0-r0-r2 bic_r0-r2-r0
rsb_r0-r1-r0 sub_r2-r3-r1 rsb_r0-r0-r2 rsb_r0-r3-r0	rsb_r0-r1-r0 add_r3-r1-r0_lsl_i rsb_r0-r3-r0
tst_r0-r1 sub_ne_r2-r1-r2 sub_eq_r2-r1-r2 rsb_r0-r2-r1_lsl_i	add_r0-r1-r2
tst_r0-r1 sub_ne_r0-r2-r1 sub_eq_r0-r2-r1 rsb_r3-r0-r2 rsb_r1-r3_i	rsb_r1-r1_i
mov_r0-r1 add_r2-r2-r0_ror_i mvn_r0-r2 sub_r3-r0-r2 add_r0-r3-r2	add_r2-r2-r1_ror_i mvn_r0-r2
rsb_r0-r1_i sub_r1-r0-r2 add_r2-r0-r1 mov_r0-r2	rsb_r0-r1_i rsb_r0-r2-r0_lsl_i
tst_r0-r1 add_ne_r2-r3-r3_ror_i add_eq_r2-r3-r2 sub_r1-r2-r3 mov_r0-r2 rsb_r2-r0-r1_lsl_i	tst_r0-r1 add_ne_r2-r3-r3_ror_i add_eq_r2-r3-r2 rsb_r1-r2-r3 rsb_r2-r2-r1_lsl_i
and_r0-r1-r2 add_r2-r2-r0_lsl_i rsb_r3-r2-r0_lsl_i eor_r2-r3-r0 add_r3-r2-r3_ror_i	and_r0-r1-r2 rsb_r3-r2_i eor_r2-r3-r0 add_r3-r2-r3_ror_i
mvn_r0-r1 mov_r2-r0 rsb_r1-r3-r2_asr_i and_r1-r1-r0	mvn_r0-r1 rsb_r1-r3-r0_asr_i and_r1-r1-r0
mov_r0-r1 add_r2-r0-r0 add_r1-r2-r2 mov_r2-r1 add_r0-r2-r2	mov_r0-r1_lsl_i
add_r0-r1_i tst_r0_i mvn_ne_r1-r0 sub_r2-r1-r3	sub_r2-r1-r3
sub_r0-r1-r2 add_r0-r1-r0 mov_r1-r0 orr_r2-r1_i	rsb_r0-r2-r1_lsl_i orr_r2-r0_i
add_r0-r1-r2 mvn_r3-r0 orr_r2-r2_i and_r1-r3-r2	add_r0-r1-r2 bic_r1-r2-r0
tst_r0_i add_ne_r0-r0-r0 add_eq_r0-r1-r0 sub_r2-r3-r0 add_r3-r2-r2	add_r0-r1-r0 sub_r2-r3-r0 add_r3-r2-r2
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r3 mov_r0-r1 sub_r3-r0-r1 eor_r1-r2-r3	orr_r1-r2-r2
and_r0-r1-r2 mov_r2-r0 mvn_r0-r2 add_r3-r2-r2 orr_r3-r3-r0	and_r0-r1-r2 add_r3-r0-r0 mvn_r0-r0 orr_r3-r3-r0
sub_r0-r1-r0 rsb_r1-r1-r0 sub_r0-r0-r1 and_r2-r0-r2_asr_i	and_r2-r1-r2_asr_i
tst_r0_i mvn_ne_r1-r2 add_r3-r3_i eor_r2-r3-r1 rsb_r1-r1-r2_ror_i rsb_r1-r3-r1	add_r3-r3_i eor_r2-r3-r1 rsb_r1-r1-r2_ror_i rsb_r1-r3-r1
tst_r0_i mvn_ne_r1-r2 mov_r0-r2 add_r0-r0-r1 add_r0-r1-r0	add_r0-r2-r1 add_r0-r1-r0
cmp_r0-r1 mvn_cc_r1-r0 mvn_cs_r1-r0 orr_r1-r1-r2	unk
orr_r0-r1-r2 cmp_r0-r1 mvn_cc_r0-r2 mov_r3-r0	orr_r3-r1-r2
cmp_r0-r1 rsb_cs_r1-r2-r3 orr_r0-r2-r1 and_r0-r1-r0	cmp_r0-r1 rsb_cs_r1-r2-r3 orr_r0-r1-r1
sub_r0-r1-r2 cmp_r2_i eor_eq_r1-r1-r2_asr_i rsb_r2-r1-r0_ror_i	sub_r0-r1-r2 rsb_r2-r1-r0_ror_i
tst_r0-r1 mvn_ne_r2-r1 mov_r0-r2 and_r1-r0-r2_ror_i and_r3-r1-r0	tst_r0-r1 mvn_ne_r2-r1 and_r1-r2-r2_ror_i and_r3-r2-r1
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r2 sub_r2-r0-r1_lsl_i rsb_r0-r2-r3 sub_r0-r2-r0	sub_r2-r0-r1_lsl_i rsb_r0-r2-r3 sub_r0-r2-r0
sub_r0-r1_i mov_r2-r3_asr_i sub_r0-r2-r0 add_r3-r1-r0_lsr_i	rsb_r0-r1-r3_asr_i sub_r3-r1-r0_asr_i
sub_r0-r1_i sub_r0-r2-r0 mov_r3-r0 mov_r0-r3	sub_r0-r1_i rsb_r0-r0-r2
mvn_r0-r1 and_r2-r0-r2 mvn_r1-r2 eor_r2-r2-r1	mvn_r2_i
cmp_r0-r1 add_hi_r2-r3-r0_ror_i rsb_r0-r2_i add_r0-r2-r0 mvn_r3-r0	mvn_r3_i
add_r0-r1-r2 orr_r2-r2-r3 orr_r2-r3-r2 eor_r3-r1-r0 sub_r1-r3-r2	add_r0-r1-r2 orr_r2-r3-r2 eor_r3-r1-r0 sub_r1-r3-r2
tst_r0_i add_eq_r1-r1_i eor_r2-r1-r2 rsb_r2-r0-r2_lsl_i sub_r2-r2-r3_lsl_i	eor_r2-r1-r2 rsb_r2-r0-r2_lsl_i sub_r2-r2-r3_lsl_i
tst_r0-r1 rsb_ne_r2-r1-r3_lsl_i sub_ne_r2-r3-r0 add_r3-r3-r2 and_r0-r1-r3	tst_r0-r1 sub_ne_r2-r3-r0 add_r3-r3-r2 and_r0-r1-r3
sub_r0-r1-r2 and_r1-r3-r0 mov_r2-r3 add_r0-r2-r1 orr_r2-r0_i	sub_r0-r1-r2 and_r1-r3-r0 add_r0-r3-r1 orr_r2-r0_i
tst_r0_i sub_ne_r0-r1-r0 mvn_r1-r2 sub_r2-r1-r2 orr_r3-r2-r0 add_r3-r2-r3	mvn_r2-r2_lsl_i orr_r3-r2-r0 add_r3-r2-r3
and_r0-r1-r2_ror_i mov_r3-r1 eor_r1-r3-r2 and_r3-r1-r0	and_r0-r1-r2_ror_i bic_r3-r0-r2
orr_r0-r1_i add_r2-r3_i rsb_r2-r0-r2 sub_r0-r2-r0 mov_r2-r0	orr_r0-r1_i add_r2-r3_i sub_r2-r2-r0_lsl_i
eor_r0-r1-r0 add_r2-r0-r2 rsb_r3-r2-r0 sub_r0-r3-r0	eor_r0-r1-r0 rsb_r3-r2_i sub_r0-r3-r0
rsb_r0-r1-r2_ror_i rsb_r2-r0-r2_lsr_i sub_r1-r1-r2 sub_r3-r0-r1 sub_r1-r0-r3	rsb_r0-r1-r2_ror_i rsb_r2-r0-r2_lsr_i rsb_r1-r1-r2 sub_r3-r0-r1
sub_r0-r1-r2_lsl_i sub_r1-r1-r0 add_r0-r0-r1 sub_r1-r1-r0 mvn_r3-r1	sub_r0-r1-r2_lsl_i sub_r3-r0_i
mov_r0-r1 and_r1-r2-r0 add_r2-r0-r1 mov_r3-r2 add_r2-r2-r3	and_r0-r2-r1 add_r2-r0-r1 add_r2-r2-r2
sub_r0-r1-r2 mvn_r2-r1 and_r1-r2-r0 rsb_r1-r1_i	sub_r0-r1-r2 bic_r1-r0-r1 rsb_r1-r1_i
add_r0-r1-r2 and_r0-r0-r2_lsl_i mov_r3-r0 and_r1-r0-r3	add_r0-r1-r2 and_r1-r0-r2_lsl_i
cmp_r0_i add_cc_r1-r1-r2 add_cs_r1-r1-r1 sub_r0-r1-r2	add_r1-r1-r1 sub_r0-r1-r2
add_r0-r1-r2 rsb_r2-r0-r1_asr_i rsb_r1-r2-r0 mov_r0-r1	add_r0-r1-r2 rsb_r2-r0-r1_asr_i sub_r0-r0-r2
tst_r0_i mov_eq_r1_i add_r0-r0-r1 mov_r2-r0 orr_r3-r2-r1	tst_r0_i mov_eq_r1_i add_r0-r0-r1 orr_r3-r0-r1
rsb_r0-r1_i add_r2-r1-r0 orr_r1-r1-r0 orr_r0-r2-r1 sub_r3-r1-r0_lsr_i	rsb_r0-r1_i orr_r1-r0-r1 sub_r3-r1-r1_lsr_i
cmp_r0-r1 rsb_ls_r2-r1-r0_ror_i sub_r2-r2-r3_asr_i mvn_r3-r2 mov_r0-r3	cmp_r0-r1 rsb_ls_r2-r1-r0_ror_i sub_r2-r2-r3_asr_i mvn_r0-r2
sub_r0-r1-r0 add_r2-r2-r3 mov_r1-r0 rsb_r1-r1-r3_lsr_i and_r2-r1-r2	sub_r0-r1-r0 add_r2-r2-r3 rsb_r1-r0-r3_lsr_i and_r2-r1-r2
tst_r0-r1 rsb_eq_r0-r0-r1 sub_r2-r0-r1 eor_r0-r2_i rsb_r0-r2-r0	rsb_r0-r2-r2
and_r0-r1-r2 mvn_r3-r0 mvn_r1-r3 mvn_r0-r1	and_r0-r1-r2 mvn_r0-r0
mvn_r0-r1 and_r2-r3-r0 rsb_r0-r1-r2_lsr_i and_r0-r0-r2	bic_r2-r3-r1 rsb_r0-r1-r2_lsr_i and_r0-r0-r2
tst_r0-r1 add_eq_r2-r2-r0 mov_r0-r2 sub_r2-r0-r2 add_r0-r2_i	mov_r0_i
add_r0-r1-r2_lsr_i sub_r2-r1-r0 add_r3-r1-r2 mvn_r0-r3	mvn_r0-r1 add_r0-r0-r2_lsr_i
cmp_r0-r1 mov_cs_r2_i add_cc_r2-r1-r3_asr_i add_r3-r2-r0 rsb_r1-r3-r1_ror_i add_r1-r3-r1	mov_r1-r1_ror_i
sub_r0-r1_i mvn_r2-r0 rsb_r0-r2_i mvn_r3-r0	mvn_r2-r1 rsb_r0-r2_i mvn_r3-r0
cmp_r0_i add_cc_r0-r0-r1 mov_eq_r0-r2_lsl_i eor_r0-r3-r0 sub_r2-r0-r3 add_r0-r3-r2 mov_r3-r0	cmp_r0_i add_cc_r0-r0-r1 mov_eq_r0-r2_lsl_i eor_r0-r3-r0 sub_r2-r0-r3 mov_r3-r0
cmp_r0_i rsb_lt_r0-r1-r0 rsb_ge_r0-r0-r2 mov_r1-r0 sub_r1-r0-r1	mov_r1_i
orr_r0-r0-r1 add_r1-r2-r0 mov_r2-r0 add_r1-r2-r1	orr_r0-r0-r1 add_r1-r2-r0 add_r1-r0-r1
eor_r0-r0-r1_lsl_i rsb_r2-r0-r2 add_r1-r0-r2 rsb_r2-r3-r1 and_r0-r2_i	eor_r2-r2-r3 and_r0-r2_i
tst_r0-r1 add_ne_r2-r0-r0 rsb_r3-r2_i mov_r2-r1 rsb_r3-r3-r2_asr_i	tst_r0-r1 add_ne_r2-r0-r0 rsb_r3-r2_i rsb_r3-r3-r1_asr_i
rsb_r0-r1-r2_asr_i orr_r1-r3-r0 rsb_r3-r0-r1 rsb_r1-r3_i	rsb_r0-r1-r2_asr_i bic_r3-r3-r0 rsb_r1-r3_i
and_r0-r0-r1 sub_r1-r2-r0 orr_r1-r1-r0 rsb_r0-r0-r1 and_r3-r1-r0	and_r0-r0-r1 sub_r1-r2-r0 orr_r1-r1-r0 rsb_r3-r0-r1
mov_r0-r1 cmp_r2-r1 rsb_lt_r3-r3-r0 sub_r1-r3-r1	cmp_r2-r1 rsb_lt_r3-r3-r1 sub_r1-r3-r1
tst_r0_i orr_ne_r1-r0-r2 orr_eq_r1-r3-r0 and_r3-r1-r0 rsb_r3-r3_i mvn_r1-r3	orr_r1-r3-r0 and_r3-r1-r0 sub_r1-r0_i
add_r0-r0-r1 eor_r1-r2-r3 rsb_r1-r2-r1 rsb_r2-r0-r1_lsl_i	rsb_r1-r1-r3_lsl_i sub_r2-r1-r0
mov_r0-r1 sub_r2-r0-r3 rsb_r0-r1-r2 sub_r3-r0-r2 orr_r3-r3-r0_lsr_i	sub_r2-r1-r3 rsb_r0-r1-r2 sub_r3-r0-r2 orr_r3-r3-r0_lsr_i
eor_r0-r1-r0 sub_r1-r2-r0 mvn_r0-r1 mvn_r2-r0	eor_r0-r0-r1 rsb_r2-r0-r2
sub_r0-r1-r2 mvn_r3-r0 mov_r1-r3 add_r3-r1-r3 and_r0-r3_i	sub_r0-r1-r2 mvn_r3-r0 add_r3-r3-r3 and_r0-r3_i
tst_r0-r1 mvn_eq_r0-r1 and_r0-r1-r0 rsb_r2-r0-r1	bic_r2-r1-r0
and_r0-r1-r2 sub_r3-r0-r3 sub_r3-r3-r0 add_r0-r2-r3	sub_r0-r2-r3
and_r0-r1-r0_asr_i sub_r1-r0-r2_lsr_i mvn_r0-r1 and_r0-r0-r3	and_r0-r1-r0_asr_i sub_r1-r0-r2_lsr_i bic_r0-r3-r1
cmp_r0_i and_cc_r1-r1-r2_lsl_i mvn_ne_r1-r0 add_r2-r2_i rsb_r0-r1-r2_lsr_i orr_r2-r0-r3	cmp_r0_i mvn_ne_r1-r0 add_r2-r2_i rsb_r0-r1-r2_lsr_i orr_r2-r0-r3
cmp_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 and_r0-r0-r3 eor_r3-r1-r3_lsr_i orr_r3-r3-r0	and_r0-r3-r0 eor_r2-r2-r3_lsr_i unk
mov_r0-r1 and_r0-r0-r1 mvn_r2-r0 sub_r0-r0-r2	mvn_r2-r1 sub_r0-r1-r2
and_r0-r1-r2_ror_i orr_r1-r0-r2 mvn_r0-r3 orr_r0-r1-r0_ror_i	and_r0-r1-r2_ror_i orr_r1-r0-r2 unk
mov_r0-r1 and_r2-r1-r3 eor_r3-r0-r2_lsl_i rsb_r2-r2-r3_lsr_i	and_r2-r1-r3 eor_r3-r1-r2_lsl_i rsb_r2-r2-r3_lsr_i
mov_r0-r1 eor_r0-r1-r0 eor_r1-r2-r0 rsb_r3-r2-r1	rsb_r3-r1-r1
tst_r0_i mov_ne_r1-r0 mvn_ne_r1-r2 eor_r0-r2-r1_asr_i sub_r1-r2-r0 sub_r2-r2-r1	asr_r0-r1_i eor_r2-r0-r2
tst_r0-r1 sub_ne_r2-r0-r3_asr_i mov_r3-r2 rsb_r1-r3_i	tst_r0-r1 sub_ne_r2-r0-r3_asr_i rsb_r1-r2_i
orr_r0-r1-r0_ror_i mvn_r2-r0 and_r1-r0-r2_lsr_i rsb_r0-r1-r0	orr_r0-r1-r0_ror_i orr_r2-r0-r0_asr_i and_r0-r0-r2_ror_i
mvn_r0-r1 mvn_r1-r0 orr_r0-r0-r2 add_r1-r0-r1_lsl_i orr_r0-r0-r1_ror_i	unk add_r1-r0-r1_lsl_i orr_r0-r0-r1_ror_i
add_r0-r1-r0_lsl_i tst_r0_i sub_eq_r2-r2-r0_ror_i mvn_r0-r2	add_r0-r1-r0_lsl_i sub_r2-r2-r0_ror_i mvn_r0-r2
mov_r0-r1 mvn_r2-r3 orr_r3-r2-r3 orr_r0-r3-r0	mvn_r2-r3 orr_r0-r3-r2
rsb_r0-r1-r2 rsb_r1-r2-r0 sub_r3-r1_i rsb_r0-r3_i	rsb_r1-r1_i sub_r3-r1_i rsb_r0-r3_i
rsb_r0-r0-r1_ror_i rsb_r2-r3-r0 mov_r3-r1 rsb_r3-r2-r3	rsb_r0-r0-r1_ror_i rsb_r2-r3-r0 rsb_r3-r2-r1
mov_r0-r1 orr_r2-r2-r3 rsb_r1-r2-r0 mvn_r3-r1	orr_r2-r2-r3 rsb_r1-r2-r1 mvn_r3-r1
cmp_r0-r1 mvn_ls_r2-r1 mvn_hi_r2-r1 and_r1-r2_i	mvn_r2-r1 and_r1-r2_i
sub_r0-r1_i cmp_r1-r0 mov_eq_r0-r1 sub_r0-r2-r0	add_r0-r2_i rsb_r0-r1-r0
tst_r0-r1 mvn_ne_r2-r0 sub_ne_r2-r0-r3 add_r0-r2-r2 add_r0-r3-r0	tst_r0-r1 sub_ne_r2-r0-r3 add_r0-r2-r2 add_r0-r3-r0
add_r0-r1-r2_lsr_i rsb_r3-r0-r3_asr_i eor_r3-r0-r3 and_r1-r0-r3 sub_r1-r1-r3	add_r0-r1-r2_lsr_i rsb_r3-r0-r3_asr_i and_r1-r0-r3 sub_r1-r1-r3
and_r0-r1-r2 eor_r0-r0-r1 mov_r3-r1 add_r0-r3-r0_ror_i sub_r2-r1-r0	bic_r0-r1-r2 add_r0-r3-r0_ror_i sub_r2-r3-r0
add_r0-r1-r0 eor_r0-r0-r2 orr_r1-r0-r2 sub_r2-r3-r1	add_r0-r1-r0 orr_r1-r0-r2 sub_r2-r3-r1
tst_r0-r1 orr_ne_r0-r1_i rsb_r2-r2-r0 add_r1-r2_i rsb_r3-r0-r1_lsl_i mvn_r0-r3	tst_r0-r1 orr_ne_r0-r1_i rsb_r2-r2-r0 rsb_r3-r0-r2_lsl_i mvn_r0-r3
mov_r0-r1 mov_r1-r2 sub_r0-r0-r1 rsb_r0-r0_i and_r3-r0_i	add_r2-r1-r2 mov_r1_i bic_r3-r1-r2
rsb_r0-r1-r2_lsr_i sub_r2-r3-r0_asr_i mov_r0-r1 rsb_r2-r0-r2_ror_i rsb_r1-r3-r2_ror_i	rsb_r0-r1-r2_lsr_i sub_r2-r3-r0_asr_i rsb_r2-r1-r2_ror_i rsb_r1-r3-r2_ror_i
tst_r0_i add_ne_r0-r1-r2 add_eq_r0-r0-r0 add_r0-r2-r0 sub_r3-r1-r0	add_r0-r0-r0 add_r0-r2-r0 sub_r3-r1-r0
sub_r0-r1-r2 mov_r1-r3 rsb_r1-r1-r0 sub_r0-r1-r3 mvn_r3-r0	sub_r0-r1-r2 sub_r0-r0-r3_lsl_i mvn_r3-r0
eor_r0-r1-r2 mvn_r2-r0 eor_r0-r2-r3 eor_r0-r0-r3	eor_r0-r1-r2 mvn_r0-r0
tst_r0_i rsb_ne_r0-r1-r0_asr_i rsb_eq_r0-r2-r0_lsr_i add_r3-r0-r1	rsb_r0-r2-r0_lsr_i add_r3-r0-r1
orr_r0-r1-r2 sub_r0-r0-r2 rsb_r0-r3-r0_ror_i rsb_r3-r0-r2 mov_r2-r3	orr_r0-r1-r2 sub_r0-r0-r2 rsb_r0-r3-r0_ror_i rsb_r2-r0-r2
rsb_r0-r1-r2 sub_r2-r0-r1_ror_i and_r3-r1-r3 sub_r1-r0-r2 add_r2-r3-r1	and_r0-r1-r3 add_r2-r0-r1_ror_i
orr_r0-r1-r0 sub_r2-r0-r3 sub_r3-r0-r2 add_r2-r3-r1	add_r2-r3-r1
rsb_r0-r0-r1_asr_i eor_r2-r2-r0 eor_r2-r2-r0 rsb_r1-r1-r3_lsl_i rsb_r2-r2-r1	rsb_r1-r1-r3_lsl_i rsb_r2-r2-r1
mov_r0-r1 mov_r1-r0 add_r2-r0_i sub_r1-r3-r1 eor_r0-r2-r1	sub_r2-r3-r1 eor_r0-r2-r1
and_r0-r1-r2 add_r1-r3-r0 rsb_r3-r0-r1 and_r2-r3_i rsb_r2-r3-r2	rsb_r2-r3_i
sub_r0-r1-r2 orr_r2-r0-r3 orr_r2-r2-r0 mov_r0-r2	sub_r0-r1-r2 orr_r0-r0-r3
sub_r0-r0-r1 add_r2-r0-r1 orr_r0-r2-r0 mov_r2-r0 add_r0-r1-r2_lsl_i	sub_r0-r0-r1 add_r2-r0-r1 orr_r0-r2-r0 add_r0-r1-r0_lsl_i
add_r0-r1-r2 sub_r2-r1-r0 rsb_r3-r1-r3 sub_r3-r3-r2	rsb_r2-r2_i rsb_r3-r1-r3 sub_r3-r3-r2
mov_r0-r1 rsb_r2-r0_i mvn_r3-r0 eor_r1-r3-r2_lsl_i	mvn_r3-r1 add_r1-r3-r3_lsl_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 mvn_r1-r2 rsb_r2-r3-r1	sub_r2-r0-r3
mov_r0-r1 rsb_r2-r3-r2_lsl_i rsb_r3-r2-r0_asr_i mov_r2-r3 rsb_r3-r2-r3	mov_r3_i
eor_r0-r1-r0_lsl_i add_r2-r3-r0 add_r0-r1-r2 sub_r0-r0-r2	bic_r0-r1_i
and_r0-r1_i rsb_r2-r2-r1 sub_r1-r1-r2 sub_r3-r0-r1 rsb_r2-r0-r3_asr_i	and_r0-r1_i rsb_r2-r2-r0 rsb_r2-r0-r2_asr_i
sub_r0-r1-r2_ror_i mov_r1-r0 mov_r0-r1 mov_r3-r0	sub_r3-r1-r2_ror_i
mov_r0-r1 mvn_r1-r2 eor_r0-r0-r1 add_r2-r0-r0 mov_r3-r2	mvn_r0-r2 eor_r3-r0-r1 mov_r3-r3_lsl_i
add_r0-r0-r1 mvn_r2-r3 mov_r3-r2 rsb_r3-r3-r0_asr_i	add_r0-r0-r1 mvn_r2-r3 rsb_r3-r2-r0_asr_i
sub_r0-r1-r2_lsr_i mov_r1-r0 rsb_r0-r0-r3 rsb_r1-r0-r1 eor_r0-r1-r3	sub_r0-r1-r2_lsr_i mov_r1-r0 rsb_r0-r3-r1_lsl_i eor_r0-r0-r3
cmp_r0-r1 mov_cc_r2-r1 mov_cs_r2-r1 orr_r2-r2-r1	sub_r2-r1_i
tst_r0-r1 mov_eq_r2_i rsb_r2-r2-r3 sub_r2-r3-r2	tst_r0-r1 sub_cs_r2-r2-r2
add_r0-r1-r1 add_r2-r2-r0 mvn_r1-r2 and_r3-r1-r3_asr_i eor_r3-r3-r2	add_r2-r2-r1_lsl_i orr_r3-r2-r3_asr_i
and_r0-r1-r2_lsl_i and_r2-r0-r1 sub_r2-r1-r2_lsr_i rsb_r3-r1-r2_lsr_i	and_r0-r1-r2_lsl_i sub_r2-r1-r0_lsr_i rsb_r3-r1-r2_lsr_i
rsb_r0-r1-r0_lsl_i sub_r2-r3-r0 add_r0-r2-r2 mov_r3-r0	rsb_r0-r1-r0_lsl_i sub_r2-r3-r0 add_r3-r2-r2
tst_r0-r1 mov_ne_r2-r1_asr_i sub_r3-r2-r3 rsb_r3-r2-r3	rsb_r3-r3_i
cmp_r0_i add_cs_r0-r1-r2 add_r0-r3-r0 sub_r2-r0_i add_r2-r0-r2 mov_r3-r2_lsl_i	add_r0-r1-r2 add_r0-r3-r0 sub_r2-r0_i add_r2-r0-r2 mov_r3-r2_lsl_i
sub_r0-r1-r2 sub_r1-r0-r2 mov_r0-r1 sub_r3-r3-r0	sub_r0-r1-r2_lsl_i sub_r3-r3-r0
tst_r0_i mvn_eq_r1-r0 mov_r2-r1 mvn_r1-r2	mvn_r1-r0 mvn_r1-r1
add_r0-r1-r1 sub_r1-r0-r1 and_r2-r1_i rsb_r0-r2-r1_lsl_i	and_r2-r1_i rsb_r0-r2-r1_lsl_i
orr_r0-r0-r1 and_r2-r0_i mvn_r3-r2 mvn_r2-r3	orr_r0-r0-r1 and_r2-r0_i
tst_r0_i add_eq_r1-r2-r0 and_r1-r0-r1 and_r2-r3-r1 sub_r0-r3-r2_ror_i add_r2-r0-r0	add_r1-r2-r0 and_r1-r0-r1 and_r2-r3-r1 sub_r0-r3-r2_ror_i add_r2-r0-r0
tst_r0-r1 add_ne_r0-r2-r0_ror_i mov_r2-r0 sub_r1-r3-r2_lsl_i	tst_r0-r1 add_ne_r0-r2-r0_ror_i sub_r1-r3-r0_lsl_i
add_r0-r1-r0 mov_r2-r3 sub_r3-r3-r2 add_r1-r0-r3	add_r0-r1-r0 sub_r3-r3-r3 add_r1-r0-r3
and_r0-r1-r0 rsb_r1-r0-r1_lsl_i sub_r0-r2-r1 sub_r3-r0-r2	and_r0-r1-r0 rsb_r1-r0-r1_lsl_i sub_r3-r1-r1_lsl_i
mov_r0-r1 sub_r1-r2-r0 orr_r0-r0-r1 sub_r1-r3-r0_lsl_i eor_r3-r3-r1	orr_r3-r2-r1 sub_r1-r3-r3_lsl_i eor_r3-r3-r1
mov_r0-r1 mvn_r2-r0 mvn_r1-r3 rsb_r1-r2-r1_lsr_i	mvn_r2-r1 mvn_r1-r3 rsb_r1-r2-r1_lsr_i
cmp_r0-r1 sub_cs_r1-r0-r2 sub_r2-r1-r3 add_r3-r3-r2	cmp_r0-r1 sub_cs_r1-r0-r2 sub_r3-r1_i
and_r0-r0-r1 orr_r1-r2-r0 mov_r0-r3 rsb_r2-r1-r0_asr_i	and_r0-r0-r1 orr_r1-r2-r0 rsb_r2-r1-r3_asr_i
cmp_r0-r1 mvn_lt_r2-r0 tst_r2_i mvn_eq_r2-r3 orr_r2-r2-r1	unk
mov_r0-r1 add_r1-r2-r0 mov_r3-r2 add_r3-r1-r3	add_r3-r1-r2_lsl_i
sub_r0-r1-r0 and_r2-r2-r1 rsb_r3-r0-r2 mov_r2-r3	bic_r3-r1-r2 sub_r2-r0-r3
tst_r0-r1 mov_ne_r2_i mov_r1-r3 mvn_r3-r1 sub_r3-r3-r2 sub_r0-r3-r2	tst_r0-r1 mvn_r3-r3 mov_ne_r2_i sub_r3-r3-r2 sub_r0-r3-r2
sub_r0-r1-r2 mvn_r1-r2 sub_r3-r1-r0 sub_r3-r0-r3_lsl_i	sub_r0-r1-r2 mvn_r3-r1 sub_r3-r0-r3_lsl_i
rsb_r0-r1-r2 orr_r2-r1_i add_r2-r2-r0_lsl_i sub_r2-r2_i	sub_r0-r1-r2_lsl_i sub_r2-r0_i add_r2-r2-r1_lsl_i
eor_r0-r0-r1 sub_r0-r0_i sub_r2-r3_i sub_r3-r2-r0_asr_i	eor_r0-r0-r1 sub_r0-r0_i sub_r3-r3-r0_asr_i
rsb_r0-r1-r2 add_r2-r0-r0 mov_r1-r2 rsb_r3-r1-r2_ror_i sub_r1-r3_i	rsb_r0-r1-r2 add_r2-r0-r0 rsb_r3-r2-r2_ror_i sub_r1-r3_i
rsb_r0-r1-r0 rsb_r0-r0-r2_asr_i add_r3-r0-r0 orr_r3-r3_i	rsb_r0-r1-r0 sub_r3-r2-r0_lsl_i orr_r3-r3_i
cmp_r0-r1 add_cc_r2-r0-r3 add_cs_r2-r1-r0_lsr_i mov_r0-r2 sub_r2-r0-r1 mov_r3-r2	cmp_r0-r1 add_r2-r0-r3 add_cs_r2-r1-r0_lsr_i sub_r2-r2-r1 mov_r3-r2
orr_r0-r1-r2_lsr_i add_r1-r2-r2 orr_r1-r1-r0 mvn_r3-r1	orr_r0-r1-r2_lsr_i orr_r1-r0-r2_lsl_i mvn_r3-r1
rsb_r0-r1-r2 orr_r3-r0-r3_lsl_i sub_r2-r2-r0 rsb_r1-r2-r3	rsb_r0-r1-r2 orr_r3-r0-r3_lsl_i rsb_r1-r1-r3
add_r0-r0-r1 and_r2-r1-r0_ror_i mov_r3-r2 rsb_r1-r1_i rsb_r3-r3-r1_asr_i	add_r0-r0-r1 and_r2-r1-r0_ror_i rsb_r1-r1_i rsb_r3-r2-r1_asr_i
add_r0-r1-r0 mvn_r1-r0 and_r2-r1-r3 mov_r0-r1 orr_r2-r2-r0	add_r0-r1-r0 mvn_r2-r0
tst_r0-r1 sub_ne_r0-r2-r3 sub_r0-r0-r2 add_r0-r0-r2 sub_r1-r1-r0_ror_i	tst_r0-r1 sub_ne_r0-r2-r3 sub_r1-r1-r0_ror_i
add_r0-r1-r1_ror_i mov_r2-r0 mov_r3-r2 rsb_r1-r3-r2	sub_r1-r2-r2
tst_r0_i rsb_ne_r1-r1_i tst_r1_i mvn_ne_r2-r3 mvn_r0-r2	mvn_r0-r2
orr_r0-r1-r2_lsl_i add_r0-r0-r2 rsb_r3-r0-r1 mov_r1-r3	orr_r0-r1-r2_lsl_i add_r0-r0-r2 sub_r1-r1-r0
add_r0-r1-r2 mov_r1-r0 mvn_r2-r1 orr_r2-r1-r2	mvn_r2_i
sub_r0-r1-r2 add_r1-r0-r0 orr_r1-r1-r0_lsr_i orr_r0-r0-r1_lsl_i add_r3-r0-r0_lsl_i	sub_r0-r1-r2 mov_r1-r0_ror_i orr_r0-r0-r1_lsl_i add_r3-r0-r0_lsl_i
tst_r0_i mov_eq_r1_i orr_r2-r1-r3 sub_r0-r2-r1	tst_r0_i mov_cs_r1_i bic_r0-r3-r1
rsb_r0-r1-r2 tst_r1_i mvn_ne_r3-r1 orr_r3-r0-r3	rsb_r0-r1-r2 orr_r3-r0-r3
mov_r0-r1 add_r2-r0-r2 and_r0-r2-r1 orr_r3-r0-r1	mov_r3-r1
sub_r0-r1-r2 sub_r3-r2-r0 rsb_r1-r3_i add_r2-r3-r1 sub_r3-r2-r1	rsb_r3-r1-r2_lsl_i
and_r0-r1-r0 rsb_r0-r0_i mvn_r1-r0 mvn_r2-r1	and_r2-r0-r1 rsb_r2-r2_i
tst_r0_i sub_eq_r1-r2-r0_lsr_i orr_r1-r1-r0 eor_r3-r1-r0	sub_r1-r2-r0_lsr_i orr_r1-r1-r0 eor_r3-r1-r0
sub_r0-r1-r2 and_r1-r2-r0 and_r2-r1_i sub_r2-r2-r0	rsb_r0-r2-r1 and_r2-r1_i sub_r2-r2-r0
mvn_r0-r1 orr_r1-r0-r1 rsb_r2-r1-r2 rsb_r3-r1-r2 mov_r0-r3	mvn_r1_i sub_r0-r2-r1_lsl_i
orr_r0-r0-r1_lsr_i eor_r2-r0-r1 orr_r1-r2-r0 and_r1-r2-r1	orr_r0-r0-r1_lsr_i eor_r1-r1-r0
mov_r0-r1 add_r2-r1-r1 add_r2-r2-r0 add_r2-r0-r2 add_r0-r2-r2_lsr_i	add_r2-r1-r1 add_r2-r2-r2 add_r0-r2-r2_lsr_i
sub_r0-r0-r1 sub_r1-r2-r3_asr_i mvn_r2-r1 sub_r1-r0-r2 mov_r0-r1	sub_r0-r0-r1 sub_r1-r2-r3_asr_i mvn_r2-r1 sub_r0-r0-r2
add_r0-r1-r0_lsl_i add_r2-r2-r0 and_r2-r0-r2 orr_r2-r2_i	add_r0-r1-r0_lsl_i add_r2-r2-r0 and_r2-r0-r2
add_r0-r1-r2 rsb_r1-r3-r0_lsr_i rsb_r1-r1-r0_ror_i rsb_r3-r2-r1	rsb_r1-r1-r2 rsb_r3-r2-r3 add_r3-r3-r1_lsl_i
sub_r0-r1-r2 sub_r1-r2-r0_lsl_i sub_r0-r2-r1 sub_r1-r2-r0 sub_r1-r1-r2	rsb_r0-r1-r2 mov_r1-r0_lsl_i
cmp_r0-r1 sub_ne_r2-r0-r2 eor_r0-r3-r0_lsr_i mov_r3-r0 eor_r3-r2-r3 sub_r2-r3-r2	cmp_r0-r1 sub_ne_r2-r0-r2 eor_r0-r3-r0_lsr_i eor_r3-r0-r2 sub_r2-r3-r2
mvn_r0-r1 mvn_r2-r3 sub_r3-r0-r3 sub_r2-r3-r2_lsl_i	sub_r0-r1_i sub_r2-r3-r0
add_r0-r0-r0 mvn_r1-r0 eor_r2-r0-r2 orr_r3-r1-r0 add_r2-r3-r2	add_r0-r0-r0 eor_r2-r0-r2 sub_r2-r2_i
sub_r0-r1-r2 rsb_r2-r1-r0_asr_i add_r1-r2-r2 sub_r1-r3-r1 sub_r1-r1_i	sub_r0-r1-r2 rsb_r2-r1-r0_asr_i sub_r1-r3-r2_lsl_i
and_r0-r1-r0 eor_r2-r0_i mov_r1-r0 rsb_r3-r1_i rsb_r0-r2-r3	and_r0-r1-r0 rsb_r3-r0_i eor_r2-r0_i rsb_r0-r2-r3
cmp_r0-r1 sub_cc_r2-r1-r0 sub_cs_r2-r0_i add_r1-r2-r3 add_r2-r3-r1 sub_r0-r2-r1	mov_r0-r3
mov_r0-r1 orr_r2-r0-r3 eor_r0-r0-r2 and_r3-r0_i	unk bic_r3-r3-r0
mov_r0-r1 rsb_r2-r0-r3 sub_r3-r2-r1 orr_r0-r3-r1 sub_r0-r2-r0	sub_r0-r3-r1_lsl_i and_r0-r0-r1
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r0 orr_r0-r2-r1_lsr_i	ror_r0-r0_i mvn_hi_r1-r0 orr_r0-r2-r1_lsr_i
rsb_r0-r1-r2_ror_i cmp_r0-r1 sub_lt_r3-r3_i sub_r3-r3-r0_asr_i	rsb_r0-r1-r2_ror_i sub_r3-r3-r0_asr_i
cmp_r0-r1 mov_ls_r2-r1 mov_hi_r2-r0 mov_r3-r2 add_r0-r3_i eor_r3-r3-r0	cmp_r0-r1 mov_r2-r1 mov_cs_r2-r0 add_r0-r2_i eor_r3-r2-r0
add_r0-r1-r2 rsb_r0-r1-r0 orr_r3-r1-r0 eor_r3-r2-r3 mvn_r2-r3	unk
cmp_r0-r1 mvn_lt_r2-r3 mvn_ge_r2-r1 add_r2-r2_i	cmp_r0-r1 mvn_lt_r2-r3 mvn_ge_r2-r1
eor_r0-r1-r0_ror_i sub_r2-r2-r0 rsb_r3-r2-r0 rsb_r3-r3-r0 sub_r0-r0-r3	eor_r0-r1-r0_lsr_i rsb_r0-r2-r0_lsl_i
add_r0-r1_i and_r2-r0-r1 add_r0-r1-r2 add_r2-r0-r2	add_r2-r1-r1_lsl_i
mov_r0-r1 and_r2-r0-r2 sub_r0-r2-r1_lsr_i sub_r0-r0-r3_asr_i	and_r2-r1-r2 sub_r0-r2-r1_lsr_i sub_r0-r0-r3_asr_i
eor_r0-r1-r0 add_r0-r1-r0 sub_r1-r1-r0_asr_i mov_r2-r1	eor_r0-r1-r0 add_r0-r1-r0 sub_r2-r1-r0_asr_i
and_r0-r1_i mov_r1-r2 add_r2-r0-r1 add_r1-r0-r2 rsb_r0-r1-r2_lsl_i	ror_r0-r2_i
add_r0-r1-r2 sub_r3-r0-r1 orr_r1-r1-r3 orr_r3-r1-r3	orr_r3-r1-r2
rsb_r0-r1-r2_asr_i orr_r2-r3-r0_lsr_i sub_r3-r3_i add_r0-r2-r3 sub_r1-r2-r0	rsb_r1-r3_i
tst_r0-r1 mvn_eq_r0-r1 and_r2-r0-r3 sub_r3-r2-r1_lsr_i sub_r2-r3-r2	mov_r2-r1_asr_i
cmp_r0_i mov_cc_r1-r0_lsr_i mov_r0-r1 and_r1-r0-r1	rsb_r2-r0-r0_lsr_i and_r1-r1-r2_asr_i
sub_r0-r1-r0_ror_i sub_r2-r1-r0 sub_r0-r2_i add_r1-r0-r0 rsb_r1-r0-r1	sub_r0-r1-r0_ror_i sub_r2-r1-r0 sub_r1-r2_i
and_r0-r1-r2 sub_r0-r0-r3_lsl_i mvn_r1-r3 and_r3-r0-r1 mvn_r0-r3	and_r0-r1-r2 sub_r0-r0-r3_lsl_i unk
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r2 sub_r2-r0-r1	cmp_r0-r1 add_r0-r1-r2 mvn_r2-r0
add_r0-r1-r1 orr_r2-r1-r0_ror_i sub_r2-r0-r2 orr_r0-r0-r2	orr_r0-r1-r1_lsl_i
rsb_r0-r1-r2_asr_i add_r0-r1-r0 add_r0-r0-r3 rsb_r2-r0-r1_lsr_i	asr_r0-r2_i add_r0-r0-r3 rsb_r2-r0-r1_lsr_i
tst_r0_i orr_ne_r1-r2-r3 rsb_r1-r2-r1_lsr_i mvn_r2-r1	rsb_r1-r2-r1_lsr_i mvn_r2-r1
cmp_r0-r1 add_cc_r2-r0-r0 rsb_ls_r2-r2-r3_lsl_i rsb_r1-r2-r0_lsl_i and_r0-r2-r1_lsr_i orr_r2-r0-r2	cmp_r0-r1 add_cc_r2-r0-r0 rsb_ls_r2-r2-r3_lsl_i
mvn_r0-r1 mvn_r1-r0 sub_r2-r0-r3 and_r3-r2-r1	add_r0-r1-r3 bic_r3-r1-r0
add_r0-r0_i mvn_r1-r0 and_r2-r0-r3 eor_r3-r1_i orr_r3-r2-r3	add_r1-r0_i unk
sub_r0-r1-r2 mvn_r2-r0 add_r3-r1-r2 add_r2-r3-r0	sub_r2-r1_i
and_r0-r1-r2 and_r1-r0-r2 sub_r2-r0-r1 mov_r3-r2	bic_r3-r2-r2
mvn_r0-r1 and_r2-r2_i sub_r2-r2-r0 orr_r3-r2-r0	add_r2-r1_i unk
eor_r0-r0-r1 tst_r1_i mvn_eq_r2-r3 rsb_r3-r0-r2_asr_i	mvn_r2-r3 eor_r0-r0-r1 rsb_r3-r0-r2_asr_i
orr_r0-r1_i mov_r1-r0 add_r0-r2-r3_lsl_i add_r3-r1-r0	orr_r0-r1_i add_r1-r2-r3_lsl_i add_r3-r1-r0
tst_r0-r1 add_ne_r0-r1-r2 add_eq_r0-r0_i add_r3-r0-r1 and_r2-r0-r2 rsb_r3-r3-r2_lsr_i	tst_r0-r1 add_ne_r0-r1-r2 add_r3-r0-r1 and_r2-r0-r2 rsb_r3-r3-r2_lsr_i
sub_r0-r1-r0_asr_i rsb_r2-r1-r0 mov_r3-r2 add_r1-r3-r2 rsb_r2-r2-r1_ror_i	mov_r2_i
add_r0-r1-r0 and_r1-r0-r2_lsl_i rsb_r3-r2-r1_lsr_i mov_r2-r3 and_r0-r0-r2	add_r0-r1-r0 and_r1-r0-r2_lsl_i rsb_r3-r2-r1_lsr_i and_r0-r0-r3
tst_r0-r1 sub_eq_r2-r0-r3 tst_r1-r0 and_eq_r3-r1-r2_ror_i add_r0-r3-r2	tst_r1-r0 sub_ge_r2-r0-r3 and_eq_r3-r1-r2_ror_i add_r0-r3-r2
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 mvn_r3-r0 rsb_r3-r3-r2 sub_r3-r1-r3_lsl_i	mvn_r1-r2 mvn_r3-r0 rsb_r3-r3-r2 sub_r3-r1-r3_lsl_i
rsb_r0-r1-r2 add_r1-r0_i sub_r3-r0-r3 sub_r3-r1-r3 sub_r1-r1-r3_lsl_i	rsb_r0-r1-r2 add_r1-r0_i sub_r3-r0-r3 rsb_r1-r1-r3_lsl_i
eor_r0-r1-r2 mov_r3-r2 add_r0-r3-r0 rsb_r0-r0-r1_ror_i	eor_r0-r1-r2 add_r0-r2-r0 rsb_r0-r0-r1_ror_i
and_r0-r1-r2 add_r3-r0-r2 sub_r1-r2-r3 rsb_r0-r3-r1	and_r0-r1-r2 add_r3-r0-r2 sub_r0-r2-r3_lsl_i
cmp_r0-r1 mvn_lt_r2-r3 mvn_ge_r2-r3 cmp_r0-r1 mvn_ge_r0-r3 and_r2-r0-r2	mvn_r2-r3 cmp_r0-r1 mvn_ge_r0-r3 and_r2-r0-r2
tst_r0_i rsb_ne_r1-r0-r2 rsb_eq_r1-r2_i mov_r0-r3 orr_r3-r0-r1	rsb_r1-r2_i tst_r0_i rsb_ne_r1-r0-r2 orr_r3-r3-r1
sub_r0-r1_i sub_r2-r3-r0 mvn_r3-r2 rsb_r3-r0-r3 orr_r1-r3-r0	unk
sub_r0-r1_i orr_r2-r3-r0 rsb_r1-r3-r2 rsb_r0-r2-r1	rsb_r1-r3-r2 rsb_r0-r2-r1
mvn_r0-r1 orr_r2-r2-r3 sub_r1-r2-r3 add_r1-r0-r1	mvn_r0-r1 bic_r2-r2-r3 add_r1-r0-r2
add_r0-r0-r1_ror_i mov_r1-r2 eor_r0-r0-r1_asr_i sub_r3-r0_i add_r3-r0-r3	add_r0-r0-r1_ror_i eor_r0-r0-r2_asr_i add_r3-r0-r0
cmp_r0_i add_hi_r1-r0-r1 add_r0-r2-r2_ror_i orr_r3-r0-r1_ror_i and_r3-r3-r0	add_r0-r2-r2_ror_i orr_r3-r0-r1_ror_i and_r3-r3-r0
cmp_r0_i rsb_eq_r0-r0_i eor_r1-r2-r0 orr_r2-r1-r2 and_r0-r1-r2	cmp_r0_i eor_eq_r0-r0_i eor_r1-r2-r0 and_r0-r1-r1
rsb_r0-r1-r0_asr_i eor_r2-r3-r2 rsb_r3-r2-r0_lsr_i rsb_r0-r3_i	rsb_r0-r1-r0_asr_i eor_r2-r3-r2 sub_r0-r2-r0_lsr_i
tst_r0-r1 add_ne_r0-r1-r0 mov_ne_r0_i add_r1-r0-r2 orr_r1-r0-r1 add_r0-r1-r0	tst_r0-r1 rsb_ne_r0-r0-r0 add_r1-r0-r2 orr_r1-r0-r1 add_r0-r1-r0
sub_r0-r0-r1 rsb_r1-r1-r0 orr_r0-r2-r0 sub_r3-r0-r1	sub_r0-r0-r1 bic_r3-r2-r0 add_r3-r1-r3
cmp_r0_i rsb_eq_r1-r0_i rsb_r2-r1-r2 add_r1-r2-r3	cmp_r0_i rsb_ne_r2-r1-r2 add_r1-r2-r3
sub_r0-r0-r1 mvn_r2-r0 sub_r3-r2-r1 and_r0-r3_i	mvn_r2-r0 and_r0-r2_i
sub_r0-r0-r1 and_r2-r0-r1 sub_r1-r2_i mvn_r3-r1	sub_r0-r0-r1 and_r2-r0-r1 mvn_r3-r2
sub_r0-r1-r2_ror_i orr_r3-r0-r2 and_r0-r0-r3 orr_r3-r0-r3	sub_r0-r1-r2_ror_i orr_r3-r0-r2
cmp_r0-r1 add_lt_r1-r2-r3 add_ge_r1-r2-r3 add_r0-r1-r1	add_r1-r2-r3 add_r0-r1-r1
rsb_r0-r1-r2_lsr_i mvn_r1-r2 mov_r3-r0 sub_r3-r3-r1 rsb_r3-r2-r3_lsr_i	rsb_r0-r1-r2_lsr_i mvn_r1-r2 sub_r3-r0-r1 rsb_r3-r2-r3_lsr_i
rsb_r0-r1-r0 mov_r1-r2 and_r0-r2-r0 rsb_r0-r0_i rsb_r2-r1-r0_lsr_i	rsb_r0-r1-r0 and_r0-r2-r0 rsb_r0-r0_i rsb_r2-r2-r0_lsr_i
tst_r0_i mvn_eq_r1-r2 and_r2-r3-r1 add_r3-r3-r2 sub_r3-r2-r3	sub_r3-r3-r3_lsl_i
mov_r0-r1 orr_r2-r0-r2 and_r1-r0-r1_ror_i rsb_r2-r2-r1	orr_r2-r1-r2 and_r1-r1-r1_ror_i rsb_r2-r2-r1
cmp_r0-r1 rsb_cs_r2-r1-r0 mov_r0-r3 eor_r1-r1-r0 rsb_r1-r1-r2	cmp_r0-r1 rsb_cs_r2-r1-r0 eor_r1-r1-r3 rsb_r1-r1-r2
rsb_r0-r0-r1 mov_r2-r3 sub_r1-r2-r0 eor_r0-r3-r1	rsb_r0-r0-r1 sub_r1-r3-r0 eor_r0-r3-r1
cmp_r0_i sub_eq_r1-r0-r1_asr_i mov_cs_r1-r0 orr_r2-r1-r3_lsl_i rsb_r0-r1-r0_lsr_i add_r2-r0-r2	cmp_r0_i mov_cs_r1-r0 orr_r2-r1-r3_lsl_i rsb_r0-r1-r0_lsr_i add_r2-r0-r2
tst_r0-r1 rsb_ne_r0-r2-r1_ror_i rsb_eq_r0-r1-r0 mov_r1-r3 eor_r0-r0-r1 add_r0-r3-r0	tst_r0-r1 rsb_ne_r0-r2-r1_ror_i rsb_ls_r0-r1-r0 eor_r0-r0-r3 add_r0-r3-r0
eor_r0-r1-r2_lsr_i sub_r1-r0-r1_lsr_i add_r1-r1-r1 sub_r0-r1-r0 and_r1-r0-r3	eor_r0-r1-r2_lsr_i sub_r1-r0-r1_lsr_i rsb_r0-r0-r1_lsl_i and_r1-r0-r3
add_r0-r1-r0 eor_r2-r3-r0_lsl_i add_r0-r2-r1 add_r0-r2-r0	add_r0-r1-r0 eor_r2-r3-r0_lsl_i add_r0-r1-r2_lsl_i
eor_r0-r1-r0 eor_r2-r0_i add_r0-r0-r2 rsb_r3-r2-r0	eor_r0-r1-r0 orr_r3-r0-r0
sub_r0-r0-r1_lsr_i rsb_r2-r0_i rsb_r1-r2-r3 add_r0-r1_i	add_r0-r3-r0 sub_r0-r0-r1_lsr_i
cmp_r0-r1 sub_cs_r2-r1-r0 orr_r1-r2-r0 mvn_r3-r1 orr_r3-r1-r3	mvn_r3_i
rsb_r0-r0-r1 add_r0-r0-r0 mvn_r1-r0 mvn_r0-r1	rsb_r0-r0-r1 add_r0-r0-r0
cmp_r0-r1 sub_cs_r0-r0-r2 mov_cs_r0-r3 sub_r3-r0-r2 add_r2-r3-r3_asr_i and_r1-r0-r2_lsl_i	cmp_r0-r1 mov_cs_r0-r3 sub_r3-r0-r2 add_r2-r3-r3_asr_i and_r1-r0-r2_lsl_i
mvn_r0-r1 rsb_r0-r0-r2 sub_r0-r2-r0 mov_r3-r0	mvn_r3-r1
tst_r0_i sub_ne_r1-r0-r2 add_r3-r3-r1_lsl_i mov_r2-r3 rsb_r1-r2-r3_lsr_i	tst_r0_i sub_ne_r1-r0-r2 add_r3-r3-r1_lsl_i rsb_r1-r3-r3_lsr_i
mov_r0-r1 tst_r0-r2 mov_eq_r2-r3 add_r3-r2-r2	tst_r2-r1 mov_eq_r2-r3 add_r3-r2-r2
add_r0-r1-r1 and_r0-r0-r2 sub_r3-r2-r0 sub_r0-r3-r2	bic_r0-r2-r1_lsl_i rsb_r0-r2-r0
cmp_r0-r1 sub_lt_r2-r0_i add_r3-r2-r1_ror_i rsb_r2-r3-r2	add_r3-r2-r1_ror_i rsb_r2-r3-r2
tst_r0_i mov_eq_r1-r2 add_r0-r1-r2 sub_r0-r0-r1	lsl_r0-r2_i
add_r0-r1-r0 orr_r1-r1-r0 add_r2-r1-r1 add_r3-r3-r2 orr_r1-r3-r0	add_r0-r1-r0 orr_r1-r1-r0 add_r3-r3-r1_lsl_i orr_r1-r3-r0
rsb_r0-r1-r0 sub_r0-r0_i mov_r1-r2 and_r1-r1-r0	rsb_r0-r1-r0 sub_r0-r0_i and_r1-r0-r2
tst_r0_i mov_eq_r1_i add_r2-r3-r3 and_r0-r1-r2_asr_i	mov_r0_i
sub_r0-r0-r1 eor_r2-r0-r3 and_r3-r0-r3 and_r0-r2-r3	sub_r0-r0-r0
mvn_r0-r1 add_r2-r2_i orr_r0-r0-r1 mov_r1-r0 sub_r1-r2-r1	add_r1-r2_i
tst_r0_i mvn_eq_r0-r1 sub_r2-r3-r0 add_r3-r2-r3	mvn_r0-r1 rsb_r3-r0-r3_lsl_i
add_r0-r1-r2 mvn_r2-r3 sub_r3-r2-r0 add_r3-r0-r3	mvn_r3-r3
tst_r0_i sub_ne_r1-r2-r3 and_r0-r1-r2 eor_r3-r0-r1 eor_r3-r0-r3	and_r0-r1-r2 bic_r3-r1-r0 eor_r3-r0-r3
sub_r0-r1-r0 and_r2-r0-r3 orr_r0-r3-r2 rsb_r3-r2-r0 sub_r1-r3_i	sub_r0-r1-r0 and_r2-r0-r3 eor_r3-r2-r3 sub_r1-r3_i
rsb_r0-r1-r0 sub_r0-r0-r1_asr_i mov_r1-r0 add_r2-r1_i	rsb_r0-r1-r0 sub_r0-r0-r1_asr_i asr_r2-r0_i
rsb_r0-r1-r2 rsb_r3-r1_i rsb_r0-r3-r0 add_r0-r0-r2	rsb_r0-r1-r2 add_r0-r2-r2
add_r0-r1-r0 orr_r2-r0-r3 orr_r3-r3-r2 sub_r1-r3_i	add_r2-r0-r1 orr_r1-r2-r3
mvn_r0-r1 mov_r2-r1 eor_r2-r2-r0 add_r0-r2-r3_asr_i	mvn_r0-r3_lsr_i
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r2 sub_r2-r1_i	mvn_r1-r2 sub_r2-r1_i
tst_r0-r1 sub_ne_r2-r2-r1_asr_i rsb_eq_r2-r3-r1_lsr_i mov_r0-r2 add_r2-r0_i	sub_r2-r2-r1_asr_i tst_r0-r1 rsb_eq_r2-r3-r1_lsr_i add_r2-r2_i
cmp_r0_i mvn_eq_r0-r1 mov_r1-r0 orr_r2-r1-r0 orr_r0-r2_i	cmp_r0_i mvn_eq_r0-r1
and_r0-r1-r2 mov_r3-r1 eor_r2-r3-r0 mov_r3-r2 sub_r0-r2-r3	rsb_r0-r3-r3
orr_r0-r1-r0 add_r0-r0_i sub_r1-r2-r0_lsl_i add_r3-r1-r1_lsr_i	orr_r0-r1-r0 sub_r1-r2-r0_lsl_i add_r3-r1-r1_lsr_i
eor_r0-r1-r2 sub_r3-r3_i rsb_r1-r0_i eor_r2-r3-r1	eor_r0-r1-r2 rsb_r1-r0_i eor_r2-r3-r1
add_r0-r1-r0 add_r1-r0-r2 rsb_r0-r3-r1_lsr_i mov_r2-r1 and_r1-r0-r2	add_r0-r1-r0 add_r1-r0-r2 rsb_r0-r3-r1_lsr_i and_r1-r0-r1
and_r0-r1-r2_lsr_i sub_r1-r1-r0 orr_r3-r1_i add_r2-r3-r1 rsb_r2-r2-r1_lsl_i	bic_r1-r1-r2_lsr_i orr_r3-r1_i add_r2-r3-r1 rsb_r2-r2-r1_lsl_i
add_r0-r1-r2 sub_r3-r2-r1 sub_r1-r3-r0_lsl_i rsb_r3-r2-r3 rsb_r0-r3-r1	add_r0-r1-r2 sub_r1-r3-r0_lsl_i sub_r0-r2-r0_lsl_i
tst_r0-r1 sub_ne_r0-r1-r2_lsl_i add_r1-r0-r1 sub_r1-r0-r1	rsb_r1-r1_i
add_r0-r1-r1_lsl_i orr_r2-r0_i and_r3-r2-r0 orr_r3-r0-r3	add_r3-r1-r1_lsl_i
cmp_r0_i mov_eq_r1_i rsb_ge_r1-r2-r0 rsb_r1-r1-r0 mov_r0-r1	cmp_r0_i rsb_ge_r1-r2-r0 rsb_r1-r1-r0 mov_r0-r1
cmp_r0_i add_cc_r0-r0-r1 add_cs_r0-r2-r3 mov_r3-r0	add_r3-r2-r3
add_r0-r1-r0 eor_r2-r0_i mov_r1-r2_asr_i rsb_r3-r1-r2_lsr_i eor_r3-r3-r2_lsl_i	add_r0-r1-r0 mov_r1-r0_asr_i rsb_r3-r1-r0_lsr_i eor_r3-r3-r0_lsl_i
tst_r0-r1 add_eq_r0-r2-r0_lsl_i rsb_r1-r2-r0 mov_r2-r3 and_r0-r2-r1	tst_r0-r1 add_ge_r0-r2-r0_lsl_i rsb_r1-r2-r0 and_r0-r3-r1
cmp_r0_i rsb_cc_r0-r1-r2 sub_r0-r2-r0 eor_r1-r2-r0 rsb_r3-r1-r2_lsr_i	rsb_r1-r0-r1 sub_r0-r2-r0 eor_r1-r2-r0 rsb_r3-r1-r2_lsr_i
cmp_r0-r1 mov_ge_r2_i rsb_r1-r2-r0_ror_i rsb_r0-r0-r1 mov_r3-r0 sub_r2-r3-r0	sub_r2-r2-r2
sub_r0-r0-r1 rsb_r2-r2-r0 sub_r1-r3-r2 add_r3-r1-r3	sub_r0-r0-r1 rsb_r2-r2-r0 rsb_r3-r2-r3_lsl_i
cmp_r0-r1 mvn_lt_r2-r1 add_r0-r1-r0 add_r1-r1-r2 sub_r2-r0-r1	cmp_r0-r1 mvn_lt_r2-r1 rsb_r2-r2-r0
tst_r0_i rsb_ne_r1-r2_i rsb_ne_r1-r2-r0 mov_r2-r3 mov_r0-r1 and_r3-r0-r2_ror_i	and_r3-r1-r3_ror_i
rsb_r0-r1-r2 rsb_r0-r2-r0 mov_r2-r0_lsl_i orr_r1-r2-r0 mov_r2-r1	rsb_r0-r1-r2 rsb_r0-r2-r0 orr_r1-r0-r0_lsl_i mov_r2-r1
eor_r0-r1-r0_lsl_i orr_r1-r2-r0 rsb_r0-r3-r1_asr_i sub_r1-r0_i rsb_r1-r1_i	eor_r0-r1-r0_lsl_i orr_r1-r2-r0 rsb_r0-r3-r1_asr_i rsb_r1-r0_i
eor_r0-r1-r2 orr_r2-r1-r0 and_r2-r0-r2 add_r3-r1-r1 rsb_r3-r3-r2	eor_r0-r1-r2 add_r3-r1-r1 rsb_r3-r3-r0
sub_r0-r0-r1 sub_r1-r2-r1 add_r0-r0-r1 sub_r2-r0-r1 rsb_r2-r2-r1	rsb_r2-r0-r2
add_r0-r1-r2 eor_r2-r1-r0 orr_r0-r3-r2 rsb_r3-r0-r2 rsb_r2-r3-r0	add_r0-r1-r2 eor_r2-r1-r0 orr_r0-r3-r2 rsb_r2-r2-r0_lsl_i
tst_r0-r1 mvn_eq_r1-r0 tst_r1-r0 and_ne_r2-r3-r1_asr_i add_r2-r2-r0	tst_r0-r1 and_ne_r2-r3-r1_asr_i add_r2-r2-r0
sub_r0-r1-r2_ror_i eor_r0-r0-r1 mvn_r3-r0 and_r3-r0-r3	mov_r3_i
eor_r0-r1-r2_lsr_i orr_r3-r1-r0_ror_i mov_r0-r3 eor_r2-r2-r0_lsr_i	eor_r0-r1-r2_lsr_i orr_r3-r0-r0_lsl_i eor_r2-r2-r3_lsr_i
add_r0-r1-r1 mov_r1-r0 mvn_r2-r1 sub_r1-r2-r0	add_r0-r1-r1 mvn_r2-r0 sub_r1-r2-r0
orr_r0-r0-r1 orr_r2-r0-r1 rsb_r2-r2-r1_lsl_i mvn_r3-r2	orr_r2-r0-r1 rsb_r2-r2-r1_lsl_i mvn_r3-r2
tst_r0-r1 mvn_eq_r1-r0 orr_r2-r0-r1 rsb_r3-r2-r0 mov_r2-r3 add_r3-r2_i	tst_r0-r1 mvn_eq_r1-r0 orr_r2-r0-r1 rsb_r3-r2-r0 add_r3-r3_i
add_r0-r0-r1 eor_r2-r1-r0 mvn_r0-r1 orr_r1-r0-r2_asr_i eor_r3-r1-r0	add_r0-r0-r1 eor_r2-r1-r0 mvn_r0-r1 and_r3-r1-r2_asr_i
cmp_r0_i orr_lt_r1-r0-r2 and_r3-r0-r3 sub_r2-r3-r1 sub_r0-r3-r2	cmp_r0_i orr_lt_r1-r0-r2 sub_r2-r3-r1 sub_r0-r3-r2
rsb_r0-r1-r0 sub_r2-r1-r0 rsb_r2-r2_i sub_r1-r2-r1_lsr_i	rsb_r2-r0-r1_lsl_i rsb_r2-r2_i sub_r1-r2-r1_lsr_i
sub_r0-r1-r2 mov_r2-r0 orr_r2-r2-r0 sub_r1-r2-r3 rsb_r2-r1-r2	mov_r2-r3
tst_r0_i add_eq_r1-r0-r2_ror_i sub_r3-r0-r1 rsb_r2-r3-r0 mvn_r0-r2	add_r1-r0-r2_ror_i mvn_r0-r1
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 and_r3-r2-r1 sub_r0-r3_i	mvn_r1-r2 and_r3-r2-r1 sub_r0-r3_i
rsb_r0-r1-r2 sub_r0-r3-r0_lsl_i sub_r2-r3-r0 mvn_r1-r2	rsb_r2-r2-r1 mvn_r1-r2_lsl_i
tst_r0-r1 eor_ne_r1-r2-r1 mvn_ne_r1-r2 orr_r0-r2-r1	tst_r0-r1 unk orr_r0-r2-r1
mov_r0-r1 sub_r1-r1-r0_lsr_i sub_r2-r1_i and_r3-r2_i	sub_r1-r1-r1_lsr_i and_r3-r1_i
rsb_r0-r0-r1_lsl_i sub_r2-r2-r0_asr_i mov_r0-r2 orr_r3-r0-r2_ror_i	rsb_r0-r0-r1_lsl_i sub_r2-r2-r0_asr_i orr_r3-r2-r2_ror_i
rsb_r0-r1-r0 add_r2-r0_i rsb_r0-r0-r2 rsb_r3-r2_i rsb_r0-r3-r0	rsb_r0-r1-r0 add_r0-r0_i
mvn_r0-r1 mvn_r2-r3 rsb_r3-r0-r1 sub_r3-r2-r3	mvn_r0-r1 rsb_r3-r3-r0_lsl_i
and_r0-r1-r2_lsr_i eor_r3-r1-r0 and_r1-r3-r2_ror_i rsb_r0-r1-r2	and_r1-r1-r2_lsl_i sub_r0-r2-r1
eor_r0-r1-r2 add_r1-r0-r0_lsl_i and_r2-r1_i mov_r0-r2 mov_r1-r0	sub_r0-r1-r2 and_r1-r0_i
rsb_r0-r1-r2_lsl_i mvn_r2-r1 and_r1-r0-r2 add_r2-r1-r1	rsb_r0-r1-r2_lsl_i bic_r2-r0-r1 lsl_r2-r2_i
add_r0-r1_i mvn_r1-r2 orr_r1-r0-r1 eor_r2-r2-r1	mvn_r0-r2 unk
add_r0-r1-r2 orr_r0-r3-r0 and_r1-r3-r0 mvn_r0-r1	mvn_r0-r3
orr_r0-r1-r0 sub_r1-r2-r0_lsr_i add_r0-r3-r1 add_r3-r0-r0 mvn_r0-r3	orr_r0-r1-r0 sub_r1-r2-r0_lsr_i add_r0-r3-r1 mvn_r0-r0_lsl_i
add_r0-r1-r0 sub_r2-r0-r2 sub_r0-r1-r2 sub_r1-r2-r0	sub_r0-r2-r0 sub_r1-r1-r0_lsl_i
rsb_r0-r0-r1_lsr_i add_r0-r0-r0 rsb_r1-r2-r0_asr_i add_r3-r2-r2 orr_r1-r1-r3	rsb_r0-r0-r1_lsr_i add_r0-r0-r0 rsb_r1-r2-r0_asr_i orr_r1-r1-r2_lsl_i
mvn_r0-r1 mvn_r2-r0 and_r2-r2-r0_asr_i add_r2-r3-r2	bic_r0-r1-r1_asr_i add_r2-r0-r3
rsb_r0-r1-r2_ror_i sub_r3-r1-r3_asr_i eor_r2-r0_i add_r1-r0-r3 add_r1-r1-r2_lsl_i	sub_r3-r1-r3_asr_i rsb_r0-r1-r2_ror_i add_r1-r0-r3 add_r1-r1-r0_lsl_i
add_r0-r1-r2_lsl_i mov_r1-r0 eor_r1-r0-r1 sub_r3-r0-r1 add_r0-r0-r3	add_r0-r1-r2_lsl_i add_r0-r0-r0
orr_r0-r0-r1 tst_r2_i orr_eq_r3-r0-r2 mov_r1-r3	orr_r0-r0-r1 orr_r1-r0-r2
tst_r0_i rsb_ne_r1-r2-r3_lsl_i rsb_eq_r1-r2-r1_lsr_i rsb_r1-r0-r1	rsb_r1-r2-r1_lsr_i rsb_r1-r0-r1
add_r0-r1-r0_lsl_i sub_r2-r1_i sub_r3-r2-r0 add_r3-r3-r1	sub_r3-r1-r0_lsl_i
sub_r0-r1-r2_lsr_i add_r1-r0-r0 mvn_r2-r1 mvn_r0-r2	sub_r0-r1-r2_lsr_i add_r1-r0-r0 add_r0-r0-r0
eor_r0-r1-r2 mov_r2-r0 sub_r1-r2-r0 orr_r3-r1-r2_asr_i	asr_r0-r2_i eor_r3-r0-r1_asr_i
cmp_r0-r1 rsb_ge_r2-r0-r1_lsl_i sub_r3-r2-r0 rsb_r0-r0-r2 rsb_r2-r0-r3	sub_r2-r3-r3
mov_r0-r1 and_r2-r1-r3 sub_r3-r2-r3_lsr_i sub_r3-r3-r0	and_r2-r1-r3 sub_r3-r2-r3_lsr_i sub_r3-r3-r1
tst_r0-r1 eor_ne_r1-r1-r0 mov_ne_r1_i sub_r2-r3-r0_lsr_i add_r2-r2-r2 orr_r3-r2-r1	tst_r0-r1 mov_ne_r1_i sub_r2-r3-r0_lsr_i add_r2-r2-r2 orr_r3-r2-r1
sub_r0-r1-r2 sub_r2-r0-r3_lsr_i eor_r1-r0-r2 orr_r1-r1-r0 sub_r3-r1-r3	sub_r0-r1-r2 sub_r2-r0-r3_lsr_i orr_r1-r0-r2 sub_r3-r1-r3
add_r0-r1_i eor_r2-r1-r2_lsr_i rsb_r1-r0-r2 add_r0-r2-r1	add_r0-r1_i eor_r2-r1-r2_lsr_i rsb_r0-r0-r2_lsl_i
tst_r0-r1 and_ne_r2-r2-r3 add_eq_r2-r0-r0 add_r2-r2-r3 mvn_r3-r2 mov_r1-r3 mov_r3-r1	and_r2-r2-r3 tst_r0-r1 add_ge_r2-r0-r0 add_r2-r2-r3 mvn_r3-r2
tst_r0_i mov_ne_r1-r2 sub_r1-r1-r3 eor_r2-r2-r1	sub_r1-r1-r3 eor_r2-r2-r1
and_r0-r1-r2 eor_r3-r0-r2 sub_r3-r2-r3 add_r0-r3_i	and_r0-r1-r2 add_r0-r0_i
cmp_r0_i orr_ge_r1-r2-r3 mov_r3-r0 orr_r0-r1-r3 rsb_r1-r0-r1 mov_r3-r1	cmp_r0_i orr_ge_r1-r2-r3 orr_r0-r1-r0 rsb_r1-r0-r1 mov_r3-r1
add_r0-r1-r0 mov_r2-r1 mov_r1-r0 sub_r1-r1-r2 and_r3-r0-r1	add_r1-r1-r0 and_r3-r0-r1
sub_r0-r1-r0 rsb_r0-r0-r2 and_r1-r0-r2 sub_r0-r2-r1	sub_r0-r1-r0 rsb_r0-r0-r2 bic_r0-r2-r0
add_r0-r1-r1 and_r2-r3-r2_lsr_i sub_r1-r0-r2 sub_r0-r3-r2 orr_r3-r1-r0	add_r0-r1-r1 and_r2-r3-r2_lsr_i sub_r1-r0-r2_lsl_i orr_r3-r1-r3
mov_r0-r1 mov_r2-r0_asr_i and_r1-r2-r0_asr_i add_r1-r2-r1 mov_r3-r1	mov_r2-r1_asr_i add_r3-r2-r2
sub_r0-r1-r2 add_r0-r0-r2 sub_r2-r0-r3 add_r2-r2-r2 rsb_r3-r2-r3_lsl_i	rsb_r2-r3-r1 add_r2-r2-r2 rsb_r3-r2-r3_lsl_i
and_r0-r0-r1_asr_i rsb_r1-r0-r2_asr_i mvn_r0-r1 mov_r1-r0	and_r0-r0-r1_asr_i rsb_r1-r0-r2_asr_i mvn_r1-r1
rsb_r0-r0-r1 orr_r0-r0-r2 rsb_r0-r0-r2_asr_i add_r3-r0-r3 rsb_r1-r3-r0	rsb_r1-r3_i
add_r0-r0-r0_asr_i rsb_r1-r2-r0 rsb_r2-r3-r1_ror_i rsb_r1-r1-r2 sub_r3-r2-r1	add_r0-r0-r0_asr_i sub_r3-r0-r2
cmp_r0_i and_ls_r0-r1-r0 and_hi_r0-r0-r1 rsb_r2-r1_i eor_r0-r2-r0	and_r0-r0-r1 rsb_r2-r1_i eor_r0-r2-r0
mvn_r0-r1 tst_r0_i mov_eq_r2_i mov_r0-r2	mov_r0_i
cmp_r0-r1 sub_lt_r2-r1-r2 add_r2-r2_i rsb_r1-r2_i rsb_r0-r1-r0_asr_i add_r1-r1-r0	mov_r1-r0_asr_i
sub_r0-r1-r0_lsl_i orr_r1-r2-r3_ror_i add_r2-r0-r1_asr_i orr_r2-r1-r2_lsl_i	orr_r1-r2-r1_lsl_i orr_r2-r1-r3_ror_i
eor_r0-r1-r2 sub_r0-r0-r3_lsl_i and_r2-r3-r0_lsl_i mvn_r0-r2	eor_r0-r1-r2 and_r2-r3-r0_lsl_i mvn_r0-r2
mvn_r0-r1 mvn_r1-r0 sub_r2-r0-r1_lsr_i sub_r1-r2-r0 eor_r2-r1-r3_lsl_i	sub_r2-r0-r1_lsr_i sub_r1-r2-r0 add_r2-r1-r3_lsl_i
sub_r0-r1-r0 mov_r1-r2 and_r3-r1-r0 eor_r0-r3-r1 eor_r0-r3-r0	asr_r0-r2_i
tst_r0-r1 sub_ne_r2-r0_i sub_eq_r2-r3-r0 tst_r2_i mov_eq_r1-r3_lsr_i eor_r3-r3-r1_ror_i	mov_r1-r3_lsr_i eor_r3-r3-r1_ror_i
add_r0-r1-r2 mov_r2-r3 sub_r2-r0-r2 orr_r0-r3-r2 orr_r0-r0-r3_lsl_i	add_r0-r1-r2 sub_r2-r0-r3 orr_r0-r3-r2 orr_r0-r0-r3_lsl_i
and_r0-r1-r2 add_r1-r0-r1_ror_i mov_r0-r1 orr_r3-r0-r1	and_r0-r1-r2 add_r1-r0-r1_ror_i and_r3-r1-r1
cmp_r0-r1 rsb_lt_r2-r0-r3 rsb_ge_r2-r0-r1 add_r3-r0-r2	cmp_r0-r1 rsb_lt_r2-r0-r3 ror_ge_r3-r1_i
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 rsb_r2-r0-r1 add_r2-r2_i add_r0-r2-r2_lsl_i	mvn_r1-r0_lsl_i add_r0-r1-r1_lsl_i
and_r0-r0-r1 and_r1-r0-r1 rsb_r0-r0-r2 orr_r2-r0-r1	and_r0-r0-r1 rsb_r1-r0-r2 orr_r2-r0-r1
tst_r0_i mvn_ne_r1-r0 rsb_r0-r0-r2 rsb_r3-r3-r0_ror_i sub_r2-r1-r3	rsb_r0-r0-r2 rsb_r3-r3-r0_ror_i sub_r2-r1-r3
tst_r0-r1 rsb_eq_r2-r1-r0_lsl_i add_eq_r2-r0-r0 add_r3-r2-r2_asr_i	tst_r0-r1 add_eq_r2-r0-r0 add_r3-r2-r2_asr_i
cmp_r0-r1 add_cc_r0-r0-r0 mvn_cc_r0-r1 rsb_r2-r1-r0 add_r3-r2-r2 and_r0-r1-r0_lsl_i rsb_r1-r0-r3	cmp_r0-r1 mvn_cc_r0-r1 rsb_r2-r1-r0 and_r0-r1-r0_lsl_i add_r3-r2-r2 rsb_r1-r0-r3
cmp_r0-r1 mov_cs_r0-r1 mvn_r2-r0 eor_r1-r0-r2	unk
mvn_r0-r1 mvn_r2-r1 eor_r3-r2-r1_lsr_i add_r1-r3-r0_lsr_i	mvn_r2-r1 eor_r3-r2-r1_lsr_i add_r1-r3-r2_lsr_i
sub_r0-r1-r2_asr_i sub_r1-r0-r1 and_r0-r0-r1 mvn_r3-r0	unk
eor_r0-r1-r0 cmp_r1_i rsb_cs_r2-r0-r1 mvn_r3-r2	eor_r0-r1-r0 rsb_r2-r0-r1 mvn_r3-r2
orr_r0-r0-r1 mvn_r2-r1 and_r1-r1-r2 add_r0-r0-r1_ror_i	orr_r0-r0-r1
tst_r0_i add_eq_r0-r0-r1_asr_i eor_r2-r0-r1	add_r0-r0-r1_asr_i eor_r2-r0-r1
eor_r0-r1-r2 orr_r0-r1-r0_lsr_i add_r1-r0-r2 mov_r3-r1 sub_r0-r2-r3	eor_r0-r2-r1 orr_r0-r1-r0_lsr_i rsb_r0-r0_i
sub_r0-r1-r2 rsb_r1-r0-r2 mov_r0-r1 rsb_r3-r0-r1 mvn_r2-r3	mvn_r2_i
mvn_r0-r1 sub_r0-r0-r2 mvn_r1-r0 and_r2-r1-r0_asr_i	add_r0-r1-r2 bic_r2-r0-r0_asr_i
sub_r0-r1-r2_lsr_i mvn_r3-r1 sub_r0-r0_i rsb_r1-r3-r0	sub_r0-r1-r2_lsr_i add_r1-r0-r1
cmp_r0-r1 mvn_lt_r2-r3 mov_r0-r1 add_r3-r3-r2 rsb_r0-r0-r3	cmp_r0-r1 mvn_lt_r2-r3 add_r3-r3-r2 rsb_r0-r1-r3
sub_r0-r0-r1_lsl_i mov_r2-r3 rsb_r0-r3-r0_ror_i rsb_r2-r2-r0	sub_r0-r0-r1_lsl_i rsb_r0-r3-r0_ror_i rsb_r2-r3-r0
cmp_r0_i add_lt_r1-r0-r1_lsl_i add_r2-r1-r2 rsb_r3-r1-r2	cmp_r0_i add_r2-r1-r2 rsb_r3-r1-r2
rsb_r0-r0-r1_ror_i mov_r1-r2 rsb_r3-r1-r0 eor_r1-r3_i	add_r3-r0-r2 rsb_r1-r3-r1_ror_i
and_r0-r1-r2 rsb_r2-r2-r1_ror_i eor_r3-r2-r0 mov_r0-r3	and_r0-r1-r2 rsb_r2-r2-r1_ror_i eor_r0-r0-r2
tst_r0-r1 mov_eq_r1-r2 add_eq_r1-r1-r1 rsb_r2-r1-r2	tst_r0-r1 add_cs_r1-r2-r2 rsb_r2-r1-r2
sub_r0-r0-r1 mvn_r2-r0 rsb_r1-r0-r2 orr_r3-r0-r1	sub_r2-r0-r1 unk
add_r0-r1-r2_ror_i mvn_r2-r0 mvn_r3-r2 add_r3-r3-r0	add_r0-r1-r2_ror_i add_r3-r0-r0
eor_r0-r0-r1 sub_r0-r2-r0 sub_r0-r3-r0 sub_r1-r3-r0	eor_r3-r0-r1 rsb_r1-r3-r2
cmp_r0_i sub_cc_r1-r1-r2 sub_cs_r1-r1-r2 eor_r1-r0-r1 mvn_r3-r1	sub_r1-r1-r2 eor_r1-r0-r1 mvn_r3-r1
tst_r0-r1 mov_ne_r2_i mvn_r1-r0 and_r1-r2-r1 rsb_r2-r1-r0_lsr_i	tst_r0-r1 mov_ne_r2_i bic_r1-r2-r0 rsb_r2-r1-r0_lsr_i
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2-r0 rsb_r3-r0-r2	sub_r3-r0-r0
tst_r0_i mvn_eq_r1-r2 rsb_r0-r3-r1 rsb_r0-r0-r1_lsr_i	mvn_r1-r2 rsb_r0-r3-r1 rsb_r0-r0-r1_lsr_i
eor_r0-r1-r2 mvn_r2-r3 orr_r3-r0-r2_ror_i mov_r0-r3	eor_r0-r1-r2 unk
rsb_r0-r0-r1_asr_i sub_r2-r1-r0 orr_r1-r2_i orr_r0-r1-r0	rsb_r0-r0-r1_asr_i sub_r2-r1-r0 orr_r0-r0-r2
cmp_r0-r1 sub_lt_r2-r2-r0 sub_ge_r2-r3-r1 eor_r1-r2-r1 sub_r2-r2-r1_ror_i mov_r1-r2 and_r1-r1-r2	cmp_r0-r1 sub_lt_r2-r2-r0 sub_ge_r2-r3-r1 eor_r1-r2-r1 sub_r2-r2-r1_ror_i mov_r1-r2
rsb_r0-r1-r2 add_r3-r0-r2_ror_i rsb_r3-r2-r3_ror_i add_r3-r3-r2	rsb_r0-r1-r2 add_r3-r0-r2_ror_i ror_r3-r3_i
and_r0-r0-r1 sub_r2-r1-r3 orr_r2-r0-r2_lsr_i orr_r2-r0-r2 rsb_r2-r2_i	and_r0-r0-r1 sub_r2-r1-r3 orr_r2-r0-r2_lsr_i rsb_r2-r2_i
sub_r0-r1-r2 sub_r2-r1-r3 rsb_r2-r2-r0 mov_r0-r2 and_r1-r2-r0	sub_r0-r1-r2 sub_r2-r1-r3 rsb_r1-r2-r0
add_r0-r0-r0_ror_i eor_r1-r2-r0 mov_r0-r2 orr_r3-r0-r1 eor_r3-r1-r3	add_r1-r0-r0_ror_i and_r3-r1-r2
sub_r0-r1-r2_asr_i eor_r2-r0-r1_lsl_i add_r1-r2-r3 sub_r1-r2-r1	rsb_r1-r3_i
rsb_r0-r1-r2_lsl_i and_r3-r2-r0 mvn_r0-r3 orr_r0-r3-r0 and_r1-r1-r0_lsl_i	bic_r1-r1_i
orr_r0-r1-r2 orr_r1-r2-r0 orr_r3-r2-r0 rsb_r3-r3-r1 rsb_r3-r2-r3	orr_r0-r1-r2 orr_r1-r2-r0 orr_r3-r2-r0 rsb_r3-r2_i
cmp_r0-r1 sub_hi_r2-r2-r3 orr_r3-r0-r2 and_r3-r0-r3	orr_r3-r0-r0
eor_r0-r0-r1 rsb_r0-r1-r0 rsb_r2-r3-r0_lsl_i sub_r1-r2_i	eor_r0-r0-r1 rsb_r0-r1-r0 rsb_r1-r3-r0_lsl_i
eor_r0-r1-r0 add_r1-r2-r0 orr_r2-r1_i rsb_r2-r1-r2	eor_r2-r1-r1
eor_r0-r1-r2 and_r1-r1-r3 sub_r3-r1-r0 orr_r2-r3-r1 and_r2-r2-r1	and_r2-r3-r1
tst_r0_i mov_ne_r0-r1 mov_eq_r0-r1 sub_r2-r0-r1_lsr_i	sub_r2-r1-r1_lsr_i
add_r0-r1-r0 sub_r0-r0-r1 add_r2-r0-r0 mov_r0-r2	add_r0-r0-r0
orr_r0-r1-r0 mov_r2-r1 eor_r1-r0-r2 add_r1-r1-r1	bic_r1-r0-r1 add_r1-r1-r1
tst_r0-r1 orr_ne_r1-r0-r2 orr_eq_r1-r2-r0 rsb_r3-r1-r2_ror_i	orr_r1-r2-r0 rsb_r3-r1-r2_ror_i
mov_r0-r1 eor_r0-r0-r2 add_r2-r1-r3 orr_r3-r2-r3_asr_i rsb_r0-r3-r0_lsl_i	eor_r0-r1-r2 add_r2-r1-r3 orr_r3-r2-r3_asr_i rsb_r0-r3-r0_lsl_i
tst_r0_i orr_ne_r1-r2-r0 orr_eq_r1-r1-r2 rsb_r2-r2-r0_ror_i eor_r0-r3-r2 and_r1-r0-r1_asr_i	orr_r1-r1-r2 rsb_r2-r2-r0_ror_i eor_r0-r3-r2 and_r1-r0-r1_asr_i
sub_r0-r1-r2_lsr_i mov_r1-r0 eor_r0-r3_i add_r1-r1-r0 add_r3-r3-r1	sub_r0-r1-r2_lsr_i eor_r1-r3_i add_r1-r1-r0 add_r3-r3-r1
eor_r0-r1-r2 add_r1-r2-r2 add_r3-r1-r0 mvn_r2-r3 mvn_r0-r2	eor_r0-r1-r2 add_r0-r0-r2_lsl_i
tst_r0-r1 add_eq_r1-r1-r2 and_r3-r3-r1 sub_r2-r1-r3 and_r3-r3-r2	sub_r3-r0-r0
and_r0-r0-r1 eor_r0-r0-r1 add_r1-r0-r2_lsr_i rsb_r2-r1-r2 sub_r2-r1-r2	and_r0-r0-r1 eor_r0-r0-r1 add_r1-r0-r2_lsr_i rsb_r2-r2-r1_lsl_i
tst_r0_i mvn_ne_r1-r2 orr_r3-r1-r0 and_r0-r3-r1 rsb_r2-r0-r1	rsb_r2-r1-r1
eor_r0-r1-r2 orr_r3-r1-r0_lsl_i mov_r2-r3 add_r1-r0-r2	eor_r0-r1-r2 orr_r3-r1-r0_lsl_i add_r1-r0-r3
rsb_r0-r1-r0_asr_i rsb_r2-r1-r0_lsr_i and_r0-r2-r1 mov_r1-r0	rsb_r0-r1-r0_asr_i rsb_r2-r1-r0_lsr_i and_r1-r1-r2
tst_r0-r1 mov_ne_r2-r3 add_ne_r2-r3-r3 orr_r0-r1-r2 mov_r1-r0	tst_r1-r0 add_ne_r2-r3-r3 orr_r1-r1-r2
cmp_r0-r1 add_ge_r1-r2-r0 mov_r2-r1 rsb_r0-r2-r0 sub_r1-r2-r0	cmp_r0-r1 add_ge_r1-r2-r0 rsb_r0-r1-r0 sub_r1-r1-r0
sub_r0-r1-r2_lsl_i rsb_r0-r1-r0 rsb_r3-r3-r0 rsb_r3-r1-r3_asr_i	rsb_r3-r3-r2_lsl_i rsb_r3-r1-r3_asr_i
cmp_r0_i mvn_ge_r1-r0 mvn_r0-r1 add_r1-r2-r0	cmp_r0_i mvn_lt_r0-r1 add_r1-r2-r0
mov_r0-r1 eor_r1-r0-r1 sub_r0-r0_i eor_r2-r1-r0	eor_r2-r1_i
orr_r0-r1_i eor_r1-r2-r1 sub_r2-r0-r1 add_r0-r0-r1 sub_r1-r0-r2	add_r0-r2-r2 eor_r1-r0-r1_lsl_i
orr_r0-r0-r1_asr_i sub_r0-r2-r0_lsr_i add_r0-r1-r0 mov_r1-r0	orr_r0-r0-r1_asr_i sub_r0-r2-r0_lsr_i add_r1-r0-r1
orr_r0-r1-r2 orr_r1-r1-r0 add_r0-r1-r1 sub_r1-r0_i	orr_r1-r1-r2 add_r0-r1-r1 sub_r1-r0_i
and_r0-r1-r0 rsb_r2-r0-r3_lsr_i rsb_r2-r2_i add_r2-r2-r0 sub_r3-r0-r2	rsb_r2-r0-r3_lsr_i bic_r0-r0-r1 rsb_r2-r2_i sub_r3-r0-r2
cmp_r0-r1 mvn_cc_r0-r1 mvn_cs_r0-r1 rsb_r2-r3-r1 add_r3-r2-r2_lsr_i sub_r2-r0-r3_ror_i	cmp_r0-r1 mvn_r0-r1 rsb_r2-r3-r1 add_r3-r2-r2_lsr_i sub_r2-r0-r3_ror_i
mov_r0-r1 tst_r0-r2 mvn_ne_r2-r0 add_r3-r2-r0	tst_r1-r2 mvn_ne_r2-r1 add_r3-r2-r1
cmp_r0-r1 sub_eq_r2-r1-r3 add_ge_r2-r3-r1_ror_i and_r1-r2-r0 sub_r0-r0-r3 and_r3-r1-r0 and_r3-r3-r1	cmp_r0-r1 add_ge_r2-r3-r1_ror_i and_r1-r2-r0 sub_r0-r0-r3 and_r3-r0-r1
mov_r0-r1 rsb_r0-r2-r0_ror_i sub_r2-r0-r3 mvn_r1-r2 sub_r2-r2-r1_lsr_i	rsb_r0-r2-r1_ror_i sub_r2-r0-r3 mvn_r1-r2 sub_r2-r2-r1_lsr_i
add_r0-r1_i rsb_r0-r0-r1 add_r0-r0-r0 rsb_r1-r0_i	mov_r0_i add_r1-r0-r0_lsl_i
add_r0-r1-r0_ror_i rsb_r0-r1-r0 mov_r1-r0 sub_r2-r1-r3_asr_i	ror_r0-r0_i sub_r2-r0-r3_asr_i
add_r0-r0-r1 mov_r2-r0 rsb_r3-r2-r1_lsl_i mvn_r2-r3	sub_r2-r0_i sub_r2-r2-r1
sub_r0-r1-r2 mvn_r3-r0 add_r3-r3-r0 sub_r2-r3-r1_lsl_i	mvn_r2-r1_lsl_i
and_r0-r0-r1 mov_r1-r0 rsb_r1-r2-r1_lsr_i orr_r1-r0-r1_ror_i rsb_r1-r1-r2_lsl_i	and_r0-r0-r1 rsb_r1-r2-r0_lsr_i orr_r1-r0-r1_ror_i rsb_r1-r1-r2_lsl_i
add_r0-r1-r1 sub_r1-r0-r1 add_r2-r1_i add_r3-r2_i	add_r2-r1_i add_r3-r2_i
orr_r0-r1-r2 eor_r3-r0-r1_lsr_i eor_r2-r0_i rsb_r3-r3-r2_asr_i	orr_r0-r1-r2 eor_r3-r0-r1_lsr_i rsb_r3-r3-r0_asr_i
sub_r0-r1-r0 and_r2-r0-r1 and_r3-r1_i mov_r1-r2 rsb_r2-r3-r1	sub_r0-r1-r0 and_r3-r1_i and_r2-r0-r1 rsb_r2-r3-r2
cmp_r0-r1 add_cc_r0-r0-r2 add_cs_r0-r0-r2 sub_r1-r3-r0_ror_i rsb_r2-r2-r0_asr_i orr_r2-r1-r2	add_r0-r0-r2 sub_r1-r3-r0_ror_i rsb_r2-r2-r0_asr_i orr_r2-r1-r2
mov_r0-r1 eor_r0-r0_i rsb_r1-r2_i add_r1-r1-r0	eor_r0-r1_i rsb_r1-r2_i add_r1-r1-r0
sub_r0-r1-r0 mov_r1-r0_ror_i eor_r2-r1_i add_r1-r2-r2 sub_r1-r1-r2	sub_r0-r1-r0 ror_r2-r0_i eor_r1-r2_i
orr_r0-r1-r0_lsr_i orr_r0-r0-r2_lsr_i mov_r3-r2 eor_r0-r3-r0	orr_r0-r1-r0_lsr_i orr_r0-r0-r2_lsr_i eor_r0-r2-r0
orr_r0-r1-r2_asr_i rsb_r0-r1-r0_asr_i mov_r1-r0 sub_r2-r0-r1 orr_r0-r0-r2_ror_i	orr_r0-r1-r2_asr_i rsb_r0-r1-r0_asr_i
mov_r0-r1 sub_r1-r1-r0 rsb_r2-r1-r0_asr_i add_r2-r2-r0	add_r2-r1-r1_asr_i
tst_r0_i sub_eq_r1-r2-r3 mov_r0-r1 sub_r1-r0_i	tst_r0_i sub_eq_r1-r2-r3 sub_r1-r1_i
mvn_r0-r1 sub_r1-r0-r1 mov_r2-r1 sub_r0-r2_i and_r1-r0-r2	mvn_r0-r1 sub_r1-r0-r1 eor_r1-r1_i
rsb_r0-r1-r2_lsl_i mov_r2-r3 mvn_r3-r2 rsb_r0-r3-r0_lsr_i	rsb_r0-r1-r2_lsl_i mvn_r3-r3 rsb_r0-r3-r0_lsr_i
add_r0-r1-r2_lsr_i sub_r3-r0-r2_lsr_i mvn_r2-r3 rsb_r3-r1-r2	mvn_r3-r1_lsl_i
add_r0-r1_i sub_r1-r1-r0 mov_r2-r1 mov_r0-r2 mvn_r2-r0	sub_r2-r1-r1
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r2 sub_r0-r0-r1_lsr_i sub_r3-r1-r0 orr_r0-r3-r1_lsl_i	mvn_r1-r2 sub_r0-r0-r1_lsr_i sub_r3-r1-r0 orr_r0-r3-r1_lsl_i
tst_r0_i sub_ne_r1-r0-r2 sub_eq_r1-r0-r2 sub_r0-r1_i rsb_r3-r1-r0	sub_r0-r1_i rsb_r3-r1-r0
cmp_r0-r1 sub_ge_r2-r3-r1_lsl_i cmp_r0_i and_hi_r2-r0-r2 and_r0-r0-r2	cmp_r0-r1 sub_ge_r2-r3-r1_lsl_i and_r0-r0-r2
add_r0-r0-r0_lsr_i mvn_r1-r0 eor_r1-r1-r0 sub_r2-r2-r1 add_r1-r1-r2	and_r1-r2-r2
cmp_r0_i mov_cs_r0-r1 mov_r1-r0 sub_r1-r1-r0 add_r2-r1-r1	mov_r2_i
mov_r0-r1 add_r1-r1-r2_ror_i rsb_r0-r2-r0 and_r2-r0-r1	rsb_r0-r2-r1 add_r1-r1-r2_ror_i and_r2-r0-r1
mov_r0-r1 sub_r1-r0-r1 mvn_r2-r3 and_r2-r1-r2	eor_r2-r1-r1
orr_r0-r1-r2 sub_r1-r1-r3_lsr_i sub_r2-r0-r1_lsl_i orr_r3-r2-r3 mov_r1-r3	orr_r0-r1-r2 sub_r1-r1-r3_lsr_i sub_r2-r0-r1_lsl_i orr_r1-r2-r3
tst_r0-r1 orr_eq_r1-r2-r0 mov_r0-r1 add_r2-r2_i rsb_r2-r0-r2_lsr_i add_r3-r2-r0	add_r3-r2_i lsr_r3-r3_i
and_r0-r1-r2 sub_r2-r3-r0 mvn_r1-r2 sub_r1-r1-r0	mvn_r1-r3
eor_r0-r1-r2 eor_r2-r0-r2_lsr_i rsb_r2-r2-r3_lsl_i rsb_r3-r1-r2_lsr_i mov_r1-r3	eor_r0-r1-r2 eor_r2-r0-r2_lsr_i rsb_r2-r2-r3_lsl_i rsb_r1-r1-r2_lsr_i
rsb_r0-r1-r2_lsl_i mov_r2-r1 sub_r0-r2-r0_asr_i eor_r1-r2-r0	rsb_r0-r1-r2_lsl_i sub_r0-r1-r0_asr_i eor_r1-r1-r0
sub_r0-r1-r0 mov_r2-r0 add_r3-r2-r3_lsr_i eor_r1-r0-r3 sub_r0-r1_i	sub_r0-r1-r0 add_r3-r0-r3_lsr_i eor_r1-r0-r3 sub_r0-r1_i
tst_r0-r1 rsb_ne_r2-r3-r1 sub_r3-r1-r2 add_r1-r3_i mvn_r2-r1 sub_r3-r3-r2_asr_i	tst_r0-r1 sub_cs_r3-r1-r2 mvn_r2-r3 add_r2-r3-r2_lsl_i sub_r3-r3-r2_asr_i
and_r0-r1-r2 eor_r2-r2-r0 eor_r0-r2-r1 eor_r1-r1-r0 sub_r1-r2-r1	mov_r1_i
tst_r0_i add_eq_r1-r2-r2 sub_r0-r2-r1 add_r3-r1-r0 mov_r0-r3	mov_r0-r2
add_r0-r1-r1 orr_r0-r0-r2_lsl_i rsb_r3-r2-r0 orr_r1-r0-r3_asr_i mov_r2-r1	add_r0-r1-r1 orr_r0-r0-r2_lsl_i rsb_r3-r2-r0 orr_r2-r0-r3_asr_i
eor_r0-r1-r2 mov_r2-r3 sub_r0-r0-r2 mvn_r3-r0	eor_r0-r1-r2 sub_r0-r0-r3 mvn_r3-r0
rsb_r0-r1_i add_r2-r3_i orr_r1-r0-r2_lsr_i eor_r0-r1-r2 and_r2-r0-r1	rsb_r0-r1_i add_r2-r3_i orr_r1-r0-r2_lsr_i bic_r2-r1-r2
rsb_r0-r0-r1_ror_i mvn_r2-r0 mvn_r3-r1 rsb_r3-r3-r2_ror_i sub_r2-r3-r2_asr_i	rsb_r0-r0-r1_ror_i mvn_r2-r0 sub_r3-r1-r0_ror_i sub_r2-r3-r2_asr_i
sub_r0-r1-r2 sub_r3-r2-r1 sub_r1-r0-r1 add_r0-r3-r1	sub_r3-r2-r1 sub_r0-r3-r2
sub_r0-r0-r1 orr_r1-r2-r0 eor_r3-r0-r2 orr_r3-r3-r1 mvn_r1-r3	sub_r0-r0-r1 orr_r1-r2-r0 mvn_r1-r1
add_r0-r0-r1 sub_r1-r2-r0 rsb_r2-r1-r0 orr_r1-r2-r3_ror_i	add_r0-r0-r1 rsb_r2-r2-r0_lsl_i orr_r1-r2-r3_ror_i
sub_r0-r1-r2 sub_r1-r0-r2 sub_r3-r2-r1 add_r2-r3-r0	add_r2-r2-r2
mvn_r0-r1 mvn_r2-r1 rsb_r3-r3-r0_ror_i rsb_r0-r2-r3	mvn_r2-r1 rsb_r3-r3-r2_ror_i rsb_r0-r2-r3
rsb_r0-r1-r0_asr_i orr_r2-r0-r3 sub_r1-r2-r0 orr_r2-r1-r3 add_r2-r0-r2	sub_r2-r3-r0_lsr_i sub_r2-r2-r1
sub_r0-r1-r2 orr_r3-r2-r1_lsl_i sub_r2-r0-r3 rsb_r1-r3-r2	sub_r0-r1-r2 sub_r1-r0-r2_lsl_i
cmp_r0-r1 mvn_ls_r2-r3 mvn_hi_r2-r0 mvn_r0-r2 rsb_r1-r0-r3_lsr_i add_r3-r1-r1_lsr_i add_r0-r3-r3	cmp_r0-r1 mvn_ls_r2-r3 mvn_ls_r0-r2 rsb_r1-r0-r3_lsr_i add_r3-r1-r1_lsr_i add_r0-r3-r3
mov_r0-r1 mvn_r2-r0 add_r2-r1-r2 rsb_r2-r2-r1_asr_i mvn_r1-r2	mvn_r2-r1 add_r2-r1-r2 rsb_r2-r2-r1_asr_i mvn_r1-r2
and_r0-r1-r0_lsl_i mvn_r2-r3 sub_r2-r2-r1_asr_i add_r1-r2-r0 sub_r2-r2-r1	and_r0-r1-r0_lsl_i rsb_r2-r0_i
rsb_r0-r0-r1_asr_i eor_r2-r0-r2_ror_i rsb_r1-r0-r2 mov_r0-r1	rsb_r0-r0-r1_asr_i eor_r2-r0-r2_ror_i sub_r0-r2-r0
add_r0-r1-r1 and_r2-r0-r3 and_r0-r2-r3 orr_r3-r1-r3_lsr_i sub_r0-r3-r0	add_r0-r1-r1 and_r0-r3-r0 orr_r3-r1-r3_lsr_i sub_r0-r3-r0
rsb_r0-r1-r2_asr_i orr_r1-r0-r2_asr_i sub_r1-r1-r0 mvn_r3-r1 sub_r3-r3-r0	sub_r0-r1_i bic_r3-r0-r2_asr_i
tst_r0-r1 mov_ne_r2_i add_r0-r2-r1_asr_i mov_r2-r1 add_r3-r2-r0	tst_r0-r1 mov_ne_r2_i add_r0-r2-r1_asr_i add_r3-r1-r0
rsb_r0-r1-r0_lsl_i add_r2-r0_i add_r3-r0-r2 rsb_r3-r3-r1	rsb_r2-r1_i rsb_r3-r2-r1_lsl_i
mov_r0-r1 sub_r1-r2-r0 mov_r2-r1_asr_i sub_r0-r1-r2	sub_r1-r2-r1 sub_r0-r1-r1_asr_i
and_r0-r1-r0 and_r0-r1-r0 rsb_r2-r0-r3_lsr_i mov_r3-r2	and_r0-r1-r0 rsb_r3-r0-r3_lsr_i
tst_r0-r1 and_ne_r2-r2_i mvn_ne_r2-r1 rsb_r3-r0-r2	tst_r0-r1 mvn_ne_r2-r1 rsb_r3-r0-r2
add_r0-r1-r0 orr_r1-r1-r0 add_r0-r1-r1 mvn_r1-r0 mov_r0-r1_lsr_i	add_r0-r1-r0 orr_r1-r1-r0 mvn_r2-r1_ror_i lsr_r0-r2_i
cmp_r0-r1 eor_cc_r2-r0-r2 mvn_r1-r2 add_r1-r1-r2	mvn_r1_i
mov_r0-r1 rsb_r2-r0-r1 eor_r3-r3-r2 rsb_r0-r3_i	rsb_r0-r3_i
mov_r0-r1 eor_r2-r0_i add_r1-r1_i add_r3-r1-r2	eor_r2-r1_i add_r1-r1_i add_r3-r1-r2
sub_r0-r0-r1 mov_r2-r0 mvn_r1-r2 orr_r3-r2-r1_lsr_i	sub_r0-r0-r1 mvn_r1-r0 orr_r3-r0-r1_lsr_i
add_r0-r0-r1_ror_i orr_r1-r2-r0 mov_r3-r2 rsb_r1-r3-r1 mov_r3-r1	add_r3-r0-r1_ror_i bic_r3-r3-r2
rsb_r0-r1-r2_asr_i mov_r3-r0 rsb_r2-r0-r3_asr_i rsb_r1-r2-r1	rsb_r0-r1-r2_asr_i rsb_r2-r0-r0_asr_i rsb_r1-r2-r1
tst_r0_i add_ne_r1-r2-r2_ror_i add_r0-r2-r2_asr_i rsb_r3-r0_i mov_r0-r1 rsb_r1-r0-r3_ror_i	tst_r0_i add_r0-r2-r2_asr_i add_ne_r1-r2-r2_ror_i rsb_r3-r0_i rsb_r1-r1-r3_ror_i
eor_r0-r1-r0_lsr_i mov_r2-r0 rsb_r1-r2-r0_lsr_i sub_r0-r0-r1 sub_r2-r2-r0	eor_r0-r1-r0_lsr_i mov_r2-r0 rsb_r1-r2-r0_lsr_i orr_r2-r1-r1
tst_r0-r1 add_ne_r2-r0-r3_lsl_i add_eq_r2-r2-r3_lsl_i rsb_r0-r2_i rsb_r2-r0_i sub_r1-r3-r2	tst_r0-r1 add_ne_r2-r0-r3_lsl_i add_eq_r2-r2-r3_lsl_i sub_r1-r3-r2
cmp_r0-r1 mvn_cc_r1-r0 mvn_cs_r1-r0 and_r2-r1-r0_lsl_i	mvn_r1-r0 and_r2-r1-r0_lsl_i
add_r0-r1-r0_lsl_i rsb_r2-r0-r3 mov_r3-r0 rsb_r1-r2-r3_asr_i	add_r0-r1-r0_lsl_i rsb_r2-r0-r3 rsb_r1-r2-r0_asr_i
tst_r0-r1 mvn_ne_r2-r1 mov_r1-r2 sub_r1-r3-r1	tst_r0-r1 mvn_ne_r2-r1 sub_r1-r3-r2
sub_r0-r1-r0 sub_r1-r2-r0 sub_r3-r1-r3_lsr_i sub_r1-r2-r3_lsl_i add_r0-r1-r3	sub_r0-r1-r0 sub_r1-r2-r0 sub_r3-r1-r3_lsr_i rsb_r0-r3-r2
and_r0-r0-r1_ror_i rsb_r2-r0-r1_lsr_i eor_r3-r0-r1_lsl_i add_r2-r3-r2 rsb_r0-r0-r2	orr_r2-r0-r1_ror_i sub_r0-r2-r0
mov_r0-r1 sub_r2-r2-r3_asr_i rsb_r3-r0-r2_lsl_i sub_r0-r0_i rsb_r3-r0-r3	sub_r2-r2-r3_asr_i rsb_r3-r1-r2_lsl_i sub_r0-r1_i rsb_r3-r0-r3
cmp_r0-r1 rsb_ne_r2-r3-r2_lsr_i rsb_eq_r2-r0-r2_lsl_i sub_r1-r2_i rsb_r2-r1-r2	mov_r2_i
sub_r0-r0-r1 mov_r2-r0 eor_r3-r2-r0 sub_r1-r3-r2_ror_i	sub_r0-r0-r1 eor_r3-r0-r0 sub_r1-r3-r0_ror_i
mov_r0-r1 sub_r2-r2_i sub_r2-r0-r2 mvn_r1-r2	sub_r2-r2_i sub_r2-r1-r2 mvn_r1-r2
mvn_r0-r1 mvn_r1-r0 add_r2-r1-r1_lsl_i mov_r3-r2	add_r3-r1-r1_lsl_i
eor_r0-r0_i and_r1-r0-r2_lsl_i sub_r1-r1-r0_lsl_i add_r1-r1-r2 add_r2-r1-r1	mov_r2-r2_lsl_i
add_r0-r1-r0 and_r1-r2-r3 rsb_r0-r1-r0 rsb_r2-r1-r0_lsl_i orr_r3-r2-r3_ror_i	add_r0-r1-r0 and_r1-r2-r3 rsb_r2-r1-r0_lsl_i orr_r3-r2-r3_ror_i
rsb_r0-r1-r2_lsr_i add_r2-r0-r1 eor_r2-r2-r1 mov_r1-r2_lsl_i	add_r2-r1-r2_lsr_i mov_r1-r2_lsl_i
tst_r0-r1 mvn_ne_r2-r3 sub_r0-r3-r2 rsb_r2-r0-r3	tst_r0-r1 mvn_ne_r2-r3
add_r0-r1-r1 sub_r0-r2-r0 rsb_r1-r0-r3_asr_i and_r0-r3-r1 and_r3-r0-r3	add_r0-r1-r1 sub_r0-r2-r0 rsb_r1-r0-r3_asr_i and_r3-r1-r3
eor_r0-r1-r2 eor_r1-r0-r2 mov_r3-r1 rsb_r1-r3-r2_lsr_i	rsb_r1-r1-r2_lsr_i
and_r0-r1-r0 rsb_r0-r0_i rsb_r2-r0-r3_ror_i mov_r3-r2	and_r0-r1-r0 rsb_r0-r0_i rsb_r3-r0-r3_ror_i
eor_r0-r1-r0 and_r2-r0-r1_lsr_i sub_r3-r1-r2 add_r2-r2-r3 sub_r0-r1-r2	rsb_r0-r2-r2
tst_r0_i sub_ne_r1-r1-r0_lsl_i add_r2-r0-r3_lsl_i sub_r0-r1-r2_lsl_i	rsb_r0-r1-r1_lsl_i
add_r0-r1-r1 mvn_r2-r0 mov_r0-r3 rsb_r0-r2-r0	add_r0-r1-r1 mvn_r2-r0 rsb_r0-r2-r3
mvn_r0-r1 mov_r1-r0 sub_r1-r2-r1 add_r3-r3-r1 and_r3-r3_i	mvn_r0-r1 sub_r1-r2-r0 add_r3-r3-r1 and_r3-r3_i
tst_r0_i add_ne_r0-r0-r1 orr_r1-r0-r1_lsr_i rsb_r2-r0-r1_asr_i mov_r1-r2	tst_r0_i add_ne_r0-r0-r1 rsb_r2-r0-r0_asr_i mov_r1-r2
and_r0-r1-r2_lsr_i and_r0-r2-r0 mvn_r3-r0 orr_r1-r3-r0 rsb_r0-r1-r0_lsr_i	mov_r0_i
cmp_r0-r1 add_cc_r1-r2-r2_lsl_i mov_r2-r1 add_r1-r2_i eor_r3-r1-r2	cmp_r0-r1 add_cc_r1-r2-r2_lsl_i add_r2-r1_i eor_r3-r1-r2
eor_r0-r0-r1 sub_r2-r0_i mvn_r1-r2 mov_r2-r1 orr_r2-r1-r2_lsl_i	eor_r0-r0-r1 sub_r2-r0_i mvn_r1-r2 orr_r2-r1-r1_lsl_i
tst_r0-r1 mov_ne_r0_i mov_r2-r0 rsb_r1-r3-r2_asr_i eor_r1-r2-r1_lsr_i sub_r1-r0-r1	tst_r0-r1 mov_ne_r0_i rsb_r1-r3-r0_asr_i eor_r1-r0-r1_lsr_i sub_r1-r0-r1
add_r0-r1_i add_r1-r2_i eor_r3-r1-r0 mov_r1-r3	add_r0-r1_i add_r1-r2_i eor_r1-r0-r1
orr_r0-r1-r0 mvn_r2-r0 orr_r0-r2-r0 and_r2-r2-r0_lsl_i	mvn_r0-r0_asr_i mvn_r2-r1 and_r2-r2-r0_lsl_i
rsb_r0-r1_i rsb_r2-r0-r1 rsb_r3-r0-r2_lsr_i add_r0-r1-r1 orr_r3-r3-r0	rsb_r0-r1_i rsb_r2-r0-r1 rsb_r3-r0-r2_lsr_i orr_r3-r3-r1_lsl_i
eor_r0-r1-r0 and_r0-r1-r0_ror_i eor_r2-r0_i mov_r0-r2	eor_r0-r0-r1 and_r0-r1-r0_ror_i eor_r0-r0_i
tst_r0_i rsb_eq_r0-r1-r2_lsr_i add_r1-r0_i sub_r2-r1-r0 rsb_r2-r2-r1	tst_r0_i rsb_eq_r0-r1-r2_lsr_i sub_r2-r1-r0 rsb_r2-r2-r1
mov_r0-r1 cmp_r1-r0 sub_lt_r2-r2-r1 mov_r3-r2	mov_r3-r2
mvn_r0-r1 mov_r2-r0 mvn_r0-r2 mov_r3-r0 mvn_r2-r3	mvn_r2-r1
mov_r0-r1 and_r2-r0-r3 orr_r2-r0-r2 mov_r0-r2_ror_i eor_r1-r2-r0	eor_r1-r1-r1_ror_i
mov_r0-r1 add_r2-r0-r1 mvn_r3-r2 add_r3-r1-r3_ror_i sub_r0-r3-r0_lsr_i	add_r2-r1-r1 mvn_r3-r2 add_r3-r1-r3_ror_i sub_r0-r3-r1_lsr_i
rsb_r0-r1-r2_asr_i sub_r1-r1-r2 mov_r2-r1 sub_r3-r2-r0 sub_r2-r0-r3	rsb_r0-r1-r2_asr_i sub_r1-r1-r2 rsb_r2-r1-r0_lsl_i
mov_r0-r1 eor_r0-r2-r0 mvn_r2-r0 add_r3-r2-r2	eor_r0-r2-r1 mvn_r2-r0 add_r3-r2-r2
sub_r0-r0_i mvn_r1-r2 eor_r2-r0-r1_asr_i add_r1-r2-r2 mvn_r2-r1	sub_r0-r0_i mvn_r1-r2 eor_r2-r0-r1_asr_i mvn_r2-r2_lsl_i
mvn_r0-r1 mov_r2-r0 and_r2-r0-r2 eor_r2-r2_i rsb_r3-r2-r0_ror_i	mvn_r0-r1 eor_r2-r0_i rsb_r3-r2-r0_ror_i
mvn_r0-r1 eor_r1-r0-r2 eor_r2-r2-r0 sub_r1-r1-r2 mov_r0-r1	eor_r0-r1-r1
cmp_r0-r1 mov_ne_r1-r2 and_ne_r1-r2-r3 eor_r3-r1-r3 add_r2-r1-r3	cmp_r0-r1 and_ne_r1-r2-r3 eor_r3-r1-r3 add_r2-r1-r3
mov_r0-r1 and_r1-r0-r2_lsl_i mvn_r2-r1 mov_r3-r2	and_r1-r1-r2_lsl_i mvn_r3-r1
tst_r0-r1 mvn_ne_r2-r1 mov_ne_r2_i mvn_r3-r2	tst_r1-r0 mov_ne_r2_i mvn_r3-r2
tst_r0-r1 add_ne_r0-r0-r2_lsr_i add_ne_r0-r3-r1_ror_i rsb_r0-r1-r0_ror_i	tst_r0-r1 add_ne_r0-r3-r1_ror_i rsb_r0-r1-r0_ror_i
tst_r0_i mov_eq_r1_i add_r2-r0-r0_asr_i eor_r0-r1-r2 and_r3-r0-r2 sub_r1-r2-r3	tst_r0_i add_r2-r0-r0_asr_i mov_cs_r1_i eor_r0-r1-r2 bic_r1-r1-r0
and_r0-r1-r0 and_r1-r2-r0 eor_r3-r1-r2 mov_r1-r3 orr_r3-r3-r1	and_r0-r1-r0 bic_r3-r2-r0
mvn_r0-r1 mov_r1-r0 add_r2-r1-r1 mov_r0-r2	mvn_r0-r1 add_r2-r0-r0 mov_r0-r2
rsb_r0-r0-r1_lsl_i add_r2-r0-r3 sub_r2-r2-r0 rsb_r0-r1-r2_asr_i eor_r0-r0_i	rsb_r0-r1-r3_asr_i eor_r0-r0_i
and_r0-r0-r1 add_r1-r2-r2_ror_i rsb_r2-r0-r2_lsl_i rsb_r1-r1-r2_lsl_i	and_r0-r1-r0 add_r1-r2-r2_ror_i rsb_r1-r1-r0_lsl_i
cmp_r0_i add_eq_r1-r2-r1 sub_r2-r1_i sub_r2-r2-r1 rsb_r1-r2-r0_ror_i	mvn_r2_i rsb_r1-r2-r0_ror_i
cmp_r0-r1 and_lt_r0-r1-r0 and_ge_r0-r2-r3_lsr_i add_r2-r0-r3 sub_r3-r0-r2	rsb_r3-r3_i
eor_r0-r1-r2_lsl_i add_r3-r2-r1_asr_i add_r2-r0-r2 sub_r0-r3-r2 add_r3-r0-r0	eor_r0-r1-r2_lsl_i rsb_r3-r0-r1_asr_i add_r3-r3-r3
sub_r0-r1_i mvn_r2-r0 rsb_r3-r0-r2_ror_i orr_r0-r3-r2_lsr_i orr_r2-r0_i	sub_r0-r1_i mvn_r2-r0 sub_r0-r2-r0_ror_i orr_r2-r0_i
tst_r0-r1 sub_eq_r0-r2-r1_ror_i eor_r3-r0-r1 add_r1-r3-r2 sub_r1-r1-r3	eor_r1-r2_i
and_r0-r0-r1 mvn_r2-r0 mov_r3-r2 mvn_r2-r3 rsb_r2-r3-r2	and_r0-r0-r1 mvn_r2-r0 rsb_r2-r2-r0
add_r0-r0_i sub_r1-r1-r2 and_r0-r0-r1 sub_r2-r1-r0	add_r0-r0_i sub_r1-r1-r2 bic_r2-r1-r0
rsb_r0-r1-r0_ror_i add_r1-r0_i mvn_r2-r0 and_r2-r2-r1_lsl_i	rsb_r0-r1-r0_ror_i mvn_r2-r0 and_r2-r2-r2_lsl_i
orr_r0-r1-r2 eor_r0-r0-r3_asr_i mvn_r2-r0 and_r1-r3-r0 orr_r0-r2-r1	orr_r0-r1-r2 eor_r0-r0-r3_asr_i unk
rsb_r0-r1-r2 add_r2-r0_i eor_r0-r0-r2 mov_r2-r0 rsb_r3-r2-r0	mov_r3_i
tst_r0_i mov_ne_r1_i mov_eq_r1_i mov_r0-r2_lsl_i add_r0-r0-r2_lsl_i and_r0-r1-r0 rsb_r0-r3-r0_asr_i	rsb_r0-r3_i
rsb_r0-r0-r1_asr_i sub_r0-r0-r2 add_r3-r0-r2 orr_r0-r3_i mov_r2-r0	rsb_r0-r0-r1_asr_i orr_r2-r0_i
sub_r0-r1-r0 add_r2-r3-r3 orr_r2-r0-r2 mov_r0-r2	sub_r0-r1-r0 add_r2-r3-r3 orr_r0-r0-r2
mvn_r0-r1 eor_r2-r1-r0 and_r0-r3-r1 sub_r2-r2-r0	eor_r0-r1-r3 unk
add_r0-r1-r2 add_r2-r0-r1 mov_r1-r3 rsb_r2-r1-r2_lsr_i add_r3-r1-r2	add_r0-r1-r2 add_r2-r0-r1 rsb_r2-r1-r2_lsr_i add_r3-r1-r2
tst_r0-r1 mov_ne_r2_i mov_ne_r2_i mov_r0-r1 rsb_r2-r2-r0_asr_i add_r3-r1-r2	tst_r0-r1 mov_ne_r2_i mov_ne_r2_i rsb_r2-r2-r1_asr_i add_r3-r1-r2
cmp_r0-r1 mvn_eq_r2-r3 sub_ge_r2-r3_i tst_r1-r0 sub_ne_r1-r0-r2 sub_r1-r2-r1	cmp_r0-r1 sub_ge_r2-r3_i tst_r1-r0 sub_ne_r1-r0-r2 sub_r1-r2-r1
orr_r0-r1-r2 rsb_r1-r0-r1 rsb_r1-r1_i add_r1-r1_i	orr_r0-r1-r2 unk rsb_r1-r3_i
tst_r0-r1 rsb_eq_r0-r1-r2_lsl_i sub_ne_r0-r1-r0 mov_r3-r1 orr_r2-r0-r3	tst_r1-r0 sub_ne_r0-r1-r0 rsb_ge_r0-r1-r2_lsl_i orr_r2-r0-r1
orr_r0-r0-r1 eor_r0-r0-r2 sub_r1-r3-r0_lsl_i rsb_r0-r3-r1_lsl_i orr_r2-r3-r0_lsr_i	orr_r2-r3-r3_lsr_i
orr_r0-r0-r1 mov_r2-r3 eor_r3-r2-r0 sub_r0-r3_i and_r2-r0_i	orr_r0-r0-r1 add_r3-r3-r0 sub_r0-r3_i and_r2-r0_i
rsb_r0-r1-r2 sub_r2-r1-r0 mov_r3-r2_ror_i orr_r3-r3-r2	rsb_r2-r2-r1_lsl_i orr_r3-r2-r2_ror_i
tst_r0_i mov_eq_r1-r0 add_r0-r0-r1 rsb_r0-r1-r0 mvn_r2-r0	mvn_r2-r0
sub_r0-r1-r2 orr_r3-r0-r1_asr_i add_r3-r1-r3 rsb_r2-r1-r3	sub_r0-r1-r2 orr_r2-r0-r1_asr_i
mov_r0-r1 and_r0-r2-r0_lsr_i and_r0-r0-r3_lsr_i eor_r3-r3-r0_lsr_i	mov_r0-r1
tst_r0-r1 mov_eq_r1_i sub_r0-r2-r3_asr_i and_r1-r3-r1 rsb_r3-r0-r1 rsb_r1-r1-r3	rsb_r1-r2-r3_asr_i
mov_r0-r1 eor_r0-r0_i mov_r2-r0 mov_r1-r2 add_r3-r1-r1_lsl_i	eor_r0-r1_i and_r1-r0-r0 add_r3-r1-r1_lsl_i
mov_r0-r1 orr_r2-r1-r0 rsb_r3-r2_i sub_r0-r1-r3_ror_i orr_r0-r0-r1	rsb_r3-r1_i sub_r0-r1-r3_ror_i orr_r0-r0-r1
eor_r0-r1-r2 mvn_r1-r3 add_r3-r0-r1 sub_r3-r0-r3	add_r3-r3_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r3 mvn_r0-r2 orr_r1-r0-r3 mov_r0-r1	tst_r0-r1 mvn_ne_r2-r0 rsb_ge_r0-r3-r3_lsl_i orr_r1-r0-r3 mov_r0-r1
eor_r0-r1-r2 sub_r0-r0-r1_lsl_i eor_r3-r0-r2_ror_i rsb_r0-r3-r0	eor_r0-r1-r2 eor_r3-r0-r2_ror_i rsb_r0-r3-r0
orr_r0-r0-r1_lsl_i rsb_r2-r2-r0_lsl_i mvn_r0-r1 sub_r3-r1-r2_lsr_i add_r0-r3-r0	orr_r0-r0-r1_lsl_i rsb_r2-r2-r0_lsl_i mvn_r0-r1 mvn_r0-r2_lsr_i
add_r0-r1-r2 eor_r2-r0-r3 mvn_r1-r3 mov_r3-r1 rsb_r0-r3-r2_lsr_i	add_r0-r1-r2 eor_r2-r0-r3 mvn_r1-r3 rsb_r0-r1-r2_lsr_i
tst_r0-r1 mov_ne_r2-r1 sub_r3-r3-r1 mvn_r0-r3 mov_r3-r2 orr_r1-r0-r3_asr_i	tst_r0-r1 sub_r3-r3-r1 mov_ne_r2-r1 mvn_r0-r3 orr_r1-r0-r2_asr_i
tst_r0-r1 rsb_eq_r2-r0-r1_lsr_i mov_r3-r0 rsb_r3-r3-r2	tst_r0-r1 rsb_ge_r2-r0-r1_lsr_i rsb_r3-r0-r2
sub_r0-r1-r2 mov_r1-r3 and_r1-r1_i eor_r0-r1-r0	sub_r0-r1-r2 and_r1-r3_i eor_r0-r1-r0
sub_r0-r1_i rsb_r2-r3-r0_lsr_i sub_r3-r2-r3 sub_r2-r3-r2	rsb_r2-r3_i
rsb_r0-r1-r2_ror_i orr_r3-r3-r2 orr_r1-r3-r0_asr_i rsb_r2-r1-r2 mov_r0-r2	rsb_r0-r1-r2_ror_i orr_r3-r3-r2 orr_r1-r3-r0_asr_i sub_r0-r2-r1
tst_r0_i rsb_eq_r1-r1-r0_asr_i eor_r2-r3_i mov_r0-r1 rsb_r3-r2-r0	tst_r0_i rsb_eq_r1-r1-r0_asr_i eor_r2-r3_i rsb_r3-r2-r1
add_r0-r1-r2 rsb_r3-r3-r0 eor_r0-r1-r3 orr_r2-r0-r3	add_r0-r1-r2 rsb_r3-r3-r0 orr_r2-r1-r3
orr_r0-r1-r2 rsb_r0-r0-r1 mov_r3-r1 orr_r1-r3-r0	orr_r0-r1-r2 rsb_r0-r0-r1 orr_r1-r1-r0
cmp_r0-r1 rsb_lt_r1-r2-r3_ror_i mov_r0-r1 rsb_r1-r0_i mov_r3-r1	cmp_r0-r1 rsb_lt_r1-r2-r3_ror_i rsb_r1-r1_i mov_r3-r1
and_r0-r1-r2 rsb_r3-r1-r0_asr_i add_r0-r1-r3 mov_r2-r0_lsr_i	and_r0-r1-r2 mov_r2-r0_lsr_i
eor_r0-r1-r2_ror_i mov_r1-r0 sub_r3-r1-r0_lsr_i sub_r1-r0-r1 rsb_r3-r3-r1_ror_i	eor_r0-r1-r2_ror_i bic_r1-r1-r1 sub_r3-r0-r0_lsr_i rsb_r3-r3-r1_asr_i
mov_r0-r1 add_r2-r3_i rsb_r2-r2-r0_lsl_i orr_r0-r2-r3_asr_i sub_r1-r0-r3	add_r2-r3_i rsb_r2-r2-r1_lsl_i orr_r0-r2-r3_asr_i sub_r1-r0-r3
mvn_r0-r1 mov_r1-r2 add_r1-r1_i and_r0-r0-r1	mvn_r0-r1 add_r1-r2_i and_r0-r0-r1
sub_r0-r1-r2 orr_r0-r0_i rsb_r0-r3-r0 rsb_r2-r2-r0_asr_i mov_r3-r2	sub_r0-r1-r2 orr_r0-r0_i rsb_r0-r3-r0 rsb_r3-r2-r0_asr_i
add_r0-r1-r2_lsr_i mvn_r1-r0 mvn_r3-r1 sub_r1-r1-r3 rsb_r2-r1-r3	add_r0-r1-r2_lsr_i mvn_r1-r0_lsl_i rsb_r2-r1-r0
mvn_r0-r1 tst_r0-r1 mov_ne_r2-r3_lsl_i rsb_r1-r0-r2_ror_i	mvn_r0-r1 rsb_r1-r0-r2_ror_i
tst_r0-r1 mov_eq_r2-r0_lsl_i orr_r2-r0-r2 sub_r1-r2-r0	tst_r0-r1 mov_eq_r2-r0_lsl_i bic_r1-r2-r0
tst_r0-r1 add_eq_r1-r2_i mov_r2-r1 rsb_r2-r1-r2_ror_i	tst_r0-r1 add_eq_r1-r2_i rsb_r2-r1-r1_ror_i
mov_r0-r1 eor_r1-r0_i eor_r1-r1-r2_asr_i mov_r2-r1	eor_r1-r1-r2_asr_i eor_r1-r1_i mov_r2-r1
cmp_r0_i add_lt_r1-r1-r0 add_ge_r1-r1-r0 sub_r1-r1-r2 sub_r3-r1_i	add_r1-r1-r0 sub_r1-r1-r2 sub_r3-r1_i
mov_r0-r1 sub_r2-r2-r0_lsl_i rsb_r2-r2-r3_lsr_i mvn_r1-r2	rsb_r2-r2-r3_lsr_i sub_r2-r2-r1_lsl_i mvn_r1-r2
mov_r0-r1 rsb_r2-r2-r3 sub_r3-r1-r2 rsb_r2-r2-r3_lsl_i orr_r0-r2-r0	rsb_r2-r2-r3 eor_r3-r1-r2 rsb_r2-r2-r3_lsl_i orr_r0-r2-r1
mov_r0-r1 add_r1-r2-r1 add_r1-r0-r1 and_r1-r1-r0_lsr_i	and_r1-r2-r1_lsr_i
mov_r0-r1 and_r0-r2-r0 orr_r3-r0-r2_asr_i and_r1-r3-r2_lsl_i add_r2-r1-r0_lsl_i	and_r0-r1-r2 orr_r3-r0-r2_asr_i and_r1-r3-r2_lsl_i add_r2-r1-r0_lsl_i
rsb_r0-r1-r2_lsr_i sub_r0-r0-r3 mov_r2-r1 add_r2-r2-r0	rsb_r2-r3-r2_lsr_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 and_r1-r0-r2	bic_r1-r0-r1
add_r0-r1-r2 add_r3-r2-r1 add_r1-r3-r3 and_r0-r3-r0 rsb_r2-r0-r1_ror_i	add_r0-r2-r1 add_r1-r0-r0 sub_r2-r0-r1_ror_i
orr_r0-r1-r2 eor_r3-r1-r2 add_r0-r0-r2 sub_r0-r0-r3	and_r1-r1-r2 add_r0-r1-r2
cmp_r0-r1 sub_ne_r1-r0-r2_lsr_i sub_eq_r1-r1-r0 mov_r3-r1 eor_r1-r1-r3 add_r2-r1-r1	eor_r2-r1-r1
eor_r0-r1-r2 and_r1-r1-r0 orr_r2-r1-r0 eor_r0-r0-r2 orr_r1-r3-r0	asr_r1-r3_i
add_r0-r1-r0_lsl_i eor_r2-r1-r0 and_r1-r2-r1_asr_i orr_r2-r1-r0_lsr_i sub_r0-r2-r0_lsl_i	add_r0-r1-r0_lsl_i bic_r1-r1-r0 orr_r2-r1-r0_lsr_i sub_r0-r2-r0_lsl_i
cmp_r0-r1 eor_cs_r0-r2-r1_lsr_i mvn_r2-r0 add_r1-r2-r0	mvn_r1_i
tst_r0_i rsb_eq_r1-r2-r1_lsl_i mov_r0-r1 sub_r2-r3-r0_lsr_i eor_r2-r2-r0	tst_r0_i rsb_eq_r1-r2-r1_lsl_i sub_r2-r3-r1_lsr_i eor_r2-r2-r1
eor_r0-r0-r1 add_r2-r2-r0 mov_r0-r3 rsb_r0-r2-r0_lsl_i	eor_r0-r0-r1 add_r2-r2-r0 rsb_r0-r2-r3_lsl_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 sub_r3-r3-r1	mvn_r1-r2 sub_r3-r3-r1
sub_r0-r0-r1 rsb_r2-r0-r3_asr_i and_r0-r2-r3 mov_r1-r2 rsb_r3-r1-r0_asr_i	sub_r0-r0-r1 rsb_r2-r0-r3_asr_i and_r0-r2-r3 rsb_r3-r2-r0_asr_i
sub_r0-r1-r2_asr_i orr_r2-r1-r3 and_r3-r2-r1 eor_r0-r2-r0 and_r2-r0-r3	sub_r0-r1-r2_asr_i bic_r2-r1-r0
sub_r0-r0-r1 add_r1-r2-r2 eor_r2-r1-r0 add_r0-r2-r2	sub_r0-r0-r1 eor_r2-r0-r2_lsl_i add_r0-r2-r2
tst_r0-r1 add_eq_r1-r1-r0 sub_r2-r0-r1_lsr_i mvn_r0-r2 and_r3-r0-r3_lsl_i mov_r1-r3_lsl_i	mov_r1_i
cmp_r0-r1 rsb_ge_r0-r2-r1 and_r1-r0-r1 mov_r2-r1	cmp_r0-r1 rsb_ge_r0-r2-r1 and_r2-r0-r1
tst_r0-r1 eor_ne_r0-r2-r1 sub_ne_r0-r2-r1 sub_r3-r1-r0	tst_r0-r1 sub_ne_r0-r2-r1 sub_r3-r1-r0
sub_r0-r0-r1 mov_r2-r1 eor_r3-r2-r0_ror_i rsb_r3-r3-r1_ror_i	sub_r0-r0-r1 eor_r3-r1-r0_ror_i rsb_r3-r3-r1_ror_i
mvn_r0-r1 mov_r1-r0 add_r2-r1-r3 rsb_r2-r1-r2_ror_i	mvn_r0-r1 add_r2-r0-r3 rsb_r2-r0-r2_ror_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 sub_r0-r3-r0_lsr_i add_r2-r3-r3 and_r1-r0-r2	mov_r0-r3 add_r2-r3-r3 and_r1-r0-r2
cmp_r0_i rsb_cs_r1-r1-r2_lsl_i orr_r0-r2-r0 sub_r3-r1-r2 and_r1-r3-r0_lsr_i	rsb_r1-r1_i orr_r0-r2-r0 sub_r3-r1-r2 and_r1-r3-r0_lsr_i
cmp_r0-r1 and_eq_r1-r1-r0 sub_r2-r1-r3 orr_r3-r1-r2 add_r0-r3-r0	sub_r2-r1-r3 orr_r3-r1-r2 add_r0-r3-r0
orr_r0-r1-r0_ror_i mov_r2-r0 rsb_r2-r0-r2 eor_r3-r2_i	mov_r3_i
mvn_r0-r1 mov_r2-r1 sub_r0-r0-r2 sub_r3-r2-r0_ror_i	mvn_r2-r1_lsl_i sub_r3-r1-r2_ror_i
cmp_r0-r1 mvn_cc_r2-r1 mvn_r1-r2 and_r3-r1-r2	eor_r3-r1-r1
rsb_r0-r1_i rsb_r2-r0-r3_ror_i mov_r0-r2 eor_r0-r0_i	rsb_r0-r1_i rsb_r2-r0-r3_ror_i eor_r0-r2_i
mvn_r0-r1 mvn_r2-r0 mov_r3-r2 sub_r1-r3-r2	rsb_r1-r3-r3
sub_r0-r1-r2 add_r0-r3-r0 and_r3-r0-r2 sub_r1-r0-r3 and_r1-r1-r2_asr_i	sub_r0-r1-r2 add_r0-r3-r0 bic_r1-r0-r2 and_r1-r1-r2_asr_i
add_r0-r1-r2 add_r1-r3_i sub_r3-r1-r2 mov_r1-r3 sub_r0-r1-r0	add_r0-r1-r2 add_r1-r3_i sub_r3-r1-r2 sub_r0-r3-r0
and_r0-r1-r2 add_r3-r2-r2_ror_i mov_r1-r0 rsb_r3-r3-r1_ror_i	and_r0-r1-r2 add_r3-r2-r2_ror_i rsb_r3-r3-r0_ror_i
tst_r0-r1 add_ne_r0-r2-r3 add_eq_r0-r3-r3_ror_i eor_r2-r0-r2_lsr_i mvn_r0-r3 add_r2-r0-r2_lsr_i sub_r1-r2-r0	tst_r0-r1 add_ne_r0-r2-r3 add_eq_r0-r3-r3_ror_i eor_r2-r0-r2_lsr_i add_r2-r0-r2_lsr_i sub_r1-r2-r0
and_r0-r0-r1_asr_i orr_r2-r2-r3_lsl_i sub_r3-r2-r1_lsl_i rsb_r2-r3-r0_ror_i add_r1-r3-r2	and_r0-r0-r1_asr_i mov_r1-r0_ror_i
mvn_r0-r1 rsb_r0-r0-r1_asr_i sub_r2-r0-r3 rsb_r1-r2-r1_asr_i	add_r0-r1_i sub_r1-r3-r0
tst_r0_i sub_ne_r1-r1_i mvn_r0-r1 mov_r2-r0	tst_r0_i sub_ne_r1-r1_i mvn_r2-r1
mvn_r0-r1 rsb_r2-r0-r2_asr_i mvn_r1-r2 eor_r0-r1-r2	sub_r2-r0-r2_asr_i mvn_r1-r2 eor_r0-r1-r2
rsb_r0-r1-r2_ror_i orr_r0-r0_i mov_r2-r0 add_r0-r2-r3_asr_i	rsb_r0-r1-r2_ror_i orr_r0-r0_i add_r0-r0-r3_asr_i
add_r0-r1-r1 add_r1-r0-r2 rsb_r2-r1-r2 and_r0-r2_i eor_r1-r1-r0	add_r0-r1-r1 add_r1-r0-r2
rsb_r0-r0-r1_lsr_i mov_r2-r0 eor_r2-r0-r2_lsr_i add_r1-r2_i	rsb_r0-r0-r1_lsr_i eor_r2-r0-r0_lsr_i add_r1-r2_i
rsb_r0-r1-r2_ror_i orr_r0-r0-r3 eor_r1-r3-r0_lsl_i mov_r2-r1_lsr_i add_r3-r3-r2	rsb_r0-r1-r2_ror_i orr_r0-r0-r3 eor_r1-r3-r0_lsl_i add_r3-r3-r1_lsr_i
mvn_r0-r1 orr_r2-r0_i mvn_r1-r0 rsb_r0-r2-r1_asr_i mov_r3-r0	mvn_r0-r1 orr_r2-r0_i rsb_r3-r2-r1_asr_i
add_r0-r1-r1 sub_r0-r0-r1 eor_r2-r0_i mvn_r3-r2	eor_r2-r1_i mvn_r3-r2
tst_r0_i mov_ne_r1_i and_r0-r1-r2 eor_r0-r2-r0 and_r0-r0-r2	tst_r0_i mov_ne_r1_i and_r0-r1-r2 eor_r0-r2-r0
sub_r0-r0-r1 rsb_r1-r0-r2 eor_r3-r0-r2 add_r1-r3-r1 sub_r3-r1-r3	sub_r0-r0-r1 rsb_r3-r0-r2
sub_r0-r1-r2 and_r2-r0-r3 mov_r1-r2 mov_r2-r1	sub_r0-r1-r2 and_r2-r0-r3
rsb_r0-r1-r2 rsb_r1-r1-r0_lsr_i mvn_r2-r1 mov_r1-r2 mvn_r3-r1	rsb_r0-r1-r2 rsb_r3-r1-r0_lsr_i
sub_r0-r1-r2_lsl_i orr_r2-r3-r2_ror_i mov_r1-r2 eor_r1-r0-r1	sub_r0-r1-r2_lsl_i orr_r2-r3-r2_ror_i eor_r1-r0-r2
mvn_r0-r1 mov_r1-r0 sub_r2-r0-r1_asr_i rsb_r2-r1-r2_asr_i orr_r0-r0-r2_ror_i	mvn_r0-r1 mov_r1-r0 rsb_r2-r1-r0_asr_i orr_r0-r1-r2_ror_i
add_r0-r0-r1 sub_r2-r3-r2 sub_r1-r3-r0_asr_i sub_r0-r1-r2 sub_r0-r2-r0	add_r0-r0-r1 sub_r2-r3-r2 sub_r1-r3-r0_asr_i rsb_r0-r1-r2_lsl_i
tst_r0-r1 add_ne_r2-r0-r2 mvn_r3-r2 add_r0-r3-r2	mvn_r0_i
sub_r0-r0-r1 mov_r1-r2 add_r3-r1-r0_lsr_i orr_r0-r3_i	sub_r0-r0-r1 add_r3-r2-r0_lsr_i orr_r0-r3_i
orr_r0-r0-r1_asr_i sub_r2-r0-r1_asr_i and_r0-r2-r3 rsb_r2-r0-r2_lsr_i	bic_r2-r0-r1_asr_i and_r0-r2-r3 rsb_r2-r0-r2_lsr_i
and_r0-r0-r1 orr_r2-r1-r0 rsb_r2-r2_i sub_r0-r2_i	rsb_r2-r1_i sub_r0-r2_i
tst_r0-r1 mvn_ne_r2-r1 add_r2-r2-r1 eor_r3-r2_i eor_r2-r3-r2	mov_r2_i
mov_r0-r1 mov_r2-r0 rsb_r2-r3-r2_ror_i eor_r3-r2-r3	rsb_r2-r3-r1_ror_i eor_r3-r2-r3
add_r0-r0-r1_asr_i sub_r2-r0-r1 orr_r2-r2-r1 sub_r0-r0-r2	add_r0-r0-r1_asr_i sub_r2-r0-r1 and_r0-r1-r2
mvn_r0-r1 mvn_r1-r0 sub_r0-r0-r2 rsb_r2-r0-r3_asr_i orr_r0-r1-r2_ror_i	mvn_r0-r1 sub_r0-r0-r2 rsb_r2-r0-r3_asr_i orr_r0-r1-r2_ror_i
eor_r0-r1_i eor_r2-r1-r0 and_r0-r2-r0 sub_r1-r0-r1	eor_r0-r1_i bic_r0-r0-r1 sub_r1-r0-r1
rsb_r0-r0-r1_asr_i mvn_r2-r0 mvn_r1-r2 sub_r3-r0-r1_asr_i	rsb_r0-r0-r1_asr_i sub_r3-r0-r0_asr_i
sub_r0-r0-r1 and_r2-r3-r0 mov_r1-r2_asr_i mvn_r0-r1	sub_r0-r0-r1 and_r2-r3-r0 mvn_r0-r2_asr_i
cmp_r0-r1 rsb_cs_r1-r1-r2 mov_r3-r0 sub_r3-r1-r3_asr_i	cmp_r0-r1 rsb_cs_r1-r1-r2 sub_r3-r1-r0_asr_i
sub_r0-r1-r0 mov_r1-r0 sub_r1-r1_i rsb_r2-r0-r1	add_r0-r1_i rsb_r2-r0-r1
rsb_r0-r1-r0 rsb_r1-r2-r0_asr_i and_r2-r1_i orr_r3-r1-r2	rsb_r0-r1-r0 rsb_r3-r2-r0_asr_i
tst_r0-r1 add_eq_r0-r0-r0 add_eq_r0-r2-r1 mvn_r2-r0 rsb_r0-r2-r1	tst_r0-r1 add_eq_r0-r2-r1 mvn_r2-r0 rsb_r0-r2-r1
tst_r0_i sub_eq_r1-r2-r1_lsl_i and_r2-r1-r3 mov_r1-r3 eor_r0-r1-r2	tst_r0_i sub_eq_r1-r2-r1_lsl_i and_r2-r1-r3 eor_r0-r3-r2
mvn_r0-r1 mvn_r2-r0 and_r3-r2-r0_lsl_i rsb_r3-r3-r0_asr_i	mvn_r0-r1 and_r3-r1-r0_lsl_i rsb_r3-r3-r0_asr_i
and_r0-r0-r1 mvn_r1-r0 mov_r0-r1 and_r1-r1-r0 rsb_r1-r1-r2_ror_i	and_r0-r0-r1 mvn_r1-r0 rsb_r1-r1-r2_ror_i
tst_r0_i rsb_ne_r0-r1-r2_lsr_i mov_r3-r0 rsb_r3-r1-r3 sub_r1-r0-r3 eor_r3-r1-r0	tst_r0_i rsb_ne_r0-r1-r2_lsr_i eor_r3-r1-r0
mov_r0-r1 mvn_r2-r0 sub_r0-r0-r1_asr_i sub_r3-r2-r0	mvn_r3-r1_ror_i
mvn_r0-r1 mov_r2-r0 rsb_r1-r3-r0_lsr_i add_r0-r2-r1	mvn_r0-r1 rsb_r1-r3-r0_lsr_i add_r0-r0-r1
rsb_r0-r0-r1_ror_i add_r2-r0_i rsb_r3-r0-r2_lsl_i rsb_r3-r0-r3 sub_r3-r0-r3	rsb_r0-r0-r1_ror_i add_r2-r0_i rsb_r3-r0-r2_lsl_i rsb_r3-r3-r0_lsl_i
mov_r0-r1 orr_r2-r0-r1 sub_r0-r1-r2 and_r2-r0-r1	eor_r2-r0-r0
add_r0-r1_i eor_r2-r1_i eor_r3-r2-r1 rsb_r1-r0-r3_lsl_i	add_r0-r1_i mov_r3_i rsb_r1-r0-r3_lsl_i
rsb_r0-r1-r0_ror_i mov_r2-r0 orr_r3-r2-r3 and_r3-r3-r2	rsb_r3-r1-r0_ror_i
eor_r0-r1-r0 eor_r2-r1-r0 and_r3-r2-r1 sub_r2-r1_i and_r0-r2-r3	add_r3-r0_i and_r3-r1-r3 sub_r1-r1_i and_r0-r3-r1
mvn_r0-r1 sub_r2-r1-r0 rsb_r0-r1-r2_lsr_i add_r1-r1-r0 rsb_r0-r1-r0	rsb_r0-r1_i
mov_r0-r1 sub_r2-r3-r1 orr_r1-r2-r0 rsb_r2-r1_i	sub_r2-r3-r1 orr_r1-r2-r1 rsb_r2-r1_i
cmp_r0-r1 mov_ge_r2-r0 mov_r3-r0 add_r2-r2_i add_r1-r3-r2	cmp_r0-r1 mov_ge_r2-r0 add_r2-r2_i add_r1-r0-r2
mov_r0-r1 mov_r2-r0 rsb_r1-r2-r0 mvn_r0-r1 mov_r3-r0	mvn_r3_i
rsb_r0-r1-r2 mvn_r1-r0 orr_r1-r1-r0 rsb_r0-r0-r1_ror_i	rsb_r0-r1-r2 mvn_r0-r0
cmp_r0-r1 add_eq_r1-r2-r1_ror_i and_r1-r1_i sub_r2-r1-r3 sub_r0-r1-r2	and_r0-r3-r3
eor_r0-r1-r0_lsr_i mov_r2-r1 and_r2-r2-r3 sub_r3-r0-r2 mov_r0-r3	eor_r0-r1-r0_lsr_i and_r2-r1-r3 rsb_r0-r2-r0
sub_r0-r1-r2 sub_r2-r0_i orr_r0-r3-r0 eor_r1-r3-r0 and_r3-r2-r1	rsb_r0-r2-r1 bic_r2-r0-r3 sub_r1-r0_i and_r3-r2-r1
mvn_r0-r1 rsb_r2-r0-r2_asr_i mov_r0-r2 eor_r0-r0-r2_asr_i	mvn_r0-r1 rsb_r2-r0-r2_asr_i eor_r0-r2-r2_asr_i
orr_r0-r1-r2 cmp_r1-r0 rsb_hi_r2-r0-r1 add_r1-r3-r2	orr_r0-r1-r2 mov_r2-r2 add_r1-r3-r2
cmp_r0-r1 orr_ne_r1-r2-r3 orr_eq_r1-r0-r1 eor_r3-r1-r2	cmp_r0-r1 orr_ne_r1-r2-r3 eor_r3-r1-r2
tst_r0-r1 sub_ne_r2-r3-r1 sub_eq_r2-r3-r1 orr_r2-r1-r2	sub_r2-r3-r1 orr_r2-r1-r2
rsb_r0-r1-r2 sub_r3-r2-r0 and_r3-r3-r1 sub_r0-r3-r2	sub_r0-r1-r2
rsb_r0-r1-r2_ror_i mov_r3-r1 rsb_r2-r0-r3_asr_i eor_r2-r2_i	rsb_r0-r1-r2_ror_i rsb_r2-r0-r1_asr_i eor_r2-r2_i
orr_r0-r1-r2 and_r3-r1-r0 mov_r1-r3 add_r1-r1-r1_lsr_i	add_r1-r1-r1_lsr_i
rsb_r0-r1_i mov_r1-r2 add_r1-r1-r0 sub_r0-r3-r1 orr_r0-r0-r2	rsb_r0-r1_i add_r1-r2-r0 sub_r0-r3-r1 orr_r0-r0-r2
orr_r0-r1-r0 mvn_r1-r0 sub_r2-r0-r1 mov_r3-r2 eor_r2-r2-r3_lsl_i	orr_r0-r1-r0 mvn_r1-r0 sub_r2-r0-r1 eor_r2-r2-r2_lsl_i
add_r0-r1-r2_lsl_i mvn_r3-r0 mvn_r1-r3 mvn_r0-r1	add_r0-r1-r2_lsl_i mvn_r0-r0
mvn_r0-r1 add_r2-r1_i add_r3-r0-r2_lsl_i sub_r3-r0-r3 add_r2-r3-r0_lsr_i	mvn_r2-r1_ror_i
sub_r0-r0_i sub_r1-r2-r3 sub_r0-r0-r1 add_r3-r1-r0	sub_r0-r0_i lsl_r3-r0_i
mvn_r0-r1 mvn_r2-r0 mov_r1-r2 and_r0-r2-r1 eor_r1-r0-r2	bic_r1-r2-r2
and_r0-r1-r0 mvn_r2-r3 add_r3-r2_i mvn_r1-r3 rsb_r2-r1-r0_asr_i	and_r0-r1-r0 sub_r1-r3_i rsb_r2-r1-r0_asr_i
tst_r0-r1 mov_eq_r2-r0_ror_i mov_r3-r0 add_r1-r3-r2 sub_r2-r3-r1_asr_i mov_r3-r2	tst_r0-r1 mov_eq_r2-r0_ror_i add_r1-r0-r2 sub_r2-r0-r1_asr_i mov_r3-r2
rsb_r0-r1-r2 add_r2-r3-r2_asr_i mov_r3-r0 sub_r2-r2-r3_lsl_i sub_r3-r2-r1	rsb_r0-r1-r2 add_r2-r3-r2_asr_i sub_r2-r2-r0_lsl_i sub_r3-r2-r1
add_r0-r1_i rsb_r2-r1-r2_ror_i rsb_r3-r2-r0 add_r1-r0-r0 sub_r3-r1-r3	ror_r0-r2_i add_r3-r0_i
tst_r0-r1 mvn_eq_r2-r1 mov_r1-r2 eor_r2-r0-r1_ror_i	tst_r0-r1 mvn_eq_r2-r1 eor_r2-r0-r2_ror_i
mvn_r0-r1 rsb_r1-r0-r2_asr_i mov_r3-r1 mov_r2-r3	mvn_r3-r1 rsb_r1-r3-r2_asr_i mov_r2-r1
cmp_r0-r1 mvn_cs_r2-r3 rsb_r1-r3-r2 add_r0-r1-r3	cmp_r1-r0 mvn_r0-r3 lsr_hi_r0-r2_i
rsb_r0-r0_i mov_r1-r0 rsb_r2-r1-r3_lsr_i orr_r0-r2_i	rsb_r0-r0_i rsb_r2-r0-r3_lsr_i orr_r0-r2_i
tst_r0-r1 rsb_ne_r0-r2-r0 mvn_ne_r0-r1 rsb_r3-r2-r0_lsr_i	tst_r0-r1 mvn_ne_r0-r1 rsb_r3-r2-r0_lsr_i
rsb_r0-r1-r0 mov_r2-r0 mvn_r1-r2 add_r1-r3-r1_lsl_i orr_r2-r1-r3_lsl_i	rsb_r0-r1-r0 mvn_r1-r0 add_r1-r3-r1_lsl_i orr_r2-r1-r3_lsl_i
tst_r0-r1 sub_eq_r2-r3_i mov_r1-r2 mov_r3-r1 eor_r1-r1-r3_lsl_i	tst_r0-r1 sub_eq_r2-r3_i eor_r1-r2-r2_lsl_i
tst_r0-r1 mov_ne_r2-r1_lsr_i mov_eq_r2_i add_r0-r1-r2 sub_r3-r0-r2 mov_r0-r3	mov_r0-r1
cmp_r0-r1 sub_ne_r0-r0-r2 sub_eq_r0-r0-r2 eor_r0-r3-r0 sub_r3-r1-r0	cmp_r1-r1 sub_eq_r0-r0-r2 eor_r0-r3-r0 sub_r3-r1-r0
rsb_r0-r1-r2_ror_i mov_r1-r0 sub_r3-r0-r1 and_r2-r3-r2 mov_r0-r2	eor_r0-r2-r2
rsb_r0-r1-r2_ror_i mvn_r3-r2 add_r3-r3-r2 and_r2-r3-r0 add_r2-r2-r0	rsb_r0-r1-r2_ror_i add_r2-r0-r0
eor_r0-r1-r2_lsl_i sub_r3-r3-r0_asr_i mov_r0-r3 sub_r1-r3-r0	bic_r1-r0-r0
tst_r0-r1 mvn_ne_r1-r2 rsb_ne_r1-r2_i add_r2-r1-r1 sub_r2-r1-r2_lsl_i	tst_r0-r1 rsb_ne_r1-r2_i add_r2-r1-r1 sub_r2-r1-r2_lsl_i
sub_r0-r1-r0_asr_i sub_r2-r0-r3_lsr_i rsb_r3-r2-r0 add_r3-r3_i	mov_r3-r3_lsr_i add_r3-r3_i
mov_r0-r1 orr_r2-r0-r2 add_r0-r2-r2 mov_r1-r0 sub_r2-r1-r3	orr_r2-r1-r2 add_r0-r2-r2 sub_r2-r0-r3
mov_r0-r1_lsr_i rsb_r0-r2-r0 rsb_r1-r0-r2_ror_i rsb_r0-r1_i	rsb_r0-r2-r1_lsr_i rsb_r1-r0-r2_ror_i rsb_r0-r1_i
mov_r0-r1 sub_r2-r2-r3 add_r3-r2-r1_ror_i rsb_r1-r0-r1_lsr_i orr_r0-r1-r3	sub_r2-r2-r3 add_r3-r2-r1_ror_i rsb_r1-r1-r1_lsr_i orr_r0-r1-r3
add_r0-r1-r0 rsb_r1-r1-r2_ror_i sub_r1-r0-r1 rsb_r0-r1-r2_lsr_i mov_r3-r0	add_r0-r1-r0 rsb_r1-r1-r2_ror_i sub_r1-r0-r1 rsb_r3-r1-r2_lsr_i
eor_r0-r0-r1_lsr_i eor_r2-r0-r3 add_r0-r2_i rsb_r3-r2-r0_lsl_i	eor_r0-r0-r1_lsr_i eor_r2-r0-r3 add_r3-r2_i
tst_r0-r1 rsb_ne_r2-r3-r0 mvn_r1-r2 mov_r3-r1	tst_r1-r0 rsb_ne_r2-r3-r0 mvn_r3-r2
add_r0-r1-r0 rsb_r2-r0-r2_asr_i and_r3-r3-r2 sub_r2-r2-r3	add_r0-r1-r0 rsb_r2-r0-r2_asr_i bic_r2-r2-r3
sub_r0-r1-r0 mvn_r1-r0 eor_r2-r1_i eor_r1-r1-r2	mov_r1_i
add_r0-r1-r2 add_r3-r0-r1 mvn_r0-r2 rsb_r1-r3-r1 sub_r3-r1-r0_ror_i	add_r0-r1-r2 sub_r3-r0_i rsb_r3-r3-r2_ror_i
tst_r0-r1 rsb_eq_r2-r0-r1_ror_i rsb_r0-r3-r0_lsl_i mov_r1-r2 add_r3-r1-r0	tst_r0-r1 rsb_eq_r2-r0-r1_ror_i rsb_r0-r3-r0_lsl_i add_r3-r2-r0
eor_r0-r1-r2_ror_i eor_r0-r0_i add_r3-r0-r3 eor_r2-r3-r0 mov_r0-r2	eor_r0-r1-r2_ror_i eor_r0-r0_i add_r3-r0-r3 eor_r0-r0-r3
rsb_r0-r1-r0_lsr_i sub_r1-r0_i add_r2-r0-r1 orr_r2-r1-r2 sub_r0-r2_i	rsb_r0-r1-r0_lsr_i sub_r1-r0_i orr_r2-r1-r1_ror_i add_r0-r2-r2
mvn_r0-r1 rsb_r1-r0_i mvn_r2-r1 mov_r3-r2	mvn_r0-r1 rsb_r1-r0_i mvn_r3-r1
sub_r0-r1-r2_lsr_i add_r1-r1-r2 orr_r3-r0-r1_ror_i orr_r0-r0-r3 mov_r3-r0	sub_r0-r1-r2_lsr_i add_r1-r1-r2 orr_r3-r0-r1_ror_i
rsb_r0-r1-r2_lsr_i mov_r2-r3 rsb_r0-r0-r2_asr_i add_r0-r1-r0	rsb_r0-r1-r2_lsr_i rsb_r0-r0-r3_asr_i add_r0-r1-r0
rsb_r0-r1-r0_asr_i mvn_r1-r0 add_r2-r0-r1_asr_i rsb_r1-r2-r1_ror_i	sub_r2-r0-r1_lsl_i lsr_r0-r2_i rsb_r1-r0-r0_lsl_i
add_r0-r1-r0_asr_i mvn_r2-r0 sub_r1-r0_i eor_r2-r0-r2 orr_r3-r1-r2_ror_i	mvn_r3_i
mvn_r0-r1 add_r0-r0-r2 rsb_r1-r0-r1 mov_r2-r0 eor_r3-r1-r2	mvn_r0-r1 add_r0-r0-r2 rsb_r1-r0-r1 eor_r3-r1-r0
tst_r0_i mvn_eq_r1-r2 sub_r3-r3-r2 sub_r0-r3-r1 sub_r0-r0-r3	tst_r0_i mvn_eq_r1-r2 sub_r0-r3-r1 sub_r0-r0-r3
rsb_r0-r0-r1_lsr_i rsb_r1-r0-r2_asr_i add_r2-r2-r2 rsb_r3-r2-r1_lsr_i sub_r3-r2-r3_lsr_i	rsb_r1-r1-r0_asr_i add_r2-r2-r2 rsb_r3-r2-r1_lsr_i sub_r3-r2-r3_lsr_i
tst_r0-r1 mov_ne_r2-r1_asr_i orr_r1-r2-r3 sub_r2-r1-r0_ror_i sub_r3-r2-r1 mov_r1-r3	sub_r2-r1-r0_ror_i sub_r3-r2-r1 mov_r1-r3
sub_r0-r0-r1 eor_r2-r0-r1 mov_r0-r2 rsb_r1-r0-r2_lsl_i rsb_r1-r1-r0_asr_i	sub_r0-r0-r1 eor_r2-r0-r1 rsb_r1-r2-r2_asr_i
rsb_r0-r1-r2_lsr_i and_r2-r0-r3 and_r3-r0-r2 sub_r2-r3-r1_ror_i	rsb_r0-r1-r2_lsr_i and_r3-r0-r3 sub_r2-r3-r1_ror_i
sub_r0-r1-r2 and_r2-r0-r1 orr_r3-r3_i mov_r0-r2 sub_r0-r0-r3_ror_i	sub_r0-r1-r2 orr_r3-r3_i and_r2-r0-r1 sub_r0-r2-r3_ror_i
mvn_r0-r1 tst_r1-r0 add_ne_r2-r3-r1_ror_i add_r2-r1-r2	add_r2-r1-r2
cmp_r0-r1 and_ne_r0-r0_i asr_r2-r0_i mvn_r1-r2	cmp_r0-r1 and_ne_r0-r0_i mvn_r1-r0_asr_i
eor_r0-r0_i orr_r1-r2_i mov_r3-r1 orr_r2-r0-r3 lsl_r3-r2-r3 mov_r0-r3 and_r1-r0_i	and_r1-r0_i
bfi_r0-r1_i_i lsr_r1-r0_i sub_r2-r2-r1	sub_r2-r2-r0_lsr_i
sub_r0-r1-r2 asr_r1-r0_i bfi_r1-r1_i_i asr_r1-r0-r1 orr_r2-r1_i mov_r0-r2 bic_r3-r0-r1 sub_r0-r3-r2_asr_i	sub_r0-r1-r2 asr_r1-r0_i asr_r1-r0-r1 eor_r2-r1_i bic_r3-r2-r1 sub_r0-r3-r1_asr_i
cmp_r0-r1 sub_ls_r0-r0-r2_ror_i sub_hi_r0-r0-r2 orr_r0-r1-r0_asr_i eor_r1-r0_i mov_r3-r1 ror_r2-r3_i	cmp_r0-r1 sub_hi_r0-r0-r2 sub_ls_r0-r0-r2_ror_i orr_r0-r1-r0_asr_i eor_r1-r0_i ror_r2-r1_i
cmp_r0-r1 mov_lt_r2-r0 mov_ge_r2-r3 sub_r2-r2-r1 mov_r0-r2 add_r2-r0-r1_lsl_i bic_r0-r2_i and_r3-r2-r0 and_r2-r1-r3	cmp_r0-r1 mov_ge_r0-r3 add_r2-r0-r1_lsl_i sub_r2-r2-r1 and_r2-r1-r2 bic_r2-r2_i
cmp_r0_i mov_lt_r0-r1 mov_ge_r0-r1 eor_r2-r2-r0 orr_r0-r0-r2 lsl_r2-r0_i asr_r2-r2_i	orr_r0-r1-r2 lsl_r2-r0_i asr_r2-r2_i
bfi_r0-r1_i_i rsb_r2-r0-r1_lsl_i mvn_r3-r2 mov_r1-r2 and_r2-r1-r3_asr_i mov_r3-r1 orr_r0-r2-r3 rsb_r1-r0-r3_lsl_i	bfi_r0-r1_i_i rsb_r2-r0-r1_lsl_i rsb_r1-r2-r2_lsl_i
lsl_r0-r0-r1 orr_r2-r2-r0_lsl_i eor_r3-r3-r2_asr_i mov_r1-r3	lsl_r0-r0-r1 orr_r2-r2-r0_lsl_i eor_r1-r3-r2_asr_i
mov_r0-r1 mvn_r2-r0	mvn_r2-r1
ror_r0-r1_i mov_r1-r2 rsb_r0-r0-r1_asr_i add_r1-r0-r1 sub_r1-r1-r0	sub_r1-r2_i
tst_r0-r1 and_ne_r2-r0_i bic_r3-r0-r2 tst_r0_i eor_ne_r3-r3_i bic_r1-r3-r0	bic_r3-r0-r2 tst_r0_i eor_ne_r3-r3_i bic_r1-r3-r0
rsb_r0-r1-r0 add_r2-r3-r2_lsl_i lsl_r2-r0-r2 tst_r0-r3 orr_ne_r3-r2_i add_r2-r2-r3 rsb_r2-r1-r2	rsb_r0-r1-r0 lsl_r2-r0-r3 tst_r0-r3 orr_ne_r3-r2_i rsb_r2-r1-r2 add_r2-r2-r3
and_r0-r1_i eor_r1-r2-r1 sub_r1-r1-r0_lsr_i ror_r2-r1_i and_r3-r1_i rsb_r0-r2-r3_ror_i eor_r2-r1-r2 add_r1-r0-r2	eor_r1-r2-r1 ror_r2-r1_i and_r3-r1_i rsb_r0-r2-r3_ror_i eor_r2-r1-r2 add_r1-r0-r2
bfi_r0-r0_i_i orr_r1-r2-r0 eor_r1-r3-r1 mvn_r2-r0 and_r2-r1-r2	bfi_r0-r0_i_i eor_r1-r3-r2 bic_r2-r1-r0
sub_r0-r1_i mov_r2-r0	sub_r2-r1_i
mov_r0-r1 rsb_r1-r2-r0 rsb_r3-r1-r2	rsb_r3-r1-r2_lsl_i
mvn_r0-r1 orr_r2-r3-r0_lsl_i bic_r0-r3-r2 mov_r2-r1 tst_r2-r0 sub_eq_r0-r2_i bfi_r3-r0_i_i	sub_r0-r1_i bfi_r3-r0_i_i
add_r0-r0_i asr_r1-r0_i mov_r2-r1	add_r2-r0_i
sub_r0-r1-r2 bfi_r3-r1_i_i lsr_r0-r0_i and_r2-r0-r3 asr_r0-r2-r1 asr_r0-r0-r2 lsr_r3-r0_i	sub_r0-r1-r2 bfi_r3-r1_i_i and_r2-r3-r0_lsr_i asr_r0-r2-r1 asr_r0-r0-r2 lsr_r3-r0_i
ror_r0-r1_i bic_r2-r0-r2 sub_r0-r1-r3 eor_r3-r2_i orr_r3-r0-r3 orr_r2-r0-r3_lsr_i mvn_r3-r2 bfi_r1-r3_i_i	ror_r0-r1_i bic_r2-r0-r2 sub_r0-r1-r3 orr_r3-r0-r2 orr_r2-r0-r3_asr_i mvn_r3-r2 bfi_r1-r3_i_i
add_r0-r1-r2_ror_i cmp_r2_i eor_ls_r1-r2-r0_asr_i bfi_r2-r1_i_i	cmp_r2_i eor_ls_r1-r2-r1_asr_i bfi_r2-r1_i_i
rsb_r0-r1-r0_lsr_i and_r2-r0_i rsb_r3-r2-r3 lsl_r2-r3_i sub_r1-r2-r3	rsb_r0-r1-r0_lsr_i and_r2-r0_i rsb_r3-r2-r3 rsb_r1-r3-r3_lsl_i
and_r0-r1-r2_ror_i orr_r2-r0-r1_lsl_i bfi_r2-r2_i_i rsb_r0-r2_i rsb_r1-r0_i bfi_r2-r1_i_i	and_r0-r1-r2_ror_i orr_r2-r0-r1_lsl_i bfi_r2-r2_i_i sub_r1-r2_i bfi_r2-r1_i_i
bic_r0-r1_i tst_r1-r0 mvn_ne_r2-r0 mvn_eq_r2-r0 mvn_r1-r2	bic_r1-r1_i
cmp_r0-r1 orr_cs_r2-r2-r3 mvn_r3-r2 add_r1-r2-r0 eor_r0-r1-r3 eor_r1-r1-r0 asr_r3-r1_i	cmp_r0-r1 orr_cs_r2-r2-r3 mvn_r3-r2 asr_r3-r3_i
bic_r0-r0-r1 and_r2-r2-r0 orr_r3-r0-r2 add_r2-r3_i add_r1-r2-r3_lsr_i	bic_r0-r0-r1 add_r2-r0_i add_r1-r2-r0_lsr_i
and_r0-r0_i and_r1-r0-r2_lsl_i bic_r0-r2_i sub_r2-r0-r1_asr_i	bic_r2-r2_i
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r2 and_r0-r2-r1 eor_r3-r0_i	mov_r3_i
add_r0-r1-r0_asr_i and_r1-r2-r0_lsr_i lsr_r3-r1_i lsl_r3-r3_i and_r0-r1_i add_r0-r0_i orr_r3-r3-r0	add_r0-r1-r0_asr_i and_r1-r2-r0_lsr_i lsr_r3-r1_i and_r0-r1_i add_r1-r0-r3_lsl_i add_r3-r1_i
orr_r0-r1-r2 tst_r1-r0 mvn_ne_r1-r3 orr_r0-r2-r1 sub_r1-r3-r0 mvn_r0-r1	cmp_r1_i unk sub_r1-r3-r2 mvn_r0-r1
tst_r0-r1 mov_eq_r1-r0 orr_r0-r1-r2 add_r3-r0-r0 add_r2-r3-r3 lsl_r0-r2_i add_r1-r2_i bic_r0-r0-r2 orr_r3-r0-r1	tst_r0-r1 mov_cs_r1-r0 orr_r0-r1-r2 lsl_r1-r0_i eor_r3-r1_i
orr_r0-r1_i orr_r2-r1-r0 and_r3-r2_i	and_r3-r1_i
bic_r0-r0-r1 orr_r2-r1-r2 sub_r2-r2-r1 sub_r2-r0-r2 asr_r1-r1-r2 add_r2-r3-r2 sub_r0-r3-r1 orr_r3-r0-r2	bic_r0-r0-r1 bic_r2-r2-r1 sub_r2-r0-r2 asr_r1-r1-r2 add_r2-r3-r2 sub_r0-r3-r1 orr_r3-r0-r2
asr_r0-r1_i bfi_r1-r0_i_i add_r2-r3-r1 lsl_r2-r2_i	add_r2-r3-r1 lsl_r2-r2_i
lsl_r0-r1_i ror_r0-r0_i lsl_r2-r0_i sub_r3-r2-r3 add_r1-r3-r3_asr_i and_r0-r2-r1	rsb_r2-r3-r1_lsl_i add_r0-r2-r2_asr_i and_r0-r0-r1_lsl_i
rsb_r0-r1-r2 rsb_r3-r0_i add_r0-r3_i	rsb_r0-r1-r2 rsb_r0-r0_i
cmp_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 mvn_r0-r2 ror_r1-r3_i asr_r2-r1-r1 eor_r3-r1-r2 eor_r2-r1-r3 asr_r3-r2-r1 lsr_r3-r3-r0	ror_r1-r3_i asr_r2-r1-r1 asr_r2-r2-r1 lsr_r3-r2-r3
add_r0-r1-r1 and_r1-r2_i eor_r2-r1_i eor_r2-r2-r1 eor_r3-r2-r0_asr_i and_r3-r3-r0	add_r0-r1-r1 mov_r2_i eor_r3-r2-r0_asr_i and_r3-r3-r0
add_r0-r1-r2_asr_i eor_r1-r3-r0 eor_r2-r1-r2 sub_r3-r2-r1 sub_r0-r3-r1_ror_i eor_r0-r1-r0 bic_r1-r0_i mov_r0-r1	add_r0-r1-r2_asr_i eor_r1-r3-r0 eor_r2-r1-r2 sub_r3-r2-r1 sub_r0-r3-r1_ror_i eor_r0-r1-r0 bic_r0-r0_i
rsb_r0-r1-r0_lsr_i bic_r2-r0-r2 sub_r3-r0-r2_asr_i sub_r1-r0-r3_lsr_i and_r1-r3-r1 add_r2-r0-r1 mvn_r3-r1 add_r1-r3-r2	rsb_r0-r1-r0_lsr_i sub_r1-r0_i
orr_r0-r1-r2_asr_i mvn_r2-r1 tst_r2-r1 add_eq_r0-r0-r1_lsr_i lsl_r2-r2-r0	orr_r0-r1-r2_asr_i mvn_r2-r1 add_r0-r0-r1_asr_i lsl_r2-r2-r0
sub_r0-r1-r2 eor_r3-r1-r0 eor_r0-r3_i orr_r1-r0_i lsl_r2-r1-r0 add_r1-r2_i orr_r0-r1-r2 lsr_r0-r0_i	sub_r0-r1-r2 eor_r3-r1-r0 eor_r0-r3_i orr_r1-r0_i lsl_r2-r1-r0 lsr_r0-r2_i
sub_r0-r1_i rsb_r2-r0-r1 orr_r1-r2_i eor_r2-r3-r1_lsl_i bfi_r2-r2_i_i eor_r1-r2_i orr_r2-r1-r3_asr_i	eor_r2-r3_i bfi_r2-r2_i_i eor_r1-r2_i orr_r2-r1-r3_asr_i
add_r0-r1-r0_asr_i mvn_r1-r0 mvn_r2-r1 eor_r0-r2-r1 rsb_r1-r0_i sub_r3-r2-r1_lsr_i	add_r3-r1-r0_asr_i
sub_r0-r1_i mov_r2-r3 and_r1-r3-r2_asr_i orr_r0-r1-r0 cmp_r0-r1 sub_eq_r0-r2-r1_asr_i eor_r0-r0-r3	sub_r0-r1_i and_r1-r3-r3_asr_i orr_r0-r1-r0 cmp_r0-r1 sub_eq_r0-r3-r1_asr_i eor_r0-r0-r3
tst_r0_i sub_eq_r1-r2-r3 cmp_r1-r2 mov_ls_r0-r1 mov_hi_r0-r1 rsb_r1-r0-r1	sub_r1-r1-r1
orr_r0-r1_i mvn_r2-r0 mvn_r0-r2 add_r3-r2-r3 lsr_r1-r0_i add_r3-r3-r0_ror_i eor_r2-r1-r3_lsl_i	orr_r0-r1_i mvn_r2-r0 add_r3-r2-r3 lsr_r1-r0_i add_r3-r3-r0_ror_i eor_r2-r1-r3_lsl_i
and_r0-r1-r2_asr_i orr_r3-r0_i eor_r3-r3-r2_lsl_i and_r2-r0-r3_ror_i mov_r1-r0 orr_r3-r1-r2_lsr_i	and_r0-r1-r2_asr_i orr_r3-r0_i eor_r3-r3-r2_lsl_i and_r2-r0-r3_ror_i orr_r3-r0-r2_lsr_i
bfi_r0-r1_i_i rsb_r1-r0-r2_lsl_i orr_r1-r1-r0_ror_i rsb_r2-r1_i add_r3-r2-r2 sub_r3-r2-r3	bfi_r0-r1_i_i rsb_r1-r0-r2_lsl_i orr_r1-r1-r0_ror_i sub_r3-r1_i
mov_r0-r1 orr_r2-r1_i bic_r0-r1-r0 add_r1-r2-r1 lsr_r3-r1-r2 rsb_r0-r0-r2 add_r1-r0-r3_asr_i	orr_r2-r1_i add_r1-r2-r1 lsr_r3-r1-r2 add_r1-r2-r3_asr_i
tst_r0-r1 rsb_ne_r1-r2-r1_ror_i rsb_eq_r1-r3_i add_r2-r1_i add_r3-r2-r1_lsl_i eor_r1-r2-r3 add_r2-r1-r1 and_r1-r1-r2_ror_i orr_r2-r1_i rsb_r3-r2-r1_asr_i	tst_r0-r1 rsb_ne_r1-r2-r1_ror_i rsb_eq_r1-r3_i add_r2-r1_i add_r3-r2-r1_lsl_i eor_r1-r2-r3 bic_r1-r1_i orr_r2-r1_i rsb_r3-r2-r1_asr_i
orr_r0-r0_i mov_r1-r2 eor_r2-r1-r2 eor_r1-r1-r0_ror_i lsl_r0-r1-r1 sub_r2-r2-r0_ror_i	orr_r0-r0_i eor_r1-r2-r0_ror_i lsl_r0-r1-r1 eor_r2-r1-r1 sub_r2-r2-r0_ror_i
cmp_r0-r1 rsb_cc_r2-r0-r1 bic_r0-r2_i lsr_r1-r1_i add_r1-r0-r1 lsr_r1-r1_i	cmp_r0-r1 rsb_cc_r2-r0-r1 bic_r0-r2_i add_r1-r0-r1_lsr_i lsr_r1-r1_i
orr_r0-r1-r2 lsr_r0-r0-r1 rsb_r1-r2-r0 add_r3-r1-r1 mvn_r1-r3 eor_r0-r3-r2 mov_r3-r1 sub_r3-r3-r0_ror_i	orr_r0-r1-r2 lsr_r0-r0-r1 rsb_r1-r2-r0 add_r3-r1-r1 eor_r0-r3-r2 mvn_r1-r3 sub_r3-r1-r0_ror_i
lsl_r0-r1_i sub_r2-r3-r1_asr_i eor_r3-r0-r2_ror_i add_r0-r3-r2_asr_i lsr_r2-r2_i mov_r1-r0 sub_r3-r1_i and_r1-r2-r3_asr_i	sub_r2-r3-r1_asr_i lsl_r0-r1_i eor_r3-r0-r2_ror_i add_r0-r3-r2_asr_i sub_r3-r0_i lsr_r2-r2_i and_r1-r2-r3_asr_i
add_r0-r1-r0_ror_i rsb_r0-r0-r1_lsl_i mov_r1-r2 cmp_r2-r0 rsb_lt_r2-r1-r2 sub_r0-r2-r0	sub_r0-r1-r0_ror_i cmp_r2-r0 sub_lt_r2-r1-r1 sub_r0-r2-r0
add_r0-r1_i sub_r1-r0-r2 rsb_r3-r3-r1_lsr_i eor_r0-r1-r3_lsr_i rsb_r1-r3-r0_lsr_i	mvn_r1-r1_lsr_i rsb_r3-r3-r1_lsr_i rsb_r1-r3-r1_lsr_i
add_r0-r1-r2 orr_r1-r3-r0_lsl_i rsb_r2-r1-r3 add_r2-r1-r2 mvn_r0-r2	mvn_r0-r3
rsb_r0-r1-r2_lsl_i mvn_r3-r0 and_r2-r2-r3_ror_i rsb_r1-r2_i	rsb_r0-r1-r2_lsl_i bic_r2-r2-r0_ror_i rsb_r1-r2_i
tst_r0-r1 mov_eq_r2-r3 sub_eq_r2-r0-r2_asr_i rsb_r2-r2-r3_ror_i orr_r0-r2-r3_asr_i and_r0-r0-r2 rsb_r1-r2-r0	mov_r1_i
sub_r0-r1-r2 mvn_r1-r2 and_r1-r1-r2 and_r3-r1-r0_ror_i	mov_r3_i
eor_r0-r1-r2_lsr_i mov_r1-r3 sub_r3-r1-r2_lsl_i orr_r2-r0-r3_asr_i	eor_r0-r1-r2_lsr_i sub_r3-r3-r2_lsl_i orr_r2-r0-r3_asr_i
tst_r0-r1 add_ne_r1-r0-r2 add_eq_r1-r0-r2 sub_r3-r0-r1 and_r0-r0-r3_lsr_i eor_r2-r2-r0	add_r1-r0-r2 sub_r3-r0-r1 and_r0-r0-r3_lsr_i eor_r2-r2-r0
sub_r0-r1-r0 eor_r2-r1-r0 rsb_r0-r1-r2_lsl_i sub_r3-r0-r1_ror_i	eor_r2-r1-r0 rsb_r0-r1-r2_lsl_i sub_r3-r0-r1_lsr_i
sub_r0-r1-r0_asr_i add_r2-r1-r1 add_r1-r0-r2 sub_r0-r1-r0 eor_r2-r1-r0_ror_i	add_r2-r1-r1 sub_r0-r1-r0_asr_i add_r1-r0-r2 eor_r2-r1-r2_lsr_i
eor_r0-r1-r2_asr_i mov_r2-r1 orr_r0-r0-r2 rsb_r2-r2-r0_lsr_i add_r3-r1-r2	eor_r0-r1-r2_asr_i mov_r2-r1 orr_r0-r0-r2 mov_r3-r0_lsr_i
add_r0-r1-r2 sub_r0-r0-r3 sub_r2-r1-r0 add_r2-r0-r2 and_r2-r2-r1_lsl_i	and_r2-r1-r1_lsl_i
rsb_r0-r1_i rsb_r1-r0_i sub_r2-r0-r1_ror_i and_r2-r2-r0 sub_r1-r2-r3	rsb_r0-r1_i sub_r2-r0-r1_ror_i and_r2-r2-r0 sub_r1-r2-r3
rsb_r0-r0-r1_asr_i mov_r2-r0 and_r0-r2-r3 add_r3-r0-r0 and_r1-r3_i	and_r1-r0_i
and_r0-r1-r2 mvn_r1-r0 mvn_r0-r1 add_r2-r0-r0	and_r0-r1-r2 add_r2-r0-r0
orr_r0-r0-r1_lsl_i orr_r1-r0-r2_lsl_i and_r3-r1-r0 mov_r1-r3	orr_r1-r0-r1_lsl_i
sub_r0-r1-r2 rsb_r2-r0-r3 mov_r1-r2 sub_r0-r1-r3_ror_i	sub_r0-r1-r2 rsb_r2-r0-r3 sub_r0-r2-r3_ror_i
orr_r0-r0-r1 sub_r2-r1-r2 rsb_r2-r2-r0 mov_r3-r2	orr_r0-r0-r1 sub_r2-r1-r2 rsb_r3-r2-r0
rsb_r0-r0-r1_lsl_i mov_r2-r0 mvn_r1-r2 rsb_r1-r1-r2	rsb_r0-r0-r1_lsl_i mvn_r1-r0 rsb_r1-r1-r0
orr_r0-r1-r0 mov_r2-r3 sub_r0-r0-r2 eor_r0-r2-r0_asr_i	orr_r0-r1-r0 sub_r0-r0-r3 eor_r0-r3-r0_asr_i
sub_r0-r1-r0_lsr_i mov_r2-r0 eor_r0-r2-r0 mvn_r3-r0	unk
add_r0-r1_i mvn_r1-r0 mov_r2-r1 add_r3-r2-r2_asr_i	add_r0-r1_i mvn_r1-r0 add_r3-r1-r1_asr_i
mov_r0-r1 mvn_r1-r2 eor_r3-r0-r3 and_r2-r1-r3	eor_r0-r1-r3 bic_r2-r0-r2
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 add_r0-r0-r0	mvn_r0-r1 add_r0-r0-r0
mvn_r0-r1 mvn_r2-r0 mov_r3-r2 sub_r3-r2-r3	sub_r3-r3-r3
tst_r0-r1 rsb_ne_r1-r2-r0_lsl_i rsb_r3-r3-r1_lsr_i sub_r2-r3-r1_lsr_i	rsb_r2-r3_i
mvn_r0-r1 sub_r2-r0-r1 mov_r0-r2 rsb_r2-r1-r0_asr_i	mvn_r0-r1 sub_r2-r0-r1 rsb_r2-r1-r2_asr_i
cmp_r0-r1 sub_cc_r1-r0_i rsb_eq_r1-r2-r3 orr_r1-r0-r1_lsr_i orr_r2-r2-r1 mvn_r1-r2 and_r0-r1-r2	eor_r0-r1-r1
cmp_r0-r1 add_lt_r2-r2-r2 and_r3-r2-r0 mvn_r0-r3 orr_r2-r0-r2	mvn_r2_i
sub_r0-r1-r2 sub_r1-r0-r2 rsb_r3-r2-r1_asr_i mvn_r2-r3	sub_r0-r1-r2_lsl_i rsb_r3-r2-r0_asr_i mvn_r2-r3
add_r0-r0-r1 mov_r2-r0 add_r3-r2-r0 sub_r3-r3-r0	add_r3-r0-r1
rsb_r0-r1-r0_asr_i and_r1-r0_i mvn_r2-r1 mov_r3-r2	rsb_r0-r1-r0_asr_i and_r1-r0_i mvn_r3-r1
tst_r0-r1 mov_ne_r0_i mov_eq_r0_i orr_r2-r0-r1_asr_i	mov_r0_i orr_r2-r0-r1_asr_i
tst_r0-r1 add_eq_r2-r3-r1 rsb_r3-r2-r1 rsb_r0-r2-r1_lsl_i rsb_r0-r3-r0	rsb_r0-r1-r1_lsl_i
tst_r0-r1 sub_ne_r2-r0-r3 sub_eq_r2-r0-r3 add_r2-r3-r2	add_r2-r0_i
cmp_r0_i mov_cc_r0_i mov_cs_r0-r1 mvn_r2-r0 and_r2-r2-r0	mov_r2_i
rsb_r0-r0-r1_ror_i sub_r2-r2-r3 add_r3-r2-r0 sub_r2-r3-r0	sub_r2-r2-r3
cmp_r0-r1 add_ls_r2-r3-r2_lsl_i add_hi_r2-r3-r1 cmp_r0-r1 rsb_hi_r3-r2-r1 add_r2-r3_i	add_r2-r3-r1 cmp_r0-r1 rsb_hi_r3-r2-r1 add_r2-r3_i
mvn_r0-r1 orr_r0-r0-r2_lsr_i orr_r3-r0_i mov_r2-r3	mvn_r0-r1 orr_r2-r0_i
cmp_r0-r1 mov_hi_r0-r1_asr_i add_r1-r0-r2_lsr_i mov_r0-r1 sub_r0-r0-r3	cmp_r0-r1 mov_hi_r0-r1_asr_i add_r1-r0-r2_lsr_i sub_r0-r1-r3
add_r0-r0-r1 add_r1-r2-r0 mov_r0-r1 eor_r0-r0_i	add_r0-r0-r1 add_r1-r2-r0 eor_r0-r1_i
add_r0-r1-r2 add_r2-r2-r0 rsb_r1-r2-r0 rsb_r0-r3-r1_lsl_i	rsb_r0-r3-r2_lsl_i
tst_r0-r1 mvn_ne_r1-r0 mvn_ne_r1-r2 sub_r1-r3-r1	tst_r1-r0 mvn_ne_r1-r2 sub_r1-r3-r1
eor_r0-r1-r2_lsl_i add_r1-r3-r3 and_r3-r1-r3 sub_r0-r0-r3_asr_i	eor_r0-r1-r2_lsl_i and_r3-r3-r3_lsl_i sub_r0-r0-r3_asr_i
add_r0-r1-r2 and_r1-r0_i add_r0-r1_i add_r2-r0_i rsb_r1-r1-r2_lsl_i	add_r0-r1-r2 and_r1-r0_i unk rsb_r1-r1-r2_lsl_i
cmp_r0-r1 mov_ge_r1_i orr_r2-r1_i and_r2-r2_i	mov_r2_i
mvn_r0-r1 add_r0-r2-r0 add_r3-r0-r0_lsr_i add_r0-r3-r0	sub_r0-r1-r2 mvn_r0-r0_ror_i
sub_r0-r1-r0 and_r1-r2-r3 sub_r0-r0-r1_lsl_i rsb_r1-r3-r0_lsl_i	sub_r0-r1-r0 rsb_r1-r3-r0_lsl_i
orr_r0-r1-r2 rsb_r2-r0_i sub_r1-r2_i sub_r1-r1-r2	mvn_r1_i
tst_r0-r1 add_eq_r2-r0-r3_asr_i sub_r1-r2-r0_lsr_i mvn_r3-r1 mov_r0-r3	tst_r0-r1 add_eq_r2-r0-r3_asr_i sub_r1-r2-r0_lsr_i mvn_r0-r1
cmp_r0-r1 mov_cc_r2-r1_lsr_i mov_cs_r2-r0_lsr_i add_r2-r0-r2 rsb_r1-r0-r2 eor_r3-r1-r0	orr_r1-r1-r0 eor_r3-r0-r1_lsr_i
cmp_r0-r1 mov_eq_r0-r1 and_r1-r0-r2 sub_r0-r1-r2_lsl_i	and_r0-r0-r2 sub_r0-r0-r2_lsl_i
sub_r0-r1-r2 add_r3-r0-r2 rsb_r0-r1-r3_lsl_i eor_r2-r0_i	add_r3-r1_i rsb_r0-r1-r3_lsl_i eor_r2-r0_i
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r2 and_r0-r1-r2 sub_r1-r0_i add_r2-r1-r1_lsr_i	sub_r2-r2-r2
cmp_r0-r1 mvn_ne_r2-r3 mvn_r1-r2 add_r1-r1-r2	mvn_r1_i
rsb_r0-r1-r2 sub_r2-r2-r0 eor_r0-r2-r3 mvn_r3-r0 sub_r0-r3-r2_ror_i	eor_r0-r1-r3 mvn_r3-r0 sub_r0-r3-r1_ror_i
add_r0-r1-r2_ror_i mov_r2-r1 eor_r1-r0-r1 mov_r3-r1 rsb_r2-r3-r2	add_r0-r1-r2_ror_i mov_r2-r1 eor_r1-r0-r1 rsb_r2-r1-r2
cmp_r0-r1 rsb_cc_r0-r2-r1 eor_r0-r2-r0 mov_r3-r0 eor_r3-r3-r0 add_r1-r3-r3_ror_i	eor_r1-r3-r3
eor_r0-r1-r2_lsr_i and_r2-r2-r0 mov_r3-r2 mvn_r1-r3	eor_r0-r1-r2_lsr_i and_r2-r2-r0 mvn_r1-r2
eor_r0-r1-r2_ror_i sub_r2-r2-r0_asr_i and_r1-r3-r2 orr_r2-r2-r1	eor_r0-r1-r2_ror_i sub_r2-r2-r0_asr_i
rsb_r0-r1-r2 mvn_r3-r0 add_r1-r3-r0 orr_r3-r3-r1_lsr_i	rsb_r0-r1-r2 mvn_r3-r0 unk
mvn_r0-r1 add_r2-r0_i rsb_r2-r2-r1_lsl_i orr_r0-r2_i	sub_r1-r1-r1_lsl_i orr_r0-r1_i
tst_r0-r1 sub_ne_r1-r2-r0 sub_eq_r1-r2-r0 add_r2-r3-r3_lsr_i orr_r0-r2-r0 sub_r1-r0-r1_asr_i sub_r1-r2-r1	sub_r1-r2-r0 add_r2-r3-r3_lsr_i orr_r0-r2-r0 sub_r1-r0-r1_asr_i sub_r1-r2-r1
sub_r0-r1-r2 mov_r2-r1 add_r0-r2-r0_ror_i rsb_r0-r1-r0	sub_r0-r1-r2 add_r0-r1-r0_ror_i rsb_r0-r1-r0
orr_r0-r1-r0 mov_r1-r0 mov_r2-r1 rsb_r0-r2-r1	bic_r0-r2-r2
and_r0-r1-r0 sub_r1-r1-r0 sub_r2-r1-r3 mvn_r0-r2 rsb_r1-r1-r0_lsl_i	bic_r1-r1-r0 rsb_r2-r1-r3 mvn_r0-r2 rsb_r1-r1-r0_lsl_i
tst_r0_i mvn_ne_r1-r2 mov_r2-r3 add_r2-r1-r2_lsr_i add_r1-r0-r2_ror_i	tst_r0_i mvn_ne_r1-r2 add_r2-r1-r3_lsr_i add_r1-r0-r2_ror_i
add_r0-r1-r0_asr_i orr_r1-r2-r0_lsl_i mov_r2-r3 rsb_r1-r1-r2 sub_r2-r1-r3_lsl_i	add_r0-r1-r0_asr_i orr_r1-r2-r0_lsl_i sub_r1-r3-r1 sub_r2-r1-r3_lsl_i
mov_r0-r1 eor_r1-r0-r2 sub_r0-r1-r2_ror_i rsb_r1-r0_i and_r0-r1-r0_asr_i	eor_r1-r1-r2 sub_r0-r1-r2_ror_i rsb_r1-r0_i and_r0-r1-r0_asr_i
rsb_r0-r1-r2_lsr_i eor_r3-r1-r2 add_r3-r1-r3 sub_r0-r3-r0 sub_r0-r3-r0	rsb_r0-r1-r2_lsr_i
and_r0-r1-r2 cmp_r2-r0 mvn_cs_r0-r2 rsb_r3-r0-r2	mvn_r0-r2 rsb_r3-r0-r2
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 rsb_r3-r2-r3_lsl_i	mvn_r2-r1 rsb_r3-r2-r3_lsl_i
cmp_r0_i mov_lt_r1-r2 mov_ge_r1-r3_ror_i add_r3-r2-r1 sub_r1-r3-r2 orr_r3-r1-r2_asr_i eor_r0-r3-r1	cmp_r0_i mov_lt_r1-r2 mov_ge_r1-r3_ror_i add_r3-r2-r1 orr_r3-r1-r2_asr_i eor_r0-r3-r1
sub_r0-r1-r2 sub_r3-r0-r2_ror_i mvn_r1-r3 sub_r0-r2-r1	rsb_r0-r1-r2_ror_i rsb_r0-r0_i
mov_r0-r1 add_r1-r2-r3 orr_r2-r0-r1 and_r3-r2-r1 add_r1-r3-r3_asr_i	add_r1-r2-r3 add_r1-r1-r1_asr_i
mov_r0-r1 eor_r2-r0-r3 sub_r3-r1-r2_ror_i rsb_r3-r1-r3_ror_i sub_r0-r2-r3	eor_r2-r1-r3 sub_r3-r1-r2_ror_i rsb_r3-r1-r3_ror_i sub_r0-r2-r3
add_r0-r0-r1_lsr_i mov_r2-r3 mvn_r1-r2 rsb_r0-r0-r1 and_r0-r0-r1	add_r0-r0-r1_lsr_i mvn_r1-r3 rsb_r0-r0-r1 and_r0-r0-r1
add_r0-r1-r1 sub_r2-r3-r0 eor_r0-r2_i sub_r0-r0-r2	sub_r2-r3-r1_lsl_i eor_r0-r2_i sub_r0-r0-r2
mov_r0-r1 sub_r2-r2-r0_asr_i rsb_r3-r2-r3_ror_i sub_r0-r3-r2 eor_r3-r0-r2	sub_r2-r2-r1_asr_i rsb_r3-r2-r3_ror_i sub_r0-r3-r2 eor_r3-r0-r2
tst_r0-r1 rsb_ne_r0-r2-r3_ror_i sub_r3-r0-r3 sub_r3-r3-r0	sub_r3-r3-r3_lsl_i
mov_r0-r1 mvn_r2-r0 sub_r0-r2-r0 mvn_r1-r0	add_r1-r1-r1
and_r0-r1-r0 eor_r2-r1-r2_lsr_i rsb_r1-r2-r0 rsb_r3-r1-r0_lsl_i mov_r1-r3	and_r0-r1-r0 eor_r2-r1-r2_lsr_i rsb_r1-r2-r0 rsb_r1-r1-r0_lsl_i
mov_r0-r1 mov_r2-r3 and_r3-r2-r3 rsb_r2-r0-r3	rsb_r2-r1-r3
eor_r0-r0-r1_asr_i add_r2-r3-r2 sub_r1-r2-r0_lsr_i and_r0-r1-r0_lsl_i orr_r3-r0-r1	eor_r0-r0-r1_asr_i add_r2-r3-r2 sub_r1-r2-r0_lsr_i add_r3-r1_i
tst_r0-r1 eor_ne_r1-r2-r0 and_r2-r1_i mvn_r0-r2 orr_r3-r0-r2	unk
cmp_r0-r1 mvn_cc_r2-r1 mvn_cs_r2-r1 sub_r0-r2_i rsb_r0-r1-r0_lsr_i mov_r1-r0	mvn_r2-r1 sub_r0-r2_i rsb_r0-r1-r0_lsr_i mov_r1-r0
mov_r0-r1 orr_r2-r3-r0 add_r1-r3-r2 rsb_r0-r2-r1_asr_i	orr_r2-r3-r1 add_r1-r3-r2 rsb_r0-r2-r1_asr_i
and_r0-r1-r0_asr_i sub_r0-r2-r0 mvn_r1-r0 mvn_r3-r1	and_r0-r1-r0_asr_i sub_r0-r2-r0 and_r3-r0-r0
add_r0-r1-r2 sub_r3-r1-r0_lsl_i rsb_r1-r3-r2 add_r1-r1-r3	mov_r1-r2
add_r0-r1-r1 mov_r1-r0 orr_r2-r3-r1 mvn_r1-r2 sub_r3-r1_i	add_r0-r1-r1 orr_r2-r3-r0 mvn_r1-r2 sub_r3-r1_i
sub_r0-r0-r1 rsb_r2-r1-r0 add_r1-r1-r3 mvn_r3-r1 sub_r0-r3-r2	sub_r0-r0-r1 mvn_r2-r3 rsb_r0-r0-r2
cmp_r0-r1 sub_ne_r0-r2-r0_asr_i mov_r3-r0 add_r0-r3_i	cmp_r1-r0 sub_ne_r0-r2-r0_asr_i add_r0-r0_i
rsb_r0-r1-r0_lsr_i orr_r2-r0-r1 mov_r1-r3 sub_r1-r2-r1	rsb_r0-r1-r0_lsr_i orr_r2-r0-r1 sub_r1-r2-r3
sub_r0-r1_i and_r2-r1_i mov_r1-r2 rsb_r0-r0_i add_r1-r1-r0_lsl_i	sub_r0-r1_i and_r2-r1_i rsb_r0-r0_i add_r1-r2-r0_lsl_i
tst_r0-r1 rsb_eq_r2-r2-r3_lsr_i rsb_eq_r2-r3-r1_asr_i mov_r0-r2	tst_r0-r1 rsb_eq_r2-r3-r1_asr_i mov_r0-r2
sub_r0-r1-r2_lsl_i and_r3-r2-r1 and_r1-r0-r3_lsl_i orr_r3-r2-r3 sub_r3-r3-r1_ror_i	sub_r0-r1-r2_lsl_i and_r3-r2-r1 and_r1-r0-r3_lsl_i bic_r3-r2-r1_lsr_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 sub_r2-r3-r2	mvn_r2-r0 sub_r2-r3-r2
sub_r0-r1-r2 sub_r1-r1-r0_lsr_i mvn_r3-r1 orr_r0-r3-r1 add_r3-r1-r0	sub_r0-r1-r2 sub_r1-r1-r0_lsr_i sub_r3-r1_i
rsb_r0-r0-r1_asr_i rsb_r2-r1-r0_ror_i and_r3-r1-r2_asr_i and_r0-r3-r1 orr_r3-r0-r1	and_r3-r1-r1
mov_r0-r1 eor_r1-r0-r2 orr_r1-r2-r1 eor_r1-r2-r1	bic_r1-r1-r2
sub_r0-r0-r1_asr_i mvn_r2-r0 rsb_r0-r2-r1_asr_i eor_r2-r2-r0 eor_r2-r2-r0	sub_r0-r0-r1_asr_i mvn_r2-r0 mvn_r2-r0
rsb_r0-r0_i sub_r1-r0-r1 mov_r2-r1 orr_r2-r2-r1	rsb_r0-r0_i sub_r2-r0-r1
add_r0-r1-r0_lsl_i sub_r2-r1-r2 sub_r2-r0-r2 rsb_r0-r2-r0	sub_r0-r1-r2
orr_r0-r0-r1 sub_r0-r2-r0 mov_r1-r3 rsb_r2-r0-r1_lsr_i	orr_r0-r0-r1 sub_r0-r2-r0 rsb_r2-r0-r3_lsr_i
mvn_r0-r1 tst_r0-r1 rsb_ne_r1-r0-r2_ror_i rsb_r1-r1-r2	rsb_r1-r1-r2
tst_r0-r1 eor_ne_r2-r1-r0 eor_eq_r2-r0-r1 add_r3-r2_i	eor_r2-r0-r1 add_r3-r2_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r2 mov_r1-r2 mov_r3-r1 eor_r1-r0-r3 mov_r2-r1	tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r2 mov_r1-r2 eor_r1-r0-r1 mov_r2-r1
eor_r0-r1_i add_r2-r2-r0_lsr_i rsb_r2-r3-r2_lsl_i sub_r1-r2-r0_asr_i add_r0-r1-r2_lsr_i	eor_r2-r2-r1_asr_i rsb_r2-r3-r2_lsl_i sub_r1-r2-r1_asr_i add_r0-r1-r2_lsr_i
mov_r0-r1 sub_r2-r3-r0_ror_i sub_r3-r2-r0 add_r2-r3-r2_lsl_i	sub_r2-r3-r1_ror_i sub_r3-r2-r1 add_r2-r3-r2_lsl_i
orr_r0-r1-r2_ror_i rsb_r2-r2-r0_lsl_i add_r3-r0-r2_lsr_i mov_r0-r3	orr_r0-r1-r2_ror_i rsb_r2-r2-r0_lsl_i add_r0-r0-r2_lsr_i
and_r0-r0-r1 sub_r2-r3-r0_lsl_i sub_r3-r2_i rsb_r0-r3_i add_r0-r3-r0	mov_r0_i
tst_r0-r1 add_ne_r2-r1-r1_lsr_i and_r2-r2-r0_lsl_i rsb_r2-r1-r2_lsl_i	add_r2-r2_i and_r2-r2-r0_lsl_i rsb_r2-r1-r2_lsl_i
and_r0-r0-r1 orr_r2-r0-r2_lsr_i eor_r0-r1-r2_lsr_i and_r2-r0-r1	and_r0-r0-r1 bic_r2-r1-r0_lsr_i
rsb_r0-r1-r0 add_r2-r3-r2_asr_i mov_r3-r2 and_r3-r3-r0 mvn_r1-r3	rsb_r0-r1-r0 add_r2-r3-r2_asr_i and_r3-r2-r0 mvn_r1-r3
mov_r0-r1 tst_r2-r0 mvn_eq_r1-r3 orr_r0-r1-r0	mov_r0-r1 tst_r2-r0 unk
sub_r0-r0-r1_asr_i add_r2-r1-r1 rsb_r0-r2-r0 mov_r1-r0	sub_r0-r0-r1_asr_i add_r2-r1-r1 sub_r1-r0-r2
cmp_r0-r1 sub_ne_r0-r2-r3 mov_r2-r0 mov_r3-r2 orr_r2-r3-r2	cmp_r0-r1 sub_ne_r0-r2-r3 mov_r2-r0
add_r0-r1_i sub_r1-r2-r1 add_r2-r0-r1 add_r1-r0-r1 and_r1-r2-r1	add_r0-r1_i sub_r1-r2-r1 add_r1-r0-r1
mvn_r0-r1 rsb_r0-r0_i rsb_r2-r0-r1 add_r0-r2-r2	mvn_r2_i add_r0-r2-r2
cmp_r0-r1 rsb_eq_r1-r2-r1_lsl_i sub_eq_r1-r3-r0 rsb_r2-r1_i	cmp_r0-r1 sub_eq_r1-r3-r0 rsb_r2-r1_i
rsb_r0-r1-r2 rsb_r2-r3-r0_asr_i rsb_r1-r2_i sub_r2-r0-r1 mov_r3-r2	rsb_r0-r1-r2 rsb_r2-r3-r0_asr_i rsb_r1-r2_i sub_r3-r0-r1
add_r0-r1-r0 add_r2-r0-r3 mvn_r1-r2 mvn_r2-r1 and_r3-r2-r1	mov_r3_i
cmp_r0_i add_hi_r0-r1-r2 add_r3-r0-r2 sub_r3-r0-r3	rsb_r3-r2_i
add_r0-r0-r1 sub_r2-r1-r0_lsl_i sub_r0-r2-r0 mov_r3-r0	add_r0-r0-r1 sub_r2-r1-r0_lsl_i rsb_r3-r0-r2
mvn_r0-r1 add_r2-r0-r1 rsb_r2-r2-r1_lsl_i mov_r0-r2	mvn_r0-r1 rsb_r0-r0-r1
orr_r0-r0-r1 orr_r2-r1-r0 rsb_r3-r2-r0_asr_i add_r3-r3-r2	orr_r2-r0-r1 mov_r3-r2_asr_i
orr_r0-r1-r2 eor_r2-r0-r1 and_r2-r2-r0 orr_r3-r1-r0_ror_i sub_r0-r3-r2	orr_r0-r1-r2 orr_r3-r1-r0_ror_i eor_r2-r0-r1 sub_r0-r3-r2
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 eor_r1-r2-r1_ror_i	eor_r0-r2-r2_ror_i mvn_r1-r0
cmp_r0-r1 mvn_ls_r2-r1 mvn_hi_r2-r0 sub_r3-r1-r2_lsr_i orr_r1-r0-r3_ror_i and_r3-r1_i	mvn_r2-r0_asr_i sub_r2-r2-r1_asr_i sub_r3-r1-r2_lsr_i orr_r1-r0-r3_ror_i and_r3-r1_i
sub_r0-r1-r0 mov_r2-r3 add_r3-r0-r2 orr_r2-r0-r3 eor_r0-r2-r1_asr_i	sub_r0-r1-r0 add_r3-r0-r3 orr_r2-r0-r3 eor_r0-r2-r1_asr_i
mvn_r0-r1 rsb_r1-r2-r1_ror_i sub_r3-r0-r1 mvn_r1-r3	add_r0-r1-r1_ror_i rsb_r1-r2-r0
eor_r0-r0-r1_lsl_i add_r2-r2-r0_lsl_i mov_r0-r1 add_r3-r0-r2_asr_i	eor_r0-r0-r1_lsl_i add_r2-r2-r0_lsl_i sub_r3-r1-r2_lsr_i
cmp_r0-r1 mov_ne_r2-r1 mov_eq_r2-r1 eor_r1-r2_i	eor_r1-r1_i
add_r0-r1-r1_lsr_i sub_r2-r0-r1 rsb_r2-r1-r2_lsl_i mvn_r1-r2 mov_r2-r1	mov_r0-r1_lsr_i rsb_r2-r1-r0_lsl_i mvn_r2-r2
cmp_r0-r1 and_cs_r1-r2-r1_lsl_i mov_r2-r1 add_r0-r2-r3 orr_r3-r2-r0	cmp_r0-r1 and_cs_r1-r2-r1_lsl_i add_r0-r1-r3 orr_r3-r1-r0
orr_r0-r1-r2 and_r2-r1-r2 and_r0-r2-r0 eor_r1-r0-r2_asr_i sub_r3-r2-r1_asr_i	and_r3-r1-r2
orr_r0-r0-r1 sub_r2-r0-r3 rsb_r1-r2-r3 eor_r1-r3-r1	orr_r0-r0-r1 rsb_r2-r0-r3_lsl_i eor_r1-r2-r3
tst_r0-r1 eor_eq_r0-r2-r0 mov_r1-r3 rsb_r3-r0-r1_asr_i	tst_r0-r1 eor_ge_r0-r2-r0 rsb_r3-r0-r3_asr_i
tst_r0_i mov_ne_r1_i mov_r2-r3 and_r0-r1-r2_ror_i eor_r3-r0-r2	tst_r0_i mov_ne_r1_i and_r0-r1-r3_ror_i eor_r3-r0-r3
tst_r0-r1 orr_ne_r2-r2-r3 orr_eq_r2-r1-r0 rsb_r1-r3-r2 rsb_r3-r1-r0_asr_i add_r1-r2-r3	and_r0-r0-r0 orr_eq_r2-r1-r0 rsb_r1-r3-r2 rsb_r3-r1-r0_asr_i add_r1-r2-r3
add_r0-r1-r0 sub_r2-r1-r0 add_r0-r2_i eor_r1-r0-r2	rsb_r2-r0-r0_lsl_i add_r0-r2_i eor_r1-r0-r2
mov_r0-r1 sub_r2-r1-r0_lsr_i and_r0-r2-r0_lsl_i sub_r0-r2-r0	sub_r2-r1-r1_ror_i bic_r0-r2-r1_lsl_i
cmp_r0-r1 add_ne_r2-r2-r3 add_eq_r2-r2-r3 sub_r1-r1-r2	add_r2-r2-r3 cmp_r0-r1 sub_r1-r1-r2
cmp_r0-r1 add_ls_r2-r2-r0_asr_i orr_r0-r2-r1 rsb_r2-r3-r0 rsb_r1-r2-r0	orr_r1-r3-r3
and_r0-r1-r2_lsr_i eor_r1-r1-r2 orr_r3-r1-r3 orr_r3-r3-r0 mov_r2-r3	and_r0-r1-r2_lsr_i eor_r1-r1-r2 orr_r3-r1-r3 orr_r2-r0-r3
tst_r0-r1 mvn_eq_r0-r2 sub_eq_r0-r2-r1_lsr_i rsb_r2-r3-r0_lsl_i	tst_r0-r1 sub_eq_r0-r2-r1_asr_i rsb_r2-r3-r0_lsl_i
rsb_r0-r0-r1_lsl_i sub_r1-r0_i eor_r1-r1-r2_asr_i mvn_r2-r1 and_r2-r3-r2_asr_i	rsb_r0-r0-r1_lsl_i sub_r1-r0_i eor_r1-r1-r2_asr_i bic_r2-r3-r1_asr_i
sub_r0-r1-r2 mov_r3-r0_ror_i and_r0-r3_i mvn_r3-r0 add_r2-r3_i	sub_r0-r1-r2 asr_r2-r0_i
sub_r0-r1-r2 add_r3-r0-r3_asr_i and_r0-r1-r3 rsb_r0-r0-r3	sub_r0-r1-r2 add_r3-r0-r3_asr_i bic_r0-r3-r1
mov_r0-r1 add_r2-r0-r3 eor_r0-r3_i and_r3-r2-r0_ror_i	add_r2-r1-r3 eor_r0-r3_i and_r3-r2-r0_ror_i
eor_r0-r1-r0_lsl_i orr_r1-r2-r1 rsb_r0-r0-r1 and_r1-r0-r2	eor_r0-r1-r0_lsl_i bic_r1-r2-r0
rsb_r0-r1-r2_asr_i eor_r1-r1-r0 sub_r3-r2-r1_lsl_i eor_r0-r3-r0	mov_r0-r2_asr_i rsb_r0-r1-r0_lsr_i eor_r0-r0-r2
rsb_r0-r1_i rsb_r1-r0-r2 mov_r3-r1 rsb_r0-r3-r1_lsl_i	rsb_r0-r1_i rsb_r0-r0-r2
and_r0-r1-r0 eor_r1-r2-r0_asr_i mvn_r2-r1 eor_r1-r1-r2	mvn_r1_i
mov_r0-r1_lsl_i and_r1-r0-r2 eor_r1-r2-r1 sub_r1-r1-r2_asr_i	bic_r0-r2-r1_lsl_i add_r1-r0-r2_lsr_i
orr_r0-r1-r2 rsb_r0-r3-r0 mvn_r1-r0 sub_r1-r1-r3	orr_r0-r1-r2 mvn_r1-r0
mov_r0-r1 orr_r1-r2-r0_ror_i mvn_r3-r1 eor_r2-r3-r1	mvn_r2_i
sub_r0-r1_i add_r1-r0-r1 rsb_r0-r2-r1_lsl_i sub_r1-r3-r0 sub_r0-r3-r1_lsr_i	mvn_r0-r2_lsl_i rsb_r0-r2-r0_lsl_i sub_r1-r3-r0 sub_r0-r3-r1_lsr_i
orr_r0-r1-r2 orr_r2-r0-r2 eor_r3-r2-r0 add_r3-r3-r0	orr_r3-r1-r2
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 orr_r2-r2-r3 add_r2-r2-r0_ror_i add_r0-r0-r2	mvn_r0-r1 orr_r2-r2-r3 add_r2-r2-r0_ror_i add_r0-r0-r2
cmp_r0_i mov_cc_r1_i mov_cs_r1-r2_asr_i orr_r2-r3-r1 sub_r1-r2-r1	cmp_r0_i mov_cs_r1-r2_asr_i mov_cc_r1_i bic_r1-r3-r1
and_r0-r1-r2 and_r3-r2-r3_lsr_i mvn_r2-r0 mov_r1-r2 sub_r1-r3-r1_asr_i	and_r0-r1-r2 and_r3-r2-r3_lsr_i mvn_r1-r0 sub_r1-r3-r1_asr_i
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 cmp_r2-r3 sub_ne_r3-r3-r1 sub_r0-r3_i	mvn_r1-r2 cmp_r2-r3 sub_ne_r3-r3-r1 sub_r0-r3_i
mov_r0-r1 cmp_r0-r2 rsb_cs_r2-r2-r3_asr_i add_r0-r2-r2_lsr_i	cmp_r1-r2 rsb_cs_r2-r2-r3_asr_i add_r0-r2-r2_lsr_i
add_r0-r0-r1 mvn_r2-r0 add_r3-r2-r2 mvn_r0-r3	add_r0-r0-r1 mvn_r2-r0 rsb_r0-r2-r0
orr_r0-r1-r2 sub_r2-r1-r2 rsb_r3-r0-r2_ror_i add_r0-r3-r0_lsl_i	orr_r0-r1-r2 rsb_r3-r2-r1 add_r0-r0-r3_ror_i
cmp_r0_i mov_lt_r0-r1 mov_ge_r0-r2 orr_r2-r0-r3_lsr_i sub_r1-r0-r2_lsr_i eor_r1-r1-r0_lsl_i	cmp_r0_i mov_lt_r0-r1 mov_ge_r0-r2 sub_r1-r0-r0_ror_i
orr_r0-r1-r0 sub_r0-r1-r0 orr_r2-r2-r0 and_r3-r2_i orr_r3-r3-r2	orr_r0-r1-r0 sub_r0-r1-r0 orr_r3-r0-r2
and_r0-r1-r2_lsr_i add_r3-r0-r1 orr_r0-r2-r0_ror_i rsb_r2-r3-r0_ror_i	and_r0-r1-r2_lsr_i add_r3-r0-r1 rsb_r2-r3-r2_ror_i
tst_r0-r1 sub_eq_r1-r1-r2 mov_r0-r1 mov_r3-r2 add_r2-r0-r3	tst_r0-r1 sub_eq_r1-r1-r2 mov_r3-r2 add_r2-r1-r3
eor_r0-r1-r0_ror_i mov_r1-r2 rsb_r1-r1-r2_lsl_i sub_r1-r0-r1	eor_r0-r1-r0_ror_i rsb_r1-r2-r2_lsl_i sub_r1-r0-r1
mov_r0-r1 sub_r2-r2-r0 and_r1-r2-r1 mov_r0-r3 eor_r3-r1-r0	sub_r2-r2-r1 and_r1-r2-r1 eor_r3-r1-r3
add_r0-r1-r1 add_r2-r0-r0 mov_r1-r2 mvn_r3-r1 and_r3-r3-r2	eor_r3-r1-r1
add_r0-r1_i mvn_r1-r0 mvn_r2-r1 mvn_r3-r2	add_r0-r1_i mvn_r3-r0
mov_r0-r1 add_r2-r0-r3 add_r3-r3-r2 mvn_r1-r3	mvn_r2-r3_lsl_i rsb_r1-r1-r2
sub_r0-r1-r2 sub_r1-r0-r2 sub_r3-r1-r2_lsl_i rsb_r1-r3_i mov_r2-r1	mov_r2-r2_lsl_i sub_r3-r1-r2_lsl_i rsb_r1-r3_i mov_r2-r1
add_r0-r1-r2_lsl_i eor_r0-r0-r1 mov_r3-r0_lsr_i rsb_r3-r0-r3_lsr_i	lsl_r3-r2_i
sub_r0-r1-r2 add_r3-r2-r0 add_r2-r1-r1 rsb_r2-r3-r2	sub_r2-r1_i
tst_r0-r1 mov_eq_r2_i rsb_eq_r2-r3-r1_asr_i rsb_r0-r2-r0 mov_r3-r0 sub_r2-r3-r0	mov_r2_i
eor_r0-r1-r0 mov_r2-r1 sub_r2-r0-r2_lsr_i add_r1-r1-r2_ror_i add_r3-r2-r1_lsr_i	eor_r0-r1-r0 sub_r2-r0-r1_lsr_i add_r1-r1-r2_ror_i add_r3-r2-r1_lsr_i
tst_r0-r1 mvn_ne_r0-r2 eor_r3-r3-r0 mvn_r0-r3 orr_r2-r3-r0	mvn_r2_i
and_r0-r1-r2 eor_r2-r2-r0 mov_r1-r2 sub_r0-r1-r2	eor_r0-r1-r1
tst_r0-r1 sub_ne_r0-r2-r0 and_r1-r0-r1_asr_i sub_r0-r1-r3_ror_i sub_r0-r0-r1	sub_r0-r1-r3_ror_i sub_r0-r0-r1
mvn_r0-r1 orr_r2-r0-r3 eor_r0-r2-r1_asr_i rsb_r1-r0-r2_lsl_i	unk eor_r0-r2-r1_asr_i rsb_r1-r0-r2_lsl_i
eor_r0-r0-r1_lsr_i add_r2-r0-r0 add_r3-r2-r0 sub_r0-r0-r3	eor_r0-r0-r1_lsr_i add_r2-r0-r0 rsb_r0-r2_i
mov_r0-r1 mvn_r2-r1 sub_r1-r2-r0_ror_i mov_r3-r1	mvn_r2-r1 sub_r3-r2-r1_ror_i
add_r0-r0-r0_lsr_i mvn_r1-r0 mov_r2-r1_lsl_i sub_r1-r2-r1	mvn_r1-r0_lsr_i sub_r0-r1-r0 rsb_r1-r0-r0_lsl_i
orr_r0-r1-r0 eor_r2-r0-r3_ror_i sub_r2-r2-r0_lsl_i add_r2-r2-r2 and_r0-r1-r2	orr_r0-r1-r0 eor_r2-r0-r3_asr_i add_r2-r2-r2 and_r0-r1-r2
rsb_r0-r1-r2_lsl_i add_r2-r1-r3 eor_r1-r2-r1 add_r3-r0-r0 eor_r1-r1-r3	rsb_r0-r1-r2_lsl_i add_r2-r1-r3 eor_r1-r2-r1 eor_r1-r1-r0_lsl_i
rsb_r0-r1-r0_ror_i mvn_r2-r0 mvn_r1-r2 mvn_r0-r1 orr_r0-r0-r1	mvn_r0_i
eor_r0-r1-r2_ror_i add_r2-r0-r0 mov_r0-r2 eor_r3-r2-r0 add_r2-r3-r1	and_r2-r1-r1
and_r0-r0-r1 sub_r1-r1-r2 add_r3-r1-r0 add_r1-r3-r1_lsl_i add_r1-r0-r1	and_r0-r0-r1 sub_r1-r1-r2 add_r3-r1-r0 add_r1-r1-r3_lsl_i
add_r0-r0-r1_asr_i mov_r2-r0 rsb_r2-r3-r2_lsl_i sub_r1-r2-r0_lsr_i rsb_r0-r1-r2_lsl_i	add_r0-r0-r1_asr_i rsb_r2-r3-r0_lsl_i sub_r1-r2-r0_lsr_i rsb_r0-r1-r2_lsl_i
and_r0-r1-r2_asr_i add_r1-r1-r2 rsb_r3-r2-r0_lsr_i sub_r1-r3-r1 sub_r1-r1-r0_lsl_i	and_r0-r1-r2_asr_i rsb_r3-r1-r0_ror_i sub_r1-r3-r2_lsl_i
tst_r0_i mov_ne_r1-r2 orr_r1-r3-r1 mvn_r0-r1 add_r2-r0-r1	mvn_r2_i
rsb_r0-r1-r0_lsl_i mov_r2-r0_lsr_i and_r3-r0-r2_lsl_i add_r0-r0-r3 add_r0-r0-r2_asr_i	rsb_r0-r1-r0_lsl_i mov_r2-r0_lsr_i and_r3-r0-r2_lsl_i add_r0-r0-r3
tst_r0_i sub_ne_r0-r1-r2 mvn_eq_r0-r2 mov_r2-r0 mov_r3-r2	tst_r0_i sub_ne_r0-r1-r2 mvn_eq_r0-r2 mov_r3-r0
tst_r0-r1 rsb_ne_r2-r0-r3 sub_r2-r2-r1 rsb_r0-r3-r2_ror_i mov_r1-r2 rsb_r1-r0-r1_lsl_i	tst_r0-r1 rsb_ne_r2-r0-r3 sub_r2-r2-r1 rsb_r0-r3-r2_ror_i rsb_r1-r0-r2_lsl_i
mov_r0-r1 add_r0-r0-r2_lsr_i orr_r1-r0-r1_asr_i add_r3-r1-r2	add_r0-r1-r2_lsr_i orr_r1-r0-r1_asr_i add_r3-r1-r2
rsb_r0-r1_i rsb_r1-r1-r0_lsl_i mvn_r2-r1 and_r0-r2-r1	eor_r0-r2-r2
eor_r0-r0-r1_ror_i mov_r2-r0 rsb_r3-r0-r2 and_r0-r3-r0	eor_r0-r3-r3
sub_r0-r1-r0 sub_r2-r2-r1 sub_r2-r0-r2 mov_r3-r2	sub_r0-r1-r0 sub_r2-r2-r1 sub_r3-r0-r2
mvn_r0-r1 mov_r2-r0 sub_r1-r1-r2_ror_i eor_r1-r2-r1	mvn_r0-r1 sub_r1-r1-r0_ror_i eor_r1-r0-r1
tst_r0-r1 mvn_ne_r0-r2 cmp_r0_i add_cs_r3-r0-r3 rsb_r2-r3-r0_lsl_i	tst_r1-r0 mvn_ne_r0-r2 add_ne_r3-r0-r3 add_ls_r3-r0-r3 rsb_r2-r3-r0_lsl_i
mov_r0-r1 rsb_r1-r1-r0_asr_i mov_r0-r1 orr_r2-r0-r1_lsr_i	sub_r0-r1-r1_ror_i orr_r2-r0-r0_lsr_i
mov_r0-r1 sub_r2-r0-r2 and_r2-r0-r2 orr_r3-r2_i	sub_r2-r1-r2 and_r2-r1-r2 orr_r3-r2_i
and_r0-r1-r0 add_r2-r0-r0_asr_i add_r3-r2-r0 mov_r1-r3	and_r0-r1-r0 add_r2-r0-r0_asr_i add_r1-r2-r0
and_r0-r0-r1 sub_r1-r2-r0 add_r3-r1-r3_lsl_i rsb_r3-r2-r3 sub_r1-r3-r2	and_r0-r0-r1 sub_r1-r2-r0 add_r3-r1-r3_lsl_i sub_r1-r3-r2_lsl_i
mvn_r0-r1 sub_r2-r0-r2_asr_i rsb_r3-r2_i mov_r2-r3	mvn_r0-r1 sub_r2-r0-r2_asr_i rsb_r2-r2_i
rsb_r0-r0-r1 sub_r2-r3-r0 eor_r2-r2_i rsb_r3-r2-r1_lsr_i mov_r1-r3	rsb_r0-r0-r1 sub_r2-r3-r0 eor_r2-r2_i rsb_r1-r2-r1_lsr_i
add_r0-r1-r2 and_r2-r0-r2 add_r0-r3-r3 add_r1-r0-r2	add_r0-r1-r2 and_r2-r0-r2 add_r1-r2-r3_lsl_i
rsb_r0-r1-r0_ror_i mov_r2-r0 and_r2-r1-r2_lsl_i sub_r0-r2-r1	rsb_r2-r1-r0_ror_i and_r2-r1-r2_lsl_i sub_r0-r2-r1
add_r0-r0_i mov_r1-r2 mvn_r2-r1 orr_r3-r0-r2_lsr_i	add_r0-r0_i mvn_r2-r2 orr_r3-r0-r2_lsr_i
rsb_r0-r1-r2_ror_i add_r1-r2-r0 sub_r3-r1-r3 rsb_r3-r1-r3 mov_r2-r3	sub_r2-r3-r3_lsl_i
cmp_r0_i sub_cc_r1-r2-r0 sub_cs_r1-r2-r0 orr_r1-r1-r0_lsl_i mvn_r2-r1	sub_r1-r2-r0 orr_r1-r1-r0_lsl_i mvn_r2-r1
sub_r0-r1-r2_ror_i sub_r2-r0_i rsb_r3-r1-r2 orr_r1-r1-r3	unk
add_r0-r0-r1_asr_i orr_r2-r1-r0 add_r3-r2-r2 and_r0-r3-r1_lsl_i add_r1-r0-r0	add_r0-r0-r1_asr_i add_r2-r1-r1 lsl_r1-r2_i
mvn_r0-r1 sub_r1-r0-r2 sub_r3-r0-r1 sub_r2-r2-r3	rsb_r2-r3-r3
orr_r0-r1-r0 orr_r1-r0-r2 eor_r3-r0-r1 mvn_r0-r3	orr_r0-r1-r0 orr_r1-r0-r2 unk
mvn_r0-r1 add_r0-r0-r1 mov_r2-r0 add_r2-r2-r3	sub_r2-r3_i
add_r0-r1-r2_ror_i mov_r1-r0_ror_i and_r1-r1-r3_asr_i sub_r3-r1-r0	add_r0-r1-r2_ror_i and_r1-r0-r3_asr_i rsb_r3-r0-r1_ror_i
and_r0-r0-r1 mvn_r1-r2 sub_r2-r3-r0 sub_r3-r2-r3 rsb_r1-r1-r3_lsr_i	and_r0-r0-r1 mvn_r1-r2 rsb_r3-r0_i rsb_r1-r1-r3_lsr_i
cmp_r0-r1 sub_ne_r2-r0-r1 mov_r3-r2 sub_r0-r3-r2 rsb_r2-r0-r2	cmp_r0-r1 sub_ne_r2-r0-r1 rsb_r0-r3-r2
sub_r0-r1-r0 rsb_r2-r0-r1 sub_r1-r2-r0 sub_r3-r1_i	add_r2-r1_i rsb_r3-r2-r0_lsl_i
and_r0-r1-r2 eor_r1-r0-r3_lsl_i sub_r3-r3-r1_lsl_i orr_r3-r3-r0	and_r0-r1-r2 sub_r3-r3-r0_lsl_i orr_r3-r3-r0
add_r0-r1-r0 add_r0-r0-r0 and_r2-r0-r1_lsl_i mov_r1-r2	add_r0-r1-r0 add_r0-r0-r0 and_r1-r0-r1_ror_i
orr_r0-r1-r2 add_r0-r0-r0 mov_r3-r0 mov_r0-r3	orr_r0-r1-r2 add_r0-r0-r0
orr_r0-r1-r0 mov_r2-r0 orr_r3-r2-r3 sub_r3-r3_i add_r3-r3-r3_asr_i	orr_r0-r1-r0 orr_r3-r0-r3 sub_r3-r3_i add_r3-r3-r3_asr_i
add_r0-r1-r0 rsb_r0-r0-r1 rsb_r1-r0-r2 rsb_r3-r2-r1	rsb_r3-r0-r0_lsl_i
orr_r0-r1-r2 orr_r2-r0-r3_ror_i add_r1-r2-r3 add_r3-r3-r1	orr_r0-r1-r2 orr_r2-r0-r3_ror_i add_r3-r2-r3_lsl_i
sub_r0-r1-r2 mov_r3-r0 add_r1-r1-r1_lsl_i rsb_r0-r1-r3	rsb_r0-r1-r1_lsl_i rsb_r0-r2-r0_lsl_i
mov_r0-r1 eor_r1-r2-r0 orr_r3-r1-r2_asr_i sub_r2-r2-r3	eor_r1-r2-r1 orr_r3-r1-r2_asr_i sub_r2-r2-r3
orr_r0-r1-r2_asr_i eor_r3-r2-r0_asr_i mov_r0-r3 sub_r2-r0_i	orr_r0-r1-r2_asr_i eor_r3-r2-r0_asr_i sub_r2-r3_i
cmp_r0-r1 eor_cc_r2-r1-r0 rsb_r0-r2_i mov_r3-r0	cmp_r0-r1 eor_cc_r2-r1-r0 rsb_r3-r2_i
tst_r0_i sub_eq_r0-r1-r2 mov_r1-r2 add_r1-r0-r1_asr_i	tst_r0_i sub_ge_r0-r1-r2 add_r1-r0-r2_asr_i
add_r0-r1-r0 mov_r1-r0 rsb_r2-r1-r0_lsl_i add_r0-r2_i	add_r0-r1-r0 rsb_r2-r0-r0_lsl_i add_r0-r2_i
cmp_r0_i add_ls_r1-r2-r2_lsr_i sub_r0-r1-r0_lsl_i mvn_r3-r0 orr_r1-r3-r0	unk
tst_r0-r1 mov_eq_r2-r1_lsl_i and_r3-r2_i mov_r0-r3_lsr_i	sub_r0-r0-r0
tst_r0_i mov_ne_r1_i mov_eq_r1_i rsb_r0-r2-r1_asr_i	sub_r0-r2-r2_lsl_i
mvn_r0-r1 sub_r2-r0-r3_lsl_i sub_r1-r2-r0 sub_r0-r1-r0	rsb_r0-r1-r3_lsl_i rsb_r0-r0_i
eor_r0-r1-r2 mov_r1-r0 add_r2-r0_i orr_r2-r1-r2_lsr_i and_r1-r2-r1	eor_r1-r1-r2
tst_r0-r1 mov_ne_r2-r0_lsr_i sub_r0-r2-r3 rsb_r1-r2-r0	sub_r1-r3-r3_lsl_i
add_r0-r1-r2 and_r2-r2-r3_lsl_i sub_r2-r1-r2 sub_r0-r2-r0 eor_r1-r0-r2	add_r0-r1-r2 add_r2-r1-r2_lsl_i sub_r0-r2-r0 eor_r1-r0-r2
sub_r0-r1-r2 rsb_r2-r1_i mov_r1-r0 sub_r3-r2-r1_ror_i	sub_r0-r1-r2 rsb_r2-r1_i sub_r3-r2-r0_ror_i
tst_r0_i sub_ne_r1-r2-r3 sub_ne_r1-r0-r3 sub_r3-r2-r1_lsl_i add_r3-r3-r1_lsr_i mvn_r1-r3	tst_r0_i sub_ne_r1-r0-r3 sub_r3-r2-r1_lsl_i add_r3-r3-r1_lsr_i mvn_r1-r3
and_r0-r1-r0_lsl_i mov_r2-r3 and_r1-r3-r2 sub_r3-r1-r0	and_r0-r1-r0_lsl_i sub_r3-r3-r0
and_r0-r1-r2_lsl_i add_r1-r1-r1_lsl_i rsb_r2-r0-r1 mov_r0-r2 add_r2-r0-r2_lsr_i	and_r0-r1-r2_lsl_i add_r1-r1-r1_lsl_i rsb_r2-r0-r1 add_r2-r2-r2_lsr_i
mov_r0-r1 orr_r0-r2-r0 rsb_r1-r2_i and_r2-r0-r1	orr_r0-r2-r1 rsb_r1-r2_i and_r2-r0-r1
sub_r0-r1-r2 eor_r3-r2-r0 rsb_r2-r0-r1_lsr_i mov_r0-r2 rsb_r1-r3-r0	sub_r0-r1-r2 eor_r3-r2-r0 rsb_r2-r0-r1_lsr_i rsb_r1-r3-r2
eor_r0-r1-r0 sub_r1-r0-r2 and_r2-r1-r2 sub_r1-r1-r2_lsl_i and_r2-r1-r2	eor_r0-r1-r0 rsb_r1-r2-r0 and_r2-r1-r2 bic_r2-r2-r2_lsl_i
mov_r0-r1 mov_r2-r0_ror_i orr_r0-r3-r2 sub_r2-r2-r0	mov_r2-r1_ror_i orr_r0-r3-r2 sub_r2-r2-r0
sub_r0-r1-r0 eor_r2-r3-r0 sub_r1-r2-r3 add_r3-r3-r1 eor_r2-r1-r3_lsl_i	sub_r0-r1-r0 eor_r2-r3-r0 sub_r1-r2-r3 eor_r2-r1-r2_lsl_i
rsb_r0-r1-r2_asr_i and_r3-r1-r0 mvn_r1-r3 mov_r2-r1	rsb_r0-r1-r2_asr_i and_r3-r1-r0 mvn_r2-r3
add_r0-r1_i eor_r1-r1-r0 mvn_r0-r1 sub_r0-r1-r0	add_r0-r1_i eor_r1-r1-r0 orr_r0-r1-r1_ror_i
cmp_r0-r1 mov_cc_r1_i mov_r2-r1 orr_r3-r0-r2	cmp_r0-r1 mov_cc_r1_i orr_r3-r0-r1
cmp_r0-r1 rsb_ge_r2-r0-r3_ror_i rsb_r2-r2-r0 add_r3-r2-r1 mov_r2-r3 mvn_r1-r2	cmp_r0-r1 rsb_ge_r2-r0-r3_ror_i rsb_r2-r2-r0 add_r3-r2-r1 mvn_r1-r3
sub_r0-r1-r2 eor_r1-r1-r0 eor_r2-r1_i sub_r3-r1-r2	sub_r1-r2-r2_lsl_i eor_r2-r1_i sub_r3-r1-r2
sub_r0-r1-r2 sub_r1-r0_i add_r3-r1-r0 and_r2-r3-r1_lsl_i	sub_r0-r1-r2 sub_r1-r0_i mov_r2-r1_lsl_i
add_r0-r1-r1 sub_r2-r2-r1 rsb_r3-r1-r2 orr_r3-r0-r3	add_r0-r1-r1 sub_r3-r2-r1_lsl_i orr_r3-r0-r3
rsb_r0-r1-r0 sub_r2-r0-r1 mvn_r1-r2 mvn_r2-r1	sub_r2-r0-r1_lsl_i
sub_r0-r1-r0 sub_r2-r0-r3 add_r3-r3-r2_lsl_i mov_r1-r3 add_r1-r1_i	sub_r0-r1-r0 sub_r2-r0-r3 add_r3-r3-r2_lsl_i add_r1-r3_i
mvn_r0-r1 rsb_r1-r2-r0_lsl_i mvn_r3-r1 eor_r1-r1-r3	mvn_r1_i
cmp_r0-r1 mvn_cs_r0-r2 mvn_r1-r0 mov_r2-r1	cmp_r0-r1 mvn_cs_r0-r2 mvn_r2-r0
cmp_r0-r1 and_cs_r2-r1-r3_lsr_i sub_r0-r2-r1 add_r3-r3-r3_lsl_i add_r3-r0-r3_asr_i rsb_r1-r0-r3	add_r3-r3-r3_lsl_i asr_r1-r3_i
rsb_r0-r1-r2_asr_i mov_r1-r3 rsb_r2-r1-r0 orr_r0-r2-r1	rsb_r0-r1-r2_asr_i rsb_r2-r3-r0 orr_r0-r2-r3
mvn_r0-r1 sub_r2-r1_i and_r0-r0-r2 and_r1-r0-r1 mov_r0-r1	mov_r0_i
add_r0-r1-r1 sub_r1-r1-r0 sub_r2-r1-r3_asr_i and_r2-r1-r2_asr_i mov_r0-r2	rsb_r1-r1_i sub_r2-r1-r3_asr_i and_r0-r1-r2_asr_i
add_r0-r1-r1 add_r1-r0_i and_r0-r1_i mov_r2-r0_lsl_i add_r3-r2-r2	eor_r3-r1-r1
add_r0-r1-r2_ror_i add_r2-r3-r0 add_r3-r2-r2 mov_r0-r3 mov_r2-r0	add_r0-r1-r2_ror_i add_r2-r3-r0 add_r2-r2-r2
add_r0-r1-r2_lsl_i add_r3-r1-r3 orr_r2-r2-r3_asr_i sub_r1-r0-r1_lsl_i and_r0-r1-r2_lsr_i	add_r3-r1-r3 orr_r2-r2-r3_asr_i and_r0-r1-r2_lsr_i
sub_r0-r1-r2 and_r1-r0-r2_lsl_i mvn_r2-r1 mvn_r3-r2 rsb_r3-r3-r1_lsl_i	sub_r0-r1-r2 and_r1-r0-r2_lsl_i mov_r3-r1
mov_r0-r1 orr_r2-r0-r1 rsb_r0-r1-r0_lsr_i sub_r3-r0-r2_lsl_i	rsb_r3-r1-r1_ror_i
add_r0-r1-r2_ror_i eor_r0-r0-r1_lsl_i add_r2-r0-r1_lsl_i rsb_r2-r1-r2_lsl_i	rsb_r2-r1-r2_asr_i rsb_r2-r1-r2_lsl_i
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 mov_r0-r2 and_r3-r0_i	eor_r3-r0_i bic_r3-r3-r0
and_r0-r0-r1 orr_r2-r0_i sub_r3-r2-r0 rsb_r0-r2-r3 sub_r2-r0-r2_ror_i	and_r0-r0-r1 orr_r2-r0_i rsb_r3-r0-r2_lsl_i sub_r2-r3-r2_lsr_i
cmp_r0_i sub_cc_r0-r1-r0_asr_i sub_cs_r0-r1-r0_lsl_i add_r2-r0_i and_r1-r2-r3 mvn_r0-r1 orr_r3-r0-r3	unk
eor_r0-r1-r2 orr_r0-r1-r0 rsb_r0-r0-r1_lsr_i rsb_r2-r0_i	orr_r0-r1-r2 rsb_r0-r0-r1_lsr_i rsb_r2-r0_i
and_r0-r0_i eor_r1-r1-r0 mov_r2-r0 rsb_r3-r2-r1	and_r0-r0_i eor_r1-r1-r0 rsb_r3-r0-r1
add_r0-r1-r0_ror_i mov_r2-r0 rsb_r0-r1-r2_lsl_i sub_r3-r3-r0	add_r0-r1-r0_ror_i rsb_r0-r1-r0_lsl_i sub_r3-r3-r0
tst_r0-r1 sub_ne_r1-r2-r3 mvn_r2-r1 sub_r0-r2-r1 orr_r3-r1-r2 rsb_r3-r3-r0	tst_r0-r1 sub_ne_r1-r2-r3 sub_r0-r2-r1 add_r3-r1-r2 rsb_r3-r3-r0
rsb_r0-r1-r2_lsl_i mvn_r3-r0 eor_r0-r3-r1 mov_r3-r0	rsb_r0-r1-r2_lsl_i mvn_r3-r0 eor_r3-r1-r3
add_r0-r1-r1 sub_r2-r0-r2 add_r3-r1_i and_r1-r2-r3	rsb_r2-r2-r1_lsl_i add_r3-r1_i and_r1-r2-r3
sub_r0-r1-r2 sub_r2-r0-r3_asr_i mov_r1-r2 rsb_r0-r1-r2_lsl_i	sub_r0-r1-r3_asr_i rsb_r0-r2-r0
tst_r0-r1 sub_ne_r1-r2-r3_lsr_i add_r3-r1-r2 rsb_r3-r3-r1	rsb_r3-r2_i
mvn_r0-r1 sub_r0-r2-r0 orr_r3-r0-r1 and_r0-r1-r3 rsb_r0-r0-r1_lsl_i	rsb_r0-r1-r1_lsl_i
cmp_r0-r1 mov_ge_r1-r2 mov_r2-r1 rsb_r1-r1-r2 add_r1-r1-r1	rsb_r1-r1-r1
cmp_r0-r1 mov_ls_r0-r2 mvn_r1-r0 sub_r0-r1-r2 sub_r0-r1-r0	mov_r0-r2
tst_r0_i and_eq_r1-r2-r0 mov_r2-r1 mvn_r0-r2 mvn_r2-r0 eor_r2-r0-r2	mvn_r2_i
and_r0-r0-r1 and_r1-r1-r0_ror_i orr_r1-r1-r0 orr_r2-r2-r1 orr_r1-r1-r2	and_r0-r0-r1 and_r1-r1-r0_ror_i orr_r1-r1-r0 orr_r1-r1-r2
orr_r0-r1-r2_lsl_i mov_r3-r0 mvn_r2-r3 rsb_r1-r2-r0_lsr_i	orr_r0-r1-r2_lsl_i mvn_r2-r0 rsb_r1-r2-r0_lsr_i
rsb_r0-r0-r1 add_r2-r0-r0_lsl_i add_r1-r0-r2 mvn_r0-r1	rsb_r0-r0-r1 mvn_r2-r0_lsl_i sub_r0-r2-r0_lsl_i
sub_r0-r1_i add_r1-r0-r2 and_r1-r0-r1 orr_r1-r0-r1 rsb_r1-r1_i	sub_r0-r1_i rsb_r1-r0_i
cmp_r0-r1 rsb_hi_r2-r0-r3 add_r1-r2-r2_asr_i and_r0-r1-r2 orr_r3-r0-r1 mvn_r2-r3	cmp_r0-r1 rsb_hi_r2-r0-r3 add_r1-r2-r2_asr_i mvn_r2-r1
tst_r0-r1 rsb_ne_r2-r3-r1 mov_r0-r2 eor_r1-r0-r1_ror_i mov_r0-r1 rsb_r2-r0-r1	mov_r2_i
add_r0-r1-r1 and_r1-r2-r1 mov_r2-r0 add_r0-r2-r1	add_r0-r1-r1 and_r1-r2-r1 add_r0-r0-r1
and_r0-r0-r1 sub_r2-r1-r3 eor_r2-r0-r2 and_r0-r2-r0	and_r0-r0-r1 sub_r2-r1-r3 bic_r0-r0-r2
sub_r0-r1-r0 eor_r2-r2-r0_ror_i sub_r0-r3-r2_lsr_i mvn_r1-r0 and_r3-r0-r1	eor_r3-r1-r1
rsb_r0-r1-r0 add_r2-r0-r0 add_r0-r0-r3 rsb_r3-r0-r2 add_r0-r3-r3	sub_r0-r0-r1 sub_r3-r0-r3 add_r0-r3-r3
add_r0-r1-r0_lsr_i mov_r2-r0 orr_r2-r3-r2 orr_r1-r1-r0_asr_i add_r0-r1-r2_ror_i	add_r0-r1-r0_lsr_i orr_r2-r3-r0 orr_r1-r1-r0_asr_i add_r0-r1-r2_ror_i
orr_r0-r1-r0 mov_r1-r0 orr_r2-r0-r1 and_r3-r2_i	orr_r2-r1-r0 and_r3-r2_i
sub_r0-r1-r2_lsl_i add_r2-r0-r2 eor_r2-r2-r1 add_r2-r2-r2	add_r2-r1-r2 eor_r2-r2-r1 add_r2-r2-r2
sub_r0-r1-r2 sub_r3-r0-r1 sub_r1-r0-r1 rsb_r2-r3-r1_lsl_i sub_r1-r0-r2_lsr_i	sub_r0-r1-r2 add_r2-r2-r2_lsl_i sub_r1-r0-r2_lsr_i
cmp_r0_i orr_cc_r0-r0-r1_ror_i orr_cs_r0-r1-r0 add_r0-r2-r0 sub_r1-r0-r2_lsr_i sub_r1-r0-r1 mov_r3-r1	mov_r3-r2_lsr_i
orr_r0-r1-r2 add_r0-r0-r2_lsl_i rsb_r1-r0-r2 add_r1-r1-r0 add_r3-r0-r1	orr_r0-r1-r2 add_r0-r0-r2_lsl_i add_r3-r0-r2
mov_r0-r1 add_r2-r0_i sub_r0-r2-r0_lsl_i rsb_r3-r0-r1_ror_i	rsb_r2-r1_i rsb_r3-r2-r1_ror_i
mvn_r0-r1 sub_r2-r1-r0_lsr_i mov_r1-r3 mov_r0-r2 rsb_r3-r1-r0	mvn_r0-r1 sub_r1-r1-r0_lsr_i rsb_r3-r3-r1
cmp_r0_i add_ls_r1-r0-r0_asr_i add_hi_r1-r2-r2 orr_r1-r2-r1 and_r3-r1-r3_lsl_i add_r0-r3-r3	eor_r0-r0-r0
and_r0-r0-r1_ror_i add_r1-r2-r0_asr_i sub_r2-r1-r2 add_r1-r2_i	and_r0-r0-r1_ror_i asr_r2-r0_i add_r1-r2_i
cmp_r0_i sub_ne_r0-r1-r2 mvn_r3-r0 mvn_r0-r3 orr_r2-r3-r0_ror_i	cmp_r0_i sub_ne_r0-r1-r2 mvn_r3-r0 orr_r2-r3-r0_ror_i
and_r0-r1-r2 rsb_r1-r3-r0_lsl_i mov_r0-r1_asr_i orr_r2-r0-r3_asr_i and_r0-r0-r2	and_r0-r1-r2 rsb_r1-r3-r0_lsl_i mov_r0-r1_asr_i
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r1 rsb_r2-r2-r0 rsb_r0-r2-r3_lsl_i	mvn_r0-r1 rsb_r2-r2-r0 rsb_r0-r2-r3_lsl_i
sub_r0-r1-r2 mov_r3-r0 rsb_r2-r3-r1_ror_i eor_r0-r2-r0 mvn_r2-r0	sub_r0-r1-r2 rsb_r2-r0-r1_ror_i eor_r0-r2-r0 mvn_r2-r0
rsb_r0-r1-r0 sub_r1-r0_i add_r1-r1_i mov_r0-r1 mvn_r2-r0	rsb_r0-r1-r0 sub_r1-r0_i add_r1-r1_i mvn_r2-r1
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i eor_r2-r0-r2_lsr_i add_r1-r2_i	add_r1-r0_i
mov_r0-r1_lsl_i mov_r2-r1 rsb_r2-r0-r2_ror_i sub_r0-r3-r2 and_r0-r0-r3	add_r0-r3-r1_asr_i and_r0-r0-r3
cmp_r0-r1 orr_ge_r2-r1-r0 mov_ge_r2-r1_lsr_i add_r1-r3-r3 sub_r3-r1-r2	cmp_r0-r1 mov_ge_r2-r1_lsr_i add_r1-r3-r3 sub_r3-r1-r2
and_r0-r1-r0_lsl_i mov_r2-r0 rsb_r0-r2-r1_lsr_i orr_r2-r0_i	and_r0-r1-r0_lsl_i rsb_r0-r0-r1_lsr_i orr_r2-r0_i
mov_r0-r1 rsb_r2-r0-r2_asr_i rsb_r1-r2-r1_asr_i add_r2-r2-r1_asr_i	rsb_r2-r1-r2_asr_i rsb_r1-r2-r1_asr_i add_r2-r2-r1_asr_i
eor_r0-r1-r0 orr_r1-r2-r0 and_r2-r1-r0 mov_r0-r2	eor_r0-r0-r1
tst_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 rsb_r1-r1-r2 add_r0-r2_i eor_r1-r0-r1	mvn_r2-r3 add_r0-r2_i rsb_r1-r1-r2 eor_r1-r0-r1
eor_r0-r1-r2 add_r1-r3-r0_lsl_i mov_r0-r3 sub_r1-r1-r0_ror_i	eor_r0-r1-r2 add_r1-r3-r0_lsl_i sub_r1-r1-r3_ror_i
add_r0-r0-r0 rsb_r1-r0_i add_r2-r2-r2_asr_i sub_r3-r2-r1_lsr_i sub_r1-r3-r2	add_r0-r0-r0 rsb_r1-r0_i sub_r3-r2-r1_lsr_i sub_r1-r3-r2
sub_r0-r1-r2 mov_r3-r0 rsb_r2-r3-r0_lsr_i add_r3-r2-r3	rsb_r2-r2-r1 lsr_r3-r2_i
mov_r0-r1 rsb_r2-r0-r1_ror_i and_r1-r3-r2 add_r2-r1-r3_lsr_i	rsb_r2-r1-r1_ror_i and_r1-r3-r2 add_r2-r1-r3_lsr_i
and_r0-r1-r2 add_r2-r0-r0 rsb_r1-r0-r2_ror_i orr_r2-r2-r1_lsl_i	and_r0-r1-r2 add_r2-r0-r0 orr_r2-r2-r0_lsl_i
orr_r0-r1-r2 mvn_r3-r0 sub_r0-r3_i rsb_r0-r0-r3	mov_r0_i
tst_r0-r1 sub_ne_r2-r0-r3 sub_eq_r2-r1-r0_lsr_i mov_r3-r1 sub_r3-r3-r2_ror_i	sub_r2-r0-r3 tst_r0-r1 sub_cs_r2-r1-r0_lsr_i sub_r3-r1-r2_ror_i
add_r0-r0-r0_lsl_i add_r1-r2-r0 rsb_r2-r2-r1_ror_i mov_r3-r2	add_r0-r0-r0_lsl_i add_r1-r2-r0 rsb_r3-r2-r1_ror_i
add_r0-r1-r2 rsb_r1-r2-r0 rsb_r3-r1-r2 sub_r0-r3-r0	add_r0-r1-r2 rsb_r3-r1-r2 sub_r0-r3-r0
sub_r0-r1-r0 add_r2-r2-r0_ror_i mvn_r0-r2 mov_r2-r0 mvn_r0-r2	sub_r0-r1-r0 add_r2-r2-r0_ror_i sub_r0-r2_i
add_r0-r0_i sub_r1-r0_i mov_r2-r1 mov_r0-r2	mov_r0-r0
eor_r0-r0_i sub_r1-r0-r2 eor_r0-r2-r1 add_r1-r2-r0 mov_r2-r1	eor_r0-r0_i sub_r1-r0-r2 eor_r0-r1-r2 add_r2-r0-r2
sub_r0-r1-r0 sub_r1-r0-r1 add_r2-r3-r2 rsb_r3-r2-r1	rsb_r1-r0_i add_r2-r3-r2 rsb_r3-r2-r1
orr_r0-r1-r2 mvn_r2-r0 mvn_r3-r2 eor_r2-r3-r0 rsb_r3-r2-r3	orr_r3-r1-r2
and_r0-r0-r1 add_r2-r0-r0 and_r0-r1-r2 add_r1-r0-r0 mov_r2-r1	and_r0-r0-r1 add_r2-r0-r0 and_r0-r1-r2 add_r2-r0-r0
and_r0-r1_i sub_r2-r1-r0 mvn_r1-r2 rsb_r2-r1-r3	bic_r2-r1_i mvn_r1-r2 rsb_r2-r1-r3
sub_r0-r1-r2_ror_i sub_r3-r3_i and_r0-r3-r0 and_r2-r3-r0	sub_r0-r1-r2_ror_i sub_r3-r3_i and_r2-r3-r0
cmp_r0-r1 rsb_cs_r1-r1-r2_asr_i add_r1-r1-r1 add_r2-r3-r1 add_r1-r3-r2 sub_r2-r1-r2	add_r2-r3_i
orr_r0-r0_i mov_r1-r2 sub_r2-r1-r0_asr_i mvn_r1-r2	mvn_r1-r0_lsr_i rsb_r1-r2-r1
tst_r0-r1 mov_ne_r2_i rsb_r0-r0_i rsb_r2-r2-r0 sub_r2-r0-r2	tst_r0-r1 mov_ne_r2_i rsb_r2-r2-r0 sub_r2-r0-r2
and_r0-r1-r2_ror_i mvn_r1-r0 mvn_r0-r1 add_r2-r0_i	and_r0-r1-r2_ror_i add_r2-r0_i
eor_r0-r1_i sub_r0-r1-r0_lsl_i orr_r0-r0-r1 sub_r2-r1-r0	eor_r0-r1_i sub_r0-r1-r0_lsl_i bic_r2-r0-r1
sub_r0-r1-r2 add_r2-r0-r2 mvn_r3-r2 mov_r2-r3 mov_r1-r2	mvn_r1-r1
cmp_r0-r1 mov_lt_r0-r1_lsl_i mov_ge_r0_i mvn_r2-r0 and_r0-r2-r0 eor_r1-r0_i	mov_r1_i
rsb_r0-r1-r2 add_r2-r0_i mov_r1-r2 sub_r2-r1-r3_lsl_i	rsb_r0-r1-r2 add_r2-r0_i sub_r2-r2-r3_lsl_i
orr_r0-r1_i sub_r2-r2-r0_asr_i add_r2-r2-r2 mov_r1-r2	sub_r2-r2-r1_asr_i mov_r1-r2_lsl_i
rsb_r0-r1-r2_lsr_i sub_r1-r2-r0 mvn_r2-r1 orr_r0-r2-r1 add_r2-r0-r0_lsl_i	mvn_r0_i sub_r2-r0-r0_lsr_i
mvn_r0-r1 mvn_r2-r0 orr_r3-r2-r1 add_r0-r3-r0	mvn_r0_i
add_r0-r1-r2 eor_r1-r2-r1_asr_i mov_r3-r1 sub_r2-r0-r3	add_r0-r1-r2 eor_r1-r2-r1_asr_i sub_r2-r0-r1
tst_r0-r1 sub_ne_r2-r3-r1 orr_r1-r2_i and_r3-r1_i	mov_r3_i
rsb_r0-r1-r2_lsr_i add_r3-r0-r1 mov_r1-r2 sub_r3-r3-r1_ror_i	lsr_r3-r2_i sub_r3-r3-r2_ror_i
sub_r0-r1-r2_lsr_i rsb_r2-r3-r0_lsl_i rsb_r0-r1-r2_lsl_i add_r3-r0-r0	rsb_r0-r1-r2_lsl_i add_r3-r0-r0
sub_r0-r1-r2_lsl_i mov_r3-r0 add_r2-r2-r2 rsb_r0-r2-r3	sub_r0-r1-r2_lsl_i add_r2-r2-r2 rsb_r0-r2-r0
mov_r0-r1 rsb_r0-r1-r0_ror_i orr_r0-r1-r0 rsb_r0-r1-r0	sub_r0-r1-r1_asr_i bic_r0-r0-r1
cmp_r0-r1 mvn_ls_r2-r0 mvn_hi_r2-r0 rsb_r2-r3-r2_asr_i orr_r0-r3-r2	mvn_r2-r0 rsb_r2-r3-r2_asr_i orr_r0-r3-r2
sub_r0-r1-r2 mov_r1-r0 rsb_r1-r1-r0_lsr_i orr_r3-r3-r1_ror_i eor_r1-r3-r2	sub_r0-r1-r2 rsb_r1-r0-r0_lsr_i orr_r3-r3-r1_ror_i eor_r1-r3-r2
eor_r0-r0-r1 add_r2-r0-r0 rsb_r2-r0-r2_lsl_i mov_r1-r2	eor_r0-r0-r1 add_r2-r0-r0_lsl_i mov_r1-r2
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 orr_r1-r2-r1	unk
tst_r0_i eor_ne_r1-r2-r0 eor_eq_r1-r2-r1 orr_r0-r2-r1 and_r3-r1-r0	tst_r0_i eor_ne_r1-r2-r0 eor_eq_r1-r2-r1 and_r3-r1-r1
orr_r0-r1_i mov_r1-r0_lsr_i add_r2-r1-r1_asr_i mvn_r3-r2	orr_r2-r1_i rsb_r3-r2-r2_lsr_i
cmp_r0_i rsb_hi_r1-r2-r1_lsr_i add_r0-r1-r2_lsr_i mvn_r3-r0 add_r3-r3-r2 add_r1-r0-r3	sub_r1-r2_i
cmp_r0-r1 rsb_ls_r2-r3-r1 rsb_hi_r2-r3-r2 mvn_r0-r2 eor_r2-r0-r2	mvn_r2_i
sub_r0-r1-r2 sub_r0-r0-r3 add_r1-r3-r0 orr_r3-r1-r3 eor_r2-r3-r0_asr_i	rsb_r1-r2-r1 rsb_r0-r3-r1 orr_r3-r1-r3 eor_r2-r3-r0_asr_i
add_r0-r1-r0 add_r2-r0-r2 rsb_r3-r2-r0_lsr_i sub_r1-r0-r3 add_r3-r1-r0	add_r0-r1-r0 add_r2-r0-r2 rsb_r3-r2-r0_lsr_i rsb_r3-r3-r0_lsl_i
mov_r0-r1 rsb_r2-r0-r3_lsr_i rsb_r3-r2-r0 and_r0-r2-r3_ror_i sub_r0-r0_i	rsb_r2-r1-r3_lsr_i rsb_r3-r2-r1 and_r0-r2-r3_ror_i sub_r0-r0_i
orr_r0-r0-r1 rsb_r2-r0_i mov_r1-r2 mov_r2-r1 mvn_r1-r2	orr_r0-r0-r1 rsb_r2-r0_i mvn_r1-r2
mvn_r0-r1 sub_r1-r2-r0_lsl_i mov_r3-r1 add_r1-r0-r3	mvn_r0-r1 rsb_r1-r0-r2
rsb_r0-r1-r0_lsr_i mov_r2-r1 orr_r1-r2-r0 mvn_r3-r1 rsb_r0-r1-r3_lsl_i	rsb_r0-r1-r0_lsr_i orr_r1-r1-r0 mvn_r3-r1 rsb_r0-r1-r3_lsl_i
tst_r0-r1 orr_ne_r0-r1-r0_asr_i mov_r1-r0 rsb_r0-r1_i	tst_r0-r1 orr_ne_r0-r1-r0_asr_i rsb_r0-r0_i
rsb_r0-r1-r2_lsr_i add_r2-r0-r0 mov_r1-r2 orr_r0-r1-r2	rsb_r0-r1-r2_lsr_i mov_r0-r0_lsl_i
cmp_r0-r1 rsb_hi_r0-r1-r0_ror_i add_lt_r0-r2-r2 mov_r1-r0 sub_r0-r0-r1	mov_r0_i
eor_r0-r1-r2_asr_i sub_r3-r1-r0 add_r1-r2-r3_lsl_i mov_r3-r1 rsb_r0-r1-r3_lsr_i	eor_r0-r1-r2_asr_i sub_r3-r1-r0 add_r1-r2-r3_lsl_i rsb_r0-r1-r1_lsr_i
sub_r0-r1-r2_lsr_i orr_r2-r1-r3_lsl_i add_r2-r2-r1 add_r0-r0-r2 and_r0-r1-r0	sub_r0-r1-r2_lsr_i add_r0-r0-r1_lsl_i and_r0-r1-r0
add_r0-r1-r1_lsl_i sub_r0-r2-r0_ror_i rsb_r1-r0-r3 sub_r2-r1-r0 rsb_r2-r2-r1_asr_i	add_r0-r1-r1_lsl_i sub_r0-r2-r0_ror_i rsb_r1-r0-r3 sub_r2-r3-r1_ror_i
rsb_r0-r1-r2 rsb_r0-r0-r2 add_r2-r0-r0 and_r0-r0-r2 rsb_r2-r0_i	add_r2-r1-r1 and_r0-r1-r2 rsb_r2-r0_i
mvn_r0-r1 add_r2-r0-r3_lsl_i add_r2-r1-r2_lsl_i sub_r2-r3-r2	mvn_r0-r1 add_r2-r1-r0_lsl_i sub_r2-r3-r2
add_r0-r1-r2 and_r1-r0_i add_r1-r0-r1 mov_r0-r1	add_r0-r1-r2 and_r1-r0_i add_r0-r0-r1
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r2 rsb_r2-r0-r1 rsb_r1-r2-r1	mov_r1-r0
rsb_r0-r0-r1 orr_r1-r2-r0 and_r2-r1-r0 sub_r1-r0-r2_asr_i add_r0-r1_i	rsb_r0-r0-r1 sub_r1-r0-r0_asr_i add_r0-r1_i
add_r0-r1-r2 sub_r2-r0-r1_lsl_i orr_r2-r3-r2_lsl_i sub_r2-r1-r2 rsb_r1-r2-r1_ror_i	rsb_r2-r1-r2 orr_r2-r3-r2_lsl_i sub_r2-r1-r2 rsb_r1-r2-r1_ror_i
sub_r0-r0-r1_lsr_i mov_r2-r0 eor_r2-r2-r1 eor_r3-r0_i sub_r0-r3-r2	sub_r0-r0-r1_lsr_i eor_r2-r0-r1 eor_r3-r0_i sub_r0-r3-r2
cmp_r0_i rsb_lt_r0-r1-r2_ror_i mov_r3-r1 orr_r3-r3-r0	cmp_r0_i rsb_lt_r0-r1-r2_ror_i orr_r3-r1-r0
tst_r0-r1 sub_ne_r2-r1-r3 sub_r1-r1_i mvn_r0-r2 mov_r2-r1 orr_r3-r0-r2_ror_i	tst_r0-r1 sub_ne_r2-r1-r3 mvn_r0-r2 sub_r1-r1_i orr_r3-r0-r1_ror_i
orr_r0-r0-r1_asr_i mov_r2-r0_lsr_i and_r3-r2-r3_lsr_i eor_r3-r3-r0	orr_r0-r0-r1_asr_i and_r2-r0-r3 eor_r3-r0-r2_lsr_i
add_r0-r0-r1 orr_r2-r0-r3_lsr_i mvn_r1-r2 orr_r0-r1_i	add_r0-r0-r1 mvn_r1-r0 orr_r0-r1_i
orr_r0-r1-r2 sub_r3-r3-r0 rsb_r3-r0-r3 and_r2-r3-r1	orr_r0-r1-r2 sub_r3-r3-r0_lsl_i and_r2-r3-r1
orr_r0-r1-r2 mvn_r3-r0 and_r3-r0-r3 sub_r2-r3-r0	orr_r0-r1-r2 rsb_r2-r0_i
rsb_r0-r1-r2_asr_i add_r3-r0-r1 orr_r0-r2-r1_asr_i orr_r1-r0-r3 eor_r1-r1-r2_ror_i	asr_r3-r2_i orr_r0-r2-r1_asr_i orr_r1-r0-r3 eor_r1-r1-r2_ror_i
eor_r0-r1-r0 add_r0-r0-r1 sub_r2-r3-r0_asr_i and_r3-r0-r2 sub_r3-r2-r3	eor_r0-r1-r0 add_r0-r0-r1 sub_r2-r3-r0_asr_i bic_r3-r2-r0
eor_r0-r1-r2_lsl_i eor_r3-r2-r0 mov_r0-r3 rsb_r3-r0-r3_lsr_i	eor_r0-r1-r2_lsl_i eor_r3-r2-r0 rsb_r3-r3-r3_lsr_i
cmp_r0-r1 orr_eq_r0-r0-r2 add_r3-r3-r0 mvn_r1-r3 add_r1-r1-r3 mov_r3-r1	mvn_r3_i
cmp_r0-r1 add_lt_r0-r2-r0 add_r1-r0-r3_lsl_i rsb_r2-r0-r1	mov_r2-r3_lsl_i
cmp_r0-r1 add_lt_r1-r2-r0 and_r3-r3-r1 rsb_r3-r2-r3_lsl_i add_r1-r3-r3	rsb_r3-r2-r3_lsl_i add_r1-r3-r3
and_r0-r0-r1 mov_r2-r0 add_r3-r2-r0_lsr_i sub_r3-r3-r2_ror_i	and_r0-r0-r1 eor_r3-r0-r0_lsl_i
mov_r0-r1 add_r2-r1-r2 rsb_r3-r0-r2_ror_i eor_r1-r1-r3	add_r2-r1-r2 rsb_r3-r1-r2_ror_i eor_r1-r1-r3
add_r0-r1-r0 and_r2-r0-r1_lsl_i add_r0-r2-r2 mvn_r2-r0	unk
mov_r0-r1 add_r0-r2-r0 sub_r1-r0-r2_lsl_i orr_r3-r3-r1_lsr_i sub_r1-r3-r0_ror_i	add_r0-r2-r1 sub_r1-r0-r2_lsl_i orr_r3-r3-r1_lsr_i sub_r1-r3-r0_ror_i
tst_r0-r1 rsb_eq_r2-r1-r3_lsl_i add_r0-r3-r2 sub_r0-r0-r2	asr_r0-r3_i
mov_r0-r1 and_r1-r0-r2_ror_i add_r2-r3-r1 eor_r1-r2_i	and_r1-r1-r2_ror_i add_r2-r3-r1 eor_r1-r2_i
mov_r0-r1 orr_r1-r2-r0 add_r3-r3_i rsb_r1-r1-r3_asr_i sub_r3-r1-r2	add_r3-r3_i orr_r1-r2-r1 rsb_r1-r1-r3_asr_i sub_r3-r1-r2
rsb_r0-r1-r2_lsl_i rsb_r2-r1-r0_ror_i mov_r1-r0 orr_r3-r2-r1 add_r0-r3-r3	rsb_r0-r1-r2_lsl_i rsb_r2-r1-r0_asr_i orr_r3-r2-r0 add_r0-r3-r3
mvn_r0-r1 eor_r2-r2-r0 and_r3-r3-r2 orr_r1-r3-r2 mvn_r3-r1	eor_r3-r1-r2
rsb_r0-r0-r1 mov_r2-r1 eor_r3-r2-r0 add_r2-r2-r2 add_r1-r2-r3	rsb_r0-r0-r1 eor_r3-r1-r0 add_r2-r1-r1 add_r1-r2-r3
eor_r0-r1-r2 eor_r3-r3-r0 sub_r0-r1-r3 add_r3-r0-r3	add_r3-r1_i
cmp_r0-r1 mvn_lt_r2-r0 mvn_ge_r2-r0 and_r1-r0-r2 sub_r0-r1-r2	add_r0-r0_i
mvn_r0-r1 orr_r2-r2-r0_lsl_i mov_r1-r3 and_r3-r2-r1 eor_r0-r3-r2	mvn_r0-r1 orr_r2-r2-r0_lsl_i and_r3-r2-r3 eor_r0-r3-r2
sub_r0-r1-r2 and_r3-r1-r0 add_r2-r2-r3 add_r0-r3-r2 mvn_r3-r0	sub_r0-r1-r2 and_r3-r1-r0 add_r0-r2-r3_lsl_i mvn_r3-r0
add_r0-r1-r0 rsb_r2-r0_i mvn_r0-r2 eor_r1-r0-r1 orr_r1-r1-r0	add_r0-r1-r0 rsb_r2-r0_i unk
mvn_r0-r1 sub_r2-r0-r3 eor_r0-r2-r3 mvn_r1-r0	add_r0-r1-r3 eor_r1-r0-r3
orr_r0-r1_i add_r0-r0-r0 and_r2-r0-r2 rsb_r1-r2-r0	orr_r0-r1_i add_r0-r0-r0 bic_r1-r0-r2
add_r0-r1-r0 sub_r2-r2-r0 add_r2-r2-r2 add_r3-r2-r1	rsb_r3-r1-r2_lsl_i sub_r3-r3-r0_lsl_i
add_r0-r1-r1_ror_i add_r0-r0-r2 mov_r1-r0 orr_r3-r3-r1	add_r0-r1-r1_ror_i add_r0-r0-r2 orr_r3-r3-r0
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 and_r0-r1-r3	bic_r0-r3-r2
mov_r0-r1 orr_r0-r0-r2_lsr_i mvn_r3-r0 mvn_r1-r0 sub_r2-r1-r3	bic_r2-r1-r1
add_r0-r1-r0 eor_r0-r2-r0 add_r0-r2-r0 mov_r2-r0	add_r0-r1-r0 eor_r0-r2-r0 add_r2-r0-r2
and_r0-r1-r2 mvn_r2-r0 mov_r3-r2 rsb_r3-r2-r3_lsl_i	and_r0-r1-r2 mvn_r2-r0 rsb_r3-r2-r2_lsl_i
add_r0-r0-r1 mov_r2-r1 eor_r1-r2-r0 mov_r2-r1	add_r2-r0-r1 eor_r2-r1-r2
rsb_r0-r1-r2_lsl_i rsb_r3-r2-r0 sub_r0-r0-r3 eor_r1-r0-r3	rsb_r0-r1-r2_lsl_i rsb_r3-r2-r0 eor_r1-r2-r3
tst_r0-r1 add_ne_r2-r1-r1 sub_r1-r2-r1 add_r1-r1-r1	tst_r0-r1 rsb_ge_r1-r1-r2 add_r1-r1-r1
mov_r0-r1 and_r0-r1-r0 sub_r2-r0-r2 mvn_r0-r2	sub_r2-r1-r2 mvn_r0-r2
tst_r0_i mov_ne_r0-r1 mvn_eq_r0-r1 eor_r2-r1-r0 orr_r3-r1-r2	tst_r0_i mvn_ls_r0-r1 mov_ne_r0-r1 orr_r3-r1-r0
sub_r0-r0-r1 add_r1-r0-r2 eor_r3-r2-r1_lsl_i eor_r1-r3-r2	sub_r0-r0-r1 add_r1-r0-r2 add_r1-r1-r1
tst_r0_i sub_eq_r0-r1-r2 orr_r1-r3-r0 rsb_r3-r1-r2_lsl_i add_r3-r3-r1	mov_r3-r2_lsl_i
tst_r0_i orr_ne_r1-r1-r2_lsr_i orr_eq_r1-r0-r3 rsb_r2-r1_i add_r1-r2-r1 rsb_r0-r0-r1_lsr_i	and_r2-r3_i rsb_r0-r0-r2_lsr_i
and_r0-r1-r2 mvn_r2-r1 eor_r3-r0-r2_ror_i add_r0-r3-r2 sub_r2-r2-r0	and_r0-r1-r2 mvn_r2-r1 eor_r3-r0-r2_ror_i rsb_r2-r3_i
rsb_r0-r1-r2_asr_i mov_r1-r0 eor_r1-r2-r1_ror_i add_r0-r1-r3	rsb_r0-r1-r2_asr_i eor_r1-r2-r0_ror_i add_r0-r1-r3
sub_r0-r1-r2_ror_i orr_r0-r2-r0 eor_r0-r2-r0 orr_r0-r2-r0	sub_r0-r1-r2_ror_i orr_r0-r0-r2
add_r0-r1-r2 mov_r1-r0 sub_r2-r2-r1 rsb_r1-r2-r0_lsr_i	add_r2-r1-r2 add_r1-r1-r2_lsr_i
sub_r0-r1-r2 add_r1-r3-r0 sub_r1-r1-r0_asr_i mov_r3-r1	sub_r0-r1-r2 add_r1-r3-r0 sub_r3-r1-r0_asr_i
mov_r0-r1 add_r2-r3_i sub_r2-r3-r2 sub_r3-r0-r2	add_r3-r1_i
and_r0-r0-r1 add_r2-r0-r2_lsl_i add_r0-r2-r3 sub_r3-r0-r3	and_r3-r0-r1 sub_r3-r3-r2_lsl_i
mov_r0-r1 sub_r2-r1-r0_lsl_i eor_r2-r2-r0 sub_r0-r1-r0_lsl_i add_r0-r0-r2	mov_r0-r1
rsb_r0-r1-r2_ror_i rsb_r2-r1-r0_ror_i add_r3-r3-r2 rsb_r1-r2-r3	add_r3-r3-r2 rsb_r1-r2-r3
cmp_r0-r1 mov_cc_r0-r1 rsb_r0-r0-r2 mov_r3-r1 orr_r2-r0-r3 sub_r0-r1-r2	cmp_r0-r1 mov_cc_r0-r1 rsb_r0-r0-r2 orr_r2-r0-r1 sub_r0-r1-r2
rsb_r0-r1-r2 sub_r2-r0-r2 rsb_r2-r2-r3_ror_i mov_r1-r2 and_r3-r1-r3	rsb_r2-r1_i rsb_r2-r2-r3_ror_i and_r3-r2-r3
mvn_r0-r1 mvn_r2-r0 mov_r0-r2 orr_r2-r2-r0	and_r2-r1-r1
mov_r0-r1 rsb_r1-r0-r2_lsl_i eor_r3-r1-r0_lsr_i orr_r2-r1-r3	rsb_r0-r1-r2_lsl_i orr_r2-r0-r1_lsr_i
mov_r0-r1 add_r2-r1-r0 and_r3-r3-r0 mov_r0-r2 sub_r2-r0-r3	bic_r0-r1-r3 add_r2-r0-r1
rsb_r0-r1-r2 sub_r2-r0-r1 sub_r2-r1-r2 mvn_r1-r2	rsb_r0-r1-r2 rsb_r2-r0-r1_lsl_i mvn_r1-r2
rsb_r0-r1-r2_ror_i mov_r1-r2 and_r1-r1-r0_ror_i rsb_r1-r3-r1_ror_i	rsb_r0-r1-r2_ror_i and_r1-r2-r0_ror_i rsb_r1-r3-r1_ror_i
tst_r0_i rsb_ne_r0-r0-r1_ror_i add_eq_r0-r0-r1 sub_r0-r2-r0 sub_r2-r0-r2 sub_r0-r2-r0	rsb_r0-r2_i
mov_r0-r1 orr_r2-r1-r0 rsb_r0-r0-r2_lsl_i add_r0-r2-r0_lsr_i	rsb_r0-r1-r1_lsl_i add_r0-r1-r0_lsr_i
mvn_r0-r1 orr_r1-r0_i mvn_r2-r0 rsb_r3-r1-r2_lsl_i and_r0-r3_i	mov_r0_i
cmp_r0-r1 rsb_cc_r2-r0-r2_asr_i rsb_cs_r2-r0-r1_asr_i and_r1-r0-r2 rsb_r1-r1-r2_lsl_i rsb_r0-r2-r1_lsl_i	rsb_r2-r0-r2_asr_i cmp_r0-r1 rsb_cs_r2-r0-r1_asr_i and_r1-r0-r2 rsb_r0-r2-r1_lsl_i
add_r0-r1-r1 sub_r2-r1-r2 add_r2-r3-r2 eor_r3-r2_i rsb_r1-r3-r0	sub_r2-r1-r2 add_r2-r2-r3 eor_r3-r2_i rsb_r1-r3-r1_lsl_i
tst_r0-r1 sub_eq_r1-r0-r2 add_r2-r0-r1 rsb_r3-r2-r1	rsb_r3-r0_i
mov_r0-r1 orr_r1-r1-r0 mvn_r0-r1 add_r2-r0-r0	mvn_r0-r1 add_r2-r0-r0
orr_r0-r1-r0_asr_i rsb_r1-r2-r0 sub_r2-r1-r0 sub_r1-r2-r0	orr_r0-r1-r0_asr_i sub_r2-r2-r2_lsl_i sub_r1-r2-r0
mov_r0-r1 eor_r2-r2-r1_lsr_i sub_r1-r0-r2_lsl_i add_r0-r1-r2 mov_r3-r0	eor_r2-r2-r1_lsr_i add_r3-r2-r1 eor_r3-r3-r2_lsl_i
tst_r0-r1 add_ne_r2-r0-r0 mvn_r1-r2 and_r1-r1-r2	mov_r1_i
mov_r0-r1 eor_r1-r0-r2 rsb_r0-r0-r2_asr_i eor_r3-r0-r1	rsb_r0-r1-r2_asr_i eor_r1-r1-r2 eor_r3-r0-r1
mov_r0-r1 mvn_r1-r2 add_r2-r1-r3 add_r2-r2-r0 add_r2-r3-r2	sub_r0-r1-r2 sub_r1-r0_i add_r2-r1-r3_lsl_i
add_r0-r1-r2_lsr_i rsb_r0-r3-r0_lsl_i mov_r1-r0 eor_r1-r1-r0 eor_r2-r1-r3	orr_r2-r3-r3
eor_r0-r1-r0 add_r2-r3-r1 sub_r1-r2-r0 add_r2-r2-r1	eor_r0-r1-r0 add_r2-r3-r1 rsb_r2-r0-r2_lsl_i
sub_r0-r1-r0 rsb_r0-r2-r0_lsr_i mvn_r1-r0 and_r1-r1-r0	rsb_r0-r2-r0_lsr_i mvn_r1-r0 and_r1-r1-r0
mvn_r0-r1 rsb_r1-r0-r1 sub_r2-r0-r1 sub_r3-r1-r2	mvn_r0-r1 rsb_r1-r0-r1 rsb_r3-r0-r1_lsl_i
cmp_r0-r1 sub_cs_r1-r2-r0 mov_r3-r1 add_r1-r3-r1	cmp_r0-r1 sub_cs_r1-r2-r0 add_r1-r1-r1
eor_r0-r1-r2 mvn_r1-r0 mvn_r2-r1 eor_r1-r0-r2_lsl_i sub_r1-r1-r2	rsb_r1-r1-r2 lsl_r1-r1_i
eor_r0-r1-r0 sub_r2-r1-r0 mov_r3-r2 sub_r0-r3-r0_asr_i	eor_r0-r1-r0 sub_r2-r1-r0 sub_r0-r2-r0_asr_i
mov_r0-r1 rsb_r1-r0-r1 rsb_r0-r0_i and_r1-r0-r1_lsl_i	eor_r1-r0-r0
tst_r0-r1 mov_ne_r0_i mov_eq_r0_i rsb_r2-r1-r2_ror_i sub_r1-r2-r0 mov_r3-r2 add_r2-r1-r3	sub_r0-r1-r2_ror_i mvn_r2-r0_lsl_i
eor_r0-r1-r2 orr_r2-r3-r0_ror_i and_r1-r0-r2_lsl_i sub_r0-r1_i mvn_r2-r0	eor_r0-r1-r2 orr_r2-r3-r0_ror_i and_r2-r0-r2_lsl_i
sub_r0-r1-r0 rsb_r1-r0-r2_lsr_i mvn_r0-r1 mvn_r3-r0 sub_r1-r3-r2	sub_r0-r1-r0 rsb_r1-r0-r2_lsr_i sub_r1-r1-r2
cmp_r0-r1 rsb_ls_r0-r1-r0 add_r1-r0-r1 rsb_r2-r1_i	cmp_r0-r1 rsb_r2-r0_i sub_hi_r2-r2-r1
tst_r0-r1 rsb_ne_r1-r1-r2 mov_r2-r3 add_r2-r2-r1_lsl_i	tst_r0-r1 rsb_ne_r1-r1-r2 add_r2-r3-r1_lsl_i
add_r0-r1-r2_lsr_i rsb_r2-r0-r3_lsl_i sub_r1-r3-r2 add_r2-r2-r1 sub_r0-r3-r2	rsb_r0-r2-r2
tst_r0-r1 mov_ne_r0_i mov_r2-r0 add_r2-r2_i	tst_r0-r1 mov_ne_r0_i add_r2-r0_i
sub_r0-r0-r1 mvn_r2-r0 rsb_r3-r2-r0 eor_r3-r3-r2 rsb_r1-r0-r3_lsl_i	sub_r0-r0-r1 rsb_r1-r0-r0_lsl_i
rsb_r0-r1_i mov_r2-r0 sub_r0-r2-r1_asr_i sub_r3-r1-r0	rsb_r0-r1_i sub_r0-r0-r1_asr_i sub_r3-r1-r0
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r1 mov_r2-r0	mov_r0-r0 mvn_r0-r1 mov_r2-r0
rsb_r0-r1_i orr_r2-r1-r3 mov_r3-r0 orr_r0-r3-r2	rsb_r0-r1_i orr_r2-r1-r3 orr_r0-r0-r2
rsb_r0-r1-r2_lsr_i mvn_r1-r0 and_r2-r1_i orr_r2-r2-r1	sub_r0-r1-r2_lsr_i sub_r2-r0_i
mov_r0-r1 mvn_r2-r3 orr_r2-r3-r2 rsb_r1-r0-r1_lsr_i sub_r0-r1-r2	mov_r0-r1 mvn_r2_i rsb_r1-r0-r1_lsr_i sub_r0-r1-r2
rsb_r0-r1-r2_asr_i rsb_r1-r2-r0_lsl_i mov_r0-r2 orr_r2-r2-r1_ror_i add_r2-r2-r0	rsb_r0-r1-r2_asr_i rsb_r1-r2-r0_lsl_i orr_r0-r2-r1_ror_i add_r2-r2-r0
add_r0-r1-r2_lsl_i orr_r2-r0-r1 and_r3-r2-r1_lsr_i rsb_r3-r3_i	add_r0-r1-r2_lsl_i and_r3-r0-r1_lsr_i rsb_r3-r3_i
tst_r0_i mvn_ne_r0-r1 mov_r2-r0 add_r3-r2-r2	tst_r0_i mvn_ne_r0-r1 add_r3-r0-r0
mov_r0-r1 eor_r1-r2-r0 add_r0-r3-r3 sub_r1-r0-r1_asr_i	add_r0-r3-r3 eor_r1-r1-r2_asr_i eor_r1-r0-r1_lsr_i
cmp_r0-r1 mov_cs_r0_i mov_r2-r1 rsb_r1-r2-r0 mov_r0-r1	cmp_r0-r1 mov_cs_r0_i rsb_r1-r1-r0 mov_r0-r1
rsb_r0-r0-r1_lsr_i sub_r2-r1-r2_ror_i sub_r3-r0-r2_asr_i mov_r1-r3	rsb_r0-r0-r1_lsr_i sub_r2-r1-r2_ror_i sub_r1-r0-r2_asr_i
sub_r0-r1-r2 rsb_r1-r0-r3 orr_r0-r1_i rsb_r2-r2-r0_lsr_i	sub_r0-r1-r2 rsb_r1-r0-r3 rsb_r2-r2-r1_lsr_i
mov_r0-r1 mov_r1-r0 rsb_r0-r2-r0_lsr_i orr_r1-r1-r0	rsb_r0-r2-r1_lsr_i orr_r1-r1-r0
sub_r0-r0-r1 rsb_r1-r0-r1 sub_r2-r3-r1 orr_r1-r1-r2	rsb_r1-r0-r1_lsl_i sub_r2-r3-r1 orr_r1-r1-r2
add_r0-r1-r0 orr_r2-r3-r0 add_r3-r0-r2 add_r0-r3-r0	add_r0-r1-r0 orr_r2-r3-r0 add_r0-r2-r0_lsl_i
mvn_r0-r1 mvn_r2-r0 orr_r0-r2_i add_r0-r3-r0 mvn_r1-r0	mvn_r0-r1_asr_i rsb_r1-r3-r0_lsl_i
cmp_r0-r1 rsb_eq_r2-r0-r2 mov_r1-r2 orr_r1-r2-r1	cmp_r0-r1 rsb_eq_r2-r0-r2 mov_r1-r2
tst_r0-r1 mov_eq_r2-r1 mov_ne_r2-r3 mvn_r3-r2 eor_r2-r3-r2 rsb_r2-r2-r1_lsl_i	mvn_r3-r2 eor_r2-r3-r2 rsb_r2-r2-r1_lsl_i
sub_r0-r1-r2 sub_r1-r0-r2 rsb_r3-r0-r1 sub_r1-r1-r3	sub_r1-r1-r2
sub_r0-r1-r0 add_r1-r0_i mov_r2-r0 eor_r0-r2-r1_ror_i rsb_r1-r0_i	sub_r0-r1-r0 add_r1-r0_i eor_r0-r0-r1_ror_i rsb_r1-r0_i
add_r0-r1-r2_lsr_i eor_r0-r0-r2 mov_r3-r2 sub_r1-r3-r0 rsb_r2-r0-r1_ror_i	add_r0-r1-r2_lsr_i eor_r0-r0-r2 sub_r1-r2-r0 rsb_r2-r0-r1_ror_i
orr_r0-r0-r1 add_r2-r0_i mov_r1-r2 sub_r2-r1-r2 add_r1-r2_i	mov_r1_i
cmp_r0_i mov_ge_r1_i add_r2-r1-r1 orr_r1-r3-r2_lsl_i mvn_r0-r1 eor_r3-r1-r0_lsl_i	rsb_r2-r3_i sub_r3-r3-r2_lsl_i
orr_r0-r1-r0_ror_i mov_r2-r0 orr_r0-r2-r1 orr_r2-r0-r2	orr_r0-r1-r0_ror_i mov_r2-r0
and_r0-r1-r2 and_r2-r0-r3 add_r1-r3-r2 sub_r3-r3-r1	and_r0-r1-r2 and_r2-r0-r3 sub_r3-r2-r2_lsl_i
mov_r0-r1 rsb_r0-r0-r1_lsl_i sub_r2-r0-r3 sub_r1-r3-r2	rsb_r0-r1-r1_lsl_i rsb_r1-r0-r3_lsl_i
and_r0-r1-r2 orr_r1-r0-r1 sub_r1-r3-r1 sub_r3-r1-r0_asr_i add_r0-r3-r3	and_r0-r1-r2 sub_r1-r3-r1 sub_r3-r1-r0_asr_i add_r0-r3-r3
sub_r0-r1_i mov_r2-r0 sub_r1-r3-r1 add_r1-r1-r2 add_r3-r1-r1	sub_r0-r1_i sub_r1-r3_i add_r3-r1-r1
add_r0-r1-r2 sub_r3-r0-r2 rsb_r3-r3-r1_asr_i and_r2-r0-r1_ror_i orr_r0-r2-r3	add_r0-r1-r2 rsb_r3-r1-r1_asr_i and_r2-r0-r1_ror_i orr_r0-r2-r3
orr_r0-r1-r2 sub_r2-r0-r2 mov_r3-r0 rsb_r2-r2-r3_lsr_i	orr_r0-r1-r2 sub_r2-r0-r2 rsb_r2-r2-r0_lsr_i
mov_r0-r1 orr_r0-r0-r1 mov_r2-r3 sub_r2-r0-r2 sub_r1-r2-r0	rsb_r1-r3_i
add_r0-r1-r1 add_r1-r0_i rsb_r2-r1-r3 mvn_r1-r2 sub_r0-r1-r2	add_r0-r1-r1 add_r1-r0_i rsb_r2-r1-r3 mvn_r0-r2_lsl_i
cmp_r0-r1 mov_ne_r2-r1_ror_i add_r3-r2-r0_lsl_i sub_r3-r2-r3	add_r3-r2-r0_lsl_i sub_r3-r2-r3
rsb_r0-r0-r1_lsr_i and_r2-r3-r0_ror_i mvn_r1-r3 eor_r0-r1-r2 rsb_r1-r2-r0	mvn_r1-r3
tst_r0_i mov_eq_r1_i mov_r2-r1 orr_r3-r2_i rsb_r1-r3-r1_asr_i	tst_r0_i mov_ge_r1_i orr_r3-r1_i rsb_r1-r3-r3_asr_i
cmp_r0-r1 mvn_ls_r0-r1 mvn_hi_r0-r1 sub_r1-r2-r0	cmp_r0-r1 mvn_r0-r1 sub_r1-r2-r0
and_r0-r1-r2 eor_r3-r1-r3 rsb_r1-r0-r3 add_r3-r1-r0	eor_r3-r1-r3
cmp_r0-r1 mov_eq_r1-r2 add_r2-r1-r1_lsr_i and_r2-r2-r1 mov_r3-r2 add_r0-r3-r3	cmp_r0-r1 mov_eq_r1-r2 add_r2-r1-r1_lsr_i and_r2-r2-r1 add_r0-r2-r2
mov_r0-r1 add_r2-r0_i mvn_r0-r2 mov_r3-r0 orr_r2-r3-r2	mvn_r2_i
and_r0-r1-r2 add_r3-r0-r2_asr_i rsb_r2-r1-r3 add_r3-r2-r1	and_r0-r1-r2 add_r3-r0-r2_asr_i
rsb_r0-r0-r1_asr_i orr_r2-r3-r0 rsb_r1-r0-r2_lsl_i rsb_r2-r0-r1_lsl_i	rsb_r0-r0-r1_asr_i rsb_r2-r0-r0_lsl_i
tst_r0_i mov_eq_r1_i rsb_eq_r1-r2-r0_ror_i mov_r0-r2 rsb_r3-r1-r2_lsr_i eor_r2-r3-r1 and_r3-r0-r2_ror_i	tst_r0_i rsb_ge_r1-r2-r0_lsr_i mov_r0-r2 rsb_r3-r1-r2_lsr_i eor_r2-r3-r1 and_r3-r0-r2_ror_i
tst_r0-r1 sub_eq_r2-r3-r0 and_r3-r2-r1_lsl_i sub_r2-r1-r3 rsb_r3-r2-r3	orr_r1-r1-r1 sub_r3-r1-r1_lsl_i
tst_r0-r1 add_ne_r2-r1-r1 mov_r1-r3 add_r0-r1-r2	tst_r0-r1 add_ne_r2-r1-r1 add_r0-r3-r2
mov_r0-r1 add_r1-r1-r0_ror_i add_r2-r1-r1 add_r1-r2-r2_lsr_i add_r2-r1-r3_asr_i	add_r1-r1-r1_ror_i add_r2-r1-r1 add_r1-r2-r2_lsr_i add_r2-r1-r3_asr_i
tst_r0_i add_ne_r0-r1-r2 mov_r2-r0 rsb_r2-r2-r0	rsb_r2-r2-r2
cmp_r0_i and_ne_r0-r1-r2_lsl_i and_eq_r0-r3-r0_lsr_i rsb_r2-r0_i add_r3-r2-r0	mov_r3_i
and_r0-r0-r1 add_r0-r2-r0 mov_r1-r2 orr_r0-r0-r1	and_r0-r0-r1 add_r0-r2-r0 orr_r0-r0-r2
mov_r0-r1 add_r2-r0_i sub_r3-r1-r0_lsl_i add_r2-r2_i sub_r0-r2-r3	mvn_r2_i rsb_r0-r2-r1_lsl_i
mvn_r0-r1 eor_r0-r0-r1 sub_r2-r0-r1_lsl_i sub_r1-r0-r2	add_r1-r1-r1
tst_r0-r1 mov_eq_r2_i sub_r1-r0-r2 add_r2-r1-r2	mov_r2-r0
cmp_r0_i sub_lt_r0-r1-r2 rsb_r2-r0-r2_asr_i add_r1-r3-r3_asr_i orr_r2-r2-r1 mov_r0-r2	sub_r3-r3-r3_lsr_i cmp_r0_i sub_lt_r0-r1-r2 rsb_r2-r0-r2_asr_i orr_r0-r2-r3
add_r0-r1-r2 sub_r3-r0-r2 rsb_r2-r2-r3_asr_i eor_r0-r2-r0_lsr_i	add_r0-r1-r2 rsb_r2-r2-r1_asr_i eor_r0-r2-r0_lsr_i
mvn_r0-r1 eor_r1-r0-r2_ror_i orr_r0-r1-r0 sub_r1-r1-r0_lsl_i	rsb_r0-r1-r2_ror_i rsb_r1-r0_i
tst_r0-r1 mov_ne_r0-r1_asr_i mov_r2-r0 orr_r2-r3-r2	tst_r0-r1 mov_ne_r0-r1_asr_i orr_r2-r3-r0
rsb_r0-r1-r2_ror_i orr_r1-r3-r1 eor_r0-r0-r1 orr_r1-r0-r1 eor_r2-r3-r1	rsb_r0-r1-r2_ror_i orr_r1-r0-r1 bic_r2-r1-r3
add_r0-r1-r2 orr_r3-r0-r3_lsl_i eor_r3-r2-r3 mov_r0-r3	add_r0-r1-r2 orr_r0-r0-r3_lsl_i eor_r0-r2-r0
mov_r0-r1 mov_r2-r1 mov_r3-r0 sub_r2-r2-r3	rsb_r2-r2-r2
mov_r0-r1 orr_r2-r3-r1_lsr_i sub_r3-r3-r0 sub_r0-r2-r3	orr_r2-r3-r1_lsr_i sub_r3-r3-r1 sub_r0-r2-r3
rsb_r0-r1_i rsb_r2-r3-r0_asr_i mvn_r1-r2 sub_r2-r3-r1	mvn_r3_i add_r1-r3-r1 lsr_r2-r1_i
and_r0-r1-r2 add_r3-r1_i add_r0-r0-r3 rsb_r3-r0-r2 and_r2-r3_i	orr_r2-r2-r1 add_r3-r2_i and_r2-r3_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 tst_r1_i add_ne_r1-r1-r1 mvn_r3-r1	mvn_r1-r2 tst_r1_i add_ne_r1-r1-r1 mvn_r3-r1
cmp_r0-r1 mvn_ls_r0-r1 mvn_hi_r0-r1 rsb_r1-r0-r1_lsr_i	mvn_r0-r1 rsb_r1-r0-r1_lsr_i
orr_r0-r1-r0 orr_r1-r0_i mvn_r2-r0 mvn_r3-r1 eor_r0-r3-r2	orr_r0-r0-r1 unk mvn_r0-r1
and_r0-r0-r1 mov_r2-r0 eor_r1-r2-r3 orr_r2-r1-r0	and_r0-r0-r1 orr_r2-r3-r0
cmp_r0_i sub_eq_r1-r2-r1_ror_i add_r3-r2-r1 mov_r2-r3 add_r0-r2-r2	cmp_r0_i sub_eq_r1-r2-r1_ror_i add_r3-r2-r1 add_r0-r3-r3
cmp_r0-r1 orr_hi_r0-r0-r1 mov_r2-r1 rsb_r2-r0-r2_lsl_i add_r3-r2_i	cmp_r0-r1 orr_hi_r0-r0-r1 rsb_r2-r0-r1_lsl_i add_r3-r2_i
mov_r0-r1 mvn_r2-r0 and_r3-r2-r0 rsb_r0-r2-r3	add_r0-r1_i
and_r0-r1-r0 mov_r2-r1 mov_r3-r2 add_r0-r0_i and_r2-r3-r0	and_r0-r0-r1 add_r0-r0_i and_r2-r1-r0
sub_r0-r1_i rsb_r2-r0-r3 add_r3-r0-r0 rsb_r3-r2-r3_lsl_i orr_r2-r0-r3_lsr_i	sub_r0-r1_i rsb_r2-r0-r3 rsb_r3-r2-r0_lsl_i orr_r2-r0-r3_lsr_i
rsb_r0-r1-r0 sub_r0-r0-r2 add_r0-r0-r2 eor_r0-r0-r1_lsl_i	sub_r0-r0-r1 eor_r0-r0-r1_lsl_i
tst_r0-r1 mov_ne_r1_i mov_r2-r1 and_r1-r2-r0_lsl_i	tst_r0-r1 mov_ne_r1_i and_r1-r1-r0_lsl_i
add_r0-r1-r2 sub_r3-r1-r2 rsb_r3-r3-r0 sub_r3-r3-r1 mvn_r2-r3	mvn_r0-r2_lsl_i add_r2-r0-r1
rsb_r0-r0-r1 rsb_r1-r0-r1_asr_i mov_r2-r0 add_r3-r1-r2 and_r3-r3-r2	rsb_r0-r0-r1 and_r3-r0-r1_asr_i
add_r0-r0-r1_ror_i rsb_r2-r1-r0_asr_i mov_r1-r0 orr_r0-r1-r2 add_r2-r2-r0	add_r0-r0-r1_ror_i rsb_r2-r1-r0_asr_i orr_r0-r0-r2 add_r2-r2-r0
cmp_r0-r1 sub_cc_r2-r2-r3_lsl_i and_r0-r3-r2 and_r3-r0-r2	cmp_r0-r1 sub_cc_r2-r2-r3_lsl_i and_r3-r2-r3
add_r0-r0-r1_ror_i rsb_r2-r0-r2_lsr_i and_r2-r1-r2 orr_r0-r1-r2 sub_r0-r0_i	sub_r0-r1_i
add_r0-r1-r1_lsl_i mvn_r1-r0 add_r0-r1_i mov_r2-r0	add_r0-r1-r1_lsl_i mvn_r1-r0 add_r2-r1_i
mov_r0-r1 add_r2-r1-r0_ror_i sub_r0-r0-r1 add_r2-r2-r0	add_r2-r1-r1_ror_i
mvn_r0-r1 sub_r1-r0-r2 and_r2-r2-r1 sub_r1-r0-r2	add_r0-r1-r2 unk
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i sub_r2-r3-r0 and_r0-r2-r1_ror_i eor_r0-r1-r0 mov_r1-r0_lsl_i	tst_r0-r1 mov_ne_r1_i mov_eq_r1_i and_r0-r2-r1_ror_i eor_r0-r1-r0 mov_r1-r0_lsl_i
rsb_r0-r1-r0_lsr_i add_r1-r2-r0 add_r2-r1-r0 sub_r1-r0-r2	sub_r0-r2-r0_asr_i sub_r1-r1-r0
mov_r0-r1 rsb_r2-r0-r2_asr_i rsb_r3-r0-r2 rsb_r1-r0-r3_lsl_i	mov_r0-r2_lsr_i rsb_r1-r1-r0_lsl_i
sub_r0-r0_i mov_r1-r0 mov_r2-r1 and_r3-r2-r0 sub_r3-r3-r0	bic_r3-r0-r0
tst_r0-r1 rsb_eq_r0-r2-r3_lsl_i mvn_r1-r0 mvn_r0-r1	tst_r0-r1 rsb_eq_r0-r2-r3_lsl_i
tst_r0-r1 rsb_eq_r0-r1_i orr_r2-r1-r0 and_r3-r2-r1 rsb_r2-r1-r3_lsl_i rsb_r3-r1-r2	rsb_r2-r1-r1_lsl_i rsb_r3-r1-r2
and_r0-r1-r2_ror_i and_r0-r0-r1 mov_r1-r0 rsb_r3-r0-r1	bic_r3-r1-r1
orr_r0-r1-r2_lsl_i eor_r2-r3-r0 add_r3-r2-r2 eor_r1-r3_i	eor_r2-r3-r1 add_r3-r2-r2 eor_r1-r3_i
mov_r0-r1 mov_r1-r0 eor_r2-r3-r1 rsb_r1-r1-r2_asr_i eor_r2-r1-r2_lsl_i	eor_r2-r3-r1 rsb_r1-r1-r2_asr_i eor_r2-r1-r2_lsl_i
mvn_r0-r1 and_r1-r1-r0 mvn_r2-r1 orr_r0-r2-r1	mvn_r0_i
tst_r0-r1 add_ne_r2-r0-r2_asr_i sub_ne_r2-r0-r3 add_r2-r1-r2	tst_r1-r0 sub_ne_r2-r0-r3 add_r2-r1-r2
mvn_r0-r1 mvn_r1-r0 sub_r1-r1-r0 add_r2-r1-r1	mvn_r0-r1 sub_r1-r1-r0 add_r2-r1-r1
sub_r0-r1-r2 mvn_r3-r2 and_r0-r3-r0 and_r0-r3-r0	sub_r0-r1-r2 bic_r0-r0-r2
and_r0-r1_i and_r1-r0-r1 add_r0-r2-r2 sub_r1-r0-r1 and_r2-r1-r2	and_r0-r1_i rsb_r1-r0-r2_lsl_i and_r2-r1-r2
mvn_r0-r1 mov_r2-r0 mvn_r1-r2 add_r0-r1-r1	add_r0-r1-r1
orr_r0-r0-r1_lsl_i rsb_r2-r2-r1_asr_i sub_r2-r2-r0 sub_r3-r3-r2 mov_r2-r3	orr_r0-r0-r1_lsl_i rsb_r2-r2-r1_asr_i sub_r2-r2-r0 rsb_r2-r2-r3
orr_r0-r1-r0_lsl_i sub_r1-r2-r0 mov_r2-r0 rsb_r3-r1-r2_asr_i	orr_r0-r1-r0_lsl_i sub_r1-r2-r0 rsb_r3-r1-r0_asr_i
mvn_r0-r1 sub_r1-r2-r3 and_r3-r1-r3 mov_r1-r3 sub_r1-r0-r1	mvn_r0-r1 sub_r1-r2-r3 and_r3-r1-r3 sub_r1-r0-r3
orr_r0-r1-r2_ror_i rsb_r1-r3-r0_lsl_i add_r0-r1-r0_lsr_i mvn_r2-r0	orr_r0-r1-r2_ror_i rsb_r0-r3-r0_ror_i mvn_r2-r0
add_r0-r1-r2 orr_r2-r2_i sub_r3-r2_i rsb_r2-r0-r1_ror_i add_r3-r3-r2	add_r0-r1-r2 bic_r3-r2_i rsb_r2-r0-r1_ror_i add_r3-r3-r2
sub_r0-r0-r1_lsr_i orr_r2-r2-r0 rsb_r0-r2_i and_r1-r0-r2 sub_r0-r0-r1	sub_r0-r0-r1_lsr_i orr_r2-r2-r0 rsb_r0-r2_i bic_r0-r0-r2
rsb_r0-r1-r0_asr_i eor_r0-r0-r2 mov_r3-r2 add_r0-r3-r0	rsb_r0-r1-r0_asr_i eor_r0-r0-r2 add_r0-r2-r0
mov_r0-r1 sub_r2-r2-r0_lsr_i sub_r3-r2-r3 and_r1-r3_i	sub_r2-r2-r1_lsr_i sub_r3-r2-r3 and_r1-r3_i
and_r0-r1-r2 sub_r3-r1-r0 rsb_r0-r1-r0 sub_r0-r3-r0	bic_r3-r1-r2 mov_r0-r3_lsl_i
rsb_r0-r1-r0_ror_i mov_r1-r0 rsb_r1-r1_i sub_r2-r1-r3	rsb_r0-r1-r0_ror_i rsb_r1-r0_i sub_r2-r1-r3
and_r0-r1-r0 mov_r2-r0 mvn_r3-r1 rsb_r1-r1-r3_lsr_i add_r0-r2-r1	and_r0-r1-r0 mvn_r3-r1 rsb_r1-r1-r3_lsr_i add_r0-r0-r1
rsb_r0-r0-r1_lsl_i add_r2-r0-r2 rsb_r3-r2-r0_lsl_i add_r1-r3-r1	rsb_r0-r0-r1_lsl_i sub_r3-r0-r2 add_r1-r3-r1
mvn_r0-r1 and_r2-r1-r0 rsb_r0-r1-r3_lsl_i rsb_r2-r0-r2 rsb_r0-r2_i	add_r1-r1-r3_lsl_i rsb_r0-r1_i
sub_r0-r1-r2 mov_r1-r0 orr_r3-r2-r1 sub_r2-r3-r0 eor_r2-r2-r3	sub_r2-r1-r2
tst_r0-r1 add_ne_r0-r1-r0 orr_r2-r0-r1 rsb_r1-r2-r1	add_r3-r0-r1 bic_r0-r3-r1 orr_r2-r0-r1 rsb_r1-r2-r1
sub_r0-r1-r2_lsl_i add_r2-r0-r3_lsr_i rsb_r0-r0-r2 rsb_r2-r0-r2	sub_r2-r1-r2_lsl_i
add_r0-r1-r2_lsr_i and_r2-r0-r1_lsr_i and_r2-r2-r1 and_r2-r2-r1	add_r0-r1-r2_ror_i and_r2-r0-r1_lsr_i and_r2-r2-r1
mov_r0-r1 rsb_r2-r1-r0 sub_r3-r1-r2_lsl_i add_r2-r3-r1	add_r2-r1-r1
and_r0-r0-r1 add_r2-r1-r1 orr_r0-r2-r0 orr_r3-r0-r2_lsl_i	add_r2-r1-r1 and_r0-r0-r1 orr_r3-r0-r2
rsb_r0-r1-r2_lsl_i rsb_r3-r3_i add_r3-r0-r3 sub_r1-r3-r0_ror_i rsb_r1-r1-r3	rsb_r0-r1-r2_lsl_i ror_r1-r0_i
mov_r0-r1 sub_r2-r3_i orr_r3-r0-r2 rsb_r2-r3-r2_lsr_i	sub_r2-r3_i orr_r3-r1-r2 rsb_r2-r3-r2_lsr_i
rsb_r0-r1-r2_lsl_i sub_r3-r1-r3 add_r1-r0-r3_lsr_i sub_r1-r1-r0 rsb_r1-r1-r0_ror_i	rsb_r0-r1-r2_lsl_i sub_r3-r1-r3 mov_r1-r0_ror_i sub_r1-r1-r3_lsr_i
eor_r0-r1-r2_asr_i mov_r3-r0 sub_r1-r3-r2 add_r3-r2-r1	eor_r3-r1-r2_asr_i
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r0 rsb_r0-r1-r2_ror_i	mvn_r1-r0 rsb_r0-r1-r2_ror_i
eor_r0-r1-r2_asr_i add_r1-r2-r0_lsr_i sub_r3-r2-r0 rsb_r0-r3-r1	eor_r0-r1-r2_asr_i add_r0-r0-r0_lsr_i
mov_r0-r1 sub_r1-r0-r1 orr_r2-r0-r1 rsb_r3-r1-r2_lsl_i sub_r3-r3_i	lsl_r3-r1_i sub_r3-r3_i
cmp_r0-r1 add_cs_r0-r2-r3 mvn_cs_r0-r2 orr_r1-r2-r0 and_r0-r1_i orr_r0-r0-r1	cmp_r0-r1 mvn_cs_r0-r2 orr_r1-r2-r0 and_r0-r1_i orr_r0-r0-r1
tst_r0-r1 add_ne_r1-r2-r1_lsl_i add_ne_r1-r0-r3_asr_i sub_r2-r1-r2	tst_r0-r1 add_ne_r1-r0-r3_asr_i sub_r2-r1-r2
sub_r0-r1-r2 mvn_r1-r2 sub_r2-r0-r1 mvn_r1-r2	mvn_r0_i rsb_r1-r1-r0
add_r0-r1-r2_asr_i rsb_r0-r0_i mov_r3-r0 mov_r0-r3	add_r0-r1-r2_asr_i rsb_r0-r0_i
sub_r0-r1-r2 add_r2-r0-r0_asr_i rsb_r0-r2_i mvn_r3-r0 mov_r2-r3	sub_r0-r1-r2 add_r2-r0-r0_asr_i rsb_r0-r2_i mvn_r2-r0
rsb_r0-r1-r0_lsl_i sub_r1-r1-r0 rsb_r2-r3-r1 eor_r0-r0-r2 mov_r1-r0	rsb_r0-r1-r0_lsl_i sub_r1-r1-r0 rsb_r2-r3-r1 eor_r1-r0-r2
orr_r0-r1_i add_r2-r0-r0 and_r0-r1-r2 add_r1-r1-r1_lsl_i rsb_r0-r0-r1	unk orr_r1-r1-r1_lsl_i and_r0-r1-r2_ror_i
add_r0-r0-r1_ror_i mvn_r2-r3 and_r2-r0-r2 rsb_r3-r2_i sub_r0-r3-r2	add_r0-r0-r1_ror_i bic_r2-r0-r3 rsb_r3-r2_i sub_r0-r3-r2
tst_r0_i mvn_ne_r0-r1 add_r1-r0-r1 rsb_r0-r1-r0	rsb_r0-r1_i
sub_r0-r1-r2 add_r3-r0-r0 rsb_r0-r3_i orr_r1-r0_i	sub_r0-r1-r2 add_r3-r0-r0 rsb_r1-r3_i
tst_r0-r1 mov_ne_r0-r2_lsl_i eor_ne_r0-r1_i mov_r1-r3 orr_r2-r0-r3_lsr_i add_r2-r2-r1_lsr_i	tst_r0-r1 eor_ne_r0-r1_i orr_r2-r0-r3_lsr_i add_r2-r2-r3_lsr_i
and_r0-r1-r0 orr_r1-r0-r1 mvn_r2-r1 rsb_r1-r0-r2	and_r0-r1-r0 mvn_r2-r1 rsb_r1-r0-r2
mvn_r0-r1 add_r2-r1-r1 rsb_r0-r0-r2_ror_i mvn_r3-r0	mvn_r0-r1 sub_r2-r0-r1 add_r3-r0-r2_ror_i
mov_r0-r1 orr_r2-r0-r1_lsl_i add_r3-r2_i sub_r2-r3-r2	mov_r2_i
mov_r0-r1 eor_r2-r0_i sub_r0-r0-r3_lsr_i orr_r2-r2-r0 mvn_r3-r2	eor_r2-r1_i sub_r0-r1-r3_lsr_i orr_r2-r2-r0 mvn_r3-r2
and_r0-r1_i add_r1-r1-r2 mov_r2-r0 rsb_r3-r2-r1 add_r2-r2-r3	add_r2-r1-r2
orr_r0-r1-r0 sub_r2-r3-r0 add_r3-r2-r2 mov_r0-r3 mov_r1-r0	orr_r0-r1-r0 sub_r2-r3-r0 add_r1-r2-r2
tst_r0-r1 add_eq_r0-r0_i add_r1-r1_i orr_r1-r2-r1 rsb_r3-r0-r1_lsl_i	tst_r1-r0 add_ls_r0-r0_i unk rsb_r3-r0-r1_lsl_i
tst_r0-r1 eor_eq_r1-r2-r1 add_r3-r0-r1 eor_r2-r3_i add_r1-r1-r2_asr_i	tst_r0-r1 eor_eq_r1-r2-r1 add_r3-r0-r1 add_r1-r1-r3_asr_i
rsb_r0-r0-r1_asr_i orr_r2-r1-r0_asr_i and_r2-r2_i and_r2-r1-r2 rsb_r1-r1-r2	and_r2-r1_i rsb_r1-r1-r2
cmp_r0-r1 add_ne_r2-r1-r3 add_r0-r2-r3 sub_r0-r0_i rsb_r0-r0-r2	rsb_r0-r3_i
add_r0-r1-r2 rsb_r2-r2-r0_ror_i sub_r3-r2_i rsb_r1-r2-r3	mvn_r3_i add_r1-r3-r3_lsr_i
add_r0-r0-r0 mov_r1-r0 rsb_r2-r3-r1 mvn_r0-r2	add_r0-r0-r0 rsb_r2-r3-r0 mvn_r0-r2
eor_r0-r1-r2 add_r2-r1-r1 sub_r3-r2-r1 rsb_r2-r0-r3_lsl_i add_r3-r2-r1	eor_r0-r1-r2 rsb_r2-r0-r1_lsl_i add_r3-r2-r1
and_r0-r1-r2_ror_i rsb_r3-r0-r2 sub_r0-r2-r3 mov_r1-r0	and_r1-r1-r2_ror_i
and_r0-r0_i mov_r1-r0 rsb_r2-r1-r0_asr_i add_r0-r2-r0	and_r0-r0_i
mov_r0-r1 add_r1-r1_i rsb_r2-r0-r1 sub_r1-r2_i	mov_r2_i sub_r1-r2_i
rsb_r0-r1-r2_asr_i mvn_r1-r0 add_r0-r0-r1 add_r0-r0-r0_asr_i	mvn_r0_i
cmp_r0_i mvn_cc_r1-r2 mvn_cs_r1-r2 add_r2-r1-r0 rsb_r0-r2-r0_asr_i	mvn_r1-r2 add_r2-r1-r0 rsb_r0-r2-r0_asr_i
add_r0-r0-r0 and_r1-r0-r2 mov_r0-r1 mvn_r1-r0	add_r0-r0-r0 and_r1-r0-r2 mvn_r1-r1
tst_r0_i and_ne_r0-r1-r2 eor_r1-r3-r2_asr_i orr_r2-r1-r3 rsb_r1-r2-r0_ror_i	tst_r0_i and_ne_r0-r1-r2 orr_r1-r3-r2_asr_i rsb_r1-r1-r0_ror_i
mvn_r0-r1 add_r1-r0-r0 mov_r2-r1 orr_r0-r0-r2_ror_i orr_r2-r1-r0_lsr_i	mvn_r0-r1 add_r1-r0-r0 orr_r2-r1-r0_lsr_i
add_r0-r1-r1 rsb_r2-r3-r0_lsl_i mvn_r0-r3 sub_r2-r0-r2_lsr_i sub_r2-r3-r2	add_r0-r1-r1 rsb_r2-r3-r0_lsl_i mvn_r0-r2_lsr_i rsb_r2-r0-r3_lsl_i
add_r0-r1-r1 mov_r2-r3 rsb_r2-r3-r2_lsr_i orr_r1-r2-r0_lsl_i	add_r0-r1-r1 rsb_r2-r3-r3_lsr_i orr_r1-r2-r0_lsl_i
cmp_r0-r1 mov_cs_r2_i mvn_r3-r2 eor_r0-r3-r2 sub_r1-r3-r0_asr_i	cmp_r0-r1 mov_cs_r2_i add_r0-r3-r2 sub_r1-r3-r0
sub_r0-r1_i orr_r2-r0-r2_lsr_i mov_r1-r2 mvn_r0-r1	sub_r0-r1-r1_lsl_i bic_r0-r0-r2_lsr_i
and_r0-r0-r1 add_r2-r1_i rsb_r2-r2-r0_lsl_i add_r0-r2-r3 sub_r2-r0-r3	and_r0-r0-r1 add_r2-r1_i rsb_r2-r2-r0_lsl_i
add_r0-r0-r1 mvn_r1-r0 and_r1-r1-r0 orr_r0-r1_i	mov_r0_i
rsb_r0-r0_i and_r1-r0-r1 add_r2-r0_i sub_r1-r1-r2 mvn_r3-r1	rsb_r2-r0_i bic_r3-r2-r1
tst_r0-r1 add_ne_r2-r0-r3 add_eq_r2-r0-r3 sub_r2-r2-r3	mov_r2-r0
rsb_r0-r1-r0_lsl_i rsb_r0-r2-r0 mov_r3-r2 rsb_r3-r0-r3_ror_i orr_r2-r3-r1	rsb_r0-r1-r0_lsl_i rsb_r0-r2-r0 rsb_r3-r0-r2_ror_i orr_r2-r3-r1
sub_r0-r0-r1 rsb_r2-r0-r1 eor_r3-r2-r1 eor_r0-r3-r2	orr_r0-r1-r1
add_r0-r1-r2_lsr_i rsb_r0-r0-r1_asr_i rsb_r3-r0-r2_ror_i mov_r0-r3	add_r0-r1-r2_lsr_i rsb_r0-r0-r1_asr_i rsb_r0-r0-r2_ror_i
tst_r0_i rsb_ne_r1-r2-r1 mvn_r3-r1 mvn_r2-r3 add_r1-r2-r3	mvn_r2-r0 add_r1-r2-r0
and_r0-r1-r2_lsl_i eor_r0-r0-r2 mov_r3-r0 and_r3-r3-r1_asr_i	sub_r0-r2-r2_lsl_i and_r3-r0-r1_asr_i
add_r0-r0-r1 mov_r1-r0 sub_r2-r3-r1_ror_i sub_r3-r2-r3	add_r0-r0-r1 sub_r2-r3-r0_ror_i sub_r3-r2-r3
rsb_r0-r1-r2_asr_i sub_r3-r1-r0_lsl_i sub_r0-r0-r3 sub_r3-r3-r0 and_r3-r3_i	add_r2-r1-r2_ror_i and_r3-r2_i
orr_r0-r1-r0 mov_r2-r1 sub_r1-r2-r0 eor_r3-r1_i add_r3-r3-r3	orr_r0-r1-r0 sub_r1-r1-r0 eor_r3-r1_i add_r3-r3-r3
and_r0-r1-r2 rsb_r3-r0-r2_ror_i add_r2-r3-r2 rsb_r0-r2-r3 add_r3-r0-r0	rsb_r0-r2_i add_r3-r0-r0
eor_r0-r0-r1 orr_r2-r0-r1_asr_i and_r2-r1-r2 orr_r2-r2-r1 rsb_r1-r1-r2_lsr_i	rsb_r1-r1-r1_lsr_i
sub_r0-r1-r0_asr_i mov_r2-r0 add_r3-r2-r2_lsr_i add_r2-r3-r0	sub_r0-r1-r0_asr_i add_r3-r0-r0_lsr_i add_r2-r3-r0
tst_r0_i mov_ne_r1_i and_ne_r1-r2-r0 sub_r2-r1-r3_lsl_i sub_r0-r2-r3	tst_r0_i and_ne_r1-r2-r0 sub_r2-r1-r3_lsl_i sub_r0-r2-r3
add_r0-r0-r1 add_r2-r0-r2 eor_r0-r0-r2 mov_r3-r0 rsb_r2-r2-r3	add_r0-r0-r1 add_r2-r0-r2 eor_r0-r0-r2 rsb_r2-r2-r0
cmp_r0-r1 mvn_ge_r2-r3 mvn_ge_r2-r3 orr_r1-r2-r3 rsb_r0-r1-r2_asr_i eor_r0-r0-r3	cmp_r0-r1 mvn_ge_r2-r3 orr_r1-r2-r3 rsb_r0-r1-r2_asr_i eor_r0-r0-r3
eor_r0-r0-r1 and_r2-r1-r3 mov_r1-r0 add_r1-r1-r0 and_r3-r1-r2	and_r2-r1-r3 eor_r0-r0-r1 add_r1-r0-r0 and_r3-r1-r2
mov_r0-r1 and_r0-r1-r0_lsr_i eor_r2-r2-r0 mvn_r0-r2	and_r0-r1-r1_lsr_i eor_r2-r2-r0 mvn_r0-r2
mvn_r0-r1 mov_r2-r3_lsl_i mov_r3-r0 rsb_r1-r2-r3_asr_i	mov_r2-r3_lsl_i mvn_r0-r1 rsb_r1-r2-r0_asr_i
mov_r0-r1 orr_r2-r2-r0 rsb_r0-r1-r0 rsb_r1-r0-r2 sub_r0-r2-r1	and_r0-r0_i
sub_r0-r1-r2 rsb_r2-r2-r1 mov_r1-r2 add_r0-r1-r0_ror_i add_r3-r0_i	sub_r0-r1-r2 add_r0-r0-r0_ror_i add_r3-r0_i
mvn_r0-r1 rsb_r2-r0-r3 mov_r0-r2 mvn_r3-r0	mvn_r0-r1 rsb_r0-r0-r3 mvn_r3-r0
sub_r0-r1-r2 add_r1-r2-r0 add_r2-r1-r2_lsl_i eor_r1-r0-r2 sub_r1-r1-r0	sub_r0-r1-r2 add_r2-r1-r2_lsl_i eor_r1-r0-r2 sub_r1-r1-r0
rsb_r0-r1_i rsb_r2-r1-r3 add_r0-r0-r2 mov_r1-r0 sub_r1-r1-r3	sub_r0-r3-r1_lsl_i add_r1-r0_i sub_r1-r1-r3
mov_r0-r1 rsb_r1-r2-r0 sub_r3-r1-r2 sub_r3-r0-r3 sub_r3-r3-r0	rsb_r3-r1-r2_lsl_i
add_r0-r1-r1 sub_r1-r0_i add_r0-r2-r0 add_r3-r1-r1 and_r2-r3-r0	add_r0-r1-r1 sub_r1-r0_i add_r0-r2-r0 and_r2-r0-r1_lsl_i
sub_r0-r1-r2 mov_r2-r0 and_r0-r2-r3_asr_i mvn_r2-r0	sub_r0-r1-r2 and_r0-r0-r3_asr_i mvn_r2-r0
sub_r0-r1-r0_ror_i and_r1-r2-r0_ror_i rsb_r2-r0-r1 sub_r2-r2-r0	sub_r0-r1-r0_ror_i and_r1-r2-r0_ror_i sub_r2-r1-r0_lsl_i
add_r0-r1-r2 mov_r2-r1 rsb_r1-r0-r2_lsl_i eor_r1-r1-r2_ror_i add_r3-r1-r2	sub_r1-r1-r2 add_r2-r1-r2 eor_r1-r1-r2_ror_i add_r3-r1-r2
cmp_r0-r1 rsb_hi_r1-r0-r2 add_r0-r1_i rsb_r2-r0-r1	mvn_r2_i
eor_r0-r1-r0 orr_r2-r3-r0 orr_r1-r3-r2 mov_r0-r1	eor_r0-r1-r0 orr_r0-r3-r0
eor_r0-r1-r0 add_r2-r2-r3 rsb_r2-r0-r2_lsr_i sub_r1-r2-r0 mov_r2-r1	eor_r0-r1-r0 add_r2-r2-r3 rsb_r2-r0-r2_lsr_i rsb_r2-r0-r2
add_r0-r1-r1 and_r2-r1-r0 sub_r1-r0_i sub_r1-r1-r2	add_r0-r1-r1 bic_r2-r0-r1 sub_r1-r2_i
tst_r0-r1 orr_ne_r0-r2_i orr_eq_r0-r2_i eor_r0-r0-r1 mvn_r2-r3 add_r3-r2-r3 rsb_r1-r3-r0_ror_i	mov_r1-r1 orr_eq_r0-r2_i eor_r0-r0-r1 mvn_r2-r3 add_r3-r2-r3 rsb_r1-r3-r0_ror_i
add_r0-r1_i sub_r2-r0-r3_ror_i and_r0-r2-r0 eor_r1-r2-r0	add_r0-r1_i sub_r2-r0-r3_ror_i bic_r1-r2-r0
mvn_r0-r1 and_r0-r2-r0 rsb_r1-r2-r1_ror_i rsb_r2-r1-r0_asr_i mvn_r1-r2	bic_r0-r2-r1_asr_i rsb_r1-r2-r1_ror_i rsb_r2-r1-r0_asr_i mvn_r1-r2
eor_r0-r1-r2 add_r1-r2-r0_lsl_i eor_r1-r1-r0 orr_r1-r1-r0	eor_r0-r1-r2 add_r1-r2-r0_lsl_i orr_r1-r1-r0
add_r0-r1-r2 rsb_r1-r1-r3_lsr_i add_r0-r1-r0 rsb_r3-r0-r1	add_r0-r1-r2 add_r0-r1-r0 rsb_r3-r0-r1
sub_r0-r1-r0 sub_r0-r2-r0 add_r0-r0-r3 add_r2-r3-r0 add_r2-r2-r2	sub_r0-r1-r0 sub_r0-r2-r0 add_r2-r0-r3_lsl_i add_r2-r2-r2
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r3 and_r2-r1-r2 add_r3-r2-r2	tst_r1-r0 eor_eq_r0-r3-r0 bic_r2-r1-r0 add_r3-r2-r2
add_r0-r1-r2 rsb_r2-r0-r1_asr_i sub_r2-r0-r2 sub_r2-r2-r0	add_r0-r1-r2 rsb_r2-r0-r1_asr_i rsb_r2-r2_i
rsb_r0-r1-r0_lsr_i add_r0-r2-r0 orr_r3-r0-r3 rsb_r3-r2-r3_asr_i mov_r0-r3	rsb_r0-r1-r0_lsr_i add_r0-r2-r0 orr_r3-r0-r3 rsb_r0-r2-r3_asr_i
tst_r0_i rsb_ne_r1-r1-r0_lsl_i eor_r2-r0-r2_lsr_i mov_r0-r2 add_r0-r1-r0_ror_i and_r0-r0-r2	tst_r0_i eor_r2-r0-r2_lsr_i rsb_ne_r1-r1-r0_lsl_i add_r0-r1-r2_ror_i and_r0-r0-r2
tst_r0-r1 mvn_ne_r2-r0 mvn_ne_r2-r3 and_r2-r2_i	tst_r0-r1 mvn_ne_r2-r3 and_r2-r2_i
add_r0-r1-r2 rsb_r2-r2-r3 sub_r3-r2-r3 orr_r2-r3-r0	add_r0-r1-r2 rsb_r3-r0-r1 orr_r2-r3-r0
tst_r0_i add_eq_r1-r2-r0_ror_i and_r0-r1-r0_lsl_i add_r0-r0-r0_lsr_i add_r0-r0_i	and_r0-r1-r0_lsl_i orr_r0-r0-r0_ror_i add_r0-r0_i
mov_r0-r1 add_r1-r2-r3_lsl_i orr_r3-r0-r1 mov_r2-r3	mov_r0-r1 add_r1-r2-r3_lsl_i orr_r2-r0-r1
mov_r0-r1 mov_r1-r0 rsb_r2-r2-r1_asr_i mov_r0-r2	rsb_r0-r2-r1_asr_i
and_r0-r1-r2 sub_r0-r0-r2 sub_r0-r0-r3 sub_r0-r0_i	unk sub_r0-r0-r3
eor_r0-r1-r0 orr_r2-r1-r2 rsb_r1-r0-r2 add_r2-r1-r0 mvn_r3-r2	orr_r2-r1-r2 mvn_r3-r2
cmp_r0_i orr_lt_r1-r2_i orr_ge_r1-r3_i add_r1-r1-r2 mov_r0-r1 mov_r2-r0	orr_r1-r2_i cmp_r0_i orr_ge_r1-r3_i add_r1-r1-r2 mov_r2-r1
add_r0-r1-r2 add_r1-r3-r0 add_r2-r3-r0 add_r2-r2-r1_ror_i sub_r1-r2-r0	add_r0-r1-r2 add_r2-r3-r0 add_r2-r2-r2_ror_i sub_r1-r2-r0
rsb_r0-r1-r0_lsr_i sub_r2-r3-r0_ror_i rsb_r3-r0-r2_lsr_i rsb_r0-r3-r2_lsr_i	rsb_r0-r1-r0_lsr_i
orr_r0-r1-r0_lsr_i orr_r2-r1-r2_lsr_i sub_r3-r2-r1 add_r1-r2-r0_ror_i add_r3-r1-r3_lsr_i	orr_r0-r1-r0_lsr_i orr_r2-r1-r2_lsr_i add_r1-r2-r0_ror_i orr_r3-r1-r1
and_r0-r1-r2 cmp_r2_i mvn_cc_r2-r0 sub_r1-r2-r0_lsr_i	and_r0-r1-r2 rsb_r3-r2-r2_lsr_i unk sub_r1-r2-r0_lsr_i
and_r0-r1-r2_asr_i add_r0-r0-r0_asr_i mvn_r2-r0 add_r0-r2-r2 mov_r2-r0	and_r0-r1-r2_asr_i add_r0-r0-r0_asr_i mvn_r2-r0 mov_r2-r2_lsl_i
rsb_r0-r0-r1_lsl_i mvn_r2-r0 rsb_r0-r2-r1 add_r3-r2-r0 rsb_r1-r1-r3	sub_r1-r3-r3
tst_r0-r1 rsb_eq_r2-r2-r1 mov_eq_r2-r1 sub_r0-r2-r1 sub_r2-r0-r1_asr_i mvn_r3-r2	tst_r0-r1 mov_ls_r2-r1 sub_r0-r2-r1 sub_r2-r0-r1_asr_i mvn_r3-r2
tst_r0-r1 mov_ne_r2_i eor_r1-r1-r3 add_r0-r1-r2_asr_i and_r1-r0-r1_lsl_i	eor_r1-r1-r3 and_r1-r1-r1_lsl_i
cmp_r0_i sub_ls_r1-r2_i mov_r0-r2 sub_r3-r0-r1_ror_i mvn_r2-r3	cmp_r0_i sub_ls_r1-r2_i sub_r3-r2-r1_ror_i mvn_r2-r3
mov_r0-r1 eor_r2-r2-r0 and_r1-r2-r0 eor_r2-r2-r1 mvn_r3-r2	mov_r0-r1 unk
add_r0-r0-r1 add_r2-r0-r1 add_r0-r0-r0 add_r0-r0-r2	add_r2-r0-r1_lsl_i add_r0-r0-r2_lsl_i
tst_r0_i add_ne_r1-r0-r0_asr_i rsb_ne_r1-r1_i mov_r2-r1 rsb_r0-r2-r1_lsl_i	tst_r0_i add_ne_r1-r0-r0_asr_i rsb_ne_r1-r1_i rsb_r0-r1-r1_lsl_i
sub_r0-r1_i sub_r2-r2-r0 mvn_r1-r0 rsb_r0-r1-r2_lsl_i	rsb_r2-r1-r2_lsl_i sub_r0-r2_i rsb_r0-r2-r0_lsl_i
tst_r0_i sub_ne_r1-r1-r2 and_r3-r1-r3 mov_r0-r3 and_r2-r3-r0_lsl_i sub_r0-r2-r3	tst_r0_i sub_ne_r1-r1-r2 and_r3-r1-r3 and_r2-r3-r3_lsl_i sub_r0-r2-r3
eor_r0-r1_i sub_r1-r0-r2 mov_r3-r2 sub_r0-r3-r1 sub_r2-r0-r1_lsr_i	eor_r0-r1_i sub_r1-r0-r2 sub_r0-r2-r1 sub_r2-r0-r1_lsr_i
sub_r0-r0-r1 add_r1-r0-r0_lsl_i mov_r2-r3 orr_r0-r1-r2 sub_r3-r0_i	sub_r0-r0-r1 add_r1-r0-r0_lsl_i orr_r0-r1-r3 sub_r3-r0_i
and_r0-r0-r1 add_r2-r3-r0 mov_r3-r2 rsb_r0-r0-r3	orr_r0-r3_i
sub_r0-r1-r2 eor_r0-r0-r3 orr_r1-r3-r0 mvn_r2-r1	sub_r0-r1-r2 orr_r1-r3-r0 mvn_r2-r1
orr_r0-r1-r2 add_r1-r0-r0 eor_r3-r3-r1 orr_r2-r2-r3_asr_i mov_r1-r2	orr_r0-r1-r2 add_r1-r0-r0 eor_r3-r3-r1 orr_r1-r2-r3_asr_i
cmp_r0-r1 mvn_lt_r0-r2 mvn_ge_r0-r2 and_r3-r2-r0_lsr_i eor_r3-r3-r1 rsb_r3-r3-r2_lsl_i	mvn_r0-r2 and_r3-r2-r0_lsr_i eor_r3-r3-r1 rsb_r3-r3-r2_lsl_i
rsb_r0-r1-r2_asr_i mov_r1-r0 add_r0-r1-r2 sub_r0-r0_i rsb_r1-r1-r0	rsb_r1-r1-r2_asr_i add_r0-r1-r2 sub_r0-r0_i rsb_r1-r1-r0
tst_r0-r1 add_ne_r1-r2-r0 mvn_r0-r1 mvn_r1-r0 sub_r3-r1-r0	tst_r0-r1 add_ne_r1-r2-r0 mvn_r0-r1 sub_r3-r1-r0
rsb_r0-r1-r2_lsr_i and_r3-r3-r0 mov_r0-r3 orr_r1-r0-r3	rsb_r0-r1-r2_lsr_i and_r1-r0-r3
tst_r0_i rsb_ne_r1-r1-r0_lsr_i mov_r0-r1 add_r0-r1-r0_lsr_i	tst_r0_i rsb_ne_r1-r1-r0_lsr_i add_r0-r1-r1_lsr_i
orr_r0-r1-r2_ror_i sub_r3-r0-r2_lsr_i mov_r0-r3 rsb_r0-r0-r2_asr_i	orr_r0-r1-r2_ror_i rsb_r0-r0_i
tst_r0_i sub_ne_r0-r1-r2_asr_i rsb_ne_r0-r2-r3 orr_r2-r0-r3 mov_r0-r2 sub_r3-r2-r0 rsb_r2-r3_i	mov_r2_i
tst_r0-r1 sub_ne_r2-r1-r3_asr_i sub_eq_r2-r2-r3_ror_i mvn_r0-r2 orr_r0-r0-r2	mvn_r0_i
rsb_r0-r1-r2_lsr_i mov_r2-r0_lsr_i add_r0-r1-r2_asr_i sub_r3-r0-r2	rsb_r0-r1-r2_lsr_i sub_r3-r1-r0_lsr_i
add_r0-r1-r0_ror_i add_r2-r2-r2_ror_i mov_r3-r2 eor_r1-r3-r0 sub_r2-r1-r3	add_r2-r2-r2_ror_i add_r0-r1-r0_ror_i eor_r1-r2-r0 sub_r2-r1-r2
orr_r0-r1-r0 and_r0-r0-r1 add_r2-r2-r2 sub_r2-r0-r2	add_r2-r2-r2 sub_r2-r1-r2
cmp_r0-r1 mov_cc_r0-r2_asr_i rsb_r3-r0-r3_ror_i add_r2-r0-r3 mov_r1-r2	ror_r1-r3_i
sub_r0-r1-r2 add_r2-r3-r0 add_r0-r3-r0 add_r3-r2-r0_asr_i	sub_r0-r1-r2 add_r0-r3-r0 add_r3-r0-r0_asr_i
eor_r0-r1-r0 rsb_r2-r0-r3_lsr_i sub_r1-r3-r0 rsb_r2-r2-r1 mvn_r3-r2	sub_r1-r3-r3_lsr_i mvn_r3-r1
tst_r0-r1 sub_ne_r0-r0-r1_lsl_i sub_eq_r0-r2-r0_asr_i sub_r3-r3-r0_lsl_i	tst_r0-r1 sub_eq_r0-r2-r0_asr_i sub_r3-r3-r0_lsl_i
eor_r0-r1-r0 add_r2-r0-r3_ror_i mov_r3-r2 and_r3-r3-r2_asr_i	eor_r0-r1-r0 add_r2-r0-r3_ror_i and_r3-r2-r2_asr_i
and_r0-r0-r1_lsl_i add_r1-r1-r0 and_r2-r0-r3_lsl_i mov_r3-r2 rsb_r2-r1-r3_asr_i	and_r0-r0-r1_lsl_i add_r1-r1-r0 and_r2-r0-r3_lsl_i rsb_r2-r1-r2_asr_i
cmp_r0-r1 mvn_cc_r1-r2 sub_r2-r0-r3_ror_i eor_r1-r1-r2 add_r0-r2-r1 sub_r2-r0-r1	sub_r2-r0-r3_ror_i
cmp_r0-r1 mov_ls_r1-r2_lsr_i mov_hi_r1-r0_lsl_i and_r0-r3-r1_lsl_i orr_r0-r0-r3	and_r0-r3-r3
mvn_r0-r1 add_r1-r0-r1 mov_r2-r1 rsb_r0-r3-r2_asr_i	mvn_r0-r1 add_r1-r0-r1 rsb_r0-r3-r1_asr_i
tst_r0-r1 add_eq_r2-r2-r1 mov_r3-r2 sub_r0-r3-r2 add_r1-r3-r0	tst_r1-r0 sub_r0-r2-r2 add_ge_r2-r2-r1 add_r1-r2-r0
sub_r0-r1-r0_lsl_i sub_r1-r0-r2 rsb_r2-r3-r1_lsl_i mov_r0-r2	rsb_r0-r2-r1 rsb_r0-r3-r0_lsl_i
tst_r0_i add_ne_r1-r0-r1 sub_r0-r1-r2 mov_r2-r1 and_r0-r0-r2	tst_r0_i add_ne_r1-r0-r1 sub_r0-r1-r2 and_r0-r0-r1
orr_r0-r0-r1_lsr_i sub_r2-r0_i mov_r3-r2 sub_r0-r2-r3 sub_r1-r0_i	sub_r0-r3-r3 sub_r1-r0_i
rsb_r0-r1_i mvn_r1-r0 add_r2-r1-r1_lsr_i sub_r3-r2-r1	rsb_r0-r1_i mvn_r1-r0 mov_r3-r1_lsr_i
add_r0-r1-r2_lsr_i mov_r3-r0 mov_r0-r3 add_r0-r0-r0	add_r0-r1-r2_lsr_i add_r0-r0-r0
mov_r0-r1 rsb_r1-r0-r2_ror_i mvn_r2-r1 mov_r1-r2_asr_i	rsb_r1-r1-r2_ror_i mvn_r2-r1 mov_r1-r2_asr_i
add_r0-r1-r2 and_r3-r2-r0 mov_r2-r3 add_r3-r2-r1_ror_i	add_r0-r1-r2 and_r3-r2-r0 add_r3-r3-r1_ror_i
and_r0-r1-r2_lsr_i orr_r3-r1-r0 rsb_r0-r3-r2_asr_i add_r3-r0-r2 and_r2-r2-r3	rsb_r0-r1-r2_asr_i add_r3-r0-r2 and_r2-r2-r3
sub_r0-r1-r2 mvn_r2-r1 add_r3-r2-r0 sub_r2-r3-r0_lsr_i sub_r2-r2_i	sub_r0-r1-r2 mvn_r3-r2 sub_r2-r3-r0_lsr_i sub_r2-r2_i
cmp_r0-r1 rsb_cs_r1-r1-r2_lsl_i orr_r0-r2-r0_asr_i mov_r2-r1 and_r0-r2-r0 orr_r1-r0-r1	cmp_r0-r1 rsb_cs_r1-r1-r2_lsl_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 and_r1-r2-r1_ror_i add_r2-r3-r1 and_r1-r2-r3	bic_r1-r2-r2_ror_i add_r2-r3-r1 and_r1-r2-r3
cmp_r0_i mov_eq_r0_i add_r1-r0-r2 sub_r3-r1-r2 rsb_r3-r3-r2_asr_i	add_r1-r0-r2 cmp_r0_i sub_r3-r1-r2 rsb_r3-r3-r2_asr_i
rsb_r0-r1-r0 and_r1-r0-r1_lsr_i mvn_r2-r1 sub_r0-r2-r1	add_r0-r1-r0 and_r0-r0-r1_lsr_i mvn_r0-r0_lsl_i
tst_r0_i mov_ne_r0-r1 mov_r2-r3 orr_r0-r2-r0	tst_r0_i mov_ne_r0-r1 orr_r0-r3-r0
add_r0-r1-r0 add_r2-r3_i orr_r1-r2-r0 mov_r2-r1	add_r0-r1-r0 add_r2-r3_i orr_r2-r0-r2
sub_r0-r0-r1 add_r0-r2-r0 sub_r2-r0-r1 add_r1-r0-r2	sub_r0-r0-r1 add_r0-r2-r0 rsb_r1-r1-r0_lsl_i
sub_r0-r1-r2 sub_r2-r0-r3 sub_r1-r2-r3_ror_i add_r0-r1-r3	sub_r0-r1-r2 sub_r0-r0-r3_ror_i
tst_r0_i mvn_eq_r1-r0 mvn_r2-r1 orr_r3-r2-r1	mvn_r3_i
mov_r0-r1 mov_r2-r1 and_r2-r2-r3_ror_i sub_r0-r0-r2_asr_i	and_r0-r1-r3_ror_i sub_r0-r1-r0_asr_i
tst_r0-r1 rsb_ne_r1-r2-r1_ror_i mov_r2-r1 add_r3-r3-r2	tst_r0-r1 rsb_ne_r1-r2-r1_ror_i add_r3-r3-r1
add_r0-r0-r0 rsb_r1-r0_i mov_r2-r1 sub_r1-r2-r0_lsr_i sub_r3-r0-r1	add_r0-r0-r0 rsb_r1-r0_i sub_r1-r1-r0_lsr_i sub_r3-r0-r1
mov_r0-r1 eor_r2-r3-r0_ror_i mov_r0-r2 orr_r1-r0-r2	eor_r2-r3-r1_ror_i mov_r1-r2
rsb_r0-r1-r2 sub_r0-r0_i sub_r1-r2-r1 orr_r3-r1-r0_ror_i add_r0-r3-r3	sub_r1-r2-r1 sub_r0-r1_i orr_r3-r1-r0_ror_i add_r0-r3-r3
add_r0-r1_i mvn_r2-r0 and_r0-r3-r2 mov_r2-r0	add_r0-r1_i bic_r2-r3-r0
rsb_r0-r1-r0_lsl_i mov_r2-r0_asr_i orr_r1-r2-r0_lsl_i sub_r3-r2-r1_asr_i mov_r0-r3	sub_r2-r1-r0_lsl_i and_r0-r1-r2_lsr_i
mov_r0-r1_ror_i sub_r2-r3_i eor_r0-r0-r2 mov_r1-r0	sub_r0-r3_i eor_r1-r0-r1_ror_i
add_r0-r1-r2 and_r1-r1_i mov_r3-r0 and_r1-r1_i orr_r1-r3-r1_lsr_i	add_r1-r1-r2
orr_r0-r1-r0 mvn_r2-r3 and_r1-r2-r0 add_r2-r1-r1	orr_r0-r1-r0 bic_r1-r0-r3 add_r2-r1-r1
orr_r0-r1-r2_asr_i eor_r3-r3-r0_ror_i sub_r2-r0-r3_asr_i mvn_r1-r2 eor_r0-r2-r1	mvn_r0_i
rsb_r0-r1_i mov_r2-r3 orr_r2-r2-r3 sub_r2-r2-r0 sub_r1-r2-r3_ror_i	rsb_r0-r1_i sub_r2-r3-r0 sub_r1-r2-r3_ror_i
mvn_r0-r1 and_r2-r1-r0_ror_i add_r1-r2-r2 add_r3-r1_i	bic_r2-r1-r1_ror_i add_r1-r2-r2 add_r3-r1_i
cmp_r0-r1 mvn_cc_r0-r1 mvn_cs_r0-r1 and_r1-r1-r0	mov_r1_i
mov_r0-r1 sub_r0-r2-r0 add_r1-r1-r0 eor_r3-r1-r3	eor_r3-r2-r3
eor_r0-r1-r0 mov_r2-r0 sub_r2-r1-r2 sub_r2-r2-r3	eor_r0-r1-r0 sub_r2-r1-r0 sub_r2-r2-r3
mov_r0-r1 orr_r2-r0-r3 and_r2-r2-r3 rsb_r0-r2-r1_lsr_i	rsb_r0-r3-r1_lsr_i
mov_r0-r1 sub_r0-r2-r0 orr_r3-r0-r2_lsr_i add_r2-r3-r2 rsb_r0-r2-r0_lsl_i	sub_r0-r2-r1 orr_r3-r0-r2_lsr_i add_r2-r3-r2 rsb_r0-r2-r0_lsl_i
add_r0-r1-r0 mvn_r2-r0 eor_r3-r1-r2 eor_r0-r1-r3 eor_r0-r0-r1	add_r0-r1-r0 mvn_r2-r0 eor_r0-r2-r1
cmp_r0-r1 mvn_ne_r2-r1 rsb_r2-r2-r1_lsl_i mov_r1-r2 rsb_r0-r1_i orr_r0-r1-r0	cmp_r0-r1 mvn_ne_r2-r1 rsb_r2-r2-r1_lsl_i rsb_r0-r2_i orr_r0-r2-r0
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r2 orr_r3-r2-r3 rsb_r3-r3-r1_ror_i mov_r0-r3	mvn_r1-r2 orr_r3-r2-r3 rsb_r3-r3-r1_ror_i mov_r0-r3
tst_r0_i sub_ne_r1-r0-r1 rsb_r1-r1-r0_lsl_i sub_r2-r1-r2_asr_i mov_r3-r2 eor_r1-r3_i	tst_r0_i sub_ne_r1-r0-r1 rsb_r1-r1-r0_lsl_i sub_r2-r1-r2_asr_i eor_r1-r2_i
sub_r0-r1-r2 mvn_r2-r1 add_r3-r0_i sub_r1-r2-r3	add_r0-r1_i sub_r1-r2-r0_lsl_i
sub_r0-r1-r0 rsb_r0-r0-r1_lsr_i add_r1-r2-r0 orr_r1-r0-r1 mov_r0-r1	sub_r0-r1-r0 rsb_r0-r0-r1_lsr_i add_r1-r2-r0 orr_r0-r1-r0
add_r0-r0-r1_lsl_i mvn_r2-r0 rsb_r0-r3_i mvn_r1-r2 add_r2-r1-r0_lsl_i	add_r1-r0-r1_lsl_i rsb_r0-r3_i add_r2-r1-r0_lsl_i
cmp_r0-r1 eor_cc_r2-r2-r0 eor_cs_r2-r0-r1 orr_r1-r0-r2	cmp_r0-r1 eor_cs_r2-r0-r1 orr_r1-r0-r2
add_r0-r0_i add_r1-r2-r3 orr_r0-r0-r1 mov_r1-r0 rsb_r0-r0-r1_lsl_i	add_r0-r0_i add_r1-r2-r3 orr_r0-r0-r1
add_r0-r1-r2 eor_r0-r3-r0_lsr_i add_r2-r1-r3_lsr_i add_r1-r0-r2 sub_r3-r1-r0	sub_r3-r1-r3_asr_i
tst_r0-r1 add_ne_r2-r0-r0 add_eq_r2-r0-r0 tst_r3_i and_eq_r1-r3-r2_lsl_i sub_r2-r1_i	add_r2-r0-r0 tst_r3_i and_eq_r1-r3-r2_lsl_i sub_r2-r1_i
sub_r0-r1-r2 rsb_r0-r0-r3_lsl_i add_r1-r0-r2 rsb_r1-r1-r2	sub_r0-r1-r2 sub_r1-r0-r3_lsl_i
eor_r0-r1-r0 rsb_r2-r0-r2_lsl_i mvn_r1-r0 and_r1-r2-r1 orr_r2-r2-r1	eor_r0-r0-r1 rsb_r2-r0-r2_lsl_i
tst_r0-r1 mvn_ne_r2-r3 and_r1-r1-r2 add_r2-r1-r0_asr_i sub_r1-r2-r1	asr_r1-r0_i
mov_r0-r1 mov_r2-r0 sub_r1-r3-r2 and_r0-r1-r3 add_r3-r0-r3	sub_r1-r3-r1 and_r0-r1-r3 add_r3-r0-r3
cmp_r0-r1 orr_cc_r1-r0_i mvn_r2-r1 and_r2-r1-r2	mov_r2_i
add_r0-r0-r1 sub_r2-r0-r3_ror_i eor_r0-r2-r1 eor_r1-r0-r2 mov_r0-r1	mov_r0-r1
sub_r0-r0-r1 mvn_r2-r0 and_r0-r0-r2 sub_r2-r0_i rsb_r0-r1-r2_lsl_i	sub_r0-r0-r1 mvn_r2-r0 rsb_r0-r1-r0_lsl_i eor_r0-r0-r2_lsl_i
sub_r0-r1-r2 sub_r3-r2-r0 mvn_r1-r3 and_r2-r1-r3 add_r0-r1-r2	mvn_r0-r2_lsl_i add_r0-r0-r1
tst_r0-r1 mvn_ne_r2-r0 and_r2-r2-r3_lsl_i mov_r0-r3 rsb_r1-r2-r0	tst_r0-r1 mvn_ne_r2-r0 and_r2-r2-r3_lsl_i rsb_r1-r2-r3
sub_r0-r1-r0 and_r0-r2-r0 mov_r2-r0 eor_r1-r3-r2_ror_i	sub_r0-r1-r0 and_r0-r2-r0 eor_r1-r3-r0_ror_i
eor_r0-r1-r2 mov_r3-r2 sub_r1-r3-r0_ror_i mvn_r3-r1	eor_r0-r1-r2 sub_r1-r2-r0_ror_i mvn_r3-r1
add_r0-r1_i mov_r1-r2 sub_r1-r0-r1_lsr_i rsb_r2-r0-r1	asr_r2-r2_i
rsb_r0-r1-r2_lsr_i add_r0-r2-r0 mov_r3-r0 sub_r2-r2-r3 mvn_r3-r2	rsb_r0-r1-r2_lsr_i sub_r3-r0_i
and_r0-r1-r2_asr_i sub_r1-r2-r0 mov_r3-r1 mvn_r0-r3 mvn_r1-r0	and_r0-r1-r2_asr_i sub_r1-r2-r0
and_r0-r1-r2 mov_r2-r0 add_r3-r1-r2 add_r2-r0-r3	and_r0-r1-r2 add_r3-r1-r0 add_r2-r0-r3
cmp_r0-r1 and_cc_r0-r1-r2_ror_i sub_ne_r0-r2-r1_lsl_i mvn_r1-r0	cmp_r0-r1 sub_ne_r0-r2-r1_lsl_i mvn_r1-r0
mov_r0-r1_ror_i sub_r2-r1-r0 sub_r1-r2_i rsb_r1-r1-r2	mov_r1_i
mov_r0-r1 sub_r2-r0-r2_ror_i sub_r0-r2_i and_r0-r0_i eor_r0-r2-r0	sub_r2-r1-r2_ror_i sub_r0-r2_i and_r0-r0_i eor_r0-r2-r0
eor_r0-r1_i add_r2-r3-r0_lsr_i and_r2-r3-r2_lsr_i and_r1-r3-r2	add_r2-r3-r1_lsr_i and_r2-r3-r2_lsr_i and_r1-r2-r2
mov_r0-r1 rsb_r0-r0-r2_asr_i orr_r1-r2-r0 rsb_r0-r0-r1_lsr_i	rsb_r0-r1-r2_asr_i orr_r1-r2-r0 rsb_r0-r0-r1_lsr_i
tst_r0-r1 add_eq_r2-r1-r0_lsr_i add_r3-r2-r2 mvn_r1-r3 sub_r2-r1-r3 and_r1-r2_i	mov_r1_i
eor_r0-r0-r1 sub_r2-r2-r1_lsl_i mov_r1-r2_lsr_i rsb_r1-r3-r1_lsr_i orr_r2-r0-r1	eor_r0-r0-r1 sub_r1-r3-r3_lsl_i orr_r2-r0-r1
and_r0-r1-r0 mvn_r2-r0 sub_r1-r1-r2_ror_i add_r3-r0-r1 sub_r0-r3-r0	and_r0-r1-r0 mvn_r2-r0 sub_r0-r1-r2_ror_i
add_r0-r1-r1 sub_r2-r3-r2_lsr_i eor_r2-r0-r2_lsl_i orr_r3-r0-r2	add_r0-r1-r1 sub_r2-r3-r2_lsr_i orr_r3-r0-r2_lsl_i
sub_r0-r1-r2 mov_r2-r3 and_r2-r3-r2 sub_r3-r0_i eor_r1-r2-r3	sub_r0-r1-r2 sub_r2-r0_i eor_r1-r2-r3
tst_r0-r1 mov_ne_r1-r2 mov_eq_r1-r0 sub_r1-r2-r1_asr_i rsb_r1-r0-r1	tst_r0-r1 sub_ne_r1-r2-r2_asr_i sub_cs_r1-r2-r0_asr_i rsb_r1-r0-r1
add_r0-r1-r2 sub_r1-r3-r0 rsb_r3-r1-r0 mov_r0-r3	add_r0-r1-r2 rsb_r0-r3-r0_lsl_i
sub_r0-r0-r1 sub_r2-r0-r1_asr_i mov_r0-r2 mov_r3-r0	sub_r2-r0-r1 sub_r3-r2-r1_asr_i
add_r0-r1_i add_r1-r2-r2_lsl_i eor_r0-r1-r0 eor_r2-r2-r0_asr_i mov_r3-r2	add_r0-r1_i add_r1-r2-r2_lsl_i eor_r0-r1-r0 eor_r3-r2-r0_asr_i
cmp_r0_i sub_ls_r1-r1-r0_asr_i sub_hi_r1-r1-r2 rsb_r0-r1-r3 add_r0-r1-r0_lsl_i	cmp_r0_i sub_hi_r1-r1-r2 sub_r0-r1-r3 add_r0-r1-r0_lsl_i
mov_r0-r1 mov_r2-r3 orr_r3-r2-r3 eor_r0-r2-r0 sub_r0-r3-r0	eor_r0-r3-r1 sub_r0-r3-r0
tst_r0_i add_ne_r1-r0-r1_lsr_i add_eq_r1-r2-r2 add_r2-r3_i add_r0-r2-r1 sub_r2-r0-r2	tst_r0_i add_ne_r1-r0-r1_lsr_i add_eq_r1-r2-r2 add_r0-r2-r1 sub_r2-r0-r2
add_r0-r0-r1 mov_r2-r0 eor_r3-r3-r0 and_r3-r2-r3	add_r0-r0-r1 bic_r3-r0-r3
orr_r0-r1-r2 mov_r2-r0 mov_r3-r2 sub_r2-r0-r3	mov_r2_i
tst_r0-r1 mov_eq_r2-r0 mov_r1-r0 mov_r3-r0 rsb_r0-r2-r3 add_r1-r1-r0	tst_r0-r1 mov_eq_r2-r0 mov_r3-r0 rsb_r0-r2-r3 add_r1-r3-r0
mov_r0-r1 eor_r0-r0-r1 eor_r1-r2-r3 sub_r1-r3-r1 sub_r3-r0-r1	eor_r0-r0-r0 eor_r1-r2-r3 rsb_r3-r3-r1
rsb_r0-r1-r2 sub_r0-r0-r3 mvn_r3-r0 mvn_r1-r3	rsb_r0-r1-r2 sub_r1-r0-r3
cmp_r0_i sub_cc_r1-r2-r0_asr_i sub_cs_r1-r2-r3 mov_r2-r1	cmp_r0_i sub_cs_r2-r2-r3
mov_r0-r1 rsb_r2-r0-r3 rsb_r3-r2-r3_asr_i add_r3-r3-r3 rsb_r1-r3-r2	rsb_r2-r1-r3 rsb_r3-r2-r3_asr_i add_r3-r3-r3 rsb_r1-r3-r2
tst_r0_i mvn_ne_r1-r2 add_r1-r1-r2_asr_i mov_r3-r1 mvn_r0-r3	tst_r0_i mvn_ne_r1-r2 add_r1-r1-r2_asr_i mvn_r0-r1
sub_r0-r0_i eor_r1-r0_i sub_r0-r2-r1_lsr_i sub_r2-r0-r1 rsb_r0-r0-r2	sub_r0-r0_i eor_r1-r0_i rsb_r0-r1_i
add_r0-r0-r0_lsr_i sub_r1-r0-r2_lsl_i eor_r0-r1-r0_ror_i orr_r3-r0-r2 mov_r1-r3	add_r0-r0-r0_lsr_i sub_r1-r0-r2_lsl_i eor_r0-r1-r0_ror_i orr_r1-r2-r0
sub_r0-r1-r2 and_r1-r2-r1_asr_i and_r2-r2-r0 mov_r0-r2 sub_r3-r1-r0	sub_r0-r1-r2 and_r1-r2-r1_asr_i and_r2-r2-r0 sub_r3-r1-r2
mov_r0-r1 sub_r2-r0-r3_asr_i rsb_r3-r0-r2 rsb_r3-r2-r3_lsl_i	rsb_r3-r1-r3_lsr_i
sub_r0-r0-r1_asr_i add_r2-r0-r1 sub_r1-r2-r1 mvn_r3-r1	sub_r0-r0-r1_asr_i mvn_r3-r0
eor_r0-r1-r2 add_r2-r0_i mov_r1-r3 add_r3-r1-r2 and_r0-r1-r3	eor_r0-r1-r2 add_r2-r0_i add_r1-r3-r2 and_r0-r1-r3
eor_r0-r1-r2_lsl_i eor_r0-r0-r1_lsl_i add_r1-r3-r0 add_r2-r1-r1 rsb_r3-r2-r0_lsl_i	eor_r0-r1-r2_lsl_i add_r1-r3-r0 add_r2-r1-r1 rsb_r3-r2-r0_lsl_i
rsb_r0-r1-r2_asr_i and_r1-r3_i add_r3-r0-r1_ror_i sub_r0-r0-r3	and_r1-r3_i add_r3-r0-r1_ror_i sub_r0-r0-r3
mvn_r0-r1 and_r2-r0-r1 rsb_r3-r1-r0 sub_r1-r2-r3_lsr_i	mov_r2-r1_ror_i mvn_r1-r2_asr_i
add_r0-r1_i eor_r2-r0-r1 mvn_r3-r2 add_r0-r2-r3	mvn_r3-r2 add_r0-r2-r3
eor_r0-r1-r2 eor_r3-r2-r1 add_r1-r3-r0 sub_r3-r3-r1_lsl_i	eor_r3-r2-r1 add_r1-r3-r3 sub_r3-r3-r1_lsl_i
add_r0-r1-r1_lsr_i rsb_r0-r2-r0 sub_r0-r2-r0 eor_r3-r0-r1	add_r0-r1-r1_lsr_i rsb_r0-r0-r2_lsl_i eor_r3-r0-r1
add_r0-r1-r2 rsb_r0-r0_i mov_r1-r0 mov_r2-r1 add_r2-r1-r2_ror_i	add_r0-r1-r2 rsb_r0-r0_i add_r2-r0-r0_ror_i
mov_r0-r1 add_r2-r0-r2 add_r3-r1-r2 orr_r0-r1-r3 add_r1-r1-r0	add_r2-r1-r2 add_r3-r1-r2 orr_r0-r1-r3 add_r1-r1-r0
mvn_r0-r1 sub_r2-r0-r1 and_r2-r2-r3 rsb_r0-r2_i	bic_r2-r3-r1_lsl_i rsb_r0-r2_i
tst_r0_i add_ne_r1-r2-r3 eor_r2-r3-r1 mov_r1-r2 add_r1-r1-r1	tst_r0_i add_ne_r1-r2-r3 eor_r2-r3-r1 add_r1-r2-r2
mvn_r0-r1 rsb_r0-r0-r2_lsr_i eor_r2-r0-r2 mvn_r3-r2 add_r1-r3-r2	unk
add_r0-r1_i mov_r2-r1 rsb_r0-r2-r0 mvn_r3-r0	mvn_r3_i
eor_r0-r1-r2 rsb_r2-r2-r0_lsr_i and_r1-r3-r2 mov_r3-r1	eor_r0-r1-r2 rsb_r2-r2-r0_lsr_i and_r3-r2-r3
and_r0-r1-r2 and_r1-r2-r3_ror_i add_r3-r3-r0 and_r2-r1-r2 eor_r3-r2-r3_ror_i	and_r0-r1-r2 and_r1-r2-r3_ror_i add_r3-r3-r0 eor_r3-r1-r3_ror_i
mvn_r0-r1 mov_r2-r0 rsb_r3-r3-r2 add_r3-r2-r3	mvn_r0-r1 rsb_r3-r3-r0_lsl_i
orr_r0-r1-r2 orr_r1-r3-r0 mov_r2-r0 mov_r0-r2 add_r2-r1-r0_lsl_i	orr_r0-r1-r2 orr_r1-r3-r0 add_r2-r1-r0_lsl_i
cmp_r0_i rsb_lt_r1-r2-r0_ror_i eor_r3-r1-r0_asr_i rsb_r0-r3_i add_r3-r0-r3	mov_r3_i
rsb_r0-r1-r0 sub_r2-r2-r1 add_r1-r1-r2 eor_r1-r0-r1 rsb_r2-r1-r0	rsb_r0-r1-r0 eor_r1-r0-r2 rsb_r2-r1-r0
tst_r0_i add_ne_r0-r1-r2 add_ne_r0-r1-r2 and_r0-r2-r0	tst_r0_i add_ne_r0-r1-r2 and_r0-r2-r0
mov_r0-r1 rsb_r2-r0-r1_lsr_i mvn_r0-r2 mov_r2-r0	rsb_r2-r1-r1_lsr_i mvn_r2-r2
tst_r0-r1 rsb_eq_r0-r2-r1 mov_eq_r0_i rsb_r2-r0-r1_ror_i mov_r3-r2 rsb_r1-r3-r2_ror_i eor_r0-r1-r0	tst_r0-r1 mov_eq_r0_i rsb_r2-r0-r1_ror_i mov_r3-r2 rsb_r1-r3-r2_ror_i eor_r0-r1-r0
tst_r0-r1 mov_ne_r2_i mov_r0-r3 sub_r0-r2-r0_lsr_i	tst_r1-r0 mov_ne_r2_i sub_r0-r2-r3_lsr_i
mov_r0-r1 sub_r2-r0-r1_asr_i orr_r0-r2-r1 and_r3-r2-r1_asr_i rsb_r3-r3-r0_lsl_i	sub_r2-r1-r1_asr_i orr_r0-r2-r1 and_r3-r2-r1_asr_i rsb_r3-r3-r0_lsl_i
rsb_r0-r1-r2_ror_i sub_r0-r1-r0 add_r3-r3-r0 mov_r2-r3 add_r2-r2_i	rsb_r0-r1-r2_ror_i sub_r0-r1-r0 add_r3-r3-r0 add_r2-r3_i
and_r0-r1-r2 mov_r3-r0 sub_r2-r1-r3_ror_i add_r0-r2-r0	and_r0-r1-r2 sub_r2-r1-r0_ror_i add_r0-r2-r0
eor_r0-r1-r2 mov_r3-r2 sub_r2-r0-r3_lsl_i orr_r3-r1-r2	eor_r0-r1-r2 sub_r2-r0-r2_lsl_i orr_r3-r1-r2
mov_r0-r1 add_r0-r2-r0 add_r2-r2-r0_lsr_i add_r1-r0-r2_asr_i	add_r0-r1-r2 add_r2-r2-r0_lsr_i add_r1-r0-r2_asr_i
sub_r0-r1-r0_lsl_i sub_r2-r0-r3_ror_i sub_r1-r1-r3 mvn_r0-r2 and_r2-r1-r0	sub_r2-r1-r3_ror_i sub_r1-r1-r3 eor_r2-r2-r0_lsl_i bic_r2-r1-r2
eor_r0-r1-r2 rsb_r3-r0-r3_lsr_i mov_r2-r3 mov_r1-r2	eor_r0-r1-r2 rsb_r3-r0-r3_lsr_i mov_r1-r3
rsb_r0-r1-r2_asr_i mvn_r2-r3 sub_r3-r3-r0 orr_r0-r2-r3 mov_r2-r0	rsb_r0-r1-r2_asr_i mvn_r2-r3 sub_r3-r3-r0 orr_r2-r2-r3
cmp_r0-r1 add_ge_r0-r0-r2 mov_ge_r0-r2 and_r2-r0-r3_ror_i	cmp_r0-r1 mov_ge_r0-r2 and_r2-r0-r3_ror_i
mvn_r0-r1 add_r1-r2-r2_lsl_i rsb_r2-r1-r0 sub_r0-r0-r2	sub_r1-r2-r2_lsl_i mov_r0-r1
cmp_r0-r1 sub_ge_r2-r2-r0_asr_i sub_ne_r2-r2-r3_lsr_i add_r1-r3-r2 rsb_r0-r1-r2_lsl_i add_r0-r1-r0	cmp_r0-r1 sub_ne_r2-r2-r3_lsr_i sub_ge_r2-r2-r0_asr_i rsb_r0-r1-r2_lsl_i add_r0-r1-r0
rsb_r0-r1-r0_lsl_i and_r2-r3-r0 mov_r0-r3_lsr_i rsb_r3-r2-r0_lsr_i	rsb_r0-r1-r0_lsl_i and_r2-r3-r0 sub_r3-r2-r2_lsl_i
rsb_r0-r1-r2_ror_i rsb_r3-r2-r3 rsb_r3-r3_i add_r1-r3-r0 rsb_r3-r1-r3_lsl_i	rsb_r3-r2-r3 rsb_r3-r3_i rsb_r0-r1-r2_ror_i rsb_r3-r0-r3
and_r0-r1-r0_ror_i mov_r2-r0 add_r0-r0-r0 sub_r3-r0-r2 add_r2-r3_i	and_r0-r1-r0_ror_i add_r2-r0_i
mvn_r0-r1 mvn_r2-r1 rsb_r1-r1-r0 and_r2-r2-r1_ror_i	mvn_r2-r1
tst_r0_i sub_ne_r0-r1-r0 tst_r2_i sub_ne_r2-r2_i and_r3-r0-r2_asr_i	tst_r0_i sub_ne_r0-r1-r0 and_r3-r0-r2_asr_i
add_r0-r1-r2 add_r2-r0-r2_asr_i rsb_r0-r1-r2_ror_i add_r1-r1-r0	add_r0-r1-r2 add_r2-r0-r2_asr_i ror_r1-r2_i
sub_r0-r1-r2_lsr_i add_r0-r0-r0_ror_i and_r0-r0-r2 sub_r1-r2-r0	sub_r0-r1-r2_lsr_i add_r0-r0-r0_ror_i bic_r1-r2-r0
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 sub_r0-r1-r2	mov_r0-r0 mvn_eq_r1-r0 sub_r0-r1-r2
tst_r0_i add_eq_r0-r1-r0 orr_r0-r2-r0 orr_r3-r0-r2 mvn_r1-r3	tst_r0_i add_eq_r0-r1-r0 orr_r3-r0-r2 mvn_r1-r3
add_r0-r1-r1_asr_i rsb_r1-r0-r1_ror_i add_r2-r0-r1 add_r3-r2-r0	rsb_r2-r1-r1_lsr_i rsb_r3-r2-r1_ror_i
eor_r0-r0_i and_r1-r0-r1_asr_i rsb_r1-r1-r0 mvn_r2-r1 sub_r2-r2-r1_lsr_i	eor_r0-r0_i bic_r1-r0-r1_asr_i rsb_r1-r1-r1_ror_i mvn_r2-r1
tst_r0_i mov_eq_r1-r2 and_r1-r1-r2_lsr_i and_r3-r0-r1	and_r1-r1-r2_lsr_i and_r3-r0-r1
cmp_r0-r1 mov_cc_r0-r2 mov_cs_r0-r2 eor_r3-r2-r0	eor_r3-r0-r0
mov_r0-r1 and_r1-r0-r2_ror_i add_r0-r1_i mov_r1-r0	and_r1-r1-r2_ror_i add_r1-r1_i
tst_r0-r1 mov_eq_r0-r2_ror_i mvn_r3-r1 sub_r1-r2-r0 sub_r1-r3-r1 mov_r3-r1	mvn_r3-r1 tst_r0-r1 mov_ls_r0-r2_ror_i sub_r1-r2-r0 sub_r3-r3-r1
mvn_r0-r1 eor_r2-r3-r1 mvn_r3-r2 sub_r3-r3-r0	mvn_r0-r1 eor_r2-r0-r3 rsb_r3-r0-r2
rsb_r0-r1-r2_ror_i sub_r1-r1-r0_lsl_i orr_r2-r0-r1 mov_r0-r1 rsb_r1-r0-r2	rsb_r0-r1-r2_ror_i sub_r1-r1-r0_lsl_i bic_r1-r0-r1
tst_r0_i mov_ne_r1_i mov_r2-r1 mvn_r0-r2	tst_r0_i mov_ne_r1_i mvn_r0-r1
mvn_r0-r1 and_r1-r1-r0_asr_i rsb_r2-r1-r2_lsl_i orr_r0-r1-r2_asr_i	bic_r1-r1-r1_asr_i rsb_r2-r1-r2_lsl_i orr_r0-r1-r2_asr_i
mvn_r0-r1 add_r1-r2-r0 sub_r0-r2-r1 sub_r0-r2-r0	rsb_r0-r2-r1 mvn_r0-r0
sub_r0-r0-r1_lsl_i and_r2-r0-r1 eor_r0-r2-r3_asr_i mvn_r3-r2 and_r1-r0-r3_asr_i	sub_r0-r0-r1_lsl_i and_r2-r0-r1 eor_r0-r2-r3_asr_i bic_r1-r0-r2_asr_i
mov_r0-r1 sub_r1-r0-r2_lsr_i orr_r3-r0-r1_asr_i add_r3-r1-r3	add_r3-r1-r2_asr_i orr_r2-r1-r3_asr_i add_r3-r2-r3
orr_r0-r1-r0_asr_i and_r0-r0_i mov_r2-r0 mvn_r0-r2	orr_r0-r1-r0_asr_i and_r2-r0_i mvn_r0-r2
add_r0-r1-r0 eor_r2-r1-r0 add_r0-r2_i orr_r3-r0-r1 eor_r0-r0-r3	add_r0-r1-r0 eor_r2-r1-r0 add_r0-r2_i bic_r0-r1-r0
tst_r0-r1 mvn_eq_r2-r3 mov_r0-r2 add_r2-r2-r0 add_r0-r2_i	tst_r1-r0 mvn_cs_r2-r3 add_r2-r2-r2 add_r0-r2_i
mov_r0-r1 rsb_r0-r0_i eor_r2-r3-r0 orr_r0-r0-r2	rsb_r0-r1_i orr_r0-r0-r3
tst_r0-r1 add_ne_r1-r2-r3 mov_r2-r1 mov_r3-r2	tst_r0-r1 add_ne_r1-r2-r3 mov_r3-r1
and_r0-r1-r2_ror_i add_r1-r2-r0_lsr_i mov_r3-r2 mvn_r2-r3 sub_r2-r2-r1	and_r0-r1-r2_ror_i add_r1-r2-r0_lsr_i mvn_r2-r2 sub_r2-r2-r1
mvn_r0-r1 mov_r2-r0 sub_r0-r2-r0_lsl_i sub_r3-r0-r2	add_r2-r1_i add_r3-r2-r2
tst_r0_i add_eq_r1-r0-r1 add_r2-r0-r2_ror_i add_r0-r0-r1 add_r0-r2-r0_lsl_i	add_r2-r0-r2_ror_i add_r0-r0-r1 add_r0-r2-r0_lsl_i
mvn_r0-r1 sub_r0-r0_i mov_r1-r0 eor_r2-r1_i	mvn_r0-r1 sub_r0-r0_i eor_r2-r0_i
rsb_r0-r0-r1 rsb_r2-r0-r2_asr_i mvn_r0-r2 orr_r3-r0-r3	rsb_r0-r0-r1 rsb_r2-r0-r2_asr_i unk
mvn_r0-r1 add_r1-r1-r2_asr_i mov_r2-r0 add_r3-r1-r2_asr_i eor_r0-r3-r1	mvn_r0-r1 add_r1-r1-r2_asr_i add_r3-r1-r0_asr_i eor_r0-r3-r1
cmp_r0-r1 sub_cs_r0-r2-r0 sub_r0-r2-r0 mov_r3-r0 orr_r3-r3-r0_lsr_i	cmp_r0-r1 sub_cc_r0-r2-r0 mov_r3-r0 orr_r3-r3-r0_lsr_i
tst_r0_i sub_ne_r1-r1-r0 sub_eq_r1-r0_i mov_r2-r1	tst_r0_i sub_r2-r1-r0 sub_ls_r2-r0_i
rsb_r0-r1-r0 mvn_r2-r0 sub_r3-r2-r0 sub_r2-r3-r1	rsb_r0-r1-r0 mvn_r3-r0_lsl_i sub_r2-r3-r1
sub_r0-r1-r2_asr_i rsb_r3-r0-r3_lsl_i and_r0-r3-r1 mvn_r3-r0 rsb_r0-r0-r3	rsb_r3-r1-r2_asr_i and_r0-r3-r1 mvn_r3-r0 rsb_r0-r0-r3
cmp_r0-r1 add_hi_r2-r2_i mov_r1-r2 add_r3-r2-r1 eor_r3-r1-r3_ror_i	cmp_r0-r1 add_hi_r2-r2_i add_r3-r2-r2 eor_r3-r2-r3_ror_i
mvn_r0-r1 eor_r2-r0-r1 add_r3-r2-r2 rsb_r0-r3_i	mov_r3_i add_r0-r3-r3_lsl_i
sub_r0-r1-r0_asr_i sub_r0-r2-r0 eor_r1-r3-r1 add_r2-r1-r0 mov_r1-r2	sub_r0-r1-r0_asr_i sub_r0-r2-r0 eor_r1-r3-r1 add_r1-r0-r1
cmp_r0-r1 mvn_hi_r2-r1 eor_cc_r2-r3-r2 mvn_r1-r3 add_r3-r2-r1_asr_i rsb_r1-r3-r2	mvn_r0-r3_lsr_i and_r1-r0_i
tst_r0-r1 rsb_eq_r1-r2-r3 sub_r0-r1-r3 sub_r3-r0-r1	rsb_r3-r3_i
and_r0-r1-r2 add_r2-r1-r0_lsr_i mov_r3-r2 orr_r1-r1-r3 mvn_r0-r1	and_r0-r1-r2 add_r2-r1-r0_lsr_i orr_r1-r1-r2 mvn_r0-r1
mov_r0-r1 add_r2-r0-r0 add_r3-r3_i and_r1-r3-r2	add_r2-r1-r1 add_r3-r3_i and_r1-r3-r2
orr_r0-r1-r0_ror_i rsb_r1-r0-r1_lsr_i rsb_r2-r2-r1_ror_i mov_r1-r2 rsb_r2-r1-r2_asr_i	orr_r0-r1-r0_ror_i rsb_r1-r0-r1_lsr_i rsb_r2-r2-r1_ror_i rsb_r2-r2-r2_asr_i
rsb_r0-r1-r2_ror_i mvn_r2-r0 eor_r1-r2_i mvn_r0-r1 add_r0-r0_i	rsb_r0-r1-r2_ror_i mvn_r2-r0 eor_r1-r2_i rsb_r0-r1_i
add_r0-r1-r2_lsr_i sub_r2-r1-r0 and_r1-r3-r2_lsr_i add_r3-r1-r2_ror_i sub_r3-r3-r1	add_r0-r1-r2_lsr_i sub_r2-r1-r0 and_r3-r2-r2
rsb_r0-r0_i rsb_r1-r0_i add_r0-r1-r0 mov_r1-r0 mvn_r2-r1	mvn_r2_i
mvn_r0-r1 orr_r2-r0-r3 orr_r1-r3-r2 sub_r0-r1-r2 mvn_r2-r0	mvn_r2_i
mvn_r0-r1 mvn_r2-r0 rsb_r0-r3-r1_lsl_i orr_r3-r2-r3_ror_i sub_r0-r3-r0_ror_i	rsb_r0-r3-r1_lsl_i orr_r3-r1-r3_ror_i sub_r0-r3-r0_ror_i
add_r0-r0-r1_lsl_i rsb_r1-r0-r2_asr_i orr_r0-r2-r1 rsb_r2-r2-r0_lsl_i	rsb_r1-r0-r2_asr_i orr_r0-r2-r1 rsb_r2-r2-r0_lsl_i
sub_r0-r1-r0_lsr_i sub_r1-r2-r1 add_r0-r1-r0 rsb_r2-r0-r2 and_r1-r2-r0_lsl_i	bic_r1-r0-r0
tst_r0_i mvn_eq_r1-r0 eor_r2-r1-r0_lsr_i mov_r3-r2 and_r2-r3-r2	tst_r0_i mvn_ls_r1-r0 eor_r2-r1-r0_lsr_i
sub_r0-r1-r0_lsr_i sub_r1-r2-r3_asr_i rsb_r0-r1-r0_lsr_i add_r1-r1-r0 rsb_r2-r2-r1	sub_r0-r1-r0_lsr_i mov_r1-r0_lsr_i rsb_r2-r2-r1
cmp_r0-r1 mov_cs_r2-r0_lsr_i mvn_ge_r2-r0 rsb_r3-r0-r2_ror_i mvn_r1-r3 orr_r0-r3-r1	mvn_r0_i
and_r0-r1-r2 orr_r3-r0-r2 rsb_r3-r2-r3_asr_i mvn_r1-r3	rsb_r3-r2-r2_asr_i mvn_r1-r3
sub_r0-r1-r0 add_r2-r0-r1_lsr_i add_r3-r1-r1 mov_r0-r3 rsb_r1-r0-r2	sub_r0-r1-r0 add_r2-r0-r1_lsr_i add_r3-r1-r1 rsb_r1-r3-r2
add_r0-r1-r2 sub_r1-r1-r0 and_r1-r1-r0 orr_r0-r1-r0	add_r0-r1-r2
rsb_r0-r1-r2_asr_i mov_r2-r0 mov_r1-r2 mvn_r0-r1	rsb_r0-r1-r2_asr_i mvn_r0-r0
add_r0-r1-r2 add_r2-r1-r1 add_r1-r2-r1 sub_r3-r1-r0_asr_i rsb_r2-r0-r3_lsr_i	add_r0-r1-r2 add_r1-r1-r1_lsl_i sub_r3-r1-r0_asr_i rsb_r2-r0-r3_lsr_i
tst_r0-r1 sub_eq_r0-r1-r0 eor_r2-r0-r3 rsb_r0-r1-r2_lsl_i rsb_r3-r1-r0_lsl_i	rsb_r3-r1-r1_lsl_i
mov_r0-r1 rsb_r2-r0-r3_lsl_i sub_r3-r0-r3 add_r3-r2-r3_lsr_i	rsb_r2-r1-r3_lsl_i sub_r3-r1-r3 add_r3-r2-r3_lsr_i
mvn_r0-r1 mvn_r2-r0 orr_r1-r3-r2_ror_i sub_r1-r1_i	mvn_r0-r1 unk sub_r1-r1_i
tst_r0-r1 sub_ne_r2-r0-r1 orr_r3-r0-r2_lsr_i sub_r0-r1-r3 add_r2-r0-r3	eor_r2-r1_i
mov_r0-r1 and_r0-r2-r0 mov_r2-r0_lsr_i mov_r0-r2 orr_r0-r0-r2_lsr_i	lsr_r0-r2_i and_r0-r0-r1_lsr_i
mov_r0-r1 orr_r2-r0-r2 rsb_r3-r2-r1_lsl_i rsb_r0-r3_i add_r2-r0-r0	orr_r2-r1-r2 rsb_r3-r2-r1_lsl_i rsb_r0-r3_i add_r2-r0-r0
eor_r0-r1-r0_ror_i rsb_r2-r0-r1_lsr_i eor_r0-r2-r0 mov_r1-r0 mvn_r2-r1	eor_r0-r1-r0_ror_i rsb_r2-r0-r1_lsr_i eor_r1-r0-r2 mvn_r2-r1
rsb_r0-r1-r0_lsr_i add_r2-r0-r2 eor_r3-r2_i mov_r2-r3	rsb_r0-r1-r0_lsr_i add_r2-r0-r2 eor_r2-r2_i
sub_r0-r1-r2 add_r1-r1-r0 mov_r2-r1 rsb_r2-r1-r2_asr_i	sub_r0-r1-r2 add_r1-r1-r0 rsb_r2-r1-r1_asr_i
mov_r0-r1 add_r1-r2-r3_ror_i rsb_r3-r0-r1_lsl_i mov_r2-r3 rsb_r2-r2-r3_ror_i	mov_r0-r1 add_r1-r2-r3_ror_i rsb_r3-r0-r1_lsl_i rsb_r2-r3-r3_ror_i
orr_r0-r1-r2 orr_r2-r1-r0 and_r3-r0-r1 rsb_r3-r2-r3_ror_i	orr_r0-r1-r2 rsb_r3-r0-r1_ror_i
eor_r0-r1_i orr_r2-r0_i mov_r3-r2_lsl_i mvn_r2-r3	orr_r2-r0_i mov_r3-r2_lsl_i mvn_r2-r3
add_r0-r0-r1_ror_i sub_r0-r0_i sub_r2-r0-r1 add_r0-r1-r2	rsb_r2-r0_i rsb_r0-r2-r1_ror_i
mov_r0-r1 orr_r2-r1-r2_asr_i and_r2-r2-r0_ror_i mov_r0-r2	orr_r2-r1-r2_asr_i and_r0-r2-r1_ror_i
eor_r0-r1-r0 mov_r2-r3 rsb_r0-r0-r2 sub_r3-r0_i add_r2-r3-r3	eor_r0-r1-r0 rsb_r0-r0-r3 sub_r3-r0_i add_r2-r3-r3
rsb_r0-r1_i mov_r2-r3_asr_i add_r2-r0-r2 sub_r3-r2_i rsb_r2-r3-r0	mov_r0_i sub_r2-r0-r3_asr_i
tst_r0_i rsb_ne_r1-r2_i add_r0-r1-r0 mov_r1-r0 sub_r0-r1-r0	sub_r0-r1-r1
tst_r0-r1 rsb_ne_r0-r0-r1 sub_r1-r0-r2 mov_r0-r1 rsb_r3-r3-r1_lsr_i and_r3-r0-r3	tst_r0-r1 rsb_ne_r0-r0-r1 sub_r1-r0-r2 rsb_r3-r3-r1_lsr_i and_r3-r1-r3
tst_r0-r1 mov_ne_r2_i mov_eq_r2_i mvn_r0-r2 orr_r3-r3-r0	unk
sub_r0-r0-r1_lsl_i mov_r2-r0 orr_r3-r2-r0 orr_r0-r3-r2	sub_r0-r0-r1_lsl_i
cmp_r0-r1 orr_eq_r2-r3-r0_ror_i rsb_r3-r0-r2_lsr_i add_r1-r2-r3 rsb_r1-r1-r3	cmp_r0-r1 orr_eq_r2-r3-r0_ror_i add_r1-r2-r3 rsb_r1-r1-r3
rsb_r0-r1-r2_asr_i add_r0-r0-r0_lsr_i mov_r1-r2 sub_r3-r0-r1_lsl_i rsb_r3-r3-r2_lsr_i	rsb_r0-r1-r2_asr_i add_r0-r0-r0_lsr_i sub_r3-r0-r2_lsl_i rsb_r3-r3-r2_lsr_i
add_r0-r1-r0 add_r2-r1-r1 eor_r1-r2-r0 sub_r3-r0-r1	add_r0-r1-r0 eor_r1-r0-r1_lsl_i sub_r3-r0-r1
tst_r0-r1 add_ne_r1-r2-r0 add_r2-r0-r3_ror_i sub_r0-r2-r1_lsl_i rsb_r0-r1-r0_asr_i and_r0-r0_i	add_r1-r0-r0 add_r2-r0-r3_ror_i rsb_r0-r1-r2_asr_i and_r0-r0_i
sub_r0-r0-r1 sub_r1-r2-r0 sub_r2-r1-r2 add_r0-r2-r1_ror_i	sub_r0-r0-r1 sub_r1-r2-r0 rsb_r0-r0-r1_ror_i
sub_r0-r0-r1_asr_i mov_r2-r0 rsb_r1-r0-r2_lsl_i eor_r2-r1-r2	sub_r0-r0-r1_asr_i rsb_r2-r0-r0_lsl_i eor_r2-r0-r2
sub_r0-r1-r2 eor_r1-r2-r1 mov_r3-r1 and_r1-r3-r0_lsr_i	sub_r0-r1-r2 and_r1-r0-r0_lsr_i
cmp_r0_i rsb_lt_r1-r2-r3_lsr_i mov_r3-r0 rsb_r2-r3-r1_asr_i	cmp_r0_i rsb_lt_r1-r2-r3_lsr_i rsb_r2-r0-r1_asr_i
tst_r0-r1 add_ne_r0-r2-r2 add_eq_r0-r1-r1_asr_i add_r0-r0-r3 add_r1-r0-r1_asr_i rsb_r1-r1-r0	add_r1-r0-r1_asr_i rsb_r1-r1-r0
orr_r0-r1-r2 mvn_r3-r2 sub_r3-r0-r3 mov_r2-r3	orr_r0-r1-r2 mvn_r3-r2 rsb_r2-r3-r0
rsb_r0-r1-r0 add_r2-r0-r0 add_r2-r3-r2 mvn_r1-r2	rsb_r0-r1-r0 mvn_r2-r0_lsl_i sub_r1-r2-r3
and_r0-r1-r2 tst_r0-r2 mov_ne_r3-r2 and_r0-r2-r3	tst_r1-r2 mov_ne_r3-r2 and_r0-r3-r2
tst_r0-r1 mov_ne_r2_i sub_r0-r1-r2 mov_r2-r0 rsb_r2-r2-r1_ror_i	tst_r1-r0 mov_ne_r2_i sub_r0-r1-r2 rsb_r2-r0-r1_ror_i
rsb_r0-r1_i add_r1-r0-r2_lsr_i mov_r3-r1 add_r1-r3-r1 sub_r3-r1_i	rsb_r0-r1_i add_r1-r0-r2_lsr_i add_r1-r1-r1 sub_r3-r1_i
and_r0-r1-r0 rsb_r2-r1-r0 and_r0-r1-r2 orr_r2-r0-r3 and_r1-r3-r2	and_r1-r3-r3
tst_r0-r1 mvn_eq_r0-r1 and_r1-r0-r1 mov_r0-r2 rsb_r0-r0-r3_lsl_i rsb_r3-r1-r0_asr_i	and_r1-r0-r1 rsb_r0-r2-r3_lsl_i rsb_r3-r1-r0_asr_i
and_r0-r1-r2_ror_i orr_r3-r0-r3 add_r0-r3-r2 rsb_r2-r3-r0 eor_r3-r3-r2_ror_i	and_r0-r1-r2_ror_i orr_r3-r0-r3 add_r0-r3-r2 eor_r3-r3-r2_ror_i
tst_r0-r1 mov_ne_r2-r3 eor_r1-r2-r3 eor_r1-r1-r3	tst_r0-r1 mov_ne_r2-r3 mov_r1-r2
cmp_r0-r1 add_lt_r0-r2-r2 mov_r3-r0 and_r2-r3-r2 add_r0-r2-r1	cmp_r0-r1 add_lt_r0-r2-r2 and_r2-r0-r2 add_r0-r2-r1
cmp_r0-r1 and_cc_r1-r2-r1_lsr_i add_r2-r3-r2 rsb_r1-r2-r1 add_r3-r2-r1	cmp_r0-r1 and_cc_r1-r2-r1_lsr_i rsb_r1-r2-r1 add_r3-r2-r1
and_r0-r1-r2 and_r0-r0-r2_ror_i add_r2-r1-r1 orr_r0-r0-r2	and_r0-r1-r2 and_r0-r0-r2_ror_i orr_r0-r0-r1_lsl_i
orr_r0-r1-r0_lsr_i orr_r2-r3-r0_lsl_i orr_r0-r0-r2 mov_r1-r0	orr_r0-r1-r0_lsr_i orr_r3-r3-r0_lsl_i orr_r1-r3-r0
mvn_r0-r1 rsb_r2-r0-r1 rsb_r2-r2-r1 sub_r1-r1-r2 sub_r1-r2-r1	mvn_r0-r1 rsb_r1-r1-r0_lsl_i
mov_r0-r1 add_r2-r0_i and_r3-r0-r3 add_r0-r3-r2	add_r2-r1_i and_r3-r1-r3 add_r0-r3-r2
sub_r0-r0-r1 sub_r1-r2-r0 sub_r0-r1-r2_lsr_i mvn_r1-r0 mov_r3-r1	sub_r0-r0-r1 sub_r1-r2-r0 sub_r0-r1-r2_lsr_i mvn_r3-r0
orr_r0-r1-r0 mvn_r2-r1 sub_r2-r2-r1 mov_r1-r2 sub_r1-r1-r0	orr_r0-r1-r0 add_r2-r0-r1_lsl_i mvn_r1-r2
sub_r0-r1-r0_lsl_i mov_r2-r3 rsb_r2-r2-r0_asr_i eor_r1-r1-r2	sub_r0-r1-r0_lsl_i rsb_r2-r3-r0_asr_i eor_r1-r1-r2
rsb_r0-r0-r1_lsr_i mov_r2-r0_lsl_i sub_r1-r0-r2 add_r2-r1_i	rsb_r0-r0-r1_lsr_i rsb_r2-r0_i
mov_r0-r1_lsl_i eor_r1-r0-r1_lsl_i rsb_r1-r0-r1_lsl_i eor_r0-r2-r1	mov_r0-r1_lsl_i mov_r1-r0 eor_r0-r2-r1
cmp_r0-r1 mvn_cc_r0-r2 mvn_r2-r0 mvn_r1-r2 and_r2-r1-r2_asr_i	cmp_r0-r1 mvn_cc_r0-r2 mvn_r2-r0 and_r2-r0-r2_lsr_i
mov_r0-r1 add_r2-r1-r0_ror_i sub_r1-r0-r2 and_r3-r3-r1_asr_i	add_r2-r1-r1_ror_i sub_r1-r1-r2 and_r3-r3-r1_asr_i
and_r0-r0-r1 add_r1-r2-r0_lsl_i eor_r1-r2-r1 eor_r1-r2-r1	and_r0-r0-r1 add_r1-r2-r0_lsl_i
and_r0-r0-r1_asr_i rsb_r2-r0-r1 add_r2-r0-r2 mvn_r1-r2 rsb_r3-r1-r2_asr_i	mov_r2-r1_asr_i mvn_r1-r1 rsb_r3-r1-r2_asr_i
rsb_r0-r1-r2 mov_r2-r0 mov_r3-r2 mvn_r1-r3 and_r0-r2-r1	mov_r0_i
rsb_r0-r1-r2_ror_i rsb_r3-r0-r2 rsb_r0-r2-r1 sub_r1-r3-r0 rsb_r3-r1-r3	rsb_r3-r2-r1
rsb_r0-r0-r1_ror_i and_r2-r0-r1 sub_r2-r2-r1_lsl_i and_r2-r2_i mov_r3-r2	rsb_r0-r0-r1_ror_i and_r2-r0-r1 sub_r2-r2-r1_lsl_i and_r3-r2_i
sub_r0-r1-r2 rsb_r1-r0-r3 sub_r2-r0-r1 mov_r3-r0 rsb_r3-r3-r2_ror_i	sub_r0-r1-r2 rsb_r1-r0-r3 sub_r2-r0-r1 rsb_r3-r0-r2_ror_i
add_r0-r1-r2 rsb_r3-r1-r0_lsl_i rsb_r1-r1-r0 add_r0-r1-r3_lsr_i	add_r0-r1-r2 rsb_r3-r1-r0_lsl_i add_r0-r2-r3_lsr_i
tst_r0_i add_ne_r1-r2-r2 add_eq_r1-r0-r2_asr_i orr_r3-r2-r1_lsl_i	orr_r3-r2-r2
tst_r0-r1 mvn_ne_r2-r0 rsb_r0-r1-r2_lsr_i orr_r1-r2-r0 and_r0-r1-r0	tst_r0-r1 mvn_ne_r2-r0 rsb_r0-r1-r2_lsr_i
mov_r0-r1_asr_i mov_r2-r0 eor_r2-r3-r2_lsr_i eor_r3-r2-r0	mov_r0-r1_asr_i eor_r2-r3-r0_lsr_i eor_r3-r2-r0
sub_r0-r1-r2 eor_r1-r0-r3_lsl_i sub_r3-r2-r1 sub_r2-r2-r3 add_r0-r1-r2_ror_i	sub_r0-r1-r2 eor_r1-r0-r3_lsl_i add_r0-r1-r1_ror_i
mov_r0-r1 rsb_r1-r2-r0_ror_i add_r3-r1-r1 sub_r2-r3-r2_lsr_i sub_r1-r3-r2	lsr_r1-r2_i
eor_r0-r1-r2 sub_r0-r1-r0_asr_i orr_r2-r2-r0 sub_r1-r2-r0	eor_r0-r1-r2 sub_r0-r1-r0_asr_i bic_r1-r2-r0
mvn_r0-r1 add_r2-r3-r0 sub_r3-r1-r2 mov_r1-r3_lsr_i add_r0-r1-r3	mvn_r0-r1 add_r2-r3-r0 sub_r3-r1-r2 add_r0-r3-r3_lsr_i
tst_r0-r1 rsb_eq_r1-r0-r1 orr_r0-r2-r1 sub_r2-r0-r1	tst_r0-r1 rsb_ls_r1-r0-r1 bic_r2-r2-r1
rsb_r0-r0-r1_lsl_i sub_r2-r3-r0_lsr_i add_r3-r0-r2 sub_r3-r3-r2 eor_r2-r3-r2	rsb_r0-r0-r1_lsl_i sub_r2-r3-r0_lsr_i eor_r2-r0-r2
and_r0-r1-r2 mov_r3-r0 add_r1-r3_i eor_r1-r2-r1	and_r0-r1-r2 add_r1-r0_i eor_r1-r2-r1
orr_r0-r1-r2 sub_r3-r0_i mov_r0-r3 sub_r2-r0-r1	orr_r0-r1-r2 sub_r3-r0_i sub_r2-r3-r1
cmp_r0-r1 sub_cc_r2-r2-r3 sub_cs_r2-r3-r0 mov_r3-r2 rsb_r2-r3-r2 add_r1-r3-r3_lsr_i and_r2-r1-r2	bic_r2-r2-r2
cmp_r0_i mov_cc_r1-r0_lsl_i and_r2-r1-r3_lsr_i eor_r2-r1-r2 rsb_r1-r1-r2_lsr_i add_r2-r1_i	cmp_r0_i mov_cc_r1-r0_lsl_i rsb_r1-r1-r1_lsr_i add_r2-r1_i
cmp_r0-r1 mvn_lt_r1-r2 mvn_ge_r1-r2 rsb_r1-r3-r1_ror_i and_r2-r1-r0	mvn_r1-r2 rsb_r1-r3-r1_ror_i and_r2-r1-r0
add_r0-r1-r1_ror_i mov_r1-r0 mvn_r2-r1 add_r1-r2-r1	mvn_r1_i
mov_r0-r1 tst_r0-r1 orr_eq_r2-r2-r1 mvn_r0-r2	mvn_r0-r2
cmp_r0-r1 mov_lt_r0_i mov_ge_r0-r1 mov_r1-r0	cmp_r0-r1 mov_lt_r0_i sub_lt_r1-r0-r0_asr_i
tst_r0-r1 add_eq_r2-r2-r1 sub_eq_r2-r3-r0 mov_r0-r2	tst_r0-r1 rsb_eq_r2-r0-r3 mov_r0-r2
cmp_r0-r1 sub_ne_r1-r1-r0_asr_i and_r0-r1_i rsb_r0-r2-r0_asr_i	sub_r0-r2-r2_lsl_i
mov_r0-r1 orr_r1-r1-r0_lsl_i mvn_r2-r1 add_r2-r3-r2	orr_r1-r1-r1_lsl_i rsb_r1-r3-r1 mvn_r2-r1
mvn_r0-r1 sub_r2-r1-r3_lsl_i mvn_r3-r2 orr_r2-r0-r3	mvn_r0-r1 sub_r2-r1-r3_lsl_i unk
add_r0-r0-r1 mvn_r1-r0 sub_r2-r3-r1 sub_r2-r2-r1	add_r0-r0-r1 mvn_r1-r0 sub_r2-r3-r1_lsl_i
orr_r0-r0-r1_asr_i rsb_r1-r0-r2 mov_r3-r0 eor_r2-r1-r3 rsb_r3-r2-r0	orr_r0-r0-r1_asr_i rsb_r1-r0-r2 eor_r2-r1-r0 rsb_r3-r2-r0
sub_r0-r1-r2 add_r3-r1-r2 mov_r1-r0 eor_r3-r1-r3	add_r3-r1-r2 sub_r0-r1-r2 eor_r3-r0-r3
add_r0-r1-r0 orr_r0-r0-r2_lsr_i mov_r2-r0 and_r2-r0-r2_asr_i	add_r0-r1-r0 orr_r0-r0-r2_lsr_i and_r2-r0-r0_asr_i
sub_r0-r1-r0_ror_i add_r2-r1-r3 sub_r1-r2-r0 add_r2-r1-r3	ror_r2-r0_i add_r2-r2-r3_lsl_i
and_r0-r0-r1 sub_r2-r1-r2_lsl_i sub_r1-r2-r0 and_r1-r0-r1	and_r1-r0-r1 and_r1-r1-r2_lsl_i
rsb_r0-r1-r2_asr_i orr_r2-r0-r3_ror_i rsb_r1-r2-r0_ror_i mov_r0-r1	rsb_r0-r1-r2_asr_i orr_r2-r0-r3_ror_i rsb_r0-r2-r0_ror_i
cmp_r0_i add_lt_r1-r1-r0 and_r2-r0-r3 orr_r3-r1-r3 orr_r3-r2-r3	cmp_r0_i add_lt_r1-r1-r0 orr_r3-r1-r3
cmp_r0_i orr_ge_r0-r1-r2 add_r0-r2-r0_lsl_i add_r3-r0-r0	cmp_r0_i sub_r0-r2-r0_lsl_i add_r3-r0-r0
sub_r0-r0-r1_lsr_i add_r1-r0-r2_lsr_i orr_r0-r1-r0 orr_r3-r0-r1 rsb_r2-r0-r3_lsl_i	sub_r0-r0-r1_lsr_i add_r1-r0-r2_lsr_i orr_r0-r1-r0 rsb_r2-r0-r0_lsl_i
rsb_r0-r0-r1_lsr_i orr_r0-r1-r0 sub_r0-r0-r1 add_r0-r0_i	rsb_r0-r0-r1_lsr_i bic_r0-r0-r1 add_r0-r0_i
sub_r0-r1-r2_asr_i rsb_r2-r0-r1 add_r0-r2-r0 mov_r1-r0_lsr_i rsb_r3-r0-r1	sub_r0-r1_i rsb_r3-r1-r1_lsr_i
tst_r0-r1 add_ne_r0-r1-r2 rsb_r1-r1-r0_lsl_i and_r1-r1_i	and_r1-r1_i
add_r0-r1-r1_lsr_i add_r1-r2-r0 add_r2-r1-r3 mov_r1-r3 eor_r3-r1-r2	add_r0-r1-r1_lsr_i add_r1-r2-r0 add_r2-r1-r3 eor_r3-r3-r2
mov_r0-r1 sub_r2-r1-r0 add_r3-r0-r3_ror_i and_r3-r2-r3 rsb_r0-r3-r2	sub_r0-r3-r3
sub_r0-r1-r2 eor_r2-r0-r2_lsr_i add_r2-r2-r2 add_r2-r2-r1	sub_r0-r1-r2 eor_r2-r0-r2_lsr_i add_r2-r1-r2_lsl_i
sub_r0-r1-r0_lsl_i sub_r2-r1-r3_lsr_i eor_r2-r0-r2 orr_r3-r2-r1 eor_r1-r2-r3	sub_r0-r1-r0_lsl_i sub_r2-r0-r3_lsr_i and_r1-r1-r2
rsb_r0-r1-r2_asr_i sub_r0-r0-r2 sub_r0-r0_i mov_r2-r0	rsb_r0-r1-r2_asr_i sub_r0-r0-r2 sub_r2-r0_i
cmp_r0-r1 sub_cs_r1-r1-r2_lsl_i sub_r2-r1_i mov_r3-r2 rsb_r2-r3-r1_asr_i	cmp_r0-r1 sub_cs_r1-r1-r2_lsl_i sub_r2-r1_i rsb_r2-r2-r1_asr_i
mov_r0-r1 and_r0-r1-r0 add_r2-r0_i eor_r2-r3-r2 rsb_r1-r2-r0_lsr_i	add_r2-r1_i eor_r2-r3-r2 rsb_r1-r2-r1_lsr_i
cmp_r0-r1 rsb_cs_r2-r3-r0_lsl_i orr_r0-r2-r0 orr_r1-r0-r2 sub_r3-r1-r0 mvn_r2-r3	unk
cmp_r0_i add_hi_r1-r1-r2_asr_i orr_r1-r1_i sub_r2-r3-r1 rsb_r2-r3-r2_lsl_i	orr_r1-r3_i sub_r2-r3-r1 rsb_r2-r3-r2_lsl_i
rsb_r0-r1_i sub_r2-r0-r1 rsb_r3-r2-r1 eor_r1-r0-r3	rsb_r0-r1_i rsb_r2-r0-r1_lsl_i eor_r1-r0-r2
add_r0-r1-r2 sub_r2-r0-r1 rsb_r0-r2-r1 eor_r2-r0-r1 rsb_r1-r2-r3	rsb_r0-r2-r1 eor_r2-r0-r1 rsb_r1-r2-r3
tst_r0_i mov_eq_r1-r0_ror_i rsb_r1-r1-r2_asr_i mov_r0-r3 orr_r2-r0-r1	tst_r0_i mov_ls_r1-r0_ror_i rsb_r1-r1-r2_asr_i orr_r2-r3-r1
mov_r0-r1 sub_r2-r1-r0 rsb_r1-r1-r2_lsr_i and_r3-r1_i add_r0-r1-r3_asr_i	rsb_r1-r1_i and_r3-r1_i add_r0-r1-r3_lsr_i
sub_r0-r1-r2 add_r2-r1-r2_lsr_i rsb_r1-r1-r2_lsl_i eor_r2-r1-r0_ror_i mov_r3-r2	sub_r0-r1-r2 add_r2-r1-r2_lsr_i rsb_r1-r1-r2_lsl_i eor_r3-r1-r0_ror_i
rsb_r0-r1-r2_asr_i add_r1-r3-r0_asr_i add_r3-r1_i mov_r0-r3	rsb_r0-r1-r2_asr_i add_r1-r3-r0_asr_i add_r0-r1_i
mvn_r0-r1 add_r0-r0_i mvn_r2-r0 mvn_r1-r2	sub_r2-r1_i mvn_r1-r2
add_r0-r0_i sub_r1-r0_i and_r0-r2-r3 and_r3-r0-r2 orr_r3-r3-r1_asr_i	add_r0-r0_i sub_r1-r0_i and_r3-r3-r2 orr_r3-r3-r1_asr_i
add_r0-r1-r2 rsb_r0-r0-r1 mov_r2-r0 orr_r1-r0-r2_lsr_i mov_r3-r1_lsr_i	add_r0-r1-r2 rsb_r0-r0-r1 orr_r1-r0-r0_lsr_i mov_r3-r1_lsr_i
cmp_r0-r1 mov_cs_r0_i orr_r1-r1-r2 orr_r1-r1-r2 sub_r2-r1-r0	cmp_r0-r1 orr_r1-r1-r2 mov_cs_r0_i sub_r2-r1-r0
mvn_r0-r1 tst_r0-r1 sub_eq_r0-r0-r2_asr_i and_r3-r0-r1	mvn_r0-r1 sub_r0-r0-r2_asr_i and_r3-r0-r1
rsb_r0-r0_i mov_r1-r0 sub_r2-r3-r0 sub_r0-r1-r2 eor_r0-r0_i	rsb_r0-r0_i sub_r2-r3-r0 sub_r0-r0-r2 eor_r0-r0_i
cmp_r0-r1 mvn_ge_r2-r0 rsb_ls_r2-r2_i mov_r3-r2 rsb_r1-r2-r3	sub_r1-r3-r3
sub_r0-r1-r0 rsb_r1-r1-r0 add_r2-r3-r1 mov_r0-r2	rsb_r0-r0-r3
orr_r0-r1_i rsb_r1-r2-r3 mov_r3-r1 rsb_r1-r1-r0_ror_i and_r1-r1-r3_lsl_i	orr_r0-r1_i rsb_r3-r2-r3 rsb_r1-r3-r0_ror_i and_r1-r1-r3_lsl_i
tst_r0-r1 mvn_ne_r2-r1 sub_r1-r3-r0 mov_r3-r1 sub_r1-r2-r3	tst_r0-r1 mvn_ne_r2-r1 sub_r1-r3-r0 sub_r1-r2-r1
cmp_r0-r1 rsb_ne_r0-r2-r0 rsb_r1-r2-r1 add_r0-r0-r1 mvn_r1-r0 eor_r0-r1-r0	mvn_r0_i
rsb_r0-r1-r2 sub_r3-r0-r3 mov_r2-r0 sub_r0-r2-r3 add_r1-r0-r0	add_r1-r3-r3
cmp_r0-r1 mov_lt_r2_i mvn_r0-r2 eor_r0-r0-r2 rsb_r0-r0_i	mvn_r0_i rsb_r0-r0_i
cmp_r0_i mov_cs_r1_i orr_r2-r1-r0 and_r0-r0-r2 eor_r0-r1-r0 and_r1-r3-r0	cmp_r0_i mov_cs_r1_i eor_r0-r1-r0 and_r1-r3-r0
rsb_r0-r1-r2 add_r1-r2-r2 and_r2-r2-r1 eor_r0-r0-r2_lsl_i and_r2-r0-r2	rsb_r0-r1-r2 add_r1-r2-r2 and_r2-r0-r2 and_r2-r2-r1
mov_r0-r1 orr_r2-r0-r3 eor_r3-r1_i sub_r0-r3-r2	orr_r2-r1-r3 eor_r3-r1_i sub_r0-r3-r2
orr_r0-r1_i mov_r2-r3 eor_r1-r3-r2 sub_r2-r0-r1 mvn_r3-r2	orr_r0-r1_i mvn_r3-r0
rsb_r0-r1_i sub_r2-r1-r0_lsl_i mov_r1-r3 sub_r2-r1-r2	rsb_r0-r1_i sub_r2-r1-r0_lsl_i sub_r2-r3-r2
sub_r0-r1-r2 orr_r0-r1-r0_asr_i sub_r0-r0-r2 and_r2-r0-r1_lsl_i	sub_r0-r1-r2 bic_r0-r0-r2 and_r2-r0-r1_lsl_i
sub_r0-r0-r1 rsb_r0-r2-r0_lsl_i mvn_r3-r2 orr_r0-r3-r0	sub_r0-r0-r1 rsb_r0-r2-r0_lsl_i unk
add_r0-r1-r2 add_r0-r0-r0 add_r0-r0-r0_lsl_i mov_r2-r0 mov_r1-r2	add_r0-r1-r2 add_r1-r0-r0
mvn_r0-r1 sub_r2-r2-r1 sub_r1-r2-r0 orr_r1-r1-r0	mvn_r0-r1 add_r1-r2_i orr_r1-r1-r0
orr_r0-r0-r1 sub_r2-r0-r3 sub_r0-r0-r3 sub_r0-r0-r2	bic_r0-r2-r2
orr_r0-r1-r2 mov_r1-r0 rsb_r0-r3-r0_ror_i orr_r1-r1-r0	orr_r0-r1-r2 rsb_r1-r3-r0_ror_i orr_r1-r1-r0
mvn_r0-r1 add_r2-r3-r1 mov_r1-r2 add_r3-r1-r1 rsb_r3-r3-r0	mvn_r0-r1 add_r2-r3-r1 add_r3-r2-r2 rsb_r3-r3-r0
rsb_r0-r1-r0_asr_i sub_r1-r0_i rsb_r2-r1-r0 add_r0-r1_i orr_r2-r2-r0_lsl_i	rsb_r0-r1-r0_asr_i mov_r2_i sub_r2-r2-r0_lsl_i
tst_r0-r1 mov_eq_r2-r0_lsr_i sub_r3-r2-r3 sub_r3-r3-r2 eor_r3-r0-r3	rsb_r2-r3_i eor_r3-r0-r2
add_r0-r1-r0 rsb_r0-r1-r0_lsr_i add_r2-r0-r0_ror_i sub_r3-r2-r0 eor_r0-r3_i	add_r0-r1-r0 rsb_r0-r1-r0_lsr_i mov_r3-r0_ror_i eor_r0-r3_i
rsb_r0-r1-r2_lsl_i rsb_r2-r3-r0_lsl_i add_r1-r2-r2 mov_r3-r1	rsb_r0-r1-r2_lsl_i rsb_r2-r3-r0_lsl_i add_r3-r2-r2
tst_r0_i mov_ne_r1_i mov_eq_r1_i mov_r2-r1	mov_r2_i
sub_r0-r1-r0 rsb_r2-r2-r0_ror_i sub_r0-r0-r2_ror_i sub_r3-r0-r3 mov_r1-r3	sub_r0-r1-r0 rsb_r2-r2-r0_ror_i sub_r0-r0-r2_ror_i sub_r1-r0-r3
mov_r0-r1 sub_r2-r2-r0 mov_r1-r2 add_r2-r1-r1 mov_r1-r2	sub_r2-r2-r1 add_r2-r2-r2 mov_r1-r2
cmp_r0_i rsb_lt_r1-r0-r2_asr_i sub_lt_r1-r3-r0 sub_r3-r0-r1_lsr_i rsb_r0-r1-r3_lsr_i	cmp_r0_i sub_lt_r1-r3-r0 sub_r3-r0-r1_lsr_i rsb_r0-r1-r3_lsr_i
sub_r0-r1_i sub_r2-r1_i rsb_r3-r1-r0_lsl_i sub_r2-r2-r3	rsb_r2-r1_i sub_r3-r2-r2_lsl_i sub_r2-r1-r3
add_r0-r1-r2_lsl_i mov_r2-r1 sub_r2-r0-r2 sub_r3-r1-r2	sub_r3-r1-r2_lsl_i
orr_r0-r1-r0_lsl_i rsb_r1-r2-r0_lsr_i mvn_r0-r1 mov_r1-r0	orr_r1-r1-r0_lsl_i rsb_r1-r2-r1_lsr_i mvn_r1-r1
cmp_r0-r1 add_hi_r2-r0-r2 sub_r0-r2-r0 mov_r3-r0 rsb_r2-r3-r0	sub_r2-r3-r3
add_r0-r1-r2 rsb_r1-r0-r3 add_r2-r0-r1 mvn_r3-r2 eor_r2-r3-r1	add_r0-r1-r2 rsb_r1-r0-r3 mvn_r3-r3 eor_r2-r3-r1
tst_r0_i sub_eq_r1-r1-r0 and_r0-r1_i	tst_r0_i and_r0-r1_i
orr_r0-r1_i sub_r2-r1-r0 orr_r2-r1-r2 add_r3-r2-r1 mov_r0-r3	orr_r0-r1_i sub_r2-r1-r0 orr_r2-r1-r2 add_r0-r1-r2
tst_r0_i add_ne_r1-r0-r2_lsr_i add_eq_r1-r3-r3 sub_r3-r3-r1_lsl_i	tst_r0_i add_ne_r1-r0-r2_lsr_i sub_ne_r3-r3-r1_lsl_i
rsb_r0-r1_i and_r1-r0-r2 mov_r3-r1 mvn_r0-r3	rsb_r0-r1_i and_r1-r0-r2 mvn_r0-r1
sub_r0-r0_i rsb_r1-r0-r1_ror_i eor_r2-r1-r0_asr_i orr_r2-r1-r2	sub_r0-r0_i rsb_r1-r0-r1_ror_i orr_r2-r1-r0_asr_i
add_r0-r1-r2_ror_i eor_r1-r0-r3_ror_i mov_r3-r0 add_r2-r3-r1_lsr_i add_r1-r1-r2	add_r0-r1-r2_ror_i eor_r1-r0-r3_ror_i add_r2-r0-r1_lsr_i add_r1-r1-r2
cmp_r0-r1 mvn_cc_r1-r2 mvn_cs_r1-r2 sub_r0-r1-r3	add_r0-r2-r3 mvn_r0-r0
and_r0-r1_i add_r1-r2_i orr_r2-r3-r1 rsb_r0-r2-r0_asr_i add_r0-r2-r0	and_r0-r1_i
add_r0-r0-r0_lsl_i rsb_r1-r2-r3 mov_r2-r1 rsb_r1-r0-r2_lsr_i sub_r0-r2-r1	add_r0-r0-r0_lsl_i rsb_r2-r2-r3 rsb_r1-r0-r2_lsr_i sub_r0-r2-r1
eor_r0-r1-r2 mvn_r2-r0 add_r1-r2-r0 sub_r0-r0-r1	eor_r0-r1-r2 add_r0-r0_i
sub_r0-r1-r2_lsl_i mov_r2-r1 sub_r2-r2-r1_lsl_i rsb_r3-r2-r0 orr_r1-r1-r3	rsb_r0-r1-r2_lsl_i sub_r3-r1-r0 orr_r1-r1-r3
and_r0-r1-r2 sub_r3-r0-r2_lsr_i and_r2-r1-r2 add_r1-r2-r3	and_r0-r1-r2 sub_r3-r0-r2_lsr_i add_r1-r0-r3
tst_r0-r1 sub_eq_r1-r2-r0_ror_i eor_r3-r1-r0 eor_r1-r1-r3	mov_r1-r0
cmp_r0-r1 rsb_cs_r1-r2-r3_asr_i add_r3-r1-r1 add_r2-r3-r1 rsb_r3-r2-r3	cmp_r0-r1 rsb_cs_r1-r2-r3_asr_i add_r2-r3-r1 rsb_r3-r2-r3
tst_r0-r1 mvn_eq_r2-r1 sub_r2-r2-r1_ror_i mov_r0-r2 sub_r1-r1-r0_asr_i	tst_r0-r1 mvn_eq_r2-r1 sub_r2-r2-r1_ror_i sub_r1-r1-r2_asr_i
and_r0-r1-r2 eor_r1-r2-r3 eor_r2-r0-r1_asr_i and_r2-r3-r2 mov_r3-r2	and_r0-r1-r2 eor_r1-r2-r3 eor_r2-r0-r1_asr_i and_r3-r2-r3
mvn_r0-r1 rsb_r2-r1-r0_asr_i sub_r2-r2-r0 sub_r1-r2-r0_asr_i	mov_r1_i
add_r0-r1-r2_ror_i sub_r2-r0-r3 mvn_r0-r2 mov_r2-r0 mvn_r1-r2	add_r0-r1-r2_ror_i sub_r2-r0-r3 mvn_r0-r2 mvn_r1-r0
tst_r0-r1 rsb_eq_r0-r2-r1 mov_r2-r0 orr_r2-r0-r2	tst_r0-r1 rsb_eq_r0-r2-r1 mov_r2-r0
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 rsb_r2-r0-r2_ror_i	mvn_r2-r1 rsb_r2-r0-r2_ror_i
mov_r0-r1 orr_r1-r1-r2 eor_r0-r1-r0 mvn_r2-r0	unk
cmp_r0-r1 orr_cs_r2-r0-r1 rsb_r0-r2_i add_r2-r0-r2	mov_r2_i
cmp_r0_i mvn_eq_r1-r2 and_r1-r1-r0 sub_r1-r2-r1_asr_i	and_r1-r1-r0 sub_r1-r2-r1_asr_i
cmp_r0_i sub_ge_r1-r1-r0 mov_r0-r1 mvn_r1-r0 mov_r2-r1	cmp_r0_i sub_ge_r1-r1-r0 mvn_r1-r1 mov_r2-r1
orr_r0-r1-r2 and_r2-r0-r2_lsr_i and_r0-r0-r2 add_r1-r0-r0	orr_r0-r2-r1 and_r2-r0-r2_ror_i add_r1-r2-r2
add_r0-r1-r2_asr_i add_r3-r0-r3 eor_r0-r0-r3 mov_r1-r0	add_r0-r1-r2_asr_i add_r3-r0-r3 eor_r1-r0-r3
orr_r0-r1-r0 rsb_r2-r3-r0 rsb_r3-r3-r0 add_r3-r3-r2	orr_r0-r1-r0 rsb_r3-r3-r0 add_r3-r3-r3
cmp_r0-r1 sub_hi_r2-r3_i rsb_r2-r2-r1_asr_i orr_r2-r1-r2 and_r3-r1-r2	and_r3-r1-r1
add_r0-r1-r2_asr_i rsb_r3-r2-r1 add_r1-r1-r2_lsl_i rsb_r3-r3-r0 eor_r3-r1-r3_ror_i	sub_r3-r2-r2_lsr_i eor_r1-r1-r2_lsl_i eor_r3-r1-r3_ror_i
cmp_r0_i and_eq_r0-r1-r2 mvn_r3-r0 and_r1-r3-r0	sub_r1-r0-r0
eor_r0-r1-r0 rsb_r1-r1-r0_lsr_i sub_r2-r0-r1 rsb_r0-r2-r1 mvn_r3-r0	eor_r0-r1-r0 rsb_r1-r1-r0_lsr_i rsb_r0-r0-r1_lsl_i mvn_r3-r0
sub_r0-r1-r0 mov_r2-r0 mov_r3-r2 sub_r0-r0-r3_lsr_i add_r3-r0-r0_lsl_i	sub_r0-r1-r0 sub_r0-r0-r0_lsr_i add_r3-r0-r0_lsl_i
rsb_r0-r1-r0 mvn_r2-r0 mvn_r1-r2 and_r0-r1_i add_r1-r0-r2_asr_i	rsb_r0-r1-r0 mvn_r2-r0 and_r0-r0_i add_r1-r0-r2_asr_i
sub_r0-r1-r2 add_r1-r3-r3 and_r3-r1-r2 add_r2-r0-r3	sub_r0-r1-r2 and_r3-r2-r3_lsl_i add_r2-r0-r3
and_r0-r1_i rsb_r0-r0_i and_r2-r3_i rsb_r0-r0-r2_asr_i	and_r0-r1_i eor_r0-r0_i rsb_r0-r0-r0_lsr_i
rsb_r0-r1-r2 mov_r2-r0 add_r1-r2-r2 add_r3-r1-r1	rsb_r0-r1-r2 add_r1-r0-r0 add_r3-r1-r1
sub_r0-r1-r2_asr_i rsb_r3-r2-r0 sub_r0-r3-r2 mov_r2-r0 rsb_r1-r2-r3_lsr_i	sub_r0-r1-r2_asr_i rsb_r3-r2-r0 sub_r0-r3-r2 rsb_r1-r0-r3_lsr_i
cmp_r0-r1 mvn_ls_r2-r3 mvn_hi_r2-r3 rsb_r2-r1-r2_lsl_i	mvn_r0-r3 rsb_r2-r1-r0_lsl_i
cmp_r0-r1 mov_cc_r2_i mov_cs_r2-r3_lsr_i rsb_r2-r0-r2_lsr_i	cmp_r0-r1 mov_cc_r2_i sub_r2-r0-r0_lsl_i
mvn_r0-r1 eor_r1-r0-r2 sub_r2-r3-r1 mov_r0-r3 and_r3-r2-r0	mvn_r0-r1 eor_r1-r0-r2 sub_r2-r3-r1 and_r3-r2-r3
sub_r0-r0-r1_ror_i add_r2-r0_i sub_r1-r2-r0 sub_r1-r1-r2	rsb_r1-r0-r1_ror_i
rsb_r0-r1-r2_ror_i sub_r3-r2-r0_lsl_i orr_r2-r2_i and_r2-r3-r2 and_r1-r2_i	and_r1-r2_i
orr_r0-r1-r2 rsb_r1-r2_i add_r1-r1-r2 add_r0-r1-r0_lsr_i eor_r0-r0-r2	orr_r0-r1-r2 mov_r1_i add_r0-r1-r0_lsr_i eor_r0-r0-r2
mov_r0-r1 orr_r2-r0-r3 orr_r3-r0-r2 eor_r2-r0-r3_lsr_i sub_r0-r2-r3	mov_r0-r1 orr_r3-r0-r3 eor_r2-r0-r3_lsr_i sub_r0-r2-r3
tst_r0_i add_ne_r1-r0_i sub_r1-r2-r1 add_r3-r2-r1 sub_r3-r3-r1	sub_r3-r2_i
add_r0-r0-r1_lsl_i add_r1-r2-r2_asr_i mov_r2-r1 eor_r2-r0-r2_asr_i	add_r0-r0-r1_lsl_i add_r2-r2-r2_asr_i eor_r2-r0-r2_asr_i
tst_r0-r1 mov_ne_r2-r0_lsl_i rsb_r0-r0-r2 mvn_r3-r2 eor_r0-r0_i add_r1-r3-r0_lsr_i	tst_r0-r1 mov_ne_r2-r0_lsl_i rsb_r0-r0-r2 mvn_r3-r2 add_r1-r3-r0_lsr_i
sub_r0-r0-r1_lsl_i rsb_r2-r0-r1 sub_r0-r3-r2_lsl_i mvn_r1-r0 orr_r0-r0-r1	mvn_r0_i
and_r0-r0-r1_lsl_i and_r2-r0-r2 mov_r1-r0 eor_r1-r2-r1_lsr_i	and_r0-r0-r1_lsl_i and_r2-r0-r2 eor_r1-r2-r0_lsr_i
eor_r0-r1-r0_lsl_i add_r2-r3-r3_ror_i sub_r3-r2-r0 rsb_r3-r2-r3 mvn_r2-r3	eor_r0-r1-r0_lsl_i sub_r3-r0-r0_lsl_i mvn_r2-r3
sub_r0-r0-r1_lsl_i sub_r2-r0_i and_r3-r2_i mvn_r1-r3	sub_r2-r0_i and_r3-r2_i mvn_r1-r3
mvn_r0-r1 mvn_r1-r0 mvn_r2-r1 eor_r2-r1-r2 orr_r0-r2-r1	mvn_r0_i
cmp_r0-r1 mvn_cs_r2-r1 mov_r1-r0 add_r0-r1-r0 rsb_r2-r0-r2	cmp_r0-r1 mvn_cs_r2-r1 add_r0-r0-r0 rsb_r2-r0-r2
sub_r0-r1-r2 mov_r2-r0 sub_r0-r0_i eor_r2-r2-r0	sub_r0-r1-r2 sub_r2-r0_i eor_r2-r2-r0
add_r0-r1-r0 eor_r2-r0_i mvn_r1-r2 mvn_r0-r3 rsb_r3-r0-r1	add_r0-r1-r0 eor_r2-r0_i rsb_r3-r2-r3
rsb_r0-r1-r2 sub_r1-r2-r1 add_r3-r1-r0 orr_r0-r3-r1	sub_r1-r2-r1 orr_r0-r1-r1_lsl_i
eor_r0-r0-r1 add_r2-r3-r0_asr_i mvn_r1-r2 add_r3-r1-r2	unk
and_r0-r1-r2_lsl_i and_r1-r0-r1_lsr_i mov_r3-r2 and_r1-r1-r3	and_r0-r1-r2_lsl_i and_r1-r0-r0_lsr_i
sub_r0-r1-r2_lsr_i orr_r3-r2-r0 eor_r0-r3-r0 mov_r1-r0 sub_r1-r1-r0	mov_r1_i
cmp_r0-r1 and_cs_r1-r1-r2 sub_r2-r1-r2_ror_i sub_r2-r2-r1	sub_r2-r1-r2_ror_i sub_r2-r2-r1
mvn_r0-r1 sub_r0-r1-r0 mov_r2-r0 rsb_r0-r2-r0_lsl_i mvn_r3-r0	mvn_r0-r1 sub_r0-r1-r0 rsb_r0-r0-r0_lsl_i mvn_r3-r0
eor_r0-r1-r0_asr_i add_r2-r1-r0_lsl_i mov_r3-r1_ror_i sub_r0-r2-r3_lsr_i	eor_r0-r1-r0_asr_i add_r2-r1-r0_lsl_i bic_r0-r2_i
cmp_r0-r1 add_cs_r2-r1_i mov_r0-r3 add_r3-r0-r2 mvn_r1-r3	cmp_r0-r1 add_cs_r2-r1_i add_r3-r3-r2 mvn_r1-r3
and_r0-r1-r2 and_r3-r2-r0 mvn_r1-r3 sub_r2-r1-r2_lsl_i	and_r3-r2-r1 mvn_r1-r3 sub_r2-r1-r2_lsl_i
and_r0-r1_i eor_r2-r0-r2 mvn_r1-r0 rsb_r1-r1-r2_lsl_i and_r2-r1_i	mvn_r1-r1 and_r2-r1_i
and_r0-r1-r2 sub_r1-r2-r3 add_r1-r1-r2 sub_r2-r1-r0	and_r0-r1-r2 rsb_r1-r3-r2_lsl_i sub_r2-r1-r0
mov_r0-r1 mvn_r2-r0 add_r3-r2_i orr_r2-r2-r3	sub_r2-r1-r1_lsl_i unk
tst_r0_i add_ne_r1-r0-r0 rsb_ne_r1-r0-r2 sub_r2-r1-r3 add_r0-r2-r1 add_r2-r3-r0_lsl_i	tst_r0_i rsb_ne_r1-r0-r2 sub_r2-r1-r3 add_r0-r2-r1 add_r2-r3-r0_lsl_i
sub_r0-r1-r2 sub_r2-r2-r0_lsr_i sub_r3-r2-r3 mov_r1-r3 sub_r1-r1-r3	mov_r1_i
rsb_r0-r0-r1 mov_r2-r3 mov_r3-r0 orr_r1-r2-r3	rsb_r0-r0-r1 orr_r1-r3-r0
rsb_r0-r1-r2_lsl_i mov_r2-r0 sub_r3-r2_i and_r2-r2-r0 and_r0-r2-r3_asr_i	rsb_r2-r1-r2_lsl_i sub_r3-r2_i and_r0-r2-r3_asr_i
tst_r0_i mov_eq_r0_i mov_eq_r0-r1 mvn_r2-r0	tst_r0_i mov_eq_r0-r1 mvn_r2-r0
eor_r0-r1-r0_asr_i rsb_r2-r0-r3_asr_i rsb_r0-r0-r3_ror_i rsb_r1-r0-r2	mov_r2-r3_ror_i eor_r1-r2-r3_asr_i
rsb_r0-r1-r2_lsl_i sub_r2-r1-r3 mov_r1-r0_lsr_i mov_r0-r2 and_r2-r1-r0	rsb_r0-r1-r2_lsl_i sub_r2-r1-r3 mov_r1-r0_lsr_i and_r2-r1-r2
eor_r0-r1-r0 and_r0-r1-r0 rsb_r2-r1-r0_asr_i add_r2-r2-r1	eor_r0-r1-r0 and_r0-r1-r0 asr_r2-r0_i
and_r0-r1-r2 and_r0-r2-r0_asr_i mov_r2-r0 mvn_r0-r2	and_r0-r1-r2 and_r0-r2-r0_asr_i mvn_r0-r0
add_r0-r1-r2_ror_i orr_r1-r1-r0_lsr_i orr_r2-r1-r0 mvn_r1-r2 orr_r3-r1-r2	mvn_r3_i
cmp_r0-r1 sub_hi_r0-r2-r1 mov_r2-r0 rsb_r2-r2-r3_asr_i	cmp_r0-r1 sub_hi_r0-r2-r1 rsb_r2-r0-r3_asr_i
mov_r0-r1 sub_r1-r0-r1_asr_i add_r0-r2-r1_asr_i sub_r3-r0-r2_asr_i and_r1-r3-r1_asr_i	sub_r1-r1-r1_asr_i add_r0-r2-r1_asr_i sub_r3-r0-r2_asr_i and_r1-r3-r1_asr_i
sub_r0-r1-r2 sub_r2-r1-r0 mvn_r0-r2 eor_r2-r2-r0	mvn_r2_i
add_r0-r1-r0 orr_r2-r3_i mov_r1-r3 sub_r0-r2-r0_lsr_i sub_r3-r1-r0	add_r0-r1-r0 orr_r2-r3_i sub_r0-r2-r0_lsr_i sub_r3-r3-r0
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 sub_r0-r1-r2 add_r3-r0-r0 eor_r3-r3-r2 and_r0-r3_i	mvn_r3-r1 and_r0-r3_i
add_r0-r1_i mov_r2-r1 mov_r3-r2 rsb_r2-r3-r0_asr_i orr_r3-r0-r2	add_r0-r1_i rsb_r2-r1-r0_asr_i orr_r3-r0-r2
tst_r0-r1 mov_ne_r0-r1_lsl_i and_r1-r0-r1 mov_r2-r1	tst_r0-r1 and_r2-r1-r1_lsl_i mov_cs_r2-r2_lsl_i
orr_r0-r1-r2_lsl_i rsb_r3-r0-r1_ror_i mvn_r2-r3 mov_r1-r2	orr_r0-r1-r2_lsl_i rsb_r3-r0-r1_ror_i mvn_r1-r3
sub_r0-r1-r0_lsl_i cmp_r2-r1 and_ls_r2-r0-r2 orr_r0-r0-r2	sub_r0-r1-r0_lsl_i cmp_r2-r1 orr_hi_r0-r0-r2
mvn_r0-r1 add_r2-r2-r3 rsb_r2-r2-r0 mov_r3-r2	mvn_r0-r1 add_r2-r2-r3 rsb_r3-r2-r0
add_r0-r1-r1_asr_i rsb_r2-r2-r1_lsr_i orr_r1-r3-r0_ror_i and_r0-r3-r1 rsb_r3-r0-r2_ror_i	rsb_r2-r2-r1_lsr_i rsb_r3-r3-r2_ror_i
cmp_r0-r1 mvn_cs_r0-r1 mvn_r2-r0 sub_r3-r0-r2 sub_r2-r3-r0	cmp_r0-r1 sub_r2-r1-r1_lsl_i add_cc_r2-r0_i
rsb_r0-r1-r2_lsl_i mvn_r2-r0 mov_r0-r2 mvn_r3-r0	rsb_r3-r1-r2_lsl_i
cmp_r0_i mvn_lt_r1-r2 mvn_ge_r1-r3 mvn_r2-r1	cmp_r0_i mvn_lt_r1-r2 ror_ge_r2-r3_i
rsb_r0-r1-r2_asr_i mov_r3-r0 mvn_r2-r0 rsb_r0-r3-r2_lsl_i	rsb_r0-r1-r2_asr_i mvn_r2-r0 rsb_r0-r0-r2_lsl_i
add_r0-r1-r1_lsl_i sub_r2-r3-r1_ror_i eor_r1-r2-r0 sub_r2-r3-r1_lsr_i	sub_r0-r3-r1_asr_i sub_r2-r3-r0_lsr_i
rsb_r0-r1-r2_ror_i rsb_r1-r0-r2_ror_i eor_r0-r1-r3_lsr_i and_r1-r3-r0_ror_i sub_r3-r1_i	eor_r0-r1-r3_lsr_i and_r1-r3-r0_ror_i sub_r3-r1_i
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r2 mov_r0-r1	mvn_r1-r2 mov_r0-r1
add_r0-r1-r2 rsb_r3-r1-r2_asr_i sub_r2-r0-r3 rsb_r1-r2-r3	add_r0-r1-r2 rsb_r3-r1-r2_asr_i rsb_r1-r0-r3_lsl_i
mov_r0-r1 add_r2-r2-r0 add_r3-r1-r2 add_r2-r3-r1	add_r2-r2-r1 add_r3-r1-r2 add_r2-r3-r1
tst_r0_i mov_eq_r0-r1_asr_i mov_eq_r0_i orr_r2-r0-r3	tst_r0_i mov_eq_r0_i orr_r2-r0-r3
add_r0-r1-r2_asr_i rsb_r3-r0-r3 mvn_r0-r3 mov_r2-r0	add_r1-r1-r2_asr_i sub_r3-r3-r1 mvn_r2-r3
and_r0-r1-r2_lsr_i mov_r2-r0 sub_r3-r2-r1_asr_i mvn_r2-r3	and_r0-r1-r2_lsr_i sub_r3-r0-r1_asr_i mvn_r2-r3
sub_r0-r0_i rsb_r1-r2_i rsb_r3-r0-r1 mov_r0-r3	rsb_r1-r2_i sub_r0-r0_i rsb_r0-r0-r1
mov_r0-r1 rsb_r2-r0-r2_lsl_i sub_r3-r2-r0_lsl_i sub_r1-r3_i rsb_r3-r2-r1	mvn_r3-r1_lsl_i
mov_r0-r1 and_r2-r0_i mov_r1-r2 rsb_r0-r1-r2	rsb_r0-r2-r2
eor_r0-r1-r2_ror_i eor_r2-r1-r0 eor_r0-r3-r0 orr_r1-r2-r0	eor_r0-r1-r3 orr_r1-r0-r2_ror_i
and_r0-r1-r0 and_r1-r1-r0 mov_r0-r1 sub_r2-r1-r0	sub_r2-r0-r0
rsb_r0-r1-r2_ror_i cmp_r2_i rsb_cs_r1-r0-r2_lsl_i mvn_r3-r1	rsb_r0-r1-r2_lsr_i sub_r3-r0_i
tst_r0-r1 add_eq_r2-r3-r0 sub_r0-r2-r3 mov_r3-r0 sub_r3-r3-r2	rsb_r3-r3_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r2 add_r2-r1-r3 rsb_r1-r2-r1	sub_r1-r3-r3_lsl_i
cmp_r0-r1 mov_ge_r2-r1 and_r3-r2-r3 orr_r2-r3-r2 add_r0-r2_i	cmp_r0-r1 mov_ge_r2-r1 add_r0-r2_i
tst_r0_i mov_ne_r1_i add_r0-r2-r1 rsb_r3-r1-r0_lsl_i rsb_r3-r3-r1_asr_i and_r3-r3_i	tst_r0_i mov_ne_r1_i rsb_r3-r1-r0_lsl_i rsb_r3-r3-r1_asr_i and_r3-r3_i
rsb_r0-r1-r2_lsr_i add_r1-r0-r1_lsr_i rsb_r3-r1-r2_lsr_i add_r0-r3-r3_lsl_i	sub_r3-r1-r1_lsr_i add_r0-r3-r3_lsl_i
sub_r0-r1-r2 sub_r3-r2-r3 orr_r0-r3-r0 add_r2-r1-r0 mov_r0-r2	sub_r0-r1-r2 rsb_r3-r3-r2 orr_r0-r3-r0 add_r0-r0-r1
tst_r0_i rsb_ne_r1-r1-r2 rsb_eq_r1-r1-r2_ror_i mov_r2-r1 sub_r2-r1-r2	sub_r2-r2-r2
rsb_r0-r1-r2_lsr_i sub_r3-r0-r2 and_r0-r2_i rsb_r1-r2-r3_lsl_i orr_r2-r1-r0	rsb_r0-r1-r2_lsr_i rsb_r3-r0-r2_lsl_i sub_r2-r2-r3_lsl_i
rsb_r0-r0-r1_ror_i add_r2-r0-r1 mov_r3-r2 sub_r2-r2-r3	sub_r2-r3-r3
eor_r0-r1-r2 mov_r1-r0 orr_r1-r3-r1 sub_r0-r3-r1	eor_r0-r1-r2 orr_r1-r3-r0 sub_r0-r3-r1
mvn_r0-r1 rsb_r2-r3-r0_ror_i sub_r2-r2-r0_lsl_i sub_r3-r2-r0 rsb_r0-r1-r3	mvn_r0-r1 rsb_r2-r3-r0_lsr_i add_r0-r2_i
add_r0-r1-r2 add_r2-r2-r0 rsb_r3-r2-r3 sub_r3-r3-r2 add_r0-r3-r2	rsb_r0-r1-r3 sub_r0-r0-r2_lsl_i
sub_r0-r1-r2_lsr_i and_r1-r1_i sub_r2-r1-r0 sub_r3-r2-r1 add_r3-r3-r1	sub_r0-r1-r2_lsr_i and_r1-r1_i sub_r2-r1-r0 eor_r3-r2-r1_lsr_i
mov_r0-r1 rsb_r2-r2-r0_lsr_i orr_r0-r2-r3 sub_r3-r2-r0_ror_i	rsb_r2-r2-r1_lsr_i orr_r0-r2-r3 sub_r3-r2-r0_ror_i
tst_r0-r1 and_ne_r2-r3-r0 and_eq_r2-r3-r0 and_r0-r0-r2_asr_i add_r3-r3-r3_asr_i add_r1-r3-r0_asr_i sub_r1-r2-r1_ror_i	and_r2-r3-r0 and_r0-r0-r2_asr_i add_r3-r3-r3_asr_i add_r1-r3-r0_asr_i sub_r1-r2-r1_ror_i
orr_r0-r1-r2_asr_i mvn_r1-r0 mov_r0-r1 mov_r3-r0_lsr_i orr_r0-r3-r0	orr_r0-r1-r2_asr_i mvn_r0-r0 mov_r3-r0_lsr_i orr_r0-r3-r0
mov_r0-r1 add_r1-r2-r3 mvn_r3-r0 mov_r2-r1 add_r3-r2-r3_asr_i	mvn_r0-r1_asr_i add_r2-r0-r2 add_r3-r2-r3
mvn_r0-r1 mov_r2-r3 sub_r0-r0-r2_lsr_i add_r0-r0-r0 sub_r3-r0-r1	mvn_r0-r1 sub_r0-r0-r3_lsr_i add_r0-r0-r0 sub_r3-r0-r1
add_r0-r1-r0_ror_i orr_r1-r2-r3 eor_r3-r1-r0_lsl_i add_r3-r3-r3	orr_r1-r2-r3 add_r3-r1-r1
tst_r0-r1 rsb_ne_r2-r3-r0 rsb_eq_r2-r1-r2_lsr_i mov_r3-r2 eor_r2-r3-r1	tst_r1-r0 rsb_ls_r2-r1-r2_lsr_i rsb_ne_r2-r3-r0 eor_r2-r2-r1
sub_r0-r1-r2 add_r0-r0-r2 mvn_r2-r1 add_r2-r2-r0	mvn_r2_i
and_r0-r0-r1 add_r2-r0_i add_r1-r0-r0 add_r1-r2-r1 mov_r3-r1	and_r0-r0-r1 add_r2-r0_i add_r1-r0-r0 add_r3-r1-r2
add_r0-r0_i rsb_r1-r0-r2_ror_i rsb_r2-r1-r3 mov_r1-r3 rsb_r0-r1-r2_lsl_i	add_r0-r0_i rsb_r1-r0-r2_ror_i rsb_r2-r1-r3 rsb_r0-r3-r2_lsl_i
orr_r0-r1-r0 orr_r2-r0-r3 orr_r3-r2-r0 sub_r2-r3_i	orr_r0-r1-r0 orr_r3-r3-r0 sub_r2-r3_i
tst_r0-r1 add_eq_r0-r0-r1 sub_r1-r2-r0_asr_i sub_r2-r1-r0 sub_r1-r1-r2	tst_r0-r1 add_eq_r0-r0-r1 sub_r2-r1-r0 sub_r1-r1-r2
sub_r0-r1-r2 and_r1-r3-r0 rsb_r0-r1-r0 mvn_r1-r0	sub_r0-r1-r2 unk
cmp_r0-r1 add_ne_r2-r0-r1 add_eq_r2-r1-r1 and_r3-r0-r2_lsl_i	add_r2-r0-r1 and_r3-r0-r2_lsl_i
mov_r0-r1_asr_i tst_r0_i add_ne_r2-r0-r0 and_r2-r2_i	mov_r0-r1_asr_i orr_r3-r0-r2_ror_i add_r2-r0-r3_ror_i and_r2-r2_i
tst_r0-r1 mov_ne_r0_i mov_eq_r0_i mov_r2-r0 rsb_r0-r2_i mov_r1-r0	mov_r2_i rsb_r1-r2_i
rsb_r0-r1-r0_lsr_i sub_r1-r0_i mov_r2-r1 mvn_r0-r2	rsb_r0-r1-r0_lsr_i sub_r1-r0_i mvn_r0-r1
tst_r0_i rsb_eq_r1-r2_i rsb_eq_r1-r3-r2_lsr_i add_r1-r1_i	tst_r0_i rsb_eq_r1-r3-r2_lsr_i add_r1-r1_i
mov_r0-r1 mvn_r2-r3 sub_r2-r2-r0 mvn_r1-r2 orr_r2-r1-r0	add_r0-r3-r1 orr_r2-r1-r0
mvn_r0-r1 orr_r1-r0-r2 add_r2-r0_i and_r0-r1-r2	unk sub_r1-r1_i bic_r0-r2-r1
and_r0-r1-r0_lsl_i add_r1-r1-r0 add_r1-r0-r1 rsb_r2-r1-r0_lsl_i	sub_r2-r1-r1_lsl_i
orr_r0-r0-r1 add_r2-r0-r0 eor_r3-r2-r1_ror_i mov_r0-r3	orr_r0-r0-r1 add_r2-r0-r0 eor_r0-r2-r1_ror_i
rsb_r0-r1-r2_ror_i mov_r2-r0 mvn_r1-r3 rsb_r1-r2-r1 add_r1-r1-r1_asr_i	rsb_r0-r1-r2_ror_i mvn_r1-r3 rsb_r1-r0-r1 add_r1-r1-r1_asr_i
tst_r0-r1 mov_eq_r2-r1 mov_eq_r2-r3 rsb_r1-r2-r3_lsr_i	tst_r0-r1 mov_cs_r2-r3 rsb_r1-r2-r3_lsr_i
add_r0-r1-r2 mvn_r2-r0 rsb_r0-r0-r3_lsl_i add_r1-r2-r0_ror_i sub_r3-r2-r1	add_r0-r1-r2 rsb_r0-r0-r3_lsl_i add_r1-r2-r0_ror_i sub_r3-r2-r1
sub_r0-r1-r2 add_r0-r3-r0_lsr_i add_r1-r0-r0_asr_i mov_r3-r1	sub_r0-r1-r2 add_r0-r3-r0_lsr_i add_r3-r0-r0_asr_i
orr_r0-r1-r2 add_r1-r1_i rsb_r1-r0-r1_asr_i add_r3-r1_i mov_r1-r3	orr_r0-r1-r2 add_r1-r1_i rsb_r1-r0-r1_asr_i add_r1-r1_i
mov_r0-r1 eor_r2-r1-r0 add_r3-r2_i mov_r2-r3	mov_r2_i
tst_r0-r1 orr_ne_r2-r3-r2_lsl_i add_r1-r0-r2 sub_r2-r1-r2	orr_r2-r0_i
and_r0-r1-r2 cmp_r2-r0 and_cs_r2-r2-r0 orr_r2-r1-r2	and_r2-r1-r1
mov_r0-r1 sub_r2-r0-r1 sub_r2-r1-r2 sub_r2-r2-r1_lsl_i	sub_r2-r1-r1_lsl_i
sub_r0-r1-r0 orr_r1-r2-r0 add_r2-r1-r1_lsr_i mov_r3-r2	sub_r0-r1-r0 orr_r3-r0-r2 add_r3-r3-r3_lsr_i
rsb_r0-r1-r2 sub_r2-r0-r2 eor_r3-r2-r0 sub_r1-r3-r1 sub_r3-r3-r1	asr_r3-r1_i
orr_r0-r1-r0 rsb_r2-r2-r0_ror_i mvn_r1-r3 and_r2-r2-r1	orr_r0-r1-r0 rsb_r2-r2-r0_ror_i bic_r2-r2-r3
rsb_r0-r1_i eor_r0-r2-r0 sub_r2-r0-r1_asr_i orr_r1-r0-r2_lsr_i	rsb_r0-r1_i eor_r0-r2-r0 orr_r1-r0-r0_lsr_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 sub_r1-r2-r1_lsl_i	mvn_r1-r2 sub_r1-r2-r1_lsl_i
tst_r0-r1 rsb_ne_r2-r1-r3_lsr_i mvn_r0-r2 eor_r2-r2-r0 mvn_r0-r2	mov_r0_i
tst_r0-r1 sub_ne_r2-r0-r3 mov_r1-r0 rsb_r1-r1-r2	tst_r0-r1 sub_ne_r2-r0-r3 rsb_r1-r0-r2
tst_r0-r1 rsb_ne_r2-r3-r2 mvn_r3-r2 add_r2-r2-r3	mvn_r2_i
sub_r0-r1-r2_lsr_i sub_r0-r1-r0 mov_r3-r0 mvn_r2-r0 sub_r0-r3-r2	mov_r0-r2_lsr_i mov_r3-r0 mvn_r2-r0 sub_r0-r3-r2
add_r0-r1-r2 mov_r2-r0 mov_r3-r2 rsb_r1-r2-r3_asr_i	add_r2-r1-r2 mov_r3-r2 rsb_r1-r2-r3_asr_i
tst_r0-r1 sub_eq_r2-r0-r3_ror_i mov_r0-r2 and_r3-r0-r2 rsb_r1-r3-r0	rsb_r1-r3-r3
tst_r0-r1 sub_ne_r2-r2-r3 sub_eq_r2-r2-r3 rsb_r2-r2-r0_asr_i add_r0-r1-r2	sub_r2-r2-r3 rsb_r2-r2-r0_asr_i add_r0-r1-r2
orr_r0-r1-r2 rsb_r0-r2-r0 orr_r0-r3-r0 rsb_r3-r1-r0 sub_r0-r0-r3	asr_r0-r1_i
tst_r0-r1 add_ne_r0-r1-r0 mvn_r1-r0 and_r2-r0-r1	sub_r2-r0-r0
cmp_r0-r1 add_lt_r2-r3_i add_ge_r2-r0-r2_ror_i orr_r0-r2-r3 and_r3-r0-r3 rsb_r0-r3_i	rsb_r0-r3_i
tst_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 cmp_r1-r2 orr_hi_r2-r2_i add_r2-r2-r2	mvn_r1-r2 cmp_r1-r2 orr_cs_r2-r2_i add_r2-r2-r2
rsb_r0-r0-r1_lsr_i mov_r2-r3 mov_r3-r2 eor_r1-r3-r0 rsb_r1-r1-r3_asr_i	rsb_r0-r0-r1_lsr_i eor_r1-r3-r0 rsb_r1-r1-r3_asr_i
mov_r0-r1 add_r0-r0-r0_lsr_i sub_r0-r0-r2 mvn_r3-r0	sub_r0-r1-r2 add_r0-r0-r1_lsr_i mvn_r3-r0
add_r0-r1-r0 eor_r2-r0_i add_r0-r2-r2_lsr_i sub_r3-r0-r2_lsr_i	add_r0-r1-r0 eor_r2-r0_i add_r3-r2_i
and_r0-r1-r2 add_r2-r3-r0 mov_r0-r2 mov_r1-r0	and_r0-r1-r2 add_r1-r0-r3
rsb_r0-r0-r1_lsr_i and_r2-r2_i and_r2-r2-r0_lsl_i rsb_r1-r2-r1_lsl_i	lsl_r1-r1_i
add_r0-r0-r1 add_r1-r1-r1_lsr_i add_r2-r0-r1_lsr_i add_r0-r2-r2 mov_r2-r0	add_r0-r0-r1 add_r1-r1-r1_lsr_i add_r2-r0-r1_lsr_i add_r2-r2-r2
add_r0-r1-r0 rsb_r1-r2-r3 sub_r1-r1-r0 mov_r2-r1	add_r0-r1-r0 rsb_r1-r2-r3 sub_r2-r1-r0
add_r0-r1-r2_lsr_i eor_r2-r2-r1 orr_r1-r1-r2 sub_r0-r1-r0	bic_r0-r2-r1 sub_r0-r0-r2_lsr_i
add_r0-r0-r1 add_r1-r2-r0 add_r2-r2-r2 and_r2-r2-r1 orr_r2-r2-r1	add_r0-r0-r1 add_r2-r2-r0
sub_r0-r0_i add_r1-r2-r0 sub_r0-r1_i add_r3-r0_i	rsb_r1-r2_i rsb_r3-r1-r0
mov_r0-r1 and_r2-r0-r3 and_r1-r1-r2 rsb_r2-r1_i rsb_r2-r1-r2_lsr_i	and_r1-r1-r3 rsb_r2-r1_i rsb_r2-r1-r2_lsr_i
sub_r0-r1-r2_asr_i rsb_r3-r3-r0_lsr_i rsb_r0-r1-r3 mov_r2-r0 add_r1-r2-r2	sub_r0-r1-r2_asr_i rsb_r3-r3-r0_lsr_i sub_r2-r3-r1 add_r1-r2-r2
sub_r0-r1_i mov_r2-r0_ror_i sub_r3-r2_i and_r3-r3_i	rsb_r2-r1-r1_lsr_i and_r3-r2-r2_lsr_i
eor_r0-r0_i mov_r1-r0 mov_r0-r1 rsb_r2-r0_i	eor_r0-r0_i rsb_r2-r0_i
and_r0-r0-r1 orr_r1-r2-r0 rsb_r3-r0-r1_lsl_i add_r0-r0-r3 and_r2-r0_i	and_r2-r0_i
rsb_r0-r1-r2 sub_r0-r3-r0 mov_r2-r3 sub_r1-r0-r2_lsr_i	rsb_r0-r1-r2 sub_r0-r3-r0 sub_r1-r0-r3_lsr_i
mov_r0-r1 mov_r2-r0 mov_r0-r2 sub_r0-r2-r0	sub_r0-r0-r0
mvn_r0-r1 add_r2-r0-r2 mov_r3-r0 orr_r0-r3-r2	mvn_r0-r1 add_r2-r0-r2 orr_r0-r0-r2
eor_r0-r1-r2 eor_r3-r2-r1 and_r2-r1-r0_ror_i add_r1-r3_i add_r3-r1-r2	eor_r0-r1-r2 and_r2-r1-r0_ror_i add_r1-r0_i add_r3-r1-r2
rsb_r0-r1-r2 sub_r2-r1-r0 add_r1-r2-r1 mov_r2-r1	add_r0-r1-r1_lsl_i rsb_r2-r2-r0
sub_r0-r1_i sub_r1-r0-r2 mvn_r2-r0 orr_r3-r2-r1	sub_r0-r1_i sub_r1-r0-r2 unk
cmp_r0-r1 sub_lt_r2-r2-r3 sub_ge_r2-r2_i rsb_r0-r2-r1_asr_i mov_r3-r0 mvn_r2-r0 and_r0-r3-r2	mov_r0_i
cmp_r0_i mov_ne_r1_i mov_eq_r1-r0 rsb_r2-r1-r0 sub_r0-r2-r0_lsr_i mov_r3-r2 and_r3-r3-r0_lsl_i	sub_r2-r0_i asr_r3-r2_i and_r3-r2-r3_lsl_i
sub_r0-r1-r2 add_r2-r0-r1 rsb_r2-r0-r2 eor_r0-r0-r2	sub_r0-r1-r2 eor_r0-r0-r1
and_r0-r1-r0_asr_i rsb_r1-r2-r0_lsr_i and_r3-r0-r1 add_r2-r3_i sub_r1-r2-r3	mov_r1_i
mov_r0-r1 add_r1-r2-r2 and_r0-r1-r0 add_r3-r2-r0	and_r0-r1-r2_lsl_i add_r3-r0-r2
mvn_r0-r1 add_r0-r0-r2_lsl_i mov_r3-r0 mvn_r1-r3	sub_r1-r1-r2_lsl_i
sub_r0-r1-r2_lsr_i rsb_r3-r0-r1 mov_r2-r3 and_r3-r2-r1_lsr_i eor_r3-r0-r3_ror_i	sub_r0-r1-r2_lsr_i sub_r2-r1-r0 and_r3-r2-r1_lsr_i eor_r3-r0-r3_ror_i
rsb_r0-r0-r1_ror_i rsb_r0-r0-r1_ror_i sub_r2-r3-r0 mvn_r3-r2 and_r3-r3-r0	rsb_r0-r0-r1_ror_i rsb_r0-r0-r1_ror_i sub_r2-r3-r0 bic_r3-r0-r2
add_r0-r1-r2_asr_i rsb_r3-r0-r3_lsr_i add_r1-r3-r2 mov_r3-r1 mov_r0-r3	add_r0-r1-r2_asr_i rsb_r3-r0-r3_lsr_i add_r1-r3-r2 mov_r0-r1
cmp_r0_i eor_ls_r1-r1-r0_asr_i sub_r2-r1-r0 and_r1-r1-r2_asr_i eor_r1-r1-r0	rsb_r2-r0-r1 and_r1-r1-r2_asr_i eor_r1-r1-r0
mov_r0-r1 and_r2-r0-r1 and_r2-r0-r2 add_r1-r2-r3_ror_i rsb_r1-r2-r1_ror_i	and_r2-r1-r1 add_r1-r2-r3_ror_i rsb_r1-r2-r1_ror_i
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 sub_r2-r2-r3 orr_r3-r2-r1	sub_r1-r2-r3 unk
mov_r0-r1_lsl_i and_r2-r0-r1 mvn_r1-r2 sub_r2-r1-r2	unk
mvn_r0-r1 eor_r2-r2-r0 mov_r1-r2 add_r0-r2-r2 sub_r2-r0-r1_asr_i	eor_r0-r1-r2 mvn_r2-r0_ror_i
mvn_r0-r1 mov_r2-r0 add_r0-r2-r1_asr_i eor_r0-r1-r0_asr_i sub_r2-r0-r3	mvn_r2-r1 add_r0-r2-r1_asr_i eor_r0-r1-r0_asr_i sub_r2-r0-r3
cmp_r0_i add_ge_r1-r2-r1 mov_r2-r1 rsb_r1-r2_i add_r3-r1-r2 sub_r0-r3-r1	cmp_r0_i add_ge_r1-r2-r1 mov_r2-r1 add_r3-r1-r2 sub_r0-r3-r1
add_r0-r0-r1_asr_i mov_r2-r0 add_r2-r0-r2_ror_i eor_r3-r2-r0 add_r0-r0-r3	add_r0-r0-r1_asr_i add_r2-r0-r0_ror_i eor_r3-r2-r0 add_r0-r0-r3
rsb_r0-r0-r1_lsr_i mov_r2-r0 orr_r1-r0-r2_lsl_i mvn_r2-r1	rsb_r0-r0-r1_lsr_i orr_r0-r0-r0_lsl_i mvn_r2-r0
rsb_r0-r1-r2_asr_i sub_r1-r0-r1 mov_r2-r3 sub_r3-r2-r1 mov_r1-r3_lsr_i	rsb_r0-r1-r2_asr_i sub_r1-r0-r1 sub_r3-r3-r1 mov_r1-r3_lsr_i
mvn_r0-r1 and_r2-r3-r0 sub_r0-r0-r1 mvn_r1-r0 and_r3-r2-r1	mvn_r0-r1 and_r2-r0-r1_lsl_i and_r3-r2-r3
sub_r0-r1-r2 rsb_r3-r3-r0_ror_i sub_r3-r3-r2 add_r2-r2-r3	rsb_r0-r2-r1 rsb_r2-r3-r0_ror_i
tst_r0-r1 sub_ne_r0-r1-r0_lsl_i add_r1-r2-r2 mov_r3-r2 add_r3-r0-r3 rsb_r2-r1-r3	tst_r0-r1 sub_ne_r0-r1-r0_lsl_i add_r1-r2-r2 add_r3-r0-r2 rsb_r2-r1-r3
eor_r0-r1-r2 cmp_r0-r1 eor_ne_r0-r2-r0 sub_r0-r0_i	sub_r0-r1_i
eor_r0-r1-r2 sub_r2-r2-r0_asr_i sub_r2-r2_i mvn_r1-r2	eor_r0-r1-r2 sub_r2-r2-r0_asr_i sub_r1-r2-r2_lsl_i
sub_r0-r0-r1 mvn_r2-r3 add_r0-r0-r1 sub_r1-r2_i eor_r2-r0-r1	mvn_r2-r3 sub_r1-r2_i eor_r2-r0-r1
add_r0-r1-r1_ror_i and_r1-r0-r2 and_r0-r2-r1 orr_r1-r0_i mvn_r2-r1	add_r0-r1-r1_ror_i and_r0-r2-r0 orr_r1-r0_i mvn_r2-r1
tst_r0_i add_eq_r1-r2-r1_asr_i mov_r0-r1 sub_r3-r0_i mov_r0-r3	tst_r0_i add_eq_r1-r2-r1_asr_i sub_r3-r1_i mov_r0-r3
cmp_r0_i mov_ls_r0-r1 mov_hi_r0_i add_r2-r0_i sub_r1-r2-r0	mov_r1_i
tst_r0-r1 and_eq_r2-r2-r3 mov_r1-r2 mov_r0-r2 eor_r1-r0-r1	eor_r1-r0-r0
and_r0-r0-r1 tst_r1-r0 sub_eq_r2-r1-r2 add_r1-r2-r2_lsr_i	tst_r1-r0 sub_eq_r2-r1-r2 add_r1-r2-r2_lsr_i
mvn_r0-r1 mov_r2-r0 rsb_r0-r2_i add_r2-r3-r0	mvn_r0-r1 rsb_r0-r0_i add_r2-r3-r0
add_r0-r1-r0 rsb_r0-r0-r2_lsl_i mov_r2-r0 rsb_r0-r1-r2_lsl_i mov_r2-r0	add_r0-r1-r0 rsb_r0-r1-r0_lsl_i mov_r2-r0
add_r0-r1-r2 rsb_r3-r0-r1 sub_r0-r3-r0_asr_i add_r2-r0-r0	add_r0-r1-r2 rsb_r0-r2-r0_lsr_i add_r2-r0-r0
sub_r0-r1_i mov_r2-r0 and_r0-r1-r2_ror_i rsb_r1-r2-r0_lsr_i	sub_r0-r1_i and_r2-r0-r1_lsr_i sub_r1-r2-r0
cmp_r0-r1 add_cc_r0-r1-r0 mov_r2-r0 add_r1-r2_i	cmp_r0-r1 add_cc_r0-r1-r0 add_r1-r0_i
tst_r0-r1 mov_ne_r1-r0 mov_r0-r2 rsb_r3-r0-r1	tst_r0-r1 mov_ne_r1-r0 rsb_r3-r2-r1
sub_r0-r1-r0 sub_r1-r1_i mov_r2-r0 and_r0-r1-r2 and_r3-r0-r1	sub_r0-r1-r0 sub_r1-r1_i and_r3-r0-r1
mov_r0-r1 sub_r2-r1-r3_ror_i add_r0-r0-r2_lsr_i rsb_r1-r0-r2_ror_i	sub_r2-r1-r3_ror_i add_r0-r1-r2_lsr_i rsb_r1-r0-r2_ror_i
add_r0-r1-r1_lsr_i add_r2-r0_i mvn_r3-r0 mvn_r1-r2 orr_r0-r1-r3_ror_i	add_r0-r1-r1_lsr_i add_r2-r0_i mvn_r3-r2 unk
mov_r0-r1 mvn_r2-r1 rsb_r0-r3-r0_lsl_i sub_r3-r1-r0_asr_i add_r1-r2-r3_ror_i	mvn_r2-r1 rsb_r0-r3-r1_lsl_i sub_r3-r1-r0_asr_i add_r1-r2-r3_ror_i
orr_r0-r1-r2 orr_r3-r1-r2_ror_i sub_r0-r0-r1 eor_r2-r0-r2 and_r2-r3-r2_lsr_i	sub_r0-r0-r0 eor_r3-r0-r1_lsr_i and_r2-r3-r2_ror_i
sub_r0-r1-r2_lsl_i rsb_r1-r1-r0 sub_r1-r1-r2 sub_r3-r0-r1_ror_i	rsb_r0-r2-r2_lsl_i sub_r3-r1-r0_lsr_i
sub_r0-r1-r2 sub_r1-r1-r0 orr_r1-r1-r0 and_r2-r1_i	orr_r2-r2-r1 and_r2-r2_i
and_r0-r1-r2 eor_r0-r2-r0 orr_r0-r0_i add_r3-r0-r3_lsl_i mvn_r0-r3	bic_r0-r2-r1 orr_r0-r0_i add_r3-r0-r3_lsl_i mvn_r0-r3
orr_r0-r1_i mvn_r1-r2 orr_r2-r0-r2 rsb_r3-r1-r2_lsl_i	mvn_r3-r2_lsr_i sub_r3-r2-r3_lsr_i
rsb_r0-r0-r1_lsl_i eor_r0-r0-r2_ror_i and_r0-r0-r2 mov_r1-r0_lsr_i sub_r0-r0-r1	rsb_r0-r0-r1_lsl_i eor_r0-r0-r2_ror_i and_r0-r0-r2 add_r0-r0-r0_asr_i
rsb_r0-r1_i mvn_r1-r0 add_r1-r1-r1 sub_r2-r0-r1_asr_i	rsb_r2-r1_i mvn_r1-r2_ror_i sub_r2-r2-r1_asr_i
and_r0-r1-r2_asr_i and_r2-r0-r3_ror_i rsb_r0-r0-r3_lsl_i sub_r1-r2-r0 mov_r2-r1	and_r0-r1-r2_asr_i and_r2-r0-r3_ror_i rsb_r0-r0-r3_lsl_i sub_r2-r2-r0
mov_r0-r1 and_r2-r3-r0 eor_r0-r3-r2 orr_r0-r0-r2 mov_r1-r0_ror_i	mov_r1-r3_ror_i
cmp_r0-r1 mov_lt_r0_i mov_r1-r0 orr_r2-r1_i orr_r1-r2_i	cmp_r0-r1 mov_lt_r0_i orr_r2-r0_i bic_r1-r2_i
add_r0-r1-r2 add_r0-r0-r0 add_r3-r1-r0 sub_r1-r0-r3_lsl_i rsb_r1-r3-r1	rsb_r1-r1-r1_lsl_i
orr_r0-r1-r2 and_r3-r0-r2 sub_r0-r3-r1 and_r3-r0_i add_r2-r3-r0_asr_i	rsb_r0-r1-r2 and_r3-r0_i add_r2-r3-r0_asr_i
eor_r0-r1-r2 mov_r3-r0 mov_r0-r3 add_r1-r0-r3 rsb_r2-r1-r0	eor_r0-r1-r2 add_r1-r0-r0 rsb_r2-r1-r0
rsb_r0-r1-r2_asr_i sub_r1-r0-r3 mov_r0-r3 sub_r2-r0-r1_ror_i	rsb_r0-r1-r2_asr_i sub_r1-r0-r3 sub_r2-r3-r1_ror_i
sub_r0-r0-r1_ror_i orr_r1-r2-r1_lsr_i and_r0-r1-r0 mov_r3-r0_asr_i	sub_r0-r0-r1_ror_i and_r0-r2-r0 mov_r3-r0_asr_i
tst_r0_i mov_ne_r0-r1_ror_i and_ne_r0-r0-r2 mov_r3-r0 orr_r1-r0-r3_lsl_i	tst_r0_i mov_ne_r0-r1_ror_i and_ne_r0-r0-r2 orr_r1-r0-r0_lsl_i
cmp_r0_i orr_eq_r1-r2-r1 add_r3-r1-r1 mov_r0-r3 eor_r1-r0-r3	eor_r1-r0-r0
mvn_r0-r1 add_r2-r0-r0_lsl_i mvn_r3-r2 rsb_r0-r3_i mvn_r2-r0	rsb_r2-r1_i sub_r0-r2-r2_lsl_i mvn_r2-r0
mov_r0-r1 eor_r2-r1-r2 orr_r0-r2-r0 sub_r0-r0-r1 rsb_r0-r1-r0_ror_i	bic_r0-r2-r1 rsb_r0-r1-r0_ror_i
cmp_r0-r1 eor_ge_r1-r1-r0 eor_lt_r1-r1-r0 mov_r2-r3 and_r1-r2-r1	eor_r1-r1-r0 and_r1-r3-r1
and_r0-r1-r2_ror_i rsb_r3-r2-r1_asr_i mov_r2-r3 rsb_r0-r0-r2	and_r0-r1-r2_ror_i rsb_r3-r2-r1_asr_i rsb_r0-r0-r3
add_r0-r1-r0 and_r0-r0-r2 and_r2-r2-r0 sub_r3-r2-r3	add_r0-r1-r0 and_r2-r2-r0 sub_r3-r2-r3
rsb_r0-r1-r2 mov_r2-r3 rsb_r1-r1-r0 and_r3-r2-r1 eor_r3-r3_i	rsb_r0-r1-r2 rsb_r1-r1-r0 and_r3-r3-r1 eor_r3-r3_i
mov_r0-r1 add_r1-r0-r2 eor_r3-r0-r3 eor_r2-r1-r3	eor_r3-r1-r3 add_r1-r1-r2 eor_r2-r1-r3
add_r0-r1-r1 mvn_r1-r0 mov_r0-r1 mvn_r1-r0	add_r1-r1-r1
rsb_r0-r1-r2_lsr_i mvn_r3-r0 sub_r1-r0-r3 sub_r1-r0-r1	rsb_r0-r1-r2_lsr_i mvn_r1-r0
add_r0-r1-r2 add_r2-r0-r3 sub_r3-r1-r0 add_r0-r2-r3 and_r3-r0-r1	add_r0-r1-r3 and_r3-r0-r1
rsb_r0-r1-r0_lsr_i mvn_r2-r0 eor_r0-r2-r1 rsb_r1-r2-r0_asr_i	rsb_r0-r1-r0_lsr_i eor_r2-r0-r1 sub_r1-r0-r2_asr_i
add_r0-r0-r1 orr_r2-r1-r3 rsb_r1-r2-r0_ror_i mov_r2-r1 rsb_r3-r1-r2_lsr_i	add_r0-r0-r1 orr_r2-r1-r3 rsb_r1-r2-r0_ror_i rsb_r3-r1-r1_lsr_i
add_r0-r1-r2 cmp_r3-r0 mov_ne_r3-r0 sub_r0-r0-r3	mov_r3-r0 sub_r0-r0-r3
and_r0-r1-r2 rsb_r1-r1-r0_asr_i and_r3-r0-r2 rsb_r2-r1-r3_ror_i eor_r1-r3-r2	and_r0-r1-r2 rsb_r1-r1-r0_asr_i rsb_r2-r1-r0_ror_i eor_r1-r0-r2
and_r0-r1-r0 mov_r2-r0 sub_r1-r0-r2_asr_i add_r2-r1-r2_lsr_i	and_r0-r0-r1 sub_r2-r0-r0_asr_i add_r2-r2-r0_lsr_i
and_r0-r1_i mov_r2-r0 orr_r3-r0-r2_lsl_i orr_r0-r3-r1	and_r0-r1_i eor_r3-r0-r0_lsl_i orr_r0-r3-r1
sub_r0-r0-r1 add_r0-r0-r0 mov_r1-r0 mvn_r2-r1 add_r0-r1-r2_ror_i	sub_r0-r0-r1 add_r0-r0-r0 mvn_r2-r0 add_r0-r0-r2_ror_i
rsb_r0-r1_i rsb_r2-r2_i orr_r0-r0-r2 sub_r3-r0-r2	rsb_r2-r2_i rsb_r0-r1_i bic_r3-r0-r2
tst_r0-r1 add_eq_r2-r1-r1 mvn_r0-r2 add_r2-r3-r0_lsl_i add_r3-r2-r2	add_r3-r3-r3
tst_r0_i add_eq_r0-r1-r1 rsb_r1-r0-r2_ror_i and_r3-r2-r3 add_r0-r3-r1_lsl_i	rsb_r1-r0-r2_ror_i and_r3-r2-r3 add_r0-r3-r1_lsl_i
rsb_r0-r1-r0 orr_r1-r2-r0_asr_i sub_r1-r1-r2 eor_r0-r1-r2	rsb_r0-r1-r0 orr_r1-r2-r0_asr_i orr_r0-r1-r2
sub_r0-r1-r2 rsb_r1-r1-r0_ror_i mvn_r3-r1 add_r2-r3_i	sub_r0-r1-r2 sub_r2-r1-r0_ror_i
sub_r0-r1-r0 mov_r2-r0 rsb_r0-r2-r3_ror_i and_r1-r1-r0_lsr_i mov_r2-r1	sub_r0-r1-r0 rsb_r0-r0-r3_ror_i and_r1-r1-r0_lsr_i mov_r2-r1
and_r0-r1-r2_asr_i eor_r1-r1-r0_asr_i and_r0-r1-r2_lsl_i mvn_r3-r0 rsb_r1-r3-r0	mov_r1_i
rsb_r0-r1-r0_lsl_i add_r2-r1-r1 mvn_r3-r2 and_r0-r0-r3	rsb_r0-r1-r0_lsl_i bic_r0-r0-r1_lsl_i
orr_r0-r1-r2 orr_r1-r2-r0_lsr_i rsb_r0-r1-r3_lsr_i add_r1-r0-r0 add_r2-r0-r1	orr_r0-r1-r2 orr_r1-r2-r0_lsr_i rsb_r0-r1-r3_lsr_i add_r2-r0-r0_lsl_i
mov_r0-r1 orr_r2-r1-r2 sub_r3-r2-r0 rsb_r0-r0-r3_ror_i	bic_r3-r2-r1 rsb_r0-r1-r3_ror_i
sub_r0-r1-r2 add_r2-r3-r0 mvn_r1-r2 eor_r2-r1_i sub_r1-r2-r1	sub_r0-r1-r2 add_r2-r3-r0 eor_r4-r2_i rsb_r1-r4-r2
eor_r0-r1-r0 eor_r2-r1-r0 rsb_r1-r1-r2_lsl_i mvn_r0-r1	mvn_r2-r0_lsl_i add_r0-r1-r2
add_r0-r1-r2_ror_i mov_r3-r2 sub_r0-r2-r0 and_r2-r0-r3	add_r0-r1-r2_ror_i sub_r0-r2-r0 and_r2-r0-r2
tst_r0-r1 rsb_eq_r2-r0-r2 add_eq_r2-r1-r3_ror_i sub_r0-r1-r0_ror_i sub_r2-r2-r3 rsb_r0-r2-r0_asr_i	tst_r0-r1 add_eq_r2-r1-r3_ror_i sub_r0-r1-r0_ror_i sub_r2-r2-r3 rsb_r0-r2-r0_asr_i
and_r0-r1_i orr_r2-r1-r3 mvn_r1-r0 and_r0-r1-r2	and_r0-r1_i orr_r2-r1-r3 eor_r0-r0-r2
tst_r0-r1 sub_ne_r1-r2-r3_ror_i rsb_r3-r2-r1 add_r1-r3-r2	tst_r0-r1 sub_ne_r1-r2-r3_ror_i
sub_r0-r0-r1 and_r0-r0-r1_lsr_i and_r2-r0-r3 sub_r0-r0-r2	sub_r0-r0-r1 and_r0-r0-r1_lsr_i bic_r0-r0-r3
sub_r0-r1-r2 sub_r1-r0-r3 and_r3-r1_i orr_r2-r1-r3	sub_r0-r1-r2 sub_r1-r0-r3 and_r2-r1-r1
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 eor_r1-r2-r1	mvn_r2-r0 eor_r1-r2-r1
tst_r0-r1 mvn_ne_r1-r2 mvn_r0-r1 and_r1-r0-r1_lsr_i mov_r2-r1 eor_r3-r2-r1	sub_r3-r2-r2
mov_r0-r1 add_r1-r0-r2_asr_i rsb_r3-r3-r1_ror_i sub_r3-r3_i	add_r1-r1-r2_asr_i rsb_r3-r3-r1_ror_i sub_r3-r3_i
sub_r0-r1-r2 and_r2-r1-r0 rsb_r2-r3-r2_lsl_i add_r3-r3-r2	mov_r0-r1_lsl_i bic_r3-r0-r2_ror_i
orr_r0-r1-r2 orr_r3-r0_i sub_r0-r3-r1 mvn_r2-r0	orr_r0-r2_i unk
cmp_r0-r1 mov_ne_r0-r2_ror_i mov_eq_r0-r1 orr_r2-r0-r2 add_r0-r2-r2	cmp_r0-r1 mov_ne_r0-r2_ror_i orr_r2-r0-r2 add_r0-r2-r2
add_r0-r1-r2 add_r3-r3-r3 sub_r1-r0-r3_lsl_i add_r2-r0-r1 and_r0-r2-r0_ror_i	add_r0-r1-r2 add_r2-r0-r0 and_r0-r2-r0_ror_i
cmp_r0-r1 mov_cc_r1_i mov_cs_r1_i mov_r0-r1 add_r2-r0-r0 add_r3-r2-r2	cmp_r0-r1 mov_cs_r1_i mov_cc_r1_i add_r2-r1-r1 add_r3-r2-r2
rsb_r0-r1-r2 add_r2-r2-r0 mvn_r1-r3 and_r1-r2-r1	rsb_r0-r1-r2_lsl_i bic_r1-r0-r3
rsb_r0-r1_i eor_r0-r1-r0 and_r2-r0-r1 rsb_r0-r2_i	rsb_r2-r1_i bic_r0-r1-r2 rsb_r0-r0_i
mov_r0-r1 eor_r0-r2-r0 sub_r2-r0-r2 sub_r0-r3-r2 mvn_r3-r0	eor_r0-r2-r1 sub_r2-r0-r2 sub_r0-r3-r2 mvn_r3-r0
and_r0-r1-r2_lsr_i rsb_r0-r3-r0_asr_i rsb_r1-r3-r0 sub_r3-r1-r2	sub_r0-r3-r3_lsl_i rsb_r3-r2-r0_lsl_i
orr_r0-r1-r0 orr_r2-r0-r1 mov_r3-r2 mvn_r2-r3 mov_r0-r2	orr_r0-r1-r0 mvn_r0-r0
cmp_r0-r1 sub_lt_r1-r1_i rsb_r2-r2-r1 mov_r0-r2	cmp_r0-r1 sub_lt_r1-r1_i sub_r0-r1-r2
mvn_r0-r1 orr_r2-r0-r1 mvn_r0-r2 mov_r3-r0 eor_r0-r0-r3	sub_r0-r3-r3
mov_r0-r1 sub_r1-r1-r2 rsb_r2-r0-r3_asr_i eor_r0-r1-r2_lsr_i and_r0-r1-r0	mov_r0-r1 sub_r1-r1-r2 rsb_r2-r0-r3_asr_i bic_r0-r1-r2_lsr_i
tst_r0-r1 rsb_eq_r1-r1-r2_ror_i add_r1-r3-r1_lsr_i sub_r2-r0-r1 add_r2-r2-r1 rsb_r2-r2-r0	mov_r2_i
orr_r0-r0-r1_lsr_i eor_r1-r0_i mov_r2-r3 and_r1-r2-r1 mov_r2-r1	orr_r0-r0-r1_lsr_i eor_r1-r0_i and_r2-r1-r3
eor_r0-r0-r1 sub_r1-r2-r0 sub_r0-r1-r0 add_r3-r2-r0	eor_r0-r0-r1 sub_r1-r2-r0 add_r3-r1-r1
and_r0-r1-r2_asr_i add_r2-r0-r3_lsl_i add_r0-r3-r3_lsl_i rsb_r1-r0-r2 rsb_r3-r2-r1_lsl_i	and_r0-r1-r2_asr_i add_r2-r0-r3_lsl_i add_r0-r3-r3_lsl_i sub_r3-r2-r0_lsl_i
cmp_r0_i mov_lt_r1_i mov_ge_r1-r2_lsr_i eor_r1-r3-r1_asr_i rsb_r1-r1-r3_lsr_i	rsb_r1-r3-r3_lsr_i
mov_r0-r1 mov_r2-r3 eor_r3-r3-r2_lsr_i add_r3-r0-r3	eor_r3-r3-r3_lsr_i add_r3-r1-r3
tst_r0_i mov_ne_r1-r2 mvn_r2-r1 add_r0-r2-r1	mvn_r0_i
and_r0-r1-r0 mov_r1-r0 add_r2-r0-r1 orr_r1-r1-r2_lsl_i	and_r1-r0-r1
mvn_r0-r1 add_r2-r2-r3_ror_i add_r0-r2-r0 add_r2-r0-r3 rsb_r0-r2-r0	rsb_r0-r3_i
cmp_r0-r1 rsb_ne_r2-r1-r2 mov_r1-r2 sub_r3-r1-r2	mov_r3_i
tst_r0-r1 sub_ne_r0-r0-r2_asr_i sub_eq_r0-r2-r3 sub_r2-r3-r0_lsr_i mov_r1-r2 sub_r1-r2-r1	rsb_r1-r1-r1
cmp_r0_i mov_ls_r1_i mov_hi_r1-r2 sub_r3-r1-r2 sub_r1-r1-r3	lsl_r1-r2_i
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r0 orr_r2-r3-r1_lsr_i sub_r2-r3-r2 sub_r0-r2-r1	mvn_r1-r0 orr_r2-r3-r1_lsr_i sub_r2-r3-r2 sub_r0-r2-r1
mov_r0-r1 sub_r1-r0-r2 sub_r3-r0-r1 rsb_r0-r3_i mvn_r2-r0	sub_r2-r2_i
mvn_r0-r1 rsb_r2-r0-r1_lsl_i rsb_r1-r2_i and_r1-r1-r0 mov_r2-r1	mvn_r0-r1 rsb_r2-r0-r1_lsl_i rsb_r1-r2_i and_r2-r1-r0
sub_r0-r1-r2 and_r2-r1-r0_lsr_i mvn_r1-r2 eor_r3-r1-r2	mvn_r3_i
sub_r0-r1-r2_lsl_i sub_r3-r2-r1 add_r0-r3-r0 sub_r1-r0-r2	mov_r1-r2_lsl_i
rsb_r0-r1-r0_asr_i eor_r1-r0_i eor_r2-r3-r0 sub_r1-r1-r0 eor_r1-r2-r1_lsr_i	rsb_r0-r1-r0_asr_i eor_r1-r0_i and_r2-r0-r1 eor_r1-r2-r3
rsb_r0-r1-r2_ror_i sub_r0-r2-r0 rsb_r3-r1-r0 add_r0-r3-r1	rsb_r0-r1-r2_ror_i sub_r0-r2-r0
and_r0-r1-r0 mov_r2-r3 eor_r1-r2-r0_asr_i eor_r1-r1-r0_lsr_i	and_r0-r1-r0 eor_r1-r3-r0_asr_i eor_r1-r1-r0_lsr_i
tst_r0-r1 mvn_ne_r2-r3 add_eq_r2-r3-r2 eor_r3-r1-r0 sub_r3-r2-r3 sub_r0-r3-r2	eor_r3-r1-r0 sub_r3-r2-r3 sub_r0-r3-r2
cmp_r0_i mov_eq_r1-r2_ror_i add_r2-r2-r1 sub_r2-r2-r1	add_r2-r2_i
mvn_r0-r1 sub_r2-r3-r1 mov_r3-r2 rsb_r0-r0-r3	sub_r2-r3-r1 mvn_r0-r1 rsb_r0-r0-r2
tst_r0-r1 mvn_eq_r1-r2 mov_eq_r1-r3_ror_i add_r2-r2-r3 add_r3-r2-r1	tst_r0-r1 mov_eq_r1-r3_ror_i add_r2-r2-r3 add_r3-r2-r1
add_r0-r1_i sub_r0-r0_i sub_r0-r0_i mov_r2-r3 orr_r3-r0-r2	sub_r0-r1_i orr_r3-r0-r3
sub_r0-r0-r1_lsl_i mov_r1-r0 and_r0-r0-r1_lsr_i orr_r2-r0-r1	add_r2-r0-r1_lsl_i
eor_r0-r1-r0 eor_r0-r0-r1 rsb_r1-r1-r0_asr_i sub_r2-r3-r1 sub_r0-r2-r0_lsr_i	rsb_r1-r1-r0_asr_i sub_r2-r3-r1 sub_r0-r2-r0_lsr_i
mvn_r0-r1 eor_r1-r2-r0 mov_r2-r1 mov_r3-r2	mvn_r0-r1 eor_r3-r0-r2
tst_r0-r1 mov_ne_r1_i mov_eq_r1-r0_lsr_i mvn_r2-r1	tst_r0-r1 mvn_r2_i mvn_ls_r2-r0_lsr_i
add_r0-r1-r0_lsl_i add_r1-r2-r3_ror_i mov_r2-r1 add_r3-r0-r2	add_r0-r1-r0_lsl_i add_r1-r2-r3_ror_i add_r3-r0-r1
cmp_r0-r1 rsb_lt_r0-r0-r2_ror_i eor_r1-r0-r1 eor_r0-r1-r0 orr_r3-r0-r2 add_r2-r2-r3	orr_r3-r1-r2 add_r2-r2-r3
tst_r0-r1 rsb_ne_r1-r0-r2_asr_i eor_r0-r1-r2 mov_r2-r0 add_r1-r0-r2	tst_r0-r1 rsb_ne_r1-r0-r2_asr_i eor_r0-r1-r2 add_r1-r0-r0
mov_r0-r1 sub_r1-r2-r0_lsr_i rsb_r2-r1-r3_lsl_i add_r3-r2-r3	sub_r1-r2-r1_lsr_i rsb_r2-r1-r3_lsl_i add_r3-r2-r3
cmp_r0_i mvn_eq_r1-r2 mvn_cs_r1-r0 sub_r3-r3-r0 rsb_r2-r0-r3_lsr_i and_r1-r1-r2	cmp_r0_i sub_r3-r3-r0 rsb_r2-r0-r3_lsr_i mvn_cs_r1-r0 and_r1-r1-r2
add_r0-r1-r2 mvn_r1-r0 and_r2-r0-r1 rsb_r3-r1-r2_lsr_i	add_r0-r1-r2 mvn_r1-r0 add_r3-r0_i
cmp_r0-r1 and_lt_r2-r1-r2_ror_i rsb_r2-r2-r1 mov_r3-r2 rsb_r3-r1-r3_lsr_i	cmp_r0-r1 and_lt_r2-r1-r2_ror_i rsb_r2-r2-r1 rsb_r3-r1-r2_lsr_i
mvn_r0-r1 and_r2-r1-r0 eor_r2-r2_i eor_r0-r0-r2 sub_r0-r0-r3_lsr_i	unk eor_r2-r1_i eor_r0-r0-r2 sub_r0-r0-r3_lsr_i
sub_r0-r1-r0 sub_r2-r0-r1_lsl_i orr_r3-r2-r0 add_r0-r3-r3	sub_r0-r1-r0 add_r0-r0-r0
rsb_r0-r1_i rsb_r2-r2-r0 sub_r3-r0-r2 sub_r0-r3-r2	add_r0-r1-r2_lsl_i sub_r0-r0_i
sub_r0-r1-r0 and_r1-r2-r0 eor_r3-r1_i and_r3-r3-r0_ror_i orr_r0-r3-r0	rsb_r0-r0-r1 orr_r0-r0-r0_lsr_i
eor_r0-r1_i rsb_r0-r1-r0_ror_i add_r2-r0-r1_ror_i rsb_r1-r0-r2	ror_r1-r1_i
add_r0-r1-r2 orr_r3-r0-r2_asr_i add_r1-r3-r3 mvn_r0-r1	add_r0-r1-r2 orr_r3-r0-r2_asr_i mvn_r0-r3_lsl_i
mov_r0-r1 and_r2-r0-r3_lsr_i add_r2-r2-r1 add_r0-r2-r0	and_r2-r1-r3_lsr_i add_r2-r2-r1 add_r0-r2-r1
orr_r0-r1-r2 and_r2-r1-r2 sub_r2-r2-r0 add_r2-r2-r0 sub_r1-r0-r2_lsl_i	orr_r0-r1-r2 and_r2-r1-r2 sub_r1-r0-r2_lsl_i
and_r0-r1_i eor_r2-r0-r2 orr_r3-r2-r0 add_r0-r3-r1_ror_i eor_r2-r0-r3_lsl_i	and_r0-r1_i orr_r3-r0-r2 add_r0-r3-r1_ror_i eor_r2-r0-r3_lsl_i
sub_r0-r1-r0_ror_i eor_r1-r2-r0_lsl_i rsb_r2-r1-r2 mvn_r3-r2	sub_r3-r1-r0_asr_i mvn_r3-r3_lsl_i
mov_r0-r1 eor_r2-r0-r3 sub_r0-r1-r0 orr_r0-r2-r0_lsr_i	eor_r0-r1-r3
mov_r0-r1 rsb_r2-r3_i orr_r3-r2-r0 eor_r2-r2-r3_ror_i add_r2-r2-r3	rsb_r2-r3_i orr_r3-r2-r1 eor_r2-r2-r3_ror_i add_r2-r2-r3
mov_r0-r1 add_r2-r3-r3 rsb_r2-r2-r0 mvn_r3-r2	add_r2-r3-r3 rsb_r2-r2-r1 mvn_r3-r2
and_r0-r0-r1_lsr_i sub_r2-r1-r2 sub_r1-r2-r0_lsl_i sub_r1-r2-r1 add_r1-r1-r1	mov_r1_i
mvn_r0-r1 and_r0-r1-r0 add_r2-r0-r1 rsb_r0-r2-r3_ror_i eor_r0-r0-r3_lsr_i	rsb_r0-r1-r3_ror_i eor_r0-r0-r3_lsr_i
mov_r0-r1 mov_r1-r0 and_r2-r0-r1 eor_r1-r2-r0_ror_i	eor_r1-r1-r1_ror_i
add_r0-r0-r1_lsl_i mov_r1-r0 sub_r2-r1-r2_lsr_i sub_r1-r0-r2 rsb_r1-r0-r1_lsl_i	add_r0-r0-r1_lsl_i sub_r2-r1-r2_lsr_i sub_r1-r1-r2 rsb_r1-r0-r1_lsl_i
orr_r0-r1-r0 add_r2-r0-r0 mov_r3-r2 and_r0-r3-r2_asr_i mov_r1-r0	orr_r0-r1-r0 add_r2-r0-r0 and_r0-r2-r2_asr_i mov_r1-r0
and_r0-r1-r2 add_r2-r0-r0 mov_r3-r2 sub_r2-r3-r0	and_r2-r1-r2
mvn_r0-r1 mov_r2-r0 eor_r2-r2-r0 and_r2-r1-r2	eor_r2-r2-r2
tst_r0_i rsb_eq_r1-r2_i rsb_ne_r1-r3-r1 add_r2-r1-r3 sub_r3-r2_i rsb_r0-r3-r2	mov_r0_i
rsb_r0-r1-r0_ror_i orr_r1-r1-r0 eor_r0-r0-r1 mvn_r2-r0	rsb_r2-r1-r0_ror_i unk
rsb_r0-r1-r0 rsb_r2-r2-r0_ror_i rsb_r2-r0-r2_asr_i mov_r0-r2	rsb_r0-r1-r0 rsb_r2-r2-r0_ror_i rsb_r0-r0-r2_asr_i
sub_r0-r0-r1_lsl_i rsb_r1-r1-r0_lsr_i orr_r2-r2-r1 mov_r3-r2	sub_r0-r0-r1_lsl_i rsb_r1-r1-r0_lsr_i orr_r3-r1-r2
rsb_r0-r1-r2 orr_r2-r3-r1_ror_i rsb_r2-r2-r0 mov_r0-r1 sub_r2-r2-r0	rsb_r0-r1-r2 orr_r2-r3-r1_ror_i rsb_r2-r2-r0 sub_r2-r2-r1
rsb_r0-r1-r2_lsl_i tst_r1_i add_eq_r3-r3-r0_lsl_i sub_r3-r2-r3	sub_r3-r2-r3
tst_r0_i mvn_ne_r1-r2 mvn_r3-r1 mvn_r1-r3	tst_r0_i mvn_ne_r1-r2
rsb_r0-r0-r1_lsr_i sub_r1-r1-r0_lsl_i eor_r2-r1-r3 mov_r3-r2	eor_r2-r1-r3 add_r3-r0-r1_asr_i sub_r3-r2-r3_lsl_i
sub_r0-r0-r1 add_r2-r1-r0_lsl_i mov_r1-r2 add_r0-r1_i	rsb_r2-r1-r0_lsl_i add_r0-r2_i
orr_r0-r1-r2_ror_i sub_r2-r0-r1 and_r1-r2-r1 mov_r2-r1	rsb_r2-r1-r1
sub_r0-r1-r2 rsb_r0-r0-r1_asr_i mov_r2-r0 mvn_r3-r2	sub_r0-r1-r2 rsb_r0-r0-r1_asr_i mvn_r3-r0
cmp_r0-r1 mvn_ge_r2-r1 mov_r3-r2 sub_r0-r0-r3_ror_i	cmp_r0-r1 mvn_ge_r2-r1 sub_r0-r0-r2_ror_i
eor_r0-r1-r2 mov_r3-r0_ror_i and_r2-r3-r0 rsb_r0-r2-r0_lsr_i	eor_r0-r1-r2 and_r2-r0-r0_ror_i rsb_r0-r2-r0_lsr_i
mvn_r0-r1 orr_r0-r1-r0 orr_r2-r0-r2 add_r3-r2-r3 add_r3-r3-r3	sub_r3-r3_i add_r3-r3-r3
add_r0-r1-r2_lsr_i add_r0-r0-r3 add_r2-r2-r0 eor_r2-r1-r2_lsr_i sub_r0-r3-r2_asr_i	sub_r0-r3-r1_asr_i
cmp_r0-r1 mvn_cc_r0-r2 mvn_cs_r0-r2 and_r3-r0-r2_lsl_i add_r0-r3_i	unk mvn_r3-r2 add_r0-r3_i
rsb_r0-r1-r0 rsb_r2-r2-r0_asr_i mov_r1-r3 rsb_r3-r2-r1_lsl_i	rsb_r0-r1-r0 rsb_r2-r2-r0_asr_i rsb_r3-r2-r3_lsl_i
tst_r0-r1 sub_ne_r2-r1-r2 orr_r1-r1-r2 orr_r2-r1-r2	tst_r0-r1 sub_ne_r2-r1-r2 orr_r2-r1-r2
sub_r0-r1-r2 mov_r2-r0 eor_r2-r0-r2_lsr_i rsb_r0-r0-r2_asr_i	sub_r0-r1-r2 eor_r2-r0-r0_lsr_i rsb_r0-r0-r2_asr_i
sub_r0-r1-r2 eor_r2-r2-r1 sub_r3-r0-r1 add_r3-r2-r3 eor_r2-r3_i	rsb_r3-r2_i eor_r2-r2-r1 add_r3-r2-r3 eor_r2-r3_i
and_r0-r1-r2 rsb_r2-r1-r0 sub_r0-r2-r0 rsb_r2-r0-r3_lsl_i	add_r2-r1-r3_lsl_i
and_r0-r1-r2_ror_i sub_r2-r0-r1 rsb_r0-r1-r2_lsl_i rsb_r0-r0-r2	and_r0-r1-r2_ror_i sub_r2-r0-r1 add_r0-r0-r2_lsl_i
cmp_r0-r1 sub_ne_r2-r3-r0_lsr_i rsb_r0-r0-r3 and_r0-r2-r0 orr_r2-r0-r2	cmp_r0-r1 sub_ne_r2-r3-r0_lsr_i and_r0-r2-r0 orr_r2-r0-r2
tst_r0_i sub_ne_r0-r1-r2 orr_r3-r1-r0_lsr_i sub_r1-r3-r1 sub_r2-r1-r2 sub_r2-r2-r1	rsb_r2-r2_i
mov_r0-r1 add_r1-r0-r1 orr_r2-r1-r3 rsb_r1-r1-r2 mov_r3-r1	add_r1-r1-r1 orr_r2-r1-r3 rsb_r3-r1-r2
add_r0-r1-r0 add_r0-r0-r2 sub_r1-r0-r1 sub_r3-r1_i	sub_r3-r2_i add_r3-r0-r3
cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r3 mov_r2-r3 eor_r0-r2-r1_ror_i mvn_r3-r0 sub_r1-r3-r0	cmp_r0-r1 mvn_ls_r1-r2 mvn_hi_r1-r3 eor_r0-r3-r1_ror_i mvn_r3-r0 sub_r1-r3-r0
cmp_r0-r1 mvn_ge_r2-r0 mov_r1-r2 add_r3-r1-r3 add_r1-r3-r3	cmp_r0-r1 mvn_ge_r2-r0 add_r3-r2-r3 add_r1-r3-r3
rsb_r0-r1_i add_r2-r3-r3 sub_r3-r2-r3 sub_r3-r3-r1_asr_i add_r2-r3-r0_lsl_i	rsb_r0-r1_i sub_r3-r3-r1_asr_i add_r2-r3-r1 add_r2-r3-r0_lsl_i
and_r0-r1-r2 add_r2-r3-r3 add_r2-r0-r2 add_r3-r2-r0_lsl_i	and_r0-r1-r2 add_r2-r0-r3_lsl_i add_r3-r2-r0_lsl_i
add_r0-r1-r1_lsl_i rsb_r0-r0-r1_asr_i rsb_r1-r0-r2_lsl_i orr_r3-r2-r1_lsl_i	eor_r3-r1-r1_ror_i orr_r3-r2-r3_lsl_i
rsb_r0-r0-r1 and_r2-r0-r3 mov_r1-r2 sub_r0-r2-r1 add_r1-r0-r2_lsr_i	rsb_r0-r0-r1 and_r2-r0-r3 lsr_r1-r2_i
add_r0-r1-r0 add_r2-r1-r1 sub_r3-r0-r2_ror_i sub_r0-r0-r3 sub_r1-r2-r0	add_r2-r1-r1 sub_r3-r0-r2_ror_i sub_r0-r0-r3 sub_r1-r2-r0
add_r0-r1-r2_lsr_i rsb_r1-r2_i mov_r2-r1 sub_r2-r2-r0	add_r0-r1-r2_lsr_i rsb_r1-r2_i sub_r2-r1-r0
add_r0-r1-r2 rsb_r2-r0-r1 and_r3-r0-r1 mov_r1-r2 and_r3-r3-r1	add_r0-r1-r2 and_r3-r0-r1 rsb_r2-r0-r1 and_r3-r3-r2
orr_r0-r1-r0_lsr_i sub_r2-r1-r0 eor_r1-r3-r1 mov_r3-r1 sub_r3-r3-r2	orr_r0-r1-r0_lsr_i sub_r2-r1-r0 eor_r1-r3-r1 sub_r3-r1-r2
tst_r0_i mov_eq_r1-r0_lsl_i sub_r0-r2-r1_lsr_i rsb_r1-r0-r2_lsr_i sub_r3-r1-r0 orr_r1-r0-r3_lsr_i	bic_r4-r1-r0_ror_i rsb_r1-r4-r1 sub_r0-r2-r1_lsr_i rsb_r1-r0-r2_lsr_i sub_r3-r1-r0 orr_r1-r0-r3_lsr_i
mvn_r0-r1 orr_r2-r2-r0 orr_r0-r2_i rsb_r1-r0_i	unk rsb_r1-r0_i bic_r1-r1_i
and_r0-r1-r2 orr_r2-r0-r3_asr_i mov_r3-r2 rsb_r3-r3_i	and_r0-r1-r2 orr_r2-r0-r3_asr_i rsb_r3-r2_i
mov_r0-r1 mvn_r2-r0 sub_r1-r3_i eor_r1-r2-r1 add_r0-r2-r1	mvn_r2-r1 sub_r1-r3_i eor_r1-r2-r1 add_r0-r2-r1
add_r0-r0-r0 mvn_r1-r0 orr_r2-r1-r0 eor_r3-r2-r0	mvn_r3-r0_lsl_i
tst_r0-r1 add_ne_r0-r0-r0 mov_r2-r0 add_r3-r2-r0 add_r3-r3_i	tst_r0-r1 add_ne_r0-r0-r0 add_r3-r0-r0 add_r3-r3_i
orr_r0-r1-r0_asr_i orr_r1-r0-r2 mov_r2-r0 orr_r2-r1-r2	orr_r0-r1-r0_asr_i orr_r2-r2-r0
eor_r0-r1-r0 eor_r1-r2-r0_asr_i eor_r1-r2-r1 sub_r2-r0-r1 eor_r2-r2-r3	eor_r0-r1-r0 and_r2-r0_i add_r1-r2-r0_asr_i eor_r2-r1-r3
cmp_r0-r1 mov_ge_r2_i rsb_r3-r2-r0_lsr_i add_r2-r3-r2	lsr_r2-r0_i
mvn_r0-r1 sub_r2-r0-r1 rsb_r3-r1-r2_lsl_i rsb_r2-r2-r3 mvn_r0-r2	add_r0-r1-r1_lsl_i
eor_r0-r0-r1 mvn_r2-r0 add_r1-r0-r2 orr_r0-r0-r1	mvn_r0_i
orr_r0-r1_i add_r1-r0-r0 sub_r0-r1-r0_lsl_i sub_r2-r0_i	mov_r0_i sub_r2-r0_i
eor_r0-r1-r2_lsl_i orr_r3-r0-r1_ror_i sub_r3-r0-r3_lsl_i rsb_r0-r0-r3	orr_r3-r1-r1_ror_i mov_r0-r3_lsl_i
rsb_r0-r0-r1 rsb_r0-r1-r0 add_r1-r2-r2_ror_i orr_r0-r0-r1_lsl_i and_r2-r0-r1	rsb_r0-r0_i add_r1-r2-r2_ror_i orr_r0-r0-r1_lsl_i and_r2-r0-r1
rsb_r0-r0-r1_asr_i and_r2-r0_i orr_r0-r3_i orr_r2-r0-r2 rsb_r1-r3-r2_asr_i	rsb_r0-r0-r1_asr_i mov_r2-r3_asr_i rsb_r1-r3-r2_asr_i
rsb_r0-r1-r2_ror_i eor_r2-r0-r1 rsb_r3-r2-r1_ror_i add_r2-r3-r2 mov_r0-r2	ror_r0-r1_i
eor_r0-r1-r2 orr_r2-r1-r2 sub_r2-r2-r0 add_r2-r2-r2	eor_r0-r1-r2 bic_r2-r2-r0 add_r2-r2-r2
sub_r0-r1-r2_ror_i rsb_r2-r1-r3 sub_r2-r0-r2 sub_r3-r1-r2 add_r2-r1-r3_lsl_i	sub_r0-r1-r2_ror_i rsb_r2-r1-r3 sub_r3-r3-r0 add_r2-r1-r3_lsl_i
rsb_r0-r1-r2 add_r2-r1-r1 mvn_r1-r0 sub_r0-r1-r2 mov_r2-r0	rsb_r0-r1-r2 add_r2-r1-r1 mvn_r1-r0 rsb_r2-r2-r1
mov_r0-r1 eor_r1-r1-r0 sub_r0-r1-r2 sub_r0-r2-r0	add_r0-r2-r2
tst_r0-r1 add_ne_r0-r1-r0 mov_r2-r0 and_r0-r3-r2	tst_r1-r0 add_ne_r0-r1-r0 and_r0-r0-r3
eor_r0-r0-r1 mov_r1-r2_lsl_i and_r1-r1-r2 sub_r3-r1-r2 sub_r2-r3-r0	eor_r0-r0-r1 and_r1-r2-r2_lsl_i sub_r3-r1-r2 sub_r2-r3-r0
rsb_r0-r1-r0_lsr_i eor_r2-r0-r3 eor_r0-r0-r2 and_r1-r0_i	and_r1-r3_i
rsb_r0-r1-r2_ror_i mvn_r2-r0 rsb_r1-r0-r2_asr_i orr_r1-r0-r1_asr_i	rsb_r0-r1-r2_ror_i add_r2-r0-r0_asr_i unk
mov_r0-r1 add_r2-r3-r0_lsl_i and_r0-r1-r0_asr_i mvn_r3-r0 rsb_r3-r2-r3_ror_i	and_r0-r1-r1_asr_i add_r2-r3-r1_lsl_i mvn_r3-r0 rsb_r3-r2-r3_ror_i
mvn_r0-r1 orr_r0-r0-r2 rsb_r1-r2-r0_ror_i rsb_r0-r1-r0_lsr_i	unk rsb_r1-r2-r0_ror_i rsb_r0-r1-r0_lsr_i
eor_r0-r1-r2_lsl_i mov_r1-r0 eor_r3-r1-r0 sub_r3-r3-r0	eor_r0-r1-r2_lsl_i rsb_r3-r0_i
cmp_r0-r1 mvn_cs_r2-r3 mov_r3-r2 rsb_r2-r3_i rsb_r3-r2-r1 mov_r1-r3	cmp_r0-r1 mvn_cs_r2-r3 rsb_r2-r2_i rsb_r3-r2-r1 mov_r1-r3
sub_r0-r1-r2 sub_r0-r2-r0 add_r2-r2-r1 and_r1-r0-r2_lsl_i mov_r2-r1	rsb_r0-r1-r2_lsl_i add_r2-r1-r2 and_r2-r0-r2_lsl_i
and_r0-r1-r2 mov_r2-r0 rsb_r1-r2-r0_lsr_i rsb_r3-r0-r1_lsr_i	and_r0-r1-r2 rsb_r1-r0-r0_lsr_i rsb_r3-r0-r1_lsr_i
orr_r0-r1_i and_r2-r1-r0_lsl_i sub_r2-r1-r2_lsl_i sub_r3-r1-r2 rsb_r2-r1-r3_lsr_i	sub_r2-r1-r1_lsl_i
sub_r0-r0-r1 sub_r2-r0-r2_lsr_i mov_r1-r0 sub_r1-r2-r1_ror_i mvn_r0-r1	sub_r0-r0-r1 sub_r2-r0-r2_lsr_i sub_r1-r2-r0_ror_i mvn_r0-r1
and_r0-r1-r0_lsl_i mvn_r1-r0 sub_r2-r0-r1 add_r0-r0-r2	and_r0-r1-r0_lsl_i rsb_r0-r0_i
cmp_r0_i sub_ne_r0-r1-r2 mvn_r2-r0 orr_r2-r2_i orr_r3-r2-r0	mvn_r3_i
mvn_r0-r1 mvn_r2-r0 add_r3-r2-r1_lsl_i orr_r3-r3-r1	orr_r3-r1-r1_lsl_i
eor_r0-r1-r2 mov_r3-r0 rsb_r3-r2-r3 sub_r2-r2-r3_ror_i	eor_r0-r1-r2 rsb_r3-r2-r0 sub_r2-r2-r3_ror_i
sub_r0-r1-r2 add_r0-r0-r0_ror_i mvn_r2-r0 add_r0-r2_i	sub_r0-r1-r2 add_r0-r0-r0_ror_i sub_r0-r0-r0_lsl_i
rsb_r0-r1-r2 add_r3-r0-r1 sub_r2-r0-r1_lsl_i eor_r2-r2-r3 rsb_r3-r1-r2_lsl_i	rsb_r0-r1-r2 eor_r2-r0-r2 rsb_r3-r1-r2_lsl_i
mov_r0-r1_ror_i rsb_r2-r2-r0_lsl_i rsb_r3-r3-r1_ror_i rsb_r1-r2-r3	sub_r0-r2-r1_ror_i sub_r1-r0-r3
tst_r0-r1 sub_ne_r2-r0-r2_ror_i sub_eq_r2-r0-r3 mov_r3-r0 rsb_r0-r3-r2_asr_i	tst_r0-r1 sub_r2-r0-r2_ror_i sub_ge_r2-r0-r3 rsb_r0-r0-r2_asr_i
add_r0-r1-r2 mvn_r2-r0 sub_r3-r2-r0 and_r1-r3-r0	add_r0-r1-r2 bic_r1-r0-r0_lsl_i
rsb_r0-r0-r1_lsr_i add_r1-r0-r2_asr_i rsb_r3-r1-r3 sub_r2-r3-r1 sub_r1-r3-r2	rsb_r0-r0-r1_lsr_i add_r1-r0-r2_asr_i
rsb_r0-r1-r0_ror_i add_r2-r3-r3 mvn_r1-r2 and_r1-r1-r0 rsb_r3-r1-r0_ror_i	rsb_r0-r1-r0_ror_i bic_r1-r0-r3_lsl_i rsb_r3-r1-r0_ror_i
tst_r0-r1 mov_eq_r0-r1_asr_i rsb_r2-r3-r0 rsb_r3-r0-r1_ror_i add_r1-r2-r3	rsb_r1-r3-r1_ror_i
and_r0-r0-r1_lsr_i add_r2-r2-r1 rsb_r3-r2-r0_lsr_i add_r3-r3-r1	rsb_r3-r2_i
mvn_r0-r1 orr_r1-r2-r3 sub_r0-r1-r0 rsb_r0-r1-r0 orr_r2-r1-r0	mvn_r0-r1 orr_r1-r2-r3 sub_r0-r0-r0_lsl_i orr_r2-r1-r0
cmp_r0-r1 sub_eq_r2-r1-r2_lsl_i sub_r0-r2-r0_lsl_i add_r2-r0-r0 mvn_r0-r2	cmp_r0-r1 sub_eq_r2-r0-r2_lsl_i add_r2-r2-r2 mvn_r0-r2
eor_r0-r0_i add_r1-r0-r0 sub_r2-r1-r0 add_r1-r2-r2_ror_i and_r1-r0-r1	eor_r0-r0_i add_r1-r0-r0_ror_i and_r1-r0-r1
sub_r0-r0-r1 mvn_r1-r2 add_r3-r0-r2 sub_r0-r3-r2 and_r1-r1-r0	sub_r3-r0-r1 bic_r1-r3-r2
sub_r0-r1-r2 add_r0-r0-r0 sub_r2-r1-r0_lsl_i orr_r1-r2-r0	sub_r0-r1-r2 add_r0-r0-r0 orr_r1-r1-r0
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 sub_r0-r2-r0	mvn_r2-r1 sub_r0-r2-r0 cmp_r0-r1
add_r0-r1-r2 sub_r0-r0-r1 orr_r3-r0-r1_asr_i eor_r2-r3-r0_ror_i	orr_r3-r2-r1_asr_i eor_r2-r3-r2_ror_i
mov_r0-r1 mvn_r2-r0 mvn_r0-r2 mvn_r2-r0	mvn_r2-r1
mov_r0-r1 and_r0-r0-r1 add_r2-r0_i mov_r1-r2	add_r2-r1_i mov_r1-r2
eor_r0-r1-r2 add_r3-r2-r2 orr_r1-r3-r2 sub_r3-r1-r0_lsl_i and_r2-r3-r0	eor_r0-r1-r2 orr_r1-r2-r2_lsl_i sub_r3-r1-r0_lsl_i and_r2-r3-r0
mvn_r0-r1 mov_r2-r3 sub_r1-r2-r0_ror_i add_r3-r0-r1	add_r0-r3-r1_lsr_i add_r3-r0-r1
and_r0-r1-r2_lsr_i mov_r2-r0 add_r1-r2-r2 sub_r0-r2-r1	and_r0-r1-r2_lsr_i add_r1-r2-r0 sub_r0-r2-r1
tst_r0_i rsb_ne_r1-r2_i rsb_r2-r0-r1_asr_i mov_r1-r2_asr_i mov_r0-r1	tst_r0_i rsb_ne_r1-r2_i rsb_r2-r0-r1_asr_i mov_r0-r2_asr_i
rsb_r0-r1-r2 sub_r3-r2-r3 rsb_r1-r3-r0 sub_r0-r0-r1	rsb_r0-r3-r2
rsb_r0-r1-r2 add_r0-r2-r0 and_r2-r1-r2 sub_r1-r0-r2_asr_i	rsb_r0-r1-r2_lsl_i and_r2-r1-r2 sub_r1-r0-r2_asr_i
rsb_r0-r1_i add_r2-r1-r0_ror_i add_r1-r2-r2_ror_i mov_r2-r1	rsb_r0-r1_i add_r2-r1-r0_ror_i add_r2-r2-r2_ror_i
orr_r0-r1-r2 orr_r2-r0-r3 and_r2-r0-r2 mov_r3-r2	orr_r3-r1-r2
mov_r0-r1 eor_r1-r2-r1_lsl_i orr_r3-r1-r0 sub_r3-r3-r0	mov_r0-r1 eor_r1-r2-r1_lsl_i bic_r3-r1-r0
mvn_r0-r1 sub_r2-r3-r2 rsb_r0-r2-r0_asr_i mov_r2-r0	mvn_r0-r1 sub_r2-r3-r2 rsb_r2-r2-r0_asr_i
add_r0-r1_i sub_r1-r2-r3 eor_r1-r1-r0_lsl_i rsb_r2-r1-r3_lsr_i mov_r0-r2	add_r0-r1_i sub_r1-r2-r3 eor_r1-r1-r0_lsl_i rsb_r0-r1-r3_lsr_i
sub_r0-r1-r2 rsb_r2-r0-r2_lsr_i add_r3-r2-r0 and_r3-r3-r0_asr_i	sub_r0-r1-r2 lsr_r3-r2_i and_r3-r3-r0_asr_i
mvn_r0-r1 eor_r2-r1-r3 add_r3-r1-r0 add_r1-r3-r2	eor_r0-r1-r3 sub_r1-r0_i
rsb_r0-r1-r2_lsl_i eor_r0-r2-r0 mvn_r1-r0 mvn_r0-r1	rsb_r0-r1-r2_lsl_i eor_r0-r0-r2
add_r0-r1-r0 mov_r1-r0 sub_r1-r0-r1_ror_i eor_r2-r0-r1_lsr_i sub_r1-r2-r0_ror_i	add_r0-r1-r0 sub_r1-r0-r0_ror_i eor_r2-r0-r1_lsr_i sub_r1-r2-r0_ror_i
and_r0-r1-r2_asr_i mov_r2-r0 mov_r0-r1 orr_r3-r2-r0	and_r3-r1-r1
tst_r0-r1 mov_eq_r1_i sub_r0-r0-r2 rsb_r2-r1-r0 mvn_r0-r2 and_r0-r2-r0	mov_r0_i
cmp_r0-r1 add_cs_r1-r2-r0_ror_i mov_r0-r1 sub_r3-r1-r0 add_r3-r3-r3_ror_i	sub_r3-r0-r0
rsb_r0-r1-r2 add_r2-r0_i sub_r1-r3-r2_asr_i mov_r3-r1	rsb_r0-r1-r2 add_r2-r0_i sub_r3-r3-r2_asr_i
add_r0-r1-r1 sub_r2-r0-r3 add_r2-r2_i mov_r3-r2 rsb_r1-r0-r3	add_r0-r1-r1 sub_r2-r0-r3 add_r2-r2_i rsb_r1-r0-r2
eor_r0-r1-r0_asr_i rsb_r2-r1_i add_r3-r0-r2_ror_i mov_r2-r3	eor_r0-r1-r0_asr_i rsb_r2-r1_i add_r2-r0-r2_ror_i
cmp_r0_i add_cs_r1-r0-r1 eor_r2-r2-r1_lsr_i orr_r3-r2_i	orr_r3-r2_i
sub_r0-r1-r2_ror_i add_r1-r0-r2_lsl_i mvn_r3-r1 mov_r1-r3 mvn_r2-r1	sub_r0-r1-r2_ror_i add_r1-r0-r2_lsl_i mvn_r3-r1 mvn_r2-r3
sub_r0-r0-r1 mov_r2-r3 eor_r0-r1-r0 rsb_r3-r0-r2_asr_i	sub_r0-r0-r1 eor_r0-r1-r0 rsb_r3-r0-r3_asr_i
cmp_r0-r1 orr_hi_r2-r3-r1_ror_i mov_r0-r2 eor_r0-r2-r0_lsr_i orr_r3-r2-r0	cmp_r0-r1 orr_hi_r2-r3-r1_ror_i orr_r0-r2-r2_lsr_i orr_r3-r2-r0
add_r0-r1-r0 mov_r2-r0 mvn_r1-r2 rsb_r2-r0-r1	add_r0-r1-r0 mvn_r2-r0 rsb_r2-r0-r2
mov_r0-r1 rsb_r1-r1-r0 add_r1-r0-r1_asr_i add_r0-r1-r2_lsl_i	add_r0-r1-r2_lsl_i
add_r0-r1-r1_lsr_i sub_r0-r0_i sub_r1-r1-r2 rsb_r1-r1-r3_lsl_i add_r3-r1-r0	sub_r2-r2-r1_asr_i mov_r1_i rsb_r1-r1-r3_lsl_i add_r3-r1-r2
mvn_r0-r1 eor_r2-r0-r1 sub_r1-r3-r2 add_r1-r1-r1_lsl_i eor_r2-r1_i	add_r1-r3_i add_r1-r1-r1_lsl_i eor_r2-r1_i
and_r0-r1-r2_lsr_i rsb_r1-r0-r2_lsl_i orr_r0-r2-r1_ror_i and_r0-r0_i	and_r0-r1-r2_lsr_i orr_r0-r2-r0 and_r0-r0_i
orr_r0-r1-r2 add_r0-r0-r1 add_r2-r0_i sub_r0-r1-r2_asr_i mov_r1-r0	orr_r0-r1-r2 add_r0-r0-r1 add_r2-r0_i sub_r1-r1-r2_asr_i
cmp_r0-r1 rsb_lt_r2-r3-r2_lsr_i sub_r0-r1-r2 mvn_r2-r0 eor_r2-r2-r0	mvn_r2_i
tst_r0-r1 sub_eq_r2-r1-r0 sub_ne_r2-r0-r3 eor_r0-r2-r1 eor_r1-r2-r0 sub_r0-r3-r1_ror_i mov_r1-r0	eor_r0-r0-r0_lsr-r0 sub_ne_r2-r0-r3 eor_r0-r2-r1 eor_r1-r2-r0 sub_r0-r3-r1_ror_i mov_r1-r0
orr_r0-r0-r1 and_r2-r0-r3_lsr_i eor_r2-r0-r2 rsb_r1-r2_i	orr_r0-r0-r1 bic_r2-r0-r3_lsr_i rsb_r1-r2_i
add_r0-r1-r0_asr_i sub_r2-r2-r0 sub_r0-r2_i add_r0-r0-r1 add_r3-r3-r0	sub_r0-r2-r0_asr_i sub_r0-r0_i add_r3-r3-r0
mov_r0-r1 cmp_r0-r1 add_lt_r0-r1-r2 and_r2-r1-r0	and_r2-r1-r1
sub_r0-r1-r2 add_r2-r0-r1 rsb_r3-r0_i mvn_r1-r3 orr_r1-r1-r2	sub_r0-r1-r2 add_r2-r0-r1 rsb_r3-r0_i unk
orr_r0-r0-r1 orr_r1-r1-r0_ror_i add_r0-r0-r1 sub_r2-r3-r0 rsb_r3-r3-r2	orr_r0-r0-r1 orr_r1-r1-r0_ror_i add_r0-r0-r1 rsb_r3-r0_i
cmp_r0-r1 mov_lt_r2_i eor_r3-r2-r0 orr_r3-r2-r3 orr_r0-r3-r0 add_r3-r0-r0_asr_i	cmp_r0-r1 mov_lt_r2_i orr_r0-r0-r2 add_r3-r0-r0_asr_i
add_r0-r0-r0 mvn_r1-r0 mov_r2-r0 eor_r3-r1-r2 orr_r3-r1-r3_ror_i	unk
tst_r0-r1 add_eq_r1-r1-r1 mov_r2-r0 eor_r3-r1-r2	tst_r0-r1 add_eq_r1-r1-r1 eor_r3-r1-r0
orr_r0-r1-r2 mov_r1-r0 add_r1-r2-r1 rsb_r3-r1-r0_lsl_i	orr_r0-r1-r2 add_r1-r2-r0 rsb_r3-r1-r0_lsl_i
mov_r0-r1 orr_r2-r0-r2 rsb_r3-r2-r0 add_r3-r3-r1	bic_r0-r2-r1 rsb_r3-r0-r1
eor_r0-r0-r1_ror_i add_r2-r0-r3_ror_i mov_r3-r2 rsb_r1-r3-r0_lsr_i	eor_r0-r0-r1_ror_i add_r2-r0-r3_ror_i rsb_r1-r2-r0_lsr_i
mvn_r0-r1 sub_r2-r1-r0 rsb_r3-r0-r2_asr_i mov_r2-r3	mvn_r0-r1 sub_r2-r1-r0 rsb_r2-r0-r2_asr_i
add_r0-r1_i add_r0-r0_i rsb_r2-r1-r0 rsb_r1-r0-r2	rsb_r1-r1_i
mov_r0-r1 orr_r2-r3-r1 rsb_r1-r0-r2 mvn_r0-r1 sub_r0-r0-r1	bic_r1-r3-r1 mvn_r0-r1_lsl_i
rsb_r0-r1_i mov_r2-r0_lsr_i mvn_r1-r2 eor_r2-r3-r1 eor_r1-r1-r2	lsr_r1-r3_i
mvn_r0-r1 add_r1-r0-r1 mvn_r2-r3 add_r3-r1-r0 sub_r1-r2-r3	sub_r0-r3_i sub_r1-r1-r0
rsb_r0-r1-r2_ror_i add_r1-r1-r0 rsb_r0-r1-r3_asr_i orr_r0-r2-r0	ror_r1-r2_i rsb_r0-r1-r3_asr_i orr_r0-r2-r0
rsb_r0-r0-r1_asr_i rsb_r2-r0-r1 rsb_r1-r0-r2 sub_r2-r1-r2	rsb_r0-r0-r1_asr_i sub_r2-r0-r0_lsl_i
tst_r0-r1 sub_ne_r0-r2-r3_asr_i sub_eq_r0-r0-r3 mov_r3-r0 add_r3-r3-r0	tst_r0-r1 sub_ne_r0-r2-r3_lsr_i sub_ge_r0-r0-r3 add_r3-r0-r0
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 cmp_r2-r3 sub_ge_r3-r2-r1 mov_r1-r3	mvn_r1-r0 cmp_r2-r3 sub_ge_r3-r2-r1 mov_r1-r3
eor_r0-r1-r2_lsr_i mov_r3-r1_asr_i and_r0-r0-r3_lsl_i eor_r2-r3-r2_lsl_i add_r2-r2-r0	mov_r1-r1_asr_i bic_r1-r1-r1_lsl_i eor_r2-r1-r2_lsl_i
add_r0-r0-r1 rsb_r2-r0-r2_ror_i mov_r3-r0 add_r0-r2-r3_ror_i	add_r0-r0-r1 rsb_r2-r0-r2_ror_i add_r0-r2-r0_ror_i
sub_r0-r1-r2_asr_i add_r1-r0-r3 rsb_r2-r3-r1_ror_i sub_r1-r0-r2	sub_r0-r1-r2_asr_i add_r0-r0-r3 rsb_r1-r0-r0_asr_i
sub_r0-r1-r2 mov_r1-r0 mov_r0-r1 rsb_r0-r1-r0_lsr_i	sub_r0-r1-r2 rsb_r0-r0-r0_lsr_i
mov_r0-r1_lsr_i rsb_r1-r0-r2 mvn_r3-r1 sub_r0-r2-r3	mvn_r0-r2_lsl_i rsb_r0-r0-r1_asr_i
cmp_r0-r1 sub_ge_r2-r1-r0 eor_r1-r2-r1 mov_r2-r1 mov_r0-r2	cmp_r0-r1 sub_ge_r2-r1-r0 eor_r1-r2-r1 mov_r0-r1
cmp_r0-r1 mov_cc_r2-r0_lsr_i add_ls_r2-r3_i and_r2-r3-r2	cmp_r0-r1 add_ls_r2-r3_i and_r2-r3-r2
orr_r0-r1-r0 add_r2-r1-r1_lsl_i sub_r3-r0-r2_lsl_i mov_r0-r2 add_r1-r0-r3	add_r2-r1-r1_lsl_i orr_r0-r1-r0 sub_r1-r0-r2
tst_r0-r1 mvn_ne_r1-r0 mvn_eq_r1-r0 eor_r2-r3-r1 mvn_r0-r2 mov_r1-r0	eor_r1-r0-r3
tst_r0_i add_ne_r1-r2-r0_ror_i add_eq_r1-r3-r0 mov_r3-r1 mov_r2-r3	tst_r0_i add_r1-r2-r0_ror_i add_cs_r1-r3-r0 mov_r2-r1
add_r0-r1-r2 eor_r2-r0-r2 rsb_r2-r1-r2 and_r1-r2-r1 and_r0-r1-r0_ror_i	eor_r2-r1-r2_lsl_i rsb_r2-r1-r2 and_r0-r1-r2_lsl_i
rsb_r0-r1-r0 mvn_r2-r0 add_r1-r2_i and_r3-r1-r0_ror_i mvn_r0-r3	rsb_r0-r1-r0 sub_r2-r0_i unk
mov_r0-r1 sub_r0-r2-r0 orr_r3-r3-r0_lsl_i eor_r1-r0-r3_asr_i mov_r2-r1	sub_r0-r2-r1 orr_r3-r3-r0_lsl_i eor_r2-r0-r3_asr_i
cmp_r0_i mvn_cc_r1-r0 sub_r2-r1-r3 rsb_r0-r1-r2	rsb_r0-r3_i
orr_r0-r1-r2_lsl_i mvn_r1-r0 sub_r0-r1-r0_ror_i mov_r3-r2 orr_r1-r3-r0	orr_r0-r1-r2_lsl_i mvn_r1-r0 sub_r0-r1-r0_ror_i orr_r1-r2-r0
tst_r0_i eor_eq_r0-r1-r0_ror_i rsb_r2-r1-r0_lsr_i mov_r1-r3 eor_r1-r1-r2 add_r2-r1-r2_ror_i	tst_r0_i eor_eq_r0-r1-r0_ror_i rsb_r2-r1-r0_lsr_i eor_r1-r3-r2 add_r2-r1-r2_ror_i
orr_r0-r1-r2 sub_r0-r0-r2 mov_r2-r0 rsb_r2-r2_i rsb_r0-r1-r2_lsr_i	bic_r2-r1-r2 rsb_r2-r2_i rsb_r0-r1-r2_lsr_i
eor_r0-r0-r1_asr_i add_r2-r0-r1_lsl_i sub_r1-r0-r2 mov_r0-r1 mov_r3-r0_asr_i	add_r2-r0-r1_lsl_i sub_r1-r0-r2 mov_r3-r1_asr_i
rsb_r0-r0-r1_lsr_i mov_r1-r0 orr_r2-r1_i mov_r1-r2	rsb_r0-r0-r1_lsr_i orr_r2-r0_i mov_r1-r2
tst_r0-r1 mvn_ne_r0-r2 mvn_ne_r0-r1 sub_r3-r0-r1_ror_i eor_r2-r0_i orr_r1-r2-r3_lsl_i	tst_r0-r1 mvn_ne_r0-r1 sub_r3-r0-r1_ror_i eor_r2-r0_i orr_r1-r2-r3_lsl_i
and_r0-r1-r2 eor_r1-r2-r0 mov_r3-r2 sub_r3-r3-r1_asr_i rsb_r2-r3-r0_asr_i	and_r0-r1-r2 eor_r1-r2-r0 sub_r3-r2-r1_asr_i rsb_r2-r3-r0_asr_i
eor_r0-r1-r2_lsr_i and_r2-r2-r0 eor_r1-r2-r0_asr_i add_r3-r1_i mov_r2-r3	eor_r0-r1-r2_lsr_i and_r2-r2-r0 eor_r1-r2-r0_asr_i add_r2-r1_i
and_r0-r1-r2 sub_r3-r2-r0_ror_i rsb_r2-r0-r3_lsl_i mov_r3-r0 sub_r0-r3-r2	and_r0-r1-r2 sub_r3-r2-r0_ror_i rsb_r2-r0-r3_lsl_i rsb_r0-r2-r0
sub_r0-r1-r2_lsl_i add_r1-r0-r0 mvn_r2-r1 mvn_r3-r2	sub_r0-r1-r2_lsl_i add_r3-r0-r0
mov_r0-r1 add_r1-r2-r2_asr_i rsb_r0-r0-r1_lsl_i rsb_r3-r0-r1	sub_r2-r2-r2_lsr_i add_r2-r2-r2_lsl_i add_r3-r2-r1
cmp_r0-r1 mvn_lt_r0-r2 sub_r2-r2-r0_lsr_i mov_r0-r3 sub_r2-r2-r0	cmp_r0-r1 mvn_lt_r0-r2 sub_r2-r2-r0_lsr_i sub_r2-r2-r3
mov_r0-r1 sub_r1-r0-r2 add_r3-r2-r2 mvn_r2-r3 add_r3-r2-r1_lsl_i	sub_r1-r1-r2 add_r3-r2-r2 mvn_r2-r3 add_r3-r2-r1_lsl_i
cmp_r0-r1 eor_hi_r2-r0-r1 add_r0-r3-r2_lsl_i sub_r1-r0-r2 add_r2-r1-r2_lsr_i sub_r1-r2-r1	cmp_r0-r1 eor_hi_r2-r0-r1 add_r2-r1-r2_lsr_i sub_r1-r2-r1
rsb_r0-r1-r2_lsr_i sub_r2-r0-r3 sub_r2-r2-r0 sub_r3-r2-r1	sub_r0-r3-r3_lsl_i rsb_r3-r1-r0
add_r0-r1-r2_ror_i add_r3-r0-r3_ror_i rsb_r1-r1-r3_asr_i eor_r2-r3-r1_ror_i eor_r0-r2-r3	add_r0-r1-r2_ror_i add_r3-r0-r3_ror_i rsb_r1-r1-r3_asr_i mov_r0-r1_ror_i
and_r0-r1-r2 mvn_r1-r3 sub_r3-r1-r0 mvn_r1-r3 mov_r2-r1	and_r0-r1-r2 mvn_r1-r3 sub_r3-r1-r0 mvn_r2-r3
sub_r0-r0-r1_lsr_i mov_r1-r0 and_r2-r0-r1 sub_r0-r2-r0_lsr_i	sub_r2-r0-r1_lsr_i sub_r0-r2-r2_lsr_i
sub_r0-r0-r1 mov_r2-r1 orr_r3-r0-r2_asr_i mov_r0-r3 sub_r1-r3-r0	mov_r1_i
add_r0-r1-r1_lsl_i and_r2-r2-r1 add_r3-r0_i sub_r0-r3-r2	unk rsb_r0-r0-r1_lsl_i
add_r0-r1-r2_lsr_i sub_r2-r0_i add_r1-r2-r0 rsb_r1-r1-r2_ror_i	add_r0-r1-r2_lsr_i sub_r2-r0_i mvn_r1-r2_asr_i
tst_r0_i add_ne_r1-r1-r2_ror_i rsb_ne_r1-r3-r1_ror_i mov_r3-r1 add_r3-r1-r3	tst_r0_i add_ne_r1-r1-r2_ror_i rsb_ne_r1-r3-r1_ror_i add_r3-r1-r1
cmp_r0-r1 mov_eq_r0-r1_lsr_i sub_r2-r0-r2 sub_r1-r2-r0	sub_r1-r2-r2_lsl_i
and_r0-r1-r0 mov_r2-r0_asr_i rsb_r2-r2-r0 rsb_r3-r1-r2_ror_i	and_r0-r1-r0 sub_r2-r0-r0_asr_i rsb_r3-r1-r2_ror_i
mvn_r0-r1 rsb_r2-r0-r3 mvn_r0-r1 add_r0-r3-r0 eor_r3-r2-r0	mvn_r0-r1 rsb_r2-r0-r3 add_r0-r3-r0 eor_r3-r2-r0
add_r0-r1-r0 rsb_r1-r0-r2_asr_i mov_r0-r1 and_r3-r0-r3	add_r0-r1-r0 rsb_r1-r0-r2_asr_i and_r3-r1-r3
and_r0-r1-r2_ror_i add_r3-r0-r2 mvn_r1-r2 and_r2-r3-r1_asr_i mvn_r1-r2	and_r0-r1-r2_ror_i add_r3-r0-r2 bic_r2-r3-r2_asr_i mvn_r1-r2
sub_r0-r0-r1_asr_i rsb_r0-r0-r2 eor_r2-r2-r1_asr_i eor_r2-r2-r0 mov_r1-r2	sub_r0-r0-r1_asr_i rsb_r0-r0-r2 eor_r2-r2-r1_asr_i eor_r1-r0-r2
add_r0-r0-r0 add_r0-r0-r1 orr_r1-r2-r1_asr_i rsb_r0-r1-r0_asr_i	add_r0-r1-r0_lsl_i orr_r1-r2-r1_asr_i rsb_r0-r1-r0_asr_i
rsb_r0-r1-r2_lsl_i add_r1-r1-r1 add_r0-r0-r1 add_r1-r0_i mvn_r3-r1	rsb_r0-r1-r2_lsl_i rsb_r3-r0_i mvn_r3-r3
tst_r0-r1 mvn_ne_r2-r0 mvn_eq_r2-r0 rsb_r1-r3-r2_lsl_i	mvn_r2-r0 rsb_r1-r3-r2_lsl_i
add_r0-r1-r0 orr_r1-r1-r2_lsr_i sub_r1-r1-r0_lsr_i mov_r0-r1	add_r0-r1-r0 orr_r1-r1-r2_lsr_i sub_r0-r1-r0_lsr_i
add_r0-r1-r0 and_r0-r0-r1_asr_i mov_r2-r0 add_r3-r2-r2	add_r0-r1-r0 and_r0-r0-r1_asr_i add_r3-r0-r0
cmp_r0-r1 mov_hi_r1-r0 add_hi_r1-r1-r2_lsl_i mov_r3-r1 add_r0-r2-r3 add_r3-r0-r1	cmp_r0-r1 mov_hi_r1-r0 add_r0-r2-r1 add_r3-r0-r1
tst_r0-r1 add_ne_r0-r1-r1 mov_r2-r0 and_r3-r1_i sub_r2-r2-r3	and_r3-r1_i tst_r0-r1 add_ne_r0-r1-r1 sub_r2-r0-r3
eor_r0-r0-r1_asr_i mvn_r1-r2 and_r3-r0-r1 mov_r1-r2 orr_r3-r3-r1	eor_r0-r0-r1_asr_i orr_r3-r0-r2
orr_r0-r0-r1 rsb_r2-r3-r0 add_r0-r0-r2 and_r1-r0-r3	orr_r0-r0-r1 rsb_r0-r3-r0_lsl_i and_r1-r0-r3
sub_r0-r1-r0 mov_r1-r0_ror_i add_r2-r1-r1 orr_r2-r1-r2	sub_r0-r1-r0 mov_r1-r0_ror_i orr_r2-r1-r1_lsl_i
cmp_r0-r1 sub_hi_r1-r2-r0 mov_r3-r1 orr_r1-r3_i	cmp_r0-r1 sub_hi_r1-r2-r0 orr_r1-r1_i
cmp_r0-r1 mvn_hi_r2-r1 mov_r3-r0 orr_r2-r3-r2 mvn_r1-r2	cmp_r0-r1 mvn_hi_r2-r1 orr_r2-r0-r2 mvn_r1-r2
rsb_r0-r1-r0_asr_i mov_r2-r3 add_r1-r2-r0 rsb_r2-r1-r2_lsr_i	rsb_r0-r1-r0_asr_i add_r1-r3-r0 rsb_r2-r1-r3_lsr_i
orr_r0-r1-r2 eor_r2-r1-r0 mvn_r3-r2 eor_r1-r3-r2	mvn_r1_i
mov_r0-r1 eor_r1-r1-r0 sub_r1-r0-r1 and_r2-r1-r3_lsl_i add_r1-r3-r2	and_r2-r1-r3_lsl_i and_r1-r1-r0 add_r1-r3-r2
eor_r0-r0-r1_lsl_i rsb_r1-r0-r1 rsb_r2-r1-r3 orr_r3-r3-r2_lsl_i	rsb_r1-r0-r1 rsb_r2-r1-r3 orr_r3-r3-r2_lsl_i
and_r0-r1-r2_lsr_i mvn_r2-r0 and_r2-r2-r3 mov_r3-r2	and_r0-r1-r2_lsr_i mvn_r2-r0 and_r3-r2-r3
rsb_r0-r1-r0_lsr_i mvn_r1-r0 eor_r0-r1-r0 add_r0-r1-r0_ror_i	rsb_r0-r1-r0_lsr_i mvn_r1-r0 add_r0-r0-r1_lsl_i
and_r0-r0-r1 mov_r2-r1 add_r2-r2-r0_asr_i and_r3-r2-r0 mvn_r2-r3	and_r0-r0-r1 add_r2-r1-r0_asr_i and_r3-r2-r0 mvn_r2-r3
and_r0-r1-r2 mov_r2-r1 add_r3-r0-r0 and_r0-r2-r3	and_r0-r1-r2 add_r3-r0-r0 and_r0-r1-r3
and_r0-r1-r2 cmp_r1-r0 mov_cs_r0-r3 rsb_r1-r3-r0	sub_r1-r3-r3
cmp_r0-r1 mov_lt_r0_i mov_ge_r0_i sub_r1-r0-r1 eor_r2-r0-r1	mov_r0_i sub_r1-r0-r1 eor_r2-r0-r1
rsb_r0-r1-r2_ror_i and_r1-r0-r2 add_r1-r0-r1 mvn_r0-r1 add_r3-r0_i	rsb_r0-r1-r2_ror_i and_r1-r0-r2 add_r1-r0-r1 rsb_r3-r1_i
eor_r0-r1-r0 mov_r2-r0 eor_r0-r1-r0 add_r3-r0-r3 rsb_r3-r2-r3_lsr_i	add_r2-r3-r0 eor_r1-r0-r1 rsb_r3-r1-r2_lsr_i
rsb_r0-r1-r2 rsb_r1-r1-r0 rsb_r3-r0-r2 orr_r0-r1-r3	sub_r3-r2-r1_lsl_i orr_r0-r1-r3
tst_r0_i mov_ne_r0-r1 mov_eq_r0-r1 rsb_r0-r2-r0_ror_i add_r2-r2-r0	ror_r2-r1_i
cmp_r0-r1 rsb_ge_r1-r1-r0 rsb_r0-r1_i add_r1-r0-r1 sub_r2-r1_i	mov_r1_i sub_r2-r1_i
rsb_r0-r0-r1_asr_i rsb_r2-r0_i mov_r1-r2 orr_r3-r2-r1 rsb_r0-r1-r3_ror_i	rsb_r0-r0-r1_asr_i rsb_r2-r0_i rsb_r0-r2-r2_ror_i
orr_r0-r0-r1 add_r2-r0-r0_lsl_i rsb_r1-r2-r0_lsl_i rsb_r3-r2-r1_asr_i and_r0-r3-r0	orr_r0-r0-r1 add_r2-r0-r0_lsl_i rsb_r3-r2-r2_asr_i and_r0-r3-r0
and_r0-r1-r2 sub_r1-r1-r0 sub_r1-r0-r1_asr_i rsb_r3-r2-r1_lsl_i add_r2-r2-r3_lsl_i	rsb_r2-r2_i
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 sub_r2-r1-r3	mvn_r1-r0 sub_r2-r1-r3
sub_r0-r0-r1 eor_r2-r1-r0 mvn_r0-r2 sub_r3-r0-r2 mov_r2-r3	sub_r0-r0-r1 eor_r2-r1-r0 mvn_r2-r2_lsl_i
mvn_r0-r1 mov_r2-r1 eor_r0-r2-r0 rsb_r3-r1-r2 rsb_r3-r0-r3_lsr_i	mov_r3_i
add_r0-r1-r2_ror_i and_r2-r2-r0_asr_i mov_r1-r2 add_r3-r0_i eor_r3-r1-r3	add_r0-r1-r2_ror_i and_r2-r2-r0_asr_i add_r3-r0_i eor_r3-r2-r3
add_r0-r1-r2 sub_r2-r2-r0 and_r1-r2-r1_lsl_i sub_r2-r3-r1_lsr_i	bic_r0-r1-r1_asr_i rsb_r2-r0-r3
tst_r0_i add_ne_r1-r2-r1 rsb_r1-r0-r1 rsb_r3-r1-r0_asr_i add_r0-r1-r3	asr_r0-r0_i
and_r0-r1-r0 sub_r2-r0-r2 rsb_r2-r1-r2 orr_r2-r1-r2 mov_r3-r2	and_r0-r1-r0 sub_r2-r0-r2 rsb_r2-r1-r2 orr_r3-r2-r1
and_r0-r1-r2 sub_r1-r0-r2_lsl_i rsb_r1-r1-r0 orr_r0-r3-r1_ror_i add_r2-r0_i	sub_r1-r0-r2_lsl_i rsb_r1-r1-r0 orr_r0-r3-r1_ror_i add_r2-r0_i
mov_r0-r1 and_r1-r0-r1 sub_r2-r1-r2_ror_i sub_r0-r1-r2 eor_r2-r0-r2	sub_r2-r1-r2_ror_i sub_r0-r1-r2 eor_r2-r0-r2
mov_r0-r1 mvn_r1-r0 add_r1-r0-r1_lsr_i mvn_r2-r1	mvn_r2-r1 add_r2-r2-r2_asr_i
orr_r0-r1-r2 rsb_r1-r0-r3_lsl_i eor_r1-r3-r1 mov_r2-r1	orr_r0-r1-r2 rsb_r1-r0-r3_lsl_i eor_r2-r1-r3
tst_r0-r1 add_ne_r2-r3_i add_eq_r2-r2-r2 add_r0-r2-r2 mov_r3-r0	tst_r0-r1 add_ne_r2-r3_i add_r3-r2-r2 lsl_eq_r3-r3_i
eor_r0-r1-r2_lsl_i add_r0-r2-r0_lsl_i mov_r1-r0 add_r2-r1-r0_lsr_i and_r3-r0-r2_ror_i	eor_r0-r1-r2_lsl_i add_r0-r2-r0_lsl_i add_r2-r0-r0_lsr_i and_r3-r0-r2_ror_i
mov_r0-r1 orr_r2-r1_i sub_r2-r2-r1 sub_r3-r3-r2 and_r1-r0-r3	orr_r2-r1_i bic_r2-r2-r1 sub_r3-r3-r2 and_r1-r1-r3
cmp_r0-r1 orr_ls_r1-r0-r1 orr_hi_r1-r1-r2 orr_r2-r3-r1_lsl_i orr_r0-r2_i add_r1-r0-r2 add_r0-r1-r1_lsl_i	orr_r0-r3_i add_r1-r0-r3 add_r0-r1-r1_lsl_i
sub_r0-r1-r2_ror_i mov_r1-r0 sub_r3-r1-r3 mov_r2-r3 mov_r3-r2	sub_r0-r1-r2_ror_i sub_r3-r0-r3
tst_r0-r1 rsb_ne_r2-r3-r2 mov_r0-r1 add_r1-r2-r0 and_r2-r3-r1 sub_r0-r2_i	tst_r0-r1 rsb_ne_r2-r3-r2 add_r1-r2-r1 and_r2-r3-r1 sub_r0-r2_i
orr_r0-r1-r0_asr_i mov_r2-r0 sub_r2-r3-r2 orr_r3-r2-r3_lsl_i	orr_r0-r1-r0_asr_i sub_r2-r3-r0 orr_r3-r2-r3_lsl_i
mov_r0-r1 sub_r2-r3_i orr_r1-r2-r0 sub_r3-r2-r1_ror_i	sub_r2-r3_i orr_r1-r2-r1 sub_r3-r2-r1_ror_i
and_r0-r1-r2 mov_r1-r0 eor_r3-r0-r3_asr_i add_r0-r3-r1 orr_r0-r3-r0	and_r0-r1-r2 eor_r3-r0-r3_asr_i add_r0-r3-r0 orr_r0-r3-r0
and_r0-r1-r2_ror_i sub_r3-r0-r3 sub_r1-r3-r2 sub_r1-r2-r1 mvn_r0-r1	and_r0-r1-r2_ror_i sub_r3-r0-r3 rsb_r1-r3-r2_lsl_i mvn_r0-r1
mov_r0-r1 sub_r0-r2-r0 eor_r3-r2_i rsb_r1-r3-r0_lsl_i eor_r0-r2-r1	sub_r0-r2-r1 eor_r3-r2_i rsb_r1-r3-r0_lsl_i eor_r0-r2-r1
mov_r0-r1 rsb_r0-r1-r0_lsl_i rsb_r2-r0-r1_lsr_i eor_r0-r0-r2_asr_i	rsb_r0-r1-r1_lsl_i rsb_r2-r0-r1_lsr_i eor_r0-r0-r2_asr_i
tst_r0-r1 rsb_eq_r2-r2-r3_ror_i eor_eq_r2-r3-r1 and_r0-r1-r2	tst_r0-r1 eor_eq_r2-r3-r1 and_r0-r1-r2
orr_r0-r0-r1 rsb_r0-r2-r0_lsr_i add_r2-r2-r0 mvn_r0-r2	orr_r2-r0-r1 mvn_r0-r2_lsr_i
and_r0-r1-r2_lsl_i sub_r2-r0-r1 orr_r3-r1-r0 rsb_r3-r3-r2	and_r2-r1-r2_lsl_i sub_r2-r2-r1 sub_r3-r2-r1
and_r0-r0-r1 mvn_r2-r3 add_r0-r2-r0_lsr_i sub_r0-r0_i mvn_r2-r0	and_r0-r0-r1 mvn_r2-r3 add_r0-r2-r0_lsr_i sub_r2-r0-r0_lsl_i
cmp_r0-r1 and_lt_r2-r2-r3 mvn_lt_r2-r1 sub_r3-r1-r2 add_r2-r3-r0 and_r2-r2-r3	cmp_r0-r1 mvn_lt_r2-r1 sub_r3-r1-r2 add_r2-r3-r0 and_r2-r2-r3
sub_r0-r0-r1 mvn_r1-r0 sub_r2-r3-r0 sub_r2-r1-r2	mvn_r2-r3
sub_r0-r1_i eor_r2-r3_i add_r2-r2-r0 mov_r0-r2	sub_r0-r1_i eor_r2-r3_i add_r0-r0-r2
add_r0-r1-r0 eor_r0-r0-r1_asr_i mov_r2-r0 rsb_r1-r2-r0	sub_r1-r0-r0
tst_r0-r1 add_eq_r1-r0-r2 sub_eq_r1-r3-r1_lsl_i eor_r0-r1-r2_ror_i sub_r1-r0-r2 sub_r0-r1-r2 mov_r1-r0	eor_r3-r3-r0_lsl_i tst_r0-r1 eor_eq_r1-r3-r2_lsl_i eor_r0-r1-r2_ror_i sub_r0-r0-r2 sub_r1-r0-r2
cmp_r0_i mov_cs_r0_i rsb_r1-r2-r0_asr_i mov_r2-r1	rsb_r2-r2_i
sub_r0-r1-r2 add_r3-r2-r0 mov_r2-r3 eor_r0-r2-r3	rsb_r0-r2-r2
rsb_r0-r0-r1 add_r2-r0-r0 eor_r3-r2-r1 mov_r2-r3	rsb_r0-r0-r1 add_r2-r0-r0 eor_r2-r1-r2
tst_r0-r1 rsb_eq_r2-r0-r3_lsr_i add_eq_r2-r3-r3 rsb_r2-r3-r2_lsr_i add_r3-r2-r3 and_r1-r3-r2	tst_r0-r1 add_eq_r2-r3-r3 rsb_r2-r3-r2_lsr_i add_r3-r2-r3 and_r1-r3-r2
mov_r0-r1 add_r1-r0-r2_lsr_i mvn_r2-r1 orr_r0-r2_i	add_r1-r1-r2_lsr_i mvn_r2-r1 orr_r0-r2_i
rsb_r0-r1-r2 mov_r1-r0 sub_r2-r2-r0 orr_r3-r1-r2 add_r3-r3-r3	rsb_r0-r1-r2 orr_r3-r0-r1 add_r3-r3-r3
mvn_r0-r1 eor_r2-r0_i mvn_r0-r2 rsb_r1-r2-r0_lsl_i add_r2-r1_i	mvn_r0-r1 eor_r2-r0_i rsb_r1-r2-r0_lsl_i add_r2-r1_i
and_r0-r1-r2 sub_r1-r2_i mov_r2-r1 sub_r2-r2-r0_asr_i	and_r0-r1-r2 sub_r1-r2_i sub_r2-r1-r0_asr_i
add_r0-r1-r1 and_r2-r3-r1 sub_r3-r2-r0 rsb_r0-r0-r3_lsl_i	add_r0-r1-r1 and_r2-r3-r1 rsb_r0-r0-r2_lsl_i
add_r0-r1-r2 mov_r3-r0 add_r0-r1-r0 sub_r2-r3-r0	rsb_r2-r1_i
sub_r0-r1-r2 sub_r0-r0-r2 add_r0-r0-r1 rsb_r1-r2-r0	rsb_r0-r2-r1 rsb_r1-r2-r0_lsl_i
mov_r0-r1 add_r2-r3-r0 add_r3-r0-r2 rsb_r0-r3_i	add_r2-r3-r1 add_r3-r1-r2 rsb_r0-r3_i
rsb_r0-r1-r2_lsl_i rsb_r1-r0-r2_lsl_i mvn_r2-r1 add_r3-r2-r3 mov_r0-r3	rsb_r0-r1-r2_lsl_i rsb_r1-r0-r2_lsl_i mvn_r2-r1 add_r0-r2-r3
mov_r0-r1 rsb_r1-r1-r0 mov_r0-r1 mov_r2-r0	mov_r2_i
rsb_r0-r1-r2_ror_i rsb_r2-r0-r1_lsl_i rsb_r1-r3-r2 add_r0-r1-r2	rsb_r0-r1-r2_ror_i rsb_r2-r0-r1_lsl_i rsb_r0-r3-r2_lsl_i
orr_r0-r1_i orr_r0-r1-r0 sub_r1-r0-r2_asr_i rsb_r1-r1-r3	orr_r0-r1_i sub_r1-r0-r2_asr_i rsb_r1-r1-r3
sub_r0-r1_i rsb_r2-r1-r0 add_r1-r0-r2 and_r0-r1-r0	sub_r0-r1_i sub_r1-r0_i and_r0-r1-r0
and_r0-r0-r1 sub_r1-r2-r0 mvn_r0-r1 and_r0-r0-r1 sub_r1-r0_i	unk
eor_r0-r1-r2 orr_r0-r2-r0 add_r3-r3-r0_ror_i add_r0-r1-r0 sub_r3-r3-r0	orr_r0-r1-r2 add_r3-r3-r0_ror_i add_r0-r1-r0 sub_r3-r3-r0
tst_r0-r1 rsb_eq_r2-r0-r1 rsb_r3-r2-r1 rsb_r2-r3-r1	tst_r0-r1 rsb_cs_r2-r0-r1
sub_r0-r1_i rsb_r2-r3-r0 sub_r1-r3-r2 add_r3-r2-r1 rsb_r2-r3-r2_asr_i	sub_r0-r1_i rsb_r2-r3-r0 rsb_r2-r3-r2_asr_i
mvn_r0-r1 mov_r2-r0_ror_i and_r1-r2-r0_ror_i mov_r2-r1	mvn_r0-r1 mov_r2-r0_ror_i bic_r2-r2-r1_ror_i
cmp_r0_i rsb_ls_r1-r2-r3_lsr_i mov_eq_r1-r3_lsr_i orr_r1-r0-r1 orr_r3-r0-r1 eor_r2-r1-r3	eor_r2-r3-r3
sub_r0-r1_i mvn_r2-r3 rsb_r2-r2-r0_asr_i sub_r0-r2-r3_ror_i rsb_r2-r0-r3	sub_r1-r1_i mov_r2-r1_asr_i sub_r0-r2-r3_ror_i mvn_r2-r0
rsb_r0-r1-r2_asr_i sub_r0-r0-r1 mvn_r2-r0 and_r2-r0-r2 mov_r1-r2	bic_r1-r0-r0
and_r0-r0-r1 and_r2-r1-r0 sub_r2-r2-r1 rsb_r0-r2-r1	and_r2-r1-r0 sub_r2-r2-r1 rsb_r0-r2-r1
mov_r0-r1 rsb_r2-r0-r3_lsr_i mvn_r0-r2 rsb_r1-r2-r0 add_r0-r1-r1	rsb_r2-r1-r3_lsr_i mvn_r1-r2_lsl_i add_r0-r1-r1
rsb_r0-r1-r0 rsb_r2-r0-r3_lsl_i rsb_r3-r2-r3_ror_i mvn_r1-r3	rsb_r0-r1-r0 add_r3-r0-r3_lsr_i mvn_r1-r3
eor_r0-r0-r1_ror_i rsb_r0-r2-r0_ror_i add_r2-r0-r0 add_r2-r2-r2 mov_r3-r2	eor_r0-r0-r1_ror_i rsb_r0-r2-r0_ror_i add_r3-r0-r0_lsl_i add_r3-r0-r3
rsb_r0-r0_i mov_r1-r0 add_r2-r1-r1 rsb_r0-r1-r2_asr_i	rsb_r0-r0_i add_r2-r0-r0 rsb_r0-r0-r2_asr_i
tst_r0-r1 sub_eq_r2-r3-r1 sub_r2-r3-r2_asr_i rsb_r3-r1-r2_lsl_i add_r0-r3-r3	tst_r0-r1 mvn_ne_r2-r3_lsr_i rsb_r3-r1-r2_lsl_i add_r0-r3-r3
cmp_r0-r1 sub_ge_r0-r0-r2 mvn_r3-r0 and_r2-r3-r0	bic_r2-r3-r3
rsb_r0-r1-r2 eor_r1-r0-r1 mov_r2-r1 mvn_r0-r2	rsb_r0-r1-r2 eor_r1-r0-r1 mvn_r0-r1
orr_r0-r0-r1 rsb_r2-r0-r2_ror_i sub_r1-r2-r1_lsr_i rsb_r3-r1-r2_lsl_i	orr_r0-r0-r1 rsb_r2-r0-r2_ror_i add_r3-r2-r1_lsr_i
tst_r0-r1 rsb_eq_r2-r3-r2_lsl_i add_eq_r2-r1-r3 rsb_r1-r2-r3_ror_i sub_r0-r1-r0_lsl_i	tst_r0-r1 add_ge_r2-r1-r3 rsb_r1-r2-r3_ror_i sub_r0-r1-r0_lsl_i
add_r0-r1-r2 sub_r3-r0-r3 mov_r0-r3 eor_r0-r0-r3	eor_r0-r3-r3
eor_r0-r1-r2 eor_r3-r2-r0 and_r1-r1-r3_ror_i mov_r0-r1 sub_r3-r0-r3	eor_r0-r1-r2 eor_r3-r2-r0 and_r1-r1-r3_ror_i sub_r3-r1-r3
orr_r0-r1-r2 rsb_r2-r1-r0_lsr_i mov_r0-r2 mvn_r2-r0	orr_r2-r2-r1 rsb_r2-r1-r2_lsr_i mvn_r2-r2
orr_r0-r1-r0 add_r2-r0-r0_lsr_i add_r0-r2-r2 mvn_r1-r0	orr_r0-r1-r0 add_r2-r0-r0_lsr_i mvn_r1-r2_lsl_i
add_r0-r1-r2 mov_r3-r2 orr_r3-r3-r0 rsb_r0-r3-r0_asr_i	add_r0-r1-r2 orr_r3-r2-r0 rsb_r0-r3-r0_asr_i
tst_r0_i rsb_ne_r1-r2-r0 mvn_r0-r1 orr_r0-r1-r0	mvn_r0_i
eor_r0-r0-r1 eor_r1-r2_i rsb_r2-r0_i and_r0-r1-r2 sub_r3-r1-r0	eor_r0-r0-r1 eor_r1-r2_i rsb_r2-r0_i bic_r3-r1-r2
mov_r0-r1 mvn_r2-r0 mov_r0-r2 rsb_r3-r0-r1_asr_i	mvn_r0-r1 rsb_r3-r0-r1_asr_i
eor_r0-r1-r0 orr_r2-r3-r0 mov_r1-r2 add_r0-r2-r3 orr_r0-r1-r0	eor_r0-r1-r0 orr_r2-r3-r0 add_r0-r2-r3 orr_r0-r2-r0
cmp_r0_i sub_cc_r1-r1-r0_asr_i sub_cs_r1-r0-r2_lsr_i orr_r0-r1-r2_ror_i rsb_r2-r0-r1_lsl_i add_r2-r2-r1	cmp_r0_i sub_cs_r1-r0-r2_lsr_i orr_r0-r1-r2_ror_i rsb_r2-r0-r1_lsl_i add_r2-r2-r1
mov_r0-r1 mov_r1-r0 rsb_r2-r3-r1_lsr_i add_r1-r2-r0 add_r0-r1-r0_asr_i	mov_r0-r1 rsb_r2-r3-r1_lsr_i add_r1-r2-r0 add_r0-r1-r0_asr_i
tst_r0-r1 add_eq_r2-r3-r1 orr_r0-r2-r3 and_r2-r2-r0 sub_r1-r2-r0	tst_r0-r1 add_eq_r2-r3-r1 orr_r0-r2-r3 sub_r1-r2-r0
cmp_r0-r1 mvn_eq_r0-r2 add_r3-r0-r1 rsb_r3-r3-r0 and_r0-r3_i	and_r0-r1_i
add_r0-r1-r2 add_r3-r0-r1 rsb_r0-r1-r0 sub_r2-r0_i add_r3-r3-r2	add_r0-r1-r2 add_r3-r0-r1 sub_r2-r2_i add_r3-r3-r2
tst_r0-r1 mvn_ne_r0-r1 mvn_eq_r0-r2 mov_r3-r1 eor_r0-r3-r0	tst_r1-r0 mvn_ne_r0-r1 mvn_eq_r0-r2 eor_r0-r1-r0
rsb_r0-r1-r2_lsl_i sub_r3-r3-r0 rsb_r2-r0-r3 rsb_r0-r2-r0_lsl_i	rsb_r0-r1-r2_lsl_i sub_r2-r3-r0_lsl_i rsb_r0-r2-r0_lsl_i
sub_r0-r0-r1 mov_r2-r3 orr_r0-r0_i sub_r3-r0-r2_asr_i	sub_r0-r0-r1 orr_r2-r0_i sub_r3-r2-r3_asr_i
mvn_r0-r1 and_r2-r0_i mov_r1-r2 eor_r1-r1-r2	sub_r1-r2-r2
and_r0-r1-r2 eor_r2-r1-r0 rsb_r1-r2-r1 sub_r1-r1-r0	and_r0-r1-r2 orr_r1-r0-r0 sub_r1-r1-r0
add_r0-r0-r1 rsb_r0-r0-r2 add_r0-r0-r3 mov_r1-r0	add_r0-r0-r1 rsb_r0-r0-r2 add_r1-r0-r3
mov_r0-r1 tst_r2_i rsb_ne_r3-r2-r0 sub_r3-r3_i	tst_r2_i rsb_ne_r3-r2-r1 sub_r3-r3_i
cmp_r0_i mvn_cc_r1-r0 mvn_cs_r1-r0 sub_r1-r2-r1_asr_i	mvn_r1-r0 sub_r1-r2-r1_asr_i
sub_r0-r1-r0 cmp_r0_i mov_eq_r0_i mvn_r2-r0	sub_r0-r1-r0 mvn_r2-r0
rsb_r0-r1-r2_asr_i mvn_r3-r0 mvn_r0-r3 sub_r2-r0-r3	rsb_r0-r1-r2_asr_i mvn_r3-r0 sub_r2-r0-r3
orr_r0-r1-r2 orr_r2-r1-r2 mvn_r3-r0 and_r2-r2-r3 and_r3-r3-r2	mov_r3_i
orr_r0-r1-r2_lsr_i rsb_r3-r0-r2_lsr_i eor_r2-r3-r0 eor_r3-r2-r3	orr_r3-r1-r2_lsr_i
sub_r0-r0-r1 mvn_r2-r0 sub_r1-r2-r1_ror_i rsb_r1-r2-r1	sub_r1-r2-r1_ror_i rsb_r1-r2-r1
tst_r0_i add_ne_r0-r1-r0_lsl_i add_eq_r0-r2-r3 mov_r3-r0 mov_r1-r3 eor_r2-r1-r3	eor_r2-r1-r1
orr_r0-r0-r1 and_r2-r1-r0 add_r0-r2-r2_lsr_i sub_r2-r0-r1_ror_i rsb_r2-r0-r2	sub_r2-r0-r1_ror_i rsb_r2-r0-r2
mvn_r0-r1 orr_r2-r0-r2 and_r3-r2-r0_ror_i orr_r3-r0-r3	mvn_r0-r1 and_r3-r2-r0_ror_i orr_r3-r0-r3
rsb_r0-r1-r0_lsl_i orr_r2-r0-r2_asr_i add_r0-r2-r0 rsb_r1-r3-r0_lsl_i and_r3-r1-r3_lsr_i	rsb_r1-r3-r3_lsl_i and_r3-r1-r3_lsr_i
sub_r0-r1-r0 cmp_r0_i add_ge_r1-r0-r1 sub_r2-r1-r0	sub_r0-r1-r0 mvn_r2-r0_asr_i sub_r2-r1-r0_lsl-r2
cmp_r0-r1 mov_eq_r2_i orr_r1-r3-r2 eor_r0-r1-r2 mov_r1-r0 rsb_r1-r1_i	cmp_r0-r1 mov_eq_r2_i orr_r1-r3-r2 eor_r0-r1-r2 rsb_r1-r0_i
rsb_r0-r0-r1_lsl_i sub_r2-r0-r1 mvn_r1-r2 mvn_r3-r2 add_r3-r3-r1_lsl_i	sub_r2-r0_i add_r3-r1-r2 sub_r3-r3-r2_lsl_i
orr_r0-r1-r0 rsb_r2-r2-r0_lsl_i rsb_r0-r2-r1 add_r1-r1-r0 sub_r0-r1-r2	rsb_r2-r2-r2_lsl_i sub_r0-r1-r2 add_r0-r0-r0
sub_r0-r0-r1_ror_i add_r2-r0-r3_lsl_i sub_r0-r0-r2 orr_r2-r3-r0 rsb_r3-r0-r2_ror_i	add_r2-r0-r3_lsl_i sub_r0-r0-r2 orr_r2-r3-r0 rsb_r3-r0-r2_ror_i
sub_r0-r1-r2 sub_r2-r2-r0 sub_r1-r0-r2 add_r0-r1-r1_lsl_i	rsb_r0-r2-r1_lsl_i sub_r1-r0-r0_lsl_i sub_r0-r1-r2_lsl_i
add_r0-r1-r2 add_r1-r0-r2 mov_r2-r1_lsr_i eor_r1-r1-r2_lsl_i	mov_r2-r1_asr_i eor_r1-r1-r2_lsl_i
mov_r0-r1 rsb_r2-r0-r3_asr_i eor_r3-r0-r2_lsr_i and_r3-r3_i	rsb_r2-r1-r3_ror_i eor_r3-r1-r2_ror_i and_r3-r3_i
tst_r0_i add_eq_r0-r1-r1 mvn_r1-r0 mov_r2-r0 and_r1-r2-r1	mov_r1_i
sub_r0-r0-r1 sub_r1-r2-r0 orr_r1-r1-r3_asr_i mov_r0-r1	sub_r0-r0-r1 sub_r1-r2-r0 orr_r0-r1-r3_asr_i
rsb_r0-r0-r1_lsr_i orr_r1-r1-r2 orr_r2-r0-r1_lsl_i orr_r0-r2-r1_lsr_i add_r0-r0-r0_ror_i	rsb_r0-r0-r1_lsr_i orr_r1-r1-r2 orr_r0-r0-r1_ror_i add_r0-r0-r0_ror_i
sub_r0-r1-r0 sub_r2-r0-r3 mov_r0-r2 sub_r0-r0-r2_ror_i orr_r1-r3-r0	sub_r0-r1-r0 sub_r2-r0-r3 sub_r0-r2-r2_ror_i orr_r1-r3-r0
mvn_r0-r1 rsb_r2-r0_i add_r3-r0-r2 sub_r2-r3-r0 rsb_r1-r3-r2_asr_i	mvn_r0-r1 rsb_r2-r0_i add_r3-r0-r2 rsb_r1-r3-r2_asr_i
rsb_r0-r1-r0 orr_r0-r1-r0_asr_i sub_r2-r1-r0 orr_r2-r2-r1	sub_r0-r0-r1 add_r2-r1-r0_lsr_i orr_r2-r2-r1
mov_r0-r1 sub_r2-r3-r0 sub_r3-r2-r1 mvn_r2-r3	sub_r2-r3-r1 sub_r3-r2-r1 mvn_r2-r3
cmp_r0-r1 rsb_lt_r2-r2-r0 rsb_ge_r2-r2-r0_lsl_i eor_r3-r2-r1 orr_r2-r2-r3	cmp_r0-r1 rsb_ge_r2-r2-r0_lsl_i rsb_lt_r2-r2-r0 orr_r2-r2-r1
sub_r0-r1-r0 rsb_r0-r0-r2 rsb_r0-r2-r0_lsr_i sub_r3-r2-r0 rsb_r2-r1-r3_lsl_i	sub_r0-r1-r0 rsb_r0-r0-r2 rsb_r3-r1-r0_asr_i sub_r2-r3-r0_lsr_i
mvn_r0-r1 and_r2-r2_i eor_r1-r0-r2 mvn_r2-r1 eor_r3-r1-r2	mvn_r3_i
sub_r0-r1-r2_lsr_i cmp_r1-r0 mvn_lt_r0-r1 sub_r0-r0-r2	sub_r0-r1-r2_lsr_i sub_r0-r0-r2
mov_r0-r1 mvn_r2-r0 rsb_r3-r2-r0_lsl_i mvn_r0-r3	mvn_r2-r1 rsb_r0-r1-r2_lsl_i
add_r0-r1-r1 add_r2-r3-r2_lsl_i add_r1-r0-r2_ror_i mvn_r3-r1 mov_r2-r3	add_r0-r1-r1 add_r2-r3-r2_lsl_i add_r1-r0-r2_ror_i mvn_r2-r1
add_r0-r1-r1 orr_r2-r3-r0 sub_r3-r0-r2 add_r3-r2-r3	add_r3-r1-r1
mvn_r0-r1 sub_r2-r2-r0 add_r1-r1-r1 add_r0-r0-r2 rsb_r0-r1-r0_lsl_i	add_r1-r1-r1 rsb_r0-r1-r2_lsl_i
rsb_r0-r0-r1 sub_r1-r2_i rsb_r0-r1-r0_lsl_i mov_r3-r0	rsb_r0-r0-r1 sub_r3-r2-r0_lsl_i rsb_r3-r3_i
orr_r0-r0-r1 sub_r2-r0-r2_lsr_i eor_r1-r1-r0 sub_r3-r2-r1 eor_r2-r3_i	sub_r3-r1-r2_lsr_i eor_r2-r3_i
eor_r0-r0-r1 mov_r1-r0 mov_r2-r1_ror_i rsb_r1-r2-r0_asr_i add_r2-r1-r0	eor_r0-r0-r1 ror_r2-r0_i rsb_r1-r2-r0_asr_i add_r2-r1-r0
eor_r0-r1-r0_lsr_i add_r2-r0-r2_asr_i eor_r2-r2-r1 orr_r2-r0-r2 mov_r1-r2	eor_r0-r1-r0_lsr_i add_r2-r0-r2_asr_i eor_r2-r2-r1 orr_r1-r2-r0
rsb_r0-r1-r0 and_r0-r0-r2_lsl_i add_r2-r3-r1 mov_r1-r2_ror_i rsb_r0-r0-r1_ror_i	rsb_r0-r1-r0 and_r0-r0-r2_lsl_i add_r2-r3-r1 rsb_r0-r0-r2
rsb_r0-r1-r0 mov_r2-r0 add_r0-r2-r2 add_r2-r2-r0	rsb_r0-r1-r0 add_r2-r0-r0 add_r2-r2-r0
tst_r0-r1 mov_ne_r1_i mov_eq_r1-r2 orr_r0-r2-r1_ror_i and_r0-r2-r0	sub_r0-r2_i
add_r0-r1_i mvn_r1-r0 mvn_r2-r1 mov_r0-r2	add_r0-r1_i
sub_r0-r1-r2 mov_r2-r0 mvn_r0-r2 add_r2-r3-r0	sub_r0-r1-r2 mvn_r0-r0 add_r2-r3-r0
cmp_r0-r1 mov_ne_r2-r1_ror_i mov_eq_r2-r1 orr_r1-r0-r2 add_r2-r1-r1	cmp_r0-r1 mov_ne_r2-r1_ror_i orr_ne_r1-r0-r2 add_r2-r1-r1
cmp_r0-r1 sub_hi_r1-r0-r2 orr_r0-r2-r1_lsr_i eor_r3-r1-r0_asr_i	cmp_r0-r1 sub_hi_r1-r0-r2 eor_r3-r1-r2_asr_i
add_r0-r1-r2_ror_i rsb_r3-r0-r3_asr_i mvn_r1-r0 sub_r3-r3-r1	mvn_r0_i rsb_r3-r0-r3_asr_i
mov_r0-r1 add_r2-r0-r0 mov_r3-r2 rsb_r1-r3_i sub_r0-r1-r0_asr_i	mov_r0-r1 add_r2-r1-r1 rsb_r1-r2_i sub_r0-r1-r0_asr_i
mov_r0-r1 add_r2-r3-r0_asr_i eor_r2-r2-r3 add_r3-r1-r1_ror_i eor_r2-r2-r3_lsr_i	add_r2-r3-r1_asr_i eor_r2-r2-r3 add_r3-r1-r1_ror_i eor_r2-r2-r3_lsr_i
add_r0-r1-r1_asr_i sub_r2-r1-r3 eor_r2-r2-r1 add_r3-r0-r2_ror_i mov_r1-r3	add_r0-r1-r1_asr_i sub_r2-r1-r3 eor_r2-r2-r1 add_r1-r0-r2_ror_i
and_r0-r1-r2 sub_r2-r0-r1_lsr_i sub_r2-r2-r1_lsl_i mov_r0-r2 rsb_r3-r1-r0_lsl_i	and_r0-r1-r2 rsb_r0-r0-r1_asr_i rsb_r3-r1-r0_lsl_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 sub_r3-r2-r3_lsl_i	mvn_r2-r1 sub_r3-r2-r3_lsl_i
tst_r0_i sub_eq_r1-r2_i add_r0-r1-r1_lsr_i mov_r2-r0 eor_r0-r2_i	tst_r0_i sub_ls_r1-r2_i add_r0-r1-r1_lsr_i eor_r0-r0_i
sub_r0-r1-r0_lsr_i and_r2-r1-r0_lsl_i sub_r2-r0-r2_lsl_i add_r3-r0-r2 add_r0-r3-r2	sub_r0-r1-r0_lsr_i add_r0-r0-r0_lsl_i
tst_r0_i rsb_eq_r1-r1-r0 orr_r2-r3-r1_lsl_i orr_r1-r3-r2_ror_i add_r1-r1_i	rsb_r1-r1_i orr_r2-r3-r1_lsl_i orr_r1-r3-r2_ror_i add_r1-r1_i
mov_r0-r1 sub_r1-r0-r2 sub_r1-r0-r1 sub_r2-r0-r1_ror_i add_r1-r1-r2	add_r1-r1-r2 sub_r1-r1-r2_ror_i
tst_r0-r1 rsb_eq_r1-r2-r0_ror_i mvn_r0-r1 eor_r2-r1-r0	mvn_r2_i
add_r0-r1-r2 add_r1-r2-r0 mvn_r2-r1 sub_r1-r1-r2	add_r1-r1-r2_lsl_i mvn_r2-r1 sub_r1-r1-r2
orr_r0-r0_i mvn_r1-r0 mov_r0-r1 rsb_r2-r0-r1_lsl_i sub_r3-r2_i	orr_r3-r0_i
orr_r0-r1-r2_ror_i mvn_r1-r0 and_r0-r3-r1 mvn_r2-r0 add_r2-r2-r0_lsr_i	orr_r0-r1-r2_ror_i bic_r0-r3-r0 mvn_r2-r0 add_r2-r2-r0_lsr_i
tst_r0_i add_ne_r1-r2-r0_ror_i orr_r0-r3-r1_ror_i orr_r0-r0-r3 orr_r1-r0-r2	tst_r0_i add_ne_r1-r2-r0_ror_i orr_r0-r3-r1_ror_i orr_r1-r0-r2
tst_r0_i add_ne_r0-r0-r1_ror_i orr_r0-r2-r0 eor_r1-r0_i and_r3-r1-r2	tst_r0_i orr_r0-r2-r0 eor_r1-r0_i and_r3-r1-r2
tst_r0-r1 sub_eq_r2-r2-r1 mov_r3-r2 orr_r1-r3_i	tst_r0-r1 sub_eq_r2-r2-r1 orr_r1-r2_i
orr_r0-r1-r2_lsl_i orr_r1-r0-r1 rsb_r3-r0-r3_lsl_i rsb_r3-r3-r1_asr_i	orr_r0-r1-r2_lsl_i rsb_r3-r0-r3_lsl_i rsb_r3-r3-r0_asr_i
tst_r0-r1 sub_ne_r2-r1-r3_lsl_i rsb_r0-r2-r1_lsr_i add_r3-r0_i sub_r2-r3_i	tst_r0-r1 sub_ne_r2-r1-r3_lsl_i rsb_r2-r2-r1_lsr_i
add_r0-r1-r0 and_r1-r0-r1_lsl_i sub_r2-r3-r1 orr_r3-r0-r2	add_r0-r1-r0 orr_r3-r0-r3
eor_r0-r0-r1_lsl_i rsb_r0-r2-r0_lsl_i add_r2-r0-r1 sub_r3-r2-r1 orr_r0-r1-r3	rsb_r0-r2-r0_lsl_i orr_r0-r1-r0
orr_r0-r1-r2 sub_r2-r0-r3 sub_r0-r3-r2 sub_r3-r3-r0_asr_i	orr_r0-r1-r2 rsb_r0-r0-r3_lsl_i sub_r3-r3-r0_asr_i
cmp_r0_i sub_lt_r1-r2-r1_lsr_i sub_ge_r1-r1-r0_lsr_i add_r2-r1-r1	cmp_r0_i sub_lt_r1-r2-r1_asr_i add_r2-r1-r1
cmp_r0_i mov_hi_r0_i sub_r1-r2-r0_lsr_i orr_r0-r1-r2	sub_r0-r2_i
and_r0-r1-r2_lsr_i add_r3-r0-r0_asr_i sub_r2-r3-r1 add_r0-r1-r2	and_r0-r1-r2_lsr_i
rsb_r0-r1-r2 add_r2-r1-r1_lsl_i and_r1-r2_i rsb_r1-r0-r1	sub_r0-r1-r1_ror_i rsb_r1-r2-r0_lsl_i
mvn_r0-r1 sub_r0-r2-r0 eor_r0-r0-r1 mov_r3-r0	mvn_r0-r1 sub_r0-r2-r0 eor_r3-r0-r1
and_r0-r1-r0_ror_i eor_r2-r3-r0 rsb_r1-r2-r1_ror_i mov_r0-r1	and_r0-r1-r0_ror_i eor_r2-r3-r0 rsb_r0-r2-r1_ror_i
sub_r0-r1-r0 mov_r1-r0 mov_r2-r1 mov_r0-r2	sub_r0-r1-r0
and_r0-r1-r2_lsr_i orr_r0-r3-r0 eor_r0-r0-r3 mov_r2-r0	and_r0-r1-r2_lsr_i bic_r2-r0-r3
sub_r0-r1-r2 mvn_r3-r0 mov_r1-r0 sub_r0-r1-r3_asr_i sub_r2-r0-r1	sub_r0-r1-r2 asr_r3-r0_i add_r2-r3_i
cmp_r0_i rsb_ne_r1-r1-r0_lsl_i add_r2-r1-r2 sub_r3-r2-r1_lsr_i mov_r2-r3	cmp_r0_i rsb_ne_r1-r1-r0_lsl_i sub_r3-r2-r1_lsr_i add_r2-r3-r1
and_r0-r1-r0_lsr_i and_r2-r3_i eor_r3-r0-r2 orr_r2-r2-r3	and_r0-r1-r0_lsr_i and_r2-r3_i orr_r2-r0-r2
add_r0-r1-r1 mov_r2-r3 add_r3-r2-r0 add_r0-r3_i	add_r0-r1-r1 add_r3-r3-r0 add_r0-r3_i
sub_r0-r1-r2 mov_r1-r3 eor_r1-r1-r0_ror_i sub_r1-r2-r1	sub_r0-r1-r2 eor_r1-r3-r0_ror_i sub_r1-r2-r1
mvn_r0-r1 tst_r1-r0 eor_eq_r2-r2-r1_asr_i mov_r0-r2	eor_r2-r2-r1_asr_i mov_r0-r2
orr_r0-r1-r0 add_r1-r0_i mvn_r2-r1 mvn_r1-r2	orr_r0-r1-r0 add_r1-r0_i
eor_r0-r1-r2_asr_i mvn_r2-r3 eor_r1-r2-r0_asr_i eor_r2-r3-r1	eor_r0-r1-r2_asr_i mvn_r2-r0_asr_i
mov_r0-r1 sub_r1-r0-r2 and_r1-r1-r3_asr_i rsb_r2-r1_i	sub_r1-r1-r2 and_r1-r1-r3_asr_i rsb_r2-r1_i
eor_r0-r1-r0 sub_r1-r2_i rsb_r3-r0-r1 mov_r1-r3	eor_r0-r1-r0 sub_r1-r2_i sub_r1-r1-r0
add_r0-r1-r1 add_r2-r0-r2_lsl_i eor_r1-r0-r2 mvn_r0-r1	add_r2-r0-r2_lsl_i eor_r1-r0-r2 mvn_r0-r1
eor_r0-r1-r2_asr_i add_r3-r0-r2 mov_r0-r3 rsb_r1-r2-r0_ror_i mov_r0-r1	eor_r0-r1-r2_asr_i add_r3-r0-r2 rsb_r0-r2-r3_ror_i
rsb_r0-r1-r2_lsr_i sub_r1-r0-r1_lsl_i mov_r0-r1 and_r3-r0-r2	rsb_r0-r1-r2_lsr_i sub_r0-r0-r1_lsl_i and_r3-r0-r2
cmp_r0_i sub_ge_r1-r2-r3_lsl_i sub_r2-r1-r3 sub_r2-r2-r3_lsr_i mov_r0-r2 mvn_r2-r0	cmp_r0_i sub_ge_r1-r2-r3_lsl_i sub_r2-r1-r3 sub_r2-r2-r3_lsr_i mvn_r2-r2
orr_r0-r1-r2 sub_r0-r3-r0_lsr_i mov_r2-r0 add_r0-r2-r2	orr_r0-r1-r2 sub_r0-r3-r0_lsr_i add_r0-r0-r0
add_r0-r1-r0 eor_r1-r2-r0 eor_r0-r0-r1 eor_r1-r3-r0 and_r1-r0-r1	bic_r1-r2-r3
mvn_r0-r1 rsb_r1-r2-r0 add_r1-r1-r0 add_r2-r1-r1	mvn_r0-r1 rsb_r1-r2-r0_lsl_i add_r2-r1-r1
add_r0-r0-r1 mvn_r2-r0 mov_r1-r2 sub_r1-r1-r2_ror_i	add_r0-r0-r1 rsb_r1-r0-r0_ror_i
cmp_r0-r1 rsb_cc_r1-r1-r0 mvn_r0-r1 orr_r1-r2-r0 orr_r2-r1-r0 rsb_r2-r2-r1_lsr_i	cmp_r0-r1 rsb_cc_r1-r1-r0 mvn_r0-r1 orr_r1-r2-r0 rsb_r2-r1-r1_lsr_i
tst_r0-r1 rsb_eq_r2-r1-r2_asr_i rsb_r1-r2-r1_lsl_i mvn_r3-r1 and_r2-r3-r1	mov_r2_i
tst_r0-r1 mov_eq_r1-r2_lsr_i rsb_r2-r1-r2_lsr_i sub_r0-r1-r3 add_r0-r0-r2	tst_r0-r1 rsb_r0-r3-r2_lsr_i
eor_r0-r1-r0 sub_r0-r0-r1_lsr_i mov_r2-r0 and_r1-r0-r2	eor_r0-r1-r0 sub_r1-r0-r1_lsr_i
sub_r0-r1-r2 sub_r0-r1-r0 mvn_r1-r0 add_r3-r0-r1 sub_r1-r0-r3_lsr_i	sub_r1-r2_i
mvn_r0-r1 add_r2-r0_i rsb_r0-r1-r2_ror_i sub_r2-r2-r0 rsb_r1-r2-r3_asr_i	rsb_r2-r1_i mov_r0-r2_ror_i add_r1-r0-r3_asr_i
add_r0-r1_i orr_r0-r2-r0_asr_i eor_r2-r1-r0 mvn_r1-r2 mov_r3-r1	add_r0-r1_i orr_r0-r2-r0_asr_i eor_r2-r0-r1 mvn_r3-r2
mvn_r0-r1 sub_r2-r0-r2 mvn_r3-r0 add_r2-r3-r2	sub_r2-r0-r2 mvn_r3-r0 add_r2-r3-r2
add_r0-r1-r2 mov_r3-r0 eor_r2-r2-r1_ror_i add_r1-r2-r3 rsb_r2-r3-r1_asr_i	add_r0-r1-r2 eor_r2-r2-r1_ror_i add_r1-r2-r0 rsb_r2-r0-r1_asr_i
sub_r0-r1-r2 add_r0-r2-r0 eor_r1-r0-r1 and_r0-r2-r1	eor_r0-r1-r1
orr_r0-r1-r2_ror_i orr_r2-r2-r3_lsr_i rsb_r1-r3-r2 and_r2-r0-r1 and_r0-r2-r1	orr_r0-r1-r2_ror_i orr_r2-r2-r3_lsr_i rsb_r1-r3-r2 and_r0-r0-r1
sub_r0-r0-r1 rsb_r2-r0-r2_ror_i mvn_r1-r2 mov_r0-r2 and_r1-r1-r0	mov_r1_i
add_r0-r1-r2 add_r1-r0-r3 sub_r3-r1-r3 eor_r3-r3-r0	eor_r3-r3-r3
eor_r0-r1-r2 add_r1-r3-r0 orr_r2-r1-r3 rsb_r0-r2-r0_lsl_i and_r0-r0_i	eor_r0-r1-r2 add_r1-r3-r0 orr_r2-r1-r3 and_r0-r2_i
and_r0-r1-r2 and_r3-r1-r0 eor_r3-r0-r3 eor_r1-r3-r0	and_r1-r1-r2
mov_r0-r1 add_r2-r0-r0 add_r0-r0-r0 eor_r1-r2-r0	mov_r1_i
add_r0-r1-r2_lsl_i and_r2-r0-r2 add_r1-r3-r2_lsl_i add_r2-r1-r1_lsr_i add_r3-r3-r2	and_r2-r1-r2 add_r1-r3-r2_lsl_i add_r2-r1-r1_lsr_i add_r3-r3-r2
and_r0-r1-r0 rsb_r2-r0-r1_lsl_i rsb_r2-r2-r3 mov_r1-r2	and_r0-r1-r0 rsb_r2-r0-r1_lsl_i sub_r1-r3-r2
cmp_r0_i mvn_ls_r1-r0 mvn_hi_r1-r0 add_r0-r1-r2 add_r2-r0-r0	sub_r1-r2_i sub_r0-r1-r0 add_r2-r0-r0
tst_r0-r1 mvn_ne_r0-r2 mvn_r1-r2 eor_r3-r1-r0 eor_r3-r0-r3 sub_r3-r1-r3_ror_i	rsb_r3-r2-r2_ror_i
and_r0-r1-r2 orr_r1-r0-r1 orr_r3-r0-r1 orr_r0-r2-r3_asr_i rsb_r0-r0-r1	orr_r0-r2-r1_asr_i rsb_r0-r0-r1
add_r0-r1-r1 add_r2-r0-r2 mov_r3-r2 orr_r1-r3_i	add_r0-r1-r1 add_r2-r0-r2 orr_r1-r2_i
add_r0-r1-r1 cmp_r0-r1 and_ne_r1-r2-r0 add_r3-r1-r0	add_r0-r1-r1 and_ne_r1-r2-r0 add_r3-r1-r0
rsb_r0-r1-r2 add_r2-r0-r0 and_r3-r2-r0_asr_i sub_r1-r2-r3_lsl_i	rsb_r0-r1-r2 add_r2-r0-r0 bic_r1-r2-r3_lsr_i
cmp_r0-r1 sub_ge_r0-r0-r1_ror_i mvn_r1-r0 eor_r2-r0-r1	mvn_r2_i
sub_r0-r1-r2 sub_r3-r1-r0_ror_i add_r1-r3-r0_lsr_i mov_r3-r1_lsl_i	mov_r3-r1_lsl_i
add_r0-r1-r1_lsl_i rsb_r1-r0-r2 add_r0-r0-r1_lsl_i rsb_r1-r0-r1	rsb_r1-r2_i
eor_r0-r1-r0_asr_i sub_r2-r3-r0 rsb_r3-r2-r3 mov_r1-r3 rsb_r3-r2-r1_ror_i	eor_r0-r1-r0_asr_i sub_r2-r3-r0 rsb_r3-r2-r0_ror_i
orr_r0-r1-r0_ror_i and_r2-r1-r0_lsr_i mvn_r3-r2 sub_r2-r3-r2_lsr_i	orr_r0-r1-r0_ror_i and_r2-r1-r0_lsr_i mvn_r2-r2
sub_r0-r1-r2 and_r3-r3-r2 add_r1-r2-r0_lsl_i eor_r1-r3-r1_asr_i mov_r3-r1	and_r3-r3-r2 sub_r0-r1-r2 add_r1-r2-r0_lsl_i eor_r3-r3-r1_asr_i
rsb_r0-r1-r2 sub_r0-r2-r0 add_r0-r0-r2 and_r0-r2-r0	add_r0-r1-r2 and_r0-r2-r0
add_r0-r1-r2 mvn_r3-r0 mov_r2-r3 mvn_r0-r2 mvn_r2-r0	add_r0-r1-r2 mvn_r2-r0
tst_r0-r1 mov_ne_r2-r0 mov_eq_r2_i mov_r0-r2 rsb_r2-r0-r2	rsb_r2-r0-r0
sub_r0-r1_i mov_r2-r1 and_r0-r0-r2_lsr_i mov_r1-r0 eor_r3-r0-r1	eor_r3-r1-r1
rsb_r0-r0-r1_ror_i rsb_r2-r0_i sub_r3-r2-r3 rsb_r3-r2-r3	rsb_r3-r3_i
add_r0-r1-r2_ror_i add_r1-r2-r3 sub_r2-r3-r1 add_r1-r0-r2 orr_r1-r1-r0	add_r0-r1-r2_ror_i rsb_r0-r2-r0 add_r1-r0-r2 orr_r1-r0-r1
add_r0-r1-r1_lsl_i orr_r1-r0-r1 add_r1-r0-r1 add_r2-r1_i	bic_r2-r1-r1_lsl_i add_r0-r2-r1 eor_r2-r0_i
mvn_r0-r1 mvn_r1-r2 orr_r2-r1-r0_ror_i add_r2-r2-r2	mvn_r0-r1 unk bic_r2-r1_i
orr_r0-r0-r1 add_r1-r0_i mov_r2-r1 mvn_r0-r1 rsb_r3-r0-r2	orr_r0-r0-r1 add_r1-r0_i mvn_r0-r1 rsb_r3-r0-r1
eor_r0-r0-r1 eor_r2-r3-r0 mov_r1-r2 mov_r0-r1	eor_r0-r0-r1 eor_r0-r0-r3
and_r0-r1_i add_r2-r1_i add_r3-r2-r1_lsl_i rsb_r1-r0-r3_lsr_i mov_r2-r1	and_r0-r1_i add_r2-r1_i add_r3-r2-r1_lsl_i rsb_r2-r0-r3_lsr_i
eor_r0-r1-r0 sub_r0-r0-r1_lsr_i mov_r1-r0 eor_r2-r1_i and_r0-r2_i	eor_r0-r1-r0 sub_r0-r0-r1_lsr_i eor_r2-r0_i and_r0-r2_i
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 add_r3-r1-r0_lsl_i eor_r0-r3-r0 eor_r3-r0_i	mvn_r0-r2 add_r3-r1-r0_lsl_i eor_r0-r3-r0 eor_r3-r0_i
orr_r0-r1-r2 sub_r0-r0-r1 eor_r3-r0_i eor_r2-r3-r0	mov_r2_i
cmp_r0_i mvn_lt_r1-r0 mvn_ge_r1-r0 orr_r2-r0-r1	unk
eor_r0-r1_i mvn_r1-r0 add_r2-r2-r1 mov_r3-r2	eor_r0-r1_i mvn_r1-r0 add_r3-r1-r2
add_r0-r1-r2 eor_r3-r3-r0 mov_r1-r0 eor_r0-r1-r3_ror_i	add_r0-r1-r2 eor_r3-r3-r0 eor_r0-r0-r3_ror_i
cmp_r0-r1 sub_ls_r2-r0-r1_asr_i sub_hi_r2-r0-r2 add_r1-r0-r0 add_r3-r1-r2_lsr_i orr_r1-r2-r3 and_r1-r2-r1	sub_r2-r0-r2 cmp_r0-r1 sub_ls_r2-r0-r1_asr_i and_r1-r2-r2
add_r0-r1-r2 mov_r3-r0 orr_r1-r3-r2_asr_i add_r3-r2-r1	add_r0-r1-r2 orr_r1-r0-r2_asr_i add_r3-r2-r1
tst_r0-r1 add_ne_r0-r1-r1 add_eq_r0-r0-r0 eor_r1-r1-r0_lsl_i	mov_r1-r1
mov_r0-r1 sub_r0-r1-r0 sub_r2-r0-r1_asr_i orr_r1-r1-r2	orr_r1-r1-r1_lsr_i
mov_r0-r1 orr_r2-r0-r2 eor_r2-r2-r3_lsl_i and_r2-r2_i	orr_r2-r1-r2 eor_r2-r2-r3_lsl_i and_r2-r2_i
tst_r0-r1 sub_ne_r1-r0-r2_ror_i sub_eq_r1-r2-r0_asr_i mov_r2-r1 mvn_r0-r2	tst_r0-r1 sub_ls_r1-r2-r0_asr_i sub_ne_r1-r0-r2_ror_i mvn_r0-r1
mvn_r0-r1 orr_r1-r1-r0 rsb_r2-r1_i orr_r0-r2-r1_lsl_i	mvn_r0_i
sub_r0-r0-r1 sub_r1-r0-r2 mov_r3-r1 rsb_r3-r3-r2_lsr_i sub_r3-r3-r2_lsl_i	sub_r0-r0-r1 sub_r1-r0-r2 rsb_r3-r1-r2_lsr_i sub_r3-r3-r2_lsl_i
sub_r0-r1-r2_lsr_i orr_r3-r3-r2 orr_r3-r3-r0 sub_r2-r1-r3 mov_r3-r2	sub_r0-r1-r2_lsr_i orr_r3-r3-r2 orr_r3-r3-r0 rsb_r3-r3-r1
add_r0-r0-r1 and_r1-r2-r0_asr_i mvn_r2-r1 mvn_r1-r2	add_r0-r0-r1 and_r1-r2-r0_asr_i
tst_r0-r1 rsb_eq_r0-r2-r3_asr_i mvn_ne_r0-r3 rsb_r0-r3-r0_lsl_i mov_r3-r0_lsl_i add_r1-r3-r3	mov_r1_i
mov_r0-r1 sub_r1-r2-r1 orr_r0-r1-r0 orr_r3-r0-r2	rsb_r0-r1-r2 orr_r0-r1-r0 orr_r3-r0-r2
and_r0-r0-r1 mov_r2-r0 add_r1-r0-r2_lsl_i sub_r2-r1-r2 rsb_r1-r2-r3	and_r0-r0-r1 sub_r1-r3-r0_lsl_i
cmp_r0-r1 mov_cc_r2_i mov_cs_r2_i and_r0-r1-r2 mov_r3-r0	and_r3-r1_i
mov_r0-r1 mov_r1-r0 and_r1-r2-r1 orr_r0-r2-r0 rsb_r1-r0-r1_ror_i	mov_r0-r1 and_r1-r2-r1 orr_r0-r2-r0 rsb_r1-r0-r1_ror_i
cmp_r0-r1 mov_ge_r0_i sub_r2-r3-r0 mov_r3-r2 sub_r2-r3_i	cmp_r0-r1 mov_ge_r0_i sub_r2-r3-r0 sub_r2-r2_i
sub_r0-r0-r1 mov_r2-r0 eor_r0-r3-r2_lsr_i and_r3-r1-r0	sub_r2-r0-r1 eor_r0-r3-r2_lsr_i and_r3-r1-r0
and_r0-r1-r0_lsl_i sub_r2-r3-r0 orr_r0-r1_i sub_r3-r1-r2 add_r1-r0-r3	bic_r2-r1-r0_lsl_i sub_r3-r2-r3 orr_r0-r1_i add_r1-r3-r0
mov_r0-r1 mov_r2-r0 sub_r3-r2-r0_asr_i sub_r0-r3-r0 rsb_r0-r1-r0	sub_r3-r2-r1_asr_i sub_r0-r3-r2 rsb_r0-r1-r0
sub_r0-r1-r2_lsl_i sub_r2-r0-r1 sub_r3-r2-r1 rsb_r0-r3_i	mvn_r0-r2_lsl_i sub_r0-r1-r0
cmp_r0-r1 add_ls_r0-r2-r2 mov_r3-r1 sub_r2-r3-r0	cmp_r0-r1 add_ls_r0-r2-r2 sub_r2-r1-r0
cmp_r0-r1 mov_ls_r1-r2 mvn_r2-r1 eor_r0-r2-r1 rsb_r2-r0-r3	add_r2-r3_i
add_r0-r1-r2_asr_i rsb_r2-r3-r0_asr_i mvn_r0-r2 mov_r2-r0	add_r0-r1-r2_asr_i rsb_r2-r3-r0_asr_i mvn_r2-r2
sub_r0-r1-r0 and_r2-r3-r0 and_r2-r2_i and_r1-r2_i	sub_r0-r1-r0 and_r2-r3-r0 and_r1-r2_i
tst_r0_i add_ne_r1-r0_i eor_r2-r3-r2_lsl_i rsb_r3-r1-r2_lsl_i and_r2-r2_i add_r3-r3-r2_lsr_i	eor_r2-r3-r2_lsl_i tst_r0_i add_ne_r1-r0_i rsb_r3-r1-r2_lsl_i
mov_r0-r1 mvn_r1-r2 and_r2-r1-r0_ror_i add_r2-r0-r2_asr_i	mov_r0-r1 mvn_r1-r2 bic_r2-r0-r1_lsr_i
mov_r0-r1 eor_r2-r0-r2 sub_r0-r1-r2 mov_r3-r0	eor_r0-r1-r2 rsb_r3-r0-r1
mvn_r0-r1 rsb_r1-r1-r0 sub_r2-r2-r3 sub_r2-r1-r2	mvn_r1-r1_lsl_i sub_r2-r2-r3 sub_r2-r1-r2
mov_r0-r1 add_r1-r1-r1_asr_i add_r2-r1-r1 sub_r0-r1-r0 add_r0-r2-r0	mov_r0-r1 add_r1-r1-r1_asr_i add_r2-r1-r1 sub_r0-r2-r0_lsr_i
mov_r0-r1 tst_r1-r2 rsb_ne_r2-r0-r1_lsr_i add_r2-r2-r2	tst_r1-r2 rsb_ne_r2-r1-r1_lsr_i add_r2-r2-r2
and_r0-r1-r2_lsr_i mov_r2-r0 rsb_r1-r2-r1_lsl_i orr_r2-r1-r2 rsb_r0-r2_i	and_r0-r1-r2_lsr_i rsb_r1-r0-r1_lsl_i rsb_r0-r1_i
sub_r0-r1-r2 rsb_r1-r2-r0_lsl_i and_r2-r1-r3_ror_i mov_r3-r2	sub_r0-r1-r2 rsb_r1-r2-r0_lsl_i and_r3-r1-r3_ror_i
cmp_r0_i mvn_ls_r1-r2 mvn_hi_r1-r3 rsb_r3-r1-r2 add_r2-r1-r3 rsb_r3-r2_i	rsb_r3-r2_i
rsb_r0-r0_i mvn_r1-r0 eor_r2-r0-r1 mov_r0-r2_asr_i	unk
and_r0-r0-r1_lsr_i mov_r1-r2 add_r3-r1-r0_lsr_i mov_r0-r3_lsr_i	mov_r0-r2_lsr_i
cmp_r0-r1 add_ne_r0-r2-r0 add_eq_r0-r2-r1 mov_r3-r0 add_r3-r0-r3	add_r0-r2-r0 add_r3-r0-r0
sub_r0-r0-r1_lsr_i mvn_r1-r2 add_r3-r0-r0 rsb_r0-r1-r3_asr_i and_r3-r0_i	sub_r0-r0-r1_lsr_i mvn_r1-r2 sub_r0-r0-r1 and_r3-r0_i
add_r0-r1_i add_r2-r0-r0_lsl_i orr_r1-r3-r2_asr_i sub_r0-r0-r1_asr_i eor_r2-r0-r2_lsl_i	add_r0-r1_i add_r2-r0-r0_lsl_i orr_r1-r3-r2_asr_i sub_r2-r2-r1_asr_i
orr_r0-r1-r2_lsr_i orr_r0-r2-r0 mov_r1-r0 sub_r0-r1_i eor_r0-r2-r0	orr_r0-r1-r2_lsr_i orr_r0-r2-r0 sub_r0-r0_i eor_r0-r2-r0
add_r0-r1-r1 sub_r2-r0-r3 rsb_r3-r3-r2 and_r2-r3-r0_ror_i	add_r0-r1-r1 sub_r3-r0-r3_lsl_i and_r2-r3-r0_ror_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i orr_r2-r1-r0 rsb_r2-r2-r1_ror_i	orr_r2-r0_i rsb_r2-r2-r2_lsl_i
sub_r0-r0-r1 eor_r2-r0_i and_r2-r0-r2_lsr_i mov_r3-r2 orr_r3-r3-r0_ror_i	sub_r0-r0-r1 eor_r2-r0_i and_r2-r0-r2_lsr_i orr_r3-r2-r0_ror_i
add_r0-r1-r2 rsb_r1-r3-r0_lsr_i orr_r2-r0-r1 mvn_r1-r2 eor_r3-r2-r1	mvn_r3_i
and_r0-r0-r1 add_r2-r1-r0 mov_r3-r2 mov_r2-r0 sub_r0-r3-r2	mov_r0-r1
mov_r0-r1 sub_r2-r3-r1_ror_i and_r2-r2-r0 and_r2-r3-r2	sub_r2-r3-r1_ror_i and_r2-r2-r1 and_r2-r3-r2
mvn_r0-r1 and_r2-r3-r1 sub_r2-r2_i sub_r2-r2-r0	and_r0-r1-r3 add_r2-r0-r1
mov_r0-r1_asr_i sub_r1-r0-r1 mov_r2-r1 mvn_r3-r2	mvn_r2-r1_asr_i add_r3-r1-r2
orr_r0-r1_i mvn_r2-r0 eor_r1-r0-r2 rsb_r1-r3-r1	mvn_r1-r3
add_r0-r1-r1_ror_i sub_r2-r0-r2 mov_r3-r2_lsl_i mvn_r1-r3	add_r0-r1-r1_ror_i sub_r2-r0-r2 mvn_r1-r2_lsl_i
cmp_r0-r1 mov_cs_r1-r2_ror_i mov_r0-r1 mvn_r3-r0 orr_r3-r3-r1 rsb_r0-r3-r1_lsl_i	cmp_r0-r1 mov_cs_r1-r2_ror_i mvn_r3-r0 orr_r3-r3-r0 rsb_r0-r3-r1_lsl_i
orr_r0-r1-r0 sub_r2-r0_i mov_r3-r2 add_r3-r3-r3	orr_r0-r1-r0 sub_r2-r0_i add_r3-r2-r2
sub_r0-r1-r0_lsl_i sub_r1-r2-r0 mvn_r3-r1 rsb_r0-r3_i mvn_r3-r0	sub_r0-r1-r0_lsl_i sub_r1-r2-r0 mvn_r3_i rsb_r3-r1-r3_ror_i
eor_r0-r1-r0_lsl_i mov_r2-r3 mvn_r3-r0 rsb_r2-r1-r2_ror_i sub_r0-r2-r3	eor_r0-r1-r0_lsl_i rsb_r2-r1-r3_ror_i mvn_r3-r0 sub_r0-r2-r3
sub_r0-r1-r0 mov_r1-r0 add_r1-r1-r0_asr_i and_r2-r1-r0_lsl_i	sub_r0-r1-r0 and_r2-r0-r0_lsl_i
sub_r0-r1-r0_ror_i and_r1-r0-r2 mov_r3-r1 add_r1-r3-r3	sub_r0-r1-r0_ror_i and_r1-r0-r2 add_r1-r1-r1
tst_r0_i orr_ne_r1-r2-r1 orr_eq_r1-r1-r2_lsr_i rsb_r0-r2-r0 orr_r2-r0-r1 rsb_r0-r0-r2_asr_i	tst_r0_i orr_ne_r1-r2-r1 sub_r0-r0-r2 orr_r2-r0-r1 rsb_r0-r0-r2_asr_i
mvn_r0-r1 orr_r2-r2-r3 rsb_r3-r0-r2 sub_r3-r2-r3_lsl_i	mvn_r0-r1 orr_r2-r2-r3 rsb_r3-r2-r0_lsl_i
mvn_r0-r1 mov_r2-r0 sub_r0-r2-r0_lsl_i mvn_r1-r0	add_r2-r1_i mvn_r1-r2
rsb_r0-r0-r1_ror_i add_r2-r0-r0_ror_i mvn_r3-r2 add_r3-r3-r2	mvn_r3_i
tst_r0_i mov_ne_r0-r1 rsb_r1-r0-r2_lsr_i mov_r0-r1 and_r0-r0-r3	tst_r0_i mov_ne_r0-r1 rsb_r1-r0-r2_lsr_i and_r0-r1-r3
orr_r0-r0-r1 sub_r1-r0-r2_asr_i rsb_r3-r1-r3_asr_i add_r3-r3-r1 eor_r3-r3_i	asr_r2-r3_i eor_r3-r2_i
cmp_r0_i mov_cs_r1_i mov_r2-r1_lsr_i mvn_r3-r2	tst_r0-r0 mov_ne_r1_i mvn_r3-r1_lsr_i
tst_r0-r1 mov_ne_r0_i mov_eq_r0-r2 orr_r3-r2_i sub_r2-r3-r0 and_r0-r0-r2	bic_r0-r0-r0
orr_r0-r1-r0 orr_r2-r0-r1 sub_r0-r3-r0 sub_r1-r1-r0_ror_i orr_r0-r1-r2	orr_r2-r0-r1 sub_r0-r3-r2 sub_r1-r1-r0_ror_i orr_r0-r1-r2
orr_r0-r1-r2 mov_r2-r1 eor_r3-r0-r2 sub_r2-r2-r3	bic_r0-r2-r1 sub_r2-r1-r0
tst_r0_i add_ne_r1-r1-r2 sub_r3-r0-r1 mvn_r2-r3 eor_r2-r2-r3	mvn_r2_i
eor_r0-r0-r1 and_r2-r3-r2_lsr_i eor_r0-r2-r0 rsb_r1-r2-r0_asr_i	and_r2-r3-r2_lsr_i eor_r0-r0-r1 rsb_r1-r2-r0_asr_i
orr_r0-r1-r2 and_r0-r3-r0 rsb_r3-r0-r3_lsr_i add_r2-r0-r3	lsr_r2-r3_i
rsb_r0-r1-r0 orr_r2-r0-r1 sub_r3-r3-r2 mov_r0-r3 add_r1-r0-r3	rsb_r0-r1-r0 orr_r2-r0-r1 sub_r3-r3-r2 add_r1-r3-r3
cmp_r0-r1 sub_ne_r0-r1-r2_lsl_i sub_eq_r0-r2-r0 sub_r1-r2-r0	cmp_r0-r1 sub_ne_r0-r1-r2_lsl_i sub_ne_r1-r2-r0
add_r0-r1-r2_ror_i sub_r0-r3-r0 sub_r3-r0-r3 rsb_r2-r3-r0	asr_r2-r3_i
rsb_r0-r1-r2 add_r0-r3-r0 mov_r2-r3 add_r3-r1-r2 sub_r1-r3-r0_lsr_i	rsb_r0-r1-r2 add_r0-r3-r0 add_r3-r1-r3 sub_r1-r3-r0_lsr_i
and_r0-r1-r2_lsl_i and_r1-r3-r0 mvn_r2-r1 mov_r0-r2	and_r0-r1-r2_lsl_i and_r1-r3-r0 mvn_r0-r1
mov_r0-r1 mvn_r2-r0 and_r2-r2-r0_ror_i rsb_r1-r2-r0	mvn_r2-r1 and_r2-r2-r1_ror_i rsb_r1-r2-r1
and_r0-r1-r0_lsr_i add_r2-r0-r2 add_r0-r2-r3 rsb_r2-r3-r0 mvn_r1-r2	and_r0-r1-r0_lsr_i add_r2-r0-r2 mvn_r1-r2
eor_r0-r0-r1_lsr_i mvn_r1-r0 add_r2-r1-r0 mov_r0-r2	mvn_r0_i
cmp_r0_i rsb_cc_r1-r2-r0 and_r1-r0-r1	and_r1-r0-r1
mov_r0-r1 sub_r2-r1-r0 rsb_r1-r2-r0 mov_r2-r1	mov_r2-r1
tst_r0_i mvn_ne_r1-r0 add_ne_r1-r1_i orr_r2-r1-r2 orr_r1-r1-r2	tst_r0_i sub_ne_r1-r0-r0_lsl_i orr_r1-r1-r2
add_r0-r0_i add_r1-r0-r2 mov_r0-r1 mov_r2-r0	add_r0-r0_i add_r2-r0-r2
cmp_r0-r1 mov_ge_r2-r1 add_r1-r0-r1 add_r3-r1-r2 sub_r3-r1-r3	cmp_r0-r1 rsb_r3-r1_i sub_lt_r3-r2-r2_lsl_i
mov_r0-r1 rsb_r2-r0_i sub_r3-r2-r1 eor_r1-r3_i	rsb_r2-r1_i sub_r3-r2-r1 eor_r1-r3_i
add_r0-r1-r2_ror_i rsb_r2-r0_i mov_r1-r2 sub_r3-r2-r1_ror_i	add_r0-r1-r2_ror_i rsb_r2-r0_i sub_r3-r2-r2_ror_i
tst_r0-r1 add_eq_r0-r2-r1 mvn_r1-r0 and_r3-r0-r1_lsl_i add_r3-r3-r3	sub_r3-r0-r0
tst_r0-r1 mvn_eq_r1-r0 orr_r0-r2-r3 rsb_r1-r0-r1_lsl_i rsb_r1-r0-r1_lsl_i	orr_r0-r2-r3 rsb_r1-r0-r0_lsl_i
tst_r0_i add_ne_r0-r1-r0 mov_ne_r0_i mvn_r2-r0 sub_r0-r2-r0_lsl_i add_r1-r2-r0	tst_r0_i mov_ne_r0_i mvn_r2-r0 sub_r0-r2-r0_lsl_i add_r1-r2-r0
tst_r0_i and_eq_r1-r2-r1 mov_r2-r1 mvn_r0-r2 rsb_r2-r2-r0	tst_r0_i and_cs_r1-r2-r1 mvn_r0-r1 rsb_r2-r1-r0
sub_r0-r1-r2 orr_r1-r2-r1_lsl_i sub_r3-r1-r0 mov_r0-r3 mov_r1-r0	orr_r3-r2-r1_lsl_i sub_r0-r1-r2 sub_r1-r3-r0
and_r0-r1-r2_lsr_i add_r2-r1-r2 add_r3-r2-r0 rsb_r3-r3-r2	and_r0-r1-r2_lsr_i add_r3-r2-r0 rsb_r3-r3-r2
mvn_r0-r1 add_r1-r0_i add_r2-r1-r1 orr_r2-r1-r2_asr_i	sub_r1-r1-r1_lsl_i add_r2-r1-r1 orr_r2-r1-r2_asr_i
rsb_r0-r1-r0_lsr_i rsb_r2-r3-r0 orr_r3-r0-r2_asr_i mov_r0-r2 add_r3-r3-r0	rsb_r0-r1-r0_lsr_i rsb_r2-r3-r0 orr_r3-r0-r2_asr_i add_r3-r3-r2
orr_r0-r1-r2 orr_r3-r0-r2 add_r2-r3-r3 mvn_r0-r2	orr_r0-r1-r2 add_r2-r0-r0 mvn_r0-r2
sub_r0-r1-r2_lsl_i add_r2-r1-r0_lsl_i mov_r1-r2 mvn_r0-r1 orr_r1-r0-r1	mvn_r1_i
orr_r0-r1-r2 orr_r3-r2-r0 and_r3-r3-r0_lsl_i mov_r2-r1 eor_r1-r3-r2	orr_r0-r1-r2 and_r3-r0-r0_lsl_i eor_r1-r3-r1
tst_r0-r1 and_ne_r2-r0-r2 and_eq_r2-r2-r0 sub_r2-r2-r1	orr_r0-r0-r0 and_eq_r2-r2-r0 sub_r2-r2-r1
mov_r0-r1 and_r2-r0-r3 rsb_r1-r1-r3_lsl_i add_r0-r2-r1 sub_r0-r1-r0	and_r0-r1-r3 sub_r0-r0-r0_lsl_i
rsb_r0-r0-r1 add_r2-r3-r1 and_r0-r2-r0 and_r0-r2-r0 sub_r1-r0-r2	add_r2-r3-r1 rsb_r0-r0-r1 and_r0-r2-r0 sub_r1-r0-r2
mov_r0-r1 add_r1-r0-r2 eor_r0-r1-r0 orr_r3-r0_i	add_r0-r1-r2 eor_r0-r1-r0 orr_r3-r0_i
tst_r0-r1 orr_ne_r0-r2-r1 orr_eq_r0-r3-r1 eor_r2-r0-r2_ror_i and_r3-r2-r1	eor_r2-r1-r2_ror_i and_r3-r2-r1
add_r0-r1-r0 mov_r2-r0 mov_r1-r2 orr_r0-r1_i	add_r0-r1-r0 orr_r0-r0_i
tst_r0_i and_eq_r0-r1-r0_lsl_i rsb_r1-r0-r1 rsb_r1-r1-r2_lsr_i and_r2-r2-r1_ror_i	tst_r0_i rsb_ne_r1-r0-r1 rsb_r1-r1-r2_lsr_i and_r2-r2-r1_ror_i
mvn_r0-r1 orr_r2-r1-r0 add_r3-r2-r3 orr_r1-r3-r1_lsl_i	sub_r3-r3_i orr_r1-r3-r1_lsl_i
rsb_r0-r1-r2_lsl_i and_r3-r0-r1 eor_r1-r1-r3 eor_r1-r3-r1 rsb_r3-r1-r0_ror_i	rsb_r0-r1-r2_lsl_i and_r3-r0-r1 sub_r1-r1_i rsb_r3-r1-r0_ror_i
tst_r0-r1 sub_eq_r2-r2-r1 add_eq_r2-r3-r0 sub_r3-r1-r3_lsl_i and_r3-r3-r2	tst_r0-r1 add_cs_r2-r0-r3 sub_r3-r1-r3_lsl_i and_r3-r3-r2
orr_r0-r1-r2 eor_r3-r1-r0 rsb_r3-r0-r3 add_r1-r3-r0 mov_r0-r1	bic_r0-r2-r1
sub_r0-r0-r1 add_r2-r0-r2_lsl_i add_r3-r0-r2_lsl_i add_r0-r3-r0_lsl_i mvn_r3-r0	sub_r0-r0-r1 mvn_r3-r0
rsb_r0-r0-r1_lsl_i sub_r1-r2-r0 add_r3-r1-r1_lsl_i orr_r2-r0-r3 and_r0-r0-r2	rsb_r0-r0-r1_lsl_i
mov_r0-r1 sub_r0-r0-r2_asr_i rsb_r3-r1-r0_ror_i eor_r2-r1-r3	sub_r0-r1-r2_asr_i rsb_r3-r1-r0_ror_i eor_r2-r1-r3
mov_r0-r1 rsb_r2-r1-r0_lsl_i add_r3-r0-r2 sub_r3-r3-r2 add_r0-r2-r3	add_r0-r1-r1
sub_r0-r1-r2 add_r3-r2-r3_lsr_i rsb_r0-r0-r3 add_r1-r3-r0	sub_r0-r1-r2 add_r3-r2-r3_lsr_i rsb_r1-r0-r3_lsl_i
add_r0-r1-r0 rsb_r2-r0-r2_ror_i mov_r1-r2 orr_r1-r1-r2_lsr_i mov_r2-r1	add_r0-r1-r0 rsb_r2-r0-r2_ror_i orr_r1-r2-r2_asr_i mov_r2-r1
mov_r0-r1 mvn_r1-r0 mov_r2-r3 add_r1-r1-r2 sub_r2-r0-r1	mov_r0-r1 mvn_r1-r1 add_r1-r1-r3 sub_r2-r0-r1
cmp_r0-r1 mov_cc_r1-r0_lsl_i mov_cs_r1_i sub_r0-r1-r0 mvn_r1-r0	cmp_r0-r1 mov_cc_r1-r0_lsl_i rsb_cs_r0-r0_i mvn_r1-r0
tst_r0-r1 add_ne_r1-r2-r1 add_ne_r1-r2-r2 sub_r1-r1-r3 add_r0-r3-r1 eor_r2-r3-r0	tst_r0-r1 add_ne_r1-r2-r2 sub_r1-r1-r3 add_r0-r3-r1 eor_r2-r3-r0
mvn_r0-r1 rsb_r0-r0-r2_lsr_i add_r2-r2-r0 sub_r3-r2-r0 sub_r1-r0-r3	mvn_r0-r1 rsb_r0-r0-r2_lsr_i sub_r1-r0-r2
tst_r0-r1 add_ne_r2-r3_i eor_r3-r2-r0_lsr_i sub_r3-r3-r0_ror_i mvn_r0-r3 eor_r1-r3-r0	mvn_r1_i
add_r0-r1-r2 tst_r1-r0 mvn_ne_r2-r0 mvn_r0-r2	add_r0-r1-r2 tst_r1-r0 mvn_eq_r0-r2
sub_r0-r0-r1 mov_r1-r0 mvn_r2-r0 rsb_r0-r1-r2 add_r0-r0-r0	sub_r0-r0-r1 mvn_r1-r0 rsb_r0-r0-r1 add_r0-r0-r0
and_r0-r1-r2 and_r3-r3-r2 and_r2-r3-r0 sub_r0-r0-r2_ror_i sub_r1-r0-r2_ror_i	and_r0-r1-r2 and_r2-r0-r3 sub_r0-r0-r2_ror_i sub_r1-r0-r2_ror_i
cmp_r0-r1 eor_ls_r1-r0-r2_lsl_i sub_r3-r1-r0 sub_r1-r3-r1 and_r2-r0-r1	rsb_r1-r0_i and_r2-r0-r1
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r2 add_r3-r2-r0	mvn_r3_i
tst_r0-r1 rsb_eq_r2-r1-r3_lsr_i rsb_eq_r2-r1-r0_lsl_i mvn_r3-r2 add_r3-r3-r3	tst_r0-r1 rsb_eq_r2-r1-r0_lsl_i mvn_r3-r2 add_r3-r3-r3
sub_r0-r1-r2 orr_r1-r2-r3 sub_r0-r0-r2_lsr_i sub_r0-r0-r1 add_r0-r0-r1	add_r2-r2-r2_lsr_i sub_r0-r1-r2
orr_r0-r1-r2 orr_r0-r0_i mvn_r3-r0 mvn_r0-r3 mvn_r1-r0	orr_r0-r1-r2 orr_r0-r0_i mvn_r1-r0
cmp_r0-r1 sub_cc_r2-r0-r3 and_ls_r2-r0_i orr_r0-r2-r1 sub_r1-r1-r0_ror_i eor_r0-r1_i	cmp_r0-r1 and_ls_r2-r0_i orr_r0-r2-r1 sub_r1-r1-r0_ror_i eor_r0-r1_i
sub_r0-r1-r0 add_r2-r0-r1 sub_r0-r2-r3_lsl_i eor_r2-r1-r0_lsl_i eor_r0-r0-r2	rsb_r2-r0-r1_lsl_i sub_r0-r2-r3_lsl_i eor_r2-r1-r0_lsl_i eor_r0-r0-r2
add_r0-r1_i sub_r2-r2-r0 sub_r0-r3-r2 sub_r2-r3-r0 and_r0-r3-r2_lsl_i	add_r0-r1_i sub_r2-r2-r0 and_r0-r3-r2_lsl_i
rsb_r0-r0-r1_lsr_i add_r2-r3-r0 sub_r2-r2-r0 rsb_r2-r3-r2_asr_i add_r1-r2-r1	rsb_r2-r3-r3_asr_i add_r1-r2-r1
mov_r0-r1 rsb_r2-r1-r0 mov_r3-r1 rsb_r0-r3-r2_asr_i	sub_r0-r1-r1_lsl_i
mov_r0-r1 and_r2-r1-r3 and_r3-r2-r1 rsb_r0-r0-r3_lsr_i	and_r3-r3-r1 rsb_r0-r1-r3_lsr_i
rsb_r0-r1-r2 orr_r0-r3-r0 mov_r1-r0 rsb_r3-r3-r1_lsl_i	rsb_r0-r1-r2 orr_r0-r3-r0 rsb_r3-r3-r0_lsl_i
eor_r0-r1-r0_lsr_i add_r1-r0-r1 mov_r2-r0 mov_r3-r1 rsb_r1-r3-r2	sub_r1-r1-r1_lsl_i
sub_r0-r1-r2 add_r1-r0-r0 mvn_r3-r1 rsb_r1-r0-r3_ror_i	sub_r0-r1-r2 mvn_r3-r0_lsl_i rsb_r1-r0-r3_ror_i
rsb_r0-r1_i mov_r2-r0 mvn_r0-r2 add_r0-r0-r2_lsr_i	rsb_r2-r1_i mvn_r0-r2 add_r0-r0-r2_lsr_i
tst_r0_i sub_ne_r1-r0-r1_lsl_i add_ne_r1-r0-r0_ror_i mvn_r2-r1 add_r0-r2-r2 orr_r0-r2-r0_lsl_i	tst_r0_i add_ne_r1-r0-r0_ror_i mvn_r2-r1 add_r0-r2-r2 orr_r0-r2-r0_lsl_i
eor_r0-r0-r1 orr_r0-r0-r2_ror_i mov_r1-r0 add_r1-r1-r0	eor_r0-r0-r1 orr_r0-r0-r2_ror_i add_r1-r0-r0
rsb_r0-r1-r2_lsl_i rsb_r2-r0-r1_asr_i mov_r0-r2 sub_r3-r0-r3	rsb_r0-r1-r2_lsl_i rsb_r2-r0-r1_asr_i sub_r3-r2-r3
mvn_r0-r1 eor_r1-r0-r2_lsr_i eor_r1-r0-r1 sub_r0-r1_i	mvn_r0-r2_lsl_i add_r0-r0-r2_ror_i
rsb_r0-r0-r1_lsr_i orr_r1-r1-r2_lsl_i orr_r3-r2-r0 mov_r2-r1 rsb_r2-r2-r3_asr_i	rsb_r0-r0-r1_lsr_i orr_r1-r1-r2_lsl_i orr_r3-r2-r0 rsb_r2-r1-r3_asr_i
add_r0-r1-r2 mov_r1-r3 mov_r2-r0 sub_r3-r2-r0_lsl_i rsb_r2-r3-r1	add_r0-r2-r3 add_r2-r0-r1
orr_r0-r1-r2_asr_i sub_r3-r0_i sub_r1-r0-r3 sub_r3-r0-r1_lsl_i	orr_r0-r1-r2_asr_i sub_r3-r0_i sub_r3-r3_i
rsb_r0-r1-r0_ror_i and_r2-r3-r0_lsr_i add_r3-r3-r2 mov_r1-r0 rsb_r2-r1-r3_asr_i	rsb_r0-r1-r0_ror_i and_r2-r3-r0_lsr_i add_r3-r3-r2 rsb_r2-r0-r3_asr_i
cmp_r0-r1 mvn_ls_r1-r2 eor_r3-r1_i add_r0-r1-r3_asr_i	cmp_r0-r1 mvn_ls_r1-r2 add_r0-r1-r1_asr_i
rsb_r0-r1-r2_lsl_i mov_r2-r0 rsb_r1-r3_i and_r0-r2-r1	rsb_r0-r1-r2_lsl_i rsb_r1-r3_i and_r0-r0-r1
sub_r0-r1-r0_lsl_i eor_r1-r2-r0 orr_r2-r0-r1_lsr_i and_r2-r3-r2_lsr_i orr_r2-r2-r1	sub_r0-r1-r0_lsl_i eor_r1-r2-r0 and_r2-r3-r0_lsr_i orr_r2-r1-r2
sub_r0-r0-r1 sub_r1-r1-r0 sub_r2-r1-r3 mov_r3-r2 sub_r2-r3_i	sub_r0-r0-r1 sub_r1-r1-r0 sub_r2-r1-r3 sub_r2-r2_i
add_r0-r1_i mvn_r2-r0 mov_r0-r2_lsl_i rsb_r1-r1-r0	rsb_r1-r1-r1_lsl_i
orr_r0-r1_i mov_r1-r2 add_r0-r0-r1 rsb_r1-r1-r0_asr_i	orr_r0-r1_i add_r0-r0-r2 rsb_r1-r2-r0_asr_i
mov_r0-r1 eor_r2-r0-r3 add_r1-r2_i sub_r0-r1-r2_lsr_i sub_r2-r0-r2	eor_r2-r1-r3 add_r1-r2_i sub_r0-r1-r2_lsr_i sub_r2-r0-r2
add_r0-r1-r1 orr_r2-r3-r0 mvn_r1-r2 sub_r3-r1-r2	add_r0-r1-r1 orr_r2-r3-r0 mvn_r3-r2_lsl_i
mov_r0-r1 eor_r1-r0-r2 rsb_r2-r2-r0_ror_i rsb_r0-r2-r1_asr_i add_r1-r0_i	eor_r0-r1-r2 rsb_r2-r2-r1_ror_i rsb_r2-r2_i sub_r1-r2-r0_lsr_i
rsb_r0-r0-r1 eor_r2-r0_i eor_r2-r3-r2_lsr_i and_r0-r3-r2	sub_r0-r1-r0 bic_r0-r3-r0_lsr_i
cmp_r0-r1 orr_lt_r0-r2-r1 orr_ge_r0-r2-r1 mov_r2-r0	orr_r2-r1-r2
mvn_r0-r1 rsb_r0-r0-r2 mov_r1-r0 sub_r1-r1_i	mvn_r0-r1 rsb_r0-r0-r2 sub_r1-r0_i
and_r0-r1-r2 and_r1-r2-r0 add_r3-r1-r2 mvn_r2-r3	and_r1-r2-r1 add_r3-r1-r2 mvn_r2-r3
and_r0-r0-r1_ror_i and_r2-r2-r0 mov_r1-r2 mvn_r0-r2 rsb_r1-r1-r0_lsl_i	and_r0-r0-r1_ror_i and_r2-r2-r0 mvn_r0-r2 rsb_r1-r2-r0_lsl_i
tst_r0_i sub_eq_r1-r1_i add_ne_r1-r1-r0 add_r1-r1-r1 mov_r0-r1_lsl_i rsb_r1-r0-r1_lsl_i	rsb_r1-r0-r0
tst_r0-r1 mov_ne_r2_i mov_eq_r2-r0_lsr_i sub_r0-r3-r2_lsl_i add_r2-r0-r0	add_r2-r3-r3
add_r0-r1-r1 orr_r2-r0-r1 add_r3-r1_i eor_r2-r3-r2 mvn_r1-r2	orr_r0-r1-r1_lsl_i add_r3-r1_i eor_r2-r3-r0 mvn_r1-r2
tst_r0_i mov_ne_r1-r0_asr_i mov_eq_r1-r0_asr_i sub_r1-r0-r1	sub_r1-r0-r0_asr_i
cmp_r0-r1 rsb_ne_r0-r0-r1_lsl_i orr_r2-r2-r0 sub_r2-r2-r3 mvn_r1-r2	rsb_r0-r0-r1_lsl_i orr_r2-r2-r0 sub_r2-r2-r3 mvn_r1-r2
cmp_r0-r1 rsb_hi_r1-r2-r0_ror_i sub_r3-r1-r3_lsr_i sub_r1-r0-r3 mov_r3-r1 add_r0-r2-r3	cmp_r0-r1 rsb_hi_r1-r2-r0_ror_i sub_r3-r1-r3_lsr_i sub_r1-r0-r3 add_r0-r2-r1
cmp_r0-r1 rsb_ge_r1-r1-r0_lsl_i and_r2-r1-r3_lsr_i mov_r1-r2	and_r2-r1-r3_lsr_i mov_r1-r2
mov_r0-r1_asr_i mov_r2-r0 mov_r0-r2_asr_i orr_r2-r2-r0	mov_r2-r1_asr_i
mvn_r0-r1 sub_r2-r3_i and_r2-r0-r2 add_r0-r1-r2 add_r1-r0-r1	sub_r2-r3_i orr_r0-r1-r2 add_r1-r0-r1
mvn_r0-r1 mvn_r1-r0 add_r1-r1-r1_lsr_i add_r2-r1_i	add_r1-r1-r1_lsr_i add_r2-r1_i
add_r0-r1_i orr_r1-r2-r3 sub_r1-r1-r0_lsl_i and_r0-r1_i	orr_r1-r2-r3 and_r0-r1_i
rsb_r0-r1_i mvn_r2-r0 mvn_r3-r0 add_r2-r2-r3	rsb_r0-r1_i mvn_r2-r0 add_r2-r2-r2
tst_r0-r1 mov_ne_r1-r2 orr_r0-r1_i rsb_r2-r0-r1_lsr_i mov_r3-r0 add_r3-r3-r2	tst_r0-r1 mov_ne_r1-r2 rsb_r2-r0-r1_lsr_i add_r3-r0-r2
mvn_r0-r1 orr_r2-r0-r2 sub_r2-r2-r1 mvn_r3-r2	unk sub_r2-r2-r1 mvn_r3-r2
tst_r0-r1 and_ne_r1-r2-r3 and_eq_r1-r0-r1 orr_r1-r1-r2 eor_r3-r0-r1 orr_r0-r3_i	tst_r0-r1 eor_r3-r0-r2 orr_r0-r3_i
sub_r0-r0-r1 add_r2-r0-r1 sub_r2-r1-r2_lsl_i orr_r1-r2_i	sub_r2-r1-r0_lsl_i orr_r1-r2_i
add_r0-r1_i add_r2-r3-r0 mvn_r1-r2 rsb_r2-r2-r1 mov_r1-r2	add_r0-r1_i add_r2-r3-r0 mvn_r1-r2_lsl_i
and_r0-r1-r2 sub_r2-r3-r0 rsb_r1-r2-r0 mvn_r0-r1	and_r0-r1-r2 rsb_r1-r3-r0_lsl_i mvn_r0-r1
add_r0-r1-r1_lsr_i orr_r1-r0-r2_ror_i mvn_r2-r1 and_r2-r2-r1	mov_r2_i
tst_r0-r1 add_ne_r1-r2-r3 rsb_r3-r1-r0_lsl_i sub_r3-r3_i add_r3-r3_i	tst_r0-r1 add_ne_r1-r2-r3 rsb_r3-r1-r0_lsl_i
cmp_r0_i sub_hi_r1-r0-r2 mov_r2-r0 add_r0-r2_i add_r1-r0-r1_asr_i	cmp_r0_i sub_hi_r1-r0-r2 add_r0-r0_i add_r1-r0-r1_asr_i
tst_r0-r1 sub_ne_r2-r1-r2 sub_r0-r3-r2 mov_r1-r0 orr_r1-r1-r0_ror_i	tst_r0-r1 sub_ne_r2-r1-r2 sub_r0-r3-r2 orr_r1-r0-r0_ror_i
add_r0-r1-r2_ror_i mvn_r2-r3 and_r3-r2-r0_lsl_i eor_r1-r3-r2	add_r0-r1-r2_ror_i mvn_r2-r3 bic_r1-r2-r0_lsl_i
add_r0-r0_i add_r1-r0-r0 sub_r1-r1_i rsb_r0-r1-r0 add_r1-r1-r0	add_r1-r0_i
mov_r0-r1 and_r1-r0-r1 eor_r0-r0-r1_lsl_i add_r0-r2-r0	eor_r0-r1-r1_lsl_i add_r0-r2-r0
add_r0-r1-r1 and_r0-r0-r1 rsb_r2-r3-r2_lsr_i rsb_r0-r1-r0_lsl_i and_r3-r2-r0_asr_i	rsb_r2-r3-r2_lsr_i add_r1-r1-r1_asr_i rsb_r0-r1-r1_asr_i and_r3-r2-r0_asr_i
tst_r0-r1 mov_ne_r2_i mov_r1-r2 sub_r0-r2-r1 rsb_r3-r0-r2	tst_r0-r1 mov_ne_r2_i mov_r3-r2
cmp_r0-r1 rsb_ge_r2-r0-r3_lsl_i add_r1-r2-r3 mov_r0-r1 eor_r2-r0-r1	eor_r2-r0-r0
eor_r0-r1-r2 mvn_r3-r0 mvn_r0-r3 and_r3-r3-r0_asr_i	eor_r0-r1-r2 orr_r4-r0-r0_asr_i sub_r3-r4-r0
and_r0-r1-r2_asr_i eor_r1-r0-r2 mov_r3-r0 and_r2-r1-r3	and_r0-r1-r2_asr_i eor_r1-r0-r2 and_r2-r1-r0
cmp_r0-r1 add_cc_r2-r1-r3 mvn_r3-r2 orr_r3-r3-r2 mov_r2-r3	unk
tst_r0_i orr_ne_r1-r2-r1 sub_r3-r0-r2 sub_r0-r3-r1 add_r0-r0-r1	sub_r0-r0-r2
eor_r0-r1-r0_lsr_i mvn_r2-r0 mvn_r0-r2 orr_r2-r0_i	eor_r0-r1-r0_lsr_i orr_r2-r0_i
rsb_r0-r1-r2_lsl_i mvn_r2-r3 and_r1-r0-r2 orr_r0-r1-r3_lsr_i	rsb_r0-r1-r2_lsl_i bic_r1-r0-r3 orr_r0-r1-r3_lsr_i
and_r0-r1-r2 orr_r2-r3-r2_ror_i orr_r0-r2-r0_ror_i orr_r0-r2-r0	orr_r2-r3-r2_ror_i orr_r0-r3-r2
eor_r0-r1-r0 rsb_r0-r2-r0_lsr_i mov_r2-r0 add_r2-r2_i	eor_r0-r1-r0 rsb_r0-r2-r0_lsr_i add_r2-r0_i
cmp_r0-r1 add_cc_r2-r3_i add_cs_r2-r1-r0 rsb_r1-r0-r2 sub_r1-r2-r1	add_r2-r1-r0 sub_r1-r2-r1
orr_r0-r1-r2_lsr_i and_r1-r1-r0 rsb_r1-r0-r1_asr_i mvn_r2-r1 rsb_r1-r2-r1	orr_r0-r1-r2_lsr_i orr_r1-r0_i sub_r1-r1-r0_lsl_i
mvn_r0-r1 orr_r2-r0-r3 mov_r3-r1 rsb_r1-r3-r2_lsl_i eor_r3-r1_i	unk rsb_r1-r1-r3_lsl_i eor_r3-r1_i
sub_r0-r1-r2 rsb_r3-r1-r0_lsl_i sub_r0-r3-r0 sub_r1-r0-r3	sub_r1-r2-r1
sub_r0-r1-r0_lsr_i sub_r1-r2-r3_lsl_i sub_r1-r0-r1_lsr_i sub_r0-r1-r3 rsb_r2-r0-r3	sub_r0-r1-r0_lsr_i sub_r1-r2-r3_lsl_i sub_r1-r0-r1_lsr_i rsb_r2-r1-r3_lsl_i
tst_r0-r1 add_eq_r0-r1-r2 add_r1-r3-r0_lsl_i add_r2-r1-r1 add_r0-r2-r3 add_r3-r0_i	add_r0-r1-r2 add_r1-r3-r0_lsl_i add_r2-r1-r1 add_r0-r2-r3 add_r3-r0_i
add_r0-r0-r1_lsr_i mvn_r2-r0 mvn_r1-r2 sub_r3-r1-r3	add_r0-r0-r1_lsr_i sub_r3-r0-r3
rsb_r0-r0-r1 add_r1-r0-r0 and_r0-r2_i and_r0-r1-r0_asr_i add_r2-r0_i	mov_r2_i
eor_r0-r1-r2_lsl_i rsb_r2-r0-r2 mvn_r0-r2 mvn_r1-r0 mov_r0-r1	eor_r0-r1-r2_lsl_i rsb_r2-r0-r2 mov_r0-r2
eor_r0-r1-r0_lsr_i add_r2-r3-r0_asr_i rsb_r3-r3-r0 add_r3-r2-r3	eor_r0-r1-r0_lsr_i sub_r3-r0-r0_lsr_i
tst_r0-r1 sub_eq_r2-r1-r2 rsb_ne_r2-r3-r0 mvn_r3-r2 mov_r2-r3 eor_r3-r3-r2	eor_r3-r2-r2
rsb_r0-r1-r2_asr_i sub_r2-r3-r0 mov_r0-r2 rsb_r3-r3-r0_ror_i	rsb_r0-r1-r2_asr_i sub_r2-r3-r0 rsb_r3-r3-r2_ror_i
sub_r0-r1-r2 orr_r0-r0-r1 and_r3-r0_i eor_r0-r0-r3 add_r2-r0-r3	sub_r0-r1-r2 orr_r0-r0-r1 eor_r0-r0-r3 eor_r2-r0-r3
orr_r0-r1_i add_r2-r2-r3 and_r3-r2-r1 and_r2-r0-r3	add_r2-r2-r3 and_r2-r2-r1
tst_r0_i mvn_ne_r1-r2 mvn_eq_r1-r2 add_r3-r1-r1 and_r2-r1-r3	mvn_r1-r2 mvn_r1-r2 add_r3-r1-r1 and_r2-r1-r3
tst_r0_i mov_ne_r1-r0_lsr_i and_r0-r0-r1 sub_r1-r0-r2 sub_r0-r0-r1	orr_r0-r2-r2
cmp_r0-r1 orr_ge_r2-r1-r2_ror_i orr_r0-r2-r0 mov_r3-r0	cmp_r0-r1 orr_ge_r2-r1-r2_ror_i orr_r3-r2-r0
cmp_r0-r1 orr_ls_r2-r2-r3 orr_hi_r2-r2-r3 sub_r2-r2-r0_lsl_i mov_r1-r3 rsb_r0-r1-r2_asr_i	orr_r2-r2-r3 sub_r2-r2-r0_lsl_i rsb_r0-r3-r2_asr_i
orr_r0-r1_i and_r0-r1-r0 mov_r1-r2 rsb_r0-r1-r0_lsr_i	rsb_r0-r2-r1_lsr_i
sub_r0-r1-r2 mvn_r3-r0 orr_r2-r0-r3 and_r1-r2_i	mov_r1_i
add_r0-r1-r1_asr_i eor_r0-r0_i rsb_r1-r2-r0 sub_r2-r1-r0	rsb_r2-r2_i
cmp_r0-r1 add_cc_r2-r3-r0 add_cs_r2-r3-r2 mov_r0-r2	cmp_r0-r1 mov_cc_r2-r0 add_r0-r2-r3
add_r0-r1-r0 mov_r2-r0 rsb_r1-r1-r2_ror_i add_r1-r1-r0_ror_i sub_r2-r0-r1	add_r0-r1-r0 rsb_r1-r1-r0_ror_i add_r1-r1-r0_ror_i sub_r2-r0-r1
cmp_r0-r1 sub_ls_r0-r2-r3 add_r1-r0_i mov_r2-r1	cmp_r0-r1 sub_ls_r0-r2-r3 add_r2-r0_i
orr_r0-r1-r2 mov_r3-r0 mvn_r2-r3 mvn_r0-r2	orr_r0-r1-r2
cmp_r0_i mov_ne_r1_i mov_eq_r1_i mov_r2-r3 sub_r3-r2-r1_lsr_i add_r1-r3-r3_lsl_i	sub_r1-r3-r3_lsl_i
orr_r0-r0-r1 mov_r2-r3 add_r2-r0-r2 add_r1-r0-r2_asr_i	orr_r0-r0-r1 add_r2-r0-r3 add_r1-r0-r2_asr_i
cmp_r0-r1 add_cc_r2-r2-r3 orr_r0-r3-r2 mov_r1-r0	cmp_r0-r1 add_cc_r2-r2-r3 orr_r1-r3-r2
sub_r0-r1-r2 sub_r3-r2-r3_ror_i sub_r0-r0-r1 rsb_r3-r0-r3_lsr_i	sub_r3-r2-r3_ror_i add_r3-r2-r3_lsr_i
tst_r0-r1 mvn_eq_r2-r1 sub_eq_r2-r0-r3 add_r2-r2-r0 rsb_r2-r2-r0	tst_r0-r1 sub_ne_r2-r2-r2_lsl_i rsb_cs_r2-r0-r3
add_r0-r0-r1_lsl_i mov_r2-r1 rsb_r2-r2-r0_asr_i mov_r0-r2 sub_r1-r0-r1	add_r0-r0-r1_lsl_i rsb_r2-r1-r0_asr_i sub_r1-r2-r1
mvn_r0-r1 rsb_r2-r0-r2_lsl_i add_r0-r2-r2 add_r2-r0-r1 mov_r1-r2	mvn_r0-r1 rsb_r2-r0-r2_lsl_i add_r1-r1-r2_lsl_i
sub_r0-r1-r0 add_r2-r3_i add_r1-r3-r0 sub_r3-r2-r1	sub_r0-r1-r0 rsb_r3-r0_i
orr_r0-r1-r2 eor_r2-r0_i mov_r3-r1 and_r3-r3-r2_asr_i	orr_r2-r1-r2 and_r3-r1-r2_asr_i
orr_r0-r1-r0 orr_r0-r1-r0 add_r0-r1-r0 mov_r2-r0	orr_r2-r0-r1 add_r2-r1-r2
tst_r0-r1 add_ne_r2-r2-r2_ror_i add_eq_r2-r3-r1 rsb_r2-r3-r2_ror_i and_r1-r2-r0 orr_r2-r0-r1	orr_r2-r0-r0
rsb_r0-r0-r1_lsl_i rsb_r2-r1-r0 rsb_r3-r1-r2_lsl_i rsb_r1-r3-r2 mvn_r3-r1	rsb_r2-r0-r0_lsl_i mvn_r3-r2
rsb_r0-r1-r0 and_r1-r1-r0_lsr_i and_r0-r2-r1_ror_i and_r2-r1-r0	sub_r2-r2-r2
rsb_r0-r0-r1_lsl_i add_r1-r2-r2_lsl_i rsb_r2-r2-r1_ror_i mov_r3-r0 sub_r1-r2-r3	rsb_r0-r0-r1_lsl_i add_r1-r2-r2_lsl_i rsb_r2-r2-r1_ror_i sub_r1-r2-r0
rsb_r0-r1-r0_lsr_i add_r2-r2-r0 rsb_r1-r2-r0 add_r3-r1-r1	rsb_r1-r2_i add_r3-r1-r1
mov_r0-r1 mov_r2-r0 and_r3-r3_i add_r2-r3-r2	and_r3-r3_i add_r2-r3-r1
eor_r0-r1_i sub_r2-r0-r3 add_r3-r2-r3 sub_r1-r3-r2	sub_r1-r3_i
rsb_r0-r1-r2 add_r3-r1-r0 mvn_r1-r3 orr_r2-r1_i	mvn_r1-r2 orr_r2-r1_i
sub_r0-r0-r1 mov_r2-r3_asr_i and_r0-r0-r2 sub_r1-r0-r3 and_r3-r1-r0_ror_i	sub_r0-r0-r1 and_r0-r0-r3_asr_i sub_r1-r0-r3 and_r3-r1-r0_ror_i
orr_r0-r1-r2 sub_r3-r1-r0_asr_i sub_r0-r3-r1 mvn_r3-r0	orr_r3-r2-r1_asr_i mvn_r3-r3_lsr_i
sub_r0-r1-r2_lsr_i eor_r3-r1-r2 add_r1-r3-r0 mov_r3-r1 mvn_r0-r3	sub_r0-r1-r2_lsr_i eor_r3-r1-r2 add_r1-r3-r0 mvn_r0-r1
mvn_r0-r1 orr_r1-r2-r0 and_r1-r1-r2 rsb_r3-r3-r1_ror_i rsb_r1-r1-r3	rsb_r3-r3-r2_ror_i rsb_r1-r2-r3
sub_r0-r1-r2 orr_r3-r1-r0 orr_r1-r0-r3 rsb_r2-r1-r2_ror_i rsb_r0-r1-r2	sub_r0-r1-r2 orr_r3-r1-r0 rsb_r2-r3-r2_ror_i rsb_r0-r3-r2
cmp_r0_i rsb_lt_r1-r1-r0 rsb_ge_r1-r2-r0_ror_i mvn_r3-r1 mov_r1-r3 sub_r0-r1_i	rsb_r1-r1-r0 cmp_r0_i rsb_ge_r1-r2-r0_ror_i mvn_r3-r1 sub_r0-r3_i
rsb_r0-r1-r0_ror_i sub_r0-r0-r2 orr_r2-r3-r0 sub_r1-r0-r2_asr_i rsb_r3-r0-r1	rsb_r0-r1-r0_ror_i sub_r0-r0-r2 orr_r2-r3-r0 lsr_r3-r2_i
sub_r0-r1-r2 eor_r2-r2-r0 eor_r2-r2-r0 rsb_r1-r2_i	rsb_r1-r2_i
rsb_r0-r1-r0_asr_i add_r2-r0-r1_lsr_i mov_r1-r2 sub_r2-r0-r1	asr_r2-r1_i
mvn_r0-r1 eor_r0-r1-r0 rsb_r0-r0-r2_lsl_i add_r3-r0-r0 sub_r2-r3-r0	mvn_r0_i rsb_r2-r0-r2_lsl_i
rsb_r0-r1-r0 mvn_r2-r0 mvn_r3-r0 and_r1-r2-r3 orr_r0-r1-r0	mvn_r0_i
tst_r0-r1 mvn_ne_r2-r1 mvn_eq_r2-r1 add_r3-r2-r2_lsl_i and_r3-r3_i sub_r1-r3-r2_ror_i	mvn_r2-r1 and_r3-r2_i sub_r1-r3-r2_ror_i
sub_r0-r0-r1 add_r2-r0_i mov_r1-r2 mvn_r2-r1	sub_r0-r0-r1 add_r2-r0_i mvn_r2-r2
mov_r0-r1 add_r2-r2-r2_lsl_i rsb_r0-r0-r2_ror_i and_r0-r2-r0	add_r2-r2-r2_lsl_i rsb_r0-r1-r2_ror_i and_r0-r2-r0
orr_r0-r1-r2 cmp_r1-r0 mvn_hi_r1-r0 mvn_r0-r1	mvn_r0-r1
sub_r0-r1-r2 mov_r1-r0 mov_r2-r1 rsb_r3-r2_i eor_r0-r3-r0_lsl_i	sub_r0-r1-r2 rsb_r3-r0_i eor_r0-r3-r0_lsl_i
orr_r0-r0-r1 add_r0-r0-r0 mov_r1-r0 sub_r2-r1-r0_lsr_i	orr_r0-r0-r1 add_r0-r0-r0 sub_r2-r0-r0_lsr_i
rsb_r0-r1-r0 add_r2-r0-r3 rsb_r3-r2-r0 add_r1-r3_i	rsb_r1-r3_i
cmp_r0-r1 mvn_hi_r1-r0 mov_r2-r3 orr_r3-r2-r3 rsb_r0-r1-r3_asr_i	cmp_r0-r1 mvn_hi_r1-r0 rsb_r0-r1-r3_asr_i
cmp_r0-r1 sub_ge_r2-r3-r2 and_r2-r2-r3 mov_r1-r2 sub_r0-r1-r0	cmp_r0-r1 sub_ge_r2-r3-r2 and_r2-r2-r3 sub_r0-r2-r0
rsb_r0-r1-r0_lsr_i mvn_r2-r0 add_r0-r2-r2_lsr_i mov_r3-r0	rsb_r0-r1-r0_lsr_i mvn_r2-r0 add_r3-r2-r2_lsr_i
and_r0-r0-r1 rsb_r1-r2_i sub_r0-r1-r0_asr_i mov_r2-r0	and_r0-r0-r1 rsb_r1-r2_i sub_r2-r1-r0_asr_i
mov_r0-r1 rsb_r1-r1-r0_lsl_i mvn_r2-r1 mov_r0-r1 rsb_r2-r0-r2_lsl_i	rsb_r1-r1-r1_lsl_i mvn_r0-r1 rsb_r2-r1-r0_lsl_i
and_r0-r1-r2_lsr_i orr_r2-r2-r0 add_r1-r1-r0 orr_r3-r0-r2 orr_r2-r1-r3	and_r0-r1-r2_lsr_i orr_r2-r2-r0 add_r1-r1-r0 orr_r2-r1-r2
cmp_r0-r1 add_ls_r1-r2-r1 sub_r3-r1-r3 sub_r0-r1-r3	mov_r0-r3
orr_r0-r0-r1 rsb_r2-r3-r0 sub_r1-r2-r0 mov_r2-r1	rsb_r2-r3_i
mvn_r0-r1 rsb_r2-r1_i and_r2-r1-r2_lsl_i sub_r3-r2-r0	unk sub_r3-r1-r2_ror_i
sub_r0-r0-r1 mov_r2-r0 mov_r0-r2 add_r2-r2-r0_asr_i	sub_r0-r0-r1 add_r2-r0-r0_asr_i
add_r0-r1-r1 mov_r1-r0 sub_r2-r1_i rsb_r0-r2-r1_asr_i	add_r0-r1-r1 sub_r2-r0_i rsb_r0-r2-r0_asr_i
tst_r0-r1 sub_ne_r2-r2-r0 rsb_r3-r0-r2 mvn_r0-r3 mvn_r3-r0	tst_r0-r1 sub_ne_r2-r2-r0 rsb_r3-r0-r2
cmp_r0-r1 sub_cs_r2-r3-r1 eor_r2-r1-r2 and_r0-r2-r1_lsl_i orr_r0-r0-r2 mov_r3-r0	cmp_r0-r1 sub_cs_r2-r3-r1 eor_r2-r1-r2 mov_r3-r2
orr_r0-r1-r0_lsl_i eor_r1-r0-r1 sub_r2-r1-r3_lsl_i add_r3-r2-r2	orr_r0-r1-r0_lsl_i eor_r1-r0-r1 add_r3-r1-r1
mov_r0-r1 eor_r2-r3-r0 mvn_r1-r2 sub_r3-r1-r2 rsb_r2-r3-r1	eor_r2-r3-r1
eor_r0-r1_i add_r2-r0-r0 add_r0-r2-r2 mov_r2-r0	eor_r0-r1_i add_r0-r0-r0 add_r2-r0-r0
cmp_r0-r1 sub_hi_r2-r1-r0_lsr_i mov_r1-r2 add_r0-r2-r1	cmp_r0-r1 sub_hi_r2-r1-r0_lsr_i add_r0-r2-r2
sub_r0-r1-r0 rsb_r2-r1-r2_lsr_i rsb_r0-r2-r0 mov_r3-r0	sub_r0-r1-r0 rsb_r2-r1-r2_lsr_i sub_r3-r0-r2
tst_r0-r1 sub_eq_r2-r1-r0 mov_r3-r2 add_r0-r2-r3 eor_r2-r0_i	tst_r0-r1 sub_eq_r2-r1-r0 add_r0-r2-r2 eor_r2-r0_i
rsb_r0-r0-r1_asr_i rsb_r0-r1-r0_lsl_i eor_r1-r0_i mov_r0-r1	rsb_r0-r0-r1_asr_i rsb_r0-r1-r0_lsl_i eor_r0-r0_i
eor_r0-r1_i eor_r2-r1-r0 and_r2-r2-r3_lsl_i sub_r1-r2-r0	eor_r0-r1_i rsb_r1-r0_i
add_r0-r1-r1 sub_r1-r0-r1 sub_r2-r0-r3 rsb_r1-r1-r2_ror_i	add_r0-r1-r1 sub_r2-r0-r3 rsb_r1-r1-r2_ror_i
mvn_r0-r1 add_r2-r1-r0 add_r1-r1-r0_asr_i and_r3-r1-r2 add_r0-r2-r3	mvn_r0-r1 add_r2-r1-r0 add_r1-r1-r0_asr_i add_r0-r1-r2_asr_i
tst_r0_i add_ne_r1-r2-r0 add_eq_r1-r2-r0 orr_r3-r0-r1_ror_i	add_r1-r2-r0 orr_r3-r0-r1_ror_i
sub_r0-r0-r1 mov_r1-r0 rsb_r2-r0-r1 mvn_r0-r2	mvn_r0_i
and_r0-r1-r2 and_r3-r0-r3 mov_r0-r3 rsb_r3-r0-r2_ror_i and_r1-r3-r2	and_r0-r1-r2 and_r3-r0-r3 rsb_r3-r3-r2_ror_i and_r1-r3-r2
rsb_r0-r1-r0 add_r2-r2-r2 rsb_r0-r0-r2_lsr_i mov_r2-r0 add_r2-r2-r0_ror_i	rsb_r0-r1-r0 add_r2-r2-r2 rsb_r0-r0-r2_lsr_i add_r2-r0-r0_ror_i
and_r0-r1-r0_lsr_i mov_r1-r2 and_r2-r2-r0 orr_r1-r1-r0 add_r3-r2-r1_lsl_i	and_r0-r1-r0_lsr_i orr_r3-r0-r2 and_r2-r2-r0 orr_r3-r2-r3_lsl_i
cmp_r0-r1 rsb_ls_r1-r1-r0_lsr_i eor_r1-r1-r0 orr_r0-r0-r1	cmp_r0-r1 rsb_ls_r1-r1-r0_lsr_i orr_r0-r0-r1
mov_r0-r1 add_r2-r2-r0 rsb_r0-r2-r1_lsr_i sub_r2-r0-r2_asr_i rsb_r0-r1-r2_lsl_i	add_r2-r2-r1 rsb_r0-r2-r1_lsr_i sub_r2-r0-r2_asr_i rsb_r0-r1-r2_lsl_i
cmp_r0_i add_ne_r1-r1-r0_ror_i and_r2-r0-r1 orr_r3-r0-r2	orr_r3-r0-r0
sub_r0-r0-r1 sub_r0-r1-r0 sub_r1-r0-r1_ror_i mov_r2-r1	sub_r0-r0-r1 sub_r0-r1-r0 sub_r2-r0-r1_ror_i
rsb_r0-r1-r2_lsr_i rsb_r2-r0_i mov_r3-r2 add_r3-r2-r3	rsb_r0-r1-r2_lsr_i rsb_r2-r0_i add_r3-r2-r2
tst_r0-r1 sub_ne_r2-r2-r0 sub_eq_r2-r3-r0 mvn_r0-r2 mvn_r2-r0	sub_r2-r2-r0 tst_r0-r1 sub_ge_r2-r3-r0
orr_r0-r1-r0_lsr_i tst_r1-r0 mov_eq_r2-r3_lsl_i rsb_r2-r2_i	tst_r1-r1 mov_ls_r2-r3_lsl_i rsb_r2-r2_i
rsb_r0-r0_i and_r1-r0-r2 mov_r0-r2 rsb_r1-r0-r1	rsb_r0-r0_i and_r1-r0-r2 rsb_r1-r2-r1
rsb_r0-r1-r0_lsl_i mvn_r2-r3 add_r0-r0-r2 rsb_r2-r2-r0	rsb_r2-r1-r0_lsl_i
tst_r0-r1 rsb_eq_r0-r2-r3_lsr_i orr_r1-r0-r2_lsl_i mov_r0-r1 rsb_r1-r1-r0	sub_r1-r0-r0
add_r0-r1-r2_lsr_i rsb_r0-r0-r2 sub_r2-r0-r3 rsb_r0-r0-r2	sub_r0-r3-r3_lsl_i
eor_r0-r1-r2 mvn_r1-r0 add_r0-r1-r1_lsr_i eor_r1-r0_i	eor_r0-r1-r2 sub_r0-r0-r0_ror_i eor_r1-r0_i
cmp_r0-r1 rsb_ne_r2-r0-r1 and_r2-r2_i and_r3-r0-r2_ror_i eor_r0-r0-r3_lsr_i	orr_r0-r0-r0
sub_r0-r1-r2_ror_i sub_r2-r0-r3 and_r2-r0-r2 mov_r0-r2 sub_r2-r0_i	sub_r0-r1-r2_ror_i sub_r2-r0-r3 and_r2-r0-r2 sub_r2-r2_i
orr_r0-r0-r1_lsr_i mvn_r2-r0 mvn_r0-r2 mov_r2-r0 add_r2-r0-r2	orr_r0-r0-r1_lsr_i add_r2-r0-r0
sub_r0-r1-r2_lsl_i sub_r3-r0-r2 eor_r1-r0-r3 add_r2-r1-r1 and_r1-r2_i	bic_r1-r1-r1
tst_r0_i mvn_ne_r1-r0 mvn_eq_r1-r0 add_r0-r1_i	sub_r0-r0-r0_lsl_i
mvn_r0-r1 orr_r2-r3-r0 rsb_r1-r2-r0 add_r3-r1-r2	mvn_r3-r1
add_r0-r1-r0 and_r0-r0_i mvn_r1-r0 orr_r2-r0-r1	mvn_r2_i
mvn_r0-r1 rsb_r2-r1-r3_asr_i sub_r1-r2-r0 add_r1-r1-r2	mvn_r0-r1 rsb_r2-r1-r3_asr_i rsb_r1-r0-r2_lsl_i
eor_r0-r0-r1_lsl_i rsb_r2-r3-r0_asr_i sub_r0-r3-r2_asr_i mov_r2-r0	eor_r0-r0-r1_lsl_i rsb_r2-r3-r0_asr_i sub_r2-r3-r2_asr_i
sub_r0-r0-r1 mov_r2-r0 sub_r2-r3-r2 add_r0-r2-r0_asr_i	sub_r0-r0-r1 sub_r2-r3-r0 add_r0-r2-r0_asr_i
eor_r0-r1_i rsb_r0-r0-r2_lsr_i sub_r3-r3-r0_lsr_i mov_r0-r2 eor_r0-r3-r0	eor_r0-r1_i rsb_r0-r0-r2_lsr_i sub_r3-r3-r0_lsr_i eor_r0-r3-r2
add_r0-r1-r2 mov_r3-r0 add_r1-r0-r0 sub_r1-r0-r1 sub_r2-r1-r3	add_r0-r1-r2 mov_r3-r0 add_r1-r0-r0 rsb_r2-r1_i
orr_r0-r0-r1 add_r2-r0-r1 add_r1-r2_i rsb_r1-r1-r2 add_r3-r1-r0	orr_r2-r0-r1 sub_r3-r2_i
rsb_r0-r1-r0_ror_i add_r2-r0-r1 add_r1-r0-r2_lsr_i sub_r1-r1-r2	add_r2-r0-r0 rsb_r1-r1-r2_lsr_i
sub_r0-r1-r2_lsl_i mvn_r3-r2 sub_r2-r2-r3 rsb_r1-r0-r2_lsr_i	sub_r0-r1-r2_lsl_i mov_r2-r2_lsl_i rsb_r1-r0-r2_lsr_i
cmp_r0-r1 rsb_ls_r1-r1-r2_lsr_i rsb_hi_r1-r0-r3_lsl_i mvn_r3-r1 mvn_r2-r3 mvn_r3-r2	cmp_r0-r1 rsb_hi_r1-r0-r3_lsl_i rsb_ls_r1-r1-r2_lsr_i mvn_r3-r1
add_r0-r1-r2_ror_i add_r2-r2-r0 mov_r1-r0 add_r3-r2-r1 sub_r1-r3_i	add_r3-r1-r2_ror_i add_r3-r2-r3_lsl_i sub_r1-r3_i
and_r0-r1-r0_asr_i mov_r2-r0 add_r1-r2_i mov_r0-r1 rsb_r3-r0_i	and_r0-r1-r0_asr_i add_r1-r0_i rsb_r3-r1_i
tst_r0-r1 add_ne_r2-r1_i add_eq_r2-r1_i sub_r0-r2-r0 and_r3-r0-r2_asr_i	add_r2-r1_i rsb_r0-r0-r2 and_r3-r0-r2_asr_i
mov_r0-r1_lsl_i mvn_r2-r0 mvn_r1-r2 add_r3-r1-r1 mvn_r2-r3	mvn_r2_i
rsb_r0-r1-r2_asr_i mvn_r3-r0 mov_r0-r2 sub_r1-r0-r3 sub_r3-r1-r0	rsb_r0-r1-r2_asr_i add_r3-r0_i
rsb_r0-r1-r0 rsb_r0-r2-r0_lsl_i mov_r3-r0 mov_r0-r3	rsb_r0-r1-r0 rsb_r0-r2-r0_lsl_i
mvn_r0-r1 rsb_r2-r0-r1_lsr_i add_r2-r2-r1 rsb_r2-r2-r3	mvn_r0-r1_lsl_i rsb_r2-r0-r1_lsr_i rsb_r2-r2-r3
rsb_r0-r1-r0 sub_r2-r2-r3 rsb_r2-r0-r2_lsr_i and_r0-r2_i orr_r0-r0_i	mov_r0_i
rsb_r0-r1-r2 rsb_r0-r0-r2_asr_i and_r1-r0-r2 eor_r2-r0-r1	rsb_r0-r1-r2 rsb_r0-r0-r2_asr_i bic_r2-r0-r2
sub_r0-r1-r0_asr_i orr_r2-r1-r0 eor_r1-r2-r0 mvn_r3-r1 eor_r1-r3-r1_ror_i	sub_r0-r1-r0_asr_i bic_r1-r1-r0 mvn_r3-r1 eor_r1-r3-r1_ror_i
tst_r0-r1 sub_eq_r1-r2_i rsb_r3-r2-r1 sub_r1-r1-r3 rsb_r0-r0-r1 eor_r3-r1-r0	rsb_r0-r0-r2 eor_r3-r2-r0
tst_r0_i sub_ne_r1-r2-r3 mvn_r0-r1 add_r1-r1-r0	mvn_r0-r1 add_r1-r1-r0
mov_r0-r1 add_r1-r0_i and_r0-r0-r1 eor_r1-r2-r0_lsr_i	add_r0-r1_i and_r0-r0-r1 eor_r1-r2-r0_ror_i
rsb_r0-r0-r1_ror_i add_r1-r2_i orr_r3-r2-r1_lsr_i add_r0-r3-r0_ror_i	rsb_r0-r0-r1_ror_i orr_r3-r2-r2_lsr_i add_r0-r3-r0_ror_i
tst_r0_i mvn_ne_r1-r2 mvn_r3-r1 add_r2-r0-r3 mov_r3-r2	tst_r0_i mvn_ne_r1-r2 mvn_r3-r1 add_r3-r3-r0
tst_r0-r1 mov_eq_r1_i sub_r2-r1-r0 rsb_r3-r1_i add_r3-r2-r3	sub_r2-r1-r0 rsb_r3-r1_i add_r3-r2-r3
cmp_r0_i rsb_lt_r1-r2-r3_ror_i and_r3-r1-r3 mov_r2-r3 and_r1-r3-r2	cmp_r0_i rsb_lt_r1-r2-r3_ror_i and_r1-r1-r3
rsb_r0-r0-r1_ror_i eor_r1-r0-r2 mvn_r2-r1 eor_r3-r2-r1	mvn_r3_i
add_r0-r1-r0_lsl_i rsb_r2-r1-r0_lsl_i orr_r3-r3-r1_lsr_i and_r3-r2-r3_asr_i	rsb_r2-r1-r1_lsl_i and_r3-r2-r3_asr_i
mvn_r0-r1 add_r2-r2-r0 orr_r3-r0-r2_ror_i add_r1-r1-r3 add_r2-r1_i	mvn_r0-r1 add_r2-r2-r0 and_r2-r1-r2_ror_i
cmp_r0_i mov_lt_r0_i sub_r0-r1-r0_asr_i add_r2-r2-r0 add_r1-r2_i	add_r2-r2-r1 add_r1-r2_i
rsb_r0-r1-r0_lsl_i and_r1-r0-r2 eor_r3-r2_i orr_r0-r1-r3_asr_i	rsb_r0-r1-r0_lsl_i and_r1-r0-r2 orr_r0-r1-r2_asr_i
rsb_r0-r1-r0 add_r0-r0-r0 mov_r1-r0 mov_r2-r1	rsb_r2-r1-r0_lsl_i sub_r2-r2-r1
cmp_r0-r1 mvn_eq_r2-r3 rsb_r3-r0-r2_lsr_i mov_r1-r3 eor_r3-r1-r2	cmp_r0-r1 mvn_eq_r2-r3 rsb_r3-r0-r2_lsr_i eor_r3-r3-r2
cmp_r0-r1 and_ne_r1-r1-r2 and_eq_r1-r2-r1 add_r3-r3-r1	and_r1-r1-r2 add_r3-r3-r1
mvn_r0-r1 sub_r0-r2-r0 rsb_r1-r2-r0 rsb_r2-r1-r2	mvn_r0-r1 add_r2-r0-r2
tst_r0-r1 rsb_eq_r0-r2-r1 add_r2-r1-r3_asr_i rsb_r2-r0-r2_lsl_i rsb_r1-r1-r2_lsl_i	tst_r0-r1 rsb_eq_r0-r2-r1 rsb_r2-r0-r1_lsl_i rsb_r1-r1-r2_lsl_i
add_r0-r0-r1_lsl_i orr_r2-r0-r1 sub_r1-r2-r1 mvn_r3-r1	add_r0-r0-r1_lsl_i unk
sub_r0-r1-r0_lsl_i rsb_r2-r3-r0_ror_i orr_r0-r2-r3 and_r3-r0-r2 eor_r3-r0-r3_lsl_i	sub_r0-r1-r0_lsl_i rsb_r2-r3-r0_ror_i orr_r0-r2-r3 eor_r3-r0-r2_lsl_i
rsb_r0-r1-r2_lsl_i cmp_r0_i add_lt_r0-r0-r0 rsb_r1-r1-r0	rsb_r0-r1-r2_lsl_i mov_r3-r0_lsr_i lsl_r0-r0-r3 rsb_r1-r1-r0
eor_r0-r1-r0 eor_r0-r0-r1 sub_r2-r2_i and_r1-r0-r2_ror_i add_r2-r1_i	sub_r2-r2_i and_r1-r0-r2_ror_i add_r2-r1_i
tst_r0-r1 mvn_eq_r0-r1 eor_r0-r0-r2 mov_r3-r0 rsb_r1-r3-r0	mov_r1_i
mov_r0-r1_ror_i mov_r2-r3 sub_r1-r0-r3 rsb_r2-r2-r1	mov_r0-r1_ror_i sub_r2-r0-r3_lsl_i
orr_r0-r1_i eor_r2-r0-r1 mov_r0-r2 sub_r1-r0-r2 orr_r3-r0-r1	orr_r0-r1_i eor_r3-r0-r1
tst_r0-r1 sub_ne_r0-r2-r1_asr_i mov_r2-r0 mov_r0-r2 add_r3-r0-r0 eor_r2-r2-r3	tst_r0-r1 sub_ne_r0-r2-r1_asr_i add_r3-r0-r0 eor_r2-r0-r3
add_r0-r1-r2 sub_r1-r2-r0 mvn_r3-r0 add_r2-r3-r1 add_r2-r2-r2	mvn_r0-r1_lsl_i rsb_r3-r2-r0_lsl_i sub_r2-r3-r2
mvn_r0-r1 mvn_r2-r0 mov_r3-r2 mov_r2-r3_lsr_i mvn_r0-r2	mvn_r0-r1_lsr_i
cmp_r0_i add_cs_r1-r2-r0 mov_r0-r1 rsb_r0-r0_i	cmp_r0_i add_cs_r1-r2-r0 rsb_r0-r1_i
add_r0-r1-r2 sub_r2-r0-r1 add_r1-r2-r2_lsr_i rsb_r2-r3-r1	add_r1-r2-r2_lsr_i rsb_r2-r3-r1
sub_r0-r0-r1 orr_r2-r0-r1 sub_r0-r0-r1 add_r2-r0-r2	sub_r0-r0-r1 bic_r2-r0-r1 add_r2-r0-r2
rsb_r0-r1-r0 rsb_r2-r0-r1_lsl_i orr_r3-r1-r2 mov_r1-r2 eor_r3-r1-r3	rsb_r0-r1-r0 rsb_r2-r0-r1_lsl_i orr_r3-r1-r2 eor_r3-r2-r3
add_r0-r1-r1 sub_r2-r0-r1 eor_r1-r3-r2 sub_r3-r2-r1_lsl_i	sub_r3-r1-r3 sub_r3-r1-r3_lsl_i
rsb_r0-r1-r0 sub_r1-r2_i orr_r1-r1-r0 eor_r0-r1-r2_asr_i orr_r1-r0-r1	rsb_r0-r1-r0 sub_r1-r2_i orr_r0-r0-r2_asr_i orr_r1-r1-r0
orr_r0-r1-r2_lsr_i rsb_r2-r1-r0_lsr_i add_r1-r2_i and_r2-r1_i rsb_r1-r2-r1_asr_i	rsb_r2-r1-r1_lsr_i add_r1-r2_i and_r2-r1_i rsb_r1-r2-r1_asr_i
sub_r0-r0-r1 sub_r2-r2-r0_lsl_i add_r0-r2-r2 mvn_r2-r0	mvn_r2-r2_lsl_i
sub_r0-r0-r1_ror_i add_r0-r2-r0 add_r3-r0-r1 mov_r1-r0_ror_i sub_r3-r1-r3	sub_r0-r0-r1_ror_i add_r0-r2-r0 add_r3-r0-r1 rsb_r3-r3-r0_ror_i
tst_r0-r1 mvn_ne_r0-r2 mov_r2-r0 orr_r3-r1-r2	tst_r0-r1 mvn_ne_r0-r2 orr_r3-r1-r0
orr_r0-r1-r2 and_r0-r0-r1 sub_r3-r2_i eor_r1-r0-r3 rsb_r3-r1-r3_lsl_i	sub_r3-r2_i eor_r1-r1-r3 rsb_r3-r1-r3_lsl_i
mvn_r0-r1 rsb_r1-r0-r2_lsl_i mvn_r2-r1 add_r1-r2-r1 mvn_r3-r1	mov_r3_i
rsb_r0-r1-r2 mov_r2-r1 sub_r0-r1-r0_ror_i sub_r1-r0-r2	rsb_r0-r1-r2 sub_r0-r2-r0_ror_i sub_r1-r0-r2
cmp_r0_i rsb_eq_r0-r1-r2_lsl_i mvn_r3-r0 orr_r1-r3-r0	mvn_r1_i
rsb_r0-r1-r2 rsb_r1-r2-r0 add_r0-r0-r1 mov_r1-r0_lsl_i	sub_r0-r2-r1_lsl_i mov_r1-r0_lsl_i
tst_r0-r1 mov_ne_r0-r1_asr_i mov_eq_r0-r2 and_r3-r2-r0 mov_r2-r1 sub_r0-r2_i rsb_r2-r0-r3_asr_i	tst_r0-r1 mvn_cs_r0_i mov_ne_r0-r1_asr_i and_r3-r2-r0 sub_r0-r1_i rsb_r2-r0-r3_asr_i
rsb_r0-r0-r1_lsr_i rsb_r0-r1-r0 sub_r0-r2-r0 eor_r2-r2-r0 and_r0-r3-r2_lsl_i	rsb_r0-r0-r1_lsr_i sub_r2-r1-r0 and_r0-r3-r2_lsl_i
orr_r0-r1-r2_lsr_i orr_r1-r1-r3 orr_r3-r1-r0_lsl_i mov_r2-r1 sub_r1-r3-r2_lsl_i	orr_r0-r1-r2_lsr_i orr_r1-r1-r3 orr_r3-r1-r0_lsl_i sub_r1-r3-r3_lsl_i
mov_r0-r1 sub_r2-r3-r1 eor_r3-r2-r1 sub_r2-r2-r0 eor_r3-r2-r3	sub_r2-r3-r1 eor_r3-r2-r1 sub_r2-r2-r1 eor_r3-r2-r3
tst_r0-r1 eor_ne_r0-r2-r3 orr_r0-r0_i eor_r0-r1-r0_lsr_i add_r0-r0-r0	tst_r0-r1 eor_ne_r0-r2-r3 eor_r0-r1-r0_lsr_i add_r0-r0-r0
rsb_r0-r1-r0 mov_r2-r0 rsb_r2-r2-r1 add_r2-r2-r2	rsb_r2-r0-r1_lsl_i add_r2-r2-r2
sub_r0-r1-r0_asr_i sub_r2-r0-r1 sub_r3-r2-r3 add_r3-r3-r3	lsr_r2-r0_i sub_r3-r2-r3 add_r3-r3-r3
rsb_r0-r1-r2_ror_i mov_r1-r2 eor_r3-r0_i orr_r2-r3-r1_ror_i rsb_r3-r3-r2	rsb_r0-r1-r2_ror_i eor_r3-r0_i orr_r2-r3-r2_ror_i rsb_r3-r3-r2
rsb_r0-r1_i and_r0-r0_i mvn_r2-r1 and_r2-r2-r0_lsl_i mvn_r1-r2	rsb_r0-r1_i unk
mov_r0-r1 mvn_r2-r0 add_r0-r2-r0_lsr_i add_r3-r0-r1_asr_i	mvn_r2-r1 add_r0-r2-r1_lsr_i add_r3-r0-r1_asr_i
sub_r0-r0_i sub_r1-r2-r0 sub_r0-r1-r2 eor_r1-r0-r3 and_r3-r0-r1_ror_i	sub_r0-r0_i rsb_r0-r0_i eor_r1-r3-r0 and_r3-r0-r1_ror_i
cmp_r0_i mvn_ge_r1-r2 mvn_r2-r0 add_r1-r1-r2 sub_r0-r2-r1	cmp_r0_i mvn_ge_r1-r2 add_r1-r1-r2 sub_r0-r2-r1
eor_r0-r1-r2_asr_i eor_r2-r0-r1 add_r1-r1-r1 rsb_r1-r1-r2	mov_r2-r2_asr_i add_r1-r1-r1 rsb_r1-r1-r2
cmp_r0-r1 eor_cc_r1-r0-r2 rsb_r0-r0-r1_lsl_i rsb_r2-r0-r1_lsl_i and_r3-r3-r2_asr_i	orr_r2-r0-r0 and_r3-r3-r2_asr_i
sub_r0-r1-r2 add_r1-r0-r2 sub_r3-r2-r3 eor_r2-r1-r3 rsb_r1-r0-r2	sub_r0-r1-r2 sub_r3-r2-r3 eor_r2-r1-r3 rsb_r1-r0-r2
cmp_r0-r1 sub_ge_r2-r3-r2 mvn_r1-r2 add_r2-r2-r1 eor_r0-r2-r3	mvn_r0-r3
mov_r0-r1 rsb_r2-r0-r2 mvn_r1-r2 add_r3-r0-r1 eor_r3-r3-r2	rsb_r2-r1-r2 mvn_r0-r2 add_r3-r0-r1 eor_r3-r3-r2
add_r0-r1-r1_lsl_i orr_r1-r1-r2 sub_r1-r0-r1 mvn_r3-r1 mvn_r1-r3	bic_r0-r2-r1 rsb_r1-r0-r1_lsl_i
sub_r0-r1-r0 mov_r2-r0 add_r1-r2-r1 sub_r3-r1-r2_lsr_i	sub_r0-r1-r0 add_r1-r0-r1 sub_r3-r1-r0_lsr_i
mov_r0-r1 tst_r2-r0 and_eq_r0-r0-r1 and_r1-r0-r2_ror_i	and_r1-r1-r2_ror_i
tst_r0-r1 orr_eq_r2-r1-r0 sub_r2-r0-r2 sub_r2-r0-r2	tst_r0-r1 orr_eq_r2-r1-r0
sub_r0-r1-r2 sub_r0-r0_i mov_r2-r0 and_r2-r0-r2_lsr_i	sub_r0-r1-r2 sub_r0-r0_i and_r2-r0-r0_lsr_i
cmp_r0-r1 and_cc_r2-r0-r1 and_cs_r2-r1-r0 add_r3-r2-r1	and_r2-r0-r1 add_r3-r2-r1
orr_r0-r1-r0_lsr_i rsb_r2-r0_i sub_r3-r2-r0 mov_r0-r2 add_r3-r3-r0	orr_r0-r1-r0_lsr_i rsb_r2-r0_i sub_r3-r2-r0 add_r3-r3-r2
sub_r0-r1-r2 mvn_r2-r3 sub_r2-r2-r1 add_r3-r2-r0 add_r3-r1-r3	sub_r0-r1-r2 mvn_r2-r3 add_r3-r2-r0
mov_r0-r1 and_r2-r2-r0_ror_i sub_r1-r2-r3 orr_r0-r1-r2 sub_r2-r0-r1	and_r2-r2-r1_ror_i sub_r1-r2-r3 bic_r2-r2-r1
rsb_r0-r1-r2 sub_r1-r0-r3_asr_i orr_r3-r1-r0 sub_r1-r3-r0	rsb_r0-r1-r2 sub_r1-r0-r3_asr_i bic_r1-r1-r0
add_r0-r1-r2 mov_r3-r0 sub_r3-r1-r3_ror_i add_r2-r3-r0 sub_r2-r0-r2	add_r0-r1-r2 rsb_r2-r1-r0_ror_i
sub_r0-r1_i orr_r2-r0-r2 mov_r0-r3 mov_r3-r0 add_r2-r2-r3_asr_i	sub_r0-r1_i orr_r2-r0-r2 add_r2-r2-r3_asr_i
sub_r0-r1-r0_lsr_i rsb_r0-r2-r0_asr_i rsb_r1-r1-r0 add_r3-r0-r1 add_r2-r3_i	sub_r0-r1-r0_lsr_i rsb_r0-r2-r0_asr_i rsb_r3-r1-r0_lsl_i add_r2-r3_i
tst_r0-r1 mov_ne_r1_i mov_eq_r1_i rsb_r0-r1-r2 add_r3-r0-r1	mov_r3-r2
sub_r0-r1-r2 rsb_r2-r1-r3_lsl_i add_r1-r2-r1 add_r3-r1-r0_lsr_i	sub_r0-r1-r2 lsl_r1-r3_i add_r3-r1-r0_lsr_i
orr_r0-r1-r2_lsr_i add_r3-r1-r0 rsb_r0-r1-r0_ror_i sub_r3-r3-r0	orr_r2-r1-r2_lsr_i rsb_r0-r2-r2_ror_i rsb_r3-r0-r1_lsl_i
rsb_r0-r1-r2_lsr_i and_r2-r3-r1_lsl_i mvn_r1-r2 and_r1-r2-r1 sub_r0-r1-r0	rsb_r0-r1-r2_lsr_i rsb_r0-r0_i
eor_r0-r1-r2 mvn_r3-r2 sub_r0-r0-r3 sub_r2-r2-r0 add_r2-r2-r2_lsl_i	eor_r0-r1-r2 mvn_r2-r0 add_r2-r2-r2_lsl_i
add_r0-r1_i add_r1-r0-r2 rsb_r2-r1-r0_asr_i add_r1-r2_i sub_r0-r2-r1	mvn_r0_i
sub_r0-r1-r2 and_r0-r0-r3_lsr_i rsb_r0-r0-r2 sub_r0-r0-r2	sub_r0-r1-r2 and_r0-r0-r3_lsr_i rsb_r0-r0-r0_lsr_i
add_r0-r0-r0_lsr_i and_r0-r0_i add_r1-r0-r0 sub_r0-r1-r0	add_r0-r0-r0_lsr_i and_r0-r0_i
mov_r0-r1 sub_r1-r2-r0 mov_r0-r1 add_r1-r0-r0 add_r2-r1_i	sub_r1-r2-r1 add_r1-r1-r1 add_r2-r1_i
cmp_r0_i mvn_lt_r1-r0 mvn_ge_r1-r0 orr_r1-r1-r0_lsr_i and_r2-r1-r0_ror_i	mvn_r1-r0 orr_r1-r1-r0_lsr_i and_r2-r1-r0_ror_i
eor_r0-r0-r1 mov_r1-r2 eor_r0-r2-r0_asr_i sub_r2-r0-r1	eor_r0-r0-r1 eor_r0-r2-r0_asr_i sub_r2-r0-r2
cmp_r0-r1 mvn_ne_r2-r3 mvn_eq_r2-r3 and_r1-r1-r2_asr_i mvn_r2-r1	bic_r1-r1-r3_asr_i mvn_r2-r1
cmp_r0-r1 sub_ls_r2-r2-r0 sub_hi_r2-r0-r1 sub_r1-r0-r2 rsb_r1-r3-r1_ror_i	cmp_r0-r1 rsb_ls_r1-r2-r0_lsl_i rsb_r1-r3-r1_ror_i
eor_r0-r1-r0 lsr_r2-r0-r1 sub_r1-r0-r2 rsb_r3-r0-r1	eor_r0-r1-r0 lsr_r2-r0-r1 rsb_r3-r2_i
cmp_r0-r1 mvn_ne_r1-r2 mvn_eq_r1-r2 mov_r3-r1	mvn_r3-r2
rsb_r0-r1-r2_asr_i bic_r2-r0_i mov_r1-r2 tst_r1_i sub_eq_r2-r0-r1 lsr_r3-r1_i and_r3-r2-r3	rsb_r3-r1-r2_asr_i and_r3-r3-r3_lsr_i and_r3-r3_i
bfi_r0-r0_i_i bic_r1-r0_i and_r2-r3-r1 sub_r1-r0-r2 add_r0-r1-r3 bfi_r3-r0_i_i and_r3-r3-r0	bfi_r0-r0_i_i bic_r1-r3_i bic_r1-r0-r1 add_r0-r1-r3 bfi_r3-r0_i_i and_r3-r3-r0
bfi_r0-r1_i_i mov_r2-r1 tst_r2_i orr_ne_r2-r1-r3_asr_i orr_eq_r2-r1-r0 rsb_r2-r0-r2	orr_r2-r1-r3_asr_i tst_r1_i bfi_r0-r1_i_i orr_eq_r2-r1-r0 rsb_r2-r0-r2
add_r0-r1-r2_ror_i bic_r1-r3-r0 rsb_r2-r1-r3 tst_r1_i orr_eq_r0-r2-r1 and_r1-r2-r0	add_r0-r1-r2_ror_i and_r1-r0-r3
ror_r0-r0_i and_r1-r2-r0 and_r1-r2-r1_lsr_i	and_r1-r2-r0_ror_i and_r1-r2-r1_lsr_i
orr_r0-r1-r2 mov_r2-r0 and_r2-r2-r0	orr_r2-r1-r2
bic_r0-r1-r2 lsr_r1-r0-r3 orr_r2-r3-r1 rsb_r1-r2-r3_asr_i mvn_r2-r1 mov_r0-r2 lsr_r2-r0-r1 and_r0-r2_i	bic_r0-r1-r2 lsr_r1-r0-r3 orr_r2-r3-r1 rsb_r1-r2-r3_asr_i mvn_r2-r1 lsr_r2-r2-r1 and_r0-r2_i
cmp_r0-r1 mov_ls_r0-r2 and_r2-r1-r0 mov_r3-r2 add_r3-r3-r3 and_r1-r3-r2	cmp_r0-r1 mov_ls_r0-r2 and_r2-r1-r0 add_r3-r2-r2 and_r1-r3-r2
rsb_r0-r1-r2_lsl_i and_r1-r3-r0 eor_r0-r1_i mov_r3-r0 and_r2-r2-r3_lsl_i	rsb_r0-r1-r2_lsl_i and_r1-r3-r0 eor_r0-r1_i and_r2-r2-r0_lsl_i
bfi_r0-r1_i_i bfi_r2-r0_i_i	bfi_r2-r0_i_i
and_r0-r1-r0_lsr_i sub_r2-r1-r0	bic_r2-r1-r0_lsr_i
orr_r0-r0-r1_ror_i sub_r1-r1-r0_ror_i sub_r2-r1_i orr_r1-r2-r0 orr_r1-r1-r3_lsr_i orr_r2-r3-r1 rsb_r0-r2-r1 mov_r3-r0	orr_r0-r0-r1_ror_i sub_r1-r1-r0_ror_i sub_r2-r1_i orr_r1-r2-r0 orr_r1-r1-r3_lsr_i orr_r2-r3-r1 rsb_r3-r2-r1
and_r0-r1_i ror_r1-r0_i and_r2-r1-r3_lsr_i lsr_r3-r2_i	bic_r3-r1-r1
orr_r0-r1_i lsl_r0-r0_i orr_r2-r0-r2 orr_r2-r2_i sub_r3-r2_i rsb_r1-r3-r0 add_r3-r3-r1	orr_r0-r1_i lsl_r0-r0_i rsb_r1-r3-r0 add_r3-r3-r1
mov_r0-r1 cmp_r0-r2 mov_ls_r1-r2 and_r3-r1-r0 mov_r0-r1 add_r1-r3-r0_lsl_i	mov_r0-r1 cmp_r1-r2 mov_cc_r1-r2 and_r3-r1-r0 add_r1-r3-r1_lsl_i
cmp_r0-r1 mov_cc_r0-r1 mov_cs_r0-r1 add_r2-r0-r1_asr_i and_r0-r2_i orr_r1-r0-r3	add_r2-r1-r1_ror_i and_r0-r2_i orr_r1-r0-r3
cmp_r0-r1 eor_cc_r1-r2-r1 rsb_cc_r1-r0-r2 rsb_r0-r1_i asr_r3-r3-r3 add_r1-r3-r0	cmp_r0-r1 rsb_cc_r1-r0-r2 rsb_r0-r1_i asr_r3-r3-r3 add_r1-r3-r0
cmp_r0-r1 mov_lt_r0-r2 sub_lt_r0-r2-r3 rsb_r2-r3_i eor_r0-r2-r0	cmp_r0-r1 sub_lt_r0-r2-r3 rsb_r2-r3_i eor_r0-r2-r0
ror_r0-r0_i and_r0-r1-r0 rsb_r2-r1_i add_r2-r2-r0_lsl_i	and_r2-r0-r1_lsl_i sub_r1-r1_i sub_r2-r2-r1
mov_r0-r1 mvn_r1-r2 rsb_r3-r2-r1 sub_r3-r0-r3 add_r3-r3-r3_ror_i	mvn_r3-r2_lsl_i rsb_r2-r3-r1 add_r3-r2-r2_ror_i
asr_r0-r0_i orr_r1-r2-r0	orr_r1-r2-r0_asr_i
and_r0-r0-r1_lsr_i sub_r1-r2-r0 rsb_r3-r2-r0_lsr_i and_r2-r3-r1_lsr_i rsb_r3-r1-r2 rsb_r1-r1-r3 orr_r1-r1_i lsl_r1-r1_i	and_r0-r0-r1_lsr_i sub_r1-r2-r0 rsb_r3-r2-r0_lsr_i and_r2-r3-r1_lsr_i sub_r1-r2-r1_lsl_i orr_r1-r1_i lsl_r1-r1_i
rsb_r0-r1_i add_r2-r0-r2 mvn_r1-r2 and_r1-r1_i mvn_r2-r1	add_r2-r2_i sub_r1-r2-r1 unk
bfi_r0-r0_i_i tst_r1-r0 mvn_ne_r0-r2 orr_r1-r0_i orr_r1-r3-r1_lsr_i	bfi_r0-r0_i_i tst_r1-r0 mvn_ne_r0-r2 orr_r1-r3-r0_lsr_i
sub_r0-r1-r2 mov_r2-r0 mvn_r1-r2	sub_r0-r1-r2 mvn_r1-r0
sub_r0-r0_i orr_r0-r1-r0 orr_r1-r1-r0 orr_r0-r1-r0_lsl_i orr_r2-r0_i and_r1-r2-r1	sub_r0-r0_i orr_r1-r1-r0
mvn_r0-r1 and_r2-r3-r1_lsl_i add_r0-r2-r0 add_r2-r0-r2_asr_i mov_r3-r2	mvn_r0-r1 and_r2-r3-r1_lsl_i add_r0-r2-r0 add_r3-r0-r2_asr_i
bic_r0-r0-r1 and_r2-r1-r0 sub_r0-r2_i	mvn_r0_i
tst_r0_i add_cc_r1-r0-r1_asr_i add_cs_r1-r1-r0 lsr_r1-r1_i	tst_r0_i add_eq_r1-r1-r0 lsr_r1-r1_i
sub_r0-r1-r0_lsr_i ror_r0-r0-r1 add_r2-r0-r1 orr_r1-r2_i sub_r2-r2-r0 and_r3-r1-r2	sub_r0-r1-r0_lsr_i add_r2-r1-r0_ror-r1 orr_r2-r2_i and_r3-r1-r2
rsb_r0-r1-r2_asr_i eor_r2-r2-r3 sub_r0-r2-r0 add_r3-r2-r0 sub_r0-r3_i eor_r3-r0_i	rsb_r0-r1-r2_asr_i eor_r2-r2-r3 rsb_r3-r0-r2_lsl_i sub_r0-r3_i eor_r3-r0_i
lsr_r0-r0-r1 sub_r2-r2-r1 mvn_r3-r0 lsr_r1-r3_i bic_r0-r2-r2 mov_r3-r1 add_r2-r3-r0	lsr_r0-r0-r1 mvn_r3-r0 lsr_r2-r3_i
tst_r0_i eor_lt_r1-r1-r2 eor_ge_r1-r1_i rsb_r1-r0-r1 bic_r3-r0-r1 orr_r0-r0_i eor_r0-r3-r0	tst_r0_i eor_ge_r1-r1_i rsb_r1-r0-r1 bic_r3-r0-r1 orr_r0-r0_i eor_r0-r3-r0
rsb_r0-r1-r0 bfi_r1-r1_i_i and_r2-r3_i lsr_r3-r1-r0 tst_r3-r2 add_hi_r1-r3_i add_r2-r1_i	bfi_r1-r1_i_i add_r2-r1_i
tst_r0_i mov_cc_r1-r0 mov_cs_r1-r2 lsl_r1-r1-r0 rsb_r0-r2-r3 bic_r0-r2-r0 lsl_r1-r0-r1	tst_r0_i mov_ls_r1-r2 lsl_r1-r1-r0 rsb_r0-r2-r3 bic_r0-r2-r0 lsl_r1-r0-r1
eor_r0-r1-r0 eor_r0-r0-r2 and_r3-r3-r1 mov_r2-r3 orr_r1-r2_i eor_r0-r1-r0_asr_i orr_r1-r0_i lsr_r3-r1_i	eor_r0-r1-r0 eor_r0-r0-r2 and_r3-r3-r1 eor_r0-r3-r0_asr_i lsr_r3-r0_i
rsb_r0-r1_i add_r0-r2-r0 mov_r2-r0 add_r3-r2-r2_lsr_i eor_r2-r3-r0_lsr_i sub_r2-r0-r2_asr_i	rsb_r0-r1_i add_r0-r2-r0 add_r3-r0-r0_lsr_i eor_r2-r3-r0_lsr_i sub_r2-r0-r2_asr_i
ror_r0-r1_i rsb_r2-r0-r1 lsr_r2-r2_i	sub_r2-r1-r1_ror_i mov_r2-r2_lsr_i
cmp_r0-r1 orr_hi_r2-r1_i eor_r0-r2-r3 mvn_r2-r0 add_r2-r2_i	cmp_r0-r1 orr_hi_r2-r1_i eor_r0-r2-r3 rsb_r2-r0_i
cmp_r0-r1 add_cc_r2-r0-r2 add_cs_r2-r0-r2_asr_i and_r3-r2_i sub_r2-r3_i mvn_r1-r2 mvn_r2-r1 add_r3-r2-r2 mov_r1-r3	cmp_r0-r1 add_cc_r2-r0-r2 add_cs_r2-r0-r2_asr_i and_r3-r2_i sub_r3-r3_i lsl_r3-r3_i mov_r1-r3
orr_r0-r0_i mov_r1-r0 eor_r2-r1-r0 orr_r1-r1-r3 rsb_r2-r2-r1 rsb_r3-r2_i	orr_r0-r0_i orr_r1-r0-r3 rsb_r3-r1_i
cmp_r0-r1 sub_ls_r2-r1_i add_r1-r2_i and_r2-r1_i lsr_r0-r2_i	rsb_r0-r0-r0
and_r0-r1-r0_lsr_i eor_r2-r1-r0_asr_i bic_r3-r2-r2 eor_r0-r2-r3 and_r0-r0-r3_lsl_i bic_r2-r0-r2 sub_r0-r2-r0 orr_r2-r0_i	mov_r2_i
and_r0-r1_i mvn_r1-r0 sub_r0-r1_i bic_r2-r0-r0	bic_r2-r0-r0
add_r0-r1-r2_ror_i and_r3-r2_i eor_r1-r0-r3 sub_r2-r3_i rsb_r3-r1-r2_ror_i mov_r2-r3	add_r0-r1-r2_ror_i and_r3-r2_i eor_r1-r0-r3 sub_r2-r3_i rsb_r2-r1-r2_ror_i
tst_r0-r1 rsb_cc_r0-r1_i rsb_r0-r2-r0	rsb_r0-r2-r0
tst_r0_i and_ge_r0-r1-r0 lsr_r2-r0_i mvn_r1-r2 bfi_r2-r3_i_i lsl_r0-r1-r3 eor_r2-r0-r2 bic_r1-r2-r0 mvn_r2-r1	tst_r0_i and_ge_r0-r1-r0 lsr_r2-r0_i mvn_r1-r2 lsl_r0-r1-r3 bfi_r2-r3_i_i unk
bic_r0-r1-r1 rsb_r0-r2-r0 eor_r0-r0_i sub_r2-r1-r0_ror_i ror_r2-r1-r2	rsb_r0-r2_i sub_r2-r1-r0_asr_i ror_r2-r1-r2
lsr_r0-r1_i sub_r0-r2-r0 add_r0-r0_i bic_r3-r0-r0 eor_r1-r2-r0 sub_r0-r1-r3 and_r2-r1-r3_asr_i orr_r3-r0-r2_lsl_i	sub_r0-r2-r1_lsr_i add_r0-r0_i eor_r3-r0-r2
sub_r0-r1_i eor_r2-r0-r2 bic_r2-r2-r3 and_r2-r1-r2 rsb_r1-r1-r2 add_r2-r1-r0_lsl_i and_r1-r2_i	sub_r0-r1_i eor_r2-r0-r2 bic_r2-r2-r3 and_r2-r1-r2 rsb_r1-r1-r2 and_r1-r1_i
cmp_r0_i and_hi_r1-r1-r2 mov_r2-r1 sub_r0-r2-r1_ror_i	cmp_r0_i and_hi_r1-r1-r2 sub_r0-r1-r1_ror_i
mvn_r0-r1 add_r1-r0-r2_lsr_i ror_r1-r0-r1 mov_r3-r1	mvn_r0-r1 add_r1-r0-r2_lsr_i ror_r3-r0-r1
orr_r0-r1_i lsl_r1-r2-r0 bfi_r0-r1_i_i add_r3-r0-r0_ror_i rsb_r1-r3-r0_ror_i orr_r0-r0-r1_asr_i	orr_r0-r1_i unk add_r3-r0-r0_ror_i rsb_r1-r3-r0_ror_i orr_r0-r0-r1_asr_i
rsb_r0-r1_i eor_r2-r1_i rsb_r3-r2_i mvn_r1-r3 add_r0-r1-r0_ror_i	rsb_r0-r1_i eor_r2-r1_i sub_r1-r2_i add_r0-r1-r0_ror_i
mov_r0-r1 sub_r0-r0_i add_r2-r2-r0 add_r0-r2_i bic_r0-r0-r0	rsb_r0-r0-r0
bic_r0-r1-r1 add_r1-r0_i	mov_r1_i
mov_r0-r1 rsb_r2-r0-r2 orr_r0-r2-r1	rsb_r2-r1-r2 orr_r0-r2-r1
rsb_r0-r1_i mvn_r1-r0 and_r0-r1_i add_r2-r1-r1 orr_r1-r2-r0_lsr_i eor_r3-r1_i and_r0-r3_i bic_r0-r3-r0	rsb_r0-r1_i mvn_r1-r0 add_r2-r1-r1 eor_r3-r2_i and_r0-r3_i sub_r0-r3-r0
cmp_r0-r1 add_ne_r1-r0-r1 add_eq_r1-r0-r0 eor_r1-r2-r1 orr_r2-r3-r1_asr_i orr_r0-r2_i	add_r1-r0-r1 eor_r1-r2-r1 orr_r2-r3-r1_asr_i orr_r0-r2_i
sub_r0-r1_i orr_r1-r2_i lsr_r0-r1-r0 bic_r3-r1-r0 add_r2-r3-r3 mov_r1-r2 mov_r2-r1	sub_r0-r1_i orr_r1-r2_i lsr_r0-r1-r0 bic_r3-r1-r0 add_r2-r3-r3
mov_r0-r1 rsb_r0-r2-r0	rsb_r0-r2-r1
sub_r0-r1-r2 mov_r3-r0 orr_r1-r3-r0_lsl_i bic_r2-r2-r2 mov_r3-r2 eor_r0-r2-r3 eor_r3-r1-r3 bic_r0-r0-r3	rsb_r0-r0-r0
sub_r0-r1-r2_ror_i orr_r2-r3-r0_lsr_i add_r0-r0-r0 add_r3-r2-r3_lsr_i mov_r2-r0 sub_r3-r3-r2 bic_r3-r3-r2	sub_r0-r1-r2_ror_i orr_r2-r3-r0_lsr_i add_r0-r0-r0 add_r3-r2-r3_lsr_i sub_r3-r3-r0 bic_r3-r3-r0
add_r0-r1_i eor_r1-r2-r0 sub_r2-r1-r3_asr_i add_r2-r2-r2 ror_r3-r2_i lsl_r1-r3_i eor_r2-r2-r1_lsl_i rsb_r2-r3-r2	add_r0-r1_i eor_r1-r2-r0 sub_r2-r1-r3_asr_i add_r2-r2-r2 ror_r3-r2_i eor_r2-r2-r3_lsl_i rsb_r2-r3-r2
orr_r0-r1-r2 mvn_r3-r2 cmp_r2-r0 mvn_cs_r0-r3 bic_r2-r2-r0	rsb_r2-r0-r0
tst_r0-r1 orr_lt_r2-r0_i orr_ge_r2-r2-r3_lsl_i orr_r1-r2_i lsl_r3-r1_i	tst_r0-r1 orr_ge_r2-r2-r3_lsl_i orr_r1-r2_i lsl_r3-r1_i
lsr_r0-r0_i and_r1-r0-r2 and_r0-r2-r1	lsr_r0-r0_i and_r0-r2-r0
cmp_r0-r1 orr_cc_r2-r2-r1 orr_cs_r2-r3_i mov_r1-r2 sub_r3-r1-r0 mov_r1-r0 orr_r0-r0-r3 sub_r0-r1-r0_asr_i	orr_r2-r2-r1 cmp_r0-r1 mov_r1-r0 orr_cs_r2-r3_i sub_r3-r2-r0 orr_r0-r0-r3 sub_r0-r1-r0_asr_i
tst_r0_i rsb_eq_r1-r2-r1 mvn_r2-r1 ror_r1-r2_i lsr_r3-r1_i bfi_r0-r3_i_i	tst_r0_i rsb_eq_r1-r2-r1 mvn_r3-r1_ror_i bfi_r0-r3_i_i
cmp_r0-r1 add_ne_r0-r2_i orr_r1-r0-r2 orr_r3-r1_i sub_r1-r0-r3_lsl_i sub_r3-r0-r1 eor_r1-r3-r1	cmp_r0-r1 add_ne_r0-r2_i orr_r1-r0-r2 orr_r3-r1_i sub_r1-r0-r3_lsl_i eor_r1-r1-r3_lsl_i
tst_r0_i eor_ne_r1-r2-r1_ror_i rsb_r3-r3-r2_ror_i orr_r2-r0-r3 mov_r0-r1 add_r0-r2-r0	tst_r0_i eor_ne_r1-r2-r1_ror_i rsb_r3-r3-r2_ror_i orr_r2-r0-r3 add_r0-r2-r1
eor_r0-r1_i mov_r2-r0 orr_r3-r0-r2_asr_i mvn_r1-r3 rsb_r2-r3-r0 rsb_r1-r1-r3 sub_r1-r1-r2	eor_r0-r1_i unk unk rsb_r1-r3-r1_lsl_i
sub_r0-r1-r2 sub_r0-r0-r2 sub_r2-r2-r3 bic_r3-r2-r0 bic_r2-r3-r2 mov_r0-r2 mov_r3-r0	sub_r3-r0-r0
tst_r0_i and_eq_r0-r0-r1 bic_r1-r0-r2 eor_r2-r0_i sub_r0-r2_i orr_r2-r1-r0 add_r3-r2-r2 mov_r2-r3 add_r0-r2-r0	tst_r0_i and_ge_r0-r0-r1 bic_r1-r0-r2 eor_r2-r0_i sub_r0-r2_i orr_r2-r1-r0 add_r0-r0-r2_lsl_i
tst_r0-r1 rsb_eq_r2-r1-r2 and_r3-r2_i orr_r2-r3_i and_r3-r2-r3 orr_r3-r2-r3 lsl_r2-r3_i eor_r3-r2_i	mov_r3_i
eor_r0-r1_i bic_r1-r0-r2 bic_r1-r2-r1 bic_r2-r1_i sub_r1-r2_i lsr_r2-r1_i eor_r0-r1-r2_lsl_i asr_r3-r0-r1	bic_r2-r2_i sub_r1-r2_i asr_r2-r1_i eor_r0-r1-r2_lsl_i asr_r3-r0-r0
bic_r0-r1-r2 and_r3-r2-r3_asr_i and_r0-r3-r0_asr_i sub_r0-r3-r0 orr_r3-r0_i orr_r2-r3_i	bic_r0-r1-r2 and_r3-r2-r3_asr_i bic_r0-r3-r0_asr_i orr_r2-r0_i
cmp_r0_i mov_lt_r1-r2 mov_ge_r1-r0 sub_r1-r1_i eor_r3-r1_i orr_r3-r3-r1	sub_r1-r0_i cmp_r0_i sub_lt_r1-r2_i orr_r3-r1_i
bfi_r0-r1_i_i mov_r2-r0 bfi_r2-r2_i_i bfi_r3-r2_i_i bic_r0-r3_i lsr_r1-r0_i lsr_r0-r1_i	bfi_r3-r0_i_i lsr_r0-r3_i
rsb_r0-r1_i add_r1-r0-r0 eor_r1-r1-r0_asr_i bfi_r0-r1_i_i and_r1-r1_i mov_r2-r0 sub_r1-r1-r2_asr_i	rsb_r0-r1_i add_r1-r0-r0 eor_r1-r1-r0_lsr_i bfi_r0-r1_i_i and_r1-r1_i sub_r1-r1-r0_asr_i
eor_r0-r0-r1_asr_i mov_r2-r3 bic_r1-r0-r3 mov_r0-r2 add_r1-r1_i sub_r2-r1-r0_lsr_i bic_r1-r2-r1	eor_r0-r0-r1_asr_i bic_r1-r0-r3 add_r1-r1_i sub_r2-r1-r3_lsr_i bic_r1-r2-r1
tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 lsr_r2-r1-r3 eor_r1-r0-r3 add_r3-r2-r2 orr_r1-r1-r3	tst_r0-r1 mvn_ne_r0-r2 mvn_eq_r0-r1 lsr_r2-r1-r3 eor_r1-r0-r3 orr_r1-r1-r2_lsl_i
rsb_r0-r1-r2_lsl_i lsl_r0-r0_i tst_r0_i mvn_eq_r3-r1 sub_r2-r3_i rsb_r2-r2_i	add_r2-r1_i
cmp_r0-r1 add_lt_r2-r1_i eor_r0-r3-r1 asr_r3-r1-r0 orr_r1-r3_i eor_r1-r2-r1 bfi_r3-r1_i_i bic_r2-r3_i and_r3-r2_i	eor_r2-r1-r3 asr_r0-r1-r2 and_r3-r0_i
cmp_r0-r1 orr_hi_r1-r2-r3_lsr_i orr_r3-r0_i asr_r2-r3-r1 sub_r1-r3_i mov_r0-r1 add_r1-r2-r0 mvn_r0-r1	cmp_r0-r1 orr_hi_r1-r2-r3_asr_i orr_r3-r0_i asr_r2-r3-r1 sub_r1-r3_i add_r1-r2-r1 mvn_r0-r1
eor_r0-r0_i orr_r0-r1-r0 rsb_r2-r1-r2 and_r0-r0-r1 eor_r2-r0-r2 add_r3-r2-r1_ror_i ror_r3-r3-r1 and_r0-r2-r3_ror_i	rsb_r2-r1-r2 eor_r2-r1-r2 add_r3-r2-r1_ror_i ror_r3-r3-r1 and_r0-r2-r3_ror_i
cmp_r0-r1 eor_cs_r2-r3-r2 mvn_hi_r2-r0 rsb_r1-r0_i mvn_r3-r1 and_r1-r2-r3 and_r1-r1_i	cmp_r0-r1 eor_cs_r2-r3-r2 mvn_hi_r2-r0 rsb_r1-r0_i bic_r1-r2-r1 and_r1-r1_i
tst_r0-r1 rsb_ne_r1-r0-r1 rsb_eq_r1-r2-r0_ror_i mvn_r2-r1 orr_r2-r2-r1 lsl_r0-r2_i	mvn_r0_i
mvn_r0-r1 and_r0-r0-r1_lsl_i mov_r2-r0 and_r1-r0-r2 mvn_r0-r2 and_r1-r1-r0 and_r1-r0-r1_lsr_i and_r1-r0-r1_ror_i	mov_r1_i
tst_r0_i mvn_ne_r0-r1 mvn_eq_r0-r2 orr_r3-r1-r0	lsl_r0-r0_i bic_r2-r2-r0_asr_i unk
mov_r0-r1 add_r0-r0_i lsr_r2-r0-r0 and_r3-r0_i sub_r2-r2-r3 and_r3-r2-r0	add_r0-r1_i lsr_r2-r0-r0 and_r3-r0_i sub_r2-r2-r3 and_r3-r2-r0
rsb_r0-r1-r2_lsl_i bfi_r2-r0_i_i and_r0-r1_i and_r1-r3-r2 bic_r0-r3-r0 bic_r2-r0-r2 asr_r2-r2-r1 mov_r0-r2	rsb_r0-r1-r2_lsl_i bfi_r2-r0_i_i and_r0-r1_i and_r1-r3-r2 bic_r0-r3-r0 bic_r2-r0-r1 asr_r0-r2-r1
and_r0-r1-r2_lsl_i and_r3-r0_i add_r1-r3_i orr_r2-r1_i mvn_r3-r2 lsr_r1-r2-r3	rsb_r1-r1-r1
lsr_r0-r1_i rsb_r0-r1-r0 bfi_r0-r0_i_i orr_r2-r1-r0_lsl_i rsb_r0-r2_i sub_r1-r0-r2_lsl_i	rsb_r0-r1-r1_lsr_i bfi_r0-r0_i_i orr_r2-r1-r0_lsl_i rsb_r0-r2_i sub_r1-r0-r2_lsl_i
eor_r0-r1_i bfi_r1-r0_i_i add_r2-r1-r3_ror_i mov_r0-r1 rsb_r0-r3-r0_lsl_i bic_r3-r2-r0	sub_r0-r1_i bfi_r1-r0_i_i rsb_r0-r3-r1_lsl_i add_r2-r1-r3_ror_i bic_r3-r2-r0
eor_r0-r1-r2 sub_r2-r0-r1_lsr_i add_r0-r1-r2_asr_i lsl_r3-r2-r0 orr_r2-r3-r0 orr_r3-r2-r3 bic_r2-r1-r3	eor_r0-r1-r2 sub_r2-r0-r1_lsr_i add_r0-r1-r2_asr_i lsl_r3-r2-r0 orr_r2-r3-r0 bic_r2-r1-r2
mov_r0-r1 rsb_r1-r0-r1_lsr_i eor_r0-r2_i sub_r2-r3-r1_asr_i eor_r2-r2-r0 bfi_r3-r2_i_i	rsb_r1-r1-r1_lsr_i eor_r0-r2_i sub_r2-r3-r1_lsr_i eor_r2-r2-r0 bfi_r3-r2_i_i
and_r0-r1_i tst_r2_i orr_eq_r0-r0_i sub_r0-r0-r2_lsl_i add_r1-r3-r0 rsb_r3-r3-r1_lsl_i	and_r0-r1_i sub_r0-r0-r2_lsl_i add_r1-r3-r0 mvn_r0-r2_ror_i add_r1-r1-r0_lsr_i rsb_r3-r3-r1_lsl_i
mov_r0-r1 tst_r1_i sub_ne_r2-r3-r0 sub_ne_r2-r3_i eor_r1-r3-r2	tst_r1_i sub_ne_r2-r3_i eor_r1-r3-r2
and_r0-r1_i mov_r2-r0 rsb_r3-r2_i rsb_r0-r2-r3 add_r2-r0_i asr_r3-r2-r2	rsb_r3-r2-r2
cmp_r0_i mov_hi_r1-r2 bic_r1-r1_i rsb_r0-r1_i and_r0-r1-r0	cmp_r0_i mov_hi_r1-r2 rsb_r0-r1_i and_r0-r1-r0
bic_r0-r1_i and_r2-r0-r1_asr_i bic_r3-r2-r0 bic_r0-r3-r1 bic_r3-r0-r3 mvn_r2-r0 bic_r3-r3-r2 bic_r3-r3_i	mov_r3_i
lsl_r0-r0_i mvn_r1-r2 sub_r3-r2-r0 mov_r2-r3 sub_r3-r1-r2 add_r2-r3_i	sub_r3-r0-r2 add_r3-r3_i add_r2-r3-r3
cmp_r0-r1 orr_cs_r2-r0-r2 mvn_ne_r2-r1 add_r2-r2_i orr_r1-r2_i mov_r2-r1	orr_r2-r2-r0 cmp_r0-r1 mvn_ne_r2-r1 orr_r1-r2_i add_r2-r1_i
tst_r0_i add_eq_r1-r2-r1 bic_r2-r1_i asr_r2-r2-r1 eor_r2-r2-r1 orr_r1-r2_i mov_r0-r1	tst_r0_i add_ls_r1-r2-r1 asr_r2-r1-r1 eor_r2-r2-r1 orr_r1-r2_i mov_r0-r1
eor_r0-r0_i tst_r0-r1 and_eq_r2-r2-r1_asr_i sub_r1-r0-r2 rsb_r0-r1-r2	eor_r0-r0_i tst_r0-r1 and_eq_r2-r2-r1_asr_i rsb_r0-r0-r2_lsl_i
cmp_r0-r1 rsb_hi_r0-r0-r2 tst_r0_i mov_eq_r2-r0 rsb_eq_r2-r0_i eor_r1-r1-r2 bfi_r2-r1_i_i	cmp_r0-r1 rsb_hi_r0-r0-r2 tst_r0_i rsb_eq_r2-r0_i eor_r1-r1-r2 bfi_r2-r1_i_i
rsb_r0-r1-r0 sub_r1-r0-r2 add_r1-r1_i rsb_r0-r2_i bic_r3-r0-r1 mvn_r2-r3	add_r0-r0_i rsb_r0-r1-r0 sub_r1-r0-r2 rsb_r0-r2_i unk
bic_r0-r1-r2 and_r1-r3-r2_lsr_i mov_r2-r1 asr_r2-r2-r0 and_r0-r1-r2 and_r2-r0_i	bic_r0-r1-r2 and_r1-r3-r2_lsr_i and_r2-r1-r1_asr-r0 and_r2-r2_i
lsr_r0-r1-r0 lsr_r1-r0-r0 asr_r2-r1_i mvn_r1-r2 lsl_r1-r1_i mvn_r3-r1	lsr_r0-r1-r0 lsr_r1-r0-r0 mvn_r1-r1_asr_i mvn_r3-r1_lsl_i
rsb_r0-r1-r2 bic_r2-r1-r2 eor_r0-r2-r0_lsl_i eor_r1-r0-r1 ror_r1-r1_i add_r1-r1_i mvn_r2-r1 bic_r0-r2_i	sub_r0-r2-r1 and_r2-r1-r2 eor_r0-r2-r0_lsl_i mvn_r2-r0_ror_i sub_r0-r2_i bic_r0-r0_i
bfi_r0-r1_i_i orr_r0-r0_i tst_r1_i mov_eq_r2-r1 and_eq_r2-r2-r0 orr_r0-r2-r0	bfi_r0-r1_i_i orr_r0-r0_i tst_r1_i orr_ne_r0-r0-r2
and_r0-r1-r2 and_r0-r0-r2_lsl_i orr_r1-r3_i eor_r3-r2-r1_lsr_i rsb_r2-r3-r0 eor_r1-r2_i bfi_r3-r1_i_i asr_r0-r3-r0	and_r0-r1-r2 and_r0-r0-r2_lsl_i eor_r3-r2-r3_lsr_i rsb_r2-r3-r0 eor_r1-r2_i bfi_r3-r1_i_i asr_r0-r3-r0
and_r0-r0-r1_asr_i bfi_r2-r2_i_i eor_r3-r0-r2 mov_r1-r3 asr_r0-r1-r1 eor_r3-r1-r0_lsr_i	and_r0-r0-r1_asr_i bfi_r2-r2_i_i eor_r3-r0-r2 asr_r0-r3-r3 eor_r3-r3-r0_lsr_i
tst_r0-r1 mov_ne_r2-r0 eor_r0-r3-r2 orr_r1-r0_i orr_r0-r1_i mov_r3-r0 eor_r2-r0-r3_lsr_i	tst_r0-r1 mov_ne_r2-r0 eor_r0-r3-r2 orr_r0-r0_i eor_r2-r0-r0_lsr_i
cmp_r0-r1 mov_ge_r0-r2 tst_r0_i and_ne_r2-r0-r1 bic_r3-r2_i orr_r2-r3-r2	cmp_r0-r1 mov_ge_r0-r2 tst_r0_i and_ne_r2-r0-r1
tst_r0-r1 add_ne_r2-r2-r1 add_eq_r2-r1_i mvn_r0-r3 eor_r0-r2-r0 lsl_r2-r2_i bfi_r0-r0_i_i orr_r1-r0-r2 bfi_r3-r1_i_i	tst_r0-r1 add_ne_r2-r2-r1 add_eq_r2-r1_i mvn_r0-r3 eor_r0-r2-r0 lsl_r2-r2_i orr_r1-r0-r2 bfi_r3-r1_i_i
bfi_r0-r1_i_i mvn_r1-r2 add_r1-r2-r1 bic_r2-r2-r0 eor_r2-r1-r2 lsr_r1-r2_i eor_r2-r1_i bfi_r2-r2_i_i	bfi_r0-r1_i_i unk lsr_r1-r2_i eor_r2-r1_i bfi_r2-r2_i_i
orr_r0-r1_i mvn_r2-r0 mvn_r0-r2 eor_r2-r0_i bfi_r1-r2_i_i bfi_r3-r1_i_i and_r1-r3_i asr_r2-r1_i	mov_r2_i
tst_r0-r1 sub_eq_r1-r2_i add_ne_r1-r0_i and_r3-r1_i rsb_r0-r1-r0_lsr_i and_r0-r0_i and_r2-r3_i sub_r3-r2-r0_asr_i	tst_r0-r1 sub_eq_r1-r2_i add_ne_r1-r0_i and_r3-r1_i
cmp_r0-r1 sub_ge_r1-r2_i mvn_lt_r1-r0 and_r0-r1_i and_r0-r0_i bfi_r1-r0_i_i and_r2-r0_i bic_r0-r1-r2	cmp_r0-r1 sub_ge_r1-r2_i mvn_lt_r1-r0 and_r0-r1_i bfi_r1-r0_i_i mov_r0-r1
bic_r0-r1-r2 bfi_r0-r0_i_i mvn_r3-r0 and_r2-r3_i bic_r1-r0-r2 eor_r3-r1_i	bic_r0-r1-r2 bfi_r0-r0_i_i eor_r3-r0_i
bic_r0-r1_i add_r2-r0-r2_lsr_i asr_r1-r2_i bfi_r2-r1_i_i mov_r0-r2 mvn_r1-r0 bic_r3-r0-r1 and_r0-r3-r0	bic_r0-r1_i add_r0-r0-r2_lsr_i
orr_r0-r1-r0_lsl_i eor_r2-r0-r3 cmp_r3-r2 eor_eq_r0-r2_i rsb_r3-r0-r3	orr_r0-r1-r0_lsl_i cmp_r0_i eor_eq_r0-r3_i rsb_r3-r0-r3
cmp_r0_i rsb_cs_r1-r1_i eor_ge_r1-r2-r0_lsl_i mov_r3-r1 and_r1-r3-r2	cmp_r0_i rsb_cs_r1-r1_i eor_ge_r1-r2-r0_lsl_i and_r1-r1-r2
cmp_r0-r1 mov_eq_r0-r1 cmp_r2_i sub_lt_r2-r2_i sub_ge_r2-r0_i orr_r3-r0_i add_r2-r2-r3	cmp_r2_i orr_r3-r0_i sub_ge_r2-r0_i add_r2-r2-r3 sub_lt_r2-r2_i
and_r0-r1_i cmp_r0_i add_cs_r1-r1_i and_r2-r1-r2 rsb_r3-r2-r1	bic_r3-r1-r2
mov_r0-r1 lsl_r2-r0-r3 cmp_r2_i add_eq_r3-r1-r3 lsl_r0-r2-r3 sub_r2-r3-r0	lsl_r2-r1-r3 cmp_r2_i add_eq_r3-r1-r3 lsl_r0-r2-r3 sub_r2-r3-r0
cmp_r0-r1 mvn_lt_r2-r1 mvn_ge_r2-r0 mvn_r3-r2	cmp_r1-r0 lsl_lt_r1-r0_i mov_r3-r1
tst_r0-r1 add_eq_r0-r2-r2 bfi_r3-r3_i_i bfi_r1-r3_i_i bfi_r3-r1_i_i lsr_r0-r0-r3 add_r0-r3-r0 and_r1-r0_i	tst_r0-r1 add_eq_r0-r2-r2 bfi_r3-r1_i_i lsr_r0-r0-r3 add_r0-r3-r0 and_r1-r0_i
and_r0-r0-r1 ror_r2-r0_i sub_r3-r2-r3_asr_i ror_r3-r3_i asr_r1-r3-r3 mov_r0-r1	and_r0-r0-r1 ror_r2-r0_i sub_r3-r2-r3_asr_i ror_r3-r3_i asr_r0-r3-r3
cmp_r0_i mvn_cc_r1-r2 sub_hi_r1-r1_i asr_r3-r0-r2 orr_r1-r1-r2 bic_r0-r2-r1 add_r2-r0-r3	asr_r2-r0-r2
mov_r0-r1 orr_r0-r0-r1_asr_i cmp_r2-r3 eor_cc_r2-r1_i orr_r3-r2-r0_lsl_i lsr_r0-r3-r3 lsl_r1-r2-r0	cmp_r2-r3 orr_r0-r1-r1_asr_i eor_cc_r2-r1_i orr_r3-r2-r0_lsl_i lsr_r0-r3-r3 lsl_r1-r2-r0
and_r0-r1-r2_lsl_i eor_r2-r3_i bic_r2-r3-r2 rsb_r3-r0-r2 mov_r2-r3 sub_r2-r2_i	and_r0-r1-r2_lsl_i and_r2-r3_i rsb_r3-r0-r2 sub_r2-r3_i
tst_r0_i mov_eq_r0-r1 cmp_r0-r2 rsb_ne_r0-r3-r0 mov_r2-r0	tst_r0_i mov_eq_r0-r1 cmp_r0-r2 sub_ne_r2-r0-r3
tst_r0-r1 mov_ne_r0-r2 rsb_r2-r0-r2_asr_i and_r2-r1-r2 bfi_r1-r1_i_i ror_r0-r2-r1	tst_r0-r1 mov_ne_r0-r2 rsb_r2-r0-r2_asr_i and_r2-r1-r2 ror_r0-r2-r1
tst_r0-r1 and_ne_r0-r0-r2 orr_r3-r0-r3 asr_r3-r3_i and_r0-r3_i eor_r2-r0_i and_r1-r2_i	tst_r0-r1 and_ne_r0-r0-r2 orr_r3-r0-r3 asr_r3-r3_i and_r0-r3_i eor_r1-r0_i
tst_r0-r1 sub_ne_r0-r0-r2 sub_eq_r0-r0-r3_lsl_i tst_r3-r2 mov_eq_r1-r0 lsr_r3-r1_i and_r1-r0-r3 eor_r3-r1-r0	tst_r0-r1 sub_ne_r0-r0-r2 sub_eq_r0-r0-r3_lsl_i tst_r3-r2 mov_eq_r1-r0 lsr_r3-r1_i bic_r3-r0-r3
bfi_r0-r0_i_i orr_r1-r2-r0 asr_r1-r0-r1 and_r3-r3-r1_lsr_i bic_r1-r1-r2 lsr_r0-r1_i bic_r0-r3-r0 lsr_r1-r0-r0	bfi_r0-r0_i_i orr_r1-r2-r0 asr_r1-r0-r1 and_r3-r3-r1_lsr_i bic_r1-r1-r2 bic_r0-r3-r1_asr_i lsr_r1-r0-r0
orr_r0-r1-r2 lsr_r3-r3-r0 orr_r0-r1-r3 bic_r0-r0-r3 bfi_r2-r3_i_i eor_r1-r2-r0_lsr_i bfi_r2-r1_i_i	orr_r0-r1-r2 lsr_r3-r3-r0 bic_r0-r1-r3 bfi_r2-r3_i_i eor_r1-r2-r0_lsr_i bfi_r2-r1_i_i
asr_r0-r0-r1 bfi_r0-r0_i_i mov_r2-r1 orr_r1-r2-r0_ror_i bic_r2-r1_i lsl_r0-r2_i rsb_r2-r0_i ror_r2-r2_i	asr_r0-r0-r1 bfi_r0-r0_i_i orr_r1-r1-r0_ror_i bic_r2-r1_i lsl_r0-r2_i rsb_r2-r0_i ror_r2-r2_i
bfi_r0-r1_i_i add_r2-r0-r1 rsb_r1-r2-r0_lsr_i mvn_r2-r1 mov_r0-r2 orr_r3-r1-r0_lsr_i and_r1-r3-r1	bfi_r0-r1_i_i add_r2-r0-r1 rsb_r1-r2-r0_lsr_i
cmp_r0_i rsb_ls_r1-r2_i add_r0-r1_i and_r3-r1-r0_lsl_i bfi_r3-r3_i_i and_r2-r3_i	rsb_r2-r2-r2
