
---------- Begin Simulation Statistics ----------
final_tick                                 1083808000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183933                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402748                       # Number of bytes of host memory used
host_op_rate                                   319502                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.13                       # Real time elapsed on the host
host_tick_rate                               97390737                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2046871                       # Number of instructions simulated
sim_ops                                       3555558                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001084                       # Number of seconds simulated
sim_ticks                                  1083808000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               434918                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24618                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            462025                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             237978                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434918                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           196940                       # Number of indirect misses.
system.cpu.branchPred.lookups                  487701                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11020                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12432                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2349339                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1925230                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24677                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     341342                       # Number of branches committed
system.cpu.commit.bw_lim_events                589758                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          892091                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2046871                       # Number of instructions committed
system.cpu.commit.committedOps                3555558                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2316225                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.535066                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722933                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1153311     49.79%     49.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       176951      7.64%     57.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       169040      7.30%     64.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227165      9.81%     74.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       589758     25.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2316225                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73106                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9172                       # Number of function calls committed.
system.cpu.commit.int_insts                   3501095                       # Number of committed integer instructions.
system.cpu.commit.loads                        487218                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20275      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2798473     78.71%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1403      0.04%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37861      1.06%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2852      0.08%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6206      0.17%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11160      0.31%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12094      0.34%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6501      0.18%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1091      0.03%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          468120     13.17%     94.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         157155      4.42%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19098      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3555558                       # Class of committed instruction
system.cpu.commit.refs                         656442                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2046871                       # Number of Instructions Simulated
system.cpu.committedOps                       3555558                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.323738                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.323738                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7820                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33876                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49181                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4263                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1024203                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4668706                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   289839                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1131634                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24741                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89473                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      571720                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2184                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      188606                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           155                       # TLB misses on write requests
system.cpu.fetch.Branches                      487701                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    240389                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2207894                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4618                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2822926                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           465                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49482                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179995                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             326700                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             248998                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.041854                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2559890                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.933182                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930765                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1219265     47.63%     47.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    72800      2.84%     50.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59630      2.33%     52.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76108      2.97%     55.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1132087     44.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2559890                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118249                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64892                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    215435600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    215435600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    215435600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    215435600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    215435600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    215435600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8660800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8660400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       553200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       552800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       552800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       552800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4436400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4328000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4416400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4530800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77582000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77499200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77562800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77570800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1640072800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29136                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   372063                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.509964                       # Inst execution rate
system.cpu.iew.exec_refs                       762129                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     188595                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  692313                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                604409                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                931                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               499                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               199072                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4447584                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                573534                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35231                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4091279                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3344                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7893                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24741                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14136                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           606                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39253                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          260                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       117189                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29847                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             78                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20690                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8446                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5742303                       # num instructions consuming a value
system.cpu.iew.wb_count                       4068159                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566609                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3253641                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.501431                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4075553                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6340156                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3519737                       # number of integer regfile writes
system.cpu.ipc                               0.755436                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.755436                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26328      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3231535     78.31%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1445      0.04%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41858      1.01%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4305      0.10%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1224      0.03%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6796      0.16%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14703      0.36%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13720      0.33%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7030      0.17%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2030      0.05%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               559432     13.56%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178033      4.31%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24774      0.60%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13300      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4126513                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88862                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179033                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85413                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127948                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4011323                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10652435                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3982746                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5211728                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4446456                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4126513                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1128                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          892015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18555                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            396                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1334635                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2559890                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.611988                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669581                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1165891     45.54%     45.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              172595      6.74%     52.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              297204     11.61%     63.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              337290     13.18%     77.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              586910     22.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2559890                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.522968                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      240464                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           312                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12780                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4179                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               604409                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              199072                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1542409                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2709521                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  840342                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4881030                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              274                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47365                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   340761                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14470                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4997                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12005639                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4591754                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6288210                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1161733                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74008                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24741                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                173003                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1407157                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            151826                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7298608                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19310                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                865                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207854                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            910                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6174116                       # The number of ROB reads
system.cpu.rob.rob_writes                     9139878                       # The number of ROB writes
system.cpu.timesIdled                            1475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          413                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37710                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              413                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          681                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            681                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              103                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9230                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22580                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1083808000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12018                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1332                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7898                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1332                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1332                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12018                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       939648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       939648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  939648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13350                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13350    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13350                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11190051                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28978849                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1083808000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17435                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4093                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23433                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                938                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2060                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2060                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17435                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7545                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49658                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57203                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1257920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1424256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10251                       # Total snoops (count)
system.l2bus.snoopTraffic                       85376                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29744                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014188                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118266                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29322     98.58%     98.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                      422      1.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29744                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20273199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18696386                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3121200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1083808000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1083808000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       237119                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           237119                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       237119                       # number of overall hits
system.cpu.icache.overall_hits::total          237119                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3269                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3269                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3269                       # number of overall misses
system.cpu.icache.overall_misses::total          3269                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    165540000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165540000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    165540000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165540000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       240388                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       240388                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       240388                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       240388                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013599                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013599                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013599                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013599                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50639.339247                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50639.339247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50639.339247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50639.339247                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          668                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          668                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          668                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          668                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2601                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2601                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2601                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2601                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132320400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132320400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132320400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132320400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010820                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010820                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010820                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010820                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50872.895040                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50872.895040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50872.895040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50872.895040                       # average overall mshr miss latency
system.cpu.icache.replacements                   2345                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       237119                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          237119                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3269                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3269                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    165540000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165540000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       240388                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       240388                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013599                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013599                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50639.339247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50639.339247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          668                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          668                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132320400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132320400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010820                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010820                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50872.895040                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50872.895040                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1083808000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1083808000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.443805                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              205612                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2345                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.681023                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.443805                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            483377                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           483377                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1083808000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1083808000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1083808000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       665323                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           665323                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       665323                       # number of overall hits
system.cpu.dcache.overall_hits::total          665323                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35115                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35115                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35115                       # number of overall misses
system.cpu.dcache.overall_misses::total         35115                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1708020000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1708020000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1708020000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1708020000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       700438                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       700438                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       700438                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       700438                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050133                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050133                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050133                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050133                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48640.751815                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48640.751815                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48640.751815                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48640.751815                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29734                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               749                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.698264                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.333333                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1817                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2761                       # number of writebacks
system.cpu.dcache.writebacks::total              2761                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22500                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22500                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22500                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22500                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12615                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4279                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16894                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    579609600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    579609600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    579609600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    244605876                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824215476                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018010                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018010                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018010                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024119                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45946.064209                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45946.064209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45946.064209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57164.261743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48787.467503                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15870                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       498193                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          498193                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33015                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33015                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1603936800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1603936800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       531208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       531208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48582.062699                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48582.062699                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22460                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22460                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10555                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10555                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    478504000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    478504000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019870                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019870                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45334.343913                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45334.343913                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       167130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         167130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104083200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104083200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       169230                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       169230                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49563.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49563.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2060                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2060                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101105600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101105600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49080.388350                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49080.388350                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4279                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4279                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    244605876                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    244605876                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57164.261743                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57164.261743                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1083808000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1083808000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.545326                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              632786                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15870                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.873094                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   750.277437                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   227.267889                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.732693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954634                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.198242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1417770                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1417770                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1083808000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             796                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4968                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          909                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6673                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            796                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4968                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          909                       # number of overall hits
system.l2cache.overall_hits::total               6673                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1803                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7647                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3370                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12820                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1803                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7647                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3370                       # number of overall misses
system.l2cache.overall_misses::total            12820                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122484000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    522459200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    234603742                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    879546942                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122484000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    522459200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    234603742                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    879546942                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2599                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12615                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4279                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19493                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2599                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12615                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4279                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19493                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.693728                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606183                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.787567                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.657672                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.693728                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606183                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.787567                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.657672                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67933.444260                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68322.113247                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69615.353709                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68607.405772                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67933.444260                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68322.113247                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69615.353709                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68607.405772                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    8                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1332                       # number of writebacks
system.l2cache.writebacks::total                 1332                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             24                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           16                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            24                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1803                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7639                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3354                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12796                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1803                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7639                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3354                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          554                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13350                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108060000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    461029600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    207192560                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    776282160                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108060000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    461029600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    207192560                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32447061                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    808729221                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.693728                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605549                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.783828                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.656441                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.693728                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605549                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.783828                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.684861                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59933.444260                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60352.087970                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61774.764460                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60666.001876                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59933.444260                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60352.087970                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61774.764460                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58568.702166                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60578.967865                       # average overall mshr miss latency
system.l2cache.replacements                      9311                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2761                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2761                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2761                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2761                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          332                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          332                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          554                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          554                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32447061                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32447061                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58568.702166                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58568.702166                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          727                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              727                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1333                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1333                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92474000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92474000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2060                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2060                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.647087                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.647087                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69372.843211                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69372.843211                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1332                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1332                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81800000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81800000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.646602                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.646602                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61411.411411                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61411.411411                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          796                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4241                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          909                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5946                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1803                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6314                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3370                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11487                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122484000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429985200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    234603742                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    787072942                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2599                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10555                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4279                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17433                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.693728                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.598200                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.787567                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658923                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67933.444260                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68100.285081                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69615.353709                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68518.581179                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           23                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1803                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6307                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3354                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11464                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108060000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    379229600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    207192560                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    694482160                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.693728                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597537                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.783828                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657603                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59933.444260                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60128.365308                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61774.764460                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60579.392882                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1083808000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1083808000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3714.046316                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25323                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9311                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.719686                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.209619                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   273.227967                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2382.208745                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   905.064631                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   141.335354                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002981                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.066706                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.581594                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220963                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034506                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.906750                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1154                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2942                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          145                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          995                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          948                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1892                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281738                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718262                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               315007                       # Number of tag accesses
system.l2cache.tags.data_accesses              315007                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1083808000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          488896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       214656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              854400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115392                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115392                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85248                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85248                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1803                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7639                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3354                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          554                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13350                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1332                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1332                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          106469042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          451090968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    198057220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32714281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              788331513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     106469042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         106469042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78655998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78655998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78655998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         106469042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         451090968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    198057220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32714281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             866987511                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1103319200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               10839107                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403772                       # Number of bytes of host memory used
host_op_rate                                 18742161                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.19                       # Real time elapsed on the host
host_tick_rate                              100763417                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2098039                       # Number of instructions simulated
sim_ops                                       3628809                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000020                       # Number of seconds simulated
sim_ticks                                    19511200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2386                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               187                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2367                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1784                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2386                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              602                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2481                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      44                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    159745                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    43547                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               187                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1955                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7115                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3546                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                51168                       # Number of instructions committed
system.cpu.commit.committedOps                  73251                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        45871                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.596891                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.323046                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         7392     16.11%     16.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        23828     51.95%     68.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1645      3.59%     71.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5891     12.84%     84.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7115     15.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        45871                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        390                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                     72991                       # Number of committed integer instructions.
system.cpu.commit.loads                          5159                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          123      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            64416     87.94%     88.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.07%     88.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.02%     88.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.04%     88.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.03%     88.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              35      0.05%     88.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.07%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.03%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            21      0.03%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5043      6.88%     95.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3230      4.41%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.16%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             73251                       # Class of committed instruction
system.cpu.commit.refs                           8461                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       51168                       # Number of Instructions Simulated
system.cpu.committedOps                         73251                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.953291                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.953291                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           12                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           12                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 22256                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  78477                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     4582                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     12101                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    190                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  7748                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        5451                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             9                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3422                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        2481                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      5162                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         40846                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    50                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          55718                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     380                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.050863                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               5841                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               1828                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.142277                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              46877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.728801                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.860476                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    23481     50.09%     50.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1651      3.52%     53.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2959      6.31%     59.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1672      3.57%     63.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    17114     36.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                46877                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       690                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      404                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      4408800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      4408400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      4408400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      4408400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      4408400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      4408400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        24800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       889200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       890000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       890400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       890000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       30154400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1901                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  216                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2098                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.546681                       # Inst execution rate
system.cpu.iew.exec_refs                         8869                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3422                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1071                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  5631                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                63                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 3472                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               76797                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  5447                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               137                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 75444                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    190                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    10                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              310                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          472                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          171                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          137                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             79                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    190841                       # num instructions consuming a value
system.cpu.iew.wb_count                         75384                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.347845                       # average fanout of values written-back
system.cpu.iew.wb_producers                     66383                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.545451                       # insts written-back per cycle
system.cpu.iew.wb_sent                          75406                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   159275                       # number of integer regfile reads
system.cpu.int_regfile_writes                   69405                       # number of integer regfile writes
system.cpu.ipc                               1.048997                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.048997                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               195      0.26%      0.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 66128     87.49%     87.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     87.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.07%     87.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  31      0.04%     87.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.04%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.04%     87.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   75      0.10%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   73      0.10%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.04%     88.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 30      0.04%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 5284      6.99%     95.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3337      4.42%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             183      0.24%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             94      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  75581                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     588                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1188                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          559                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1030                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  74798                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             196939                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        74825                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             79316                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      76776                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     75581                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                88                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         4810                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         46877                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.612326                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.105473                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                8655     18.46%     18.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               12456     26.57%     45.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               17004     36.27%     81.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5931     12.65%     93.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2831      6.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           46877                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.549490                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        5162                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2961                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2868                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 5631                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3472                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   13125                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            48778                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    6590                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                110882                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  13684                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     8670                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    17                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                340957                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  77846                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              116599                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     15588                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    450                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    190                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 15494                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     5716                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1051                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           163620                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            345                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     24637                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       115553                       # The number of ROB reads
system.cpu.rob.rob_writes                      154604                       # The number of ROB writes
system.cpu.timesIdled                              21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           71                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            142                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           43                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            87                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     19511200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 44                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               39                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            44                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                44                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      44    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  44                       # Request fanout histogram
system.membus.reqLayer2.occupancy               41208                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy              94792                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     19511200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  71                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            13                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               102                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             71                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     213                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                44                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                115                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.034783                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.184031                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      111     96.52%     96.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      3.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  115                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               46800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                67990                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               38400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        19511200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     19511200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5120                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5120                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5120                       # number of overall hits
system.cpu.icache.overall_hits::total            5120                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           42                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             42                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           42                       # number of overall misses
system.cpu.icache.overall_misses::total            42                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1968400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1968400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1968400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1968400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5162                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5162                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5162                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5162                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008136                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008136                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008136                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008136                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46866.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46866.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46866.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46866.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           32                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1588800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1588800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1588800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1588800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006199                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006199                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006199                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006199                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        49650                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        49650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        49650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        49650                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5120                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5120                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           42                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            42                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1968400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1968400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46866.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46866.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1588800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1588800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        49650                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        49650                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     19511200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     19511200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14222                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                32                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            444.437500                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10356                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10356                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     19511200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     19511200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     19511200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         8392                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             8392                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         8392                       # number of overall hits
system.cpu.dcache.overall_hits::total            8392                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           49                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             49                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           49                       # number of overall misses
system.cpu.dcache.overall_misses::total            49                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2279600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2279600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2279600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2279600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         8441                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         8441                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         8441                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         8441                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005805                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005805                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005805                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005805                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46522.448980                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46522.448980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46522.448980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46522.448980                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           22                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           22                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           27                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           27                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           12                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1174400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1174400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1174400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       645188                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1819588                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003199                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003199                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003199                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004620                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43496.296296                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43496.296296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43496.296296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53765.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46656.102564                       # average overall mshr miss latency
system.cpu.dcache.replacements                     39                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5090                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5090                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           49                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            49                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2279600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2279600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5139                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5139                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46522.448980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46522.448980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1174400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1174400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43496.296296                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43496.296296                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         3302                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3302                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           12                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           12                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       645188                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       645188                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53765.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53765.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     19511200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     19511200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 505                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                39                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.948718                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   816.639858                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   207.360142                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.797500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.202500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          208                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          816                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          496                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.203125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             16921                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            16921                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     19511200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  27                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 27                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            22                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            13                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            9                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                44                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           22                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           13                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            9                       # number of overall misses
system.l2cache.overall_misses::total               44                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1466400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1024400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       611992                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3102792                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1466400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1024400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       611992                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3102792                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           32                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           27                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           12                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              71                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           32                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           27                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           12                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             71                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.687500                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.481481                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.750000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.619718                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.687500                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.481481                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.750000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.619718                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66654.545455                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        78800                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67999.111111                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        70518                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66654.545455                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        78800                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67999.111111                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        70518                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           22                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            9                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           22                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            9                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1290400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       920400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       539992                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2750792                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1290400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       920400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       539992                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2750792                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.687500                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.481481                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.619718                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.687500                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.481481                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.619718                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58654.545455                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        70800                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59999.111111                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        62518                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58654.545455                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        70800                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59999.111111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        62518                       # average overall mshr miss latency
system.l2cache.replacements                        44                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            9                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            9                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           27                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           22                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           44                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1466400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1024400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       611992                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3102792                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           71                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.687500                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.481481                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.619718                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66654.545455                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        78800                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67999.111111                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        70518                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           22                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           44                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1290400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       920400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       539992                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2750792                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.687500                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.481481                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.619718                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58654.545455                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        70800                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59999.111111                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        62518                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     19511200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     19511200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    172                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   44                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.909091                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    32.237402                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   926.857108                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1985.792591                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1025.112899                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          126                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.007870                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.226283                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.484813                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.250272                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030762                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1153                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2943                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          131                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1021                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          831                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2075                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281494                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718506                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1180                       # Number of tag accesses
system.l2cache.tags.data_accesses                1180                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     19511200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               22                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            9                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   44                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           72163680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           42642175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     29521506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              144327361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      72163680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          72163680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        13120669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              13120669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        13120669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          72163680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          42642175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     29521506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             157448030                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1167798800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2885298                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412988                       # Number of bytes of host memory used
host_op_rate                                  5020685                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.76                       # Real time elapsed on the host
host_tick_rate                               85046050                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2187338                       # Number of instructions simulated
sim_ops                                       3806473                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000064                       # Number of seconds simulated
sim_ticks                                    64479600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                22487                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1909                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             21619                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8481                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           22487                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            14006                       # Number of indirect misses.
system.cpu.branchPred.lookups                   25082                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1577                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1564                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    105782                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    61365                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1965                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      17976                       # Number of branches committed
system.cpu.commit.bw_lim_events                 27549                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           36464                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                89299                       # Number of instructions committed
system.cpu.commit.committedOps                 177664                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       112797                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.575077                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.668578                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        49721     44.08%     44.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        14457     12.82%     56.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10199      9.04%     65.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10871      9.64%     75.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        27549     24.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       112797                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       8634                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1291                       # Number of function calls committed.
system.cpu.commit.int_insts                    172175                       # Number of committed integer instructions.
system.cpu.commit.loads                         24428                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          906      0.51%      0.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           131242     73.87%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             491      0.28%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.19%     74.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            398      0.22%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.19%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             168      0.09%     75.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1040      0.59%     75.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1148      0.65%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2003      1.13%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           134      0.08%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           22658     12.75%     90.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          14021      7.89%     98.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1770      1.00%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1014      0.57%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            177664                       # Class of committed instruction
system.cpu.commit.refs                          39463                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       89299                       # Number of Instructions Simulated
system.cpu.committedOps                        177664                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.805160                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.805160                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          102                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          201                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          377                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            19                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 26077                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 228753                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    32952                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     59859                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1985                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2444                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       27791                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           118                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       16502                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       25082                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     17063                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         85739                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   637                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         120978                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           339                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3970                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.155596                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              35189                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              10058                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.750489                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             123317                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.948231                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.913975                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    56733     46.01%     46.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5022      4.07%     50.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3466      2.81%     52.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4088      3.32%     56.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    54008     43.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               123317                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     13233                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     7361                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      9929600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      9930000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      9929600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      9929600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      9929600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      9929600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       176400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       177200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        91600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        91600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        91200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        91200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       498000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       496400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       496800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       471200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      4522000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      4526800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      4527200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      4534800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       80370400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           37882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2404                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    19506                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.237135                       # Inst execution rate
system.cpu.iew.exec_refs                        44273                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      16479                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   16279                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 29679                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                301                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                40                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                17804                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              214109                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 27794                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2978                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                199425                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     63                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1985                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   117                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1651                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5253                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2769                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             20                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2141                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            263                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    224762                       # num instructions consuming a value
system.cpu.iew.wb_count                        198019                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.616474                       # average fanout of values written-back
system.cpu.iew.wb_producers                    138560                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.228413                       # insts written-back per cycle
system.cpu.iew.wb_sent                         198614                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   295273                       # number of integer regfile reads
system.cpu.int_regfile_writes                  155303                       # number of integer regfile writes
system.cpu.ipc                               0.553967                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.553967                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1477      0.73%      0.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                148943     73.59%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  493      0.24%     74.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   391      0.19%     74.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 522      0.26%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 392      0.19%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  196      0.10%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1203      0.59%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1230      0.61%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2031      1.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                246      0.12%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                26252     12.97%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               15603      7.71%     98.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2164      1.07%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1257      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 202400                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    9874                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               19836                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         9545                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              12574                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 191049                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             509114                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       188474                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            238010                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     213656                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    202400                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 453                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           36455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               830                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            259                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        49764                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        123317                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.641298                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.625748                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               51504     41.77%     41.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               11928      9.67%     51.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               15759     12.78%     64.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               17550     14.23%     78.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               26576     21.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          123317                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.255591                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       17122                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           109                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               867                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              821                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                29679                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               17804                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   85741                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           161199                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   18682                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                202221                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    726                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    34655                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    468                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    77                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                572253                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 224008                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              253487                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     60438                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1964                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1985                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3743                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    51290                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             15422                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           335413                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3814                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                222                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4276                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            244                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       299376                       # The number of ROB reads
system.cpu.rob.rob_writes                      438868                       # The number of ROB writes
system.cpu.timesIdled                             485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           69                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2650                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               69                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1185                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     64479600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                592                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           36                       # Transaction distribution
system.membus.trans_dist::CleanEvict              536                       # Transaction distribution
system.membus.trans_dist::ReadExReq                21                       # Transaction distribution
system.membus.trans_dist::ReadExResp               21                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           592                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        41536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        41536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   41536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               613                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     613    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 613                       # Request fanout histogram
system.membus.reqLayer2.occupancy              531642                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1318858                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     64479600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1298                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           134                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1811                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 26                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                26                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1299                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2866                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1108                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3974                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        61056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        29824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    90880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               624                       # Total snoops (count)
system.l2bus.snoopTraffic                        2432                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1949                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.039507                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.194849                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1872     96.05%     96.05% # Request fanout histogram
system.l2bus.snoop_fanout::1                       77      3.95%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1949                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              443198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1153151                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1147200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        64479600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     64479600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        15942                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            15942                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        15942                       # number of overall hits
system.cpu.icache.overall_hits::total           15942                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1121                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1121                       # number of overall misses
system.cpu.icache.overall_misses::total          1121                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41631600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41631600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41631600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41631600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        17063                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17063                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17063                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17063                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.065698                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065698                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.065698                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065698                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37137.912578                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37137.912578                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37137.912578                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37137.912578                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           53                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          164                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          164                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          164                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          164                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          957                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          957                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          957                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          957                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33432800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33432800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33432800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33432800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.056086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.056086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.056086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.056086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34935.005225                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34935.005225                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34935.005225                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34935.005225                       # average overall mshr miss latency
system.cpu.icache.replacements                    955                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        15942                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           15942                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1121                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41631600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41631600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17063                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17063                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.065698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37137.912578                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37137.912578                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          957                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          957                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33432800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33432800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.056086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.056086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34935.005225                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34935.005225                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     64479600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     64479600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.951408                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               41936                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1212                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.600660                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.951408                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999810                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35082                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35082                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     64479600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     64479600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     64479600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        40487                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            40487                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        40487                       # number of overall hits
system.cpu.dcache.overall_hits::total           40487                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          659                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            659                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          659                       # number of overall misses
system.cpu.dcache.overall_misses::total           659                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27334400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27334400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27334400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27334400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        41146                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        41146                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        41146                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        41146                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016016                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016016                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016016                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41478.603945                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41478.603945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41478.603945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41478.603945                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                32                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           98                       # number of writebacks
system.cpu.dcache.writebacks::total                98                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          336                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          336                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          336                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          336                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          323                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          323                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          323                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           47                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13090000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13090000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13090000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2781151                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15871151                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007850                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007850                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007850                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008992                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40526.315789                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40526.315789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40526.315789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59173.425532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42895.002703                       # average overall mshr miss latency
system.cpu.dcache.replacements                    368                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        25457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           25457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25700400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25700400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        26088                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        26088                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40729.635499                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40729.635499                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          336                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          336                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          295                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          295                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11478400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11478400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38909.830508                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38909.830508                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        15030                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          15030                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           28                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1634000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1634000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        15058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        15058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001859                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001859                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58357.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58357.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           28                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           28                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1611600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1611600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001859                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001859                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57557.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57557.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           47                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           47                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2781151                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2781151                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59173.425532                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 59173.425532                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     64479600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     64479600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               98215                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1392                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.556753                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   839.855750                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   184.144250                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.820172                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.179828                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          163                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          861                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.159180                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.840820                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             82660                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            82660                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     64479600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             548                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             153                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 708                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            548                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            153                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                708                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           407                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           168                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               615                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          407                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          168                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           40                       # number of overall misses
system.l2cache.overall_misses::total              615                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27674400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11386800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2699158                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     41760358                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27674400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11386800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2699158                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     41760358                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          955                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          321                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1323                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          955                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          321                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           47                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1323                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.426178                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.523364                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.851064                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.464853                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.426178                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.523364                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.851064                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.464853                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67996.068796                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67778.571429                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67478.950000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67903.021138                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67996.068796                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67778.571429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67478.950000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67903.021138                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             36                       # number of writebacks
system.l2cache.writebacks::total                   36                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          407                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          167                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          407                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          167                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           40                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     24426400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9994400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2379158                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     36799958                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     24426400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9994400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2379158                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     36799958                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.426178                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.520249                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.851064                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.464097                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.426178                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.520249                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.851064                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.464097                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60015.724816                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59846.706587                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59478.950000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59934.785016                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60015.724816                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59846.706587                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59478.950000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59934.785016                       # average overall mshr miss latency
system.l2cache.replacements                       622                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           98                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           98                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           98                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           98                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           18                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           21                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             21                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1517600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1517600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           26                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           26                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.807692                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.807692                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 72266.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 72266.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           21                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           21                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1349600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1349600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.807692                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.807692                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64266.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64266.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          548                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          148                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          703                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          407                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          147                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          594                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27674400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9869200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2699158                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     40242758                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          955                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          295                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1297                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.426178                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.498305                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.851064                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.457980                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67996.068796                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67137.414966                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67478.950000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67748.750842                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          407                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          146                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          593                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     24426400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8644800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2379158                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     35450358                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.426178                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.494915                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.851064                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.457209                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60015.724816                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59210.958904                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59478.950000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59781.379427                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     64479600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     64479600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15164                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4718                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.214074                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.887400                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1112.894115                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1899.483029                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   931.594599                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   116.140857                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008762                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.271703                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.463741                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.227440                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.028355                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          968                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           72                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          888                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          600                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2305                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.236328                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                21766                       # Number of tag accesses
system.l2cache.tags.data_accesses               21766                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     64479600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               39232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2304                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2304                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              406                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              167                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           40                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  613                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            36                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  36                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          402980167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          165757852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     39702480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              608440499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     402980167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         402980167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        35732232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              35732232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        35732232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         402980167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         165757852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     39702480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             644172731                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
