#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d4b8f0 .scope module, "riscv_tb" "riscv_tb" 2 1;
 .timescale 0 0;
v0x1d7dc20_0 .var "clk", 0 0;
v0x1d82140_0 .net "gpio", 7 0, v0x1d81fa0_0; 1 drivers
v0x1d824c0_0 .var "rstn", 0 0;
E_0x1d5e850 .event posedge, v0x1d787d0_0;
S_0x1cde140 .scope module, "fpga0" "riscv32b_fpga" 2 7, 3 1, S_0x1d4b8f0;
 .timescale 0 0;
v0x1d813c0_0 .net *"_s10", 0 0, L_0x1d82760; 1 drivers
v0x1d815d0_0 .net *"_s12", 0 0, C4<1>; 1 drivers
v0x1d81650_0 .net *"_s14", 0 0, C4<0>; 1 drivers
v0x1d816d0_0 .net *"_s3", 21 0, L_0x1d82540; 1 drivers
v0x1d81750_0 .net *"_s4", 22 0, L_0x1d82670; 1 drivers
v0x1d817d0_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0x1d81850_0 .net *"_s8", 22 0, C4<00000000000000000000001>; 1 drivers
v0x1d818d0_0 .net "clk", 0 0, v0x1d7dc20_0; 1 drivers
v0x1d81950_0 .net "data_addr", 31 0, L_0x1d80bb0; 1 drivers
v0x1d819d0_0 .net "data_rd", 31 0, L_0x1d88690; 1 drivers
v0x1d81a50_0 .net "data_wr0", 7 0, L_0x1d82d40; 1 drivers
v0x1d81b20_0 .net "data_wr1", 7 0, L_0x1d82e30; 1 drivers
v0x1d81bf0_0 .net "data_wr2", 7 0, L_0x1d82ed0; 1 drivers
v0x1d81cc0_0 .net "data_wr3", 7 0, L_0x1d83000; 1 drivers
v0x1d81e10_0 .net "datamem_wr", 3 0, v0x1d7a540_0; 1 drivers
v0x1d81e90_0 .net "gpio_en", 0 0, L_0x1d828a0; 1 drivers
v0x1d81d40_0 .alias "gpio_o", 7 0, v0x1d82140_0;
v0x1d81fa0_0 .var "gpio_reg", 7 0;
v0x1d81f10_0 .net "instr", 31 0, L_0x1d87940; 1 drivers
v0x1d820c0_0 .net "instr_addr", 31 0, L_0x1d83360; 1 drivers
v0x1d821f0_0 .net "mem_en", 0 0, C4<1>; 1 drivers
v0x1d82270_0 .net "rstn", 0 0, v0x1d824c0_0; 1 drivers
L_0x1d82540 .part L_0x1d80bb0, 10, 22;
L_0x1d82670 .concat [ 22 1 0 0], L_0x1d82540, C4<0>;
L_0x1d82760 .cmp/eq 23, L_0x1d82670, C4<00000000000000000000001>;
L_0x1d828a0 .functor MUXZ 1, C4<0>, C4<1>, L_0x1d82760, C4<>;
S_0x1d79880 .scope module, "cpu0" "riscv32b" 3 26, 4 12, S_0x1cde140;
 .timescale 0 0;
v0x1d7fd90_0 .net "ALU_cntr", 3 0, v0x1d7d6d0_0; 1 drivers
v0x1d7fe10_0 .net "ALUa", 1 0, v0x1d7d560_0; 1 drivers
v0x1d7fe90_0 .net "ALUb", 1 0, v0x1d7d7d0_0; 1 drivers
v0x1d7ff60_0 .net "Branch_cntr", 2 0, v0x1d7d750_0; 1 drivers
v0x1d80030_0 .net "Ld_cntr", 2 0, v0x1d7da70_0; 1 drivers
v0x1d80100_0 .net "St_cntr", 1 0, v0x1d7dcb0_0; 1 drivers
v0x1d801d0_0 .net "alu_out", 31 0, v0x1d7b270_0; 1 drivers
v0x1d80250_0 .net "alu_ov_flag", 0 0, L_0x1d86d90; 1 drivers
v0x1d80320_0 .net "alu_z_flag", 0 0, L_0x1d86c50; 1 drivers
v0x1d803f0_0 .alias "clk", 0 0, v0x1d818d0_0;
v0x1d80470_0 .alias "data_addr", 31 0, v0x1d81950_0;
v0x1d804f0_0 .alias "data_in", 31 0, v0x1d819d0_0;
v0x1d80630_0 .net "data_out", 31 0, v0x1d7a4c0_0; 1 drivers
v0x1d806b0_0 .alias "data_out0", 7 0, v0x1d81a50_0;
v0x1d807b0_0 .alias "data_out1", 7 0, v0x1d81b20_0;
v0x1d80830_0 .alias "data_out2", 7 0, v0x1d81bf0_0;
v0x1d80730_0 .alias "data_out3", 7 0, v0x1d81cc0_0;
v0x1d80940_0 .alias "datamem_wr", 3 0, v0x1d81e10_0;
v0x1d80a60_0 .net "imm_data", 31 0, v0x1d7d970_0; 1 drivers
v0x1d80ae0_0 .alias "instr_addr", 31 0, v0x1d820c0_0;
v0x1d809c0_0 .alias "instr_in", 31 0, v0x1d81f10_0;
v0x1d80c60_0 .net "jal", 0 0, v0x1d7d880_0; 1 drivers
v0x1d80da0_0 .net "jalr", 0 0, v0x1d7dba0_0; 1 drivers
v0x1d80e20_0 .net "mem_to_reg", 1 0, v0x1d7db20_0; 1 drivers
v0x1d80f70_0 .net "memtoreg_data", 31 0, v0x1d7a440_0; 1 drivers
v0x1d80ff0_0 .net "pcbranch", 0 0, v0x1d7bf30_0; 1 drivers
v0x1d80ef0_0 .net "reg_addr1", 4 0, L_0x1d82a30; 1 drivers
v0x1d81150_0 .net "reg_addr2", 4 0, L_0x1d82bb0; 1 drivers
v0x1d81070_0 .net "reg_addr3", 4 0, L_0x1d82c50; 1 drivers
v0x1d812c0_0 .net "reg_wr", 0 0, v0x1d7dd70_0; 1 drivers
v0x1d811d0_0 .net "rs1", 31 0, L_0x1d78500; 1 drivers
v0x1d81440_0 .net "rs2", 31 0, L_0x1d83270; 1 drivers
v0x1d81340_0 .alias "rstn", 0 0, v0x1d82270_0;
L_0x1d82a30 .part L_0x1d87940, 15, 5;
L_0x1d82bb0 .part L_0x1d87940, 20, 5;
L_0x1d82c50 .part L_0x1d87940, 7, 5;
L_0x1d82d40 .part v0x1d7a4c0_0, 0, 8;
L_0x1d82e30 .part v0x1d7a4c0_0, 8, 8;
L_0x1d82ed0 .part v0x1d7a4c0_0, 16, 8;
L_0x1d83000 .part v0x1d7a4c0_0, 24, 8;
S_0x1d7f500 .scope module, "regset" "registers" 4 64, 5 12, S_0x1d79880;
 .timescale 0 0;
L_0x1d78500 .functor BUFZ 32, L_0x1d830a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1d83270 .functor BUFZ 32, L_0x1d831d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1d7f5f0_0 .net *"_s0", 31 0, L_0x1d830a0; 1 drivers
v0x1d7f670_0 .net *"_s4", 31 0, L_0x1d831d0; 1 drivers
v0x1d7f6f0_0 .alias "clk", 0 0, v0x1d818d0_0;
v0x1d7f800_0 .var/i "i", 31 0;
v0x1d7f880 .array "reg_arr", 31 0, 31 0;
v0x1d7f900_0 .alias "rs1_addr", 4 0, v0x1d80ef0_0;
v0x1d7f980_0 .alias "rs1_out", 31 0, v0x1d811d0_0;
v0x1d7fa00_0 .alias "rs2_addr", 4 0, v0x1d81150_0;
v0x1d7faa0_0 .alias "rs2_out", 31 0, v0x1d81440_0;
v0x1d7fb70_0 .alias "rstn", 0 0, v0x1d82270_0;
v0x1d7fbf0_0 .alias "w_addr", 4 0, v0x1d81070_0;
v0x1d7fc90_0 .alias "w_data", 31 0, v0x1d80f70_0;
v0x1d7fd10_0 .alias "write", 0 0, v0x1d812c0_0;
L_0x1d830a0 .array/port v0x1d7f880, L_0x1d82a30;
L_0x1d831d0 .array/port v0x1d7f880, L_0x1d82bb0;
S_0x1d7dfd0 .scope module, "fetchunit" "ifetch" 4 76, 6 12, S_0x1d79880;
 .timescale 0 0;
L_0x1d83360 .functor BUFZ 32, v0x1d7ef60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1d83a60 .functor AND 32, L_0x1d83fc0, C4<11111111111111111111111111111110>, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x1d7e0c0_0 .net *"_s12", 2 0, L_0x1d83760; 1 drivers
v0x1d7e140_0 .net *"_s15", 1 0, C4<00>; 1 drivers
v0x1d7e1c0_0 .net *"_s16", 2 0, C4<001>; 1 drivers
v0x1d7e240_0 .net *"_s18", 0 0, L_0x1d838e0; 1 drivers
v0x1d7e2c0_0 .net *"_s2", 2 0, L_0x1d833c0; 1 drivers
v0x1d7e340_0 .net *"_s20", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1d7e3e0_0 .net *"_s24", 2 0, L_0x1d83c80; 1 drivers
v0x1d7e480_0 .net *"_s27", 1 0, C4<00>; 1 drivers
v0x1d7e520_0 .net *"_s28", 2 0, C4<001>; 1 drivers
v0x1d7e5c0_0 .net *"_s30", 0 0, L_0x1d83e30; 1 drivers
v0x1d7e660_0 .net *"_s32", 31 0, L_0x1d83fc0; 1 drivers
v0x1d7e700_0 .net *"_s34", 31 0, C4<11111111111111111111111111111110>; 1 drivers
v0x1d7e7a0_0 .net *"_s36", 31 0, L_0x1d83a60; 1 drivers
v0x1d7e840_0 .net *"_s38", 31 0, L_0x1d841a0; 1 drivers
v0x1d7e960_0 .net *"_s42", 31 0, L_0x1d84380; 1 drivers
v0x1d7ea00_0 .net *"_s5", 1 0, C4<00>; 1 drivers
v0x1d7e8c0_0 .net *"_s6", 2 0, C4<001>; 1 drivers
v0x1d7eb50_0 .net *"_s8", 0 0, L_0x1d834e0; 1 drivers
v0x1d7ec70_0 .alias "clk", 0 0, v0x1d818d0_0;
v0x1d7ecf0_0 .alias "immediate", 31 0, v0x1d80a60_0;
v0x1d7ebd0_0 .alias "instr_addr_o", 31 0, v0x1d820c0_0;
v0x1d7ee20_0 .alias "jal", 0 0, v0x1d80c60_0;
v0x1d7ed70_0 .alias "jalr", 0 0, v0x1d80da0_0;
v0x1d7ef60_0 .var "pc", 31 0;
v0x1d7eea0_0 .net "pc_nxt", 31 0, L_0x1d84420; 1 drivers
v0x1d7f0b0_0 .alias "pcbranch", 0 0, v0x1d80ff0_0;
v0x1d7efe0_0 .alias "rs1", 31 0, v0x1d811d0_0;
v0x1d7f210_0 .alias "rstn", 0 0, v0x1d82270_0;
v0x1d7f130_0 .net "t1", 31 0, L_0x1d83620; 1 drivers
v0x1d7f380_0 .net "t2", 31 0, L_0x1d83ac0; 1 drivers
v0x1d7f290_0 .net "t3", 31 0, L_0x1d84240; 1 drivers
L_0x1d833c0 .concat [ 1 2 0 0], v0x1d7dba0_0, C4<00>;
L_0x1d834e0 .cmp/eq 3, L_0x1d833c0, C4<001>;
L_0x1d83620 .functor MUXZ 32, v0x1d7ef60_0, L_0x1d78500, L_0x1d834e0, C4<>;
L_0x1d83760 .concat [ 1 2 0 0], v0x1d7d880_0, C4<00>;
L_0x1d838e0 .cmp/eq 3, L_0x1d83760, C4<001>;
L_0x1d83ac0 .functor MUXZ 32, C4<00000000000000000000000000000100>, v0x1d7d970_0, L_0x1d838e0, C4<>;
L_0x1d83c80 .concat [ 1 2 0 0], v0x1d7dba0_0, C4<00>;
L_0x1d83e30 .cmp/eq 3, L_0x1d83c80, C4<001>;
L_0x1d83fc0 .arith/sum 32, L_0x1d83620, L_0x1d83ac0;
L_0x1d841a0 .arith/sum 32, L_0x1d83620, L_0x1d83ac0;
L_0x1d84240 .functor MUXZ 32, L_0x1d841a0, L_0x1d83a60, L_0x1d83e30, C4<>;
L_0x1d84380 .arith/sum 32, v0x1d7ef60_0, v0x1d7d970_0;
L_0x1d84420 .functor MUXZ 32, L_0x1d84240, L_0x1d84380, v0x1d7bf30_0, C4<>;
S_0x1d7c130 .scope module, "decodeunit" "idecode" 4 87, 7 12, S_0x1d79880;
 .timescale 0 0;
v0x1d7c270_0 .net "Iimm", 31 0, L_0x1d84ba0; 1 drivers
v0x1d7c330_0 .net "SBimm", 31 0, L_0x1d85540; 1 drivers
v0x1d7c3d0_0 .net "Shiftimm", 31 0, L_0x1d86a30; 1 drivers
v0x1d7c470_0 .net "Simm", 31 0, L_0x1d867c0; 1 drivers
v0x1d7c520_0 .net "UJimm", 31 0, L_0x1d85f50; 1 drivers
v0x1d7c5c0_0 .net "Uimm", 31 0, L_0x1d846c0; 1 drivers
v0x1d7c660_0 .net *"_s1", 19 0, L_0x1d84560; 1 drivers
v0x1d7c700_0 .net *"_s11", 11 0, L_0x1d84b00; 1 drivers
v0x1d7c7f0_0 .net *"_s15", 0 0, L_0x1d84eb0; 1 drivers
v0x1d7c890_0 .net *"_s16", 19 0, L_0x1d84f50; 1 drivers
v0x1d7c930_0 .net *"_s19", 0 0, L_0x1d850f0; 1 drivers
v0x1d7c9d0_0 .net *"_s2", 11 0, C4<000000000000>; 1 drivers
v0x1d7ca70_0 .net *"_s21", 5 0, L_0x1d85190; 1 drivers
v0x1d7cb10_0 .net *"_s23", 3 0, L_0x1d854a0; 1 drivers
v0x1d7cc30_0 .net *"_s24", 0 0, C4<0>; 1 drivers
v0x1d7ccd0_0 .net *"_s29", 0 0, L_0x1d85720; 1 drivers
v0x1d7cb90_0 .net *"_s30", 11 0, L_0x1d857c0; 1 drivers
v0x1d7ce20_0 .net *"_s33", 7 0, L_0x1d85ac0; 1 drivers
v0x1d7cf40_0 .net *"_s35", 0 0, L_0x1d85b60; 1 drivers
v0x1d7cfc0_0 .net *"_s37", 5 0, L_0x1d848a0; 1 drivers
v0x1d7cea0_0 .net *"_s39", 3 0, L_0x1d85e10; 1 drivers
v0x1d7d0f0_0 .net *"_s40", 0 0, C4<0>; 1 drivers
v0x1d7d040_0 .net *"_s45", 0 0, L_0x1d861c0; 1 drivers
v0x1d7d230_0 .net *"_s46", 19 0, L_0x1d85eb0; 1 drivers
v0x1d7d190_0 .net *"_s49", 6 0, L_0x1d86410; 1 drivers
v0x1d7d380_0 .net *"_s51", 4 0, L_0x1d86260; 1 drivers
v0x1d7d2d0_0 .net *"_s54", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1d7d4e0_0 .net *"_s57", 4 0, L_0x1d86940; 1 drivers
v0x1d7d420_0 .net *"_s7", 0 0, L_0x1d84800; 1 drivers
v0x1d7d650_0 .net *"_s8", 19 0, L_0x1d849b0; 1 drivers
v0x1d7d560_0 .var "alu_a", 1 0;
v0x1d7d7d0_0 .var "alu_b", 1 0;
v0x1d7d6d0_0 .var "alu_cntr", 3 0;
v0x1d7d750_0 .var "branch_cntr", 2 0;
v0x1d7d970_0 .var "imm", 31 0;
v0x1d7d9f0_0 .alias "instr", 31 0, v0x1d81f10_0;
v0x1d7d880_0 .var "jal", 0 0;
v0x1d7dba0_0 .var "jalr", 0 0;
v0x1d7da70_0 .var "ld_cntr", 2 0;
v0x1d7db20_0 .var "memtoreg", 1 0;
v0x1d7dd70_0 .var "reg_write", 0 0;
v0x1d7ddf0_0 .alias "rstn", 0 0, v0x1d82270_0;
v0x1d7dcb0_0 .var "st_cntr", 1 0;
E_0x1d7ae40/0 .event edge, v0x1d79220_0, v0x1d79780_0, v0x1d7c270_0, v0x1d7c470_0;
E_0x1d7ae40/1 .event edge, v0x1d7c5c0_0, v0x1d7c3d0_0, v0x1d7c330_0, v0x1d7c520_0;
E_0x1d7ae40 .event/or E_0x1d7ae40/0, E_0x1d7ae40/1;
L_0x1d84560 .part L_0x1d87940, 12, 20;
L_0x1d846c0 .concat [ 12 20 0 0], C4<000000000000>, L_0x1d84560;
L_0x1d84800 .part L_0x1d87940, 31, 1;
LS_0x1d849b0_0_0 .concat [ 1 1 1 1], L_0x1d84800, L_0x1d84800, L_0x1d84800, L_0x1d84800;
LS_0x1d849b0_0_4 .concat [ 1 1 1 1], L_0x1d84800, L_0x1d84800, L_0x1d84800, L_0x1d84800;
LS_0x1d849b0_0_8 .concat [ 1 1 1 1], L_0x1d84800, L_0x1d84800, L_0x1d84800, L_0x1d84800;
LS_0x1d849b0_0_12 .concat [ 1 1 1 1], L_0x1d84800, L_0x1d84800, L_0x1d84800, L_0x1d84800;
LS_0x1d849b0_0_16 .concat [ 1 1 1 1], L_0x1d84800, L_0x1d84800, L_0x1d84800, L_0x1d84800;
LS_0x1d849b0_1_0 .concat [ 4 4 4 4], LS_0x1d849b0_0_0, LS_0x1d849b0_0_4, LS_0x1d849b0_0_8, LS_0x1d849b0_0_12;
LS_0x1d849b0_1_4 .concat [ 4 0 0 0], LS_0x1d849b0_0_16;
L_0x1d849b0 .concat [ 16 4 0 0], LS_0x1d849b0_1_0, LS_0x1d849b0_1_4;
L_0x1d84b00 .part L_0x1d87940, 20, 12;
L_0x1d84ba0 .concat [ 12 20 0 0], L_0x1d84b00, L_0x1d849b0;
L_0x1d84eb0 .part L_0x1d87940, 31, 1;
LS_0x1d84f50_0_0 .concat [ 1 1 1 1], L_0x1d84eb0, L_0x1d84eb0, L_0x1d84eb0, L_0x1d84eb0;
LS_0x1d84f50_0_4 .concat [ 1 1 1 1], L_0x1d84eb0, L_0x1d84eb0, L_0x1d84eb0, L_0x1d84eb0;
LS_0x1d84f50_0_8 .concat [ 1 1 1 1], L_0x1d84eb0, L_0x1d84eb0, L_0x1d84eb0, L_0x1d84eb0;
LS_0x1d84f50_0_12 .concat [ 1 1 1 1], L_0x1d84eb0, L_0x1d84eb0, L_0x1d84eb0, L_0x1d84eb0;
LS_0x1d84f50_0_16 .concat [ 1 1 1 1], L_0x1d84eb0, L_0x1d84eb0, L_0x1d84eb0, L_0x1d84eb0;
LS_0x1d84f50_1_0 .concat [ 4 4 4 4], LS_0x1d84f50_0_0, LS_0x1d84f50_0_4, LS_0x1d84f50_0_8, LS_0x1d84f50_0_12;
LS_0x1d84f50_1_4 .concat [ 4 0 0 0], LS_0x1d84f50_0_16;
L_0x1d84f50 .concat [ 16 4 0 0], LS_0x1d84f50_1_0, LS_0x1d84f50_1_4;
L_0x1d850f0 .part L_0x1d87940, 7, 1;
L_0x1d85190 .part L_0x1d87940, 25, 6;
L_0x1d854a0 .part L_0x1d87940, 8, 4;
LS_0x1d85540_0_0 .concat [ 1 4 6 1], C4<0>, L_0x1d854a0, L_0x1d85190, L_0x1d850f0;
LS_0x1d85540_0_4 .concat [ 20 0 0 0], L_0x1d84f50;
L_0x1d85540 .concat [ 12 20 0 0], LS_0x1d85540_0_0, LS_0x1d85540_0_4;
L_0x1d85720 .part L_0x1d87940, 31, 1;
LS_0x1d857c0_0_0 .concat [ 1 1 1 1], L_0x1d85720, L_0x1d85720, L_0x1d85720, L_0x1d85720;
LS_0x1d857c0_0_4 .concat [ 1 1 1 1], L_0x1d85720, L_0x1d85720, L_0x1d85720, L_0x1d85720;
LS_0x1d857c0_0_8 .concat [ 1 1 1 1], L_0x1d85720, L_0x1d85720, L_0x1d85720, L_0x1d85720;
L_0x1d857c0 .concat [ 4 4 4 0], LS_0x1d857c0_0_0, LS_0x1d857c0_0_4, LS_0x1d857c0_0_8;
L_0x1d85ac0 .part L_0x1d87940, 12, 8;
L_0x1d85b60 .part L_0x1d87940, 20, 1;
L_0x1d848a0 .part L_0x1d87940, 25, 6;
L_0x1d85e10 .part L_0x1d87940, 21, 4;
LS_0x1d85f50_0_0 .concat [ 1 4 6 1], C4<0>, L_0x1d85e10, L_0x1d848a0, L_0x1d85b60;
LS_0x1d85f50_0_4 .concat [ 8 12 0 0], L_0x1d85ac0, L_0x1d857c0;
L_0x1d85f50 .concat [ 12 20 0 0], LS_0x1d85f50_0_0, LS_0x1d85f50_0_4;
L_0x1d861c0 .part L_0x1d87940, 31, 1;
LS_0x1d85eb0_0_0 .concat [ 1 1 1 1], L_0x1d861c0, L_0x1d861c0, L_0x1d861c0, L_0x1d861c0;
LS_0x1d85eb0_0_4 .concat [ 1 1 1 1], L_0x1d861c0, L_0x1d861c0, L_0x1d861c0, L_0x1d861c0;
LS_0x1d85eb0_0_8 .concat [ 1 1 1 1], L_0x1d861c0, L_0x1d861c0, L_0x1d861c0, L_0x1d861c0;
LS_0x1d85eb0_0_12 .concat [ 1 1 1 1], L_0x1d861c0, L_0x1d861c0, L_0x1d861c0, L_0x1d861c0;
LS_0x1d85eb0_0_16 .concat [ 1 1 1 1], L_0x1d861c0, L_0x1d861c0, L_0x1d861c0, L_0x1d861c0;
LS_0x1d85eb0_1_0 .concat [ 4 4 4 4], LS_0x1d85eb0_0_0, LS_0x1d85eb0_0_4, LS_0x1d85eb0_0_8, LS_0x1d85eb0_0_12;
LS_0x1d85eb0_1_4 .concat [ 4 0 0 0], LS_0x1d85eb0_0_16;
L_0x1d85eb0 .concat [ 16 4 0 0], LS_0x1d85eb0_1_0, LS_0x1d85eb0_1_4;
L_0x1d86410 .part L_0x1d87940, 25, 7;
L_0x1d86260 .part L_0x1d87940, 7, 5;
L_0x1d867c0 .concat [ 5 7 20 0], L_0x1d86260, L_0x1d86410, L_0x1d85eb0;
L_0x1d86940 .part L_0x1d84ba0, 0, 5;
L_0x1d86a30 .concat [ 5 27 0 0], L_0x1d86940, C4<000000000000000000000000000>;
S_0x1d7a7a0 .scope module, "exeunit" "exe" 4 104, 8 12, S_0x1d79880;
 .timescale 0 0;
P_0x1d79f18 .param/l "WIDTH" 8 12, +C4<0100000>;
v0x1d7b620_0 .alias "Rd1", 31 0, v0x1d811d0_0;
v0x1d7b820_0 .alias "Rd2", 31 0, v0x1d81440_0;
v0x1d7b8d0_0 .var "a", 31 0;
v0x1d7b9a0_0 .alias "alu_a", 1 0, v0x1d7fe10_0;
v0x1d7ba20_0 .alias "alu_b", 1 0, v0x1d7fe90_0;
v0x1d7baa0_0 .alias "alu_cntr", 3 0, v0x1d7fd90_0;
v0x1d7bb20_0 .alias "alu_result", 31 0, v0x1d801d0_0;
v0x1d7bbf0_0 .var "b", 31 0;
v0x1d7bd10_0 .alias "branch_cntr", 2 0, v0x1d7ff60_0;
v0x1d7bd90_0 .alias "imm", 31 0, v0x1d80a60_0;
v0x1d7be30_0 .alias "ov_flag", 0 0, v0x1d80250_0;
v0x1d7beb0_0 .alias "pc", 31 0, v0x1d820c0_0;
v0x1d7bf30_0 .var "pcbranch", 0 0;
v0x1d7bfb0_0 .alias "rstn", 0 0, v0x1d82270_0;
v0x1d7c0b0_0 .alias "z_flag", 0 0, v0x1d80320_0;
E_0x1d7a890 .event edge, v0x1d79220_0, v0x1d7bd10_0, v0x1d79df0_0, v0x1d7b6e0_0;
E_0x1d7a8f0 .event edge, v0x1d79220_0, v0x1d7ba20_0, v0x1d7a3c0_0, v0x1d7bd90_0;
E_0x1d7a950 .event edge, v0x1d79220_0, v0x1d7b9a0_0, v0x1d79680_0, v0x1d7b620_0;
S_0x1d7a9b0 .scope module, "alu_inst" "alu" 8 85, 9 12, S_0x1d7a7a0;
 .timescale 0 0;
P_0x1d7aaa8 .param/l "WIDTH" 9 12, +C4<0100000>;
v0x1d7abc0_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1d7ac80_0 .net *"_s11", 2 0, L_0x1d86f30; 1 drivers
v0x1d7ad20_0 .net *"_s12", 2 0, C4<100>; 1 drivers
v0x1d7adc0_0 .net *"_s14", 0 0, L_0x1d870a0; 1 drivers
v0x1d7ae70_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x1d7af10_0 .net *"_s2", 0 0, L_0x1d86cf0; 1 drivers
v0x1d7aff0_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v0x1d7b090_0 .net *"_s6", 0 0, C4<0>; 1 drivers
v0x1d7b130_0 .net/s "a", 31 0, v0x1d7b8d0_0; 1 drivers
v0x1d7b1d0_0 .alias "alu_cntr", 3 0, v0x1d7fd90_0;
v0x1d7b270_0 .var "alu_result", 31 0;
v0x1d7b2f0_0 .net/s "b", 31 0, v0x1d7bbf0_0; 1 drivers
v0x1d7b370_0 .alias "o_flag", 0 0, v0x1d80250_0;
v0x1d7b420_0 .alias "rstn", 0 0, v0x1d82270_0;
v0x1d7b520_0 .var "slt_reg", 0 0;
v0x1d7b5a0_0 .alias "unsigned_in_a", 31 0, v0x1d7b130_0;
v0x1d7b4a0_0 .alias "unsigned_in_b", 31 0, v0x1d7b2f0_0;
v0x1d7b6e0_0 .alias "z_flag", 0 0, v0x1d80320_0;
E_0x1d7ab20 .event edge, v0x1d79220_0, v0x1d7b1d0_0, v0x1d7b130_0, v0x1d7b2f0_0;
L_0x1d86cf0 .cmp/eq 32, v0x1d7b270_0, C4<00000000000000000000000000000000>;
L_0x1d86c50 .functor MUXZ 1, C4<0>, C4<1>, L_0x1d86cf0, C4<>;
L_0x1d86f30 .part v0x1d7d6d0_0, 0, 3;
L_0x1d870a0 .cmp/eq 3, L_0x1d86f30, C4<100>;
L_0x1d86d90 .functor MUXZ 1, C4<0>, v0x1d7b520_0, L_0x1d870a0, C4<>;
S_0x1d79970 .scope module, "lsuunit" "lsu" 4 121, 10 12, S_0x1d79880;
 .timescale 0 0;
L_0x1d80bb0 .functor BUFZ 32, v0x1d7b270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1d79b40_0 .alias "Ld_cntr", 2 0, v0x1d80030_0;
v0x1d79c00_0 .alias "MemtoReg", 1 0, v0x1d80e20_0;
v0x1d79ca0_0 .alias "St_cntr", 1 0, v0x1d80100_0;
v0x1d79d40_0 .alias "alu_out", 31 0, v0x1d801d0_0;
v0x1d79df0_0 .alias "alu_ov_flag", 0 0, v0x1d80250_0;
v0x1d79e90_0 .net "b_pos", 1 0, L_0x1d87370; 1 drivers
v0x1d79f70_0 .alias "clk", 0 0, v0x1d818d0_0;
v0x1d79ff0_0 .net "d0", 7 0, L_0x1d87410; 1 drivers
v0x1d7a0e0_0 .net "d1", 7 0, L_0x1d874b0; 1 drivers
v0x1d7a180_0 .net "d2", 7 0, L_0x1d87550; 1 drivers
v0x1d7a220_0 .net "d3", 7 0, L_0x1d87620; 1 drivers
v0x1d7a2c0_0 .alias "data_addr", 31 0, v0x1d81950_0;
v0x1d7a340_0 .alias "datamem_rd_in", 31 0, v0x1d819d0_0;
v0x1d7a3c0_0 .alias "datamem_wr_in", 31 0, v0x1d81440_0;
v0x1d7a4c0_0 .var "datamem_wr_o", 31 0;
v0x1d7a540_0 .var "dmem_wr", 3 0;
v0x1d7a440_0 .var "reg_wrdata", 31 0;
v0x1d7a680_0 .alias "rstn", 0 0, v0x1d82270_0;
E_0x1d79010/0 .event edge, v0x1d79220_0, v0x1d79e90_0, v0x1d7a220_0, v0x1d7a180_0;
E_0x1d79010/1 .event edge, v0x1d7a0e0_0, v0x1d79ff0_0;
E_0x1d79010 .event/or E_0x1d79010/0, E_0x1d79010/1;
E_0x1d79aa0 .event edge, v0x1d79220_0, v0x1d79ca0_0, v0x1d79e90_0;
E_0x1d79ad0/0 .event edge, v0x1d79220_0, v0x1d79c00_0, v0x1d79d40_0, v0x1d79df0_0;
E_0x1d79ad0/1 .event edge, v0x1d79b40_0, v0x1d788f0_0;
E_0x1d79ad0 .event/or E_0x1d79ad0/0, E_0x1d79ad0/1;
L_0x1d87370 .part v0x1d7b270_0, 0, 2;
L_0x1d87410 .part L_0x1d83270, 0, 8;
L_0x1d874b0 .part L_0x1d83270, 8, 8;
L_0x1d87550 .part L_0x1d83270, 16, 8;
L_0x1d87620 .part L_0x1d83270, 24, 8;
S_0x1d79490 .scope module, "r0" "rom" 3 40, 11 1, S_0x1cde140;
 .timescale 0 0;
L_0x1d87940 .functor BUFZ 32, L_0x1d878a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1d79580_0 .net *"_s2", 31 0, L_0x1d878a0; 1 drivers
v0x1d79600_0 .net "addr", 9 0, L_0x1d87800; 1 drivers
v0x1d79680_0 .alias "addr_in", 31 0, v0x1d820c0_0;
v0x1d79700_0 .alias "clk", 0 0, v0x1d818d0_0;
v0x1d79780_0 .alias "data_out", 31 0, v0x1d81f10_0;
v0x1d79800 .array "rom_reg", 1023 0, 31 0;
L_0x1d87800 .part L_0x1d83360, 2, 10;
L_0x1d878a0 .array/port v0x1d79800, L_0x1d87800;
S_0x1cdef30 .scope module, "rm0" "ram" 3 46, 12 1, S_0x1cde140;
 .timescale 0 0;
P_0x1ce0568 .param/l "AWIDTH" 12 1, +C4<01000>;
P_0x1ce0590 .param/l "DWIDTH" 12 1, +C4<0100000>;
L_0x1d88690 .functor BUFZ 32, L_0x1d88490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1d06920_0 .net *"_s10", 7 0, L_0x1d87dd0; 1 drivers
v0x1d77ee0_0 .net *"_s12", 7 0, L_0x1d87ea0; 1 drivers
v0x1d77f80_0 .net *"_s14", 7 0, L_0x1d88010; 1 drivers
v0x1d78020_0 .net *"_s16", 31 0, L_0x1d880e0; 1 drivers
v0x1d780d0_0 .net *"_s18", 4 0, C4<01000>; 1 drivers
v0x1d78170_0 .net *"_s21", 8 0, L_0x1d871d0; 1 drivers
v0x1d78250_0 .net *"_s22", 31 0, L_0x1d88490; 1 drivers
v0x1d782f0_0 .net *"_s3", 1 0, L_0x1d87a90; 1 drivers
v0x1d783e0_0 .net *"_s7", 1 0, C4<00>; 1 drivers
v0x1d78480_0 .net *"_s8", 7 0, L_0x1d87ce0; 1 drivers
v0x1d78580_0 .alias "addr", 31 0, v0x1d81950_0;
v0x1d78620_0 .net "addrs", 7 0, L_0x1d879f0; 1 drivers
v0x1d78730_0 .net "byte_add", 3 0, L_0x1d87b30; 1 drivers
v0x1d787d0_0 .alias "clk", 0 0, v0x1d818d0_0;
v0x1d788f0_0 .alias "data_rd", 31 0, v0x1d819d0_0;
v0x1d78990_0 .alias "data_wr0", 7 0, v0x1d81a50_0;
v0x1d78850_0 .alias "data_wr1", 7 0, v0x1d81b20_0;
v0x1d78ae0_0 .alias "data_wr2", 7 0, v0x1d81bf0_0;
v0x1d78c00_0 .alias "data_wr3", 7 0, v0x1d81cc0_0;
v0x1d78c80_0 .var/i "i", 31 0;
v0x1d78b60_0 .var/i "j", 31 0;
v0x1d78db0_0 .var/i "k", 31 0;
v0x1d78d00_0 .var/i "l", 31 0;
v0x1d78ef0_0 .alias "mem_en", 0 0, v0x1d821f0_0;
v0x1d78e50_0 .alias "mem_wr", 3 0, v0x1d81e10_0;
v0x1d79040 .array "ram_reg0", 255 0, 7 0;
v0x1d78f70 .array "ram_reg1", 255 0, 7 0;
v0x1d791a0 .array "ram_reg2", 255 0, 7 0;
v0x1d790c0 .array "ram_reg3", 255 0, 7 0;
v0x1d79310_0 .var/i "ram_size", 31 0;
v0x1d79220_0 .alias "rstn", 0 0, v0x1d82270_0;
E_0x1ce0720/0 .event negedge, v0x1d79220_0;
E_0x1ce0720/1 .event posedge, v0x1d787d0_0;
E_0x1ce0720 .event/or E_0x1ce0720/0, E_0x1ce0720/1;
L_0x1d879f0 .part L_0x1d80bb0, 2, 8;
L_0x1d87a90 .part L_0x1d80bb0, 0, 2;
L_0x1d87b30 .concat [ 2 2 0 0], L_0x1d87a90, C4<00>;
L_0x1d87ce0 .array/port v0x1d790c0, L_0x1d879f0;
L_0x1d87dd0 .array/port v0x1d791a0, L_0x1d879f0;
L_0x1d87ea0 .array/port v0x1d78f70, L_0x1d879f0;
L_0x1d88010 .array/port v0x1d79040, L_0x1d879f0;
L_0x1d880e0 .concat [ 8 8 8 8], L_0x1d88010, L_0x1d87ea0, L_0x1d87dd0, L_0x1d87ce0;
L_0x1d871d0 .arith/mult 9, L_0x1d87b30, C4<01000>;
L_0x1d88490 .shift/r 32, L_0x1d880e0, L_0x1d871d0;
    .scope S_0x1d7f500;
T_0 ;
    %wait E_0x1ce0720;
    %load/v 8, v0x1d7fb70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v0x1d7f800_0, 0, 32;
T_0.2 ;
    %load/v 8, v0x1d7f800_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 3, v0x1d7f800_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d7f880, 0, 0;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1d7f800_0, 32;
    %set/v v0x1d7f800_0, 8, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1d7fd10_0, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v0x1d7fbf0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %jmp/0xz  T_0.6, 4;
    %load/v 8, v0x1d7fc90_0, 32;
    %ix/getv 3, v0x1d7fbf0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d7f880, 0, 8;
t_1 ;
T_0.6 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1d7dfd0;
T_1 ;
    %wait E_0x1ce0720;
    %load/v 8, v0x1d7f210_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7ef60_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1d7eea0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7ef60_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1d7c130;
T_2 ;
    %wait E_0x1d7ae40;
    %load/v 8, v0x1d7ddf0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dba0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7d880_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7dcb0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dd70_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dba0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7d880_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7dcb0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dd70_0, 0, 0;
    %load/v 8, v0x1d7d9f0_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 3, 7;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 35, 7;
    %jmp/1 T_2.3, 6;
    %cmpi/u 8, 55, 7;
    %jmp/1 T_2.4, 6;
    %cmpi/u 8, 23, 7;
    %jmp/1 T_2.5, 6;
    %cmpi/u 8, 51, 7;
    %jmp/1 T_2.6, 6;
    %cmpi/u 8, 19, 7;
    %jmp/1 T_2.7, 6;
    %cmpi/u 8, 99, 7;
    %jmp/1 T_2.8, 6;
    %cmpi/u 8, 111, 7;
    %jmp/1 T_2.9, 6;
    %cmpi/u 8, 103, 7;
    %jmp/1 T_2.10, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dba0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7d880_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7dcb0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dd70_0, 0, 0;
    %jmp T_2.12;
T_2.2 ;
    %movi 8, 64520, 16;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dba0_0, 0, 12;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7d880_0, 0, 13;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 17;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 19;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 21;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dd70_0, 0, 23;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7dcb0_0, 0, 0;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.13, 4;
    %load/x1p 8, v0x1d7d9f0_0, 3;
    %jmp T_2.14;
T_2.13 ;
    %mov 8, 2, 3;
T_2.14 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 2, 3;
    %jmp/1 T_2.15, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_2.16, 6;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_2.17, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_2.18, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_2.19, 6;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 0;
    %jmp T_2.21;
T_2.15 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 0;
    %jmp T_2.21;
T_2.16 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 8;
    %jmp T_2.21;
T_2.17 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 8;
    %jmp T_2.21;
T_2.18 ;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 8;
    %jmp T_2.21;
T_2.19 ;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 8;
    %jmp T_2.21;
T_2.21 ;
    %load/v 8, v0x1d7c270_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 8;
    %jmp T_2.12;
T_2.3 ;
    %movi 8, 7176, 16;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dba0_0, 0, 12;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7d880_0, 0, 13;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 17;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 19;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 21;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dd70_0, 0, 23;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 0;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.22, 4;
    %load/x1p 8, v0x1d7d9f0_0, 3;
    %jmp T_2.23;
T_2.22 ;
    %mov 8, 2, 3;
T_2.23 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 2, 3;
    %jmp/1 T_2.24, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_2.25, 6;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_2.26, 6;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7dcb0_0, 0, 0;
    %jmp T_2.28;
T_2.24 ;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7dcb0_0, 0, 8;
    %jmp T_2.28;
T_2.25 ;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7dcb0_0, 0, 8;
    %jmp T_2.28;
T_2.26 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7dcb0_0, 0, 1;
    %jmp T_2.28;
T_2.28 ;
    %load/v 8, v0x1d7c470_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 8;
    %jmp T_2.12;
T_2.4 ;
    %movi 8, 44040, 16;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dba0_0, 0, 12;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7d880_0, 0, 13;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 17;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 19;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 21;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dd70_0, 0, 23;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7dcb0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 0;
    %load/v 8, v0x1d7c5c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 8;
    %jmp T_2.12;
T_2.5 ;
    %movi 8, 46088, 16;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dba0_0, 0, 12;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7d880_0, 0, 13;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 17;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 19;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 21;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dd70_0, 0, 23;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7dcb0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 0;
    %load/v 8, v0x1d7c5c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 8;
    %jmp T_2.12;
T_2.6 ;
    %movi 8, 16, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dba0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7d880_0, 0, 9;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dd70_0, 0, 13;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7dcb0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 0;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.29, 4;
    %load/x1p 8, v0x1d7d9f0_0, 3;
    %jmp T_2.30;
T_2.29 ;
    %mov 8, 2, 3;
T_2.30 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 7, 3;
    %jmp/1 T_2.31, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_2.32, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_2.33, 6;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_2.34, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_2.35, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_2.36, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_2.37, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_2.38, 6;
    %movi 8, 456, 10;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 12;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 16;
    %jmp T_2.40;
T_2.31 ;
    %movi 8, 457, 10;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 12;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 16;
    %jmp T_2.40;
T_2.32 ;
    %movi 8, 459, 10;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 12;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 16;
    %jmp T_2.40;
T_2.33 ;
    %movi 8, 458, 10;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 12;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 16;
    %jmp T_2.40;
T_2.34 ;
    %movi 8, 28, 6;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 10;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 12;
    %ix/load 1, 30, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.41, 4;
    %load/x1p 8, v0x1d7d9f0_0, 1;
    %jmp T_2.42;
T_2.41 ;
    %mov 8, 2, 1;
T_2.42 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 1, 1;
    %jmp/1 T_2.43, 6;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %jmp T_2.45;
T_2.43 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %jmp T_2.45;
T_2.45 ;
    %jmp T_2.40;
T_2.35 ;
    %movi 8, 716, 10;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 12;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 16;
    %jmp T_2.40;
T_2.36 ;
    %movi 8, 708, 10;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 12;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 16;
    %jmp T_2.40;
T_2.37 ;
    %movi 8, 477, 10;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 12;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 16;
    %jmp T_2.40;
T_2.38 ;
    %movi 8, 29, 6;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 10;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 12;
    %ix/load 1, 30, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.46, 4;
    %load/x1p 8, v0x1d7d9f0_0, 1;
    %jmp T_2.47;
T_2.46 ;
    %mov 8, 2, 1;
T_2.47 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %jmp/1 T_2.48, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 1;
    %jmp T_2.50;
T_2.48 ;
    %movi 8, 14, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %jmp T_2.50;
T_2.50 ;
    %jmp T_2.40;
T_2.40 ;
    %jmp T_2.12;
T_2.7 ;
    %movi 8, 32, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dba0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7d880_0, 0, 9;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dd70_0, 0, 13;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7dcb0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 0;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.51, 4;
    %load/x1p 8, v0x1d7d9f0_0, 3;
    %jmp T_2.52;
T_2.51 ;
    %mov 8, 2, 3;
T_2.52 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 7, 3;
    %jmp/1 T_2.53, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_2.54, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_2.55, 6;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_2.56, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_2.57, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_2.58, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_2.59, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_2.60, 6;
    %movi 8, 488, 10;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 12;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 16;
    %load/v 8, v0x1d7c270_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 8;
    %jmp T_2.62;
T_2.53 ;
    %movi 8, 489, 10;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 12;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 16;
    %load/v 8, v0x1d7c270_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 8;
    %jmp T_2.62;
T_2.54 ;
    %movi 8, 491, 10;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 12;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 16;
    %load/v 8, v0x1d7c270_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 8;
    %jmp T_2.62;
T_2.55 ;
    %movi 8, 490, 10;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 12;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 16;
    %load/v 8, v0x1d7c270_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 8;
    %jmp T_2.62;
T_2.56 ;
    %movi 8, 488, 10;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 12;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 16;
    %load/v 8, v0x1d7c270_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 8;
    %jmp T_2.62;
T_2.57 ;
    %movi 8, 748, 10;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 12;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 16;
    %load/v 8, v0x1d7c270_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 8;
    %jmp T_2.62;
T_2.58 ;
    %movi 8, 740, 10;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 12;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 16;
    %load/v 8, v0x1d7c270_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 8;
    %jmp T_2.62;
T_2.59 ;
    %movi 8, 493, 10;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 12;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 16;
    %load/v 8, v0x1d7c3d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 8;
    %jmp T_2.62;
T_2.60 ;
    %movi 8, 30, 6;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 10;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 12;
    %ix/load 1, 30, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.63, 4;
    %load/x1p 8, v0x1d7d9f0_0, 1;
    %jmp T_2.64;
T_2.63 ;
    %mov 8, 2, 1;
T_2.64 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %jmp/1 T_2.65, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 1;
    %jmp T_2.67;
T_2.65 ;
    %movi 8, 14, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %jmp T_2.67;
T_2.67 ;
    %load/v 8, v0x1d7c3d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 8;
    %jmp T_2.62;
T_2.62 ;
    %jmp T_2.12;
T_2.8 ;
    %movi 8, 76, 9;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dba0_0, 0, 12;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7d880_0, 0, 13;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 14;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dd70_0, 0, 16;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7dcb0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 0;
    %load/v 8, v0x1d7c330_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 8;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.68, 4;
    %load/x1p 8, v0x1d7d9f0_0, 3;
    %jmp T_2.69;
T_2.68 ;
    %mov 8, 2, 3;
T_2.69 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 0, 3;
    %jmp/1 T_2.70, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_2.71, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_2.72, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_2.73, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_2.74, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_2.75, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 0;
    %jmp T_2.77;
T_2.70 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 8;
    %jmp T_2.77;
T_2.71 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 8;
    %jmp T_2.77;
T_2.72 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 8;
    %jmp T_2.77;
T_2.73 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 8;
    %jmp T_2.77;
T_2.74 ;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 8;
    %jmp T_2.77;
T_2.75 ;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 8;
    %jmp T_2.77;
T_2.77 ;
    %jmp T_2.12;
T_2.9 ;
    %movi 8, 46632, 16;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dba0_0, 0, 12;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7d880_0, 0, 13;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 17;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 19;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 21;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dd70_0, 0, 23;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7dcb0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 0;
    %load/v 8, v0x1d7c520_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 8;
    %jmp T_2.12;
T_2.10 ;
    %movi 8, 46648, 16;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7d6d0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dba0_0, 0, 12;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7d880_0, 0, 13;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7d750_0, 0, 14;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d7d0_0, 0, 17;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7d560_0, 0, 19;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7db20_0, 0, 21;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7dd70_0, 0, 23;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1d7dcb0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1d7da70_0, 0, 0;
    %load/v 8, v0x1d7c270_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7d970_0, 0, 8;
    %jmp T_2.12;
T_2.12 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1d7a9b0;
T_3 ;
    %wait E_0x1d7ab20;
    %load/v 8, v0x1d7b420_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7b270_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7b520_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %set/v v0x1d7b270_0, 0, 32;
    %set/v v0x1d7b520_0, 0, 1;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.2, 4;
    %load/x1p 8, v0x1d7b1d0_0, 1;
    %jmp T_3.3;
T_3.2 ;
    %mov 8, 2, 1;
T_3.3 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.4 ;
    %load/v 8, v0x1d7b1d0_0, 3; Only need 3 of 4 bits
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 4, 3;
    %jmp/0xz  T_3.7, 4;
    %load/v 8, v0x1d7b5a0_0, 32;
    %load/v 40, v0x1d7b4a0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7b270_0, 0, 8;
T_3.7 ;
    %load/v 8, v0x1d7b5a0_0, 32;
    %load/v 40, v0x1d7b4a0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7b520_0, 0, 8;
    %jmp T_3.6;
T_3.5 ;
    %load/v 8, v0x1d7b1d0_0, 3; Only need 3 of 4 bits
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 0, 3;
    %jmp/1 T_3.9, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_3.10, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_3.11, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_3.12, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_3.13, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_3.14, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_3.15, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_3.16, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7b270_0, 0, 0;
    %jmp T_3.18;
T_3.9 ;
    %load/v 8, v0x1d7b130_0, 32;
    %load/v 40, v0x1d7b2f0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7b270_0, 0, 8;
    %jmp T_3.18;
T_3.10 ;
    %load/v 8, v0x1d7b130_0, 32;
    %load/v 40, v0x1d7b2f0_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7b270_0, 0, 8;
    %jmp T_3.18;
T_3.11 ;
    %load/v 8, v0x1d7b130_0, 32;
    %load/v 40, v0x1d7b2f0_0, 32;
    %xor 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7b270_0, 0, 8;
    %jmp T_3.18;
T_3.12 ;
    %load/v 8, v0x1d7b130_0, 32;
    %load/v 40, v0x1d7b2f0_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7b270_0, 0, 8;
    %jmp T_3.18;
T_3.13 ;
    %load/v 8, v0x1d7b130_0, 32;
    %load/v 40, v0x1d7b2f0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7b270_0, 0, 8;
    %load/v 8, v0x1d7b130_0, 32;
    %load/v 40, v0x1d7b2f0_0, 32;
    %cmp/s 8, 40, 32;
    %mov 8, 5, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7b520_0, 0, 8;
    %jmp T_3.18;
T_3.14 ;
    %load/v 8, v0x1d7b130_0, 32;
    %load/v 40, v0x1d7b4a0_0, 32;
    %ix/get 0, 40, 32;
    %shiftl/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7b270_0, 0, 8;
    %jmp T_3.18;
T_3.15 ;
    %load/v 8, v0x1d7b130_0, 32;
    %load/v 40, v0x1d7b4a0_0, 32;
    %ix/get 0, 40, 32;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7b270_0, 0, 8;
    %jmp T_3.18;
T_3.16 ;
    %load/v 8, v0x1d7b130_0, 32;
    %load/v 40, v0x1d7b4a0_0, 32;
    %ix/get 0, 40, 32;
    %shiftr/s/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7b270_0, 0, 8;
    %jmp T_3.18;
T_3.18 ;
    %jmp T_3.6;
T_3.6 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1d7a7a0;
T_4 ;
    %wait E_0x1d7a950;
    %load/v 8, v0x1d7bfb0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7b8d0_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x1d7b9a0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_4.4, 6;
    %load/v 8, v0x1d7b620_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7b8d0_0, 0, 8;
    %jmp T_4.6;
T_4.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7b8d0_0, 0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/v 8, v0x1d7beb0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7b8d0_0, 0, 8;
    %jmp T_4.6;
T_4.4 ;
    %load/v 8, v0x1d7b620_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7b8d0_0, 0, 8;
    %jmp T_4.6;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1d7a7a0;
T_5 ;
    %wait E_0x1d7a8f0;
    %load/v 8, v0x1d7bfb0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7bbf0_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x1d7ba20_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_5.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_5.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_5.4, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_5.5, 6;
    %load/v 8, v0x1d7b820_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7bbf0_0, 0, 8;
    %jmp T_5.7;
T_5.2 ;
    %load/v 8, v0x1d7b820_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7bbf0_0, 0, 8;
    %jmp T_5.7;
T_5.3 ;
    %load/v 8, v0x1d7b820_0, 32;
   %andi 8, 31, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7bbf0_0, 0, 8;
    %jmp T_5.7;
T_5.4 ;
    %load/v 8, v0x1d7bd90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7bbf0_0, 0, 8;
    %jmp T_5.7;
T_5.5 ;
    %movi 8, 4, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7bbf0_0, 0, 8;
    %jmp T_5.7;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1d7a7a0;
T_6 ;
    %wait E_0x1d7a890;
    %load/v 8, v0x1d7bfb0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7bf30_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x1d7bd10_0, 3;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_6.5, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7bf30_0, 0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/v 8, v0x1d7c0b0_0, 1;
    %load/v 9, v0x1d7be30_0, 1;
    %cmpi/u 8, 1, 2;
    %mov 8, 4, 1;
    %jmp/0  T_6.8, 8;
    %mov 9, 1, 1;
    %jmp/1  T_6.10, 8;
T_6.8 ; End of true expr.
    %jmp/0  T_6.9, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_6.10;
T_6.9 ;
    %mov 9, 0, 1; Return false value
T_6.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7bf30_0, 0, 9;
    %jmp T_6.7;
T_6.3 ;
    %load/v 8, v0x1d7c0b0_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %jmp/0  T_6.11, 8;
    %mov 9, 1, 1;
    %jmp/1  T_6.13, 8;
T_6.11 ; End of true expr.
    %jmp/0  T_6.12, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_6.13;
T_6.12 ;
    %mov 9, 0, 1; Return false value
T_6.13 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7bf30_0, 0, 9;
    %jmp T_6.7;
T_6.4 ;
    %load/v 8, v0x1d7c0b0_0, 1;
    %load/v 9, v0x1d7be30_0, 1;
    %cmpi/u 8, 2, 2;
    %mov 8, 4, 1;
    %jmp/0  T_6.14, 8;
    %mov 9, 1, 1;
    %jmp/1  T_6.16, 8;
T_6.14 ; End of true expr.
    %jmp/0  T_6.15, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_6.16;
T_6.15 ;
    %mov 9, 0, 1; Return false value
T_6.16 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7bf30_0, 0, 9;
    %jmp T_6.7;
T_6.5 ;
    %load/v 8, v0x1d7be30_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %jmp/0  T_6.17, 8;
    %mov 9, 1, 1;
    %jmp/1  T_6.19, 8;
T_6.17 ; End of true expr.
    %jmp/0  T_6.18, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_6.19;
T_6.18 ;
    %mov 9, 0, 1; Return false value
T_6.19 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d7bf30_0, 0, 9;
    %jmp T_6.7;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1d79970;
T_7 ;
    %wait E_0x1d79ad0;
    %load/v 8, v0x1d7a680_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a440_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x1d79c00_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_7.4, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a440_0, 0, 0;
    %jmp T_7.6;
T_7.2 ;
    %load/v 8, v0x1d79d40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a440_0, 0, 8;
    %jmp T_7.6;
T_7.3 ;
    %load/v 40, v0x1d79df0_0, 1;
    %mov 41, 0, 30;
    %mov 8, 40, 31;
    %mov 39, 0, 1;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a440_0, 0, 8;
    %jmp T_7.6;
T_7.4 ;
    %load/v 8, v0x1d79b40_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_7.7, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_7.8, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_7.9, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_7.10, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_7.11, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a440_0, 0, 0;
    %jmp T_7.13;
T_7.7 ;
    %load/v 8, v0x1d7a340_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a440_0, 0, 8;
    %jmp T_7.13;
T_7.8 ;
    %load/v 8, v0x1d7a340_0, 16; Select 16 out of 32 bits
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.14, 4;
    %load/x1p 56, v0x1d7a340_0, 1;
    %jmp T_7.15;
T_7.14 ;
    %mov 56, 2, 1;
T_7.15 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a440_0, 0, 8;
    %jmp T_7.13;
T_7.9 ;
    %load/v 8, v0x1d7a340_0, 8; Select 8 out of 32 bits
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.16, 4;
    %load/x1p 64, v0x1d7a340_0, 1;
    %jmp T_7.17;
T_7.16 ;
    %mov 64, 2, 1;
T_7.17 ;
    %mov 40, 64, 1; Move signal select into place
    %mov 63, 40, 1; Repetition 24
    %mov 62, 40, 1; Repetition 23
    %mov 61, 40, 1; Repetition 22
    %mov 60, 40, 1; Repetition 21
    %mov 59, 40, 1; Repetition 20
    %mov 58, 40, 1; Repetition 19
    %mov 57, 40, 1; Repetition 18
    %mov 56, 40, 1; Repetition 17
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 16, 40, 24;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a440_0, 0, 8;
    %jmp T_7.13;
T_7.10 ;
    %load/v 8, v0x1d7a340_0, 16; Select 16 out of 32 bits
    %mov 24, 0, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a440_0, 0, 8;
    %jmp T_7.13;
T_7.11 ;
    %load/v 8, v0x1d7a340_0, 8; Select 8 out of 32 bits
    %mov 16, 0, 24;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a440_0, 0, 8;
    %jmp T_7.13;
T_7.13 ;
    %jmp T_7.6;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1d79970;
T_8 ;
    %wait E_0x1d79aa0;
    %load/v 8, v0x1d7a680_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7a540_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x1d79ca0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_8.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_8.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_8.4, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_8.5, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7a540_0, 0, 0;
    %jmp T_8.7;
T_8.2 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7a540_0, 0, 0;
    %jmp T_8.7;
T_8.3 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7a540_0, 0, 1;
    %jmp T_8.7;
T_8.4 ;
    %load/v 8, v0x1d79e90_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_8.8, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_8.9, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_8.10, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_8.11, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7a540_0, 0, 0;
    %jmp T_8.13;
T_8.8 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7a540_0, 0, 8;
    %jmp T_8.13;
T_8.9 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7a540_0, 0, 8;
    %jmp T_8.13;
T_8.10 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7a540_0, 0, 8;
    %jmp T_8.13;
T_8.11 ;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7a540_0, 0, 8;
    %jmp T_8.13;
T_8.13 ;
    %jmp T_8.7;
T_8.5 ;
    %load/v 8, v0x1d79e90_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_8.14, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_8.15, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_8.16, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_8.17, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7a540_0, 0, 0;
    %jmp T_8.19;
T_8.14 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7a540_0, 0, 8;
    %jmp T_8.19;
T_8.15 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7a540_0, 0, 8;
    %jmp T_8.19;
T_8.16 ;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7a540_0, 0, 8;
    %jmp T_8.19;
T_8.17 ;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d7a540_0, 0, 8;
    %jmp T_8.19;
T_8.19 ;
    %jmp T_8.7;
T_8.7 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1d79970;
T_9 ;
    %wait E_0x1d79010;
    %load/v 8, v0x1d7a680_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a4c0_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x1d79e90_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_9.4, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_9.5, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a4c0_0, 0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/v 8, v0x1d79ff0_0, 8;
    %load/v 16, v0x1d7a0e0_0, 8;
    %load/v 24, v0x1d7a180_0, 8;
    %load/v 32, v0x1d7a220_0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a4c0_0, 0, 8;
    %jmp T_9.7;
T_9.3 ;
    %load/v 8, v0x1d7a220_0, 8;
    %load/v 16, v0x1d79ff0_0, 8;
    %load/v 24, v0x1d7a0e0_0, 8;
    %load/v 32, v0x1d7a180_0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a4c0_0, 0, 8;
    %jmp T_9.7;
T_9.4 ;
    %load/v 8, v0x1d7a180_0, 8;
    %load/v 16, v0x1d7a220_0, 8;
    %load/v 24, v0x1d79ff0_0, 8;
    %load/v 32, v0x1d7a0e0_0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a4c0_0, 0, 8;
    %jmp T_9.7;
T_9.5 ;
    %load/v 8, v0x1d7a0e0_0, 8;
    %load/v 16, v0x1d7a180_0, 8;
    %load/v 24, v0x1d7a220_0, 8;
    %load/v 32, v0x1d79ff0_0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1d7a4c0_0, 0, 8;
    %jmp T_9.7;
T_9.7 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1d79490;
T_10 ;
    %vpi_call 11 12 "$readmemb", "irom_hex8.txt", v0x1d79800;
    %end;
    .thread T_10;
    .scope S_0x1cdef30;
T_11 ;
    %movi 8, 256, 32;
    %set/v v0x1d79310_0, 8, 32;
    %end;
    .thread T_11;
    .scope S_0x1cdef30;
T_12 ;
    %set/v v0x1d78c80_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x1cdef30;
T_13 ;
    %set/v v0x1d78b60_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x1cdef30;
T_14 ;
    %set/v v0x1d78db0_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x1cdef30;
T_15 ;
    %set/v v0x1d78d00_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x1cdef30;
T_16 ;
    %wait E_0x1ce0720;
    %load/v 8, v0x1d79220_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_16.0, 8;
    %set/v v0x1d78c80_0, 0, 32;
T_16.2 ;
    %load/v 8, v0x1d78c80_0, 32;
    %load/v 40, v0x1d79310_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_16.3, 5;
    %ix/getv/s 3, v0x1d78c80_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d79040, 0, 0;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1d78c80_0, 32;
    %set/v v0x1d78c80_0, 8, 32;
    %jmp T_16.2;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x1d78ef0_0, 1;
    %load/v 9, v0x1d78e50_0, 1; Only need 1 of 4 bits
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_16.4, 8;
    %load/v 8, v0x1d78990_0, 8;
    %ix/getv 3, v0x1d78620_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d79040, 0, 8;
t_3 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1cdef30;
T_17 ;
    %wait E_0x1ce0720;
    %load/v 8, v0x1d79220_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_17.0, 8;
    %set/v v0x1d78b60_0, 0, 32;
T_17.2 ;
    %load/v 8, v0x1d78b60_0, 32;
    %load/v 40, v0x1d79310_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_17.3, 5;
    %ix/getv/s 3, v0x1d78b60_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d78f70, 0, 0;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1d78b60_0, 32;
    %set/v v0x1d78b60_0, 8, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x1d78ef0_0, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.4, 4;
    %load/x1p 9, v0x1d78e50_0, 1;
    %jmp T_17.5;
T_17.4 ;
    %mov 9, 2, 1;
T_17.5 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_17.6, 8;
    %load/v 8, v0x1d78850_0, 8;
    %ix/getv 3, v0x1d78620_0;
    %jmp/1 t_5, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d78f70, 0, 8;
t_5 ;
T_17.6 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1cdef30;
T_18 ;
    %wait E_0x1ce0720;
    %load/v 8, v0x1d79220_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.0, 8;
    %set/v v0x1d78db0_0, 0, 32;
T_18.2 ;
    %load/v 8, v0x1d78db0_0, 32;
    %load/v 40, v0x1d79310_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_18.3, 5;
    %ix/getv/s 3, v0x1d78db0_0;
    %jmp/1 t_6, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d791a0, 0, 0;
t_6 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1d78db0_0, 32;
    %set/v v0x1d78db0_0, 8, 32;
    %jmp T_18.2;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x1d78ef0_0, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_18.4, 4;
    %load/x1p 9, v0x1d78e50_0, 1;
    %jmp T_18.5;
T_18.4 ;
    %mov 9, 2, 1;
T_18.5 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_18.6, 8;
    %load/v 8, v0x1d78ae0_0, 8;
    %ix/getv 3, v0x1d78620_0;
    %jmp/1 t_7, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d791a0, 0, 8;
t_7 ;
T_18.6 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1cdef30;
T_19 ;
    %wait E_0x1ce0720;
    %load/v 8, v0x1d79220_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_19.0, 8;
    %set/v v0x1d78d00_0, 0, 32;
T_19.2 ;
    %load/v 8, v0x1d78d00_0, 32;
    %load/v 40, v0x1d79310_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_19.3, 5;
    %ix/getv/s 3, v0x1d78d00_0;
    %jmp/1 t_8, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d790c0, 0, 0;
t_8 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1d78d00_0, 32;
    %set/v v0x1d78d00_0, 8, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x1d78ef0_0, 1;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.4, 4;
    %load/x1p 9, v0x1d78e50_0, 1;
    %jmp T_19.5;
T_19.4 ;
    %mov 9, 2, 1;
T_19.5 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %jmp/0xz  T_19.6, 8;
    %load/v 8, v0x1d78c00_0, 8;
    %ix/getv 3, v0x1d78620_0;
    %jmp/1 t_9, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d790c0, 0, 8;
t_9 ;
T_19.6 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1cde140;
T_20 ;
    %wait E_0x1ce0720;
    %load/v 8, v0x1d82270_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1d81fa0_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x1d81e10_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0x1d81e90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.2, 8;
    %load/v 8, v0x1d81a50_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1d81fa0_0, 0, 8;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1d4b8f0;
T_21 ;
    %set/v v0x1d7dc20_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x1d4b8f0;
T_22 ;
    %delay 5, 0;
    %load/v 8, v0x1d7dc20_0, 1;
    %inv 8, 1;
    %set/v v0x1d7dc20_0, 8, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1d4b8f0;
T_23 ;
    %vpi_call 2 17 "$dumpfile", "riscv.vcd";
    %vpi_call 2 18 "$dumpvars", 1'sb0, S_0x1d4b8f0;
    %set/v v0x1d824c0_0, 0, 1;
    %movi 8, 10, 5;
T_23.0 %cmp/s 0, 8, 5;
    %jmp/0xz T_23.1, 5;
    %add 8, 1, 5;
    %wait E_0x1d5e850;
    %jmp T_23.0;
T_23.1 ;
    %delay 1, 0;
    %set/v v0x1d824c0_0, 1, 1;
    %movi 8, 1000, 11;
T_23.2 %cmp/s 0, 8, 11;
    %jmp/0xz T_23.3, 5;
    %add 8, 1, 11;
    %wait E_0x1d5e850;
    %jmp T_23.2;
T_23.3 ;
    %vpi_call 2 24 "$finish";
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../tb/riscv_tb.v";
    "../tb/riscv32b_fpga.v";
    "../src/riscv32b.v";
    "../src/registers.v";
    "../src/ifetch.v";
    "../src/idecode.v";
    "../src/exe.v";
    "../src/alu.v";
    "../src/lsu.v";
    "../tb/rom.v";
    "../tb/ram.v";
