Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Oct  4 14:23:01 2018
| Host         : LAPTOP-1651HT6I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file boardTop_timing_summary_routed.rpt -pb boardTop_timing_summary_routed.pb -rpx boardTop_timing_summary_routed.rpx -warn_on_violation
| Design       : boardTop
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 288 register/latch pins with no clock driven by root clock pin: clock_scaler/clockScaler_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 311 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.563        0.000                      0                   16        0.262        0.000                      0                   16        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.563        0.000                      0                   16        0.262        0.000                      0                   16        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 clock_scaler/clockScaler_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.701ns (28.528%)  route 1.756ns (71.472%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.242     4.174    clock_scaler/clk100mhz
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.341     4.515 r  clock_scaler/clockScaler_reg[15]/Q
                         net (fo=1, routed)           0.415     4.930    clock_scaler/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.006 r  clock_scaler/out[0]_BUFG_inst/O
                         net (fo=289, routed)         1.341     6.347    clock_scaler/out_BUFG[0]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.284     6.631 r  clock_scaler/clockScaler_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.631    clock_scaler/clockScaler_reg[12]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.138    13.916    clock_scaler/clk100mhz
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[15]/C
                         clock pessimism              0.258    14.174    
                         clock uncertainty           -0.035    14.138    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.056    14.194    clock_scaler/clockScaler_reg[15]
  -------------------------------------------------------------------
                         required time                         14.194    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             8.395ns  (required time - arrival time)
  Source:                 clock_scaler/clockScaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 1.258ns (78.602%)  route 0.342ns (21.398%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.242     4.173    clock_scaler/clk100mhz
    SLICE_X52Y93         FDCE                                         r  clock_scaler/clockScaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.341     4.514 r  clock_scaler/clockScaler_reg[1]/Q
                         net (fo=1, routed)           0.342     4.856    clock_scaler/clockScaler_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.365 r  clock_scaler/clockScaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.365    clock_scaler/clockScaler_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.454 r  clock_scaler/clockScaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.454    clock_scaler/clockScaler_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.543 r  clock_scaler/clockScaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.543    clock_scaler/clockScaler_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.773 r  clock_scaler/clockScaler_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.773    clock_scaler/clockScaler_reg[12]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.138    13.916    clock_scaler/clk100mhz
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[13]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.056    14.168    clock_scaler/clockScaler_reg[13]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                  8.395    

Slack (MET) :             8.444ns  (required time - arrival time)
  Source:                 clock_scaler/clockScaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 1.209ns (77.926%)  route 0.342ns (22.074%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.242     4.173    clock_scaler/clk100mhz
    SLICE_X52Y93         FDCE                                         r  clock_scaler/clockScaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.341     4.514 r  clock_scaler/clockScaler_reg[1]/Q
                         net (fo=1, routed)           0.342     4.856    clock_scaler/clockScaler_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.365 r  clock_scaler/clockScaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.365    clock_scaler/clockScaler_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.454 r  clock_scaler/clockScaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.454    clock_scaler/clockScaler_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.543 r  clock_scaler/clockScaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.543    clock_scaler/clockScaler_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.724 r  clock_scaler/clockScaler_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.724    clock_scaler/clockScaler_reg[12]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.138    13.916    clock_scaler/clk100mhz
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[14]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.056    14.168    clock_scaler/clockScaler_reg[14]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  8.444    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 clock_scaler/clockScaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 1.187ns (77.609%)  route 0.342ns (22.391%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.242     4.173    clock_scaler/clk100mhz
    SLICE_X52Y93         FDCE                                         r  clock_scaler/clockScaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.341     4.514 r  clock_scaler/clockScaler_reg[1]/Q
                         net (fo=1, routed)           0.342     4.856    clock_scaler/clockScaler_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.365 r  clock_scaler/clockScaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.365    clock_scaler/clockScaler_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.454 r  clock_scaler/clockScaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.454    clock_scaler/clockScaler_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.543 r  clock_scaler/clockScaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.543    clock_scaler/clockScaler_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.702 r  clock_scaler/clockScaler_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.702    clock_scaler/clockScaler_reg[12]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.138    13.916    clock_scaler/clk100mhz
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[12]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.056    14.168    clock_scaler/clockScaler_reg[12]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.480ns  (required time - arrival time)
  Source:                 clock_scaler/clockScaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 1.173ns (77.402%)  route 0.342ns (22.598%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.242     4.173    clock_scaler/clk100mhz
    SLICE_X52Y93         FDCE                                         r  clock_scaler/clockScaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.341     4.514 r  clock_scaler/clockScaler_reg[1]/Q
                         net (fo=1, routed)           0.342     4.856    clock_scaler/clockScaler_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.365 r  clock_scaler/clockScaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.365    clock_scaler/clockScaler_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.454 r  clock_scaler/clockScaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.454    clock_scaler/clockScaler_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.688 r  clock_scaler/clockScaler_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.688    clock_scaler/clockScaler_reg[8]_i_1_n_4
    SLICE_X52Y95         FDCE                                         r  clock_scaler/clockScaler_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.138    13.916    clock_scaler/clk100mhz
    SLICE_X52Y95         FDCE                                         r  clock_scaler/clockScaler_reg[11]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.056    14.168    clock_scaler/clockScaler_reg[11]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                  8.480    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 clock_scaler/clockScaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 1.169ns (77.342%)  route 0.342ns (22.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.242     4.173    clock_scaler/clk100mhz
    SLICE_X52Y93         FDCE                                         r  clock_scaler/clockScaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.341     4.514 r  clock_scaler/clockScaler_reg[1]/Q
                         net (fo=1, routed)           0.342     4.856    clock_scaler/clockScaler_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.365 r  clock_scaler/clockScaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.365    clock_scaler/clockScaler_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.454 r  clock_scaler/clockScaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.454    clock_scaler/clockScaler_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.684 r  clock_scaler/clockScaler_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.684    clock_scaler/clockScaler_reg[8]_i_1_n_6
    SLICE_X52Y95         FDCE                                         r  clock_scaler/clockScaler_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.138    13.916    clock_scaler/clk100mhz
    SLICE_X52Y95         FDCE                                         r  clock_scaler/clockScaler_reg[9]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.056    14.168    clock_scaler/clockScaler_reg[9]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 clock_scaler/clockScaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 1.120ns (76.583%)  route 0.342ns (23.417%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.242     4.173    clock_scaler/clk100mhz
    SLICE_X52Y93         FDCE                                         r  clock_scaler/clockScaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.341     4.514 r  clock_scaler/clockScaler_reg[1]/Q
                         net (fo=1, routed)           0.342     4.856    clock_scaler/clockScaler_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.365 r  clock_scaler/clockScaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.365    clock_scaler/clockScaler_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.454 r  clock_scaler/clockScaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.454    clock_scaler/clockScaler_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.635 r  clock_scaler/clockScaler_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.635    clock_scaler/clockScaler_reg[8]_i_1_n_5
    SLICE_X52Y95         FDCE                                         r  clock_scaler/clockScaler_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.138    13.916    clock_scaler/clk100mhz
    SLICE_X52Y95         FDCE                                         r  clock_scaler/clockScaler_reg[10]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.056    14.168    clock_scaler/clockScaler_reg[10]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.555ns  (required time - arrival time)
  Source:                 clock_scaler/clockScaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 1.098ns (76.225%)  route 0.342ns (23.775%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.242     4.173    clock_scaler/clk100mhz
    SLICE_X52Y93         FDCE                                         r  clock_scaler/clockScaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.341     4.514 r  clock_scaler/clockScaler_reg[1]/Q
                         net (fo=1, routed)           0.342     4.856    clock_scaler/clockScaler_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.365 r  clock_scaler/clockScaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.365    clock_scaler/clockScaler_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.454 r  clock_scaler/clockScaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.454    clock_scaler/clockScaler_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.613 r  clock_scaler/clockScaler_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.613    clock_scaler/clockScaler_reg[8]_i_1_n_7
    SLICE_X52Y95         FDCE                                         r  clock_scaler/clockScaler_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.138    13.916    clock_scaler/clk100mhz
    SLICE_X52Y95         FDCE                                         r  clock_scaler/clockScaler_reg[8]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.056    14.168    clock_scaler/clockScaler_reg[8]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                  8.555    

Slack (MET) :             8.569ns  (required time - arrival time)
  Source:                 clock_scaler/clockScaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 1.084ns (75.992%)  route 0.342ns (24.008%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.242     4.173    clock_scaler/clk100mhz
    SLICE_X52Y93         FDCE                                         r  clock_scaler/clockScaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.341     4.514 r  clock_scaler/clockScaler_reg[1]/Q
                         net (fo=1, routed)           0.342     4.856    clock_scaler/clockScaler_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.365 r  clock_scaler/clockScaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.365    clock_scaler/clockScaler_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.599 r  clock_scaler/clockScaler_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.599    clock_scaler/clockScaler_reg[4]_i_1_n_4
    SLICE_X52Y94         FDCE                                         r  clock_scaler/clockScaler_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.138    13.916    clock_scaler/clk100mhz
    SLICE_X52Y94         FDCE                                         r  clock_scaler/clockScaler_reg[7]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.056    14.168    clock_scaler/clockScaler_reg[7]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  8.569    

Slack (MET) :             8.573ns  (required time - arrival time)
  Source:                 clock_scaler/clockScaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 1.080ns (75.924%)  route 0.342ns (24.076%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 13.916 - 10.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.242     4.173    clock_scaler/clk100mhz
    SLICE_X52Y93         FDCE                                         r  clock_scaler/clockScaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.341     4.514 r  clock_scaler/clockScaler_reg[1]/Q
                         net (fo=1, routed)           0.342     4.856    clock_scaler/clockScaler_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.365 r  clock_scaler/clockScaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.365    clock_scaler/clockScaler_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.595 r  clock_scaler/clockScaler_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.595    clock_scaler/clockScaler_reg[4]_i_1_n_6
    SLICE_X52Y94         FDCE                                         r  clock_scaler/clockScaler_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.138    13.916    clock_scaler/clk100mhz
    SLICE_X52Y94         FDCE                                         r  clock_scaler/clockScaler_reg[5]/C
                         clock pessimism              0.232    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.056    14.168    clock_scaler/clockScaler_reg[5]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -5.595    
  -------------------------------------------------------------------
                         slack                                  8.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clock_scaler/clockScaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.564     1.483    clock_scaler/clk100mhz
    SLICE_X52Y95         FDCE                                         r  clock_scaler/clockScaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clock_scaler/clockScaler_reg[10]/Q
                         net (fo=1, routed)           0.115     1.739    clock_scaler/clockScaler_reg_n_0_[10]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  clock_scaler/clockScaler_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    clock_scaler/clockScaler_reg[8]_i_1_n_5
    SLICE_X52Y95         FDCE                                         r  clock_scaler/clockScaler_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.834     1.999    clock_scaler/clk100mhz
    SLICE_X52Y95         FDCE                                         r  clock_scaler/clockScaler_reg[10]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    clock_scaler/clockScaler_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clock_scaler/clockScaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.564     1.483    clock_scaler/clk100mhz
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clock_scaler/clockScaler_reg[14]/Q
                         net (fo=1, routed)           0.115     1.739    clock_scaler/clockScaler_reg_n_0_[14]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  clock_scaler/clockScaler_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    clock_scaler/clockScaler_reg[12]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.834     1.999    clock_scaler/clk100mhz
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[14]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    clock_scaler/clockScaler_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clock_scaler/clockScaler_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.564     1.483    clock_scaler/clk100mhz
    SLICE_X52Y94         FDCE                                         r  clock_scaler/clockScaler_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clock_scaler/clockScaler_reg[6]/Q
                         net (fo=1, routed)           0.115     1.739    clock_scaler/clockScaler_reg_n_0_[6]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  clock_scaler/clockScaler_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    clock_scaler/clockScaler_reg[4]_i_1_n_5
    SLICE_X52Y94         FDCE                                         r  clock_scaler/clockScaler_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.834     1.999    clock_scaler/clk100mhz
    SLICE_X52Y94         FDCE                                         r  clock_scaler/clockScaler_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    clock_scaler/clockScaler_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 clock_scaler/clockScaler_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.261%)  route 0.115ns (28.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.564     1.483    clock_scaler/clk100mhz
    SLICE_X52Y95         FDCE                                         r  clock_scaler/clockScaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clock_scaler/clockScaler_reg[10]/Q
                         net (fo=1, routed)           0.115     1.739    clock_scaler/clockScaler_reg_n_0_[10]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.883 r  clock_scaler/clockScaler_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    clock_scaler/clockScaler_reg[8]_i_1_n_4
    SLICE_X52Y95         FDCE                                         r  clock_scaler/clockScaler_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.834     1.999    clock_scaler/clk100mhz
    SLICE_X52Y95         FDCE                                         r  clock_scaler/clockScaler_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    clock_scaler/clockScaler_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 clock_scaler/clockScaler_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.261%)  route 0.115ns (28.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.564     1.483    clock_scaler/clk100mhz
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clock_scaler/clockScaler_reg[14]/Q
                         net (fo=1, routed)           0.115     1.739    clock_scaler/clockScaler_reg_n_0_[14]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.883 r  clock_scaler/clockScaler_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    clock_scaler/clockScaler_reg[12]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.834     1.999    clock_scaler/clk100mhz
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[15]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    clock_scaler/clockScaler_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 clock_scaler/clockScaler_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.261%)  route 0.115ns (28.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.564     1.483    clock_scaler/clk100mhz
    SLICE_X52Y94         FDCE                                         r  clock_scaler/clockScaler_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clock_scaler/clockScaler_reg[6]/Q
                         net (fo=1, routed)           0.115     1.739    clock_scaler/clockScaler_reg_n_0_[6]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.883 r  clock_scaler/clockScaler_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    clock_scaler/clockScaler_reg[4]_i_1_n_4
    SLICE_X52Y94         FDCE                                         r  clock_scaler/clockScaler_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.834     1.999    clock_scaler/clk100mhz
    SLICE_X52Y94         FDCE                                         r  clock_scaler/clockScaler_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    clock_scaler/clockScaler_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clock_scaler/clockScaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.256ns (61.530%)  route 0.160ns (38.470%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.564     1.483    clock_scaler/clk100mhz
    SLICE_X52Y93         FDCE                                         r  clock_scaler/clockScaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  clock_scaler/clockScaler_reg[0]/Q
                         net (fo=1, routed)           0.160     1.784    clock_scaler/clockScaler_reg_n_0_[0]
    SLICE_X52Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  clock_scaler/clockScaler[0]_i_2/O
                         net (fo=1, routed)           0.000     1.829    clock_scaler/clockScaler[0]_i_2_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  clock_scaler/clockScaler_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    clock_scaler/clockScaler_reg[0]_i_1_n_7
    SLICE_X52Y93         FDCE                                         r  clock_scaler/clockScaler_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.834     1.999    clock_scaler/clk100mhz
    SLICE_X52Y93         FDCE                                         r  clock_scaler/clockScaler_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.105     1.588    clock_scaler/clockScaler_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 clock_scaler/clockScaler_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.251ns (59.272%)  route 0.172ns (40.728%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.564     1.483    clock_scaler/clk100mhz
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clock_scaler/clockScaler_reg[13]/Q
                         net (fo=1, routed)           0.172     1.797    clock_scaler/clockScaler_reg_n_0_[13]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.907 r  clock_scaler/clockScaler_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.907    clock_scaler/clockScaler_reg[12]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.834     1.999    clock_scaler/clk100mhz
    SLICE_X52Y96         FDCE                                         r  clock_scaler/clockScaler_reg[13]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    clock_scaler/clockScaler_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 clock_scaler/clockScaler_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.251ns (59.272%)  route 0.172ns (40.728%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.564     1.483    clock_scaler/clk100mhz
    SLICE_X52Y93         FDCE                                         r  clock_scaler/clockScaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clock_scaler/clockScaler_reg[1]/Q
                         net (fo=1, routed)           0.172     1.797    clock_scaler/clockScaler_reg_n_0_[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.907 r  clock_scaler/clockScaler_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.907    clock_scaler/clockScaler_reg[0]_i_1_n_6
    SLICE_X52Y93         FDCE                                         r  clock_scaler/clockScaler_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.834     1.999    clock_scaler/clk100mhz
    SLICE_X52Y93         FDCE                                         r  clock_scaler/clockScaler_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.105     1.588    clock_scaler/clockScaler_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 clock_scaler/clockScaler_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_scaler/clockScaler_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.251ns (59.272%)  route 0.172ns (40.728%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.564     1.483    clock_scaler/clk100mhz
    SLICE_X52Y94         FDCE                                         r  clock_scaler/clockScaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clock_scaler/clockScaler_reg[5]/Q
                         net (fo=1, routed)           0.172     1.797    clock_scaler/clockScaler_reg_n_0_[5]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.907 r  clock_scaler/clockScaler_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.907    clock_scaler/clockScaler_reg[4]_i_1_n_6
    SLICE_X52Y94         FDCE                                         r  clock_scaler/clockScaler_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.834     1.999    clock_scaler/clk100mhz
    SLICE_X52Y94         FDCE                                         r  clock_scaler/clockScaler_reg[5]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    clock_scaler/clockScaler_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    clock_scaler/clockScaler_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    clock_scaler/clockScaler_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    clock_scaler/clockScaler_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clock_scaler/clockScaler_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clock_scaler/clockScaler_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clock_scaler/clockScaler_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clock_scaler/clockScaler_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    clock_scaler/clockScaler_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    clock_scaler/clockScaler_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    clock_scaler/clockScaler_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    clock_scaler/clockScaler_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clock_scaler/clockScaler_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clock_scaler/clockScaler_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clock_scaler/clockScaler_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clock_scaler/clockScaler_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_scaler/clockScaler_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_scaler/clockScaler_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_scaler/clockScaler_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_scaler/clockScaler_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    clock_scaler/clockScaler_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    clock_scaler/clockScaler_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clock_scaler/clockScaler_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clock_scaler/clockScaler_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clock_scaler/clockScaler_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    clock_scaler/clockScaler_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_scaler/clockScaler_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_scaler/clockScaler_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_scaler/clockScaler_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clock_scaler/clockScaler_reg[13]/C



