###########################################################
# STD CELLS - they need to be below the defines.v files 
###########################################################
#-v $(PDK_ROOT)/$(PDK)/libs.ref/gf180mcu_io/verilog/GF018green_ipio_5p0c_75.v
#-v $(PDK_ROOT)/$(PDK)/libs.ref/gf180mcu_sc7_hv/verilog/GF018hv5v_mcu_sc7_udp.v
#-v $(PDK_ROOT)/$(PDK)/libs.ref/gf180mcu_sc7_hv/verilog/GF018hv5v_mcu_sc7.v
#-v $(PDK_ROOT)/$(PDK)/libs.ref/gf180mcu_sram/verilog/GF018_5VGreen_SRAM_1P_512x8M8WM1.v

## STD CELLS for CVD - they need to be below the defines.v files 
## Not known if these are needed.

