// Seed: 2212314284
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_0
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output logic [7:0] id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_7,
      id_3,
      id_7,
      id_1,
      id_2
  );
  input wire id_2;
  input wire id_1;
  genvar id_8;
  assign id_6[1] = -1 >> id_8;
  wire id_9;
  ;
endmodule
