// Generated by CIRCT unknown git version
module aibnd_2to4dec(	// file.cleaned.mlir:2:3
  input        enable,	// file.cleaned.mlir:2:31
  input  [1:0] nsel_in,	// file.cleaned.mlir:2:48
               psel_in,	// file.cleaned.mlir:2:66
  input        vccl_aibnd,	// file.cleaned.mlir:2:84
               vssl_aibnd,	// file.cleaned.mlir:2:105
  output       nsel_out0b,	// file.cleaned.mlir:2:127
               nsel_out1b,	// file.cleaned.mlir:2:148
               nsel_out2b,	// file.cleaned.mlir:2:169
               nsel_out3b,	// file.cleaned.mlir:2:190
               psel_out0,	// file.cleaned.mlir:2:211
               psel_out1,	// file.cleaned.mlir:2:231
               psel_out2,	// file.cleaned.mlir:2:251
               psel_out3	// file.cleaned.mlir:2:271
);

  wire psel0_en;	// file.cleaned.mlir:10:10
  wire _GEN;	// file.cleaned.mlir:8:10
  wire nsel0_en = nsel_in[0] & enable;	// file.cleaned.mlir:5:10, :6:10
  assign _GEN = psel_in[1] & enable;	// file.cleaned.mlir:7:10, :8:10
  assign psel0_en = psel_in[0] & enable;	// file.cleaned.mlir:9:10, :10:10
  wire _GEN_0 = nsel_in[1] & enable;	// file.cleaned.mlir:12:10, :13:10
  assign nsel_out0b = ~enable;	// file.cleaned.mlir:19:11, :20:5
  assign nsel_out1b = ~(nsel0_en | _GEN_0);	// file.cleaned.mlir:6:10, :13:10, :15:11, :16:11, :20:5
  assign nsel_out2b = ~_GEN_0;	// file.cleaned.mlir:13:10, :14:11, :20:5
  assign nsel_out3b = ~(nsel0_en & nsel_in[1]);	// file.cleaned.mlir:6:10, :12:10, :17:11, :18:11, :20:5
  assign psel_out0 = enable;	// file.cleaned.mlir:20:5
  assign psel_out1 = psel0_en | _GEN;	// file.cleaned.mlir:4:10, :8:10, :10:10, :20:5
  assign psel_out2 = _GEN;	// file.cleaned.mlir:8:10, :20:5
  assign psel_out3 = psel0_en & psel_in[1];	// file.cleaned.mlir:7:10, :10:10, :11:10, :20:5
endmodule

