
analogReadFreertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b57c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000055c  0800b760  0800b760  0001b760  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bcbc  0800bcbc  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800bcbc  0800bcbc  0001bcbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bcc4  0800bcc4  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bcc4  0800bcc4  0001bcc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bcc8  0800bcc8  0001bcc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800bccc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ab8  200001e8  0800beb0  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004ca0  0800beb0  00024ca0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000152ac  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031d3  00000000  00000000  000354c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010e8  00000000  00000000  00038698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fc0  00000000  00000000  00039780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004976  00000000  00000000  0003a740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013706  00000000  00000000  0003f0b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd8f4  00000000  00000000  000527bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001300b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bd8  00000000  00000000  00130100  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e8 	.word	0x200001e8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b744 	.word	0x0800b744

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001ec 	.word	0x200001ec
 800021c:	0800b744 	.word	0x0800b744

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9aa 	b.w	8001044 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468e      	mov	lr, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d14d      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d82:	428a      	cmp	r2, r1
 8000d84:	4694      	mov	ip, r2
 8000d86:	d969      	bls.n	8000e5c <__udivmoddi4+0xe8>
 8000d88:	fab2 f282 	clz	r2, r2
 8000d8c:	b152      	cbz	r2, 8000da4 <__udivmoddi4+0x30>
 8000d8e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d92:	f1c2 0120 	rsb	r1, r2, #32
 8000d96:	fa20 f101 	lsr.w	r1, r0, r1
 8000d9a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9e:	ea41 0e03 	orr.w	lr, r1, r3
 8000da2:	4094      	lsls	r4, r2
 8000da4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da8:	0c21      	lsrs	r1, r4, #16
 8000daa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dae:	fa1f f78c 	uxth.w	r7, ip
 8000db2:	fb08 e316 	mls	r3, r8, r6, lr
 8000db6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dba:	fb06 f107 	mul.w	r1, r6, r7
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dca:	f080 811f 	bcs.w	800100c <__udivmoddi4+0x298>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 811c 	bls.w	800100c <__udivmoddi4+0x298>
 8000dd4:	3e02      	subs	r6, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a5b      	subs	r3, r3, r1
 8000dda:	b2a4      	uxth	r4, r4
 8000ddc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de0:	fb08 3310 	mls	r3, r8, r0, r3
 8000de4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de8:	fb00 f707 	mul.w	r7, r0, r7
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	d90a      	bls.n	8000e06 <__udivmoddi4+0x92>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df8:	f080 810a 	bcs.w	8001010 <__udivmoddi4+0x29c>
 8000dfc:	42a7      	cmp	r7, r4
 8000dfe:	f240 8107 	bls.w	8001010 <__udivmoddi4+0x29c>
 8000e02:	4464      	add	r4, ip
 8000e04:	3802      	subs	r0, #2
 8000e06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e0a:	1be4      	subs	r4, r4, r7
 8000e0c:	2600      	movs	r6, #0
 8000e0e:	b11d      	cbz	r5, 8000e18 <__udivmoddi4+0xa4>
 8000e10:	40d4      	lsrs	r4, r2
 8000e12:	2300      	movs	r3, #0
 8000e14:	e9c5 4300 	strd	r4, r3, [r5]
 8000e18:	4631      	mov	r1, r6
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d909      	bls.n	8000e36 <__udivmoddi4+0xc2>
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	f000 80ef 	beq.w	8001006 <__udivmoddi4+0x292>
 8000e28:	2600      	movs	r6, #0
 8000e2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e2e:	4630      	mov	r0, r6
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	fab3 f683 	clz	r6, r3
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d14a      	bne.n	8000ed4 <__udivmoddi4+0x160>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d302      	bcc.n	8000e48 <__udivmoddi4+0xd4>
 8000e42:	4282      	cmp	r2, r0
 8000e44:	f200 80f9 	bhi.w	800103a <__udivmoddi4+0x2c6>
 8000e48:	1a84      	subs	r4, r0, r2
 8000e4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e4e:	2001      	movs	r0, #1
 8000e50:	469e      	mov	lr, r3
 8000e52:	2d00      	cmp	r5, #0
 8000e54:	d0e0      	beq.n	8000e18 <__udivmoddi4+0xa4>
 8000e56:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e5a:	e7dd      	b.n	8000e18 <__udivmoddi4+0xa4>
 8000e5c:	b902      	cbnz	r2, 8000e60 <__udivmoddi4+0xec>
 8000e5e:	deff      	udf	#255	; 0xff
 8000e60:	fab2 f282 	clz	r2, r2
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f040 8092 	bne.w	8000f8e <__udivmoddi4+0x21a>
 8000e6a:	eba1 010c 	sub.w	r1, r1, ip
 8000e6e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e72:	fa1f fe8c 	uxth.w	lr, ip
 8000e76:	2601      	movs	r6, #1
 8000e78:	0c20      	lsrs	r0, r4, #16
 8000e7a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e7e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e82:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e86:	fb0e f003 	mul.w	r0, lr, r3
 8000e8a:	4288      	cmp	r0, r1
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x12c>
 8000e8e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e92:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e96:	d202      	bcs.n	8000e9e <__udivmoddi4+0x12a>
 8000e98:	4288      	cmp	r0, r1
 8000e9a:	f200 80cb 	bhi.w	8001034 <__udivmoddi4+0x2c0>
 8000e9e:	4643      	mov	r3, r8
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1110 	mls	r1, r7, r0, r1
 8000eac:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000eb0:	fb0e fe00 	mul.w	lr, lr, r0
 8000eb4:	45a6      	cmp	lr, r4
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x156>
 8000eb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ebc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec0:	d202      	bcs.n	8000ec8 <__udivmoddi4+0x154>
 8000ec2:	45a6      	cmp	lr, r4
 8000ec4:	f200 80bb 	bhi.w	800103e <__udivmoddi4+0x2ca>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	eba4 040e 	sub.w	r4, r4, lr
 8000ece:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x9a>
 8000ed4:	f1c6 0720 	rsb	r7, r6, #32
 8000ed8:	40b3      	lsls	r3, r6
 8000eda:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ede:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ee2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ee6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eea:	431c      	orrs	r4, r3
 8000eec:	40f9      	lsrs	r1, r7
 8000eee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ef2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ef6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000efa:	0c20      	lsrs	r0, r4, #16
 8000efc:	fa1f fe8c 	uxth.w	lr, ip
 8000f00:	fb09 1118 	mls	r1, r9, r8, r1
 8000f04:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f08:	fb08 f00e 	mul.w	r0, r8, lr
 8000f0c:	4288      	cmp	r0, r1
 8000f0e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f12:	d90b      	bls.n	8000f2c <__udivmoddi4+0x1b8>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f1c:	f080 8088 	bcs.w	8001030 <__udivmoddi4+0x2bc>
 8000f20:	4288      	cmp	r0, r1
 8000f22:	f240 8085 	bls.w	8001030 <__udivmoddi4+0x2bc>
 8000f26:	f1a8 0802 	sub.w	r8, r8, #2
 8000f2a:	4461      	add	r1, ip
 8000f2c:	1a09      	subs	r1, r1, r0
 8000f2e:	b2a4      	uxth	r4, r4
 8000f30:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f34:	fb09 1110 	mls	r1, r9, r0, r1
 8000f38:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f40:	458e      	cmp	lr, r1
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1e2>
 8000f44:	eb1c 0101 	adds.w	r1, ip, r1
 8000f48:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f4c:	d26c      	bcs.n	8001028 <__udivmoddi4+0x2b4>
 8000f4e:	458e      	cmp	lr, r1
 8000f50:	d96a      	bls.n	8001028 <__udivmoddi4+0x2b4>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4461      	add	r1, ip
 8000f56:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f5a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f5e:	eba1 010e 	sub.w	r1, r1, lr
 8000f62:	42a1      	cmp	r1, r4
 8000f64:	46c8      	mov	r8, r9
 8000f66:	46a6      	mov	lr, r4
 8000f68:	d356      	bcc.n	8001018 <__udivmoddi4+0x2a4>
 8000f6a:	d053      	beq.n	8001014 <__udivmoddi4+0x2a0>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x212>
 8000f6e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f72:	eb61 010e 	sbc.w	r1, r1, lr
 8000f76:	fa01 f707 	lsl.w	r7, r1, r7
 8000f7a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f7e:	40f1      	lsrs	r1, r6
 8000f80:	431f      	orrs	r7, r3
 8000f82:	e9c5 7100 	strd	r7, r1, [r5]
 8000f86:	2600      	movs	r6, #0
 8000f88:	4631      	mov	r1, r6
 8000f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8e:	f1c2 0320 	rsb	r3, r2, #32
 8000f92:	40d8      	lsrs	r0, r3
 8000f94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f98:	fa21 f303 	lsr.w	r3, r1, r3
 8000f9c:	4091      	lsls	r1, r2
 8000f9e:	4301      	orrs	r1, r0
 8000fa0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fa4:	fa1f fe8c 	uxth.w	lr, ip
 8000fa8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fac:	fb07 3610 	mls	r6, r7, r0, r3
 8000fb0:	0c0b      	lsrs	r3, r1, #16
 8000fb2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fb6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fba:	429e      	cmp	r6, r3
 8000fbc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fc0:	d908      	bls.n	8000fd4 <__udivmoddi4+0x260>
 8000fc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fc6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fca:	d22f      	bcs.n	800102c <__udivmoddi4+0x2b8>
 8000fcc:	429e      	cmp	r6, r3
 8000fce:	d92d      	bls.n	800102c <__udivmoddi4+0x2b8>
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	4463      	add	r3, ip
 8000fd4:	1b9b      	subs	r3, r3, r6
 8000fd6:	b289      	uxth	r1, r1
 8000fd8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fdc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fe0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fe8:	428b      	cmp	r3, r1
 8000fea:	d908      	bls.n	8000ffe <__udivmoddi4+0x28a>
 8000fec:	eb1c 0101 	adds.w	r1, ip, r1
 8000ff0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ff4:	d216      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000ff6:	428b      	cmp	r3, r1
 8000ff8:	d914      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000ffa:	3e02      	subs	r6, #2
 8000ffc:	4461      	add	r1, ip
 8000ffe:	1ac9      	subs	r1, r1, r3
 8001000:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001004:	e738      	b.n	8000e78 <__udivmoddi4+0x104>
 8001006:	462e      	mov	r6, r5
 8001008:	4628      	mov	r0, r5
 800100a:	e705      	b.n	8000e18 <__udivmoddi4+0xa4>
 800100c:	4606      	mov	r6, r0
 800100e:	e6e3      	b.n	8000dd8 <__udivmoddi4+0x64>
 8001010:	4618      	mov	r0, r3
 8001012:	e6f8      	b.n	8000e06 <__udivmoddi4+0x92>
 8001014:	454b      	cmp	r3, r9
 8001016:	d2a9      	bcs.n	8000f6c <__udivmoddi4+0x1f8>
 8001018:	ebb9 0802 	subs.w	r8, r9, r2
 800101c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001020:	3801      	subs	r0, #1
 8001022:	e7a3      	b.n	8000f6c <__udivmoddi4+0x1f8>
 8001024:	4646      	mov	r6, r8
 8001026:	e7ea      	b.n	8000ffe <__udivmoddi4+0x28a>
 8001028:	4620      	mov	r0, r4
 800102a:	e794      	b.n	8000f56 <__udivmoddi4+0x1e2>
 800102c:	4640      	mov	r0, r8
 800102e:	e7d1      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001030:	46d0      	mov	r8, sl
 8001032:	e77b      	b.n	8000f2c <__udivmoddi4+0x1b8>
 8001034:	3b02      	subs	r3, #2
 8001036:	4461      	add	r1, ip
 8001038:	e732      	b.n	8000ea0 <__udivmoddi4+0x12c>
 800103a:	4630      	mov	r0, r6
 800103c:	e709      	b.n	8000e52 <__udivmoddi4+0xde>
 800103e:	4464      	add	r4, ip
 8001040:	3802      	subs	r0, #2
 8001042:	e742      	b.n	8000eca <__udivmoddi4+0x156>

08001044 <__aeabi_idiv0>:
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop

08001048 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800104c:	f000 fc68 	bl	8001920 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001050:	f000 f82a 	bl	80010a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001054:	f000 f930 	bl	80012b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001058:	f000 f90e 	bl	8001278 <MX_DMA_Init>
  MX_ADC1_Init();
 800105c:	f000 f882 	bl	8001164 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8001060:	f000 f8e0 	bl	8001224 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001064:	f002 ff84 	bl	8003f70 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of analogRead */
  analogReadHandle = osThreadNew(taskAnalogRead, NULL, &analogRead_attributes);
 8001068:	4a09      	ldr	r2, [pc, #36]	; (8001090 <main+0x48>)
 800106a:	2100      	movs	r1, #0
 800106c:	4809      	ldr	r0, [pc, #36]	; (8001094 <main+0x4c>)
 800106e:	f002 ffc9 	bl	8004004 <osThreadNew>
 8001072:	4603      	mov	r3, r0
 8001074:	4a08      	ldr	r2, [pc, #32]	; (8001098 <main+0x50>)
 8001076:	6013      	str	r3, [r2, #0]

  /* creation of checkButtom */
  checkButtomHandle = osThreadNew(onOff, NULL, &checkButtom_attributes);
 8001078:	4a08      	ldr	r2, [pc, #32]	; (800109c <main+0x54>)
 800107a:	2100      	movs	r1, #0
 800107c:	4808      	ldr	r0, [pc, #32]	; (80010a0 <main+0x58>)
 800107e:	f002 ffc1 	bl	8004004 <osThreadNew>
 8001082:	4603      	mov	r3, r0
 8001084:	4a07      	ldr	r2, [pc, #28]	; (80010a4 <main+0x5c>)
 8001086:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001088:	f002 ff96 	bl	8003fb8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800108c:	e7fe      	b.n	800108c <main+0x44>
 800108e:	bf00      	nop
 8001090:	0800b7b0 	.word	0x0800b7b0
 8001094:	080013b5 	.word	0x080013b5
 8001098:	200002f0 	.word	0x200002f0
 800109c:	0800b7d4 	.word	0x0800b7d4
 80010a0:	08001489 	.word	0x08001489
 80010a4:	200002f4 	.word	0x200002f4

080010a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b094      	sub	sp, #80	; 0x50
 80010ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ae:	f107 031c 	add.w	r3, r7, #28
 80010b2:	2234      	movs	r2, #52	; 0x34
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f005 fce0 	bl	8006a7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010bc:	f107 0308 	add.w	r3, r7, #8
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	605a      	str	r2, [r3, #4]
 80010c6:	609a      	str	r2, [r3, #8]
 80010c8:	60da      	str	r2, [r3, #12]
 80010ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010cc:	2300      	movs	r3, #0
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	4b22      	ldr	r3, [pc, #136]	; (800115c <SystemClock_Config+0xb4>)
 80010d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d4:	4a21      	ldr	r2, [pc, #132]	; (800115c <SystemClock_Config+0xb4>)
 80010d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010da:	6413      	str	r3, [r2, #64]	; 0x40
 80010dc:	4b1f      	ldr	r3, [pc, #124]	; (800115c <SystemClock_Config+0xb4>)
 80010de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e4:	607b      	str	r3, [r7, #4]
 80010e6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010e8:	2300      	movs	r3, #0
 80010ea:	603b      	str	r3, [r7, #0]
 80010ec:	4b1c      	ldr	r3, [pc, #112]	; (8001160 <SystemClock_Config+0xb8>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a1b      	ldr	r2, [pc, #108]	; (8001160 <SystemClock_Config+0xb8>)
 80010f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010f6:	6013      	str	r3, [r2, #0]
 80010f8:	4b19      	ldr	r3, [pc, #100]	; (8001160 <SystemClock_Config+0xb8>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001100:	603b      	str	r3, [r7, #0]
 8001102:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001104:	2302      	movs	r3, #2
 8001106:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001108:	2301      	movs	r3, #1
 800110a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800110c:	2310      	movs	r3, #16
 800110e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001110:	2300      	movs	r3, #0
 8001112:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001114:	f107 031c 	add.w	r3, r7, #28
 8001118:	4618      	mov	r0, r3
 800111a:	f002 f89f 	bl	800325c <HAL_RCC_OscConfig>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001124:	f000 f9dc 	bl	80014e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001128:	230f      	movs	r3, #15
 800112a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800112c:	2300      	movs	r3, #0
 800112e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001130:	2300      	movs	r3, #0
 8001132:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001134:	2300      	movs	r3, #0
 8001136:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001138:	2300      	movs	r3, #0
 800113a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800113c:	f107 0308 	add.w	r3, r7, #8
 8001140:	2100      	movs	r1, #0
 8001142:	4618      	mov	r0, r3
 8001144:	f001 feaa 	bl	8002e9c <HAL_RCC_ClockConfig>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800114e:	f000 f9c7 	bl	80014e0 <Error_Handler>
  }
}
 8001152:	bf00      	nop
 8001154:	3750      	adds	r7, #80	; 0x50
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	40023800 	.word	0x40023800
 8001160:	40007000 	.word	0x40007000

08001164 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800116a:	463b      	mov	r3, r7
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001176:	4b28      	ldr	r3, [pc, #160]	; (8001218 <MX_ADC1_Init+0xb4>)
 8001178:	4a28      	ldr	r2, [pc, #160]	; (800121c <MX_ADC1_Init+0xb8>)
 800117a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800117c:	4b26      	ldr	r3, [pc, #152]	; (8001218 <MX_ADC1_Init+0xb4>)
 800117e:	2200      	movs	r2, #0
 8001180:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001182:	4b25      	ldr	r3, [pc, #148]	; (8001218 <MX_ADC1_Init+0xb4>)
 8001184:	2200      	movs	r2, #0
 8001186:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001188:	4b23      	ldr	r3, [pc, #140]	; (8001218 <MX_ADC1_Init+0xb4>)
 800118a:	2201      	movs	r2, #1
 800118c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800118e:	4b22      	ldr	r3, [pc, #136]	; (8001218 <MX_ADC1_Init+0xb4>)
 8001190:	2200      	movs	r2, #0
 8001192:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001194:	4b20      	ldr	r3, [pc, #128]	; (8001218 <MX_ADC1_Init+0xb4>)
 8001196:	2200      	movs	r2, #0
 8001198:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800119c:	4b1e      	ldr	r3, [pc, #120]	; (8001218 <MX_ADC1_Init+0xb4>)
 800119e:	2200      	movs	r2, #0
 80011a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011a2:	4b1d      	ldr	r3, [pc, #116]	; (8001218 <MX_ADC1_Init+0xb4>)
 80011a4:	4a1e      	ldr	r2, [pc, #120]	; (8001220 <MX_ADC1_Init+0xbc>)
 80011a6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011a8:	4b1b      	ldr	r3, [pc, #108]	; (8001218 <MX_ADC1_Init+0xb4>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80011ae:	4b1a      	ldr	r3, [pc, #104]	; (8001218 <MX_ADC1_Init+0xb4>)
 80011b0:	2202      	movs	r2, #2
 80011b2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80011b4:	4b18      	ldr	r3, [pc, #96]	; (8001218 <MX_ADC1_Init+0xb4>)
 80011b6:	2201      	movs	r2, #1
 80011b8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011bc:	4b16      	ldr	r3, [pc, #88]	; (8001218 <MX_ADC1_Init+0xb4>)
 80011be:	2201      	movs	r2, #1
 80011c0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011c2:	4815      	ldr	r0, [pc, #84]	; (8001218 <MX_ADC1_Init+0xb4>)
 80011c4:	f000 fc42 	bl	8001a4c <HAL_ADC_Init>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80011ce:	f000 f987 	bl	80014e0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011d6:	2301      	movs	r3, #1
 80011d8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80011da:	2300      	movs	r3, #0
 80011dc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011de:	463b      	mov	r3, r7
 80011e0:	4619      	mov	r1, r3
 80011e2:	480d      	ldr	r0, [pc, #52]	; (8001218 <MX_ADC1_Init+0xb4>)
 80011e4:	f000 fd7a 	bl	8001cdc <HAL_ADC_ConfigChannel>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80011ee:	f000 f977 	bl	80014e0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80011f2:	2303      	movs	r3, #3
 80011f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80011f6:	2302      	movs	r3, #2
 80011f8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011fa:	463b      	mov	r3, r7
 80011fc:	4619      	mov	r1, r3
 80011fe:	4806      	ldr	r0, [pc, #24]	; (8001218 <MX_ADC1_Init+0xb4>)
 8001200:	f000 fd6c 	bl	8001cdc <HAL_ADC_ConfigChannel>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800120a:	f000 f969 	bl	80014e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800120e:	bf00      	nop
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	20000204 	.word	0x20000204
 800121c:	40012000 	.word	0x40012000
 8001220:	0f000001 	.word	0x0f000001

08001224 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001228:	4b11      	ldr	r3, [pc, #68]	; (8001270 <MX_USART3_UART_Init+0x4c>)
 800122a:	4a12      	ldr	r2, [pc, #72]	; (8001274 <MX_USART3_UART_Init+0x50>)
 800122c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800122e:	4b10      	ldr	r3, [pc, #64]	; (8001270 <MX_USART3_UART_Init+0x4c>)
 8001230:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001234:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001236:	4b0e      	ldr	r3, [pc, #56]	; (8001270 <MX_USART3_UART_Init+0x4c>)
 8001238:	2200      	movs	r2, #0
 800123a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800123c:	4b0c      	ldr	r3, [pc, #48]	; (8001270 <MX_USART3_UART_Init+0x4c>)
 800123e:	2200      	movs	r2, #0
 8001240:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001242:	4b0b      	ldr	r3, [pc, #44]	; (8001270 <MX_USART3_UART_Init+0x4c>)
 8001244:	2200      	movs	r2, #0
 8001246:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001248:	4b09      	ldr	r3, [pc, #36]	; (8001270 <MX_USART3_UART_Init+0x4c>)
 800124a:	220c      	movs	r2, #12
 800124c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800124e:	4b08      	ldr	r3, [pc, #32]	; (8001270 <MX_USART3_UART_Init+0x4c>)
 8001250:	2200      	movs	r2, #0
 8001252:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001254:	4b06      	ldr	r3, [pc, #24]	; (8001270 <MX_USART3_UART_Init+0x4c>)
 8001256:	2200      	movs	r2, #0
 8001258:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800125a:	4805      	ldr	r0, [pc, #20]	; (8001270 <MX_USART3_UART_Init+0x4c>)
 800125c:	f002 fa82 	bl	8003764 <HAL_UART_Init>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001266:	f000 f93b 	bl	80014e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	200002ac 	.word	0x200002ac
 8001274:	40004800 	.word	0x40004800

08001278 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800127e:	2300      	movs	r3, #0
 8001280:	607b      	str	r3, [r7, #4]
 8001282:	4b0c      	ldr	r3, [pc, #48]	; (80012b4 <MX_DMA_Init+0x3c>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001286:	4a0b      	ldr	r2, [pc, #44]	; (80012b4 <MX_DMA_Init+0x3c>)
 8001288:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800128c:	6313      	str	r3, [r2, #48]	; 0x30
 800128e:	4b09      	ldr	r3, [pc, #36]	; (80012b4 <MX_DMA_Init+0x3c>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001292:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001296:	607b      	str	r3, [r7, #4]
 8001298:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800129a:	2200      	movs	r2, #0
 800129c:	2105      	movs	r1, #5
 800129e:	2038      	movs	r0, #56	; 0x38
 80012a0:	f001 f8a7 	bl	80023f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80012a4:	2038      	movs	r0, #56	; 0x38
 80012a6:	f001 f8c0 	bl	800242a <HAL_NVIC_EnableIRQ>

}
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40023800 	.word	0x40023800

080012b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b08a      	sub	sp, #40	; 0x28
 80012bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	605a      	str	r2, [r3, #4]
 80012c8:	609a      	str	r2, [r3, #8]
 80012ca:	60da      	str	r2, [r3, #12]
 80012cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	613b      	str	r3, [r7, #16]
 80012d2:	4b2d      	ldr	r3, [pc, #180]	; (8001388 <MX_GPIO_Init+0xd0>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	4a2c      	ldr	r2, [pc, #176]	; (8001388 <MX_GPIO_Init+0xd0>)
 80012d8:	f043 0304 	orr.w	r3, r3, #4
 80012dc:	6313      	str	r3, [r2, #48]	; 0x30
 80012de:	4b2a      	ldr	r3, [pc, #168]	; (8001388 <MX_GPIO_Init+0xd0>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	f003 0304 	and.w	r3, r3, #4
 80012e6:	613b      	str	r3, [r7, #16]
 80012e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	60fb      	str	r3, [r7, #12]
 80012ee:	4b26      	ldr	r3, [pc, #152]	; (8001388 <MX_GPIO_Init+0xd0>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f2:	4a25      	ldr	r2, [pc, #148]	; (8001388 <MX_GPIO_Init+0xd0>)
 80012f4:	f043 0320 	orr.w	r3, r3, #32
 80012f8:	6313      	str	r3, [r2, #48]	; 0x30
 80012fa:	4b23      	ldr	r3, [pc, #140]	; (8001388 <MX_GPIO_Init+0xd0>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	f003 0320 	and.w	r3, r3, #32
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	60bb      	str	r3, [r7, #8]
 800130a:	4b1f      	ldr	r3, [pc, #124]	; (8001388 <MX_GPIO_Init+0xd0>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130e:	4a1e      	ldr	r2, [pc, #120]	; (8001388 <MX_GPIO_Init+0xd0>)
 8001310:	f043 0301 	orr.w	r3, r3, #1
 8001314:	6313      	str	r3, [r2, #48]	; 0x30
 8001316:	4b1c      	ldr	r3, [pc, #112]	; (8001388 <MX_GPIO_Init+0xd0>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	60bb      	str	r3, [r7, #8]
 8001320:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	607b      	str	r3, [r7, #4]
 8001326:	4b18      	ldr	r3, [pc, #96]	; (8001388 <MX_GPIO_Init+0xd0>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	4a17      	ldr	r2, [pc, #92]	; (8001388 <MX_GPIO_Init+0xd0>)
 800132c:	f043 0308 	orr.w	r3, r3, #8
 8001330:	6313      	str	r3, [r2, #48]	; 0x30
 8001332:	4b15      	ldr	r3, [pc, #84]	; (8001388 <MX_GPIO_Init+0xd0>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	f003 0308 	and.w	r3, r3, #8
 800133a:	607b      	str	r3, [r7, #4]
 800133c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 800133e:	2200      	movs	r2, #0
 8001340:	2106      	movs	r1, #6
 8001342:	4812      	ldr	r0, [pc, #72]	; (800138c <MX_GPIO_Init+0xd4>)
 8001344:	f001 fd90 	bl	8002e68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001348:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800134c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800134e:	2300      	movs	r3, #0
 8001350:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001352:	2300      	movs	r3, #0
 8001354:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001356:	f107 0314 	add.w	r3, r7, #20
 800135a:	4619      	mov	r1, r3
 800135c:	480c      	ldr	r0, [pc, #48]	; (8001390 <MX_GPIO_Init+0xd8>)
 800135e:	f001 fbef 	bl	8002b40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001362:	2306      	movs	r3, #6
 8001364:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001366:	2301      	movs	r3, #1
 8001368:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136a:	2300      	movs	r3, #0
 800136c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136e:	2300      	movs	r3, #0
 8001370:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001372:	f107 0314 	add.w	r3, r7, #20
 8001376:	4619      	mov	r1, r3
 8001378:	4804      	ldr	r0, [pc, #16]	; (800138c <MX_GPIO_Init+0xd4>)
 800137a:	f001 fbe1 	bl	8002b40 <HAL_GPIO_Init>

}
 800137e:	bf00      	nop
 8001380:	3728      	adds	r7, #40	; 0x28
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40023800 	.word	0x40023800
 800138c:	40021400 	.word	0x40021400
 8001390:	40020800 	.word	0x40020800

08001394 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
	adcConversionComplete = 1;
 800139c:	4b04      	ldr	r3, [pc, #16]	; (80013b0 <HAL_ADC_ConvCpltCallback+0x1c>)
 800139e:	2201      	movs	r2, #1
 80013a0:	601a      	str	r2, [r3, #0]
}
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	20000300 	.word	0x20000300

080013b4 <taskAnalogRead>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_taskAnalogRead */
void taskAnalogRead(void *argument)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af02      	add	r7, sp, #8
 80013ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	/* USER CODE BEGIN 3 */
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcResultsDMA, 2);
 80013bc:	2202      	movs	r2, #2
 80013be:	4928      	ldr	r1, [pc, #160]	; (8001460 <taskAnalogRead+0xac>)
 80013c0:	4828      	ldr	r0, [pc, #160]	; (8001464 <taskAnalogRead+0xb0>)
 80013c2:	f000 fb87 	bl	8001ad4 <HAL_ADC_Start_DMA>
	  while (adcConversionComplete == 0)
 80013c6:	bf00      	nop
 80013c8:	4b27      	ldr	r3, [pc, #156]	; (8001468 <taskAnalogRead+0xb4>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d0fb      	beq.n	80013c8 <taskAnalogRead+0x14>
	  {

	  }

	  adcConversionComplete = 0;
 80013d0:	4b25      	ldr	r3, [pc, #148]	; (8001468 <taskAnalogRead+0xb4>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
	  tempo = log(((524000000/adcResultsDMA[0]) - 100));
 80013d6:	4b22      	ldr	r3, [pc, #136]	; (8001460 <taskAnalogRead+0xac>)
 80013d8:	881b      	ldrh	r3, [r3, #0]
 80013da:	b29b      	uxth	r3, r3
 80013dc:	461a      	mov	r2, r3
 80013de:	4b23      	ldr	r3, [pc, #140]	; (800146c <taskAnalogRead+0xb8>)
 80013e0:	fb93 f3f2 	sdiv	r3, r3, r2
 80013e4:	3b64      	subs	r3, #100	; 0x64
 80013e6:	4618      	mov	r0, r3
 80013e8:	f7ff f8c4 	bl	8000574 <__aeabi_i2d>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	ec43 2b10 	vmov	d0, r2, r3
 80013f4:	f009 ffac 	bl	800b350 <log>
 80013f8:	eeb0 7a40 	vmov.f32	s14, s0
 80013fc:	eef0 7a60 	vmov.f32	s15, s1
 8001400:	4b1b      	ldr	r3, [pc, #108]	; (8001470 <taskAnalogRead+0xbc>)
 8001402:	ed83 7b00 	vstr	d7, [r3]
	  tempo = tempo * 1.5;
 8001406:	4b1a      	ldr	r3, [pc, #104]	; (8001470 <taskAnalogRead+0xbc>)
 8001408:	e9d3 0100 	ldrd	r0, r1, [r3]
 800140c:	f04f 0200 	mov.w	r2, #0
 8001410:	4b18      	ldr	r3, [pc, #96]	; (8001474 <taskAnalogRead+0xc0>)
 8001412:	f7ff f919 	bl	8000648 <__aeabi_dmul>
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	4915      	ldr	r1, [pc, #84]	; (8001470 <taskAnalogRead+0xbc>)
 800141c:	e9c1 2300 	strd	r2, r3, [r1]
	  //tempo = 1 / (0.001129148 + (0.000234125 + (0.0000000876741 * tempo * tempo ))* tempo );
	  //tempo = tempo - 273.1;
	  sprintf(msg, "Temp = %.2lf C\tCurrent =%d mA\r\n", tempo, adcResultsDMA[1]-2000 );
 8001420:	4b13      	ldr	r3, [pc, #76]	; (8001470 <taskAnalogRead+0xbc>)
 8001422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001426:	490e      	ldr	r1, [pc, #56]	; (8001460 <taskAnalogRead+0xac>)
 8001428:	8849      	ldrh	r1, [r1, #2]
 800142a:	b289      	uxth	r1, r1
 800142c:	f5a1 61fa 	sub.w	r1, r1, #2000	; 0x7d0
 8001430:	9100      	str	r1, [sp, #0]
 8001432:	4911      	ldr	r1, [pc, #68]	; (8001478 <taskAnalogRead+0xc4>)
 8001434:	4811      	ldr	r0, [pc, #68]	; (800147c <taskAnalogRead+0xc8>)
 8001436:	f006 f9a9 	bl	800778c <siprintf>
	  HAL_UART_Transmit(&huart3,(uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800143a:	4810      	ldr	r0, [pc, #64]	; (800147c <taskAnalogRead+0xc8>)
 800143c:	f7fe fef0 	bl	8000220 <strlen>
 8001440:	4603      	mov	r3, r0
 8001442:	b29a      	uxth	r2, r3
 8001444:	f04f 33ff 	mov.w	r3, #4294967295
 8001448:	490c      	ldr	r1, [pc, #48]	; (800147c <taskAnalogRead+0xc8>)
 800144a:	480d      	ldr	r0, [pc, #52]	; (8001480 <taskAnalogRead+0xcc>)
 800144c:	f002 f9d7 	bl	80037fe <HAL_UART_Transmit>
	  HAL_Delay(10);
 8001450:	200a      	movs	r0, #10
 8001452:	f000 fad7 	bl	8001a04 <HAL_Delay>
    osDelay(1);
 8001456:	2001      	movs	r0, #1
 8001458:	f002 fe66 	bl	8004128 <osDelay>
  {
 800145c:	e7ae      	b.n	80013bc <taskAnalogRead+0x8>
 800145e:	bf00      	nop
 8001460:	200002f8 	.word	0x200002f8
 8001464:	20000204 	.word	0x20000204
 8001468:	20000300 	.word	0x20000300
 800146c:	1f3b9b00 	.word	0x1f3b9b00
 8001470:	20000308 	.word	0x20000308
 8001474:	3ff80000 	.word	0x3ff80000
 8001478:	0800b778 	.word	0x0800b778
 800147c:	20000310 	.word	0x20000310
 8001480:	200002ac 	.word	0x200002ac
 8001484:	00000000 	.word	0x00000000

08001488 <onOff>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_onOff */
void onOff(void *argument)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN onOff */
  /* Infinite loop */
  for(;;)
  {
		//if(adcResultsDMA[0]>3300){
	    if (tempo <= 17.95){
 8001490:	4b11      	ldr	r3, [pc, #68]	; (80014d8 <onOff+0x50>)
 8001492:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001496:	a30e      	add	r3, pc, #56	; (adr r3, 80014d0 <onOff+0x48>)
 8001498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149c:	f7ff fb50 	bl	8000b40 <__aeabi_dcmple>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d008      	beq.n	80014b8 <onOff+0x30>
			HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, SET);
 80014a6:	2201      	movs	r2, #1
 80014a8:	2102      	movs	r1, #2
 80014aa:	480c      	ldr	r0, [pc, #48]	; (80014dc <onOff+0x54>)
 80014ac:	f001 fcdc 	bl	8002e68 <HAL_GPIO_WritePin>
			HAL_Delay(50);
 80014b0:	2032      	movs	r0, #50	; 0x32
 80014b2:	f000 faa7 	bl	8001a04 <HAL_Delay>
 80014b6:	e007      	b.n	80014c8 <onOff+0x40>
		}
		else{
			HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, RESET);
 80014b8:	2200      	movs	r2, #0
 80014ba:	2102      	movs	r1, #2
 80014bc:	4807      	ldr	r0, [pc, #28]	; (80014dc <onOff+0x54>)
 80014be:	f001 fcd3 	bl	8002e68 <HAL_GPIO_WritePin>
			HAL_Delay(50);
 80014c2:	2032      	movs	r0, #50	; 0x32
 80014c4:	f000 fa9e 	bl	8001a04 <HAL_Delay>
		}

	    osDelay(1);
 80014c8:	2001      	movs	r0, #1
 80014ca:	f002 fe2d 	bl	8004128 <osDelay>
	    if (tempo <= 17.95){
 80014ce:	e7df      	b.n	8001490 <onOff+0x8>
 80014d0:	33333333 	.word	0x33333333
 80014d4:	4031f333 	.word	0x4031f333
 80014d8:	20000308 	.word	0x20000308
 80014dc:	40021400 	.word	0x40021400

080014e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014e4:	b672      	cpsid	i
}
 80014e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014e8:	e7fe      	b.n	80014e8 <Error_Handler+0x8>
	...

080014ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	607b      	str	r3, [r7, #4]
 80014f6:	4b12      	ldr	r3, [pc, #72]	; (8001540 <HAL_MspInit+0x54>)
 80014f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014fa:	4a11      	ldr	r2, [pc, #68]	; (8001540 <HAL_MspInit+0x54>)
 80014fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001500:	6453      	str	r3, [r2, #68]	; 0x44
 8001502:	4b0f      	ldr	r3, [pc, #60]	; (8001540 <HAL_MspInit+0x54>)
 8001504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001506:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800150a:	607b      	str	r3, [r7, #4]
 800150c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	603b      	str	r3, [r7, #0]
 8001512:	4b0b      	ldr	r3, [pc, #44]	; (8001540 <HAL_MspInit+0x54>)
 8001514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001516:	4a0a      	ldr	r2, [pc, #40]	; (8001540 <HAL_MspInit+0x54>)
 8001518:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800151c:	6413      	str	r3, [r2, #64]	; 0x40
 800151e:	4b08      	ldr	r3, [pc, #32]	; (8001540 <HAL_MspInit+0x54>)
 8001520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001526:	603b      	str	r3, [r7, #0]
 8001528:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800152a:	2200      	movs	r2, #0
 800152c:	210f      	movs	r1, #15
 800152e:	f06f 0001 	mvn.w	r0, #1
 8001532:	f000 ff5e 	bl	80023f2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001536:	bf00      	nop
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40023800 	.word	0x40023800

08001544 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b08a      	sub	sp, #40	; 0x28
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154c:	f107 0314 	add.w	r3, r7, #20
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]
 800155a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a2e      	ldr	r2, [pc, #184]	; (800161c <HAL_ADC_MspInit+0xd8>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d156      	bne.n	8001614 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	613b      	str	r3, [r7, #16]
 800156a:	4b2d      	ldr	r3, [pc, #180]	; (8001620 <HAL_ADC_MspInit+0xdc>)
 800156c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156e:	4a2c      	ldr	r2, [pc, #176]	; (8001620 <HAL_ADC_MspInit+0xdc>)
 8001570:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001574:	6453      	str	r3, [r2, #68]	; 0x44
 8001576:	4b2a      	ldr	r3, [pc, #168]	; (8001620 <HAL_ADC_MspInit+0xdc>)
 8001578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800157a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800157e:	613b      	str	r3, [r7, #16]
 8001580:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	60fb      	str	r3, [r7, #12]
 8001586:	4b26      	ldr	r3, [pc, #152]	; (8001620 <HAL_ADC_MspInit+0xdc>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158a:	4a25      	ldr	r2, [pc, #148]	; (8001620 <HAL_ADC_MspInit+0xdc>)
 800158c:	f043 0301 	orr.w	r3, r3, #1
 8001590:	6313      	str	r3, [r2, #48]	; 0x30
 8001592:	4b23      	ldr	r3, [pc, #140]	; (8001620 <HAL_ADC_MspInit+0xdc>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 800159e:	2309      	movs	r3, #9
 80015a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015a2:	2303      	movs	r3, #3
 80015a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a6:	2300      	movs	r3, #0
 80015a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015aa:	f107 0314 	add.w	r3, r7, #20
 80015ae:	4619      	mov	r1, r3
 80015b0:	481c      	ldr	r0, [pc, #112]	; (8001624 <HAL_ADC_MspInit+0xe0>)
 80015b2:	f001 fac5 	bl	8002b40 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80015b6:	4b1c      	ldr	r3, [pc, #112]	; (8001628 <HAL_ADC_MspInit+0xe4>)
 80015b8:	4a1c      	ldr	r2, [pc, #112]	; (800162c <HAL_ADC_MspInit+0xe8>)
 80015ba:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80015bc:	4b1a      	ldr	r3, [pc, #104]	; (8001628 <HAL_ADC_MspInit+0xe4>)
 80015be:	2200      	movs	r2, #0
 80015c0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015c2:	4b19      	ldr	r3, [pc, #100]	; (8001628 <HAL_ADC_MspInit+0xe4>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80015c8:	4b17      	ldr	r3, [pc, #92]	; (8001628 <HAL_ADC_MspInit+0xe4>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80015ce:	4b16      	ldr	r3, [pc, #88]	; (8001628 <HAL_ADC_MspInit+0xe4>)
 80015d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015d4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80015d6:	4b14      	ldr	r3, [pc, #80]	; (8001628 <HAL_ADC_MspInit+0xe4>)
 80015d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015dc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80015de:	4b12      	ldr	r3, [pc, #72]	; (8001628 <HAL_ADC_MspInit+0xe4>)
 80015e0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015e4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80015e6:	4b10      	ldr	r3, [pc, #64]	; (8001628 <HAL_ADC_MspInit+0xe4>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80015ec:	4b0e      	ldr	r3, [pc, #56]	; (8001628 <HAL_ADC_MspInit+0xe4>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015f2:	4b0d      	ldr	r3, [pc, #52]	; (8001628 <HAL_ADC_MspInit+0xe4>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80015f8:	480b      	ldr	r0, [pc, #44]	; (8001628 <HAL_ADC_MspInit+0xe4>)
 80015fa:	f000 ff31 	bl	8002460 <HAL_DMA_Init>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001604:	f7ff ff6c 	bl	80014e0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	4a07      	ldr	r2, [pc, #28]	; (8001628 <HAL_ADC_MspInit+0xe4>)
 800160c:	639a      	str	r2, [r3, #56]	; 0x38
 800160e:	4a06      	ldr	r2, [pc, #24]	; (8001628 <HAL_ADC_MspInit+0xe4>)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001614:	bf00      	nop
 8001616:	3728      	adds	r7, #40	; 0x28
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40012000 	.word	0x40012000
 8001620:	40023800 	.word	0x40023800
 8001624:	40020000 	.word	0x40020000
 8001628:	2000024c 	.word	0x2000024c
 800162c:	40026410 	.word	0x40026410

08001630 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b08a      	sub	sp, #40	; 0x28
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001638:	f107 0314 	add.w	r3, r7, #20
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
 8001640:	605a      	str	r2, [r3, #4]
 8001642:	609a      	str	r2, [r3, #8]
 8001644:	60da      	str	r2, [r3, #12]
 8001646:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a19      	ldr	r2, [pc, #100]	; (80016b4 <HAL_UART_MspInit+0x84>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d12c      	bne.n	80016ac <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001652:	2300      	movs	r3, #0
 8001654:	613b      	str	r3, [r7, #16]
 8001656:	4b18      	ldr	r3, [pc, #96]	; (80016b8 <HAL_UART_MspInit+0x88>)
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	4a17      	ldr	r2, [pc, #92]	; (80016b8 <HAL_UART_MspInit+0x88>)
 800165c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001660:	6413      	str	r3, [r2, #64]	; 0x40
 8001662:	4b15      	ldr	r3, [pc, #84]	; (80016b8 <HAL_UART_MspInit+0x88>)
 8001664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001666:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800166a:	613b      	str	r3, [r7, #16]
 800166c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800166e:	2300      	movs	r3, #0
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	4b11      	ldr	r3, [pc, #68]	; (80016b8 <HAL_UART_MspInit+0x88>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001676:	4a10      	ldr	r2, [pc, #64]	; (80016b8 <HAL_UART_MspInit+0x88>)
 8001678:	f043 0308 	orr.w	r3, r3, #8
 800167c:	6313      	str	r3, [r2, #48]	; 0x30
 800167e:	4b0e      	ldr	r3, [pc, #56]	; (80016b8 <HAL_UART_MspInit+0x88>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	f003 0308 	and.w	r3, r3, #8
 8001686:	60fb      	str	r3, [r7, #12]
 8001688:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800168a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800168e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001690:	2302      	movs	r3, #2
 8001692:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001698:	2303      	movs	r3, #3
 800169a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800169c:	2307      	movs	r3, #7
 800169e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016a0:	f107 0314 	add.w	r3, r7, #20
 80016a4:	4619      	mov	r1, r3
 80016a6:	4805      	ldr	r0, [pc, #20]	; (80016bc <HAL_UART_MspInit+0x8c>)
 80016a8:	f001 fa4a 	bl	8002b40 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80016ac:	bf00      	nop
 80016ae:	3728      	adds	r7, #40	; 0x28
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	40004800 	.word	0x40004800
 80016b8:	40023800 	.word	0x40023800
 80016bc:	40020c00 	.word	0x40020c00

080016c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016c4:	e7fe      	b.n	80016c4 <NMI_Handler+0x4>

080016c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016c6:	b480      	push	{r7}
 80016c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ca:	e7fe      	b.n	80016ca <HardFault_Handler+0x4>

080016cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016d0:	e7fe      	b.n	80016d0 <MemManage_Handler+0x4>

080016d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016d2:	b480      	push	{r7}
 80016d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016d6:	e7fe      	b.n	80016d6 <BusFault_Handler+0x4>

080016d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016dc:	e7fe      	b.n	80016dc <UsageFault_Handler+0x4>

080016de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016de:	b480      	push	{r7}
 80016e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016e2:	bf00      	nop
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016f0:	f000 f968 	bl	80019c4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80016f4:	f004 f926 	bl	8005944 <xTaskGetSchedulerState>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d001      	beq.n	8001702 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80016fe:	f004 ff0b 	bl	8006518 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
	...

08001708 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800170c:	4802      	ldr	r0, [pc, #8]	; (8001718 <DMA2_Stream0_IRQHandler+0x10>)
 800170e:	f000 ffad 	bl	800266c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	2000024c 	.word	0x2000024c

0800171c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
	return 1;
 8001720:	2301      	movs	r3, #1
}
 8001722:	4618      	mov	r0, r3
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <_kill>:

int _kill(int pid, int sig)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001736:	f005 f969 	bl	8006a0c <__errno>
 800173a:	4603      	mov	r3, r0
 800173c:	2216      	movs	r2, #22
 800173e:	601a      	str	r2, [r3, #0]
	return -1;
 8001740:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001744:	4618      	mov	r0, r3
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <_exit>:

void _exit (int status)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001754:	f04f 31ff 	mov.w	r1, #4294967295
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f7ff ffe7 	bl	800172c <_kill>
	while (1) {}		/* Make sure we hang here */
 800175e:	e7fe      	b.n	800175e <_exit+0x12>

08001760 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]
 8001770:	e00a      	b.n	8001788 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001772:	f3af 8000 	nop.w
 8001776:	4601      	mov	r1, r0
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	1c5a      	adds	r2, r3, #1
 800177c:	60ba      	str	r2, [r7, #8]
 800177e:	b2ca      	uxtb	r2, r1
 8001780:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	3301      	adds	r3, #1
 8001786:	617b      	str	r3, [r7, #20]
 8001788:	697a      	ldr	r2, [r7, #20]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	429a      	cmp	r2, r3
 800178e:	dbf0      	blt.n	8001772 <_read+0x12>
	}

return len;
 8001790:	687b      	ldr	r3, [r7, #4]
}
 8001792:	4618      	mov	r0, r3
 8001794:	3718      	adds	r7, #24
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b086      	sub	sp, #24
 800179e:	af00      	add	r7, sp, #0
 80017a0:	60f8      	str	r0, [r7, #12]
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a6:	2300      	movs	r3, #0
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	e009      	b.n	80017c0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	1c5a      	adds	r2, r3, #1
 80017b0:	60ba      	str	r2, [r7, #8]
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	3301      	adds	r3, #1
 80017be:	617b      	str	r3, [r7, #20]
 80017c0:	697a      	ldr	r2, [r7, #20]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	dbf1      	blt.n	80017ac <_write+0x12>
	}
	return len;
 80017c8:	687b      	ldr	r3, [r7, #4]
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3718      	adds	r7, #24
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <_close>:

int _close(int file)
{
 80017d2:	b480      	push	{r7}
 80017d4:	b083      	sub	sp, #12
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
	return -1;
 80017da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017de:	4618      	mov	r0, r3
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr

080017ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017ea:	b480      	push	{r7}
 80017ec:	b083      	sub	sp, #12
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
 80017f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017fa:	605a      	str	r2, [r3, #4]
	return 0;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <_isatty>:

int _isatty(int file)
{
 800180a:	b480      	push	{r7}
 800180c:	b083      	sub	sp, #12
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
	return 1;
 8001812:	2301      	movs	r3, #1
}
 8001814:	4618      	mov	r0, r3
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr

08001820 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	607a      	str	r2, [r7, #4]
	return 0;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3714      	adds	r7, #20
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
	...

0800183c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001844:	4a14      	ldr	r2, [pc, #80]	; (8001898 <_sbrk+0x5c>)
 8001846:	4b15      	ldr	r3, [pc, #84]	; (800189c <_sbrk+0x60>)
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001850:	4b13      	ldr	r3, [pc, #76]	; (80018a0 <_sbrk+0x64>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d102      	bne.n	800185e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001858:	4b11      	ldr	r3, [pc, #68]	; (80018a0 <_sbrk+0x64>)
 800185a:	4a12      	ldr	r2, [pc, #72]	; (80018a4 <_sbrk+0x68>)
 800185c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800185e:	4b10      	ldr	r3, [pc, #64]	; (80018a0 <_sbrk+0x64>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4413      	add	r3, r2
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	429a      	cmp	r2, r3
 800186a:	d207      	bcs.n	800187c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800186c:	f005 f8ce 	bl	8006a0c <__errno>
 8001870:	4603      	mov	r3, r0
 8001872:	220c      	movs	r2, #12
 8001874:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001876:	f04f 33ff 	mov.w	r3, #4294967295
 800187a:	e009      	b.n	8001890 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800187c:	4b08      	ldr	r3, [pc, #32]	; (80018a0 <_sbrk+0x64>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001882:	4b07      	ldr	r3, [pc, #28]	; (80018a0 <_sbrk+0x64>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	4a05      	ldr	r2, [pc, #20]	; (80018a0 <_sbrk+0x64>)
 800188c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800188e:	68fb      	ldr	r3, [r7, #12]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3718      	adds	r7, #24
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	20050000 	.word	0x20050000
 800189c:	00000400 	.word	0x00000400
 80018a0:	20000338 	.word	0x20000338
 80018a4:	20004ca0 	.word	0x20004ca0

080018a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018ac:	4b06      	ldr	r3, [pc, #24]	; (80018c8 <SystemInit+0x20>)
 80018ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018b2:	4a05      	ldr	r2, [pc, #20]	; (80018c8 <SystemInit+0x20>)
 80018b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 80018cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001904 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018d0:	480d      	ldr	r0, [pc, #52]	; (8001908 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80018d2:	490e      	ldr	r1, [pc, #56]	; (800190c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80018d4:	4a0e      	ldr	r2, [pc, #56]	; (8001910 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018d8:	e002      	b.n	80018e0 <LoopCopyDataInit>

080018da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018de:	3304      	adds	r3, #4

080018e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018e4:	d3f9      	bcc.n	80018da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018e6:	4a0b      	ldr	r2, [pc, #44]	; (8001914 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80018e8:	4c0b      	ldr	r4, [pc, #44]	; (8001918 <LoopFillZerobss+0x26>)
  movs r3, #0
 80018ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018ec:	e001      	b.n	80018f2 <LoopFillZerobss>

080018ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018f0:	3204      	adds	r2, #4

080018f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018f4:	d3fb      	bcc.n	80018ee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018f6:	f7ff ffd7 	bl	80018a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018fa:	f005 f88d 	bl	8006a18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018fe:	f7ff fba3 	bl	8001048 <main>
  bx  lr    
 8001902:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001904:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001908:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800190c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001910:	0800bccc 	.word	0x0800bccc
  ldr r2, =_sbss
 8001914:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001918:	20004ca0 	.word	0x20004ca0

0800191c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800191c:	e7fe      	b.n	800191c <ADC_IRQHandler>
	...

08001920 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001924:	4b0e      	ldr	r3, [pc, #56]	; (8001960 <HAL_Init+0x40>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a0d      	ldr	r2, [pc, #52]	; (8001960 <HAL_Init+0x40>)
 800192a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800192e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001930:	4b0b      	ldr	r3, [pc, #44]	; (8001960 <HAL_Init+0x40>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a0a      	ldr	r2, [pc, #40]	; (8001960 <HAL_Init+0x40>)
 8001936:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800193a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800193c:	4b08      	ldr	r3, [pc, #32]	; (8001960 <HAL_Init+0x40>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a07      	ldr	r2, [pc, #28]	; (8001960 <HAL_Init+0x40>)
 8001942:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001946:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001948:	2003      	movs	r0, #3
 800194a:	f000 fd47 	bl	80023dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800194e:	200f      	movs	r0, #15
 8001950:	f000 f808 	bl	8001964 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001954:	f7ff fdca 	bl	80014ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40023c00 	.word	0x40023c00

08001964 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800196c:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <HAL_InitTick+0x54>)
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	4b12      	ldr	r3, [pc, #72]	; (80019bc <HAL_InitTick+0x58>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	4619      	mov	r1, r3
 8001976:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800197a:	fbb3 f3f1 	udiv	r3, r3, r1
 800197e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001982:	4618      	mov	r0, r3
 8001984:	f000 fd5f 	bl	8002446 <HAL_SYSTICK_Config>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e00e      	b.n	80019b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2b0f      	cmp	r3, #15
 8001996:	d80a      	bhi.n	80019ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001998:	2200      	movs	r2, #0
 800199a:	6879      	ldr	r1, [r7, #4]
 800199c:	f04f 30ff 	mov.w	r0, #4294967295
 80019a0:	f000 fd27 	bl	80023f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019a4:	4a06      	ldr	r2, [pc, #24]	; (80019c0 <HAL_InitTick+0x5c>)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019aa:	2300      	movs	r3, #0
 80019ac:	e000      	b.n	80019b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20000000 	.word	0x20000000
 80019bc:	20000008 	.word	0x20000008
 80019c0:	20000004 	.word	0x20000004

080019c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019c8:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <HAL_IncTick+0x20>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	461a      	mov	r2, r3
 80019ce:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <HAL_IncTick+0x24>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4413      	add	r3, r2
 80019d4:	4a04      	ldr	r2, [pc, #16]	; (80019e8 <HAL_IncTick+0x24>)
 80019d6:	6013      	str	r3, [r2, #0]
}
 80019d8:	bf00      	nop
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	20000008 	.word	0x20000008
 80019e8:	2000033c 	.word	0x2000033c

080019ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  return uwTick;
 80019f0:	4b03      	ldr	r3, [pc, #12]	; (8001a00 <HAL_GetTick+0x14>)
 80019f2:	681b      	ldr	r3, [r3, #0]
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	2000033c 	.word	0x2000033c

08001a04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a0c:	f7ff ffee 	bl	80019ec <HAL_GetTick>
 8001a10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a1c:	d005      	beq.n	8001a2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a1e:	4b0a      	ldr	r3, [pc, #40]	; (8001a48 <HAL_Delay+0x44>)
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	461a      	mov	r2, r3
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	4413      	add	r3, r2
 8001a28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a2a:	bf00      	nop
 8001a2c:	f7ff ffde 	bl	80019ec <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	68fa      	ldr	r2, [r7, #12]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d8f7      	bhi.n	8001a2c <HAL_Delay+0x28>
  {
  }
}
 8001a3c:	bf00      	nop
 8001a3e:	bf00      	nop
 8001a40:	3710      	adds	r7, #16
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20000008 	.word	0x20000008

08001a4c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a54:	2300      	movs	r3, #0
 8001a56:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d101      	bne.n	8001a62 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e033      	b.n	8001aca <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d109      	bne.n	8001a7e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff fd6a 	bl	8001544 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2200      	movs	r2, #0
 8001a74:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a82:	f003 0310 	and.w	r3, r3, #16
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d118      	bne.n	8001abc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001a92:	f023 0302 	bic.w	r3, r3, #2
 8001a96:	f043 0202 	orr.w	r2, r3, #2
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f000 fa4e 	bl	8001f40 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aae:	f023 0303 	bic.w	r3, r3, #3
 8001ab2:	f043 0201 	orr.w	r2, r3, #1
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	641a      	str	r2, [r3, #64]	; 0x40
 8001aba:	e001      	b.n	8001ac0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
	...

08001ad4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d101      	bne.n	8001af2 <HAL_ADC_Start_DMA+0x1e>
 8001aee:	2302      	movs	r3, #2
 8001af0:	e0ce      	b.n	8001c90 <HAL_ADC_Start_DMA+0x1bc>
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	2201      	movs	r2, #1
 8001af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f003 0301 	and.w	r3, r3, #1
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d018      	beq.n	8001b3a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	689a      	ldr	r2, [r3, #8]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f042 0201 	orr.w	r2, r2, #1
 8001b16:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b18:	4b5f      	ldr	r3, [pc, #380]	; (8001c98 <HAL_ADC_Start_DMA+0x1c4>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a5f      	ldr	r2, [pc, #380]	; (8001c9c <HAL_ADC_Start_DMA+0x1c8>)
 8001b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b22:	0c9a      	lsrs	r2, r3, #18
 8001b24:	4613      	mov	r3, r2
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	4413      	add	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001b2c:	e002      	b.n	8001b34 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	3b01      	subs	r3, #1
 8001b32:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d1f9      	bne.n	8001b2e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b48:	d107      	bne.n	8001b5a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	689a      	ldr	r2, [r3, #8]
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b58:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f003 0301 	and.w	r3, r3, #1
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	f040 8086 	bne.w	8001c76 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b72:	f023 0301 	bic.w	r3, r3, #1
 8001b76:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d007      	beq.n	8001b9c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b90:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b94:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ba4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ba8:	d106      	bne.n	8001bb8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bae:	f023 0206 	bic.w	r2, r3, #6
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	645a      	str	r2, [r3, #68]	; 0x44
 8001bb6:	e002      	b.n	8001bbe <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001bc6:	4b36      	ldr	r3, [pc, #216]	; (8001ca0 <HAL_ADC_Start_DMA+0x1cc>)
 8001bc8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bce:	4a35      	ldr	r2, [pc, #212]	; (8001ca4 <HAL_ADC_Start_DMA+0x1d0>)
 8001bd0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bd6:	4a34      	ldr	r2, [pc, #208]	; (8001ca8 <HAL_ADC_Start_DMA+0x1d4>)
 8001bd8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bde:	4a33      	ldr	r2, [pc, #204]	; (8001cac <HAL_ADC_Start_DMA+0x1d8>)
 8001be0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001bea:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	685a      	ldr	r2, [r3, #4]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001bfa:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	689a      	ldr	r2, [r3, #8]
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c0a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	334c      	adds	r3, #76	; 0x4c
 8001c16:	4619      	mov	r1, r3
 8001c18:	68ba      	ldr	r2, [r7, #8]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	f000 fcce 	bl	80025bc <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f003 031f 	and.w	r3, r3, #31
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d10f      	bne.n	8001c4c <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d129      	bne.n	8001c8e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	689a      	ldr	r2, [r3, #8]
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001c48:	609a      	str	r2, [r3, #8]
 8001c4a:	e020      	b.n	8001c8e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a17      	ldr	r2, [pc, #92]	; (8001cb0 <HAL_ADC_Start_DMA+0x1dc>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d11b      	bne.n	8001c8e <HAL_ADC_Start_DMA+0x1ba>
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d114      	bne.n	8001c8e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	689a      	ldr	r2, [r3, #8]
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001c72:	609a      	str	r2, [r3, #8]
 8001c74:	e00b      	b.n	8001c8e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7a:	f043 0210 	orr.w	r2, r3, #16
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c86:	f043 0201 	orr.w	r2, r3, #1
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3718      	adds	r7, #24
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	20000000 	.word	0x20000000
 8001c9c:	431bde83 	.word	0x431bde83
 8001ca0:	40012300 	.word	0x40012300
 8001ca4:	08002139 	.word	0x08002139
 8001ca8:	080021f3 	.word	0x080021f3
 8001cac:	0800220f 	.word	0x0800220f
 8001cb0:	40012000 	.word	0x40012000

08001cb4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001cbc:	bf00      	nop
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b085      	sub	sp, #20
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d101      	bne.n	8001cf8 <HAL_ADC_ConfigChannel+0x1c>
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	e113      	b.n	8001f20 <HAL_ADC_ConfigChannel+0x244>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	2b09      	cmp	r3, #9
 8001d06:	d925      	bls.n	8001d54 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	68d9      	ldr	r1, [r3, #12]
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	b29b      	uxth	r3, r3
 8001d14:	461a      	mov	r2, r3
 8001d16:	4613      	mov	r3, r2
 8001d18:	005b      	lsls	r3, r3, #1
 8001d1a:	4413      	add	r3, r2
 8001d1c:	3b1e      	subs	r3, #30
 8001d1e:	2207      	movs	r2, #7
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	43da      	mvns	r2, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	400a      	ands	r2, r1
 8001d2c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	68d9      	ldr	r1, [r3, #12]
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	689a      	ldr	r2, [r3, #8]
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	4618      	mov	r0, r3
 8001d40:	4603      	mov	r3, r0
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	4403      	add	r3, r0
 8001d46:	3b1e      	subs	r3, #30
 8001d48:	409a      	lsls	r2, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	430a      	orrs	r2, r1
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	e022      	b.n	8001d9a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6919      	ldr	r1, [r3, #16]
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	461a      	mov	r2, r3
 8001d62:	4613      	mov	r3, r2
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	4413      	add	r3, r2
 8001d68:	2207      	movs	r2, #7
 8001d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6e:	43da      	mvns	r2, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	400a      	ands	r2, r1
 8001d76:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	6919      	ldr	r1, [r3, #16]
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	689a      	ldr	r2, [r3, #8]
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	4618      	mov	r0, r3
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	4403      	add	r3, r0
 8001d90:	409a      	lsls	r2, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	430a      	orrs	r2, r1
 8001d98:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b06      	cmp	r3, #6
 8001da0:	d824      	bhi.n	8001dec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685a      	ldr	r2, [r3, #4]
 8001dac:	4613      	mov	r3, r2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	4413      	add	r3, r2
 8001db2:	3b05      	subs	r3, #5
 8001db4:	221f      	movs	r2, #31
 8001db6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dba:	43da      	mvns	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	400a      	ands	r2, r1
 8001dc2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	4413      	add	r3, r2
 8001ddc:	3b05      	subs	r3, #5
 8001dde:	fa00 f203 	lsl.w	r2, r0, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	430a      	orrs	r2, r1
 8001de8:	635a      	str	r2, [r3, #52]	; 0x34
 8001dea:	e04c      	b.n	8001e86 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2b0c      	cmp	r3, #12
 8001df2:	d824      	bhi.n	8001e3e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685a      	ldr	r2, [r3, #4]
 8001dfe:	4613      	mov	r3, r2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	4413      	add	r3, r2
 8001e04:	3b23      	subs	r3, #35	; 0x23
 8001e06:	221f      	movs	r2, #31
 8001e08:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0c:	43da      	mvns	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	400a      	ands	r2, r1
 8001e14:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	4618      	mov	r0, r3
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685a      	ldr	r2, [r3, #4]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	3b23      	subs	r3, #35	; 0x23
 8001e30:	fa00 f203 	lsl.w	r2, r0, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	430a      	orrs	r2, r1
 8001e3a:	631a      	str	r2, [r3, #48]	; 0x30
 8001e3c:	e023      	b.n	8001e86 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685a      	ldr	r2, [r3, #4]
 8001e48:	4613      	mov	r3, r2
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	4413      	add	r3, r2
 8001e4e:	3b41      	subs	r3, #65	; 0x41
 8001e50:	221f      	movs	r2, #31
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	43da      	mvns	r2, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	400a      	ands	r2, r1
 8001e5e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685a      	ldr	r2, [r3, #4]
 8001e72:	4613      	mov	r3, r2
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	4413      	add	r3, r2
 8001e78:	3b41      	subs	r3, #65	; 0x41
 8001e7a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	430a      	orrs	r2, r1
 8001e84:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e86:	4b29      	ldr	r3, [pc, #164]	; (8001f2c <HAL_ADC_ConfigChannel+0x250>)
 8001e88:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a28      	ldr	r2, [pc, #160]	; (8001f30 <HAL_ADC_ConfigChannel+0x254>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d10f      	bne.n	8001eb4 <HAL_ADC_ConfigChannel+0x1d8>
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2b12      	cmp	r3, #18
 8001e9a:	d10b      	bne.n	8001eb4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a1d      	ldr	r2, [pc, #116]	; (8001f30 <HAL_ADC_ConfigChannel+0x254>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d12b      	bne.n	8001f16 <HAL_ADC_ConfigChannel+0x23a>
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a1c      	ldr	r2, [pc, #112]	; (8001f34 <HAL_ADC_ConfigChannel+0x258>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d003      	beq.n	8001ed0 <HAL_ADC_ConfigChannel+0x1f4>
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2b11      	cmp	r3, #17
 8001ece:	d122      	bne.n	8001f16 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a11      	ldr	r2, [pc, #68]	; (8001f34 <HAL_ADC_ConfigChannel+0x258>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d111      	bne.n	8001f16 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ef2:	4b11      	ldr	r3, [pc, #68]	; (8001f38 <HAL_ADC_ConfigChannel+0x25c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a11      	ldr	r2, [pc, #68]	; (8001f3c <HAL_ADC_ConfigChannel+0x260>)
 8001ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8001efc:	0c9a      	lsrs	r2, r3, #18
 8001efe:	4613      	mov	r3, r2
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	4413      	add	r3, r2
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001f08:	e002      	b.n	8001f10 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	3b01      	subs	r3, #1
 8001f0e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d1f9      	bne.n	8001f0a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001f1e:	2300      	movs	r3, #0
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3714      	adds	r7, #20
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	40012300 	.word	0x40012300
 8001f30:	40012000 	.word	0x40012000
 8001f34:	10000012 	.word	0x10000012
 8001f38:	20000000 	.word	0x20000000
 8001f3c:	431bde83 	.word	0x431bde83

08001f40 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b085      	sub	sp, #20
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f48:	4b79      	ldr	r3, [pc, #484]	; (8002130 <ADC_Init+0x1f0>)
 8001f4a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	685a      	ldr	r2, [r3, #4]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	431a      	orrs	r2, r3
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f74:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	6859      	ldr	r1, [r3, #4]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	691b      	ldr	r3, [r3, #16]
 8001f80:	021a      	lsls	r2, r3, #8
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	430a      	orrs	r2, r1
 8001f88:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	685a      	ldr	r2, [r3, #4]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001f98:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	6859      	ldr	r1, [r3, #4]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	689a      	ldr	r2, [r3, #8]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001fba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	6899      	ldr	r1, [r3, #8]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	68da      	ldr	r2, [r3, #12]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	430a      	orrs	r2, r1
 8001fcc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd2:	4a58      	ldr	r2, [pc, #352]	; (8002134 <ADC_Init+0x1f4>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d022      	beq.n	800201e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	689a      	ldr	r2, [r3, #8]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001fe6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	6899      	ldr	r1, [r3, #8]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	689a      	ldr	r2, [r3, #8]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002008:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	6899      	ldr	r1, [r3, #8]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	430a      	orrs	r2, r1
 800201a:	609a      	str	r2, [r3, #8]
 800201c:	e00f      	b.n	800203e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689a      	ldr	r2, [r3, #8]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800202c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	689a      	ldr	r2, [r3, #8]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800203c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f022 0202 	bic.w	r2, r2, #2
 800204c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	6899      	ldr	r1, [r3, #8]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	7e1b      	ldrb	r3, [r3, #24]
 8002058:	005a      	lsls	r2, r3, #1
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	430a      	orrs	r2, r1
 8002060:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d01b      	beq.n	80020a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	685a      	ldr	r2, [r3, #4]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800207a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	685a      	ldr	r2, [r3, #4]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800208a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	6859      	ldr	r1, [r3, #4]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002096:	3b01      	subs	r3, #1
 8002098:	035a      	lsls	r2, r3, #13
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	430a      	orrs	r2, r1
 80020a0:	605a      	str	r2, [r3, #4]
 80020a2:	e007      	b.n	80020b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	685a      	ldr	r2, [r3, #4]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80020b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80020c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	69db      	ldr	r3, [r3, #28]
 80020ce:	3b01      	subs	r3, #1
 80020d0:	051a      	lsls	r2, r3, #20
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	430a      	orrs	r2, r1
 80020d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	689a      	ldr	r2, [r3, #8]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80020e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	6899      	ldr	r1, [r3, #8]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80020f6:	025a      	lsls	r2, r3, #9
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	430a      	orrs	r2, r1
 80020fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	689a      	ldr	r2, [r3, #8]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800210e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	6899      	ldr	r1, [r3, #8]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	695b      	ldr	r3, [r3, #20]
 800211a:	029a      	lsls	r2, r3, #10
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	430a      	orrs	r2, r1
 8002122:	609a      	str	r2, [r3, #8]
}
 8002124:	bf00      	nop
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	40012300 	.word	0x40012300
 8002134:	0f000001 	.word	0x0f000001

08002138 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002144:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800214e:	2b00      	cmp	r3, #0
 8002150:	d13c      	bne.n	80021cc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002156:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d12b      	bne.n	80021c4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002170:	2b00      	cmp	r3, #0
 8002172:	d127      	bne.n	80021c4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800217a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800217e:	2b00      	cmp	r3, #0
 8002180:	d006      	beq.n	8002190 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800218c:	2b00      	cmp	r3, #0
 800218e:	d119      	bne.n	80021c4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	685a      	ldr	r2, [r3, #4]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f022 0220 	bic.w	r2, r2, #32
 800219e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d105      	bne.n	80021c4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021bc:	f043 0201 	orr.w	r2, r3, #1
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80021c4:	68f8      	ldr	r0, [r7, #12]
 80021c6:	f7ff f8e5 	bl	8001394 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80021ca:	e00e      	b.n	80021ea <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d0:	f003 0310 	and.w	r3, r3, #16
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d003      	beq.n	80021e0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80021d8:	68f8      	ldr	r0, [r7, #12]
 80021da:	f7ff fd75 	bl	8001cc8 <HAL_ADC_ErrorCallback>
}
 80021de:	e004      	b.n	80021ea <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	4798      	blx	r3
}
 80021ea:	bf00      	nop
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b084      	sub	sp, #16
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021fe:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002200:	68f8      	ldr	r0, [r7, #12]
 8002202:	f7ff fd57 	bl	8001cb4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002206:	bf00      	nop
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800220e:	b580      	push	{r7, lr}
 8002210:	b084      	sub	sp, #16
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800221a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2240      	movs	r2, #64	; 0x40
 8002220:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002226:	f043 0204 	orr.w	r2, r3, #4
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800222e:	68f8      	ldr	r0, [r7, #12]
 8002230:	f7ff fd4a 	bl	8001cc8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002234:	bf00      	nop
 8002236:	3710      	adds	r7, #16
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f003 0307 	and.w	r3, r3, #7
 800224a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800224c:	4b0c      	ldr	r3, [pc, #48]	; (8002280 <__NVIC_SetPriorityGrouping+0x44>)
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002252:	68ba      	ldr	r2, [r7, #8]
 8002254:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002258:	4013      	ands	r3, r2
 800225a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002264:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002268:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800226c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800226e:	4a04      	ldr	r2, [pc, #16]	; (8002280 <__NVIC_SetPriorityGrouping+0x44>)
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	60d3      	str	r3, [r2, #12]
}
 8002274:	bf00      	nop
 8002276:	3714      	adds	r7, #20
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr
 8002280:	e000ed00 	.word	0xe000ed00

08002284 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002288:	4b04      	ldr	r3, [pc, #16]	; (800229c <__NVIC_GetPriorityGrouping+0x18>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	0a1b      	lsrs	r3, r3, #8
 800228e:	f003 0307 	and.w	r3, r3, #7
}
 8002292:	4618      	mov	r0, r3
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr
 800229c:	e000ed00 	.word	0xe000ed00

080022a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	db0b      	blt.n	80022ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022b2:	79fb      	ldrb	r3, [r7, #7]
 80022b4:	f003 021f 	and.w	r2, r3, #31
 80022b8:	4907      	ldr	r1, [pc, #28]	; (80022d8 <__NVIC_EnableIRQ+0x38>)
 80022ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022be:	095b      	lsrs	r3, r3, #5
 80022c0:	2001      	movs	r0, #1
 80022c2:	fa00 f202 	lsl.w	r2, r0, r2
 80022c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022ca:	bf00      	nop
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	e000e100 	.word	0xe000e100

080022dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	4603      	mov	r3, r0
 80022e4:	6039      	str	r1, [r7, #0]
 80022e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	db0a      	blt.n	8002306 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	b2da      	uxtb	r2, r3
 80022f4:	490c      	ldr	r1, [pc, #48]	; (8002328 <__NVIC_SetPriority+0x4c>)
 80022f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fa:	0112      	lsls	r2, r2, #4
 80022fc:	b2d2      	uxtb	r2, r2
 80022fe:	440b      	add	r3, r1
 8002300:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002304:	e00a      	b.n	800231c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	b2da      	uxtb	r2, r3
 800230a:	4908      	ldr	r1, [pc, #32]	; (800232c <__NVIC_SetPriority+0x50>)
 800230c:	79fb      	ldrb	r3, [r7, #7]
 800230e:	f003 030f 	and.w	r3, r3, #15
 8002312:	3b04      	subs	r3, #4
 8002314:	0112      	lsls	r2, r2, #4
 8002316:	b2d2      	uxtb	r2, r2
 8002318:	440b      	add	r3, r1
 800231a:	761a      	strb	r2, [r3, #24]
}
 800231c:	bf00      	nop
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	e000e100 	.word	0xe000e100
 800232c:	e000ed00 	.word	0xe000ed00

08002330 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002330:	b480      	push	{r7}
 8002332:	b089      	sub	sp, #36	; 0x24
 8002334:	af00      	add	r7, sp, #0
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f003 0307 	and.w	r3, r3, #7
 8002342:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	f1c3 0307 	rsb	r3, r3, #7
 800234a:	2b04      	cmp	r3, #4
 800234c:	bf28      	it	cs
 800234e:	2304      	movcs	r3, #4
 8002350:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	3304      	adds	r3, #4
 8002356:	2b06      	cmp	r3, #6
 8002358:	d902      	bls.n	8002360 <NVIC_EncodePriority+0x30>
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	3b03      	subs	r3, #3
 800235e:	e000      	b.n	8002362 <NVIC_EncodePriority+0x32>
 8002360:	2300      	movs	r3, #0
 8002362:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002364:	f04f 32ff 	mov.w	r2, #4294967295
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	43da      	mvns	r2, r3
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	401a      	ands	r2, r3
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002378:	f04f 31ff 	mov.w	r1, #4294967295
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	fa01 f303 	lsl.w	r3, r1, r3
 8002382:	43d9      	mvns	r1, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002388:	4313      	orrs	r3, r2
         );
}
 800238a:	4618      	mov	r0, r3
 800238c:	3724      	adds	r7, #36	; 0x24
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr
	...

08002398 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	3b01      	subs	r3, #1
 80023a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023a8:	d301      	bcc.n	80023ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023aa:	2301      	movs	r3, #1
 80023ac:	e00f      	b.n	80023ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023ae:	4a0a      	ldr	r2, [pc, #40]	; (80023d8 <SysTick_Config+0x40>)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	3b01      	subs	r3, #1
 80023b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023b6:	210f      	movs	r1, #15
 80023b8:	f04f 30ff 	mov.w	r0, #4294967295
 80023bc:	f7ff ff8e 	bl	80022dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023c0:	4b05      	ldr	r3, [pc, #20]	; (80023d8 <SysTick_Config+0x40>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023c6:	4b04      	ldr	r3, [pc, #16]	; (80023d8 <SysTick_Config+0x40>)
 80023c8:	2207      	movs	r2, #7
 80023ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	e000e010 	.word	0xe000e010

080023dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7ff ff29 	bl	800223c <__NVIC_SetPriorityGrouping>
}
 80023ea:	bf00      	nop
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}

080023f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023f2:	b580      	push	{r7, lr}
 80023f4:	b086      	sub	sp, #24
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	4603      	mov	r3, r0
 80023fa:	60b9      	str	r1, [r7, #8]
 80023fc:	607a      	str	r2, [r7, #4]
 80023fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002400:	2300      	movs	r3, #0
 8002402:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002404:	f7ff ff3e 	bl	8002284 <__NVIC_GetPriorityGrouping>
 8002408:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	68b9      	ldr	r1, [r7, #8]
 800240e:	6978      	ldr	r0, [r7, #20]
 8002410:	f7ff ff8e 	bl	8002330 <NVIC_EncodePriority>
 8002414:	4602      	mov	r2, r0
 8002416:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800241a:	4611      	mov	r1, r2
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff ff5d 	bl	80022dc <__NVIC_SetPriority>
}
 8002422:	bf00      	nop
 8002424:	3718      	adds	r7, #24
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b082      	sub	sp, #8
 800242e:	af00      	add	r7, sp, #0
 8002430:	4603      	mov	r3, r0
 8002432:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff ff31 	bl	80022a0 <__NVIC_EnableIRQ>
}
 800243e:	bf00      	nop
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b082      	sub	sp, #8
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7ff ffa2 	bl	8002398 <SysTick_Config>
 8002454:	4603      	mov	r3, r0
}
 8002456:	4618      	mov	r0, r3
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
	...

08002460 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b086      	sub	sp, #24
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002468:	2300      	movs	r3, #0
 800246a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800246c:	f7ff fabe 	bl	80019ec <HAL_GetTick>
 8002470:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d101      	bne.n	800247c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e099      	b.n	80025b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2202      	movs	r2, #2
 8002480:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f022 0201 	bic.w	r2, r2, #1
 800249a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800249c:	e00f      	b.n	80024be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800249e:	f7ff faa5 	bl	80019ec <HAL_GetTick>
 80024a2:	4602      	mov	r2, r0
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	2b05      	cmp	r3, #5
 80024aa:	d908      	bls.n	80024be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2220      	movs	r2, #32
 80024b0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2203      	movs	r2, #3
 80024b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e078      	b.n	80025b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0301 	and.w	r3, r3, #1
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d1e8      	bne.n	800249e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80024d4:	697a      	ldr	r2, [r7, #20]
 80024d6:	4b38      	ldr	r3, [pc, #224]	; (80025b8 <HAL_DMA_Init+0x158>)
 80024d8:	4013      	ands	r3, r2
 80024da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	685a      	ldr	r2, [r3, #4]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	691b      	ldr	r3, [r3, #16]
 80024f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002502:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800250a:	697a      	ldr	r2, [r7, #20]
 800250c:	4313      	orrs	r3, r2
 800250e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002514:	2b04      	cmp	r3, #4
 8002516:	d107      	bne.n	8002528 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002520:	4313      	orrs	r3, r2
 8002522:	697a      	ldr	r2, [r7, #20]
 8002524:	4313      	orrs	r3, r2
 8002526:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	697a      	ldr	r2, [r7, #20]
 800252e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	f023 0307 	bic.w	r3, r3, #7
 800253e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002544:	697a      	ldr	r2, [r7, #20]
 8002546:	4313      	orrs	r3, r2
 8002548:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254e:	2b04      	cmp	r3, #4
 8002550:	d117      	bne.n	8002582 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002556:	697a      	ldr	r2, [r7, #20]
 8002558:	4313      	orrs	r3, r2
 800255a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002560:	2b00      	cmp	r3, #0
 8002562:	d00e      	beq.n	8002582 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	f000 fa6f 	bl	8002a48 <DMA_CheckFifoParam>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d008      	beq.n	8002582 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2240      	movs	r2, #64	; 0x40
 8002574:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2201      	movs	r2, #1
 800257a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800257e:	2301      	movs	r3, #1
 8002580:	e016      	b.n	80025b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 fa26 	bl	80029dc <DMA_CalcBaseAndBitshift>
 8002590:	4603      	mov	r3, r0
 8002592:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002598:	223f      	movs	r2, #63	; 0x3f
 800259a:	409a      	lsls	r2, r3
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2201      	movs	r2, #1
 80025aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3718      	adds	r7, #24
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	e010803f 	.word	0xe010803f

080025bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b086      	sub	sp, #24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
 80025c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025ca:	2300      	movs	r3, #0
 80025cc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025d2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d101      	bne.n	80025e2 <HAL_DMA_Start_IT+0x26>
 80025de:	2302      	movs	r3, #2
 80025e0:	e040      	b.n	8002664 <HAL_DMA_Start_IT+0xa8>
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2201      	movs	r2, #1
 80025e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d12f      	bne.n	8002656 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2202      	movs	r2, #2
 80025fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2200      	movs	r2, #0
 8002602:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	68b9      	ldr	r1, [r7, #8]
 800260a:	68f8      	ldr	r0, [r7, #12]
 800260c:	f000 f9b8 	bl	8002980 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002614:	223f      	movs	r2, #63	; 0x3f
 8002616:	409a      	lsls	r2, r3
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f042 0216 	orr.w	r2, r2, #22
 800262a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002630:	2b00      	cmp	r3, #0
 8002632:	d007      	beq.n	8002644 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f042 0208 	orr.w	r2, r2, #8
 8002642:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f042 0201 	orr.w	r2, r2, #1
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	e005      	b.n	8002662 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2200      	movs	r2, #0
 800265a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800265e:	2302      	movs	r3, #2
 8002660:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002662:	7dfb      	ldrb	r3, [r7, #23]
}
 8002664:	4618      	mov	r0, r3
 8002666:	3718      	adds	r7, #24
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b086      	sub	sp, #24
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002674:	2300      	movs	r3, #0
 8002676:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002678:	4b8e      	ldr	r3, [pc, #568]	; (80028b4 <HAL_DMA_IRQHandler+0x248>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a8e      	ldr	r2, [pc, #568]	; (80028b8 <HAL_DMA_IRQHandler+0x24c>)
 800267e:	fba2 2303 	umull	r2, r3, r2, r3
 8002682:	0a9b      	lsrs	r3, r3, #10
 8002684:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800268a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002696:	2208      	movs	r2, #8
 8002698:	409a      	lsls	r2, r3
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	4013      	ands	r3, r2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d01a      	beq.n	80026d8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0304 	and.w	r3, r3, #4
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d013      	beq.n	80026d8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f022 0204 	bic.w	r2, r2, #4
 80026be:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026c4:	2208      	movs	r2, #8
 80026c6:	409a      	lsls	r2, r3
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d0:	f043 0201 	orr.w	r2, r3, #1
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026dc:	2201      	movs	r2, #1
 80026de:	409a      	lsls	r2, r3
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	4013      	ands	r3, r2
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d012      	beq.n	800270e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	695b      	ldr	r3, [r3, #20]
 80026ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00b      	beq.n	800270e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026fa:	2201      	movs	r2, #1
 80026fc:	409a      	lsls	r2, r3
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002706:	f043 0202 	orr.w	r2, r3, #2
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002712:	2204      	movs	r2, #4
 8002714:	409a      	lsls	r2, r3
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	4013      	ands	r3, r2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d012      	beq.n	8002744 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0302 	and.w	r3, r3, #2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d00b      	beq.n	8002744 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002730:	2204      	movs	r2, #4
 8002732:	409a      	lsls	r2, r3
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800273c:	f043 0204 	orr.w	r2, r3, #4
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002748:	2210      	movs	r2, #16
 800274a:	409a      	lsls	r2, r3
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	4013      	ands	r3, r2
 8002750:	2b00      	cmp	r3, #0
 8002752:	d043      	beq.n	80027dc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0308 	and.w	r3, r3, #8
 800275e:	2b00      	cmp	r3, #0
 8002760:	d03c      	beq.n	80027dc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002766:	2210      	movs	r2, #16
 8002768:	409a      	lsls	r2, r3
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d018      	beq.n	80027ae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d108      	bne.n	800279c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278e:	2b00      	cmp	r3, #0
 8002790:	d024      	beq.n	80027dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	4798      	blx	r3
 800279a:	e01f      	b.n	80027dc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d01b      	beq.n	80027dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	4798      	blx	r3
 80027ac:	e016      	b.n	80027dc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d107      	bne.n	80027cc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f022 0208 	bic.w	r2, r2, #8
 80027ca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d003      	beq.n	80027dc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e0:	2220      	movs	r2, #32
 80027e2:	409a      	lsls	r2, r3
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	4013      	ands	r3, r2
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	f000 808f 	beq.w	800290c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0310 	and.w	r3, r3, #16
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	f000 8087 	beq.w	800290c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002802:	2220      	movs	r2, #32
 8002804:	409a      	lsls	r2, r3
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002810:	b2db      	uxtb	r3, r3
 8002812:	2b05      	cmp	r3, #5
 8002814:	d136      	bne.n	8002884 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f022 0216 	bic.w	r2, r2, #22
 8002824:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	695a      	ldr	r2, [r3, #20]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002834:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283a:	2b00      	cmp	r3, #0
 800283c:	d103      	bne.n	8002846 <HAL_DMA_IRQHandler+0x1da>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002842:	2b00      	cmp	r3, #0
 8002844:	d007      	beq.n	8002856 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f022 0208 	bic.w	r2, r2, #8
 8002854:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800285a:	223f      	movs	r2, #63	; 0x3f
 800285c:	409a      	lsls	r2, r3
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2201      	movs	r2, #1
 8002866:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002876:	2b00      	cmp	r3, #0
 8002878:	d07e      	beq.n	8002978 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	4798      	blx	r3
        }
        return;
 8002882:	e079      	b.n	8002978 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d01d      	beq.n	80028ce <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d10d      	bne.n	80028bc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d031      	beq.n	800290c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ac:	6878      	ldr	r0, [r7, #4]
 80028ae:	4798      	blx	r3
 80028b0:	e02c      	b.n	800290c <HAL_DMA_IRQHandler+0x2a0>
 80028b2:	bf00      	nop
 80028b4:	20000000 	.word	0x20000000
 80028b8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d023      	beq.n	800290c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	4798      	blx	r3
 80028cc:	e01e      	b.n	800290c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d10f      	bne.n	80028fc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f022 0210 	bic.w	r2, r2, #16
 80028ea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002900:	2b00      	cmp	r3, #0
 8002902:	d003      	beq.n	800290c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002910:	2b00      	cmp	r3, #0
 8002912:	d032      	beq.n	800297a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	2b00      	cmp	r3, #0
 800291e:	d022      	beq.n	8002966 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2205      	movs	r2, #5
 8002924:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f022 0201 	bic.w	r2, r2, #1
 8002936:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	3301      	adds	r3, #1
 800293c:	60bb      	str	r3, [r7, #8]
 800293e:	697a      	ldr	r2, [r7, #20]
 8002940:	429a      	cmp	r2, r3
 8002942:	d307      	bcc.n	8002954 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b00      	cmp	r3, #0
 8002950:	d1f2      	bne.n	8002938 <HAL_DMA_IRQHandler+0x2cc>
 8002952:	e000      	b.n	8002956 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002954:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2201      	movs	r2, #1
 800295a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800296a:	2b00      	cmp	r3, #0
 800296c:	d005      	beq.n	800297a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	4798      	blx	r3
 8002976:	e000      	b.n	800297a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002978:	bf00      	nop
    }
  }
}
 800297a:	3718      	adds	r7, #24
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}

08002980 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
 800298c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800299c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	683a      	ldr	r2, [r7, #0]
 80029a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	2b40      	cmp	r3, #64	; 0x40
 80029ac:	d108      	bne.n	80029c0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	68ba      	ldr	r2, [r7, #8]
 80029bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80029be:	e007      	b.n	80029d0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68ba      	ldr	r2, [r7, #8]
 80029c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	60da      	str	r2, [r3, #12]
}
 80029d0:	bf00      	nop
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	3b10      	subs	r3, #16
 80029ec:	4a14      	ldr	r2, [pc, #80]	; (8002a40 <DMA_CalcBaseAndBitshift+0x64>)
 80029ee:	fba2 2303 	umull	r2, r3, r2, r3
 80029f2:	091b      	lsrs	r3, r3, #4
 80029f4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029f6:	4a13      	ldr	r2, [pc, #76]	; (8002a44 <DMA_CalcBaseAndBitshift+0x68>)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	4413      	add	r3, r2
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	461a      	mov	r2, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2b03      	cmp	r3, #3
 8002a08:	d909      	bls.n	8002a1e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a12:	f023 0303 	bic.w	r3, r3, #3
 8002a16:	1d1a      	adds	r2, r3, #4
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	659a      	str	r2, [r3, #88]	; 0x58
 8002a1c:	e007      	b.n	8002a2e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a26:	f023 0303 	bic.w	r3, r3, #3
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3714      	adds	r7, #20
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	aaaaaaab 	.word	0xaaaaaaab
 8002a44:	0800b810 	.word	0x0800b810

08002a48 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a50:	2300      	movs	r3, #0
 8002a52:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a58:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	699b      	ldr	r3, [r3, #24]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d11f      	bne.n	8002aa2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	2b03      	cmp	r3, #3
 8002a66:	d856      	bhi.n	8002b16 <DMA_CheckFifoParam+0xce>
 8002a68:	a201      	add	r2, pc, #4	; (adr r2, 8002a70 <DMA_CheckFifoParam+0x28>)
 8002a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a6e:	bf00      	nop
 8002a70:	08002a81 	.word	0x08002a81
 8002a74:	08002a93 	.word	0x08002a93
 8002a78:	08002a81 	.word	0x08002a81
 8002a7c:	08002b17 	.word	0x08002b17
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a84:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d046      	beq.n	8002b1a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a90:	e043      	b.n	8002b1a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a96:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a9a:	d140      	bne.n	8002b1e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002aa0:	e03d      	b.n	8002b1e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002aaa:	d121      	bne.n	8002af0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	2b03      	cmp	r3, #3
 8002ab0:	d837      	bhi.n	8002b22 <DMA_CheckFifoParam+0xda>
 8002ab2:	a201      	add	r2, pc, #4	; (adr r2, 8002ab8 <DMA_CheckFifoParam+0x70>)
 8002ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ab8:	08002ac9 	.word	0x08002ac9
 8002abc:	08002acf 	.word	0x08002acf
 8002ac0:	08002ac9 	.word	0x08002ac9
 8002ac4:	08002ae1 	.word	0x08002ae1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	73fb      	strb	r3, [r7, #15]
      break;
 8002acc:	e030      	b.n	8002b30 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d025      	beq.n	8002b26 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ade:	e022      	b.n	8002b26 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ae8:	d11f      	bne.n	8002b2a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002aee:	e01c      	b.n	8002b2a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d903      	bls.n	8002afe <DMA_CheckFifoParam+0xb6>
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	2b03      	cmp	r3, #3
 8002afa:	d003      	beq.n	8002b04 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002afc:	e018      	b.n	8002b30 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	73fb      	strb	r3, [r7, #15]
      break;
 8002b02:	e015      	b.n	8002b30 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d00e      	beq.n	8002b2e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	73fb      	strb	r3, [r7, #15]
      break;
 8002b14:	e00b      	b.n	8002b2e <DMA_CheckFifoParam+0xe6>
      break;
 8002b16:	bf00      	nop
 8002b18:	e00a      	b.n	8002b30 <DMA_CheckFifoParam+0xe8>
      break;
 8002b1a:	bf00      	nop
 8002b1c:	e008      	b.n	8002b30 <DMA_CheckFifoParam+0xe8>
      break;
 8002b1e:	bf00      	nop
 8002b20:	e006      	b.n	8002b30 <DMA_CheckFifoParam+0xe8>
      break;
 8002b22:	bf00      	nop
 8002b24:	e004      	b.n	8002b30 <DMA_CheckFifoParam+0xe8>
      break;
 8002b26:	bf00      	nop
 8002b28:	e002      	b.n	8002b30 <DMA_CheckFifoParam+0xe8>
      break;   
 8002b2a:	bf00      	nop
 8002b2c:	e000      	b.n	8002b30 <DMA_CheckFifoParam+0xe8>
      break;
 8002b2e:	bf00      	nop
    }
  } 
  
  return status; 
 8002b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3714      	adds	r7, #20
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop

08002b40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b089      	sub	sp, #36	; 0x24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b52:	2300      	movs	r3, #0
 8002b54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b56:	2300      	movs	r3, #0
 8002b58:	61fb      	str	r3, [r7, #28]
 8002b5a:	e165      	b.n	8002e28 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	697a      	ldr	r2, [r7, #20]
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b70:	693a      	ldr	r2, [r7, #16]
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	f040 8154 	bne.w	8002e22 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f003 0303 	and.w	r3, r3, #3
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d005      	beq.n	8002b92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d130      	bne.n	8002bf4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	2203      	movs	r2, #3
 8002b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba2:	43db      	mvns	r3, r3
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	68da      	ldr	r2, [r3, #12]
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb6:	69ba      	ldr	r2, [r7, #24]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	69ba      	ldr	r2, [r7, #24]
 8002bc0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bc8:	2201      	movs	r2, #1
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd0:	43db      	mvns	r3, r3
 8002bd2:	69ba      	ldr	r2, [r7, #24]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	091b      	lsrs	r3, r3, #4
 8002bde:	f003 0201 	and.w	r2, r3, #1
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f003 0303 	and.w	r3, r3, #3
 8002bfc:	2b03      	cmp	r3, #3
 8002bfe:	d017      	beq.n	8002c30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	2203      	movs	r2, #3
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	43db      	mvns	r3, r3
 8002c12:	69ba      	ldr	r2, [r7, #24]
 8002c14:	4013      	ands	r3, r2
 8002c16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	689a      	ldr	r2, [r3, #8]
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	69ba      	ldr	r2, [r7, #24]
 8002c2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f003 0303 	and.w	r3, r3, #3
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d123      	bne.n	8002c84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	08da      	lsrs	r2, r3, #3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	3208      	adds	r2, #8
 8002c44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	f003 0307 	and.w	r3, r3, #7
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	220f      	movs	r2, #15
 8002c54:	fa02 f303 	lsl.w	r3, r2, r3
 8002c58:	43db      	mvns	r3, r3
 8002c5a:	69ba      	ldr	r2, [r7, #24]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	691a      	ldr	r2, [r3, #16]
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	f003 0307 	and.w	r3, r3, #7
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	69ba      	ldr	r2, [r7, #24]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	08da      	lsrs	r2, r3, #3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	3208      	adds	r2, #8
 8002c7e:	69b9      	ldr	r1, [r7, #24]
 8002c80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	2203      	movs	r2, #3
 8002c90:	fa02 f303 	lsl.w	r3, r2, r3
 8002c94:	43db      	mvns	r3, r3
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f003 0203 	and.w	r2, r3, #3
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	69ba      	ldr	r2, [r7, #24]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	69ba      	ldr	r2, [r7, #24]
 8002cb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	f000 80ae 	beq.w	8002e22 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	60fb      	str	r3, [r7, #12]
 8002cca:	4b5d      	ldr	r3, [pc, #372]	; (8002e40 <HAL_GPIO_Init+0x300>)
 8002ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cce:	4a5c      	ldr	r2, [pc, #368]	; (8002e40 <HAL_GPIO_Init+0x300>)
 8002cd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cd4:	6453      	str	r3, [r2, #68]	; 0x44
 8002cd6:	4b5a      	ldr	r3, [pc, #360]	; (8002e40 <HAL_GPIO_Init+0x300>)
 8002cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cde:	60fb      	str	r3, [r7, #12]
 8002ce0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ce2:	4a58      	ldr	r2, [pc, #352]	; (8002e44 <HAL_GPIO_Init+0x304>)
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	089b      	lsrs	r3, r3, #2
 8002ce8:	3302      	adds	r3, #2
 8002cea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cf0:	69fb      	ldr	r3, [r7, #28]
 8002cf2:	f003 0303 	and.w	r3, r3, #3
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	220f      	movs	r2, #15
 8002cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfe:	43db      	mvns	r3, r3
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	4013      	ands	r3, r2
 8002d04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a4f      	ldr	r2, [pc, #316]	; (8002e48 <HAL_GPIO_Init+0x308>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d025      	beq.n	8002d5a <HAL_GPIO_Init+0x21a>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a4e      	ldr	r2, [pc, #312]	; (8002e4c <HAL_GPIO_Init+0x30c>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d01f      	beq.n	8002d56 <HAL_GPIO_Init+0x216>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a4d      	ldr	r2, [pc, #308]	; (8002e50 <HAL_GPIO_Init+0x310>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d019      	beq.n	8002d52 <HAL_GPIO_Init+0x212>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a4c      	ldr	r2, [pc, #304]	; (8002e54 <HAL_GPIO_Init+0x314>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d013      	beq.n	8002d4e <HAL_GPIO_Init+0x20e>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a4b      	ldr	r2, [pc, #300]	; (8002e58 <HAL_GPIO_Init+0x318>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d00d      	beq.n	8002d4a <HAL_GPIO_Init+0x20a>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a4a      	ldr	r2, [pc, #296]	; (8002e5c <HAL_GPIO_Init+0x31c>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d007      	beq.n	8002d46 <HAL_GPIO_Init+0x206>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a49      	ldr	r2, [pc, #292]	; (8002e60 <HAL_GPIO_Init+0x320>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d101      	bne.n	8002d42 <HAL_GPIO_Init+0x202>
 8002d3e:	2306      	movs	r3, #6
 8002d40:	e00c      	b.n	8002d5c <HAL_GPIO_Init+0x21c>
 8002d42:	2307      	movs	r3, #7
 8002d44:	e00a      	b.n	8002d5c <HAL_GPIO_Init+0x21c>
 8002d46:	2305      	movs	r3, #5
 8002d48:	e008      	b.n	8002d5c <HAL_GPIO_Init+0x21c>
 8002d4a:	2304      	movs	r3, #4
 8002d4c:	e006      	b.n	8002d5c <HAL_GPIO_Init+0x21c>
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e004      	b.n	8002d5c <HAL_GPIO_Init+0x21c>
 8002d52:	2302      	movs	r3, #2
 8002d54:	e002      	b.n	8002d5c <HAL_GPIO_Init+0x21c>
 8002d56:	2301      	movs	r3, #1
 8002d58:	e000      	b.n	8002d5c <HAL_GPIO_Init+0x21c>
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	69fa      	ldr	r2, [r7, #28]
 8002d5e:	f002 0203 	and.w	r2, r2, #3
 8002d62:	0092      	lsls	r2, r2, #2
 8002d64:	4093      	lsls	r3, r2
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d6c:	4935      	ldr	r1, [pc, #212]	; (8002e44 <HAL_GPIO_Init+0x304>)
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	089b      	lsrs	r3, r3, #2
 8002d72:	3302      	adds	r3, #2
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d7a:	4b3a      	ldr	r3, [pc, #232]	; (8002e64 <HAL_GPIO_Init+0x324>)
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	43db      	mvns	r3, r3
 8002d84:	69ba      	ldr	r2, [r7, #24]
 8002d86:	4013      	ands	r3, r2
 8002d88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d003      	beq.n	8002d9e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002d96:	69ba      	ldr	r2, [r7, #24]
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d9e:	4a31      	ldr	r2, [pc, #196]	; (8002e64 <HAL_GPIO_Init+0x324>)
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002da4:	4b2f      	ldr	r3, [pc, #188]	; (8002e64 <HAL_GPIO_Init+0x324>)
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	43db      	mvns	r3, r3
 8002dae:	69ba      	ldr	r2, [r7, #24]
 8002db0:	4013      	ands	r3, r2
 8002db2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d003      	beq.n	8002dc8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002dc8:	4a26      	ldr	r2, [pc, #152]	; (8002e64 <HAL_GPIO_Init+0x324>)
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dce:	4b25      	ldr	r3, [pc, #148]	; (8002e64 <HAL_GPIO_Init+0x324>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	43db      	mvns	r3, r3
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	4013      	ands	r3, r2
 8002ddc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d003      	beq.n	8002df2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002df2:	4a1c      	ldr	r2, [pc, #112]	; (8002e64 <HAL_GPIO_Init+0x324>)
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002df8:	4b1a      	ldr	r3, [pc, #104]	; (8002e64 <HAL_GPIO_Init+0x324>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	43db      	mvns	r3, r3
 8002e02:	69ba      	ldr	r2, [r7, #24]
 8002e04:	4013      	ands	r3, r2
 8002e06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d003      	beq.n	8002e1c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e1c:	4a11      	ldr	r2, [pc, #68]	; (8002e64 <HAL_GPIO_Init+0x324>)
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	3301      	adds	r3, #1
 8002e26:	61fb      	str	r3, [r7, #28]
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	2b0f      	cmp	r3, #15
 8002e2c:	f67f ae96 	bls.w	8002b5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e30:	bf00      	nop
 8002e32:	bf00      	nop
 8002e34:	3724      	adds	r7, #36	; 0x24
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	40023800 	.word	0x40023800
 8002e44:	40013800 	.word	0x40013800
 8002e48:	40020000 	.word	0x40020000
 8002e4c:	40020400 	.word	0x40020400
 8002e50:	40020800 	.word	0x40020800
 8002e54:	40020c00 	.word	0x40020c00
 8002e58:	40021000 	.word	0x40021000
 8002e5c:	40021400 	.word	0x40021400
 8002e60:	40021800 	.word	0x40021800
 8002e64:	40013c00 	.word	0x40013c00

08002e68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	460b      	mov	r3, r1
 8002e72:	807b      	strh	r3, [r7, #2]
 8002e74:	4613      	mov	r3, r2
 8002e76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e78:	787b      	ldrb	r3, [r7, #1]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d003      	beq.n	8002e86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e7e:	887a      	ldrh	r2, [r7, #2]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e84:	e003      	b.n	8002e8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e86:	887b      	ldrh	r3, [r7, #2]
 8002e88:	041a      	lsls	r2, r3, #16
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	619a      	str	r2, [r3, #24]
}
 8002e8e:	bf00      	nop
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
	...

08002e9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d101      	bne.n	8002eb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e0cc      	b.n	800304a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002eb0:	4b68      	ldr	r3, [pc, #416]	; (8003054 <HAL_RCC_ClockConfig+0x1b8>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0307 	and.w	r3, r3, #7
 8002eb8:	683a      	ldr	r2, [r7, #0]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d90c      	bls.n	8002ed8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ebe:	4b65      	ldr	r3, [pc, #404]	; (8003054 <HAL_RCC_ClockConfig+0x1b8>)
 8002ec0:	683a      	ldr	r2, [r7, #0]
 8002ec2:	b2d2      	uxtb	r2, r2
 8002ec4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ec6:	4b63      	ldr	r3, [pc, #396]	; (8003054 <HAL_RCC_ClockConfig+0x1b8>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0307 	and.w	r3, r3, #7
 8002ece:	683a      	ldr	r2, [r7, #0]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d001      	beq.n	8002ed8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e0b8      	b.n	800304a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0302 	and.w	r3, r3, #2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d020      	beq.n	8002f26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0304 	and.w	r3, r3, #4
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d005      	beq.n	8002efc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ef0:	4b59      	ldr	r3, [pc, #356]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	4a58      	ldr	r2, [pc, #352]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002efa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0308 	and.w	r3, r3, #8
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d005      	beq.n	8002f14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f08:	4b53      	ldr	r3, [pc, #332]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	4a52      	ldr	r2, [pc, #328]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f14:	4b50      	ldr	r3, [pc, #320]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	494d      	ldr	r1, [pc, #308]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f22:	4313      	orrs	r3, r2
 8002f24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d044      	beq.n	8002fbc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d107      	bne.n	8002f4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f3a:	4b47      	ldr	r3, [pc, #284]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d119      	bne.n	8002f7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e07f      	b.n	800304a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d003      	beq.n	8002f5a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f56:	2b03      	cmp	r3, #3
 8002f58:	d107      	bne.n	8002f6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f5a:	4b3f      	ldr	r3, [pc, #252]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d109      	bne.n	8002f7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e06f      	b.n	800304a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f6a:	4b3b      	ldr	r3, [pc, #236]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e067      	b.n	800304a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f7a:	4b37      	ldr	r3, [pc, #220]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	f023 0203 	bic.w	r2, r3, #3
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	4934      	ldr	r1, [pc, #208]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f8c:	f7fe fd2e 	bl	80019ec <HAL_GetTick>
 8002f90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f92:	e00a      	b.n	8002faa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f94:	f7fe fd2a 	bl	80019ec <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d901      	bls.n	8002faa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	e04f      	b.n	800304a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002faa:	4b2b      	ldr	r3, [pc, #172]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f003 020c 	and.w	r2, r3, #12
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	009b      	lsls	r3, r3, #2
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d1eb      	bne.n	8002f94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002fbc:	4b25      	ldr	r3, [pc, #148]	; (8003054 <HAL_RCC_ClockConfig+0x1b8>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0307 	and.w	r3, r3, #7
 8002fc4:	683a      	ldr	r2, [r7, #0]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d20c      	bcs.n	8002fe4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fca:	4b22      	ldr	r3, [pc, #136]	; (8003054 <HAL_RCC_ClockConfig+0x1b8>)
 8002fcc:	683a      	ldr	r2, [r7, #0]
 8002fce:	b2d2      	uxtb	r2, r2
 8002fd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fd2:	4b20      	ldr	r3, [pc, #128]	; (8003054 <HAL_RCC_ClockConfig+0x1b8>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0307 	and.w	r3, r3, #7
 8002fda:	683a      	ldr	r2, [r7, #0]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d001      	beq.n	8002fe4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e032      	b.n	800304a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0304 	and.w	r3, r3, #4
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d008      	beq.n	8003002 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ff0:	4b19      	ldr	r3, [pc, #100]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	4916      	ldr	r1, [pc, #88]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffe:	4313      	orrs	r3, r2
 8003000:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0308 	and.w	r3, r3, #8
 800300a:	2b00      	cmp	r3, #0
 800300c:	d009      	beq.n	8003022 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800300e:	4b12      	ldr	r3, [pc, #72]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	490e      	ldr	r1, [pc, #56]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 800301e:	4313      	orrs	r3, r2
 8003020:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003022:	f000 f821 	bl	8003068 <HAL_RCC_GetSysClockFreq>
 8003026:	4602      	mov	r2, r0
 8003028:	4b0b      	ldr	r3, [pc, #44]	; (8003058 <HAL_RCC_ClockConfig+0x1bc>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	091b      	lsrs	r3, r3, #4
 800302e:	f003 030f 	and.w	r3, r3, #15
 8003032:	490a      	ldr	r1, [pc, #40]	; (800305c <HAL_RCC_ClockConfig+0x1c0>)
 8003034:	5ccb      	ldrb	r3, [r1, r3]
 8003036:	fa22 f303 	lsr.w	r3, r2, r3
 800303a:	4a09      	ldr	r2, [pc, #36]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 800303c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800303e:	4b09      	ldr	r3, [pc, #36]	; (8003064 <HAL_RCC_ClockConfig+0x1c8>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4618      	mov	r0, r3
 8003044:	f7fe fc8e 	bl	8001964 <HAL_InitTick>

  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	40023c00 	.word	0x40023c00
 8003058:	40023800 	.word	0x40023800
 800305c:	0800b7f8 	.word	0x0800b7f8
 8003060:	20000000 	.word	0x20000000
 8003064:	20000004 	.word	0x20000004

08003068 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003068:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800306c:	b090      	sub	sp, #64	; 0x40
 800306e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003070:	2300      	movs	r3, #0
 8003072:	637b      	str	r3, [r7, #52]	; 0x34
 8003074:	2300      	movs	r3, #0
 8003076:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003078:	2300      	movs	r3, #0
 800307a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800307c:	2300      	movs	r3, #0
 800307e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003080:	4b59      	ldr	r3, [pc, #356]	; (80031e8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	f003 030c 	and.w	r3, r3, #12
 8003088:	2b08      	cmp	r3, #8
 800308a:	d00d      	beq.n	80030a8 <HAL_RCC_GetSysClockFreq+0x40>
 800308c:	2b08      	cmp	r3, #8
 800308e:	f200 80a1 	bhi.w	80031d4 <HAL_RCC_GetSysClockFreq+0x16c>
 8003092:	2b00      	cmp	r3, #0
 8003094:	d002      	beq.n	800309c <HAL_RCC_GetSysClockFreq+0x34>
 8003096:	2b04      	cmp	r3, #4
 8003098:	d003      	beq.n	80030a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800309a:	e09b      	b.n	80031d4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800309c:	4b53      	ldr	r3, [pc, #332]	; (80031ec <HAL_RCC_GetSysClockFreq+0x184>)
 800309e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80030a0:	e09b      	b.n	80031da <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030a2:	4b53      	ldr	r3, [pc, #332]	; (80031f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80030a4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80030a6:	e098      	b.n	80031da <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030a8:	4b4f      	ldr	r3, [pc, #316]	; (80031e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80030b0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030b2:	4b4d      	ldr	r3, [pc, #308]	; (80031e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d028      	beq.n	8003110 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030be:	4b4a      	ldr	r3, [pc, #296]	; (80031e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	099b      	lsrs	r3, r3, #6
 80030c4:	2200      	movs	r2, #0
 80030c6:	623b      	str	r3, [r7, #32]
 80030c8:	627a      	str	r2, [r7, #36]	; 0x24
 80030ca:	6a3b      	ldr	r3, [r7, #32]
 80030cc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80030d0:	2100      	movs	r1, #0
 80030d2:	4b47      	ldr	r3, [pc, #284]	; (80031f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80030d4:	fb03 f201 	mul.w	r2, r3, r1
 80030d8:	2300      	movs	r3, #0
 80030da:	fb00 f303 	mul.w	r3, r0, r3
 80030de:	4413      	add	r3, r2
 80030e0:	4a43      	ldr	r2, [pc, #268]	; (80031f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80030e2:	fba0 1202 	umull	r1, r2, r0, r2
 80030e6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80030e8:	460a      	mov	r2, r1
 80030ea:	62ba      	str	r2, [r7, #40]	; 0x28
 80030ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80030ee:	4413      	add	r3, r2
 80030f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030f4:	2200      	movs	r2, #0
 80030f6:	61bb      	str	r3, [r7, #24]
 80030f8:	61fa      	str	r2, [r7, #28]
 80030fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030fe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003102:	f7fd fde9 	bl	8000cd8 <__aeabi_uldivmod>
 8003106:	4602      	mov	r2, r0
 8003108:	460b      	mov	r3, r1
 800310a:	4613      	mov	r3, r2
 800310c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800310e:	e053      	b.n	80031b8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003110:	4b35      	ldr	r3, [pc, #212]	; (80031e8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	099b      	lsrs	r3, r3, #6
 8003116:	2200      	movs	r2, #0
 8003118:	613b      	str	r3, [r7, #16]
 800311a:	617a      	str	r2, [r7, #20]
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003122:	f04f 0b00 	mov.w	fp, #0
 8003126:	4652      	mov	r2, sl
 8003128:	465b      	mov	r3, fp
 800312a:	f04f 0000 	mov.w	r0, #0
 800312e:	f04f 0100 	mov.w	r1, #0
 8003132:	0159      	lsls	r1, r3, #5
 8003134:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003138:	0150      	lsls	r0, r2, #5
 800313a:	4602      	mov	r2, r0
 800313c:	460b      	mov	r3, r1
 800313e:	ebb2 080a 	subs.w	r8, r2, sl
 8003142:	eb63 090b 	sbc.w	r9, r3, fp
 8003146:	f04f 0200 	mov.w	r2, #0
 800314a:	f04f 0300 	mov.w	r3, #0
 800314e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003152:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003156:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800315a:	ebb2 0408 	subs.w	r4, r2, r8
 800315e:	eb63 0509 	sbc.w	r5, r3, r9
 8003162:	f04f 0200 	mov.w	r2, #0
 8003166:	f04f 0300 	mov.w	r3, #0
 800316a:	00eb      	lsls	r3, r5, #3
 800316c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003170:	00e2      	lsls	r2, r4, #3
 8003172:	4614      	mov	r4, r2
 8003174:	461d      	mov	r5, r3
 8003176:	eb14 030a 	adds.w	r3, r4, sl
 800317a:	603b      	str	r3, [r7, #0]
 800317c:	eb45 030b 	adc.w	r3, r5, fp
 8003180:	607b      	str	r3, [r7, #4]
 8003182:	f04f 0200 	mov.w	r2, #0
 8003186:	f04f 0300 	mov.w	r3, #0
 800318a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800318e:	4629      	mov	r1, r5
 8003190:	028b      	lsls	r3, r1, #10
 8003192:	4621      	mov	r1, r4
 8003194:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003198:	4621      	mov	r1, r4
 800319a:	028a      	lsls	r2, r1, #10
 800319c:	4610      	mov	r0, r2
 800319e:	4619      	mov	r1, r3
 80031a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031a2:	2200      	movs	r2, #0
 80031a4:	60bb      	str	r3, [r7, #8]
 80031a6:	60fa      	str	r2, [r7, #12]
 80031a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80031ac:	f7fd fd94 	bl	8000cd8 <__aeabi_uldivmod>
 80031b0:	4602      	mov	r2, r0
 80031b2:	460b      	mov	r3, r1
 80031b4:	4613      	mov	r3, r2
 80031b6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80031b8:	4b0b      	ldr	r3, [pc, #44]	; (80031e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	0c1b      	lsrs	r3, r3, #16
 80031be:	f003 0303 	and.w	r3, r3, #3
 80031c2:	3301      	adds	r3, #1
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80031c8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80031ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80031d2:	e002      	b.n	80031da <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031d4:	4b05      	ldr	r3, [pc, #20]	; (80031ec <HAL_RCC_GetSysClockFreq+0x184>)
 80031d6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80031d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3740      	adds	r7, #64	; 0x40
 80031e0:	46bd      	mov	sp, r7
 80031e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031e6:	bf00      	nop
 80031e8:	40023800 	.word	0x40023800
 80031ec:	00f42400 	.word	0x00f42400
 80031f0:	017d7840 	.word	0x017d7840

080031f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031f8:	4b03      	ldr	r3, [pc, #12]	; (8003208 <HAL_RCC_GetHCLKFreq+0x14>)
 80031fa:	681b      	ldr	r3, [r3, #0]
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	20000000 	.word	0x20000000

0800320c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003210:	f7ff fff0 	bl	80031f4 <HAL_RCC_GetHCLKFreq>
 8003214:	4602      	mov	r2, r0
 8003216:	4b05      	ldr	r3, [pc, #20]	; (800322c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	0a9b      	lsrs	r3, r3, #10
 800321c:	f003 0307 	and.w	r3, r3, #7
 8003220:	4903      	ldr	r1, [pc, #12]	; (8003230 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003222:	5ccb      	ldrb	r3, [r1, r3]
 8003224:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003228:	4618      	mov	r0, r3
 800322a:	bd80      	pop	{r7, pc}
 800322c:	40023800 	.word	0x40023800
 8003230:	0800b808 	.word	0x0800b808

08003234 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003238:	f7ff ffdc 	bl	80031f4 <HAL_RCC_GetHCLKFreq>
 800323c:	4602      	mov	r2, r0
 800323e:	4b05      	ldr	r3, [pc, #20]	; (8003254 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	0b5b      	lsrs	r3, r3, #13
 8003244:	f003 0307 	and.w	r3, r3, #7
 8003248:	4903      	ldr	r1, [pc, #12]	; (8003258 <HAL_RCC_GetPCLK2Freq+0x24>)
 800324a:	5ccb      	ldrb	r3, [r1, r3]
 800324c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003250:	4618      	mov	r0, r3
 8003252:	bd80      	pop	{r7, pc}
 8003254:	40023800 	.word	0x40023800
 8003258:	0800b808 	.word	0x0800b808

0800325c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b086      	sub	sp, #24
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d101      	bne.n	800326e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e273      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0301 	and.w	r3, r3, #1
 8003276:	2b00      	cmp	r3, #0
 8003278:	d075      	beq.n	8003366 <HAL_RCC_OscConfig+0x10a>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800327a:	4b88      	ldr	r3, [pc, #544]	; (800349c <HAL_RCC_OscConfig+0x240>)
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	f003 030c 	and.w	r3, r3, #12
 8003282:	2b04      	cmp	r3, #4
 8003284:	d00c      	beq.n	80032a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003286:	4b85      	ldr	r3, [pc, #532]	; (800349c <HAL_RCC_OscConfig+0x240>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800328e:	2b08      	cmp	r3, #8
 8003290:	d112      	bne.n	80032b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003292:	4b82      	ldr	r3, [pc, #520]	; (800349c <HAL_RCC_OscConfig+0x240>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800329a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800329e:	d10b      	bne.n	80032b8 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032a0:	4b7e      	ldr	r3, [pc, #504]	; (800349c <HAL_RCC_OscConfig+0x240>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d05b      	beq.n	8003364 <HAL_RCC_OscConfig+0x108>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d157      	bne.n	8003364 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e24e      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032c0:	d106      	bne.n	80032d0 <HAL_RCC_OscConfig+0x74>
 80032c2:	4b76      	ldr	r3, [pc, #472]	; (800349c <HAL_RCC_OscConfig+0x240>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a75      	ldr	r2, [pc, #468]	; (800349c <HAL_RCC_OscConfig+0x240>)
 80032c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032cc:	6013      	str	r3, [r2, #0]
 80032ce:	e01d      	b.n	800330c <HAL_RCC_OscConfig+0xb0>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032d8:	d10c      	bne.n	80032f4 <HAL_RCC_OscConfig+0x98>
 80032da:	4b70      	ldr	r3, [pc, #448]	; (800349c <HAL_RCC_OscConfig+0x240>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a6f      	ldr	r2, [pc, #444]	; (800349c <HAL_RCC_OscConfig+0x240>)
 80032e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032e4:	6013      	str	r3, [r2, #0]
 80032e6:	4b6d      	ldr	r3, [pc, #436]	; (800349c <HAL_RCC_OscConfig+0x240>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a6c      	ldr	r2, [pc, #432]	; (800349c <HAL_RCC_OscConfig+0x240>)
 80032ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032f0:	6013      	str	r3, [r2, #0]
 80032f2:	e00b      	b.n	800330c <HAL_RCC_OscConfig+0xb0>
 80032f4:	4b69      	ldr	r3, [pc, #420]	; (800349c <HAL_RCC_OscConfig+0x240>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a68      	ldr	r2, [pc, #416]	; (800349c <HAL_RCC_OscConfig+0x240>)
 80032fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032fe:	6013      	str	r3, [r2, #0]
 8003300:	4b66      	ldr	r3, [pc, #408]	; (800349c <HAL_RCC_OscConfig+0x240>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a65      	ldr	r2, [pc, #404]	; (800349c <HAL_RCC_OscConfig+0x240>)
 8003306:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800330a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d013      	beq.n	800333c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003314:	f7fe fb6a 	bl	80019ec <HAL_GetTick>
 8003318:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800331a:	e008      	b.n	800332e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800331c:	f7fe fb66 	bl	80019ec <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b64      	cmp	r3, #100	; 0x64
 8003328:	d901      	bls.n	800332e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e213      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800332e:	4b5b      	ldr	r3, [pc, #364]	; (800349c <HAL_RCC_OscConfig+0x240>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d0f0      	beq.n	800331c <HAL_RCC_OscConfig+0xc0>
 800333a:	e014      	b.n	8003366 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800333c:	f7fe fb56 	bl	80019ec <HAL_GetTick>
 8003340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003342:	e008      	b.n	8003356 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003344:	f7fe fb52 	bl	80019ec <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	2b64      	cmp	r3, #100	; 0x64
 8003350:	d901      	bls.n	8003356 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e1ff      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003356:	4b51      	ldr	r3, [pc, #324]	; (800349c <HAL_RCC_OscConfig+0x240>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d1f0      	bne.n	8003344 <HAL_RCC_OscConfig+0xe8>
 8003362:	e000      	b.n	8003366 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003364:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0302 	and.w	r3, r3, #2
 800336e:	2b00      	cmp	r3, #0
 8003370:	d063      	beq.n	800343a <HAL_RCC_OscConfig+0x1de>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003372:	4b4a      	ldr	r3, [pc, #296]	; (800349c <HAL_RCC_OscConfig+0x240>)
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	f003 030c 	and.w	r3, r3, #12
 800337a:	2b00      	cmp	r3, #0
 800337c:	d00b      	beq.n	8003396 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800337e:	4b47      	ldr	r3, [pc, #284]	; (800349c <HAL_RCC_OscConfig+0x240>)
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003386:	2b08      	cmp	r3, #8
 8003388:	d11c      	bne.n	80033c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800338a:	4b44      	ldr	r3, [pc, #272]	; (800349c <HAL_RCC_OscConfig+0x240>)
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d116      	bne.n	80033c4 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003396:	4b41      	ldr	r3, [pc, #260]	; (800349c <HAL_RCC_OscConfig+0x240>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 0302 	and.w	r3, r3, #2
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d005      	beq.n	80033ae <HAL_RCC_OscConfig+0x152>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d001      	beq.n	80033ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e1d3      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033ae:	4b3b      	ldr	r3, [pc, #236]	; (800349c <HAL_RCC_OscConfig+0x240>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	691b      	ldr	r3, [r3, #16]
 80033ba:	00db      	lsls	r3, r3, #3
 80033bc:	4937      	ldr	r1, [pc, #220]	; (800349c <HAL_RCC_OscConfig+0x240>)
 80033be:	4313      	orrs	r3, r2
 80033c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033c2:	e03a      	b.n	800343a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d020      	beq.n	800340e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033cc:	4b34      	ldr	r3, [pc, #208]	; (80034a0 <HAL_RCC_OscConfig+0x244>)
 80033ce:	2201      	movs	r2, #1
 80033d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d2:	f7fe fb0b 	bl	80019ec <HAL_GetTick>
 80033d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033d8:	e008      	b.n	80033ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033da:	f7fe fb07 	bl	80019ec <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d901      	bls.n	80033ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	e1b4      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033ec:	4b2b      	ldr	r3, [pc, #172]	; (800349c <HAL_RCC_OscConfig+0x240>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0302 	and.w	r3, r3, #2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d0f0      	beq.n	80033da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033f8:	4b28      	ldr	r3, [pc, #160]	; (800349c <HAL_RCC_OscConfig+0x240>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	691b      	ldr	r3, [r3, #16]
 8003404:	00db      	lsls	r3, r3, #3
 8003406:	4925      	ldr	r1, [pc, #148]	; (800349c <HAL_RCC_OscConfig+0x240>)
 8003408:	4313      	orrs	r3, r2
 800340a:	600b      	str	r3, [r1, #0]
 800340c:	e015      	b.n	800343a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800340e:	4b24      	ldr	r3, [pc, #144]	; (80034a0 <HAL_RCC_OscConfig+0x244>)
 8003410:	2200      	movs	r2, #0
 8003412:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003414:	f7fe faea 	bl	80019ec <HAL_GetTick>
 8003418:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800341a:	e008      	b.n	800342e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800341c:	f7fe fae6 	bl	80019ec <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	2b02      	cmp	r3, #2
 8003428:	d901      	bls.n	800342e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e193      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800342e:	4b1b      	ldr	r3, [pc, #108]	; (800349c <HAL_RCC_OscConfig+0x240>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1f0      	bne.n	800341c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0308 	and.w	r3, r3, #8
 8003442:	2b00      	cmp	r3, #0
 8003444:	d036      	beq.n	80034b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	695b      	ldr	r3, [r3, #20]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d016      	beq.n	800347c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800344e:	4b15      	ldr	r3, [pc, #84]	; (80034a4 <HAL_RCC_OscConfig+0x248>)
 8003450:	2201      	movs	r2, #1
 8003452:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003454:	f7fe faca 	bl	80019ec <HAL_GetTick>
 8003458:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800345a:	e008      	b.n	800346e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800345c:	f7fe fac6 	bl	80019ec <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	2b02      	cmp	r3, #2
 8003468:	d901      	bls.n	800346e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e173      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800346e:	4b0b      	ldr	r3, [pc, #44]	; (800349c <HAL_RCC_OscConfig+0x240>)
 8003470:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003472:	f003 0302 	and.w	r3, r3, #2
 8003476:	2b00      	cmp	r3, #0
 8003478:	d0f0      	beq.n	800345c <HAL_RCC_OscConfig+0x200>
 800347a:	e01b      	b.n	80034b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800347c:	4b09      	ldr	r3, [pc, #36]	; (80034a4 <HAL_RCC_OscConfig+0x248>)
 800347e:	2200      	movs	r2, #0
 8003480:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003482:	f7fe fab3 	bl	80019ec <HAL_GetTick>
 8003486:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003488:	e00e      	b.n	80034a8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800348a:	f7fe faaf 	bl	80019ec <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	2b02      	cmp	r3, #2
 8003496:	d907      	bls.n	80034a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e15c      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
 800349c:	40023800 	.word	0x40023800
 80034a0:	42470000 	.word	0x42470000
 80034a4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034a8:	4b8a      	ldr	r3, [pc, #552]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 80034aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034ac:	f003 0302 	and.w	r3, r3, #2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d1ea      	bne.n	800348a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0304 	and.w	r3, r3, #4
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f000 8097 	beq.w	80035f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034c2:	2300      	movs	r3, #0
 80034c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034c6:	4b83      	ldr	r3, [pc, #524]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 80034c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d10f      	bne.n	80034f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034d2:	2300      	movs	r3, #0
 80034d4:	60bb      	str	r3, [r7, #8]
 80034d6:	4b7f      	ldr	r3, [pc, #508]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 80034d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034da:	4a7e      	ldr	r2, [pc, #504]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 80034dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034e0:	6413      	str	r3, [r2, #64]	; 0x40
 80034e2:	4b7c      	ldr	r3, [pc, #496]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 80034e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ea:	60bb      	str	r3, [r7, #8]
 80034ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034ee:	2301      	movs	r3, #1
 80034f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034f2:	4b79      	ldr	r3, [pc, #484]	; (80036d8 <HAL_RCC_OscConfig+0x47c>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d118      	bne.n	8003530 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034fe:	4b76      	ldr	r3, [pc, #472]	; (80036d8 <HAL_RCC_OscConfig+0x47c>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a75      	ldr	r2, [pc, #468]	; (80036d8 <HAL_RCC_OscConfig+0x47c>)
 8003504:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003508:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800350a:	f7fe fa6f 	bl	80019ec <HAL_GetTick>
 800350e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003510:	e008      	b.n	8003524 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003512:	f7fe fa6b 	bl	80019ec <HAL_GetTick>
 8003516:	4602      	mov	r2, r0
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	1ad3      	subs	r3, r2, r3
 800351c:	2b02      	cmp	r3, #2
 800351e:	d901      	bls.n	8003524 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	e118      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003524:	4b6c      	ldr	r3, [pc, #432]	; (80036d8 <HAL_RCC_OscConfig+0x47c>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800352c:	2b00      	cmp	r3, #0
 800352e:	d0f0      	beq.n	8003512 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	2b01      	cmp	r3, #1
 8003536:	d106      	bne.n	8003546 <HAL_RCC_OscConfig+0x2ea>
 8003538:	4b66      	ldr	r3, [pc, #408]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 800353a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800353c:	4a65      	ldr	r2, [pc, #404]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 800353e:	f043 0301 	orr.w	r3, r3, #1
 8003542:	6713      	str	r3, [r2, #112]	; 0x70
 8003544:	e01c      	b.n	8003580 <HAL_RCC_OscConfig+0x324>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	2b05      	cmp	r3, #5
 800354c:	d10c      	bne.n	8003568 <HAL_RCC_OscConfig+0x30c>
 800354e:	4b61      	ldr	r3, [pc, #388]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 8003550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003552:	4a60      	ldr	r2, [pc, #384]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 8003554:	f043 0304 	orr.w	r3, r3, #4
 8003558:	6713      	str	r3, [r2, #112]	; 0x70
 800355a:	4b5e      	ldr	r3, [pc, #376]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 800355c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800355e:	4a5d      	ldr	r2, [pc, #372]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 8003560:	f043 0301 	orr.w	r3, r3, #1
 8003564:	6713      	str	r3, [r2, #112]	; 0x70
 8003566:	e00b      	b.n	8003580 <HAL_RCC_OscConfig+0x324>
 8003568:	4b5a      	ldr	r3, [pc, #360]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 800356a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800356c:	4a59      	ldr	r2, [pc, #356]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 800356e:	f023 0301 	bic.w	r3, r3, #1
 8003572:	6713      	str	r3, [r2, #112]	; 0x70
 8003574:	4b57      	ldr	r3, [pc, #348]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 8003576:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003578:	4a56      	ldr	r2, [pc, #344]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 800357a:	f023 0304 	bic.w	r3, r3, #4
 800357e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d015      	beq.n	80035b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003588:	f7fe fa30 	bl	80019ec <HAL_GetTick>
 800358c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800358e:	e00a      	b.n	80035a6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003590:	f7fe fa2c 	bl	80019ec <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	f241 3288 	movw	r2, #5000	; 0x1388
 800359e:	4293      	cmp	r3, r2
 80035a0:	d901      	bls.n	80035a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e0d7      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035a6:	4b4b      	ldr	r3, [pc, #300]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 80035a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035aa:	f003 0302 	and.w	r3, r3, #2
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d0ee      	beq.n	8003590 <HAL_RCC_OscConfig+0x334>
 80035b2:	e014      	b.n	80035de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035b4:	f7fe fa1a 	bl	80019ec <HAL_GetTick>
 80035b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035ba:	e00a      	b.n	80035d2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035bc:	f7fe fa16 	bl	80019ec <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e0c1      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035d2:	4b40      	ldr	r3, [pc, #256]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 80035d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1ee      	bne.n	80035bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035de:	7dfb      	ldrb	r3, [r7, #23]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d105      	bne.n	80035f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035e4:	4b3b      	ldr	r3, [pc, #236]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 80035e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e8:	4a3a      	ldr	r2, [pc, #232]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 80035ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035ee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f000 80ad 	beq.w	8003754 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80035fa:	4b36      	ldr	r3, [pc, #216]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f003 030c 	and.w	r3, r3, #12
 8003602:	2b08      	cmp	r3, #8
 8003604:	d060      	beq.n	80036c8 <HAL_RCC_OscConfig+0x46c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	2b02      	cmp	r3, #2
 800360c:	d145      	bne.n	800369a <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800360e:	4b33      	ldr	r3, [pc, #204]	; (80036dc <HAL_RCC_OscConfig+0x480>)
 8003610:	2200      	movs	r2, #0
 8003612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003614:	f7fe f9ea 	bl	80019ec <HAL_GetTick>
 8003618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800361a:	e008      	b.n	800362e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800361c:	f7fe f9e6 	bl	80019ec <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	2b02      	cmp	r3, #2
 8003628:	d901      	bls.n	800362e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e093      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800362e:	4b29      	ldr	r3, [pc, #164]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d1f0      	bne.n	800361c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	69da      	ldr	r2, [r3, #28]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a1b      	ldr	r3, [r3, #32]
 8003642:	431a      	orrs	r2, r3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003648:	019b      	lsls	r3, r3, #6
 800364a:	431a      	orrs	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003650:	085b      	lsrs	r3, r3, #1
 8003652:	3b01      	subs	r3, #1
 8003654:	041b      	lsls	r3, r3, #16
 8003656:	431a      	orrs	r2, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800365c:	061b      	lsls	r3, r3, #24
 800365e:	431a      	orrs	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003664:	071b      	lsls	r3, r3, #28
 8003666:	491b      	ldr	r1, [pc, #108]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 8003668:	4313      	orrs	r3, r2
 800366a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800366c:	4b1b      	ldr	r3, [pc, #108]	; (80036dc <HAL_RCC_OscConfig+0x480>)
 800366e:	2201      	movs	r2, #1
 8003670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003672:	f7fe f9bb 	bl	80019ec <HAL_GetTick>
 8003676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003678:	e008      	b.n	800368c <HAL_RCC_OscConfig+0x430>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800367a:	f7fe f9b7 	bl	80019ec <HAL_GetTick>
 800367e:	4602      	mov	r2, r0
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	2b02      	cmp	r3, #2
 8003686:	d901      	bls.n	800368c <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8003688:	2303      	movs	r3, #3
 800368a:	e064      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800368c:	4b11      	ldr	r3, [pc, #68]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d0f0      	beq.n	800367a <HAL_RCC_OscConfig+0x41e>
 8003698:	e05c      	b.n	8003754 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800369a:	4b10      	ldr	r3, [pc, #64]	; (80036dc <HAL_RCC_OscConfig+0x480>)
 800369c:	2200      	movs	r2, #0
 800369e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a0:	f7fe f9a4 	bl	80019ec <HAL_GetTick>
 80036a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036a6:	e008      	b.n	80036ba <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036a8:	f7fe f9a0 	bl	80019ec <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e04d      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036ba:	4b06      	ldr	r3, [pc, #24]	; (80036d4 <HAL_RCC_OscConfig+0x478>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d1f0      	bne.n	80036a8 <HAL_RCC_OscConfig+0x44c>
 80036c6:	e045      	b.n	8003754 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	699b      	ldr	r3, [r3, #24]
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d107      	bne.n	80036e0 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e040      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
 80036d4:	40023800 	.word	0x40023800
 80036d8:	40007000 	.word	0x40007000
 80036dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80036e0:	4b1f      	ldr	r3, [pc, #124]	; (8003760 <HAL_RCC_OscConfig+0x504>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	699b      	ldr	r3, [r3, #24]
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d030      	beq.n	8003750 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d129      	bne.n	8003750 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003706:	429a      	cmp	r2, r3
 8003708:	d122      	bne.n	8003750 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800370a:	68fa      	ldr	r2, [r7, #12]
 800370c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003710:	4013      	ands	r3, r2
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003716:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003718:	4293      	cmp	r3, r2
 800371a:	d119      	bne.n	8003750 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003726:	085b      	lsrs	r3, r3, #1
 8003728:	3b01      	subs	r3, #1
 800372a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800372c:	429a      	cmp	r2, r3
 800372e:	d10f      	bne.n	8003750 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800373c:	429a      	cmp	r2, r3
 800373e:	d107      	bne.n	8003750 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800374c:	429a      	cmp	r2, r3
 800374e:	d001      	beq.n	8003754 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e000      	b.n	8003756 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3718      	adds	r7, #24
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	40023800 	.word	0x40023800

08003764 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d101      	bne.n	8003776 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e03f      	b.n	80037f6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b00      	cmp	r3, #0
 8003780:	d106      	bne.n	8003790 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f7fd ff50 	bl	8001630 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2224      	movs	r2, #36	; 0x24
 8003794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68da      	ldr	r2, [r3, #12]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80037a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f000 f929 	bl	8003a00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	691a      	ldr	r2, [r3, #16]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	695a      	ldr	r2, [r3, #20]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68da      	ldr	r2, [r3, #12]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2220      	movs	r2, #32
 80037e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2220      	movs	r2, #32
 80037f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3708      	adds	r7, #8
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b08a      	sub	sp, #40	; 0x28
 8003802:	af02      	add	r7, sp, #8
 8003804:	60f8      	str	r0, [r7, #12]
 8003806:	60b9      	str	r1, [r7, #8]
 8003808:	603b      	str	r3, [r7, #0]
 800380a:	4613      	mov	r3, r2
 800380c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800380e:	2300      	movs	r3, #0
 8003810:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b20      	cmp	r3, #32
 800381c:	d17c      	bne.n	8003918 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d002      	beq.n	800382a <HAL_UART_Transmit+0x2c>
 8003824:	88fb      	ldrh	r3, [r7, #6]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e075      	b.n	800391a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003834:	2b01      	cmp	r3, #1
 8003836:	d101      	bne.n	800383c <HAL_UART_Transmit+0x3e>
 8003838:	2302      	movs	r3, #2
 800383a:	e06e      	b.n	800391a <HAL_UART_Transmit+0x11c>
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2200      	movs	r2, #0
 8003848:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2221      	movs	r2, #33	; 0x21
 800384e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003852:	f7fe f8cb 	bl	80019ec <HAL_GetTick>
 8003856:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	88fa      	ldrh	r2, [r7, #6]
 800385c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	88fa      	ldrh	r2, [r7, #6]
 8003862:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800386c:	d108      	bne.n	8003880 <HAL_UART_Transmit+0x82>
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d104      	bne.n	8003880 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003876:	2300      	movs	r3, #0
 8003878:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	61bb      	str	r3, [r7, #24]
 800387e:	e003      	b.n	8003888 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003884:	2300      	movs	r3, #0
 8003886:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003890:	e02a      	b.n	80038e8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	9300      	str	r3, [sp, #0]
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	2200      	movs	r2, #0
 800389a:	2180      	movs	r1, #128	; 0x80
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f000 f840 	bl	8003922 <UART_WaitOnFlagUntilTimeout>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d001      	beq.n	80038ac <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	e036      	b.n	800391a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d10b      	bne.n	80038ca <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	881b      	ldrh	r3, [r3, #0]
 80038b6:	461a      	mov	r2, r3
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	3302      	adds	r3, #2
 80038c6:	61bb      	str	r3, [r7, #24]
 80038c8:	e007      	b.n	80038da <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	781a      	ldrb	r2, [r3, #0]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	3301      	adds	r3, #1
 80038d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80038de:	b29b      	uxth	r3, r3
 80038e0:	3b01      	subs	r3, #1
 80038e2:	b29a      	uxth	r2, r3
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1cf      	bne.n	8003892 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	9300      	str	r3, [sp, #0]
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	2200      	movs	r2, #0
 80038fa:	2140      	movs	r1, #64	; 0x40
 80038fc:	68f8      	ldr	r0, [r7, #12]
 80038fe:	f000 f810 	bl	8003922 <UART_WaitOnFlagUntilTimeout>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d001      	beq.n	800390c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	e006      	b.n	800391a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2220      	movs	r2, #32
 8003910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003914:	2300      	movs	r3, #0
 8003916:	e000      	b.n	800391a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003918:	2302      	movs	r3, #2
  }
}
 800391a:	4618      	mov	r0, r3
 800391c:	3720      	adds	r7, #32
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}

08003922 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003922:	b580      	push	{r7, lr}
 8003924:	b090      	sub	sp, #64	; 0x40
 8003926:	af00      	add	r7, sp, #0
 8003928:	60f8      	str	r0, [r7, #12]
 800392a:	60b9      	str	r1, [r7, #8]
 800392c:	603b      	str	r3, [r7, #0]
 800392e:	4613      	mov	r3, r2
 8003930:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003932:	e050      	b.n	80039d6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003934:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800393a:	d04c      	beq.n	80039d6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800393c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800393e:	2b00      	cmp	r3, #0
 8003940:	d007      	beq.n	8003952 <UART_WaitOnFlagUntilTimeout+0x30>
 8003942:	f7fe f853 	bl	80019ec <HAL_GetTick>
 8003946:	4602      	mov	r2, r0
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800394e:	429a      	cmp	r2, r3
 8003950:	d241      	bcs.n	80039d6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	330c      	adds	r3, #12
 8003958:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800395a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800395c:	e853 3f00 	ldrex	r3, [r3]
 8003960:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003964:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003968:	63fb      	str	r3, [r7, #60]	; 0x3c
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	330c      	adds	r3, #12
 8003970:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003972:	637a      	str	r2, [r7, #52]	; 0x34
 8003974:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003976:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003978:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800397a:	e841 2300 	strex	r3, r2, [r1]
 800397e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003982:	2b00      	cmp	r3, #0
 8003984:	d1e5      	bne.n	8003952 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	3314      	adds	r3, #20
 800398c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	e853 3f00 	ldrex	r3, [r3]
 8003994:	613b      	str	r3, [r7, #16]
   return(result);
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	f023 0301 	bic.w	r3, r3, #1
 800399c:	63bb      	str	r3, [r7, #56]	; 0x38
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	3314      	adds	r3, #20
 80039a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80039a6:	623a      	str	r2, [r7, #32]
 80039a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039aa:	69f9      	ldr	r1, [r7, #28]
 80039ac:	6a3a      	ldr	r2, [r7, #32]
 80039ae:	e841 2300 	strex	r3, r2, [r1]
 80039b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80039b4:	69bb      	ldr	r3, [r7, #24]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d1e5      	bne.n	8003986 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2220      	movs	r2, #32
 80039be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2220      	movs	r2, #32
 80039c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2200      	movs	r2, #0
 80039ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e00f      	b.n	80039f6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	4013      	ands	r3, r2
 80039e0:	68ba      	ldr	r2, [r7, #8]
 80039e2:	429a      	cmp	r2, r3
 80039e4:	bf0c      	ite	eq
 80039e6:	2301      	moveq	r3, #1
 80039e8:	2300      	movne	r3, #0
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	461a      	mov	r2, r3
 80039ee:	79fb      	ldrb	r3, [r7, #7]
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d09f      	beq.n	8003934 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3740      	adds	r7, #64	; 0x40
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
	...

08003a00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a04:	b0c0      	sub	sp, #256	; 0x100
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	691b      	ldr	r3, [r3, #16]
 8003a14:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a1c:	68d9      	ldr	r1, [r3, #12]
 8003a1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	ea40 0301 	orr.w	r3, r0, r1
 8003a28:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003a2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a2e:	689a      	ldr	r2, [r3, #8]
 8003a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a34:	691b      	ldr	r3, [r3, #16]
 8003a36:	431a      	orrs	r2, r3
 8003a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	431a      	orrs	r2, r3
 8003a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a44:	69db      	ldr	r3, [r3, #28]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003a58:	f021 010c 	bic.w	r1, r1, #12
 8003a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003a66:	430b      	orrs	r3, r1
 8003a68:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	695b      	ldr	r3, [r3, #20]
 8003a72:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003a76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a7a:	6999      	ldr	r1, [r3, #24]
 8003a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	ea40 0301 	orr.w	r3, r0, r1
 8003a86:	6153      	str	r3, [r2, #20]


#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8003a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	4b95      	ldr	r3, [pc, #596]	; (8003ce4 <UART_SetConfig+0x2e4>)
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d011      	beq.n	8003ab8 <UART_SetConfig+0xb8>
 8003a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	4b93      	ldr	r3, [pc, #588]	; (8003ce8 <UART_SetConfig+0x2e8>)
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d00b      	beq.n	8003ab8 <UART_SetConfig+0xb8>
 8003aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	4b91      	ldr	r3, [pc, #580]	; (8003cec <UART_SetConfig+0x2ec>)
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d005      	beq.n	8003ab8 <UART_SetConfig+0xb8>
 8003aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	4b8f      	ldr	r3, [pc, #572]	; (8003cf0 <UART_SetConfig+0x2f0>)
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d104      	bne.n	8003ac2 <UART_SetConfig+0xc2>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ab8:	f7ff fbbc 	bl	8003234 <HAL_RCC_GetPCLK2Freq>
 8003abc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003ac0:	e003      	b.n	8003aca <UART_SetConfig+0xca>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ac2:	f7ff fba3 	bl	800320c <HAL_RCC_GetPCLK1Freq>
 8003ac6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ace:	69db      	ldr	r3, [r3, #28]
 8003ad0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ad4:	f040 8110 	bne.w	8003cf8 <UART_SetConfig+0x2f8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ad8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003adc:	2200      	movs	r2, #0
 8003ade:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003ae2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003ae6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003aea:	4622      	mov	r2, r4
 8003aec:	462b      	mov	r3, r5
 8003aee:	1891      	adds	r1, r2, r2
 8003af0:	65b9      	str	r1, [r7, #88]	; 0x58
 8003af2:	415b      	adcs	r3, r3
 8003af4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003af6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003afa:	4621      	mov	r1, r4
 8003afc:	eb12 0801 	adds.w	r8, r2, r1
 8003b00:	4629      	mov	r1, r5
 8003b02:	eb43 0901 	adc.w	r9, r3, r1
 8003b06:	f04f 0200 	mov.w	r2, #0
 8003b0a:	f04f 0300 	mov.w	r3, #0
 8003b0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b1a:	4690      	mov	r8, r2
 8003b1c:	4699      	mov	r9, r3
 8003b1e:	4623      	mov	r3, r4
 8003b20:	eb18 0303 	adds.w	r3, r8, r3
 8003b24:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003b28:	462b      	mov	r3, r5
 8003b2a:	eb49 0303 	adc.w	r3, r9, r3
 8003b2e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003b32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003b3e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003b42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003b46:	460b      	mov	r3, r1
 8003b48:	18db      	adds	r3, r3, r3
 8003b4a:	653b      	str	r3, [r7, #80]	; 0x50
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	eb42 0303 	adc.w	r3, r2, r3
 8003b52:	657b      	str	r3, [r7, #84]	; 0x54
 8003b54:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003b58:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003b5c:	f7fd f8bc 	bl	8000cd8 <__aeabi_uldivmod>
 8003b60:	4602      	mov	r2, r0
 8003b62:	460b      	mov	r3, r1
 8003b64:	4b63      	ldr	r3, [pc, #396]	; (8003cf4 <UART_SetConfig+0x2f4>)
 8003b66:	fba3 2302 	umull	r2, r3, r3, r2
 8003b6a:	095b      	lsrs	r3, r3, #5
 8003b6c:	011c      	lsls	r4, r3, #4
 8003b6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b72:	2200      	movs	r2, #0
 8003b74:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003b78:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003b7c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003b80:	4642      	mov	r2, r8
 8003b82:	464b      	mov	r3, r9
 8003b84:	1891      	adds	r1, r2, r2
 8003b86:	64b9      	str	r1, [r7, #72]	; 0x48
 8003b88:	415b      	adcs	r3, r3
 8003b8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b8c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003b90:	4641      	mov	r1, r8
 8003b92:	eb12 0a01 	adds.w	sl, r2, r1
 8003b96:	4649      	mov	r1, r9
 8003b98:	eb43 0b01 	adc.w	fp, r3, r1
 8003b9c:	f04f 0200 	mov.w	r2, #0
 8003ba0:	f04f 0300 	mov.w	r3, #0
 8003ba4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003ba8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003bac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003bb0:	4692      	mov	sl, r2
 8003bb2:	469b      	mov	fp, r3
 8003bb4:	4643      	mov	r3, r8
 8003bb6:	eb1a 0303 	adds.w	r3, sl, r3
 8003bba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003bbe:	464b      	mov	r3, r9
 8003bc0:	eb4b 0303 	adc.w	r3, fp, r3
 8003bc4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003bd4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003bd8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003bdc:	460b      	mov	r3, r1
 8003bde:	18db      	adds	r3, r3, r3
 8003be0:	643b      	str	r3, [r7, #64]	; 0x40
 8003be2:	4613      	mov	r3, r2
 8003be4:	eb42 0303 	adc.w	r3, r2, r3
 8003be8:	647b      	str	r3, [r7, #68]	; 0x44
 8003bea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003bee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003bf2:	f7fd f871 	bl	8000cd8 <__aeabi_uldivmod>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	4611      	mov	r1, r2
 8003bfc:	4b3d      	ldr	r3, [pc, #244]	; (8003cf4 <UART_SetConfig+0x2f4>)
 8003bfe:	fba3 2301 	umull	r2, r3, r3, r1
 8003c02:	095b      	lsrs	r3, r3, #5
 8003c04:	2264      	movs	r2, #100	; 0x64
 8003c06:	fb02 f303 	mul.w	r3, r2, r3
 8003c0a:	1acb      	subs	r3, r1, r3
 8003c0c:	00db      	lsls	r3, r3, #3
 8003c0e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003c12:	4b38      	ldr	r3, [pc, #224]	; (8003cf4 <UART_SetConfig+0x2f4>)
 8003c14:	fba3 2302 	umull	r2, r3, r3, r2
 8003c18:	095b      	lsrs	r3, r3, #5
 8003c1a:	005b      	lsls	r3, r3, #1
 8003c1c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003c20:	441c      	add	r4, r3
 8003c22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003c26:	2200      	movs	r2, #0
 8003c28:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003c2c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003c30:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003c34:	4642      	mov	r2, r8
 8003c36:	464b      	mov	r3, r9
 8003c38:	1891      	adds	r1, r2, r2
 8003c3a:	63b9      	str	r1, [r7, #56]	; 0x38
 8003c3c:	415b      	adcs	r3, r3
 8003c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c40:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003c44:	4641      	mov	r1, r8
 8003c46:	1851      	adds	r1, r2, r1
 8003c48:	6339      	str	r1, [r7, #48]	; 0x30
 8003c4a:	4649      	mov	r1, r9
 8003c4c:	414b      	adcs	r3, r1
 8003c4e:	637b      	str	r3, [r7, #52]	; 0x34
 8003c50:	f04f 0200 	mov.w	r2, #0
 8003c54:	f04f 0300 	mov.w	r3, #0
 8003c58:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003c5c:	4659      	mov	r1, fp
 8003c5e:	00cb      	lsls	r3, r1, #3
 8003c60:	4651      	mov	r1, sl
 8003c62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c66:	4651      	mov	r1, sl
 8003c68:	00ca      	lsls	r2, r1, #3
 8003c6a:	4610      	mov	r0, r2
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	4603      	mov	r3, r0
 8003c70:	4642      	mov	r2, r8
 8003c72:	189b      	adds	r3, r3, r2
 8003c74:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003c78:	464b      	mov	r3, r9
 8003c7a:	460a      	mov	r2, r1
 8003c7c:	eb42 0303 	adc.w	r3, r2, r3
 8003c80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003c90:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003c94:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003c98:	460b      	mov	r3, r1
 8003c9a:	18db      	adds	r3, r3, r3
 8003c9c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	eb42 0303 	adc.w	r3, r2, r3
 8003ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ca6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003caa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003cae:	f7fd f813 	bl	8000cd8 <__aeabi_uldivmod>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	4b0f      	ldr	r3, [pc, #60]	; (8003cf4 <UART_SetConfig+0x2f4>)
 8003cb8:	fba3 1302 	umull	r1, r3, r3, r2
 8003cbc:	095b      	lsrs	r3, r3, #5
 8003cbe:	2164      	movs	r1, #100	; 0x64
 8003cc0:	fb01 f303 	mul.w	r3, r1, r3
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	00db      	lsls	r3, r3, #3
 8003cc8:	3332      	adds	r3, #50	; 0x32
 8003cca:	4a0a      	ldr	r2, [pc, #40]	; (8003cf4 <UART_SetConfig+0x2f4>)
 8003ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd0:	095b      	lsrs	r3, r3, #5
 8003cd2:	f003 0207 	and.w	r2, r3, #7
 8003cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4422      	add	r2, r4
 8003cde:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ce0:	e109      	b.n	8003ef6 <UART_SetConfig+0x4f6>
 8003ce2:	bf00      	nop
 8003ce4:	40011000 	.word	0x40011000
 8003ce8:	40011400 	.word	0x40011400
 8003cec:	40011800 	.word	0x40011800
 8003cf0:	40011c00 	.word	0x40011c00
 8003cf4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003cf8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003d02:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003d06:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003d0a:	4642      	mov	r2, r8
 8003d0c:	464b      	mov	r3, r9
 8003d0e:	1891      	adds	r1, r2, r2
 8003d10:	6239      	str	r1, [r7, #32]
 8003d12:	415b      	adcs	r3, r3
 8003d14:	627b      	str	r3, [r7, #36]	; 0x24
 8003d16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003d1a:	4641      	mov	r1, r8
 8003d1c:	1854      	adds	r4, r2, r1
 8003d1e:	4649      	mov	r1, r9
 8003d20:	eb43 0501 	adc.w	r5, r3, r1
 8003d24:	f04f 0200 	mov.w	r2, #0
 8003d28:	f04f 0300 	mov.w	r3, #0
 8003d2c:	00eb      	lsls	r3, r5, #3
 8003d2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d32:	00e2      	lsls	r2, r4, #3
 8003d34:	4614      	mov	r4, r2
 8003d36:	461d      	mov	r5, r3
 8003d38:	4643      	mov	r3, r8
 8003d3a:	18e3      	adds	r3, r4, r3
 8003d3c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003d40:	464b      	mov	r3, r9
 8003d42:	eb45 0303 	adc.w	r3, r5, r3
 8003d46:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003d56:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003d5a:	f04f 0200 	mov.w	r2, #0
 8003d5e:	f04f 0300 	mov.w	r3, #0
 8003d62:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003d66:	4629      	mov	r1, r5
 8003d68:	008b      	lsls	r3, r1, #2
 8003d6a:	4621      	mov	r1, r4
 8003d6c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d70:	4621      	mov	r1, r4
 8003d72:	008a      	lsls	r2, r1, #2
 8003d74:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003d78:	f7fc ffae 	bl	8000cd8 <__aeabi_uldivmod>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	460b      	mov	r3, r1
 8003d80:	4b60      	ldr	r3, [pc, #384]	; (8003f04 <UART_SetConfig+0x504>)
 8003d82:	fba3 2302 	umull	r2, r3, r3, r2
 8003d86:	095b      	lsrs	r3, r3, #5
 8003d88:	011c      	lsls	r4, r3, #4
 8003d8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003d94:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003d98:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003d9c:	4642      	mov	r2, r8
 8003d9e:	464b      	mov	r3, r9
 8003da0:	1891      	adds	r1, r2, r2
 8003da2:	61b9      	str	r1, [r7, #24]
 8003da4:	415b      	adcs	r3, r3
 8003da6:	61fb      	str	r3, [r7, #28]
 8003da8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003dac:	4641      	mov	r1, r8
 8003dae:	1851      	adds	r1, r2, r1
 8003db0:	6139      	str	r1, [r7, #16]
 8003db2:	4649      	mov	r1, r9
 8003db4:	414b      	adcs	r3, r1
 8003db6:	617b      	str	r3, [r7, #20]
 8003db8:	f04f 0200 	mov.w	r2, #0
 8003dbc:	f04f 0300 	mov.w	r3, #0
 8003dc0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003dc4:	4659      	mov	r1, fp
 8003dc6:	00cb      	lsls	r3, r1, #3
 8003dc8:	4651      	mov	r1, sl
 8003dca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003dce:	4651      	mov	r1, sl
 8003dd0:	00ca      	lsls	r2, r1, #3
 8003dd2:	4610      	mov	r0, r2
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	4642      	mov	r2, r8
 8003dda:	189b      	adds	r3, r3, r2
 8003ddc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003de0:	464b      	mov	r3, r9
 8003de2:	460a      	mov	r2, r1
 8003de4:	eb42 0303 	adc.w	r3, r2, r3
 8003de8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	67bb      	str	r3, [r7, #120]	; 0x78
 8003df6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003df8:	f04f 0200 	mov.w	r2, #0
 8003dfc:	f04f 0300 	mov.w	r3, #0
 8003e00:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003e04:	4649      	mov	r1, r9
 8003e06:	008b      	lsls	r3, r1, #2
 8003e08:	4641      	mov	r1, r8
 8003e0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e0e:	4641      	mov	r1, r8
 8003e10:	008a      	lsls	r2, r1, #2
 8003e12:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003e16:	f7fc ff5f 	bl	8000cd8 <__aeabi_uldivmod>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	4b39      	ldr	r3, [pc, #228]	; (8003f04 <UART_SetConfig+0x504>)
 8003e20:	fba3 1302 	umull	r1, r3, r3, r2
 8003e24:	095b      	lsrs	r3, r3, #5
 8003e26:	2164      	movs	r1, #100	; 0x64
 8003e28:	fb01 f303 	mul.w	r3, r1, r3
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	011b      	lsls	r3, r3, #4
 8003e30:	3332      	adds	r3, #50	; 0x32
 8003e32:	4a34      	ldr	r2, [pc, #208]	; (8003f04 <UART_SetConfig+0x504>)
 8003e34:	fba2 2303 	umull	r2, r3, r2, r3
 8003e38:	095b      	lsrs	r3, r3, #5
 8003e3a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e3e:	441c      	add	r4, r3
 8003e40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e44:	2200      	movs	r2, #0
 8003e46:	673b      	str	r3, [r7, #112]	; 0x70
 8003e48:	677a      	str	r2, [r7, #116]	; 0x74
 8003e4a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003e4e:	4642      	mov	r2, r8
 8003e50:	464b      	mov	r3, r9
 8003e52:	1891      	adds	r1, r2, r2
 8003e54:	60b9      	str	r1, [r7, #8]
 8003e56:	415b      	adcs	r3, r3
 8003e58:	60fb      	str	r3, [r7, #12]
 8003e5a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e5e:	4641      	mov	r1, r8
 8003e60:	1851      	adds	r1, r2, r1
 8003e62:	6039      	str	r1, [r7, #0]
 8003e64:	4649      	mov	r1, r9
 8003e66:	414b      	adcs	r3, r1
 8003e68:	607b      	str	r3, [r7, #4]
 8003e6a:	f04f 0200 	mov.w	r2, #0
 8003e6e:	f04f 0300 	mov.w	r3, #0
 8003e72:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003e76:	4659      	mov	r1, fp
 8003e78:	00cb      	lsls	r3, r1, #3
 8003e7a:	4651      	mov	r1, sl
 8003e7c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e80:	4651      	mov	r1, sl
 8003e82:	00ca      	lsls	r2, r1, #3
 8003e84:	4610      	mov	r0, r2
 8003e86:	4619      	mov	r1, r3
 8003e88:	4603      	mov	r3, r0
 8003e8a:	4642      	mov	r2, r8
 8003e8c:	189b      	adds	r3, r3, r2
 8003e8e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003e90:	464b      	mov	r3, r9
 8003e92:	460a      	mov	r2, r1
 8003e94:	eb42 0303 	adc.w	r3, r2, r3
 8003e98:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	663b      	str	r3, [r7, #96]	; 0x60
 8003ea4:	667a      	str	r2, [r7, #100]	; 0x64
 8003ea6:	f04f 0200 	mov.w	r2, #0
 8003eaa:	f04f 0300 	mov.w	r3, #0
 8003eae:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003eb2:	4649      	mov	r1, r9
 8003eb4:	008b      	lsls	r3, r1, #2
 8003eb6:	4641      	mov	r1, r8
 8003eb8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ebc:	4641      	mov	r1, r8
 8003ebe:	008a      	lsls	r2, r1, #2
 8003ec0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003ec4:	f7fc ff08 	bl	8000cd8 <__aeabi_uldivmod>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	460b      	mov	r3, r1
 8003ecc:	4b0d      	ldr	r3, [pc, #52]	; (8003f04 <UART_SetConfig+0x504>)
 8003ece:	fba3 1302 	umull	r1, r3, r3, r2
 8003ed2:	095b      	lsrs	r3, r3, #5
 8003ed4:	2164      	movs	r1, #100	; 0x64
 8003ed6:	fb01 f303 	mul.w	r3, r1, r3
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	011b      	lsls	r3, r3, #4
 8003ede:	3332      	adds	r3, #50	; 0x32
 8003ee0:	4a08      	ldr	r2, [pc, #32]	; (8003f04 <UART_SetConfig+0x504>)
 8003ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee6:	095b      	lsrs	r3, r3, #5
 8003ee8:	f003 020f 	and.w	r2, r3, #15
 8003eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4422      	add	r2, r4
 8003ef4:	609a      	str	r2, [r3, #8]
}
 8003ef6:	bf00      	nop
 8003ef8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003efc:	46bd      	mov	sp, r7
 8003efe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f02:	bf00      	nop
 8003f04:	51eb851f 	.word	0x51eb851f

08003f08 <__NVIC_SetPriority>:
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	4603      	mov	r3, r0
 8003f10:	6039      	str	r1, [r7, #0]
 8003f12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	db0a      	blt.n	8003f32 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	b2da      	uxtb	r2, r3
 8003f20:	490c      	ldr	r1, [pc, #48]	; (8003f54 <__NVIC_SetPriority+0x4c>)
 8003f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f26:	0112      	lsls	r2, r2, #4
 8003f28:	b2d2      	uxtb	r2, r2
 8003f2a:	440b      	add	r3, r1
 8003f2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003f30:	e00a      	b.n	8003f48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	b2da      	uxtb	r2, r3
 8003f36:	4908      	ldr	r1, [pc, #32]	; (8003f58 <__NVIC_SetPriority+0x50>)
 8003f38:	79fb      	ldrb	r3, [r7, #7]
 8003f3a:	f003 030f 	and.w	r3, r3, #15
 8003f3e:	3b04      	subs	r3, #4
 8003f40:	0112      	lsls	r2, r2, #4
 8003f42:	b2d2      	uxtb	r2, r2
 8003f44:	440b      	add	r3, r1
 8003f46:	761a      	strb	r2, [r3, #24]
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr
 8003f54:	e000e100 	.word	0xe000e100
 8003f58:	e000ed00 	.word	0xe000ed00

08003f5c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003f60:	2100      	movs	r1, #0
 8003f62:	f06f 0004 	mvn.w	r0, #4
 8003f66:	f7ff ffcf 	bl	8003f08 <__NVIC_SetPriority>
#endif
}
 8003f6a:	bf00      	nop
 8003f6c:	bd80      	pop	{r7, pc}
	...

08003f70 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f76:	f3ef 8305 	mrs	r3, IPSR
 8003f7a:	603b      	str	r3, [r7, #0]
  return(result);
 8003f7c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d003      	beq.n	8003f8a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003f82:	f06f 0305 	mvn.w	r3, #5
 8003f86:	607b      	str	r3, [r7, #4]
 8003f88:	e00c      	b.n	8003fa4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003f8a:	4b0a      	ldr	r3, [pc, #40]	; (8003fb4 <osKernelInitialize+0x44>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d105      	bne.n	8003f9e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003f92:	4b08      	ldr	r3, [pc, #32]	; (8003fb4 <osKernelInitialize+0x44>)
 8003f94:	2201      	movs	r2, #1
 8003f96:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	607b      	str	r3, [r7, #4]
 8003f9c:	e002      	b.n	8003fa4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8003fa2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003fa4:	687b      	ldr	r3, [r7, #4]
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	370c      	adds	r7, #12
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	20000340 	.word	0x20000340

08003fb8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003fbe:	f3ef 8305 	mrs	r3, IPSR
 8003fc2:	603b      	str	r3, [r7, #0]
  return(result);
 8003fc4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d003      	beq.n	8003fd2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8003fca:	f06f 0305 	mvn.w	r3, #5
 8003fce:	607b      	str	r3, [r7, #4]
 8003fd0:	e010      	b.n	8003ff4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003fd2:	4b0b      	ldr	r3, [pc, #44]	; (8004000 <osKernelStart+0x48>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d109      	bne.n	8003fee <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003fda:	f7ff ffbf 	bl	8003f5c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003fde:	4b08      	ldr	r3, [pc, #32]	; (8004000 <osKernelStart+0x48>)
 8003fe0:	2202      	movs	r2, #2
 8003fe2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003fe4:	f001 f866 	bl	80050b4 <vTaskStartScheduler>
      stat = osOK;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	607b      	str	r3, [r7, #4]
 8003fec:	e002      	b.n	8003ff4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003fee:	f04f 33ff 	mov.w	r3, #4294967295
 8003ff2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003ff4:	687b      	ldr	r3, [r7, #4]
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3708      	adds	r7, #8
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	20000340 	.word	0x20000340

08004004 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004004:	b580      	push	{r7, lr}
 8004006:	b08e      	sub	sp, #56	; 0x38
 8004008:	af04      	add	r7, sp, #16
 800400a:	60f8      	str	r0, [r7, #12]
 800400c:	60b9      	str	r1, [r7, #8]
 800400e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004010:	2300      	movs	r3, #0
 8004012:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004014:	f3ef 8305 	mrs	r3, IPSR
 8004018:	617b      	str	r3, [r7, #20]
  return(result);
 800401a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800401c:	2b00      	cmp	r3, #0
 800401e:	d17e      	bne.n	800411e <osThreadNew+0x11a>
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d07b      	beq.n	800411e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004026:	2380      	movs	r3, #128	; 0x80
 8004028:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800402a:	2318      	movs	r3, #24
 800402c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800402e:	2300      	movs	r3, #0
 8004030:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004032:	f04f 33ff 	mov.w	r3, #4294967295
 8004036:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d045      	beq.n	80040ca <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d002      	beq.n	800404c <osThreadNew+0x48>
        name = attr->name;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	699b      	ldr	r3, [r3, #24]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d002      	beq.n	800405a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d008      	beq.n	8004072 <osThreadNew+0x6e>
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	2b38      	cmp	r3, #56	; 0x38
 8004064:	d805      	bhi.n	8004072 <osThreadNew+0x6e>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b00      	cmp	r3, #0
 8004070:	d001      	beq.n	8004076 <osThreadNew+0x72>
        return (NULL);
 8004072:	2300      	movs	r3, #0
 8004074:	e054      	b.n	8004120 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	695b      	ldr	r3, [r3, #20]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d003      	beq.n	8004086 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	089b      	lsrs	r3, r3, #2
 8004084:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00e      	beq.n	80040ac <osThreadNew+0xa8>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	2b5b      	cmp	r3, #91	; 0x5b
 8004094:	d90a      	bls.n	80040ac <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800409a:	2b00      	cmp	r3, #0
 800409c:	d006      	beq.n	80040ac <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	695b      	ldr	r3, [r3, #20]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d002      	beq.n	80040ac <osThreadNew+0xa8>
        mem = 1;
 80040a6:	2301      	movs	r3, #1
 80040a8:	61bb      	str	r3, [r7, #24]
 80040aa:	e010      	b.n	80040ce <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d10c      	bne.n	80040ce <osThreadNew+0xca>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d108      	bne.n	80040ce <osThreadNew+0xca>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	691b      	ldr	r3, [r3, #16]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d104      	bne.n	80040ce <osThreadNew+0xca>
          mem = 0;
 80040c4:	2300      	movs	r3, #0
 80040c6:	61bb      	str	r3, [r7, #24]
 80040c8:	e001      	b.n	80040ce <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80040ca:	2300      	movs	r3, #0
 80040cc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d110      	bne.n	80040f6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80040dc:	9202      	str	r2, [sp, #8]
 80040de:	9301      	str	r3, [sp, #4]
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	9300      	str	r3, [sp, #0]
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	6a3a      	ldr	r2, [r7, #32]
 80040e8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80040ea:	68f8      	ldr	r0, [r7, #12]
 80040ec:	f000 fe0c 	bl	8004d08 <xTaskCreateStatic>
 80040f0:	4603      	mov	r3, r0
 80040f2:	613b      	str	r3, [r7, #16]
 80040f4:	e013      	b.n	800411e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d110      	bne.n	800411e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80040fc:	6a3b      	ldr	r3, [r7, #32]
 80040fe:	b29a      	uxth	r2, r3
 8004100:	f107 0310 	add.w	r3, r7, #16
 8004104:	9301      	str	r3, [sp, #4]
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	9300      	str	r3, [sp, #0]
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800410e:	68f8      	ldr	r0, [r7, #12]
 8004110:	f000 fe57 	bl	8004dc2 <xTaskCreate>
 8004114:	4603      	mov	r3, r0
 8004116:	2b01      	cmp	r3, #1
 8004118:	d001      	beq.n	800411e <osThreadNew+0x11a>
            hTask = NULL;
 800411a:	2300      	movs	r3, #0
 800411c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800411e:	693b      	ldr	r3, [r7, #16]
}
 8004120:	4618      	mov	r0, r3
 8004122:	3728      	adds	r7, #40	; 0x28
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}

08004128 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004130:	f3ef 8305 	mrs	r3, IPSR
 8004134:	60bb      	str	r3, [r7, #8]
  return(result);
 8004136:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004138:	2b00      	cmp	r3, #0
 800413a:	d003      	beq.n	8004144 <osDelay+0x1c>
    stat = osErrorISR;
 800413c:	f06f 0305 	mvn.w	r3, #5
 8004140:	60fb      	str	r3, [r7, #12]
 8004142:	e007      	b.n	8004154 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004144:	2300      	movs	r3, #0
 8004146:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d002      	beq.n	8004154 <osDelay+0x2c>
      vTaskDelay(ticks);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f000 ff7c 	bl	800504c <vTaskDelay>
    }
  }

  return (stat);
 8004154:	68fb      	ldr	r3, [r7, #12]
}
 8004156:	4618      	mov	r0, r3
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
	...

08004160 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004160:	b480      	push	{r7}
 8004162:	b085      	sub	sp, #20
 8004164:	af00      	add	r7, sp, #0
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	4a07      	ldr	r2, [pc, #28]	; (800418c <vApplicationGetIdleTaskMemory+0x2c>)
 8004170:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	4a06      	ldr	r2, [pc, #24]	; (8004190 <vApplicationGetIdleTaskMemory+0x30>)
 8004176:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2280      	movs	r2, #128	; 0x80
 800417c:	601a      	str	r2, [r3, #0]
}
 800417e:	bf00      	nop
 8004180:	3714      	adds	r7, #20
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	20000344 	.word	0x20000344
 8004190:	200003a0 	.word	0x200003a0

08004194 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004194:	b480      	push	{r7}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	4a07      	ldr	r2, [pc, #28]	; (80041c0 <vApplicationGetTimerTaskMemory+0x2c>)
 80041a4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	4a06      	ldr	r2, [pc, #24]	; (80041c4 <vApplicationGetTimerTaskMemory+0x30>)
 80041aa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80041b2:	601a      	str	r2, [r3, #0]
}
 80041b4:	bf00      	nop
 80041b6:	3714      	adds	r7, #20
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr
 80041c0:	200005a0 	.word	0x200005a0
 80041c4:	200005fc 	.word	0x200005fc

080041c8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f103 0208 	add.w	r2, r3, #8
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f04f 32ff 	mov.w	r2, #4294967295
 80041e0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f103 0208 	add.w	r2, r3, #8
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f103 0208 	add.w	r2, r3, #8
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80041fc:	bf00      	nop
 80041fe:	370c      	adds	r7, #12
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr

08004208 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004216:	bf00      	nop
 8004218:	370c      	adds	r7, #12
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr

08004222 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004222:	b480      	push	{r7}
 8004224:	b085      	sub	sp, #20
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
 800422a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	68fa      	ldr	r2, [r7, #12]
 8004236:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	689a      	ldr	r2, [r3, #8]
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	683a      	ldr	r2, [r7, #0]
 8004246:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	683a      	ldr	r2, [r7, #0]
 800424c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	1c5a      	adds	r2, r3, #1
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	601a      	str	r2, [r3, #0]
}
 800425e:	bf00      	nop
 8004260:	3714      	adds	r7, #20
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr

0800426a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800426a:	b480      	push	{r7}
 800426c:	b085      	sub	sp, #20
 800426e:	af00      	add	r7, sp, #0
 8004270:	6078      	str	r0, [r7, #4]
 8004272:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004280:	d103      	bne.n	800428a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	60fb      	str	r3, [r7, #12]
 8004288:	e00c      	b.n	80042a4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	3308      	adds	r3, #8
 800428e:	60fb      	str	r3, [r7, #12]
 8004290:	e002      	b.n	8004298 <vListInsert+0x2e>
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	60fb      	str	r3, [r7, #12]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	68ba      	ldr	r2, [r7, #8]
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d2f6      	bcs.n	8004292 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	685a      	ldr	r2, [r3, #4]
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	683a      	ldr	r2, [r7, #0]
 80042b2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	683a      	ldr	r2, [r7, #0]
 80042be:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	1c5a      	adds	r2, r3, #1
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	601a      	str	r2, [r3, #0]
}
 80042d0:	bf00      	nop
 80042d2:	3714      	adds	r7, #20
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr

080042dc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80042dc:	b480      	push	{r7}
 80042de:	b085      	sub	sp, #20
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	691b      	ldr	r3, [r3, #16]
 80042e8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	687a      	ldr	r2, [r7, #4]
 80042f0:	6892      	ldr	r2, [r2, #8]
 80042f2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	6852      	ldr	r2, [r2, #4]
 80042fc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	429a      	cmp	r2, r3
 8004306:	d103      	bne.n	8004310 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	689a      	ldr	r2, [r3, #8]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	1e5a      	subs	r2, r3, #1
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
}
 8004324:	4618      	mov	r0, r3
 8004326:	3714      	adds	r7, #20
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d10a      	bne.n	800435a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004344:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004348:	f383 8811 	msr	BASEPRI, r3
 800434c:	f3bf 8f6f 	isb	sy
 8004350:	f3bf 8f4f 	dsb	sy
 8004354:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004356:	bf00      	nop
 8004358:	e7fe      	b.n	8004358 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800435a:	f002 f84b 	bl	80063f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004366:	68f9      	ldr	r1, [r7, #12]
 8004368:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800436a:	fb01 f303 	mul.w	r3, r1, r3
 800436e:	441a      	add	r2, r3
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2200      	movs	r2, #0
 8004378:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800438a:	3b01      	subs	r3, #1
 800438c:	68f9      	ldr	r1, [r7, #12]
 800438e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004390:	fb01 f303 	mul.w	r3, r1, r3
 8004394:	441a      	add	r2, r3
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	22ff      	movs	r2, #255	; 0xff
 800439e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	22ff      	movs	r2, #255	; 0xff
 80043a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d114      	bne.n	80043da <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	691b      	ldr	r3, [r3, #16]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d01a      	beq.n	80043ee <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	3310      	adds	r3, #16
 80043bc:	4618      	mov	r0, r3
 80043be:	f001 f903 	bl	80055c8 <xTaskRemoveFromEventList>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d012      	beq.n	80043ee <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80043c8:	4b0c      	ldr	r3, [pc, #48]	; (80043fc <xQueueGenericReset+0xcc>)
 80043ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043ce:	601a      	str	r2, [r3, #0]
 80043d0:	f3bf 8f4f 	dsb	sy
 80043d4:	f3bf 8f6f 	isb	sy
 80043d8:	e009      	b.n	80043ee <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	3310      	adds	r3, #16
 80043de:	4618      	mov	r0, r3
 80043e0:	f7ff fef2 	bl	80041c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	3324      	adds	r3, #36	; 0x24
 80043e8:	4618      	mov	r0, r3
 80043ea:	f7ff feed 	bl	80041c8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80043ee:	f002 f831 	bl	8006454 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80043f2:	2301      	movs	r3, #1
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3710      	adds	r7, #16
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	e000ed04 	.word	0xe000ed04

08004400 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004400:	b580      	push	{r7, lr}
 8004402:	b08e      	sub	sp, #56	; 0x38
 8004404:	af02      	add	r7, sp, #8
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	60b9      	str	r1, [r7, #8]
 800440a:	607a      	str	r2, [r7, #4]
 800440c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d10a      	bne.n	800442a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004418:	f383 8811 	msr	BASEPRI, r3
 800441c:	f3bf 8f6f 	isb	sy
 8004420:	f3bf 8f4f 	dsb	sy
 8004424:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004426:	bf00      	nop
 8004428:	e7fe      	b.n	8004428 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d10a      	bne.n	8004446 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004434:	f383 8811 	msr	BASEPRI, r3
 8004438:	f3bf 8f6f 	isb	sy
 800443c:	f3bf 8f4f 	dsb	sy
 8004440:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004442:	bf00      	nop
 8004444:	e7fe      	b.n	8004444 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d002      	beq.n	8004452 <xQueueGenericCreateStatic+0x52>
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <xQueueGenericCreateStatic+0x56>
 8004452:	2301      	movs	r3, #1
 8004454:	e000      	b.n	8004458 <xQueueGenericCreateStatic+0x58>
 8004456:	2300      	movs	r3, #0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d10a      	bne.n	8004472 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800445c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004460:	f383 8811 	msr	BASEPRI, r3
 8004464:	f3bf 8f6f 	isb	sy
 8004468:	f3bf 8f4f 	dsb	sy
 800446c:	623b      	str	r3, [r7, #32]
}
 800446e:	bf00      	nop
 8004470:	e7fe      	b.n	8004470 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d102      	bne.n	800447e <xQueueGenericCreateStatic+0x7e>
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d101      	bne.n	8004482 <xQueueGenericCreateStatic+0x82>
 800447e:	2301      	movs	r3, #1
 8004480:	e000      	b.n	8004484 <xQueueGenericCreateStatic+0x84>
 8004482:	2300      	movs	r3, #0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d10a      	bne.n	800449e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800448c:	f383 8811 	msr	BASEPRI, r3
 8004490:	f3bf 8f6f 	isb	sy
 8004494:	f3bf 8f4f 	dsb	sy
 8004498:	61fb      	str	r3, [r7, #28]
}
 800449a:	bf00      	nop
 800449c:	e7fe      	b.n	800449c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800449e:	2350      	movs	r3, #80	; 0x50
 80044a0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	2b50      	cmp	r3, #80	; 0x50
 80044a6:	d00a      	beq.n	80044be <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80044a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ac:	f383 8811 	msr	BASEPRI, r3
 80044b0:	f3bf 8f6f 	isb	sy
 80044b4:	f3bf 8f4f 	dsb	sy
 80044b8:	61bb      	str	r3, [r7, #24]
}
 80044ba:	bf00      	nop
 80044bc:	e7fe      	b.n	80044bc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80044be:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80044c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d00d      	beq.n	80044e6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80044ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044cc:	2201      	movs	r2, #1
 80044ce:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80044d2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80044d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044d8:	9300      	str	r3, [sp, #0]
 80044da:	4613      	mov	r3, r2
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	68b9      	ldr	r1, [r7, #8]
 80044e0:	68f8      	ldr	r0, [r7, #12]
 80044e2:	f000 f805 	bl	80044f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80044e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3730      	adds	r7, #48	; 0x30
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	60b9      	str	r1, [r7, #8]
 80044fa:	607a      	str	r2, [r7, #4]
 80044fc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d103      	bne.n	800450c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004504:	69bb      	ldr	r3, [r7, #24]
 8004506:	69ba      	ldr	r2, [r7, #24]
 8004508:	601a      	str	r2, [r3, #0]
 800450a:	e002      	b.n	8004512 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	68fa      	ldr	r2, [r7, #12]
 8004516:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	68ba      	ldr	r2, [r7, #8]
 800451c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800451e:	2101      	movs	r1, #1
 8004520:	69b8      	ldr	r0, [r7, #24]
 8004522:	f7ff ff05 	bl	8004330 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	78fa      	ldrb	r2, [r7, #3]
 800452a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800452e:	bf00      	nop
 8004530:	3710      	adds	r7, #16
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
	...

08004538 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b08e      	sub	sp, #56	; 0x38
 800453c:	af00      	add	r7, sp, #0
 800453e:	60f8      	str	r0, [r7, #12]
 8004540:	60b9      	str	r1, [r7, #8]
 8004542:	607a      	str	r2, [r7, #4]
 8004544:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004546:	2300      	movs	r3, #0
 8004548:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800454e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004550:	2b00      	cmp	r3, #0
 8004552:	d10a      	bne.n	800456a <xQueueGenericSend+0x32>
	__asm volatile
 8004554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004558:	f383 8811 	msr	BASEPRI, r3
 800455c:	f3bf 8f6f 	isb	sy
 8004560:	f3bf 8f4f 	dsb	sy
 8004564:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004566:	bf00      	nop
 8004568:	e7fe      	b.n	8004568 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d103      	bne.n	8004578 <xQueueGenericSend+0x40>
 8004570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004574:	2b00      	cmp	r3, #0
 8004576:	d101      	bne.n	800457c <xQueueGenericSend+0x44>
 8004578:	2301      	movs	r3, #1
 800457a:	e000      	b.n	800457e <xQueueGenericSend+0x46>
 800457c:	2300      	movs	r3, #0
 800457e:	2b00      	cmp	r3, #0
 8004580:	d10a      	bne.n	8004598 <xQueueGenericSend+0x60>
	__asm volatile
 8004582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004586:	f383 8811 	msr	BASEPRI, r3
 800458a:	f3bf 8f6f 	isb	sy
 800458e:	f3bf 8f4f 	dsb	sy
 8004592:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004594:	bf00      	nop
 8004596:	e7fe      	b.n	8004596 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	2b02      	cmp	r3, #2
 800459c:	d103      	bne.n	80045a6 <xQueueGenericSend+0x6e>
 800459e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d101      	bne.n	80045aa <xQueueGenericSend+0x72>
 80045a6:	2301      	movs	r3, #1
 80045a8:	e000      	b.n	80045ac <xQueueGenericSend+0x74>
 80045aa:	2300      	movs	r3, #0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d10a      	bne.n	80045c6 <xQueueGenericSend+0x8e>
	__asm volatile
 80045b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045b4:	f383 8811 	msr	BASEPRI, r3
 80045b8:	f3bf 8f6f 	isb	sy
 80045bc:	f3bf 8f4f 	dsb	sy
 80045c0:	623b      	str	r3, [r7, #32]
}
 80045c2:	bf00      	nop
 80045c4:	e7fe      	b.n	80045c4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80045c6:	f001 f9bd 	bl	8005944 <xTaskGetSchedulerState>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d102      	bne.n	80045d6 <xQueueGenericSend+0x9e>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d101      	bne.n	80045da <xQueueGenericSend+0xa2>
 80045d6:	2301      	movs	r3, #1
 80045d8:	e000      	b.n	80045dc <xQueueGenericSend+0xa4>
 80045da:	2300      	movs	r3, #0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d10a      	bne.n	80045f6 <xQueueGenericSend+0xbe>
	__asm volatile
 80045e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045e4:	f383 8811 	msr	BASEPRI, r3
 80045e8:	f3bf 8f6f 	isb	sy
 80045ec:	f3bf 8f4f 	dsb	sy
 80045f0:	61fb      	str	r3, [r7, #28]
}
 80045f2:	bf00      	nop
 80045f4:	e7fe      	b.n	80045f4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80045f6:	f001 fefd 	bl	80063f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80045fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004602:	429a      	cmp	r2, r3
 8004604:	d302      	bcc.n	800460c <xQueueGenericSend+0xd4>
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	2b02      	cmp	r3, #2
 800460a:	d129      	bne.n	8004660 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800460c:	683a      	ldr	r2, [r7, #0]
 800460e:	68b9      	ldr	r1, [r7, #8]
 8004610:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004612:	f000 fa0b 	bl	8004a2c <prvCopyDataToQueue>
 8004616:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800461a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461c:	2b00      	cmp	r3, #0
 800461e:	d010      	beq.n	8004642 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004622:	3324      	adds	r3, #36	; 0x24
 8004624:	4618      	mov	r0, r3
 8004626:	f000 ffcf 	bl	80055c8 <xTaskRemoveFromEventList>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d013      	beq.n	8004658 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004630:	4b3f      	ldr	r3, [pc, #252]	; (8004730 <xQueueGenericSend+0x1f8>)
 8004632:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004636:	601a      	str	r2, [r3, #0]
 8004638:	f3bf 8f4f 	dsb	sy
 800463c:	f3bf 8f6f 	isb	sy
 8004640:	e00a      	b.n	8004658 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004644:	2b00      	cmp	r3, #0
 8004646:	d007      	beq.n	8004658 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004648:	4b39      	ldr	r3, [pc, #228]	; (8004730 <xQueueGenericSend+0x1f8>)
 800464a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800464e:	601a      	str	r2, [r3, #0]
 8004650:	f3bf 8f4f 	dsb	sy
 8004654:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004658:	f001 fefc 	bl	8006454 <vPortExitCritical>
				return pdPASS;
 800465c:	2301      	movs	r3, #1
 800465e:	e063      	b.n	8004728 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d103      	bne.n	800466e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004666:	f001 fef5 	bl	8006454 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800466a:	2300      	movs	r3, #0
 800466c:	e05c      	b.n	8004728 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800466e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004670:	2b00      	cmp	r3, #0
 8004672:	d106      	bne.n	8004682 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004674:	f107 0314 	add.w	r3, r7, #20
 8004678:	4618      	mov	r0, r3
 800467a:	f001 f809 	bl	8005690 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800467e:	2301      	movs	r3, #1
 8004680:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004682:	f001 fee7 	bl	8006454 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004686:	f000 fd7b 	bl	8005180 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800468a:	f001 feb3 	bl	80063f4 <vPortEnterCritical>
 800468e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004690:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004694:	b25b      	sxtb	r3, r3
 8004696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800469a:	d103      	bne.n	80046a4 <xQueueGenericSend+0x16c>
 800469c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800469e:	2200      	movs	r2, #0
 80046a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80046aa:	b25b      	sxtb	r3, r3
 80046ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046b0:	d103      	bne.n	80046ba <xQueueGenericSend+0x182>
 80046b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80046ba:	f001 fecb 	bl	8006454 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80046be:	1d3a      	adds	r2, r7, #4
 80046c0:	f107 0314 	add.w	r3, r7, #20
 80046c4:	4611      	mov	r1, r2
 80046c6:	4618      	mov	r0, r3
 80046c8:	f000 fff8 	bl	80056bc <xTaskCheckForTimeOut>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d124      	bne.n	800471c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80046d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80046d4:	f000 faa2 	bl	8004c1c <prvIsQueueFull>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d018      	beq.n	8004710 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80046de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046e0:	3310      	adds	r3, #16
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	4611      	mov	r1, r2
 80046e6:	4618      	mov	r0, r3
 80046e8:	f000 ff1e 	bl	8005528 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80046ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80046ee:	f000 fa2d 	bl	8004b4c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80046f2:	f000 fd53 	bl	800519c <xTaskResumeAll>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	f47f af7c 	bne.w	80045f6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80046fe:	4b0c      	ldr	r3, [pc, #48]	; (8004730 <xQueueGenericSend+0x1f8>)
 8004700:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004704:	601a      	str	r2, [r3, #0]
 8004706:	f3bf 8f4f 	dsb	sy
 800470a:	f3bf 8f6f 	isb	sy
 800470e:	e772      	b.n	80045f6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004710:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004712:	f000 fa1b 	bl	8004b4c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004716:	f000 fd41 	bl	800519c <xTaskResumeAll>
 800471a:	e76c      	b.n	80045f6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800471c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800471e:	f000 fa15 	bl	8004b4c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004722:	f000 fd3b 	bl	800519c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004726:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004728:	4618      	mov	r0, r3
 800472a:	3738      	adds	r7, #56	; 0x38
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	e000ed04 	.word	0xe000ed04

08004734 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b090      	sub	sp, #64	; 0x40
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	607a      	str	r2, [r7, #4]
 8004740:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004748:	2b00      	cmp	r3, #0
 800474a:	d10a      	bne.n	8004762 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800474c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004750:	f383 8811 	msr	BASEPRI, r3
 8004754:	f3bf 8f6f 	isb	sy
 8004758:	f3bf 8f4f 	dsb	sy
 800475c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800475e:	bf00      	nop
 8004760:	e7fe      	b.n	8004760 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d103      	bne.n	8004770 <xQueueGenericSendFromISR+0x3c>
 8004768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800476a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476c:	2b00      	cmp	r3, #0
 800476e:	d101      	bne.n	8004774 <xQueueGenericSendFromISR+0x40>
 8004770:	2301      	movs	r3, #1
 8004772:	e000      	b.n	8004776 <xQueueGenericSendFromISR+0x42>
 8004774:	2300      	movs	r3, #0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10a      	bne.n	8004790 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800477a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800477e:	f383 8811 	msr	BASEPRI, r3
 8004782:	f3bf 8f6f 	isb	sy
 8004786:	f3bf 8f4f 	dsb	sy
 800478a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800478c:	bf00      	nop
 800478e:	e7fe      	b.n	800478e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	2b02      	cmp	r3, #2
 8004794:	d103      	bne.n	800479e <xQueueGenericSendFromISR+0x6a>
 8004796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004798:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800479a:	2b01      	cmp	r3, #1
 800479c:	d101      	bne.n	80047a2 <xQueueGenericSendFromISR+0x6e>
 800479e:	2301      	movs	r3, #1
 80047a0:	e000      	b.n	80047a4 <xQueueGenericSendFromISR+0x70>
 80047a2:	2300      	movs	r3, #0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d10a      	bne.n	80047be <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80047a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ac:	f383 8811 	msr	BASEPRI, r3
 80047b0:	f3bf 8f6f 	isb	sy
 80047b4:	f3bf 8f4f 	dsb	sy
 80047b8:	623b      	str	r3, [r7, #32]
}
 80047ba:	bf00      	nop
 80047bc:	e7fe      	b.n	80047bc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80047be:	f001 fefb 	bl	80065b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80047c2:	f3ef 8211 	mrs	r2, BASEPRI
 80047c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ca:	f383 8811 	msr	BASEPRI, r3
 80047ce:	f3bf 8f6f 	isb	sy
 80047d2:	f3bf 8f4f 	dsb	sy
 80047d6:	61fa      	str	r2, [r7, #28]
 80047d8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80047da:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80047dc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80047de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d302      	bcc.n	80047f0 <xQueueGenericSendFromISR+0xbc>
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d12f      	bne.n	8004850 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80047f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80047f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80047fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047fe:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004800:	683a      	ldr	r2, [r7, #0]
 8004802:	68b9      	ldr	r1, [r7, #8]
 8004804:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004806:	f000 f911 	bl	8004a2c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800480a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800480e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004812:	d112      	bne.n	800483a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004818:	2b00      	cmp	r3, #0
 800481a:	d016      	beq.n	800484a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800481c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800481e:	3324      	adds	r3, #36	; 0x24
 8004820:	4618      	mov	r0, r3
 8004822:	f000 fed1 	bl	80055c8 <xTaskRemoveFromEventList>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00e      	beq.n	800484a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d00b      	beq.n	800484a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2201      	movs	r2, #1
 8004836:	601a      	str	r2, [r3, #0]
 8004838:	e007      	b.n	800484a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800483a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800483e:	3301      	adds	r3, #1
 8004840:	b2db      	uxtb	r3, r3
 8004842:	b25a      	sxtb	r2, r3
 8004844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004846:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800484a:	2301      	movs	r3, #1
 800484c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800484e:	e001      	b.n	8004854 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004850:	2300      	movs	r3, #0
 8004852:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004854:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004856:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800485e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004860:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004862:	4618      	mov	r0, r3
 8004864:	3740      	adds	r7, #64	; 0x40
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
	...

0800486c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b08c      	sub	sp, #48	; 0x30
 8004870:	af00      	add	r7, sp, #0
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004878:	2300      	movs	r3, #0
 800487a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004882:	2b00      	cmp	r3, #0
 8004884:	d10a      	bne.n	800489c <xQueueReceive+0x30>
	__asm volatile
 8004886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800488a:	f383 8811 	msr	BASEPRI, r3
 800488e:	f3bf 8f6f 	isb	sy
 8004892:	f3bf 8f4f 	dsb	sy
 8004896:	623b      	str	r3, [r7, #32]
}
 8004898:	bf00      	nop
 800489a:	e7fe      	b.n	800489a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d103      	bne.n	80048aa <xQueueReceive+0x3e>
 80048a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d101      	bne.n	80048ae <xQueueReceive+0x42>
 80048aa:	2301      	movs	r3, #1
 80048ac:	e000      	b.n	80048b0 <xQueueReceive+0x44>
 80048ae:	2300      	movs	r3, #0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d10a      	bne.n	80048ca <xQueueReceive+0x5e>
	__asm volatile
 80048b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048b8:	f383 8811 	msr	BASEPRI, r3
 80048bc:	f3bf 8f6f 	isb	sy
 80048c0:	f3bf 8f4f 	dsb	sy
 80048c4:	61fb      	str	r3, [r7, #28]
}
 80048c6:	bf00      	nop
 80048c8:	e7fe      	b.n	80048c8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80048ca:	f001 f83b 	bl	8005944 <xTaskGetSchedulerState>
 80048ce:	4603      	mov	r3, r0
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d102      	bne.n	80048da <xQueueReceive+0x6e>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d101      	bne.n	80048de <xQueueReceive+0x72>
 80048da:	2301      	movs	r3, #1
 80048dc:	e000      	b.n	80048e0 <xQueueReceive+0x74>
 80048de:	2300      	movs	r3, #0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d10a      	bne.n	80048fa <xQueueReceive+0x8e>
	__asm volatile
 80048e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e8:	f383 8811 	msr	BASEPRI, r3
 80048ec:	f3bf 8f6f 	isb	sy
 80048f0:	f3bf 8f4f 	dsb	sy
 80048f4:	61bb      	str	r3, [r7, #24]
}
 80048f6:	bf00      	nop
 80048f8:	e7fe      	b.n	80048f8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80048fa:	f001 fd7b 	bl	80063f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80048fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004902:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004906:	2b00      	cmp	r3, #0
 8004908:	d01f      	beq.n	800494a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800490a:	68b9      	ldr	r1, [r7, #8]
 800490c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800490e:	f000 f8f7 	bl	8004b00 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004914:	1e5a      	subs	r2, r3, #1
 8004916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004918:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800491a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d00f      	beq.n	8004942 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004924:	3310      	adds	r3, #16
 8004926:	4618      	mov	r0, r3
 8004928:	f000 fe4e 	bl	80055c8 <xTaskRemoveFromEventList>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d007      	beq.n	8004942 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004932:	4b3d      	ldr	r3, [pc, #244]	; (8004a28 <xQueueReceive+0x1bc>)
 8004934:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004938:	601a      	str	r2, [r3, #0]
 800493a:	f3bf 8f4f 	dsb	sy
 800493e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004942:	f001 fd87 	bl	8006454 <vPortExitCritical>
				return pdPASS;
 8004946:	2301      	movs	r3, #1
 8004948:	e069      	b.n	8004a1e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d103      	bne.n	8004958 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004950:	f001 fd80 	bl	8006454 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004954:	2300      	movs	r3, #0
 8004956:	e062      	b.n	8004a1e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800495a:	2b00      	cmp	r3, #0
 800495c:	d106      	bne.n	800496c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800495e:	f107 0310 	add.w	r3, r7, #16
 8004962:	4618      	mov	r0, r3
 8004964:	f000 fe94 	bl	8005690 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004968:	2301      	movs	r3, #1
 800496a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800496c:	f001 fd72 	bl	8006454 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004970:	f000 fc06 	bl	8005180 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004974:	f001 fd3e 	bl	80063f4 <vPortEnterCritical>
 8004978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800497a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800497e:	b25b      	sxtb	r3, r3
 8004980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004984:	d103      	bne.n	800498e <xQueueReceive+0x122>
 8004986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004988:	2200      	movs	r2, #0
 800498a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800498e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004990:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004994:	b25b      	sxtb	r3, r3
 8004996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800499a:	d103      	bne.n	80049a4 <xQueueReceive+0x138>
 800499c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80049a4:	f001 fd56 	bl	8006454 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80049a8:	1d3a      	adds	r2, r7, #4
 80049aa:	f107 0310 	add.w	r3, r7, #16
 80049ae:	4611      	mov	r1, r2
 80049b0:	4618      	mov	r0, r3
 80049b2:	f000 fe83 	bl	80056bc <xTaskCheckForTimeOut>
 80049b6:	4603      	mov	r3, r0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d123      	bne.n	8004a04 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80049bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049be:	f000 f917 	bl	8004bf0 <prvIsQueueEmpty>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d017      	beq.n	80049f8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80049c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049ca:	3324      	adds	r3, #36	; 0x24
 80049cc:	687a      	ldr	r2, [r7, #4]
 80049ce:	4611      	mov	r1, r2
 80049d0:	4618      	mov	r0, r3
 80049d2:	f000 fda9 	bl	8005528 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80049d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049d8:	f000 f8b8 	bl	8004b4c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80049dc:	f000 fbde 	bl	800519c <xTaskResumeAll>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d189      	bne.n	80048fa <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80049e6:	4b10      	ldr	r3, [pc, #64]	; (8004a28 <xQueueReceive+0x1bc>)
 80049e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049ec:	601a      	str	r2, [r3, #0]
 80049ee:	f3bf 8f4f 	dsb	sy
 80049f2:	f3bf 8f6f 	isb	sy
 80049f6:	e780      	b.n	80048fa <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80049f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049fa:	f000 f8a7 	bl	8004b4c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80049fe:	f000 fbcd 	bl	800519c <xTaskResumeAll>
 8004a02:	e77a      	b.n	80048fa <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004a04:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a06:	f000 f8a1 	bl	8004b4c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004a0a:	f000 fbc7 	bl	800519c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a10:	f000 f8ee 	bl	8004bf0 <prvIsQueueEmpty>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	f43f af6f 	beq.w	80048fa <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004a1c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3730      	adds	r7, #48	; 0x30
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	e000ed04 	.word	0xe000ed04

08004a2c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b086      	sub	sp, #24
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a40:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d10d      	bne.n	8004a66 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d14d      	bne.n	8004aee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	4618      	mov	r0, r3
 8004a58:	f000 ff92 	bl	8005980 <xTaskPriorityDisinherit>
 8004a5c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2200      	movs	r2, #0
 8004a62:	609a      	str	r2, [r3, #8]
 8004a64:	e043      	b.n	8004aee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d119      	bne.n	8004aa0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6858      	ldr	r0, [r3, #4]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a74:	461a      	mov	r2, r3
 8004a76:	68b9      	ldr	r1, [r7, #8]
 8004a78:	f001 fff2 	bl	8006a60 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	685a      	ldr	r2, [r3, #4]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a84:	441a      	add	r2, r3
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	685a      	ldr	r2, [r3, #4]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d32b      	bcc.n	8004aee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	605a      	str	r2, [r3, #4]
 8004a9e:	e026      	b.n	8004aee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	68d8      	ldr	r0, [r3, #12]
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	68b9      	ldr	r1, [r7, #8]
 8004aac:	f001 ffd8 	bl	8006a60 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	68da      	ldr	r2, [r3, #12]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab8:	425b      	negs	r3, r3
 8004aba:	441a      	add	r2, r3
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	68da      	ldr	r2, [r3, #12]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d207      	bcs.n	8004adc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	689a      	ldr	r2, [r3, #8]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad4:	425b      	negs	r3, r3
 8004ad6:	441a      	add	r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	d105      	bne.n	8004aee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d002      	beq.n	8004aee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	3b01      	subs	r3, #1
 8004aec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	1c5a      	adds	r2, r3, #1
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004af6:	697b      	ldr	r3, [r7, #20]
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3718      	adds	r7, #24
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b082      	sub	sp, #8
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d018      	beq.n	8004b44 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	68da      	ldr	r2, [r3, #12]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1a:	441a      	add	r2, r3
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	68da      	ldr	r2, [r3, #12]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d303      	bcc.n	8004b34 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	68d9      	ldr	r1, [r3, #12]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3c:	461a      	mov	r2, r3
 8004b3e:	6838      	ldr	r0, [r7, #0]
 8004b40:	f001 ff8e 	bl	8006a60 <memcpy>
	}
}
 8004b44:	bf00      	nop
 8004b46:	3708      	adds	r7, #8
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}

08004b4c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004b54:	f001 fc4e 	bl	80063f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b5e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b60:	e011      	b.n	8004b86 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d012      	beq.n	8004b90 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	3324      	adds	r3, #36	; 0x24
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f000 fd2a 	bl	80055c8 <xTaskRemoveFromEventList>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d001      	beq.n	8004b7e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004b7a:	f000 fe01 	bl	8005780 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004b7e:	7bfb      	ldrb	r3, [r7, #15]
 8004b80:	3b01      	subs	r3, #1
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	dce9      	bgt.n	8004b62 <prvUnlockQueue+0x16>
 8004b8e:	e000      	b.n	8004b92 <prvUnlockQueue+0x46>
					break;
 8004b90:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	22ff      	movs	r2, #255	; 0xff
 8004b96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004b9a:	f001 fc5b 	bl	8006454 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004b9e:	f001 fc29 	bl	80063f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ba8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004baa:	e011      	b.n	8004bd0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	691b      	ldr	r3, [r3, #16]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d012      	beq.n	8004bda <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	3310      	adds	r3, #16
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f000 fd05 	bl	80055c8 <xTaskRemoveFromEventList>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d001      	beq.n	8004bc8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004bc4:	f000 fddc 	bl	8005780 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004bc8:	7bbb      	ldrb	r3, [r7, #14]
 8004bca:	3b01      	subs	r3, #1
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004bd0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	dce9      	bgt.n	8004bac <prvUnlockQueue+0x60>
 8004bd8:	e000      	b.n	8004bdc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004bda:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	22ff      	movs	r2, #255	; 0xff
 8004be0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004be4:	f001 fc36 	bl	8006454 <vPortExitCritical>
}
 8004be8:	bf00      	nop
 8004bea:	3710      	adds	r7, #16
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}

08004bf0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b084      	sub	sp, #16
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004bf8:	f001 fbfc 	bl	80063f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d102      	bne.n	8004c0a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004c04:	2301      	movs	r3, #1
 8004c06:	60fb      	str	r3, [r7, #12]
 8004c08:	e001      	b.n	8004c0e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004c0e:	f001 fc21 	bl	8006454 <vPortExitCritical>

	return xReturn;
 8004c12:	68fb      	ldr	r3, [r7, #12]
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3710      	adds	r7, #16
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}

08004c1c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004c24:	f001 fbe6 	bl	80063f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d102      	bne.n	8004c3a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004c34:	2301      	movs	r3, #1
 8004c36:	60fb      	str	r3, [r7, #12]
 8004c38:	e001      	b.n	8004c3e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004c3e:	f001 fc09 	bl	8006454 <vPortExitCritical>

	return xReturn;
 8004c42:	68fb      	ldr	r3, [r7, #12]
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3710      	adds	r7, #16
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b085      	sub	sp, #20
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c56:	2300      	movs	r3, #0
 8004c58:	60fb      	str	r3, [r7, #12]
 8004c5a:	e014      	b.n	8004c86 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004c5c:	4a0f      	ldr	r2, [pc, #60]	; (8004c9c <vQueueAddToRegistry+0x50>)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d10b      	bne.n	8004c80 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004c68:	490c      	ldr	r1, [pc, #48]	; (8004c9c <vQueueAddToRegistry+0x50>)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	683a      	ldr	r2, [r7, #0]
 8004c6e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004c72:	4a0a      	ldr	r2, [pc, #40]	; (8004c9c <vQueueAddToRegistry+0x50>)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	00db      	lsls	r3, r3, #3
 8004c78:	4413      	add	r3, r2
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004c7e:	e006      	b.n	8004c8e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	3301      	adds	r3, #1
 8004c84:	60fb      	str	r3, [r7, #12]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2b07      	cmp	r3, #7
 8004c8a:	d9e7      	bls.n	8004c5c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004c8c:	bf00      	nop
 8004c8e:	bf00      	nop
 8004c90:	3714      	adds	r7, #20
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
 8004c9a:	bf00      	nop
 8004c9c:	200009fc 	.word	0x200009fc

08004ca0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b086      	sub	sp, #24
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	60b9      	str	r1, [r7, #8]
 8004caa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004cb0:	f001 fba0 	bl	80063f4 <vPortEnterCritical>
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004cba:	b25b      	sxtb	r3, r3
 8004cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc0:	d103      	bne.n	8004cca <vQueueWaitForMessageRestricted+0x2a>
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004cd0:	b25b      	sxtb	r3, r3
 8004cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd6:	d103      	bne.n	8004ce0 <vQueueWaitForMessageRestricted+0x40>
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ce0:	f001 fbb8 	bl	8006454 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d106      	bne.n	8004cfa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	3324      	adds	r3, #36	; 0x24
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	68b9      	ldr	r1, [r7, #8]
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f000 fc3b 	bl	8005570 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004cfa:	6978      	ldr	r0, [r7, #20]
 8004cfc:	f7ff ff26 	bl	8004b4c <prvUnlockQueue>
	}
 8004d00:	bf00      	nop
 8004d02:	3718      	adds	r7, #24
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b08e      	sub	sp, #56	; 0x38
 8004d0c:	af04      	add	r7, sp, #16
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	60b9      	str	r1, [r7, #8]
 8004d12:	607a      	str	r2, [r7, #4]
 8004d14:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004d16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d10a      	bne.n	8004d32 <xTaskCreateStatic+0x2a>
	__asm volatile
 8004d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d20:	f383 8811 	msr	BASEPRI, r3
 8004d24:	f3bf 8f6f 	isb	sy
 8004d28:	f3bf 8f4f 	dsb	sy
 8004d2c:	623b      	str	r3, [r7, #32]
}
 8004d2e:	bf00      	nop
 8004d30:	e7fe      	b.n	8004d30 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d10a      	bne.n	8004d4e <xTaskCreateStatic+0x46>
	__asm volatile
 8004d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d3c:	f383 8811 	msr	BASEPRI, r3
 8004d40:	f3bf 8f6f 	isb	sy
 8004d44:	f3bf 8f4f 	dsb	sy
 8004d48:	61fb      	str	r3, [r7, #28]
}
 8004d4a:	bf00      	nop
 8004d4c:	e7fe      	b.n	8004d4c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004d4e:	235c      	movs	r3, #92	; 0x5c
 8004d50:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	2b5c      	cmp	r3, #92	; 0x5c
 8004d56:	d00a      	beq.n	8004d6e <xTaskCreateStatic+0x66>
	__asm volatile
 8004d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d5c:	f383 8811 	msr	BASEPRI, r3
 8004d60:	f3bf 8f6f 	isb	sy
 8004d64:	f3bf 8f4f 	dsb	sy
 8004d68:	61bb      	str	r3, [r7, #24]
}
 8004d6a:	bf00      	nop
 8004d6c:	e7fe      	b.n	8004d6c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004d6e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d01e      	beq.n	8004db4 <xTaskCreateStatic+0xac>
 8004d76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d01b      	beq.n	8004db4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d7e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d84:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d88:	2202      	movs	r2, #2
 8004d8a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004d8e:	2300      	movs	r3, #0
 8004d90:	9303      	str	r3, [sp, #12]
 8004d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d94:	9302      	str	r3, [sp, #8]
 8004d96:	f107 0314 	add.w	r3, r7, #20
 8004d9a:	9301      	str	r3, [sp, #4]
 8004d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d9e:	9300      	str	r3, [sp, #0]
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	68b9      	ldr	r1, [r7, #8]
 8004da6:	68f8      	ldr	r0, [r7, #12]
 8004da8:	f000 f850 	bl	8004e4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004dac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004dae:	f000 f8dd 	bl	8004f6c <prvAddNewTaskToReadyList>
 8004db2:	e001      	b.n	8004db8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004db4:	2300      	movs	r3, #0
 8004db6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004db8:	697b      	ldr	r3, [r7, #20]
	}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3728      	adds	r7, #40	; 0x28
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}

08004dc2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004dc2:	b580      	push	{r7, lr}
 8004dc4:	b08c      	sub	sp, #48	; 0x30
 8004dc6:	af04      	add	r7, sp, #16
 8004dc8:	60f8      	str	r0, [r7, #12]
 8004dca:	60b9      	str	r1, [r7, #8]
 8004dcc:	603b      	str	r3, [r7, #0]
 8004dce:	4613      	mov	r3, r2
 8004dd0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004dd2:	88fb      	ldrh	r3, [r7, #6]
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f001 fc2e 	bl	8006638 <pvPortMalloc>
 8004ddc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d00e      	beq.n	8004e02 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004de4:	205c      	movs	r0, #92	; 0x5c
 8004de6:	f001 fc27 	bl	8006638 <pvPortMalloc>
 8004dea:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d003      	beq.n	8004dfa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	631a      	str	r2, [r3, #48]	; 0x30
 8004df8:	e005      	b.n	8004e06 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004dfa:	6978      	ldr	r0, [r7, #20]
 8004dfc:	f001 fce8 	bl	80067d0 <vPortFree>
 8004e00:	e001      	b.n	8004e06 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004e02:	2300      	movs	r3, #0
 8004e04:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d017      	beq.n	8004e3c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004e14:	88fa      	ldrh	r2, [r7, #6]
 8004e16:	2300      	movs	r3, #0
 8004e18:	9303      	str	r3, [sp, #12]
 8004e1a:	69fb      	ldr	r3, [r7, #28]
 8004e1c:	9302      	str	r3, [sp, #8]
 8004e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e20:	9301      	str	r3, [sp, #4]
 8004e22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e24:	9300      	str	r3, [sp, #0]
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	68b9      	ldr	r1, [r7, #8]
 8004e2a:	68f8      	ldr	r0, [r7, #12]
 8004e2c:	f000 f80e 	bl	8004e4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e30:	69f8      	ldr	r0, [r7, #28]
 8004e32:	f000 f89b 	bl	8004f6c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004e36:	2301      	movs	r3, #1
 8004e38:	61bb      	str	r3, [r7, #24]
 8004e3a:	e002      	b.n	8004e42 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8004e40:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004e42:	69bb      	ldr	r3, [r7, #24]
	}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3720      	adds	r7, #32
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}

08004e4c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b088      	sub	sp, #32
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	60b9      	str	r1, [r7, #8]
 8004e56:	607a      	str	r2, [r7, #4]
 8004e58:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e5c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	461a      	mov	r2, r3
 8004e64:	21a5      	movs	r1, #165	; 0xa5
 8004e66:	f001 fe09 	bl	8006a7c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004e74:	3b01      	subs	r3, #1
 8004e76:	009b      	lsls	r3, r3, #2
 8004e78:	4413      	add	r3, r2
 8004e7a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	f023 0307 	bic.w	r3, r3, #7
 8004e82:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004e84:	69bb      	ldr	r3, [r7, #24]
 8004e86:	f003 0307 	and.w	r3, r3, #7
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d00a      	beq.n	8004ea4 <prvInitialiseNewTask+0x58>
	__asm volatile
 8004e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e92:	f383 8811 	msr	BASEPRI, r3
 8004e96:	f3bf 8f6f 	isb	sy
 8004e9a:	f3bf 8f4f 	dsb	sy
 8004e9e:	617b      	str	r3, [r7, #20]
}
 8004ea0:	bf00      	nop
 8004ea2:	e7fe      	b.n	8004ea2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d01f      	beq.n	8004eea <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004eaa:	2300      	movs	r3, #0
 8004eac:	61fb      	str	r3, [r7, #28]
 8004eae:	e012      	b.n	8004ed6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004eb0:	68ba      	ldr	r2, [r7, #8]
 8004eb2:	69fb      	ldr	r3, [r7, #28]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	7819      	ldrb	r1, [r3, #0]
 8004eb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	4413      	add	r3, r2
 8004ebe:	3334      	adds	r3, #52	; 0x34
 8004ec0:	460a      	mov	r2, r1
 8004ec2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004ec4:	68ba      	ldr	r2, [r7, #8]
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	4413      	add	r3, r2
 8004eca:	781b      	ldrb	r3, [r3, #0]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d006      	beq.n	8004ede <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ed0:	69fb      	ldr	r3, [r7, #28]
 8004ed2:	3301      	adds	r3, #1
 8004ed4:	61fb      	str	r3, [r7, #28]
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	2b0f      	cmp	r3, #15
 8004eda:	d9e9      	bls.n	8004eb0 <prvInitialiseNewTask+0x64>
 8004edc:	e000      	b.n	8004ee0 <prvInitialiseNewTask+0x94>
			{
				break;
 8004ede:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ee8:	e003      	b.n	8004ef2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ef4:	2b37      	cmp	r3, #55	; 0x37
 8004ef6:	d901      	bls.n	8004efc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004ef8:	2337      	movs	r3, #55	; 0x37
 8004efa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004efe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f00:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f06:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f10:	3304      	adds	r3, #4
 8004f12:	4618      	mov	r0, r3
 8004f14:	f7ff f978 	bl	8004208 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004f18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f1a:	3318      	adds	r3, #24
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7ff f973 	bl	8004208 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f26:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f2a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f30:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004f32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f36:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f46:	683a      	ldr	r2, [r7, #0]
 8004f48:	68f9      	ldr	r1, [r7, #12]
 8004f4a:	69b8      	ldr	r0, [r7, #24]
 8004f4c:	f001 f928 	bl	80061a0 <pxPortInitialiseStack>
 8004f50:	4602      	mov	r2, r0
 8004f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f54:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d002      	beq.n	8004f62 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f62:	bf00      	nop
 8004f64:	3720      	adds	r7, #32
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
	...

08004f6c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b082      	sub	sp, #8
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004f74:	f001 fa3e 	bl	80063f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004f78:	4b2d      	ldr	r3, [pc, #180]	; (8005030 <prvAddNewTaskToReadyList+0xc4>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	4a2c      	ldr	r2, [pc, #176]	; (8005030 <prvAddNewTaskToReadyList+0xc4>)
 8004f80:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004f82:	4b2c      	ldr	r3, [pc, #176]	; (8005034 <prvAddNewTaskToReadyList+0xc8>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d109      	bne.n	8004f9e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004f8a:	4a2a      	ldr	r2, [pc, #168]	; (8005034 <prvAddNewTaskToReadyList+0xc8>)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004f90:	4b27      	ldr	r3, [pc, #156]	; (8005030 <prvAddNewTaskToReadyList+0xc4>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d110      	bne.n	8004fba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004f98:	f000 fc16 	bl	80057c8 <prvInitialiseTaskLists>
 8004f9c:	e00d      	b.n	8004fba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004f9e:	4b26      	ldr	r3, [pc, #152]	; (8005038 <prvAddNewTaskToReadyList+0xcc>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d109      	bne.n	8004fba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004fa6:	4b23      	ldr	r3, [pc, #140]	; (8005034 <prvAddNewTaskToReadyList+0xc8>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d802      	bhi.n	8004fba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004fb4:	4a1f      	ldr	r2, [pc, #124]	; (8005034 <prvAddNewTaskToReadyList+0xc8>)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004fba:	4b20      	ldr	r3, [pc, #128]	; (800503c <prvAddNewTaskToReadyList+0xd0>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	3301      	adds	r3, #1
 8004fc0:	4a1e      	ldr	r2, [pc, #120]	; (800503c <prvAddNewTaskToReadyList+0xd0>)
 8004fc2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004fc4:	4b1d      	ldr	r3, [pc, #116]	; (800503c <prvAddNewTaskToReadyList+0xd0>)
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fd0:	4b1b      	ldr	r3, [pc, #108]	; (8005040 <prvAddNewTaskToReadyList+0xd4>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d903      	bls.n	8004fe0 <prvAddNewTaskToReadyList+0x74>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fdc:	4a18      	ldr	r2, [pc, #96]	; (8005040 <prvAddNewTaskToReadyList+0xd4>)
 8004fde:	6013      	str	r3, [r2, #0]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	4413      	add	r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	4a15      	ldr	r2, [pc, #84]	; (8005044 <prvAddNewTaskToReadyList+0xd8>)
 8004fee:	441a      	add	r2, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	3304      	adds	r3, #4
 8004ff4:	4619      	mov	r1, r3
 8004ff6:	4610      	mov	r0, r2
 8004ff8:	f7ff f913 	bl	8004222 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004ffc:	f001 fa2a 	bl	8006454 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005000:	4b0d      	ldr	r3, [pc, #52]	; (8005038 <prvAddNewTaskToReadyList+0xcc>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d00e      	beq.n	8005026 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005008:	4b0a      	ldr	r3, [pc, #40]	; (8005034 <prvAddNewTaskToReadyList+0xc8>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005012:	429a      	cmp	r2, r3
 8005014:	d207      	bcs.n	8005026 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005016:	4b0c      	ldr	r3, [pc, #48]	; (8005048 <prvAddNewTaskToReadyList+0xdc>)
 8005018:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800501c:	601a      	str	r2, [r3, #0]
 800501e:	f3bf 8f4f 	dsb	sy
 8005022:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005026:	bf00      	nop
 8005028:	3708      	adds	r7, #8
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	20000f10 	.word	0x20000f10
 8005034:	20000a3c 	.word	0x20000a3c
 8005038:	20000f1c 	.word	0x20000f1c
 800503c:	20000f2c 	.word	0x20000f2c
 8005040:	20000f18 	.word	0x20000f18
 8005044:	20000a40 	.word	0x20000a40
 8005048:	e000ed04 	.word	0xe000ed04

0800504c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800504c:	b580      	push	{r7, lr}
 800504e:	b084      	sub	sp, #16
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005054:	2300      	movs	r3, #0
 8005056:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d017      	beq.n	800508e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800505e:	4b13      	ldr	r3, [pc, #76]	; (80050ac <vTaskDelay+0x60>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d00a      	beq.n	800507c <vTaskDelay+0x30>
	__asm volatile
 8005066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800506a:	f383 8811 	msr	BASEPRI, r3
 800506e:	f3bf 8f6f 	isb	sy
 8005072:	f3bf 8f4f 	dsb	sy
 8005076:	60bb      	str	r3, [r7, #8]
}
 8005078:	bf00      	nop
 800507a:	e7fe      	b.n	800507a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800507c:	f000 f880 	bl	8005180 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005080:	2100      	movs	r1, #0
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 fcea 	bl	8005a5c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005088:	f000 f888 	bl	800519c <xTaskResumeAll>
 800508c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d107      	bne.n	80050a4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005094:	4b06      	ldr	r3, [pc, #24]	; (80050b0 <vTaskDelay+0x64>)
 8005096:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800509a:	601a      	str	r2, [r3, #0]
 800509c:	f3bf 8f4f 	dsb	sy
 80050a0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80050a4:	bf00      	nop
 80050a6:	3710      	adds	r7, #16
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}
 80050ac:	20000f38 	.word	0x20000f38
 80050b0:	e000ed04 	.word	0xe000ed04

080050b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b08a      	sub	sp, #40	; 0x28
 80050b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80050ba:	2300      	movs	r3, #0
 80050bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80050be:	2300      	movs	r3, #0
 80050c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80050c2:	463a      	mov	r2, r7
 80050c4:	1d39      	adds	r1, r7, #4
 80050c6:	f107 0308 	add.w	r3, r7, #8
 80050ca:	4618      	mov	r0, r3
 80050cc:	f7ff f848 	bl	8004160 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80050d0:	6839      	ldr	r1, [r7, #0]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	68ba      	ldr	r2, [r7, #8]
 80050d6:	9202      	str	r2, [sp, #8]
 80050d8:	9301      	str	r3, [sp, #4]
 80050da:	2300      	movs	r3, #0
 80050dc:	9300      	str	r3, [sp, #0]
 80050de:	2300      	movs	r3, #0
 80050e0:	460a      	mov	r2, r1
 80050e2:	4921      	ldr	r1, [pc, #132]	; (8005168 <vTaskStartScheduler+0xb4>)
 80050e4:	4821      	ldr	r0, [pc, #132]	; (800516c <vTaskStartScheduler+0xb8>)
 80050e6:	f7ff fe0f 	bl	8004d08 <xTaskCreateStatic>
 80050ea:	4603      	mov	r3, r0
 80050ec:	4a20      	ldr	r2, [pc, #128]	; (8005170 <vTaskStartScheduler+0xbc>)
 80050ee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80050f0:	4b1f      	ldr	r3, [pc, #124]	; (8005170 <vTaskStartScheduler+0xbc>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d002      	beq.n	80050fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80050f8:	2301      	movs	r3, #1
 80050fa:	617b      	str	r3, [r7, #20]
 80050fc:	e001      	b.n	8005102 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80050fe:	2300      	movs	r3, #0
 8005100:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	2b01      	cmp	r3, #1
 8005106:	d102      	bne.n	800510e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005108:	f000 fcfc 	bl	8005b04 <xTimerCreateTimerTask>
 800510c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	2b01      	cmp	r3, #1
 8005112:	d116      	bne.n	8005142 <vTaskStartScheduler+0x8e>
	__asm volatile
 8005114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005118:	f383 8811 	msr	BASEPRI, r3
 800511c:	f3bf 8f6f 	isb	sy
 8005120:	f3bf 8f4f 	dsb	sy
 8005124:	613b      	str	r3, [r7, #16]
}
 8005126:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005128:	4b12      	ldr	r3, [pc, #72]	; (8005174 <vTaskStartScheduler+0xc0>)
 800512a:	f04f 32ff 	mov.w	r2, #4294967295
 800512e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005130:	4b11      	ldr	r3, [pc, #68]	; (8005178 <vTaskStartScheduler+0xc4>)
 8005132:	2201      	movs	r2, #1
 8005134:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005136:	4b11      	ldr	r3, [pc, #68]	; (800517c <vTaskStartScheduler+0xc8>)
 8005138:	2200      	movs	r2, #0
 800513a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800513c:	f001 f8b8 	bl	80062b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005140:	e00e      	b.n	8005160 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005148:	d10a      	bne.n	8005160 <vTaskStartScheduler+0xac>
	__asm volatile
 800514a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800514e:	f383 8811 	msr	BASEPRI, r3
 8005152:	f3bf 8f6f 	isb	sy
 8005156:	f3bf 8f4f 	dsb	sy
 800515a:	60fb      	str	r3, [r7, #12]
}
 800515c:	bf00      	nop
 800515e:	e7fe      	b.n	800515e <vTaskStartScheduler+0xaa>
}
 8005160:	bf00      	nop
 8005162:	3718      	adds	r7, #24
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}
 8005168:	0800b798 	.word	0x0800b798
 800516c:	08005799 	.word	0x08005799
 8005170:	20000f34 	.word	0x20000f34
 8005174:	20000f30 	.word	0x20000f30
 8005178:	20000f1c 	.word	0x20000f1c
 800517c:	20000f14 	.word	0x20000f14

08005180 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005180:	b480      	push	{r7}
 8005182:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005184:	4b04      	ldr	r3, [pc, #16]	; (8005198 <vTaskSuspendAll+0x18>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	3301      	adds	r3, #1
 800518a:	4a03      	ldr	r2, [pc, #12]	; (8005198 <vTaskSuspendAll+0x18>)
 800518c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800518e:	bf00      	nop
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr
 8005198:	20000f38 	.word	0x20000f38

0800519c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b084      	sub	sp, #16
 80051a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80051a2:	2300      	movs	r3, #0
 80051a4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80051a6:	2300      	movs	r3, #0
 80051a8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80051aa:	4b42      	ldr	r3, [pc, #264]	; (80052b4 <xTaskResumeAll+0x118>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d10a      	bne.n	80051c8 <xTaskResumeAll+0x2c>
	__asm volatile
 80051b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051b6:	f383 8811 	msr	BASEPRI, r3
 80051ba:	f3bf 8f6f 	isb	sy
 80051be:	f3bf 8f4f 	dsb	sy
 80051c2:	603b      	str	r3, [r7, #0]
}
 80051c4:	bf00      	nop
 80051c6:	e7fe      	b.n	80051c6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80051c8:	f001 f914 	bl	80063f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80051cc:	4b39      	ldr	r3, [pc, #228]	; (80052b4 <xTaskResumeAll+0x118>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	3b01      	subs	r3, #1
 80051d2:	4a38      	ldr	r2, [pc, #224]	; (80052b4 <xTaskResumeAll+0x118>)
 80051d4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051d6:	4b37      	ldr	r3, [pc, #220]	; (80052b4 <xTaskResumeAll+0x118>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d162      	bne.n	80052a4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80051de:	4b36      	ldr	r3, [pc, #216]	; (80052b8 <xTaskResumeAll+0x11c>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d05e      	beq.n	80052a4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80051e6:	e02f      	b.n	8005248 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051e8:	4b34      	ldr	r3, [pc, #208]	; (80052bc <xTaskResumeAll+0x120>)
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	3318      	adds	r3, #24
 80051f4:	4618      	mov	r0, r3
 80051f6:	f7ff f871 	bl	80042dc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	3304      	adds	r3, #4
 80051fe:	4618      	mov	r0, r3
 8005200:	f7ff f86c 	bl	80042dc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005208:	4b2d      	ldr	r3, [pc, #180]	; (80052c0 <xTaskResumeAll+0x124>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	429a      	cmp	r2, r3
 800520e:	d903      	bls.n	8005218 <xTaskResumeAll+0x7c>
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005214:	4a2a      	ldr	r2, [pc, #168]	; (80052c0 <xTaskResumeAll+0x124>)
 8005216:	6013      	str	r3, [r2, #0]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800521c:	4613      	mov	r3, r2
 800521e:	009b      	lsls	r3, r3, #2
 8005220:	4413      	add	r3, r2
 8005222:	009b      	lsls	r3, r3, #2
 8005224:	4a27      	ldr	r2, [pc, #156]	; (80052c4 <xTaskResumeAll+0x128>)
 8005226:	441a      	add	r2, r3
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	3304      	adds	r3, #4
 800522c:	4619      	mov	r1, r3
 800522e:	4610      	mov	r0, r2
 8005230:	f7fe fff7 	bl	8004222 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005238:	4b23      	ldr	r3, [pc, #140]	; (80052c8 <xTaskResumeAll+0x12c>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800523e:	429a      	cmp	r2, r3
 8005240:	d302      	bcc.n	8005248 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005242:	4b22      	ldr	r3, [pc, #136]	; (80052cc <xTaskResumeAll+0x130>)
 8005244:	2201      	movs	r2, #1
 8005246:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005248:	4b1c      	ldr	r3, [pc, #112]	; (80052bc <xTaskResumeAll+0x120>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d1cb      	bne.n	80051e8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d001      	beq.n	800525a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005256:	f000 fb55 	bl	8005904 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800525a:	4b1d      	ldr	r3, [pc, #116]	; (80052d0 <xTaskResumeAll+0x134>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d010      	beq.n	8005288 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005266:	f000 f847 	bl	80052f8 <xTaskIncrementTick>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d002      	beq.n	8005276 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005270:	4b16      	ldr	r3, [pc, #88]	; (80052cc <xTaskResumeAll+0x130>)
 8005272:	2201      	movs	r2, #1
 8005274:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	3b01      	subs	r3, #1
 800527a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d1f1      	bne.n	8005266 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005282:	4b13      	ldr	r3, [pc, #76]	; (80052d0 <xTaskResumeAll+0x134>)
 8005284:	2200      	movs	r2, #0
 8005286:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005288:	4b10      	ldr	r3, [pc, #64]	; (80052cc <xTaskResumeAll+0x130>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d009      	beq.n	80052a4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005290:	2301      	movs	r3, #1
 8005292:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005294:	4b0f      	ldr	r3, [pc, #60]	; (80052d4 <xTaskResumeAll+0x138>)
 8005296:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800529a:	601a      	str	r2, [r3, #0]
 800529c:	f3bf 8f4f 	dsb	sy
 80052a0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80052a4:	f001 f8d6 	bl	8006454 <vPortExitCritical>

	return xAlreadyYielded;
 80052a8:	68bb      	ldr	r3, [r7, #8]
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3710      	adds	r7, #16
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	20000f38 	.word	0x20000f38
 80052b8:	20000f10 	.word	0x20000f10
 80052bc:	20000ed0 	.word	0x20000ed0
 80052c0:	20000f18 	.word	0x20000f18
 80052c4:	20000a40 	.word	0x20000a40
 80052c8:	20000a3c 	.word	0x20000a3c
 80052cc:	20000f24 	.word	0x20000f24
 80052d0:	20000f20 	.word	0x20000f20
 80052d4:	e000ed04 	.word	0xe000ed04

080052d8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80052de:	4b05      	ldr	r3, [pc, #20]	; (80052f4 <xTaskGetTickCount+0x1c>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80052e4:	687b      	ldr	r3, [r7, #4]
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	370c      	adds	r7, #12
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr
 80052f2:	bf00      	nop
 80052f4:	20000f14 	.word	0x20000f14

080052f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b086      	sub	sp, #24
 80052fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80052fe:	2300      	movs	r3, #0
 8005300:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005302:	4b4f      	ldr	r3, [pc, #316]	; (8005440 <xTaskIncrementTick+0x148>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2b00      	cmp	r3, #0
 8005308:	f040 808f 	bne.w	800542a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800530c:	4b4d      	ldr	r3, [pc, #308]	; (8005444 <xTaskIncrementTick+0x14c>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	3301      	adds	r3, #1
 8005312:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005314:	4a4b      	ldr	r2, [pc, #300]	; (8005444 <xTaskIncrementTick+0x14c>)
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d120      	bne.n	8005362 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005320:	4b49      	ldr	r3, [pc, #292]	; (8005448 <xTaskIncrementTick+0x150>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00a      	beq.n	8005340 <xTaskIncrementTick+0x48>
	__asm volatile
 800532a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800532e:	f383 8811 	msr	BASEPRI, r3
 8005332:	f3bf 8f6f 	isb	sy
 8005336:	f3bf 8f4f 	dsb	sy
 800533a:	603b      	str	r3, [r7, #0]
}
 800533c:	bf00      	nop
 800533e:	e7fe      	b.n	800533e <xTaskIncrementTick+0x46>
 8005340:	4b41      	ldr	r3, [pc, #260]	; (8005448 <xTaskIncrementTick+0x150>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	60fb      	str	r3, [r7, #12]
 8005346:	4b41      	ldr	r3, [pc, #260]	; (800544c <xTaskIncrementTick+0x154>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a3f      	ldr	r2, [pc, #252]	; (8005448 <xTaskIncrementTick+0x150>)
 800534c:	6013      	str	r3, [r2, #0]
 800534e:	4a3f      	ldr	r2, [pc, #252]	; (800544c <xTaskIncrementTick+0x154>)
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	6013      	str	r3, [r2, #0]
 8005354:	4b3e      	ldr	r3, [pc, #248]	; (8005450 <xTaskIncrementTick+0x158>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	3301      	adds	r3, #1
 800535a:	4a3d      	ldr	r2, [pc, #244]	; (8005450 <xTaskIncrementTick+0x158>)
 800535c:	6013      	str	r3, [r2, #0]
 800535e:	f000 fad1 	bl	8005904 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005362:	4b3c      	ldr	r3, [pc, #240]	; (8005454 <xTaskIncrementTick+0x15c>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	693a      	ldr	r2, [r7, #16]
 8005368:	429a      	cmp	r2, r3
 800536a:	d349      	bcc.n	8005400 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800536c:	4b36      	ldr	r3, [pc, #216]	; (8005448 <xTaskIncrementTick+0x150>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d104      	bne.n	8005380 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005376:	4b37      	ldr	r3, [pc, #220]	; (8005454 <xTaskIncrementTick+0x15c>)
 8005378:	f04f 32ff 	mov.w	r2, #4294967295
 800537c:	601a      	str	r2, [r3, #0]
					break;
 800537e:	e03f      	b.n	8005400 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005380:	4b31      	ldr	r3, [pc, #196]	; (8005448 <xTaskIncrementTick+0x150>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005390:	693a      	ldr	r2, [r7, #16]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	429a      	cmp	r2, r3
 8005396:	d203      	bcs.n	80053a0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005398:	4a2e      	ldr	r2, [pc, #184]	; (8005454 <xTaskIncrementTick+0x15c>)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800539e:	e02f      	b.n	8005400 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	3304      	adds	r3, #4
 80053a4:	4618      	mov	r0, r3
 80053a6:	f7fe ff99 	bl	80042dc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d004      	beq.n	80053bc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	3318      	adds	r3, #24
 80053b6:	4618      	mov	r0, r3
 80053b8:	f7fe ff90 	bl	80042dc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053c0:	4b25      	ldr	r3, [pc, #148]	; (8005458 <xTaskIncrementTick+0x160>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d903      	bls.n	80053d0 <xTaskIncrementTick+0xd8>
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053cc:	4a22      	ldr	r2, [pc, #136]	; (8005458 <xTaskIncrementTick+0x160>)
 80053ce:	6013      	str	r3, [r2, #0]
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053d4:	4613      	mov	r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	4413      	add	r3, r2
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	4a1f      	ldr	r2, [pc, #124]	; (800545c <xTaskIncrementTick+0x164>)
 80053de:	441a      	add	r2, r3
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	3304      	adds	r3, #4
 80053e4:	4619      	mov	r1, r3
 80053e6:	4610      	mov	r0, r2
 80053e8:	f7fe ff1b 	bl	8004222 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053f0:	4b1b      	ldr	r3, [pc, #108]	; (8005460 <xTaskIncrementTick+0x168>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d3b8      	bcc.n	800536c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80053fa:	2301      	movs	r3, #1
 80053fc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053fe:	e7b5      	b.n	800536c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005400:	4b17      	ldr	r3, [pc, #92]	; (8005460 <xTaskIncrementTick+0x168>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005406:	4915      	ldr	r1, [pc, #84]	; (800545c <xTaskIncrementTick+0x164>)
 8005408:	4613      	mov	r3, r2
 800540a:	009b      	lsls	r3, r3, #2
 800540c:	4413      	add	r3, r2
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	440b      	add	r3, r1
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	2b01      	cmp	r3, #1
 8005416:	d901      	bls.n	800541c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005418:	2301      	movs	r3, #1
 800541a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800541c:	4b11      	ldr	r3, [pc, #68]	; (8005464 <xTaskIncrementTick+0x16c>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d007      	beq.n	8005434 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005424:	2301      	movs	r3, #1
 8005426:	617b      	str	r3, [r7, #20]
 8005428:	e004      	b.n	8005434 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800542a:	4b0f      	ldr	r3, [pc, #60]	; (8005468 <xTaskIncrementTick+0x170>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	3301      	adds	r3, #1
 8005430:	4a0d      	ldr	r2, [pc, #52]	; (8005468 <xTaskIncrementTick+0x170>)
 8005432:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005434:	697b      	ldr	r3, [r7, #20]
}
 8005436:	4618      	mov	r0, r3
 8005438:	3718      	adds	r7, #24
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop
 8005440:	20000f38 	.word	0x20000f38
 8005444:	20000f14 	.word	0x20000f14
 8005448:	20000ec8 	.word	0x20000ec8
 800544c:	20000ecc 	.word	0x20000ecc
 8005450:	20000f28 	.word	0x20000f28
 8005454:	20000f30 	.word	0x20000f30
 8005458:	20000f18 	.word	0x20000f18
 800545c:	20000a40 	.word	0x20000a40
 8005460:	20000a3c 	.word	0x20000a3c
 8005464:	20000f24 	.word	0x20000f24
 8005468:	20000f20 	.word	0x20000f20

0800546c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800546c:	b480      	push	{r7}
 800546e:	b085      	sub	sp, #20
 8005470:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005472:	4b28      	ldr	r3, [pc, #160]	; (8005514 <vTaskSwitchContext+0xa8>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d003      	beq.n	8005482 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800547a:	4b27      	ldr	r3, [pc, #156]	; (8005518 <vTaskSwitchContext+0xac>)
 800547c:	2201      	movs	r2, #1
 800547e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005480:	e041      	b.n	8005506 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8005482:	4b25      	ldr	r3, [pc, #148]	; (8005518 <vTaskSwitchContext+0xac>)
 8005484:	2200      	movs	r2, #0
 8005486:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005488:	4b24      	ldr	r3, [pc, #144]	; (800551c <vTaskSwitchContext+0xb0>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	60fb      	str	r3, [r7, #12]
 800548e:	e010      	b.n	80054b2 <vTaskSwitchContext+0x46>
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d10a      	bne.n	80054ac <vTaskSwitchContext+0x40>
	__asm volatile
 8005496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800549a:	f383 8811 	msr	BASEPRI, r3
 800549e:	f3bf 8f6f 	isb	sy
 80054a2:	f3bf 8f4f 	dsb	sy
 80054a6:	607b      	str	r3, [r7, #4]
}
 80054a8:	bf00      	nop
 80054aa:	e7fe      	b.n	80054aa <vTaskSwitchContext+0x3e>
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	3b01      	subs	r3, #1
 80054b0:	60fb      	str	r3, [r7, #12]
 80054b2:	491b      	ldr	r1, [pc, #108]	; (8005520 <vTaskSwitchContext+0xb4>)
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	4613      	mov	r3, r2
 80054b8:	009b      	lsls	r3, r3, #2
 80054ba:	4413      	add	r3, r2
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	440b      	add	r3, r1
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d0e4      	beq.n	8005490 <vTaskSwitchContext+0x24>
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	4613      	mov	r3, r2
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	4413      	add	r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	4a13      	ldr	r2, [pc, #76]	; (8005520 <vTaskSwitchContext+0xb4>)
 80054d2:	4413      	add	r3, r2
 80054d4:	60bb      	str	r3, [r7, #8]
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	685a      	ldr	r2, [r3, #4]
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	605a      	str	r2, [r3, #4]
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	685a      	ldr	r2, [r3, #4]
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	3308      	adds	r3, #8
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d104      	bne.n	80054f6 <vTaskSwitchContext+0x8a>
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	685a      	ldr	r2, [r3, #4]
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	605a      	str	r2, [r3, #4]
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	4a09      	ldr	r2, [pc, #36]	; (8005524 <vTaskSwitchContext+0xb8>)
 80054fe:	6013      	str	r3, [r2, #0]
 8005500:	4a06      	ldr	r2, [pc, #24]	; (800551c <vTaskSwitchContext+0xb0>)
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	6013      	str	r3, [r2, #0]
}
 8005506:	bf00      	nop
 8005508:	3714      	adds	r7, #20
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr
 8005512:	bf00      	nop
 8005514:	20000f38 	.word	0x20000f38
 8005518:	20000f24 	.word	0x20000f24
 800551c:	20000f18 	.word	0x20000f18
 8005520:	20000a40 	.word	0x20000a40
 8005524:	20000a3c 	.word	0x20000a3c

08005528 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
 8005530:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d10a      	bne.n	800554e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800553c:	f383 8811 	msr	BASEPRI, r3
 8005540:	f3bf 8f6f 	isb	sy
 8005544:	f3bf 8f4f 	dsb	sy
 8005548:	60fb      	str	r3, [r7, #12]
}
 800554a:	bf00      	nop
 800554c:	e7fe      	b.n	800554c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800554e:	4b07      	ldr	r3, [pc, #28]	; (800556c <vTaskPlaceOnEventList+0x44>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	3318      	adds	r3, #24
 8005554:	4619      	mov	r1, r3
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f7fe fe87 	bl	800426a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800555c:	2101      	movs	r1, #1
 800555e:	6838      	ldr	r0, [r7, #0]
 8005560:	f000 fa7c 	bl	8005a5c <prvAddCurrentTaskToDelayedList>
}
 8005564:	bf00      	nop
 8005566:	3710      	adds	r7, #16
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}
 800556c:	20000a3c 	.word	0x20000a3c

08005570 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005570:	b580      	push	{r7, lr}
 8005572:	b086      	sub	sp, #24
 8005574:	af00      	add	r7, sp, #0
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	60b9      	str	r1, [r7, #8]
 800557a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d10a      	bne.n	8005598 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005586:	f383 8811 	msr	BASEPRI, r3
 800558a:	f3bf 8f6f 	isb	sy
 800558e:	f3bf 8f4f 	dsb	sy
 8005592:	617b      	str	r3, [r7, #20]
}
 8005594:	bf00      	nop
 8005596:	e7fe      	b.n	8005596 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005598:	4b0a      	ldr	r3, [pc, #40]	; (80055c4 <vTaskPlaceOnEventListRestricted+0x54>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	3318      	adds	r3, #24
 800559e:	4619      	mov	r1, r3
 80055a0:	68f8      	ldr	r0, [r7, #12]
 80055a2:	f7fe fe3e 	bl	8004222 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d002      	beq.n	80055b2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80055ac:	f04f 33ff 	mov.w	r3, #4294967295
 80055b0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80055b2:	6879      	ldr	r1, [r7, #4]
 80055b4:	68b8      	ldr	r0, [r7, #8]
 80055b6:	f000 fa51 	bl	8005a5c <prvAddCurrentTaskToDelayedList>
	}
 80055ba:	bf00      	nop
 80055bc:	3718      	adds	r7, #24
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}
 80055c2:	bf00      	nop
 80055c4:	20000a3c 	.word	0x20000a3c

080055c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b086      	sub	sp, #24
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d10a      	bne.n	80055f4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80055de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e2:	f383 8811 	msr	BASEPRI, r3
 80055e6:	f3bf 8f6f 	isb	sy
 80055ea:	f3bf 8f4f 	dsb	sy
 80055ee:	60fb      	str	r3, [r7, #12]
}
 80055f0:	bf00      	nop
 80055f2:	e7fe      	b.n	80055f2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	3318      	adds	r3, #24
 80055f8:	4618      	mov	r0, r3
 80055fa:	f7fe fe6f 	bl	80042dc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055fe:	4b1e      	ldr	r3, [pc, #120]	; (8005678 <xTaskRemoveFromEventList+0xb0>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d11d      	bne.n	8005642 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	3304      	adds	r3, #4
 800560a:	4618      	mov	r0, r3
 800560c:	f7fe fe66 	bl	80042dc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005614:	4b19      	ldr	r3, [pc, #100]	; (800567c <xTaskRemoveFromEventList+0xb4>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	429a      	cmp	r2, r3
 800561a:	d903      	bls.n	8005624 <xTaskRemoveFromEventList+0x5c>
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005620:	4a16      	ldr	r2, [pc, #88]	; (800567c <xTaskRemoveFromEventList+0xb4>)
 8005622:	6013      	str	r3, [r2, #0]
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005628:	4613      	mov	r3, r2
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	4413      	add	r3, r2
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	4a13      	ldr	r2, [pc, #76]	; (8005680 <xTaskRemoveFromEventList+0xb8>)
 8005632:	441a      	add	r2, r3
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	3304      	adds	r3, #4
 8005638:	4619      	mov	r1, r3
 800563a:	4610      	mov	r0, r2
 800563c:	f7fe fdf1 	bl	8004222 <vListInsertEnd>
 8005640:	e005      	b.n	800564e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	3318      	adds	r3, #24
 8005646:	4619      	mov	r1, r3
 8005648:	480e      	ldr	r0, [pc, #56]	; (8005684 <xTaskRemoveFromEventList+0xbc>)
 800564a:	f7fe fdea 	bl	8004222 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005652:	4b0d      	ldr	r3, [pc, #52]	; (8005688 <xTaskRemoveFromEventList+0xc0>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005658:	429a      	cmp	r2, r3
 800565a:	d905      	bls.n	8005668 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800565c:	2301      	movs	r3, #1
 800565e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005660:	4b0a      	ldr	r3, [pc, #40]	; (800568c <xTaskRemoveFromEventList+0xc4>)
 8005662:	2201      	movs	r2, #1
 8005664:	601a      	str	r2, [r3, #0]
 8005666:	e001      	b.n	800566c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005668:	2300      	movs	r3, #0
 800566a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800566c:	697b      	ldr	r3, [r7, #20]
}
 800566e:	4618      	mov	r0, r3
 8005670:	3718      	adds	r7, #24
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	20000f38 	.word	0x20000f38
 800567c:	20000f18 	.word	0x20000f18
 8005680:	20000a40 	.word	0x20000a40
 8005684:	20000ed0 	.word	0x20000ed0
 8005688:	20000a3c 	.word	0x20000a3c
 800568c:	20000f24 	.word	0x20000f24

08005690 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005698:	4b06      	ldr	r3, [pc, #24]	; (80056b4 <vTaskInternalSetTimeOutState+0x24>)
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80056a0:	4b05      	ldr	r3, [pc, #20]	; (80056b8 <vTaskInternalSetTimeOutState+0x28>)
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	605a      	str	r2, [r3, #4]
}
 80056a8:	bf00      	nop
 80056aa:	370c      	adds	r7, #12
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr
 80056b4:	20000f28 	.word	0x20000f28
 80056b8:	20000f14 	.word	0x20000f14

080056bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b088      	sub	sp, #32
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d10a      	bne.n	80056e2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80056cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056d0:	f383 8811 	msr	BASEPRI, r3
 80056d4:	f3bf 8f6f 	isb	sy
 80056d8:	f3bf 8f4f 	dsb	sy
 80056dc:	613b      	str	r3, [r7, #16]
}
 80056de:	bf00      	nop
 80056e0:	e7fe      	b.n	80056e0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d10a      	bne.n	80056fe <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80056e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056ec:	f383 8811 	msr	BASEPRI, r3
 80056f0:	f3bf 8f6f 	isb	sy
 80056f4:	f3bf 8f4f 	dsb	sy
 80056f8:	60fb      	str	r3, [r7, #12]
}
 80056fa:	bf00      	nop
 80056fc:	e7fe      	b.n	80056fc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80056fe:	f000 fe79 	bl	80063f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005702:	4b1d      	ldr	r3, [pc, #116]	; (8005778 <xTaskCheckForTimeOut+0xbc>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	69ba      	ldr	r2, [r7, #24]
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800571a:	d102      	bne.n	8005722 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800571c:	2300      	movs	r3, #0
 800571e:	61fb      	str	r3, [r7, #28]
 8005720:	e023      	b.n	800576a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	4b15      	ldr	r3, [pc, #84]	; (800577c <xTaskCheckForTimeOut+0xc0>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	429a      	cmp	r2, r3
 800572c:	d007      	beq.n	800573e <xTaskCheckForTimeOut+0x82>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	69ba      	ldr	r2, [r7, #24]
 8005734:	429a      	cmp	r2, r3
 8005736:	d302      	bcc.n	800573e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005738:	2301      	movs	r3, #1
 800573a:	61fb      	str	r3, [r7, #28]
 800573c:	e015      	b.n	800576a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	697a      	ldr	r2, [r7, #20]
 8005744:	429a      	cmp	r2, r3
 8005746:	d20b      	bcs.n	8005760 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	1ad2      	subs	r2, r2, r3
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f7ff ff9b 	bl	8005690 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800575a:	2300      	movs	r3, #0
 800575c:	61fb      	str	r3, [r7, #28]
 800575e:	e004      	b.n	800576a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	2200      	movs	r2, #0
 8005764:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005766:	2301      	movs	r3, #1
 8005768:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800576a:	f000 fe73 	bl	8006454 <vPortExitCritical>

	return xReturn;
 800576e:	69fb      	ldr	r3, [r7, #28]
}
 8005770:	4618      	mov	r0, r3
 8005772:	3720      	adds	r7, #32
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}
 8005778:	20000f14 	.word	0x20000f14
 800577c:	20000f28 	.word	0x20000f28

08005780 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005780:	b480      	push	{r7}
 8005782:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005784:	4b03      	ldr	r3, [pc, #12]	; (8005794 <vTaskMissedYield+0x14>)
 8005786:	2201      	movs	r2, #1
 8005788:	601a      	str	r2, [r3, #0]
}
 800578a:	bf00      	nop
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr
 8005794:	20000f24 	.word	0x20000f24

08005798 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b082      	sub	sp, #8
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80057a0:	f000 f852 	bl	8005848 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80057a4:	4b06      	ldr	r3, [pc, #24]	; (80057c0 <prvIdleTask+0x28>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d9f9      	bls.n	80057a0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80057ac:	4b05      	ldr	r3, [pc, #20]	; (80057c4 <prvIdleTask+0x2c>)
 80057ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057b2:	601a      	str	r2, [r3, #0]
 80057b4:	f3bf 8f4f 	dsb	sy
 80057b8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80057bc:	e7f0      	b.n	80057a0 <prvIdleTask+0x8>
 80057be:	bf00      	nop
 80057c0:	20000a40 	.word	0x20000a40
 80057c4:	e000ed04 	.word	0xe000ed04

080057c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b082      	sub	sp, #8
 80057cc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80057ce:	2300      	movs	r3, #0
 80057d0:	607b      	str	r3, [r7, #4]
 80057d2:	e00c      	b.n	80057ee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80057d4:	687a      	ldr	r2, [r7, #4]
 80057d6:	4613      	mov	r3, r2
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	4413      	add	r3, r2
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	4a12      	ldr	r2, [pc, #72]	; (8005828 <prvInitialiseTaskLists+0x60>)
 80057e0:	4413      	add	r3, r2
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7fe fcf0 	bl	80041c8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	3301      	adds	r3, #1
 80057ec:	607b      	str	r3, [r7, #4]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2b37      	cmp	r3, #55	; 0x37
 80057f2:	d9ef      	bls.n	80057d4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80057f4:	480d      	ldr	r0, [pc, #52]	; (800582c <prvInitialiseTaskLists+0x64>)
 80057f6:	f7fe fce7 	bl	80041c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80057fa:	480d      	ldr	r0, [pc, #52]	; (8005830 <prvInitialiseTaskLists+0x68>)
 80057fc:	f7fe fce4 	bl	80041c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005800:	480c      	ldr	r0, [pc, #48]	; (8005834 <prvInitialiseTaskLists+0x6c>)
 8005802:	f7fe fce1 	bl	80041c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005806:	480c      	ldr	r0, [pc, #48]	; (8005838 <prvInitialiseTaskLists+0x70>)
 8005808:	f7fe fcde 	bl	80041c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800580c:	480b      	ldr	r0, [pc, #44]	; (800583c <prvInitialiseTaskLists+0x74>)
 800580e:	f7fe fcdb 	bl	80041c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005812:	4b0b      	ldr	r3, [pc, #44]	; (8005840 <prvInitialiseTaskLists+0x78>)
 8005814:	4a05      	ldr	r2, [pc, #20]	; (800582c <prvInitialiseTaskLists+0x64>)
 8005816:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005818:	4b0a      	ldr	r3, [pc, #40]	; (8005844 <prvInitialiseTaskLists+0x7c>)
 800581a:	4a05      	ldr	r2, [pc, #20]	; (8005830 <prvInitialiseTaskLists+0x68>)
 800581c:	601a      	str	r2, [r3, #0]
}
 800581e:	bf00      	nop
 8005820:	3708      	adds	r7, #8
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}
 8005826:	bf00      	nop
 8005828:	20000a40 	.word	0x20000a40
 800582c:	20000ea0 	.word	0x20000ea0
 8005830:	20000eb4 	.word	0x20000eb4
 8005834:	20000ed0 	.word	0x20000ed0
 8005838:	20000ee4 	.word	0x20000ee4
 800583c:	20000efc 	.word	0x20000efc
 8005840:	20000ec8 	.word	0x20000ec8
 8005844:	20000ecc 	.word	0x20000ecc

08005848 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b082      	sub	sp, #8
 800584c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800584e:	e019      	b.n	8005884 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005850:	f000 fdd0 	bl	80063f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005854:	4b10      	ldr	r3, [pc, #64]	; (8005898 <prvCheckTasksWaitingTermination+0x50>)
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	3304      	adds	r3, #4
 8005860:	4618      	mov	r0, r3
 8005862:	f7fe fd3b 	bl	80042dc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005866:	4b0d      	ldr	r3, [pc, #52]	; (800589c <prvCheckTasksWaitingTermination+0x54>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	3b01      	subs	r3, #1
 800586c:	4a0b      	ldr	r2, [pc, #44]	; (800589c <prvCheckTasksWaitingTermination+0x54>)
 800586e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005870:	4b0b      	ldr	r3, [pc, #44]	; (80058a0 <prvCheckTasksWaitingTermination+0x58>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	3b01      	subs	r3, #1
 8005876:	4a0a      	ldr	r2, [pc, #40]	; (80058a0 <prvCheckTasksWaitingTermination+0x58>)
 8005878:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800587a:	f000 fdeb 	bl	8006454 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 f810 	bl	80058a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005884:	4b06      	ldr	r3, [pc, #24]	; (80058a0 <prvCheckTasksWaitingTermination+0x58>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d1e1      	bne.n	8005850 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800588c:	bf00      	nop
 800588e:	bf00      	nop
 8005890:	3708      	adds	r7, #8
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	20000ee4 	.word	0x20000ee4
 800589c:	20000f10 	.word	0x20000f10
 80058a0:	20000ef8 	.word	0x20000ef8

080058a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d108      	bne.n	80058c8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ba:	4618      	mov	r0, r3
 80058bc:	f000 ff88 	bl	80067d0 <vPortFree>
				vPortFree( pxTCB );
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 ff85 	bl	80067d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80058c6:	e018      	b.n	80058fa <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d103      	bne.n	80058da <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 ff7c 	bl	80067d0 <vPortFree>
	}
 80058d8:	e00f      	b.n	80058fa <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80058e0:	2b02      	cmp	r3, #2
 80058e2:	d00a      	beq.n	80058fa <prvDeleteTCB+0x56>
	__asm volatile
 80058e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058e8:	f383 8811 	msr	BASEPRI, r3
 80058ec:	f3bf 8f6f 	isb	sy
 80058f0:	f3bf 8f4f 	dsb	sy
 80058f4:	60fb      	str	r3, [r7, #12]
}
 80058f6:	bf00      	nop
 80058f8:	e7fe      	b.n	80058f8 <prvDeleteTCB+0x54>
	}
 80058fa:	bf00      	nop
 80058fc:	3710      	adds	r7, #16
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}
	...

08005904 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800590a:	4b0c      	ldr	r3, [pc, #48]	; (800593c <prvResetNextTaskUnblockTime+0x38>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d104      	bne.n	800591e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005914:	4b0a      	ldr	r3, [pc, #40]	; (8005940 <prvResetNextTaskUnblockTime+0x3c>)
 8005916:	f04f 32ff 	mov.w	r2, #4294967295
 800591a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800591c:	e008      	b.n	8005930 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800591e:	4b07      	ldr	r3, [pc, #28]	; (800593c <prvResetNextTaskUnblockTime+0x38>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	4a04      	ldr	r2, [pc, #16]	; (8005940 <prvResetNextTaskUnblockTime+0x3c>)
 800592e:	6013      	str	r3, [r2, #0]
}
 8005930:	bf00      	nop
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr
 800593c:	20000ec8 	.word	0x20000ec8
 8005940:	20000f30 	.word	0x20000f30

08005944 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005944:	b480      	push	{r7}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800594a:	4b0b      	ldr	r3, [pc, #44]	; (8005978 <xTaskGetSchedulerState+0x34>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d102      	bne.n	8005958 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005952:	2301      	movs	r3, #1
 8005954:	607b      	str	r3, [r7, #4]
 8005956:	e008      	b.n	800596a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005958:	4b08      	ldr	r3, [pc, #32]	; (800597c <xTaskGetSchedulerState+0x38>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d102      	bne.n	8005966 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005960:	2302      	movs	r3, #2
 8005962:	607b      	str	r3, [r7, #4]
 8005964:	e001      	b.n	800596a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005966:	2300      	movs	r3, #0
 8005968:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800596a:	687b      	ldr	r3, [r7, #4]
	}
 800596c:	4618      	mov	r0, r3
 800596e:	370c      	adds	r7, #12
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr
 8005978:	20000f1c 	.word	0x20000f1c
 800597c:	20000f38 	.word	0x20000f38

08005980 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005980:	b580      	push	{r7, lr}
 8005982:	b086      	sub	sp, #24
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800598c:	2300      	movs	r3, #0
 800598e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d056      	beq.n	8005a44 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005996:	4b2e      	ldr	r3, [pc, #184]	; (8005a50 <xTaskPriorityDisinherit+0xd0>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	693a      	ldr	r2, [r7, #16]
 800599c:	429a      	cmp	r2, r3
 800599e:	d00a      	beq.n	80059b6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80059a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059a4:	f383 8811 	msr	BASEPRI, r3
 80059a8:	f3bf 8f6f 	isb	sy
 80059ac:	f3bf 8f4f 	dsb	sy
 80059b0:	60fb      	str	r3, [r7, #12]
}
 80059b2:	bf00      	nop
 80059b4:	e7fe      	b.n	80059b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d10a      	bne.n	80059d4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80059be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059c2:	f383 8811 	msr	BASEPRI, r3
 80059c6:	f3bf 8f6f 	isb	sy
 80059ca:	f3bf 8f4f 	dsb	sy
 80059ce:	60bb      	str	r3, [r7, #8]
}
 80059d0:	bf00      	nop
 80059d2:	e7fe      	b.n	80059d2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059d8:	1e5a      	subs	r2, r3, #1
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d02c      	beq.n	8005a44 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d128      	bne.n	8005a44 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	3304      	adds	r3, #4
 80059f6:	4618      	mov	r0, r3
 80059f8:	f7fe fc70 	bl	80042dc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a08:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a14:	4b0f      	ldr	r3, [pc, #60]	; (8005a54 <xTaskPriorityDisinherit+0xd4>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d903      	bls.n	8005a24 <xTaskPriorityDisinherit+0xa4>
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a20:	4a0c      	ldr	r2, [pc, #48]	; (8005a54 <xTaskPriorityDisinherit+0xd4>)
 8005a22:	6013      	str	r3, [r2, #0]
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a28:	4613      	mov	r3, r2
 8005a2a:	009b      	lsls	r3, r3, #2
 8005a2c:	4413      	add	r3, r2
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	4a09      	ldr	r2, [pc, #36]	; (8005a58 <xTaskPriorityDisinherit+0xd8>)
 8005a32:	441a      	add	r2, r3
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	3304      	adds	r3, #4
 8005a38:	4619      	mov	r1, r3
 8005a3a:	4610      	mov	r0, r2
 8005a3c:	f7fe fbf1 	bl	8004222 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005a40:	2301      	movs	r3, #1
 8005a42:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005a44:	697b      	ldr	r3, [r7, #20]
	}
 8005a46:	4618      	mov	r0, r3
 8005a48:	3718      	adds	r7, #24
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop
 8005a50:	20000a3c 	.word	0x20000a3c
 8005a54:	20000f18 	.word	0x20000f18
 8005a58:	20000a40 	.word	0x20000a40

08005a5c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005a66:	4b21      	ldr	r3, [pc, #132]	; (8005aec <prvAddCurrentTaskToDelayedList+0x90>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a6c:	4b20      	ldr	r3, [pc, #128]	; (8005af0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	3304      	adds	r3, #4
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7fe fc32 	bl	80042dc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a7e:	d10a      	bne.n	8005a96 <prvAddCurrentTaskToDelayedList+0x3a>
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d007      	beq.n	8005a96 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a86:	4b1a      	ldr	r3, [pc, #104]	; (8005af0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	3304      	adds	r3, #4
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	4819      	ldr	r0, [pc, #100]	; (8005af4 <prvAddCurrentTaskToDelayedList+0x98>)
 8005a90:	f7fe fbc7 	bl	8004222 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005a94:	e026      	b.n	8005ae4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005a96:	68fa      	ldr	r2, [r7, #12]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4413      	add	r3, r2
 8005a9c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005a9e:	4b14      	ldr	r3, [pc, #80]	; (8005af0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68ba      	ldr	r2, [r7, #8]
 8005aa4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005aa6:	68ba      	ldr	r2, [r7, #8]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d209      	bcs.n	8005ac2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005aae:	4b12      	ldr	r3, [pc, #72]	; (8005af8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	4b0f      	ldr	r3, [pc, #60]	; (8005af0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	3304      	adds	r3, #4
 8005ab8:	4619      	mov	r1, r3
 8005aba:	4610      	mov	r0, r2
 8005abc:	f7fe fbd5 	bl	800426a <vListInsert>
}
 8005ac0:	e010      	b.n	8005ae4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ac2:	4b0e      	ldr	r3, [pc, #56]	; (8005afc <prvAddCurrentTaskToDelayedList+0xa0>)
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	4b0a      	ldr	r3, [pc, #40]	; (8005af0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	3304      	adds	r3, #4
 8005acc:	4619      	mov	r1, r3
 8005ace:	4610      	mov	r0, r2
 8005ad0:	f7fe fbcb 	bl	800426a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005ad4:	4b0a      	ldr	r3, [pc, #40]	; (8005b00 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68ba      	ldr	r2, [r7, #8]
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d202      	bcs.n	8005ae4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005ade:	4a08      	ldr	r2, [pc, #32]	; (8005b00 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	6013      	str	r3, [r2, #0]
}
 8005ae4:	bf00      	nop
 8005ae6:	3710      	adds	r7, #16
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	20000f14 	.word	0x20000f14
 8005af0:	20000a3c 	.word	0x20000a3c
 8005af4:	20000efc 	.word	0x20000efc
 8005af8:	20000ecc 	.word	0x20000ecc
 8005afc:	20000ec8 	.word	0x20000ec8
 8005b00:	20000f30 	.word	0x20000f30

08005b04 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b08a      	sub	sp, #40	; 0x28
 8005b08:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005b0e:	f000 fb07 	bl	8006120 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005b12:	4b1c      	ldr	r3, [pc, #112]	; (8005b84 <xTimerCreateTimerTask+0x80>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d021      	beq.n	8005b5e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005b22:	1d3a      	adds	r2, r7, #4
 8005b24:	f107 0108 	add.w	r1, r7, #8
 8005b28:	f107 030c 	add.w	r3, r7, #12
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f7fe fb31 	bl	8004194 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005b32:	6879      	ldr	r1, [r7, #4]
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	68fa      	ldr	r2, [r7, #12]
 8005b38:	9202      	str	r2, [sp, #8]
 8005b3a:	9301      	str	r3, [sp, #4]
 8005b3c:	2302      	movs	r3, #2
 8005b3e:	9300      	str	r3, [sp, #0]
 8005b40:	2300      	movs	r3, #0
 8005b42:	460a      	mov	r2, r1
 8005b44:	4910      	ldr	r1, [pc, #64]	; (8005b88 <xTimerCreateTimerTask+0x84>)
 8005b46:	4811      	ldr	r0, [pc, #68]	; (8005b8c <xTimerCreateTimerTask+0x88>)
 8005b48:	f7ff f8de 	bl	8004d08 <xTaskCreateStatic>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	4a10      	ldr	r2, [pc, #64]	; (8005b90 <xTimerCreateTimerTask+0x8c>)
 8005b50:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005b52:	4b0f      	ldr	r3, [pc, #60]	; (8005b90 <xTimerCreateTimerTask+0x8c>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d001      	beq.n	8005b5e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d10a      	bne.n	8005b7a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b68:	f383 8811 	msr	BASEPRI, r3
 8005b6c:	f3bf 8f6f 	isb	sy
 8005b70:	f3bf 8f4f 	dsb	sy
 8005b74:	613b      	str	r3, [r7, #16]
}
 8005b76:	bf00      	nop
 8005b78:	e7fe      	b.n	8005b78 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005b7a:	697b      	ldr	r3, [r7, #20]
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3718      	adds	r7, #24
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}
 8005b84:	20000f6c 	.word	0x20000f6c
 8005b88:	0800b7a0 	.word	0x0800b7a0
 8005b8c:	08005cc9 	.word	0x08005cc9
 8005b90:	20000f70 	.word	0x20000f70

08005b94 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b08a      	sub	sp, #40	; 0x28
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	60f8      	str	r0, [r7, #12]
 8005b9c:	60b9      	str	r1, [r7, #8]
 8005b9e:	607a      	str	r2, [r7, #4]
 8005ba0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d10a      	bne.n	8005bc2 <xTimerGenericCommand+0x2e>
	__asm volatile
 8005bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bb0:	f383 8811 	msr	BASEPRI, r3
 8005bb4:	f3bf 8f6f 	isb	sy
 8005bb8:	f3bf 8f4f 	dsb	sy
 8005bbc:	623b      	str	r3, [r7, #32]
}
 8005bbe:	bf00      	nop
 8005bc0:	e7fe      	b.n	8005bc0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005bc2:	4b1a      	ldr	r3, [pc, #104]	; (8005c2c <xTimerGenericCommand+0x98>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d02a      	beq.n	8005c20 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	2b05      	cmp	r3, #5
 8005bda:	dc18      	bgt.n	8005c0e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005bdc:	f7ff feb2 	bl	8005944 <xTaskGetSchedulerState>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b02      	cmp	r3, #2
 8005be4:	d109      	bne.n	8005bfa <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005be6:	4b11      	ldr	r3, [pc, #68]	; (8005c2c <xTimerGenericCommand+0x98>)
 8005be8:	6818      	ldr	r0, [r3, #0]
 8005bea:	f107 0110 	add.w	r1, r7, #16
 8005bee:	2300      	movs	r3, #0
 8005bf0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bf2:	f7fe fca1 	bl	8004538 <xQueueGenericSend>
 8005bf6:	6278      	str	r0, [r7, #36]	; 0x24
 8005bf8:	e012      	b.n	8005c20 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005bfa:	4b0c      	ldr	r3, [pc, #48]	; (8005c2c <xTimerGenericCommand+0x98>)
 8005bfc:	6818      	ldr	r0, [r3, #0]
 8005bfe:	f107 0110 	add.w	r1, r7, #16
 8005c02:	2300      	movs	r3, #0
 8005c04:	2200      	movs	r2, #0
 8005c06:	f7fe fc97 	bl	8004538 <xQueueGenericSend>
 8005c0a:	6278      	str	r0, [r7, #36]	; 0x24
 8005c0c:	e008      	b.n	8005c20 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005c0e:	4b07      	ldr	r3, [pc, #28]	; (8005c2c <xTimerGenericCommand+0x98>)
 8005c10:	6818      	ldr	r0, [r3, #0]
 8005c12:	f107 0110 	add.w	r1, r7, #16
 8005c16:	2300      	movs	r3, #0
 8005c18:	683a      	ldr	r2, [r7, #0]
 8005c1a:	f7fe fd8b 	bl	8004734 <xQueueGenericSendFromISR>
 8005c1e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3728      	adds	r7, #40	; 0x28
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	20000f6c 	.word	0x20000f6c

08005c30 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b088      	sub	sp, #32
 8005c34:	af02      	add	r7, sp, #8
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c3a:	4b22      	ldr	r3, [pc, #136]	; (8005cc4 <prvProcessExpiredTimer+0x94>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	68db      	ldr	r3, [r3, #12]
 8005c42:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	3304      	adds	r3, #4
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f7fe fb47 	bl	80042dc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005c54:	f003 0304 	and.w	r3, r3, #4
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d022      	beq.n	8005ca2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	699a      	ldr	r2, [r3, #24]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	18d1      	adds	r1, r2, r3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	683a      	ldr	r2, [r7, #0]
 8005c68:	6978      	ldr	r0, [r7, #20]
 8005c6a:	f000 f8d1 	bl	8005e10 <prvInsertTimerInActiveList>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d01f      	beq.n	8005cb4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005c74:	2300      	movs	r3, #0
 8005c76:	9300      	str	r3, [sp, #0]
 8005c78:	2300      	movs	r3, #0
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	2100      	movs	r1, #0
 8005c7e:	6978      	ldr	r0, [r7, #20]
 8005c80:	f7ff ff88 	bl	8005b94 <xTimerGenericCommand>
 8005c84:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d113      	bne.n	8005cb4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c90:	f383 8811 	msr	BASEPRI, r3
 8005c94:	f3bf 8f6f 	isb	sy
 8005c98:	f3bf 8f4f 	dsb	sy
 8005c9c:	60fb      	str	r3, [r7, #12]
}
 8005c9e:	bf00      	nop
 8005ca0:	e7fe      	b.n	8005ca0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ca8:	f023 0301 	bic.w	r3, r3, #1
 8005cac:	b2da      	uxtb	r2, r3
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	6a1b      	ldr	r3, [r3, #32]
 8005cb8:	6978      	ldr	r0, [r7, #20]
 8005cba:	4798      	blx	r3
}
 8005cbc:	bf00      	nop
 8005cbe:	3718      	adds	r7, #24
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}
 8005cc4:	20000f64 	.word	0x20000f64

08005cc8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005cd0:	f107 0308 	add.w	r3, r7, #8
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f000 f857 	bl	8005d88 <prvGetNextExpireTime>
 8005cda:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	4619      	mov	r1, r3
 8005ce0:	68f8      	ldr	r0, [r7, #12]
 8005ce2:	f000 f803 	bl	8005cec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005ce6:	f000 f8d5 	bl	8005e94 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005cea:	e7f1      	b.n	8005cd0 <prvTimerTask+0x8>

08005cec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b084      	sub	sp, #16
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005cf6:	f7ff fa43 	bl	8005180 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005cfa:	f107 0308 	add.w	r3, r7, #8
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f000 f866 	bl	8005dd0 <prvSampleTimeNow>
 8005d04:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d130      	bne.n	8005d6e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d10a      	bne.n	8005d28 <prvProcessTimerOrBlockTask+0x3c>
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	429a      	cmp	r2, r3
 8005d18:	d806      	bhi.n	8005d28 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005d1a:	f7ff fa3f 	bl	800519c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005d1e:	68f9      	ldr	r1, [r7, #12]
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f7ff ff85 	bl	8005c30 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005d26:	e024      	b.n	8005d72 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d008      	beq.n	8005d40 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005d2e:	4b13      	ldr	r3, [pc, #76]	; (8005d7c <prvProcessTimerOrBlockTask+0x90>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d101      	bne.n	8005d3c <prvProcessTimerOrBlockTask+0x50>
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e000      	b.n	8005d3e <prvProcessTimerOrBlockTask+0x52>
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005d40:	4b0f      	ldr	r3, [pc, #60]	; (8005d80 <prvProcessTimerOrBlockTask+0x94>)
 8005d42:	6818      	ldr	r0, [r3, #0]
 8005d44:	687a      	ldr	r2, [r7, #4]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	683a      	ldr	r2, [r7, #0]
 8005d4c:	4619      	mov	r1, r3
 8005d4e:	f7fe ffa7 	bl	8004ca0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005d52:	f7ff fa23 	bl	800519c <xTaskResumeAll>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d10a      	bne.n	8005d72 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005d5c:	4b09      	ldr	r3, [pc, #36]	; (8005d84 <prvProcessTimerOrBlockTask+0x98>)
 8005d5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d62:	601a      	str	r2, [r3, #0]
 8005d64:	f3bf 8f4f 	dsb	sy
 8005d68:	f3bf 8f6f 	isb	sy
}
 8005d6c:	e001      	b.n	8005d72 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005d6e:	f7ff fa15 	bl	800519c <xTaskResumeAll>
}
 8005d72:	bf00      	nop
 8005d74:	3710      	adds	r7, #16
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	bf00      	nop
 8005d7c:	20000f68 	.word	0x20000f68
 8005d80:	20000f6c 	.word	0x20000f6c
 8005d84:	e000ed04 	.word	0xe000ed04

08005d88 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b085      	sub	sp, #20
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005d90:	4b0e      	ldr	r3, [pc, #56]	; (8005dcc <prvGetNextExpireTime+0x44>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d101      	bne.n	8005d9e <prvGetNextExpireTime+0x16>
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	e000      	b.n	8005da0 <prvGetNextExpireTime+0x18>
 8005d9e:	2200      	movs	r2, #0
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d105      	bne.n	8005db8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005dac:	4b07      	ldr	r3, [pc, #28]	; (8005dcc <prvGetNextExpireTime+0x44>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68db      	ldr	r3, [r3, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	60fb      	str	r3, [r7, #12]
 8005db6:	e001      	b.n	8005dbc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005db8:	2300      	movs	r3, #0
 8005dba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3714      	adds	r7, #20
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop
 8005dcc:	20000f64 	.word	0x20000f64

08005dd0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b084      	sub	sp, #16
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005dd8:	f7ff fa7e 	bl	80052d8 <xTaskGetTickCount>
 8005ddc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005dde:	4b0b      	ldr	r3, [pc, #44]	; (8005e0c <prvSampleTimeNow+0x3c>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68fa      	ldr	r2, [r7, #12]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d205      	bcs.n	8005df4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005de8:	f000 f936 	bl	8006058 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2201      	movs	r2, #1
 8005df0:	601a      	str	r2, [r3, #0]
 8005df2:	e002      	b.n	8005dfa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005dfa:	4a04      	ldr	r2, [pc, #16]	; (8005e0c <prvSampleTimeNow+0x3c>)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005e00:	68fb      	ldr	r3, [r7, #12]
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3710      	adds	r7, #16
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	20000f74 	.word	0x20000f74

08005e10 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b086      	sub	sp, #24
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	60b9      	str	r1, [r7, #8]
 8005e1a:	607a      	str	r2, [r7, #4]
 8005e1c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	68ba      	ldr	r2, [r7, #8]
 8005e26:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	68fa      	ldr	r2, [r7, #12]
 8005e2c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005e2e:	68ba      	ldr	r2, [r7, #8]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d812      	bhi.n	8005e5c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	1ad2      	subs	r2, r2, r3
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	699b      	ldr	r3, [r3, #24]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d302      	bcc.n	8005e4a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005e44:	2301      	movs	r3, #1
 8005e46:	617b      	str	r3, [r7, #20]
 8005e48:	e01b      	b.n	8005e82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005e4a:	4b10      	ldr	r3, [pc, #64]	; (8005e8c <prvInsertTimerInActiveList+0x7c>)
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	3304      	adds	r3, #4
 8005e52:	4619      	mov	r1, r3
 8005e54:	4610      	mov	r0, r2
 8005e56:	f7fe fa08 	bl	800426a <vListInsert>
 8005e5a:	e012      	b.n	8005e82 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005e5c:	687a      	ldr	r2, [r7, #4]
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d206      	bcs.n	8005e72 <prvInsertTimerInActiveList+0x62>
 8005e64:	68ba      	ldr	r2, [r7, #8]
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d302      	bcc.n	8005e72 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	617b      	str	r3, [r7, #20]
 8005e70:	e007      	b.n	8005e82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005e72:	4b07      	ldr	r3, [pc, #28]	; (8005e90 <prvInsertTimerInActiveList+0x80>)
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	3304      	adds	r3, #4
 8005e7a:	4619      	mov	r1, r3
 8005e7c:	4610      	mov	r0, r2
 8005e7e:	f7fe f9f4 	bl	800426a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005e82:	697b      	ldr	r3, [r7, #20]
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3718      	adds	r7, #24
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}
 8005e8c:	20000f68 	.word	0x20000f68
 8005e90:	20000f64 	.word	0x20000f64

08005e94 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b08e      	sub	sp, #56	; 0x38
 8005e98:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005e9a:	e0ca      	b.n	8006032 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	da18      	bge.n	8005ed4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005ea2:	1d3b      	adds	r3, r7, #4
 8005ea4:	3304      	adds	r3, #4
 8005ea6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d10a      	bne.n	8005ec4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eb2:	f383 8811 	msr	BASEPRI, r3
 8005eb6:	f3bf 8f6f 	isb	sy
 8005eba:	f3bf 8f4f 	dsb	sy
 8005ebe:	61fb      	str	r3, [r7, #28]
}
 8005ec0:	bf00      	nop
 8005ec2:	e7fe      	b.n	8005ec2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005ec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005eca:	6850      	ldr	r0, [r2, #4]
 8005ecc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ece:	6892      	ldr	r2, [r2, #8]
 8005ed0:	4611      	mov	r1, r2
 8005ed2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	f2c0 80aa 	blt.w	8006030 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ee2:	695b      	ldr	r3, [r3, #20]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d004      	beq.n	8005ef2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eea:	3304      	adds	r3, #4
 8005eec:	4618      	mov	r0, r3
 8005eee:	f7fe f9f5 	bl	80042dc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005ef2:	463b      	mov	r3, r7
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f7ff ff6b 	bl	8005dd0 <prvSampleTimeNow>
 8005efa:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2b09      	cmp	r3, #9
 8005f00:	f200 8097 	bhi.w	8006032 <prvProcessReceivedCommands+0x19e>
 8005f04:	a201      	add	r2, pc, #4	; (adr r2, 8005f0c <prvProcessReceivedCommands+0x78>)
 8005f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f0a:	bf00      	nop
 8005f0c:	08005f35 	.word	0x08005f35
 8005f10:	08005f35 	.word	0x08005f35
 8005f14:	08005f35 	.word	0x08005f35
 8005f18:	08005fa9 	.word	0x08005fa9
 8005f1c:	08005fbd 	.word	0x08005fbd
 8005f20:	08006007 	.word	0x08006007
 8005f24:	08005f35 	.word	0x08005f35
 8005f28:	08005f35 	.word	0x08005f35
 8005f2c:	08005fa9 	.word	0x08005fa9
 8005f30:	08005fbd 	.word	0x08005fbd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f36:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f3a:	f043 0301 	orr.w	r3, r3, #1
 8005f3e:	b2da      	uxtb	r2, r3
 8005f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f42:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005f46:	68ba      	ldr	r2, [r7, #8]
 8005f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f4a:	699b      	ldr	r3, [r3, #24]
 8005f4c:	18d1      	adds	r1, r2, r3
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f54:	f7ff ff5c 	bl	8005e10 <prvInsertTimerInActiveList>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d069      	beq.n	8006032 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005f5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f60:	6a1b      	ldr	r3, [r3, #32]
 8005f62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f64:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f6c:	f003 0304 	and.w	r3, r3, #4
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d05e      	beq.n	8006032 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005f74:	68ba      	ldr	r2, [r7, #8]
 8005f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f78:	699b      	ldr	r3, [r3, #24]
 8005f7a:	441a      	add	r2, r3
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	9300      	str	r3, [sp, #0]
 8005f80:	2300      	movs	r3, #0
 8005f82:	2100      	movs	r1, #0
 8005f84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f86:	f7ff fe05 	bl	8005b94 <xTimerGenericCommand>
 8005f8a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005f8c:	6a3b      	ldr	r3, [r7, #32]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d14f      	bne.n	8006032 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8005f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f96:	f383 8811 	msr	BASEPRI, r3
 8005f9a:	f3bf 8f6f 	isb	sy
 8005f9e:	f3bf 8f4f 	dsb	sy
 8005fa2:	61bb      	str	r3, [r7, #24]
}
 8005fa4:	bf00      	nop
 8005fa6:	e7fe      	b.n	8005fa6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005faa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fae:	f023 0301 	bic.w	r3, r3, #1
 8005fb2:	b2da      	uxtb	r2, r3
 8005fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fb6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005fba:	e03a      	b.n	8006032 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fbe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fc2:	f043 0301 	orr.w	r3, r3, #1
 8005fc6:	b2da      	uxtb	r2, r3
 8005fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005fce:	68ba      	ldr	r2, [r7, #8]
 8005fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fd2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fd6:	699b      	ldr	r3, [r3, #24]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d10a      	bne.n	8005ff2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8005fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fe0:	f383 8811 	msr	BASEPRI, r3
 8005fe4:	f3bf 8f6f 	isb	sy
 8005fe8:	f3bf 8f4f 	dsb	sy
 8005fec:	617b      	str	r3, [r7, #20]
}
 8005fee:	bf00      	nop
 8005ff0:	e7fe      	b.n	8005ff0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff4:	699a      	ldr	r2, [r3, #24]
 8005ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff8:	18d1      	adds	r1, r2, r3
 8005ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ffc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ffe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006000:	f7ff ff06 	bl	8005e10 <prvInsertTimerInActiveList>
					break;
 8006004:	e015      	b.n	8006032 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006008:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800600c:	f003 0302 	and.w	r3, r3, #2
 8006010:	2b00      	cmp	r3, #0
 8006012:	d103      	bne.n	800601c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006014:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006016:	f000 fbdb 	bl	80067d0 <vPortFree>
 800601a:	e00a      	b.n	8006032 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800601c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800601e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006022:	f023 0301 	bic.w	r3, r3, #1
 8006026:	b2da      	uxtb	r2, r3
 8006028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800602a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800602e:	e000      	b.n	8006032 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006030:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006032:	4b08      	ldr	r3, [pc, #32]	; (8006054 <prvProcessReceivedCommands+0x1c0>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	1d39      	adds	r1, r7, #4
 8006038:	2200      	movs	r2, #0
 800603a:	4618      	mov	r0, r3
 800603c:	f7fe fc16 	bl	800486c <xQueueReceive>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	f47f af2a 	bne.w	8005e9c <prvProcessReceivedCommands+0x8>
	}
}
 8006048:	bf00      	nop
 800604a:	bf00      	nop
 800604c:	3730      	adds	r7, #48	; 0x30
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
 8006052:	bf00      	nop
 8006054:	20000f6c 	.word	0x20000f6c

08006058 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b088      	sub	sp, #32
 800605c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800605e:	e048      	b.n	80060f2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006060:	4b2d      	ldr	r3, [pc, #180]	; (8006118 <prvSwitchTimerLists+0xc0>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800606a:	4b2b      	ldr	r3, [pc, #172]	; (8006118 <prvSwitchTimerLists+0xc0>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	3304      	adds	r3, #4
 8006078:	4618      	mov	r0, r3
 800607a:	f7fe f92f 	bl	80042dc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6a1b      	ldr	r3, [r3, #32]
 8006082:	68f8      	ldr	r0, [r7, #12]
 8006084:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800608c:	f003 0304 	and.w	r3, r3, #4
 8006090:	2b00      	cmp	r3, #0
 8006092:	d02e      	beq.n	80060f2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	699b      	ldr	r3, [r3, #24]
 8006098:	693a      	ldr	r2, [r7, #16]
 800609a:	4413      	add	r3, r2
 800609c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800609e:	68ba      	ldr	r2, [r7, #8]
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d90e      	bls.n	80060c4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	68ba      	ldr	r2, [r7, #8]
 80060aa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	68fa      	ldr	r2, [r7, #12]
 80060b0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80060b2:	4b19      	ldr	r3, [pc, #100]	; (8006118 <prvSwitchTimerLists+0xc0>)
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	3304      	adds	r3, #4
 80060ba:	4619      	mov	r1, r3
 80060bc:	4610      	mov	r0, r2
 80060be:	f7fe f8d4 	bl	800426a <vListInsert>
 80060c2:	e016      	b.n	80060f2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80060c4:	2300      	movs	r3, #0
 80060c6:	9300      	str	r3, [sp, #0]
 80060c8:	2300      	movs	r3, #0
 80060ca:	693a      	ldr	r2, [r7, #16]
 80060cc:	2100      	movs	r1, #0
 80060ce:	68f8      	ldr	r0, [r7, #12]
 80060d0:	f7ff fd60 	bl	8005b94 <xTimerGenericCommand>
 80060d4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d10a      	bne.n	80060f2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80060dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060e0:	f383 8811 	msr	BASEPRI, r3
 80060e4:	f3bf 8f6f 	isb	sy
 80060e8:	f3bf 8f4f 	dsb	sy
 80060ec:	603b      	str	r3, [r7, #0]
}
 80060ee:	bf00      	nop
 80060f0:	e7fe      	b.n	80060f0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80060f2:	4b09      	ldr	r3, [pc, #36]	; (8006118 <prvSwitchTimerLists+0xc0>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d1b1      	bne.n	8006060 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80060fc:	4b06      	ldr	r3, [pc, #24]	; (8006118 <prvSwitchTimerLists+0xc0>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006102:	4b06      	ldr	r3, [pc, #24]	; (800611c <prvSwitchTimerLists+0xc4>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a04      	ldr	r2, [pc, #16]	; (8006118 <prvSwitchTimerLists+0xc0>)
 8006108:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800610a:	4a04      	ldr	r2, [pc, #16]	; (800611c <prvSwitchTimerLists+0xc4>)
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	6013      	str	r3, [r2, #0]
}
 8006110:	bf00      	nop
 8006112:	3718      	adds	r7, #24
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}
 8006118:	20000f64 	.word	0x20000f64
 800611c:	20000f68 	.word	0x20000f68

08006120 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b082      	sub	sp, #8
 8006124:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006126:	f000 f965 	bl	80063f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800612a:	4b15      	ldr	r3, [pc, #84]	; (8006180 <prvCheckForValidListAndQueue+0x60>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d120      	bne.n	8006174 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006132:	4814      	ldr	r0, [pc, #80]	; (8006184 <prvCheckForValidListAndQueue+0x64>)
 8006134:	f7fe f848 	bl	80041c8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006138:	4813      	ldr	r0, [pc, #76]	; (8006188 <prvCheckForValidListAndQueue+0x68>)
 800613a:	f7fe f845 	bl	80041c8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800613e:	4b13      	ldr	r3, [pc, #76]	; (800618c <prvCheckForValidListAndQueue+0x6c>)
 8006140:	4a10      	ldr	r2, [pc, #64]	; (8006184 <prvCheckForValidListAndQueue+0x64>)
 8006142:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006144:	4b12      	ldr	r3, [pc, #72]	; (8006190 <prvCheckForValidListAndQueue+0x70>)
 8006146:	4a10      	ldr	r2, [pc, #64]	; (8006188 <prvCheckForValidListAndQueue+0x68>)
 8006148:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800614a:	2300      	movs	r3, #0
 800614c:	9300      	str	r3, [sp, #0]
 800614e:	4b11      	ldr	r3, [pc, #68]	; (8006194 <prvCheckForValidListAndQueue+0x74>)
 8006150:	4a11      	ldr	r2, [pc, #68]	; (8006198 <prvCheckForValidListAndQueue+0x78>)
 8006152:	2110      	movs	r1, #16
 8006154:	200a      	movs	r0, #10
 8006156:	f7fe f953 	bl	8004400 <xQueueGenericCreateStatic>
 800615a:	4603      	mov	r3, r0
 800615c:	4a08      	ldr	r2, [pc, #32]	; (8006180 <prvCheckForValidListAndQueue+0x60>)
 800615e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006160:	4b07      	ldr	r3, [pc, #28]	; (8006180 <prvCheckForValidListAndQueue+0x60>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d005      	beq.n	8006174 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006168:	4b05      	ldr	r3, [pc, #20]	; (8006180 <prvCheckForValidListAndQueue+0x60>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	490b      	ldr	r1, [pc, #44]	; (800619c <prvCheckForValidListAndQueue+0x7c>)
 800616e:	4618      	mov	r0, r3
 8006170:	f7fe fd6c 	bl	8004c4c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006174:	f000 f96e 	bl	8006454 <vPortExitCritical>
}
 8006178:	bf00      	nop
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}
 800617e:	bf00      	nop
 8006180:	20000f6c 	.word	0x20000f6c
 8006184:	20000f3c 	.word	0x20000f3c
 8006188:	20000f50 	.word	0x20000f50
 800618c:	20000f64 	.word	0x20000f64
 8006190:	20000f68 	.word	0x20000f68
 8006194:	20001018 	.word	0x20001018
 8006198:	20000f78 	.word	0x20000f78
 800619c:	0800b7a8 	.word	0x0800b7a8

080061a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80061a0:	b480      	push	{r7}
 80061a2:	b085      	sub	sp, #20
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	3b04      	subs	r3, #4
 80061b0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80061b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	3b04      	subs	r3, #4
 80061be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	f023 0201 	bic.w	r2, r3, #1
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	3b04      	subs	r3, #4
 80061ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80061d0:	4a0c      	ldr	r2, [pc, #48]	; (8006204 <pxPortInitialiseStack+0x64>)
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	3b14      	subs	r3, #20
 80061da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	3b04      	subs	r3, #4
 80061e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f06f 0202 	mvn.w	r2, #2
 80061ee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	3b20      	subs	r3, #32
 80061f4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80061f6:	68fb      	ldr	r3, [r7, #12]
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3714      	adds	r7, #20
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr
 8006204:	08006209 	.word	0x08006209

08006208 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006208:	b480      	push	{r7}
 800620a:	b085      	sub	sp, #20
 800620c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800620e:	2300      	movs	r3, #0
 8006210:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006212:	4b12      	ldr	r3, [pc, #72]	; (800625c <prvTaskExitError+0x54>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800621a:	d00a      	beq.n	8006232 <prvTaskExitError+0x2a>
	__asm volatile
 800621c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006220:	f383 8811 	msr	BASEPRI, r3
 8006224:	f3bf 8f6f 	isb	sy
 8006228:	f3bf 8f4f 	dsb	sy
 800622c:	60fb      	str	r3, [r7, #12]
}
 800622e:	bf00      	nop
 8006230:	e7fe      	b.n	8006230 <prvTaskExitError+0x28>
	__asm volatile
 8006232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006236:	f383 8811 	msr	BASEPRI, r3
 800623a:	f3bf 8f6f 	isb	sy
 800623e:	f3bf 8f4f 	dsb	sy
 8006242:	60bb      	str	r3, [r7, #8]
}
 8006244:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006246:	bf00      	nop
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d0fc      	beq.n	8006248 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800624e:	bf00      	nop
 8006250:	bf00      	nop
 8006252:	3714      	adds	r7, #20
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr
 800625c:	2000000c 	.word	0x2000000c

08006260 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006260:	4b07      	ldr	r3, [pc, #28]	; (8006280 <pxCurrentTCBConst2>)
 8006262:	6819      	ldr	r1, [r3, #0]
 8006264:	6808      	ldr	r0, [r1, #0]
 8006266:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800626a:	f380 8809 	msr	PSP, r0
 800626e:	f3bf 8f6f 	isb	sy
 8006272:	f04f 0000 	mov.w	r0, #0
 8006276:	f380 8811 	msr	BASEPRI, r0
 800627a:	4770      	bx	lr
 800627c:	f3af 8000 	nop.w

08006280 <pxCurrentTCBConst2>:
 8006280:	20000a3c 	.word	0x20000a3c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006284:	bf00      	nop
 8006286:	bf00      	nop

08006288 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006288:	4808      	ldr	r0, [pc, #32]	; (80062ac <prvPortStartFirstTask+0x24>)
 800628a:	6800      	ldr	r0, [r0, #0]
 800628c:	6800      	ldr	r0, [r0, #0]
 800628e:	f380 8808 	msr	MSP, r0
 8006292:	f04f 0000 	mov.w	r0, #0
 8006296:	f380 8814 	msr	CONTROL, r0
 800629a:	b662      	cpsie	i
 800629c:	b661      	cpsie	f
 800629e:	f3bf 8f4f 	dsb	sy
 80062a2:	f3bf 8f6f 	isb	sy
 80062a6:	df00      	svc	0
 80062a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80062aa:	bf00      	nop
 80062ac:	e000ed08 	.word	0xe000ed08

080062b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b086      	sub	sp, #24
 80062b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80062b6:	4b46      	ldr	r3, [pc, #280]	; (80063d0 <xPortStartScheduler+0x120>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a46      	ldr	r2, [pc, #280]	; (80063d4 <xPortStartScheduler+0x124>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d10a      	bne.n	80062d6 <xPortStartScheduler+0x26>
	__asm volatile
 80062c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062c4:	f383 8811 	msr	BASEPRI, r3
 80062c8:	f3bf 8f6f 	isb	sy
 80062cc:	f3bf 8f4f 	dsb	sy
 80062d0:	613b      	str	r3, [r7, #16]
}
 80062d2:	bf00      	nop
 80062d4:	e7fe      	b.n	80062d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80062d6:	4b3e      	ldr	r3, [pc, #248]	; (80063d0 <xPortStartScheduler+0x120>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a3f      	ldr	r2, [pc, #252]	; (80063d8 <xPortStartScheduler+0x128>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d10a      	bne.n	80062f6 <xPortStartScheduler+0x46>
	__asm volatile
 80062e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062e4:	f383 8811 	msr	BASEPRI, r3
 80062e8:	f3bf 8f6f 	isb	sy
 80062ec:	f3bf 8f4f 	dsb	sy
 80062f0:	60fb      	str	r3, [r7, #12]
}
 80062f2:	bf00      	nop
 80062f4:	e7fe      	b.n	80062f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80062f6:	4b39      	ldr	r3, [pc, #228]	; (80063dc <xPortStartScheduler+0x12c>)
 80062f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80062fa:	697b      	ldr	r3, [r7, #20]
 80062fc:	781b      	ldrb	r3, [r3, #0]
 80062fe:	b2db      	uxtb	r3, r3
 8006300:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	22ff      	movs	r2, #255	; 0xff
 8006306:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	781b      	ldrb	r3, [r3, #0]
 800630c:	b2db      	uxtb	r3, r3
 800630e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006310:	78fb      	ldrb	r3, [r7, #3]
 8006312:	b2db      	uxtb	r3, r3
 8006314:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006318:	b2da      	uxtb	r2, r3
 800631a:	4b31      	ldr	r3, [pc, #196]	; (80063e0 <xPortStartScheduler+0x130>)
 800631c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800631e:	4b31      	ldr	r3, [pc, #196]	; (80063e4 <xPortStartScheduler+0x134>)
 8006320:	2207      	movs	r2, #7
 8006322:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006324:	e009      	b.n	800633a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006326:	4b2f      	ldr	r3, [pc, #188]	; (80063e4 <xPortStartScheduler+0x134>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	3b01      	subs	r3, #1
 800632c:	4a2d      	ldr	r2, [pc, #180]	; (80063e4 <xPortStartScheduler+0x134>)
 800632e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006330:	78fb      	ldrb	r3, [r7, #3]
 8006332:	b2db      	uxtb	r3, r3
 8006334:	005b      	lsls	r3, r3, #1
 8006336:	b2db      	uxtb	r3, r3
 8006338:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800633a:	78fb      	ldrb	r3, [r7, #3]
 800633c:	b2db      	uxtb	r3, r3
 800633e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006342:	2b80      	cmp	r3, #128	; 0x80
 8006344:	d0ef      	beq.n	8006326 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006346:	4b27      	ldr	r3, [pc, #156]	; (80063e4 <xPortStartScheduler+0x134>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f1c3 0307 	rsb	r3, r3, #7
 800634e:	2b04      	cmp	r3, #4
 8006350:	d00a      	beq.n	8006368 <xPortStartScheduler+0xb8>
	__asm volatile
 8006352:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006356:	f383 8811 	msr	BASEPRI, r3
 800635a:	f3bf 8f6f 	isb	sy
 800635e:	f3bf 8f4f 	dsb	sy
 8006362:	60bb      	str	r3, [r7, #8]
}
 8006364:	bf00      	nop
 8006366:	e7fe      	b.n	8006366 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006368:	4b1e      	ldr	r3, [pc, #120]	; (80063e4 <xPortStartScheduler+0x134>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	021b      	lsls	r3, r3, #8
 800636e:	4a1d      	ldr	r2, [pc, #116]	; (80063e4 <xPortStartScheduler+0x134>)
 8006370:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006372:	4b1c      	ldr	r3, [pc, #112]	; (80063e4 <xPortStartScheduler+0x134>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800637a:	4a1a      	ldr	r2, [pc, #104]	; (80063e4 <xPortStartScheduler+0x134>)
 800637c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	b2da      	uxtb	r2, r3
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006386:	4b18      	ldr	r3, [pc, #96]	; (80063e8 <xPortStartScheduler+0x138>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a17      	ldr	r2, [pc, #92]	; (80063e8 <xPortStartScheduler+0x138>)
 800638c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006390:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006392:	4b15      	ldr	r3, [pc, #84]	; (80063e8 <xPortStartScheduler+0x138>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a14      	ldr	r2, [pc, #80]	; (80063e8 <xPortStartScheduler+0x138>)
 8006398:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800639c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800639e:	f000 f8dd 	bl	800655c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80063a2:	4b12      	ldr	r3, [pc, #72]	; (80063ec <xPortStartScheduler+0x13c>)
 80063a4:	2200      	movs	r2, #0
 80063a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80063a8:	f000 f8fc 	bl	80065a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80063ac:	4b10      	ldr	r3, [pc, #64]	; (80063f0 <xPortStartScheduler+0x140>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a0f      	ldr	r2, [pc, #60]	; (80063f0 <xPortStartScheduler+0x140>)
 80063b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80063b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80063b8:	f7ff ff66 	bl	8006288 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80063bc:	f7ff f856 	bl	800546c <vTaskSwitchContext>
	prvTaskExitError();
 80063c0:	f7ff ff22 	bl	8006208 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80063c4:	2300      	movs	r3, #0
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3718      	adds	r7, #24
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}
 80063ce:	bf00      	nop
 80063d0:	e000ed00 	.word	0xe000ed00
 80063d4:	410fc271 	.word	0x410fc271
 80063d8:	410fc270 	.word	0x410fc270
 80063dc:	e000e400 	.word	0xe000e400
 80063e0:	20001068 	.word	0x20001068
 80063e4:	2000106c 	.word	0x2000106c
 80063e8:	e000ed20 	.word	0xe000ed20
 80063ec:	2000000c 	.word	0x2000000c
 80063f0:	e000ef34 	.word	0xe000ef34

080063f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80063f4:	b480      	push	{r7}
 80063f6:	b083      	sub	sp, #12
 80063f8:	af00      	add	r7, sp, #0
	__asm volatile
 80063fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063fe:	f383 8811 	msr	BASEPRI, r3
 8006402:	f3bf 8f6f 	isb	sy
 8006406:	f3bf 8f4f 	dsb	sy
 800640a:	607b      	str	r3, [r7, #4]
}
 800640c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800640e:	4b0f      	ldr	r3, [pc, #60]	; (800644c <vPortEnterCritical+0x58>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	3301      	adds	r3, #1
 8006414:	4a0d      	ldr	r2, [pc, #52]	; (800644c <vPortEnterCritical+0x58>)
 8006416:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006418:	4b0c      	ldr	r3, [pc, #48]	; (800644c <vPortEnterCritical+0x58>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	2b01      	cmp	r3, #1
 800641e:	d10f      	bne.n	8006440 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006420:	4b0b      	ldr	r3, [pc, #44]	; (8006450 <vPortEnterCritical+0x5c>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	b2db      	uxtb	r3, r3
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00a      	beq.n	8006440 <vPortEnterCritical+0x4c>
	__asm volatile
 800642a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800642e:	f383 8811 	msr	BASEPRI, r3
 8006432:	f3bf 8f6f 	isb	sy
 8006436:	f3bf 8f4f 	dsb	sy
 800643a:	603b      	str	r3, [r7, #0]
}
 800643c:	bf00      	nop
 800643e:	e7fe      	b.n	800643e <vPortEnterCritical+0x4a>
	}
}
 8006440:	bf00      	nop
 8006442:	370c      	adds	r7, #12
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr
 800644c:	2000000c 	.word	0x2000000c
 8006450:	e000ed04 	.word	0xe000ed04

08006454 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006454:	b480      	push	{r7}
 8006456:	b083      	sub	sp, #12
 8006458:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800645a:	4b12      	ldr	r3, [pc, #72]	; (80064a4 <vPortExitCritical+0x50>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d10a      	bne.n	8006478 <vPortExitCritical+0x24>
	__asm volatile
 8006462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006466:	f383 8811 	msr	BASEPRI, r3
 800646a:	f3bf 8f6f 	isb	sy
 800646e:	f3bf 8f4f 	dsb	sy
 8006472:	607b      	str	r3, [r7, #4]
}
 8006474:	bf00      	nop
 8006476:	e7fe      	b.n	8006476 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006478:	4b0a      	ldr	r3, [pc, #40]	; (80064a4 <vPortExitCritical+0x50>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	3b01      	subs	r3, #1
 800647e:	4a09      	ldr	r2, [pc, #36]	; (80064a4 <vPortExitCritical+0x50>)
 8006480:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006482:	4b08      	ldr	r3, [pc, #32]	; (80064a4 <vPortExitCritical+0x50>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d105      	bne.n	8006496 <vPortExitCritical+0x42>
 800648a:	2300      	movs	r3, #0
 800648c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	f383 8811 	msr	BASEPRI, r3
}
 8006494:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006496:	bf00      	nop
 8006498:	370c      	adds	r7, #12
 800649a:	46bd      	mov	sp, r7
 800649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a0:	4770      	bx	lr
 80064a2:	bf00      	nop
 80064a4:	2000000c 	.word	0x2000000c
	...

080064b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80064b0:	f3ef 8009 	mrs	r0, PSP
 80064b4:	f3bf 8f6f 	isb	sy
 80064b8:	4b15      	ldr	r3, [pc, #84]	; (8006510 <pxCurrentTCBConst>)
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	f01e 0f10 	tst.w	lr, #16
 80064c0:	bf08      	it	eq
 80064c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80064c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ca:	6010      	str	r0, [r2, #0]
 80064cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80064d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80064d4:	f380 8811 	msr	BASEPRI, r0
 80064d8:	f3bf 8f4f 	dsb	sy
 80064dc:	f3bf 8f6f 	isb	sy
 80064e0:	f7fe ffc4 	bl	800546c <vTaskSwitchContext>
 80064e4:	f04f 0000 	mov.w	r0, #0
 80064e8:	f380 8811 	msr	BASEPRI, r0
 80064ec:	bc09      	pop	{r0, r3}
 80064ee:	6819      	ldr	r1, [r3, #0]
 80064f0:	6808      	ldr	r0, [r1, #0]
 80064f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064f6:	f01e 0f10 	tst.w	lr, #16
 80064fa:	bf08      	it	eq
 80064fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006500:	f380 8809 	msr	PSP, r0
 8006504:	f3bf 8f6f 	isb	sy
 8006508:	4770      	bx	lr
 800650a:	bf00      	nop
 800650c:	f3af 8000 	nop.w

08006510 <pxCurrentTCBConst>:
 8006510:	20000a3c 	.word	0x20000a3c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006514:	bf00      	nop
 8006516:	bf00      	nop

08006518 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
	__asm volatile
 800651e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006522:	f383 8811 	msr	BASEPRI, r3
 8006526:	f3bf 8f6f 	isb	sy
 800652a:	f3bf 8f4f 	dsb	sy
 800652e:	607b      	str	r3, [r7, #4]
}
 8006530:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006532:	f7fe fee1 	bl	80052f8 <xTaskIncrementTick>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d003      	beq.n	8006544 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800653c:	4b06      	ldr	r3, [pc, #24]	; (8006558 <xPortSysTickHandler+0x40>)
 800653e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006542:	601a      	str	r2, [r3, #0]
 8006544:	2300      	movs	r3, #0
 8006546:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	f383 8811 	msr	BASEPRI, r3
}
 800654e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006550:	bf00      	nop
 8006552:	3708      	adds	r7, #8
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	e000ed04 	.word	0xe000ed04

0800655c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800655c:	b480      	push	{r7}
 800655e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006560:	4b0b      	ldr	r3, [pc, #44]	; (8006590 <vPortSetupTimerInterrupt+0x34>)
 8006562:	2200      	movs	r2, #0
 8006564:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006566:	4b0b      	ldr	r3, [pc, #44]	; (8006594 <vPortSetupTimerInterrupt+0x38>)
 8006568:	2200      	movs	r2, #0
 800656a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800656c:	4b0a      	ldr	r3, [pc, #40]	; (8006598 <vPortSetupTimerInterrupt+0x3c>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a0a      	ldr	r2, [pc, #40]	; (800659c <vPortSetupTimerInterrupt+0x40>)
 8006572:	fba2 2303 	umull	r2, r3, r2, r3
 8006576:	099b      	lsrs	r3, r3, #6
 8006578:	4a09      	ldr	r2, [pc, #36]	; (80065a0 <vPortSetupTimerInterrupt+0x44>)
 800657a:	3b01      	subs	r3, #1
 800657c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800657e:	4b04      	ldr	r3, [pc, #16]	; (8006590 <vPortSetupTimerInterrupt+0x34>)
 8006580:	2207      	movs	r2, #7
 8006582:	601a      	str	r2, [r3, #0]
}
 8006584:	bf00      	nop
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	e000e010 	.word	0xe000e010
 8006594:	e000e018 	.word	0xe000e018
 8006598:	20000000 	.word	0x20000000
 800659c:	10624dd3 	.word	0x10624dd3
 80065a0:	e000e014 	.word	0xe000e014

080065a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80065a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80065b4 <vPortEnableVFP+0x10>
 80065a8:	6801      	ldr	r1, [r0, #0]
 80065aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80065ae:	6001      	str	r1, [r0, #0]
 80065b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80065b2:	bf00      	nop
 80065b4:	e000ed88 	.word	0xe000ed88

080065b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80065b8:	b480      	push	{r7}
 80065ba:	b085      	sub	sp, #20
 80065bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80065be:	f3ef 8305 	mrs	r3, IPSR
 80065c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2b0f      	cmp	r3, #15
 80065c8:	d914      	bls.n	80065f4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80065ca:	4a17      	ldr	r2, [pc, #92]	; (8006628 <vPortValidateInterruptPriority+0x70>)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	4413      	add	r3, r2
 80065d0:	781b      	ldrb	r3, [r3, #0]
 80065d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80065d4:	4b15      	ldr	r3, [pc, #84]	; (800662c <vPortValidateInterruptPriority+0x74>)
 80065d6:	781b      	ldrb	r3, [r3, #0]
 80065d8:	7afa      	ldrb	r2, [r7, #11]
 80065da:	429a      	cmp	r2, r3
 80065dc:	d20a      	bcs.n	80065f4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80065de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065e2:	f383 8811 	msr	BASEPRI, r3
 80065e6:	f3bf 8f6f 	isb	sy
 80065ea:	f3bf 8f4f 	dsb	sy
 80065ee:	607b      	str	r3, [r7, #4]
}
 80065f0:	bf00      	nop
 80065f2:	e7fe      	b.n	80065f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80065f4:	4b0e      	ldr	r3, [pc, #56]	; (8006630 <vPortValidateInterruptPriority+0x78>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80065fc:	4b0d      	ldr	r3, [pc, #52]	; (8006634 <vPortValidateInterruptPriority+0x7c>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	429a      	cmp	r2, r3
 8006602:	d90a      	bls.n	800661a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006608:	f383 8811 	msr	BASEPRI, r3
 800660c:	f3bf 8f6f 	isb	sy
 8006610:	f3bf 8f4f 	dsb	sy
 8006614:	603b      	str	r3, [r7, #0]
}
 8006616:	bf00      	nop
 8006618:	e7fe      	b.n	8006618 <vPortValidateInterruptPriority+0x60>
	}
 800661a:	bf00      	nop
 800661c:	3714      	adds	r7, #20
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop
 8006628:	e000e3f0 	.word	0xe000e3f0
 800662c:	20001068 	.word	0x20001068
 8006630:	e000ed0c 	.word	0xe000ed0c
 8006634:	2000106c 	.word	0x2000106c

08006638 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b08a      	sub	sp, #40	; 0x28
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006640:	2300      	movs	r3, #0
 8006642:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006644:	f7fe fd9c 	bl	8005180 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006648:	4b5b      	ldr	r3, [pc, #364]	; (80067b8 <pvPortMalloc+0x180>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d101      	bne.n	8006654 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006650:	f000 f920 	bl	8006894 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006654:	4b59      	ldr	r3, [pc, #356]	; (80067bc <pvPortMalloc+0x184>)
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	4013      	ands	r3, r2
 800665c:	2b00      	cmp	r3, #0
 800665e:	f040 8093 	bne.w	8006788 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d01d      	beq.n	80066a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006668:	2208      	movs	r2, #8
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4413      	add	r3, r2
 800666e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f003 0307 	and.w	r3, r3, #7
 8006676:	2b00      	cmp	r3, #0
 8006678:	d014      	beq.n	80066a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f023 0307 	bic.w	r3, r3, #7
 8006680:	3308      	adds	r3, #8
 8006682:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f003 0307 	and.w	r3, r3, #7
 800668a:	2b00      	cmp	r3, #0
 800668c:	d00a      	beq.n	80066a4 <pvPortMalloc+0x6c>
	__asm volatile
 800668e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006692:	f383 8811 	msr	BASEPRI, r3
 8006696:	f3bf 8f6f 	isb	sy
 800669a:	f3bf 8f4f 	dsb	sy
 800669e:	617b      	str	r3, [r7, #20]
}
 80066a0:	bf00      	nop
 80066a2:	e7fe      	b.n	80066a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d06e      	beq.n	8006788 <pvPortMalloc+0x150>
 80066aa:	4b45      	ldr	r3, [pc, #276]	; (80067c0 <pvPortMalloc+0x188>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d869      	bhi.n	8006788 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80066b4:	4b43      	ldr	r3, [pc, #268]	; (80067c4 <pvPortMalloc+0x18c>)
 80066b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80066b8:	4b42      	ldr	r3, [pc, #264]	; (80067c4 <pvPortMalloc+0x18c>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80066be:	e004      	b.n	80066ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80066c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80066c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80066ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	429a      	cmp	r2, r3
 80066d2:	d903      	bls.n	80066dc <pvPortMalloc+0xa4>
 80066d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d1f1      	bne.n	80066c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80066dc:	4b36      	ldr	r3, [pc, #216]	; (80067b8 <pvPortMalloc+0x180>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d050      	beq.n	8006788 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80066e6:	6a3b      	ldr	r3, [r7, #32]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	2208      	movs	r2, #8
 80066ec:	4413      	add	r3, r2
 80066ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80066f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	6a3b      	ldr	r3, [r7, #32]
 80066f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80066f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066fa:	685a      	ldr	r2, [r3, #4]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	1ad2      	subs	r2, r2, r3
 8006700:	2308      	movs	r3, #8
 8006702:	005b      	lsls	r3, r3, #1
 8006704:	429a      	cmp	r2, r3
 8006706:	d91f      	bls.n	8006748 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006708:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4413      	add	r3, r2
 800670e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006710:	69bb      	ldr	r3, [r7, #24]
 8006712:	f003 0307 	and.w	r3, r3, #7
 8006716:	2b00      	cmp	r3, #0
 8006718:	d00a      	beq.n	8006730 <pvPortMalloc+0xf8>
	__asm volatile
 800671a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800671e:	f383 8811 	msr	BASEPRI, r3
 8006722:	f3bf 8f6f 	isb	sy
 8006726:	f3bf 8f4f 	dsb	sy
 800672a:	613b      	str	r3, [r7, #16]
}
 800672c:	bf00      	nop
 800672e:	e7fe      	b.n	800672e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006732:	685a      	ldr	r2, [r3, #4]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	1ad2      	subs	r2, r2, r3
 8006738:	69bb      	ldr	r3, [r7, #24]
 800673a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800673c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800673e:	687a      	ldr	r2, [r7, #4]
 8006740:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006742:	69b8      	ldr	r0, [r7, #24]
 8006744:	f000 f908 	bl	8006958 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006748:	4b1d      	ldr	r3, [pc, #116]	; (80067c0 <pvPortMalloc+0x188>)
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	1ad3      	subs	r3, r2, r3
 8006752:	4a1b      	ldr	r2, [pc, #108]	; (80067c0 <pvPortMalloc+0x188>)
 8006754:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006756:	4b1a      	ldr	r3, [pc, #104]	; (80067c0 <pvPortMalloc+0x188>)
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	4b1b      	ldr	r3, [pc, #108]	; (80067c8 <pvPortMalloc+0x190>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	429a      	cmp	r2, r3
 8006760:	d203      	bcs.n	800676a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006762:	4b17      	ldr	r3, [pc, #92]	; (80067c0 <pvPortMalloc+0x188>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a18      	ldr	r2, [pc, #96]	; (80067c8 <pvPortMalloc+0x190>)
 8006768:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800676a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800676c:	685a      	ldr	r2, [r3, #4]
 800676e:	4b13      	ldr	r3, [pc, #76]	; (80067bc <pvPortMalloc+0x184>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	431a      	orrs	r2, r3
 8006774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006776:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800677a:	2200      	movs	r2, #0
 800677c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800677e:	4b13      	ldr	r3, [pc, #76]	; (80067cc <pvPortMalloc+0x194>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	3301      	adds	r3, #1
 8006784:	4a11      	ldr	r2, [pc, #68]	; (80067cc <pvPortMalloc+0x194>)
 8006786:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006788:	f7fe fd08 	bl	800519c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	f003 0307 	and.w	r3, r3, #7
 8006792:	2b00      	cmp	r3, #0
 8006794:	d00a      	beq.n	80067ac <pvPortMalloc+0x174>
	__asm volatile
 8006796:	f04f 0350 	mov.w	r3, #80	; 0x50
 800679a:	f383 8811 	msr	BASEPRI, r3
 800679e:	f3bf 8f6f 	isb	sy
 80067a2:	f3bf 8f4f 	dsb	sy
 80067a6:	60fb      	str	r3, [r7, #12]
}
 80067a8:	bf00      	nop
 80067aa:	e7fe      	b.n	80067aa <pvPortMalloc+0x172>
	return pvReturn;
 80067ac:	69fb      	ldr	r3, [r7, #28]
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3728      	adds	r7, #40	; 0x28
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}
 80067b6:	bf00      	nop
 80067b8:	20004c78 	.word	0x20004c78
 80067bc:	20004c8c 	.word	0x20004c8c
 80067c0:	20004c7c 	.word	0x20004c7c
 80067c4:	20004c70 	.word	0x20004c70
 80067c8:	20004c80 	.word	0x20004c80
 80067cc:	20004c84 	.word	0x20004c84

080067d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b086      	sub	sp, #24
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d04d      	beq.n	800687e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80067e2:	2308      	movs	r3, #8
 80067e4:	425b      	negs	r3, r3
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	4413      	add	r3, r2
 80067ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	685a      	ldr	r2, [r3, #4]
 80067f4:	4b24      	ldr	r3, [pc, #144]	; (8006888 <vPortFree+0xb8>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4013      	ands	r3, r2
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d10a      	bne.n	8006814 <vPortFree+0x44>
	__asm volatile
 80067fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006802:	f383 8811 	msr	BASEPRI, r3
 8006806:	f3bf 8f6f 	isb	sy
 800680a:	f3bf 8f4f 	dsb	sy
 800680e:	60fb      	str	r3, [r7, #12]
}
 8006810:	bf00      	nop
 8006812:	e7fe      	b.n	8006812 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d00a      	beq.n	8006832 <vPortFree+0x62>
	__asm volatile
 800681c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006820:	f383 8811 	msr	BASEPRI, r3
 8006824:	f3bf 8f6f 	isb	sy
 8006828:	f3bf 8f4f 	dsb	sy
 800682c:	60bb      	str	r3, [r7, #8]
}
 800682e:	bf00      	nop
 8006830:	e7fe      	b.n	8006830 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	685a      	ldr	r2, [r3, #4]
 8006836:	4b14      	ldr	r3, [pc, #80]	; (8006888 <vPortFree+0xb8>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4013      	ands	r3, r2
 800683c:	2b00      	cmp	r3, #0
 800683e:	d01e      	beq.n	800687e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d11a      	bne.n	800687e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	685a      	ldr	r2, [r3, #4]
 800684c:	4b0e      	ldr	r3, [pc, #56]	; (8006888 <vPortFree+0xb8>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	43db      	mvns	r3, r3
 8006852:	401a      	ands	r2, r3
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006858:	f7fe fc92 	bl	8005180 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	685a      	ldr	r2, [r3, #4]
 8006860:	4b0a      	ldr	r3, [pc, #40]	; (800688c <vPortFree+0xbc>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4413      	add	r3, r2
 8006866:	4a09      	ldr	r2, [pc, #36]	; (800688c <vPortFree+0xbc>)
 8006868:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800686a:	6938      	ldr	r0, [r7, #16]
 800686c:	f000 f874 	bl	8006958 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006870:	4b07      	ldr	r3, [pc, #28]	; (8006890 <vPortFree+0xc0>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	3301      	adds	r3, #1
 8006876:	4a06      	ldr	r2, [pc, #24]	; (8006890 <vPortFree+0xc0>)
 8006878:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800687a:	f7fe fc8f 	bl	800519c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800687e:	bf00      	nop
 8006880:	3718      	adds	r7, #24
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}
 8006886:	bf00      	nop
 8006888:	20004c8c 	.word	0x20004c8c
 800688c:	20004c7c 	.word	0x20004c7c
 8006890:	20004c88 	.word	0x20004c88

08006894 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006894:	b480      	push	{r7}
 8006896:	b085      	sub	sp, #20
 8006898:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800689a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800689e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80068a0:	4b27      	ldr	r3, [pc, #156]	; (8006940 <prvHeapInit+0xac>)
 80068a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f003 0307 	and.w	r3, r3, #7
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d00c      	beq.n	80068c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	3307      	adds	r3, #7
 80068b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f023 0307 	bic.w	r3, r3, #7
 80068ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80068bc:	68ba      	ldr	r2, [r7, #8]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	1ad3      	subs	r3, r2, r3
 80068c2:	4a1f      	ldr	r2, [pc, #124]	; (8006940 <prvHeapInit+0xac>)
 80068c4:	4413      	add	r3, r2
 80068c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80068cc:	4a1d      	ldr	r2, [pc, #116]	; (8006944 <prvHeapInit+0xb0>)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80068d2:	4b1c      	ldr	r3, [pc, #112]	; (8006944 <prvHeapInit+0xb0>)
 80068d4:	2200      	movs	r2, #0
 80068d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	68ba      	ldr	r2, [r7, #8]
 80068dc:	4413      	add	r3, r2
 80068de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80068e0:	2208      	movs	r2, #8
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	1a9b      	subs	r3, r3, r2
 80068e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f023 0307 	bic.w	r3, r3, #7
 80068ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	4a15      	ldr	r2, [pc, #84]	; (8006948 <prvHeapInit+0xb4>)
 80068f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80068f6:	4b14      	ldr	r3, [pc, #80]	; (8006948 <prvHeapInit+0xb4>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	2200      	movs	r2, #0
 80068fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80068fe:	4b12      	ldr	r3, [pc, #72]	; (8006948 <prvHeapInit+0xb4>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	2200      	movs	r2, #0
 8006904:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	68fa      	ldr	r2, [r7, #12]
 800690e:	1ad2      	subs	r2, r2, r3
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006914:	4b0c      	ldr	r3, [pc, #48]	; (8006948 <prvHeapInit+0xb4>)
 8006916:	681a      	ldr	r2, [r3, #0]
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	4a0a      	ldr	r2, [pc, #40]	; (800694c <prvHeapInit+0xb8>)
 8006922:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	4a09      	ldr	r2, [pc, #36]	; (8006950 <prvHeapInit+0xbc>)
 800692a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800692c:	4b09      	ldr	r3, [pc, #36]	; (8006954 <prvHeapInit+0xc0>)
 800692e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006932:	601a      	str	r2, [r3, #0]
}
 8006934:	bf00      	nop
 8006936:	3714      	adds	r7, #20
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr
 8006940:	20001070 	.word	0x20001070
 8006944:	20004c70 	.word	0x20004c70
 8006948:	20004c78 	.word	0x20004c78
 800694c:	20004c80 	.word	0x20004c80
 8006950:	20004c7c 	.word	0x20004c7c
 8006954:	20004c8c 	.word	0x20004c8c

08006958 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006958:	b480      	push	{r7}
 800695a:	b085      	sub	sp, #20
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006960:	4b28      	ldr	r3, [pc, #160]	; (8006a04 <prvInsertBlockIntoFreeList+0xac>)
 8006962:	60fb      	str	r3, [r7, #12]
 8006964:	e002      	b.n	800696c <prvInsertBlockIntoFreeList+0x14>
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	60fb      	str	r3, [r7, #12]
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	687a      	ldr	r2, [r7, #4]
 8006972:	429a      	cmp	r2, r3
 8006974:	d8f7      	bhi.n	8006966 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	68ba      	ldr	r2, [r7, #8]
 8006980:	4413      	add	r3, r2
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	429a      	cmp	r2, r3
 8006986:	d108      	bne.n	800699a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	685a      	ldr	r2, [r3, #4]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	441a      	add	r2, r3
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	68ba      	ldr	r2, [r7, #8]
 80069a4:	441a      	add	r2, r3
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d118      	bne.n	80069e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	4b15      	ldr	r3, [pc, #84]	; (8006a08 <prvInsertBlockIntoFreeList+0xb0>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d00d      	beq.n	80069d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	685a      	ldr	r2, [r3, #4]
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	441a      	add	r2, r3
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	601a      	str	r2, [r3, #0]
 80069d4:	e008      	b.n	80069e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80069d6:	4b0c      	ldr	r3, [pc, #48]	; (8006a08 <prvInsertBlockIntoFreeList+0xb0>)
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	601a      	str	r2, [r3, #0]
 80069de:	e003      	b.n	80069e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681a      	ldr	r2, [r3, #0]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80069e8:	68fa      	ldr	r2, [r7, #12]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	429a      	cmp	r2, r3
 80069ee:	d002      	beq.n	80069f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80069f6:	bf00      	nop
 80069f8:	3714      	adds	r7, #20
 80069fa:	46bd      	mov	sp, r7
 80069fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a00:	4770      	bx	lr
 8006a02:	bf00      	nop
 8006a04:	20004c70 	.word	0x20004c70
 8006a08:	20004c78 	.word	0x20004c78

08006a0c <__errno>:
 8006a0c:	4b01      	ldr	r3, [pc, #4]	; (8006a14 <__errno+0x8>)
 8006a0e:	6818      	ldr	r0, [r3, #0]
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop
 8006a14:	20000010 	.word	0x20000010

08006a18 <__libc_init_array>:
 8006a18:	b570      	push	{r4, r5, r6, lr}
 8006a1a:	4d0d      	ldr	r5, [pc, #52]	; (8006a50 <__libc_init_array+0x38>)
 8006a1c:	4c0d      	ldr	r4, [pc, #52]	; (8006a54 <__libc_init_array+0x3c>)
 8006a1e:	1b64      	subs	r4, r4, r5
 8006a20:	10a4      	asrs	r4, r4, #2
 8006a22:	2600      	movs	r6, #0
 8006a24:	42a6      	cmp	r6, r4
 8006a26:	d109      	bne.n	8006a3c <__libc_init_array+0x24>
 8006a28:	4d0b      	ldr	r5, [pc, #44]	; (8006a58 <__libc_init_array+0x40>)
 8006a2a:	4c0c      	ldr	r4, [pc, #48]	; (8006a5c <__libc_init_array+0x44>)
 8006a2c:	f004 fe8a 	bl	800b744 <_init>
 8006a30:	1b64      	subs	r4, r4, r5
 8006a32:	10a4      	asrs	r4, r4, #2
 8006a34:	2600      	movs	r6, #0
 8006a36:	42a6      	cmp	r6, r4
 8006a38:	d105      	bne.n	8006a46 <__libc_init_array+0x2e>
 8006a3a:	bd70      	pop	{r4, r5, r6, pc}
 8006a3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a40:	4798      	blx	r3
 8006a42:	3601      	adds	r6, #1
 8006a44:	e7ee      	b.n	8006a24 <__libc_init_array+0xc>
 8006a46:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a4a:	4798      	blx	r3
 8006a4c:	3601      	adds	r6, #1
 8006a4e:	e7f2      	b.n	8006a36 <__libc_init_array+0x1e>
 8006a50:	0800bcc4 	.word	0x0800bcc4
 8006a54:	0800bcc4 	.word	0x0800bcc4
 8006a58:	0800bcc4 	.word	0x0800bcc4
 8006a5c:	0800bcc8 	.word	0x0800bcc8

08006a60 <memcpy>:
 8006a60:	440a      	add	r2, r1
 8006a62:	4291      	cmp	r1, r2
 8006a64:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a68:	d100      	bne.n	8006a6c <memcpy+0xc>
 8006a6a:	4770      	bx	lr
 8006a6c:	b510      	push	{r4, lr}
 8006a6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a76:	4291      	cmp	r1, r2
 8006a78:	d1f9      	bne.n	8006a6e <memcpy+0xe>
 8006a7a:	bd10      	pop	{r4, pc}

08006a7c <memset>:
 8006a7c:	4402      	add	r2, r0
 8006a7e:	4603      	mov	r3, r0
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d100      	bne.n	8006a86 <memset+0xa>
 8006a84:	4770      	bx	lr
 8006a86:	f803 1b01 	strb.w	r1, [r3], #1
 8006a8a:	e7f9      	b.n	8006a80 <memset+0x4>

08006a8c <__cvt>:
 8006a8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a90:	ec55 4b10 	vmov	r4, r5, d0
 8006a94:	2d00      	cmp	r5, #0
 8006a96:	460e      	mov	r6, r1
 8006a98:	4619      	mov	r1, r3
 8006a9a:	462b      	mov	r3, r5
 8006a9c:	bfbb      	ittet	lt
 8006a9e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006aa2:	461d      	movlt	r5, r3
 8006aa4:	2300      	movge	r3, #0
 8006aa6:	232d      	movlt	r3, #45	; 0x2d
 8006aa8:	700b      	strb	r3, [r1, #0]
 8006aaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006aac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006ab0:	4691      	mov	r9, r2
 8006ab2:	f023 0820 	bic.w	r8, r3, #32
 8006ab6:	bfbc      	itt	lt
 8006ab8:	4622      	movlt	r2, r4
 8006aba:	4614      	movlt	r4, r2
 8006abc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006ac0:	d005      	beq.n	8006ace <__cvt+0x42>
 8006ac2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006ac6:	d100      	bne.n	8006aca <__cvt+0x3e>
 8006ac8:	3601      	adds	r6, #1
 8006aca:	2102      	movs	r1, #2
 8006acc:	e000      	b.n	8006ad0 <__cvt+0x44>
 8006ace:	2103      	movs	r1, #3
 8006ad0:	ab03      	add	r3, sp, #12
 8006ad2:	9301      	str	r3, [sp, #4]
 8006ad4:	ab02      	add	r3, sp, #8
 8006ad6:	9300      	str	r3, [sp, #0]
 8006ad8:	ec45 4b10 	vmov	d0, r4, r5
 8006adc:	4653      	mov	r3, sl
 8006ade:	4632      	mov	r2, r6
 8006ae0:	f001 fdae 	bl	8008640 <_dtoa_r>
 8006ae4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006ae8:	4607      	mov	r7, r0
 8006aea:	d102      	bne.n	8006af2 <__cvt+0x66>
 8006aec:	f019 0f01 	tst.w	r9, #1
 8006af0:	d022      	beq.n	8006b38 <__cvt+0xac>
 8006af2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006af6:	eb07 0906 	add.w	r9, r7, r6
 8006afa:	d110      	bne.n	8006b1e <__cvt+0x92>
 8006afc:	783b      	ldrb	r3, [r7, #0]
 8006afe:	2b30      	cmp	r3, #48	; 0x30
 8006b00:	d10a      	bne.n	8006b18 <__cvt+0x8c>
 8006b02:	2200      	movs	r2, #0
 8006b04:	2300      	movs	r3, #0
 8006b06:	4620      	mov	r0, r4
 8006b08:	4629      	mov	r1, r5
 8006b0a:	f7fa f805 	bl	8000b18 <__aeabi_dcmpeq>
 8006b0e:	b918      	cbnz	r0, 8006b18 <__cvt+0x8c>
 8006b10:	f1c6 0601 	rsb	r6, r6, #1
 8006b14:	f8ca 6000 	str.w	r6, [sl]
 8006b18:	f8da 3000 	ldr.w	r3, [sl]
 8006b1c:	4499      	add	r9, r3
 8006b1e:	2200      	movs	r2, #0
 8006b20:	2300      	movs	r3, #0
 8006b22:	4620      	mov	r0, r4
 8006b24:	4629      	mov	r1, r5
 8006b26:	f7f9 fff7 	bl	8000b18 <__aeabi_dcmpeq>
 8006b2a:	b108      	cbz	r0, 8006b30 <__cvt+0xa4>
 8006b2c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006b30:	2230      	movs	r2, #48	; 0x30
 8006b32:	9b03      	ldr	r3, [sp, #12]
 8006b34:	454b      	cmp	r3, r9
 8006b36:	d307      	bcc.n	8006b48 <__cvt+0xbc>
 8006b38:	9b03      	ldr	r3, [sp, #12]
 8006b3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b3c:	1bdb      	subs	r3, r3, r7
 8006b3e:	4638      	mov	r0, r7
 8006b40:	6013      	str	r3, [r2, #0]
 8006b42:	b004      	add	sp, #16
 8006b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b48:	1c59      	adds	r1, r3, #1
 8006b4a:	9103      	str	r1, [sp, #12]
 8006b4c:	701a      	strb	r2, [r3, #0]
 8006b4e:	e7f0      	b.n	8006b32 <__cvt+0xa6>

08006b50 <__exponent>:
 8006b50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b52:	4603      	mov	r3, r0
 8006b54:	2900      	cmp	r1, #0
 8006b56:	bfb8      	it	lt
 8006b58:	4249      	neglt	r1, r1
 8006b5a:	f803 2b02 	strb.w	r2, [r3], #2
 8006b5e:	bfb4      	ite	lt
 8006b60:	222d      	movlt	r2, #45	; 0x2d
 8006b62:	222b      	movge	r2, #43	; 0x2b
 8006b64:	2909      	cmp	r1, #9
 8006b66:	7042      	strb	r2, [r0, #1]
 8006b68:	dd2a      	ble.n	8006bc0 <__exponent+0x70>
 8006b6a:	f10d 0407 	add.w	r4, sp, #7
 8006b6e:	46a4      	mov	ip, r4
 8006b70:	270a      	movs	r7, #10
 8006b72:	46a6      	mov	lr, r4
 8006b74:	460a      	mov	r2, r1
 8006b76:	fb91 f6f7 	sdiv	r6, r1, r7
 8006b7a:	fb07 1516 	mls	r5, r7, r6, r1
 8006b7e:	3530      	adds	r5, #48	; 0x30
 8006b80:	2a63      	cmp	r2, #99	; 0x63
 8006b82:	f104 34ff 	add.w	r4, r4, #4294967295
 8006b86:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006b8a:	4631      	mov	r1, r6
 8006b8c:	dcf1      	bgt.n	8006b72 <__exponent+0x22>
 8006b8e:	3130      	adds	r1, #48	; 0x30
 8006b90:	f1ae 0502 	sub.w	r5, lr, #2
 8006b94:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006b98:	1c44      	adds	r4, r0, #1
 8006b9a:	4629      	mov	r1, r5
 8006b9c:	4561      	cmp	r1, ip
 8006b9e:	d30a      	bcc.n	8006bb6 <__exponent+0x66>
 8006ba0:	f10d 0209 	add.w	r2, sp, #9
 8006ba4:	eba2 020e 	sub.w	r2, r2, lr
 8006ba8:	4565      	cmp	r5, ip
 8006baa:	bf88      	it	hi
 8006bac:	2200      	movhi	r2, #0
 8006bae:	4413      	add	r3, r2
 8006bb0:	1a18      	subs	r0, r3, r0
 8006bb2:	b003      	add	sp, #12
 8006bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bb6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006bba:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006bbe:	e7ed      	b.n	8006b9c <__exponent+0x4c>
 8006bc0:	2330      	movs	r3, #48	; 0x30
 8006bc2:	3130      	adds	r1, #48	; 0x30
 8006bc4:	7083      	strb	r3, [r0, #2]
 8006bc6:	70c1      	strb	r1, [r0, #3]
 8006bc8:	1d03      	adds	r3, r0, #4
 8006bca:	e7f1      	b.n	8006bb0 <__exponent+0x60>

08006bcc <_printf_float>:
 8006bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd0:	ed2d 8b02 	vpush	{d8}
 8006bd4:	b08d      	sub	sp, #52	; 0x34
 8006bd6:	460c      	mov	r4, r1
 8006bd8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006bdc:	4616      	mov	r6, r2
 8006bde:	461f      	mov	r7, r3
 8006be0:	4605      	mov	r5, r0
 8006be2:	f002 fe8b 	bl	80098fc <_localeconv_r>
 8006be6:	f8d0 a000 	ldr.w	sl, [r0]
 8006bea:	4650      	mov	r0, sl
 8006bec:	f7f9 fb18 	bl	8000220 <strlen>
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	930a      	str	r3, [sp, #40]	; 0x28
 8006bf4:	6823      	ldr	r3, [r4, #0]
 8006bf6:	9305      	str	r3, [sp, #20]
 8006bf8:	f8d8 3000 	ldr.w	r3, [r8]
 8006bfc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006c00:	3307      	adds	r3, #7
 8006c02:	f023 0307 	bic.w	r3, r3, #7
 8006c06:	f103 0208 	add.w	r2, r3, #8
 8006c0a:	f8c8 2000 	str.w	r2, [r8]
 8006c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c12:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006c16:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006c1a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006c1e:	9307      	str	r3, [sp, #28]
 8006c20:	f8cd 8018 	str.w	r8, [sp, #24]
 8006c24:	ee08 0a10 	vmov	s16, r0
 8006c28:	4b9f      	ldr	r3, [pc, #636]	; (8006ea8 <_printf_float+0x2dc>)
 8006c2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c2e:	f04f 32ff 	mov.w	r2, #4294967295
 8006c32:	f7f9 ffa3 	bl	8000b7c <__aeabi_dcmpun>
 8006c36:	bb88      	cbnz	r0, 8006c9c <_printf_float+0xd0>
 8006c38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c3c:	4b9a      	ldr	r3, [pc, #616]	; (8006ea8 <_printf_float+0x2dc>)
 8006c3e:	f04f 32ff 	mov.w	r2, #4294967295
 8006c42:	f7f9 ff7d 	bl	8000b40 <__aeabi_dcmple>
 8006c46:	bb48      	cbnz	r0, 8006c9c <_printf_float+0xd0>
 8006c48:	2200      	movs	r2, #0
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	4640      	mov	r0, r8
 8006c4e:	4649      	mov	r1, r9
 8006c50:	f7f9 ff6c 	bl	8000b2c <__aeabi_dcmplt>
 8006c54:	b110      	cbz	r0, 8006c5c <_printf_float+0x90>
 8006c56:	232d      	movs	r3, #45	; 0x2d
 8006c58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c5c:	4b93      	ldr	r3, [pc, #588]	; (8006eac <_printf_float+0x2e0>)
 8006c5e:	4894      	ldr	r0, [pc, #592]	; (8006eb0 <_printf_float+0x2e4>)
 8006c60:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006c64:	bf94      	ite	ls
 8006c66:	4698      	movls	r8, r3
 8006c68:	4680      	movhi	r8, r0
 8006c6a:	2303      	movs	r3, #3
 8006c6c:	6123      	str	r3, [r4, #16]
 8006c6e:	9b05      	ldr	r3, [sp, #20]
 8006c70:	f023 0204 	bic.w	r2, r3, #4
 8006c74:	6022      	str	r2, [r4, #0]
 8006c76:	f04f 0900 	mov.w	r9, #0
 8006c7a:	9700      	str	r7, [sp, #0]
 8006c7c:	4633      	mov	r3, r6
 8006c7e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006c80:	4621      	mov	r1, r4
 8006c82:	4628      	mov	r0, r5
 8006c84:	f000 f9d8 	bl	8007038 <_printf_common>
 8006c88:	3001      	adds	r0, #1
 8006c8a:	f040 8090 	bne.w	8006dae <_printf_float+0x1e2>
 8006c8e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c92:	b00d      	add	sp, #52	; 0x34
 8006c94:	ecbd 8b02 	vpop	{d8}
 8006c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c9c:	4642      	mov	r2, r8
 8006c9e:	464b      	mov	r3, r9
 8006ca0:	4640      	mov	r0, r8
 8006ca2:	4649      	mov	r1, r9
 8006ca4:	f7f9 ff6a 	bl	8000b7c <__aeabi_dcmpun>
 8006ca8:	b140      	cbz	r0, 8006cbc <_printf_float+0xf0>
 8006caa:	464b      	mov	r3, r9
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	bfbc      	itt	lt
 8006cb0:	232d      	movlt	r3, #45	; 0x2d
 8006cb2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006cb6:	487f      	ldr	r0, [pc, #508]	; (8006eb4 <_printf_float+0x2e8>)
 8006cb8:	4b7f      	ldr	r3, [pc, #508]	; (8006eb8 <_printf_float+0x2ec>)
 8006cba:	e7d1      	b.n	8006c60 <_printf_float+0x94>
 8006cbc:	6863      	ldr	r3, [r4, #4]
 8006cbe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006cc2:	9206      	str	r2, [sp, #24]
 8006cc4:	1c5a      	adds	r2, r3, #1
 8006cc6:	d13f      	bne.n	8006d48 <_printf_float+0x17c>
 8006cc8:	2306      	movs	r3, #6
 8006cca:	6063      	str	r3, [r4, #4]
 8006ccc:	9b05      	ldr	r3, [sp, #20]
 8006cce:	6861      	ldr	r1, [r4, #4]
 8006cd0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	9303      	str	r3, [sp, #12]
 8006cd8:	ab0a      	add	r3, sp, #40	; 0x28
 8006cda:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006cde:	ab09      	add	r3, sp, #36	; 0x24
 8006ce0:	ec49 8b10 	vmov	d0, r8, r9
 8006ce4:	9300      	str	r3, [sp, #0]
 8006ce6:	6022      	str	r2, [r4, #0]
 8006ce8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006cec:	4628      	mov	r0, r5
 8006cee:	f7ff fecd 	bl	8006a8c <__cvt>
 8006cf2:	9b06      	ldr	r3, [sp, #24]
 8006cf4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006cf6:	2b47      	cmp	r3, #71	; 0x47
 8006cf8:	4680      	mov	r8, r0
 8006cfa:	d108      	bne.n	8006d0e <_printf_float+0x142>
 8006cfc:	1cc8      	adds	r0, r1, #3
 8006cfe:	db02      	blt.n	8006d06 <_printf_float+0x13a>
 8006d00:	6863      	ldr	r3, [r4, #4]
 8006d02:	4299      	cmp	r1, r3
 8006d04:	dd41      	ble.n	8006d8a <_printf_float+0x1be>
 8006d06:	f1ab 0b02 	sub.w	fp, fp, #2
 8006d0a:	fa5f fb8b 	uxtb.w	fp, fp
 8006d0e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006d12:	d820      	bhi.n	8006d56 <_printf_float+0x18a>
 8006d14:	3901      	subs	r1, #1
 8006d16:	465a      	mov	r2, fp
 8006d18:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006d1c:	9109      	str	r1, [sp, #36]	; 0x24
 8006d1e:	f7ff ff17 	bl	8006b50 <__exponent>
 8006d22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d24:	1813      	adds	r3, r2, r0
 8006d26:	2a01      	cmp	r2, #1
 8006d28:	4681      	mov	r9, r0
 8006d2a:	6123      	str	r3, [r4, #16]
 8006d2c:	dc02      	bgt.n	8006d34 <_printf_float+0x168>
 8006d2e:	6822      	ldr	r2, [r4, #0]
 8006d30:	07d2      	lsls	r2, r2, #31
 8006d32:	d501      	bpl.n	8006d38 <_printf_float+0x16c>
 8006d34:	3301      	adds	r3, #1
 8006d36:	6123      	str	r3, [r4, #16]
 8006d38:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d09c      	beq.n	8006c7a <_printf_float+0xae>
 8006d40:	232d      	movs	r3, #45	; 0x2d
 8006d42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d46:	e798      	b.n	8006c7a <_printf_float+0xae>
 8006d48:	9a06      	ldr	r2, [sp, #24]
 8006d4a:	2a47      	cmp	r2, #71	; 0x47
 8006d4c:	d1be      	bne.n	8006ccc <_printf_float+0x100>
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d1bc      	bne.n	8006ccc <_printf_float+0x100>
 8006d52:	2301      	movs	r3, #1
 8006d54:	e7b9      	b.n	8006cca <_printf_float+0xfe>
 8006d56:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006d5a:	d118      	bne.n	8006d8e <_printf_float+0x1c2>
 8006d5c:	2900      	cmp	r1, #0
 8006d5e:	6863      	ldr	r3, [r4, #4]
 8006d60:	dd0b      	ble.n	8006d7a <_printf_float+0x1ae>
 8006d62:	6121      	str	r1, [r4, #16]
 8006d64:	b913      	cbnz	r3, 8006d6c <_printf_float+0x1a0>
 8006d66:	6822      	ldr	r2, [r4, #0]
 8006d68:	07d0      	lsls	r0, r2, #31
 8006d6a:	d502      	bpl.n	8006d72 <_printf_float+0x1a6>
 8006d6c:	3301      	adds	r3, #1
 8006d6e:	440b      	add	r3, r1
 8006d70:	6123      	str	r3, [r4, #16]
 8006d72:	65a1      	str	r1, [r4, #88]	; 0x58
 8006d74:	f04f 0900 	mov.w	r9, #0
 8006d78:	e7de      	b.n	8006d38 <_printf_float+0x16c>
 8006d7a:	b913      	cbnz	r3, 8006d82 <_printf_float+0x1b6>
 8006d7c:	6822      	ldr	r2, [r4, #0]
 8006d7e:	07d2      	lsls	r2, r2, #31
 8006d80:	d501      	bpl.n	8006d86 <_printf_float+0x1ba>
 8006d82:	3302      	adds	r3, #2
 8006d84:	e7f4      	b.n	8006d70 <_printf_float+0x1a4>
 8006d86:	2301      	movs	r3, #1
 8006d88:	e7f2      	b.n	8006d70 <_printf_float+0x1a4>
 8006d8a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006d8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d90:	4299      	cmp	r1, r3
 8006d92:	db05      	blt.n	8006da0 <_printf_float+0x1d4>
 8006d94:	6823      	ldr	r3, [r4, #0]
 8006d96:	6121      	str	r1, [r4, #16]
 8006d98:	07d8      	lsls	r0, r3, #31
 8006d9a:	d5ea      	bpl.n	8006d72 <_printf_float+0x1a6>
 8006d9c:	1c4b      	adds	r3, r1, #1
 8006d9e:	e7e7      	b.n	8006d70 <_printf_float+0x1a4>
 8006da0:	2900      	cmp	r1, #0
 8006da2:	bfd4      	ite	le
 8006da4:	f1c1 0202 	rsble	r2, r1, #2
 8006da8:	2201      	movgt	r2, #1
 8006daa:	4413      	add	r3, r2
 8006dac:	e7e0      	b.n	8006d70 <_printf_float+0x1a4>
 8006dae:	6823      	ldr	r3, [r4, #0]
 8006db0:	055a      	lsls	r2, r3, #21
 8006db2:	d407      	bmi.n	8006dc4 <_printf_float+0x1f8>
 8006db4:	6923      	ldr	r3, [r4, #16]
 8006db6:	4642      	mov	r2, r8
 8006db8:	4631      	mov	r1, r6
 8006dba:	4628      	mov	r0, r5
 8006dbc:	47b8      	blx	r7
 8006dbe:	3001      	adds	r0, #1
 8006dc0:	d12c      	bne.n	8006e1c <_printf_float+0x250>
 8006dc2:	e764      	b.n	8006c8e <_printf_float+0xc2>
 8006dc4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006dc8:	f240 80e0 	bls.w	8006f8c <_printf_float+0x3c0>
 8006dcc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	f7f9 fea0 	bl	8000b18 <__aeabi_dcmpeq>
 8006dd8:	2800      	cmp	r0, #0
 8006dda:	d034      	beq.n	8006e46 <_printf_float+0x27a>
 8006ddc:	4a37      	ldr	r2, [pc, #220]	; (8006ebc <_printf_float+0x2f0>)
 8006dde:	2301      	movs	r3, #1
 8006de0:	4631      	mov	r1, r6
 8006de2:	4628      	mov	r0, r5
 8006de4:	47b8      	blx	r7
 8006de6:	3001      	adds	r0, #1
 8006de8:	f43f af51 	beq.w	8006c8e <_printf_float+0xc2>
 8006dec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006df0:	429a      	cmp	r2, r3
 8006df2:	db02      	blt.n	8006dfa <_printf_float+0x22e>
 8006df4:	6823      	ldr	r3, [r4, #0]
 8006df6:	07d8      	lsls	r0, r3, #31
 8006df8:	d510      	bpl.n	8006e1c <_printf_float+0x250>
 8006dfa:	ee18 3a10 	vmov	r3, s16
 8006dfe:	4652      	mov	r2, sl
 8006e00:	4631      	mov	r1, r6
 8006e02:	4628      	mov	r0, r5
 8006e04:	47b8      	blx	r7
 8006e06:	3001      	adds	r0, #1
 8006e08:	f43f af41 	beq.w	8006c8e <_printf_float+0xc2>
 8006e0c:	f04f 0800 	mov.w	r8, #0
 8006e10:	f104 091a 	add.w	r9, r4, #26
 8006e14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e16:	3b01      	subs	r3, #1
 8006e18:	4543      	cmp	r3, r8
 8006e1a:	dc09      	bgt.n	8006e30 <_printf_float+0x264>
 8006e1c:	6823      	ldr	r3, [r4, #0]
 8006e1e:	079b      	lsls	r3, r3, #30
 8006e20:	f100 8105 	bmi.w	800702e <_printf_float+0x462>
 8006e24:	68e0      	ldr	r0, [r4, #12]
 8006e26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e28:	4298      	cmp	r0, r3
 8006e2a:	bfb8      	it	lt
 8006e2c:	4618      	movlt	r0, r3
 8006e2e:	e730      	b.n	8006c92 <_printf_float+0xc6>
 8006e30:	2301      	movs	r3, #1
 8006e32:	464a      	mov	r2, r9
 8006e34:	4631      	mov	r1, r6
 8006e36:	4628      	mov	r0, r5
 8006e38:	47b8      	blx	r7
 8006e3a:	3001      	adds	r0, #1
 8006e3c:	f43f af27 	beq.w	8006c8e <_printf_float+0xc2>
 8006e40:	f108 0801 	add.w	r8, r8, #1
 8006e44:	e7e6      	b.n	8006e14 <_printf_float+0x248>
 8006e46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	dc39      	bgt.n	8006ec0 <_printf_float+0x2f4>
 8006e4c:	4a1b      	ldr	r2, [pc, #108]	; (8006ebc <_printf_float+0x2f0>)
 8006e4e:	2301      	movs	r3, #1
 8006e50:	4631      	mov	r1, r6
 8006e52:	4628      	mov	r0, r5
 8006e54:	47b8      	blx	r7
 8006e56:	3001      	adds	r0, #1
 8006e58:	f43f af19 	beq.w	8006c8e <_printf_float+0xc2>
 8006e5c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e60:	4313      	orrs	r3, r2
 8006e62:	d102      	bne.n	8006e6a <_printf_float+0x29e>
 8006e64:	6823      	ldr	r3, [r4, #0]
 8006e66:	07d9      	lsls	r1, r3, #31
 8006e68:	d5d8      	bpl.n	8006e1c <_printf_float+0x250>
 8006e6a:	ee18 3a10 	vmov	r3, s16
 8006e6e:	4652      	mov	r2, sl
 8006e70:	4631      	mov	r1, r6
 8006e72:	4628      	mov	r0, r5
 8006e74:	47b8      	blx	r7
 8006e76:	3001      	adds	r0, #1
 8006e78:	f43f af09 	beq.w	8006c8e <_printf_float+0xc2>
 8006e7c:	f04f 0900 	mov.w	r9, #0
 8006e80:	f104 0a1a 	add.w	sl, r4, #26
 8006e84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e86:	425b      	negs	r3, r3
 8006e88:	454b      	cmp	r3, r9
 8006e8a:	dc01      	bgt.n	8006e90 <_printf_float+0x2c4>
 8006e8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e8e:	e792      	b.n	8006db6 <_printf_float+0x1ea>
 8006e90:	2301      	movs	r3, #1
 8006e92:	4652      	mov	r2, sl
 8006e94:	4631      	mov	r1, r6
 8006e96:	4628      	mov	r0, r5
 8006e98:	47b8      	blx	r7
 8006e9a:	3001      	adds	r0, #1
 8006e9c:	f43f aef7 	beq.w	8006c8e <_printf_float+0xc2>
 8006ea0:	f109 0901 	add.w	r9, r9, #1
 8006ea4:	e7ee      	b.n	8006e84 <_printf_float+0x2b8>
 8006ea6:	bf00      	nop
 8006ea8:	7fefffff 	.word	0x7fefffff
 8006eac:	0800b81c 	.word	0x0800b81c
 8006eb0:	0800b820 	.word	0x0800b820
 8006eb4:	0800b828 	.word	0x0800b828
 8006eb8:	0800b824 	.word	0x0800b824
 8006ebc:	0800b82c 	.word	0x0800b82c
 8006ec0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ec2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	bfa8      	it	ge
 8006ec8:	461a      	movge	r2, r3
 8006eca:	2a00      	cmp	r2, #0
 8006ecc:	4691      	mov	r9, r2
 8006ece:	dc37      	bgt.n	8006f40 <_printf_float+0x374>
 8006ed0:	f04f 0b00 	mov.w	fp, #0
 8006ed4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ed8:	f104 021a 	add.w	r2, r4, #26
 8006edc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ede:	9305      	str	r3, [sp, #20]
 8006ee0:	eba3 0309 	sub.w	r3, r3, r9
 8006ee4:	455b      	cmp	r3, fp
 8006ee6:	dc33      	bgt.n	8006f50 <_printf_float+0x384>
 8006ee8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006eec:	429a      	cmp	r2, r3
 8006eee:	db3b      	blt.n	8006f68 <_printf_float+0x39c>
 8006ef0:	6823      	ldr	r3, [r4, #0]
 8006ef2:	07da      	lsls	r2, r3, #31
 8006ef4:	d438      	bmi.n	8006f68 <_printf_float+0x39c>
 8006ef6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ef8:	9a05      	ldr	r2, [sp, #20]
 8006efa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006efc:	1a9a      	subs	r2, r3, r2
 8006efe:	eba3 0901 	sub.w	r9, r3, r1
 8006f02:	4591      	cmp	r9, r2
 8006f04:	bfa8      	it	ge
 8006f06:	4691      	movge	r9, r2
 8006f08:	f1b9 0f00 	cmp.w	r9, #0
 8006f0c:	dc35      	bgt.n	8006f7a <_printf_float+0x3ae>
 8006f0e:	f04f 0800 	mov.w	r8, #0
 8006f12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f16:	f104 0a1a 	add.w	sl, r4, #26
 8006f1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f1e:	1a9b      	subs	r3, r3, r2
 8006f20:	eba3 0309 	sub.w	r3, r3, r9
 8006f24:	4543      	cmp	r3, r8
 8006f26:	f77f af79 	ble.w	8006e1c <_printf_float+0x250>
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	4652      	mov	r2, sl
 8006f2e:	4631      	mov	r1, r6
 8006f30:	4628      	mov	r0, r5
 8006f32:	47b8      	blx	r7
 8006f34:	3001      	adds	r0, #1
 8006f36:	f43f aeaa 	beq.w	8006c8e <_printf_float+0xc2>
 8006f3a:	f108 0801 	add.w	r8, r8, #1
 8006f3e:	e7ec      	b.n	8006f1a <_printf_float+0x34e>
 8006f40:	4613      	mov	r3, r2
 8006f42:	4631      	mov	r1, r6
 8006f44:	4642      	mov	r2, r8
 8006f46:	4628      	mov	r0, r5
 8006f48:	47b8      	blx	r7
 8006f4a:	3001      	adds	r0, #1
 8006f4c:	d1c0      	bne.n	8006ed0 <_printf_float+0x304>
 8006f4e:	e69e      	b.n	8006c8e <_printf_float+0xc2>
 8006f50:	2301      	movs	r3, #1
 8006f52:	4631      	mov	r1, r6
 8006f54:	4628      	mov	r0, r5
 8006f56:	9205      	str	r2, [sp, #20]
 8006f58:	47b8      	blx	r7
 8006f5a:	3001      	adds	r0, #1
 8006f5c:	f43f ae97 	beq.w	8006c8e <_printf_float+0xc2>
 8006f60:	9a05      	ldr	r2, [sp, #20]
 8006f62:	f10b 0b01 	add.w	fp, fp, #1
 8006f66:	e7b9      	b.n	8006edc <_printf_float+0x310>
 8006f68:	ee18 3a10 	vmov	r3, s16
 8006f6c:	4652      	mov	r2, sl
 8006f6e:	4631      	mov	r1, r6
 8006f70:	4628      	mov	r0, r5
 8006f72:	47b8      	blx	r7
 8006f74:	3001      	adds	r0, #1
 8006f76:	d1be      	bne.n	8006ef6 <_printf_float+0x32a>
 8006f78:	e689      	b.n	8006c8e <_printf_float+0xc2>
 8006f7a:	9a05      	ldr	r2, [sp, #20]
 8006f7c:	464b      	mov	r3, r9
 8006f7e:	4442      	add	r2, r8
 8006f80:	4631      	mov	r1, r6
 8006f82:	4628      	mov	r0, r5
 8006f84:	47b8      	blx	r7
 8006f86:	3001      	adds	r0, #1
 8006f88:	d1c1      	bne.n	8006f0e <_printf_float+0x342>
 8006f8a:	e680      	b.n	8006c8e <_printf_float+0xc2>
 8006f8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f8e:	2a01      	cmp	r2, #1
 8006f90:	dc01      	bgt.n	8006f96 <_printf_float+0x3ca>
 8006f92:	07db      	lsls	r3, r3, #31
 8006f94:	d538      	bpl.n	8007008 <_printf_float+0x43c>
 8006f96:	2301      	movs	r3, #1
 8006f98:	4642      	mov	r2, r8
 8006f9a:	4631      	mov	r1, r6
 8006f9c:	4628      	mov	r0, r5
 8006f9e:	47b8      	blx	r7
 8006fa0:	3001      	adds	r0, #1
 8006fa2:	f43f ae74 	beq.w	8006c8e <_printf_float+0xc2>
 8006fa6:	ee18 3a10 	vmov	r3, s16
 8006faa:	4652      	mov	r2, sl
 8006fac:	4631      	mov	r1, r6
 8006fae:	4628      	mov	r0, r5
 8006fb0:	47b8      	blx	r7
 8006fb2:	3001      	adds	r0, #1
 8006fb4:	f43f ae6b 	beq.w	8006c8e <_printf_float+0xc2>
 8006fb8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	f7f9 fdaa 	bl	8000b18 <__aeabi_dcmpeq>
 8006fc4:	b9d8      	cbnz	r0, 8006ffe <_printf_float+0x432>
 8006fc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fc8:	f108 0201 	add.w	r2, r8, #1
 8006fcc:	3b01      	subs	r3, #1
 8006fce:	4631      	mov	r1, r6
 8006fd0:	4628      	mov	r0, r5
 8006fd2:	47b8      	blx	r7
 8006fd4:	3001      	adds	r0, #1
 8006fd6:	d10e      	bne.n	8006ff6 <_printf_float+0x42a>
 8006fd8:	e659      	b.n	8006c8e <_printf_float+0xc2>
 8006fda:	2301      	movs	r3, #1
 8006fdc:	4652      	mov	r2, sl
 8006fde:	4631      	mov	r1, r6
 8006fe0:	4628      	mov	r0, r5
 8006fe2:	47b8      	blx	r7
 8006fe4:	3001      	adds	r0, #1
 8006fe6:	f43f ae52 	beq.w	8006c8e <_printf_float+0xc2>
 8006fea:	f108 0801 	add.w	r8, r8, #1
 8006fee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ff0:	3b01      	subs	r3, #1
 8006ff2:	4543      	cmp	r3, r8
 8006ff4:	dcf1      	bgt.n	8006fda <_printf_float+0x40e>
 8006ff6:	464b      	mov	r3, r9
 8006ff8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006ffc:	e6dc      	b.n	8006db8 <_printf_float+0x1ec>
 8006ffe:	f04f 0800 	mov.w	r8, #0
 8007002:	f104 0a1a 	add.w	sl, r4, #26
 8007006:	e7f2      	b.n	8006fee <_printf_float+0x422>
 8007008:	2301      	movs	r3, #1
 800700a:	4642      	mov	r2, r8
 800700c:	e7df      	b.n	8006fce <_printf_float+0x402>
 800700e:	2301      	movs	r3, #1
 8007010:	464a      	mov	r2, r9
 8007012:	4631      	mov	r1, r6
 8007014:	4628      	mov	r0, r5
 8007016:	47b8      	blx	r7
 8007018:	3001      	adds	r0, #1
 800701a:	f43f ae38 	beq.w	8006c8e <_printf_float+0xc2>
 800701e:	f108 0801 	add.w	r8, r8, #1
 8007022:	68e3      	ldr	r3, [r4, #12]
 8007024:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007026:	1a5b      	subs	r3, r3, r1
 8007028:	4543      	cmp	r3, r8
 800702a:	dcf0      	bgt.n	800700e <_printf_float+0x442>
 800702c:	e6fa      	b.n	8006e24 <_printf_float+0x258>
 800702e:	f04f 0800 	mov.w	r8, #0
 8007032:	f104 0919 	add.w	r9, r4, #25
 8007036:	e7f4      	b.n	8007022 <_printf_float+0x456>

08007038 <_printf_common>:
 8007038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800703c:	4616      	mov	r6, r2
 800703e:	4699      	mov	r9, r3
 8007040:	688a      	ldr	r2, [r1, #8]
 8007042:	690b      	ldr	r3, [r1, #16]
 8007044:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007048:	4293      	cmp	r3, r2
 800704a:	bfb8      	it	lt
 800704c:	4613      	movlt	r3, r2
 800704e:	6033      	str	r3, [r6, #0]
 8007050:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007054:	4607      	mov	r7, r0
 8007056:	460c      	mov	r4, r1
 8007058:	b10a      	cbz	r2, 800705e <_printf_common+0x26>
 800705a:	3301      	adds	r3, #1
 800705c:	6033      	str	r3, [r6, #0]
 800705e:	6823      	ldr	r3, [r4, #0]
 8007060:	0699      	lsls	r1, r3, #26
 8007062:	bf42      	ittt	mi
 8007064:	6833      	ldrmi	r3, [r6, #0]
 8007066:	3302      	addmi	r3, #2
 8007068:	6033      	strmi	r3, [r6, #0]
 800706a:	6825      	ldr	r5, [r4, #0]
 800706c:	f015 0506 	ands.w	r5, r5, #6
 8007070:	d106      	bne.n	8007080 <_printf_common+0x48>
 8007072:	f104 0a19 	add.w	sl, r4, #25
 8007076:	68e3      	ldr	r3, [r4, #12]
 8007078:	6832      	ldr	r2, [r6, #0]
 800707a:	1a9b      	subs	r3, r3, r2
 800707c:	42ab      	cmp	r3, r5
 800707e:	dc26      	bgt.n	80070ce <_printf_common+0x96>
 8007080:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007084:	1e13      	subs	r3, r2, #0
 8007086:	6822      	ldr	r2, [r4, #0]
 8007088:	bf18      	it	ne
 800708a:	2301      	movne	r3, #1
 800708c:	0692      	lsls	r2, r2, #26
 800708e:	d42b      	bmi.n	80070e8 <_printf_common+0xb0>
 8007090:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007094:	4649      	mov	r1, r9
 8007096:	4638      	mov	r0, r7
 8007098:	47c0      	blx	r8
 800709a:	3001      	adds	r0, #1
 800709c:	d01e      	beq.n	80070dc <_printf_common+0xa4>
 800709e:	6823      	ldr	r3, [r4, #0]
 80070a0:	68e5      	ldr	r5, [r4, #12]
 80070a2:	6832      	ldr	r2, [r6, #0]
 80070a4:	f003 0306 	and.w	r3, r3, #6
 80070a8:	2b04      	cmp	r3, #4
 80070aa:	bf08      	it	eq
 80070ac:	1aad      	subeq	r5, r5, r2
 80070ae:	68a3      	ldr	r3, [r4, #8]
 80070b0:	6922      	ldr	r2, [r4, #16]
 80070b2:	bf0c      	ite	eq
 80070b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070b8:	2500      	movne	r5, #0
 80070ba:	4293      	cmp	r3, r2
 80070bc:	bfc4      	itt	gt
 80070be:	1a9b      	subgt	r3, r3, r2
 80070c0:	18ed      	addgt	r5, r5, r3
 80070c2:	2600      	movs	r6, #0
 80070c4:	341a      	adds	r4, #26
 80070c6:	42b5      	cmp	r5, r6
 80070c8:	d11a      	bne.n	8007100 <_printf_common+0xc8>
 80070ca:	2000      	movs	r0, #0
 80070cc:	e008      	b.n	80070e0 <_printf_common+0xa8>
 80070ce:	2301      	movs	r3, #1
 80070d0:	4652      	mov	r2, sl
 80070d2:	4649      	mov	r1, r9
 80070d4:	4638      	mov	r0, r7
 80070d6:	47c0      	blx	r8
 80070d8:	3001      	adds	r0, #1
 80070da:	d103      	bne.n	80070e4 <_printf_common+0xac>
 80070dc:	f04f 30ff 	mov.w	r0, #4294967295
 80070e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070e4:	3501      	adds	r5, #1
 80070e6:	e7c6      	b.n	8007076 <_printf_common+0x3e>
 80070e8:	18e1      	adds	r1, r4, r3
 80070ea:	1c5a      	adds	r2, r3, #1
 80070ec:	2030      	movs	r0, #48	; 0x30
 80070ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80070f2:	4422      	add	r2, r4
 80070f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80070f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80070fc:	3302      	adds	r3, #2
 80070fe:	e7c7      	b.n	8007090 <_printf_common+0x58>
 8007100:	2301      	movs	r3, #1
 8007102:	4622      	mov	r2, r4
 8007104:	4649      	mov	r1, r9
 8007106:	4638      	mov	r0, r7
 8007108:	47c0      	blx	r8
 800710a:	3001      	adds	r0, #1
 800710c:	d0e6      	beq.n	80070dc <_printf_common+0xa4>
 800710e:	3601      	adds	r6, #1
 8007110:	e7d9      	b.n	80070c6 <_printf_common+0x8e>
	...

08007114 <_printf_i>:
 8007114:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007118:	7e0f      	ldrb	r7, [r1, #24]
 800711a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800711c:	2f78      	cmp	r7, #120	; 0x78
 800711e:	4691      	mov	r9, r2
 8007120:	4680      	mov	r8, r0
 8007122:	460c      	mov	r4, r1
 8007124:	469a      	mov	sl, r3
 8007126:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800712a:	d807      	bhi.n	800713c <_printf_i+0x28>
 800712c:	2f62      	cmp	r7, #98	; 0x62
 800712e:	d80a      	bhi.n	8007146 <_printf_i+0x32>
 8007130:	2f00      	cmp	r7, #0
 8007132:	f000 80d8 	beq.w	80072e6 <_printf_i+0x1d2>
 8007136:	2f58      	cmp	r7, #88	; 0x58
 8007138:	f000 80a3 	beq.w	8007282 <_printf_i+0x16e>
 800713c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007140:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007144:	e03a      	b.n	80071bc <_printf_i+0xa8>
 8007146:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800714a:	2b15      	cmp	r3, #21
 800714c:	d8f6      	bhi.n	800713c <_printf_i+0x28>
 800714e:	a101      	add	r1, pc, #4	; (adr r1, 8007154 <_printf_i+0x40>)
 8007150:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007154:	080071ad 	.word	0x080071ad
 8007158:	080071c1 	.word	0x080071c1
 800715c:	0800713d 	.word	0x0800713d
 8007160:	0800713d 	.word	0x0800713d
 8007164:	0800713d 	.word	0x0800713d
 8007168:	0800713d 	.word	0x0800713d
 800716c:	080071c1 	.word	0x080071c1
 8007170:	0800713d 	.word	0x0800713d
 8007174:	0800713d 	.word	0x0800713d
 8007178:	0800713d 	.word	0x0800713d
 800717c:	0800713d 	.word	0x0800713d
 8007180:	080072cd 	.word	0x080072cd
 8007184:	080071f1 	.word	0x080071f1
 8007188:	080072af 	.word	0x080072af
 800718c:	0800713d 	.word	0x0800713d
 8007190:	0800713d 	.word	0x0800713d
 8007194:	080072ef 	.word	0x080072ef
 8007198:	0800713d 	.word	0x0800713d
 800719c:	080071f1 	.word	0x080071f1
 80071a0:	0800713d 	.word	0x0800713d
 80071a4:	0800713d 	.word	0x0800713d
 80071a8:	080072b7 	.word	0x080072b7
 80071ac:	682b      	ldr	r3, [r5, #0]
 80071ae:	1d1a      	adds	r2, r3, #4
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	602a      	str	r2, [r5, #0]
 80071b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80071b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80071bc:	2301      	movs	r3, #1
 80071be:	e0a3      	b.n	8007308 <_printf_i+0x1f4>
 80071c0:	6820      	ldr	r0, [r4, #0]
 80071c2:	6829      	ldr	r1, [r5, #0]
 80071c4:	0606      	lsls	r6, r0, #24
 80071c6:	f101 0304 	add.w	r3, r1, #4
 80071ca:	d50a      	bpl.n	80071e2 <_printf_i+0xce>
 80071cc:	680e      	ldr	r6, [r1, #0]
 80071ce:	602b      	str	r3, [r5, #0]
 80071d0:	2e00      	cmp	r6, #0
 80071d2:	da03      	bge.n	80071dc <_printf_i+0xc8>
 80071d4:	232d      	movs	r3, #45	; 0x2d
 80071d6:	4276      	negs	r6, r6
 80071d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071dc:	485e      	ldr	r0, [pc, #376]	; (8007358 <_printf_i+0x244>)
 80071de:	230a      	movs	r3, #10
 80071e0:	e019      	b.n	8007216 <_printf_i+0x102>
 80071e2:	680e      	ldr	r6, [r1, #0]
 80071e4:	602b      	str	r3, [r5, #0]
 80071e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80071ea:	bf18      	it	ne
 80071ec:	b236      	sxthne	r6, r6
 80071ee:	e7ef      	b.n	80071d0 <_printf_i+0xbc>
 80071f0:	682b      	ldr	r3, [r5, #0]
 80071f2:	6820      	ldr	r0, [r4, #0]
 80071f4:	1d19      	adds	r1, r3, #4
 80071f6:	6029      	str	r1, [r5, #0]
 80071f8:	0601      	lsls	r1, r0, #24
 80071fa:	d501      	bpl.n	8007200 <_printf_i+0xec>
 80071fc:	681e      	ldr	r6, [r3, #0]
 80071fe:	e002      	b.n	8007206 <_printf_i+0xf2>
 8007200:	0646      	lsls	r6, r0, #25
 8007202:	d5fb      	bpl.n	80071fc <_printf_i+0xe8>
 8007204:	881e      	ldrh	r6, [r3, #0]
 8007206:	4854      	ldr	r0, [pc, #336]	; (8007358 <_printf_i+0x244>)
 8007208:	2f6f      	cmp	r7, #111	; 0x6f
 800720a:	bf0c      	ite	eq
 800720c:	2308      	moveq	r3, #8
 800720e:	230a      	movne	r3, #10
 8007210:	2100      	movs	r1, #0
 8007212:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007216:	6865      	ldr	r5, [r4, #4]
 8007218:	60a5      	str	r5, [r4, #8]
 800721a:	2d00      	cmp	r5, #0
 800721c:	bfa2      	ittt	ge
 800721e:	6821      	ldrge	r1, [r4, #0]
 8007220:	f021 0104 	bicge.w	r1, r1, #4
 8007224:	6021      	strge	r1, [r4, #0]
 8007226:	b90e      	cbnz	r6, 800722c <_printf_i+0x118>
 8007228:	2d00      	cmp	r5, #0
 800722a:	d04d      	beq.n	80072c8 <_printf_i+0x1b4>
 800722c:	4615      	mov	r5, r2
 800722e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007232:	fb03 6711 	mls	r7, r3, r1, r6
 8007236:	5dc7      	ldrb	r7, [r0, r7]
 8007238:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800723c:	4637      	mov	r7, r6
 800723e:	42bb      	cmp	r3, r7
 8007240:	460e      	mov	r6, r1
 8007242:	d9f4      	bls.n	800722e <_printf_i+0x11a>
 8007244:	2b08      	cmp	r3, #8
 8007246:	d10b      	bne.n	8007260 <_printf_i+0x14c>
 8007248:	6823      	ldr	r3, [r4, #0]
 800724a:	07de      	lsls	r6, r3, #31
 800724c:	d508      	bpl.n	8007260 <_printf_i+0x14c>
 800724e:	6923      	ldr	r3, [r4, #16]
 8007250:	6861      	ldr	r1, [r4, #4]
 8007252:	4299      	cmp	r1, r3
 8007254:	bfde      	ittt	le
 8007256:	2330      	movle	r3, #48	; 0x30
 8007258:	f805 3c01 	strble.w	r3, [r5, #-1]
 800725c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007260:	1b52      	subs	r2, r2, r5
 8007262:	6122      	str	r2, [r4, #16]
 8007264:	f8cd a000 	str.w	sl, [sp]
 8007268:	464b      	mov	r3, r9
 800726a:	aa03      	add	r2, sp, #12
 800726c:	4621      	mov	r1, r4
 800726e:	4640      	mov	r0, r8
 8007270:	f7ff fee2 	bl	8007038 <_printf_common>
 8007274:	3001      	adds	r0, #1
 8007276:	d14c      	bne.n	8007312 <_printf_i+0x1fe>
 8007278:	f04f 30ff 	mov.w	r0, #4294967295
 800727c:	b004      	add	sp, #16
 800727e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007282:	4835      	ldr	r0, [pc, #212]	; (8007358 <_printf_i+0x244>)
 8007284:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007288:	6829      	ldr	r1, [r5, #0]
 800728a:	6823      	ldr	r3, [r4, #0]
 800728c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007290:	6029      	str	r1, [r5, #0]
 8007292:	061d      	lsls	r5, r3, #24
 8007294:	d514      	bpl.n	80072c0 <_printf_i+0x1ac>
 8007296:	07df      	lsls	r7, r3, #31
 8007298:	bf44      	itt	mi
 800729a:	f043 0320 	orrmi.w	r3, r3, #32
 800729e:	6023      	strmi	r3, [r4, #0]
 80072a0:	b91e      	cbnz	r6, 80072aa <_printf_i+0x196>
 80072a2:	6823      	ldr	r3, [r4, #0]
 80072a4:	f023 0320 	bic.w	r3, r3, #32
 80072a8:	6023      	str	r3, [r4, #0]
 80072aa:	2310      	movs	r3, #16
 80072ac:	e7b0      	b.n	8007210 <_printf_i+0xfc>
 80072ae:	6823      	ldr	r3, [r4, #0]
 80072b0:	f043 0320 	orr.w	r3, r3, #32
 80072b4:	6023      	str	r3, [r4, #0]
 80072b6:	2378      	movs	r3, #120	; 0x78
 80072b8:	4828      	ldr	r0, [pc, #160]	; (800735c <_printf_i+0x248>)
 80072ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80072be:	e7e3      	b.n	8007288 <_printf_i+0x174>
 80072c0:	0659      	lsls	r1, r3, #25
 80072c2:	bf48      	it	mi
 80072c4:	b2b6      	uxthmi	r6, r6
 80072c6:	e7e6      	b.n	8007296 <_printf_i+0x182>
 80072c8:	4615      	mov	r5, r2
 80072ca:	e7bb      	b.n	8007244 <_printf_i+0x130>
 80072cc:	682b      	ldr	r3, [r5, #0]
 80072ce:	6826      	ldr	r6, [r4, #0]
 80072d0:	6961      	ldr	r1, [r4, #20]
 80072d2:	1d18      	adds	r0, r3, #4
 80072d4:	6028      	str	r0, [r5, #0]
 80072d6:	0635      	lsls	r5, r6, #24
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	d501      	bpl.n	80072e0 <_printf_i+0x1cc>
 80072dc:	6019      	str	r1, [r3, #0]
 80072de:	e002      	b.n	80072e6 <_printf_i+0x1d2>
 80072e0:	0670      	lsls	r0, r6, #25
 80072e2:	d5fb      	bpl.n	80072dc <_printf_i+0x1c8>
 80072e4:	8019      	strh	r1, [r3, #0]
 80072e6:	2300      	movs	r3, #0
 80072e8:	6123      	str	r3, [r4, #16]
 80072ea:	4615      	mov	r5, r2
 80072ec:	e7ba      	b.n	8007264 <_printf_i+0x150>
 80072ee:	682b      	ldr	r3, [r5, #0]
 80072f0:	1d1a      	adds	r2, r3, #4
 80072f2:	602a      	str	r2, [r5, #0]
 80072f4:	681d      	ldr	r5, [r3, #0]
 80072f6:	6862      	ldr	r2, [r4, #4]
 80072f8:	2100      	movs	r1, #0
 80072fa:	4628      	mov	r0, r5
 80072fc:	f7f8 ff98 	bl	8000230 <memchr>
 8007300:	b108      	cbz	r0, 8007306 <_printf_i+0x1f2>
 8007302:	1b40      	subs	r0, r0, r5
 8007304:	6060      	str	r0, [r4, #4]
 8007306:	6863      	ldr	r3, [r4, #4]
 8007308:	6123      	str	r3, [r4, #16]
 800730a:	2300      	movs	r3, #0
 800730c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007310:	e7a8      	b.n	8007264 <_printf_i+0x150>
 8007312:	6923      	ldr	r3, [r4, #16]
 8007314:	462a      	mov	r2, r5
 8007316:	4649      	mov	r1, r9
 8007318:	4640      	mov	r0, r8
 800731a:	47d0      	blx	sl
 800731c:	3001      	adds	r0, #1
 800731e:	d0ab      	beq.n	8007278 <_printf_i+0x164>
 8007320:	6823      	ldr	r3, [r4, #0]
 8007322:	079b      	lsls	r3, r3, #30
 8007324:	d413      	bmi.n	800734e <_printf_i+0x23a>
 8007326:	68e0      	ldr	r0, [r4, #12]
 8007328:	9b03      	ldr	r3, [sp, #12]
 800732a:	4298      	cmp	r0, r3
 800732c:	bfb8      	it	lt
 800732e:	4618      	movlt	r0, r3
 8007330:	e7a4      	b.n	800727c <_printf_i+0x168>
 8007332:	2301      	movs	r3, #1
 8007334:	4632      	mov	r2, r6
 8007336:	4649      	mov	r1, r9
 8007338:	4640      	mov	r0, r8
 800733a:	47d0      	blx	sl
 800733c:	3001      	adds	r0, #1
 800733e:	d09b      	beq.n	8007278 <_printf_i+0x164>
 8007340:	3501      	adds	r5, #1
 8007342:	68e3      	ldr	r3, [r4, #12]
 8007344:	9903      	ldr	r1, [sp, #12]
 8007346:	1a5b      	subs	r3, r3, r1
 8007348:	42ab      	cmp	r3, r5
 800734a:	dcf2      	bgt.n	8007332 <_printf_i+0x21e>
 800734c:	e7eb      	b.n	8007326 <_printf_i+0x212>
 800734e:	2500      	movs	r5, #0
 8007350:	f104 0619 	add.w	r6, r4, #25
 8007354:	e7f5      	b.n	8007342 <_printf_i+0x22e>
 8007356:	bf00      	nop
 8007358:	0800b82e 	.word	0x0800b82e
 800735c:	0800b83f 	.word	0x0800b83f

08007360 <_scanf_float>:
 8007360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007364:	b087      	sub	sp, #28
 8007366:	4617      	mov	r7, r2
 8007368:	9303      	str	r3, [sp, #12]
 800736a:	688b      	ldr	r3, [r1, #8]
 800736c:	1e5a      	subs	r2, r3, #1
 800736e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007372:	bf83      	ittte	hi
 8007374:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007378:	195b      	addhi	r3, r3, r5
 800737a:	9302      	strhi	r3, [sp, #8]
 800737c:	2300      	movls	r3, #0
 800737e:	bf86      	itte	hi
 8007380:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007384:	608b      	strhi	r3, [r1, #8]
 8007386:	9302      	strls	r3, [sp, #8]
 8007388:	680b      	ldr	r3, [r1, #0]
 800738a:	468b      	mov	fp, r1
 800738c:	2500      	movs	r5, #0
 800738e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007392:	f84b 3b1c 	str.w	r3, [fp], #28
 8007396:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800739a:	4680      	mov	r8, r0
 800739c:	460c      	mov	r4, r1
 800739e:	465e      	mov	r6, fp
 80073a0:	46aa      	mov	sl, r5
 80073a2:	46a9      	mov	r9, r5
 80073a4:	9501      	str	r5, [sp, #4]
 80073a6:	68a2      	ldr	r2, [r4, #8]
 80073a8:	b152      	cbz	r2, 80073c0 <_scanf_float+0x60>
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	781b      	ldrb	r3, [r3, #0]
 80073ae:	2b4e      	cmp	r3, #78	; 0x4e
 80073b0:	d864      	bhi.n	800747c <_scanf_float+0x11c>
 80073b2:	2b40      	cmp	r3, #64	; 0x40
 80073b4:	d83c      	bhi.n	8007430 <_scanf_float+0xd0>
 80073b6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80073ba:	b2c8      	uxtb	r0, r1
 80073bc:	280e      	cmp	r0, #14
 80073be:	d93a      	bls.n	8007436 <_scanf_float+0xd6>
 80073c0:	f1b9 0f00 	cmp.w	r9, #0
 80073c4:	d003      	beq.n	80073ce <_scanf_float+0x6e>
 80073c6:	6823      	ldr	r3, [r4, #0]
 80073c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073cc:	6023      	str	r3, [r4, #0]
 80073ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80073d2:	f1ba 0f01 	cmp.w	sl, #1
 80073d6:	f200 8113 	bhi.w	8007600 <_scanf_float+0x2a0>
 80073da:	455e      	cmp	r6, fp
 80073dc:	f200 8105 	bhi.w	80075ea <_scanf_float+0x28a>
 80073e0:	2501      	movs	r5, #1
 80073e2:	4628      	mov	r0, r5
 80073e4:	b007      	add	sp, #28
 80073e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073ea:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80073ee:	2a0d      	cmp	r2, #13
 80073f0:	d8e6      	bhi.n	80073c0 <_scanf_float+0x60>
 80073f2:	a101      	add	r1, pc, #4	; (adr r1, 80073f8 <_scanf_float+0x98>)
 80073f4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80073f8:	08007537 	.word	0x08007537
 80073fc:	080073c1 	.word	0x080073c1
 8007400:	080073c1 	.word	0x080073c1
 8007404:	080073c1 	.word	0x080073c1
 8007408:	08007597 	.word	0x08007597
 800740c:	0800756f 	.word	0x0800756f
 8007410:	080073c1 	.word	0x080073c1
 8007414:	080073c1 	.word	0x080073c1
 8007418:	08007545 	.word	0x08007545
 800741c:	080073c1 	.word	0x080073c1
 8007420:	080073c1 	.word	0x080073c1
 8007424:	080073c1 	.word	0x080073c1
 8007428:	080073c1 	.word	0x080073c1
 800742c:	080074fd 	.word	0x080074fd
 8007430:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007434:	e7db      	b.n	80073ee <_scanf_float+0x8e>
 8007436:	290e      	cmp	r1, #14
 8007438:	d8c2      	bhi.n	80073c0 <_scanf_float+0x60>
 800743a:	a001      	add	r0, pc, #4	; (adr r0, 8007440 <_scanf_float+0xe0>)
 800743c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007440:	080074ef 	.word	0x080074ef
 8007444:	080073c1 	.word	0x080073c1
 8007448:	080074ef 	.word	0x080074ef
 800744c:	08007583 	.word	0x08007583
 8007450:	080073c1 	.word	0x080073c1
 8007454:	0800749d 	.word	0x0800749d
 8007458:	080074d9 	.word	0x080074d9
 800745c:	080074d9 	.word	0x080074d9
 8007460:	080074d9 	.word	0x080074d9
 8007464:	080074d9 	.word	0x080074d9
 8007468:	080074d9 	.word	0x080074d9
 800746c:	080074d9 	.word	0x080074d9
 8007470:	080074d9 	.word	0x080074d9
 8007474:	080074d9 	.word	0x080074d9
 8007478:	080074d9 	.word	0x080074d9
 800747c:	2b6e      	cmp	r3, #110	; 0x6e
 800747e:	d809      	bhi.n	8007494 <_scanf_float+0x134>
 8007480:	2b60      	cmp	r3, #96	; 0x60
 8007482:	d8b2      	bhi.n	80073ea <_scanf_float+0x8a>
 8007484:	2b54      	cmp	r3, #84	; 0x54
 8007486:	d077      	beq.n	8007578 <_scanf_float+0x218>
 8007488:	2b59      	cmp	r3, #89	; 0x59
 800748a:	d199      	bne.n	80073c0 <_scanf_float+0x60>
 800748c:	2d07      	cmp	r5, #7
 800748e:	d197      	bne.n	80073c0 <_scanf_float+0x60>
 8007490:	2508      	movs	r5, #8
 8007492:	e029      	b.n	80074e8 <_scanf_float+0x188>
 8007494:	2b74      	cmp	r3, #116	; 0x74
 8007496:	d06f      	beq.n	8007578 <_scanf_float+0x218>
 8007498:	2b79      	cmp	r3, #121	; 0x79
 800749a:	e7f6      	b.n	800748a <_scanf_float+0x12a>
 800749c:	6821      	ldr	r1, [r4, #0]
 800749e:	05c8      	lsls	r0, r1, #23
 80074a0:	d51a      	bpl.n	80074d8 <_scanf_float+0x178>
 80074a2:	9b02      	ldr	r3, [sp, #8]
 80074a4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80074a8:	6021      	str	r1, [r4, #0]
 80074aa:	f109 0901 	add.w	r9, r9, #1
 80074ae:	b11b      	cbz	r3, 80074b8 <_scanf_float+0x158>
 80074b0:	3b01      	subs	r3, #1
 80074b2:	3201      	adds	r2, #1
 80074b4:	9302      	str	r3, [sp, #8]
 80074b6:	60a2      	str	r2, [r4, #8]
 80074b8:	68a3      	ldr	r3, [r4, #8]
 80074ba:	3b01      	subs	r3, #1
 80074bc:	60a3      	str	r3, [r4, #8]
 80074be:	6923      	ldr	r3, [r4, #16]
 80074c0:	3301      	adds	r3, #1
 80074c2:	6123      	str	r3, [r4, #16]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	3b01      	subs	r3, #1
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	607b      	str	r3, [r7, #4]
 80074cc:	f340 8084 	ble.w	80075d8 <_scanf_float+0x278>
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	3301      	adds	r3, #1
 80074d4:	603b      	str	r3, [r7, #0]
 80074d6:	e766      	b.n	80073a6 <_scanf_float+0x46>
 80074d8:	eb1a 0f05 	cmn.w	sl, r5
 80074dc:	f47f af70 	bne.w	80073c0 <_scanf_float+0x60>
 80074e0:	6822      	ldr	r2, [r4, #0]
 80074e2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80074e6:	6022      	str	r2, [r4, #0]
 80074e8:	f806 3b01 	strb.w	r3, [r6], #1
 80074ec:	e7e4      	b.n	80074b8 <_scanf_float+0x158>
 80074ee:	6822      	ldr	r2, [r4, #0]
 80074f0:	0610      	lsls	r0, r2, #24
 80074f2:	f57f af65 	bpl.w	80073c0 <_scanf_float+0x60>
 80074f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80074fa:	e7f4      	b.n	80074e6 <_scanf_float+0x186>
 80074fc:	f1ba 0f00 	cmp.w	sl, #0
 8007500:	d10e      	bne.n	8007520 <_scanf_float+0x1c0>
 8007502:	f1b9 0f00 	cmp.w	r9, #0
 8007506:	d10e      	bne.n	8007526 <_scanf_float+0x1c6>
 8007508:	6822      	ldr	r2, [r4, #0]
 800750a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800750e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007512:	d108      	bne.n	8007526 <_scanf_float+0x1c6>
 8007514:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007518:	6022      	str	r2, [r4, #0]
 800751a:	f04f 0a01 	mov.w	sl, #1
 800751e:	e7e3      	b.n	80074e8 <_scanf_float+0x188>
 8007520:	f1ba 0f02 	cmp.w	sl, #2
 8007524:	d055      	beq.n	80075d2 <_scanf_float+0x272>
 8007526:	2d01      	cmp	r5, #1
 8007528:	d002      	beq.n	8007530 <_scanf_float+0x1d0>
 800752a:	2d04      	cmp	r5, #4
 800752c:	f47f af48 	bne.w	80073c0 <_scanf_float+0x60>
 8007530:	3501      	adds	r5, #1
 8007532:	b2ed      	uxtb	r5, r5
 8007534:	e7d8      	b.n	80074e8 <_scanf_float+0x188>
 8007536:	f1ba 0f01 	cmp.w	sl, #1
 800753a:	f47f af41 	bne.w	80073c0 <_scanf_float+0x60>
 800753e:	f04f 0a02 	mov.w	sl, #2
 8007542:	e7d1      	b.n	80074e8 <_scanf_float+0x188>
 8007544:	b97d      	cbnz	r5, 8007566 <_scanf_float+0x206>
 8007546:	f1b9 0f00 	cmp.w	r9, #0
 800754a:	f47f af3c 	bne.w	80073c6 <_scanf_float+0x66>
 800754e:	6822      	ldr	r2, [r4, #0]
 8007550:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007554:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007558:	f47f af39 	bne.w	80073ce <_scanf_float+0x6e>
 800755c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007560:	6022      	str	r2, [r4, #0]
 8007562:	2501      	movs	r5, #1
 8007564:	e7c0      	b.n	80074e8 <_scanf_float+0x188>
 8007566:	2d03      	cmp	r5, #3
 8007568:	d0e2      	beq.n	8007530 <_scanf_float+0x1d0>
 800756a:	2d05      	cmp	r5, #5
 800756c:	e7de      	b.n	800752c <_scanf_float+0x1cc>
 800756e:	2d02      	cmp	r5, #2
 8007570:	f47f af26 	bne.w	80073c0 <_scanf_float+0x60>
 8007574:	2503      	movs	r5, #3
 8007576:	e7b7      	b.n	80074e8 <_scanf_float+0x188>
 8007578:	2d06      	cmp	r5, #6
 800757a:	f47f af21 	bne.w	80073c0 <_scanf_float+0x60>
 800757e:	2507      	movs	r5, #7
 8007580:	e7b2      	b.n	80074e8 <_scanf_float+0x188>
 8007582:	6822      	ldr	r2, [r4, #0]
 8007584:	0591      	lsls	r1, r2, #22
 8007586:	f57f af1b 	bpl.w	80073c0 <_scanf_float+0x60>
 800758a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800758e:	6022      	str	r2, [r4, #0]
 8007590:	f8cd 9004 	str.w	r9, [sp, #4]
 8007594:	e7a8      	b.n	80074e8 <_scanf_float+0x188>
 8007596:	6822      	ldr	r2, [r4, #0]
 8007598:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800759c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80075a0:	d006      	beq.n	80075b0 <_scanf_float+0x250>
 80075a2:	0550      	lsls	r0, r2, #21
 80075a4:	f57f af0c 	bpl.w	80073c0 <_scanf_float+0x60>
 80075a8:	f1b9 0f00 	cmp.w	r9, #0
 80075ac:	f43f af0f 	beq.w	80073ce <_scanf_float+0x6e>
 80075b0:	0591      	lsls	r1, r2, #22
 80075b2:	bf58      	it	pl
 80075b4:	9901      	ldrpl	r1, [sp, #4]
 80075b6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80075ba:	bf58      	it	pl
 80075bc:	eba9 0101 	subpl.w	r1, r9, r1
 80075c0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80075c4:	bf58      	it	pl
 80075c6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80075ca:	6022      	str	r2, [r4, #0]
 80075cc:	f04f 0900 	mov.w	r9, #0
 80075d0:	e78a      	b.n	80074e8 <_scanf_float+0x188>
 80075d2:	f04f 0a03 	mov.w	sl, #3
 80075d6:	e787      	b.n	80074e8 <_scanf_float+0x188>
 80075d8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80075dc:	4639      	mov	r1, r7
 80075de:	4640      	mov	r0, r8
 80075e0:	4798      	blx	r3
 80075e2:	2800      	cmp	r0, #0
 80075e4:	f43f aedf 	beq.w	80073a6 <_scanf_float+0x46>
 80075e8:	e6ea      	b.n	80073c0 <_scanf_float+0x60>
 80075ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80075ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80075f2:	463a      	mov	r2, r7
 80075f4:	4640      	mov	r0, r8
 80075f6:	4798      	blx	r3
 80075f8:	6923      	ldr	r3, [r4, #16]
 80075fa:	3b01      	subs	r3, #1
 80075fc:	6123      	str	r3, [r4, #16]
 80075fe:	e6ec      	b.n	80073da <_scanf_float+0x7a>
 8007600:	1e6b      	subs	r3, r5, #1
 8007602:	2b06      	cmp	r3, #6
 8007604:	d825      	bhi.n	8007652 <_scanf_float+0x2f2>
 8007606:	2d02      	cmp	r5, #2
 8007608:	d836      	bhi.n	8007678 <_scanf_float+0x318>
 800760a:	455e      	cmp	r6, fp
 800760c:	f67f aee8 	bls.w	80073e0 <_scanf_float+0x80>
 8007610:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007614:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007618:	463a      	mov	r2, r7
 800761a:	4640      	mov	r0, r8
 800761c:	4798      	blx	r3
 800761e:	6923      	ldr	r3, [r4, #16]
 8007620:	3b01      	subs	r3, #1
 8007622:	6123      	str	r3, [r4, #16]
 8007624:	e7f1      	b.n	800760a <_scanf_float+0x2aa>
 8007626:	9802      	ldr	r0, [sp, #8]
 8007628:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800762c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007630:	9002      	str	r0, [sp, #8]
 8007632:	463a      	mov	r2, r7
 8007634:	4640      	mov	r0, r8
 8007636:	4798      	blx	r3
 8007638:	6923      	ldr	r3, [r4, #16]
 800763a:	3b01      	subs	r3, #1
 800763c:	6123      	str	r3, [r4, #16]
 800763e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007642:	fa5f fa8a 	uxtb.w	sl, sl
 8007646:	f1ba 0f02 	cmp.w	sl, #2
 800764a:	d1ec      	bne.n	8007626 <_scanf_float+0x2c6>
 800764c:	3d03      	subs	r5, #3
 800764e:	b2ed      	uxtb	r5, r5
 8007650:	1b76      	subs	r6, r6, r5
 8007652:	6823      	ldr	r3, [r4, #0]
 8007654:	05da      	lsls	r2, r3, #23
 8007656:	d52f      	bpl.n	80076b8 <_scanf_float+0x358>
 8007658:	055b      	lsls	r3, r3, #21
 800765a:	d510      	bpl.n	800767e <_scanf_float+0x31e>
 800765c:	455e      	cmp	r6, fp
 800765e:	f67f aebf 	bls.w	80073e0 <_scanf_float+0x80>
 8007662:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007666:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800766a:	463a      	mov	r2, r7
 800766c:	4640      	mov	r0, r8
 800766e:	4798      	blx	r3
 8007670:	6923      	ldr	r3, [r4, #16]
 8007672:	3b01      	subs	r3, #1
 8007674:	6123      	str	r3, [r4, #16]
 8007676:	e7f1      	b.n	800765c <_scanf_float+0x2fc>
 8007678:	46aa      	mov	sl, r5
 800767a:	9602      	str	r6, [sp, #8]
 800767c:	e7df      	b.n	800763e <_scanf_float+0x2de>
 800767e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007682:	6923      	ldr	r3, [r4, #16]
 8007684:	2965      	cmp	r1, #101	; 0x65
 8007686:	f103 33ff 	add.w	r3, r3, #4294967295
 800768a:	f106 35ff 	add.w	r5, r6, #4294967295
 800768e:	6123      	str	r3, [r4, #16]
 8007690:	d00c      	beq.n	80076ac <_scanf_float+0x34c>
 8007692:	2945      	cmp	r1, #69	; 0x45
 8007694:	d00a      	beq.n	80076ac <_scanf_float+0x34c>
 8007696:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800769a:	463a      	mov	r2, r7
 800769c:	4640      	mov	r0, r8
 800769e:	4798      	blx	r3
 80076a0:	6923      	ldr	r3, [r4, #16]
 80076a2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80076a6:	3b01      	subs	r3, #1
 80076a8:	1eb5      	subs	r5, r6, #2
 80076aa:	6123      	str	r3, [r4, #16]
 80076ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80076b0:	463a      	mov	r2, r7
 80076b2:	4640      	mov	r0, r8
 80076b4:	4798      	blx	r3
 80076b6:	462e      	mov	r6, r5
 80076b8:	6825      	ldr	r5, [r4, #0]
 80076ba:	f015 0510 	ands.w	r5, r5, #16
 80076be:	d159      	bne.n	8007774 <_scanf_float+0x414>
 80076c0:	7035      	strb	r5, [r6, #0]
 80076c2:	6823      	ldr	r3, [r4, #0]
 80076c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80076c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076cc:	d11b      	bne.n	8007706 <_scanf_float+0x3a6>
 80076ce:	9b01      	ldr	r3, [sp, #4]
 80076d0:	454b      	cmp	r3, r9
 80076d2:	eba3 0209 	sub.w	r2, r3, r9
 80076d6:	d123      	bne.n	8007720 <_scanf_float+0x3c0>
 80076d8:	2200      	movs	r2, #0
 80076da:	4659      	mov	r1, fp
 80076dc:	4640      	mov	r0, r8
 80076de:	f000 fe99 	bl	8008414 <_strtod_r>
 80076e2:	6822      	ldr	r2, [r4, #0]
 80076e4:	9b03      	ldr	r3, [sp, #12]
 80076e6:	f012 0f02 	tst.w	r2, #2
 80076ea:	ec57 6b10 	vmov	r6, r7, d0
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	d021      	beq.n	8007736 <_scanf_float+0x3d6>
 80076f2:	9903      	ldr	r1, [sp, #12]
 80076f4:	1d1a      	adds	r2, r3, #4
 80076f6:	600a      	str	r2, [r1, #0]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	e9c3 6700 	strd	r6, r7, [r3]
 80076fe:	68e3      	ldr	r3, [r4, #12]
 8007700:	3301      	adds	r3, #1
 8007702:	60e3      	str	r3, [r4, #12]
 8007704:	e66d      	b.n	80073e2 <_scanf_float+0x82>
 8007706:	9b04      	ldr	r3, [sp, #16]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d0e5      	beq.n	80076d8 <_scanf_float+0x378>
 800770c:	9905      	ldr	r1, [sp, #20]
 800770e:	230a      	movs	r3, #10
 8007710:	462a      	mov	r2, r5
 8007712:	3101      	adds	r1, #1
 8007714:	4640      	mov	r0, r8
 8007716:	f000 ff05 	bl	8008524 <_strtol_r>
 800771a:	9b04      	ldr	r3, [sp, #16]
 800771c:	9e05      	ldr	r6, [sp, #20]
 800771e:	1ac2      	subs	r2, r0, r3
 8007720:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007724:	429e      	cmp	r6, r3
 8007726:	bf28      	it	cs
 8007728:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800772c:	4912      	ldr	r1, [pc, #72]	; (8007778 <_scanf_float+0x418>)
 800772e:	4630      	mov	r0, r6
 8007730:	f000 f82c 	bl	800778c <siprintf>
 8007734:	e7d0      	b.n	80076d8 <_scanf_float+0x378>
 8007736:	9903      	ldr	r1, [sp, #12]
 8007738:	f012 0f04 	tst.w	r2, #4
 800773c:	f103 0204 	add.w	r2, r3, #4
 8007740:	600a      	str	r2, [r1, #0]
 8007742:	d1d9      	bne.n	80076f8 <_scanf_float+0x398>
 8007744:	f8d3 8000 	ldr.w	r8, [r3]
 8007748:	ee10 2a10 	vmov	r2, s0
 800774c:	ee10 0a10 	vmov	r0, s0
 8007750:	463b      	mov	r3, r7
 8007752:	4639      	mov	r1, r7
 8007754:	f7f9 fa12 	bl	8000b7c <__aeabi_dcmpun>
 8007758:	b128      	cbz	r0, 8007766 <_scanf_float+0x406>
 800775a:	4808      	ldr	r0, [pc, #32]	; (800777c <_scanf_float+0x41c>)
 800775c:	f000 f810 	bl	8007780 <nanf>
 8007760:	ed88 0a00 	vstr	s0, [r8]
 8007764:	e7cb      	b.n	80076fe <_scanf_float+0x39e>
 8007766:	4630      	mov	r0, r6
 8007768:	4639      	mov	r1, r7
 800776a:	f7f9 fa65 	bl	8000c38 <__aeabi_d2f>
 800776e:	f8c8 0000 	str.w	r0, [r8]
 8007772:	e7c4      	b.n	80076fe <_scanf_float+0x39e>
 8007774:	2500      	movs	r5, #0
 8007776:	e634      	b.n	80073e2 <_scanf_float+0x82>
 8007778:	0800b850 	.word	0x0800b850
 800777c:	0800bc58 	.word	0x0800bc58

08007780 <nanf>:
 8007780:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007788 <nanf+0x8>
 8007784:	4770      	bx	lr
 8007786:	bf00      	nop
 8007788:	7fc00000 	.word	0x7fc00000

0800778c <siprintf>:
 800778c:	b40e      	push	{r1, r2, r3}
 800778e:	b500      	push	{lr}
 8007790:	b09c      	sub	sp, #112	; 0x70
 8007792:	ab1d      	add	r3, sp, #116	; 0x74
 8007794:	9002      	str	r0, [sp, #8]
 8007796:	9006      	str	r0, [sp, #24]
 8007798:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800779c:	4809      	ldr	r0, [pc, #36]	; (80077c4 <siprintf+0x38>)
 800779e:	9107      	str	r1, [sp, #28]
 80077a0:	9104      	str	r1, [sp, #16]
 80077a2:	4909      	ldr	r1, [pc, #36]	; (80077c8 <siprintf+0x3c>)
 80077a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80077a8:	9105      	str	r1, [sp, #20]
 80077aa:	6800      	ldr	r0, [r0, #0]
 80077ac:	9301      	str	r3, [sp, #4]
 80077ae:	a902      	add	r1, sp, #8
 80077b0:	f002 fed6 	bl	800a560 <_svfiprintf_r>
 80077b4:	9b02      	ldr	r3, [sp, #8]
 80077b6:	2200      	movs	r2, #0
 80077b8:	701a      	strb	r2, [r3, #0]
 80077ba:	b01c      	add	sp, #112	; 0x70
 80077bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80077c0:	b003      	add	sp, #12
 80077c2:	4770      	bx	lr
 80077c4:	20000010 	.word	0x20000010
 80077c8:	ffff0208 	.word	0xffff0208

080077cc <sulp>:
 80077cc:	b570      	push	{r4, r5, r6, lr}
 80077ce:	4604      	mov	r4, r0
 80077d0:	460d      	mov	r5, r1
 80077d2:	ec45 4b10 	vmov	d0, r4, r5
 80077d6:	4616      	mov	r6, r2
 80077d8:	f002 fc20 	bl	800a01c <__ulp>
 80077dc:	ec51 0b10 	vmov	r0, r1, d0
 80077e0:	b17e      	cbz	r6, 8007802 <sulp+0x36>
 80077e2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80077e6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	dd09      	ble.n	8007802 <sulp+0x36>
 80077ee:	051b      	lsls	r3, r3, #20
 80077f0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80077f4:	2400      	movs	r4, #0
 80077f6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80077fa:	4622      	mov	r2, r4
 80077fc:	462b      	mov	r3, r5
 80077fe:	f7f8 ff23 	bl	8000648 <__aeabi_dmul>
 8007802:	bd70      	pop	{r4, r5, r6, pc}
 8007804:	0000      	movs	r0, r0
	...

08007808 <_strtod_l>:
 8007808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800780c:	ed2d 8b02 	vpush	{d8}
 8007810:	b09d      	sub	sp, #116	; 0x74
 8007812:	461f      	mov	r7, r3
 8007814:	2300      	movs	r3, #0
 8007816:	9318      	str	r3, [sp, #96]	; 0x60
 8007818:	4ba2      	ldr	r3, [pc, #648]	; (8007aa4 <_strtod_l+0x29c>)
 800781a:	9213      	str	r2, [sp, #76]	; 0x4c
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	9305      	str	r3, [sp, #20]
 8007820:	4604      	mov	r4, r0
 8007822:	4618      	mov	r0, r3
 8007824:	4688      	mov	r8, r1
 8007826:	f7f8 fcfb 	bl	8000220 <strlen>
 800782a:	f04f 0a00 	mov.w	sl, #0
 800782e:	4605      	mov	r5, r0
 8007830:	f04f 0b00 	mov.w	fp, #0
 8007834:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007838:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800783a:	781a      	ldrb	r2, [r3, #0]
 800783c:	2a2b      	cmp	r2, #43	; 0x2b
 800783e:	d04e      	beq.n	80078de <_strtod_l+0xd6>
 8007840:	d83b      	bhi.n	80078ba <_strtod_l+0xb2>
 8007842:	2a0d      	cmp	r2, #13
 8007844:	d834      	bhi.n	80078b0 <_strtod_l+0xa8>
 8007846:	2a08      	cmp	r2, #8
 8007848:	d834      	bhi.n	80078b4 <_strtod_l+0xac>
 800784a:	2a00      	cmp	r2, #0
 800784c:	d03e      	beq.n	80078cc <_strtod_l+0xc4>
 800784e:	2300      	movs	r3, #0
 8007850:	930a      	str	r3, [sp, #40]	; 0x28
 8007852:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007854:	7833      	ldrb	r3, [r6, #0]
 8007856:	2b30      	cmp	r3, #48	; 0x30
 8007858:	f040 80b0 	bne.w	80079bc <_strtod_l+0x1b4>
 800785c:	7873      	ldrb	r3, [r6, #1]
 800785e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007862:	2b58      	cmp	r3, #88	; 0x58
 8007864:	d168      	bne.n	8007938 <_strtod_l+0x130>
 8007866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007868:	9301      	str	r3, [sp, #4]
 800786a:	ab18      	add	r3, sp, #96	; 0x60
 800786c:	9702      	str	r7, [sp, #8]
 800786e:	9300      	str	r3, [sp, #0]
 8007870:	4a8d      	ldr	r2, [pc, #564]	; (8007aa8 <_strtod_l+0x2a0>)
 8007872:	ab19      	add	r3, sp, #100	; 0x64
 8007874:	a917      	add	r1, sp, #92	; 0x5c
 8007876:	4620      	mov	r0, r4
 8007878:	f001 fd38 	bl	80092ec <__gethex>
 800787c:	f010 0707 	ands.w	r7, r0, #7
 8007880:	4605      	mov	r5, r0
 8007882:	d005      	beq.n	8007890 <_strtod_l+0x88>
 8007884:	2f06      	cmp	r7, #6
 8007886:	d12c      	bne.n	80078e2 <_strtod_l+0xda>
 8007888:	3601      	adds	r6, #1
 800788a:	2300      	movs	r3, #0
 800788c:	9617      	str	r6, [sp, #92]	; 0x5c
 800788e:	930a      	str	r3, [sp, #40]	; 0x28
 8007890:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007892:	2b00      	cmp	r3, #0
 8007894:	f040 8590 	bne.w	80083b8 <_strtod_l+0xbb0>
 8007898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800789a:	b1eb      	cbz	r3, 80078d8 <_strtod_l+0xd0>
 800789c:	4652      	mov	r2, sl
 800789e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80078a2:	ec43 2b10 	vmov	d0, r2, r3
 80078a6:	b01d      	add	sp, #116	; 0x74
 80078a8:	ecbd 8b02 	vpop	{d8}
 80078ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078b0:	2a20      	cmp	r2, #32
 80078b2:	d1cc      	bne.n	800784e <_strtod_l+0x46>
 80078b4:	3301      	adds	r3, #1
 80078b6:	9317      	str	r3, [sp, #92]	; 0x5c
 80078b8:	e7be      	b.n	8007838 <_strtod_l+0x30>
 80078ba:	2a2d      	cmp	r2, #45	; 0x2d
 80078bc:	d1c7      	bne.n	800784e <_strtod_l+0x46>
 80078be:	2201      	movs	r2, #1
 80078c0:	920a      	str	r2, [sp, #40]	; 0x28
 80078c2:	1c5a      	adds	r2, r3, #1
 80078c4:	9217      	str	r2, [sp, #92]	; 0x5c
 80078c6:	785b      	ldrb	r3, [r3, #1]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d1c2      	bne.n	8007852 <_strtod_l+0x4a>
 80078cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80078ce:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	f040 856e 	bne.w	80083b4 <_strtod_l+0xbac>
 80078d8:	4652      	mov	r2, sl
 80078da:	465b      	mov	r3, fp
 80078dc:	e7e1      	b.n	80078a2 <_strtod_l+0x9a>
 80078de:	2200      	movs	r2, #0
 80078e0:	e7ee      	b.n	80078c0 <_strtod_l+0xb8>
 80078e2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80078e4:	b13a      	cbz	r2, 80078f6 <_strtod_l+0xee>
 80078e6:	2135      	movs	r1, #53	; 0x35
 80078e8:	a81a      	add	r0, sp, #104	; 0x68
 80078ea:	f002 fca2 	bl	800a232 <__copybits>
 80078ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 80078f0:	4620      	mov	r0, r4
 80078f2:	f002 f861 	bl	80099b8 <_Bfree>
 80078f6:	3f01      	subs	r7, #1
 80078f8:	2f04      	cmp	r7, #4
 80078fa:	d806      	bhi.n	800790a <_strtod_l+0x102>
 80078fc:	e8df f007 	tbb	[pc, r7]
 8007900:	1714030a 	.word	0x1714030a
 8007904:	0a          	.byte	0x0a
 8007905:	00          	.byte	0x00
 8007906:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800790a:	0728      	lsls	r0, r5, #28
 800790c:	d5c0      	bpl.n	8007890 <_strtod_l+0x88>
 800790e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007912:	e7bd      	b.n	8007890 <_strtod_l+0x88>
 8007914:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007918:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800791a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800791e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007922:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007926:	e7f0      	b.n	800790a <_strtod_l+0x102>
 8007928:	f8df b180 	ldr.w	fp, [pc, #384]	; 8007aac <_strtod_l+0x2a4>
 800792c:	e7ed      	b.n	800790a <_strtod_l+0x102>
 800792e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007932:	f04f 3aff 	mov.w	sl, #4294967295
 8007936:	e7e8      	b.n	800790a <_strtod_l+0x102>
 8007938:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800793a:	1c5a      	adds	r2, r3, #1
 800793c:	9217      	str	r2, [sp, #92]	; 0x5c
 800793e:	785b      	ldrb	r3, [r3, #1]
 8007940:	2b30      	cmp	r3, #48	; 0x30
 8007942:	d0f9      	beq.n	8007938 <_strtod_l+0x130>
 8007944:	2b00      	cmp	r3, #0
 8007946:	d0a3      	beq.n	8007890 <_strtod_l+0x88>
 8007948:	2301      	movs	r3, #1
 800794a:	f04f 0900 	mov.w	r9, #0
 800794e:	9304      	str	r3, [sp, #16]
 8007950:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007952:	9308      	str	r3, [sp, #32]
 8007954:	f8cd 901c 	str.w	r9, [sp, #28]
 8007958:	464f      	mov	r7, r9
 800795a:	220a      	movs	r2, #10
 800795c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800795e:	7806      	ldrb	r6, [r0, #0]
 8007960:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007964:	b2d9      	uxtb	r1, r3
 8007966:	2909      	cmp	r1, #9
 8007968:	d92a      	bls.n	80079c0 <_strtod_l+0x1b8>
 800796a:	9905      	ldr	r1, [sp, #20]
 800796c:	462a      	mov	r2, r5
 800796e:	f002 ff0f 	bl	800a790 <strncmp>
 8007972:	b398      	cbz	r0, 80079dc <_strtod_l+0x1d4>
 8007974:	2000      	movs	r0, #0
 8007976:	4632      	mov	r2, r6
 8007978:	463d      	mov	r5, r7
 800797a:	9005      	str	r0, [sp, #20]
 800797c:	4603      	mov	r3, r0
 800797e:	2a65      	cmp	r2, #101	; 0x65
 8007980:	d001      	beq.n	8007986 <_strtod_l+0x17e>
 8007982:	2a45      	cmp	r2, #69	; 0x45
 8007984:	d118      	bne.n	80079b8 <_strtod_l+0x1b0>
 8007986:	b91d      	cbnz	r5, 8007990 <_strtod_l+0x188>
 8007988:	9a04      	ldr	r2, [sp, #16]
 800798a:	4302      	orrs	r2, r0
 800798c:	d09e      	beq.n	80078cc <_strtod_l+0xc4>
 800798e:	2500      	movs	r5, #0
 8007990:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8007994:	f108 0201 	add.w	r2, r8, #1
 8007998:	9217      	str	r2, [sp, #92]	; 0x5c
 800799a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800799e:	2a2b      	cmp	r2, #43	; 0x2b
 80079a0:	d075      	beq.n	8007a8e <_strtod_l+0x286>
 80079a2:	2a2d      	cmp	r2, #45	; 0x2d
 80079a4:	d07b      	beq.n	8007a9e <_strtod_l+0x296>
 80079a6:	f04f 0c00 	mov.w	ip, #0
 80079aa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80079ae:	2909      	cmp	r1, #9
 80079b0:	f240 8082 	bls.w	8007ab8 <_strtod_l+0x2b0>
 80079b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80079b8:	2600      	movs	r6, #0
 80079ba:	e09d      	b.n	8007af8 <_strtod_l+0x2f0>
 80079bc:	2300      	movs	r3, #0
 80079be:	e7c4      	b.n	800794a <_strtod_l+0x142>
 80079c0:	2f08      	cmp	r7, #8
 80079c2:	bfd8      	it	le
 80079c4:	9907      	ldrle	r1, [sp, #28]
 80079c6:	f100 0001 	add.w	r0, r0, #1
 80079ca:	bfda      	itte	le
 80079cc:	fb02 3301 	mlale	r3, r2, r1, r3
 80079d0:	9307      	strle	r3, [sp, #28]
 80079d2:	fb02 3909 	mlagt	r9, r2, r9, r3
 80079d6:	3701      	adds	r7, #1
 80079d8:	9017      	str	r0, [sp, #92]	; 0x5c
 80079da:	e7bf      	b.n	800795c <_strtod_l+0x154>
 80079dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80079de:	195a      	adds	r2, r3, r5
 80079e0:	9217      	str	r2, [sp, #92]	; 0x5c
 80079e2:	5d5a      	ldrb	r2, [r3, r5]
 80079e4:	2f00      	cmp	r7, #0
 80079e6:	d037      	beq.n	8007a58 <_strtod_l+0x250>
 80079e8:	9005      	str	r0, [sp, #20]
 80079ea:	463d      	mov	r5, r7
 80079ec:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80079f0:	2b09      	cmp	r3, #9
 80079f2:	d912      	bls.n	8007a1a <_strtod_l+0x212>
 80079f4:	2301      	movs	r3, #1
 80079f6:	e7c2      	b.n	800797e <_strtod_l+0x176>
 80079f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80079fa:	1c5a      	adds	r2, r3, #1
 80079fc:	9217      	str	r2, [sp, #92]	; 0x5c
 80079fe:	785a      	ldrb	r2, [r3, #1]
 8007a00:	3001      	adds	r0, #1
 8007a02:	2a30      	cmp	r2, #48	; 0x30
 8007a04:	d0f8      	beq.n	80079f8 <_strtod_l+0x1f0>
 8007a06:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007a0a:	2b08      	cmp	r3, #8
 8007a0c:	f200 84d9 	bhi.w	80083c2 <_strtod_l+0xbba>
 8007a10:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007a12:	9005      	str	r0, [sp, #20]
 8007a14:	2000      	movs	r0, #0
 8007a16:	9308      	str	r3, [sp, #32]
 8007a18:	4605      	mov	r5, r0
 8007a1a:	3a30      	subs	r2, #48	; 0x30
 8007a1c:	f100 0301 	add.w	r3, r0, #1
 8007a20:	d014      	beq.n	8007a4c <_strtod_l+0x244>
 8007a22:	9905      	ldr	r1, [sp, #20]
 8007a24:	4419      	add	r1, r3
 8007a26:	9105      	str	r1, [sp, #20]
 8007a28:	462b      	mov	r3, r5
 8007a2a:	eb00 0e05 	add.w	lr, r0, r5
 8007a2e:	210a      	movs	r1, #10
 8007a30:	4573      	cmp	r3, lr
 8007a32:	d113      	bne.n	8007a5c <_strtod_l+0x254>
 8007a34:	182b      	adds	r3, r5, r0
 8007a36:	2b08      	cmp	r3, #8
 8007a38:	f105 0501 	add.w	r5, r5, #1
 8007a3c:	4405      	add	r5, r0
 8007a3e:	dc1c      	bgt.n	8007a7a <_strtod_l+0x272>
 8007a40:	9907      	ldr	r1, [sp, #28]
 8007a42:	230a      	movs	r3, #10
 8007a44:	fb03 2301 	mla	r3, r3, r1, r2
 8007a48:	9307      	str	r3, [sp, #28]
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007a4e:	1c51      	adds	r1, r2, #1
 8007a50:	9117      	str	r1, [sp, #92]	; 0x5c
 8007a52:	7852      	ldrb	r2, [r2, #1]
 8007a54:	4618      	mov	r0, r3
 8007a56:	e7c9      	b.n	80079ec <_strtod_l+0x1e4>
 8007a58:	4638      	mov	r0, r7
 8007a5a:	e7d2      	b.n	8007a02 <_strtod_l+0x1fa>
 8007a5c:	2b08      	cmp	r3, #8
 8007a5e:	dc04      	bgt.n	8007a6a <_strtod_l+0x262>
 8007a60:	9e07      	ldr	r6, [sp, #28]
 8007a62:	434e      	muls	r6, r1
 8007a64:	9607      	str	r6, [sp, #28]
 8007a66:	3301      	adds	r3, #1
 8007a68:	e7e2      	b.n	8007a30 <_strtod_l+0x228>
 8007a6a:	f103 0c01 	add.w	ip, r3, #1
 8007a6e:	f1bc 0f10 	cmp.w	ip, #16
 8007a72:	bfd8      	it	le
 8007a74:	fb01 f909 	mulle.w	r9, r1, r9
 8007a78:	e7f5      	b.n	8007a66 <_strtod_l+0x25e>
 8007a7a:	2d10      	cmp	r5, #16
 8007a7c:	bfdc      	itt	le
 8007a7e:	230a      	movle	r3, #10
 8007a80:	fb03 2909 	mlale	r9, r3, r9, r2
 8007a84:	e7e1      	b.n	8007a4a <_strtod_l+0x242>
 8007a86:	2300      	movs	r3, #0
 8007a88:	9305      	str	r3, [sp, #20]
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	e77c      	b.n	8007988 <_strtod_l+0x180>
 8007a8e:	f04f 0c00 	mov.w	ip, #0
 8007a92:	f108 0202 	add.w	r2, r8, #2
 8007a96:	9217      	str	r2, [sp, #92]	; 0x5c
 8007a98:	f898 2002 	ldrb.w	r2, [r8, #2]
 8007a9c:	e785      	b.n	80079aa <_strtod_l+0x1a2>
 8007a9e:	f04f 0c01 	mov.w	ip, #1
 8007aa2:	e7f6      	b.n	8007a92 <_strtod_l+0x28a>
 8007aa4:	0800baa0 	.word	0x0800baa0
 8007aa8:	0800b858 	.word	0x0800b858
 8007aac:	7ff00000 	.word	0x7ff00000
 8007ab0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007ab2:	1c51      	adds	r1, r2, #1
 8007ab4:	9117      	str	r1, [sp, #92]	; 0x5c
 8007ab6:	7852      	ldrb	r2, [r2, #1]
 8007ab8:	2a30      	cmp	r2, #48	; 0x30
 8007aba:	d0f9      	beq.n	8007ab0 <_strtod_l+0x2a8>
 8007abc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007ac0:	2908      	cmp	r1, #8
 8007ac2:	f63f af79 	bhi.w	80079b8 <_strtod_l+0x1b0>
 8007ac6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007aca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007acc:	9206      	str	r2, [sp, #24]
 8007ace:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007ad0:	1c51      	adds	r1, r2, #1
 8007ad2:	9117      	str	r1, [sp, #92]	; 0x5c
 8007ad4:	7852      	ldrb	r2, [r2, #1]
 8007ad6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8007ada:	2e09      	cmp	r6, #9
 8007adc:	d937      	bls.n	8007b4e <_strtod_l+0x346>
 8007ade:	9e06      	ldr	r6, [sp, #24]
 8007ae0:	1b89      	subs	r1, r1, r6
 8007ae2:	2908      	cmp	r1, #8
 8007ae4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007ae8:	dc02      	bgt.n	8007af0 <_strtod_l+0x2e8>
 8007aea:	4576      	cmp	r6, lr
 8007aec:	bfa8      	it	ge
 8007aee:	4676      	movge	r6, lr
 8007af0:	f1bc 0f00 	cmp.w	ip, #0
 8007af4:	d000      	beq.n	8007af8 <_strtod_l+0x2f0>
 8007af6:	4276      	negs	r6, r6
 8007af8:	2d00      	cmp	r5, #0
 8007afa:	d14d      	bne.n	8007b98 <_strtod_l+0x390>
 8007afc:	9904      	ldr	r1, [sp, #16]
 8007afe:	4301      	orrs	r1, r0
 8007b00:	f47f aec6 	bne.w	8007890 <_strtod_l+0x88>
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	f47f aee1 	bne.w	80078cc <_strtod_l+0xc4>
 8007b0a:	2a69      	cmp	r2, #105	; 0x69
 8007b0c:	d027      	beq.n	8007b5e <_strtod_l+0x356>
 8007b0e:	dc24      	bgt.n	8007b5a <_strtod_l+0x352>
 8007b10:	2a49      	cmp	r2, #73	; 0x49
 8007b12:	d024      	beq.n	8007b5e <_strtod_l+0x356>
 8007b14:	2a4e      	cmp	r2, #78	; 0x4e
 8007b16:	f47f aed9 	bne.w	80078cc <_strtod_l+0xc4>
 8007b1a:	499f      	ldr	r1, [pc, #636]	; (8007d98 <_strtod_l+0x590>)
 8007b1c:	a817      	add	r0, sp, #92	; 0x5c
 8007b1e:	f001 fe3d 	bl	800979c <__match>
 8007b22:	2800      	cmp	r0, #0
 8007b24:	f43f aed2 	beq.w	80078cc <_strtod_l+0xc4>
 8007b28:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007b2a:	781b      	ldrb	r3, [r3, #0]
 8007b2c:	2b28      	cmp	r3, #40	; 0x28
 8007b2e:	d12d      	bne.n	8007b8c <_strtod_l+0x384>
 8007b30:	499a      	ldr	r1, [pc, #616]	; (8007d9c <_strtod_l+0x594>)
 8007b32:	aa1a      	add	r2, sp, #104	; 0x68
 8007b34:	a817      	add	r0, sp, #92	; 0x5c
 8007b36:	f001 fe45 	bl	80097c4 <__hexnan>
 8007b3a:	2805      	cmp	r0, #5
 8007b3c:	d126      	bne.n	8007b8c <_strtod_l+0x384>
 8007b3e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007b40:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8007b44:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007b48:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007b4c:	e6a0      	b.n	8007890 <_strtod_l+0x88>
 8007b4e:	210a      	movs	r1, #10
 8007b50:	fb01 2e0e 	mla	lr, r1, lr, r2
 8007b54:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007b58:	e7b9      	b.n	8007ace <_strtod_l+0x2c6>
 8007b5a:	2a6e      	cmp	r2, #110	; 0x6e
 8007b5c:	e7db      	b.n	8007b16 <_strtod_l+0x30e>
 8007b5e:	4990      	ldr	r1, [pc, #576]	; (8007da0 <_strtod_l+0x598>)
 8007b60:	a817      	add	r0, sp, #92	; 0x5c
 8007b62:	f001 fe1b 	bl	800979c <__match>
 8007b66:	2800      	cmp	r0, #0
 8007b68:	f43f aeb0 	beq.w	80078cc <_strtod_l+0xc4>
 8007b6c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007b6e:	498d      	ldr	r1, [pc, #564]	; (8007da4 <_strtod_l+0x59c>)
 8007b70:	3b01      	subs	r3, #1
 8007b72:	a817      	add	r0, sp, #92	; 0x5c
 8007b74:	9317      	str	r3, [sp, #92]	; 0x5c
 8007b76:	f001 fe11 	bl	800979c <__match>
 8007b7a:	b910      	cbnz	r0, 8007b82 <_strtod_l+0x37a>
 8007b7c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007b7e:	3301      	adds	r3, #1
 8007b80:	9317      	str	r3, [sp, #92]	; 0x5c
 8007b82:	f8df b230 	ldr.w	fp, [pc, #560]	; 8007db4 <_strtod_l+0x5ac>
 8007b86:	f04f 0a00 	mov.w	sl, #0
 8007b8a:	e681      	b.n	8007890 <_strtod_l+0x88>
 8007b8c:	4886      	ldr	r0, [pc, #536]	; (8007da8 <_strtod_l+0x5a0>)
 8007b8e:	f002 fde7 	bl	800a760 <nan>
 8007b92:	ec5b ab10 	vmov	sl, fp, d0
 8007b96:	e67b      	b.n	8007890 <_strtod_l+0x88>
 8007b98:	9b05      	ldr	r3, [sp, #20]
 8007b9a:	9807      	ldr	r0, [sp, #28]
 8007b9c:	1af3      	subs	r3, r6, r3
 8007b9e:	2f00      	cmp	r7, #0
 8007ba0:	bf08      	it	eq
 8007ba2:	462f      	moveq	r7, r5
 8007ba4:	2d10      	cmp	r5, #16
 8007ba6:	9306      	str	r3, [sp, #24]
 8007ba8:	46a8      	mov	r8, r5
 8007baa:	bfa8      	it	ge
 8007bac:	f04f 0810 	movge.w	r8, #16
 8007bb0:	f7f8 fcd0 	bl	8000554 <__aeabi_ui2d>
 8007bb4:	2d09      	cmp	r5, #9
 8007bb6:	4682      	mov	sl, r0
 8007bb8:	468b      	mov	fp, r1
 8007bba:	dd13      	ble.n	8007be4 <_strtod_l+0x3dc>
 8007bbc:	4b7b      	ldr	r3, [pc, #492]	; (8007dac <_strtod_l+0x5a4>)
 8007bbe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007bc2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007bc6:	f7f8 fd3f 	bl	8000648 <__aeabi_dmul>
 8007bca:	4682      	mov	sl, r0
 8007bcc:	4648      	mov	r0, r9
 8007bce:	468b      	mov	fp, r1
 8007bd0:	f7f8 fcc0 	bl	8000554 <__aeabi_ui2d>
 8007bd4:	4602      	mov	r2, r0
 8007bd6:	460b      	mov	r3, r1
 8007bd8:	4650      	mov	r0, sl
 8007bda:	4659      	mov	r1, fp
 8007bdc:	f7f8 fb7e 	bl	80002dc <__adddf3>
 8007be0:	4682      	mov	sl, r0
 8007be2:	468b      	mov	fp, r1
 8007be4:	2d0f      	cmp	r5, #15
 8007be6:	dc38      	bgt.n	8007c5a <_strtod_l+0x452>
 8007be8:	9b06      	ldr	r3, [sp, #24]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	f43f ae50 	beq.w	8007890 <_strtod_l+0x88>
 8007bf0:	dd24      	ble.n	8007c3c <_strtod_l+0x434>
 8007bf2:	2b16      	cmp	r3, #22
 8007bf4:	dc0b      	bgt.n	8007c0e <_strtod_l+0x406>
 8007bf6:	496d      	ldr	r1, [pc, #436]	; (8007dac <_strtod_l+0x5a4>)
 8007bf8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007bfc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c00:	4652      	mov	r2, sl
 8007c02:	465b      	mov	r3, fp
 8007c04:	f7f8 fd20 	bl	8000648 <__aeabi_dmul>
 8007c08:	4682      	mov	sl, r0
 8007c0a:	468b      	mov	fp, r1
 8007c0c:	e640      	b.n	8007890 <_strtod_l+0x88>
 8007c0e:	9a06      	ldr	r2, [sp, #24]
 8007c10:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007c14:	4293      	cmp	r3, r2
 8007c16:	db20      	blt.n	8007c5a <_strtod_l+0x452>
 8007c18:	4c64      	ldr	r4, [pc, #400]	; (8007dac <_strtod_l+0x5a4>)
 8007c1a:	f1c5 050f 	rsb	r5, r5, #15
 8007c1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007c22:	4652      	mov	r2, sl
 8007c24:	465b      	mov	r3, fp
 8007c26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c2a:	f7f8 fd0d 	bl	8000648 <__aeabi_dmul>
 8007c2e:	9b06      	ldr	r3, [sp, #24]
 8007c30:	1b5d      	subs	r5, r3, r5
 8007c32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007c36:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007c3a:	e7e3      	b.n	8007c04 <_strtod_l+0x3fc>
 8007c3c:	9b06      	ldr	r3, [sp, #24]
 8007c3e:	3316      	adds	r3, #22
 8007c40:	db0b      	blt.n	8007c5a <_strtod_l+0x452>
 8007c42:	9b05      	ldr	r3, [sp, #20]
 8007c44:	1b9e      	subs	r6, r3, r6
 8007c46:	4b59      	ldr	r3, [pc, #356]	; (8007dac <_strtod_l+0x5a4>)
 8007c48:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8007c4c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007c50:	4650      	mov	r0, sl
 8007c52:	4659      	mov	r1, fp
 8007c54:	f7f8 fe22 	bl	800089c <__aeabi_ddiv>
 8007c58:	e7d6      	b.n	8007c08 <_strtod_l+0x400>
 8007c5a:	9b06      	ldr	r3, [sp, #24]
 8007c5c:	eba5 0808 	sub.w	r8, r5, r8
 8007c60:	4498      	add	r8, r3
 8007c62:	f1b8 0f00 	cmp.w	r8, #0
 8007c66:	dd74      	ble.n	8007d52 <_strtod_l+0x54a>
 8007c68:	f018 030f 	ands.w	r3, r8, #15
 8007c6c:	d00a      	beq.n	8007c84 <_strtod_l+0x47c>
 8007c6e:	494f      	ldr	r1, [pc, #316]	; (8007dac <_strtod_l+0x5a4>)
 8007c70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007c74:	4652      	mov	r2, sl
 8007c76:	465b      	mov	r3, fp
 8007c78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c7c:	f7f8 fce4 	bl	8000648 <__aeabi_dmul>
 8007c80:	4682      	mov	sl, r0
 8007c82:	468b      	mov	fp, r1
 8007c84:	f038 080f 	bics.w	r8, r8, #15
 8007c88:	d04f      	beq.n	8007d2a <_strtod_l+0x522>
 8007c8a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007c8e:	dd22      	ble.n	8007cd6 <_strtod_l+0x4ce>
 8007c90:	2500      	movs	r5, #0
 8007c92:	462e      	mov	r6, r5
 8007c94:	9507      	str	r5, [sp, #28]
 8007c96:	9505      	str	r5, [sp, #20]
 8007c98:	2322      	movs	r3, #34	; 0x22
 8007c9a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8007db4 <_strtod_l+0x5ac>
 8007c9e:	6023      	str	r3, [r4, #0]
 8007ca0:	f04f 0a00 	mov.w	sl, #0
 8007ca4:	9b07      	ldr	r3, [sp, #28]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	f43f adf2 	beq.w	8007890 <_strtod_l+0x88>
 8007cac:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007cae:	4620      	mov	r0, r4
 8007cb0:	f001 fe82 	bl	80099b8 <_Bfree>
 8007cb4:	9905      	ldr	r1, [sp, #20]
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	f001 fe7e 	bl	80099b8 <_Bfree>
 8007cbc:	4631      	mov	r1, r6
 8007cbe:	4620      	mov	r0, r4
 8007cc0:	f001 fe7a 	bl	80099b8 <_Bfree>
 8007cc4:	9907      	ldr	r1, [sp, #28]
 8007cc6:	4620      	mov	r0, r4
 8007cc8:	f001 fe76 	bl	80099b8 <_Bfree>
 8007ccc:	4629      	mov	r1, r5
 8007cce:	4620      	mov	r0, r4
 8007cd0:	f001 fe72 	bl	80099b8 <_Bfree>
 8007cd4:	e5dc      	b.n	8007890 <_strtod_l+0x88>
 8007cd6:	4b36      	ldr	r3, [pc, #216]	; (8007db0 <_strtod_l+0x5a8>)
 8007cd8:	9304      	str	r3, [sp, #16]
 8007cda:	2300      	movs	r3, #0
 8007cdc:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007ce0:	4650      	mov	r0, sl
 8007ce2:	4659      	mov	r1, fp
 8007ce4:	4699      	mov	r9, r3
 8007ce6:	f1b8 0f01 	cmp.w	r8, #1
 8007cea:	dc21      	bgt.n	8007d30 <_strtod_l+0x528>
 8007cec:	b10b      	cbz	r3, 8007cf2 <_strtod_l+0x4ea>
 8007cee:	4682      	mov	sl, r0
 8007cf0:	468b      	mov	fp, r1
 8007cf2:	4b2f      	ldr	r3, [pc, #188]	; (8007db0 <_strtod_l+0x5a8>)
 8007cf4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007cf8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007cfc:	4652      	mov	r2, sl
 8007cfe:	465b      	mov	r3, fp
 8007d00:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007d04:	f7f8 fca0 	bl	8000648 <__aeabi_dmul>
 8007d08:	4b2a      	ldr	r3, [pc, #168]	; (8007db4 <_strtod_l+0x5ac>)
 8007d0a:	460a      	mov	r2, r1
 8007d0c:	400b      	ands	r3, r1
 8007d0e:	492a      	ldr	r1, [pc, #168]	; (8007db8 <_strtod_l+0x5b0>)
 8007d10:	428b      	cmp	r3, r1
 8007d12:	4682      	mov	sl, r0
 8007d14:	d8bc      	bhi.n	8007c90 <_strtod_l+0x488>
 8007d16:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007d1a:	428b      	cmp	r3, r1
 8007d1c:	bf86      	itte	hi
 8007d1e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8007dbc <_strtod_l+0x5b4>
 8007d22:	f04f 3aff 	movhi.w	sl, #4294967295
 8007d26:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	9304      	str	r3, [sp, #16]
 8007d2e:	e084      	b.n	8007e3a <_strtod_l+0x632>
 8007d30:	f018 0f01 	tst.w	r8, #1
 8007d34:	d005      	beq.n	8007d42 <_strtod_l+0x53a>
 8007d36:	9b04      	ldr	r3, [sp, #16]
 8007d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d3c:	f7f8 fc84 	bl	8000648 <__aeabi_dmul>
 8007d40:	2301      	movs	r3, #1
 8007d42:	9a04      	ldr	r2, [sp, #16]
 8007d44:	3208      	adds	r2, #8
 8007d46:	f109 0901 	add.w	r9, r9, #1
 8007d4a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007d4e:	9204      	str	r2, [sp, #16]
 8007d50:	e7c9      	b.n	8007ce6 <_strtod_l+0x4de>
 8007d52:	d0ea      	beq.n	8007d2a <_strtod_l+0x522>
 8007d54:	f1c8 0800 	rsb	r8, r8, #0
 8007d58:	f018 020f 	ands.w	r2, r8, #15
 8007d5c:	d00a      	beq.n	8007d74 <_strtod_l+0x56c>
 8007d5e:	4b13      	ldr	r3, [pc, #76]	; (8007dac <_strtod_l+0x5a4>)
 8007d60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d64:	4650      	mov	r0, sl
 8007d66:	4659      	mov	r1, fp
 8007d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6c:	f7f8 fd96 	bl	800089c <__aeabi_ddiv>
 8007d70:	4682      	mov	sl, r0
 8007d72:	468b      	mov	fp, r1
 8007d74:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007d78:	d0d7      	beq.n	8007d2a <_strtod_l+0x522>
 8007d7a:	f1b8 0f1f 	cmp.w	r8, #31
 8007d7e:	dd1f      	ble.n	8007dc0 <_strtod_l+0x5b8>
 8007d80:	2500      	movs	r5, #0
 8007d82:	462e      	mov	r6, r5
 8007d84:	9507      	str	r5, [sp, #28]
 8007d86:	9505      	str	r5, [sp, #20]
 8007d88:	2322      	movs	r3, #34	; 0x22
 8007d8a:	f04f 0a00 	mov.w	sl, #0
 8007d8e:	f04f 0b00 	mov.w	fp, #0
 8007d92:	6023      	str	r3, [r4, #0]
 8007d94:	e786      	b.n	8007ca4 <_strtod_l+0x49c>
 8007d96:	bf00      	nop
 8007d98:	0800b829 	.word	0x0800b829
 8007d9c:	0800b86c 	.word	0x0800b86c
 8007da0:	0800b821 	.word	0x0800b821
 8007da4:	0800b9ac 	.word	0x0800b9ac
 8007da8:	0800bc58 	.word	0x0800bc58
 8007dac:	0800bb38 	.word	0x0800bb38
 8007db0:	0800bb10 	.word	0x0800bb10
 8007db4:	7ff00000 	.word	0x7ff00000
 8007db8:	7ca00000 	.word	0x7ca00000
 8007dbc:	7fefffff 	.word	0x7fefffff
 8007dc0:	f018 0310 	ands.w	r3, r8, #16
 8007dc4:	bf18      	it	ne
 8007dc6:	236a      	movne	r3, #106	; 0x6a
 8007dc8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8008178 <_strtod_l+0x970>
 8007dcc:	9304      	str	r3, [sp, #16]
 8007dce:	4650      	mov	r0, sl
 8007dd0:	4659      	mov	r1, fp
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	f018 0f01 	tst.w	r8, #1
 8007dd8:	d004      	beq.n	8007de4 <_strtod_l+0x5dc>
 8007dda:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007dde:	f7f8 fc33 	bl	8000648 <__aeabi_dmul>
 8007de2:	2301      	movs	r3, #1
 8007de4:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007de8:	f109 0908 	add.w	r9, r9, #8
 8007dec:	d1f2      	bne.n	8007dd4 <_strtod_l+0x5cc>
 8007dee:	b10b      	cbz	r3, 8007df4 <_strtod_l+0x5ec>
 8007df0:	4682      	mov	sl, r0
 8007df2:	468b      	mov	fp, r1
 8007df4:	9b04      	ldr	r3, [sp, #16]
 8007df6:	b1c3      	cbz	r3, 8007e2a <_strtod_l+0x622>
 8007df8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007dfc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	4659      	mov	r1, fp
 8007e04:	dd11      	ble.n	8007e2a <_strtod_l+0x622>
 8007e06:	2b1f      	cmp	r3, #31
 8007e08:	f340 8124 	ble.w	8008054 <_strtod_l+0x84c>
 8007e0c:	2b34      	cmp	r3, #52	; 0x34
 8007e0e:	bfde      	ittt	le
 8007e10:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007e14:	f04f 33ff 	movle.w	r3, #4294967295
 8007e18:	fa03 f202 	lslle.w	r2, r3, r2
 8007e1c:	f04f 0a00 	mov.w	sl, #0
 8007e20:	bfcc      	ite	gt
 8007e22:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007e26:	ea02 0b01 	andle.w	fp, r2, r1
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	4650      	mov	r0, sl
 8007e30:	4659      	mov	r1, fp
 8007e32:	f7f8 fe71 	bl	8000b18 <__aeabi_dcmpeq>
 8007e36:	2800      	cmp	r0, #0
 8007e38:	d1a2      	bne.n	8007d80 <_strtod_l+0x578>
 8007e3a:	9b07      	ldr	r3, [sp, #28]
 8007e3c:	9300      	str	r3, [sp, #0]
 8007e3e:	9908      	ldr	r1, [sp, #32]
 8007e40:	462b      	mov	r3, r5
 8007e42:	463a      	mov	r2, r7
 8007e44:	4620      	mov	r0, r4
 8007e46:	f001 fe1f 	bl	8009a88 <__s2b>
 8007e4a:	9007      	str	r0, [sp, #28]
 8007e4c:	2800      	cmp	r0, #0
 8007e4e:	f43f af1f 	beq.w	8007c90 <_strtod_l+0x488>
 8007e52:	9b05      	ldr	r3, [sp, #20]
 8007e54:	1b9e      	subs	r6, r3, r6
 8007e56:	9b06      	ldr	r3, [sp, #24]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	bfb4      	ite	lt
 8007e5c:	4633      	movlt	r3, r6
 8007e5e:	2300      	movge	r3, #0
 8007e60:	930c      	str	r3, [sp, #48]	; 0x30
 8007e62:	9b06      	ldr	r3, [sp, #24]
 8007e64:	2500      	movs	r5, #0
 8007e66:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007e6a:	9312      	str	r3, [sp, #72]	; 0x48
 8007e6c:	462e      	mov	r6, r5
 8007e6e:	9b07      	ldr	r3, [sp, #28]
 8007e70:	4620      	mov	r0, r4
 8007e72:	6859      	ldr	r1, [r3, #4]
 8007e74:	f001 fd60 	bl	8009938 <_Balloc>
 8007e78:	9005      	str	r0, [sp, #20]
 8007e7a:	2800      	cmp	r0, #0
 8007e7c:	f43f af0c 	beq.w	8007c98 <_strtod_l+0x490>
 8007e80:	9b07      	ldr	r3, [sp, #28]
 8007e82:	691a      	ldr	r2, [r3, #16]
 8007e84:	3202      	adds	r2, #2
 8007e86:	f103 010c 	add.w	r1, r3, #12
 8007e8a:	0092      	lsls	r2, r2, #2
 8007e8c:	300c      	adds	r0, #12
 8007e8e:	f7fe fde7 	bl	8006a60 <memcpy>
 8007e92:	ec4b ab10 	vmov	d0, sl, fp
 8007e96:	aa1a      	add	r2, sp, #104	; 0x68
 8007e98:	a919      	add	r1, sp, #100	; 0x64
 8007e9a:	4620      	mov	r0, r4
 8007e9c:	f002 f93a 	bl	800a114 <__d2b>
 8007ea0:	ec4b ab18 	vmov	d8, sl, fp
 8007ea4:	9018      	str	r0, [sp, #96]	; 0x60
 8007ea6:	2800      	cmp	r0, #0
 8007ea8:	f43f aef6 	beq.w	8007c98 <_strtod_l+0x490>
 8007eac:	2101      	movs	r1, #1
 8007eae:	4620      	mov	r0, r4
 8007eb0:	f001 fe84 	bl	8009bbc <__i2b>
 8007eb4:	4606      	mov	r6, r0
 8007eb6:	2800      	cmp	r0, #0
 8007eb8:	f43f aeee 	beq.w	8007c98 <_strtod_l+0x490>
 8007ebc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ebe:	9904      	ldr	r1, [sp, #16]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	bfab      	itete	ge
 8007ec4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8007ec6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8007ec8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007eca:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8007ece:	bfac      	ite	ge
 8007ed0:	eb03 0902 	addge.w	r9, r3, r2
 8007ed4:	1ad7      	sublt	r7, r2, r3
 8007ed6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007ed8:	eba3 0801 	sub.w	r8, r3, r1
 8007edc:	4490      	add	r8, r2
 8007ede:	4ba1      	ldr	r3, [pc, #644]	; (8008164 <_strtod_l+0x95c>)
 8007ee0:	f108 38ff 	add.w	r8, r8, #4294967295
 8007ee4:	4598      	cmp	r8, r3
 8007ee6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007eea:	f280 80c7 	bge.w	800807c <_strtod_l+0x874>
 8007eee:	eba3 0308 	sub.w	r3, r3, r8
 8007ef2:	2b1f      	cmp	r3, #31
 8007ef4:	eba2 0203 	sub.w	r2, r2, r3
 8007ef8:	f04f 0101 	mov.w	r1, #1
 8007efc:	f300 80b1 	bgt.w	8008062 <_strtod_l+0x85a>
 8007f00:	fa01 f303 	lsl.w	r3, r1, r3
 8007f04:	930d      	str	r3, [sp, #52]	; 0x34
 8007f06:	2300      	movs	r3, #0
 8007f08:	9308      	str	r3, [sp, #32]
 8007f0a:	eb09 0802 	add.w	r8, r9, r2
 8007f0e:	9b04      	ldr	r3, [sp, #16]
 8007f10:	45c1      	cmp	r9, r8
 8007f12:	4417      	add	r7, r2
 8007f14:	441f      	add	r7, r3
 8007f16:	464b      	mov	r3, r9
 8007f18:	bfa8      	it	ge
 8007f1a:	4643      	movge	r3, r8
 8007f1c:	42bb      	cmp	r3, r7
 8007f1e:	bfa8      	it	ge
 8007f20:	463b      	movge	r3, r7
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	bfc2      	ittt	gt
 8007f26:	eba8 0803 	subgt.w	r8, r8, r3
 8007f2a:	1aff      	subgt	r7, r7, r3
 8007f2c:	eba9 0903 	subgt.w	r9, r9, r3
 8007f30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	dd17      	ble.n	8007f66 <_strtod_l+0x75e>
 8007f36:	4631      	mov	r1, r6
 8007f38:	461a      	mov	r2, r3
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	f001 fefe 	bl	8009d3c <__pow5mult>
 8007f40:	4606      	mov	r6, r0
 8007f42:	2800      	cmp	r0, #0
 8007f44:	f43f aea8 	beq.w	8007c98 <_strtod_l+0x490>
 8007f48:	4601      	mov	r1, r0
 8007f4a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007f4c:	4620      	mov	r0, r4
 8007f4e:	f001 fe4b 	bl	8009be8 <__multiply>
 8007f52:	900b      	str	r0, [sp, #44]	; 0x2c
 8007f54:	2800      	cmp	r0, #0
 8007f56:	f43f ae9f 	beq.w	8007c98 <_strtod_l+0x490>
 8007f5a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007f5c:	4620      	mov	r0, r4
 8007f5e:	f001 fd2b 	bl	80099b8 <_Bfree>
 8007f62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f64:	9318      	str	r3, [sp, #96]	; 0x60
 8007f66:	f1b8 0f00 	cmp.w	r8, #0
 8007f6a:	f300 808c 	bgt.w	8008086 <_strtod_l+0x87e>
 8007f6e:	9b06      	ldr	r3, [sp, #24]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	dd08      	ble.n	8007f86 <_strtod_l+0x77e>
 8007f74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007f76:	9905      	ldr	r1, [sp, #20]
 8007f78:	4620      	mov	r0, r4
 8007f7a:	f001 fedf 	bl	8009d3c <__pow5mult>
 8007f7e:	9005      	str	r0, [sp, #20]
 8007f80:	2800      	cmp	r0, #0
 8007f82:	f43f ae89 	beq.w	8007c98 <_strtod_l+0x490>
 8007f86:	2f00      	cmp	r7, #0
 8007f88:	dd08      	ble.n	8007f9c <_strtod_l+0x794>
 8007f8a:	9905      	ldr	r1, [sp, #20]
 8007f8c:	463a      	mov	r2, r7
 8007f8e:	4620      	mov	r0, r4
 8007f90:	f001 ff2e 	bl	8009df0 <__lshift>
 8007f94:	9005      	str	r0, [sp, #20]
 8007f96:	2800      	cmp	r0, #0
 8007f98:	f43f ae7e 	beq.w	8007c98 <_strtod_l+0x490>
 8007f9c:	f1b9 0f00 	cmp.w	r9, #0
 8007fa0:	dd08      	ble.n	8007fb4 <_strtod_l+0x7ac>
 8007fa2:	4631      	mov	r1, r6
 8007fa4:	464a      	mov	r2, r9
 8007fa6:	4620      	mov	r0, r4
 8007fa8:	f001 ff22 	bl	8009df0 <__lshift>
 8007fac:	4606      	mov	r6, r0
 8007fae:	2800      	cmp	r0, #0
 8007fb0:	f43f ae72 	beq.w	8007c98 <_strtod_l+0x490>
 8007fb4:	9a05      	ldr	r2, [sp, #20]
 8007fb6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007fb8:	4620      	mov	r0, r4
 8007fba:	f001 ffa5 	bl	8009f08 <__mdiff>
 8007fbe:	4605      	mov	r5, r0
 8007fc0:	2800      	cmp	r0, #0
 8007fc2:	f43f ae69 	beq.w	8007c98 <_strtod_l+0x490>
 8007fc6:	68c3      	ldr	r3, [r0, #12]
 8007fc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8007fca:	2300      	movs	r3, #0
 8007fcc:	60c3      	str	r3, [r0, #12]
 8007fce:	4631      	mov	r1, r6
 8007fd0:	f001 ff7e 	bl	8009ed0 <__mcmp>
 8007fd4:	2800      	cmp	r0, #0
 8007fd6:	da60      	bge.n	800809a <_strtod_l+0x892>
 8007fd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fda:	ea53 030a 	orrs.w	r3, r3, sl
 8007fde:	f040 8082 	bne.w	80080e6 <_strtod_l+0x8de>
 8007fe2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d17d      	bne.n	80080e6 <_strtod_l+0x8de>
 8007fea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007fee:	0d1b      	lsrs	r3, r3, #20
 8007ff0:	051b      	lsls	r3, r3, #20
 8007ff2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007ff6:	d976      	bls.n	80080e6 <_strtod_l+0x8de>
 8007ff8:	696b      	ldr	r3, [r5, #20]
 8007ffa:	b913      	cbnz	r3, 8008002 <_strtod_l+0x7fa>
 8007ffc:	692b      	ldr	r3, [r5, #16]
 8007ffe:	2b01      	cmp	r3, #1
 8008000:	dd71      	ble.n	80080e6 <_strtod_l+0x8de>
 8008002:	4629      	mov	r1, r5
 8008004:	2201      	movs	r2, #1
 8008006:	4620      	mov	r0, r4
 8008008:	f001 fef2 	bl	8009df0 <__lshift>
 800800c:	4631      	mov	r1, r6
 800800e:	4605      	mov	r5, r0
 8008010:	f001 ff5e 	bl	8009ed0 <__mcmp>
 8008014:	2800      	cmp	r0, #0
 8008016:	dd66      	ble.n	80080e6 <_strtod_l+0x8de>
 8008018:	9904      	ldr	r1, [sp, #16]
 800801a:	4a53      	ldr	r2, [pc, #332]	; (8008168 <_strtod_l+0x960>)
 800801c:	465b      	mov	r3, fp
 800801e:	2900      	cmp	r1, #0
 8008020:	f000 8081 	beq.w	8008126 <_strtod_l+0x91e>
 8008024:	ea02 010b 	and.w	r1, r2, fp
 8008028:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800802c:	dc7b      	bgt.n	8008126 <_strtod_l+0x91e>
 800802e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008032:	f77f aea9 	ble.w	8007d88 <_strtod_l+0x580>
 8008036:	4b4d      	ldr	r3, [pc, #308]	; (800816c <_strtod_l+0x964>)
 8008038:	4650      	mov	r0, sl
 800803a:	4659      	mov	r1, fp
 800803c:	2200      	movs	r2, #0
 800803e:	f7f8 fb03 	bl	8000648 <__aeabi_dmul>
 8008042:	460b      	mov	r3, r1
 8008044:	4303      	orrs	r3, r0
 8008046:	bf08      	it	eq
 8008048:	2322      	moveq	r3, #34	; 0x22
 800804a:	4682      	mov	sl, r0
 800804c:	468b      	mov	fp, r1
 800804e:	bf08      	it	eq
 8008050:	6023      	streq	r3, [r4, #0]
 8008052:	e62b      	b.n	8007cac <_strtod_l+0x4a4>
 8008054:	f04f 32ff 	mov.w	r2, #4294967295
 8008058:	fa02 f303 	lsl.w	r3, r2, r3
 800805c:	ea03 0a0a 	and.w	sl, r3, sl
 8008060:	e6e3      	b.n	8007e2a <_strtod_l+0x622>
 8008062:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8008066:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800806a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800806e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8008072:	fa01 f308 	lsl.w	r3, r1, r8
 8008076:	9308      	str	r3, [sp, #32]
 8008078:	910d      	str	r1, [sp, #52]	; 0x34
 800807a:	e746      	b.n	8007f0a <_strtod_l+0x702>
 800807c:	2300      	movs	r3, #0
 800807e:	9308      	str	r3, [sp, #32]
 8008080:	2301      	movs	r3, #1
 8008082:	930d      	str	r3, [sp, #52]	; 0x34
 8008084:	e741      	b.n	8007f0a <_strtod_l+0x702>
 8008086:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008088:	4642      	mov	r2, r8
 800808a:	4620      	mov	r0, r4
 800808c:	f001 feb0 	bl	8009df0 <__lshift>
 8008090:	9018      	str	r0, [sp, #96]	; 0x60
 8008092:	2800      	cmp	r0, #0
 8008094:	f47f af6b 	bne.w	8007f6e <_strtod_l+0x766>
 8008098:	e5fe      	b.n	8007c98 <_strtod_l+0x490>
 800809a:	465f      	mov	r7, fp
 800809c:	d16e      	bne.n	800817c <_strtod_l+0x974>
 800809e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80080a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80080a4:	b342      	cbz	r2, 80080f8 <_strtod_l+0x8f0>
 80080a6:	4a32      	ldr	r2, [pc, #200]	; (8008170 <_strtod_l+0x968>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d128      	bne.n	80080fe <_strtod_l+0x8f6>
 80080ac:	9b04      	ldr	r3, [sp, #16]
 80080ae:	4651      	mov	r1, sl
 80080b0:	b1eb      	cbz	r3, 80080ee <_strtod_l+0x8e6>
 80080b2:	4b2d      	ldr	r3, [pc, #180]	; (8008168 <_strtod_l+0x960>)
 80080b4:	403b      	ands	r3, r7
 80080b6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80080ba:	f04f 32ff 	mov.w	r2, #4294967295
 80080be:	d819      	bhi.n	80080f4 <_strtod_l+0x8ec>
 80080c0:	0d1b      	lsrs	r3, r3, #20
 80080c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80080c6:	fa02 f303 	lsl.w	r3, r2, r3
 80080ca:	4299      	cmp	r1, r3
 80080cc:	d117      	bne.n	80080fe <_strtod_l+0x8f6>
 80080ce:	4b29      	ldr	r3, [pc, #164]	; (8008174 <_strtod_l+0x96c>)
 80080d0:	429f      	cmp	r7, r3
 80080d2:	d102      	bne.n	80080da <_strtod_l+0x8d2>
 80080d4:	3101      	adds	r1, #1
 80080d6:	f43f addf 	beq.w	8007c98 <_strtod_l+0x490>
 80080da:	4b23      	ldr	r3, [pc, #140]	; (8008168 <_strtod_l+0x960>)
 80080dc:	403b      	ands	r3, r7
 80080de:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80080e2:	f04f 0a00 	mov.w	sl, #0
 80080e6:	9b04      	ldr	r3, [sp, #16]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d1a4      	bne.n	8008036 <_strtod_l+0x82e>
 80080ec:	e5de      	b.n	8007cac <_strtod_l+0x4a4>
 80080ee:	f04f 33ff 	mov.w	r3, #4294967295
 80080f2:	e7ea      	b.n	80080ca <_strtod_l+0x8c2>
 80080f4:	4613      	mov	r3, r2
 80080f6:	e7e8      	b.n	80080ca <_strtod_l+0x8c2>
 80080f8:	ea53 030a 	orrs.w	r3, r3, sl
 80080fc:	d08c      	beq.n	8008018 <_strtod_l+0x810>
 80080fe:	9b08      	ldr	r3, [sp, #32]
 8008100:	b1db      	cbz	r3, 800813a <_strtod_l+0x932>
 8008102:	423b      	tst	r3, r7
 8008104:	d0ef      	beq.n	80080e6 <_strtod_l+0x8de>
 8008106:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008108:	9a04      	ldr	r2, [sp, #16]
 800810a:	4650      	mov	r0, sl
 800810c:	4659      	mov	r1, fp
 800810e:	b1c3      	cbz	r3, 8008142 <_strtod_l+0x93a>
 8008110:	f7ff fb5c 	bl	80077cc <sulp>
 8008114:	4602      	mov	r2, r0
 8008116:	460b      	mov	r3, r1
 8008118:	ec51 0b18 	vmov	r0, r1, d8
 800811c:	f7f8 f8de 	bl	80002dc <__adddf3>
 8008120:	4682      	mov	sl, r0
 8008122:	468b      	mov	fp, r1
 8008124:	e7df      	b.n	80080e6 <_strtod_l+0x8de>
 8008126:	4013      	ands	r3, r2
 8008128:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800812c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008130:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008134:	f04f 3aff 	mov.w	sl, #4294967295
 8008138:	e7d5      	b.n	80080e6 <_strtod_l+0x8de>
 800813a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800813c:	ea13 0f0a 	tst.w	r3, sl
 8008140:	e7e0      	b.n	8008104 <_strtod_l+0x8fc>
 8008142:	f7ff fb43 	bl	80077cc <sulp>
 8008146:	4602      	mov	r2, r0
 8008148:	460b      	mov	r3, r1
 800814a:	ec51 0b18 	vmov	r0, r1, d8
 800814e:	f7f8 f8c3 	bl	80002d8 <__aeabi_dsub>
 8008152:	2200      	movs	r2, #0
 8008154:	2300      	movs	r3, #0
 8008156:	4682      	mov	sl, r0
 8008158:	468b      	mov	fp, r1
 800815a:	f7f8 fcdd 	bl	8000b18 <__aeabi_dcmpeq>
 800815e:	2800      	cmp	r0, #0
 8008160:	d0c1      	beq.n	80080e6 <_strtod_l+0x8de>
 8008162:	e611      	b.n	8007d88 <_strtod_l+0x580>
 8008164:	fffffc02 	.word	0xfffffc02
 8008168:	7ff00000 	.word	0x7ff00000
 800816c:	39500000 	.word	0x39500000
 8008170:	000fffff 	.word	0x000fffff
 8008174:	7fefffff 	.word	0x7fefffff
 8008178:	0800b880 	.word	0x0800b880
 800817c:	4631      	mov	r1, r6
 800817e:	4628      	mov	r0, r5
 8008180:	f002 f824 	bl	800a1cc <__ratio>
 8008184:	ec59 8b10 	vmov	r8, r9, d0
 8008188:	ee10 0a10 	vmov	r0, s0
 800818c:	2200      	movs	r2, #0
 800818e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008192:	4649      	mov	r1, r9
 8008194:	f7f8 fcd4 	bl	8000b40 <__aeabi_dcmple>
 8008198:	2800      	cmp	r0, #0
 800819a:	d07a      	beq.n	8008292 <_strtod_l+0xa8a>
 800819c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d04a      	beq.n	8008238 <_strtod_l+0xa30>
 80081a2:	4b95      	ldr	r3, [pc, #596]	; (80083f8 <_strtod_l+0xbf0>)
 80081a4:	2200      	movs	r2, #0
 80081a6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80081aa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80083f8 <_strtod_l+0xbf0>
 80081ae:	f04f 0800 	mov.w	r8, #0
 80081b2:	4b92      	ldr	r3, [pc, #584]	; (80083fc <_strtod_l+0xbf4>)
 80081b4:	403b      	ands	r3, r7
 80081b6:	930d      	str	r3, [sp, #52]	; 0x34
 80081b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80081ba:	4b91      	ldr	r3, [pc, #580]	; (8008400 <_strtod_l+0xbf8>)
 80081bc:	429a      	cmp	r2, r3
 80081be:	f040 80b0 	bne.w	8008322 <_strtod_l+0xb1a>
 80081c2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80081c6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80081ca:	ec4b ab10 	vmov	d0, sl, fp
 80081ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80081d2:	f001 ff23 	bl	800a01c <__ulp>
 80081d6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80081da:	ec53 2b10 	vmov	r2, r3, d0
 80081de:	f7f8 fa33 	bl	8000648 <__aeabi_dmul>
 80081e2:	4652      	mov	r2, sl
 80081e4:	465b      	mov	r3, fp
 80081e6:	f7f8 f879 	bl	80002dc <__adddf3>
 80081ea:	460b      	mov	r3, r1
 80081ec:	4983      	ldr	r1, [pc, #524]	; (80083fc <_strtod_l+0xbf4>)
 80081ee:	4a85      	ldr	r2, [pc, #532]	; (8008404 <_strtod_l+0xbfc>)
 80081f0:	4019      	ands	r1, r3
 80081f2:	4291      	cmp	r1, r2
 80081f4:	4682      	mov	sl, r0
 80081f6:	d960      	bls.n	80082ba <_strtod_l+0xab2>
 80081f8:	ee18 3a90 	vmov	r3, s17
 80081fc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008200:	4293      	cmp	r3, r2
 8008202:	d104      	bne.n	800820e <_strtod_l+0xa06>
 8008204:	ee18 3a10 	vmov	r3, s16
 8008208:	3301      	adds	r3, #1
 800820a:	f43f ad45 	beq.w	8007c98 <_strtod_l+0x490>
 800820e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008410 <_strtod_l+0xc08>
 8008212:	f04f 3aff 	mov.w	sl, #4294967295
 8008216:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008218:	4620      	mov	r0, r4
 800821a:	f001 fbcd 	bl	80099b8 <_Bfree>
 800821e:	9905      	ldr	r1, [sp, #20]
 8008220:	4620      	mov	r0, r4
 8008222:	f001 fbc9 	bl	80099b8 <_Bfree>
 8008226:	4631      	mov	r1, r6
 8008228:	4620      	mov	r0, r4
 800822a:	f001 fbc5 	bl	80099b8 <_Bfree>
 800822e:	4629      	mov	r1, r5
 8008230:	4620      	mov	r0, r4
 8008232:	f001 fbc1 	bl	80099b8 <_Bfree>
 8008236:	e61a      	b.n	8007e6e <_strtod_l+0x666>
 8008238:	f1ba 0f00 	cmp.w	sl, #0
 800823c:	d11b      	bne.n	8008276 <_strtod_l+0xa6e>
 800823e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008242:	b9f3      	cbnz	r3, 8008282 <_strtod_l+0xa7a>
 8008244:	4b6c      	ldr	r3, [pc, #432]	; (80083f8 <_strtod_l+0xbf0>)
 8008246:	2200      	movs	r2, #0
 8008248:	4640      	mov	r0, r8
 800824a:	4649      	mov	r1, r9
 800824c:	f7f8 fc6e 	bl	8000b2c <__aeabi_dcmplt>
 8008250:	b9d0      	cbnz	r0, 8008288 <_strtod_l+0xa80>
 8008252:	4640      	mov	r0, r8
 8008254:	4649      	mov	r1, r9
 8008256:	4b6c      	ldr	r3, [pc, #432]	; (8008408 <_strtod_l+0xc00>)
 8008258:	2200      	movs	r2, #0
 800825a:	f7f8 f9f5 	bl	8000648 <__aeabi_dmul>
 800825e:	4680      	mov	r8, r0
 8008260:	4689      	mov	r9, r1
 8008262:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008266:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800826a:	9315      	str	r3, [sp, #84]	; 0x54
 800826c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008270:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008274:	e79d      	b.n	80081b2 <_strtod_l+0x9aa>
 8008276:	f1ba 0f01 	cmp.w	sl, #1
 800827a:	d102      	bne.n	8008282 <_strtod_l+0xa7a>
 800827c:	2f00      	cmp	r7, #0
 800827e:	f43f ad83 	beq.w	8007d88 <_strtod_l+0x580>
 8008282:	4b62      	ldr	r3, [pc, #392]	; (800840c <_strtod_l+0xc04>)
 8008284:	2200      	movs	r2, #0
 8008286:	e78e      	b.n	80081a6 <_strtod_l+0x99e>
 8008288:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008408 <_strtod_l+0xc00>
 800828c:	f04f 0800 	mov.w	r8, #0
 8008290:	e7e7      	b.n	8008262 <_strtod_l+0xa5a>
 8008292:	4b5d      	ldr	r3, [pc, #372]	; (8008408 <_strtod_l+0xc00>)
 8008294:	4640      	mov	r0, r8
 8008296:	4649      	mov	r1, r9
 8008298:	2200      	movs	r2, #0
 800829a:	f7f8 f9d5 	bl	8000648 <__aeabi_dmul>
 800829e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082a0:	4680      	mov	r8, r0
 80082a2:	4689      	mov	r9, r1
 80082a4:	b933      	cbnz	r3, 80082b4 <_strtod_l+0xaac>
 80082a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80082aa:	900e      	str	r0, [sp, #56]	; 0x38
 80082ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80082ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80082b2:	e7dd      	b.n	8008270 <_strtod_l+0xa68>
 80082b4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80082b8:	e7f9      	b.n	80082ae <_strtod_l+0xaa6>
 80082ba:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80082be:	9b04      	ldr	r3, [sp, #16]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d1a8      	bne.n	8008216 <_strtod_l+0xa0e>
 80082c4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80082c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80082ca:	0d1b      	lsrs	r3, r3, #20
 80082cc:	051b      	lsls	r3, r3, #20
 80082ce:	429a      	cmp	r2, r3
 80082d0:	d1a1      	bne.n	8008216 <_strtod_l+0xa0e>
 80082d2:	4640      	mov	r0, r8
 80082d4:	4649      	mov	r1, r9
 80082d6:	f7f8 fd17 	bl	8000d08 <__aeabi_d2lz>
 80082da:	f7f8 f987 	bl	80005ec <__aeabi_l2d>
 80082de:	4602      	mov	r2, r0
 80082e0:	460b      	mov	r3, r1
 80082e2:	4640      	mov	r0, r8
 80082e4:	4649      	mov	r1, r9
 80082e6:	f7f7 fff7 	bl	80002d8 <__aeabi_dsub>
 80082ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80082ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80082f0:	ea43 030a 	orr.w	r3, r3, sl
 80082f4:	4313      	orrs	r3, r2
 80082f6:	4680      	mov	r8, r0
 80082f8:	4689      	mov	r9, r1
 80082fa:	d055      	beq.n	80083a8 <_strtod_l+0xba0>
 80082fc:	a336      	add	r3, pc, #216	; (adr r3, 80083d8 <_strtod_l+0xbd0>)
 80082fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008302:	f7f8 fc13 	bl	8000b2c <__aeabi_dcmplt>
 8008306:	2800      	cmp	r0, #0
 8008308:	f47f acd0 	bne.w	8007cac <_strtod_l+0x4a4>
 800830c:	a334      	add	r3, pc, #208	; (adr r3, 80083e0 <_strtod_l+0xbd8>)
 800830e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008312:	4640      	mov	r0, r8
 8008314:	4649      	mov	r1, r9
 8008316:	f7f8 fc27 	bl	8000b68 <__aeabi_dcmpgt>
 800831a:	2800      	cmp	r0, #0
 800831c:	f43f af7b 	beq.w	8008216 <_strtod_l+0xa0e>
 8008320:	e4c4      	b.n	8007cac <_strtod_l+0x4a4>
 8008322:	9b04      	ldr	r3, [sp, #16]
 8008324:	b333      	cbz	r3, 8008374 <_strtod_l+0xb6c>
 8008326:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008328:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800832c:	d822      	bhi.n	8008374 <_strtod_l+0xb6c>
 800832e:	a32e      	add	r3, pc, #184	; (adr r3, 80083e8 <_strtod_l+0xbe0>)
 8008330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008334:	4640      	mov	r0, r8
 8008336:	4649      	mov	r1, r9
 8008338:	f7f8 fc02 	bl	8000b40 <__aeabi_dcmple>
 800833c:	b1a0      	cbz	r0, 8008368 <_strtod_l+0xb60>
 800833e:	4649      	mov	r1, r9
 8008340:	4640      	mov	r0, r8
 8008342:	f7f8 fc59 	bl	8000bf8 <__aeabi_d2uiz>
 8008346:	2801      	cmp	r0, #1
 8008348:	bf38      	it	cc
 800834a:	2001      	movcc	r0, #1
 800834c:	f7f8 f902 	bl	8000554 <__aeabi_ui2d>
 8008350:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008352:	4680      	mov	r8, r0
 8008354:	4689      	mov	r9, r1
 8008356:	bb23      	cbnz	r3, 80083a2 <_strtod_l+0xb9a>
 8008358:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800835c:	9010      	str	r0, [sp, #64]	; 0x40
 800835e:	9311      	str	r3, [sp, #68]	; 0x44
 8008360:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008364:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800836a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800836c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008370:	1a9b      	subs	r3, r3, r2
 8008372:	9309      	str	r3, [sp, #36]	; 0x24
 8008374:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008378:	eeb0 0a48 	vmov.f32	s0, s16
 800837c:	eef0 0a68 	vmov.f32	s1, s17
 8008380:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008384:	f001 fe4a 	bl	800a01c <__ulp>
 8008388:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800838c:	ec53 2b10 	vmov	r2, r3, d0
 8008390:	f7f8 f95a 	bl	8000648 <__aeabi_dmul>
 8008394:	ec53 2b18 	vmov	r2, r3, d8
 8008398:	f7f7 ffa0 	bl	80002dc <__adddf3>
 800839c:	4682      	mov	sl, r0
 800839e:	468b      	mov	fp, r1
 80083a0:	e78d      	b.n	80082be <_strtod_l+0xab6>
 80083a2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80083a6:	e7db      	b.n	8008360 <_strtod_l+0xb58>
 80083a8:	a311      	add	r3, pc, #68	; (adr r3, 80083f0 <_strtod_l+0xbe8>)
 80083aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ae:	f7f8 fbbd 	bl	8000b2c <__aeabi_dcmplt>
 80083b2:	e7b2      	b.n	800831a <_strtod_l+0xb12>
 80083b4:	2300      	movs	r3, #0
 80083b6:	930a      	str	r3, [sp, #40]	; 0x28
 80083b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80083ba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80083bc:	6013      	str	r3, [r2, #0]
 80083be:	f7ff ba6b 	b.w	8007898 <_strtod_l+0x90>
 80083c2:	2a65      	cmp	r2, #101	; 0x65
 80083c4:	f43f ab5f 	beq.w	8007a86 <_strtod_l+0x27e>
 80083c8:	2a45      	cmp	r2, #69	; 0x45
 80083ca:	f43f ab5c 	beq.w	8007a86 <_strtod_l+0x27e>
 80083ce:	2301      	movs	r3, #1
 80083d0:	f7ff bb94 	b.w	8007afc <_strtod_l+0x2f4>
 80083d4:	f3af 8000 	nop.w
 80083d8:	94a03595 	.word	0x94a03595
 80083dc:	3fdfffff 	.word	0x3fdfffff
 80083e0:	35afe535 	.word	0x35afe535
 80083e4:	3fe00000 	.word	0x3fe00000
 80083e8:	ffc00000 	.word	0xffc00000
 80083ec:	41dfffff 	.word	0x41dfffff
 80083f0:	94a03595 	.word	0x94a03595
 80083f4:	3fcfffff 	.word	0x3fcfffff
 80083f8:	3ff00000 	.word	0x3ff00000
 80083fc:	7ff00000 	.word	0x7ff00000
 8008400:	7fe00000 	.word	0x7fe00000
 8008404:	7c9fffff 	.word	0x7c9fffff
 8008408:	3fe00000 	.word	0x3fe00000
 800840c:	bff00000 	.word	0xbff00000
 8008410:	7fefffff 	.word	0x7fefffff

08008414 <_strtod_r>:
 8008414:	4b01      	ldr	r3, [pc, #4]	; (800841c <_strtod_r+0x8>)
 8008416:	f7ff b9f7 	b.w	8007808 <_strtod_l>
 800841a:	bf00      	nop
 800841c:	20000078 	.word	0x20000078

08008420 <_strtol_l.constprop.0>:
 8008420:	2b01      	cmp	r3, #1
 8008422:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008426:	d001      	beq.n	800842c <_strtol_l.constprop.0+0xc>
 8008428:	2b24      	cmp	r3, #36	; 0x24
 800842a:	d906      	bls.n	800843a <_strtol_l.constprop.0+0x1a>
 800842c:	f7fe faee 	bl	8006a0c <__errno>
 8008430:	2316      	movs	r3, #22
 8008432:	6003      	str	r3, [r0, #0]
 8008434:	2000      	movs	r0, #0
 8008436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800843a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008520 <_strtol_l.constprop.0+0x100>
 800843e:	460d      	mov	r5, r1
 8008440:	462e      	mov	r6, r5
 8008442:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008446:	f814 700c 	ldrb.w	r7, [r4, ip]
 800844a:	f017 0708 	ands.w	r7, r7, #8
 800844e:	d1f7      	bne.n	8008440 <_strtol_l.constprop.0+0x20>
 8008450:	2c2d      	cmp	r4, #45	; 0x2d
 8008452:	d132      	bne.n	80084ba <_strtol_l.constprop.0+0x9a>
 8008454:	782c      	ldrb	r4, [r5, #0]
 8008456:	2701      	movs	r7, #1
 8008458:	1cb5      	adds	r5, r6, #2
 800845a:	2b00      	cmp	r3, #0
 800845c:	d05b      	beq.n	8008516 <_strtol_l.constprop.0+0xf6>
 800845e:	2b10      	cmp	r3, #16
 8008460:	d109      	bne.n	8008476 <_strtol_l.constprop.0+0x56>
 8008462:	2c30      	cmp	r4, #48	; 0x30
 8008464:	d107      	bne.n	8008476 <_strtol_l.constprop.0+0x56>
 8008466:	782c      	ldrb	r4, [r5, #0]
 8008468:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800846c:	2c58      	cmp	r4, #88	; 0x58
 800846e:	d14d      	bne.n	800850c <_strtol_l.constprop.0+0xec>
 8008470:	786c      	ldrb	r4, [r5, #1]
 8008472:	2310      	movs	r3, #16
 8008474:	3502      	adds	r5, #2
 8008476:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800847a:	f108 38ff 	add.w	r8, r8, #4294967295
 800847e:	f04f 0c00 	mov.w	ip, #0
 8008482:	fbb8 f9f3 	udiv	r9, r8, r3
 8008486:	4666      	mov	r6, ip
 8008488:	fb03 8a19 	mls	sl, r3, r9, r8
 800848c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008490:	f1be 0f09 	cmp.w	lr, #9
 8008494:	d816      	bhi.n	80084c4 <_strtol_l.constprop.0+0xa4>
 8008496:	4674      	mov	r4, lr
 8008498:	42a3      	cmp	r3, r4
 800849a:	dd24      	ble.n	80084e6 <_strtol_l.constprop.0+0xc6>
 800849c:	f1bc 0f00 	cmp.w	ip, #0
 80084a0:	db1e      	blt.n	80084e0 <_strtol_l.constprop.0+0xc0>
 80084a2:	45b1      	cmp	r9, r6
 80084a4:	d31c      	bcc.n	80084e0 <_strtol_l.constprop.0+0xc0>
 80084a6:	d101      	bne.n	80084ac <_strtol_l.constprop.0+0x8c>
 80084a8:	45a2      	cmp	sl, r4
 80084aa:	db19      	blt.n	80084e0 <_strtol_l.constprop.0+0xc0>
 80084ac:	fb06 4603 	mla	r6, r6, r3, r4
 80084b0:	f04f 0c01 	mov.w	ip, #1
 80084b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80084b8:	e7e8      	b.n	800848c <_strtol_l.constprop.0+0x6c>
 80084ba:	2c2b      	cmp	r4, #43	; 0x2b
 80084bc:	bf04      	itt	eq
 80084be:	782c      	ldrbeq	r4, [r5, #0]
 80084c0:	1cb5      	addeq	r5, r6, #2
 80084c2:	e7ca      	b.n	800845a <_strtol_l.constprop.0+0x3a>
 80084c4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80084c8:	f1be 0f19 	cmp.w	lr, #25
 80084cc:	d801      	bhi.n	80084d2 <_strtol_l.constprop.0+0xb2>
 80084ce:	3c37      	subs	r4, #55	; 0x37
 80084d0:	e7e2      	b.n	8008498 <_strtol_l.constprop.0+0x78>
 80084d2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80084d6:	f1be 0f19 	cmp.w	lr, #25
 80084da:	d804      	bhi.n	80084e6 <_strtol_l.constprop.0+0xc6>
 80084dc:	3c57      	subs	r4, #87	; 0x57
 80084de:	e7db      	b.n	8008498 <_strtol_l.constprop.0+0x78>
 80084e0:	f04f 3cff 	mov.w	ip, #4294967295
 80084e4:	e7e6      	b.n	80084b4 <_strtol_l.constprop.0+0x94>
 80084e6:	f1bc 0f00 	cmp.w	ip, #0
 80084ea:	da05      	bge.n	80084f8 <_strtol_l.constprop.0+0xd8>
 80084ec:	2322      	movs	r3, #34	; 0x22
 80084ee:	6003      	str	r3, [r0, #0]
 80084f0:	4646      	mov	r6, r8
 80084f2:	b942      	cbnz	r2, 8008506 <_strtol_l.constprop.0+0xe6>
 80084f4:	4630      	mov	r0, r6
 80084f6:	e79e      	b.n	8008436 <_strtol_l.constprop.0+0x16>
 80084f8:	b107      	cbz	r7, 80084fc <_strtol_l.constprop.0+0xdc>
 80084fa:	4276      	negs	r6, r6
 80084fc:	2a00      	cmp	r2, #0
 80084fe:	d0f9      	beq.n	80084f4 <_strtol_l.constprop.0+0xd4>
 8008500:	f1bc 0f00 	cmp.w	ip, #0
 8008504:	d000      	beq.n	8008508 <_strtol_l.constprop.0+0xe8>
 8008506:	1e69      	subs	r1, r5, #1
 8008508:	6011      	str	r1, [r2, #0]
 800850a:	e7f3      	b.n	80084f4 <_strtol_l.constprop.0+0xd4>
 800850c:	2430      	movs	r4, #48	; 0x30
 800850e:	2b00      	cmp	r3, #0
 8008510:	d1b1      	bne.n	8008476 <_strtol_l.constprop.0+0x56>
 8008512:	2308      	movs	r3, #8
 8008514:	e7af      	b.n	8008476 <_strtol_l.constprop.0+0x56>
 8008516:	2c30      	cmp	r4, #48	; 0x30
 8008518:	d0a5      	beq.n	8008466 <_strtol_l.constprop.0+0x46>
 800851a:	230a      	movs	r3, #10
 800851c:	e7ab      	b.n	8008476 <_strtol_l.constprop.0+0x56>
 800851e:	bf00      	nop
 8008520:	0800b8a9 	.word	0x0800b8a9

08008524 <_strtol_r>:
 8008524:	f7ff bf7c 	b.w	8008420 <_strtol_l.constprop.0>

08008528 <quorem>:
 8008528:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800852c:	6903      	ldr	r3, [r0, #16]
 800852e:	690c      	ldr	r4, [r1, #16]
 8008530:	42a3      	cmp	r3, r4
 8008532:	4607      	mov	r7, r0
 8008534:	f2c0 8081 	blt.w	800863a <quorem+0x112>
 8008538:	3c01      	subs	r4, #1
 800853a:	f101 0814 	add.w	r8, r1, #20
 800853e:	f100 0514 	add.w	r5, r0, #20
 8008542:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008546:	9301      	str	r3, [sp, #4]
 8008548:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800854c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008550:	3301      	adds	r3, #1
 8008552:	429a      	cmp	r2, r3
 8008554:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008558:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800855c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008560:	d331      	bcc.n	80085c6 <quorem+0x9e>
 8008562:	f04f 0e00 	mov.w	lr, #0
 8008566:	4640      	mov	r0, r8
 8008568:	46ac      	mov	ip, r5
 800856a:	46f2      	mov	sl, lr
 800856c:	f850 2b04 	ldr.w	r2, [r0], #4
 8008570:	b293      	uxth	r3, r2
 8008572:	fb06 e303 	mla	r3, r6, r3, lr
 8008576:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800857a:	b29b      	uxth	r3, r3
 800857c:	ebaa 0303 	sub.w	r3, sl, r3
 8008580:	f8dc a000 	ldr.w	sl, [ip]
 8008584:	0c12      	lsrs	r2, r2, #16
 8008586:	fa13 f38a 	uxtah	r3, r3, sl
 800858a:	fb06 e202 	mla	r2, r6, r2, lr
 800858e:	9300      	str	r3, [sp, #0]
 8008590:	9b00      	ldr	r3, [sp, #0]
 8008592:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008596:	b292      	uxth	r2, r2
 8008598:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800859c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80085a0:	f8bd 3000 	ldrh.w	r3, [sp]
 80085a4:	4581      	cmp	r9, r0
 80085a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085aa:	f84c 3b04 	str.w	r3, [ip], #4
 80085ae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80085b2:	d2db      	bcs.n	800856c <quorem+0x44>
 80085b4:	f855 300b 	ldr.w	r3, [r5, fp]
 80085b8:	b92b      	cbnz	r3, 80085c6 <quorem+0x9e>
 80085ba:	9b01      	ldr	r3, [sp, #4]
 80085bc:	3b04      	subs	r3, #4
 80085be:	429d      	cmp	r5, r3
 80085c0:	461a      	mov	r2, r3
 80085c2:	d32e      	bcc.n	8008622 <quorem+0xfa>
 80085c4:	613c      	str	r4, [r7, #16]
 80085c6:	4638      	mov	r0, r7
 80085c8:	f001 fc82 	bl	8009ed0 <__mcmp>
 80085cc:	2800      	cmp	r0, #0
 80085ce:	db24      	blt.n	800861a <quorem+0xf2>
 80085d0:	3601      	adds	r6, #1
 80085d2:	4628      	mov	r0, r5
 80085d4:	f04f 0c00 	mov.w	ip, #0
 80085d8:	f858 2b04 	ldr.w	r2, [r8], #4
 80085dc:	f8d0 e000 	ldr.w	lr, [r0]
 80085e0:	b293      	uxth	r3, r2
 80085e2:	ebac 0303 	sub.w	r3, ip, r3
 80085e6:	0c12      	lsrs	r2, r2, #16
 80085e8:	fa13 f38e 	uxtah	r3, r3, lr
 80085ec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80085f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80085f4:	b29b      	uxth	r3, r3
 80085f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085fa:	45c1      	cmp	r9, r8
 80085fc:	f840 3b04 	str.w	r3, [r0], #4
 8008600:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008604:	d2e8      	bcs.n	80085d8 <quorem+0xb0>
 8008606:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800860a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800860e:	b922      	cbnz	r2, 800861a <quorem+0xf2>
 8008610:	3b04      	subs	r3, #4
 8008612:	429d      	cmp	r5, r3
 8008614:	461a      	mov	r2, r3
 8008616:	d30a      	bcc.n	800862e <quorem+0x106>
 8008618:	613c      	str	r4, [r7, #16]
 800861a:	4630      	mov	r0, r6
 800861c:	b003      	add	sp, #12
 800861e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008622:	6812      	ldr	r2, [r2, #0]
 8008624:	3b04      	subs	r3, #4
 8008626:	2a00      	cmp	r2, #0
 8008628:	d1cc      	bne.n	80085c4 <quorem+0x9c>
 800862a:	3c01      	subs	r4, #1
 800862c:	e7c7      	b.n	80085be <quorem+0x96>
 800862e:	6812      	ldr	r2, [r2, #0]
 8008630:	3b04      	subs	r3, #4
 8008632:	2a00      	cmp	r2, #0
 8008634:	d1f0      	bne.n	8008618 <quorem+0xf0>
 8008636:	3c01      	subs	r4, #1
 8008638:	e7eb      	b.n	8008612 <quorem+0xea>
 800863a:	2000      	movs	r0, #0
 800863c:	e7ee      	b.n	800861c <quorem+0xf4>
	...

08008640 <_dtoa_r>:
 8008640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008644:	ed2d 8b04 	vpush	{d8-d9}
 8008648:	ec57 6b10 	vmov	r6, r7, d0
 800864c:	b093      	sub	sp, #76	; 0x4c
 800864e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008650:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008654:	9106      	str	r1, [sp, #24]
 8008656:	ee10 aa10 	vmov	sl, s0
 800865a:	4604      	mov	r4, r0
 800865c:	9209      	str	r2, [sp, #36]	; 0x24
 800865e:	930c      	str	r3, [sp, #48]	; 0x30
 8008660:	46bb      	mov	fp, r7
 8008662:	b975      	cbnz	r5, 8008682 <_dtoa_r+0x42>
 8008664:	2010      	movs	r0, #16
 8008666:	f001 f94d 	bl	8009904 <malloc>
 800866a:	4602      	mov	r2, r0
 800866c:	6260      	str	r0, [r4, #36]	; 0x24
 800866e:	b920      	cbnz	r0, 800867a <_dtoa_r+0x3a>
 8008670:	4ba7      	ldr	r3, [pc, #668]	; (8008910 <_dtoa_r+0x2d0>)
 8008672:	21ea      	movs	r1, #234	; 0xea
 8008674:	48a7      	ldr	r0, [pc, #668]	; (8008914 <_dtoa_r+0x2d4>)
 8008676:	f002 f8ad 	bl	800a7d4 <__assert_func>
 800867a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800867e:	6005      	str	r5, [r0, #0]
 8008680:	60c5      	str	r5, [r0, #12]
 8008682:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008684:	6819      	ldr	r1, [r3, #0]
 8008686:	b151      	cbz	r1, 800869e <_dtoa_r+0x5e>
 8008688:	685a      	ldr	r2, [r3, #4]
 800868a:	604a      	str	r2, [r1, #4]
 800868c:	2301      	movs	r3, #1
 800868e:	4093      	lsls	r3, r2
 8008690:	608b      	str	r3, [r1, #8]
 8008692:	4620      	mov	r0, r4
 8008694:	f001 f990 	bl	80099b8 <_Bfree>
 8008698:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800869a:	2200      	movs	r2, #0
 800869c:	601a      	str	r2, [r3, #0]
 800869e:	1e3b      	subs	r3, r7, #0
 80086a0:	bfaa      	itet	ge
 80086a2:	2300      	movge	r3, #0
 80086a4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80086a8:	f8c8 3000 	strge.w	r3, [r8]
 80086ac:	4b9a      	ldr	r3, [pc, #616]	; (8008918 <_dtoa_r+0x2d8>)
 80086ae:	bfbc      	itt	lt
 80086b0:	2201      	movlt	r2, #1
 80086b2:	f8c8 2000 	strlt.w	r2, [r8]
 80086b6:	ea33 030b 	bics.w	r3, r3, fp
 80086ba:	d11b      	bne.n	80086f4 <_dtoa_r+0xb4>
 80086bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80086be:	f242 730f 	movw	r3, #9999	; 0x270f
 80086c2:	6013      	str	r3, [r2, #0]
 80086c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80086c8:	4333      	orrs	r3, r6
 80086ca:	f000 8592 	beq.w	80091f2 <_dtoa_r+0xbb2>
 80086ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086d0:	b963      	cbnz	r3, 80086ec <_dtoa_r+0xac>
 80086d2:	4b92      	ldr	r3, [pc, #584]	; (800891c <_dtoa_r+0x2dc>)
 80086d4:	e022      	b.n	800871c <_dtoa_r+0xdc>
 80086d6:	4b92      	ldr	r3, [pc, #584]	; (8008920 <_dtoa_r+0x2e0>)
 80086d8:	9301      	str	r3, [sp, #4]
 80086da:	3308      	adds	r3, #8
 80086dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80086de:	6013      	str	r3, [r2, #0]
 80086e0:	9801      	ldr	r0, [sp, #4]
 80086e2:	b013      	add	sp, #76	; 0x4c
 80086e4:	ecbd 8b04 	vpop	{d8-d9}
 80086e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086ec:	4b8b      	ldr	r3, [pc, #556]	; (800891c <_dtoa_r+0x2dc>)
 80086ee:	9301      	str	r3, [sp, #4]
 80086f0:	3303      	adds	r3, #3
 80086f2:	e7f3      	b.n	80086dc <_dtoa_r+0x9c>
 80086f4:	2200      	movs	r2, #0
 80086f6:	2300      	movs	r3, #0
 80086f8:	4650      	mov	r0, sl
 80086fa:	4659      	mov	r1, fp
 80086fc:	f7f8 fa0c 	bl	8000b18 <__aeabi_dcmpeq>
 8008700:	ec4b ab19 	vmov	d9, sl, fp
 8008704:	4680      	mov	r8, r0
 8008706:	b158      	cbz	r0, 8008720 <_dtoa_r+0xe0>
 8008708:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800870a:	2301      	movs	r3, #1
 800870c:	6013      	str	r3, [r2, #0]
 800870e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008710:	2b00      	cmp	r3, #0
 8008712:	f000 856b 	beq.w	80091ec <_dtoa_r+0xbac>
 8008716:	4883      	ldr	r0, [pc, #524]	; (8008924 <_dtoa_r+0x2e4>)
 8008718:	6018      	str	r0, [r3, #0]
 800871a:	1e43      	subs	r3, r0, #1
 800871c:	9301      	str	r3, [sp, #4]
 800871e:	e7df      	b.n	80086e0 <_dtoa_r+0xa0>
 8008720:	ec4b ab10 	vmov	d0, sl, fp
 8008724:	aa10      	add	r2, sp, #64	; 0x40
 8008726:	a911      	add	r1, sp, #68	; 0x44
 8008728:	4620      	mov	r0, r4
 800872a:	f001 fcf3 	bl	800a114 <__d2b>
 800872e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008732:	ee08 0a10 	vmov	s16, r0
 8008736:	2d00      	cmp	r5, #0
 8008738:	f000 8084 	beq.w	8008844 <_dtoa_r+0x204>
 800873c:	ee19 3a90 	vmov	r3, s19
 8008740:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008744:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008748:	4656      	mov	r6, sl
 800874a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800874e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008752:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008756:	4b74      	ldr	r3, [pc, #464]	; (8008928 <_dtoa_r+0x2e8>)
 8008758:	2200      	movs	r2, #0
 800875a:	4630      	mov	r0, r6
 800875c:	4639      	mov	r1, r7
 800875e:	f7f7 fdbb 	bl	80002d8 <__aeabi_dsub>
 8008762:	a365      	add	r3, pc, #404	; (adr r3, 80088f8 <_dtoa_r+0x2b8>)
 8008764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008768:	f7f7 ff6e 	bl	8000648 <__aeabi_dmul>
 800876c:	a364      	add	r3, pc, #400	; (adr r3, 8008900 <_dtoa_r+0x2c0>)
 800876e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008772:	f7f7 fdb3 	bl	80002dc <__adddf3>
 8008776:	4606      	mov	r6, r0
 8008778:	4628      	mov	r0, r5
 800877a:	460f      	mov	r7, r1
 800877c:	f7f7 fefa 	bl	8000574 <__aeabi_i2d>
 8008780:	a361      	add	r3, pc, #388	; (adr r3, 8008908 <_dtoa_r+0x2c8>)
 8008782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008786:	f7f7 ff5f 	bl	8000648 <__aeabi_dmul>
 800878a:	4602      	mov	r2, r0
 800878c:	460b      	mov	r3, r1
 800878e:	4630      	mov	r0, r6
 8008790:	4639      	mov	r1, r7
 8008792:	f7f7 fda3 	bl	80002dc <__adddf3>
 8008796:	4606      	mov	r6, r0
 8008798:	460f      	mov	r7, r1
 800879a:	f7f8 fa05 	bl	8000ba8 <__aeabi_d2iz>
 800879e:	2200      	movs	r2, #0
 80087a0:	9000      	str	r0, [sp, #0]
 80087a2:	2300      	movs	r3, #0
 80087a4:	4630      	mov	r0, r6
 80087a6:	4639      	mov	r1, r7
 80087a8:	f7f8 f9c0 	bl	8000b2c <__aeabi_dcmplt>
 80087ac:	b150      	cbz	r0, 80087c4 <_dtoa_r+0x184>
 80087ae:	9800      	ldr	r0, [sp, #0]
 80087b0:	f7f7 fee0 	bl	8000574 <__aeabi_i2d>
 80087b4:	4632      	mov	r2, r6
 80087b6:	463b      	mov	r3, r7
 80087b8:	f7f8 f9ae 	bl	8000b18 <__aeabi_dcmpeq>
 80087bc:	b910      	cbnz	r0, 80087c4 <_dtoa_r+0x184>
 80087be:	9b00      	ldr	r3, [sp, #0]
 80087c0:	3b01      	subs	r3, #1
 80087c2:	9300      	str	r3, [sp, #0]
 80087c4:	9b00      	ldr	r3, [sp, #0]
 80087c6:	2b16      	cmp	r3, #22
 80087c8:	d85a      	bhi.n	8008880 <_dtoa_r+0x240>
 80087ca:	9a00      	ldr	r2, [sp, #0]
 80087cc:	4b57      	ldr	r3, [pc, #348]	; (800892c <_dtoa_r+0x2ec>)
 80087ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087d6:	ec51 0b19 	vmov	r0, r1, d9
 80087da:	f7f8 f9a7 	bl	8000b2c <__aeabi_dcmplt>
 80087de:	2800      	cmp	r0, #0
 80087e0:	d050      	beq.n	8008884 <_dtoa_r+0x244>
 80087e2:	9b00      	ldr	r3, [sp, #0]
 80087e4:	3b01      	subs	r3, #1
 80087e6:	9300      	str	r3, [sp, #0]
 80087e8:	2300      	movs	r3, #0
 80087ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80087ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80087ee:	1b5d      	subs	r5, r3, r5
 80087f0:	1e6b      	subs	r3, r5, #1
 80087f2:	9305      	str	r3, [sp, #20]
 80087f4:	bf45      	ittet	mi
 80087f6:	f1c5 0301 	rsbmi	r3, r5, #1
 80087fa:	9304      	strmi	r3, [sp, #16]
 80087fc:	2300      	movpl	r3, #0
 80087fe:	2300      	movmi	r3, #0
 8008800:	bf4c      	ite	mi
 8008802:	9305      	strmi	r3, [sp, #20]
 8008804:	9304      	strpl	r3, [sp, #16]
 8008806:	9b00      	ldr	r3, [sp, #0]
 8008808:	2b00      	cmp	r3, #0
 800880a:	db3d      	blt.n	8008888 <_dtoa_r+0x248>
 800880c:	9b05      	ldr	r3, [sp, #20]
 800880e:	9a00      	ldr	r2, [sp, #0]
 8008810:	920a      	str	r2, [sp, #40]	; 0x28
 8008812:	4413      	add	r3, r2
 8008814:	9305      	str	r3, [sp, #20]
 8008816:	2300      	movs	r3, #0
 8008818:	9307      	str	r3, [sp, #28]
 800881a:	9b06      	ldr	r3, [sp, #24]
 800881c:	2b09      	cmp	r3, #9
 800881e:	f200 8089 	bhi.w	8008934 <_dtoa_r+0x2f4>
 8008822:	2b05      	cmp	r3, #5
 8008824:	bfc4      	itt	gt
 8008826:	3b04      	subgt	r3, #4
 8008828:	9306      	strgt	r3, [sp, #24]
 800882a:	9b06      	ldr	r3, [sp, #24]
 800882c:	f1a3 0302 	sub.w	r3, r3, #2
 8008830:	bfcc      	ite	gt
 8008832:	2500      	movgt	r5, #0
 8008834:	2501      	movle	r5, #1
 8008836:	2b03      	cmp	r3, #3
 8008838:	f200 8087 	bhi.w	800894a <_dtoa_r+0x30a>
 800883c:	e8df f003 	tbb	[pc, r3]
 8008840:	59383a2d 	.word	0x59383a2d
 8008844:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008848:	441d      	add	r5, r3
 800884a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800884e:	2b20      	cmp	r3, #32
 8008850:	bfc1      	itttt	gt
 8008852:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008856:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800885a:	fa0b f303 	lslgt.w	r3, fp, r3
 800885e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008862:	bfda      	itte	le
 8008864:	f1c3 0320 	rsble	r3, r3, #32
 8008868:	fa06 f003 	lslle.w	r0, r6, r3
 800886c:	4318      	orrgt	r0, r3
 800886e:	f7f7 fe71 	bl	8000554 <__aeabi_ui2d>
 8008872:	2301      	movs	r3, #1
 8008874:	4606      	mov	r6, r0
 8008876:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800887a:	3d01      	subs	r5, #1
 800887c:	930e      	str	r3, [sp, #56]	; 0x38
 800887e:	e76a      	b.n	8008756 <_dtoa_r+0x116>
 8008880:	2301      	movs	r3, #1
 8008882:	e7b2      	b.n	80087ea <_dtoa_r+0x1aa>
 8008884:	900b      	str	r0, [sp, #44]	; 0x2c
 8008886:	e7b1      	b.n	80087ec <_dtoa_r+0x1ac>
 8008888:	9b04      	ldr	r3, [sp, #16]
 800888a:	9a00      	ldr	r2, [sp, #0]
 800888c:	1a9b      	subs	r3, r3, r2
 800888e:	9304      	str	r3, [sp, #16]
 8008890:	4253      	negs	r3, r2
 8008892:	9307      	str	r3, [sp, #28]
 8008894:	2300      	movs	r3, #0
 8008896:	930a      	str	r3, [sp, #40]	; 0x28
 8008898:	e7bf      	b.n	800881a <_dtoa_r+0x1da>
 800889a:	2300      	movs	r3, #0
 800889c:	9308      	str	r3, [sp, #32]
 800889e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	dc55      	bgt.n	8008950 <_dtoa_r+0x310>
 80088a4:	2301      	movs	r3, #1
 80088a6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80088aa:	461a      	mov	r2, r3
 80088ac:	9209      	str	r2, [sp, #36]	; 0x24
 80088ae:	e00c      	b.n	80088ca <_dtoa_r+0x28a>
 80088b0:	2301      	movs	r3, #1
 80088b2:	e7f3      	b.n	800889c <_dtoa_r+0x25c>
 80088b4:	2300      	movs	r3, #0
 80088b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088b8:	9308      	str	r3, [sp, #32]
 80088ba:	9b00      	ldr	r3, [sp, #0]
 80088bc:	4413      	add	r3, r2
 80088be:	9302      	str	r3, [sp, #8]
 80088c0:	3301      	adds	r3, #1
 80088c2:	2b01      	cmp	r3, #1
 80088c4:	9303      	str	r3, [sp, #12]
 80088c6:	bfb8      	it	lt
 80088c8:	2301      	movlt	r3, #1
 80088ca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80088cc:	2200      	movs	r2, #0
 80088ce:	6042      	str	r2, [r0, #4]
 80088d0:	2204      	movs	r2, #4
 80088d2:	f102 0614 	add.w	r6, r2, #20
 80088d6:	429e      	cmp	r6, r3
 80088d8:	6841      	ldr	r1, [r0, #4]
 80088da:	d93d      	bls.n	8008958 <_dtoa_r+0x318>
 80088dc:	4620      	mov	r0, r4
 80088de:	f001 f82b 	bl	8009938 <_Balloc>
 80088e2:	9001      	str	r0, [sp, #4]
 80088e4:	2800      	cmp	r0, #0
 80088e6:	d13b      	bne.n	8008960 <_dtoa_r+0x320>
 80088e8:	4b11      	ldr	r3, [pc, #68]	; (8008930 <_dtoa_r+0x2f0>)
 80088ea:	4602      	mov	r2, r0
 80088ec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80088f0:	e6c0      	b.n	8008674 <_dtoa_r+0x34>
 80088f2:	2301      	movs	r3, #1
 80088f4:	e7df      	b.n	80088b6 <_dtoa_r+0x276>
 80088f6:	bf00      	nop
 80088f8:	636f4361 	.word	0x636f4361
 80088fc:	3fd287a7 	.word	0x3fd287a7
 8008900:	8b60c8b3 	.word	0x8b60c8b3
 8008904:	3fc68a28 	.word	0x3fc68a28
 8008908:	509f79fb 	.word	0x509f79fb
 800890c:	3fd34413 	.word	0x3fd34413
 8008910:	0800b9b6 	.word	0x0800b9b6
 8008914:	0800b9cd 	.word	0x0800b9cd
 8008918:	7ff00000 	.word	0x7ff00000
 800891c:	0800b9b2 	.word	0x0800b9b2
 8008920:	0800b9a9 	.word	0x0800b9a9
 8008924:	0800b82d 	.word	0x0800b82d
 8008928:	3ff80000 	.word	0x3ff80000
 800892c:	0800bb38 	.word	0x0800bb38
 8008930:	0800ba28 	.word	0x0800ba28
 8008934:	2501      	movs	r5, #1
 8008936:	2300      	movs	r3, #0
 8008938:	9306      	str	r3, [sp, #24]
 800893a:	9508      	str	r5, [sp, #32]
 800893c:	f04f 33ff 	mov.w	r3, #4294967295
 8008940:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008944:	2200      	movs	r2, #0
 8008946:	2312      	movs	r3, #18
 8008948:	e7b0      	b.n	80088ac <_dtoa_r+0x26c>
 800894a:	2301      	movs	r3, #1
 800894c:	9308      	str	r3, [sp, #32]
 800894e:	e7f5      	b.n	800893c <_dtoa_r+0x2fc>
 8008950:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008952:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008956:	e7b8      	b.n	80088ca <_dtoa_r+0x28a>
 8008958:	3101      	adds	r1, #1
 800895a:	6041      	str	r1, [r0, #4]
 800895c:	0052      	lsls	r2, r2, #1
 800895e:	e7b8      	b.n	80088d2 <_dtoa_r+0x292>
 8008960:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008962:	9a01      	ldr	r2, [sp, #4]
 8008964:	601a      	str	r2, [r3, #0]
 8008966:	9b03      	ldr	r3, [sp, #12]
 8008968:	2b0e      	cmp	r3, #14
 800896a:	f200 809d 	bhi.w	8008aa8 <_dtoa_r+0x468>
 800896e:	2d00      	cmp	r5, #0
 8008970:	f000 809a 	beq.w	8008aa8 <_dtoa_r+0x468>
 8008974:	9b00      	ldr	r3, [sp, #0]
 8008976:	2b00      	cmp	r3, #0
 8008978:	dd32      	ble.n	80089e0 <_dtoa_r+0x3a0>
 800897a:	4ab7      	ldr	r2, [pc, #732]	; (8008c58 <_dtoa_r+0x618>)
 800897c:	f003 030f 	and.w	r3, r3, #15
 8008980:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008984:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008988:	9b00      	ldr	r3, [sp, #0]
 800898a:	05d8      	lsls	r0, r3, #23
 800898c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008990:	d516      	bpl.n	80089c0 <_dtoa_r+0x380>
 8008992:	4bb2      	ldr	r3, [pc, #712]	; (8008c5c <_dtoa_r+0x61c>)
 8008994:	ec51 0b19 	vmov	r0, r1, d9
 8008998:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800899c:	f7f7 ff7e 	bl	800089c <__aeabi_ddiv>
 80089a0:	f007 070f 	and.w	r7, r7, #15
 80089a4:	4682      	mov	sl, r0
 80089a6:	468b      	mov	fp, r1
 80089a8:	2503      	movs	r5, #3
 80089aa:	4eac      	ldr	r6, [pc, #688]	; (8008c5c <_dtoa_r+0x61c>)
 80089ac:	b957      	cbnz	r7, 80089c4 <_dtoa_r+0x384>
 80089ae:	4642      	mov	r2, r8
 80089b0:	464b      	mov	r3, r9
 80089b2:	4650      	mov	r0, sl
 80089b4:	4659      	mov	r1, fp
 80089b6:	f7f7 ff71 	bl	800089c <__aeabi_ddiv>
 80089ba:	4682      	mov	sl, r0
 80089bc:	468b      	mov	fp, r1
 80089be:	e028      	b.n	8008a12 <_dtoa_r+0x3d2>
 80089c0:	2502      	movs	r5, #2
 80089c2:	e7f2      	b.n	80089aa <_dtoa_r+0x36a>
 80089c4:	07f9      	lsls	r1, r7, #31
 80089c6:	d508      	bpl.n	80089da <_dtoa_r+0x39a>
 80089c8:	4640      	mov	r0, r8
 80089ca:	4649      	mov	r1, r9
 80089cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80089d0:	f7f7 fe3a 	bl	8000648 <__aeabi_dmul>
 80089d4:	3501      	adds	r5, #1
 80089d6:	4680      	mov	r8, r0
 80089d8:	4689      	mov	r9, r1
 80089da:	107f      	asrs	r7, r7, #1
 80089dc:	3608      	adds	r6, #8
 80089de:	e7e5      	b.n	80089ac <_dtoa_r+0x36c>
 80089e0:	f000 809b 	beq.w	8008b1a <_dtoa_r+0x4da>
 80089e4:	9b00      	ldr	r3, [sp, #0]
 80089e6:	4f9d      	ldr	r7, [pc, #628]	; (8008c5c <_dtoa_r+0x61c>)
 80089e8:	425e      	negs	r6, r3
 80089ea:	4b9b      	ldr	r3, [pc, #620]	; (8008c58 <_dtoa_r+0x618>)
 80089ec:	f006 020f 	and.w	r2, r6, #15
 80089f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089f8:	ec51 0b19 	vmov	r0, r1, d9
 80089fc:	f7f7 fe24 	bl	8000648 <__aeabi_dmul>
 8008a00:	1136      	asrs	r6, r6, #4
 8008a02:	4682      	mov	sl, r0
 8008a04:	468b      	mov	fp, r1
 8008a06:	2300      	movs	r3, #0
 8008a08:	2502      	movs	r5, #2
 8008a0a:	2e00      	cmp	r6, #0
 8008a0c:	d17a      	bne.n	8008b04 <_dtoa_r+0x4c4>
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d1d3      	bne.n	80089ba <_dtoa_r+0x37a>
 8008a12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	f000 8082 	beq.w	8008b1e <_dtoa_r+0x4de>
 8008a1a:	4b91      	ldr	r3, [pc, #580]	; (8008c60 <_dtoa_r+0x620>)
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	4650      	mov	r0, sl
 8008a20:	4659      	mov	r1, fp
 8008a22:	f7f8 f883 	bl	8000b2c <__aeabi_dcmplt>
 8008a26:	2800      	cmp	r0, #0
 8008a28:	d079      	beq.n	8008b1e <_dtoa_r+0x4de>
 8008a2a:	9b03      	ldr	r3, [sp, #12]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d076      	beq.n	8008b1e <_dtoa_r+0x4de>
 8008a30:	9b02      	ldr	r3, [sp, #8]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	dd36      	ble.n	8008aa4 <_dtoa_r+0x464>
 8008a36:	9b00      	ldr	r3, [sp, #0]
 8008a38:	4650      	mov	r0, sl
 8008a3a:	4659      	mov	r1, fp
 8008a3c:	1e5f      	subs	r7, r3, #1
 8008a3e:	2200      	movs	r2, #0
 8008a40:	4b88      	ldr	r3, [pc, #544]	; (8008c64 <_dtoa_r+0x624>)
 8008a42:	f7f7 fe01 	bl	8000648 <__aeabi_dmul>
 8008a46:	9e02      	ldr	r6, [sp, #8]
 8008a48:	4682      	mov	sl, r0
 8008a4a:	468b      	mov	fp, r1
 8008a4c:	3501      	adds	r5, #1
 8008a4e:	4628      	mov	r0, r5
 8008a50:	f7f7 fd90 	bl	8000574 <__aeabi_i2d>
 8008a54:	4652      	mov	r2, sl
 8008a56:	465b      	mov	r3, fp
 8008a58:	f7f7 fdf6 	bl	8000648 <__aeabi_dmul>
 8008a5c:	4b82      	ldr	r3, [pc, #520]	; (8008c68 <_dtoa_r+0x628>)
 8008a5e:	2200      	movs	r2, #0
 8008a60:	f7f7 fc3c 	bl	80002dc <__adddf3>
 8008a64:	46d0      	mov	r8, sl
 8008a66:	46d9      	mov	r9, fp
 8008a68:	4682      	mov	sl, r0
 8008a6a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008a6e:	2e00      	cmp	r6, #0
 8008a70:	d158      	bne.n	8008b24 <_dtoa_r+0x4e4>
 8008a72:	4b7e      	ldr	r3, [pc, #504]	; (8008c6c <_dtoa_r+0x62c>)
 8008a74:	2200      	movs	r2, #0
 8008a76:	4640      	mov	r0, r8
 8008a78:	4649      	mov	r1, r9
 8008a7a:	f7f7 fc2d 	bl	80002d8 <__aeabi_dsub>
 8008a7e:	4652      	mov	r2, sl
 8008a80:	465b      	mov	r3, fp
 8008a82:	4680      	mov	r8, r0
 8008a84:	4689      	mov	r9, r1
 8008a86:	f7f8 f86f 	bl	8000b68 <__aeabi_dcmpgt>
 8008a8a:	2800      	cmp	r0, #0
 8008a8c:	f040 8295 	bne.w	8008fba <_dtoa_r+0x97a>
 8008a90:	4652      	mov	r2, sl
 8008a92:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008a96:	4640      	mov	r0, r8
 8008a98:	4649      	mov	r1, r9
 8008a9a:	f7f8 f847 	bl	8000b2c <__aeabi_dcmplt>
 8008a9e:	2800      	cmp	r0, #0
 8008aa0:	f040 8289 	bne.w	8008fb6 <_dtoa_r+0x976>
 8008aa4:	ec5b ab19 	vmov	sl, fp, d9
 8008aa8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	f2c0 8148 	blt.w	8008d40 <_dtoa_r+0x700>
 8008ab0:	9a00      	ldr	r2, [sp, #0]
 8008ab2:	2a0e      	cmp	r2, #14
 8008ab4:	f300 8144 	bgt.w	8008d40 <_dtoa_r+0x700>
 8008ab8:	4b67      	ldr	r3, [pc, #412]	; (8008c58 <_dtoa_r+0x618>)
 8008aba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008abe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008ac2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	f280 80d5 	bge.w	8008c74 <_dtoa_r+0x634>
 8008aca:	9b03      	ldr	r3, [sp, #12]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	f300 80d1 	bgt.w	8008c74 <_dtoa_r+0x634>
 8008ad2:	f040 826f 	bne.w	8008fb4 <_dtoa_r+0x974>
 8008ad6:	4b65      	ldr	r3, [pc, #404]	; (8008c6c <_dtoa_r+0x62c>)
 8008ad8:	2200      	movs	r2, #0
 8008ada:	4640      	mov	r0, r8
 8008adc:	4649      	mov	r1, r9
 8008ade:	f7f7 fdb3 	bl	8000648 <__aeabi_dmul>
 8008ae2:	4652      	mov	r2, sl
 8008ae4:	465b      	mov	r3, fp
 8008ae6:	f7f8 f835 	bl	8000b54 <__aeabi_dcmpge>
 8008aea:	9e03      	ldr	r6, [sp, #12]
 8008aec:	4637      	mov	r7, r6
 8008aee:	2800      	cmp	r0, #0
 8008af0:	f040 8245 	bne.w	8008f7e <_dtoa_r+0x93e>
 8008af4:	9d01      	ldr	r5, [sp, #4]
 8008af6:	2331      	movs	r3, #49	; 0x31
 8008af8:	f805 3b01 	strb.w	r3, [r5], #1
 8008afc:	9b00      	ldr	r3, [sp, #0]
 8008afe:	3301      	adds	r3, #1
 8008b00:	9300      	str	r3, [sp, #0]
 8008b02:	e240      	b.n	8008f86 <_dtoa_r+0x946>
 8008b04:	07f2      	lsls	r2, r6, #31
 8008b06:	d505      	bpl.n	8008b14 <_dtoa_r+0x4d4>
 8008b08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b0c:	f7f7 fd9c 	bl	8000648 <__aeabi_dmul>
 8008b10:	3501      	adds	r5, #1
 8008b12:	2301      	movs	r3, #1
 8008b14:	1076      	asrs	r6, r6, #1
 8008b16:	3708      	adds	r7, #8
 8008b18:	e777      	b.n	8008a0a <_dtoa_r+0x3ca>
 8008b1a:	2502      	movs	r5, #2
 8008b1c:	e779      	b.n	8008a12 <_dtoa_r+0x3d2>
 8008b1e:	9f00      	ldr	r7, [sp, #0]
 8008b20:	9e03      	ldr	r6, [sp, #12]
 8008b22:	e794      	b.n	8008a4e <_dtoa_r+0x40e>
 8008b24:	9901      	ldr	r1, [sp, #4]
 8008b26:	4b4c      	ldr	r3, [pc, #304]	; (8008c58 <_dtoa_r+0x618>)
 8008b28:	4431      	add	r1, r6
 8008b2a:	910d      	str	r1, [sp, #52]	; 0x34
 8008b2c:	9908      	ldr	r1, [sp, #32]
 8008b2e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008b32:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008b36:	2900      	cmp	r1, #0
 8008b38:	d043      	beq.n	8008bc2 <_dtoa_r+0x582>
 8008b3a:	494d      	ldr	r1, [pc, #308]	; (8008c70 <_dtoa_r+0x630>)
 8008b3c:	2000      	movs	r0, #0
 8008b3e:	f7f7 fead 	bl	800089c <__aeabi_ddiv>
 8008b42:	4652      	mov	r2, sl
 8008b44:	465b      	mov	r3, fp
 8008b46:	f7f7 fbc7 	bl	80002d8 <__aeabi_dsub>
 8008b4a:	9d01      	ldr	r5, [sp, #4]
 8008b4c:	4682      	mov	sl, r0
 8008b4e:	468b      	mov	fp, r1
 8008b50:	4649      	mov	r1, r9
 8008b52:	4640      	mov	r0, r8
 8008b54:	f7f8 f828 	bl	8000ba8 <__aeabi_d2iz>
 8008b58:	4606      	mov	r6, r0
 8008b5a:	f7f7 fd0b 	bl	8000574 <__aeabi_i2d>
 8008b5e:	4602      	mov	r2, r0
 8008b60:	460b      	mov	r3, r1
 8008b62:	4640      	mov	r0, r8
 8008b64:	4649      	mov	r1, r9
 8008b66:	f7f7 fbb7 	bl	80002d8 <__aeabi_dsub>
 8008b6a:	3630      	adds	r6, #48	; 0x30
 8008b6c:	f805 6b01 	strb.w	r6, [r5], #1
 8008b70:	4652      	mov	r2, sl
 8008b72:	465b      	mov	r3, fp
 8008b74:	4680      	mov	r8, r0
 8008b76:	4689      	mov	r9, r1
 8008b78:	f7f7 ffd8 	bl	8000b2c <__aeabi_dcmplt>
 8008b7c:	2800      	cmp	r0, #0
 8008b7e:	d163      	bne.n	8008c48 <_dtoa_r+0x608>
 8008b80:	4642      	mov	r2, r8
 8008b82:	464b      	mov	r3, r9
 8008b84:	4936      	ldr	r1, [pc, #216]	; (8008c60 <_dtoa_r+0x620>)
 8008b86:	2000      	movs	r0, #0
 8008b88:	f7f7 fba6 	bl	80002d8 <__aeabi_dsub>
 8008b8c:	4652      	mov	r2, sl
 8008b8e:	465b      	mov	r3, fp
 8008b90:	f7f7 ffcc 	bl	8000b2c <__aeabi_dcmplt>
 8008b94:	2800      	cmp	r0, #0
 8008b96:	f040 80b5 	bne.w	8008d04 <_dtoa_r+0x6c4>
 8008b9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b9c:	429d      	cmp	r5, r3
 8008b9e:	d081      	beq.n	8008aa4 <_dtoa_r+0x464>
 8008ba0:	4b30      	ldr	r3, [pc, #192]	; (8008c64 <_dtoa_r+0x624>)
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	4650      	mov	r0, sl
 8008ba6:	4659      	mov	r1, fp
 8008ba8:	f7f7 fd4e 	bl	8000648 <__aeabi_dmul>
 8008bac:	4b2d      	ldr	r3, [pc, #180]	; (8008c64 <_dtoa_r+0x624>)
 8008bae:	4682      	mov	sl, r0
 8008bb0:	468b      	mov	fp, r1
 8008bb2:	4640      	mov	r0, r8
 8008bb4:	4649      	mov	r1, r9
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	f7f7 fd46 	bl	8000648 <__aeabi_dmul>
 8008bbc:	4680      	mov	r8, r0
 8008bbe:	4689      	mov	r9, r1
 8008bc0:	e7c6      	b.n	8008b50 <_dtoa_r+0x510>
 8008bc2:	4650      	mov	r0, sl
 8008bc4:	4659      	mov	r1, fp
 8008bc6:	f7f7 fd3f 	bl	8000648 <__aeabi_dmul>
 8008bca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bcc:	9d01      	ldr	r5, [sp, #4]
 8008bce:	930f      	str	r3, [sp, #60]	; 0x3c
 8008bd0:	4682      	mov	sl, r0
 8008bd2:	468b      	mov	fp, r1
 8008bd4:	4649      	mov	r1, r9
 8008bd6:	4640      	mov	r0, r8
 8008bd8:	f7f7 ffe6 	bl	8000ba8 <__aeabi_d2iz>
 8008bdc:	4606      	mov	r6, r0
 8008bde:	f7f7 fcc9 	bl	8000574 <__aeabi_i2d>
 8008be2:	3630      	adds	r6, #48	; 0x30
 8008be4:	4602      	mov	r2, r0
 8008be6:	460b      	mov	r3, r1
 8008be8:	4640      	mov	r0, r8
 8008bea:	4649      	mov	r1, r9
 8008bec:	f7f7 fb74 	bl	80002d8 <__aeabi_dsub>
 8008bf0:	f805 6b01 	strb.w	r6, [r5], #1
 8008bf4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bf6:	429d      	cmp	r5, r3
 8008bf8:	4680      	mov	r8, r0
 8008bfa:	4689      	mov	r9, r1
 8008bfc:	f04f 0200 	mov.w	r2, #0
 8008c00:	d124      	bne.n	8008c4c <_dtoa_r+0x60c>
 8008c02:	4b1b      	ldr	r3, [pc, #108]	; (8008c70 <_dtoa_r+0x630>)
 8008c04:	4650      	mov	r0, sl
 8008c06:	4659      	mov	r1, fp
 8008c08:	f7f7 fb68 	bl	80002dc <__adddf3>
 8008c0c:	4602      	mov	r2, r0
 8008c0e:	460b      	mov	r3, r1
 8008c10:	4640      	mov	r0, r8
 8008c12:	4649      	mov	r1, r9
 8008c14:	f7f7 ffa8 	bl	8000b68 <__aeabi_dcmpgt>
 8008c18:	2800      	cmp	r0, #0
 8008c1a:	d173      	bne.n	8008d04 <_dtoa_r+0x6c4>
 8008c1c:	4652      	mov	r2, sl
 8008c1e:	465b      	mov	r3, fp
 8008c20:	4913      	ldr	r1, [pc, #76]	; (8008c70 <_dtoa_r+0x630>)
 8008c22:	2000      	movs	r0, #0
 8008c24:	f7f7 fb58 	bl	80002d8 <__aeabi_dsub>
 8008c28:	4602      	mov	r2, r0
 8008c2a:	460b      	mov	r3, r1
 8008c2c:	4640      	mov	r0, r8
 8008c2e:	4649      	mov	r1, r9
 8008c30:	f7f7 ff7c 	bl	8000b2c <__aeabi_dcmplt>
 8008c34:	2800      	cmp	r0, #0
 8008c36:	f43f af35 	beq.w	8008aa4 <_dtoa_r+0x464>
 8008c3a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008c3c:	1e6b      	subs	r3, r5, #1
 8008c3e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c40:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008c44:	2b30      	cmp	r3, #48	; 0x30
 8008c46:	d0f8      	beq.n	8008c3a <_dtoa_r+0x5fa>
 8008c48:	9700      	str	r7, [sp, #0]
 8008c4a:	e049      	b.n	8008ce0 <_dtoa_r+0x6a0>
 8008c4c:	4b05      	ldr	r3, [pc, #20]	; (8008c64 <_dtoa_r+0x624>)
 8008c4e:	f7f7 fcfb 	bl	8000648 <__aeabi_dmul>
 8008c52:	4680      	mov	r8, r0
 8008c54:	4689      	mov	r9, r1
 8008c56:	e7bd      	b.n	8008bd4 <_dtoa_r+0x594>
 8008c58:	0800bb38 	.word	0x0800bb38
 8008c5c:	0800bb10 	.word	0x0800bb10
 8008c60:	3ff00000 	.word	0x3ff00000
 8008c64:	40240000 	.word	0x40240000
 8008c68:	401c0000 	.word	0x401c0000
 8008c6c:	40140000 	.word	0x40140000
 8008c70:	3fe00000 	.word	0x3fe00000
 8008c74:	9d01      	ldr	r5, [sp, #4]
 8008c76:	4656      	mov	r6, sl
 8008c78:	465f      	mov	r7, fp
 8008c7a:	4642      	mov	r2, r8
 8008c7c:	464b      	mov	r3, r9
 8008c7e:	4630      	mov	r0, r6
 8008c80:	4639      	mov	r1, r7
 8008c82:	f7f7 fe0b 	bl	800089c <__aeabi_ddiv>
 8008c86:	f7f7 ff8f 	bl	8000ba8 <__aeabi_d2iz>
 8008c8a:	4682      	mov	sl, r0
 8008c8c:	f7f7 fc72 	bl	8000574 <__aeabi_i2d>
 8008c90:	4642      	mov	r2, r8
 8008c92:	464b      	mov	r3, r9
 8008c94:	f7f7 fcd8 	bl	8000648 <__aeabi_dmul>
 8008c98:	4602      	mov	r2, r0
 8008c9a:	460b      	mov	r3, r1
 8008c9c:	4630      	mov	r0, r6
 8008c9e:	4639      	mov	r1, r7
 8008ca0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008ca4:	f7f7 fb18 	bl	80002d8 <__aeabi_dsub>
 8008ca8:	f805 6b01 	strb.w	r6, [r5], #1
 8008cac:	9e01      	ldr	r6, [sp, #4]
 8008cae:	9f03      	ldr	r7, [sp, #12]
 8008cb0:	1bae      	subs	r6, r5, r6
 8008cb2:	42b7      	cmp	r7, r6
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	460b      	mov	r3, r1
 8008cb8:	d135      	bne.n	8008d26 <_dtoa_r+0x6e6>
 8008cba:	f7f7 fb0f 	bl	80002dc <__adddf3>
 8008cbe:	4642      	mov	r2, r8
 8008cc0:	464b      	mov	r3, r9
 8008cc2:	4606      	mov	r6, r0
 8008cc4:	460f      	mov	r7, r1
 8008cc6:	f7f7 ff4f 	bl	8000b68 <__aeabi_dcmpgt>
 8008cca:	b9d0      	cbnz	r0, 8008d02 <_dtoa_r+0x6c2>
 8008ccc:	4642      	mov	r2, r8
 8008cce:	464b      	mov	r3, r9
 8008cd0:	4630      	mov	r0, r6
 8008cd2:	4639      	mov	r1, r7
 8008cd4:	f7f7 ff20 	bl	8000b18 <__aeabi_dcmpeq>
 8008cd8:	b110      	cbz	r0, 8008ce0 <_dtoa_r+0x6a0>
 8008cda:	f01a 0f01 	tst.w	sl, #1
 8008cde:	d110      	bne.n	8008d02 <_dtoa_r+0x6c2>
 8008ce0:	4620      	mov	r0, r4
 8008ce2:	ee18 1a10 	vmov	r1, s16
 8008ce6:	f000 fe67 	bl	80099b8 <_Bfree>
 8008cea:	2300      	movs	r3, #0
 8008cec:	9800      	ldr	r0, [sp, #0]
 8008cee:	702b      	strb	r3, [r5, #0]
 8008cf0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cf2:	3001      	adds	r0, #1
 8008cf4:	6018      	str	r0, [r3, #0]
 8008cf6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	f43f acf1 	beq.w	80086e0 <_dtoa_r+0xa0>
 8008cfe:	601d      	str	r5, [r3, #0]
 8008d00:	e4ee      	b.n	80086e0 <_dtoa_r+0xa0>
 8008d02:	9f00      	ldr	r7, [sp, #0]
 8008d04:	462b      	mov	r3, r5
 8008d06:	461d      	mov	r5, r3
 8008d08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d0c:	2a39      	cmp	r2, #57	; 0x39
 8008d0e:	d106      	bne.n	8008d1e <_dtoa_r+0x6de>
 8008d10:	9a01      	ldr	r2, [sp, #4]
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d1f7      	bne.n	8008d06 <_dtoa_r+0x6c6>
 8008d16:	9901      	ldr	r1, [sp, #4]
 8008d18:	2230      	movs	r2, #48	; 0x30
 8008d1a:	3701      	adds	r7, #1
 8008d1c:	700a      	strb	r2, [r1, #0]
 8008d1e:	781a      	ldrb	r2, [r3, #0]
 8008d20:	3201      	adds	r2, #1
 8008d22:	701a      	strb	r2, [r3, #0]
 8008d24:	e790      	b.n	8008c48 <_dtoa_r+0x608>
 8008d26:	4ba6      	ldr	r3, [pc, #664]	; (8008fc0 <_dtoa_r+0x980>)
 8008d28:	2200      	movs	r2, #0
 8008d2a:	f7f7 fc8d 	bl	8000648 <__aeabi_dmul>
 8008d2e:	2200      	movs	r2, #0
 8008d30:	2300      	movs	r3, #0
 8008d32:	4606      	mov	r6, r0
 8008d34:	460f      	mov	r7, r1
 8008d36:	f7f7 feef 	bl	8000b18 <__aeabi_dcmpeq>
 8008d3a:	2800      	cmp	r0, #0
 8008d3c:	d09d      	beq.n	8008c7a <_dtoa_r+0x63a>
 8008d3e:	e7cf      	b.n	8008ce0 <_dtoa_r+0x6a0>
 8008d40:	9a08      	ldr	r2, [sp, #32]
 8008d42:	2a00      	cmp	r2, #0
 8008d44:	f000 80d7 	beq.w	8008ef6 <_dtoa_r+0x8b6>
 8008d48:	9a06      	ldr	r2, [sp, #24]
 8008d4a:	2a01      	cmp	r2, #1
 8008d4c:	f300 80ba 	bgt.w	8008ec4 <_dtoa_r+0x884>
 8008d50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d52:	2a00      	cmp	r2, #0
 8008d54:	f000 80b2 	beq.w	8008ebc <_dtoa_r+0x87c>
 8008d58:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008d5c:	9e07      	ldr	r6, [sp, #28]
 8008d5e:	9d04      	ldr	r5, [sp, #16]
 8008d60:	9a04      	ldr	r2, [sp, #16]
 8008d62:	441a      	add	r2, r3
 8008d64:	9204      	str	r2, [sp, #16]
 8008d66:	9a05      	ldr	r2, [sp, #20]
 8008d68:	2101      	movs	r1, #1
 8008d6a:	441a      	add	r2, r3
 8008d6c:	4620      	mov	r0, r4
 8008d6e:	9205      	str	r2, [sp, #20]
 8008d70:	f000 ff24 	bl	8009bbc <__i2b>
 8008d74:	4607      	mov	r7, r0
 8008d76:	2d00      	cmp	r5, #0
 8008d78:	dd0c      	ble.n	8008d94 <_dtoa_r+0x754>
 8008d7a:	9b05      	ldr	r3, [sp, #20]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	dd09      	ble.n	8008d94 <_dtoa_r+0x754>
 8008d80:	42ab      	cmp	r3, r5
 8008d82:	9a04      	ldr	r2, [sp, #16]
 8008d84:	bfa8      	it	ge
 8008d86:	462b      	movge	r3, r5
 8008d88:	1ad2      	subs	r2, r2, r3
 8008d8a:	9204      	str	r2, [sp, #16]
 8008d8c:	9a05      	ldr	r2, [sp, #20]
 8008d8e:	1aed      	subs	r5, r5, r3
 8008d90:	1ad3      	subs	r3, r2, r3
 8008d92:	9305      	str	r3, [sp, #20]
 8008d94:	9b07      	ldr	r3, [sp, #28]
 8008d96:	b31b      	cbz	r3, 8008de0 <_dtoa_r+0x7a0>
 8008d98:	9b08      	ldr	r3, [sp, #32]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	f000 80af 	beq.w	8008efe <_dtoa_r+0x8be>
 8008da0:	2e00      	cmp	r6, #0
 8008da2:	dd13      	ble.n	8008dcc <_dtoa_r+0x78c>
 8008da4:	4639      	mov	r1, r7
 8008da6:	4632      	mov	r2, r6
 8008da8:	4620      	mov	r0, r4
 8008daa:	f000 ffc7 	bl	8009d3c <__pow5mult>
 8008dae:	ee18 2a10 	vmov	r2, s16
 8008db2:	4601      	mov	r1, r0
 8008db4:	4607      	mov	r7, r0
 8008db6:	4620      	mov	r0, r4
 8008db8:	f000 ff16 	bl	8009be8 <__multiply>
 8008dbc:	ee18 1a10 	vmov	r1, s16
 8008dc0:	4680      	mov	r8, r0
 8008dc2:	4620      	mov	r0, r4
 8008dc4:	f000 fdf8 	bl	80099b8 <_Bfree>
 8008dc8:	ee08 8a10 	vmov	s16, r8
 8008dcc:	9b07      	ldr	r3, [sp, #28]
 8008dce:	1b9a      	subs	r2, r3, r6
 8008dd0:	d006      	beq.n	8008de0 <_dtoa_r+0x7a0>
 8008dd2:	ee18 1a10 	vmov	r1, s16
 8008dd6:	4620      	mov	r0, r4
 8008dd8:	f000 ffb0 	bl	8009d3c <__pow5mult>
 8008ddc:	ee08 0a10 	vmov	s16, r0
 8008de0:	2101      	movs	r1, #1
 8008de2:	4620      	mov	r0, r4
 8008de4:	f000 feea 	bl	8009bbc <__i2b>
 8008de8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	4606      	mov	r6, r0
 8008dee:	f340 8088 	ble.w	8008f02 <_dtoa_r+0x8c2>
 8008df2:	461a      	mov	r2, r3
 8008df4:	4601      	mov	r1, r0
 8008df6:	4620      	mov	r0, r4
 8008df8:	f000 ffa0 	bl	8009d3c <__pow5mult>
 8008dfc:	9b06      	ldr	r3, [sp, #24]
 8008dfe:	2b01      	cmp	r3, #1
 8008e00:	4606      	mov	r6, r0
 8008e02:	f340 8081 	ble.w	8008f08 <_dtoa_r+0x8c8>
 8008e06:	f04f 0800 	mov.w	r8, #0
 8008e0a:	6933      	ldr	r3, [r6, #16]
 8008e0c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008e10:	6918      	ldr	r0, [r3, #16]
 8008e12:	f000 fe83 	bl	8009b1c <__hi0bits>
 8008e16:	f1c0 0020 	rsb	r0, r0, #32
 8008e1a:	9b05      	ldr	r3, [sp, #20]
 8008e1c:	4418      	add	r0, r3
 8008e1e:	f010 001f 	ands.w	r0, r0, #31
 8008e22:	f000 8092 	beq.w	8008f4a <_dtoa_r+0x90a>
 8008e26:	f1c0 0320 	rsb	r3, r0, #32
 8008e2a:	2b04      	cmp	r3, #4
 8008e2c:	f340 808a 	ble.w	8008f44 <_dtoa_r+0x904>
 8008e30:	f1c0 001c 	rsb	r0, r0, #28
 8008e34:	9b04      	ldr	r3, [sp, #16]
 8008e36:	4403      	add	r3, r0
 8008e38:	9304      	str	r3, [sp, #16]
 8008e3a:	9b05      	ldr	r3, [sp, #20]
 8008e3c:	4403      	add	r3, r0
 8008e3e:	4405      	add	r5, r0
 8008e40:	9305      	str	r3, [sp, #20]
 8008e42:	9b04      	ldr	r3, [sp, #16]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	dd07      	ble.n	8008e58 <_dtoa_r+0x818>
 8008e48:	ee18 1a10 	vmov	r1, s16
 8008e4c:	461a      	mov	r2, r3
 8008e4e:	4620      	mov	r0, r4
 8008e50:	f000 ffce 	bl	8009df0 <__lshift>
 8008e54:	ee08 0a10 	vmov	s16, r0
 8008e58:	9b05      	ldr	r3, [sp, #20]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	dd05      	ble.n	8008e6a <_dtoa_r+0x82a>
 8008e5e:	4631      	mov	r1, r6
 8008e60:	461a      	mov	r2, r3
 8008e62:	4620      	mov	r0, r4
 8008e64:	f000 ffc4 	bl	8009df0 <__lshift>
 8008e68:	4606      	mov	r6, r0
 8008e6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d06e      	beq.n	8008f4e <_dtoa_r+0x90e>
 8008e70:	ee18 0a10 	vmov	r0, s16
 8008e74:	4631      	mov	r1, r6
 8008e76:	f001 f82b 	bl	8009ed0 <__mcmp>
 8008e7a:	2800      	cmp	r0, #0
 8008e7c:	da67      	bge.n	8008f4e <_dtoa_r+0x90e>
 8008e7e:	9b00      	ldr	r3, [sp, #0]
 8008e80:	3b01      	subs	r3, #1
 8008e82:	ee18 1a10 	vmov	r1, s16
 8008e86:	9300      	str	r3, [sp, #0]
 8008e88:	220a      	movs	r2, #10
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	4620      	mov	r0, r4
 8008e8e:	f000 fdb5 	bl	80099fc <__multadd>
 8008e92:	9b08      	ldr	r3, [sp, #32]
 8008e94:	ee08 0a10 	vmov	s16, r0
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	f000 81b1 	beq.w	8009200 <_dtoa_r+0xbc0>
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	4639      	mov	r1, r7
 8008ea2:	220a      	movs	r2, #10
 8008ea4:	4620      	mov	r0, r4
 8008ea6:	f000 fda9 	bl	80099fc <__multadd>
 8008eaa:	9b02      	ldr	r3, [sp, #8]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	4607      	mov	r7, r0
 8008eb0:	f300 808e 	bgt.w	8008fd0 <_dtoa_r+0x990>
 8008eb4:	9b06      	ldr	r3, [sp, #24]
 8008eb6:	2b02      	cmp	r3, #2
 8008eb8:	dc51      	bgt.n	8008f5e <_dtoa_r+0x91e>
 8008eba:	e089      	b.n	8008fd0 <_dtoa_r+0x990>
 8008ebc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008ebe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008ec2:	e74b      	b.n	8008d5c <_dtoa_r+0x71c>
 8008ec4:	9b03      	ldr	r3, [sp, #12]
 8008ec6:	1e5e      	subs	r6, r3, #1
 8008ec8:	9b07      	ldr	r3, [sp, #28]
 8008eca:	42b3      	cmp	r3, r6
 8008ecc:	bfbf      	itttt	lt
 8008ece:	9b07      	ldrlt	r3, [sp, #28]
 8008ed0:	9607      	strlt	r6, [sp, #28]
 8008ed2:	1af2      	sublt	r2, r6, r3
 8008ed4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008ed6:	bfb6      	itet	lt
 8008ed8:	189b      	addlt	r3, r3, r2
 8008eda:	1b9e      	subge	r6, r3, r6
 8008edc:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008ede:	9b03      	ldr	r3, [sp, #12]
 8008ee0:	bfb8      	it	lt
 8008ee2:	2600      	movlt	r6, #0
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	bfb7      	itett	lt
 8008ee8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008eec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008ef0:	1a9d      	sublt	r5, r3, r2
 8008ef2:	2300      	movlt	r3, #0
 8008ef4:	e734      	b.n	8008d60 <_dtoa_r+0x720>
 8008ef6:	9e07      	ldr	r6, [sp, #28]
 8008ef8:	9d04      	ldr	r5, [sp, #16]
 8008efa:	9f08      	ldr	r7, [sp, #32]
 8008efc:	e73b      	b.n	8008d76 <_dtoa_r+0x736>
 8008efe:	9a07      	ldr	r2, [sp, #28]
 8008f00:	e767      	b.n	8008dd2 <_dtoa_r+0x792>
 8008f02:	9b06      	ldr	r3, [sp, #24]
 8008f04:	2b01      	cmp	r3, #1
 8008f06:	dc18      	bgt.n	8008f3a <_dtoa_r+0x8fa>
 8008f08:	f1ba 0f00 	cmp.w	sl, #0
 8008f0c:	d115      	bne.n	8008f3a <_dtoa_r+0x8fa>
 8008f0e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008f12:	b993      	cbnz	r3, 8008f3a <_dtoa_r+0x8fa>
 8008f14:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008f18:	0d1b      	lsrs	r3, r3, #20
 8008f1a:	051b      	lsls	r3, r3, #20
 8008f1c:	b183      	cbz	r3, 8008f40 <_dtoa_r+0x900>
 8008f1e:	9b04      	ldr	r3, [sp, #16]
 8008f20:	3301      	adds	r3, #1
 8008f22:	9304      	str	r3, [sp, #16]
 8008f24:	9b05      	ldr	r3, [sp, #20]
 8008f26:	3301      	adds	r3, #1
 8008f28:	9305      	str	r3, [sp, #20]
 8008f2a:	f04f 0801 	mov.w	r8, #1
 8008f2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	f47f af6a 	bne.w	8008e0a <_dtoa_r+0x7ca>
 8008f36:	2001      	movs	r0, #1
 8008f38:	e76f      	b.n	8008e1a <_dtoa_r+0x7da>
 8008f3a:	f04f 0800 	mov.w	r8, #0
 8008f3e:	e7f6      	b.n	8008f2e <_dtoa_r+0x8ee>
 8008f40:	4698      	mov	r8, r3
 8008f42:	e7f4      	b.n	8008f2e <_dtoa_r+0x8ee>
 8008f44:	f43f af7d 	beq.w	8008e42 <_dtoa_r+0x802>
 8008f48:	4618      	mov	r0, r3
 8008f4a:	301c      	adds	r0, #28
 8008f4c:	e772      	b.n	8008e34 <_dtoa_r+0x7f4>
 8008f4e:	9b03      	ldr	r3, [sp, #12]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	dc37      	bgt.n	8008fc4 <_dtoa_r+0x984>
 8008f54:	9b06      	ldr	r3, [sp, #24]
 8008f56:	2b02      	cmp	r3, #2
 8008f58:	dd34      	ble.n	8008fc4 <_dtoa_r+0x984>
 8008f5a:	9b03      	ldr	r3, [sp, #12]
 8008f5c:	9302      	str	r3, [sp, #8]
 8008f5e:	9b02      	ldr	r3, [sp, #8]
 8008f60:	b96b      	cbnz	r3, 8008f7e <_dtoa_r+0x93e>
 8008f62:	4631      	mov	r1, r6
 8008f64:	2205      	movs	r2, #5
 8008f66:	4620      	mov	r0, r4
 8008f68:	f000 fd48 	bl	80099fc <__multadd>
 8008f6c:	4601      	mov	r1, r0
 8008f6e:	4606      	mov	r6, r0
 8008f70:	ee18 0a10 	vmov	r0, s16
 8008f74:	f000 ffac 	bl	8009ed0 <__mcmp>
 8008f78:	2800      	cmp	r0, #0
 8008f7a:	f73f adbb 	bgt.w	8008af4 <_dtoa_r+0x4b4>
 8008f7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f80:	9d01      	ldr	r5, [sp, #4]
 8008f82:	43db      	mvns	r3, r3
 8008f84:	9300      	str	r3, [sp, #0]
 8008f86:	f04f 0800 	mov.w	r8, #0
 8008f8a:	4631      	mov	r1, r6
 8008f8c:	4620      	mov	r0, r4
 8008f8e:	f000 fd13 	bl	80099b8 <_Bfree>
 8008f92:	2f00      	cmp	r7, #0
 8008f94:	f43f aea4 	beq.w	8008ce0 <_dtoa_r+0x6a0>
 8008f98:	f1b8 0f00 	cmp.w	r8, #0
 8008f9c:	d005      	beq.n	8008faa <_dtoa_r+0x96a>
 8008f9e:	45b8      	cmp	r8, r7
 8008fa0:	d003      	beq.n	8008faa <_dtoa_r+0x96a>
 8008fa2:	4641      	mov	r1, r8
 8008fa4:	4620      	mov	r0, r4
 8008fa6:	f000 fd07 	bl	80099b8 <_Bfree>
 8008faa:	4639      	mov	r1, r7
 8008fac:	4620      	mov	r0, r4
 8008fae:	f000 fd03 	bl	80099b8 <_Bfree>
 8008fb2:	e695      	b.n	8008ce0 <_dtoa_r+0x6a0>
 8008fb4:	2600      	movs	r6, #0
 8008fb6:	4637      	mov	r7, r6
 8008fb8:	e7e1      	b.n	8008f7e <_dtoa_r+0x93e>
 8008fba:	9700      	str	r7, [sp, #0]
 8008fbc:	4637      	mov	r7, r6
 8008fbe:	e599      	b.n	8008af4 <_dtoa_r+0x4b4>
 8008fc0:	40240000 	.word	0x40240000
 8008fc4:	9b08      	ldr	r3, [sp, #32]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	f000 80ca 	beq.w	8009160 <_dtoa_r+0xb20>
 8008fcc:	9b03      	ldr	r3, [sp, #12]
 8008fce:	9302      	str	r3, [sp, #8]
 8008fd0:	2d00      	cmp	r5, #0
 8008fd2:	dd05      	ble.n	8008fe0 <_dtoa_r+0x9a0>
 8008fd4:	4639      	mov	r1, r7
 8008fd6:	462a      	mov	r2, r5
 8008fd8:	4620      	mov	r0, r4
 8008fda:	f000 ff09 	bl	8009df0 <__lshift>
 8008fde:	4607      	mov	r7, r0
 8008fe0:	f1b8 0f00 	cmp.w	r8, #0
 8008fe4:	d05b      	beq.n	800909e <_dtoa_r+0xa5e>
 8008fe6:	6879      	ldr	r1, [r7, #4]
 8008fe8:	4620      	mov	r0, r4
 8008fea:	f000 fca5 	bl	8009938 <_Balloc>
 8008fee:	4605      	mov	r5, r0
 8008ff0:	b928      	cbnz	r0, 8008ffe <_dtoa_r+0x9be>
 8008ff2:	4b87      	ldr	r3, [pc, #540]	; (8009210 <_dtoa_r+0xbd0>)
 8008ff4:	4602      	mov	r2, r0
 8008ff6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008ffa:	f7ff bb3b 	b.w	8008674 <_dtoa_r+0x34>
 8008ffe:	693a      	ldr	r2, [r7, #16]
 8009000:	3202      	adds	r2, #2
 8009002:	0092      	lsls	r2, r2, #2
 8009004:	f107 010c 	add.w	r1, r7, #12
 8009008:	300c      	adds	r0, #12
 800900a:	f7fd fd29 	bl	8006a60 <memcpy>
 800900e:	2201      	movs	r2, #1
 8009010:	4629      	mov	r1, r5
 8009012:	4620      	mov	r0, r4
 8009014:	f000 feec 	bl	8009df0 <__lshift>
 8009018:	9b01      	ldr	r3, [sp, #4]
 800901a:	f103 0901 	add.w	r9, r3, #1
 800901e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009022:	4413      	add	r3, r2
 8009024:	9305      	str	r3, [sp, #20]
 8009026:	f00a 0301 	and.w	r3, sl, #1
 800902a:	46b8      	mov	r8, r7
 800902c:	9304      	str	r3, [sp, #16]
 800902e:	4607      	mov	r7, r0
 8009030:	4631      	mov	r1, r6
 8009032:	ee18 0a10 	vmov	r0, s16
 8009036:	f7ff fa77 	bl	8008528 <quorem>
 800903a:	4641      	mov	r1, r8
 800903c:	9002      	str	r0, [sp, #8]
 800903e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009042:	ee18 0a10 	vmov	r0, s16
 8009046:	f000 ff43 	bl	8009ed0 <__mcmp>
 800904a:	463a      	mov	r2, r7
 800904c:	9003      	str	r0, [sp, #12]
 800904e:	4631      	mov	r1, r6
 8009050:	4620      	mov	r0, r4
 8009052:	f000 ff59 	bl	8009f08 <__mdiff>
 8009056:	68c2      	ldr	r2, [r0, #12]
 8009058:	f109 3bff 	add.w	fp, r9, #4294967295
 800905c:	4605      	mov	r5, r0
 800905e:	bb02      	cbnz	r2, 80090a2 <_dtoa_r+0xa62>
 8009060:	4601      	mov	r1, r0
 8009062:	ee18 0a10 	vmov	r0, s16
 8009066:	f000 ff33 	bl	8009ed0 <__mcmp>
 800906a:	4602      	mov	r2, r0
 800906c:	4629      	mov	r1, r5
 800906e:	4620      	mov	r0, r4
 8009070:	9207      	str	r2, [sp, #28]
 8009072:	f000 fca1 	bl	80099b8 <_Bfree>
 8009076:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800907a:	ea43 0102 	orr.w	r1, r3, r2
 800907e:	9b04      	ldr	r3, [sp, #16]
 8009080:	430b      	orrs	r3, r1
 8009082:	464d      	mov	r5, r9
 8009084:	d10f      	bne.n	80090a6 <_dtoa_r+0xa66>
 8009086:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800908a:	d02a      	beq.n	80090e2 <_dtoa_r+0xaa2>
 800908c:	9b03      	ldr	r3, [sp, #12]
 800908e:	2b00      	cmp	r3, #0
 8009090:	dd02      	ble.n	8009098 <_dtoa_r+0xa58>
 8009092:	9b02      	ldr	r3, [sp, #8]
 8009094:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009098:	f88b a000 	strb.w	sl, [fp]
 800909c:	e775      	b.n	8008f8a <_dtoa_r+0x94a>
 800909e:	4638      	mov	r0, r7
 80090a0:	e7ba      	b.n	8009018 <_dtoa_r+0x9d8>
 80090a2:	2201      	movs	r2, #1
 80090a4:	e7e2      	b.n	800906c <_dtoa_r+0xa2c>
 80090a6:	9b03      	ldr	r3, [sp, #12]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	db04      	blt.n	80090b6 <_dtoa_r+0xa76>
 80090ac:	9906      	ldr	r1, [sp, #24]
 80090ae:	430b      	orrs	r3, r1
 80090b0:	9904      	ldr	r1, [sp, #16]
 80090b2:	430b      	orrs	r3, r1
 80090b4:	d122      	bne.n	80090fc <_dtoa_r+0xabc>
 80090b6:	2a00      	cmp	r2, #0
 80090b8:	ddee      	ble.n	8009098 <_dtoa_r+0xa58>
 80090ba:	ee18 1a10 	vmov	r1, s16
 80090be:	2201      	movs	r2, #1
 80090c0:	4620      	mov	r0, r4
 80090c2:	f000 fe95 	bl	8009df0 <__lshift>
 80090c6:	4631      	mov	r1, r6
 80090c8:	ee08 0a10 	vmov	s16, r0
 80090cc:	f000 ff00 	bl	8009ed0 <__mcmp>
 80090d0:	2800      	cmp	r0, #0
 80090d2:	dc03      	bgt.n	80090dc <_dtoa_r+0xa9c>
 80090d4:	d1e0      	bne.n	8009098 <_dtoa_r+0xa58>
 80090d6:	f01a 0f01 	tst.w	sl, #1
 80090da:	d0dd      	beq.n	8009098 <_dtoa_r+0xa58>
 80090dc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80090e0:	d1d7      	bne.n	8009092 <_dtoa_r+0xa52>
 80090e2:	2339      	movs	r3, #57	; 0x39
 80090e4:	f88b 3000 	strb.w	r3, [fp]
 80090e8:	462b      	mov	r3, r5
 80090ea:	461d      	mov	r5, r3
 80090ec:	3b01      	subs	r3, #1
 80090ee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80090f2:	2a39      	cmp	r2, #57	; 0x39
 80090f4:	d071      	beq.n	80091da <_dtoa_r+0xb9a>
 80090f6:	3201      	adds	r2, #1
 80090f8:	701a      	strb	r2, [r3, #0]
 80090fa:	e746      	b.n	8008f8a <_dtoa_r+0x94a>
 80090fc:	2a00      	cmp	r2, #0
 80090fe:	dd07      	ble.n	8009110 <_dtoa_r+0xad0>
 8009100:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009104:	d0ed      	beq.n	80090e2 <_dtoa_r+0xaa2>
 8009106:	f10a 0301 	add.w	r3, sl, #1
 800910a:	f88b 3000 	strb.w	r3, [fp]
 800910e:	e73c      	b.n	8008f8a <_dtoa_r+0x94a>
 8009110:	9b05      	ldr	r3, [sp, #20]
 8009112:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009116:	4599      	cmp	r9, r3
 8009118:	d047      	beq.n	80091aa <_dtoa_r+0xb6a>
 800911a:	ee18 1a10 	vmov	r1, s16
 800911e:	2300      	movs	r3, #0
 8009120:	220a      	movs	r2, #10
 8009122:	4620      	mov	r0, r4
 8009124:	f000 fc6a 	bl	80099fc <__multadd>
 8009128:	45b8      	cmp	r8, r7
 800912a:	ee08 0a10 	vmov	s16, r0
 800912e:	f04f 0300 	mov.w	r3, #0
 8009132:	f04f 020a 	mov.w	r2, #10
 8009136:	4641      	mov	r1, r8
 8009138:	4620      	mov	r0, r4
 800913a:	d106      	bne.n	800914a <_dtoa_r+0xb0a>
 800913c:	f000 fc5e 	bl	80099fc <__multadd>
 8009140:	4680      	mov	r8, r0
 8009142:	4607      	mov	r7, r0
 8009144:	f109 0901 	add.w	r9, r9, #1
 8009148:	e772      	b.n	8009030 <_dtoa_r+0x9f0>
 800914a:	f000 fc57 	bl	80099fc <__multadd>
 800914e:	4639      	mov	r1, r7
 8009150:	4680      	mov	r8, r0
 8009152:	2300      	movs	r3, #0
 8009154:	220a      	movs	r2, #10
 8009156:	4620      	mov	r0, r4
 8009158:	f000 fc50 	bl	80099fc <__multadd>
 800915c:	4607      	mov	r7, r0
 800915e:	e7f1      	b.n	8009144 <_dtoa_r+0xb04>
 8009160:	9b03      	ldr	r3, [sp, #12]
 8009162:	9302      	str	r3, [sp, #8]
 8009164:	9d01      	ldr	r5, [sp, #4]
 8009166:	ee18 0a10 	vmov	r0, s16
 800916a:	4631      	mov	r1, r6
 800916c:	f7ff f9dc 	bl	8008528 <quorem>
 8009170:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009174:	9b01      	ldr	r3, [sp, #4]
 8009176:	f805 ab01 	strb.w	sl, [r5], #1
 800917a:	1aea      	subs	r2, r5, r3
 800917c:	9b02      	ldr	r3, [sp, #8]
 800917e:	4293      	cmp	r3, r2
 8009180:	dd09      	ble.n	8009196 <_dtoa_r+0xb56>
 8009182:	ee18 1a10 	vmov	r1, s16
 8009186:	2300      	movs	r3, #0
 8009188:	220a      	movs	r2, #10
 800918a:	4620      	mov	r0, r4
 800918c:	f000 fc36 	bl	80099fc <__multadd>
 8009190:	ee08 0a10 	vmov	s16, r0
 8009194:	e7e7      	b.n	8009166 <_dtoa_r+0xb26>
 8009196:	9b02      	ldr	r3, [sp, #8]
 8009198:	2b00      	cmp	r3, #0
 800919a:	bfc8      	it	gt
 800919c:	461d      	movgt	r5, r3
 800919e:	9b01      	ldr	r3, [sp, #4]
 80091a0:	bfd8      	it	le
 80091a2:	2501      	movle	r5, #1
 80091a4:	441d      	add	r5, r3
 80091a6:	f04f 0800 	mov.w	r8, #0
 80091aa:	ee18 1a10 	vmov	r1, s16
 80091ae:	2201      	movs	r2, #1
 80091b0:	4620      	mov	r0, r4
 80091b2:	f000 fe1d 	bl	8009df0 <__lshift>
 80091b6:	4631      	mov	r1, r6
 80091b8:	ee08 0a10 	vmov	s16, r0
 80091bc:	f000 fe88 	bl	8009ed0 <__mcmp>
 80091c0:	2800      	cmp	r0, #0
 80091c2:	dc91      	bgt.n	80090e8 <_dtoa_r+0xaa8>
 80091c4:	d102      	bne.n	80091cc <_dtoa_r+0xb8c>
 80091c6:	f01a 0f01 	tst.w	sl, #1
 80091ca:	d18d      	bne.n	80090e8 <_dtoa_r+0xaa8>
 80091cc:	462b      	mov	r3, r5
 80091ce:	461d      	mov	r5, r3
 80091d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80091d4:	2a30      	cmp	r2, #48	; 0x30
 80091d6:	d0fa      	beq.n	80091ce <_dtoa_r+0xb8e>
 80091d8:	e6d7      	b.n	8008f8a <_dtoa_r+0x94a>
 80091da:	9a01      	ldr	r2, [sp, #4]
 80091dc:	429a      	cmp	r2, r3
 80091de:	d184      	bne.n	80090ea <_dtoa_r+0xaaa>
 80091e0:	9b00      	ldr	r3, [sp, #0]
 80091e2:	3301      	adds	r3, #1
 80091e4:	9300      	str	r3, [sp, #0]
 80091e6:	2331      	movs	r3, #49	; 0x31
 80091e8:	7013      	strb	r3, [r2, #0]
 80091ea:	e6ce      	b.n	8008f8a <_dtoa_r+0x94a>
 80091ec:	4b09      	ldr	r3, [pc, #36]	; (8009214 <_dtoa_r+0xbd4>)
 80091ee:	f7ff ba95 	b.w	800871c <_dtoa_r+0xdc>
 80091f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	f47f aa6e 	bne.w	80086d6 <_dtoa_r+0x96>
 80091fa:	4b07      	ldr	r3, [pc, #28]	; (8009218 <_dtoa_r+0xbd8>)
 80091fc:	f7ff ba8e 	b.w	800871c <_dtoa_r+0xdc>
 8009200:	9b02      	ldr	r3, [sp, #8]
 8009202:	2b00      	cmp	r3, #0
 8009204:	dcae      	bgt.n	8009164 <_dtoa_r+0xb24>
 8009206:	9b06      	ldr	r3, [sp, #24]
 8009208:	2b02      	cmp	r3, #2
 800920a:	f73f aea8 	bgt.w	8008f5e <_dtoa_r+0x91e>
 800920e:	e7a9      	b.n	8009164 <_dtoa_r+0xb24>
 8009210:	0800ba28 	.word	0x0800ba28
 8009214:	0800b82c 	.word	0x0800b82c
 8009218:	0800b9a9 	.word	0x0800b9a9

0800921c <rshift>:
 800921c:	6903      	ldr	r3, [r0, #16]
 800921e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009222:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009226:	ea4f 1261 	mov.w	r2, r1, asr #5
 800922a:	f100 0414 	add.w	r4, r0, #20
 800922e:	dd45      	ble.n	80092bc <rshift+0xa0>
 8009230:	f011 011f 	ands.w	r1, r1, #31
 8009234:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009238:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800923c:	d10c      	bne.n	8009258 <rshift+0x3c>
 800923e:	f100 0710 	add.w	r7, r0, #16
 8009242:	4629      	mov	r1, r5
 8009244:	42b1      	cmp	r1, r6
 8009246:	d334      	bcc.n	80092b2 <rshift+0x96>
 8009248:	1a9b      	subs	r3, r3, r2
 800924a:	009b      	lsls	r3, r3, #2
 800924c:	1eea      	subs	r2, r5, #3
 800924e:	4296      	cmp	r6, r2
 8009250:	bf38      	it	cc
 8009252:	2300      	movcc	r3, #0
 8009254:	4423      	add	r3, r4
 8009256:	e015      	b.n	8009284 <rshift+0x68>
 8009258:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800925c:	f1c1 0820 	rsb	r8, r1, #32
 8009260:	40cf      	lsrs	r7, r1
 8009262:	f105 0e04 	add.w	lr, r5, #4
 8009266:	46a1      	mov	r9, r4
 8009268:	4576      	cmp	r6, lr
 800926a:	46f4      	mov	ip, lr
 800926c:	d815      	bhi.n	800929a <rshift+0x7e>
 800926e:	1a9a      	subs	r2, r3, r2
 8009270:	0092      	lsls	r2, r2, #2
 8009272:	3a04      	subs	r2, #4
 8009274:	3501      	adds	r5, #1
 8009276:	42ae      	cmp	r6, r5
 8009278:	bf38      	it	cc
 800927a:	2200      	movcc	r2, #0
 800927c:	18a3      	adds	r3, r4, r2
 800927e:	50a7      	str	r7, [r4, r2]
 8009280:	b107      	cbz	r7, 8009284 <rshift+0x68>
 8009282:	3304      	adds	r3, #4
 8009284:	1b1a      	subs	r2, r3, r4
 8009286:	42a3      	cmp	r3, r4
 8009288:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800928c:	bf08      	it	eq
 800928e:	2300      	moveq	r3, #0
 8009290:	6102      	str	r2, [r0, #16]
 8009292:	bf08      	it	eq
 8009294:	6143      	streq	r3, [r0, #20]
 8009296:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800929a:	f8dc c000 	ldr.w	ip, [ip]
 800929e:	fa0c fc08 	lsl.w	ip, ip, r8
 80092a2:	ea4c 0707 	orr.w	r7, ip, r7
 80092a6:	f849 7b04 	str.w	r7, [r9], #4
 80092aa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80092ae:	40cf      	lsrs	r7, r1
 80092b0:	e7da      	b.n	8009268 <rshift+0x4c>
 80092b2:	f851 cb04 	ldr.w	ip, [r1], #4
 80092b6:	f847 cf04 	str.w	ip, [r7, #4]!
 80092ba:	e7c3      	b.n	8009244 <rshift+0x28>
 80092bc:	4623      	mov	r3, r4
 80092be:	e7e1      	b.n	8009284 <rshift+0x68>

080092c0 <__hexdig_fun>:
 80092c0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80092c4:	2b09      	cmp	r3, #9
 80092c6:	d802      	bhi.n	80092ce <__hexdig_fun+0xe>
 80092c8:	3820      	subs	r0, #32
 80092ca:	b2c0      	uxtb	r0, r0
 80092cc:	4770      	bx	lr
 80092ce:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80092d2:	2b05      	cmp	r3, #5
 80092d4:	d801      	bhi.n	80092da <__hexdig_fun+0x1a>
 80092d6:	3847      	subs	r0, #71	; 0x47
 80092d8:	e7f7      	b.n	80092ca <__hexdig_fun+0xa>
 80092da:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80092de:	2b05      	cmp	r3, #5
 80092e0:	d801      	bhi.n	80092e6 <__hexdig_fun+0x26>
 80092e2:	3827      	subs	r0, #39	; 0x27
 80092e4:	e7f1      	b.n	80092ca <__hexdig_fun+0xa>
 80092e6:	2000      	movs	r0, #0
 80092e8:	4770      	bx	lr
	...

080092ec <__gethex>:
 80092ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092f0:	ed2d 8b02 	vpush	{d8}
 80092f4:	b089      	sub	sp, #36	; 0x24
 80092f6:	ee08 0a10 	vmov	s16, r0
 80092fa:	9304      	str	r3, [sp, #16]
 80092fc:	4bb4      	ldr	r3, [pc, #720]	; (80095d0 <__gethex+0x2e4>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	9301      	str	r3, [sp, #4]
 8009302:	4618      	mov	r0, r3
 8009304:	468b      	mov	fp, r1
 8009306:	4690      	mov	r8, r2
 8009308:	f7f6 ff8a 	bl	8000220 <strlen>
 800930c:	9b01      	ldr	r3, [sp, #4]
 800930e:	f8db 2000 	ldr.w	r2, [fp]
 8009312:	4403      	add	r3, r0
 8009314:	4682      	mov	sl, r0
 8009316:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800931a:	9305      	str	r3, [sp, #20]
 800931c:	1c93      	adds	r3, r2, #2
 800931e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009322:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009326:	32fe      	adds	r2, #254	; 0xfe
 8009328:	18d1      	adds	r1, r2, r3
 800932a:	461f      	mov	r7, r3
 800932c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009330:	9100      	str	r1, [sp, #0]
 8009332:	2830      	cmp	r0, #48	; 0x30
 8009334:	d0f8      	beq.n	8009328 <__gethex+0x3c>
 8009336:	f7ff ffc3 	bl	80092c0 <__hexdig_fun>
 800933a:	4604      	mov	r4, r0
 800933c:	2800      	cmp	r0, #0
 800933e:	d13a      	bne.n	80093b6 <__gethex+0xca>
 8009340:	9901      	ldr	r1, [sp, #4]
 8009342:	4652      	mov	r2, sl
 8009344:	4638      	mov	r0, r7
 8009346:	f001 fa23 	bl	800a790 <strncmp>
 800934a:	4605      	mov	r5, r0
 800934c:	2800      	cmp	r0, #0
 800934e:	d168      	bne.n	8009422 <__gethex+0x136>
 8009350:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009354:	eb07 060a 	add.w	r6, r7, sl
 8009358:	f7ff ffb2 	bl	80092c0 <__hexdig_fun>
 800935c:	2800      	cmp	r0, #0
 800935e:	d062      	beq.n	8009426 <__gethex+0x13a>
 8009360:	4633      	mov	r3, r6
 8009362:	7818      	ldrb	r0, [r3, #0]
 8009364:	2830      	cmp	r0, #48	; 0x30
 8009366:	461f      	mov	r7, r3
 8009368:	f103 0301 	add.w	r3, r3, #1
 800936c:	d0f9      	beq.n	8009362 <__gethex+0x76>
 800936e:	f7ff ffa7 	bl	80092c0 <__hexdig_fun>
 8009372:	2301      	movs	r3, #1
 8009374:	fab0 f480 	clz	r4, r0
 8009378:	0964      	lsrs	r4, r4, #5
 800937a:	4635      	mov	r5, r6
 800937c:	9300      	str	r3, [sp, #0]
 800937e:	463a      	mov	r2, r7
 8009380:	4616      	mov	r6, r2
 8009382:	3201      	adds	r2, #1
 8009384:	7830      	ldrb	r0, [r6, #0]
 8009386:	f7ff ff9b 	bl	80092c0 <__hexdig_fun>
 800938a:	2800      	cmp	r0, #0
 800938c:	d1f8      	bne.n	8009380 <__gethex+0x94>
 800938e:	9901      	ldr	r1, [sp, #4]
 8009390:	4652      	mov	r2, sl
 8009392:	4630      	mov	r0, r6
 8009394:	f001 f9fc 	bl	800a790 <strncmp>
 8009398:	b980      	cbnz	r0, 80093bc <__gethex+0xd0>
 800939a:	b94d      	cbnz	r5, 80093b0 <__gethex+0xc4>
 800939c:	eb06 050a 	add.w	r5, r6, sl
 80093a0:	462a      	mov	r2, r5
 80093a2:	4616      	mov	r6, r2
 80093a4:	3201      	adds	r2, #1
 80093a6:	7830      	ldrb	r0, [r6, #0]
 80093a8:	f7ff ff8a 	bl	80092c0 <__hexdig_fun>
 80093ac:	2800      	cmp	r0, #0
 80093ae:	d1f8      	bne.n	80093a2 <__gethex+0xb6>
 80093b0:	1bad      	subs	r5, r5, r6
 80093b2:	00ad      	lsls	r5, r5, #2
 80093b4:	e004      	b.n	80093c0 <__gethex+0xd4>
 80093b6:	2400      	movs	r4, #0
 80093b8:	4625      	mov	r5, r4
 80093ba:	e7e0      	b.n	800937e <__gethex+0x92>
 80093bc:	2d00      	cmp	r5, #0
 80093be:	d1f7      	bne.n	80093b0 <__gethex+0xc4>
 80093c0:	7833      	ldrb	r3, [r6, #0]
 80093c2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80093c6:	2b50      	cmp	r3, #80	; 0x50
 80093c8:	d13b      	bne.n	8009442 <__gethex+0x156>
 80093ca:	7873      	ldrb	r3, [r6, #1]
 80093cc:	2b2b      	cmp	r3, #43	; 0x2b
 80093ce:	d02c      	beq.n	800942a <__gethex+0x13e>
 80093d0:	2b2d      	cmp	r3, #45	; 0x2d
 80093d2:	d02e      	beq.n	8009432 <__gethex+0x146>
 80093d4:	1c71      	adds	r1, r6, #1
 80093d6:	f04f 0900 	mov.w	r9, #0
 80093da:	7808      	ldrb	r0, [r1, #0]
 80093dc:	f7ff ff70 	bl	80092c0 <__hexdig_fun>
 80093e0:	1e43      	subs	r3, r0, #1
 80093e2:	b2db      	uxtb	r3, r3
 80093e4:	2b18      	cmp	r3, #24
 80093e6:	d82c      	bhi.n	8009442 <__gethex+0x156>
 80093e8:	f1a0 0210 	sub.w	r2, r0, #16
 80093ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80093f0:	f7ff ff66 	bl	80092c0 <__hexdig_fun>
 80093f4:	1e43      	subs	r3, r0, #1
 80093f6:	b2db      	uxtb	r3, r3
 80093f8:	2b18      	cmp	r3, #24
 80093fa:	d91d      	bls.n	8009438 <__gethex+0x14c>
 80093fc:	f1b9 0f00 	cmp.w	r9, #0
 8009400:	d000      	beq.n	8009404 <__gethex+0x118>
 8009402:	4252      	negs	r2, r2
 8009404:	4415      	add	r5, r2
 8009406:	f8cb 1000 	str.w	r1, [fp]
 800940a:	b1e4      	cbz	r4, 8009446 <__gethex+0x15a>
 800940c:	9b00      	ldr	r3, [sp, #0]
 800940e:	2b00      	cmp	r3, #0
 8009410:	bf14      	ite	ne
 8009412:	2700      	movne	r7, #0
 8009414:	2706      	moveq	r7, #6
 8009416:	4638      	mov	r0, r7
 8009418:	b009      	add	sp, #36	; 0x24
 800941a:	ecbd 8b02 	vpop	{d8}
 800941e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009422:	463e      	mov	r6, r7
 8009424:	4625      	mov	r5, r4
 8009426:	2401      	movs	r4, #1
 8009428:	e7ca      	b.n	80093c0 <__gethex+0xd4>
 800942a:	f04f 0900 	mov.w	r9, #0
 800942e:	1cb1      	adds	r1, r6, #2
 8009430:	e7d3      	b.n	80093da <__gethex+0xee>
 8009432:	f04f 0901 	mov.w	r9, #1
 8009436:	e7fa      	b.n	800942e <__gethex+0x142>
 8009438:	230a      	movs	r3, #10
 800943a:	fb03 0202 	mla	r2, r3, r2, r0
 800943e:	3a10      	subs	r2, #16
 8009440:	e7d4      	b.n	80093ec <__gethex+0x100>
 8009442:	4631      	mov	r1, r6
 8009444:	e7df      	b.n	8009406 <__gethex+0x11a>
 8009446:	1bf3      	subs	r3, r6, r7
 8009448:	3b01      	subs	r3, #1
 800944a:	4621      	mov	r1, r4
 800944c:	2b07      	cmp	r3, #7
 800944e:	dc0b      	bgt.n	8009468 <__gethex+0x17c>
 8009450:	ee18 0a10 	vmov	r0, s16
 8009454:	f000 fa70 	bl	8009938 <_Balloc>
 8009458:	4604      	mov	r4, r0
 800945a:	b940      	cbnz	r0, 800946e <__gethex+0x182>
 800945c:	4b5d      	ldr	r3, [pc, #372]	; (80095d4 <__gethex+0x2e8>)
 800945e:	4602      	mov	r2, r0
 8009460:	21de      	movs	r1, #222	; 0xde
 8009462:	485d      	ldr	r0, [pc, #372]	; (80095d8 <__gethex+0x2ec>)
 8009464:	f001 f9b6 	bl	800a7d4 <__assert_func>
 8009468:	3101      	adds	r1, #1
 800946a:	105b      	asrs	r3, r3, #1
 800946c:	e7ee      	b.n	800944c <__gethex+0x160>
 800946e:	f100 0914 	add.w	r9, r0, #20
 8009472:	f04f 0b00 	mov.w	fp, #0
 8009476:	f1ca 0301 	rsb	r3, sl, #1
 800947a:	f8cd 9008 	str.w	r9, [sp, #8]
 800947e:	f8cd b000 	str.w	fp, [sp]
 8009482:	9306      	str	r3, [sp, #24]
 8009484:	42b7      	cmp	r7, r6
 8009486:	d340      	bcc.n	800950a <__gethex+0x21e>
 8009488:	9802      	ldr	r0, [sp, #8]
 800948a:	9b00      	ldr	r3, [sp, #0]
 800948c:	f840 3b04 	str.w	r3, [r0], #4
 8009490:	eba0 0009 	sub.w	r0, r0, r9
 8009494:	1080      	asrs	r0, r0, #2
 8009496:	0146      	lsls	r6, r0, #5
 8009498:	6120      	str	r0, [r4, #16]
 800949a:	4618      	mov	r0, r3
 800949c:	f000 fb3e 	bl	8009b1c <__hi0bits>
 80094a0:	1a30      	subs	r0, r6, r0
 80094a2:	f8d8 6000 	ldr.w	r6, [r8]
 80094a6:	42b0      	cmp	r0, r6
 80094a8:	dd63      	ble.n	8009572 <__gethex+0x286>
 80094aa:	1b87      	subs	r7, r0, r6
 80094ac:	4639      	mov	r1, r7
 80094ae:	4620      	mov	r0, r4
 80094b0:	f000 fee2 	bl	800a278 <__any_on>
 80094b4:	4682      	mov	sl, r0
 80094b6:	b1a8      	cbz	r0, 80094e4 <__gethex+0x1f8>
 80094b8:	1e7b      	subs	r3, r7, #1
 80094ba:	1159      	asrs	r1, r3, #5
 80094bc:	f003 021f 	and.w	r2, r3, #31
 80094c0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80094c4:	f04f 0a01 	mov.w	sl, #1
 80094c8:	fa0a f202 	lsl.w	r2, sl, r2
 80094cc:	420a      	tst	r2, r1
 80094ce:	d009      	beq.n	80094e4 <__gethex+0x1f8>
 80094d0:	4553      	cmp	r3, sl
 80094d2:	dd05      	ble.n	80094e0 <__gethex+0x1f4>
 80094d4:	1eb9      	subs	r1, r7, #2
 80094d6:	4620      	mov	r0, r4
 80094d8:	f000 fece 	bl	800a278 <__any_on>
 80094dc:	2800      	cmp	r0, #0
 80094de:	d145      	bne.n	800956c <__gethex+0x280>
 80094e0:	f04f 0a02 	mov.w	sl, #2
 80094e4:	4639      	mov	r1, r7
 80094e6:	4620      	mov	r0, r4
 80094e8:	f7ff fe98 	bl	800921c <rshift>
 80094ec:	443d      	add	r5, r7
 80094ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80094f2:	42ab      	cmp	r3, r5
 80094f4:	da4c      	bge.n	8009590 <__gethex+0x2a4>
 80094f6:	ee18 0a10 	vmov	r0, s16
 80094fa:	4621      	mov	r1, r4
 80094fc:	f000 fa5c 	bl	80099b8 <_Bfree>
 8009500:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009502:	2300      	movs	r3, #0
 8009504:	6013      	str	r3, [r2, #0]
 8009506:	27a3      	movs	r7, #163	; 0xa3
 8009508:	e785      	b.n	8009416 <__gethex+0x12a>
 800950a:	1e73      	subs	r3, r6, #1
 800950c:	9a05      	ldr	r2, [sp, #20]
 800950e:	9303      	str	r3, [sp, #12]
 8009510:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009514:	4293      	cmp	r3, r2
 8009516:	d019      	beq.n	800954c <__gethex+0x260>
 8009518:	f1bb 0f20 	cmp.w	fp, #32
 800951c:	d107      	bne.n	800952e <__gethex+0x242>
 800951e:	9b02      	ldr	r3, [sp, #8]
 8009520:	9a00      	ldr	r2, [sp, #0]
 8009522:	f843 2b04 	str.w	r2, [r3], #4
 8009526:	9302      	str	r3, [sp, #8]
 8009528:	2300      	movs	r3, #0
 800952a:	9300      	str	r3, [sp, #0]
 800952c:	469b      	mov	fp, r3
 800952e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009532:	f7ff fec5 	bl	80092c0 <__hexdig_fun>
 8009536:	9b00      	ldr	r3, [sp, #0]
 8009538:	f000 000f 	and.w	r0, r0, #15
 800953c:	fa00 f00b 	lsl.w	r0, r0, fp
 8009540:	4303      	orrs	r3, r0
 8009542:	9300      	str	r3, [sp, #0]
 8009544:	f10b 0b04 	add.w	fp, fp, #4
 8009548:	9b03      	ldr	r3, [sp, #12]
 800954a:	e00d      	b.n	8009568 <__gethex+0x27c>
 800954c:	9b03      	ldr	r3, [sp, #12]
 800954e:	9a06      	ldr	r2, [sp, #24]
 8009550:	4413      	add	r3, r2
 8009552:	42bb      	cmp	r3, r7
 8009554:	d3e0      	bcc.n	8009518 <__gethex+0x22c>
 8009556:	4618      	mov	r0, r3
 8009558:	9901      	ldr	r1, [sp, #4]
 800955a:	9307      	str	r3, [sp, #28]
 800955c:	4652      	mov	r2, sl
 800955e:	f001 f917 	bl	800a790 <strncmp>
 8009562:	9b07      	ldr	r3, [sp, #28]
 8009564:	2800      	cmp	r0, #0
 8009566:	d1d7      	bne.n	8009518 <__gethex+0x22c>
 8009568:	461e      	mov	r6, r3
 800956a:	e78b      	b.n	8009484 <__gethex+0x198>
 800956c:	f04f 0a03 	mov.w	sl, #3
 8009570:	e7b8      	b.n	80094e4 <__gethex+0x1f8>
 8009572:	da0a      	bge.n	800958a <__gethex+0x29e>
 8009574:	1a37      	subs	r7, r6, r0
 8009576:	4621      	mov	r1, r4
 8009578:	ee18 0a10 	vmov	r0, s16
 800957c:	463a      	mov	r2, r7
 800957e:	f000 fc37 	bl	8009df0 <__lshift>
 8009582:	1bed      	subs	r5, r5, r7
 8009584:	4604      	mov	r4, r0
 8009586:	f100 0914 	add.w	r9, r0, #20
 800958a:	f04f 0a00 	mov.w	sl, #0
 800958e:	e7ae      	b.n	80094ee <__gethex+0x202>
 8009590:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009594:	42a8      	cmp	r0, r5
 8009596:	dd72      	ble.n	800967e <__gethex+0x392>
 8009598:	1b45      	subs	r5, r0, r5
 800959a:	42ae      	cmp	r6, r5
 800959c:	dc36      	bgt.n	800960c <__gethex+0x320>
 800959e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80095a2:	2b02      	cmp	r3, #2
 80095a4:	d02a      	beq.n	80095fc <__gethex+0x310>
 80095a6:	2b03      	cmp	r3, #3
 80095a8:	d02c      	beq.n	8009604 <__gethex+0x318>
 80095aa:	2b01      	cmp	r3, #1
 80095ac:	d11c      	bne.n	80095e8 <__gethex+0x2fc>
 80095ae:	42ae      	cmp	r6, r5
 80095b0:	d11a      	bne.n	80095e8 <__gethex+0x2fc>
 80095b2:	2e01      	cmp	r6, #1
 80095b4:	d112      	bne.n	80095dc <__gethex+0x2f0>
 80095b6:	9a04      	ldr	r2, [sp, #16]
 80095b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80095bc:	6013      	str	r3, [r2, #0]
 80095be:	2301      	movs	r3, #1
 80095c0:	6123      	str	r3, [r4, #16]
 80095c2:	f8c9 3000 	str.w	r3, [r9]
 80095c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80095c8:	2762      	movs	r7, #98	; 0x62
 80095ca:	601c      	str	r4, [r3, #0]
 80095cc:	e723      	b.n	8009416 <__gethex+0x12a>
 80095ce:	bf00      	nop
 80095d0:	0800baa0 	.word	0x0800baa0
 80095d4:	0800ba28 	.word	0x0800ba28
 80095d8:	0800ba39 	.word	0x0800ba39
 80095dc:	1e71      	subs	r1, r6, #1
 80095de:	4620      	mov	r0, r4
 80095e0:	f000 fe4a 	bl	800a278 <__any_on>
 80095e4:	2800      	cmp	r0, #0
 80095e6:	d1e6      	bne.n	80095b6 <__gethex+0x2ca>
 80095e8:	ee18 0a10 	vmov	r0, s16
 80095ec:	4621      	mov	r1, r4
 80095ee:	f000 f9e3 	bl	80099b8 <_Bfree>
 80095f2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80095f4:	2300      	movs	r3, #0
 80095f6:	6013      	str	r3, [r2, #0]
 80095f8:	2750      	movs	r7, #80	; 0x50
 80095fa:	e70c      	b.n	8009416 <__gethex+0x12a>
 80095fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d1f2      	bne.n	80095e8 <__gethex+0x2fc>
 8009602:	e7d8      	b.n	80095b6 <__gethex+0x2ca>
 8009604:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009606:	2b00      	cmp	r3, #0
 8009608:	d1d5      	bne.n	80095b6 <__gethex+0x2ca>
 800960a:	e7ed      	b.n	80095e8 <__gethex+0x2fc>
 800960c:	1e6f      	subs	r7, r5, #1
 800960e:	f1ba 0f00 	cmp.w	sl, #0
 8009612:	d131      	bne.n	8009678 <__gethex+0x38c>
 8009614:	b127      	cbz	r7, 8009620 <__gethex+0x334>
 8009616:	4639      	mov	r1, r7
 8009618:	4620      	mov	r0, r4
 800961a:	f000 fe2d 	bl	800a278 <__any_on>
 800961e:	4682      	mov	sl, r0
 8009620:	117b      	asrs	r3, r7, #5
 8009622:	2101      	movs	r1, #1
 8009624:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009628:	f007 071f 	and.w	r7, r7, #31
 800962c:	fa01 f707 	lsl.w	r7, r1, r7
 8009630:	421f      	tst	r7, r3
 8009632:	4629      	mov	r1, r5
 8009634:	4620      	mov	r0, r4
 8009636:	bf18      	it	ne
 8009638:	f04a 0a02 	orrne.w	sl, sl, #2
 800963c:	1b76      	subs	r6, r6, r5
 800963e:	f7ff fded 	bl	800921c <rshift>
 8009642:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009646:	2702      	movs	r7, #2
 8009648:	f1ba 0f00 	cmp.w	sl, #0
 800964c:	d048      	beq.n	80096e0 <__gethex+0x3f4>
 800964e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009652:	2b02      	cmp	r3, #2
 8009654:	d015      	beq.n	8009682 <__gethex+0x396>
 8009656:	2b03      	cmp	r3, #3
 8009658:	d017      	beq.n	800968a <__gethex+0x39e>
 800965a:	2b01      	cmp	r3, #1
 800965c:	d109      	bne.n	8009672 <__gethex+0x386>
 800965e:	f01a 0f02 	tst.w	sl, #2
 8009662:	d006      	beq.n	8009672 <__gethex+0x386>
 8009664:	f8d9 0000 	ldr.w	r0, [r9]
 8009668:	ea4a 0a00 	orr.w	sl, sl, r0
 800966c:	f01a 0f01 	tst.w	sl, #1
 8009670:	d10e      	bne.n	8009690 <__gethex+0x3a4>
 8009672:	f047 0710 	orr.w	r7, r7, #16
 8009676:	e033      	b.n	80096e0 <__gethex+0x3f4>
 8009678:	f04f 0a01 	mov.w	sl, #1
 800967c:	e7d0      	b.n	8009620 <__gethex+0x334>
 800967e:	2701      	movs	r7, #1
 8009680:	e7e2      	b.n	8009648 <__gethex+0x35c>
 8009682:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009684:	f1c3 0301 	rsb	r3, r3, #1
 8009688:	9315      	str	r3, [sp, #84]	; 0x54
 800968a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800968c:	2b00      	cmp	r3, #0
 800968e:	d0f0      	beq.n	8009672 <__gethex+0x386>
 8009690:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009694:	f104 0314 	add.w	r3, r4, #20
 8009698:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800969c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80096a0:	f04f 0c00 	mov.w	ip, #0
 80096a4:	4618      	mov	r0, r3
 80096a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80096aa:	f1b2 3fff 	cmp.w	r2, #4294967295
 80096ae:	d01c      	beq.n	80096ea <__gethex+0x3fe>
 80096b0:	3201      	adds	r2, #1
 80096b2:	6002      	str	r2, [r0, #0]
 80096b4:	2f02      	cmp	r7, #2
 80096b6:	f104 0314 	add.w	r3, r4, #20
 80096ba:	d13f      	bne.n	800973c <__gethex+0x450>
 80096bc:	f8d8 2000 	ldr.w	r2, [r8]
 80096c0:	3a01      	subs	r2, #1
 80096c2:	42b2      	cmp	r2, r6
 80096c4:	d10a      	bne.n	80096dc <__gethex+0x3f0>
 80096c6:	1171      	asrs	r1, r6, #5
 80096c8:	2201      	movs	r2, #1
 80096ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80096ce:	f006 061f 	and.w	r6, r6, #31
 80096d2:	fa02 f606 	lsl.w	r6, r2, r6
 80096d6:	421e      	tst	r6, r3
 80096d8:	bf18      	it	ne
 80096da:	4617      	movne	r7, r2
 80096dc:	f047 0720 	orr.w	r7, r7, #32
 80096e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80096e2:	601c      	str	r4, [r3, #0]
 80096e4:	9b04      	ldr	r3, [sp, #16]
 80096e6:	601d      	str	r5, [r3, #0]
 80096e8:	e695      	b.n	8009416 <__gethex+0x12a>
 80096ea:	4299      	cmp	r1, r3
 80096ec:	f843 cc04 	str.w	ip, [r3, #-4]
 80096f0:	d8d8      	bhi.n	80096a4 <__gethex+0x3b8>
 80096f2:	68a3      	ldr	r3, [r4, #8]
 80096f4:	459b      	cmp	fp, r3
 80096f6:	db19      	blt.n	800972c <__gethex+0x440>
 80096f8:	6861      	ldr	r1, [r4, #4]
 80096fa:	ee18 0a10 	vmov	r0, s16
 80096fe:	3101      	adds	r1, #1
 8009700:	f000 f91a 	bl	8009938 <_Balloc>
 8009704:	4681      	mov	r9, r0
 8009706:	b918      	cbnz	r0, 8009710 <__gethex+0x424>
 8009708:	4b1a      	ldr	r3, [pc, #104]	; (8009774 <__gethex+0x488>)
 800970a:	4602      	mov	r2, r0
 800970c:	2184      	movs	r1, #132	; 0x84
 800970e:	e6a8      	b.n	8009462 <__gethex+0x176>
 8009710:	6922      	ldr	r2, [r4, #16]
 8009712:	3202      	adds	r2, #2
 8009714:	f104 010c 	add.w	r1, r4, #12
 8009718:	0092      	lsls	r2, r2, #2
 800971a:	300c      	adds	r0, #12
 800971c:	f7fd f9a0 	bl	8006a60 <memcpy>
 8009720:	4621      	mov	r1, r4
 8009722:	ee18 0a10 	vmov	r0, s16
 8009726:	f000 f947 	bl	80099b8 <_Bfree>
 800972a:	464c      	mov	r4, r9
 800972c:	6923      	ldr	r3, [r4, #16]
 800972e:	1c5a      	adds	r2, r3, #1
 8009730:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009734:	6122      	str	r2, [r4, #16]
 8009736:	2201      	movs	r2, #1
 8009738:	615a      	str	r2, [r3, #20]
 800973a:	e7bb      	b.n	80096b4 <__gethex+0x3c8>
 800973c:	6922      	ldr	r2, [r4, #16]
 800973e:	455a      	cmp	r2, fp
 8009740:	dd0b      	ble.n	800975a <__gethex+0x46e>
 8009742:	2101      	movs	r1, #1
 8009744:	4620      	mov	r0, r4
 8009746:	f7ff fd69 	bl	800921c <rshift>
 800974a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800974e:	3501      	adds	r5, #1
 8009750:	42ab      	cmp	r3, r5
 8009752:	f6ff aed0 	blt.w	80094f6 <__gethex+0x20a>
 8009756:	2701      	movs	r7, #1
 8009758:	e7c0      	b.n	80096dc <__gethex+0x3f0>
 800975a:	f016 061f 	ands.w	r6, r6, #31
 800975e:	d0fa      	beq.n	8009756 <__gethex+0x46a>
 8009760:	4453      	add	r3, sl
 8009762:	f1c6 0620 	rsb	r6, r6, #32
 8009766:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800976a:	f000 f9d7 	bl	8009b1c <__hi0bits>
 800976e:	42b0      	cmp	r0, r6
 8009770:	dbe7      	blt.n	8009742 <__gethex+0x456>
 8009772:	e7f0      	b.n	8009756 <__gethex+0x46a>
 8009774:	0800ba28 	.word	0x0800ba28

08009778 <L_shift>:
 8009778:	f1c2 0208 	rsb	r2, r2, #8
 800977c:	0092      	lsls	r2, r2, #2
 800977e:	b570      	push	{r4, r5, r6, lr}
 8009780:	f1c2 0620 	rsb	r6, r2, #32
 8009784:	6843      	ldr	r3, [r0, #4]
 8009786:	6804      	ldr	r4, [r0, #0]
 8009788:	fa03 f506 	lsl.w	r5, r3, r6
 800978c:	432c      	orrs	r4, r5
 800978e:	40d3      	lsrs	r3, r2
 8009790:	6004      	str	r4, [r0, #0]
 8009792:	f840 3f04 	str.w	r3, [r0, #4]!
 8009796:	4288      	cmp	r0, r1
 8009798:	d3f4      	bcc.n	8009784 <L_shift+0xc>
 800979a:	bd70      	pop	{r4, r5, r6, pc}

0800979c <__match>:
 800979c:	b530      	push	{r4, r5, lr}
 800979e:	6803      	ldr	r3, [r0, #0]
 80097a0:	3301      	adds	r3, #1
 80097a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097a6:	b914      	cbnz	r4, 80097ae <__match+0x12>
 80097a8:	6003      	str	r3, [r0, #0]
 80097aa:	2001      	movs	r0, #1
 80097ac:	bd30      	pop	{r4, r5, pc}
 80097ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097b2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80097b6:	2d19      	cmp	r5, #25
 80097b8:	bf98      	it	ls
 80097ba:	3220      	addls	r2, #32
 80097bc:	42a2      	cmp	r2, r4
 80097be:	d0f0      	beq.n	80097a2 <__match+0x6>
 80097c0:	2000      	movs	r0, #0
 80097c2:	e7f3      	b.n	80097ac <__match+0x10>

080097c4 <__hexnan>:
 80097c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097c8:	680b      	ldr	r3, [r1, #0]
 80097ca:	115e      	asrs	r6, r3, #5
 80097cc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80097d0:	f013 031f 	ands.w	r3, r3, #31
 80097d4:	b087      	sub	sp, #28
 80097d6:	bf18      	it	ne
 80097d8:	3604      	addne	r6, #4
 80097da:	2500      	movs	r5, #0
 80097dc:	1f37      	subs	r7, r6, #4
 80097de:	4690      	mov	r8, r2
 80097e0:	6802      	ldr	r2, [r0, #0]
 80097e2:	9301      	str	r3, [sp, #4]
 80097e4:	4682      	mov	sl, r0
 80097e6:	f846 5c04 	str.w	r5, [r6, #-4]
 80097ea:	46b9      	mov	r9, r7
 80097ec:	463c      	mov	r4, r7
 80097ee:	9502      	str	r5, [sp, #8]
 80097f0:	46ab      	mov	fp, r5
 80097f2:	7851      	ldrb	r1, [r2, #1]
 80097f4:	1c53      	adds	r3, r2, #1
 80097f6:	9303      	str	r3, [sp, #12]
 80097f8:	b341      	cbz	r1, 800984c <__hexnan+0x88>
 80097fa:	4608      	mov	r0, r1
 80097fc:	9205      	str	r2, [sp, #20]
 80097fe:	9104      	str	r1, [sp, #16]
 8009800:	f7ff fd5e 	bl	80092c0 <__hexdig_fun>
 8009804:	2800      	cmp	r0, #0
 8009806:	d14f      	bne.n	80098a8 <__hexnan+0xe4>
 8009808:	9904      	ldr	r1, [sp, #16]
 800980a:	9a05      	ldr	r2, [sp, #20]
 800980c:	2920      	cmp	r1, #32
 800980e:	d818      	bhi.n	8009842 <__hexnan+0x7e>
 8009810:	9b02      	ldr	r3, [sp, #8]
 8009812:	459b      	cmp	fp, r3
 8009814:	dd13      	ble.n	800983e <__hexnan+0x7a>
 8009816:	454c      	cmp	r4, r9
 8009818:	d206      	bcs.n	8009828 <__hexnan+0x64>
 800981a:	2d07      	cmp	r5, #7
 800981c:	dc04      	bgt.n	8009828 <__hexnan+0x64>
 800981e:	462a      	mov	r2, r5
 8009820:	4649      	mov	r1, r9
 8009822:	4620      	mov	r0, r4
 8009824:	f7ff ffa8 	bl	8009778 <L_shift>
 8009828:	4544      	cmp	r4, r8
 800982a:	d950      	bls.n	80098ce <__hexnan+0x10a>
 800982c:	2300      	movs	r3, #0
 800982e:	f1a4 0904 	sub.w	r9, r4, #4
 8009832:	f844 3c04 	str.w	r3, [r4, #-4]
 8009836:	f8cd b008 	str.w	fp, [sp, #8]
 800983a:	464c      	mov	r4, r9
 800983c:	461d      	mov	r5, r3
 800983e:	9a03      	ldr	r2, [sp, #12]
 8009840:	e7d7      	b.n	80097f2 <__hexnan+0x2e>
 8009842:	2929      	cmp	r1, #41	; 0x29
 8009844:	d156      	bne.n	80098f4 <__hexnan+0x130>
 8009846:	3202      	adds	r2, #2
 8009848:	f8ca 2000 	str.w	r2, [sl]
 800984c:	f1bb 0f00 	cmp.w	fp, #0
 8009850:	d050      	beq.n	80098f4 <__hexnan+0x130>
 8009852:	454c      	cmp	r4, r9
 8009854:	d206      	bcs.n	8009864 <__hexnan+0xa0>
 8009856:	2d07      	cmp	r5, #7
 8009858:	dc04      	bgt.n	8009864 <__hexnan+0xa0>
 800985a:	462a      	mov	r2, r5
 800985c:	4649      	mov	r1, r9
 800985e:	4620      	mov	r0, r4
 8009860:	f7ff ff8a 	bl	8009778 <L_shift>
 8009864:	4544      	cmp	r4, r8
 8009866:	d934      	bls.n	80098d2 <__hexnan+0x10e>
 8009868:	f1a8 0204 	sub.w	r2, r8, #4
 800986c:	4623      	mov	r3, r4
 800986e:	f853 1b04 	ldr.w	r1, [r3], #4
 8009872:	f842 1f04 	str.w	r1, [r2, #4]!
 8009876:	429f      	cmp	r7, r3
 8009878:	d2f9      	bcs.n	800986e <__hexnan+0xaa>
 800987a:	1b3b      	subs	r3, r7, r4
 800987c:	f023 0303 	bic.w	r3, r3, #3
 8009880:	3304      	adds	r3, #4
 8009882:	3401      	adds	r4, #1
 8009884:	3e03      	subs	r6, #3
 8009886:	42b4      	cmp	r4, r6
 8009888:	bf88      	it	hi
 800988a:	2304      	movhi	r3, #4
 800988c:	4443      	add	r3, r8
 800988e:	2200      	movs	r2, #0
 8009890:	f843 2b04 	str.w	r2, [r3], #4
 8009894:	429f      	cmp	r7, r3
 8009896:	d2fb      	bcs.n	8009890 <__hexnan+0xcc>
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	b91b      	cbnz	r3, 80098a4 <__hexnan+0xe0>
 800989c:	4547      	cmp	r7, r8
 800989e:	d127      	bne.n	80098f0 <__hexnan+0x12c>
 80098a0:	2301      	movs	r3, #1
 80098a2:	603b      	str	r3, [r7, #0]
 80098a4:	2005      	movs	r0, #5
 80098a6:	e026      	b.n	80098f6 <__hexnan+0x132>
 80098a8:	3501      	adds	r5, #1
 80098aa:	2d08      	cmp	r5, #8
 80098ac:	f10b 0b01 	add.w	fp, fp, #1
 80098b0:	dd06      	ble.n	80098c0 <__hexnan+0xfc>
 80098b2:	4544      	cmp	r4, r8
 80098b4:	d9c3      	bls.n	800983e <__hexnan+0x7a>
 80098b6:	2300      	movs	r3, #0
 80098b8:	f844 3c04 	str.w	r3, [r4, #-4]
 80098bc:	2501      	movs	r5, #1
 80098be:	3c04      	subs	r4, #4
 80098c0:	6822      	ldr	r2, [r4, #0]
 80098c2:	f000 000f 	and.w	r0, r0, #15
 80098c6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80098ca:	6022      	str	r2, [r4, #0]
 80098cc:	e7b7      	b.n	800983e <__hexnan+0x7a>
 80098ce:	2508      	movs	r5, #8
 80098d0:	e7b5      	b.n	800983e <__hexnan+0x7a>
 80098d2:	9b01      	ldr	r3, [sp, #4]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d0df      	beq.n	8009898 <__hexnan+0xd4>
 80098d8:	f04f 32ff 	mov.w	r2, #4294967295
 80098dc:	f1c3 0320 	rsb	r3, r3, #32
 80098e0:	fa22 f303 	lsr.w	r3, r2, r3
 80098e4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80098e8:	401a      	ands	r2, r3
 80098ea:	f846 2c04 	str.w	r2, [r6, #-4]
 80098ee:	e7d3      	b.n	8009898 <__hexnan+0xd4>
 80098f0:	3f04      	subs	r7, #4
 80098f2:	e7d1      	b.n	8009898 <__hexnan+0xd4>
 80098f4:	2004      	movs	r0, #4
 80098f6:	b007      	add	sp, #28
 80098f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080098fc <_localeconv_r>:
 80098fc:	4800      	ldr	r0, [pc, #0]	; (8009900 <_localeconv_r+0x4>)
 80098fe:	4770      	bx	lr
 8009900:	20000168 	.word	0x20000168

08009904 <malloc>:
 8009904:	4b02      	ldr	r3, [pc, #8]	; (8009910 <malloc+0xc>)
 8009906:	4601      	mov	r1, r0
 8009908:	6818      	ldr	r0, [r3, #0]
 800990a:	f000 bd59 	b.w	800a3c0 <_malloc_r>
 800990e:	bf00      	nop
 8009910:	20000010 	.word	0x20000010

08009914 <__ascii_mbtowc>:
 8009914:	b082      	sub	sp, #8
 8009916:	b901      	cbnz	r1, 800991a <__ascii_mbtowc+0x6>
 8009918:	a901      	add	r1, sp, #4
 800991a:	b142      	cbz	r2, 800992e <__ascii_mbtowc+0x1a>
 800991c:	b14b      	cbz	r3, 8009932 <__ascii_mbtowc+0x1e>
 800991e:	7813      	ldrb	r3, [r2, #0]
 8009920:	600b      	str	r3, [r1, #0]
 8009922:	7812      	ldrb	r2, [r2, #0]
 8009924:	1e10      	subs	r0, r2, #0
 8009926:	bf18      	it	ne
 8009928:	2001      	movne	r0, #1
 800992a:	b002      	add	sp, #8
 800992c:	4770      	bx	lr
 800992e:	4610      	mov	r0, r2
 8009930:	e7fb      	b.n	800992a <__ascii_mbtowc+0x16>
 8009932:	f06f 0001 	mvn.w	r0, #1
 8009936:	e7f8      	b.n	800992a <__ascii_mbtowc+0x16>

08009938 <_Balloc>:
 8009938:	b570      	push	{r4, r5, r6, lr}
 800993a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800993c:	4604      	mov	r4, r0
 800993e:	460d      	mov	r5, r1
 8009940:	b976      	cbnz	r6, 8009960 <_Balloc+0x28>
 8009942:	2010      	movs	r0, #16
 8009944:	f7ff ffde 	bl	8009904 <malloc>
 8009948:	4602      	mov	r2, r0
 800994a:	6260      	str	r0, [r4, #36]	; 0x24
 800994c:	b920      	cbnz	r0, 8009958 <_Balloc+0x20>
 800994e:	4b18      	ldr	r3, [pc, #96]	; (80099b0 <_Balloc+0x78>)
 8009950:	4818      	ldr	r0, [pc, #96]	; (80099b4 <_Balloc+0x7c>)
 8009952:	2166      	movs	r1, #102	; 0x66
 8009954:	f000 ff3e 	bl	800a7d4 <__assert_func>
 8009958:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800995c:	6006      	str	r6, [r0, #0]
 800995e:	60c6      	str	r6, [r0, #12]
 8009960:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009962:	68f3      	ldr	r3, [r6, #12]
 8009964:	b183      	cbz	r3, 8009988 <_Balloc+0x50>
 8009966:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009968:	68db      	ldr	r3, [r3, #12]
 800996a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800996e:	b9b8      	cbnz	r0, 80099a0 <_Balloc+0x68>
 8009970:	2101      	movs	r1, #1
 8009972:	fa01 f605 	lsl.w	r6, r1, r5
 8009976:	1d72      	adds	r2, r6, #5
 8009978:	0092      	lsls	r2, r2, #2
 800997a:	4620      	mov	r0, r4
 800997c:	f000 fc9d 	bl	800a2ba <_calloc_r>
 8009980:	b160      	cbz	r0, 800999c <_Balloc+0x64>
 8009982:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009986:	e00e      	b.n	80099a6 <_Balloc+0x6e>
 8009988:	2221      	movs	r2, #33	; 0x21
 800998a:	2104      	movs	r1, #4
 800998c:	4620      	mov	r0, r4
 800998e:	f000 fc94 	bl	800a2ba <_calloc_r>
 8009992:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009994:	60f0      	str	r0, [r6, #12]
 8009996:	68db      	ldr	r3, [r3, #12]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d1e4      	bne.n	8009966 <_Balloc+0x2e>
 800999c:	2000      	movs	r0, #0
 800999e:	bd70      	pop	{r4, r5, r6, pc}
 80099a0:	6802      	ldr	r2, [r0, #0]
 80099a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80099a6:	2300      	movs	r3, #0
 80099a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80099ac:	e7f7      	b.n	800999e <_Balloc+0x66>
 80099ae:	bf00      	nop
 80099b0:	0800b9b6 	.word	0x0800b9b6
 80099b4:	0800bab4 	.word	0x0800bab4

080099b8 <_Bfree>:
 80099b8:	b570      	push	{r4, r5, r6, lr}
 80099ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80099bc:	4605      	mov	r5, r0
 80099be:	460c      	mov	r4, r1
 80099c0:	b976      	cbnz	r6, 80099e0 <_Bfree+0x28>
 80099c2:	2010      	movs	r0, #16
 80099c4:	f7ff ff9e 	bl	8009904 <malloc>
 80099c8:	4602      	mov	r2, r0
 80099ca:	6268      	str	r0, [r5, #36]	; 0x24
 80099cc:	b920      	cbnz	r0, 80099d8 <_Bfree+0x20>
 80099ce:	4b09      	ldr	r3, [pc, #36]	; (80099f4 <_Bfree+0x3c>)
 80099d0:	4809      	ldr	r0, [pc, #36]	; (80099f8 <_Bfree+0x40>)
 80099d2:	218a      	movs	r1, #138	; 0x8a
 80099d4:	f000 fefe 	bl	800a7d4 <__assert_func>
 80099d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80099dc:	6006      	str	r6, [r0, #0]
 80099de:	60c6      	str	r6, [r0, #12]
 80099e0:	b13c      	cbz	r4, 80099f2 <_Bfree+0x3a>
 80099e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80099e4:	6862      	ldr	r2, [r4, #4]
 80099e6:	68db      	ldr	r3, [r3, #12]
 80099e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80099ec:	6021      	str	r1, [r4, #0]
 80099ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80099f2:	bd70      	pop	{r4, r5, r6, pc}
 80099f4:	0800b9b6 	.word	0x0800b9b6
 80099f8:	0800bab4 	.word	0x0800bab4

080099fc <__multadd>:
 80099fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a00:	690d      	ldr	r5, [r1, #16]
 8009a02:	4607      	mov	r7, r0
 8009a04:	460c      	mov	r4, r1
 8009a06:	461e      	mov	r6, r3
 8009a08:	f101 0c14 	add.w	ip, r1, #20
 8009a0c:	2000      	movs	r0, #0
 8009a0e:	f8dc 3000 	ldr.w	r3, [ip]
 8009a12:	b299      	uxth	r1, r3
 8009a14:	fb02 6101 	mla	r1, r2, r1, r6
 8009a18:	0c1e      	lsrs	r6, r3, #16
 8009a1a:	0c0b      	lsrs	r3, r1, #16
 8009a1c:	fb02 3306 	mla	r3, r2, r6, r3
 8009a20:	b289      	uxth	r1, r1
 8009a22:	3001      	adds	r0, #1
 8009a24:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009a28:	4285      	cmp	r5, r0
 8009a2a:	f84c 1b04 	str.w	r1, [ip], #4
 8009a2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009a32:	dcec      	bgt.n	8009a0e <__multadd+0x12>
 8009a34:	b30e      	cbz	r6, 8009a7a <__multadd+0x7e>
 8009a36:	68a3      	ldr	r3, [r4, #8]
 8009a38:	42ab      	cmp	r3, r5
 8009a3a:	dc19      	bgt.n	8009a70 <__multadd+0x74>
 8009a3c:	6861      	ldr	r1, [r4, #4]
 8009a3e:	4638      	mov	r0, r7
 8009a40:	3101      	adds	r1, #1
 8009a42:	f7ff ff79 	bl	8009938 <_Balloc>
 8009a46:	4680      	mov	r8, r0
 8009a48:	b928      	cbnz	r0, 8009a56 <__multadd+0x5a>
 8009a4a:	4602      	mov	r2, r0
 8009a4c:	4b0c      	ldr	r3, [pc, #48]	; (8009a80 <__multadd+0x84>)
 8009a4e:	480d      	ldr	r0, [pc, #52]	; (8009a84 <__multadd+0x88>)
 8009a50:	21b5      	movs	r1, #181	; 0xb5
 8009a52:	f000 febf 	bl	800a7d4 <__assert_func>
 8009a56:	6922      	ldr	r2, [r4, #16]
 8009a58:	3202      	adds	r2, #2
 8009a5a:	f104 010c 	add.w	r1, r4, #12
 8009a5e:	0092      	lsls	r2, r2, #2
 8009a60:	300c      	adds	r0, #12
 8009a62:	f7fc fffd 	bl	8006a60 <memcpy>
 8009a66:	4621      	mov	r1, r4
 8009a68:	4638      	mov	r0, r7
 8009a6a:	f7ff ffa5 	bl	80099b8 <_Bfree>
 8009a6e:	4644      	mov	r4, r8
 8009a70:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009a74:	3501      	adds	r5, #1
 8009a76:	615e      	str	r6, [r3, #20]
 8009a78:	6125      	str	r5, [r4, #16]
 8009a7a:	4620      	mov	r0, r4
 8009a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a80:	0800ba28 	.word	0x0800ba28
 8009a84:	0800bab4 	.word	0x0800bab4

08009a88 <__s2b>:
 8009a88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a8c:	460c      	mov	r4, r1
 8009a8e:	4615      	mov	r5, r2
 8009a90:	461f      	mov	r7, r3
 8009a92:	2209      	movs	r2, #9
 8009a94:	3308      	adds	r3, #8
 8009a96:	4606      	mov	r6, r0
 8009a98:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a9c:	2100      	movs	r1, #0
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	429a      	cmp	r2, r3
 8009aa2:	db09      	blt.n	8009ab8 <__s2b+0x30>
 8009aa4:	4630      	mov	r0, r6
 8009aa6:	f7ff ff47 	bl	8009938 <_Balloc>
 8009aaa:	b940      	cbnz	r0, 8009abe <__s2b+0x36>
 8009aac:	4602      	mov	r2, r0
 8009aae:	4b19      	ldr	r3, [pc, #100]	; (8009b14 <__s2b+0x8c>)
 8009ab0:	4819      	ldr	r0, [pc, #100]	; (8009b18 <__s2b+0x90>)
 8009ab2:	21ce      	movs	r1, #206	; 0xce
 8009ab4:	f000 fe8e 	bl	800a7d4 <__assert_func>
 8009ab8:	0052      	lsls	r2, r2, #1
 8009aba:	3101      	adds	r1, #1
 8009abc:	e7f0      	b.n	8009aa0 <__s2b+0x18>
 8009abe:	9b08      	ldr	r3, [sp, #32]
 8009ac0:	6143      	str	r3, [r0, #20]
 8009ac2:	2d09      	cmp	r5, #9
 8009ac4:	f04f 0301 	mov.w	r3, #1
 8009ac8:	6103      	str	r3, [r0, #16]
 8009aca:	dd16      	ble.n	8009afa <__s2b+0x72>
 8009acc:	f104 0909 	add.w	r9, r4, #9
 8009ad0:	46c8      	mov	r8, r9
 8009ad2:	442c      	add	r4, r5
 8009ad4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009ad8:	4601      	mov	r1, r0
 8009ada:	3b30      	subs	r3, #48	; 0x30
 8009adc:	220a      	movs	r2, #10
 8009ade:	4630      	mov	r0, r6
 8009ae0:	f7ff ff8c 	bl	80099fc <__multadd>
 8009ae4:	45a0      	cmp	r8, r4
 8009ae6:	d1f5      	bne.n	8009ad4 <__s2b+0x4c>
 8009ae8:	f1a5 0408 	sub.w	r4, r5, #8
 8009aec:	444c      	add	r4, r9
 8009aee:	1b2d      	subs	r5, r5, r4
 8009af0:	1963      	adds	r3, r4, r5
 8009af2:	42bb      	cmp	r3, r7
 8009af4:	db04      	blt.n	8009b00 <__s2b+0x78>
 8009af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009afa:	340a      	adds	r4, #10
 8009afc:	2509      	movs	r5, #9
 8009afe:	e7f6      	b.n	8009aee <__s2b+0x66>
 8009b00:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009b04:	4601      	mov	r1, r0
 8009b06:	3b30      	subs	r3, #48	; 0x30
 8009b08:	220a      	movs	r2, #10
 8009b0a:	4630      	mov	r0, r6
 8009b0c:	f7ff ff76 	bl	80099fc <__multadd>
 8009b10:	e7ee      	b.n	8009af0 <__s2b+0x68>
 8009b12:	bf00      	nop
 8009b14:	0800ba28 	.word	0x0800ba28
 8009b18:	0800bab4 	.word	0x0800bab4

08009b1c <__hi0bits>:
 8009b1c:	0c03      	lsrs	r3, r0, #16
 8009b1e:	041b      	lsls	r3, r3, #16
 8009b20:	b9d3      	cbnz	r3, 8009b58 <__hi0bits+0x3c>
 8009b22:	0400      	lsls	r0, r0, #16
 8009b24:	2310      	movs	r3, #16
 8009b26:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009b2a:	bf04      	itt	eq
 8009b2c:	0200      	lsleq	r0, r0, #8
 8009b2e:	3308      	addeq	r3, #8
 8009b30:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009b34:	bf04      	itt	eq
 8009b36:	0100      	lsleq	r0, r0, #4
 8009b38:	3304      	addeq	r3, #4
 8009b3a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009b3e:	bf04      	itt	eq
 8009b40:	0080      	lsleq	r0, r0, #2
 8009b42:	3302      	addeq	r3, #2
 8009b44:	2800      	cmp	r0, #0
 8009b46:	db05      	blt.n	8009b54 <__hi0bits+0x38>
 8009b48:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009b4c:	f103 0301 	add.w	r3, r3, #1
 8009b50:	bf08      	it	eq
 8009b52:	2320      	moveq	r3, #32
 8009b54:	4618      	mov	r0, r3
 8009b56:	4770      	bx	lr
 8009b58:	2300      	movs	r3, #0
 8009b5a:	e7e4      	b.n	8009b26 <__hi0bits+0xa>

08009b5c <__lo0bits>:
 8009b5c:	6803      	ldr	r3, [r0, #0]
 8009b5e:	f013 0207 	ands.w	r2, r3, #7
 8009b62:	4601      	mov	r1, r0
 8009b64:	d00b      	beq.n	8009b7e <__lo0bits+0x22>
 8009b66:	07da      	lsls	r2, r3, #31
 8009b68:	d423      	bmi.n	8009bb2 <__lo0bits+0x56>
 8009b6a:	0798      	lsls	r0, r3, #30
 8009b6c:	bf49      	itett	mi
 8009b6e:	085b      	lsrmi	r3, r3, #1
 8009b70:	089b      	lsrpl	r3, r3, #2
 8009b72:	2001      	movmi	r0, #1
 8009b74:	600b      	strmi	r3, [r1, #0]
 8009b76:	bf5c      	itt	pl
 8009b78:	600b      	strpl	r3, [r1, #0]
 8009b7a:	2002      	movpl	r0, #2
 8009b7c:	4770      	bx	lr
 8009b7e:	b298      	uxth	r0, r3
 8009b80:	b9a8      	cbnz	r0, 8009bae <__lo0bits+0x52>
 8009b82:	0c1b      	lsrs	r3, r3, #16
 8009b84:	2010      	movs	r0, #16
 8009b86:	b2da      	uxtb	r2, r3
 8009b88:	b90a      	cbnz	r2, 8009b8e <__lo0bits+0x32>
 8009b8a:	3008      	adds	r0, #8
 8009b8c:	0a1b      	lsrs	r3, r3, #8
 8009b8e:	071a      	lsls	r2, r3, #28
 8009b90:	bf04      	itt	eq
 8009b92:	091b      	lsreq	r3, r3, #4
 8009b94:	3004      	addeq	r0, #4
 8009b96:	079a      	lsls	r2, r3, #30
 8009b98:	bf04      	itt	eq
 8009b9a:	089b      	lsreq	r3, r3, #2
 8009b9c:	3002      	addeq	r0, #2
 8009b9e:	07da      	lsls	r2, r3, #31
 8009ba0:	d403      	bmi.n	8009baa <__lo0bits+0x4e>
 8009ba2:	085b      	lsrs	r3, r3, #1
 8009ba4:	f100 0001 	add.w	r0, r0, #1
 8009ba8:	d005      	beq.n	8009bb6 <__lo0bits+0x5a>
 8009baa:	600b      	str	r3, [r1, #0]
 8009bac:	4770      	bx	lr
 8009bae:	4610      	mov	r0, r2
 8009bb0:	e7e9      	b.n	8009b86 <__lo0bits+0x2a>
 8009bb2:	2000      	movs	r0, #0
 8009bb4:	4770      	bx	lr
 8009bb6:	2020      	movs	r0, #32
 8009bb8:	4770      	bx	lr
	...

08009bbc <__i2b>:
 8009bbc:	b510      	push	{r4, lr}
 8009bbe:	460c      	mov	r4, r1
 8009bc0:	2101      	movs	r1, #1
 8009bc2:	f7ff feb9 	bl	8009938 <_Balloc>
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	b928      	cbnz	r0, 8009bd6 <__i2b+0x1a>
 8009bca:	4b05      	ldr	r3, [pc, #20]	; (8009be0 <__i2b+0x24>)
 8009bcc:	4805      	ldr	r0, [pc, #20]	; (8009be4 <__i2b+0x28>)
 8009bce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009bd2:	f000 fdff 	bl	800a7d4 <__assert_func>
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	6144      	str	r4, [r0, #20]
 8009bda:	6103      	str	r3, [r0, #16]
 8009bdc:	bd10      	pop	{r4, pc}
 8009bde:	bf00      	nop
 8009be0:	0800ba28 	.word	0x0800ba28
 8009be4:	0800bab4 	.word	0x0800bab4

08009be8 <__multiply>:
 8009be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bec:	4691      	mov	r9, r2
 8009bee:	690a      	ldr	r2, [r1, #16]
 8009bf0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009bf4:	429a      	cmp	r2, r3
 8009bf6:	bfb8      	it	lt
 8009bf8:	460b      	movlt	r3, r1
 8009bfa:	460c      	mov	r4, r1
 8009bfc:	bfbc      	itt	lt
 8009bfe:	464c      	movlt	r4, r9
 8009c00:	4699      	movlt	r9, r3
 8009c02:	6927      	ldr	r7, [r4, #16]
 8009c04:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009c08:	68a3      	ldr	r3, [r4, #8]
 8009c0a:	6861      	ldr	r1, [r4, #4]
 8009c0c:	eb07 060a 	add.w	r6, r7, sl
 8009c10:	42b3      	cmp	r3, r6
 8009c12:	b085      	sub	sp, #20
 8009c14:	bfb8      	it	lt
 8009c16:	3101      	addlt	r1, #1
 8009c18:	f7ff fe8e 	bl	8009938 <_Balloc>
 8009c1c:	b930      	cbnz	r0, 8009c2c <__multiply+0x44>
 8009c1e:	4602      	mov	r2, r0
 8009c20:	4b44      	ldr	r3, [pc, #272]	; (8009d34 <__multiply+0x14c>)
 8009c22:	4845      	ldr	r0, [pc, #276]	; (8009d38 <__multiply+0x150>)
 8009c24:	f240 115d 	movw	r1, #349	; 0x15d
 8009c28:	f000 fdd4 	bl	800a7d4 <__assert_func>
 8009c2c:	f100 0514 	add.w	r5, r0, #20
 8009c30:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009c34:	462b      	mov	r3, r5
 8009c36:	2200      	movs	r2, #0
 8009c38:	4543      	cmp	r3, r8
 8009c3a:	d321      	bcc.n	8009c80 <__multiply+0x98>
 8009c3c:	f104 0314 	add.w	r3, r4, #20
 8009c40:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009c44:	f109 0314 	add.w	r3, r9, #20
 8009c48:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009c4c:	9202      	str	r2, [sp, #8]
 8009c4e:	1b3a      	subs	r2, r7, r4
 8009c50:	3a15      	subs	r2, #21
 8009c52:	f022 0203 	bic.w	r2, r2, #3
 8009c56:	3204      	adds	r2, #4
 8009c58:	f104 0115 	add.w	r1, r4, #21
 8009c5c:	428f      	cmp	r7, r1
 8009c5e:	bf38      	it	cc
 8009c60:	2204      	movcc	r2, #4
 8009c62:	9201      	str	r2, [sp, #4]
 8009c64:	9a02      	ldr	r2, [sp, #8]
 8009c66:	9303      	str	r3, [sp, #12]
 8009c68:	429a      	cmp	r2, r3
 8009c6a:	d80c      	bhi.n	8009c86 <__multiply+0x9e>
 8009c6c:	2e00      	cmp	r6, #0
 8009c6e:	dd03      	ble.n	8009c78 <__multiply+0x90>
 8009c70:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d05a      	beq.n	8009d2e <__multiply+0x146>
 8009c78:	6106      	str	r6, [r0, #16]
 8009c7a:	b005      	add	sp, #20
 8009c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c80:	f843 2b04 	str.w	r2, [r3], #4
 8009c84:	e7d8      	b.n	8009c38 <__multiply+0x50>
 8009c86:	f8b3 a000 	ldrh.w	sl, [r3]
 8009c8a:	f1ba 0f00 	cmp.w	sl, #0
 8009c8e:	d024      	beq.n	8009cda <__multiply+0xf2>
 8009c90:	f104 0e14 	add.w	lr, r4, #20
 8009c94:	46a9      	mov	r9, r5
 8009c96:	f04f 0c00 	mov.w	ip, #0
 8009c9a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009c9e:	f8d9 1000 	ldr.w	r1, [r9]
 8009ca2:	fa1f fb82 	uxth.w	fp, r2
 8009ca6:	b289      	uxth	r1, r1
 8009ca8:	fb0a 110b 	mla	r1, sl, fp, r1
 8009cac:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009cb0:	f8d9 2000 	ldr.w	r2, [r9]
 8009cb4:	4461      	add	r1, ip
 8009cb6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009cba:	fb0a c20b 	mla	r2, sl, fp, ip
 8009cbe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009cc2:	b289      	uxth	r1, r1
 8009cc4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009cc8:	4577      	cmp	r7, lr
 8009cca:	f849 1b04 	str.w	r1, [r9], #4
 8009cce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009cd2:	d8e2      	bhi.n	8009c9a <__multiply+0xb2>
 8009cd4:	9a01      	ldr	r2, [sp, #4]
 8009cd6:	f845 c002 	str.w	ip, [r5, r2]
 8009cda:	9a03      	ldr	r2, [sp, #12]
 8009cdc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009ce0:	3304      	adds	r3, #4
 8009ce2:	f1b9 0f00 	cmp.w	r9, #0
 8009ce6:	d020      	beq.n	8009d2a <__multiply+0x142>
 8009ce8:	6829      	ldr	r1, [r5, #0]
 8009cea:	f104 0c14 	add.w	ip, r4, #20
 8009cee:	46ae      	mov	lr, r5
 8009cf0:	f04f 0a00 	mov.w	sl, #0
 8009cf4:	f8bc b000 	ldrh.w	fp, [ip]
 8009cf8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009cfc:	fb09 220b 	mla	r2, r9, fp, r2
 8009d00:	4492      	add	sl, r2
 8009d02:	b289      	uxth	r1, r1
 8009d04:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009d08:	f84e 1b04 	str.w	r1, [lr], #4
 8009d0c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009d10:	f8be 1000 	ldrh.w	r1, [lr]
 8009d14:	0c12      	lsrs	r2, r2, #16
 8009d16:	fb09 1102 	mla	r1, r9, r2, r1
 8009d1a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009d1e:	4567      	cmp	r7, ip
 8009d20:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009d24:	d8e6      	bhi.n	8009cf4 <__multiply+0x10c>
 8009d26:	9a01      	ldr	r2, [sp, #4]
 8009d28:	50a9      	str	r1, [r5, r2]
 8009d2a:	3504      	adds	r5, #4
 8009d2c:	e79a      	b.n	8009c64 <__multiply+0x7c>
 8009d2e:	3e01      	subs	r6, #1
 8009d30:	e79c      	b.n	8009c6c <__multiply+0x84>
 8009d32:	bf00      	nop
 8009d34:	0800ba28 	.word	0x0800ba28
 8009d38:	0800bab4 	.word	0x0800bab4

08009d3c <__pow5mult>:
 8009d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d40:	4615      	mov	r5, r2
 8009d42:	f012 0203 	ands.w	r2, r2, #3
 8009d46:	4606      	mov	r6, r0
 8009d48:	460f      	mov	r7, r1
 8009d4a:	d007      	beq.n	8009d5c <__pow5mult+0x20>
 8009d4c:	4c25      	ldr	r4, [pc, #148]	; (8009de4 <__pow5mult+0xa8>)
 8009d4e:	3a01      	subs	r2, #1
 8009d50:	2300      	movs	r3, #0
 8009d52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009d56:	f7ff fe51 	bl	80099fc <__multadd>
 8009d5a:	4607      	mov	r7, r0
 8009d5c:	10ad      	asrs	r5, r5, #2
 8009d5e:	d03d      	beq.n	8009ddc <__pow5mult+0xa0>
 8009d60:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009d62:	b97c      	cbnz	r4, 8009d84 <__pow5mult+0x48>
 8009d64:	2010      	movs	r0, #16
 8009d66:	f7ff fdcd 	bl	8009904 <malloc>
 8009d6a:	4602      	mov	r2, r0
 8009d6c:	6270      	str	r0, [r6, #36]	; 0x24
 8009d6e:	b928      	cbnz	r0, 8009d7c <__pow5mult+0x40>
 8009d70:	4b1d      	ldr	r3, [pc, #116]	; (8009de8 <__pow5mult+0xac>)
 8009d72:	481e      	ldr	r0, [pc, #120]	; (8009dec <__pow5mult+0xb0>)
 8009d74:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009d78:	f000 fd2c 	bl	800a7d4 <__assert_func>
 8009d7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009d80:	6004      	str	r4, [r0, #0]
 8009d82:	60c4      	str	r4, [r0, #12]
 8009d84:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009d88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009d8c:	b94c      	cbnz	r4, 8009da2 <__pow5mult+0x66>
 8009d8e:	f240 2171 	movw	r1, #625	; 0x271
 8009d92:	4630      	mov	r0, r6
 8009d94:	f7ff ff12 	bl	8009bbc <__i2b>
 8009d98:	2300      	movs	r3, #0
 8009d9a:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d9e:	4604      	mov	r4, r0
 8009da0:	6003      	str	r3, [r0, #0]
 8009da2:	f04f 0900 	mov.w	r9, #0
 8009da6:	07eb      	lsls	r3, r5, #31
 8009da8:	d50a      	bpl.n	8009dc0 <__pow5mult+0x84>
 8009daa:	4639      	mov	r1, r7
 8009dac:	4622      	mov	r2, r4
 8009dae:	4630      	mov	r0, r6
 8009db0:	f7ff ff1a 	bl	8009be8 <__multiply>
 8009db4:	4639      	mov	r1, r7
 8009db6:	4680      	mov	r8, r0
 8009db8:	4630      	mov	r0, r6
 8009dba:	f7ff fdfd 	bl	80099b8 <_Bfree>
 8009dbe:	4647      	mov	r7, r8
 8009dc0:	106d      	asrs	r5, r5, #1
 8009dc2:	d00b      	beq.n	8009ddc <__pow5mult+0xa0>
 8009dc4:	6820      	ldr	r0, [r4, #0]
 8009dc6:	b938      	cbnz	r0, 8009dd8 <__pow5mult+0x9c>
 8009dc8:	4622      	mov	r2, r4
 8009dca:	4621      	mov	r1, r4
 8009dcc:	4630      	mov	r0, r6
 8009dce:	f7ff ff0b 	bl	8009be8 <__multiply>
 8009dd2:	6020      	str	r0, [r4, #0]
 8009dd4:	f8c0 9000 	str.w	r9, [r0]
 8009dd8:	4604      	mov	r4, r0
 8009dda:	e7e4      	b.n	8009da6 <__pow5mult+0x6a>
 8009ddc:	4638      	mov	r0, r7
 8009dde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009de2:	bf00      	nop
 8009de4:	0800bc00 	.word	0x0800bc00
 8009de8:	0800b9b6 	.word	0x0800b9b6
 8009dec:	0800bab4 	.word	0x0800bab4

08009df0 <__lshift>:
 8009df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009df4:	460c      	mov	r4, r1
 8009df6:	6849      	ldr	r1, [r1, #4]
 8009df8:	6923      	ldr	r3, [r4, #16]
 8009dfa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009dfe:	68a3      	ldr	r3, [r4, #8]
 8009e00:	4607      	mov	r7, r0
 8009e02:	4691      	mov	r9, r2
 8009e04:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009e08:	f108 0601 	add.w	r6, r8, #1
 8009e0c:	42b3      	cmp	r3, r6
 8009e0e:	db0b      	blt.n	8009e28 <__lshift+0x38>
 8009e10:	4638      	mov	r0, r7
 8009e12:	f7ff fd91 	bl	8009938 <_Balloc>
 8009e16:	4605      	mov	r5, r0
 8009e18:	b948      	cbnz	r0, 8009e2e <__lshift+0x3e>
 8009e1a:	4602      	mov	r2, r0
 8009e1c:	4b2a      	ldr	r3, [pc, #168]	; (8009ec8 <__lshift+0xd8>)
 8009e1e:	482b      	ldr	r0, [pc, #172]	; (8009ecc <__lshift+0xdc>)
 8009e20:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009e24:	f000 fcd6 	bl	800a7d4 <__assert_func>
 8009e28:	3101      	adds	r1, #1
 8009e2a:	005b      	lsls	r3, r3, #1
 8009e2c:	e7ee      	b.n	8009e0c <__lshift+0x1c>
 8009e2e:	2300      	movs	r3, #0
 8009e30:	f100 0114 	add.w	r1, r0, #20
 8009e34:	f100 0210 	add.w	r2, r0, #16
 8009e38:	4618      	mov	r0, r3
 8009e3a:	4553      	cmp	r3, sl
 8009e3c:	db37      	blt.n	8009eae <__lshift+0xbe>
 8009e3e:	6920      	ldr	r0, [r4, #16]
 8009e40:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009e44:	f104 0314 	add.w	r3, r4, #20
 8009e48:	f019 091f 	ands.w	r9, r9, #31
 8009e4c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009e50:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009e54:	d02f      	beq.n	8009eb6 <__lshift+0xc6>
 8009e56:	f1c9 0e20 	rsb	lr, r9, #32
 8009e5a:	468a      	mov	sl, r1
 8009e5c:	f04f 0c00 	mov.w	ip, #0
 8009e60:	681a      	ldr	r2, [r3, #0]
 8009e62:	fa02 f209 	lsl.w	r2, r2, r9
 8009e66:	ea42 020c 	orr.w	r2, r2, ip
 8009e6a:	f84a 2b04 	str.w	r2, [sl], #4
 8009e6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e72:	4298      	cmp	r0, r3
 8009e74:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009e78:	d8f2      	bhi.n	8009e60 <__lshift+0x70>
 8009e7a:	1b03      	subs	r3, r0, r4
 8009e7c:	3b15      	subs	r3, #21
 8009e7e:	f023 0303 	bic.w	r3, r3, #3
 8009e82:	3304      	adds	r3, #4
 8009e84:	f104 0215 	add.w	r2, r4, #21
 8009e88:	4290      	cmp	r0, r2
 8009e8a:	bf38      	it	cc
 8009e8c:	2304      	movcc	r3, #4
 8009e8e:	f841 c003 	str.w	ip, [r1, r3]
 8009e92:	f1bc 0f00 	cmp.w	ip, #0
 8009e96:	d001      	beq.n	8009e9c <__lshift+0xac>
 8009e98:	f108 0602 	add.w	r6, r8, #2
 8009e9c:	3e01      	subs	r6, #1
 8009e9e:	4638      	mov	r0, r7
 8009ea0:	612e      	str	r6, [r5, #16]
 8009ea2:	4621      	mov	r1, r4
 8009ea4:	f7ff fd88 	bl	80099b8 <_Bfree>
 8009ea8:	4628      	mov	r0, r5
 8009eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009eae:	f842 0f04 	str.w	r0, [r2, #4]!
 8009eb2:	3301      	adds	r3, #1
 8009eb4:	e7c1      	b.n	8009e3a <__lshift+0x4a>
 8009eb6:	3904      	subs	r1, #4
 8009eb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ebc:	f841 2f04 	str.w	r2, [r1, #4]!
 8009ec0:	4298      	cmp	r0, r3
 8009ec2:	d8f9      	bhi.n	8009eb8 <__lshift+0xc8>
 8009ec4:	e7ea      	b.n	8009e9c <__lshift+0xac>
 8009ec6:	bf00      	nop
 8009ec8:	0800ba28 	.word	0x0800ba28
 8009ecc:	0800bab4 	.word	0x0800bab4

08009ed0 <__mcmp>:
 8009ed0:	b530      	push	{r4, r5, lr}
 8009ed2:	6902      	ldr	r2, [r0, #16]
 8009ed4:	690c      	ldr	r4, [r1, #16]
 8009ed6:	1b12      	subs	r2, r2, r4
 8009ed8:	d10e      	bne.n	8009ef8 <__mcmp+0x28>
 8009eda:	f100 0314 	add.w	r3, r0, #20
 8009ede:	3114      	adds	r1, #20
 8009ee0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009ee4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009ee8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009eec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009ef0:	42a5      	cmp	r5, r4
 8009ef2:	d003      	beq.n	8009efc <__mcmp+0x2c>
 8009ef4:	d305      	bcc.n	8009f02 <__mcmp+0x32>
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	4610      	mov	r0, r2
 8009efa:	bd30      	pop	{r4, r5, pc}
 8009efc:	4283      	cmp	r3, r0
 8009efe:	d3f3      	bcc.n	8009ee8 <__mcmp+0x18>
 8009f00:	e7fa      	b.n	8009ef8 <__mcmp+0x28>
 8009f02:	f04f 32ff 	mov.w	r2, #4294967295
 8009f06:	e7f7      	b.n	8009ef8 <__mcmp+0x28>

08009f08 <__mdiff>:
 8009f08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f0c:	460c      	mov	r4, r1
 8009f0e:	4606      	mov	r6, r0
 8009f10:	4611      	mov	r1, r2
 8009f12:	4620      	mov	r0, r4
 8009f14:	4690      	mov	r8, r2
 8009f16:	f7ff ffdb 	bl	8009ed0 <__mcmp>
 8009f1a:	1e05      	subs	r5, r0, #0
 8009f1c:	d110      	bne.n	8009f40 <__mdiff+0x38>
 8009f1e:	4629      	mov	r1, r5
 8009f20:	4630      	mov	r0, r6
 8009f22:	f7ff fd09 	bl	8009938 <_Balloc>
 8009f26:	b930      	cbnz	r0, 8009f36 <__mdiff+0x2e>
 8009f28:	4b3a      	ldr	r3, [pc, #232]	; (800a014 <__mdiff+0x10c>)
 8009f2a:	4602      	mov	r2, r0
 8009f2c:	f240 2132 	movw	r1, #562	; 0x232
 8009f30:	4839      	ldr	r0, [pc, #228]	; (800a018 <__mdiff+0x110>)
 8009f32:	f000 fc4f 	bl	800a7d4 <__assert_func>
 8009f36:	2301      	movs	r3, #1
 8009f38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009f3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f40:	bfa4      	itt	ge
 8009f42:	4643      	movge	r3, r8
 8009f44:	46a0      	movge	r8, r4
 8009f46:	4630      	mov	r0, r6
 8009f48:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009f4c:	bfa6      	itte	ge
 8009f4e:	461c      	movge	r4, r3
 8009f50:	2500      	movge	r5, #0
 8009f52:	2501      	movlt	r5, #1
 8009f54:	f7ff fcf0 	bl	8009938 <_Balloc>
 8009f58:	b920      	cbnz	r0, 8009f64 <__mdiff+0x5c>
 8009f5a:	4b2e      	ldr	r3, [pc, #184]	; (800a014 <__mdiff+0x10c>)
 8009f5c:	4602      	mov	r2, r0
 8009f5e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009f62:	e7e5      	b.n	8009f30 <__mdiff+0x28>
 8009f64:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009f68:	6926      	ldr	r6, [r4, #16]
 8009f6a:	60c5      	str	r5, [r0, #12]
 8009f6c:	f104 0914 	add.w	r9, r4, #20
 8009f70:	f108 0514 	add.w	r5, r8, #20
 8009f74:	f100 0e14 	add.w	lr, r0, #20
 8009f78:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009f7c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009f80:	f108 0210 	add.w	r2, r8, #16
 8009f84:	46f2      	mov	sl, lr
 8009f86:	2100      	movs	r1, #0
 8009f88:	f859 3b04 	ldr.w	r3, [r9], #4
 8009f8c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009f90:	fa1f f883 	uxth.w	r8, r3
 8009f94:	fa11 f18b 	uxtah	r1, r1, fp
 8009f98:	0c1b      	lsrs	r3, r3, #16
 8009f9a:	eba1 0808 	sub.w	r8, r1, r8
 8009f9e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009fa2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009fa6:	fa1f f888 	uxth.w	r8, r8
 8009faa:	1419      	asrs	r1, r3, #16
 8009fac:	454e      	cmp	r6, r9
 8009fae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009fb2:	f84a 3b04 	str.w	r3, [sl], #4
 8009fb6:	d8e7      	bhi.n	8009f88 <__mdiff+0x80>
 8009fb8:	1b33      	subs	r3, r6, r4
 8009fba:	3b15      	subs	r3, #21
 8009fbc:	f023 0303 	bic.w	r3, r3, #3
 8009fc0:	3304      	adds	r3, #4
 8009fc2:	3415      	adds	r4, #21
 8009fc4:	42a6      	cmp	r6, r4
 8009fc6:	bf38      	it	cc
 8009fc8:	2304      	movcc	r3, #4
 8009fca:	441d      	add	r5, r3
 8009fcc:	4473      	add	r3, lr
 8009fce:	469e      	mov	lr, r3
 8009fd0:	462e      	mov	r6, r5
 8009fd2:	4566      	cmp	r6, ip
 8009fd4:	d30e      	bcc.n	8009ff4 <__mdiff+0xec>
 8009fd6:	f10c 0203 	add.w	r2, ip, #3
 8009fda:	1b52      	subs	r2, r2, r5
 8009fdc:	f022 0203 	bic.w	r2, r2, #3
 8009fe0:	3d03      	subs	r5, #3
 8009fe2:	45ac      	cmp	ip, r5
 8009fe4:	bf38      	it	cc
 8009fe6:	2200      	movcc	r2, #0
 8009fe8:	441a      	add	r2, r3
 8009fea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009fee:	b17b      	cbz	r3, 800a010 <__mdiff+0x108>
 8009ff0:	6107      	str	r7, [r0, #16]
 8009ff2:	e7a3      	b.n	8009f3c <__mdiff+0x34>
 8009ff4:	f856 8b04 	ldr.w	r8, [r6], #4
 8009ff8:	fa11 f288 	uxtah	r2, r1, r8
 8009ffc:	1414      	asrs	r4, r2, #16
 8009ffe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a002:	b292      	uxth	r2, r2
 800a004:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a008:	f84e 2b04 	str.w	r2, [lr], #4
 800a00c:	1421      	asrs	r1, r4, #16
 800a00e:	e7e0      	b.n	8009fd2 <__mdiff+0xca>
 800a010:	3f01      	subs	r7, #1
 800a012:	e7ea      	b.n	8009fea <__mdiff+0xe2>
 800a014:	0800ba28 	.word	0x0800ba28
 800a018:	0800bab4 	.word	0x0800bab4

0800a01c <__ulp>:
 800a01c:	b082      	sub	sp, #8
 800a01e:	ed8d 0b00 	vstr	d0, [sp]
 800a022:	9b01      	ldr	r3, [sp, #4]
 800a024:	4912      	ldr	r1, [pc, #72]	; (800a070 <__ulp+0x54>)
 800a026:	4019      	ands	r1, r3
 800a028:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a02c:	2900      	cmp	r1, #0
 800a02e:	dd05      	ble.n	800a03c <__ulp+0x20>
 800a030:	2200      	movs	r2, #0
 800a032:	460b      	mov	r3, r1
 800a034:	ec43 2b10 	vmov	d0, r2, r3
 800a038:	b002      	add	sp, #8
 800a03a:	4770      	bx	lr
 800a03c:	4249      	negs	r1, r1
 800a03e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a042:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a046:	f04f 0200 	mov.w	r2, #0
 800a04a:	f04f 0300 	mov.w	r3, #0
 800a04e:	da04      	bge.n	800a05a <__ulp+0x3e>
 800a050:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a054:	fa41 f300 	asr.w	r3, r1, r0
 800a058:	e7ec      	b.n	800a034 <__ulp+0x18>
 800a05a:	f1a0 0114 	sub.w	r1, r0, #20
 800a05e:	291e      	cmp	r1, #30
 800a060:	bfda      	itte	le
 800a062:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a066:	fa20 f101 	lsrle.w	r1, r0, r1
 800a06a:	2101      	movgt	r1, #1
 800a06c:	460a      	mov	r2, r1
 800a06e:	e7e1      	b.n	800a034 <__ulp+0x18>
 800a070:	7ff00000 	.word	0x7ff00000

0800a074 <__b2d>:
 800a074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a076:	6905      	ldr	r5, [r0, #16]
 800a078:	f100 0714 	add.w	r7, r0, #20
 800a07c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a080:	1f2e      	subs	r6, r5, #4
 800a082:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a086:	4620      	mov	r0, r4
 800a088:	f7ff fd48 	bl	8009b1c <__hi0bits>
 800a08c:	f1c0 0320 	rsb	r3, r0, #32
 800a090:	280a      	cmp	r0, #10
 800a092:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a110 <__b2d+0x9c>
 800a096:	600b      	str	r3, [r1, #0]
 800a098:	dc14      	bgt.n	800a0c4 <__b2d+0x50>
 800a09a:	f1c0 0e0b 	rsb	lr, r0, #11
 800a09e:	fa24 f10e 	lsr.w	r1, r4, lr
 800a0a2:	42b7      	cmp	r7, r6
 800a0a4:	ea41 030c 	orr.w	r3, r1, ip
 800a0a8:	bf34      	ite	cc
 800a0aa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a0ae:	2100      	movcs	r1, #0
 800a0b0:	3015      	adds	r0, #21
 800a0b2:	fa04 f000 	lsl.w	r0, r4, r0
 800a0b6:	fa21 f10e 	lsr.w	r1, r1, lr
 800a0ba:	ea40 0201 	orr.w	r2, r0, r1
 800a0be:	ec43 2b10 	vmov	d0, r2, r3
 800a0c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0c4:	42b7      	cmp	r7, r6
 800a0c6:	bf3a      	itte	cc
 800a0c8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a0cc:	f1a5 0608 	subcc.w	r6, r5, #8
 800a0d0:	2100      	movcs	r1, #0
 800a0d2:	380b      	subs	r0, #11
 800a0d4:	d017      	beq.n	800a106 <__b2d+0x92>
 800a0d6:	f1c0 0c20 	rsb	ip, r0, #32
 800a0da:	fa04 f500 	lsl.w	r5, r4, r0
 800a0de:	42be      	cmp	r6, r7
 800a0e0:	fa21 f40c 	lsr.w	r4, r1, ip
 800a0e4:	ea45 0504 	orr.w	r5, r5, r4
 800a0e8:	bf8c      	ite	hi
 800a0ea:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a0ee:	2400      	movls	r4, #0
 800a0f0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a0f4:	fa01 f000 	lsl.w	r0, r1, r0
 800a0f8:	fa24 f40c 	lsr.w	r4, r4, ip
 800a0fc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a100:	ea40 0204 	orr.w	r2, r0, r4
 800a104:	e7db      	b.n	800a0be <__b2d+0x4a>
 800a106:	ea44 030c 	orr.w	r3, r4, ip
 800a10a:	460a      	mov	r2, r1
 800a10c:	e7d7      	b.n	800a0be <__b2d+0x4a>
 800a10e:	bf00      	nop
 800a110:	3ff00000 	.word	0x3ff00000

0800a114 <__d2b>:
 800a114:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a118:	4689      	mov	r9, r1
 800a11a:	2101      	movs	r1, #1
 800a11c:	ec57 6b10 	vmov	r6, r7, d0
 800a120:	4690      	mov	r8, r2
 800a122:	f7ff fc09 	bl	8009938 <_Balloc>
 800a126:	4604      	mov	r4, r0
 800a128:	b930      	cbnz	r0, 800a138 <__d2b+0x24>
 800a12a:	4602      	mov	r2, r0
 800a12c:	4b25      	ldr	r3, [pc, #148]	; (800a1c4 <__d2b+0xb0>)
 800a12e:	4826      	ldr	r0, [pc, #152]	; (800a1c8 <__d2b+0xb4>)
 800a130:	f240 310a 	movw	r1, #778	; 0x30a
 800a134:	f000 fb4e 	bl	800a7d4 <__assert_func>
 800a138:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a13c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a140:	bb35      	cbnz	r5, 800a190 <__d2b+0x7c>
 800a142:	2e00      	cmp	r6, #0
 800a144:	9301      	str	r3, [sp, #4]
 800a146:	d028      	beq.n	800a19a <__d2b+0x86>
 800a148:	4668      	mov	r0, sp
 800a14a:	9600      	str	r6, [sp, #0]
 800a14c:	f7ff fd06 	bl	8009b5c <__lo0bits>
 800a150:	9900      	ldr	r1, [sp, #0]
 800a152:	b300      	cbz	r0, 800a196 <__d2b+0x82>
 800a154:	9a01      	ldr	r2, [sp, #4]
 800a156:	f1c0 0320 	rsb	r3, r0, #32
 800a15a:	fa02 f303 	lsl.w	r3, r2, r3
 800a15e:	430b      	orrs	r3, r1
 800a160:	40c2      	lsrs	r2, r0
 800a162:	6163      	str	r3, [r4, #20]
 800a164:	9201      	str	r2, [sp, #4]
 800a166:	9b01      	ldr	r3, [sp, #4]
 800a168:	61a3      	str	r3, [r4, #24]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	bf14      	ite	ne
 800a16e:	2202      	movne	r2, #2
 800a170:	2201      	moveq	r2, #1
 800a172:	6122      	str	r2, [r4, #16]
 800a174:	b1d5      	cbz	r5, 800a1ac <__d2b+0x98>
 800a176:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a17a:	4405      	add	r5, r0
 800a17c:	f8c9 5000 	str.w	r5, [r9]
 800a180:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a184:	f8c8 0000 	str.w	r0, [r8]
 800a188:	4620      	mov	r0, r4
 800a18a:	b003      	add	sp, #12
 800a18c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a190:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a194:	e7d5      	b.n	800a142 <__d2b+0x2e>
 800a196:	6161      	str	r1, [r4, #20]
 800a198:	e7e5      	b.n	800a166 <__d2b+0x52>
 800a19a:	a801      	add	r0, sp, #4
 800a19c:	f7ff fcde 	bl	8009b5c <__lo0bits>
 800a1a0:	9b01      	ldr	r3, [sp, #4]
 800a1a2:	6163      	str	r3, [r4, #20]
 800a1a4:	2201      	movs	r2, #1
 800a1a6:	6122      	str	r2, [r4, #16]
 800a1a8:	3020      	adds	r0, #32
 800a1aa:	e7e3      	b.n	800a174 <__d2b+0x60>
 800a1ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a1b0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a1b4:	f8c9 0000 	str.w	r0, [r9]
 800a1b8:	6918      	ldr	r0, [r3, #16]
 800a1ba:	f7ff fcaf 	bl	8009b1c <__hi0bits>
 800a1be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a1c2:	e7df      	b.n	800a184 <__d2b+0x70>
 800a1c4:	0800ba28 	.word	0x0800ba28
 800a1c8:	0800bab4 	.word	0x0800bab4

0800a1cc <__ratio>:
 800a1cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1d0:	4688      	mov	r8, r1
 800a1d2:	4669      	mov	r1, sp
 800a1d4:	4681      	mov	r9, r0
 800a1d6:	f7ff ff4d 	bl	800a074 <__b2d>
 800a1da:	a901      	add	r1, sp, #4
 800a1dc:	4640      	mov	r0, r8
 800a1de:	ec55 4b10 	vmov	r4, r5, d0
 800a1e2:	f7ff ff47 	bl	800a074 <__b2d>
 800a1e6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a1ea:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a1ee:	eba3 0c02 	sub.w	ip, r3, r2
 800a1f2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a1f6:	1a9b      	subs	r3, r3, r2
 800a1f8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a1fc:	ec51 0b10 	vmov	r0, r1, d0
 800a200:	2b00      	cmp	r3, #0
 800a202:	bfd6      	itet	le
 800a204:	460a      	movle	r2, r1
 800a206:	462a      	movgt	r2, r5
 800a208:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a20c:	468b      	mov	fp, r1
 800a20e:	462f      	mov	r7, r5
 800a210:	bfd4      	ite	le
 800a212:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a216:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a21a:	4620      	mov	r0, r4
 800a21c:	ee10 2a10 	vmov	r2, s0
 800a220:	465b      	mov	r3, fp
 800a222:	4639      	mov	r1, r7
 800a224:	f7f6 fb3a 	bl	800089c <__aeabi_ddiv>
 800a228:	ec41 0b10 	vmov	d0, r0, r1
 800a22c:	b003      	add	sp, #12
 800a22e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a232 <__copybits>:
 800a232:	3901      	subs	r1, #1
 800a234:	b570      	push	{r4, r5, r6, lr}
 800a236:	1149      	asrs	r1, r1, #5
 800a238:	6914      	ldr	r4, [r2, #16]
 800a23a:	3101      	adds	r1, #1
 800a23c:	f102 0314 	add.w	r3, r2, #20
 800a240:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a244:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a248:	1f05      	subs	r5, r0, #4
 800a24a:	42a3      	cmp	r3, r4
 800a24c:	d30c      	bcc.n	800a268 <__copybits+0x36>
 800a24e:	1aa3      	subs	r3, r4, r2
 800a250:	3b11      	subs	r3, #17
 800a252:	f023 0303 	bic.w	r3, r3, #3
 800a256:	3211      	adds	r2, #17
 800a258:	42a2      	cmp	r2, r4
 800a25a:	bf88      	it	hi
 800a25c:	2300      	movhi	r3, #0
 800a25e:	4418      	add	r0, r3
 800a260:	2300      	movs	r3, #0
 800a262:	4288      	cmp	r0, r1
 800a264:	d305      	bcc.n	800a272 <__copybits+0x40>
 800a266:	bd70      	pop	{r4, r5, r6, pc}
 800a268:	f853 6b04 	ldr.w	r6, [r3], #4
 800a26c:	f845 6f04 	str.w	r6, [r5, #4]!
 800a270:	e7eb      	b.n	800a24a <__copybits+0x18>
 800a272:	f840 3b04 	str.w	r3, [r0], #4
 800a276:	e7f4      	b.n	800a262 <__copybits+0x30>

0800a278 <__any_on>:
 800a278:	f100 0214 	add.w	r2, r0, #20
 800a27c:	6900      	ldr	r0, [r0, #16]
 800a27e:	114b      	asrs	r3, r1, #5
 800a280:	4298      	cmp	r0, r3
 800a282:	b510      	push	{r4, lr}
 800a284:	db11      	blt.n	800a2aa <__any_on+0x32>
 800a286:	dd0a      	ble.n	800a29e <__any_on+0x26>
 800a288:	f011 011f 	ands.w	r1, r1, #31
 800a28c:	d007      	beq.n	800a29e <__any_on+0x26>
 800a28e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a292:	fa24 f001 	lsr.w	r0, r4, r1
 800a296:	fa00 f101 	lsl.w	r1, r0, r1
 800a29a:	428c      	cmp	r4, r1
 800a29c:	d10b      	bne.n	800a2b6 <__any_on+0x3e>
 800a29e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a2a2:	4293      	cmp	r3, r2
 800a2a4:	d803      	bhi.n	800a2ae <__any_on+0x36>
 800a2a6:	2000      	movs	r0, #0
 800a2a8:	bd10      	pop	{r4, pc}
 800a2aa:	4603      	mov	r3, r0
 800a2ac:	e7f7      	b.n	800a29e <__any_on+0x26>
 800a2ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a2b2:	2900      	cmp	r1, #0
 800a2b4:	d0f5      	beq.n	800a2a2 <__any_on+0x2a>
 800a2b6:	2001      	movs	r0, #1
 800a2b8:	e7f6      	b.n	800a2a8 <__any_on+0x30>

0800a2ba <_calloc_r>:
 800a2ba:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a2bc:	fba1 2402 	umull	r2, r4, r1, r2
 800a2c0:	b94c      	cbnz	r4, 800a2d6 <_calloc_r+0x1c>
 800a2c2:	4611      	mov	r1, r2
 800a2c4:	9201      	str	r2, [sp, #4]
 800a2c6:	f000 f87b 	bl	800a3c0 <_malloc_r>
 800a2ca:	9a01      	ldr	r2, [sp, #4]
 800a2cc:	4605      	mov	r5, r0
 800a2ce:	b930      	cbnz	r0, 800a2de <_calloc_r+0x24>
 800a2d0:	4628      	mov	r0, r5
 800a2d2:	b003      	add	sp, #12
 800a2d4:	bd30      	pop	{r4, r5, pc}
 800a2d6:	220c      	movs	r2, #12
 800a2d8:	6002      	str	r2, [r0, #0]
 800a2da:	2500      	movs	r5, #0
 800a2dc:	e7f8      	b.n	800a2d0 <_calloc_r+0x16>
 800a2de:	4621      	mov	r1, r4
 800a2e0:	f7fc fbcc 	bl	8006a7c <memset>
 800a2e4:	e7f4      	b.n	800a2d0 <_calloc_r+0x16>
	...

0800a2e8 <_free_r>:
 800a2e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a2ea:	2900      	cmp	r1, #0
 800a2ec:	d044      	beq.n	800a378 <_free_r+0x90>
 800a2ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2f2:	9001      	str	r0, [sp, #4]
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	f1a1 0404 	sub.w	r4, r1, #4
 800a2fa:	bfb8      	it	lt
 800a2fc:	18e4      	addlt	r4, r4, r3
 800a2fe:	f000 fab3 	bl	800a868 <__malloc_lock>
 800a302:	4a1e      	ldr	r2, [pc, #120]	; (800a37c <_free_r+0x94>)
 800a304:	9801      	ldr	r0, [sp, #4]
 800a306:	6813      	ldr	r3, [r2, #0]
 800a308:	b933      	cbnz	r3, 800a318 <_free_r+0x30>
 800a30a:	6063      	str	r3, [r4, #4]
 800a30c:	6014      	str	r4, [r2, #0]
 800a30e:	b003      	add	sp, #12
 800a310:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a314:	f000 baae 	b.w	800a874 <__malloc_unlock>
 800a318:	42a3      	cmp	r3, r4
 800a31a:	d908      	bls.n	800a32e <_free_r+0x46>
 800a31c:	6825      	ldr	r5, [r4, #0]
 800a31e:	1961      	adds	r1, r4, r5
 800a320:	428b      	cmp	r3, r1
 800a322:	bf01      	itttt	eq
 800a324:	6819      	ldreq	r1, [r3, #0]
 800a326:	685b      	ldreq	r3, [r3, #4]
 800a328:	1949      	addeq	r1, r1, r5
 800a32a:	6021      	streq	r1, [r4, #0]
 800a32c:	e7ed      	b.n	800a30a <_free_r+0x22>
 800a32e:	461a      	mov	r2, r3
 800a330:	685b      	ldr	r3, [r3, #4]
 800a332:	b10b      	cbz	r3, 800a338 <_free_r+0x50>
 800a334:	42a3      	cmp	r3, r4
 800a336:	d9fa      	bls.n	800a32e <_free_r+0x46>
 800a338:	6811      	ldr	r1, [r2, #0]
 800a33a:	1855      	adds	r5, r2, r1
 800a33c:	42a5      	cmp	r5, r4
 800a33e:	d10b      	bne.n	800a358 <_free_r+0x70>
 800a340:	6824      	ldr	r4, [r4, #0]
 800a342:	4421      	add	r1, r4
 800a344:	1854      	adds	r4, r2, r1
 800a346:	42a3      	cmp	r3, r4
 800a348:	6011      	str	r1, [r2, #0]
 800a34a:	d1e0      	bne.n	800a30e <_free_r+0x26>
 800a34c:	681c      	ldr	r4, [r3, #0]
 800a34e:	685b      	ldr	r3, [r3, #4]
 800a350:	6053      	str	r3, [r2, #4]
 800a352:	4421      	add	r1, r4
 800a354:	6011      	str	r1, [r2, #0]
 800a356:	e7da      	b.n	800a30e <_free_r+0x26>
 800a358:	d902      	bls.n	800a360 <_free_r+0x78>
 800a35a:	230c      	movs	r3, #12
 800a35c:	6003      	str	r3, [r0, #0]
 800a35e:	e7d6      	b.n	800a30e <_free_r+0x26>
 800a360:	6825      	ldr	r5, [r4, #0]
 800a362:	1961      	adds	r1, r4, r5
 800a364:	428b      	cmp	r3, r1
 800a366:	bf04      	itt	eq
 800a368:	6819      	ldreq	r1, [r3, #0]
 800a36a:	685b      	ldreq	r3, [r3, #4]
 800a36c:	6063      	str	r3, [r4, #4]
 800a36e:	bf04      	itt	eq
 800a370:	1949      	addeq	r1, r1, r5
 800a372:	6021      	streq	r1, [r4, #0]
 800a374:	6054      	str	r4, [r2, #4]
 800a376:	e7ca      	b.n	800a30e <_free_r+0x26>
 800a378:	b003      	add	sp, #12
 800a37a:	bd30      	pop	{r4, r5, pc}
 800a37c:	20004c90 	.word	0x20004c90

0800a380 <sbrk_aligned>:
 800a380:	b570      	push	{r4, r5, r6, lr}
 800a382:	4e0e      	ldr	r6, [pc, #56]	; (800a3bc <sbrk_aligned+0x3c>)
 800a384:	460c      	mov	r4, r1
 800a386:	6831      	ldr	r1, [r6, #0]
 800a388:	4605      	mov	r5, r0
 800a38a:	b911      	cbnz	r1, 800a392 <sbrk_aligned+0x12>
 800a38c:	f000 f9f0 	bl	800a770 <_sbrk_r>
 800a390:	6030      	str	r0, [r6, #0]
 800a392:	4621      	mov	r1, r4
 800a394:	4628      	mov	r0, r5
 800a396:	f000 f9eb 	bl	800a770 <_sbrk_r>
 800a39a:	1c43      	adds	r3, r0, #1
 800a39c:	d00a      	beq.n	800a3b4 <sbrk_aligned+0x34>
 800a39e:	1cc4      	adds	r4, r0, #3
 800a3a0:	f024 0403 	bic.w	r4, r4, #3
 800a3a4:	42a0      	cmp	r0, r4
 800a3a6:	d007      	beq.n	800a3b8 <sbrk_aligned+0x38>
 800a3a8:	1a21      	subs	r1, r4, r0
 800a3aa:	4628      	mov	r0, r5
 800a3ac:	f000 f9e0 	bl	800a770 <_sbrk_r>
 800a3b0:	3001      	adds	r0, #1
 800a3b2:	d101      	bne.n	800a3b8 <sbrk_aligned+0x38>
 800a3b4:	f04f 34ff 	mov.w	r4, #4294967295
 800a3b8:	4620      	mov	r0, r4
 800a3ba:	bd70      	pop	{r4, r5, r6, pc}
 800a3bc:	20004c94 	.word	0x20004c94

0800a3c0 <_malloc_r>:
 800a3c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3c4:	1ccd      	adds	r5, r1, #3
 800a3c6:	f025 0503 	bic.w	r5, r5, #3
 800a3ca:	3508      	adds	r5, #8
 800a3cc:	2d0c      	cmp	r5, #12
 800a3ce:	bf38      	it	cc
 800a3d0:	250c      	movcc	r5, #12
 800a3d2:	2d00      	cmp	r5, #0
 800a3d4:	4607      	mov	r7, r0
 800a3d6:	db01      	blt.n	800a3dc <_malloc_r+0x1c>
 800a3d8:	42a9      	cmp	r1, r5
 800a3da:	d905      	bls.n	800a3e8 <_malloc_r+0x28>
 800a3dc:	230c      	movs	r3, #12
 800a3de:	603b      	str	r3, [r7, #0]
 800a3e0:	2600      	movs	r6, #0
 800a3e2:	4630      	mov	r0, r6
 800a3e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3e8:	4e2e      	ldr	r6, [pc, #184]	; (800a4a4 <_malloc_r+0xe4>)
 800a3ea:	f000 fa3d 	bl	800a868 <__malloc_lock>
 800a3ee:	6833      	ldr	r3, [r6, #0]
 800a3f0:	461c      	mov	r4, r3
 800a3f2:	bb34      	cbnz	r4, 800a442 <_malloc_r+0x82>
 800a3f4:	4629      	mov	r1, r5
 800a3f6:	4638      	mov	r0, r7
 800a3f8:	f7ff ffc2 	bl	800a380 <sbrk_aligned>
 800a3fc:	1c43      	adds	r3, r0, #1
 800a3fe:	4604      	mov	r4, r0
 800a400:	d14d      	bne.n	800a49e <_malloc_r+0xde>
 800a402:	6834      	ldr	r4, [r6, #0]
 800a404:	4626      	mov	r6, r4
 800a406:	2e00      	cmp	r6, #0
 800a408:	d140      	bne.n	800a48c <_malloc_r+0xcc>
 800a40a:	6823      	ldr	r3, [r4, #0]
 800a40c:	4631      	mov	r1, r6
 800a40e:	4638      	mov	r0, r7
 800a410:	eb04 0803 	add.w	r8, r4, r3
 800a414:	f000 f9ac 	bl	800a770 <_sbrk_r>
 800a418:	4580      	cmp	r8, r0
 800a41a:	d13a      	bne.n	800a492 <_malloc_r+0xd2>
 800a41c:	6821      	ldr	r1, [r4, #0]
 800a41e:	3503      	adds	r5, #3
 800a420:	1a6d      	subs	r5, r5, r1
 800a422:	f025 0503 	bic.w	r5, r5, #3
 800a426:	3508      	adds	r5, #8
 800a428:	2d0c      	cmp	r5, #12
 800a42a:	bf38      	it	cc
 800a42c:	250c      	movcc	r5, #12
 800a42e:	4629      	mov	r1, r5
 800a430:	4638      	mov	r0, r7
 800a432:	f7ff ffa5 	bl	800a380 <sbrk_aligned>
 800a436:	3001      	adds	r0, #1
 800a438:	d02b      	beq.n	800a492 <_malloc_r+0xd2>
 800a43a:	6823      	ldr	r3, [r4, #0]
 800a43c:	442b      	add	r3, r5
 800a43e:	6023      	str	r3, [r4, #0]
 800a440:	e00e      	b.n	800a460 <_malloc_r+0xa0>
 800a442:	6822      	ldr	r2, [r4, #0]
 800a444:	1b52      	subs	r2, r2, r5
 800a446:	d41e      	bmi.n	800a486 <_malloc_r+0xc6>
 800a448:	2a0b      	cmp	r2, #11
 800a44a:	d916      	bls.n	800a47a <_malloc_r+0xba>
 800a44c:	1961      	adds	r1, r4, r5
 800a44e:	42a3      	cmp	r3, r4
 800a450:	6025      	str	r5, [r4, #0]
 800a452:	bf18      	it	ne
 800a454:	6059      	strne	r1, [r3, #4]
 800a456:	6863      	ldr	r3, [r4, #4]
 800a458:	bf08      	it	eq
 800a45a:	6031      	streq	r1, [r6, #0]
 800a45c:	5162      	str	r2, [r4, r5]
 800a45e:	604b      	str	r3, [r1, #4]
 800a460:	4638      	mov	r0, r7
 800a462:	f104 060b 	add.w	r6, r4, #11
 800a466:	f000 fa05 	bl	800a874 <__malloc_unlock>
 800a46a:	f026 0607 	bic.w	r6, r6, #7
 800a46e:	1d23      	adds	r3, r4, #4
 800a470:	1af2      	subs	r2, r6, r3
 800a472:	d0b6      	beq.n	800a3e2 <_malloc_r+0x22>
 800a474:	1b9b      	subs	r3, r3, r6
 800a476:	50a3      	str	r3, [r4, r2]
 800a478:	e7b3      	b.n	800a3e2 <_malloc_r+0x22>
 800a47a:	6862      	ldr	r2, [r4, #4]
 800a47c:	42a3      	cmp	r3, r4
 800a47e:	bf0c      	ite	eq
 800a480:	6032      	streq	r2, [r6, #0]
 800a482:	605a      	strne	r2, [r3, #4]
 800a484:	e7ec      	b.n	800a460 <_malloc_r+0xa0>
 800a486:	4623      	mov	r3, r4
 800a488:	6864      	ldr	r4, [r4, #4]
 800a48a:	e7b2      	b.n	800a3f2 <_malloc_r+0x32>
 800a48c:	4634      	mov	r4, r6
 800a48e:	6876      	ldr	r6, [r6, #4]
 800a490:	e7b9      	b.n	800a406 <_malloc_r+0x46>
 800a492:	230c      	movs	r3, #12
 800a494:	603b      	str	r3, [r7, #0]
 800a496:	4638      	mov	r0, r7
 800a498:	f000 f9ec 	bl	800a874 <__malloc_unlock>
 800a49c:	e7a1      	b.n	800a3e2 <_malloc_r+0x22>
 800a49e:	6025      	str	r5, [r4, #0]
 800a4a0:	e7de      	b.n	800a460 <_malloc_r+0xa0>
 800a4a2:	bf00      	nop
 800a4a4:	20004c90 	.word	0x20004c90

0800a4a8 <__ssputs_r>:
 800a4a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4ac:	688e      	ldr	r6, [r1, #8]
 800a4ae:	429e      	cmp	r6, r3
 800a4b0:	4682      	mov	sl, r0
 800a4b2:	460c      	mov	r4, r1
 800a4b4:	4690      	mov	r8, r2
 800a4b6:	461f      	mov	r7, r3
 800a4b8:	d838      	bhi.n	800a52c <__ssputs_r+0x84>
 800a4ba:	898a      	ldrh	r2, [r1, #12]
 800a4bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a4c0:	d032      	beq.n	800a528 <__ssputs_r+0x80>
 800a4c2:	6825      	ldr	r5, [r4, #0]
 800a4c4:	6909      	ldr	r1, [r1, #16]
 800a4c6:	eba5 0901 	sub.w	r9, r5, r1
 800a4ca:	6965      	ldr	r5, [r4, #20]
 800a4cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a4d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a4d4:	3301      	adds	r3, #1
 800a4d6:	444b      	add	r3, r9
 800a4d8:	106d      	asrs	r5, r5, #1
 800a4da:	429d      	cmp	r5, r3
 800a4dc:	bf38      	it	cc
 800a4de:	461d      	movcc	r5, r3
 800a4e0:	0553      	lsls	r3, r2, #21
 800a4e2:	d531      	bpl.n	800a548 <__ssputs_r+0xa0>
 800a4e4:	4629      	mov	r1, r5
 800a4e6:	f7ff ff6b 	bl	800a3c0 <_malloc_r>
 800a4ea:	4606      	mov	r6, r0
 800a4ec:	b950      	cbnz	r0, 800a504 <__ssputs_r+0x5c>
 800a4ee:	230c      	movs	r3, #12
 800a4f0:	f8ca 3000 	str.w	r3, [sl]
 800a4f4:	89a3      	ldrh	r3, [r4, #12]
 800a4f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a4fa:	81a3      	strh	r3, [r4, #12]
 800a4fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a504:	6921      	ldr	r1, [r4, #16]
 800a506:	464a      	mov	r2, r9
 800a508:	f7fc faaa 	bl	8006a60 <memcpy>
 800a50c:	89a3      	ldrh	r3, [r4, #12]
 800a50e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a512:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a516:	81a3      	strh	r3, [r4, #12]
 800a518:	6126      	str	r6, [r4, #16]
 800a51a:	6165      	str	r5, [r4, #20]
 800a51c:	444e      	add	r6, r9
 800a51e:	eba5 0509 	sub.w	r5, r5, r9
 800a522:	6026      	str	r6, [r4, #0]
 800a524:	60a5      	str	r5, [r4, #8]
 800a526:	463e      	mov	r6, r7
 800a528:	42be      	cmp	r6, r7
 800a52a:	d900      	bls.n	800a52e <__ssputs_r+0x86>
 800a52c:	463e      	mov	r6, r7
 800a52e:	6820      	ldr	r0, [r4, #0]
 800a530:	4632      	mov	r2, r6
 800a532:	4641      	mov	r1, r8
 800a534:	f000 f97e 	bl	800a834 <memmove>
 800a538:	68a3      	ldr	r3, [r4, #8]
 800a53a:	1b9b      	subs	r3, r3, r6
 800a53c:	60a3      	str	r3, [r4, #8]
 800a53e:	6823      	ldr	r3, [r4, #0]
 800a540:	4433      	add	r3, r6
 800a542:	6023      	str	r3, [r4, #0]
 800a544:	2000      	movs	r0, #0
 800a546:	e7db      	b.n	800a500 <__ssputs_r+0x58>
 800a548:	462a      	mov	r2, r5
 800a54a:	f000 f999 	bl	800a880 <_realloc_r>
 800a54e:	4606      	mov	r6, r0
 800a550:	2800      	cmp	r0, #0
 800a552:	d1e1      	bne.n	800a518 <__ssputs_r+0x70>
 800a554:	6921      	ldr	r1, [r4, #16]
 800a556:	4650      	mov	r0, sl
 800a558:	f7ff fec6 	bl	800a2e8 <_free_r>
 800a55c:	e7c7      	b.n	800a4ee <__ssputs_r+0x46>
	...

0800a560 <_svfiprintf_r>:
 800a560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a564:	4698      	mov	r8, r3
 800a566:	898b      	ldrh	r3, [r1, #12]
 800a568:	061b      	lsls	r3, r3, #24
 800a56a:	b09d      	sub	sp, #116	; 0x74
 800a56c:	4607      	mov	r7, r0
 800a56e:	460d      	mov	r5, r1
 800a570:	4614      	mov	r4, r2
 800a572:	d50e      	bpl.n	800a592 <_svfiprintf_r+0x32>
 800a574:	690b      	ldr	r3, [r1, #16]
 800a576:	b963      	cbnz	r3, 800a592 <_svfiprintf_r+0x32>
 800a578:	2140      	movs	r1, #64	; 0x40
 800a57a:	f7ff ff21 	bl	800a3c0 <_malloc_r>
 800a57e:	6028      	str	r0, [r5, #0]
 800a580:	6128      	str	r0, [r5, #16]
 800a582:	b920      	cbnz	r0, 800a58e <_svfiprintf_r+0x2e>
 800a584:	230c      	movs	r3, #12
 800a586:	603b      	str	r3, [r7, #0]
 800a588:	f04f 30ff 	mov.w	r0, #4294967295
 800a58c:	e0d1      	b.n	800a732 <_svfiprintf_r+0x1d2>
 800a58e:	2340      	movs	r3, #64	; 0x40
 800a590:	616b      	str	r3, [r5, #20]
 800a592:	2300      	movs	r3, #0
 800a594:	9309      	str	r3, [sp, #36]	; 0x24
 800a596:	2320      	movs	r3, #32
 800a598:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a59c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5a0:	2330      	movs	r3, #48	; 0x30
 800a5a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a74c <_svfiprintf_r+0x1ec>
 800a5a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a5aa:	f04f 0901 	mov.w	r9, #1
 800a5ae:	4623      	mov	r3, r4
 800a5b0:	469a      	mov	sl, r3
 800a5b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5b6:	b10a      	cbz	r2, 800a5bc <_svfiprintf_r+0x5c>
 800a5b8:	2a25      	cmp	r2, #37	; 0x25
 800a5ba:	d1f9      	bne.n	800a5b0 <_svfiprintf_r+0x50>
 800a5bc:	ebba 0b04 	subs.w	fp, sl, r4
 800a5c0:	d00b      	beq.n	800a5da <_svfiprintf_r+0x7a>
 800a5c2:	465b      	mov	r3, fp
 800a5c4:	4622      	mov	r2, r4
 800a5c6:	4629      	mov	r1, r5
 800a5c8:	4638      	mov	r0, r7
 800a5ca:	f7ff ff6d 	bl	800a4a8 <__ssputs_r>
 800a5ce:	3001      	adds	r0, #1
 800a5d0:	f000 80aa 	beq.w	800a728 <_svfiprintf_r+0x1c8>
 800a5d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a5d6:	445a      	add	r2, fp
 800a5d8:	9209      	str	r2, [sp, #36]	; 0x24
 800a5da:	f89a 3000 	ldrb.w	r3, [sl]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	f000 80a2 	beq.w	800a728 <_svfiprintf_r+0x1c8>
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	f04f 32ff 	mov.w	r2, #4294967295
 800a5ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a5ee:	f10a 0a01 	add.w	sl, sl, #1
 800a5f2:	9304      	str	r3, [sp, #16]
 800a5f4:	9307      	str	r3, [sp, #28]
 800a5f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a5fa:	931a      	str	r3, [sp, #104]	; 0x68
 800a5fc:	4654      	mov	r4, sl
 800a5fe:	2205      	movs	r2, #5
 800a600:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a604:	4851      	ldr	r0, [pc, #324]	; (800a74c <_svfiprintf_r+0x1ec>)
 800a606:	f7f5 fe13 	bl	8000230 <memchr>
 800a60a:	9a04      	ldr	r2, [sp, #16]
 800a60c:	b9d8      	cbnz	r0, 800a646 <_svfiprintf_r+0xe6>
 800a60e:	06d0      	lsls	r0, r2, #27
 800a610:	bf44      	itt	mi
 800a612:	2320      	movmi	r3, #32
 800a614:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a618:	0711      	lsls	r1, r2, #28
 800a61a:	bf44      	itt	mi
 800a61c:	232b      	movmi	r3, #43	; 0x2b
 800a61e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a622:	f89a 3000 	ldrb.w	r3, [sl]
 800a626:	2b2a      	cmp	r3, #42	; 0x2a
 800a628:	d015      	beq.n	800a656 <_svfiprintf_r+0xf6>
 800a62a:	9a07      	ldr	r2, [sp, #28]
 800a62c:	4654      	mov	r4, sl
 800a62e:	2000      	movs	r0, #0
 800a630:	f04f 0c0a 	mov.w	ip, #10
 800a634:	4621      	mov	r1, r4
 800a636:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a63a:	3b30      	subs	r3, #48	; 0x30
 800a63c:	2b09      	cmp	r3, #9
 800a63e:	d94e      	bls.n	800a6de <_svfiprintf_r+0x17e>
 800a640:	b1b0      	cbz	r0, 800a670 <_svfiprintf_r+0x110>
 800a642:	9207      	str	r2, [sp, #28]
 800a644:	e014      	b.n	800a670 <_svfiprintf_r+0x110>
 800a646:	eba0 0308 	sub.w	r3, r0, r8
 800a64a:	fa09 f303 	lsl.w	r3, r9, r3
 800a64e:	4313      	orrs	r3, r2
 800a650:	9304      	str	r3, [sp, #16]
 800a652:	46a2      	mov	sl, r4
 800a654:	e7d2      	b.n	800a5fc <_svfiprintf_r+0x9c>
 800a656:	9b03      	ldr	r3, [sp, #12]
 800a658:	1d19      	adds	r1, r3, #4
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	9103      	str	r1, [sp, #12]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	bfbb      	ittet	lt
 800a662:	425b      	neglt	r3, r3
 800a664:	f042 0202 	orrlt.w	r2, r2, #2
 800a668:	9307      	strge	r3, [sp, #28]
 800a66a:	9307      	strlt	r3, [sp, #28]
 800a66c:	bfb8      	it	lt
 800a66e:	9204      	strlt	r2, [sp, #16]
 800a670:	7823      	ldrb	r3, [r4, #0]
 800a672:	2b2e      	cmp	r3, #46	; 0x2e
 800a674:	d10c      	bne.n	800a690 <_svfiprintf_r+0x130>
 800a676:	7863      	ldrb	r3, [r4, #1]
 800a678:	2b2a      	cmp	r3, #42	; 0x2a
 800a67a:	d135      	bne.n	800a6e8 <_svfiprintf_r+0x188>
 800a67c:	9b03      	ldr	r3, [sp, #12]
 800a67e:	1d1a      	adds	r2, r3, #4
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	9203      	str	r2, [sp, #12]
 800a684:	2b00      	cmp	r3, #0
 800a686:	bfb8      	it	lt
 800a688:	f04f 33ff 	movlt.w	r3, #4294967295
 800a68c:	3402      	adds	r4, #2
 800a68e:	9305      	str	r3, [sp, #20]
 800a690:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a75c <_svfiprintf_r+0x1fc>
 800a694:	7821      	ldrb	r1, [r4, #0]
 800a696:	2203      	movs	r2, #3
 800a698:	4650      	mov	r0, sl
 800a69a:	f7f5 fdc9 	bl	8000230 <memchr>
 800a69e:	b140      	cbz	r0, 800a6b2 <_svfiprintf_r+0x152>
 800a6a0:	2340      	movs	r3, #64	; 0x40
 800a6a2:	eba0 000a 	sub.w	r0, r0, sl
 800a6a6:	fa03 f000 	lsl.w	r0, r3, r0
 800a6aa:	9b04      	ldr	r3, [sp, #16]
 800a6ac:	4303      	orrs	r3, r0
 800a6ae:	3401      	adds	r4, #1
 800a6b0:	9304      	str	r3, [sp, #16]
 800a6b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6b6:	4826      	ldr	r0, [pc, #152]	; (800a750 <_svfiprintf_r+0x1f0>)
 800a6b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a6bc:	2206      	movs	r2, #6
 800a6be:	f7f5 fdb7 	bl	8000230 <memchr>
 800a6c2:	2800      	cmp	r0, #0
 800a6c4:	d038      	beq.n	800a738 <_svfiprintf_r+0x1d8>
 800a6c6:	4b23      	ldr	r3, [pc, #140]	; (800a754 <_svfiprintf_r+0x1f4>)
 800a6c8:	bb1b      	cbnz	r3, 800a712 <_svfiprintf_r+0x1b2>
 800a6ca:	9b03      	ldr	r3, [sp, #12]
 800a6cc:	3307      	adds	r3, #7
 800a6ce:	f023 0307 	bic.w	r3, r3, #7
 800a6d2:	3308      	adds	r3, #8
 800a6d4:	9303      	str	r3, [sp, #12]
 800a6d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6d8:	4433      	add	r3, r6
 800a6da:	9309      	str	r3, [sp, #36]	; 0x24
 800a6dc:	e767      	b.n	800a5ae <_svfiprintf_r+0x4e>
 800a6de:	fb0c 3202 	mla	r2, ip, r2, r3
 800a6e2:	460c      	mov	r4, r1
 800a6e4:	2001      	movs	r0, #1
 800a6e6:	e7a5      	b.n	800a634 <_svfiprintf_r+0xd4>
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	3401      	adds	r4, #1
 800a6ec:	9305      	str	r3, [sp, #20]
 800a6ee:	4619      	mov	r1, r3
 800a6f0:	f04f 0c0a 	mov.w	ip, #10
 800a6f4:	4620      	mov	r0, r4
 800a6f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6fa:	3a30      	subs	r2, #48	; 0x30
 800a6fc:	2a09      	cmp	r2, #9
 800a6fe:	d903      	bls.n	800a708 <_svfiprintf_r+0x1a8>
 800a700:	2b00      	cmp	r3, #0
 800a702:	d0c5      	beq.n	800a690 <_svfiprintf_r+0x130>
 800a704:	9105      	str	r1, [sp, #20]
 800a706:	e7c3      	b.n	800a690 <_svfiprintf_r+0x130>
 800a708:	fb0c 2101 	mla	r1, ip, r1, r2
 800a70c:	4604      	mov	r4, r0
 800a70e:	2301      	movs	r3, #1
 800a710:	e7f0      	b.n	800a6f4 <_svfiprintf_r+0x194>
 800a712:	ab03      	add	r3, sp, #12
 800a714:	9300      	str	r3, [sp, #0]
 800a716:	462a      	mov	r2, r5
 800a718:	4b0f      	ldr	r3, [pc, #60]	; (800a758 <_svfiprintf_r+0x1f8>)
 800a71a:	a904      	add	r1, sp, #16
 800a71c:	4638      	mov	r0, r7
 800a71e:	f7fc fa55 	bl	8006bcc <_printf_float>
 800a722:	1c42      	adds	r2, r0, #1
 800a724:	4606      	mov	r6, r0
 800a726:	d1d6      	bne.n	800a6d6 <_svfiprintf_r+0x176>
 800a728:	89ab      	ldrh	r3, [r5, #12]
 800a72a:	065b      	lsls	r3, r3, #25
 800a72c:	f53f af2c 	bmi.w	800a588 <_svfiprintf_r+0x28>
 800a730:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a732:	b01d      	add	sp, #116	; 0x74
 800a734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a738:	ab03      	add	r3, sp, #12
 800a73a:	9300      	str	r3, [sp, #0]
 800a73c:	462a      	mov	r2, r5
 800a73e:	4b06      	ldr	r3, [pc, #24]	; (800a758 <_svfiprintf_r+0x1f8>)
 800a740:	a904      	add	r1, sp, #16
 800a742:	4638      	mov	r0, r7
 800a744:	f7fc fce6 	bl	8007114 <_printf_i>
 800a748:	e7eb      	b.n	800a722 <_svfiprintf_r+0x1c2>
 800a74a:	bf00      	nop
 800a74c:	0800bc0c 	.word	0x0800bc0c
 800a750:	0800bc16 	.word	0x0800bc16
 800a754:	08006bcd 	.word	0x08006bcd
 800a758:	0800a4a9 	.word	0x0800a4a9
 800a75c:	0800bc12 	.word	0x0800bc12

0800a760 <nan>:
 800a760:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a768 <nan+0x8>
 800a764:	4770      	bx	lr
 800a766:	bf00      	nop
 800a768:	00000000 	.word	0x00000000
 800a76c:	7ff80000 	.word	0x7ff80000

0800a770 <_sbrk_r>:
 800a770:	b538      	push	{r3, r4, r5, lr}
 800a772:	4d06      	ldr	r5, [pc, #24]	; (800a78c <_sbrk_r+0x1c>)
 800a774:	2300      	movs	r3, #0
 800a776:	4604      	mov	r4, r0
 800a778:	4608      	mov	r0, r1
 800a77a:	602b      	str	r3, [r5, #0]
 800a77c:	f7f7 f85e 	bl	800183c <_sbrk>
 800a780:	1c43      	adds	r3, r0, #1
 800a782:	d102      	bne.n	800a78a <_sbrk_r+0x1a>
 800a784:	682b      	ldr	r3, [r5, #0]
 800a786:	b103      	cbz	r3, 800a78a <_sbrk_r+0x1a>
 800a788:	6023      	str	r3, [r4, #0]
 800a78a:	bd38      	pop	{r3, r4, r5, pc}
 800a78c:	20004c98 	.word	0x20004c98

0800a790 <strncmp>:
 800a790:	b510      	push	{r4, lr}
 800a792:	b17a      	cbz	r2, 800a7b4 <strncmp+0x24>
 800a794:	4603      	mov	r3, r0
 800a796:	3901      	subs	r1, #1
 800a798:	1884      	adds	r4, r0, r2
 800a79a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a79e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a7a2:	4290      	cmp	r0, r2
 800a7a4:	d101      	bne.n	800a7aa <strncmp+0x1a>
 800a7a6:	42a3      	cmp	r3, r4
 800a7a8:	d101      	bne.n	800a7ae <strncmp+0x1e>
 800a7aa:	1a80      	subs	r0, r0, r2
 800a7ac:	bd10      	pop	{r4, pc}
 800a7ae:	2800      	cmp	r0, #0
 800a7b0:	d1f3      	bne.n	800a79a <strncmp+0xa>
 800a7b2:	e7fa      	b.n	800a7aa <strncmp+0x1a>
 800a7b4:	4610      	mov	r0, r2
 800a7b6:	e7f9      	b.n	800a7ac <strncmp+0x1c>

0800a7b8 <__ascii_wctomb>:
 800a7b8:	b149      	cbz	r1, 800a7ce <__ascii_wctomb+0x16>
 800a7ba:	2aff      	cmp	r2, #255	; 0xff
 800a7bc:	bf85      	ittet	hi
 800a7be:	238a      	movhi	r3, #138	; 0x8a
 800a7c0:	6003      	strhi	r3, [r0, #0]
 800a7c2:	700a      	strbls	r2, [r1, #0]
 800a7c4:	f04f 30ff 	movhi.w	r0, #4294967295
 800a7c8:	bf98      	it	ls
 800a7ca:	2001      	movls	r0, #1
 800a7cc:	4770      	bx	lr
 800a7ce:	4608      	mov	r0, r1
 800a7d0:	4770      	bx	lr
	...

0800a7d4 <__assert_func>:
 800a7d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a7d6:	4614      	mov	r4, r2
 800a7d8:	461a      	mov	r2, r3
 800a7da:	4b09      	ldr	r3, [pc, #36]	; (800a800 <__assert_func+0x2c>)
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	4605      	mov	r5, r0
 800a7e0:	68d8      	ldr	r0, [r3, #12]
 800a7e2:	b14c      	cbz	r4, 800a7f8 <__assert_func+0x24>
 800a7e4:	4b07      	ldr	r3, [pc, #28]	; (800a804 <__assert_func+0x30>)
 800a7e6:	9100      	str	r1, [sp, #0]
 800a7e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a7ec:	4906      	ldr	r1, [pc, #24]	; (800a808 <__assert_func+0x34>)
 800a7ee:	462b      	mov	r3, r5
 800a7f0:	f000 f80e 	bl	800a810 <fiprintf>
 800a7f4:	f000 fa8c 	bl	800ad10 <abort>
 800a7f8:	4b04      	ldr	r3, [pc, #16]	; (800a80c <__assert_func+0x38>)
 800a7fa:	461c      	mov	r4, r3
 800a7fc:	e7f3      	b.n	800a7e6 <__assert_func+0x12>
 800a7fe:	bf00      	nop
 800a800:	20000010 	.word	0x20000010
 800a804:	0800bc1d 	.word	0x0800bc1d
 800a808:	0800bc2a 	.word	0x0800bc2a
 800a80c:	0800bc58 	.word	0x0800bc58

0800a810 <fiprintf>:
 800a810:	b40e      	push	{r1, r2, r3}
 800a812:	b503      	push	{r0, r1, lr}
 800a814:	4601      	mov	r1, r0
 800a816:	ab03      	add	r3, sp, #12
 800a818:	4805      	ldr	r0, [pc, #20]	; (800a830 <fiprintf+0x20>)
 800a81a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a81e:	6800      	ldr	r0, [r0, #0]
 800a820:	9301      	str	r3, [sp, #4]
 800a822:	f000 f885 	bl	800a930 <_vfiprintf_r>
 800a826:	b002      	add	sp, #8
 800a828:	f85d eb04 	ldr.w	lr, [sp], #4
 800a82c:	b003      	add	sp, #12
 800a82e:	4770      	bx	lr
 800a830:	20000010 	.word	0x20000010

0800a834 <memmove>:
 800a834:	4288      	cmp	r0, r1
 800a836:	b510      	push	{r4, lr}
 800a838:	eb01 0402 	add.w	r4, r1, r2
 800a83c:	d902      	bls.n	800a844 <memmove+0x10>
 800a83e:	4284      	cmp	r4, r0
 800a840:	4623      	mov	r3, r4
 800a842:	d807      	bhi.n	800a854 <memmove+0x20>
 800a844:	1e43      	subs	r3, r0, #1
 800a846:	42a1      	cmp	r1, r4
 800a848:	d008      	beq.n	800a85c <memmove+0x28>
 800a84a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a84e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a852:	e7f8      	b.n	800a846 <memmove+0x12>
 800a854:	4402      	add	r2, r0
 800a856:	4601      	mov	r1, r0
 800a858:	428a      	cmp	r2, r1
 800a85a:	d100      	bne.n	800a85e <memmove+0x2a>
 800a85c:	bd10      	pop	{r4, pc}
 800a85e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a862:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a866:	e7f7      	b.n	800a858 <memmove+0x24>

0800a868 <__malloc_lock>:
 800a868:	4801      	ldr	r0, [pc, #4]	; (800a870 <__malloc_lock+0x8>)
 800a86a:	f000 bc11 	b.w	800b090 <__retarget_lock_acquire_recursive>
 800a86e:	bf00      	nop
 800a870:	20004c9c 	.word	0x20004c9c

0800a874 <__malloc_unlock>:
 800a874:	4801      	ldr	r0, [pc, #4]	; (800a87c <__malloc_unlock+0x8>)
 800a876:	f000 bc0c 	b.w	800b092 <__retarget_lock_release_recursive>
 800a87a:	bf00      	nop
 800a87c:	20004c9c 	.word	0x20004c9c

0800a880 <_realloc_r>:
 800a880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a884:	4680      	mov	r8, r0
 800a886:	4614      	mov	r4, r2
 800a888:	460e      	mov	r6, r1
 800a88a:	b921      	cbnz	r1, 800a896 <_realloc_r+0x16>
 800a88c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a890:	4611      	mov	r1, r2
 800a892:	f7ff bd95 	b.w	800a3c0 <_malloc_r>
 800a896:	b92a      	cbnz	r2, 800a8a4 <_realloc_r+0x24>
 800a898:	f7ff fd26 	bl	800a2e8 <_free_r>
 800a89c:	4625      	mov	r5, r4
 800a89e:	4628      	mov	r0, r5
 800a8a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8a4:	f000 fc5c 	bl	800b160 <_malloc_usable_size_r>
 800a8a8:	4284      	cmp	r4, r0
 800a8aa:	4607      	mov	r7, r0
 800a8ac:	d802      	bhi.n	800a8b4 <_realloc_r+0x34>
 800a8ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a8b2:	d812      	bhi.n	800a8da <_realloc_r+0x5a>
 800a8b4:	4621      	mov	r1, r4
 800a8b6:	4640      	mov	r0, r8
 800a8b8:	f7ff fd82 	bl	800a3c0 <_malloc_r>
 800a8bc:	4605      	mov	r5, r0
 800a8be:	2800      	cmp	r0, #0
 800a8c0:	d0ed      	beq.n	800a89e <_realloc_r+0x1e>
 800a8c2:	42bc      	cmp	r4, r7
 800a8c4:	4622      	mov	r2, r4
 800a8c6:	4631      	mov	r1, r6
 800a8c8:	bf28      	it	cs
 800a8ca:	463a      	movcs	r2, r7
 800a8cc:	f7fc f8c8 	bl	8006a60 <memcpy>
 800a8d0:	4631      	mov	r1, r6
 800a8d2:	4640      	mov	r0, r8
 800a8d4:	f7ff fd08 	bl	800a2e8 <_free_r>
 800a8d8:	e7e1      	b.n	800a89e <_realloc_r+0x1e>
 800a8da:	4635      	mov	r5, r6
 800a8dc:	e7df      	b.n	800a89e <_realloc_r+0x1e>

0800a8de <__sfputc_r>:
 800a8de:	6893      	ldr	r3, [r2, #8]
 800a8e0:	3b01      	subs	r3, #1
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	b410      	push	{r4}
 800a8e6:	6093      	str	r3, [r2, #8]
 800a8e8:	da08      	bge.n	800a8fc <__sfputc_r+0x1e>
 800a8ea:	6994      	ldr	r4, [r2, #24]
 800a8ec:	42a3      	cmp	r3, r4
 800a8ee:	db01      	blt.n	800a8f4 <__sfputc_r+0x16>
 800a8f0:	290a      	cmp	r1, #10
 800a8f2:	d103      	bne.n	800a8fc <__sfputc_r+0x1e>
 800a8f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8f8:	f000 b94a 	b.w	800ab90 <__swbuf_r>
 800a8fc:	6813      	ldr	r3, [r2, #0]
 800a8fe:	1c58      	adds	r0, r3, #1
 800a900:	6010      	str	r0, [r2, #0]
 800a902:	7019      	strb	r1, [r3, #0]
 800a904:	4608      	mov	r0, r1
 800a906:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a90a:	4770      	bx	lr

0800a90c <__sfputs_r>:
 800a90c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a90e:	4606      	mov	r6, r0
 800a910:	460f      	mov	r7, r1
 800a912:	4614      	mov	r4, r2
 800a914:	18d5      	adds	r5, r2, r3
 800a916:	42ac      	cmp	r4, r5
 800a918:	d101      	bne.n	800a91e <__sfputs_r+0x12>
 800a91a:	2000      	movs	r0, #0
 800a91c:	e007      	b.n	800a92e <__sfputs_r+0x22>
 800a91e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a922:	463a      	mov	r2, r7
 800a924:	4630      	mov	r0, r6
 800a926:	f7ff ffda 	bl	800a8de <__sfputc_r>
 800a92a:	1c43      	adds	r3, r0, #1
 800a92c:	d1f3      	bne.n	800a916 <__sfputs_r+0xa>
 800a92e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a930 <_vfiprintf_r>:
 800a930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a934:	460d      	mov	r5, r1
 800a936:	b09d      	sub	sp, #116	; 0x74
 800a938:	4614      	mov	r4, r2
 800a93a:	4698      	mov	r8, r3
 800a93c:	4606      	mov	r6, r0
 800a93e:	b118      	cbz	r0, 800a948 <_vfiprintf_r+0x18>
 800a940:	6983      	ldr	r3, [r0, #24]
 800a942:	b90b      	cbnz	r3, 800a948 <_vfiprintf_r+0x18>
 800a944:	f000 fb06 	bl	800af54 <__sinit>
 800a948:	4b89      	ldr	r3, [pc, #548]	; (800ab70 <_vfiprintf_r+0x240>)
 800a94a:	429d      	cmp	r5, r3
 800a94c:	d11b      	bne.n	800a986 <_vfiprintf_r+0x56>
 800a94e:	6875      	ldr	r5, [r6, #4]
 800a950:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a952:	07d9      	lsls	r1, r3, #31
 800a954:	d405      	bmi.n	800a962 <_vfiprintf_r+0x32>
 800a956:	89ab      	ldrh	r3, [r5, #12]
 800a958:	059a      	lsls	r2, r3, #22
 800a95a:	d402      	bmi.n	800a962 <_vfiprintf_r+0x32>
 800a95c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a95e:	f000 fb97 	bl	800b090 <__retarget_lock_acquire_recursive>
 800a962:	89ab      	ldrh	r3, [r5, #12]
 800a964:	071b      	lsls	r3, r3, #28
 800a966:	d501      	bpl.n	800a96c <_vfiprintf_r+0x3c>
 800a968:	692b      	ldr	r3, [r5, #16]
 800a96a:	b9eb      	cbnz	r3, 800a9a8 <_vfiprintf_r+0x78>
 800a96c:	4629      	mov	r1, r5
 800a96e:	4630      	mov	r0, r6
 800a970:	f000 f960 	bl	800ac34 <__swsetup_r>
 800a974:	b1c0      	cbz	r0, 800a9a8 <_vfiprintf_r+0x78>
 800a976:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a978:	07dc      	lsls	r4, r3, #31
 800a97a:	d50e      	bpl.n	800a99a <_vfiprintf_r+0x6a>
 800a97c:	f04f 30ff 	mov.w	r0, #4294967295
 800a980:	b01d      	add	sp, #116	; 0x74
 800a982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a986:	4b7b      	ldr	r3, [pc, #492]	; (800ab74 <_vfiprintf_r+0x244>)
 800a988:	429d      	cmp	r5, r3
 800a98a:	d101      	bne.n	800a990 <_vfiprintf_r+0x60>
 800a98c:	68b5      	ldr	r5, [r6, #8]
 800a98e:	e7df      	b.n	800a950 <_vfiprintf_r+0x20>
 800a990:	4b79      	ldr	r3, [pc, #484]	; (800ab78 <_vfiprintf_r+0x248>)
 800a992:	429d      	cmp	r5, r3
 800a994:	bf08      	it	eq
 800a996:	68f5      	ldreq	r5, [r6, #12]
 800a998:	e7da      	b.n	800a950 <_vfiprintf_r+0x20>
 800a99a:	89ab      	ldrh	r3, [r5, #12]
 800a99c:	0598      	lsls	r0, r3, #22
 800a99e:	d4ed      	bmi.n	800a97c <_vfiprintf_r+0x4c>
 800a9a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9a2:	f000 fb76 	bl	800b092 <__retarget_lock_release_recursive>
 800a9a6:	e7e9      	b.n	800a97c <_vfiprintf_r+0x4c>
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	9309      	str	r3, [sp, #36]	; 0x24
 800a9ac:	2320      	movs	r3, #32
 800a9ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a9b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9b6:	2330      	movs	r3, #48	; 0x30
 800a9b8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ab7c <_vfiprintf_r+0x24c>
 800a9bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a9c0:	f04f 0901 	mov.w	r9, #1
 800a9c4:	4623      	mov	r3, r4
 800a9c6:	469a      	mov	sl, r3
 800a9c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9cc:	b10a      	cbz	r2, 800a9d2 <_vfiprintf_r+0xa2>
 800a9ce:	2a25      	cmp	r2, #37	; 0x25
 800a9d0:	d1f9      	bne.n	800a9c6 <_vfiprintf_r+0x96>
 800a9d2:	ebba 0b04 	subs.w	fp, sl, r4
 800a9d6:	d00b      	beq.n	800a9f0 <_vfiprintf_r+0xc0>
 800a9d8:	465b      	mov	r3, fp
 800a9da:	4622      	mov	r2, r4
 800a9dc:	4629      	mov	r1, r5
 800a9de:	4630      	mov	r0, r6
 800a9e0:	f7ff ff94 	bl	800a90c <__sfputs_r>
 800a9e4:	3001      	adds	r0, #1
 800a9e6:	f000 80aa 	beq.w	800ab3e <_vfiprintf_r+0x20e>
 800a9ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a9ec:	445a      	add	r2, fp
 800a9ee:	9209      	str	r2, [sp, #36]	; 0x24
 800a9f0:	f89a 3000 	ldrb.w	r3, [sl]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	f000 80a2 	beq.w	800ab3e <_vfiprintf_r+0x20e>
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	f04f 32ff 	mov.w	r2, #4294967295
 800aa00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa04:	f10a 0a01 	add.w	sl, sl, #1
 800aa08:	9304      	str	r3, [sp, #16]
 800aa0a:	9307      	str	r3, [sp, #28]
 800aa0c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aa10:	931a      	str	r3, [sp, #104]	; 0x68
 800aa12:	4654      	mov	r4, sl
 800aa14:	2205      	movs	r2, #5
 800aa16:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa1a:	4858      	ldr	r0, [pc, #352]	; (800ab7c <_vfiprintf_r+0x24c>)
 800aa1c:	f7f5 fc08 	bl	8000230 <memchr>
 800aa20:	9a04      	ldr	r2, [sp, #16]
 800aa22:	b9d8      	cbnz	r0, 800aa5c <_vfiprintf_r+0x12c>
 800aa24:	06d1      	lsls	r1, r2, #27
 800aa26:	bf44      	itt	mi
 800aa28:	2320      	movmi	r3, #32
 800aa2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa2e:	0713      	lsls	r3, r2, #28
 800aa30:	bf44      	itt	mi
 800aa32:	232b      	movmi	r3, #43	; 0x2b
 800aa34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa38:	f89a 3000 	ldrb.w	r3, [sl]
 800aa3c:	2b2a      	cmp	r3, #42	; 0x2a
 800aa3e:	d015      	beq.n	800aa6c <_vfiprintf_r+0x13c>
 800aa40:	9a07      	ldr	r2, [sp, #28]
 800aa42:	4654      	mov	r4, sl
 800aa44:	2000      	movs	r0, #0
 800aa46:	f04f 0c0a 	mov.w	ip, #10
 800aa4a:	4621      	mov	r1, r4
 800aa4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa50:	3b30      	subs	r3, #48	; 0x30
 800aa52:	2b09      	cmp	r3, #9
 800aa54:	d94e      	bls.n	800aaf4 <_vfiprintf_r+0x1c4>
 800aa56:	b1b0      	cbz	r0, 800aa86 <_vfiprintf_r+0x156>
 800aa58:	9207      	str	r2, [sp, #28]
 800aa5a:	e014      	b.n	800aa86 <_vfiprintf_r+0x156>
 800aa5c:	eba0 0308 	sub.w	r3, r0, r8
 800aa60:	fa09 f303 	lsl.w	r3, r9, r3
 800aa64:	4313      	orrs	r3, r2
 800aa66:	9304      	str	r3, [sp, #16]
 800aa68:	46a2      	mov	sl, r4
 800aa6a:	e7d2      	b.n	800aa12 <_vfiprintf_r+0xe2>
 800aa6c:	9b03      	ldr	r3, [sp, #12]
 800aa6e:	1d19      	adds	r1, r3, #4
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	9103      	str	r1, [sp, #12]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	bfbb      	ittet	lt
 800aa78:	425b      	neglt	r3, r3
 800aa7a:	f042 0202 	orrlt.w	r2, r2, #2
 800aa7e:	9307      	strge	r3, [sp, #28]
 800aa80:	9307      	strlt	r3, [sp, #28]
 800aa82:	bfb8      	it	lt
 800aa84:	9204      	strlt	r2, [sp, #16]
 800aa86:	7823      	ldrb	r3, [r4, #0]
 800aa88:	2b2e      	cmp	r3, #46	; 0x2e
 800aa8a:	d10c      	bne.n	800aaa6 <_vfiprintf_r+0x176>
 800aa8c:	7863      	ldrb	r3, [r4, #1]
 800aa8e:	2b2a      	cmp	r3, #42	; 0x2a
 800aa90:	d135      	bne.n	800aafe <_vfiprintf_r+0x1ce>
 800aa92:	9b03      	ldr	r3, [sp, #12]
 800aa94:	1d1a      	adds	r2, r3, #4
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	9203      	str	r2, [sp, #12]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	bfb8      	it	lt
 800aa9e:	f04f 33ff 	movlt.w	r3, #4294967295
 800aaa2:	3402      	adds	r4, #2
 800aaa4:	9305      	str	r3, [sp, #20]
 800aaa6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ab8c <_vfiprintf_r+0x25c>
 800aaaa:	7821      	ldrb	r1, [r4, #0]
 800aaac:	2203      	movs	r2, #3
 800aaae:	4650      	mov	r0, sl
 800aab0:	f7f5 fbbe 	bl	8000230 <memchr>
 800aab4:	b140      	cbz	r0, 800aac8 <_vfiprintf_r+0x198>
 800aab6:	2340      	movs	r3, #64	; 0x40
 800aab8:	eba0 000a 	sub.w	r0, r0, sl
 800aabc:	fa03 f000 	lsl.w	r0, r3, r0
 800aac0:	9b04      	ldr	r3, [sp, #16]
 800aac2:	4303      	orrs	r3, r0
 800aac4:	3401      	adds	r4, #1
 800aac6:	9304      	str	r3, [sp, #16]
 800aac8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aacc:	482c      	ldr	r0, [pc, #176]	; (800ab80 <_vfiprintf_r+0x250>)
 800aace:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aad2:	2206      	movs	r2, #6
 800aad4:	f7f5 fbac 	bl	8000230 <memchr>
 800aad8:	2800      	cmp	r0, #0
 800aada:	d03f      	beq.n	800ab5c <_vfiprintf_r+0x22c>
 800aadc:	4b29      	ldr	r3, [pc, #164]	; (800ab84 <_vfiprintf_r+0x254>)
 800aade:	bb1b      	cbnz	r3, 800ab28 <_vfiprintf_r+0x1f8>
 800aae0:	9b03      	ldr	r3, [sp, #12]
 800aae2:	3307      	adds	r3, #7
 800aae4:	f023 0307 	bic.w	r3, r3, #7
 800aae8:	3308      	adds	r3, #8
 800aaea:	9303      	str	r3, [sp, #12]
 800aaec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaee:	443b      	add	r3, r7
 800aaf0:	9309      	str	r3, [sp, #36]	; 0x24
 800aaf2:	e767      	b.n	800a9c4 <_vfiprintf_r+0x94>
 800aaf4:	fb0c 3202 	mla	r2, ip, r2, r3
 800aaf8:	460c      	mov	r4, r1
 800aafa:	2001      	movs	r0, #1
 800aafc:	e7a5      	b.n	800aa4a <_vfiprintf_r+0x11a>
 800aafe:	2300      	movs	r3, #0
 800ab00:	3401      	adds	r4, #1
 800ab02:	9305      	str	r3, [sp, #20]
 800ab04:	4619      	mov	r1, r3
 800ab06:	f04f 0c0a 	mov.w	ip, #10
 800ab0a:	4620      	mov	r0, r4
 800ab0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab10:	3a30      	subs	r2, #48	; 0x30
 800ab12:	2a09      	cmp	r2, #9
 800ab14:	d903      	bls.n	800ab1e <_vfiprintf_r+0x1ee>
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d0c5      	beq.n	800aaa6 <_vfiprintf_r+0x176>
 800ab1a:	9105      	str	r1, [sp, #20]
 800ab1c:	e7c3      	b.n	800aaa6 <_vfiprintf_r+0x176>
 800ab1e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab22:	4604      	mov	r4, r0
 800ab24:	2301      	movs	r3, #1
 800ab26:	e7f0      	b.n	800ab0a <_vfiprintf_r+0x1da>
 800ab28:	ab03      	add	r3, sp, #12
 800ab2a:	9300      	str	r3, [sp, #0]
 800ab2c:	462a      	mov	r2, r5
 800ab2e:	4b16      	ldr	r3, [pc, #88]	; (800ab88 <_vfiprintf_r+0x258>)
 800ab30:	a904      	add	r1, sp, #16
 800ab32:	4630      	mov	r0, r6
 800ab34:	f7fc f84a 	bl	8006bcc <_printf_float>
 800ab38:	4607      	mov	r7, r0
 800ab3a:	1c78      	adds	r0, r7, #1
 800ab3c:	d1d6      	bne.n	800aaec <_vfiprintf_r+0x1bc>
 800ab3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab40:	07d9      	lsls	r1, r3, #31
 800ab42:	d405      	bmi.n	800ab50 <_vfiprintf_r+0x220>
 800ab44:	89ab      	ldrh	r3, [r5, #12]
 800ab46:	059a      	lsls	r2, r3, #22
 800ab48:	d402      	bmi.n	800ab50 <_vfiprintf_r+0x220>
 800ab4a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab4c:	f000 faa1 	bl	800b092 <__retarget_lock_release_recursive>
 800ab50:	89ab      	ldrh	r3, [r5, #12]
 800ab52:	065b      	lsls	r3, r3, #25
 800ab54:	f53f af12 	bmi.w	800a97c <_vfiprintf_r+0x4c>
 800ab58:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab5a:	e711      	b.n	800a980 <_vfiprintf_r+0x50>
 800ab5c:	ab03      	add	r3, sp, #12
 800ab5e:	9300      	str	r3, [sp, #0]
 800ab60:	462a      	mov	r2, r5
 800ab62:	4b09      	ldr	r3, [pc, #36]	; (800ab88 <_vfiprintf_r+0x258>)
 800ab64:	a904      	add	r1, sp, #16
 800ab66:	4630      	mov	r0, r6
 800ab68:	f7fc fad4 	bl	8007114 <_printf_i>
 800ab6c:	e7e4      	b.n	800ab38 <_vfiprintf_r+0x208>
 800ab6e:	bf00      	nop
 800ab70:	0800bc7c 	.word	0x0800bc7c
 800ab74:	0800bc9c 	.word	0x0800bc9c
 800ab78:	0800bc5c 	.word	0x0800bc5c
 800ab7c:	0800bc0c 	.word	0x0800bc0c
 800ab80:	0800bc16 	.word	0x0800bc16
 800ab84:	08006bcd 	.word	0x08006bcd
 800ab88:	0800a90d 	.word	0x0800a90d
 800ab8c:	0800bc12 	.word	0x0800bc12

0800ab90 <__swbuf_r>:
 800ab90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab92:	460e      	mov	r6, r1
 800ab94:	4614      	mov	r4, r2
 800ab96:	4605      	mov	r5, r0
 800ab98:	b118      	cbz	r0, 800aba2 <__swbuf_r+0x12>
 800ab9a:	6983      	ldr	r3, [r0, #24]
 800ab9c:	b90b      	cbnz	r3, 800aba2 <__swbuf_r+0x12>
 800ab9e:	f000 f9d9 	bl	800af54 <__sinit>
 800aba2:	4b21      	ldr	r3, [pc, #132]	; (800ac28 <__swbuf_r+0x98>)
 800aba4:	429c      	cmp	r4, r3
 800aba6:	d12b      	bne.n	800ac00 <__swbuf_r+0x70>
 800aba8:	686c      	ldr	r4, [r5, #4]
 800abaa:	69a3      	ldr	r3, [r4, #24]
 800abac:	60a3      	str	r3, [r4, #8]
 800abae:	89a3      	ldrh	r3, [r4, #12]
 800abb0:	071a      	lsls	r2, r3, #28
 800abb2:	d52f      	bpl.n	800ac14 <__swbuf_r+0x84>
 800abb4:	6923      	ldr	r3, [r4, #16]
 800abb6:	b36b      	cbz	r3, 800ac14 <__swbuf_r+0x84>
 800abb8:	6923      	ldr	r3, [r4, #16]
 800abba:	6820      	ldr	r0, [r4, #0]
 800abbc:	1ac0      	subs	r0, r0, r3
 800abbe:	6963      	ldr	r3, [r4, #20]
 800abc0:	b2f6      	uxtb	r6, r6
 800abc2:	4283      	cmp	r3, r0
 800abc4:	4637      	mov	r7, r6
 800abc6:	dc04      	bgt.n	800abd2 <__swbuf_r+0x42>
 800abc8:	4621      	mov	r1, r4
 800abca:	4628      	mov	r0, r5
 800abcc:	f000 f92e 	bl	800ae2c <_fflush_r>
 800abd0:	bb30      	cbnz	r0, 800ac20 <__swbuf_r+0x90>
 800abd2:	68a3      	ldr	r3, [r4, #8]
 800abd4:	3b01      	subs	r3, #1
 800abd6:	60a3      	str	r3, [r4, #8]
 800abd8:	6823      	ldr	r3, [r4, #0]
 800abda:	1c5a      	adds	r2, r3, #1
 800abdc:	6022      	str	r2, [r4, #0]
 800abde:	701e      	strb	r6, [r3, #0]
 800abe0:	6963      	ldr	r3, [r4, #20]
 800abe2:	3001      	adds	r0, #1
 800abe4:	4283      	cmp	r3, r0
 800abe6:	d004      	beq.n	800abf2 <__swbuf_r+0x62>
 800abe8:	89a3      	ldrh	r3, [r4, #12]
 800abea:	07db      	lsls	r3, r3, #31
 800abec:	d506      	bpl.n	800abfc <__swbuf_r+0x6c>
 800abee:	2e0a      	cmp	r6, #10
 800abf0:	d104      	bne.n	800abfc <__swbuf_r+0x6c>
 800abf2:	4621      	mov	r1, r4
 800abf4:	4628      	mov	r0, r5
 800abf6:	f000 f919 	bl	800ae2c <_fflush_r>
 800abfa:	b988      	cbnz	r0, 800ac20 <__swbuf_r+0x90>
 800abfc:	4638      	mov	r0, r7
 800abfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac00:	4b0a      	ldr	r3, [pc, #40]	; (800ac2c <__swbuf_r+0x9c>)
 800ac02:	429c      	cmp	r4, r3
 800ac04:	d101      	bne.n	800ac0a <__swbuf_r+0x7a>
 800ac06:	68ac      	ldr	r4, [r5, #8]
 800ac08:	e7cf      	b.n	800abaa <__swbuf_r+0x1a>
 800ac0a:	4b09      	ldr	r3, [pc, #36]	; (800ac30 <__swbuf_r+0xa0>)
 800ac0c:	429c      	cmp	r4, r3
 800ac0e:	bf08      	it	eq
 800ac10:	68ec      	ldreq	r4, [r5, #12]
 800ac12:	e7ca      	b.n	800abaa <__swbuf_r+0x1a>
 800ac14:	4621      	mov	r1, r4
 800ac16:	4628      	mov	r0, r5
 800ac18:	f000 f80c 	bl	800ac34 <__swsetup_r>
 800ac1c:	2800      	cmp	r0, #0
 800ac1e:	d0cb      	beq.n	800abb8 <__swbuf_r+0x28>
 800ac20:	f04f 37ff 	mov.w	r7, #4294967295
 800ac24:	e7ea      	b.n	800abfc <__swbuf_r+0x6c>
 800ac26:	bf00      	nop
 800ac28:	0800bc7c 	.word	0x0800bc7c
 800ac2c:	0800bc9c 	.word	0x0800bc9c
 800ac30:	0800bc5c 	.word	0x0800bc5c

0800ac34 <__swsetup_r>:
 800ac34:	4b32      	ldr	r3, [pc, #200]	; (800ad00 <__swsetup_r+0xcc>)
 800ac36:	b570      	push	{r4, r5, r6, lr}
 800ac38:	681d      	ldr	r5, [r3, #0]
 800ac3a:	4606      	mov	r6, r0
 800ac3c:	460c      	mov	r4, r1
 800ac3e:	b125      	cbz	r5, 800ac4a <__swsetup_r+0x16>
 800ac40:	69ab      	ldr	r3, [r5, #24]
 800ac42:	b913      	cbnz	r3, 800ac4a <__swsetup_r+0x16>
 800ac44:	4628      	mov	r0, r5
 800ac46:	f000 f985 	bl	800af54 <__sinit>
 800ac4a:	4b2e      	ldr	r3, [pc, #184]	; (800ad04 <__swsetup_r+0xd0>)
 800ac4c:	429c      	cmp	r4, r3
 800ac4e:	d10f      	bne.n	800ac70 <__swsetup_r+0x3c>
 800ac50:	686c      	ldr	r4, [r5, #4]
 800ac52:	89a3      	ldrh	r3, [r4, #12]
 800ac54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac58:	0719      	lsls	r1, r3, #28
 800ac5a:	d42c      	bmi.n	800acb6 <__swsetup_r+0x82>
 800ac5c:	06dd      	lsls	r5, r3, #27
 800ac5e:	d411      	bmi.n	800ac84 <__swsetup_r+0x50>
 800ac60:	2309      	movs	r3, #9
 800ac62:	6033      	str	r3, [r6, #0]
 800ac64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ac68:	81a3      	strh	r3, [r4, #12]
 800ac6a:	f04f 30ff 	mov.w	r0, #4294967295
 800ac6e:	e03e      	b.n	800acee <__swsetup_r+0xba>
 800ac70:	4b25      	ldr	r3, [pc, #148]	; (800ad08 <__swsetup_r+0xd4>)
 800ac72:	429c      	cmp	r4, r3
 800ac74:	d101      	bne.n	800ac7a <__swsetup_r+0x46>
 800ac76:	68ac      	ldr	r4, [r5, #8]
 800ac78:	e7eb      	b.n	800ac52 <__swsetup_r+0x1e>
 800ac7a:	4b24      	ldr	r3, [pc, #144]	; (800ad0c <__swsetup_r+0xd8>)
 800ac7c:	429c      	cmp	r4, r3
 800ac7e:	bf08      	it	eq
 800ac80:	68ec      	ldreq	r4, [r5, #12]
 800ac82:	e7e6      	b.n	800ac52 <__swsetup_r+0x1e>
 800ac84:	0758      	lsls	r0, r3, #29
 800ac86:	d512      	bpl.n	800acae <__swsetup_r+0x7a>
 800ac88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac8a:	b141      	cbz	r1, 800ac9e <__swsetup_r+0x6a>
 800ac8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac90:	4299      	cmp	r1, r3
 800ac92:	d002      	beq.n	800ac9a <__swsetup_r+0x66>
 800ac94:	4630      	mov	r0, r6
 800ac96:	f7ff fb27 	bl	800a2e8 <_free_r>
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	6363      	str	r3, [r4, #52]	; 0x34
 800ac9e:	89a3      	ldrh	r3, [r4, #12]
 800aca0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800aca4:	81a3      	strh	r3, [r4, #12]
 800aca6:	2300      	movs	r3, #0
 800aca8:	6063      	str	r3, [r4, #4]
 800acaa:	6923      	ldr	r3, [r4, #16]
 800acac:	6023      	str	r3, [r4, #0]
 800acae:	89a3      	ldrh	r3, [r4, #12]
 800acb0:	f043 0308 	orr.w	r3, r3, #8
 800acb4:	81a3      	strh	r3, [r4, #12]
 800acb6:	6923      	ldr	r3, [r4, #16]
 800acb8:	b94b      	cbnz	r3, 800acce <__swsetup_r+0x9a>
 800acba:	89a3      	ldrh	r3, [r4, #12]
 800acbc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800acc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800acc4:	d003      	beq.n	800acce <__swsetup_r+0x9a>
 800acc6:	4621      	mov	r1, r4
 800acc8:	4630      	mov	r0, r6
 800acca:	f000 fa09 	bl	800b0e0 <__smakebuf_r>
 800acce:	89a0      	ldrh	r0, [r4, #12]
 800acd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800acd4:	f010 0301 	ands.w	r3, r0, #1
 800acd8:	d00a      	beq.n	800acf0 <__swsetup_r+0xbc>
 800acda:	2300      	movs	r3, #0
 800acdc:	60a3      	str	r3, [r4, #8]
 800acde:	6963      	ldr	r3, [r4, #20]
 800ace0:	425b      	negs	r3, r3
 800ace2:	61a3      	str	r3, [r4, #24]
 800ace4:	6923      	ldr	r3, [r4, #16]
 800ace6:	b943      	cbnz	r3, 800acfa <__swsetup_r+0xc6>
 800ace8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800acec:	d1ba      	bne.n	800ac64 <__swsetup_r+0x30>
 800acee:	bd70      	pop	{r4, r5, r6, pc}
 800acf0:	0781      	lsls	r1, r0, #30
 800acf2:	bf58      	it	pl
 800acf4:	6963      	ldrpl	r3, [r4, #20]
 800acf6:	60a3      	str	r3, [r4, #8]
 800acf8:	e7f4      	b.n	800ace4 <__swsetup_r+0xb0>
 800acfa:	2000      	movs	r0, #0
 800acfc:	e7f7      	b.n	800acee <__swsetup_r+0xba>
 800acfe:	bf00      	nop
 800ad00:	20000010 	.word	0x20000010
 800ad04:	0800bc7c 	.word	0x0800bc7c
 800ad08:	0800bc9c 	.word	0x0800bc9c
 800ad0c:	0800bc5c 	.word	0x0800bc5c

0800ad10 <abort>:
 800ad10:	b508      	push	{r3, lr}
 800ad12:	2006      	movs	r0, #6
 800ad14:	f000 fa54 	bl	800b1c0 <raise>
 800ad18:	2001      	movs	r0, #1
 800ad1a:	f7f6 fd17 	bl	800174c <_exit>
	...

0800ad20 <__sflush_r>:
 800ad20:	898a      	ldrh	r2, [r1, #12]
 800ad22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad26:	4605      	mov	r5, r0
 800ad28:	0710      	lsls	r0, r2, #28
 800ad2a:	460c      	mov	r4, r1
 800ad2c:	d458      	bmi.n	800ade0 <__sflush_r+0xc0>
 800ad2e:	684b      	ldr	r3, [r1, #4]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	dc05      	bgt.n	800ad40 <__sflush_r+0x20>
 800ad34:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	dc02      	bgt.n	800ad40 <__sflush_r+0x20>
 800ad3a:	2000      	movs	r0, #0
 800ad3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad42:	2e00      	cmp	r6, #0
 800ad44:	d0f9      	beq.n	800ad3a <__sflush_r+0x1a>
 800ad46:	2300      	movs	r3, #0
 800ad48:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ad4c:	682f      	ldr	r7, [r5, #0]
 800ad4e:	602b      	str	r3, [r5, #0]
 800ad50:	d032      	beq.n	800adb8 <__sflush_r+0x98>
 800ad52:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ad54:	89a3      	ldrh	r3, [r4, #12]
 800ad56:	075a      	lsls	r2, r3, #29
 800ad58:	d505      	bpl.n	800ad66 <__sflush_r+0x46>
 800ad5a:	6863      	ldr	r3, [r4, #4]
 800ad5c:	1ac0      	subs	r0, r0, r3
 800ad5e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ad60:	b10b      	cbz	r3, 800ad66 <__sflush_r+0x46>
 800ad62:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ad64:	1ac0      	subs	r0, r0, r3
 800ad66:	2300      	movs	r3, #0
 800ad68:	4602      	mov	r2, r0
 800ad6a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad6c:	6a21      	ldr	r1, [r4, #32]
 800ad6e:	4628      	mov	r0, r5
 800ad70:	47b0      	blx	r6
 800ad72:	1c43      	adds	r3, r0, #1
 800ad74:	89a3      	ldrh	r3, [r4, #12]
 800ad76:	d106      	bne.n	800ad86 <__sflush_r+0x66>
 800ad78:	6829      	ldr	r1, [r5, #0]
 800ad7a:	291d      	cmp	r1, #29
 800ad7c:	d82c      	bhi.n	800add8 <__sflush_r+0xb8>
 800ad7e:	4a2a      	ldr	r2, [pc, #168]	; (800ae28 <__sflush_r+0x108>)
 800ad80:	40ca      	lsrs	r2, r1
 800ad82:	07d6      	lsls	r6, r2, #31
 800ad84:	d528      	bpl.n	800add8 <__sflush_r+0xb8>
 800ad86:	2200      	movs	r2, #0
 800ad88:	6062      	str	r2, [r4, #4]
 800ad8a:	04d9      	lsls	r1, r3, #19
 800ad8c:	6922      	ldr	r2, [r4, #16]
 800ad8e:	6022      	str	r2, [r4, #0]
 800ad90:	d504      	bpl.n	800ad9c <__sflush_r+0x7c>
 800ad92:	1c42      	adds	r2, r0, #1
 800ad94:	d101      	bne.n	800ad9a <__sflush_r+0x7a>
 800ad96:	682b      	ldr	r3, [r5, #0]
 800ad98:	b903      	cbnz	r3, 800ad9c <__sflush_r+0x7c>
 800ad9a:	6560      	str	r0, [r4, #84]	; 0x54
 800ad9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad9e:	602f      	str	r7, [r5, #0]
 800ada0:	2900      	cmp	r1, #0
 800ada2:	d0ca      	beq.n	800ad3a <__sflush_r+0x1a>
 800ada4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ada8:	4299      	cmp	r1, r3
 800adaa:	d002      	beq.n	800adb2 <__sflush_r+0x92>
 800adac:	4628      	mov	r0, r5
 800adae:	f7ff fa9b 	bl	800a2e8 <_free_r>
 800adb2:	2000      	movs	r0, #0
 800adb4:	6360      	str	r0, [r4, #52]	; 0x34
 800adb6:	e7c1      	b.n	800ad3c <__sflush_r+0x1c>
 800adb8:	6a21      	ldr	r1, [r4, #32]
 800adba:	2301      	movs	r3, #1
 800adbc:	4628      	mov	r0, r5
 800adbe:	47b0      	blx	r6
 800adc0:	1c41      	adds	r1, r0, #1
 800adc2:	d1c7      	bne.n	800ad54 <__sflush_r+0x34>
 800adc4:	682b      	ldr	r3, [r5, #0]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d0c4      	beq.n	800ad54 <__sflush_r+0x34>
 800adca:	2b1d      	cmp	r3, #29
 800adcc:	d001      	beq.n	800add2 <__sflush_r+0xb2>
 800adce:	2b16      	cmp	r3, #22
 800add0:	d101      	bne.n	800add6 <__sflush_r+0xb6>
 800add2:	602f      	str	r7, [r5, #0]
 800add4:	e7b1      	b.n	800ad3a <__sflush_r+0x1a>
 800add6:	89a3      	ldrh	r3, [r4, #12]
 800add8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800addc:	81a3      	strh	r3, [r4, #12]
 800adde:	e7ad      	b.n	800ad3c <__sflush_r+0x1c>
 800ade0:	690f      	ldr	r7, [r1, #16]
 800ade2:	2f00      	cmp	r7, #0
 800ade4:	d0a9      	beq.n	800ad3a <__sflush_r+0x1a>
 800ade6:	0793      	lsls	r3, r2, #30
 800ade8:	680e      	ldr	r6, [r1, #0]
 800adea:	bf08      	it	eq
 800adec:	694b      	ldreq	r3, [r1, #20]
 800adee:	600f      	str	r7, [r1, #0]
 800adf0:	bf18      	it	ne
 800adf2:	2300      	movne	r3, #0
 800adf4:	eba6 0807 	sub.w	r8, r6, r7
 800adf8:	608b      	str	r3, [r1, #8]
 800adfa:	f1b8 0f00 	cmp.w	r8, #0
 800adfe:	dd9c      	ble.n	800ad3a <__sflush_r+0x1a>
 800ae00:	6a21      	ldr	r1, [r4, #32]
 800ae02:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ae04:	4643      	mov	r3, r8
 800ae06:	463a      	mov	r2, r7
 800ae08:	4628      	mov	r0, r5
 800ae0a:	47b0      	blx	r6
 800ae0c:	2800      	cmp	r0, #0
 800ae0e:	dc06      	bgt.n	800ae1e <__sflush_r+0xfe>
 800ae10:	89a3      	ldrh	r3, [r4, #12]
 800ae12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae16:	81a3      	strh	r3, [r4, #12]
 800ae18:	f04f 30ff 	mov.w	r0, #4294967295
 800ae1c:	e78e      	b.n	800ad3c <__sflush_r+0x1c>
 800ae1e:	4407      	add	r7, r0
 800ae20:	eba8 0800 	sub.w	r8, r8, r0
 800ae24:	e7e9      	b.n	800adfa <__sflush_r+0xda>
 800ae26:	bf00      	nop
 800ae28:	20400001 	.word	0x20400001

0800ae2c <_fflush_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	690b      	ldr	r3, [r1, #16]
 800ae30:	4605      	mov	r5, r0
 800ae32:	460c      	mov	r4, r1
 800ae34:	b913      	cbnz	r3, 800ae3c <_fflush_r+0x10>
 800ae36:	2500      	movs	r5, #0
 800ae38:	4628      	mov	r0, r5
 800ae3a:	bd38      	pop	{r3, r4, r5, pc}
 800ae3c:	b118      	cbz	r0, 800ae46 <_fflush_r+0x1a>
 800ae3e:	6983      	ldr	r3, [r0, #24]
 800ae40:	b90b      	cbnz	r3, 800ae46 <_fflush_r+0x1a>
 800ae42:	f000 f887 	bl	800af54 <__sinit>
 800ae46:	4b14      	ldr	r3, [pc, #80]	; (800ae98 <_fflush_r+0x6c>)
 800ae48:	429c      	cmp	r4, r3
 800ae4a:	d11b      	bne.n	800ae84 <_fflush_r+0x58>
 800ae4c:	686c      	ldr	r4, [r5, #4]
 800ae4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d0ef      	beq.n	800ae36 <_fflush_r+0xa>
 800ae56:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ae58:	07d0      	lsls	r0, r2, #31
 800ae5a:	d404      	bmi.n	800ae66 <_fflush_r+0x3a>
 800ae5c:	0599      	lsls	r1, r3, #22
 800ae5e:	d402      	bmi.n	800ae66 <_fflush_r+0x3a>
 800ae60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae62:	f000 f915 	bl	800b090 <__retarget_lock_acquire_recursive>
 800ae66:	4628      	mov	r0, r5
 800ae68:	4621      	mov	r1, r4
 800ae6a:	f7ff ff59 	bl	800ad20 <__sflush_r>
 800ae6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae70:	07da      	lsls	r2, r3, #31
 800ae72:	4605      	mov	r5, r0
 800ae74:	d4e0      	bmi.n	800ae38 <_fflush_r+0xc>
 800ae76:	89a3      	ldrh	r3, [r4, #12]
 800ae78:	059b      	lsls	r3, r3, #22
 800ae7a:	d4dd      	bmi.n	800ae38 <_fflush_r+0xc>
 800ae7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae7e:	f000 f908 	bl	800b092 <__retarget_lock_release_recursive>
 800ae82:	e7d9      	b.n	800ae38 <_fflush_r+0xc>
 800ae84:	4b05      	ldr	r3, [pc, #20]	; (800ae9c <_fflush_r+0x70>)
 800ae86:	429c      	cmp	r4, r3
 800ae88:	d101      	bne.n	800ae8e <_fflush_r+0x62>
 800ae8a:	68ac      	ldr	r4, [r5, #8]
 800ae8c:	e7df      	b.n	800ae4e <_fflush_r+0x22>
 800ae8e:	4b04      	ldr	r3, [pc, #16]	; (800aea0 <_fflush_r+0x74>)
 800ae90:	429c      	cmp	r4, r3
 800ae92:	bf08      	it	eq
 800ae94:	68ec      	ldreq	r4, [r5, #12]
 800ae96:	e7da      	b.n	800ae4e <_fflush_r+0x22>
 800ae98:	0800bc7c 	.word	0x0800bc7c
 800ae9c:	0800bc9c 	.word	0x0800bc9c
 800aea0:	0800bc5c 	.word	0x0800bc5c

0800aea4 <std>:
 800aea4:	2300      	movs	r3, #0
 800aea6:	b510      	push	{r4, lr}
 800aea8:	4604      	mov	r4, r0
 800aeaa:	e9c0 3300 	strd	r3, r3, [r0]
 800aeae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aeb2:	6083      	str	r3, [r0, #8]
 800aeb4:	8181      	strh	r1, [r0, #12]
 800aeb6:	6643      	str	r3, [r0, #100]	; 0x64
 800aeb8:	81c2      	strh	r2, [r0, #14]
 800aeba:	6183      	str	r3, [r0, #24]
 800aebc:	4619      	mov	r1, r3
 800aebe:	2208      	movs	r2, #8
 800aec0:	305c      	adds	r0, #92	; 0x5c
 800aec2:	f7fb fddb 	bl	8006a7c <memset>
 800aec6:	4b05      	ldr	r3, [pc, #20]	; (800aedc <std+0x38>)
 800aec8:	6263      	str	r3, [r4, #36]	; 0x24
 800aeca:	4b05      	ldr	r3, [pc, #20]	; (800aee0 <std+0x3c>)
 800aecc:	62a3      	str	r3, [r4, #40]	; 0x28
 800aece:	4b05      	ldr	r3, [pc, #20]	; (800aee4 <std+0x40>)
 800aed0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aed2:	4b05      	ldr	r3, [pc, #20]	; (800aee8 <std+0x44>)
 800aed4:	6224      	str	r4, [r4, #32]
 800aed6:	6323      	str	r3, [r4, #48]	; 0x30
 800aed8:	bd10      	pop	{r4, pc}
 800aeda:	bf00      	nop
 800aedc:	0800b1f9 	.word	0x0800b1f9
 800aee0:	0800b21b 	.word	0x0800b21b
 800aee4:	0800b253 	.word	0x0800b253
 800aee8:	0800b277 	.word	0x0800b277

0800aeec <_cleanup_r>:
 800aeec:	4901      	ldr	r1, [pc, #4]	; (800aef4 <_cleanup_r+0x8>)
 800aeee:	f000 b8af 	b.w	800b050 <_fwalk_reent>
 800aef2:	bf00      	nop
 800aef4:	0800ae2d 	.word	0x0800ae2d

0800aef8 <__sfmoreglue>:
 800aef8:	b570      	push	{r4, r5, r6, lr}
 800aefa:	2268      	movs	r2, #104	; 0x68
 800aefc:	1e4d      	subs	r5, r1, #1
 800aefe:	4355      	muls	r5, r2
 800af00:	460e      	mov	r6, r1
 800af02:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800af06:	f7ff fa5b 	bl	800a3c0 <_malloc_r>
 800af0a:	4604      	mov	r4, r0
 800af0c:	b140      	cbz	r0, 800af20 <__sfmoreglue+0x28>
 800af0e:	2100      	movs	r1, #0
 800af10:	e9c0 1600 	strd	r1, r6, [r0]
 800af14:	300c      	adds	r0, #12
 800af16:	60a0      	str	r0, [r4, #8]
 800af18:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800af1c:	f7fb fdae 	bl	8006a7c <memset>
 800af20:	4620      	mov	r0, r4
 800af22:	bd70      	pop	{r4, r5, r6, pc}

0800af24 <__sfp_lock_acquire>:
 800af24:	4801      	ldr	r0, [pc, #4]	; (800af2c <__sfp_lock_acquire+0x8>)
 800af26:	f000 b8b3 	b.w	800b090 <__retarget_lock_acquire_recursive>
 800af2a:	bf00      	nop
 800af2c:	20004c9d 	.word	0x20004c9d

0800af30 <__sfp_lock_release>:
 800af30:	4801      	ldr	r0, [pc, #4]	; (800af38 <__sfp_lock_release+0x8>)
 800af32:	f000 b8ae 	b.w	800b092 <__retarget_lock_release_recursive>
 800af36:	bf00      	nop
 800af38:	20004c9d 	.word	0x20004c9d

0800af3c <__sinit_lock_acquire>:
 800af3c:	4801      	ldr	r0, [pc, #4]	; (800af44 <__sinit_lock_acquire+0x8>)
 800af3e:	f000 b8a7 	b.w	800b090 <__retarget_lock_acquire_recursive>
 800af42:	bf00      	nop
 800af44:	20004c9e 	.word	0x20004c9e

0800af48 <__sinit_lock_release>:
 800af48:	4801      	ldr	r0, [pc, #4]	; (800af50 <__sinit_lock_release+0x8>)
 800af4a:	f000 b8a2 	b.w	800b092 <__retarget_lock_release_recursive>
 800af4e:	bf00      	nop
 800af50:	20004c9e 	.word	0x20004c9e

0800af54 <__sinit>:
 800af54:	b510      	push	{r4, lr}
 800af56:	4604      	mov	r4, r0
 800af58:	f7ff fff0 	bl	800af3c <__sinit_lock_acquire>
 800af5c:	69a3      	ldr	r3, [r4, #24]
 800af5e:	b11b      	cbz	r3, 800af68 <__sinit+0x14>
 800af60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af64:	f7ff bff0 	b.w	800af48 <__sinit_lock_release>
 800af68:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800af6c:	6523      	str	r3, [r4, #80]	; 0x50
 800af6e:	4b13      	ldr	r3, [pc, #76]	; (800afbc <__sinit+0x68>)
 800af70:	4a13      	ldr	r2, [pc, #76]	; (800afc0 <__sinit+0x6c>)
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	62a2      	str	r2, [r4, #40]	; 0x28
 800af76:	42a3      	cmp	r3, r4
 800af78:	bf04      	itt	eq
 800af7a:	2301      	moveq	r3, #1
 800af7c:	61a3      	streq	r3, [r4, #24]
 800af7e:	4620      	mov	r0, r4
 800af80:	f000 f820 	bl	800afc4 <__sfp>
 800af84:	6060      	str	r0, [r4, #4]
 800af86:	4620      	mov	r0, r4
 800af88:	f000 f81c 	bl	800afc4 <__sfp>
 800af8c:	60a0      	str	r0, [r4, #8]
 800af8e:	4620      	mov	r0, r4
 800af90:	f000 f818 	bl	800afc4 <__sfp>
 800af94:	2200      	movs	r2, #0
 800af96:	60e0      	str	r0, [r4, #12]
 800af98:	2104      	movs	r1, #4
 800af9a:	6860      	ldr	r0, [r4, #4]
 800af9c:	f7ff ff82 	bl	800aea4 <std>
 800afa0:	68a0      	ldr	r0, [r4, #8]
 800afa2:	2201      	movs	r2, #1
 800afa4:	2109      	movs	r1, #9
 800afa6:	f7ff ff7d 	bl	800aea4 <std>
 800afaa:	68e0      	ldr	r0, [r4, #12]
 800afac:	2202      	movs	r2, #2
 800afae:	2112      	movs	r1, #18
 800afb0:	f7ff ff78 	bl	800aea4 <std>
 800afb4:	2301      	movs	r3, #1
 800afb6:	61a3      	str	r3, [r4, #24]
 800afb8:	e7d2      	b.n	800af60 <__sinit+0xc>
 800afba:	bf00      	nop
 800afbc:	0800b818 	.word	0x0800b818
 800afc0:	0800aeed 	.word	0x0800aeed

0800afc4 <__sfp>:
 800afc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afc6:	4607      	mov	r7, r0
 800afc8:	f7ff ffac 	bl	800af24 <__sfp_lock_acquire>
 800afcc:	4b1e      	ldr	r3, [pc, #120]	; (800b048 <__sfp+0x84>)
 800afce:	681e      	ldr	r6, [r3, #0]
 800afd0:	69b3      	ldr	r3, [r6, #24]
 800afd2:	b913      	cbnz	r3, 800afda <__sfp+0x16>
 800afd4:	4630      	mov	r0, r6
 800afd6:	f7ff ffbd 	bl	800af54 <__sinit>
 800afda:	3648      	adds	r6, #72	; 0x48
 800afdc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800afe0:	3b01      	subs	r3, #1
 800afe2:	d503      	bpl.n	800afec <__sfp+0x28>
 800afe4:	6833      	ldr	r3, [r6, #0]
 800afe6:	b30b      	cbz	r3, 800b02c <__sfp+0x68>
 800afe8:	6836      	ldr	r6, [r6, #0]
 800afea:	e7f7      	b.n	800afdc <__sfp+0x18>
 800afec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800aff0:	b9d5      	cbnz	r5, 800b028 <__sfp+0x64>
 800aff2:	4b16      	ldr	r3, [pc, #88]	; (800b04c <__sfp+0x88>)
 800aff4:	60e3      	str	r3, [r4, #12]
 800aff6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800affa:	6665      	str	r5, [r4, #100]	; 0x64
 800affc:	f000 f847 	bl	800b08e <__retarget_lock_init_recursive>
 800b000:	f7ff ff96 	bl	800af30 <__sfp_lock_release>
 800b004:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b008:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b00c:	6025      	str	r5, [r4, #0]
 800b00e:	61a5      	str	r5, [r4, #24]
 800b010:	2208      	movs	r2, #8
 800b012:	4629      	mov	r1, r5
 800b014:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b018:	f7fb fd30 	bl	8006a7c <memset>
 800b01c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b020:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b024:	4620      	mov	r0, r4
 800b026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b028:	3468      	adds	r4, #104	; 0x68
 800b02a:	e7d9      	b.n	800afe0 <__sfp+0x1c>
 800b02c:	2104      	movs	r1, #4
 800b02e:	4638      	mov	r0, r7
 800b030:	f7ff ff62 	bl	800aef8 <__sfmoreglue>
 800b034:	4604      	mov	r4, r0
 800b036:	6030      	str	r0, [r6, #0]
 800b038:	2800      	cmp	r0, #0
 800b03a:	d1d5      	bne.n	800afe8 <__sfp+0x24>
 800b03c:	f7ff ff78 	bl	800af30 <__sfp_lock_release>
 800b040:	230c      	movs	r3, #12
 800b042:	603b      	str	r3, [r7, #0]
 800b044:	e7ee      	b.n	800b024 <__sfp+0x60>
 800b046:	bf00      	nop
 800b048:	0800b818 	.word	0x0800b818
 800b04c:	ffff0001 	.word	0xffff0001

0800b050 <_fwalk_reent>:
 800b050:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b054:	4606      	mov	r6, r0
 800b056:	4688      	mov	r8, r1
 800b058:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b05c:	2700      	movs	r7, #0
 800b05e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b062:	f1b9 0901 	subs.w	r9, r9, #1
 800b066:	d505      	bpl.n	800b074 <_fwalk_reent+0x24>
 800b068:	6824      	ldr	r4, [r4, #0]
 800b06a:	2c00      	cmp	r4, #0
 800b06c:	d1f7      	bne.n	800b05e <_fwalk_reent+0xe>
 800b06e:	4638      	mov	r0, r7
 800b070:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b074:	89ab      	ldrh	r3, [r5, #12]
 800b076:	2b01      	cmp	r3, #1
 800b078:	d907      	bls.n	800b08a <_fwalk_reent+0x3a>
 800b07a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b07e:	3301      	adds	r3, #1
 800b080:	d003      	beq.n	800b08a <_fwalk_reent+0x3a>
 800b082:	4629      	mov	r1, r5
 800b084:	4630      	mov	r0, r6
 800b086:	47c0      	blx	r8
 800b088:	4307      	orrs	r7, r0
 800b08a:	3568      	adds	r5, #104	; 0x68
 800b08c:	e7e9      	b.n	800b062 <_fwalk_reent+0x12>

0800b08e <__retarget_lock_init_recursive>:
 800b08e:	4770      	bx	lr

0800b090 <__retarget_lock_acquire_recursive>:
 800b090:	4770      	bx	lr

0800b092 <__retarget_lock_release_recursive>:
 800b092:	4770      	bx	lr

0800b094 <__swhatbuf_r>:
 800b094:	b570      	push	{r4, r5, r6, lr}
 800b096:	460e      	mov	r6, r1
 800b098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b09c:	2900      	cmp	r1, #0
 800b09e:	b096      	sub	sp, #88	; 0x58
 800b0a0:	4614      	mov	r4, r2
 800b0a2:	461d      	mov	r5, r3
 800b0a4:	da08      	bge.n	800b0b8 <__swhatbuf_r+0x24>
 800b0a6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	602a      	str	r2, [r5, #0]
 800b0ae:	061a      	lsls	r2, r3, #24
 800b0b0:	d410      	bmi.n	800b0d4 <__swhatbuf_r+0x40>
 800b0b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b0b6:	e00e      	b.n	800b0d6 <__swhatbuf_r+0x42>
 800b0b8:	466a      	mov	r2, sp
 800b0ba:	f000 f903 	bl	800b2c4 <_fstat_r>
 800b0be:	2800      	cmp	r0, #0
 800b0c0:	dbf1      	blt.n	800b0a6 <__swhatbuf_r+0x12>
 800b0c2:	9a01      	ldr	r2, [sp, #4]
 800b0c4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b0c8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b0cc:	425a      	negs	r2, r3
 800b0ce:	415a      	adcs	r2, r3
 800b0d0:	602a      	str	r2, [r5, #0]
 800b0d2:	e7ee      	b.n	800b0b2 <__swhatbuf_r+0x1e>
 800b0d4:	2340      	movs	r3, #64	; 0x40
 800b0d6:	2000      	movs	r0, #0
 800b0d8:	6023      	str	r3, [r4, #0]
 800b0da:	b016      	add	sp, #88	; 0x58
 800b0dc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b0e0 <__smakebuf_r>:
 800b0e0:	898b      	ldrh	r3, [r1, #12]
 800b0e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b0e4:	079d      	lsls	r5, r3, #30
 800b0e6:	4606      	mov	r6, r0
 800b0e8:	460c      	mov	r4, r1
 800b0ea:	d507      	bpl.n	800b0fc <__smakebuf_r+0x1c>
 800b0ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b0f0:	6023      	str	r3, [r4, #0]
 800b0f2:	6123      	str	r3, [r4, #16]
 800b0f4:	2301      	movs	r3, #1
 800b0f6:	6163      	str	r3, [r4, #20]
 800b0f8:	b002      	add	sp, #8
 800b0fa:	bd70      	pop	{r4, r5, r6, pc}
 800b0fc:	ab01      	add	r3, sp, #4
 800b0fe:	466a      	mov	r2, sp
 800b100:	f7ff ffc8 	bl	800b094 <__swhatbuf_r>
 800b104:	9900      	ldr	r1, [sp, #0]
 800b106:	4605      	mov	r5, r0
 800b108:	4630      	mov	r0, r6
 800b10a:	f7ff f959 	bl	800a3c0 <_malloc_r>
 800b10e:	b948      	cbnz	r0, 800b124 <__smakebuf_r+0x44>
 800b110:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b114:	059a      	lsls	r2, r3, #22
 800b116:	d4ef      	bmi.n	800b0f8 <__smakebuf_r+0x18>
 800b118:	f023 0303 	bic.w	r3, r3, #3
 800b11c:	f043 0302 	orr.w	r3, r3, #2
 800b120:	81a3      	strh	r3, [r4, #12]
 800b122:	e7e3      	b.n	800b0ec <__smakebuf_r+0xc>
 800b124:	4b0d      	ldr	r3, [pc, #52]	; (800b15c <__smakebuf_r+0x7c>)
 800b126:	62b3      	str	r3, [r6, #40]	; 0x28
 800b128:	89a3      	ldrh	r3, [r4, #12]
 800b12a:	6020      	str	r0, [r4, #0]
 800b12c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b130:	81a3      	strh	r3, [r4, #12]
 800b132:	9b00      	ldr	r3, [sp, #0]
 800b134:	6163      	str	r3, [r4, #20]
 800b136:	9b01      	ldr	r3, [sp, #4]
 800b138:	6120      	str	r0, [r4, #16]
 800b13a:	b15b      	cbz	r3, 800b154 <__smakebuf_r+0x74>
 800b13c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b140:	4630      	mov	r0, r6
 800b142:	f000 f8d1 	bl	800b2e8 <_isatty_r>
 800b146:	b128      	cbz	r0, 800b154 <__smakebuf_r+0x74>
 800b148:	89a3      	ldrh	r3, [r4, #12]
 800b14a:	f023 0303 	bic.w	r3, r3, #3
 800b14e:	f043 0301 	orr.w	r3, r3, #1
 800b152:	81a3      	strh	r3, [r4, #12]
 800b154:	89a0      	ldrh	r0, [r4, #12]
 800b156:	4305      	orrs	r5, r0
 800b158:	81a5      	strh	r5, [r4, #12]
 800b15a:	e7cd      	b.n	800b0f8 <__smakebuf_r+0x18>
 800b15c:	0800aeed 	.word	0x0800aeed

0800b160 <_malloc_usable_size_r>:
 800b160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b164:	1f18      	subs	r0, r3, #4
 800b166:	2b00      	cmp	r3, #0
 800b168:	bfbc      	itt	lt
 800b16a:	580b      	ldrlt	r3, [r1, r0]
 800b16c:	18c0      	addlt	r0, r0, r3
 800b16e:	4770      	bx	lr

0800b170 <_raise_r>:
 800b170:	291f      	cmp	r1, #31
 800b172:	b538      	push	{r3, r4, r5, lr}
 800b174:	4604      	mov	r4, r0
 800b176:	460d      	mov	r5, r1
 800b178:	d904      	bls.n	800b184 <_raise_r+0x14>
 800b17a:	2316      	movs	r3, #22
 800b17c:	6003      	str	r3, [r0, #0]
 800b17e:	f04f 30ff 	mov.w	r0, #4294967295
 800b182:	bd38      	pop	{r3, r4, r5, pc}
 800b184:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b186:	b112      	cbz	r2, 800b18e <_raise_r+0x1e>
 800b188:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b18c:	b94b      	cbnz	r3, 800b1a2 <_raise_r+0x32>
 800b18e:	4620      	mov	r0, r4
 800b190:	f000 f830 	bl	800b1f4 <_getpid_r>
 800b194:	462a      	mov	r2, r5
 800b196:	4601      	mov	r1, r0
 800b198:	4620      	mov	r0, r4
 800b19a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b19e:	f000 b817 	b.w	800b1d0 <_kill_r>
 800b1a2:	2b01      	cmp	r3, #1
 800b1a4:	d00a      	beq.n	800b1bc <_raise_r+0x4c>
 800b1a6:	1c59      	adds	r1, r3, #1
 800b1a8:	d103      	bne.n	800b1b2 <_raise_r+0x42>
 800b1aa:	2316      	movs	r3, #22
 800b1ac:	6003      	str	r3, [r0, #0]
 800b1ae:	2001      	movs	r0, #1
 800b1b0:	e7e7      	b.n	800b182 <_raise_r+0x12>
 800b1b2:	2400      	movs	r4, #0
 800b1b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b1b8:	4628      	mov	r0, r5
 800b1ba:	4798      	blx	r3
 800b1bc:	2000      	movs	r0, #0
 800b1be:	e7e0      	b.n	800b182 <_raise_r+0x12>

0800b1c0 <raise>:
 800b1c0:	4b02      	ldr	r3, [pc, #8]	; (800b1cc <raise+0xc>)
 800b1c2:	4601      	mov	r1, r0
 800b1c4:	6818      	ldr	r0, [r3, #0]
 800b1c6:	f7ff bfd3 	b.w	800b170 <_raise_r>
 800b1ca:	bf00      	nop
 800b1cc:	20000010 	.word	0x20000010

0800b1d0 <_kill_r>:
 800b1d0:	b538      	push	{r3, r4, r5, lr}
 800b1d2:	4d07      	ldr	r5, [pc, #28]	; (800b1f0 <_kill_r+0x20>)
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	4604      	mov	r4, r0
 800b1d8:	4608      	mov	r0, r1
 800b1da:	4611      	mov	r1, r2
 800b1dc:	602b      	str	r3, [r5, #0]
 800b1de:	f7f6 faa5 	bl	800172c <_kill>
 800b1e2:	1c43      	adds	r3, r0, #1
 800b1e4:	d102      	bne.n	800b1ec <_kill_r+0x1c>
 800b1e6:	682b      	ldr	r3, [r5, #0]
 800b1e8:	b103      	cbz	r3, 800b1ec <_kill_r+0x1c>
 800b1ea:	6023      	str	r3, [r4, #0]
 800b1ec:	bd38      	pop	{r3, r4, r5, pc}
 800b1ee:	bf00      	nop
 800b1f0:	20004c98 	.word	0x20004c98

0800b1f4 <_getpid_r>:
 800b1f4:	f7f6 ba92 	b.w	800171c <_getpid>

0800b1f8 <__sread>:
 800b1f8:	b510      	push	{r4, lr}
 800b1fa:	460c      	mov	r4, r1
 800b1fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b200:	f000 f894 	bl	800b32c <_read_r>
 800b204:	2800      	cmp	r0, #0
 800b206:	bfab      	itete	ge
 800b208:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b20a:	89a3      	ldrhlt	r3, [r4, #12]
 800b20c:	181b      	addge	r3, r3, r0
 800b20e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b212:	bfac      	ite	ge
 800b214:	6563      	strge	r3, [r4, #84]	; 0x54
 800b216:	81a3      	strhlt	r3, [r4, #12]
 800b218:	bd10      	pop	{r4, pc}

0800b21a <__swrite>:
 800b21a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b21e:	461f      	mov	r7, r3
 800b220:	898b      	ldrh	r3, [r1, #12]
 800b222:	05db      	lsls	r3, r3, #23
 800b224:	4605      	mov	r5, r0
 800b226:	460c      	mov	r4, r1
 800b228:	4616      	mov	r6, r2
 800b22a:	d505      	bpl.n	800b238 <__swrite+0x1e>
 800b22c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b230:	2302      	movs	r3, #2
 800b232:	2200      	movs	r2, #0
 800b234:	f000 f868 	bl	800b308 <_lseek_r>
 800b238:	89a3      	ldrh	r3, [r4, #12]
 800b23a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b23e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b242:	81a3      	strh	r3, [r4, #12]
 800b244:	4632      	mov	r2, r6
 800b246:	463b      	mov	r3, r7
 800b248:	4628      	mov	r0, r5
 800b24a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b24e:	f000 b817 	b.w	800b280 <_write_r>

0800b252 <__sseek>:
 800b252:	b510      	push	{r4, lr}
 800b254:	460c      	mov	r4, r1
 800b256:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b25a:	f000 f855 	bl	800b308 <_lseek_r>
 800b25e:	1c43      	adds	r3, r0, #1
 800b260:	89a3      	ldrh	r3, [r4, #12]
 800b262:	bf15      	itete	ne
 800b264:	6560      	strne	r0, [r4, #84]	; 0x54
 800b266:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b26a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b26e:	81a3      	strheq	r3, [r4, #12]
 800b270:	bf18      	it	ne
 800b272:	81a3      	strhne	r3, [r4, #12]
 800b274:	bd10      	pop	{r4, pc}

0800b276 <__sclose>:
 800b276:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b27a:	f000 b813 	b.w	800b2a4 <_close_r>
	...

0800b280 <_write_r>:
 800b280:	b538      	push	{r3, r4, r5, lr}
 800b282:	4d07      	ldr	r5, [pc, #28]	; (800b2a0 <_write_r+0x20>)
 800b284:	4604      	mov	r4, r0
 800b286:	4608      	mov	r0, r1
 800b288:	4611      	mov	r1, r2
 800b28a:	2200      	movs	r2, #0
 800b28c:	602a      	str	r2, [r5, #0]
 800b28e:	461a      	mov	r2, r3
 800b290:	f7f6 fa83 	bl	800179a <_write>
 800b294:	1c43      	adds	r3, r0, #1
 800b296:	d102      	bne.n	800b29e <_write_r+0x1e>
 800b298:	682b      	ldr	r3, [r5, #0]
 800b29a:	b103      	cbz	r3, 800b29e <_write_r+0x1e>
 800b29c:	6023      	str	r3, [r4, #0]
 800b29e:	bd38      	pop	{r3, r4, r5, pc}
 800b2a0:	20004c98 	.word	0x20004c98

0800b2a4 <_close_r>:
 800b2a4:	b538      	push	{r3, r4, r5, lr}
 800b2a6:	4d06      	ldr	r5, [pc, #24]	; (800b2c0 <_close_r+0x1c>)
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	4604      	mov	r4, r0
 800b2ac:	4608      	mov	r0, r1
 800b2ae:	602b      	str	r3, [r5, #0]
 800b2b0:	f7f6 fa8f 	bl	80017d2 <_close>
 800b2b4:	1c43      	adds	r3, r0, #1
 800b2b6:	d102      	bne.n	800b2be <_close_r+0x1a>
 800b2b8:	682b      	ldr	r3, [r5, #0]
 800b2ba:	b103      	cbz	r3, 800b2be <_close_r+0x1a>
 800b2bc:	6023      	str	r3, [r4, #0]
 800b2be:	bd38      	pop	{r3, r4, r5, pc}
 800b2c0:	20004c98 	.word	0x20004c98

0800b2c4 <_fstat_r>:
 800b2c4:	b538      	push	{r3, r4, r5, lr}
 800b2c6:	4d07      	ldr	r5, [pc, #28]	; (800b2e4 <_fstat_r+0x20>)
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	4604      	mov	r4, r0
 800b2cc:	4608      	mov	r0, r1
 800b2ce:	4611      	mov	r1, r2
 800b2d0:	602b      	str	r3, [r5, #0]
 800b2d2:	f7f6 fa8a 	bl	80017ea <_fstat>
 800b2d6:	1c43      	adds	r3, r0, #1
 800b2d8:	d102      	bne.n	800b2e0 <_fstat_r+0x1c>
 800b2da:	682b      	ldr	r3, [r5, #0]
 800b2dc:	b103      	cbz	r3, 800b2e0 <_fstat_r+0x1c>
 800b2de:	6023      	str	r3, [r4, #0]
 800b2e0:	bd38      	pop	{r3, r4, r5, pc}
 800b2e2:	bf00      	nop
 800b2e4:	20004c98 	.word	0x20004c98

0800b2e8 <_isatty_r>:
 800b2e8:	b538      	push	{r3, r4, r5, lr}
 800b2ea:	4d06      	ldr	r5, [pc, #24]	; (800b304 <_isatty_r+0x1c>)
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	4604      	mov	r4, r0
 800b2f0:	4608      	mov	r0, r1
 800b2f2:	602b      	str	r3, [r5, #0]
 800b2f4:	f7f6 fa89 	bl	800180a <_isatty>
 800b2f8:	1c43      	adds	r3, r0, #1
 800b2fa:	d102      	bne.n	800b302 <_isatty_r+0x1a>
 800b2fc:	682b      	ldr	r3, [r5, #0]
 800b2fe:	b103      	cbz	r3, 800b302 <_isatty_r+0x1a>
 800b300:	6023      	str	r3, [r4, #0]
 800b302:	bd38      	pop	{r3, r4, r5, pc}
 800b304:	20004c98 	.word	0x20004c98

0800b308 <_lseek_r>:
 800b308:	b538      	push	{r3, r4, r5, lr}
 800b30a:	4d07      	ldr	r5, [pc, #28]	; (800b328 <_lseek_r+0x20>)
 800b30c:	4604      	mov	r4, r0
 800b30e:	4608      	mov	r0, r1
 800b310:	4611      	mov	r1, r2
 800b312:	2200      	movs	r2, #0
 800b314:	602a      	str	r2, [r5, #0]
 800b316:	461a      	mov	r2, r3
 800b318:	f7f6 fa82 	bl	8001820 <_lseek>
 800b31c:	1c43      	adds	r3, r0, #1
 800b31e:	d102      	bne.n	800b326 <_lseek_r+0x1e>
 800b320:	682b      	ldr	r3, [r5, #0]
 800b322:	b103      	cbz	r3, 800b326 <_lseek_r+0x1e>
 800b324:	6023      	str	r3, [r4, #0]
 800b326:	bd38      	pop	{r3, r4, r5, pc}
 800b328:	20004c98 	.word	0x20004c98

0800b32c <_read_r>:
 800b32c:	b538      	push	{r3, r4, r5, lr}
 800b32e:	4d07      	ldr	r5, [pc, #28]	; (800b34c <_read_r+0x20>)
 800b330:	4604      	mov	r4, r0
 800b332:	4608      	mov	r0, r1
 800b334:	4611      	mov	r1, r2
 800b336:	2200      	movs	r2, #0
 800b338:	602a      	str	r2, [r5, #0]
 800b33a:	461a      	mov	r2, r3
 800b33c:	f7f6 fa10 	bl	8001760 <_read>
 800b340:	1c43      	adds	r3, r0, #1
 800b342:	d102      	bne.n	800b34a <_read_r+0x1e>
 800b344:	682b      	ldr	r3, [r5, #0]
 800b346:	b103      	cbz	r3, 800b34a <_read_r+0x1e>
 800b348:	6023      	str	r3, [r4, #0]
 800b34a:	bd38      	pop	{r3, r4, r5, pc}
 800b34c:	20004c98 	.word	0x20004c98

0800b350 <log>:
 800b350:	b538      	push	{r3, r4, r5, lr}
 800b352:	ed2d 8b02 	vpush	{d8}
 800b356:	ec55 4b10 	vmov	r4, r5, d0
 800b35a:	f000 f839 	bl	800b3d0 <__ieee754_log>
 800b35e:	4622      	mov	r2, r4
 800b360:	462b      	mov	r3, r5
 800b362:	4620      	mov	r0, r4
 800b364:	4629      	mov	r1, r5
 800b366:	eeb0 8a40 	vmov.f32	s16, s0
 800b36a:	eef0 8a60 	vmov.f32	s17, s1
 800b36e:	f7f5 fc05 	bl	8000b7c <__aeabi_dcmpun>
 800b372:	b998      	cbnz	r0, 800b39c <log+0x4c>
 800b374:	2200      	movs	r2, #0
 800b376:	2300      	movs	r3, #0
 800b378:	4620      	mov	r0, r4
 800b37a:	4629      	mov	r1, r5
 800b37c:	f7f5 fbf4 	bl	8000b68 <__aeabi_dcmpgt>
 800b380:	b960      	cbnz	r0, 800b39c <log+0x4c>
 800b382:	2200      	movs	r2, #0
 800b384:	2300      	movs	r3, #0
 800b386:	4620      	mov	r0, r4
 800b388:	4629      	mov	r1, r5
 800b38a:	f7f5 fbc5 	bl	8000b18 <__aeabi_dcmpeq>
 800b38e:	b160      	cbz	r0, 800b3aa <log+0x5a>
 800b390:	f7fb fb3c 	bl	8006a0c <__errno>
 800b394:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 800b3c0 <log+0x70>
 800b398:	2322      	movs	r3, #34	; 0x22
 800b39a:	6003      	str	r3, [r0, #0]
 800b39c:	eeb0 0a48 	vmov.f32	s0, s16
 800b3a0:	eef0 0a68 	vmov.f32	s1, s17
 800b3a4:	ecbd 8b02 	vpop	{d8}
 800b3a8:	bd38      	pop	{r3, r4, r5, pc}
 800b3aa:	f7fb fb2f 	bl	8006a0c <__errno>
 800b3ae:	ecbd 8b02 	vpop	{d8}
 800b3b2:	2321      	movs	r3, #33	; 0x21
 800b3b4:	6003      	str	r3, [r0, #0]
 800b3b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b3ba:	4803      	ldr	r0, [pc, #12]	; (800b3c8 <log+0x78>)
 800b3bc:	f7ff b9d0 	b.w	800a760 <nan>
 800b3c0:	00000000 	.word	0x00000000
 800b3c4:	fff00000 	.word	0xfff00000
 800b3c8:	0800bc58 	.word	0x0800bc58
 800b3cc:	00000000 	.word	0x00000000

0800b3d0 <__ieee754_log>:
 800b3d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3d4:	ec51 0b10 	vmov	r0, r1, d0
 800b3d8:	ed2d 8b04 	vpush	{d8-d9}
 800b3dc:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800b3e0:	b083      	sub	sp, #12
 800b3e2:	460d      	mov	r5, r1
 800b3e4:	da29      	bge.n	800b43a <__ieee754_log+0x6a>
 800b3e6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b3ea:	4303      	orrs	r3, r0
 800b3ec:	ee10 2a10 	vmov	r2, s0
 800b3f0:	d10c      	bne.n	800b40c <__ieee754_log+0x3c>
 800b3f2:	49cf      	ldr	r1, [pc, #828]	; (800b730 <__ieee754_log+0x360>)
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	2000      	movs	r0, #0
 800b3fa:	f7f5 fa4f 	bl	800089c <__aeabi_ddiv>
 800b3fe:	ec41 0b10 	vmov	d0, r0, r1
 800b402:	b003      	add	sp, #12
 800b404:	ecbd 8b04 	vpop	{d8-d9}
 800b408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b40c:	2900      	cmp	r1, #0
 800b40e:	da05      	bge.n	800b41c <__ieee754_log+0x4c>
 800b410:	460b      	mov	r3, r1
 800b412:	f7f4 ff61 	bl	80002d8 <__aeabi_dsub>
 800b416:	2200      	movs	r2, #0
 800b418:	2300      	movs	r3, #0
 800b41a:	e7ee      	b.n	800b3fa <__ieee754_log+0x2a>
 800b41c:	4bc5      	ldr	r3, [pc, #788]	; (800b734 <__ieee754_log+0x364>)
 800b41e:	2200      	movs	r2, #0
 800b420:	f7f5 f912 	bl	8000648 <__aeabi_dmul>
 800b424:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800b428:	460d      	mov	r5, r1
 800b42a:	4ac3      	ldr	r2, [pc, #780]	; (800b738 <__ieee754_log+0x368>)
 800b42c:	4295      	cmp	r5, r2
 800b42e:	dd06      	ble.n	800b43e <__ieee754_log+0x6e>
 800b430:	4602      	mov	r2, r0
 800b432:	460b      	mov	r3, r1
 800b434:	f7f4 ff52 	bl	80002dc <__adddf3>
 800b438:	e7e1      	b.n	800b3fe <__ieee754_log+0x2e>
 800b43a:	2300      	movs	r3, #0
 800b43c:	e7f5      	b.n	800b42a <__ieee754_log+0x5a>
 800b43e:	152c      	asrs	r4, r5, #20
 800b440:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800b444:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800b448:	441c      	add	r4, r3
 800b44a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800b44e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800b452:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b456:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800b45a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800b45e:	ea42 0105 	orr.w	r1, r2, r5
 800b462:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800b466:	2200      	movs	r2, #0
 800b468:	4bb4      	ldr	r3, [pc, #720]	; (800b73c <__ieee754_log+0x36c>)
 800b46a:	f7f4 ff35 	bl	80002d8 <__aeabi_dsub>
 800b46e:	1cab      	adds	r3, r5, #2
 800b470:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b474:	2b02      	cmp	r3, #2
 800b476:	4682      	mov	sl, r0
 800b478:	468b      	mov	fp, r1
 800b47a:	f04f 0200 	mov.w	r2, #0
 800b47e:	dc53      	bgt.n	800b528 <__ieee754_log+0x158>
 800b480:	2300      	movs	r3, #0
 800b482:	f7f5 fb49 	bl	8000b18 <__aeabi_dcmpeq>
 800b486:	b1d0      	cbz	r0, 800b4be <__ieee754_log+0xee>
 800b488:	2c00      	cmp	r4, #0
 800b48a:	f000 8122 	beq.w	800b6d2 <__ieee754_log+0x302>
 800b48e:	4620      	mov	r0, r4
 800b490:	f7f5 f870 	bl	8000574 <__aeabi_i2d>
 800b494:	a390      	add	r3, pc, #576	; (adr r3, 800b6d8 <__ieee754_log+0x308>)
 800b496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b49a:	4606      	mov	r6, r0
 800b49c:	460f      	mov	r7, r1
 800b49e:	f7f5 f8d3 	bl	8000648 <__aeabi_dmul>
 800b4a2:	a38f      	add	r3, pc, #572	; (adr r3, 800b6e0 <__ieee754_log+0x310>)
 800b4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4a8:	4604      	mov	r4, r0
 800b4aa:	460d      	mov	r5, r1
 800b4ac:	4630      	mov	r0, r6
 800b4ae:	4639      	mov	r1, r7
 800b4b0:	f7f5 f8ca 	bl	8000648 <__aeabi_dmul>
 800b4b4:	4602      	mov	r2, r0
 800b4b6:	460b      	mov	r3, r1
 800b4b8:	4620      	mov	r0, r4
 800b4ba:	4629      	mov	r1, r5
 800b4bc:	e7ba      	b.n	800b434 <__ieee754_log+0x64>
 800b4be:	a38a      	add	r3, pc, #552	; (adr r3, 800b6e8 <__ieee754_log+0x318>)
 800b4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4c4:	4650      	mov	r0, sl
 800b4c6:	4659      	mov	r1, fp
 800b4c8:	f7f5 f8be 	bl	8000648 <__aeabi_dmul>
 800b4cc:	4602      	mov	r2, r0
 800b4ce:	460b      	mov	r3, r1
 800b4d0:	2000      	movs	r0, #0
 800b4d2:	499b      	ldr	r1, [pc, #620]	; (800b740 <__ieee754_log+0x370>)
 800b4d4:	f7f4 ff00 	bl	80002d8 <__aeabi_dsub>
 800b4d8:	4652      	mov	r2, sl
 800b4da:	4606      	mov	r6, r0
 800b4dc:	460f      	mov	r7, r1
 800b4de:	465b      	mov	r3, fp
 800b4e0:	4650      	mov	r0, sl
 800b4e2:	4659      	mov	r1, fp
 800b4e4:	f7f5 f8b0 	bl	8000648 <__aeabi_dmul>
 800b4e8:	4602      	mov	r2, r0
 800b4ea:	460b      	mov	r3, r1
 800b4ec:	4630      	mov	r0, r6
 800b4ee:	4639      	mov	r1, r7
 800b4f0:	f7f5 f8aa 	bl	8000648 <__aeabi_dmul>
 800b4f4:	4606      	mov	r6, r0
 800b4f6:	460f      	mov	r7, r1
 800b4f8:	b914      	cbnz	r4, 800b500 <__ieee754_log+0x130>
 800b4fa:	4632      	mov	r2, r6
 800b4fc:	463b      	mov	r3, r7
 800b4fe:	e0a2      	b.n	800b646 <__ieee754_log+0x276>
 800b500:	4620      	mov	r0, r4
 800b502:	f7f5 f837 	bl	8000574 <__aeabi_i2d>
 800b506:	a374      	add	r3, pc, #464	; (adr r3, 800b6d8 <__ieee754_log+0x308>)
 800b508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b50c:	4680      	mov	r8, r0
 800b50e:	4689      	mov	r9, r1
 800b510:	f7f5 f89a 	bl	8000648 <__aeabi_dmul>
 800b514:	a372      	add	r3, pc, #456	; (adr r3, 800b6e0 <__ieee754_log+0x310>)
 800b516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b51a:	4604      	mov	r4, r0
 800b51c:	460d      	mov	r5, r1
 800b51e:	4640      	mov	r0, r8
 800b520:	4649      	mov	r1, r9
 800b522:	f7f5 f891 	bl	8000648 <__aeabi_dmul>
 800b526:	e0a7      	b.n	800b678 <__ieee754_log+0x2a8>
 800b528:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b52c:	f7f4 fed6 	bl	80002dc <__adddf3>
 800b530:	4602      	mov	r2, r0
 800b532:	460b      	mov	r3, r1
 800b534:	4650      	mov	r0, sl
 800b536:	4659      	mov	r1, fp
 800b538:	f7f5 f9b0 	bl	800089c <__aeabi_ddiv>
 800b53c:	ec41 0b18 	vmov	d8, r0, r1
 800b540:	4620      	mov	r0, r4
 800b542:	f7f5 f817 	bl	8000574 <__aeabi_i2d>
 800b546:	ec53 2b18 	vmov	r2, r3, d8
 800b54a:	ec41 0b19 	vmov	d9, r0, r1
 800b54e:	ec51 0b18 	vmov	r0, r1, d8
 800b552:	f7f5 f879 	bl	8000648 <__aeabi_dmul>
 800b556:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800b55a:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800b55e:	9301      	str	r3, [sp, #4]
 800b560:	4602      	mov	r2, r0
 800b562:	460b      	mov	r3, r1
 800b564:	4680      	mov	r8, r0
 800b566:	4689      	mov	r9, r1
 800b568:	f7f5 f86e 	bl	8000648 <__aeabi_dmul>
 800b56c:	a360      	add	r3, pc, #384	; (adr r3, 800b6f0 <__ieee754_log+0x320>)
 800b56e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b572:	4606      	mov	r6, r0
 800b574:	460f      	mov	r7, r1
 800b576:	f7f5 f867 	bl	8000648 <__aeabi_dmul>
 800b57a:	a35f      	add	r3, pc, #380	; (adr r3, 800b6f8 <__ieee754_log+0x328>)
 800b57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b580:	f7f4 feac 	bl	80002dc <__adddf3>
 800b584:	4632      	mov	r2, r6
 800b586:	463b      	mov	r3, r7
 800b588:	f7f5 f85e 	bl	8000648 <__aeabi_dmul>
 800b58c:	a35c      	add	r3, pc, #368	; (adr r3, 800b700 <__ieee754_log+0x330>)
 800b58e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b592:	f7f4 fea3 	bl	80002dc <__adddf3>
 800b596:	4632      	mov	r2, r6
 800b598:	463b      	mov	r3, r7
 800b59a:	f7f5 f855 	bl	8000648 <__aeabi_dmul>
 800b59e:	a35a      	add	r3, pc, #360	; (adr r3, 800b708 <__ieee754_log+0x338>)
 800b5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5a4:	f7f4 fe9a 	bl	80002dc <__adddf3>
 800b5a8:	4642      	mov	r2, r8
 800b5aa:	464b      	mov	r3, r9
 800b5ac:	f7f5 f84c 	bl	8000648 <__aeabi_dmul>
 800b5b0:	a357      	add	r3, pc, #348	; (adr r3, 800b710 <__ieee754_log+0x340>)
 800b5b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5b6:	4680      	mov	r8, r0
 800b5b8:	4689      	mov	r9, r1
 800b5ba:	4630      	mov	r0, r6
 800b5bc:	4639      	mov	r1, r7
 800b5be:	f7f5 f843 	bl	8000648 <__aeabi_dmul>
 800b5c2:	a355      	add	r3, pc, #340	; (adr r3, 800b718 <__ieee754_log+0x348>)
 800b5c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5c8:	f7f4 fe88 	bl	80002dc <__adddf3>
 800b5cc:	4632      	mov	r2, r6
 800b5ce:	463b      	mov	r3, r7
 800b5d0:	f7f5 f83a 	bl	8000648 <__aeabi_dmul>
 800b5d4:	a352      	add	r3, pc, #328	; (adr r3, 800b720 <__ieee754_log+0x350>)
 800b5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5da:	f7f4 fe7f 	bl	80002dc <__adddf3>
 800b5de:	4632      	mov	r2, r6
 800b5e0:	463b      	mov	r3, r7
 800b5e2:	f7f5 f831 	bl	8000648 <__aeabi_dmul>
 800b5e6:	460b      	mov	r3, r1
 800b5e8:	4602      	mov	r2, r0
 800b5ea:	4649      	mov	r1, r9
 800b5ec:	4640      	mov	r0, r8
 800b5ee:	f7f4 fe75 	bl	80002dc <__adddf3>
 800b5f2:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800b5f6:	9b01      	ldr	r3, [sp, #4]
 800b5f8:	3551      	adds	r5, #81	; 0x51
 800b5fa:	431d      	orrs	r5, r3
 800b5fc:	2d00      	cmp	r5, #0
 800b5fe:	4680      	mov	r8, r0
 800b600:	4689      	mov	r9, r1
 800b602:	dd48      	ble.n	800b696 <__ieee754_log+0x2c6>
 800b604:	4b4e      	ldr	r3, [pc, #312]	; (800b740 <__ieee754_log+0x370>)
 800b606:	2200      	movs	r2, #0
 800b608:	4650      	mov	r0, sl
 800b60a:	4659      	mov	r1, fp
 800b60c:	f7f5 f81c 	bl	8000648 <__aeabi_dmul>
 800b610:	4652      	mov	r2, sl
 800b612:	465b      	mov	r3, fp
 800b614:	f7f5 f818 	bl	8000648 <__aeabi_dmul>
 800b618:	4602      	mov	r2, r0
 800b61a:	460b      	mov	r3, r1
 800b61c:	4606      	mov	r6, r0
 800b61e:	460f      	mov	r7, r1
 800b620:	4640      	mov	r0, r8
 800b622:	4649      	mov	r1, r9
 800b624:	f7f4 fe5a 	bl	80002dc <__adddf3>
 800b628:	ec53 2b18 	vmov	r2, r3, d8
 800b62c:	f7f5 f80c 	bl	8000648 <__aeabi_dmul>
 800b630:	4680      	mov	r8, r0
 800b632:	4689      	mov	r9, r1
 800b634:	b964      	cbnz	r4, 800b650 <__ieee754_log+0x280>
 800b636:	4602      	mov	r2, r0
 800b638:	460b      	mov	r3, r1
 800b63a:	4630      	mov	r0, r6
 800b63c:	4639      	mov	r1, r7
 800b63e:	f7f4 fe4b 	bl	80002d8 <__aeabi_dsub>
 800b642:	4602      	mov	r2, r0
 800b644:	460b      	mov	r3, r1
 800b646:	4650      	mov	r0, sl
 800b648:	4659      	mov	r1, fp
 800b64a:	f7f4 fe45 	bl	80002d8 <__aeabi_dsub>
 800b64e:	e6d6      	b.n	800b3fe <__ieee754_log+0x2e>
 800b650:	a321      	add	r3, pc, #132	; (adr r3, 800b6d8 <__ieee754_log+0x308>)
 800b652:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b656:	ec51 0b19 	vmov	r0, r1, d9
 800b65a:	f7f4 fff5 	bl	8000648 <__aeabi_dmul>
 800b65e:	a320      	add	r3, pc, #128	; (adr r3, 800b6e0 <__ieee754_log+0x310>)
 800b660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b664:	4604      	mov	r4, r0
 800b666:	460d      	mov	r5, r1
 800b668:	ec51 0b19 	vmov	r0, r1, d9
 800b66c:	f7f4 ffec 	bl	8000648 <__aeabi_dmul>
 800b670:	4642      	mov	r2, r8
 800b672:	464b      	mov	r3, r9
 800b674:	f7f4 fe32 	bl	80002dc <__adddf3>
 800b678:	4602      	mov	r2, r0
 800b67a:	460b      	mov	r3, r1
 800b67c:	4630      	mov	r0, r6
 800b67e:	4639      	mov	r1, r7
 800b680:	f7f4 fe2a 	bl	80002d8 <__aeabi_dsub>
 800b684:	4652      	mov	r2, sl
 800b686:	465b      	mov	r3, fp
 800b688:	f7f4 fe26 	bl	80002d8 <__aeabi_dsub>
 800b68c:	4602      	mov	r2, r0
 800b68e:	460b      	mov	r3, r1
 800b690:	4620      	mov	r0, r4
 800b692:	4629      	mov	r1, r5
 800b694:	e7d9      	b.n	800b64a <__ieee754_log+0x27a>
 800b696:	4602      	mov	r2, r0
 800b698:	460b      	mov	r3, r1
 800b69a:	4650      	mov	r0, sl
 800b69c:	4659      	mov	r1, fp
 800b69e:	f7f4 fe1b 	bl	80002d8 <__aeabi_dsub>
 800b6a2:	ec53 2b18 	vmov	r2, r3, d8
 800b6a6:	f7f4 ffcf 	bl	8000648 <__aeabi_dmul>
 800b6aa:	4606      	mov	r6, r0
 800b6ac:	460f      	mov	r7, r1
 800b6ae:	2c00      	cmp	r4, #0
 800b6b0:	f43f af23 	beq.w	800b4fa <__ieee754_log+0x12a>
 800b6b4:	a308      	add	r3, pc, #32	; (adr r3, 800b6d8 <__ieee754_log+0x308>)
 800b6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ba:	ec51 0b19 	vmov	r0, r1, d9
 800b6be:	f7f4 ffc3 	bl	8000648 <__aeabi_dmul>
 800b6c2:	a307      	add	r3, pc, #28	; (adr r3, 800b6e0 <__ieee754_log+0x310>)
 800b6c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c8:	4604      	mov	r4, r0
 800b6ca:	460d      	mov	r5, r1
 800b6cc:	ec51 0b19 	vmov	r0, r1, d9
 800b6d0:	e727      	b.n	800b522 <__ieee754_log+0x152>
 800b6d2:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800b728 <__ieee754_log+0x358>
 800b6d6:	e694      	b.n	800b402 <__ieee754_log+0x32>
 800b6d8:	fee00000 	.word	0xfee00000
 800b6dc:	3fe62e42 	.word	0x3fe62e42
 800b6e0:	35793c76 	.word	0x35793c76
 800b6e4:	3dea39ef 	.word	0x3dea39ef
 800b6e8:	55555555 	.word	0x55555555
 800b6ec:	3fd55555 	.word	0x3fd55555
 800b6f0:	df3e5244 	.word	0xdf3e5244
 800b6f4:	3fc2f112 	.word	0x3fc2f112
 800b6f8:	96cb03de 	.word	0x96cb03de
 800b6fc:	3fc74664 	.word	0x3fc74664
 800b700:	94229359 	.word	0x94229359
 800b704:	3fd24924 	.word	0x3fd24924
 800b708:	55555593 	.word	0x55555593
 800b70c:	3fe55555 	.word	0x3fe55555
 800b710:	d078c69f 	.word	0xd078c69f
 800b714:	3fc39a09 	.word	0x3fc39a09
 800b718:	1d8e78af 	.word	0x1d8e78af
 800b71c:	3fcc71c5 	.word	0x3fcc71c5
 800b720:	9997fa04 	.word	0x9997fa04
 800b724:	3fd99999 	.word	0x3fd99999
	...
 800b730:	c3500000 	.word	0xc3500000
 800b734:	43500000 	.word	0x43500000
 800b738:	7fefffff 	.word	0x7fefffff
 800b73c:	3ff00000 	.word	0x3ff00000
 800b740:	3fe00000 	.word	0x3fe00000

0800b744 <_init>:
 800b744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b746:	bf00      	nop
 800b748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b74a:	bc08      	pop	{r3}
 800b74c:	469e      	mov	lr, r3
 800b74e:	4770      	bx	lr

0800b750 <_fini>:
 800b750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b752:	bf00      	nop
 800b754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b756:	bc08      	pop	{r3}
 800b758:	469e      	mov	lr, r3
 800b75a:	4770      	bx	lr
