Protel Design System Design Rule Check
PCB File : C:\Documents and Settings\Lloyd\My Documents\CableNodeRevF\CableNodeRevF.PcbDoc
Date     : 3/16/2014
Time     : 7:02:59 AM

WARNING: Your board contains 4 shelved polygons - copper connectivity will not be reported correctly. Unshelve polygons and re-run DRC check before  producing manufacturing outputs.
   Polygon named: BottomKeepOutRegion
   Polygon named: BottomKeepOutRegion
   Polygon named: Top Layer-GND In net GND On Top Layer
   Polygon named: Bottom Layer-GND In net GND On Bottom Layer

WARNING: Multilayer Pads with 0 size Hole found
   Pad FD2-0(426.194mil,3471.662mil)  Multi-Layer
   Pad FD3-0(426.194mil,375mil)  Multi-Layer
   Pad FD1-0(3241.194mil,3471.662mil)  Multi-Layer

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) ((InNet('5V') OR InNet('VBAT_SWITCHED') OR InNet('POWER_IN') OR InNet('GND') OR InNet('VBAT_POS') OR InNet('VBAT_FUSED')))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=20mil) (InComponent('BATT1')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=30mil) (InComponent('SP1')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) ((InNamedPolygon('Top GND') OR InNamedPolygon('Bottom GND'))),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=7.5mil) (InComponent('U2')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=5mil) (InComponent('U10')),(All)
Rule Violations :0

Processing Rule : Width Constraint (Min=7mil) (Max=50mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1200mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=325mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=7mil) (InComponent('U2')),(All)
Rule Violations :0

Processing Rule : Silkscreen Over Component Pads (Clearance=6.5mil) (IsPad),(All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=5mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=1mil) (InComponent('U2')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=20mil) (InNet('VBAT_POS')),(All)
Rule Violations :0


Violations Detected : 0
Time Elapsed        : 00:00:02