Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,936
design__instance__area,14293.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0002639870799612254
power__switching__total,0.00005145572868059389
power__leakage__total,0.0000010566075161477784
power__total,0.0003164994122926146
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2569512730872272
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25995881183484454
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10824952352001993
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.963476214969825
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.108250
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2650107153178252
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2698537858439677
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6145241711657531
timing__setup__ws__corner:nom_slow_1p08V_125C,13.862523965552443
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.614524
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2600336131132442
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2637306003786527
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3019348745375782
timing__setup__ws__corner:nom_typ_1p20V_25C,14.575033148484895
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.301935
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2569512730872272
clock__skew__worst_setup,0.25995881183484454
timing__hold__ws,0.10824952352001993
timing__setup__ws,13.862523965552443
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108250
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,936
design__instance__area__stdcell,14293.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.493888
design__instance__utilization__stdcell,0.493888
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,4
design__instance__area__class:buffer,29.0304
design__instance__count__class:inverter,28
design__instance__area__class:inverter,152.41
design__instance__count__class:sequential_cell,110
design__instance__area__class:sequential_cell,5189.18
design__instance__count__class:multi_input_combinational_cell,537
design__instance__area__class:multi_input_combinational_cell,5080.32
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,238
design__instance__area__class:timing_repair_buffer,3677.79
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,18914.6
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,206
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1063
route__net__special,2
route__drc_errors__iter:0,484
route__wirelength__iter:0,20421
route__drc_errors__iter:1,275
route__wirelength__iter:1,20339
route__drc_errors__iter:2,207
route__wirelength__iter:2,20182
route__drc_errors__iter:3,50
route__wirelength__iter:3,20090
route__drc_errors__iter:4,2
route__wirelength__iter:4,20094
route__drc_errors__iter:5,0
route__wirelength__iter:5,20102
route__drc_errors,0
route__wirelength,20102
route__vias,5439
route__vias__singlecut,5439
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,425.445
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,119
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,119
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,119
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,119
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000105387
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000961218
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000297332
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000961218
design_powergrid__voltage__worst,0.00000961218
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000105387
design_powergrid__drop__worst__net:VPWR,0.0000105387
design_powergrid__voltage__worst__net:VGND,0.00000961218
design_powergrid__drop__worst__net:VGND,0.00000961218
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000003549999999999999892295356185289989525699638761579990386962890625
ir__drop__worst,0.000010499999999999999418976055765018173815406044013798236846923828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
