
AVRASM ver. 2.1.30  E:\Tai_lieu\HUST\2018\20182\KT_ghep_noi_MT\vision_proj\UART\List\main.asm Sun Apr 28 06:50:44 2019

E:\Tai_lieu\HUST\2018\20182\KT_ghep_noi_MT\vision_proj\UART\List\main.asm(1057): warning: Register r5 already defined by the .DEF directive
E:\Tai_lieu\HUST\2018\20182\KT_ghep_noi_MT\vision_proj\UART\List\main.asm(1058): warning: Register r4 already defined by the .DEF directive
E:\Tai_lieu\HUST\2018\20182\KT_ghep_noi_MT\vision_proj\UART\List\main.asm(1059): warning: Register r7 already defined by the .DEF directive
E:\Tai_lieu\HUST\2018\20182\KT_ghep_noi_MT\vision_proj\UART\List\main.asm(1060): warning: Register r6 already defined by the .DEF directive
E:\Tai_lieu\HUST\2018\20182\KT_ghep_noi_MT\vision_proj\UART\List\main.asm(1061): warning: Register r9 already defined by the .DEF directive
E:\Tai_lieu\HUST\2018\20182\KT_ghep_noi_MT\vision_proj\UART\List\main.asm(1062): warning: Register r8 already defined by the .DEF directive
E:\Tai_lieu\HUST\2018\20182\KT_ghep_noi_MT\vision_proj\UART\List\main.asm(1063): warning: Register r11 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega8
                 ;Program type             : Application
                 ;Clock frequency          : 8.000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 256 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1119
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _rx_wr_index=R5
                 	.DEF _rx_rd_index=R4
                 	.DEF _rx_counter=R7
                 	.DEF _tx_wr_index=R6
                 	.DEF _tx_rd_index=R9
                 	.DEF _tx_counter=R8
                 	.DEF _c=R11
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c066      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b c08a      	RJMP _usart_rx_isr
00000c cff3      	RJMP 0x00
00000d c0a8      	RJMP _usart_tx_isr
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _tbl10_G100:
000013 2710
000014 03e8
000015 0064
000016 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000017 0001      	.DB  0x1,0x0
                 _tbl16_G100:
000018 1000
000019 0100
00001a 0010
00001b 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
00001c 0000      	.DW  0x0000
                 
                 _0x0:
00001d 5441
00001e 0a0d
00001f 4100
000020 2b54      	.DB  0x41,0x54,0xD,0xA,0x0,0x41,0x54,0x2B
000021 5743
000022 4f4d
000023 4544
000024 313d      	.DB  0x43,0x57,0x4D,0x4F,0x44,0x45,0x3D,0x31
000025 0a0d
000026 4100
000027 2b54
000028 5743      	.DB  0xD,0xA,0x0,0x41,0x54,0x2B,0x43,0x57
000029 414a
00002a 3d50
00002b 4122
00002c 204e      	.DB  0x4A,0x41,0x50,0x3D,0x22,0x41,0x4E,0x20
00002d 4154
00002e 224d
00002f 222c
000030 3732      	.DB  0x54,0x41,0x4D,0x22,0x2C,0x22,0x32,0x37
000031 3031
000032 3931
000033 3739
000034 0d22      	.DB  0x31,0x30,0x31,0x39,0x39,0x37,0x22,0xD
000035 000a
000036 5441
000037 432b
000038 5049      	.DB  0xA,0x0,0x41,0x54,0x2B,0x43,0x49,0x50
000039 5453
00003a 5241
00003b 3d54
00003c 5422      	.DB  0x53,0x54,0x41,0x52,0x54,0x3D,0x22,0x54
00003d 5043
00003e 2c22
00003f 3122
000040 3239      	.DB  0x43,0x50,0x22,0x2C,0x22,0x31,0x39,0x32
000041 312e
000042 3836
000043 312e
000044 372e      	.DB  0x2E,0x31,0x36,0x38,0x2E,0x31,0x2E,0x37
000045 2c22
000046 3838
000047 3838
000048 0a0d      	.DB  0x22,0x2C,0x38,0x38,0x38,0x38,0xD,0xA
000049 4100
00004a 2b54
00004b 4943
00004c 5350      	.DB  0x0,0x41,0x54,0x2B,0x43,0x49,0x50,0x53
00004d 4e45
00004e 3d44
00004f 0d33
000050 000a      	.DB  0x45,0x4E,0x44,0x3D,0x33,0xD,0xA,0x0
                 
                 __GLOBAL_INI_TBL:
000051 0001      	.DW  0x01
000052 0002      	.DW  0x02
000053 0038      	.DW  __REG_BIT_VARS*2
                 
000054 0005      	.DW  0x05
000055 0160      	.DW  _0x1A
000056 003a      	.DW  _0x0*2
                 
000057 000e      	.DW  0x0E
000058 0165      	.DW  _0x1A+5
000059 003f      	.DW  _0x0*2+5
                 
00005a 001f      	.DW  0x1F
00005b 0173      	.DW  _0x1A+19
00005c 004d      	.DW  _0x0*2+19
                 
00005d 0027      	.DW  0x27
00005e 0192      	.DW  _0x1A+50
00005f 006c      	.DW  _0x0*2+50
                 
000060 000f      	.DW  0x0F
000061 01b9      	.DW  _0x1A+89
000062 0093      	.DW  _0x0*2+89
                 
000063 0004      	.DW  0x04
000064 01c8      	.DW  _0x1A+104
000065 0049      	.DW  _0x0*2+15
                 
                 _0xFFFFFFFF:
000066 0000      	.DW  0
                 
                 __RESET:
000067 94f8      	CLI
000068 27ee      	CLR  R30
000069 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00006a e0f1      	LDI  R31,1
00006b bffb      	OUT  GICR,R31
00006c bfeb      	OUT  GICR,R30
00006d bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00006e e1f8      	LDI  R31,0x18
00006f bdf1      	OUT  WDTCR,R31
000070 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000071 e08d      	LDI  R24,(14-2)+1
000072 e0a2      	LDI  R26,2
000073 27bb      	CLR  R27
                 __CLEAR_REG:
000074 93ed      	ST   X+,R30
000075 958a      	DEC  R24
000076 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000077 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000078 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000079 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00007a 93ed      	ST   X+,R30
00007b 9701      	SBIW R24,1
00007c f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00007d eae2      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00007e e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00007f 9185      	LPM  R24,Z+
000080 9195      	LPM  R25,Z+
000081 9700      	SBIW R24,0
000082 f061      	BREQ __GLOBAL_INI_END
000083 91a5      	LPM  R26,Z+
000084 91b5      	LPM  R27,Z+
000085 9005      	LPM  R0,Z+
000086 9015      	LPM  R1,Z+
000087 01bf      	MOVW R22,R30
000088 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000089 9005      	LPM  R0,Z+
00008a 920d      	ST   X+,R0
00008b 9701      	SBIW R24,1
00008c f7e1      	BRNE __GLOBAL_INI_LOOP
00008d 01fb      	MOVW R30,R22
00008e cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00008f e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000090 bfed      	OUT  SPL,R30
000091 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000092 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000093 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000094 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000095 c04e      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 4/25/2019
                 ;Author  : NeVaDa
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*****************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <stdio.h>
                 ;#include <delay.h>
                 ;
                 ;#ifndef RXB8
                 ;#define RXB8 1
                 ;#endif
                 ;
                 ;#ifndef TXB8
                 ;#define TXB8 0
                 ;#endif
                 ;
                 ;#ifndef UPE
                 ;#define UPE 2
                 ;#endif
                 ;
                 ;#ifndef DOR
                 ;#define DOR 3
                 ;#endif
                 ;
                 ;#ifndef FE
                 ;#define FE 4
                 ;#endif
                 ;
                 ;#ifndef UDRE
                 ;#define UDRE 5
                 ;#endif
                 ;
                 ;#ifndef RXC
                 ;#define RXC 7
                 ;#endif
                 ;
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 16
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index,rx_rd_index,rx_counter;
                 ;#else
                 ;unsigned int rx_wr_index,rx_rd_index,rx_counter;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 004D {
                 
                 	.CSEG
                 _usart_rx_isr:
000096 d0ab      	RCALL SUBOPT_0x0
                 ; 0000 004E char status,data;
                 ; 0000 004F status=UCSRA;
000097 d0cb      	RCALL __SAVELOCR2
                 ;	status -> R17
                 ;	data -> R16
000098 b11b      	IN   R17,11
                 ; 0000 0050 data=UDR;
000099 b10c      	IN   R16,12
                 ; 0000 0051 if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
00009a 2fe1      	MOV  R30,R17
00009b 71ec      	ANDI R30,LOW(0x1C)
00009c f4b9      	BRNE _0x3
                 ; 0000 0052    {
                 ; 0000 0053    rx_buffer[rx_wr_index++]=data;
00009d 2de5      	MOV  R30,R5
00009e 9453      	INC  R5
00009f d0a7      	RCALL SUBOPT_0x1
0000a0 53e4      	SUBI R30,LOW(-_rx_buffer)
0000a1 4ffe      	SBCI R31,HIGH(-_rx_buffer)
0000a2 8300      	ST   Z,R16
                 ; 0000 0054    if(data == 'z'){
0000a3 370a      	CPI  R16,122
0000a4 f409      	BRNE _0x4
                 ; 0000 0055        PORTC.0 = 0;
0000a5 98a8      	CBI  0x15,0
                 ; 0000 0056      }
                 ; 0000 0057      if(data == 'l'){
                 _0x4:
0000a6 360c      	CPI  R16,108
0000a7 f409      	BRNE _0x7
                 ; 0000 0058         PORTC.0 = 1;
0000a8 9aa8      	SBI  0x15,0
                 ; 0000 0059      }
                 ; 0000 005A #if RX_BUFFER_SIZE == 256
                 ; 0000 005B    // special case for receiver buffer size=256
                 ; 0000 005C    if (++rx_counter == 0)
                 ; 0000 005D       {
                 ; 0000 005E #else
                 ; 0000 005F    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
                 _0x7:
0000a9 e1e0      	LDI  R30,LOW(16)
0000aa 15e5      	CP   R30,R5
0000ab f409      	BRNE _0xA
0000ac 2455      	CLR  R5
                 ; 0000 0060    if (++rx_counter == RX_BUFFER_SIZE)
                 _0xA:
0000ad 9473      	INC  R7
0000ae e1e0      	LDI  R30,LOW(16)
0000af 15e7      	CP   R30,R7
0000b0 f419      	BRNE _0xB
                 ; 0000 0061       {
                 ; 0000 0062       rx_counter=0;
0000b1 2477      	CLR  R7
                 ; 0000 0063 #endif
                 ; 0000 0064       rx_buffer_overflow=1;
0000b2 9468      	SET
0000b3 f820      	BLD  R2,0
                 ; 0000 0065       }
                 ; 0000 0066    }
                 _0xB:
                 ; 0000 0067 }
                 _0x3:
0000b4 d0b1      	RCALL __LOADLOCR2P
0000b5 c00f      	RJMP _0x1F
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 006E {
                 ; 0000 006F char data;
                 ; 0000 0070 while (rx_counter==0);
                 ;	data -> R17
                 ; 0000 0071 data=rx_buffer[rx_rd_index++];
                 ; 0000 0072 #if RX_BUFFER_SIZE != 256
                 ; 0000 0073 if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
                 ; 0000 0074 #endif
                 ; 0000 0075 #asm("cli")
                 ; 0000 0076 --rx_counter;
                 ; 0000 0077 #asm("sei")
                 ; 0000 0078 return data;
                 ; 0000 0079 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART Transmitter buffer
                 ;#define TX_BUFFER_SIZE 16
                 ;char tx_buffer[TX_BUFFER_SIZE];
                 ;
                 ;#if TX_BUFFER_SIZE <= 256
                 ;unsigned char tx_wr_index,tx_rd_index,tx_counter;
                 ;#else
                 ;unsigned int tx_wr_index,tx_rd_index,tx_counter;
                 ;#endif
                 ;
                 ;
                 ;// USART Transmitter interrupt service routine
                 ;interrupt [USART_TXC] void usart_tx_isr(void)
                 ; 0000 008A {
                 _usart_tx_isr:
0000b6 d08b      	RCALL SUBOPT_0x0
                 ; 0000 008B if (tx_counter)
0000b7 2088      	TST  R8
0000b8 f061      	BREQ _0x10
                 ; 0000 008C    {
                 ; 0000 008D    --tx_counter;
0000b9 948a      	DEC  R8
                 ; 0000 008E    UDR=tx_buffer[tx_rd_index++];
0000ba 2de9      	MOV  R30,R9
0000bb 9493      	INC  R9
0000bc d08a      	RCALL SUBOPT_0x1
0000bd 52e4      	SUBI R30,LOW(-_tx_buffer)
0000be 4ffe      	SBCI R31,HIGH(-_tx_buffer)
0000bf 81e0      	LD   R30,Z
0000c0 b9ec      	OUT  0xC,R30
                 ; 0000 008F #if TX_BUFFER_SIZE != 256
                 ; 0000 0090    if (tx_rd_index == TX_BUFFER_SIZE) tx_rd_index=0;
0000c1 e1e0      	LDI  R30,LOW(16)
0000c2 15e9      	CP   R30,R9
0000c3 f409      	BRNE _0x11
0000c4 2499      	CLR  R9
                 ; 0000 0091 #endif
                 ; 0000 0092    }
                 _0x11:
                 ; 0000 0093 }
                 _0x10:
                 _0x1F:
0000c5 91e9      	LD   R30,Y+
0000c6 bfef      	OUT  SREG,R30
0000c7 91f9      	LD   R31,Y+
0000c8 91e9      	LD   R30,Y+
0000c9 9518      	RETI
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 009A {
                 _putchar:
                 ; 0000 009B while (tx_counter == TX_BUFFER_SIZE);
                 ;	c -> Y+0
                 _0x12:
0000ca e1e0      	LDI  R30,LOW(16)
0000cb 15e8      	CP   R30,R8
0000cc f3e9      	BREQ _0x12
                 ; 0000 009C #asm("cli")
0000cd 94f8      	cli
                 ; 0000 009D if (tx_counter || ((UCSRA & DATA_REGISTER_EMPTY)==0))
0000ce 2088      	TST  R8
0000cf f411      	BRNE _0x16
0000d0 995d      	SBIC 0xB,5
0000d1 c00d      	RJMP _0x15
                 _0x16:
                 ; 0000 009E    {
                 ; 0000 009F    tx_buffer[tx_wr_index++]=c;
0000d2 2de6      	MOV  R30,R6
0000d3 9463      	INC  R6
0000d4 d072      	RCALL SUBOPT_0x1
0000d5 52e4      	SUBI R30,LOW(-_tx_buffer)
0000d6 4ffe      	SBCI R31,HIGH(-_tx_buffer)
0000d7 81a8      	LD   R26,Y
0000d8 83a0      	STD  Z+0,R26
                 ; 0000 00A0 #if TX_BUFFER_SIZE != 256
                 ; 0000 00A1    if (tx_wr_index == TX_BUFFER_SIZE) tx_wr_index=0;
0000d9 e1e0      	LDI  R30,LOW(16)
0000da 15e6      	CP   R30,R6
0000db f409      	BRNE _0x18
0000dc 2466      	CLR  R6
                 ; 0000 00A2 #endif
                 ; 0000 00A3    ++tx_counter;
                 _0x18:
0000dd 9483      	INC  R8
                 ; 0000 00A4    }
                 ; 0000 00A5 else
0000de c002      	RJMP _0x19
                 _0x15:
                 ; 0000 00A6    UDR=c;
0000df 81e8      	LD   R30,Y
0000e0 b9ec      	OUT  0xC,R30
                 ; 0000 00A7 #asm("sei")
                 _0x19:
0000e1 9478      	sei
                 ; 0000 00A8 }
0000e2 9621      	ADIW R28,1
0000e3 9508      	RET
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;// Declare your global variables here
                 ;char c;
                 ;void main(void)
                 ; 0000 00B2 {
                 _main:
                 ; 0000 00B3 // Declare your local variables here
                 ; 0000 00B4 // Input/Output Ports initialization
                 ; 0000 00B5 // Port B initialization
                 ; 0000 00B6 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 00B7 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 00B8 PORTB=0x00;
0000e4 e0e0      	LDI  R30,LOW(0)
0000e5 bbe8      	OUT  0x18,R30
                 ; 0000 00B9 DDRB=0x00;
0000e6 bbe7      	OUT  0x17,R30
                 ; 0000 00BA 
                 ; 0000 00BB // Port C initialization
                 ; 0000 00BC // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 00BD // State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 00BE // all port C is output
                 ; 0000 00BF PORTC=0x00;
0000e7 bbe5      	OUT  0x15,R30
                 ; 0000 00C0 DDRC=0x11;
0000e8 e1e1      	LDI  R30,LOW(17)
0000e9 bbe4      	OUT  0x14,R30
                 ; 0000 00C1 
                 ; 0000 00C2 // Port D initialization
                 ; 0000 00C3 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 00C4 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 00C5 PORTD=0x00;
0000ea e0e0      	LDI  R30,LOW(0)
0000eb bbe2      	OUT  0x12,R30
                 ; 0000 00C6 DDRD=0x00;
0000ec bbe1      	OUT  0x11,R30
                 ; 0000 00C7 
                 ; 0000 00C8 // Timer/Counter 0 initialization
                 ; 0000 00C9 // Clock source: System Clock
                 ; 0000 00CA // Clock value: Timer 0 Stopped
                 ; 0000 00CB TCCR0=0x00;
0000ed bfe3      	OUT  0x33,R30
                 ; 0000 00CC TCNT0=0x00;
0000ee bfe2      	OUT  0x32,R30
                 ; 0000 00CD 
                 ; 0000 00CE // Timer/Counter 1 initialization
                 ; 0000 00CF // Clock source: System Clock
                 ; 0000 00D0 // Clock value: Timer1 Stopped
                 ; 0000 00D1 // Mode: Normal top=0xFFFF
                 ; 0000 00D2 // OC1A output: Discon.
                 ; 0000 00D3 // OC1B output: Discon.
                 ; 0000 00D4 // Noise Canceler: Off
                 ; 0000 00D5 // Input Capture on Falling Edge
                 ; 0000 00D6 // Timer1 Overflow Interrupt: Off
                 ; 0000 00D7 // Input Capture Interrupt: Off
                 ; 0000 00D8 // Compare A Match Interrupt: Off
                 ; 0000 00D9 // Compare B Match Interrupt: Off
                 ; 0000 00DA TCCR1A=0x00;
0000ef bdef      	OUT  0x2F,R30
                 ; 0000 00DB TCCR1B=0x00;
0000f0 bdee      	OUT  0x2E,R30
                 ; 0000 00DC TCNT1H=0x00;
0000f1 bded      	OUT  0x2D,R30
                 ; 0000 00DD TCNT1L=0x00;
0000f2 bdec      	OUT  0x2C,R30
                 ; 0000 00DE ICR1H=0x00;
0000f3 bde7      	OUT  0x27,R30
                 ; 0000 00DF ICR1L=0x00;
0000f4 bde6      	OUT  0x26,R30
                 ; 0000 00E0 OCR1AH=0x00;
0000f5 bdeb      	OUT  0x2B,R30
                 ; 0000 00E1 OCR1AL=0x00;
0000f6 bdea      	OUT  0x2A,R30
                 ; 0000 00E2 OCR1BH=0x00;
0000f7 bde9      	OUT  0x29,R30
                 ; 0000 00E3 OCR1BL=0x00;
0000f8 bde8      	OUT  0x28,R30
                 ; 0000 00E4 
                 ; 0000 00E5 // Timer/Counter 2 initialization
                 ; 0000 00E6 // Clock source: System Clock
                 ; 0000 00E7 // Clock value: Timer2 Stopped
                 ; 0000 00E8 // Mode: Normal top=0xFF
                 ; 0000 00E9 // OC2 output: Disconnected
                 ; 0000 00EA ASSR=0x00;
0000f9 bde2      	OUT  0x22,R30
                 ; 0000 00EB TCCR2=0x00;
0000fa bde5      	OUT  0x25,R30
                 ; 0000 00EC TCNT2=0x00;
0000fb bde4      	OUT  0x24,R30
                 ; 0000 00ED OCR2=0x00;
0000fc bde3      	OUT  0x23,R30
                 ; 0000 00EE 
                 ; 0000 00EF // External Interrupt(s) initialization
                 ; 0000 00F0 // INT0: Off
                 ; 0000 00F1 // INT1: Off
                 ; 0000 00F2 MCUCR=0x00;
0000fd bfe5      	OUT  0x35,R30
                 ; 0000 00F3 
                 ; 0000 00F4 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00F5 TIMSK=0x00;
0000fe bfe9      	OUT  0x39,R30
                 ; 0000 00F6 
                 ; 0000 00F7 // USART initialization
                 ; 0000 00F8 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 00F9 // USART Receiver: On
                 ; 0000 00FA // USART Transmitter: On
                 ; 0000 00FB // USART Mode: Asynchronous
                 ; 0000 00FC // USART Baud Rate: 9600
                 ; 0000 00FD UCSRA=0x00;
0000ff b9eb      	OUT  0xB,R30
                 ; 0000 00FE UCSRB=0xD8;
000100 ede8      	LDI  R30,LOW(216)
000101 b9ea      	OUT  0xA,R30
                 ; 0000 00FF UCSRC=0x86;
000102 e8e6      	LDI  R30,LOW(134)
000103 bde0      	OUT  0x20,R30
                 ; 0000 0100 UBRRH=0x00;
000104 e0e0      	LDI  R30,LOW(0)
000105 bde0      	OUT  0x20,R30
                 ; 0000 0101 UBRRL=0x33;
000106 e3e3      	LDI  R30,LOW(51)
000107 b9e9      	OUT  0x9,R30
                 ; 0000 0102 
                 ; 0000 0103 
                 ; 0000 0104 
                 ; 0000 0105 // Analog Comparator initialization
                 ; 0000 0106 // Analog Comparator: Off
                 ; 0000 0107 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 0108 ACSR=0x80;
000108 e8e0      	LDI  R30,LOW(128)
000109 b9e8      	OUT  0x8,R30
                 ; 0000 0109 SFIOR=0x00;
00010a e0e0      	LDI  R30,LOW(0)
00010b bfe0      	OUT  0x30,R30
                 ; 0000 010A 
                 ; 0000 010B // ADC initialization
                 ; 0000 010C // ADC disabled
                 ; 0000 010D ADCSRA=0x00;
00010c b9e6      	OUT  0x6,R30
                 ; 0000 010E 
                 ; 0000 010F // SPI initialization
                 ; 0000 0110 // SPI disabled
                 ; 0000 0111 SPCR=0x00;
00010d b9ed      	OUT  0xD,R30
                 ; 0000 0112 
                 ; 0000 0113 // TWI initialization
                 ; 0000 0114 // TWI disabled
                 ; 0000 0115 TWCR=0x00;
00010e bfe6      	OUT  0x36,R30
                 ; 0000 0116 
                 ; 0000 0117 // Global enable interrupts
                 ; 0000 0118 #asm("sei")
00010f 9478      	sei
                 ; 0000 0119 
                 ; 0000 011A     puts("AT\r\n");
                +
000110 e6e0     +LDI R30 , LOW ( _0x1A + ( 0 ) )
000111 e0f1     +LDI R31 , HIGH ( _0x1A + ( 0 ) )
                 	__POINTW1MN _0x1A,0
000112 d036      	RCALL SUBOPT_0x2
000113 d038      	RCALL SUBOPT_0x3
                 ; 0000 011B       delay_ms(1000);
                 ; 0000 011C 
                 ; 0000 011D      puts("AT+CWMODE=1\r\n");
                +
000114 e6e5     +LDI R30 , LOW ( _0x1A + ( 5 ) )
000115 e0f1     +LDI R31 , HIGH ( _0x1A + ( 5 ) )
                 	__POINTW1MN _0x1A,5
000116 d03a      	RCALL SUBOPT_0x4
                 ; 0000 011E     delay_ms(100);
000117 d03b      	RCALL SUBOPT_0x5
                 ; 0000 011F 
                 ; 0000 0120   puts("AT+CWJAP=\"AN TAM\",\"27101997\"\r\n");
                +
000118 e7e3     +LDI R30 , LOW ( _0x1A + ( 19 ) )
000119 e0f1     +LDI R31 , HIGH ( _0x1A + ( 19 ) )
                 	__POINTW1MN _0x1A,19
00011a d036      	RCALL SUBOPT_0x4
                 ; 0000 0121     delay_ms(2000);
00011b ede0      	LDI  R30,LOW(2000)
00011c e0f7      	LDI  R31,HIGH(2000)
00011d d02b      	RCALL SUBOPT_0x2
00011e d038      	RCALL _delay_ms
                 ; 0000 0122 
                 ; 0000 0123 while (1)
                 _0x1B:
                 ; 0000 0124       {
                 ; 0000 0125       // Place your code here
                 ; 0000 0126       /*
                 ; 0000 0127        for(i='a';i<='z';i++){
                 ; 0000 0128             putchar(i);
                 ; 0000 0129 
                 ; 0000 012A        }
                 ; 0000 012B       putchar('\n');
                 ; 0000 012C        delay_ms(500);
                 ; 0000 012D        */
                 ; 0000 012E       // c = getchar();
                 ; 0000 012F       // putchar(c);
                 ; 0000 0130 
                 ; 0000 0131     puts("AT+CIPSTART=\"TCP\",\"192.168.1.7\",8888\r\n");
                +
00011f e9e2     +LDI R30 , LOW ( _0x1A + ( 50 ) )
000120 e0f1     +LDI R31 , HIGH ( _0x1A + ( 50 ) )
                 	__POINTW1MN _0x1A,50
000121 d02f      	RCALL SUBOPT_0x4
                 ; 0000 0132      delay_ms(100);
000122 d030      	RCALL SUBOPT_0x5
                 ; 0000 0133      puts("AT+CIPSEND=3\r\n");
                +
000123 ebe9     +LDI R30 , LOW ( _0x1A + ( 89 ) )
000124 e0f1     +LDI R31 , HIGH ( _0x1A + ( 89 ) )
                 	__POINTW1MN _0x1A,89
000125 d02b      	RCALL SUBOPT_0x4
                 ; 0000 0134      delay_ms(500);
000126 efe4      	LDI  R30,LOW(500)
000127 e0f1      	LDI  R31,HIGH(500)
000128 d020      	RCALL SUBOPT_0x2
000129 d02d      	RCALL _delay_ms
                 ; 0000 0135         puts("1\r\n");
                +
00012a ece8     +LDI R30 , LOW ( _0x1A + ( 104 ) )
00012b e0f1     +LDI R31 , HIGH ( _0x1A + ( 104 ) )
                 	__POINTW1MN _0x1A,104
00012c d01c      	RCALL SUBOPT_0x2
00012d d01e      	RCALL SUBOPT_0x3
                 ; 0000 0136     //c = getchar();
                 ; 0000 0137     // putchar(c);
                 ; 0000 0138         delay_ms(1000);
                 ; 0000 0139 
                 ; 0000 013A       }
00012e cff0      	RJMP _0x1B
                 ; 0000 013B }
                 _0x1E:
00012f cfff      	RJMP _0x1E
                 
                 	.DSEG
                 _0x1A:
000160           	.BYTE 0x6C
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _puts:
000130 931a      	ST   -Y,R17
                 _0x2000003:
000131 81a9      	LDD  R26,Y+1
000132 81ba      	LDD  R27,Y+1+1
000133 91ed      	LD   R30,X+
000134 83a9      	STD  Y+1,R26
000135 83ba      	STD  Y+1+1,R27
000136 2f1e      	MOV  R17,R30
000137 30e0      	CPI  R30,0
000138 f019      	BREQ _0x2000005
000139 931a      	ST   -Y,R17
00013a df8f      	RCALL _putchar
00013b cff5      	RJMP _0x2000003
                 _0x2000005:
00013c e0ea      	LDI  R30,LOW(10)
00013d 93ea      	ST   -Y,R30
00013e df8b      	RCALL _putchar
00013f 8118      	LDD  R17,Y+0
000140 9623      	ADIW R28,3
000141 9508      	RET
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _rx_buffer:
0001cc           	.BYTE 0x10
                 _tx_buffer:
0001dc           	.BYTE 0x10
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000142 93ea      	ST   -Y,R30
000143 93fa      	ST   -Y,R31
000144 b7ef      	IN   R30,SREG
000145 93ea      	ST   -Y,R30
000146 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1:
000147 e0f0      	LDI  R31,0
000148 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 12 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x2:
000149 93fa      	ST   -Y,R31
00014a 93ea      	ST   -Y,R30
00014b 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x3:
00014c dfe3      	RCALL _puts
00014d eee8      	LDI  R30,LOW(1000)
00014e e0f3      	LDI  R31,HIGH(1000)
00014f dff9      	RCALL SUBOPT_0x2
000150 c006      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
000151 dff7      	RCALL SUBOPT_0x2
000152 cfdd      	RJMP _puts
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
000153 e6e4      	LDI  R30,LOW(100)
000154 e0f0      	LDI  R31,HIGH(100)
000155 dff3      	RCALL SUBOPT_0x2
000156 c000      	RJMP _delay_ms
                 
                 
                 	.CSEG
                 _delay_ms:
000157 91e9      	ld   r30,y+
000158 91f9      	ld   r31,y+
000159 9630      	adiw r30,0
00015a f039      	breq __delay_ms1
                 __delay_ms0:
                +
00015b ed80     +LDI R24 , LOW ( 0x7D0 )
00015c e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
00015d 9701     +SBIW R24 , 1
00015e f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
00015f 95a8      	wdr
000160 9731      	sbiw r30,1
000161 f7c9      	brne __delay_ms0
                 __delay_ms1:
000162 9508      	ret
                 
                 __SAVELOCR2:
000163 931a      	ST   -Y,R17
000164 930a      	ST   -Y,R16
000165 9508      	RET
                 
                 __LOADLOCR2P:
000166 9109      	LD   R16,Y+
000167 9119      	LD   R17,Y+
000168 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :   4 r1 :   1 r2 :   1 r3 :   0 r4 :   0 r5 :   4 r6 :   4 r7 :   3 
r8 :   5 r9 :   4 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   6 r17:   8 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   9 r25:   3 r26:   7 r27:   4 r28:   3 r29:   1 r30: 105 r31:  23 
x  :   4 y  :  24 z  :  10 
Registers used: 22 out of 35 (62.9%)

ATmega8 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   3 and   :   0 andi  :   1 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   5 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  13 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   1 
cbr   :   0 clc   :   0 clh   :   0 cli   :   2 cln   :   0 clr   :   6 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   5 
cpc   :   0 cpi   :   3 cpse  :   0 dec   :   2 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   3 
inc   :   5 ld    :  11 ldd   :   3 ldi   :  51 lds   :   0 lpm   :   7 
lsl   :   0 lsr   :   0 mov   :   5 movw  :   3 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  45 
pop   :   0 push  :   0 rcall :  27 ret   :   8 reti  :   1 rjmp  :  30 
rol   :   0 ror   :   0 sbc   :   0 sbci  :   3 sbi   :   1 sbic  :   1 
sbis  :   0 sbiw  :   5 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :   1 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  14 std   :   3 
sts   :   0 sub   :   0 subi  :   3 swap  :   0 tst   :   2 wdr   :   1 

Instructions used: 35 out of 114 (30.7%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002d2    554    168    722    8192   8.8%
[.dseg] 0x000060 0x0001ec      0    140    140    1119  12.5%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 7 warnings
