# Synchronous-FIFO
Designed a synchronous fifo of size 8x8. The design was FPGA synthesisable and verified the design using tasks and random function. 
