

================================================================
== Vivado HLS Report for 'U_drain_IO_L3_out'
================================================================
* Date:           Mon Jun 14 19:33:31 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      121|      253| 0.403 us | 0.843 us |  121|  253|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |      120|      252|  10 ~ 21 |          -|          -|      12|    no    |
        | + Loop 1.1  |        2|       13|         3|          1|          1| 1 ~ 12 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      127|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      155|    -|
|Register             |        -|      -|      212|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      212|      282|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln759_1_fu_217_p2             |     +    |      0|  0|   6|           4|           2|
    |add_ln759_fu_158_p2               |     +    |      0|  0|   8|           8|           4|
    |add_ln769_fu_186_p2               |     +    |      0|  0|  63|          63|          63|
    |c0_V_fu_170_p2                    |     +    |      0|  0|   6|           4|           1|
    |c3_fu_211_p2                      |     +    |      0|  0|   6|           4|           1|
    |ret_V_fu_176_p2                   |     -    |      0|  0|   6|           4|           4|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln759_fu_164_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln764_fu_205_p2              |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 127|         103|          91|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |U_blk_n_AW                     |   9|          2|    1|          2|
    |U_blk_n_B                      |   9|          2|    1|          2|
    |U_blk_n_W                      |   9|          2|    1|          2|
    |U_offset_blk_n                 |   9|          2|    1|          2|
    |ap_NS_fsm                      |  47|         10|    1|         10|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |fifo_U_drain_local_in_V_blk_n  |   9|          2|    1|          2|
    |i_op_assign_i_reg_133          |   9|          2|    4|          8|
    |indvars_iv_i_reg_99            |   9|          2|    4|          8|
    |p_0102_0_i_reg_111             |   9|          2|    4|          8|
    |phi_mul_i_reg_122              |   9|          2|    8|         16|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 155|         34|   29|         66|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |U_addr_reg_246                    |  63|   0|   64|          1|
    |add_ln759_1_reg_266               |   4|   0|    4|          0|
    |add_ln759_reg_228                 |   8|   0|    8|          0|
    |ap_CS_fsm                         |   9|   0|    9|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |c0_V_reg_236                      |   4|   0|    4|          0|
    |i_op_assign_i_reg_133             |   4|   0|    4|          0|
    |icmp_ln764_reg_252                |   1|   0|    1|          0|
    |icmp_ln764_reg_252_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvars_iv_i_reg_99               |   4|   0|    4|          0|
    |p_0102_0_i_reg_111                |   4|   0|    4|          0|
    |phi_mul_i_reg_122                 |   8|   0|    8|          0|
    |ret_V_reg_241                     |   4|   0|    4|          0|
    |tmp_2_reg_261                     |  32|   0|   32|          0|
    |zext_ln752_cast_i_reg_223         |  62|   0|   63|          1|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 212|   0|  214|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |    U_drain_IO_L3_out    | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |    U_drain_IO_L3_out    | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |    U_drain_IO_L3_out    | return value |
|ap_done                          | out |    1| ap_ctrl_hs |    U_drain_IO_L3_out    | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |    U_drain_IO_L3_out    | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |    U_drain_IO_L3_out    | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |    U_drain_IO_L3_out    | return value |
|m_axi_U_AWVALID                  | out |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_AWREADY                  |  in |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_AWADDR                   | out |   64|    m_axi   |            U            |    pointer   |
|m_axi_U_AWID                     | out |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_AWLEN                    | out |   32|    m_axi   |            U            |    pointer   |
|m_axi_U_AWSIZE                   | out |    3|    m_axi   |            U            |    pointer   |
|m_axi_U_AWBURST                  | out |    2|    m_axi   |            U            |    pointer   |
|m_axi_U_AWLOCK                   | out |    2|    m_axi   |            U            |    pointer   |
|m_axi_U_AWCACHE                  | out |    4|    m_axi   |            U            |    pointer   |
|m_axi_U_AWPROT                   | out |    3|    m_axi   |            U            |    pointer   |
|m_axi_U_AWQOS                    | out |    4|    m_axi   |            U            |    pointer   |
|m_axi_U_AWREGION                 | out |    4|    m_axi   |            U            |    pointer   |
|m_axi_U_AWUSER                   | out |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_WVALID                   | out |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_WREADY                   |  in |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_WDATA                    | out |   32|    m_axi   |            U            |    pointer   |
|m_axi_U_WSTRB                    | out |    4|    m_axi   |            U            |    pointer   |
|m_axi_U_WLAST                    | out |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_WID                      | out |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_WUSER                    | out |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_ARVALID                  | out |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_ARREADY                  |  in |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_ARADDR                   | out |   64|    m_axi   |            U            |    pointer   |
|m_axi_U_ARID                     | out |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_ARLEN                    | out |   32|    m_axi   |            U            |    pointer   |
|m_axi_U_ARSIZE                   | out |    3|    m_axi   |            U            |    pointer   |
|m_axi_U_ARBURST                  | out |    2|    m_axi   |            U            |    pointer   |
|m_axi_U_ARLOCK                   | out |    2|    m_axi   |            U            |    pointer   |
|m_axi_U_ARCACHE                  | out |    4|    m_axi   |            U            |    pointer   |
|m_axi_U_ARPROT                   | out |    3|    m_axi   |            U            |    pointer   |
|m_axi_U_ARQOS                    | out |    4|    m_axi   |            U            |    pointer   |
|m_axi_U_ARREGION                 | out |    4|    m_axi   |            U            |    pointer   |
|m_axi_U_ARUSER                   | out |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_RVALID                   |  in |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_RREADY                   | out |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_RDATA                    |  in |   32|    m_axi   |            U            |    pointer   |
|m_axi_U_RLAST                    |  in |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_RID                      |  in |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_RUSER                    |  in |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_RRESP                    |  in |    2|    m_axi   |            U            |    pointer   |
|m_axi_U_BVALID                   |  in |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_BREADY                   | out |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_BRESP                    |  in |    2|    m_axi   |            U            |    pointer   |
|m_axi_U_BID                      |  in |    1|    m_axi   |            U            |    pointer   |
|m_axi_U_BUSER                    |  in |    1|    m_axi   |            U            |    pointer   |
|U_offset_dout                    |  in |   64|   ap_fifo  |         U_offset        |    pointer   |
|U_offset_empty_n                 |  in |    1|   ap_fifo  |         U_offset        |    pointer   |
|U_offset_read                    | out |    1|   ap_fifo  |         U_offset        |    pointer   |
|fifo_U_drain_local_in_V_dout     |  in |   32|   ap_fifo  | fifo_U_drain_local_in_V |    pointer   |
|fifo_U_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  | fifo_U_drain_local_in_V |    pointer   |
|fifo_U_drain_local_in_V_read     | out |    1|   ap_fifo  | fifo_U_drain_local_in_V |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %U, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str8, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %U_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.21ns)   --->   "%U_offset_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %U_offset)" [src/kernel_kernel.cpp:752]   --->   Operation 15 'read' 'U_offset_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %U_offset_read, i32 2, i32 63)" [src/kernel_kernel.cpp:752]   --->   Operation 16 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln752_cast_i = zext i62 %tmp to i63" [src/kernel_kernel.cpp:752]   --->   Operation 17 'zext' 'zext_ln752_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %U, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str8, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.60ns)   --->   "br label %0" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.82>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv_i = phi i4 [ %add_ln759_1, %1 ], [ -4, %entry ]" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 21 'phi' 'indvars_iv_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_0102_0_i = phi i4 [ %c0_V, %1 ], [ 0, %entry ]"   --->   Operation 22 'phi' 'p_0102_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul_i = phi i8 [ %add_ln759, %1 ], [ 0, %entry ]" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 23 'phi' 'phi_mul_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.48ns)   --->   "%add_ln759 = add i8 %phi_mul_i, 13" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 24 'add' 'add_ln759' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.65ns)   --->   "%icmp_ln759 = icmp eq i4 %p_0102_0_i, -4" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 25 'icmp' 'icmp_ln759' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.33ns)   --->   "%c0_V = add i4 %p_0102_0_i, 1" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 27 'add' 'c0_V' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln759, label %.exit, label %.preheader.preheader.i" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.33ns)   --->   "%ret_V = sub i4 -5, %p_0102_0_i" [src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777]   --->   Operation 29 'sub' 'ret_V' <Predicate = (!icmp_ln759)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln769 = zext i8 %phi_mul_i to i63" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 30 'zext' 'zext_ln769' <Predicate = (!icmp_ln759)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.82ns)   --->   "%add_ln769 = add i63 %zext_ln752_cast_i, %zext_ln769" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 31 'add' 'add_ln769' <Predicate = (!icmp_ln759)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln769_1 = zext i63 %add_ln769 to i64" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 32 'zext' 'zext_ln769_1' <Predicate = (!icmp_ln759)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%U_addr = getelementptr float* %U, i64 %zext_ln769_1" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 33 'getelementptr' 'U_addr' <Predicate = (!icmp_ln759)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:777]   --->   Operation 34 'ret' <Predicate = (icmp_ln759)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_369 = zext i4 %ret_V to i32" [src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777]   --->   Operation 35 'zext' 'empty_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.43ns)   --->   "%U_addr_i_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %U_addr, i32 %empty_369)" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 36 'writereq' 'U_addr_i_wr_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 37 [1/1] (0.60ns)   --->   "br label %.preheader.i" [src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.60>

State 4 <SV = 3> <Delay = 0.65>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%i_op_assign_i = phi i4 [ %c3, %hls_label_2 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 38 'phi' 'i_op_assign_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_370 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 12, i64 0)"   --->   Operation 39 'speclooptripcount' 'empty_370' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.65ns)   --->   "%icmp_ln764 = icmp eq i4 %i_op_assign_i, %indvars_iv_i" [src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777]   --->   Operation 40 'icmp' 'icmp_ln764' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.33ns)   --->   "%c3 = add i4 %i_op_assign_i, 1" [src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777]   --->   Operation 41 'add' 'c3' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln764, label %1, label %hls_label_2" [src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 43 [1/1] (1.21ns)   --->   "%tmp_2 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_drain_local_in_V)" [src/kernel_kernel.cpp:768->src/kernel_kernel.cpp:777]   --->   Operation 43 'read' 'tmp_2' <Predicate = (!icmp_ln764)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777]   --->   Operation 44 'specregionbegin' 'tmp_1_i' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:765->src/kernel_kernel.cpp:777]   --->   Operation 45 'specpipeline' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (2.43ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %U_addr, float %tmp_2, i4 -1)" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 46 'write' <Predicate = (!icmp_ln764)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%empty_371 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1_i)" [src/kernel_kernel.cpp:771->src/kernel_kernel.cpp:777]   --->   Operation 47 'specregionend' 'empty_371' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader.i" [src/kernel_kernel.cpp:764->src/kernel_kernel.cpp:777]   --->   Operation 48 'br' <Predicate = (!icmp_ln764)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.43>
ST_7 : Operation 49 [5/5] (2.43ns)   --->   "%U_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %U_addr)" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 49 'writeresp' 'U_addr_i_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 50 [1/1] (0.33ns)   --->   "%add_ln759_1 = add i4 %indvars_iv_i, -1" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 50 'add' 'add_ln759_1' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 2.43>
ST_8 : Operation 51 [4/5] (2.43ns)   --->   "%U_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %U_addr)" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 51 'writeresp' 'U_addr_i_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 2.43>
ST_9 : Operation 52 [3/5] (2.43ns)   --->   "%U_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %U_addr)" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 52 'writeresp' 'U_addr_i_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 2.43>
ST_10 : Operation 53 [2/5] (2.43ns)   --->   "%U_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %U_addr)" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 53 'writeresp' 'U_addr_i_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 2.43>
ST_11 : Operation 54 [1/5] (2.43ns)   --->   "%U_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %U_addr)" [src/kernel_kernel.cpp:769->src/kernel_kernel.cpp:777]   --->   Operation 54 'writeresp' 'U_addr_i_wr_resp' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "br label %0" [src/kernel_kernel.cpp:759->src/kernel_kernel.cpp:777]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ U]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ U_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_drain_local_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
U_offset_read      (read             ) [ 000000000000]
tmp                (partselect       ) [ 000000000000]
zext_ln752_cast_i  (zext             ) [ 001111111111]
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
br_ln759           (br               ) [ 011111111111]
indvars_iv_i       (phi              ) [ 001111110000]
p_0102_0_i         (phi              ) [ 001000000000]
phi_mul_i          (phi              ) [ 001000000000]
add_ln759          (add              ) [ 011111111111]
icmp_ln759         (icmp             ) [ 001111111111]
empty              (speclooptripcount) [ 000000000000]
c0_V               (add              ) [ 011111111111]
br_ln759           (br               ) [ 000000000000]
ret_V              (sub              ) [ 000100000000]
zext_ln769         (zext             ) [ 000000000000]
add_ln769          (add              ) [ 000000000000]
zext_ln769_1       (zext             ) [ 000000000000]
U_addr             (getelementptr    ) [ 000111111111]
ret_ln777          (ret              ) [ 000000000000]
empty_369          (zext             ) [ 000000000000]
U_addr_i_wr_req    (writereq         ) [ 000000000000]
br_ln764           (br               ) [ 001111111111]
i_op_assign_i      (phi              ) [ 000010000000]
empty_370          (speclooptripcount) [ 000000000000]
icmp_ln764         (icmp             ) [ 001111111111]
c3                 (add              ) [ 001111111111]
br_ln764           (br               ) [ 000000000000]
tmp_2              (read             ) [ 000010100000]
tmp_1_i            (specregionbegin  ) [ 000000000000]
specpipeline_ln765 (specpipeline     ) [ 000000000000]
write_ln769        (write            ) [ 000000000000]
empty_371          (specregionend    ) [ 000000000000]
br_ln764           (br               ) [ 001111111111]
add_ln759_1        (add              ) [ 011000001111]
U_addr_i_wr_resp   (writeresp        ) [ 000000000000]
br_ln759           (br               ) [ 011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="U">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="U_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_U_drain_local_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_local_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="U_offset_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_offset_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_writeresp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="1"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="U_addr_i_wr_req/3 U_addr_i_wr_resp/7 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_2_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln769_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="4"/>
<pin id="93" dir="0" index="2" bw="32" slack="1"/>
<pin id="94" dir="0" index="3" bw="1" slack="0"/>
<pin id="95" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln769/6 "/>
</bind>
</comp>

<comp id="99" class="1005" name="indvars_iv_i_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="1"/>
<pin id="101" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_i (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="indvars_iv_i_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="3" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv_i/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="p_0102_0_i_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="1"/>
<pin id="113" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0102_0_i (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="p_0102_0_i_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="1" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0102_0_i/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="phi_mul_i_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="1"/>
<pin id="124" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul_i (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="phi_mul_i_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul_i/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_op_assign_i_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_i (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_op_assign_i_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_i/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="62" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="0" index="3" bw="7" slack="0"/>
<pin id="149" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln752_cast_i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="62" slack="0"/>
<pin id="156" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln752_cast_i/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln759_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln759/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln759_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln759/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="c0_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="ret_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln769_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln769/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln769_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="62" slack="1"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln769/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln769_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="63" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln769_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="U_addr_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="empty_369_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_369/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln764_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="4" slack="2"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln764/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="c3_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln759_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="3"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln759_1/7 "/>
</bind>
</comp>

<comp id="223" class="1005" name="zext_ln752_cast_i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="63" slack="1"/>
<pin id="225" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln752_cast_i "/>
</bind>
</comp>

<comp id="228" class="1005" name="add_ln759_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln759 "/>
</bind>
</comp>

<comp id="236" class="1005" name="c0_V_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c0_V "/>
</bind>
</comp>

<comp id="241" class="1005" name="ret_V_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="1"/>
<pin id="243" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="246" class="1005" name="U_addr_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_addr "/>
</bind>
</comp>

<comp id="252" class="1005" name="icmp_ln764_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln764 "/>
</bind>
</comp>

<comp id="256" class="1005" name="c3_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c3 "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_2_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="add_ln759_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="1"/>
<pin id="268" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln759_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="48" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="64" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="66" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="98"><net_src comp="70" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="110"><net_src comp="103" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="72" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="157"><net_src comp="144" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="126" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="115" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="115" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="115" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="126" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="186" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="209"><net_src comp="137" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="99" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="137" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="99" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="66" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="154" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="231"><net_src comp="158" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="239"><net_src comp="170" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="244"><net_src comp="176" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="249"><net_src comp="195" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="255"><net_src comp="205" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="211" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="264"><net_src comp="84" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="269"><net_src comp="217" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: U | {3 6 7 8 9 10 11 }
 - Input state : 
	Port: U_drain_IO_L3_out : U | {}
	Port: U_drain_IO_L3_out : U_offset | {1 }
	Port: U_drain_IO_L3_out : fifo_U_drain_local_in_V | {5 }
  - Chain level:
	State 1
		zext_ln752_cast_i : 1
	State 2
		add_ln759 : 1
		icmp_ln759 : 1
		c0_V : 1
		br_ln759 : 2
		ret_V : 1
		zext_ln769 : 1
		add_ln769 : 2
		zext_ln769_1 : 3
		U_addr : 4
	State 3
		U_addr_i_wr_req : 1
	State 4
		icmp_ln764 : 1
		c3 : 1
		br_ln764 : 2
	State 5
	State 6
		empty_371 : 1
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln759_fu_158     |    0    |    8    |
|          |        c0_V_fu_170       |    0    |    6    |
|    add   |     add_ln769_fu_186     |    0    |    62   |
|          |         c3_fu_211        |    0    |    6    |
|          |    add_ln759_1_fu_217    |    0    |    6    |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln759_fu_164    |    0    |    9    |
|          |     icmp_ln764_fu_205    |    0    |    9    |
|----------|--------------------------|---------|---------|
|    sub   |       ret_V_fu_176       |    0    |    6    |
|----------|--------------------------|---------|---------|
|   read   | U_offset_read_read_fu_72 |    0    |    0    |
|          |     tmp_2_read_fu_84     |    0    |    0    |
|----------|--------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_78   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln769_write_fu_90 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|        tmp_fu_144        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | zext_ln752_cast_i_fu_154 |    0    |    0    |
|   zext   |     zext_ln769_fu_182    |    0    |    0    |
|          |    zext_ln769_1_fu_191   |    0    |    0    |
|          |     empty_369_fu_201     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   112   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      U_addr_reg_246     |   32   |
|   add_ln759_1_reg_266   |    4   |
|    add_ln759_reg_228    |    8   |
|       c0_V_reg_236      |    4   |
|        c3_reg_256       |    4   |
|  i_op_assign_i_reg_133  |    4   |
|    icmp_ln764_reg_252   |    1   |
|   indvars_iv_i_reg_99   |    4   |
|    p_0102_0_i_reg_111   |    4   |
|    phi_mul_i_reg_122    |    8   |
|      ret_V_reg_241      |    4   |
|      tmp_2_reg_261      |   32   |
|zext_ln752_cast_i_reg_223|   63   |
+-------------------------+--------+
|          Total          |   172  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_78 |  p0  |   2  |   1  |    2   |
| indvars_iv_i_reg_99 |  p0  |   2  |   4  |    8   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   10   ||  1.206  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   112  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   172  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   172  |   121  |
+-----------+--------+--------+--------+
