
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/pc09/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/pc09/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'pc09' on host 'pc09-ThinkStation-P920' (Linux_x86_64 version 5.4.0-122-generic) on Sat Sep 24 22:14:08 CST 2022
INFO: [HLS 200-10] On os Ubuntu 18.04.5 LTS
INFO: [HLS 200-10] In directory '/home/pc09/user/bly/HardGBM/DNN'
INFO: [HLS 200-10] Opening project '/home/pc09/user/bly/HardGBM/DNN/rain-proj'.
INFO: [HLS 200-10] Adding design file 'dnn.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/pc09/user/bly/HardGBM/DNN/rain-proj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1930-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dnn.cpp' ... 
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: dnn.cpp:107:25
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file dnn.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:45 ; elapsed = 00:02:51 . Memory (MB): peak = 466.863 ; gain = 0.000 ; free physical = 118854 ; free virtual = 125575
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:45 ; elapsed = 00:02:51 . Memory (MB): peak = 466.863 ; gain = 0.000 ; free physical = 118854 ; free virtual = 125575
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'relu' into 'fc_layer4' (dnn.cpp:101).
INFO: [XFORM 203-603] Inlining function 'relu' into 'fc_layer3' (dnn.cpp:78).
INFO: [XFORM 203-603] Inlining function 'relu' into 'fc_layer2' (dnn.cpp:55).
INFO: [XFORM 203-603] Inlining function 'relu' into 'fc_layer1' (dnn.cpp:32).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:15:21 ; elapsed = 00:16:27 . Memory (MB): peak = 1559.586 ; gain = 1092.723 ; free physical = 117760 ; free virtual = 124517
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:15:23 ; elapsed = 00:16:29 . Memory (MB): peak = 1559.586 ; gain = 1092.723 ; free physical = 117755 ; free virtual = 124518
INFO: [XFORM 203-501] Unrolling loop 'fc_layer3_label42' (dnn.cpp:72) in function 'fc_layer3' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'fc_layer2_label41' (dnn.cpp:49) in function 'fc_layer2' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'fc_layer1_label40' (dnn.cpp:26) in function 'fc_layer1' partially with a factor of 128.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (dnn.cpp:114) to a process function for dataflow in function 'nnet'.
INFO: [XFORM 203-712] Applying dataflow to function 'nnet', detected/extracted 5 process function(s): 
	 'Loop_1_proc61'
	 'fc_layer1'
	 'fc_layer2'
	 'fc_layer3'
	 'fc_layer4'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:15:36 ; elapsed = 00:16:42 . Memory (MB): peak = 1559.586 ; gain = 1092.723 ; free physical = 117748 ; free virtual = 124519
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:15:54 ; elapsed = 00:17:01 . Memory (MB): peak = 1559.586 ; gain = 1092.723 ; free physical = 117743 ; free virtual = 124517
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nnet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1021.32 seconds; current allocated memory: 560.223 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 560.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'fc_layer1_label15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 564.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.92 seconds; current allocated memory: 571.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'fc_layer2_label11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.53 seconds; current allocated memory: 576.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.46 seconds; current allocated memory: 582.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'fc_layer3_label14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.02 seconds; current allocated memory: 587.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.45 seconds; current allocated memory: 594.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'fc_layer4_label14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.88 seconds; current allocated memory: 594.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 594.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nnet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 594.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 594.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc61'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 595.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'nnet_mac_muladd_9s_12s_20ns_20_1_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nnet_mul_mul_12s_9s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 606.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'nnet_mac_muladd_7s_12s_20ns_20_1_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nnet_mul_mul_7s_12s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_layer2'.
INFO: [HLS 200-111]  Elapsed time: 9.51 seconds; current allocated memory: 641.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'nnet_mac_muladd_6s_12s_20ns_20_1_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nnet_mul_mul_6s_12s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_layer3'.
INFO: [HLS 200-111]  Elapsed time: 10.26 seconds; current allocated memory: 677.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'nnet_mac_muladd_12s_7s_20ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nnet_mul_mul_7s_12s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_layer4'.
INFO: [HLS 200-111]  Elapsed time: 10.04 seconds; current allocated memory: 703.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nnet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet/fc4_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nnet' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nnet'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 704.655 MB.
INFO: [RTMG 210-279] Implementing memory 'Loop_1_proc61_input_vector_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_layer1_fc1_weight_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_layer1_fc1_bias_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fc_layer1_output_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'fc_layer2_fc2_weight_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_layer2_fc2_bias_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fc_layer2_output_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'fc_layer3_fc3_weight_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_layer3_fc3_bias_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_layer4_fc4_weight_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fc_layer4_fc4_bias_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'fc_layer4_output_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_V_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fc1_out_V_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fc2_out_V_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fc3_out_V_V_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:17:31 ; elapsed = 00:18:40 . Memory (MB): peak = 1623.586 ; gain = 1156.723 ; free physical = 117403 ; free virtual = 124286
INFO: [SYSC 207-301] Generating SystemC RTL for nnet.
INFO: [VHDL 208-304] Generating VHDL RTL for nnet.
INFO: [VLOG 209-307] Generating Verilog RTL for nnet.
INFO: [HLS 200-112] Total elapsed time: 1120.89 seconds; peak allocated memory: 704.655 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Sep 24 22:32:49 2022...
