Classic Timing Analyzer report for Hdb3
Mon May 30 21:27:25 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                 ; To                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.641 ns                                       ; Data_In              ; AddV:inst|Count0[1]    ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.879 ns                                       ; Polar:inst6|Hdb3[1]  ; Hdb3[1]                ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.101 ns                                      ; Data_In              ; AddV:inst|Data_OutV[1] ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[1][0] ; AddB:inst4|Buf[2][0]   ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                      ;                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------+------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C15AF484C7      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[1][0]    ; AddB:inst4|Buf[2][0]    ; Clk        ; Clk      ; None                        ; None                      ; 1.705 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Count_Even   ; AddB:inst4|Data_OutB[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Count_Even   ; AddB:inst4|Data_OutB[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.488 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[0][1]    ; AddB:inst4|Count_Even   ; Clk        ; Clk      ; None                        ; None                      ; 1.475 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[0][1]    ; AddB:inst4|Data_OutB[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Data_OutB[0] ; Polar:inst6|Hdb3[1]     ; Clk        ; Clk      ; None                        ; None                      ; 1.455 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Data_OutB[0] ; Polar:inst6|Hdb3[0]     ; Clk        ; Clk      ; None                        ; None                      ; 1.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[3][1]    ; AddB:inst4|Count_Even   ; Clk        ; Clk      ; None                        ; None                      ; 1.247 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[0][1]    ; AddB:inst4|Buf[1][1]    ; Clk        ; Clk      ; None                        ; None                      ; 1.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[0][0]    ; AddB:inst4|Count_Even   ; Clk        ; Clk      ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Data_OutB[0] ; Polar:inst6|FlagP       ; Clk        ; Clk      ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Data_OutB[1] ; Polar:inst6|FlagP       ; Clk        ; Clk      ; None                        ; None                      ; 1.032 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst|Count0[1]     ; AddV:inst|Data_OutV[1]  ; Clk        ; Clk      ; None                        ; None                      ; 1.011 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst|Count0[1]     ; AddV:inst|Data_OutV[0]  ; Clk        ; Clk      ; None                        ; None                      ; 1.010 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[3][0]    ; AddB:inst4|Data_OutB[0] ; Clk        ; Clk      ; None                        ; None                      ; 0.991 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[3][0]    ; AddB:inst4|Count_Even   ; Clk        ; Clk      ; None                        ; None                      ; 0.991 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[3][1]    ; AddB:inst4|Data_OutB[1] ; Clk        ; Clk      ; None                        ; None                      ; 0.964 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst|Count0[0]     ; AddV:inst|Data_OutV[0]  ; Clk        ; Clk      ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst|Count0[0]     ; AddV:inst|Data_OutV[1]  ; Clk        ; Clk      ; None                        ; None                      ; 0.872 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Data_OutB[1] ; Polar:inst6|Hdb3[1]     ; Clk        ; Clk      ; None                        ; None                      ; 0.801 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[0][1]    ; AddB:inst4|Data_OutB[0] ; Clk        ; Clk      ; None                        ; None                      ; 0.801 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Data_OutB[1] ; Polar:inst6|Hdb3[0]     ; Clk        ; Clk      ; None                        ; None                      ; 0.800 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[2][1]    ; AddB:inst4|Buf[3][1]    ; Clk        ; Clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[2][0]    ; AddB:inst4|Buf[3][0]    ; Clk        ; Clk      ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[0][0]    ; AddB:inst4|Data_OutB[0] ; Clk        ; Clk      ; None                        ; None                      ; 0.654 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[0][0]    ; AddB:inst4|Data_OutB[1] ; Clk        ; Clk      ; None                        ; None                      ; 0.654 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[0][0]    ; AddB:inst4|Buf[1][0]    ; Clk        ; Clk      ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst|Data_OutV[1]  ; AddB:inst4|Buf[0][1]    ; Clk        ; Clk      ; None                        ; None                      ; 0.643 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Polar:inst6|FlagP       ; Polar:inst6|Hdb3[1]     ; Clk        ; Clk      ; None                        ; None                      ; 0.637 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Polar:inst6|FlagP       ; Polar:inst6|Hdb3[0]     ; Clk        ; Clk      ; None                        ; None                      ; 0.636 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Buf[1][1]    ; AddB:inst4|Buf[2][1]    ; Clk        ; Clk      ; None                        ; None                      ; 0.631 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst|Count0[0]     ; AddV:inst|Count0[1]     ; Clk        ; Clk      ; None                        ; None                      ; 0.630 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst|Data_OutV[0]  ; AddB:inst4|Buf[0][0]    ; Clk        ; Clk      ; None                        ; None                      ; 0.627 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Polar:inst6|FlagP       ; Polar:inst6|FlagP       ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddB:inst4|Count_Even   ; AddB:inst4|Count_Even   ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst|Count0[1]     ; AddV:inst|Count0[1]     ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AddV:inst|Count0[0]     ; AddV:inst|Count0[0]     ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tsu                                                                             ;
+-------+--------------+------------+---------+------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                     ; To Clock ;
+-------+--------------+------------+---------+------------------------+----------+
; N/A   ; None         ; 3.641 ns   ; Data_In ; AddV:inst|Count0[1]    ; Clk      ;
; N/A   ; None         ; 3.442 ns   ; Data_In ; AddV:inst|Data_OutV[0] ; Clk      ;
; N/A   ; None         ; 3.356 ns   ; Data_In ; AddV:inst|Count0[0]    ; Clk      ;
; N/A   ; None         ; 3.349 ns   ; Data_In ; AddV:inst|Data_OutV[1] ; Clk      ;
+-------+--------------+------------+---------+------------------------+----------+


+--------------------------------------------------------------------------------+
; tco                                                                            ;
+-------+--------------+------------+---------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                ; To      ; From Clock ;
+-------+--------------+------------+---------------------+---------+------------+
; N/A   ; None         ; 6.879 ns   ; Polar:inst6|Hdb3[1] ; Hdb3[1] ; Clk        ;
; N/A   ; None         ; 6.573 ns   ; Polar:inst6|Hdb3[0] ; Hdb3[0] ; Clk        ;
+-------+--------------+------------+---------------------+---------+------------+


+---------------------------------------------------------------------------------------+
; th                                                                                    ;
+---------------+-------------+-----------+---------+------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                     ; To Clock ;
+---------------+-------------+-----------+---------+------------------------+----------+
; N/A           ; None        ; -3.101 ns ; Data_In ; AddV:inst|Data_OutV[1] ; Clk      ;
; N/A           ; None        ; -3.108 ns ; Data_In ; AddV:inst|Count0[0]    ; Clk      ;
; N/A           ; None        ; -3.194 ns ; Data_In ; AddV:inst|Data_OutV[0] ; Clk      ;
; N/A           ; None        ; -3.393 ns ; Data_In ; AddV:inst|Count0[1]    ; Clk      ;
+---------------+-------------+-----------+---------+------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon May 30 21:27:22 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Hdb3 -c Hdb3 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 380.08 MHz between source register "AddB:inst4|Buf[1][0]" and destination register "AddB:inst4|Buf[2][0]"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.705 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y23_N29; Fanout = 1; REG Node = 'AddB:inst4|Buf[1][0]'
            Info: 2: + IC(1.431 ns) + CELL(0.178 ns) = 1.609 ns; Loc. = LCCOMB_X1_Y23_N14; Fanout = 1; COMB Node = 'AddB:inst4|Buf[2][0]~feeder'
            Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.705 ns; Loc. = LCFF_X1_Y23_N15; Fanout = 1; REG Node = 'AddB:inst4|Buf[2][0]'
            Info: Total cell delay = 0.274 ns ( 16.07 % )
            Info: Total interconnect delay = 1.431 ns ( 83.93 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 2.854 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'Clk~clkctrl'
                Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y23_N15; Fanout = 1; REG Node = 'AddB:inst4|Buf[2][0]'
                Info: Total cell delay = 1.628 ns ( 57.04 % )
                Info: Total interconnect delay = 1.226 ns ( 42.96 % )
            Info: - Longest clock path from clock "Clk" to source register is 2.854 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'Clk~clkctrl'
                Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y23_N29; Fanout = 1; REG Node = 'AddB:inst4|Buf[1][0]'
                Info: Total cell delay = 1.628 ns ( 57.04 % )
                Info: Total interconnect delay = 1.226 ns ( 42.96 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "AddV:inst|Count0[1]" (data pin = "Data_In", clock pin = "Clk") is 3.641 ns
    Info: + Longest pin to register delay is 6.534 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_F4; Fanout = 4; PIN Node = 'Data_In'
        Info: 2: + IC(5.123 ns) + CELL(0.461 ns) = 6.438 ns; Loc. = LCCOMB_X2_Y23_N8; Fanout = 1; COMB Node = 'AddV:inst|Count0~4'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.534 ns; Loc. = LCFF_X2_Y23_N9; Fanout = 3; REG Node = 'AddV:inst|Count0[1]'
        Info: Total cell delay = 1.411 ns ( 21.59 % )
        Info: Total interconnect delay = 5.123 ns ( 78.41 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X2_Y23_N9; Fanout = 3; REG Node = 'AddV:inst|Count0[1]'
        Info: Total cell delay = 1.628 ns ( 57.02 % )
        Info: Total interconnect delay = 1.227 ns ( 42.98 % )
Info: tco from clock "Clk" to destination pin "Hdb3[1]" through register "Polar:inst6|Hdb3[1]" is 6.879 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y23_N5; Fanout = 1; REG Node = 'Polar:inst6|Hdb3[1]'
        Info: Total cell delay = 1.628 ns ( 57.04 % )
        Info: Total interconnect delay = 1.226 ns ( 42.96 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 3.748 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y23_N5; Fanout = 1; REG Node = 'Polar:inst6|Hdb3[1]'
        Info: 2: + IC(0.918 ns) + CELL(2.830 ns) = 3.748 ns; Loc. = PIN_E4; Fanout = 0; PIN Node = 'Hdb3[1]'
        Info: Total cell delay = 2.830 ns ( 75.51 % )
        Info: Total interconnect delay = 0.918 ns ( 24.49 % )
Info: th for register "AddV:inst|Data_OutV[1]" (data pin = "Data_In", clock pin = "Clk") is -3.101 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y23_N7; Fanout = 1; REG Node = 'AddV:inst|Data_OutV[1]'
        Info: Total cell delay = 1.628 ns ( 57.04 % )
        Info: Total interconnect delay = 1.226 ns ( 42.96 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.241 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_F4; Fanout = 4; PIN Node = 'Data_In'
        Info: 2: + IC(4.864 ns) + CELL(0.427 ns) = 6.145 ns; Loc. = LCCOMB_X1_Y23_N6; Fanout = 1; COMB Node = 'AddV:inst|Data_OutV~3'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.241 ns; Loc. = LCFF_X1_Y23_N7; Fanout = 1; REG Node = 'AddV:inst|Data_OutV[1]'
        Info: Total cell delay = 1.377 ns ( 22.06 % )
        Info: Total interconnect delay = 4.864 ns ( 77.94 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Mon May 30 21:27:25 2011
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


