Info (10281): Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at hex_driver.sv(23): extended using "x" or "z" File: D:/Spring2020/ECE385/Lab_projects/fake_mario/hex_driver.sv Line: 23
Info (10281): Verilog HDL Declaration information at fake_mario_top.sv(13): object "HEX0" differs only in case from object "Hex0" in the same scope File: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv Line: 13
Info (10281): Verilog HDL Declaration information at fake_mario_top.sv(13): object "HEX1" differs only in case from object "Hex1" in the same scope File: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv Line: 13
Info (10281): Verilog HDL Declaration information at fake_mario_top.sv(13): object "HEX2" differs only in case from object "Hex2" in the same scope File: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv Line: 13
Info (10281): Verilog HDL Declaration information at fake_mario_top.sv(13): object "HEX3" differs only in case from object "Hex3" in the same scope File: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv Line: 13
Info (10281): Verilog HDL Declaration information at fake_mario_top.sv(13): object "HEX4" differs only in case from object "Hex4" in the same scope File: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv Line: 13
Info (10281): Verilog HDL Declaration information at fake_mario_top.sv(13): object "HEX5" differs only in case from object "Hex5" in the same scope File: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv Line: 13
Info (10281): Verilog HDL Declaration information at fake_mario_top.sv(13): object "HEX6" differs only in case from object "Hex6" in the same scope File: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv Line: 13
Info (10281): Verilog HDL Declaration information at fake_mario_top.sv(13): object "HEX7" differs only in case from object "Hex7" in the same scope File: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv Line: 13
