
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460338    0.000313    4.703748 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.034555    0.604546    0.529623    5.233371 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.604550    0.000901    5.234272 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083954    0.377139    0.520289    5.754561 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.377177    0.002922    5.757483 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.757483   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778   20.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230836   20.544657 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000265   20.544922 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.294922   clock uncertainty
                                  0.000000   20.294922   clock reconvergence pessimism
                                  0.202117   20.497040   library recovery time
                                             20.497040   data required time
---------------------------------------------------------------------------------------------
                                             20.497040   data required time
                                             -5.757483   data arrival time
---------------------------------------------------------------------------------------------
                                             14.739556   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460338    0.000313    4.703748 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.034555    0.604546    0.529623    5.233371 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.604550    0.000901    5.234272 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083954    0.377139    0.520289    5.754561 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.377177    0.002918    5.757479 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.757479   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778   20.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230836   20.544657 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000471   20.545128 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295128   clock uncertainty
                                  0.000000   20.295128   clock reconvergence pessimism
                                  0.202117   20.497246   library recovery time
                                             20.497246   data required time
---------------------------------------------------------------------------------------------
                                             20.497246   data required time
                                             -5.757479   data arrival time
---------------------------------------------------------------------------------------------
                                             14.739767   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460338    0.000313    4.703748 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.034555    0.604546    0.529623    5.233371 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.604550    0.000901    5.234272 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083954    0.377139    0.520289    5.754561 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.377175    0.002843    5.757403 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.757403   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778   20.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230836   20.544657 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000462   20.545118 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295118   clock uncertainty
                                  0.000000   20.295118   clock reconvergence pessimism
                                  0.202118   20.497236   library recovery time
                                             20.497236   data required time
---------------------------------------------------------------------------------------------
                                             20.497236   data required time
                                             -5.757403   data arrival time
---------------------------------------------------------------------------------------------
                                             14.739833   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005185    0.132627    0.051196    4.051197 ^ ena (in)
                                                         ena (net)
                      0.132627    0.000000    4.051197 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015183    0.290772    0.309162    4.360359 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.290772    0.000229    4.360588 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.024720    0.414652    0.312445    4.673033 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.414652    0.000482    4.673515 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003727    0.386642    0.303014    4.976529 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.386642    0.000040    4.976569 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.976569   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778   20.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230836   20.544657 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000471   20.545128 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295128   clock uncertainty
                                  0.000000   20.295128   clock reconvergence pessimism
                                 -0.351869   19.943258   library setup time
                                             19.943258   data required time
---------------------------------------------------------------------------------------------
                                             19.943258   data required time
                                             -4.976569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.966690   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005185    0.132627    0.051196    4.051197 ^ ena (in)
                                                         ena (net)
                      0.132627    0.000000    4.051197 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015183    0.290772    0.309162    4.360359 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.290772    0.000229    4.360588 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.024720    0.414652    0.312445    4.673033 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.414652    0.000685    4.673717 v _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006490    0.334215    0.276195    4.949912 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.334215    0.000144    4.950056 ^ _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.950056   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000247   20.547279 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297281   clock uncertainty
                                  0.000000   20.297281   clock reconvergence pessimism
                                 -0.343222   19.954058   library setup time
                                             19.954058   data required time
---------------------------------------------------------------------------------------------
                                             19.954058   data required time
                                             -4.950056   data arrival time
---------------------------------------------------------------------------------------------
                                             15.004002   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005185    0.132627    0.051196    4.051197 ^ ena (in)
                                                         ena (net)
                      0.132627    0.000000    4.051197 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015183    0.290772    0.309162    4.360359 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.290772    0.000229    4.360588 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.024720    0.414652    0.312445    4.673033 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.414652    0.000639    4.673671 v _363_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004761    0.286297    0.261005    4.934677 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.286297    0.000094    4.934771 ^ _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.934771   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000409   20.547441 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297443   clock uncertainty
                                  0.000000   20.297443   clock reconvergence pessimism
                                 -0.334400   19.963041   library setup time
                                             19.963041   data required time
---------------------------------------------------------------------------------------------
                                             19.963041   data required time
                                             -4.934771   data arrival time
---------------------------------------------------------------------------------------------
                                             15.028271   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005185    0.132627    0.051196    4.051197 ^ ena (in)
                                                         ena (net)
                      0.132627    0.000000    4.051197 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015183    0.290772    0.309162    4.360359 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.290772    0.000229    4.360588 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.024720    0.414652    0.312445    4.673033 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.414652    0.000684    4.673717 v _371_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003783    0.264290    0.243156    4.916873 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.264290    0.000041    4.916914 ^ _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.916914   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000426   20.547459 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297461   clock uncertainty
                                  0.000000   20.297461   clock reconvergence pessimism
                                 -0.330252   19.967209   library setup time
                                             19.967209   data required time
---------------------------------------------------------------------------------------------
                                             19.967209   data required time
                                             -4.916914   data arrival time
---------------------------------------------------------------------------------------------
                                             15.050296   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005185    0.132627    0.051196    4.051197 ^ ena (in)
                                                         ena (net)
                      0.132627    0.000000    4.051197 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015183    0.290772    0.309162    4.360359 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.290772    0.000207    4.360566 ^ _369_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003324    0.176738    0.454728    4.815295 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.176738    0.000033    4.815327 ^ _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.815327   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778   20.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230836   20.544657 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000462   20.545118 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.295118   clock uncertainty
                                  0.000000   20.295118   clock reconvergence pessimism
                                 -0.314571   19.980547   library setup time
                                             19.980547   data required time
---------------------------------------------------------------------------------------------
                                             19.980547   data required time
                                             -4.815327   data arrival time
---------------------------------------------------------------------------------------------
                                             15.165220   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383172    0.002111    5.206595 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206595   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097457    0.000480   20.547512 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297514   clock uncertainty
                                  0.000000   20.297514   clock reconvergence pessimism
                                  0.201689   20.499203   library recovery time
                                             20.499203   data required time
---------------------------------------------------------------------------------------------
                                             20.499203   data required time
                                             -5.206595   data arrival time
---------------------------------------------------------------------------------------------
                                             15.292608   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383170    0.001994    5.206478 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206478   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097457    0.000492   20.547525 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297525   clock uncertainty
                                  0.000000   20.297525   clock reconvergence pessimism
                                  0.201689   20.499216   library recovery time
                                             20.499216   data required time
---------------------------------------------------------------------------------------------
                                             20.499216   data required time
                                             -5.206478   data arrival time
---------------------------------------------------------------------------------------------
                                             15.292738   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383162    0.001638    5.206122 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206122   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000247   20.547279 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297281   clock uncertainty
                                  0.000000   20.297281   clock reconvergence pessimism
                                  0.201691   20.498972   library recovery time
                                             20.498972   data required time
---------------------------------------------------------------------------------------------
                                             20.498972   data required time
                                             -5.206122   data arrival time
---------------------------------------------------------------------------------------------
                                             15.292850   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383162    0.001642    5.206126 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206126   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000409   20.547441 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297443   clock uncertainty
                                  0.000000   20.297443   clock reconvergence pessimism
                                  0.201691   20.499134   library recovery time
                                             20.499134   data required time
---------------------------------------------------------------------------------------------
                                             20.499134   data required time
                                             -5.206126   data arrival time
---------------------------------------------------------------------------------------------
                                             15.293008   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383162    0.001644    5.206128 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206128   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000426   20.547459 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297461   clock uncertainty
                                  0.000000   20.297461   clock reconvergence pessimism
                                  0.201691   20.499151   library recovery time
                                             20.499151   data required time
---------------------------------------------------------------------------------------------
                                             20.499151   data required time
                                             -5.206128   data arrival time
---------------------------------------------------------------------------------------------
                                             15.293022   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460419    0.003399    4.706834 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.076138    0.346391    0.480856    5.187690 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.346394    0.001664    5.189354 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.189354   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462   20.313505 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529   20.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097457    0.000492   20.547525 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.297525   clock uncertainty
                                  0.000000   20.297525   clock reconvergence pessimism
                                  0.207401   20.504927   library recovery time
                                             20.504927   data required time
---------------------------------------------------------------------------------------------
                                             20.504927   data required time
                                             -5.189354   data arrival time
---------------------------------------------------------------------------------------------
                                             15.315572   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005185    0.132627    0.051196    4.051197 ^ ena (in)
                                                         ena (net)
                      0.132627    0.000000    4.051197 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015183    0.290772    0.309162    4.360359 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.290772    0.000208    4.360567 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004177    0.144944    0.304406    4.664972 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.144944    0.000048    4.665021 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.665021   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025092    0.136009    0.062848   20.062847 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000   20.062847 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195   20.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778   20.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230836   20.544657 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000265   20.544922 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.294922   clock uncertainty
                                  0.000000   20.294922   clock reconvergence pessimism
                                 -0.308649   19.986273   library setup time
                                             19.986273   data required time
---------------------------------------------------------------------------------------------
                                             19.986273   data required time
                                             -4.665021   data arrival time
---------------------------------------------------------------------------------------------
                                             15.321252   slack (MET)



