{'q': {'CDeps': [[[]]],
       'CLines': [[None]],
       'Clocked': True,
       'DDeps': [['q']],
       'DLines': ['12:D'],
       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f72a83b7090>]}}
