# HG changeset patch
# Parent f25945f302a79927ebd0efb66e4cbc2ce9b2da2e
imported patch 8056-GRX500-mips-lantiq-clock-support.patch

diff --git a/arch/mips/include/asm/mach-lantiq/grx500/cgu.h b/arch/mips/include/asm/mach-lantiq/grx500/cgu.h
new file mode 100644
--- /dev/null
+++ b/arch/mips/include/asm/mach-lantiq/grx500/cgu.h
@@ -0,0 +1,3221 @@
+//-----------------------------------------------------------------------------
+// LSD Generator
+//-----------------------------------------------------------------------------
+// Perl Package        : LSD::generator::targetC (v1.1)
+// LSD Source          : D:/Users/shij/Perforce/l1033.grx500.win.v_shij.priv.dfv.grx500.dfv/ipg_lsd/lsd_sys/source/xml/reg_files/cgu.xml
+// Register File Name  : CGU
+// Register File Title : Registers Description
+// Register Width      : 32
+// Note                : Doxygen compliant comments
+//-----------------------------------------------------------------------------
+
+#ifndef _CGU_H
+#define _CGU_H
+
+//! \defgroup CGU Register File CGU - Registers Description
+//! @{
+
+//! Base Address of CGU
+#define CGU_MODULE_BASE 0x16200000u
+
+//! \defgroup CGU_PLL0A_CFG0 Register CGU_PLL0A_CFG0 - PLL0 Configuration Register 0
+//! @{
+
+//! Register Offset (relative)
+#define CGU_PLL0A_CFG0 0x4
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_PLL0A_CFG0 0x16200004u
+
+//! Register Reset Value
+#define CGU_PLL0A_CFG0_RST 0x000000F3u
+
+//! Field PLL_RST - PLL Reset
+#define CGU_PLL0A_CFG0_PLL_RST_POS 0
+//! Field PLL_RST - PLL Reset
+#define CGU_PLL0A_CFG0_PLL_RST_MASK 0x1u
+//! Constant RESET - Reset request
+#define CONST_CGU_PLL0A_CFG0_PLL_RST_RESET 0x0
+//! Constant NONE - No action
+#define CONST_CGU_PLL0A_CFG0_PLL_RST_NONE 0x1
+
+//! Field PLL_L - PLL Lock Status
+#define CGU_PLL0A_CFG0_PLL_L_POS 1
+//! Field PLL_L - PLL Lock Status
+#define CGU_PLL0A_CFG0_PLL_L_MASK 0x2u
+//! Constant FREE - Free running
+#define CONST_CGU_PLL0A_CFG0_PLL_L_FREE 0x0
+//! Constant LOCK - Lock
+#define CONST_CGU_PLL0A_CFG0_PLL_L_LOCK 0x1
+
+//! Field PLL_N - PLL0 N Divider
+#define CGU_PLL0A_CFG0_PLL_N_POS 2
+//! Field PLL_N - PLL0 N Divider
+#define CGU_PLL0A_CFG0_PLL_N_MASK 0x1FCu
+
+//! Field PLL_K - PLL0 Fractional K Divider
+#define CGU_PLL0A_CFG0_PLL_K_POS 9
+//! Field PLL_K - PLL0 Fractional K Divider
+#define CGU_PLL0A_CFG0_PLL_K_MASK 0x3FFFFE00u
+
+//! Field PLL_BP - PLL Bypass
+#define CGU_PLL0A_CFG0_PLL_BP_POS 30
+//! Field PLL_BP - PLL Bypass
+#define CGU_PLL0A_CFG0_PLL_BP_MASK 0x40000000u
+//! Constant DISABLE - Disable
+#define CONST_CGU_PLL0A_CFG0_PLL_BP_DISABLE 0x0
+//! Constant ENABLE - Enable
+#define CONST_CGU_PLL0A_CFG0_PLL_BP_ENABLE 0x1
+
+//! Field PLL_BUFF_OUT - PLL Output buffer
+#define CGU_PLL0A_CFG0_PLL_BUFF_OUT_POS 31
+//! Field PLL_BUFF_OUT - PLL Output buffer
+#define CGU_PLL0A_CFG0_PLL_BUFF_OUT_MASK 0x80000000u
+//! Constant DIS - Disable
+#define CONST_CGU_PLL0A_CFG0_PLL_BUFF_OUT_DIS 0x0
+//! Constant EN - Enable
+#define CONST_CGU_PLL0A_CFG0_PLL_BUFF_OUT_EN 0x1
+
+//! @}
+
+//! \defgroup CGU_PLL0A_CFG1 Register CGU_PLL0A_CFG1 - PLL0 Configuration Register 1
+//! @{
+
+//! Register Offset (relative)
+#define CGU_PLL0A_CFG1 0x8
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_PLL0A_CFG1 0x16200008u
+
+//! Register Reset Value
+#define CGU_PLL0A_CFG1_RST 0x40409869u
+
+//! Field PLL_CLK1 - PLL Clock Output 1
+#define CGU_PLL0A_CFG1_PLL_CLK1_POS 0
+//! Field PLL_CLK1 - PLL Clock Output 1
+#define CGU_PLL0A_CFG1_PLL_CLK1_MASK 0xFu
+//! Constant GND - ref clk
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK1_GND 0x0
+//! Constant DIV2 - Divide by 2 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK1_DIV2 0x1
+//! Constant DIV3 - Divide by 3 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK1_DIV3 0x2
+//! Constant DIV4 - Divide by 4 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK1_DIV4 0x3
+//! Constant DIV5 - Divide by 5 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK1_DIV5 0x4
+//! Constant DIV6 - Divide by 6 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK1_DIV6 0x5
+//! Constant DIV8 - Divide by 8 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK1_DIV8 0x6
+//! Constant DIV10 - Divide by 10 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK1_DIV10 0x7
+//! Constant DIV12 - Divide by 12 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK1_DIV12 0x8
+//! Constant DIV16 - Divide by 16 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK1_DIV16 0x9
+//! Constant DIV20 - Divide by 20 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK1_DIV20 0xA
+//! Constant DIV24 - Divide by 24 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK1_DIV24 0xB
+//! Constant DIV32 - Divide by 32 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK1_DIV32 0xC
+//! Constant DIV40 - Divide by 40 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK1_DIV40 0xD
+//! Constant DIV48 - Divide by 48 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK1_DIV48 0xE
+//! Constant DIV64 - Divide by 64 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK1_DIV64 0xF
+
+//! Field PLL_CLK2 - PLL Clock Output 2
+#define CGU_PLL0A_CFG1_PLL_CLK2_POS 4
+//! Field PLL_CLK2 - PLL Clock Output 2
+#define CGU_PLL0A_CFG1_PLL_CLK2_MASK 0xF0u
+//! Constant GND - ref clk
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK2_GND 0x0
+//! Constant DIV2 - Divide by 2 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK2_DIV2 0x1
+//! Constant DIV3 - Divide by 3 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK2_DIV3 0x2
+//! Constant DIV4 - Divide by 4 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK2_DIV4 0x3
+//! Constant DIV5 - Divide by 5 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK2_DIV5 0x4
+//! Constant DIV6 - Divide by 6 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK2_DIV6 0x5
+//! Constant DIV8 - Divide by 8 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK2_DIV8 0x6
+//! Constant DIV10 - Divide by 10 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK2_DIV10 0x7
+//! Constant DIV12 - Divide by 12 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK2_DIV12 0x8
+//! Constant DIV16 - Divide by 16 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK2_DIV16 0x9
+//! Constant DIV20 - Divide by 20 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK2_DIV20 0xA
+//! Constant DIV24 - Divide by 24 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK2_DIV24 0xB
+//! Constant DIV32 - Divide by 32 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK2_DIV32 0xC
+//! Constant DIV40 - Divide by 40 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK2_DIV40 0xD
+//! Constant DIV48 - Divide by 48 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK2_DIV48 0xE
+//! Constant DIV64 - Divide by 64 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK2_DIV64 0xF
+
+//! Field PLL_CLK3 - PLL Clock Output 3
+#define CGU_PLL0A_CFG1_PLL_CLK3_POS 8
+//! Field PLL_CLK3 - PLL Clock Output 3
+#define CGU_PLL0A_CFG1_PLL_CLK3_MASK 0xF00u
+//! Constant GND - ref clk
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK3_GND 0x0
+//! Constant DIV2 - Divide by 2 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK3_DIV2 0x1
+//! Constant DIV3 - Divide by 3 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK3_DIV3 0x2
+//! Constant DIV4 - Divide by 4 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK3_DIV4 0x3
+//! Constant DIV5 - Divide by 5 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK3_DIV5 0x4
+//! Constant DIV6 - Divide by 6 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK3_DIV6 0x5
+//! Constant DIV8 - Divide by 8 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK3_DIV8 0x6
+//! Constant DIV10 - Divide by 10 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK3_DIV10 0x7
+//! Constant DIV12 - Divide by 12 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK3_DIV12 0x8
+//! Constant DIV16 - Divide by 16 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK3_DIV16 0x9
+//! Constant DIV20 - Divide by 20 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK3_DIV20 0xA
+//! Constant DIV24 - Divide by 24 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK3_DIV24 0xB
+//! Constant DIV32 - Divide by 32 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK3_DIV32 0xC
+//! Constant DIV40 - Divide by 40 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK3_DIV40 0xD
+//! Constant DIV48 - Divide by 48 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK3_DIV48 0xE
+//! Constant DIV64 - Divide by 64 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK3_DIV64 0xF
+
+//! Field PLL_CLK4 - PLL Clock Output 4
+#define CGU_PLL0A_CFG1_PLL_CLK4_POS 12
+//! Field PLL_CLK4 - PLL Clock Output 4
+#define CGU_PLL0A_CFG1_PLL_CLK4_MASK 0xF000u
+//! Constant GND - ref clk
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK4_GND 0x0
+//! Constant DIV2 - Divide by 2 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK4_DIV2 0x1
+//! Constant DIV3 - Divide by 3 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK4_DIV3 0x2
+//! Constant DIV4 - Divide by 4 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK4_DIV4 0x3
+//! Constant DIV5 - Divide by 5 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK4_DIV5 0x4
+//! Constant DIV6 - Divide by 6 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK4_DIV6 0x5
+//! Constant DIV8 - Divide by 8 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK4_DIV8 0x6
+//! Constant DIV10 - Divide by 10 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK4_DIV10 0x7
+//! Constant DIV12 - Divide by 12 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK4_DIV12 0x8
+//! Constant DIV16 - Divide by 16 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK4_DIV16 0x9
+//! Constant DIV20 - Divide by 20 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK4_DIV20 0xA
+//! Constant DIV24 - Divide by 24 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK4_DIV24 0xB
+//! Constant DIV32 - Divide by 32 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK4_DIV32 0xC
+//! Constant DIV40 - Divide by 40 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK4_DIV40 0xD
+//! Constant DIV48 - Divide by 48 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK4_DIV48 0xE
+//! Constant DIV64 - Divide by 64 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK4_DIV64 0xF
+
+//! Field PLL_CLK5 - PLL Clock Output 5
+#define CGU_PLL0A_CFG1_PLL_CLK5_POS 16
+//! Field PLL_CLK5 - PLL Clock Output 5
+#define CGU_PLL0A_CFG1_PLL_CLK5_MASK 0x30000u
+//! Constant DIV4 - Divide by 4 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK5_DIV4 0x0
+//! Constant DIV6 - Divide by 6 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK5_DIV6 0x1
+//! Constant DIV8 - Divide by 8 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK5_DIV8 0x2
+//! Constant DIV12 - Divide by 12 of VCO 2.4GHz
+#define CONST_CGU_PLL0A_CFG1_PLL_CLK5_DIV12 0x3
+
+//! Field PLL_OPD1 - PLL Output buffer power down
+#define CGU_PLL0A_CFG1_PLL_OPD1_POS 18
+//! Field PLL_OPD1 - PLL Output buffer power down
+#define CGU_PLL0A_CFG1_PLL_OPD1_MASK 0x40000u
+//! Constant CLK1_EN - Enable
+#define CONST_CGU_PLL0A_CFG1_PLL_OPD1_CLK1_EN 0x0
+//! Constant CLK1_DIS - Disable
+#define CONST_CGU_PLL0A_CFG1_PLL_OPD1_CLK1_DIS 0x1
+
+//! Field PLL_OPD2 - PLL Output buffer power down
+#define CGU_PLL0A_CFG1_PLL_OPD2_POS 19
+//! Field PLL_OPD2 - PLL Output buffer power down
+#define CGU_PLL0A_CFG1_PLL_OPD2_MASK 0x80000u
+//! Constant CLK2_EN - Enable
+#define CONST_CGU_PLL0A_CFG1_PLL_OPD2_CLK2_EN 0x0
+//! Constant CLK2_DIS - Disable
+#define CONST_CGU_PLL0A_CFG1_PLL_OPD2_CLK2_DIS 0x1
+
+//! Field PLL_OPD3 - PLL Output buffer power down
+#define CGU_PLL0A_CFG1_PLL_OPD3_POS 20
+//! Field PLL_OPD3 - PLL Output buffer power down
+#define CGU_PLL0A_CFG1_PLL_OPD3_MASK 0x100000u
+//! Constant CLK3_EN - Enable
+#define CONST_CGU_PLL0A_CFG1_PLL_OPD3_CLK3_EN 0x0
+//! Constant CLK3_DIS - Disable
+#define CONST_CGU_PLL0A_CFG1_PLL_OPD3_CLK3_DIS 0x1
+
+//! Field PLL_OPD4 - PLL Output buffer power down
+#define CGU_PLL0A_CFG1_PLL_OPD4_POS 21
+//! Field PLL_OPD4 - PLL Output buffer power down
+#define CGU_PLL0A_CFG1_PLL_OPD4_MASK 0x200000u
+//! Constant CLK4_EN - Enable
+#define CONST_CGU_PLL0A_CFG1_PLL_OPD4_CLK4_EN 0x0
+//! Constant CLK4_DIS - Disable
+#define CONST_CGU_PLL0A_CFG1_PLL_OPD4_CLK4_DIS 0x1
+
+//! Field PLL_OPD5 - PLL Output buffer power down
+#define CGU_PLL0A_CFG1_PLL_OPD5_POS 22
+//! Field PLL_OPD5 - PLL Output buffer power down
+#define CGU_PLL0A_CFG1_PLL_OPD5_MASK 0x400000u
+//! Constant CLK5_EN - Enable
+#define CONST_CGU_PLL0A_CFG1_PLL_OPD5_CLK5_EN 0x0
+//! Constant CLK5_DIS - Disable
+#define CONST_CGU_PLL0A_CFG1_PLL_OPD5_CLK5_DIS 0x1
+
+//! Field PLL_N_MODE - PLL N Mode
+#define CGU_PLL0A_CFG1_PLL_N_MODE_POS 23
+//! Field PLL_N_MODE - PLL N Mode
+#define CGU_PLL0A_CFG1_PLL_N_MODE_MASK 0x800000u
+//! Constant FRAC - Fractional PLL mode
+#define CONST_CGU_PLL0A_CFG1_PLL_N_MODE_FRAC 0x0
+//! Constant INT - Integer PLL mode
+#define CONST_CGU_PLL0A_CFG1_PLL_N_MODE_INT 0x1
+
+//! Field PLL_SSC - PLL Spread Spectrum Mode
+#define CGU_PLL0A_CFG1_PLL_SSC_POS 24
+//! Field PLL_SSC - PLL Spread Spectrum Mode
+#define CGU_PLL0A_CFG1_PLL_SSC_MASK 0x1000000u
+//! Constant ENABLE - Enable
+#define CONST_CGU_PLL0A_CFG1_PLL_SSC_ENABLE 0x0
+//! Constant DISABLE - Disable
+#define CONST_CGU_PLL0A_CFG1_PLL_SSC_DISABLE 0x1
+
+//! Field GLITCHFRE_DIS - Disable glitch free circuit during power up
+#define CGU_PLL0A_CFG1_GLITCHFRE_DIS_POS 28
+//! Field GLITCHFRE_DIS - Disable glitch free circuit during power up
+#define CGU_PLL0A_CFG1_GLITCHFRE_DIS_MASK 0x10000000u
+//! Constant EN - Default. Circuit is enabled.
+#define CONST_CGU_PLL0A_CFG1_GLITCHFRE_DIS_EN 0x0
+//! Constant DIS - Disable the circuit .may cause issue of clock outputs.
+#define CONST_CGU_PLL0A_CFG1_GLITCHFRE_DIS_DIS 0x1
+
+//! Field CPU_CLKM_SEL - CPU Clock Master Select
+#define CGU_PLL0A_CFG1_CPU_CLKM_SEL_POS 29
+//! Field CPU_CLKM_SEL - CPU Clock Master Select
+#define CGU_PLL0A_CFG1_CPU_CLKM_SEL_MASK 0x20000000u
+//! Constant PLL0A - PLL0A
+#define CONST_CGU_PLL0A_CFG1_CPU_CLKM_SEL_PLL0A 0x0
+//! Constant PLL0B - PLL0B
+#define CONST_CGU_PLL0A_CFG1_CPU_CLKM_SEL_PLL0B 0x1
+
+//! Field PLL_BW - PLL Bandwidth Select
+#define CGU_PLL0A_CFG1_PLL_BW_POS 30
+//! Field PLL_BW - PLL Bandwidth Select
+#define CGU_PLL0A_CFG1_PLL_BW_MASK 0xC0000000u
+//! Constant BW0 - Bandwidth 0
+#define CONST_CGU_PLL0A_CFG1_PLL_BW_BW0 0x0
+//! Constant BW1 - Bandwidth 1
+#define CONST_CGU_PLL0A_CFG1_PLL_BW_BW1 0x1
+//! Constant BW2 - Bandwidth 2
+#define CONST_CGU_PLL0A_CFG1_PLL_BW_BW2 0x2
+//! Constant BW3 - Bandwidth 3
+#define CONST_CGU_PLL0A_CFG1_PLL_BW_BW3 0x3
+
+//! @}
+
+//! \defgroup PLL0A_SSC_CTRL Register PLL0A_SSC_CTRL - Spread Spectrum Control
+//! @{
+
+//! Register Offset (relative)
+#define PLL0A_SSC_CTRL 0xC
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0A_SSC_CTRL 0x1620000Cu
+
+//! Register Reset Value
+#define PLL0A_SSC_CTRL_RST 0x00000000u
+
+//! Field EN - Enable
+#define PLL0A_SSC_CTRL_EN_POS 0
+//! Field EN - Enable
+#define PLL0A_SSC_CTRL_EN_MASK 0x1u
+//! Constant DIS - Disable
+#define CONST_PLL0A_SSC_CTRL_EN_DIS 0x0
+//! Constant EN - Enable
+#define CONST_PLL0A_SSC_CTRL_EN_EN 0x1
+
+//! Field INIT - Init
+#define PLL0A_SSC_CTRL_INIT_POS 1
+//! Field INIT - Init
+#define PLL0A_SSC_CTRL_INIT_MASK 0x2u
+//! Constant NONE - No action
+#define CONST_PLL0A_SSC_CTRL_INIT_NONE 0x0
+//! Constant START - Start
+#define CONST_PLL0A_SSC_CTRL_INIT_START 0x1
+
+//! Field LEN - SSC Code Size
+#define PLL0A_SSC_CTRL_LEN_POS 2
+//! Field LEN - SSC Code Size
+#define PLL0A_SSC_CTRL_LEN_MASK 0x1Cu
+
+//! Field DIV - SSC Divider
+#define PLL0A_SSC_CTRL_DIV_POS 8
+//! Field DIV - SSC Divider
+#define PLL0A_SSC_CTRL_DIV_MASK 0xFF00u
+
+//! @}
+
+//! \defgroup PLL0A_SSC_SCALE Register PLL0A_SSC_SCALE - SSC Scaling
+//! @{
+
+//! Register Offset (relative)
+#define PLL0A_SSC_SCALE 0x10
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0A_SSC_SCALE 0x16200010u
+
+//! Register Reset Value
+#define PLL0A_SSC_SCALE_RST 0x00000000u
+
+//! Field SCALE - SSC to ROPLL scaling
+#define PLL0A_SSC_SCALE_SCALE_POS 0
+//! Field SCALE - SSC to ROPLL scaling
+#define PLL0A_SSC_SCALE_SCALE_MASK 0x7u
+
+//! Field INTCOEF - Interpolator Coefficient
+#define PLL0A_SSC_SCALE_INTCOEF_POS 4
+//! Field INTCOEF - Interpolator Coefficient
+#define PLL0A_SSC_SCALE_INTCOEF_MASK 0xF0u
+
+//! Field GSCALE - SSC to GPHY IP Scaling
+#define PLL0A_SSC_SCALE_GSCALE_POS 8
+//! Field GSCALE - SSC to GPHY IP Scaling
+#define PLL0A_SSC_SCALE_GSCALE_MASK 0xFF00u
+
+//! @}
+
+//! \defgroup PLL0A_COEF_0 Register PLL0A_COEF_0 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL0A_COEF_0 0x14
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0A_COEF_0 0x16200014u
+
+//! Register Reset Value
+#define PLL0A_COEF_0_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL0A_COEF_0_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL0A_COEF_0_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL0A_COEF_1 Register PLL0A_COEF_1 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL0A_COEF_1 0x18
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0A_COEF_1 0x16200018u
+
+//! Register Reset Value
+#define PLL0A_COEF_1_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL0A_COEF_1_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL0A_COEF_1_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL0A_COEF_2 Register PLL0A_COEF_2 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL0A_COEF_2 0x1C
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0A_COEF_2 0x1620001Cu
+
+//! Register Reset Value
+#define PLL0A_COEF_2_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL0A_COEF_2_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL0A_COEF_2_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL0A_COEF_3 Register PLL0A_COEF_3 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL0A_COEF_3 0x20
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0A_COEF_3 0x16200020u
+
+//! Register Reset Value
+#define PLL0A_COEF_3_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL0A_COEF_3_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL0A_COEF_3_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL0A_COEF_4 Register PLL0A_COEF_4 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL0A_COEF_4 0x24
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0A_COEF_4 0x16200024u
+
+//! Register Reset Value
+#define PLL0A_COEF_4_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL0A_COEF_4_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL0A_COEF_4_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL0A_COEF_5 Register PLL0A_COEF_5 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL0A_COEF_5 0x28
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0A_COEF_5 0x16200028u
+
+//! Register Reset Value
+#define PLL0A_COEF_5_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL0A_COEF_5_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL0A_COEF_5_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL0A_COEF_6 Register PLL0A_COEF_6 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL0A_COEF_6 0x2C
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0A_COEF_6 0x1620002Cu
+
+//! Register Reset Value
+#define PLL0A_COEF_6_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL0A_COEF_6_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL0A_COEF_6_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL0A_COEF_7 Register PLL0A_COEF_7 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL0A_COEF_7 0x30
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0A_COEF_7 0x16200030u
+
+//! Register Reset Value
+#define PLL0A_COEF_7_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL0A_COEF_7_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL0A_COEF_7_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup CGU_PLL0B_CFG0 Register CGU_PLL0B_CFG0 - PLL0b Configuration Register 0
+//! @{
+
+//! Register Offset (relative)
+#define CGU_PLL0B_CFG0 0x34
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_PLL0B_CFG0 0x16200034u
+
+//! Register Reset Value
+#define CGU_PLL0B_CFG0_RST 0x000000CBu
+
+//! Field PLL_RST - PLL Reset
+#define CGU_PLL0B_CFG0_PLL_RST_POS 0
+//! Field PLL_RST - PLL Reset
+#define CGU_PLL0B_CFG0_PLL_RST_MASK 0x1u
+//! Constant RESET - Reset request
+#define CONST_CGU_PLL0B_CFG0_PLL_RST_RESET 0x0
+//! Constant NONE - No action
+#define CONST_CGU_PLL0B_CFG0_PLL_RST_NONE 0x1
+
+//! Field PLL_L - PLL Lock Status
+#define CGU_PLL0B_CFG0_PLL_L_POS 1
+//! Field PLL_L - PLL Lock Status
+#define CGU_PLL0B_CFG0_PLL_L_MASK 0x2u
+//! Constant FREE - Free running
+#define CONST_CGU_PLL0B_CFG0_PLL_L_FREE 0x0
+//! Constant LOCK - Lock
+#define CONST_CGU_PLL0B_CFG0_PLL_L_LOCK 0x1
+
+//! Field PLL_N - PLL0 N Divider
+#define CGU_PLL0B_CFG0_PLL_N_POS 2
+//! Field PLL_N - PLL0 N Divider
+#define CGU_PLL0B_CFG0_PLL_N_MASK 0x1FCu
+
+//! Field PLL_K - PLL0 Fractional K Divider
+#define CGU_PLL0B_CFG0_PLL_K_POS 9
+//! Field PLL_K - PLL0 Fractional K Divider
+#define CGU_PLL0B_CFG0_PLL_K_MASK 0x3FFFFE00u
+
+//! Field PLL_BP - PLL Bypass
+#define CGU_PLL0B_CFG0_PLL_BP_POS 30
+//! Field PLL_BP - PLL Bypass
+#define CGU_PLL0B_CFG0_PLL_BP_MASK 0x40000000u
+//! Constant DISABLE - Disable
+#define CONST_CGU_PLL0B_CFG0_PLL_BP_DISABLE 0x0
+//! Constant ENABLE - Enable
+#define CONST_CGU_PLL0B_CFG0_PLL_BP_ENABLE 0x1
+
+//! Field PLL_BUFF_OUT - PLL Output buffer
+#define CGU_PLL0B_CFG0_PLL_BUFF_OUT_POS 31
+//! Field PLL_BUFF_OUT - PLL Output buffer
+#define CGU_PLL0B_CFG0_PLL_BUFF_OUT_MASK 0x80000000u
+//! Constant DIS - Disable
+#define CONST_CGU_PLL0B_CFG0_PLL_BUFF_OUT_DIS 0x0
+//! Constant EN - Enable
+#define CONST_CGU_PLL0B_CFG0_PLL_BUFF_OUT_EN 0x1
+
+//! @}
+
+//! \defgroup CGU_PLL0B_CFG1 Register CGU_PLL0B_CFG1 - PLL0B Configuration Register 1
+//! @{
+
+//! Register Offset (relative)
+#define CGU_PLL0B_CFG1 0x38
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_PLL0B_CFG1 0x16200038u
+
+//! Register Reset Value
+#define CGU_PLL0B_CFG1_RST 0x40401856u
+
+//! Field PLL_CLK1 - PLL Clock Output 1
+#define CGU_PLL0B_CFG1_PLL_CLK1_POS 0
+//! Field PLL_CLK1 - PLL Clock Output 1
+#define CGU_PLL0B_CFG1_PLL_CLK1_MASK 0xFu
+//! Constant GND - ref clk
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK1_GND 0x0
+//! Constant DIV2 - Divide by 2 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK1_DIV2 0x1
+//! Constant DIV3 - Divide by 3 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK1_DIV3 0x2
+//! Constant DIV4 - Divide by 4 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK1_DIV4 0x3
+//! Constant DIV5 - Divide by 5 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK1_DIV5 0x4
+//! Constant DIV6 - Divide by 6 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK1_DIV6 0x5
+//! Constant DIV8 - Divide by 8 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK1_DIV8 0x6
+//! Constant DIV10 - Divide by 10 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK1_DIV10 0x7
+//! Constant DIV12 - Divide by 12 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK1_DIV12 0x8
+//! Constant DIV16 - Divide by 16 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK1_DIV16 0x9
+//! Constant DIV20 - Divide by 20 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK1_DIV20 0xA
+//! Constant DIV24 - Divide by 24 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK1_DIV24 0xB
+//! Constant DIV32 - Divide by 32 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK1_DIV32 0xC
+//! Constant DIV40 - Divide by 40 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK1_DIV40 0xD
+//! Constant DIV48 - Divide by 48 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK1_DIV48 0xE
+//! Constant DIV64 - Divide by 64 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK1_DIV64 0xF
+
+//! Field PLL_CLK2 - PLL Clock Output 2
+#define CGU_PLL0B_CFG1_PLL_CLK2_POS 4
+//! Field PLL_CLK2 - PLL Clock Output 2
+#define CGU_PLL0B_CFG1_PLL_CLK2_MASK 0xF0u
+//! Constant GND - ref clk
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK2_GND 0x0
+//! Constant DIV2 - Divide by 2 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK2_DIV2 0x1
+//! Constant DIV3 - Divide by 3 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK2_DIV3 0x2
+//! Constant DIV4 - Divide by 4 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK2_DIV4 0x3
+//! Constant DIV5 - Divide by 5 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK2_DIV5 0x4
+//! Constant DIV6 - Divide by 6 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK2_DIV6 0x5
+//! Constant DIV8 - Divide by 8 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK2_DIV8 0x6
+//! Constant DIV10 - Divide by 10 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK2_DIV10 0x7
+//! Constant DIV12 - Divide by 12 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK2_DIV12 0x8
+//! Constant DIV16 - Divide by 16 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK2_DIV16 0x9
+//! Constant DIV20 - Divide by 20 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK2_DIV20 0xA
+//! Constant DIV24 - Divide by 24 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK2_DIV24 0xB
+//! Constant DIV32 - Divide by 32 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK2_DIV32 0xC
+//! Constant DIV40 - Divide by 40 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK2_DIV40 0xD
+//! Constant DIV48 - Divide by 48 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK2_DIV48 0xE
+//! Constant DIV64 - Divide by 64 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK2_DIV64 0xF
+
+//! Field PLL_CLK3 - PLL Clock Output 3
+#define CGU_PLL0B_CFG1_PLL_CLK3_POS 8
+//! Field PLL_CLK3 - PLL Clock Output 3
+#define CGU_PLL0B_CFG1_PLL_CLK3_MASK 0xF00u
+//! Constant GND - ref clk
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK3_GND 0x0
+//! Constant DIV2 - Divide by 2 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK3_DIV2 0x1
+//! Constant DIV3 - Divide by 3 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK3_DIV3 0x2
+//! Constant DIV4 - Divide by 4 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK3_DIV4 0x3
+//! Constant DIV5 - Divide by 5 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK3_DIV5 0x4
+//! Constant DIV6 - Divide by 6 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK3_DIV6 0x5
+//! Constant DIV8 - Divide by 8 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK3_DIV8 0x6
+//! Constant DIV10 - Divide by 10 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK3_DIV10 0x7
+//! Constant DIV12 - Divide by 12 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK3_DIV12 0x8
+//! Constant DIV16 - Divide by 16 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK3_DIV16 0x9
+//! Constant DIV20 - Divide by 20 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK3_DIV20 0xA
+//! Constant DIV24 - Divide by 24 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK3_DIV24 0xB
+//! Constant DIV32 - Divide by 32 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK3_DIV32 0xC
+//! Constant DIV40 - Divide by 40 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK3_DIV40 0xD
+//! Constant DIV48 - Divide by 48 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK3_DIV48 0xE
+//! Constant DIV64 - Divide by 64 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK3_DIV64 0xF
+
+//! Field PLL_CLK4 - PLL Clock Output 4
+#define CGU_PLL0B_CFG1_PLL_CLK4_POS 12
+//! Field PLL_CLK4 - PLL Clock Output 4
+#define CGU_PLL0B_CFG1_PLL_CLK4_MASK 0xF000u
+//! Constant GND - ref clk
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK4_GND 0x0
+//! Constant DIV2 - Divide by 2 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK4_DIV2 0x1
+//! Constant DIV3 - Divide by 3 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK4_DIV3 0x2
+//! Constant DIV4 - Divide by 4 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK4_DIV4 0x3
+//! Constant DIV5 - Divide by 5 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK4_DIV5 0x4
+//! Constant DIV6 - Divide by 6 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK4_DIV6 0x5
+//! Constant DIV8 - Divide by 8 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK4_DIV8 0x6
+//! Constant DIV10 - Divide by 10 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK4_DIV10 0x7
+//! Constant DIV12 - Divide by 12 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK4_DIV12 0x8
+//! Constant DIV16 - Divide by 16 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK4_DIV16 0x9
+//! Constant DIV20 - Divide by 20 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK4_DIV20 0xA
+//! Constant DIV24 - Divide by 24 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK4_DIV24 0xB
+//! Constant DIV32 - Divide by 32 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK4_DIV32 0xC
+//! Constant DIV40 - Divide by 40 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK4_DIV40 0xD
+//! Constant DIV48 - Divide by 48 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK4_DIV48 0xE
+//! Constant DIV64 - Divide by 64 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK4_DIV64 0xF
+
+//! Field PLL_CLK5 - PLL Clock Output 4
+#define CGU_PLL0B_CFG1_PLL_CLK5_POS 16
+//! Field PLL_CLK5 - PLL Clock Output 4
+#define CGU_PLL0B_CFG1_PLL_CLK5_MASK 0x30000u
+//! Constant DIV4 - Divide by 4 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK5_DIV4 0x0
+//! Constant DIV6 - Divide by 6 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK5_DIV6 0x1
+//! Constant DIV8 - Divide by 8 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK5_DIV8 0x2
+//! Constant DIV12 - Divide by 12 of VCO 2GHz
+#define CONST_CGU_PLL0B_CFG1_PLL_CLK5_DIV12 0x3
+
+//! Field PLL_OPD1 - PLL Output buffer power down
+#define CGU_PLL0B_CFG1_PLL_OPD1_POS 18
+//! Field PLL_OPD1 - PLL Output buffer power down
+#define CGU_PLL0B_CFG1_PLL_OPD1_MASK 0x40000u
+//! Constant CLK1_EN - Enable
+#define CONST_CGU_PLL0B_CFG1_PLL_OPD1_CLK1_EN 0x0
+//! Constant CLK1_DIS - Disable
+#define CONST_CGU_PLL0B_CFG1_PLL_OPD1_CLK1_DIS 0x1
+
+//! Field PLL_OPD2 - PLL Output buffer power down
+#define CGU_PLL0B_CFG1_PLL_OPD2_POS 19
+//! Field PLL_OPD2 - PLL Output buffer power down
+#define CGU_PLL0B_CFG1_PLL_OPD2_MASK 0x80000u
+//! Constant CLK2_EN - Enable
+#define CONST_CGU_PLL0B_CFG1_PLL_OPD2_CLK2_EN 0x0
+//! Constant CLK2_DIS - Disable
+#define CONST_CGU_PLL0B_CFG1_PLL_OPD2_CLK2_DIS 0x1
+
+//! Field PLL_OPD3 - PLL Output buffer power down
+#define CGU_PLL0B_CFG1_PLL_OPD3_POS 20
+//! Field PLL_OPD3 - PLL Output buffer power down
+#define CGU_PLL0B_CFG1_PLL_OPD3_MASK 0x100000u
+//! Constant CLK3_EN - Enable
+#define CONST_CGU_PLL0B_CFG1_PLL_OPD3_CLK3_EN 0x0
+//! Constant CLK3_DIS - Disable
+#define CONST_CGU_PLL0B_CFG1_PLL_OPD3_CLK3_DIS 0x1
+
+//! Field PLL_OPD4 - PLL Output buffer power down
+#define CGU_PLL0B_CFG1_PLL_OPD4_POS 21
+//! Field PLL_OPD4 - PLL Output buffer power down
+#define CGU_PLL0B_CFG1_PLL_OPD4_MASK 0x200000u
+//! Constant CLK4_EN - Enable
+#define CONST_CGU_PLL0B_CFG1_PLL_OPD4_CLK4_EN 0x0
+//! Constant CLK4_DIS - Disable
+#define CONST_CGU_PLL0B_CFG1_PLL_OPD4_CLK4_DIS 0x1
+
+//! Field PLL_OPD5 - PLL Output buffer power down
+#define CGU_PLL0B_CFG1_PLL_OPD5_POS 22
+//! Field PLL_OPD5 - PLL Output buffer power down
+#define CGU_PLL0B_CFG1_PLL_OPD5_MASK 0x400000u
+//! Constant CLK5_EN - Enable
+#define CONST_CGU_PLL0B_CFG1_PLL_OPD5_CLK5_EN 0x0
+//! Constant CLK5_DIS - Disable
+#define CONST_CGU_PLL0B_CFG1_PLL_OPD5_CLK5_DIS 0x1
+
+//! Field PLL_N_MODE - PLL N Mode
+#define CGU_PLL0B_CFG1_PLL_N_MODE_POS 23
+//! Field PLL_N_MODE - PLL N Mode
+#define CGU_PLL0B_CFG1_PLL_N_MODE_MASK 0x800000u
+//! Constant FRAC - Fractional PLL mode
+#define CONST_CGU_PLL0B_CFG1_PLL_N_MODE_FRAC 0x0
+//! Constant INT - Integer PLL mode
+#define CONST_CGU_PLL0B_CFG1_PLL_N_MODE_INT 0x1
+
+//! Field PLL_SSC - PLL Spread Spectrum Mode
+#define CGU_PLL0B_CFG1_PLL_SSC_POS 24
+//! Field PLL_SSC - PLL Spread Spectrum Mode
+#define CGU_PLL0B_CFG1_PLL_SSC_MASK 0x1000000u
+//! Constant ENABLE - Enable
+#define CONST_CGU_PLL0B_CFG1_PLL_SSC_ENABLE 0x0
+//! Constant DISABLE - Disable
+#define CONST_CGU_PLL0B_CFG1_PLL_SSC_DISABLE 0x1
+
+//! Field GLITCHFRE_DIS - Disable glitch free circuit during power up
+#define CGU_PLL0B_CFG1_GLITCHFRE_DIS_POS 28
+//! Field GLITCHFRE_DIS - Disable glitch free circuit during power up
+#define CGU_PLL0B_CFG1_GLITCHFRE_DIS_MASK 0x10000000u
+//! Constant EN - Default. Circuit is enabled.
+#define CONST_CGU_PLL0B_CFG1_GLITCHFRE_DIS_EN 0x0
+//! Constant DIS - Disable the circuit .may cause issue of clock outputs.
+#define CONST_CGU_PLL0B_CFG1_GLITCHFRE_DIS_DIS 0x1
+
+//! Field PLL_BW - PLL Bandwidth Select
+#define CGU_PLL0B_CFG1_PLL_BW_POS 30
+//! Field PLL_BW - PLL Bandwidth Select
+#define CGU_PLL0B_CFG1_PLL_BW_MASK 0xC0000000u
+//! Constant BW0 - Bandwidth 0
+#define CONST_CGU_PLL0B_CFG1_PLL_BW_BW0 0x0
+//! Constant BW1 - Bandwidth 1
+#define CONST_CGU_PLL0B_CFG1_PLL_BW_BW1 0x1
+//! Constant BW2 - Bandwidth 2
+#define CONST_CGU_PLL0B_CFG1_PLL_BW_BW2 0x2
+//! Constant BW3 - Bandwidth 3
+#define CONST_CGU_PLL0B_CFG1_PLL_BW_BW3 0x3
+
+//! @}
+
+//! \defgroup PLL0B_SSC_CTRL Register PLL0B_SSC_CTRL - Spread Spectrum Control
+//! @{
+
+//! Register Offset (relative)
+#define PLL0B_SSC_CTRL 0x3C
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0B_SSC_CTRL 0x1620003Cu
+
+//! Register Reset Value
+#define PLL0B_SSC_CTRL_RST 0x00000000u
+
+//! Field EN - Enable
+#define PLL0B_SSC_CTRL_EN_POS 0
+//! Field EN - Enable
+#define PLL0B_SSC_CTRL_EN_MASK 0x1u
+//! Constant DIS - Disable
+#define CONST_PLL0B_SSC_CTRL_EN_DIS 0x0
+//! Constant EN - Enable
+#define CONST_PLL0B_SSC_CTRL_EN_EN 0x1
+
+//! Field INIT - Init
+#define PLL0B_SSC_CTRL_INIT_POS 1
+//! Field INIT - Init
+#define PLL0B_SSC_CTRL_INIT_MASK 0x2u
+//! Constant NONE - No action
+#define CONST_PLL0B_SSC_CTRL_INIT_NONE 0x0
+//! Constant START - Start
+#define CONST_PLL0B_SSC_CTRL_INIT_START 0x1
+
+//! Field LEN - SSC Code Size
+#define PLL0B_SSC_CTRL_LEN_POS 2
+//! Field LEN - SSC Code Size
+#define PLL0B_SSC_CTRL_LEN_MASK 0x1Cu
+
+//! Field DIV - SSC Divider
+#define PLL0B_SSC_CTRL_DIV_POS 8
+//! Field DIV - SSC Divider
+#define PLL0B_SSC_CTRL_DIV_MASK 0xFF00u
+
+//! @}
+
+//! \defgroup PLL0B_SSC_SCALE Register PLL0B_SSC_SCALE - SSC Scaling
+//! @{
+
+//! Register Offset (relative)
+#define PLL0B_SSC_SCALE 0x40
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0B_SSC_SCALE 0x16200040u
+
+//! Register Reset Value
+#define PLL0B_SSC_SCALE_RST 0x00000000u
+
+//! Field SCALE - SSC to ROPLL scaling
+#define PLL0B_SSC_SCALE_SCALE_POS 0
+//! Field SCALE - SSC to ROPLL scaling
+#define PLL0B_SSC_SCALE_SCALE_MASK 0x7u
+
+//! Field INTCOEF - Interpolator Coefficient
+#define PLL0B_SSC_SCALE_INTCOEF_POS 3
+//! Field INTCOEF - Interpolator Coefficient
+#define PLL0B_SSC_SCALE_INTCOEF_MASK 0x78u
+
+//! Field GSCALE - SSC to GPHY IP Scaling
+#define PLL0B_SSC_SCALE_GSCALE_POS 8
+//! Field GSCALE - SSC to GPHY IP Scaling
+#define PLL0B_SSC_SCALE_GSCALE_MASK 0xFF00u
+
+//! @}
+
+//! \defgroup PLL0B_COEF_0 Register PLL0B_COEF_0 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL0B_COEF_0 0x44
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0B_COEF_0 0x16200044u
+
+//! Register Reset Value
+#define PLL0B_COEF_0_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL0B_COEF_0_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL0B_COEF_0_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL0B_COEF_1 Register PLL0B_COEF_1 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL0B_COEF_1 0x48
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0B_COEF_1 0x16200048u
+
+//! Register Reset Value
+#define PLL0B_COEF_1_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL0B_COEF_1_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL0B_COEF_1_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL0B_COEF_2 Register PLL0B_COEF_2 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL0B_COEF_2 0x4C
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0B_COEF_2 0x1620004Cu
+
+//! Register Reset Value
+#define PLL0B_COEF_2_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL0B_COEF_2_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL0B_COEF_2_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL0B_COEF_3 Register PLL0B_COEF_3 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL0B_COEF_3 0x50
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0B_COEF_3 0x16200050u
+
+//! Register Reset Value
+#define PLL0B_COEF_3_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL0B_COEF_3_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL0B_COEF_3_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL0B_COEF_4 Register PLL0B_COEF_4 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL0B_COEF_4 0x54
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0B_COEF_4 0x16200054u
+
+//! Register Reset Value
+#define PLL0B_COEF_4_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL0B_COEF_4_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL0B_COEF_4_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL0B_COEF_5 Register PLL0B_COEF_5 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL0B_COEF_5 0x58
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0B_COEF_5 0x16200058u
+
+//! Register Reset Value
+#define PLL0B_COEF_5_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL0B_COEF_5_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL0B_COEF_5_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL0B_COEF_6 Register PLL0B_COEF_6 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL0B_COEF_6 0x5C
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0B_COEF_6 0x1620005Cu
+
+//! Register Reset Value
+#define PLL0B_COEF_6_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL0B_COEF_6_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL0B_COEF_6_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL0B_COEF_7 Register PLL0B_COEF_7 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL0B_COEF_7 0x60
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL0B_COEF_7 0x16200060u
+
+//! Register Reset Value
+#define PLL0B_COEF_7_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL0B_COEF_7_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL0B_COEF_7_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup CGU_PLL1_CFG0 Register CGU_PLL1_CFG0 - PLL1 Configuration Register 0
+//! @{
+
+//! Register Offset (relative)
+#define CGU_PLL1_CFG0 0x64
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_PLL1_CFG0 0x16200064u
+
+//! Register Reset Value
+#define CGU_PLL1_CFG0_RST 0x1F6FD2EBu
+
+//! Field PLL_RST - PLL Reset
+#define CGU_PLL1_CFG0_PLL_RST_POS 0
+//! Field PLL_RST - PLL Reset
+#define CGU_PLL1_CFG0_PLL_RST_MASK 0x1u
+//! Constant RESET - Reset request
+#define CONST_CGU_PLL1_CFG0_PLL_RST_RESET 0x0
+//! Constant NONE - No action
+#define CONST_CGU_PLL1_CFG0_PLL_RST_NONE 0x1
+
+//! Field PLL_L - PLL Lock Status
+#define CGU_PLL1_CFG0_PLL_L_POS 1
+//! Field PLL_L - PLL Lock Status
+#define CGU_PLL1_CFG0_PLL_L_MASK 0x2u
+//! Constant FREE - Free running
+#define CONST_CGU_PLL1_CFG0_PLL_L_FREE 0x0
+//! Constant LOCK - Lock
+#define CONST_CGU_PLL1_CFG0_PLL_L_LOCK 0x1
+
+//! Field PLL_N - PLL0 N Divider
+#define CGU_PLL1_CFG0_PLL_N_POS 2
+//! Field PLL_N - PLL0 N Divider
+#define CGU_PLL1_CFG0_PLL_N_MASK 0x1FCu
+
+//! Field PLL_K - PLL0 Fractional K Divider
+#define CGU_PLL1_CFG0_PLL_K_POS 9
+//! Field PLL_K - PLL0 Fractional K Divider
+#define CGU_PLL1_CFG0_PLL_K_MASK 0x3FFFFE00u
+
+//! Field PLL_BP - PLL Bypass
+#define CGU_PLL1_CFG0_PLL_BP_POS 30
+//! Field PLL_BP - PLL Bypass
+#define CGU_PLL1_CFG0_PLL_BP_MASK 0x40000000u
+//! Constant DISABLE - Disable
+#define CONST_CGU_PLL1_CFG0_PLL_BP_DISABLE 0x0
+//! Constant ENABLE - Enable
+#define CONST_CGU_PLL1_CFG0_PLL_BP_ENABLE 0x1
+
+//! Field PLL_BUFF_OUT - PLL Output buffer
+#define CGU_PLL1_CFG0_PLL_BUFF_OUT_POS 31
+//! Field PLL_BUFF_OUT - PLL Output buffer
+#define CGU_PLL1_CFG0_PLL_BUFF_OUT_MASK 0x80000000u
+//! Constant DIS - Disable
+#define CONST_CGU_PLL1_CFG0_PLL_BUFF_OUT_DIS 0x0
+//! Constant EN - Enable
+#define CONST_CGU_PLL1_CFG0_PLL_BUFF_OUT_EN 0x1
+
+//! @}
+
+//! \defgroup CGU_PLL1_CFG1 Register CGU_PLL1_CFG1 - PLL1 Configuration Register 1
+//! @{
+
+//! Register Offset (relative)
+#define CGU_PLL1_CFG1 0x68
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_PLL1_CFG1 0x16200068u
+
+//! Register Reset Value
+#define CGU_PLL1_CFG1_RST 0x407000E5u
+
+//! Field PLL_CLK1 - PLL Clock Output 1
+#define CGU_PLL1_CFG1_PLL_CLK1_POS 0
+//! Field PLL_CLK1 - PLL Clock Output 1
+#define CGU_PLL1_CFG1_PLL_CLK1_MASK 0xFu
+//! Constant GND - ref clk
+#define CONST_CGU_PLL1_CFG1_PLL_CLK1_GND 0x0
+//! Constant DIV2 - Divide by 2 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK1_DIV2 0x1
+//! Constant DIV3 - Divide by 3 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK1_DIV3 0x2
+//! Constant DIV4 - Divide by 4 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK1_DIV4 0x3
+//! Constant DIV5 - Divide by 5 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK1_DIV5 0x4
+//! Constant DIV6 - Divide by 6 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK1_DIV6 0x5
+//! Constant DIV8 - Divide by 8 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK1_DIV8 0x6
+//! Constant DIV10 - Divide by 10 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK1_DIV10 0x7
+//! Constant DIV12 - Divide by 12 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK1_DIV12 0x8
+//! Constant DIV16 - Divide by 16 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK1_DIV16 0x9
+//! Constant DIV20 - Divide by 20 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK1_DIV20 0xA
+//! Constant DIV24 - Divide by 24 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK1_DIV24 0xB
+//! Constant DIV32 - Divide by 32 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK1_DIV32 0xC
+//! Constant DIV40 - Divide by 40 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK1_DIV40 0xD
+//! Constant DIV48 - Divide by 48 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK1_DIV48 0xE
+//! Constant DIV64 - Divide by 64 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK1_DIV64 0xF
+
+//! Field PLL_CLK2 - PLL Clock Output 2
+#define CGU_PLL1_CFG1_PLL_CLK2_POS 4
+//! Field PLL_CLK2 - PLL Clock Output 2
+#define CGU_PLL1_CFG1_PLL_CLK2_MASK 0xF0u
+//! Constant GND - ref clk
+#define CONST_CGU_PLL1_CFG1_PLL_CLK2_GND 0x0
+//! Constant DIV2 - Divide by 2 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK2_DIV2 0x1
+//! Constant DIV3 - Divide by 3 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK2_DIV3 0x2
+//! Constant DIV4 - Divide by 4 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK2_DIV4 0x3
+//! Constant DIV5 - Divide by 5 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK2_DIV5 0x4
+//! Constant DIV6 - Divide by 6 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK2_DIV6 0x5
+//! Constant DIV8 - Divide by 8 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK2_DIV8 0x6
+//! Constant DIV10 - Divide by 10 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK2_DIV10 0x7
+//! Constant DIV12 - Divide by 12 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK2_DIV12 0x8
+//! Constant DIV16 - Divide by 16 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK2_DIV16 0x9
+//! Constant DIV20 - Divide by 20 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK2_DIV20 0xA
+//! Constant DIV24 - Divide by 24 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK2_DIV24 0xB
+//! Constant DIV32 - Divide by 32 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK2_DIV32 0xC
+//! Constant DIV40 - Divide by 40 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK2_DIV40 0xD
+//! Constant DIV48 - Divide by 48 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK2_DIV48 0xE
+//! Constant DIV64 - Divide by 64 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK2_DIV64 0xF
+
+//! Field PLL_CLK3 - PLL Clock Output 3
+#define CGU_PLL1_CFG1_PLL_CLK3_POS 8
+//! Field PLL_CLK3 - PLL Clock Output 3
+#define CGU_PLL1_CFG1_PLL_CLK3_MASK 0xF00u
+//! Constant GND - ref clk
+#define CONST_CGU_PLL1_CFG1_PLL_CLK3_GND 0x0
+//! Constant DIV2 - Divide by 2 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK3_DIV2 0x1
+//! Constant DIV3 - Divide by 3 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK3_DIV3 0x2
+//! Constant DIV4 - Divide by 4 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK3_DIV4 0x3
+//! Constant DIV5 - Divide by 5 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK3_DIV5 0x4
+//! Constant DIV6 - Divide by 6 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK3_DIV6 0x5
+//! Constant DIV8 - Divide by 8 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK3_DIV8 0x6
+//! Constant DIV10 - Divide by 10 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK3_DIV10 0x7
+//! Constant DIV12 - Divide by 12 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK3_DIV12 0x8
+//! Constant DIV16 - Divide by 16 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK3_DIV16 0x9
+//! Constant DIV20 - Divide by 20 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK3_DIV20 0xA
+//! Constant DIV24 - Divide by 24 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK3_DIV24 0xB
+//! Constant DIV32 - Divide by 32 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK3_DIV32 0xC
+//! Constant DIV40 - Divide by 40 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK3_DIV40 0xD
+//! Constant DIV48 - Divide by 48 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK3_DIV48 0xE
+//! Constant DIV64 - Divide by 64 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK3_DIV64 0xF
+
+//! Field PLL_CLK4 - PLL Clock Output 4
+#define CGU_PLL1_CFG1_PLL_CLK4_POS 12
+//! Field PLL_CLK4 - PLL Clock Output 4
+#define CGU_PLL1_CFG1_PLL_CLK4_MASK 0xF000u
+//! Constant GND - ref clk
+#define CONST_CGU_PLL1_CFG1_PLL_CLK4_GND 0x0
+//! Constant DIV2 - Divide by 2 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK4_DIV2 0x1
+//! Constant DIV3 - Divide by 3 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK4_DIV3 0x2
+//! Constant DIV4 - Divide by 4 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK4_DIV4 0x3
+//! Constant DIV5 - Divide by 5 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK4_DIV5 0x4
+//! Constant DIV6 - Divide by 6 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK4_DIV6 0x5
+//! Constant DIV8 - Divide by 8 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK4_DIV8 0x6
+//! Constant DIV10 - Divide by 10 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK4_DIV10 0x7
+//! Constant DIV12 - Divide by 12 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK4_DIV12 0x8
+//! Constant DIV16 - Divide by 16 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK4_DIV16 0x9
+//! Constant DIV20 - Divide by 20 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK4_DIV20 0xA
+//! Constant DIV24 - Divide by 24 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK4_DIV24 0xB
+//! Constant DIV32 - Divide by 32 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK4_DIV32 0xC
+//! Constant DIV40 - Divide by 40 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK4_DIV40 0xD
+//! Constant DIV48 - Divide by 48 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK4_DIV48 0xE
+//! Constant DIV64 - Divide by 64 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK4_DIV64 0xF
+
+//! Field PLL_CLK5 - PLL Clock Output 5
+#define CGU_PLL1_CFG1_PLL_CLK5_POS 16
+//! Field PLL_CLK5 - PLL Clock Output 5
+#define CGU_PLL1_CFG1_PLL_CLK5_MASK 0x30000u
+//! Constant DIV4 - Divide by 4 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK5_DIV4 0x0
+//! Constant DIV6 - Divide by 6 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK5_DIV6 0x1
+//! Constant DIV8 - Divide by 8 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK5_DIV8 0x2
+//! Constant DIV12 - Divide by 12 of VCO 2.359296GHz
+#define CONST_CGU_PLL1_CFG1_PLL_CLK5_DIV12 0x3
+
+//! Field PLL_OPD1 - PLL Output buffer power down
+#define CGU_PLL1_CFG1_PLL_OPD1_POS 18
+//! Field PLL_OPD1 - PLL Output buffer power down
+#define CGU_PLL1_CFG1_PLL_OPD1_MASK 0x40000u
+//! Constant CLK1_EN - Enable
+#define CONST_CGU_PLL1_CFG1_PLL_OPD1_CLK1_EN 0x0
+//! Constant CLK1_DIS - Disable
+#define CONST_CGU_PLL1_CFG1_PLL_OPD1_CLK1_DIS 0x1
+
+//! Field PLL_OPD2 - PLL Output buffer power down
+#define CGU_PLL1_CFG1_PLL_OPD2_POS 19
+//! Field PLL_OPD2 - PLL Output buffer power down
+#define CGU_PLL1_CFG1_PLL_OPD2_MASK 0x80000u
+//! Constant CLK2_EN - Enable
+#define CONST_CGU_PLL1_CFG1_PLL_OPD2_CLK2_EN 0x0
+//! Constant CLK2_DIS - Disable
+#define CONST_CGU_PLL1_CFG1_PLL_OPD2_CLK2_DIS 0x1
+
+//! Field PLL_OPD3 - PLL Output buffer power down
+#define CGU_PLL1_CFG1_PLL_OPD3_POS 20
+//! Field PLL_OPD3 - PLL Output buffer power down
+#define CGU_PLL1_CFG1_PLL_OPD3_MASK 0x100000u
+//! Constant CLK3_EN - Enable
+#define CONST_CGU_PLL1_CFG1_PLL_OPD3_CLK3_EN 0x0
+//! Constant CLK3_DIS - Disable
+#define CONST_CGU_PLL1_CFG1_PLL_OPD3_CLK3_DIS 0x1
+
+//! Field PLL_OPD4 - PLL Output buffer power down
+#define CGU_PLL1_CFG1_PLL_OPD4_POS 21
+//! Field PLL_OPD4 - PLL Output buffer power down
+#define CGU_PLL1_CFG1_PLL_OPD4_MASK 0x200000u
+//! Constant CLK4_EN - Enable
+#define CONST_CGU_PLL1_CFG1_PLL_OPD4_CLK4_EN 0x0
+//! Constant CLK4_DIS - Disable
+#define CONST_CGU_PLL1_CFG1_PLL_OPD4_CLK4_DIS 0x1
+
+//! Field PLL_OPD5 - PLL Output buffer power down
+#define CGU_PLL1_CFG1_PLL_OPD5_POS 22
+//! Field PLL_OPD5 - PLL Output buffer power down
+#define CGU_PLL1_CFG1_PLL_OPD5_MASK 0x400000u
+//! Constant CLK5_EN - Enable
+#define CONST_CGU_PLL1_CFG1_PLL_OPD5_CLK5_EN 0x0
+//! Constant CLK5_DIS - Disable
+#define CONST_CGU_PLL1_CFG1_PLL_OPD5_CLK5_DIS 0x1
+
+//! Field PLL_N_MODE - PLL N Mode
+#define CGU_PLL1_CFG1_PLL_N_MODE_POS 23
+//! Field PLL_N_MODE - PLL N Mode
+#define CGU_PLL1_CFG1_PLL_N_MODE_MASK 0x800000u
+//! Constant FRAC - Fractional PLL mode
+#define CONST_CGU_PLL1_CFG1_PLL_N_MODE_FRAC 0x0
+//! Constant INT - Integer PLL mode
+#define CONST_CGU_PLL1_CFG1_PLL_N_MODE_INT 0x1
+
+//! Field PLL_SSC - PLL Spread Spectrum Mode
+#define CGU_PLL1_CFG1_PLL_SSC_POS 24
+//! Field PLL_SSC - PLL Spread Spectrum Mode
+#define CGU_PLL1_CFG1_PLL_SSC_MASK 0x1000000u
+//! Constant ENABLE - Enable
+#define CONST_CGU_PLL1_CFG1_PLL_SSC_ENABLE 0x0
+//! Constant DISABLE - Disable
+#define CONST_CGU_PLL1_CFG1_PLL_SSC_DISABLE 0x1
+
+//! Field GLITCHFRE_DIS - Disable glitch free circuit during power up
+#define CGU_PLL1_CFG1_GLITCHFRE_DIS_POS 28
+//! Field GLITCHFRE_DIS - Disable glitch free circuit during power up
+#define CGU_PLL1_CFG1_GLITCHFRE_DIS_MASK 0x10000000u
+//! Constant EN - Default. Circuit is enabled.
+#define CONST_CGU_PLL1_CFG1_GLITCHFRE_DIS_EN 0x0
+//! Constant DIS - Disable the circuit .may cause issue of clock outputs.
+#define CONST_CGU_PLL1_CFG1_GLITCHFRE_DIS_DIS 0x1
+
+//! Field PLL_BW - PLL Bandwidth Select
+#define CGU_PLL1_CFG1_PLL_BW_POS 30
+//! Field PLL_BW - PLL Bandwidth Select
+#define CGU_PLL1_CFG1_PLL_BW_MASK 0xC0000000u
+//! Constant BW0 - Bandwidth 0
+#define CONST_CGU_PLL1_CFG1_PLL_BW_BW0 0x0
+//! Constant BW1 - Bandwidth 1
+#define CONST_CGU_PLL1_CFG1_PLL_BW_BW1 0x1
+//! Constant BW2 - Bandwidth 2
+#define CONST_CGU_PLL1_CFG1_PLL_BW_BW2 0x2
+//! Constant BW3 - Bandwidth 3
+#define CONST_CGU_PLL1_CFG1_PLL_BW_BW3 0x3
+
+//! @}
+
+//! \defgroup PLL1_SSC_CTRL Register PLL1_SSC_CTRL - Spread Spectrum Control
+//! @{
+
+//! Register Offset (relative)
+#define PLL1_SSC_CTRL 0x6C
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL1_SSC_CTRL 0x1620006Cu
+
+//! Register Reset Value
+#define PLL1_SSC_CTRL_RST 0x00000000u
+
+//! Field EN - Enable
+#define PLL1_SSC_CTRL_EN_POS 0
+//! Field EN - Enable
+#define PLL1_SSC_CTRL_EN_MASK 0x1u
+//! Constant DIS - Disable
+#define CONST_PLL1_SSC_CTRL_EN_DIS 0x0
+//! Constant EN - Enable
+#define CONST_PLL1_SSC_CTRL_EN_EN 0x1
+
+//! Field INIT - Init
+#define PLL1_SSC_CTRL_INIT_POS 1
+//! Field INIT - Init
+#define PLL1_SSC_CTRL_INIT_MASK 0x2u
+//! Constant NONE - No action
+#define CONST_PLL1_SSC_CTRL_INIT_NONE 0x0
+//! Constant START - Start
+#define CONST_PLL1_SSC_CTRL_INIT_START 0x1
+
+//! Field LEN - SSC Code Size
+#define PLL1_SSC_CTRL_LEN_POS 2
+//! Field LEN - SSC Code Size
+#define PLL1_SSC_CTRL_LEN_MASK 0x1Cu
+
+//! Field DIV - SSC Divider
+#define PLL1_SSC_CTRL_DIV_POS 8
+//! Field DIV - SSC Divider
+#define PLL1_SSC_CTRL_DIV_MASK 0xFF00u
+
+//! @}
+
+//! \defgroup PLL1_SSC_SCALE Register PLL1_SSC_SCALE - SSC Scaling
+//! @{
+
+//! Register Offset (relative)
+#define PLL1_SSC_SCALE 0x70
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL1_SSC_SCALE 0x16200070u
+
+//! Register Reset Value
+#define PLL1_SSC_SCALE_RST 0x00000000u
+
+//! Field SCALE - SSC to ROPLL scaling
+#define PLL1_SSC_SCALE_SCALE_POS 0
+//! Field SCALE - SSC to ROPLL scaling
+#define PLL1_SSC_SCALE_SCALE_MASK 0x7u
+
+//! Field INTCOEF - Interpolator Coefficient
+#define PLL1_SSC_SCALE_INTCOEF_POS 4
+//! Field INTCOEF - Interpolator Coefficient
+#define PLL1_SSC_SCALE_INTCOEF_MASK 0xF0u
+
+//! Field GSCALE - SSC to GPHY IP Scaling
+#define PLL1_SSC_SCALE_GSCALE_POS 8
+//! Field GSCALE - SSC to GPHY IP Scaling
+#define PLL1_SSC_SCALE_GSCALE_MASK 0xFF00u
+
+//! @}
+
+//! \defgroup PLL1_COEF_0 Register PLL1_COEF_0 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL1_COEF_0 0x74
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL1_COEF_0 0x16200074u
+
+//! Register Reset Value
+#define PLL1_COEF_0_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL1_COEF_0_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL1_COEF_0_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL1_COEF_1 Register PLL1_COEF_1 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL1_COEF_1 0x78
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL1_COEF_1 0x16200078u
+
+//! Register Reset Value
+#define PLL1_COEF_1_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL1_COEF_1_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL1_COEF_1_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL1_COEF_2 Register PLL1_COEF_2 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL1_COEF_2 0x7C
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL1_COEF_2 0x1620007Cu
+
+//! Register Reset Value
+#define PLL1_COEF_2_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL1_COEF_2_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL1_COEF_2_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL1_COEF_3 Register PLL1_COEF_3 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL1_COEF_3 0x80
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL1_COEF_3 0x16200080u
+
+//! Register Reset Value
+#define PLL1_COEF_3_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL1_COEF_3_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL1_COEF_3_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL1_COEF_4 Register PLL1_COEF_4 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL1_COEF_4 0x84
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL1_COEF_4 0x16200084u
+
+//! Register Reset Value
+#define PLL1_COEF_4_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL1_COEF_4_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL1_COEF_4_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL1_COEF_5 Register PLL1_COEF_5 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL1_COEF_5 0x88
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL1_COEF_5 0x16200088u
+
+//! Register Reset Value
+#define PLL1_COEF_5_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL1_COEF_5_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL1_COEF_5_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL1_COEF_6 Register PLL1_COEF_6 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL1_COEF_6 0x8C
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL1_COEF_6 0x1620008Cu
+
+//! Register Reset Value
+#define PLL1_COEF_6_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL1_COEF_6_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL1_COEF_6_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup PLL1_COEF_7 Register PLL1_COEF_7 - Coefficient
+//! @{
+
+//! Register Offset (relative)
+#define PLL1_COEF_7 0x90
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_PLL1_COEF_7 0x16200090u
+
+//! Register Reset Value
+#define PLL1_COEF_7_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define PLL1_COEF_7_DATA_POS 0
+//! Field DATA - Coefficient
+#define PLL1_COEF_7_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup LCPLL_CFG0 Register LCPLL_CFG0 - LC PLL Configuration Register 0
+//! @{
+
+//! Register Offset (relative)
+#define LCPLL_CFG0 0x94
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_LCPLL_CFG0 0x16200094u
+
+//! Register Reset Value
+#define LCPLL_CFG0_RST 0x00000193u
+
+//! Field PLL_RST - PLL Reset
+#define LCPLL_CFG0_PLL_RST_POS 0
+//! Field PLL_RST - PLL Reset
+#define LCPLL_CFG0_PLL_RST_MASK 0x1u
+//! Constant RESET - Reset request
+#define CONST_LCPLL_CFG0_PLL_RST_RESET 0x0
+//! Constant NONE - No action
+#define CONST_LCPLL_CFG0_PLL_RST_NONE 0x1
+
+//! Field PLL_L - PLL Lock Status
+#define LCPLL_CFG0_PLL_L_POS 1
+//! Field PLL_L - PLL Lock Status
+#define LCPLL_CFG0_PLL_L_MASK 0x2u
+//! Constant FREE - Free running
+#define CONST_LCPLL_CFG0_PLL_L_FREE 0x0
+//! Constant LOCK - Locked
+#define CONST_LCPLL_CFG0_PLL_L_LOCK 0x1
+
+//! Field PLL_N - LCPLL N Divider
+#define LCPLL_CFG0_PLL_N_POS 2
+//! Field PLL_N - LCPLL N Divider
+#define LCPLL_CFG0_PLL_N_MASK 0x3FCu
+
+//! Field PLL_K - LCLL Fractional K Divider
+#define LCPLL_CFG0_PLL_K_POS 10
+//! Field PLL_K - LCLL Fractional K Divider
+#define LCPLL_CFG0_PLL_K_MASK 0x7FFFFC00u
+
+//! Field PLL_BP - PLL Bypass
+#define LCPLL_CFG0_PLL_BP_POS 31
+//! Field PLL_BP - PLL Bypass
+#define LCPLL_CFG0_PLL_BP_MASK 0x80000000u
+//! Constant DISABLE - Disable
+#define CONST_LCPLL_CFG0_PLL_BP_DISABLE 0x0
+//! Constant ENABLE - Enable
+#define CONST_LCPLL_CFG0_PLL_BP_ENABLE 0x1
+
+//! @}
+
+//! \defgroup LCPLL_CFG1 Register LCPLL_CFG1 - LC PLL Configuration Register 1
+//! @{
+
+//! Register Offset (relative)
+#define LCPLL_CFG1 0x98
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_LCPLL_CFG1 0x16200098u
+
+//! Register Reset Value
+#define LCPLL_CFG1_RST 0x01003004u
+
+//! Field PLL_BUFF_OUT - PLL Output buffer
+#define LCPLL_CFG1_PLL_BUFF_OUT_POS 0
+//! Field PLL_BUFF_OUT - PLL Output buffer
+#define LCPLL_CFG1_PLL_BUFF_OUT_MASK 0x1u
+//! Constant DIS - Disable
+#define CONST_LCPLL_CFG1_PLL_BUFF_OUT_DIS 0x0
+//! Constant EN - Enable
+#define CONST_LCPLL_CFG1_PLL_BUFF_OUT_EN 0x1
+
+//! Field PLL_MODE - PLL MODE
+#define LCPLL_CFG1_PLL_MODE_POS 1
+//! Field PLL_MODE - PLL MODE
+#define LCPLL_CFG1_PLL_MODE_MASK 0x6u
+//! Constant GND - Ground
+#define CONST_LCPLL_CFG1_PLL_MODE_GND 0x0
+//! Constant DIV2 - mode
+#define CONST_LCPLL_CFG1_PLL_MODE_DIV2 0x1
+//! Constant DIV3 - mode
+#define CONST_LCPLL_CFG1_PLL_MODE_DIV3 0x2
+//! Constant DIV4 - mode
+#define CONST_LCPLL_CFG1_PLL_MODE_DIV4 0x3
+
+//! Field PLL_INPUT_CLK - PLL INPUT Clock Selection
+#define LCPLL_CFG1_PLL_INPUT_CLK_POS 3
+//! Field PLL_INPUT_CLK - PLL INPUT Clock Selection
+#define LCPLL_CFG1_PLL_INPUT_CLK_MASK 0x18u
+//! Constant M40 - Input Clock
+#define CONST_LCPLL_CFG1_PLL_INPUT_CLK_M40 0x0
+//! Constant DIV2 - Input clock
+#define CONST_LCPLL_CFG1_PLL_INPUT_CLK_DIV2 0x1
+//! Constant DIV3 - Input clock
+#define CONST_LCPLL_CFG1_PLL_INPUT_CLK_DIV3 0x2
+//! Constant DIV4 - Input clock
+#define CONST_LCPLL_CFG1_PLL_INPUT_CLK_DIV4 0x3
+
+//! Field PLL_CLK4 - PLL Clock Output 4
+#define LCPLL_CFG1_PLL_CLK4_POS 12
+//! Field PLL_CLK4 - PLL Clock Output 4
+#define LCPLL_CFG1_PLL_CLK4_MASK 0x3000u
+//! Constant GND - Ground
+#define CONST_LCPLL_CFG1_PLL_CLK4_GND 0x0
+//! Constant DIV2 - Divide clock
+#define CONST_LCPLL_CFG1_PLL_CLK4_DIV2 0x1
+//! Constant DIV3 - Divide clock
+#define CONST_LCPLL_CFG1_PLL_CLK4_DIV3 0x2
+//! Constant DIV4 - Divide clock
+#define CONST_LCPLL_CFG1_PLL_CLK4_DIV4 0x3
+
+//! Field PLL_NK_SRC - PLL N K divider Source
+#define LCPLL_CFG1_PLL_NK_SRC_POS 18
+//! Field PLL_NK_SRC - PLL N K divider Source
+#define LCPLL_CFG1_PLL_NK_SRC_MASK 0x40000u
+//! Constant CLK1_EN - user programming
+#define CONST_LCPLL_CFG1_PLL_NK_SRC_CLK1_EN 0x0
+//! Constant CLK1_DIS - Internal Table
+#define CONST_LCPLL_CFG1_PLL_NK_SRC_CLK1_DIS 0x1
+
+//! Field PLL_LOCK_OV - PLL Lock override
+#define LCPLL_CFG1_PLL_LOCK_OV_POS 19
+//! Field PLL_LOCK_OV - PLL Lock override
+#define LCPLL_CFG1_PLL_LOCK_OV_MASK 0x80000u
+//! Constant OV_DIS - auto detection
+#define CONST_LCPLL_CFG1_PLL_LOCK_OV_OV_DIS 0x0
+//! Constant OV_EN - override
+#define CONST_LCPLL_CFG1_PLL_LOCK_OV_OV_EN 0x1
+
+//! Field PLL_POK_OV - PLL POK OVER RIDE
+#define LCPLL_CFG1_PLL_POK_OV_POS 20
+//! Field PLL_POK_OV - PLL POK OVER RIDE
+#define LCPLL_CFG1_PLL_POK_OV_MASK 0x100000u
+//! Constant POK_NOV - no override
+#define CONST_LCPLL_CFG1_PLL_POK_OV_POK_NOV 0x0
+//! Constant POK_OV - over ride
+#define CONST_LCPLL_CFG1_PLL_POK_OV_POK_OV 0x1
+
+//! Field PLL_OPD4 - PLL Output buffer power down
+#define LCPLL_CFG1_PLL_OPD4_POS 21
+//! Field PLL_OPD4 - PLL Output buffer power down
+#define LCPLL_CFG1_PLL_OPD4_MASK 0x200000u
+//! Constant CLK4_EN - Enable
+#define CONST_LCPLL_CFG1_PLL_OPD4_CLK4_EN 0x0
+//! Constant CLK4_DIS - Disable
+#define CONST_LCPLL_CFG1_PLL_OPD4_CLK4_DIS 0x1
+
+//! Field PLL_INPUT_MD - PLL input mode
+#define LCPLL_CFG1_PLL_INPUT_MD_POS 22
+//! Field PLL_INPUT_MD - PLL input mode
+#define LCPLL_CFG1_PLL_INPUT_MD_MASK 0x400000u
+//! Constant CML - CML
+#define CONST_LCPLL_CFG1_PLL_INPUT_MD_CML 0x0
+//! Constant CMOS - CMOS
+#define CONST_LCPLL_CFG1_PLL_INPUT_MD_CMOS 0x1
+
+//! Field PLL_N_MODE - PLL N Mode
+#define LCPLL_CFG1_PLL_N_MODE_POS 23
+//! Field PLL_N_MODE - PLL N Mode
+#define LCPLL_CFG1_PLL_N_MODE_MASK 0x800000u
+//! Constant FRAC - Fractional PLL mode
+#define CONST_LCPLL_CFG1_PLL_N_MODE_FRAC 0x0
+//! Constant INT - Integer PLL mode
+#define CONST_LCPLL_CFG1_PLL_N_MODE_INT 0x1
+
+//! Field PLL_SSC - PLL Spread Spectrum Mode
+#define LCPLL_CFG1_PLL_SSC_POS 24
+//! Field PLL_SSC - PLL Spread Spectrum Mode
+#define LCPLL_CFG1_PLL_SSC_MASK 0x1000000u
+//! Constant ENABLE - Enable
+#define CONST_LCPLL_CFG1_PLL_SSC_ENABLE 0x0
+//! Constant DISABLE - Disable
+#define CONST_LCPLL_CFG1_PLL_SSC_DISABLE 0x1
+
+//! Field GLITCHFRE_DIS - Disable glitch free circuit during power up
+#define LCPLL_CFG1_GLITCHFRE_DIS_POS 28
+//! Field GLITCHFRE_DIS - Disable glitch free circuit during power up
+#define LCPLL_CFG1_GLITCHFRE_DIS_MASK 0x10000000u
+//! Constant EN - Default. Circuit is enabled.
+#define CONST_LCPLL_CFG1_GLITCHFRE_DIS_EN 0x0
+//! Constant DIS - Disable the circuit .may cause issue of clock outputs.
+#define CONST_LCPLL_CFG1_GLITCHFRE_DIS_DIS 0x1
+
+//! Field IP_OKB_OVR - Internal Power On Bias Okay Override
+#define LCPLL_CFG1_IP_OKB_OVR_POS 31
+//! Field IP_OKB_OVR - Internal Power On Bias Okay Override
+#define LCPLL_CFG1_IP_OKB_OVR_MASK 0x80000000u
+//! Constant NO - No Override , POK Bias check is always enabled.
+#define CONST_LCPLL_CFG1_IP_OKB_OVR_NO 0x0
+//! Constant YES - Override internal POK , internal bias checking is disabled.
+#define CONST_LCPLL_CFG1_IP_OKB_OVR_YES 0x1
+
+//! @}
+
+//! \defgroup LCPLL_SSC_CTRL Register LCPLL_SSC_CTRL - Spread Spectrum Control
+//! @{
+
+//! Register Offset (relative)
+#define LCPLL_SSC_CTRL 0x9C
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_LCPLL_SSC_CTRL 0x1620009Cu
+
+//! Register Reset Value
+#define LCPLL_SSC_CTRL_RST 0x00000000u
+
+//! Field EN - Enable
+#define LCPLL_SSC_CTRL_EN_POS 0
+//! Field EN - Enable
+#define LCPLL_SSC_CTRL_EN_MASK 0x1u
+//! Constant DIS - Disable
+#define CONST_LCPLL_SSC_CTRL_EN_DIS 0x0
+//! Constant EN - Enable
+#define CONST_LCPLL_SSC_CTRL_EN_EN 0x1
+
+//! Field INIT - Init
+#define LCPLL_SSC_CTRL_INIT_POS 1
+//! Field INIT - Init
+#define LCPLL_SSC_CTRL_INIT_MASK 0x2u
+//! Constant NONE - No action
+#define CONST_LCPLL_SSC_CTRL_INIT_NONE 0x0
+//! Constant START - Start
+#define CONST_LCPLL_SSC_CTRL_INIT_START 0x1
+
+//! Field LEN - SSC Code Size
+#define LCPLL_SSC_CTRL_LEN_POS 2
+//! Field LEN - SSC Code Size
+#define LCPLL_SSC_CTRL_LEN_MASK 0x1Cu
+
+//! Field DIV - SSC Divider
+#define LCPLL_SSC_CTRL_DIV_POS 8
+//! Field DIV - SSC Divider
+#define LCPLL_SSC_CTRL_DIV_MASK 0xFF00u
+
+//! @}
+
+//! \defgroup LCPLL_SSC_SCALE Register LCPLL_SSC_SCALE - SSC Scaling of LCPLL
+//! @{
+
+//! Register Offset (relative)
+#define LCPLL_SSC_SCALE 0xA0
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_LCPLL_SSC_SCALE 0x162000A0u
+
+//! Register Reset Value
+#define LCPLL_SSC_SCALE_RST 0x00000000u
+
+//! Field SCALE - SSC to LCPLL scaling
+#define LCPLL_SSC_SCALE_SCALE_POS 0
+//! Field SCALE - SSC to LCPLL scaling
+#define LCPLL_SSC_SCALE_SCALE_MASK 0x7u
+
+//! Field INTCOEF - Interpolator Coefficient
+#define LCPLL_SSC_SCALE_INTCOEF_POS 4
+//! Field INTCOEF - Interpolator Coefficient
+#define LCPLL_SSC_SCALE_INTCOEF_MASK 0xF0u
+
+//! Field GSCALE - SSC to GPHY IP Scaling
+#define LCPLL_SSC_SCALE_GSCALE_POS 8
+//! Field GSCALE - SSC to GPHY IP Scaling
+#define LCPLL_SSC_SCALE_GSCALE_MASK 0xFF00u
+
+//! @}
+
+//! \defgroup LCPLL_COEF_0 Register LCPLL_COEF_0 - Coefficient of LCPLL
+//! @{
+
+//! Register Offset (relative)
+#define LCPLL_COEF_0 0xA4
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_LCPLL_COEF_0 0x162000A4u
+
+//! Register Reset Value
+#define LCPLL_COEF_0_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define LCPLL_COEF_0_DATA_POS 0
+//! Field DATA - Coefficient
+#define LCPLL_COEF_0_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup LCPLL_COEF_1 Register LCPLL_COEF_1 - Coefficient of LCPLL
+//! @{
+
+//! Register Offset (relative)
+#define LCPLL_COEF_1 0xA8
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_LCPLL_COEF_1 0x162000A8u
+
+//! Register Reset Value
+#define LCPLL_COEF_1_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define LCPLL_COEF_1_DATA_POS 0
+//! Field DATA - Coefficient
+#define LCPLL_COEF_1_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup LCPLL_COEF_2 Register LCPLL_COEF_2 - Coefficient of LCPLL
+//! @{
+
+//! Register Offset (relative)
+#define LCPLL_COEF_2 0xAC
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_LCPLL_COEF_2 0x162000ACu
+
+//! Register Reset Value
+#define LCPLL_COEF_2_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define LCPLL_COEF_2_DATA_POS 0
+//! Field DATA - Coefficient
+#define LCPLL_COEF_2_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup LCPLL_COEF_3 Register LCPLL_COEF_3 - Coefficient of LCPLL
+//! @{
+
+//! Register Offset (relative)
+#define LCPLL_COEF_3 0xB0
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_LCPLL_COEF_3 0x162000B0u
+
+//! Register Reset Value
+#define LCPLL_COEF_3_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define LCPLL_COEF_3_DATA_POS 0
+//! Field DATA - Coefficient
+#define LCPLL_COEF_3_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup LCPLL_COEF_4 Register LCPLL_COEF_4 - Coefficient of LCPLL
+//! @{
+
+//! Register Offset (relative)
+#define LCPLL_COEF_4 0xB4
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_LCPLL_COEF_4 0x162000B4u
+
+//! Register Reset Value
+#define LCPLL_COEF_4_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define LCPLL_COEF_4_DATA_POS 0
+//! Field DATA - Coefficient
+#define LCPLL_COEF_4_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup LCPLL_COEF_5 Register LCPLL_COEF_5 - Coefficient of LCPLL
+//! @{
+
+//! Register Offset (relative)
+#define LCPLL_COEF_5 0xB8
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_LCPLL_COEF_5 0x162000B8u
+
+//! Register Reset Value
+#define LCPLL_COEF_5_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define LCPLL_COEF_5_DATA_POS 0
+//! Field DATA - Coefficient
+#define LCPLL_COEF_5_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup LCPLL_COEF_6 Register LCPLL_COEF_6 - Coefficient of LCPLL
+//! @{
+
+//! Register Offset (relative)
+#define LCPLL_COEF_6 0xBC
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_LCPLL_COEF_6 0x162000BCu
+
+//! Register Reset Value
+#define LCPLL_COEF_6_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define LCPLL_COEF_6_DATA_POS 0
+//! Field DATA - Coefficient
+#define LCPLL_COEF_6_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup LCPLL_COEF_7 Register LCPLL_COEF_7 - Coefficient of LCPLL
+//! @{
+
+//! Register Offset (relative)
+#define LCPLL_COEF_7 0xC0
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_LCPLL_COEF_7 0x162000C0u
+
+//! Register Reset Value
+#define LCPLL_COEF_7_RST 0x00000000u
+
+//! Field DATA - Coefficient
+#define LCPLL_COEF_7_DATA_POS 0
+//! Field DATA - Coefficient
+#define LCPLL_COEF_7_DATA_MASK 0xFFFFu
+
+//! @}
+
+//! \defgroup CGU_IF_CLK Register CGU_IF_CLK - Interface Clock Register
+//! @{
+
+//! Register Offset (relative)
+#define CGU_IF_CLK 0xC4
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_IF_CLK 0x162000C4u
+
+//! Register Reset Value
+#define CGU_IF_CLK_RST 0x00000084u
+
+//! Field GPHY_CLK_M - Clock MODE to GPHY CDB
+#define CGU_IF_CLK_GPHY_CLK_M_POS 0
+//! Field GPHY_CLK_M - Clock MODE to GPHY CDB
+#define CGU_IF_CLK_GPHY_CLK_M_MASK 0x1u
+//! Constant CML - CML mode
+#define CONST_CGU_IF_CLK_GPHY_CLK_M_CML 0x0
+//! Constant CMOS - CMOS Single Ended Mode
+#define CONST_CGU_IF_CLK_GPHY_CLK_M_CMOS 0x1
+
+//! Field GPHY_SEL - GPHY Clock Source
+#define CGU_IF_CLK_GPHY_SEL_POS 2
+//! Field GPHY_SEL - GPHY Clock Source
+#define CGU_IF_CLK_GPHY_SEL_MASK 0x1Cu
+//! Constant XTAL - XTAL
+#define CONST_CGU_IF_CLK_GPHY_SEL_XTAL 0x1
+//! Constant EXT - External GPIO3
+#define CONST_CGU_IF_CLK_GPHY_SEL_EXT 0x2
+
+//! Field SI_CLK_EN - SI_CLK to CPU sub system Enable
+#define CGU_IF_CLK_SI_CLK_EN_POS 7
+//! Field SI_CLK_EN - SI_CLK to CPU sub system Enable
+#define CGU_IF_CLK_SI_CLK_EN_MASK 0x80u
+//! Constant DIS - not Gated
+#define CONST_CGU_IF_CLK_SI_CLK_EN_DIS 0x0
+//! Constant ENB - Gated
+#define CONST_CGU_IF_CLK_SI_CLK_EN_ENB 0x1
+
+//! Field CLKOD2 - Clock Output CLK_OUT2 Frequency Select
+#define CGU_IF_CLK_CLKOD2_POS 10
+//! Field CLKOD2 - Clock Output CLK_OUT2 Frequency Select
+#define CGU_IF_CLK_CLKOD2_MASK 0xC00u
+//! Constant V25_MHZ - 25 MHz
+#define CONST_CGU_IF_CLK_CLKOD2_V25_MHZ 0x0
+//! Constant RES1 - RES1
+#define CONST_CGU_IF_CLK_CLKOD2_RES1 0x1
+//! Constant RES2 - RES2
+#define CONST_CGU_IF_CLK_CLKOD2_RES2 0x2
+//! Constant RES3 - RES3
+#define CONST_CGU_IF_CLK_CLKOD2_RES3 0x3
+
+//! Field CLKOD1 - Clock Output CLK_OUT1 Frequency Select
+#define CGU_IF_CLK_CLKOD1_POS 12
+//! Field CLKOD1 - Clock Output CLK_OUT1 Frequency Select
+#define CGU_IF_CLK_CLKOD1_MASK 0x3000u
+//! Constant XTAL - XTAL
+#define CONST_CGU_IF_CLK_CLKOD1_XTAL 0x0
+//! Constant RES1 - RES1
+#define CONST_CGU_IF_CLK_CLKOD1_RES1 0x1
+//! Constant RES2 - RES2
+#define CONST_CGU_IF_CLK_CLKOD1_RES2 0x2
+//! Constant RES3 - RES3
+#define CONST_CGU_IF_CLK_CLKOD1_RES3 0x3
+
+//! Field CLKOD0 - Clock Output CLK_OUT0 Frequency Select
+#define CGU_IF_CLK_CLKOD0_POS 14
+//! Field CLKOD0 - Clock Output CLK_OUT0 Frequency Select
+#define CGU_IF_CLK_CLKOD0_MASK 0xC000u
+//! Constant RES0 - RES0
+#define CONST_CGU_IF_CLK_CLKOD0_RES0 0x0
+//! Constant RES1 - RES1
+#define CONST_CGU_IF_CLK_CLKOD0_RES1 0x1
+//! Constant V8192 - 8.192 MHz
+#define CONST_CGU_IF_CLK_CLKOD0_V8192 0x2
+//! Constant RES3 - RES3
+#define CONST_CGU_IF_CLK_CLKOD0_RES3 0x3
+
+//! @}
+
+//! \defgroup CGU_PCMCR Register CGU_PCMCR - CGU PCM Control Register
+//! @{
+
+//! Register Offset (relative)
+#define CGU_PCMCR 0xC8
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_PCMCR 0x162000C8u
+
+//! Register Reset Value
+#define CGU_PCMCR_RST 0x04000000u
+
+//! Field FSC_INT - FSC Interrupt Type
+#define CGU_PCMCR_FSC_INT_POS 1
+//! Field FSC_INT - FSC Interrupt Type
+#define CGU_PCMCR_FSC_INT_MASK 0x2u
+//! Constant SHORT - short
+#define CONST_CGU_PCMCR_FSC_INT_SHORT 0x0
+//! Constant STICKY - sticky
+#define CONST_CGU_PCMCR_FSC_INT_STICKY 0x1
+
+//! Field CTM_SEL - CT Mode
+#define CGU_PCMCR_CTM_SEL_POS 4
+//! Field CTM_SEL - CT Mode
+#define CGU_PCMCR_CTM_SEL_MASK 0x10u
+//! Constant M131 - only option for taking 131.072Mhz
+#define CONST_CGU_PCMCR_CTM_SEL_M131 0x0
+
+//! Field FSC_DUTY - FSC Duty Cycle Configuration
+#define CGU_PCMCR_FSC_DUTY_POS 5
+//! Field FSC_DUTY - FSC Duty Cycle Configuration
+#define CGU_PCMCR_FSC_DUTY_MASK 0x20u
+//! Constant V5050 - 50:50
+#define CONST_CGU_PCMCR_FSC_DUTY_V5050 0x0
+//! Constant DCL - DCL
+#define CONST_CGU_PCMCR_FSC_DUTY_DCL 0x1
+
+//! Field CT_MUX_SEL - Select input ref clk for clock tracking
+#define CGU_PCMCR_CT_MUX_SEL_POS 6
+//! Field CT_MUX_SEL - Select input ref clk for clock tracking
+#define CGU_PCMCR_CT_MUX_SEL_MASK 0xC0u
+//! Constant PCM - FSC from PCM interface
+#define CONST_CGU_PCMCR_CT_MUX_SEL_PCM 0x0
+//! Constant GPIO - option for taking NTR source from GPIO
+#define CONST_CGU_PCMCR_CT_MUX_SEL_GPIO 0x2
+
+//! Field CT_TEST_MUX - CT Test Mux
+#define CGU_PCMCR_CT_TEST_MUX_POS 8
+//! Field CT_TEST_MUX - CT Test Mux
+#define CGU_PCMCR_CT_TEST_MUX_MASK 0x100u
+//! Constant CT_REF - use CT_MUX_SEL to select source
+#define CONST_CGU_PCMCR_CT_TEST_MUX_CT_REF 0x0
+//! Constant DCL - use DCL clock
+#define CONST_CGU_PCMCR_CT_TEST_MUX_DCL 0x1
+
+//! Field DNTR - NTR Dividers
+#define CGU_PCMCR_DNTR_POS 11
+//! Field DNTR - NTR Dividers
+#define CGU_PCMCR_DNTR_MASK 0x1800u
+//! Constant D192 - 1.536Mhz divided by 192
+#define CONST_CGU_PCMCR_DNTR_D192 0x0
+//! Constant D96 - 0.768Mhz divided by 96
+#define CONST_CGU_PCMCR_DNTR_D96 0x1
+//! Constant D64 - 0.512Mhz divided by 64
+#define CONST_CGU_PCMCR_DNTR_D64 0x2
+//! Constant D1 - no division, 8Khz
+#define CONST_CGU_PCMCR_DNTR_D1 0x3
+
+//! Field PCM_SL - PCM Slave Mode
+#define CGU_PCMCR_PCM_SL_POS 13
+//! Field PCM_SL - PCM Slave Mode
+#define CGU_PCMCR_PCM_SL_MASK 0x2000u
+//! Constant MASTER - Master
+#define CONST_CGU_PCMCR_PCM_SL_MASTER 0x0
+//! Constant SLAVE - Slave
+#define CONST_CGU_PCMCR_PCM_SL_SLAVE 0x1
+
+//! Field MUXFSC - Multiplexing Select FSC
+#define CGU_PCMCR_MUXFSC_POS 18
+//! Field MUXFSC - Multiplexing Select FSC
+#define CGU_PCMCR_MUXFSC_MASK 0x40000u
+//! Constant MASTER - Master
+#define CONST_CGU_PCMCR_MUXFSC_MASTER 0x0
+//! Constant SLAVE - Slave
+#define CONST_CGU_PCMCR_MUXFSC_SLAVE 0x1
+
+//! Field MUXDCL - Multiplexing Select DCL
+#define CGU_PCMCR_MUXDCL_POS 22
+//! Field MUXDCL - Multiplexing Select DCL
+#define CGU_PCMCR_MUXDCL_MASK 0x400000u
+//! Constant MASTER - Master
+#define CONST_CGU_PCMCR_MUXDCL_MASTER 0x0
+//! Constant SLAVE - Slave
+#define CONST_CGU_PCMCR_MUXDCL_SLAVE 0x1
+
+//! Field DCL_SEL - Frequency selection of DCL
+#define CGU_PCMCR_DCL_SEL_POS 25
+//! Field DCL_SEL - Frequency selection of DCL
+#define CGU_PCMCR_DCL_SEL_MASK 0xE000000u
+//! Constant V8192_MHZ - 8.192 MHz
+#define CONST_CGU_PCMCR_DCL_SEL_V8192_MHZ 0x0
+//! Constant V4096_MHZ - 4.096 MHz
+#define CONST_CGU_PCMCR_DCL_SEL_V4096_MHZ 0x1
+//! Constant V2048_MHZ - 2.048 MHz
+#define CONST_CGU_PCMCR_DCL_SEL_V2048_MHZ 0x2
+//! Constant V1536_MHZ - 1.536 MHz
+#define CONST_CGU_PCMCR_DCL_SEL_V1536_MHZ 0x3
+//! Constant V1024_MHZ - 1.024 MHz
+#define CONST_CGU_PCMCR_DCL_SEL_V1024_MHZ 0x4
+//! Constant V0512_MHZ - 0.512 MHz
+#define CONST_CGU_PCMCR_DCL_SEL_V0512_MHZ 0x5
+//! Constant RES - res
+#define CONST_CGU_PCMCR_DCL_SEL_RES 0x6
+
+//! Field INT_SEL - Select FSC Edge for interrupt generation
+#define CGU_PCMCR_INT_SEL_POS 28
+//! Field INT_SEL - Select FSC Edge for interrupt generation
+#define CGU_PCMCR_INT_SEL_MASK 0x30000000u
+//! Constant NINT - no interrupt generation
+#define CONST_CGU_PCMCR_INT_SEL_NINT 0x0
+//! Constant R - FSC rising edge to generate
+#define CONST_CGU_PCMCR_INT_SEL_R 0x1
+//! Constant F - FSC falling edge to generate
+#define CONST_CGU_PCMCR_INT_SEL_F 0x2
+//! Constant RF - Both edge to generate
+#define CONST_CGU_PCMCR_INT_SEL_RF 0x3
+
+//! Field CT_EN - Clock Track Enable
+#define CGU_PCMCR_CT_EN_POS 31
+//! Field CT_EN - Clock Track Enable
+#define CGU_PCMCR_CT_EN_MASK 0x80000000u
+//! Constant DISABLE - Disable
+#define CONST_CGU_PCMCR_CT_EN_DISABLE 0x0
+//! Constant ENABLE - Enable
+#define CONST_CGU_PCMCR_CT_EN_ENABLE 0x1
+
+//! @}
+
+//! \defgroup CGU_CT_STAT Register CGU_CT_STAT - CGU Clock Tracking Status Register
+//! @{
+
+//! Register Offset (relative)
+#define CGU_CT_STAT 0xCC
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_CT_STAT 0x162000CCu
+
+//! Register Reset Value
+#define CGU_CT_STAT_RST 0x00000000u
+
+//! Field PDOUT - Signed Integer Value of phase discriminator output
+#define CGU_CT_STAT_PDOUT_POS 0
+//! Field PDOUT - Signed Integer Value of phase discriminator output
+#define CGU_CT_STAT_PDOUT_MASK 0x7FFFu
+
+//! @}
+
+//! \defgroup CGU_CT_KVAL Register CGU_CT_KVAL - CGU Clock Tracking K Value Register
+//! @{
+
+//! Register Offset (relative)
+#define CGU_CT_KVAL 0xD0
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_CT_KVAL 0x162000D0u
+
+//! Register Reset Value
+#define CGU_CT_KVAL_RST 0x00000000u
+
+//! Field PLL1K - Positive Integer Value of the output of the CT block
+#define CGU_CT_KVAL_PLL1K_POS 0
+//! Field PLL1K - Positive Integer Value of the output of the CT block
+#define CGU_CT_KVAL_PLL1K_MASK 0xFFFFFu
+
+//! @}
+
+//! \defgroup CGU_CLKGSR0 Register CGU_CLKGSR0 - CGU Clock Gating Status Register 0
+//! @{
+
+//! Register Offset (relative)
+#define CGU_CLKGSR0 0x114
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_CLKGSR0 0x16200114u
+
+//! Register Reset Value
+#define CGU_CLKGSR0_RST 0x000000CFu
+
+//! Field XBAR0 - XBAR0 clock status
+#define CGU_CLKGSR0_XBAR0_POS 0
+//! Field XBAR0 - XBAR0 clock status
+#define CGU_CLKGSR0_XBAR0_MASK 0x1u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGSR0_XBAR0_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGSR0_XBAR0_ENABLED 0x1
+
+//! Field XBAR1 - XBAR1 clock status
+#define CGU_CLKGSR0_XBAR1_POS 1
+//! Field XBAR1 - XBAR1 clock status
+#define CGU_CLKGSR0_XBAR1_MASK 0x2u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGSR0_XBAR1_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGSR0_XBAR1_ENABLED 0x1
+
+//! Field XBAR2 - XBAR2 clock status
+#define CGU_CLKGSR0_XBAR2_POS 2
+//! Field XBAR2 - XBAR2 clock status
+#define CGU_CLKGSR0_XBAR2_MASK 0x4u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGSR0_XBAR2_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGSR0_XBAR2_ENABLED 0x1
+
+//! Field XBAR3 - XBAR3 clock status
+#define CGU_CLKGSR0_XBAR3_POS 3
+//! Field XBAR3 - XBAR3 clock status
+#define CGU_CLKGSR0_XBAR3_MASK 0x8u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGSR0_XBAR3_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGSR0_XBAR3_ENABLED 0x1
+
+//! Field XBAR6 - XBAR6 clock status
+#define CGU_CLKGSR0_XBAR6_POS 6
+//! Field XBAR6 - XBAR6 clock status
+#define CGU_CLKGSR0_XBAR6_MASK 0x40u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGSR0_XBAR6_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGSR0_XBAR6_ENABLED 0x1
+
+//! Field XBAR7 - XBAR7 clock status
+#define CGU_CLKGSR0_XBAR7_POS 7
+//! Field XBAR7 - XBAR7 clock status
+#define CGU_CLKGSR0_XBAR7_MASK 0x80u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGSR0_XBAR7_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGSR0_XBAR7_ENABLED 0x1
+
+//! @}
+
+//! \defgroup CGU_CLKGCR0_A Register CGU_CLKGCR0_A - CGU Clock Gating Control Register 0_A
+//! @{
+
+//! Register Offset (relative)
+#define CGU_CLKGCR0_A 0x118
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_CLKGCR0_A 0x16200118u
+
+//! Register Reset Value
+#define CGU_CLKGCR0_A_RST 0x00000000u
+
+//! Field XBAR0 - XBAR0 clock Enable Request
+#define CGU_CLKGCR0_A_XBAR0_POS 0
+//! Field XBAR0 - XBAR0 clock Enable Request
+#define CGU_CLKGCR0_A_XBAR0_MASK 0x1u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGCR0_A_XBAR0_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGCR0_A_XBAR0_ENABLED 0x1
+
+//! Field XBAR1 - XBAR1 clock Enable Request
+#define CGU_CLKGCR0_A_XBAR1_POS 1
+//! Field XBAR1 - XBAR1 clock Enable Request
+#define CGU_CLKGCR0_A_XBAR1_MASK 0x2u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGCR0_A_XBAR1_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGCR0_A_XBAR1_ENABLED 0x1
+
+//! Field XBAR2 - XBAR2 clock Enable Request
+#define CGU_CLKGCR0_A_XBAR2_POS 2
+//! Field XBAR2 - XBAR2 clock Enable Request
+#define CGU_CLKGCR0_A_XBAR2_MASK 0x4u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGCR0_A_XBAR2_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGCR0_A_XBAR2_ENABLED 0x1
+
+//! Field XBAR3 - XBAR3 clock Enable Request
+#define CGU_CLKGCR0_A_XBAR3_POS 3
+//! Field XBAR3 - XBAR3 clock Enable Request
+#define CGU_CLKGCR0_A_XBAR3_MASK 0x8u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGCR0_A_XBAR3_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGCR0_A_XBAR3_ENABLED 0x1
+
+//! Field XBAR6 - XBAR6 clock Enable Request
+#define CGU_CLKGCR0_A_XBAR6_POS 6
+//! Field XBAR6 - XBAR6 clock Enable Request
+#define CGU_CLKGCR0_A_XBAR6_MASK 0x40u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGCR0_A_XBAR6_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGCR0_A_XBAR6_ENABLED 0x1
+
+//! Field XBAR7 - XBAR7 clock Enable Request
+#define CGU_CLKGCR0_A_XBAR7_POS 7
+//! Field XBAR7 - XBAR7 clock Enable Request
+#define CGU_CLKGCR0_A_XBAR7_MASK 0x80u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGCR0_A_XBAR7_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGCR0_A_XBAR7_ENABLED 0x1
+
+//! @}
+
+//! \defgroup CGU_CLKGCR0_B Register CGU_CLKGCR0_B - CGU Clock Gating Control Register 0_B
+//! @{
+
+//! Register Offset (relative)
+#define CGU_CLKGCR0_B 0x11C
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_CLKGCR0_B 0x1620011Cu
+
+//! Register Reset Value
+#define CGU_CLKGCR0_B_RST 0x00000000u
+
+//! Field XBAR0 - XBAR0 clock Disable Request
+#define CGU_CLKGCR0_B_XBAR0_POS 0
+//! Field XBAR0 - XBAR0 clock Disable Request
+#define CGU_CLKGCR0_B_XBAR0_MASK 0x1u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGCR0_B_XBAR0_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGCR0_B_XBAR0_ENABLED 0x1
+
+//! Field XBAR1 - XBAR1 clock Disable Request
+#define CGU_CLKGCR0_B_XBAR1_POS 1
+//! Field XBAR1 - XBAR1 clock Disable Request
+#define CGU_CLKGCR0_B_XBAR1_MASK 0x2u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGCR0_B_XBAR1_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGCR0_B_XBAR1_ENABLED 0x1
+
+//! Field XBAR2 - XBAR2 clock Disable Request
+#define CGU_CLKGCR0_B_XBAR2_POS 2
+//! Field XBAR2 - XBAR2 clock Disable Request
+#define CGU_CLKGCR0_B_XBAR2_MASK 0x4u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGCR0_B_XBAR2_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGCR0_B_XBAR2_ENABLED 0x1
+
+//! Field XBAR3 - XBAR3 clock Disable Request
+#define CGU_CLKGCR0_B_XBAR3_POS 3
+//! Field XBAR3 - XBAR3 clock Disable Request
+#define CGU_CLKGCR0_B_XBAR3_MASK 0x8u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGCR0_B_XBAR3_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGCR0_B_XBAR3_ENABLED 0x1
+
+//! Field XBAR6 - XBAR6 clock Disable Request
+#define CGU_CLKGCR0_B_XBAR6_POS 6
+//! Field XBAR6 - XBAR6 clock Disable Request
+#define CGU_CLKGCR0_B_XBAR6_MASK 0x40u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGCR0_B_XBAR6_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGCR0_B_XBAR6_ENABLED 0x1
+
+//! Field XBAR7 - XBAR7 clock Disable Request
+#define CGU_CLKGCR0_B_XBAR7_POS 7
+//! Field XBAR7 - XBAR7 clock Disable Request
+#define CGU_CLKGCR0_B_XBAR7_MASK 0x80u
+//! Constant GATED - gated
+#define CONST_CGU_CLKGCR0_B_XBAR7_GATED 0x0
+//! Constant ENABLED - enabled
+#define CONST_CGU_CLKGCR0_B_XBAR7_ENABLED 0x1
+
+//! @}
+
+//! \defgroup GGU_CLKGSR1 Register GGU_CLKGSR1 - CGU Clock Gating Status Register 1
+//! @{
+
+//! Register Offset (relative)
+#define GGU_CLKGSR1 0x120
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_GGU_CLKGSR1 0x16200120u
+
+//! Register Reset Value
+#define GGU_CLKGSR1_RST 0x1EF27FE4u
+
+//! Field V_CODEC - Voice Codec Clock Status
+#define GGU_CLKGSR1_V_CODEC_POS 2
+//! Field V_CODEC - Voice Codec Clock Status
+#define GGU_CLKGSR1_V_CODEC_MASK 0x4u
+//! Constant V_0 - OFF
+#define CONST_GGU_CLKGSR1_V_CODEC_V_0 0x0
+//! Constant V_1 - ON
+#define CONST_GGU_CLKGSR1_V_CODEC_V_1 0x1
+
+//! Field DMA0 - DMA0 Clock Status
+#define GGU_CLKGSR1_DMA0_POS 5
+//! Field DMA0 - DMA0 Clock Status
+#define GGU_CLKGSR1_DMA0_MASK 0x20u
+//! Constant DMA0_0 - OFF
+#define CONST_GGU_CLKGSR1_DMA0_DMA0_0 0x0
+//! Constant DMA0_1 - ON
+#define CONST_GGU_CLKGSR1_DMA0_DMA0_1 0x1
+
+//! Field USB0 - USB0 Controller and PHY Clock Status
+#define GGU_CLKGSR1_USB0_POS 6
+//! Field USB0 - USB0 Controller and PHY Clock Status
+#define GGU_CLKGSR1_USB0_MASK 0x40u
+//! Constant USB0_0 - OFF
+#define CONST_GGU_CLKGSR1_USB0_USB0_0 0x0
+//! Constant USB0_1 - ON
+#define CONST_GGU_CLKGSR1_USB0_USB0_1 0x1
+
+//! Field SPI1 - SPI1 Clock Status
+#define GGU_CLKGSR1_SPI1_POS 7
+//! Field SPI1 - SPI1 Clock Status
+#define GGU_CLKGSR1_SPI1_MASK 0x80u
+//! Constant SPI1_0 - OFF
+#define CONST_GGU_CLKGSR1_SPI1_SPI1_0 0x0
+//! Constant SPI1_1 - ON
+#define CONST_GGU_CLKGSR1_SPI1_SPI1_1 0x1
+
+//! Field SPI0 - SPI0 Clock Status
+#define GGU_CLKGSR1_SPI0_POS 8
+//! Field SPI0 - SPI0 Clock Status
+#define GGU_CLKGSR1_SPI0_MASK 0x100u
+//! Constant SPI0_0 - OFF
+#define CONST_GGU_CLKGSR1_SPI0_SPI0_0 0x0
+//! Constant SPI0_1 - ON
+#define CONST_GGU_CLKGSR1_SPI0_SPI0_1 0x1
+
+//! Field CBM - CBM Clock Status
+#define GGU_CLKGSR1_CBM_POS 9
+//! Field CBM - CBM Clock Status
+#define GGU_CLKGSR1_CBM_MASK 0x200u
+//! Constant V0 - OFF
+#define CONST_GGU_CLKGSR1_CBM_V0 0x0
+//! Constant V1 - ON
+#define CONST_GGU_CLKGSR1_CBM_V1 0x1
+
+//! Field EBU_NAND - EBU and NAND Controller Clock Status
+#define GGU_CLKGSR1_EBU_NAND_POS 10
+//! Field EBU_NAND - EBU and NAND Controller Clock Status
+#define GGU_CLKGSR1_EBU_NAND_MASK 0x400u
+//! Constant EBU_0 - OFF
+#define CONST_GGU_CLKGSR1_EBU_NAND_EBU_0 0x0
+//! Constant EBU_1 - ON
+#define CONST_GGU_CLKGSR1_EBU_NAND_EBU_1 0x1
+
+//! Field SSO - Serial Shift Output Controller Clock Status
+#define GGU_CLKGSR1_SSO_POS 11
+//! Field SSO - Serial Shift Output Controller Clock Status
+#define GGU_CLKGSR1_SSO_MASK 0x800u
+//! Constant SSO_0 - OFF
+#define CONST_GGU_CLKGSR1_SSO_SSO_0 0x0
+//! Constant SSO_1 - ON
+#define CONST_GGU_CLKGSR1_SSO_SSO_1 0x1
+
+//! Field GPTC0 - GPTC 0 Clock Status
+#define GGU_CLKGSR1_GPTC0_POS 12
+//! Field GPTC0 - GPTC 0 Clock Status
+#define GGU_CLKGSR1_GPTC0_MASK 0x1000u
+//! Constant GPTC0_0 - OFF
+#define CONST_GGU_CLKGSR1_GPTC0_GPTC0_0 0x0
+//! Constant GPTC0_1 - ON
+#define CONST_GGU_CLKGSR1_GPTC0_GPTC0_1 0x1
+
+//! Field GPTC1 - GPTC 1 Clock Status
+#define GGU_CLKGSR1_GPTC1_POS 13
+//! Field GPTC1 - GPTC 1 Clock Status
+#define GGU_CLKGSR1_GPTC1_MASK 0x2000u
+//! Constant GPTC1_0 - OFF
+#define CONST_GGU_CLKGSR1_GPTC1_GPTC1_0 0x0
+//! Constant GPTC1_1 - ON
+#define CONST_GGU_CLKGSR1_GPTC1_GPTC1_1 0x1
+
+//! Field GPTC2 - GPTC 2 Clock Status
+#define GGU_CLKGSR1_GPTC2_POS 14
+//! Field GPTC2 - GPTC 2 Clock Status
+#define GGU_CLKGSR1_GPTC2_MASK 0x4000u
+//! Constant GPTC2_0 - OFF
+#define CONST_GGU_CLKGSR1_GPTC2_GPTC2_0 0x0
+//! Constant GPTC2_1 - ON
+#define CONST_GGU_CLKGSR1_GPTC2_GPTC2_1 0x1
+
+//! Field UART - UART 0 Clock Status
+#define GGU_CLKGSR1_UART_POS 17
+//! Field UART - UART 0 Clock Status
+#define GGU_CLKGSR1_UART_MASK 0x20000u
+//! Constant UART_0 - OFF
+#define CONST_GGU_CLKGSR1_UART_UART_0 0x0
+//! Constant UART_1 - ON
+#define CONST_GGU_CLKGSR1_UART_UART_1 0x1
+
+//! Field CRYPTO - Crypto Engine Clock Status
+#define GGU_CLKGSR1_CRYPTO_POS 20
+//! Field CRYPTO - Crypto Engine Clock Status
+#define GGU_CLKGSR1_CRYPTO_MASK 0x100000u
+//! Constant CRYP_0 - OFF
+#define CONST_GGU_CLKGSR1_CRYPTO_CRYP_0 0x0
+//! Constant CRYP_1 - ON
+#define CONST_GGU_CLKGSR1_CRYPTO_CRYP_1 0x1
+
+//! Field SECPT - Secure Platform Engine Clock Status
+#define GGU_CLKGSR1_SECPT_POS 21
+//! Field SECPT - Secure Platform Engine Clock Status
+#define GGU_CLKGSR1_SECPT_MASK 0x200000u
+//! Constant SRYP_0 - OFF
+#define CONST_GGU_CLKGSR1_SECPT_SRYP_0 0x0
+//! Constant SRYP_1 - ON
+#define CONST_GGU_CLKGSR1_SECPT_SRYP_1 0x1
+
+//! Field TOE - TCP Offload Engine Clock Status
+#define GGU_CLKGSR1_TOE_POS 22
+//! Field TOE - TCP Offload Engine Clock Status
+#define GGU_CLKGSR1_TOE_MASK 0x400000u
+//! Constant V0 - OFF
+#define CONST_GGU_CLKGSR1_TOE_V0 0x0
+//! Constant V1 - ON
+#define CONST_GGU_CLKGSR1_TOE_V1 0x1
+
+//! Field MPE - MPE Clock Status
+#define GGU_CLKGSR1_MPE_POS 23
+//! Field MPE - MPE Clock Status
+#define GGU_CLKGSR1_MPE_MASK 0x800000u
+//! Constant V0 - OFF
+#define CONST_GGU_CLKGSR1_MPE_V0 0x0
+//! Constant V1 - ON
+#define CONST_GGU_CLKGSR1_MPE_V1 0x1
+
+//! Field TDM - TDM Module Clock Status
+#define GGU_CLKGSR1_TDM_POS 25
+//! Field TDM - TDM Module Clock Status
+#define GGU_CLKGSR1_TDM_MASK 0x2000000u
+//! Constant TDM_0 - OFF
+#define CONST_GGU_CLKGSR1_TDM_TDM_0 0x0
+//! Constant TDM_1 - ON
+#define CONST_GGU_CLKGSR1_TDM_TDM_1 0x1
+
+//! Field PAE - Packet Acceleration Engine Clock Status
+#define GGU_CLKGSR1_PAE_POS 26
+//! Field PAE - Packet Acceleration Engine Clock Status
+#define GGU_CLKGSR1_PAE_MASK 0x4000000u
+//! Constant PAE_0 - OFF
+#define CONST_GGU_CLKGSR1_PAE_PAE_0 0x0
+//! Constant PAE_1 - ON
+#define CONST_GGU_CLKGSR1_PAE_PAE_1 0x1
+
+//! Field USB1 - USB1 Controller and PHY Clock Status
+#define GGU_CLKGSR1_USB1_POS 27
+//! Field USB1 - USB1 Controller and PHY Clock Status
+#define GGU_CLKGSR1_USB1_MASK 0x8000000u
+//! Constant USB1_0 - OFF
+#define CONST_GGU_CLKGSR1_USB1_USB1_0 0x0
+//! Constant USB1_1 - ON
+#define CONST_GGU_CLKGSR1_USB1_USB1_1 0x1
+
+//! Field LAN_SWITCH - LAN Switch Clock Status
+#define GGU_CLKGSR1_LAN_SWITCH_POS 28
+//! Field LAN_SWITCH - LAN Switch Clock Status
+#define GGU_CLKGSR1_LAN_SWITCH_MASK 0x10000000u
+//! Constant SWITCH_0 - OFF
+#define CONST_GGU_CLKGSR1_LAN_SWITCH_SWITCH_0 0x0
+//! Constant SWITCH_1 - ON
+#define CONST_GGU_CLKGSR1_LAN_SWITCH_SWITCH_1 0x1
+
+//! @}
+
+//! \defgroup CGU_CLKGCR1_A Register CGU_CLKGCR1_A - CGU Clock Gating Control Register 1_A
+//! @{
+
+//! Register Offset (relative)
+#define CGU_CLKGCR1_A 0x124
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_CLKGCR1_A 0x16200124u
+
+//! Register Reset Value
+#define CGU_CLKGCR1_A_RST 0x00000000u
+
+//! Field V_CODEC - Voice Codec Clock Enable Request
+#define CGU_CLKGCR1_A_V_CODEC_POS 2
+//! Field V_CODEC - Voice Codec Clock Enable Request
+#define CGU_CLKGCR1_A_V_CODEC_MASK 0x4u
+//! Constant V_0 - no action
+#define CONST_CGU_CLKGCR1_A_V_CODEC_V_0 0x0
+//! Constant V_1 - Enable
+#define CONST_CGU_CLKGCR1_A_V_CODEC_V_1 0x1
+
+//! Field DMA0 - DMA0 Clock Enable Request
+#define CGU_CLKGCR1_A_DMA0_POS 5
+//! Field DMA0 - DMA0 Clock Enable Request
+#define CGU_CLKGCR1_A_DMA0_MASK 0x20u
+//! Constant DMA_0 - no action
+#define CONST_CGU_CLKGCR1_A_DMA0_DMA_0 0x0
+//! Constant DMA_1 - Enable
+#define CONST_CGU_CLKGCR1_A_DMA0_DMA_1 0x1
+
+//! Field USB0 - USB0 Controller and PHY Clock Enable Request
+#define CGU_CLKGCR1_A_USB0_POS 6
+//! Field USB0 - USB0 Controller and PHY Clock Enable Request
+#define CGU_CLKGCR1_A_USB0_MASK 0x40u
+//! Constant USB0_0 - no action
+#define CONST_CGU_CLKGCR1_A_USB0_USB0_0 0x0
+//! Constant USB0_1 - Enable
+#define CONST_CGU_CLKGCR1_A_USB0_USB0_1 0x1
+
+//! Field SPI1 - SPI1 Clock Enable Request
+#define CGU_CLKGCR1_A_SPI1_POS 7
+//! Field SPI1 - SPI1 Clock Enable Request
+#define CGU_CLKGCR1_A_SPI1_MASK 0x80u
+//! Constant V0 - no action
+#define CONST_CGU_CLKGCR1_A_SPI1_V0 0x0
+//! Constant V1 - Enable
+#define CONST_CGU_CLKGCR1_A_SPI1_V1 0x1
+
+//! Field SPI0 - SPI0 Clock Enable Request
+#define CGU_CLKGCR1_A_SPI0_POS 8
+//! Field SPI0 - SPI0 Clock Enable Request
+#define CGU_CLKGCR1_A_SPI0_MASK 0x100u
+//! Constant SPI0_0 - no action
+#define CONST_CGU_CLKGCR1_A_SPI0_SPI0_0 0x0
+//! Constant SPI0_1 - Enable
+#define CONST_CGU_CLKGCR1_A_SPI0_SPI0_1 0x1
+
+//! Field CBM - CBM Clock Enable Request
+#define CGU_CLKGCR1_A_CBM_POS 9
+//! Field CBM - CBM Clock Enable Request
+#define CGU_CLKGCR1_A_CBM_MASK 0x200u
+//! Constant V0 - no action
+#define CONST_CGU_CLKGCR1_A_CBM_V0 0x0
+//! Constant V1 - Enable
+#define CONST_CGU_CLKGCR1_A_CBM_V1 0x1
+
+//! Field EBU - EBU Clock Enable Request
+#define CGU_CLKGCR1_A_EBU_POS 10
+//! Field EBU - EBU Clock Enable Request
+#define CGU_CLKGCR1_A_EBU_MASK 0x400u
+//! Constant EBU_0 - no action
+#define CONST_CGU_CLKGCR1_A_EBU_EBU_0 0x0
+//! Constant EBU_1 - Enable
+#define CONST_CGU_CLKGCR1_A_EBU_EBU_1 0x1
+
+//! Field SSO - Serial Shift Output Controller Clock Enable Request
+#define CGU_CLKGCR1_A_SSO_POS 11
+//! Field SSO - Serial Shift Output Controller Clock Enable Request
+#define CGU_CLKGCR1_A_SSO_MASK 0x800u
+//! Constant SSO_0 - no action
+#define CONST_CGU_CLKGCR1_A_SSO_SSO_0 0x0
+//! Constant SSO_1 - Enable
+#define CONST_CGU_CLKGCR1_A_SSO_SSO_1 0x1
+
+//! Field GPTC0 - GPTC 0 Clock Enable Request
+#define CGU_CLKGCR1_A_GPTC0_POS 12
+//! Field GPTC0 - GPTC 0 Clock Enable Request
+#define CGU_CLKGCR1_A_GPTC0_MASK 0x1000u
+//! Constant GPTC0_0 - no action
+#define CONST_CGU_CLKGCR1_A_GPTC0_GPTC0_0 0x0
+//! Constant GPTC0_1 - Enable
+#define CONST_CGU_CLKGCR1_A_GPTC0_GPTC0_1 0x1
+
+//! Field GPTC1 - GPTC 1 Clock Enable Request
+#define CGU_CLKGCR1_A_GPTC1_POS 13
+//! Field GPTC1 - GPTC 1 Clock Enable Request
+#define CGU_CLKGCR1_A_GPTC1_MASK 0x2000u
+//! Constant GPTC1_0 - no action
+#define CONST_CGU_CLKGCR1_A_GPTC1_GPTC1_0 0x0
+//! Constant GPTC1_1 - Enable
+#define CONST_CGU_CLKGCR1_A_GPTC1_GPTC1_1 0x1
+
+//! Field GPTC2 - GPTC 2 Clock Enable Request
+#define CGU_CLKGCR1_A_GPTC2_POS 14
+//! Field GPTC2 - GPTC 2 Clock Enable Request
+#define CGU_CLKGCR1_A_GPTC2_MASK 0x4000u
+//! Constant GPTC2_0 - no action
+#define CONST_CGU_CLKGCR1_A_GPTC2_GPTC2_0 0x0
+//! Constant GPTC2_1 - Enable
+#define CONST_CGU_CLKGCR1_A_GPTC2_GPTC2_1 0x1
+
+//! Field UART - UART Clock Enable Request
+#define CGU_CLKGCR1_A_UART_POS 17
+//! Field UART - UART Clock Enable Request
+#define CGU_CLKGCR1_A_UART_MASK 0x20000u
+//! Constant UART_0 - no action
+#define CONST_CGU_CLKGCR1_A_UART_UART_0 0x0
+//! Constant UART_1 - Enable
+#define CONST_CGU_CLKGCR1_A_UART_UART_1 0x1
+
+//! Field CRYPTO - Crypto Engine Clock Enable Request
+#define CGU_CLKGCR1_A_CRYPTO_POS 20
+//! Field CRYPTO - Crypto Engine Clock Enable Request
+#define CGU_CLKGCR1_A_CRYPTO_MASK 0x100000u
+//! Constant CRYP_0 - no action
+#define CONST_CGU_CLKGCR1_A_CRYPTO_CRYP_0 0x0
+//! Constant CRYP_1 - Enable
+#define CONST_CGU_CLKGCR1_A_CRYPTO_CRYP_1 0x1
+
+//! Field SECPT - Secure Platform Engine Clock Enable Request
+#define CGU_CLKGCR1_A_SECPT_POS 21
+//! Field SECPT - Secure Platform Engine Clock Enable Request
+#define CGU_CLKGCR1_A_SECPT_MASK 0x200000u
+//! Constant SRYP_0 - no action
+#define CONST_CGU_CLKGCR1_A_SECPT_SRYP_0 0x0
+//! Constant SRYP_1 - Enable
+#define CONST_CGU_CLKGCR1_A_SECPT_SRYP_1 0x1
+
+//! Field TOE - TOE Clock Enable Request
+#define CGU_CLKGCR1_A_TOE_POS 22
+//! Field TOE - TOE Clock Enable Request
+#define CGU_CLKGCR1_A_TOE_MASK 0x400000u
+//! Constant V0 - no action
+#define CONST_CGU_CLKGCR1_A_TOE_V0 0x0
+//! Constant V1 - Enable
+#define CONST_CGU_CLKGCR1_A_TOE_V1 0x1
+
+//! Field MPE - MPE Clock Enable Request
+#define CGU_CLKGCR1_A_MPE_POS 23
+//! Field MPE - MPE Clock Enable Request
+#define CGU_CLKGCR1_A_MPE_MASK 0x800000u
+//! Constant V0 - no action
+#define CONST_CGU_CLKGCR1_A_MPE_V0 0x0
+//! Constant V1 - Enable
+#define CONST_CGU_CLKGCR1_A_MPE_V1 0x1
+
+//! Field TDM - TDM Module Clock Enable Request
+#define CGU_CLKGCR1_A_TDM_POS 25
+//! Field TDM - TDM Module Clock Enable Request
+#define CGU_CLKGCR1_A_TDM_MASK 0x2000000u
+//! Constant TDM_0 - no action
+#define CONST_CGU_CLKGCR1_A_TDM_TDM_0 0x0
+//! Constant TDM_1 - Enable
+#define CONST_CGU_CLKGCR1_A_TDM_TDM_1 0x1
+
+//! Field PAE - Packet Acceleration Engine Clock Enable Request
+#define CGU_CLKGCR1_A_PAE_POS 26
+//! Field PAE - Packet Acceleration Engine Clock Enable Request
+#define CGU_CLKGCR1_A_PAE_MASK 0x4000000u
+//! Constant PAE_0 - no action
+#define CONST_CGU_CLKGCR1_A_PAE_PAE_0 0x0
+//! Constant PAE_1 - Enable
+#define CONST_CGU_CLKGCR1_A_PAE_PAE_1 0x1
+
+//! Field USB1 - USB1 Controller and PHY Clock Enable Request
+#define CGU_CLKGCR1_A_USB1_POS 27
+//! Field USB1 - USB1 Controller and PHY Clock Enable Request
+#define CGU_CLKGCR1_A_USB1_MASK 0x8000000u
+//! Constant USB1_0 - no action
+#define CONST_CGU_CLKGCR1_A_USB1_USB1_0 0x0
+//! Constant USB1_1 - Enable
+#define CONST_CGU_CLKGCR1_A_USB1_USB1_1 0x1
+
+//! Field LAN_SWITCH - LAN Switch Clock Enable Request
+#define CGU_CLKGCR1_A_LAN_SWITCH_POS 28
+//! Field LAN_SWITCH - LAN Switch Clock Enable Request
+#define CGU_CLKGCR1_A_LAN_SWITCH_MASK 0x10000000u
+//! Constant SWITCH_0 - no action
+#define CONST_CGU_CLKGCR1_A_LAN_SWITCH_SWITCH_0 0x0
+//! Constant SWITCH_1 - Enable
+#define CONST_CGU_CLKGCR1_A_LAN_SWITCH_SWITCH_1 0x1
+
+//! @}
+
+//! \defgroup CGU_CLKGCR1_B Register CGU_CLKGCR1_B - CGU Clock Gating Control Register 1_B
+//! @{
+
+//! Register Offset (relative)
+#define CGU_CLKGCR1_B 0x128
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_CLKGCR1_B 0x16200128u
+
+//! Register Reset Value
+#define CGU_CLKGCR1_B_RST 0x00000000u
+
+//! Field V_CODEC - Voice Codec Clock Disable Request
+#define CGU_CLKGCR1_B_V_CODEC_POS 2
+//! Field V_CODEC - Voice Codec Clock Disable Request
+#define CGU_CLKGCR1_B_V_CODEC_MASK 0x4u
+//! Constant V_0 - no action
+#define CONST_CGU_CLKGCR1_B_V_CODEC_V_0 0x0
+//! Constant V_1 - Disable
+#define CONST_CGU_CLKGCR1_B_V_CODEC_V_1 0x1
+
+//! Field DMA0 - DMA0 Clock Disable Request
+#define CGU_CLKGCR1_B_DMA0_POS 5
+//! Field DMA0 - DMA0 Clock Disable Request
+#define CGU_CLKGCR1_B_DMA0_MASK 0x20u
+//! Constant DMA_0 - no action
+#define CONST_CGU_CLKGCR1_B_DMA0_DMA_0 0x0
+//! Constant DMA_1 - Disable
+#define CONST_CGU_CLKGCR1_B_DMA0_DMA_1 0x1
+
+//! Field USB0 - USB0 Controller and PHY Clock Disable Request
+#define CGU_CLKGCR1_B_USB0_POS 6
+//! Field USB0 - USB0 Controller and PHY Clock Disable Request
+#define CGU_CLKGCR1_B_USB0_MASK 0x40u
+//! Constant USB0_0 - no action
+#define CONST_CGU_CLKGCR1_B_USB0_USB0_0 0x0
+//! Constant USB0_1 - Disable
+#define CONST_CGU_CLKGCR1_B_USB0_USB0_1 0x1
+
+//! Field SPI1 - SPI1 Clock Disable Request
+#define CGU_CLKGCR1_B_SPI1_POS 7
+//! Field SPI1 - SPI1 Clock Disable Request
+#define CGU_CLKGCR1_B_SPI1_MASK 0x80u
+//! Constant SPI1_0 - no action
+#define CONST_CGU_CLKGCR1_B_SPI1_SPI1_0 0x0
+//! Constant SPI1_1 - Disable
+#define CONST_CGU_CLKGCR1_B_SPI1_SPI1_1 0x1
+
+//! Field SPI0 - SPI0 Clock Disable Request
+#define CGU_CLKGCR1_B_SPI0_POS 8
+//! Field SPI0 - SPI0 Clock Disable Request
+#define CGU_CLKGCR1_B_SPI0_MASK 0x100u
+//! Constant SPI0_0 - no action
+#define CONST_CGU_CLKGCR1_B_SPI0_SPI0_0 0x0
+//! Constant SPI0_1 - Disable
+#define CONST_CGU_CLKGCR1_B_SPI0_SPI0_1 0x1
+
+//! Field CBM - CBM Clock Disable Request
+#define CGU_CLKGCR1_B_CBM_POS 9
+//! Field CBM - CBM Clock Disable Request
+#define CGU_CLKGCR1_B_CBM_MASK 0x200u
+//! Constant V0 - no action
+#define CONST_CGU_CLKGCR1_B_CBM_V0 0x0
+//! Constant V1 - Disable
+#define CONST_CGU_CLKGCR1_B_CBM_V1 0x1
+
+//! Field EBU - EBU Clock Disable Request
+#define CGU_CLKGCR1_B_EBU_POS 10
+//! Field EBU - EBU Clock Disable Request
+#define CGU_CLKGCR1_B_EBU_MASK 0x400u
+//! Constant EBU_0 - no action
+#define CONST_CGU_CLKGCR1_B_EBU_EBU_0 0x0
+//! Constant EBU_1 - Enable
+#define CONST_CGU_CLKGCR1_B_EBU_EBU_1 0x1
+
+//! Field SSO - Serial Shift Output Controller Clock Disable Request
+#define CGU_CLKGCR1_B_SSO_POS 11
+//! Field SSO - Serial Shift Output Controller Clock Disable Request
+#define CGU_CLKGCR1_B_SSO_MASK 0x800u
+//! Constant LEDC_0 - no action
+#define CONST_CGU_CLKGCR1_B_SSO_LEDC_0 0x0
+//! Constant LEDC_1 - Disable
+#define CONST_CGU_CLKGCR1_B_SSO_LEDC_1 0x1
+
+//! Field GPTC0 - GPTC 0 Clock Disable Request
+#define CGU_CLKGCR1_B_GPTC0_POS 12
+//! Field GPTC0 - GPTC 0 Clock Disable Request
+#define CGU_CLKGCR1_B_GPTC0_MASK 0x1000u
+//! Constant GPTC0_0 - no action
+#define CONST_CGU_CLKGCR1_B_GPTC0_GPTC0_0 0x0
+//! Constant GPTC0_1 - Disable
+#define CONST_CGU_CLKGCR1_B_GPTC0_GPTC0_1 0x1
+
+//! Field GPTC1 - GPTC 1 Clock Disable Request
+#define CGU_CLKGCR1_B_GPTC1_POS 13
+//! Field GPTC1 - GPTC 1 Clock Disable Request
+#define CGU_CLKGCR1_B_GPTC1_MASK 0x2000u
+//! Constant GPTC1_0 - no action
+#define CONST_CGU_CLKGCR1_B_GPTC1_GPTC1_0 0x0
+//! Constant GPTC1_1 - Disable
+#define CONST_CGU_CLKGCR1_B_GPTC1_GPTC1_1 0x1
+
+//! Field GPTC2 - GPTC 2 Clock Disable Request
+#define CGU_CLKGCR1_B_GPTC2_POS 14
+//! Field GPTC2 - GPTC 2 Clock Disable Request
+#define CGU_CLKGCR1_B_GPTC2_MASK 0x4000u
+//! Constant GPTC2_0 - no action
+#define CONST_CGU_CLKGCR1_B_GPTC2_GPTC2_0 0x0
+//! Constant GPTC2_1 - Disable
+#define CONST_CGU_CLKGCR1_B_GPTC2_GPTC2_1 0x1
+
+//! Field UART - UART Clock Disable Request
+#define CGU_CLKGCR1_B_UART_POS 17
+//! Field UART - UART Clock Disable Request
+#define CGU_CLKGCR1_B_UART_MASK 0x20000u
+//! Constant UART_0 - no action
+#define CONST_CGU_CLKGCR1_B_UART_UART_0 0x0
+//! Constant UART_1 - Disable
+#define CONST_CGU_CLKGCR1_B_UART_UART_1 0x1
+
+//! Field CRYPTO - Crypto Engine Clock Disable Request
+#define CGU_CLKGCR1_B_CRYPTO_POS 20
+//! Field CRYPTO - Crypto Engine Clock Disable Request
+#define CGU_CLKGCR1_B_CRYPTO_MASK 0x100000u
+//! Constant CRYP_0 - no action
+#define CONST_CGU_CLKGCR1_B_CRYPTO_CRYP_0 0x0
+//! Constant CRYP_1 - Disable
+#define CONST_CGU_CLKGCR1_B_CRYPTO_CRYP_1 0x1
+
+//! Field SECPT - Secure Platform Engine Clock Disable Request
+#define CGU_CLKGCR1_B_SECPT_POS 21
+//! Field SECPT - Secure Platform Engine Clock Disable Request
+#define CGU_CLKGCR1_B_SECPT_MASK 0x200000u
+//! Constant SRYP_0 - no action
+#define CONST_CGU_CLKGCR1_B_SECPT_SRYP_0 0x0
+//! Constant SRYP_1 - Disable
+#define CONST_CGU_CLKGCR1_B_SECPT_SRYP_1 0x1
+
+//! Field TOE - TOE Clock Disable Request
+#define CGU_CLKGCR1_B_TOE_POS 22
+//! Field TOE - TOE Clock Disable Request
+#define CGU_CLKGCR1_B_TOE_MASK 0x400000u
+//! Constant V0 - no action
+#define CONST_CGU_CLKGCR1_B_TOE_V0 0x0
+//! Constant V1 - Disable
+#define CONST_CGU_CLKGCR1_B_TOE_V1 0x1
+
+//! Field MPE - MPE Clock Disable Request
+#define CGU_CLKGCR1_B_MPE_POS 23
+//! Field MPE - MPE Clock Disable Request
+#define CGU_CLKGCR1_B_MPE_MASK 0x800000u
+//! Constant V0 - no action
+#define CONST_CGU_CLKGCR1_B_MPE_V0 0x0
+//! Constant V1 - Disable
+#define CONST_CGU_CLKGCR1_B_MPE_V1 0x1
+
+//! Field TDM - TDM Module Clock Disable Request
+#define CGU_CLKGCR1_B_TDM_POS 25
+//! Field TDM - TDM Module Clock Disable Request
+#define CGU_CLKGCR1_B_TDM_MASK 0x2000000u
+//! Constant TDM_0 - no action
+#define CONST_CGU_CLKGCR1_B_TDM_TDM_0 0x0
+//! Constant TDM_1 - Disable
+#define CONST_CGU_CLKGCR1_B_TDM_TDM_1 0x1
+
+//! Field PAE - PAE Module Clock Disable Request
+#define CGU_CLKGCR1_B_PAE_POS 26
+//! Field PAE - PAE Module Clock Disable Request
+#define CGU_CLKGCR1_B_PAE_MASK 0x4000000u
+//! Constant PAE_0 - no action
+#define CONST_CGU_CLKGCR1_B_PAE_PAE_0 0x0
+//! Constant PAE_1 - Disable
+#define CONST_CGU_CLKGCR1_B_PAE_PAE_1 0x1
+
+//! Field USB1_CTR - USB1 Controller Clock Disable Request
+#define CGU_CLKGCR1_B_USB1_CTR_POS 27
+//! Field USB1_CTR - USB1 Controller Clock Disable Request
+#define CGU_CLKGCR1_B_USB1_CTR_MASK 0x8000000u
+//! Constant USB1CTR_0 - no action
+#define CONST_CGU_CLKGCR1_B_USB1_CTR_USB1CTR_0 0x0
+//! Constant USB1CTR_1 - Disable
+#define CONST_CGU_CLKGCR1_B_USB1_CTR_USB1CTR_1 0x1
+
+//! Field LAN_SWITCH - LAN Switch Clock Disable Request
+#define CGU_CLKGCR1_B_LAN_SWITCH_POS 28
+//! Field LAN_SWITCH - LAN Switch Clock Disable Request
+#define CGU_CLKGCR1_B_LAN_SWITCH_MASK 0x10000000u
+//! Constant SWITCH_0 - no action
+#define CONST_CGU_CLKGCR1_B_LAN_SWITCH_SWITCH_0 0x0
+//! Constant SWITCH_1 - Disable
+#define CONST_CGU_CLKGCR1_B_LAN_SWITCH_SWITCH_1 0x1
+
+//! @}
+
+//! \defgroup CGU_CLKGSR2 Register CGU_CLKGSR2 - CGU Clock Gating Status Register 2
+//! @{
+
+//! Register Offset (relative)
+#define CGU_CLKGSR2 0x130
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_CLKGSR2 0x16200130u
+
+//! Register Reset Value
+#define CGU_CLKGSR2_RST 0x02020002u
+
+//! Field PCIE_CTR0 - PCIe Controller #0 Clock Status
+#define CGU_CLKGSR2_PCIE_CTR0_POS 1
+//! Field PCIE_CTR0 - PCIe Controller #0 Clock Status
+#define CGU_CLKGSR2_PCIE_CTR0_MASK 0x2u
+//! Constant PCIE_CTR0_0 - Disabled
+#define CONST_CGU_CLKGSR2_PCIE_CTR0_PCIE_CTR0_0 0x0
+//! Constant PCIE_CTR0_1 - Enabled
+#define CONST_CGU_CLKGSR2_PCIE_CTR0_PCIE_CTR0_1 0x1
+
+//! Field PCIE_PD0 - PCIe #0 Power Status PD Value
+#define CGU_CLKGSR2_PCIE_PD0_POS 7
+//! Field PCIE_PD0 - PCIe #0 Power Status PD Value
+#define CGU_CLKGSR2_PCIE_PD0_MASK 0x180u
+//! Constant PCIE_NOR - PCIe_NOR
+#define CONST_CGU_CLKGSR2_PCIE_PD0_PCIE_NOR 0x0
+//! Constant PCIE_L0S - PCIe_LOS
+#define CONST_CGU_CLKGSR2_PCIE_PD0_PCIE_L0S 0x1
+//! Constant PCIE_L1 - PCIe_L1
+#define CONST_CGU_CLKGSR2_PCIE_PD0_PCIE_L1 0x2
+//! Constant PCIE_L3 - PCIe_L3
+#define CONST_CGU_CLKGSR2_PCIE_PD0_PCIE_L3 0x3
+
+//! Field PCIE_CTR1 - PCIe Controller/PHY #1 Clock Status
+#define CGU_CLKGSR2_PCIE_CTR1_POS 17
+//! Field PCIE_CTR1 - PCIe Controller/PHY #1 Clock Status
+#define CGU_CLKGSR2_PCIE_CTR1_MASK 0x20000u
+//! Constant PCIE_CTR1_0 - Enabled
+#define CONST_CGU_CLKGSR2_PCIE_CTR1_PCIE_CTR1_0 0x0
+//! Constant PCIE_CTR1_1 - Disabled
+#define CONST_CGU_CLKGSR2_PCIE_CTR1_PCIE_CTR1_1 0x1
+
+//! Field PCIE_PD1 - PCIe #1 Power Status PD Value
+#define CGU_CLKGSR2_PCIE_PD1_POS 23
+//! Field PCIE_PD1 - PCIe #1 Power Status PD Value
+#define CGU_CLKGSR2_PCIE_PD1_MASK 0x1800000u
+//! Constant PCIE_NOR - PCIe_NOR
+#define CONST_CGU_CLKGSR2_PCIE_PD1_PCIE_NOR 0x0
+//! Constant PCIE_L0S - PCIe_L0S
+#define CONST_CGU_CLKGSR2_PCIE_PD1_PCIE_L0S 0x1
+//! Constant PCIE_L1_1 - PCIe_L1
+#define CONST_CGU_CLKGSR2_PCIE_PD1_PCIE_L1_1 0x2
+//! Constant PCIE_L3_1 - PCIe_L3
+#define CONST_CGU_CLKGSR2_PCIE_PD1_PCIE_L3_1 0x3
+
+//! Field PCIE_CTR2 - PCIe Controller/PHY #2 Clock Status
+#define CGU_CLKGSR2_PCIE_CTR2_POS 25
+//! Field PCIE_CTR2 - PCIe Controller/PHY #2 Clock Status
+#define CGU_CLKGSR2_PCIE_CTR2_MASK 0x2000000u
+//! Constant PCIE_CTR1_0 - Disabled
+#define CONST_CGU_CLKGSR2_PCIE_CTR2_PCIE_CTR1_0 0x0
+//! Constant PCIE_CTR1_1 - Enabled
+#define CONST_CGU_CLKGSR2_PCIE_CTR2_PCIE_CTR1_1 0x1
+
+//! Field PCIE_PD2 - PCIe #2 Power Status PD Value
+#define CGU_CLKGSR2_PCIE_PD2_POS 30
+//! Field PCIE_PD2 - PCIe #2 Power Status PD Value
+#define CGU_CLKGSR2_PCIE_PD2_MASK 0xC0000000u
+//! Constant PCIE_NOR - PCIe_NOR
+#define CONST_CGU_CLKGSR2_PCIE_PD2_PCIE_NOR 0x0
+//! Constant PCIE_L0S - PCIe_L0S
+#define CONST_CGU_CLKGSR2_PCIE_PD2_PCIE_L0S 0x1
+//! Constant PCIE_L1 - PCIe_L1
+#define CONST_CGU_CLKGSR2_PCIE_PD2_PCIE_L1 0x2
+//! Constant PCIE_L3 - PCIe_L3
+#define CONST_CGU_CLKGSR2_PCIE_PD2_PCIE_L3 0x3
+
+//! @}
+
+//! \defgroup CGU_CLKGCR2_A Register CGU_CLKGCR2_A - CGU Clock Gating Control Register 2_A
+//! @{
+
+//! Register Offset (relative)
+#define CGU_CLKGCR2_A 0x134
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_CLKGCR2_A 0x16200134u
+
+//! Register Reset Value
+#define CGU_CLKGCR2_A_RST 0x00000000u
+
+//! Field PCIE_CTR0 - PCIe Controller/PHY Power Down
+#define CGU_CLKGCR2_A_PCIE_CTR0_POS 1
+//! Field PCIE_CTR0 - PCIe Controller/PHY Power Down
+#define CGU_CLKGCR2_A_PCIE_CTR0_MASK 0x2u
+//! Constant PCIE_CTR0 - no action
+#define CONST_CGU_CLKGCR2_A_PCIE_CTR0_PCIE_CTR0 0x0
+//! Constant PCIE_CTR0_1 - Enable
+#define CONST_CGU_CLKGCR2_A_PCIE_CTR0_PCIE_CTR0_1 0x1
+
+//! Field PCIE_CTR1 - PCIe Controller/PHY 1 Power Down
+#define CGU_CLKGCR2_A_PCIE_CTR1_POS 17
+//! Field PCIE_CTR1 - PCIe Controller/PHY 1 Power Down
+#define CGU_CLKGCR2_A_PCIE_CTR1_MASK 0x20000u
+//! Constant PCIE_CTR1_0 - no action
+#define CONST_CGU_CLKGCR2_A_PCIE_CTR1_PCIE_CTR1_0 0x0
+//! Constant PCIE_CTR1_1 - Enable
+#define CONST_CGU_CLKGCR2_A_PCIE_CTR1_PCIE_CTR1_1 0x1
+
+//! Field PCIE_CTR2 - PCIe Controller/PHY 2 Power Down
+#define CGU_CLKGCR2_A_PCIE_CTR2_POS 25
+//! Field PCIE_CTR2 - PCIe Controller/PHY 2 Power Down
+#define CGU_CLKGCR2_A_PCIE_CTR2_MASK 0x2000000u
+//! Constant PCIE_CTR1_0 - no action
+#define CONST_CGU_CLKGCR2_A_PCIE_CTR2_PCIE_CTR1_0 0x0
+//! Constant PCIE_CTR1_1 - Enable
+#define CONST_CGU_CLKGCR2_A_PCIE_CTR2_PCIE_CTR1_1 0x1
+
+//! @}
+
+//! \defgroup CGU_CLKGCR2_B Register CGU_CLKGCR2_B - CGU Clock Gating Control Register 2_B
+//! @{
+
+//! Register Offset (relative)
+#define CGU_CLKGCR2_B 0x138
+//! Register Offset (absolute) for 1st Instance CGU
+#define CGU_CGU_CLKGCR2_B 0x16200138u
+
+//! Register Reset Value
+#define CGU_CLKGCR2_B_RST 0x00000000u
+
+//! Field PCIE_CTR0 - PCIe Controller/PHY Power Down
+#define CGU_CLKGCR2_B_PCIE_CTR0_POS 1
+//! Field PCIE_CTR0 - PCIe Controller/PHY Power Down
+#define CGU_CLKGCR2_B_PCIE_CTR0_MASK 0x2u
+//! Constant PCIE_CTR0_0 - no action
+#define CONST_CGU_CLKGCR2_B_PCIE_CTR0_PCIE_CTR0_0 0x0
+//! Constant PCIE_CTR0_1 - Disable
+#define CONST_CGU_CLKGCR2_B_PCIE_CTR0_PCIE_CTR0_1 0x1
+
+//! Field PCIE_CTR1 - PCIe Controller/PHY 1 Power Down
+#define CGU_CLKGCR2_B_PCIE_CTR1_POS 17
+//! Field PCIE_CTR1 - PCIe Controller/PHY 1 Power Down
+#define CGU_CLKGCR2_B_PCIE_CTR1_MASK 0x20000u
+//! Constant PCIE_CTR1_0 - no action
+#define CONST_CGU_CLKGCR2_B_PCIE_CTR1_PCIE_CTR1_0 0x0
+//! Constant PCIE_CTR1_1 - Disable
+#define CONST_CGU_CLKGCR2_B_PCIE_CTR1_PCIE_CTR1_1 0x1
+
+//! Field PCIE_CTR2 - PCIe Controller/PHY 2 Power Down
+#define CGU_CLKGCR2_B_PCIE_CTR2_POS 25
+//! Field PCIE_CTR2 - PCIe Controller/PHY 2 Power Down
+#define CGU_CLKGCR2_B_PCIE_CTR2_MASK 0x2000000u
+//! Constant PCIE_CTR1_0 - no action
+#define CONST_CGU_CLKGCR2_B_PCIE_CTR2_PCIE_CTR1_0 0x0
+//! Constant PCIE_CTR1_1 - Disable
+#define CONST_CGU_CLKGCR2_B_PCIE_CTR2_PCIE_CTR1_1 0x1
+
+//! @}
+
+//! @}
+
+#endif
diff --git a/arch/mips/include/asm/mach-lantiq/grx500/ssx0_ssx.h b/arch/mips/include/asm/mach-lantiq/grx500/ssx0_ssx.h
new file mode 100644
--- /dev/null
+++ b/arch/mips/include/asm/mach-lantiq/grx500/ssx0_ssx.h
@@ -0,0 +1,42512 @@
+//-----------------------------------------------------------------------------
+// LSD Generator
+//-----------------------------------------------------------------------------
+// Perl Package        : LSD::generator::targetC (v1.1)
+// LSD Source          : D:/Users/shij/Perforce/l1033.grx500.win.v_shij.priv.dfv.grx500.dfv/ipg_lsd/lsd_sys/source/xml/reg_files/ssx0_ssx.xml
+// Register File Name  : SSX0_SSX
+// Register File Title : SSX0_ssx
+// Register Width      : 64
+// Note                : Doxygen compliant comments
+//-----------------------------------------------------------------------------
+
+#ifndef _SSX0_SSX_H
+#define _SSX0_SSX_H
+
+//! \defgroup SSX0_SSX Register File SSX0_SSX - SSX0_ssx
+//! @{
+
+//! Base Address of SSX0_SSX
+#define SSX0_SSX_MODULE_BASE 0x1FF00000u
+
+//! \defgroup TREG0_RT_COMPONENT Register TREG0_RT_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_RT_COMPONENT 0x0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_RT_COMPONENT 0x1FF00000u
+
+//! Register Reset Value
+#define TREG0_RT_COMPONENT_RST 0x0000000062003532u
+
+//! Field REV - rev
+#define TREG0_RT_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TREG0_RT_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TREG0_RT_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TREG0_RT_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TREG0_RT_NETWORK Register TREG0_RT_NETWORK - network
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_RT_NETWORK 0x10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_RT_NETWORK 0x1FF00010u
+
+//! Register Reset Value
+#define TREG0_RT_NETWORK_RST 0x0000000000000000u
+
+//! Field REV - rev
+#define TREG0_RT_NETWORK_REV_POS 32
+//! Field REV - rev
+#define TREG0_RT_NETWORK_REV_MASK 0xFFFF00000000u
+
+//! Field ID - id
+#define TREG0_RT_NETWORK_ID_POS 48
+//! Field ID - id
+#define TREG0_RT_NETWORK_ID_MASK 0xFFFF000000000000u
+
+//! @}
+
+//! \defgroup TREG0_RT_INITID_READBACK Register TREG0_RT_INITID_READBACK - initid_readback
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_RT_INITID_READBACK 0x70
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_RT_INITID_READBACK 0x1FF00070u
+
+//! Register Reset Value
+#define TREG0_RT_INITID_READBACK_RST 0x0000000000000000u
+
+//! Field INITID - initid
+#define TREG0_RT_INITID_READBACK_INITID_POS 0
+//! Field INITID - initid
+#define TREG0_RT_INITID_READBACK_INITID_MASK 0xFFu
+
+//! @}
+
+//! \defgroup TREG0_RT_NETWORK_CONTROL Register TREG0_RT_NETWORK_CONTROL - network_control
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_RT_NETWORK_CONTROL 0x78
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_RT_NETWORK_CONTROL 0x1FF00078u
+
+//! Register Reset Value
+#define TREG0_RT_NETWORK_CONTROL_RST 0x0000000000000000u
+
+//! Field TIMEOUT_BASE - timeout_base
+#define TREG0_RT_NETWORK_CONTROL_TIMEOUT_BASE_POS 8
+//! Field TIMEOUT_BASE - timeout_base
+#define TREG0_RT_NETWORK_CONTROL_TIMEOUT_BASE_MASK 0x700u
+
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG0_RT_NETWORK_CONTROL_CLOCK_GATE_DISABLE_POS 56
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG0_RT_NETWORK_CONTROL_CLOCK_GATE_DISABLE_MASK 0x100000000000000u
+
+//! @}
+
+//! \defgroup TREG0_SI_CONTROL Register TREG0_SI_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_SI_CONTROL 0x420
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_SI_CONTROL 0x1FF00420u
+
+//! Register Reset Value
+#define TREG0_SI_CONTROL_RST 0x0000000000000000u
+
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG0_SI_CONTROL_CLOCK_GATE_DISABLE_POS 56
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG0_SI_CONTROL_CLOCK_GATE_DISABLE_MASK 0x100000000000000u
+
+//! @}
+
+//! \defgroup TREG0_SI_FLAG_STATUS_0 Register TREG0_SI_FLAG_STATUS_0 - flag_status_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_SI_FLAG_STATUS_0 0x510
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_SI_FLAG_STATUS_0 0x1FF00510u
+
+//! Register Reset Value
+#define TREG0_SI_FLAG_STATUS_0_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG0_SI_FLAG_STATUS_0_STATUS_POS 0
+//! Field STATUS - status
+#define TREG0_SI_FLAG_STATUS_0_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_SI_FLAG_STATUS_1 Register TREG0_SI_FLAG_STATUS_1 - flag_status_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_SI_FLAG_STATUS_1 0x530
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_SI_FLAG_STATUS_1 0x1FF00530u
+
+//! Register Reset Value
+#define TREG0_SI_FLAG_STATUS_1_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG0_SI_FLAG_STATUS_1_STATUS_POS 0
+//! Field STATUS - status
+#define TREG0_SI_FLAG_STATUS_1_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_SI_FLAG_STATUS_2 Register TREG0_SI_FLAG_STATUS_2 - flag_status_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_SI_FLAG_STATUS_2 0x550
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_SI_FLAG_STATUS_2 0x1FF00550u
+
+//! Register Reset Value
+#define TREG0_SI_FLAG_STATUS_2_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG0_SI_FLAG_STATUS_2_STATUS_POS 0
+//! Field STATUS - status
+#define TREG0_SI_FLAG_STATUS_2_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_SI_FLAG_STATUS_3 Register TREG0_SI_FLAG_STATUS_3 - flag_status_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_SI_FLAG_STATUS_3 0x570
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_SI_FLAG_STATUS_3 0x1FF00570u
+
+//! Register Reset Value
+#define TREG0_SI_FLAG_STATUS_3_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG0_SI_FLAG_STATUS_3_STATUS_POS 0
+//! Field STATUS - status
+#define TREG0_SI_FLAG_STATUS_3_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_SI_FLAG_STATUS_4 Register TREG0_SI_FLAG_STATUS_4 - flag_status_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_SI_FLAG_STATUS_4 0x590
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_SI_FLAG_STATUS_4 0x1FF00590u
+
+//! Register Reset Value
+#define TREG0_SI_FLAG_STATUS_4_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG0_SI_FLAG_STATUS_4_STATUS_POS 0
+//! Field STATUS - status
+#define TREG0_SI_FLAG_STATUS_4_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_SI_FLAG_STATUS_5 Register TREG0_SI_FLAG_STATUS_5 - flag_status_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_SI_FLAG_STATUS_5 0x5B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_SI_FLAG_STATUS_5 0x1FF005B0u
+
+//! Register Reset Value
+#define TREG0_SI_FLAG_STATUS_5_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG0_SI_FLAG_STATUS_5_STATUS_POS 0
+//! Field STATUS - status
+#define TREG0_SI_FLAG_STATUS_5_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_SI_FLAG_STATUS_6 Register TREG0_SI_FLAG_STATUS_6 - flag_status_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_SI_FLAG_STATUS_6 0x5D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_SI_FLAG_STATUS_6 0x1FF005D0u
+
+//! Register Reset Value
+#define TREG0_SI_FLAG_STATUS_6_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG0_SI_FLAG_STATUS_6_STATUS_POS 0
+//! Field STATUS - status
+#define TREG0_SI_FLAG_STATUS_6_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_SI_FLAG_STATUS_7 Register TREG0_SI_FLAG_STATUS_7 - flag_status_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_SI_FLAG_STATUS_7 0x5F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_SI_FLAG_STATUS_7 0x1FF005F0u
+
+//! Register Reset Value
+#define TREG0_SI_FLAG_STATUS_7_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG0_SI_FLAG_STATUS_7_STATUS_POS 0
+//! Field STATUS - status
+#define TREG0_SI_FLAG_STATUS_7_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_TA_COMPONENT Register TSSB_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_TA_COMPONENT 0x1000
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_TA_COMPONENT 0x1FF01000u
+
+//! Register Reset Value
+#define TSSB_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TSSB_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TSSB_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TSSB_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TSSB_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TSSB_TA_CORE Register TSSB_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_TA_CORE 0x1018
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_TA_CORE 0x1FF01018u
+
+//! Register Reset Value
+#define TSSB_TA_CORE_RST 0x000088C3000B0001u
+
+//! Field REV_CODE - rev_code
+#define TSSB_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TSSB_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TSSB_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TSSB_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TSSB_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TSSB_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TSSB_TA_AGENT_CONTROL Register TSSB_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_TA_AGENT_CONTROL 0x1020
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_TA_AGENT_CONTROL 0x1FF01020u
+
+//! Register Reset Value
+#define TSSB_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TSSB_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TSSB_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TSSB_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TSSB_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TSSB_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TSSB_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TSSB_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TSSB_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TSSB_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TSSB_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TSSB_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TSSB_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TSSB_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TSSB_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TSSB_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TSSB_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TSSB_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TSSB_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TSSB_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TSSB_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TSSB_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TSSB_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TSSB_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TSSB_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TSSB_TA_AGENT_STATUS Register TSSB_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_TA_AGENT_STATUS 0x1028
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_TA_AGENT_STATUS 0x1FF01028u
+
+//! Register Reset Value
+#define TSSB_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TSSB_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TSSB_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TSSB_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TSSB_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TSSB_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TSSB_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TSSB_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TSSB_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TSSB_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TSSB_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TSSB_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TSSB_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TSSB_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TSSB_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TSSB_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TSSB_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TSSB_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TSSB_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TSSB_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TSSB_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TSSB_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TSSB_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TSSB_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TSSB_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TSSB_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TSSB_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TSSB_TA_ERROR_LOG Register TSSB_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_TA_ERROR_LOG 0x1058
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_TA_ERROR_LOG 0x1FF01058u
+
+//! Register Reset Value
+#define TSSB_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TSSB_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TSSB_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TSSB_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TSSB_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TSSB_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TSSB_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TSSB_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TSSB_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TSSB_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TSSB_TA_ERROR_LOG_ADDR Register TSSB_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_TA_ERROR_LOG_ADDR 0x1060
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_TA_ERROR_LOG_ADDR 0x1FF01060u
+
+//! Register Reset Value
+#define TSSB_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TSSB_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TSSB_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_TA_BANDWIDTH_0 Register TSSB_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_TA_BANDWIDTH_0 0x1100
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_TA_BANDWIDTH_0 0x1FF01100u
+
+//! Register Reset Value
+#define TSSB_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TSSB_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TSSB_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TSSB_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TSSB_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TSSB_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TSSB_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TSSB_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TSSB_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TSSB_TA_BANDWIDTH_1 Register TSSB_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_TA_BANDWIDTH_1 0x1108
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_TA_BANDWIDTH_1 0x1FF01108u
+
+//! Register Reset Value
+#define TSSB_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TSSB_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TSSB_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TSSB_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TSSB_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TSSB_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TSSB_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TSSB_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TSSB_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TSSB_TA_BANDWIDTH_2 Register TSSB_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_TA_BANDWIDTH_2 0x1110
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_TA_BANDWIDTH_2 0x1FF01110u
+
+//! Register Reset Value
+#define TSSB_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TSSB_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TSSB_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TSSB_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TSSB_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TSSB_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TSSB_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TSSB_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TSSB_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TSSB_TA_BANDWIDTH_3 Register TSSB_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_TA_BANDWIDTH_3 0x1118
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_TA_BANDWIDTH_3 0x1FF01118u
+
+//! Register Reset Value
+#define TSSB_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TSSB_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TSSB_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TSSB_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TSSB_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TSSB_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TSSB_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TSSB_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TSSB_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TSSB_TA_ALLOC_LIMIT_0 Register TSSB_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_TA_ALLOC_LIMIT_0 0x1200
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_TA_ALLOC_LIMIT_0 0x1FF01200u
+
+//! Register Reset Value
+#define TSSB_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TSSB_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TSSB_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TSSB_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TSSB_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TSSB_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TSSB_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TSSB_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TSSB_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TSSB_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TSSB_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TSSB_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TSSB_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TSSB_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TSSB_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TSSB_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TSSB_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TSSB_TA_ALLOC_LIMIT_1 Register TSSB_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_TA_ALLOC_LIMIT_1 0x1208
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_TA_ALLOC_LIMIT_1 0x1FF01208u
+
+//! Register Reset Value
+#define TSSB_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TSSB_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TSSB_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TSSB_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TSSB_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TSSB_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TSSB_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TSSB_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TSSB_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TSSB_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TSSB_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TSSB_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TSSB_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TSSB_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TSSB_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TSSB_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TSSB_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TSSB_TA_ALLOC_LIMIT_2 Register TSSB_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_TA_ALLOC_LIMIT_2 0x1210
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_TA_ALLOC_LIMIT_2 0x1FF01210u
+
+//! Register Reset Value
+#define TSSB_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TSSB_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TSSB_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TSSB_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TSSB_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TSSB_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TSSB_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TSSB_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TSSB_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TSSB_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TSSB_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TSSB_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TSSB_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TSSB_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TSSB_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TSSB_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TSSB_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TSSB_TA_ALLOC_LIMIT_3 Register TSSB_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_TA_ALLOC_LIMIT_3 0x1218
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_TA_ALLOC_LIMIT_3 0x1FF01218u
+
+//! Register Reset Value
+#define TSSB_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TSSB_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TSSB_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TSSB_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TSSB_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TSSB_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TSSB_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TSSB_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TSSB_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TSSB_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TSSB_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TSSB_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TSSB_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TSSB_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TSSB_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TSSB_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TSSB_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TROM_TA_COMPONENT Register TROM_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TROM_TA_COMPONENT 0x1400
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_TA_COMPONENT 0x1FF01400u
+
+//! Register Reset Value
+#define TROM_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TROM_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TROM_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TROM_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TROM_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TROM_TA_CORE Register TROM_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TROM_TA_CORE 0x1418
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_TA_CORE 0x1FF01418u
+
+//! Register Reset Value
+#define TROM_TA_CORE_RST 0x000088C300080001u
+
+//! Field REV_CODE - rev_code
+#define TROM_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TROM_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TROM_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TROM_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TROM_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TROM_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TROM_TA_AGENT_CONTROL Register TROM_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TROM_TA_AGENT_CONTROL 0x1420
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_TA_AGENT_CONTROL 0x1FF01420u
+
+//! Register Reset Value
+#define TROM_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TROM_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TROM_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TROM_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TROM_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TROM_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TROM_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TROM_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TROM_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TROM_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TROM_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TROM_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TROM_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TROM_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TROM_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TROM_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TROM_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TROM_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TROM_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TROM_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TROM_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TROM_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TROM_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TROM_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TROM_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TROM_TA_AGENT_STATUS Register TROM_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TROM_TA_AGENT_STATUS 0x1428
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_TA_AGENT_STATUS 0x1FF01428u
+
+//! Register Reset Value
+#define TROM_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TROM_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TROM_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TROM_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TROM_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TROM_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TROM_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TROM_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TROM_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TROM_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TROM_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TROM_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TROM_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TROM_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TROM_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TROM_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TROM_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TROM_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TROM_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TROM_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TROM_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TROM_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TROM_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TROM_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TROM_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TROM_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TROM_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TROM_TA_ERROR_LOG Register TROM_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TROM_TA_ERROR_LOG 0x1458
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_TA_ERROR_LOG 0x1FF01458u
+
+//! Register Reset Value
+#define TROM_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TROM_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TROM_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TROM_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TROM_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TROM_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TROM_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TROM_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TROM_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TROM_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TROM_TA_ERROR_LOG_ADDR Register TROM_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TROM_TA_ERROR_LOG_ADDR 0x1460
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_TA_ERROR_LOG_ADDR 0x1FF01460u
+
+//! Register Reset Value
+#define TROM_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TROM_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TROM_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_TA_BANDWIDTH_0 Register TROM_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TROM_TA_BANDWIDTH_0 0x1500
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_TA_BANDWIDTH_0 0x1FF01500u
+
+//! Register Reset Value
+#define TROM_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TROM_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TROM_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TROM_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TROM_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TROM_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TROM_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TROM_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TROM_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TROM_TA_BANDWIDTH_1 Register TROM_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TROM_TA_BANDWIDTH_1 0x1508
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_TA_BANDWIDTH_1 0x1FF01508u
+
+//! Register Reset Value
+#define TROM_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TROM_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TROM_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TROM_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TROM_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TROM_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TROM_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TROM_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TROM_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TROM_TA_BANDWIDTH_2 Register TROM_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TROM_TA_BANDWIDTH_2 0x1510
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_TA_BANDWIDTH_2 0x1FF01510u
+
+//! Register Reset Value
+#define TROM_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TROM_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TROM_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TROM_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TROM_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TROM_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TROM_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TROM_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TROM_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TROM_TA_BANDWIDTH_3 Register TROM_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TROM_TA_BANDWIDTH_3 0x1518
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_TA_BANDWIDTH_3 0x1FF01518u
+
+//! Register Reset Value
+#define TROM_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TROM_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TROM_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TROM_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TROM_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TROM_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TROM_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TROM_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TROM_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TROM_TA_ALLOC_LIMIT_0 Register TROM_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TROM_TA_ALLOC_LIMIT_0 0x1600
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_TA_ALLOC_LIMIT_0 0x1FF01600u
+
+//! Register Reset Value
+#define TROM_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TROM_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TROM_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TROM_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TROM_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TROM_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TROM_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TROM_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TROM_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TROM_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TROM_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TROM_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TROM_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TROM_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TROM_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TROM_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TROM_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TROM_TA_ALLOC_LIMIT_1 Register TROM_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TROM_TA_ALLOC_LIMIT_1 0x1608
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_TA_ALLOC_LIMIT_1 0x1FF01608u
+
+//! Register Reset Value
+#define TROM_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TROM_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TROM_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TROM_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TROM_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TROM_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TROM_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TROM_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TROM_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TROM_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TROM_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TROM_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TROM_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TROM_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TROM_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TROM_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TROM_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TROM_TA_ALLOC_LIMIT_2 Register TROM_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TROM_TA_ALLOC_LIMIT_2 0x1610
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_TA_ALLOC_LIMIT_2 0x1FF01610u
+
+//! Register Reset Value
+#define TROM_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TROM_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TROM_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TROM_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TROM_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TROM_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TROM_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TROM_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TROM_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TROM_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TROM_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TROM_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TROM_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TROM_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TROM_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TROM_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TROM_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TROM_TA_ALLOC_LIMIT_3 Register TROM_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TROM_TA_ALLOC_LIMIT_3 0x1618
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_TA_ALLOC_LIMIT_3 0x1FF01618u
+
+//! Register Reset Value
+#define TROM_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TROM_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TROM_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TROM_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TROM_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TROM_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TROM_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TROM_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TROM_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TROM_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TROM_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TROM_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TROM_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TROM_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TROM_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TROM_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TROM_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TOTP_TA_COMPONENT Register TOTP_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_TA_COMPONENT 0x1800
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_TA_COMPONENT 0x1FF01800u
+
+//! Register Reset Value
+#define TOTP_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TOTP_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TOTP_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TOTP_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TOTP_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TOTP_TA_CORE Register TOTP_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_TA_CORE 0x1818
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_TA_CORE 0x1FF01818u
+
+//! Register Reset Value
+#define TOTP_TA_CORE_RST 0x000088C300070001u
+
+//! Field REV_CODE - rev_code
+#define TOTP_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TOTP_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TOTP_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TOTP_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TOTP_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TOTP_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TOTP_TA_AGENT_CONTROL Register TOTP_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_TA_AGENT_CONTROL 0x1820
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_TA_AGENT_CONTROL 0x1FF01820u
+
+//! Register Reset Value
+#define TOTP_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TOTP_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TOTP_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TOTP_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TOTP_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TOTP_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TOTP_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TOTP_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TOTP_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TOTP_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TOTP_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TOTP_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TOTP_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TOTP_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TOTP_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TOTP_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TOTP_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TOTP_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TOTP_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TOTP_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TOTP_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TOTP_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TOTP_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TOTP_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TOTP_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TOTP_TA_AGENT_STATUS Register TOTP_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_TA_AGENT_STATUS 0x1828
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_TA_AGENT_STATUS 0x1FF01828u
+
+//! Register Reset Value
+#define TOTP_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TOTP_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TOTP_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TOTP_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TOTP_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TOTP_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TOTP_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TOTP_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TOTP_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TOTP_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TOTP_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TOTP_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TOTP_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TOTP_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TOTP_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TOTP_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TOTP_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TOTP_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TOTP_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TOTP_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TOTP_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TOTP_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TOTP_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TOTP_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TOTP_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TOTP_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TOTP_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TOTP_TA_ERROR_LOG Register TOTP_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_TA_ERROR_LOG 0x1858
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_TA_ERROR_LOG 0x1FF01858u
+
+//! Register Reset Value
+#define TOTP_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TOTP_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TOTP_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TOTP_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TOTP_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TOTP_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TOTP_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TOTP_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TOTP_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TOTP_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TOTP_TA_ERROR_LOG_ADDR Register TOTP_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_TA_ERROR_LOG_ADDR 0x1860
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_TA_ERROR_LOG_ADDR 0x1FF01860u
+
+//! Register Reset Value
+#define TOTP_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TOTP_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TOTP_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_TA_BANDWIDTH_0 Register TOTP_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_TA_BANDWIDTH_0 0x1900
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_TA_BANDWIDTH_0 0x1FF01900u
+
+//! Register Reset Value
+#define TOTP_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TOTP_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TOTP_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TOTP_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TOTP_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TOTP_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TOTP_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TOTP_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TOTP_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TOTP_TA_BANDWIDTH_1 Register TOTP_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_TA_BANDWIDTH_1 0x1908
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_TA_BANDWIDTH_1 0x1FF01908u
+
+//! Register Reset Value
+#define TOTP_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TOTP_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TOTP_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TOTP_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TOTP_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TOTP_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TOTP_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TOTP_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TOTP_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TOTP_TA_BANDWIDTH_2 Register TOTP_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_TA_BANDWIDTH_2 0x1910
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_TA_BANDWIDTH_2 0x1FF01910u
+
+//! Register Reset Value
+#define TOTP_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TOTP_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TOTP_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TOTP_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TOTP_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TOTP_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TOTP_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TOTP_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TOTP_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TOTP_TA_BANDWIDTH_3 Register TOTP_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_TA_BANDWIDTH_3 0x1918
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_TA_BANDWIDTH_3 0x1FF01918u
+
+//! Register Reset Value
+#define TOTP_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TOTP_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TOTP_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TOTP_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TOTP_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TOTP_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TOTP_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TOTP_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TOTP_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TOTP_TA_ALLOC_LIMIT_0 Register TOTP_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_TA_ALLOC_LIMIT_0 0x1A00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_TA_ALLOC_LIMIT_0 0x1FF01A00u
+
+//! Register Reset Value
+#define TOTP_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TOTP_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TOTP_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TOTP_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TOTP_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TOTP_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TOTP_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TOTP_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TOTP_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TOTP_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TOTP_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TOTP_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TOTP_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TOTP_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TOTP_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TOTP_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TOTP_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TOTP_TA_ALLOC_LIMIT_1 Register TOTP_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_TA_ALLOC_LIMIT_1 0x1A08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_TA_ALLOC_LIMIT_1 0x1FF01A08u
+
+//! Register Reset Value
+#define TOTP_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TOTP_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TOTP_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TOTP_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TOTP_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TOTP_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TOTP_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TOTP_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TOTP_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TOTP_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TOTP_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TOTP_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TOTP_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TOTP_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TOTP_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TOTP_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TOTP_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TOTP_TA_ALLOC_LIMIT_2 Register TOTP_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_TA_ALLOC_LIMIT_2 0x1A10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_TA_ALLOC_LIMIT_2 0x1FF01A10u
+
+//! Register Reset Value
+#define TOTP_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TOTP_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TOTP_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TOTP_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TOTP_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TOTP_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TOTP_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TOTP_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TOTP_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TOTP_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TOTP_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TOTP_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TOTP_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TOTP_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TOTP_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TOTP_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TOTP_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TOTP_TA_ALLOC_LIMIT_3 Register TOTP_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_TA_ALLOC_LIMIT_3 0x1A18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_TA_ALLOC_LIMIT_3 0x1FF01A18u
+
+//! Register Reset Value
+#define TOTP_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TOTP_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TOTP_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TOTP_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TOTP_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TOTP_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TOTP_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TOTP_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TOTP_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TOTP_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TOTP_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TOTP_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TOTP_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TOTP_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TOTP_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TOTP_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TOTP_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TCBM1_TA_COMPONENT Register TCBM1_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_TA_COMPONENT 0x1C00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_TA_COMPONENT 0x1FF01C00u
+
+//! Register Reset Value
+#define TCBM1_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TCBM1_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TCBM1_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TCBM1_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TCBM1_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TCBM1_TA_CORE Register TCBM1_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_TA_CORE 0x1C18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_TA_CORE 0x1FF01C18u
+
+//! Register Reset Value
+#define TCBM1_TA_CORE_RST 0x000050C500090001u
+
+//! Field REV_CODE - rev_code
+#define TCBM1_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TCBM1_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TCBM1_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TCBM1_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TCBM1_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TCBM1_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TCBM1_TA_AGENT_CONTROL Register TCBM1_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_TA_AGENT_CONTROL 0x1C20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_TA_AGENT_CONTROL 0x1FF01C20u
+
+//! Register Reset Value
+#define TCBM1_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TCBM1_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TCBM1_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TCBM1_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TCBM1_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TCBM1_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TCBM1_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TCBM1_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TCBM1_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TCBM1_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TCBM1_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TCBM1_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TCBM1_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TCBM1_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TCBM1_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TCBM1_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TCBM1_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TCBM1_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TCBM1_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TCBM1_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TCBM1_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TCBM1_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TCBM1_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TCBM1_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TCBM1_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TCBM1_TA_AGENT_STATUS Register TCBM1_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_TA_AGENT_STATUS 0x1C28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_TA_AGENT_STATUS 0x1FF01C28u
+
+//! Register Reset Value
+#define TCBM1_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TCBM1_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TCBM1_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TCBM1_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TCBM1_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TCBM1_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TCBM1_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TCBM1_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TCBM1_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TCBM1_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TCBM1_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TCBM1_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TCBM1_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TCBM1_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TCBM1_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TCBM1_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TCBM1_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TCBM1_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TCBM1_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TCBM1_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TCBM1_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TCBM1_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TCBM1_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TCBM1_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TCBM1_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TCBM1_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TCBM1_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TCBM1_TA_ERROR_LOG Register TCBM1_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_TA_ERROR_LOG 0x1C58
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_TA_ERROR_LOG 0x1FF01C58u
+
+//! Register Reset Value
+#define TCBM1_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TCBM1_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TCBM1_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TCBM1_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TCBM1_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TCBM1_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TCBM1_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TCBM1_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TCBM1_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TCBM1_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TCBM1_TA_ERROR_LOG_ADDR Register TCBM1_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_TA_ERROR_LOG_ADDR 0x1C60
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_TA_ERROR_LOG_ADDR 0x1FF01C60u
+
+//! Register Reset Value
+#define TCBM1_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TCBM1_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TCBM1_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_TA_BANDWIDTH_0 Register TCBM1_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_TA_BANDWIDTH_0 0x1D00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_TA_BANDWIDTH_0 0x1FF01D00u
+
+//! Register Reset Value
+#define TCBM1_TA_BANDWIDTH_0_RST 0x2000200020002000u
+
+//! Field FRACTION_0 - fraction_0
+#define TCBM1_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TCBM1_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TCBM1_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TCBM1_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TCBM1_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TCBM1_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TCBM1_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TCBM1_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TCBM1_TA_BANDWIDTH_1 Register TCBM1_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_TA_BANDWIDTH_1 0x1D08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_TA_BANDWIDTH_1 0x1FF01D08u
+
+//! Register Reset Value
+#define TCBM1_TA_BANDWIDTH_1_RST 0x0000200020002000u
+
+//! Field FRACTION_4 - fraction_4
+#define TCBM1_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TCBM1_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TCBM1_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TCBM1_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TCBM1_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TCBM1_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TCBM1_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TCBM1_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TCBM1_TA_BANDWIDTH_2 Register TCBM1_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_TA_BANDWIDTH_2 0x1D10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_TA_BANDWIDTH_2 0x1FF01D10u
+
+//! Register Reset Value
+#define TCBM1_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TCBM1_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TCBM1_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TCBM1_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TCBM1_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TCBM1_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TCBM1_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TCBM1_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TCBM1_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TCBM1_TA_BANDWIDTH_3 Register TCBM1_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_TA_BANDWIDTH_3 0x1D18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_TA_BANDWIDTH_3 0x1FF01D18u
+
+//! Register Reset Value
+#define TCBM1_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TCBM1_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TCBM1_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TCBM1_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TCBM1_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TCBM1_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TCBM1_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TCBM1_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TCBM1_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TCBM1_TA_ALLOC_LIMIT_0 Register TCBM1_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_TA_ALLOC_LIMIT_0 0x1E00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_TA_ALLOC_LIMIT_0 0x1FF01E00u
+
+//! Register Reset Value
+#define TCBM1_TA_ALLOC_LIMIT_0_RST 0x0404040404040404u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TCBM1_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TCBM1_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TCBM1_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TCBM1_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TCBM1_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TCBM1_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TCBM1_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TCBM1_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TCBM1_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TCBM1_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TCBM1_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TCBM1_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TCBM1_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TCBM1_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TCBM1_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TCBM1_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TCBM1_TA_ALLOC_LIMIT_1 Register TCBM1_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_TA_ALLOC_LIMIT_1 0x1E08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_TA_ALLOC_LIMIT_1 0x1FF01E08u
+
+//! Register Reset Value
+#define TCBM1_TA_ALLOC_LIMIT_1_RST 0x0000040404040404u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TCBM1_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TCBM1_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TCBM1_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TCBM1_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TCBM1_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TCBM1_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TCBM1_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TCBM1_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TCBM1_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TCBM1_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TCBM1_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TCBM1_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TCBM1_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TCBM1_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TCBM1_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TCBM1_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TCBM1_TA_ALLOC_LIMIT_2 Register TCBM1_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_TA_ALLOC_LIMIT_2 0x1E10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_TA_ALLOC_LIMIT_2 0x1FF01E10u
+
+//! Register Reset Value
+#define TCBM1_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TCBM1_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TCBM1_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TCBM1_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TCBM1_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TCBM1_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TCBM1_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TCBM1_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TCBM1_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TCBM1_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TCBM1_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TCBM1_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TCBM1_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TCBM1_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TCBM1_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TCBM1_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TCBM1_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TCBM1_TA_ALLOC_LIMIT_3 Register TCBM1_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_TA_ALLOC_LIMIT_3 0x1E18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_TA_ALLOC_LIMIT_3 0x1FF01E18u
+
+//! Register Reset Value
+#define TCBM1_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TCBM1_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TCBM1_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TCBM1_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TCBM1_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TCBM1_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TCBM1_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TCBM1_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TCBM1_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TCBM1_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TCBM1_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TCBM1_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TCBM1_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TCBM1_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TCBM1_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TCBM1_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TCBM1_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TCBM2_TA_COMPONENT Register TCBM2_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_TA_COMPONENT 0x2000
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_TA_COMPONENT 0x1FF02000u
+
+//! Register Reset Value
+#define TCBM2_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TCBM2_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TCBM2_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TCBM2_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TCBM2_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TCBM2_TA_CORE Register TCBM2_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_TA_CORE 0x2018
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_TA_CORE 0x1FF02018u
+
+//! Register Reset Value
+#define TCBM2_TA_CORE_RST 0x000050C501090001u
+
+//! Field REV_CODE - rev_code
+#define TCBM2_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TCBM2_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TCBM2_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TCBM2_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TCBM2_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TCBM2_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TCBM2_TA_AGENT_CONTROL Register TCBM2_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_TA_AGENT_CONTROL 0x2020
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_TA_AGENT_CONTROL 0x1FF02020u
+
+//! Register Reset Value
+#define TCBM2_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TCBM2_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TCBM2_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TCBM2_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TCBM2_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TCBM2_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TCBM2_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TCBM2_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TCBM2_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TCBM2_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TCBM2_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TCBM2_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TCBM2_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TCBM2_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TCBM2_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TCBM2_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TCBM2_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TCBM2_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TCBM2_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TCBM2_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TCBM2_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TCBM2_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TCBM2_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TCBM2_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TCBM2_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TCBM2_TA_AGENT_STATUS Register TCBM2_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_TA_AGENT_STATUS 0x2028
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_TA_AGENT_STATUS 0x1FF02028u
+
+//! Register Reset Value
+#define TCBM2_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TCBM2_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TCBM2_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TCBM2_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TCBM2_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TCBM2_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TCBM2_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TCBM2_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TCBM2_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TCBM2_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TCBM2_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TCBM2_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TCBM2_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TCBM2_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TCBM2_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TCBM2_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TCBM2_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TCBM2_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TCBM2_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TCBM2_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TCBM2_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TCBM2_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TCBM2_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TCBM2_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TCBM2_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TCBM2_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TCBM2_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TCBM2_TA_ERROR_LOG Register TCBM2_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_TA_ERROR_LOG 0x2058
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_TA_ERROR_LOG 0x1FF02058u
+
+//! Register Reset Value
+#define TCBM2_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TCBM2_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TCBM2_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TCBM2_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TCBM2_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TCBM2_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TCBM2_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TCBM2_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TCBM2_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TCBM2_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TCBM2_TA_ERROR_LOG_ADDR Register TCBM2_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_TA_ERROR_LOG_ADDR 0x2060
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_TA_ERROR_LOG_ADDR 0x1FF02060u
+
+//! Register Reset Value
+#define TCBM2_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TCBM2_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TCBM2_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_TA_BANDWIDTH_0 Register TCBM2_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_TA_BANDWIDTH_0 0x2100
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_TA_BANDWIDTH_0 0x1FF02100u
+
+//! Register Reset Value
+#define TCBM2_TA_BANDWIDTH_0_RST 0x2000200020002000u
+
+//! Field FRACTION_0 - fraction_0
+#define TCBM2_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TCBM2_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TCBM2_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TCBM2_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TCBM2_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TCBM2_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TCBM2_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TCBM2_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TCBM2_TA_BANDWIDTH_1 Register TCBM2_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_TA_BANDWIDTH_1 0x2108
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_TA_BANDWIDTH_1 0x1FF02108u
+
+//! Register Reset Value
+#define TCBM2_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TCBM2_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TCBM2_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TCBM2_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TCBM2_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TCBM2_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TCBM2_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TCBM2_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TCBM2_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TCBM2_TA_BANDWIDTH_2 Register TCBM2_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_TA_BANDWIDTH_2 0x2110
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_TA_BANDWIDTH_2 0x1FF02110u
+
+//! Register Reset Value
+#define TCBM2_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TCBM2_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TCBM2_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TCBM2_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TCBM2_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TCBM2_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TCBM2_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TCBM2_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TCBM2_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TCBM2_TA_BANDWIDTH_3 Register TCBM2_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_TA_BANDWIDTH_3 0x2118
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_TA_BANDWIDTH_3 0x1FF02118u
+
+//! Register Reset Value
+#define TCBM2_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TCBM2_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TCBM2_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TCBM2_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TCBM2_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TCBM2_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TCBM2_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TCBM2_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TCBM2_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TCBM2_TA_ALLOC_LIMIT_0 Register TCBM2_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_TA_ALLOC_LIMIT_0 0x2200
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_TA_ALLOC_LIMIT_0 0x1FF02200u
+
+//! Register Reset Value
+#define TCBM2_TA_ALLOC_LIMIT_0_RST 0x0404040404040404u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TCBM2_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TCBM2_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TCBM2_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TCBM2_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TCBM2_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TCBM2_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TCBM2_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TCBM2_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TCBM2_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TCBM2_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TCBM2_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TCBM2_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TCBM2_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TCBM2_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TCBM2_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TCBM2_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TCBM2_TA_ALLOC_LIMIT_1 Register TCBM2_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_TA_ALLOC_LIMIT_1 0x2208
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_TA_ALLOC_LIMIT_1 0x1FF02208u
+
+//! Register Reset Value
+#define TCBM2_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TCBM2_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TCBM2_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TCBM2_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TCBM2_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TCBM2_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TCBM2_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TCBM2_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TCBM2_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TCBM2_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TCBM2_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TCBM2_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TCBM2_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TCBM2_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TCBM2_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TCBM2_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TCBM2_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TCBM2_TA_ALLOC_LIMIT_2 Register TCBM2_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_TA_ALLOC_LIMIT_2 0x2210
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_TA_ALLOC_LIMIT_2 0x1FF02210u
+
+//! Register Reset Value
+#define TCBM2_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TCBM2_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TCBM2_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TCBM2_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TCBM2_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TCBM2_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TCBM2_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TCBM2_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TCBM2_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TCBM2_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TCBM2_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TCBM2_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TCBM2_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TCBM2_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TCBM2_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TCBM2_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TCBM2_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TCBM2_TA_ALLOC_LIMIT_3 Register TCBM2_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_TA_ALLOC_LIMIT_3 0x2218
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_TA_ALLOC_LIMIT_3 0x1FF02218u
+
+//! Register Reset Value
+#define TCBM2_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TCBM2_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TCBM2_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TCBM2_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TCBM2_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TCBM2_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TCBM2_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TCBM2_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TCBM2_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TCBM2_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TCBM2_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TCBM2_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TCBM2_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TCBM2_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TCBM2_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TCBM2_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TCBM2_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TE97_TA_COMPONENT Register TE97_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TE97_TA_COMPONENT 0x2400
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_TA_COMPONENT 0x1FF02400u
+
+//! Register Reset Value
+#define TE97_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TE97_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TE97_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TE97_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TE97_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TE97_TA_CORE Register TE97_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TE97_TA_CORE 0x2418
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_TA_CORE 0x1FF02418u
+
+//! Register Reset Value
+#define TE97_TA_CORE_RST 0x000050C5000E0001u
+
+//! Field REV_CODE - rev_code
+#define TE97_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TE97_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TE97_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TE97_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TE97_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TE97_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TE97_TA_AGENT_CONTROL Register TE97_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TE97_TA_AGENT_CONTROL 0x2420
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_TA_AGENT_CONTROL 0x1FF02420u
+
+//! Register Reset Value
+#define TE97_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TE97_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TE97_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TE97_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TE97_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TE97_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TE97_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TE97_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TE97_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TE97_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TE97_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TE97_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TE97_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TE97_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TE97_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TE97_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TE97_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TE97_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TE97_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TE97_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TE97_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TE97_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TE97_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TE97_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TE97_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TE97_TA_AGENT_STATUS Register TE97_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TE97_TA_AGENT_STATUS 0x2428
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_TA_AGENT_STATUS 0x1FF02428u
+
+//! Register Reset Value
+#define TE97_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TE97_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TE97_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TE97_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TE97_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TE97_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TE97_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TE97_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TE97_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TE97_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TE97_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TE97_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TE97_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TE97_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TE97_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TE97_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TE97_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TE97_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TE97_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TE97_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TE97_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TE97_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TE97_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TE97_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TE97_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TE97_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TE97_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TE97_TA_ERROR_LOG Register TE97_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TE97_TA_ERROR_LOG 0x2458
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_TA_ERROR_LOG 0x1FF02458u
+
+//! Register Reset Value
+#define TE97_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TE97_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TE97_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TE97_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TE97_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TE97_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TE97_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TE97_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TE97_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TE97_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TE97_TA_ERROR_LOG_ADDR Register TE97_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TE97_TA_ERROR_LOG_ADDR 0x2460
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_TA_ERROR_LOG_ADDR 0x1FF02460u
+
+//! Register Reset Value
+#define TE97_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TE97_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TE97_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_TA_BANDWIDTH_0 Register TE97_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TE97_TA_BANDWIDTH_0 0x2500
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_TA_BANDWIDTH_0 0x1FF02500u
+
+//! Register Reset Value
+#define TE97_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TE97_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TE97_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TE97_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TE97_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TE97_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TE97_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TE97_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TE97_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TE97_TA_BANDWIDTH_1 Register TE97_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TE97_TA_BANDWIDTH_1 0x2508
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_TA_BANDWIDTH_1 0x1FF02508u
+
+//! Register Reset Value
+#define TE97_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TE97_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TE97_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TE97_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TE97_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TE97_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TE97_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TE97_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TE97_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TE97_TA_BANDWIDTH_2 Register TE97_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TE97_TA_BANDWIDTH_2 0x2510
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_TA_BANDWIDTH_2 0x1FF02510u
+
+//! Register Reset Value
+#define TE97_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TE97_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TE97_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TE97_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TE97_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TE97_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TE97_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TE97_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TE97_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TE97_TA_BANDWIDTH_3 Register TE97_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TE97_TA_BANDWIDTH_3 0x2518
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_TA_BANDWIDTH_3 0x1FF02518u
+
+//! Register Reset Value
+#define TE97_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TE97_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TE97_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TE97_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TE97_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TE97_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TE97_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TE97_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TE97_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TE97_TA_ALLOC_LIMIT_0 Register TE97_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TE97_TA_ALLOC_LIMIT_0 0x2600
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_TA_ALLOC_LIMIT_0 0x1FF02600u
+
+//! Register Reset Value
+#define TE97_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TE97_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TE97_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TE97_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TE97_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TE97_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TE97_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TE97_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TE97_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TE97_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TE97_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TE97_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TE97_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TE97_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TE97_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TE97_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TE97_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TE97_TA_ALLOC_LIMIT_1 Register TE97_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TE97_TA_ALLOC_LIMIT_1 0x2608
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_TA_ALLOC_LIMIT_1 0x1FF02608u
+
+//! Register Reset Value
+#define TE97_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TE97_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TE97_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TE97_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TE97_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TE97_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TE97_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TE97_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TE97_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TE97_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TE97_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TE97_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TE97_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TE97_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TE97_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TE97_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TE97_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TE97_TA_ALLOC_LIMIT_2 Register TE97_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TE97_TA_ALLOC_LIMIT_2 0x2610
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_TA_ALLOC_LIMIT_2 0x1FF02610u
+
+//! Register Reset Value
+#define TE97_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TE97_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TE97_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TE97_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TE97_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TE97_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TE97_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TE97_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TE97_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TE97_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TE97_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TE97_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TE97_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TE97_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TE97_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TE97_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TE97_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TE97_TA_ALLOC_LIMIT_3 Register TE97_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TE97_TA_ALLOC_LIMIT_3 0x2618
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_TA_ALLOC_LIMIT_3 0x1FF02618u
+
+//! Register Reset Value
+#define TE97_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TE97_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TE97_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TE97_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TE97_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TE97_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TE97_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TE97_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TE97_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TE97_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TE97_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TE97_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TE97_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TE97_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TE97_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TE97_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TE97_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TE123_TA_COMPONENT Register TE123_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TE123_TA_COMPONENT 0x2800
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_TA_COMPONENT 0x1FF02800u
+
+//! Register Reset Value
+#define TE123_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TE123_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TE123_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TE123_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TE123_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TE123_TA_CORE Register TE123_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TE123_TA_CORE 0x2818
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_TA_CORE 0x1FF02818u
+
+//! Register Reset Value
+#define TE123_TA_CORE_RST 0x0000CAFE000F0000u
+
+//! Field REV_CODE - rev_code
+#define TE123_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TE123_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TE123_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TE123_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TE123_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TE123_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TE123_TA_AGENT_CONTROL Register TE123_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TE123_TA_AGENT_CONTROL 0x2820
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_TA_AGENT_CONTROL 0x1FF02820u
+
+//! Register Reset Value
+#define TE123_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TE123_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TE123_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TE123_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TE123_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TE123_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TE123_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TE123_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TE123_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TE123_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TE123_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TE123_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TE123_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TE123_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TE123_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TE123_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TE123_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TE123_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TE123_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TE123_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TE123_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TE123_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TE123_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TE123_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TE123_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TE123_TA_AGENT_STATUS Register TE123_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TE123_TA_AGENT_STATUS 0x2828
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_TA_AGENT_STATUS 0x1FF02828u
+
+//! Register Reset Value
+#define TE123_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TE123_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TE123_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TE123_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TE123_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TE123_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TE123_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TE123_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TE123_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TE123_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TE123_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TE123_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TE123_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TE123_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TE123_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TE123_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TE123_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TE123_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TE123_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TE123_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TE123_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TE123_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TE123_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TE123_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TE123_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TE123_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TE123_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TE123_TA_ERROR_LOG Register TE123_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TE123_TA_ERROR_LOG 0x2858
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_TA_ERROR_LOG 0x1FF02858u
+
+//! Register Reset Value
+#define TE123_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TE123_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TE123_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TE123_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TE123_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TE123_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TE123_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TE123_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TE123_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TE123_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TE123_TA_ERROR_LOG_ADDR Register TE123_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TE123_TA_ERROR_LOG_ADDR 0x2860
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_TA_ERROR_LOG_ADDR 0x1FF02860u
+
+//! Register Reset Value
+#define TE123_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TE123_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TE123_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_TA_BANDWIDTH_0 Register TE123_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TE123_TA_BANDWIDTH_0 0x2900
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_TA_BANDWIDTH_0 0x1FF02900u
+
+//! Register Reset Value
+#define TE123_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TE123_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TE123_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TE123_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TE123_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TE123_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TE123_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TE123_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TE123_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TE123_TA_BANDWIDTH_1 Register TE123_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TE123_TA_BANDWIDTH_1 0x2908
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_TA_BANDWIDTH_1 0x1FF02908u
+
+//! Register Reset Value
+#define TE123_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TE123_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TE123_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TE123_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TE123_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TE123_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TE123_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TE123_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TE123_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TE123_TA_BANDWIDTH_2 Register TE123_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TE123_TA_BANDWIDTH_2 0x2910
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_TA_BANDWIDTH_2 0x1FF02910u
+
+//! Register Reset Value
+#define TE123_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TE123_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TE123_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TE123_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TE123_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TE123_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TE123_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TE123_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TE123_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TE123_TA_BANDWIDTH_3 Register TE123_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TE123_TA_BANDWIDTH_3 0x2918
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_TA_BANDWIDTH_3 0x1FF02918u
+
+//! Register Reset Value
+#define TE123_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TE123_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TE123_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TE123_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TE123_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TE123_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TE123_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TE123_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TE123_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TE123_TA_ALLOC_LIMIT_0 Register TE123_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TE123_TA_ALLOC_LIMIT_0 0x2A00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_TA_ALLOC_LIMIT_0 0x1FF02A00u
+
+//! Register Reset Value
+#define TE123_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TE123_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TE123_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TE123_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TE123_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TE123_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TE123_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TE123_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TE123_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TE123_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TE123_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TE123_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TE123_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TE123_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TE123_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TE123_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TE123_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TE123_TA_ALLOC_LIMIT_1 Register TE123_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TE123_TA_ALLOC_LIMIT_1 0x2A08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_TA_ALLOC_LIMIT_1 0x1FF02A08u
+
+//! Register Reset Value
+#define TE123_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TE123_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TE123_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TE123_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TE123_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TE123_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TE123_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TE123_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TE123_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TE123_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TE123_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TE123_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TE123_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TE123_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TE123_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TE123_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TE123_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TE123_TA_ALLOC_LIMIT_2 Register TE123_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TE123_TA_ALLOC_LIMIT_2 0x2A10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_TA_ALLOC_LIMIT_2 0x1FF02A10u
+
+//! Register Reset Value
+#define TE123_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TE123_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TE123_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TE123_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TE123_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TE123_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TE123_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TE123_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TE123_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TE123_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TE123_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TE123_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TE123_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TE123_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TE123_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TE123_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TE123_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TE123_TA_ALLOC_LIMIT_3 Register TE123_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TE123_TA_ALLOC_LIMIT_3 0x2A18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_TA_ALLOC_LIMIT_3 0x1FF02A18u
+
+//! Register Reset Value
+#define TE123_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TE123_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TE123_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TE123_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TE123_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TE123_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TE123_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TE123_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TE123_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TE123_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TE123_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TE123_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TE123_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TE123_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TE123_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TE123_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TE123_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM3_TA_COMPONENT Register TDM3_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_TA_COMPONENT 0x2C00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_TA_COMPONENT 0x1FF02C00u
+
+//! Register Reset Value
+#define TDM3_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TDM3_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TDM3_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TDM3_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TDM3_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TDM3_TA_CORE Register TDM3_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_TA_CORE 0x2C18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_TA_CORE 0x1FF02C18u
+
+//! Register Reset Value
+#define TDM3_TA_CORE_RST 0x000088C3000C0001u
+
+//! Field REV_CODE - rev_code
+#define TDM3_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TDM3_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TDM3_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TDM3_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TDM3_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TDM3_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TDM3_TA_AGENT_CONTROL Register TDM3_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_TA_AGENT_CONTROL 0x2C20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_TA_AGENT_CONTROL 0x1FF02C20u
+
+//! Register Reset Value
+#define TDM3_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TDM3_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TDM3_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TDM3_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TDM3_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM3_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM3_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM3_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM3_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TDM3_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TDM3_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TDM3_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TDM3_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TDM3_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TDM3_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TDM3_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TDM3_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TDM3_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TDM3_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TDM3_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TDM3_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TDM3_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TDM3_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TDM3_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TDM3_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TDM3_TA_AGENT_STATUS Register TDM3_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_TA_AGENT_STATUS 0x2C28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_TA_AGENT_STATUS 0x1FF02C28u
+
+//! Register Reset Value
+#define TDM3_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TDM3_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TDM3_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM3_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM3_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TDM3_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TDM3_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TDM3_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TDM3_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TDM3_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TDM3_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TDM3_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TDM3_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM3_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM3_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TDM3_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TDM3_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TDM3_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TDM3_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TDM3_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TDM3_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TDM3_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TDM3_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TDM3_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TDM3_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TDM3_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TDM3_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TDM3_TA_ERROR_LOG Register TDM3_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_TA_ERROR_LOG 0x2C58
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_TA_ERROR_LOG 0x1FF02C58u
+
+//! Register Reset Value
+#define TDM3_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TDM3_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TDM3_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TDM3_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TDM3_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TDM3_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TDM3_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TDM3_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TDM3_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TDM3_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TDM3_TA_ERROR_LOG_ADDR Register TDM3_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_TA_ERROR_LOG_ADDR 0x2C60
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_TA_ERROR_LOG_ADDR 0x1FF02C60u
+
+//! Register Reset Value
+#define TDM3_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TDM3_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TDM3_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_TA_BANDWIDTH_0 Register TDM3_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_TA_BANDWIDTH_0 0x2D00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_TA_BANDWIDTH_0 0x1FF02D00u
+
+//! Register Reset Value
+#define TDM3_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TDM3_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TDM3_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TDM3_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TDM3_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TDM3_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TDM3_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TDM3_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TDM3_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM3_TA_BANDWIDTH_1 Register TDM3_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_TA_BANDWIDTH_1 0x2D08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_TA_BANDWIDTH_1 0x1FF02D08u
+
+//! Register Reset Value
+#define TDM3_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TDM3_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TDM3_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TDM3_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TDM3_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TDM3_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TDM3_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TDM3_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TDM3_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM3_TA_BANDWIDTH_2 Register TDM3_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_TA_BANDWIDTH_2 0x2D10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_TA_BANDWIDTH_2 0x1FF02D10u
+
+//! Register Reset Value
+#define TDM3_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TDM3_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TDM3_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TDM3_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TDM3_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TDM3_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TDM3_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TDM3_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TDM3_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM3_TA_BANDWIDTH_3 Register TDM3_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_TA_BANDWIDTH_3 0x2D18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_TA_BANDWIDTH_3 0x1FF02D18u
+
+//! Register Reset Value
+#define TDM3_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TDM3_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TDM3_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TDM3_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TDM3_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TDM3_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TDM3_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TDM3_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TDM3_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM3_TA_ALLOC_LIMIT_0 Register TDM3_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_TA_ALLOC_LIMIT_0 0x2E00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_TA_ALLOC_LIMIT_0 0x1FF02E00u
+
+//! Register Reset Value
+#define TDM3_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TDM3_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TDM3_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TDM3_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TDM3_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TDM3_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TDM3_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TDM3_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TDM3_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TDM3_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TDM3_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TDM3_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TDM3_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TDM3_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TDM3_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TDM3_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TDM3_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM3_TA_ALLOC_LIMIT_1 Register TDM3_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_TA_ALLOC_LIMIT_1 0x2E08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_TA_ALLOC_LIMIT_1 0x1FF02E08u
+
+//! Register Reset Value
+#define TDM3_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TDM3_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TDM3_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TDM3_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TDM3_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TDM3_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TDM3_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TDM3_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TDM3_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TDM3_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TDM3_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TDM3_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TDM3_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TDM3_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TDM3_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TDM3_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TDM3_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM3_TA_ALLOC_LIMIT_2 Register TDM3_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_TA_ALLOC_LIMIT_2 0x2E10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_TA_ALLOC_LIMIT_2 0x1FF02E10u
+
+//! Register Reset Value
+#define TDM3_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TDM3_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TDM3_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TDM3_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TDM3_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TDM3_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TDM3_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TDM3_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TDM3_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TDM3_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TDM3_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TDM3_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TDM3_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TDM3_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TDM3_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TDM3_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TDM3_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM3_TA_ALLOC_LIMIT_3 Register TDM3_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_TA_ALLOC_LIMIT_3 0x2E18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_TA_ALLOC_LIMIT_3 0x1FF02E18u
+
+//! Register Reset Value
+#define TDM3_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TDM3_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TDM3_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TDM3_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TDM3_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TDM3_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TDM3_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TDM3_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TDM3_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TDM3_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TDM3_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TDM3_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TDM3_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TDM3_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TDM3_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TDM3_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TDM3_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM4_TA_COMPONENT Register TDM4_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_TA_COMPONENT 0x3000
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_TA_COMPONENT 0x1FF03000u
+
+//! Register Reset Value
+#define TDM4_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TDM4_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TDM4_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TDM4_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TDM4_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TDM4_TA_CORE Register TDM4_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_TA_CORE 0x3018
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_TA_CORE 0x1FF03018u
+
+//! Register Reset Value
+#define TDM4_TA_CORE_RST 0x000088C3000D0001u
+
+//! Field REV_CODE - rev_code
+#define TDM4_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TDM4_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TDM4_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TDM4_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TDM4_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TDM4_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TDM4_TA_AGENT_CONTROL Register TDM4_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_TA_AGENT_CONTROL 0x3020
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_TA_AGENT_CONTROL 0x1FF03020u
+
+//! Register Reset Value
+#define TDM4_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TDM4_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TDM4_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TDM4_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TDM4_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM4_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM4_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM4_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM4_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TDM4_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TDM4_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TDM4_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TDM4_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TDM4_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TDM4_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TDM4_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TDM4_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TDM4_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TDM4_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TDM4_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TDM4_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TDM4_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TDM4_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TDM4_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TDM4_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TDM4_TA_AGENT_STATUS Register TDM4_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_TA_AGENT_STATUS 0x3028
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_TA_AGENT_STATUS 0x1FF03028u
+
+//! Register Reset Value
+#define TDM4_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TDM4_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TDM4_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM4_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM4_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TDM4_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TDM4_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TDM4_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TDM4_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TDM4_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TDM4_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TDM4_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TDM4_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM4_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM4_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TDM4_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TDM4_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TDM4_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TDM4_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TDM4_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TDM4_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TDM4_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TDM4_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TDM4_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TDM4_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TDM4_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TDM4_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TDM4_TA_ERROR_LOG Register TDM4_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_TA_ERROR_LOG 0x3058
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_TA_ERROR_LOG 0x1FF03058u
+
+//! Register Reset Value
+#define TDM4_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TDM4_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TDM4_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TDM4_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TDM4_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TDM4_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TDM4_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TDM4_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TDM4_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TDM4_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TDM4_TA_ERROR_LOG_ADDR Register TDM4_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_TA_ERROR_LOG_ADDR 0x3060
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_TA_ERROR_LOG_ADDR 0x1FF03060u
+
+//! Register Reset Value
+#define TDM4_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TDM4_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TDM4_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_TA_BANDWIDTH_0 Register TDM4_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_TA_BANDWIDTH_0 0x3100
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_TA_BANDWIDTH_0 0x1FF03100u
+
+//! Register Reset Value
+#define TDM4_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TDM4_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TDM4_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TDM4_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TDM4_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TDM4_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TDM4_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TDM4_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TDM4_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM4_TA_BANDWIDTH_1 Register TDM4_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_TA_BANDWIDTH_1 0x3108
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_TA_BANDWIDTH_1 0x1FF03108u
+
+//! Register Reset Value
+#define TDM4_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TDM4_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TDM4_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TDM4_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TDM4_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TDM4_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TDM4_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TDM4_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TDM4_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM4_TA_BANDWIDTH_2 Register TDM4_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_TA_BANDWIDTH_2 0x3110
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_TA_BANDWIDTH_2 0x1FF03110u
+
+//! Register Reset Value
+#define TDM4_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TDM4_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TDM4_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TDM4_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TDM4_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TDM4_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TDM4_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TDM4_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TDM4_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM4_TA_BANDWIDTH_3 Register TDM4_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_TA_BANDWIDTH_3 0x3118
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_TA_BANDWIDTH_3 0x1FF03118u
+
+//! Register Reset Value
+#define TDM4_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TDM4_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TDM4_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TDM4_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TDM4_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TDM4_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TDM4_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TDM4_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TDM4_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM4_TA_ALLOC_LIMIT_0 Register TDM4_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_TA_ALLOC_LIMIT_0 0x3200
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_TA_ALLOC_LIMIT_0 0x1FF03200u
+
+//! Register Reset Value
+#define TDM4_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TDM4_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TDM4_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TDM4_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TDM4_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TDM4_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TDM4_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TDM4_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TDM4_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TDM4_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TDM4_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TDM4_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TDM4_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TDM4_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TDM4_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TDM4_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TDM4_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM4_TA_ALLOC_LIMIT_1 Register TDM4_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_TA_ALLOC_LIMIT_1 0x3208
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_TA_ALLOC_LIMIT_1 0x1FF03208u
+
+//! Register Reset Value
+#define TDM4_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TDM4_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TDM4_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TDM4_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TDM4_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TDM4_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TDM4_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TDM4_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TDM4_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TDM4_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TDM4_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TDM4_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TDM4_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TDM4_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TDM4_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TDM4_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TDM4_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM4_TA_ALLOC_LIMIT_2 Register TDM4_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_TA_ALLOC_LIMIT_2 0x3210
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_TA_ALLOC_LIMIT_2 0x1FF03210u
+
+//! Register Reset Value
+#define TDM4_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TDM4_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TDM4_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TDM4_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TDM4_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TDM4_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TDM4_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TDM4_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TDM4_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TDM4_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TDM4_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TDM4_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TDM4_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TDM4_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TDM4_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TDM4_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TDM4_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM4_TA_ALLOC_LIMIT_3 Register TDM4_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_TA_ALLOC_LIMIT_3 0x3218
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_TA_ALLOC_LIMIT_3 0x1FF03218u
+
+//! Register Reset Value
+#define TDM4_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TDM4_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TDM4_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TDM4_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TDM4_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TDM4_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TDM4_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TDM4_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TDM4_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TDM4_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TDM4_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TDM4_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TDM4_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TDM4_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TDM4_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TDM4_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TDM4_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN01_TA_COMPONENT Register TLN01_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_TA_COMPONENT 0x3400
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_TA_COMPONENT 0x1FF03400u
+
+//! Register Reset Value
+#define TLN01_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TLN01_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TLN01_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TLN01_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TLN01_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TLN01_TA_CORE Register TLN01_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_TA_CORE 0x3418
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_TA_CORE 0x1FF03418u
+
+//! Register Reset Value
+#define TLN01_TA_CORE_RST 0x000050C50F010001u
+
+//! Field REV_CODE - rev_code
+#define TLN01_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TLN01_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TLN01_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TLN01_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TLN01_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TLN01_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TLN01_TA_AGENT_CONTROL Register TLN01_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_TA_AGENT_CONTROL 0x3420
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_TA_AGENT_CONTROL 0x1FF03420u
+
+//! Register Reset Value
+#define TLN01_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TLN01_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TLN01_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TLN01_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TLN01_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN01_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN01_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN01_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN01_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TLN01_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TLN01_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TLN01_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TLN01_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TLN01_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TLN01_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TLN01_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TLN01_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TLN01_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TLN01_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TLN01_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TLN01_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TLN01_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TLN01_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TLN01_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TLN01_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TLN01_TA_AGENT_STATUS Register TLN01_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_TA_AGENT_STATUS 0x3428
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_TA_AGENT_STATUS 0x1FF03428u
+
+//! Register Reset Value
+#define TLN01_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TLN01_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TLN01_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN01_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN01_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TLN01_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TLN01_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TLN01_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TLN01_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TLN01_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TLN01_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TLN01_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TLN01_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN01_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN01_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TLN01_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TLN01_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TLN01_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TLN01_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TLN01_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TLN01_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TLN01_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TLN01_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TLN01_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TLN01_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TLN01_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TLN01_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TLN01_TA_ERROR_LOG Register TLN01_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_TA_ERROR_LOG 0x3458
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_TA_ERROR_LOG 0x1FF03458u
+
+//! Register Reset Value
+#define TLN01_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TLN01_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TLN01_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TLN01_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TLN01_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TLN01_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TLN01_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TLN01_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TLN01_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TLN01_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TLN01_TA_ERROR_LOG_ADDR Register TLN01_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_TA_ERROR_LOG_ADDR 0x3460
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_TA_ERROR_LOG_ADDR 0x1FF03460u
+
+//! Register Reset Value
+#define TLN01_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TLN01_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TLN01_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_TA_BANDWIDTH_0 Register TLN01_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_TA_BANDWIDTH_0 0x3500
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_TA_BANDWIDTH_0 0x1FF03500u
+
+//! Register Reset Value
+#define TLN01_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TLN01_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TLN01_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TLN01_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TLN01_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TLN01_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TLN01_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TLN01_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TLN01_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN01_TA_BANDWIDTH_1 Register TLN01_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_TA_BANDWIDTH_1 0x3508
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_TA_BANDWIDTH_1 0x1FF03508u
+
+//! Register Reset Value
+#define TLN01_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TLN01_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TLN01_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TLN01_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TLN01_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TLN01_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TLN01_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TLN01_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TLN01_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN01_TA_BANDWIDTH_2 Register TLN01_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_TA_BANDWIDTH_2 0x3510
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_TA_BANDWIDTH_2 0x1FF03510u
+
+//! Register Reset Value
+#define TLN01_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TLN01_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TLN01_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TLN01_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TLN01_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TLN01_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TLN01_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TLN01_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TLN01_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN01_TA_BANDWIDTH_3 Register TLN01_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_TA_BANDWIDTH_3 0x3518
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_TA_BANDWIDTH_3 0x1FF03518u
+
+//! Register Reset Value
+#define TLN01_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TLN01_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TLN01_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TLN01_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TLN01_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TLN01_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TLN01_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TLN01_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TLN01_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN01_TA_ALLOC_LIMIT_0 Register TLN01_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_TA_ALLOC_LIMIT_0 0x3600
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_TA_ALLOC_LIMIT_0 0x1FF03600u
+
+//! Register Reset Value
+#define TLN01_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TLN01_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TLN01_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TLN01_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TLN01_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TLN01_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TLN01_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TLN01_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TLN01_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TLN01_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TLN01_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TLN01_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TLN01_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TLN01_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TLN01_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TLN01_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TLN01_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN01_TA_ALLOC_LIMIT_1 Register TLN01_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_TA_ALLOC_LIMIT_1 0x3608
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_TA_ALLOC_LIMIT_1 0x1FF03608u
+
+//! Register Reset Value
+#define TLN01_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TLN01_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TLN01_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TLN01_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TLN01_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TLN01_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TLN01_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TLN01_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TLN01_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TLN01_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TLN01_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TLN01_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TLN01_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TLN01_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TLN01_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TLN01_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TLN01_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN01_TA_ALLOC_LIMIT_2 Register TLN01_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_TA_ALLOC_LIMIT_2 0x3610
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_TA_ALLOC_LIMIT_2 0x1FF03610u
+
+//! Register Reset Value
+#define TLN01_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TLN01_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TLN01_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TLN01_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TLN01_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TLN01_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TLN01_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TLN01_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TLN01_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TLN01_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TLN01_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TLN01_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TLN01_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TLN01_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TLN01_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TLN01_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TLN01_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN01_TA_ALLOC_LIMIT_3 Register TLN01_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_TA_ALLOC_LIMIT_3 0x3618
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_TA_ALLOC_LIMIT_3 0x1FF03618u
+
+//! Register Reset Value
+#define TLN01_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TLN01_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TLN01_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TLN01_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TLN01_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TLN01_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TLN01_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TLN01_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TLN01_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TLN01_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TLN01_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TLN01_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TLN01_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TLN01_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TLN01_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TLN01_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TLN01_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN02_TA_COMPONENT Register TLN02_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_TA_COMPONENT 0x3800
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_TA_COMPONENT 0x1FF03800u
+
+//! Register Reset Value
+#define TLN02_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TLN02_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TLN02_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TLN02_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TLN02_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TLN02_TA_CORE Register TLN02_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_TA_CORE 0x3818
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_TA_CORE 0x1FF03818u
+
+//! Register Reset Value
+#define TLN02_TA_CORE_RST 0x000050C50F020001u
+
+//! Field REV_CODE - rev_code
+#define TLN02_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TLN02_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TLN02_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TLN02_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TLN02_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TLN02_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TLN02_TA_AGENT_CONTROL Register TLN02_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_TA_AGENT_CONTROL 0x3820
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_TA_AGENT_CONTROL 0x1FF03820u
+
+//! Register Reset Value
+#define TLN02_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TLN02_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TLN02_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TLN02_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TLN02_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN02_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN02_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN02_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN02_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TLN02_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TLN02_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TLN02_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TLN02_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TLN02_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TLN02_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TLN02_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TLN02_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TLN02_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TLN02_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TLN02_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TLN02_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TLN02_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TLN02_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TLN02_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TLN02_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TLN02_TA_AGENT_STATUS Register TLN02_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_TA_AGENT_STATUS 0x3828
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_TA_AGENT_STATUS 0x1FF03828u
+
+//! Register Reset Value
+#define TLN02_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TLN02_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TLN02_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN02_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN02_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TLN02_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TLN02_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TLN02_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TLN02_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TLN02_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TLN02_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TLN02_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TLN02_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN02_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN02_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TLN02_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TLN02_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TLN02_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TLN02_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TLN02_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TLN02_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TLN02_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TLN02_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TLN02_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TLN02_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TLN02_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TLN02_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TLN02_TA_ERROR_LOG Register TLN02_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_TA_ERROR_LOG 0x3858
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_TA_ERROR_LOG 0x1FF03858u
+
+//! Register Reset Value
+#define TLN02_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TLN02_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TLN02_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TLN02_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TLN02_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TLN02_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TLN02_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TLN02_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TLN02_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TLN02_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TLN02_TA_ERROR_LOG_ADDR Register TLN02_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_TA_ERROR_LOG_ADDR 0x3860
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_TA_ERROR_LOG_ADDR 0x1FF03860u
+
+//! Register Reset Value
+#define TLN02_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TLN02_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TLN02_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_TA_BANDWIDTH_0 Register TLN02_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_TA_BANDWIDTH_0 0x3900
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_TA_BANDWIDTH_0 0x1FF03900u
+
+//! Register Reset Value
+#define TLN02_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TLN02_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TLN02_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TLN02_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TLN02_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TLN02_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TLN02_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TLN02_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TLN02_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN02_TA_BANDWIDTH_1 Register TLN02_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_TA_BANDWIDTH_1 0x3908
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_TA_BANDWIDTH_1 0x1FF03908u
+
+//! Register Reset Value
+#define TLN02_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TLN02_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TLN02_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TLN02_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TLN02_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TLN02_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TLN02_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TLN02_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TLN02_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN02_TA_BANDWIDTH_2 Register TLN02_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_TA_BANDWIDTH_2 0x3910
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_TA_BANDWIDTH_2 0x1FF03910u
+
+//! Register Reset Value
+#define TLN02_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TLN02_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TLN02_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TLN02_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TLN02_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TLN02_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TLN02_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TLN02_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TLN02_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN02_TA_BANDWIDTH_3 Register TLN02_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_TA_BANDWIDTH_3 0x3918
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_TA_BANDWIDTH_3 0x1FF03918u
+
+//! Register Reset Value
+#define TLN02_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TLN02_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TLN02_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TLN02_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TLN02_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TLN02_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TLN02_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TLN02_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TLN02_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN02_TA_ALLOC_LIMIT_0 Register TLN02_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_TA_ALLOC_LIMIT_0 0x3A00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_TA_ALLOC_LIMIT_0 0x1FF03A00u
+
+//! Register Reset Value
+#define TLN02_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TLN02_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TLN02_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TLN02_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TLN02_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TLN02_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TLN02_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TLN02_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TLN02_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TLN02_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TLN02_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TLN02_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TLN02_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TLN02_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TLN02_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TLN02_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TLN02_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN02_TA_ALLOC_LIMIT_1 Register TLN02_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_TA_ALLOC_LIMIT_1 0x3A08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_TA_ALLOC_LIMIT_1 0x1FF03A08u
+
+//! Register Reset Value
+#define TLN02_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TLN02_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TLN02_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TLN02_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TLN02_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TLN02_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TLN02_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TLN02_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TLN02_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TLN02_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TLN02_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TLN02_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TLN02_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TLN02_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TLN02_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TLN02_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TLN02_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN02_TA_ALLOC_LIMIT_2 Register TLN02_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_TA_ALLOC_LIMIT_2 0x3A10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_TA_ALLOC_LIMIT_2 0x1FF03A10u
+
+//! Register Reset Value
+#define TLN02_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TLN02_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TLN02_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TLN02_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TLN02_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TLN02_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TLN02_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TLN02_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TLN02_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TLN02_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TLN02_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TLN02_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TLN02_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TLN02_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TLN02_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TLN02_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TLN02_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN02_TA_ALLOC_LIMIT_3 Register TLN02_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_TA_ALLOC_LIMIT_3 0x3A18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_TA_ALLOC_LIMIT_3 0x1FF03A18u
+
+//! Register Reset Value
+#define TLN02_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TLN02_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TLN02_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TLN02_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TLN02_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TLN02_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TLN02_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TLN02_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TLN02_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TLN02_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TLN02_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TLN02_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TLN02_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TLN02_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TLN02_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TLN02_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TLN02_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN03_TA_COMPONENT Register TLN03_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_TA_COMPONENT 0x3C00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_TA_COMPONENT 0x1FF03C00u
+
+//! Register Reset Value
+#define TLN03_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TLN03_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TLN03_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TLN03_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TLN03_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TLN03_TA_CORE Register TLN03_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_TA_CORE 0x3C18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_TA_CORE 0x1FF03C18u
+
+//! Register Reset Value
+#define TLN03_TA_CORE_RST 0x000050C50F030001u
+
+//! Field REV_CODE - rev_code
+#define TLN03_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TLN03_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TLN03_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TLN03_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TLN03_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TLN03_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TLN03_TA_AGENT_CONTROL Register TLN03_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_TA_AGENT_CONTROL 0x3C20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_TA_AGENT_CONTROL 0x1FF03C20u
+
+//! Register Reset Value
+#define TLN03_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TLN03_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TLN03_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TLN03_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TLN03_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN03_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN03_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN03_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN03_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TLN03_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TLN03_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TLN03_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TLN03_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TLN03_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TLN03_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TLN03_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TLN03_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TLN03_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TLN03_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TLN03_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TLN03_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TLN03_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TLN03_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TLN03_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TLN03_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TLN03_TA_AGENT_STATUS Register TLN03_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_TA_AGENT_STATUS 0x3C28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_TA_AGENT_STATUS 0x1FF03C28u
+
+//! Register Reset Value
+#define TLN03_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TLN03_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TLN03_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN03_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN03_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TLN03_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TLN03_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TLN03_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TLN03_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TLN03_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TLN03_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TLN03_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TLN03_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN03_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN03_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TLN03_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TLN03_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TLN03_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TLN03_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TLN03_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TLN03_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TLN03_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TLN03_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TLN03_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TLN03_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TLN03_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TLN03_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TLN03_TA_ERROR_LOG Register TLN03_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_TA_ERROR_LOG 0x3C58
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_TA_ERROR_LOG 0x1FF03C58u
+
+//! Register Reset Value
+#define TLN03_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TLN03_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TLN03_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TLN03_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TLN03_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TLN03_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TLN03_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TLN03_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TLN03_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TLN03_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TLN03_TA_ERROR_LOG_ADDR Register TLN03_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_TA_ERROR_LOG_ADDR 0x3C60
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_TA_ERROR_LOG_ADDR 0x1FF03C60u
+
+//! Register Reset Value
+#define TLN03_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TLN03_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TLN03_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_TA_BANDWIDTH_0 Register TLN03_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_TA_BANDWIDTH_0 0x3D00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_TA_BANDWIDTH_0 0x1FF03D00u
+
+//! Register Reset Value
+#define TLN03_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TLN03_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TLN03_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TLN03_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TLN03_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TLN03_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TLN03_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TLN03_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TLN03_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN03_TA_BANDWIDTH_1 Register TLN03_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_TA_BANDWIDTH_1 0x3D08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_TA_BANDWIDTH_1 0x1FF03D08u
+
+//! Register Reset Value
+#define TLN03_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TLN03_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TLN03_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TLN03_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TLN03_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TLN03_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TLN03_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TLN03_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TLN03_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN03_TA_BANDWIDTH_2 Register TLN03_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_TA_BANDWIDTH_2 0x3D10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_TA_BANDWIDTH_2 0x1FF03D10u
+
+//! Register Reset Value
+#define TLN03_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TLN03_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TLN03_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TLN03_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TLN03_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TLN03_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TLN03_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TLN03_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TLN03_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN03_TA_BANDWIDTH_3 Register TLN03_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_TA_BANDWIDTH_3 0x3D18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_TA_BANDWIDTH_3 0x1FF03D18u
+
+//! Register Reset Value
+#define TLN03_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TLN03_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TLN03_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TLN03_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TLN03_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TLN03_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TLN03_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TLN03_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TLN03_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN03_TA_ALLOC_LIMIT_0 Register TLN03_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_TA_ALLOC_LIMIT_0 0x3E00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_TA_ALLOC_LIMIT_0 0x1FF03E00u
+
+//! Register Reset Value
+#define TLN03_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TLN03_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TLN03_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TLN03_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TLN03_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TLN03_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TLN03_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TLN03_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TLN03_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TLN03_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TLN03_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TLN03_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TLN03_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TLN03_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TLN03_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TLN03_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TLN03_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN03_TA_ALLOC_LIMIT_1 Register TLN03_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_TA_ALLOC_LIMIT_1 0x3E08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_TA_ALLOC_LIMIT_1 0x1FF03E08u
+
+//! Register Reset Value
+#define TLN03_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TLN03_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TLN03_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TLN03_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TLN03_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TLN03_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TLN03_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TLN03_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TLN03_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TLN03_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TLN03_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TLN03_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TLN03_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TLN03_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TLN03_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TLN03_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TLN03_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN03_TA_ALLOC_LIMIT_2 Register TLN03_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_TA_ALLOC_LIMIT_2 0x3E10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_TA_ALLOC_LIMIT_2 0x1FF03E10u
+
+//! Register Reset Value
+#define TLN03_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TLN03_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TLN03_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TLN03_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TLN03_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TLN03_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TLN03_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TLN03_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TLN03_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TLN03_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TLN03_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TLN03_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TLN03_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TLN03_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TLN03_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TLN03_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TLN03_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN03_TA_ALLOC_LIMIT_3 Register TLN03_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_TA_ALLOC_LIMIT_3 0x3E18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_TA_ALLOC_LIMIT_3 0x1FF03E18u
+
+//! Register Reset Value
+#define TLN03_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TLN03_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TLN03_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TLN03_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TLN03_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TLN03_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TLN03_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TLN03_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TLN03_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TLN03_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TLN03_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TLN03_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TLN03_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TLN03_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TLN03_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TLN03_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TLN03_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TEX04_TA_COMPONENT Register TEX04_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_TA_COMPONENT 0x4000
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_TA_COMPONENT 0x1FF04000u
+
+//! Register Reset Value
+#define TEX04_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TEX04_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TEX04_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TEX04_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TEX04_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TEX04_TA_CORE Register TEX04_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_TA_CORE 0x4018
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_TA_CORE 0x1FF04018u
+
+//! Register Reset Value
+#define TEX04_TA_CORE_RST 0x000050C50F040001u
+
+//! Field REV_CODE - rev_code
+#define TEX04_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TEX04_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TEX04_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TEX04_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TEX04_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TEX04_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TEX04_TA_AGENT_CONTROL Register TEX04_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_TA_AGENT_CONTROL 0x4020
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_TA_AGENT_CONTROL 0x1FF04020u
+
+//! Register Reset Value
+#define TEX04_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TEX04_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TEX04_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TEX04_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TEX04_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TEX04_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TEX04_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TEX04_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TEX04_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TEX04_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TEX04_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TEX04_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TEX04_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TEX04_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TEX04_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TEX04_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TEX04_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TEX04_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TEX04_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TEX04_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TEX04_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TEX04_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TEX04_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TEX04_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TEX04_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TEX04_TA_AGENT_STATUS Register TEX04_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_TA_AGENT_STATUS 0x4028
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_TA_AGENT_STATUS 0x1FF04028u
+
+//! Register Reset Value
+#define TEX04_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TEX04_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TEX04_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TEX04_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TEX04_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TEX04_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TEX04_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TEX04_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TEX04_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TEX04_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TEX04_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TEX04_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TEX04_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TEX04_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TEX04_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TEX04_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TEX04_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TEX04_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TEX04_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TEX04_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TEX04_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TEX04_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TEX04_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TEX04_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TEX04_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TEX04_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TEX04_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TEX04_TA_ERROR_LOG Register TEX04_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_TA_ERROR_LOG 0x4058
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_TA_ERROR_LOG 0x1FF04058u
+
+//! Register Reset Value
+#define TEX04_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TEX04_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TEX04_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TEX04_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TEX04_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TEX04_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TEX04_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TEX04_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TEX04_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TEX04_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TEX04_TA_ERROR_LOG_ADDR Register TEX04_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_TA_ERROR_LOG_ADDR 0x4060
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_TA_ERROR_LOG_ADDR 0x1FF04060u
+
+//! Register Reset Value
+#define TEX04_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TEX04_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TEX04_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_TA_BANDWIDTH_0 Register TEX04_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_TA_BANDWIDTH_0 0x4100
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_TA_BANDWIDTH_0 0x1FF04100u
+
+//! Register Reset Value
+#define TEX04_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TEX04_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TEX04_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TEX04_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TEX04_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TEX04_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TEX04_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TEX04_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TEX04_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TEX04_TA_BANDWIDTH_1 Register TEX04_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_TA_BANDWIDTH_1 0x4108
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_TA_BANDWIDTH_1 0x1FF04108u
+
+//! Register Reset Value
+#define TEX04_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TEX04_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TEX04_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TEX04_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TEX04_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TEX04_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TEX04_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TEX04_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TEX04_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TEX04_TA_BANDWIDTH_2 Register TEX04_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_TA_BANDWIDTH_2 0x4110
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_TA_BANDWIDTH_2 0x1FF04110u
+
+//! Register Reset Value
+#define TEX04_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TEX04_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TEX04_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TEX04_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TEX04_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TEX04_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TEX04_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TEX04_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TEX04_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TEX04_TA_BANDWIDTH_3 Register TEX04_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_TA_BANDWIDTH_3 0x4118
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_TA_BANDWIDTH_3 0x1FF04118u
+
+//! Register Reset Value
+#define TEX04_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TEX04_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TEX04_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TEX04_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TEX04_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TEX04_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TEX04_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TEX04_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TEX04_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TEX04_TA_ALLOC_LIMIT_0 Register TEX04_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_TA_ALLOC_LIMIT_0 0x4200
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_TA_ALLOC_LIMIT_0 0x1FF04200u
+
+//! Register Reset Value
+#define TEX04_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TEX04_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TEX04_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TEX04_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TEX04_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TEX04_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TEX04_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TEX04_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TEX04_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TEX04_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TEX04_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TEX04_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TEX04_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TEX04_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TEX04_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TEX04_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TEX04_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TEX04_TA_ALLOC_LIMIT_1 Register TEX04_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_TA_ALLOC_LIMIT_1 0x4208
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_TA_ALLOC_LIMIT_1 0x1FF04208u
+
+//! Register Reset Value
+#define TEX04_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TEX04_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TEX04_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TEX04_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TEX04_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TEX04_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TEX04_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TEX04_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TEX04_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TEX04_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TEX04_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TEX04_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TEX04_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TEX04_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TEX04_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TEX04_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TEX04_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TEX04_TA_ALLOC_LIMIT_2 Register TEX04_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_TA_ALLOC_LIMIT_2 0x4210
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_TA_ALLOC_LIMIT_2 0x1FF04210u
+
+//! Register Reset Value
+#define TEX04_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TEX04_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TEX04_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TEX04_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TEX04_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TEX04_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TEX04_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TEX04_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TEX04_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TEX04_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TEX04_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TEX04_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TEX04_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TEX04_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TEX04_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TEX04_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TEX04_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TEX04_TA_ALLOC_LIMIT_3 Register TEX04_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_TA_ALLOC_LIMIT_3 0x4218
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_TA_ALLOC_LIMIT_3 0x1FF04218u
+
+//! Register Reset Value
+#define TEX04_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TEX04_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TEX04_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TEX04_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TEX04_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TEX04_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TEX04_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TEX04_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TEX04_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TEX04_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TEX04_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TEX04_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TEX04_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TEX04_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TEX04_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TEX04_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TEX04_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TEX05_TA_COMPONENT Register TEX05_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_TA_COMPONENT 0x4400
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_TA_COMPONENT 0x1FF04400u
+
+//! Register Reset Value
+#define TEX05_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TEX05_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TEX05_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TEX05_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TEX05_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TEX05_TA_CORE Register TEX05_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_TA_CORE 0x4418
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_TA_CORE 0x1FF04418u
+
+//! Register Reset Value
+#define TEX05_TA_CORE_RST 0x000050C50F050001u
+
+//! Field REV_CODE - rev_code
+#define TEX05_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TEX05_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TEX05_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TEX05_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TEX05_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TEX05_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TEX05_TA_AGENT_CONTROL Register TEX05_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_TA_AGENT_CONTROL 0x4420
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_TA_AGENT_CONTROL 0x1FF04420u
+
+//! Register Reset Value
+#define TEX05_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TEX05_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TEX05_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TEX05_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TEX05_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TEX05_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TEX05_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TEX05_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TEX05_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TEX05_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TEX05_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TEX05_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TEX05_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TEX05_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TEX05_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TEX05_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TEX05_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TEX05_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TEX05_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TEX05_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TEX05_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TEX05_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TEX05_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TEX05_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TEX05_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TEX05_TA_AGENT_STATUS Register TEX05_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_TA_AGENT_STATUS 0x4428
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_TA_AGENT_STATUS 0x1FF04428u
+
+//! Register Reset Value
+#define TEX05_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TEX05_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TEX05_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TEX05_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TEX05_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TEX05_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TEX05_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TEX05_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TEX05_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TEX05_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TEX05_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TEX05_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TEX05_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TEX05_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TEX05_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TEX05_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TEX05_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TEX05_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TEX05_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TEX05_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TEX05_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TEX05_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TEX05_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TEX05_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TEX05_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TEX05_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TEX05_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TEX05_TA_ERROR_LOG Register TEX05_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_TA_ERROR_LOG 0x4458
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_TA_ERROR_LOG 0x1FF04458u
+
+//! Register Reset Value
+#define TEX05_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TEX05_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TEX05_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TEX05_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TEX05_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TEX05_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TEX05_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TEX05_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TEX05_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TEX05_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TEX05_TA_ERROR_LOG_ADDR Register TEX05_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_TA_ERROR_LOG_ADDR 0x4460
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_TA_ERROR_LOG_ADDR 0x1FF04460u
+
+//! Register Reset Value
+#define TEX05_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TEX05_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TEX05_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_TA_BANDWIDTH_0 Register TEX05_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_TA_BANDWIDTH_0 0x4500
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_TA_BANDWIDTH_0 0x1FF04500u
+
+//! Register Reset Value
+#define TEX05_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TEX05_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TEX05_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TEX05_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TEX05_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TEX05_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TEX05_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TEX05_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TEX05_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TEX05_TA_BANDWIDTH_1 Register TEX05_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_TA_BANDWIDTH_1 0x4508
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_TA_BANDWIDTH_1 0x1FF04508u
+
+//! Register Reset Value
+#define TEX05_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TEX05_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TEX05_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TEX05_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TEX05_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TEX05_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TEX05_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TEX05_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TEX05_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TEX05_TA_BANDWIDTH_2 Register TEX05_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_TA_BANDWIDTH_2 0x4510
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_TA_BANDWIDTH_2 0x1FF04510u
+
+//! Register Reset Value
+#define TEX05_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TEX05_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TEX05_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TEX05_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TEX05_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TEX05_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TEX05_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TEX05_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TEX05_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TEX05_TA_BANDWIDTH_3 Register TEX05_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_TA_BANDWIDTH_3 0x4518
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_TA_BANDWIDTH_3 0x1FF04518u
+
+//! Register Reset Value
+#define TEX05_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TEX05_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TEX05_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TEX05_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TEX05_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TEX05_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TEX05_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TEX05_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TEX05_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TEX05_TA_ALLOC_LIMIT_0 Register TEX05_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_TA_ALLOC_LIMIT_0 0x4600
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_TA_ALLOC_LIMIT_0 0x1FF04600u
+
+//! Register Reset Value
+#define TEX05_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TEX05_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TEX05_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TEX05_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TEX05_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TEX05_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TEX05_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TEX05_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TEX05_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TEX05_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TEX05_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TEX05_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TEX05_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TEX05_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TEX05_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TEX05_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TEX05_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TEX05_TA_ALLOC_LIMIT_1 Register TEX05_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_TA_ALLOC_LIMIT_1 0x4608
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_TA_ALLOC_LIMIT_1 0x1FF04608u
+
+//! Register Reset Value
+#define TEX05_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TEX05_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TEX05_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TEX05_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TEX05_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TEX05_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TEX05_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TEX05_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TEX05_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TEX05_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TEX05_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TEX05_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TEX05_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TEX05_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TEX05_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TEX05_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TEX05_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TEX05_TA_ALLOC_LIMIT_2 Register TEX05_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_TA_ALLOC_LIMIT_2 0x4610
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_TA_ALLOC_LIMIT_2 0x1FF04610u
+
+//! Register Reset Value
+#define TEX05_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TEX05_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TEX05_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TEX05_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TEX05_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TEX05_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TEX05_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TEX05_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TEX05_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TEX05_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TEX05_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TEX05_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TEX05_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TEX05_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TEX05_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TEX05_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TEX05_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TEX05_TA_ALLOC_LIMIT_3 Register TEX05_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_TA_ALLOC_LIMIT_3 0x4618
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_TA_ALLOC_LIMIT_3 0x1FF04618u
+
+//! Register Reset Value
+#define TEX05_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TEX05_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TEX05_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TEX05_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TEX05_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TEX05_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TEX05_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TEX05_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TEX05_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TEX05_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TEX05_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TEX05_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TEX05_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TEX05_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TEX05_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TEX05_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TEX05_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN06_TA_COMPONENT Register TLN06_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_TA_COMPONENT 0x4800
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_TA_COMPONENT 0x1FF04800u
+
+//! Register Reset Value
+#define TLN06_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TLN06_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TLN06_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TLN06_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TLN06_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TLN06_TA_CORE Register TLN06_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_TA_CORE 0x4818
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_TA_CORE 0x1FF04818u
+
+//! Register Reset Value
+#define TLN06_TA_CORE_RST 0x000050C50F060001u
+
+//! Field REV_CODE - rev_code
+#define TLN06_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TLN06_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TLN06_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TLN06_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TLN06_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TLN06_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TLN06_TA_AGENT_CONTROL Register TLN06_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_TA_AGENT_CONTROL 0x4820
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_TA_AGENT_CONTROL 0x1FF04820u
+
+//! Register Reset Value
+#define TLN06_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TLN06_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TLN06_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TLN06_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TLN06_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN06_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN06_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN06_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN06_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TLN06_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TLN06_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TLN06_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TLN06_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TLN06_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TLN06_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TLN06_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TLN06_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TLN06_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TLN06_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TLN06_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TLN06_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TLN06_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TLN06_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TLN06_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TLN06_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TLN06_TA_AGENT_STATUS Register TLN06_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_TA_AGENT_STATUS 0x4828
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_TA_AGENT_STATUS 0x1FF04828u
+
+//! Register Reset Value
+#define TLN06_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TLN06_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TLN06_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN06_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN06_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TLN06_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TLN06_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TLN06_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TLN06_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TLN06_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TLN06_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TLN06_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TLN06_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN06_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN06_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TLN06_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TLN06_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TLN06_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TLN06_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TLN06_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TLN06_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TLN06_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TLN06_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TLN06_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TLN06_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TLN06_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TLN06_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TLN06_TA_ERROR_LOG Register TLN06_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_TA_ERROR_LOG 0x4858
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_TA_ERROR_LOG 0x1FF04858u
+
+//! Register Reset Value
+#define TLN06_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TLN06_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TLN06_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TLN06_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TLN06_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TLN06_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TLN06_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TLN06_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TLN06_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TLN06_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TLN06_TA_ERROR_LOG_ADDR Register TLN06_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_TA_ERROR_LOG_ADDR 0x4860
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_TA_ERROR_LOG_ADDR 0x1FF04860u
+
+//! Register Reset Value
+#define TLN06_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TLN06_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TLN06_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_TA_BANDWIDTH_0 Register TLN06_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_TA_BANDWIDTH_0 0x4900
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_TA_BANDWIDTH_0 0x1FF04900u
+
+//! Register Reset Value
+#define TLN06_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TLN06_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TLN06_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TLN06_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TLN06_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TLN06_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TLN06_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TLN06_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TLN06_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN06_TA_BANDWIDTH_1 Register TLN06_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_TA_BANDWIDTH_1 0x4908
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_TA_BANDWIDTH_1 0x1FF04908u
+
+//! Register Reset Value
+#define TLN06_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TLN06_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TLN06_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TLN06_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TLN06_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TLN06_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TLN06_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TLN06_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TLN06_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN06_TA_BANDWIDTH_2 Register TLN06_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_TA_BANDWIDTH_2 0x4910
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_TA_BANDWIDTH_2 0x1FF04910u
+
+//! Register Reset Value
+#define TLN06_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TLN06_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TLN06_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TLN06_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TLN06_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TLN06_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TLN06_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TLN06_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TLN06_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN06_TA_BANDWIDTH_3 Register TLN06_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_TA_BANDWIDTH_3 0x4918
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_TA_BANDWIDTH_3 0x1FF04918u
+
+//! Register Reset Value
+#define TLN06_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TLN06_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TLN06_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TLN06_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TLN06_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TLN06_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TLN06_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TLN06_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TLN06_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN06_TA_ALLOC_LIMIT_0 Register TLN06_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_TA_ALLOC_LIMIT_0 0x4A00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_TA_ALLOC_LIMIT_0 0x1FF04A00u
+
+//! Register Reset Value
+#define TLN06_TA_ALLOC_LIMIT_0_RST 0x0101010101010101u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TLN06_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TLN06_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TLN06_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TLN06_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TLN06_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TLN06_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TLN06_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TLN06_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TLN06_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TLN06_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TLN06_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TLN06_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TLN06_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TLN06_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TLN06_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TLN06_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN06_TA_ALLOC_LIMIT_1 Register TLN06_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_TA_ALLOC_LIMIT_1 0x4A08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_TA_ALLOC_LIMIT_1 0x1FF04A08u
+
+//! Register Reset Value
+#define TLN06_TA_ALLOC_LIMIT_1_RST 0x0000010101010101u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TLN06_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TLN06_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TLN06_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TLN06_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TLN06_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TLN06_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TLN06_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TLN06_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TLN06_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TLN06_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TLN06_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TLN06_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TLN06_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TLN06_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TLN06_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TLN06_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN06_TA_ALLOC_LIMIT_2 Register TLN06_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_TA_ALLOC_LIMIT_2 0x4A10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_TA_ALLOC_LIMIT_2 0x1FF04A10u
+
+//! Register Reset Value
+#define TLN06_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TLN06_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TLN06_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TLN06_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TLN06_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TLN06_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TLN06_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TLN06_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TLN06_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TLN06_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TLN06_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TLN06_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TLN06_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TLN06_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TLN06_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TLN06_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TLN06_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN06_TA_ALLOC_LIMIT_3 Register TLN06_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_TA_ALLOC_LIMIT_3 0x4A18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_TA_ALLOC_LIMIT_3 0x1FF04A18u
+
+//! Register Reset Value
+#define TLN06_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TLN06_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TLN06_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TLN06_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TLN06_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TLN06_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TLN06_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TLN06_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TLN06_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TLN06_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TLN06_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TLN06_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TLN06_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TLN06_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TLN06_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TLN06_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TLN06_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE97W_IA_COMPONENT Register IE97W_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IE97W_IA_COMPONENT 0x10000
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97W_IA_COMPONENT 0x1FF10000u
+
+//! Register Reset Value
+#define IE97W_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IE97W_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IE97W_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IE97W_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IE97W_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IE97W_IA_CORE Register IE97W_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IE97W_IA_CORE 0x10018
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97W_IA_CORE 0x1FF10018u
+
+//! Register Reset Value
+#define IE97W_IA_CORE_RST 0x0000CAFE010E0000u
+
+//! Field REV_CODE - rev_code
+#define IE97W_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IE97W_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IE97W_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IE97W_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IE97W_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IE97W_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IE97W_IA_AGENT_CONTROL Register IE97W_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IE97W_IA_AGENT_CONTROL 0x10020
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97W_IA_AGENT_CONTROL 0x1FF10020u
+
+//! Register Reset Value
+#define IE97W_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IE97W_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IE97W_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IE97W_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IE97W_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IE97W_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IE97W_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IE97W_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IE97W_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IE97W_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IE97W_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IE97W_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IE97W_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IE97W_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IE97W_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IE97W_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IE97W_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IE97W_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IE97W_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IE97W_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IE97W_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IE97W_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IE97W_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IE97W_IA_AGENT_STATUS Register IE97W_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IE97W_IA_AGENT_STATUS 0x10028
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97W_IA_AGENT_STATUS 0x1FF10028u
+
+//! Register Reset Value
+#define IE97W_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IE97W_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IE97W_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IE97W_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IE97W_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IE97W_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IE97W_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IE97W_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IE97W_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IE97W_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IE97W_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IE97W_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IE97W_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IE97W_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IE97W_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IE97W_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IE97W_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IE97W_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IE97W_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IE97W_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IE97W_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IE97W_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IE97W_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IE97W_IA_ERROR_LOG Register IE97W_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IE97W_IA_ERROR_LOG 0x10058
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97W_IA_ERROR_LOG 0x1FF10058u
+
+//! Register Reset Value
+#define IE97W_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IE97W_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IE97W_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IE97W_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IE97W_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IE97W_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IE97W_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IE97W_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IE97W_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IE97W_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IE97W_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IE97W_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IE97W_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IE97W_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IE97W_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IE97W_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IE97W_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IE97W_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IE97W_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IE97W_IA_ERROR_LOG_ADDR Register IE97W_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IE97W_IA_ERROR_LOG_ADDR 0x10060
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97W_IA_ERROR_LOG_ADDR 0x1FF10060u
+
+//! Register Reset Value
+#define IE97W_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IE97W_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IE97W_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IE97W_IA_CORE_FLAG Register IE97W_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IE97W_IA_CORE_FLAG 0x10068
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97W_IA_CORE_FLAG 0x1FF10068u
+
+//! Register Reset Value
+#define IE97W_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IE97W_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IE97W_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IE97W_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IE97W_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IE97W_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IE97W_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IE97W_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IE97W_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IE97W_IA_ADDR_FILL_IN Register IE97W_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IE97W_IA_ADDR_FILL_IN 0x10070
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97W_IA_ADDR_FILL_IN 0x1FF10070u
+
+//! Register Reset Value
+#define IE97W_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IE97W_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IE97W_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IE97W_IA_BANDWIDTH_0 Register IE97W_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IE97W_IA_BANDWIDTH_0 0x10100
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97W_IA_BANDWIDTH_0 0x1FF10100u
+
+//! Register Reset Value
+#define IE97W_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IE97W_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IE97W_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IE97W_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IE97W_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IE97W_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IE97W_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IE97W_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IE97W_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IE97W_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IE97W_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IE97W_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IE97W_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IE97W_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IE97W_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IE97W_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IE97W_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE97W_IA_BANDWIDTH_1 Register IE97W_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IE97W_IA_BANDWIDTH_1 0x10108
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97W_IA_BANDWIDTH_1 0x1FF10108u
+
+//! Register Reset Value
+#define IE97W_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IE97W_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IE97W_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IE97W_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IE97W_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IE97W_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IE97W_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IE97W_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IE97W_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IE97W_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IE97W_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IE97W_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IE97W_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IE97W_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IE97W_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IE97W_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IE97W_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE97W_IA_BANDWIDTH_2 Register IE97W_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IE97W_IA_BANDWIDTH_2 0x10110
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97W_IA_BANDWIDTH_2 0x1FF10110u
+
+//! Register Reset Value
+#define IE97W_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IE97W_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IE97W_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IE97W_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IE97W_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IE97W_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IE97W_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IE97W_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IE97W_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IE97W_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IE97W_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IE97W_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IE97W_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IE97W_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IE97W_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IE97W_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IE97W_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE97W_IA_BANDWIDTH_3 Register IE97W_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IE97W_IA_BANDWIDTH_3 0x10118
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97W_IA_BANDWIDTH_3 0x1FF10118u
+
+//! Register Reset Value
+#define IE97W_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IE97W_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IE97W_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IE97W_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IE97W_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IE97W_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IE97W_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IE97W_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IE97W_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IE97W_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IE97W_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IE97W_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IE97W_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IE97W_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IE97W_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IE97W_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IE97W_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE97W_IA_BANDWIDTH_4 Register IE97W_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IE97W_IA_BANDWIDTH_4 0x10120
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97W_IA_BANDWIDTH_4 0x1FF10120u
+
+//! Register Reset Value
+#define IE97W_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IE97W_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IE97W_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IE97W_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IE97W_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IE97W_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IE97W_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IE97W_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IE97W_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IE97W_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IE97W_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IE97W_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IE97W_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IE97W_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IE97W_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IE97W_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IE97W_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE97W_IA_BANDWIDTH_5 Register IE97W_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IE97W_IA_BANDWIDTH_5 0x10128
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97W_IA_BANDWIDTH_5 0x1FF10128u
+
+//! Register Reset Value
+#define IE97W_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IE97W_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IE97W_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IE97W_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IE97W_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IE97W_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IE97W_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IE97W_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IE97W_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IE97W_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IE97W_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IE97W_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IE97W_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IE97W_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IE97W_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IE97W_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IE97W_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE97W_IA_BANDWIDTH_6 Register IE97W_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IE97W_IA_BANDWIDTH_6 0x10130
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97W_IA_BANDWIDTH_6 0x1FF10130u
+
+//! Register Reset Value
+#define IE97W_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IE97W_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IE97W_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IE97W_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IE97W_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IE97W_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IE97W_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IE97W_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IE97W_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IE97W_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IE97W_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IE97W_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IE97W_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IE97W_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IE97W_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IE97W_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IE97W_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE97W_IA_BANDWIDTH_7 Register IE97W_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IE97W_IA_BANDWIDTH_7 0x10138
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97W_IA_BANDWIDTH_7 0x1FF10138u
+
+//! Register Reset Value
+#define IE97W_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IE97W_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IE97W_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IE97W_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IE97W_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IE97W_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IE97W_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IE97W_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IE97W_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IE97W_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IE97W_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IE97W_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IE97W_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IE97W_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IE97W_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IE97W_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IE97W_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE97R_IA_COMPONENT Register IE97R_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IE97R_IA_COMPONENT 0x10400
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97R_IA_COMPONENT 0x1FF10400u
+
+//! Register Reset Value
+#define IE97R_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IE97R_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IE97R_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IE97R_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IE97R_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IE97R_IA_CORE Register IE97R_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IE97R_IA_CORE 0x10418
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97R_IA_CORE 0x1FF10418u
+
+//! Register Reset Value
+#define IE97R_IA_CORE_RST 0x0000CAFE000E0000u
+
+//! Field REV_CODE - rev_code
+#define IE97R_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IE97R_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IE97R_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IE97R_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IE97R_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IE97R_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IE97R_IA_AGENT_CONTROL Register IE97R_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IE97R_IA_AGENT_CONTROL 0x10420
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97R_IA_AGENT_CONTROL 0x1FF10420u
+
+//! Register Reset Value
+#define IE97R_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IE97R_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IE97R_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IE97R_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IE97R_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IE97R_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IE97R_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IE97R_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IE97R_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IE97R_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IE97R_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IE97R_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IE97R_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IE97R_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IE97R_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IE97R_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IE97R_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IE97R_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IE97R_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IE97R_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IE97R_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IE97R_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IE97R_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IE97R_IA_AGENT_STATUS Register IE97R_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IE97R_IA_AGENT_STATUS 0x10428
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97R_IA_AGENT_STATUS 0x1FF10428u
+
+//! Register Reset Value
+#define IE97R_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IE97R_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IE97R_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IE97R_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IE97R_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IE97R_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IE97R_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IE97R_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IE97R_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IE97R_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IE97R_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IE97R_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IE97R_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IE97R_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IE97R_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IE97R_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IE97R_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IE97R_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IE97R_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IE97R_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IE97R_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IE97R_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IE97R_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IE97R_IA_ERROR_LOG Register IE97R_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IE97R_IA_ERROR_LOG 0x10458
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97R_IA_ERROR_LOG 0x1FF10458u
+
+//! Register Reset Value
+#define IE97R_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IE97R_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IE97R_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IE97R_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IE97R_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IE97R_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IE97R_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IE97R_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IE97R_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IE97R_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IE97R_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IE97R_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IE97R_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IE97R_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IE97R_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IE97R_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IE97R_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IE97R_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IE97R_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IE97R_IA_ERROR_LOG_ADDR Register IE97R_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IE97R_IA_ERROR_LOG_ADDR 0x10460
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97R_IA_ERROR_LOG_ADDR 0x1FF10460u
+
+//! Register Reset Value
+#define IE97R_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IE97R_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IE97R_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IE97R_IA_CORE_FLAG Register IE97R_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IE97R_IA_CORE_FLAG 0x10468
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97R_IA_CORE_FLAG 0x1FF10468u
+
+//! Register Reset Value
+#define IE97R_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IE97R_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IE97R_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IE97R_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IE97R_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IE97R_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IE97R_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IE97R_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IE97R_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IE97R_IA_ADDR_FILL_IN Register IE97R_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IE97R_IA_ADDR_FILL_IN 0x10470
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97R_IA_ADDR_FILL_IN 0x1FF10470u
+
+//! Register Reset Value
+#define IE97R_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IE97R_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IE97R_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IE97R_IA_BANDWIDTH_0 Register IE97R_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IE97R_IA_BANDWIDTH_0 0x10500
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97R_IA_BANDWIDTH_0 0x1FF10500u
+
+//! Register Reset Value
+#define IE97R_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IE97R_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IE97R_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IE97R_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IE97R_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IE97R_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IE97R_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IE97R_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IE97R_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IE97R_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IE97R_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IE97R_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IE97R_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IE97R_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IE97R_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IE97R_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IE97R_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE97R_IA_BANDWIDTH_1 Register IE97R_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IE97R_IA_BANDWIDTH_1 0x10508
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97R_IA_BANDWIDTH_1 0x1FF10508u
+
+//! Register Reset Value
+#define IE97R_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IE97R_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IE97R_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IE97R_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IE97R_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IE97R_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IE97R_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IE97R_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IE97R_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IE97R_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IE97R_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IE97R_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IE97R_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IE97R_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IE97R_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IE97R_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IE97R_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE97R_IA_BANDWIDTH_2 Register IE97R_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IE97R_IA_BANDWIDTH_2 0x10510
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97R_IA_BANDWIDTH_2 0x1FF10510u
+
+//! Register Reset Value
+#define IE97R_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IE97R_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IE97R_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IE97R_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IE97R_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IE97R_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IE97R_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IE97R_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IE97R_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IE97R_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IE97R_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IE97R_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IE97R_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IE97R_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IE97R_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IE97R_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IE97R_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE97R_IA_BANDWIDTH_3 Register IE97R_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IE97R_IA_BANDWIDTH_3 0x10518
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97R_IA_BANDWIDTH_3 0x1FF10518u
+
+//! Register Reset Value
+#define IE97R_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IE97R_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IE97R_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IE97R_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IE97R_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IE97R_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IE97R_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IE97R_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IE97R_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IE97R_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IE97R_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IE97R_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IE97R_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IE97R_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IE97R_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IE97R_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IE97R_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE97R_IA_BANDWIDTH_4 Register IE97R_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IE97R_IA_BANDWIDTH_4 0x10520
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97R_IA_BANDWIDTH_4 0x1FF10520u
+
+//! Register Reset Value
+#define IE97R_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IE97R_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IE97R_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IE97R_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IE97R_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IE97R_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IE97R_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IE97R_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IE97R_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IE97R_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IE97R_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IE97R_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IE97R_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IE97R_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IE97R_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IE97R_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IE97R_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE97R_IA_BANDWIDTH_5 Register IE97R_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IE97R_IA_BANDWIDTH_5 0x10528
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97R_IA_BANDWIDTH_5 0x1FF10528u
+
+//! Register Reset Value
+#define IE97R_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IE97R_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IE97R_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IE97R_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IE97R_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IE97R_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IE97R_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IE97R_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IE97R_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IE97R_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IE97R_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IE97R_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IE97R_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IE97R_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IE97R_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IE97R_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IE97R_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE97R_IA_BANDWIDTH_6 Register IE97R_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IE97R_IA_BANDWIDTH_6 0x10530
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97R_IA_BANDWIDTH_6 0x1FF10530u
+
+//! Register Reset Value
+#define IE97R_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IE97R_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IE97R_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IE97R_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IE97R_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IE97R_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IE97R_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IE97R_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IE97R_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IE97R_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IE97R_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IE97R_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IE97R_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IE97R_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IE97R_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IE97R_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IE97R_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE97R_IA_BANDWIDTH_7 Register IE97R_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IE97R_IA_BANDWIDTH_7 0x10538
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE97R_IA_BANDWIDTH_7 0x1FF10538u
+
+//! Register Reset Value
+#define IE97R_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IE97R_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IE97R_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IE97R_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IE97R_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IE97R_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IE97R_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IE97R_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IE97R_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IE97R_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IE97R_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IE97R_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IE97R_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IE97R_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IE97R_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IE97R_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IE97R_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE123W_IA_COMPONENT Register IE123W_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IE123W_IA_COMPONENT 0x10800
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123W_IA_COMPONENT 0x1FF10800u
+
+//! Register Reset Value
+#define IE123W_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IE123W_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IE123W_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IE123W_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IE123W_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IE123W_IA_CORE Register IE123W_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IE123W_IA_CORE 0x10818
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123W_IA_CORE 0x1FF10818u
+
+//! Register Reset Value
+#define IE123W_IA_CORE_RST 0x0000CAFE010F0000u
+
+//! Field REV_CODE - rev_code
+#define IE123W_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IE123W_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IE123W_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IE123W_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IE123W_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IE123W_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IE123W_IA_AGENT_CONTROL Register IE123W_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IE123W_IA_AGENT_CONTROL 0x10820
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123W_IA_AGENT_CONTROL 0x1FF10820u
+
+//! Register Reset Value
+#define IE123W_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IE123W_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IE123W_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IE123W_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IE123W_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IE123W_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IE123W_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IE123W_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IE123W_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IE123W_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IE123W_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IE123W_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IE123W_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IE123W_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IE123W_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IE123W_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IE123W_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IE123W_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IE123W_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IE123W_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IE123W_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IE123W_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IE123W_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IE123W_IA_AGENT_STATUS Register IE123W_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IE123W_IA_AGENT_STATUS 0x10828
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123W_IA_AGENT_STATUS 0x1FF10828u
+
+//! Register Reset Value
+#define IE123W_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IE123W_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IE123W_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IE123W_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IE123W_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IE123W_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IE123W_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IE123W_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IE123W_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IE123W_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IE123W_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IE123W_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IE123W_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IE123W_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IE123W_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IE123W_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IE123W_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IE123W_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IE123W_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IE123W_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IE123W_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IE123W_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IE123W_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IE123W_IA_ERROR_LOG Register IE123W_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IE123W_IA_ERROR_LOG 0x10858
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123W_IA_ERROR_LOG 0x1FF10858u
+
+//! Register Reset Value
+#define IE123W_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IE123W_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IE123W_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IE123W_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IE123W_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IE123W_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IE123W_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IE123W_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IE123W_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IE123W_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IE123W_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IE123W_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IE123W_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IE123W_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IE123W_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IE123W_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IE123W_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IE123W_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IE123W_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IE123W_IA_ERROR_LOG_ADDR Register IE123W_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IE123W_IA_ERROR_LOG_ADDR 0x10860
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123W_IA_ERROR_LOG_ADDR 0x1FF10860u
+
+//! Register Reset Value
+#define IE123W_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IE123W_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IE123W_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IE123W_IA_CORE_FLAG Register IE123W_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IE123W_IA_CORE_FLAG 0x10868
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123W_IA_CORE_FLAG 0x1FF10868u
+
+//! Register Reset Value
+#define IE123W_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IE123W_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IE123W_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IE123W_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IE123W_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IE123W_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IE123W_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IE123W_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IE123W_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IE123W_IA_ADDR_FILL_IN Register IE123W_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IE123W_IA_ADDR_FILL_IN 0x10870
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123W_IA_ADDR_FILL_IN 0x1FF10870u
+
+//! Register Reset Value
+#define IE123W_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IE123W_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IE123W_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IE123W_IA_BANDWIDTH_0 Register IE123W_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IE123W_IA_BANDWIDTH_0 0x10900
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123W_IA_BANDWIDTH_0 0x1FF10900u
+
+//! Register Reset Value
+#define IE123W_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IE123W_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IE123W_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IE123W_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IE123W_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IE123W_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IE123W_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IE123W_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IE123W_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IE123W_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IE123W_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IE123W_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IE123W_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IE123W_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IE123W_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IE123W_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IE123W_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE123W_IA_BANDWIDTH_1 Register IE123W_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IE123W_IA_BANDWIDTH_1 0x10908
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123W_IA_BANDWIDTH_1 0x1FF10908u
+
+//! Register Reset Value
+#define IE123W_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IE123W_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IE123W_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IE123W_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IE123W_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IE123W_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IE123W_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IE123W_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IE123W_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IE123W_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IE123W_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IE123W_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IE123W_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IE123W_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IE123W_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IE123W_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IE123W_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE123W_IA_BANDWIDTH_2 Register IE123W_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IE123W_IA_BANDWIDTH_2 0x10910
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123W_IA_BANDWIDTH_2 0x1FF10910u
+
+//! Register Reset Value
+#define IE123W_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IE123W_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IE123W_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IE123W_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IE123W_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IE123W_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IE123W_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IE123W_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IE123W_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IE123W_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IE123W_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IE123W_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IE123W_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IE123W_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IE123W_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IE123W_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IE123W_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE123W_IA_BANDWIDTH_3 Register IE123W_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IE123W_IA_BANDWIDTH_3 0x10918
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123W_IA_BANDWIDTH_3 0x1FF10918u
+
+//! Register Reset Value
+#define IE123W_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IE123W_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IE123W_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IE123W_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IE123W_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IE123W_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IE123W_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IE123W_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IE123W_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IE123W_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IE123W_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IE123W_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IE123W_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IE123W_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IE123W_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IE123W_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IE123W_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE123W_IA_BANDWIDTH_4 Register IE123W_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IE123W_IA_BANDWIDTH_4 0x10920
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123W_IA_BANDWIDTH_4 0x1FF10920u
+
+//! Register Reset Value
+#define IE123W_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IE123W_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IE123W_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IE123W_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IE123W_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IE123W_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IE123W_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IE123W_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IE123W_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IE123W_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IE123W_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IE123W_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IE123W_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IE123W_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IE123W_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IE123W_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IE123W_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE123W_IA_BANDWIDTH_5 Register IE123W_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IE123W_IA_BANDWIDTH_5 0x10928
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123W_IA_BANDWIDTH_5 0x1FF10928u
+
+//! Register Reset Value
+#define IE123W_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IE123W_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IE123W_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IE123W_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IE123W_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IE123W_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IE123W_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IE123W_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IE123W_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IE123W_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IE123W_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IE123W_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IE123W_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IE123W_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IE123W_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IE123W_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IE123W_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE123W_IA_BANDWIDTH_6 Register IE123W_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IE123W_IA_BANDWIDTH_6 0x10930
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123W_IA_BANDWIDTH_6 0x1FF10930u
+
+//! Register Reset Value
+#define IE123W_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IE123W_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IE123W_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IE123W_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IE123W_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IE123W_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IE123W_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IE123W_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IE123W_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IE123W_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IE123W_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IE123W_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IE123W_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IE123W_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IE123W_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IE123W_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IE123W_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE123W_IA_BANDWIDTH_7 Register IE123W_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IE123W_IA_BANDWIDTH_7 0x10938
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123W_IA_BANDWIDTH_7 0x1FF10938u
+
+//! Register Reset Value
+#define IE123W_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IE123W_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IE123W_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IE123W_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IE123W_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IE123W_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IE123W_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IE123W_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IE123W_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IE123W_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IE123W_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IE123W_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IE123W_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IE123W_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IE123W_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IE123W_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IE123W_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE123R_IA_COMPONENT Register IE123R_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IE123R_IA_COMPONENT 0x10C00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123R_IA_COMPONENT 0x1FF10C00u
+
+//! Register Reset Value
+#define IE123R_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IE123R_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IE123R_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IE123R_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IE123R_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IE123R_IA_CORE Register IE123R_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IE123R_IA_CORE 0x10C18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123R_IA_CORE 0x1FF10C18u
+
+//! Register Reset Value
+#define IE123R_IA_CORE_RST 0x0000CAFE000F0000u
+
+//! Field REV_CODE - rev_code
+#define IE123R_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IE123R_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IE123R_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IE123R_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IE123R_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IE123R_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IE123R_IA_AGENT_CONTROL Register IE123R_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IE123R_IA_AGENT_CONTROL 0x10C20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123R_IA_AGENT_CONTROL 0x1FF10C20u
+
+//! Register Reset Value
+#define IE123R_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IE123R_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IE123R_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IE123R_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IE123R_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IE123R_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IE123R_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IE123R_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IE123R_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IE123R_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IE123R_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IE123R_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IE123R_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IE123R_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IE123R_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IE123R_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IE123R_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IE123R_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IE123R_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IE123R_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IE123R_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IE123R_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IE123R_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IE123R_IA_AGENT_STATUS Register IE123R_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IE123R_IA_AGENT_STATUS 0x10C28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123R_IA_AGENT_STATUS 0x1FF10C28u
+
+//! Register Reset Value
+#define IE123R_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IE123R_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IE123R_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IE123R_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IE123R_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IE123R_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IE123R_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IE123R_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IE123R_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IE123R_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IE123R_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IE123R_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IE123R_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IE123R_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IE123R_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IE123R_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IE123R_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IE123R_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IE123R_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IE123R_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IE123R_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IE123R_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IE123R_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IE123R_IA_ERROR_LOG Register IE123R_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IE123R_IA_ERROR_LOG 0x10C58
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123R_IA_ERROR_LOG 0x1FF10C58u
+
+//! Register Reset Value
+#define IE123R_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IE123R_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IE123R_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IE123R_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IE123R_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IE123R_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IE123R_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IE123R_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IE123R_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IE123R_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IE123R_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IE123R_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IE123R_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IE123R_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IE123R_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IE123R_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IE123R_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IE123R_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IE123R_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IE123R_IA_ERROR_LOG_ADDR Register IE123R_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IE123R_IA_ERROR_LOG_ADDR 0x10C60
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123R_IA_ERROR_LOG_ADDR 0x1FF10C60u
+
+//! Register Reset Value
+#define IE123R_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IE123R_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IE123R_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IE123R_IA_CORE_FLAG Register IE123R_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IE123R_IA_CORE_FLAG 0x10C68
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123R_IA_CORE_FLAG 0x1FF10C68u
+
+//! Register Reset Value
+#define IE123R_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IE123R_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IE123R_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IE123R_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IE123R_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IE123R_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IE123R_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IE123R_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IE123R_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IE123R_IA_ADDR_FILL_IN Register IE123R_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IE123R_IA_ADDR_FILL_IN 0x10C70
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123R_IA_ADDR_FILL_IN 0x1FF10C70u
+
+//! Register Reset Value
+#define IE123R_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IE123R_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IE123R_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IE123R_IA_BANDWIDTH_0 Register IE123R_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IE123R_IA_BANDWIDTH_0 0x10D00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123R_IA_BANDWIDTH_0 0x1FF10D00u
+
+//! Register Reset Value
+#define IE123R_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IE123R_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IE123R_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IE123R_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IE123R_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IE123R_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IE123R_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IE123R_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IE123R_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IE123R_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IE123R_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IE123R_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IE123R_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IE123R_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IE123R_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IE123R_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IE123R_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE123R_IA_BANDWIDTH_1 Register IE123R_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IE123R_IA_BANDWIDTH_1 0x10D08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123R_IA_BANDWIDTH_1 0x1FF10D08u
+
+//! Register Reset Value
+#define IE123R_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IE123R_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IE123R_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IE123R_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IE123R_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IE123R_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IE123R_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IE123R_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IE123R_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IE123R_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IE123R_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IE123R_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IE123R_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IE123R_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IE123R_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IE123R_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IE123R_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE123R_IA_BANDWIDTH_2 Register IE123R_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IE123R_IA_BANDWIDTH_2 0x10D10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123R_IA_BANDWIDTH_2 0x1FF10D10u
+
+//! Register Reset Value
+#define IE123R_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IE123R_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IE123R_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IE123R_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IE123R_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IE123R_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IE123R_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IE123R_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IE123R_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IE123R_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IE123R_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IE123R_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IE123R_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IE123R_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IE123R_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IE123R_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IE123R_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE123R_IA_BANDWIDTH_3 Register IE123R_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IE123R_IA_BANDWIDTH_3 0x10D18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123R_IA_BANDWIDTH_3 0x1FF10D18u
+
+//! Register Reset Value
+#define IE123R_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IE123R_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IE123R_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IE123R_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IE123R_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IE123R_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IE123R_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IE123R_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IE123R_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IE123R_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IE123R_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IE123R_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IE123R_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IE123R_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IE123R_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IE123R_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IE123R_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE123R_IA_BANDWIDTH_4 Register IE123R_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IE123R_IA_BANDWIDTH_4 0x10D20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123R_IA_BANDWIDTH_4 0x1FF10D20u
+
+//! Register Reset Value
+#define IE123R_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IE123R_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IE123R_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IE123R_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IE123R_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IE123R_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IE123R_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IE123R_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IE123R_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IE123R_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IE123R_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IE123R_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IE123R_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IE123R_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IE123R_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IE123R_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IE123R_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE123R_IA_BANDWIDTH_5 Register IE123R_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IE123R_IA_BANDWIDTH_5 0x10D28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123R_IA_BANDWIDTH_5 0x1FF10D28u
+
+//! Register Reset Value
+#define IE123R_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IE123R_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IE123R_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IE123R_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IE123R_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IE123R_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IE123R_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IE123R_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IE123R_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IE123R_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IE123R_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IE123R_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IE123R_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IE123R_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IE123R_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IE123R_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IE123R_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE123R_IA_BANDWIDTH_6 Register IE123R_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IE123R_IA_BANDWIDTH_6 0x10D30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123R_IA_BANDWIDTH_6 0x1FF10D30u
+
+//! Register Reset Value
+#define IE123R_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IE123R_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IE123R_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IE123R_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IE123R_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IE123R_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IE123R_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IE123R_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IE123R_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IE123R_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IE123R_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IE123R_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IE123R_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IE123R_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IE123R_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IE123R_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IE123R_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IE123R_IA_BANDWIDTH_7 Register IE123R_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IE123R_IA_BANDWIDTH_7 0x10D38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IE123R_IA_BANDWIDTH_7 0x1FF10D38u
+
+//! Register Reset Value
+#define IE123R_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IE123R_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IE123R_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IE123R_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IE123R_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IE123R_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IE123R_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IE123R_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IE123R_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IE123R_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IE123R_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IE123R_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IE123R_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IE123R_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IE123R_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IE123R_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IE123R_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM0_IA_COMPONENT Register IDM0_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IDM0_IA_COMPONENT 0x11000
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM0_IA_COMPONENT 0x1FF11000u
+
+//! Register Reset Value
+#define IDM0_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IDM0_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IDM0_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IDM0_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IDM0_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IDM0_IA_CORE Register IDM0_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IDM0_IA_CORE 0x11018
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM0_IA_CORE 0x1FF11018u
+
+//! Register Reset Value
+#define IDM0_IA_CORE_RST 0x000050C5004F0001u
+
+//! Field REV_CODE - rev_code
+#define IDM0_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IDM0_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IDM0_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IDM0_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IDM0_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IDM0_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IDM0_IA_AGENT_CONTROL Register IDM0_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IDM0_IA_AGENT_CONTROL 0x11020
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM0_IA_AGENT_CONTROL 0x1FF11020u
+
+//! Register Reset Value
+#define IDM0_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IDM0_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IDM0_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IDM0_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IDM0_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM0_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM0_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM0_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM0_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IDM0_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IDM0_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IDM0_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IDM0_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IDM0_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IDM0_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IDM0_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IDM0_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IDM0_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IDM0_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IDM0_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IDM0_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IDM0_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IDM0_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IDM0_IA_AGENT_STATUS Register IDM0_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IDM0_IA_AGENT_STATUS 0x11028
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM0_IA_AGENT_STATUS 0x1FF11028u
+
+//! Register Reset Value
+#define IDM0_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IDM0_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IDM0_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IDM0_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IDM0_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IDM0_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IDM0_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IDM0_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IDM0_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IDM0_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IDM0_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM0_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM0_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IDM0_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IDM0_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM0_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM0_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IDM0_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IDM0_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IDM0_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IDM0_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IDM0_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IDM0_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IDM0_IA_ERROR_LOG Register IDM0_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IDM0_IA_ERROR_LOG 0x11058
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM0_IA_ERROR_LOG 0x1FF11058u
+
+//! Register Reset Value
+#define IDM0_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IDM0_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IDM0_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IDM0_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IDM0_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IDM0_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IDM0_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IDM0_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IDM0_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IDM0_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IDM0_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IDM0_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IDM0_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IDM0_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IDM0_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IDM0_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IDM0_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IDM0_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IDM0_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IDM0_IA_ERROR_LOG_ADDR Register IDM0_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IDM0_IA_ERROR_LOG_ADDR 0x11060
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM0_IA_ERROR_LOG_ADDR 0x1FF11060u
+
+//! Register Reset Value
+#define IDM0_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IDM0_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IDM0_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IDM0_IA_CORE_FLAG Register IDM0_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IDM0_IA_CORE_FLAG 0x11068
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM0_IA_CORE_FLAG 0x1FF11068u
+
+//! Register Reset Value
+#define IDM0_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IDM0_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IDM0_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IDM0_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IDM0_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IDM0_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IDM0_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IDM0_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IDM0_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IDM0_IA_ADDR_FILL_IN Register IDM0_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IDM0_IA_ADDR_FILL_IN 0x11070
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM0_IA_ADDR_FILL_IN 0x1FF11070u
+
+//! Register Reset Value
+#define IDM0_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IDM0_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IDM0_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IDM0_IA_BANDWIDTH_0 Register IDM0_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IDM0_IA_BANDWIDTH_0 0x11100
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM0_IA_BANDWIDTH_0 0x1FF11100u
+
+//! Register Reset Value
+#define IDM0_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IDM0_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IDM0_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IDM0_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IDM0_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IDM0_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IDM0_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IDM0_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IDM0_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IDM0_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IDM0_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IDM0_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IDM0_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IDM0_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IDM0_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IDM0_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IDM0_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM0_IA_BANDWIDTH_1 Register IDM0_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IDM0_IA_BANDWIDTH_1 0x11108
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM0_IA_BANDWIDTH_1 0x1FF11108u
+
+//! Register Reset Value
+#define IDM0_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IDM0_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IDM0_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IDM0_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IDM0_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IDM0_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IDM0_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IDM0_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IDM0_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IDM0_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IDM0_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IDM0_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IDM0_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IDM0_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IDM0_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IDM0_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IDM0_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM0_IA_BANDWIDTH_2 Register IDM0_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IDM0_IA_BANDWIDTH_2 0x11110
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM0_IA_BANDWIDTH_2 0x1FF11110u
+
+//! Register Reset Value
+#define IDM0_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IDM0_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IDM0_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IDM0_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IDM0_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IDM0_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IDM0_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IDM0_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IDM0_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IDM0_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IDM0_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IDM0_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IDM0_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IDM0_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IDM0_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IDM0_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IDM0_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM0_IA_BANDWIDTH_3 Register IDM0_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IDM0_IA_BANDWIDTH_3 0x11118
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM0_IA_BANDWIDTH_3 0x1FF11118u
+
+//! Register Reset Value
+#define IDM0_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IDM0_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IDM0_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IDM0_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IDM0_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IDM0_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IDM0_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IDM0_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IDM0_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IDM0_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IDM0_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IDM0_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IDM0_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IDM0_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IDM0_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IDM0_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IDM0_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM0_IA_BANDWIDTH_4 Register IDM0_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IDM0_IA_BANDWIDTH_4 0x11120
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM0_IA_BANDWIDTH_4 0x1FF11120u
+
+//! Register Reset Value
+#define IDM0_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IDM0_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IDM0_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IDM0_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IDM0_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IDM0_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IDM0_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IDM0_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IDM0_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IDM0_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IDM0_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IDM0_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IDM0_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IDM0_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IDM0_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IDM0_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IDM0_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM0_IA_BANDWIDTH_5 Register IDM0_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IDM0_IA_BANDWIDTH_5 0x11128
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM0_IA_BANDWIDTH_5 0x1FF11128u
+
+//! Register Reset Value
+#define IDM0_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IDM0_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IDM0_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IDM0_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IDM0_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IDM0_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IDM0_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IDM0_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IDM0_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IDM0_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IDM0_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IDM0_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IDM0_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IDM0_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IDM0_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IDM0_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IDM0_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM0_IA_BANDWIDTH_6 Register IDM0_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IDM0_IA_BANDWIDTH_6 0x11130
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM0_IA_BANDWIDTH_6 0x1FF11130u
+
+//! Register Reset Value
+#define IDM0_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IDM0_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IDM0_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IDM0_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IDM0_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IDM0_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IDM0_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IDM0_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IDM0_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IDM0_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IDM0_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IDM0_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IDM0_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IDM0_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IDM0_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IDM0_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IDM0_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM0_IA_BANDWIDTH_7 Register IDM0_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IDM0_IA_BANDWIDTH_7 0x11138
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM0_IA_BANDWIDTH_7 0x1FF11138u
+
+//! Register Reset Value
+#define IDM0_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IDM0_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IDM0_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IDM0_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IDM0_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IDM0_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IDM0_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IDM0_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IDM0_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IDM0_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IDM0_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IDM0_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IDM0_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IDM0_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IDM0_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IDM0_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IDM0_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM3_IA_COMPONENT Register IDM3_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IDM3_IA_COMPONENT 0x11400
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM3_IA_COMPONENT 0x1FF11400u
+
+//! Register Reset Value
+#define IDM3_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IDM3_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IDM3_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IDM3_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IDM3_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IDM3_IA_CORE Register IDM3_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IDM3_IA_CORE 0x11418
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM3_IA_CORE 0x1FF11418u
+
+//! Register Reset Value
+#define IDM3_IA_CORE_RST 0x000050C5000C0001u
+
+//! Field REV_CODE - rev_code
+#define IDM3_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IDM3_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IDM3_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IDM3_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IDM3_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IDM3_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IDM3_IA_AGENT_CONTROL Register IDM3_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IDM3_IA_AGENT_CONTROL 0x11420
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM3_IA_AGENT_CONTROL 0x1FF11420u
+
+//! Register Reset Value
+#define IDM3_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IDM3_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IDM3_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IDM3_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IDM3_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM3_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM3_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM3_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM3_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IDM3_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IDM3_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IDM3_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IDM3_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IDM3_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IDM3_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IDM3_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IDM3_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IDM3_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IDM3_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IDM3_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IDM3_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IDM3_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IDM3_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IDM3_IA_AGENT_STATUS Register IDM3_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IDM3_IA_AGENT_STATUS 0x11428
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM3_IA_AGENT_STATUS 0x1FF11428u
+
+//! Register Reset Value
+#define IDM3_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IDM3_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IDM3_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IDM3_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IDM3_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IDM3_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IDM3_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IDM3_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IDM3_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IDM3_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IDM3_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM3_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM3_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IDM3_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IDM3_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM3_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM3_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IDM3_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IDM3_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IDM3_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IDM3_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IDM3_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IDM3_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IDM3_IA_ERROR_LOG Register IDM3_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IDM3_IA_ERROR_LOG 0x11458
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM3_IA_ERROR_LOG 0x1FF11458u
+
+//! Register Reset Value
+#define IDM3_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IDM3_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IDM3_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IDM3_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IDM3_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IDM3_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IDM3_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IDM3_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IDM3_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IDM3_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IDM3_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IDM3_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IDM3_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IDM3_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IDM3_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IDM3_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IDM3_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IDM3_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IDM3_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IDM3_IA_ERROR_LOG_ADDR Register IDM3_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IDM3_IA_ERROR_LOG_ADDR 0x11460
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM3_IA_ERROR_LOG_ADDR 0x1FF11460u
+
+//! Register Reset Value
+#define IDM3_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IDM3_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IDM3_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IDM3_IA_CORE_FLAG Register IDM3_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IDM3_IA_CORE_FLAG 0x11468
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM3_IA_CORE_FLAG 0x1FF11468u
+
+//! Register Reset Value
+#define IDM3_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IDM3_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IDM3_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IDM3_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IDM3_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IDM3_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IDM3_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IDM3_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IDM3_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IDM3_IA_ADDR_FILL_IN Register IDM3_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IDM3_IA_ADDR_FILL_IN 0x11470
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM3_IA_ADDR_FILL_IN 0x1FF11470u
+
+//! Register Reset Value
+#define IDM3_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IDM3_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IDM3_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IDM3_IA_BANDWIDTH_0 Register IDM3_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IDM3_IA_BANDWIDTH_0 0x11500
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM3_IA_BANDWIDTH_0 0x1FF11500u
+
+//! Register Reset Value
+#define IDM3_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IDM3_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IDM3_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IDM3_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IDM3_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IDM3_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IDM3_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IDM3_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IDM3_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IDM3_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IDM3_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IDM3_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IDM3_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IDM3_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IDM3_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IDM3_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IDM3_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM3_IA_BANDWIDTH_1 Register IDM3_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IDM3_IA_BANDWIDTH_1 0x11508
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM3_IA_BANDWIDTH_1 0x1FF11508u
+
+//! Register Reset Value
+#define IDM3_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IDM3_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IDM3_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IDM3_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IDM3_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IDM3_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IDM3_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IDM3_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IDM3_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IDM3_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IDM3_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IDM3_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IDM3_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IDM3_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IDM3_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IDM3_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IDM3_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM3_IA_BANDWIDTH_2 Register IDM3_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IDM3_IA_BANDWIDTH_2 0x11510
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM3_IA_BANDWIDTH_2 0x1FF11510u
+
+//! Register Reset Value
+#define IDM3_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IDM3_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IDM3_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IDM3_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IDM3_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IDM3_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IDM3_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IDM3_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IDM3_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IDM3_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IDM3_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IDM3_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IDM3_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IDM3_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IDM3_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IDM3_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IDM3_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM3_IA_BANDWIDTH_3 Register IDM3_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IDM3_IA_BANDWIDTH_3 0x11518
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM3_IA_BANDWIDTH_3 0x1FF11518u
+
+//! Register Reset Value
+#define IDM3_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IDM3_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IDM3_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IDM3_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IDM3_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IDM3_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IDM3_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IDM3_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IDM3_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IDM3_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IDM3_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IDM3_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IDM3_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IDM3_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IDM3_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IDM3_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IDM3_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM3_IA_BANDWIDTH_4 Register IDM3_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IDM3_IA_BANDWIDTH_4 0x11520
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM3_IA_BANDWIDTH_4 0x1FF11520u
+
+//! Register Reset Value
+#define IDM3_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IDM3_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IDM3_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IDM3_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IDM3_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IDM3_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IDM3_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IDM3_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IDM3_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IDM3_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IDM3_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IDM3_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IDM3_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IDM3_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IDM3_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IDM3_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IDM3_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM3_IA_BANDWIDTH_5 Register IDM3_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IDM3_IA_BANDWIDTH_5 0x11528
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM3_IA_BANDWIDTH_5 0x1FF11528u
+
+//! Register Reset Value
+#define IDM3_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IDM3_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IDM3_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IDM3_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IDM3_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IDM3_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IDM3_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IDM3_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IDM3_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IDM3_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IDM3_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IDM3_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IDM3_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IDM3_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IDM3_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IDM3_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IDM3_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM3_IA_BANDWIDTH_6 Register IDM3_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IDM3_IA_BANDWIDTH_6 0x11530
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM3_IA_BANDWIDTH_6 0x1FF11530u
+
+//! Register Reset Value
+#define IDM3_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IDM3_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IDM3_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IDM3_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IDM3_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IDM3_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IDM3_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IDM3_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IDM3_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IDM3_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IDM3_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IDM3_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IDM3_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IDM3_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IDM3_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IDM3_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IDM3_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM3_IA_BANDWIDTH_7 Register IDM3_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IDM3_IA_BANDWIDTH_7 0x11538
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM3_IA_BANDWIDTH_7 0x1FF11538u
+
+//! Register Reset Value
+#define IDM3_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IDM3_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IDM3_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IDM3_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IDM3_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IDM3_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IDM3_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IDM3_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IDM3_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IDM3_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IDM3_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IDM3_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IDM3_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IDM3_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IDM3_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IDM3_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IDM3_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM4_IA_COMPONENT Register IDM4_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IDM4_IA_COMPONENT 0x11800
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM4_IA_COMPONENT 0x1FF11800u
+
+//! Register Reset Value
+#define IDM4_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IDM4_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IDM4_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IDM4_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IDM4_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IDM4_IA_CORE Register IDM4_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IDM4_IA_CORE 0x11818
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM4_IA_CORE 0x1FF11818u
+
+//! Register Reset Value
+#define IDM4_IA_CORE_RST 0x000050C5000D0001u
+
+//! Field REV_CODE - rev_code
+#define IDM4_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IDM4_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IDM4_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IDM4_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IDM4_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IDM4_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IDM4_IA_AGENT_CONTROL Register IDM4_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IDM4_IA_AGENT_CONTROL 0x11820
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM4_IA_AGENT_CONTROL 0x1FF11820u
+
+//! Register Reset Value
+#define IDM4_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IDM4_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IDM4_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IDM4_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IDM4_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM4_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM4_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM4_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM4_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IDM4_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IDM4_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IDM4_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IDM4_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IDM4_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IDM4_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IDM4_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IDM4_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IDM4_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IDM4_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IDM4_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IDM4_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IDM4_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IDM4_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IDM4_IA_AGENT_STATUS Register IDM4_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IDM4_IA_AGENT_STATUS 0x11828
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM4_IA_AGENT_STATUS 0x1FF11828u
+
+//! Register Reset Value
+#define IDM4_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IDM4_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IDM4_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IDM4_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IDM4_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IDM4_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IDM4_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IDM4_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IDM4_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IDM4_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IDM4_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM4_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM4_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IDM4_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IDM4_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM4_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM4_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IDM4_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IDM4_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IDM4_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IDM4_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IDM4_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IDM4_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IDM4_IA_ERROR_LOG Register IDM4_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IDM4_IA_ERROR_LOG 0x11858
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM4_IA_ERROR_LOG 0x1FF11858u
+
+//! Register Reset Value
+#define IDM4_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IDM4_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IDM4_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IDM4_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IDM4_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IDM4_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IDM4_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IDM4_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IDM4_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IDM4_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IDM4_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IDM4_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IDM4_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IDM4_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IDM4_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IDM4_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IDM4_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IDM4_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IDM4_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IDM4_IA_ERROR_LOG_ADDR Register IDM4_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IDM4_IA_ERROR_LOG_ADDR 0x11860
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM4_IA_ERROR_LOG_ADDR 0x1FF11860u
+
+//! Register Reset Value
+#define IDM4_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IDM4_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IDM4_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IDM4_IA_CORE_FLAG Register IDM4_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IDM4_IA_CORE_FLAG 0x11868
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM4_IA_CORE_FLAG 0x1FF11868u
+
+//! Register Reset Value
+#define IDM4_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IDM4_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IDM4_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IDM4_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IDM4_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IDM4_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IDM4_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IDM4_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IDM4_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IDM4_IA_ADDR_FILL_IN Register IDM4_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IDM4_IA_ADDR_FILL_IN 0x11870
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM4_IA_ADDR_FILL_IN 0x1FF11870u
+
+//! Register Reset Value
+#define IDM4_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IDM4_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IDM4_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IDM4_IA_BANDWIDTH_0 Register IDM4_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IDM4_IA_BANDWIDTH_0 0x11900
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM4_IA_BANDWIDTH_0 0x1FF11900u
+
+//! Register Reset Value
+#define IDM4_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IDM4_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IDM4_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IDM4_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IDM4_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IDM4_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IDM4_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IDM4_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IDM4_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IDM4_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IDM4_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IDM4_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IDM4_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IDM4_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IDM4_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IDM4_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IDM4_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM4_IA_BANDWIDTH_1 Register IDM4_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IDM4_IA_BANDWIDTH_1 0x11908
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM4_IA_BANDWIDTH_1 0x1FF11908u
+
+//! Register Reset Value
+#define IDM4_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IDM4_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IDM4_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IDM4_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IDM4_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IDM4_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IDM4_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IDM4_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IDM4_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IDM4_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IDM4_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IDM4_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IDM4_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IDM4_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IDM4_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IDM4_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IDM4_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM4_IA_BANDWIDTH_2 Register IDM4_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IDM4_IA_BANDWIDTH_2 0x11910
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM4_IA_BANDWIDTH_2 0x1FF11910u
+
+//! Register Reset Value
+#define IDM4_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IDM4_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IDM4_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IDM4_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IDM4_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IDM4_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IDM4_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IDM4_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IDM4_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IDM4_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IDM4_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IDM4_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IDM4_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IDM4_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IDM4_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IDM4_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IDM4_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM4_IA_BANDWIDTH_3 Register IDM4_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IDM4_IA_BANDWIDTH_3 0x11918
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM4_IA_BANDWIDTH_3 0x1FF11918u
+
+//! Register Reset Value
+#define IDM4_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IDM4_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IDM4_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IDM4_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IDM4_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IDM4_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IDM4_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IDM4_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IDM4_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IDM4_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IDM4_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IDM4_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IDM4_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IDM4_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IDM4_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IDM4_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IDM4_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM4_IA_BANDWIDTH_4 Register IDM4_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IDM4_IA_BANDWIDTH_4 0x11920
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM4_IA_BANDWIDTH_4 0x1FF11920u
+
+//! Register Reset Value
+#define IDM4_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IDM4_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IDM4_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IDM4_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IDM4_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IDM4_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IDM4_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IDM4_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IDM4_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IDM4_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IDM4_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IDM4_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IDM4_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IDM4_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IDM4_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IDM4_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IDM4_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM4_IA_BANDWIDTH_5 Register IDM4_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IDM4_IA_BANDWIDTH_5 0x11928
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM4_IA_BANDWIDTH_5 0x1FF11928u
+
+//! Register Reset Value
+#define IDM4_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IDM4_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IDM4_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IDM4_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IDM4_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IDM4_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IDM4_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IDM4_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IDM4_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IDM4_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IDM4_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IDM4_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IDM4_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IDM4_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IDM4_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IDM4_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IDM4_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM4_IA_BANDWIDTH_6 Register IDM4_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IDM4_IA_BANDWIDTH_6 0x11930
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM4_IA_BANDWIDTH_6 0x1FF11930u
+
+//! Register Reset Value
+#define IDM4_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IDM4_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IDM4_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IDM4_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IDM4_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IDM4_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IDM4_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IDM4_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IDM4_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IDM4_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IDM4_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IDM4_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IDM4_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IDM4_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IDM4_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IDM4_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IDM4_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM4_IA_BANDWIDTH_7 Register IDM4_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IDM4_IA_BANDWIDTH_7 0x11938
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IDM4_IA_BANDWIDTH_7 0x1FF11938u
+
+//! Register Reset Value
+#define IDM4_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IDM4_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IDM4_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IDM4_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IDM4_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IDM4_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IDM4_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IDM4_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IDM4_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IDM4_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IDM4_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IDM4_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IDM4_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IDM4_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IDM4_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IDM4_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IDM4_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN10_IA_COMPONENT Register ILN10_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define ILN10_IA_COMPONENT 0x11C00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN10_IA_COMPONENT 0x1FF11C00u
+
+//! Register Reset Value
+#define ILN10_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define ILN10_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define ILN10_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define ILN10_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define ILN10_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup ILN10_IA_CORE Register ILN10_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define ILN10_IA_CORE 0x11C18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN10_IA_CORE 0x1FF11C18u
+
+//! Register Reset Value
+#define ILN10_IA_CORE_RST 0x000050C50F010001u
+
+//! Field REV_CODE - rev_code
+#define ILN10_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define ILN10_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define ILN10_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define ILN10_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define ILN10_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define ILN10_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup ILN10_IA_AGENT_CONTROL Register ILN10_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define ILN10_IA_AGENT_CONTROL 0x11C20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN10_IA_AGENT_CONTROL 0x1FF11C20u
+
+//! Register Reset Value
+#define ILN10_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ILN10_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ILN10_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define ILN10_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define ILN10_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN10_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN10_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN10_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN10_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define ILN10_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define ILN10_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ILN10_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ILN10_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ILN10_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ILN10_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ILN10_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ILN10_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ILN10_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ILN10_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ILN10_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ILN10_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ILN10_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ILN10_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup ILN10_IA_AGENT_STATUS Register ILN10_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define ILN10_IA_AGENT_STATUS 0x11C28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN10_IA_AGENT_STATUS 0x1FF11C28u
+
+//! Register Reset Value
+#define ILN10_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ILN10_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ILN10_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define ILN10_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define ILN10_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define ILN10_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define ILN10_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define ILN10_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define ILN10_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define ILN10_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define ILN10_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN10_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN10_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define ILN10_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define ILN10_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN10_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN10_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define ILN10_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define ILN10_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ILN10_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ILN10_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ILN10_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ILN10_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup ILN10_IA_ERROR_LOG Register ILN10_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define ILN10_IA_ERROR_LOG 0x11C58
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN10_IA_ERROR_LOG 0x1FF11C58u
+
+//! Register Reset Value
+#define ILN10_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define ILN10_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define ILN10_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define ILN10_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define ILN10_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define ILN10_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define ILN10_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define ILN10_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define ILN10_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define ILN10_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define ILN10_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define ILN10_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define ILN10_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define ILN10_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define ILN10_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define ILN10_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define ILN10_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define ILN10_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define ILN10_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup ILN10_IA_ERROR_LOG_ADDR Register ILN10_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define ILN10_IA_ERROR_LOG_ADDR 0x11C60
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN10_IA_ERROR_LOG_ADDR 0x1FF11C60u
+
+//! Register Reset Value
+#define ILN10_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define ILN10_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define ILN10_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup ILN10_IA_CORE_FLAG Register ILN10_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define ILN10_IA_CORE_FLAG 0x11C68
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN10_IA_CORE_FLAG 0x1FF11C68u
+
+//! Register Reset Value
+#define ILN10_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define ILN10_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define ILN10_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define ILN10_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define ILN10_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define ILN10_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define ILN10_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define ILN10_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define ILN10_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup ILN10_IA_ADDR_FILL_IN Register ILN10_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define ILN10_IA_ADDR_FILL_IN 0x11C70
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN10_IA_ADDR_FILL_IN 0x1FF11C70u
+
+//! Register Reset Value
+#define ILN10_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define ILN10_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define ILN10_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup ILN10_IA_BANDWIDTH_0 Register ILN10_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define ILN10_IA_BANDWIDTH_0 0x11D00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN10_IA_BANDWIDTH_0 0x1FF11D00u
+
+//! Register Reset Value
+#define ILN10_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define ILN10_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define ILN10_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define ILN10_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define ILN10_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define ILN10_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define ILN10_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define ILN10_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define ILN10_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define ILN10_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define ILN10_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define ILN10_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define ILN10_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define ILN10_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define ILN10_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define ILN10_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define ILN10_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN10_IA_BANDWIDTH_1 Register ILN10_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define ILN10_IA_BANDWIDTH_1 0x11D08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN10_IA_BANDWIDTH_1 0x1FF11D08u
+
+//! Register Reset Value
+#define ILN10_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define ILN10_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define ILN10_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define ILN10_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define ILN10_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define ILN10_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define ILN10_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define ILN10_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define ILN10_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define ILN10_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define ILN10_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define ILN10_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define ILN10_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define ILN10_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define ILN10_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define ILN10_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define ILN10_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN10_IA_BANDWIDTH_2 Register ILN10_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define ILN10_IA_BANDWIDTH_2 0x11D10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN10_IA_BANDWIDTH_2 0x1FF11D10u
+
+//! Register Reset Value
+#define ILN10_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define ILN10_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define ILN10_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define ILN10_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define ILN10_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define ILN10_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define ILN10_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define ILN10_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define ILN10_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define ILN10_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define ILN10_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define ILN10_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define ILN10_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define ILN10_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define ILN10_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define ILN10_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define ILN10_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN10_IA_BANDWIDTH_3 Register ILN10_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define ILN10_IA_BANDWIDTH_3 0x11D18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN10_IA_BANDWIDTH_3 0x1FF11D18u
+
+//! Register Reset Value
+#define ILN10_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define ILN10_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define ILN10_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define ILN10_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define ILN10_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define ILN10_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define ILN10_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define ILN10_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define ILN10_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define ILN10_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define ILN10_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define ILN10_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define ILN10_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define ILN10_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define ILN10_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define ILN10_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define ILN10_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN10_IA_BANDWIDTH_4 Register ILN10_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define ILN10_IA_BANDWIDTH_4 0x11D20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN10_IA_BANDWIDTH_4 0x1FF11D20u
+
+//! Register Reset Value
+#define ILN10_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define ILN10_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define ILN10_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define ILN10_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define ILN10_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define ILN10_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define ILN10_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define ILN10_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define ILN10_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define ILN10_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define ILN10_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define ILN10_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define ILN10_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define ILN10_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define ILN10_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define ILN10_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define ILN10_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN10_IA_BANDWIDTH_5 Register ILN10_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define ILN10_IA_BANDWIDTH_5 0x11D28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN10_IA_BANDWIDTH_5 0x1FF11D28u
+
+//! Register Reset Value
+#define ILN10_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define ILN10_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define ILN10_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define ILN10_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define ILN10_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define ILN10_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define ILN10_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define ILN10_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define ILN10_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define ILN10_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define ILN10_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define ILN10_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define ILN10_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define ILN10_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define ILN10_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define ILN10_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define ILN10_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN10_IA_BANDWIDTH_6 Register ILN10_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define ILN10_IA_BANDWIDTH_6 0x11D30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN10_IA_BANDWIDTH_6 0x1FF11D30u
+
+//! Register Reset Value
+#define ILN10_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define ILN10_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define ILN10_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define ILN10_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define ILN10_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define ILN10_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define ILN10_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define ILN10_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define ILN10_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define ILN10_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define ILN10_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define ILN10_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define ILN10_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define ILN10_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define ILN10_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define ILN10_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define ILN10_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN10_IA_BANDWIDTH_7 Register ILN10_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define ILN10_IA_BANDWIDTH_7 0x11D38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN10_IA_BANDWIDTH_7 0x1FF11D38u
+
+//! Register Reset Value
+#define ILN10_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define ILN10_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define ILN10_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define ILN10_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define ILN10_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define ILN10_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define ILN10_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define ILN10_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define ILN10_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define ILN10_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define ILN10_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define ILN10_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define ILN10_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define ILN10_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define ILN10_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define ILN10_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define ILN10_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN20_IA_COMPONENT Register ILN20_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define ILN20_IA_COMPONENT 0x12000
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN20_IA_COMPONENT 0x1FF12000u
+
+//! Register Reset Value
+#define ILN20_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define ILN20_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define ILN20_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define ILN20_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define ILN20_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup ILN20_IA_CORE Register ILN20_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define ILN20_IA_CORE 0x12018
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN20_IA_CORE 0x1FF12018u
+
+//! Register Reset Value
+#define ILN20_IA_CORE_RST 0x000050C50F020001u
+
+//! Field REV_CODE - rev_code
+#define ILN20_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define ILN20_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define ILN20_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define ILN20_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define ILN20_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define ILN20_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup ILN20_IA_AGENT_CONTROL Register ILN20_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define ILN20_IA_AGENT_CONTROL 0x12020
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN20_IA_AGENT_CONTROL 0x1FF12020u
+
+//! Register Reset Value
+#define ILN20_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ILN20_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ILN20_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define ILN20_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define ILN20_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN20_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN20_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN20_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN20_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define ILN20_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define ILN20_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ILN20_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ILN20_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ILN20_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ILN20_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ILN20_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ILN20_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ILN20_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ILN20_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ILN20_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ILN20_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ILN20_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ILN20_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup ILN20_IA_AGENT_STATUS Register ILN20_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define ILN20_IA_AGENT_STATUS 0x12028
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN20_IA_AGENT_STATUS 0x1FF12028u
+
+//! Register Reset Value
+#define ILN20_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ILN20_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ILN20_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define ILN20_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define ILN20_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define ILN20_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define ILN20_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define ILN20_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define ILN20_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define ILN20_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define ILN20_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN20_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN20_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define ILN20_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define ILN20_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN20_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN20_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define ILN20_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define ILN20_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ILN20_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ILN20_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ILN20_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ILN20_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup ILN20_IA_ERROR_LOG Register ILN20_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define ILN20_IA_ERROR_LOG 0x12058
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN20_IA_ERROR_LOG 0x1FF12058u
+
+//! Register Reset Value
+#define ILN20_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define ILN20_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define ILN20_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define ILN20_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define ILN20_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define ILN20_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define ILN20_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define ILN20_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define ILN20_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define ILN20_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define ILN20_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define ILN20_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define ILN20_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define ILN20_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define ILN20_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define ILN20_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define ILN20_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define ILN20_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define ILN20_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup ILN20_IA_ERROR_LOG_ADDR Register ILN20_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define ILN20_IA_ERROR_LOG_ADDR 0x12060
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN20_IA_ERROR_LOG_ADDR 0x1FF12060u
+
+//! Register Reset Value
+#define ILN20_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define ILN20_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define ILN20_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup ILN20_IA_CORE_FLAG Register ILN20_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define ILN20_IA_CORE_FLAG 0x12068
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN20_IA_CORE_FLAG 0x1FF12068u
+
+//! Register Reset Value
+#define ILN20_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define ILN20_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define ILN20_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define ILN20_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define ILN20_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define ILN20_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define ILN20_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define ILN20_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define ILN20_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup ILN20_IA_ADDR_FILL_IN Register ILN20_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define ILN20_IA_ADDR_FILL_IN 0x12070
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN20_IA_ADDR_FILL_IN 0x1FF12070u
+
+//! Register Reset Value
+#define ILN20_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define ILN20_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define ILN20_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup ILN20_IA_BANDWIDTH_0 Register ILN20_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define ILN20_IA_BANDWIDTH_0 0x12100
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN20_IA_BANDWIDTH_0 0x1FF12100u
+
+//! Register Reset Value
+#define ILN20_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define ILN20_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define ILN20_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define ILN20_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define ILN20_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define ILN20_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define ILN20_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define ILN20_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define ILN20_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define ILN20_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define ILN20_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define ILN20_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define ILN20_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define ILN20_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define ILN20_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define ILN20_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define ILN20_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN20_IA_BANDWIDTH_1 Register ILN20_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define ILN20_IA_BANDWIDTH_1 0x12108
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN20_IA_BANDWIDTH_1 0x1FF12108u
+
+//! Register Reset Value
+#define ILN20_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define ILN20_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define ILN20_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define ILN20_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define ILN20_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define ILN20_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define ILN20_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define ILN20_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define ILN20_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define ILN20_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define ILN20_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define ILN20_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define ILN20_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define ILN20_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define ILN20_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define ILN20_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define ILN20_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN20_IA_BANDWIDTH_2 Register ILN20_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define ILN20_IA_BANDWIDTH_2 0x12110
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN20_IA_BANDWIDTH_2 0x1FF12110u
+
+//! Register Reset Value
+#define ILN20_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define ILN20_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define ILN20_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define ILN20_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define ILN20_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define ILN20_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define ILN20_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define ILN20_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define ILN20_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define ILN20_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define ILN20_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define ILN20_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define ILN20_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define ILN20_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define ILN20_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define ILN20_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define ILN20_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN20_IA_BANDWIDTH_3 Register ILN20_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define ILN20_IA_BANDWIDTH_3 0x12118
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN20_IA_BANDWIDTH_3 0x1FF12118u
+
+//! Register Reset Value
+#define ILN20_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define ILN20_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define ILN20_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define ILN20_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define ILN20_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define ILN20_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define ILN20_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define ILN20_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define ILN20_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define ILN20_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define ILN20_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define ILN20_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define ILN20_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define ILN20_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define ILN20_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define ILN20_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define ILN20_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN20_IA_BANDWIDTH_4 Register ILN20_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define ILN20_IA_BANDWIDTH_4 0x12120
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN20_IA_BANDWIDTH_4 0x1FF12120u
+
+//! Register Reset Value
+#define ILN20_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define ILN20_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define ILN20_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define ILN20_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define ILN20_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define ILN20_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define ILN20_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define ILN20_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define ILN20_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define ILN20_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define ILN20_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define ILN20_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define ILN20_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define ILN20_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define ILN20_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define ILN20_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define ILN20_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN20_IA_BANDWIDTH_5 Register ILN20_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define ILN20_IA_BANDWIDTH_5 0x12128
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN20_IA_BANDWIDTH_5 0x1FF12128u
+
+//! Register Reset Value
+#define ILN20_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define ILN20_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define ILN20_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define ILN20_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define ILN20_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define ILN20_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define ILN20_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define ILN20_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define ILN20_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define ILN20_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define ILN20_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define ILN20_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define ILN20_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define ILN20_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define ILN20_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define ILN20_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define ILN20_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN20_IA_BANDWIDTH_6 Register ILN20_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define ILN20_IA_BANDWIDTH_6 0x12130
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN20_IA_BANDWIDTH_6 0x1FF12130u
+
+//! Register Reset Value
+#define ILN20_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define ILN20_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define ILN20_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define ILN20_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define ILN20_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define ILN20_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define ILN20_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define ILN20_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define ILN20_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define ILN20_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define ILN20_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define ILN20_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define ILN20_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define ILN20_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define ILN20_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define ILN20_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define ILN20_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN20_IA_BANDWIDTH_7 Register ILN20_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define ILN20_IA_BANDWIDTH_7 0x12138
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN20_IA_BANDWIDTH_7 0x1FF12138u
+
+//! Register Reset Value
+#define ILN20_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define ILN20_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define ILN20_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define ILN20_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define ILN20_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define ILN20_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define ILN20_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define ILN20_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define ILN20_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define ILN20_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define ILN20_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define ILN20_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define ILN20_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define ILN20_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define ILN20_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define ILN20_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define ILN20_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN30_IA_COMPONENT Register ILN30_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define ILN30_IA_COMPONENT 0x12400
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN30_IA_COMPONENT 0x1FF12400u
+
+//! Register Reset Value
+#define ILN30_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define ILN30_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define ILN30_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define ILN30_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define ILN30_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup ILN30_IA_CORE Register ILN30_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define ILN30_IA_CORE 0x12418
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN30_IA_CORE 0x1FF12418u
+
+//! Register Reset Value
+#define ILN30_IA_CORE_RST 0x000050C50F030001u
+
+//! Field REV_CODE - rev_code
+#define ILN30_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define ILN30_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define ILN30_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define ILN30_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define ILN30_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define ILN30_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup ILN30_IA_AGENT_CONTROL Register ILN30_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define ILN30_IA_AGENT_CONTROL 0x12420
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN30_IA_AGENT_CONTROL 0x1FF12420u
+
+//! Register Reset Value
+#define ILN30_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ILN30_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ILN30_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define ILN30_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define ILN30_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN30_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN30_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN30_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN30_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define ILN30_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define ILN30_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ILN30_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ILN30_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ILN30_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ILN30_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ILN30_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ILN30_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ILN30_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ILN30_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ILN30_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ILN30_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ILN30_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ILN30_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup ILN30_IA_AGENT_STATUS Register ILN30_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define ILN30_IA_AGENT_STATUS 0x12428
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN30_IA_AGENT_STATUS 0x1FF12428u
+
+//! Register Reset Value
+#define ILN30_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ILN30_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ILN30_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define ILN30_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define ILN30_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define ILN30_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define ILN30_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define ILN30_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define ILN30_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define ILN30_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define ILN30_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN30_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN30_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define ILN30_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define ILN30_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN30_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN30_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define ILN30_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define ILN30_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ILN30_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ILN30_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ILN30_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ILN30_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup ILN30_IA_ERROR_LOG Register ILN30_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define ILN30_IA_ERROR_LOG 0x12458
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN30_IA_ERROR_LOG 0x1FF12458u
+
+//! Register Reset Value
+#define ILN30_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define ILN30_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define ILN30_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define ILN30_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define ILN30_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define ILN30_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define ILN30_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define ILN30_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define ILN30_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define ILN30_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define ILN30_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define ILN30_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define ILN30_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define ILN30_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define ILN30_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define ILN30_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define ILN30_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define ILN30_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define ILN30_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup ILN30_IA_ERROR_LOG_ADDR Register ILN30_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define ILN30_IA_ERROR_LOG_ADDR 0x12460
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN30_IA_ERROR_LOG_ADDR 0x1FF12460u
+
+//! Register Reset Value
+#define ILN30_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define ILN30_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define ILN30_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup ILN30_IA_CORE_FLAG Register ILN30_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define ILN30_IA_CORE_FLAG 0x12468
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN30_IA_CORE_FLAG 0x1FF12468u
+
+//! Register Reset Value
+#define ILN30_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define ILN30_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define ILN30_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define ILN30_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define ILN30_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define ILN30_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define ILN30_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define ILN30_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define ILN30_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup ILN30_IA_ADDR_FILL_IN Register ILN30_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define ILN30_IA_ADDR_FILL_IN 0x12470
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN30_IA_ADDR_FILL_IN 0x1FF12470u
+
+//! Register Reset Value
+#define ILN30_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define ILN30_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define ILN30_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup ILN30_IA_BANDWIDTH_0 Register ILN30_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define ILN30_IA_BANDWIDTH_0 0x12500
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN30_IA_BANDWIDTH_0 0x1FF12500u
+
+//! Register Reset Value
+#define ILN30_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define ILN30_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define ILN30_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define ILN30_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define ILN30_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define ILN30_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define ILN30_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define ILN30_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define ILN30_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define ILN30_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define ILN30_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define ILN30_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define ILN30_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define ILN30_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define ILN30_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define ILN30_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define ILN30_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN30_IA_BANDWIDTH_1 Register ILN30_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define ILN30_IA_BANDWIDTH_1 0x12508
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN30_IA_BANDWIDTH_1 0x1FF12508u
+
+//! Register Reset Value
+#define ILN30_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define ILN30_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define ILN30_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define ILN30_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define ILN30_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define ILN30_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define ILN30_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define ILN30_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define ILN30_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define ILN30_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define ILN30_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define ILN30_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define ILN30_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define ILN30_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define ILN30_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define ILN30_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define ILN30_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN30_IA_BANDWIDTH_2 Register ILN30_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define ILN30_IA_BANDWIDTH_2 0x12510
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN30_IA_BANDWIDTH_2 0x1FF12510u
+
+//! Register Reset Value
+#define ILN30_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define ILN30_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define ILN30_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define ILN30_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define ILN30_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define ILN30_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define ILN30_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define ILN30_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define ILN30_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define ILN30_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define ILN30_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define ILN30_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define ILN30_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define ILN30_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define ILN30_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define ILN30_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define ILN30_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN30_IA_BANDWIDTH_3 Register ILN30_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define ILN30_IA_BANDWIDTH_3 0x12518
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN30_IA_BANDWIDTH_3 0x1FF12518u
+
+//! Register Reset Value
+#define ILN30_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define ILN30_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define ILN30_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define ILN30_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define ILN30_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define ILN30_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define ILN30_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define ILN30_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define ILN30_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define ILN30_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define ILN30_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define ILN30_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define ILN30_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define ILN30_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define ILN30_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define ILN30_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define ILN30_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN30_IA_BANDWIDTH_4 Register ILN30_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define ILN30_IA_BANDWIDTH_4 0x12520
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN30_IA_BANDWIDTH_4 0x1FF12520u
+
+//! Register Reset Value
+#define ILN30_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define ILN30_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define ILN30_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define ILN30_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define ILN30_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define ILN30_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define ILN30_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define ILN30_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define ILN30_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define ILN30_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define ILN30_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define ILN30_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define ILN30_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define ILN30_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define ILN30_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define ILN30_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define ILN30_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN30_IA_BANDWIDTH_5 Register ILN30_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define ILN30_IA_BANDWIDTH_5 0x12528
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN30_IA_BANDWIDTH_5 0x1FF12528u
+
+//! Register Reset Value
+#define ILN30_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define ILN30_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define ILN30_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define ILN30_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define ILN30_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define ILN30_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define ILN30_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define ILN30_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define ILN30_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define ILN30_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define ILN30_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define ILN30_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define ILN30_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define ILN30_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define ILN30_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define ILN30_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define ILN30_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN30_IA_BANDWIDTH_6 Register ILN30_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define ILN30_IA_BANDWIDTH_6 0x12530
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN30_IA_BANDWIDTH_6 0x1FF12530u
+
+//! Register Reset Value
+#define ILN30_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define ILN30_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define ILN30_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define ILN30_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define ILN30_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define ILN30_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define ILN30_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define ILN30_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define ILN30_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define ILN30_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define ILN30_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define ILN30_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define ILN30_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define ILN30_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define ILN30_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define ILN30_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define ILN30_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN30_IA_BANDWIDTH_7 Register ILN30_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define ILN30_IA_BANDWIDTH_7 0x12538
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN30_IA_BANDWIDTH_7 0x1FF12538u
+
+//! Register Reset Value
+#define ILN30_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define ILN30_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define ILN30_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define ILN30_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define ILN30_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define ILN30_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define ILN30_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define ILN30_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define ILN30_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define ILN30_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define ILN30_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define ILN30_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define ILN30_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define ILN30_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define ILN30_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define ILN30_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define ILN30_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IEX50_IA_COMPONENT Register IEX50_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IEX50_IA_COMPONENT 0x12800
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IEX50_IA_COMPONENT 0x1FF12800u
+
+//! Register Reset Value
+#define IEX50_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IEX50_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IEX50_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IEX50_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IEX50_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IEX50_IA_CORE Register IEX50_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IEX50_IA_CORE 0x12818
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IEX50_IA_CORE 0x1FF12818u
+
+//! Register Reset Value
+#define IEX50_IA_CORE_RST 0x0000CAFE0F050000u
+
+//! Field REV_CODE - rev_code
+#define IEX50_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IEX50_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IEX50_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IEX50_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IEX50_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IEX50_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IEX50_IA_AGENT_CONTROL Register IEX50_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IEX50_IA_AGENT_CONTROL 0x12820
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IEX50_IA_AGENT_CONTROL 0x1FF12820u
+
+//! Register Reset Value
+#define IEX50_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IEX50_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IEX50_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IEX50_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IEX50_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IEX50_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IEX50_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IEX50_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IEX50_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IEX50_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IEX50_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IEX50_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IEX50_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IEX50_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IEX50_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IEX50_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IEX50_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IEX50_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IEX50_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IEX50_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IEX50_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IEX50_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IEX50_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IEX50_IA_AGENT_STATUS Register IEX50_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IEX50_IA_AGENT_STATUS 0x12828
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IEX50_IA_AGENT_STATUS 0x1FF12828u
+
+//! Register Reset Value
+#define IEX50_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IEX50_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IEX50_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IEX50_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IEX50_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IEX50_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IEX50_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IEX50_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IEX50_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IEX50_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IEX50_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IEX50_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IEX50_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IEX50_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IEX50_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IEX50_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IEX50_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IEX50_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IEX50_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IEX50_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IEX50_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IEX50_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IEX50_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IEX50_IA_ERROR_LOG Register IEX50_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IEX50_IA_ERROR_LOG 0x12858
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IEX50_IA_ERROR_LOG 0x1FF12858u
+
+//! Register Reset Value
+#define IEX50_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IEX50_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IEX50_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IEX50_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IEX50_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IEX50_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IEX50_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IEX50_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IEX50_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IEX50_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IEX50_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IEX50_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IEX50_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IEX50_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IEX50_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IEX50_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IEX50_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IEX50_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IEX50_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IEX50_IA_ERROR_LOG_ADDR Register IEX50_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IEX50_IA_ERROR_LOG_ADDR 0x12860
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IEX50_IA_ERROR_LOG_ADDR 0x1FF12860u
+
+//! Register Reset Value
+#define IEX50_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IEX50_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IEX50_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IEX50_IA_CORE_FLAG Register IEX50_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IEX50_IA_CORE_FLAG 0x12868
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IEX50_IA_CORE_FLAG 0x1FF12868u
+
+//! Register Reset Value
+#define IEX50_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IEX50_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IEX50_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IEX50_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IEX50_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IEX50_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IEX50_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IEX50_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IEX50_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IEX50_IA_ADDR_FILL_IN Register IEX50_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IEX50_IA_ADDR_FILL_IN 0x12870
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IEX50_IA_ADDR_FILL_IN 0x1FF12870u
+
+//! Register Reset Value
+#define IEX50_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IEX50_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IEX50_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IEX50_IA_BANDWIDTH_0 Register IEX50_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IEX50_IA_BANDWIDTH_0 0x12900
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IEX50_IA_BANDWIDTH_0 0x1FF12900u
+
+//! Register Reset Value
+#define IEX50_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IEX50_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IEX50_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IEX50_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IEX50_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IEX50_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IEX50_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IEX50_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IEX50_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IEX50_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IEX50_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IEX50_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IEX50_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IEX50_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IEX50_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IEX50_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IEX50_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IEX50_IA_BANDWIDTH_1 Register IEX50_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IEX50_IA_BANDWIDTH_1 0x12908
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IEX50_IA_BANDWIDTH_1 0x1FF12908u
+
+//! Register Reset Value
+#define IEX50_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IEX50_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IEX50_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IEX50_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IEX50_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IEX50_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IEX50_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IEX50_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IEX50_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IEX50_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IEX50_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IEX50_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IEX50_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IEX50_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IEX50_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IEX50_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IEX50_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IEX50_IA_BANDWIDTH_2 Register IEX50_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IEX50_IA_BANDWIDTH_2 0x12910
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IEX50_IA_BANDWIDTH_2 0x1FF12910u
+
+//! Register Reset Value
+#define IEX50_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IEX50_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IEX50_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IEX50_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IEX50_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IEX50_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IEX50_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IEX50_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IEX50_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IEX50_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IEX50_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IEX50_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IEX50_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IEX50_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IEX50_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IEX50_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IEX50_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IEX50_IA_BANDWIDTH_3 Register IEX50_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IEX50_IA_BANDWIDTH_3 0x12918
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IEX50_IA_BANDWIDTH_3 0x1FF12918u
+
+//! Register Reset Value
+#define IEX50_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IEX50_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IEX50_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IEX50_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IEX50_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IEX50_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IEX50_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IEX50_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IEX50_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IEX50_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IEX50_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IEX50_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IEX50_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IEX50_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IEX50_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IEX50_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IEX50_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IEX50_IA_BANDWIDTH_4 Register IEX50_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IEX50_IA_BANDWIDTH_4 0x12920
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IEX50_IA_BANDWIDTH_4 0x1FF12920u
+
+//! Register Reset Value
+#define IEX50_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IEX50_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IEX50_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IEX50_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IEX50_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IEX50_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IEX50_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IEX50_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IEX50_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IEX50_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IEX50_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IEX50_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IEX50_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IEX50_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IEX50_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IEX50_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IEX50_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IEX50_IA_BANDWIDTH_5 Register IEX50_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IEX50_IA_BANDWIDTH_5 0x12928
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IEX50_IA_BANDWIDTH_5 0x1FF12928u
+
+//! Register Reset Value
+#define IEX50_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IEX50_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IEX50_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IEX50_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IEX50_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IEX50_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IEX50_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IEX50_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IEX50_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IEX50_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IEX50_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IEX50_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IEX50_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IEX50_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IEX50_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IEX50_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IEX50_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IEX50_IA_BANDWIDTH_6 Register IEX50_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IEX50_IA_BANDWIDTH_6 0x12930
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IEX50_IA_BANDWIDTH_6 0x1FF12930u
+
+//! Register Reset Value
+#define IEX50_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IEX50_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IEX50_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IEX50_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IEX50_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IEX50_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IEX50_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IEX50_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IEX50_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IEX50_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IEX50_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IEX50_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IEX50_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IEX50_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IEX50_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IEX50_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IEX50_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IEX50_IA_BANDWIDTH_7 Register IEX50_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IEX50_IA_BANDWIDTH_7 0x12938
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_IEX50_IA_BANDWIDTH_7 0x1FF12938u
+
+//! Register Reset Value
+#define IEX50_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IEX50_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IEX50_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IEX50_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IEX50_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IEX50_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IEX50_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IEX50_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IEX50_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IEX50_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IEX50_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IEX50_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IEX50_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IEX50_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IEX50_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IEX50_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IEX50_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN60_IA_COMPONENT Register ILN60_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define ILN60_IA_COMPONENT 0x12C00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN60_IA_COMPONENT 0x1FF12C00u
+
+//! Register Reset Value
+#define ILN60_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define ILN60_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define ILN60_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define ILN60_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define ILN60_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup ILN60_IA_CORE Register ILN60_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define ILN60_IA_CORE 0x12C18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN60_IA_CORE 0x1FF12C18u
+
+//! Register Reset Value
+#define ILN60_IA_CORE_RST 0x000050C50F060001u
+
+//! Field REV_CODE - rev_code
+#define ILN60_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define ILN60_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define ILN60_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define ILN60_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define ILN60_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define ILN60_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup ILN60_IA_AGENT_CONTROL Register ILN60_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define ILN60_IA_AGENT_CONTROL 0x12C20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN60_IA_AGENT_CONTROL 0x1FF12C20u
+
+//! Register Reset Value
+#define ILN60_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ILN60_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ILN60_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define ILN60_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define ILN60_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN60_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN60_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN60_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN60_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define ILN60_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define ILN60_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ILN60_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ILN60_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ILN60_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ILN60_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ILN60_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ILN60_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ILN60_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ILN60_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ILN60_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ILN60_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ILN60_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ILN60_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup ILN60_IA_AGENT_STATUS Register ILN60_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define ILN60_IA_AGENT_STATUS 0x12C28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN60_IA_AGENT_STATUS 0x1FF12C28u
+
+//! Register Reset Value
+#define ILN60_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ILN60_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ILN60_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define ILN60_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define ILN60_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define ILN60_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define ILN60_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define ILN60_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define ILN60_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define ILN60_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define ILN60_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN60_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN60_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define ILN60_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define ILN60_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN60_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN60_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define ILN60_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define ILN60_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ILN60_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ILN60_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ILN60_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ILN60_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup ILN60_IA_ERROR_LOG Register ILN60_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define ILN60_IA_ERROR_LOG 0x12C58
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN60_IA_ERROR_LOG 0x1FF12C58u
+
+//! Register Reset Value
+#define ILN60_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define ILN60_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define ILN60_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define ILN60_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define ILN60_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define ILN60_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define ILN60_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define ILN60_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define ILN60_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define ILN60_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define ILN60_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define ILN60_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define ILN60_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define ILN60_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define ILN60_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define ILN60_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define ILN60_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define ILN60_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define ILN60_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup ILN60_IA_ERROR_LOG_ADDR Register ILN60_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define ILN60_IA_ERROR_LOG_ADDR 0x12C60
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN60_IA_ERROR_LOG_ADDR 0x1FF12C60u
+
+//! Register Reset Value
+#define ILN60_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define ILN60_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define ILN60_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup ILN60_IA_CORE_FLAG Register ILN60_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define ILN60_IA_CORE_FLAG 0x12C68
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN60_IA_CORE_FLAG 0x1FF12C68u
+
+//! Register Reset Value
+#define ILN60_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define ILN60_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define ILN60_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define ILN60_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define ILN60_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define ILN60_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define ILN60_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define ILN60_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define ILN60_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup ILN60_IA_ADDR_FILL_IN Register ILN60_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define ILN60_IA_ADDR_FILL_IN 0x12C70
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN60_IA_ADDR_FILL_IN 0x1FF12C70u
+
+//! Register Reset Value
+#define ILN60_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define ILN60_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define ILN60_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup ILN60_IA_BANDWIDTH_0 Register ILN60_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define ILN60_IA_BANDWIDTH_0 0x12D00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN60_IA_BANDWIDTH_0 0x1FF12D00u
+
+//! Register Reset Value
+#define ILN60_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define ILN60_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define ILN60_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define ILN60_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define ILN60_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define ILN60_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define ILN60_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define ILN60_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define ILN60_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define ILN60_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define ILN60_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define ILN60_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define ILN60_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define ILN60_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define ILN60_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define ILN60_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define ILN60_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN60_IA_BANDWIDTH_1 Register ILN60_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define ILN60_IA_BANDWIDTH_1 0x12D08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN60_IA_BANDWIDTH_1 0x1FF12D08u
+
+//! Register Reset Value
+#define ILN60_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define ILN60_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define ILN60_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define ILN60_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define ILN60_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define ILN60_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define ILN60_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define ILN60_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define ILN60_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define ILN60_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define ILN60_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define ILN60_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define ILN60_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define ILN60_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define ILN60_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define ILN60_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define ILN60_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN60_IA_BANDWIDTH_2 Register ILN60_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define ILN60_IA_BANDWIDTH_2 0x12D10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN60_IA_BANDWIDTH_2 0x1FF12D10u
+
+//! Register Reset Value
+#define ILN60_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define ILN60_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define ILN60_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define ILN60_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define ILN60_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define ILN60_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define ILN60_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define ILN60_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define ILN60_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define ILN60_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define ILN60_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define ILN60_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define ILN60_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define ILN60_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define ILN60_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define ILN60_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define ILN60_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN60_IA_BANDWIDTH_3 Register ILN60_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define ILN60_IA_BANDWIDTH_3 0x12D18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN60_IA_BANDWIDTH_3 0x1FF12D18u
+
+//! Register Reset Value
+#define ILN60_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define ILN60_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define ILN60_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define ILN60_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define ILN60_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define ILN60_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define ILN60_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define ILN60_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define ILN60_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define ILN60_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define ILN60_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define ILN60_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define ILN60_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define ILN60_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define ILN60_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define ILN60_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define ILN60_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN60_IA_BANDWIDTH_4 Register ILN60_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define ILN60_IA_BANDWIDTH_4 0x12D20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN60_IA_BANDWIDTH_4 0x1FF12D20u
+
+//! Register Reset Value
+#define ILN60_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define ILN60_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define ILN60_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define ILN60_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define ILN60_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define ILN60_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define ILN60_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define ILN60_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define ILN60_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define ILN60_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define ILN60_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define ILN60_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define ILN60_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define ILN60_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define ILN60_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define ILN60_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define ILN60_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN60_IA_BANDWIDTH_5 Register ILN60_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define ILN60_IA_BANDWIDTH_5 0x12D28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN60_IA_BANDWIDTH_5 0x1FF12D28u
+
+//! Register Reset Value
+#define ILN60_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define ILN60_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define ILN60_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define ILN60_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define ILN60_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define ILN60_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define ILN60_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define ILN60_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define ILN60_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define ILN60_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define ILN60_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define ILN60_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define ILN60_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define ILN60_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define ILN60_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define ILN60_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define ILN60_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN60_IA_BANDWIDTH_6 Register ILN60_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define ILN60_IA_BANDWIDTH_6 0x12D30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN60_IA_BANDWIDTH_6 0x1FF12D30u
+
+//! Register Reset Value
+#define ILN60_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define ILN60_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define ILN60_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define ILN60_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define ILN60_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define ILN60_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define ILN60_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define ILN60_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define ILN60_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define ILN60_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define ILN60_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define ILN60_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define ILN60_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define ILN60_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define ILN60_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define ILN60_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define ILN60_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN60_IA_BANDWIDTH_7 Register ILN60_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define ILN60_IA_BANDWIDTH_7 0x12D38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ILN60_IA_BANDWIDTH_7 0x1FF12D38u
+
+//! Register Reset Value
+#define ILN60_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define ILN60_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define ILN60_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define ILN60_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define ILN60_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define ILN60_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define ILN60_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define ILN60_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define ILN60_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define ILN60_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define ILN60_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define ILN60_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define ILN60_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define ILN60_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define ILN60_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define ILN60_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define ILN60_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ITOE_IA_COMPONENT Register ITOE_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define ITOE_IA_COMPONENT 0x13000
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ITOE_IA_COMPONENT 0x1FF13000u
+
+//! Register Reset Value
+#define ITOE_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define ITOE_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define ITOE_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define ITOE_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define ITOE_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup ITOE_IA_CORE Register ITOE_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define ITOE_IA_CORE 0x13018
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ITOE_IA_CORE 0x1FF13018u
+
+//! Register Reset Value
+#define ITOE_IA_CORE_RST 0x000050C500070001u
+
+//! Field REV_CODE - rev_code
+#define ITOE_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define ITOE_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define ITOE_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define ITOE_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define ITOE_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define ITOE_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup ITOE_IA_AGENT_CONTROL Register ITOE_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define ITOE_IA_AGENT_CONTROL 0x13020
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ITOE_IA_AGENT_CONTROL 0x1FF13020u
+
+//! Register Reset Value
+#define ITOE_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ITOE_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ITOE_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define ITOE_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define ITOE_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ITOE_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ITOE_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ITOE_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ITOE_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define ITOE_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define ITOE_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ITOE_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ITOE_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ITOE_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ITOE_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ITOE_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ITOE_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ITOE_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ITOE_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ITOE_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ITOE_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ITOE_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ITOE_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup ITOE_IA_AGENT_STATUS Register ITOE_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define ITOE_IA_AGENT_STATUS 0x13028
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ITOE_IA_AGENT_STATUS 0x1FF13028u
+
+//! Register Reset Value
+#define ITOE_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ITOE_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ITOE_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define ITOE_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define ITOE_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define ITOE_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define ITOE_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define ITOE_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define ITOE_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define ITOE_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define ITOE_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ITOE_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ITOE_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define ITOE_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define ITOE_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ITOE_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ITOE_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define ITOE_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define ITOE_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ITOE_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ITOE_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ITOE_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ITOE_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup ITOE_IA_ERROR_LOG Register ITOE_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define ITOE_IA_ERROR_LOG 0x13058
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ITOE_IA_ERROR_LOG 0x1FF13058u
+
+//! Register Reset Value
+#define ITOE_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define ITOE_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define ITOE_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define ITOE_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define ITOE_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define ITOE_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define ITOE_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define ITOE_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define ITOE_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define ITOE_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define ITOE_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define ITOE_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define ITOE_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define ITOE_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define ITOE_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define ITOE_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define ITOE_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define ITOE_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define ITOE_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup ITOE_IA_ERROR_LOG_ADDR Register ITOE_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define ITOE_IA_ERROR_LOG_ADDR 0x13060
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ITOE_IA_ERROR_LOG_ADDR 0x1FF13060u
+
+//! Register Reset Value
+#define ITOE_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define ITOE_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define ITOE_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup ITOE_IA_CORE_FLAG Register ITOE_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define ITOE_IA_CORE_FLAG 0x13068
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ITOE_IA_CORE_FLAG 0x1FF13068u
+
+//! Register Reset Value
+#define ITOE_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define ITOE_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define ITOE_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define ITOE_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define ITOE_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define ITOE_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define ITOE_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define ITOE_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define ITOE_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup ITOE_IA_ADDR_FILL_IN Register ITOE_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define ITOE_IA_ADDR_FILL_IN 0x13070
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ITOE_IA_ADDR_FILL_IN 0x1FF13070u
+
+//! Register Reset Value
+#define ITOE_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define ITOE_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define ITOE_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup ITOE_IA_BANDWIDTH_0 Register ITOE_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define ITOE_IA_BANDWIDTH_0 0x13100
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ITOE_IA_BANDWIDTH_0 0x1FF13100u
+
+//! Register Reset Value
+#define ITOE_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define ITOE_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define ITOE_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define ITOE_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define ITOE_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define ITOE_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define ITOE_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define ITOE_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define ITOE_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define ITOE_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define ITOE_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define ITOE_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define ITOE_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define ITOE_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define ITOE_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define ITOE_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define ITOE_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ITOE_IA_BANDWIDTH_1 Register ITOE_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define ITOE_IA_BANDWIDTH_1 0x13108
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ITOE_IA_BANDWIDTH_1 0x1FF13108u
+
+//! Register Reset Value
+#define ITOE_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define ITOE_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define ITOE_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define ITOE_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define ITOE_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define ITOE_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define ITOE_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define ITOE_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define ITOE_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define ITOE_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define ITOE_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define ITOE_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define ITOE_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define ITOE_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define ITOE_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define ITOE_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define ITOE_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ITOE_IA_BANDWIDTH_2 Register ITOE_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define ITOE_IA_BANDWIDTH_2 0x13110
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ITOE_IA_BANDWIDTH_2 0x1FF13110u
+
+//! Register Reset Value
+#define ITOE_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define ITOE_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define ITOE_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define ITOE_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define ITOE_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define ITOE_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define ITOE_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define ITOE_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define ITOE_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define ITOE_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define ITOE_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define ITOE_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define ITOE_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define ITOE_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define ITOE_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define ITOE_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define ITOE_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ITOE_IA_BANDWIDTH_3 Register ITOE_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define ITOE_IA_BANDWIDTH_3 0x13118
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ITOE_IA_BANDWIDTH_3 0x1FF13118u
+
+//! Register Reset Value
+#define ITOE_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define ITOE_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define ITOE_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define ITOE_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define ITOE_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define ITOE_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define ITOE_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define ITOE_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define ITOE_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define ITOE_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define ITOE_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define ITOE_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define ITOE_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define ITOE_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define ITOE_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define ITOE_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define ITOE_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ITOE_IA_BANDWIDTH_4 Register ITOE_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define ITOE_IA_BANDWIDTH_4 0x13120
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ITOE_IA_BANDWIDTH_4 0x1FF13120u
+
+//! Register Reset Value
+#define ITOE_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define ITOE_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define ITOE_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define ITOE_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define ITOE_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define ITOE_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define ITOE_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define ITOE_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define ITOE_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define ITOE_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define ITOE_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define ITOE_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define ITOE_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define ITOE_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define ITOE_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define ITOE_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define ITOE_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ITOE_IA_BANDWIDTH_5 Register ITOE_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define ITOE_IA_BANDWIDTH_5 0x13128
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ITOE_IA_BANDWIDTH_5 0x1FF13128u
+
+//! Register Reset Value
+#define ITOE_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define ITOE_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define ITOE_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define ITOE_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define ITOE_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define ITOE_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define ITOE_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define ITOE_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define ITOE_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define ITOE_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define ITOE_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define ITOE_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define ITOE_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define ITOE_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define ITOE_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define ITOE_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define ITOE_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ITOE_IA_BANDWIDTH_6 Register ITOE_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define ITOE_IA_BANDWIDTH_6 0x13130
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ITOE_IA_BANDWIDTH_6 0x1FF13130u
+
+//! Register Reset Value
+#define ITOE_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define ITOE_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define ITOE_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define ITOE_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define ITOE_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define ITOE_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define ITOE_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define ITOE_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define ITOE_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define ITOE_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define ITOE_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define ITOE_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define ITOE_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define ITOE_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define ITOE_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define ITOE_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define ITOE_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ITOE_IA_BANDWIDTH_7 Register ITOE_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define ITOE_IA_BANDWIDTH_7 0x13138
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_ITOE_IA_BANDWIDTH_7 0x1FF13138u
+
+//! Register Reset Value
+#define ITOE_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define ITOE_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define ITOE_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define ITOE_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define ITOE_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define ITOE_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define ITOE_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define ITOE_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define ITOE_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define ITOE_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define ITOE_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define ITOE_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define ITOE_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define ITOE_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define ITOE_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define ITOE_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define ITOE_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TREG0_PM_ERROR_LOG Register TREG0_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ERROR_LOG 0x80020
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ERROR_LOG 0x1FF80020u
+
+//! Register Reset Value
+#define TREG0_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TREG0_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TREG0_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TREG0_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TREG0_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TREG0_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TREG0_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TREG0_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TREG0_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TREG0_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TREG0_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TREG0_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TREG0_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TREG0_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TREG0_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TREG0_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TREG0_PM_CONTROL Register TREG0_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_CONTROL 0x80028
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_CONTROL 0x1FF80028u
+
+//! Register Reset Value
+#define TREG0_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TREG0_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TREG0_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TREG0_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TREG0_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TREG0_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TREG0_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TREG0_PM_ERROR_CLEAR_SINGLE Register TREG0_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ERROR_CLEAR_SINGLE 0x80030
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ERROR_CLEAR_SINGLE 0x1FF80030u
+
+//! Register Reset Value
+#define TREG0_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TREG0_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TREG0_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TREG0_PM_ERROR_CLEAR_MULTI Register TREG0_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ERROR_CLEAR_MULTI 0x80038
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ERROR_CLEAR_MULTI 0x1FF80038u
+
+//! Register Reset Value
+#define TREG0_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TREG0_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TREG0_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TREG0_PM_REQ_INFO_PERMISSION_0 Register TREG0_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_REQ_INFO_PERMISSION_0 0x80048
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_REQ_INFO_PERMISSION_0 0x1FF80048u
+
+//! Register Reset Value
+#define TREG0_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_READ_PERMISSION_0 Register TREG0_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_READ_PERMISSION_0 0x80050
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_READ_PERMISSION_0 0x1FF80050u
+
+//! Register Reset Value
+#define TREG0_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TREG0_PM_WRITE_PERMISSION_0 Register TREG0_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_WRITE_PERMISSION_0 0x80058
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_WRITE_PERMISSION_0 0x1FF80058u
+
+//! Register Reset Value
+#define TREG0_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TREG0_PM_ADDR_MATCH_1 Register TREG0_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ADDR_MATCH_1 0x80060
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ADDR_MATCH_1 0x1FF80060u
+
+//! Register Reset Value
+#define TREG0_PM_ADDR_MATCH_1_RST 0x0000000000080050u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG0_PM_REQ_INFO_PERMISSION_1 Register TREG0_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_REQ_INFO_PERMISSION_1 0x80068
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_REQ_INFO_PERMISSION_1 0x1FF80068u
+
+//! Register Reset Value
+#define TREG0_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_READ_PERMISSION_1 Register TREG0_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_READ_PERMISSION_1 0x80070
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_READ_PERMISSION_1 0x1FF80070u
+
+//! Register Reset Value
+#define TREG0_PM_READ_PERMISSION_1_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TREG0_PM_WRITE_PERMISSION_1 Register TREG0_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_WRITE_PERMISSION_1 0x80078
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_WRITE_PERMISSION_1 0x1FF80078u
+
+//! Register Reset Value
+#define TREG0_PM_WRITE_PERMISSION_1_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TREG0_PM_ADDR_MATCH_2 Register TREG0_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ADDR_MATCH_2 0x80080
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ADDR_MATCH_2 0x1FF80080u
+
+//! Register Reset Value
+#define TREG0_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG0_PM_REQ_INFO_PERMISSION_2 Register TREG0_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_REQ_INFO_PERMISSION_2 0x80088
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_REQ_INFO_PERMISSION_2 0x1FF80088u
+
+//! Register Reset Value
+#define TREG0_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_READ_PERMISSION_2 Register TREG0_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_READ_PERMISSION_2 0x80090
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_READ_PERMISSION_2 0x1FF80090u
+
+//! Register Reset Value
+#define TREG0_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_WRITE_PERMISSION_2 Register TREG0_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_WRITE_PERMISSION_2 0x80098
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_WRITE_PERMISSION_2 0x1FF80098u
+
+//! Register Reset Value
+#define TREG0_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_ADDR_MATCH_3 Register TREG0_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ADDR_MATCH_3 0x800A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ADDR_MATCH_3 0x1FF800A0u
+
+//! Register Reset Value
+#define TREG0_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG0_PM_REQ_INFO_PERMISSION_3 Register TREG0_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_REQ_INFO_PERMISSION_3 0x800A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_REQ_INFO_PERMISSION_3 0x1FF800A8u
+
+//! Register Reset Value
+#define TREG0_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_READ_PERMISSION_3 Register TREG0_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_READ_PERMISSION_3 0x800B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_READ_PERMISSION_3 0x1FF800B0u
+
+//! Register Reset Value
+#define TREG0_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_WRITE_PERMISSION_3 Register TREG0_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_WRITE_PERMISSION_3 0x800B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_WRITE_PERMISSION_3 0x1FF800B8u
+
+//! Register Reset Value
+#define TREG0_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_ADDR_MATCH_4 Register TREG0_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ADDR_MATCH_4 0x800C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ADDR_MATCH_4 0x1FF800C0u
+
+//! Register Reset Value
+#define TREG0_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG0_PM_REQ_INFO_PERMISSION_4 Register TREG0_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_REQ_INFO_PERMISSION_4 0x800C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_REQ_INFO_PERMISSION_4 0x1FF800C8u
+
+//! Register Reset Value
+#define TREG0_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_READ_PERMISSION_4 Register TREG0_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_READ_PERMISSION_4 0x800D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_READ_PERMISSION_4 0x1FF800D0u
+
+//! Register Reset Value
+#define TREG0_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_WRITE_PERMISSION_4 Register TREG0_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_WRITE_PERMISSION_4 0x800D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_WRITE_PERMISSION_4 0x1FF800D8u
+
+//! Register Reset Value
+#define TREG0_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_ADDR_MATCH_5 Register TREG0_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ADDR_MATCH_5 0x800E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ADDR_MATCH_5 0x1FF800E0u
+
+//! Register Reset Value
+#define TREG0_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG0_PM_REQ_INFO_PERMISSION_5 Register TREG0_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_REQ_INFO_PERMISSION_5 0x800E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_REQ_INFO_PERMISSION_5 0x1FF800E8u
+
+//! Register Reset Value
+#define TREG0_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_READ_PERMISSION_5 Register TREG0_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_READ_PERMISSION_5 0x800F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_READ_PERMISSION_5 0x1FF800F0u
+
+//! Register Reset Value
+#define TREG0_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_WRITE_PERMISSION_5 Register TREG0_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_WRITE_PERMISSION_5 0x800F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_WRITE_PERMISSION_5 0x1FF800F8u
+
+//! Register Reset Value
+#define TREG0_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_ADDR_MATCH_6 Register TREG0_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ADDR_MATCH_6 0x80100
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ADDR_MATCH_6 0x1FF80100u
+
+//! Register Reset Value
+#define TREG0_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG0_PM_REQ_INFO_PERMISSION_6 Register TREG0_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_REQ_INFO_PERMISSION_6 0x80108
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_REQ_INFO_PERMISSION_6 0x1FF80108u
+
+//! Register Reset Value
+#define TREG0_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_READ_PERMISSION_6 Register TREG0_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_READ_PERMISSION_6 0x80110
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_READ_PERMISSION_6 0x1FF80110u
+
+//! Register Reset Value
+#define TREG0_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_WRITE_PERMISSION_6 Register TREG0_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_WRITE_PERMISSION_6 0x80118
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_WRITE_PERMISSION_6 0x1FF80118u
+
+//! Register Reset Value
+#define TREG0_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_ADDR_MATCH_7 Register TREG0_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ADDR_MATCH_7 0x80120
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ADDR_MATCH_7 0x1FF80120u
+
+//! Register Reset Value
+#define TREG0_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG0_PM_REQ_INFO_PERMISSION_7 Register TREG0_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_REQ_INFO_PERMISSION_7 0x80128
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_REQ_INFO_PERMISSION_7 0x1FF80128u
+
+//! Register Reset Value
+#define TREG0_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_READ_PERMISSION_7 Register TREG0_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_READ_PERMISSION_7 0x80130
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_READ_PERMISSION_7 0x1FF80130u
+
+//! Register Reset Value
+#define TREG0_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_WRITE_PERMISSION_7 Register TREG0_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_WRITE_PERMISSION_7 0x80138
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_WRITE_PERMISSION_7 0x1FF80138u
+
+//! Register Reset Value
+#define TREG0_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_ADDR_MATCH_8 Register TREG0_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ADDR_MATCH_8 0x80140
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ADDR_MATCH_8 0x1FF80140u
+
+//! Register Reset Value
+#define TREG0_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG0_PM_REQ_INFO_PERMISSION_8 Register TREG0_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_REQ_INFO_PERMISSION_8 0x80148
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_REQ_INFO_PERMISSION_8 0x1FF80148u
+
+//! Register Reset Value
+#define TREG0_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_READ_PERMISSION_8 Register TREG0_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_READ_PERMISSION_8 0x80150
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_READ_PERMISSION_8 0x1FF80150u
+
+//! Register Reset Value
+#define TREG0_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_WRITE_PERMISSION_8 Register TREG0_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_WRITE_PERMISSION_8 0x80158
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_WRITE_PERMISSION_8 0x1FF80158u
+
+//! Register Reset Value
+#define TREG0_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_ADDR_MATCH_9 Register TREG0_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ADDR_MATCH_9 0x80160
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ADDR_MATCH_9 0x1FF80160u
+
+//! Register Reset Value
+#define TREG0_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG0_PM_REQ_INFO_PERMISSION_9 Register TREG0_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_REQ_INFO_PERMISSION_9 0x80168
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_REQ_INFO_PERMISSION_9 0x1FF80168u
+
+//! Register Reset Value
+#define TREG0_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_READ_PERMISSION_9 Register TREG0_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_READ_PERMISSION_9 0x80170
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_READ_PERMISSION_9 0x1FF80170u
+
+//! Register Reset Value
+#define TREG0_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_WRITE_PERMISSION_9 Register TREG0_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_WRITE_PERMISSION_9 0x80178
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_WRITE_PERMISSION_9 0x1FF80178u
+
+//! Register Reset Value
+#define TREG0_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_ADDR_MATCH_10 Register TREG0_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ADDR_MATCH_10 0x80180
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ADDR_MATCH_10 0x1FF80180u
+
+//! Register Reset Value
+#define TREG0_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG0_PM_REQ_INFO_PERMISSION_10 Register TREG0_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_REQ_INFO_PERMISSION_10 0x80188
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_REQ_INFO_PERMISSION_10 0x1FF80188u
+
+//! Register Reset Value
+#define TREG0_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_READ_PERMISSION_10 Register TREG0_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_READ_PERMISSION_10 0x80190
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_READ_PERMISSION_10 0x1FF80190u
+
+//! Register Reset Value
+#define TREG0_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_WRITE_PERMISSION_10 Register TREG0_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_WRITE_PERMISSION_10 0x80198
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_WRITE_PERMISSION_10 0x1FF80198u
+
+//! Register Reset Value
+#define TREG0_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_ADDR_MATCH_11 Register TREG0_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ADDR_MATCH_11 0x801A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ADDR_MATCH_11 0x1FF801A0u
+
+//! Register Reset Value
+#define TREG0_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG0_PM_REQ_INFO_PERMISSION_11 Register TREG0_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_REQ_INFO_PERMISSION_11 0x801A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_REQ_INFO_PERMISSION_11 0x1FF801A8u
+
+//! Register Reset Value
+#define TREG0_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_READ_PERMISSION_11 Register TREG0_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_READ_PERMISSION_11 0x801B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_READ_PERMISSION_11 0x1FF801B0u
+
+//! Register Reset Value
+#define TREG0_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_WRITE_PERMISSION_11 Register TREG0_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_WRITE_PERMISSION_11 0x801B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_WRITE_PERMISSION_11 0x1FF801B8u
+
+//! Register Reset Value
+#define TREG0_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_ADDR_MATCH_12 Register TREG0_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ADDR_MATCH_12 0x801C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ADDR_MATCH_12 0x1FF801C0u
+
+//! Register Reset Value
+#define TREG0_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG0_PM_REQ_INFO_PERMISSION_12 Register TREG0_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_REQ_INFO_PERMISSION_12 0x801C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_REQ_INFO_PERMISSION_12 0x1FF801C8u
+
+//! Register Reset Value
+#define TREG0_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_READ_PERMISSION_12 Register TREG0_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_READ_PERMISSION_12 0x801D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_READ_PERMISSION_12 0x1FF801D0u
+
+//! Register Reset Value
+#define TREG0_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_WRITE_PERMISSION_12 Register TREG0_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_WRITE_PERMISSION_12 0x801D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_WRITE_PERMISSION_12 0x1FF801D8u
+
+//! Register Reset Value
+#define TREG0_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_ADDR_MATCH_13 Register TREG0_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ADDR_MATCH_13 0x801E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ADDR_MATCH_13 0x1FF801E0u
+
+//! Register Reset Value
+#define TREG0_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG0_PM_REQ_INFO_PERMISSION_13 Register TREG0_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_REQ_INFO_PERMISSION_13 0x801E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_REQ_INFO_PERMISSION_13 0x1FF801E8u
+
+//! Register Reset Value
+#define TREG0_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_READ_PERMISSION_13 Register TREG0_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_READ_PERMISSION_13 0x801F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_READ_PERMISSION_13 0x1FF801F0u
+
+//! Register Reset Value
+#define TREG0_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_WRITE_PERMISSION_13 Register TREG0_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_WRITE_PERMISSION_13 0x801F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_WRITE_PERMISSION_13 0x1FF801F8u
+
+//! Register Reset Value
+#define TREG0_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_ADDR_MATCH_14 Register TREG0_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ADDR_MATCH_14 0x80200
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ADDR_MATCH_14 0x1FF80200u
+
+//! Register Reset Value
+#define TREG0_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG0_PM_REQ_INFO_PERMISSION_14 Register TREG0_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_REQ_INFO_PERMISSION_14 0x80208
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_REQ_INFO_PERMISSION_14 0x1FF80208u
+
+//! Register Reset Value
+#define TREG0_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_READ_PERMISSION_14 Register TREG0_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_READ_PERMISSION_14 0x80210
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_READ_PERMISSION_14 0x1FF80210u
+
+//! Register Reset Value
+#define TREG0_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_WRITE_PERMISSION_14 Register TREG0_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_WRITE_PERMISSION_14 0x80218
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_WRITE_PERMISSION_14 0x1FF80218u
+
+//! Register Reset Value
+#define TREG0_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_ADDR_MATCH_15 Register TREG0_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_ADDR_MATCH_15 0x80220
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_ADDR_MATCH_15 0x1FF80220u
+
+//! Register Reset Value
+#define TREG0_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG0_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TREG0_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG0_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG0_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG0_PM_REQ_INFO_PERMISSION_15 Register TREG0_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_REQ_INFO_PERMISSION_15 0x80228
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_REQ_INFO_PERMISSION_15 0x1FF80228u
+
+//! Register Reset Value
+#define TREG0_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG0_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_READ_PERMISSION_15 Register TREG0_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_READ_PERMISSION_15 0x80230
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_READ_PERMISSION_15 0x1FF80230u
+
+//! Register Reset Value
+#define TREG0_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG0_PM_WRITE_PERMISSION_15 Register TREG0_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG0_PM_WRITE_PERMISSION_15 0x80238
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TREG0_PM_WRITE_PERMISSION_15 0x1FF80238u
+
+//! Register Reset Value
+#define TREG0_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG0_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_ERROR_LOG Register TSSB_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ERROR_LOG 0x80420
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ERROR_LOG 0x1FF80420u
+
+//! Register Reset Value
+#define TSSB_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TSSB_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TSSB_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TSSB_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TSSB_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TSSB_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TSSB_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TSSB_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TSSB_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TSSB_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TSSB_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TSSB_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TSSB_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TSSB_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TSSB_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TSSB_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TSSB_PM_CONTROL Register TSSB_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_CONTROL 0x80428
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_CONTROL 0x1FF80428u
+
+//! Register Reset Value
+#define TSSB_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TSSB_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TSSB_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TSSB_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TSSB_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TSSB_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TSSB_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TSSB_PM_ERROR_CLEAR_SINGLE Register TSSB_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ERROR_CLEAR_SINGLE 0x80430
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ERROR_CLEAR_SINGLE 0x1FF80430u
+
+//! Register Reset Value
+#define TSSB_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TSSB_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TSSB_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TSSB_PM_ERROR_CLEAR_MULTI Register TSSB_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ERROR_CLEAR_MULTI 0x80438
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ERROR_CLEAR_MULTI 0x1FF80438u
+
+//! Register Reset Value
+#define TSSB_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TSSB_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TSSB_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TSSB_PM_REQ_INFO_PERMISSION_0 Register TSSB_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_REQ_INFO_PERMISSION_0 0x80448
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_REQ_INFO_PERMISSION_0 0x1FF80448u
+
+//! Register Reset Value
+#define TSSB_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_READ_PERMISSION_0 Register TSSB_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_READ_PERMISSION_0 0x80450
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_READ_PERMISSION_0 0x1FF80450u
+
+//! Register Reset Value
+#define TSSB_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TSSB_PM_WRITE_PERMISSION_0 Register TSSB_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_WRITE_PERMISSION_0 0x80458
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_WRITE_PERMISSION_0 0x1FF80458u
+
+//! Register Reset Value
+#define TSSB_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TSSB_PM_ADDR_MATCH_1 Register TSSB_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ADDR_MATCH_1 0x80460
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ADDR_MATCH_1 0x1FF80460u
+
+//! Register Reset Value
+#define TSSB_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TSSB_PM_REQ_INFO_PERMISSION_1 Register TSSB_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_REQ_INFO_PERMISSION_1 0x80468
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_REQ_INFO_PERMISSION_1 0x1FF80468u
+
+//! Register Reset Value
+#define TSSB_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_READ_PERMISSION_1 Register TSSB_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_READ_PERMISSION_1 0x80470
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_READ_PERMISSION_1 0x1FF80470u
+
+//! Register Reset Value
+#define TSSB_PM_READ_PERMISSION_1_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TSSB_PM_WRITE_PERMISSION_1 Register TSSB_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_WRITE_PERMISSION_1 0x80478
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_WRITE_PERMISSION_1 0x1FF80478u
+
+//! Register Reset Value
+#define TSSB_PM_WRITE_PERMISSION_1_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TSSB_PM_ADDR_MATCH_2 Register TSSB_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ADDR_MATCH_2 0x80480
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ADDR_MATCH_2 0x1FF80480u
+
+//! Register Reset Value
+#define TSSB_PM_ADDR_MATCH_2_RST 0x000000001F800228u
+
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TSSB_PM_REQ_INFO_PERMISSION_2 Register TSSB_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_REQ_INFO_PERMISSION_2 0x80488
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_REQ_INFO_PERMISSION_2 0x1FF80488u
+
+//! Register Reset Value
+#define TSSB_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_READ_PERMISSION_2 Register TSSB_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_READ_PERMISSION_2 0x80490
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_READ_PERMISSION_2 0x1FF80490u
+
+//! Register Reset Value
+#define TSSB_PM_READ_PERMISSION_2_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TSSB_PM_WRITE_PERMISSION_2 Register TSSB_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_WRITE_PERMISSION_2 0x80498
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_WRITE_PERMISSION_2 0x1FF80498u
+
+//! Register Reset Value
+#define TSSB_PM_WRITE_PERMISSION_2_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TSSB_PM_ADDR_MATCH_3 Register TSSB_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ADDR_MATCH_3 0x804A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ADDR_MATCH_3 0x1FF804A0u
+
+//! Register Reset Value
+#define TSSB_PM_ADDR_MATCH_3_RST 0x000000001F804220u
+
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TSSB_PM_REQ_INFO_PERMISSION_3 Register TSSB_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_REQ_INFO_PERMISSION_3 0x804A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_REQ_INFO_PERMISSION_3 0x1FF804A8u
+
+//! Register Reset Value
+#define TSSB_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_READ_PERMISSION_3 Register TSSB_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_READ_PERMISSION_3 0x804B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_READ_PERMISSION_3 0x1FF804B0u
+
+//! Register Reset Value
+#define TSSB_PM_READ_PERMISSION_3_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TSSB_PM_WRITE_PERMISSION_3 Register TSSB_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_WRITE_PERMISSION_3 0x804B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_WRITE_PERMISSION_3 0x1FF804B8u
+
+//! Register Reset Value
+#define TSSB_PM_WRITE_PERMISSION_3_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TSSB_PM_ADDR_MATCH_4 Register TSSB_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ADDR_MATCH_4 0x804C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ADDR_MATCH_4 0x1FF804C0u
+
+//! Register Reset Value
+#define TSSB_PM_ADDR_MATCH_4_RST 0x00000000B0000228u
+
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TSSB_PM_REQ_INFO_PERMISSION_4 Register TSSB_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_REQ_INFO_PERMISSION_4 0x804C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_REQ_INFO_PERMISSION_4 0x1FF804C8u
+
+//! Register Reset Value
+#define TSSB_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_READ_PERMISSION_4 Register TSSB_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_READ_PERMISSION_4 0x804D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_READ_PERMISSION_4 0x1FF804D0u
+
+//! Register Reset Value
+#define TSSB_PM_READ_PERMISSION_4_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TSSB_PM_WRITE_PERMISSION_4 Register TSSB_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_WRITE_PERMISSION_4 0x804D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_WRITE_PERMISSION_4 0x1FF804D8u
+
+//! Register Reset Value
+#define TSSB_PM_WRITE_PERMISSION_4_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TSSB_PM_ADDR_MATCH_5 Register TSSB_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ADDR_MATCH_5 0x804E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ADDR_MATCH_5 0x1FF804E0u
+
+//! Register Reset Value
+#define TSSB_PM_ADDR_MATCH_5_RST 0x00000000B0004220u
+
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TSSB_PM_REQ_INFO_PERMISSION_5 Register TSSB_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_REQ_INFO_PERMISSION_5 0x804E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_REQ_INFO_PERMISSION_5 0x1FF804E8u
+
+//! Register Reset Value
+#define TSSB_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_READ_PERMISSION_5 Register TSSB_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_READ_PERMISSION_5 0x804F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_READ_PERMISSION_5 0x1FF804F0u
+
+//! Register Reset Value
+#define TSSB_PM_READ_PERMISSION_5_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TSSB_PM_WRITE_PERMISSION_5 Register TSSB_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_WRITE_PERMISSION_5 0x804F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_WRITE_PERMISSION_5 0x1FF804F8u
+
+//! Register Reset Value
+#define TSSB_PM_WRITE_PERMISSION_5_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TSSB_PM_ADDR_MATCH_6 Register TSSB_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ADDR_MATCH_6 0x80500
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ADDR_MATCH_6 0x1FF80500u
+
+//! Register Reset Value
+#define TSSB_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TSSB_PM_REQ_INFO_PERMISSION_6 Register TSSB_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_REQ_INFO_PERMISSION_6 0x80508
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_REQ_INFO_PERMISSION_6 0x1FF80508u
+
+//! Register Reset Value
+#define TSSB_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_READ_PERMISSION_6 Register TSSB_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_READ_PERMISSION_6 0x80510
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_READ_PERMISSION_6 0x1FF80510u
+
+//! Register Reset Value
+#define TSSB_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_WRITE_PERMISSION_6 Register TSSB_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_WRITE_PERMISSION_6 0x80518
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_WRITE_PERMISSION_6 0x1FF80518u
+
+//! Register Reset Value
+#define TSSB_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_ADDR_MATCH_7 Register TSSB_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ADDR_MATCH_7 0x80520
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ADDR_MATCH_7 0x1FF80520u
+
+//! Register Reset Value
+#define TSSB_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TSSB_PM_REQ_INFO_PERMISSION_7 Register TSSB_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_REQ_INFO_PERMISSION_7 0x80528
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_REQ_INFO_PERMISSION_7 0x1FF80528u
+
+//! Register Reset Value
+#define TSSB_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_READ_PERMISSION_7 Register TSSB_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_READ_PERMISSION_7 0x80530
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_READ_PERMISSION_7 0x1FF80530u
+
+//! Register Reset Value
+#define TSSB_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_WRITE_PERMISSION_7 Register TSSB_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_WRITE_PERMISSION_7 0x80538
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_WRITE_PERMISSION_7 0x1FF80538u
+
+//! Register Reset Value
+#define TSSB_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_ADDR_MATCH_8 Register TSSB_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ADDR_MATCH_8 0x80540
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ADDR_MATCH_8 0x1FF80540u
+
+//! Register Reset Value
+#define TSSB_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TSSB_PM_REQ_INFO_PERMISSION_8 Register TSSB_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_REQ_INFO_PERMISSION_8 0x80548
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_REQ_INFO_PERMISSION_8 0x1FF80548u
+
+//! Register Reset Value
+#define TSSB_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_READ_PERMISSION_8 Register TSSB_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_READ_PERMISSION_8 0x80550
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_READ_PERMISSION_8 0x1FF80550u
+
+//! Register Reset Value
+#define TSSB_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_WRITE_PERMISSION_8 Register TSSB_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_WRITE_PERMISSION_8 0x80558
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_WRITE_PERMISSION_8 0x1FF80558u
+
+//! Register Reset Value
+#define TSSB_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_ADDR_MATCH_9 Register TSSB_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ADDR_MATCH_9 0x80560
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ADDR_MATCH_9 0x1FF80560u
+
+//! Register Reset Value
+#define TSSB_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TSSB_PM_REQ_INFO_PERMISSION_9 Register TSSB_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_REQ_INFO_PERMISSION_9 0x80568
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_REQ_INFO_PERMISSION_9 0x1FF80568u
+
+//! Register Reset Value
+#define TSSB_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_READ_PERMISSION_9 Register TSSB_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_READ_PERMISSION_9 0x80570
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_READ_PERMISSION_9 0x1FF80570u
+
+//! Register Reset Value
+#define TSSB_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_WRITE_PERMISSION_9 Register TSSB_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_WRITE_PERMISSION_9 0x80578
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_WRITE_PERMISSION_9 0x1FF80578u
+
+//! Register Reset Value
+#define TSSB_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_ADDR_MATCH_10 Register TSSB_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ADDR_MATCH_10 0x80580
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ADDR_MATCH_10 0x1FF80580u
+
+//! Register Reset Value
+#define TSSB_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TSSB_PM_REQ_INFO_PERMISSION_10 Register TSSB_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_REQ_INFO_PERMISSION_10 0x80588
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_REQ_INFO_PERMISSION_10 0x1FF80588u
+
+//! Register Reset Value
+#define TSSB_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_READ_PERMISSION_10 Register TSSB_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_READ_PERMISSION_10 0x80590
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_READ_PERMISSION_10 0x1FF80590u
+
+//! Register Reset Value
+#define TSSB_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_WRITE_PERMISSION_10 Register TSSB_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_WRITE_PERMISSION_10 0x80598
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_WRITE_PERMISSION_10 0x1FF80598u
+
+//! Register Reset Value
+#define TSSB_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_ADDR_MATCH_11 Register TSSB_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ADDR_MATCH_11 0x805A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ADDR_MATCH_11 0x1FF805A0u
+
+//! Register Reset Value
+#define TSSB_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TSSB_PM_REQ_INFO_PERMISSION_11 Register TSSB_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_REQ_INFO_PERMISSION_11 0x805A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_REQ_INFO_PERMISSION_11 0x1FF805A8u
+
+//! Register Reset Value
+#define TSSB_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_READ_PERMISSION_11 Register TSSB_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_READ_PERMISSION_11 0x805B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_READ_PERMISSION_11 0x1FF805B0u
+
+//! Register Reset Value
+#define TSSB_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_WRITE_PERMISSION_11 Register TSSB_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_WRITE_PERMISSION_11 0x805B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_WRITE_PERMISSION_11 0x1FF805B8u
+
+//! Register Reset Value
+#define TSSB_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_ADDR_MATCH_12 Register TSSB_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ADDR_MATCH_12 0x805C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ADDR_MATCH_12 0x1FF805C0u
+
+//! Register Reset Value
+#define TSSB_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TSSB_PM_REQ_INFO_PERMISSION_12 Register TSSB_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_REQ_INFO_PERMISSION_12 0x805C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_REQ_INFO_PERMISSION_12 0x1FF805C8u
+
+//! Register Reset Value
+#define TSSB_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_READ_PERMISSION_12 Register TSSB_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_READ_PERMISSION_12 0x805D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_READ_PERMISSION_12 0x1FF805D0u
+
+//! Register Reset Value
+#define TSSB_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_WRITE_PERMISSION_12 Register TSSB_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_WRITE_PERMISSION_12 0x805D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_WRITE_PERMISSION_12 0x1FF805D8u
+
+//! Register Reset Value
+#define TSSB_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_ADDR_MATCH_13 Register TSSB_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ADDR_MATCH_13 0x805E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ADDR_MATCH_13 0x1FF805E0u
+
+//! Register Reset Value
+#define TSSB_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TSSB_PM_REQ_INFO_PERMISSION_13 Register TSSB_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_REQ_INFO_PERMISSION_13 0x805E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_REQ_INFO_PERMISSION_13 0x1FF805E8u
+
+//! Register Reset Value
+#define TSSB_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_READ_PERMISSION_13 Register TSSB_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_READ_PERMISSION_13 0x805F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_READ_PERMISSION_13 0x1FF805F0u
+
+//! Register Reset Value
+#define TSSB_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_WRITE_PERMISSION_13 Register TSSB_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_WRITE_PERMISSION_13 0x805F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_WRITE_PERMISSION_13 0x1FF805F8u
+
+//! Register Reset Value
+#define TSSB_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_ADDR_MATCH_14 Register TSSB_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ADDR_MATCH_14 0x80600
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ADDR_MATCH_14 0x1FF80600u
+
+//! Register Reset Value
+#define TSSB_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TSSB_PM_REQ_INFO_PERMISSION_14 Register TSSB_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_REQ_INFO_PERMISSION_14 0x80608
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_REQ_INFO_PERMISSION_14 0x1FF80608u
+
+//! Register Reset Value
+#define TSSB_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_READ_PERMISSION_14 Register TSSB_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_READ_PERMISSION_14 0x80610
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_READ_PERMISSION_14 0x1FF80610u
+
+//! Register Reset Value
+#define TSSB_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_WRITE_PERMISSION_14 Register TSSB_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_WRITE_PERMISSION_14 0x80618
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_WRITE_PERMISSION_14 0x1FF80618u
+
+//! Register Reset Value
+#define TSSB_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_ADDR_MATCH_15 Register TSSB_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_ADDR_MATCH_15 0x80620
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_ADDR_MATCH_15 0x1FF80620u
+
+//! Register Reset Value
+#define TSSB_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TSSB_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TSSB_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TSSB_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TSSB_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TSSB_PM_REQ_INFO_PERMISSION_15 Register TSSB_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_REQ_INFO_PERMISSION_15 0x80628
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_REQ_INFO_PERMISSION_15 0x1FF80628u
+
+//! Register Reset Value
+#define TSSB_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TSSB_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_READ_PERMISSION_15 Register TSSB_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_READ_PERMISSION_15 0x80630
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_READ_PERMISSION_15 0x1FF80630u
+
+//! Register Reset Value
+#define TSSB_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TSSB_PM_WRITE_PERMISSION_15 Register TSSB_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TSSB_PM_WRITE_PERMISSION_15 0x80638
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TSSB_PM_WRITE_PERMISSION_15 0x1FF80638u
+
+//! Register Reset Value
+#define TSSB_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TSSB_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_ERROR_LOG Register TROM_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ERROR_LOG 0x80820
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ERROR_LOG 0x1FF80820u
+
+//! Register Reset Value
+#define TROM_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TROM_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TROM_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TROM_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TROM_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TROM_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TROM_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TROM_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TROM_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TROM_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TROM_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TROM_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TROM_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TROM_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TROM_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TROM_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TROM_PM_CONTROL Register TROM_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_CONTROL 0x80828
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_CONTROL 0x1FF80828u
+
+//! Register Reset Value
+#define TROM_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TROM_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TROM_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TROM_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TROM_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TROM_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TROM_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TROM_PM_ERROR_CLEAR_SINGLE Register TROM_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ERROR_CLEAR_SINGLE 0x80830
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ERROR_CLEAR_SINGLE 0x1FF80830u
+
+//! Register Reset Value
+#define TROM_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TROM_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TROM_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TROM_PM_ERROR_CLEAR_MULTI Register TROM_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ERROR_CLEAR_MULTI 0x80838
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ERROR_CLEAR_MULTI 0x1FF80838u
+
+//! Register Reset Value
+#define TROM_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TROM_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TROM_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TROM_PM_REQ_INFO_PERMISSION_0 Register TROM_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_REQ_INFO_PERMISSION_0 0x80848
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_REQ_INFO_PERMISSION_0 0x1FF80848u
+
+//! Register Reset Value
+#define TROM_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_READ_PERMISSION_0 Register TROM_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_READ_PERMISSION_0 0x80850
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_READ_PERMISSION_0 0x1FF80850u
+
+//! Register Reset Value
+#define TROM_PM_READ_PERMISSION_0_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TROM_PM_WRITE_PERMISSION_0 Register TROM_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_WRITE_PERMISSION_0 0x80858
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_WRITE_PERMISSION_0 0x1FF80858u
+
+//! Register Reset Value
+#define TROM_PM_WRITE_PERMISSION_0_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TROM_PM_ADDR_MATCH_1 Register TROM_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ADDR_MATCH_1 0x80860
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ADDR_MATCH_1 0x1FF80860u
+
+//! Register Reset Value
+#define TROM_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TROM_PM_REQ_INFO_PERMISSION_1 Register TROM_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_REQ_INFO_PERMISSION_1 0x80868
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_REQ_INFO_PERMISSION_1 0x1FF80868u
+
+//! Register Reset Value
+#define TROM_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_READ_PERMISSION_1 Register TROM_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_READ_PERMISSION_1 0x80870
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_READ_PERMISSION_1 0x1FF80870u
+
+//! Register Reset Value
+#define TROM_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_WRITE_PERMISSION_1 Register TROM_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_WRITE_PERMISSION_1 0x80878
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_WRITE_PERMISSION_1 0x1FF80878u
+
+//! Register Reset Value
+#define TROM_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_ADDR_MATCH_2 Register TROM_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ADDR_MATCH_2 0x80880
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ADDR_MATCH_2 0x1FF80880u
+
+//! Register Reset Value
+#define TROM_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TROM_PM_REQ_INFO_PERMISSION_2 Register TROM_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_REQ_INFO_PERMISSION_2 0x80888
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_REQ_INFO_PERMISSION_2 0x1FF80888u
+
+//! Register Reset Value
+#define TROM_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_READ_PERMISSION_2 Register TROM_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_READ_PERMISSION_2 0x80890
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_READ_PERMISSION_2 0x1FF80890u
+
+//! Register Reset Value
+#define TROM_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_WRITE_PERMISSION_2 Register TROM_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_WRITE_PERMISSION_2 0x80898
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_WRITE_PERMISSION_2 0x1FF80898u
+
+//! Register Reset Value
+#define TROM_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_ADDR_MATCH_3 Register TROM_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ADDR_MATCH_3 0x808A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ADDR_MATCH_3 0x1FF808A0u
+
+//! Register Reset Value
+#define TROM_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TROM_PM_REQ_INFO_PERMISSION_3 Register TROM_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_REQ_INFO_PERMISSION_3 0x808A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_REQ_INFO_PERMISSION_3 0x1FF808A8u
+
+//! Register Reset Value
+#define TROM_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_READ_PERMISSION_3 Register TROM_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_READ_PERMISSION_3 0x808B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_READ_PERMISSION_3 0x1FF808B0u
+
+//! Register Reset Value
+#define TROM_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_WRITE_PERMISSION_3 Register TROM_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_WRITE_PERMISSION_3 0x808B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_WRITE_PERMISSION_3 0x1FF808B8u
+
+//! Register Reset Value
+#define TROM_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_ADDR_MATCH_4 Register TROM_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ADDR_MATCH_4 0x808C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ADDR_MATCH_4 0x1FF808C0u
+
+//! Register Reset Value
+#define TROM_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TROM_PM_REQ_INFO_PERMISSION_4 Register TROM_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_REQ_INFO_PERMISSION_4 0x808C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_REQ_INFO_PERMISSION_4 0x1FF808C8u
+
+//! Register Reset Value
+#define TROM_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_READ_PERMISSION_4 Register TROM_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_READ_PERMISSION_4 0x808D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_READ_PERMISSION_4 0x1FF808D0u
+
+//! Register Reset Value
+#define TROM_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_WRITE_PERMISSION_4 Register TROM_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_WRITE_PERMISSION_4 0x808D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_WRITE_PERMISSION_4 0x1FF808D8u
+
+//! Register Reset Value
+#define TROM_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_ADDR_MATCH_5 Register TROM_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ADDR_MATCH_5 0x808E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ADDR_MATCH_5 0x1FF808E0u
+
+//! Register Reset Value
+#define TROM_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TROM_PM_REQ_INFO_PERMISSION_5 Register TROM_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_REQ_INFO_PERMISSION_5 0x808E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_REQ_INFO_PERMISSION_5 0x1FF808E8u
+
+//! Register Reset Value
+#define TROM_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_READ_PERMISSION_5 Register TROM_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_READ_PERMISSION_5 0x808F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_READ_PERMISSION_5 0x1FF808F0u
+
+//! Register Reset Value
+#define TROM_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_WRITE_PERMISSION_5 Register TROM_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_WRITE_PERMISSION_5 0x808F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_WRITE_PERMISSION_5 0x1FF808F8u
+
+//! Register Reset Value
+#define TROM_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_ADDR_MATCH_6 Register TROM_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ADDR_MATCH_6 0x80900
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ADDR_MATCH_6 0x1FF80900u
+
+//! Register Reset Value
+#define TROM_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TROM_PM_REQ_INFO_PERMISSION_6 Register TROM_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_REQ_INFO_PERMISSION_6 0x80908
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_REQ_INFO_PERMISSION_6 0x1FF80908u
+
+//! Register Reset Value
+#define TROM_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_READ_PERMISSION_6 Register TROM_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_READ_PERMISSION_6 0x80910
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_READ_PERMISSION_6 0x1FF80910u
+
+//! Register Reset Value
+#define TROM_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_WRITE_PERMISSION_6 Register TROM_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_WRITE_PERMISSION_6 0x80918
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_WRITE_PERMISSION_6 0x1FF80918u
+
+//! Register Reset Value
+#define TROM_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_ADDR_MATCH_7 Register TROM_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ADDR_MATCH_7 0x80920
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ADDR_MATCH_7 0x1FF80920u
+
+//! Register Reset Value
+#define TROM_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TROM_PM_REQ_INFO_PERMISSION_7 Register TROM_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_REQ_INFO_PERMISSION_7 0x80928
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_REQ_INFO_PERMISSION_7 0x1FF80928u
+
+//! Register Reset Value
+#define TROM_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_READ_PERMISSION_7 Register TROM_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_READ_PERMISSION_7 0x80930
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_READ_PERMISSION_7 0x1FF80930u
+
+//! Register Reset Value
+#define TROM_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_WRITE_PERMISSION_7 Register TROM_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_WRITE_PERMISSION_7 0x80938
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_WRITE_PERMISSION_7 0x1FF80938u
+
+//! Register Reset Value
+#define TROM_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_ADDR_MATCH_8 Register TROM_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ADDR_MATCH_8 0x80940
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ADDR_MATCH_8 0x1FF80940u
+
+//! Register Reset Value
+#define TROM_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TROM_PM_REQ_INFO_PERMISSION_8 Register TROM_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_REQ_INFO_PERMISSION_8 0x80948
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_REQ_INFO_PERMISSION_8 0x1FF80948u
+
+//! Register Reset Value
+#define TROM_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_READ_PERMISSION_8 Register TROM_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_READ_PERMISSION_8 0x80950
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_READ_PERMISSION_8 0x1FF80950u
+
+//! Register Reset Value
+#define TROM_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_WRITE_PERMISSION_8 Register TROM_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_WRITE_PERMISSION_8 0x80958
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_WRITE_PERMISSION_8 0x1FF80958u
+
+//! Register Reset Value
+#define TROM_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_ADDR_MATCH_9 Register TROM_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ADDR_MATCH_9 0x80960
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ADDR_MATCH_9 0x1FF80960u
+
+//! Register Reset Value
+#define TROM_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TROM_PM_REQ_INFO_PERMISSION_9 Register TROM_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_REQ_INFO_PERMISSION_9 0x80968
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_REQ_INFO_PERMISSION_9 0x1FF80968u
+
+//! Register Reset Value
+#define TROM_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_READ_PERMISSION_9 Register TROM_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_READ_PERMISSION_9 0x80970
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_READ_PERMISSION_9 0x1FF80970u
+
+//! Register Reset Value
+#define TROM_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_WRITE_PERMISSION_9 Register TROM_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_WRITE_PERMISSION_9 0x80978
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_WRITE_PERMISSION_9 0x1FF80978u
+
+//! Register Reset Value
+#define TROM_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_ADDR_MATCH_10 Register TROM_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ADDR_MATCH_10 0x80980
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ADDR_MATCH_10 0x1FF80980u
+
+//! Register Reset Value
+#define TROM_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TROM_PM_REQ_INFO_PERMISSION_10 Register TROM_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_REQ_INFO_PERMISSION_10 0x80988
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_REQ_INFO_PERMISSION_10 0x1FF80988u
+
+//! Register Reset Value
+#define TROM_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_READ_PERMISSION_10 Register TROM_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_READ_PERMISSION_10 0x80990
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_READ_PERMISSION_10 0x1FF80990u
+
+//! Register Reset Value
+#define TROM_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_WRITE_PERMISSION_10 Register TROM_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_WRITE_PERMISSION_10 0x80998
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_WRITE_PERMISSION_10 0x1FF80998u
+
+//! Register Reset Value
+#define TROM_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_ADDR_MATCH_11 Register TROM_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ADDR_MATCH_11 0x809A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ADDR_MATCH_11 0x1FF809A0u
+
+//! Register Reset Value
+#define TROM_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TROM_PM_REQ_INFO_PERMISSION_11 Register TROM_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_REQ_INFO_PERMISSION_11 0x809A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_REQ_INFO_PERMISSION_11 0x1FF809A8u
+
+//! Register Reset Value
+#define TROM_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_READ_PERMISSION_11 Register TROM_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_READ_PERMISSION_11 0x809B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_READ_PERMISSION_11 0x1FF809B0u
+
+//! Register Reset Value
+#define TROM_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_WRITE_PERMISSION_11 Register TROM_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_WRITE_PERMISSION_11 0x809B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_WRITE_PERMISSION_11 0x1FF809B8u
+
+//! Register Reset Value
+#define TROM_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_ADDR_MATCH_12 Register TROM_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ADDR_MATCH_12 0x809C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ADDR_MATCH_12 0x1FF809C0u
+
+//! Register Reset Value
+#define TROM_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TROM_PM_REQ_INFO_PERMISSION_12 Register TROM_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_REQ_INFO_PERMISSION_12 0x809C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_REQ_INFO_PERMISSION_12 0x1FF809C8u
+
+//! Register Reset Value
+#define TROM_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_READ_PERMISSION_12 Register TROM_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_READ_PERMISSION_12 0x809D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_READ_PERMISSION_12 0x1FF809D0u
+
+//! Register Reset Value
+#define TROM_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_WRITE_PERMISSION_12 Register TROM_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_WRITE_PERMISSION_12 0x809D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_WRITE_PERMISSION_12 0x1FF809D8u
+
+//! Register Reset Value
+#define TROM_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_ADDR_MATCH_13 Register TROM_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ADDR_MATCH_13 0x809E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ADDR_MATCH_13 0x1FF809E0u
+
+//! Register Reset Value
+#define TROM_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TROM_PM_REQ_INFO_PERMISSION_13 Register TROM_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_REQ_INFO_PERMISSION_13 0x809E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_REQ_INFO_PERMISSION_13 0x1FF809E8u
+
+//! Register Reset Value
+#define TROM_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_READ_PERMISSION_13 Register TROM_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_READ_PERMISSION_13 0x809F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_READ_PERMISSION_13 0x1FF809F0u
+
+//! Register Reset Value
+#define TROM_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_WRITE_PERMISSION_13 Register TROM_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_WRITE_PERMISSION_13 0x809F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_WRITE_PERMISSION_13 0x1FF809F8u
+
+//! Register Reset Value
+#define TROM_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_ADDR_MATCH_14 Register TROM_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ADDR_MATCH_14 0x80A00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ADDR_MATCH_14 0x1FF80A00u
+
+//! Register Reset Value
+#define TROM_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TROM_PM_REQ_INFO_PERMISSION_14 Register TROM_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_REQ_INFO_PERMISSION_14 0x80A08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_REQ_INFO_PERMISSION_14 0x1FF80A08u
+
+//! Register Reset Value
+#define TROM_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_READ_PERMISSION_14 Register TROM_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_READ_PERMISSION_14 0x80A10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_READ_PERMISSION_14 0x1FF80A10u
+
+//! Register Reset Value
+#define TROM_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_WRITE_PERMISSION_14 Register TROM_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_WRITE_PERMISSION_14 0x80A18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_WRITE_PERMISSION_14 0x1FF80A18u
+
+//! Register Reset Value
+#define TROM_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_ADDR_MATCH_15 Register TROM_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_ADDR_MATCH_15 0x80A20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_ADDR_MATCH_15 0x1FF80A20u
+
+//! Register Reset Value
+#define TROM_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TROM_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TROM_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TROM_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TROM_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TROM_PM_REQ_INFO_PERMISSION_15 Register TROM_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_REQ_INFO_PERMISSION_15 0x80A28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_REQ_INFO_PERMISSION_15 0x1FF80A28u
+
+//! Register Reset Value
+#define TROM_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TROM_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_READ_PERMISSION_15 Register TROM_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_READ_PERMISSION_15 0x80A30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_READ_PERMISSION_15 0x1FF80A30u
+
+//! Register Reset Value
+#define TROM_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TROM_PM_WRITE_PERMISSION_15 Register TROM_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TROM_PM_WRITE_PERMISSION_15 0x80A38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TROM_PM_WRITE_PERMISSION_15 0x1FF80A38u
+
+//! Register Reset Value
+#define TROM_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TROM_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_ERROR_LOG Register TOTP_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ERROR_LOG 0x80C20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ERROR_LOG 0x1FF80C20u
+
+//! Register Reset Value
+#define TOTP_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TOTP_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TOTP_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TOTP_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TOTP_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TOTP_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TOTP_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TOTP_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TOTP_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TOTP_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TOTP_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TOTP_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TOTP_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TOTP_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TOTP_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TOTP_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TOTP_PM_CONTROL Register TOTP_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_CONTROL 0x80C28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_CONTROL 0x1FF80C28u
+
+//! Register Reset Value
+#define TOTP_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TOTP_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TOTP_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TOTP_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TOTP_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TOTP_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TOTP_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TOTP_PM_ERROR_CLEAR_SINGLE Register TOTP_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ERROR_CLEAR_SINGLE 0x80C30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ERROR_CLEAR_SINGLE 0x1FF80C30u
+
+//! Register Reset Value
+#define TOTP_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TOTP_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TOTP_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TOTP_PM_ERROR_CLEAR_MULTI Register TOTP_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ERROR_CLEAR_MULTI 0x80C38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ERROR_CLEAR_MULTI 0x1FF80C38u
+
+//! Register Reset Value
+#define TOTP_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TOTP_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TOTP_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TOTP_PM_REQ_INFO_PERMISSION_0 Register TOTP_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_REQ_INFO_PERMISSION_0 0x80C48
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_REQ_INFO_PERMISSION_0 0x1FF80C48u
+
+//! Register Reset Value
+#define TOTP_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_READ_PERMISSION_0 Register TOTP_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_READ_PERMISSION_0 0x80C50
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_READ_PERMISSION_0 0x1FF80C50u
+
+//! Register Reset Value
+#define TOTP_PM_READ_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TOTP_PM_WRITE_PERMISSION_0 Register TOTP_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_WRITE_PERMISSION_0 0x80C58
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_WRITE_PERMISSION_0 0x1FF80C58u
+
+//! Register Reset Value
+#define TOTP_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TOTP_PM_ADDR_MATCH_1 Register TOTP_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ADDR_MATCH_1 0x80C60
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ADDR_MATCH_1 0x1FF80C60u
+
+//! Register Reset Value
+#define TOTP_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TOTP_PM_REQ_INFO_PERMISSION_1 Register TOTP_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_REQ_INFO_PERMISSION_1 0x80C68
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_REQ_INFO_PERMISSION_1 0x1FF80C68u
+
+//! Register Reset Value
+#define TOTP_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_READ_PERMISSION_1 Register TOTP_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_READ_PERMISSION_1 0x80C70
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_READ_PERMISSION_1 0x1FF80C70u
+
+//! Register Reset Value
+#define TOTP_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_WRITE_PERMISSION_1 Register TOTP_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_WRITE_PERMISSION_1 0x80C78
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_WRITE_PERMISSION_1 0x1FF80C78u
+
+//! Register Reset Value
+#define TOTP_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_ADDR_MATCH_2 Register TOTP_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ADDR_MATCH_2 0x80C80
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ADDR_MATCH_2 0x1FF80C80u
+
+//! Register Reset Value
+#define TOTP_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TOTP_PM_REQ_INFO_PERMISSION_2 Register TOTP_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_REQ_INFO_PERMISSION_2 0x80C88
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_REQ_INFO_PERMISSION_2 0x1FF80C88u
+
+//! Register Reset Value
+#define TOTP_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_READ_PERMISSION_2 Register TOTP_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_READ_PERMISSION_2 0x80C90
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_READ_PERMISSION_2 0x1FF80C90u
+
+//! Register Reset Value
+#define TOTP_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_WRITE_PERMISSION_2 Register TOTP_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_WRITE_PERMISSION_2 0x80C98
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_WRITE_PERMISSION_2 0x1FF80C98u
+
+//! Register Reset Value
+#define TOTP_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_ADDR_MATCH_3 Register TOTP_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ADDR_MATCH_3 0x80CA0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ADDR_MATCH_3 0x1FF80CA0u
+
+//! Register Reset Value
+#define TOTP_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TOTP_PM_REQ_INFO_PERMISSION_3 Register TOTP_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_REQ_INFO_PERMISSION_3 0x80CA8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_REQ_INFO_PERMISSION_3 0x1FF80CA8u
+
+//! Register Reset Value
+#define TOTP_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_READ_PERMISSION_3 Register TOTP_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_READ_PERMISSION_3 0x80CB0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_READ_PERMISSION_3 0x1FF80CB0u
+
+//! Register Reset Value
+#define TOTP_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_WRITE_PERMISSION_3 Register TOTP_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_WRITE_PERMISSION_3 0x80CB8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_WRITE_PERMISSION_3 0x1FF80CB8u
+
+//! Register Reset Value
+#define TOTP_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_ADDR_MATCH_4 Register TOTP_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ADDR_MATCH_4 0x80CC0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ADDR_MATCH_4 0x1FF80CC0u
+
+//! Register Reset Value
+#define TOTP_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TOTP_PM_REQ_INFO_PERMISSION_4 Register TOTP_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_REQ_INFO_PERMISSION_4 0x80CC8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_REQ_INFO_PERMISSION_4 0x1FF80CC8u
+
+//! Register Reset Value
+#define TOTP_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_READ_PERMISSION_4 Register TOTP_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_READ_PERMISSION_4 0x80CD0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_READ_PERMISSION_4 0x1FF80CD0u
+
+//! Register Reset Value
+#define TOTP_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_WRITE_PERMISSION_4 Register TOTP_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_WRITE_PERMISSION_4 0x80CD8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_WRITE_PERMISSION_4 0x1FF80CD8u
+
+//! Register Reset Value
+#define TOTP_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_ADDR_MATCH_5 Register TOTP_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ADDR_MATCH_5 0x80CE0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ADDR_MATCH_5 0x1FF80CE0u
+
+//! Register Reset Value
+#define TOTP_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TOTP_PM_REQ_INFO_PERMISSION_5 Register TOTP_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_REQ_INFO_PERMISSION_5 0x80CE8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_REQ_INFO_PERMISSION_5 0x1FF80CE8u
+
+//! Register Reset Value
+#define TOTP_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_READ_PERMISSION_5 Register TOTP_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_READ_PERMISSION_5 0x80CF0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_READ_PERMISSION_5 0x1FF80CF0u
+
+//! Register Reset Value
+#define TOTP_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_WRITE_PERMISSION_5 Register TOTP_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_WRITE_PERMISSION_5 0x80CF8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_WRITE_PERMISSION_5 0x1FF80CF8u
+
+//! Register Reset Value
+#define TOTP_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_ADDR_MATCH_6 Register TOTP_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ADDR_MATCH_6 0x80D00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ADDR_MATCH_6 0x1FF80D00u
+
+//! Register Reset Value
+#define TOTP_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TOTP_PM_REQ_INFO_PERMISSION_6 Register TOTP_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_REQ_INFO_PERMISSION_6 0x80D08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_REQ_INFO_PERMISSION_6 0x1FF80D08u
+
+//! Register Reset Value
+#define TOTP_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_READ_PERMISSION_6 Register TOTP_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_READ_PERMISSION_6 0x80D10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_READ_PERMISSION_6 0x1FF80D10u
+
+//! Register Reset Value
+#define TOTP_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_WRITE_PERMISSION_6 Register TOTP_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_WRITE_PERMISSION_6 0x80D18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_WRITE_PERMISSION_6 0x1FF80D18u
+
+//! Register Reset Value
+#define TOTP_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_ADDR_MATCH_7 Register TOTP_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ADDR_MATCH_7 0x80D20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ADDR_MATCH_7 0x1FF80D20u
+
+//! Register Reset Value
+#define TOTP_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TOTP_PM_REQ_INFO_PERMISSION_7 Register TOTP_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_REQ_INFO_PERMISSION_7 0x80D28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_REQ_INFO_PERMISSION_7 0x1FF80D28u
+
+//! Register Reset Value
+#define TOTP_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_READ_PERMISSION_7 Register TOTP_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_READ_PERMISSION_7 0x80D30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_READ_PERMISSION_7 0x1FF80D30u
+
+//! Register Reset Value
+#define TOTP_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_WRITE_PERMISSION_7 Register TOTP_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_WRITE_PERMISSION_7 0x80D38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_WRITE_PERMISSION_7 0x1FF80D38u
+
+//! Register Reset Value
+#define TOTP_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_ADDR_MATCH_8 Register TOTP_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ADDR_MATCH_8 0x80D40
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ADDR_MATCH_8 0x1FF80D40u
+
+//! Register Reset Value
+#define TOTP_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TOTP_PM_REQ_INFO_PERMISSION_8 Register TOTP_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_REQ_INFO_PERMISSION_8 0x80D48
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_REQ_INFO_PERMISSION_8 0x1FF80D48u
+
+//! Register Reset Value
+#define TOTP_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_READ_PERMISSION_8 Register TOTP_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_READ_PERMISSION_8 0x80D50
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_READ_PERMISSION_8 0x1FF80D50u
+
+//! Register Reset Value
+#define TOTP_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_WRITE_PERMISSION_8 Register TOTP_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_WRITE_PERMISSION_8 0x80D58
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_WRITE_PERMISSION_8 0x1FF80D58u
+
+//! Register Reset Value
+#define TOTP_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_ADDR_MATCH_9 Register TOTP_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ADDR_MATCH_9 0x80D60
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ADDR_MATCH_9 0x1FF80D60u
+
+//! Register Reset Value
+#define TOTP_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TOTP_PM_REQ_INFO_PERMISSION_9 Register TOTP_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_REQ_INFO_PERMISSION_9 0x80D68
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_REQ_INFO_PERMISSION_9 0x1FF80D68u
+
+//! Register Reset Value
+#define TOTP_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_READ_PERMISSION_9 Register TOTP_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_READ_PERMISSION_9 0x80D70
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_READ_PERMISSION_9 0x1FF80D70u
+
+//! Register Reset Value
+#define TOTP_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_WRITE_PERMISSION_9 Register TOTP_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_WRITE_PERMISSION_9 0x80D78
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_WRITE_PERMISSION_9 0x1FF80D78u
+
+//! Register Reset Value
+#define TOTP_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_ADDR_MATCH_10 Register TOTP_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ADDR_MATCH_10 0x80D80
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ADDR_MATCH_10 0x1FF80D80u
+
+//! Register Reset Value
+#define TOTP_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TOTP_PM_REQ_INFO_PERMISSION_10 Register TOTP_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_REQ_INFO_PERMISSION_10 0x80D88
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_REQ_INFO_PERMISSION_10 0x1FF80D88u
+
+//! Register Reset Value
+#define TOTP_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_READ_PERMISSION_10 Register TOTP_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_READ_PERMISSION_10 0x80D90
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_READ_PERMISSION_10 0x1FF80D90u
+
+//! Register Reset Value
+#define TOTP_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_WRITE_PERMISSION_10 Register TOTP_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_WRITE_PERMISSION_10 0x80D98
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_WRITE_PERMISSION_10 0x1FF80D98u
+
+//! Register Reset Value
+#define TOTP_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_ADDR_MATCH_11 Register TOTP_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ADDR_MATCH_11 0x80DA0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ADDR_MATCH_11 0x1FF80DA0u
+
+//! Register Reset Value
+#define TOTP_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TOTP_PM_REQ_INFO_PERMISSION_11 Register TOTP_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_REQ_INFO_PERMISSION_11 0x80DA8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_REQ_INFO_PERMISSION_11 0x1FF80DA8u
+
+//! Register Reset Value
+#define TOTP_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_READ_PERMISSION_11 Register TOTP_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_READ_PERMISSION_11 0x80DB0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_READ_PERMISSION_11 0x1FF80DB0u
+
+//! Register Reset Value
+#define TOTP_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_WRITE_PERMISSION_11 Register TOTP_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_WRITE_PERMISSION_11 0x80DB8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_WRITE_PERMISSION_11 0x1FF80DB8u
+
+//! Register Reset Value
+#define TOTP_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_ADDR_MATCH_12 Register TOTP_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ADDR_MATCH_12 0x80DC0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ADDR_MATCH_12 0x1FF80DC0u
+
+//! Register Reset Value
+#define TOTP_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TOTP_PM_REQ_INFO_PERMISSION_12 Register TOTP_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_REQ_INFO_PERMISSION_12 0x80DC8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_REQ_INFO_PERMISSION_12 0x1FF80DC8u
+
+//! Register Reset Value
+#define TOTP_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_READ_PERMISSION_12 Register TOTP_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_READ_PERMISSION_12 0x80DD0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_READ_PERMISSION_12 0x1FF80DD0u
+
+//! Register Reset Value
+#define TOTP_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_WRITE_PERMISSION_12 Register TOTP_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_WRITE_PERMISSION_12 0x80DD8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_WRITE_PERMISSION_12 0x1FF80DD8u
+
+//! Register Reset Value
+#define TOTP_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_ADDR_MATCH_13 Register TOTP_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ADDR_MATCH_13 0x80DE0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ADDR_MATCH_13 0x1FF80DE0u
+
+//! Register Reset Value
+#define TOTP_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TOTP_PM_REQ_INFO_PERMISSION_13 Register TOTP_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_REQ_INFO_PERMISSION_13 0x80DE8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_REQ_INFO_PERMISSION_13 0x1FF80DE8u
+
+//! Register Reset Value
+#define TOTP_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_READ_PERMISSION_13 Register TOTP_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_READ_PERMISSION_13 0x80DF0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_READ_PERMISSION_13 0x1FF80DF0u
+
+//! Register Reset Value
+#define TOTP_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_WRITE_PERMISSION_13 Register TOTP_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_WRITE_PERMISSION_13 0x80DF8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_WRITE_PERMISSION_13 0x1FF80DF8u
+
+//! Register Reset Value
+#define TOTP_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_ADDR_MATCH_14 Register TOTP_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ADDR_MATCH_14 0x80E00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ADDR_MATCH_14 0x1FF80E00u
+
+//! Register Reset Value
+#define TOTP_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TOTP_PM_REQ_INFO_PERMISSION_14 Register TOTP_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_REQ_INFO_PERMISSION_14 0x80E08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_REQ_INFO_PERMISSION_14 0x1FF80E08u
+
+//! Register Reset Value
+#define TOTP_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_READ_PERMISSION_14 Register TOTP_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_READ_PERMISSION_14 0x80E10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_READ_PERMISSION_14 0x1FF80E10u
+
+//! Register Reset Value
+#define TOTP_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_WRITE_PERMISSION_14 Register TOTP_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_WRITE_PERMISSION_14 0x80E18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_WRITE_PERMISSION_14 0x1FF80E18u
+
+//! Register Reset Value
+#define TOTP_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_ADDR_MATCH_15 Register TOTP_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_ADDR_MATCH_15 0x80E20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_ADDR_MATCH_15 0x1FF80E20u
+
+//! Register Reset Value
+#define TOTP_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TOTP_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TOTP_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TOTP_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TOTP_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TOTP_PM_REQ_INFO_PERMISSION_15 Register TOTP_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_REQ_INFO_PERMISSION_15 0x80E28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_REQ_INFO_PERMISSION_15 0x1FF80E28u
+
+//! Register Reset Value
+#define TOTP_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TOTP_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_READ_PERMISSION_15 Register TOTP_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_READ_PERMISSION_15 0x80E30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_READ_PERMISSION_15 0x1FF80E30u
+
+//! Register Reset Value
+#define TOTP_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TOTP_PM_WRITE_PERMISSION_15 Register TOTP_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TOTP_PM_WRITE_PERMISSION_15 0x80E38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TOTP_PM_WRITE_PERMISSION_15 0x1FF80E38u
+
+//! Register Reset Value
+#define TOTP_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TOTP_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_ERROR_LOG Register TCBM1_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ERROR_LOG 0x81020
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ERROR_LOG 0x1FF81020u
+
+//! Register Reset Value
+#define TCBM1_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TCBM1_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TCBM1_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TCBM1_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TCBM1_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TCBM1_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TCBM1_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TCBM1_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TCBM1_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TCBM1_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TCBM1_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TCBM1_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TCBM1_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TCBM1_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TCBM1_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TCBM1_PM_CONTROL Register TCBM1_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_CONTROL 0x81028
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_CONTROL 0x1FF81028u
+
+//! Register Reset Value
+#define TCBM1_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TCBM1_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TCBM1_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TCBM1_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TCBM1_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TCBM1_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TCBM1_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TCBM1_PM_ERROR_CLEAR_SINGLE Register TCBM1_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ERROR_CLEAR_SINGLE 0x81030
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ERROR_CLEAR_SINGLE 0x1FF81030u
+
+//! Register Reset Value
+#define TCBM1_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TCBM1_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TCBM1_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TCBM1_PM_ERROR_CLEAR_MULTI Register TCBM1_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ERROR_CLEAR_MULTI 0x81038
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ERROR_CLEAR_MULTI 0x1FF81038u
+
+//! Register Reset Value
+#define TCBM1_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TCBM1_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TCBM1_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TCBM1_PM_REQ_INFO_PERMISSION_0 Register TCBM1_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_REQ_INFO_PERMISSION_0 0x81048
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_REQ_INFO_PERMISSION_0 0x1FF81048u
+
+//! Register Reset Value
+#define TCBM1_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_READ_PERMISSION_0 Register TCBM1_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_READ_PERMISSION_0 0x81050
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_READ_PERMISSION_0 0x1FF81050u
+
+//! Register Reset Value
+#define TCBM1_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TCBM1_PM_WRITE_PERMISSION_0 Register TCBM1_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_WRITE_PERMISSION_0 0x81058
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_WRITE_PERMISSION_0 0x1FF81058u
+
+//! Register Reset Value
+#define TCBM1_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TCBM1_PM_ADDR_MATCH_1 Register TCBM1_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ADDR_MATCH_1 0x81060
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ADDR_MATCH_1 0x1FF81060u
+
+//! Register Reset Value
+#define TCBM1_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM1_PM_REQ_INFO_PERMISSION_1 Register TCBM1_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_REQ_INFO_PERMISSION_1 0x81068
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_REQ_INFO_PERMISSION_1 0x1FF81068u
+
+//! Register Reset Value
+#define TCBM1_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_READ_PERMISSION_1 Register TCBM1_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_READ_PERMISSION_1 0x81070
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_READ_PERMISSION_1 0x1FF81070u
+
+//! Register Reset Value
+#define TCBM1_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_WRITE_PERMISSION_1 Register TCBM1_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_WRITE_PERMISSION_1 0x81078
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_WRITE_PERMISSION_1 0x1FF81078u
+
+//! Register Reset Value
+#define TCBM1_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_ADDR_MATCH_2 Register TCBM1_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ADDR_MATCH_2 0x81080
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ADDR_MATCH_2 0x1FF81080u
+
+//! Register Reset Value
+#define TCBM1_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM1_PM_REQ_INFO_PERMISSION_2 Register TCBM1_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_REQ_INFO_PERMISSION_2 0x81088
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_REQ_INFO_PERMISSION_2 0x1FF81088u
+
+//! Register Reset Value
+#define TCBM1_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_READ_PERMISSION_2 Register TCBM1_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_READ_PERMISSION_2 0x81090
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_READ_PERMISSION_2 0x1FF81090u
+
+//! Register Reset Value
+#define TCBM1_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_WRITE_PERMISSION_2 Register TCBM1_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_WRITE_PERMISSION_2 0x81098
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_WRITE_PERMISSION_2 0x1FF81098u
+
+//! Register Reset Value
+#define TCBM1_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_ADDR_MATCH_3 Register TCBM1_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ADDR_MATCH_3 0x810A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ADDR_MATCH_3 0x1FF810A0u
+
+//! Register Reset Value
+#define TCBM1_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM1_PM_REQ_INFO_PERMISSION_3 Register TCBM1_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_REQ_INFO_PERMISSION_3 0x810A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_REQ_INFO_PERMISSION_3 0x1FF810A8u
+
+//! Register Reset Value
+#define TCBM1_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_READ_PERMISSION_3 Register TCBM1_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_READ_PERMISSION_3 0x810B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_READ_PERMISSION_3 0x1FF810B0u
+
+//! Register Reset Value
+#define TCBM1_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_WRITE_PERMISSION_3 Register TCBM1_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_WRITE_PERMISSION_3 0x810B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_WRITE_PERMISSION_3 0x1FF810B8u
+
+//! Register Reset Value
+#define TCBM1_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_ADDR_MATCH_4 Register TCBM1_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ADDR_MATCH_4 0x810C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ADDR_MATCH_4 0x1FF810C0u
+
+//! Register Reset Value
+#define TCBM1_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM1_PM_REQ_INFO_PERMISSION_4 Register TCBM1_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_REQ_INFO_PERMISSION_4 0x810C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_REQ_INFO_PERMISSION_4 0x1FF810C8u
+
+//! Register Reset Value
+#define TCBM1_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_READ_PERMISSION_4 Register TCBM1_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_READ_PERMISSION_4 0x810D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_READ_PERMISSION_4 0x1FF810D0u
+
+//! Register Reset Value
+#define TCBM1_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_WRITE_PERMISSION_4 Register TCBM1_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_WRITE_PERMISSION_4 0x810D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_WRITE_PERMISSION_4 0x1FF810D8u
+
+//! Register Reset Value
+#define TCBM1_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_ADDR_MATCH_5 Register TCBM1_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ADDR_MATCH_5 0x810E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ADDR_MATCH_5 0x1FF810E0u
+
+//! Register Reset Value
+#define TCBM1_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM1_PM_REQ_INFO_PERMISSION_5 Register TCBM1_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_REQ_INFO_PERMISSION_5 0x810E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_REQ_INFO_PERMISSION_5 0x1FF810E8u
+
+//! Register Reset Value
+#define TCBM1_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_READ_PERMISSION_5 Register TCBM1_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_READ_PERMISSION_5 0x810F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_READ_PERMISSION_5 0x1FF810F0u
+
+//! Register Reset Value
+#define TCBM1_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_WRITE_PERMISSION_5 Register TCBM1_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_WRITE_PERMISSION_5 0x810F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_WRITE_PERMISSION_5 0x1FF810F8u
+
+//! Register Reset Value
+#define TCBM1_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_ADDR_MATCH_6 Register TCBM1_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ADDR_MATCH_6 0x81100
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ADDR_MATCH_6 0x1FF81100u
+
+//! Register Reset Value
+#define TCBM1_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM1_PM_REQ_INFO_PERMISSION_6 Register TCBM1_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_REQ_INFO_PERMISSION_6 0x81108
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_REQ_INFO_PERMISSION_6 0x1FF81108u
+
+//! Register Reset Value
+#define TCBM1_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_READ_PERMISSION_6 Register TCBM1_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_READ_PERMISSION_6 0x81110
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_READ_PERMISSION_6 0x1FF81110u
+
+//! Register Reset Value
+#define TCBM1_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_WRITE_PERMISSION_6 Register TCBM1_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_WRITE_PERMISSION_6 0x81118
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_WRITE_PERMISSION_6 0x1FF81118u
+
+//! Register Reset Value
+#define TCBM1_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_ADDR_MATCH_7 Register TCBM1_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ADDR_MATCH_7 0x81120
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ADDR_MATCH_7 0x1FF81120u
+
+//! Register Reset Value
+#define TCBM1_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM1_PM_REQ_INFO_PERMISSION_7 Register TCBM1_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_REQ_INFO_PERMISSION_7 0x81128
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_REQ_INFO_PERMISSION_7 0x1FF81128u
+
+//! Register Reset Value
+#define TCBM1_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_READ_PERMISSION_7 Register TCBM1_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_READ_PERMISSION_7 0x81130
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_READ_PERMISSION_7 0x1FF81130u
+
+//! Register Reset Value
+#define TCBM1_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_WRITE_PERMISSION_7 Register TCBM1_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_WRITE_PERMISSION_7 0x81138
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_WRITE_PERMISSION_7 0x1FF81138u
+
+//! Register Reset Value
+#define TCBM1_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_ADDR_MATCH_8 Register TCBM1_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ADDR_MATCH_8 0x81140
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ADDR_MATCH_8 0x1FF81140u
+
+//! Register Reset Value
+#define TCBM1_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM1_PM_REQ_INFO_PERMISSION_8 Register TCBM1_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_REQ_INFO_PERMISSION_8 0x81148
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_REQ_INFO_PERMISSION_8 0x1FF81148u
+
+//! Register Reset Value
+#define TCBM1_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_READ_PERMISSION_8 Register TCBM1_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_READ_PERMISSION_8 0x81150
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_READ_PERMISSION_8 0x1FF81150u
+
+//! Register Reset Value
+#define TCBM1_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_WRITE_PERMISSION_8 Register TCBM1_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_WRITE_PERMISSION_8 0x81158
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_WRITE_PERMISSION_8 0x1FF81158u
+
+//! Register Reset Value
+#define TCBM1_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_ADDR_MATCH_9 Register TCBM1_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ADDR_MATCH_9 0x81160
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ADDR_MATCH_9 0x1FF81160u
+
+//! Register Reset Value
+#define TCBM1_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM1_PM_REQ_INFO_PERMISSION_9 Register TCBM1_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_REQ_INFO_PERMISSION_9 0x81168
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_REQ_INFO_PERMISSION_9 0x1FF81168u
+
+//! Register Reset Value
+#define TCBM1_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_READ_PERMISSION_9 Register TCBM1_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_READ_PERMISSION_9 0x81170
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_READ_PERMISSION_9 0x1FF81170u
+
+//! Register Reset Value
+#define TCBM1_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_WRITE_PERMISSION_9 Register TCBM1_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_WRITE_PERMISSION_9 0x81178
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_WRITE_PERMISSION_9 0x1FF81178u
+
+//! Register Reset Value
+#define TCBM1_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_ADDR_MATCH_10 Register TCBM1_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ADDR_MATCH_10 0x81180
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ADDR_MATCH_10 0x1FF81180u
+
+//! Register Reset Value
+#define TCBM1_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM1_PM_REQ_INFO_PERMISSION_10 Register TCBM1_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_REQ_INFO_PERMISSION_10 0x81188
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_REQ_INFO_PERMISSION_10 0x1FF81188u
+
+//! Register Reset Value
+#define TCBM1_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_READ_PERMISSION_10 Register TCBM1_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_READ_PERMISSION_10 0x81190
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_READ_PERMISSION_10 0x1FF81190u
+
+//! Register Reset Value
+#define TCBM1_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_WRITE_PERMISSION_10 Register TCBM1_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_WRITE_PERMISSION_10 0x81198
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_WRITE_PERMISSION_10 0x1FF81198u
+
+//! Register Reset Value
+#define TCBM1_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_ADDR_MATCH_11 Register TCBM1_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ADDR_MATCH_11 0x811A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ADDR_MATCH_11 0x1FF811A0u
+
+//! Register Reset Value
+#define TCBM1_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM1_PM_REQ_INFO_PERMISSION_11 Register TCBM1_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_REQ_INFO_PERMISSION_11 0x811A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_REQ_INFO_PERMISSION_11 0x1FF811A8u
+
+//! Register Reset Value
+#define TCBM1_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_READ_PERMISSION_11 Register TCBM1_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_READ_PERMISSION_11 0x811B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_READ_PERMISSION_11 0x1FF811B0u
+
+//! Register Reset Value
+#define TCBM1_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_WRITE_PERMISSION_11 Register TCBM1_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_WRITE_PERMISSION_11 0x811B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_WRITE_PERMISSION_11 0x1FF811B8u
+
+//! Register Reset Value
+#define TCBM1_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_ADDR_MATCH_12 Register TCBM1_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ADDR_MATCH_12 0x811C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ADDR_MATCH_12 0x1FF811C0u
+
+//! Register Reset Value
+#define TCBM1_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM1_PM_REQ_INFO_PERMISSION_12 Register TCBM1_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_REQ_INFO_PERMISSION_12 0x811C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_REQ_INFO_PERMISSION_12 0x1FF811C8u
+
+//! Register Reset Value
+#define TCBM1_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_READ_PERMISSION_12 Register TCBM1_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_READ_PERMISSION_12 0x811D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_READ_PERMISSION_12 0x1FF811D0u
+
+//! Register Reset Value
+#define TCBM1_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_WRITE_PERMISSION_12 Register TCBM1_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_WRITE_PERMISSION_12 0x811D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_WRITE_PERMISSION_12 0x1FF811D8u
+
+//! Register Reset Value
+#define TCBM1_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_ADDR_MATCH_13 Register TCBM1_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ADDR_MATCH_13 0x811E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ADDR_MATCH_13 0x1FF811E0u
+
+//! Register Reset Value
+#define TCBM1_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM1_PM_REQ_INFO_PERMISSION_13 Register TCBM1_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_REQ_INFO_PERMISSION_13 0x811E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_REQ_INFO_PERMISSION_13 0x1FF811E8u
+
+//! Register Reset Value
+#define TCBM1_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_READ_PERMISSION_13 Register TCBM1_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_READ_PERMISSION_13 0x811F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_READ_PERMISSION_13 0x1FF811F0u
+
+//! Register Reset Value
+#define TCBM1_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_WRITE_PERMISSION_13 Register TCBM1_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_WRITE_PERMISSION_13 0x811F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_WRITE_PERMISSION_13 0x1FF811F8u
+
+//! Register Reset Value
+#define TCBM1_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_ADDR_MATCH_14 Register TCBM1_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ADDR_MATCH_14 0x81200
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ADDR_MATCH_14 0x1FF81200u
+
+//! Register Reset Value
+#define TCBM1_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM1_PM_REQ_INFO_PERMISSION_14 Register TCBM1_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_REQ_INFO_PERMISSION_14 0x81208
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_REQ_INFO_PERMISSION_14 0x1FF81208u
+
+//! Register Reset Value
+#define TCBM1_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_READ_PERMISSION_14 Register TCBM1_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_READ_PERMISSION_14 0x81210
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_READ_PERMISSION_14 0x1FF81210u
+
+//! Register Reset Value
+#define TCBM1_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_WRITE_PERMISSION_14 Register TCBM1_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_WRITE_PERMISSION_14 0x81218
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_WRITE_PERMISSION_14 0x1FF81218u
+
+//! Register Reset Value
+#define TCBM1_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_ADDR_MATCH_15 Register TCBM1_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_ADDR_MATCH_15 0x81220
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_ADDR_MATCH_15 0x1FF81220u
+
+//! Register Reset Value
+#define TCBM1_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM1_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM1_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM1_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM1_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM1_PM_REQ_INFO_PERMISSION_15 Register TCBM1_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_REQ_INFO_PERMISSION_15 0x81228
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_REQ_INFO_PERMISSION_15 0x1FF81228u
+
+//! Register Reset Value
+#define TCBM1_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM1_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_READ_PERMISSION_15 Register TCBM1_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_READ_PERMISSION_15 0x81230
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_READ_PERMISSION_15 0x1FF81230u
+
+//! Register Reset Value
+#define TCBM1_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM1_PM_WRITE_PERMISSION_15 Register TCBM1_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TCBM1_PM_WRITE_PERMISSION_15 0x81238
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM1_PM_WRITE_PERMISSION_15 0x1FF81238u
+
+//! Register Reset Value
+#define TCBM1_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM1_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_ERROR_LOG Register TCBM2_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ERROR_LOG 0x81420
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ERROR_LOG 0x1FF81420u
+
+//! Register Reset Value
+#define TCBM2_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TCBM2_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TCBM2_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TCBM2_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TCBM2_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TCBM2_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TCBM2_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TCBM2_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TCBM2_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TCBM2_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TCBM2_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TCBM2_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TCBM2_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TCBM2_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TCBM2_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TCBM2_PM_CONTROL Register TCBM2_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_CONTROL 0x81428
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_CONTROL 0x1FF81428u
+
+//! Register Reset Value
+#define TCBM2_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TCBM2_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TCBM2_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TCBM2_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TCBM2_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TCBM2_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TCBM2_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TCBM2_PM_ERROR_CLEAR_SINGLE Register TCBM2_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ERROR_CLEAR_SINGLE 0x81430
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ERROR_CLEAR_SINGLE 0x1FF81430u
+
+//! Register Reset Value
+#define TCBM2_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TCBM2_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TCBM2_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TCBM2_PM_ERROR_CLEAR_MULTI Register TCBM2_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ERROR_CLEAR_MULTI 0x81438
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ERROR_CLEAR_MULTI 0x1FF81438u
+
+//! Register Reset Value
+#define TCBM2_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TCBM2_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TCBM2_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TCBM2_PM_REQ_INFO_PERMISSION_0 Register TCBM2_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_REQ_INFO_PERMISSION_0 0x81448
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_REQ_INFO_PERMISSION_0 0x1FF81448u
+
+//! Register Reset Value
+#define TCBM2_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_READ_PERMISSION_0 Register TCBM2_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_READ_PERMISSION_0 0x81450
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_READ_PERMISSION_0 0x1FF81450u
+
+//! Register Reset Value
+#define TCBM2_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TCBM2_PM_WRITE_PERMISSION_0 Register TCBM2_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_WRITE_PERMISSION_0 0x81458
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_WRITE_PERMISSION_0 0x1FF81458u
+
+//! Register Reset Value
+#define TCBM2_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TCBM2_PM_ADDR_MATCH_1 Register TCBM2_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ADDR_MATCH_1 0x81460
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ADDR_MATCH_1 0x1FF81460u
+
+//! Register Reset Value
+#define TCBM2_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM2_PM_REQ_INFO_PERMISSION_1 Register TCBM2_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_REQ_INFO_PERMISSION_1 0x81468
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_REQ_INFO_PERMISSION_1 0x1FF81468u
+
+//! Register Reset Value
+#define TCBM2_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_READ_PERMISSION_1 Register TCBM2_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_READ_PERMISSION_1 0x81470
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_READ_PERMISSION_1 0x1FF81470u
+
+//! Register Reset Value
+#define TCBM2_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_WRITE_PERMISSION_1 Register TCBM2_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_WRITE_PERMISSION_1 0x81478
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_WRITE_PERMISSION_1 0x1FF81478u
+
+//! Register Reset Value
+#define TCBM2_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_ADDR_MATCH_2 Register TCBM2_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ADDR_MATCH_2 0x81480
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ADDR_MATCH_2 0x1FF81480u
+
+//! Register Reset Value
+#define TCBM2_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM2_PM_REQ_INFO_PERMISSION_2 Register TCBM2_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_REQ_INFO_PERMISSION_2 0x81488
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_REQ_INFO_PERMISSION_2 0x1FF81488u
+
+//! Register Reset Value
+#define TCBM2_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_READ_PERMISSION_2 Register TCBM2_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_READ_PERMISSION_2 0x81490
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_READ_PERMISSION_2 0x1FF81490u
+
+//! Register Reset Value
+#define TCBM2_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_WRITE_PERMISSION_2 Register TCBM2_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_WRITE_PERMISSION_2 0x81498
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_WRITE_PERMISSION_2 0x1FF81498u
+
+//! Register Reset Value
+#define TCBM2_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_ADDR_MATCH_3 Register TCBM2_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ADDR_MATCH_3 0x814A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ADDR_MATCH_3 0x1FF814A0u
+
+//! Register Reset Value
+#define TCBM2_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM2_PM_REQ_INFO_PERMISSION_3 Register TCBM2_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_REQ_INFO_PERMISSION_3 0x814A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_REQ_INFO_PERMISSION_3 0x1FF814A8u
+
+//! Register Reset Value
+#define TCBM2_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_READ_PERMISSION_3 Register TCBM2_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_READ_PERMISSION_3 0x814B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_READ_PERMISSION_3 0x1FF814B0u
+
+//! Register Reset Value
+#define TCBM2_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_WRITE_PERMISSION_3 Register TCBM2_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_WRITE_PERMISSION_3 0x814B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_WRITE_PERMISSION_3 0x1FF814B8u
+
+//! Register Reset Value
+#define TCBM2_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_ADDR_MATCH_4 Register TCBM2_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ADDR_MATCH_4 0x814C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ADDR_MATCH_4 0x1FF814C0u
+
+//! Register Reset Value
+#define TCBM2_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM2_PM_REQ_INFO_PERMISSION_4 Register TCBM2_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_REQ_INFO_PERMISSION_4 0x814C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_REQ_INFO_PERMISSION_4 0x1FF814C8u
+
+//! Register Reset Value
+#define TCBM2_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_READ_PERMISSION_4 Register TCBM2_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_READ_PERMISSION_4 0x814D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_READ_PERMISSION_4 0x1FF814D0u
+
+//! Register Reset Value
+#define TCBM2_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_WRITE_PERMISSION_4 Register TCBM2_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_WRITE_PERMISSION_4 0x814D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_WRITE_PERMISSION_4 0x1FF814D8u
+
+//! Register Reset Value
+#define TCBM2_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_ADDR_MATCH_5 Register TCBM2_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ADDR_MATCH_5 0x814E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ADDR_MATCH_5 0x1FF814E0u
+
+//! Register Reset Value
+#define TCBM2_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM2_PM_REQ_INFO_PERMISSION_5 Register TCBM2_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_REQ_INFO_PERMISSION_5 0x814E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_REQ_INFO_PERMISSION_5 0x1FF814E8u
+
+//! Register Reset Value
+#define TCBM2_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_READ_PERMISSION_5 Register TCBM2_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_READ_PERMISSION_5 0x814F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_READ_PERMISSION_5 0x1FF814F0u
+
+//! Register Reset Value
+#define TCBM2_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_WRITE_PERMISSION_5 Register TCBM2_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_WRITE_PERMISSION_5 0x814F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_WRITE_PERMISSION_5 0x1FF814F8u
+
+//! Register Reset Value
+#define TCBM2_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_ADDR_MATCH_6 Register TCBM2_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ADDR_MATCH_6 0x81500
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ADDR_MATCH_6 0x1FF81500u
+
+//! Register Reset Value
+#define TCBM2_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM2_PM_REQ_INFO_PERMISSION_6 Register TCBM2_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_REQ_INFO_PERMISSION_6 0x81508
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_REQ_INFO_PERMISSION_6 0x1FF81508u
+
+//! Register Reset Value
+#define TCBM2_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_READ_PERMISSION_6 Register TCBM2_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_READ_PERMISSION_6 0x81510
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_READ_PERMISSION_6 0x1FF81510u
+
+//! Register Reset Value
+#define TCBM2_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_WRITE_PERMISSION_6 Register TCBM2_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_WRITE_PERMISSION_6 0x81518
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_WRITE_PERMISSION_6 0x1FF81518u
+
+//! Register Reset Value
+#define TCBM2_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_ADDR_MATCH_7 Register TCBM2_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ADDR_MATCH_7 0x81520
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ADDR_MATCH_7 0x1FF81520u
+
+//! Register Reset Value
+#define TCBM2_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM2_PM_REQ_INFO_PERMISSION_7 Register TCBM2_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_REQ_INFO_PERMISSION_7 0x81528
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_REQ_INFO_PERMISSION_7 0x1FF81528u
+
+//! Register Reset Value
+#define TCBM2_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_READ_PERMISSION_7 Register TCBM2_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_READ_PERMISSION_7 0x81530
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_READ_PERMISSION_7 0x1FF81530u
+
+//! Register Reset Value
+#define TCBM2_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_WRITE_PERMISSION_7 Register TCBM2_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_WRITE_PERMISSION_7 0x81538
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_WRITE_PERMISSION_7 0x1FF81538u
+
+//! Register Reset Value
+#define TCBM2_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_ADDR_MATCH_8 Register TCBM2_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ADDR_MATCH_8 0x81540
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ADDR_MATCH_8 0x1FF81540u
+
+//! Register Reset Value
+#define TCBM2_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM2_PM_REQ_INFO_PERMISSION_8 Register TCBM2_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_REQ_INFO_PERMISSION_8 0x81548
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_REQ_INFO_PERMISSION_8 0x1FF81548u
+
+//! Register Reset Value
+#define TCBM2_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_READ_PERMISSION_8 Register TCBM2_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_READ_PERMISSION_8 0x81550
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_READ_PERMISSION_8 0x1FF81550u
+
+//! Register Reset Value
+#define TCBM2_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_WRITE_PERMISSION_8 Register TCBM2_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_WRITE_PERMISSION_8 0x81558
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_WRITE_PERMISSION_8 0x1FF81558u
+
+//! Register Reset Value
+#define TCBM2_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_ADDR_MATCH_9 Register TCBM2_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ADDR_MATCH_9 0x81560
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ADDR_MATCH_9 0x1FF81560u
+
+//! Register Reset Value
+#define TCBM2_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM2_PM_REQ_INFO_PERMISSION_9 Register TCBM2_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_REQ_INFO_PERMISSION_9 0x81568
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_REQ_INFO_PERMISSION_9 0x1FF81568u
+
+//! Register Reset Value
+#define TCBM2_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_READ_PERMISSION_9 Register TCBM2_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_READ_PERMISSION_9 0x81570
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_READ_PERMISSION_9 0x1FF81570u
+
+//! Register Reset Value
+#define TCBM2_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_WRITE_PERMISSION_9 Register TCBM2_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_WRITE_PERMISSION_9 0x81578
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_WRITE_PERMISSION_9 0x1FF81578u
+
+//! Register Reset Value
+#define TCBM2_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_ADDR_MATCH_10 Register TCBM2_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ADDR_MATCH_10 0x81580
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ADDR_MATCH_10 0x1FF81580u
+
+//! Register Reset Value
+#define TCBM2_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM2_PM_REQ_INFO_PERMISSION_10 Register TCBM2_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_REQ_INFO_PERMISSION_10 0x81588
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_REQ_INFO_PERMISSION_10 0x1FF81588u
+
+//! Register Reset Value
+#define TCBM2_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_READ_PERMISSION_10 Register TCBM2_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_READ_PERMISSION_10 0x81590
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_READ_PERMISSION_10 0x1FF81590u
+
+//! Register Reset Value
+#define TCBM2_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_WRITE_PERMISSION_10 Register TCBM2_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_WRITE_PERMISSION_10 0x81598
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_WRITE_PERMISSION_10 0x1FF81598u
+
+//! Register Reset Value
+#define TCBM2_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_ADDR_MATCH_11 Register TCBM2_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ADDR_MATCH_11 0x815A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ADDR_MATCH_11 0x1FF815A0u
+
+//! Register Reset Value
+#define TCBM2_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM2_PM_REQ_INFO_PERMISSION_11 Register TCBM2_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_REQ_INFO_PERMISSION_11 0x815A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_REQ_INFO_PERMISSION_11 0x1FF815A8u
+
+//! Register Reset Value
+#define TCBM2_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_READ_PERMISSION_11 Register TCBM2_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_READ_PERMISSION_11 0x815B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_READ_PERMISSION_11 0x1FF815B0u
+
+//! Register Reset Value
+#define TCBM2_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_WRITE_PERMISSION_11 Register TCBM2_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_WRITE_PERMISSION_11 0x815B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_WRITE_PERMISSION_11 0x1FF815B8u
+
+//! Register Reset Value
+#define TCBM2_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_ADDR_MATCH_12 Register TCBM2_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ADDR_MATCH_12 0x815C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ADDR_MATCH_12 0x1FF815C0u
+
+//! Register Reset Value
+#define TCBM2_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM2_PM_REQ_INFO_PERMISSION_12 Register TCBM2_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_REQ_INFO_PERMISSION_12 0x815C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_REQ_INFO_PERMISSION_12 0x1FF815C8u
+
+//! Register Reset Value
+#define TCBM2_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_READ_PERMISSION_12 Register TCBM2_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_READ_PERMISSION_12 0x815D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_READ_PERMISSION_12 0x1FF815D0u
+
+//! Register Reset Value
+#define TCBM2_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_WRITE_PERMISSION_12 Register TCBM2_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_WRITE_PERMISSION_12 0x815D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_WRITE_PERMISSION_12 0x1FF815D8u
+
+//! Register Reset Value
+#define TCBM2_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_ADDR_MATCH_13 Register TCBM2_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ADDR_MATCH_13 0x815E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ADDR_MATCH_13 0x1FF815E0u
+
+//! Register Reset Value
+#define TCBM2_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM2_PM_REQ_INFO_PERMISSION_13 Register TCBM2_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_REQ_INFO_PERMISSION_13 0x815E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_REQ_INFO_PERMISSION_13 0x1FF815E8u
+
+//! Register Reset Value
+#define TCBM2_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_READ_PERMISSION_13 Register TCBM2_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_READ_PERMISSION_13 0x815F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_READ_PERMISSION_13 0x1FF815F0u
+
+//! Register Reset Value
+#define TCBM2_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_WRITE_PERMISSION_13 Register TCBM2_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_WRITE_PERMISSION_13 0x815F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_WRITE_PERMISSION_13 0x1FF815F8u
+
+//! Register Reset Value
+#define TCBM2_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_ADDR_MATCH_14 Register TCBM2_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ADDR_MATCH_14 0x81600
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ADDR_MATCH_14 0x1FF81600u
+
+//! Register Reset Value
+#define TCBM2_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM2_PM_REQ_INFO_PERMISSION_14 Register TCBM2_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_REQ_INFO_PERMISSION_14 0x81608
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_REQ_INFO_PERMISSION_14 0x1FF81608u
+
+//! Register Reset Value
+#define TCBM2_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_READ_PERMISSION_14 Register TCBM2_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_READ_PERMISSION_14 0x81610
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_READ_PERMISSION_14 0x1FF81610u
+
+//! Register Reset Value
+#define TCBM2_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_WRITE_PERMISSION_14 Register TCBM2_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_WRITE_PERMISSION_14 0x81618
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_WRITE_PERMISSION_14 0x1FF81618u
+
+//! Register Reset Value
+#define TCBM2_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_ADDR_MATCH_15 Register TCBM2_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_ADDR_MATCH_15 0x81620
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_ADDR_MATCH_15 0x1FF81620u
+
+//! Register Reset Value
+#define TCBM2_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TCBM2_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TCBM2_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TCBM2_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TCBM2_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TCBM2_PM_REQ_INFO_PERMISSION_15 Register TCBM2_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_REQ_INFO_PERMISSION_15 0x81628
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_REQ_INFO_PERMISSION_15 0x1FF81628u
+
+//! Register Reset Value
+#define TCBM2_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TCBM2_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_READ_PERMISSION_15 Register TCBM2_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_READ_PERMISSION_15 0x81630
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_READ_PERMISSION_15 0x1FF81630u
+
+//! Register Reset Value
+#define TCBM2_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TCBM2_PM_WRITE_PERMISSION_15 Register TCBM2_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TCBM2_PM_WRITE_PERMISSION_15 0x81638
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TCBM2_PM_WRITE_PERMISSION_15 0x1FF81638u
+
+//! Register Reset Value
+#define TCBM2_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TCBM2_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_ERROR_LOG Register TE97_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ERROR_LOG 0x81820
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ERROR_LOG 0x1FF81820u
+
+//! Register Reset Value
+#define TE97_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TE97_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TE97_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TE97_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TE97_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TE97_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TE97_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TE97_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TE97_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TE97_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TE97_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TE97_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TE97_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TE97_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TE97_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TE97_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TE97_PM_CONTROL Register TE97_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_CONTROL 0x81828
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_CONTROL 0x1FF81828u
+
+//! Register Reset Value
+#define TE97_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TE97_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TE97_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TE97_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TE97_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TE97_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TE97_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TE97_PM_ERROR_CLEAR_SINGLE Register TE97_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ERROR_CLEAR_SINGLE 0x81830
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ERROR_CLEAR_SINGLE 0x1FF81830u
+
+//! Register Reset Value
+#define TE97_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TE97_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TE97_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TE97_PM_ERROR_CLEAR_MULTI Register TE97_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ERROR_CLEAR_MULTI 0x81838
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ERROR_CLEAR_MULTI 0x1FF81838u
+
+//! Register Reset Value
+#define TE97_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TE97_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TE97_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TE97_PM_REQ_INFO_PERMISSION_0 Register TE97_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_REQ_INFO_PERMISSION_0 0x81848
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_REQ_INFO_PERMISSION_0 0x1FF81848u
+
+//! Register Reset Value
+#define TE97_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_READ_PERMISSION_0 Register TE97_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_READ_PERMISSION_0 0x81850
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_READ_PERMISSION_0 0x1FF81850u
+
+//! Register Reset Value
+#define TE97_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TE97_PM_WRITE_PERMISSION_0 Register TE97_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_WRITE_PERMISSION_0 0x81858
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_WRITE_PERMISSION_0 0x1FF81858u
+
+//! Register Reset Value
+#define TE97_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TE97_PM_ADDR_MATCH_1 Register TE97_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ADDR_MATCH_1 0x81860
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ADDR_MATCH_1 0x1FF81860u
+
+//! Register Reset Value
+#define TE97_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE97_PM_REQ_INFO_PERMISSION_1 Register TE97_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_REQ_INFO_PERMISSION_1 0x81868
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_REQ_INFO_PERMISSION_1 0x1FF81868u
+
+//! Register Reset Value
+#define TE97_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_READ_PERMISSION_1 Register TE97_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_READ_PERMISSION_1 0x81870
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_READ_PERMISSION_1 0x1FF81870u
+
+//! Register Reset Value
+#define TE97_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_WRITE_PERMISSION_1 Register TE97_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_WRITE_PERMISSION_1 0x81878
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_WRITE_PERMISSION_1 0x1FF81878u
+
+//! Register Reset Value
+#define TE97_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_ADDR_MATCH_2 Register TE97_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ADDR_MATCH_2 0x81880
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ADDR_MATCH_2 0x1FF81880u
+
+//! Register Reset Value
+#define TE97_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE97_PM_REQ_INFO_PERMISSION_2 Register TE97_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_REQ_INFO_PERMISSION_2 0x81888
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_REQ_INFO_PERMISSION_2 0x1FF81888u
+
+//! Register Reset Value
+#define TE97_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_READ_PERMISSION_2 Register TE97_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_READ_PERMISSION_2 0x81890
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_READ_PERMISSION_2 0x1FF81890u
+
+//! Register Reset Value
+#define TE97_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_WRITE_PERMISSION_2 Register TE97_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_WRITE_PERMISSION_2 0x81898
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_WRITE_PERMISSION_2 0x1FF81898u
+
+//! Register Reset Value
+#define TE97_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_ADDR_MATCH_3 Register TE97_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ADDR_MATCH_3 0x818A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ADDR_MATCH_3 0x1FF818A0u
+
+//! Register Reset Value
+#define TE97_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE97_PM_REQ_INFO_PERMISSION_3 Register TE97_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_REQ_INFO_PERMISSION_3 0x818A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_REQ_INFO_PERMISSION_3 0x1FF818A8u
+
+//! Register Reset Value
+#define TE97_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_READ_PERMISSION_3 Register TE97_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_READ_PERMISSION_3 0x818B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_READ_PERMISSION_3 0x1FF818B0u
+
+//! Register Reset Value
+#define TE97_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_WRITE_PERMISSION_3 Register TE97_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_WRITE_PERMISSION_3 0x818B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_WRITE_PERMISSION_3 0x1FF818B8u
+
+//! Register Reset Value
+#define TE97_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_ADDR_MATCH_4 Register TE97_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ADDR_MATCH_4 0x818C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ADDR_MATCH_4 0x1FF818C0u
+
+//! Register Reset Value
+#define TE97_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE97_PM_REQ_INFO_PERMISSION_4 Register TE97_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_REQ_INFO_PERMISSION_4 0x818C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_REQ_INFO_PERMISSION_4 0x1FF818C8u
+
+//! Register Reset Value
+#define TE97_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_READ_PERMISSION_4 Register TE97_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_READ_PERMISSION_4 0x818D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_READ_PERMISSION_4 0x1FF818D0u
+
+//! Register Reset Value
+#define TE97_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_WRITE_PERMISSION_4 Register TE97_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_WRITE_PERMISSION_4 0x818D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_WRITE_PERMISSION_4 0x1FF818D8u
+
+//! Register Reset Value
+#define TE97_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_ADDR_MATCH_5 Register TE97_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ADDR_MATCH_5 0x818E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ADDR_MATCH_5 0x1FF818E0u
+
+//! Register Reset Value
+#define TE97_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE97_PM_REQ_INFO_PERMISSION_5 Register TE97_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_REQ_INFO_PERMISSION_5 0x818E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_REQ_INFO_PERMISSION_5 0x1FF818E8u
+
+//! Register Reset Value
+#define TE97_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_READ_PERMISSION_5 Register TE97_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_READ_PERMISSION_5 0x818F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_READ_PERMISSION_5 0x1FF818F0u
+
+//! Register Reset Value
+#define TE97_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_WRITE_PERMISSION_5 Register TE97_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_WRITE_PERMISSION_5 0x818F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_WRITE_PERMISSION_5 0x1FF818F8u
+
+//! Register Reset Value
+#define TE97_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_ADDR_MATCH_6 Register TE97_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ADDR_MATCH_6 0x81900
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ADDR_MATCH_6 0x1FF81900u
+
+//! Register Reset Value
+#define TE97_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE97_PM_REQ_INFO_PERMISSION_6 Register TE97_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_REQ_INFO_PERMISSION_6 0x81908
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_REQ_INFO_PERMISSION_6 0x1FF81908u
+
+//! Register Reset Value
+#define TE97_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_READ_PERMISSION_6 Register TE97_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_READ_PERMISSION_6 0x81910
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_READ_PERMISSION_6 0x1FF81910u
+
+//! Register Reset Value
+#define TE97_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_WRITE_PERMISSION_6 Register TE97_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_WRITE_PERMISSION_6 0x81918
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_WRITE_PERMISSION_6 0x1FF81918u
+
+//! Register Reset Value
+#define TE97_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_ADDR_MATCH_7 Register TE97_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ADDR_MATCH_7 0x81920
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ADDR_MATCH_7 0x1FF81920u
+
+//! Register Reset Value
+#define TE97_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE97_PM_REQ_INFO_PERMISSION_7 Register TE97_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_REQ_INFO_PERMISSION_7 0x81928
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_REQ_INFO_PERMISSION_7 0x1FF81928u
+
+//! Register Reset Value
+#define TE97_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_READ_PERMISSION_7 Register TE97_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_READ_PERMISSION_7 0x81930
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_READ_PERMISSION_7 0x1FF81930u
+
+//! Register Reset Value
+#define TE97_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_WRITE_PERMISSION_7 Register TE97_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_WRITE_PERMISSION_7 0x81938
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_WRITE_PERMISSION_7 0x1FF81938u
+
+//! Register Reset Value
+#define TE97_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_ADDR_MATCH_8 Register TE97_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ADDR_MATCH_8 0x81940
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ADDR_MATCH_8 0x1FF81940u
+
+//! Register Reset Value
+#define TE97_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE97_PM_REQ_INFO_PERMISSION_8 Register TE97_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_REQ_INFO_PERMISSION_8 0x81948
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_REQ_INFO_PERMISSION_8 0x1FF81948u
+
+//! Register Reset Value
+#define TE97_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_READ_PERMISSION_8 Register TE97_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_READ_PERMISSION_8 0x81950
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_READ_PERMISSION_8 0x1FF81950u
+
+//! Register Reset Value
+#define TE97_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_WRITE_PERMISSION_8 Register TE97_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_WRITE_PERMISSION_8 0x81958
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_WRITE_PERMISSION_8 0x1FF81958u
+
+//! Register Reset Value
+#define TE97_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_ADDR_MATCH_9 Register TE97_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ADDR_MATCH_9 0x81960
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ADDR_MATCH_9 0x1FF81960u
+
+//! Register Reset Value
+#define TE97_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE97_PM_REQ_INFO_PERMISSION_9 Register TE97_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_REQ_INFO_PERMISSION_9 0x81968
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_REQ_INFO_PERMISSION_9 0x1FF81968u
+
+//! Register Reset Value
+#define TE97_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_READ_PERMISSION_9 Register TE97_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_READ_PERMISSION_9 0x81970
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_READ_PERMISSION_9 0x1FF81970u
+
+//! Register Reset Value
+#define TE97_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_WRITE_PERMISSION_9 Register TE97_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_WRITE_PERMISSION_9 0x81978
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_WRITE_PERMISSION_9 0x1FF81978u
+
+//! Register Reset Value
+#define TE97_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_ADDR_MATCH_10 Register TE97_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ADDR_MATCH_10 0x81980
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ADDR_MATCH_10 0x1FF81980u
+
+//! Register Reset Value
+#define TE97_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE97_PM_REQ_INFO_PERMISSION_10 Register TE97_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_REQ_INFO_PERMISSION_10 0x81988
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_REQ_INFO_PERMISSION_10 0x1FF81988u
+
+//! Register Reset Value
+#define TE97_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_READ_PERMISSION_10 Register TE97_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_READ_PERMISSION_10 0x81990
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_READ_PERMISSION_10 0x1FF81990u
+
+//! Register Reset Value
+#define TE97_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_WRITE_PERMISSION_10 Register TE97_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_WRITE_PERMISSION_10 0x81998
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_WRITE_PERMISSION_10 0x1FF81998u
+
+//! Register Reset Value
+#define TE97_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_ADDR_MATCH_11 Register TE97_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ADDR_MATCH_11 0x819A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ADDR_MATCH_11 0x1FF819A0u
+
+//! Register Reset Value
+#define TE97_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE97_PM_REQ_INFO_PERMISSION_11 Register TE97_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_REQ_INFO_PERMISSION_11 0x819A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_REQ_INFO_PERMISSION_11 0x1FF819A8u
+
+//! Register Reset Value
+#define TE97_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_READ_PERMISSION_11 Register TE97_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_READ_PERMISSION_11 0x819B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_READ_PERMISSION_11 0x1FF819B0u
+
+//! Register Reset Value
+#define TE97_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_WRITE_PERMISSION_11 Register TE97_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_WRITE_PERMISSION_11 0x819B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_WRITE_PERMISSION_11 0x1FF819B8u
+
+//! Register Reset Value
+#define TE97_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_ADDR_MATCH_12 Register TE97_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ADDR_MATCH_12 0x819C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ADDR_MATCH_12 0x1FF819C0u
+
+//! Register Reset Value
+#define TE97_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE97_PM_REQ_INFO_PERMISSION_12 Register TE97_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_REQ_INFO_PERMISSION_12 0x819C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_REQ_INFO_PERMISSION_12 0x1FF819C8u
+
+//! Register Reset Value
+#define TE97_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_READ_PERMISSION_12 Register TE97_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_READ_PERMISSION_12 0x819D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_READ_PERMISSION_12 0x1FF819D0u
+
+//! Register Reset Value
+#define TE97_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_WRITE_PERMISSION_12 Register TE97_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_WRITE_PERMISSION_12 0x819D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_WRITE_PERMISSION_12 0x1FF819D8u
+
+//! Register Reset Value
+#define TE97_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_ADDR_MATCH_13 Register TE97_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ADDR_MATCH_13 0x819E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ADDR_MATCH_13 0x1FF819E0u
+
+//! Register Reset Value
+#define TE97_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE97_PM_REQ_INFO_PERMISSION_13 Register TE97_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_REQ_INFO_PERMISSION_13 0x819E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_REQ_INFO_PERMISSION_13 0x1FF819E8u
+
+//! Register Reset Value
+#define TE97_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_READ_PERMISSION_13 Register TE97_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_READ_PERMISSION_13 0x819F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_READ_PERMISSION_13 0x1FF819F0u
+
+//! Register Reset Value
+#define TE97_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_WRITE_PERMISSION_13 Register TE97_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_WRITE_PERMISSION_13 0x819F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_WRITE_PERMISSION_13 0x1FF819F8u
+
+//! Register Reset Value
+#define TE97_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_ADDR_MATCH_14 Register TE97_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ADDR_MATCH_14 0x81A00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ADDR_MATCH_14 0x1FF81A00u
+
+//! Register Reset Value
+#define TE97_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE97_PM_REQ_INFO_PERMISSION_14 Register TE97_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_REQ_INFO_PERMISSION_14 0x81A08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_REQ_INFO_PERMISSION_14 0x1FF81A08u
+
+//! Register Reset Value
+#define TE97_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_READ_PERMISSION_14 Register TE97_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_READ_PERMISSION_14 0x81A10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_READ_PERMISSION_14 0x1FF81A10u
+
+//! Register Reset Value
+#define TE97_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_WRITE_PERMISSION_14 Register TE97_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_WRITE_PERMISSION_14 0x81A18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_WRITE_PERMISSION_14 0x1FF81A18u
+
+//! Register Reset Value
+#define TE97_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_ADDR_MATCH_15 Register TE97_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_ADDR_MATCH_15 0x81A20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_ADDR_MATCH_15 0x1FF81A20u
+
+//! Register Reset Value
+#define TE97_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE97_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TE97_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE97_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE97_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE97_PM_REQ_INFO_PERMISSION_15 Register TE97_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_REQ_INFO_PERMISSION_15 0x81A28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_REQ_INFO_PERMISSION_15 0x1FF81A28u
+
+//! Register Reset Value
+#define TE97_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE97_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_READ_PERMISSION_15 Register TE97_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_READ_PERMISSION_15 0x81A30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_READ_PERMISSION_15 0x1FF81A30u
+
+//! Register Reset Value
+#define TE97_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE97_PM_WRITE_PERMISSION_15 Register TE97_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TE97_PM_WRITE_PERMISSION_15 0x81A38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE97_PM_WRITE_PERMISSION_15 0x1FF81A38u
+
+//! Register Reset Value
+#define TE97_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE97_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_ERROR_LOG Register TE123_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ERROR_LOG 0x81C20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ERROR_LOG 0x1FF81C20u
+
+//! Register Reset Value
+#define TE123_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TE123_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TE123_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TE123_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TE123_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TE123_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TE123_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TE123_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TE123_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TE123_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TE123_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TE123_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TE123_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TE123_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TE123_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TE123_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TE123_PM_CONTROL Register TE123_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_CONTROL 0x81C28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_CONTROL 0x1FF81C28u
+
+//! Register Reset Value
+#define TE123_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TE123_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TE123_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TE123_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TE123_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TE123_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TE123_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TE123_PM_ERROR_CLEAR_SINGLE Register TE123_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ERROR_CLEAR_SINGLE 0x81C30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ERROR_CLEAR_SINGLE 0x1FF81C30u
+
+//! Register Reset Value
+#define TE123_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TE123_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TE123_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TE123_PM_ERROR_CLEAR_MULTI Register TE123_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ERROR_CLEAR_MULTI 0x81C38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ERROR_CLEAR_MULTI 0x1FF81C38u
+
+//! Register Reset Value
+#define TE123_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TE123_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TE123_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TE123_PM_REQ_INFO_PERMISSION_0 Register TE123_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_REQ_INFO_PERMISSION_0 0x81C48
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_REQ_INFO_PERMISSION_0 0x1FF81C48u
+
+//! Register Reset Value
+#define TE123_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_READ_PERMISSION_0 Register TE123_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_READ_PERMISSION_0 0x81C50
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_READ_PERMISSION_0 0x1FF81C50u
+
+//! Register Reset Value
+#define TE123_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TE123_PM_WRITE_PERMISSION_0 Register TE123_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_WRITE_PERMISSION_0 0x81C58
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_WRITE_PERMISSION_0 0x1FF81C58u
+
+//! Register Reset Value
+#define TE123_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TE123_PM_ADDR_MATCH_1 Register TE123_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ADDR_MATCH_1 0x81C60
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ADDR_MATCH_1 0x1FF81C60u
+
+//! Register Reset Value
+#define TE123_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE123_PM_REQ_INFO_PERMISSION_1 Register TE123_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_REQ_INFO_PERMISSION_1 0x81C68
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_REQ_INFO_PERMISSION_1 0x1FF81C68u
+
+//! Register Reset Value
+#define TE123_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_READ_PERMISSION_1 Register TE123_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_READ_PERMISSION_1 0x81C70
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_READ_PERMISSION_1 0x1FF81C70u
+
+//! Register Reset Value
+#define TE123_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_WRITE_PERMISSION_1 Register TE123_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_WRITE_PERMISSION_1 0x81C78
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_WRITE_PERMISSION_1 0x1FF81C78u
+
+//! Register Reset Value
+#define TE123_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_ADDR_MATCH_2 Register TE123_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ADDR_MATCH_2 0x81C80
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ADDR_MATCH_2 0x1FF81C80u
+
+//! Register Reset Value
+#define TE123_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE123_PM_REQ_INFO_PERMISSION_2 Register TE123_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_REQ_INFO_PERMISSION_2 0x81C88
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_REQ_INFO_PERMISSION_2 0x1FF81C88u
+
+//! Register Reset Value
+#define TE123_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_READ_PERMISSION_2 Register TE123_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_READ_PERMISSION_2 0x81C90
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_READ_PERMISSION_2 0x1FF81C90u
+
+//! Register Reset Value
+#define TE123_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_WRITE_PERMISSION_2 Register TE123_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_WRITE_PERMISSION_2 0x81C98
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_WRITE_PERMISSION_2 0x1FF81C98u
+
+//! Register Reset Value
+#define TE123_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_ADDR_MATCH_3 Register TE123_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ADDR_MATCH_3 0x81CA0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ADDR_MATCH_3 0x1FF81CA0u
+
+//! Register Reset Value
+#define TE123_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE123_PM_REQ_INFO_PERMISSION_3 Register TE123_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_REQ_INFO_PERMISSION_3 0x81CA8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_REQ_INFO_PERMISSION_3 0x1FF81CA8u
+
+//! Register Reset Value
+#define TE123_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_READ_PERMISSION_3 Register TE123_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_READ_PERMISSION_3 0x81CB0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_READ_PERMISSION_3 0x1FF81CB0u
+
+//! Register Reset Value
+#define TE123_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_WRITE_PERMISSION_3 Register TE123_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_WRITE_PERMISSION_3 0x81CB8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_WRITE_PERMISSION_3 0x1FF81CB8u
+
+//! Register Reset Value
+#define TE123_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_ADDR_MATCH_4 Register TE123_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ADDR_MATCH_4 0x81CC0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ADDR_MATCH_4 0x1FF81CC0u
+
+//! Register Reset Value
+#define TE123_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE123_PM_REQ_INFO_PERMISSION_4 Register TE123_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_REQ_INFO_PERMISSION_4 0x81CC8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_REQ_INFO_PERMISSION_4 0x1FF81CC8u
+
+//! Register Reset Value
+#define TE123_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_READ_PERMISSION_4 Register TE123_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_READ_PERMISSION_4 0x81CD0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_READ_PERMISSION_4 0x1FF81CD0u
+
+//! Register Reset Value
+#define TE123_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_WRITE_PERMISSION_4 Register TE123_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_WRITE_PERMISSION_4 0x81CD8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_WRITE_PERMISSION_4 0x1FF81CD8u
+
+//! Register Reset Value
+#define TE123_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_ADDR_MATCH_5 Register TE123_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ADDR_MATCH_5 0x81CE0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ADDR_MATCH_5 0x1FF81CE0u
+
+//! Register Reset Value
+#define TE123_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE123_PM_REQ_INFO_PERMISSION_5 Register TE123_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_REQ_INFO_PERMISSION_5 0x81CE8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_REQ_INFO_PERMISSION_5 0x1FF81CE8u
+
+//! Register Reset Value
+#define TE123_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_READ_PERMISSION_5 Register TE123_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_READ_PERMISSION_5 0x81CF0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_READ_PERMISSION_5 0x1FF81CF0u
+
+//! Register Reset Value
+#define TE123_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_WRITE_PERMISSION_5 Register TE123_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_WRITE_PERMISSION_5 0x81CF8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_WRITE_PERMISSION_5 0x1FF81CF8u
+
+//! Register Reset Value
+#define TE123_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_ADDR_MATCH_6 Register TE123_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ADDR_MATCH_6 0x81D00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ADDR_MATCH_6 0x1FF81D00u
+
+//! Register Reset Value
+#define TE123_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE123_PM_REQ_INFO_PERMISSION_6 Register TE123_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_REQ_INFO_PERMISSION_6 0x81D08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_REQ_INFO_PERMISSION_6 0x1FF81D08u
+
+//! Register Reset Value
+#define TE123_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_READ_PERMISSION_6 Register TE123_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_READ_PERMISSION_6 0x81D10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_READ_PERMISSION_6 0x1FF81D10u
+
+//! Register Reset Value
+#define TE123_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_WRITE_PERMISSION_6 Register TE123_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_WRITE_PERMISSION_6 0x81D18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_WRITE_PERMISSION_6 0x1FF81D18u
+
+//! Register Reset Value
+#define TE123_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_ADDR_MATCH_7 Register TE123_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ADDR_MATCH_7 0x81D20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ADDR_MATCH_7 0x1FF81D20u
+
+//! Register Reset Value
+#define TE123_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE123_PM_REQ_INFO_PERMISSION_7 Register TE123_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_REQ_INFO_PERMISSION_7 0x81D28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_REQ_INFO_PERMISSION_7 0x1FF81D28u
+
+//! Register Reset Value
+#define TE123_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_READ_PERMISSION_7 Register TE123_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_READ_PERMISSION_7 0x81D30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_READ_PERMISSION_7 0x1FF81D30u
+
+//! Register Reset Value
+#define TE123_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_WRITE_PERMISSION_7 Register TE123_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_WRITE_PERMISSION_7 0x81D38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_WRITE_PERMISSION_7 0x1FF81D38u
+
+//! Register Reset Value
+#define TE123_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_ADDR_MATCH_8 Register TE123_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ADDR_MATCH_8 0x81D40
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ADDR_MATCH_8 0x1FF81D40u
+
+//! Register Reset Value
+#define TE123_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE123_PM_REQ_INFO_PERMISSION_8 Register TE123_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_REQ_INFO_PERMISSION_8 0x81D48
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_REQ_INFO_PERMISSION_8 0x1FF81D48u
+
+//! Register Reset Value
+#define TE123_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_READ_PERMISSION_8 Register TE123_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_READ_PERMISSION_8 0x81D50
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_READ_PERMISSION_8 0x1FF81D50u
+
+//! Register Reset Value
+#define TE123_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_WRITE_PERMISSION_8 Register TE123_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_WRITE_PERMISSION_8 0x81D58
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_WRITE_PERMISSION_8 0x1FF81D58u
+
+//! Register Reset Value
+#define TE123_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_ADDR_MATCH_9 Register TE123_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ADDR_MATCH_9 0x81D60
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ADDR_MATCH_9 0x1FF81D60u
+
+//! Register Reset Value
+#define TE123_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE123_PM_REQ_INFO_PERMISSION_9 Register TE123_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_REQ_INFO_PERMISSION_9 0x81D68
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_REQ_INFO_PERMISSION_9 0x1FF81D68u
+
+//! Register Reset Value
+#define TE123_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_READ_PERMISSION_9 Register TE123_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_READ_PERMISSION_9 0x81D70
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_READ_PERMISSION_9 0x1FF81D70u
+
+//! Register Reset Value
+#define TE123_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_WRITE_PERMISSION_9 Register TE123_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_WRITE_PERMISSION_9 0x81D78
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_WRITE_PERMISSION_9 0x1FF81D78u
+
+//! Register Reset Value
+#define TE123_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_ADDR_MATCH_10 Register TE123_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ADDR_MATCH_10 0x81D80
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ADDR_MATCH_10 0x1FF81D80u
+
+//! Register Reset Value
+#define TE123_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE123_PM_REQ_INFO_PERMISSION_10 Register TE123_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_REQ_INFO_PERMISSION_10 0x81D88
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_REQ_INFO_PERMISSION_10 0x1FF81D88u
+
+//! Register Reset Value
+#define TE123_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_READ_PERMISSION_10 Register TE123_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_READ_PERMISSION_10 0x81D90
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_READ_PERMISSION_10 0x1FF81D90u
+
+//! Register Reset Value
+#define TE123_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_WRITE_PERMISSION_10 Register TE123_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_WRITE_PERMISSION_10 0x81D98
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_WRITE_PERMISSION_10 0x1FF81D98u
+
+//! Register Reset Value
+#define TE123_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_ADDR_MATCH_11 Register TE123_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ADDR_MATCH_11 0x81DA0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ADDR_MATCH_11 0x1FF81DA0u
+
+//! Register Reset Value
+#define TE123_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE123_PM_REQ_INFO_PERMISSION_11 Register TE123_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_REQ_INFO_PERMISSION_11 0x81DA8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_REQ_INFO_PERMISSION_11 0x1FF81DA8u
+
+//! Register Reset Value
+#define TE123_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_READ_PERMISSION_11 Register TE123_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_READ_PERMISSION_11 0x81DB0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_READ_PERMISSION_11 0x1FF81DB0u
+
+//! Register Reset Value
+#define TE123_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_WRITE_PERMISSION_11 Register TE123_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_WRITE_PERMISSION_11 0x81DB8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_WRITE_PERMISSION_11 0x1FF81DB8u
+
+//! Register Reset Value
+#define TE123_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_ADDR_MATCH_12 Register TE123_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ADDR_MATCH_12 0x81DC0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ADDR_MATCH_12 0x1FF81DC0u
+
+//! Register Reset Value
+#define TE123_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE123_PM_REQ_INFO_PERMISSION_12 Register TE123_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_REQ_INFO_PERMISSION_12 0x81DC8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_REQ_INFO_PERMISSION_12 0x1FF81DC8u
+
+//! Register Reset Value
+#define TE123_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_READ_PERMISSION_12 Register TE123_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_READ_PERMISSION_12 0x81DD0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_READ_PERMISSION_12 0x1FF81DD0u
+
+//! Register Reset Value
+#define TE123_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_WRITE_PERMISSION_12 Register TE123_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_WRITE_PERMISSION_12 0x81DD8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_WRITE_PERMISSION_12 0x1FF81DD8u
+
+//! Register Reset Value
+#define TE123_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_ADDR_MATCH_13 Register TE123_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ADDR_MATCH_13 0x81DE0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ADDR_MATCH_13 0x1FF81DE0u
+
+//! Register Reset Value
+#define TE123_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE123_PM_REQ_INFO_PERMISSION_13 Register TE123_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_REQ_INFO_PERMISSION_13 0x81DE8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_REQ_INFO_PERMISSION_13 0x1FF81DE8u
+
+//! Register Reset Value
+#define TE123_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_READ_PERMISSION_13 Register TE123_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_READ_PERMISSION_13 0x81DF0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_READ_PERMISSION_13 0x1FF81DF0u
+
+//! Register Reset Value
+#define TE123_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_WRITE_PERMISSION_13 Register TE123_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_WRITE_PERMISSION_13 0x81DF8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_WRITE_PERMISSION_13 0x1FF81DF8u
+
+//! Register Reset Value
+#define TE123_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_ADDR_MATCH_14 Register TE123_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ADDR_MATCH_14 0x81E00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ADDR_MATCH_14 0x1FF81E00u
+
+//! Register Reset Value
+#define TE123_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE123_PM_REQ_INFO_PERMISSION_14 Register TE123_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_REQ_INFO_PERMISSION_14 0x81E08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_REQ_INFO_PERMISSION_14 0x1FF81E08u
+
+//! Register Reset Value
+#define TE123_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_READ_PERMISSION_14 Register TE123_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_READ_PERMISSION_14 0x81E10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_READ_PERMISSION_14 0x1FF81E10u
+
+//! Register Reset Value
+#define TE123_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_WRITE_PERMISSION_14 Register TE123_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_WRITE_PERMISSION_14 0x81E18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_WRITE_PERMISSION_14 0x1FF81E18u
+
+//! Register Reset Value
+#define TE123_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_ADDR_MATCH_15 Register TE123_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_ADDR_MATCH_15 0x81E20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_ADDR_MATCH_15 0x1FF81E20u
+
+//! Register Reset Value
+#define TE123_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TE123_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TE123_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TE123_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TE123_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TE123_PM_REQ_INFO_PERMISSION_15 Register TE123_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_REQ_INFO_PERMISSION_15 0x81E28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_REQ_INFO_PERMISSION_15 0x1FF81E28u
+
+//! Register Reset Value
+#define TE123_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TE123_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_READ_PERMISSION_15 Register TE123_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_READ_PERMISSION_15 0x81E30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_READ_PERMISSION_15 0x1FF81E30u
+
+//! Register Reset Value
+#define TE123_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TE123_PM_WRITE_PERMISSION_15 Register TE123_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TE123_PM_WRITE_PERMISSION_15 0x81E38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TE123_PM_WRITE_PERMISSION_15 0x1FF81E38u
+
+//! Register Reset Value
+#define TE123_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TE123_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_ERROR_LOG Register TDM3_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ERROR_LOG 0x82020
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ERROR_LOG 0x1FF82020u
+
+//! Register Reset Value
+#define TDM3_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TDM3_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TDM3_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TDM3_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TDM3_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TDM3_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TDM3_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TDM3_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TDM3_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TDM3_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TDM3_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TDM3_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TDM3_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TDM3_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TDM3_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TDM3_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TDM3_PM_CONTROL Register TDM3_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_CONTROL 0x82028
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_CONTROL 0x1FF82028u
+
+//! Register Reset Value
+#define TDM3_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TDM3_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TDM3_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TDM3_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TDM3_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TDM3_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TDM3_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TDM3_PM_ERROR_CLEAR_SINGLE Register TDM3_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ERROR_CLEAR_SINGLE 0x82030
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ERROR_CLEAR_SINGLE 0x1FF82030u
+
+//! Register Reset Value
+#define TDM3_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TDM3_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TDM3_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TDM3_PM_ERROR_CLEAR_MULTI Register TDM3_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ERROR_CLEAR_MULTI 0x82038
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ERROR_CLEAR_MULTI 0x1FF82038u
+
+//! Register Reset Value
+#define TDM3_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TDM3_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TDM3_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TDM3_PM_REQ_INFO_PERMISSION_0 Register TDM3_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_REQ_INFO_PERMISSION_0 0x82048
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_REQ_INFO_PERMISSION_0 0x1FF82048u
+
+//! Register Reset Value
+#define TDM3_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_READ_PERMISSION_0 Register TDM3_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_READ_PERMISSION_0 0x82050
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_READ_PERMISSION_0 0x1FF82050u
+
+//! Register Reset Value
+#define TDM3_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TDM3_PM_WRITE_PERMISSION_0 Register TDM3_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_WRITE_PERMISSION_0 0x82058
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_WRITE_PERMISSION_0 0x1FF82058u
+
+//! Register Reset Value
+#define TDM3_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TDM3_PM_ADDR_MATCH_1 Register TDM3_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ADDR_MATCH_1 0x82060
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ADDR_MATCH_1 0x1FF82060u
+
+//! Register Reset Value
+#define TDM3_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM3_PM_REQ_INFO_PERMISSION_1 Register TDM3_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_REQ_INFO_PERMISSION_1 0x82068
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_REQ_INFO_PERMISSION_1 0x1FF82068u
+
+//! Register Reset Value
+#define TDM3_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_READ_PERMISSION_1 Register TDM3_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_READ_PERMISSION_1 0x82070
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_READ_PERMISSION_1 0x1FF82070u
+
+//! Register Reset Value
+#define TDM3_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_WRITE_PERMISSION_1 Register TDM3_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_WRITE_PERMISSION_1 0x82078
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_WRITE_PERMISSION_1 0x1FF82078u
+
+//! Register Reset Value
+#define TDM3_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_ADDR_MATCH_2 Register TDM3_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ADDR_MATCH_2 0x82080
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ADDR_MATCH_2 0x1FF82080u
+
+//! Register Reset Value
+#define TDM3_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM3_PM_REQ_INFO_PERMISSION_2 Register TDM3_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_REQ_INFO_PERMISSION_2 0x82088
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_REQ_INFO_PERMISSION_2 0x1FF82088u
+
+//! Register Reset Value
+#define TDM3_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_READ_PERMISSION_2 Register TDM3_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_READ_PERMISSION_2 0x82090
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_READ_PERMISSION_2 0x1FF82090u
+
+//! Register Reset Value
+#define TDM3_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_WRITE_PERMISSION_2 Register TDM3_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_WRITE_PERMISSION_2 0x82098
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_WRITE_PERMISSION_2 0x1FF82098u
+
+//! Register Reset Value
+#define TDM3_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_ADDR_MATCH_3 Register TDM3_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ADDR_MATCH_3 0x820A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ADDR_MATCH_3 0x1FF820A0u
+
+//! Register Reset Value
+#define TDM3_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM3_PM_REQ_INFO_PERMISSION_3 Register TDM3_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_REQ_INFO_PERMISSION_3 0x820A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_REQ_INFO_PERMISSION_3 0x1FF820A8u
+
+//! Register Reset Value
+#define TDM3_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_READ_PERMISSION_3 Register TDM3_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_READ_PERMISSION_3 0x820B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_READ_PERMISSION_3 0x1FF820B0u
+
+//! Register Reset Value
+#define TDM3_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_WRITE_PERMISSION_3 Register TDM3_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_WRITE_PERMISSION_3 0x820B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_WRITE_PERMISSION_3 0x1FF820B8u
+
+//! Register Reset Value
+#define TDM3_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_ADDR_MATCH_4 Register TDM3_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ADDR_MATCH_4 0x820C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ADDR_MATCH_4 0x1FF820C0u
+
+//! Register Reset Value
+#define TDM3_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM3_PM_REQ_INFO_PERMISSION_4 Register TDM3_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_REQ_INFO_PERMISSION_4 0x820C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_REQ_INFO_PERMISSION_4 0x1FF820C8u
+
+//! Register Reset Value
+#define TDM3_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_READ_PERMISSION_4 Register TDM3_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_READ_PERMISSION_4 0x820D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_READ_PERMISSION_4 0x1FF820D0u
+
+//! Register Reset Value
+#define TDM3_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_WRITE_PERMISSION_4 Register TDM3_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_WRITE_PERMISSION_4 0x820D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_WRITE_PERMISSION_4 0x1FF820D8u
+
+//! Register Reset Value
+#define TDM3_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_ADDR_MATCH_5 Register TDM3_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ADDR_MATCH_5 0x820E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ADDR_MATCH_5 0x1FF820E0u
+
+//! Register Reset Value
+#define TDM3_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM3_PM_REQ_INFO_PERMISSION_5 Register TDM3_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_REQ_INFO_PERMISSION_5 0x820E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_REQ_INFO_PERMISSION_5 0x1FF820E8u
+
+//! Register Reset Value
+#define TDM3_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_READ_PERMISSION_5 Register TDM3_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_READ_PERMISSION_5 0x820F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_READ_PERMISSION_5 0x1FF820F0u
+
+//! Register Reset Value
+#define TDM3_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_WRITE_PERMISSION_5 Register TDM3_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_WRITE_PERMISSION_5 0x820F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_WRITE_PERMISSION_5 0x1FF820F8u
+
+//! Register Reset Value
+#define TDM3_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_ADDR_MATCH_6 Register TDM3_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ADDR_MATCH_6 0x82100
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ADDR_MATCH_6 0x1FF82100u
+
+//! Register Reset Value
+#define TDM3_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM3_PM_REQ_INFO_PERMISSION_6 Register TDM3_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_REQ_INFO_PERMISSION_6 0x82108
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_REQ_INFO_PERMISSION_6 0x1FF82108u
+
+//! Register Reset Value
+#define TDM3_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_READ_PERMISSION_6 Register TDM3_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_READ_PERMISSION_6 0x82110
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_READ_PERMISSION_6 0x1FF82110u
+
+//! Register Reset Value
+#define TDM3_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_WRITE_PERMISSION_6 Register TDM3_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_WRITE_PERMISSION_6 0x82118
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_WRITE_PERMISSION_6 0x1FF82118u
+
+//! Register Reset Value
+#define TDM3_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_ADDR_MATCH_7 Register TDM3_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ADDR_MATCH_7 0x82120
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ADDR_MATCH_7 0x1FF82120u
+
+//! Register Reset Value
+#define TDM3_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM3_PM_REQ_INFO_PERMISSION_7 Register TDM3_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_REQ_INFO_PERMISSION_7 0x82128
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_REQ_INFO_PERMISSION_7 0x1FF82128u
+
+//! Register Reset Value
+#define TDM3_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_READ_PERMISSION_7 Register TDM3_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_READ_PERMISSION_7 0x82130
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_READ_PERMISSION_7 0x1FF82130u
+
+//! Register Reset Value
+#define TDM3_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_WRITE_PERMISSION_7 Register TDM3_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_WRITE_PERMISSION_7 0x82138
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_WRITE_PERMISSION_7 0x1FF82138u
+
+//! Register Reset Value
+#define TDM3_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_ADDR_MATCH_8 Register TDM3_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ADDR_MATCH_8 0x82140
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ADDR_MATCH_8 0x1FF82140u
+
+//! Register Reset Value
+#define TDM3_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM3_PM_REQ_INFO_PERMISSION_8 Register TDM3_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_REQ_INFO_PERMISSION_8 0x82148
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_REQ_INFO_PERMISSION_8 0x1FF82148u
+
+//! Register Reset Value
+#define TDM3_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_READ_PERMISSION_8 Register TDM3_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_READ_PERMISSION_8 0x82150
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_READ_PERMISSION_8 0x1FF82150u
+
+//! Register Reset Value
+#define TDM3_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_WRITE_PERMISSION_8 Register TDM3_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_WRITE_PERMISSION_8 0x82158
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_WRITE_PERMISSION_8 0x1FF82158u
+
+//! Register Reset Value
+#define TDM3_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_ADDR_MATCH_9 Register TDM3_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ADDR_MATCH_9 0x82160
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ADDR_MATCH_9 0x1FF82160u
+
+//! Register Reset Value
+#define TDM3_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM3_PM_REQ_INFO_PERMISSION_9 Register TDM3_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_REQ_INFO_PERMISSION_9 0x82168
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_REQ_INFO_PERMISSION_9 0x1FF82168u
+
+//! Register Reset Value
+#define TDM3_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_READ_PERMISSION_9 Register TDM3_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_READ_PERMISSION_9 0x82170
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_READ_PERMISSION_9 0x1FF82170u
+
+//! Register Reset Value
+#define TDM3_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_WRITE_PERMISSION_9 Register TDM3_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_WRITE_PERMISSION_9 0x82178
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_WRITE_PERMISSION_9 0x1FF82178u
+
+//! Register Reset Value
+#define TDM3_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_ADDR_MATCH_10 Register TDM3_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ADDR_MATCH_10 0x82180
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ADDR_MATCH_10 0x1FF82180u
+
+//! Register Reset Value
+#define TDM3_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM3_PM_REQ_INFO_PERMISSION_10 Register TDM3_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_REQ_INFO_PERMISSION_10 0x82188
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_REQ_INFO_PERMISSION_10 0x1FF82188u
+
+//! Register Reset Value
+#define TDM3_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_READ_PERMISSION_10 Register TDM3_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_READ_PERMISSION_10 0x82190
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_READ_PERMISSION_10 0x1FF82190u
+
+//! Register Reset Value
+#define TDM3_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_WRITE_PERMISSION_10 Register TDM3_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_WRITE_PERMISSION_10 0x82198
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_WRITE_PERMISSION_10 0x1FF82198u
+
+//! Register Reset Value
+#define TDM3_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_ADDR_MATCH_11 Register TDM3_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ADDR_MATCH_11 0x821A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ADDR_MATCH_11 0x1FF821A0u
+
+//! Register Reset Value
+#define TDM3_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM3_PM_REQ_INFO_PERMISSION_11 Register TDM3_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_REQ_INFO_PERMISSION_11 0x821A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_REQ_INFO_PERMISSION_11 0x1FF821A8u
+
+//! Register Reset Value
+#define TDM3_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_READ_PERMISSION_11 Register TDM3_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_READ_PERMISSION_11 0x821B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_READ_PERMISSION_11 0x1FF821B0u
+
+//! Register Reset Value
+#define TDM3_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_WRITE_PERMISSION_11 Register TDM3_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_WRITE_PERMISSION_11 0x821B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_WRITE_PERMISSION_11 0x1FF821B8u
+
+//! Register Reset Value
+#define TDM3_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_ADDR_MATCH_12 Register TDM3_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ADDR_MATCH_12 0x821C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ADDR_MATCH_12 0x1FF821C0u
+
+//! Register Reset Value
+#define TDM3_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM3_PM_REQ_INFO_PERMISSION_12 Register TDM3_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_REQ_INFO_PERMISSION_12 0x821C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_REQ_INFO_PERMISSION_12 0x1FF821C8u
+
+//! Register Reset Value
+#define TDM3_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_READ_PERMISSION_12 Register TDM3_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_READ_PERMISSION_12 0x821D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_READ_PERMISSION_12 0x1FF821D0u
+
+//! Register Reset Value
+#define TDM3_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_WRITE_PERMISSION_12 Register TDM3_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_WRITE_PERMISSION_12 0x821D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_WRITE_PERMISSION_12 0x1FF821D8u
+
+//! Register Reset Value
+#define TDM3_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_ADDR_MATCH_13 Register TDM3_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ADDR_MATCH_13 0x821E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ADDR_MATCH_13 0x1FF821E0u
+
+//! Register Reset Value
+#define TDM3_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM3_PM_REQ_INFO_PERMISSION_13 Register TDM3_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_REQ_INFO_PERMISSION_13 0x821E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_REQ_INFO_PERMISSION_13 0x1FF821E8u
+
+//! Register Reset Value
+#define TDM3_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_READ_PERMISSION_13 Register TDM3_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_READ_PERMISSION_13 0x821F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_READ_PERMISSION_13 0x1FF821F0u
+
+//! Register Reset Value
+#define TDM3_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_WRITE_PERMISSION_13 Register TDM3_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_WRITE_PERMISSION_13 0x821F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_WRITE_PERMISSION_13 0x1FF821F8u
+
+//! Register Reset Value
+#define TDM3_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_ADDR_MATCH_14 Register TDM3_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ADDR_MATCH_14 0x82200
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ADDR_MATCH_14 0x1FF82200u
+
+//! Register Reset Value
+#define TDM3_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM3_PM_REQ_INFO_PERMISSION_14 Register TDM3_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_REQ_INFO_PERMISSION_14 0x82208
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_REQ_INFO_PERMISSION_14 0x1FF82208u
+
+//! Register Reset Value
+#define TDM3_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_READ_PERMISSION_14 Register TDM3_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_READ_PERMISSION_14 0x82210
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_READ_PERMISSION_14 0x1FF82210u
+
+//! Register Reset Value
+#define TDM3_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_WRITE_PERMISSION_14 Register TDM3_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_WRITE_PERMISSION_14 0x82218
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_WRITE_PERMISSION_14 0x1FF82218u
+
+//! Register Reset Value
+#define TDM3_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_ADDR_MATCH_15 Register TDM3_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_ADDR_MATCH_15 0x82220
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_ADDR_MATCH_15 0x1FF82220u
+
+//! Register Reset Value
+#define TDM3_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM3_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TDM3_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM3_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM3_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM3_PM_REQ_INFO_PERMISSION_15 Register TDM3_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_REQ_INFO_PERMISSION_15 0x82228
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_REQ_INFO_PERMISSION_15 0x1FF82228u
+
+//! Register Reset Value
+#define TDM3_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM3_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_READ_PERMISSION_15 Register TDM3_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_READ_PERMISSION_15 0x82230
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_READ_PERMISSION_15 0x1FF82230u
+
+//! Register Reset Value
+#define TDM3_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM3_PM_WRITE_PERMISSION_15 Register TDM3_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM3_PM_WRITE_PERMISSION_15 0x82238
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM3_PM_WRITE_PERMISSION_15 0x1FF82238u
+
+//! Register Reset Value
+#define TDM3_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM3_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_ERROR_LOG Register TDM4_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ERROR_LOG 0x82420
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ERROR_LOG 0x1FF82420u
+
+//! Register Reset Value
+#define TDM4_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TDM4_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TDM4_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TDM4_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TDM4_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TDM4_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TDM4_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TDM4_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TDM4_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TDM4_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TDM4_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TDM4_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TDM4_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TDM4_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TDM4_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TDM4_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TDM4_PM_CONTROL Register TDM4_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_CONTROL 0x82428
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_CONTROL 0x1FF82428u
+
+//! Register Reset Value
+#define TDM4_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TDM4_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TDM4_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TDM4_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TDM4_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TDM4_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TDM4_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TDM4_PM_ERROR_CLEAR_SINGLE Register TDM4_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ERROR_CLEAR_SINGLE 0x82430
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ERROR_CLEAR_SINGLE 0x1FF82430u
+
+//! Register Reset Value
+#define TDM4_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TDM4_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TDM4_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TDM4_PM_ERROR_CLEAR_MULTI Register TDM4_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ERROR_CLEAR_MULTI 0x82438
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ERROR_CLEAR_MULTI 0x1FF82438u
+
+//! Register Reset Value
+#define TDM4_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TDM4_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TDM4_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TDM4_PM_REQ_INFO_PERMISSION_0 Register TDM4_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_REQ_INFO_PERMISSION_0 0x82448
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_REQ_INFO_PERMISSION_0 0x1FF82448u
+
+//! Register Reset Value
+#define TDM4_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_READ_PERMISSION_0 Register TDM4_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_READ_PERMISSION_0 0x82450
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_READ_PERMISSION_0 0x1FF82450u
+
+//! Register Reset Value
+#define TDM4_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TDM4_PM_WRITE_PERMISSION_0 Register TDM4_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_WRITE_PERMISSION_0 0x82458
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_WRITE_PERMISSION_0 0x1FF82458u
+
+//! Register Reset Value
+#define TDM4_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TDM4_PM_ADDR_MATCH_1 Register TDM4_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ADDR_MATCH_1 0x82460
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ADDR_MATCH_1 0x1FF82460u
+
+//! Register Reset Value
+#define TDM4_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM4_PM_REQ_INFO_PERMISSION_1 Register TDM4_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_REQ_INFO_PERMISSION_1 0x82468
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_REQ_INFO_PERMISSION_1 0x1FF82468u
+
+//! Register Reset Value
+#define TDM4_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_READ_PERMISSION_1 Register TDM4_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_READ_PERMISSION_1 0x82470
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_READ_PERMISSION_1 0x1FF82470u
+
+//! Register Reset Value
+#define TDM4_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_WRITE_PERMISSION_1 Register TDM4_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_WRITE_PERMISSION_1 0x82478
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_WRITE_PERMISSION_1 0x1FF82478u
+
+//! Register Reset Value
+#define TDM4_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_ADDR_MATCH_2 Register TDM4_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ADDR_MATCH_2 0x82480
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ADDR_MATCH_2 0x1FF82480u
+
+//! Register Reset Value
+#define TDM4_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM4_PM_REQ_INFO_PERMISSION_2 Register TDM4_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_REQ_INFO_PERMISSION_2 0x82488
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_REQ_INFO_PERMISSION_2 0x1FF82488u
+
+//! Register Reset Value
+#define TDM4_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_READ_PERMISSION_2 Register TDM4_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_READ_PERMISSION_2 0x82490
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_READ_PERMISSION_2 0x1FF82490u
+
+//! Register Reset Value
+#define TDM4_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_WRITE_PERMISSION_2 Register TDM4_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_WRITE_PERMISSION_2 0x82498
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_WRITE_PERMISSION_2 0x1FF82498u
+
+//! Register Reset Value
+#define TDM4_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_ADDR_MATCH_3 Register TDM4_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ADDR_MATCH_3 0x824A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ADDR_MATCH_3 0x1FF824A0u
+
+//! Register Reset Value
+#define TDM4_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM4_PM_REQ_INFO_PERMISSION_3 Register TDM4_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_REQ_INFO_PERMISSION_3 0x824A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_REQ_INFO_PERMISSION_3 0x1FF824A8u
+
+//! Register Reset Value
+#define TDM4_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_READ_PERMISSION_3 Register TDM4_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_READ_PERMISSION_3 0x824B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_READ_PERMISSION_3 0x1FF824B0u
+
+//! Register Reset Value
+#define TDM4_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_WRITE_PERMISSION_3 Register TDM4_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_WRITE_PERMISSION_3 0x824B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_WRITE_PERMISSION_3 0x1FF824B8u
+
+//! Register Reset Value
+#define TDM4_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_ADDR_MATCH_4 Register TDM4_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ADDR_MATCH_4 0x824C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ADDR_MATCH_4 0x1FF824C0u
+
+//! Register Reset Value
+#define TDM4_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM4_PM_REQ_INFO_PERMISSION_4 Register TDM4_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_REQ_INFO_PERMISSION_4 0x824C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_REQ_INFO_PERMISSION_4 0x1FF824C8u
+
+//! Register Reset Value
+#define TDM4_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_READ_PERMISSION_4 Register TDM4_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_READ_PERMISSION_4 0x824D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_READ_PERMISSION_4 0x1FF824D0u
+
+//! Register Reset Value
+#define TDM4_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_WRITE_PERMISSION_4 Register TDM4_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_WRITE_PERMISSION_4 0x824D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_WRITE_PERMISSION_4 0x1FF824D8u
+
+//! Register Reset Value
+#define TDM4_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_ADDR_MATCH_5 Register TDM4_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ADDR_MATCH_5 0x824E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ADDR_MATCH_5 0x1FF824E0u
+
+//! Register Reset Value
+#define TDM4_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM4_PM_REQ_INFO_PERMISSION_5 Register TDM4_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_REQ_INFO_PERMISSION_5 0x824E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_REQ_INFO_PERMISSION_5 0x1FF824E8u
+
+//! Register Reset Value
+#define TDM4_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_READ_PERMISSION_5 Register TDM4_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_READ_PERMISSION_5 0x824F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_READ_PERMISSION_5 0x1FF824F0u
+
+//! Register Reset Value
+#define TDM4_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_WRITE_PERMISSION_5 Register TDM4_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_WRITE_PERMISSION_5 0x824F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_WRITE_PERMISSION_5 0x1FF824F8u
+
+//! Register Reset Value
+#define TDM4_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_ADDR_MATCH_6 Register TDM4_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ADDR_MATCH_6 0x82500
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ADDR_MATCH_6 0x1FF82500u
+
+//! Register Reset Value
+#define TDM4_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM4_PM_REQ_INFO_PERMISSION_6 Register TDM4_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_REQ_INFO_PERMISSION_6 0x82508
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_REQ_INFO_PERMISSION_6 0x1FF82508u
+
+//! Register Reset Value
+#define TDM4_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_READ_PERMISSION_6 Register TDM4_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_READ_PERMISSION_6 0x82510
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_READ_PERMISSION_6 0x1FF82510u
+
+//! Register Reset Value
+#define TDM4_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_WRITE_PERMISSION_6 Register TDM4_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_WRITE_PERMISSION_6 0x82518
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_WRITE_PERMISSION_6 0x1FF82518u
+
+//! Register Reset Value
+#define TDM4_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_ADDR_MATCH_7 Register TDM4_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ADDR_MATCH_7 0x82520
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ADDR_MATCH_7 0x1FF82520u
+
+//! Register Reset Value
+#define TDM4_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM4_PM_REQ_INFO_PERMISSION_7 Register TDM4_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_REQ_INFO_PERMISSION_7 0x82528
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_REQ_INFO_PERMISSION_7 0x1FF82528u
+
+//! Register Reset Value
+#define TDM4_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_READ_PERMISSION_7 Register TDM4_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_READ_PERMISSION_7 0x82530
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_READ_PERMISSION_7 0x1FF82530u
+
+//! Register Reset Value
+#define TDM4_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_WRITE_PERMISSION_7 Register TDM4_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_WRITE_PERMISSION_7 0x82538
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_WRITE_PERMISSION_7 0x1FF82538u
+
+//! Register Reset Value
+#define TDM4_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_ADDR_MATCH_8 Register TDM4_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ADDR_MATCH_8 0x82540
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ADDR_MATCH_8 0x1FF82540u
+
+//! Register Reset Value
+#define TDM4_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM4_PM_REQ_INFO_PERMISSION_8 Register TDM4_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_REQ_INFO_PERMISSION_8 0x82548
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_REQ_INFO_PERMISSION_8 0x1FF82548u
+
+//! Register Reset Value
+#define TDM4_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_READ_PERMISSION_8 Register TDM4_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_READ_PERMISSION_8 0x82550
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_READ_PERMISSION_8 0x1FF82550u
+
+//! Register Reset Value
+#define TDM4_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_WRITE_PERMISSION_8 Register TDM4_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_WRITE_PERMISSION_8 0x82558
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_WRITE_PERMISSION_8 0x1FF82558u
+
+//! Register Reset Value
+#define TDM4_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_ADDR_MATCH_9 Register TDM4_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ADDR_MATCH_9 0x82560
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ADDR_MATCH_9 0x1FF82560u
+
+//! Register Reset Value
+#define TDM4_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM4_PM_REQ_INFO_PERMISSION_9 Register TDM4_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_REQ_INFO_PERMISSION_9 0x82568
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_REQ_INFO_PERMISSION_9 0x1FF82568u
+
+//! Register Reset Value
+#define TDM4_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_READ_PERMISSION_9 Register TDM4_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_READ_PERMISSION_9 0x82570
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_READ_PERMISSION_9 0x1FF82570u
+
+//! Register Reset Value
+#define TDM4_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_WRITE_PERMISSION_9 Register TDM4_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_WRITE_PERMISSION_9 0x82578
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_WRITE_PERMISSION_9 0x1FF82578u
+
+//! Register Reset Value
+#define TDM4_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_ADDR_MATCH_10 Register TDM4_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ADDR_MATCH_10 0x82580
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ADDR_MATCH_10 0x1FF82580u
+
+//! Register Reset Value
+#define TDM4_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM4_PM_REQ_INFO_PERMISSION_10 Register TDM4_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_REQ_INFO_PERMISSION_10 0x82588
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_REQ_INFO_PERMISSION_10 0x1FF82588u
+
+//! Register Reset Value
+#define TDM4_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_READ_PERMISSION_10 Register TDM4_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_READ_PERMISSION_10 0x82590
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_READ_PERMISSION_10 0x1FF82590u
+
+//! Register Reset Value
+#define TDM4_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_WRITE_PERMISSION_10 Register TDM4_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_WRITE_PERMISSION_10 0x82598
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_WRITE_PERMISSION_10 0x1FF82598u
+
+//! Register Reset Value
+#define TDM4_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_ADDR_MATCH_11 Register TDM4_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ADDR_MATCH_11 0x825A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ADDR_MATCH_11 0x1FF825A0u
+
+//! Register Reset Value
+#define TDM4_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM4_PM_REQ_INFO_PERMISSION_11 Register TDM4_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_REQ_INFO_PERMISSION_11 0x825A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_REQ_INFO_PERMISSION_11 0x1FF825A8u
+
+//! Register Reset Value
+#define TDM4_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_READ_PERMISSION_11 Register TDM4_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_READ_PERMISSION_11 0x825B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_READ_PERMISSION_11 0x1FF825B0u
+
+//! Register Reset Value
+#define TDM4_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_WRITE_PERMISSION_11 Register TDM4_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_WRITE_PERMISSION_11 0x825B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_WRITE_PERMISSION_11 0x1FF825B8u
+
+//! Register Reset Value
+#define TDM4_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_ADDR_MATCH_12 Register TDM4_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ADDR_MATCH_12 0x825C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ADDR_MATCH_12 0x1FF825C0u
+
+//! Register Reset Value
+#define TDM4_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM4_PM_REQ_INFO_PERMISSION_12 Register TDM4_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_REQ_INFO_PERMISSION_12 0x825C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_REQ_INFO_PERMISSION_12 0x1FF825C8u
+
+//! Register Reset Value
+#define TDM4_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_READ_PERMISSION_12 Register TDM4_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_READ_PERMISSION_12 0x825D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_READ_PERMISSION_12 0x1FF825D0u
+
+//! Register Reset Value
+#define TDM4_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_WRITE_PERMISSION_12 Register TDM4_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_WRITE_PERMISSION_12 0x825D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_WRITE_PERMISSION_12 0x1FF825D8u
+
+//! Register Reset Value
+#define TDM4_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_ADDR_MATCH_13 Register TDM4_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ADDR_MATCH_13 0x825E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ADDR_MATCH_13 0x1FF825E0u
+
+//! Register Reset Value
+#define TDM4_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM4_PM_REQ_INFO_PERMISSION_13 Register TDM4_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_REQ_INFO_PERMISSION_13 0x825E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_REQ_INFO_PERMISSION_13 0x1FF825E8u
+
+//! Register Reset Value
+#define TDM4_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_READ_PERMISSION_13 Register TDM4_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_READ_PERMISSION_13 0x825F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_READ_PERMISSION_13 0x1FF825F0u
+
+//! Register Reset Value
+#define TDM4_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_WRITE_PERMISSION_13 Register TDM4_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_WRITE_PERMISSION_13 0x825F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_WRITE_PERMISSION_13 0x1FF825F8u
+
+//! Register Reset Value
+#define TDM4_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_ADDR_MATCH_14 Register TDM4_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ADDR_MATCH_14 0x82600
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ADDR_MATCH_14 0x1FF82600u
+
+//! Register Reset Value
+#define TDM4_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM4_PM_REQ_INFO_PERMISSION_14 Register TDM4_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_REQ_INFO_PERMISSION_14 0x82608
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_REQ_INFO_PERMISSION_14 0x1FF82608u
+
+//! Register Reset Value
+#define TDM4_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_READ_PERMISSION_14 Register TDM4_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_READ_PERMISSION_14 0x82610
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_READ_PERMISSION_14 0x1FF82610u
+
+//! Register Reset Value
+#define TDM4_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_WRITE_PERMISSION_14 Register TDM4_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_WRITE_PERMISSION_14 0x82618
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_WRITE_PERMISSION_14 0x1FF82618u
+
+//! Register Reset Value
+#define TDM4_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_ADDR_MATCH_15 Register TDM4_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_ADDR_MATCH_15 0x82620
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_ADDR_MATCH_15 0x1FF82620u
+
+//! Register Reset Value
+#define TDM4_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM4_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TDM4_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM4_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM4_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM4_PM_REQ_INFO_PERMISSION_15 Register TDM4_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_REQ_INFO_PERMISSION_15 0x82628
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_REQ_INFO_PERMISSION_15 0x1FF82628u
+
+//! Register Reset Value
+#define TDM4_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM4_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_READ_PERMISSION_15 Register TDM4_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_READ_PERMISSION_15 0x82630
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_READ_PERMISSION_15 0x1FF82630u
+
+//! Register Reset Value
+#define TDM4_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM4_PM_WRITE_PERMISSION_15 Register TDM4_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM4_PM_WRITE_PERMISSION_15 0x82638
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TDM4_PM_WRITE_PERMISSION_15 0x1FF82638u
+
+//! Register Reset Value
+#define TDM4_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM4_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_ERROR_LOG Register TLN01_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ERROR_LOG 0x82820
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ERROR_LOG 0x1FF82820u
+
+//! Register Reset Value
+#define TLN01_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TLN01_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TLN01_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TLN01_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TLN01_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TLN01_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TLN01_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TLN01_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TLN01_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TLN01_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TLN01_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TLN01_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TLN01_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TLN01_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TLN01_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TLN01_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TLN01_PM_CONTROL Register TLN01_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_CONTROL 0x82828
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_CONTROL 0x1FF82828u
+
+//! Register Reset Value
+#define TLN01_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TLN01_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TLN01_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TLN01_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TLN01_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TLN01_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TLN01_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TLN01_PM_ERROR_CLEAR_SINGLE Register TLN01_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ERROR_CLEAR_SINGLE 0x82830
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ERROR_CLEAR_SINGLE 0x1FF82830u
+
+//! Register Reset Value
+#define TLN01_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TLN01_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TLN01_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN01_PM_ERROR_CLEAR_MULTI Register TLN01_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ERROR_CLEAR_MULTI 0x82838
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ERROR_CLEAR_MULTI 0x1FF82838u
+
+//! Register Reset Value
+#define TLN01_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TLN01_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TLN01_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN01_PM_REQ_INFO_PERMISSION_0 Register TLN01_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_REQ_INFO_PERMISSION_0 0x82848
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_REQ_INFO_PERMISSION_0 0x1FF82848u
+
+//! Register Reset Value
+#define TLN01_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_READ_PERMISSION_0 Register TLN01_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_READ_PERMISSION_0 0x82850
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_READ_PERMISSION_0 0x1FF82850u
+
+//! Register Reset Value
+#define TLN01_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TLN01_PM_WRITE_PERMISSION_0 Register TLN01_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_WRITE_PERMISSION_0 0x82858
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_WRITE_PERMISSION_0 0x1FF82858u
+
+//! Register Reset Value
+#define TLN01_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TLN01_PM_ADDR_MATCH_1 Register TLN01_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ADDR_MATCH_1 0x82860
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ADDR_MATCH_1 0x1FF82860u
+
+//! Register Reset Value
+#define TLN01_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN01_PM_REQ_INFO_PERMISSION_1 Register TLN01_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_REQ_INFO_PERMISSION_1 0x82868
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_REQ_INFO_PERMISSION_1 0x1FF82868u
+
+//! Register Reset Value
+#define TLN01_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_READ_PERMISSION_1 Register TLN01_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_READ_PERMISSION_1 0x82870
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_READ_PERMISSION_1 0x1FF82870u
+
+//! Register Reset Value
+#define TLN01_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_WRITE_PERMISSION_1 Register TLN01_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_WRITE_PERMISSION_1 0x82878
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_WRITE_PERMISSION_1 0x1FF82878u
+
+//! Register Reset Value
+#define TLN01_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_ADDR_MATCH_2 Register TLN01_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ADDR_MATCH_2 0x82880
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ADDR_MATCH_2 0x1FF82880u
+
+//! Register Reset Value
+#define TLN01_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN01_PM_REQ_INFO_PERMISSION_2 Register TLN01_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_REQ_INFO_PERMISSION_2 0x82888
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_REQ_INFO_PERMISSION_2 0x1FF82888u
+
+//! Register Reset Value
+#define TLN01_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_READ_PERMISSION_2 Register TLN01_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_READ_PERMISSION_2 0x82890
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_READ_PERMISSION_2 0x1FF82890u
+
+//! Register Reset Value
+#define TLN01_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_WRITE_PERMISSION_2 Register TLN01_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_WRITE_PERMISSION_2 0x82898
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_WRITE_PERMISSION_2 0x1FF82898u
+
+//! Register Reset Value
+#define TLN01_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_ADDR_MATCH_3 Register TLN01_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ADDR_MATCH_3 0x828A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ADDR_MATCH_3 0x1FF828A0u
+
+//! Register Reset Value
+#define TLN01_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN01_PM_REQ_INFO_PERMISSION_3 Register TLN01_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_REQ_INFO_PERMISSION_3 0x828A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_REQ_INFO_PERMISSION_3 0x1FF828A8u
+
+//! Register Reset Value
+#define TLN01_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_READ_PERMISSION_3 Register TLN01_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_READ_PERMISSION_3 0x828B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_READ_PERMISSION_3 0x1FF828B0u
+
+//! Register Reset Value
+#define TLN01_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_WRITE_PERMISSION_3 Register TLN01_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_WRITE_PERMISSION_3 0x828B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_WRITE_PERMISSION_3 0x1FF828B8u
+
+//! Register Reset Value
+#define TLN01_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_ADDR_MATCH_4 Register TLN01_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ADDR_MATCH_4 0x828C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ADDR_MATCH_4 0x1FF828C0u
+
+//! Register Reset Value
+#define TLN01_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN01_PM_REQ_INFO_PERMISSION_4 Register TLN01_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_REQ_INFO_PERMISSION_4 0x828C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_REQ_INFO_PERMISSION_4 0x1FF828C8u
+
+//! Register Reset Value
+#define TLN01_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_READ_PERMISSION_4 Register TLN01_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_READ_PERMISSION_4 0x828D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_READ_PERMISSION_4 0x1FF828D0u
+
+//! Register Reset Value
+#define TLN01_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_WRITE_PERMISSION_4 Register TLN01_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_WRITE_PERMISSION_4 0x828D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_WRITE_PERMISSION_4 0x1FF828D8u
+
+//! Register Reset Value
+#define TLN01_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_ADDR_MATCH_5 Register TLN01_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ADDR_MATCH_5 0x828E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ADDR_MATCH_5 0x1FF828E0u
+
+//! Register Reset Value
+#define TLN01_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN01_PM_REQ_INFO_PERMISSION_5 Register TLN01_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_REQ_INFO_PERMISSION_5 0x828E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_REQ_INFO_PERMISSION_5 0x1FF828E8u
+
+//! Register Reset Value
+#define TLN01_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_READ_PERMISSION_5 Register TLN01_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_READ_PERMISSION_5 0x828F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_READ_PERMISSION_5 0x1FF828F0u
+
+//! Register Reset Value
+#define TLN01_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_WRITE_PERMISSION_5 Register TLN01_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_WRITE_PERMISSION_5 0x828F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_WRITE_PERMISSION_5 0x1FF828F8u
+
+//! Register Reset Value
+#define TLN01_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_ADDR_MATCH_6 Register TLN01_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ADDR_MATCH_6 0x82900
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ADDR_MATCH_6 0x1FF82900u
+
+//! Register Reset Value
+#define TLN01_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN01_PM_REQ_INFO_PERMISSION_6 Register TLN01_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_REQ_INFO_PERMISSION_6 0x82908
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_REQ_INFO_PERMISSION_6 0x1FF82908u
+
+//! Register Reset Value
+#define TLN01_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_READ_PERMISSION_6 Register TLN01_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_READ_PERMISSION_6 0x82910
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_READ_PERMISSION_6 0x1FF82910u
+
+//! Register Reset Value
+#define TLN01_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_WRITE_PERMISSION_6 Register TLN01_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_WRITE_PERMISSION_6 0x82918
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_WRITE_PERMISSION_6 0x1FF82918u
+
+//! Register Reset Value
+#define TLN01_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_ADDR_MATCH_7 Register TLN01_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ADDR_MATCH_7 0x82920
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ADDR_MATCH_7 0x1FF82920u
+
+//! Register Reset Value
+#define TLN01_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN01_PM_REQ_INFO_PERMISSION_7 Register TLN01_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_REQ_INFO_PERMISSION_7 0x82928
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_REQ_INFO_PERMISSION_7 0x1FF82928u
+
+//! Register Reset Value
+#define TLN01_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_READ_PERMISSION_7 Register TLN01_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_READ_PERMISSION_7 0x82930
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_READ_PERMISSION_7 0x1FF82930u
+
+//! Register Reset Value
+#define TLN01_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_WRITE_PERMISSION_7 Register TLN01_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_WRITE_PERMISSION_7 0x82938
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_WRITE_PERMISSION_7 0x1FF82938u
+
+//! Register Reset Value
+#define TLN01_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_ADDR_MATCH_8 Register TLN01_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ADDR_MATCH_8 0x82940
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ADDR_MATCH_8 0x1FF82940u
+
+//! Register Reset Value
+#define TLN01_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN01_PM_REQ_INFO_PERMISSION_8 Register TLN01_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_REQ_INFO_PERMISSION_8 0x82948
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_REQ_INFO_PERMISSION_8 0x1FF82948u
+
+//! Register Reset Value
+#define TLN01_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_READ_PERMISSION_8 Register TLN01_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_READ_PERMISSION_8 0x82950
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_READ_PERMISSION_8 0x1FF82950u
+
+//! Register Reset Value
+#define TLN01_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_WRITE_PERMISSION_8 Register TLN01_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_WRITE_PERMISSION_8 0x82958
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_WRITE_PERMISSION_8 0x1FF82958u
+
+//! Register Reset Value
+#define TLN01_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_ADDR_MATCH_9 Register TLN01_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ADDR_MATCH_9 0x82960
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ADDR_MATCH_9 0x1FF82960u
+
+//! Register Reset Value
+#define TLN01_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN01_PM_REQ_INFO_PERMISSION_9 Register TLN01_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_REQ_INFO_PERMISSION_9 0x82968
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_REQ_INFO_PERMISSION_9 0x1FF82968u
+
+//! Register Reset Value
+#define TLN01_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_READ_PERMISSION_9 Register TLN01_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_READ_PERMISSION_9 0x82970
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_READ_PERMISSION_9 0x1FF82970u
+
+//! Register Reset Value
+#define TLN01_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_WRITE_PERMISSION_9 Register TLN01_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_WRITE_PERMISSION_9 0x82978
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_WRITE_PERMISSION_9 0x1FF82978u
+
+//! Register Reset Value
+#define TLN01_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_ADDR_MATCH_10 Register TLN01_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ADDR_MATCH_10 0x82980
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ADDR_MATCH_10 0x1FF82980u
+
+//! Register Reset Value
+#define TLN01_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN01_PM_REQ_INFO_PERMISSION_10 Register TLN01_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_REQ_INFO_PERMISSION_10 0x82988
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_REQ_INFO_PERMISSION_10 0x1FF82988u
+
+//! Register Reset Value
+#define TLN01_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_READ_PERMISSION_10 Register TLN01_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_READ_PERMISSION_10 0x82990
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_READ_PERMISSION_10 0x1FF82990u
+
+//! Register Reset Value
+#define TLN01_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_WRITE_PERMISSION_10 Register TLN01_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_WRITE_PERMISSION_10 0x82998
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_WRITE_PERMISSION_10 0x1FF82998u
+
+//! Register Reset Value
+#define TLN01_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_ADDR_MATCH_11 Register TLN01_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ADDR_MATCH_11 0x829A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ADDR_MATCH_11 0x1FF829A0u
+
+//! Register Reset Value
+#define TLN01_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN01_PM_REQ_INFO_PERMISSION_11 Register TLN01_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_REQ_INFO_PERMISSION_11 0x829A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_REQ_INFO_PERMISSION_11 0x1FF829A8u
+
+//! Register Reset Value
+#define TLN01_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_READ_PERMISSION_11 Register TLN01_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_READ_PERMISSION_11 0x829B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_READ_PERMISSION_11 0x1FF829B0u
+
+//! Register Reset Value
+#define TLN01_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_WRITE_PERMISSION_11 Register TLN01_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_WRITE_PERMISSION_11 0x829B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_WRITE_PERMISSION_11 0x1FF829B8u
+
+//! Register Reset Value
+#define TLN01_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_ADDR_MATCH_12 Register TLN01_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ADDR_MATCH_12 0x829C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ADDR_MATCH_12 0x1FF829C0u
+
+//! Register Reset Value
+#define TLN01_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN01_PM_REQ_INFO_PERMISSION_12 Register TLN01_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_REQ_INFO_PERMISSION_12 0x829C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_REQ_INFO_PERMISSION_12 0x1FF829C8u
+
+//! Register Reset Value
+#define TLN01_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_READ_PERMISSION_12 Register TLN01_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_READ_PERMISSION_12 0x829D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_READ_PERMISSION_12 0x1FF829D0u
+
+//! Register Reset Value
+#define TLN01_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_WRITE_PERMISSION_12 Register TLN01_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_WRITE_PERMISSION_12 0x829D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_WRITE_PERMISSION_12 0x1FF829D8u
+
+//! Register Reset Value
+#define TLN01_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_ADDR_MATCH_13 Register TLN01_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ADDR_MATCH_13 0x829E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ADDR_MATCH_13 0x1FF829E0u
+
+//! Register Reset Value
+#define TLN01_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN01_PM_REQ_INFO_PERMISSION_13 Register TLN01_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_REQ_INFO_PERMISSION_13 0x829E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_REQ_INFO_PERMISSION_13 0x1FF829E8u
+
+//! Register Reset Value
+#define TLN01_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_READ_PERMISSION_13 Register TLN01_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_READ_PERMISSION_13 0x829F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_READ_PERMISSION_13 0x1FF829F0u
+
+//! Register Reset Value
+#define TLN01_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_WRITE_PERMISSION_13 Register TLN01_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_WRITE_PERMISSION_13 0x829F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_WRITE_PERMISSION_13 0x1FF829F8u
+
+//! Register Reset Value
+#define TLN01_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_ADDR_MATCH_14 Register TLN01_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ADDR_MATCH_14 0x82A00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ADDR_MATCH_14 0x1FF82A00u
+
+//! Register Reset Value
+#define TLN01_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN01_PM_REQ_INFO_PERMISSION_14 Register TLN01_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_REQ_INFO_PERMISSION_14 0x82A08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_REQ_INFO_PERMISSION_14 0x1FF82A08u
+
+//! Register Reset Value
+#define TLN01_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_READ_PERMISSION_14 Register TLN01_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_READ_PERMISSION_14 0x82A10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_READ_PERMISSION_14 0x1FF82A10u
+
+//! Register Reset Value
+#define TLN01_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_WRITE_PERMISSION_14 Register TLN01_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_WRITE_PERMISSION_14 0x82A18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_WRITE_PERMISSION_14 0x1FF82A18u
+
+//! Register Reset Value
+#define TLN01_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_ADDR_MATCH_15 Register TLN01_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_ADDR_MATCH_15 0x82A20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_ADDR_MATCH_15 0x1FF82A20u
+
+//! Register Reset Value
+#define TLN01_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN01_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TLN01_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN01_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN01_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN01_PM_REQ_INFO_PERMISSION_15 Register TLN01_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_REQ_INFO_PERMISSION_15 0x82A28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_REQ_INFO_PERMISSION_15 0x1FF82A28u
+
+//! Register Reset Value
+#define TLN01_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN01_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_READ_PERMISSION_15 Register TLN01_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_READ_PERMISSION_15 0x82A30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_READ_PERMISSION_15 0x1FF82A30u
+
+//! Register Reset Value
+#define TLN01_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN01_PM_WRITE_PERMISSION_15 Register TLN01_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN01_PM_WRITE_PERMISSION_15 0x82A38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN01_PM_WRITE_PERMISSION_15 0x1FF82A38u
+
+//! Register Reset Value
+#define TLN01_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN01_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_ERROR_LOG Register TLN02_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ERROR_LOG 0x82C20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ERROR_LOG 0x1FF82C20u
+
+//! Register Reset Value
+#define TLN02_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TLN02_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TLN02_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TLN02_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TLN02_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TLN02_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TLN02_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TLN02_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TLN02_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TLN02_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TLN02_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TLN02_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TLN02_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TLN02_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TLN02_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TLN02_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TLN02_PM_CONTROL Register TLN02_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_CONTROL 0x82C28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_CONTROL 0x1FF82C28u
+
+//! Register Reset Value
+#define TLN02_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TLN02_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TLN02_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TLN02_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TLN02_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TLN02_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TLN02_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TLN02_PM_ERROR_CLEAR_SINGLE Register TLN02_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ERROR_CLEAR_SINGLE 0x82C30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ERROR_CLEAR_SINGLE 0x1FF82C30u
+
+//! Register Reset Value
+#define TLN02_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TLN02_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TLN02_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN02_PM_ERROR_CLEAR_MULTI Register TLN02_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ERROR_CLEAR_MULTI 0x82C38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ERROR_CLEAR_MULTI 0x1FF82C38u
+
+//! Register Reset Value
+#define TLN02_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TLN02_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TLN02_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN02_PM_REQ_INFO_PERMISSION_0 Register TLN02_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_REQ_INFO_PERMISSION_0 0x82C48
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_REQ_INFO_PERMISSION_0 0x1FF82C48u
+
+//! Register Reset Value
+#define TLN02_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_READ_PERMISSION_0 Register TLN02_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_READ_PERMISSION_0 0x82C50
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_READ_PERMISSION_0 0x1FF82C50u
+
+//! Register Reset Value
+#define TLN02_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TLN02_PM_WRITE_PERMISSION_0 Register TLN02_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_WRITE_PERMISSION_0 0x82C58
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_WRITE_PERMISSION_0 0x1FF82C58u
+
+//! Register Reset Value
+#define TLN02_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TLN02_PM_ADDR_MATCH_1 Register TLN02_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ADDR_MATCH_1 0x82C60
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ADDR_MATCH_1 0x1FF82C60u
+
+//! Register Reset Value
+#define TLN02_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN02_PM_REQ_INFO_PERMISSION_1 Register TLN02_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_REQ_INFO_PERMISSION_1 0x82C68
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_REQ_INFO_PERMISSION_1 0x1FF82C68u
+
+//! Register Reset Value
+#define TLN02_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_READ_PERMISSION_1 Register TLN02_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_READ_PERMISSION_1 0x82C70
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_READ_PERMISSION_1 0x1FF82C70u
+
+//! Register Reset Value
+#define TLN02_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_WRITE_PERMISSION_1 Register TLN02_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_WRITE_PERMISSION_1 0x82C78
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_WRITE_PERMISSION_1 0x1FF82C78u
+
+//! Register Reset Value
+#define TLN02_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_ADDR_MATCH_2 Register TLN02_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ADDR_MATCH_2 0x82C80
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ADDR_MATCH_2 0x1FF82C80u
+
+//! Register Reset Value
+#define TLN02_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN02_PM_REQ_INFO_PERMISSION_2 Register TLN02_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_REQ_INFO_PERMISSION_2 0x82C88
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_REQ_INFO_PERMISSION_2 0x1FF82C88u
+
+//! Register Reset Value
+#define TLN02_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_READ_PERMISSION_2 Register TLN02_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_READ_PERMISSION_2 0x82C90
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_READ_PERMISSION_2 0x1FF82C90u
+
+//! Register Reset Value
+#define TLN02_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_WRITE_PERMISSION_2 Register TLN02_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_WRITE_PERMISSION_2 0x82C98
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_WRITE_PERMISSION_2 0x1FF82C98u
+
+//! Register Reset Value
+#define TLN02_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_ADDR_MATCH_3 Register TLN02_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ADDR_MATCH_3 0x82CA0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ADDR_MATCH_3 0x1FF82CA0u
+
+//! Register Reset Value
+#define TLN02_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN02_PM_REQ_INFO_PERMISSION_3 Register TLN02_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_REQ_INFO_PERMISSION_3 0x82CA8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_REQ_INFO_PERMISSION_3 0x1FF82CA8u
+
+//! Register Reset Value
+#define TLN02_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_READ_PERMISSION_3 Register TLN02_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_READ_PERMISSION_3 0x82CB0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_READ_PERMISSION_3 0x1FF82CB0u
+
+//! Register Reset Value
+#define TLN02_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_WRITE_PERMISSION_3 Register TLN02_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_WRITE_PERMISSION_3 0x82CB8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_WRITE_PERMISSION_3 0x1FF82CB8u
+
+//! Register Reset Value
+#define TLN02_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_ADDR_MATCH_4 Register TLN02_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ADDR_MATCH_4 0x82CC0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ADDR_MATCH_4 0x1FF82CC0u
+
+//! Register Reset Value
+#define TLN02_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN02_PM_REQ_INFO_PERMISSION_4 Register TLN02_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_REQ_INFO_PERMISSION_4 0x82CC8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_REQ_INFO_PERMISSION_4 0x1FF82CC8u
+
+//! Register Reset Value
+#define TLN02_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_READ_PERMISSION_4 Register TLN02_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_READ_PERMISSION_4 0x82CD0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_READ_PERMISSION_4 0x1FF82CD0u
+
+//! Register Reset Value
+#define TLN02_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_WRITE_PERMISSION_4 Register TLN02_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_WRITE_PERMISSION_4 0x82CD8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_WRITE_PERMISSION_4 0x1FF82CD8u
+
+//! Register Reset Value
+#define TLN02_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_ADDR_MATCH_5 Register TLN02_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ADDR_MATCH_5 0x82CE0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ADDR_MATCH_5 0x1FF82CE0u
+
+//! Register Reset Value
+#define TLN02_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN02_PM_REQ_INFO_PERMISSION_5 Register TLN02_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_REQ_INFO_PERMISSION_5 0x82CE8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_REQ_INFO_PERMISSION_5 0x1FF82CE8u
+
+//! Register Reset Value
+#define TLN02_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_READ_PERMISSION_5 Register TLN02_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_READ_PERMISSION_5 0x82CF0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_READ_PERMISSION_5 0x1FF82CF0u
+
+//! Register Reset Value
+#define TLN02_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_WRITE_PERMISSION_5 Register TLN02_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_WRITE_PERMISSION_5 0x82CF8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_WRITE_PERMISSION_5 0x1FF82CF8u
+
+//! Register Reset Value
+#define TLN02_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_ADDR_MATCH_6 Register TLN02_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ADDR_MATCH_6 0x82D00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ADDR_MATCH_6 0x1FF82D00u
+
+//! Register Reset Value
+#define TLN02_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN02_PM_REQ_INFO_PERMISSION_6 Register TLN02_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_REQ_INFO_PERMISSION_6 0x82D08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_REQ_INFO_PERMISSION_6 0x1FF82D08u
+
+//! Register Reset Value
+#define TLN02_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_READ_PERMISSION_6 Register TLN02_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_READ_PERMISSION_6 0x82D10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_READ_PERMISSION_6 0x1FF82D10u
+
+//! Register Reset Value
+#define TLN02_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_WRITE_PERMISSION_6 Register TLN02_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_WRITE_PERMISSION_6 0x82D18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_WRITE_PERMISSION_6 0x1FF82D18u
+
+//! Register Reset Value
+#define TLN02_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_ADDR_MATCH_7 Register TLN02_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ADDR_MATCH_7 0x82D20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ADDR_MATCH_7 0x1FF82D20u
+
+//! Register Reset Value
+#define TLN02_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN02_PM_REQ_INFO_PERMISSION_7 Register TLN02_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_REQ_INFO_PERMISSION_7 0x82D28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_REQ_INFO_PERMISSION_7 0x1FF82D28u
+
+//! Register Reset Value
+#define TLN02_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_READ_PERMISSION_7 Register TLN02_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_READ_PERMISSION_7 0x82D30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_READ_PERMISSION_7 0x1FF82D30u
+
+//! Register Reset Value
+#define TLN02_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_WRITE_PERMISSION_7 Register TLN02_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_WRITE_PERMISSION_7 0x82D38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_WRITE_PERMISSION_7 0x1FF82D38u
+
+//! Register Reset Value
+#define TLN02_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_ADDR_MATCH_8 Register TLN02_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ADDR_MATCH_8 0x82D40
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ADDR_MATCH_8 0x1FF82D40u
+
+//! Register Reset Value
+#define TLN02_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN02_PM_REQ_INFO_PERMISSION_8 Register TLN02_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_REQ_INFO_PERMISSION_8 0x82D48
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_REQ_INFO_PERMISSION_8 0x1FF82D48u
+
+//! Register Reset Value
+#define TLN02_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_READ_PERMISSION_8 Register TLN02_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_READ_PERMISSION_8 0x82D50
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_READ_PERMISSION_8 0x1FF82D50u
+
+//! Register Reset Value
+#define TLN02_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_WRITE_PERMISSION_8 Register TLN02_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_WRITE_PERMISSION_8 0x82D58
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_WRITE_PERMISSION_8 0x1FF82D58u
+
+//! Register Reset Value
+#define TLN02_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_ADDR_MATCH_9 Register TLN02_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ADDR_MATCH_9 0x82D60
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ADDR_MATCH_9 0x1FF82D60u
+
+//! Register Reset Value
+#define TLN02_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN02_PM_REQ_INFO_PERMISSION_9 Register TLN02_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_REQ_INFO_PERMISSION_9 0x82D68
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_REQ_INFO_PERMISSION_9 0x1FF82D68u
+
+//! Register Reset Value
+#define TLN02_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_READ_PERMISSION_9 Register TLN02_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_READ_PERMISSION_9 0x82D70
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_READ_PERMISSION_9 0x1FF82D70u
+
+//! Register Reset Value
+#define TLN02_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_WRITE_PERMISSION_9 Register TLN02_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_WRITE_PERMISSION_9 0x82D78
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_WRITE_PERMISSION_9 0x1FF82D78u
+
+//! Register Reset Value
+#define TLN02_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_ADDR_MATCH_10 Register TLN02_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ADDR_MATCH_10 0x82D80
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ADDR_MATCH_10 0x1FF82D80u
+
+//! Register Reset Value
+#define TLN02_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN02_PM_REQ_INFO_PERMISSION_10 Register TLN02_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_REQ_INFO_PERMISSION_10 0x82D88
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_REQ_INFO_PERMISSION_10 0x1FF82D88u
+
+//! Register Reset Value
+#define TLN02_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_READ_PERMISSION_10 Register TLN02_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_READ_PERMISSION_10 0x82D90
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_READ_PERMISSION_10 0x1FF82D90u
+
+//! Register Reset Value
+#define TLN02_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_WRITE_PERMISSION_10 Register TLN02_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_WRITE_PERMISSION_10 0x82D98
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_WRITE_PERMISSION_10 0x1FF82D98u
+
+//! Register Reset Value
+#define TLN02_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_ADDR_MATCH_11 Register TLN02_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ADDR_MATCH_11 0x82DA0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ADDR_MATCH_11 0x1FF82DA0u
+
+//! Register Reset Value
+#define TLN02_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN02_PM_REQ_INFO_PERMISSION_11 Register TLN02_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_REQ_INFO_PERMISSION_11 0x82DA8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_REQ_INFO_PERMISSION_11 0x1FF82DA8u
+
+//! Register Reset Value
+#define TLN02_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_READ_PERMISSION_11 Register TLN02_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_READ_PERMISSION_11 0x82DB0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_READ_PERMISSION_11 0x1FF82DB0u
+
+//! Register Reset Value
+#define TLN02_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_WRITE_PERMISSION_11 Register TLN02_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_WRITE_PERMISSION_11 0x82DB8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_WRITE_PERMISSION_11 0x1FF82DB8u
+
+//! Register Reset Value
+#define TLN02_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_ADDR_MATCH_12 Register TLN02_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ADDR_MATCH_12 0x82DC0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ADDR_MATCH_12 0x1FF82DC0u
+
+//! Register Reset Value
+#define TLN02_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN02_PM_REQ_INFO_PERMISSION_12 Register TLN02_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_REQ_INFO_PERMISSION_12 0x82DC8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_REQ_INFO_PERMISSION_12 0x1FF82DC8u
+
+//! Register Reset Value
+#define TLN02_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_READ_PERMISSION_12 Register TLN02_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_READ_PERMISSION_12 0x82DD0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_READ_PERMISSION_12 0x1FF82DD0u
+
+//! Register Reset Value
+#define TLN02_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_WRITE_PERMISSION_12 Register TLN02_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_WRITE_PERMISSION_12 0x82DD8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_WRITE_PERMISSION_12 0x1FF82DD8u
+
+//! Register Reset Value
+#define TLN02_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_ADDR_MATCH_13 Register TLN02_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ADDR_MATCH_13 0x82DE0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ADDR_MATCH_13 0x1FF82DE0u
+
+//! Register Reset Value
+#define TLN02_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN02_PM_REQ_INFO_PERMISSION_13 Register TLN02_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_REQ_INFO_PERMISSION_13 0x82DE8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_REQ_INFO_PERMISSION_13 0x1FF82DE8u
+
+//! Register Reset Value
+#define TLN02_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_READ_PERMISSION_13 Register TLN02_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_READ_PERMISSION_13 0x82DF0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_READ_PERMISSION_13 0x1FF82DF0u
+
+//! Register Reset Value
+#define TLN02_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_WRITE_PERMISSION_13 Register TLN02_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_WRITE_PERMISSION_13 0x82DF8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_WRITE_PERMISSION_13 0x1FF82DF8u
+
+//! Register Reset Value
+#define TLN02_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_ADDR_MATCH_14 Register TLN02_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ADDR_MATCH_14 0x82E00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ADDR_MATCH_14 0x1FF82E00u
+
+//! Register Reset Value
+#define TLN02_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN02_PM_REQ_INFO_PERMISSION_14 Register TLN02_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_REQ_INFO_PERMISSION_14 0x82E08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_REQ_INFO_PERMISSION_14 0x1FF82E08u
+
+//! Register Reset Value
+#define TLN02_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_READ_PERMISSION_14 Register TLN02_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_READ_PERMISSION_14 0x82E10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_READ_PERMISSION_14 0x1FF82E10u
+
+//! Register Reset Value
+#define TLN02_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_WRITE_PERMISSION_14 Register TLN02_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_WRITE_PERMISSION_14 0x82E18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_WRITE_PERMISSION_14 0x1FF82E18u
+
+//! Register Reset Value
+#define TLN02_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_ADDR_MATCH_15 Register TLN02_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_ADDR_MATCH_15 0x82E20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_ADDR_MATCH_15 0x1FF82E20u
+
+//! Register Reset Value
+#define TLN02_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN02_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TLN02_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN02_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN02_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN02_PM_REQ_INFO_PERMISSION_15 Register TLN02_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_REQ_INFO_PERMISSION_15 0x82E28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_REQ_INFO_PERMISSION_15 0x1FF82E28u
+
+//! Register Reset Value
+#define TLN02_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN02_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_READ_PERMISSION_15 Register TLN02_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_READ_PERMISSION_15 0x82E30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_READ_PERMISSION_15 0x1FF82E30u
+
+//! Register Reset Value
+#define TLN02_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN02_PM_WRITE_PERMISSION_15 Register TLN02_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN02_PM_WRITE_PERMISSION_15 0x82E38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN02_PM_WRITE_PERMISSION_15 0x1FF82E38u
+
+//! Register Reset Value
+#define TLN02_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN02_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_ERROR_LOG Register TLN03_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ERROR_LOG 0x83020
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ERROR_LOG 0x1FF83020u
+
+//! Register Reset Value
+#define TLN03_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TLN03_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TLN03_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TLN03_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TLN03_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TLN03_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TLN03_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TLN03_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TLN03_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TLN03_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TLN03_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TLN03_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TLN03_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TLN03_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TLN03_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TLN03_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TLN03_PM_CONTROL Register TLN03_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_CONTROL 0x83028
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_CONTROL 0x1FF83028u
+
+//! Register Reset Value
+#define TLN03_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TLN03_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TLN03_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TLN03_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TLN03_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TLN03_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TLN03_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TLN03_PM_ERROR_CLEAR_SINGLE Register TLN03_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ERROR_CLEAR_SINGLE 0x83030
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ERROR_CLEAR_SINGLE 0x1FF83030u
+
+//! Register Reset Value
+#define TLN03_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TLN03_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TLN03_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN03_PM_ERROR_CLEAR_MULTI Register TLN03_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ERROR_CLEAR_MULTI 0x83038
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ERROR_CLEAR_MULTI 0x1FF83038u
+
+//! Register Reset Value
+#define TLN03_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TLN03_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TLN03_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN03_PM_REQ_INFO_PERMISSION_0 Register TLN03_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_REQ_INFO_PERMISSION_0 0x83048
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_REQ_INFO_PERMISSION_0 0x1FF83048u
+
+//! Register Reset Value
+#define TLN03_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_READ_PERMISSION_0 Register TLN03_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_READ_PERMISSION_0 0x83050
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_READ_PERMISSION_0 0x1FF83050u
+
+//! Register Reset Value
+#define TLN03_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TLN03_PM_WRITE_PERMISSION_0 Register TLN03_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_WRITE_PERMISSION_0 0x83058
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_WRITE_PERMISSION_0 0x1FF83058u
+
+//! Register Reset Value
+#define TLN03_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TLN03_PM_ADDR_MATCH_1 Register TLN03_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ADDR_MATCH_1 0x83060
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ADDR_MATCH_1 0x1FF83060u
+
+//! Register Reset Value
+#define TLN03_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN03_PM_REQ_INFO_PERMISSION_1 Register TLN03_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_REQ_INFO_PERMISSION_1 0x83068
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_REQ_INFO_PERMISSION_1 0x1FF83068u
+
+//! Register Reset Value
+#define TLN03_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_READ_PERMISSION_1 Register TLN03_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_READ_PERMISSION_1 0x83070
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_READ_PERMISSION_1 0x1FF83070u
+
+//! Register Reset Value
+#define TLN03_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_WRITE_PERMISSION_1 Register TLN03_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_WRITE_PERMISSION_1 0x83078
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_WRITE_PERMISSION_1 0x1FF83078u
+
+//! Register Reset Value
+#define TLN03_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_ADDR_MATCH_2 Register TLN03_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ADDR_MATCH_2 0x83080
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ADDR_MATCH_2 0x1FF83080u
+
+//! Register Reset Value
+#define TLN03_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN03_PM_REQ_INFO_PERMISSION_2 Register TLN03_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_REQ_INFO_PERMISSION_2 0x83088
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_REQ_INFO_PERMISSION_2 0x1FF83088u
+
+//! Register Reset Value
+#define TLN03_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_READ_PERMISSION_2 Register TLN03_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_READ_PERMISSION_2 0x83090
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_READ_PERMISSION_2 0x1FF83090u
+
+//! Register Reset Value
+#define TLN03_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_WRITE_PERMISSION_2 Register TLN03_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_WRITE_PERMISSION_2 0x83098
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_WRITE_PERMISSION_2 0x1FF83098u
+
+//! Register Reset Value
+#define TLN03_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_ADDR_MATCH_3 Register TLN03_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ADDR_MATCH_3 0x830A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ADDR_MATCH_3 0x1FF830A0u
+
+//! Register Reset Value
+#define TLN03_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN03_PM_REQ_INFO_PERMISSION_3 Register TLN03_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_REQ_INFO_PERMISSION_3 0x830A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_REQ_INFO_PERMISSION_3 0x1FF830A8u
+
+//! Register Reset Value
+#define TLN03_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_READ_PERMISSION_3 Register TLN03_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_READ_PERMISSION_3 0x830B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_READ_PERMISSION_3 0x1FF830B0u
+
+//! Register Reset Value
+#define TLN03_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_WRITE_PERMISSION_3 Register TLN03_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_WRITE_PERMISSION_3 0x830B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_WRITE_PERMISSION_3 0x1FF830B8u
+
+//! Register Reset Value
+#define TLN03_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_ADDR_MATCH_4 Register TLN03_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ADDR_MATCH_4 0x830C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ADDR_MATCH_4 0x1FF830C0u
+
+//! Register Reset Value
+#define TLN03_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN03_PM_REQ_INFO_PERMISSION_4 Register TLN03_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_REQ_INFO_PERMISSION_4 0x830C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_REQ_INFO_PERMISSION_4 0x1FF830C8u
+
+//! Register Reset Value
+#define TLN03_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_READ_PERMISSION_4 Register TLN03_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_READ_PERMISSION_4 0x830D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_READ_PERMISSION_4 0x1FF830D0u
+
+//! Register Reset Value
+#define TLN03_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_WRITE_PERMISSION_4 Register TLN03_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_WRITE_PERMISSION_4 0x830D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_WRITE_PERMISSION_4 0x1FF830D8u
+
+//! Register Reset Value
+#define TLN03_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_ADDR_MATCH_5 Register TLN03_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ADDR_MATCH_5 0x830E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ADDR_MATCH_5 0x1FF830E0u
+
+//! Register Reset Value
+#define TLN03_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN03_PM_REQ_INFO_PERMISSION_5 Register TLN03_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_REQ_INFO_PERMISSION_5 0x830E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_REQ_INFO_PERMISSION_5 0x1FF830E8u
+
+//! Register Reset Value
+#define TLN03_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_READ_PERMISSION_5 Register TLN03_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_READ_PERMISSION_5 0x830F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_READ_PERMISSION_5 0x1FF830F0u
+
+//! Register Reset Value
+#define TLN03_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_WRITE_PERMISSION_5 Register TLN03_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_WRITE_PERMISSION_5 0x830F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_WRITE_PERMISSION_5 0x1FF830F8u
+
+//! Register Reset Value
+#define TLN03_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_ADDR_MATCH_6 Register TLN03_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ADDR_MATCH_6 0x83100
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ADDR_MATCH_6 0x1FF83100u
+
+//! Register Reset Value
+#define TLN03_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN03_PM_REQ_INFO_PERMISSION_6 Register TLN03_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_REQ_INFO_PERMISSION_6 0x83108
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_REQ_INFO_PERMISSION_6 0x1FF83108u
+
+//! Register Reset Value
+#define TLN03_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_READ_PERMISSION_6 Register TLN03_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_READ_PERMISSION_6 0x83110
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_READ_PERMISSION_6 0x1FF83110u
+
+//! Register Reset Value
+#define TLN03_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_WRITE_PERMISSION_6 Register TLN03_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_WRITE_PERMISSION_6 0x83118
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_WRITE_PERMISSION_6 0x1FF83118u
+
+//! Register Reset Value
+#define TLN03_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_ADDR_MATCH_7 Register TLN03_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ADDR_MATCH_7 0x83120
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ADDR_MATCH_7 0x1FF83120u
+
+//! Register Reset Value
+#define TLN03_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN03_PM_REQ_INFO_PERMISSION_7 Register TLN03_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_REQ_INFO_PERMISSION_7 0x83128
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_REQ_INFO_PERMISSION_7 0x1FF83128u
+
+//! Register Reset Value
+#define TLN03_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_READ_PERMISSION_7 Register TLN03_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_READ_PERMISSION_7 0x83130
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_READ_PERMISSION_7 0x1FF83130u
+
+//! Register Reset Value
+#define TLN03_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_WRITE_PERMISSION_7 Register TLN03_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_WRITE_PERMISSION_7 0x83138
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_WRITE_PERMISSION_7 0x1FF83138u
+
+//! Register Reset Value
+#define TLN03_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_ADDR_MATCH_8 Register TLN03_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ADDR_MATCH_8 0x83140
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ADDR_MATCH_8 0x1FF83140u
+
+//! Register Reset Value
+#define TLN03_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN03_PM_REQ_INFO_PERMISSION_8 Register TLN03_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_REQ_INFO_PERMISSION_8 0x83148
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_REQ_INFO_PERMISSION_8 0x1FF83148u
+
+//! Register Reset Value
+#define TLN03_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_READ_PERMISSION_8 Register TLN03_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_READ_PERMISSION_8 0x83150
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_READ_PERMISSION_8 0x1FF83150u
+
+//! Register Reset Value
+#define TLN03_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_WRITE_PERMISSION_8 Register TLN03_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_WRITE_PERMISSION_8 0x83158
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_WRITE_PERMISSION_8 0x1FF83158u
+
+//! Register Reset Value
+#define TLN03_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_ADDR_MATCH_9 Register TLN03_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ADDR_MATCH_9 0x83160
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ADDR_MATCH_9 0x1FF83160u
+
+//! Register Reset Value
+#define TLN03_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN03_PM_REQ_INFO_PERMISSION_9 Register TLN03_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_REQ_INFO_PERMISSION_9 0x83168
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_REQ_INFO_PERMISSION_9 0x1FF83168u
+
+//! Register Reset Value
+#define TLN03_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_READ_PERMISSION_9 Register TLN03_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_READ_PERMISSION_9 0x83170
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_READ_PERMISSION_9 0x1FF83170u
+
+//! Register Reset Value
+#define TLN03_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_WRITE_PERMISSION_9 Register TLN03_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_WRITE_PERMISSION_9 0x83178
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_WRITE_PERMISSION_9 0x1FF83178u
+
+//! Register Reset Value
+#define TLN03_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_ADDR_MATCH_10 Register TLN03_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ADDR_MATCH_10 0x83180
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ADDR_MATCH_10 0x1FF83180u
+
+//! Register Reset Value
+#define TLN03_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN03_PM_REQ_INFO_PERMISSION_10 Register TLN03_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_REQ_INFO_PERMISSION_10 0x83188
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_REQ_INFO_PERMISSION_10 0x1FF83188u
+
+//! Register Reset Value
+#define TLN03_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_READ_PERMISSION_10 Register TLN03_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_READ_PERMISSION_10 0x83190
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_READ_PERMISSION_10 0x1FF83190u
+
+//! Register Reset Value
+#define TLN03_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_WRITE_PERMISSION_10 Register TLN03_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_WRITE_PERMISSION_10 0x83198
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_WRITE_PERMISSION_10 0x1FF83198u
+
+//! Register Reset Value
+#define TLN03_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_ADDR_MATCH_11 Register TLN03_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ADDR_MATCH_11 0x831A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ADDR_MATCH_11 0x1FF831A0u
+
+//! Register Reset Value
+#define TLN03_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN03_PM_REQ_INFO_PERMISSION_11 Register TLN03_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_REQ_INFO_PERMISSION_11 0x831A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_REQ_INFO_PERMISSION_11 0x1FF831A8u
+
+//! Register Reset Value
+#define TLN03_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_READ_PERMISSION_11 Register TLN03_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_READ_PERMISSION_11 0x831B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_READ_PERMISSION_11 0x1FF831B0u
+
+//! Register Reset Value
+#define TLN03_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_WRITE_PERMISSION_11 Register TLN03_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_WRITE_PERMISSION_11 0x831B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_WRITE_PERMISSION_11 0x1FF831B8u
+
+//! Register Reset Value
+#define TLN03_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_ADDR_MATCH_12 Register TLN03_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ADDR_MATCH_12 0x831C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ADDR_MATCH_12 0x1FF831C0u
+
+//! Register Reset Value
+#define TLN03_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN03_PM_REQ_INFO_PERMISSION_12 Register TLN03_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_REQ_INFO_PERMISSION_12 0x831C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_REQ_INFO_PERMISSION_12 0x1FF831C8u
+
+//! Register Reset Value
+#define TLN03_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_READ_PERMISSION_12 Register TLN03_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_READ_PERMISSION_12 0x831D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_READ_PERMISSION_12 0x1FF831D0u
+
+//! Register Reset Value
+#define TLN03_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_WRITE_PERMISSION_12 Register TLN03_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_WRITE_PERMISSION_12 0x831D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_WRITE_PERMISSION_12 0x1FF831D8u
+
+//! Register Reset Value
+#define TLN03_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_ADDR_MATCH_13 Register TLN03_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ADDR_MATCH_13 0x831E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ADDR_MATCH_13 0x1FF831E0u
+
+//! Register Reset Value
+#define TLN03_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN03_PM_REQ_INFO_PERMISSION_13 Register TLN03_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_REQ_INFO_PERMISSION_13 0x831E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_REQ_INFO_PERMISSION_13 0x1FF831E8u
+
+//! Register Reset Value
+#define TLN03_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_READ_PERMISSION_13 Register TLN03_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_READ_PERMISSION_13 0x831F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_READ_PERMISSION_13 0x1FF831F0u
+
+//! Register Reset Value
+#define TLN03_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_WRITE_PERMISSION_13 Register TLN03_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_WRITE_PERMISSION_13 0x831F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_WRITE_PERMISSION_13 0x1FF831F8u
+
+//! Register Reset Value
+#define TLN03_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_ADDR_MATCH_14 Register TLN03_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ADDR_MATCH_14 0x83200
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ADDR_MATCH_14 0x1FF83200u
+
+//! Register Reset Value
+#define TLN03_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN03_PM_REQ_INFO_PERMISSION_14 Register TLN03_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_REQ_INFO_PERMISSION_14 0x83208
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_REQ_INFO_PERMISSION_14 0x1FF83208u
+
+//! Register Reset Value
+#define TLN03_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_READ_PERMISSION_14 Register TLN03_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_READ_PERMISSION_14 0x83210
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_READ_PERMISSION_14 0x1FF83210u
+
+//! Register Reset Value
+#define TLN03_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_WRITE_PERMISSION_14 Register TLN03_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_WRITE_PERMISSION_14 0x83218
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_WRITE_PERMISSION_14 0x1FF83218u
+
+//! Register Reset Value
+#define TLN03_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_ADDR_MATCH_15 Register TLN03_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_ADDR_MATCH_15 0x83220
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_ADDR_MATCH_15 0x1FF83220u
+
+//! Register Reset Value
+#define TLN03_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN03_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TLN03_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN03_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN03_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN03_PM_REQ_INFO_PERMISSION_15 Register TLN03_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_REQ_INFO_PERMISSION_15 0x83228
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_REQ_INFO_PERMISSION_15 0x1FF83228u
+
+//! Register Reset Value
+#define TLN03_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN03_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_READ_PERMISSION_15 Register TLN03_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_READ_PERMISSION_15 0x83230
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_READ_PERMISSION_15 0x1FF83230u
+
+//! Register Reset Value
+#define TLN03_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN03_PM_WRITE_PERMISSION_15 Register TLN03_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN03_PM_WRITE_PERMISSION_15 0x83238
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN03_PM_WRITE_PERMISSION_15 0x1FF83238u
+
+//! Register Reset Value
+#define TLN03_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN03_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_ERROR_LOG Register TEX04_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ERROR_LOG 0x83420
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ERROR_LOG 0x1FF83420u
+
+//! Register Reset Value
+#define TEX04_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TEX04_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TEX04_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TEX04_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TEX04_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TEX04_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TEX04_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TEX04_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TEX04_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TEX04_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TEX04_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TEX04_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TEX04_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TEX04_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TEX04_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TEX04_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TEX04_PM_CONTROL Register TEX04_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_CONTROL 0x83428
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_CONTROL 0x1FF83428u
+
+//! Register Reset Value
+#define TEX04_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TEX04_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TEX04_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TEX04_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TEX04_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TEX04_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TEX04_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TEX04_PM_ERROR_CLEAR_SINGLE Register TEX04_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ERROR_CLEAR_SINGLE 0x83430
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ERROR_CLEAR_SINGLE 0x1FF83430u
+
+//! Register Reset Value
+#define TEX04_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TEX04_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TEX04_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TEX04_PM_ERROR_CLEAR_MULTI Register TEX04_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ERROR_CLEAR_MULTI 0x83438
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ERROR_CLEAR_MULTI 0x1FF83438u
+
+//! Register Reset Value
+#define TEX04_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TEX04_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TEX04_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TEX04_PM_REQ_INFO_PERMISSION_0 Register TEX04_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_REQ_INFO_PERMISSION_0 0x83448
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_REQ_INFO_PERMISSION_0 0x1FF83448u
+
+//! Register Reset Value
+#define TEX04_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_READ_PERMISSION_0 Register TEX04_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_READ_PERMISSION_0 0x83450
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_READ_PERMISSION_0 0x1FF83450u
+
+//! Register Reset Value
+#define TEX04_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TEX04_PM_WRITE_PERMISSION_0 Register TEX04_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_WRITE_PERMISSION_0 0x83458
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_WRITE_PERMISSION_0 0x1FF83458u
+
+//! Register Reset Value
+#define TEX04_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TEX04_PM_ADDR_MATCH_1 Register TEX04_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ADDR_MATCH_1 0x83460
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ADDR_MATCH_1 0x1FF83460u
+
+//! Register Reset Value
+#define TEX04_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX04_PM_REQ_INFO_PERMISSION_1 Register TEX04_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_REQ_INFO_PERMISSION_1 0x83468
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_REQ_INFO_PERMISSION_1 0x1FF83468u
+
+//! Register Reset Value
+#define TEX04_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_READ_PERMISSION_1 Register TEX04_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_READ_PERMISSION_1 0x83470
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_READ_PERMISSION_1 0x1FF83470u
+
+//! Register Reset Value
+#define TEX04_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_WRITE_PERMISSION_1 Register TEX04_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_WRITE_PERMISSION_1 0x83478
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_WRITE_PERMISSION_1 0x1FF83478u
+
+//! Register Reset Value
+#define TEX04_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_ADDR_MATCH_2 Register TEX04_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ADDR_MATCH_2 0x83480
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ADDR_MATCH_2 0x1FF83480u
+
+//! Register Reset Value
+#define TEX04_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX04_PM_REQ_INFO_PERMISSION_2 Register TEX04_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_REQ_INFO_PERMISSION_2 0x83488
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_REQ_INFO_PERMISSION_2 0x1FF83488u
+
+//! Register Reset Value
+#define TEX04_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_READ_PERMISSION_2 Register TEX04_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_READ_PERMISSION_2 0x83490
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_READ_PERMISSION_2 0x1FF83490u
+
+//! Register Reset Value
+#define TEX04_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_WRITE_PERMISSION_2 Register TEX04_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_WRITE_PERMISSION_2 0x83498
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_WRITE_PERMISSION_2 0x1FF83498u
+
+//! Register Reset Value
+#define TEX04_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_ADDR_MATCH_3 Register TEX04_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ADDR_MATCH_3 0x834A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ADDR_MATCH_3 0x1FF834A0u
+
+//! Register Reset Value
+#define TEX04_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX04_PM_REQ_INFO_PERMISSION_3 Register TEX04_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_REQ_INFO_PERMISSION_3 0x834A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_REQ_INFO_PERMISSION_3 0x1FF834A8u
+
+//! Register Reset Value
+#define TEX04_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_READ_PERMISSION_3 Register TEX04_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_READ_PERMISSION_3 0x834B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_READ_PERMISSION_3 0x1FF834B0u
+
+//! Register Reset Value
+#define TEX04_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_WRITE_PERMISSION_3 Register TEX04_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_WRITE_PERMISSION_3 0x834B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_WRITE_PERMISSION_3 0x1FF834B8u
+
+//! Register Reset Value
+#define TEX04_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_ADDR_MATCH_4 Register TEX04_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ADDR_MATCH_4 0x834C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ADDR_MATCH_4 0x1FF834C0u
+
+//! Register Reset Value
+#define TEX04_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX04_PM_REQ_INFO_PERMISSION_4 Register TEX04_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_REQ_INFO_PERMISSION_4 0x834C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_REQ_INFO_PERMISSION_4 0x1FF834C8u
+
+//! Register Reset Value
+#define TEX04_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_READ_PERMISSION_4 Register TEX04_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_READ_PERMISSION_4 0x834D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_READ_PERMISSION_4 0x1FF834D0u
+
+//! Register Reset Value
+#define TEX04_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_WRITE_PERMISSION_4 Register TEX04_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_WRITE_PERMISSION_4 0x834D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_WRITE_PERMISSION_4 0x1FF834D8u
+
+//! Register Reset Value
+#define TEX04_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_ADDR_MATCH_5 Register TEX04_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ADDR_MATCH_5 0x834E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ADDR_MATCH_5 0x1FF834E0u
+
+//! Register Reset Value
+#define TEX04_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX04_PM_REQ_INFO_PERMISSION_5 Register TEX04_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_REQ_INFO_PERMISSION_5 0x834E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_REQ_INFO_PERMISSION_5 0x1FF834E8u
+
+//! Register Reset Value
+#define TEX04_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_READ_PERMISSION_5 Register TEX04_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_READ_PERMISSION_5 0x834F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_READ_PERMISSION_5 0x1FF834F0u
+
+//! Register Reset Value
+#define TEX04_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_WRITE_PERMISSION_5 Register TEX04_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_WRITE_PERMISSION_5 0x834F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_WRITE_PERMISSION_5 0x1FF834F8u
+
+//! Register Reset Value
+#define TEX04_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_ADDR_MATCH_6 Register TEX04_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ADDR_MATCH_6 0x83500
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ADDR_MATCH_6 0x1FF83500u
+
+//! Register Reset Value
+#define TEX04_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX04_PM_REQ_INFO_PERMISSION_6 Register TEX04_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_REQ_INFO_PERMISSION_6 0x83508
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_REQ_INFO_PERMISSION_6 0x1FF83508u
+
+//! Register Reset Value
+#define TEX04_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_READ_PERMISSION_6 Register TEX04_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_READ_PERMISSION_6 0x83510
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_READ_PERMISSION_6 0x1FF83510u
+
+//! Register Reset Value
+#define TEX04_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_WRITE_PERMISSION_6 Register TEX04_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_WRITE_PERMISSION_6 0x83518
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_WRITE_PERMISSION_6 0x1FF83518u
+
+//! Register Reset Value
+#define TEX04_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_ADDR_MATCH_7 Register TEX04_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ADDR_MATCH_7 0x83520
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ADDR_MATCH_7 0x1FF83520u
+
+//! Register Reset Value
+#define TEX04_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX04_PM_REQ_INFO_PERMISSION_7 Register TEX04_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_REQ_INFO_PERMISSION_7 0x83528
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_REQ_INFO_PERMISSION_7 0x1FF83528u
+
+//! Register Reset Value
+#define TEX04_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_READ_PERMISSION_7 Register TEX04_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_READ_PERMISSION_7 0x83530
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_READ_PERMISSION_7 0x1FF83530u
+
+//! Register Reset Value
+#define TEX04_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_WRITE_PERMISSION_7 Register TEX04_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_WRITE_PERMISSION_7 0x83538
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_WRITE_PERMISSION_7 0x1FF83538u
+
+//! Register Reset Value
+#define TEX04_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_ADDR_MATCH_8 Register TEX04_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ADDR_MATCH_8 0x83540
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ADDR_MATCH_8 0x1FF83540u
+
+//! Register Reset Value
+#define TEX04_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX04_PM_REQ_INFO_PERMISSION_8 Register TEX04_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_REQ_INFO_PERMISSION_8 0x83548
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_REQ_INFO_PERMISSION_8 0x1FF83548u
+
+//! Register Reset Value
+#define TEX04_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_READ_PERMISSION_8 Register TEX04_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_READ_PERMISSION_8 0x83550
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_READ_PERMISSION_8 0x1FF83550u
+
+//! Register Reset Value
+#define TEX04_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_WRITE_PERMISSION_8 Register TEX04_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_WRITE_PERMISSION_8 0x83558
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_WRITE_PERMISSION_8 0x1FF83558u
+
+//! Register Reset Value
+#define TEX04_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_ADDR_MATCH_9 Register TEX04_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ADDR_MATCH_9 0x83560
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ADDR_MATCH_9 0x1FF83560u
+
+//! Register Reset Value
+#define TEX04_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX04_PM_REQ_INFO_PERMISSION_9 Register TEX04_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_REQ_INFO_PERMISSION_9 0x83568
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_REQ_INFO_PERMISSION_9 0x1FF83568u
+
+//! Register Reset Value
+#define TEX04_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_READ_PERMISSION_9 Register TEX04_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_READ_PERMISSION_9 0x83570
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_READ_PERMISSION_9 0x1FF83570u
+
+//! Register Reset Value
+#define TEX04_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_WRITE_PERMISSION_9 Register TEX04_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_WRITE_PERMISSION_9 0x83578
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_WRITE_PERMISSION_9 0x1FF83578u
+
+//! Register Reset Value
+#define TEX04_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_ADDR_MATCH_10 Register TEX04_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ADDR_MATCH_10 0x83580
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ADDR_MATCH_10 0x1FF83580u
+
+//! Register Reset Value
+#define TEX04_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX04_PM_REQ_INFO_PERMISSION_10 Register TEX04_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_REQ_INFO_PERMISSION_10 0x83588
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_REQ_INFO_PERMISSION_10 0x1FF83588u
+
+//! Register Reset Value
+#define TEX04_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_READ_PERMISSION_10 Register TEX04_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_READ_PERMISSION_10 0x83590
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_READ_PERMISSION_10 0x1FF83590u
+
+//! Register Reset Value
+#define TEX04_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_WRITE_PERMISSION_10 Register TEX04_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_WRITE_PERMISSION_10 0x83598
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_WRITE_PERMISSION_10 0x1FF83598u
+
+//! Register Reset Value
+#define TEX04_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_ADDR_MATCH_11 Register TEX04_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ADDR_MATCH_11 0x835A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ADDR_MATCH_11 0x1FF835A0u
+
+//! Register Reset Value
+#define TEX04_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX04_PM_REQ_INFO_PERMISSION_11 Register TEX04_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_REQ_INFO_PERMISSION_11 0x835A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_REQ_INFO_PERMISSION_11 0x1FF835A8u
+
+//! Register Reset Value
+#define TEX04_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_READ_PERMISSION_11 Register TEX04_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_READ_PERMISSION_11 0x835B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_READ_PERMISSION_11 0x1FF835B0u
+
+//! Register Reset Value
+#define TEX04_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_WRITE_PERMISSION_11 Register TEX04_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_WRITE_PERMISSION_11 0x835B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_WRITE_PERMISSION_11 0x1FF835B8u
+
+//! Register Reset Value
+#define TEX04_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_ADDR_MATCH_12 Register TEX04_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ADDR_MATCH_12 0x835C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ADDR_MATCH_12 0x1FF835C0u
+
+//! Register Reset Value
+#define TEX04_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX04_PM_REQ_INFO_PERMISSION_12 Register TEX04_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_REQ_INFO_PERMISSION_12 0x835C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_REQ_INFO_PERMISSION_12 0x1FF835C8u
+
+//! Register Reset Value
+#define TEX04_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_READ_PERMISSION_12 Register TEX04_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_READ_PERMISSION_12 0x835D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_READ_PERMISSION_12 0x1FF835D0u
+
+//! Register Reset Value
+#define TEX04_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_WRITE_PERMISSION_12 Register TEX04_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_WRITE_PERMISSION_12 0x835D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_WRITE_PERMISSION_12 0x1FF835D8u
+
+//! Register Reset Value
+#define TEX04_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_ADDR_MATCH_13 Register TEX04_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ADDR_MATCH_13 0x835E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ADDR_MATCH_13 0x1FF835E0u
+
+//! Register Reset Value
+#define TEX04_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX04_PM_REQ_INFO_PERMISSION_13 Register TEX04_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_REQ_INFO_PERMISSION_13 0x835E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_REQ_INFO_PERMISSION_13 0x1FF835E8u
+
+//! Register Reset Value
+#define TEX04_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_READ_PERMISSION_13 Register TEX04_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_READ_PERMISSION_13 0x835F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_READ_PERMISSION_13 0x1FF835F0u
+
+//! Register Reset Value
+#define TEX04_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_WRITE_PERMISSION_13 Register TEX04_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_WRITE_PERMISSION_13 0x835F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_WRITE_PERMISSION_13 0x1FF835F8u
+
+//! Register Reset Value
+#define TEX04_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_ADDR_MATCH_14 Register TEX04_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ADDR_MATCH_14 0x83600
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ADDR_MATCH_14 0x1FF83600u
+
+//! Register Reset Value
+#define TEX04_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX04_PM_REQ_INFO_PERMISSION_14 Register TEX04_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_REQ_INFO_PERMISSION_14 0x83608
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_REQ_INFO_PERMISSION_14 0x1FF83608u
+
+//! Register Reset Value
+#define TEX04_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_READ_PERMISSION_14 Register TEX04_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_READ_PERMISSION_14 0x83610
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_READ_PERMISSION_14 0x1FF83610u
+
+//! Register Reset Value
+#define TEX04_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_WRITE_PERMISSION_14 Register TEX04_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_WRITE_PERMISSION_14 0x83618
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_WRITE_PERMISSION_14 0x1FF83618u
+
+//! Register Reset Value
+#define TEX04_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_ADDR_MATCH_15 Register TEX04_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_ADDR_MATCH_15 0x83620
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_ADDR_MATCH_15 0x1FF83620u
+
+//! Register Reset Value
+#define TEX04_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX04_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TEX04_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX04_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX04_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX04_PM_REQ_INFO_PERMISSION_15 Register TEX04_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_REQ_INFO_PERMISSION_15 0x83628
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_REQ_INFO_PERMISSION_15 0x1FF83628u
+
+//! Register Reset Value
+#define TEX04_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX04_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_READ_PERMISSION_15 Register TEX04_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_READ_PERMISSION_15 0x83630
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_READ_PERMISSION_15 0x1FF83630u
+
+//! Register Reset Value
+#define TEX04_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX04_PM_WRITE_PERMISSION_15 Register TEX04_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TEX04_PM_WRITE_PERMISSION_15 0x83638
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX04_PM_WRITE_PERMISSION_15 0x1FF83638u
+
+//! Register Reset Value
+#define TEX04_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX04_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_ERROR_LOG Register TEX05_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ERROR_LOG 0x83820
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ERROR_LOG 0x1FF83820u
+
+//! Register Reset Value
+#define TEX05_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TEX05_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TEX05_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TEX05_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TEX05_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TEX05_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TEX05_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TEX05_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TEX05_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TEX05_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TEX05_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TEX05_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TEX05_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TEX05_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TEX05_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TEX05_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TEX05_PM_CONTROL Register TEX05_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_CONTROL 0x83828
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_CONTROL 0x1FF83828u
+
+//! Register Reset Value
+#define TEX05_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TEX05_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TEX05_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TEX05_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TEX05_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TEX05_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TEX05_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TEX05_PM_ERROR_CLEAR_SINGLE Register TEX05_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ERROR_CLEAR_SINGLE 0x83830
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ERROR_CLEAR_SINGLE 0x1FF83830u
+
+//! Register Reset Value
+#define TEX05_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TEX05_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TEX05_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TEX05_PM_ERROR_CLEAR_MULTI Register TEX05_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ERROR_CLEAR_MULTI 0x83838
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ERROR_CLEAR_MULTI 0x1FF83838u
+
+//! Register Reset Value
+#define TEX05_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TEX05_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TEX05_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TEX05_PM_REQ_INFO_PERMISSION_0 Register TEX05_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_REQ_INFO_PERMISSION_0 0x83848
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_REQ_INFO_PERMISSION_0 0x1FF83848u
+
+//! Register Reset Value
+#define TEX05_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_READ_PERMISSION_0 Register TEX05_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_READ_PERMISSION_0 0x83850
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_READ_PERMISSION_0 0x1FF83850u
+
+//! Register Reset Value
+#define TEX05_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TEX05_PM_WRITE_PERMISSION_0 Register TEX05_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_WRITE_PERMISSION_0 0x83858
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_WRITE_PERMISSION_0 0x1FF83858u
+
+//! Register Reset Value
+#define TEX05_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TEX05_PM_ADDR_MATCH_1 Register TEX05_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ADDR_MATCH_1 0x83860
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ADDR_MATCH_1 0x1FF83860u
+
+//! Register Reset Value
+#define TEX05_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX05_PM_REQ_INFO_PERMISSION_1 Register TEX05_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_REQ_INFO_PERMISSION_1 0x83868
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_REQ_INFO_PERMISSION_1 0x1FF83868u
+
+//! Register Reset Value
+#define TEX05_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_READ_PERMISSION_1 Register TEX05_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_READ_PERMISSION_1 0x83870
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_READ_PERMISSION_1 0x1FF83870u
+
+//! Register Reset Value
+#define TEX05_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_WRITE_PERMISSION_1 Register TEX05_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_WRITE_PERMISSION_1 0x83878
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_WRITE_PERMISSION_1 0x1FF83878u
+
+//! Register Reset Value
+#define TEX05_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_ADDR_MATCH_2 Register TEX05_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ADDR_MATCH_2 0x83880
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ADDR_MATCH_2 0x1FF83880u
+
+//! Register Reset Value
+#define TEX05_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX05_PM_REQ_INFO_PERMISSION_2 Register TEX05_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_REQ_INFO_PERMISSION_2 0x83888
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_REQ_INFO_PERMISSION_2 0x1FF83888u
+
+//! Register Reset Value
+#define TEX05_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_READ_PERMISSION_2 Register TEX05_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_READ_PERMISSION_2 0x83890
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_READ_PERMISSION_2 0x1FF83890u
+
+//! Register Reset Value
+#define TEX05_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_WRITE_PERMISSION_2 Register TEX05_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_WRITE_PERMISSION_2 0x83898
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_WRITE_PERMISSION_2 0x1FF83898u
+
+//! Register Reset Value
+#define TEX05_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_ADDR_MATCH_3 Register TEX05_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ADDR_MATCH_3 0x838A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ADDR_MATCH_3 0x1FF838A0u
+
+//! Register Reset Value
+#define TEX05_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX05_PM_REQ_INFO_PERMISSION_3 Register TEX05_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_REQ_INFO_PERMISSION_3 0x838A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_REQ_INFO_PERMISSION_3 0x1FF838A8u
+
+//! Register Reset Value
+#define TEX05_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_READ_PERMISSION_3 Register TEX05_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_READ_PERMISSION_3 0x838B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_READ_PERMISSION_3 0x1FF838B0u
+
+//! Register Reset Value
+#define TEX05_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_WRITE_PERMISSION_3 Register TEX05_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_WRITE_PERMISSION_3 0x838B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_WRITE_PERMISSION_3 0x1FF838B8u
+
+//! Register Reset Value
+#define TEX05_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_ADDR_MATCH_4 Register TEX05_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ADDR_MATCH_4 0x838C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ADDR_MATCH_4 0x1FF838C0u
+
+//! Register Reset Value
+#define TEX05_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX05_PM_REQ_INFO_PERMISSION_4 Register TEX05_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_REQ_INFO_PERMISSION_4 0x838C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_REQ_INFO_PERMISSION_4 0x1FF838C8u
+
+//! Register Reset Value
+#define TEX05_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_READ_PERMISSION_4 Register TEX05_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_READ_PERMISSION_4 0x838D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_READ_PERMISSION_4 0x1FF838D0u
+
+//! Register Reset Value
+#define TEX05_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_WRITE_PERMISSION_4 Register TEX05_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_WRITE_PERMISSION_4 0x838D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_WRITE_PERMISSION_4 0x1FF838D8u
+
+//! Register Reset Value
+#define TEX05_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_ADDR_MATCH_5 Register TEX05_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ADDR_MATCH_5 0x838E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ADDR_MATCH_5 0x1FF838E0u
+
+//! Register Reset Value
+#define TEX05_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX05_PM_REQ_INFO_PERMISSION_5 Register TEX05_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_REQ_INFO_PERMISSION_5 0x838E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_REQ_INFO_PERMISSION_5 0x1FF838E8u
+
+//! Register Reset Value
+#define TEX05_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_READ_PERMISSION_5 Register TEX05_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_READ_PERMISSION_5 0x838F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_READ_PERMISSION_5 0x1FF838F0u
+
+//! Register Reset Value
+#define TEX05_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_WRITE_PERMISSION_5 Register TEX05_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_WRITE_PERMISSION_5 0x838F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_WRITE_PERMISSION_5 0x1FF838F8u
+
+//! Register Reset Value
+#define TEX05_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_ADDR_MATCH_6 Register TEX05_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ADDR_MATCH_6 0x83900
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ADDR_MATCH_6 0x1FF83900u
+
+//! Register Reset Value
+#define TEX05_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX05_PM_REQ_INFO_PERMISSION_6 Register TEX05_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_REQ_INFO_PERMISSION_6 0x83908
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_REQ_INFO_PERMISSION_6 0x1FF83908u
+
+//! Register Reset Value
+#define TEX05_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_READ_PERMISSION_6 Register TEX05_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_READ_PERMISSION_6 0x83910
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_READ_PERMISSION_6 0x1FF83910u
+
+//! Register Reset Value
+#define TEX05_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_WRITE_PERMISSION_6 Register TEX05_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_WRITE_PERMISSION_6 0x83918
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_WRITE_PERMISSION_6 0x1FF83918u
+
+//! Register Reset Value
+#define TEX05_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_ADDR_MATCH_7 Register TEX05_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ADDR_MATCH_7 0x83920
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ADDR_MATCH_7 0x1FF83920u
+
+//! Register Reset Value
+#define TEX05_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX05_PM_REQ_INFO_PERMISSION_7 Register TEX05_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_REQ_INFO_PERMISSION_7 0x83928
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_REQ_INFO_PERMISSION_7 0x1FF83928u
+
+//! Register Reset Value
+#define TEX05_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_READ_PERMISSION_7 Register TEX05_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_READ_PERMISSION_7 0x83930
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_READ_PERMISSION_7 0x1FF83930u
+
+//! Register Reset Value
+#define TEX05_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_WRITE_PERMISSION_7 Register TEX05_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_WRITE_PERMISSION_7 0x83938
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_WRITE_PERMISSION_7 0x1FF83938u
+
+//! Register Reset Value
+#define TEX05_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_ADDR_MATCH_8 Register TEX05_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ADDR_MATCH_8 0x83940
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ADDR_MATCH_8 0x1FF83940u
+
+//! Register Reset Value
+#define TEX05_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX05_PM_REQ_INFO_PERMISSION_8 Register TEX05_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_REQ_INFO_PERMISSION_8 0x83948
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_REQ_INFO_PERMISSION_8 0x1FF83948u
+
+//! Register Reset Value
+#define TEX05_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_READ_PERMISSION_8 Register TEX05_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_READ_PERMISSION_8 0x83950
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_READ_PERMISSION_8 0x1FF83950u
+
+//! Register Reset Value
+#define TEX05_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_WRITE_PERMISSION_8 Register TEX05_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_WRITE_PERMISSION_8 0x83958
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_WRITE_PERMISSION_8 0x1FF83958u
+
+//! Register Reset Value
+#define TEX05_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_ADDR_MATCH_9 Register TEX05_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ADDR_MATCH_9 0x83960
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ADDR_MATCH_9 0x1FF83960u
+
+//! Register Reset Value
+#define TEX05_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX05_PM_REQ_INFO_PERMISSION_9 Register TEX05_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_REQ_INFO_PERMISSION_9 0x83968
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_REQ_INFO_PERMISSION_9 0x1FF83968u
+
+//! Register Reset Value
+#define TEX05_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_READ_PERMISSION_9 Register TEX05_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_READ_PERMISSION_9 0x83970
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_READ_PERMISSION_9 0x1FF83970u
+
+//! Register Reset Value
+#define TEX05_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_WRITE_PERMISSION_9 Register TEX05_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_WRITE_PERMISSION_9 0x83978
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_WRITE_PERMISSION_9 0x1FF83978u
+
+//! Register Reset Value
+#define TEX05_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_ADDR_MATCH_10 Register TEX05_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ADDR_MATCH_10 0x83980
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ADDR_MATCH_10 0x1FF83980u
+
+//! Register Reset Value
+#define TEX05_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX05_PM_REQ_INFO_PERMISSION_10 Register TEX05_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_REQ_INFO_PERMISSION_10 0x83988
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_REQ_INFO_PERMISSION_10 0x1FF83988u
+
+//! Register Reset Value
+#define TEX05_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_READ_PERMISSION_10 Register TEX05_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_READ_PERMISSION_10 0x83990
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_READ_PERMISSION_10 0x1FF83990u
+
+//! Register Reset Value
+#define TEX05_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_WRITE_PERMISSION_10 Register TEX05_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_WRITE_PERMISSION_10 0x83998
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_WRITE_PERMISSION_10 0x1FF83998u
+
+//! Register Reset Value
+#define TEX05_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_ADDR_MATCH_11 Register TEX05_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ADDR_MATCH_11 0x839A0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ADDR_MATCH_11 0x1FF839A0u
+
+//! Register Reset Value
+#define TEX05_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX05_PM_REQ_INFO_PERMISSION_11 Register TEX05_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_REQ_INFO_PERMISSION_11 0x839A8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_REQ_INFO_PERMISSION_11 0x1FF839A8u
+
+//! Register Reset Value
+#define TEX05_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_READ_PERMISSION_11 Register TEX05_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_READ_PERMISSION_11 0x839B0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_READ_PERMISSION_11 0x1FF839B0u
+
+//! Register Reset Value
+#define TEX05_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_WRITE_PERMISSION_11 Register TEX05_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_WRITE_PERMISSION_11 0x839B8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_WRITE_PERMISSION_11 0x1FF839B8u
+
+//! Register Reset Value
+#define TEX05_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_ADDR_MATCH_12 Register TEX05_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ADDR_MATCH_12 0x839C0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ADDR_MATCH_12 0x1FF839C0u
+
+//! Register Reset Value
+#define TEX05_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX05_PM_REQ_INFO_PERMISSION_12 Register TEX05_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_REQ_INFO_PERMISSION_12 0x839C8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_REQ_INFO_PERMISSION_12 0x1FF839C8u
+
+//! Register Reset Value
+#define TEX05_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_READ_PERMISSION_12 Register TEX05_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_READ_PERMISSION_12 0x839D0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_READ_PERMISSION_12 0x1FF839D0u
+
+//! Register Reset Value
+#define TEX05_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_WRITE_PERMISSION_12 Register TEX05_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_WRITE_PERMISSION_12 0x839D8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_WRITE_PERMISSION_12 0x1FF839D8u
+
+//! Register Reset Value
+#define TEX05_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_ADDR_MATCH_13 Register TEX05_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ADDR_MATCH_13 0x839E0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ADDR_MATCH_13 0x1FF839E0u
+
+//! Register Reset Value
+#define TEX05_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX05_PM_REQ_INFO_PERMISSION_13 Register TEX05_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_REQ_INFO_PERMISSION_13 0x839E8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_REQ_INFO_PERMISSION_13 0x1FF839E8u
+
+//! Register Reset Value
+#define TEX05_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_READ_PERMISSION_13 Register TEX05_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_READ_PERMISSION_13 0x839F0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_READ_PERMISSION_13 0x1FF839F0u
+
+//! Register Reset Value
+#define TEX05_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_WRITE_PERMISSION_13 Register TEX05_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_WRITE_PERMISSION_13 0x839F8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_WRITE_PERMISSION_13 0x1FF839F8u
+
+//! Register Reset Value
+#define TEX05_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_ADDR_MATCH_14 Register TEX05_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ADDR_MATCH_14 0x83A00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ADDR_MATCH_14 0x1FF83A00u
+
+//! Register Reset Value
+#define TEX05_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX05_PM_REQ_INFO_PERMISSION_14 Register TEX05_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_REQ_INFO_PERMISSION_14 0x83A08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_REQ_INFO_PERMISSION_14 0x1FF83A08u
+
+//! Register Reset Value
+#define TEX05_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_READ_PERMISSION_14 Register TEX05_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_READ_PERMISSION_14 0x83A10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_READ_PERMISSION_14 0x1FF83A10u
+
+//! Register Reset Value
+#define TEX05_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_WRITE_PERMISSION_14 Register TEX05_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_WRITE_PERMISSION_14 0x83A18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_WRITE_PERMISSION_14 0x1FF83A18u
+
+//! Register Reset Value
+#define TEX05_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_ADDR_MATCH_15 Register TEX05_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_ADDR_MATCH_15 0x83A20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_ADDR_MATCH_15 0x1FF83A20u
+
+//! Register Reset Value
+#define TEX05_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TEX05_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TEX05_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TEX05_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TEX05_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TEX05_PM_REQ_INFO_PERMISSION_15 Register TEX05_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_REQ_INFO_PERMISSION_15 0x83A28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_REQ_INFO_PERMISSION_15 0x1FF83A28u
+
+//! Register Reset Value
+#define TEX05_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TEX05_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_READ_PERMISSION_15 Register TEX05_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_READ_PERMISSION_15 0x83A30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_READ_PERMISSION_15 0x1FF83A30u
+
+//! Register Reset Value
+#define TEX05_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TEX05_PM_WRITE_PERMISSION_15 Register TEX05_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TEX05_PM_WRITE_PERMISSION_15 0x83A38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TEX05_PM_WRITE_PERMISSION_15 0x1FF83A38u
+
+//! Register Reset Value
+#define TEX05_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TEX05_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_ERROR_LOG Register TLN06_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ERROR_LOG 0x83C20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ERROR_LOG 0x1FF83C20u
+
+//! Register Reset Value
+#define TLN06_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TLN06_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TLN06_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TLN06_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TLN06_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TLN06_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TLN06_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TLN06_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TLN06_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TLN06_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TLN06_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TLN06_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TLN06_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TLN06_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TLN06_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TLN06_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TLN06_PM_CONTROL Register TLN06_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_CONTROL 0x83C28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_CONTROL 0x1FF83C28u
+
+//! Register Reset Value
+#define TLN06_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TLN06_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TLN06_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TLN06_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TLN06_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TLN06_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TLN06_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TLN06_PM_ERROR_CLEAR_SINGLE Register TLN06_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ERROR_CLEAR_SINGLE 0x83C30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ERROR_CLEAR_SINGLE 0x1FF83C30u
+
+//! Register Reset Value
+#define TLN06_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TLN06_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TLN06_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN06_PM_ERROR_CLEAR_MULTI Register TLN06_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ERROR_CLEAR_MULTI 0x83C38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ERROR_CLEAR_MULTI 0x1FF83C38u
+
+//! Register Reset Value
+#define TLN06_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TLN06_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TLN06_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN06_PM_REQ_INFO_PERMISSION_0 Register TLN06_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_REQ_INFO_PERMISSION_0 0x83C48
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_REQ_INFO_PERMISSION_0 0x1FF83C48u
+
+//! Register Reset Value
+#define TLN06_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_READ_PERMISSION_0 Register TLN06_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_READ_PERMISSION_0 0x83C50
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_READ_PERMISSION_0 0x1FF83C50u
+
+//! Register Reset Value
+#define TLN06_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN06_PM_WRITE_PERMISSION_0 Register TLN06_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_WRITE_PERMISSION_0 0x83C58
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_WRITE_PERMISSION_0 0x1FF83C58u
+
+//! Register Reset Value
+#define TLN06_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN06_PM_ADDR_MATCH_1 Register TLN06_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ADDR_MATCH_1 0x83C60
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ADDR_MATCH_1 0x1FF83C60u
+
+//! Register Reset Value
+#define TLN06_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN06_PM_REQ_INFO_PERMISSION_1 Register TLN06_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_REQ_INFO_PERMISSION_1 0x83C68
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_REQ_INFO_PERMISSION_1 0x1FF83C68u
+
+//! Register Reset Value
+#define TLN06_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_READ_PERMISSION_1 Register TLN06_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_READ_PERMISSION_1 0x83C70
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_READ_PERMISSION_1 0x1FF83C70u
+
+//! Register Reset Value
+#define TLN06_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_WRITE_PERMISSION_1 Register TLN06_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_WRITE_PERMISSION_1 0x83C78
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_WRITE_PERMISSION_1 0x1FF83C78u
+
+//! Register Reset Value
+#define TLN06_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_ADDR_MATCH_2 Register TLN06_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ADDR_MATCH_2 0x83C80
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ADDR_MATCH_2 0x1FF83C80u
+
+//! Register Reset Value
+#define TLN06_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN06_PM_REQ_INFO_PERMISSION_2 Register TLN06_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_REQ_INFO_PERMISSION_2 0x83C88
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_REQ_INFO_PERMISSION_2 0x1FF83C88u
+
+//! Register Reset Value
+#define TLN06_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_READ_PERMISSION_2 Register TLN06_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_READ_PERMISSION_2 0x83C90
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_READ_PERMISSION_2 0x1FF83C90u
+
+//! Register Reset Value
+#define TLN06_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_WRITE_PERMISSION_2 Register TLN06_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_WRITE_PERMISSION_2 0x83C98
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_WRITE_PERMISSION_2 0x1FF83C98u
+
+//! Register Reset Value
+#define TLN06_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_ADDR_MATCH_3 Register TLN06_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ADDR_MATCH_3 0x83CA0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ADDR_MATCH_3 0x1FF83CA0u
+
+//! Register Reset Value
+#define TLN06_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN06_PM_REQ_INFO_PERMISSION_3 Register TLN06_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_REQ_INFO_PERMISSION_3 0x83CA8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_REQ_INFO_PERMISSION_3 0x1FF83CA8u
+
+//! Register Reset Value
+#define TLN06_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_READ_PERMISSION_3 Register TLN06_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_READ_PERMISSION_3 0x83CB0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_READ_PERMISSION_3 0x1FF83CB0u
+
+//! Register Reset Value
+#define TLN06_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_WRITE_PERMISSION_3 Register TLN06_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_WRITE_PERMISSION_3 0x83CB8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_WRITE_PERMISSION_3 0x1FF83CB8u
+
+//! Register Reset Value
+#define TLN06_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_ADDR_MATCH_4 Register TLN06_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ADDR_MATCH_4 0x83CC0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ADDR_MATCH_4 0x1FF83CC0u
+
+//! Register Reset Value
+#define TLN06_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN06_PM_REQ_INFO_PERMISSION_4 Register TLN06_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_REQ_INFO_PERMISSION_4 0x83CC8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_REQ_INFO_PERMISSION_4 0x1FF83CC8u
+
+//! Register Reset Value
+#define TLN06_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_READ_PERMISSION_4 Register TLN06_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_READ_PERMISSION_4 0x83CD0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_READ_PERMISSION_4 0x1FF83CD0u
+
+//! Register Reset Value
+#define TLN06_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_WRITE_PERMISSION_4 Register TLN06_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_WRITE_PERMISSION_4 0x83CD8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_WRITE_PERMISSION_4 0x1FF83CD8u
+
+//! Register Reset Value
+#define TLN06_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_ADDR_MATCH_5 Register TLN06_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ADDR_MATCH_5 0x83CE0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ADDR_MATCH_5 0x1FF83CE0u
+
+//! Register Reset Value
+#define TLN06_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN06_PM_REQ_INFO_PERMISSION_5 Register TLN06_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_REQ_INFO_PERMISSION_5 0x83CE8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_REQ_INFO_PERMISSION_5 0x1FF83CE8u
+
+//! Register Reset Value
+#define TLN06_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_READ_PERMISSION_5 Register TLN06_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_READ_PERMISSION_5 0x83CF0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_READ_PERMISSION_5 0x1FF83CF0u
+
+//! Register Reset Value
+#define TLN06_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_WRITE_PERMISSION_5 Register TLN06_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_WRITE_PERMISSION_5 0x83CF8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_WRITE_PERMISSION_5 0x1FF83CF8u
+
+//! Register Reset Value
+#define TLN06_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_ADDR_MATCH_6 Register TLN06_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ADDR_MATCH_6 0x83D00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ADDR_MATCH_6 0x1FF83D00u
+
+//! Register Reset Value
+#define TLN06_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN06_PM_REQ_INFO_PERMISSION_6 Register TLN06_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_REQ_INFO_PERMISSION_6 0x83D08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_REQ_INFO_PERMISSION_6 0x1FF83D08u
+
+//! Register Reset Value
+#define TLN06_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_READ_PERMISSION_6 Register TLN06_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_READ_PERMISSION_6 0x83D10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_READ_PERMISSION_6 0x1FF83D10u
+
+//! Register Reset Value
+#define TLN06_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_WRITE_PERMISSION_6 Register TLN06_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_WRITE_PERMISSION_6 0x83D18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_WRITE_PERMISSION_6 0x1FF83D18u
+
+//! Register Reset Value
+#define TLN06_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_ADDR_MATCH_7 Register TLN06_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ADDR_MATCH_7 0x83D20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ADDR_MATCH_7 0x1FF83D20u
+
+//! Register Reset Value
+#define TLN06_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN06_PM_REQ_INFO_PERMISSION_7 Register TLN06_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_REQ_INFO_PERMISSION_7 0x83D28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_REQ_INFO_PERMISSION_7 0x1FF83D28u
+
+//! Register Reset Value
+#define TLN06_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_READ_PERMISSION_7 Register TLN06_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_READ_PERMISSION_7 0x83D30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_READ_PERMISSION_7 0x1FF83D30u
+
+//! Register Reset Value
+#define TLN06_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_WRITE_PERMISSION_7 Register TLN06_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_WRITE_PERMISSION_7 0x83D38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_WRITE_PERMISSION_7 0x1FF83D38u
+
+//! Register Reset Value
+#define TLN06_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_ADDR_MATCH_8 Register TLN06_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ADDR_MATCH_8 0x83D40
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ADDR_MATCH_8 0x1FF83D40u
+
+//! Register Reset Value
+#define TLN06_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN06_PM_REQ_INFO_PERMISSION_8 Register TLN06_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_REQ_INFO_PERMISSION_8 0x83D48
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_REQ_INFO_PERMISSION_8 0x1FF83D48u
+
+//! Register Reset Value
+#define TLN06_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_READ_PERMISSION_8 Register TLN06_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_READ_PERMISSION_8 0x83D50
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_READ_PERMISSION_8 0x1FF83D50u
+
+//! Register Reset Value
+#define TLN06_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_WRITE_PERMISSION_8 Register TLN06_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_WRITE_PERMISSION_8 0x83D58
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_WRITE_PERMISSION_8 0x1FF83D58u
+
+//! Register Reset Value
+#define TLN06_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_ADDR_MATCH_9 Register TLN06_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ADDR_MATCH_9 0x83D60
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ADDR_MATCH_9 0x1FF83D60u
+
+//! Register Reset Value
+#define TLN06_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN06_PM_REQ_INFO_PERMISSION_9 Register TLN06_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_REQ_INFO_PERMISSION_9 0x83D68
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_REQ_INFO_PERMISSION_9 0x1FF83D68u
+
+//! Register Reset Value
+#define TLN06_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_READ_PERMISSION_9 Register TLN06_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_READ_PERMISSION_9 0x83D70
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_READ_PERMISSION_9 0x1FF83D70u
+
+//! Register Reset Value
+#define TLN06_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_WRITE_PERMISSION_9 Register TLN06_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_WRITE_PERMISSION_9 0x83D78
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_WRITE_PERMISSION_9 0x1FF83D78u
+
+//! Register Reset Value
+#define TLN06_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_ADDR_MATCH_10 Register TLN06_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ADDR_MATCH_10 0x83D80
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ADDR_MATCH_10 0x1FF83D80u
+
+//! Register Reset Value
+#define TLN06_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN06_PM_REQ_INFO_PERMISSION_10 Register TLN06_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_REQ_INFO_PERMISSION_10 0x83D88
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_REQ_INFO_PERMISSION_10 0x1FF83D88u
+
+//! Register Reset Value
+#define TLN06_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_READ_PERMISSION_10 Register TLN06_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_READ_PERMISSION_10 0x83D90
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_READ_PERMISSION_10 0x1FF83D90u
+
+//! Register Reset Value
+#define TLN06_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_WRITE_PERMISSION_10 Register TLN06_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_WRITE_PERMISSION_10 0x83D98
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_WRITE_PERMISSION_10 0x1FF83D98u
+
+//! Register Reset Value
+#define TLN06_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_ADDR_MATCH_11 Register TLN06_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ADDR_MATCH_11 0x83DA0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ADDR_MATCH_11 0x1FF83DA0u
+
+//! Register Reset Value
+#define TLN06_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN06_PM_REQ_INFO_PERMISSION_11 Register TLN06_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_REQ_INFO_PERMISSION_11 0x83DA8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_REQ_INFO_PERMISSION_11 0x1FF83DA8u
+
+//! Register Reset Value
+#define TLN06_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_READ_PERMISSION_11 Register TLN06_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_READ_PERMISSION_11 0x83DB0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_READ_PERMISSION_11 0x1FF83DB0u
+
+//! Register Reset Value
+#define TLN06_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_WRITE_PERMISSION_11 Register TLN06_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_WRITE_PERMISSION_11 0x83DB8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_WRITE_PERMISSION_11 0x1FF83DB8u
+
+//! Register Reset Value
+#define TLN06_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_ADDR_MATCH_12 Register TLN06_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ADDR_MATCH_12 0x83DC0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ADDR_MATCH_12 0x1FF83DC0u
+
+//! Register Reset Value
+#define TLN06_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN06_PM_REQ_INFO_PERMISSION_12 Register TLN06_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_REQ_INFO_PERMISSION_12 0x83DC8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_REQ_INFO_PERMISSION_12 0x1FF83DC8u
+
+//! Register Reset Value
+#define TLN06_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_READ_PERMISSION_12 Register TLN06_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_READ_PERMISSION_12 0x83DD0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_READ_PERMISSION_12 0x1FF83DD0u
+
+//! Register Reset Value
+#define TLN06_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_WRITE_PERMISSION_12 Register TLN06_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_WRITE_PERMISSION_12 0x83DD8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_WRITE_PERMISSION_12 0x1FF83DD8u
+
+//! Register Reset Value
+#define TLN06_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_ADDR_MATCH_13 Register TLN06_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ADDR_MATCH_13 0x83DE0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ADDR_MATCH_13 0x1FF83DE0u
+
+//! Register Reset Value
+#define TLN06_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN06_PM_REQ_INFO_PERMISSION_13 Register TLN06_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_REQ_INFO_PERMISSION_13 0x83DE8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_REQ_INFO_PERMISSION_13 0x1FF83DE8u
+
+//! Register Reset Value
+#define TLN06_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_READ_PERMISSION_13 Register TLN06_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_READ_PERMISSION_13 0x83DF0
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_READ_PERMISSION_13 0x1FF83DF0u
+
+//! Register Reset Value
+#define TLN06_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_WRITE_PERMISSION_13 Register TLN06_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_WRITE_PERMISSION_13 0x83DF8
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_WRITE_PERMISSION_13 0x1FF83DF8u
+
+//! Register Reset Value
+#define TLN06_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_ADDR_MATCH_14 Register TLN06_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ADDR_MATCH_14 0x83E00
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ADDR_MATCH_14 0x1FF83E00u
+
+//! Register Reset Value
+#define TLN06_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN06_PM_REQ_INFO_PERMISSION_14 Register TLN06_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_REQ_INFO_PERMISSION_14 0x83E08
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_REQ_INFO_PERMISSION_14 0x1FF83E08u
+
+//! Register Reset Value
+#define TLN06_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_READ_PERMISSION_14 Register TLN06_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_READ_PERMISSION_14 0x83E10
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_READ_PERMISSION_14 0x1FF83E10u
+
+//! Register Reset Value
+#define TLN06_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_WRITE_PERMISSION_14 Register TLN06_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_WRITE_PERMISSION_14 0x83E18
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_WRITE_PERMISSION_14 0x1FF83E18u
+
+//! Register Reset Value
+#define TLN06_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_ADDR_MATCH_15 Register TLN06_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_ADDR_MATCH_15 0x83E20
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_ADDR_MATCH_15 0x1FF83E20u
+
+//! Register Reset Value
+#define TLN06_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN06_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TLN06_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN06_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN06_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN06_PM_REQ_INFO_PERMISSION_15 Register TLN06_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_REQ_INFO_PERMISSION_15 0x83E28
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_REQ_INFO_PERMISSION_15 0x1FF83E28u
+
+//! Register Reset Value
+#define TLN06_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN06_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_READ_PERMISSION_15 Register TLN06_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_READ_PERMISSION_15 0x83E30
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_READ_PERMISSION_15 0x1FF83E30u
+
+//! Register Reset Value
+#define TLN06_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN06_PM_WRITE_PERMISSION_15 Register TLN06_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN06_PM_WRITE_PERMISSION_15 0x83E38
+//! Register Offset (absolute) for 1st Instance SSX0_SSX
+#define SSX0_SSX_TLN06_PM_WRITE_PERMISSION_15 0x1FF83E38u
+
+//! Register Reset Value
+#define TLN06_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN06_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! @}
+
+#endif
diff --git a/arch/mips/include/asm/mach-lantiq/grx500/ssx1_ssx.h b/arch/mips/include/asm/mach-lantiq/grx500/ssx1_ssx.h
new file mode 100644
--- /dev/null
+++ b/arch/mips/include/asm/mach-lantiq/grx500/ssx1_ssx.h
@@ -0,0 +1,15226 @@
+//-----------------------------------------------------------------------------
+// LSD Generator
+//-----------------------------------------------------------------------------
+// Perl Package        : LSD::generator::targetC (v1.1)
+// LSD Source          : D:/Users/shij/Perforce/l1033.grx500.win.v_shij.priv.dfv.grx500.dfv/ipg_lsd/lsd_sys/source/xml/reg_files/ssx1_ssx.xml
+// Register File Name  : SSX1_SSX
+// Register File Title : SSX1_ssx
+// Register Width      : 64
+// Note                : Doxygen compliant comments
+//-----------------------------------------------------------------------------
+
+#ifndef _SSX1_SSX_H
+#define _SSX1_SSX_H
+
+//! \defgroup SSX1_SSX Register File SSX1_SSX - SSX1_ssx
+//! @{
+
+//! Base Address of SSX1_SSX
+#define SSX1_SSX_MODULE_BASE 0x1DF00000u
+
+//! \defgroup TREG1_RT_COMPONENT Register TREG1_RT_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_RT_COMPONENT 0x0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_RT_COMPONENT 0x1DF00000u
+
+//! Register Reset Value
+#define TREG1_RT_COMPONENT_RST 0x0000000062003532u
+
+//! Field REV - rev
+#define TREG1_RT_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TREG1_RT_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TREG1_RT_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TREG1_RT_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TREG1_RT_NETWORK Register TREG1_RT_NETWORK - network
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_RT_NETWORK 0x10
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_RT_NETWORK 0x1DF00010u
+
+//! Register Reset Value
+#define TREG1_RT_NETWORK_RST 0x0000000000000000u
+
+//! Field REV - rev
+#define TREG1_RT_NETWORK_REV_POS 32
+//! Field REV - rev
+#define TREG1_RT_NETWORK_REV_MASK 0xFFFF00000000u
+
+//! Field ID - id
+#define TREG1_RT_NETWORK_ID_POS 48
+//! Field ID - id
+#define TREG1_RT_NETWORK_ID_MASK 0xFFFF000000000000u
+
+//! @}
+
+//! \defgroup TREG1_RT_INITID_READBACK Register TREG1_RT_INITID_READBACK - initid_readback
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_RT_INITID_READBACK 0x70
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_RT_INITID_READBACK 0x1DF00070u
+
+//! Register Reset Value
+#define TREG1_RT_INITID_READBACK_RST 0x0000000000000000u
+
+//! Field INITID - initid
+#define TREG1_RT_INITID_READBACK_INITID_POS 0
+//! Field INITID - initid
+#define TREG1_RT_INITID_READBACK_INITID_MASK 0xFFu
+
+//! @}
+
+//! \defgroup TREG1_RT_NETWORK_CONTROL Register TREG1_RT_NETWORK_CONTROL - network_control
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_RT_NETWORK_CONTROL 0x78
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_RT_NETWORK_CONTROL 0x1DF00078u
+
+//! Register Reset Value
+#define TREG1_RT_NETWORK_CONTROL_RST 0x0000000000000000u
+
+//! Field TIMEOUT_BASE - timeout_base
+#define TREG1_RT_NETWORK_CONTROL_TIMEOUT_BASE_POS 8
+//! Field TIMEOUT_BASE - timeout_base
+#define TREG1_RT_NETWORK_CONTROL_TIMEOUT_BASE_MASK 0x700u
+
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG1_RT_NETWORK_CONTROL_CLOCK_GATE_DISABLE_POS 56
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG1_RT_NETWORK_CONTROL_CLOCK_GATE_DISABLE_MASK 0x100000000000000u
+
+//! @}
+
+//! \defgroup TREG1_SI_CONTROL Register TREG1_SI_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_SI_CONTROL 0x420
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_SI_CONTROL 0x1DF00420u
+
+//! Register Reset Value
+#define TREG1_SI_CONTROL_RST 0x0000000000000000u
+
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG1_SI_CONTROL_CLOCK_GATE_DISABLE_POS 56
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG1_SI_CONTROL_CLOCK_GATE_DISABLE_MASK 0x100000000000000u
+
+//! @}
+
+//! \defgroup TREG1_SI_FLAG_STATUS_0 Register TREG1_SI_FLAG_STATUS_0 - flag_status_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_SI_FLAG_STATUS_0 0x510
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_SI_FLAG_STATUS_0 0x1DF00510u
+
+//! Register Reset Value
+#define TREG1_SI_FLAG_STATUS_0_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG1_SI_FLAG_STATUS_0_STATUS_POS 0
+//! Field STATUS - status
+#define TREG1_SI_FLAG_STATUS_0_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_SI_FLAG_STATUS_1 Register TREG1_SI_FLAG_STATUS_1 - flag_status_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_SI_FLAG_STATUS_1 0x530
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_SI_FLAG_STATUS_1 0x1DF00530u
+
+//! Register Reset Value
+#define TREG1_SI_FLAG_STATUS_1_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG1_SI_FLAG_STATUS_1_STATUS_POS 0
+//! Field STATUS - status
+#define TREG1_SI_FLAG_STATUS_1_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_SI_FLAG_STATUS_2 Register TREG1_SI_FLAG_STATUS_2 - flag_status_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_SI_FLAG_STATUS_2 0x550
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_SI_FLAG_STATUS_2 0x1DF00550u
+
+//! Register Reset Value
+#define TREG1_SI_FLAG_STATUS_2_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG1_SI_FLAG_STATUS_2_STATUS_POS 0
+//! Field STATUS - status
+#define TREG1_SI_FLAG_STATUS_2_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_SI_FLAG_STATUS_3 Register TREG1_SI_FLAG_STATUS_3 - flag_status_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_SI_FLAG_STATUS_3 0x570
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_SI_FLAG_STATUS_3 0x1DF00570u
+
+//! Register Reset Value
+#define TREG1_SI_FLAG_STATUS_3_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG1_SI_FLAG_STATUS_3_STATUS_POS 0
+//! Field STATUS - status
+#define TREG1_SI_FLAG_STATUS_3_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_SI_FLAG_STATUS_4 Register TREG1_SI_FLAG_STATUS_4 - flag_status_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_SI_FLAG_STATUS_4 0x590
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_SI_FLAG_STATUS_4 0x1DF00590u
+
+//! Register Reset Value
+#define TREG1_SI_FLAG_STATUS_4_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG1_SI_FLAG_STATUS_4_STATUS_POS 0
+//! Field STATUS - status
+#define TREG1_SI_FLAG_STATUS_4_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_SI_FLAG_STATUS_5 Register TREG1_SI_FLAG_STATUS_5 - flag_status_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_SI_FLAG_STATUS_5 0x5B0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_SI_FLAG_STATUS_5 0x1DF005B0u
+
+//! Register Reset Value
+#define TREG1_SI_FLAG_STATUS_5_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG1_SI_FLAG_STATUS_5_STATUS_POS 0
+//! Field STATUS - status
+#define TREG1_SI_FLAG_STATUS_5_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_SI_FLAG_STATUS_6 Register TREG1_SI_FLAG_STATUS_6 - flag_status_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_SI_FLAG_STATUS_6 0x5D0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_SI_FLAG_STATUS_6 0x1DF005D0u
+
+//! Register Reset Value
+#define TREG1_SI_FLAG_STATUS_6_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG1_SI_FLAG_STATUS_6_STATUS_POS 0
+//! Field STATUS - status
+#define TREG1_SI_FLAG_STATUS_6_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_SI_FLAG_STATUS_7 Register TREG1_SI_FLAG_STATUS_7 - flag_status_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_SI_FLAG_STATUS_7 0x5F0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_SI_FLAG_STATUS_7 0x1DF005F0u
+
+//! Register Reset Value
+#define TREG1_SI_FLAG_STATUS_7_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG1_SI_FLAG_STATUS_7_STATUS_POS 0
+//! Field STATUS - status
+#define TREG1_SI_FLAG_STATUS_7_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_TA_COMPONENT Register TDM2R_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_TA_COMPONENT 0x1000
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_TA_COMPONENT 0x1DF01000u
+
+//! Register Reset Value
+#define TDM2R_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TDM2R_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TDM2R_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TDM2R_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TDM2R_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TDM2R_TA_CORE Register TDM2R_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_TA_CORE 0x1018
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_TA_CORE 0x1DF01018u
+
+//! Register Reset Value
+#define TDM2R_TA_CORE_RST 0x000088C300140001u
+
+//! Field REV_CODE - rev_code
+#define TDM2R_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TDM2R_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TDM2R_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TDM2R_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TDM2R_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TDM2R_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TDM2R_TA_AGENT_CONTROL Register TDM2R_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_TA_AGENT_CONTROL 0x1020
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_TA_AGENT_CONTROL 0x1DF01020u
+
+//! Register Reset Value
+#define TDM2R_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TDM2R_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TDM2R_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TDM2R_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TDM2R_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM2R_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM2R_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM2R_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM2R_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TDM2R_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TDM2R_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TDM2R_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TDM2R_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TDM2R_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TDM2R_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TDM2R_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TDM2R_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TDM2R_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TDM2R_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TDM2R_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TDM2R_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TDM2R_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TDM2R_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TDM2R_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TDM2R_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TDM2R_TA_AGENT_STATUS Register TDM2R_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_TA_AGENT_STATUS 0x1028
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_TA_AGENT_STATUS 0x1DF01028u
+
+//! Register Reset Value
+#define TDM2R_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TDM2R_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TDM2R_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM2R_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM2R_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TDM2R_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TDM2R_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TDM2R_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TDM2R_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TDM2R_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TDM2R_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TDM2R_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TDM2R_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM2R_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM2R_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TDM2R_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TDM2R_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TDM2R_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TDM2R_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TDM2R_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TDM2R_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TDM2R_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TDM2R_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TDM2R_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TDM2R_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TDM2R_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TDM2R_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TDM2R_TA_ERROR_LOG Register TDM2R_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_TA_ERROR_LOG 0x1058
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_TA_ERROR_LOG 0x1DF01058u
+
+//! Register Reset Value
+#define TDM2R_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TDM2R_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TDM2R_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TDM2R_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TDM2R_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TDM2R_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TDM2R_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TDM2R_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TDM2R_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TDM2R_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TDM2R_TA_ERROR_LOG_ADDR Register TDM2R_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_TA_ERROR_LOG_ADDR 0x1060
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_TA_ERROR_LOG_ADDR 0x1DF01060u
+
+//! Register Reset Value
+#define TDM2R_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TDM2R_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TDM2R_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_TA_BANDWIDTH_0 Register TDM2R_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_TA_BANDWIDTH_0 0x1100
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_TA_BANDWIDTH_0 0x1DF01100u
+
+//! Register Reset Value
+#define TDM2R_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TDM2R_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TDM2R_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TDM2R_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TDM2R_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TDM2R_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TDM2R_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TDM2R_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TDM2R_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM2R_TA_BANDWIDTH_1 Register TDM2R_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_TA_BANDWIDTH_1 0x1108
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_TA_BANDWIDTH_1 0x1DF01108u
+
+//! Register Reset Value
+#define TDM2R_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TDM2R_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TDM2R_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TDM2R_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TDM2R_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TDM2R_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TDM2R_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TDM2R_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TDM2R_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM2R_TA_BANDWIDTH_2 Register TDM2R_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_TA_BANDWIDTH_2 0x1110
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_TA_BANDWIDTH_2 0x1DF01110u
+
+//! Register Reset Value
+#define TDM2R_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TDM2R_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TDM2R_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TDM2R_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TDM2R_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TDM2R_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TDM2R_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TDM2R_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TDM2R_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM2R_TA_BANDWIDTH_3 Register TDM2R_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_TA_BANDWIDTH_3 0x1118
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_TA_BANDWIDTH_3 0x1DF01118u
+
+//! Register Reset Value
+#define TDM2R_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TDM2R_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TDM2R_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TDM2R_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TDM2R_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TDM2R_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TDM2R_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TDM2R_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TDM2R_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM2R_TA_ALLOC_LIMIT_0 Register TDM2R_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_TA_ALLOC_LIMIT_0 0x1200
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_TA_ALLOC_LIMIT_0 0x1DF01200u
+
+//! Register Reset Value
+#define TDM2R_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TDM2R_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TDM2R_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TDM2R_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TDM2R_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TDM2R_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TDM2R_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TDM2R_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TDM2R_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TDM2R_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TDM2R_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TDM2R_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TDM2R_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TDM2R_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TDM2R_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TDM2R_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TDM2R_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM2R_TA_ALLOC_LIMIT_1 Register TDM2R_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_TA_ALLOC_LIMIT_1 0x1208
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_TA_ALLOC_LIMIT_1 0x1DF01208u
+
+//! Register Reset Value
+#define TDM2R_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TDM2R_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TDM2R_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TDM2R_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TDM2R_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TDM2R_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TDM2R_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TDM2R_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TDM2R_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TDM2R_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TDM2R_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TDM2R_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TDM2R_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TDM2R_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TDM2R_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TDM2R_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TDM2R_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM2R_TA_ALLOC_LIMIT_2 Register TDM2R_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_TA_ALLOC_LIMIT_2 0x1210
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_TA_ALLOC_LIMIT_2 0x1DF01210u
+
+//! Register Reset Value
+#define TDM2R_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TDM2R_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TDM2R_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TDM2R_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TDM2R_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TDM2R_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TDM2R_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TDM2R_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TDM2R_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TDM2R_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TDM2R_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TDM2R_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TDM2R_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TDM2R_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TDM2R_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TDM2R_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TDM2R_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM2R_TA_ALLOC_LIMIT_3 Register TDM2R_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_TA_ALLOC_LIMIT_3 0x1218
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_TA_ALLOC_LIMIT_3 0x1DF01218u
+
+//! Register Reset Value
+#define TDM2R_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TDM2R_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TDM2R_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TDM2R_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TDM2R_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TDM2R_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TDM2R_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TDM2R_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TDM2R_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TDM2R_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TDM2R_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TDM2R_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TDM2R_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TDM2R_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TDM2R_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TDM2R_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TDM2R_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM2T_TA_COMPONENT Register TDM2T_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_TA_COMPONENT 0x1400
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_TA_COMPONENT 0x1DF01400u
+
+//! Register Reset Value
+#define TDM2T_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TDM2T_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TDM2T_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TDM2T_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TDM2T_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TDM2T_TA_CORE Register TDM2T_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_TA_CORE 0x1418
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_TA_CORE 0x1DF01418u
+
+//! Register Reset Value
+#define TDM2T_TA_CORE_RST 0x000088C300130001u
+
+//! Field REV_CODE - rev_code
+#define TDM2T_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TDM2T_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TDM2T_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TDM2T_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TDM2T_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TDM2T_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TDM2T_TA_AGENT_CONTROL Register TDM2T_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_TA_AGENT_CONTROL 0x1420
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_TA_AGENT_CONTROL 0x1DF01420u
+
+//! Register Reset Value
+#define TDM2T_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TDM2T_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TDM2T_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TDM2T_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TDM2T_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM2T_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM2T_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM2T_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM2T_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TDM2T_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TDM2T_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TDM2T_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TDM2T_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TDM2T_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TDM2T_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TDM2T_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TDM2T_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TDM2T_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TDM2T_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TDM2T_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TDM2T_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TDM2T_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TDM2T_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TDM2T_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TDM2T_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TDM2T_TA_AGENT_STATUS Register TDM2T_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_TA_AGENT_STATUS 0x1428
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_TA_AGENT_STATUS 0x1DF01428u
+
+//! Register Reset Value
+#define TDM2T_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TDM2T_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TDM2T_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM2T_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM2T_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TDM2T_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TDM2T_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TDM2T_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TDM2T_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TDM2T_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TDM2T_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TDM2T_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TDM2T_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM2T_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM2T_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TDM2T_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TDM2T_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TDM2T_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TDM2T_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TDM2T_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TDM2T_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TDM2T_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TDM2T_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TDM2T_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TDM2T_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TDM2T_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TDM2T_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TDM2T_TA_ERROR_LOG Register TDM2T_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_TA_ERROR_LOG 0x1458
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_TA_ERROR_LOG 0x1DF01458u
+
+//! Register Reset Value
+#define TDM2T_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TDM2T_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TDM2T_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TDM2T_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TDM2T_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TDM2T_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TDM2T_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TDM2T_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TDM2T_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TDM2T_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TDM2T_TA_ERROR_LOG_ADDR Register TDM2T_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_TA_ERROR_LOG_ADDR 0x1460
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_TA_ERROR_LOG_ADDR 0x1DF01460u
+
+//! Register Reset Value
+#define TDM2T_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TDM2T_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TDM2T_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_TA_BANDWIDTH_0 Register TDM2T_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_TA_BANDWIDTH_0 0x1500
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_TA_BANDWIDTH_0 0x1DF01500u
+
+//! Register Reset Value
+#define TDM2T_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TDM2T_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TDM2T_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TDM2T_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TDM2T_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TDM2T_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TDM2T_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TDM2T_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TDM2T_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM2T_TA_BANDWIDTH_1 Register TDM2T_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_TA_BANDWIDTH_1 0x1508
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_TA_BANDWIDTH_1 0x1DF01508u
+
+//! Register Reset Value
+#define TDM2T_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TDM2T_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TDM2T_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TDM2T_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TDM2T_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TDM2T_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TDM2T_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TDM2T_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TDM2T_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM2T_TA_BANDWIDTH_2 Register TDM2T_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_TA_BANDWIDTH_2 0x1510
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_TA_BANDWIDTH_2 0x1DF01510u
+
+//! Register Reset Value
+#define TDM2T_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TDM2T_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TDM2T_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TDM2T_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TDM2T_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TDM2T_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TDM2T_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TDM2T_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TDM2T_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM2T_TA_BANDWIDTH_3 Register TDM2T_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_TA_BANDWIDTH_3 0x1518
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_TA_BANDWIDTH_3 0x1DF01518u
+
+//! Register Reset Value
+#define TDM2T_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TDM2T_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TDM2T_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TDM2T_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TDM2T_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TDM2T_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TDM2T_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TDM2T_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TDM2T_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM2T_TA_ALLOC_LIMIT_0 Register TDM2T_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_TA_ALLOC_LIMIT_0 0x1600
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_TA_ALLOC_LIMIT_0 0x1DF01600u
+
+//! Register Reset Value
+#define TDM2T_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TDM2T_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TDM2T_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TDM2T_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TDM2T_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TDM2T_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TDM2T_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TDM2T_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TDM2T_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TDM2T_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TDM2T_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TDM2T_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TDM2T_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TDM2T_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TDM2T_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TDM2T_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TDM2T_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM2T_TA_ALLOC_LIMIT_1 Register TDM2T_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_TA_ALLOC_LIMIT_1 0x1608
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_TA_ALLOC_LIMIT_1 0x1DF01608u
+
+//! Register Reset Value
+#define TDM2T_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TDM2T_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TDM2T_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TDM2T_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TDM2T_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TDM2T_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TDM2T_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TDM2T_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TDM2T_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TDM2T_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TDM2T_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TDM2T_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TDM2T_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TDM2T_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TDM2T_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TDM2T_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TDM2T_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM2T_TA_ALLOC_LIMIT_2 Register TDM2T_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_TA_ALLOC_LIMIT_2 0x1610
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_TA_ALLOC_LIMIT_2 0x1DF01610u
+
+//! Register Reset Value
+#define TDM2T_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TDM2T_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TDM2T_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TDM2T_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TDM2T_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TDM2T_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TDM2T_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TDM2T_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TDM2T_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TDM2T_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TDM2T_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TDM2T_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TDM2T_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TDM2T_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TDM2T_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TDM2T_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TDM2T_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM2T_TA_ALLOC_LIMIT_3 Register TDM2T_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_TA_ALLOC_LIMIT_3 0x1618
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_TA_ALLOC_LIMIT_3 0x1DF01618u
+
+//! Register Reset Value
+#define TDM2T_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TDM2T_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TDM2T_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TDM2T_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TDM2T_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TDM2T_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TDM2T_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TDM2T_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TDM2T_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TDM2T_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TDM2T_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TDM2T_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TDM2T_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TDM2T_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TDM2T_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TDM2T_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TDM2T_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TGWPL_TA_COMPONENT Register TGWPL_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_TA_COMPONENT 0x1800
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_TA_COMPONENT 0x1DF01800u
+
+//! Register Reset Value
+#define TGWPL_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TGWPL_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TGWPL_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TGWPL_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TGWPL_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TGWPL_TA_CORE Register TGWPL_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_TA_CORE 0x1818
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_TA_CORE 0x1DF01818u
+
+//! Register Reset Value
+#define TGWPL_TA_CORE_RST 0x000050C500120001u
+
+//! Field REV_CODE - rev_code
+#define TGWPL_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TGWPL_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TGWPL_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TGWPL_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TGWPL_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TGWPL_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TGWPL_TA_AGENT_CONTROL Register TGWPL_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_TA_AGENT_CONTROL 0x1820
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_TA_AGENT_CONTROL 0x1DF01820u
+
+//! Register Reset Value
+#define TGWPL_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TGWPL_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TGWPL_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TGWPL_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TGWPL_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TGWPL_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TGWPL_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TGWPL_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TGWPL_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TGWPL_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TGWPL_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TGWPL_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TGWPL_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TGWPL_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TGWPL_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TGWPL_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TGWPL_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TGWPL_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TGWPL_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TGWPL_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TGWPL_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TGWPL_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TGWPL_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TGWPL_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TGWPL_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TGWPL_TA_AGENT_STATUS Register TGWPL_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_TA_AGENT_STATUS 0x1828
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_TA_AGENT_STATUS 0x1DF01828u
+
+//! Register Reset Value
+#define TGWPL_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TGWPL_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TGWPL_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TGWPL_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TGWPL_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TGWPL_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TGWPL_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TGWPL_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TGWPL_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TGWPL_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TGWPL_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TGWPL_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TGWPL_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TGWPL_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TGWPL_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TGWPL_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TGWPL_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TGWPL_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TGWPL_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TGWPL_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TGWPL_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TGWPL_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TGWPL_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TGWPL_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TGWPL_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TGWPL_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TGWPL_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TGWPL_TA_ERROR_LOG Register TGWPL_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_TA_ERROR_LOG 0x1858
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_TA_ERROR_LOG 0x1DF01858u
+
+//! Register Reset Value
+#define TGWPL_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TGWPL_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TGWPL_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TGWPL_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TGWPL_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TGWPL_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TGWPL_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TGWPL_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TGWPL_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TGWPL_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TGWPL_TA_ERROR_LOG_ADDR Register TGWPL_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_TA_ERROR_LOG_ADDR 0x1860
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_TA_ERROR_LOG_ADDR 0x1DF01860u
+
+//! Register Reset Value
+#define TGWPL_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TGWPL_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TGWPL_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_TA_BANDWIDTH_0 Register TGWPL_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_TA_BANDWIDTH_0 0x1900
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_TA_BANDWIDTH_0 0x1DF01900u
+
+//! Register Reset Value
+#define TGWPL_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TGWPL_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TGWPL_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TGWPL_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TGWPL_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TGWPL_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TGWPL_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TGWPL_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TGWPL_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TGWPL_TA_BANDWIDTH_1 Register TGWPL_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_TA_BANDWIDTH_1 0x1908
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_TA_BANDWIDTH_1 0x1DF01908u
+
+//! Register Reset Value
+#define TGWPL_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TGWPL_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TGWPL_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TGWPL_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TGWPL_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TGWPL_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TGWPL_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TGWPL_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TGWPL_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TGWPL_TA_BANDWIDTH_2 Register TGWPL_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_TA_BANDWIDTH_2 0x1910
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_TA_BANDWIDTH_2 0x1DF01910u
+
+//! Register Reset Value
+#define TGWPL_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TGWPL_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TGWPL_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TGWPL_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TGWPL_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TGWPL_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TGWPL_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TGWPL_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TGWPL_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TGWPL_TA_BANDWIDTH_3 Register TGWPL_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_TA_BANDWIDTH_3 0x1918
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_TA_BANDWIDTH_3 0x1DF01918u
+
+//! Register Reset Value
+#define TGWPL_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TGWPL_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TGWPL_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TGWPL_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TGWPL_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TGWPL_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TGWPL_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TGWPL_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TGWPL_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TGWPL_TA_ALLOC_LIMIT_0 Register TGWPL_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_TA_ALLOC_LIMIT_0 0x1A00
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_TA_ALLOC_LIMIT_0 0x1DF01A00u
+
+//! Register Reset Value
+#define TGWPL_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TGWPL_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TGWPL_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TGWPL_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TGWPL_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TGWPL_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TGWPL_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TGWPL_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TGWPL_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TGWPL_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TGWPL_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TGWPL_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TGWPL_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TGWPL_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TGWPL_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TGWPL_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TGWPL_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TGWPL_TA_ALLOC_LIMIT_1 Register TGWPL_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_TA_ALLOC_LIMIT_1 0x1A08
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_TA_ALLOC_LIMIT_1 0x1DF01A08u
+
+//! Register Reset Value
+#define TGWPL_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TGWPL_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TGWPL_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TGWPL_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TGWPL_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TGWPL_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TGWPL_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TGWPL_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TGWPL_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TGWPL_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TGWPL_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TGWPL_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TGWPL_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TGWPL_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TGWPL_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TGWPL_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TGWPL_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TGWPL_TA_ALLOC_LIMIT_2 Register TGWPL_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_TA_ALLOC_LIMIT_2 0x1A10
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_TA_ALLOC_LIMIT_2 0x1DF01A10u
+
+//! Register Reset Value
+#define TGWPL_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TGWPL_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TGWPL_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TGWPL_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TGWPL_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TGWPL_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TGWPL_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TGWPL_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TGWPL_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TGWPL_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TGWPL_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TGWPL_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TGWPL_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TGWPL_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TGWPL_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TGWPL_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TGWPL_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TGWPL_TA_ALLOC_LIMIT_3 Register TGWPL_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_TA_ALLOC_LIMIT_3 0x1A18
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_TA_ALLOC_LIMIT_3 0x1DF01A18u
+
+//! Register Reset Value
+#define TGWPL_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TGWPL_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TGWPL_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TGWPL_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TGWPL_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TGWPL_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TGWPL_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TGWPL_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TGWPL_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TGWPL_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TGWPL_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TGWPL_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TGWPL_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TGWPL_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TGWPL_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TGWPL_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TGWPL_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN10_TA_COMPONENT Register TLN10_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_TA_COMPONENT 0x1C00
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_TA_COMPONENT 0x1DF01C00u
+
+//! Register Reset Value
+#define TLN10_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TLN10_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TLN10_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TLN10_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TLN10_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TLN10_TA_CORE Register TLN10_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_TA_CORE 0x1C18
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_TA_CORE 0x1DF01C18u
+
+//! Register Reset Value
+#define TLN10_TA_CORE_RST 0x000050C50F100001u
+
+//! Field REV_CODE - rev_code
+#define TLN10_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TLN10_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TLN10_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TLN10_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TLN10_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TLN10_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TLN10_TA_AGENT_CONTROL Register TLN10_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_TA_AGENT_CONTROL 0x1C20
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_TA_AGENT_CONTROL 0x1DF01C20u
+
+//! Register Reset Value
+#define TLN10_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TLN10_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TLN10_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TLN10_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TLN10_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN10_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN10_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN10_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN10_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TLN10_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TLN10_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TLN10_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TLN10_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TLN10_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TLN10_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TLN10_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TLN10_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TLN10_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TLN10_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TLN10_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TLN10_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TLN10_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TLN10_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TLN10_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TLN10_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TLN10_TA_AGENT_STATUS Register TLN10_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_TA_AGENT_STATUS 0x1C28
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_TA_AGENT_STATUS 0x1DF01C28u
+
+//! Register Reset Value
+#define TLN10_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TLN10_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TLN10_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN10_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN10_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TLN10_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TLN10_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TLN10_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TLN10_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TLN10_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TLN10_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TLN10_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TLN10_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN10_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN10_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TLN10_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TLN10_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TLN10_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TLN10_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TLN10_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TLN10_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TLN10_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TLN10_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TLN10_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TLN10_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TLN10_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TLN10_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TLN10_TA_ERROR_LOG Register TLN10_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_TA_ERROR_LOG 0x1C58
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_TA_ERROR_LOG 0x1DF01C58u
+
+//! Register Reset Value
+#define TLN10_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TLN10_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TLN10_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TLN10_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TLN10_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TLN10_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TLN10_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TLN10_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TLN10_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TLN10_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TLN10_TA_ERROR_LOG_ADDR Register TLN10_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_TA_ERROR_LOG_ADDR 0x1C60
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_TA_ERROR_LOG_ADDR 0x1DF01C60u
+
+//! Register Reset Value
+#define TLN10_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TLN10_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TLN10_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_TA_BANDWIDTH_0 Register TLN10_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_TA_BANDWIDTH_0 0x1D00
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_TA_BANDWIDTH_0 0x1DF01D00u
+
+//! Register Reset Value
+#define TLN10_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TLN10_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TLN10_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TLN10_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TLN10_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TLN10_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TLN10_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TLN10_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TLN10_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN10_TA_BANDWIDTH_1 Register TLN10_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_TA_BANDWIDTH_1 0x1D08
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_TA_BANDWIDTH_1 0x1DF01D08u
+
+//! Register Reset Value
+#define TLN10_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TLN10_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TLN10_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TLN10_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TLN10_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TLN10_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TLN10_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TLN10_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TLN10_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN10_TA_BANDWIDTH_2 Register TLN10_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_TA_BANDWIDTH_2 0x1D10
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_TA_BANDWIDTH_2 0x1DF01D10u
+
+//! Register Reset Value
+#define TLN10_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TLN10_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TLN10_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TLN10_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TLN10_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TLN10_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TLN10_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TLN10_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TLN10_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN10_TA_BANDWIDTH_3 Register TLN10_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_TA_BANDWIDTH_3 0x1D18
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_TA_BANDWIDTH_3 0x1DF01D18u
+
+//! Register Reset Value
+#define TLN10_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TLN10_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TLN10_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TLN10_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TLN10_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TLN10_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TLN10_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TLN10_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TLN10_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN10_TA_ALLOC_LIMIT_0 Register TLN10_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_TA_ALLOC_LIMIT_0 0x1E00
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_TA_ALLOC_LIMIT_0 0x1DF01E00u
+
+//! Register Reset Value
+#define TLN10_TA_ALLOC_LIMIT_0_RST 0x0000000001010101u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TLN10_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TLN10_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TLN10_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TLN10_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TLN10_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TLN10_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TLN10_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TLN10_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TLN10_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TLN10_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TLN10_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TLN10_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TLN10_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TLN10_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TLN10_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TLN10_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN10_TA_ALLOC_LIMIT_1 Register TLN10_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_TA_ALLOC_LIMIT_1 0x1E08
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_TA_ALLOC_LIMIT_1 0x1DF01E08u
+
+//! Register Reset Value
+#define TLN10_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TLN10_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TLN10_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TLN10_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TLN10_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TLN10_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TLN10_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TLN10_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TLN10_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TLN10_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TLN10_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TLN10_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TLN10_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TLN10_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TLN10_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TLN10_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TLN10_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN10_TA_ALLOC_LIMIT_2 Register TLN10_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_TA_ALLOC_LIMIT_2 0x1E10
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_TA_ALLOC_LIMIT_2 0x1DF01E10u
+
+//! Register Reset Value
+#define TLN10_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TLN10_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TLN10_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TLN10_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TLN10_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TLN10_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TLN10_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TLN10_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TLN10_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TLN10_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TLN10_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TLN10_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TLN10_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TLN10_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TLN10_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TLN10_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TLN10_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN10_TA_ALLOC_LIMIT_3 Register TLN10_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_TA_ALLOC_LIMIT_3 0x1E18
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_TA_ALLOC_LIMIT_3 0x1DF01E18u
+
+//! Register Reset Value
+#define TLN10_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TLN10_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TLN10_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TLN10_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TLN10_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TLN10_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TLN10_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TLN10_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TLN10_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TLN10_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TLN10_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TLN10_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TLN10_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TLN10_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TLN10_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TLN10_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TLN10_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM2R_IA_COMPONENT Register IDM2R_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IDM2R_IA_COMPONENT 0x10000
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2R_IA_COMPONENT 0x1DF10000u
+
+//! Register Reset Value
+#define IDM2R_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IDM2R_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IDM2R_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IDM2R_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IDM2R_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IDM2R_IA_CORE Register IDM2R_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IDM2R_IA_CORE 0x10018
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2R_IA_CORE 0x1DF10018u
+
+//! Register Reset Value
+#define IDM2R_IA_CORE_RST 0x000050C500140001u
+
+//! Field REV_CODE - rev_code
+#define IDM2R_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IDM2R_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IDM2R_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IDM2R_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IDM2R_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IDM2R_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IDM2R_IA_AGENT_CONTROL Register IDM2R_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IDM2R_IA_AGENT_CONTROL 0x10020
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2R_IA_AGENT_CONTROL 0x1DF10020u
+
+//! Register Reset Value
+#define IDM2R_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IDM2R_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IDM2R_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IDM2R_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IDM2R_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM2R_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM2R_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM2R_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM2R_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IDM2R_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IDM2R_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IDM2R_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IDM2R_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IDM2R_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IDM2R_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IDM2R_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IDM2R_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IDM2R_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IDM2R_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IDM2R_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IDM2R_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IDM2R_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IDM2R_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IDM2R_IA_AGENT_STATUS Register IDM2R_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IDM2R_IA_AGENT_STATUS 0x10028
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2R_IA_AGENT_STATUS 0x1DF10028u
+
+//! Register Reset Value
+#define IDM2R_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IDM2R_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IDM2R_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IDM2R_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IDM2R_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IDM2R_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IDM2R_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IDM2R_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IDM2R_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IDM2R_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IDM2R_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM2R_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM2R_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IDM2R_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IDM2R_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM2R_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM2R_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IDM2R_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IDM2R_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IDM2R_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IDM2R_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IDM2R_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IDM2R_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IDM2R_IA_ERROR_LOG Register IDM2R_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IDM2R_IA_ERROR_LOG 0x10058
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2R_IA_ERROR_LOG 0x1DF10058u
+
+//! Register Reset Value
+#define IDM2R_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IDM2R_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IDM2R_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IDM2R_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IDM2R_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IDM2R_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IDM2R_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IDM2R_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IDM2R_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IDM2R_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IDM2R_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IDM2R_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IDM2R_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IDM2R_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IDM2R_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IDM2R_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IDM2R_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IDM2R_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IDM2R_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IDM2R_IA_ERROR_LOG_ADDR Register IDM2R_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IDM2R_IA_ERROR_LOG_ADDR 0x10060
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2R_IA_ERROR_LOG_ADDR 0x1DF10060u
+
+//! Register Reset Value
+#define IDM2R_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IDM2R_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IDM2R_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IDM2R_IA_CORE_FLAG Register IDM2R_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IDM2R_IA_CORE_FLAG 0x10068
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2R_IA_CORE_FLAG 0x1DF10068u
+
+//! Register Reset Value
+#define IDM2R_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IDM2R_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IDM2R_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IDM2R_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IDM2R_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IDM2R_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IDM2R_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IDM2R_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IDM2R_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IDM2R_IA_ADDR_FILL_IN Register IDM2R_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IDM2R_IA_ADDR_FILL_IN 0x10070
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2R_IA_ADDR_FILL_IN 0x1DF10070u
+
+//! Register Reset Value
+#define IDM2R_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IDM2R_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IDM2R_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IDM2R_IA_BANDWIDTH_0 Register IDM2R_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IDM2R_IA_BANDWIDTH_0 0x10100
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2R_IA_BANDWIDTH_0 0x1DF10100u
+
+//! Register Reset Value
+#define IDM2R_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IDM2R_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IDM2R_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IDM2R_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IDM2R_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IDM2R_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IDM2R_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IDM2R_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IDM2R_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IDM2R_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IDM2R_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IDM2R_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IDM2R_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IDM2R_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IDM2R_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IDM2R_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IDM2R_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM2R_IA_BANDWIDTH_1 Register IDM2R_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IDM2R_IA_BANDWIDTH_1 0x10108
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2R_IA_BANDWIDTH_1 0x1DF10108u
+
+//! Register Reset Value
+#define IDM2R_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IDM2R_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IDM2R_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IDM2R_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IDM2R_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IDM2R_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IDM2R_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IDM2R_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IDM2R_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IDM2R_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IDM2R_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IDM2R_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IDM2R_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IDM2R_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IDM2R_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IDM2R_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IDM2R_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM2R_IA_BANDWIDTH_2 Register IDM2R_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IDM2R_IA_BANDWIDTH_2 0x10110
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2R_IA_BANDWIDTH_2 0x1DF10110u
+
+//! Register Reset Value
+#define IDM2R_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IDM2R_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IDM2R_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IDM2R_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IDM2R_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IDM2R_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IDM2R_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IDM2R_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IDM2R_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IDM2R_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IDM2R_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IDM2R_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IDM2R_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IDM2R_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IDM2R_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IDM2R_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IDM2R_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM2R_IA_BANDWIDTH_3 Register IDM2R_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IDM2R_IA_BANDWIDTH_3 0x10118
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2R_IA_BANDWIDTH_3 0x1DF10118u
+
+//! Register Reset Value
+#define IDM2R_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IDM2R_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IDM2R_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IDM2R_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IDM2R_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IDM2R_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IDM2R_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IDM2R_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IDM2R_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IDM2R_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IDM2R_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IDM2R_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IDM2R_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IDM2R_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IDM2R_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IDM2R_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IDM2R_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM2R_IA_BANDWIDTH_4 Register IDM2R_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IDM2R_IA_BANDWIDTH_4 0x10120
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2R_IA_BANDWIDTH_4 0x1DF10120u
+
+//! Register Reset Value
+#define IDM2R_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IDM2R_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IDM2R_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IDM2R_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IDM2R_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IDM2R_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IDM2R_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IDM2R_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IDM2R_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IDM2R_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IDM2R_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IDM2R_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IDM2R_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IDM2R_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IDM2R_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IDM2R_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IDM2R_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM2R_IA_BANDWIDTH_5 Register IDM2R_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IDM2R_IA_BANDWIDTH_5 0x10128
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2R_IA_BANDWIDTH_5 0x1DF10128u
+
+//! Register Reset Value
+#define IDM2R_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IDM2R_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IDM2R_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IDM2R_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IDM2R_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IDM2R_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IDM2R_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IDM2R_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IDM2R_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IDM2R_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IDM2R_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IDM2R_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IDM2R_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IDM2R_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IDM2R_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IDM2R_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IDM2R_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM2R_IA_BANDWIDTH_6 Register IDM2R_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IDM2R_IA_BANDWIDTH_6 0x10130
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2R_IA_BANDWIDTH_6 0x1DF10130u
+
+//! Register Reset Value
+#define IDM2R_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IDM2R_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IDM2R_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IDM2R_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IDM2R_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IDM2R_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IDM2R_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IDM2R_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IDM2R_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IDM2R_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IDM2R_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IDM2R_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IDM2R_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IDM2R_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IDM2R_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IDM2R_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IDM2R_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM2R_IA_BANDWIDTH_7 Register IDM2R_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IDM2R_IA_BANDWIDTH_7 0x10138
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2R_IA_BANDWIDTH_7 0x1DF10138u
+
+//! Register Reset Value
+#define IDM2R_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IDM2R_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IDM2R_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IDM2R_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IDM2R_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IDM2R_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IDM2R_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IDM2R_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IDM2R_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IDM2R_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IDM2R_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IDM2R_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IDM2R_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IDM2R_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IDM2R_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IDM2R_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IDM2R_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM2T_IA_COMPONENT Register IDM2T_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IDM2T_IA_COMPONENT 0x10400
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2T_IA_COMPONENT 0x1DF10400u
+
+//! Register Reset Value
+#define IDM2T_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IDM2T_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IDM2T_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IDM2T_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IDM2T_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IDM2T_IA_CORE Register IDM2T_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IDM2T_IA_CORE 0x10418
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2T_IA_CORE 0x1DF10418u
+
+//! Register Reset Value
+#define IDM2T_IA_CORE_RST 0x000050C500130001u
+
+//! Field REV_CODE - rev_code
+#define IDM2T_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IDM2T_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IDM2T_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IDM2T_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IDM2T_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IDM2T_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IDM2T_IA_AGENT_CONTROL Register IDM2T_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IDM2T_IA_AGENT_CONTROL 0x10420
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2T_IA_AGENT_CONTROL 0x1DF10420u
+
+//! Register Reset Value
+#define IDM2T_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IDM2T_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IDM2T_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IDM2T_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IDM2T_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM2T_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM2T_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM2T_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM2T_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IDM2T_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IDM2T_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IDM2T_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IDM2T_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IDM2T_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IDM2T_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IDM2T_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IDM2T_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IDM2T_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IDM2T_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IDM2T_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IDM2T_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IDM2T_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IDM2T_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IDM2T_IA_AGENT_STATUS Register IDM2T_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IDM2T_IA_AGENT_STATUS 0x10428
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2T_IA_AGENT_STATUS 0x1DF10428u
+
+//! Register Reset Value
+#define IDM2T_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IDM2T_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IDM2T_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IDM2T_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IDM2T_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IDM2T_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IDM2T_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IDM2T_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IDM2T_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IDM2T_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IDM2T_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM2T_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM2T_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IDM2T_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IDM2T_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM2T_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM2T_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IDM2T_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IDM2T_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IDM2T_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IDM2T_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IDM2T_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IDM2T_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IDM2T_IA_ERROR_LOG Register IDM2T_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IDM2T_IA_ERROR_LOG 0x10458
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2T_IA_ERROR_LOG 0x1DF10458u
+
+//! Register Reset Value
+#define IDM2T_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IDM2T_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IDM2T_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IDM2T_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IDM2T_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IDM2T_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IDM2T_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IDM2T_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IDM2T_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IDM2T_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IDM2T_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IDM2T_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IDM2T_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IDM2T_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IDM2T_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IDM2T_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IDM2T_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IDM2T_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IDM2T_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IDM2T_IA_ERROR_LOG_ADDR Register IDM2T_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IDM2T_IA_ERROR_LOG_ADDR 0x10460
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2T_IA_ERROR_LOG_ADDR 0x1DF10460u
+
+//! Register Reset Value
+#define IDM2T_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IDM2T_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IDM2T_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IDM2T_IA_CORE_FLAG Register IDM2T_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IDM2T_IA_CORE_FLAG 0x10468
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2T_IA_CORE_FLAG 0x1DF10468u
+
+//! Register Reset Value
+#define IDM2T_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IDM2T_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IDM2T_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IDM2T_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IDM2T_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IDM2T_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IDM2T_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IDM2T_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IDM2T_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IDM2T_IA_ADDR_FILL_IN Register IDM2T_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IDM2T_IA_ADDR_FILL_IN 0x10470
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2T_IA_ADDR_FILL_IN 0x1DF10470u
+
+//! Register Reset Value
+#define IDM2T_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IDM2T_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IDM2T_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IDM2T_IA_BANDWIDTH_0 Register IDM2T_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IDM2T_IA_BANDWIDTH_0 0x10500
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2T_IA_BANDWIDTH_0 0x1DF10500u
+
+//! Register Reset Value
+#define IDM2T_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IDM2T_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IDM2T_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IDM2T_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IDM2T_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IDM2T_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IDM2T_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IDM2T_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IDM2T_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IDM2T_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IDM2T_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IDM2T_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IDM2T_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IDM2T_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IDM2T_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IDM2T_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IDM2T_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM2T_IA_BANDWIDTH_1 Register IDM2T_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IDM2T_IA_BANDWIDTH_1 0x10508
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2T_IA_BANDWIDTH_1 0x1DF10508u
+
+//! Register Reset Value
+#define IDM2T_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IDM2T_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IDM2T_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IDM2T_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IDM2T_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IDM2T_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IDM2T_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IDM2T_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IDM2T_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IDM2T_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IDM2T_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IDM2T_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IDM2T_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IDM2T_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IDM2T_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IDM2T_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IDM2T_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM2T_IA_BANDWIDTH_2 Register IDM2T_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IDM2T_IA_BANDWIDTH_2 0x10510
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2T_IA_BANDWIDTH_2 0x1DF10510u
+
+//! Register Reset Value
+#define IDM2T_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IDM2T_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IDM2T_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IDM2T_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IDM2T_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IDM2T_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IDM2T_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IDM2T_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IDM2T_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IDM2T_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IDM2T_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IDM2T_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IDM2T_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IDM2T_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IDM2T_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IDM2T_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IDM2T_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM2T_IA_BANDWIDTH_3 Register IDM2T_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IDM2T_IA_BANDWIDTH_3 0x10518
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2T_IA_BANDWIDTH_3 0x1DF10518u
+
+//! Register Reset Value
+#define IDM2T_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IDM2T_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IDM2T_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IDM2T_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IDM2T_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IDM2T_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IDM2T_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IDM2T_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IDM2T_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IDM2T_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IDM2T_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IDM2T_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IDM2T_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IDM2T_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IDM2T_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IDM2T_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IDM2T_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM2T_IA_BANDWIDTH_4 Register IDM2T_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IDM2T_IA_BANDWIDTH_4 0x10520
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2T_IA_BANDWIDTH_4 0x1DF10520u
+
+//! Register Reset Value
+#define IDM2T_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IDM2T_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IDM2T_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IDM2T_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IDM2T_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IDM2T_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IDM2T_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IDM2T_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IDM2T_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IDM2T_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IDM2T_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IDM2T_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IDM2T_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IDM2T_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IDM2T_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IDM2T_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IDM2T_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM2T_IA_BANDWIDTH_5 Register IDM2T_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IDM2T_IA_BANDWIDTH_5 0x10528
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2T_IA_BANDWIDTH_5 0x1DF10528u
+
+//! Register Reset Value
+#define IDM2T_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IDM2T_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IDM2T_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IDM2T_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IDM2T_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IDM2T_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IDM2T_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IDM2T_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IDM2T_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IDM2T_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IDM2T_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IDM2T_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IDM2T_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IDM2T_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IDM2T_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IDM2T_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IDM2T_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM2T_IA_BANDWIDTH_6 Register IDM2T_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IDM2T_IA_BANDWIDTH_6 0x10530
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2T_IA_BANDWIDTH_6 0x1DF10530u
+
+//! Register Reset Value
+#define IDM2T_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IDM2T_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IDM2T_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IDM2T_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IDM2T_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IDM2T_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IDM2T_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IDM2T_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IDM2T_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IDM2T_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IDM2T_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IDM2T_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IDM2T_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IDM2T_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IDM2T_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IDM2T_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IDM2T_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM2T_IA_BANDWIDTH_7 Register IDM2T_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IDM2T_IA_BANDWIDTH_7 0x10538
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IDM2T_IA_BANDWIDTH_7 0x1DF10538u
+
+//! Register Reset Value
+#define IDM2T_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IDM2T_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IDM2T_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IDM2T_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IDM2T_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IDM2T_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IDM2T_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IDM2T_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IDM2T_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IDM2T_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IDM2T_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IDM2T_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IDM2T_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IDM2T_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IDM2T_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IDM2T_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IDM2T_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM2_IA_COMPONENT Register IXCM2_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IXCM2_IA_COMPONENT 0x10800
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM2_IA_COMPONENT 0x1DF10800u
+
+//! Register Reset Value
+#define IXCM2_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IXCM2_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IXCM2_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IXCM2_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IXCM2_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IXCM2_IA_CORE Register IXCM2_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IXCM2_IA_CORE 0x10818
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM2_IA_CORE 0x1DF10818u
+
+//! Register Reset Value
+#define IXCM2_IA_CORE_RST 0x000088C3001B0001u
+
+//! Field REV_CODE - rev_code
+#define IXCM2_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IXCM2_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IXCM2_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IXCM2_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IXCM2_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IXCM2_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IXCM2_IA_AGENT_CONTROL Register IXCM2_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IXCM2_IA_AGENT_CONTROL 0x10820
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM2_IA_AGENT_CONTROL 0x1DF10820u
+
+//! Register Reset Value
+#define IXCM2_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IXCM2_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IXCM2_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IXCM2_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IXCM2_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCM2_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCM2_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCM2_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCM2_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IXCM2_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IXCM2_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IXCM2_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IXCM2_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IXCM2_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IXCM2_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IXCM2_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IXCM2_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IXCM2_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IXCM2_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IXCM2_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IXCM2_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IXCM2_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IXCM2_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IXCM2_IA_AGENT_STATUS Register IXCM2_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IXCM2_IA_AGENT_STATUS 0x10828
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM2_IA_AGENT_STATUS 0x1DF10828u
+
+//! Register Reset Value
+#define IXCM2_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IXCM2_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IXCM2_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IXCM2_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IXCM2_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IXCM2_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IXCM2_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IXCM2_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IXCM2_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IXCM2_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IXCM2_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCM2_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCM2_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IXCM2_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IXCM2_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCM2_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCM2_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IXCM2_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IXCM2_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IXCM2_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IXCM2_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IXCM2_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IXCM2_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IXCM2_IA_ERROR_LOG Register IXCM2_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IXCM2_IA_ERROR_LOG 0x10858
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM2_IA_ERROR_LOG 0x1DF10858u
+
+//! Register Reset Value
+#define IXCM2_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IXCM2_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IXCM2_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IXCM2_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IXCM2_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IXCM2_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IXCM2_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IXCM2_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IXCM2_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IXCM2_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IXCM2_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IXCM2_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IXCM2_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IXCM2_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IXCM2_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IXCM2_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IXCM2_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IXCM2_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IXCM2_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IXCM2_IA_ERROR_LOG_ADDR Register IXCM2_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IXCM2_IA_ERROR_LOG_ADDR 0x10860
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM2_IA_ERROR_LOG_ADDR 0x1DF10860u
+
+//! Register Reset Value
+#define IXCM2_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IXCM2_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IXCM2_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IXCM2_IA_CORE_FLAG Register IXCM2_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IXCM2_IA_CORE_FLAG 0x10868
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM2_IA_CORE_FLAG 0x1DF10868u
+
+//! Register Reset Value
+#define IXCM2_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IXCM2_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IXCM2_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IXCM2_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IXCM2_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IXCM2_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IXCM2_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IXCM2_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IXCM2_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IXCM2_IA_ADDR_FILL_IN Register IXCM2_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IXCM2_IA_ADDR_FILL_IN 0x10870
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM2_IA_ADDR_FILL_IN 0x1DF10870u
+
+//! Register Reset Value
+#define IXCM2_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IXCM2_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IXCM2_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IXCM2_IA_BANDWIDTH_0 Register IXCM2_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IXCM2_IA_BANDWIDTH_0 0x10900
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM2_IA_BANDWIDTH_0 0x1DF10900u
+
+//! Register Reset Value
+#define IXCM2_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IXCM2_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IXCM2_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IXCM2_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IXCM2_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IXCM2_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IXCM2_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IXCM2_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IXCM2_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IXCM2_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IXCM2_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IXCM2_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IXCM2_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IXCM2_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IXCM2_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IXCM2_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IXCM2_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM2_IA_BANDWIDTH_1 Register IXCM2_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IXCM2_IA_BANDWIDTH_1 0x10908
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM2_IA_BANDWIDTH_1 0x1DF10908u
+
+//! Register Reset Value
+#define IXCM2_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IXCM2_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IXCM2_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IXCM2_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IXCM2_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IXCM2_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IXCM2_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IXCM2_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IXCM2_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IXCM2_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IXCM2_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IXCM2_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IXCM2_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IXCM2_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IXCM2_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IXCM2_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IXCM2_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM2_IA_BANDWIDTH_2 Register IXCM2_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IXCM2_IA_BANDWIDTH_2 0x10910
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM2_IA_BANDWIDTH_2 0x1DF10910u
+
+//! Register Reset Value
+#define IXCM2_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IXCM2_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IXCM2_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IXCM2_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IXCM2_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IXCM2_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IXCM2_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IXCM2_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IXCM2_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IXCM2_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IXCM2_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IXCM2_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IXCM2_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IXCM2_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IXCM2_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IXCM2_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IXCM2_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM2_IA_BANDWIDTH_3 Register IXCM2_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IXCM2_IA_BANDWIDTH_3 0x10918
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM2_IA_BANDWIDTH_3 0x1DF10918u
+
+//! Register Reset Value
+#define IXCM2_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IXCM2_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IXCM2_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IXCM2_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IXCM2_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IXCM2_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IXCM2_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IXCM2_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IXCM2_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IXCM2_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IXCM2_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IXCM2_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IXCM2_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IXCM2_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IXCM2_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IXCM2_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IXCM2_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM2_IA_BANDWIDTH_4 Register IXCM2_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IXCM2_IA_BANDWIDTH_4 0x10920
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM2_IA_BANDWIDTH_4 0x1DF10920u
+
+//! Register Reset Value
+#define IXCM2_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IXCM2_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IXCM2_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IXCM2_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IXCM2_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IXCM2_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IXCM2_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IXCM2_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IXCM2_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IXCM2_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IXCM2_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IXCM2_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IXCM2_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IXCM2_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IXCM2_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IXCM2_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IXCM2_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM2_IA_BANDWIDTH_5 Register IXCM2_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IXCM2_IA_BANDWIDTH_5 0x10928
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM2_IA_BANDWIDTH_5 0x1DF10928u
+
+//! Register Reset Value
+#define IXCM2_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IXCM2_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IXCM2_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IXCM2_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IXCM2_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IXCM2_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IXCM2_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IXCM2_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IXCM2_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IXCM2_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IXCM2_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IXCM2_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IXCM2_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IXCM2_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IXCM2_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IXCM2_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IXCM2_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM2_IA_BANDWIDTH_6 Register IXCM2_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IXCM2_IA_BANDWIDTH_6 0x10930
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM2_IA_BANDWIDTH_6 0x1DF10930u
+
+//! Register Reset Value
+#define IXCM2_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IXCM2_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IXCM2_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IXCM2_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IXCM2_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IXCM2_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IXCM2_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IXCM2_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IXCM2_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IXCM2_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IXCM2_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IXCM2_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IXCM2_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IXCM2_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IXCM2_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IXCM2_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IXCM2_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM2_IA_BANDWIDTH_7 Register IXCM2_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IXCM2_IA_BANDWIDTH_7 0x10938
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM2_IA_BANDWIDTH_7 0x1DF10938u
+
+//! Register Reset Value
+#define IXCM2_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IXCM2_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IXCM2_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IXCM2_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IXCM2_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IXCM2_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IXCM2_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IXCM2_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IXCM2_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IXCM2_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IXCM2_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IXCM2_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IXCM2_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IXCM2_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IXCM2_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IXCM2_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IXCM2_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM3_IA_COMPONENT Register IXCM3_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IXCM3_IA_COMPONENT 0x10C00
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM3_IA_COMPONENT 0x1DF10C00u
+
+//! Register Reset Value
+#define IXCM3_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IXCM3_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IXCM3_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IXCM3_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IXCM3_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IXCM3_IA_CORE Register IXCM3_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IXCM3_IA_CORE 0x10C18
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM3_IA_CORE 0x1DF10C18u
+
+//! Register Reset Value
+#define IXCM3_IA_CORE_RST 0x000088C3001C0001u
+
+//! Field REV_CODE - rev_code
+#define IXCM3_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IXCM3_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IXCM3_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IXCM3_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IXCM3_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IXCM3_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IXCM3_IA_AGENT_CONTROL Register IXCM3_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IXCM3_IA_AGENT_CONTROL 0x10C20
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM3_IA_AGENT_CONTROL 0x1DF10C20u
+
+//! Register Reset Value
+#define IXCM3_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IXCM3_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IXCM3_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IXCM3_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IXCM3_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCM3_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCM3_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCM3_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCM3_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IXCM3_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IXCM3_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IXCM3_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IXCM3_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IXCM3_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IXCM3_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IXCM3_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IXCM3_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IXCM3_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IXCM3_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IXCM3_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IXCM3_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IXCM3_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IXCM3_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IXCM3_IA_AGENT_STATUS Register IXCM3_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IXCM3_IA_AGENT_STATUS 0x10C28
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM3_IA_AGENT_STATUS 0x1DF10C28u
+
+//! Register Reset Value
+#define IXCM3_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IXCM3_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IXCM3_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IXCM3_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IXCM3_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IXCM3_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IXCM3_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IXCM3_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IXCM3_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IXCM3_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IXCM3_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCM3_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCM3_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IXCM3_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IXCM3_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCM3_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCM3_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IXCM3_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IXCM3_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IXCM3_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IXCM3_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IXCM3_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IXCM3_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IXCM3_IA_ERROR_LOG Register IXCM3_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IXCM3_IA_ERROR_LOG 0x10C58
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM3_IA_ERROR_LOG 0x1DF10C58u
+
+//! Register Reset Value
+#define IXCM3_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IXCM3_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IXCM3_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IXCM3_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IXCM3_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IXCM3_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IXCM3_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IXCM3_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IXCM3_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IXCM3_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IXCM3_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IXCM3_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IXCM3_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IXCM3_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IXCM3_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IXCM3_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IXCM3_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IXCM3_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IXCM3_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IXCM3_IA_ERROR_LOG_ADDR Register IXCM3_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IXCM3_IA_ERROR_LOG_ADDR 0x10C60
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM3_IA_ERROR_LOG_ADDR 0x1DF10C60u
+
+//! Register Reset Value
+#define IXCM3_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IXCM3_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IXCM3_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IXCM3_IA_CORE_FLAG Register IXCM3_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IXCM3_IA_CORE_FLAG 0x10C68
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM3_IA_CORE_FLAG 0x1DF10C68u
+
+//! Register Reset Value
+#define IXCM3_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IXCM3_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IXCM3_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IXCM3_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IXCM3_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IXCM3_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IXCM3_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IXCM3_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IXCM3_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IXCM3_IA_ADDR_FILL_IN Register IXCM3_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IXCM3_IA_ADDR_FILL_IN 0x10C70
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM3_IA_ADDR_FILL_IN 0x1DF10C70u
+
+//! Register Reset Value
+#define IXCM3_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IXCM3_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IXCM3_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IXCM3_IA_BANDWIDTH_0 Register IXCM3_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IXCM3_IA_BANDWIDTH_0 0x10D00
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM3_IA_BANDWIDTH_0 0x1DF10D00u
+
+//! Register Reset Value
+#define IXCM3_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IXCM3_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IXCM3_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IXCM3_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IXCM3_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IXCM3_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IXCM3_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IXCM3_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IXCM3_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IXCM3_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IXCM3_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IXCM3_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IXCM3_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IXCM3_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IXCM3_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IXCM3_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IXCM3_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM3_IA_BANDWIDTH_1 Register IXCM3_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IXCM3_IA_BANDWIDTH_1 0x10D08
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM3_IA_BANDWIDTH_1 0x1DF10D08u
+
+//! Register Reset Value
+#define IXCM3_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IXCM3_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IXCM3_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IXCM3_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IXCM3_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IXCM3_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IXCM3_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IXCM3_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IXCM3_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IXCM3_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IXCM3_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IXCM3_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IXCM3_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IXCM3_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IXCM3_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IXCM3_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IXCM3_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM3_IA_BANDWIDTH_2 Register IXCM3_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IXCM3_IA_BANDWIDTH_2 0x10D10
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM3_IA_BANDWIDTH_2 0x1DF10D10u
+
+//! Register Reset Value
+#define IXCM3_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IXCM3_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IXCM3_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IXCM3_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IXCM3_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IXCM3_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IXCM3_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IXCM3_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IXCM3_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IXCM3_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IXCM3_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IXCM3_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IXCM3_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IXCM3_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IXCM3_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IXCM3_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IXCM3_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM3_IA_BANDWIDTH_3 Register IXCM3_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IXCM3_IA_BANDWIDTH_3 0x10D18
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM3_IA_BANDWIDTH_3 0x1DF10D18u
+
+//! Register Reset Value
+#define IXCM3_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IXCM3_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IXCM3_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IXCM3_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IXCM3_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IXCM3_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IXCM3_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IXCM3_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IXCM3_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IXCM3_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IXCM3_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IXCM3_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IXCM3_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IXCM3_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IXCM3_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IXCM3_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IXCM3_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM3_IA_BANDWIDTH_4 Register IXCM3_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IXCM3_IA_BANDWIDTH_4 0x10D20
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM3_IA_BANDWIDTH_4 0x1DF10D20u
+
+//! Register Reset Value
+#define IXCM3_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IXCM3_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IXCM3_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IXCM3_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IXCM3_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IXCM3_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IXCM3_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IXCM3_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IXCM3_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IXCM3_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IXCM3_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IXCM3_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IXCM3_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IXCM3_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IXCM3_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IXCM3_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IXCM3_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM3_IA_BANDWIDTH_5 Register IXCM3_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IXCM3_IA_BANDWIDTH_5 0x10D28
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM3_IA_BANDWIDTH_5 0x1DF10D28u
+
+//! Register Reset Value
+#define IXCM3_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IXCM3_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IXCM3_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IXCM3_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IXCM3_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IXCM3_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IXCM3_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IXCM3_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IXCM3_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IXCM3_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IXCM3_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IXCM3_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IXCM3_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IXCM3_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IXCM3_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IXCM3_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IXCM3_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM3_IA_BANDWIDTH_6 Register IXCM3_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IXCM3_IA_BANDWIDTH_6 0x10D30
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM3_IA_BANDWIDTH_6 0x1DF10D30u
+
+//! Register Reset Value
+#define IXCM3_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IXCM3_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IXCM3_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IXCM3_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IXCM3_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IXCM3_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IXCM3_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IXCM3_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IXCM3_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IXCM3_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IXCM3_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IXCM3_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IXCM3_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IXCM3_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IXCM3_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IXCM3_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IXCM3_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM3_IA_BANDWIDTH_7 Register IXCM3_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IXCM3_IA_BANDWIDTH_7 0x10D38
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM3_IA_BANDWIDTH_7 0x1DF10D38u
+
+//! Register Reset Value
+#define IXCM3_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IXCM3_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IXCM3_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IXCM3_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IXCM3_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IXCM3_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IXCM3_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IXCM3_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IXCM3_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IXCM3_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IXCM3_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IXCM3_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IXCM3_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IXCM3_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IXCM3_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IXCM3_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IXCM3_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM4_IA_COMPONENT Register IXCM4_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IXCM4_IA_COMPONENT 0x11000
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM4_IA_COMPONENT 0x1DF11000u
+
+//! Register Reset Value
+#define IXCM4_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IXCM4_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IXCM4_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IXCM4_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IXCM4_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IXCM4_IA_CORE Register IXCM4_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IXCM4_IA_CORE 0x11018
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM4_IA_CORE 0x1DF11018u
+
+//! Register Reset Value
+#define IXCM4_IA_CORE_RST 0x000088C3001D0001u
+
+//! Field REV_CODE - rev_code
+#define IXCM4_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IXCM4_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IXCM4_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IXCM4_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IXCM4_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IXCM4_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IXCM4_IA_AGENT_CONTROL Register IXCM4_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IXCM4_IA_AGENT_CONTROL 0x11020
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM4_IA_AGENT_CONTROL 0x1DF11020u
+
+//! Register Reset Value
+#define IXCM4_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IXCM4_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IXCM4_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IXCM4_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IXCM4_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCM4_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCM4_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCM4_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCM4_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IXCM4_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IXCM4_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IXCM4_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IXCM4_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IXCM4_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IXCM4_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IXCM4_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IXCM4_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IXCM4_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IXCM4_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IXCM4_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IXCM4_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IXCM4_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IXCM4_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IXCM4_IA_AGENT_STATUS Register IXCM4_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IXCM4_IA_AGENT_STATUS 0x11028
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM4_IA_AGENT_STATUS 0x1DF11028u
+
+//! Register Reset Value
+#define IXCM4_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IXCM4_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IXCM4_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IXCM4_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IXCM4_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IXCM4_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IXCM4_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IXCM4_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IXCM4_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IXCM4_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IXCM4_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCM4_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCM4_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IXCM4_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IXCM4_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCM4_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCM4_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IXCM4_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IXCM4_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IXCM4_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IXCM4_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IXCM4_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IXCM4_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IXCM4_IA_ERROR_LOG Register IXCM4_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IXCM4_IA_ERROR_LOG 0x11058
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM4_IA_ERROR_LOG 0x1DF11058u
+
+//! Register Reset Value
+#define IXCM4_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IXCM4_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IXCM4_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IXCM4_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IXCM4_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IXCM4_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IXCM4_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IXCM4_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IXCM4_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IXCM4_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IXCM4_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IXCM4_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IXCM4_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IXCM4_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IXCM4_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IXCM4_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IXCM4_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IXCM4_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IXCM4_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IXCM4_IA_ERROR_LOG_ADDR Register IXCM4_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IXCM4_IA_ERROR_LOG_ADDR 0x11060
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM4_IA_ERROR_LOG_ADDR 0x1DF11060u
+
+//! Register Reset Value
+#define IXCM4_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IXCM4_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IXCM4_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IXCM4_IA_CORE_FLAG Register IXCM4_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IXCM4_IA_CORE_FLAG 0x11068
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM4_IA_CORE_FLAG 0x1DF11068u
+
+//! Register Reset Value
+#define IXCM4_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IXCM4_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IXCM4_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IXCM4_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IXCM4_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IXCM4_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IXCM4_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IXCM4_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IXCM4_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IXCM4_IA_ADDR_FILL_IN Register IXCM4_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IXCM4_IA_ADDR_FILL_IN 0x11070
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM4_IA_ADDR_FILL_IN 0x1DF11070u
+
+//! Register Reset Value
+#define IXCM4_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IXCM4_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IXCM4_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IXCM4_IA_BANDWIDTH_0 Register IXCM4_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IXCM4_IA_BANDWIDTH_0 0x11100
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM4_IA_BANDWIDTH_0 0x1DF11100u
+
+//! Register Reset Value
+#define IXCM4_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IXCM4_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IXCM4_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IXCM4_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IXCM4_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IXCM4_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IXCM4_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IXCM4_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IXCM4_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IXCM4_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IXCM4_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IXCM4_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IXCM4_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IXCM4_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IXCM4_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IXCM4_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IXCM4_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM4_IA_BANDWIDTH_1 Register IXCM4_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IXCM4_IA_BANDWIDTH_1 0x11108
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM4_IA_BANDWIDTH_1 0x1DF11108u
+
+//! Register Reset Value
+#define IXCM4_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IXCM4_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IXCM4_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IXCM4_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IXCM4_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IXCM4_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IXCM4_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IXCM4_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IXCM4_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IXCM4_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IXCM4_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IXCM4_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IXCM4_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IXCM4_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IXCM4_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IXCM4_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IXCM4_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM4_IA_BANDWIDTH_2 Register IXCM4_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IXCM4_IA_BANDWIDTH_2 0x11110
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM4_IA_BANDWIDTH_2 0x1DF11110u
+
+//! Register Reset Value
+#define IXCM4_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IXCM4_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IXCM4_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IXCM4_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IXCM4_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IXCM4_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IXCM4_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IXCM4_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IXCM4_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IXCM4_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IXCM4_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IXCM4_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IXCM4_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IXCM4_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IXCM4_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IXCM4_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IXCM4_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM4_IA_BANDWIDTH_3 Register IXCM4_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IXCM4_IA_BANDWIDTH_3 0x11118
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM4_IA_BANDWIDTH_3 0x1DF11118u
+
+//! Register Reset Value
+#define IXCM4_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IXCM4_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IXCM4_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IXCM4_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IXCM4_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IXCM4_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IXCM4_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IXCM4_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IXCM4_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IXCM4_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IXCM4_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IXCM4_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IXCM4_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IXCM4_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IXCM4_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IXCM4_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IXCM4_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM4_IA_BANDWIDTH_4 Register IXCM4_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IXCM4_IA_BANDWIDTH_4 0x11120
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM4_IA_BANDWIDTH_4 0x1DF11120u
+
+//! Register Reset Value
+#define IXCM4_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IXCM4_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IXCM4_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IXCM4_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IXCM4_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IXCM4_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IXCM4_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IXCM4_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IXCM4_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IXCM4_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IXCM4_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IXCM4_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IXCM4_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IXCM4_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IXCM4_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IXCM4_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IXCM4_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM4_IA_BANDWIDTH_5 Register IXCM4_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IXCM4_IA_BANDWIDTH_5 0x11128
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM4_IA_BANDWIDTH_5 0x1DF11128u
+
+//! Register Reset Value
+#define IXCM4_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IXCM4_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IXCM4_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IXCM4_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IXCM4_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IXCM4_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IXCM4_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IXCM4_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IXCM4_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IXCM4_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IXCM4_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IXCM4_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IXCM4_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IXCM4_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IXCM4_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IXCM4_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IXCM4_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM4_IA_BANDWIDTH_6 Register IXCM4_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IXCM4_IA_BANDWIDTH_6 0x11130
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM4_IA_BANDWIDTH_6 0x1DF11130u
+
+//! Register Reset Value
+#define IXCM4_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IXCM4_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IXCM4_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IXCM4_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IXCM4_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IXCM4_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IXCM4_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IXCM4_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IXCM4_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IXCM4_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IXCM4_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IXCM4_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IXCM4_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IXCM4_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IXCM4_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IXCM4_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IXCM4_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM4_IA_BANDWIDTH_7 Register IXCM4_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IXCM4_IA_BANDWIDTH_7 0x11138
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM4_IA_BANDWIDTH_7 0x1DF11138u
+
+//! Register Reset Value
+#define IXCM4_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IXCM4_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IXCM4_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IXCM4_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IXCM4_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IXCM4_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IXCM4_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IXCM4_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IXCM4_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IXCM4_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IXCM4_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IXCM4_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IXCM4_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IXCM4_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IXCM4_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IXCM4_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IXCM4_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM5_IA_COMPONENT Register IXCM5_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IXCM5_IA_COMPONENT 0x11400
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM5_IA_COMPONENT 0x1DF11400u
+
+//! Register Reset Value
+#define IXCM5_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IXCM5_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IXCM5_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IXCM5_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IXCM5_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IXCM5_IA_CORE Register IXCM5_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IXCM5_IA_CORE 0x11418
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM5_IA_CORE 0x1DF11418u
+
+//! Register Reset Value
+#define IXCM5_IA_CORE_RST 0x000088C3001E0001u
+
+//! Field REV_CODE - rev_code
+#define IXCM5_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IXCM5_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IXCM5_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IXCM5_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IXCM5_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IXCM5_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IXCM5_IA_AGENT_CONTROL Register IXCM5_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IXCM5_IA_AGENT_CONTROL 0x11420
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM5_IA_AGENT_CONTROL 0x1DF11420u
+
+//! Register Reset Value
+#define IXCM5_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IXCM5_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IXCM5_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IXCM5_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IXCM5_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCM5_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCM5_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCM5_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCM5_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IXCM5_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IXCM5_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IXCM5_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IXCM5_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IXCM5_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IXCM5_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IXCM5_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IXCM5_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IXCM5_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IXCM5_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IXCM5_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IXCM5_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IXCM5_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IXCM5_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IXCM5_IA_AGENT_STATUS Register IXCM5_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IXCM5_IA_AGENT_STATUS 0x11428
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM5_IA_AGENT_STATUS 0x1DF11428u
+
+//! Register Reset Value
+#define IXCM5_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IXCM5_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IXCM5_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IXCM5_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IXCM5_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IXCM5_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IXCM5_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IXCM5_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IXCM5_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IXCM5_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IXCM5_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCM5_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCM5_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IXCM5_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IXCM5_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCM5_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCM5_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IXCM5_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IXCM5_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IXCM5_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IXCM5_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IXCM5_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IXCM5_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IXCM5_IA_ERROR_LOG Register IXCM5_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IXCM5_IA_ERROR_LOG 0x11458
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM5_IA_ERROR_LOG 0x1DF11458u
+
+//! Register Reset Value
+#define IXCM5_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IXCM5_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IXCM5_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IXCM5_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IXCM5_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IXCM5_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IXCM5_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IXCM5_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IXCM5_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IXCM5_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IXCM5_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IXCM5_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IXCM5_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IXCM5_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IXCM5_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IXCM5_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IXCM5_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IXCM5_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IXCM5_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IXCM5_IA_ERROR_LOG_ADDR Register IXCM5_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IXCM5_IA_ERROR_LOG_ADDR 0x11460
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM5_IA_ERROR_LOG_ADDR 0x1DF11460u
+
+//! Register Reset Value
+#define IXCM5_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IXCM5_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IXCM5_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IXCM5_IA_CORE_FLAG Register IXCM5_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IXCM5_IA_CORE_FLAG 0x11468
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM5_IA_CORE_FLAG 0x1DF11468u
+
+//! Register Reset Value
+#define IXCM5_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IXCM5_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IXCM5_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IXCM5_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IXCM5_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IXCM5_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IXCM5_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IXCM5_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IXCM5_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IXCM5_IA_ADDR_FILL_IN Register IXCM5_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IXCM5_IA_ADDR_FILL_IN 0x11470
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM5_IA_ADDR_FILL_IN 0x1DF11470u
+
+//! Register Reset Value
+#define IXCM5_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IXCM5_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IXCM5_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IXCM5_IA_BANDWIDTH_0 Register IXCM5_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IXCM5_IA_BANDWIDTH_0 0x11500
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM5_IA_BANDWIDTH_0 0x1DF11500u
+
+//! Register Reset Value
+#define IXCM5_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IXCM5_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IXCM5_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IXCM5_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IXCM5_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IXCM5_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IXCM5_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IXCM5_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IXCM5_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IXCM5_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IXCM5_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IXCM5_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IXCM5_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IXCM5_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IXCM5_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IXCM5_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IXCM5_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM5_IA_BANDWIDTH_1 Register IXCM5_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IXCM5_IA_BANDWIDTH_1 0x11508
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM5_IA_BANDWIDTH_1 0x1DF11508u
+
+//! Register Reset Value
+#define IXCM5_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IXCM5_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IXCM5_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IXCM5_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IXCM5_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IXCM5_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IXCM5_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IXCM5_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IXCM5_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IXCM5_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IXCM5_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IXCM5_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IXCM5_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IXCM5_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IXCM5_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IXCM5_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IXCM5_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM5_IA_BANDWIDTH_2 Register IXCM5_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IXCM5_IA_BANDWIDTH_2 0x11510
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM5_IA_BANDWIDTH_2 0x1DF11510u
+
+//! Register Reset Value
+#define IXCM5_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IXCM5_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IXCM5_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IXCM5_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IXCM5_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IXCM5_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IXCM5_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IXCM5_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IXCM5_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IXCM5_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IXCM5_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IXCM5_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IXCM5_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IXCM5_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IXCM5_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IXCM5_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IXCM5_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM5_IA_BANDWIDTH_3 Register IXCM5_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IXCM5_IA_BANDWIDTH_3 0x11518
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM5_IA_BANDWIDTH_3 0x1DF11518u
+
+//! Register Reset Value
+#define IXCM5_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IXCM5_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IXCM5_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IXCM5_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IXCM5_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IXCM5_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IXCM5_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IXCM5_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IXCM5_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IXCM5_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IXCM5_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IXCM5_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IXCM5_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IXCM5_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IXCM5_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IXCM5_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IXCM5_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM5_IA_BANDWIDTH_4 Register IXCM5_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IXCM5_IA_BANDWIDTH_4 0x11520
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM5_IA_BANDWIDTH_4 0x1DF11520u
+
+//! Register Reset Value
+#define IXCM5_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IXCM5_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IXCM5_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IXCM5_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IXCM5_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IXCM5_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IXCM5_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IXCM5_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IXCM5_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IXCM5_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IXCM5_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IXCM5_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IXCM5_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IXCM5_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IXCM5_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IXCM5_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IXCM5_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM5_IA_BANDWIDTH_5 Register IXCM5_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IXCM5_IA_BANDWIDTH_5 0x11528
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM5_IA_BANDWIDTH_5 0x1DF11528u
+
+//! Register Reset Value
+#define IXCM5_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IXCM5_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IXCM5_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IXCM5_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IXCM5_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IXCM5_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IXCM5_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IXCM5_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IXCM5_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IXCM5_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IXCM5_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IXCM5_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IXCM5_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IXCM5_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IXCM5_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IXCM5_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IXCM5_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM5_IA_BANDWIDTH_6 Register IXCM5_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IXCM5_IA_BANDWIDTH_6 0x11530
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM5_IA_BANDWIDTH_6 0x1DF11530u
+
+//! Register Reset Value
+#define IXCM5_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IXCM5_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IXCM5_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IXCM5_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IXCM5_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IXCM5_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IXCM5_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IXCM5_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IXCM5_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IXCM5_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IXCM5_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IXCM5_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IXCM5_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IXCM5_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IXCM5_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IXCM5_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IXCM5_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCM5_IA_BANDWIDTH_7 Register IXCM5_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IXCM5_IA_BANDWIDTH_7 0x11538
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_IXCM5_IA_BANDWIDTH_7 0x1DF11538u
+
+//! Register Reset Value
+#define IXCM5_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IXCM5_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IXCM5_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IXCM5_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IXCM5_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IXCM5_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IXCM5_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IXCM5_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IXCM5_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IXCM5_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IXCM5_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IXCM5_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IXCM5_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IXCM5_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IXCM5_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IXCM5_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IXCM5_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN01_IA_COMPONENT Register ILN01_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define ILN01_IA_COMPONENT 0x11800
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_ILN01_IA_COMPONENT 0x1DF11800u
+
+//! Register Reset Value
+#define ILN01_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define ILN01_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define ILN01_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define ILN01_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define ILN01_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup ILN01_IA_CORE Register ILN01_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define ILN01_IA_CORE 0x11818
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_ILN01_IA_CORE 0x1DF11818u
+
+//! Register Reset Value
+#define ILN01_IA_CORE_RST 0x000050C50F100001u
+
+//! Field REV_CODE - rev_code
+#define ILN01_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define ILN01_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define ILN01_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define ILN01_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define ILN01_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define ILN01_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup ILN01_IA_AGENT_CONTROL Register ILN01_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define ILN01_IA_AGENT_CONTROL 0x11820
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_ILN01_IA_AGENT_CONTROL 0x1DF11820u
+
+//! Register Reset Value
+#define ILN01_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ILN01_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ILN01_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define ILN01_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define ILN01_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN01_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN01_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN01_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN01_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define ILN01_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define ILN01_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ILN01_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ILN01_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ILN01_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ILN01_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ILN01_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ILN01_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ILN01_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ILN01_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ILN01_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ILN01_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ILN01_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ILN01_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup ILN01_IA_AGENT_STATUS Register ILN01_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define ILN01_IA_AGENT_STATUS 0x11828
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_ILN01_IA_AGENT_STATUS 0x1DF11828u
+
+//! Register Reset Value
+#define ILN01_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ILN01_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ILN01_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define ILN01_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define ILN01_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define ILN01_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define ILN01_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define ILN01_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define ILN01_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define ILN01_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define ILN01_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN01_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN01_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define ILN01_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define ILN01_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN01_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN01_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define ILN01_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define ILN01_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ILN01_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ILN01_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ILN01_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ILN01_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup ILN01_IA_ERROR_LOG Register ILN01_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define ILN01_IA_ERROR_LOG 0x11858
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_ILN01_IA_ERROR_LOG 0x1DF11858u
+
+//! Register Reset Value
+#define ILN01_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define ILN01_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define ILN01_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define ILN01_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define ILN01_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define ILN01_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define ILN01_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define ILN01_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define ILN01_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define ILN01_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define ILN01_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define ILN01_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define ILN01_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define ILN01_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define ILN01_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define ILN01_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define ILN01_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define ILN01_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define ILN01_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup ILN01_IA_ERROR_LOG_ADDR Register ILN01_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define ILN01_IA_ERROR_LOG_ADDR 0x11860
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_ILN01_IA_ERROR_LOG_ADDR 0x1DF11860u
+
+//! Register Reset Value
+#define ILN01_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define ILN01_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define ILN01_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup ILN01_IA_CORE_FLAG Register ILN01_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define ILN01_IA_CORE_FLAG 0x11868
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_ILN01_IA_CORE_FLAG 0x1DF11868u
+
+//! Register Reset Value
+#define ILN01_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define ILN01_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define ILN01_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define ILN01_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define ILN01_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define ILN01_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define ILN01_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define ILN01_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define ILN01_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup ILN01_IA_ADDR_FILL_IN Register ILN01_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define ILN01_IA_ADDR_FILL_IN 0x11870
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_ILN01_IA_ADDR_FILL_IN 0x1DF11870u
+
+//! Register Reset Value
+#define ILN01_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define ILN01_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define ILN01_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup ILN01_IA_BANDWIDTH_0 Register ILN01_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define ILN01_IA_BANDWIDTH_0 0x11900
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_ILN01_IA_BANDWIDTH_0 0x1DF11900u
+
+//! Register Reset Value
+#define ILN01_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define ILN01_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define ILN01_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define ILN01_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define ILN01_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define ILN01_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define ILN01_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define ILN01_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define ILN01_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define ILN01_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define ILN01_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define ILN01_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define ILN01_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define ILN01_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define ILN01_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define ILN01_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define ILN01_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN01_IA_BANDWIDTH_1 Register ILN01_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define ILN01_IA_BANDWIDTH_1 0x11908
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_ILN01_IA_BANDWIDTH_1 0x1DF11908u
+
+//! Register Reset Value
+#define ILN01_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define ILN01_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define ILN01_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define ILN01_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define ILN01_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define ILN01_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define ILN01_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define ILN01_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define ILN01_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define ILN01_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define ILN01_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define ILN01_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define ILN01_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define ILN01_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define ILN01_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define ILN01_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define ILN01_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN01_IA_BANDWIDTH_2 Register ILN01_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define ILN01_IA_BANDWIDTH_2 0x11910
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_ILN01_IA_BANDWIDTH_2 0x1DF11910u
+
+//! Register Reset Value
+#define ILN01_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define ILN01_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define ILN01_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define ILN01_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define ILN01_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define ILN01_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define ILN01_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define ILN01_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define ILN01_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define ILN01_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define ILN01_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define ILN01_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define ILN01_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define ILN01_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define ILN01_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define ILN01_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define ILN01_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN01_IA_BANDWIDTH_3 Register ILN01_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define ILN01_IA_BANDWIDTH_3 0x11918
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_ILN01_IA_BANDWIDTH_3 0x1DF11918u
+
+//! Register Reset Value
+#define ILN01_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define ILN01_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define ILN01_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define ILN01_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define ILN01_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define ILN01_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define ILN01_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define ILN01_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define ILN01_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define ILN01_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define ILN01_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define ILN01_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define ILN01_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define ILN01_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define ILN01_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define ILN01_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define ILN01_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN01_IA_BANDWIDTH_4 Register ILN01_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define ILN01_IA_BANDWIDTH_4 0x11920
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_ILN01_IA_BANDWIDTH_4 0x1DF11920u
+
+//! Register Reset Value
+#define ILN01_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define ILN01_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define ILN01_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define ILN01_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define ILN01_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define ILN01_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define ILN01_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define ILN01_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define ILN01_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define ILN01_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define ILN01_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define ILN01_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define ILN01_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define ILN01_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define ILN01_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define ILN01_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define ILN01_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN01_IA_BANDWIDTH_5 Register ILN01_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define ILN01_IA_BANDWIDTH_5 0x11928
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_ILN01_IA_BANDWIDTH_5 0x1DF11928u
+
+//! Register Reset Value
+#define ILN01_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define ILN01_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define ILN01_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define ILN01_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define ILN01_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define ILN01_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define ILN01_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define ILN01_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define ILN01_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define ILN01_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define ILN01_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define ILN01_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define ILN01_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define ILN01_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define ILN01_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define ILN01_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define ILN01_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN01_IA_BANDWIDTH_6 Register ILN01_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define ILN01_IA_BANDWIDTH_6 0x11930
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_ILN01_IA_BANDWIDTH_6 0x1DF11930u
+
+//! Register Reset Value
+#define ILN01_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define ILN01_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define ILN01_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define ILN01_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define ILN01_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define ILN01_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define ILN01_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define ILN01_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define ILN01_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define ILN01_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define ILN01_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define ILN01_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define ILN01_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define ILN01_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define ILN01_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define ILN01_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define ILN01_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN01_IA_BANDWIDTH_7 Register ILN01_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define ILN01_IA_BANDWIDTH_7 0x11938
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_ILN01_IA_BANDWIDTH_7 0x1DF11938u
+
+//! Register Reset Value
+#define ILN01_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define ILN01_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define ILN01_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define ILN01_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define ILN01_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define ILN01_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define ILN01_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define ILN01_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define ILN01_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define ILN01_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define ILN01_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define ILN01_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define ILN01_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define ILN01_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define ILN01_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define ILN01_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define ILN01_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TREG1_PM_ERROR_LOG Register TREG1_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ERROR_LOG 0x80020
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ERROR_LOG 0x1DF80020u
+
+//! Register Reset Value
+#define TREG1_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TREG1_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TREG1_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TREG1_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TREG1_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TREG1_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TREG1_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TREG1_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TREG1_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TREG1_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TREG1_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TREG1_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TREG1_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TREG1_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TREG1_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TREG1_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TREG1_PM_CONTROL Register TREG1_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_CONTROL 0x80028
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_CONTROL 0x1DF80028u
+
+//! Register Reset Value
+#define TREG1_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TREG1_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TREG1_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TREG1_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TREG1_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TREG1_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TREG1_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TREG1_PM_ERROR_CLEAR_SINGLE Register TREG1_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ERROR_CLEAR_SINGLE 0x80030
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ERROR_CLEAR_SINGLE 0x1DF80030u
+
+//! Register Reset Value
+#define TREG1_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TREG1_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TREG1_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TREG1_PM_ERROR_CLEAR_MULTI Register TREG1_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ERROR_CLEAR_MULTI 0x80038
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ERROR_CLEAR_MULTI 0x1DF80038u
+
+//! Register Reset Value
+#define TREG1_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TREG1_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TREG1_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TREG1_PM_REQ_INFO_PERMISSION_0 Register TREG1_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_REQ_INFO_PERMISSION_0 0x80048
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_REQ_INFO_PERMISSION_0 0x1DF80048u
+
+//! Register Reset Value
+#define TREG1_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_READ_PERMISSION_0 Register TREG1_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_READ_PERMISSION_0 0x80050
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_READ_PERMISSION_0 0x1DF80050u
+
+//! Register Reset Value
+#define TREG1_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TREG1_PM_WRITE_PERMISSION_0 Register TREG1_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_WRITE_PERMISSION_0 0x80058
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_WRITE_PERMISSION_0 0x1DF80058u
+
+//! Register Reset Value
+#define TREG1_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TREG1_PM_ADDR_MATCH_1 Register TREG1_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ADDR_MATCH_1 0x80060
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ADDR_MATCH_1 0x1DF80060u
+
+//! Register Reset Value
+#define TREG1_PM_ADDR_MATCH_1_RST 0x0000000000080050u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG1_PM_REQ_INFO_PERMISSION_1 Register TREG1_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_REQ_INFO_PERMISSION_1 0x80068
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_REQ_INFO_PERMISSION_1 0x1DF80068u
+
+//! Register Reset Value
+#define TREG1_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_READ_PERMISSION_1 Register TREG1_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_READ_PERMISSION_1 0x80070
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_READ_PERMISSION_1 0x1DF80070u
+
+//! Register Reset Value
+#define TREG1_PM_READ_PERMISSION_1_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TREG1_PM_WRITE_PERMISSION_1 Register TREG1_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_WRITE_PERMISSION_1 0x80078
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_WRITE_PERMISSION_1 0x1DF80078u
+
+//! Register Reset Value
+#define TREG1_PM_WRITE_PERMISSION_1_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TREG1_PM_ADDR_MATCH_2 Register TREG1_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ADDR_MATCH_2 0x80080
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ADDR_MATCH_2 0x1DF80080u
+
+//! Register Reset Value
+#define TREG1_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG1_PM_REQ_INFO_PERMISSION_2 Register TREG1_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_REQ_INFO_PERMISSION_2 0x80088
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_REQ_INFO_PERMISSION_2 0x1DF80088u
+
+//! Register Reset Value
+#define TREG1_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_READ_PERMISSION_2 Register TREG1_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_READ_PERMISSION_2 0x80090
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_READ_PERMISSION_2 0x1DF80090u
+
+//! Register Reset Value
+#define TREG1_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_WRITE_PERMISSION_2 Register TREG1_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_WRITE_PERMISSION_2 0x80098
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_WRITE_PERMISSION_2 0x1DF80098u
+
+//! Register Reset Value
+#define TREG1_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_ADDR_MATCH_3 Register TREG1_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ADDR_MATCH_3 0x800A0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ADDR_MATCH_3 0x1DF800A0u
+
+//! Register Reset Value
+#define TREG1_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG1_PM_REQ_INFO_PERMISSION_3 Register TREG1_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_REQ_INFO_PERMISSION_3 0x800A8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_REQ_INFO_PERMISSION_3 0x1DF800A8u
+
+//! Register Reset Value
+#define TREG1_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_READ_PERMISSION_3 Register TREG1_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_READ_PERMISSION_3 0x800B0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_READ_PERMISSION_3 0x1DF800B0u
+
+//! Register Reset Value
+#define TREG1_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_WRITE_PERMISSION_3 Register TREG1_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_WRITE_PERMISSION_3 0x800B8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_WRITE_PERMISSION_3 0x1DF800B8u
+
+//! Register Reset Value
+#define TREG1_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_ADDR_MATCH_4 Register TREG1_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ADDR_MATCH_4 0x800C0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ADDR_MATCH_4 0x1DF800C0u
+
+//! Register Reset Value
+#define TREG1_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG1_PM_REQ_INFO_PERMISSION_4 Register TREG1_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_REQ_INFO_PERMISSION_4 0x800C8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_REQ_INFO_PERMISSION_4 0x1DF800C8u
+
+//! Register Reset Value
+#define TREG1_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_READ_PERMISSION_4 Register TREG1_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_READ_PERMISSION_4 0x800D0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_READ_PERMISSION_4 0x1DF800D0u
+
+//! Register Reset Value
+#define TREG1_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_WRITE_PERMISSION_4 Register TREG1_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_WRITE_PERMISSION_4 0x800D8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_WRITE_PERMISSION_4 0x1DF800D8u
+
+//! Register Reset Value
+#define TREG1_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_ADDR_MATCH_5 Register TREG1_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ADDR_MATCH_5 0x800E0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ADDR_MATCH_5 0x1DF800E0u
+
+//! Register Reset Value
+#define TREG1_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG1_PM_REQ_INFO_PERMISSION_5 Register TREG1_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_REQ_INFO_PERMISSION_5 0x800E8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_REQ_INFO_PERMISSION_5 0x1DF800E8u
+
+//! Register Reset Value
+#define TREG1_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_READ_PERMISSION_5 Register TREG1_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_READ_PERMISSION_5 0x800F0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_READ_PERMISSION_5 0x1DF800F0u
+
+//! Register Reset Value
+#define TREG1_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_WRITE_PERMISSION_5 Register TREG1_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_WRITE_PERMISSION_5 0x800F8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_WRITE_PERMISSION_5 0x1DF800F8u
+
+//! Register Reset Value
+#define TREG1_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_ADDR_MATCH_6 Register TREG1_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ADDR_MATCH_6 0x80100
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ADDR_MATCH_6 0x1DF80100u
+
+//! Register Reset Value
+#define TREG1_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG1_PM_REQ_INFO_PERMISSION_6 Register TREG1_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_REQ_INFO_PERMISSION_6 0x80108
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_REQ_INFO_PERMISSION_6 0x1DF80108u
+
+//! Register Reset Value
+#define TREG1_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_READ_PERMISSION_6 Register TREG1_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_READ_PERMISSION_6 0x80110
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_READ_PERMISSION_6 0x1DF80110u
+
+//! Register Reset Value
+#define TREG1_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_WRITE_PERMISSION_6 Register TREG1_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_WRITE_PERMISSION_6 0x80118
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_WRITE_PERMISSION_6 0x1DF80118u
+
+//! Register Reset Value
+#define TREG1_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_ADDR_MATCH_7 Register TREG1_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ADDR_MATCH_7 0x80120
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ADDR_MATCH_7 0x1DF80120u
+
+//! Register Reset Value
+#define TREG1_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG1_PM_REQ_INFO_PERMISSION_7 Register TREG1_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_REQ_INFO_PERMISSION_7 0x80128
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_REQ_INFO_PERMISSION_7 0x1DF80128u
+
+//! Register Reset Value
+#define TREG1_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_READ_PERMISSION_7 Register TREG1_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_READ_PERMISSION_7 0x80130
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_READ_PERMISSION_7 0x1DF80130u
+
+//! Register Reset Value
+#define TREG1_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_WRITE_PERMISSION_7 Register TREG1_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_WRITE_PERMISSION_7 0x80138
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_WRITE_PERMISSION_7 0x1DF80138u
+
+//! Register Reset Value
+#define TREG1_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_ADDR_MATCH_8 Register TREG1_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ADDR_MATCH_8 0x80140
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ADDR_MATCH_8 0x1DF80140u
+
+//! Register Reset Value
+#define TREG1_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG1_PM_REQ_INFO_PERMISSION_8 Register TREG1_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_REQ_INFO_PERMISSION_8 0x80148
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_REQ_INFO_PERMISSION_8 0x1DF80148u
+
+//! Register Reset Value
+#define TREG1_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_READ_PERMISSION_8 Register TREG1_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_READ_PERMISSION_8 0x80150
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_READ_PERMISSION_8 0x1DF80150u
+
+//! Register Reset Value
+#define TREG1_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_WRITE_PERMISSION_8 Register TREG1_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_WRITE_PERMISSION_8 0x80158
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_WRITE_PERMISSION_8 0x1DF80158u
+
+//! Register Reset Value
+#define TREG1_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_ADDR_MATCH_9 Register TREG1_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ADDR_MATCH_9 0x80160
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ADDR_MATCH_9 0x1DF80160u
+
+//! Register Reset Value
+#define TREG1_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG1_PM_REQ_INFO_PERMISSION_9 Register TREG1_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_REQ_INFO_PERMISSION_9 0x80168
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_REQ_INFO_PERMISSION_9 0x1DF80168u
+
+//! Register Reset Value
+#define TREG1_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_READ_PERMISSION_9 Register TREG1_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_READ_PERMISSION_9 0x80170
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_READ_PERMISSION_9 0x1DF80170u
+
+//! Register Reset Value
+#define TREG1_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_WRITE_PERMISSION_9 Register TREG1_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_WRITE_PERMISSION_9 0x80178
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_WRITE_PERMISSION_9 0x1DF80178u
+
+//! Register Reset Value
+#define TREG1_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_ADDR_MATCH_10 Register TREG1_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ADDR_MATCH_10 0x80180
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ADDR_MATCH_10 0x1DF80180u
+
+//! Register Reset Value
+#define TREG1_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG1_PM_REQ_INFO_PERMISSION_10 Register TREG1_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_REQ_INFO_PERMISSION_10 0x80188
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_REQ_INFO_PERMISSION_10 0x1DF80188u
+
+//! Register Reset Value
+#define TREG1_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_READ_PERMISSION_10 Register TREG1_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_READ_PERMISSION_10 0x80190
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_READ_PERMISSION_10 0x1DF80190u
+
+//! Register Reset Value
+#define TREG1_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_WRITE_PERMISSION_10 Register TREG1_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_WRITE_PERMISSION_10 0x80198
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_WRITE_PERMISSION_10 0x1DF80198u
+
+//! Register Reset Value
+#define TREG1_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_ADDR_MATCH_11 Register TREG1_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ADDR_MATCH_11 0x801A0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ADDR_MATCH_11 0x1DF801A0u
+
+//! Register Reset Value
+#define TREG1_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG1_PM_REQ_INFO_PERMISSION_11 Register TREG1_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_REQ_INFO_PERMISSION_11 0x801A8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_REQ_INFO_PERMISSION_11 0x1DF801A8u
+
+//! Register Reset Value
+#define TREG1_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_READ_PERMISSION_11 Register TREG1_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_READ_PERMISSION_11 0x801B0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_READ_PERMISSION_11 0x1DF801B0u
+
+//! Register Reset Value
+#define TREG1_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_WRITE_PERMISSION_11 Register TREG1_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_WRITE_PERMISSION_11 0x801B8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_WRITE_PERMISSION_11 0x1DF801B8u
+
+//! Register Reset Value
+#define TREG1_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_ADDR_MATCH_12 Register TREG1_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ADDR_MATCH_12 0x801C0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ADDR_MATCH_12 0x1DF801C0u
+
+//! Register Reset Value
+#define TREG1_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG1_PM_REQ_INFO_PERMISSION_12 Register TREG1_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_REQ_INFO_PERMISSION_12 0x801C8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_REQ_INFO_PERMISSION_12 0x1DF801C8u
+
+//! Register Reset Value
+#define TREG1_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_READ_PERMISSION_12 Register TREG1_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_READ_PERMISSION_12 0x801D0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_READ_PERMISSION_12 0x1DF801D0u
+
+//! Register Reset Value
+#define TREG1_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_WRITE_PERMISSION_12 Register TREG1_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_WRITE_PERMISSION_12 0x801D8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_WRITE_PERMISSION_12 0x1DF801D8u
+
+//! Register Reset Value
+#define TREG1_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_ADDR_MATCH_13 Register TREG1_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ADDR_MATCH_13 0x801E0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ADDR_MATCH_13 0x1DF801E0u
+
+//! Register Reset Value
+#define TREG1_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG1_PM_REQ_INFO_PERMISSION_13 Register TREG1_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_REQ_INFO_PERMISSION_13 0x801E8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_REQ_INFO_PERMISSION_13 0x1DF801E8u
+
+//! Register Reset Value
+#define TREG1_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_READ_PERMISSION_13 Register TREG1_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_READ_PERMISSION_13 0x801F0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_READ_PERMISSION_13 0x1DF801F0u
+
+//! Register Reset Value
+#define TREG1_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_WRITE_PERMISSION_13 Register TREG1_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_WRITE_PERMISSION_13 0x801F8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_WRITE_PERMISSION_13 0x1DF801F8u
+
+//! Register Reset Value
+#define TREG1_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_ADDR_MATCH_14 Register TREG1_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ADDR_MATCH_14 0x80200
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ADDR_MATCH_14 0x1DF80200u
+
+//! Register Reset Value
+#define TREG1_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG1_PM_REQ_INFO_PERMISSION_14 Register TREG1_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_REQ_INFO_PERMISSION_14 0x80208
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_REQ_INFO_PERMISSION_14 0x1DF80208u
+
+//! Register Reset Value
+#define TREG1_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_READ_PERMISSION_14 Register TREG1_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_READ_PERMISSION_14 0x80210
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_READ_PERMISSION_14 0x1DF80210u
+
+//! Register Reset Value
+#define TREG1_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_WRITE_PERMISSION_14 Register TREG1_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_WRITE_PERMISSION_14 0x80218
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_WRITE_PERMISSION_14 0x1DF80218u
+
+//! Register Reset Value
+#define TREG1_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_ADDR_MATCH_15 Register TREG1_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_ADDR_MATCH_15 0x80220
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_ADDR_MATCH_15 0x1DF80220u
+
+//! Register Reset Value
+#define TREG1_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG1_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TREG1_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG1_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG1_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG1_PM_REQ_INFO_PERMISSION_15 Register TREG1_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_REQ_INFO_PERMISSION_15 0x80228
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_REQ_INFO_PERMISSION_15 0x1DF80228u
+
+//! Register Reset Value
+#define TREG1_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG1_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_READ_PERMISSION_15 Register TREG1_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_READ_PERMISSION_15 0x80230
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_READ_PERMISSION_15 0x1DF80230u
+
+//! Register Reset Value
+#define TREG1_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG1_PM_WRITE_PERMISSION_15 Register TREG1_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG1_PM_WRITE_PERMISSION_15 0x80238
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TREG1_PM_WRITE_PERMISSION_15 0x1DF80238u
+
+//! Register Reset Value
+#define TREG1_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG1_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_ERROR_LOG Register TDM2R_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ERROR_LOG 0x80420
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ERROR_LOG 0x1DF80420u
+
+//! Register Reset Value
+#define TDM2R_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TDM2R_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TDM2R_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TDM2R_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TDM2R_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TDM2R_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TDM2R_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TDM2R_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TDM2R_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TDM2R_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TDM2R_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TDM2R_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TDM2R_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TDM2R_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TDM2R_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TDM2R_PM_CONTROL Register TDM2R_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_CONTROL 0x80428
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_CONTROL 0x1DF80428u
+
+//! Register Reset Value
+#define TDM2R_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TDM2R_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TDM2R_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TDM2R_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TDM2R_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TDM2R_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TDM2R_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TDM2R_PM_ERROR_CLEAR_SINGLE Register TDM2R_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ERROR_CLEAR_SINGLE 0x80430
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ERROR_CLEAR_SINGLE 0x1DF80430u
+
+//! Register Reset Value
+#define TDM2R_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TDM2R_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TDM2R_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TDM2R_PM_ERROR_CLEAR_MULTI Register TDM2R_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ERROR_CLEAR_MULTI 0x80438
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ERROR_CLEAR_MULTI 0x1DF80438u
+
+//! Register Reset Value
+#define TDM2R_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TDM2R_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TDM2R_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TDM2R_PM_REQ_INFO_PERMISSION_0 Register TDM2R_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_REQ_INFO_PERMISSION_0 0x80448
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_REQ_INFO_PERMISSION_0 0x1DF80448u
+
+//! Register Reset Value
+#define TDM2R_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_READ_PERMISSION_0 Register TDM2R_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_READ_PERMISSION_0 0x80450
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_READ_PERMISSION_0 0x1DF80450u
+
+//! Register Reset Value
+#define TDM2R_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TDM2R_PM_WRITE_PERMISSION_0 Register TDM2R_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_WRITE_PERMISSION_0 0x80458
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_WRITE_PERMISSION_0 0x1DF80458u
+
+//! Register Reset Value
+#define TDM2R_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TDM2R_PM_ADDR_MATCH_1 Register TDM2R_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ADDR_MATCH_1 0x80460
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ADDR_MATCH_1 0x1DF80460u
+
+//! Register Reset Value
+#define TDM2R_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2R_PM_REQ_INFO_PERMISSION_1 Register TDM2R_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_REQ_INFO_PERMISSION_1 0x80468
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_REQ_INFO_PERMISSION_1 0x1DF80468u
+
+//! Register Reset Value
+#define TDM2R_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_READ_PERMISSION_1 Register TDM2R_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_READ_PERMISSION_1 0x80470
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_READ_PERMISSION_1 0x1DF80470u
+
+//! Register Reset Value
+#define TDM2R_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_WRITE_PERMISSION_1 Register TDM2R_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_WRITE_PERMISSION_1 0x80478
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_WRITE_PERMISSION_1 0x1DF80478u
+
+//! Register Reset Value
+#define TDM2R_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_ADDR_MATCH_2 Register TDM2R_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ADDR_MATCH_2 0x80480
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ADDR_MATCH_2 0x1DF80480u
+
+//! Register Reset Value
+#define TDM2R_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2R_PM_REQ_INFO_PERMISSION_2 Register TDM2R_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_REQ_INFO_PERMISSION_2 0x80488
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_REQ_INFO_PERMISSION_2 0x1DF80488u
+
+//! Register Reset Value
+#define TDM2R_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_READ_PERMISSION_2 Register TDM2R_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_READ_PERMISSION_2 0x80490
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_READ_PERMISSION_2 0x1DF80490u
+
+//! Register Reset Value
+#define TDM2R_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_WRITE_PERMISSION_2 Register TDM2R_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_WRITE_PERMISSION_2 0x80498
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_WRITE_PERMISSION_2 0x1DF80498u
+
+//! Register Reset Value
+#define TDM2R_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_ADDR_MATCH_3 Register TDM2R_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ADDR_MATCH_3 0x804A0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ADDR_MATCH_3 0x1DF804A0u
+
+//! Register Reset Value
+#define TDM2R_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2R_PM_REQ_INFO_PERMISSION_3 Register TDM2R_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_REQ_INFO_PERMISSION_3 0x804A8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_REQ_INFO_PERMISSION_3 0x1DF804A8u
+
+//! Register Reset Value
+#define TDM2R_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_READ_PERMISSION_3 Register TDM2R_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_READ_PERMISSION_3 0x804B0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_READ_PERMISSION_3 0x1DF804B0u
+
+//! Register Reset Value
+#define TDM2R_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_WRITE_PERMISSION_3 Register TDM2R_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_WRITE_PERMISSION_3 0x804B8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_WRITE_PERMISSION_3 0x1DF804B8u
+
+//! Register Reset Value
+#define TDM2R_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_ADDR_MATCH_4 Register TDM2R_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ADDR_MATCH_4 0x804C0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ADDR_MATCH_4 0x1DF804C0u
+
+//! Register Reset Value
+#define TDM2R_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2R_PM_REQ_INFO_PERMISSION_4 Register TDM2R_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_REQ_INFO_PERMISSION_4 0x804C8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_REQ_INFO_PERMISSION_4 0x1DF804C8u
+
+//! Register Reset Value
+#define TDM2R_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_READ_PERMISSION_4 Register TDM2R_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_READ_PERMISSION_4 0x804D0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_READ_PERMISSION_4 0x1DF804D0u
+
+//! Register Reset Value
+#define TDM2R_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_WRITE_PERMISSION_4 Register TDM2R_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_WRITE_PERMISSION_4 0x804D8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_WRITE_PERMISSION_4 0x1DF804D8u
+
+//! Register Reset Value
+#define TDM2R_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_ADDR_MATCH_5 Register TDM2R_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ADDR_MATCH_5 0x804E0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ADDR_MATCH_5 0x1DF804E0u
+
+//! Register Reset Value
+#define TDM2R_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2R_PM_REQ_INFO_PERMISSION_5 Register TDM2R_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_REQ_INFO_PERMISSION_5 0x804E8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_REQ_INFO_PERMISSION_5 0x1DF804E8u
+
+//! Register Reset Value
+#define TDM2R_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_READ_PERMISSION_5 Register TDM2R_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_READ_PERMISSION_5 0x804F0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_READ_PERMISSION_5 0x1DF804F0u
+
+//! Register Reset Value
+#define TDM2R_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_WRITE_PERMISSION_5 Register TDM2R_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_WRITE_PERMISSION_5 0x804F8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_WRITE_PERMISSION_5 0x1DF804F8u
+
+//! Register Reset Value
+#define TDM2R_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_ADDR_MATCH_6 Register TDM2R_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ADDR_MATCH_6 0x80500
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ADDR_MATCH_6 0x1DF80500u
+
+//! Register Reset Value
+#define TDM2R_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2R_PM_REQ_INFO_PERMISSION_6 Register TDM2R_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_REQ_INFO_PERMISSION_6 0x80508
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_REQ_INFO_PERMISSION_6 0x1DF80508u
+
+//! Register Reset Value
+#define TDM2R_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_READ_PERMISSION_6 Register TDM2R_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_READ_PERMISSION_6 0x80510
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_READ_PERMISSION_6 0x1DF80510u
+
+//! Register Reset Value
+#define TDM2R_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_WRITE_PERMISSION_6 Register TDM2R_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_WRITE_PERMISSION_6 0x80518
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_WRITE_PERMISSION_6 0x1DF80518u
+
+//! Register Reset Value
+#define TDM2R_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_ADDR_MATCH_7 Register TDM2R_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ADDR_MATCH_7 0x80520
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ADDR_MATCH_7 0x1DF80520u
+
+//! Register Reset Value
+#define TDM2R_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2R_PM_REQ_INFO_PERMISSION_7 Register TDM2R_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_REQ_INFO_PERMISSION_7 0x80528
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_REQ_INFO_PERMISSION_7 0x1DF80528u
+
+//! Register Reset Value
+#define TDM2R_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_READ_PERMISSION_7 Register TDM2R_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_READ_PERMISSION_7 0x80530
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_READ_PERMISSION_7 0x1DF80530u
+
+//! Register Reset Value
+#define TDM2R_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_WRITE_PERMISSION_7 Register TDM2R_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_WRITE_PERMISSION_7 0x80538
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_WRITE_PERMISSION_7 0x1DF80538u
+
+//! Register Reset Value
+#define TDM2R_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_ADDR_MATCH_8 Register TDM2R_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ADDR_MATCH_8 0x80540
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ADDR_MATCH_8 0x1DF80540u
+
+//! Register Reset Value
+#define TDM2R_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2R_PM_REQ_INFO_PERMISSION_8 Register TDM2R_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_REQ_INFO_PERMISSION_8 0x80548
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_REQ_INFO_PERMISSION_8 0x1DF80548u
+
+//! Register Reset Value
+#define TDM2R_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_READ_PERMISSION_8 Register TDM2R_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_READ_PERMISSION_8 0x80550
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_READ_PERMISSION_8 0x1DF80550u
+
+//! Register Reset Value
+#define TDM2R_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_WRITE_PERMISSION_8 Register TDM2R_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_WRITE_PERMISSION_8 0x80558
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_WRITE_PERMISSION_8 0x1DF80558u
+
+//! Register Reset Value
+#define TDM2R_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_ADDR_MATCH_9 Register TDM2R_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ADDR_MATCH_9 0x80560
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ADDR_MATCH_9 0x1DF80560u
+
+//! Register Reset Value
+#define TDM2R_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2R_PM_REQ_INFO_PERMISSION_9 Register TDM2R_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_REQ_INFO_PERMISSION_9 0x80568
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_REQ_INFO_PERMISSION_9 0x1DF80568u
+
+//! Register Reset Value
+#define TDM2R_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_READ_PERMISSION_9 Register TDM2R_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_READ_PERMISSION_9 0x80570
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_READ_PERMISSION_9 0x1DF80570u
+
+//! Register Reset Value
+#define TDM2R_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_WRITE_PERMISSION_9 Register TDM2R_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_WRITE_PERMISSION_9 0x80578
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_WRITE_PERMISSION_9 0x1DF80578u
+
+//! Register Reset Value
+#define TDM2R_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_ADDR_MATCH_10 Register TDM2R_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ADDR_MATCH_10 0x80580
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ADDR_MATCH_10 0x1DF80580u
+
+//! Register Reset Value
+#define TDM2R_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2R_PM_REQ_INFO_PERMISSION_10 Register TDM2R_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_REQ_INFO_PERMISSION_10 0x80588
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_REQ_INFO_PERMISSION_10 0x1DF80588u
+
+//! Register Reset Value
+#define TDM2R_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_READ_PERMISSION_10 Register TDM2R_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_READ_PERMISSION_10 0x80590
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_READ_PERMISSION_10 0x1DF80590u
+
+//! Register Reset Value
+#define TDM2R_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_WRITE_PERMISSION_10 Register TDM2R_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_WRITE_PERMISSION_10 0x80598
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_WRITE_PERMISSION_10 0x1DF80598u
+
+//! Register Reset Value
+#define TDM2R_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_ADDR_MATCH_11 Register TDM2R_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ADDR_MATCH_11 0x805A0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ADDR_MATCH_11 0x1DF805A0u
+
+//! Register Reset Value
+#define TDM2R_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2R_PM_REQ_INFO_PERMISSION_11 Register TDM2R_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_REQ_INFO_PERMISSION_11 0x805A8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_REQ_INFO_PERMISSION_11 0x1DF805A8u
+
+//! Register Reset Value
+#define TDM2R_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_READ_PERMISSION_11 Register TDM2R_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_READ_PERMISSION_11 0x805B0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_READ_PERMISSION_11 0x1DF805B0u
+
+//! Register Reset Value
+#define TDM2R_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_WRITE_PERMISSION_11 Register TDM2R_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_WRITE_PERMISSION_11 0x805B8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_WRITE_PERMISSION_11 0x1DF805B8u
+
+//! Register Reset Value
+#define TDM2R_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_ADDR_MATCH_12 Register TDM2R_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ADDR_MATCH_12 0x805C0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ADDR_MATCH_12 0x1DF805C0u
+
+//! Register Reset Value
+#define TDM2R_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2R_PM_REQ_INFO_PERMISSION_12 Register TDM2R_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_REQ_INFO_PERMISSION_12 0x805C8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_REQ_INFO_PERMISSION_12 0x1DF805C8u
+
+//! Register Reset Value
+#define TDM2R_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_READ_PERMISSION_12 Register TDM2R_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_READ_PERMISSION_12 0x805D0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_READ_PERMISSION_12 0x1DF805D0u
+
+//! Register Reset Value
+#define TDM2R_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_WRITE_PERMISSION_12 Register TDM2R_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_WRITE_PERMISSION_12 0x805D8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_WRITE_PERMISSION_12 0x1DF805D8u
+
+//! Register Reset Value
+#define TDM2R_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_ADDR_MATCH_13 Register TDM2R_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ADDR_MATCH_13 0x805E0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ADDR_MATCH_13 0x1DF805E0u
+
+//! Register Reset Value
+#define TDM2R_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2R_PM_REQ_INFO_PERMISSION_13 Register TDM2R_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_REQ_INFO_PERMISSION_13 0x805E8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_REQ_INFO_PERMISSION_13 0x1DF805E8u
+
+//! Register Reset Value
+#define TDM2R_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_READ_PERMISSION_13 Register TDM2R_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_READ_PERMISSION_13 0x805F0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_READ_PERMISSION_13 0x1DF805F0u
+
+//! Register Reset Value
+#define TDM2R_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_WRITE_PERMISSION_13 Register TDM2R_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_WRITE_PERMISSION_13 0x805F8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_WRITE_PERMISSION_13 0x1DF805F8u
+
+//! Register Reset Value
+#define TDM2R_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_ADDR_MATCH_14 Register TDM2R_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ADDR_MATCH_14 0x80600
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ADDR_MATCH_14 0x1DF80600u
+
+//! Register Reset Value
+#define TDM2R_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2R_PM_REQ_INFO_PERMISSION_14 Register TDM2R_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_REQ_INFO_PERMISSION_14 0x80608
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_REQ_INFO_PERMISSION_14 0x1DF80608u
+
+//! Register Reset Value
+#define TDM2R_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_READ_PERMISSION_14 Register TDM2R_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_READ_PERMISSION_14 0x80610
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_READ_PERMISSION_14 0x1DF80610u
+
+//! Register Reset Value
+#define TDM2R_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_WRITE_PERMISSION_14 Register TDM2R_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_WRITE_PERMISSION_14 0x80618
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_WRITE_PERMISSION_14 0x1DF80618u
+
+//! Register Reset Value
+#define TDM2R_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_ADDR_MATCH_15 Register TDM2R_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_ADDR_MATCH_15 0x80620
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_ADDR_MATCH_15 0x1DF80620u
+
+//! Register Reset Value
+#define TDM2R_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2R_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2R_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2R_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2R_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2R_PM_REQ_INFO_PERMISSION_15 Register TDM2R_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_REQ_INFO_PERMISSION_15 0x80628
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_REQ_INFO_PERMISSION_15 0x1DF80628u
+
+//! Register Reset Value
+#define TDM2R_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2R_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_READ_PERMISSION_15 Register TDM2R_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_READ_PERMISSION_15 0x80630
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_READ_PERMISSION_15 0x1DF80630u
+
+//! Register Reset Value
+#define TDM2R_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2R_PM_WRITE_PERMISSION_15 Register TDM2R_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM2R_PM_WRITE_PERMISSION_15 0x80638
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2R_PM_WRITE_PERMISSION_15 0x1DF80638u
+
+//! Register Reset Value
+#define TDM2R_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2R_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_ERROR_LOG Register TDM2T_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ERROR_LOG 0x80820
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ERROR_LOG 0x1DF80820u
+
+//! Register Reset Value
+#define TDM2T_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TDM2T_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TDM2T_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TDM2T_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TDM2T_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TDM2T_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TDM2T_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TDM2T_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TDM2T_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TDM2T_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TDM2T_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TDM2T_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TDM2T_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TDM2T_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TDM2T_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TDM2T_PM_CONTROL Register TDM2T_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_CONTROL 0x80828
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_CONTROL 0x1DF80828u
+
+//! Register Reset Value
+#define TDM2T_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TDM2T_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TDM2T_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TDM2T_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TDM2T_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TDM2T_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TDM2T_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TDM2T_PM_ERROR_CLEAR_SINGLE Register TDM2T_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ERROR_CLEAR_SINGLE 0x80830
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ERROR_CLEAR_SINGLE 0x1DF80830u
+
+//! Register Reset Value
+#define TDM2T_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TDM2T_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TDM2T_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TDM2T_PM_ERROR_CLEAR_MULTI Register TDM2T_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ERROR_CLEAR_MULTI 0x80838
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ERROR_CLEAR_MULTI 0x1DF80838u
+
+//! Register Reset Value
+#define TDM2T_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TDM2T_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TDM2T_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TDM2T_PM_REQ_INFO_PERMISSION_0 Register TDM2T_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_REQ_INFO_PERMISSION_0 0x80848
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_REQ_INFO_PERMISSION_0 0x1DF80848u
+
+//! Register Reset Value
+#define TDM2T_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_READ_PERMISSION_0 Register TDM2T_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_READ_PERMISSION_0 0x80850
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_READ_PERMISSION_0 0x1DF80850u
+
+//! Register Reset Value
+#define TDM2T_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TDM2T_PM_WRITE_PERMISSION_0 Register TDM2T_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_WRITE_PERMISSION_0 0x80858
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_WRITE_PERMISSION_0 0x1DF80858u
+
+//! Register Reset Value
+#define TDM2T_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TDM2T_PM_ADDR_MATCH_1 Register TDM2T_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ADDR_MATCH_1 0x80860
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ADDR_MATCH_1 0x1DF80860u
+
+//! Register Reset Value
+#define TDM2T_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2T_PM_REQ_INFO_PERMISSION_1 Register TDM2T_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_REQ_INFO_PERMISSION_1 0x80868
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_REQ_INFO_PERMISSION_1 0x1DF80868u
+
+//! Register Reset Value
+#define TDM2T_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_READ_PERMISSION_1 Register TDM2T_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_READ_PERMISSION_1 0x80870
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_READ_PERMISSION_1 0x1DF80870u
+
+//! Register Reset Value
+#define TDM2T_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_WRITE_PERMISSION_1 Register TDM2T_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_WRITE_PERMISSION_1 0x80878
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_WRITE_PERMISSION_1 0x1DF80878u
+
+//! Register Reset Value
+#define TDM2T_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_ADDR_MATCH_2 Register TDM2T_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ADDR_MATCH_2 0x80880
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ADDR_MATCH_2 0x1DF80880u
+
+//! Register Reset Value
+#define TDM2T_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2T_PM_REQ_INFO_PERMISSION_2 Register TDM2T_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_REQ_INFO_PERMISSION_2 0x80888
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_REQ_INFO_PERMISSION_2 0x1DF80888u
+
+//! Register Reset Value
+#define TDM2T_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_READ_PERMISSION_2 Register TDM2T_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_READ_PERMISSION_2 0x80890
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_READ_PERMISSION_2 0x1DF80890u
+
+//! Register Reset Value
+#define TDM2T_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_WRITE_PERMISSION_2 Register TDM2T_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_WRITE_PERMISSION_2 0x80898
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_WRITE_PERMISSION_2 0x1DF80898u
+
+//! Register Reset Value
+#define TDM2T_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_ADDR_MATCH_3 Register TDM2T_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ADDR_MATCH_3 0x808A0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ADDR_MATCH_3 0x1DF808A0u
+
+//! Register Reset Value
+#define TDM2T_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2T_PM_REQ_INFO_PERMISSION_3 Register TDM2T_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_REQ_INFO_PERMISSION_3 0x808A8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_REQ_INFO_PERMISSION_3 0x1DF808A8u
+
+//! Register Reset Value
+#define TDM2T_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_READ_PERMISSION_3 Register TDM2T_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_READ_PERMISSION_3 0x808B0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_READ_PERMISSION_3 0x1DF808B0u
+
+//! Register Reset Value
+#define TDM2T_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_WRITE_PERMISSION_3 Register TDM2T_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_WRITE_PERMISSION_3 0x808B8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_WRITE_PERMISSION_3 0x1DF808B8u
+
+//! Register Reset Value
+#define TDM2T_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_ADDR_MATCH_4 Register TDM2T_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ADDR_MATCH_4 0x808C0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ADDR_MATCH_4 0x1DF808C0u
+
+//! Register Reset Value
+#define TDM2T_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2T_PM_REQ_INFO_PERMISSION_4 Register TDM2T_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_REQ_INFO_PERMISSION_4 0x808C8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_REQ_INFO_PERMISSION_4 0x1DF808C8u
+
+//! Register Reset Value
+#define TDM2T_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_READ_PERMISSION_4 Register TDM2T_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_READ_PERMISSION_4 0x808D0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_READ_PERMISSION_4 0x1DF808D0u
+
+//! Register Reset Value
+#define TDM2T_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_WRITE_PERMISSION_4 Register TDM2T_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_WRITE_PERMISSION_4 0x808D8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_WRITE_PERMISSION_4 0x1DF808D8u
+
+//! Register Reset Value
+#define TDM2T_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_ADDR_MATCH_5 Register TDM2T_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ADDR_MATCH_5 0x808E0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ADDR_MATCH_5 0x1DF808E0u
+
+//! Register Reset Value
+#define TDM2T_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2T_PM_REQ_INFO_PERMISSION_5 Register TDM2T_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_REQ_INFO_PERMISSION_5 0x808E8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_REQ_INFO_PERMISSION_5 0x1DF808E8u
+
+//! Register Reset Value
+#define TDM2T_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_READ_PERMISSION_5 Register TDM2T_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_READ_PERMISSION_5 0x808F0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_READ_PERMISSION_5 0x1DF808F0u
+
+//! Register Reset Value
+#define TDM2T_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_WRITE_PERMISSION_5 Register TDM2T_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_WRITE_PERMISSION_5 0x808F8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_WRITE_PERMISSION_5 0x1DF808F8u
+
+//! Register Reset Value
+#define TDM2T_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_ADDR_MATCH_6 Register TDM2T_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ADDR_MATCH_6 0x80900
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ADDR_MATCH_6 0x1DF80900u
+
+//! Register Reset Value
+#define TDM2T_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2T_PM_REQ_INFO_PERMISSION_6 Register TDM2T_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_REQ_INFO_PERMISSION_6 0x80908
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_REQ_INFO_PERMISSION_6 0x1DF80908u
+
+//! Register Reset Value
+#define TDM2T_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_READ_PERMISSION_6 Register TDM2T_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_READ_PERMISSION_6 0x80910
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_READ_PERMISSION_6 0x1DF80910u
+
+//! Register Reset Value
+#define TDM2T_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_WRITE_PERMISSION_6 Register TDM2T_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_WRITE_PERMISSION_6 0x80918
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_WRITE_PERMISSION_6 0x1DF80918u
+
+//! Register Reset Value
+#define TDM2T_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_ADDR_MATCH_7 Register TDM2T_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ADDR_MATCH_7 0x80920
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ADDR_MATCH_7 0x1DF80920u
+
+//! Register Reset Value
+#define TDM2T_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2T_PM_REQ_INFO_PERMISSION_7 Register TDM2T_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_REQ_INFO_PERMISSION_7 0x80928
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_REQ_INFO_PERMISSION_7 0x1DF80928u
+
+//! Register Reset Value
+#define TDM2T_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_READ_PERMISSION_7 Register TDM2T_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_READ_PERMISSION_7 0x80930
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_READ_PERMISSION_7 0x1DF80930u
+
+//! Register Reset Value
+#define TDM2T_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_WRITE_PERMISSION_7 Register TDM2T_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_WRITE_PERMISSION_7 0x80938
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_WRITE_PERMISSION_7 0x1DF80938u
+
+//! Register Reset Value
+#define TDM2T_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_ADDR_MATCH_8 Register TDM2T_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ADDR_MATCH_8 0x80940
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ADDR_MATCH_8 0x1DF80940u
+
+//! Register Reset Value
+#define TDM2T_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2T_PM_REQ_INFO_PERMISSION_8 Register TDM2T_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_REQ_INFO_PERMISSION_8 0x80948
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_REQ_INFO_PERMISSION_8 0x1DF80948u
+
+//! Register Reset Value
+#define TDM2T_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_READ_PERMISSION_8 Register TDM2T_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_READ_PERMISSION_8 0x80950
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_READ_PERMISSION_8 0x1DF80950u
+
+//! Register Reset Value
+#define TDM2T_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_WRITE_PERMISSION_8 Register TDM2T_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_WRITE_PERMISSION_8 0x80958
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_WRITE_PERMISSION_8 0x1DF80958u
+
+//! Register Reset Value
+#define TDM2T_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_ADDR_MATCH_9 Register TDM2T_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ADDR_MATCH_9 0x80960
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ADDR_MATCH_9 0x1DF80960u
+
+//! Register Reset Value
+#define TDM2T_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2T_PM_REQ_INFO_PERMISSION_9 Register TDM2T_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_REQ_INFO_PERMISSION_9 0x80968
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_REQ_INFO_PERMISSION_9 0x1DF80968u
+
+//! Register Reset Value
+#define TDM2T_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_READ_PERMISSION_9 Register TDM2T_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_READ_PERMISSION_9 0x80970
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_READ_PERMISSION_9 0x1DF80970u
+
+//! Register Reset Value
+#define TDM2T_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_WRITE_PERMISSION_9 Register TDM2T_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_WRITE_PERMISSION_9 0x80978
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_WRITE_PERMISSION_9 0x1DF80978u
+
+//! Register Reset Value
+#define TDM2T_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_ADDR_MATCH_10 Register TDM2T_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ADDR_MATCH_10 0x80980
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ADDR_MATCH_10 0x1DF80980u
+
+//! Register Reset Value
+#define TDM2T_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2T_PM_REQ_INFO_PERMISSION_10 Register TDM2T_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_REQ_INFO_PERMISSION_10 0x80988
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_REQ_INFO_PERMISSION_10 0x1DF80988u
+
+//! Register Reset Value
+#define TDM2T_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_READ_PERMISSION_10 Register TDM2T_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_READ_PERMISSION_10 0x80990
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_READ_PERMISSION_10 0x1DF80990u
+
+//! Register Reset Value
+#define TDM2T_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_WRITE_PERMISSION_10 Register TDM2T_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_WRITE_PERMISSION_10 0x80998
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_WRITE_PERMISSION_10 0x1DF80998u
+
+//! Register Reset Value
+#define TDM2T_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_ADDR_MATCH_11 Register TDM2T_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ADDR_MATCH_11 0x809A0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ADDR_MATCH_11 0x1DF809A0u
+
+//! Register Reset Value
+#define TDM2T_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2T_PM_REQ_INFO_PERMISSION_11 Register TDM2T_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_REQ_INFO_PERMISSION_11 0x809A8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_REQ_INFO_PERMISSION_11 0x1DF809A8u
+
+//! Register Reset Value
+#define TDM2T_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_READ_PERMISSION_11 Register TDM2T_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_READ_PERMISSION_11 0x809B0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_READ_PERMISSION_11 0x1DF809B0u
+
+//! Register Reset Value
+#define TDM2T_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_WRITE_PERMISSION_11 Register TDM2T_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_WRITE_PERMISSION_11 0x809B8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_WRITE_PERMISSION_11 0x1DF809B8u
+
+//! Register Reset Value
+#define TDM2T_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_ADDR_MATCH_12 Register TDM2T_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ADDR_MATCH_12 0x809C0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ADDR_MATCH_12 0x1DF809C0u
+
+//! Register Reset Value
+#define TDM2T_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2T_PM_REQ_INFO_PERMISSION_12 Register TDM2T_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_REQ_INFO_PERMISSION_12 0x809C8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_REQ_INFO_PERMISSION_12 0x1DF809C8u
+
+//! Register Reset Value
+#define TDM2T_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_READ_PERMISSION_12 Register TDM2T_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_READ_PERMISSION_12 0x809D0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_READ_PERMISSION_12 0x1DF809D0u
+
+//! Register Reset Value
+#define TDM2T_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_WRITE_PERMISSION_12 Register TDM2T_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_WRITE_PERMISSION_12 0x809D8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_WRITE_PERMISSION_12 0x1DF809D8u
+
+//! Register Reset Value
+#define TDM2T_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_ADDR_MATCH_13 Register TDM2T_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ADDR_MATCH_13 0x809E0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ADDR_MATCH_13 0x1DF809E0u
+
+//! Register Reset Value
+#define TDM2T_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2T_PM_REQ_INFO_PERMISSION_13 Register TDM2T_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_REQ_INFO_PERMISSION_13 0x809E8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_REQ_INFO_PERMISSION_13 0x1DF809E8u
+
+//! Register Reset Value
+#define TDM2T_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_READ_PERMISSION_13 Register TDM2T_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_READ_PERMISSION_13 0x809F0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_READ_PERMISSION_13 0x1DF809F0u
+
+//! Register Reset Value
+#define TDM2T_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_WRITE_PERMISSION_13 Register TDM2T_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_WRITE_PERMISSION_13 0x809F8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_WRITE_PERMISSION_13 0x1DF809F8u
+
+//! Register Reset Value
+#define TDM2T_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_ADDR_MATCH_14 Register TDM2T_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ADDR_MATCH_14 0x80A00
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ADDR_MATCH_14 0x1DF80A00u
+
+//! Register Reset Value
+#define TDM2T_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2T_PM_REQ_INFO_PERMISSION_14 Register TDM2T_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_REQ_INFO_PERMISSION_14 0x80A08
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_REQ_INFO_PERMISSION_14 0x1DF80A08u
+
+//! Register Reset Value
+#define TDM2T_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_READ_PERMISSION_14 Register TDM2T_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_READ_PERMISSION_14 0x80A10
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_READ_PERMISSION_14 0x1DF80A10u
+
+//! Register Reset Value
+#define TDM2T_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_WRITE_PERMISSION_14 Register TDM2T_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_WRITE_PERMISSION_14 0x80A18
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_WRITE_PERMISSION_14 0x1DF80A18u
+
+//! Register Reset Value
+#define TDM2T_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_ADDR_MATCH_15 Register TDM2T_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_ADDR_MATCH_15 0x80A20
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_ADDR_MATCH_15 0x1DF80A20u
+
+//! Register Reset Value
+#define TDM2T_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM2T_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TDM2T_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM2T_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM2T_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM2T_PM_REQ_INFO_PERMISSION_15 Register TDM2T_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_REQ_INFO_PERMISSION_15 0x80A28
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_REQ_INFO_PERMISSION_15 0x1DF80A28u
+
+//! Register Reset Value
+#define TDM2T_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM2T_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_READ_PERMISSION_15 Register TDM2T_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_READ_PERMISSION_15 0x80A30
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_READ_PERMISSION_15 0x1DF80A30u
+
+//! Register Reset Value
+#define TDM2T_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM2T_PM_WRITE_PERMISSION_15 Register TDM2T_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM2T_PM_WRITE_PERMISSION_15 0x80A38
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TDM2T_PM_WRITE_PERMISSION_15 0x1DF80A38u
+
+//! Register Reset Value
+#define TDM2T_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM2T_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_ERROR_LOG Register TGWPL_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ERROR_LOG 0x80C20
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ERROR_LOG 0x1DF80C20u
+
+//! Register Reset Value
+#define TGWPL_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TGWPL_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TGWPL_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TGWPL_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TGWPL_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TGWPL_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TGWPL_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TGWPL_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TGWPL_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TGWPL_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TGWPL_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TGWPL_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TGWPL_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TGWPL_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TGWPL_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TGWPL_PM_CONTROL Register TGWPL_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_CONTROL 0x80C28
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_CONTROL 0x1DF80C28u
+
+//! Register Reset Value
+#define TGWPL_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TGWPL_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TGWPL_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TGWPL_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TGWPL_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TGWPL_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TGWPL_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TGWPL_PM_ERROR_CLEAR_SINGLE Register TGWPL_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ERROR_CLEAR_SINGLE 0x80C30
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ERROR_CLEAR_SINGLE 0x1DF80C30u
+
+//! Register Reset Value
+#define TGWPL_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TGWPL_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TGWPL_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TGWPL_PM_ERROR_CLEAR_MULTI Register TGWPL_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ERROR_CLEAR_MULTI 0x80C38
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ERROR_CLEAR_MULTI 0x1DF80C38u
+
+//! Register Reset Value
+#define TGWPL_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TGWPL_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TGWPL_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TGWPL_PM_REQ_INFO_PERMISSION_0 Register TGWPL_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_REQ_INFO_PERMISSION_0 0x80C48
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_REQ_INFO_PERMISSION_0 0x1DF80C48u
+
+//! Register Reset Value
+#define TGWPL_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_READ_PERMISSION_0 Register TGWPL_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_READ_PERMISSION_0 0x80C50
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_READ_PERMISSION_0 0x1DF80C50u
+
+//! Register Reset Value
+#define TGWPL_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TGWPL_PM_WRITE_PERMISSION_0 Register TGWPL_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_WRITE_PERMISSION_0 0x80C58
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_WRITE_PERMISSION_0 0x1DF80C58u
+
+//! Register Reset Value
+#define TGWPL_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TGWPL_PM_ADDR_MATCH_1 Register TGWPL_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ADDR_MATCH_1 0x80C60
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ADDR_MATCH_1 0x1DF80C60u
+
+//! Register Reset Value
+#define TGWPL_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPL_PM_REQ_INFO_PERMISSION_1 Register TGWPL_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_REQ_INFO_PERMISSION_1 0x80C68
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_REQ_INFO_PERMISSION_1 0x1DF80C68u
+
+//! Register Reset Value
+#define TGWPL_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_READ_PERMISSION_1 Register TGWPL_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_READ_PERMISSION_1 0x80C70
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_READ_PERMISSION_1 0x1DF80C70u
+
+//! Register Reset Value
+#define TGWPL_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_WRITE_PERMISSION_1 Register TGWPL_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_WRITE_PERMISSION_1 0x80C78
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_WRITE_PERMISSION_1 0x1DF80C78u
+
+//! Register Reset Value
+#define TGWPL_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_ADDR_MATCH_2 Register TGWPL_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ADDR_MATCH_2 0x80C80
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ADDR_MATCH_2 0x1DF80C80u
+
+//! Register Reset Value
+#define TGWPL_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPL_PM_REQ_INFO_PERMISSION_2 Register TGWPL_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_REQ_INFO_PERMISSION_2 0x80C88
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_REQ_INFO_PERMISSION_2 0x1DF80C88u
+
+//! Register Reset Value
+#define TGWPL_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_READ_PERMISSION_2 Register TGWPL_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_READ_PERMISSION_2 0x80C90
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_READ_PERMISSION_2 0x1DF80C90u
+
+//! Register Reset Value
+#define TGWPL_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_WRITE_PERMISSION_2 Register TGWPL_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_WRITE_PERMISSION_2 0x80C98
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_WRITE_PERMISSION_2 0x1DF80C98u
+
+//! Register Reset Value
+#define TGWPL_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_ADDR_MATCH_3 Register TGWPL_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ADDR_MATCH_3 0x80CA0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ADDR_MATCH_3 0x1DF80CA0u
+
+//! Register Reset Value
+#define TGWPL_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPL_PM_REQ_INFO_PERMISSION_3 Register TGWPL_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_REQ_INFO_PERMISSION_3 0x80CA8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_REQ_INFO_PERMISSION_3 0x1DF80CA8u
+
+//! Register Reset Value
+#define TGWPL_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_READ_PERMISSION_3 Register TGWPL_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_READ_PERMISSION_3 0x80CB0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_READ_PERMISSION_3 0x1DF80CB0u
+
+//! Register Reset Value
+#define TGWPL_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_WRITE_PERMISSION_3 Register TGWPL_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_WRITE_PERMISSION_3 0x80CB8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_WRITE_PERMISSION_3 0x1DF80CB8u
+
+//! Register Reset Value
+#define TGWPL_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_ADDR_MATCH_4 Register TGWPL_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ADDR_MATCH_4 0x80CC0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ADDR_MATCH_4 0x1DF80CC0u
+
+//! Register Reset Value
+#define TGWPL_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPL_PM_REQ_INFO_PERMISSION_4 Register TGWPL_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_REQ_INFO_PERMISSION_4 0x80CC8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_REQ_INFO_PERMISSION_4 0x1DF80CC8u
+
+//! Register Reset Value
+#define TGWPL_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_READ_PERMISSION_4 Register TGWPL_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_READ_PERMISSION_4 0x80CD0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_READ_PERMISSION_4 0x1DF80CD0u
+
+//! Register Reset Value
+#define TGWPL_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_WRITE_PERMISSION_4 Register TGWPL_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_WRITE_PERMISSION_4 0x80CD8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_WRITE_PERMISSION_4 0x1DF80CD8u
+
+//! Register Reset Value
+#define TGWPL_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_ADDR_MATCH_5 Register TGWPL_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ADDR_MATCH_5 0x80CE0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ADDR_MATCH_5 0x1DF80CE0u
+
+//! Register Reset Value
+#define TGWPL_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPL_PM_REQ_INFO_PERMISSION_5 Register TGWPL_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_REQ_INFO_PERMISSION_5 0x80CE8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_REQ_INFO_PERMISSION_5 0x1DF80CE8u
+
+//! Register Reset Value
+#define TGWPL_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_READ_PERMISSION_5 Register TGWPL_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_READ_PERMISSION_5 0x80CF0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_READ_PERMISSION_5 0x1DF80CF0u
+
+//! Register Reset Value
+#define TGWPL_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_WRITE_PERMISSION_5 Register TGWPL_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_WRITE_PERMISSION_5 0x80CF8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_WRITE_PERMISSION_5 0x1DF80CF8u
+
+//! Register Reset Value
+#define TGWPL_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_ADDR_MATCH_6 Register TGWPL_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ADDR_MATCH_6 0x80D00
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ADDR_MATCH_6 0x1DF80D00u
+
+//! Register Reset Value
+#define TGWPL_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPL_PM_REQ_INFO_PERMISSION_6 Register TGWPL_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_REQ_INFO_PERMISSION_6 0x80D08
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_REQ_INFO_PERMISSION_6 0x1DF80D08u
+
+//! Register Reset Value
+#define TGWPL_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_READ_PERMISSION_6 Register TGWPL_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_READ_PERMISSION_6 0x80D10
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_READ_PERMISSION_6 0x1DF80D10u
+
+//! Register Reset Value
+#define TGWPL_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_WRITE_PERMISSION_6 Register TGWPL_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_WRITE_PERMISSION_6 0x80D18
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_WRITE_PERMISSION_6 0x1DF80D18u
+
+//! Register Reset Value
+#define TGWPL_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_ADDR_MATCH_7 Register TGWPL_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ADDR_MATCH_7 0x80D20
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ADDR_MATCH_7 0x1DF80D20u
+
+//! Register Reset Value
+#define TGWPL_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPL_PM_REQ_INFO_PERMISSION_7 Register TGWPL_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_REQ_INFO_PERMISSION_7 0x80D28
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_REQ_INFO_PERMISSION_7 0x1DF80D28u
+
+//! Register Reset Value
+#define TGWPL_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_READ_PERMISSION_7 Register TGWPL_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_READ_PERMISSION_7 0x80D30
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_READ_PERMISSION_7 0x1DF80D30u
+
+//! Register Reset Value
+#define TGWPL_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_WRITE_PERMISSION_7 Register TGWPL_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_WRITE_PERMISSION_7 0x80D38
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_WRITE_PERMISSION_7 0x1DF80D38u
+
+//! Register Reset Value
+#define TGWPL_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_ADDR_MATCH_8 Register TGWPL_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ADDR_MATCH_8 0x80D40
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ADDR_MATCH_8 0x1DF80D40u
+
+//! Register Reset Value
+#define TGWPL_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPL_PM_REQ_INFO_PERMISSION_8 Register TGWPL_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_REQ_INFO_PERMISSION_8 0x80D48
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_REQ_INFO_PERMISSION_8 0x1DF80D48u
+
+//! Register Reset Value
+#define TGWPL_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_READ_PERMISSION_8 Register TGWPL_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_READ_PERMISSION_8 0x80D50
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_READ_PERMISSION_8 0x1DF80D50u
+
+//! Register Reset Value
+#define TGWPL_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_WRITE_PERMISSION_8 Register TGWPL_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_WRITE_PERMISSION_8 0x80D58
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_WRITE_PERMISSION_8 0x1DF80D58u
+
+//! Register Reset Value
+#define TGWPL_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_ADDR_MATCH_9 Register TGWPL_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ADDR_MATCH_9 0x80D60
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ADDR_MATCH_9 0x1DF80D60u
+
+//! Register Reset Value
+#define TGWPL_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPL_PM_REQ_INFO_PERMISSION_9 Register TGWPL_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_REQ_INFO_PERMISSION_9 0x80D68
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_REQ_INFO_PERMISSION_9 0x1DF80D68u
+
+//! Register Reset Value
+#define TGWPL_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_READ_PERMISSION_9 Register TGWPL_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_READ_PERMISSION_9 0x80D70
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_READ_PERMISSION_9 0x1DF80D70u
+
+//! Register Reset Value
+#define TGWPL_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_WRITE_PERMISSION_9 Register TGWPL_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_WRITE_PERMISSION_9 0x80D78
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_WRITE_PERMISSION_9 0x1DF80D78u
+
+//! Register Reset Value
+#define TGWPL_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_ADDR_MATCH_10 Register TGWPL_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ADDR_MATCH_10 0x80D80
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ADDR_MATCH_10 0x1DF80D80u
+
+//! Register Reset Value
+#define TGWPL_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPL_PM_REQ_INFO_PERMISSION_10 Register TGWPL_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_REQ_INFO_PERMISSION_10 0x80D88
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_REQ_INFO_PERMISSION_10 0x1DF80D88u
+
+//! Register Reset Value
+#define TGWPL_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_READ_PERMISSION_10 Register TGWPL_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_READ_PERMISSION_10 0x80D90
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_READ_PERMISSION_10 0x1DF80D90u
+
+//! Register Reset Value
+#define TGWPL_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_WRITE_PERMISSION_10 Register TGWPL_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_WRITE_PERMISSION_10 0x80D98
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_WRITE_PERMISSION_10 0x1DF80D98u
+
+//! Register Reset Value
+#define TGWPL_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_ADDR_MATCH_11 Register TGWPL_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ADDR_MATCH_11 0x80DA0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ADDR_MATCH_11 0x1DF80DA0u
+
+//! Register Reset Value
+#define TGWPL_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPL_PM_REQ_INFO_PERMISSION_11 Register TGWPL_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_REQ_INFO_PERMISSION_11 0x80DA8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_REQ_INFO_PERMISSION_11 0x1DF80DA8u
+
+//! Register Reset Value
+#define TGWPL_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_READ_PERMISSION_11 Register TGWPL_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_READ_PERMISSION_11 0x80DB0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_READ_PERMISSION_11 0x1DF80DB0u
+
+//! Register Reset Value
+#define TGWPL_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_WRITE_PERMISSION_11 Register TGWPL_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_WRITE_PERMISSION_11 0x80DB8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_WRITE_PERMISSION_11 0x1DF80DB8u
+
+//! Register Reset Value
+#define TGWPL_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_ADDR_MATCH_12 Register TGWPL_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ADDR_MATCH_12 0x80DC0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ADDR_MATCH_12 0x1DF80DC0u
+
+//! Register Reset Value
+#define TGWPL_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPL_PM_REQ_INFO_PERMISSION_12 Register TGWPL_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_REQ_INFO_PERMISSION_12 0x80DC8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_REQ_INFO_PERMISSION_12 0x1DF80DC8u
+
+//! Register Reset Value
+#define TGWPL_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_READ_PERMISSION_12 Register TGWPL_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_READ_PERMISSION_12 0x80DD0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_READ_PERMISSION_12 0x1DF80DD0u
+
+//! Register Reset Value
+#define TGWPL_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_WRITE_PERMISSION_12 Register TGWPL_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_WRITE_PERMISSION_12 0x80DD8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_WRITE_PERMISSION_12 0x1DF80DD8u
+
+//! Register Reset Value
+#define TGWPL_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_ADDR_MATCH_13 Register TGWPL_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ADDR_MATCH_13 0x80DE0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ADDR_MATCH_13 0x1DF80DE0u
+
+//! Register Reset Value
+#define TGWPL_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPL_PM_REQ_INFO_PERMISSION_13 Register TGWPL_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_REQ_INFO_PERMISSION_13 0x80DE8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_REQ_INFO_PERMISSION_13 0x1DF80DE8u
+
+//! Register Reset Value
+#define TGWPL_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_READ_PERMISSION_13 Register TGWPL_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_READ_PERMISSION_13 0x80DF0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_READ_PERMISSION_13 0x1DF80DF0u
+
+//! Register Reset Value
+#define TGWPL_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_WRITE_PERMISSION_13 Register TGWPL_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_WRITE_PERMISSION_13 0x80DF8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_WRITE_PERMISSION_13 0x1DF80DF8u
+
+//! Register Reset Value
+#define TGWPL_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_ADDR_MATCH_14 Register TGWPL_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ADDR_MATCH_14 0x80E00
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ADDR_MATCH_14 0x1DF80E00u
+
+//! Register Reset Value
+#define TGWPL_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPL_PM_REQ_INFO_PERMISSION_14 Register TGWPL_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_REQ_INFO_PERMISSION_14 0x80E08
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_REQ_INFO_PERMISSION_14 0x1DF80E08u
+
+//! Register Reset Value
+#define TGWPL_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_READ_PERMISSION_14 Register TGWPL_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_READ_PERMISSION_14 0x80E10
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_READ_PERMISSION_14 0x1DF80E10u
+
+//! Register Reset Value
+#define TGWPL_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_WRITE_PERMISSION_14 Register TGWPL_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_WRITE_PERMISSION_14 0x80E18
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_WRITE_PERMISSION_14 0x1DF80E18u
+
+//! Register Reset Value
+#define TGWPL_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_ADDR_MATCH_15 Register TGWPL_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_ADDR_MATCH_15 0x80E20
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_ADDR_MATCH_15 0x1DF80E20u
+
+//! Register Reset Value
+#define TGWPL_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPL_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPL_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPL_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPL_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPL_PM_REQ_INFO_PERMISSION_15 Register TGWPL_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_REQ_INFO_PERMISSION_15 0x80E28
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_REQ_INFO_PERMISSION_15 0x1DF80E28u
+
+//! Register Reset Value
+#define TGWPL_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPL_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_READ_PERMISSION_15 Register TGWPL_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_READ_PERMISSION_15 0x80E30
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_READ_PERMISSION_15 0x1DF80E30u
+
+//! Register Reset Value
+#define TGWPL_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPL_PM_WRITE_PERMISSION_15 Register TGWPL_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TGWPL_PM_WRITE_PERMISSION_15 0x80E38
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TGWPL_PM_WRITE_PERMISSION_15 0x1DF80E38u
+
+//! Register Reset Value
+#define TGWPL_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPL_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_ERROR_LOG Register TLN10_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ERROR_LOG 0x81020
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ERROR_LOG 0x1DF81020u
+
+//! Register Reset Value
+#define TLN10_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TLN10_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TLN10_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TLN10_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TLN10_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TLN10_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TLN10_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TLN10_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TLN10_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TLN10_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TLN10_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TLN10_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TLN10_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TLN10_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TLN10_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TLN10_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TLN10_PM_CONTROL Register TLN10_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_CONTROL 0x81028
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_CONTROL 0x1DF81028u
+
+//! Register Reset Value
+#define TLN10_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TLN10_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TLN10_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TLN10_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TLN10_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TLN10_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TLN10_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TLN10_PM_ERROR_CLEAR_SINGLE Register TLN10_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ERROR_CLEAR_SINGLE 0x81030
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ERROR_CLEAR_SINGLE 0x1DF81030u
+
+//! Register Reset Value
+#define TLN10_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TLN10_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TLN10_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN10_PM_ERROR_CLEAR_MULTI Register TLN10_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ERROR_CLEAR_MULTI 0x81038
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ERROR_CLEAR_MULTI 0x1DF81038u
+
+//! Register Reset Value
+#define TLN10_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TLN10_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TLN10_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN10_PM_REQ_INFO_PERMISSION_0 Register TLN10_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_REQ_INFO_PERMISSION_0 0x81048
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_REQ_INFO_PERMISSION_0 0x1DF81048u
+
+//! Register Reset Value
+#define TLN10_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_READ_PERMISSION_0 Register TLN10_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_READ_PERMISSION_0 0x81050
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_READ_PERMISSION_0 0x1DF81050u
+
+//! Register Reset Value
+#define TLN10_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN10_PM_WRITE_PERMISSION_0 Register TLN10_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_WRITE_PERMISSION_0 0x81058
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_WRITE_PERMISSION_0 0x1DF81058u
+
+//! Register Reset Value
+#define TLN10_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN10_PM_ADDR_MATCH_1 Register TLN10_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ADDR_MATCH_1 0x81060
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ADDR_MATCH_1 0x1DF81060u
+
+//! Register Reset Value
+#define TLN10_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN10_PM_REQ_INFO_PERMISSION_1 Register TLN10_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_REQ_INFO_PERMISSION_1 0x81068
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_REQ_INFO_PERMISSION_1 0x1DF81068u
+
+//! Register Reset Value
+#define TLN10_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_READ_PERMISSION_1 Register TLN10_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_READ_PERMISSION_1 0x81070
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_READ_PERMISSION_1 0x1DF81070u
+
+//! Register Reset Value
+#define TLN10_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_WRITE_PERMISSION_1 Register TLN10_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_WRITE_PERMISSION_1 0x81078
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_WRITE_PERMISSION_1 0x1DF81078u
+
+//! Register Reset Value
+#define TLN10_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_ADDR_MATCH_2 Register TLN10_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ADDR_MATCH_2 0x81080
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ADDR_MATCH_2 0x1DF81080u
+
+//! Register Reset Value
+#define TLN10_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN10_PM_REQ_INFO_PERMISSION_2 Register TLN10_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_REQ_INFO_PERMISSION_2 0x81088
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_REQ_INFO_PERMISSION_2 0x1DF81088u
+
+//! Register Reset Value
+#define TLN10_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_READ_PERMISSION_2 Register TLN10_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_READ_PERMISSION_2 0x81090
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_READ_PERMISSION_2 0x1DF81090u
+
+//! Register Reset Value
+#define TLN10_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_WRITE_PERMISSION_2 Register TLN10_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_WRITE_PERMISSION_2 0x81098
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_WRITE_PERMISSION_2 0x1DF81098u
+
+//! Register Reset Value
+#define TLN10_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_ADDR_MATCH_3 Register TLN10_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ADDR_MATCH_3 0x810A0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ADDR_MATCH_3 0x1DF810A0u
+
+//! Register Reset Value
+#define TLN10_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN10_PM_REQ_INFO_PERMISSION_3 Register TLN10_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_REQ_INFO_PERMISSION_3 0x810A8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_REQ_INFO_PERMISSION_3 0x1DF810A8u
+
+//! Register Reset Value
+#define TLN10_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_READ_PERMISSION_3 Register TLN10_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_READ_PERMISSION_3 0x810B0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_READ_PERMISSION_3 0x1DF810B0u
+
+//! Register Reset Value
+#define TLN10_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_WRITE_PERMISSION_3 Register TLN10_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_WRITE_PERMISSION_3 0x810B8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_WRITE_PERMISSION_3 0x1DF810B8u
+
+//! Register Reset Value
+#define TLN10_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_ADDR_MATCH_4 Register TLN10_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ADDR_MATCH_4 0x810C0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ADDR_MATCH_4 0x1DF810C0u
+
+//! Register Reset Value
+#define TLN10_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN10_PM_REQ_INFO_PERMISSION_4 Register TLN10_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_REQ_INFO_PERMISSION_4 0x810C8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_REQ_INFO_PERMISSION_4 0x1DF810C8u
+
+//! Register Reset Value
+#define TLN10_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_READ_PERMISSION_4 Register TLN10_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_READ_PERMISSION_4 0x810D0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_READ_PERMISSION_4 0x1DF810D0u
+
+//! Register Reset Value
+#define TLN10_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_WRITE_PERMISSION_4 Register TLN10_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_WRITE_PERMISSION_4 0x810D8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_WRITE_PERMISSION_4 0x1DF810D8u
+
+//! Register Reset Value
+#define TLN10_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_ADDR_MATCH_5 Register TLN10_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ADDR_MATCH_5 0x810E0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ADDR_MATCH_5 0x1DF810E0u
+
+//! Register Reset Value
+#define TLN10_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN10_PM_REQ_INFO_PERMISSION_5 Register TLN10_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_REQ_INFO_PERMISSION_5 0x810E8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_REQ_INFO_PERMISSION_5 0x1DF810E8u
+
+//! Register Reset Value
+#define TLN10_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_READ_PERMISSION_5 Register TLN10_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_READ_PERMISSION_5 0x810F0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_READ_PERMISSION_5 0x1DF810F0u
+
+//! Register Reset Value
+#define TLN10_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_WRITE_PERMISSION_5 Register TLN10_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_WRITE_PERMISSION_5 0x810F8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_WRITE_PERMISSION_5 0x1DF810F8u
+
+//! Register Reset Value
+#define TLN10_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_ADDR_MATCH_6 Register TLN10_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ADDR_MATCH_6 0x81100
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ADDR_MATCH_6 0x1DF81100u
+
+//! Register Reset Value
+#define TLN10_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN10_PM_REQ_INFO_PERMISSION_6 Register TLN10_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_REQ_INFO_PERMISSION_6 0x81108
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_REQ_INFO_PERMISSION_6 0x1DF81108u
+
+//! Register Reset Value
+#define TLN10_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_READ_PERMISSION_6 Register TLN10_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_READ_PERMISSION_6 0x81110
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_READ_PERMISSION_6 0x1DF81110u
+
+//! Register Reset Value
+#define TLN10_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_WRITE_PERMISSION_6 Register TLN10_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_WRITE_PERMISSION_6 0x81118
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_WRITE_PERMISSION_6 0x1DF81118u
+
+//! Register Reset Value
+#define TLN10_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_ADDR_MATCH_7 Register TLN10_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ADDR_MATCH_7 0x81120
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ADDR_MATCH_7 0x1DF81120u
+
+//! Register Reset Value
+#define TLN10_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN10_PM_REQ_INFO_PERMISSION_7 Register TLN10_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_REQ_INFO_PERMISSION_7 0x81128
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_REQ_INFO_PERMISSION_7 0x1DF81128u
+
+//! Register Reset Value
+#define TLN10_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_READ_PERMISSION_7 Register TLN10_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_READ_PERMISSION_7 0x81130
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_READ_PERMISSION_7 0x1DF81130u
+
+//! Register Reset Value
+#define TLN10_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_WRITE_PERMISSION_7 Register TLN10_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_WRITE_PERMISSION_7 0x81138
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_WRITE_PERMISSION_7 0x1DF81138u
+
+//! Register Reset Value
+#define TLN10_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_ADDR_MATCH_8 Register TLN10_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ADDR_MATCH_8 0x81140
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ADDR_MATCH_8 0x1DF81140u
+
+//! Register Reset Value
+#define TLN10_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN10_PM_REQ_INFO_PERMISSION_8 Register TLN10_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_REQ_INFO_PERMISSION_8 0x81148
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_REQ_INFO_PERMISSION_8 0x1DF81148u
+
+//! Register Reset Value
+#define TLN10_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_READ_PERMISSION_8 Register TLN10_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_READ_PERMISSION_8 0x81150
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_READ_PERMISSION_8 0x1DF81150u
+
+//! Register Reset Value
+#define TLN10_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_WRITE_PERMISSION_8 Register TLN10_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_WRITE_PERMISSION_8 0x81158
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_WRITE_PERMISSION_8 0x1DF81158u
+
+//! Register Reset Value
+#define TLN10_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_ADDR_MATCH_9 Register TLN10_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ADDR_MATCH_9 0x81160
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ADDR_MATCH_9 0x1DF81160u
+
+//! Register Reset Value
+#define TLN10_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN10_PM_REQ_INFO_PERMISSION_9 Register TLN10_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_REQ_INFO_PERMISSION_9 0x81168
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_REQ_INFO_PERMISSION_9 0x1DF81168u
+
+//! Register Reset Value
+#define TLN10_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_READ_PERMISSION_9 Register TLN10_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_READ_PERMISSION_9 0x81170
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_READ_PERMISSION_9 0x1DF81170u
+
+//! Register Reset Value
+#define TLN10_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_WRITE_PERMISSION_9 Register TLN10_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_WRITE_PERMISSION_9 0x81178
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_WRITE_PERMISSION_9 0x1DF81178u
+
+//! Register Reset Value
+#define TLN10_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_ADDR_MATCH_10 Register TLN10_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ADDR_MATCH_10 0x81180
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ADDR_MATCH_10 0x1DF81180u
+
+//! Register Reset Value
+#define TLN10_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN10_PM_REQ_INFO_PERMISSION_10 Register TLN10_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_REQ_INFO_PERMISSION_10 0x81188
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_REQ_INFO_PERMISSION_10 0x1DF81188u
+
+//! Register Reset Value
+#define TLN10_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_READ_PERMISSION_10 Register TLN10_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_READ_PERMISSION_10 0x81190
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_READ_PERMISSION_10 0x1DF81190u
+
+//! Register Reset Value
+#define TLN10_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_WRITE_PERMISSION_10 Register TLN10_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_WRITE_PERMISSION_10 0x81198
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_WRITE_PERMISSION_10 0x1DF81198u
+
+//! Register Reset Value
+#define TLN10_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_ADDR_MATCH_11 Register TLN10_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ADDR_MATCH_11 0x811A0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ADDR_MATCH_11 0x1DF811A0u
+
+//! Register Reset Value
+#define TLN10_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN10_PM_REQ_INFO_PERMISSION_11 Register TLN10_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_REQ_INFO_PERMISSION_11 0x811A8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_REQ_INFO_PERMISSION_11 0x1DF811A8u
+
+//! Register Reset Value
+#define TLN10_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_READ_PERMISSION_11 Register TLN10_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_READ_PERMISSION_11 0x811B0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_READ_PERMISSION_11 0x1DF811B0u
+
+//! Register Reset Value
+#define TLN10_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_WRITE_PERMISSION_11 Register TLN10_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_WRITE_PERMISSION_11 0x811B8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_WRITE_PERMISSION_11 0x1DF811B8u
+
+//! Register Reset Value
+#define TLN10_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_ADDR_MATCH_12 Register TLN10_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ADDR_MATCH_12 0x811C0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ADDR_MATCH_12 0x1DF811C0u
+
+//! Register Reset Value
+#define TLN10_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN10_PM_REQ_INFO_PERMISSION_12 Register TLN10_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_REQ_INFO_PERMISSION_12 0x811C8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_REQ_INFO_PERMISSION_12 0x1DF811C8u
+
+//! Register Reset Value
+#define TLN10_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_READ_PERMISSION_12 Register TLN10_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_READ_PERMISSION_12 0x811D0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_READ_PERMISSION_12 0x1DF811D0u
+
+//! Register Reset Value
+#define TLN10_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_WRITE_PERMISSION_12 Register TLN10_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_WRITE_PERMISSION_12 0x811D8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_WRITE_PERMISSION_12 0x1DF811D8u
+
+//! Register Reset Value
+#define TLN10_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_ADDR_MATCH_13 Register TLN10_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ADDR_MATCH_13 0x811E0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ADDR_MATCH_13 0x1DF811E0u
+
+//! Register Reset Value
+#define TLN10_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN10_PM_REQ_INFO_PERMISSION_13 Register TLN10_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_REQ_INFO_PERMISSION_13 0x811E8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_REQ_INFO_PERMISSION_13 0x1DF811E8u
+
+//! Register Reset Value
+#define TLN10_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_READ_PERMISSION_13 Register TLN10_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_READ_PERMISSION_13 0x811F0
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_READ_PERMISSION_13 0x1DF811F0u
+
+//! Register Reset Value
+#define TLN10_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_WRITE_PERMISSION_13 Register TLN10_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_WRITE_PERMISSION_13 0x811F8
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_WRITE_PERMISSION_13 0x1DF811F8u
+
+//! Register Reset Value
+#define TLN10_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_ADDR_MATCH_14 Register TLN10_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ADDR_MATCH_14 0x81200
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ADDR_MATCH_14 0x1DF81200u
+
+//! Register Reset Value
+#define TLN10_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN10_PM_REQ_INFO_PERMISSION_14 Register TLN10_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_REQ_INFO_PERMISSION_14 0x81208
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_REQ_INFO_PERMISSION_14 0x1DF81208u
+
+//! Register Reset Value
+#define TLN10_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_READ_PERMISSION_14 Register TLN10_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_READ_PERMISSION_14 0x81210
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_READ_PERMISSION_14 0x1DF81210u
+
+//! Register Reset Value
+#define TLN10_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_WRITE_PERMISSION_14 Register TLN10_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_WRITE_PERMISSION_14 0x81218
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_WRITE_PERMISSION_14 0x1DF81218u
+
+//! Register Reset Value
+#define TLN10_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_ADDR_MATCH_15 Register TLN10_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_ADDR_MATCH_15 0x81220
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_ADDR_MATCH_15 0x1DF81220u
+
+//! Register Reset Value
+#define TLN10_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN10_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TLN10_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN10_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN10_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN10_PM_REQ_INFO_PERMISSION_15 Register TLN10_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_REQ_INFO_PERMISSION_15 0x81228
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_REQ_INFO_PERMISSION_15 0x1DF81228u
+
+//! Register Reset Value
+#define TLN10_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN10_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_READ_PERMISSION_15 Register TLN10_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_READ_PERMISSION_15 0x81230
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_READ_PERMISSION_15 0x1DF81230u
+
+//! Register Reset Value
+#define TLN10_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN10_PM_WRITE_PERMISSION_15 Register TLN10_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN10_PM_WRITE_PERMISSION_15 0x81238
+//! Register Offset (absolute) for 1st Instance SSX1_SSX
+#define SSX1_SSX_TLN10_PM_WRITE_PERMISSION_15 0x1DF81238u
+
+//! Register Reset Value
+#define TLN10_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN10_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! @}
+
+#endif
diff --git a/arch/mips/include/asm/mach-lantiq/grx500/ssx2_ssx.h b/arch/mips/include/asm/mach-lantiq/grx500/ssx2_ssx.h
new file mode 100644
--- /dev/null
+++ b/arch/mips/include/asm/mach-lantiq/grx500/ssx2_ssx.h
@@ -0,0 +1,24276 @@
+//-----------------------------------------------------------------------------
+// LSD Generator
+//-----------------------------------------------------------------------------
+// Perl Package        : LSD::generator::targetC (v1.1)
+// LSD Source          : D:/Users/shij/Perforce/l1033.grx500.win.v_shij.priv.dfv.grx500.dfv/ipg_lsd/lsd_sys/source/xml/reg_files/ssx2_ssx.xml
+// Register File Name  : SSX2_SSX
+// Register File Title : SSX2_ssx
+// Register Width      : 64
+// Note                : Doxygen compliant comments
+//-----------------------------------------------------------------------------
+
+#ifndef _SSX2_SSX_H
+#define _SSX2_SSX_H
+
+//! \defgroup SSX2_SSX Register File SSX2_SSX - SSX2_ssx
+//! @{
+
+//! Base Address of SSX2_SSX
+#define SSX2_SSX_MODULE_BASE 0x1BF00000u
+
+//! \defgroup TREG2_RT_COMPONENT Register TREG2_RT_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_RT_COMPONENT 0x0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_RT_COMPONENT 0x1BF00000u
+
+//! Register Reset Value
+#define TREG2_RT_COMPONENT_RST 0x0000000062003532u
+
+//! Field REV - rev
+#define TREG2_RT_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TREG2_RT_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TREG2_RT_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TREG2_RT_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TREG2_RT_NETWORK Register TREG2_RT_NETWORK - network
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_RT_NETWORK 0x10
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_RT_NETWORK 0x1BF00010u
+
+//! Register Reset Value
+#define TREG2_RT_NETWORK_RST 0x0000000000000000u
+
+//! Field REV - rev
+#define TREG2_RT_NETWORK_REV_POS 32
+//! Field REV - rev
+#define TREG2_RT_NETWORK_REV_MASK 0xFFFF00000000u
+
+//! Field ID - id
+#define TREG2_RT_NETWORK_ID_POS 48
+//! Field ID - id
+#define TREG2_RT_NETWORK_ID_MASK 0xFFFF000000000000u
+
+//! @}
+
+//! \defgroup TREG2_RT_INITID_READBACK Register TREG2_RT_INITID_READBACK - initid_readback
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_RT_INITID_READBACK 0x70
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_RT_INITID_READBACK 0x1BF00070u
+
+//! Register Reset Value
+#define TREG2_RT_INITID_READBACK_RST 0x0000000000000000u
+
+//! Field INITID - initid
+#define TREG2_RT_INITID_READBACK_INITID_POS 0
+//! Field INITID - initid
+#define TREG2_RT_INITID_READBACK_INITID_MASK 0xFFu
+
+//! @}
+
+//! \defgroup TREG2_RT_NETWORK_CONTROL Register TREG2_RT_NETWORK_CONTROL - network_control
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_RT_NETWORK_CONTROL 0x78
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_RT_NETWORK_CONTROL 0x1BF00078u
+
+//! Register Reset Value
+#define TREG2_RT_NETWORK_CONTROL_RST 0x0000000000000000u
+
+//! Field TIMEOUT_BASE - timeout_base
+#define TREG2_RT_NETWORK_CONTROL_TIMEOUT_BASE_POS 8
+//! Field TIMEOUT_BASE - timeout_base
+#define TREG2_RT_NETWORK_CONTROL_TIMEOUT_BASE_MASK 0x700u
+
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG2_RT_NETWORK_CONTROL_CLOCK_GATE_DISABLE_POS 56
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG2_RT_NETWORK_CONTROL_CLOCK_GATE_DISABLE_MASK 0x100000000000000u
+
+//! @}
+
+//! \defgroup TREG2_SI_CONTROL Register TREG2_SI_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_SI_CONTROL 0x420
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_SI_CONTROL 0x1BF00420u
+
+//! Register Reset Value
+#define TREG2_SI_CONTROL_RST 0x0000000000000000u
+
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG2_SI_CONTROL_CLOCK_GATE_DISABLE_POS 56
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG2_SI_CONTROL_CLOCK_GATE_DISABLE_MASK 0x100000000000000u
+
+//! @}
+
+//! \defgroup TREG2_SI_FLAG_STATUS_0 Register TREG2_SI_FLAG_STATUS_0 - flag_status_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_SI_FLAG_STATUS_0 0x510
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_SI_FLAG_STATUS_0 0x1BF00510u
+
+//! Register Reset Value
+#define TREG2_SI_FLAG_STATUS_0_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG2_SI_FLAG_STATUS_0_STATUS_POS 0
+//! Field STATUS - status
+#define TREG2_SI_FLAG_STATUS_0_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_SI_FLAG_STATUS_1 Register TREG2_SI_FLAG_STATUS_1 - flag_status_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_SI_FLAG_STATUS_1 0x530
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_SI_FLAG_STATUS_1 0x1BF00530u
+
+//! Register Reset Value
+#define TREG2_SI_FLAG_STATUS_1_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG2_SI_FLAG_STATUS_1_STATUS_POS 0
+//! Field STATUS - status
+#define TREG2_SI_FLAG_STATUS_1_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_SI_FLAG_STATUS_2 Register TREG2_SI_FLAG_STATUS_2 - flag_status_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_SI_FLAG_STATUS_2 0x550
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_SI_FLAG_STATUS_2 0x1BF00550u
+
+//! Register Reset Value
+#define TREG2_SI_FLAG_STATUS_2_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG2_SI_FLAG_STATUS_2_STATUS_POS 0
+//! Field STATUS - status
+#define TREG2_SI_FLAG_STATUS_2_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_SI_FLAG_STATUS_3 Register TREG2_SI_FLAG_STATUS_3 - flag_status_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_SI_FLAG_STATUS_3 0x570
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_SI_FLAG_STATUS_3 0x1BF00570u
+
+//! Register Reset Value
+#define TREG2_SI_FLAG_STATUS_3_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG2_SI_FLAG_STATUS_3_STATUS_POS 0
+//! Field STATUS - status
+#define TREG2_SI_FLAG_STATUS_3_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_SI_FLAG_STATUS_4 Register TREG2_SI_FLAG_STATUS_4 - flag_status_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_SI_FLAG_STATUS_4 0x590
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_SI_FLAG_STATUS_4 0x1BF00590u
+
+//! Register Reset Value
+#define TREG2_SI_FLAG_STATUS_4_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG2_SI_FLAG_STATUS_4_STATUS_POS 0
+//! Field STATUS - status
+#define TREG2_SI_FLAG_STATUS_4_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_SI_FLAG_STATUS_5 Register TREG2_SI_FLAG_STATUS_5 - flag_status_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_SI_FLAG_STATUS_5 0x5B0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_SI_FLAG_STATUS_5 0x1BF005B0u
+
+//! Register Reset Value
+#define TREG2_SI_FLAG_STATUS_5_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG2_SI_FLAG_STATUS_5_STATUS_POS 0
+//! Field STATUS - status
+#define TREG2_SI_FLAG_STATUS_5_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_SI_FLAG_STATUS_6 Register TREG2_SI_FLAG_STATUS_6 - flag_status_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_SI_FLAG_STATUS_6 0x5D0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_SI_FLAG_STATUS_6 0x1BF005D0u
+
+//! Register Reset Value
+#define TREG2_SI_FLAG_STATUS_6_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG2_SI_FLAG_STATUS_6_STATUS_POS 0
+//! Field STATUS - status
+#define TREG2_SI_FLAG_STATUS_6_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_SI_FLAG_STATUS_7 Register TREG2_SI_FLAG_STATUS_7 - flag_status_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_SI_FLAG_STATUS_7 0x5F0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_SI_FLAG_STATUS_7 0x1BF005F0u
+
+//! Register Reset Value
+#define TREG2_SI_FLAG_STATUS_7_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG2_SI_FLAG_STATUS_7_STATUS_POS 0
+//! Field STATUS - status
+#define TREG2_SI_FLAG_STATUS_7_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_TA_COMPONENT Register TUS0_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_TA_COMPONENT 0x1000
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_TA_COMPONENT 0x1BF01000u
+
+//! Register Reset Value
+#define TUS0_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TUS0_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TUS0_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TUS0_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TUS0_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TUS0_TA_CORE Register TUS0_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_TA_CORE 0x1018
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_TA_CORE 0x1BF01018u
+
+//! Register Reset Value
+#define TUS0_TA_CORE_RST 0x000050C500250001u
+
+//! Field REV_CODE - rev_code
+#define TUS0_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TUS0_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TUS0_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TUS0_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TUS0_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TUS0_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TUS0_TA_AGENT_CONTROL Register TUS0_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_TA_AGENT_CONTROL 0x1020
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_TA_AGENT_CONTROL 0x1BF01020u
+
+//! Register Reset Value
+#define TUS0_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TUS0_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TUS0_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TUS0_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TUS0_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TUS0_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TUS0_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TUS0_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TUS0_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TUS0_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TUS0_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TUS0_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TUS0_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TUS0_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TUS0_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TUS0_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TUS0_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TUS0_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TUS0_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TUS0_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TUS0_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TUS0_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TUS0_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TUS0_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TUS0_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TUS0_TA_AGENT_STATUS Register TUS0_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_TA_AGENT_STATUS 0x1028
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_TA_AGENT_STATUS 0x1BF01028u
+
+//! Register Reset Value
+#define TUS0_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TUS0_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TUS0_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TUS0_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TUS0_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TUS0_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TUS0_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TUS0_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TUS0_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TUS0_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TUS0_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TUS0_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TUS0_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TUS0_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TUS0_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TUS0_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TUS0_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TUS0_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TUS0_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TUS0_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TUS0_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TUS0_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TUS0_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TUS0_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TUS0_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TUS0_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TUS0_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TUS0_TA_ERROR_LOG Register TUS0_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_TA_ERROR_LOG 0x1058
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_TA_ERROR_LOG 0x1BF01058u
+
+//! Register Reset Value
+#define TUS0_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TUS0_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TUS0_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TUS0_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TUS0_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TUS0_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TUS0_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TUS0_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TUS0_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TUS0_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TUS0_TA_ERROR_LOG_ADDR Register TUS0_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_TA_ERROR_LOG_ADDR 0x1060
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_TA_ERROR_LOG_ADDR 0x1BF01060u
+
+//! Register Reset Value
+#define TUS0_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TUS0_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TUS0_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_TA_BANDWIDTH_0 Register TUS0_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_TA_BANDWIDTH_0 0x1100
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_TA_BANDWIDTH_0 0x1BF01100u
+
+//! Register Reset Value
+#define TUS0_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TUS0_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TUS0_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TUS0_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TUS0_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TUS0_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TUS0_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TUS0_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TUS0_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS0_TA_BANDWIDTH_1 Register TUS0_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_TA_BANDWIDTH_1 0x1108
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_TA_BANDWIDTH_1 0x1BF01108u
+
+//! Register Reset Value
+#define TUS0_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TUS0_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TUS0_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TUS0_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TUS0_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TUS0_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TUS0_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TUS0_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TUS0_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS0_TA_BANDWIDTH_2 Register TUS0_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_TA_BANDWIDTH_2 0x1110
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_TA_BANDWIDTH_2 0x1BF01110u
+
+//! Register Reset Value
+#define TUS0_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TUS0_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TUS0_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TUS0_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TUS0_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TUS0_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TUS0_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TUS0_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TUS0_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS0_TA_BANDWIDTH_3 Register TUS0_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_TA_BANDWIDTH_3 0x1118
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_TA_BANDWIDTH_3 0x1BF01118u
+
+//! Register Reset Value
+#define TUS0_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TUS0_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TUS0_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TUS0_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TUS0_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TUS0_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TUS0_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TUS0_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TUS0_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS0_TA_ALLOC_LIMIT_0 Register TUS0_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_TA_ALLOC_LIMIT_0 0x1200
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_TA_ALLOC_LIMIT_0 0x1BF01200u
+
+//! Register Reset Value
+#define TUS0_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TUS0_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TUS0_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TUS0_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TUS0_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TUS0_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TUS0_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TUS0_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TUS0_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TUS0_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TUS0_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TUS0_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TUS0_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TUS0_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TUS0_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TUS0_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TUS0_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS0_TA_ALLOC_LIMIT_1 Register TUS0_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_TA_ALLOC_LIMIT_1 0x1208
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_TA_ALLOC_LIMIT_1 0x1BF01208u
+
+//! Register Reset Value
+#define TUS0_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TUS0_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TUS0_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TUS0_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TUS0_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TUS0_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TUS0_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TUS0_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TUS0_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TUS0_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TUS0_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TUS0_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TUS0_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TUS0_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TUS0_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TUS0_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TUS0_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS0_TA_ALLOC_LIMIT_2 Register TUS0_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_TA_ALLOC_LIMIT_2 0x1210
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_TA_ALLOC_LIMIT_2 0x1BF01210u
+
+//! Register Reset Value
+#define TUS0_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TUS0_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TUS0_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TUS0_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TUS0_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TUS0_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TUS0_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TUS0_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TUS0_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TUS0_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TUS0_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TUS0_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TUS0_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TUS0_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TUS0_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TUS0_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TUS0_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS0_TA_ALLOC_LIMIT_3 Register TUS0_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_TA_ALLOC_LIMIT_3 0x1218
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_TA_ALLOC_LIMIT_3 0x1BF01218u
+
+//! Register Reset Value
+#define TUS0_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TUS0_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TUS0_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TUS0_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TUS0_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TUS0_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TUS0_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TUS0_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TUS0_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TUS0_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TUS0_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TUS0_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TUS0_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TUS0_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TUS0_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TUS0_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TUS0_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS0C_TA_COMPONENT Register TUS0C_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_TA_COMPONENT 0x1400
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_TA_COMPONENT 0x1BF01400u
+
+//! Register Reset Value
+#define TUS0C_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TUS0C_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TUS0C_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TUS0C_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TUS0C_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TUS0C_TA_CORE Register TUS0C_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_TA_CORE 0x1418
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_TA_CORE 0x1BF01418u
+
+//! Register Reset Value
+#define TUS0C_TA_CORE_RST 0x000088C300260001u
+
+//! Field REV_CODE - rev_code
+#define TUS0C_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TUS0C_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TUS0C_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TUS0C_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TUS0C_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TUS0C_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TUS0C_TA_AGENT_CONTROL Register TUS0C_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_TA_AGENT_CONTROL 0x1420
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_TA_AGENT_CONTROL 0x1BF01420u
+
+//! Register Reset Value
+#define TUS0C_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TUS0C_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TUS0C_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TUS0C_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TUS0C_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TUS0C_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TUS0C_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TUS0C_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TUS0C_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TUS0C_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TUS0C_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TUS0C_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TUS0C_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TUS0C_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TUS0C_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TUS0C_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TUS0C_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TUS0C_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TUS0C_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TUS0C_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TUS0C_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TUS0C_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TUS0C_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TUS0C_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TUS0C_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TUS0C_TA_AGENT_STATUS Register TUS0C_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_TA_AGENT_STATUS 0x1428
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_TA_AGENT_STATUS 0x1BF01428u
+
+//! Register Reset Value
+#define TUS0C_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TUS0C_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TUS0C_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TUS0C_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TUS0C_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TUS0C_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TUS0C_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TUS0C_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TUS0C_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TUS0C_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TUS0C_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TUS0C_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TUS0C_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TUS0C_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TUS0C_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TUS0C_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TUS0C_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TUS0C_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TUS0C_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TUS0C_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TUS0C_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TUS0C_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TUS0C_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TUS0C_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TUS0C_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TUS0C_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TUS0C_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TUS0C_TA_ERROR_LOG Register TUS0C_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_TA_ERROR_LOG 0x1458
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_TA_ERROR_LOG 0x1BF01458u
+
+//! Register Reset Value
+#define TUS0C_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TUS0C_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TUS0C_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TUS0C_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TUS0C_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TUS0C_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TUS0C_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TUS0C_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TUS0C_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TUS0C_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TUS0C_TA_ERROR_LOG_ADDR Register TUS0C_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_TA_ERROR_LOG_ADDR 0x1460
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_TA_ERROR_LOG_ADDR 0x1BF01460u
+
+//! Register Reset Value
+#define TUS0C_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TUS0C_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TUS0C_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_TA_BANDWIDTH_0 Register TUS0C_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_TA_BANDWIDTH_0 0x1500
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_TA_BANDWIDTH_0 0x1BF01500u
+
+//! Register Reset Value
+#define TUS0C_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TUS0C_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TUS0C_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TUS0C_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TUS0C_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TUS0C_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TUS0C_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TUS0C_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TUS0C_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS0C_TA_BANDWIDTH_1 Register TUS0C_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_TA_BANDWIDTH_1 0x1508
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_TA_BANDWIDTH_1 0x1BF01508u
+
+//! Register Reset Value
+#define TUS0C_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TUS0C_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TUS0C_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TUS0C_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TUS0C_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TUS0C_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TUS0C_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TUS0C_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TUS0C_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS0C_TA_BANDWIDTH_2 Register TUS0C_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_TA_BANDWIDTH_2 0x1510
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_TA_BANDWIDTH_2 0x1BF01510u
+
+//! Register Reset Value
+#define TUS0C_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TUS0C_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TUS0C_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TUS0C_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TUS0C_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TUS0C_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TUS0C_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TUS0C_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TUS0C_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS0C_TA_BANDWIDTH_3 Register TUS0C_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_TA_BANDWIDTH_3 0x1518
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_TA_BANDWIDTH_3 0x1BF01518u
+
+//! Register Reset Value
+#define TUS0C_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TUS0C_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TUS0C_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TUS0C_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TUS0C_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TUS0C_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TUS0C_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TUS0C_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TUS0C_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS0C_TA_ALLOC_LIMIT_0 Register TUS0C_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_TA_ALLOC_LIMIT_0 0x1600
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_TA_ALLOC_LIMIT_0 0x1BF01600u
+
+//! Register Reset Value
+#define TUS0C_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TUS0C_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TUS0C_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TUS0C_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TUS0C_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TUS0C_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TUS0C_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TUS0C_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TUS0C_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TUS0C_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TUS0C_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TUS0C_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TUS0C_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TUS0C_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TUS0C_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TUS0C_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TUS0C_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS0C_TA_ALLOC_LIMIT_1 Register TUS0C_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_TA_ALLOC_LIMIT_1 0x1608
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_TA_ALLOC_LIMIT_1 0x1BF01608u
+
+//! Register Reset Value
+#define TUS0C_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TUS0C_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TUS0C_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TUS0C_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TUS0C_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TUS0C_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TUS0C_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TUS0C_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TUS0C_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TUS0C_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TUS0C_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TUS0C_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TUS0C_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TUS0C_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TUS0C_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TUS0C_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TUS0C_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS0C_TA_ALLOC_LIMIT_2 Register TUS0C_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_TA_ALLOC_LIMIT_2 0x1610
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_TA_ALLOC_LIMIT_2 0x1BF01610u
+
+//! Register Reset Value
+#define TUS0C_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TUS0C_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TUS0C_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TUS0C_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TUS0C_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TUS0C_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TUS0C_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TUS0C_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TUS0C_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TUS0C_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TUS0C_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TUS0C_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TUS0C_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TUS0C_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TUS0C_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TUS0C_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TUS0C_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS0C_TA_ALLOC_LIMIT_3 Register TUS0C_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_TA_ALLOC_LIMIT_3 0x1618
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_TA_ALLOC_LIMIT_3 0x1BF01618u
+
+//! Register Reset Value
+#define TUS0C_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TUS0C_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TUS0C_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TUS0C_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TUS0C_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TUS0C_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TUS0C_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TUS0C_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TUS0C_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TUS0C_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TUS0C_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TUS0C_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TUS0C_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TUS0C_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TUS0C_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TUS0C_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TUS0C_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS1_TA_COMPONENT Register TUS1_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_TA_COMPONENT 0x1800
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_TA_COMPONENT 0x1BF01800u
+
+//! Register Reset Value
+#define TUS1_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TUS1_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TUS1_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TUS1_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TUS1_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TUS1_TA_CORE Register TUS1_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_TA_CORE 0x1818
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_TA_CORE 0x1BF01818u
+
+//! Register Reset Value
+#define TUS1_TA_CORE_RST 0x000050C500270001u
+
+//! Field REV_CODE - rev_code
+#define TUS1_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TUS1_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TUS1_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TUS1_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TUS1_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TUS1_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TUS1_TA_AGENT_CONTROL Register TUS1_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_TA_AGENT_CONTROL 0x1820
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_TA_AGENT_CONTROL 0x1BF01820u
+
+//! Register Reset Value
+#define TUS1_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TUS1_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TUS1_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TUS1_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TUS1_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TUS1_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TUS1_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TUS1_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TUS1_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TUS1_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TUS1_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TUS1_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TUS1_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TUS1_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TUS1_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TUS1_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TUS1_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TUS1_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TUS1_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TUS1_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TUS1_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TUS1_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TUS1_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TUS1_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TUS1_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TUS1_TA_AGENT_STATUS Register TUS1_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_TA_AGENT_STATUS 0x1828
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_TA_AGENT_STATUS 0x1BF01828u
+
+//! Register Reset Value
+#define TUS1_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TUS1_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TUS1_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TUS1_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TUS1_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TUS1_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TUS1_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TUS1_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TUS1_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TUS1_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TUS1_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TUS1_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TUS1_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TUS1_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TUS1_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TUS1_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TUS1_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TUS1_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TUS1_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TUS1_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TUS1_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TUS1_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TUS1_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TUS1_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TUS1_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TUS1_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TUS1_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TUS1_TA_ERROR_LOG Register TUS1_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_TA_ERROR_LOG 0x1858
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_TA_ERROR_LOG 0x1BF01858u
+
+//! Register Reset Value
+#define TUS1_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TUS1_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TUS1_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TUS1_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TUS1_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TUS1_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TUS1_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TUS1_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TUS1_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TUS1_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TUS1_TA_ERROR_LOG_ADDR Register TUS1_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_TA_ERROR_LOG_ADDR 0x1860
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_TA_ERROR_LOG_ADDR 0x1BF01860u
+
+//! Register Reset Value
+#define TUS1_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TUS1_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TUS1_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_TA_BANDWIDTH_0 Register TUS1_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_TA_BANDWIDTH_0 0x1900
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_TA_BANDWIDTH_0 0x1BF01900u
+
+//! Register Reset Value
+#define TUS1_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TUS1_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TUS1_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TUS1_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TUS1_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TUS1_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TUS1_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TUS1_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TUS1_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS1_TA_BANDWIDTH_1 Register TUS1_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_TA_BANDWIDTH_1 0x1908
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_TA_BANDWIDTH_1 0x1BF01908u
+
+//! Register Reset Value
+#define TUS1_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TUS1_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TUS1_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TUS1_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TUS1_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TUS1_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TUS1_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TUS1_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TUS1_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS1_TA_BANDWIDTH_2 Register TUS1_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_TA_BANDWIDTH_2 0x1910
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_TA_BANDWIDTH_2 0x1BF01910u
+
+//! Register Reset Value
+#define TUS1_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TUS1_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TUS1_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TUS1_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TUS1_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TUS1_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TUS1_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TUS1_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TUS1_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS1_TA_BANDWIDTH_3 Register TUS1_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_TA_BANDWIDTH_3 0x1918
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_TA_BANDWIDTH_3 0x1BF01918u
+
+//! Register Reset Value
+#define TUS1_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TUS1_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TUS1_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TUS1_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TUS1_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TUS1_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TUS1_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TUS1_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TUS1_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS1_TA_ALLOC_LIMIT_0 Register TUS1_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_TA_ALLOC_LIMIT_0 0x1A00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_TA_ALLOC_LIMIT_0 0x1BF01A00u
+
+//! Register Reset Value
+#define TUS1_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TUS1_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TUS1_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TUS1_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TUS1_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TUS1_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TUS1_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TUS1_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TUS1_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TUS1_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TUS1_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TUS1_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TUS1_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TUS1_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TUS1_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TUS1_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TUS1_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS1_TA_ALLOC_LIMIT_1 Register TUS1_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_TA_ALLOC_LIMIT_1 0x1A08
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_TA_ALLOC_LIMIT_1 0x1BF01A08u
+
+//! Register Reset Value
+#define TUS1_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TUS1_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TUS1_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TUS1_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TUS1_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TUS1_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TUS1_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TUS1_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TUS1_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TUS1_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TUS1_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TUS1_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TUS1_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TUS1_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TUS1_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TUS1_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TUS1_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS1_TA_ALLOC_LIMIT_2 Register TUS1_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_TA_ALLOC_LIMIT_2 0x1A10
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_TA_ALLOC_LIMIT_2 0x1BF01A10u
+
+//! Register Reset Value
+#define TUS1_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TUS1_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TUS1_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TUS1_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TUS1_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TUS1_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TUS1_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TUS1_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TUS1_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TUS1_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TUS1_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TUS1_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TUS1_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TUS1_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TUS1_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TUS1_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TUS1_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS1_TA_ALLOC_LIMIT_3 Register TUS1_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_TA_ALLOC_LIMIT_3 0x1A18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_TA_ALLOC_LIMIT_3 0x1BF01A18u
+
+//! Register Reset Value
+#define TUS1_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TUS1_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TUS1_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TUS1_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TUS1_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TUS1_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TUS1_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TUS1_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TUS1_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TUS1_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TUS1_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TUS1_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TUS1_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TUS1_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TUS1_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TUS1_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TUS1_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS1C_TA_COMPONENT Register TUS1C_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_TA_COMPONENT 0x1C00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_TA_COMPONENT 0x1BF01C00u
+
+//! Register Reset Value
+#define TUS1C_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TUS1C_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TUS1C_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TUS1C_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TUS1C_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TUS1C_TA_CORE Register TUS1C_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_TA_CORE 0x1C18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_TA_CORE 0x1BF01C18u
+
+//! Register Reset Value
+#define TUS1C_TA_CORE_RST 0x000088C300280001u
+
+//! Field REV_CODE - rev_code
+#define TUS1C_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TUS1C_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TUS1C_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TUS1C_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TUS1C_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TUS1C_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TUS1C_TA_AGENT_CONTROL Register TUS1C_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_TA_AGENT_CONTROL 0x1C20
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_TA_AGENT_CONTROL 0x1BF01C20u
+
+//! Register Reset Value
+#define TUS1C_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TUS1C_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TUS1C_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TUS1C_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TUS1C_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TUS1C_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TUS1C_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TUS1C_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TUS1C_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TUS1C_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TUS1C_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TUS1C_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TUS1C_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TUS1C_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TUS1C_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TUS1C_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TUS1C_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TUS1C_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TUS1C_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TUS1C_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TUS1C_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TUS1C_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TUS1C_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TUS1C_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TUS1C_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TUS1C_TA_AGENT_STATUS Register TUS1C_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_TA_AGENT_STATUS 0x1C28
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_TA_AGENT_STATUS 0x1BF01C28u
+
+//! Register Reset Value
+#define TUS1C_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TUS1C_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TUS1C_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TUS1C_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TUS1C_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TUS1C_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TUS1C_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TUS1C_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TUS1C_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TUS1C_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TUS1C_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TUS1C_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TUS1C_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TUS1C_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TUS1C_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TUS1C_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TUS1C_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TUS1C_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TUS1C_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TUS1C_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TUS1C_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TUS1C_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TUS1C_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TUS1C_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TUS1C_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TUS1C_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TUS1C_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TUS1C_TA_ERROR_LOG Register TUS1C_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_TA_ERROR_LOG 0x1C58
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_TA_ERROR_LOG 0x1BF01C58u
+
+//! Register Reset Value
+#define TUS1C_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TUS1C_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TUS1C_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TUS1C_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TUS1C_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TUS1C_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TUS1C_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TUS1C_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TUS1C_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TUS1C_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TUS1C_TA_ERROR_LOG_ADDR Register TUS1C_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_TA_ERROR_LOG_ADDR 0x1C60
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_TA_ERROR_LOG_ADDR 0x1BF01C60u
+
+//! Register Reset Value
+#define TUS1C_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TUS1C_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TUS1C_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_TA_BANDWIDTH_0 Register TUS1C_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_TA_BANDWIDTH_0 0x1D00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_TA_BANDWIDTH_0 0x1BF01D00u
+
+//! Register Reset Value
+#define TUS1C_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TUS1C_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TUS1C_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TUS1C_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TUS1C_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TUS1C_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TUS1C_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TUS1C_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TUS1C_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS1C_TA_BANDWIDTH_1 Register TUS1C_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_TA_BANDWIDTH_1 0x1D08
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_TA_BANDWIDTH_1 0x1BF01D08u
+
+//! Register Reset Value
+#define TUS1C_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TUS1C_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TUS1C_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TUS1C_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TUS1C_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TUS1C_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TUS1C_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TUS1C_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TUS1C_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS1C_TA_BANDWIDTH_2 Register TUS1C_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_TA_BANDWIDTH_2 0x1D10
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_TA_BANDWIDTH_2 0x1BF01D10u
+
+//! Register Reset Value
+#define TUS1C_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TUS1C_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TUS1C_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TUS1C_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TUS1C_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TUS1C_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TUS1C_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TUS1C_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TUS1C_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS1C_TA_BANDWIDTH_3 Register TUS1C_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_TA_BANDWIDTH_3 0x1D18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_TA_BANDWIDTH_3 0x1BF01D18u
+
+//! Register Reset Value
+#define TUS1C_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TUS1C_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TUS1C_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TUS1C_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TUS1C_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TUS1C_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TUS1C_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TUS1C_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TUS1C_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS1C_TA_ALLOC_LIMIT_0 Register TUS1C_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_TA_ALLOC_LIMIT_0 0x1E00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_TA_ALLOC_LIMIT_0 0x1BF01E00u
+
+//! Register Reset Value
+#define TUS1C_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TUS1C_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TUS1C_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TUS1C_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TUS1C_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TUS1C_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TUS1C_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TUS1C_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TUS1C_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TUS1C_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TUS1C_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TUS1C_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TUS1C_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TUS1C_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TUS1C_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TUS1C_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TUS1C_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS1C_TA_ALLOC_LIMIT_1 Register TUS1C_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_TA_ALLOC_LIMIT_1 0x1E08
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_TA_ALLOC_LIMIT_1 0x1BF01E08u
+
+//! Register Reset Value
+#define TUS1C_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TUS1C_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TUS1C_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TUS1C_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TUS1C_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TUS1C_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TUS1C_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TUS1C_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TUS1C_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TUS1C_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TUS1C_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TUS1C_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TUS1C_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TUS1C_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TUS1C_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TUS1C_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TUS1C_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS1C_TA_ALLOC_LIMIT_2 Register TUS1C_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_TA_ALLOC_LIMIT_2 0x1E10
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_TA_ALLOC_LIMIT_2 0x1BF01E10u
+
+//! Register Reset Value
+#define TUS1C_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TUS1C_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TUS1C_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TUS1C_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TUS1C_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TUS1C_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TUS1C_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TUS1C_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TUS1C_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TUS1C_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TUS1C_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TUS1C_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TUS1C_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TUS1C_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TUS1C_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TUS1C_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TUS1C_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TUS1C_TA_ALLOC_LIMIT_3 Register TUS1C_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_TA_ALLOC_LIMIT_3 0x1E18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_TA_ALLOC_LIMIT_3 0x1BF01E18u
+
+//! Register Reset Value
+#define TUS1C_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TUS1C_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TUS1C_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TUS1C_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TUS1C_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TUS1C_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TUS1C_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TUS1C_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TUS1C_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TUS1C_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TUS1C_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TUS1C_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TUS1C_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TUS1C_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TUS1C_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TUS1C_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TUS1C_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM1R_TA_COMPONENT Register TDM1R_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_TA_COMPONENT 0x2000
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_TA_COMPONENT 0x1BF02000u
+
+//! Register Reset Value
+#define TDM1R_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TDM1R_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TDM1R_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TDM1R_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TDM1R_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TDM1R_TA_CORE Register TDM1R_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_TA_CORE 0x2018
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_TA_CORE 0x1BF02018u
+
+//! Register Reset Value
+#define TDM1R_TA_CORE_RST 0x000088C300240001u
+
+//! Field REV_CODE - rev_code
+#define TDM1R_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TDM1R_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TDM1R_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TDM1R_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TDM1R_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TDM1R_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TDM1R_TA_AGENT_CONTROL Register TDM1R_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_TA_AGENT_CONTROL 0x2020
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_TA_AGENT_CONTROL 0x1BF02020u
+
+//! Register Reset Value
+#define TDM1R_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TDM1R_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TDM1R_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TDM1R_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TDM1R_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM1R_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM1R_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM1R_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM1R_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TDM1R_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TDM1R_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TDM1R_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TDM1R_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TDM1R_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TDM1R_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TDM1R_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TDM1R_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TDM1R_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TDM1R_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TDM1R_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TDM1R_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TDM1R_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TDM1R_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TDM1R_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TDM1R_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TDM1R_TA_AGENT_STATUS Register TDM1R_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_TA_AGENT_STATUS 0x2028
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_TA_AGENT_STATUS 0x1BF02028u
+
+//! Register Reset Value
+#define TDM1R_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TDM1R_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TDM1R_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM1R_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM1R_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TDM1R_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TDM1R_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TDM1R_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TDM1R_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TDM1R_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TDM1R_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TDM1R_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TDM1R_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM1R_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM1R_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TDM1R_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TDM1R_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TDM1R_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TDM1R_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TDM1R_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TDM1R_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TDM1R_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TDM1R_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TDM1R_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TDM1R_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TDM1R_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TDM1R_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TDM1R_TA_ERROR_LOG Register TDM1R_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_TA_ERROR_LOG 0x2058
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_TA_ERROR_LOG 0x1BF02058u
+
+//! Register Reset Value
+#define TDM1R_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TDM1R_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TDM1R_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TDM1R_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TDM1R_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TDM1R_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TDM1R_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TDM1R_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TDM1R_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TDM1R_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TDM1R_TA_ERROR_LOG_ADDR Register TDM1R_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_TA_ERROR_LOG_ADDR 0x2060
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_TA_ERROR_LOG_ADDR 0x1BF02060u
+
+//! Register Reset Value
+#define TDM1R_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TDM1R_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TDM1R_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_TA_BANDWIDTH_0 Register TDM1R_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_TA_BANDWIDTH_0 0x2100
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_TA_BANDWIDTH_0 0x1BF02100u
+
+//! Register Reset Value
+#define TDM1R_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TDM1R_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TDM1R_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TDM1R_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TDM1R_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TDM1R_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TDM1R_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TDM1R_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TDM1R_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM1R_TA_BANDWIDTH_1 Register TDM1R_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_TA_BANDWIDTH_1 0x2108
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_TA_BANDWIDTH_1 0x1BF02108u
+
+//! Register Reset Value
+#define TDM1R_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TDM1R_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TDM1R_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TDM1R_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TDM1R_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TDM1R_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TDM1R_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TDM1R_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TDM1R_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM1R_TA_BANDWIDTH_2 Register TDM1R_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_TA_BANDWIDTH_2 0x2110
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_TA_BANDWIDTH_2 0x1BF02110u
+
+//! Register Reset Value
+#define TDM1R_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TDM1R_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TDM1R_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TDM1R_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TDM1R_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TDM1R_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TDM1R_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TDM1R_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TDM1R_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM1R_TA_BANDWIDTH_3 Register TDM1R_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_TA_BANDWIDTH_3 0x2118
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_TA_BANDWIDTH_3 0x1BF02118u
+
+//! Register Reset Value
+#define TDM1R_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TDM1R_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TDM1R_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TDM1R_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TDM1R_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TDM1R_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TDM1R_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TDM1R_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TDM1R_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM1R_TA_ALLOC_LIMIT_0 Register TDM1R_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_TA_ALLOC_LIMIT_0 0x2200
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_TA_ALLOC_LIMIT_0 0x1BF02200u
+
+//! Register Reset Value
+#define TDM1R_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TDM1R_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TDM1R_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TDM1R_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TDM1R_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TDM1R_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TDM1R_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TDM1R_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TDM1R_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TDM1R_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TDM1R_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TDM1R_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TDM1R_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TDM1R_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TDM1R_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TDM1R_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TDM1R_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM1R_TA_ALLOC_LIMIT_1 Register TDM1R_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_TA_ALLOC_LIMIT_1 0x2208
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_TA_ALLOC_LIMIT_1 0x1BF02208u
+
+//! Register Reset Value
+#define TDM1R_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TDM1R_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TDM1R_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TDM1R_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TDM1R_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TDM1R_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TDM1R_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TDM1R_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TDM1R_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TDM1R_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TDM1R_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TDM1R_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TDM1R_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TDM1R_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TDM1R_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TDM1R_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TDM1R_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM1R_TA_ALLOC_LIMIT_2 Register TDM1R_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_TA_ALLOC_LIMIT_2 0x2210
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_TA_ALLOC_LIMIT_2 0x1BF02210u
+
+//! Register Reset Value
+#define TDM1R_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TDM1R_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TDM1R_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TDM1R_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TDM1R_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TDM1R_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TDM1R_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TDM1R_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TDM1R_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TDM1R_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TDM1R_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TDM1R_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TDM1R_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TDM1R_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TDM1R_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TDM1R_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TDM1R_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM1R_TA_ALLOC_LIMIT_3 Register TDM1R_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_TA_ALLOC_LIMIT_3 0x2218
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_TA_ALLOC_LIMIT_3 0x1BF02218u
+
+//! Register Reset Value
+#define TDM1R_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TDM1R_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TDM1R_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TDM1R_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TDM1R_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TDM1R_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TDM1R_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TDM1R_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TDM1R_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TDM1R_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TDM1R_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TDM1R_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TDM1R_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TDM1R_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TDM1R_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TDM1R_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TDM1R_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM1T_TA_COMPONENT Register TDM1T_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_TA_COMPONENT 0x2400
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_TA_COMPONENT 0x1BF02400u
+
+//! Register Reset Value
+#define TDM1T_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TDM1T_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TDM1T_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TDM1T_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TDM1T_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TDM1T_TA_CORE Register TDM1T_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_TA_CORE 0x2418
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_TA_CORE 0x1BF02418u
+
+//! Register Reset Value
+#define TDM1T_TA_CORE_RST 0x000088C300230001u
+
+//! Field REV_CODE - rev_code
+#define TDM1T_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TDM1T_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TDM1T_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TDM1T_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TDM1T_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TDM1T_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TDM1T_TA_AGENT_CONTROL Register TDM1T_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_TA_AGENT_CONTROL 0x2420
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_TA_AGENT_CONTROL 0x1BF02420u
+
+//! Register Reset Value
+#define TDM1T_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TDM1T_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TDM1T_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TDM1T_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TDM1T_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM1T_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM1T_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM1T_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM1T_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TDM1T_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TDM1T_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TDM1T_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TDM1T_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TDM1T_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TDM1T_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TDM1T_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TDM1T_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TDM1T_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TDM1T_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TDM1T_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TDM1T_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TDM1T_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TDM1T_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TDM1T_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TDM1T_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TDM1T_TA_AGENT_STATUS Register TDM1T_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_TA_AGENT_STATUS 0x2428
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_TA_AGENT_STATUS 0x1BF02428u
+
+//! Register Reset Value
+#define TDM1T_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TDM1T_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TDM1T_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM1T_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDM1T_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TDM1T_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TDM1T_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TDM1T_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TDM1T_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TDM1T_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TDM1T_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TDM1T_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TDM1T_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM1T_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TDM1T_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TDM1T_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TDM1T_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TDM1T_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TDM1T_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TDM1T_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TDM1T_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TDM1T_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TDM1T_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TDM1T_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TDM1T_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TDM1T_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TDM1T_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TDM1T_TA_ERROR_LOG Register TDM1T_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_TA_ERROR_LOG 0x2458
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_TA_ERROR_LOG 0x1BF02458u
+
+//! Register Reset Value
+#define TDM1T_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TDM1T_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TDM1T_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TDM1T_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TDM1T_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TDM1T_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TDM1T_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TDM1T_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TDM1T_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TDM1T_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TDM1T_TA_ERROR_LOG_ADDR Register TDM1T_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_TA_ERROR_LOG_ADDR 0x2460
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_TA_ERROR_LOG_ADDR 0x1BF02460u
+
+//! Register Reset Value
+#define TDM1T_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TDM1T_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TDM1T_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_TA_BANDWIDTH_0 Register TDM1T_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_TA_BANDWIDTH_0 0x2500
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_TA_BANDWIDTH_0 0x1BF02500u
+
+//! Register Reset Value
+#define TDM1T_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TDM1T_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TDM1T_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TDM1T_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TDM1T_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TDM1T_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TDM1T_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TDM1T_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TDM1T_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM1T_TA_BANDWIDTH_1 Register TDM1T_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_TA_BANDWIDTH_1 0x2508
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_TA_BANDWIDTH_1 0x1BF02508u
+
+//! Register Reset Value
+#define TDM1T_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TDM1T_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TDM1T_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TDM1T_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TDM1T_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TDM1T_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TDM1T_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TDM1T_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TDM1T_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM1T_TA_BANDWIDTH_2 Register TDM1T_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_TA_BANDWIDTH_2 0x2510
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_TA_BANDWIDTH_2 0x1BF02510u
+
+//! Register Reset Value
+#define TDM1T_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TDM1T_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TDM1T_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TDM1T_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TDM1T_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TDM1T_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TDM1T_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TDM1T_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TDM1T_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM1T_TA_BANDWIDTH_3 Register TDM1T_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_TA_BANDWIDTH_3 0x2518
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_TA_BANDWIDTH_3 0x1BF02518u
+
+//! Register Reset Value
+#define TDM1T_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TDM1T_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TDM1T_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TDM1T_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TDM1T_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TDM1T_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TDM1T_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TDM1T_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TDM1T_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM1T_TA_ALLOC_LIMIT_0 Register TDM1T_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_TA_ALLOC_LIMIT_0 0x2600
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_TA_ALLOC_LIMIT_0 0x1BF02600u
+
+//! Register Reset Value
+#define TDM1T_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TDM1T_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TDM1T_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TDM1T_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TDM1T_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TDM1T_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TDM1T_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TDM1T_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TDM1T_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TDM1T_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TDM1T_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TDM1T_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TDM1T_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TDM1T_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TDM1T_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TDM1T_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TDM1T_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM1T_TA_ALLOC_LIMIT_1 Register TDM1T_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_TA_ALLOC_LIMIT_1 0x2608
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_TA_ALLOC_LIMIT_1 0x1BF02608u
+
+//! Register Reset Value
+#define TDM1T_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TDM1T_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TDM1T_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TDM1T_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TDM1T_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TDM1T_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TDM1T_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TDM1T_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TDM1T_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TDM1T_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TDM1T_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TDM1T_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TDM1T_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TDM1T_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TDM1T_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TDM1T_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TDM1T_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM1T_TA_ALLOC_LIMIT_2 Register TDM1T_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_TA_ALLOC_LIMIT_2 0x2610
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_TA_ALLOC_LIMIT_2 0x1BF02610u
+
+//! Register Reset Value
+#define TDM1T_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TDM1T_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TDM1T_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TDM1T_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TDM1T_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TDM1T_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TDM1T_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TDM1T_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TDM1T_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TDM1T_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TDM1T_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TDM1T_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TDM1T_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TDM1T_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TDM1T_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TDM1T_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TDM1T_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDM1T_TA_ALLOC_LIMIT_3 Register TDM1T_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_TA_ALLOC_LIMIT_3 0x2618
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_TA_ALLOC_LIMIT_3 0x1BF02618u
+
+//! Register Reset Value
+#define TDM1T_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TDM1T_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TDM1T_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TDM1T_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TDM1T_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TDM1T_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TDM1T_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TDM1T_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TDM1T_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TDM1T_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TDM1T_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TDM1T_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TDM1T_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TDM1T_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TDM1T_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TDM1T_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TDM1T_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TGWPR_TA_COMPONENT Register TGWPR_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_TA_COMPONENT 0x2800
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_TA_COMPONENT 0x1BF02800u
+
+//! Register Reset Value
+#define TGWPR_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TGWPR_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TGWPR_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TGWPR_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TGWPR_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TGWPR_TA_CORE Register TGWPR_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_TA_CORE 0x2818
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_TA_CORE 0x1BF02818u
+
+//! Register Reset Value
+#define TGWPR_TA_CORE_RST 0x000050C500220001u
+
+//! Field REV_CODE - rev_code
+#define TGWPR_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TGWPR_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TGWPR_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TGWPR_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TGWPR_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TGWPR_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TGWPR_TA_AGENT_CONTROL Register TGWPR_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_TA_AGENT_CONTROL 0x2820
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_TA_AGENT_CONTROL 0x1BF02820u
+
+//! Register Reset Value
+#define TGWPR_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TGWPR_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TGWPR_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TGWPR_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TGWPR_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TGWPR_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TGWPR_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TGWPR_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TGWPR_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TGWPR_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TGWPR_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TGWPR_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TGWPR_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TGWPR_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TGWPR_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TGWPR_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TGWPR_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TGWPR_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TGWPR_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TGWPR_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TGWPR_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TGWPR_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TGWPR_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TGWPR_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TGWPR_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TGWPR_TA_AGENT_STATUS Register TGWPR_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_TA_AGENT_STATUS 0x2828
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_TA_AGENT_STATUS 0x1BF02828u
+
+//! Register Reset Value
+#define TGWPR_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TGWPR_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TGWPR_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TGWPR_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TGWPR_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TGWPR_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TGWPR_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TGWPR_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TGWPR_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TGWPR_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TGWPR_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TGWPR_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TGWPR_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TGWPR_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TGWPR_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TGWPR_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TGWPR_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TGWPR_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TGWPR_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TGWPR_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TGWPR_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TGWPR_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TGWPR_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TGWPR_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TGWPR_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TGWPR_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TGWPR_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TGWPR_TA_ERROR_LOG Register TGWPR_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_TA_ERROR_LOG 0x2858
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_TA_ERROR_LOG 0x1BF02858u
+
+//! Register Reset Value
+#define TGWPR_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TGWPR_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TGWPR_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TGWPR_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TGWPR_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TGWPR_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TGWPR_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TGWPR_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TGWPR_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TGWPR_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TGWPR_TA_ERROR_LOG_ADDR Register TGWPR_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_TA_ERROR_LOG_ADDR 0x2860
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_TA_ERROR_LOG_ADDR 0x1BF02860u
+
+//! Register Reset Value
+#define TGWPR_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TGWPR_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TGWPR_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_TA_BANDWIDTH_0 Register TGWPR_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_TA_BANDWIDTH_0 0x2900
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_TA_BANDWIDTH_0 0x1BF02900u
+
+//! Register Reset Value
+#define TGWPR_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TGWPR_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TGWPR_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TGWPR_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TGWPR_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TGWPR_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TGWPR_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TGWPR_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TGWPR_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TGWPR_TA_BANDWIDTH_1 Register TGWPR_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_TA_BANDWIDTH_1 0x2908
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_TA_BANDWIDTH_1 0x1BF02908u
+
+//! Register Reset Value
+#define TGWPR_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TGWPR_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TGWPR_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TGWPR_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TGWPR_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TGWPR_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TGWPR_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TGWPR_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TGWPR_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TGWPR_TA_BANDWIDTH_2 Register TGWPR_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_TA_BANDWIDTH_2 0x2910
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_TA_BANDWIDTH_2 0x1BF02910u
+
+//! Register Reset Value
+#define TGWPR_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TGWPR_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TGWPR_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TGWPR_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TGWPR_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TGWPR_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TGWPR_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TGWPR_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TGWPR_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TGWPR_TA_BANDWIDTH_3 Register TGWPR_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_TA_BANDWIDTH_3 0x2918
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_TA_BANDWIDTH_3 0x1BF02918u
+
+//! Register Reset Value
+#define TGWPR_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TGWPR_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TGWPR_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TGWPR_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TGWPR_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TGWPR_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TGWPR_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TGWPR_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TGWPR_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TGWPR_TA_ALLOC_LIMIT_0 Register TGWPR_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_TA_ALLOC_LIMIT_0 0x2A00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_TA_ALLOC_LIMIT_0 0x1BF02A00u
+
+//! Register Reset Value
+#define TGWPR_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TGWPR_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TGWPR_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TGWPR_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TGWPR_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TGWPR_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TGWPR_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TGWPR_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TGWPR_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TGWPR_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TGWPR_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TGWPR_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TGWPR_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TGWPR_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TGWPR_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TGWPR_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TGWPR_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TGWPR_TA_ALLOC_LIMIT_1 Register TGWPR_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_TA_ALLOC_LIMIT_1 0x2A08
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_TA_ALLOC_LIMIT_1 0x1BF02A08u
+
+//! Register Reset Value
+#define TGWPR_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TGWPR_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TGWPR_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TGWPR_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TGWPR_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TGWPR_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TGWPR_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TGWPR_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TGWPR_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TGWPR_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TGWPR_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TGWPR_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TGWPR_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TGWPR_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TGWPR_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TGWPR_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TGWPR_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TGWPR_TA_ALLOC_LIMIT_2 Register TGWPR_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_TA_ALLOC_LIMIT_2 0x2A10
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_TA_ALLOC_LIMIT_2 0x1BF02A10u
+
+//! Register Reset Value
+#define TGWPR_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TGWPR_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TGWPR_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TGWPR_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TGWPR_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TGWPR_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TGWPR_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TGWPR_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TGWPR_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TGWPR_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TGWPR_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TGWPR_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TGWPR_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TGWPR_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TGWPR_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TGWPR_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TGWPR_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TGWPR_TA_ALLOC_LIMIT_3 Register TGWPR_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_TA_ALLOC_LIMIT_3 0x2A18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_TA_ALLOC_LIMIT_3 0x1BF02A18u
+
+//! Register Reset Value
+#define TGWPR_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TGWPR_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TGWPR_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TGWPR_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TGWPR_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TGWPR_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TGWPR_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TGWPR_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TGWPR_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TGWPR_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TGWPR_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TGWPR_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TGWPR_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TGWPR_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TGWPR_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TGWPR_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TGWPR_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN20_TA_COMPONENT Register TLN20_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_TA_COMPONENT 0x2C00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_TA_COMPONENT 0x1BF02C00u
+
+//! Register Reset Value
+#define TLN20_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TLN20_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TLN20_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TLN20_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TLN20_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TLN20_TA_CORE Register TLN20_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_TA_CORE 0x2C18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_TA_CORE 0x1BF02C18u
+
+//! Register Reset Value
+#define TLN20_TA_CORE_RST 0x000050C50F200001u
+
+//! Field REV_CODE - rev_code
+#define TLN20_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TLN20_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TLN20_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TLN20_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TLN20_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TLN20_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TLN20_TA_AGENT_CONTROL Register TLN20_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_TA_AGENT_CONTROL 0x2C20
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_TA_AGENT_CONTROL 0x1BF02C20u
+
+//! Register Reset Value
+#define TLN20_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TLN20_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TLN20_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TLN20_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TLN20_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN20_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN20_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN20_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN20_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TLN20_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TLN20_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TLN20_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TLN20_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TLN20_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TLN20_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TLN20_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TLN20_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TLN20_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TLN20_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TLN20_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TLN20_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TLN20_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TLN20_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TLN20_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TLN20_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TLN20_TA_AGENT_STATUS Register TLN20_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_TA_AGENT_STATUS 0x2C28
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_TA_AGENT_STATUS 0x1BF02C28u
+
+//! Register Reset Value
+#define TLN20_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TLN20_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TLN20_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN20_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN20_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TLN20_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TLN20_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TLN20_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TLN20_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TLN20_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TLN20_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TLN20_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TLN20_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN20_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN20_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TLN20_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TLN20_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TLN20_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TLN20_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TLN20_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TLN20_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TLN20_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TLN20_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TLN20_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TLN20_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TLN20_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TLN20_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TLN20_TA_ERROR_LOG Register TLN20_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_TA_ERROR_LOG 0x2C58
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_TA_ERROR_LOG 0x1BF02C58u
+
+//! Register Reset Value
+#define TLN20_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TLN20_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TLN20_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TLN20_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TLN20_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TLN20_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TLN20_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TLN20_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TLN20_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TLN20_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TLN20_TA_ERROR_LOG_ADDR Register TLN20_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_TA_ERROR_LOG_ADDR 0x2C60
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_TA_ERROR_LOG_ADDR 0x1BF02C60u
+
+//! Register Reset Value
+#define TLN20_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TLN20_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TLN20_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_TA_BANDWIDTH_0 Register TLN20_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_TA_BANDWIDTH_0 0x2D00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_TA_BANDWIDTH_0 0x1BF02D00u
+
+//! Register Reset Value
+#define TLN20_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TLN20_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TLN20_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TLN20_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TLN20_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TLN20_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TLN20_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TLN20_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TLN20_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN20_TA_BANDWIDTH_1 Register TLN20_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_TA_BANDWIDTH_1 0x2D08
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_TA_BANDWIDTH_1 0x1BF02D08u
+
+//! Register Reset Value
+#define TLN20_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TLN20_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TLN20_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TLN20_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TLN20_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TLN20_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TLN20_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TLN20_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TLN20_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN20_TA_BANDWIDTH_2 Register TLN20_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_TA_BANDWIDTH_2 0x2D10
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_TA_BANDWIDTH_2 0x1BF02D10u
+
+//! Register Reset Value
+#define TLN20_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TLN20_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TLN20_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TLN20_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TLN20_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TLN20_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TLN20_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TLN20_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TLN20_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN20_TA_BANDWIDTH_3 Register TLN20_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_TA_BANDWIDTH_3 0x2D18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_TA_BANDWIDTH_3 0x1BF02D18u
+
+//! Register Reset Value
+#define TLN20_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TLN20_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TLN20_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TLN20_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TLN20_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TLN20_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TLN20_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TLN20_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TLN20_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN20_TA_ALLOC_LIMIT_0 Register TLN20_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_TA_ALLOC_LIMIT_0 0x2E00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_TA_ALLOC_LIMIT_0 0x1BF02E00u
+
+//! Register Reset Value
+#define TLN20_TA_ALLOC_LIMIT_0_RST 0x0101010101010101u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TLN20_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TLN20_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TLN20_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TLN20_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TLN20_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TLN20_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TLN20_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TLN20_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TLN20_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TLN20_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TLN20_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TLN20_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TLN20_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TLN20_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TLN20_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TLN20_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN20_TA_ALLOC_LIMIT_1 Register TLN20_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_TA_ALLOC_LIMIT_1 0x2E08
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_TA_ALLOC_LIMIT_1 0x1BF02E08u
+
+//! Register Reset Value
+#define TLN20_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TLN20_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TLN20_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TLN20_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TLN20_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TLN20_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TLN20_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TLN20_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TLN20_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TLN20_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TLN20_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TLN20_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TLN20_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TLN20_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TLN20_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TLN20_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TLN20_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN20_TA_ALLOC_LIMIT_2 Register TLN20_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_TA_ALLOC_LIMIT_2 0x2E10
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_TA_ALLOC_LIMIT_2 0x1BF02E10u
+
+//! Register Reset Value
+#define TLN20_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TLN20_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TLN20_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TLN20_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TLN20_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TLN20_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TLN20_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TLN20_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TLN20_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TLN20_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TLN20_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TLN20_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TLN20_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TLN20_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TLN20_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TLN20_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TLN20_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN20_TA_ALLOC_LIMIT_3 Register TLN20_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_TA_ALLOC_LIMIT_3 0x2E18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_TA_ALLOC_LIMIT_3 0x1BF02E18u
+
+//! Register Reset Value
+#define TLN20_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TLN20_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TLN20_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TLN20_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TLN20_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TLN20_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TLN20_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TLN20_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TLN20_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TLN20_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TLN20_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TLN20_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TLN20_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TLN20_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TLN20_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TLN20_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TLN20_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS0W_IA_COMPONENT Register IUS0W_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IUS0W_IA_COMPONENT 0x10000
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0W_IA_COMPONENT 0x1BF10000u
+
+//! Register Reset Value
+#define IUS0W_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IUS0W_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IUS0W_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IUS0W_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IUS0W_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IUS0W_IA_CORE Register IUS0W_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IUS0W_IA_CORE 0x10018
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0W_IA_CORE 0x1BF10018u
+
+//! Register Reset Value
+#define IUS0W_IA_CORE_RST 0x0000CAFE01250000u
+
+//! Field REV_CODE - rev_code
+#define IUS0W_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IUS0W_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IUS0W_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IUS0W_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IUS0W_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IUS0W_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IUS0W_IA_AGENT_CONTROL Register IUS0W_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IUS0W_IA_AGENT_CONTROL 0x10020
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0W_IA_AGENT_CONTROL 0x1BF10020u
+
+//! Register Reset Value
+#define IUS0W_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IUS0W_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IUS0W_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IUS0W_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IUS0W_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IUS0W_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IUS0W_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IUS0W_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IUS0W_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IUS0W_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IUS0W_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IUS0W_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IUS0W_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IUS0W_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IUS0W_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IUS0W_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IUS0W_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IUS0W_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IUS0W_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IUS0W_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IUS0W_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IUS0W_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IUS0W_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IUS0W_IA_AGENT_STATUS Register IUS0W_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IUS0W_IA_AGENT_STATUS 0x10028
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0W_IA_AGENT_STATUS 0x1BF10028u
+
+//! Register Reset Value
+#define IUS0W_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IUS0W_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IUS0W_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IUS0W_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IUS0W_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IUS0W_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IUS0W_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IUS0W_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IUS0W_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IUS0W_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IUS0W_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IUS0W_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IUS0W_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IUS0W_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IUS0W_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IUS0W_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IUS0W_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IUS0W_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IUS0W_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IUS0W_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IUS0W_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IUS0W_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IUS0W_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IUS0W_IA_ERROR_LOG Register IUS0W_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IUS0W_IA_ERROR_LOG 0x10058
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0W_IA_ERROR_LOG 0x1BF10058u
+
+//! Register Reset Value
+#define IUS0W_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IUS0W_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IUS0W_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IUS0W_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IUS0W_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IUS0W_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IUS0W_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IUS0W_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IUS0W_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IUS0W_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IUS0W_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IUS0W_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IUS0W_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IUS0W_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IUS0W_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IUS0W_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IUS0W_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IUS0W_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IUS0W_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IUS0W_IA_ERROR_LOG_ADDR Register IUS0W_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IUS0W_IA_ERROR_LOG_ADDR 0x10060
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0W_IA_ERROR_LOG_ADDR 0x1BF10060u
+
+//! Register Reset Value
+#define IUS0W_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IUS0W_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IUS0W_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IUS0W_IA_CORE_FLAG Register IUS0W_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IUS0W_IA_CORE_FLAG 0x10068
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0W_IA_CORE_FLAG 0x1BF10068u
+
+//! Register Reset Value
+#define IUS0W_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IUS0W_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IUS0W_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IUS0W_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IUS0W_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IUS0W_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IUS0W_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IUS0W_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IUS0W_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IUS0W_IA_ADDR_FILL_IN Register IUS0W_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IUS0W_IA_ADDR_FILL_IN 0x10070
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0W_IA_ADDR_FILL_IN 0x1BF10070u
+
+//! Register Reset Value
+#define IUS0W_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IUS0W_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IUS0W_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IUS0W_IA_BANDWIDTH_0 Register IUS0W_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IUS0W_IA_BANDWIDTH_0 0x10100
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0W_IA_BANDWIDTH_0 0x1BF10100u
+
+//! Register Reset Value
+#define IUS0W_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IUS0W_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IUS0W_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IUS0W_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IUS0W_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IUS0W_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IUS0W_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IUS0W_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IUS0W_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IUS0W_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IUS0W_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IUS0W_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IUS0W_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IUS0W_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IUS0W_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IUS0W_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IUS0W_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS0W_IA_BANDWIDTH_1 Register IUS0W_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IUS0W_IA_BANDWIDTH_1 0x10108
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0W_IA_BANDWIDTH_1 0x1BF10108u
+
+//! Register Reset Value
+#define IUS0W_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IUS0W_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IUS0W_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IUS0W_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IUS0W_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IUS0W_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IUS0W_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IUS0W_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IUS0W_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IUS0W_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IUS0W_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IUS0W_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IUS0W_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IUS0W_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IUS0W_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IUS0W_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IUS0W_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS0W_IA_BANDWIDTH_2 Register IUS0W_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IUS0W_IA_BANDWIDTH_2 0x10110
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0W_IA_BANDWIDTH_2 0x1BF10110u
+
+//! Register Reset Value
+#define IUS0W_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IUS0W_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IUS0W_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IUS0W_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IUS0W_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IUS0W_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IUS0W_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IUS0W_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IUS0W_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IUS0W_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IUS0W_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IUS0W_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IUS0W_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IUS0W_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IUS0W_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IUS0W_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IUS0W_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS0W_IA_BANDWIDTH_3 Register IUS0W_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IUS0W_IA_BANDWIDTH_3 0x10118
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0W_IA_BANDWIDTH_3 0x1BF10118u
+
+//! Register Reset Value
+#define IUS0W_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IUS0W_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IUS0W_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IUS0W_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IUS0W_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IUS0W_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IUS0W_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IUS0W_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IUS0W_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IUS0W_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IUS0W_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IUS0W_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IUS0W_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IUS0W_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IUS0W_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IUS0W_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IUS0W_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS0W_IA_BANDWIDTH_4 Register IUS0W_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IUS0W_IA_BANDWIDTH_4 0x10120
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0W_IA_BANDWIDTH_4 0x1BF10120u
+
+//! Register Reset Value
+#define IUS0W_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IUS0W_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IUS0W_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IUS0W_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IUS0W_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IUS0W_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IUS0W_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IUS0W_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IUS0W_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IUS0W_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IUS0W_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IUS0W_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IUS0W_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IUS0W_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IUS0W_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IUS0W_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IUS0W_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS0W_IA_BANDWIDTH_5 Register IUS0W_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IUS0W_IA_BANDWIDTH_5 0x10128
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0W_IA_BANDWIDTH_5 0x1BF10128u
+
+//! Register Reset Value
+#define IUS0W_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IUS0W_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IUS0W_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IUS0W_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IUS0W_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IUS0W_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IUS0W_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IUS0W_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IUS0W_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IUS0W_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IUS0W_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IUS0W_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IUS0W_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IUS0W_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IUS0W_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IUS0W_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IUS0W_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS0W_IA_BANDWIDTH_6 Register IUS0W_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IUS0W_IA_BANDWIDTH_6 0x10130
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0W_IA_BANDWIDTH_6 0x1BF10130u
+
+//! Register Reset Value
+#define IUS0W_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IUS0W_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IUS0W_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IUS0W_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IUS0W_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IUS0W_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IUS0W_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IUS0W_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IUS0W_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IUS0W_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IUS0W_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IUS0W_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IUS0W_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IUS0W_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IUS0W_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IUS0W_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IUS0W_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS0W_IA_BANDWIDTH_7 Register IUS0W_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IUS0W_IA_BANDWIDTH_7 0x10138
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0W_IA_BANDWIDTH_7 0x1BF10138u
+
+//! Register Reset Value
+#define IUS0W_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IUS0W_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IUS0W_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IUS0W_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IUS0W_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IUS0W_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IUS0W_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IUS0W_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IUS0W_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IUS0W_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IUS0W_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IUS0W_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IUS0W_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IUS0W_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IUS0W_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IUS0W_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IUS0W_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS0R_IA_COMPONENT Register IUS0R_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IUS0R_IA_COMPONENT 0x10400
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0R_IA_COMPONENT 0x1BF10400u
+
+//! Register Reset Value
+#define IUS0R_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IUS0R_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IUS0R_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IUS0R_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IUS0R_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IUS0R_IA_CORE Register IUS0R_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IUS0R_IA_CORE 0x10418
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0R_IA_CORE 0x1BF10418u
+
+//! Register Reset Value
+#define IUS0R_IA_CORE_RST 0x0000CAFE00250000u
+
+//! Field REV_CODE - rev_code
+#define IUS0R_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IUS0R_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IUS0R_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IUS0R_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IUS0R_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IUS0R_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IUS0R_IA_AGENT_CONTROL Register IUS0R_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IUS0R_IA_AGENT_CONTROL 0x10420
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0R_IA_AGENT_CONTROL 0x1BF10420u
+
+//! Register Reset Value
+#define IUS0R_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IUS0R_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IUS0R_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IUS0R_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IUS0R_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IUS0R_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IUS0R_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IUS0R_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IUS0R_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IUS0R_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IUS0R_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IUS0R_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IUS0R_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IUS0R_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IUS0R_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IUS0R_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IUS0R_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IUS0R_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IUS0R_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IUS0R_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IUS0R_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IUS0R_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IUS0R_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IUS0R_IA_AGENT_STATUS Register IUS0R_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IUS0R_IA_AGENT_STATUS 0x10428
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0R_IA_AGENT_STATUS 0x1BF10428u
+
+//! Register Reset Value
+#define IUS0R_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IUS0R_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IUS0R_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IUS0R_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IUS0R_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IUS0R_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IUS0R_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IUS0R_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IUS0R_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IUS0R_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IUS0R_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IUS0R_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IUS0R_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IUS0R_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IUS0R_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IUS0R_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IUS0R_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IUS0R_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IUS0R_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IUS0R_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IUS0R_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IUS0R_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IUS0R_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IUS0R_IA_ERROR_LOG Register IUS0R_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IUS0R_IA_ERROR_LOG 0x10458
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0R_IA_ERROR_LOG 0x1BF10458u
+
+//! Register Reset Value
+#define IUS0R_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IUS0R_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IUS0R_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IUS0R_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IUS0R_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IUS0R_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IUS0R_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IUS0R_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IUS0R_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IUS0R_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IUS0R_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IUS0R_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IUS0R_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IUS0R_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IUS0R_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IUS0R_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IUS0R_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IUS0R_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IUS0R_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IUS0R_IA_ERROR_LOG_ADDR Register IUS0R_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IUS0R_IA_ERROR_LOG_ADDR 0x10460
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0R_IA_ERROR_LOG_ADDR 0x1BF10460u
+
+//! Register Reset Value
+#define IUS0R_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IUS0R_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IUS0R_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IUS0R_IA_CORE_FLAG Register IUS0R_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IUS0R_IA_CORE_FLAG 0x10468
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0R_IA_CORE_FLAG 0x1BF10468u
+
+//! Register Reset Value
+#define IUS0R_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IUS0R_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IUS0R_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IUS0R_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IUS0R_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IUS0R_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IUS0R_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IUS0R_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IUS0R_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IUS0R_IA_ADDR_FILL_IN Register IUS0R_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IUS0R_IA_ADDR_FILL_IN 0x10470
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0R_IA_ADDR_FILL_IN 0x1BF10470u
+
+//! Register Reset Value
+#define IUS0R_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IUS0R_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IUS0R_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IUS0R_IA_BANDWIDTH_0 Register IUS0R_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IUS0R_IA_BANDWIDTH_0 0x10500
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0R_IA_BANDWIDTH_0 0x1BF10500u
+
+//! Register Reset Value
+#define IUS0R_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IUS0R_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IUS0R_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IUS0R_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IUS0R_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IUS0R_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IUS0R_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IUS0R_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IUS0R_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IUS0R_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IUS0R_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IUS0R_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IUS0R_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IUS0R_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IUS0R_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IUS0R_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IUS0R_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS0R_IA_BANDWIDTH_1 Register IUS0R_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IUS0R_IA_BANDWIDTH_1 0x10508
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0R_IA_BANDWIDTH_1 0x1BF10508u
+
+//! Register Reset Value
+#define IUS0R_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IUS0R_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IUS0R_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IUS0R_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IUS0R_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IUS0R_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IUS0R_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IUS0R_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IUS0R_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IUS0R_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IUS0R_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IUS0R_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IUS0R_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IUS0R_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IUS0R_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IUS0R_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IUS0R_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS0R_IA_BANDWIDTH_2 Register IUS0R_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IUS0R_IA_BANDWIDTH_2 0x10510
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0R_IA_BANDWIDTH_2 0x1BF10510u
+
+//! Register Reset Value
+#define IUS0R_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IUS0R_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IUS0R_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IUS0R_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IUS0R_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IUS0R_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IUS0R_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IUS0R_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IUS0R_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IUS0R_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IUS0R_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IUS0R_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IUS0R_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IUS0R_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IUS0R_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IUS0R_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IUS0R_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS0R_IA_BANDWIDTH_3 Register IUS0R_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IUS0R_IA_BANDWIDTH_3 0x10518
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0R_IA_BANDWIDTH_3 0x1BF10518u
+
+//! Register Reset Value
+#define IUS0R_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IUS0R_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IUS0R_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IUS0R_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IUS0R_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IUS0R_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IUS0R_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IUS0R_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IUS0R_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IUS0R_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IUS0R_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IUS0R_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IUS0R_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IUS0R_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IUS0R_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IUS0R_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IUS0R_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS0R_IA_BANDWIDTH_4 Register IUS0R_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IUS0R_IA_BANDWIDTH_4 0x10520
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0R_IA_BANDWIDTH_4 0x1BF10520u
+
+//! Register Reset Value
+#define IUS0R_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IUS0R_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IUS0R_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IUS0R_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IUS0R_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IUS0R_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IUS0R_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IUS0R_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IUS0R_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IUS0R_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IUS0R_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IUS0R_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IUS0R_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IUS0R_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IUS0R_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IUS0R_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IUS0R_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS0R_IA_BANDWIDTH_5 Register IUS0R_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IUS0R_IA_BANDWIDTH_5 0x10528
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0R_IA_BANDWIDTH_5 0x1BF10528u
+
+//! Register Reset Value
+#define IUS0R_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IUS0R_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IUS0R_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IUS0R_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IUS0R_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IUS0R_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IUS0R_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IUS0R_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IUS0R_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IUS0R_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IUS0R_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IUS0R_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IUS0R_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IUS0R_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IUS0R_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IUS0R_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IUS0R_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS0R_IA_BANDWIDTH_6 Register IUS0R_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IUS0R_IA_BANDWIDTH_6 0x10530
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0R_IA_BANDWIDTH_6 0x1BF10530u
+
+//! Register Reset Value
+#define IUS0R_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IUS0R_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IUS0R_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IUS0R_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IUS0R_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IUS0R_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IUS0R_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IUS0R_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IUS0R_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IUS0R_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IUS0R_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IUS0R_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IUS0R_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IUS0R_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IUS0R_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IUS0R_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IUS0R_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS0R_IA_BANDWIDTH_7 Register IUS0R_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IUS0R_IA_BANDWIDTH_7 0x10538
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS0R_IA_BANDWIDTH_7 0x1BF10538u
+
+//! Register Reset Value
+#define IUS0R_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IUS0R_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IUS0R_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IUS0R_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IUS0R_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IUS0R_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IUS0R_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IUS0R_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IUS0R_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IUS0R_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IUS0R_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IUS0R_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IUS0R_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IUS0R_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IUS0R_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IUS0R_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IUS0R_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS1W_IA_COMPONENT Register IUS1W_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IUS1W_IA_COMPONENT 0x10800
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1W_IA_COMPONENT 0x1BF10800u
+
+//! Register Reset Value
+#define IUS1W_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IUS1W_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IUS1W_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IUS1W_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IUS1W_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IUS1W_IA_CORE Register IUS1W_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IUS1W_IA_CORE 0x10818
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1W_IA_CORE 0x1BF10818u
+
+//! Register Reset Value
+#define IUS1W_IA_CORE_RST 0x0000CAFE01270000u
+
+//! Field REV_CODE - rev_code
+#define IUS1W_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IUS1W_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IUS1W_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IUS1W_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IUS1W_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IUS1W_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IUS1W_IA_AGENT_CONTROL Register IUS1W_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IUS1W_IA_AGENT_CONTROL 0x10820
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1W_IA_AGENT_CONTROL 0x1BF10820u
+
+//! Register Reset Value
+#define IUS1W_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IUS1W_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IUS1W_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IUS1W_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IUS1W_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IUS1W_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IUS1W_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IUS1W_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IUS1W_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IUS1W_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IUS1W_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IUS1W_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IUS1W_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IUS1W_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IUS1W_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IUS1W_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IUS1W_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IUS1W_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IUS1W_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IUS1W_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IUS1W_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IUS1W_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IUS1W_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IUS1W_IA_AGENT_STATUS Register IUS1W_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IUS1W_IA_AGENT_STATUS 0x10828
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1W_IA_AGENT_STATUS 0x1BF10828u
+
+//! Register Reset Value
+#define IUS1W_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IUS1W_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IUS1W_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IUS1W_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IUS1W_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IUS1W_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IUS1W_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IUS1W_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IUS1W_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IUS1W_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IUS1W_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IUS1W_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IUS1W_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IUS1W_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IUS1W_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IUS1W_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IUS1W_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IUS1W_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IUS1W_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IUS1W_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IUS1W_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IUS1W_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IUS1W_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IUS1W_IA_ERROR_LOG Register IUS1W_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IUS1W_IA_ERROR_LOG 0x10858
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1W_IA_ERROR_LOG 0x1BF10858u
+
+//! Register Reset Value
+#define IUS1W_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IUS1W_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IUS1W_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IUS1W_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IUS1W_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IUS1W_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IUS1W_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IUS1W_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IUS1W_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IUS1W_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IUS1W_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IUS1W_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IUS1W_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IUS1W_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IUS1W_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IUS1W_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IUS1W_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IUS1W_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IUS1W_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IUS1W_IA_ERROR_LOG_ADDR Register IUS1W_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IUS1W_IA_ERROR_LOG_ADDR 0x10860
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1W_IA_ERROR_LOG_ADDR 0x1BF10860u
+
+//! Register Reset Value
+#define IUS1W_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IUS1W_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IUS1W_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IUS1W_IA_CORE_FLAG Register IUS1W_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IUS1W_IA_CORE_FLAG 0x10868
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1W_IA_CORE_FLAG 0x1BF10868u
+
+//! Register Reset Value
+#define IUS1W_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IUS1W_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IUS1W_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IUS1W_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IUS1W_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IUS1W_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IUS1W_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IUS1W_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IUS1W_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IUS1W_IA_ADDR_FILL_IN Register IUS1W_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IUS1W_IA_ADDR_FILL_IN 0x10870
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1W_IA_ADDR_FILL_IN 0x1BF10870u
+
+//! Register Reset Value
+#define IUS1W_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IUS1W_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IUS1W_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IUS1W_IA_BANDWIDTH_0 Register IUS1W_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IUS1W_IA_BANDWIDTH_0 0x10900
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1W_IA_BANDWIDTH_0 0x1BF10900u
+
+//! Register Reset Value
+#define IUS1W_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IUS1W_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IUS1W_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IUS1W_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IUS1W_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IUS1W_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IUS1W_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IUS1W_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IUS1W_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IUS1W_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IUS1W_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IUS1W_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IUS1W_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IUS1W_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IUS1W_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IUS1W_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IUS1W_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS1W_IA_BANDWIDTH_1 Register IUS1W_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IUS1W_IA_BANDWIDTH_1 0x10908
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1W_IA_BANDWIDTH_1 0x1BF10908u
+
+//! Register Reset Value
+#define IUS1W_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IUS1W_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IUS1W_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IUS1W_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IUS1W_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IUS1W_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IUS1W_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IUS1W_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IUS1W_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IUS1W_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IUS1W_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IUS1W_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IUS1W_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IUS1W_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IUS1W_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IUS1W_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IUS1W_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS1W_IA_BANDWIDTH_2 Register IUS1W_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IUS1W_IA_BANDWIDTH_2 0x10910
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1W_IA_BANDWIDTH_2 0x1BF10910u
+
+//! Register Reset Value
+#define IUS1W_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IUS1W_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IUS1W_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IUS1W_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IUS1W_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IUS1W_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IUS1W_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IUS1W_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IUS1W_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IUS1W_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IUS1W_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IUS1W_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IUS1W_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IUS1W_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IUS1W_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IUS1W_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IUS1W_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS1W_IA_BANDWIDTH_3 Register IUS1W_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IUS1W_IA_BANDWIDTH_3 0x10918
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1W_IA_BANDWIDTH_3 0x1BF10918u
+
+//! Register Reset Value
+#define IUS1W_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IUS1W_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IUS1W_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IUS1W_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IUS1W_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IUS1W_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IUS1W_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IUS1W_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IUS1W_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IUS1W_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IUS1W_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IUS1W_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IUS1W_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IUS1W_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IUS1W_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IUS1W_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IUS1W_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS1W_IA_BANDWIDTH_4 Register IUS1W_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IUS1W_IA_BANDWIDTH_4 0x10920
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1W_IA_BANDWIDTH_4 0x1BF10920u
+
+//! Register Reset Value
+#define IUS1W_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IUS1W_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IUS1W_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IUS1W_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IUS1W_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IUS1W_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IUS1W_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IUS1W_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IUS1W_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IUS1W_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IUS1W_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IUS1W_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IUS1W_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IUS1W_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IUS1W_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IUS1W_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IUS1W_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS1W_IA_BANDWIDTH_5 Register IUS1W_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IUS1W_IA_BANDWIDTH_5 0x10928
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1W_IA_BANDWIDTH_5 0x1BF10928u
+
+//! Register Reset Value
+#define IUS1W_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IUS1W_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IUS1W_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IUS1W_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IUS1W_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IUS1W_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IUS1W_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IUS1W_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IUS1W_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IUS1W_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IUS1W_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IUS1W_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IUS1W_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IUS1W_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IUS1W_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IUS1W_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IUS1W_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS1W_IA_BANDWIDTH_6 Register IUS1W_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IUS1W_IA_BANDWIDTH_6 0x10930
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1W_IA_BANDWIDTH_6 0x1BF10930u
+
+//! Register Reset Value
+#define IUS1W_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IUS1W_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IUS1W_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IUS1W_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IUS1W_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IUS1W_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IUS1W_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IUS1W_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IUS1W_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IUS1W_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IUS1W_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IUS1W_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IUS1W_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IUS1W_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IUS1W_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IUS1W_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IUS1W_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS1W_IA_BANDWIDTH_7 Register IUS1W_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IUS1W_IA_BANDWIDTH_7 0x10938
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1W_IA_BANDWIDTH_7 0x1BF10938u
+
+//! Register Reset Value
+#define IUS1W_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IUS1W_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IUS1W_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IUS1W_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IUS1W_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IUS1W_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IUS1W_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IUS1W_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IUS1W_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IUS1W_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IUS1W_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IUS1W_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IUS1W_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IUS1W_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IUS1W_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IUS1W_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IUS1W_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS1R_IA_COMPONENT Register IUS1R_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IUS1R_IA_COMPONENT 0x10C00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1R_IA_COMPONENT 0x1BF10C00u
+
+//! Register Reset Value
+#define IUS1R_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IUS1R_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IUS1R_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IUS1R_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IUS1R_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IUS1R_IA_CORE Register IUS1R_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IUS1R_IA_CORE 0x10C18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1R_IA_CORE 0x1BF10C18u
+
+//! Register Reset Value
+#define IUS1R_IA_CORE_RST 0x0000CAFE00270000u
+
+//! Field REV_CODE - rev_code
+#define IUS1R_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IUS1R_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IUS1R_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IUS1R_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IUS1R_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IUS1R_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IUS1R_IA_AGENT_CONTROL Register IUS1R_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IUS1R_IA_AGENT_CONTROL 0x10C20
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1R_IA_AGENT_CONTROL 0x1BF10C20u
+
+//! Register Reset Value
+#define IUS1R_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IUS1R_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IUS1R_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IUS1R_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IUS1R_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IUS1R_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IUS1R_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IUS1R_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IUS1R_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IUS1R_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IUS1R_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IUS1R_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IUS1R_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IUS1R_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IUS1R_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IUS1R_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IUS1R_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IUS1R_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IUS1R_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IUS1R_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IUS1R_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IUS1R_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IUS1R_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IUS1R_IA_AGENT_STATUS Register IUS1R_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IUS1R_IA_AGENT_STATUS 0x10C28
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1R_IA_AGENT_STATUS 0x1BF10C28u
+
+//! Register Reset Value
+#define IUS1R_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IUS1R_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IUS1R_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IUS1R_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IUS1R_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IUS1R_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IUS1R_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IUS1R_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IUS1R_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IUS1R_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IUS1R_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IUS1R_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IUS1R_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IUS1R_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IUS1R_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IUS1R_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IUS1R_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IUS1R_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IUS1R_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IUS1R_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IUS1R_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IUS1R_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IUS1R_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IUS1R_IA_ERROR_LOG Register IUS1R_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IUS1R_IA_ERROR_LOG 0x10C58
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1R_IA_ERROR_LOG 0x1BF10C58u
+
+//! Register Reset Value
+#define IUS1R_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IUS1R_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IUS1R_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IUS1R_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IUS1R_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IUS1R_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IUS1R_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IUS1R_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IUS1R_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IUS1R_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IUS1R_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IUS1R_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IUS1R_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IUS1R_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IUS1R_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IUS1R_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IUS1R_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IUS1R_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IUS1R_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IUS1R_IA_ERROR_LOG_ADDR Register IUS1R_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IUS1R_IA_ERROR_LOG_ADDR 0x10C60
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1R_IA_ERROR_LOG_ADDR 0x1BF10C60u
+
+//! Register Reset Value
+#define IUS1R_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IUS1R_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IUS1R_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IUS1R_IA_CORE_FLAG Register IUS1R_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IUS1R_IA_CORE_FLAG 0x10C68
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1R_IA_CORE_FLAG 0x1BF10C68u
+
+//! Register Reset Value
+#define IUS1R_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IUS1R_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IUS1R_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IUS1R_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IUS1R_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IUS1R_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IUS1R_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IUS1R_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IUS1R_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IUS1R_IA_ADDR_FILL_IN Register IUS1R_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IUS1R_IA_ADDR_FILL_IN 0x10C70
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1R_IA_ADDR_FILL_IN 0x1BF10C70u
+
+//! Register Reset Value
+#define IUS1R_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IUS1R_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IUS1R_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IUS1R_IA_BANDWIDTH_0 Register IUS1R_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IUS1R_IA_BANDWIDTH_0 0x10D00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1R_IA_BANDWIDTH_0 0x1BF10D00u
+
+//! Register Reset Value
+#define IUS1R_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IUS1R_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IUS1R_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IUS1R_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IUS1R_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IUS1R_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IUS1R_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IUS1R_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IUS1R_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IUS1R_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IUS1R_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IUS1R_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IUS1R_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IUS1R_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IUS1R_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IUS1R_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IUS1R_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS1R_IA_BANDWIDTH_1 Register IUS1R_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IUS1R_IA_BANDWIDTH_1 0x10D08
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1R_IA_BANDWIDTH_1 0x1BF10D08u
+
+//! Register Reset Value
+#define IUS1R_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IUS1R_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IUS1R_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IUS1R_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IUS1R_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IUS1R_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IUS1R_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IUS1R_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IUS1R_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IUS1R_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IUS1R_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IUS1R_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IUS1R_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IUS1R_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IUS1R_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IUS1R_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IUS1R_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS1R_IA_BANDWIDTH_2 Register IUS1R_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IUS1R_IA_BANDWIDTH_2 0x10D10
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1R_IA_BANDWIDTH_2 0x1BF10D10u
+
+//! Register Reset Value
+#define IUS1R_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IUS1R_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IUS1R_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IUS1R_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IUS1R_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IUS1R_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IUS1R_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IUS1R_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IUS1R_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IUS1R_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IUS1R_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IUS1R_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IUS1R_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IUS1R_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IUS1R_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IUS1R_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IUS1R_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS1R_IA_BANDWIDTH_3 Register IUS1R_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IUS1R_IA_BANDWIDTH_3 0x10D18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1R_IA_BANDWIDTH_3 0x1BF10D18u
+
+//! Register Reset Value
+#define IUS1R_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IUS1R_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IUS1R_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IUS1R_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IUS1R_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IUS1R_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IUS1R_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IUS1R_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IUS1R_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IUS1R_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IUS1R_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IUS1R_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IUS1R_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IUS1R_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IUS1R_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IUS1R_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IUS1R_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS1R_IA_BANDWIDTH_4 Register IUS1R_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IUS1R_IA_BANDWIDTH_4 0x10D20
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1R_IA_BANDWIDTH_4 0x1BF10D20u
+
+//! Register Reset Value
+#define IUS1R_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IUS1R_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IUS1R_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IUS1R_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IUS1R_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IUS1R_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IUS1R_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IUS1R_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IUS1R_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IUS1R_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IUS1R_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IUS1R_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IUS1R_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IUS1R_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IUS1R_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IUS1R_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IUS1R_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS1R_IA_BANDWIDTH_5 Register IUS1R_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IUS1R_IA_BANDWIDTH_5 0x10D28
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1R_IA_BANDWIDTH_5 0x1BF10D28u
+
+//! Register Reset Value
+#define IUS1R_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IUS1R_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IUS1R_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IUS1R_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IUS1R_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IUS1R_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IUS1R_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IUS1R_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IUS1R_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IUS1R_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IUS1R_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IUS1R_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IUS1R_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IUS1R_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IUS1R_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IUS1R_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IUS1R_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS1R_IA_BANDWIDTH_6 Register IUS1R_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IUS1R_IA_BANDWIDTH_6 0x10D30
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1R_IA_BANDWIDTH_6 0x1BF10D30u
+
+//! Register Reset Value
+#define IUS1R_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IUS1R_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IUS1R_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IUS1R_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IUS1R_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IUS1R_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IUS1R_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IUS1R_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IUS1R_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IUS1R_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IUS1R_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IUS1R_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IUS1R_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IUS1R_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IUS1R_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IUS1R_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IUS1R_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IUS1R_IA_BANDWIDTH_7 Register IUS1R_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IUS1R_IA_BANDWIDTH_7 0x10D38
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IUS1R_IA_BANDWIDTH_7 0x1BF10D38u
+
+//! Register Reset Value
+#define IUS1R_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IUS1R_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IUS1R_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IUS1R_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IUS1R_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IUS1R_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IUS1R_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IUS1R_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IUS1R_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IUS1R_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IUS1R_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IUS1R_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IUS1R_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IUS1R_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IUS1R_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IUS1R_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IUS1R_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM1R_IA_COMPONENT Register IDM1R_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IDM1R_IA_COMPONENT 0x11000
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1R_IA_COMPONENT 0x1BF11000u
+
+//! Register Reset Value
+#define IDM1R_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IDM1R_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IDM1R_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IDM1R_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IDM1R_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IDM1R_IA_CORE Register IDM1R_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IDM1R_IA_CORE 0x11018
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1R_IA_CORE 0x1BF11018u
+
+//! Register Reset Value
+#define IDM1R_IA_CORE_RST 0x000050C500240001u
+
+//! Field REV_CODE - rev_code
+#define IDM1R_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IDM1R_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IDM1R_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IDM1R_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IDM1R_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IDM1R_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IDM1R_IA_AGENT_CONTROL Register IDM1R_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IDM1R_IA_AGENT_CONTROL 0x11020
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1R_IA_AGENT_CONTROL 0x1BF11020u
+
+//! Register Reset Value
+#define IDM1R_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IDM1R_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IDM1R_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IDM1R_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IDM1R_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM1R_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM1R_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM1R_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM1R_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IDM1R_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IDM1R_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IDM1R_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IDM1R_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IDM1R_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IDM1R_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IDM1R_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IDM1R_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IDM1R_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IDM1R_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IDM1R_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IDM1R_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IDM1R_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IDM1R_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IDM1R_IA_AGENT_STATUS Register IDM1R_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IDM1R_IA_AGENT_STATUS 0x11028
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1R_IA_AGENT_STATUS 0x1BF11028u
+
+//! Register Reset Value
+#define IDM1R_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IDM1R_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IDM1R_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IDM1R_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IDM1R_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IDM1R_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IDM1R_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IDM1R_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IDM1R_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IDM1R_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IDM1R_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM1R_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM1R_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IDM1R_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IDM1R_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM1R_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM1R_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IDM1R_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IDM1R_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IDM1R_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IDM1R_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IDM1R_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IDM1R_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IDM1R_IA_ERROR_LOG Register IDM1R_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IDM1R_IA_ERROR_LOG 0x11058
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1R_IA_ERROR_LOG 0x1BF11058u
+
+//! Register Reset Value
+#define IDM1R_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IDM1R_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IDM1R_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IDM1R_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IDM1R_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IDM1R_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IDM1R_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IDM1R_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IDM1R_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IDM1R_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IDM1R_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IDM1R_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IDM1R_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IDM1R_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IDM1R_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IDM1R_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IDM1R_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IDM1R_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IDM1R_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IDM1R_IA_ERROR_LOG_ADDR Register IDM1R_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IDM1R_IA_ERROR_LOG_ADDR 0x11060
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1R_IA_ERROR_LOG_ADDR 0x1BF11060u
+
+//! Register Reset Value
+#define IDM1R_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IDM1R_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IDM1R_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IDM1R_IA_CORE_FLAG Register IDM1R_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IDM1R_IA_CORE_FLAG 0x11068
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1R_IA_CORE_FLAG 0x1BF11068u
+
+//! Register Reset Value
+#define IDM1R_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IDM1R_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IDM1R_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IDM1R_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IDM1R_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IDM1R_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IDM1R_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IDM1R_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IDM1R_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IDM1R_IA_ADDR_FILL_IN Register IDM1R_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IDM1R_IA_ADDR_FILL_IN 0x11070
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1R_IA_ADDR_FILL_IN 0x1BF11070u
+
+//! Register Reset Value
+#define IDM1R_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IDM1R_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IDM1R_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IDM1R_IA_BANDWIDTH_0 Register IDM1R_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IDM1R_IA_BANDWIDTH_0 0x11100
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1R_IA_BANDWIDTH_0 0x1BF11100u
+
+//! Register Reset Value
+#define IDM1R_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IDM1R_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IDM1R_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IDM1R_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IDM1R_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IDM1R_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IDM1R_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IDM1R_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IDM1R_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IDM1R_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IDM1R_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IDM1R_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IDM1R_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IDM1R_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IDM1R_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IDM1R_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IDM1R_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM1R_IA_BANDWIDTH_1 Register IDM1R_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IDM1R_IA_BANDWIDTH_1 0x11108
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1R_IA_BANDWIDTH_1 0x1BF11108u
+
+//! Register Reset Value
+#define IDM1R_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IDM1R_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IDM1R_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IDM1R_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IDM1R_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IDM1R_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IDM1R_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IDM1R_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IDM1R_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IDM1R_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IDM1R_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IDM1R_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IDM1R_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IDM1R_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IDM1R_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IDM1R_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IDM1R_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM1R_IA_BANDWIDTH_2 Register IDM1R_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IDM1R_IA_BANDWIDTH_2 0x11110
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1R_IA_BANDWIDTH_2 0x1BF11110u
+
+//! Register Reset Value
+#define IDM1R_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IDM1R_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IDM1R_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IDM1R_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IDM1R_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IDM1R_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IDM1R_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IDM1R_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IDM1R_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IDM1R_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IDM1R_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IDM1R_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IDM1R_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IDM1R_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IDM1R_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IDM1R_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IDM1R_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM1R_IA_BANDWIDTH_3 Register IDM1R_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IDM1R_IA_BANDWIDTH_3 0x11118
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1R_IA_BANDWIDTH_3 0x1BF11118u
+
+//! Register Reset Value
+#define IDM1R_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IDM1R_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IDM1R_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IDM1R_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IDM1R_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IDM1R_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IDM1R_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IDM1R_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IDM1R_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IDM1R_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IDM1R_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IDM1R_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IDM1R_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IDM1R_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IDM1R_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IDM1R_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IDM1R_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM1R_IA_BANDWIDTH_4 Register IDM1R_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IDM1R_IA_BANDWIDTH_4 0x11120
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1R_IA_BANDWIDTH_4 0x1BF11120u
+
+//! Register Reset Value
+#define IDM1R_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IDM1R_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IDM1R_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IDM1R_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IDM1R_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IDM1R_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IDM1R_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IDM1R_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IDM1R_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IDM1R_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IDM1R_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IDM1R_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IDM1R_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IDM1R_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IDM1R_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IDM1R_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IDM1R_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM1R_IA_BANDWIDTH_5 Register IDM1R_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IDM1R_IA_BANDWIDTH_5 0x11128
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1R_IA_BANDWIDTH_5 0x1BF11128u
+
+//! Register Reset Value
+#define IDM1R_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IDM1R_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IDM1R_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IDM1R_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IDM1R_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IDM1R_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IDM1R_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IDM1R_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IDM1R_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IDM1R_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IDM1R_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IDM1R_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IDM1R_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IDM1R_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IDM1R_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IDM1R_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IDM1R_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM1R_IA_BANDWIDTH_6 Register IDM1R_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IDM1R_IA_BANDWIDTH_6 0x11130
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1R_IA_BANDWIDTH_6 0x1BF11130u
+
+//! Register Reset Value
+#define IDM1R_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IDM1R_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IDM1R_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IDM1R_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IDM1R_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IDM1R_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IDM1R_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IDM1R_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IDM1R_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IDM1R_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IDM1R_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IDM1R_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IDM1R_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IDM1R_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IDM1R_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IDM1R_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IDM1R_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM1R_IA_BANDWIDTH_7 Register IDM1R_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IDM1R_IA_BANDWIDTH_7 0x11138
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1R_IA_BANDWIDTH_7 0x1BF11138u
+
+//! Register Reset Value
+#define IDM1R_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IDM1R_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IDM1R_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IDM1R_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IDM1R_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IDM1R_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IDM1R_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IDM1R_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IDM1R_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IDM1R_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IDM1R_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IDM1R_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IDM1R_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IDM1R_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IDM1R_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IDM1R_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IDM1R_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM1T_IA_COMPONENT Register IDM1T_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IDM1T_IA_COMPONENT 0x11400
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1T_IA_COMPONENT 0x1BF11400u
+
+//! Register Reset Value
+#define IDM1T_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IDM1T_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IDM1T_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IDM1T_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IDM1T_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IDM1T_IA_CORE Register IDM1T_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IDM1T_IA_CORE 0x11418
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1T_IA_CORE 0x1BF11418u
+
+//! Register Reset Value
+#define IDM1T_IA_CORE_RST 0x000050C500230001u
+
+//! Field REV_CODE - rev_code
+#define IDM1T_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IDM1T_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IDM1T_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IDM1T_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IDM1T_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IDM1T_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IDM1T_IA_AGENT_CONTROL Register IDM1T_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IDM1T_IA_AGENT_CONTROL 0x11420
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1T_IA_AGENT_CONTROL 0x1BF11420u
+
+//! Register Reset Value
+#define IDM1T_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IDM1T_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IDM1T_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IDM1T_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IDM1T_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM1T_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM1T_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM1T_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM1T_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IDM1T_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IDM1T_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IDM1T_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IDM1T_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IDM1T_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IDM1T_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IDM1T_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IDM1T_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IDM1T_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IDM1T_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IDM1T_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IDM1T_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IDM1T_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IDM1T_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IDM1T_IA_AGENT_STATUS Register IDM1T_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IDM1T_IA_AGENT_STATUS 0x11428
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1T_IA_AGENT_STATUS 0x1BF11428u
+
+//! Register Reset Value
+#define IDM1T_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IDM1T_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IDM1T_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IDM1T_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IDM1T_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IDM1T_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IDM1T_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IDM1T_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IDM1T_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IDM1T_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IDM1T_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM1T_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IDM1T_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IDM1T_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IDM1T_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM1T_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IDM1T_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IDM1T_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IDM1T_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IDM1T_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IDM1T_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IDM1T_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IDM1T_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IDM1T_IA_ERROR_LOG Register IDM1T_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IDM1T_IA_ERROR_LOG 0x11458
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1T_IA_ERROR_LOG 0x1BF11458u
+
+//! Register Reset Value
+#define IDM1T_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IDM1T_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IDM1T_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IDM1T_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IDM1T_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IDM1T_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IDM1T_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IDM1T_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IDM1T_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IDM1T_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IDM1T_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IDM1T_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IDM1T_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IDM1T_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IDM1T_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IDM1T_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IDM1T_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IDM1T_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IDM1T_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IDM1T_IA_ERROR_LOG_ADDR Register IDM1T_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IDM1T_IA_ERROR_LOG_ADDR 0x11460
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1T_IA_ERROR_LOG_ADDR 0x1BF11460u
+
+//! Register Reset Value
+#define IDM1T_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IDM1T_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IDM1T_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IDM1T_IA_CORE_FLAG Register IDM1T_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IDM1T_IA_CORE_FLAG 0x11468
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1T_IA_CORE_FLAG 0x1BF11468u
+
+//! Register Reset Value
+#define IDM1T_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IDM1T_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IDM1T_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IDM1T_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IDM1T_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IDM1T_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IDM1T_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IDM1T_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IDM1T_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IDM1T_IA_ADDR_FILL_IN Register IDM1T_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IDM1T_IA_ADDR_FILL_IN 0x11470
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1T_IA_ADDR_FILL_IN 0x1BF11470u
+
+//! Register Reset Value
+#define IDM1T_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IDM1T_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IDM1T_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IDM1T_IA_BANDWIDTH_0 Register IDM1T_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IDM1T_IA_BANDWIDTH_0 0x11500
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1T_IA_BANDWIDTH_0 0x1BF11500u
+
+//! Register Reset Value
+#define IDM1T_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IDM1T_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IDM1T_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IDM1T_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IDM1T_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IDM1T_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IDM1T_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IDM1T_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IDM1T_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IDM1T_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IDM1T_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IDM1T_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IDM1T_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IDM1T_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IDM1T_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IDM1T_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IDM1T_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM1T_IA_BANDWIDTH_1 Register IDM1T_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IDM1T_IA_BANDWIDTH_1 0x11508
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1T_IA_BANDWIDTH_1 0x1BF11508u
+
+//! Register Reset Value
+#define IDM1T_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IDM1T_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IDM1T_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IDM1T_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IDM1T_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IDM1T_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IDM1T_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IDM1T_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IDM1T_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IDM1T_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IDM1T_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IDM1T_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IDM1T_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IDM1T_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IDM1T_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IDM1T_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IDM1T_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM1T_IA_BANDWIDTH_2 Register IDM1T_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IDM1T_IA_BANDWIDTH_2 0x11510
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1T_IA_BANDWIDTH_2 0x1BF11510u
+
+//! Register Reset Value
+#define IDM1T_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IDM1T_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IDM1T_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IDM1T_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IDM1T_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IDM1T_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IDM1T_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IDM1T_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IDM1T_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IDM1T_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IDM1T_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IDM1T_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IDM1T_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IDM1T_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IDM1T_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IDM1T_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IDM1T_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM1T_IA_BANDWIDTH_3 Register IDM1T_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IDM1T_IA_BANDWIDTH_3 0x11518
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1T_IA_BANDWIDTH_3 0x1BF11518u
+
+//! Register Reset Value
+#define IDM1T_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IDM1T_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IDM1T_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IDM1T_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IDM1T_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IDM1T_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IDM1T_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IDM1T_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IDM1T_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IDM1T_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IDM1T_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IDM1T_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IDM1T_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IDM1T_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IDM1T_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IDM1T_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IDM1T_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM1T_IA_BANDWIDTH_4 Register IDM1T_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IDM1T_IA_BANDWIDTH_4 0x11520
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1T_IA_BANDWIDTH_4 0x1BF11520u
+
+//! Register Reset Value
+#define IDM1T_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IDM1T_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IDM1T_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IDM1T_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IDM1T_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IDM1T_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IDM1T_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IDM1T_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IDM1T_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IDM1T_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IDM1T_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IDM1T_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IDM1T_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IDM1T_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IDM1T_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IDM1T_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IDM1T_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM1T_IA_BANDWIDTH_5 Register IDM1T_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IDM1T_IA_BANDWIDTH_5 0x11528
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1T_IA_BANDWIDTH_5 0x1BF11528u
+
+//! Register Reset Value
+#define IDM1T_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IDM1T_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IDM1T_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IDM1T_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IDM1T_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IDM1T_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IDM1T_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IDM1T_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IDM1T_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IDM1T_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IDM1T_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IDM1T_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IDM1T_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IDM1T_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IDM1T_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IDM1T_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IDM1T_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM1T_IA_BANDWIDTH_6 Register IDM1T_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IDM1T_IA_BANDWIDTH_6 0x11530
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1T_IA_BANDWIDTH_6 0x1BF11530u
+
+//! Register Reset Value
+#define IDM1T_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IDM1T_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IDM1T_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IDM1T_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IDM1T_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IDM1T_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IDM1T_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IDM1T_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IDM1T_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IDM1T_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IDM1T_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IDM1T_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IDM1T_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IDM1T_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IDM1T_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IDM1T_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IDM1T_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IDM1T_IA_BANDWIDTH_7 Register IDM1T_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IDM1T_IA_BANDWIDTH_7 0x11538
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IDM1T_IA_BANDWIDTH_7 0x1BF11538u
+
+//! Register Reset Value
+#define IDM1T_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IDM1T_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IDM1T_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IDM1T_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IDM1T_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IDM1T_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IDM1T_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IDM1T_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IDM1T_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IDM1T_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IDM1T_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IDM1T_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IDM1T_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IDM1T_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IDM1T_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IDM1T_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IDM1T_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCMF_IA_COMPONENT Register IXCMF_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IXCMF_IA_COMPONENT 0x11800
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IXCMF_IA_COMPONENT 0x1BF11800u
+
+//! Register Reset Value
+#define IXCMF_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IXCMF_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IXCMF_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IXCMF_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IXCMF_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IXCMF_IA_CORE Register IXCMF_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IXCMF_IA_CORE 0x11818
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IXCMF_IA_CORE 0x1BF11818u
+
+//! Register Reset Value
+#define IXCMF_IA_CORE_RST 0x000088C3002E0001u
+
+//! Field REV_CODE - rev_code
+#define IXCMF_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IXCMF_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IXCMF_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IXCMF_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IXCMF_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IXCMF_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IXCMF_IA_AGENT_CONTROL Register IXCMF_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IXCMF_IA_AGENT_CONTROL 0x11820
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IXCMF_IA_AGENT_CONTROL 0x1BF11820u
+
+//! Register Reset Value
+#define IXCMF_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IXCMF_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IXCMF_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IXCMF_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IXCMF_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCMF_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCMF_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCMF_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCMF_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IXCMF_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IXCMF_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IXCMF_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IXCMF_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IXCMF_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IXCMF_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IXCMF_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IXCMF_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IXCMF_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IXCMF_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IXCMF_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IXCMF_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IXCMF_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IXCMF_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IXCMF_IA_AGENT_STATUS Register IXCMF_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IXCMF_IA_AGENT_STATUS 0x11828
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IXCMF_IA_AGENT_STATUS 0x1BF11828u
+
+//! Register Reset Value
+#define IXCMF_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IXCMF_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IXCMF_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IXCMF_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IXCMF_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IXCMF_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IXCMF_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IXCMF_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IXCMF_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IXCMF_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IXCMF_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCMF_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IXCMF_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IXCMF_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IXCMF_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCMF_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IXCMF_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IXCMF_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IXCMF_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IXCMF_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IXCMF_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IXCMF_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IXCMF_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IXCMF_IA_ERROR_LOG Register IXCMF_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IXCMF_IA_ERROR_LOG 0x11858
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IXCMF_IA_ERROR_LOG 0x1BF11858u
+
+//! Register Reset Value
+#define IXCMF_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IXCMF_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IXCMF_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IXCMF_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IXCMF_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IXCMF_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IXCMF_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IXCMF_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IXCMF_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IXCMF_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IXCMF_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IXCMF_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IXCMF_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IXCMF_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IXCMF_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IXCMF_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IXCMF_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IXCMF_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IXCMF_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IXCMF_IA_ERROR_LOG_ADDR Register IXCMF_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IXCMF_IA_ERROR_LOG_ADDR 0x11860
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IXCMF_IA_ERROR_LOG_ADDR 0x1BF11860u
+
+//! Register Reset Value
+#define IXCMF_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IXCMF_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IXCMF_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IXCMF_IA_CORE_FLAG Register IXCMF_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IXCMF_IA_CORE_FLAG 0x11868
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IXCMF_IA_CORE_FLAG 0x1BF11868u
+
+//! Register Reset Value
+#define IXCMF_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IXCMF_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IXCMF_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IXCMF_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IXCMF_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IXCMF_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IXCMF_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IXCMF_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IXCMF_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IXCMF_IA_ADDR_FILL_IN Register IXCMF_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IXCMF_IA_ADDR_FILL_IN 0x11870
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IXCMF_IA_ADDR_FILL_IN 0x1BF11870u
+
+//! Register Reset Value
+#define IXCMF_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IXCMF_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IXCMF_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IXCMF_IA_BANDWIDTH_0 Register IXCMF_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IXCMF_IA_BANDWIDTH_0 0x11900
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IXCMF_IA_BANDWIDTH_0 0x1BF11900u
+
+//! Register Reset Value
+#define IXCMF_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IXCMF_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IXCMF_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IXCMF_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IXCMF_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IXCMF_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IXCMF_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IXCMF_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IXCMF_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IXCMF_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IXCMF_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IXCMF_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IXCMF_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IXCMF_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IXCMF_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IXCMF_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IXCMF_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCMF_IA_BANDWIDTH_1 Register IXCMF_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IXCMF_IA_BANDWIDTH_1 0x11908
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IXCMF_IA_BANDWIDTH_1 0x1BF11908u
+
+//! Register Reset Value
+#define IXCMF_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IXCMF_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IXCMF_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IXCMF_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IXCMF_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IXCMF_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IXCMF_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IXCMF_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IXCMF_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IXCMF_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IXCMF_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IXCMF_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IXCMF_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IXCMF_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IXCMF_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IXCMF_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IXCMF_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCMF_IA_BANDWIDTH_2 Register IXCMF_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IXCMF_IA_BANDWIDTH_2 0x11910
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IXCMF_IA_BANDWIDTH_2 0x1BF11910u
+
+//! Register Reset Value
+#define IXCMF_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IXCMF_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IXCMF_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IXCMF_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IXCMF_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IXCMF_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IXCMF_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IXCMF_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IXCMF_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IXCMF_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IXCMF_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IXCMF_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IXCMF_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IXCMF_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IXCMF_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IXCMF_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IXCMF_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCMF_IA_BANDWIDTH_3 Register IXCMF_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IXCMF_IA_BANDWIDTH_3 0x11918
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IXCMF_IA_BANDWIDTH_3 0x1BF11918u
+
+//! Register Reset Value
+#define IXCMF_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IXCMF_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IXCMF_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IXCMF_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IXCMF_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IXCMF_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IXCMF_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IXCMF_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IXCMF_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IXCMF_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IXCMF_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IXCMF_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IXCMF_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IXCMF_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IXCMF_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IXCMF_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IXCMF_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCMF_IA_BANDWIDTH_4 Register IXCMF_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IXCMF_IA_BANDWIDTH_4 0x11920
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IXCMF_IA_BANDWIDTH_4 0x1BF11920u
+
+//! Register Reset Value
+#define IXCMF_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IXCMF_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IXCMF_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IXCMF_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IXCMF_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IXCMF_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IXCMF_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IXCMF_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IXCMF_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IXCMF_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IXCMF_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IXCMF_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IXCMF_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IXCMF_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IXCMF_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IXCMF_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IXCMF_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCMF_IA_BANDWIDTH_5 Register IXCMF_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IXCMF_IA_BANDWIDTH_5 0x11928
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IXCMF_IA_BANDWIDTH_5 0x1BF11928u
+
+//! Register Reset Value
+#define IXCMF_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IXCMF_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IXCMF_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IXCMF_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IXCMF_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IXCMF_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IXCMF_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IXCMF_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IXCMF_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IXCMF_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IXCMF_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IXCMF_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IXCMF_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IXCMF_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IXCMF_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IXCMF_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IXCMF_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCMF_IA_BANDWIDTH_6 Register IXCMF_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IXCMF_IA_BANDWIDTH_6 0x11930
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IXCMF_IA_BANDWIDTH_6 0x1BF11930u
+
+//! Register Reset Value
+#define IXCMF_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IXCMF_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IXCMF_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IXCMF_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IXCMF_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IXCMF_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IXCMF_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IXCMF_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IXCMF_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IXCMF_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IXCMF_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IXCMF_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IXCMF_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IXCMF_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IXCMF_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IXCMF_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IXCMF_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IXCMF_IA_BANDWIDTH_7 Register IXCMF_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IXCMF_IA_BANDWIDTH_7 0x11938
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_IXCMF_IA_BANDWIDTH_7 0x1BF11938u
+
+//! Register Reset Value
+#define IXCMF_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IXCMF_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IXCMF_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IXCMF_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IXCMF_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IXCMF_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IXCMF_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IXCMF_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IXCMF_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IXCMF_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IXCMF_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IXCMF_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IXCMF_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IXCMF_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IXCMF_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IXCMF_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IXCMF_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN02_IA_COMPONENT Register ILN02_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define ILN02_IA_COMPONENT 0x11C00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_ILN02_IA_COMPONENT 0x1BF11C00u
+
+//! Register Reset Value
+#define ILN02_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define ILN02_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define ILN02_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define ILN02_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define ILN02_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup ILN02_IA_CORE Register ILN02_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define ILN02_IA_CORE 0x11C18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_ILN02_IA_CORE 0x1BF11C18u
+
+//! Register Reset Value
+#define ILN02_IA_CORE_RST 0x000050C50F200001u
+
+//! Field REV_CODE - rev_code
+#define ILN02_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define ILN02_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define ILN02_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define ILN02_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define ILN02_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define ILN02_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup ILN02_IA_AGENT_CONTROL Register ILN02_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define ILN02_IA_AGENT_CONTROL 0x11C20
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_ILN02_IA_AGENT_CONTROL 0x1BF11C20u
+
+//! Register Reset Value
+#define ILN02_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ILN02_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ILN02_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define ILN02_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define ILN02_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN02_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN02_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN02_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN02_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define ILN02_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define ILN02_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ILN02_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ILN02_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ILN02_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ILN02_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ILN02_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ILN02_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ILN02_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ILN02_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ILN02_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ILN02_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ILN02_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ILN02_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup ILN02_IA_AGENT_STATUS Register ILN02_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define ILN02_IA_AGENT_STATUS 0x11C28
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_ILN02_IA_AGENT_STATUS 0x1BF11C28u
+
+//! Register Reset Value
+#define ILN02_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ILN02_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ILN02_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define ILN02_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define ILN02_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define ILN02_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define ILN02_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define ILN02_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define ILN02_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define ILN02_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define ILN02_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN02_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN02_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define ILN02_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define ILN02_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN02_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN02_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define ILN02_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define ILN02_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ILN02_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ILN02_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ILN02_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ILN02_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup ILN02_IA_ERROR_LOG Register ILN02_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define ILN02_IA_ERROR_LOG 0x11C58
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_ILN02_IA_ERROR_LOG 0x1BF11C58u
+
+//! Register Reset Value
+#define ILN02_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define ILN02_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define ILN02_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define ILN02_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define ILN02_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define ILN02_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define ILN02_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define ILN02_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define ILN02_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define ILN02_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define ILN02_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define ILN02_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define ILN02_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define ILN02_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define ILN02_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define ILN02_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define ILN02_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define ILN02_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define ILN02_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup ILN02_IA_ERROR_LOG_ADDR Register ILN02_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define ILN02_IA_ERROR_LOG_ADDR 0x11C60
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_ILN02_IA_ERROR_LOG_ADDR 0x1BF11C60u
+
+//! Register Reset Value
+#define ILN02_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define ILN02_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define ILN02_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup ILN02_IA_CORE_FLAG Register ILN02_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define ILN02_IA_CORE_FLAG 0x11C68
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_ILN02_IA_CORE_FLAG 0x1BF11C68u
+
+//! Register Reset Value
+#define ILN02_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define ILN02_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define ILN02_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define ILN02_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define ILN02_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define ILN02_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define ILN02_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define ILN02_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define ILN02_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup ILN02_IA_ADDR_FILL_IN Register ILN02_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define ILN02_IA_ADDR_FILL_IN 0x11C70
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_ILN02_IA_ADDR_FILL_IN 0x1BF11C70u
+
+//! Register Reset Value
+#define ILN02_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define ILN02_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define ILN02_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup ILN02_IA_BANDWIDTH_0 Register ILN02_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define ILN02_IA_BANDWIDTH_0 0x11D00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_ILN02_IA_BANDWIDTH_0 0x1BF11D00u
+
+//! Register Reset Value
+#define ILN02_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define ILN02_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define ILN02_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define ILN02_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define ILN02_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define ILN02_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define ILN02_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define ILN02_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define ILN02_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define ILN02_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define ILN02_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define ILN02_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define ILN02_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define ILN02_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define ILN02_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define ILN02_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define ILN02_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN02_IA_BANDWIDTH_1 Register ILN02_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define ILN02_IA_BANDWIDTH_1 0x11D08
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_ILN02_IA_BANDWIDTH_1 0x1BF11D08u
+
+//! Register Reset Value
+#define ILN02_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define ILN02_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define ILN02_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define ILN02_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define ILN02_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define ILN02_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define ILN02_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define ILN02_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define ILN02_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define ILN02_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define ILN02_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define ILN02_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define ILN02_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define ILN02_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define ILN02_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define ILN02_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define ILN02_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN02_IA_BANDWIDTH_2 Register ILN02_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define ILN02_IA_BANDWIDTH_2 0x11D10
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_ILN02_IA_BANDWIDTH_2 0x1BF11D10u
+
+//! Register Reset Value
+#define ILN02_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define ILN02_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define ILN02_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define ILN02_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define ILN02_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define ILN02_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define ILN02_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define ILN02_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define ILN02_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define ILN02_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define ILN02_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define ILN02_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define ILN02_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define ILN02_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define ILN02_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define ILN02_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define ILN02_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN02_IA_BANDWIDTH_3 Register ILN02_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define ILN02_IA_BANDWIDTH_3 0x11D18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_ILN02_IA_BANDWIDTH_3 0x1BF11D18u
+
+//! Register Reset Value
+#define ILN02_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define ILN02_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define ILN02_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define ILN02_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define ILN02_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define ILN02_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define ILN02_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define ILN02_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define ILN02_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define ILN02_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define ILN02_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define ILN02_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define ILN02_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define ILN02_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define ILN02_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define ILN02_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define ILN02_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN02_IA_BANDWIDTH_4 Register ILN02_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define ILN02_IA_BANDWIDTH_4 0x11D20
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_ILN02_IA_BANDWIDTH_4 0x1BF11D20u
+
+//! Register Reset Value
+#define ILN02_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define ILN02_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define ILN02_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define ILN02_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define ILN02_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define ILN02_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define ILN02_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define ILN02_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define ILN02_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define ILN02_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define ILN02_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define ILN02_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define ILN02_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define ILN02_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define ILN02_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define ILN02_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define ILN02_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN02_IA_BANDWIDTH_5 Register ILN02_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define ILN02_IA_BANDWIDTH_5 0x11D28
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_ILN02_IA_BANDWIDTH_5 0x1BF11D28u
+
+//! Register Reset Value
+#define ILN02_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define ILN02_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define ILN02_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define ILN02_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define ILN02_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define ILN02_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define ILN02_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define ILN02_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define ILN02_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define ILN02_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define ILN02_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define ILN02_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define ILN02_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define ILN02_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define ILN02_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define ILN02_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define ILN02_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN02_IA_BANDWIDTH_6 Register ILN02_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define ILN02_IA_BANDWIDTH_6 0x11D30
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_ILN02_IA_BANDWIDTH_6 0x1BF11D30u
+
+//! Register Reset Value
+#define ILN02_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define ILN02_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define ILN02_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define ILN02_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define ILN02_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define ILN02_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define ILN02_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define ILN02_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define ILN02_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define ILN02_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define ILN02_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define ILN02_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define ILN02_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define ILN02_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define ILN02_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define ILN02_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define ILN02_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN02_IA_BANDWIDTH_7 Register ILN02_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define ILN02_IA_BANDWIDTH_7 0x11D38
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_ILN02_IA_BANDWIDTH_7 0x1BF11D38u
+
+//! Register Reset Value
+#define ILN02_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define ILN02_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define ILN02_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define ILN02_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define ILN02_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define ILN02_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define ILN02_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define ILN02_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define ILN02_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define ILN02_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define ILN02_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define ILN02_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define ILN02_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define ILN02_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define ILN02_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define ILN02_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define ILN02_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TREG2_PM_ERROR_LOG Register TREG2_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ERROR_LOG 0x80020
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ERROR_LOG 0x1BF80020u
+
+//! Register Reset Value
+#define TREG2_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TREG2_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TREG2_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TREG2_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TREG2_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TREG2_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TREG2_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TREG2_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TREG2_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TREG2_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TREG2_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TREG2_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TREG2_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TREG2_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TREG2_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TREG2_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TREG2_PM_CONTROL Register TREG2_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_CONTROL 0x80028
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_CONTROL 0x1BF80028u
+
+//! Register Reset Value
+#define TREG2_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TREG2_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TREG2_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TREG2_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TREG2_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TREG2_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TREG2_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TREG2_PM_ERROR_CLEAR_SINGLE Register TREG2_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ERROR_CLEAR_SINGLE 0x80030
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ERROR_CLEAR_SINGLE 0x1BF80030u
+
+//! Register Reset Value
+#define TREG2_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TREG2_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TREG2_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TREG2_PM_ERROR_CLEAR_MULTI Register TREG2_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ERROR_CLEAR_MULTI 0x80038
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ERROR_CLEAR_MULTI 0x1BF80038u
+
+//! Register Reset Value
+#define TREG2_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TREG2_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TREG2_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TREG2_PM_REQ_INFO_PERMISSION_0 Register TREG2_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_REQ_INFO_PERMISSION_0 0x80048
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_REQ_INFO_PERMISSION_0 0x1BF80048u
+
+//! Register Reset Value
+#define TREG2_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_READ_PERMISSION_0 Register TREG2_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_READ_PERMISSION_0 0x80050
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_READ_PERMISSION_0 0x1BF80050u
+
+//! Register Reset Value
+#define TREG2_PM_READ_PERMISSION_0_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TREG2_PM_WRITE_PERMISSION_0 Register TREG2_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_WRITE_PERMISSION_0 0x80058
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_WRITE_PERMISSION_0 0x1BF80058u
+
+//! Register Reset Value
+#define TREG2_PM_WRITE_PERMISSION_0_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TREG2_PM_ADDR_MATCH_1 Register TREG2_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ADDR_MATCH_1 0x80060
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ADDR_MATCH_1 0x1BF80060u
+
+//! Register Reset Value
+#define TREG2_PM_ADDR_MATCH_1_RST 0x0000000000080050u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG2_PM_REQ_INFO_PERMISSION_1 Register TREG2_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_REQ_INFO_PERMISSION_1 0x80068
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_REQ_INFO_PERMISSION_1 0x1BF80068u
+
+//! Register Reset Value
+#define TREG2_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_READ_PERMISSION_1 Register TREG2_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_READ_PERMISSION_1 0x80070
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_READ_PERMISSION_1 0x1BF80070u
+
+//! Register Reset Value
+#define TREG2_PM_READ_PERMISSION_1_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TREG2_PM_WRITE_PERMISSION_1 Register TREG2_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_WRITE_PERMISSION_1 0x80078
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_WRITE_PERMISSION_1 0x1BF80078u
+
+//! Register Reset Value
+#define TREG2_PM_WRITE_PERMISSION_1_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TREG2_PM_ADDR_MATCH_2 Register TREG2_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ADDR_MATCH_2 0x80080
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ADDR_MATCH_2 0x1BF80080u
+
+//! Register Reset Value
+#define TREG2_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG2_PM_REQ_INFO_PERMISSION_2 Register TREG2_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_REQ_INFO_PERMISSION_2 0x80088
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_REQ_INFO_PERMISSION_2 0x1BF80088u
+
+//! Register Reset Value
+#define TREG2_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_READ_PERMISSION_2 Register TREG2_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_READ_PERMISSION_2 0x80090
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_READ_PERMISSION_2 0x1BF80090u
+
+//! Register Reset Value
+#define TREG2_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_WRITE_PERMISSION_2 Register TREG2_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_WRITE_PERMISSION_2 0x80098
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_WRITE_PERMISSION_2 0x1BF80098u
+
+//! Register Reset Value
+#define TREG2_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_ADDR_MATCH_3 Register TREG2_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ADDR_MATCH_3 0x800A0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ADDR_MATCH_3 0x1BF800A0u
+
+//! Register Reset Value
+#define TREG2_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG2_PM_REQ_INFO_PERMISSION_3 Register TREG2_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_REQ_INFO_PERMISSION_3 0x800A8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_REQ_INFO_PERMISSION_3 0x1BF800A8u
+
+//! Register Reset Value
+#define TREG2_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_READ_PERMISSION_3 Register TREG2_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_READ_PERMISSION_3 0x800B0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_READ_PERMISSION_3 0x1BF800B0u
+
+//! Register Reset Value
+#define TREG2_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_WRITE_PERMISSION_3 Register TREG2_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_WRITE_PERMISSION_3 0x800B8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_WRITE_PERMISSION_3 0x1BF800B8u
+
+//! Register Reset Value
+#define TREG2_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_ADDR_MATCH_4 Register TREG2_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ADDR_MATCH_4 0x800C0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ADDR_MATCH_4 0x1BF800C0u
+
+//! Register Reset Value
+#define TREG2_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG2_PM_REQ_INFO_PERMISSION_4 Register TREG2_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_REQ_INFO_PERMISSION_4 0x800C8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_REQ_INFO_PERMISSION_4 0x1BF800C8u
+
+//! Register Reset Value
+#define TREG2_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_READ_PERMISSION_4 Register TREG2_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_READ_PERMISSION_4 0x800D0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_READ_PERMISSION_4 0x1BF800D0u
+
+//! Register Reset Value
+#define TREG2_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_WRITE_PERMISSION_4 Register TREG2_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_WRITE_PERMISSION_4 0x800D8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_WRITE_PERMISSION_4 0x1BF800D8u
+
+//! Register Reset Value
+#define TREG2_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_ADDR_MATCH_5 Register TREG2_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ADDR_MATCH_5 0x800E0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ADDR_MATCH_5 0x1BF800E0u
+
+//! Register Reset Value
+#define TREG2_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG2_PM_REQ_INFO_PERMISSION_5 Register TREG2_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_REQ_INFO_PERMISSION_5 0x800E8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_REQ_INFO_PERMISSION_5 0x1BF800E8u
+
+//! Register Reset Value
+#define TREG2_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_READ_PERMISSION_5 Register TREG2_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_READ_PERMISSION_5 0x800F0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_READ_PERMISSION_5 0x1BF800F0u
+
+//! Register Reset Value
+#define TREG2_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_WRITE_PERMISSION_5 Register TREG2_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_WRITE_PERMISSION_5 0x800F8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_WRITE_PERMISSION_5 0x1BF800F8u
+
+//! Register Reset Value
+#define TREG2_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_ADDR_MATCH_6 Register TREG2_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ADDR_MATCH_6 0x80100
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ADDR_MATCH_6 0x1BF80100u
+
+//! Register Reset Value
+#define TREG2_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG2_PM_REQ_INFO_PERMISSION_6 Register TREG2_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_REQ_INFO_PERMISSION_6 0x80108
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_REQ_INFO_PERMISSION_6 0x1BF80108u
+
+//! Register Reset Value
+#define TREG2_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_READ_PERMISSION_6 Register TREG2_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_READ_PERMISSION_6 0x80110
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_READ_PERMISSION_6 0x1BF80110u
+
+//! Register Reset Value
+#define TREG2_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_WRITE_PERMISSION_6 Register TREG2_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_WRITE_PERMISSION_6 0x80118
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_WRITE_PERMISSION_6 0x1BF80118u
+
+//! Register Reset Value
+#define TREG2_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_ADDR_MATCH_7 Register TREG2_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ADDR_MATCH_7 0x80120
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ADDR_MATCH_7 0x1BF80120u
+
+//! Register Reset Value
+#define TREG2_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG2_PM_REQ_INFO_PERMISSION_7 Register TREG2_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_REQ_INFO_PERMISSION_7 0x80128
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_REQ_INFO_PERMISSION_7 0x1BF80128u
+
+//! Register Reset Value
+#define TREG2_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_READ_PERMISSION_7 Register TREG2_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_READ_PERMISSION_7 0x80130
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_READ_PERMISSION_7 0x1BF80130u
+
+//! Register Reset Value
+#define TREG2_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_WRITE_PERMISSION_7 Register TREG2_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_WRITE_PERMISSION_7 0x80138
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_WRITE_PERMISSION_7 0x1BF80138u
+
+//! Register Reset Value
+#define TREG2_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_ADDR_MATCH_8 Register TREG2_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ADDR_MATCH_8 0x80140
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ADDR_MATCH_8 0x1BF80140u
+
+//! Register Reset Value
+#define TREG2_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG2_PM_REQ_INFO_PERMISSION_8 Register TREG2_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_REQ_INFO_PERMISSION_8 0x80148
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_REQ_INFO_PERMISSION_8 0x1BF80148u
+
+//! Register Reset Value
+#define TREG2_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_READ_PERMISSION_8 Register TREG2_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_READ_PERMISSION_8 0x80150
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_READ_PERMISSION_8 0x1BF80150u
+
+//! Register Reset Value
+#define TREG2_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_WRITE_PERMISSION_8 Register TREG2_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_WRITE_PERMISSION_8 0x80158
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_WRITE_PERMISSION_8 0x1BF80158u
+
+//! Register Reset Value
+#define TREG2_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_ADDR_MATCH_9 Register TREG2_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ADDR_MATCH_9 0x80160
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ADDR_MATCH_9 0x1BF80160u
+
+//! Register Reset Value
+#define TREG2_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG2_PM_REQ_INFO_PERMISSION_9 Register TREG2_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_REQ_INFO_PERMISSION_9 0x80168
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_REQ_INFO_PERMISSION_9 0x1BF80168u
+
+//! Register Reset Value
+#define TREG2_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_READ_PERMISSION_9 Register TREG2_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_READ_PERMISSION_9 0x80170
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_READ_PERMISSION_9 0x1BF80170u
+
+//! Register Reset Value
+#define TREG2_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_WRITE_PERMISSION_9 Register TREG2_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_WRITE_PERMISSION_9 0x80178
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_WRITE_PERMISSION_9 0x1BF80178u
+
+//! Register Reset Value
+#define TREG2_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_ADDR_MATCH_10 Register TREG2_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ADDR_MATCH_10 0x80180
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ADDR_MATCH_10 0x1BF80180u
+
+//! Register Reset Value
+#define TREG2_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG2_PM_REQ_INFO_PERMISSION_10 Register TREG2_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_REQ_INFO_PERMISSION_10 0x80188
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_REQ_INFO_PERMISSION_10 0x1BF80188u
+
+//! Register Reset Value
+#define TREG2_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_READ_PERMISSION_10 Register TREG2_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_READ_PERMISSION_10 0x80190
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_READ_PERMISSION_10 0x1BF80190u
+
+//! Register Reset Value
+#define TREG2_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_WRITE_PERMISSION_10 Register TREG2_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_WRITE_PERMISSION_10 0x80198
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_WRITE_PERMISSION_10 0x1BF80198u
+
+//! Register Reset Value
+#define TREG2_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_ADDR_MATCH_11 Register TREG2_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ADDR_MATCH_11 0x801A0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ADDR_MATCH_11 0x1BF801A0u
+
+//! Register Reset Value
+#define TREG2_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG2_PM_REQ_INFO_PERMISSION_11 Register TREG2_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_REQ_INFO_PERMISSION_11 0x801A8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_REQ_INFO_PERMISSION_11 0x1BF801A8u
+
+//! Register Reset Value
+#define TREG2_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_READ_PERMISSION_11 Register TREG2_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_READ_PERMISSION_11 0x801B0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_READ_PERMISSION_11 0x1BF801B0u
+
+//! Register Reset Value
+#define TREG2_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_WRITE_PERMISSION_11 Register TREG2_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_WRITE_PERMISSION_11 0x801B8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_WRITE_PERMISSION_11 0x1BF801B8u
+
+//! Register Reset Value
+#define TREG2_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_ADDR_MATCH_12 Register TREG2_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ADDR_MATCH_12 0x801C0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ADDR_MATCH_12 0x1BF801C0u
+
+//! Register Reset Value
+#define TREG2_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG2_PM_REQ_INFO_PERMISSION_12 Register TREG2_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_REQ_INFO_PERMISSION_12 0x801C8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_REQ_INFO_PERMISSION_12 0x1BF801C8u
+
+//! Register Reset Value
+#define TREG2_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_READ_PERMISSION_12 Register TREG2_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_READ_PERMISSION_12 0x801D0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_READ_PERMISSION_12 0x1BF801D0u
+
+//! Register Reset Value
+#define TREG2_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_WRITE_PERMISSION_12 Register TREG2_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_WRITE_PERMISSION_12 0x801D8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_WRITE_PERMISSION_12 0x1BF801D8u
+
+//! Register Reset Value
+#define TREG2_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_ADDR_MATCH_13 Register TREG2_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ADDR_MATCH_13 0x801E0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ADDR_MATCH_13 0x1BF801E0u
+
+//! Register Reset Value
+#define TREG2_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG2_PM_REQ_INFO_PERMISSION_13 Register TREG2_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_REQ_INFO_PERMISSION_13 0x801E8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_REQ_INFO_PERMISSION_13 0x1BF801E8u
+
+//! Register Reset Value
+#define TREG2_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_READ_PERMISSION_13 Register TREG2_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_READ_PERMISSION_13 0x801F0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_READ_PERMISSION_13 0x1BF801F0u
+
+//! Register Reset Value
+#define TREG2_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_WRITE_PERMISSION_13 Register TREG2_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_WRITE_PERMISSION_13 0x801F8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_WRITE_PERMISSION_13 0x1BF801F8u
+
+//! Register Reset Value
+#define TREG2_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_ADDR_MATCH_14 Register TREG2_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ADDR_MATCH_14 0x80200
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ADDR_MATCH_14 0x1BF80200u
+
+//! Register Reset Value
+#define TREG2_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG2_PM_REQ_INFO_PERMISSION_14 Register TREG2_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_REQ_INFO_PERMISSION_14 0x80208
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_REQ_INFO_PERMISSION_14 0x1BF80208u
+
+//! Register Reset Value
+#define TREG2_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_READ_PERMISSION_14 Register TREG2_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_READ_PERMISSION_14 0x80210
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_READ_PERMISSION_14 0x1BF80210u
+
+//! Register Reset Value
+#define TREG2_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_WRITE_PERMISSION_14 Register TREG2_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_WRITE_PERMISSION_14 0x80218
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_WRITE_PERMISSION_14 0x1BF80218u
+
+//! Register Reset Value
+#define TREG2_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_ADDR_MATCH_15 Register TREG2_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_ADDR_MATCH_15 0x80220
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_ADDR_MATCH_15 0x1BF80220u
+
+//! Register Reset Value
+#define TREG2_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG2_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TREG2_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG2_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG2_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG2_PM_REQ_INFO_PERMISSION_15 Register TREG2_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_REQ_INFO_PERMISSION_15 0x80228
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_REQ_INFO_PERMISSION_15 0x1BF80228u
+
+//! Register Reset Value
+#define TREG2_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG2_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_READ_PERMISSION_15 Register TREG2_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_READ_PERMISSION_15 0x80230
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_READ_PERMISSION_15 0x1BF80230u
+
+//! Register Reset Value
+#define TREG2_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG2_PM_WRITE_PERMISSION_15 Register TREG2_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG2_PM_WRITE_PERMISSION_15 0x80238
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TREG2_PM_WRITE_PERMISSION_15 0x1BF80238u
+
+//! Register Reset Value
+#define TREG2_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG2_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_ERROR_LOG Register TUS0_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ERROR_LOG 0x80420
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ERROR_LOG 0x1BF80420u
+
+//! Register Reset Value
+#define TUS0_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TUS0_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TUS0_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TUS0_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TUS0_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TUS0_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TUS0_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TUS0_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TUS0_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TUS0_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TUS0_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TUS0_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TUS0_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TUS0_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TUS0_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TUS0_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TUS0_PM_CONTROL Register TUS0_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_CONTROL 0x80428
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_CONTROL 0x1BF80428u
+
+//! Register Reset Value
+#define TUS0_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TUS0_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TUS0_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TUS0_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TUS0_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TUS0_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TUS0_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TUS0_PM_ERROR_CLEAR_SINGLE Register TUS0_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ERROR_CLEAR_SINGLE 0x80430
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ERROR_CLEAR_SINGLE 0x1BF80430u
+
+//! Register Reset Value
+#define TUS0_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TUS0_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TUS0_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TUS0_PM_ERROR_CLEAR_MULTI Register TUS0_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ERROR_CLEAR_MULTI 0x80438
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ERROR_CLEAR_MULTI 0x1BF80438u
+
+//! Register Reset Value
+#define TUS0_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TUS0_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TUS0_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TUS0_PM_REQ_INFO_PERMISSION_0 Register TUS0_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_REQ_INFO_PERMISSION_0 0x80448
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_REQ_INFO_PERMISSION_0 0x1BF80448u
+
+//! Register Reset Value
+#define TUS0_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_READ_PERMISSION_0 Register TUS0_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_READ_PERMISSION_0 0x80450
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_READ_PERMISSION_0 0x1BF80450u
+
+//! Register Reset Value
+#define TUS0_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TUS0_PM_WRITE_PERMISSION_0 Register TUS0_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_WRITE_PERMISSION_0 0x80458
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_WRITE_PERMISSION_0 0x1BF80458u
+
+//! Register Reset Value
+#define TUS0_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TUS0_PM_ADDR_MATCH_1 Register TUS0_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ADDR_MATCH_1 0x80460
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ADDR_MATCH_1 0x1BF80460u
+
+//! Register Reset Value
+#define TUS0_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0_PM_REQ_INFO_PERMISSION_1 Register TUS0_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_REQ_INFO_PERMISSION_1 0x80468
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_REQ_INFO_PERMISSION_1 0x1BF80468u
+
+//! Register Reset Value
+#define TUS0_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_READ_PERMISSION_1 Register TUS0_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_READ_PERMISSION_1 0x80470
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_READ_PERMISSION_1 0x1BF80470u
+
+//! Register Reset Value
+#define TUS0_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_WRITE_PERMISSION_1 Register TUS0_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_WRITE_PERMISSION_1 0x80478
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_WRITE_PERMISSION_1 0x1BF80478u
+
+//! Register Reset Value
+#define TUS0_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_ADDR_MATCH_2 Register TUS0_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ADDR_MATCH_2 0x80480
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ADDR_MATCH_2 0x1BF80480u
+
+//! Register Reset Value
+#define TUS0_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0_PM_REQ_INFO_PERMISSION_2 Register TUS0_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_REQ_INFO_PERMISSION_2 0x80488
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_REQ_INFO_PERMISSION_2 0x1BF80488u
+
+//! Register Reset Value
+#define TUS0_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_READ_PERMISSION_2 Register TUS0_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_READ_PERMISSION_2 0x80490
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_READ_PERMISSION_2 0x1BF80490u
+
+//! Register Reset Value
+#define TUS0_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_WRITE_PERMISSION_2 Register TUS0_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_WRITE_PERMISSION_2 0x80498
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_WRITE_PERMISSION_2 0x1BF80498u
+
+//! Register Reset Value
+#define TUS0_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_ADDR_MATCH_3 Register TUS0_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ADDR_MATCH_3 0x804A0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ADDR_MATCH_3 0x1BF804A0u
+
+//! Register Reset Value
+#define TUS0_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0_PM_REQ_INFO_PERMISSION_3 Register TUS0_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_REQ_INFO_PERMISSION_3 0x804A8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_REQ_INFO_PERMISSION_3 0x1BF804A8u
+
+//! Register Reset Value
+#define TUS0_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_READ_PERMISSION_3 Register TUS0_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_READ_PERMISSION_3 0x804B0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_READ_PERMISSION_3 0x1BF804B0u
+
+//! Register Reset Value
+#define TUS0_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_WRITE_PERMISSION_3 Register TUS0_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_WRITE_PERMISSION_3 0x804B8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_WRITE_PERMISSION_3 0x1BF804B8u
+
+//! Register Reset Value
+#define TUS0_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_ADDR_MATCH_4 Register TUS0_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ADDR_MATCH_4 0x804C0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ADDR_MATCH_4 0x1BF804C0u
+
+//! Register Reset Value
+#define TUS0_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0_PM_REQ_INFO_PERMISSION_4 Register TUS0_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_REQ_INFO_PERMISSION_4 0x804C8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_REQ_INFO_PERMISSION_4 0x1BF804C8u
+
+//! Register Reset Value
+#define TUS0_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_READ_PERMISSION_4 Register TUS0_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_READ_PERMISSION_4 0x804D0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_READ_PERMISSION_4 0x1BF804D0u
+
+//! Register Reset Value
+#define TUS0_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_WRITE_PERMISSION_4 Register TUS0_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_WRITE_PERMISSION_4 0x804D8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_WRITE_PERMISSION_4 0x1BF804D8u
+
+//! Register Reset Value
+#define TUS0_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_ADDR_MATCH_5 Register TUS0_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ADDR_MATCH_5 0x804E0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ADDR_MATCH_5 0x1BF804E0u
+
+//! Register Reset Value
+#define TUS0_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0_PM_REQ_INFO_PERMISSION_5 Register TUS0_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_REQ_INFO_PERMISSION_5 0x804E8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_REQ_INFO_PERMISSION_5 0x1BF804E8u
+
+//! Register Reset Value
+#define TUS0_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_READ_PERMISSION_5 Register TUS0_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_READ_PERMISSION_5 0x804F0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_READ_PERMISSION_5 0x1BF804F0u
+
+//! Register Reset Value
+#define TUS0_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_WRITE_PERMISSION_5 Register TUS0_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_WRITE_PERMISSION_5 0x804F8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_WRITE_PERMISSION_5 0x1BF804F8u
+
+//! Register Reset Value
+#define TUS0_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_ADDR_MATCH_6 Register TUS0_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ADDR_MATCH_6 0x80500
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ADDR_MATCH_6 0x1BF80500u
+
+//! Register Reset Value
+#define TUS0_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0_PM_REQ_INFO_PERMISSION_6 Register TUS0_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_REQ_INFO_PERMISSION_6 0x80508
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_REQ_INFO_PERMISSION_6 0x1BF80508u
+
+//! Register Reset Value
+#define TUS0_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_READ_PERMISSION_6 Register TUS0_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_READ_PERMISSION_6 0x80510
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_READ_PERMISSION_6 0x1BF80510u
+
+//! Register Reset Value
+#define TUS0_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_WRITE_PERMISSION_6 Register TUS0_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_WRITE_PERMISSION_6 0x80518
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_WRITE_PERMISSION_6 0x1BF80518u
+
+//! Register Reset Value
+#define TUS0_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_ADDR_MATCH_7 Register TUS0_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ADDR_MATCH_7 0x80520
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ADDR_MATCH_7 0x1BF80520u
+
+//! Register Reset Value
+#define TUS0_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0_PM_REQ_INFO_PERMISSION_7 Register TUS0_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_REQ_INFO_PERMISSION_7 0x80528
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_REQ_INFO_PERMISSION_7 0x1BF80528u
+
+//! Register Reset Value
+#define TUS0_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_READ_PERMISSION_7 Register TUS0_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_READ_PERMISSION_7 0x80530
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_READ_PERMISSION_7 0x1BF80530u
+
+//! Register Reset Value
+#define TUS0_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_WRITE_PERMISSION_7 Register TUS0_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_WRITE_PERMISSION_7 0x80538
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_WRITE_PERMISSION_7 0x1BF80538u
+
+//! Register Reset Value
+#define TUS0_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_ADDR_MATCH_8 Register TUS0_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ADDR_MATCH_8 0x80540
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ADDR_MATCH_8 0x1BF80540u
+
+//! Register Reset Value
+#define TUS0_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0_PM_REQ_INFO_PERMISSION_8 Register TUS0_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_REQ_INFO_PERMISSION_8 0x80548
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_REQ_INFO_PERMISSION_8 0x1BF80548u
+
+//! Register Reset Value
+#define TUS0_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_READ_PERMISSION_8 Register TUS0_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_READ_PERMISSION_8 0x80550
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_READ_PERMISSION_8 0x1BF80550u
+
+//! Register Reset Value
+#define TUS0_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_WRITE_PERMISSION_8 Register TUS0_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_WRITE_PERMISSION_8 0x80558
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_WRITE_PERMISSION_8 0x1BF80558u
+
+//! Register Reset Value
+#define TUS0_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_ADDR_MATCH_9 Register TUS0_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ADDR_MATCH_9 0x80560
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ADDR_MATCH_9 0x1BF80560u
+
+//! Register Reset Value
+#define TUS0_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0_PM_REQ_INFO_PERMISSION_9 Register TUS0_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_REQ_INFO_PERMISSION_9 0x80568
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_REQ_INFO_PERMISSION_9 0x1BF80568u
+
+//! Register Reset Value
+#define TUS0_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_READ_PERMISSION_9 Register TUS0_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_READ_PERMISSION_9 0x80570
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_READ_PERMISSION_9 0x1BF80570u
+
+//! Register Reset Value
+#define TUS0_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_WRITE_PERMISSION_9 Register TUS0_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_WRITE_PERMISSION_9 0x80578
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_WRITE_PERMISSION_9 0x1BF80578u
+
+//! Register Reset Value
+#define TUS0_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_ADDR_MATCH_10 Register TUS0_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ADDR_MATCH_10 0x80580
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ADDR_MATCH_10 0x1BF80580u
+
+//! Register Reset Value
+#define TUS0_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0_PM_REQ_INFO_PERMISSION_10 Register TUS0_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_REQ_INFO_PERMISSION_10 0x80588
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_REQ_INFO_PERMISSION_10 0x1BF80588u
+
+//! Register Reset Value
+#define TUS0_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_READ_PERMISSION_10 Register TUS0_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_READ_PERMISSION_10 0x80590
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_READ_PERMISSION_10 0x1BF80590u
+
+//! Register Reset Value
+#define TUS0_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_WRITE_PERMISSION_10 Register TUS0_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_WRITE_PERMISSION_10 0x80598
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_WRITE_PERMISSION_10 0x1BF80598u
+
+//! Register Reset Value
+#define TUS0_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_ADDR_MATCH_11 Register TUS0_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ADDR_MATCH_11 0x805A0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ADDR_MATCH_11 0x1BF805A0u
+
+//! Register Reset Value
+#define TUS0_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0_PM_REQ_INFO_PERMISSION_11 Register TUS0_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_REQ_INFO_PERMISSION_11 0x805A8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_REQ_INFO_PERMISSION_11 0x1BF805A8u
+
+//! Register Reset Value
+#define TUS0_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_READ_PERMISSION_11 Register TUS0_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_READ_PERMISSION_11 0x805B0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_READ_PERMISSION_11 0x1BF805B0u
+
+//! Register Reset Value
+#define TUS0_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_WRITE_PERMISSION_11 Register TUS0_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_WRITE_PERMISSION_11 0x805B8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_WRITE_PERMISSION_11 0x1BF805B8u
+
+//! Register Reset Value
+#define TUS0_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_ADDR_MATCH_12 Register TUS0_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ADDR_MATCH_12 0x805C0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ADDR_MATCH_12 0x1BF805C0u
+
+//! Register Reset Value
+#define TUS0_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0_PM_REQ_INFO_PERMISSION_12 Register TUS0_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_REQ_INFO_PERMISSION_12 0x805C8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_REQ_INFO_PERMISSION_12 0x1BF805C8u
+
+//! Register Reset Value
+#define TUS0_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_READ_PERMISSION_12 Register TUS0_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_READ_PERMISSION_12 0x805D0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_READ_PERMISSION_12 0x1BF805D0u
+
+//! Register Reset Value
+#define TUS0_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_WRITE_PERMISSION_12 Register TUS0_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_WRITE_PERMISSION_12 0x805D8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_WRITE_PERMISSION_12 0x1BF805D8u
+
+//! Register Reset Value
+#define TUS0_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_ADDR_MATCH_13 Register TUS0_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ADDR_MATCH_13 0x805E0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ADDR_MATCH_13 0x1BF805E0u
+
+//! Register Reset Value
+#define TUS0_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0_PM_REQ_INFO_PERMISSION_13 Register TUS0_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_REQ_INFO_PERMISSION_13 0x805E8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_REQ_INFO_PERMISSION_13 0x1BF805E8u
+
+//! Register Reset Value
+#define TUS0_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_READ_PERMISSION_13 Register TUS0_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_READ_PERMISSION_13 0x805F0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_READ_PERMISSION_13 0x1BF805F0u
+
+//! Register Reset Value
+#define TUS0_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_WRITE_PERMISSION_13 Register TUS0_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_WRITE_PERMISSION_13 0x805F8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_WRITE_PERMISSION_13 0x1BF805F8u
+
+//! Register Reset Value
+#define TUS0_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_ADDR_MATCH_14 Register TUS0_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ADDR_MATCH_14 0x80600
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ADDR_MATCH_14 0x1BF80600u
+
+//! Register Reset Value
+#define TUS0_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0_PM_REQ_INFO_PERMISSION_14 Register TUS0_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_REQ_INFO_PERMISSION_14 0x80608
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_REQ_INFO_PERMISSION_14 0x1BF80608u
+
+//! Register Reset Value
+#define TUS0_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_READ_PERMISSION_14 Register TUS0_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_READ_PERMISSION_14 0x80610
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_READ_PERMISSION_14 0x1BF80610u
+
+//! Register Reset Value
+#define TUS0_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_WRITE_PERMISSION_14 Register TUS0_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_WRITE_PERMISSION_14 0x80618
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_WRITE_PERMISSION_14 0x1BF80618u
+
+//! Register Reset Value
+#define TUS0_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_ADDR_MATCH_15 Register TUS0_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_ADDR_MATCH_15 0x80620
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_ADDR_MATCH_15 0x1BF80620u
+
+//! Register Reset Value
+#define TUS0_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0_PM_REQ_INFO_PERMISSION_15 Register TUS0_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_REQ_INFO_PERMISSION_15 0x80628
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_REQ_INFO_PERMISSION_15 0x1BF80628u
+
+//! Register Reset Value
+#define TUS0_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_READ_PERMISSION_15 Register TUS0_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_READ_PERMISSION_15 0x80630
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_READ_PERMISSION_15 0x1BF80630u
+
+//! Register Reset Value
+#define TUS0_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0_PM_WRITE_PERMISSION_15 Register TUS0_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TUS0_PM_WRITE_PERMISSION_15 0x80638
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0_PM_WRITE_PERMISSION_15 0x1BF80638u
+
+//! Register Reset Value
+#define TUS0_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_ERROR_LOG Register TUS0C_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ERROR_LOG 0x80820
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ERROR_LOG 0x1BF80820u
+
+//! Register Reset Value
+#define TUS0C_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TUS0C_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TUS0C_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TUS0C_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TUS0C_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TUS0C_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TUS0C_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TUS0C_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TUS0C_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TUS0C_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TUS0C_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TUS0C_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TUS0C_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TUS0C_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TUS0C_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TUS0C_PM_CONTROL Register TUS0C_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_CONTROL 0x80828
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_CONTROL 0x1BF80828u
+
+//! Register Reset Value
+#define TUS0C_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TUS0C_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TUS0C_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TUS0C_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TUS0C_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TUS0C_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TUS0C_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TUS0C_PM_ERROR_CLEAR_SINGLE Register TUS0C_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ERROR_CLEAR_SINGLE 0x80830
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ERROR_CLEAR_SINGLE 0x1BF80830u
+
+//! Register Reset Value
+#define TUS0C_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TUS0C_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TUS0C_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TUS0C_PM_ERROR_CLEAR_MULTI Register TUS0C_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ERROR_CLEAR_MULTI 0x80838
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ERROR_CLEAR_MULTI 0x1BF80838u
+
+//! Register Reset Value
+#define TUS0C_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TUS0C_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TUS0C_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TUS0C_PM_REQ_INFO_PERMISSION_0 Register TUS0C_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_REQ_INFO_PERMISSION_0 0x80848
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_REQ_INFO_PERMISSION_0 0x1BF80848u
+
+//! Register Reset Value
+#define TUS0C_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_READ_PERMISSION_0 Register TUS0C_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_READ_PERMISSION_0 0x80850
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_READ_PERMISSION_0 0x1BF80850u
+
+//! Register Reset Value
+#define TUS0C_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TUS0C_PM_WRITE_PERMISSION_0 Register TUS0C_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_WRITE_PERMISSION_0 0x80858
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_WRITE_PERMISSION_0 0x1BF80858u
+
+//! Register Reset Value
+#define TUS0C_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TUS0C_PM_ADDR_MATCH_1 Register TUS0C_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ADDR_MATCH_1 0x80860
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ADDR_MATCH_1 0x1BF80860u
+
+//! Register Reset Value
+#define TUS0C_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0C_PM_REQ_INFO_PERMISSION_1 Register TUS0C_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_REQ_INFO_PERMISSION_1 0x80868
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_REQ_INFO_PERMISSION_1 0x1BF80868u
+
+//! Register Reset Value
+#define TUS0C_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_READ_PERMISSION_1 Register TUS0C_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_READ_PERMISSION_1 0x80870
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_READ_PERMISSION_1 0x1BF80870u
+
+//! Register Reset Value
+#define TUS0C_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_WRITE_PERMISSION_1 Register TUS0C_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_WRITE_PERMISSION_1 0x80878
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_WRITE_PERMISSION_1 0x1BF80878u
+
+//! Register Reset Value
+#define TUS0C_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_ADDR_MATCH_2 Register TUS0C_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ADDR_MATCH_2 0x80880
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ADDR_MATCH_2 0x1BF80880u
+
+//! Register Reset Value
+#define TUS0C_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0C_PM_REQ_INFO_PERMISSION_2 Register TUS0C_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_REQ_INFO_PERMISSION_2 0x80888
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_REQ_INFO_PERMISSION_2 0x1BF80888u
+
+//! Register Reset Value
+#define TUS0C_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_READ_PERMISSION_2 Register TUS0C_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_READ_PERMISSION_2 0x80890
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_READ_PERMISSION_2 0x1BF80890u
+
+//! Register Reset Value
+#define TUS0C_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_WRITE_PERMISSION_2 Register TUS0C_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_WRITE_PERMISSION_2 0x80898
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_WRITE_PERMISSION_2 0x1BF80898u
+
+//! Register Reset Value
+#define TUS0C_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_ADDR_MATCH_3 Register TUS0C_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ADDR_MATCH_3 0x808A0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ADDR_MATCH_3 0x1BF808A0u
+
+//! Register Reset Value
+#define TUS0C_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0C_PM_REQ_INFO_PERMISSION_3 Register TUS0C_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_REQ_INFO_PERMISSION_3 0x808A8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_REQ_INFO_PERMISSION_3 0x1BF808A8u
+
+//! Register Reset Value
+#define TUS0C_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_READ_PERMISSION_3 Register TUS0C_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_READ_PERMISSION_3 0x808B0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_READ_PERMISSION_3 0x1BF808B0u
+
+//! Register Reset Value
+#define TUS0C_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_WRITE_PERMISSION_3 Register TUS0C_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_WRITE_PERMISSION_3 0x808B8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_WRITE_PERMISSION_3 0x1BF808B8u
+
+//! Register Reset Value
+#define TUS0C_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_ADDR_MATCH_4 Register TUS0C_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ADDR_MATCH_4 0x808C0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ADDR_MATCH_4 0x1BF808C0u
+
+//! Register Reset Value
+#define TUS0C_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0C_PM_REQ_INFO_PERMISSION_4 Register TUS0C_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_REQ_INFO_PERMISSION_4 0x808C8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_REQ_INFO_PERMISSION_4 0x1BF808C8u
+
+//! Register Reset Value
+#define TUS0C_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_READ_PERMISSION_4 Register TUS0C_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_READ_PERMISSION_4 0x808D0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_READ_PERMISSION_4 0x1BF808D0u
+
+//! Register Reset Value
+#define TUS0C_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_WRITE_PERMISSION_4 Register TUS0C_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_WRITE_PERMISSION_4 0x808D8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_WRITE_PERMISSION_4 0x1BF808D8u
+
+//! Register Reset Value
+#define TUS0C_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_ADDR_MATCH_5 Register TUS0C_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ADDR_MATCH_5 0x808E0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ADDR_MATCH_5 0x1BF808E0u
+
+//! Register Reset Value
+#define TUS0C_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0C_PM_REQ_INFO_PERMISSION_5 Register TUS0C_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_REQ_INFO_PERMISSION_5 0x808E8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_REQ_INFO_PERMISSION_5 0x1BF808E8u
+
+//! Register Reset Value
+#define TUS0C_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_READ_PERMISSION_5 Register TUS0C_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_READ_PERMISSION_5 0x808F0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_READ_PERMISSION_5 0x1BF808F0u
+
+//! Register Reset Value
+#define TUS0C_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_WRITE_PERMISSION_5 Register TUS0C_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_WRITE_PERMISSION_5 0x808F8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_WRITE_PERMISSION_5 0x1BF808F8u
+
+//! Register Reset Value
+#define TUS0C_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_ADDR_MATCH_6 Register TUS0C_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ADDR_MATCH_6 0x80900
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ADDR_MATCH_6 0x1BF80900u
+
+//! Register Reset Value
+#define TUS0C_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0C_PM_REQ_INFO_PERMISSION_6 Register TUS0C_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_REQ_INFO_PERMISSION_6 0x80908
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_REQ_INFO_PERMISSION_6 0x1BF80908u
+
+//! Register Reset Value
+#define TUS0C_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_READ_PERMISSION_6 Register TUS0C_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_READ_PERMISSION_6 0x80910
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_READ_PERMISSION_6 0x1BF80910u
+
+//! Register Reset Value
+#define TUS0C_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_WRITE_PERMISSION_6 Register TUS0C_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_WRITE_PERMISSION_6 0x80918
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_WRITE_PERMISSION_6 0x1BF80918u
+
+//! Register Reset Value
+#define TUS0C_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_ADDR_MATCH_7 Register TUS0C_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ADDR_MATCH_7 0x80920
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ADDR_MATCH_7 0x1BF80920u
+
+//! Register Reset Value
+#define TUS0C_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0C_PM_REQ_INFO_PERMISSION_7 Register TUS0C_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_REQ_INFO_PERMISSION_7 0x80928
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_REQ_INFO_PERMISSION_7 0x1BF80928u
+
+//! Register Reset Value
+#define TUS0C_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_READ_PERMISSION_7 Register TUS0C_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_READ_PERMISSION_7 0x80930
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_READ_PERMISSION_7 0x1BF80930u
+
+//! Register Reset Value
+#define TUS0C_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_WRITE_PERMISSION_7 Register TUS0C_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_WRITE_PERMISSION_7 0x80938
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_WRITE_PERMISSION_7 0x1BF80938u
+
+//! Register Reset Value
+#define TUS0C_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_ADDR_MATCH_8 Register TUS0C_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ADDR_MATCH_8 0x80940
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ADDR_MATCH_8 0x1BF80940u
+
+//! Register Reset Value
+#define TUS0C_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0C_PM_REQ_INFO_PERMISSION_8 Register TUS0C_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_REQ_INFO_PERMISSION_8 0x80948
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_REQ_INFO_PERMISSION_8 0x1BF80948u
+
+//! Register Reset Value
+#define TUS0C_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_READ_PERMISSION_8 Register TUS0C_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_READ_PERMISSION_8 0x80950
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_READ_PERMISSION_8 0x1BF80950u
+
+//! Register Reset Value
+#define TUS0C_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_WRITE_PERMISSION_8 Register TUS0C_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_WRITE_PERMISSION_8 0x80958
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_WRITE_PERMISSION_8 0x1BF80958u
+
+//! Register Reset Value
+#define TUS0C_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_ADDR_MATCH_9 Register TUS0C_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ADDR_MATCH_9 0x80960
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ADDR_MATCH_9 0x1BF80960u
+
+//! Register Reset Value
+#define TUS0C_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0C_PM_REQ_INFO_PERMISSION_9 Register TUS0C_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_REQ_INFO_PERMISSION_9 0x80968
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_REQ_INFO_PERMISSION_9 0x1BF80968u
+
+//! Register Reset Value
+#define TUS0C_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_READ_PERMISSION_9 Register TUS0C_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_READ_PERMISSION_9 0x80970
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_READ_PERMISSION_9 0x1BF80970u
+
+//! Register Reset Value
+#define TUS0C_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_WRITE_PERMISSION_9 Register TUS0C_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_WRITE_PERMISSION_9 0x80978
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_WRITE_PERMISSION_9 0x1BF80978u
+
+//! Register Reset Value
+#define TUS0C_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_ADDR_MATCH_10 Register TUS0C_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ADDR_MATCH_10 0x80980
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ADDR_MATCH_10 0x1BF80980u
+
+//! Register Reset Value
+#define TUS0C_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0C_PM_REQ_INFO_PERMISSION_10 Register TUS0C_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_REQ_INFO_PERMISSION_10 0x80988
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_REQ_INFO_PERMISSION_10 0x1BF80988u
+
+//! Register Reset Value
+#define TUS0C_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_READ_PERMISSION_10 Register TUS0C_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_READ_PERMISSION_10 0x80990
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_READ_PERMISSION_10 0x1BF80990u
+
+//! Register Reset Value
+#define TUS0C_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_WRITE_PERMISSION_10 Register TUS0C_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_WRITE_PERMISSION_10 0x80998
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_WRITE_PERMISSION_10 0x1BF80998u
+
+//! Register Reset Value
+#define TUS0C_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_ADDR_MATCH_11 Register TUS0C_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ADDR_MATCH_11 0x809A0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ADDR_MATCH_11 0x1BF809A0u
+
+//! Register Reset Value
+#define TUS0C_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0C_PM_REQ_INFO_PERMISSION_11 Register TUS0C_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_REQ_INFO_PERMISSION_11 0x809A8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_REQ_INFO_PERMISSION_11 0x1BF809A8u
+
+//! Register Reset Value
+#define TUS0C_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_READ_PERMISSION_11 Register TUS0C_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_READ_PERMISSION_11 0x809B0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_READ_PERMISSION_11 0x1BF809B0u
+
+//! Register Reset Value
+#define TUS0C_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_WRITE_PERMISSION_11 Register TUS0C_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_WRITE_PERMISSION_11 0x809B8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_WRITE_PERMISSION_11 0x1BF809B8u
+
+//! Register Reset Value
+#define TUS0C_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_ADDR_MATCH_12 Register TUS0C_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ADDR_MATCH_12 0x809C0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ADDR_MATCH_12 0x1BF809C0u
+
+//! Register Reset Value
+#define TUS0C_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0C_PM_REQ_INFO_PERMISSION_12 Register TUS0C_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_REQ_INFO_PERMISSION_12 0x809C8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_REQ_INFO_PERMISSION_12 0x1BF809C8u
+
+//! Register Reset Value
+#define TUS0C_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_READ_PERMISSION_12 Register TUS0C_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_READ_PERMISSION_12 0x809D0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_READ_PERMISSION_12 0x1BF809D0u
+
+//! Register Reset Value
+#define TUS0C_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_WRITE_PERMISSION_12 Register TUS0C_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_WRITE_PERMISSION_12 0x809D8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_WRITE_PERMISSION_12 0x1BF809D8u
+
+//! Register Reset Value
+#define TUS0C_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_ADDR_MATCH_13 Register TUS0C_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ADDR_MATCH_13 0x809E0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ADDR_MATCH_13 0x1BF809E0u
+
+//! Register Reset Value
+#define TUS0C_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0C_PM_REQ_INFO_PERMISSION_13 Register TUS0C_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_REQ_INFO_PERMISSION_13 0x809E8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_REQ_INFO_PERMISSION_13 0x1BF809E8u
+
+//! Register Reset Value
+#define TUS0C_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_READ_PERMISSION_13 Register TUS0C_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_READ_PERMISSION_13 0x809F0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_READ_PERMISSION_13 0x1BF809F0u
+
+//! Register Reset Value
+#define TUS0C_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_WRITE_PERMISSION_13 Register TUS0C_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_WRITE_PERMISSION_13 0x809F8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_WRITE_PERMISSION_13 0x1BF809F8u
+
+//! Register Reset Value
+#define TUS0C_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_ADDR_MATCH_14 Register TUS0C_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ADDR_MATCH_14 0x80A00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ADDR_MATCH_14 0x1BF80A00u
+
+//! Register Reset Value
+#define TUS0C_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0C_PM_REQ_INFO_PERMISSION_14 Register TUS0C_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_REQ_INFO_PERMISSION_14 0x80A08
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_REQ_INFO_PERMISSION_14 0x1BF80A08u
+
+//! Register Reset Value
+#define TUS0C_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_READ_PERMISSION_14 Register TUS0C_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_READ_PERMISSION_14 0x80A10
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_READ_PERMISSION_14 0x1BF80A10u
+
+//! Register Reset Value
+#define TUS0C_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_WRITE_PERMISSION_14 Register TUS0C_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_WRITE_PERMISSION_14 0x80A18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_WRITE_PERMISSION_14 0x1BF80A18u
+
+//! Register Reset Value
+#define TUS0C_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_ADDR_MATCH_15 Register TUS0C_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_ADDR_MATCH_15 0x80A20
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_ADDR_MATCH_15 0x1BF80A20u
+
+//! Register Reset Value
+#define TUS0C_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS0C_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TUS0C_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS0C_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS0C_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS0C_PM_REQ_INFO_PERMISSION_15 Register TUS0C_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_REQ_INFO_PERMISSION_15 0x80A28
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_REQ_INFO_PERMISSION_15 0x1BF80A28u
+
+//! Register Reset Value
+#define TUS0C_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS0C_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_READ_PERMISSION_15 Register TUS0C_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_READ_PERMISSION_15 0x80A30
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_READ_PERMISSION_15 0x1BF80A30u
+
+//! Register Reset Value
+#define TUS0C_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS0C_PM_WRITE_PERMISSION_15 Register TUS0C_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TUS0C_PM_WRITE_PERMISSION_15 0x80A38
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS0C_PM_WRITE_PERMISSION_15 0x1BF80A38u
+
+//! Register Reset Value
+#define TUS0C_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS0C_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_ERROR_LOG Register TUS1_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ERROR_LOG 0x80C20
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ERROR_LOG 0x1BF80C20u
+
+//! Register Reset Value
+#define TUS1_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TUS1_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TUS1_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TUS1_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TUS1_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TUS1_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TUS1_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TUS1_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TUS1_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TUS1_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TUS1_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TUS1_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TUS1_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TUS1_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TUS1_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TUS1_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TUS1_PM_CONTROL Register TUS1_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_CONTROL 0x80C28
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_CONTROL 0x1BF80C28u
+
+//! Register Reset Value
+#define TUS1_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TUS1_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TUS1_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TUS1_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TUS1_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TUS1_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TUS1_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TUS1_PM_ERROR_CLEAR_SINGLE Register TUS1_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ERROR_CLEAR_SINGLE 0x80C30
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ERROR_CLEAR_SINGLE 0x1BF80C30u
+
+//! Register Reset Value
+#define TUS1_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TUS1_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TUS1_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TUS1_PM_ERROR_CLEAR_MULTI Register TUS1_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ERROR_CLEAR_MULTI 0x80C38
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ERROR_CLEAR_MULTI 0x1BF80C38u
+
+//! Register Reset Value
+#define TUS1_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TUS1_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TUS1_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TUS1_PM_REQ_INFO_PERMISSION_0 Register TUS1_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_REQ_INFO_PERMISSION_0 0x80C48
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_REQ_INFO_PERMISSION_0 0x1BF80C48u
+
+//! Register Reset Value
+#define TUS1_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_READ_PERMISSION_0 Register TUS1_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_READ_PERMISSION_0 0x80C50
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_READ_PERMISSION_0 0x1BF80C50u
+
+//! Register Reset Value
+#define TUS1_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TUS1_PM_WRITE_PERMISSION_0 Register TUS1_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_WRITE_PERMISSION_0 0x80C58
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_WRITE_PERMISSION_0 0x1BF80C58u
+
+//! Register Reset Value
+#define TUS1_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TUS1_PM_ADDR_MATCH_1 Register TUS1_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ADDR_MATCH_1 0x80C60
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ADDR_MATCH_1 0x1BF80C60u
+
+//! Register Reset Value
+#define TUS1_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1_PM_REQ_INFO_PERMISSION_1 Register TUS1_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_REQ_INFO_PERMISSION_1 0x80C68
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_REQ_INFO_PERMISSION_1 0x1BF80C68u
+
+//! Register Reset Value
+#define TUS1_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_READ_PERMISSION_1 Register TUS1_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_READ_PERMISSION_1 0x80C70
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_READ_PERMISSION_1 0x1BF80C70u
+
+//! Register Reset Value
+#define TUS1_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_WRITE_PERMISSION_1 Register TUS1_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_WRITE_PERMISSION_1 0x80C78
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_WRITE_PERMISSION_1 0x1BF80C78u
+
+//! Register Reset Value
+#define TUS1_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_ADDR_MATCH_2 Register TUS1_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ADDR_MATCH_2 0x80C80
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ADDR_MATCH_2 0x1BF80C80u
+
+//! Register Reset Value
+#define TUS1_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1_PM_REQ_INFO_PERMISSION_2 Register TUS1_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_REQ_INFO_PERMISSION_2 0x80C88
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_REQ_INFO_PERMISSION_2 0x1BF80C88u
+
+//! Register Reset Value
+#define TUS1_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_READ_PERMISSION_2 Register TUS1_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_READ_PERMISSION_2 0x80C90
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_READ_PERMISSION_2 0x1BF80C90u
+
+//! Register Reset Value
+#define TUS1_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_WRITE_PERMISSION_2 Register TUS1_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_WRITE_PERMISSION_2 0x80C98
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_WRITE_PERMISSION_2 0x1BF80C98u
+
+//! Register Reset Value
+#define TUS1_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_ADDR_MATCH_3 Register TUS1_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ADDR_MATCH_3 0x80CA0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ADDR_MATCH_3 0x1BF80CA0u
+
+//! Register Reset Value
+#define TUS1_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1_PM_REQ_INFO_PERMISSION_3 Register TUS1_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_REQ_INFO_PERMISSION_3 0x80CA8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_REQ_INFO_PERMISSION_3 0x1BF80CA8u
+
+//! Register Reset Value
+#define TUS1_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_READ_PERMISSION_3 Register TUS1_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_READ_PERMISSION_3 0x80CB0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_READ_PERMISSION_3 0x1BF80CB0u
+
+//! Register Reset Value
+#define TUS1_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_WRITE_PERMISSION_3 Register TUS1_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_WRITE_PERMISSION_3 0x80CB8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_WRITE_PERMISSION_3 0x1BF80CB8u
+
+//! Register Reset Value
+#define TUS1_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_ADDR_MATCH_4 Register TUS1_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ADDR_MATCH_4 0x80CC0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ADDR_MATCH_4 0x1BF80CC0u
+
+//! Register Reset Value
+#define TUS1_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1_PM_REQ_INFO_PERMISSION_4 Register TUS1_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_REQ_INFO_PERMISSION_4 0x80CC8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_REQ_INFO_PERMISSION_4 0x1BF80CC8u
+
+//! Register Reset Value
+#define TUS1_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_READ_PERMISSION_4 Register TUS1_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_READ_PERMISSION_4 0x80CD0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_READ_PERMISSION_4 0x1BF80CD0u
+
+//! Register Reset Value
+#define TUS1_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_WRITE_PERMISSION_4 Register TUS1_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_WRITE_PERMISSION_4 0x80CD8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_WRITE_PERMISSION_4 0x1BF80CD8u
+
+//! Register Reset Value
+#define TUS1_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_ADDR_MATCH_5 Register TUS1_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ADDR_MATCH_5 0x80CE0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ADDR_MATCH_5 0x1BF80CE0u
+
+//! Register Reset Value
+#define TUS1_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1_PM_REQ_INFO_PERMISSION_5 Register TUS1_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_REQ_INFO_PERMISSION_5 0x80CE8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_REQ_INFO_PERMISSION_5 0x1BF80CE8u
+
+//! Register Reset Value
+#define TUS1_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_READ_PERMISSION_5 Register TUS1_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_READ_PERMISSION_5 0x80CF0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_READ_PERMISSION_5 0x1BF80CF0u
+
+//! Register Reset Value
+#define TUS1_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_WRITE_PERMISSION_5 Register TUS1_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_WRITE_PERMISSION_5 0x80CF8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_WRITE_PERMISSION_5 0x1BF80CF8u
+
+//! Register Reset Value
+#define TUS1_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_ADDR_MATCH_6 Register TUS1_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ADDR_MATCH_6 0x80D00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ADDR_MATCH_6 0x1BF80D00u
+
+//! Register Reset Value
+#define TUS1_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1_PM_REQ_INFO_PERMISSION_6 Register TUS1_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_REQ_INFO_PERMISSION_6 0x80D08
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_REQ_INFO_PERMISSION_6 0x1BF80D08u
+
+//! Register Reset Value
+#define TUS1_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_READ_PERMISSION_6 Register TUS1_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_READ_PERMISSION_6 0x80D10
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_READ_PERMISSION_6 0x1BF80D10u
+
+//! Register Reset Value
+#define TUS1_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_WRITE_PERMISSION_6 Register TUS1_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_WRITE_PERMISSION_6 0x80D18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_WRITE_PERMISSION_6 0x1BF80D18u
+
+//! Register Reset Value
+#define TUS1_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_ADDR_MATCH_7 Register TUS1_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ADDR_MATCH_7 0x80D20
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ADDR_MATCH_7 0x1BF80D20u
+
+//! Register Reset Value
+#define TUS1_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1_PM_REQ_INFO_PERMISSION_7 Register TUS1_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_REQ_INFO_PERMISSION_7 0x80D28
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_REQ_INFO_PERMISSION_7 0x1BF80D28u
+
+//! Register Reset Value
+#define TUS1_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_READ_PERMISSION_7 Register TUS1_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_READ_PERMISSION_7 0x80D30
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_READ_PERMISSION_7 0x1BF80D30u
+
+//! Register Reset Value
+#define TUS1_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_WRITE_PERMISSION_7 Register TUS1_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_WRITE_PERMISSION_7 0x80D38
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_WRITE_PERMISSION_7 0x1BF80D38u
+
+//! Register Reset Value
+#define TUS1_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_ADDR_MATCH_8 Register TUS1_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ADDR_MATCH_8 0x80D40
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ADDR_MATCH_8 0x1BF80D40u
+
+//! Register Reset Value
+#define TUS1_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1_PM_REQ_INFO_PERMISSION_8 Register TUS1_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_REQ_INFO_PERMISSION_8 0x80D48
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_REQ_INFO_PERMISSION_8 0x1BF80D48u
+
+//! Register Reset Value
+#define TUS1_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_READ_PERMISSION_8 Register TUS1_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_READ_PERMISSION_8 0x80D50
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_READ_PERMISSION_8 0x1BF80D50u
+
+//! Register Reset Value
+#define TUS1_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_WRITE_PERMISSION_8 Register TUS1_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_WRITE_PERMISSION_8 0x80D58
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_WRITE_PERMISSION_8 0x1BF80D58u
+
+//! Register Reset Value
+#define TUS1_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_ADDR_MATCH_9 Register TUS1_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ADDR_MATCH_9 0x80D60
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ADDR_MATCH_9 0x1BF80D60u
+
+//! Register Reset Value
+#define TUS1_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1_PM_REQ_INFO_PERMISSION_9 Register TUS1_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_REQ_INFO_PERMISSION_9 0x80D68
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_REQ_INFO_PERMISSION_9 0x1BF80D68u
+
+//! Register Reset Value
+#define TUS1_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_READ_PERMISSION_9 Register TUS1_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_READ_PERMISSION_9 0x80D70
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_READ_PERMISSION_9 0x1BF80D70u
+
+//! Register Reset Value
+#define TUS1_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_WRITE_PERMISSION_9 Register TUS1_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_WRITE_PERMISSION_9 0x80D78
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_WRITE_PERMISSION_9 0x1BF80D78u
+
+//! Register Reset Value
+#define TUS1_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_ADDR_MATCH_10 Register TUS1_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ADDR_MATCH_10 0x80D80
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ADDR_MATCH_10 0x1BF80D80u
+
+//! Register Reset Value
+#define TUS1_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1_PM_REQ_INFO_PERMISSION_10 Register TUS1_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_REQ_INFO_PERMISSION_10 0x80D88
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_REQ_INFO_PERMISSION_10 0x1BF80D88u
+
+//! Register Reset Value
+#define TUS1_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_READ_PERMISSION_10 Register TUS1_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_READ_PERMISSION_10 0x80D90
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_READ_PERMISSION_10 0x1BF80D90u
+
+//! Register Reset Value
+#define TUS1_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_WRITE_PERMISSION_10 Register TUS1_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_WRITE_PERMISSION_10 0x80D98
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_WRITE_PERMISSION_10 0x1BF80D98u
+
+//! Register Reset Value
+#define TUS1_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_ADDR_MATCH_11 Register TUS1_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ADDR_MATCH_11 0x80DA0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ADDR_MATCH_11 0x1BF80DA0u
+
+//! Register Reset Value
+#define TUS1_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1_PM_REQ_INFO_PERMISSION_11 Register TUS1_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_REQ_INFO_PERMISSION_11 0x80DA8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_REQ_INFO_PERMISSION_11 0x1BF80DA8u
+
+//! Register Reset Value
+#define TUS1_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_READ_PERMISSION_11 Register TUS1_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_READ_PERMISSION_11 0x80DB0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_READ_PERMISSION_11 0x1BF80DB0u
+
+//! Register Reset Value
+#define TUS1_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_WRITE_PERMISSION_11 Register TUS1_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_WRITE_PERMISSION_11 0x80DB8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_WRITE_PERMISSION_11 0x1BF80DB8u
+
+//! Register Reset Value
+#define TUS1_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_ADDR_MATCH_12 Register TUS1_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ADDR_MATCH_12 0x80DC0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ADDR_MATCH_12 0x1BF80DC0u
+
+//! Register Reset Value
+#define TUS1_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1_PM_REQ_INFO_PERMISSION_12 Register TUS1_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_REQ_INFO_PERMISSION_12 0x80DC8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_REQ_INFO_PERMISSION_12 0x1BF80DC8u
+
+//! Register Reset Value
+#define TUS1_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_READ_PERMISSION_12 Register TUS1_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_READ_PERMISSION_12 0x80DD0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_READ_PERMISSION_12 0x1BF80DD0u
+
+//! Register Reset Value
+#define TUS1_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_WRITE_PERMISSION_12 Register TUS1_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_WRITE_PERMISSION_12 0x80DD8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_WRITE_PERMISSION_12 0x1BF80DD8u
+
+//! Register Reset Value
+#define TUS1_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_ADDR_MATCH_13 Register TUS1_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ADDR_MATCH_13 0x80DE0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ADDR_MATCH_13 0x1BF80DE0u
+
+//! Register Reset Value
+#define TUS1_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1_PM_REQ_INFO_PERMISSION_13 Register TUS1_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_REQ_INFO_PERMISSION_13 0x80DE8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_REQ_INFO_PERMISSION_13 0x1BF80DE8u
+
+//! Register Reset Value
+#define TUS1_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_READ_PERMISSION_13 Register TUS1_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_READ_PERMISSION_13 0x80DF0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_READ_PERMISSION_13 0x1BF80DF0u
+
+//! Register Reset Value
+#define TUS1_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_WRITE_PERMISSION_13 Register TUS1_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_WRITE_PERMISSION_13 0x80DF8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_WRITE_PERMISSION_13 0x1BF80DF8u
+
+//! Register Reset Value
+#define TUS1_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_ADDR_MATCH_14 Register TUS1_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ADDR_MATCH_14 0x80E00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ADDR_MATCH_14 0x1BF80E00u
+
+//! Register Reset Value
+#define TUS1_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1_PM_REQ_INFO_PERMISSION_14 Register TUS1_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_REQ_INFO_PERMISSION_14 0x80E08
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_REQ_INFO_PERMISSION_14 0x1BF80E08u
+
+//! Register Reset Value
+#define TUS1_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_READ_PERMISSION_14 Register TUS1_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_READ_PERMISSION_14 0x80E10
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_READ_PERMISSION_14 0x1BF80E10u
+
+//! Register Reset Value
+#define TUS1_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_WRITE_PERMISSION_14 Register TUS1_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_WRITE_PERMISSION_14 0x80E18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_WRITE_PERMISSION_14 0x1BF80E18u
+
+//! Register Reset Value
+#define TUS1_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_ADDR_MATCH_15 Register TUS1_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_ADDR_MATCH_15 0x80E20
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_ADDR_MATCH_15 0x1BF80E20u
+
+//! Register Reset Value
+#define TUS1_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1_PM_REQ_INFO_PERMISSION_15 Register TUS1_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_REQ_INFO_PERMISSION_15 0x80E28
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_REQ_INFO_PERMISSION_15 0x1BF80E28u
+
+//! Register Reset Value
+#define TUS1_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_READ_PERMISSION_15 Register TUS1_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_READ_PERMISSION_15 0x80E30
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_READ_PERMISSION_15 0x1BF80E30u
+
+//! Register Reset Value
+#define TUS1_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1_PM_WRITE_PERMISSION_15 Register TUS1_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TUS1_PM_WRITE_PERMISSION_15 0x80E38
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1_PM_WRITE_PERMISSION_15 0x1BF80E38u
+
+//! Register Reset Value
+#define TUS1_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_ERROR_LOG Register TUS1C_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ERROR_LOG 0x81020
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ERROR_LOG 0x1BF81020u
+
+//! Register Reset Value
+#define TUS1C_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TUS1C_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TUS1C_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TUS1C_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TUS1C_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TUS1C_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TUS1C_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TUS1C_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TUS1C_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TUS1C_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TUS1C_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TUS1C_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TUS1C_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TUS1C_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TUS1C_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TUS1C_PM_CONTROL Register TUS1C_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_CONTROL 0x81028
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_CONTROL 0x1BF81028u
+
+//! Register Reset Value
+#define TUS1C_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TUS1C_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TUS1C_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TUS1C_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TUS1C_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TUS1C_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TUS1C_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TUS1C_PM_ERROR_CLEAR_SINGLE Register TUS1C_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ERROR_CLEAR_SINGLE 0x81030
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ERROR_CLEAR_SINGLE 0x1BF81030u
+
+//! Register Reset Value
+#define TUS1C_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TUS1C_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TUS1C_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TUS1C_PM_ERROR_CLEAR_MULTI Register TUS1C_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ERROR_CLEAR_MULTI 0x81038
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ERROR_CLEAR_MULTI 0x1BF81038u
+
+//! Register Reset Value
+#define TUS1C_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TUS1C_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TUS1C_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TUS1C_PM_REQ_INFO_PERMISSION_0 Register TUS1C_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_REQ_INFO_PERMISSION_0 0x81048
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_REQ_INFO_PERMISSION_0 0x1BF81048u
+
+//! Register Reset Value
+#define TUS1C_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_READ_PERMISSION_0 Register TUS1C_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_READ_PERMISSION_0 0x81050
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_READ_PERMISSION_0 0x1BF81050u
+
+//! Register Reset Value
+#define TUS1C_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TUS1C_PM_WRITE_PERMISSION_0 Register TUS1C_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_WRITE_PERMISSION_0 0x81058
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_WRITE_PERMISSION_0 0x1BF81058u
+
+//! Register Reset Value
+#define TUS1C_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TUS1C_PM_ADDR_MATCH_1 Register TUS1C_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ADDR_MATCH_1 0x81060
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ADDR_MATCH_1 0x1BF81060u
+
+//! Register Reset Value
+#define TUS1C_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1C_PM_REQ_INFO_PERMISSION_1 Register TUS1C_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_REQ_INFO_PERMISSION_1 0x81068
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_REQ_INFO_PERMISSION_1 0x1BF81068u
+
+//! Register Reset Value
+#define TUS1C_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_READ_PERMISSION_1 Register TUS1C_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_READ_PERMISSION_1 0x81070
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_READ_PERMISSION_1 0x1BF81070u
+
+//! Register Reset Value
+#define TUS1C_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_WRITE_PERMISSION_1 Register TUS1C_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_WRITE_PERMISSION_1 0x81078
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_WRITE_PERMISSION_1 0x1BF81078u
+
+//! Register Reset Value
+#define TUS1C_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_ADDR_MATCH_2 Register TUS1C_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ADDR_MATCH_2 0x81080
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ADDR_MATCH_2 0x1BF81080u
+
+//! Register Reset Value
+#define TUS1C_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1C_PM_REQ_INFO_PERMISSION_2 Register TUS1C_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_REQ_INFO_PERMISSION_2 0x81088
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_REQ_INFO_PERMISSION_2 0x1BF81088u
+
+//! Register Reset Value
+#define TUS1C_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_READ_PERMISSION_2 Register TUS1C_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_READ_PERMISSION_2 0x81090
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_READ_PERMISSION_2 0x1BF81090u
+
+//! Register Reset Value
+#define TUS1C_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_WRITE_PERMISSION_2 Register TUS1C_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_WRITE_PERMISSION_2 0x81098
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_WRITE_PERMISSION_2 0x1BF81098u
+
+//! Register Reset Value
+#define TUS1C_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_ADDR_MATCH_3 Register TUS1C_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ADDR_MATCH_3 0x810A0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ADDR_MATCH_3 0x1BF810A0u
+
+//! Register Reset Value
+#define TUS1C_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1C_PM_REQ_INFO_PERMISSION_3 Register TUS1C_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_REQ_INFO_PERMISSION_3 0x810A8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_REQ_INFO_PERMISSION_3 0x1BF810A8u
+
+//! Register Reset Value
+#define TUS1C_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_READ_PERMISSION_3 Register TUS1C_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_READ_PERMISSION_3 0x810B0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_READ_PERMISSION_3 0x1BF810B0u
+
+//! Register Reset Value
+#define TUS1C_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_WRITE_PERMISSION_3 Register TUS1C_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_WRITE_PERMISSION_3 0x810B8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_WRITE_PERMISSION_3 0x1BF810B8u
+
+//! Register Reset Value
+#define TUS1C_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_ADDR_MATCH_4 Register TUS1C_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ADDR_MATCH_4 0x810C0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ADDR_MATCH_4 0x1BF810C0u
+
+//! Register Reset Value
+#define TUS1C_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1C_PM_REQ_INFO_PERMISSION_4 Register TUS1C_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_REQ_INFO_PERMISSION_4 0x810C8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_REQ_INFO_PERMISSION_4 0x1BF810C8u
+
+//! Register Reset Value
+#define TUS1C_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_READ_PERMISSION_4 Register TUS1C_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_READ_PERMISSION_4 0x810D0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_READ_PERMISSION_4 0x1BF810D0u
+
+//! Register Reset Value
+#define TUS1C_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_WRITE_PERMISSION_4 Register TUS1C_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_WRITE_PERMISSION_4 0x810D8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_WRITE_PERMISSION_4 0x1BF810D8u
+
+//! Register Reset Value
+#define TUS1C_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_ADDR_MATCH_5 Register TUS1C_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ADDR_MATCH_5 0x810E0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ADDR_MATCH_5 0x1BF810E0u
+
+//! Register Reset Value
+#define TUS1C_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1C_PM_REQ_INFO_PERMISSION_5 Register TUS1C_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_REQ_INFO_PERMISSION_5 0x810E8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_REQ_INFO_PERMISSION_5 0x1BF810E8u
+
+//! Register Reset Value
+#define TUS1C_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_READ_PERMISSION_5 Register TUS1C_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_READ_PERMISSION_5 0x810F0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_READ_PERMISSION_5 0x1BF810F0u
+
+//! Register Reset Value
+#define TUS1C_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_WRITE_PERMISSION_5 Register TUS1C_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_WRITE_PERMISSION_5 0x810F8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_WRITE_PERMISSION_5 0x1BF810F8u
+
+//! Register Reset Value
+#define TUS1C_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_ADDR_MATCH_6 Register TUS1C_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ADDR_MATCH_6 0x81100
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ADDR_MATCH_6 0x1BF81100u
+
+//! Register Reset Value
+#define TUS1C_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1C_PM_REQ_INFO_PERMISSION_6 Register TUS1C_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_REQ_INFO_PERMISSION_6 0x81108
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_REQ_INFO_PERMISSION_6 0x1BF81108u
+
+//! Register Reset Value
+#define TUS1C_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_READ_PERMISSION_6 Register TUS1C_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_READ_PERMISSION_6 0x81110
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_READ_PERMISSION_6 0x1BF81110u
+
+//! Register Reset Value
+#define TUS1C_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_WRITE_PERMISSION_6 Register TUS1C_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_WRITE_PERMISSION_6 0x81118
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_WRITE_PERMISSION_6 0x1BF81118u
+
+//! Register Reset Value
+#define TUS1C_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_ADDR_MATCH_7 Register TUS1C_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ADDR_MATCH_7 0x81120
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ADDR_MATCH_7 0x1BF81120u
+
+//! Register Reset Value
+#define TUS1C_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1C_PM_REQ_INFO_PERMISSION_7 Register TUS1C_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_REQ_INFO_PERMISSION_7 0x81128
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_REQ_INFO_PERMISSION_7 0x1BF81128u
+
+//! Register Reset Value
+#define TUS1C_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_READ_PERMISSION_7 Register TUS1C_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_READ_PERMISSION_7 0x81130
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_READ_PERMISSION_7 0x1BF81130u
+
+//! Register Reset Value
+#define TUS1C_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_WRITE_PERMISSION_7 Register TUS1C_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_WRITE_PERMISSION_7 0x81138
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_WRITE_PERMISSION_7 0x1BF81138u
+
+//! Register Reset Value
+#define TUS1C_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_ADDR_MATCH_8 Register TUS1C_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ADDR_MATCH_8 0x81140
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ADDR_MATCH_8 0x1BF81140u
+
+//! Register Reset Value
+#define TUS1C_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1C_PM_REQ_INFO_PERMISSION_8 Register TUS1C_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_REQ_INFO_PERMISSION_8 0x81148
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_REQ_INFO_PERMISSION_8 0x1BF81148u
+
+//! Register Reset Value
+#define TUS1C_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_READ_PERMISSION_8 Register TUS1C_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_READ_PERMISSION_8 0x81150
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_READ_PERMISSION_8 0x1BF81150u
+
+//! Register Reset Value
+#define TUS1C_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_WRITE_PERMISSION_8 Register TUS1C_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_WRITE_PERMISSION_8 0x81158
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_WRITE_PERMISSION_8 0x1BF81158u
+
+//! Register Reset Value
+#define TUS1C_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_ADDR_MATCH_9 Register TUS1C_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ADDR_MATCH_9 0x81160
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ADDR_MATCH_9 0x1BF81160u
+
+//! Register Reset Value
+#define TUS1C_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1C_PM_REQ_INFO_PERMISSION_9 Register TUS1C_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_REQ_INFO_PERMISSION_9 0x81168
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_REQ_INFO_PERMISSION_9 0x1BF81168u
+
+//! Register Reset Value
+#define TUS1C_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_READ_PERMISSION_9 Register TUS1C_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_READ_PERMISSION_9 0x81170
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_READ_PERMISSION_9 0x1BF81170u
+
+//! Register Reset Value
+#define TUS1C_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_WRITE_PERMISSION_9 Register TUS1C_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_WRITE_PERMISSION_9 0x81178
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_WRITE_PERMISSION_9 0x1BF81178u
+
+//! Register Reset Value
+#define TUS1C_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_ADDR_MATCH_10 Register TUS1C_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ADDR_MATCH_10 0x81180
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ADDR_MATCH_10 0x1BF81180u
+
+//! Register Reset Value
+#define TUS1C_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1C_PM_REQ_INFO_PERMISSION_10 Register TUS1C_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_REQ_INFO_PERMISSION_10 0x81188
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_REQ_INFO_PERMISSION_10 0x1BF81188u
+
+//! Register Reset Value
+#define TUS1C_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_READ_PERMISSION_10 Register TUS1C_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_READ_PERMISSION_10 0x81190
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_READ_PERMISSION_10 0x1BF81190u
+
+//! Register Reset Value
+#define TUS1C_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_WRITE_PERMISSION_10 Register TUS1C_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_WRITE_PERMISSION_10 0x81198
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_WRITE_PERMISSION_10 0x1BF81198u
+
+//! Register Reset Value
+#define TUS1C_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_ADDR_MATCH_11 Register TUS1C_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ADDR_MATCH_11 0x811A0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ADDR_MATCH_11 0x1BF811A0u
+
+//! Register Reset Value
+#define TUS1C_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1C_PM_REQ_INFO_PERMISSION_11 Register TUS1C_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_REQ_INFO_PERMISSION_11 0x811A8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_REQ_INFO_PERMISSION_11 0x1BF811A8u
+
+//! Register Reset Value
+#define TUS1C_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_READ_PERMISSION_11 Register TUS1C_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_READ_PERMISSION_11 0x811B0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_READ_PERMISSION_11 0x1BF811B0u
+
+//! Register Reset Value
+#define TUS1C_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_WRITE_PERMISSION_11 Register TUS1C_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_WRITE_PERMISSION_11 0x811B8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_WRITE_PERMISSION_11 0x1BF811B8u
+
+//! Register Reset Value
+#define TUS1C_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_ADDR_MATCH_12 Register TUS1C_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ADDR_MATCH_12 0x811C0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ADDR_MATCH_12 0x1BF811C0u
+
+//! Register Reset Value
+#define TUS1C_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1C_PM_REQ_INFO_PERMISSION_12 Register TUS1C_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_REQ_INFO_PERMISSION_12 0x811C8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_REQ_INFO_PERMISSION_12 0x1BF811C8u
+
+//! Register Reset Value
+#define TUS1C_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_READ_PERMISSION_12 Register TUS1C_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_READ_PERMISSION_12 0x811D0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_READ_PERMISSION_12 0x1BF811D0u
+
+//! Register Reset Value
+#define TUS1C_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_WRITE_PERMISSION_12 Register TUS1C_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_WRITE_PERMISSION_12 0x811D8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_WRITE_PERMISSION_12 0x1BF811D8u
+
+//! Register Reset Value
+#define TUS1C_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_ADDR_MATCH_13 Register TUS1C_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ADDR_MATCH_13 0x811E0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ADDR_MATCH_13 0x1BF811E0u
+
+//! Register Reset Value
+#define TUS1C_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1C_PM_REQ_INFO_PERMISSION_13 Register TUS1C_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_REQ_INFO_PERMISSION_13 0x811E8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_REQ_INFO_PERMISSION_13 0x1BF811E8u
+
+//! Register Reset Value
+#define TUS1C_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_READ_PERMISSION_13 Register TUS1C_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_READ_PERMISSION_13 0x811F0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_READ_PERMISSION_13 0x1BF811F0u
+
+//! Register Reset Value
+#define TUS1C_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_WRITE_PERMISSION_13 Register TUS1C_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_WRITE_PERMISSION_13 0x811F8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_WRITE_PERMISSION_13 0x1BF811F8u
+
+//! Register Reset Value
+#define TUS1C_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_ADDR_MATCH_14 Register TUS1C_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ADDR_MATCH_14 0x81200
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ADDR_MATCH_14 0x1BF81200u
+
+//! Register Reset Value
+#define TUS1C_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1C_PM_REQ_INFO_PERMISSION_14 Register TUS1C_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_REQ_INFO_PERMISSION_14 0x81208
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_REQ_INFO_PERMISSION_14 0x1BF81208u
+
+//! Register Reset Value
+#define TUS1C_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_READ_PERMISSION_14 Register TUS1C_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_READ_PERMISSION_14 0x81210
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_READ_PERMISSION_14 0x1BF81210u
+
+//! Register Reset Value
+#define TUS1C_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_WRITE_PERMISSION_14 Register TUS1C_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_WRITE_PERMISSION_14 0x81218
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_WRITE_PERMISSION_14 0x1BF81218u
+
+//! Register Reset Value
+#define TUS1C_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_ADDR_MATCH_15 Register TUS1C_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_ADDR_MATCH_15 0x81220
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_ADDR_MATCH_15 0x1BF81220u
+
+//! Register Reset Value
+#define TUS1C_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TUS1C_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TUS1C_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TUS1C_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TUS1C_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TUS1C_PM_REQ_INFO_PERMISSION_15 Register TUS1C_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_REQ_INFO_PERMISSION_15 0x81228
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_REQ_INFO_PERMISSION_15 0x1BF81228u
+
+//! Register Reset Value
+#define TUS1C_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TUS1C_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_READ_PERMISSION_15 Register TUS1C_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_READ_PERMISSION_15 0x81230
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_READ_PERMISSION_15 0x1BF81230u
+
+//! Register Reset Value
+#define TUS1C_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TUS1C_PM_WRITE_PERMISSION_15 Register TUS1C_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TUS1C_PM_WRITE_PERMISSION_15 0x81238
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TUS1C_PM_WRITE_PERMISSION_15 0x1BF81238u
+
+//! Register Reset Value
+#define TUS1C_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TUS1C_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_ERROR_LOG Register TDM1R_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ERROR_LOG 0x81420
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ERROR_LOG 0x1BF81420u
+
+//! Register Reset Value
+#define TDM1R_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TDM1R_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TDM1R_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TDM1R_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TDM1R_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TDM1R_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TDM1R_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TDM1R_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TDM1R_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TDM1R_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TDM1R_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TDM1R_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TDM1R_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TDM1R_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TDM1R_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TDM1R_PM_CONTROL Register TDM1R_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_CONTROL 0x81428
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_CONTROL 0x1BF81428u
+
+//! Register Reset Value
+#define TDM1R_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TDM1R_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TDM1R_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TDM1R_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TDM1R_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TDM1R_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TDM1R_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TDM1R_PM_ERROR_CLEAR_SINGLE Register TDM1R_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ERROR_CLEAR_SINGLE 0x81430
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ERROR_CLEAR_SINGLE 0x1BF81430u
+
+//! Register Reset Value
+#define TDM1R_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TDM1R_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TDM1R_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TDM1R_PM_ERROR_CLEAR_MULTI Register TDM1R_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ERROR_CLEAR_MULTI 0x81438
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ERROR_CLEAR_MULTI 0x1BF81438u
+
+//! Register Reset Value
+#define TDM1R_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TDM1R_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TDM1R_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TDM1R_PM_REQ_INFO_PERMISSION_0 Register TDM1R_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_REQ_INFO_PERMISSION_0 0x81448
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_REQ_INFO_PERMISSION_0 0x1BF81448u
+
+//! Register Reset Value
+#define TDM1R_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_READ_PERMISSION_0 Register TDM1R_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_READ_PERMISSION_0 0x81450
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_READ_PERMISSION_0 0x1BF81450u
+
+//! Register Reset Value
+#define TDM1R_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TDM1R_PM_WRITE_PERMISSION_0 Register TDM1R_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_WRITE_PERMISSION_0 0x81458
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_WRITE_PERMISSION_0 0x1BF81458u
+
+//! Register Reset Value
+#define TDM1R_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TDM1R_PM_ADDR_MATCH_1 Register TDM1R_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ADDR_MATCH_1 0x81460
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ADDR_MATCH_1 0x1BF81460u
+
+//! Register Reset Value
+#define TDM1R_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1R_PM_REQ_INFO_PERMISSION_1 Register TDM1R_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_REQ_INFO_PERMISSION_1 0x81468
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_REQ_INFO_PERMISSION_1 0x1BF81468u
+
+//! Register Reset Value
+#define TDM1R_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_READ_PERMISSION_1 Register TDM1R_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_READ_PERMISSION_1 0x81470
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_READ_PERMISSION_1 0x1BF81470u
+
+//! Register Reset Value
+#define TDM1R_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_WRITE_PERMISSION_1 Register TDM1R_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_WRITE_PERMISSION_1 0x81478
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_WRITE_PERMISSION_1 0x1BF81478u
+
+//! Register Reset Value
+#define TDM1R_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_ADDR_MATCH_2 Register TDM1R_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ADDR_MATCH_2 0x81480
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ADDR_MATCH_2 0x1BF81480u
+
+//! Register Reset Value
+#define TDM1R_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1R_PM_REQ_INFO_PERMISSION_2 Register TDM1R_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_REQ_INFO_PERMISSION_2 0x81488
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_REQ_INFO_PERMISSION_2 0x1BF81488u
+
+//! Register Reset Value
+#define TDM1R_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_READ_PERMISSION_2 Register TDM1R_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_READ_PERMISSION_2 0x81490
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_READ_PERMISSION_2 0x1BF81490u
+
+//! Register Reset Value
+#define TDM1R_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_WRITE_PERMISSION_2 Register TDM1R_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_WRITE_PERMISSION_2 0x81498
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_WRITE_PERMISSION_2 0x1BF81498u
+
+//! Register Reset Value
+#define TDM1R_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_ADDR_MATCH_3 Register TDM1R_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ADDR_MATCH_3 0x814A0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ADDR_MATCH_3 0x1BF814A0u
+
+//! Register Reset Value
+#define TDM1R_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1R_PM_REQ_INFO_PERMISSION_3 Register TDM1R_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_REQ_INFO_PERMISSION_3 0x814A8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_REQ_INFO_PERMISSION_3 0x1BF814A8u
+
+//! Register Reset Value
+#define TDM1R_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_READ_PERMISSION_3 Register TDM1R_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_READ_PERMISSION_3 0x814B0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_READ_PERMISSION_3 0x1BF814B0u
+
+//! Register Reset Value
+#define TDM1R_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_WRITE_PERMISSION_3 Register TDM1R_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_WRITE_PERMISSION_3 0x814B8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_WRITE_PERMISSION_3 0x1BF814B8u
+
+//! Register Reset Value
+#define TDM1R_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_ADDR_MATCH_4 Register TDM1R_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ADDR_MATCH_4 0x814C0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ADDR_MATCH_4 0x1BF814C0u
+
+//! Register Reset Value
+#define TDM1R_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1R_PM_REQ_INFO_PERMISSION_4 Register TDM1R_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_REQ_INFO_PERMISSION_4 0x814C8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_REQ_INFO_PERMISSION_4 0x1BF814C8u
+
+//! Register Reset Value
+#define TDM1R_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_READ_PERMISSION_4 Register TDM1R_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_READ_PERMISSION_4 0x814D0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_READ_PERMISSION_4 0x1BF814D0u
+
+//! Register Reset Value
+#define TDM1R_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_WRITE_PERMISSION_4 Register TDM1R_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_WRITE_PERMISSION_4 0x814D8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_WRITE_PERMISSION_4 0x1BF814D8u
+
+//! Register Reset Value
+#define TDM1R_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_ADDR_MATCH_5 Register TDM1R_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ADDR_MATCH_5 0x814E0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ADDR_MATCH_5 0x1BF814E0u
+
+//! Register Reset Value
+#define TDM1R_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1R_PM_REQ_INFO_PERMISSION_5 Register TDM1R_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_REQ_INFO_PERMISSION_5 0x814E8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_REQ_INFO_PERMISSION_5 0x1BF814E8u
+
+//! Register Reset Value
+#define TDM1R_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_READ_PERMISSION_5 Register TDM1R_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_READ_PERMISSION_5 0x814F0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_READ_PERMISSION_5 0x1BF814F0u
+
+//! Register Reset Value
+#define TDM1R_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_WRITE_PERMISSION_5 Register TDM1R_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_WRITE_PERMISSION_5 0x814F8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_WRITE_PERMISSION_5 0x1BF814F8u
+
+//! Register Reset Value
+#define TDM1R_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_ADDR_MATCH_6 Register TDM1R_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ADDR_MATCH_6 0x81500
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ADDR_MATCH_6 0x1BF81500u
+
+//! Register Reset Value
+#define TDM1R_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1R_PM_REQ_INFO_PERMISSION_6 Register TDM1R_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_REQ_INFO_PERMISSION_6 0x81508
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_REQ_INFO_PERMISSION_6 0x1BF81508u
+
+//! Register Reset Value
+#define TDM1R_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_READ_PERMISSION_6 Register TDM1R_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_READ_PERMISSION_6 0x81510
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_READ_PERMISSION_6 0x1BF81510u
+
+//! Register Reset Value
+#define TDM1R_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_WRITE_PERMISSION_6 Register TDM1R_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_WRITE_PERMISSION_6 0x81518
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_WRITE_PERMISSION_6 0x1BF81518u
+
+//! Register Reset Value
+#define TDM1R_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_ADDR_MATCH_7 Register TDM1R_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ADDR_MATCH_7 0x81520
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ADDR_MATCH_7 0x1BF81520u
+
+//! Register Reset Value
+#define TDM1R_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1R_PM_REQ_INFO_PERMISSION_7 Register TDM1R_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_REQ_INFO_PERMISSION_7 0x81528
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_REQ_INFO_PERMISSION_7 0x1BF81528u
+
+//! Register Reset Value
+#define TDM1R_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_READ_PERMISSION_7 Register TDM1R_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_READ_PERMISSION_7 0x81530
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_READ_PERMISSION_7 0x1BF81530u
+
+//! Register Reset Value
+#define TDM1R_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_WRITE_PERMISSION_7 Register TDM1R_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_WRITE_PERMISSION_7 0x81538
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_WRITE_PERMISSION_7 0x1BF81538u
+
+//! Register Reset Value
+#define TDM1R_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_ADDR_MATCH_8 Register TDM1R_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ADDR_MATCH_8 0x81540
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ADDR_MATCH_8 0x1BF81540u
+
+//! Register Reset Value
+#define TDM1R_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1R_PM_REQ_INFO_PERMISSION_8 Register TDM1R_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_REQ_INFO_PERMISSION_8 0x81548
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_REQ_INFO_PERMISSION_8 0x1BF81548u
+
+//! Register Reset Value
+#define TDM1R_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_READ_PERMISSION_8 Register TDM1R_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_READ_PERMISSION_8 0x81550
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_READ_PERMISSION_8 0x1BF81550u
+
+//! Register Reset Value
+#define TDM1R_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_WRITE_PERMISSION_8 Register TDM1R_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_WRITE_PERMISSION_8 0x81558
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_WRITE_PERMISSION_8 0x1BF81558u
+
+//! Register Reset Value
+#define TDM1R_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_ADDR_MATCH_9 Register TDM1R_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ADDR_MATCH_9 0x81560
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ADDR_MATCH_9 0x1BF81560u
+
+//! Register Reset Value
+#define TDM1R_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1R_PM_REQ_INFO_PERMISSION_9 Register TDM1R_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_REQ_INFO_PERMISSION_9 0x81568
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_REQ_INFO_PERMISSION_9 0x1BF81568u
+
+//! Register Reset Value
+#define TDM1R_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_READ_PERMISSION_9 Register TDM1R_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_READ_PERMISSION_9 0x81570
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_READ_PERMISSION_9 0x1BF81570u
+
+//! Register Reset Value
+#define TDM1R_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_WRITE_PERMISSION_9 Register TDM1R_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_WRITE_PERMISSION_9 0x81578
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_WRITE_PERMISSION_9 0x1BF81578u
+
+//! Register Reset Value
+#define TDM1R_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_ADDR_MATCH_10 Register TDM1R_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ADDR_MATCH_10 0x81580
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ADDR_MATCH_10 0x1BF81580u
+
+//! Register Reset Value
+#define TDM1R_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1R_PM_REQ_INFO_PERMISSION_10 Register TDM1R_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_REQ_INFO_PERMISSION_10 0x81588
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_REQ_INFO_PERMISSION_10 0x1BF81588u
+
+//! Register Reset Value
+#define TDM1R_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_READ_PERMISSION_10 Register TDM1R_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_READ_PERMISSION_10 0x81590
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_READ_PERMISSION_10 0x1BF81590u
+
+//! Register Reset Value
+#define TDM1R_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_WRITE_PERMISSION_10 Register TDM1R_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_WRITE_PERMISSION_10 0x81598
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_WRITE_PERMISSION_10 0x1BF81598u
+
+//! Register Reset Value
+#define TDM1R_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_ADDR_MATCH_11 Register TDM1R_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ADDR_MATCH_11 0x815A0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ADDR_MATCH_11 0x1BF815A0u
+
+//! Register Reset Value
+#define TDM1R_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1R_PM_REQ_INFO_PERMISSION_11 Register TDM1R_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_REQ_INFO_PERMISSION_11 0x815A8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_REQ_INFO_PERMISSION_11 0x1BF815A8u
+
+//! Register Reset Value
+#define TDM1R_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_READ_PERMISSION_11 Register TDM1R_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_READ_PERMISSION_11 0x815B0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_READ_PERMISSION_11 0x1BF815B0u
+
+//! Register Reset Value
+#define TDM1R_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_WRITE_PERMISSION_11 Register TDM1R_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_WRITE_PERMISSION_11 0x815B8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_WRITE_PERMISSION_11 0x1BF815B8u
+
+//! Register Reset Value
+#define TDM1R_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_ADDR_MATCH_12 Register TDM1R_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ADDR_MATCH_12 0x815C0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ADDR_MATCH_12 0x1BF815C0u
+
+//! Register Reset Value
+#define TDM1R_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1R_PM_REQ_INFO_PERMISSION_12 Register TDM1R_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_REQ_INFO_PERMISSION_12 0x815C8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_REQ_INFO_PERMISSION_12 0x1BF815C8u
+
+//! Register Reset Value
+#define TDM1R_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_READ_PERMISSION_12 Register TDM1R_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_READ_PERMISSION_12 0x815D0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_READ_PERMISSION_12 0x1BF815D0u
+
+//! Register Reset Value
+#define TDM1R_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_WRITE_PERMISSION_12 Register TDM1R_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_WRITE_PERMISSION_12 0x815D8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_WRITE_PERMISSION_12 0x1BF815D8u
+
+//! Register Reset Value
+#define TDM1R_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_ADDR_MATCH_13 Register TDM1R_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ADDR_MATCH_13 0x815E0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ADDR_MATCH_13 0x1BF815E0u
+
+//! Register Reset Value
+#define TDM1R_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1R_PM_REQ_INFO_PERMISSION_13 Register TDM1R_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_REQ_INFO_PERMISSION_13 0x815E8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_REQ_INFO_PERMISSION_13 0x1BF815E8u
+
+//! Register Reset Value
+#define TDM1R_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_READ_PERMISSION_13 Register TDM1R_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_READ_PERMISSION_13 0x815F0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_READ_PERMISSION_13 0x1BF815F0u
+
+//! Register Reset Value
+#define TDM1R_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_WRITE_PERMISSION_13 Register TDM1R_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_WRITE_PERMISSION_13 0x815F8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_WRITE_PERMISSION_13 0x1BF815F8u
+
+//! Register Reset Value
+#define TDM1R_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_ADDR_MATCH_14 Register TDM1R_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ADDR_MATCH_14 0x81600
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ADDR_MATCH_14 0x1BF81600u
+
+//! Register Reset Value
+#define TDM1R_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1R_PM_REQ_INFO_PERMISSION_14 Register TDM1R_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_REQ_INFO_PERMISSION_14 0x81608
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_REQ_INFO_PERMISSION_14 0x1BF81608u
+
+//! Register Reset Value
+#define TDM1R_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_READ_PERMISSION_14 Register TDM1R_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_READ_PERMISSION_14 0x81610
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_READ_PERMISSION_14 0x1BF81610u
+
+//! Register Reset Value
+#define TDM1R_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_WRITE_PERMISSION_14 Register TDM1R_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_WRITE_PERMISSION_14 0x81618
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_WRITE_PERMISSION_14 0x1BF81618u
+
+//! Register Reset Value
+#define TDM1R_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_ADDR_MATCH_15 Register TDM1R_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_ADDR_MATCH_15 0x81620
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_ADDR_MATCH_15 0x1BF81620u
+
+//! Register Reset Value
+#define TDM1R_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1R_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1R_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1R_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1R_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1R_PM_REQ_INFO_PERMISSION_15 Register TDM1R_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_REQ_INFO_PERMISSION_15 0x81628
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_REQ_INFO_PERMISSION_15 0x1BF81628u
+
+//! Register Reset Value
+#define TDM1R_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1R_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_READ_PERMISSION_15 Register TDM1R_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_READ_PERMISSION_15 0x81630
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_READ_PERMISSION_15 0x1BF81630u
+
+//! Register Reset Value
+#define TDM1R_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1R_PM_WRITE_PERMISSION_15 Register TDM1R_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM1R_PM_WRITE_PERMISSION_15 0x81638
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1R_PM_WRITE_PERMISSION_15 0x1BF81638u
+
+//! Register Reset Value
+#define TDM1R_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1R_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_ERROR_LOG Register TDM1T_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ERROR_LOG 0x81820
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ERROR_LOG 0x1BF81820u
+
+//! Register Reset Value
+#define TDM1T_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TDM1T_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TDM1T_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TDM1T_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TDM1T_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TDM1T_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TDM1T_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TDM1T_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TDM1T_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TDM1T_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TDM1T_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TDM1T_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TDM1T_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TDM1T_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TDM1T_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TDM1T_PM_CONTROL Register TDM1T_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_CONTROL 0x81828
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_CONTROL 0x1BF81828u
+
+//! Register Reset Value
+#define TDM1T_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TDM1T_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TDM1T_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TDM1T_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TDM1T_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TDM1T_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TDM1T_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TDM1T_PM_ERROR_CLEAR_SINGLE Register TDM1T_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ERROR_CLEAR_SINGLE 0x81830
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ERROR_CLEAR_SINGLE 0x1BF81830u
+
+//! Register Reset Value
+#define TDM1T_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TDM1T_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TDM1T_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TDM1T_PM_ERROR_CLEAR_MULTI Register TDM1T_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ERROR_CLEAR_MULTI 0x81838
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ERROR_CLEAR_MULTI 0x1BF81838u
+
+//! Register Reset Value
+#define TDM1T_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TDM1T_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TDM1T_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TDM1T_PM_REQ_INFO_PERMISSION_0 Register TDM1T_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_REQ_INFO_PERMISSION_0 0x81848
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_REQ_INFO_PERMISSION_0 0x1BF81848u
+
+//! Register Reset Value
+#define TDM1T_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_READ_PERMISSION_0 Register TDM1T_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_READ_PERMISSION_0 0x81850
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_READ_PERMISSION_0 0x1BF81850u
+
+//! Register Reset Value
+#define TDM1T_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TDM1T_PM_WRITE_PERMISSION_0 Register TDM1T_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_WRITE_PERMISSION_0 0x81858
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_WRITE_PERMISSION_0 0x1BF81858u
+
+//! Register Reset Value
+#define TDM1T_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TDM1T_PM_ADDR_MATCH_1 Register TDM1T_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ADDR_MATCH_1 0x81860
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ADDR_MATCH_1 0x1BF81860u
+
+//! Register Reset Value
+#define TDM1T_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1T_PM_REQ_INFO_PERMISSION_1 Register TDM1T_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_REQ_INFO_PERMISSION_1 0x81868
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_REQ_INFO_PERMISSION_1 0x1BF81868u
+
+//! Register Reset Value
+#define TDM1T_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_READ_PERMISSION_1 Register TDM1T_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_READ_PERMISSION_1 0x81870
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_READ_PERMISSION_1 0x1BF81870u
+
+//! Register Reset Value
+#define TDM1T_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_WRITE_PERMISSION_1 Register TDM1T_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_WRITE_PERMISSION_1 0x81878
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_WRITE_PERMISSION_1 0x1BF81878u
+
+//! Register Reset Value
+#define TDM1T_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_ADDR_MATCH_2 Register TDM1T_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ADDR_MATCH_2 0x81880
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ADDR_MATCH_2 0x1BF81880u
+
+//! Register Reset Value
+#define TDM1T_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1T_PM_REQ_INFO_PERMISSION_2 Register TDM1T_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_REQ_INFO_PERMISSION_2 0x81888
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_REQ_INFO_PERMISSION_2 0x1BF81888u
+
+//! Register Reset Value
+#define TDM1T_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_READ_PERMISSION_2 Register TDM1T_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_READ_PERMISSION_2 0x81890
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_READ_PERMISSION_2 0x1BF81890u
+
+//! Register Reset Value
+#define TDM1T_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_WRITE_PERMISSION_2 Register TDM1T_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_WRITE_PERMISSION_2 0x81898
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_WRITE_PERMISSION_2 0x1BF81898u
+
+//! Register Reset Value
+#define TDM1T_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_ADDR_MATCH_3 Register TDM1T_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ADDR_MATCH_3 0x818A0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ADDR_MATCH_3 0x1BF818A0u
+
+//! Register Reset Value
+#define TDM1T_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1T_PM_REQ_INFO_PERMISSION_3 Register TDM1T_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_REQ_INFO_PERMISSION_3 0x818A8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_REQ_INFO_PERMISSION_3 0x1BF818A8u
+
+//! Register Reset Value
+#define TDM1T_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_READ_PERMISSION_3 Register TDM1T_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_READ_PERMISSION_3 0x818B0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_READ_PERMISSION_3 0x1BF818B0u
+
+//! Register Reset Value
+#define TDM1T_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_WRITE_PERMISSION_3 Register TDM1T_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_WRITE_PERMISSION_3 0x818B8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_WRITE_PERMISSION_3 0x1BF818B8u
+
+//! Register Reset Value
+#define TDM1T_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_ADDR_MATCH_4 Register TDM1T_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ADDR_MATCH_4 0x818C0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ADDR_MATCH_4 0x1BF818C0u
+
+//! Register Reset Value
+#define TDM1T_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1T_PM_REQ_INFO_PERMISSION_4 Register TDM1T_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_REQ_INFO_PERMISSION_4 0x818C8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_REQ_INFO_PERMISSION_4 0x1BF818C8u
+
+//! Register Reset Value
+#define TDM1T_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_READ_PERMISSION_4 Register TDM1T_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_READ_PERMISSION_4 0x818D0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_READ_PERMISSION_4 0x1BF818D0u
+
+//! Register Reset Value
+#define TDM1T_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_WRITE_PERMISSION_4 Register TDM1T_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_WRITE_PERMISSION_4 0x818D8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_WRITE_PERMISSION_4 0x1BF818D8u
+
+//! Register Reset Value
+#define TDM1T_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_ADDR_MATCH_5 Register TDM1T_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ADDR_MATCH_5 0x818E0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ADDR_MATCH_5 0x1BF818E0u
+
+//! Register Reset Value
+#define TDM1T_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1T_PM_REQ_INFO_PERMISSION_5 Register TDM1T_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_REQ_INFO_PERMISSION_5 0x818E8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_REQ_INFO_PERMISSION_5 0x1BF818E8u
+
+//! Register Reset Value
+#define TDM1T_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_READ_PERMISSION_5 Register TDM1T_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_READ_PERMISSION_5 0x818F0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_READ_PERMISSION_5 0x1BF818F0u
+
+//! Register Reset Value
+#define TDM1T_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_WRITE_PERMISSION_5 Register TDM1T_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_WRITE_PERMISSION_5 0x818F8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_WRITE_PERMISSION_5 0x1BF818F8u
+
+//! Register Reset Value
+#define TDM1T_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_ADDR_MATCH_6 Register TDM1T_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ADDR_MATCH_6 0x81900
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ADDR_MATCH_6 0x1BF81900u
+
+//! Register Reset Value
+#define TDM1T_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1T_PM_REQ_INFO_PERMISSION_6 Register TDM1T_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_REQ_INFO_PERMISSION_6 0x81908
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_REQ_INFO_PERMISSION_6 0x1BF81908u
+
+//! Register Reset Value
+#define TDM1T_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_READ_PERMISSION_6 Register TDM1T_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_READ_PERMISSION_6 0x81910
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_READ_PERMISSION_6 0x1BF81910u
+
+//! Register Reset Value
+#define TDM1T_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_WRITE_PERMISSION_6 Register TDM1T_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_WRITE_PERMISSION_6 0x81918
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_WRITE_PERMISSION_6 0x1BF81918u
+
+//! Register Reset Value
+#define TDM1T_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_ADDR_MATCH_7 Register TDM1T_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ADDR_MATCH_7 0x81920
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ADDR_MATCH_7 0x1BF81920u
+
+//! Register Reset Value
+#define TDM1T_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1T_PM_REQ_INFO_PERMISSION_7 Register TDM1T_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_REQ_INFO_PERMISSION_7 0x81928
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_REQ_INFO_PERMISSION_7 0x1BF81928u
+
+//! Register Reset Value
+#define TDM1T_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_READ_PERMISSION_7 Register TDM1T_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_READ_PERMISSION_7 0x81930
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_READ_PERMISSION_7 0x1BF81930u
+
+//! Register Reset Value
+#define TDM1T_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_WRITE_PERMISSION_7 Register TDM1T_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_WRITE_PERMISSION_7 0x81938
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_WRITE_PERMISSION_7 0x1BF81938u
+
+//! Register Reset Value
+#define TDM1T_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_ADDR_MATCH_8 Register TDM1T_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ADDR_MATCH_8 0x81940
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ADDR_MATCH_8 0x1BF81940u
+
+//! Register Reset Value
+#define TDM1T_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1T_PM_REQ_INFO_PERMISSION_8 Register TDM1T_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_REQ_INFO_PERMISSION_8 0x81948
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_REQ_INFO_PERMISSION_8 0x1BF81948u
+
+//! Register Reset Value
+#define TDM1T_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_READ_PERMISSION_8 Register TDM1T_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_READ_PERMISSION_8 0x81950
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_READ_PERMISSION_8 0x1BF81950u
+
+//! Register Reset Value
+#define TDM1T_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_WRITE_PERMISSION_8 Register TDM1T_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_WRITE_PERMISSION_8 0x81958
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_WRITE_PERMISSION_8 0x1BF81958u
+
+//! Register Reset Value
+#define TDM1T_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_ADDR_MATCH_9 Register TDM1T_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ADDR_MATCH_9 0x81960
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ADDR_MATCH_9 0x1BF81960u
+
+//! Register Reset Value
+#define TDM1T_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1T_PM_REQ_INFO_PERMISSION_9 Register TDM1T_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_REQ_INFO_PERMISSION_9 0x81968
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_REQ_INFO_PERMISSION_9 0x1BF81968u
+
+//! Register Reset Value
+#define TDM1T_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_READ_PERMISSION_9 Register TDM1T_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_READ_PERMISSION_9 0x81970
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_READ_PERMISSION_9 0x1BF81970u
+
+//! Register Reset Value
+#define TDM1T_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_WRITE_PERMISSION_9 Register TDM1T_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_WRITE_PERMISSION_9 0x81978
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_WRITE_PERMISSION_9 0x1BF81978u
+
+//! Register Reset Value
+#define TDM1T_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_ADDR_MATCH_10 Register TDM1T_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ADDR_MATCH_10 0x81980
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ADDR_MATCH_10 0x1BF81980u
+
+//! Register Reset Value
+#define TDM1T_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1T_PM_REQ_INFO_PERMISSION_10 Register TDM1T_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_REQ_INFO_PERMISSION_10 0x81988
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_REQ_INFO_PERMISSION_10 0x1BF81988u
+
+//! Register Reset Value
+#define TDM1T_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_READ_PERMISSION_10 Register TDM1T_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_READ_PERMISSION_10 0x81990
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_READ_PERMISSION_10 0x1BF81990u
+
+//! Register Reset Value
+#define TDM1T_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_WRITE_PERMISSION_10 Register TDM1T_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_WRITE_PERMISSION_10 0x81998
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_WRITE_PERMISSION_10 0x1BF81998u
+
+//! Register Reset Value
+#define TDM1T_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_ADDR_MATCH_11 Register TDM1T_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ADDR_MATCH_11 0x819A0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ADDR_MATCH_11 0x1BF819A0u
+
+//! Register Reset Value
+#define TDM1T_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1T_PM_REQ_INFO_PERMISSION_11 Register TDM1T_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_REQ_INFO_PERMISSION_11 0x819A8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_REQ_INFO_PERMISSION_11 0x1BF819A8u
+
+//! Register Reset Value
+#define TDM1T_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_READ_PERMISSION_11 Register TDM1T_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_READ_PERMISSION_11 0x819B0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_READ_PERMISSION_11 0x1BF819B0u
+
+//! Register Reset Value
+#define TDM1T_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_WRITE_PERMISSION_11 Register TDM1T_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_WRITE_PERMISSION_11 0x819B8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_WRITE_PERMISSION_11 0x1BF819B8u
+
+//! Register Reset Value
+#define TDM1T_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_ADDR_MATCH_12 Register TDM1T_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ADDR_MATCH_12 0x819C0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ADDR_MATCH_12 0x1BF819C0u
+
+//! Register Reset Value
+#define TDM1T_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1T_PM_REQ_INFO_PERMISSION_12 Register TDM1T_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_REQ_INFO_PERMISSION_12 0x819C8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_REQ_INFO_PERMISSION_12 0x1BF819C8u
+
+//! Register Reset Value
+#define TDM1T_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_READ_PERMISSION_12 Register TDM1T_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_READ_PERMISSION_12 0x819D0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_READ_PERMISSION_12 0x1BF819D0u
+
+//! Register Reset Value
+#define TDM1T_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_WRITE_PERMISSION_12 Register TDM1T_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_WRITE_PERMISSION_12 0x819D8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_WRITE_PERMISSION_12 0x1BF819D8u
+
+//! Register Reset Value
+#define TDM1T_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_ADDR_MATCH_13 Register TDM1T_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ADDR_MATCH_13 0x819E0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ADDR_MATCH_13 0x1BF819E0u
+
+//! Register Reset Value
+#define TDM1T_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1T_PM_REQ_INFO_PERMISSION_13 Register TDM1T_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_REQ_INFO_PERMISSION_13 0x819E8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_REQ_INFO_PERMISSION_13 0x1BF819E8u
+
+//! Register Reset Value
+#define TDM1T_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_READ_PERMISSION_13 Register TDM1T_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_READ_PERMISSION_13 0x819F0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_READ_PERMISSION_13 0x1BF819F0u
+
+//! Register Reset Value
+#define TDM1T_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_WRITE_PERMISSION_13 Register TDM1T_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_WRITE_PERMISSION_13 0x819F8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_WRITE_PERMISSION_13 0x1BF819F8u
+
+//! Register Reset Value
+#define TDM1T_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_ADDR_MATCH_14 Register TDM1T_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ADDR_MATCH_14 0x81A00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ADDR_MATCH_14 0x1BF81A00u
+
+//! Register Reset Value
+#define TDM1T_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1T_PM_REQ_INFO_PERMISSION_14 Register TDM1T_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_REQ_INFO_PERMISSION_14 0x81A08
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_REQ_INFO_PERMISSION_14 0x1BF81A08u
+
+//! Register Reset Value
+#define TDM1T_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_READ_PERMISSION_14 Register TDM1T_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_READ_PERMISSION_14 0x81A10
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_READ_PERMISSION_14 0x1BF81A10u
+
+//! Register Reset Value
+#define TDM1T_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_WRITE_PERMISSION_14 Register TDM1T_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_WRITE_PERMISSION_14 0x81A18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_WRITE_PERMISSION_14 0x1BF81A18u
+
+//! Register Reset Value
+#define TDM1T_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_ADDR_MATCH_15 Register TDM1T_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_ADDR_MATCH_15 0x81A20
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_ADDR_MATCH_15 0x1BF81A20u
+
+//! Register Reset Value
+#define TDM1T_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDM1T_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TDM1T_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDM1T_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDM1T_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDM1T_PM_REQ_INFO_PERMISSION_15 Register TDM1T_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_REQ_INFO_PERMISSION_15 0x81A28
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_REQ_INFO_PERMISSION_15 0x1BF81A28u
+
+//! Register Reset Value
+#define TDM1T_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDM1T_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_READ_PERMISSION_15 Register TDM1T_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_READ_PERMISSION_15 0x81A30
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_READ_PERMISSION_15 0x1BF81A30u
+
+//! Register Reset Value
+#define TDM1T_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDM1T_PM_WRITE_PERMISSION_15 Register TDM1T_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDM1T_PM_WRITE_PERMISSION_15 0x81A38
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TDM1T_PM_WRITE_PERMISSION_15 0x1BF81A38u
+
+//! Register Reset Value
+#define TDM1T_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDM1T_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_ERROR_LOG Register TGWPR_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ERROR_LOG 0x81C20
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ERROR_LOG 0x1BF81C20u
+
+//! Register Reset Value
+#define TGWPR_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TGWPR_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TGWPR_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TGWPR_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TGWPR_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TGWPR_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TGWPR_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TGWPR_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TGWPR_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TGWPR_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TGWPR_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TGWPR_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TGWPR_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TGWPR_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TGWPR_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TGWPR_PM_CONTROL Register TGWPR_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_CONTROL 0x81C28
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_CONTROL 0x1BF81C28u
+
+//! Register Reset Value
+#define TGWPR_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TGWPR_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TGWPR_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TGWPR_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TGWPR_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TGWPR_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TGWPR_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TGWPR_PM_ERROR_CLEAR_SINGLE Register TGWPR_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ERROR_CLEAR_SINGLE 0x81C30
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ERROR_CLEAR_SINGLE 0x1BF81C30u
+
+//! Register Reset Value
+#define TGWPR_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TGWPR_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TGWPR_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TGWPR_PM_ERROR_CLEAR_MULTI Register TGWPR_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ERROR_CLEAR_MULTI 0x81C38
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ERROR_CLEAR_MULTI 0x1BF81C38u
+
+//! Register Reset Value
+#define TGWPR_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TGWPR_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TGWPR_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TGWPR_PM_REQ_INFO_PERMISSION_0 Register TGWPR_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_REQ_INFO_PERMISSION_0 0x81C48
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_REQ_INFO_PERMISSION_0 0x1BF81C48u
+
+//! Register Reset Value
+#define TGWPR_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_READ_PERMISSION_0 Register TGWPR_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_READ_PERMISSION_0 0x81C50
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_READ_PERMISSION_0 0x1BF81C50u
+
+//! Register Reset Value
+#define TGWPR_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TGWPR_PM_WRITE_PERMISSION_0 Register TGWPR_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_WRITE_PERMISSION_0 0x81C58
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_WRITE_PERMISSION_0 0x1BF81C58u
+
+//! Register Reset Value
+#define TGWPR_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TGWPR_PM_ADDR_MATCH_1 Register TGWPR_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ADDR_MATCH_1 0x81C60
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ADDR_MATCH_1 0x1BF81C60u
+
+//! Register Reset Value
+#define TGWPR_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPR_PM_REQ_INFO_PERMISSION_1 Register TGWPR_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_REQ_INFO_PERMISSION_1 0x81C68
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_REQ_INFO_PERMISSION_1 0x1BF81C68u
+
+//! Register Reset Value
+#define TGWPR_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_READ_PERMISSION_1 Register TGWPR_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_READ_PERMISSION_1 0x81C70
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_READ_PERMISSION_1 0x1BF81C70u
+
+//! Register Reset Value
+#define TGWPR_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_WRITE_PERMISSION_1 Register TGWPR_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_WRITE_PERMISSION_1 0x81C78
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_WRITE_PERMISSION_1 0x1BF81C78u
+
+//! Register Reset Value
+#define TGWPR_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_ADDR_MATCH_2 Register TGWPR_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ADDR_MATCH_2 0x81C80
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ADDR_MATCH_2 0x1BF81C80u
+
+//! Register Reset Value
+#define TGWPR_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPR_PM_REQ_INFO_PERMISSION_2 Register TGWPR_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_REQ_INFO_PERMISSION_2 0x81C88
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_REQ_INFO_PERMISSION_2 0x1BF81C88u
+
+//! Register Reset Value
+#define TGWPR_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_READ_PERMISSION_2 Register TGWPR_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_READ_PERMISSION_2 0x81C90
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_READ_PERMISSION_2 0x1BF81C90u
+
+//! Register Reset Value
+#define TGWPR_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_WRITE_PERMISSION_2 Register TGWPR_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_WRITE_PERMISSION_2 0x81C98
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_WRITE_PERMISSION_2 0x1BF81C98u
+
+//! Register Reset Value
+#define TGWPR_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_ADDR_MATCH_3 Register TGWPR_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ADDR_MATCH_3 0x81CA0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ADDR_MATCH_3 0x1BF81CA0u
+
+//! Register Reset Value
+#define TGWPR_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPR_PM_REQ_INFO_PERMISSION_3 Register TGWPR_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_REQ_INFO_PERMISSION_3 0x81CA8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_REQ_INFO_PERMISSION_3 0x1BF81CA8u
+
+//! Register Reset Value
+#define TGWPR_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_READ_PERMISSION_3 Register TGWPR_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_READ_PERMISSION_3 0x81CB0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_READ_PERMISSION_3 0x1BF81CB0u
+
+//! Register Reset Value
+#define TGWPR_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_WRITE_PERMISSION_3 Register TGWPR_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_WRITE_PERMISSION_3 0x81CB8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_WRITE_PERMISSION_3 0x1BF81CB8u
+
+//! Register Reset Value
+#define TGWPR_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_ADDR_MATCH_4 Register TGWPR_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ADDR_MATCH_4 0x81CC0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ADDR_MATCH_4 0x1BF81CC0u
+
+//! Register Reset Value
+#define TGWPR_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPR_PM_REQ_INFO_PERMISSION_4 Register TGWPR_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_REQ_INFO_PERMISSION_4 0x81CC8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_REQ_INFO_PERMISSION_4 0x1BF81CC8u
+
+//! Register Reset Value
+#define TGWPR_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_READ_PERMISSION_4 Register TGWPR_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_READ_PERMISSION_4 0x81CD0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_READ_PERMISSION_4 0x1BF81CD0u
+
+//! Register Reset Value
+#define TGWPR_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_WRITE_PERMISSION_4 Register TGWPR_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_WRITE_PERMISSION_4 0x81CD8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_WRITE_PERMISSION_4 0x1BF81CD8u
+
+//! Register Reset Value
+#define TGWPR_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_ADDR_MATCH_5 Register TGWPR_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ADDR_MATCH_5 0x81CE0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ADDR_MATCH_5 0x1BF81CE0u
+
+//! Register Reset Value
+#define TGWPR_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPR_PM_REQ_INFO_PERMISSION_5 Register TGWPR_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_REQ_INFO_PERMISSION_5 0x81CE8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_REQ_INFO_PERMISSION_5 0x1BF81CE8u
+
+//! Register Reset Value
+#define TGWPR_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_READ_PERMISSION_5 Register TGWPR_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_READ_PERMISSION_5 0x81CF0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_READ_PERMISSION_5 0x1BF81CF0u
+
+//! Register Reset Value
+#define TGWPR_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_WRITE_PERMISSION_5 Register TGWPR_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_WRITE_PERMISSION_5 0x81CF8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_WRITE_PERMISSION_5 0x1BF81CF8u
+
+//! Register Reset Value
+#define TGWPR_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_ADDR_MATCH_6 Register TGWPR_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ADDR_MATCH_6 0x81D00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ADDR_MATCH_6 0x1BF81D00u
+
+//! Register Reset Value
+#define TGWPR_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPR_PM_REQ_INFO_PERMISSION_6 Register TGWPR_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_REQ_INFO_PERMISSION_6 0x81D08
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_REQ_INFO_PERMISSION_6 0x1BF81D08u
+
+//! Register Reset Value
+#define TGWPR_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_READ_PERMISSION_6 Register TGWPR_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_READ_PERMISSION_6 0x81D10
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_READ_PERMISSION_6 0x1BF81D10u
+
+//! Register Reset Value
+#define TGWPR_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_WRITE_PERMISSION_6 Register TGWPR_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_WRITE_PERMISSION_6 0x81D18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_WRITE_PERMISSION_6 0x1BF81D18u
+
+//! Register Reset Value
+#define TGWPR_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_ADDR_MATCH_7 Register TGWPR_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ADDR_MATCH_7 0x81D20
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ADDR_MATCH_7 0x1BF81D20u
+
+//! Register Reset Value
+#define TGWPR_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPR_PM_REQ_INFO_PERMISSION_7 Register TGWPR_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_REQ_INFO_PERMISSION_7 0x81D28
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_REQ_INFO_PERMISSION_7 0x1BF81D28u
+
+//! Register Reset Value
+#define TGWPR_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_READ_PERMISSION_7 Register TGWPR_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_READ_PERMISSION_7 0x81D30
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_READ_PERMISSION_7 0x1BF81D30u
+
+//! Register Reset Value
+#define TGWPR_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_WRITE_PERMISSION_7 Register TGWPR_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_WRITE_PERMISSION_7 0x81D38
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_WRITE_PERMISSION_7 0x1BF81D38u
+
+//! Register Reset Value
+#define TGWPR_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_ADDR_MATCH_8 Register TGWPR_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ADDR_MATCH_8 0x81D40
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ADDR_MATCH_8 0x1BF81D40u
+
+//! Register Reset Value
+#define TGWPR_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPR_PM_REQ_INFO_PERMISSION_8 Register TGWPR_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_REQ_INFO_PERMISSION_8 0x81D48
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_REQ_INFO_PERMISSION_8 0x1BF81D48u
+
+//! Register Reset Value
+#define TGWPR_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_READ_PERMISSION_8 Register TGWPR_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_READ_PERMISSION_8 0x81D50
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_READ_PERMISSION_8 0x1BF81D50u
+
+//! Register Reset Value
+#define TGWPR_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_WRITE_PERMISSION_8 Register TGWPR_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_WRITE_PERMISSION_8 0x81D58
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_WRITE_PERMISSION_8 0x1BF81D58u
+
+//! Register Reset Value
+#define TGWPR_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_ADDR_MATCH_9 Register TGWPR_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ADDR_MATCH_9 0x81D60
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ADDR_MATCH_9 0x1BF81D60u
+
+//! Register Reset Value
+#define TGWPR_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPR_PM_REQ_INFO_PERMISSION_9 Register TGWPR_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_REQ_INFO_PERMISSION_9 0x81D68
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_REQ_INFO_PERMISSION_9 0x1BF81D68u
+
+//! Register Reset Value
+#define TGWPR_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_READ_PERMISSION_9 Register TGWPR_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_READ_PERMISSION_9 0x81D70
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_READ_PERMISSION_9 0x1BF81D70u
+
+//! Register Reset Value
+#define TGWPR_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_WRITE_PERMISSION_9 Register TGWPR_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_WRITE_PERMISSION_9 0x81D78
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_WRITE_PERMISSION_9 0x1BF81D78u
+
+//! Register Reset Value
+#define TGWPR_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_ADDR_MATCH_10 Register TGWPR_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ADDR_MATCH_10 0x81D80
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ADDR_MATCH_10 0x1BF81D80u
+
+//! Register Reset Value
+#define TGWPR_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPR_PM_REQ_INFO_PERMISSION_10 Register TGWPR_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_REQ_INFO_PERMISSION_10 0x81D88
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_REQ_INFO_PERMISSION_10 0x1BF81D88u
+
+//! Register Reset Value
+#define TGWPR_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_READ_PERMISSION_10 Register TGWPR_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_READ_PERMISSION_10 0x81D90
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_READ_PERMISSION_10 0x1BF81D90u
+
+//! Register Reset Value
+#define TGWPR_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_WRITE_PERMISSION_10 Register TGWPR_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_WRITE_PERMISSION_10 0x81D98
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_WRITE_PERMISSION_10 0x1BF81D98u
+
+//! Register Reset Value
+#define TGWPR_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_ADDR_MATCH_11 Register TGWPR_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ADDR_MATCH_11 0x81DA0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ADDR_MATCH_11 0x1BF81DA0u
+
+//! Register Reset Value
+#define TGWPR_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPR_PM_REQ_INFO_PERMISSION_11 Register TGWPR_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_REQ_INFO_PERMISSION_11 0x81DA8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_REQ_INFO_PERMISSION_11 0x1BF81DA8u
+
+//! Register Reset Value
+#define TGWPR_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_READ_PERMISSION_11 Register TGWPR_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_READ_PERMISSION_11 0x81DB0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_READ_PERMISSION_11 0x1BF81DB0u
+
+//! Register Reset Value
+#define TGWPR_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_WRITE_PERMISSION_11 Register TGWPR_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_WRITE_PERMISSION_11 0x81DB8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_WRITE_PERMISSION_11 0x1BF81DB8u
+
+//! Register Reset Value
+#define TGWPR_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_ADDR_MATCH_12 Register TGWPR_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ADDR_MATCH_12 0x81DC0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ADDR_MATCH_12 0x1BF81DC0u
+
+//! Register Reset Value
+#define TGWPR_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPR_PM_REQ_INFO_PERMISSION_12 Register TGWPR_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_REQ_INFO_PERMISSION_12 0x81DC8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_REQ_INFO_PERMISSION_12 0x1BF81DC8u
+
+//! Register Reset Value
+#define TGWPR_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_READ_PERMISSION_12 Register TGWPR_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_READ_PERMISSION_12 0x81DD0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_READ_PERMISSION_12 0x1BF81DD0u
+
+//! Register Reset Value
+#define TGWPR_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_WRITE_PERMISSION_12 Register TGWPR_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_WRITE_PERMISSION_12 0x81DD8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_WRITE_PERMISSION_12 0x1BF81DD8u
+
+//! Register Reset Value
+#define TGWPR_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_ADDR_MATCH_13 Register TGWPR_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ADDR_MATCH_13 0x81DE0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ADDR_MATCH_13 0x1BF81DE0u
+
+//! Register Reset Value
+#define TGWPR_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPR_PM_REQ_INFO_PERMISSION_13 Register TGWPR_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_REQ_INFO_PERMISSION_13 0x81DE8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_REQ_INFO_PERMISSION_13 0x1BF81DE8u
+
+//! Register Reset Value
+#define TGWPR_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_READ_PERMISSION_13 Register TGWPR_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_READ_PERMISSION_13 0x81DF0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_READ_PERMISSION_13 0x1BF81DF0u
+
+//! Register Reset Value
+#define TGWPR_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_WRITE_PERMISSION_13 Register TGWPR_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_WRITE_PERMISSION_13 0x81DF8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_WRITE_PERMISSION_13 0x1BF81DF8u
+
+//! Register Reset Value
+#define TGWPR_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_ADDR_MATCH_14 Register TGWPR_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ADDR_MATCH_14 0x81E00
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ADDR_MATCH_14 0x1BF81E00u
+
+//! Register Reset Value
+#define TGWPR_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPR_PM_REQ_INFO_PERMISSION_14 Register TGWPR_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_REQ_INFO_PERMISSION_14 0x81E08
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_REQ_INFO_PERMISSION_14 0x1BF81E08u
+
+//! Register Reset Value
+#define TGWPR_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_READ_PERMISSION_14 Register TGWPR_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_READ_PERMISSION_14 0x81E10
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_READ_PERMISSION_14 0x1BF81E10u
+
+//! Register Reset Value
+#define TGWPR_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_WRITE_PERMISSION_14 Register TGWPR_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_WRITE_PERMISSION_14 0x81E18
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_WRITE_PERMISSION_14 0x1BF81E18u
+
+//! Register Reset Value
+#define TGWPR_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_ADDR_MATCH_15 Register TGWPR_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_ADDR_MATCH_15 0x81E20
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_ADDR_MATCH_15 0x1BF81E20u
+
+//! Register Reset Value
+#define TGWPR_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TGWPR_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TGWPR_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TGWPR_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TGWPR_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TGWPR_PM_REQ_INFO_PERMISSION_15 Register TGWPR_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_REQ_INFO_PERMISSION_15 0x81E28
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_REQ_INFO_PERMISSION_15 0x1BF81E28u
+
+//! Register Reset Value
+#define TGWPR_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TGWPR_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_READ_PERMISSION_15 Register TGWPR_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_READ_PERMISSION_15 0x81E30
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_READ_PERMISSION_15 0x1BF81E30u
+
+//! Register Reset Value
+#define TGWPR_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TGWPR_PM_WRITE_PERMISSION_15 Register TGWPR_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TGWPR_PM_WRITE_PERMISSION_15 0x81E38
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TGWPR_PM_WRITE_PERMISSION_15 0x1BF81E38u
+
+//! Register Reset Value
+#define TGWPR_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TGWPR_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_ERROR_LOG Register TLN20_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ERROR_LOG 0x82020
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ERROR_LOG 0x1BF82020u
+
+//! Register Reset Value
+#define TLN20_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TLN20_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TLN20_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TLN20_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TLN20_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TLN20_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TLN20_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TLN20_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TLN20_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TLN20_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TLN20_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TLN20_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TLN20_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TLN20_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TLN20_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TLN20_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TLN20_PM_CONTROL Register TLN20_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_CONTROL 0x82028
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_CONTROL 0x1BF82028u
+
+//! Register Reset Value
+#define TLN20_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TLN20_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TLN20_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TLN20_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TLN20_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TLN20_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TLN20_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TLN20_PM_ERROR_CLEAR_SINGLE Register TLN20_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ERROR_CLEAR_SINGLE 0x82030
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ERROR_CLEAR_SINGLE 0x1BF82030u
+
+//! Register Reset Value
+#define TLN20_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TLN20_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TLN20_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN20_PM_ERROR_CLEAR_MULTI Register TLN20_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ERROR_CLEAR_MULTI 0x82038
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ERROR_CLEAR_MULTI 0x1BF82038u
+
+//! Register Reset Value
+#define TLN20_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TLN20_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TLN20_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN20_PM_REQ_INFO_PERMISSION_0 Register TLN20_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_REQ_INFO_PERMISSION_0 0x82048
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_REQ_INFO_PERMISSION_0 0x1BF82048u
+
+//! Register Reset Value
+#define TLN20_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_READ_PERMISSION_0 Register TLN20_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_READ_PERMISSION_0 0x82050
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_READ_PERMISSION_0 0x1BF82050u
+
+//! Register Reset Value
+#define TLN20_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN20_PM_WRITE_PERMISSION_0 Register TLN20_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_WRITE_PERMISSION_0 0x82058
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_WRITE_PERMISSION_0 0x1BF82058u
+
+//! Register Reset Value
+#define TLN20_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN20_PM_ADDR_MATCH_1 Register TLN20_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ADDR_MATCH_1 0x82060
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ADDR_MATCH_1 0x1BF82060u
+
+//! Register Reset Value
+#define TLN20_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN20_PM_REQ_INFO_PERMISSION_1 Register TLN20_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_REQ_INFO_PERMISSION_1 0x82068
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_REQ_INFO_PERMISSION_1 0x1BF82068u
+
+//! Register Reset Value
+#define TLN20_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_READ_PERMISSION_1 Register TLN20_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_READ_PERMISSION_1 0x82070
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_READ_PERMISSION_1 0x1BF82070u
+
+//! Register Reset Value
+#define TLN20_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_WRITE_PERMISSION_1 Register TLN20_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_WRITE_PERMISSION_1 0x82078
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_WRITE_PERMISSION_1 0x1BF82078u
+
+//! Register Reset Value
+#define TLN20_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_ADDR_MATCH_2 Register TLN20_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ADDR_MATCH_2 0x82080
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ADDR_MATCH_2 0x1BF82080u
+
+//! Register Reset Value
+#define TLN20_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN20_PM_REQ_INFO_PERMISSION_2 Register TLN20_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_REQ_INFO_PERMISSION_2 0x82088
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_REQ_INFO_PERMISSION_2 0x1BF82088u
+
+//! Register Reset Value
+#define TLN20_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_READ_PERMISSION_2 Register TLN20_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_READ_PERMISSION_2 0x82090
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_READ_PERMISSION_2 0x1BF82090u
+
+//! Register Reset Value
+#define TLN20_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_WRITE_PERMISSION_2 Register TLN20_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_WRITE_PERMISSION_2 0x82098
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_WRITE_PERMISSION_2 0x1BF82098u
+
+//! Register Reset Value
+#define TLN20_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_ADDR_MATCH_3 Register TLN20_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ADDR_MATCH_3 0x820A0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ADDR_MATCH_3 0x1BF820A0u
+
+//! Register Reset Value
+#define TLN20_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN20_PM_REQ_INFO_PERMISSION_3 Register TLN20_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_REQ_INFO_PERMISSION_3 0x820A8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_REQ_INFO_PERMISSION_3 0x1BF820A8u
+
+//! Register Reset Value
+#define TLN20_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_READ_PERMISSION_3 Register TLN20_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_READ_PERMISSION_3 0x820B0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_READ_PERMISSION_3 0x1BF820B0u
+
+//! Register Reset Value
+#define TLN20_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_WRITE_PERMISSION_3 Register TLN20_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_WRITE_PERMISSION_3 0x820B8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_WRITE_PERMISSION_3 0x1BF820B8u
+
+//! Register Reset Value
+#define TLN20_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_ADDR_MATCH_4 Register TLN20_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ADDR_MATCH_4 0x820C0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ADDR_MATCH_4 0x1BF820C0u
+
+//! Register Reset Value
+#define TLN20_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN20_PM_REQ_INFO_PERMISSION_4 Register TLN20_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_REQ_INFO_PERMISSION_4 0x820C8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_REQ_INFO_PERMISSION_4 0x1BF820C8u
+
+//! Register Reset Value
+#define TLN20_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_READ_PERMISSION_4 Register TLN20_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_READ_PERMISSION_4 0x820D0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_READ_PERMISSION_4 0x1BF820D0u
+
+//! Register Reset Value
+#define TLN20_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_WRITE_PERMISSION_4 Register TLN20_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_WRITE_PERMISSION_4 0x820D8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_WRITE_PERMISSION_4 0x1BF820D8u
+
+//! Register Reset Value
+#define TLN20_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_ADDR_MATCH_5 Register TLN20_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ADDR_MATCH_5 0x820E0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ADDR_MATCH_5 0x1BF820E0u
+
+//! Register Reset Value
+#define TLN20_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN20_PM_REQ_INFO_PERMISSION_5 Register TLN20_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_REQ_INFO_PERMISSION_5 0x820E8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_REQ_INFO_PERMISSION_5 0x1BF820E8u
+
+//! Register Reset Value
+#define TLN20_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_READ_PERMISSION_5 Register TLN20_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_READ_PERMISSION_5 0x820F0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_READ_PERMISSION_5 0x1BF820F0u
+
+//! Register Reset Value
+#define TLN20_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_WRITE_PERMISSION_5 Register TLN20_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_WRITE_PERMISSION_5 0x820F8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_WRITE_PERMISSION_5 0x1BF820F8u
+
+//! Register Reset Value
+#define TLN20_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_ADDR_MATCH_6 Register TLN20_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ADDR_MATCH_6 0x82100
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ADDR_MATCH_6 0x1BF82100u
+
+//! Register Reset Value
+#define TLN20_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN20_PM_REQ_INFO_PERMISSION_6 Register TLN20_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_REQ_INFO_PERMISSION_6 0x82108
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_REQ_INFO_PERMISSION_6 0x1BF82108u
+
+//! Register Reset Value
+#define TLN20_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_READ_PERMISSION_6 Register TLN20_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_READ_PERMISSION_6 0x82110
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_READ_PERMISSION_6 0x1BF82110u
+
+//! Register Reset Value
+#define TLN20_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_WRITE_PERMISSION_6 Register TLN20_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_WRITE_PERMISSION_6 0x82118
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_WRITE_PERMISSION_6 0x1BF82118u
+
+//! Register Reset Value
+#define TLN20_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_ADDR_MATCH_7 Register TLN20_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ADDR_MATCH_7 0x82120
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ADDR_MATCH_7 0x1BF82120u
+
+//! Register Reset Value
+#define TLN20_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN20_PM_REQ_INFO_PERMISSION_7 Register TLN20_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_REQ_INFO_PERMISSION_7 0x82128
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_REQ_INFO_PERMISSION_7 0x1BF82128u
+
+//! Register Reset Value
+#define TLN20_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_READ_PERMISSION_7 Register TLN20_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_READ_PERMISSION_7 0x82130
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_READ_PERMISSION_7 0x1BF82130u
+
+//! Register Reset Value
+#define TLN20_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_WRITE_PERMISSION_7 Register TLN20_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_WRITE_PERMISSION_7 0x82138
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_WRITE_PERMISSION_7 0x1BF82138u
+
+//! Register Reset Value
+#define TLN20_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_ADDR_MATCH_8 Register TLN20_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ADDR_MATCH_8 0x82140
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ADDR_MATCH_8 0x1BF82140u
+
+//! Register Reset Value
+#define TLN20_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN20_PM_REQ_INFO_PERMISSION_8 Register TLN20_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_REQ_INFO_PERMISSION_8 0x82148
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_REQ_INFO_PERMISSION_8 0x1BF82148u
+
+//! Register Reset Value
+#define TLN20_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_READ_PERMISSION_8 Register TLN20_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_READ_PERMISSION_8 0x82150
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_READ_PERMISSION_8 0x1BF82150u
+
+//! Register Reset Value
+#define TLN20_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_WRITE_PERMISSION_8 Register TLN20_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_WRITE_PERMISSION_8 0x82158
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_WRITE_PERMISSION_8 0x1BF82158u
+
+//! Register Reset Value
+#define TLN20_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_ADDR_MATCH_9 Register TLN20_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ADDR_MATCH_9 0x82160
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ADDR_MATCH_9 0x1BF82160u
+
+//! Register Reset Value
+#define TLN20_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN20_PM_REQ_INFO_PERMISSION_9 Register TLN20_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_REQ_INFO_PERMISSION_9 0x82168
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_REQ_INFO_PERMISSION_9 0x1BF82168u
+
+//! Register Reset Value
+#define TLN20_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_READ_PERMISSION_9 Register TLN20_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_READ_PERMISSION_9 0x82170
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_READ_PERMISSION_9 0x1BF82170u
+
+//! Register Reset Value
+#define TLN20_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_WRITE_PERMISSION_9 Register TLN20_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_WRITE_PERMISSION_9 0x82178
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_WRITE_PERMISSION_9 0x1BF82178u
+
+//! Register Reset Value
+#define TLN20_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_ADDR_MATCH_10 Register TLN20_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ADDR_MATCH_10 0x82180
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ADDR_MATCH_10 0x1BF82180u
+
+//! Register Reset Value
+#define TLN20_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN20_PM_REQ_INFO_PERMISSION_10 Register TLN20_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_REQ_INFO_PERMISSION_10 0x82188
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_REQ_INFO_PERMISSION_10 0x1BF82188u
+
+//! Register Reset Value
+#define TLN20_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_READ_PERMISSION_10 Register TLN20_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_READ_PERMISSION_10 0x82190
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_READ_PERMISSION_10 0x1BF82190u
+
+//! Register Reset Value
+#define TLN20_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_WRITE_PERMISSION_10 Register TLN20_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_WRITE_PERMISSION_10 0x82198
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_WRITE_PERMISSION_10 0x1BF82198u
+
+//! Register Reset Value
+#define TLN20_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_ADDR_MATCH_11 Register TLN20_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ADDR_MATCH_11 0x821A0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ADDR_MATCH_11 0x1BF821A0u
+
+//! Register Reset Value
+#define TLN20_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN20_PM_REQ_INFO_PERMISSION_11 Register TLN20_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_REQ_INFO_PERMISSION_11 0x821A8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_REQ_INFO_PERMISSION_11 0x1BF821A8u
+
+//! Register Reset Value
+#define TLN20_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_READ_PERMISSION_11 Register TLN20_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_READ_PERMISSION_11 0x821B0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_READ_PERMISSION_11 0x1BF821B0u
+
+//! Register Reset Value
+#define TLN20_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_WRITE_PERMISSION_11 Register TLN20_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_WRITE_PERMISSION_11 0x821B8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_WRITE_PERMISSION_11 0x1BF821B8u
+
+//! Register Reset Value
+#define TLN20_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_ADDR_MATCH_12 Register TLN20_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ADDR_MATCH_12 0x821C0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ADDR_MATCH_12 0x1BF821C0u
+
+//! Register Reset Value
+#define TLN20_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN20_PM_REQ_INFO_PERMISSION_12 Register TLN20_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_REQ_INFO_PERMISSION_12 0x821C8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_REQ_INFO_PERMISSION_12 0x1BF821C8u
+
+//! Register Reset Value
+#define TLN20_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_READ_PERMISSION_12 Register TLN20_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_READ_PERMISSION_12 0x821D0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_READ_PERMISSION_12 0x1BF821D0u
+
+//! Register Reset Value
+#define TLN20_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_WRITE_PERMISSION_12 Register TLN20_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_WRITE_PERMISSION_12 0x821D8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_WRITE_PERMISSION_12 0x1BF821D8u
+
+//! Register Reset Value
+#define TLN20_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_ADDR_MATCH_13 Register TLN20_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ADDR_MATCH_13 0x821E0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ADDR_MATCH_13 0x1BF821E0u
+
+//! Register Reset Value
+#define TLN20_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN20_PM_REQ_INFO_PERMISSION_13 Register TLN20_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_REQ_INFO_PERMISSION_13 0x821E8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_REQ_INFO_PERMISSION_13 0x1BF821E8u
+
+//! Register Reset Value
+#define TLN20_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_READ_PERMISSION_13 Register TLN20_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_READ_PERMISSION_13 0x821F0
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_READ_PERMISSION_13 0x1BF821F0u
+
+//! Register Reset Value
+#define TLN20_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_WRITE_PERMISSION_13 Register TLN20_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_WRITE_PERMISSION_13 0x821F8
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_WRITE_PERMISSION_13 0x1BF821F8u
+
+//! Register Reset Value
+#define TLN20_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_ADDR_MATCH_14 Register TLN20_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ADDR_MATCH_14 0x82200
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ADDR_MATCH_14 0x1BF82200u
+
+//! Register Reset Value
+#define TLN20_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN20_PM_REQ_INFO_PERMISSION_14 Register TLN20_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_REQ_INFO_PERMISSION_14 0x82208
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_REQ_INFO_PERMISSION_14 0x1BF82208u
+
+//! Register Reset Value
+#define TLN20_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_READ_PERMISSION_14 Register TLN20_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_READ_PERMISSION_14 0x82210
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_READ_PERMISSION_14 0x1BF82210u
+
+//! Register Reset Value
+#define TLN20_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_WRITE_PERMISSION_14 Register TLN20_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_WRITE_PERMISSION_14 0x82218
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_WRITE_PERMISSION_14 0x1BF82218u
+
+//! Register Reset Value
+#define TLN20_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_ADDR_MATCH_15 Register TLN20_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_ADDR_MATCH_15 0x82220
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_ADDR_MATCH_15 0x1BF82220u
+
+//! Register Reset Value
+#define TLN20_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN20_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TLN20_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN20_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN20_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN20_PM_REQ_INFO_PERMISSION_15 Register TLN20_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_REQ_INFO_PERMISSION_15 0x82228
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_REQ_INFO_PERMISSION_15 0x1BF82228u
+
+//! Register Reset Value
+#define TLN20_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN20_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_READ_PERMISSION_15 Register TLN20_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_READ_PERMISSION_15 0x82230
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_READ_PERMISSION_15 0x1BF82230u
+
+//! Register Reset Value
+#define TLN20_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN20_PM_WRITE_PERMISSION_15 Register TLN20_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN20_PM_WRITE_PERMISSION_15 0x82238
+//! Register Offset (absolute) for 1st Instance SSX2_SSX
+#define SSX2_SSX_TLN20_PM_WRITE_PERMISSION_15 0x1BF82238u
+
+//! Register Reset Value
+#define TLN20_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN20_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! @}
+
+#endif
diff --git a/arch/mips/include/asm/mach-lantiq/grx500/ssx6_ssx.h b/arch/mips/include/asm/mach-lantiq/grx500/ssx6_ssx.h
new file mode 100644
--- /dev/null
+++ b/arch/mips/include/asm/mach-lantiq/grx500/ssx6_ssx.h
@@ -0,0 +1,14352 @@
+//-----------------------------------------------------------------------------
+// LSD Generator
+//-----------------------------------------------------------------------------
+// Perl Package        : LSD::generator::targetC (v1.1)
+// LSD Source          : D:/Users/shij/Perforce/l1033.grx500.win.v_shij.priv.dfv.grx500.dfv/ipg_lsd/lsd_sys/source/xml/reg_files/ssx6_ssx.xml
+// Register File Name  : SSX6_SSX
+// Register File Title : SSX6_ssx
+// Register Width      : 64
+// Note                : Doxygen compliant comments
+//-----------------------------------------------------------------------------
+
+#ifndef _SSX6_SSX_H
+#define _SSX6_SSX_H
+
+//! \defgroup SSX6_SSX Register File SSX6_SSX - SSX6_ssx
+//! @{
+
+//! Base Address of SSX6_SSX
+#define SSX6_SSX_MODULE_BASE 0x13F00000u
+
+//! \defgroup TREG6_RT_COMPONENT Register TREG6_RT_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_RT_COMPONENT 0x0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_RT_COMPONENT 0x13F00000u
+
+//! Register Reset Value
+#define TREG6_RT_COMPONENT_RST 0x0000000062003532u
+
+//! Field REV - rev
+#define TREG6_RT_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TREG6_RT_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TREG6_RT_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TREG6_RT_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TREG6_RT_NETWORK Register TREG6_RT_NETWORK - network
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_RT_NETWORK 0x10
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_RT_NETWORK 0x13F00010u
+
+//! Register Reset Value
+#define TREG6_RT_NETWORK_RST 0x0000000000000000u
+
+//! Field REV - rev
+#define TREG6_RT_NETWORK_REV_POS 32
+//! Field REV - rev
+#define TREG6_RT_NETWORK_REV_MASK 0xFFFF00000000u
+
+//! Field ID - id
+#define TREG6_RT_NETWORK_ID_POS 48
+//! Field ID - id
+#define TREG6_RT_NETWORK_ID_MASK 0xFFFF000000000000u
+
+//! @}
+
+//! \defgroup TREG6_RT_INITID_READBACK Register TREG6_RT_INITID_READBACK - initid_readback
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_RT_INITID_READBACK 0x70
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_RT_INITID_READBACK 0x13F00070u
+
+//! Register Reset Value
+#define TREG6_RT_INITID_READBACK_RST 0x0000000000000000u
+
+//! Field INITID - initid
+#define TREG6_RT_INITID_READBACK_INITID_POS 0
+//! Field INITID - initid
+#define TREG6_RT_INITID_READBACK_INITID_MASK 0xFFu
+
+//! @}
+
+//! \defgroup TREG6_RT_NETWORK_CONTROL Register TREG6_RT_NETWORK_CONTROL - network_control
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_RT_NETWORK_CONTROL 0x78
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_RT_NETWORK_CONTROL 0x13F00078u
+
+//! Register Reset Value
+#define TREG6_RT_NETWORK_CONTROL_RST 0x0000000000000000u
+
+//! Field TIMEOUT_BASE - timeout_base
+#define TREG6_RT_NETWORK_CONTROL_TIMEOUT_BASE_POS 8
+//! Field TIMEOUT_BASE - timeout_base
+#define TREG6_RT_NETWORK_CONTROL_TIMEOUT_BASE_MASK 0x700u
+
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG6_RT_NETWORK_CONTROL_CLOCK_GATE_DISABLE_POS 56
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG6_RT_NETWORK_CONTROL_CLOCK_GATE_DISABLE_MASK 0x100000000000000u
+
+//! @}
+
+//! \defgroup TREG6_SI_CONTROL Register TREG6_SI_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_SI_CONTROL 0x420
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_SI_CONTROL 0x13F00420u
+
+//! Register Reset Value
+#define TREG6_SI_CONTROL_RST 0x0000000000000000u
+
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG6_SI_CONTROL_CLOCK_GATE_DISABLE_POS 56
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG6_SI_CONTROL_CLOCK_GATE_DISABLE_MASK 0x100000000000000u
+
+//! @}
+
+//! \defgroup TREG6_SI_FLAG_STATUS_0 Register TREG6_SI_FLAG_STATUS_0 - flag_status_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_SI_FLAG_STATUS_0 0x510
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_SI_FLAG_STATUS_0 0x13F00510u
+
+//! Register Reset Value
+#define TREG6_SI_FLAG_STATUS_0_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG6_SI_FLAG_STATUS_0_STATUS_POS 0
+//! Field STATUS - status
+#define TREG6_SI_FLAG_STATUS_0_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_SI_FLAG_STATUS_1 Register TREG6_SI_FLAG_STATUS_1 - flag_status_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_SI_FLAG_STATUS_1 0x530
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_SI_FLAG_STATUS_1 0x13F00530u
+
+//! Register Reset Value
+#define TREG6_SI_FLAG_STATUS_1_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG6_SI_FLAG_STATUS_1_STATUS_POS 0
+//! Field STATUS - status
+#define TREG6_SI_FLAG_STATUS_1_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_SI_FLAG_STATUS_2 Register TREG6_SI_FLAG_STATUS_2 - flag_status_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_SI_FLAG_STATUS_2 0x550
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_SI_FLAG_STATUS_2 0x13F00550u
+
+//! Register Reset Value
+#define TREG6_SI_FLAG_STATUS_2_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG6_SI_FLAG_STATUS_2_STATUS_POS 0
+//! Field STATUS - status
+#define TREG6_SI_FLAG_STATUS_2_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_SI_FLAG_STATUS_3 Register TREG6_SI_FLAG_STATUS_3 - flag_status_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_SI_FLAG_STATUS_3 0x570
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_SI_FLAG_STATUS_3 0x13F00570u
+
+//! Register Reset Value
+#define TREG6_SI_FLAG_STATUS_3_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG6_SI_FLAG_STATUS_3_STATUS_POS 0
+//! Field STATUS - status
+#define TREG6_SI_FLAG_STATUS_3_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_SI_FLAG_STATUS_4 Register TREG6_SI_FLAG_STATUS_4 - flag_status_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_SI_FLAG_STATUS_4 0x590
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_SI_FLAG_STATUS_4 0x13F00590u
+
+//! Register Reset Value
+#define TREG6_SI_FLAG_STATUS_4_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG6_SI_FLAG_STATUS_4_STATUS_POS 0
+//! Field STATUS - status
+#define TREG6_SI_FLAG_STATUS_4_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_SI_FLAG_STATUS_5 Register TREG6_SI_FLAG_STATUS_5 - flag_status_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_SI_FLAG_STATUS_5 0x5B0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_SI_FLAG_STATUS_5 0x13F005B0u
+
+//! Register Reset Value
+#define TREG6_SI_FLAG_STATUS_5_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG6_SI_FLAG_STATUS_5_STATUS_POS 0
+//! Field STATUS - status
+#define TREG6_SI_FLAG_STATUS_5_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_SI_FLAG_STATUS_6 Register TREG6_SI_FLAG_STATUS_6 - flag_status_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_SI_FLAG_STATUS_6 0x5D0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_SI_FLAG_STATUS_6 0x13F005D0u
+
+//! Register Reset Value
+#define TREG6_SI_FLAG_STATUS_6_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG6_SI_FLAG_STATUS_6_STATUS_POS 0
+//! Field STATUS - status
+#define TREG6_SI_FLAG_STATUS_6_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_SI_FLAG_STATUS_7 Register TREG6_SI_FLAG_STATUS_7 - flag_status_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_SI_FLAG_STATUS_7 0x5F0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_SI_FLAG_STATUS_7 0x13F005F0u
+
+//! Register Reset Value
+#define TREG6_SI_FLAG_STATUS_7_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG6_SI_FLAG_STATUS_7_STATUS_POS 0
+//! Field STATUS - status
+#define TREG6_SI_FLAG_STATUS_7_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_TA_COMPONENT Register TIC_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TIC_TA_COMPONENT 0x1000
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_TA_COMPONENT 0x13F01000u
+
+//! Register Reset Value
+#define TIC_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TIC_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TIC_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TIC_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TIC_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TIC_TA_CORE Register TIC_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TIC_TA_CORE 0x1018
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_TA_CORE 0x13F01018u
+
+//! Register Reset Value
+#define TIC_TA_CORE_RST 0x000050C500620001u
+
+//! Field REV_CODE - rev_code
+#define TIC_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TIC_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TIC_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TIC_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TIC_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TIC_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TIC_TA_AGENT_CONTROL Register TIC_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TIC_TA_AGENT_CONTROL 0x1020
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_TA_AGENT_CONTROL 0x13F01020u
+
+//! Register Reset Value
+#define TIC_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TIC_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TIC_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TIC_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TIC_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TIC_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TIC_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TIC_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TIC_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TIC_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TIC_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TIC_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TIC_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TIC_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TIC_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TIC_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TIC_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TIC_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TIC_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TIC_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TIC_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TIC_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TIC_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TIC_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TIC_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TIC_TA_AGENT_STATUS Register TIC_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TIC_TA_AGENT_STATUS 0x1028
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_TA_AGENT_STATUS 0x13F01028u
+
+//! Register Reset Value
+#define TIC_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TIC_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TIC_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TIC_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TIC_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TIC_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TIC_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TIC_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TIC_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TIC_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TIC_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TIC_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TIC_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TIC_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TIC_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TIC_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TIC_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TIC_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TIC_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TIC_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TIC_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TIC_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TIC_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TIC_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TIC_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TIC_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TIC_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TIC_TA_ERROR_LOG Register TIC_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TIC_TA_ERROR_LOG 0x1058
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_TA_ERROR_LOG 0x13F01058u
+
+//! Register Reset Value
+#define TIC_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TIC_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TIC_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TIC_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TIC_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TIC_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TIC_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TIC_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TIC_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TIC_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TIC_TA_ERROR_LOG_ADDR Register TIC_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TIC_TA_ERROR_LOG_ADDR 0x1060
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_TA_ERROR_LOG_ADDR 0x13F01060u
+
+//! Register Reset Value
+#define TIC_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TIC_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TIC_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_TA_BANDWIDTH_0 Register TIC_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TIC_TA_BANDWIDTH_0 0x1100
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_TA_BANDWIDTH_0 0x13F01100u
+
+//! Register Reset Value
+#define TIC_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TIC_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TIC_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TIC_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TIC_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TIC_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TIC_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TIC_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TIC_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TIC_TA_BANDWIDTH_1 Register TIC_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TIC_TA_BANDWIDTH_1 0x1108
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_TA_BANDWIDTH_1 0x13F01108u
+
+//! Register Reset Value
+#define TIC_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TIC_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TIC_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TIC_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TIC_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TIC_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TIC_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TIC_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TIC_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TIC_TA_BANDWIDTH_2 Register TIC_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TIC_TA_BANDWIDTH_2 0x1110
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_TA_BANDWIDTH_2 0x13F01110u
+
+//! Register Reset Value
+#define TIC_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TIC_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TIC_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TIC_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TIC_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TIC_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TIC_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TIC_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TIC_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TIC_TA_BANDWIDTH_3 Register TIC_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TIC_TA_BANDWIDTH_3 0x1118
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_TA_BANDWIDTH_3 0x13F01118u
+
+//! Register Reset Value
+#define TIC_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TIC_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TIC_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TIC_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TIC_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TIC_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TIC_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TIC_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TIC_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TIC_TA_ALLOC_LIMIT_0 Register TIC_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TIC_TA_ALLOC_LIMIT_0 0x1200
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_TA_ALLOC_LIMIT_0 0x13F01200u
+
+//! Register Reset Value
+#define TIC_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TIC_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TIC_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TIC_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TIC_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TIC_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TIC_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TIC_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TIC_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TIC_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TIC_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TIC_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TIC_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TIC_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TIC_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TIC_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TIC_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TIC_TA_ALLOC_LIMIT_1 Register TIC_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TIC_TA_ALLOC_LIMIT_1 0x1208
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_TA_ALLOC_LIMIT_1 0x13F01208u
+
+//! Register Reset Value
+#define TIC_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TIC_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TIC_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TIC_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TIC_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TIC_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TIC_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TIC_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TIC_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TIC_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TIC_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TIC_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TIC_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TIC_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TIC_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TIC_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TIC_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TIC_TA_ALLOC_LIMIT_2 Register TIC_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TIC_TA_ALLOC_LIMIT_2 0x1210
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_TA_ALLOC_LIMIT_2 0x13F01210u
+
+//! Register Reset Value
+#define TIC_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TIC_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TIC_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TIC_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TIC_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TIC_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TIC_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TIC_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TIC_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TIC_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TIC_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TIC_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TIC_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TIC_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TIC_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TIC_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TIC_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TIC_TA_ALLOC_LIMIT_3 Register TIC_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TIC_TA_ALLOC_LIMIT_3 0x1218
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_TA_ALLOC_LIMIT_3 0x13F01218u
+
+//! Register Reset Value
+#define TIC_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TIC_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TIC_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TIC_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TIC_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TIC_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TIC_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TIC_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TIC_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TIC_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TIC_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TIC_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TIC_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TIC_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TIC_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TIC_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TIC_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDDR_TA_COMPONENT Register TDDR_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_TA_COMPONENT 0x1400
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_TA_COMPONENT 0x13F01400u
+
+//! Register Reset Value
+#define TDDR_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TDDR_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TDDR_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TDDR_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TDDR_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TDDR_TA_CORE Register TDDR_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_TA_CORE 0x1418
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_TA_CORE 0x13F01418u
+
+//! Register Reset Value
+#define TDDR_TA_CORE_RST 0x000050C500650003u
+
+//! Field REV_CODE - rev_code
+#define TDDR_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TDDR_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TDDR_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TDDR_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TDDR_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TDDR_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TDDR_TA_AGENT_CONTROL Register TDDR_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_TA_AGENT_CONTROL 0x1420
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_TA_AGENT_CONTROL 0x13F01420u
+
+//! Register Reset Value
+#define TDDR_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TDDR_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TDDR_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TDDR_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TDDR_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TDDR_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TDDR_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDDR_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDDR_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TDDR_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TDDR_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TDDR_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TDDR_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TDDR_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TDDR_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TDDR_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TDDR_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TDDR_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TDDR_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TDDR_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TDDR_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TDDR_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TDDR_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TDDR_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TDDR_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TDDR_TA_AGENT_STATUS Register TDDR_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_TA_AGENT_STATUS 0x1428
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_TA_AGENT_STATUS 0x13F01428u
+
+//! Register Reset Value
+#define TDDR_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TDDR_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TDDR_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDDR_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TDDR_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TDDR_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TDDR_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TDDR_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TDDR_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TDDR_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TDDR_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TDDR_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TDDR_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TDDR_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TDDR_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TDDR_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TDDR_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TDDR_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TDDR_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TDDR_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TDDR_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TDDR_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TDDR_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TDDR_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TDDR_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TDDR_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TDDR_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TDDR_TA_ERROR_LOG Register TDDR_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_TA_ERROR_LOG 0x1458
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_TA_ERROR_LOG 0x13F01458u
+
+//! Register Reset Value
+#define TDDR_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TDDR_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TDDR_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TDDR_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TDDR_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TDDR_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TDDR_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TDDR_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TDDR_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TDDR_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TDDR_TA_ERROR_LOG_ADDR Register TDDR_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_TA_ERROR_LOG_ADDR 0x1460
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_TA_ERROR_LOG_ADDR 0x13F01460u
+
+//! Register Reset Value
+#define TDDR_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TDDR_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TDDR_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_TA_BANDWIDTH_0 Register TDDR_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_TA_BANDWIDTH_0 0x1500
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_TA_BANDWIDTH_0 0x13F01500u
+
+//! Register Reset Value
+#define TDDR_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TDDR_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TDDR_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TDDR_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TDDR_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TDDR_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TDDR_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TDDR_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TDDR_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDDR_TA_BANDWIDTH_1 Register TDDR_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_TA_BANDWIDTH_1 0x1508
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_TA_BANDWIDTH_1 0x13F01508u
+
+//! Register Reset Value
+#define TDDR_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TDDR_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TDDR_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TDDR_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TDDR_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TDDR_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TDDR_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TDDR_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TDDR_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDDR_TA_BANDWIDTH_2 Register TDDR_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_TA_BANDWIDTH_2 0x1510
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_TA_BANDWIDTH_2 0x13F01510u
+
+//! Register Reset Value
+#define TDDR_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TDDR_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TDDR_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TDDR_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TDDR_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TDDR_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TDDR_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TDDR_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TDDR_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDDR_TA_BANDWIDTH_3 Register TDDR_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_TA_BANDWIDTH_3 0x1518
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_TA_BANDWIDTH_3 0x13F01518u
+
+//! Register Reset Value
+#define TDDR_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TDDR_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TDDR_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TDDR_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TDDR_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TDDR_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TDDR_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TDDR_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TDDR_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDDR_TA_ALLOC_LIMIT_0 Register TDDR_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_TA_ALLOC_LIMIT_0 0x1600
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_TA_ALLOC_LIMIT_0 0x13F01600u
+
+//! Register Reset Value
+#define TDDR_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TDDR_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TDDR_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TDDR_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TDDR_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TDDR_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TDDR_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TDDR_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TDDR_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TDDR_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TDDR_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TDDR_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TDDR_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TDDR_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TDDR_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TDDR_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TDDR_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDDR_TA_ALLOC_LIMIT_1 Register TDDR_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_TA_ALLOC_LIMIT_1 0x1608
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_TA_ALLOC_LIMIT_1 0x13F01608u
+
+//! Register Reset Value
+#define TDDR_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TDDR_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TDDR_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TDDR_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TDDR_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TDDR_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TDDR_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TDDR_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TDDR_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TDDR_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TDDR_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TDDR_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TDDR_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TDDR_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TDDR_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TDDR_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TDDR_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDDR_TA_ALLOC_LIMIT_2 Register TDDR_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_TA_ALLOC_LIMIT_2 0x1610
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_TA_ALLOC_LIMIT_2 0x13F01610u
+
+//! Register Reset Value
+#define TDDR_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TDDR_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TDDR_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TDDR_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TDDR_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TDDR_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TDDR_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TDDR_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TDDR_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TDDR_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TDDR_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TDDR_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TDDR_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TDDR_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TDDR_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TDDR_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TDDR_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TDDR_TA_ALLOC_LIMIT_3 Register TDDR_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_TA_ALLOC_LIMIT_3 0x1618
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_TA_ALLOC_LIMIT_3 0x13F01618u
+
+//! Register Reset Value
+#define TDDR_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TDDR_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TDDR_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TDDR_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TDDR_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TDDR_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TDDR_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TDDR_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TDDR_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TDDR_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TDDR_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TDDR_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TDDR_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TDDR_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TDDR_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TDDR_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TDDR_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TPCTL_TA_COMPONENT Register TPCTL_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_TA_COMPONENT 0x1800
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_TA_COMPONENT 0x13F01800u
+
+//! Register Reset Value
+#define TPCTL_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TPCTL_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TPCTL_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TPCTL_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TPCTL_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TPCTL_TA_CORE Register TPCTL_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_TA_CORE 0x1818
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_TA_CORE 0x13F01818u
+
+//! Register Reset Value
+#define TPCTL_TA_CORE_RST 0x000050C500630001u
+
+//! Field REV_CODE - rev_code
+#define TPCTL_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TPCTL_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TPCTL_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TPCTL_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TPCTL_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TPCTL_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TPCTL_TA_AGENT_CONTROL Register TPCTL_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_TA_AGENT_CONTROL 0x1820
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_TA_AGENT_CONTROL 0x13F01820u
+
+//! Register Reset Value
+#define TPCTL_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TPCTL_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TPCTL_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TPCTL_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TPCTL_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TPCTL_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TPCTL_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TPCTL_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TPCTL_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TPCTL_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TPCTL_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TPCTL_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TPCTL_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TPCTL_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TPCTL_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TPCTL_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TPCTL_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TPCTL_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TPCTL_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TPCTL_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TPCTL_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TPCTL_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TPCTL_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TPCTL_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TPCTL_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TPCTL_TA_AGENT_STATUS Register TPCTL_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_TA_AGENT_STATUS 0x1828
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_TA_AGENT_STATUS 0x13F01828u
+
+//! Register Reset Value
+#define TPCTL_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TPCTL_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TPCTL_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TPCTL_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TPCTL_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TPCTL_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TPCTL_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TPCTL_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TPCTL_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TPCTL_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TPCTL_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TPCTL_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TPCTL_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TPCTL_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TPCTL_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TPCTL_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TPCTL_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TPCTL_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TPCTL_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TPCTL_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TPCTL_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TPCTL_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TPCTL_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TPCTL_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TPCTL_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TPCTL_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TPCTL_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TPCTL_TA_ERROR_LOG Register TPCTL_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_TA_ERROR_LOG 0x1858
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_TA_ERROR_LOG 0x13F01858u
+
+//! Register Reset Value
+#define TPCTL_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TPCTL_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TPCTL_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TPCTL_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TPCTL_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TPCTL_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TPCTL_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TPCTL_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TPCTL_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TPCTL_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TPCTL_TA_ERROR_LOG_ADDR Register TPCTL_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_TA_ERROR_LOG_ADDR 0x1860
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_TA_ERROR_LOG_ADDR 0x13F01860u
+
+//! Register Reset Value
+#define TPCTL_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TPCTL_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TPCTL_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_TA_BANDWIDTH_0 Register TPCTL_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_TA_BANDWIDTH_0 0x1900
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_TA_BANDWIDTH_0 0x13F01900u
+
+//! Register Reset Value
+#define TPCTL_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TPCTL_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TPCTL_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TPCTL_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TPCTL_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TPCTL_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TPCTL_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TPCTL_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TPCTL_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TPCTL_TA_BANDWIDTH_1 Register TPCTL_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_TA_BANDWIDTH_1 0x1908
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_TA_BANDWIDTH_1 0x13F01908u
+
+//! Register Reset Value
+#define TPCTL_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TPCTL_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TPCTL_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TPCTL_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TPCTL_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TPCTL_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TPCTL_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TPCTL_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TPCTL_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TPCTL_TA_BANDWIDTH_2 Register TPCTL_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_TA_BANDWIDTH_2 0x1910
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_TA_BANDWIDTH_2 0x13F01910u
+
+//! Register Reset Value
+#define TPCTL_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TPCTL_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TPCTL_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TPCTL_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TPCTL_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TPCTL_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TPCTL_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TPCTL_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TPCTL_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TPCTL_TA_BANDWIDTH_3 Register TPCTL_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_TA_BANDWIDTH_3 0x1918
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_TA_BANDWIDTH_3 0x13F01918u
+
+//! Register Reset Value
+#define TPCTL_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TPCTL_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TPCTL_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TPCTL_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TPCTL_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TPCTL_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TPCTL_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TPCTL_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TPCTL_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TPCTL_TA_ALLOC_LIMIT_0 Register TPCTL_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_TA_ALLOC_LIMIT_0 0x1A00
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_TA_ALLOC_LIMIT_0 0x13F01A00u
+
+//! Register Reset Value
+#define TPCTL_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TPCTL_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TPCTL_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TPCTL_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TPCTL_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TPCTL_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TPCTL_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TPCTL_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TPCTL_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TPCTL_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TPCTL_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TPCTL_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TPCTL_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TPCTL_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TPCTL_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TPCTL_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TPCTL_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TPCTL_TA_ALLOC_LIMIT_1 Register TPCTL_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_TA_ALLOC_LIMIT_1 0x1A08
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_TA_ALLOC_LIMIT_1 0x13F01A08u
+
+//! Register Reset Value
+#define TPCTL_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TPCTL_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TPCTL_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TPCTL_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TPCTL_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TPCTL_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TPCTL_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TPCTL_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TPCTL_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TPCTL_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TPCTL_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TPCTL_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TPCTL_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TPCTL_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TPCTL_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TPCTL_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TPCTL_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TPCTL_TA_ALLOC_LIMIT_2 Register TPCTL_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_TA_ALLOC_LIMIT_2 0x1A10
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_TA_ALLOC_LIMIT_2 0x13F01A10u
+
+//! Register Reset Value
+#define TPCTL_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TPCTL_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TPCTL_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TPCTL_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TPCTL_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TPCTL_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TPCTL_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TPCTL_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TPCTL_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TPCTL_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TPCTL_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TPCTL_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TPCTL_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TPCTL_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TPCTL_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TPCTL_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TPCTL_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TPCTL_TA_ALLOC_LIMIT_3 Register TPCTL_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_TA_ALLOC_LIMIT_3 0x1A18
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_TA_ALLOC_LIMIT_3 0x13F01A18u
+
+//! Register Reset Value
+#define TPCTL_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TPCTL_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TPCTL_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TPCTL_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TPCTL_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TPCTL_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TPCTL_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TPCTL_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TPCTL_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TPCTL_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TPCTL_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TPCTL_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TPCTL_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TPCTL_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TPCTL_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TPCTL_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TPCTL_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TPUB_TA_COMPONENT Register TPUB_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_TA_COMPONENT 0x1C00
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_TA_COMPONENT 0x13F01C00u
+
+//! Register Reset Value
+#define TPUB_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TPUB_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TPUB_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TPUB_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TPUB_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TPUB_TA_CORE Register TPUB_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_TA_CORE 0x1C18
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_TA_CORE 0x13F01C18u
+
+//! Register Reset Value
+#define TPUB_TA_CORE_RST 0x000050C500640001u
+
+//! Field REV_CODE - rev_code
+#define TPUB_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TPUB_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TPUB_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TPUB_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TPUB_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TPUB_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TPUB_TA_AGENT_CONTROL Register TPUB_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_TA_AGENT_CONTROL 0x1C20
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_TA_AGENT_CONTROL 0x13F01C20u
+
+//! Register Reset Value
+#define TPUB_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TPUB_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TPUB_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TPUB_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TPUB_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TPUB_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TPUB_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TPUB_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TPUB_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TPUB_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TPUB_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TPUB_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TPUB_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TPUB_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TPUB_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TPUB_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TPUB_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TPUB_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TPUB_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TPUB_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TPUB_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TPUB_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TPUB_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TPUB_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TPUB_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TPUB_TA_AGENT_STATUS Register TPUB_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_TA_AGENT_STATUS 0x1C28
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_TA_AGENT_STATUS 0x13F01C28u
+
+//! Register Reset Value
+#define TPUB_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TPUB_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TPUB_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TPUB_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TPUB_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TPUB_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TPUB_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TPUB_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TPUB_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TPUB_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TPUB_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TPUB_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TPUB_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TPUB_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TPUB_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TPUB_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TPUB_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TPUB_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TPUB_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TPUB_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TPUB_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TPUB_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TPUB_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TPUB_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TPUB_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TPUB_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TPUB_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TPUB_TA_ERROR_LOG Register TPUB_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_TA_ERROR_LOG 0x1C58
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_TA_ERROR_LOG 0x13F01C58u
+
+//! Register Reset Value
+#define TPUB_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TPUB_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TPUB_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TPUB_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TPUB_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TPUB_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TPUB_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TPUB_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TPUB_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TPUB_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TPUB_TA_ERROR_LOG_ADDR Register TPUB_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_TA_ERROR_LOG_ADDR 0x1C60
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_TA_ERROR_LOG_ADDR 0x13F01C60u
+
+//! Register Reset Value
+#define TPUB_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TPUB_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TPUB_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_TA_BANDWIDTH_0 Register TPUB_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_TA_BANDWIDTH_0 0x1D00
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_TA_BANDWIDTH_0 0x13F01D00u
+
+//! Register Reset Value
+#define TPUB_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TPUB_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TPUB_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TPUB_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TPUB_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TPUB_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TPUB_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TPUB_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TPUB_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TPUB_TA_BANDWIDTH_1 Register TPUB_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_TA_BANDWIDTH_1 0x1D08
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_TA_BANDWIDTH_1 0x13F01D08u
+
+//! Register Reset Value
+#define TPUB_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TPUB_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TPUB_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TPUB_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TPUB_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TPUB_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TPUB_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TPUB_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TPUB_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TPUB_TA_BANDWIDTH_2 Register TPUB_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_TA_BANDWIDTH_2 0x1D10
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_TA_BANDWIDTH_2 0x13F01D10u
+
+//! Register Reset Value
+#define TPUB_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TPUB_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TPUB_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TPUB_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TPUB_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TPUB_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TPUB_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TPUB_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TPUB_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TPUB_TA_BANDWIDTH_3 Register TPUB_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_TA_BANDWIDTH_3 0x1D18
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_TA_BANDWIDTH_3 0x13F01D18u
+
+//! Register Reset Value
+#define TPUB_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TPUB_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TPUB_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TPUB_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TPUB_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TPUB_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TPUB_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TPUB_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TPUB_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TPUB_TA_ALLOC_LIMIT_0 Register TPUB_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_TA_ALLOC_LIMIT_0 0x1E00
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_TA_ALLOC_LIMIT_0 0x13F01E00u
+
+//! Register Reset Value
+#define TPUB_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TPUB_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TPUB_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TPUB_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TPUB_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TPUB_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TPUB_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TPUB_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TPUB_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TPUB_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TPUB_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TPUB_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TPUB_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TPUB_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TPUB_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TPUB_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TPUB_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TPUB_TA_ALLOC_LIMIT_1 Register TPUB_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_TA_ALLOC_LIMIT_1 0x1E08
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_TA_ALLOC_LIMIT_1 0x13F01E08u
+
+//! Register Reset Value
+#define TPUB_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TPUB_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TPUB_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TPUB_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TPUB_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TPUB_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TPUB_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TPUB_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TPUB_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TPUB_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TPUB_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TPUB_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TPUB_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TPUB_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TPUB_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TPUB_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TPUB_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TPUB_TA_ALLOC_LIMIT_2 Register TPUB_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_TA_ALLOC_LIMIT_2 0x1E10
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_TA_ALLOC_LIMIT_2 0x13F01E10u
+
+//! Register Reset Value
+#define TPUB_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TPUB_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TPUB_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TPUB_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TPUB_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TPUB_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TPUB_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TPUB_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TPUB_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TPUB_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TPUB_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TPUB_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TPUB_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TPUB_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TPUB_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TPUB_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TPUB_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TPUB_TA_ALLOC_LIMIT_3 Register TPUB_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_TA_ALLOC_LIMIT_3 0x1E18
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_TA_ALLOC_LIMIT_3 0x13F01E18u
+
+//! Register Reset Value
+#define TPUB_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TPUB_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TPUB_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TPUB_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TPUB_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TPUB_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TPUB_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TPUB_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TPUB_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TPUB_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TPUB_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TPUB_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TPUB_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TPUB_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TPUB_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TPUB_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TPUB_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN60_TA_COMPONENT Register TLN60_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_TA_COMPONENT 0x2000
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_TA_COMPONENT 0x13F02000u
+
+//! Register Reset Value
+#define TLN60_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TLN60_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TLN60_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TLN60_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TLN60_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TLN60_TA_CORE Register TLN60_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_TA_CORE 0x2018
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_TA_CORE 0x13F02018u
+
+//! Register Reset Value
+#define TLN60_TA_CORE_RST 0x000050C50F600001u
+
+//! Field REV_CODE - rev_code
+#define TLN60_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TLN60_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TLN60_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TLN60_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TLN60_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TLN60_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TLN60_TA_AGENT_CONTROL Register TLN60_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_TA_AGENT_CONTROL 0x2020
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_TA_AGENT_CONTROL 0x13F02020u
+
+//! Register Reset Value
+#define TLN60_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TLN60_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TLN60_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TLN60_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TLN60_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN60_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN60_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN60_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN60_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TLN60_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TLN60_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TLN60_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TLN60_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TLN60_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TLN60_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TLN60_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TLN60_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TLN60_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TLN60_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TLN60_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TLN60_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TLN60_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TLN60_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TLN60_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TLN60_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TLN60_TA_AGENT_STATUS Register TLN60_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_TA_AGENT_STATUS 0x2028
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_TA_AGENT_STATUS 0x13F02028u
+
+//! Register Reset Value
+#define TLN60_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TLN60_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TLN60_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN60_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TLN60_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TLN60_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TLN60_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TLN60_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TLN60_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TLN60_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TLN60_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TLN60_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TLN60_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN60_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TLN60_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TLN60_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TLN60_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TLN60_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TLN60_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TLN60_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TLN60_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TLN60_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TLN60_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TLN60_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TLN60_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TLN60_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TLN60_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TLN60_TA_ERROR_LOG Register TLN60_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_TA_ERROR_LOG 0x2058
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_TA_ERROR_LOG 0x13F02058u
+
+//! Register Reset Value
+#define TLN60_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TLN60_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TLN60_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TLN60_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TLN60_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TLN60_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TLN60_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TLN60_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TLN60_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TLN60_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TLN60_TA_ERROR_LOG_ADDR Register TLN60_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_TA_ERROR_LOG_ADDR 0x2060
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_TA_ERROR_LOG_ADDR 0x13F02060u
+
+//! Register Reset Value
+#define TLN60_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TLN60_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TLN60_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_TA_BANDWIDTH_0 Register TLN60_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_TA_BANDWIDTH_0 0x2100
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_TA_BANDWIDTH_0 0x13F02100u
+
+//! Register Reset Value
+#define TLN60_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TLN60_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TLN60_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TLN60_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TLN60_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TLN60_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TLN60_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TLN60_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TLN60_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN60_TA_BANDWIDTH_1 Register TLN60_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_TA_BANDWIDTH_1 0x2108
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_TA_BANDWIDTH_1 0x13F02108u
+
+//! Register Reset Value
+#define TLN60_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TLN60_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TLN60_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TLN60_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TLN60_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TLN60_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TLN60_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TLN60_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TLN60_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN60_TA_BANDWIDTH_2 Register TLN60_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_TA_BANDWIDTH_2 0x2110
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_TA_BANDWIDTH_2 0x13F02110u
+
+//! Register Reset Value
+#define TLN60_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TLN60_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TLN60_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TLN60_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TLN60_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TLN60_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TLN60_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TLN60_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TLN60_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN60_TA_BANDWIDTH_3 Register TLN60_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_TA_BANDWIDTH_3 0x2118
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_TA_BANDWIDTH_3 0x13F02118u
+
+//! Register Reset Value
+#define TLN60_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TLN60_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TLN60_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TLN60_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TLN60_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TLN60_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TLN60_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TLN60_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TLN60_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN60_TA_ALLOC_LIMIT_0 Register TLN60_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_TA_ALLOC_LIMIT_0 0x2200
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_TA_ALLOC_LIMIT_0 0x13F02200u
+
+//! Register Reset Value
+#define TLN60_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TLN60_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TLN60_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TLN60_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TLN60_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TLN60_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TLN60_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TLN60_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TLN60_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TLN60_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TLN60_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TLN60_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TLN60_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TLN60_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TLN60_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TLN60_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TLN60_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN60_TA_ALLOC_LIMIT_1 Register TLN60_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_TA_ALLOC_LIMIT_1 0x2208
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_TA_ALLOC_LIMIT_1 0x13F02208u
+
+//! Register Reset Value
+#define TLN60_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TLN60_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TLN60_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TLN60_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TLN60_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TLN60_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TLN60_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TLN60_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TLN60_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TLN60_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TLN60_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TLN60_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TLN60_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TLN60_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TLN60_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TLN60_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TLN60_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN60_TA_ALLOC_LIMIT_2 Register TLN60_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_TA_ALLOC_LIMIT_2 0x2210
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_TA_ALLOC_LIMIT_2 0x13F02210u
+
+//! Register Reset Value
+#define TLN60_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TLN60_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TLN60_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TLN60_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TLN60_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TLN60_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TLN60_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TLN60_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TLN60_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TLN60_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TLN60_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TLN60_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TLN60_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TLN60_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TLN60_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TLN60_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TLN60_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TLN60_TA_ALLOC_LIMIT_3 Register TLN60_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_TA_ALLOC_LIMIT_3 0x2218
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_TA_ALLOC_LIMIT_3 0x13F02218u
+
+//! Register Reset Value
+#define TLN60_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TLN60_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TLN60_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TLN60_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TLN60_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TLN60_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TLN60_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TLN60_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TLN60_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TLN60_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TLN60_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TLN60_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TLN60_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TLN60_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TLN60_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TLN60_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TLN60_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IL2_IA_COMPONENT Register IL2_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IL2_IA_COMPONENT 0x10000
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_IL2_IA_COMPONENT 0x13F10000u
+
+//! Register Reset Value
+#define IL2_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IL2_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IL2_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IL2_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IL2_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IL2_IA_CORE Register IL2_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IL2_IA_CORE 0x10018
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_IL2_IA_CORE 0x13F10018u
+
+//! Register Reset Value
+#define IL2_IA_CORE_RST 0x000050C5006A0001u
+
+//! Field REV_CODE - rev_code
+#define IL2_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IL2_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IL2_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IL2_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IL2_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IL2_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IL2_IA_AGENT_CONTROL Register IL2_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IL2_IA_AGENT_CONTROL 0x10020
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_IL2_IA_AGENT_CONTROL 0x13F10020u
+
+//! Register Reset Value
+#define IL2_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IL2_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IL2_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IL2_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IL2_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IL2_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IL2_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IL2_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IL2_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IL2_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IL2_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IL2_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IL2_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IL2_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IL2_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IL2_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IL2_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IL2_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IL2_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IL2_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IL2_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IL2_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IL2_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IL2_IA_AGENT_STATUS Register IL2_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IL2_IA_AGENT_STATUS 0x10028
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_IL2_IA_AGENT_STATUS 0x13F10028u
+
+//! Register Reset Value
+#define IL2_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IL2_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IL2_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IL2_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IL2_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IL2_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IL2_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IL2_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IL2_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IL2_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IL2_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IL2_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IL2_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IL2_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IL2_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IL2_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IL2_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IL2_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IL2_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IL2_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IL2_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IL2_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IL2_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IL2_IA_ERROR_LOG Register IL2_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IL2_IA_ERROR_LOG 0x10058
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_IL2_IA_ERROR_LOG 0x13F10058u
+
+//! Register Reset Value
+#define IL2_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IL2_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IL2_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IL2_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IL2_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IL2_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IL2_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IL2_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IL2_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IL2_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IL2_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IL2_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IL2_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IL2_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IL2_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IL2_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IL2_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IL2_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IL2_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IL2_IA_ERROR_LOG_ADDR Register IL2_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IL2_IA_ERROR_LOG_ADDR 0x10060
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_IL2_IA_ERROR_LOG_ADDR 0x13F10060u
+
+//! Register Reset Value
+#define IL2_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IL2_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IL2_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IL2_IA_CORE_FLAG Register IL2_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IL2_IA_CORE_FLAG 0x10068
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_IL2_IA_CORE_FLAG 0x13F10068u
+
+//! Register Reset Value
+#define IL2_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IL2_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IL2_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IL2_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IL2_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IL2_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IL2_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IL2_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IL2_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IL2_IA_ADDR_FILL_IN Register IL2_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IL2_IA_ADDR_FILL_IN 0x10070
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_IL2_IA_ADDR_FILL_IN 0x13F10070u
+
+//! Register Reset Value
+#define IL2_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IL2_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IL2_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IL2_IA_BANDWIDTH_0 Register IL2_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IL2_IA_BANDWIDTH_0 0x10100
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_IL2_IA_BANDWIDTH_0 0x13F10100u
+
+//! Register Reset Value
+#define IL2_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IL2_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IL2_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IL2_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IL2_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IL2_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IL2_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IL2_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IL2_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IL2_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IL2_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IL2_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IL2_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IL2_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IL2_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IL2_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IL2_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IL2_IA_BANDWIDTH_1 Register IL2_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IL2_IA_BANDWIDTH_1 0x10108
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_IL2_IA_BANDWIDTH_1 0x13F10108u
+
+//! Register Reset Value
+#define IL2_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IL2_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IL2_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IL2_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IL2_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IL2_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IL2_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IL2_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IL2_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IL2_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IL2_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IL2_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IL2_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IL2_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IL2_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IL2_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IL2_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IL2_IA_BANDWIDTH_2 Register IL2_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IL2_IA_BANDWIDTH_2 0x10110
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_IL2_IA_BANDWIDTH_2 0x13F10110u
+
+//! Register Reset Value
+#define IL2_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IL2_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IL2_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IL2_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IL2_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IL2_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IL2_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IL2_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IL2_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IL2_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IL2_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IL2_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IL2_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IL2_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IL2_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IL2_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IL2_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IL2_IA_BANDWIDTH_3 Register IL2_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IL2_IA_BANDWIDTH_3 0x10118
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_IL2_IA_BANDWIDTH_3 0x13F10118u
+
+//! Register Reset Value
+#define IL2_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IL2_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IL2_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IL2_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IL2_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IL2_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IL2_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IL2_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IL2_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IL2_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IL2_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IL2_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IL2_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IL2_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IL2_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IL2_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IL2_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IL2_IA_BANDWIDTH_4 Register IL2_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IL2_IA_BANDWIDTH_4 0x10120
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_IL2_IA_BANDWIDTH_4 0x13F10120u
+
+//! Register Reset Value
+#define IL2_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IL2_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IL2_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IL2_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IL2_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IL2_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IL2_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IL2_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IL2_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IL2_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IL2_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IL2_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IL2_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IL2_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IL2_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IL2_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IL2_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IL2_IA_BANDWIDTH_5 Register IL2_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IL2_IA_BANDWIDTH_5 0x10128
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_IL2_IA_BANDWIDTH_5 0x13F10128u
+
+//! Register Reset Value
+#define IL2_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IL2_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IL2_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IL2_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IL2_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IL2_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IL2_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IL2_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IL2_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IL2_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IL2_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IL2_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IL2_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IL2_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IL2_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IL2_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IL2_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IL2_IA_BANDWIDTH_6 Register IL2_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IL2_IA_BANDWIDTH_6 0x10130
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_IL2_IA_BANDWIDTH_6 0x13F10130u
+
+//! Register Reset Value
+#define IL2_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IL2_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IL2_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IL2_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IL2_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IL2_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IL2_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IL2_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IL2_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IL2_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IL2_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IL2_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IL2_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IL2_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IL2_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IL2_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IL2_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IL2_IA_BANDWIDTH_7 Register IL2_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IL2_IA_BANDWIDTH_7 0x10138
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_IL2_IA_BANDWIDTH_7 0x13F10138u
+
+//! Register Reset Value
+#define IL2_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IL2_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IL2_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IL2_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IL2_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IL2_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IL2_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IL2_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IL2_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IL2_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IL2_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IL2_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IL2_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IL2_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IL2_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IL2_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IL2_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ITEP_IA_COMPONENT Register ITEP_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define ITEP_IA_COMPONENT 0x10400
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ITEP_IA_COMPONENT 0x13F10400u
+
+//! Register Reset Value
+#define ITEP_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define ITEP_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define ITEP_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define ITEP_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define ITEP_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup ITEP_IA_CORE Register ITEP_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define ITEP_IA_CORE 0x10418
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ITEP_IA_CORE 0x13F10418u
+
+//! Register Reset Value
+#define ITEP_IA_CORE_RST 0x0000CAFE006B0000u
+
+//! Field REV_CODE - rev_code
+#define ITEP_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define ITEP_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define ITEP_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define ITEP_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define ITEP_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define ITEP_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup ITEP_IA_AGENT_CONTROL Register ITEP_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define ITEP_IA_AGENT_CONTROL 0x10420
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ITEP_IA_AGENT_CONTROL 0x13F10420u
+
+//! Register Reset Value
+#define ITEP_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ITEP_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ITEP_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define ITEP_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define ITEP_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ITEP_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ITEP_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ITEP_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ITEP_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define ITEP_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define ITEP_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ITEP_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ITEP_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ITEP_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ITEP_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ITEP_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ITEP_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ITEP_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ITEP_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ITEP_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ITEP_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ITEP_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ITEP_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup ITEP_IA_AGENT_STATUS Register ITEP_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define ITEP_IA_AGENT_STATUS 0x10428
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ITEP_IA_AGENT_STATUS 0x13F10428u
+
+//! Register Reset Value
+#define ITEP_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ITEP_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ITEP_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define ITEP_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define ITEP_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define ITEP_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define ITEP_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define ITEP_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define ITEP_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define ITEP_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define ITEP_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ITEP_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ITEP_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define ITEP_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define ITEP_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ITEP_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ITEP_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define ITEP_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define ITEP_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ITEP_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ITEP_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ITEP_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ITEP_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup ITEP_IA_ERROR_LOG Register ITEP_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define ITEP_IA_ERROR_LOG 0x10458
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ITEP_IA_ERROR_LOG 0x13F10458u
+
+//! Register Reset Value
+#define ITEP_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define ITEP_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define ITEP_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define ITEP_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define ITEP_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define ITEP_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define ITEP_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define ITEP_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define ITEP_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define ITEP_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define ITEP_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define ITEP_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define ITEP_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define ITEP_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define ITEP_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define ITEP_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define ITEP_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define ITEP_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define ITEP_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup ITEP_IA_ERROR_LOG_ADDR Register ITEP_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define ITEP_IA_ERROR_LOG_ADDR 0x10460
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ITEP_IA_ERROR_LOG_ADDR 0x13F10460u
+
+//! Register Reset Value
+#define ITEP_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define ITEP_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define ITEP_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup ITEP_IA_CORE_FLAG Register ITEP_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define ITEP_IA_CORE_FLAG 0x10468
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ITEP_IA_CORE_FLAG 0x13F10468u
+
+//! Register Reset Value
+#define ITEP_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define ITEP_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define ITEP_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define ITEP_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define ITEP_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define ITEP_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define ITEP_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define ITEP_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define ITEP_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup ITEP_IA_ADDR_FILL_IN Register ITEP_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define ITEP_IA_ADDR_FILL_IN 0x10470
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ITEP_IA_ADDR_FILL_IN 0x13F10470u
+
+//! Register Reset Value
+#define ITEP_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define ITEP_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define ITEP_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup ITEP_IA_BANDWIDTH_0 Register ITEP_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define ITEP_IA_BANDWIDTH_0 0x10500
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ITEP_IA_BANDWIDTH_0 0x13F10500u
+
+//! Register Reset Value
+#define ITEP_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define ITEP_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define ITEP_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define ITEP_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define ITEP_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define ITEP_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define ITEP_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define ITEP_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define ITEP_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define ITEP_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define ITEP_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define ITEP_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define ITEP_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define ITEP_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define ITEP_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define ITEP_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define ITEP_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ITEP_IA_BANDWIDTH_1 Register ITEP_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define ITEP_IA_BANDWIDTH_1 0x10508
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ITEP_IA_BANDWIDTH_1 0x13F10508u
+
+//! Register Reset Value
+#define ITEP_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define ITEP_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define ITEP_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define ITEP_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define ITEP_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define ITEP_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define ITEP_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define ITEP_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define ITEP_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define ITEP_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define ITEP_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define ITEP_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define ITEP_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define ITEP_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define ITEP_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define ITEP_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define ITEP_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ITEP_IA_BANDWIDTH_2 Register ITEP_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define ITEP_IA_BANDWIDTH_2 0x10510
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ITEP_IA_BANDWIDTH_2 0x13F10510u
+
+//! Register Reset Value
+#define ITEP_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define ITEP_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define ITEP_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define ITEP_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define ITEP_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define ITEP_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define ITEP_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define ITEP_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define ITEP_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define ITEP_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define ITEP_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define ITEP_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define ITEP_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define ITEP_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define ITEP_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define ITEP_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define ITEP_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ITEP_IA_BANDWIDTH_3 Register ITEP_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define ITEP_IA_BANDWIDTH_3 0x10518
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ITEP_IA_BANDWIDTH_3 0x13F10518u
+
+//! Register Reset Value
+#define ITEP_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define ITEP_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define ITEP_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define ITEP_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define ITEP_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define ITEP_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define ITEP_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define ITEP_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define ITEP_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define ITEP_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define ITEP_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define ITEP_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define ITEP_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define ITEP_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define ITEP_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define ITEP_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define ITEP_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ITEP_IA_BANDWIDTH_4 Register ITEP_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define ITEP_IA_BANDWIDTH_4 0x10520
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ITEP_IA_BANDWIDTH_4 0x13F10520u
+
+//! Register Reset Value
+#define ITEP_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define ITEP_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define ITEP_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define ITEP_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define ITEP_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define ITEP_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define ITEP_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define ITEP_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define ITEP_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define ITEP_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define ITEP_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define ITEP_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define ITEP_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define ITEP_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define ITEP_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define ITEP_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define ITEP_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ITEP_IA_BANDWIDTH_5 Register ITEP_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define ITEP_IA_BANDWIDTH_5 0x10528
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ITEP_IA_BANDWIDTH_5 0x13F10528u
+
+//! Register Reset Value
+#define ITEP_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define ITEP_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define ITEP_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define ITEP_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define ITEP_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define ITEP_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define ITEP_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define ITEP_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define ITEP_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define ITEP_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define ITEP_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define ITEP_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define ITEP_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define ITEP_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define ITEP_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define ITEP_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define ITEP_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ITEP_IA_BANDWIDTH_6 Register ITEP_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define ITEP_IA_BANDWIDTH_6 0x10530
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ITEP_IA_BANDWIDTH_6 0x13F10530u
+
+//! Register Reset Value
+#define ITEP_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define ITEP_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define ITEP_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define ITEP_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define ITEP_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define ITEP_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define ITEP_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define ITEP_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define ITEP_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define ITEP_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define ITEP_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define ITEP_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define ITEP_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define ITEP_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define ITEP_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define ITEP_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define ITEP_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ITEP_IA_BANDWIDTH_7 Register ITEP_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define ITEP_IA_BANDWIDTH_7 0x10538
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ITEP_IA_BANDWIDTH_7 0x13F10538u
+
+//! Register Reset Value
+#define ITEP_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define ITEP_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define ITEP_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define ITEP_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define ITEP_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define ITEP_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define ITEP_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define ITEP_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define ITEP_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define ITEP_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define ITEP_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define ITEP_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define ITEP_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define ITEP_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define ITEP_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define ITEP_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define ITEP_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN06_IA_COMPONENT Register ILN06_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define ILN06_IA_COMPONENT 0x10800
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ILN06_IA_COMPONENT 0x13F10800u
+
+//! Register Reset Value
+#define ILN06_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define ILN06_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define ILN06_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define ILN06_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define ILN06_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup ILN06_IA_CORE Register ILN06_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define ILN06_IA_CORE 0x10818
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ILN06_IA_CORE 0x13F10818u
+
+//! Register Reset Value
+#define ILN06_IA_CORE_RST 0x000050C50F600001u
+
+//! Field REV_CODE - rev_code
+#define ILN06_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define ILN06_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define ILN06_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define ILN06_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define ILN06_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define ILN06_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup ILN06_IA_AGENT_CONTROL Register ILN06_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define ILN06_IA_AGENT_CONTROL 0x10820
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ILN06_IA_AGENT_CONTROL 0x13F10820u
+
+//! Register Reset Value
+#define ILN06_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ILN06_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ILN06_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define ILN06_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define ILN06_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN06_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN06_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN06_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN06_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define ILN06_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define ILN06_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ILN06_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define ILN06_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ILN06_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define ILN06_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ILN06_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define ILN06_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ILN06_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define ILN06_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ILN06_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define ILN06_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ILN06_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define ILN06_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup ILN06_IA_AGENT_STATUS Register ILN06_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define ILN06_IA_AGENT_STATUS 0x10828
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ILN06_IA_AGENT_STATUS 0x13F10828u
+
+//! Register Reset Value
+#define ILN06_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define ILN06_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define ILN06_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define ILN06_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define ILN06_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define ILN06_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define ILN06_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define ILN06_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define ILN06_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define ILN06_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define ILN06_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN06_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define ILN06_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define ILN06_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define ILN06_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN06_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define ILN06_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define ILN06_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define ILN06_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ILN06_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define ILN06_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ILN06_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define ILN06_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup ILN06_IA_ERROR_LOG Register ILN06_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define ILN06_IA_ERROR_LOG 0x10858
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ILN06_IA_ERROR_LOG 0x13F10858u
+
+//! Register Reset Value
+#define ILN06_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define ILN06_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define ILN06_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define ILN06_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define ILN06_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define ILN06_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define ILN06_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define ILN06_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define ILN06_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define ILN06_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define ILN06_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define ILN06_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define ILN06_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define ILN06_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define ILN06_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define ILN06_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define ILN06_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define ILN06_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define ILN06_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup ILN06_IA_ERROR_LOG_ADDR Register ILN06_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define ILN06_IA_ERROR_LOG_ADDR 0x10860
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ILN06_IA_ERROR_LOG_ADDR 0x13F10860u
+
+//! Register Reset Value
+#define ILN06_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define ILN06_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define ILN06_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup ILN06_IA_CORE_FLAG Register ILN06_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define ILN06_IA_CORE_FLAG 0x10868
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ILN06_IA_CORE_FLAG 0x13F10868u
+
+//! Register Reset Value
+#define ILN06_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define ILN06_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define ILN06_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define ILN06_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define ILN06_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define ILN06_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define ILN06_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define ILN06_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define ILN06_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup ILN06_IA_ADDR_FILL_IN Register ILN06_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define ILN06_IA_ADDR_FILL_IN 0x10870
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ILN06_IA_ADDR_FILL_IN 0x13F10870u
+
+//! Register Reset Value
+#define ILN06_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define ILN06_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define ILN06_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup ILN06_IA_BANDWIDTH_0 Register ILN06_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define ILN06_IA_BANDWIDTH_0 0x10900
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ILN06_IA_BANDWIDTH_0 0x13F10900u
+
+//! Register Reset Value
+#define ILN06_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define ILN06_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define ILN06_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define ILN06_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define ILN06_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define ILN06_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define ILN06_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define ILN06_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define ILN06_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define ILN06_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define ILN06_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define ILN06_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define ILN06_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define ILN06_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define ILN06_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define ILN06_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define ILN06_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN06_IA_BANDWIDTH_1 Register ILN06_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define ILN06_IA_BANDWIDTH_1 0x10908
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ILN06_IA_BANDWIDTH_1 0x13F10908u
+
+//! Register Reset Value
+#define ILN06_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define ILN06_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define ILN06_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define ILN06_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define ILN06_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define ILN06_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define ILN06_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define ILN06_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define ILN06_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define ILN06_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define ILN06_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define ILN06_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define ILN06_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define ILN06_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define ILN06_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define ILN06_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define ILN06_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN06_IA_BANDWIDTH_2 Register ILN06_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define ILN06_IA_BANDWIDTH_2 0x10910
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ILN06_IA_BANDWIDTH_2 0x13F10910u
+
+//! Register Reset Value
+#define ILN06_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define ILN06_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define ILN06_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define ILN06_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define ILN06_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define ILN06_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define ILN06_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define ILN06_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define ILN06_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define ILN06_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define ILN06_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define ILN06_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define ILN06_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define ILN06_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define ILN06_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define ILN06_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define ILN06_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN06_IA_BANDWIDTH_3 Register ILN06_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define ILN06_IA_BANDWIDTH_3 0x10918
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ILN06_IA_BANDWIDTH_3 0x13F10918u
+
+//! Register Reset Value
+#define ILN06_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define ILN06_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define ILN06_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define ILN06_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define ILN06_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define ILN06_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define ILN06_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define ILN06_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define ILN06_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define ILN06_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define ILN06_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define ILN06_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define ILN06_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define ILN06_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define ILN06_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define ILN06_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define ILN06_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN06_IA_BANDWIDTH_4 Register ILN06_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define ILN06_IA_BANDWIDTH_4 0x10920
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ILN06_IA_BANDWIDTH_4 0x13F10920u
+
+//! Register Reset Value
+#define ILN06_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define ILN06_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define ILN06_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define ILN06_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define ILN06_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define ILN06_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define ILN06_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define ILN06_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define ILN06_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define ILN06_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define ILN06_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define ILN06_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define ILN06_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define ILN06_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define ILN06_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define ILN06_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define ILN06_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN06_IA_BANDWIDTH_5 Register ILN06_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define ILN06_IA_BANDWIDTH_5 0x10928
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ILN06_IA_BANDWIDTH_5 0x13F10928u
+
+//! Register Reset Value
+#define ILN06_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define ILN06_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define ILN06_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define ILN06_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define ILN06_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define ILN06_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define ILN06_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define ILN06_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define ILN06_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define ILN06_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define ILN06_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define ILN06_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define ILN06_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define ILN06_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define ILN06_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define ILN06_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define ILN06_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN06_IA_BANDWIDTH_6 Register ILN06_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define ILN06_IA_BANDWIDTH_6 0x10930
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ILN06_IA_BANDWIDTH_6 0x13F10930u
+
+//! Register Reset Value
+#define ILN06_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define ILN06_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define ILN06_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define ILN06_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define ILN06_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define ILN06_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define ILN06_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define ILN06_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define ILN06_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define ILN06_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define ILN06_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define ILN06_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define ILN06_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define ILN06_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define ILN06_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define ILN06_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define ILN06_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup ILN06_IA_BANDWIDTH_7 Register ILN06_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define ILN06_IA_BANDWIDTH_7 0x10938
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_ILN06_IA_BANDWIDTH_7 0x13F10938u
+
+//! Register Reset Value
+#define ILN06_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define ILN06_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define ILN06_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define ILN06_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define ILN06_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define ILN06_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define ILN06_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define ILN06_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define ILN06_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define ILN06_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define ILN06_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define ILN06_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define ILN06_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define ILN06_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define ILN06_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define ILN06_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define ILN06_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TREG6_PM_ERROR_LOG Register TREG6_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ERROR_LOG 0x80020
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ERROR_LOG 0x13F80020u
+
+//! Register Reset Value
+#define TREG6_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TREG6_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TREG6_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TREG6_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TREG6_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TREG6_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TREG6_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TREG6_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TREG6_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TREG6_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TREG6_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TREG6_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TREG6_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TREG6_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TREG6_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TREG6_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TREG6_PM_CONTROL Register TREG6_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_CONTROL 0x80028
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_CONTROL 0x13F80028u
+
+//! Register Reset Value
+#define TREG6_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TREG6_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TREG6_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TREG6_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TREG6_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TREG6_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TREG6_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TREG6_PM_ERROR_CLEAR_SINGLE Register TREG6_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ERROR_CLEAR_SINGLE 0x80030
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ERROR_CLEAR_SINGLE 0x13F80030u
+
+//! Register Reset Value
+#define TREG6_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TREG6_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TREG6_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TREG6_PM_ERROR_CLEAR_MULTI Register TREG6_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ERROR_CLEAR_MULTI 0x80038
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ERROR_CLEAR_MULTI 0x13F80038u
+
+//! Register Reset Value
+#define TREG6_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TREG6_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TREG6_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TREG6_PM_REQ_INFO_PERMISSION_0 Register TREG6_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_REQ_INFO_PERMISSION_0 0x80048
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_REQ_INFO_PERMISSION_0 0x13F80048u
+
+//! Register Reset Value
+#define TREG6_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_READ_PERMISSION_0 Register TREG6_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_READ_PERMISSION_0 0x80050
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_READ_PERMISSION_0 0x13F80050u
+
+//! Register Reset Value
+#define TREG6_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TREG6_PM_WRITE_PERMISSION_0 Register TREG6_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_WRITE_PERMISSION_0 0x80058
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_WRITE_PERMISSION_0 0x13F80058u
+
+//! Register Reset Value
+#define TREG6_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TREG6_PM_ADDR_MATCH_1 Register TREG6_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ADDR_MATCH_1 0x80060
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ADDR_MATCH_1 0x13F80060u
+
+//! Register Reset Value
+#define TREG6_PM_ADDR_MATCH_1_RST 0x0000000000080050u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG6_PM_REQ_INFO_PERMISSION_1 Register TREG6_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_REQ_INFO_PERMISSION_1 0x80068
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_REQ_INFO_PERMISSION_1 0x13F80068u
+
+//! Register Reset Value
+#define TREG6_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_READ_PERMISSION_1 Register TREG6_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_READ_PERMISSION_1 0x80070
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_READ_PERMISSION_1 0x13F80070u
+
+//! Register Reset Value
+#define TREG6_PM_READ_PERMISSION_1_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TREG6_PM_WRITE_PERMISSION_1 Register TREG6_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_WRITE_PERMISSION_1 0x80078
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_WRITE_PERMISSION_1 0x13F80078u
+
+//! Register Reset Value
+#define TREG6_PM_WRITE_PERMISSION_1_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TREG6_PM_ADDR_MATCH_2 Register TREG6_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ADDR_MATCH_2 0x80080
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ADDR_MATCH_2 0x13F80080u
+
+//! Register Reset Value
+#define TREG6_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG6_PM_REQ_INFO_PERMISSION_2 Register TREG6_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_REQ_INFO_PERMISSION_2 0x80088
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_REQ_INFO_PERMISSION_2 0x13F80088u
+
+//! Register Reset Value
+#define TREG6_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_READ_PERMISSION_2 Register TREG6_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_READ_PERMISSION_2 0x80090
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_READ_PERMISSION_2 0x13F80090u
+
+//! Register Reset Value
+#define TREG6_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_WRITE_PERMISSION_2 Register TREG6_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_WRITE_PERMISSION_2 0x80098
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_WRITE_PERMISSION_2 0x13F80098u
+
+//! Register Reset Value
+#define TREG6_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_ADDR_MATCH_3 Register TREG6_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ADDR_MATCH_3 0x800A0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ADDR_MATCH_3 0x13F800A0u
+
+//! Register Reset Value
+#define TREG6_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG6_PM_REQ_INFO_PERMISSION_3 Register TREG6_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_REQ_INFO_PERMISSION_3 0x800A8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_REQ_INFO_PERMISSION_3 0x13F800A8u
+
+//! Register Reset Value
+#define TREG6_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_READ_PERMISSION_3 Register TREG6_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_READ_PERMISSION_3 0x800B0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_READ_PERMISSION_3 0x13F800B0u
+
+//! Register Reset Value
+#define TREG6_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_WRITE_PERMISSION_3 Register TREG6_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_WRITE_PERMISSION_3 0x800B8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_WRITE_PERMISSION_3 0x13F800B8u
+
+//! Register Reset Value
+#define TREG6_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_ADDR_MATCH_4 Register TREG6_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ADDR_MATCH_4 0x800C0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ADDR_MATCH_4 0x13F800C0u
+
+//! Register Reset Value
+#define TREG6_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG6_PM_REQ_INFO_PERMISSION_4 Register TREG6_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_REQ_INFO_PERMISSION_4 0x800C8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_REQ_INFO_PERMISSION_4 0x13F800C8u
+
+//! Register Reset Value
+#define TREG6_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_READ_PERMISSION_4 Register TREG6_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_READ_PERMISSION_4 0x800D0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_READ_PERMISSION_4 0x13F800D0u
+
+//! Register Reset Value
+#define TREG6_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_WRITE_PERMISSION_4 Register TREG6_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_WRITE_PERMISSION_4 0x800D8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_WRITE_PERMISSION_4 0x13F800D8u
+
+//! Register Reset Value
+#define TREG6_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_ADDR_MATCH_5 Register TREG6_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ADDR_MATCH_5 0x800E0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ADDR_MATCH_5 0x13F800E0u
+
+//! Register Reset Value
+#define TREG6_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG6_PM_REQ_INFO_PERMISSION_5 Register TREG6_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_REQ_INFO_PERMISSION_5 0x800E8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_REQ_INFO_PERMISSION_5 0x13F800E8u
+
+//! Register Reset Value
+#define TREG6_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_READ_PERMISSION_5 Register TREG6_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_READ_PERMISSION_5 0x800F0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_READ_PERMISSION_5 0x13F800F0u
+
+//! Register Reset Value
+#define TREG6_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_WRITE_PERMISSION_5 Register TREG6_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_WRITE_PERMISSION_5 0x800F8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_WRITE_PERMISSION_5 0x13F800F8u
+
+//! Register Reset Value
+#define TREG6_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_ADDR_MATCH_6 Register TREG6_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ADDR_MATCH_6 0x80100
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ADDR_MATCH_6 0x13F80100u
+
+//! Register Reset Value
+#define TREG6_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG6_PM_REQ_INFO_PERMISSION_6 Register TREG6_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_REQ_INFO_PERMISSION_6 0x80108
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_REQ_INFO_PERMISSION_6 0x13F80108u
+
+//! Register Reset Value
+#define TREG6_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_READ_PERMISSION_6 Register TREG6_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_READ_PERMISSION_6 0x80110
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_READ_PERMISSION_6 0x13F80110u
+
+//! Register Reset Value
+#define TREG6_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_WRITE_PERMISSION_6 Register TREG6_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_WRITE_PERMISSION_6 0x80118
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_WRITE_PERMISSION_6 0x13F80118u
+
+//! Register Reset Value
+#define TREG6_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_ADDR_MATCH_7 Register TREG6_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ADDR_MATCH_7 0x80120
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ADDR_MATCH_7 0x13F80120u
+
+//! Register Reset Value
+#define TREG6_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG6_PM_REQ_INFO_PERMISSION_7 Register TREG6_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_REQ_INFO_PERMISSION_7 0x80128
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_REQ_INFO_PERMISSION_7 0x13F80128u
+
+//! Register Reset Value
+#define TREG6_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_READ_PERMISSION_7 Register TREG6_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_READ_PERMISSION_7 0x80130
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_READ_PERMISSION_7 0x13F80130u
+
+//! Register Reset Value
+#define TREG6_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_WRITE_PERMISSION_7 Register TREG6_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_WRITE_PERMISSION_7 0x80138
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_WRITE_PERMISSION_7 0x13F80138u
+
+//! Register Reset Value
+#define TREG6_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_ADDR_MATCH_8 Register TREG6_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ADDR_MATCH_8 0x80140
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ADDR_MATCH_8 0x13F80140u
+
+//! Register Reset Value
+#define TREG6_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG6_PM_REQ_INFO_PERMISSION_8 Register TREG6_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_REQ_INFO_PERMISSION_8 0x80148
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_REQ_INFO_PERMISSION_8 0x13F80148u
+
+//! Register Reset Value
+#define TREG6_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_READ_PERMISSION_8 Register TREG6_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_READ_PERMISSION_8 0x80150
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_READ_PERMISSION_8 0x13F80150u
+
+//! Register Reset Value
+#define TREG6_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_WRITE_PERMISSION_8 Register TREG6_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_WRITE_PERMISSION_8 0x80158
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_WRITE_PERMISSION_8 0x13F80158u
+
+//! Register Reset Value
+#define TREG6_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_ADDR_MATCH_9 Register TREG6_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ADDR_MATCH_9 0x80160
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ADDR_MATCH_9 0x13F80160u
+
+//! Register Reset Value
+#define TREG6_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG6_PM_REQ_INFO_PERMISSION_9 Register TREG6_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_REQ_INFO_PERMISSION_9 0x80168
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_REQ_INFO_PERMISSION_9 0x13F80168u
+
+//! Register Reset Value
+#define TREG6_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_READ_PERMISSION_9 Register TREG6_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_READ_PERMISSION_9 0x80170
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_READ_PERMISSION_9 0x13F80170u
+
+//! Register Reset Value
+#define TREG6_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_WRITE_PERMISSION_9 Register TREG6_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_WRITE_PERMISSION_9 0x80178
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_WRITE_PERMISSION_9 0x13F80178u
+
+//! Register Reset Value
+#define TREG6_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_ADDR_MATCH_10 Register TREG6_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ADDR_MATCH_10 0x80180
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ADDR_MATCH_10 0x13F80180u
+
+//! Register Reset Value
+#define TREG6_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG6_PM_REQ_INFO_PERMISSION_10 Register TREG6_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_REQ_INFO_PERMISSION_10 0x80188
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_REQ_INFO_PERMISSION_10 0x13F80188u
+
+//! Register Reset Value
+#define TREG6_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_READ_PERMISSION_10 Register TREG6_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_READ_PERMISSION_10 0x80190
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_READ_PERMISSION_10 0x13F80190u
+
+//! Register Reset Value
+#define TREG6_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_WRITE_PERMISSION_10 Register TREG6_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_WRITE_PERMISSION_10 0x80198
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_WRITE_PERMISSION_10 0x13F80198u
+
+//! Register Reset Value
+#define TREG6_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_ADDR_MATCH_11 Register TREG6_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ADDR_MATCH_11 0x801A0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ADDR_MATCH_11 0x13F801A0u
+
+//! Register Reset Value
+#define TREG6_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG6_PM_REQ_INFO_PERMISSION_11 Register TREG6_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_REQ_INFO_PERMISSION_11 0x801A8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_REQ_INFO_PERMISSION_11 0x13F801A8u
+
+//! Register Reset Value
+#define TREG6_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_READ_PERMISSION_11 Register TREG6_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_READ_PERMISSION_11 0x801B0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_READ_PERMISSION_11 0x13F801B0u
+
+//! Register Reset Value
+#define TREG6_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_WRITE_PERMISSION_11 Register TREG6_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_WRITE_PERMISSION_11 0x801B8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_WRITE_PERMISSION_11 0x13F801B8u
+
+//! Register Reset Value
+#define TREG6_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_ADDR_MATCH_12 Register TREG6_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ADDR_MATCH_12 0x801C0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ADDR_MATCH_12 0x13F801C0u
+
+//! Register Reset Value
+#define TREG6_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG6_PM_REQ_INFO_PERMISSION_12 Register TREG6_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_REQ_INFO_PERMISSION_12 0x801C8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_REQ_INFO_PERMISSION_12 0x13F801C8u
+
+//! Register Reset Value
+#define TREG6_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_READ_PERMISSION_12 Register TREG6_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_READ_PERMISSION_12 0x801D0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_READ_PERMISSION_12 0x13F801D0u
+
+//! Register Reset Value
+#define TREG6_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_WRITE_PERMISSION_12 Register TREG6_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_WRITE_PERMISSION_12 0x801D8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_WRITE_PERMISSION_12 0x13F801D8u
+
+//! Register Reset Value
+#define TREG6_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_ADDR_MATCH_13 Register TREG6_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ADDR_MATCH_13 0x801E0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ADDR_MATCH_13 0x13F801E0u
+
+//! Register Reset Value
+#define TREG6_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG6_PM_REQ_INFO_PERMISSION_13 Register TREG6_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_REQ_INFO_PERMISSION_13 0x801E8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_REQ_INFO_PERMISSION_13 0x13F801E8u
+
+//! Register Reset Value
+#define TREG6_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_READ_PERMISSION_13 Register TREG6_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_READ_PERMISSION_13 0x801F0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_READ_PERMISSION_13 0x13F801F0u
+
+//! Register Reset Value
+#define TREG6_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_WRITE_PERMISSION_13 Register TREG6_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_WRITE_PERMISSION_13 0x801F8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_WRITE_PERMISSION_13 0x13F801F8u
+
+//! Register Reset Value
+#define TREG6_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_ADDR_MATCH_14 Register TREG6_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ADDR_MATCH_14 0x80200
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ADDR_MATCH_14 0x13F80200u
+
+//! Register Reset Value
+#define TREG6_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG6_PM_REQ_INFO_PERMISSION_14 Register TREG6_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_REQ_INFO_PERMISSION_14 0x80208
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_REQ_INFO_PERMISSION_14 0x13F80208u
+
+//! Register Reset Value
+#define TREG6_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_READ_PERMISSION_14 Register TREG6_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_READ_PERMISSION_14 0x80210
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_READ_PERMISSION_14 0x13F80210u
+
+//! Register Reset Value
+#define TREG6_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_WRITE_PERMISSION_14 Register TREG6_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_WRITE_PERMISSION_14 0x80218
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_WRITE_PERMISSION_14 0x13F80218u
+
+//! Register Reset Value
+#define TREG6_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_ADDR_MATCH_15 Register TREG6_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_ADDR_MATCH_15 0x80220
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_ADDR_MATCH_15 0x13F80220u
+
+//! Register Reset Value
+#define TREG6_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG6_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TREG6_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG6_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG6_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG6_PM_REQ_INFO_PERMISSION_15 Register TREG6_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_REQ_INFO_PERMISSION_15 0x80228
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_REQ_INFO_PERMISSION_15 0x13F80228u
+
+//! Register Reset Value
+#define TREG6_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG6_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_READ_PERMISSION_15 Register TREG6_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_READ_PERMISSION_15 0x80230
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_READ_PERMISSION_15 0x13F80230u
+
+//! Register Reset Value
+#define TREG6_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG6_PM_WRITE_PERMISSION_15 Register TREG6_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG6_PM_WRITE_PERMISSION_15 0x80238
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TREG6_PM_WRITE_PERMISSION_15 0x13F80238u
+
+//! Register Reset Value
+#define TREG6_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG6_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_ERROR_LOG Register TIC_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ERROR_LOG 0x80420
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ERROR_LOG 0x13F80420u
+
+//! Register Reset Value
+#define TIC_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TIC_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TIC_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TIC_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TIC_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TIC_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TIC_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TIC_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TIC_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TIC_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TIC_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TIC_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TIC_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TIC_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TIC_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TIC_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TIC_PM_CONTROL Register TIC_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_CONTROL 0x80428
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_CONTROL 0x13F80428u
+
+//! Register Reset Value
+#define TIC_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TIC_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TIC_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TIC_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TIC_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TIC_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TIC_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TIC_PM_ERROR_CLEAR_SINGLE Register TIC_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ERROR_CLEAR_SINGLE 0x80430
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ERROR_CLEAR_SINGLE 0x13F80430u
+
+//! Register Reset Value
+#define TIC_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TIC_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TIC_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TIC_PM_ERROR_CLEAR_MULTI Register TIC_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ERROR_CLEAR_MULTI 0x80438
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ERROR_CLEAR_MULTI 0x13F80438u
+
+//! Register Reset Value
+#define TIC_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TIC_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TIC_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TIC_PM_REQ_INFO_PERMISSION_0 Register TIC_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_REQ_INFO_PERMISSION_0 0x80448
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_REQ_INFO_PERMISSION_0 0x13F80448u
+
+//! Register Reset Value
+#define TIC_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_READ_PERMISSION_0 Register TIC_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_READ_PERMISSION_0 0x80450
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_READ_PERMISSION_0 0x13F80450u
+
+//! Register Reset Value
+#define TIC_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x3u
+
+//! @}
+
+//! \defgroup TIC_PM_WRITE_PERMISSION_0 Register TIC_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_WRITE_PERMISSION_0 0x80458
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_WRITE_PERMISSION_0 0x13F80458u
+
+//! Register Reset Value
+#define TIC_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x3u
+
+//! @}
+
+//! \defgroup TIC_PM_ADDR_MATCH_1 Register TIC_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ADDR_MATCH_1 0x80460
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ADDR_MATCH_1 0x13F80460u
+
+//! Register Reset Value
+#define TIC_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TIC_PM_REQ_INFO_PERMISSION_1 Register TIC_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_REQ_INFO_PERMISSION_1 0x80468
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_REQ_INFO_PERMISSION_1 0x13F80468u
+
+//! Register Reset Value
+#define TIC_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_READ_PERMISSION_1 Register TIC_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_READ_PERMISSION_1 0x80470
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_READ_PERMISSION_1 0x13F80470u
+
+//! Register Reset Value
+#define TIC_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_WRITE_PERMISSION_1 Register TIC_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_WRITE_PERMISSION_1 0x80478
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_WRITE_PERMISSION_1 0x13F80478u
+
+//! Register Reset Value
+#define TIC_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_ADDR_MATCH_2 Register TIC_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ADDR_MATCH_2 0x80480
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ADDR_MATCH_2 0x13F80480u
+
+//! Register Reset Value
+#define TIC_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TIC_PM_REQ_INFO_PERMISSION_2 Register TIC_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_REQ_INFO_PERMISSION_2 0x80488
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_REQ_INFO_PERMISSION_2 0x13F80488u
+
+//! Register Reset Value
+#define TIC_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_READ_PERMISSION_2 Register TIC_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_READ_PERMISSION_2 0x80490
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_READ_PERMISSION_2 0x13F80490u
+
+//! Register Reset Value
+#define TIC_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_WRITE_PERMISSION_2 Register TIC_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_WRITE_PERMISSION_2 0x80498
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_WRITE_PERMISSION_2 0x13F80498u
+
+//! Register Reset Value
+#define TIC_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_ADDR_MATCH_3 Register TIC_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ADDR_MATCH_3 0x804A0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ADDR_MATCH_3 0x13F804A0u
+
+//! Register Reset Value
+#define TIC_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TIC_PM_REQ_INFO_PERMISSION_3 Register TIC_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_REQ_INFO_PERMISSION_3 0x804A8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_REQ_INFO_PERMISSION_3 0x13F804A8u
+
+//! Register Reset Value
+#define TIC_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_READ_PERMISSION_3 Register TIC_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_READ_PERMISSION_3 0x804B0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_READ_PERMISSION_3 0x13F804B0u
+
+//! Register Reset Value
+#define TIC_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_WRITE_PERMISSION_3 Register TIC_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_WRITE_PERMISSION_3 0x804B8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_WRITE_PERMISSION_3 0x13F804B8u
+
+//! Register Reset Value
+#define TIC_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_ADDR_MATCH_4 Register TIC_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ADDR_MATCH_4 0x804C0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ADDR_MATCH_4 0x13F804C0u
+
+//! Register Reset Value
+#define TIC_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TIC_PM_REQ_INFO_PERMISSION_4 Register TIC_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_REQ_INFO_PERMISSION_4 0x804C8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_REQ_INFO_PERMISSION_4 0x13F804C8u
+
+//! Register Reset Value
+#define TIC_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_READ_PERMISSION_4 Register TIC_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_READ_PERMISSION_4 0x804D0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_READ_PERMISSION_4 0x13F804D0u
+
+//! Register Reset Value
+#define TIC_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_WRITE_PERMISSION_4 Register TIC_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_WRITE_PERMISSION_4 0x804D8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_WRITE_PERMISSION_4 0x13F804D8u
+
+//! Register Reset Value
+#define TIC_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_ADDR_MATCH_5 Register TIC_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ADDR_MATCH_5 0x804E0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ADDR_MATCH_5 0x13F804E0u
+
+//! Register Reset Value
+#define TIC_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TIC_PM_REQ_INFO_PERMISSION_5 Register TIC_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_REQ_INFO_PERMISSION_5 0x804E8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_REQ_INFO_PERMISSION_5 0x13F804E8u
+
+//! Register Reset Value
+#define TIC_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_READ_PERMISSION_5 Register TIC_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_READ_PERMISSION_5 0x804F0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_READ_PERMISSION_5 0x13F804F0u
+
+//! Register Reset Value
+#define TIC_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_WRITE_PERMISSION_5 Register TIC_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_WRITE_PERMISSION_5 0x804F8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_WRITE_PERMISSION_5 0x13F804F8u
+
+//! Register Reset Value
+#define TIC_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_ADDR_MATCH_6 Register TIC_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ADDR_MATCH_6 0x80500
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ADDR_MATCH_6 0x13F80500u
+
+//! Register Reset Value
+#define TIC_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TIC_PM_REQ_INFO_PERMISSION_6 Register TIC_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_REQ_INFO_PERMISSION_6 0x80508
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_REQ_INFO_PERMISSION_6 0x13F80508u
+
+//! Register Reset Value
+#define TIC_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_READ_PERMISSION_6 Register TIC_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_READ_PERMISSION_6 0x80510
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_READ_PERMISSION_6 0x13F80510u
+
+//! Register Reset Value
+#define TIC_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_WRITE_PERMISSION_6 Register TIC_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_WRITE_PERMISSION_6 0x80518
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_WRITE_PERMISSION_6 0x13F80518u
+
+//! Register Reset Value
+#define TIC_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_ADDR_MATCH_7 Register TIC_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ADDR_MATCH_7 0x80520
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ADDR_MATCH_7 0x13F80520u
+
+//! Register Reset Value
+#define TIC_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TIC_PM_REQ_INFO_PERMISSION_7 Register TIC_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_REQ_INFO_PERMISSION_7 0x80528
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_REQ_INFO_PERMISSION_7 0x13F80528u
+
+//! Register Reset Value
+#define TIC_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_READ_PERMISSION_7 Register TIC_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_READ_PERMISSION_7 0x80530
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_READ_PERMISSION_7 0x13F80530u
+
+//! Register Reset Value
+#define TIC_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_WRITE_PERMISSION_7 Register TIC_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_WRITE_PERMISSION_7 0x80538
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_WRITE_PERMISSION_7 0x13F80538u
+
+//! Register Reset Value
+#define TIC_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_ADDR_MATCH_8 Register TIC_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ADDR_MATCH_8 0x80540
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ADDR_MATCH_8 0x13F80540u
+
+//! Register Reset Value
+#define TIC_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TIC_PM_REQ_INFO_PERMISSION_8 Register TIC_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_REQ_INFO_PERMISSION_8 0x80548
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_REQ_INFO_PERMISSION_8 0x13F80548u
+
+//! Register Reset Value
+#define TIC_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_READ_PERMISSION_8 Register TIC_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_READ_PERMISSION_8 0x80550
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_READ_PERMISSION_8 0x13F80550u
+
+//! Register Reset Value
+#define TIC_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_WRITE_PERMISSION_8 Register TIC_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_WRITE_PERMISSION_8 0x80558
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_WRITE_PERMISSION_8 0x13F80558u
+
+//! Register Reset Value
+#define TIC_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_ADDR_MATCH_9 Register TIC_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ADDR_MATCH_9 0x80560
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ADDR_MATCH_9 0x13F80560u
+
+//! Register Reset Value
+#define TIC_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TIC_PM_REQ_INFO_PERMISSION_9 Register TIC_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_REQ_INFO_PERMISSION_9 0x80568
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_REQ_INFO_PERMISSION_9 0x13F80568u
+
+//! Register Reset Value
+#define TIC_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_READ_PERMISSION_9 Register TIC_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_READ_PERMISSION_9 0x80570
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_READ_PERMISSION_9 0x13F80570u
+
+//! Register Reset Value
+#define TIC_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_WRITE_PERMISSION_9 Register TIC_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_WRITE_PERMISSION_9 0x80578
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_WRITE_PERMISSION_9 0x13F80578u
+
+//! Register Reset Value
+#define TIC_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_ADDR_MATCH_10 Register TIC_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ADDR_MATCH_10 0x80580
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ADDR_MATCH_10 0x13F80580u
+
+//! Register Reset Value
+#define TIC_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TIC_PM_REQ_INFO_PERMISSION_10 Register TIC_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_REQ_INFO_PERMISSION_10 0x80588
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_REQ_INFO_PERMISSION_10 0x13F80588u
+
+//! Register Reset Value
+#define TIC_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_READ_PERMISSION_10 Register TIC_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_READ_PERMISSION_10 0x80590
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_READ_PERMISSION_10 0x13F80590u
+
+//! Register Reset Value
+#define TIC_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_WRITE_PERMISSION_10 Register TIC_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_WRITE_PERMISSION_10 0x80598
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_WRITE_PERMISSION_10 0x13F80598u
+
+//! Register Reset Value
+#define TIC_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_ADDR_MATCH_11 Register TIC_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ADDR_MATCH_11 0x805A0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ADDR_MATCH_11 0x13F805A0u
+
+//! Register Reset Value
+#define TIC_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TIC_PM_REQ_INFO_PERMISSION_11 Register TIC_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_REQ_INFO_PERMISSION_11 0x805A8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_REQ_INFO_PERMISSION_11 0x13F805A8u
+
+//! Register Reset Value
+#define TIC_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_READ_PERMISSION_11 Register TIC_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_READ_PERMISSION_11 0x805B0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_READ_PERMISSION_11 0x13F805B0u
+
+//! Register Reset Value
+#define TIC_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_WRITE_PERMISSION_11 Register TIC_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_WRITE_PERMISSION_11 0x805B8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_WRITE_PERMISSION_11 0x13F805B8u
+
+//! Register Reset Value
+#define TIC_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_ADDR_MATCH_12 Register TIC_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ADDR_MATCH_12 0x805C0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ADDR_MATCH_12 0x13F805C0u
+
+//! Register Reset Value
+#define TIC_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TIC_PM_REQ_INFO_PERMISSION_12 Register TIC_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_REQ_INFO_PERMISSION_12 0x805C8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_REQ_INFO_PERMISSION_12 0x13F805C8u
+
+//! Register Reset Value
+#define TIC_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_READ_PERMISSION_12 Register TIC_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_READ_PERMISSION_12 0x805D0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_READ_PERMISSION_12 0x13F805D0u
+
+//! Register Reset Value
+#define TIC_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_WRITE_PERMISSION_12 Register TIC_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_WRITE_PERMISSION_12 0x805D8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_WRITE_PERMISSION_12 0x13F805D8u
+
+//! Register Reset Value
+#define TIC_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_ADDR_MATCH_13 Register TIC_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ADDR_MATCH_13 0x805E0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ADDR_MATCH_13 0x13F805E0u
+
+//! Register Reset Value
+#define TIC_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TIC_PM_REQ_INFO_PERMISSION_13 Register TIC_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_REQ_INFO_PERMISSION_13 0x805E8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_REQ_INFO_PERMISSION_13 0x13F805E8u
+
+//! Register Reset Value
+#define TIC_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_READ_PERMISSION_13 Register TIC_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_READ_PERMISSION_13 0x805F0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_READ_PERMISSION_13 0x13F805F0u
+
+//! Register Reset Value
+#define TIC_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_WRITE_PERMISSION_13 Register TIC_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_WRITE_PERMISSION_13 0x805F8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_WRITE_PERMISSION_13 0x13F805F8u
+
+//! Register Reset Value
+#define TIC_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_ADDR_MATCH_14 Register TIC_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ADDR_MATCH_14 0x80600
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ADDR_MATCH_14 0x13F80600u
+
+//! Register Reset Value
+#define TIC_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TIC_PM_REQ_INFO_PERMISSION_14 Register TIC_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_REQ_INFO_PERMISSION_14 0x80608
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_REQ_INFO_PERMISSION_14 0x13F80608u
+
+//! Register Reset Value
+#define TIC_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_READ_PERMISSION_14 Register TIC_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_READ_PERMISSION_14 0x80610
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_READ_PERMISSION_14 0x13F80610u
+
+//! Register Reset Value
+#define TIC_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_WRITE_PERMISSION_14 Register TIC_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_WRITE_PERMISSION_14 0x80618
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_WRITE_PERMISSION_14 0x13F80618u
+
+//! Register Reset Value
+#define TIC_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_ADDR_MATCH_15 Register TIC_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_ADDR_MATCH_15 0x80620
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_ADDR_MATCH_15 0x13F80620u
+
+//! Register Reset Value
+#define TIC_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TIC_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TIC_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TIC_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TIC_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TIC_PM_REQ_INFO_PERMISSION_15 Register TIC_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_REQ_INFO_PERMISSION_15 0x80628
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_REQ_INFO_PERMISSION_15 0x13F80628u
+
+//! Register Reset Value
+#define TIC_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TIC_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_READ_PERMISSION_15 Register TIC_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_READ_PERMISSION_15 0x80630
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_READ_PERMISSION_15 0x13F80630u
+
+//! Register Reset Value
+#define TIC_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TIC_PM_WRITE_PERMISSION_15 Register TIC_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TIC_PM_WRITE_PERMISSION_15 0x80638
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TIC_PM_WRITE_PERMISSION_15 0x13F80638u
+
+//! Register Reset Value
+#define TIC_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TIC_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_ERROR_LOG Register TDDR_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ERROR_LOG 0x80820
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ERROR_LOG 0x13F80820u
+
+//! Register Reset Value
+#define TDDR_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TDDR_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TDDR_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TDDR_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TDDR_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TDDR_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TDDR_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TDDR_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TDDR_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TDDR_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TDDR_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TDDR_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TDDR_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TDDR_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TDDR_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TDDR_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TDDR_PM_CONTROL Register TDDR_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_CONTROL 0x80828
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_CONTROL 0x13F80828u
+
+//! Register Reset Value
+#define TDDR_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TDDR_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TDDR_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TDDR_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TDDR_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TDDR_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TDDR_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TDDR_PM_ERROR_CLEAR_SINGLE Register TDDR_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ERROR_CLEAR_SINGLE 0x80830
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ERROR_CLEAR_SINGLE 0x13F80830u
+
+//! Register Reset Value
+#define TDDR_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TDDR_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TDDR_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TDDR_PM_ERROR_CLEAR_MULTI Register TDDR_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ERROR_CLEAR_MULTI 0x80838
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ERROR_CLEAR_MULTI 0x13F80838u
+
+//! Register Reset Value
+#define TDDR_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TDDR_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TDDR_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TDDR_PM_REQ_INFO_PERMISSION_0 Register TDDR_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_REQ_INFO_PERMISSION_0 0x80848
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_REQ_INFO_PERMISSION_0 0x13F80848u
+
+//! Register Reset Value
+#define TDDR_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_READ_PERMISSION_0 Register TDDR_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_READ_PERMISSION_0 0x80850
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_READ_PERMISSION_0 0x13F80850u
+
+//! Register Reset Value
+#define TDDR_PM_READ_PERMISSION_0_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TDDR_PM_WRITE_PERMISSION_0 Register TDDR_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_WRITE_PERMISSION_0 0x80858
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_WRITE_PERMISSION_0 0x13F80858u
+
+//! Register Reset Value
+#define TDDR_PM_WRITE_PERMISSION_0_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TDDR_PM_ADDR_MATCH_1 Register TDDR_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ADDR_MATCH_1 0x80860
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ADDR_MATCH_1 0x13F80860u
+
+//! Register Reset Value
+#define TDDR_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDDR_PM_REQ_INFO_PERMISSION_1 Register TDDR_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_REQ_INFO_PERMISSION_1 0x80868
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_REQ_INFO_PERMISSION_1 0x13F80868u
+
+//! Register Reset Value
+#define TDDR_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_READ_PERMISSION_1 Register TDDR_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_READ_PERMISSION_1 0x80870
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_READ_PERMISSION_1 0x13F80870u
+
+//! Register Reset Value
+#define TDDR_PM_READ_PERMISSION_1_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TDDR_PM_WRITE_PERMISSION_1 Register TDDR_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_WRITE_PERMISSION_1 0x80878
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_WRITE_PERMISSION_1 0x13F80878u
+
+//! Register Reset Value
+#define TDDR_PM_WRITE_PERMISSION_1_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TDDR_PM_ADDR_MATCH_2 Register TDDR_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ADDR_MATCH_2 0x80880
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ADDR_MATCH_2 0x13F80880u
+
+//! Register Reset Value
+#define TDDR_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDDR_PM_REQ_INFO_PERMISSION_2 Register TDDR_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_REQ_INFO_PERMISSION_2 0x80888
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_REQ_INFO_PERMISSION_2 0x13F80888u
+
+//! Register Reset Value
+#define TDDR_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_READ_PERMISSION_2 Register TDDR_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_READ_PERMISSION_2 0x80890
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_READ_PERMISSION_2 0x13F80890u
+
+//! Register Reset Value
+#define TDDR_PM_READ_PERMISSION_2_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TDDR_PM_WRITE_PERMISSION_2 Register TDDR_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_WRITE_PERMISSION_2 0x80898
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_WRITE_PERMISSION_2 0x13F80898u
+
+//! Register Reset Value
+#define TDDR_PM_WRITE_PERMISSION_2_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TDDR_PM_ADDR_MATCH_3 Register TDDR_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ADDR_MATCH_3 0x808A0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ADDR_MATCH_3 0x13F808A0u
+
+//! Register Reset Value
+#define TDDR_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDDR_PM_REQ_INFO_PERMISSION_3 Register TDDR_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_REQ_INFO_PERMISSION_3 0x808A8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_REQ_INFO_PERMISSION_3 0x13F808A8u
+
+//! Register Reset Value
+#define TDDR_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_READ_PERMISSION_3 Register TDDR_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_READ_PERMISSION_3 0x808B0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_READ_PERMISSION_3 0x13F808B0u
+
+//! Register Reset Value
+#define TDDR_PM_READ_PERMISSION_3_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TDDR_PM_WRITE_PERMISSION_3 Register TDDR_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_WRITE_PERMISSION_3 0x808B8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_WRITE_PERMISSION_3 0x13F808B8u
+
+//! Register Reset Value
+#define TDDR_PM_WRITE_PERMISSION_3_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TDDR_PM_ADDR_MATCH_4 Register TDDR_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ADDR_MATCH_4 0x808C0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ADDR_MATCH_4 0x13F808C0u
+
+//! Register Reset Value
+#define TDDR_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDDR_PM_REQ_INFO_PERMISSION_4 Register TDDR_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_REQ_INFO_PERMISSION_4 0x808C8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_REQ_INFO_PERMISSION_4 0x13F808C8u
+
+//! Register Reset Value
+#define TDDR_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_READ_PERMISSION_4 Register TDDR_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_READ_PERMISSION_4 0x808D0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_READ_PERMISSION_4 0x13F808D0u
+
+//! Register Reset Value
+#define TDDR_PM_READ_PERMISSION_4_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TDDR_PM_WRITE_PERMISSION_4 Register TDDR_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_WRITE_PERMISSION_4 0x808D8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_WRITE_PERMISSION_4 0x13F808D8u
+
+//! Register Reset Value
+#define TDDR_PM_WRITE_PERMISSION_4_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TDDR_PM_ADDR_MATCH_5 Register TDDR_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ADDR_MATCH_5 0x808E0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ADDR_MATCH_5 0x13F808E0u
+
+//! Register Reset Value
+#define TDDR_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDDR_PM_REQ_INFO_PERMISSION_5 Register TDDR_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_REQ_INFO_PERMISSION_5 0x808E8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_REQ_INFO_PERMISSION_5 0x13F808E8u
+
+//! Register Reset Value
+#define TDDR_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_READ_PERMISSION_5 Register TDDR_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_READ_PERMISSION_5 0x808F0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_READ_PERMISSION_5 0x13F808F0u
+
+//! Register Reset Value
+#define TDDR_PM_READ_PERMISSION_5_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TDDR_PM_WRITE_PERMISSION_5 Register TDDR_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_WRITE_PERMISSION_5 0x808F8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_WRITE_PERMISSION_5 0x13F808F8u
+
+//! Register Reset Value
+#define TDDR_PM_WRITE_PERMISSION_5_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TDDR_PM_ADDR_MATCH_6 Register TDDR_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ADDR_MATCH_6 0x80900
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ADDR_MATCH_6 0x13F80900u
+
+//! Register Reset Value
+#define TDDR_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDDR_PM_REQ_INFO_PERMISSION_6 Register TDDR_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_REQ_INFO_PERMISSION_6 0x80908
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_REQ_INFO_PERMISSION_6 0x13F80908u
+
+//! Register Reset Value
+#define TDDR_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_READ_PERMISSION_6 Register TDDR_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_READ_PERMISSION_6 0x80910
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_READ_PERMISSION_6 0x13F80910u
+
+//! Register Reset Value
+#define TDDR_PM_READ_PERMISSION_6_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TDDR_PM_WRITE_PERMISSION_6 Register TDDR_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_WRITE_PERMISSION_6 0x80918
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_WRITE_PERMISSION_6 0x13F80918u
+
+//! Register Reset Value
+#define TDDR_PM_WRITE_PERMISSION_6_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TDDR_PM_ADDR_MATCH_7 Register TDDR_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ADDR_MATCH_7 0x80920
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ADDR_MATCH_7 0x13F80920u
+
+//! Register Reset Value
+#define TDDR_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDDR_PM_REQ_INFO_PERMISSION_7 Register TDDR_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_REQ_INFO_PERMISSION_7 0x80928
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_REQ_INFO_PERMISSION_7 0x13F80928u
+
+//! Register Reset Value
+#define TDDR_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_READ_PERMISSION_7 Register TDDR_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_READ_PERMISSION_7 0x80930
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_READ_PERMISSION_7 0x13F80930u
+
+//! Register Reset Value
+#define TDDR_PM_READ_PERMISSION_7_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TDDR_PM_WRITE_PERMISSION_7 Register TDDR_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_WRITE_PERMISSION_7 0x80938
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_WRITE_PERMISSION_7 0x13F80938u
+
+//! Register Reset Value
+#define TDDR_PM_WRITE_PERMISSION_7_RST 0x000000000000001Fu
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TDDR_PM_ADDR_MATCH_8 Register TDDR_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ADDR_MATCH_8 0x80940
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ADDR_MATCH_8 0x13F80940u
+
+//! Register Reset Value
+#define TDDR_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDDR_PM_REQ_INFO_PERMISSION_8 Register TDDR_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_REQ_INFO_PERMISSION_8 0x80948
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_REQ_INFO_PERMISSION_8 0x13F80948u
+
+//! Register Reset Value
+#define TDDR_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_READ_PERMISSION_8 Register TDDR_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_READ_PERMISSION_8 0x80950
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_READ_PERMISSION_8 0x13F80950u
+
+//! Register Reset Value
+#define TDDR_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_WRITE_PERMISSION_8 Register TDDR_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_WRITE_PERMISSION_8 0x80958
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_WRITE_PERMISSION_8 0x13F80958u
+
+//! Register Reset Value
+#define TDDR_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_ADDR_MATCH_9 Register TDDR_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ADDR_MATCH_9 0x80960
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ADDR_MATCH_9 0x13F80960u
+
+//! Register Reset Value
+#define TDDR_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDDR_PM_REQ_INFO_PERMISSION_9 Register TDDR_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_REQ_INFO_PERMISSION_9 0x80968
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_REQ_INFO_PERMISSION_9 0x13F80968u
+
+//! Register Reset Value
+#define TDDR_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_READ_PERMISSION_9 Register TDDR_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_READ_PERMISSION_9 0x80970
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_READ_PERMISSION_9 0x13F80970u
+
+//! Register Reset Value
+#define TDDR_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_WRITE_PERMISSION_9 Register TDDR_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_WRITE_PERMISSION_9 0x80978
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_WRITE_PERMISSION_9 0x13F80978u
+
+//! Register Reset Value
+#define TDDR_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_ADDR_MATCH_10 Register TDDR_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ADDR_MATCH_10 0x80980
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ADDR_MATCH_10 0x13F80980u
+
+//! Register Reset Value
+#define TDDR_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDDR_PM_REQ_INFO_PERMISSION_10 Register TDDR_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_REQ_INFO_PERMISSION_10 0x80988
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_REQ_INFO_PERMISSION_10 0x13F80988u
+
+//! Register Reset Value
+#define TDDR_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_READ_PERMISSION_10 Register TDDR_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_READ_PERMISSION_10 0x80990
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_READ_PERMISSION_10 0x13F80990u
+
+//! Register Reset Value
+#define TDDR_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_WRITE_PERMISSION_10 Register TDDR_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_WRITE_PERMISSION_10 0x80998
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_WRITE_PERMISSION_10 0x13F80998u
+
+//! Register Reset Value
+#define TDDR_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_ADDR_MATCH_11 Register TDDR_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ADDR_MATCH_11 0x809A0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ADDR_MATCH_11 0x13F809A0u
+
+//! Register Reset Value
+#define TDDR_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDDR_PM_REQ_INFO_PERMISSION_11 Register TDDR_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_REQ_INFO_PERMISSION_11 0x809A8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_REQ_INFO_PERMISSION_11 0x13F809A8u
+
+//! Register Reset Value
+#define TDDR_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_READ_PERMISSION_11 Register TDDR_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_READ_PERMISSION_11 0x809B0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_READ_PERMISSION_11 0x13F809B0u
+
+//! Register Reset Value
+#define TDDR_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_WRITE_PERMISSION_11 Register TDDR_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_WRITE_PERMISSION_11 0x809B8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_WRITE_PERMISSION_11 0x13F809B8u
+
+//! Register Reset Value
+#define TDDR_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_ADDR_MATCH_12 Register TDDR_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ADDR_MATCH_12 0x809C0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ADDR_MATCH_12 0x13F809C0u
+
+//! Register Reset Value
+#define TDDR_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDDR_PM_REQ_INFO_PERMISSION_12 Register TDDR_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_REQ_INFO_PERMISSION_12 0x809C8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_REQ_INFO_PERMISSION_12 0x13F809C8u
+
+//! Register Reset Value
+#define TDDR_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_READ_PERMISSION_12 Register TDDR_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_READ_PERMISSION_12 0x809D0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_READ_PERMISSION_12 0x13F809D0u
+
+//! Register Reset Value
+#define TDDR_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_WRITE_PERMISSION_12 Register TDDR_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_WRITE_PERMISSION_12 0x809D8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_WRITE_PERMISSION_12 0x13F809D8u
+
+//! Register Reset Value
+#define TDDR_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_ADDR_MATCH_13 Register TDDR_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ADDR_MATCH_13 0x809E0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ADDR_MATCH_13 0x13F809E0u
+
+//! Register Reset Value
+#define TDDR_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDDR_PM_REQ_INFO_PERMISSION_13 Register TDDR_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_REQ_INFO_PERMISSION_13 0x809E8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_REQ_INFO_PERMISSION_13 0x13F809E8u
+
+//! Register Reset Value
+#define TDDR_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_READ_PERMISSION_13 Register TDDR_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_READ_PERMISSION_13 0x809F0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_READ_PERMISSION_13 0x13F809F0u
+
+//! Register Reset Value
+#define TDDR_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_WRITE_PERMISSION_13 Register TDDR_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_WRITE_PERMISSION_13 0x809F8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_WRITE_PERMISSION_13 0x13F809F8u
+
+//! Register Reset Value
+#define TDDR_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_ADDR_MATCH_14 Register TDDR_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ADDR_MATCH_14 0x80A00
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ADDR_MATCH_14 0x13F80A00u
+
+//! Register Reset Value
+#define TDDR_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDDR_PM_REQ_INFO_PERMISSION_14 Register TDDR_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_REQ_INFO_PERMISSION_14 0x80A08
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_REQ_INFO_PERMISSION_14 0x13F80A08u
+
+//! Register Reset Value
+#define TDDR_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_READ_PERMISSION_14 Register TDDR_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_READ_PERMISSION_14 0x80A10
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_READ_PERMISSION_14 0x13F80A10u
+
+//! Register Reset Value
+#define TDDR_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_WRITE_PERMISSION_14 Register TDDR_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_WRITE_PERMISSION_14 0x80A18
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_WRITE_PERMISSION_14 0x13F80A18u
+
+//! Register Reset Value
+#define TDDR_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_ADDR_MATCH_15 Register TDDR_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_ADDR_MATCH_15 0x80A20
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_ADDR_MATCH_15 0x13F80A20u
+
+//! Register Reset Value
+#define TDDR_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TDDR_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TDDR_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TDDR_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TDDR_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TDDR_PM_REQ_INFO_PERMISSION_15 Register TDDR_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_REQ_INFO_PERMISSION_15 0x80A28
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_REQ_INFO_PERMISSION_15 0x13F80A28u
+
+//! Register Reset Value
+#define TDDR_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TDDR_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_READ_PERMISSION_15 Register TDDR_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_READ_PERMISSION_15 0x80A30
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_READ_PERMISSION_15 0x13F80A30u
+
+//! Register Reset Value
+#define TDDR_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TDDR_PM_WRITE_PERMISSION_15 Register TDDR_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TDDR_PM_WRITE_PERMISSION_15 0x80A38
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TDDR_PM_WRITE_PERMISSION_15 0x13F80A38u
+
+//! Register Reset Value
+#define TDDR_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TDDR_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_ERROR_LOG Register TPCTL_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ERROR_LOG 0x80C20
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ERROR_LOG 0x13F80C20u
+
+//! Register Reset Value
+#define TPCTL_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TPCTL_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TPCTL_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TPCTL_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TPCTL_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TPCTL_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TPCTL_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TPCTL_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TPCTL_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TPCTL_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TPCTL_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TPCTL_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TPCTL_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TPCTL_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TPCTL_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TPCTL_PM_CONTROL Register TPCTL_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_CONTROL 0x80C28
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_CONTROL 0x13F80C28u
+
+//! Register Reset Value
+#define TPCTL_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TPCTL_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TPCTL_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TPCTL_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TPCTL_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TPCTL_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TPCTL_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TPCTL_PM_ERROR_CLEAR_SINGLE Register TPCTL_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ERROR_CLEAR_SINGLE 0x80C30
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ERROR_CLEAR_SINGLE 0x13F80C30u
+
+//! Register Reset Value
+#define TPCTL_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TPCTL_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TPCTL_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TPCTL_PM_ERROR_CLEAR_MULTI Register TPCTL_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ERROR_CLEAR_MULTI 0x80C38
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ERROR_CLEAR_MULTI 0x13F80C38u
+
+//! Register Reset Value
+#define TPCTL_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TPCTL_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TPCTL_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TPCTL_PM_REQ_INFO_PERMISSION_0 Register TPCTL_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_REQ_INFO_PERMISSION_0 0x80C48
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_REQ_INFO_PERMISSION_0 0x13F80C48u
+
+//! Register Reset Value
+#define TPCTL_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_READ_PERMISSION_0 Register TPCTL_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_READ_PERMISSION_0 0x80C50
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_READ_PERMISSION_0 0x13F80C50u
+
+//! Register Reset Value
+#define TPCTL_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TPCTL_PM_WRITE_PERMISSION_0 Register TPCTL_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_WRITE_PERMISSION_0 0x80C58
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_WRITE_PERMISSION_0 0x13F80C58u
+
+//! Register Reset Value
+#define TPCTL_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TPCTL_PM_ADDR_MATCH_1 Register TPCTL_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ADDR_MATCH_1 0x80C60
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ADDR_MATCH_1 0x13F80C60u
+
+//! Register Reset Value
+#define TPCTL_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPCTL_PM_REQ_INFO_PERMISSION_1 Register TPCTL_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_REQ_INFO_PERMISSION_1 0x80C68
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_REQ_INFO_PERMISSION_1 0x13F80C68u
+
+//! Register Reset Value
+#define TPCTL_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_READ_PERMISSION_1 Register TPCTL_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_READ_PERMISSION_1 0x80C70
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_READ_PERMISSION_1 0x13F80C70u
+
+//! Register Reset Value
+#define TPCTL_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_WRITE_PERMISSION_1 Register TPCTL_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_WRITE_PERMISSION_1 0x80C78
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_WRITE_PERMISSION_1 0x13F80C78u
+
+//! Register Reset Value
+#define TPCTL_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_ADDR_MATCH_2 Register TPCTL_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ADDR_MATCH_2 0x80C80
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ADDR_MATCH_2 0x13F80C80u
+
+//! Register Reset Value
+#define TPCTL_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPCTL_PM_REQ_INFO_PERMISSION_2 Register TPCTL_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_REQ_INFO_PERMISSION_2 0x80C88
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_REQ_INFO_PERMISSION_2 0x13F80C88u
+
+//! Register Reset Value
+#define TPCTL_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_READ_PERMISSION_2 Register TPCTL_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_READ_PERMISSION_2 0x80C90
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_READ_PERMISSION_2 0x13F80C90u
+
+//! Register Reset Value
+#define TPCTL_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_WRITE_PERMISSION_2 Register TPCTL_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_WRITE_PERMISSION_2 0x80C98
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_WRITE_PERMISSION_2 0x13F80C98u
+
+//! Register Reset Value
+#define TPCTL_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_ADDR_MATCH_3 Register TPCTL_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ADDR_MATCH_3 0x80CA0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ADDR_MATCH_3 0x13F80CA0u
+
+//! Register Reset Value
+#define TPCTL_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPCTL_PM_REQ_INFO_PERMISSION_3 Register TPCTL_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_REQ_INFO_PERMISSION_3 0x80CA8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_REQ_INFO_PERMISSION_3 0x13F80CA8u
+
+//! Register Reset Value
+#define TPCTL_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_READ_PERMISSION_3 Register TPCTL_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_READ_PERMISSION_3 0x80CB0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_READ_PERMISSION_3 0x13F80CB0u
+
+//! Register Reset Value
+#define TPCTL_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_WRITE_PERMISSION_3 Register TPCTL_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_WRITE_PERMISSION_3 0x80CB8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_WRITE_PERMISSION_3 0x13F80CB8u
+
+//! Register Reset Value
+#define TPCTL_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_ADDR_MATCH_4 Register TPCTL_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ADDR_MATCH_4 0x80CC0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ADDR_MATCH_4 0x13F80CC0u
+
+//! Register Reset Value
+#define TPCTL_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPCTL_PM_REQ_INFO_PERMISSION_4 Register TPCTL_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_REQ_INFO_PERMISSION_4 0x80CC8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_REQ_INFO_PERMISSION_4 0x13F80CC8u
+
+//! Register Reset Value
+#define TPCTL_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_READ_PERMISSION_4 Register TPCTL_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_READ_PERMISSION_4 0x80CD0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_READ_PERMISSION_4 0x13F80CD0u
+
+//! Register Reset Value
+#define TPCTL_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_WRITE_PERMISSION_4 Register TPCTL_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_WRITE_PERMISSION_4 0x80CD8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_WRITE_PERMISSION_4 0x13F80CD8u
+
+//! Register Reset Value
+#define TPCTL_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_ADDR_MATCH_5 Register TPCTL_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ADDR_MATCH_5 0x80CE0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ADDR_MATCH_5 0x13F80CE0u
+
+//! Register Reset Value
+#define TPCTL_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPCTL_PM_REQ_INFO_PERMISSION_5 Register TPCTL_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_REQ_INFO_PERMISSION_5 0x80CE8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_REQ_INFO_PERMISSION_5 0x13F80CE8u
+
+//! Register Reset Value
+#define TPCTL_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_READ_PERMISSION_5 Register TPCTL_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_READ_PERMISSION_5 0x80CF0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_READ_PERMISSION_5 0x13F80CF0u
+
+//! Register Reset Value
+#define TPCTL_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_WRITE_PERMISSION_5 Register TPCTL_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_WRITE_PERMISSION_5 0x80CF8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_WRITE_PERMISSION_5 0x13F80CF8u
+
+//! Register Reset Value
+#define TPCTL_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_ADDR_MATCH_6 Register TPCTL_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ADDR_MATCH_6 0x80D00
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ADDR_MATCH_6 0x13F80D00u
+
+//! Register Reset Value
+#define TPCTL_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPCTL_PM_REQ_INFO_PERMISSION_6 Register TPCTL_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_REQ_INFO_PERMISSION_6 0x80D08
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_REQ_INFO_PERMISSION_6 0x13F80D08u
+
+//! Register Reset Value
+#define TPCTL_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_READ_PERMISSION_6 Register TPCTL_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_READ_PERMISSION_6 0x80D10
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_READ_PERMISSION_6 0x13F80D10u
+
+//! Register Reset Value
+#define TPCTL_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_WRITE_PERMISSION_6 Register TPCTL_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_WRITE_PERMISSION_6 0x80D18
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_WRITE_PERMISSION_6 0x13F80D18u
+
+//! Register Reset Value
+#define TPCTL_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_ADDR_MATCH_7 Register TPCTL_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ADDR_MATCH_7 0x80D20
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ADDR_MATCH_7 0x13F80D20u
+
+//! Register Reset Value
+#define TPCTL_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPCTL_PM_REQ_INFO_PERMISSION_7 Register TPCTL_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_REQ_INFO_PERMISSION_7 0x80D28
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_REQ_INFO_PERMISSION_7 0x13F80D28u
+
+//! Register Reset Value
+#define TPCTL_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_READ_PERMISSION_7 Register TPCTL_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_READ_PERMISSION_7 0x80D30
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_READ_PERMISSION_7 0x13F80D30u
+
+//! Register Reset Value
+#define TPCTL_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_WRITE_PERMISSION_7 Register TPCTL_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_WRITE_PERMISSION_7 0x80D38
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_WRITE_PERMISSION_7 0x13F80D38u
+
+//! Register Reset Value
+#define TPCTL_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_ADDR_MATCH_8 Register TPCTL_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ADDR_MATCH_8 0x80D40
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ADDR_MATCH_8 0x13F80D40u
+
+//! Register Reset Value
+#define TPCTL_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPCTL_PM_REQ_INFO_PERMISSION_8 Register TPCTL_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_REQ_INFO_PERMISSION_8 0x80D48
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_REQ_INFO_PERMISSION_8 0x13F80D48u
+
+//! Register Reset Value
+#define TPCTL_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_READ_PERMISSION_8 Register TPCTL_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_READ_PERMISSION_8 0x80D50
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_READ_PERMISSION_8 0x13F80D50u
+
+//! Register Reset Value
+#define TPCTL_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_WRITE_PERMISSION_8 Register TPCTL_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_WRITE_PERMISSION_8 0x80D58
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_WRITE_PERMISSION_8 0x13F80D58u
+
+//! Register Reset Value
+#define TPCTL_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_ADDR_MATCH_9 Register TPCTL_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ADDR_MATCH_9 0x80D60
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ADDR_MATCH_9 0x13F80D60u
+
+//! Register Reset Value
+#define TPCTL_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPCTL_PM_REQ_INFO_PERMISSION_9 Register TPCTL_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_REQ_INFO_PERMISSION_9 0x80D68
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_REQ_INFO_PERMISSION_9 0x13F80D68u
+
+//! Register Reset Value
+#define TPCTL_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_READ_PERMISSION_9 Register TPCTL_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_READ_PERMISSION_9 0x80D70
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_READ_PERMISSION_9 0x13F80D70u
+
+//! Register Reset Value
+#define TPCTL_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_WRITE_PERMISSION_9 Register TPCTL_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_WRITE_PERMISSION_9 0x80D78
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_WRITE_PERMISSION_9 0x13F80D78u
+
+//! Register Reset Value
+#define TPCTL_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_ADDR_MATCH_10 Register TPCTL_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ADDR_MATCH_10 0x80D80
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ADDR_MATCH_10 0x13F80D80u
+
+//! Register Reset Value
+#define TPCTL_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPCTL_PM_REQ_INFO_PERMISSION_10 Register TPCTL_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_REQ_INFO_PERMISSION_10 0x80D88
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_REQ_INFO_PERMISSION_10 0x13F80D88u
+
+//! Register Reset Value
+#define TPCTL_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_READ_PERMISSION_10 Register TPCTL_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_READ_PERMISSION_10 0x80D90
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_READ_PERMISSION_10 0x13F80D90u
+
+//! Register Reset Value
+#define TPCTL_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_WRITE_PERMISSION_10 Register TPCTL_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_WRITE_PERMISSION_10 0x80D98
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_WRITE_PERMISSION_10 0x13F80D98u
+
+//! Register Reset Value
+#define TPCTL_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_ADDR_MATCH_11 Register TPCTL_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ADDR_MATCH_11 0x80DA0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ADDR_MATCH_11 0x13F80DA0u
+
+//! Register Reset Value
+#define TPCTL_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPCTL_PM_REQ_INFO_PERMISSION_11 Register TPCTL_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_REQ_INFO_PERMISSION_11 0x80DA8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_REQ_INFO_PERMISSION_11 0x13F80DA8u
+
+//! Register Reset Value
+#define TPCTL_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_READ_PERMISSION_11 Register TPCTL_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_READ_PERMISSION_11 0x80DB0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_READ_PERMISSION_11 0x13F80DB0u
+
+//! Register Reset Value
+#define TPCTL_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_WRITE_PERMISSION_11 Register TPCTL_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_WRITE_PERMISSION_11 0x80DB8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_WRITE_PERMISSION_11 0x13F80DB8u
+
+//! Register Reset Value
+#define TPCTL_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_ADDR_MATCH_12 Register TPCTL_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ADDR_MATCH_12 0x80DC0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ADDR_MATCH_12 0x13F80DC0u
+
+//! Register Reset Value
+#define TPCTL_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPCTL_PM_REQ_INFO_PERMISSION_12 Register TPCTL_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_REQ_INFO_PERMISSION_12 0x80DC8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_REQ_INFO_PERMISSION_12 0x13F80DC8u
+
+//! Register Reset Value
+#define TPCTL_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_READ_PERMISSION_12 Register TPCTL_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_READ_PERMISSION_12 0x80DD0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_READ_PERMISSION_12 0x13F80DD0u
+
+//! Register Reset Value
+#define TPCTL_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_WRITE_PERMISSION_12 Register TPCTL_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_WRITE_PERMISSION_12 0x80DD8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_WRITE_PERMISSION_12 0x13F80DD8u
+
+//! Register Reset Value
+#define TPCTL_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_ADDR_MATCH_13 Register TPCTL_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ADDR_MATCH_13 0x80DE0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ADDR_MATCH_13 0x13F80DE0u
+
+//! Register Reset Value
+#define TPCTL_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPCTL_PM_REQ_INFO_PERMISSION_13 Register TPCTL_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_REQ_INFO_PERMISSION_13 0x80DE8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_REQ_INFO_PERMISSION_13 0x13F80DE8u
+
+//! Register Reset Value
+#define TPCTL_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_READ_PERMISSION_13 Register TPCTL_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_READ_PERMISSION_13 0x80DF0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_READ_PERMISSION_13 0x13F80DF0u
+
+//! Register Reset Value
+#define TPCTL_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_WRITE_PERMISSION_13 Register TPCTL_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_WRITE_PERMISSION_13 0x80DF8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_WRITE_PERMISSION_13 0x13F80DF8u
+
+//! Register Reset Value
+#define TPCTL_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_ADDR_MATCH_14 Register TPCTL_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ADDR_MATCH_14 0x80E00
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ADDR_MATCH_14 0x13F80E00u
+
+//! Register Reset Value
+#define TPCTL_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPCTL_PM_REQ_INFO_PERMISSION_14 Register TPCTL_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_REQ_INFO_PERMISSION_14 0x80E08
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_REQ_INFO_PERMISSION_14 0x13F80E08u
+
+//! Register Reset Value
+#define TPCTL_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_READ_PERMISSION_14 Register TPCTL_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_READ_PERMISSION_14 0x80E10
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_READ_PERMISSION_14 0x13F80E10u
+
+//! Register Reset Value
+#define TPCTL_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_WRITE_PERMISSION_14 Register TPCTL_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_WRITE_PERMISSION_14 0x80E18
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_WRITE_PERMISSION_14 0x13F80E18u
+
+//! Register Reset Value
+#define TPCTL_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_ADDR_MATCH_15 Register TPCTL_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_ADDR_MATCH_15 0x80E20
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_ADDR_MATCH_15 0x13F80E20u
+
+//! Register Reset Value
+#define TPCTL_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPCTL_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TPCTL_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPCTL_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPCTL_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPCTL_PM_REQ_INFO_PERMISSION_15 Register TPCTL_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_REQ_INFO_PERMISSION_15 0x80E28
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_REQ_INFO_PERMISSION_15 0x13F80E28u
+
+//! Register Reset Value
+#define TPCTL_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPCTL_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_READ_PERMISSION_15 Register TPCTL_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_READ_PERMISSION_15 0x80E30
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_READ_PERMISSION_15 0x13F80E30u
+
+//! Register Reset Value
+#define TPCTL_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPCTL_PM_WRITE_PERMISSION_15 Register TPCTL_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TPCTL_PM_WRITE_PERMISSION_15 0x80E38
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPCTL_PM_WRITE_PERMISSION_15 0x13F80E38u
+
+//! Register Reset Value
+#define TPCTL_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPCTL_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_ERROR_LOG Register TPUB_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ERROR_LOG 0x81020
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ERROR_LOG 0x13F81020u
+
+//! Register Reset Value
+#define TPUB_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TPUB_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TPUB_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TPUB_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TPUB_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TPUB_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TPUB_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TPUB_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TPUB_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TPUB_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TPUB_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TPUB_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TPUB_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TPUB_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TPUB_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TPUB_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TPUB_PM_CONTROL Register TPUB_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_CONTROL 0x81028
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_CONTROL 0x13F81028u
+
+//! Register Reset Value
+#define TPUB_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TPUB_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TPUB_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TPUB_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TPUB_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TPUB_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TPUB_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TPUB_PM_ERROR_CLEAR_SINGLE Register TPUB_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ERROR_CLEAR_SINGLE 0x81030
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ERROR_CLEAR_SINGLE 0x13F81030u
+
+//! Register Reset Value
+#define TPUB_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TPUB_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TPUB_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TPUB_PM_ERROR_CLEAR_MULTI Register TPUB_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ERROR_CLEAR_MULTI 0x81038
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ERROR_CLEAR_MULTI 0x13F81038u
+
+//! Register Reset Value
+#define TPUB_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TPUB_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TPUB_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TPUB_PM_REQ_INFO_PERMISSION_0 Register TPUB_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_REQ_INFO_PERMISSION_0 0x81048
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_REQ_INFO_PERMISSION_0 0x13F81048u
+
+//! Register Reset Value
+#define TPUB_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_READ_PERMISSION_0 Register TPUB_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_READ_PERMISSION_0 0x81050
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_READ_PERMISSION_0 0x13F81050u
+
+//! Register Reset Value
+#define TPUB_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TPUB_PM_WRITE_PERMISSION_0 Register TPUB_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_WRITE_PERMISSION_0 0x81058
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_WRITE_PERMISSION_0 0x13F81058u
+
+//! Register Reset Value
+#define TPUB_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TPUB_PM_ADDR_MATCH_1 Register TPUB_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ADDR_MATCH_1 0x81060
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ADDR_MATCH_1 0x13F81060u
+
+//! Register Reset Value
+#define TPUB_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPUB_PM_REQ_INFO_PERMISSION_1 Register TPUB_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_REQ_INFO_PERMISSION_1 0x81068
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_REQ_INFO_PERMISSION_1 0x13F81068u
+
+//! Register Reset Value
+#define TPUB_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_READ_PERMISSION_1 Register TPUB_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_READ_PERMISSION_1 0x81070
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_READ_PERMISSION_1 0x13F81070u
+
+//! Register Reset Value
+#define TPUB_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_WRITE_PERMISSION_1 Register TPUB_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_WRITE_PERMISSION_1 0x81078
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_WRITE_PERMISSION_1 0x13F81078u
+
+//! Register Reset Value
+#define TPUB_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_ADDR_MATCH_2 Register TPUB_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ADDR_MATCH_2 0x81080
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ADDR_MATCH_2 0x13F81080u
+
+//! Register Reset Value
+#define TPUB_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPUB_PM_REQ_INFO_PERMISSION_2 Register TPUB_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_REQ_INFO_PERMISSION_2 0x81088
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_REQ_INFO_PERMISSION_2 0x13F81088u
+
+//! Register Reset Value
+#define TPUB_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_READ_PERMISSION_2 Register TPUB_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_READ_PERMISSION_2 0x81090
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_READ_PERMISSION_2 0x13F81090u
+
+//! Register Reset Value
+#define TPUB_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_WRITE_PERMISSION_2 Register TPUB_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_WRITE_PERMISSION_2 0x81098
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_WRITE_PERMISSION_2 0x13F81098u
+
+//! Register Reset Value
+#define TPUB_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_ADDR_MATCH_3 Register TPUB_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ADDR_MATCH_3 0x810A0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ADDR_MATCH_3 0x13F810A0u
+
+//! Register Reset Value
+#define TPUB_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPUB_PM_REQ_INFO_PERMISSION_3 Register TPUB_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_REQ_INFO_PERMISSION_3 0x810A8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_REQ_INFO_PERMISSION_3 0x13F810A8u
+
+//! Register Reset Value
+#define TPUB_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_READ_PERMISSION_3 Register TPUB_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_READ_PERMISSION_3 0x810B0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_READ_PERMISSION_3 0x13F810B0u
+
+//! Register Reset Value
+#define TPUB_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_WRITE_PERMISSION_3 Register TPUB_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_WRITE_PERMISSION_3 0x810B8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_WRITE_PERMISSION_3 0x13F810B8u
+
+//! Register Reset Value
+#define TPUB_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_ADDR_MATCH_4 Register TPUB_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ADDR_MATCH_4 0x810C0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ADDR_MATCH_4 0x13F810C0u
+
+//! Register Reset Value
+#define TPUB_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPUB_PM_REQ_INFO_PERMISSION_4 Register TPUB_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_REQ_INFO_PERMISSION_4 0x810C8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_REQ_INFO_PERMISSION_4 0x13F810C8u
+
+//! Register Reset Value
+#define TPUB_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_READ_PERMISSION_4 Register TPUB_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_READ_PERMISSION_4 0x810D0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_READ_PERMISSION_4 0x13F810D0u
+
+//! Register Reset Value
+#define TPUB_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_WRITE_PERMISSION_4 Register TPUB_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_WRITE_PERMISSION_4 0x810D8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_WRITE_PERMISSION_4 0x13F810D8u
+
+//! Register Reset Value
+#define TPUB_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_ADDR_MATCH_5 Register TPUB_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ADDR_MATCH_5 0x810E0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ADDR_MATCH_5 0x13F810E0u
+
+//! Register Reset Value
+#define TPUB_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPUB_PM_REQ_INFO_PERMISSION_5 Register TPUB_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_REQ_INFO_PERMISSION_5 0x810E8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_REQ_INFO_PERMISSION_5 0x13F810E8u
+
+//! Register Reset Value
+#define TPUB_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_READ_PERMISSION_5 Register TPUB_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_READ_PERMISSION_5 0x810F0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_READ_PERMISSION_5 0x13F810F0u
+
+//! Register Reset Value
+#define TPUB_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_WRITE_PERMISSION_5 Register TPUB_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_WRITE_PERMISSION_5 0x810F8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_WRITE_PERMISSION_5 0x13F810F8u
+
+//! Register Reset Value
+#define TPUB_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_ADDR_MATCH_6 Register TPUB_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ADDR_MATCH_6 0x81100
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ADDR_MATCH_6 0x13F81100u
+
+//! Register Reset Value
+#define TPUB_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPUB_PM_REQ_INFO_PERMISSION_6 Register TPUB_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_REQ_INFO_PERMISSION_6 0x81108
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_REQ_INFO_PERMISSION_6 0x13F81108u
+
+//! Register Reset Value
+#define TPUB_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_READ_PERMISSION_6 Register TPUB_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_READ_PERMISSION_6 0x81110
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_READ_PERMISSION_6 0x13F81110u
+
+//! Register Reset Value
+#define TPUB_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_WRITE_PERMISSION_6 Register TPUB_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_WRITE_PERMISSION_6 0x81118
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_WRITE_PERMISSION_6 0x13F81118u
+
+//! Register Reset Value
+#define TPUB_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_ADDR_MATCH_7 Register TPUB_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ADDR_MATCH_7 0x81120
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ADDR_MATCH_7 0x13F81120u
+
+//! Register Reset Value
+#define TPUB_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPUB_PM_REQ_INFO_PERMISSION_7 Register TPUB_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_REQ_INFO_PERMISSION_7 0x81128
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_REQ_INFO_PERMISSION_7 0x13F81128u
+
+//! Register Reset Value
+#define TPUB_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_READ_PERMISSION_7 Register TPUB_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_READ_PERMISSION_7 0x81130
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_READ_PERMISSION_7 0x13F81130u
+
+//! Register Reset Value
+#define TPUB_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_WRITE_PERMISSION_7 Register TPUB_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_WRITE_PERMISSION_7 0x81138
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_WRITE_PERMISSION_7 0x13F81138u
+
+//! Register Reset Value
+#define TPUB_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_ADDR_MATCH_8 Register TPUB_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ADDR_MATCH_8 0x81140
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ADDR_MATCH_8 0x13F81140u
+
+//! Register Reset Value
+#define TPUB_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPUB_PM_REQ_INFO_PERMISSION_8 Register TPUB_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_REQ_INFO_PERMISSION_8 0x81148
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_REQ_INFO_PERMISSION_8 0x13F81148u
+
+//! Register Reset Value
+#define TPUB_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_READ_PERMISSION_8 Register TPUB_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_READ_PERMISSION_8 0x81150
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_READ_PERMISSION_8 0x13F81150u
+
+//! Register Reset Value
+#define TPUB_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_WRITE_PERMISSION_8 Register TPUB_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_WRITE_PERMISSION_8 0x81158
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_WRITE_PERMISSION_8 0x13F81158u
+
+//! Register Reset Value
+#define TPUB_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_ADDR_MATCH_9 Register TPUB_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ADDR_MATCH_9 0x81160
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ADDR_MATCH_9 0x13F81160u
+
+//! Register Reset Value
+#define TPUB_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPUB_PM_REQ_INFO_PERMISSION_9 Register TPUB_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_REQ_INFO_PERMISSION_9 0x81168
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_REQ_INFO_PERMISSION_9 0x13F81168u
+
+//! Register Reset Value
+#define TPUB_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_READ_PERMISSION_9 Register TPUB_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_READ_PERMISSION_9 0x81170
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_READ_PERMISSION_9 0x13F81170u
+
+//! Register Reset Value
+#define TPUB_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_WRITE_PERMISSION_9 Register TPUB_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_WRITE_PERMISSION_9 0x81178
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_WRITE_PERMISSION_9 0x13F81178u
+
+//! Register Reset Value
+#define TPUB_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_ADDR_MATCH_10 Register TPUB_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ADDR_MATCH_10 0x81180
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ADDR_MATCH_10 0x13F81180u
+
+//! Register Reset Value
+#define TPUB_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPUB_PM_REQ_INFO_PERMISSION_10 Register TPUB_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_REQ_INFO_PERMISSION_10 0x81188
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_REQ_INFO_PERMISSION_10 0x13F81188u
+
+//! Register Reset Value
+#define TPUB_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_READ_PERMISSION_10 Register TPUB_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_READ_PERMISSION_10 0x81190
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_READ_PERMISSION_10 0x13F81190u
+
+//! Register Reset Value
+#define TPUB_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_WRITE_PERMISSION_10 Register TPUB_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_WRITE_PERMISSION_10 0x81198
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_WRITE_PERMISSION_10 0x13F81198u
+
+//! Register Reset Value
+#define TPUB_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_ADDR_MATCH_11 Register TPUB_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ADDR_MATCH_11 0x811A0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ADDR_MATCH_11 0x13F811A0u
+
+//! Register Reset Value
+#define TPUB_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPUB_PM_REQ_INFO_PERMISSION_11 Register TPUB_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_REQ_INFO_PERMISSION_11 0x811A8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_REQ_INFO_PERMISSION_11 0x13F811A8u
+
+//! Register Reset Value
+#define TPUB_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_READ_PERMISSION_11 Register TPUB_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_READ_PERMISSION_11 0x811B0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_READ_PERMISSION_11 0x13F811B0u
+
+//! Register Reset Value
+#define TPUB_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_WRITE_PERMISSION_11 Register TPUB_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_WRITE_PERMISSION_11 0x811B8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_WRITE_PERMISSION_11 0x13F811B8u
+
+//! Register Reset Value
+#define TPUB_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_ADDR_MATCH_12 Register TPUB_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ADDR_MATCH_12 0x811C0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ADDR_MATCH_12 0x13F811C0u
+
+//! Register Reset Value
+#define TPUB_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPUB_PM_REQ_INFO_PERMISSION_12 Register TPUB_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_REQ_INFO_PERMISSION_12 0x811C8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_REQ_INFO_PERMISSION_12 0x13F811C8u
+
+//! Register Reset Value
+#define TPUB_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_READ_PERMISSION_12 Register TPUB_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_READ_PERMISSION_12 0x811D0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_READ_PERMISSION_12 0x13F811D0u
+
+//! Register Reset Value
+#define TPUB_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_WRITE_PERMISSION_12 Register TPUB_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_WRITE_PERMISSION_12 0x811D8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_WRITE_PERMISSION_12 0x13F811D8u
+
+//! Register Reset Value
+#define TPUB_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_ADDR_MATCH_13 Register TPUB_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ADDR_MATCH_13 0x811E0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ADDR_MATCH_13 0x13F811E0u
+
+//! Register Reset Value
+#define TPUB_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPUB_PM_REQ_INFO_PERMISSION_13 Register TPUB_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_REQ_INFO_PERMISSION_13 0x811E8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_REQ_INFO_PERMISSION_13 0x13F811E8u
+
+//! Register Reset Value
+#define TPUB_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_READ_PERMISSION_13 Register TPUB_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_READ_PERMISSION_13 0x811F0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_READ_PERMISSION_13 0x13F811F0u
+
+//! Register Reset Value
+#define TPUB_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_WRITE_PERMISSION_13 Register TPUB_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_WRITE_PERMISSION_13 0x811F8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_WRITE_PERMISSION_13 0x13F811F8u
+
+//! Register Reset Value
+#define TPUB_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_ADDR_MATCH_14 Register TPUB_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ADDR_MATCH_14 0x81200
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ADDR_MATCH_14 0x13F81200u
+
+//! Register Reset Value
+#define TPUB_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPUB_PM_REQ_INFO_PERMISSION_14 Register TPUB_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_REQ_INFO_PERMISSION_14 0x81208
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_REQ_INFO_PERMISSION_14 0x13F81208u
+
+//! Register Reset Value
+#define TPUB_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_READ_PERMISSION_14 Register TPUB_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_READ_PERMISSION_14 0x81210
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_READ_PERMISSION_14 0x13F81210u
+
+//! Register Reset Value
+#define TPUB_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_WRITE_PERMISSION_14 Register TPUB_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_WRITE_PERMISSION_14 0x81218
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_WRITE_PERMISSION_14 0x13F81218u
+
+//! Register Reset Value
+#define TPUB_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_ADDR_MATCH_15 Register TPUB_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_ADDR_MATCH_15 0x81220
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_ADDR_MATCH_15 0x13F81220u
+
+//! Register Reset Value
+#define TPUB_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TPUB_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TPUB_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TPUB_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TPUB_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TPUB_PM_REQ_INFO_PERMISSION_15 Register TPUB_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_REQ_INFO_PERMISSION_15 0x81228
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_REQ_INFO_PERMISSION_15 0x13F81228u
+
+//! Register Reset Value
+#define TPUB_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TPUB_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_READ_PERMISSION_15 Register TPUB_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_READ_PERMISSION_15 0x81230
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_READ_PERMISSION_15 0x13F81230u
+
+//! Register Reset Value
+#define TPUB_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TPUB_PM_WRITE_PERMISSION_15 Register TPUB_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TPUB_PM_WRITE_PERMISSION_15 0x81238
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TPUB_PM_WRITE_PERMISSION_15 0x13F81238u
+
+//! Register Reset Value
+#define TPUB_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TPUB_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_ERROR_LOG Register TLN60_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ERROR_LOG 0x81420
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ERROR_LOG 0x13F81420u
+
+//! Register Reset Value
+#define TLN60_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TLN60_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TLN60_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TLN60_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TLN60_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TLN60_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TLN60_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TLN60_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TLN60_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TLN60_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TLN60_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TLN60_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TLN60_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TLN60_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TLN60_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TLN60_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TLN60_PM_CONTROL Register TLN60_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_CONTROL 0x81428
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_CONTROL 0x13F81428u
+
+//! Register Reset Value
+#define TLN60_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TLN60_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TLN60_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TLN60_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TLN60_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TLN60_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TLN60_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TLN60_PM_ERROR_CLEAR_SINGLE Register TLN60_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ERROR_CLEAR_SINGLE 0x81430
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ERROR_CLEAR_SINGLE 0x13F81430u
+
+//! Register Reset Value
+#define TLN60_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TLN60_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TLN60_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN60_PM_ERROR_CLEAR_MULTI Register TLN60_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ERROR_CLEAR_MULTI 0x81438
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ERROR_CLEAR_MULTI 0x13F81438u
+
+//! Register Reset Value
+#define TLN60_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TLN60_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TLN60_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TLN60_PM_REQ_INFO_PERMISSION_0 Register TLN60_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_REQ_INFO_PERMISSION_0 0x81448
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_REQ_INFO_PERMISSION_0 0x13F81448u
+
+//! Register Reset Value
+#define TLN60_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_READ_PERMISSION_0 Register TLN60_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_READ_PERMISSION_0 0x81450
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_READ_PERMISSION_0 0x13F81450u
+
+//! Register Reset Value
+#define TLN60_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TLN60_PM_WRITE_PERMISSION_0 Register TLN60_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_WRITE_PERMISSION_0 0x81458
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_WRITE_PERMISSION_0 0x13F81458u
+
+//! Register Reset Value
+#define TLN60_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x1Fu
+
+//! @}
+
+//! \defgroup TLN60_PM_ADDR_MATCH_1 Register TLN60_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ADDR_MATCH_1 0x81460
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ADDR_MATCH_1 0x13F81460u
+
+//! Register Reset Value
+#define TLN60_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN60_PM_REQ_INFO_PERMISSION_1 Register TLN60_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_REQ_INFO_PERMISSION_1 0x81468
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_REQ_INFO_PERMISSION_1 0x13F81468u
+
+//! Register Reset Value
+#define TLN60_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_READ_PERMISSION_1 Register TLN60_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_READ_PERMISSION_1 0x81470
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_READ_PERMISSION_1 0x13F81470u
+
+//! Register Reset Value
+#define TLN60_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_WRITE_PERMISSION_1 Register TLN60_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_WRITE_PERMISSION_1 0x81478
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_WRITE_PERMISSION_1 0x13F81478u
+
+//! Register Reset Value
+#define TLN60_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_ADDR_MATCH_2 Register TLN60_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ADDR_MATCH_2 0x81480
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ADDR_MATCH_2 0x13F81480u
+
+//! Register Reset Value
+#define TLN60_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN60_PM_REQ_INFO_PERMISSION_2 Register TLN60_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_REQ_INFO_PERMISSION_2 0x81488
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_REQ_INFO_PERMISSION_2 0x13F81488u
+
+//! Register Reset Value
+#define TLN60_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_READ_PERMISSION_2 Register TLN60_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_READ_PERMISSION_2 0x81490
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_READ_PERMISSION_2 0x13F81490u
+
+//! Register Reset Value
+#define TLN60_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_WRITE_PERMISSION_2 Register TLN60_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_WRITE_PERMISSION_2 0x81498
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_WRITE_PERMISSION_2 0x13F81498u
+
+//! Register Reset Value
+#define TLN60_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_ADDR_MATCH_3 Register TLN60_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ADDR_MATCH_3 0x814A0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ADDR_MATCH_3 0x13F814A0u
+
+//! Register Reset Value
+#define TLN60_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN60_PM_REQ_INFO_PERMISSION_3 Register TLN60_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_REQ_INFO_PERMISSION_3 0x814A8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_REQ_INFO_PERMISSION_3 0x13F814A8u
+
+//! Register Reset Value
+#define TLN60_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_READ_PERMISSION_3 Register TLN60_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_READ_PERMISSION_3 0x814B0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_READ_PERMISSION_3 0x13F814B0u
+
+//! Register Reset Value
+#define TLN60_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_WRITE_PERMISSION_3 Register TLN60_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_WRITE_PERMISSION_3 0x814B8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_WRITE_PERMISSION_3 0x13F814B8u
+
+//! Register Reset Value
+#define TLN60_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_ADDR_MATCH_4 Register TLN60_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ADDR_MATCH_4 0x814C0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ADDR_MATCH_4 0x13F814C0u
+
+//! Register Reset Value
+#define TLN60_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN60_PM_REQ_INFO_PERMISSION_4 Register TLN60_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_REQ_INFO_PERMISSION_4 0x814C8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_REQ_INFO_PERMISSION_4 0x13F814C8u
+
+//! Register Reset Value
+#define TLN60_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_READ_PERMISSION_4 Register TLN60_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_READ_PERMISSION_4 0x814D0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_READ_PERMISSION_4 0x13F814D0u
+
+//! Register Reset Value
+#define TLN60_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_WRITE_PERMISSION_4 Register TLN60_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_WRITE_PERMISSION_4 0x814D8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_WRITE_PERMISSION_4 0x13F814D8u
+
+//! Register Reset Value
+#define TLN60_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_ADDR_MATCH_5 Register TLN60_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ADDR_MATCH_5 0x814E0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ADDR_MATCH_5 0x13F814E0u
+
+//! Register Reset Value
+#define TLN60_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN60_PM_REQ_INFO_PERMISSION_5 Register TLN60_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_REQ_INFO_PERMISSION_5 0x814E8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_REQ_INFO_PERMISSION_5 0x13F814E8u
+
+//! Register Reset Value
+#define TLN60_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_READ_PERMISSION_5 Register TLN60_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_READ_PERMISSION_5 0x814F0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_READ_PERMISSION_5 0x13F814F0u
+
+//! Register Reset Value
+#define TLN60_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_WRITE_PERMISSION_5 Register TLN60_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_WRITE_PERMISSION_5 0x814F8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_WRITE_PERMISSION_5 0x13F814F8u
+
+//! Register Reset Value
+#define TLN60_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_ADDR_MATCH_6 Register TLN60_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ADDR_MATCH_6 0x81500
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ADDR_MATCH_6 0x13F81500u
+
+//! Register Reset Value
+#define TLN60_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN60_PM_REQ_INFO_PERMISSION_6 Register TLN60_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_REQ_INFO_PERMISSION_6 0x81508
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_REQ_INFO_PERMISSION_6 0x13F81508u
+
+//! Register Reset Value
+#define TLN60_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_READ_PERMISSION_6 Register TLN60_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_READ_PERMISSION_6 0x81510
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_READ_PERMISSION_6 0x13F81510u
+
+//! Register Reset Value
+#define TLN60_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_WRITE_PERMISSION_6 Register TLN60_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_WRITE_PERMISSION_6 0x81518
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_WRITE_PERMISSION_6 0x13F81518u
+
+//! Register Reset Value
+#define TLN60_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_ADDR_MATCH_7 Register TLN60_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ADDR_MATCH_7 0x81520
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ADDR_MATCH_7 0x13F81520u
+
+//! Register Reset Value
+#define TLN60_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN60_PM_REQ_INFO_PERMISSION_7 Register TLN60_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_REQ_INFO_PERMISSION_7 0x81528
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_REQ_INFO_PERMISSION_7 0x13F81528u
+
+//! Register Reset Value
+#define TLN60_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_READ_PERMISSION_7 Register TLN60_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_READ_PERMISSION_7 0x81530
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_READ_PERMISSION_7 0x13F81530u
+
+//! Register Reset Value
+#define TLN60_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_WRITE_PERMISSION_7 Register TLN60_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_WRITE_PERMISSION_7 0x81538
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_WRITE_PERMISSION_7 0x13F81538u
+
+//! Register Reset Value
+#define TLN60_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_ADDR_MATCH_8 Register TLN60_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ADDR_MATCH_8 0x81540
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ADDR_MATCH_8 0x13F81540u
+
+//! Register Reset Value
+#define TLN60_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN60_PM_REQ_INFO_PERMISSION_8 Register TLN60_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_REQ_INFO_PERMISSION_8 0x81548
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_REQ_INFO_PERMISSION_8 0x13F81548u
+
+//! Register Reset Value
+#define TLN60_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_READ_PERMISSION_8 Register TLN60_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_READ_PERMISSION_8 0x81550
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_READ_PERMISSION_8 0x13F81550u
+
+//! Register Reset Value
+#define TLN60_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_WRITE_PERMISSION_8 Register TLN60_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_WRITE_PERMISSION_8 0x81558
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_WRITE_PERMISSION_8 0x13F81558u
+
+//! Register Reset Value
+#define TLN60_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_ADDR_MATCH_9 Register TLN60_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ADDR_MATCH_9 0x81560
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ADDR_MATCH_9 0x13F81560u
+
+//! Register Reset Value
+#define TLN60_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN60_PM_REQ_INFO_PERMISSION_9 Register TLN60_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_REQ_INFO_PERMISSION_9 0x81568
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_REQ_INFO_PERMISSION_9 0x13F81568u
+
+//! Register Reset Value
+#define TLN60_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_READ_PERMISSION_9 Register TLN60_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_READ_PERMISSION_9 0x81570
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_READ_PERMISSION_9 0x13F81570u
+
+//! Register Reset Value
+#define TLN60_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_WRITE_PERMISSION_9 Register TLN60_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_WRITE_PERMISSION_9 0x81578
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_WRITE_PERMISSION_9 0x13F81578u
+
+//! Register Reset Value
+#define TLN60_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_ADDR_MATCH_10 Register TLN60_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ADDR_MATCH_10 0x81580
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ADDR_MATCH_10 0x13F81580u
+
+//! Register Reset Value
+#define TLN60_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN60_PM_REQ_INFO_PERMISSION_10 Register TLN60_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_REQ_INFO_PERMISSION_10 0x81588
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_REQ_INFO_PERMISSION_10 0x13F81588u
+
+//! Register Reset Value
+#define TLN60_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_READ_PERMISSION_10 Register TLN60_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_READ_PERMISSION_10 0x81590
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_READ_PERMISSION_10 0x13F81590u
+
+//! Register Reset Value
+#define TLN60_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_WRITE_PERMISSION_10 Register TLN60_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_WRITE_PERMISSION_10 0x81598
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_WRITE_PERMISSION_10 0x13F81598u
+
+//! Register Reset Value
+#define TLN60_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_ADDR_MATCH_11 Register TLN60_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ADDR_MATCH_11 0x815A0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ADDR_MATCH_11 0x13F815A0u
+
+//! Register Reset Value
+#define TLN60_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN60_PM_REQ_INFO_PERMISSION_11 Register TLN60_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_REQ_INFO_PERMISSION_11 0x815A8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_REQ_INFO_PERMISSION_11 0x13F815A8u
+
+//! Register Reset Value
+#define TLN60_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_READ_PERMISSION_11 Register TLN60_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_READ_PERMISSION_11 0x815B0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_READ_PERMISSION_11 0x13F815B0u
+
+//! Register Reset Value
+#define TLN60_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_WRITE_PERMISSION_11 Register TLN60_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_WRITE_PERMISSION_11 0x815B8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_WRITE_PERMISSION_11 0x13F815B8u
+
+//! Register Reset Value
+#define TLN60_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_ADDR_MATCH_12 Register TLN60_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ADDR_MATCH_12 0x815C0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ADDR_MATCH_12 0x13F815C0u
+
+//! Register Reset Value
+#define TLN60_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN60_PM_REQ_INFO_PERMISSION_12 Register TLN60_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_REQ_INFO_PERMISSION_12 0x815C8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_REQ_INFO_PERMISSION_12 0x13F815C8u
+
+//! Register Reset Value
+#define TLN60_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_READ_PERMISSION_12 Register TLN60_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_READ_PERMISSION_12 0x815D0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_READ_PERMISSION_12 0x13F815D0u
+
+//! Register Reset Value
+#define TLN60_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_WRITE_PERMISSION_12 Register TLN60_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_WRITE_PERMISSION_12 0x815D8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_WRITE_PERMISSION_12 0x13F815D8u
+
+//! Register Reset Value
+#define TLN60_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_ADDR_MATCH_13 Register TLN60_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ADDR_MATCH_13 0x815E0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ADDR_MATCH_13 0x13F815E0u
+
+//! Register Reset Value
+#define TLN60_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN60_PM_REQ_INFO_PERMISSION_13 Register TLN60_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_REQ_INFO_PERMISSION_13 0x815E8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_REQ_INFO_PERMISSION_13 0x13F815E8u
+
+//! Register Reset Value
+#define TLN60_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_READ_PERMISSION_13 Register TLN60_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_READ_PERMISSION_13 0x815F0
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_READ_PERMISSION_13 0x13F815F0u
+
+//! Register Reset Value
+#define TLN60_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_WRITE_PERMISSION_13 Register TLN60_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_WRITE_PERMISSION_13 0x815F8
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_WRITE_PERMISSION_13 0x13F815F8u
+
+//! Register Reset Value
+#define TLN60_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_ADDR_MATCH_14 Register TLN60_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ADDR_MATCH_14 0x81600
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ADDR_MATCH_14 0x13F81600u
+
+//! Register Reset Value
+#define TLN60_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN60_PM_REQ_INFO_PERMISSION_14 Register TLN60_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_REQ_INFO_PERMISSION_14 0x81608
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_REQ_INFO_PERMISSION_14 0x13F81608u
+
+//! Register Reset Value
+#define TLN60_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_READ_PERMISSION_14 Register TLN60_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_READ_PERMISSION_14 0x81610
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_READ_PERMISSION_14 0x13F81610u
+
+//! Register Reset Value
+#define TLN60_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_WRITE_PERMISSION_14 Register TLN60_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_WRITE_PERMISSION_14 0x81618
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_WRITE_PERMISSION_14 0x13F81618u
+
+//! Register Reset Value
+#define TLN60_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_ADDR_MATCH_15 Register TLN60_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_ADDR_MATCH_15 0x81620
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_ADDR_MATCH_15 0x13F81620u
+
+//! Register Reset Value
+#define TLN60_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TLN60_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TLN60_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TLN60_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TLN60_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TLN60_PM_REQ_INFO_PERMISSION_15 Register TLN60_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_REQ_INFO_PERMISSION_15 0x81628
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_REQ_INFO_PERMISSION_15 0x13F81628u
+
+//! Register Reset Value
+#define TLN60_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TLN60_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_READ_PERMISSION_15 Register TLN60_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_READ_PERMISSION_15 0x81630
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_READ_PERMISSION_15 0x13F81630u
+
+//! Register Reset Value
+#define TLN60_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TLN60_PM_WRITE_PERMISSION_15 Register TLN60_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TLN60_PM_WRITE_PERMISSION_15 0x81638
+//! Register Offset (absolute) for 1st Instance SSX6_SSX
+#define SSX6_SSX_TLN60_PM_WRITE_PERMISSION_15 0x13F81638u
+
+//! Register Reset Value
+#define TLN60_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TLN60_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! @}
+
+#endif
diff --git a/arch/mips/include/asm/mach-lantiq/grx500/ssx7_ssx.h b/arch/mips/include/asm/mach-lantiq/grx500/ssx7_ssx.h
new file mode 100644
--- /dev/null
+++ b/arch/mips/include/asm/mach-lantiq/grx500/ssx7_ssx.h
@@ -0,0 +1,9458 @@
+//-----------------------------------------------------------------------------
+// LSD Generator
+//-----------------------------------------------------------------------------
+// Perl Package        : LSD::generator::targetC (v1.1)
+// LSD Source          : D:/Users/shij/Perforce/l1033.grx500.win.v_shij.priv.dfv.grx500.dfv/ipg_lsd/lsd_sys/source/xml/reg_files/ssx7_ssx.xml
+// Register File Name  : SSX7_SSX
+// Register File Title : SSX7_ssx
+// Register Width      : 64
+// Note                : Doxygen compliant comments
+//-----------------------------------------------------------------------------
+
+#ifndef _SSX7_SSX_H
+#define _SSX7_SSX_H
+
+//! \defgroup SSX7_SSX Register File SSX7_SSX - SSX7_ssx
+//! @{
+
+//! Base Address of SSX7_SSX
+#define SSX7_SSX_MODULE_BASE 0xA3000000u
+
+//! \defgroup TREG7_RT_COMPONENT Register TREG7_RT_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_RT_COMPONENT 0x0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_RT_COMPONENT 0xA3000000u
+
+//! Register Reset Value
+#define TREG7_RT_COMPONENT_RST 0x0000000062003532u
+
+//! Field REV - rev
+#define TREG7_RT_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TREG7_RT_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TREG7_RT_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TREG7_RT_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TREG7_RT_NETWORK Register TREG7_RT_NETWORK - network
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_RT_NETWORK 0x10
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_RT_NETWORK 0xA3000010u
+
+//! Register Reset Value
+#define TREG7_RT_NETWORK_RST 0x0000000000000000u
+
+//! Field REV - rev
+#define TREG7_RT_NETWORK_REV_POS 32
+//! Field REV - rev
+#define TREG7_RT_NETWORK_REV_MASK 0xFFFF00000000u
+
+//! Field ID - id
+#define TREG7_RT_NETWORK_ID_POS 48
+//! Field ID - id
+#define TREG7_RT_NETWORK_ID_MASK 0xFFFF000000000000u
+
+//! @}
+
+//! \defgroup TREG7_RT_INITID_READBACK Register TREG7_RT_INITID_READBACK - initid_readback
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_RT_INITID_READBACK 0x70
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_RT_INITID_READBACK 0xA3000070u
+
+//! Register Reset Value
+#define TREG7_RT_INITID_READBACK_RST 0x0000000000000000u
+
+//! Field INITID - initid
+#define TREG7_RT_INITID_READBACK_INITID_POS 0
+//! Field INITID - initid
+#define TREG7_RT_INITID_READBACK_INITID_MASK 0xFFu
+
+//! @}
+
+//! \defgroup TREG7_RT_NETWORK_CONTROL Register TREG7_RT_NETWORK_CONTROL - network_control
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_RT_NETWORK_CONTROL 0x78
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_RT_NETWORK_CONTROL 0xA3000078u
+
+//! Register Reset Value
+#define TREG7_RT_NETWORK_CONTROL_RST 0x0000000000000000u
+
+//! Field TIMEOUT_BASE - timeout_base
+#define TREG7_RT_NETWORK_CONTROL_TIMEOUT_BASE_POS 8
+//! Field TIMEOUT_BASE - timeout_base
+#define TREG7_RT_NETWORK_CONTROL_TIMEOUT_BASE_MASK 0x700u
+
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG7_RT_NETWORK_CONTROL_CLOCK_GATE_DISABLE_POS 56
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG7_RT_NETWORK_CONTROL_CLOCK_GATE_DISABLE_MASK 0x100000000000000u
+
+//! @}
+
+//! \defgroup TREG7_SI_CONTROL Register TREG7_SI_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_SI_CONTROL 0x420
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_SI_CONTROL 0xA3000420u
+
+//! Register Reset Value
+#define TREG7_SI_CONTROL_RST 0x0000000000000000u
+
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG7_SI_CONTROL_CLOCK_GATE_DISABLE_POS 56
+//! Field CLOCK_GATE_DISABLE - clock_gate_disable
+#define TREG7_SI_CONTROL_CLOCK_GATE_DISABLE_MASK 0x100000000000000u
+
+//! @}
+
+//! \defgroup TREG7_SI_FLAG_STATUS_0 Register TREG7_SI_FLAG_STATUS_0 - flag_status_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_SI_FLAG_STATUS_0 0x510
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_SI_FLAG_STATUS_0 0xA3000510u
+
+//! Register Reset Value
+#define TREG7_SI_FLAG_STATUS_0_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG7_SI_FLAG_STATUS_0_STATUS_POS 0
+//! Field STATUS - status
+#define TREG7_SI_FLAG_STATUS_0_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_SI_FLAG_STATUS_1 Register TREG7_SI_FLAG_STATUS_1 - flag_status_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_SI_FLAG_STATUS_1 0x530
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_SI_FLAG_STATUS_1 0xA3000530u
+
+//! Register Reset Value
+#define TREG7_SI_FLAG_STATUS_1_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG7_SI_FLAG_STATUS_1_STATUS_POS 0
+//! Field STATUS - status
+#define TREG7_SI_FLAG_STATUS_1_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_SI_FLAG_STATUS_2 Register TREG7_SI_FLAG_STATUS_2 - flag_status_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_SI_FLAG_STATUS_2 0x550
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_SI_FLAG_STATUS_2 0xA3000550u
+
+//! Register Reset Value
+#define TREG7_SI_FLAG_STATUS_2_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG7_SI_FLAG_STATUS_2_STATUS_POS 0
+//! Field STATUS - status
+#define TREG7_SI_FLAG_STATUS_2_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_SI_FLAG_STATUS_3 Register TREG7_SI_FLAG_STATUS_3 - flag_status_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_SI_FLAG_STATUS_3 0x570
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_SI_FLAG_STATUS_3 0xA3000570u
+
+//! Register Reset Value
+#define TREG7_SI_FLAG_STATUS_3_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG7_SI_FLAG_STATUS_3_STATUS_POS 0
+//! Field STATUS - status
+#define TREG7_SI_FLAG_STATUS_3_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_SI_FLAG_STATUS_4 Register TREG7_SI_FLAG_STATUS_4 - flag_status_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_SI_FLAG_STATUS_4 0x590
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_SI_FLAG_STATUS_4 0xA3000590u
+
+//! Register Reset Value
+#define TREG7_SI_FLAG_STATUS_4_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG7_SI_FLAG_STATUS_4_STATUS_POS 0
+//! Field STATUS - status
+#define TREG7_SI_FLAG_STATUS_4_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_SI_FLAG_STATUS_5 Register TREG7_SI_FLAG_STATUS_5 - flag_status_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_SI_FLAG_STATUS_5 0x5B0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_SI_FLAG_STATUS_5 0xA30005B0u
+
+//! Register Reset Value
+#define TREG7_SI_FLAG_STATUS_5_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG7_SI_FLAG_STATUS_5_STATUS_POS 0
+//! Field STATUS - status
+#define TREG7_SI_FLAG_STATUS_5_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_SI_FLAG_STATUS_6 Register TREG7_SI_FLAG_STATUS_6 - flag_status_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_SI_FLAG_STATUS_6 0x5D0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_SI_FLAG_STATUS_6 0xA30005D0u
+
+//! Register Reset Value
+#define TREG7_SI_FLAG_STATUS_6_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG7_SI_FLAG_STATUS_6_STATUS_POS 0
+//! Field STATUS - status
+#define TREG7_SI_FLAG_STATUS_6_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_SI_FLAG_STATUS_7 Register TREG7_SI_FLAG_STATUS_7 - flag_status_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_SI_FLAG_STATUS_7 0x5F0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_SI_FLAG_STATUS_7 0xA30005F0u
+
+//! Register Reset Value
+#define TREG7_SI_FLAG_STATUS_7_RST 0x0000000000000000u
+
+//! Field STATUS - status
+#define TREG7_SI_FLAG_STATUS_7_STATUS_POS 0
+//! Field STATUS - status
+#define TREG7_SI_FLAG_STATUS_7_STATUS_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_TA_COMPONENT Register TMPE_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_TA_COMPONENT 0x800
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_TA_COMPONENT 0xA3000800u
+
+//! Register Reset Value
+#define TMPE_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TMPE_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TMPE_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TMPE_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TMPE_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TMPE_TA_CORE Register TMPE_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_TA_CORE 0x818
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_TA_CORE 0xA3000818u
+
+//! Register Reset Value
+#define TMPE_TA_CORE_RST 0x000050C500740001u
+
+//! Field REV_CODE - rev_code
+#define TMPE_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TMPE_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TMPE_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TMPE_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TMPE_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TMPE_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TMPE_TA_AGENT_CONTROL Register TMPE_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_TA_AGENT_CONTROL 0x820
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_TA_AGENT_CONTROL 0xA3000820u
+
+//! Register Reset Value
+#define TMPE_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TMPE_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TMPE_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TMPE_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TMPE_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TMPE_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TMPE_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TMPE_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TMPE_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TMPE_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TMPE_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TMPE_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TMPE_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TMPE_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TMPE_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TMPE_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TMPE_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TMPE_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TMPE_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TMPE_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TMPE_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TMPE_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TMPE_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TMPE_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TMPE_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TMPE_TA_AGENT_STATUS Register TMPE_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_TA_AGENT_STATUS 0x828
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_TA_AGENT_STATUS 0xA3000828u
+
+//! Register Reset Value
+#define TMPE_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TMPE_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TMPE_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TMPE_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TMPE_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TMPE_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TMPE_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TMPE_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TMPE_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TMPE_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TMPE_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TMPE_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TMPE_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TMPE_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TMPE_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TMPE_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TMPE_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TMPE_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TMPE_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TMPE_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TMPE_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TMPE_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TMPE_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TMPE_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TMPE_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TMPE_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TMPE_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TMPE_TA_ERROR_LOG Register TMPE_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_TA_ERROR_LOG 0x858
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_TA_ERROR_LOG 0xA3000858u
+
+//! Register Reset Value
+#define TMPE_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TMPE_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TMPE_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TMPE_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TMPE_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TMPE_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TMPE_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TMPE_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TMPE_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TMPE_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TMPE_TA_ERROR_LOG_ADDR Register TMPE_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_TA_ERROR_LOG_ADDR 0x860
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_TA_ERROR_LOG_ADDR 0xA3000860u
+
+//! Register Reset Value
+#define TMPE_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TMPE_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TMPE_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_TA_BANDWIDTH_0 Register TMPE_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_TA_BANDWIDTH_0 0x900
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_TA_BANDWIDTH_0 0xA3000900u
+
+//! Register Reset Value
+#define TMPE_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TMPE_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TMPE_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TMPE_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TMPE_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TMPE_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TMPE_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TMPE_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TMPE_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TMPE_TA_BANDWIDTH_1 Register TMPE_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_TA_BANDWIDTH_1 0x908
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_TA_BANDWIDTH_1 0xA3000908u
+
+//! Register Reset Value
+#define TMPE_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TMPE_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TMPE_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TMPE_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TMPE_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TMPE_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TMPE_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TMPE_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TMPE_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TMPE_TA_BANDWIDTH_2 Register TMPE_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_TA_BANDWIDTH_2 0x910
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_TA_BANDWIDTH_2 0xA3000910u
+
+//! Register Reset Value
+#define TMPE_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TMPE_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TMPE_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TMPE_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TMPE_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TMPE_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TMPE_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TMPE_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TMPE_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TMPE_TA_BANDWIDTH_3 Register TMPE_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_TA_BANDWIDTH_3 0x918
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_TA_BANDWIDTH_3 0xA3000918u
+
+//! Register Reset Value
+#define TMPE_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TMPE_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TMPE_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TMPE_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TMPE_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TMPE_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TMPE_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TMPE_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TMPE_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TMPE_TA_ALLOC_LIMIT_0 Register TMPE_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_TA_ALLOC_LIMIT_0 0xA00
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_TA_ALLOC_LIMIT_0 0xA3000A00u
+
+//! Register Reset Value
+#define TMPE_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TMPE_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TMPE_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TMPE_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TMPE_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TMPE_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TMPE_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TMPE_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TMPE_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TMPE_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TMPE_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TMPE_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TMPE_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TMPE_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TMPE_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TMPE_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TMPE_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TMPE_TA_ALLOC_LIMIT_1 Register TMPE_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_TA_ALLOC_LIMIT_1 0xA08
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_TA_ALLOC_LIMIT_1 0xA3000A08u
+
+//! Register Reset Value
+#define TMPE_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TMPE_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TMPE_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TMPE_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TMPE_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TMPE_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TMPE_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TMPE_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TMPE_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TMPE_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TMPE_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TMPE_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TMPE_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TMPE_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TMPE_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TMPE_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TMPE_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TMPE_TA_ALLOC_LIMIT_2 Register TMPE_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_TA_ALLOC_LIMIT_2 0xA10
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_TA_ALLOC_LIMIT_2 0xA3000A10u
+
+//! Register Reset Value
+#define TMPE_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TMPE_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TMPE_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TMPE_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TMPE_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TMPE_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TMPE_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TMPE_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TMPE_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TMPE_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TMPE_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TMPE_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TMPE_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TMPE_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TMPE_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TMPE_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TMPE_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TMPE_TA_ALLOC_LIMIT_3 Register TMPE_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_TA_ALLOC_LIMIT_3 0xA18
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_TA_ALLOC_LIMIT_3 0xA3000A18u
+
+//! Register Reset Value
+#define TMPE_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TMPE_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TMPE_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TMPE_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TMPE_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TMPE_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TMPE_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TMPE_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TMPE_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TMPE_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TMPE_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TMPE_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TMPE_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TMPE_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TMPE_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TMPE_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TMPE_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TMI2_TA_COMPONENT Register TMI2_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_TA_COMPONENT 0xC00
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_TA_COMPONENT 0xA3000C00u
+
+//! Register Reset Value
+#define TMI2_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TMI2_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TMI2_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TMI2_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TMI2_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TMI2_TA_CORE Register TMI2_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_TA_CORE 0xC18
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_TA_CORE 0xA3000C18u
+
+//! Register Reset Value
+#define TMI2_TA_CORE_RST 0x000050C500720001u
+
+//! Field REV_CODE - rev_code
+#define TMI2_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TMI2_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TMI2_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TMI2_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TMI2_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TMI2_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TMI2_TA_AGENT_CONTROL Register TMI2_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_TA_AGENT_CONTROL 0xC20
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_TA_AGENT_CONTROL 0xA3000C20u
+
+//! Register Reset Value
+#define TMI2_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TMI2_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TMI2_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TMI2_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TMI2_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TMI2_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TMI2_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TMI2_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TMI2_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TMI2_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TMI2_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TMI2_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TMI2_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TMI2_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TMI2_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TMI2_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TMI2_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TMI2_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TMI2_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TMI2_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TMI2_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TMI2_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TMI2_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TMI2_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TMI2_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TMI2_TA_AGENT_STATUS Register TMI2_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_TA_AGENT_STATUS 0xC28
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_TA_AGENT_STATUS 0xA3000C28u
+
+//! Register Reset Value
+#define TMI2_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TMI2_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TMI2_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TMI2_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TMI2_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TMI2_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TMI2_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TMI2_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TMI2_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TMI2_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TMI2_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TMI2_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TMI2_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TMI2_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TMI2_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TMI2_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TMI2_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TMI2_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TMI2_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TMI2_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TMI2_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TMI2_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TMI2_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TMI2_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TMI2_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TMI2_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TMI2_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TMI2_TA_ERROR_LOG Register TMI2_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_TA_ERROR_LOG 0xC58
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_TA_ERROR_LOG 0xA3000C58u
+
+//! Register Reset Value
+#define TMI2_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TMI2_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TMI2_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TMI2_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TMI2_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TMI2_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TMI2_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TMI2_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TMI2_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TMI2_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TMI2_TA_ERROR_LOG_ADDR Register TMI2_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_TA_ERROR_LOG_ADDR 0xC60
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_TA_ERROR_LOG_ADDR 0xA3000C60u
+
+//! Register Reset Value
+#define TMI2_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TMI2_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TMI2_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_TA_BANDWIDTH_0 Register TMI2_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_TA_BANDWIDTH_0 0xD00
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_TA_BANDWIDTH_0 0xA3000D00u
+
+//! Register Reset Value
+#define TMI2_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TMI2_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TMI2_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TMI2_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TMI2_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TMI2_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TMI2_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TMI2_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TMI2_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TMI2_TA_BANDWIDTH_1 Register TMI2_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_TA_BANDWIDTH_1 0xD08
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_TA_BANDWIDTH_1 0xA3000D08u
+
+//! Register Reset Value
+#define TMI2_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TMI2_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TMI2_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TMI2_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TMI2_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TMI2_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TMI2_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TMI2_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TMI2_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TMI2_TA_BANDWIDTH_2 Register TMI2_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_TA_BANDWIDTH_2 0xD10
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_TA_BANDWIDTH_2 0xA3000D10u
+
+//! Register Reset Value
+#define TMI2_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TMI2_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TMI2_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TMI2_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TMI2_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TMI2_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TMI2_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TMI2_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TMI2_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TMI2_TA_BANDWIDTH_3 Register TMI2_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_TA_BANDWIDTH_3 0xD18
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_TA_BANDWIDTH_3 0xA3000D18u
+
+//! Register Reset Value
+#define TMI2_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TMI2_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TMI2_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TMI2_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TMI2_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TMI2_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TMI2_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TMI2_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TMI2_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TMI2_TA_ALLOC_LIMIT_0 Register TMI2_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_TA_ALLOC_LIMIT_0 0xE00
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_TA_ALLOC_LIMIT_0 0xA3000E00u
+
+//! Register Reset Value
+#define TMI2_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TMI2_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TMI2_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TMI2_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TMI2_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TMI2_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TMI2_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TMI2_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TMI2_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TMI2_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TMI2_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TMI2_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TMI2_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TMI2_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TMI2_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TMI2_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TMI2_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TMI2_TA_ALLOC_LIMIT_1 Register TMI2_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_TA_ALLOC_LIMIT_1 0xE08
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_TA_ALLOC_LIMIT_1 0xA3000E08u
+
+//! Register Reset Value
+#define TMI2_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TMI2_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TMI2_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TMI2_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TMI2_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TMI2_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TMI2_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TMI2_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TMI2_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TMI2_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TMI2_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TMI2_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TMI2_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TMI2_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TMI2_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TMI2_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TMI2_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TMI2_TA_ALLOC_LIMIT_2 Register TMI2_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_TA_ALLOC_LIMIT_2 0xE10
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_TA_ALLOC_LIMIT_2 0xA3000E10u
+
+//! Register Reset Value
+#define TMI2_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TMI2_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TMI2_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TMI2_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TMI2_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TMI2_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TMI2_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TMI2_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TMI2_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TMI2_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TMI2_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TMI2_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TMI2_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TMI2_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TMI2_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TMI2_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TMI2_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TMI2_TA_ALLOC_LIMIT_3 Register TMI2_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_TA_ALLOC_LIMIT_3 0xE18
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_TA_ALLOC_LIMIT_3 0xA3000E18u
+
+//! Register Reset Value
+#define TMI2_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TMI2_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TMI2_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TMI2_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TMI2_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TMI2_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TMI2_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TMI2_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TMI2_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TMI2_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TMI2_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TMI2_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TMI2_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TMI2_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TMI2_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TMI2_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TMI2_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TTOE_TA_COMPONENT Register TTOE_TA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_TA_COMPONENT 0x1000
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_TA_COMPONENT 0xA3001000u
+
+//! Register Reset Value
+#define TTOE_TA_COMPONENT_RST 0x0000000060203532u
+
+//! Field REV - rev
+#define TTOE_TA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define TTOE_TA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define TTOE_TA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define TTOE_TA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup TTOE_TA_CORE Register TTOE_TA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_TA_CORE 0x1018
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_TA_CORE 0xA3001018u
+
+//! Register Reset Value
+#define TTOE_TA_CORE_RST 0x000050C500730001u
+
+//! Field REV_CODE - rev_code
+#define TTOE_TA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define TTOE_TA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define TTOE_TA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define TTOE_TA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define TTOE_TA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define TTOE_TA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup TTOE_TA_AGENT_CONTROL Register TTOE_TA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_TA_AGENT_CONTROL 0x1020
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_TA_AGENT_CONTROL 0xA3001020u
+
+//! Register Reset Value
+#define TTOE_TA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TTOE_TA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TTOE_TA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define TTOE_TA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define TTOE_TA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TTOE_TA_AGENT_CONTROL_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TTOE_TA_AGENT_CONTROL_REQ_TIMEOUT_MASK 0x700u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TTOE_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_POS 16
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TTOE_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_MASK 0x70000u
+
+//! Field SERROR_REP - serror_rep
+#define TTOE_TA_AGENT_CONTROL_SERROR_REP_POS 24
+//! Field SERROR_REP - serror_rep
+#define TTOE_TA_AGENT_CONTROL_SERROR_REP_MASK 0x1000000u
+
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TTOE_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_POS 25
+//! Field REQ_TIMEOUT_REP - req_timeout_rep
+#define TTOE_TA_AGENT_CONTROL_REQ_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TTOE_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_POS 26
+//! Field FUNCTIONAL_RESET_TIMEOUT_REP - functional_reset_timeout_rep
+#define TTOE_TA_AGENT_CONTROL_FUNCTIONAL_RESET_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TTOE_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_POS 27
+//! Field AUTO_WAKEUP_RESP_CODE - auto_wakeup_resp_code
+#define TTOE_TA_AGENT_CONTROL_AUTO_WAKEUP_RESP_CODE_MASK 0x8000000u
+
+//! Field RFU0 - rfu0
+#define TTOE_TA_AGENT_CONTROL_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TTOE_TA_AGENT_CONTROL_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TTOE_TA_AGENT_CONTROL_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TTOE_TA_AGENT_CONTROL_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TTOE_TA_AGENT_CONTROL_RFU2_POS 30
+//! Field RFU2 - rfu2
+#define TTOE_TA_AGENT_CONTROL_RFU2_MASK 0x40000000u
+
+//! Field RFU3 - rfu3
+#define TTOE_TA_AGENT_CONTROL_RFU3_POS 31
+//! Field RFU3 - rfu3
+#define TTOE_TA_AGENT_CONTROL_RFU3_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TTOE_TA_AGENT_STATUS Register TTOE_TA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_TA_AGENT_STATUS 0x1028
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_TA_AGENT_STATUS 0xA3001028u
+
+//! Register Reset Value
+#define TTOE_TA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define TTOE_TA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define TTOE_TA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TTOE_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_POS 3
+//! Field FUNCTIONAL_RESET_TIMEOUT - functional_reset_timeout
+#define TTOE_TA_AGENT_STATUS_FUNCTIONAL_RESET_TIMEOUT_MASK 0x8u
+
+//! Field REQ_WAITING - req_waiting
+#define TTOE_TA_AGENT_STATUS_REQ_WAITING_POS 4
+//! Field REQ_WAITING - req_waiting
+#define TTOE_TA_AGENT_STATUS_REQ_WAITING_MASK 0x10u
+
+//! Field RESP_ACTIVE - resp_active
+#define TTOE_TA_AGENT_STATUS_RESP_ACTIVE_POS 5
+//! Field RESP_ACTIVE - resp_active
+#define TTOE_TA_AGENT_STATUS_RESP_ACTIVE_MASK 0x20u
+
+//! Field BURST - burst
+#define TTOE_TA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define TTOE_TA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define TTOE_TA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define TTOE_TA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field REQ_TIMEOUT - req_timeout
+#define TTOE_TA_AGENT_STATUS_REQ_TIMEOUT_POS 8
+//! Field REQ_TIMEOUT - req_timeout
+#define TTOE_TA_AGENT_STATUS_REQ_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define TTOE_TA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define TTOE_TA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_CLOSE - burst_close
+#define TTOE_TA_AGENT_STATUS_BURST_CLOSE_POS 16
+//! Field BURST_CLOSE - burst_close
+#define TTOE_TA_AGENT_STATUS_BURST_CLOSE_MASK 0x10000u
+
+//! Field SERROR - serror
+#define TTOE_TA_AGENT_STATUS_SERROR_POS 24
+//! Field SERROR - serror
+#define TTOE_TA_AGENT_STATUS_SERROR_MASK 0x1000000u
+
+//! Field RFU0 - rfu0
+#define TTOE_TA_AGENT_STATUS_RFU0_POS 28
+//! Field RFU0 - rfu0
+#define TTOE_TA_AGENT_STATUS_RFU0_MASK 0x10000000u
+
+//! Field RFU1 - rfu1
+#define TTOE_TA_AGENT_STATUS_RFU1_POS 29
+//! Field RFU1 - rfu1
+#define TTOE_TA_AGENT_STATUS_RFU1_MASK 0x20000000u
+
+//! Field RFU2 - rfu2
+#define TTOE_TA_AGENT_STATUS_RFU2_POS 31
+//! Field RFU2 - rfu2
+#define TTOE_TA_AGENT_STATUS_RFU2_MASK 0x80000000u
+
+//! @}
+
+//! \defgroup TTOE_TA_ERROR_LOG Register TTOE_TA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_TA_ERROR_LOG 0x1058
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_TA_ERROR_LOG 0xA3001058u
+
+//! Register Reset Value
+#define TTOE_TA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TTOE_TA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TTOE_TA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define TTOE_TA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TTOE_TA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field CODE - code
+#define TTOE_TA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TTOE_TA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field MULTI - multi
+#define TTOE_TA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TTOE_TA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_TA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define TTOE_TA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup TTOE_TA_ERROR_LOG_ADDR Register TTOE_TA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_TA_ERROR_LOG_ADDR 0x1060
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_TA_ERROR_LOG_ADDR 0xA3001060u
+
+//! Register Reset Value
+#define TTOE_TA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define TTOE_TA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define TTOE_TA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_TA_BANDWIDTH_0 Register TTOE_TA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_TA_BANDWIDTH_0 0x1100
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_TA_BANDWIDTH_0 0xA3001100u
+
+//! Register Reset Value
+#define TTOE_TA_BANDWIDTH_0_RST 0x0000000000000000u
+
+//! Field FRACTION_0 - fraction_0
+#define TTOE_TA_BANDWIDTH_0_FRACTION_0_POS 8
+//! Field FRACTION_0 - fraction_0
+#define TTOE_TA_BANDWIDTH_0_FRACTION_0_MASK 0xFF00u
+
+//! Field FRACTION_1 - fraction_1
+#define TTOE_TA_BANDWIDTH_0_FRACTION_1_POS 24
+//! Field FRACTION_1 - fraction_1
+#define TTOE_TA_BANDWIDTH_0_FRACTION_1_MASK 0xFF000000u
+
+//! Field FRACTION_2 - fraction_2
+#define TTOE_TA_BANDWIDTH_0_FRACTION_2_POS 40
+//! Field FRACTION_2 - fraction_2
+#define TTOE_TA_BANDWIDTH_0_FRACTION_2_MASK 0xFF0000000000u
+
+//! Field FRACTION_3 - fraction_3
+#define TTOE_TA_BANDWIDTH_0_FRACTION_3_POS 56
+//! Field FRACTION_3 - fraction_3
+#define TTOE_TA_BANDWIDTH_0_FRACTION_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TTOE_TA_BANDWIDTH_1 Register TTOE_TA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_TA_BANDWIDTH_1 0x1108
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_TA_BANDWIDTH_1 0xA3001108u
+
+//! Register Reset Value
+#define TTOE_TA_BANDWIDTH_1_RST 0x0000000000000000u
+
+//! Field FRACTION_4 - fraction_4
+#define TTOE_TA_BANDWIDTH_1_FRACTION_4_POS 8
+//! Field FRACTION_4 - fraction_4
+#define TTOE_TA_BANDWIDTH_1_FRACTION_4_MASK 0xFF00u
+
+//! Field FRACTION_5 - fraction_5
+#define TTOE_TA_BANDWIDTH_1_FRACTION_5_POS 24
+//! Field FRACTION_5 - fraction_5
+#define TTOE_TA_BANDWIDTH_1_FRACTION_5_MASK 0xFF000000u
+
+//! Field FRACTION_6 - fraction_6
+#define TTOE_TA_BANDWIDTH_1_FRACTION_6_POS 40
+//! Field FRACTION_6 - fraction_6
+#define TTOE_TA_BANDWIDTH_1_FRACTION_6_MASK 0xFF0000000000u
+
+//! Field FRACTION_7 - fraction_7
+#define TTOE_TA_BANDWIDTH_1_FRACTION_7_POS 56
+//! Field FRACTION_7 - fraction_7
+#define TTOE_TA_BANDWIDTH_1_FRACTION_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TTOE_TA_BANDWIDTH_2 Register TTOE_TA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_TA_BANDWIDTH_2 0x1110
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_TA_BANDWIDTH_2 0xA3001110u
+
+//! Register Reset Value
+#define TTOE_TA_BANDWIDTH_2_RST 0x0000000000000000u
+
+//! Field FRACTION_8 - fraction_8
+#define TTOE_TA_BANDWIDTH_2_FRACTION_8_POS 8
+//! Field FRACTION_8 - fraction_8
+#define TTOE_TA_BANDWIDTH_2_FRACTION_8_MASK 0xFF00u
+
+//! Field FRACTION_9 - fraction_9
+#define TTOE_TA_BANDWIDTH_2_FRACTION_9_POS 24
+//! Field FRACTION_9 - fraction_9
+#define TTOE_TA_BANDWIDTH_2_FRACTION_9_MASK 0xFF000000u
+
+//! Field FRACTION_10 - fraction_10
+#define TTOE_TA_BANDWIDTH_2_FRACTION_10_POS 40
+//! Field FRACTION_10 - fraction_10
+#define TTOE_TA_BANDWIDTH_2_FRACTION_10_MASK 0xFF0000000000u
+
+//! Field FRACTION_11 - fraction_11
+#define TTOE_TA_BANDWIDTH_2_FRACTION_11_POS 56
+//! Field FRACTION_11 - fraction_11
+#define TTOE_TA_BANDWIDTH_2_FRACTION_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TTOE_TA_BANDWIDTH_3 Register TTOE_TA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_TA_BANDWIDTH_3 0x1118
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_TA_BANDWIDTH_3 0xA3001118u
+
+//! Register Reset Value
+#define TTOE_TA_BANDWIDTH_3_RST 0x0000000000000000u
+
+//! Field FRACTION_12 - fraction_12
+#define TTOE_TA_BANDWIDTH_3_FRACTION_12_POS 8
+//! Field FRACTION_12 - fraction_12
+#define TTOE_TA_BANDWIDTH_3_FRACTION_12_MASK 0xFF00u
+
+//! Field FRACTION_13 - fraction_13
+#define TTOE_TA_BANDWIDTH_3_FRACTION_13_POS 24
+//! Field FRACTION_13 - fraction_13
+#define TTOE_TA_BANDWIDTH_3_FRACTION_13_MASK 0xFF000000u
+
+//! Field FRACTION_14 - fraction_14
+#define TTOE_TA_BANDWIDTH_3_FRACTION_14_POS 40
+//! Field FRACTION_14 - fraction_14
+#define TTOE_TA_BANDWIDTH_3_FRACTION_14_MASK 0xFF0000000000u
+
+//! Field FRACTION_15 - fraction_15
+#define TTOE_TA_BANDWIDTH_3_FRACTION_15_POS 56
+//! Field FRACTION_15 - fraction_15
+#define TTOE_TA_BANDWIDTH_3_FRACTION_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TTOE_TA_ALLOC_LIMIT_0 Register TTOE_TA_ALLOC_LIMIT_0 - alloc_limit_0
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_TA_ALLOC_LIMIT_0 0x1200
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_TA_ALLOC_LIMIT_0 0xA3001200u
+
+//! Register Reset Value
+#define TTOE_TA_ALLOC_LIMIT_0_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_0 - min_value_0
+#define TTOE_TA_ALLOC_LIMIT_0_MIN_VALUE_0_POS 0
+//! Field MIN_VALUE_0 - min_value_0
+#define TTOE_TA_ALLOC_LIMIT_0_MIN_VALUE_0_MASK 0xFFu
+
+//! Field MAX_VALUE_0 - max_value_0
+#define TTOE_TA_ALLOC_LIMIT_0_MAX_VALUE_0_POS 8
+//! Field MAX_VALUE_0 - max_value_0
+#define TTOE_TA_ALLOC_LIMIT_0_MAX_VALUE_0_MASK 0xFF00u
+
+//! Field MIN_VALUE_1 - min_value_1
+#define TTOE_TA_ALLOC_LIMIT_0_MIN_VALUE_1_POS 16
+//! Field MIN_VALUE_1 - min_value_1
+#define TTOE_TA_ALLOC_LIMIT_0_MIN_VALUE_1_MASK 0xFF0000u
+
+//! Field MAX_VALUE_1 - max_value_1
+#define TTOE_TA_ALLOC_LIMIT_0_MAX_VALUE_1_POS 24
+//! Field MAX_VALUE_1 - max_value_1
+#define TTOE_TA_ALLOC_LIMIT_0_MAX_VALUE_1_MASK 0xFF000000u
+
+//! Field MIN_VALUE_2 - min_value_2
+#define TTOE_TA_ALLOC_LIMIT_0_MIN_VALUE_2_POS 32
+//! Field MIN_VALUE_2 - min_value_2
+#define TTOE_TA_ALLOC_LIMIT_0_MIN_VALUE_2_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_2 - max_value_2
+#define TTOE_TA_ALLOC_LIMIT_0_MAX_VALUE_2_POS 40
+//! Field MAX_VALUE_2 - max_value_2
+#define TTOE_TA_ALLOC_LIMIT_0_MAX_VALUE_2_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_3 - min_value_3
+#define TTOE_TA_ALLOC_LIMIT_0_MIN_VALUE_3_POS 48
+//! Field MIN_VALUE_3 - min_value_3
+#define TTOE_TA_ALLOC_LIMIT_0_MIN_VALUE_3_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_3 - max_value_3
+#define TTOE_TA_ALLOC_LIMIT_0_MAX_VALUE_3_POS 56
+//! Field MAX_VALUE_3 - max_value_3
+#define TTOE_TA_ALLOC_LIMIT_0_MAX_VALUE_3_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TTOE_TA_ALLOC_LIMIT_1 Register TTOE_TA_ALLOC_LIMIT_1 - alloc_limit_1
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_TA_ALLOC_LIMIT_1 0x1208
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_TA_ALLOC_LIMIT_1 0xA3001208u
+
+//! Register Reset Value
+#define TTOE_TA_ALLOC_LIMIT_1_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_4 - min_value_4
+#define TTOE_TA_ALLOC_LIMIT_1_MIN_VALUE_4_POS 0
+//! Field MIN_VALUE_4 - min_value_4
+#define TTOE_TA_ALLOC_LIMIT_1_MIN_VALUE_4_MASK 0xFFu
+
+//! Field MAX_VALUE_4 - max_value_4
+#define TTOE_TA_ALLOC_LIMIT_1_MAX_VALUE_4_POS 8
+//! Field MAX_VALUE_4 - max_value_4
+#define TTOE_TA_ALLOC_LIMIT_1_MAX_VALUE_4_MASK 0xFF00u
+
+//! Field MIN_VALUE_5 - min_value_5
+#define TTOE_TA_ALLOC_LIMIT_1_MIN_VALUE_5_POS 16
+//! Field MIN_VALUE_5 - min_value_5
+#define TTOE_TA_ALLOC_LIMIT_1_MIN_VALUE_5_MASK 0xFF0000u
+
+//! Field MAX_VALUE_5 - max_value_5
+#define TTOE_TA_ALLOC_LIMIT_1_MAX_VALUE_5_POS 24
+//! Field MAX_VALUE_5 - max_value_5
+#define TTOE_TA_ALLOC_LIMIT_1_MAX_VALUE_5_MASK 0xFF000000u
+
+//! Field MIN_VALUE_6 - min_value_6
+#define TTOE_TA_ALLOC_LIMIT_1_MIN_VALUE_6_POS 32
+//! Field MIN_VALUE_6 - min_value_6
+#define TTOE_TA_ALLOC_LIMIT_1_MIN_VALUE_6_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_6 - max_value_6
+#define TTOE_TA_ALLOC_LIMIT_1_MAX_VALUE_6_POS 40
+//! Field MAX_VALUE_6 - max_value_6
+#define TTOE_TA_ALLOC_LIMIT_1_MAX_VALUE_6_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_7 - min_value_7
+#define TTOE_TA_ALLOC_LIMIT_1_MIN_VALUE_7_POS 48
+//! Field MIN_VALUE_7 - min_value_7
+#define TTOE_TA_ALLOC_LIMIT_1_MIN_VALUE_7_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_7 - max_value_7
+#define TTOE_TA_ALLOC_LIMIT_1_MAX_VALUE_7_POS 56
+//! Field MAX_VALUE_7 - max_value_7
+#define TTOE_TA_ALLOC_LIMIT_1_MAX_VALUE_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TTOE_TA_ALLOC_LIMIT_2 Register TTOE_TA_ALLOC_LIMIT_2 - alloc_limit_2
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_TA_ALLOC_LIMIT_2 0x1210
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_TA_ALLOC_LIMIT_2 0xA3001210u
+
+//! Register Reset Value
+#define TTOE_TA_ALLOC_LIMIT_2_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_8 - min_value_8
+#define TTOE_TA_ALLOC_LIMIT_2_MIN_VALUE_8_POS 0
+//! Field MIN_VALUE_8 - min_value_8
+#define TTOE_TA_ALLOC_LIMIT_2_MIN_VALUE_8_MASK 0xFFu
+
+//! Field MAX_VALUE_8 - max_value_8
+#define TTOE_TA_ALLOC_LIMIT_2_MAX_VALUE_8_POS 8
+//! Field MAX_VALUE_8 - max_value_8
+#define TTOE_TA_ALLOC_LIMIT_2_MAX_VALUE_8_MASK 0xFF00u
+
+//! Field MIN_VALUE_9 - min_value_9
+#define TTOE_TA_ALLOC_LIMIT_2_MIN_VALUE_9_POS 16
+//! Field MIN_VALUE_9 - min_value_9
+#define TTOE_TA_ALLOC_LIMIT_2_MIN_VALUE_9_MASK 0xFF0000u
+
+//! Field MAX_VALUE_9 - max_value_9
+#define TTOE_TA_ALLOC_LIMIT_2_MAX_VALUE_9_POS 24
+//! Field MAX_VALUE_9 - max_value_9
+#define TTOE_TA_ALLOC_LIMIT_2_MAX_VALUE_9_MASK 0xFF000000u
+
+//! Field MIN_VALUE_10 - min_value_10
+#define TTOE_TA_ALLOC_LIMIT_2_MIN_VALUE_10_POS 32
+//! Field MIN_VALUE_10 - min_value_10
+#define TTOE_TA_ALLOC_LIMIT_2_MIN_VALUE_10_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_10 - max_value_10
+#define TTOE_TA_ALLOC_LIMIT_2_MAX_VALUE_10_POS 40
+//! Field MAX_VALUE_10 - max_value_10
+#define TTOE_TA_ALLOC_LIMIT_2_MAX_VALUE_10_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_11 - min_value_11
+#define TTOE_TA_ALLOC_LIMIT_2_MIN_VALUE_11_POS 48
+//! Field MIN_VALUE_11 - min_value_11
+#define TTOE_TA_ALLOC_LIMIT_2_MIN_VALUE_11_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_11 - max_value_11
+#define TTOE_TA_ALLOC_LIMIT_2_MAX_VALUE_11_POS 56
+//! Field MAX_VALUE_11 - max_value_11
+#define TTOE_TA_ALLOC_LIMIT_2_MAX_VALUE_11_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TTOE_TA_ALLOC_LIMIT_3 Register TTOE_TA_ALLOC_LIMIT_3 - alloc_limit_3
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_TA_ALLOC_LIMIT_3 0x1218
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_TA_ALLOC_LIMIT_3 0xA3001218u
+
+//! Register Reset Value
+#define TTOE_TA_ALLOC_LIMIT_3_RST 0x0000000000000000u
+
+//! Field MIN_VALUE_12 - min_value_12
+#define TTOE_TA_ALLOC_LIMIT_3_MIN_VALUE_12_POS 0
+//! Field MIN_VALUE_12 - min_value_12
+#define TTOE_TA_ALLOC_LIMIT_3_MIN_VALUE_12_MASK 0xFFu
+
+//! Field MAX_VALUE_12 - max_value_12
+#define TTOE_TA_ALLOC_LIMIT_3_MAX_VALUE_12_POS 8
+//! Field MAX_VALUE_12 - max_value_12
+#define TTOE_TA_ALLOC_LIMIT_3_MAX_VALUE_12_MASK 0xFF00u
+
+//! Field MIN_VALUE_13 - min_value_13
+#define TTOE_TA_ALLOC_LIMIT_3_MIN_VALUE_13_POS 16
+//! Field MIN_VALUE_13 - min_value_13
+#define TTOE_TA_ALLOC_LIMIT_3_MIN_VALUE_13_MASK 0xFF0000u
+
+//! Field MAX_VALUE_13 - max_value_13
+#define TTOE_TA_ALLOC_LIMIT_3_MAX_VALUE_13_POS 24
+//! Field MAX_VALUE_13 - max_value_13
+#define TTOE_TA_ALLOC_LIMIT_3_MAX_VALUE_13_MASK 0xFF000000u
+
+//! Field MIN_VALUE_14 - min_value_14
+#define TTOE_TA_ALLOC_LIMIT_3_MIN_VALUE_14_POS 32
+//! Field MIN_VALUE_14 - min_value_14
+#define TTOE_TA_ALLOC_LIMIT_3_MIN_VALUE_14_MASK 0xFF00000000u
+
+//! Field MAX_VALUE_14 - max_value_14
+#define TTOE_TA_ALLOC_LIMIT_3_MAX_VALUE_14_POS 40
+//! Field MAX_VALUE_14 - max_value_14
+#define TTOE_TA_ALLOC_LIMIT_3_MAX_VALUE_14_MASK 0xFF0000000000u
+
+//! Field MIN_VALUE_15 - min_value_15
+#define TTOE_TA_ALLOC_LIMIT_3_MIN_VALUE_15_POS 48
+//! Field MIN_VALUE_15 - min_value_15
+#define TTOE_TA_ALLOC_LIMIT_3_MIN_VALUE_15_MASK 0xFF000000000000u
+
+//! Field MAX_VALUE_15 - max_value_15
+#define TTOE_TA_ALLOC_LIMIT_3_MAX_VALUE_15_POS 56
+//! Field MAX_VALUE_15 - max_value_15
+#define TTOE_TA_ALLOC_LIMIT_3_MAX_VALUE_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IMPE_IA_COMPONENT Register IMPE_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IMPE_IA_COMPONENT 0x1400
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMPE_IA_COMPONENT 0xA3001400u
+
+//! Register Reset Value
+#define IMPE_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IMPE_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IMPE_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IMPE_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IMPE_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IMPE_IA_CORE Register IMPE_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IMPE_IA_CORE 0x1418
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMPE_IA_CORE 0xA3001418u
+
+//! Register Reset Value
+#define IMPE_IA_CORE_RST 0x000050C500740001u
+
+//! Field REV_CODE - rev_code
+#define IMPE_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IMPE_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IMPE_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IMPE_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IMPE_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IMPE_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IMPE_IA_AGENT_CONTROL Register IMPE_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IMPE_IA_AGENT_CONTROL 0x1420
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMPE_IA_AGENT_CONTROL 0xA3001420u
+
+//! Register Reset Value
+#define IMPE_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IMPE_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IMPE_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IMPE_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IMPE_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IMPE_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IMPE_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IMPE_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IMPE_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IMPE_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IMPE_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IMPE_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IMPE_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IMPE_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IMPE_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IMPE_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IMPE_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IMPE_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IMPE_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IMPE_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IMPE_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IMPE_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IMPE_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IMPE_IA_AGENT_STATUS Register IMPE_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IMPE_IA_AGENT_STATUS 0x1428
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMPE_IA_AGENT_STATUS 0xA3001428u
+
+//! Register Reset Value
+#define IMPE_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IMPE_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IMPE_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IMPE_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IMPE_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IMPE_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IMPE_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IMPE_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IMPE_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IMPE_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IMPE_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IMPE_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IMPE_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IMPE_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IMPE_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IMPE_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IMPE_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IMPE_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IMPE_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IMPE_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IMPE_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IMPE_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IMPE_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IMPE_IA_ERROR_LOG Register IMPE_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IMPE_IA_ERROR_LOG 0x1458
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMPE_IA_ERROR_LOG 0xA3001458u
+
+//! Register Reset Value
+#define IMPE_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IMPE_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IMPE_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IMPE_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IMPE_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IMPE_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IMPE_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IMPE_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IMPE_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IMPE_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IMPE_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IMPE_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IMPE_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IMPE_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IMPE_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IMPE_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IMPE_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IMPE_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IMPE_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IMPE_IA_ERROR_LOG_ADDR Register IMPE_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IMPE_IA_ERROR_LOG_ADDR 0x1460
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMPE_IA_ERROR_LOG_ADDR 0xA3001460u
+
+//! Register Reset Value
+#define IMPE_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IMPE_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IMPE_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IMPE_IA_CORE_FLAG Register IMPE_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IMPE_IA_CORE_FLAG 0x1468
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMPE_IA_CORE_FLAG 0xA3001468u
+
+//! Register Reset Value
+#define IMPE_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IMPE_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IMPE_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IMPE_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IMPE_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IMPE_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IMPE_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IMPE_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IMPE_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IMPE_IA_ADDR_FILL_IN Register IMPE_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IMPE_IA_ADDR_FILL_IN 0x1470
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMPE_IA_ADDR_FILL_IN 0xA3001470u
+
+//! Register Reset Value
+#define IMPE_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IMPE_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IMPE_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IMPE_IA_BANDWIDTH_0 Register IMPE_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IMPE_IA_BANDWIDTH_0 0x1500
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMPE_IA_BANDWIDTH_0 0xA3001500u
+
+//! Register Reset Value
+#define IMPE_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IMPE_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IMPE_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IMPE_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IMPE_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IMPE_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IMPE_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IMPE_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IMPE_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IMPE_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IMPE_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IMPE_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IMPE_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IMPE_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IMPE_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IMPE_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IMPE_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IMPE_IA_BANDWIDTH_1 Register IMPE_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IMPE_IA_BANDWIDTH_1 0x1508
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMPE_IA_BANDWIDTH_1 0xA3001508u
+
+//! Register Reset Value
+#define IMPE_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IMPE_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IMPE_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IMPE_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IMPE_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IMPE_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IMPE_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IMPE_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IMPE_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IMPE_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IMPE_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IMPE_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IMPE_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IMPE_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IMPE_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IMPE_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IMPE_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IMPE_IA_BANDWIDTH_2 Register IMPE_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IMPE_IA_BANDWIDTH_2 0x1510
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMPE_IA_BANDWIDTH_2 0xA3001510u
+
+//! Register Reset Value
+#define IMPE_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IMPE_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IMPE_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IMPE_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IMPE_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IMPE_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IMPE_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IMPE_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IMPE_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IMPE_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IMPE_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IMPE_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IMPE_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IMPE_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IMPE_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IMPE_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IMPE_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IMPE_IA_BANDWIDTH_3 Register IMPE_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IMPE_IA_BANDWIDTH_3 0x1518
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMPE_IA_BANDWIDTH_3 0xA3001518u
+
+//! Register Reset Value
+#define IMPE_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IMPE_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IMPE_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IMPE_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IMPE_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IMPE_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IMPE_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IMPE_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IMPE_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IMPE_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IMPE_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IMPE_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IMPE_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IMPE_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IMPE_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IMPE_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IMPE_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IMPE_IA_BANDWIDTH_4 Register IMPE_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IMPE_IA_BANDWIDTH_4 0x1520
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMPE_IA_BANDWIDTH_4 0xA3001520u
+
+//! Register Reset Value
+#define IMPE_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IMPE_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IMPE_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IMPE_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IMPE_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IMPE_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IMPE_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IMPE_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IMPE_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IMPE_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IMPE_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IMPE_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IMPE_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IMPE_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IMPE_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IMPE_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IMPE_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IMPE_IA_BANDWIDTH_5 Register IMPE_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IMPE_IA_BANDWIDTH_5 0x1528
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMPE_IA_BANDWIDTH_5 0xA3001528u
+
+//! Register Reset Value
+#define IMPE_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IMPE_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IMPE_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IMPE_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IMPE_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IMPE_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IMPE_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IMPE_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IMPE_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IMPE_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IMPE_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IMPE_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IMPE_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IMPE_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IMPE_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IMPE_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IMPE_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IMPE_IA_BANDWIDTH_6 Register IMPE_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IMPE_IA_BANDWIDTH_6 0x1530
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMPE_IA_BANDWIDTH_6 0xA3001530u
+
+//! Register Reset Value
+#define IMPE_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IMPE_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IMPE_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IMPE_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IMPE_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IMPE_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IMPE_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IMPE_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IMPE_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IMPE_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IMPE_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IMPE_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IMPE_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IMPE_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IMPE_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IMPE_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IMPE_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IMPE_IA_BANDWIDTH_7 Register IMPE_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IMPE_IA_BANDWIDTH_7 0x1538
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMPE_IA_BANDWIDTH_7 0xA3001538u
+
+//! Register Reset Value
+#define IMPE_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IMPE_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IMPE_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IMPE_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IMPE_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IMPE_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IMPE_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IMPE_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IMPE_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IMPE_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IMPE_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IMPE_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IMPE_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IMPE_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IMPE_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IMPE_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IMPE_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IMO2_IA_COMPONENT Register IMO2_IA_COMPONENT - component
+//! @{
+
+//! Register Offset (relative)
+#define IMO2_IA_COMPONENT 0x1800
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMO2_IA_COMPONENT 0xA3001800u
+
+//! Register Reset Value
+#define IMO2_IA_COMPONENT_RST 0x0000000060103532u
+
+//! Field REV - rev
+#define IMO2_IA_COMPONENT_REV_POS 0
+//! Field REV - rev
+#define IMO2_IA_COMPONENT_REV_MASK 0xFFFFu
+
+//! Field CODE - code
+#define IMO2_IA_COMPONENT_CODE_POS 16
+//! Field CODE - code
+#define IMO2_IA_COMPONENT_CODE_MASK 0xFFFF0000u
+
+//! @}
+
+//! \defgroup IMO2_IA_CORE Register IMO2_IA_CORE - core
+//! @{
+
+//! Register Offset (relative)
+#define IMO2_IA_CORE 0x1818
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMO2_IA_CORE 0xA3001818u
+
+//! Register Reset Value
+#define IMO2_IA_CORE_RST 0x000050C500720001u
+
+//! Field REV_CODE - rev_code
+#define IMO2_IA_CORE_REV_CODE_POS 0
+//! Field REV_CODE - rev_code
+#define IMO2_IA_CORE_REV_CODE_MASK 0xFFFFu
+
+//! Field CORE_CODE - core_code
+#define IMO2_IA_CORE_CORE_CODE_POS 16
+//! Field CORE_CODE - core_code
+#define IMO2_IA_CORE_CORE_CODE_MASK 0xFFFF0000u
+
+//! Field VENDOR_CODE - vendor_code
+#define IMO2_IA_CORE_VENDOR_CODE_POS 32
+//! Field VENDOR_CODE - vendor_code
+#define IMO2_IA_CORE_VENDOR_CODE_MASK 0xFFFF00000000u
+
+//! @}
+
+//! \defgroup IMO2_IA_AGENT_CONTROL Register IMO2_IA_AGENT_CONTROL - agent_control
+//! @{
+
+//! Register Offset (relative)
+#define IMO2_IA_AGENT_CONTROL 0x1820
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMO2_IA_AGENT_CONTROL 0xA3001820u
+
+//! Register Reset Value
+#define IMO2_IA_AGENT_CONTROL_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IMO2_IA_AGENT_CONTROL_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IMO2_IA_AGENT_CONTROL_CORE_RESET_MASK 0x1u
+
+//! Field REJECT - reject
+#define IMO2_IA_AGENT_CONTROL_REJECT_POS 4
+//! Field REJECT - reject
+#define IMO2_IA_AGENT_CONTROL_REJECT_MASK 0x10u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IMO2_IA_AGENT_CONTROL_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IMO2_IA_AGENT_CONTROL_RESP_TIMEOUT_MASK 0x700u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IMO2_IA_AGENT_CONTROL_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IMO2_IA_AGENT_CONTROL_BURST_TIMEOUT_MASK 0x70000u
+
+//! Field MERROR_REP - merror_rep
+#define IMO2_IA_AGENT_CONTROL_MERROR_REP_POS 24
+//! Field MERROR_REP - merror_rep
+#define IMO2_IA_AGENT_CONTROL_MERROR_REP_MASK 0x1000000u
+
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IMO2_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_POS 25
+//! Field RESP_TIMEOUT_REP - resp_timeout_rep
+#define IMO2_IA_AGENT_CONTROL_RESP_TIMEOUT_REP_MASK 0x2000000u
+
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IMO2_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_POS 26
+//! Field BURST_TIMEOUT_REP - burst_timeout_rep
+#define IMO2_IA_AGENT_CONTROL_BURST_TIMEOUT_REP_MASK 0x4000000u
+
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IMO2_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_POS 27
+//! Field ALL_INBAND_ERROR_REP - all_inband_error_rep
+#define IMO2_IA_AGENT_CONTROL_ALL_INBAND_ERROR_REP_MASK 0x8000000u
+
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IMO2_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_POS 28
+//! Field INBAND_ERROR_PRIMARY_REP - inband_error_primary_rep
+#define IMO2_IA_AGENT_CONTROL_INBAND_ERROR_PRIMARY_REP_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IMO2_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_POS 29
+//! Field INBAND_ERROR_SECONDARY_REP - inband_error_secondary_rep
+#define IMO2_IA_AGENT_CONTROL_INBAND_ERROR_SECONDARY_REP_MASK 0x20000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IMO2_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define IMO2_IA_AGENT_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup IMO2_IA_AGENT_STATUS Register IMO2_IA_AGENT_STATUS - agent_status
+//! @{
+
+//! Register Offset (relative)
+#define IMO2_IA_AGENT_STATUS 0x1828
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMO2_IA_AGENT_STATUS 0xA3001828u
+
+//! Register Reset Value
+#define IMO2_IA_AGENT_STATUS_RST 0x0000000000000000u
+
+//! Field CORE_RESET - core_reset
+#define IMO2_IA_AGENT_STATUS_CORE_RESET_POS 0
+//! Field CORE_RESET - core_reset
+#define IMO2_IA_AGENT_STATUS_CORE_RESET_MASK 0x1u
+
+//! Field REQ_ACTIVE - req_active
+#define IMO2_IA_AGENT_STATUS_REQ_ACTIVE_POS 4
+//! Field REQ_ACTIVE - req_active
+#define IMO2_IA_AGENT_STATUS_REQ_ACTIVE_MASK 0x10u
+
+//! Field RESP_WAITING - resp_waiting
+#define IMO2_IA_AGENT_STATUS_RESP_WAITING_POS 5
+//! Field RESP_WAITING - resp_waiting
+#define IMO2_IA_AGENT_STATUS_RESP_WAITING_MASK 0x20u
+
+//! Field BURST - burst
+#define IMO2_IA_AGENT_STATUS_BURST_POS 6
+//! Field BURST - burst
+#define IMO2_IA_AGENT_STATUS_BURST_MASK 0x40u
+
+//! Field READEX - readex
+#define IMO2_IA_AGENT_STATUS_READEX_POS 7
+//! Field READEX - readex
+#define IMO2_IA_AGENT_STATUS_READEX_MASK 0x80u
+
+//! Field RESP_TIMEOUT - resp_timeout
+#define IMO2_IA_AGENT_STATUS_RESP_TIMEOUT_POS 8
+//! Field RESP_TIMEOUT - resp_timeout
+#define IMO2_IA_AGENT_STATUS_RESP_TIMEOUT_MASK 0x100u
+
+//! Field TIMEBASE - timebase
+#define IMO2_IA_AGENT_STATUS_TIMEBASE_POS 12
+//! Field TIMEBASE - timebase
+#define IMO2_IA_AGENT_STATUS_TIMEBASE_MASK 0xF000u
+
+//! Field BURST_TIMEOUT - burst_timeout
+#define IMO2_IA_AGENT_STATUS_BURST_TIMEOUT_POS 16
+//! Field BURST_TIMEOUT - burst_timeout
+#define IMO2_IA_AGENT_STATUS_BURST_TIMEOUT_MASK 0x10000u
+
+//! Field MERROR - merror
+#define IMO2_IA_AGENT_STATUS_MERROR_POS 24
+//! Field MERROR - merror
+#define IMO2_IA_AGENT_STATUS_MERROR_MASK 0x1000000u
+
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IMO2_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_POS 28
+//! Field INBAND_ERROR_PRIMARY - inband_error_primary
+#define IMO2_IA_AGENT_STATUS_INBAND_ERROR_PRIMARY_MASK 0x10000000u
+
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IMO2_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_POS 29
+//! Field INBAND_ERROR_SECONDARY - inband_error_secondary
+#define IMO2_IA_AGENT_STATUS_INBAND_ERROR_SECONDARY_MASK 0x20000000u
+
+//! @}
+
+//! \defgroup IMO2_IA_ERROR_LOG Register IMO2_IA_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define IMO2_IA_ERROR_LOG 0x1858
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMO2_IA_ERROR_LOG 0xA3001858u
+
+//! Register Reset Value
+#define IMO2_IA_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define IMO2_IA_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define IMO2_IA_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field INITID - initid
+#define IMO2_IA_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define IMO2_IA_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field RFU0 - rfu0
+#define IMO2_IA_ERROR_LOG_RFU0_POS 16
+//! Field RFU0 - rfu0
+#define IMO2_IA_ERROR_LOG_RFU0_MASK 0x30000u
+
+//! Field RFU1 - rfu1
+#define IMO2_IA_ERROR_LOG_RFU1_POS 18
+//! Field RFU1 - rfu1
+#define IMO2_IA_ERROR_LOG_RFU1_MASK 0xC0000u
+
+//! Field RFU2 - rfu2
+#define IMO2_IA_ERROR_LOG_RFU2_POS 20
+//! Field RFU2 - rfu2
+#define IMO2_IA_ERROR_LOG_RFU2_MASK 0xF00000u
+
+//! Field CODE - code
+#define IMO2_IA_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define IMO2_IA_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define IMO2_IA_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define IMO2_IA_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define IMO2_IA_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define IMO2_IA_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field REQ_INFO - req_info
+#define IMO2_IA_ERROR_LOG_REQ_INFO_POS 32
+//! Field REQ_INFO - req_info
+#define IMO2_IA_ERROR_LOG_REQ_INFO_MASK 0xFFFFFFFF00000000u
+
+//! @}
+
+//! \defgroup IMO2_IA_ERROR_LOG_ADDR Register IMO2_IA_ERROR_LOG_ADDR - error_log_addr
+//! @{
+
+//! Register Offset (relative)
+#define IMO2_IA_ERROR_LOG_ADDR 0x1860
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMO2_IA_ERROR_LOG_ADDR 0xA3001860u
+
+//! Register Reset Value
+#define IMO2_IA_ERROR_LOG_ADDR_RST 0x0000000000000000u
+
+//! Field ADDR - addr
+#define IMO2_IA_ERROR_LOG_ADDR_ADDR_POS 0
+//! Field ADDR - addr
+#define IMO2_IA_ERROR_LOG_ADDR_ADDR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup IMO2_IA_CORE_FLAG Register IMO2_IA_CORE_FLAG - core_flag
+//! @{
+
+//! Register Offset (relative)
+#define IMO2_IA_CORE_FLAG 0x1868
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMO2_IA_CORE_FLAG 0xA3001868u
+
+//! Register Reset Value
+#define IMO2_IA_CORE_FLAG_RST 0x0000000000000000u
+
+//! Field ENABLE_0 - enable_0
+#define IMO2_IA_CORE_FLAG_ENABLE_0_POS 0
+//! Field ENABLE_0 - enable_0
+#define IMO2_IA_CORE_FLAG_ENABLE_0_MASK 0x1u
+
+//! Field ENABLE_1 - enable_1
+#define IMO2_IA_CORE_FLAG_ENABLE_1_POS 1
+//! Field ENABLE_1 - enable_1
+#define IMO2_IA_CORE_FLAG_ENABLE_1_MASK 0x2u
+
+//! Field ENABLE_2 - enable_2
+#define IMO2_IA_CORE_FLAG_ENABLE_2_POS 2
+//! Field ENABLE_2 - enable_2
+#define IMO2_IA_CORE_FLAG_ENABLE_2_MASK 0x4u
+
+//! Field ENABLE_3 - enable_3
+#define IMO2_IA_CORE_FLAG_ENABLE_3_POS 3
+//! Field ENABLE_3 - enable_3
+#define IMO2_IA_CORE_FLAG_ENABLE_3_MASK 0x8u
+
+//! @}
+
+//! \defgroup IMO2_IA_ADDR_FILL_IN Register IMO2_IA_ADDR_FILL_IN - addr_fill_in
+//! @{
+
+//! Register Offset (relative)
+#define IMO2_IA_ADDR_FILL_IN 0x1870
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMO2_IA_ADDR_FILL_IN 0xA3001870u
+
+//! Register Reset Value
+#define IMO2_IA_ADDR_FILL_IN_RST 0x0000000000000000u
+
+//! Field VALUE - value
+#define IMO2_IA_ADDR_FILL_IN_VALUE_POS 10
+//! Field VALUE - value
+#define IMO2_IA_ADDR_FILL_IN_VALUE_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup IMO2_IA_BANDWIDTH_0 Register IMO2_IA_BANDWIDTH_0 - bandwidth_0
+//! @{
+
+//! Register Offset (relative)
+#define IMO2_IA_BANDWIDTH_0 0x1900
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMO2_IA_BANDWIDTH_0 0xA3001900u
+
+//! Register Reset Value
+#define IMO2_IA_BANDWIDTH_0_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_0 - target_group_0
+#define IMO2_IA_BANDWIDTH_0_TARGET_GROUP_0_POS 0
+//! Field TARGET_GROUP_0 - target_group_0
+#define IMO2_IA_BANDWIDTH_0_TARGET_GROUP_0_MASK 0xFFu
+
+//! Field TARGET_GROUP_1 - target_group_1
+#define IMO2_IA_BANDWIDTH_0_TARGET_GROUP_1_POS 8
+//! Field TARGET_GROUP_1 - target_group_1
+#define IMO2_IA_BANDWIDTH_0_TARGET_GROUP_1_MASK 0xFF00u
+
+//! Field TARGET_GROUP_2 - target_group_2
+#define IMO2_IA_BANDWIDTH_0_TARGET_GROUP_2_POS 16
+//! Field TARGET_GROUP_2 - target_group_2
+#define IMO2_IA_BANDWIDTH_0_TARGET_GROUP_2_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_3 - target_group_3
+#define IMO2_IA_BANDWIDTH_0_TARGET_GROUP_3_POS 24
+//! Field TARGET_GROUP_3 - target_group_3
+#define IMO2_IA_BANDWIDTH_0_TARGET_GROUP_3_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_4 - target_group_4
+#define IMO2_IA_BANDWIDTH_0_TARGET_GROUP_4_POS 32
+//! Field TARGET_GROUP_4 - target_group_4
+#define IMO2_IA_BANDWIDTH_0_TARGET_GROUP_4_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_5 - target_group_5
+#define IMO2_IA_BANDWIDTH_0_TARGET_GROUP_5_POS 40
+//! Field TARGET_GROUP_5 - target_group_5
+#define IMO2_IA_BANDWIDTH_0_TARGET_GROUP_5_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_6 - target_group_6
+#define IMO2_IA_BANDWIDTH_0_TARGET_GROUP_6_POS 48
+//! Field TARGET_GROUP_6 - target_group_6
+#define IMO2_IA_BANDWIDTH_0_TARGET_GROUP_6_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_7 - target_group_7
+#define IMO2_IA_BANDWIDTH_0_TARGET_GROUP_7_POS 56
+//! Field TARGET_GROUP_7 - target_group_7
+#define IMO2_IA_BANDWIDTH_0_TARGET_GROUP_7_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IMO2_IA_BANDWIDTH_1 Register IMO2_IA_BANDWIDTH_1 - bandwidth_1
+//! @{
+
+//! Register Offset (relative)
+#define IMO2_IA_BANDWIDTH_1 0x1908
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMO2_IA_BANDWIDTH_1 0xA3001908u
+
+//! Register Reset Value
+#define IMO2_IA_BANDWIDTH_1_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_8 - target_group_8
+#define IMO2_IA_BANDWIDTH_1_TARGET_GROUP_8_POS 0
+//! Field TARGET_GROUP_8 - target_group_8
+#define IMO2_IA_BANDWIDTH_1_TARGET_GROUP_8_MASK 0xFFu
+
+//! Field TARGET_GROUP_9 - target_group_9
+#define IMO2_IA_BANDWIDTH_1_TARGET_GROUP_9_POS 8
+//! Field TARGET_GROUP_9 - target_group_9
+#define IMO2_IA_BANDWIDTH_1_TARGET_GROUP_9_MASK 0xFF00u
+
+//! Field TARGET_GROUP_10 - target_group_10
+#define IMO2_IA_BANDWIDTH_1_TARGET_GROUP_10_POS 16
+//! Field TARGET_GROUP_10 - target_group_10
+#define IMO2_IA_BANDWIDTH_1_TARGET_GROUP_10_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_11 - target_group_11
+#define IMO2_IA_BANDWIDTH_1_TARGET_GROUP_11_POS 24
+//! Field TARGET_GROUP_11 - target_group_11
+#define IMO2_IA_BANDWIDTH_1_TARGET_GROUP_11_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_12 - target_group_12
+#define IMO2_IA_BANDWIDTH_1_TARGET_GROUP_12_POS 32
+//! Field TARGET_GROUP_12 - target_group_12
+#define IMO2_IA_BANDWIDTH_1_TARGET_GROUP_12_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_13 - target_group_13
+#define IMO2_IA_BANDWIDTH_1_TARGET_GROUP_13_POS 40
+//! Field TARGET_GROUP_13 - target_group_13
+#define IMO2_IA_BANDWIDTH_1_TARGET_GROUP_13_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_14 - target_group_14
+#define IMO2_IA_BANDWIDTH_1_TARGET_GROUP_14_POS 48
+//! Field TARGET_GROUP_14 - target_group_14
+#define IMO2_IA_BANDWIDTH_1_TARGET_GROUP_14_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_15 - target_group_15
+#define IMO2_IA_BANDWIDTH_1_TARGET_GROUP_15_POS 56
+//! Field TARGET_GROUP_15 - target_group_15
+#define IMO2_IA_BANDWIDTH_1_TARGET_GROUP_15_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IMO2_IA_BANDWIDTH_2 Register IMO2_IA_BANDWIDTH_2 - bandwidth_2
+//! @{
+
+//! Register Offset (relative)
+#define IMO2_IA_BANDWIDTH_2 0x1910
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMO2_IA_BANDWIDTH_2 0xA3001910u
+
+//! Register Reset Value
+#define IMO2_IA_BANDWIDTH_2_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_16 - target_group_16
+#define IMO2_IA_BANDWIDTH_2_TARGET_GROUP_16_POS 0
+//! Field TARGET_GROUP_16 - target_group_16
+#define IMO2_IA_BANDWIDTH_2_TARGET_GROUP_16_MASK 0xFFu
+
+//! Field TARGET_GROUP_17 - target_group_17
+#define IMO2_IA_BANDWIDTH_2_TARGET_GROUP_17_POS 8
+//! Field TARGET_GROUP_17 - target_group_17
+#define IMO2_IA_BANDWIDTH_2_TARGET_GROUP_17_MASK 0xFF00u
+
+//! Field TARGET_GROUP_18 - target_group_18
+#define IMO2_IA_BANDWIDTH_2_TARGET_GROUP_18_POS 16
+//! Field TARGET_GROUP_18 - target_group_18
+#define IMO2_IA_BANDWIDTH_2_TARGET_GROUP_18_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_19 - target_group_19
+#define IMO2_IA_BANDWIDTH_2_TARGET_GROUP_19_POS 24
+//! Field TARGET_GROUP_19 - target_group_19
+#define IMO2_IA_BANDWIDTH_2_TARGET_GROUP_19_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_20 - target_group_20
+#define IMO2_IA_BANDWIDTH_2_TARGET_GROUP_20_POS 32
+//! Field TARGET_GROUP_20 - target_group_20
+#define IMO2_IA_BANDWIDTH_2_TARGET_GROUP_20_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_21 - target_group_21
+#define IMO2_IA_BANDWIDTH_2_TARGET_GROUP_21_POS 40
+//! Field TARGET_GROUP_21 - target_group_21
+#define IMO2_IA_BANDWIDTH_2_TARGET_GROUP_21_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_22 - target_group_22
+#define IMO2_IA_BANDWIDTH_2_TARGET_GROUP_22_POS 48
+//! Field TARGET_GROUP_22 - target_group_22
+#define IMO2_IA_BANDWIDTH_2_TARGET_GROUP_22_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_23 - target_group_23
+#define IMO2_IA_BANDWIDTH_2_TARGET_GROUP_23_POS 56
+//! Field TARGET_GROUP_23 - target_group_23
+#define IMO2_IA_BANDWIDTH_2_TARGET_GROUP_23_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IMO2_IA_BANDWIDTH_3 Register IMO2_IA_BANDWIDTH_3 - bandwidth_3
+//! @{
+
+//! Register Offset (relative)
+#define IMO2_IA_BANDWIDTH_3 0x1918
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMO2_IA_BANDWIDTH_3 0xA3001918u
+
+//! Register Reset Value
+#define IMO2_IA_BANDWIDTH_3_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_24 - target_group_24
+#define IMO2_IA_BANDWIDTH_3_TARGET_GROUP_24_POS 0
+//! Field TARGET_GROUP_24 - target_group_24
+#define IMO2_IA_BANDWIDTH_3_TARGET_GROUP_24_MASK 0xFFu
+
+//! Field TARGET_GROUP_25 - target_group_25
+#define IMO2_IA_BANDWIDTH_3_TARGET_GROUP_25_POS 8
+//! Field TARGET_GROUP_25 - target_group_25
+#define IMO2_IA_BANDWIDTH_3_TARGET_GROUP_25_MASK 0xFF00u
+
+//! Field TARGET_GROUP_26 - target_group_26
+#define IMO2_IA_BANDWIDTH_3_TARGET_GROUP_26_POS 16
+//! Field TARGET_GROUP_26 - target_group_26
+#define IMO2_IA_BANDWIDTH_3_TARGET_GROUP_26_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_27 - target_group_27
+#define IMO2_IA_BANDWIDTH_3_TARGET_GROUP_27_POS 24
+//! Field TARGET_GROUP_27 - target_group_27
+#define IMO2_IA_BANDWIDTH_3_TARGET_GROUP_27_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_28 - target_group_28
+#define IMO2_IA_BANDWIDTH_3_TARGET_GROUP_28_POS 32
+//! Field TARGET_GROUP_28 - target_group_28
+#define IMO2_IA_BANDWIDTH_3_TARGET_GROUP_28_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_29 - target_group_29
+#define IMO2_IA_BANDWIDTH_3_TARGET_GROUP_29_POS 40
+//! Field TARGET_GROUP_29 - target_group_29
+#define IMO2_IA_BANDWIDTH_3_TARGET_GROUP_29_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_30 - target_group_30
+#define IMO2_IA_BANDWIDTH_3_TARGET_GROUP_30_POS 48
+//! Field TARGET_GROUP_30 - target_group_30
+#define IMO2_IA_BANDWIDTH_3_TARGET_GROUP_30_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_31 - target_group_31
+#define IMO2_IA_BANDWIDTH_3_TARGET_GROUP_31_POS 56
+//! Field TARGET_GROUP_31 - target_group_31
+#define IMO2_IA_BANDWIDTH_3_TARGET_GROUP_31_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IMO2_IA_BANDWIDTH_4 Register IMO2_IA_BANDWIDTH_4 - bandwidth_4
+//! @{
+
+//! Register Offset (relative)
+#define IMO2_IA_BANDWIDTH_4 0x1920
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMO2_IA_BANDWIDTH_4 0xA3001920u
+
+//! Register Reset Value
+#define IMO2_IA_BANDWIDTH_4_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_32 - target_group_32
+#define IMO2_IA_BANDWIDTH_4_TARGET_GROUP_32_POS 0
+//! Field TARGET_GROUP_32 - target_group_32
+#define IMO2_IA_BANDWIDTH_4_TARGET_GROUP_32_MASK 0xFFu
+
+//! Field TARGET_GROUP_33 - target_group_33
+#define IMO2_IA_BANDWIDTH_4_TARGET_GROUP_33_POS 8
+//! Field TARGET_GROUP_33 - target_group_33
+#define IMO2_IA_BANDWIDTH_4_TARGET_GROUP_33_MASK 0xFF00u
+
+//! Field TARGET_GROUP_34 - target_group_34
+#define IMO2_IA_BANDWIDTH_4_TARGET_GROUP_34_POS 16
+//! Field TARGET_GROUP_34 - target_group_34
+#define IMO2_IA_BANDWIDTH_4_TARGET_GROUP_34_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_35 - target_group_35
+#define IMO2_IA_BANDWIDTH_4_TARGET_GROUP_35_POS 24
+//! Field TARGET_GROUP_35 - target_group_35
+#define IMO2_IA_BANDWIDTH_4_TARGET_GROUP_35_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_36 - target_group_36
+#define IMO2_IA_BANDWIDTH_4_TARGET_GROUP_36_POS 32
+//! Field TARGET_GROUP_36 - target_group_36
+#define IMO2_IA_BANDWIDTH_4_TARGET_GROUP_36_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_37 - target_group_37
+#define IMO2_IA_BANDWIDTH_4_TARGET_GROUP_37_POS 40
+//! Field TARGET_GROUP_37 - target_group_37
+#define IMO2_IA_BANDWIDTH_4_TARGET_GROUP_37_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_38 - target_group_38
+#define IMO2_IA_BANDWIDTH_4_TARGET_GROUP_38_POS 48
+//! Field TARGET_GROUP_38 - target_group_38
+#define IMO2_IA_BANDWIDTH_4_TARGET_GROUP_38_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_39 - target_group_39
+#define IMO2_IA_BANDWIDTH_4_TARGET_GROUP_39_POS 56
+//! Field TARGET_GROUP_39 - target_group_39
+#define IMO2_IA_BANDWIDTH_4_TARGET_GROUP_39_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IMO2_IA_BANDWIDTH_5 Register IMO2_IA_BANDWIDTH_5 - bandwidth_5
+//! @{
+
+//! Register Offset (relative)
+#define IMO2_IA_BANDWIDTH_5 0x1928
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMO2_IA_BANDWIDTH_5 0xA3001928u
+
+//! Register Reset Value
+#define IMO2_IA_BANDWIDTH_5_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_40 - target_group_40
+#define IMO2_IA_BANDWIDTH_5_TARGET_GROUP_40_POS 0
+//! Field TARGET_GROUP_40 - target_group_40
+#define IMO2_IA_BANDWIDTH_5_TARGET_GROUP_40_MASK 0xFFu
+
+//! Field TARGET_GROUP_41 - target_group_41
+#define IMO2_IA_BANDWIDTH_5_TARGET_GROUP_41_POS 8
+//! Field TARGET_GROUP_41 - target_group_41
+#define IMO2_IA_BANDWIDTH_5_TARGET_GROUP_41_MASK 0xFF00u
+
+//! Field TARGET_GROUP_42 - target_group_42
+#define IMO2_IA_BANDWIDTH_5_TARGET_GROUP_42_POS 16
+//! Field TARGET_GROUP_42 - target_group_42
+#define IMO2_IA_BANDWIDTH_5_TARGET_GROUP_42_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_43 - target_group_43
+#define IMO2_IA_BANDWIDTH_5_TARGET_GROUP_43_POS 24
+//! Field TARGET_GROUP_43 - target_group_43
+#define IMO2_IA_BANDWIDTH_5_TARGET_GROUP_43_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_44 - target_group_44
+#define IMO2_IA_BANDWIDTH_5_TARGET_GROUP_44_POS 32
+//! Field TARGET_GROUP_44 - target_group_44
+#define IMO2_IA_BANDWIDTH_5_TARGET_GROUP_44_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_45 - target_group_45
+#define IMO2_IA_BANDWIDTH_5_TARGET_GROUP_45_POS 40
+//! Field TARGET_GROUP_45 - target_group_45
+#define IMO2_IA_BANDWIDTH_5_TARGET_GROUP_45_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_46 - target_group_46
+#define IMO2_IA_BANDWIDTH_5_TARGET_GROUP_46_POS 48
+//! Field TARGET_GROUP_46 - target_group_46
+#define IMO2_IA_BANDWIDTH_5_TARGET_GROUP_46_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_47 - target_group_47
+#define IMO2_IA_BANDWIDTH_5_TARGET_GROUP_47_POS 56
+//! Field TARGET_GROUP_47 - target_group_47
+#define IMO2_IA_BANDWIDTH_5_TARGET_GROUP_47_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IMO2_IA_BANDWIDTH_6 Register IMO2_IA_BANDWIDTH_6 - bandwidth_6
+//! @{
+
+//! Register Offset (relative)
+#define IMO2_IA_BANDWIDTH_6 0x1930
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMO2_IA_BANDWIDTH_6 0xA3001930u
+
+//! Register Reset Value
+#define IMO2_IA_BANDWIDTH_6_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_48 - target_group_48
+#define IMO2_IA_BANDWIDTH_6_TARGET_GROUP_48_POS 0
+//! Field TARGET_GROUP_48 - target_group_48
+#define IMO2_IA_BANDWIDTH_6_TARGET_GROUP_48_MASK 0xFFu
+
+//! Field TARGET_GROUP_49 - target_group_49
+#define IMO2_IA_BANDWIDTH_6_TARGET_GROUP_49_POS 8
+//! Field TARGET_GROUP_49 - target_group_49
+#define IMO2_IA_BANDWIDTH_6_TARGET_GROUP_49_MASK 0xFF00u
+
+//! Field TARGET_GROUP_50 - target_group_50
+#define IMO2_IA_BANDWIDTH_6_TARGET_GROUP_50_POS 16
+//! Field TARGET_GROUP_50 - target_group_50
+#define IMO2_IA_BANDWIDTH_6_TARGET_GROUP_50_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_51 - target_group_51
+#define IMO2_IA_BANDWIDTH_6_TARGET_GROUP_51_POS 24
+//! Field TARGET_GROUP_51 - target_group_51
+#define IMO2_IA_BANDWIDTH_6_TARGET_GROUP_51_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_52 - target_group_52
+#define IMO2_IA_BANDWIDTH_6_TARGET_GROUP_52_POS 32
+//! Field TARGET_GROUP_52 - target_group_52
+#define IMO2_IA_BANDWIDTH_6_TARGET_GROUP_52_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_53 - target_group_53
+#define IMO2_IA_BANDWIDTH_6_TARGET_GROUP_53_POS 40
+//! Field TARGET_GROUP_53 - target_group_53
+#define IMO2_IA_BANDWIDTH_6_TARGET_GROUP_53_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_54 - target_group_54
+#define IMO2_IA_BANDWIDTH_6_TARGET_GROUP_54_POS 48
+//! Field TARGET_GROUP_54 - target_group_54
+#define IMO2_IA_BANDWIDTH_6_TARGET_GROUP_54_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_55 - target_group_55
+#define IMO2_IA_BANDWIDTH_6_TARGET_GROUP_55_POS 56
+//! Field TARGET_GROUP_55 - target_group_55
+#define IMO2_IA_BANDWIDTH_6_TARGET_GROUP_55_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup IMO2_IA_BANDWIDTH_7 Register IMO2_IA_BANDWIDTH_7 - bandwidth_7
+//! @{
+
+//! Register Offset (relative)
+#define IMO2_IA_BANDWIDTH_7 0x1938
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_IMO2_IA_BANDWIDTH_7 0xA3001938u
+
+//! Register Reset Value
+#define IMO2_IA_BANDWIDTH_7_RST 0x0101010101010101u
+
+//! Field TARGET_GROUP_56 - target_group_56
+#define IMO2_IA_BANDWIDTH_7_TARGET_GROUP_56_POS 0
+//! Field TARGET_GROUP_56 - target_group_56
+#define IMO2_IA_BANDWIDTH_7_TARGET_GROUP_56_MASK 0xFFu
+
+//! Field TARGET_GROUP_57 - target_group_57
+#define IMO2_IA_BANDWIDTH_7_TARGET_GROUP_57_POS 8
+//! Field TARGET_GROUP_57 - target_group_57
+#define IMO2_IA_BANDWIDTH_7_TARGET_GROUP_57_MASK 0xFF00u
+
+//! Field TARGET_GROUP_58 - target_group_58
+#define IMO2_IA_BANDWIDTH_7_TARGET_GROUP_58_POS 16
+//! Field TARGET_GROUP_58 - target_group_58
+#define IMO2_IA_BANDWIDTH_7_TARGET_GROUP_58_MASK 0xFF0000u
+
+//! Field TARGET_GROUP_59 - target_group_59
+#define IMO2_IA_BANDWIDTH_7_TARGET_GROUP_59_POS 24
+//! Field TARGET_GROUP_59 - target_group_59
+#define IMO2_IA_BANDWIDTH_7_TARGET_GROUP_59_MASK 0xFF000000u
+
+//! Field TARGET_GROUP_60 - target_group_60
+#define IMO2_IA_BANDWIDTH_7_TARGET_GROUP_60_POS 32
+//! Field TARGET_GROUP_60 - target_group_60
+#define IMO2_IA_BANDWIDTH_7_TARGET_GROUP_60_MASK 0xFF00000000u
+
+//! Field TARGET_GROUP_61 - target_group_61
+#define IMO2_IA_BANDWIDTH_7_TARGET_GROUP_61_POS 40
+//! Field TARGET_GROUP_61 - target_group_61
+#define IMO2_IA_BANDWIDTH_7_TARGET_GROUP_61_MASK 0xFF0000000000u
+
+//! Field TARGET_GROUP_62 - target_group_62
+#define IMO2_IA_BANDWIDTH_7_TARGET_GROUP_62_POS 48
+//! Field TARGET_GROUP_62 - target_group_62
+#define IMO2_IA_BANDWIDTH_7_TARGET_GROUP_62_MASK 0xFF000000000000u
+
+//! Field TARGET_GROUP_63 - target_group_63
+#define IMO2_IA_BANDWIDTH_7_TARGET_GROUP_63_POS 56
+//! Field TARGET_GROUP_63 - target_group_63
+#define IMO2_IA_BANDWIDTH_7_TARGET_GROUP_63_MASK 0xFF00000000000000u
+
+//! @}
+
+//! \defgroup TMI2_PM_ERROR_LOG Register TMI2_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ERROR_LOG 0x80020
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ERROR_LOG 0xA3080020u
+
+//! Register Reset Value
+#define TMI2_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TMI2_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TMI2_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TMI2_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TMI2_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TMI2_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TMI2_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TMI2_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TMI2_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TMI2_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TMI2_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TMI2_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TMI2_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TMI2_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TMI2_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TMI2_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TMI2_PM_CONTROL Register TMI2_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_CONTROL 0x80028
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_CONTROL 0xA3080028u
+
+//! Register Reset Value
+#define TMI2_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TMI2_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TMI2_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TMI2_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TMI2_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TMI2_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TMI2_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TMI2_PM_ERROR_CLEAR_SINGLE Register TMI2_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ERROR_CLEAR_SINGLE 0x80030
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ERROR_CLEAR_SINGLE 0xA3080030u
+
+//! Register Reset Value
+#define TMI2_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TMI2_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TMI2_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TMI2_PM_ERROR_CLEAR_MULTI Register TMI2_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ERROR_CLEAR_MULTI 0x80038
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ERROR_CLEAR_MULTI 0xA3080038u
+
+//! Register Reset Value
+#define TMI2_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TMI2_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TMI2_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TMI2_PM_REQ_INFO_PERMISSION_0 Register TMI2_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_REQ_INFO_PERMISSION_0 0x80048
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_REQ_INFO_PERMISSION_0 0xA3080048u
+
+//! Register Reset Value
+#define TMI2_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_READ_PERMISSION_0 Register TMI2_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_READ_PERMISSION_0 0x80050
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_READ_PERMISSION_0 0xA3080050u
+
+//! Register Reset Value
+#define TMI2_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_WRITE_PERMISSION_0 Register TMI2_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_WRITE_PERMISSION_0 0x80058
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_WRITE_PERMISSION_0 0xA3080058u
+
+//! Register Reset Value
+#define TMI2_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_ADDR_MATCH_1 Register TMI2_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ADDR_MATCH_1 0x80060
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ADDR_MATCH_1 0xA3080060u
+
+//! Register Reset Value
+#define TMI2_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMI2_PM_REQ_INFO_PERMISSION_1 Register TMI2_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_REQ_INFO_PERMISSION_1 0x80068
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_REQ_INFO_PERMISSION_1 0xA3080068u
+
+//! Register Reset Value
+#define TMI2_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_READ_PERMISSION_1 Register TMI2_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_READ_PERMISSION_1 0x80070
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_READ_PERMISSION_1 0xA3080070u
+
+//! Register Reset Value
+#define TMI2_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_WRITE_PERMISSION_1 Register TMI2_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_WRITE_PERMISSION_1 0x80078
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_WRITE_PERMISSION_1 0xA3080078u
+
+//! Register Reset Value
+#define TMI2_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_ADDR_MATCH_2 Register TMI2_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ADDR_MATCH_2 0x80080
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ADDR_MATCH_2 0xA3080080u
+
+//! Register Reset Value
+#define TMI2_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMI2_PM_REQ_INFO_PERMISSION_2 Register TMI2_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_REQ_INFO_PERMISSION_2 0x80088
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_REQ_INFO_PERMISSION_2 0xA3080088u
+
+//! Register Reset Value
+#define TMI2_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_READ_PERMISSION_2 Register TMI2_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_READ_PERMISSION_2 0x80090
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_READ_PERMISSION_2 0xA3080090u
+
+//! Register Reset Value
+#define TMI2_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_WRITE_PERMISSION_2 Register TMI2_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_WRITE_PERMISSION_2 0x80098
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_WRITE_PERMISSION_2 0xA3080098u
+
+//! Register Reset Value
+#define TMI2_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_ADDR_MATCH_3 Register TMI2_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ADDR_MATCH_3 0x800A0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ADDR_MATCH_3 0xA30800A0u
+
+//! Register Reset Value
+#define TMI2_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMI2_PM_REQ_INFO_PERMISSION_3 Register TMI2_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_REQ_INFO_PERMISSION_3 0x800A8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_REQ_INFO_PERMISSION_3 0xA30800A8u
+
+//! Register Reset Value
+#define TMI2_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_READ_PERMISSION_3 Register TMI2_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_READ_PERMISSION_3 0x800B0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_READ_PERMISSION_3 0xA30800B0u
+
+//! Register Reset Value
+#define TMI2_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_WRITE_PERMISSION_3 Register TMI2_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_WRITE_PERMISSION_3 0x800B8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_WRITE_PERMISSION_3 0xA30800B8u
+
+//! Register Reset Value
+#define TMI2_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_ADDR_MATCH_4 Register TMI2_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ADDR_MATCH_4 0x800C0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ADDR_MATCH_4 0xA30800C0u
+
+//! Register Reset Value
+#define TMI2_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMI2_PM_REQ_INFO_PERMISSION_4 Register TMI2_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_REQ_INFO_PERMISSION_4 0x800C8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_REQ_INFO_PERMISSION_4 0xA30800C8u
+
+//! Register Reset Value
+#define TMI2_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_READ_PERMISSION_4 Register TMI2_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_READ_PERMISSION_4 0x800D0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_READ_PERMISSION_4 0xA30800D0u
+
+//! Register Reset Value
+#define TMI2_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_WRITE_PERMISSION_4 Register TMI2_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_WRITE_PERMISSION_4 0x800D8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_WRITE_PERMISSION_4 0xA30800D8u
+
+//! Register Reset Value
+#define TMI2_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_ADDR_MATCH_5 Register TMI2_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ADDR_MATCH_5 0x800E0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ADDR_MATCH_5 0xA30800E0u
+
+//! Register Reset Value
+#define TMI2_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMI2_PM_REQ_INFO_PERMISSION_5 Register TMI2_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_REQ_INFO_PERMISSION_5 0x800E8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_REQ_INFO_PERMISSION_5 0xA30800E8u
+
+//! Register Reset Value
+#define TMI2_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_READ_PERMISSION_5 Register TMI2_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_READ_PERMISSION_5 0x800F0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_READ_PERMISSION_5 0xA30800F0u
+
+//! Register Reset Value
+#define TMI2_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_WRITE_PERMISSION_5 Register TMI2_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_WRITE_PERMISSION_5 0x800F8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_WRITE_PERMISSION_5 0xA30800F8u
+
+//! Register Reset Value
+#define TMI2_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_ADDR_MATCH_6 Register TMI2_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ADDR_MATCH_6 0x80100
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ADDR_MATCH_6 0xA3080100u
+
+//! Register Reset Value
+#define TMI2_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMI2_PM_REQ_INFO_PERMISSION_6 Register TMI2_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_REQ_INFO_PERMISSION_6 0x80108
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_REQ_INFO_PERMISSION_6 0xA3080108u
+
+//! Register Reset Value
+#define TMI2_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_READ_PERMISSION_6 Register TMI2_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_READ_PERMISSION_6 0x80110
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_READ_PERMISSION_6 0xA3080110u
+
+//! Register Reset Value
+#define TMI2_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_WRITE_PERMISSION_6 Register TMI2_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_WRITE_PERMISSION_6 0x80118
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_WRITE_PERMISSION_6 0xA3080118u
+
+//! Register Reset Value
+#define TMI2_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_ADDR_MATCH_7 Register TMI2_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ADDR_MATCH_7 0x80120
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ADDR_MATCH_7 0xA3080120u
+
+//! Register Reset Value
+#define TMI2_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMI2_PM_REQ_INFO_PERMISSION_7 Register TMI2_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_REQ_INFO_PERMISSION_7 0x80128
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_REQ_INFO_PERMISSION_7 0xA3080128u
+
+//! Register Reset Value
+#define TMI2_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_READ_PERMISSION_7 Register TMI2_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_READ_PERMISSION_7 0x80130
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_READ_PERMISSION_7 0xA3080130u
+
+//! Register Reset Value
+#define TMI2_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_WRITE_PERMISSION_7 Register TMI2_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_WRITE_PERMISSION_7 0x80138
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_WRITE_PERMISSION_7 0xA3080138u
+
+//! Register Reset Value
+#define TMI2_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_ADDR_MATCH_8 Register TMI2_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ADDR_MATCH_8 0x80140
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ADDR_MATCH_8 0xA3080140u
+
+//! Register Reset Value
+#define TMI2_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMI2_PM_REQ_INFO_PERMISSION_8 Register TMI2_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_REQ_INFO_PERMISSION_8 0x80148
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_REQ_INFO_PERMISSION_8 0xA3080148u
+
+//! Register Reset Value
+#define TMI2_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_READ_PERMISSION_8 Register TMI2_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_READ_PERMISSION_8 0x80150
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_READ_PERMISSION_8 0xA3080150u
+
+//! Register Reset Value
+#define TMI2_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_WRITE_PERMISSION_8 Register TMI2_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_WRITE_PERMISSION_8 0x80158
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_WRITE_PERMISSION_8 0xA3080158u
+
+//! Register Reset Value
+#define TMI2_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_ADDR_MATCH_9 Register TMI2_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ADDR_MATCH_9 0x80160
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ADDR_MATCH_9 0xA3080160u
+
+//! Register Reset Value
+#define TMI2_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMI2_PM_REQ_INFO_PERMISSION_9 Register TMI2_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_REQ_INFO_PERMISSION_9 0x80168
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_REQ_INFO_PERMISSION_9 0xA3080168u
+
+//! Register Reset Value
+#define TMI2_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_READ_PERMISSION_9 Register TMI2_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_READ_PERMISSION_9 0x80170
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_READ_PERMISSION_9 0xA3080170u
+
+//! Register Reset Value
+#define TMI2_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_WRITE_PERMISSION_9 Register TMI2_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_WRITE_PERMISSION_9 0x80178
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_WRITE_PERMISSION_9 0xA3080178u
+
+//! Register Reset Value
+#define TMI2_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_ADDR_MATCH_10 Register TMI2_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ADDR_MATCH_10 0x80180
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ADDR_MATCH_10 0xA3080180u
+
+//! Register Reset Value
+#define TMI2_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMI2_PM_REQ_INFO_PERMISSION_10 Register TMI2_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_REQ_INFO_PERMISSION_10 0x80188
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_REQ_INFO_PERMISSION_10 0xA3080188u
+
+//! Register Reset Value
+#define TMI2_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_READ_PERMISSION_10 Register TMI2_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_READ_PERMISSION_10 0x80190
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_READ_PERMISSION_10 0xA3080190u
+
+//! Register Reset Value
+#define TMI2_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_WRITE_PERMISSION_10 Register TMI2_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_WRITE_PERMISSION_10 0x80198
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_WRITE_PERMISSION_10 0xA3080198u
+
+//! Register Reset Value
+#define TMI2_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_ADDR_MATCH_11 Register TMI2_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ADDR_MATCH_11 0x801A0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ADDR_MATCH_11 0xA30801A0u
+
+//! Register Reset Value
+#define TMI2_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMI2_PM_REQ_INFO_PERMISSION_11 Register TMI2_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_REQ_INFO_PERMISSION_11 0x801A8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_REQ_INFO_PERMISSION_11 0xA30801A8u
+
+//! Register Reset Value
+#define TMI2_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_READ_PERMISSION_11 Register TMI2_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_READ_PERMISSION_11 0x801B0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_READ_PERMISSION_11 0xA30801B0u
+
+//! Register Reset Value
+#define TMI2_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_WRITE_PERMISSION_11 Register TMI2_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_WRITE_PERMISSION_11 0x801B8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_WRITE_PERMISSION_11 0xA30801B8u
+
+//! Register Reset Value
+#define TMI2_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_ADDR_MATCH_12 Register TMI2_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ADDR_MATCH_12 0x801C0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ADDR_MATCH_12 0xA30801C0u
+
+//! Register Reset Value
+#define TMI2_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMI2_PM_REQ_INFO_PERMISSION_12 Register TMI2_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_REQ_INFO_PERMISSION_12 0x801C8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_REQ_INFO_PERMISSION_12 0xA30801C8u
+
+//! Register Reset Value
+#define TMI2_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_READ_PERMISSION_12 Register TMI2_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_READ_PERMISSION_12 0x801D0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_READ_PERMISSION_12 0xA30801D0u
+
+//! Register Reset Value
+#define TMI2_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_WRITE_PERMISSION_12 Register TMI2_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_WRITE_PERMISSION_12 0x801D8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_WRITE_PERMISSION_12 0xA30801D8u
+
+//! Register Reset Value
+#define TMI2_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_ADDR_MATCH_13 Register TMI2_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ADDR_MATCH_13 0x801E0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ADDR_MATCH_13 0xA30801E0u
+
+//! Register Reset Value
+#define TMI2_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMI2_PM_REQ_INFO_PERMISSION_13 Register TMI2_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_REQ_INFO_PERMISSION_13 0x801E8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_REQ_INFO_PERMISSION_13 0xA30801E8u
+
+//! Register Reset Value
+#define TMI2_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_READ_PERMISSION_13 Register TMI2_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_READ_PERMISSION_13 0x801F0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_READ_PERMISSION_13 0xA30801F0u
+
+//! Register Reset Value
+#define TMI2_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_WRITE_PERMISSION_13 Register TMI2_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_WRITE_PERMISSION_13 0x801F8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_WRITE_PERMISSION_13 0xA30801F8u
+
+//! Register Reset Value
+#define TMI2_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_ADDR_MATCH_14 Register TMI2_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ADDR_MATCH_14 0x80200
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ADDR_MATCH_14 0xA3080200u
+
+//! Register Reset Value
+#define TMI2_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMI2_PM_REQ_INFO_PERMISSION_14 Register TMI2_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_REQ_INFO_PERMISSION_14 0x80208
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_REQ_INFO_PERMISSION_14 0xA3080208u
+
+//! Register Reset Value
+#define TMI2_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_READ_PERMISSION_14 Register TMI2_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_READ_PERMISSION_14 0x80210
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_READ_PERMISSION_14 0xA3080210u
+
+//! Register Reset Value
+#define TMI2_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_WRITE_PERMISSION_14 Register TMI2_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_WRITE_PERMISSION_14 0x80218
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_WRITE_PERMISSION_14 0xA3080218u
+
+//! Register Reset Value
+#define TMI2_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_ADDR_MATCH_15 Register TMI2_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_ADDR_MATCH_15 0x80220
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_ADDR_MATCH_15 0xA3080220u
+
+//! Register Reset Value
+#define TMI2_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMI2_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TMI2_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMI2_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMI2_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMI2_PM_REQ_INFO_PERMISSION_15 Register TMI2_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_REQ_INFO_PERMISSION_15 0x80228
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_REQ_INFO_PERMISSION_15 0xA3080228u
+
+//! Register Reset Value
+#define TMI2_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMI2_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_READ_PERMISSION_15 Register TMI2_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_READ_PERMISSION_15 0x80230
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_READ_PERMISSION_15 0xA3080230u
+
+//! Register Reset Value
+#define TMI2_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMI2_PM_WRITE_PERMISSION_15 Register TMI2_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TMI2_PM_WRITE_PERMISSION_15 0x80238
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMI2_PM_WRITE_PERMISSION_15 0xA3080238u
+
+//! Register Reset Value
+#define TMI2_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMI2_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_ERROR_LOG Register TTOE_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ERROR_LOG 0x80420
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ERROR_LOG 0xA3080420u
+
+//! Register Reset Value
+#define TTOE_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TTOE_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TTOE_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TTOE_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TTOE_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TTOE_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TTOE_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TTOE_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TTOE_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TTOE_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TTOE_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TTOE_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TTOE_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TTOE_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TTOE_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TTOE_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TTOE_PM_CONTROL Register TTOE_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_CONTROL 0x80428
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_CONTROL 0xA3080428u
+
+//! Register Reset Value
+#define TTOE_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TTOE_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TTOE_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TTOE_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TTOE_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TTOE_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TTOE_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TTOE_PM_ERROR_CLEAR_SINGLE Register TTOE_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ERROR_CLEAR_SINGLE 0x80430
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ERROR_CLEAR_SINGLE 0xA3080430u
+
+//! Register Reset Value
+#define TTOE_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TTOE_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TTOE_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TTOE_PM_ERROR_CLEAR_MULTI Register TTOE_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ERROR_CLEAR_MULTI 0x80438
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ERROR_CLEAR_MULTI 0xA3080438u
+
+//! Register Reset Value
+#define TTOE_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TTOE_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TTOE_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TTOE_PM_REQ_INFO_PERMISSION_0 Register TTOE_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_REQ_INFO_PERMISSION_0 0x80448
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_REQ_INFO_PERMISSION_0 0xA3080448u
+
+//! Register Reset Value
+#define TTOE_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_READ_PERMISSION_0 Register TTOE_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_READ_PERMISSION_0 0x80450
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_READ_PERMISSION_0 0xA3080450u
+
+//! Register Reset Value
+#define TTOE_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_WRITE_PERMISSION_0 Register TTOE_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_WRITE_PERMISSION_0 0x80458
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_WRITE_PERMISSION_0 0xA3080458u
+
+//! Register Reset Value
+#define TTOE_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_ADDR_MATCH_1 Register TTOE_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ADDR_MATCH_1 0x80460
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ADDR_MATCH_1 0xA3080460u
+
+//! Register Reset Value
+#define TTOE_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TTOE_PM_REQ_INFO_PERMISSION_1 Register TTOE_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_REQ_INFO_PERMISSION_1 0x80468
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_REQ_INFO_PERMISSION_1 0xA3080468u
+
+//! Register Reset Value
+#define TTOE_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_READ_PERMISSION_1 Register TTOE_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_READ_PERMISSION_1 0x80470
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_READ_PERMISSION_1 0xA3080470u
+
+//! Register Reset Value
+#define TTOE_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_WRITE_PERMISSION_1 Register TTOE_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_WRITE_PERMISSION_1 0x80478
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_WRITE_PERMISSION_1 0xA3080478u
+
+//! Register Reset Value
+#define TTOE_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_ADDR_MATCH_2 Register TTOE_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ADDR_MATCH_2 0x80480
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ADDR_MATCH_2 0xA3080480u
+
+//! Register Reset Value
+#define TTOE_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TTOE_PM_REQ_INFO_PERMISSION_2 Register TTOE_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_REQ_INFO_PERMISSION_2 0x80488
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_REQ_INFO_PERMISSION_2 0xA3080488u
+
+//! Register Reset Value
+#define TTOE_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_READ_PERMISSION_2 Register TTOE_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_READ_PERMISSION_2 0x80490
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_READ_PERMISSION_2 0xA3080490u
+
+//! Register Reset Value
+#define TTOE_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_WRITE_PERMISSION_2 Register TTOE_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_WRITE_PERMISSION_2 0x80498
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_WRITE_PERMISSION_2 0xA3080498u
+
+//! Register Reset Value
+#define TTOE_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_ADDR_MATCH_3 Register TTOE_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ADDR_MATCH_3 0x804A0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ADDR_MATCH_3 0xA30804A0u
+
+//! Register Reset Value
+#define TTOE_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TTOE_PM_REQ_INFO_PERMISSION_3 Register TTOE_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_REQ_INFO_PERMISSION_3 0x804A8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_REQ_INFO_PERMISSION_3 0xA30804A8u
+
+//! Register Reset Value
+#define TTOE_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_READ_PERMISSION_3 Register TTOE_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_READ_PERMISSION_3 0x804B0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_READ_PERMISSION_3 0xA30804B0u
+
+//! Register Reset Value
+#define TTOE_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_WRITE_PERMISSION_3 Register TTOE_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_WRITE_PERMISSION_3 0x804B8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_WRITE_PERMISSION_3 0xA30804B8u
+
+//! Register Reset Value
+#define TTOE_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_ADDR_MATCH_4 Register TTOE_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ADDR_MATCH_4 0x804C0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ADDR_MATCH_4 0xA30804C0u
+
+//! Register Reset Value
+#define TTOE_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TTOE_PM_REQ_INFO_PERMISSION_4 Register TTOE_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_REQ_INFO_PERMISSION_4 0x804C8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_REQ_INFO_PERMISSION_4 0xA30804C8u
+
+//! Register Reset Value
+#define TTOE_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_READ_PERMISSION_4 Register TTOE_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_READ_PERMISSION_4 0x804D0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_READ_PERMISSION_4 0xA30804D0u
+
+//! Register Reset Value
+#define TTOE_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_WRITE_PERMISSION_4 Register TTOE_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_WRITE_PERMISSION_4 0x804D8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_WRITE_PERMISSION_4 0xA30804D8u
+
+//! Register Reset Value
+#define TTOE_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_ADDR_MATCH_5 Register TTOE_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ADDR_MATCH_5 0x804E0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ADDR_MATCH_5 0xA30804E0u
+
+//! Register Reset Value
+#define TTOE_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TTOE_PM_REQ_INFO_PERMISSION_5 Register TTOE_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_REQ_INFO_PERMISSION_5 0x804E8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_REQ_INFO_PERMISSION_5 0xA30804E8u
+
+//! Register Reset Value
+#define TTOE_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_READ_PERMISSION_5 Register TTOE_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_READ_PERMISSION_5 0x804F0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_READ_PERMISSION_5 0xA30804F0u
+
+//! Register Reset Value
+#define TTOE_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_WRITE_PERMISSION_5 Register TTOE_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_WRITE_PERMISSION_5 0x804F8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_WRITE_PERMISSION_5 0xA30804F8u
+
+//! Register Reset Value
+#define TTOE_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_ADDR_MATCH_6 Register TTOE_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ADDR_MATCH_6 0x80500
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ADDR_MATCH_6 0xA3080500u
+
+//! Register Reset Value
+#define TTOE_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TTOE_PM_REQ_INFO_PERMISSION_6 Register TTOE_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_REQ_INFO_PERMISSION_6 0x80508
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_REQ_INFO_PERMISSION_6 0xA3080508u
+
+//! Register Reset Value
+#define TTOE_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_READ_PERMISSION_6 Register TTOE_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_READ_PERMISSION_6 0x80510
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_READ_PERMISSION_6 0xA3080510u
+
+//! Register Reset Value
+#define TTOE_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_WRITE_PERMISSION_6 Register TTOE_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_WRITE_PERMISSION_6 0x80518
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_WRITE_PERMISSION_6 0xA3080518u
+
+//! Register Reset Value
+#define TTOE_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_ADDR_MATCH_7 Register TTOE_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ADDR_MATCH_7 0x80520
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ADDR_MATCH_7 0xA3080520u
+
+//! Register Reset Value
+#define TTOE_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TTOE_PM_REQ_INFO_PERMISSION_7 Register TTOE_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_REQ_INFO_PERMISSION_7 0x80528
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_REQ_INFO_PERMISSION_7 0xA3080528u
+
+//! Register Reset Value
+#define TTOE_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_READ_PERMISSION_7 Register TTOE_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_READ_PERMISSION_7 0x80530
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_READ_PERMISSION_7 0xA3080530u
+
+//! Register Reset Value
+#define TTOE_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_WRITE_PERMISSION_7 Register TTOE_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_WRITE_PERMISSION_7 0x80538
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_WRITE_PERMISSION_7 0xA3080538u
+
+//! Register Reset Value
+#define TTOE_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_ADDR_MATCH_8 Register TTOE_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ADDR_MATCH_8 0x80540
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ADDR_MATCH_8 0xA3080540u
+
+//! Register Reset Value
+#define TTOE_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TTOE_PM_REQ_INFO_PERMISSION_8 Register TTOE_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_REQ_INFO_PERMISSION_8 0x80548
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_REQ_INFO_PERMISSION_8 0xA3080548u
+
+//! Register Reset Value
+#define TTOE_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_READ_PERMISSION_8 Register TTOE_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_READ_PERMISSION_8 0x80550
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_READ_PERMISSION_8 0xA3080550u
+
+//! Register Reset Value
+#define TTOE_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_WRITE_PERMISSION_8 Register TTOE_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_WRITE_PERMISSION_8 0x80558
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_WRITE_PERMISSION_8 0xA3080558u
+
+//! Register Reset Value
+#define TTOE_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_ADDR_MATCH_9 Register TTOE_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ADDR_MATCH_9 0x80560
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ADDR_MATCH_9 0xA3080560u
+
+//! Register Reset Value
+#define TTOE_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TTOE_PM_REQ_INFO_PERMISSION_9 Register TTOE_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_REQ_INFO_PERMISSION_9 0x80568
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_REQ_INFO_PERMISSION_9 0xA3080568u
+
+//! Register Reset Value
+#define TTOE_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_READ_PERMISSION_9 Register TTOE_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_READ_PERMISSION_9 0x80570
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_READ_PERMISSION_9 0xA3080570u
+
+//! Register Reset Value
+#define TTOE_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_WRITE_PERMISSION_9 Register TTOE_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_WRITE_PERMISSION_9 0x80578
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_WRITE_PERMISSION_9 0xA3080578u
+
+//! Register Reset Value
+#define TTOE_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_ADDR_MATCH_10 Register TTOE_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ADDR_MATCH_10 0x80580
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ADDR_MATCH_10 0xA3080580u
+
+//! Register Reset Value
+#define TTOE_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TTOE_PM_REQ_INFO_PERMISSION_10 Register TTOE_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_REQ_INFO_PERMISSION_10 0x80588
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_REQ_INFO_PERMISSION_10 0xA3080588u
+
+//! Register Reset Value
+#define TTOE_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_READ_PERMISSION_10 Register TTOE_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_READ_PERMISSION_10 0x80590
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_READ_PERMISSION_10 0xA3080590u
+
+//! Register Reset Value
+#define TTOE_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_WRITE_PERMISSION_10 Register TTOE_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_WRITE_PERMISSION_10 0x80598
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_WRITE_PERMISSION_10 0xA3080598u
+
+//! Register Reset Value
+#define TTOE_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_ADDR_MATCH_11 Register TTOE_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ADDR_MATCH_11 0x805A0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ADDR_MATCH_11 0xA30805A0u
+
+//! Register Reset Value
+#define TTOE_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TTOE_PM_REQ_INFO_PERMISSION_11 Register TTOE_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_REQ_INFO_PERMISSION_11 0x805A8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_REQ_INFO_PERMISSION_11 0xA30805A8u
+
+//! Register Reset Value
+#define TTOE_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_READ_PERMISSION_11 Register TTOE_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_READ_PERMISSION_11 0x805B0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_READ_PERMISSION_11 0xA30805B0u
+
+//! Register Reset Value
+#define TTOE_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_WRITE_PERMISSION_11 Register TTOE_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_WRITE_PERMISSION_11 0x805B8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_WRITE_PERMISSION_11 0xA30805B8u
+
+//! Register Reset Value
+#define TTOE_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_ADDR_MATCH_12 Register TTOE_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ADDR_MATCH_12 0x805C0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ADDR_MATCH_12 0xA30805C0u
+
+//! Register Reset Value
+#define TTOE_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TTOE_PM_REQ_INFO_PERMISSION_12 Register TTOE_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_REQ_INFO_PERMISSION_12 0x805C8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_REQ_INFO_PERMISSION_12 0xA30805C8u
+
+//! Register Reset Value
+#define TTOE_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_READ_PERMISSION_12 Register TTOE_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_READ_PERMISSION_12 0x805D0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_READ_PERMISSION_12 0xA30805D0u
+
+//! Register Reset Value
+#define TTOE_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_WRITE_PERMISSION_12 Register TTOE_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_WRITE_PERMISSION_12 0x805D8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_WRITE_PERMISSION_12 0xA30805D8u
+
+//! Register Reset Value
+#define TTOE_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_ADDR_MATCH_13 Register TTOE_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ADDR_MATCH_13 0x805E0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ADDR_MATCH_13 0xA30805E0u
+
+//! Register Reset Value
+#define TTOE_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TTOE_PM_REQ_INFO_PERMISSION_13 Register TTOE_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_REQ_INFO_PERMISSION_13 0x805E8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_REQ_INFO_PERMISSION_13 0xA30805E8u
+
+//! Register Reset Value
+#define TTOE_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_READ_PERMISSION_13 Register TTOE_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_READ_PERMISSION_13 0x805F0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_READ_PERMISSION_13 0xA30805F0u
+
+//! Register Reset Value
+#define TTOE_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_WRITE_PERMISSION_13 Register TTOE_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_WRITE_PERMISSION_13 0x805F8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_WRITE_PERMISSION_13 0xA30805F8u
+
+//! Register Reset Value
+#define TTOE_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_ADDR_MATCH_14 Register TTOE_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ADDR_MATCH_14 0x80600
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ADDR_MATCH_14 0xA3080600u
+
+//! Register Reset Value
+#define TTOE_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TTOE_PM_REQ_INFO_PERMISSION_14 Register TTOE_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_REQ_INFO_PERMISSION_14 0x80608
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_REQ_INFO_PERMISSION_14 0xA3080608u
+
+//! Register Reset Value
+#define TTOE_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_READ_PERMISSION_14 Register TTOE_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_READ_PERMISSION_14 0x80610
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_READ_PERMISSION_14 0xA3080610u
+
+//! Register Reset Value
+#define TTOE_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_WRITE_PERMISSION_14 Register TTOE_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_WRITE_PERMISSION_14 0x80618
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_WRITE_PERMISSION_14 0xA3080618u
+
+//! Register Reset Value
+#define TTOE_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_ADDR_MATCH_15 Register TTOE_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_ADDR_MATCH_15 0x80620
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_ADDR_MATCH_15 0xA3080620u
+
+//! Register Reset Value
+#define TTOE_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TTOE_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TTOE_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TTOE_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TTOE_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TTOE_PM_REQ_INFO_PERMISSION_15 Register TTOE_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_REQ_INFO_PERMISSION_15 0x80628
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_REQ_INFO_PERMISSION_15 0xA3080628u
+
+//! Register Reset Value
+#define TTOE_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TTOE_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_READ_PERMISSION_15 Register TTOE_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_READ_PERMISSION_15 0x80630
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_READ_PERMISSION_15 0xA3080630u
+
+//! Register Reset Value
+#define TTOE_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TTOE_PM_WRITE_PERMISSION_15 Register TTOE_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TTOE_PM_WRITE_PERMISSION_15 0x80638
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TTOE_PM_WRITE_PERMISSION_15 0xA3080638u
+
+//! Register Reset Value
+#define TTOE_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TTOE_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_ERROR_LOG Register TMPE_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ERROR_LOG 0x80820
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ERROR_LOG 0xA3080820u
+
+//! Register Reset Value
+#define TMPE_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TMPE_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TMPE_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TMPE_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TMPE_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TMPE_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TMPE_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TMPE_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TMPE_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TMPE_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TMPE_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TMPE_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TMPE_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TMPE_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TMPE_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TMPE_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TMPE_PM_CONTROL Register TMPE_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_CONTROL 0x80828
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_CONTROL 0xA3080828u
+
+//! Register Reset Value
+#define TMPE_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TMPE_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TMPE_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TMPE_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TMPE_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TMPE_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TMPE_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TMPE_PM_ERROR_CLEAR_SINGLE Register TMPE_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ERROR_CLEAR_SINGLE 0x80830
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ERROR_CLEAR_SINGLE 0xA3080830u
+
+//! Register Reset Value
+#define TMPE_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TMPE_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TMPE_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TMPE_PM_ERROR_CLEAR_MULTI Register TMPE_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ERROR_CLEAR_MULTI 0x80838
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ERROR_CLEAR_MULTI 0xA3080838u
+
+//! Register Reset Value
+#define TMPE_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TMPE_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TMPE_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TMPE_PM_REQ_INFO_PERMISSION_0 Register TMPE_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_REQ_INFO_PERMISSION_0 0x80848
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_REQ_INFO_PERMISSION_0 0xA3080848u
+
+//! Register Reset Value
+#define TMPE_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_READ_PERMISSION_0 Register TMPE_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_READ_PERMISSION_0 0x80850
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_READ_PERMISSION_0 0xA3080850u
+
+//! Register Reset Value
+#define TMPE_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_WRITE_PERMISSION_0 Register TMPE_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_WRITE_PERMISSION_0 0x80858
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_WRITE_PERMISSION_0 0xA3080858u
+
+//! Register Reset Value
+#define TMPE_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_ADDR_MATCH_1 Register TMPE_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ADDR_MATCH_1 0x80860
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ADDR_MATCH_1 0xA3080860u
+
+//! Register Reset Value
+#define TMPE_PM_ADDR_MATCH_1_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMPE_PM_REQ_INFO_PERMISSION_1 Register TMPE_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_REQ_INFO_PERMISSION_1 0x80868
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_REQ_INFO_PERMISSION_1 0xA3080868u
+
+//! Register Reset Value
+#define TMPE_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_READ_PERMISSION_1 Register TMPE_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_READ_PERMISSION_1 0x80870
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_READ_PERMISSION_1 0xA3080870u
+
+//! Register Reset Value
+#define TMPE_PM_READ_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_WRITE_PERMISSION_1 Register TMPE_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_WRITE_PERMISSION_1 0x80878
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_WRITE_PERMISSION_1 0xA3080878u
+
+//! Register Reset Value
+#define TMPE_PM_WRITE_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_ADDR_MATCH_2 Register TMPE_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ADDR_MATCH_2 0x80880
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ADDR_MATCH_2 0xA3080880u
+
+//! Register Reset Value
+#define TMPE_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMPE_PM_REQ_INFO_PERMISSION_2 Register TMPE_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_REQ_INFO_PERMISSION_2 0x80888
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_REQ_INFO_PERMISSION_2 0xA3080888u
+
+//! Register Reset Value
+#define TMPE_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_READ_PERMISSION_2 Register TMPE_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_READ_PERMISSION_2 0x80890
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_READ_PERMISSION_2 0xA3080890u
+
+//! Register Reset Value
+#define TMPE_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_WRITE_PERMISSION_2 Register TMPE_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_WRITE_PERMISSION_2 0x80898
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_WRITE_PERMISSION_2 0xA3080898u
+
+//! Register Reset Value
+#define TMPE_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_ADDR_MATCH_3 Register TMPE_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ADDR_MATCH_3 0x808A0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ADDR_MATCH_3 0xA30808A0u
+
+//! Register Reset Value
+#define TMPE_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMPE_PM_REQ_INFO_PERMISSION_3 Register TMPE_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_REQ_INFO_PERMISSION_3 0x808A8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_REQ_INFO_PERMISSION_3 0xA30808A8u
+
+//! Register Reset Value
+#define TMPE_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_READ_PERMISSION_3 Register TMPE_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_READ_PERMISSION_3 0x808B0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_READ_PERMISSION_3 0xA30808B0u
+
+//! Register Reset Value
+#define TMPE_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_WRITE_PERMISSION_3 Register TMPE_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_WRITE_PERMISSION_3 0x808B8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_WRITE_PERMISSION_3 0xA30808B8u
+
+//! Register Reset Value
+#define TMPE_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_ADDR_MATCH_4 Register TMPE_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ADDR_MATCH_4 0x808C0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ADDR_MATCH_4 0xA30808C0u
+
+//! Register Reset Value
+#define TMPE_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMPE_PM_REQ_INFO_PERMISSION_4 Register TMPE_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_REQ_INFO_PERMISSION_4 0x808C8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_REQ_INFO_PERMISSION_4 0xA30808C8u
+
+//! Register Reset Value
+#define TMPE_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_READ_PERMISSION_4 Register TMPE_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_READ_PERMISSION_4 0x808D0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_READ_PERMISSION_4 0xA30808D0u
+
+//! Register Reset Value
+#define TMPE_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_WRITE_PERMISSION_4 Register TMPE_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_WRITE_PERMISSION_4 0x808D8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_WRITE_PERMISSION_4 0xA30808D8u
+
+//! Register Reset Value
+#define TMPE_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_ADDR_MATCH_5 Register TMPE_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ADDR_MATCH_5 0x808E0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ADDR_MATCH_5 0xA30808E0u
+
+//! Register Reset Value
+#define TMPE_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMPE_PM_REQ_INFO_PERMISSION_5 Register TMPE_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_REQ_INFO_PERMISSION_5 0x808E8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_REQ_INFO_PERMISSION_5 0xA30808E8u
+
+//! Register Reset Value
+#define TMPE_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_READ_PERMISSION_5 Register TMPE_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_READ_PERMISSION_5 0x808F0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_READ_PERMISSION_5 0xA30808F0u
+
+//! Register Reset Value
+#define TMPE_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_WRITE_PERMISSION_5 Register TMPE_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_WRITE_PERMISSION_5 0x808F8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_WRITE_PERMISSION_5 0xA30808F8u
+
+//! Register Reset Value
+#define TMPE_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_ADDR_MATCH_6 Register TMPE_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ADDR_MATCH_6 0x80900
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ADDR_MATCH_6 0xA3080900u
+
+//! Register Reset Value
+#define TMPE_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMPE_PM_REQ_INFO_PERMISSION_6 Register TMPE_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_REQ_INFO_PERMISSION_6 0x80908
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_REQ_INFO_PERMISSION_6 0xA3080908u
+
+//! Register Reset Value
+#define TMPE_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_READ_PERMISSION_6 Register TMPE_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_READ_PERMISSION_6 0x80910
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_READ_PERMISSION_6 0xA3080910u
+
+//! Register Reset Value
+#define TMPE_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_WRITE_PERMISSION_6 Register TMPE_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_WRITE_PERMISSION_6 0x80918
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_WRITE_PERMISSION_6 0xA3080918u
+
+//! Register Reset Value
+#define TMPE_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_ADDR_MATCH_7 Register TMPE_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ADDR_MATCH_7 0x80920
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ADDR_MATCH_7 0xA3080920u
+
+//! Register Reset Value
+#define TMPE_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMPE_PM_REQ_INFO_PERMISSION_7 Register TMPE_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_REQ_INFO_PERMISSION_7 0x80928
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_REQ_INFO_PERMISSION_7 0xA3080928u
+
+//! Register Reset Value
+#define TMPE_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_READ_PERMISSION_7 Register TMPE_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_READ_PERMISSION_7 0x80930
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_READ_PERMISSION_7 0xA3080930u
+
+//! Register Reset Value
+#define TMPE_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_WRITE_PERMISSION_7 Register TMPE_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_WRITE_PERMISSION_7 0x80938
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_WRITE_PERMISSION_7 0xA3080938u
+
+//! Register Reset Value
+#define TMPE_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_ADDR_MATCH_8 Register TMPE_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ADDR_MATCH_8 0x80940
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ADDR_MATCH_8 0xA3080940u
+
+//! Register Reset Value
+#define TMPE_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMPE_PM_REQ_INFO_PERMISSION_8 Register TMPE_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_REQ_INFO_PERMISSION_8 0x80948
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_REQ_INFO_PERMISSION_8 0xA3080948u
+
+//! Register Reset Value
+#define TMPE_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_READ_PERMISSION_8 Register TMPE_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_READ_PERMISSION_8 0x80950
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_READ_PERMISSION_8 0xA3080950u
+
+//! Register Reset Value
+#define TMPE_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_WRITE_PERMISSION_8 Register TMPE_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_WRITE_PERMISSION_8 0x80958
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_WRITE_PERMISSION_8 0xA3080958u
+
+//! Register Reset Value
+#define TMPE_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_ADDR_MATCH_9 Register TMPE_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ADDR_MATCH_9 0x80960
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ADDR_MATCH_9 0xA3080960u
+
+//! Register Reset Value
+#define TMPE_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMPE_PM_REQ_INFO_PERMISSION_9 Register TMPE_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_REQ_INFO_PERMISSION_9 0x80968
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_REQ_INFO_PERMISSION_9 0xA3080968u
+
+//! Register Reset Value
+#define TMPE_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_READ_PERMISSION_9 Register TMPE_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_READ_PERMISSION_9 0x80970
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_READ_PERMISSION_9 0xA3080970u
+
+//! Register Reset Value
+#define TMPE_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_WRITE_PERMISSION_9 Register TMPE_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_WRITE_PERMISSION_9 0x80978
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_WRITE_PERMISSION_9 0xA3080978u
+
+//! Register Reset Value
+#define TMPE_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_ADDR_MATCH_10 Register TMPE_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ADDR_MATCH_10 0x80980
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ADDR_MATCH_10 0xA3080980u
+
+//! Register Reset Value
+#define TMPE_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMPE_PM_REQ_INFO_PERMISSION_10 Register TMPE_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_REQ_INFO_PERMISSION_10 0x80988
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_REQ_INFO_PERMISSION_10 0xA3080988u
+
+//! Register Reset Value
+#define TMPE_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_READ_PERMISSION_10 Register TMPE_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_READ_PERMISSION_10 0x80990
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_READ_PERMISSION_10 0xA3080990u
+
+//! Register Reset Value
+#define TMPE_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_WRITE_PERMISSION_10 Register TMPE_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_WRITE_PERMISSION_10 0x80998
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_WRITE_PERMISSION_10 0xA3080998u
+
+//! Register Reset Value
+#define TMPE_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_ADDR_MATCH_11 Register TMPE_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ADDR_MATCH_11 0x809A0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ADDR_MATCH_11 0xA30809A0u
+
+//! Register Reset Value
+#define TMPE_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMPE_PM_REQ_INFO_PERMISSION_11 Register TMPE_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_REQ_INFO_PERMISSION_11 0x809A8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_REQ_INFO_PERMISSION_11 0xA30809A8u
+
+//! Register Reset Value
+#define TMPE_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_READ_PERMISSION_11 Register TMPE_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_READ_PERMISSION_11 0x809B0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_READ_PERMISSION_11 0xA30809B0u
+
+//! Register Reset Value
+#define TMPE_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_WRITE_PERMISSION_11 Register TMPE_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_WRITE_PERMISSION_11 0x809B8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_WRITE_PERMISSION_11 0xA30809B8u
+
+//! Register Reset Value
+#define TMPE_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_ADDR_MATCH_12 Register TMPE_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ADDR_MATCH_12 0x809C0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ADDR_MATCH_12 0xA30809C0u
+
+//! Register Reset Value
+#define TMPE_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMPE_PM_REQ_INFO_PERMISSION_12 Register TMPE_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_REQ_INFO_PERMISSION_12 0x809C8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_REQ_INFO_PERMISSION_12 0xA30809C8u
+
+//! Register Reset Value
+#define TMPE_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_READ_PERMISSION_12 Register TMPE_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_READ_PERMISSION_12 0x809D0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_READ_PERMISSION_12 0xA30809D0u
+
+//! Register Reset Value
+#define TMPE_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_WRITE_PERMISSION_12 Register TMPE_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_WRITE_PERMISSION_12 0x809D8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_WRITE_PERMISSION_12 0xA30809D8u
+
+//! Register Reset Value
+#define TMPE_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_ADDR_MATCH_13 Register TMPE_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ADDR_MATCH_13 0x809E0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ADDR_MATCH_13 0xA30809E0u
+
+//! Register Reset Value
+#define TMPE_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMPE_PM_REQ_INFO_PERMISSION_13 Register TMPE_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_REQ_INFO_PERMISSION_13 0x809E8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_REQ_INFO_PERMISSION_13 0xA30809E8u
+
+//! Register Reset Value
+#define TMPE_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_READ_PERMISSION_13 Register TMPE_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_READ_PERMISSION_13 0x809F0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_READ_PERMISSION_13 0xA30809F0u
+
+//! Register Reset Value
+#define TMPE_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_WRITE_PERMISSION_13 Register TMPE_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_WRITE_PERMISSION_13 0x809F8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_WRITE_PERMISSION_13 0xA30809F8u
+
+//! Register Reset Value
+#define TMPE_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_ADDR_MATCH_14 Register TMPE_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ADDR_MATCH_14 0x80A00
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ADDR_MATCH_14 0xA3080A00u
+
+//! Register Reset Value
+#define TMPE_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMPE_PM_REQ_INFO_PERMISSION_14 Register TMPE_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_REQ_INFO_PERMISSION_14 0x80A08
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_REQ_INFO_PERMISSION_14 0xA3080A08u
+
+//! Register Reset Value
+#define TMPE_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_READ_PERMISSION_14 Register TMPE_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_READ_PERMISSION_14 0x80A10
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_READ_PERMISSION_14 0xA3080A10u
+
+//! Register Reset Value
+#define TMPE_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_WRITE_PERMISSION_14 Register TMPE_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_WRITE_PERMISSION_14 0x80A18
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_WRITE_PERMISSION_14 0xA3080A18u
+
+//! Register Reset Value
+#define TMPE_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_ADDR_MATCH_15 Register TMPE_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_ADDR_MATCH_15 0x80A20
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_ADDR_MATCH_15 0xA3080A20u
+
+//! Register Reset Value
+#define TMPE_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TMPE_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TMPE_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TMPE_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TMPE_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TMPE_PM_REQ_INFO_PERMISSION_15 Register TMPE_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_REQ_INFO_PERMISSION_15 0x80A28
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_REQ_INFO_PERMISSION_15 0xA3080A28u
+
+//! Register Reset Value
+#define TMPE_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TMPE_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_READ_PERMISSION_15 Register TMPE_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_READ_PERMISSION_15 0x80A30
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_READ_PERMISSION_15 0xA3080A30u
+
+//! Register Reset Value
+#define TMPE_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TMPE_PM_WRITE_PERMISSION_15 Register TMPE_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TMPE_PM_WRITE_PERMISSION_15 0x80A38
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TMPE_PM_WRITE_PERMISSION_15 0xA3080A38u
+
+//! Register Reset Value
+#define TMPE_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TMPE_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_ERROR_LOG Register TREG7_PM_ERROR_LOG - error_log
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ERROR_LOG 0x80C20
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ERROR_LOG 0xA3080C20u
+
+//! Register Reset Value
+#define TREG7_PM_ERROR_LOG_RST 0x0000000000000000u
+
+//! Field CMD - cmd
+#define TREG7_PM_ERROR_LOG_CMD_POS 0
+//! Field CMD - cmd
+#define TREG7_PM_ERROR_LOG_CMD_MASK 0x7u
+
+//! Field REGION - region
+#define TREG7_PM_ERROR_LOG_REGION_POS 4
+//! Field REGION - region
+#define TREG7_PM_ERROR_LOG_REGION_MASK 0xF0u
+
+//! Field INITID - initid
+#define TREG7_PM_ERROR_LOG_INITID_POS 8
+//! Field INITID - initid
+#define TREG7_PM_ERROR_LOG_INITID_MASK 0xFF00u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_ERROR_LOG_REQ_INFO_POS 16
+//! Field REQ_INFO - req_info
+#define TREG7_PM_ERROR_LOG_REQ_INFO_MASK 0x1F0000u
+
+//! Field CODE - code
+#define TREG7_PM_ERROR_LOG_CODE_POS 24
+//! Field CODE - code
+#define TREG7_PM_ERROR_LOG_CODE_MASK 0xF000000u
+
+//! Field SECONDARY - secondary
+#define TREG7_PM_ERROR_LOG_SECONDARY_POS 30
+//! Field SECONDARY - secondary
+#define TREG7_PM_ERROR_LOG_SECONDARY_MASK 0x40000000u
+
+//! Field MULTI - multi
+#define TREG7_PM_ERROR_LOG_MULTI_POS 31
+//! Field MULTI - multi
+#define TREG7_PM_ERROR_LOG_MULTI_MASK 0x80000000u
+
+//! Field GROUP - group
+#define TREG7_PM_ERROR_LOG_GROUP_POS 32
+//! Field GROUP - group
+#define TREG7_PM_ERROR_LOG_GROUP_MASK 0x3F00000000u
+
+//! @}
+
+//! \defgroup TREG7_PM_CONTROL Register TREG7_PM_CONTROL - control
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_CONTROL 0x80C28
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_CONTROL 0xA3080C28u
+
+//! Register Reset Value
+#define TREG7_PM_CONTROL_RST 0x0000000000000000u
+
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TREG7_PM_CONTROL_ERROR_PRIMARY_REP_POS 24
+//! Field ERROR_PRIMARY_REP - error_primary_rep
+#define TREG7_PM_CONTROL_ERROR_PRIMARY_REP_MASK 0x1000000u
+
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TREG7_PM_CONTROL_ERROR_SECONDARY_REP_POS 25
+//! Field ERROR_SECONDARY_REP - error_secondary_rep
+#define TREG7_PM_CONTROL_ERROR_SECONDARY_REP_MASK 0x2000000u
+
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TREG7_PM_CONTROL_SECONDARY_REP_SHADOW_POS 30
+//! Field SECONDARY_REP_SHADOW - secondary_rep_shadow
+#define TREG7_PM_CONTROL_SECONDARY_REP_SHADOW_MASK 0x40000000u
+
+//! @}
+
+//! \defgroup TREG7_PM_ERROR_CLEAR_SINGLE Register TREG7_PM_ERROR_CLEAR_SINGLE - error_clear_single
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ERROR_CLEAR_SINGLE 0x80C30
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ERROR_CLEAR_SINGLE 0xA3080C30u
+
+//! Register Reset Value
+#define TREG7_PM_ERROR_CLEAR_SINGLE_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TREG7_PM_ERROR_CLEAR_SINGLE_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TREG7_PM_ERROR_CLEAR_SINGLE_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TREG7_PM_ERROR_CLEAR_MULTI Register TREG7_PM_ERROR_CLEAR_MULTI - error_clear_multi
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ERROR_CLEAR_MULTI 0x80C38
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ERROR_CLEAR_MULTI 0xA3080C38u
+
+//! Register Reset Value
+#define TREG7_PM_ERROR_CLEAR_MULTI_RST 0x0000000000000000u
+
+//! Field CLEAR - clear
+#define TREG7_PM_ERROR_CLEAR_MULTI_CLEAR_POS 0
+//! Field CLEAR - clear
+#define TREG7_PM_ERROR_CLEAR_MULTI_CLEAR_MASK 0x1u
+
+//! @}
+
+//! \defgroup TREG7_PM_REQ_INFO_PERMISSION_0 Register TREG7_PM_REQ_INFO_PERMISSION_0 - req_info_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_REQ_INFO_PERMISSION_0 0x80C48
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_REQ_INFO_PERMISSION_0 0xA3080C48u
+
+//! Register Reset Value
+#define TREG7_PM_REQ_INFO_PERMISSION_0_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_0_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_0_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_READ_PERMISSION_0 Register TREG7_PM_READ_PERMISSION_0 - read_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_READ_PERMISSION_0 0x80C50
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_READ_PERMISSION_0 0xA3080C50u
+
+//! Register Reset Value
+#define TREG7_PM_READ_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_0_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TREG7_PM_WRITE_PERMISSION_0 Register TREG7_PM_WRITE_PERMISSION_0 - write_permission_0
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_WRITE_PERMISSION_0 0x80C58
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_WRITE_PERMISSION_0 0xA3080C58u
+
+//! Register Reset Value
+#define TREG7_PM_WRITE_PERMISSION_0_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_0_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_0_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TREG7_PM_ADDR_MATCH_1 Register TREG7_PM_ADDR_MATCH_1 - addr_match_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ADDR_MATCH_1 0x80C60
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ADDR_MATCH_1 0xA3080C60u
+
+//! Register Reset Value
+#define TREG7_PM_ADDR_MATCH_1_RST 0x0000000000080050u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_1_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_1_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_1_SIZE_POS 3
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_1_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_1_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_1_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_1_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_1_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG7_PM_REQ_INFO_PERMISSION_1 Register TREG7_PM_REQ_INFO_PERMISSION_1 - req_info_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_REQ_INFO_PERMISSION_1 0x80C68
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_REQ_INFO_PERMISSION_1 0xA3080C68u
+
+//! Register Reset Value
+#define TREG7_PM_REQ_INFO_PERMISSION_1_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_1_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_1_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_READ_PERMISSION_1 Register TREG7_PM_READ_PERMISSION_1 - read_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_READ_PERMISSION_1 0x80C70
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_READ_PERMISSION_1 0xA3080C70u
+
+//! Register Reset Value
+#define TREG7_PM_READ_PERMISSION_1_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_1_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TREG7_PM_WRITE_PERMISSION_1 Register TREG7_PM_WRITE_PERMISSION_1 - write_permission_1
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_WRITE_PERMISSION_1 0x80C78
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_WRITE_PERMISSION_1 0xA3080C78u
+
+//! Register Reset Value
+#define TREG7_PM_WRITE_PERMISSION_1_RST 0x0000000000000001u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_1_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_1_BIT_VECTOR_MASK 0x3Fu
+
+//! @}
+
+//! \defgroup TREG7_PM_ADDR_MATCH_2 Register TREG7_PM_ADDR_MATCH_2 - addr_match_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ADDR_MATCH_2 0x80C80
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ADDR_MATCH_2 0xA3080C80u
+
+//! Register Reset Value
+#define TREG7_PM_ADDR_MATCH_2_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_2_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_2_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_2_SIZE_POS 3
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_2_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_2_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_2_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_2_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_2_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG7_PM_REQ_INFO_PERMISSION_2 Register TREG7_PM_REQ_INFO_PERMISSION_2 - req_info_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_REQ_INFO_PERMISSION_2 0x80C88
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_REQ_INFO_PERMISSION_2 0xA3080C88u
+
+//! Register Reset Value
+#define TREG7_PM_REQ_INFO_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_2_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_2_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_READ_PERMISSION_2 Register TREG7_PM_READ_PERMISSION_2 - read_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_READ_PERMISSION_2 0x80C90
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_READ_PERMISSION_2 0xA3080C90u
+
+//! Register Reset Value
+#define TREG7_PM_READ_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_WRITE_PERMISSION_2 Register TREG7_PM_WRITE_PERMISSION_2 - write_permission_2
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_WRITE_PERMISSION_2 0x80C98
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_WRITE_PERMISSION_2 0xA3080C98u
+
+//! Register Reset Value
+#define TREG7_PM_WRITE_PERMISSION_2_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_2_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_2_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_ADDR_MATCH_3 Register TREG7_PM_ADDR_MATCH_3 - addr_match_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ADDR_MATCH_3 0x80CA0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ADDR_MATCH_3 0xA3080CA0u
+
+//! Register Reset Value
+#define TREG7_PM_ADDR_MATCH_3_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_3_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_3_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_3_SIZE_POS 3
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_3_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_3_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_3_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_3_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_3_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG7_PM_REQ_INFO_PERMISSION_3 Register TREG7_PM_REQ_INFO_PERMISSION_3 - req_info_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_REQ_INFO_PERMISSION_3 0x80CA8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_REQ_INFO_PERMISSION_3 0xA3080CA8u
+
+//! Register Reset Value
+#define TREG7_PM_REQ_INFO_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_3_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_3_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_READ_PERMISSION_3 Register TREG7_PM_READ_PERMISSION_3 - read_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_READ_PERMISSION_3 0x80CB0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_READ_PERMISSION_3 0xA3080CB0u
+
+//! Register Reset Value
+#define TREG7_PM_READ_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_WRITE_PERMISSION_3 Register TREG7_PM_WRITE_PERMISSION_3 - write_permission_3
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_WRITE_PERMISSION_3 0x80CB8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_WRITE_PERMISSION_3 0xA3080CB8u
+
+//! Register Reset Value
+#define TREG7_PM_WRITE_PERMISSION_3_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_3_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_3_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_ADDR_MATCH_4 Register TREG7_PM_ADDR_MATCH_4 - addr_match_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ADDR_MATCH_4 0x80CC0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ADDR_MATCH_4 0xA3080CC0u
+
+//! Register Reset Value
+#define TREG7_PM_ADDR_MATCH_4_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_4_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_4_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_4_SIZE_POS 3
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_4_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_4_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_4_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_4_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_4_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG7_PM_REQ_INFO_PERMISSION_4 Register TREG7_PM_REQ_INFO_PERMISSION_4 - req_info_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_REQ_INFO_PERMISSION_4 0x80CC8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_REQ_INFO_PERMISSION_4 0xA3080CC8u
+
+//! Register Reset Value
+#define TREG7_PM_REQ_INFO_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_4_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_4_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_READ_PERMISSION_4 Register TREG7_PM_READ_PERMISSION_4 - read_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_READ_PERMISSION_4 0x80CD0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_READ_PERMISSION_4 0xA3080CD0u
+
+//! Register Reset Value
+#define TREG7_PM_READ_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_WRITE_PERMISSION_4 Register TREG7_PM_WRITE_PERMISSION_4 - write_permission_4
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_WRITE_PERMISSION_4 0x80CD8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_WRITE_PERMISSION_4 0xA3080CD8u
+
+//! Register Reset Value
+#define TREG7_PM_WRITE_PERMISSION_4_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_4_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_4_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_ADDR_MATCH_5 Register TREG7_PM_ADDR_MATCH_5 - addr_match_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ADDR_MATCH_5 0x80CE0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ADDR_MATCH_5 0xA3080CE0u
+
+//! Register Reset Value
+#define TREG7_PM_ADDR_MATCH_5_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_5_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_5_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_5_SIZE_POS 3
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_5_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_5_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_5_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_5_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_5_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG7_PM_REQ_INFO_PERMISSION_5 Register TREG7_PM_REQ_INFO_PERMISSION_5 - req_info_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_REQ_INFO_PERMISSION_5 0x80CE8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_REQ_INFO_PERMISSION_5 0xA3080CE8u
+
+//! Register Reset Value
+#define TREG7_PM_REQ_INFO_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_5_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_5_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_READ_PERMISSION_5 Register TREG7_PM_READ_PERMISSION_5 - read_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_READ_PERMISSION_5 0x80CF0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_READ_PERMISSION_5 0xA3080CF0u
+
+//! Register Reset Value
+#define TREG7_PM_READ_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_WRITE_PERMISSION_5 Register TREG7_PM_WRITE_PERMISSION_5 - write_permission_5
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_WRITE_PERMISSION_5 0x80CF8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_WRITE_PERMISSION_5 0xA3080CF8u
+
+//! Register Reset Value
+#define TREG7_PM_WRITE_PERMISSION_5_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_5_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_5_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_ADDR_MATCH_6 Register TREG7_PM_ADDR_MATCH_6 - addr_match_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ADDR_MATCH_6 0x80D00
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ADDR_MATCH_6 0xA3080D00u
+
+//! Register Reset Value
+#define TREG7_PM_ADDR_MATCH_6_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_6_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_6_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_6_SIZE_POS 3
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_6_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_6_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_6_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_6_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_6_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG7_PM_REQ_INFO_PERMISSION_6 Register TREG7_PM_REQ_INFO_PERMISSION_6 - req_info_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_REQ_INFO_PERMISSION_6 0x80D08
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_REQ_INFO_PERMISSION_6 0xA3080D08u
+
+//! Register Reset Value
+#define TREG7_PM_REQ_INFO_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_6_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_6_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_READ_PERMISSION_6 Register TREG7_PM_READ_PERMISSION_6 - read_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_READ_PERMISSION_6 0x80D10
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_READ_PERMISSION_6 0xA3080D10u
+
+//! Register Reset Value
+#define TREG7_PM_READ_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_WRITE_PERMISSION_6 Register TREG7_PM_WRITE_PERMISSION_6 - write_permission_6
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_WRITE_PERMISSION_6 0x80D18
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_WRITE_PERMISSION_6 0xA3080D18u
+
+//! Register Reset Value
+#define TREG7_PM_WRITE_PERMISSION_6_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_6_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_6_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_ADDR_MATCH_7 Register TREG7_PM_ADDR_MATCH_7 - addr_match_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ADDR_MATCH_7 0x80D20
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ADDR_MATCH_7 0xA3080D20u
+
+//! Register Reset Value
+#define TREG7_PM_ADDR_MATCH_7_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_7_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_7_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_7_SIZE_POS 3
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_7_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_7_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_7_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_7_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_7_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG7_PM_REQ_INFO_PERMISSION_7 Register TREG7_PM_REQ_INFO_PERMISSION_7 - req_info_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_REQ_INFO_PERMISSION_7 0x80D28
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_REQ_INFO_PERMISSION_7 0xA3080D28u
+
+//! Register Reset Value
+#define TREG7_PM_REQ_INFO_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_7_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_7_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_READ_PERMISSION_7 Register TREG7_PM_READ_PERMISSION_7 - read_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_READ_PERMISSION_7 0x80D30
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_READ_PERMISSION_7 0xA3080D30u
+
+//! Register Reset Value
+#define TREG7_PM_READ_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_WRITE_PERMISSION_7 Register TREG7_PM_WRITE_PERMISSION_7 - write_permission_7
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_WRITE_PERMISSION_7 0x80D38
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_WRITE_PERMISSION_7 0xA3080D38u
+
+//! Register Reset Value
+#define TREG7_PM_WRITE_PERMISSION_7_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_7_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_7_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_ADDR_MATCH_8 Register TREG7_PM_ADDR_MATCH_8 - addr_match_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ADDR_MATCH_8 0x80D40
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ADDR_MATCH_8 0xA3080D40u
+
+//! Register Reset Value
+#define TREG7_PM_ADDR_MATCH_8_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_8_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_8_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_8_SIZE_POS 3
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_8_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_8_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_8_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_8_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_8_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG7_PM_REQ_INFO_PERMISSION_8 Register TREG7_PM_REQ_INFO_PERMISSION_8 - req_info_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_REQ_INFO_PERMISSION_8 0x80D48
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_REQ_INFO_PERMISSION_8 0xA3080D48u
+
+//! Register Reset Value
+#define TREG7_PM_REQ_INFO_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_8_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_8_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_READ_PERMISSION_8 Register TREG7_PM_READ_PERMISSION_8 - read_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_READ_PERMISSION_8 0x80D50
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_READ_PERMISSION_8 0xA3080D50u
+
+//! Register Reset Value
+#define TREG7_PM_READ_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_WRITE_PERMISSION_8 Register TREG7_PM_WRITE_PERMISSION_8 - write_permission_8
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_WRITE_PERMISSION_8 0x80D58
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_WRITE_PERMISSION_8 0xA3080D58u
+
+//! Register Reset Value
+#define TREG7_PM_WRITE_PERMISSION_8_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_8_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_8_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_ADDR_MATCH_9 Register TREG7_PM_ADDR_MATCH_9 - addr_match_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ADDR_MATCH_9 0x80D60
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ADDR_MATCH_9 0xA3080D60u
+
+//! Register Reset Value
+#define TREG7_PM_ADDR_MATCH_9_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_9_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_9_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_9_SIZE_POS 3
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_9_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_9_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_9_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_9_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_9_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG7_PM_REQ_INFO_PERMISSION_9 Register TREG7_PM_REQ_INFO_PERMISSION_9 - req_info_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_REQ_INFO_PERMISSION_9 0x80D68
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_REQ_INFO_PERMISSION_9 0xA3080D68u
+
+//! Register Reset Value
+#define TREG7_PM_REQ_INFO_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_9_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_9_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_READ_PERMISSION_9 Register TREG7_PM_READ_PERMISSION_9 - read_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_READ_PERMISSION_9 0x80D70
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_READ_PERMISSION_9 0xA3080D70u
+
+//! Register Reset Value
+#define TREG7_PM_READ_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_WRITE_PERMISSION_9 Register TREG7_PM_WRITE_PERMISSION_9 - write_permission_9
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_WRITE_PERMISSION_9 0x80D78
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_WRITE_PERMISSION_9 0xA3080D78u
+
+//! Register Reset Value
+#define TREG7_PM_WRITE_PERMISSION_9_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_9_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_9_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_ADDR_MATCH_10 Register TREG7_PM_ADDR_MATCH_10 - addr_match_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ADDR_MATCH_10 0x80D80
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ADDR_MATCH_10 0xA3080D80u
+
+//! Register Reset Value
+#define TREG7_PM_ADDR_MATCH_10_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_10_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_10_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_10_SIZE_POS 3
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_10_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_10_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_10_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_10_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_10_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG7_PM_REQ_INFO_PERMISSION_10 Register TREG7_PM_REQ_INFO_PERMISSION_10 - req_info_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_REQ_INFO_PERMISSION_10 0x80D88
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_REQ_INFO_PERMISSION_10 0xA3080D88u
+
+//! Register Reset Value
+#define TREG7_PM_REQ_INFO_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_10_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_10_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_READ_PERMISSION_10 Register TREG7_PM_READ_PERMISSION_10 - read_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_READ_PERMISSION_10 0x80D90
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_READ_PERMISSION_10 0xA3080D90u
+
+//! Register Reset Value
+#define TREG7_PM_READ_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_WRITE_PERMISSION_10 Register TREG7_PM_WRITE_PERMISSION_10 - write_permission_10
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_WRITE_PERMISSION_10 0x80D98
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_WRITE_PERMISSION_10 0xA3080D98u
+
+//! Register Reset Value
+#define TREG7_PM_WRITE_PERMISSION_10_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_10_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_10_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_ADDR_MATCH_11 Register TREG7_PM_ADDR_MATCH_11 - addr_match_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ADDR_MATCH_11 0x80DA0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ADDR_MATCH_11 0xA3080DA0u
+
+//! Register Reset Value
+#define TREG7_PM_ADDR_MATCH_11_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_11_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_11_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_11_SIZE_POS 3
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_11_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_11_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_11_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_11_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_11_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG7_PM_REQ_INFO_PERMISSION_11 Register TREG7_PM_REQ_INFO_PERMISSION_11 - req_info_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_REQ_INFO_PERMISSION_11 0x80DA8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_REQ_INFO_PERMISSION_11 0xA3080DA8u
+
+//! Register Reset Value
+#define TREG7_PM_REQ_INFO_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_11_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_11_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_READ_PERMISSION_11 Register TREG7_PM_READ_PERMISSION_11 - read_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_READ_PERMISSION_11 0x80DB0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_READ_PERMISSION_11 0xA3080DB0u
+
+//! Register Reset Value
+#define TREG7_PM_READ_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_WRITE_PERMISSION_11 Register TREG7_PM_WRITE_PERMISSION_11 - write_permission_11
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_WRITE_PERMISSION_11 0x80DB8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_WRITE_PERMISSION_11 0xA3080DB8u
+
+//! Register Reset Value
+#define TREG7_PM_WRITE_PERMISSION_11_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_11_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_11_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_ADDR_MATCH_12 Register TREG7_PM_ADDR_MATCH_12 - addr_match_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ADDR_MATCH_12 0x80DC0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ADDR_MATCH_12 0xA3080DC0u
+
+//! Register Reset Value
+#define TREG7_PM_ADDR_MATCH_12_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_12_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_12_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_12_SIZE_POS 3
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_12_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_12_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_12_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_12_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_12_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG7_PM_REQ_INFO_PERMISSION_12 Register TREG7_PM_REQ_INFO_PERMISSION_12 - req_info_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_REQ_INFO_PERMISSION_12 0x80DC8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_REQ_INFO_PERMISSION_12 0xA3080DC8u
+
+//! Register Reset Value
+#define TREG7_PM_REQ_INFO_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_12_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_12_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_READ_PERMISSION_12 Register TREG7_PM_READ_PERMISSION_12 - read_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_READ_PERMISSION_12 0x80DD0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_READ_PERMISSION_12 0xA3080DD0u
+
+//! Register Reset Value
+#define TREG7_PM_READ_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_WRITE_PERMISSION_12 Register TREG7_PM_WRITE_PERMISSION_12 - write_permission_12
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_WRITE_PERMISSION_12 0x80DD8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_WRITE_PERMISSION_12 0xA3080DD8u
+
+//! Register Reset Value
+#define TREG7_PM_WRITE_PERMISSION_12_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_12_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_12_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_ADDR_MATCH_13 Register TREG7_PM_ADDR_MATCH_13 - addr_match_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ADDR_MATCH_13 0x80DE0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ADDR_MATCH_13 0xA3080DE0u
+
+//! Register Reset Value
+#define TREG7_PM_ADDR_MATCH_13_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_13_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_13_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_13_SIZE_POS 3
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_13_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_13_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_13_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_13_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_13_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG7_PM_REQ_INFO_PERMISSION_13 Register TREG7_PM_REQ_INFO_PERMISSION_13 - req_info_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_REQ_INFO_PERMISSION_13 0x80DE8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_REQ_INFO_PERMISSION_13 0xA3080DE8u
+
+//! Register Reset Value
+#define TREG7_PM_REQ_INFO_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_13_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_13_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_READ_PERMISSION_13 Register TREG7_PM_READ_PERMISSION_13 - read_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_READ_PERMISSION_13 0x80DF0
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_READ_PERMISSION_13 0xA3080DF0u
+
+//! Register Reset Value
+#define TREG7_PM_READ_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_WRITE_PERMISSION_13 Register TREG7_PM_WRITE_PERMISSION_13 - write_permission_13
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_WRITE_PERMISSION_13 0x80DF8
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_WRITE_PERMISSION_13 0xA3080DF8u
+
+//! Register Reset Value
+#define TREG7_PM_WRITE_PERMISSION_13_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_13_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_13_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_ADDR_MATCH_14 Register TREG7_PM_ADDR_MATCH_14 - addr_match_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ADDR_MATCH_14 0x80E00
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ADDR_MATCH_14 0xA3080E00u
+
+//! Register Reset Value
+#define TREG7_PM_ADDR_MATCH_14_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_14_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_14_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_14_SIZE_POS 3
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_14_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_14_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_14_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_14_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_14_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG7_PM_REQ_INFO_PERMISSION_14 Register TREG7_PM_REQ_INFO_PERMISSION_14 - req_info_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_REQ_INFO_PERMISSION_14 0x80E08
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_REQ_INFO_PERMISSION_14 0xA3080E08u
+
+//! Register Reset Value
+#define TREG7_PM_REQ_INFO_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_14_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_14_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_READ_PERMISSION_14 Register TREG7_PM_READ_PERMISSION_14 - read_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_READ_PERMISSION_14 0x80E10
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_READ_PERMISSION_14 0xA3080E10u
+
+//! Register Reset Value
+#define TREG7_PM_READ_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_WRITE_PERMISSION_14 Register TREG7_PM_WRITE_PERMISSION_14 - write_permission_14
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_WRITE_PERMISSION_14 0x80E18
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_WRITE_PERMISSION_14 0xA3080E18u
+
+//! Register Reset Value
+#define TREG7_PM_WRITE_PERMISSION_14_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_14_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_14_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_ADDR_MATCH_15 Register TREG7_PM_ADDR_MATCH_15 - addr_match_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_ADDR_MATCH_15 0x80E20
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_ADDR_MATCH_15 0xA3080E20u
+
+//! Register Reset Value
+#define TREG7_PM_ADDR_MATCH_15_RST 0x0000000000000000u
+
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_15_ADDR_SPACE_POS 0
+//! Field ADDR_SPACE - addr_space
+#define TREG7_PM_ADDR_MATCH_15_ADDR_SPACE_MASK 0x7u
+
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_15_SIZE_POS 3
+//! Field SIZE - size
+#define TREG7_PM_ADDR_MATCH_15_SIZE_MASK 0xF8u
+
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_15_LEVEL_POS 9
+//! Field LEVEL - level
+#define TREG7_PM_ADDR_MATCH_15_LEVEL_MASK 0x200u
+
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_15_BASE_ADDR_POS 10
+//! Field BASE_ADDR - base_addr
+#define TREG7_PM_ADDR_MATCH_15_BASE_ADDR_MASK 0xFFFFFFFFFFFFFC00u
+
+//! @}
+
+//! \defgroup TREG7_PM_REQ_INFO_PERMISSION_15 Register TREG7_PM_REQ_INFO_PERMISSION_15 - req_info_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_REQ_INFO_PERMISSION_15 0x80E28
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_REQ_INFO_PERMISSION_15 0xA3080E28u
+
+//! Register Reset Value
+#define TREG7_PM_REQ_INFO_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_15_REQ_INFO_POS 0
+//! Field REQ_INFO - req_info
+#define TREG7_PM_REQ_INFO_PERMISSION_15_REQ_INFO_MASK 0xFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_READ_PERMISSION_15 Register TREG7_PM_READ_PERMISSION_15 - read_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_READ_PERMISSION_15 0x80E30
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_READ_PERMISSION_15 0xA3080E30u
+
+//! Register Reset Value
+#define TREG7_PM_READ_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_READ_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! \defgroup TREG7_PM_WRITE_PERMISSION_15 Register TREG7_PM_WRITE_PERMISSION_15 - write_permission_15
+//! @{
+
+//! Register Offset (relative)
+#define TREG7_PM_WRITE_PERMISSION_15 0x80E38
+//! Register Offset (absolute) for 1st Instance SSX7_SSX
+#define SSX7_SSX_TREG7_PM_WRITE_PERMISSION_15 0xA3080E38u
+
+//! Register Reset Value
+#define TREG7_PM_WRITE_PERMISSION_15_RST 0x0000000000000000u
+
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_15_BIT_VECTOR_POS 0
+//! Field BIT_VECTOR - bit_vector
+#define TREG7_PM_WRITE_PERMISSION_15_BIT_VECTOR_MASK 0xFFFFFFFFFFFFFFFFu
+
+//! @}
+
+//! @}
+
+#endif
diff --git a/arch/mips/lantiq/clk.h b/arch/mips/lantiq/clk.h
--- a/arch/mips/lantiq/clk.h
+++ b/arch/mips/lantiq/clk.h
@@ -126,6 +126,6 @@ extern unsigned long ltq_grx390_fpi_hz(v
 extern unsigned long ltq_grx390_pp32_hz(void);
 extern int ltq_grx390_set_cpu_hz(unsigned long cpu_freq);
 
-unsigned long *ltq_get_avail_scaling_rates(int sel);
+extern unsigned long *ltq_get_avail_scaling_rates(int sel);
 
 #endif
diff --git a/arch/mips/lantiq/grx500/clk.c b/arch/mips/lantiq/grx500/clk.c
new file mode 100644
--- /dev/null
+++ b/arch/mips/lantiq/grx500/clk.c
@@ -0,0 +1,1248 @@
+/*
+ *  This program is free software; you can redistribute it and/or modify it
+ *  under the terms of the GNU General Public License version 2 as published
+ *  by the Free Software Foundation.
+ *
+ * Copyright (C) 2010 Thomas Langer <thomas.langer@lantiq.com>
+ * Copyright (C) 2010 John Crispin <blogic@openwrt.org>
+ * Copyright (C) 2014~2015 Chuanhua Lei <Chuanhua.lei@lantiq.com>
+ */
+#include <linux/io.h>
+#include <linux/export.h>
+#include <linux/init.h>
+#include <linux/kernel.h>
+#include <linux/types.h>
+#include <linux/clk.h>
+#include <linux/clkdev.h>
+#include <linux/err.h>
+#include <linux/list.h>
+#include <linux/regulator/consumer.h>
+#include <asm/time.h>
+#include <asm/div64.h>
+#include <asm/setup.h>
+#include <linux/of.h>
+#include <linux/of_address.h>
+#include <lantiq_soc.h>
+#include <lantiq.h>
+#include <cgu.h>
+#include <ssx0_ssx.h>
+#include <ssx1_ssx.h>
+#include <ssx2_ssx.h>
+#include <ssx6_ssx.h>
+#include <ssx7_ssx.h>
+#include "clk.h"
+#include "prom.h"
+#include <cpufreq/ltq_cpufreq.h>
+
+#define MS(_v, _f, _p)  (((_v) & (_f)) >> _p)
+
+/* GRX500 product variants */
+#define GRX350			0x1
+#define GRX550			0x2
+/* local platform identifier */
+#define CLK_GRX500		0x3
+/* frequency transition identifier */
+/* frequency transition prohibited */
+#define LTQ_NO_TRANS		0x000
+/* frequency transition permitted  */
+#define LTQ_TRANS_PERMIT	0x001
+/* frequency transition critical, need intermediate step */
+#define LTQ_TRANS_CRITICAL	0x002
+/* no state change */
+#define LTQ_STATE_NC		0x100
+/* state change up, means step from lower to higher frequency */
+#define LTQ_STATE_UP		0x200
+/* state change down, means step from higher to lower frequency */
+#define LTQ_STATE_DOWN		0x300
+
+#define ltq_xbar0_w32(y, x)	ltq_w32((x), ltq_xbar0_membase + (y))
+#define ltq_xbar0_r32(x)	ltq_r32(ltq_xbar0_membase + (x))
+#define ltq_xbar1_w32(y, x)	ltq_w32((x), ltq_xbar1_membase + (y))
+#define ltq_xbar1_r32(x)	ltq_r32(ltq_xbar1_membase + (x))
+#define ltq_xbar2_w32(y, x)	ltq_w32((x), ltq_xbar2_membase + (y))
+#define ltq_xbar2_r32(x)	ltq_r32(ltq_xbar2_membase + (x))
+#define ltq_xbar6_w32(y, x)	ltq_w32((x), ltq_xbar6_membase + (y))
+#define ltq_xbar6_r32(x)	ltq_r32(ltq_xbar6_membase + (x))
+#define ltq_xbar7_w32(y, x)	ltq_w32((x), ltq_xbar7_membase + (y))
+#define ltq_xbar7_r32(x)	ltq_r32(ltq_xbar7_membase + (x))
+
+#define TMI2_STATUS		(TMI2_TA_AGENT_STATUS_REQ_WAITING_MASK |\
+				TMI2_TA_AGENT_STATUS_RESP_ACTIVE_MASK |\
+				TMI2_TA_AGENT_STATUS_BURST_MASK |\
+				TMI2_TA_AGENT_STATUS_READEX_MASK)
+
+#define TIC_STATUS		(TIC_TA_AGENT_STATUS_REQ_WAITING_MASK |\
+				TMI2_TA_AGENT_STATUS_RESP_ACTIVE_MASK |\
+				TMI2_TA_AGENT_STATUS_BURST_MASK |\
+				TMI2_TA_AGENT_STATUS_READEX_MASK)
+
+#define IL2_STATUS		(IL2_IA_AGENT_STATUS_RESP_WAITING_MASK |\
+				IL2_IA_AGENT_STATUS_REQ_ACTIVE_MASK |\
+				IL2_IA_AGENT_STATUS_BURST_MASK |\
+				IL2_IA_AGENT_STATUS_READEX_MASK)
+
+#define IDM1R_STATUS		(IDM1R_IA_AGENT_STATUS_RESP_WAITING_MASK |\
+				IDM1R_IA_AGENT_STATUS_REQ_ACTIVE_MASK |\
+				IDM1R_IA_AGENT_STATUS_BURST_MASK |\
+				IDM1R_IA_AGENT_STATUS_READEX_MASK)
+
+#define IDM1T_STATUS		(IDM1T_IA_AGENT_STATUS_RESP_WAITING_MASK |\
+				IDM1T_IA_AGENT_STATUS_REQ_ACTIVE_MASK |\
+				IDM1T_IA_AGENT_STATUS_BURST_MASK |\
+				IDM1T_IA_AGENT_STATUS_READEX_MASK)
+
+#define IDM2R_STATUS		(IDM2R_IA_AGENT_STATUS_RESP_WAITING_MASK |\
+				IDM2R_IA_AGENT_STATUS_REQ_ACTIVE_MASK |\
+				IDM2R_IA_AGENT_STATUS_BURST_MASK |\
+				IDM2R_IA_AGENT_STATUS_READEX_MASK)
+
+#define IDM2T_STATUS		(IDM2T_IA_AGENT_STATUS_RESP_WAITING_MASK |\
+				IDM2T_IA_AGENT_STATUS_REQ_ACTIVE_MASK |\
+				IDM2T_IA_AGENT_STATUS_BURST_MASK |\
+				IDM2T_IA_AGENT_STATUS_READEX_MASK)
+
+#define TCBM1_STATUS		(TCBM1_TA_AGENT_STATUS_REQ_WAITING_MASK |\
+				TCBM1_TA_AGENT_STATUS_RESP_ACTIVE_MASK |\
+				TCBM1_TA_AGENT_STATUS_BURST_MASK |\
+				TCBM1_TA_AGENT_STATUS_READEX_MASK)
+
+#define TCBM2_STATUS		(TCBM2_TA_AGENT_STATUS_REQ_WAITING_MASK |\
+				TCBM2_TA_AGENT_STATUS_RESP_ACTIVE_MASK |\
+				TCBM2_TA_AGENT_STATUS_BURST_MASK |\
+				TCBM2_TA_AGENT_STATUS_READEX_MASK)
+
+#define CFG_CPU_IGP0_ENABLE	(CFG_CPU_IGP_0_BUFREQS_MASK |\
+				CFG_CPU_IGP_0_BUFREQJ_MASK |\
+				CFG_CPU_IGP_0_RCNTBPEN_MASK)
+
+#define CFG_CPU_IGP1_ENABLE	(CFG_CPU_IGP_1_BUFREQS_MASK |\
+				CFG_CPU_IGP_1_BUFREQJ_MASK |\
+				CFG_CPU_IGP_1_RCNTBPEN_MASK)
+
+#define CFG_CPU_IGP2_ENABLE	(CFG_CPU_IGP_2_BUFREQS_MASK |\
+				CFG_CPU_IGP_2_BUFREQJ_MASK |\
+				CFG_CPU_IGP_2_RCNTBPEN_MASK)
+
+#define CFG_CPU_IGP3_ENABLE	(CFG_CPU_IGP_3_BUFREQS_MASK |\
+				CFG_CPU_IGP_3_BUFREQJ_MASK |\
+				CFG_CPU_IGP_3_RCNTBPEN_MASK)
+
+static void __iomem *ltq_xbar0_membase;
+static void __iomem *ltq_xbar1_membase;
+static void __iomem *ltq_xbar2_membase;
+static void __iomem *ltq_xbar6_membase;
+static void __iomem *ltq_xbar7_membase;
+
+#ifdef CONFIG_LTQ_CPU_FREQ
+DEFINE_SPINLOCK(ltq_setclk_lock);
+
+#ifdef CONFIG_CEVT_GIC
+DECLARE_PER_CPU(struct clock_event_device, gic_clockevent_device);
+#endif
+
+struct ltq_freq_transition {
+	enum ltq_cpufreq_state old_state; /* oldState */
+	enum ltq_cpufreq_state new_state; /* newState */
+	int permit; /* permission for this transition */
+	enum ltq_cpufreq_state int_state1; /* intermediate State1 */
+	enum ltq_cpufreq_state int_state2; /* intermediate State2 */
+	int state_dir; /* state change direction up,down */
+};
+
+static int ltq_setclk_hz(unsigned long cpu_freq, unsigned long ddr_freq,
+			 unsigned int sel, struct clk_rates *avail_rates);
+static int ltq_set_cpu_hz(unsigned int sel,
+			struct clk_rates *avail_rates,
+			struct ltq_freq_transition *freq_tt);
+
+static int ltq_speed_grade = MEDIUM0 | 0x100; /* bit8 indicates default value */
+
+static struct clk_rates avail_rates_xrx500_a[] = {
+/* cpu        ddr      cpu_clkM_sel, pll_clk1 pll_clk2 pll_clk4   microvolt(slow0  , slow1  , slow2  , slow3  ,  typ0    , typ1   , typ2   , typ3   ,  fast0   , fast1  , fast2  , fast3)*/
+{1200000000, 400000000, 0x00000000, 0x0003,  0x0060,  0x1000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1150000, 1150000, 1100000, 1150000}, {1150000, 1150000, 1100000, 1150000}} },
+{1000000000, 333000000, 0x20000000, 0x0003,  0x0060,  0x1000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1150000, 1150000, 1100000, 1150000}, {1150000, 1150000, 1100000, 1150000}} },
+{ 800000000, 333000000, 0x00000000, 0x0003,  0x0060,  0x2000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 666666666, 333000000, 0x20000000, 0x0008,  0x0060,  0x2000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 600000000, 333000000, 0x00000000, 0x0008,  0x0060,  0x3000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 500000000, 333000000, 0x20000000, 0x0008,  0x0060,  0x3000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 480000000, 333000000, 0x00000000, 0x0008,  0x0060,  0x4000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 400000000, 333000000, 0x20000000, 0x0008,  0x0060,  0x4000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 400000000, 333000000, 0x00000000, 0x0008,  0x0060,  0x5000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 333333333, 333000000, 0x20000000, 0x0008,  0x0060,  0x5000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 300000000, 333000000, 0x00000000, 0x0008,  0x0060,  0x6000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 250000000, 333000000, 0x20000000, 0x0008,  0x0060,  0x6000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 240000000, 333000000, 0x00000000, 0x0008,  0x0060,  0x7000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 200000000, 333000000, 0x20000000, 0x0008,  0x0060,  0x7000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 200000000, 333000000, 0x00000000, 0x0008,  0x0060,  0x8000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 166666666, 333000000, 0x20000000, 0x0009,  0x0060,  0x8000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 150000000, 333000000, 0x00000000, 0x0009,  0x0060,  0x9000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 125000000, 333000000, 0x20000000, 0x0009,  0x0060,  0x9000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 120000000, 333000000, 0x00000000, 0x0009,  0x0060,  0xa000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 100000000, 333000000, 0x20000000, 0x0009,  0x0060,  0xa000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{ 100000000, 333000000, 0x00000000, 0x0009,  0x0060,  0xb000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{  83333333, 333000000, 0x20000000, 0x0009,  0x0060,  0xb000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{  75000000, 166000000, 0x00000000, 0x0009,  0x0060,  0xc000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{  62500000, 166000000, 0x20000000, 0x0009,  0x0060,  0xc000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{  60000000, 166000000, 0x00000000, 0x0009,  0x0060,  0xd000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{  50000000, 166000000, 0x20000000, 0x000E,  0x00E0,  0xd000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{  50000000, 166000000, 0x00000000, 0x000E,  0x00E0,  0xe000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{  41666666, 166000000, 0x20000000, 0x000E,  0x00E0,  0xe000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{  37500000, 166000000, 0x00000000, 0x000E,  0x00E0,  0xf000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{  31250000, 166000000, 0x20000000, 0x000E,  0x00E0,  0xf000,	/*grx350*/{{1100000, 1100000, 1100000, 1150000}, {1050000, 1100000, 1050000, 1050000}, {1000000, 1050000, 1000000, 1150000}},
+								/*grx550*/{{1150000, 1150000, 1150000, 1150000}, {1050000, 1050000, 1050000, 1150000}, {1050000, 1050000, 1000000, 1150000}} },
+{0, 0, 0, 0, 0, 0,	/*grx350*/{{0, 0, 0, 0}, {0, 0, 0, 0}, {0, 0, 0, 0}},
+			/*grx550*/{{0, 0, 0, 0}, {0, 0, 0, 0}, {0, 0, 0, 0}} },
+};
+
+
+/*
+ * Frequency transition table for XRX300
+ * Intermediate states are only relevant if permit = LTQ_TRANS_CRITICAL
+ */
+static struct ltq_freq_transition freq_transition_xrx500[] = {
+/*		oldState,     newState     ,     permit,
+	intermediate state1, intermediate stat2     UP/DOWN*/
+	{ LTQ_CPUFREQ_PS_D0, LTQ_CPUFREQ_PS_D0, LTQ_NO_TRANS,
+		LTQ_CPUFREQ_PS_D0, LTQ_CPUFREQ_PS_D0, LTQ_STATE_NC},
+	{ LTQ_CPUFREQ_PS_D0, LTQ_CPUFREQ_PS_D1, LTQ_TRANS_PERMIT,
+		LTQ_CPUFREQ_PS_D1, LTQ_CPUFREQ_PS_D1, LTQ_STATE_DOWN},
+	{ LTQ_CPUFREQ_PS_D0, LTQ_CPUFREQ_PS_D2, LTQ_TRANS_PERMIT,
+		LTQ_CPUFREQ_PS_D1, LTQ_CPUFREQ_PS_D1, LTQ_STATE_DOWN},
+	{ LTQ_CPUFREQ_PS_D0, LTQ_CPUFREQ_PS_D3, LTQ_TRANS_PERMIT,
+		LTQ_CPUFREQ_PS_D1, LTQ_CPUFREQ_PS_D1, LTQ_STATE_DOWN},
+	{ LTQ_CPUFREQ_PS_D1, LTQ_CPUFREQ_PS_D0, LTQ_TRANS_PERMIT,
+		LTQ_CPUFREQ_PS_D0, LTQ_CPUFREQ_PS_D0, LTQ_STATE_UP},
+	{ LTQ_CPUFREQ_PS_D1, LTQ_CPUFREQ_PS_D1, LTQ_NO_TRANS,
+		LTQ_CPUFREQ_PS_D1, LTQ_CPUFREQ_PS_D1, LTQ_STATE_NC},
+	{ LTQ_CPUFREQ_PS_D1, LTQ_CPUFREQ_PS_D2, LTQ_TRANS_PERMIT,
+		LTQ_CPUFREQ_PS_D2, LTQ_CPUFREQ_PS_D2, LTQ_STATE_DOWN},
+	{ LTQ_CPUFREQ_PS_D1, LTQ_CPUFREQ_PS_D3, LTQ_TRANS_PERMIT,
+		LTQ_CPUFREQ_PS_D3, LTQ_CPUFREQ_PS_D3, LTQ_STATE_DOWN},
+	{ LTQ_CPUFREQ_PS_D2, LTQ_CPUFREQ_PS_D0, LTQ_TRANS_PERMIT,
+		LTQ_CPUFREQ_PS_D1, LTQ_CPUFREQ_PS_D1, LTQ_STATE_UP},
+	{ LTQ_CPUFREQ_PS_D2, LTQ_CPUFREQ_PS_D1, LTQ_TRANS_PERMIT,
+		LTQ_CPUFREQ_PS_D1, LTQ_CPUFREQ_PS_D1, LTQ_STATE_UP},
+	{ LTQ_CPUFREQ_PS_D2, LTQ_CPUFREQ_PS_D2, LTQ_NO_TRANS,
+		LTQ_CPUFREQ_PS_D2, LTQ_CPUFREQ_PS_D2, LTQ_STATE_NC},
+	{ LTQ_CPUFREQ_PS_D2, LTQ_CPUFREQ_PS_D3, LTQ_TRANS_PERMIT,
+		LTQ_CPUFREQ_PS_D3, LTQ_CPUFREQ_PS_D3, LTQ_STATE_DOWN},
+	{ LTQ_CPUFREQ_PS_D3, LTQ_CPUFREQ_PS_D0, LTQ_TRANS_PERMIT,
+		LTQ_CPUFREQ_PS_D2, LTQ_CPUFREQ_PS_D1, LTQ_STATE_UP},
+	{ LTQ_CPUFREQ_PS_D3, LTQ_CPUFREQ_PS_D1, LTQ_TRANS_PERMIT,
+		LTQ_CPUFREQ_PS_D2, LTQ_CPUFREQ_PS_D2, LTQ_STATE_UP},
+	{ LTQ_CPUFREQ_PS_D3, LTQ_CPUFREQ_PS_D2, LTQ_TRANS_PERMIT,
+		LTQ_CPUFREQ_PS_D2, LTQ_CPUFREQ_PS_D2, LTQ_STATE_UP},
+	{ LTQ_CPUFREQ_PS_D3, LTQ_CPUFREQ_PS_D3, LTQ_NO_TRANS,
+		LTQ_CPUFREQ_PS_D3, LTQ_CPUFREQ_PS_D3, LTQ_STATE_NC}
+};
+#endif
+
+
+static int xrx500_cpu_clk = CLOCK_16M;
+static int __init cpu_clk(char *str)
+{
+	int clk;
+
+	if (get_option(&str, &clk)) {
+		xrx500_cpu_clk = clk;
+		return 0;
+	}
+
+	return -EINVAL;
+}
+early_param("cpuclk", cpu_clk);
+
+#ifdef CONFIG_LTQ_CPUFREQ_DVS
+static unsigned long ltq_grx500_get_core_vol(unsigned long rate)
+{
+	struct clk_rates *avail_rates = avail_rates_xrx500_a;
+	unsigned int chip_id = ltq_get_cpu_id();
+	unsigned int chip_rev = ltq_get_soc_rev();
+	unsigned int chip_type;
+
+	if (chip_rev == 1) { /*V1.1*/
+		chip_type = GRX350;
+	} else {
+		switch (chip_id) {
+		case 0x20:
+		case 0x26:
+		       chip_type = GRX350;
+		       break;
+		case 0x24:
+		case 0x25:
+		       chip_type = GRX550;
+		       break;
+		default:
+		       chip_type = GRX350;
+		       break;
+		}
+	}
+
+	while (avail_rates->cpu_freq != 0) {
+		if (avail_rates->cpu_freq == rate) {
+			switch ((ltq_speed_grade & 0xFF)) {
+			case SLOW0:
+			case SLOW_DEFAULT:
+				if (chip_type == GRX350)
+					return avail_rates->core_vol350.slow[0];
+				else
+					return avail_rates->core_vol550.slow[0];
+			case SLOW1:
+				if (chip_type == GRX350)
+					return avail_rates->core_vol350.slow[1];
+				else
+					return avail_rates->core_vol550.slow[1];
+			case SLOW2:
+				if (chip_type == GRX350)
+					return avail_rates->core_vol350.slow[2];
+				else
+					return avail_rates->core_vol550.slow[2];
+			case SLOW3:
+				if (chip_type == GRX350)
+					return avail_rates->core_vol350.slow[3];
+				else
+					return avail_rates->core_vol550.slow[3];
+			case MEDIUM0:
+				if (chip_type == GRX350)
+					return avail_rates->core_vol350.typ[0];
+				else
+					return avail_rates->core_vol550.typ[0];
+			case MEDIUM1:
+				if (chip_type == GRX350)
+					return avail_rates->core_vol350.typ[1];
+				else
+					return avail_rates->core_vol550.typ[1];
+			case MEDIUM2:
+				if (chip_type == GRX350)
+					return avail_rates->core_vol350.typ[2];
+				else
+					return avail_rates->core_vol550.typ[2];
+			case MEDIUM3:
+				if (chip_type == GRX350)
+					return avail_rates->core_vol350.typ[3];
+				else
+					return avail_rates->core_vol550.typ[3];
+			case FAST0:
+				if (chip_type == GRX350)
+					return avail_rates->core_vol350.fast[0];
+				else
+					return avail_rates->core_vol550.fast[0];
+			case FAST1:
+				if (chip_type == GRX350)
+					return avail_rates->core_vol350.fast[1];
+				else
+					return avail_rates->core_vol550.fast[1];
+			case FAST2:
+				if (chip_type == GRX350)
+					return avail_rates->core_vol350.fast[2];
+				else
+					return avail_rates->core_vol550.fast[2];
+			case FAST3:
+				if (chip_type == GRX350)
+					return avail_rates->core_vol350.fast[3];
+				else
+					return avail_rates->core_vol550.fast[3];
+			default:
+				return avail_rates->core_vol350.typ[0];
+			}
+		}
+		avail_rates++;
+	}
+	return 0;
+}
+#endif
+
+static u32 ltq_grx500_clk_div_to_div(u32 clk_div)
+{
+	u32 div = 2;
+
+	if (clk_div < 6)
+		div = clk_div + 1;
+	else {
+		switch (clk_div) {
+		case 6:
+			div = 8;
+			break;
+		case 7:
+			div = 10;
+			break;
+		case 8:
+			div = 12;
+			break;
+		case 9:
+			div = 16;
+			break;
+		case 10:
+			div = 20;
+			break;
+		case 11:
+			div = 24;
+			break;
+		case 12:
+			div = 32;
+			break;
+		case 13:
+			div = 40;
+			break;
+		case 14:
+			div = 48;
+			break;
+		case 15:
+			div = 64;
+			break;
+		default:
+			div = 2;
+			break;
+		}
+	}
+	return div;
+}
+
+void ltq_grx500_set_speed_grade(int spg)
+{
+	if (spg != UNDEF)
+		ltq_speed_grade = spg;
+
+}
+EXPORT_SYMBOL(ltq_grx500_set_speed_grade);
+
+int ltq_grx500_get_speed_grade(void)
+{
+	return ltq_speed_grade;
+}
+EXPORT_SYMBOL(ltq_grx500_get_speed_grade);
+
+int ltq_grx500_set_cpu_hz(unsigned long cpu_freq)
+{
+#ifdef CONFIG_LTQ_CPU_FREQ
+
+	return ltq_set_cpu_hz(CLK_GRX500, avail_rates_xrx500_a,
+					  freq_transition_xrx500);
+#else
+	return -1;
+#endif /* CONFIG_LTQ_CPU_FREQ */
+}
+
+unsigned long ltq_grx500_cpu_hz(void)
+{
+#ifdef CONFIG_USE_EMULATOR
+	return xrx500_cpu_clk;
+#else
+	unsigned long pllclk;
+	u32 val;
+	u32 clk4_div;
+	u32 div;
+
+	val = ltq_cgu_r32(CGU_PLL0A_CFG1);
+
+	if (val & CGU_PLL0A_CFG1_CPU_CLKM_SEL_MASK) {
+		pllclk = CLOCK_2000M;
+		clk4_div = MS(ltq_cgu_r32(CGU_PLL0B_CFG1),
+				CGU_PLL0B_CFG1_PLL_CLK4_MASK,
+				CGU_PLL0B_CFG1_PLL_CLK4_POS);
+	} else {
+		pllclk = CLOCK_2400M;
+		clk4_div = MS(ltq_cgu_r32(CGU_PLL0A_CFG1),
+				CGU_PLL0A_CFG1_PLL_CLK4_MASK,
+				CGU_PLL0A_CFG1_PLL_CLK4_POS);
+	}
+	div = ltq_grx500_clk_div_to_div(clk4_div);
+	return (unsigned long)(pllclk / div);
+#endif
+}
+
+/* if *rate==NULL return the core voltage of the current cpu rate.*/
+unsigned long ltq_grx500_cpu_vol(unsigned long *rate)
+{
+	int ret = 0;
+#ifdef CONFIG_LTQ_CPUFREQ_DVS
+	if (rate == NULL)
+		ret = ltq_grx500_get_core_vol(ltq_grx500_cpu_hz());
+	else
+		ret = ltq_grx500_get_core_vol(*rate);
+
+	if (ret == 0) {
+		pr_err("Failed to get core voltage\n");
+		return 0;
+	}
+	return ret;
+#else
+	return ret; /*no voltage value available*/
+#endif
+}
+EXPORT_SYMBOL_GPL(ltq_grx500_cpu_vol);
+
+int ltq_grx500_set_fpi_hz(unsigned long fpi_freq)
+{
+#ifdef CONFIG_LTQ_CPU_FREQ
+	return -1;
+#else
+	return -1;
+#endif /* CONFIG_LTQ_CPU_FREQ */
+}
+
+unsigned long ltq_grx500_fpi_hz(void)
+{
+#ifdef CONFIG_USE_EMULATOR
+	return ltq_grx500_cpu_hz() / 4;
+#else
+	return CLOCK_200M;
+#endif
+}
+
+unsigned long ltq_grx500_cbm_hz(void)
+{
+	u32 div;
+	u32 clk1_div;
+	unsigned long pllclk = CLOCK_2400M;
+
+	clk1_div = MS(ltq_cgu_r32(CGU_PLL0A_CFG1),
+			CGU_PLL0A_CFG1_PLL_CLK1_MASK,
+			CGU_PLL0A_CFG1_PLL_CLK1_POS);
+	div = ltq_grx500_clk_div_to_div(clk1_div);
+	return (unsigned long)(pllclk / div);
+}
+
+int ltq_grx500_set_cbm_hz(unsigned long cbm_freq)
+{
+#ifdef CONFIG_LTQ_CPU_FREQ
+	return -1;
+#else
+	return -1;
+#endif /* CONFIG_LTQ_CPU_FREQ */
+}
+
+unsigned long ltq_grx500_ngi_hz(void)
+{
+	u32 div;
+	u32 clk2_div;
+	unsigned long pllclk = CLOCK_2400M;
+
+	clk2_div = MS(ltq_cgu_r32(CGU_PLL0A_CFG1),
+			CGU_PLL0A_CFG1_PLL_CLK2_MASK,
+			CGU_PLL0A_CFG1_PLL_CLK2_POS);
+	div = ltq_grx500_clk_div_to_div(clk2_div);
+	return (unsigned long)(pllclk / div);
+}
+
+int ltq_grx500_set_ngi_hz(unsigned long ngi_freq)
+{
+#ifdef CONFIG_LTQ_CPU_FREQ
+	return -1;
+#else
+	return -1;
+#endif /* CONFIG_LTQ_CPU_FREQ */
+}
+
+unsigned long ltq_grx500_ddr_hz(void)
+{
+	u32 div;
+	u32 clk3_div;
+	unsigned long pllclk = CLOCK_2000M;
+
+	clk3_div = MS(ltq_cgu_r32(CGU_PLL0B_CFG1),
+			CGU_PLL0B_CFG1_PLL_CLK3_MASK,
+			CGU_PLL0B_CFG1_PLL_CLK3_POS);
+	div = ltq_grx500_clk_div_to_div(clk3_div);
+	return (unsigned long)(2 * (pllclk / div));
+}
+
+#ifdef CONFIG_LTQ_CPU_FREQ
+extern unsigned long loops_per_jiffy;
+
+static
+inline unsigned long cpufreq_scale(unsigned long old, u_int div, u_int mult)
+{
+#if BITS_PER_LONG == 32
+	u64 result = ((u64) old) * ((u64) mult);
+	do_div(result, div);
+	return (unsigned long) result;
+#elif BITS_PER_LONG == 64
+	unsigned long result = old * ((u64) mult);
+	result /= div;
+	return result;
+#endif
+};
+
+/* Precondition: all CPUS running on the same frequency
+	update clock source
+	update clock event
+	adjust loops_per_jiffy for udelay
+*/
+static
+int update_sysclock(unsigned long cpu_freq_prev, unsigned long cpu_freq,
+						   struct clocksource *cs)
+{
+	int cpu;
+#ifdef CONFIG_CEVT_GIC
+	struct clocksource cs_old;
+	struct clock_event_device *ce = NULL;
+	if (0 == strcmp(cs->name, "GIC")) {
+		gic_frequency = cpu_freq;
+		memcpy(&cs_old, cs, sizeof(cs_old));
+		__clocksource_updatefreq_scale(cs, 1, gic_frequency);
+		timekeeping_clocksource_update(cs, &cs_old);
+		for_each_possible_cpu(cpu) {
+			ce = &per_cpu(gic_clockevent_device, cpu);
+			if (ce == NULL)
+				return -EINVAL;
+
+			ce->mult = div_sc((unsigned long)gic_frequency,
+							NSEC_PER_SEC, 32);
+			ce->max_delta_ns = clockevent_delta2ns(0x7fffffff, ce);
+			ce->min_delta_ns = clockevent_delta2ns(0x300, ce);
+		}
+	}
+#endif
+
+	/* adjust loops_per_jiffy and udelay here */
+	loops_per_jiffy = cpufreq_scale(loops_per_jiffy, cpu_freq_prev,
+								cpu_freq);
+	/* adjust udelay for each cpu */
+	for_each_possible_cpu(cpu) {
+		cpu_data[cpu].udelay_val = loops_per_jiffy;
+	}
+
+	return 0;
+}
+
+static void ltq_grx500_change_ngi_clk(unsigned int ena)
+{
+	register unsigned int value;
+
+	if (ena) {
+		/*ssx2 agent control*/
+		value = ltq_xbar2_r32(IDM1R_IA_AGENT_CONTROL);
+		value &= ~IDM1R_IA_AGENT_CONTROL_REJECT_MASK; /*clear rej bit*/
+		ltq_xbar2_w32(value, IDM1R_IA_AGENT_CONTROL);
+
+		value = ltq_xbar2_r32(IDM1T_IA_AGENT_CONTROL);
+		value &= ~IDM1T_IA_AGENT_CONTROL_REJECT_MASK; /*clear rej bit*/
+		ltq_xbar2_w32(value, IDM1T_IA_AGENT_CONTROL);
+
+		/*ssx1 agent control*/
+		value = ltq_xbar1_r32(IDM2R_IA_AGENT_CONTROL);
+		value &= ~IDM2R_IA_AGENT_CONTROL_REJECT_MASK; /*clear rej bit*/
+		ltq_xbar1_w32(value, IDM2R_IA_AGENT_CONTROL);
+
+		value = ltq_xbar1_r32(IDM2T_IA_AGENT_CONTROL);
+		value &= ~IDM2T_IA_AGENT_CONTROL_REJECT_MASK; /*clear rej bit*/
+		ltq_xbar1_w32(value, IDM2T_IA_AGENT_CONTROL);
+	} else {
+		/*ssx2 agent control*/
+		value = ltq_xbar2_r32(IDM1R_IA_AGENT_CONTROL);
+		value |= IDM1R_IA_AGENT_CONTROL_REJECT_MASK; /*set reject bit*/
+		ltq_xbar2_w32(value, IDM1R_IA_AGENT_CONTROL);
+		/*wait until status bits BURTS, ERADEX and REQ_WAITING are '0'*/
+		while ((ltq_xbar2_r32(IDM1R_IA_AGENT_STATUS) & IDM1R_STATUS) != 0)
+			;
+
+		value = ltq_xbar2_r32(IDM1T_IA_AGENT_CONTROL);
+		value |= IDM1T_IA_AGENT_CONTROL_REJECT_MASK; /*set reject bit*/
+		ltq_xbar2_w32(value, IDM1T_IA_AGENT_CONTROL);
+		/*wait until status bits BURTS, ERADEX and REQ_WAITING are '0'*/
+		while ((ltq_xbar2_r32(IDM1T_IA_AGENT_STATUS) & IDM1T_STATUS) != 0)
+			;
+
+		/*ssx1 agent control*/
+		value = ltq_xbar1_r32(IDM2R_IA_AGENT_CONTROL);
+		value |= IDM2R_IA_AGENT_CONTROL_REJECT_MASK; /*set reject bit*/
+		ltq_xbar1_w32(value, IDM2R_IA_AGENT_CONTROL);
+		/*wait until status bits BURTS, ERADEX and REQ_WAITING are '0'*/
+		while ((ltq_xbar1_r32(IDM2R_IA_AGENT_STATUS) & IDM2R_STATUS) != 0)
+			;
+
+		value = ltq_xbar1_r32(IDM2T_IA_AGENT_CONTROL);
+		value |= IDM2T_IA_AGENT_CONTROL_REJECT_MASK; /*set reject bit*/
+		ltq_xbar1_w32(value, IDM2T_IA_AGENT_CONTROL);
+		/*wait until status bits BURTS, ERADEX and REQ_WAITING are '0'*/
+		while ((ltq_xbar1_r32(IDM2T_IA_AGENT_STATUS) & IDM2T_STATUS) != 0)
+			;
+	}
+}
+
+static int ltq_setclk_hz(unsigned long cpu_freq, unsigned long ddr_freq,
+			 unsigned int sel, struct clk_rates *avail_rates)
+{
+	int retval = 0;
+	unsigned long cpu_freq_prev;
+	unsigned long sys_flag;
+	struct clk *clk;
+	unsigned int pll_clk4 = 0; /* cpu */
+	unsigned int pll_clk2 = 0; /* ngi */
+	unsigned int pll_clk1 = 0; /* cbm */
+	unsigned int cpu_clkm_sel = 0; /* cpu clock master select */
+	unsigned int value, value2;
+	struct clocksource *cs = clocksource_get_current();
+
+	if (!cs) {
+		pr_err("current clocksource isn't defined\n");
+		return -EINVAL;
+	}
+
+	if ((0 != strcmp(cs->name, "GIC")) &&
+		(0 != strcmp(cs->name, "gptc-timer"))) {
+		pr_err("unknown clocksource detected: %s\n", cs->name);
+		return -EINVAL;
+	}
+
+	clk = clk_get_cpu();
+	if (IS_ERR(clk)) {
+		pr_err("CPU clk not found.\n");
+		return -EINVAL;
+	}
+	cpu_freq_prev = clk_get_rate(clk);
+
+	while (avail_rates->cpu_freq != 0) {
+		if (avail_rates->cpu_freq == cpu_freq) {
+			pll_clk1 = avail_rates->pll_clk1;
+			pll_clk2 = avail_rates->pll_clk2;
+			pll_clk4 = avail_rates->pll_clk4;
+			cpu_clkm_sel = avail_rates->cpu_clkm_sel;
+			break;
+		}
+		avail_rates++;
+	}
+	if (pll_clk4 == 0) {
+		pr_err("No valid cpu clock rate found\n");
+		return -EINVAL;
+	}
+
+	spin_lock_irqsave(&ltq_setclk_lock, sys_flag);
+	ltq_grx500_change_ngi_clk(0);
+	/*ssx7 agent control*/
+	value = ltq_xbar7_r32(TMI2_TA_AGENT_CONTROL);
+	value |= TMI2_TA_AGENT_CONTROL_REJECT_MASK; /*set reject bit*/
+	ltq_xbar7_w32(value, TMI2_TA_AGENT_CONTROL);
+	/*wait until status bits BURTS, ERADEX and REQ_WAITING are '0'*/
+	while ((ltq_xbar7_r32(TMI2_TA_AGENT_STATUS) & TMI2_STATUS) != 0)
+		;
+
+	/*ssx6 agent control*/
+	value = ltq_xbar6_r32(TIC_TA_AGENT_CONTROL);
+	value |= TIC_TA_AGENT_CONTROL_REJECT_MASK; /*set reject bit*/
+	ltq_xbar6_w32(value, TIC_TA_AGENT_CONTROL);
+	/*wait until status bits BURTS, ERADEX and REQ_WAITING are '0'*/
+	while ((ltq_xbar6_r32(TIC_TA_AGENT_STATUS) & TIC_STATUS) != 0)
+		;
+
+	value = ltq_cgu_r32(CGU_PLL0A_CFG1);
+	value &= ~CGU_PLL0A_CFG1_CPU_CLKM_SEL_MASK;
+	value |= cpu_clkm_sel;
+	if (value & CGU_PLL0A_CFG1_CPU_CLKM_SEL_MASK) {
+		/* PLL0B 2000MHz */
+		value &= ~(CGU_PLL0A_CFG1_PLL_CLK2_MASK);/* |*/
+			 /*CGU_PLL0A_CFG1_PLL_CLK1_MASK);*/
+		value |= (pll_clk2);/* | pll_clk1);*/
+
+		value2 = ltq_cgu_r32(CGU_PLL0B_CFG1);
+		value2 &= ~(CGU_PLL0B_CFG1_PLL_CLK4_MASK);
+		value2 |= (pll_clk4);
+		ltq_cgu_w32(value2, CGU_PLL0B_CFG1);
+		ltq_cgu_w32(value, CGU_PLL0A_CFG1);
+	} else {
+		/* PLL0A 2400MHz */
+		value &= ~(CGU_PLL0A_CFG1_PLL_CLK4_MASK |
+			CGU_PLL0A_CFG1_PLL_CLK2_MASK);/* |*/
+			/*CGU_PLL0A_CFG1_PLL_CLK1_MASK);*/
+		value |= (pll_clk4 | pll_clk2);/* | pll_clk1);*/
+		ltq_cgu_w32(value, CGU_PLL0A_CFG1);
+	}
+
+	/*ssx7 agent control*/
+	value = ltq_xbar7_r32(TMI2_TA_AGENT_CONTROL);
+	value &= ~TMI2_TA_AGENT_CONTROL_REJECT_MASK; /*clear reject bit*/
+	ltq_xbar7_w32(value, TMI2_TA_AGENT_CONTROL);
+
+	/*ssx6 agent control*/
+	value = ltq_xbar6_r32(TIC_TA_AGENT_CONTROL);
+	value &= ~TIC_TA_AGENT_CONTROL_REJECT_MASK; /*clear reject bit*/
+	ltq_xbar6_w32(value, TIC_TA_AGENT_CONTROL);
+
+	ltq_grx500_change_ngi_clk(1);
+	retval = update_sysclock(cpu_freq_prev, cpu_freq, cs);
+	spin_unlock_irqrestore(&ltq_setclk_lock, sys_flag);
+
+	return retval;
+}
+
+static int ltq_get_transition_permit(struct ltq_freq_transition *freq_tt,
+					 enum ltq_cpufreq_state old_state,
+					 enum ltq_cpufreq_state new_state,
+					 enum ltq_cpufreq_state *int_state1,
+					 enum ltq_cpufreq_state *int_state2)
+{
+	int i;
+	struct ltq_freq_transition freq_trans;
+
+	for (i = 0; i < 16; i++) {
+		freq_trans = *(freq_tt + i);
+		if (freq_trans.old_state == old_state) {
+			if (freq_trans.new_state == new_state) {
+				*int_state1 = freq_trans.int_state1;
+				*int_state2 = freq_trans.int_state2;
+				return freq_trans.permit | freq_trans.state_dir;
+			}
+		}
+	}
+	return LTQ_NO_TRANS | LTQ_STATE_NC;
+}
+
+static int ltq_set_cpu_hz(unsigned int sel,
+				   struct clk_rates *avail_rates,
+				   struct ltq_freq_transition *freq_tt)
+{
+	int ret, retclk;
+	struct ltq_cpufreq *clk_cpufreq_p;
+	unsigned long *ddr_freq_p;
+	unsigned long *cpu_freq_p;
+	enum ltq_cpufreq_state intState1 = 0;
+	enum ltq_cpufreq_state intState2 = 0;
+	#ifdef CONFIG_LTQ_CPUFREQ_DVS
+	unsigned long vol;
+	#endif
+
+	clk_cpufreq_p = ltq_cpufreq_get();
+	if (clk_cpufreq_p == NULL)
+		return -1;
+
+	ddr_freq_p = clk_cpufreq_p->ddr_scaling_rates;
+	if (ddr_freq_p == NULL)
+		return -1;
+
+	cpu_freq_p = clk_cpufreq_p->cpu_scaling_rates;
+	if (cpu_freq_p == NULL)
+		return -1;
+
+	/*  Check if we have a critical frequency transition */
+	ret = ltq_get_transition_permit(freq_tt,
+					clk_cpufreq_p->cpufreq_cur_state,
+					clk_cpufreq_p->cpufreq_new_state,
+					&intState1, &intState2);
+	if ((ret & 0xFF) == LTQ_NO_TRANS)
+		return 0; /* nothing to do */
+
+	if ((ret & 0xFF) == LTQ_TRANS_CRITICAL) {
+		ddr_freq_p += intState1 - LTQ_CPUFREQ_PS_D0;
+		cpu_freq_p += intState1 - LTQ_CPUFREQ_PS_D0;
+		#ifdef CONFIG_LTQ_CPUFREQ_DVS
+		if (((ret & 0xF00) == LTQ_STATE_UP)) {
+			pr_debug("UP step, voltage scaling is called\n");
+			vol = ltq_grx500_cpu_vol(cpu_freq_p);
+			if (vol > 0)
+				regulator_set_voltage(clk_cpufreq_p->regulator,
+								vol, vol);
+		}
+		#endif
+		retclk = ltq_setclk_hz(*cpu_freq_p, *ddr_freq_p, sel,
+								avail_rates);
+		#ifdef CONFIG_LTQ_CPUFREQ_DVS
+		if (((ret & 0xF00) == LTQ_STATE_DOWN) || (retclk < 0)) {
+			pr_debug("DOWN step, voltage scaling is called\n");
+			vol = ltq_grx500_cpu_vol(NULL);
+			if (vol > 0)
+				regulator_set_voltage(clk_cpufreq_p->regulator,
+								vol, vol);
+		}
+		#endif
+		if (retclk < 0)
+			return -1;
+
+		if (intState1 != intState2) {
+			ddr_freq_p += intState2 - LTQ_CPUFREQ_PS_D0;
+			cpu_freq_p += intState2 - LTQ_CPUFREQ_PS_D0;
+			#ifdef CONFIG_LTQ_CPUFREQ_DVS
+			if (((ret & 0xF00) == LTQ_STATE_UP)) {
+				pr_debug("UP step, dvs is called\n");
+				vol = ltq_grx500_cpu_vol(cpu_freq_p);
+				if (vol > 0)
+					regulator_set_voltage(
+						clk_cpufreq_p->regulator,
+						vol, vol);
+			}
+			#endif
+			retclk = ltq_setclk_hz(*cpu_freq_p, *ddr_freq_p, sel,
+								avail_rates);
+			#ifdef CONFIG_LTQ_CPUFREQ_DVS
+			if (((ret & 0xF00) == LTQ_STATE_DOWN) || (retclk < 0)) {
+				pr_debug("DOWN step, dvs is called\n");
+				vol = ltq_grx500_cpu_vol(NULL);
+				if (vol > 0)
+					regulator_set_voltage(
+						clk_cpufreq_p->regulator,
+						vol, vol);
+			}
+			#endif
+			if (retclk < 0)
+				return -1;
+		}
+	}
+	ddr_freq_p += clk_cpufreq_p->cpufreq_new_state - LTQ_CPUFREQ_PS_D0;
+	cpu_freq_p += clk_cpufreq_p->cpufreq_new_state - LTQ_CPUFREQ_PS_D0;
+	#ifdef CONFIG_LTQ_CPUFREQ_DVS
+	if (((ret & 0xF00) == LTQ_STATE_UP)) {
+		pr_debug("UP step, voltage scaling is called\n");
+		vol = ltq_grx500_cpu_vol(cpu_freq_p);
+		if (vol > 0)
+			regulator_set_voltage(clk_cpufreq_p->regulator, vol,
+									vol);
+	}
+	#endif
+
+	retclk = ltq_setclk_hz(*cpu_freq_p, *ddr_freq_p, sel, avail_rates);
+
+	#ifdef CONFIG_LTQ_CPUFREQ_DVS
+	if (((ret & 0xF00) == LTQ_STATE_DOWN) || (retclk < 0)) {
+		pr_debug("DOWN step, voltage scaling is called\n");
+		vol = ltq_grx500_cpu_vol(NULL); /*take vol from cur cpu rate*/
+		if (vol > 0)
+			regulator_set_voltage(clk_cpufreq_p->regulator, vol,
+									vol);
+	}
+	#endif
+
+	return retclk;
+}
+#endif /* CONFIG_LTQ_CPU_FREQ */
+
+
+
+struct clk *clk_get_cpu(void)
+{
+	return clk_get_sys("cpu", "cpu");
+}
+EXPORT_SYMBOL_GPL(clk_get_cpu);
+
+struct clk *clk_get_ddr(void)
+{
+	return clk_get_sys("ddr", "ddr");
+}
+EXPORT_SYMBOL_GPL(clk_get_ddr);
+
+struct clk *clk_get_fpi(void)
+{
+	return clk_get_sys("fpi", "fpi");
+}
+EXPORT_SYMBOL_GPL(clk_get_fpi);
+
+struct clk *clk_get_io(void)
+{
+	return clk_get_sys("io", "io");
+}
+EXPORT_SYMBOL_GPL(clk_get_io);
+
+struct clk *clk_get_ppe(void)
+{
+	return clk_get_sys("ppe", "ppe");
+}
+EXPORT_SYMBOL_GPL(clk_get_ppe);
+
+struct clk *clk_get_xbar(void)
+{
+	return clk_get_sys("xbar", "xbar");
+}
+EXPORT_SYMBOL_GPL(clk_get_xbar);
+
+static inline int clk_good(struct clk *clk)
+{
+	return clk && !IS_ERR(clk);
+}
+
+unsigned long clk_get_rate(struct clk *clk)
+{
+	if (unlikely(!clk_good(clk)))
+		return 0;
+
+#ifndef CONFIG_CPU_FREQ
+	if (clk->rate != 0)
+		return clk->rate;
+#endif
+
+	if (clk->get_rate != NULL) {
+		clk->rate = clk->get_rate();
+		return clk->rate;
+	}
+#if 0
+	if (clk->parent) {
+		pr_info("derive real clock speed for %s from clock %s ",
+			clk->cl.dev_id,
+			cpu_clk_generic[clk->parent - 1].cl.dev_id);
+		pr_info("with scale data 0x%08X\n", clk->scale_data);
+		return cpu_clk_generic[clk->parent - 1].rate;
+	}
+#endif
+	return 0;
+}
+EXPORT_SYMBOL(clk_get_rate);
+
+#if 0
+unsigned long clk_get_vol(struct clk *clk, unsigned long *rate)
+{
+	if (clk->get_vol != NULL)
+		return clk->get_vol(rate);
+
+	return 0;
+}
+EXPORT_SYMBOL(clk_get_vol);
+#endif
+int clk_set_rate(struct clk *clk, unsigned long rate)
+{
+	int i = 0;
+
+	if (unlikely(!clk_good(clk)))
+		return 0;
+
+	if (clk->rates && *clk->rates) {
+		unsigned long *r = clk->rates;
+
+		while (*r && (*r != rate)) {
+			r++;
+			i++;
+		}
+		if (!*r) {
+			pr_err("clk %s.%s: trying to set invalid rate %ld\n",
+				clk->cl.dev_id, clk->cl.con_id, rate);
+			return -1;
+		}
+	}
+
+	if (clk->set_rate != NULL) {
+		if (clk->set_rate(rate) == 0) {
+			clk->rate = rate;
+			return 0;
+		}
+	}
+
+	pr_err("trying to set invalid clk %s.%s: rate %ld.\n",
+			clk->cl.dev_id, clk->cl.con_id, rate);
+	pr_err("clk_set_rate not supported for this clk.\n");
+	return -EINVAL;
+}
+EXPORT_SYMBOL(clk_set_rate);
+
+int clk_enable(struct clk *clk)
+{
+	if (unlikely(!clk_good(clk)))
+		return -1;
+
+	if (clk->enable)
+		return clk->enable(clk);
+
+	return -1;
+}
+EXPORT_SYMBOL(clk_enable);
+
+void clk_disable(struct clk *clk)
+{
+	if (unlikely(!clk_good(clk)))
+		return;
+
+	if (clk->disable)
+		clk->disable(clk);
+}
+EXPORT_SYMBOL(clk_disable);
+
+int clk_activate(struct clk *clk)
+{
+	if (unlikely(!clk_good(clk)))
+		return -1;
+
+	if (clk->activate)
+		return clk->activate(clk);
+
+	return -1;
+}
+EXPORT_SYMBOL(clk_activate);
+
+void clk_deactivate(struct clk *clk)
+{
+	if (unlikely(!clk_good(clk)))
+		return;
+
+	if (clk->deactivate)
+		clk->deactivate(clk);
+}
+EXPORT_SYMBOL(clk_deactivate);
+
+struct clk *of_clk_get_from_provider(struct of_phandle_args *clkspec)
+{
+	return NULL;
+}
+
+static inline u32 get_counter_resolution(void)
+{
+	u32 res;
+
+	__asm__ __volatile__(
+		".set	push\n"
+		".set	mips32r2\n"
+		"rdhwr	%0, $3\n"
+		".set pop\n"
+		: "=&r" (res)
+		: /* no input */
+		: "memory");
+
+	return res;
+}
+
+void clk_change_init(void)
+{
+	int id;
+	struct resource res_xbar0, res_xbar1, res_xbar2, res_xbar6, res_xbar7;
+	struct device_node *np;
+	struct device_node *np_xbar0 = NULL;
+	struct device_node *np_xbar1 = NULL;
+	struct device_node *np_xbar2 = NULL;
+	struct device_node *np_xbar6 = NULL;
+	struct device_node *np_xbar7 = NULL;
+
+	for_each_compatible_node(np, NULL, "lantiq,ngi-ssx-grx500") {
+		id = of_alias_get_id(np, "xbar");
+		if (id == 0)
+			np_xbar0 = np;
+		if (id == 1)
+			np_xbar1 = np;
+		if (id == 2)
+			np_xbar2 = np;
+		if (id == 6)
+			np_xbar6 = np;
+		if (id == 7)
+			np_xbar7 = np;
+	}
+
+	/* check if all the core register ranges are available */
+	if (!np_xbar0 || !np_xbar1 || !np_xbar2 || !np_xbar6 || !np_xbar7)
+		panic("Failed to load xbar nodes from devicetree");
+
+	if (of_address_to_resource(np_xbar0, 0, &res_xbar0) ||
+	    of_address_to_resource(np_xbar1, 0, &res_xbar1) ||
+	    of_address_to_resource(np_xbar2, 0, &res_xbar2) ||
+	    of_address_to_resource(np_xbar6, 0, &res_xbar6) ||
+	    of_address_to_resource(np_xbar7, 0, &res_xbar7))
+		panic("Failed to get core resources");
+
+	if (!(request_mem_region(res_xbar0.start, resource_size(&res_xbar0),
+		res_xbar0.name)) ||
+	    !(request_mem_region(res_xbar1.start, resource_size(&res_xbar1),
+		res_xbar1.name)) ||
+	    !(request_mem_region(res_xbar2.start, resource_size(&res_xbar2),
+		res_xbar2.name)) ||
+	    !(request_mem_region(res_xbar6.start, resource_size(&res_xbar6),
+		res_xbar6.name)) ||
+	    !(request_mem_region(res_xbar7.start, resource_size(&res_xbar7),
+		res_xbar7.name)))
+		pr_err("Failed to request core reources");
+
+	ltq_xbar0_membase = ioremap_nocache(res_xbar0.start,
+		resource_size(&res_xbar0));
+	ltq_xbar1_membase = ioremap_nocache(res_xbar1.start,
+		resource_size(&res_xbar1));
+	ltq_xbar2_membase = ioremap_nocache(res_xbar2.start,
+		resource_size(&res_xbar2));
+	ltq_xbar6_membase = ioremap_nocache(res_xbar6.start,
+		resource_size(&res_xbar6));
+	ltq_xbar7_membase = ioremap_nocache(res_xbar7.start,
+		resource_size(&res_xbar7));
+
+	if (!ltq_xbar0_membase || !ltq_xbar1_membase || !ltq_xbar2_membase ||
+		!ltq_xbar6_membase || !ltq_xbar7_membase)
+		panic("Failed to remap core resources");
+}
+
+void __init plat_time_init(void)
+{
+	struct clk *clk;
+	unsigned long cpuclk;
+
+	ltq_soc_init();
+	clk_change_init();
+
+	clk = clk_get_cpu();
+	if (clk == NULL) {
+		pr_err("CPU clock structure not found\n");
+		return;
+	}
+	cpuclk = clk_get_rate(clk);
+	mips_hpt_frequency = cpuclk / get_counter_resolution();
+#ifdef CONFIG_USE_EMULATOR
+	/* we do some hacking here to give illusion we have a faster counter
+	 * frequency so that the time interrupt happends less frequently
+	 */
+	mips_hpt_frequency *= 25;
+#endif
+	write_c0_compare(read_c0_count());
+	pr_info("CPU Clock: %ldHz  mips_hpt_frequency %dHz\n",
+		cpuclk, mips_hpt_frequency);
+	clk_put(clk);
+	{
+		struct clk *ppe_clk;
+		struct clk *ddr_clk;
+		struct clk *ngi_clk;
+
+		ppe_clk = clk_get_ppe();
+		ddr_clk = clk_get_ddr();
+		ngi_clk = clk_get_xbar();
+		pr_info("CBM Clock: %ldHz DDR Clock: %ldHz NGI Clock: %ldHz\n",
+			clk_get_rate(ppe_clk), clk_get_rate(ddr_clk),
+			clk_get_rate(ngi_clk));
+
+	}
+
+#ifdef CONFIG_IRQ_GIC
+	gic_frequency = cpuclk;
+#ifdef CONFIG_USE_EMULATOR
+	/* we do some hacking here to give illusion we have a faster counter
+	 * frequency so that the time interrupt happends less frequently
+	 * Make sure that GIC has higher priority than R4K timer
+	 */
+	gic_frequency *= 15;
+#endif
+#ifdef CONFIG_CSRC_GIC
+	if (gic_present) {
+		pr_info("GIC frequency %d.%02d MHz\n", gic_frequency / 1000000,
+			(gic_frequency % 1000000) * 100 / 1000000);
+		gic_clocksource_init(gic_frequency);
+	}
+#endif
+#endif
+
+#if (defined CONFIG_CEVT_GPTC) || (defined CONFIG_CSRC_GPTC)
+	gptc_module_init();
+#endif
+
+#ifdef CONFIG_CEVT_GPTC
+	gptc_clockevent_init();
+#endif
+#ifdef CONFIG_CSRC_GPTC
+	gptc_clocksource_init();
+#endif
+}
diff --git a/arch/mips/lantiq/grx500/clk.h b/arch/mips/lantiq/grx500/clk.h
new file mode 100644
--- /dev/null
+++ b/arch/mips/lantiq/grx500/clk.h
@@ -0,0 +1,121 @@
+/*
+ *  This program is free software; you can redistribute it and/or modify it
+ *  under the terms of the GNU General Public License version 2 as published
+ *  by the Free Software Foundation.
+ *
+ * Copyright (C) 2010 John Crispin <blogic@openwrt.org>
+ * Copyright (C) 2013 Lei Chuanhua <Chuanhua.lei@lantiq.com>
+ */
+
+#ifndef _LTQ_CLK_H__
+#define _LTQ_CLK_H__
+
+#include <linux/clkdev.h>
+
+/* clock speeds */
+#define CLOCK_16M	16000000
+#define CLOCK_33M	33333333
+#define CLOCK_50M	50000000
+#define CLOCK_100M	100000000
+#define CLOCK_133M	133333333
+#define CLOCK_150M	150000000
+#define CLOCK_166M	166666666
+#define CLOCK_200M	200000000
+#define CLOCK_300M	300000000
+#define CLOCK_333M	333333333
+#define CLOCK_400M	400000000
+#define CLOCK_500M	500000000
+#define CLOCK_600M	600000000
+#define CLOCK_666M	666666666
+#define CLOCK_720M	720000000
+#define CLOCK_800M	800000000
+#define CLOCK_1000M	1000000000
+#define CLOCK_2000M	2000000000UL
+#define CLOCK_2400M	2400000000UL
+
+/* clock out speeds */
+#define CLOCK_8M_192K	8192000
+#define CLOCK_25M	25000000
+#define CLOCK_40M	40000000
+
+enum {
+	STATIC_CPU_CLK = 1,
+	STATIC_FPI_CLK,
+	STATIC_IO_CLK,
+	STATIC_PPE_CLK,
+	STATIC_NO_PARENT = 0xff,
+};
+
+struct vol_sg {/*voltage speed-grade*/
+	unsigned int slow[4];
+	unsigned int typ[4];
+	unsigned int fast[4];
+};
+
+struct clk_rates {
+	unsigned int cpu_freq;
+	unsigned int ddr_freq;
+	unsigned int cpu_clkm_sel;
+	unsigned int pll_clk1;
+	unsigned int pll_clk2;
+	unsigned int pll_clk4;
+	struct vol_sg core_vol350;
+	struct vol_sg core_vol550;
+};
+
+struct clk {
+	struct clk_lookup cl;
+	unsigned long rate;
+	unsigned long *rates;
+	unsigned int module;
+	unsigned int bits;
+	unsigned int parent;
+	unsigned int scale_data;
+	atomic_t refcount;
+	bool always_on; /* 0 -- always on or not used, 1 -- configurable */
+	unsigned long (*get_rate) (void);
+	int (*set_rate) (unsigned long cpu_freq);
+	int (*enable) (struct clk *clk);
+	void (*disable) (struct clk *clk);
+	int (*activate) (struct clk *clk);
+	void (*deactivate) (struct clk *clk);
+	void (*reboot) (struct clk *clk);
+};
+
+enum spd_class_t {
+	FAST0 = 0,
+	FAST1,
+	FAST2,
+	FAST3,
+	MEDIUM0,
+	MEDIUM1,
+	MEDIUM2,
+	MEDIUM3,
+	SLOW0,
+	SLOW1,
+	SLOW2,
+	SLOW3,
+	SLOW_DEFAULT,
+	UNDEF
+};
+
+extern unsigned long ltq_grx500_cpu_hz(void);
+extern int ltq_grx500_set_cpu_hz(unsigned long cpu_freq);
+extern unsigned long ltq_grx500_cpu_vol(unsigned long *rate);
+
+extern unsigned long ltq_grx500_fpi_hz(void);
+extern int ltq_grx500_set_fpi_hz(unsigned long fpi_freq);
+
+extern unsigned long ltq_grx500_cbm_hz(void);
+extern int ltq_grx500_set_cbm_hz(unsigned long cbm_freq);
+
+extern unsigned long ltq_grx500_ngi_hz(void);
+extern int ltq_grx500_set_ngi_hz(unsigned long ngi_freq);
+
+extern unsigned long ltq_grx500_ddr_hz(void);
+
+extern unsigned long *ltq_get_avail_scaling_rates(int sel);
+extern unsigned long ltq_grx500_cpu_vol(unsigned long *rate);
+extern int ltq_grx500_get_speed_grade(void);
+extern void ltq_grx500_set_speed_grade(int spg);
+#endif
