vendor_name = ModelSim
<<<<<<< HEAD
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/bloco_controle.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/top_entity.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/contador.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/registrador8bit.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/comparador.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/bloco_operacional.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/multiplexador.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/registrador1bit.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/ROM.qip
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/ROM.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/RAM.qip
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/RAM.vhd
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/binarizacaoSSP.sdc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/User/Desktop/univali/TEE/binarizacaoSPP/db/altsyncram_a3q3.tdf
=======
source_file = 1, D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/binarizacaoSPP/bloco_controle.vhd
source_file = 1, D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/binarizacaoSPP/top_entity.vhd
source_file = 1, D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/binarizacaoSPP/contador.vhd
source_file = 1, D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/binarizacaoSPP/registrador8bit.vhd
source_file = 1, D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/binarizacaoSPP/comparador.vhd
source_file = 1, D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/binarizacaoSPP/bloco_operacional.vhd
source_file = 1, D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/binarizacaoSPP/multiplexador.vhd
source_file = 1, D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/binarizacaoSPP/registrador1bit.vhd
source_file = 1, D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/binarizacaoSPP/ROM.qip
source_file = 1, D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/binarizacaoSPP/ROM.vhd
source_file = 1, D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/binarizacaoSPP/RAM.qip
source_file = 1, D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/binarizacaoSPP/RAM.vhd
source_file = 1, D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/binarizacaoSPP/binarizacaoSSP.sdc
source_file = 1, d:/hd/programfiles/quartus_lite/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/hd/programfiles/quartus_lite/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/hd/programfiles/quartus_lite/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/hd/programfiles/quartus_lite/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/hd/programfiles/quartus_lite/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/binarizacaoSPP/db/altsyncram_a3q3.tdf
source_file = 1, D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/binarizacaoSPP/db/altsyncram_m3r3.tdf
source_file = 1, D:/HD/Documentos/FACULDADE-MATERIAS/topicos_especiais_em_engenharia_de_computacao/binarizacaoSPP/image.mif
>>>>>>> ef1f14d774c95c6c2a34c511c0db054f8890660d
design_name = hard_block
design_name = RAM
instance = comp, \q[0]~output\, q[0]~output, RAM, 1
instance = comp, \q[1]~output\, q[1]~output, RAM, 1
instance = comp, \q[2]~output\, q[2]~output, RAM, 1
instance = comp, \q[3]~output\, q[3]~output, RAM, 1
instance = comp, \q[4]~output\, q[4]~output, RAM, 1
instance = comp, \q[5]~output\, q[5]~output, RAM, 1
instance = comp, \q[6]~output\, q[6]~output, RAM, 1
instance = comp, \q[7]~output\, q[7]~output, RAM, 1
instance = comp, \wren~input\, wren~input, RAM, 1
instance = comp, \rden~input\, rden~input, RAM, 1
instance = comp, \clock~input\, clock~input, RAM, 1
instance = comp, \clock~inputclkctrl\, clock~inputclkctrl, RAM, 1
instance = comp, \clken~input\, clken~input, RAM, 1
instance = comp, \aclr~input\, aclr~input, RAM, 1
instance = comp, \aclr~inputclkctrl\, aclr~inputclkctrl, RAM, 1
instance = comp, \data[0]~input\, data[0]~input, RAM, 1
instance = comp, \address[0]~input\, address[0]~input, RAM, 1
instance = comp, \address[1]~input\, address[1]~input, RAM, 1
instance = comp, \address[2]~input\, address[2]~input, RAM, 1
instance = comp, \address[3]~input\, address[3]~input, RAM, 1
instance = comp, \address[4]~input\, address[4]~input, RAM, 1
instance = comp, \address[5]~input\, address[5]~input, RAM, 1
instance = comp, \address[6]~input\, address[6]~input, RAM, 1
instance = comp, \address[7]~input\, address[7]~input, RAM, 1
instance = comp, \address[8]~input\, address[8]~input, RAM, 1
instance = comp, \address[9]~input\, address[9]~input, RAM, 1
instance = comp, \address[10]~input\, address[10]~input, RAM, 1
instance = comp, \address[11]~input\, address[11]~input, RAM, 1
instance = comp, \data[1]~input\, data[1]~input, RAM, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a0\, altsyncram_component|auto_generated|ram_block1a0, RAM, 1
instance = comp, \data[2]~input\, data[2]~input, RAM, 1
instance = comp, \data[3]~input\, data[3]~input, RAM, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a2\, altsyncram_component|auto_generated|ram_block1a2, RAM, 1
instance = comp, \data[4]~input\, data[4]~input, RAM, 1
instance = comp, \data[5]~input\, data[5]~input, RAM, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a4\, altsyncram_component|auto_generated|ram_block1a4, RAM, 1
instance = comp, \data[6]~input\, data[6]~input, RAM, 1
instance = comp, \data[7]~input\, data[7]~input, RAM, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a6\, altsyncram_component|auto_generated|ram_block1a6, RAM, 1
