==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.332 ; gain = 97.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.332 ; gain = 97.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.332 ; gain = 97.078
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.332 ; gain = 97.078
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.332 ; gain = 97.078
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.332 ; gain = 97.078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln7', kernel5.cpp:7)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'fcmp' operation ('tmp_3', kernel5.cpp:7).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.699 seconds; current allocated memory: 101.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 101.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 102.352 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.332 ; gain = 97.078
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.5 seconds; peak allocated memory: 102.352 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.109 ; gain = 95.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.109 ; gain = 95.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.109 ; gain = 95.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.109 ; gain = 95.531
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.109 ; gain = 95.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.109 ; gain = 95.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln7', kernel5.cpp:7)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'icmp' operation ('icmp_ln7_1', kernel5.cpp:7).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'fadd' operation ('sum', kernel5.cpp:9) and 'fcmp' operation ('tmp_3', kernel5.cpp:7).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.677 seconds; current allocated memory: 101.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 101.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 102.352 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.109 ; gain = 95.531
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.469 seconds; peak allocated memory: 102.352 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.641 ; gain = 96.363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.641 ; gain = 96.363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.641 ; gain = 96.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.641 ; gain = 96.363
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.641 ; gain = 96.363
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.641 ; gain = 96.363
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[6]', kernel5.cpp:13)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[6]', kernel5.cpp:13)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[6]', kernel5.cpp:13)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[6]', kernel5.cpp:13)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[6]', kernel5.cpp:13)) in the first pipeline iteration (II = 7 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'and' operation ('flag[0]', kernel5.cpp:28) and 'phi' operation ('flag[6]') with incoming values : ('flag_6_1_load') ('flag_6_2_load') ('flag_6_3_load') ('flag_6_4_load') ('flag_6_5_load') ('flag_6_6_load') ('flag_6_7_load') ('flag[0]', kernel5.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'and' operation ('flag[0]', kernel5.cpp:28) and 'phi' operation ('flag[6]') with incoming values : ('flag_6_1_load') ('flag_6_2_load') ('flag_6_3_load') ('flag_6_4_load') ('flag_6_5_load') ('flag_6_6_load') ('flag_6_7_load') ('flag[0]', kernel5.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'and' operation ('flag[0]', kernel5.cpp:28) and 'phi' operation ('flag[6]') with incoming values : ('flag_6_1_load') ('flag_6_2_load') ('flag_6_3_load') ('flag_6_4_load') ('flag_6_5_load') ('flag_6_6_load') ('flag_6_7_load') ('flag[0]', kernel5.cpp:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.534 seconds; current allocated memory: 103.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 103.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 104.582 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 185.641 ; gain = 96.363
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 10.607 seconds; peak allocated memory: 104.582 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 185.867 ; gain = 96.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 185.867 ; gain = 96.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 185.867 ; gain = 96.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 185.867 ; gain = 96.043
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 7.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 185.867 ; gain = 96.043
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (kernel5.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'flag' (kernel5.cpp:13:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (kernel5.cpp:23:10)
INFO: [HLS 200-472] Inferring partial write operation for 'flag' (kernel5.cpp:24:10)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (kernel5.cpp:27:9)
INFO: [HLS 200-472] Inferring partial write operation for 'flag' (kernel5.cpp:28:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 185.867 ; gain = 96.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln13_1', kernel5.cpp:13)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln13_1', kernel5.cpp:13)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln13_1', kernel5.cpp:13)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln13_1', kernel5.cpp:13)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln13_1', kernel5.cpp:13)) in the first pipeline iteration (II = 7 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('load' operation ('flag_load', kernel5.cpp:24) on array 'flag', kernel5.cpp:7) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('flag_addr_8_write_ln24', kernel5.cpp:24) of variable 'flag_load_6', kernel5.cpp:24 on array 'flag', kernel5.cpp:7 and 'load' operation ('flag_load_5', kernel5.cpp:24) on array 'flag', kernel5.cpp:7.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('flag_addr_5_write_ln24', kernel5.cpp:24) of variable 'flag_load_3', kernel5.cpp:24 on array 'flag', kernel5.cpp:7 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'flag'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_addr_write_ln27', kernel5.cpp:27) of variable 'tmp_2', kernel5.cpp:27 on array 'sum', kernel5.cpp:6 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.764 seconds; current allocated memory: 102.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 103.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 104.125 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [RTMG 210-278] Implementing memory 'kernel5_sum_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel5_flag_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 185.867 ; gain = 96.043
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 16.071 seconds; peak allocated memory: 104.125 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 185.832 ; gain = 93.617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 185.832 ; gain = 93.617
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 185.832 ; gain = 93.617
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 185.832 ; gain = 93.617
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 7.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 185.832 ; gain = 93.617
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (kernel5.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'flag' (kernel5.cpp:13:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (kernel5.cpp:23:10)
INFO: [HLS 200-472] Inferring partial write operation for 'flag' (kernel5.cpp:24:10)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (kernel5.cpp:27:9)
INFO: [HLS 200-472] Inferring partial write operation for 'flag' (kernel5.cpp:28:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 185.832 ; gain = 93.617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln13_1', kernel5.cpp:13)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln13_1', kernel5.cpp:13)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln13_1', kernel5.cpp:13)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln13_1', kernel5.cpp:13)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('and_ln13_1', kernel5.cpp:13)) in the first pipeline iteration (II = 7 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('load' operation ('flag_load', kernel5.cpp:24) on array 'flag', kernel5.cpp:7) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('flag_addr_8_write_ln24', kernel5.cpp:24) of variable 'flag_load_6', kernel5.cpp:24 on array 'flag', kernel5.cpp:7 and 'load' operation ('flag_load_5', kernel5.cpp:24) on array 'flag', kernel5.cpp:7.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('flag_addr_5_write_ln24', kernel5.cpp:24) of variable 'flag_load_3', kernel5.cpp:24 on array 'flag', kernel5.cpp:7 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'flag'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sum_addr_write_ln27', kernel5.cpp:27) of variable 'tmp_2', kernel5.cpp:27 on array 'sum', kernel5.cpp:6 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.16 seconds; current allocated memory: 102.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 103.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 104.125 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [RTMG 210-278] Implementing memory 'kernel5_sum_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel5_flag_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 185.832 ; gain = 93.617
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 14.636 seconds; peak allocated memory: 104.125 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.027 ; gain = 94.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.027 ; gain = 94.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.027 ; gain = 94.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.027 ; gain = 94.469
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.027 ; gain = 94.469
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.027 ; gain = 94.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[5]', kernel5.cpp:13)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[5]', kernel5.cpp:13)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[5]', kernel5.cpp:13)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[5]', kernel5.cpp:13)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[5]', kernel5.cpp:13)) in the first pipeline iteration (II = 7 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln28', kernel5.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'fcmp' operation ('tmp_3', kernel5.cpp:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.616 seconds; current allocated memory: 102.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 103.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 104.195 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 186.027 ; gain = 94.469
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.562 seconds; peak allocated memory: 104.195 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.547 ; gain = 97.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.547 ; gain = 97.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.547 ; gain = 97.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.547 ; gain = 97.141
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.547 ; gain = 97.141
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.547 ; gain = 97.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[6]', kernel5.cpp:13)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[6]', kernel5.cpp:13)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[6]', kernel5.cpp:13)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[6]', kernel5.cpp:13)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[6]', kernel5.cpp:13)) in the first pipeline iteration (II = 7 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln28', kernel5.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'fcmp' operation ('tmp_3', kernel5.cpp:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.878 seconds; current allocated memory: 102.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 103.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 104.125 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.547 ; gain = 97.141
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.019 seconds; peak allocated memory: 104.125 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.883 ; gain = 97.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.883 ; gain = 97.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.883 ; gain = 97.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.883 ; gain = 97.035
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.883 ; gain = 97.035
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.883 ; gain = 97.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[4]', kernel5.cpp:13)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[4]', kernel5.cpp:13)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[4]', kernel5.cpp:13)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[4]', kernel5.cpp:13)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[4]', kernel5.cpp:13)) in the first pipeline iteration (II = 7 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln28', kernel5.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'fcmp' operation ('tmp_3', kernel5.cpp:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.908 seconds; current allocated memory: 102.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 103.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 104.258 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.883 ; gain = 97.035
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.042 seconds; peak allocated memory: 104.258 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.695 ; gain = 96.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.695 ; gain = 96.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.695 ; gain = 96.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.695 ; gain = 96.473
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'fill' (kernel5.cpp:10) in function 'kernel5' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'fill' (kernel5.cpp:10) in function 'kernel5' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.695 ; gain = 96.473
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.695 ; gain = 96.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_2', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln28', kernel5.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('tmp_2', kernel5.cpp:27) and 'fcmp' operation ('tmp_27', kernel5.cpp:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.859 seconds; current allocated memory: 103.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 104.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 105.516 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.695 ; gain = 96.473
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.356 seconds; peak allocated memory: 105.516 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.316 ; gain = 97.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.316 ; gain = 97.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.316 ; gain = 97.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.316 ; gain = 97.090
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.316 ; gain = 97.090
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[0]' (kernel5.cpp:6).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[2]' (kernel5.cpp:6).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[3]' (kernel5.cpp:6).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[1]' (kernel5.cpp:6).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[4]' (kernel5.cpp:6).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[5]' (kernel5.cpp:6).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[6]' (kernel5.cpp:6).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum[7]' (kernel5.cpp:6).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.316 ; gain = 97.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[5]', kernel5.cpp:13)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[5]', kernel5.cpp:13)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[5]', kernel5.cpp:13)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[5]', kernel5.cpp:13)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[5]', kernel5.cpp:13)) in the first pipeline iteration (II = 7 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'and' operation ('flag[5]', kernel5.cpp:28) and 'phi' operation ('flag[6]') with incoming values : ('flag_6_1_load') ('flag_6_2_load') ('flag[5]', kernel5.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'and' operation ('flag[5]', kernel5.cpp:28) and 'phi' operation ('flag[6]') with incoming values : ('flag_6_1_load') ('flag_6_2_load') ('flag[5]', kernel5.cpp:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.264 seconds; current allocated memory: 103.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 103.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 104.581 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.316 ; gain = 97.090
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.498 seconds; peak allocated memory: 104.581 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.797 ; gain = 95.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.797 ; gain = 95.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.797 ; gain = 95.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.797 ; gain = 95.469
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 11.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.797 ; gain = 95.469
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.797 ; gain = 95.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[7]', kernel5.cpp:13)) in the first pipeline iteration (II = 1 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[7]', kernel5.cpp:13)) in the first pipeline iteration (II = 2 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[7]', kernel5.cpp:13)) in the first pipeline iteration (II = 3 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[7]', kernel5.cpp:13)) in the first pipeline iteration (II = 4 cycles).
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('flag[7]', kernel5.cpp:13)) in the first pipeline iteration (II = 7 cycles).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln28', kernel5.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'fcmp' operation ('tmp_3', kernel5.cpp:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.865 seconds; current allocated memory: 103.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 103.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 104.694 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.797 ; gain = 95.469
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.992 seconds; peak allocated memory: 104.694 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.934 ; gain = 96.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.934 ; gain = 96.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.934 ; gain = 96.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.934 ; gain = 96.879
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:25) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.934 ; gain = 96.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.934 ; gain = 96.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'and' operation ('flag[0]', kernel5.cpp:31) and 'phi' operation ('flag[7]') with incoming values : ('flag_7_1_load') ('flag_7_2_load') ('flag_7_3_load') ('flag_7_4_load') ('flag_7_5_load') ('flag_7_6_load') ('flag_7_7_load') ('flag_7_8_load') ('flag[0]', kernel5.cpp:31).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'and' operation ('flag[0]', kernel5.cpp:31) and 'phi' operation ('flag[7]') with incoming values : ('flag_7_1_load') ('flag_7_2_load') ('flag_7_3_load') ('flag_7_4_load') ('flag_7_5_load') ('flag_7_6_load') ('flag_7_7_load') ('flag_7_8_load') ('flag[0]', kernel5.cpp:31).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'and' operation ('flag[0]', kernel5.cpp:31) and 'phi' operation ('flag[7]') with incoming values : ('flag_7_1_load') ('flag_7_2_load') ('flag_7_3_load') ('flag_7_4_load') ('flag_7_5_load') ('flag_7_6_load') ('flag_7_7_load') ('flag_7_8_load') ('flag[0]', kernel5.cpp:31).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'and' operation ('flag[0]', kernel5.cpp:31) and 'phi' operation ('flag[7]') with incoming values : ('flag_7_1_load') ('flag_7_2_load') ('flag_7_3_load') ('flag_7_4_load') ('flag_7_5_load') ('flag_7_6_load') ('flag_7_7_load') ('flag_7_8_load') ('flag[0]', kernel5.cpp:31).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0)
   between 'and' operation ('flag[0]', kernel5.cpp:31) and 'phi' operation ('flag[7]') with incoming values : ('flag_7_1_load') ('flag_7_2_load') ('flag_7_3_load') ('flag_7_4_load') ('flag_7_5_load') ('flag_7_6_load') ('flag_7_7_load') ('flag_7_8_load') ('flag[0]', kernel5.cpp:31).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0)
   between 'and' operation ('flag[0]', kernel5.cpp:31) and 'phi' operation ('flag[7]') with incoming values : ('flag_7_1_load') ('flag_7_2_load') ('flag_7_3_load') ('flag_7_4_load') ('flag_7_5_load') ('flag_7_6_load') ('flag_7_7_load') ('flag_7_8_load') ('flag[0]', kernel5.cpp:31).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.863 seconds; current allocated memory: 103.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 103.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 104.657 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.934 ; gain = 96.879
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.999 seconds; peak allocated memory: 104.657 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.996 ; gain = 95.629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.996 ; gain = 95.629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.996 ; gain = 95.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.996 ; gain = 95.629
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:25) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.996 ; gain = 95.629
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.996 ; gain = 95.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:30) and 'bitcast' operation ('bitcast_ln31', kernel5.cpp:31).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:30) and 'bitcast' operation ('bitcast_ln31', kernel5.cpp:31).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.784 seconds; current allocated memory: 102.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 103.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 104.254 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 185.996 ; gain = 95.629
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.864 seconds; peak allocated memory: 104.254 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.211 ; gain = 96.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.211 ; gain = 96.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.211 ; gain = 96.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.211 ; gain = 96.547
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:25) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.211 ; gain = 96.547
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.211 ; gain = 96.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:30) and 'bitcast' operation ('bitcast_ln31', kernel5.cpp:31).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:30) and 'bitcast' operation ('bitcast_ln31', kernel5.cpp:31).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.862 seconds; current allocated memory: 102.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 103.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 104.313 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.211 ; gain = 96.547
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.973 seconds; peak allocated memory: 104.313 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.949 ; gain = 96.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.949 ; gain = 96.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.949 ; gain = 96.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.949 ; gain = 96.184
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:25) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.949 ; gain = 96.184
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.949 ; gain = 96.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:30) and 'bitcast' operation ('bitcast_ln31', kernel5.cpp:31).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:30) and 'bitcast' operation ('bitcast_ln31', kernel5.cpp:31).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.8 seconds; current allocated memory: 102.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 103.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 104.182 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 185.949 ; gain = 96.184
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.883 seconds; peak allocated memory: 104.182 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.312 ; gain = 97.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.312 ; gain = 97.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.312 ; gain = 97.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.312 ; gain = 97.031
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:25) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.312 ; gain = 97.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.312 ; gain = 97.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:30) and 'bitcast' operation ('bitcast_ln31', kernel5.cpp:31).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:30) and 'bitcast' operation ('bitcast_ln31', kernel5.cpp:31).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.76 seconds; current allocated memory: 103.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 103.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 104.440 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.312 ; gain = 97.031
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.916 seconds; peak allocated memory: 104.440 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.922 ; gain = 96.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.922 ; gain = 96.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.922 ; gain = 96.676
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.922 ; gain = 96.676
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:25) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.922 ; gain = 96.676
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.922 ; gain = 96.676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'and' operation ('flag[1]', kernel5.cpp:31) and 'phi' operation ('flag[7]') with incoming values : ('flag_7_1_load') ('flag_7_2_load') ('flag_7_3_load') ('flag_7_4_load') ('flag_7_5_load') ('flag_7_6_load') ('flag_7_7_load') ('flag[1]', kernel5.cpp:31).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'and' operation ('flag[1]', kernel5.cpp:31) and 'phi' operation ('flag[7]') with incoming values : ('flag_7_1_load') ('flag_7_2_load') ('flag_7_3_load') ('flag_7_4_load') ('flag_7_5_load') ('flag_7_6_load') ('flag_7_7_load') ('flag[1]', kernel5.cpp:31).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'and' operation ('flag[1]', kernel5.cpp:31) and 'phi' operation ('flag[7]') with incoming values : ('flag_7_1_load') ('flag_7_2_load') ('flag_7_3_load') ('flag_7_4_load') ('flag_7_5_load') ('flag_7_6_load') ('flag_7_7_load') ('flag[1]', kernel5.cpp:31).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.867 seconds; current allocated memory: 103.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 103.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 104.565 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.922 ; gain = 96.676
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.003 seconds; peak allocated memory: 104.565 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 187.023 ; gain = 97.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 187.023 ; gain = 97.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 187.023 ; gain = 97.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 187.023 ; gain = 97.434
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:25) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 187.023 ; gain = 97.434
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 187.023 ; gain = 97.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:30) and 'bitcast' operation ('bitcast_ln31', kernel5.cpp:31).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:30) and 'bitcast' operation ('bitcast_ln31', kernel5.cpp:31).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.803 seconds; current allocated memory: 103.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 103.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 104.440 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 187.023 ; gain = 97.434
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.223 seconds; peak allocated memory: 104.440 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.695 ; gain = 95.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.695 ; gain = 95.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.695 ; gain = 95.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.695 ; gain = 95.785
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:25) in function 'kernel5' completely with a factor of 6.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.695 ; gain = 95.785
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.695 ; gain = 95.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:30) and 'bitcast' operation ('bitcast_ln31', kernel5.cpp:31).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:30) and 'bitcast' operation ('bitcast_ln31', kernel5.cpp:31).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.908 seconds; current allocated memory: 102.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 103.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 104.265 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.695 ; gain = 95.785
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.051 seconds; peak allocated memory: 104.265 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.832 ; gain = 96.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.832 ; gain = 96.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.832 ; gain = 96.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.832 ; gain = 96.520
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:20) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:25) in function 'kernel5' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.832 ; gain = 96.520
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.832 ; gain = 96.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:30) and 'bitcast' operation ('bitcast_ln31', kernel5.cpp:31).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:30) and 'bitcast' operation ('bitcast_ln31', kernel5.cpp:31).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.282 seconds; current allocated memory: 102.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 103.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 104.140 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 185.832 ; gain = 96.520
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.806 seconds; peak allocated memory: 104.140 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.305 ; gain = 97.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.305 ; gain = 97.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.305 ; gain = 97.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.305 ; gain = 97.203
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:17) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.305 ; gain = 97.203
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.305 ; gain = 97.203
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln28', kernel5.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln28', kernel5.cpp:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.785 seconds; current allocated memory: 102.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 103.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 104.001 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.305 ; gain = 97.203
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.765 seconds; peak allocated memory: 104.001 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.012 ; gain = 96.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.012 ; gain = 96.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.012 ; gain = 96.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.012 ; gain = 96.445
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:17) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.012 ; gain = 96.445
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.012 ; gain = 96.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln28', kernel5.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln28', kernel5.cpp:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.776 seconds; current allocated memory: 102.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 102.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 103.705 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.012 ; gain = 96.445
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.708 seconds; peak allocated memory: 103.705 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.754 ; gain = 97.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.754 ; gain = 97.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.754 ; gain = 97.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.754 ; gain = 97.086
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:17) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.754 ; gain = 97.086
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.754 ; gain = 97.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln28', kernel5.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln28', kernel5.cpp:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.79 seconds; current allocated memory: 103.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 103.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 104.813 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.754 ; gain = 97.086
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9 seconds; peak allocated memory: 104.813 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.449 ; gain = 97.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.449 ; gain = 97.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.449 ; gain = 97.402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.449 ; gain = 97.402
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:17) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 6.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.449 ; gain = 97.402
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.449 ; gain = 97.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln28', kernel5.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln28', kernel5.cpp:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.824 seconds; current allocated memory: 102.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 103.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 104.265 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.449 ; gain = 97.402
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.976 seconds; peak allocated memory: 104.265 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.668 ; gain = 97.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.668 ; gain = 97.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.668 ; gain = 97.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.668 ; gain = 97.051
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:17) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.668 ; gain = 97.051
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.668 ; gain = 97.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln28', kernel5.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln28', kernel5.cpp:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.874 seconds; current allocated memory: 103.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 103.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 104.440 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.668 ; gain = 97.051
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.028 seconds; peak allocated memory: 104.440 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.801 ; gain = 95.617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.801 ; gain = 95.617
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.801 ; gain = 95.617
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.801 ; gain = 95.617
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:17) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'newsh' (kernel5.cpp:30) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.801 ; gain = 95.617
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.801 ; gain = 95.617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln32', kernel5.cpp:32).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:27) and 'bitcast' operation ('bitcast_ln32', kernel5.cpp:32).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.876 seconds; current allocated memory: 103.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 103.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 104.451 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.801 ; gain = 95.617
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.072 seconds; peak allocated memory: 104.451 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.152 ; gain = 96.641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.152 ; gain = 96.641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.152 ; gain = 96.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.152 ; gain = 96.641
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:17) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.152 ; gain = 96.641
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'flag[0]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'flag[7]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'flag[1]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'flag[5]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'flag[2]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'flag[4]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'flag[3]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'flag[6]' (kernel5.cpp:7).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.152 ; gain = 96.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.909 seconds; current allocated memory: 103.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 103.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 104.682 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.152 ; gain = 96.641
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.087 seconds; peak allocated memory: 104.682 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.289 ; gain = 96.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.289 ; gain = 96.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.289 ; gain = 96.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.289 ; gain = 96.258
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:17) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:22) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.289 ; gain = 96.258
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[1]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[0]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[4]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[3]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[7]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[2]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[6]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[5]' (kernel5.cpp:7) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.289 ; gain = 96.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.959 seconds; current allocated memory: 103.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 103.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 104.703 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.289 ; gain = 96.258
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.278 seconds; peak allocated memory: 104.703 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.348 ; gain = 97.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.348 ; gain = 97.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.348 ; gain = 97.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.348 ; gain = 97.281
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:16) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:21) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.348 ; gain = 97.281
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[4]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[0]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[1]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[7]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[3]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[6]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[5]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[2]' (kernel5.cpp:7) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.348 ; gain = 97.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.962 seconds; current allocated memory: 103.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 103.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 104.703 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.348 ; gain = 97.281
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.078 seconds; peak allocated memory: 104.703 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.539 ; gain = 95.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.539 ; gain = 95.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.539 ; gain = 95.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.539 ; gain = 95.523
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:16) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:21) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.539 ; gain = 95.523
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.539 ; gain = 95.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:26) and 'bitcast' operation ('bitcast_ln27', kernel5.cpp:27).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:26) and 'bitcast' operation ('bitcast_ln27', kernel5.cpp:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.868 seconds; current allocated memory: 103.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 103.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 104.424 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.539 ; gain = 95.523
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.916 seconds; peak allocated memory: 104.424 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.543 ; gain = 93.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.543 ; gain = 93.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.543 ; gain = 93.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.543 ; gain = 93.387
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:16) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift' (kernel5.cpp:21) in function 'kernel5' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.543 ; gain = 93.387
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[2]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[3]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[5]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[6]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[1]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[4]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[0]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[7]' (kernel5.cpp:7).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.543 ; gain = 93.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.929 seconds; current allocated memory: 103.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 103.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 104.719 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 185.543 ; gain = 93.387
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.068 seconds; peak allocated memory: 104.719 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.883 ; gain = 96.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.883 ; gain = 96.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.883 ; gain = 96.277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.883 ; gain = 96.277
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:16) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift1' (kernel5.cpp:21) in function 'kernel5' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'shift2' (kernel5.cpp:24) in function 'kernel5' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.883 ; gain = 96.277
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[6]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[5]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[7]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[0]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[4]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[2]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[1]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[3]' (kernel5.cpp:7).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.883 ; gain = 96.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.899 seconds; current allocated memory: 103.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 103.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 104.702 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.883 ; gain = 96.277
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.14 seconds; peak allocated memory: 104.702 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.594 ; gain = 95.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.594 ; gain = 95.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.594 ; gain = 95.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.594 ; gain = 95.664
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:16) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift1' (kernel5.cpp:21) in function 'kernel5' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'shift2' (kernel5.cpp:24) in function 'kernel5' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.594 ; gain = 95.664
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.594 ; gain = 95.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:26) and 'bitcast' operation ('bitcast_ln27', kernel5.cpp:27).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:26) and 'bitcast' operation ('bitcast_ln27', kernel5.cpp:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.818 seconds; current allocated memory: 103.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 103.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 104.451 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.594 ; gain = 95.664
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 8.902 seconds; peak allocated memory: 104.451 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.457 ; gain = 97.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.457 ; gain = 97.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.457 ; gain = 97.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.457 ; gain = 97.125
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:16) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift1' (kernel5.cpp:21) in function 'kernel5' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'shift2' (kernel5.cpp:24) in function 'kernel5' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.457 ; gain = 97.125
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[4]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[5]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[0]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[6]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[1]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[3]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[2]' (kernel5.cpp:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'flag[7]' (kernel5.cpp:7).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.457 ; gain = 97.125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.92 seconds; current allocated memory: 103.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 103.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 104.702 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.457 ; gain = 97.125
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.11 seconds; peak allocated memory: 104.702 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.227 ; gain = 96.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.227 ; gain = 96.516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.227 ; gain = 96.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.227 ; gain = 96.516
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:16) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift1' (kernel5.cpp:21) in function 'kernel5' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'shift2' (kernel5.cpp:24) in function 'kernel5' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.227 ; gain = 96.516
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[0]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[4]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[6]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[3]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[1]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[2]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[5]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[7]' (kernel5.cpp:7).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.227 ; gain = 96.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.103 seconds; current allocated memory: 103.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 103.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 104.702 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.227 ; gain = 96.516
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.425 seconds; peak allocated memory: 104.702 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.883 ; gain = 96.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.883 ; gain = 96.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.883 ; gain = 96.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.883 ; gain = 96.742
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:16) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift1' (kernel5.cpp:21) in function 'kernel5' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'shift2' (kernel5.cpp:24) in function 'kernel5' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.883 ; gain = 96.742
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.883 ; gain = 96.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:26) and 'bitcast' operation ('bitcast_ln27', kernel5.cpp:27).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:26) and 'bitcast' operation ('bitcast_ln27', kernel5.cpp:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.085 seconds; current allocated memory: 103.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 103.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 104.451 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.883 ; gain = 96.742
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.161 seconds; peak allocated memory: 104.451 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.105 ; gain = 96.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.105 ; gain = 96.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.105 ; gain = 96.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.105 ; gain = 96.660
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:16) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift1' (kernel5.cpp:21) in function 'kernel5' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'shift2' (kernel5.cpp:24) in function 'kernel5' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.105 ; gain = 96.660
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[6]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[7]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[0]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[1]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[2]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[4]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[5]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[3]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[6]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[7]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[0]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[1]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[2]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[4]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[5]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[3]' (kernel5.cpp:7).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.105 ; gain = 96.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.02 seconds; current allocated memory: 103.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 103.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 104.708 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.105 ; gain = 96.660
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.273 seconds; peak allocated memory: 104.708 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.793 ; gain = 96.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.793 ; gain = 96.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.793 ; gain = 96.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.793 ; gain = 96.762
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:16) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift1' (kernel5.cpp:21) in function 'kernel5' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'shift2' (kernel5.cpp:24) in function 'kernel5' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.793 ; gain = 96.762
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.793 ; gain = 96.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:26) and 'bitcast' operation ('bitcast_ln27', kernel5.cpp:27).
WARNING: [SCHED 204-68] The II Violation in module 'kernel5' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum[0]', kernel5.cpp:26) and 'bitcast' operation ('bitcast_ln27', kernel5.cpp:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.936 seconds; current allocated memory: 103.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 103.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 104.451 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.793 ; gain = 96.762
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.087 seconds; peak allocated memory: 104.451 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.367 ; gain = 96.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.367 ; gain = 96.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.367 ; gain = 96.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.367 ; gain = 96.551
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:16) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift1' (kernel5.cpp:21) in function 'kernel5' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'shift2' (kernel5.cpp:24) in function 'kernel5' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.367 ; gain = 96.551
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[2]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[7]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[6]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[3]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[5]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[0]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[4]' (kernel5.cpp:7) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'flag[1]' (kernel5.cpp:7) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.367 ; gain = 96.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.997 seconds; current allocated memory: 103.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 103.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 104.702 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.367 ; gain = 96.551
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 9.194 seconds; peak allocated memory: 104.702 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.113 ; gain = 95.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.113 ; gain = 95.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.113 ; gain = 95.863
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.113 ; gain = 95.863
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop' (kernel5.cpp:16) in function 'kernel5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'shift1' (kernel5.cpp:21) in function 'kernel5' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'shift2' (kernel5.cpp:24) in function 'kernel5' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'sum' (kernel5.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag' (kernel5.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.113 ; gain = 95.863
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[3]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[5]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[7]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[6]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[2]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[1]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[0]' (kernel5.cpp:7).
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'flag[4]' (kernel5.cpp:7).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.113 ; gain = 95.863
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fill'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.451 seconds; current allocated memory: 103.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 103.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp_1' to 'kernel5_fadd_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_2_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel5'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 104.702 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 186.113 ; gain = 95.863
INFO: [VHDL 208-304] Generating VHDL RTL for kernel5.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel5.
INFO: [HLS 200-112] Total elapsed time: 11.189 seconds; peak allocated memory: 104.702 MB.
