<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/developer/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_hal_smbus.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__hal__smbus_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f7xx_hal_smbus.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of SMBUS HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for stm32f7xx_hal_smbus.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="stm32f7xx__hal__smbus_8h__incl.png" border="0" usemap="#_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__smbus_8h" alt=""/></div>
<map name="_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__smbus_8h" id="_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__smbus_8h">
</map>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="stm32f7xx__hal__smbus_8h__dep__incl.png" border="0" usemap="#_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__smbus_8hdep" alt=""/></div>
<map name="_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__smbus_8hdep" id="_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__smbus_8hdep">
</map>
</div>
</div>
<p><a href="stm32f7xx__hal__smbus_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_m_b_u_s___init_type_def.html">SMBUS_InitTypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga10d0d653875df77cad851a38a0ebead9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l__state__definition.html#ga10d0d653875df77cad851a38a0ebead9">HAL_SMBUS_STATE_RESET</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga10d0d653875df77cad851a38a0ebead9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb10e7cef181e43e110625e3b5ae16d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l__state__definition.html#gabb10e7cef181e43e110625e3b5ae16d7">HAL_SMBUS_STATE_READY</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gabb10e7cef181e43e110625e3b5ae16d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00e1c7c59808e236d885eb31685271f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l__state__definition.html#gab00e1c7c59808e236d885eb31685271f">HAL_SMBUS_STATE_BUSY</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gab00e1c7c59808e236d885eb31685271f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa8e5febd1f304c7d7f374a59425935e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l__state__definition.html#gafa8e5febd1f304c7d7f374a59425935e">HAL_SMBUS_STATE_MASTER_BUSY_TX</a>&#160;&#160;&#160;(0x00000012U)</td></tr>
<tr class="separator:gafa8e5febd1f304c7d7f374a59425935e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd201294291c00d2c69772382650717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l__state__definition.html#gacfd201294291c00d2c69772382650717">HAL_SMBUS_STATE_MASTER_BUSY_RX</a>&#160;&#160;&#160;(0x00000022U)</td></tr>
<tr class="separator:gacfd201294291c00d2c69772382650717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga775a709e94bcbd38acd807096d6cd518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l__state__definition.html#ga775a709e94bcbd38acd807096d6cd518">HAL_SMBUS_STATE_SLAVE_BUSY_TX</a>&#160;&#160;&#160;(0x00000032U)</td></tr>
<tr class="separator:ga775a709e94bcbd38acd807096d6cd518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04529c2b1054f3be65c64fa1d5c32360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l__state__definition.html#ga04529c2b1054f3be65c64fa1d5c32360">HAL_SMBUS_STATE_SLAVE_BUSY_RX</a>&#160;&#160;&#160;(0x00000042U)</td></tr>
<tr class="separator:ga04529c2b1054f3be65c64fa1d5c32360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f6063d784b0ffe5a878eaac17d29d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l__state__definition.html#ga49f6063d784b0ffe5a878eaac17d29d7">HAL_SMBUS_STATE_TIMEOUT</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:ga49f6063d784b0ffe5a878eaac17d29d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad370e2f7efee2e9a1b62e766f849a2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l__state__definition.html#gad370e2f7efee2e9a1b62e766f849a2aa">HAL_SMBUS_STATE_ERROR</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gad370e2f7efee2e9a1b62e766f849a2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20bc91031bbc73a2ac7221ee8514305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l__state__definition.html#gad20bc91031bbc73a2ac7221ee8514305">HAL_SMBUS_STATE_LISTEN</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gad20bc91031bbc73a2ac7221ee8514305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1347759443510417c693350bea020dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___error___code__definition.html#gaf1347759443510417c693350bea020dd">HAL_SMBUS_ERROR_NONE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaf1347759443510417c693350bea020dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748dcfd7bf82832e4be95ef863023caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___error___code__definition.html#ga748dcfd7bf82832e4be95ef863023caf">HAL_SMBUS_ERROR_BERR</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga748dcfd7bf82832e4be95ef863023caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031e3e9ed49b890fee48da9a2c1f5429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___error___code__definition.html#ga031e3e9ed49b890fee48da9a2c1f5429">HAL_SMBUS_ERROR_ARLO</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga031e3e9ed49b890fee48da9a2c1f5429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e29671c15e4e841dea9dfdffe8c26fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___error___code__definition.html#ga1e29671c15e4e841dea9dfdffe8c26fe">HAL_SMBUS_ERROR_ACKF</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga1e29671c15e4e841dea9dfdffe8c26fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed68de5f752d9a033db72f18fead376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___error___code__definition.html#gabed68de5f752d9a033db72f18fead376">HAL_SMBUS_ERROR_OVR</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gabed68de5f752d9a033db72f18fead376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad224e88fec7c2b8a40f7be7fead7d47a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___error___code__definition.html#gad224e88fec7c2b8a40f7be7fead7d47a">HAL_SMBUS_ERROR_HALTIMEOUT</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:gad224e88fec7c2b8a40f7be7fead7d47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf225fb754da51c1767c46edc91c1a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___error___code__definition.html#gaaf225fb754da51c1767c46edc91c1a0b">HAL_SMBUS_ERROR_BUSTIMEOUT</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:gaaf225fb754da51c1767c46edc91c1a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea85c97e9cba0fe6f039a2426503812a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___error___code__definition.html#gaea85c97e9cba0fe6f039a2426503812a">HAL_SMBUS_ERROR_ALERT</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:gaea85c97e9cba0fe6f039a2426503812a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a2ce406544e21aa2df2f5d16ec6eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___error___code__definition.html#ga96a2ce406544e21aa2df2f5d16ec6eda">HAL_SMBUS_ERROR_PECERR</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:ga96a2ce406544e21aa2df2f5d16ec6eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bff3657ddc77b456826db72d25ec893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___analog___filter.html#ga4bff3657ddc77b456826db72d25ec893">SMBUS_ANALOGFILTER_ENABLE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga4bff3657ddc77b456826db72d25ec893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa473e6db00a3ba7817373c2ccf5f9945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___analog___filter.html#gaa473e6db00a3ba7817373c2ccf5f9945">SMBUS_ANALOGFILTER_DISABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289">I2C_CR1_ANFOFF</a></td></tr>
<tr class="separator:gaa473e6db00a3ba7817373c2ccf5f9945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga630665bc86be7b93ace8777b26b092b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__addressing__mode.html#ga630665bc86be7b93ace8777b26b092b9">SMBUS_ADDRESSINGMODE_7BIT</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga630665bc86be7b93ace8777b26b092b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7037d3b88aa724853034de3701700bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__addressing__mode.html#gac7037d3b88aa724853034de3701700bd">SMBUS_ADDRESSINGMODE_10BIT</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gac7037d3b88aa724853034de3701700bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf65eef4d4adc4ef07922f87e79c262ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__dual__addressing__mode.html#gaf65eef4d4adc4ef07922f87e79c262ce">SMBUS_DUALADDRESS_DISABLE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaf65eef4d4adc4ef07922f87e79c262ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada602d6b8322f768b80b130108642dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__dual__addressing__mode.html#gada602d6b8322f768b80b130108642dbf">SMBUS_DUALADDRESS_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26">I2C_OAR2_OA2EN</a></td></tr>
<tr class="separator:gada602d6b8322f768b80b130108642dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46a57e8acccccabbb4179b3a93f0cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__own__address2__masks.html#gaa46a57e8acccccabbb4179b3a93f0cf6">SMBUS_OA2_NOMASK</a>&#160;&#160;&#160;((uint8_t)0x00U)</td></tr>
<tr class="separator:gaa46a57e8acccccabbb4179b3a93f0cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c2257240c6e36b22136d037df9b482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__own__address2__masks.html#gaf8c2257240c6e36b22136d037df9b482">SMBUS_OA2_MASK01</a>&#160;&#160;&#160;((uint8_t)0x01U)</td></tr>
<tr class="separator:gaf8c2257240c6e36b22136d037df9b482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd705521f51b714d2c4a5ed5425a314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__own__address2__masks.html#ga2bd705521f51b714d2c4a5ed5425a314">SMBUS_OA2_MASK02</a>&#160;&#160;&#160;((uint8_t)0x02U)</td></tr>
<tr class="separator:ga2bd705521f51b714d2c4a5ed5425a314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8079aeaffbda66204e37d2e3e94ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__own__address2__masks.html#ga5b8079aeaffbda66204e37d2e3e94ed3">SMBUS_OA2_MASK03</a>&#160;&#160;&#160;((uint8_t)0x03U)</td></tr>
<tr class="separator:ga5b8079aeaffbda66204e37d2e3e94ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569d234db96a6ff0a02aeca4bd044944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__own__address2__masks.html#ga569d234db96a6ff0a02aeca4bd044944">SMBUS_OA2_MASK04</a>&#160;&#160;&#160;((uint8_t)0x04U)</td></tr>
<tr class="separator:ga569d234db96a6ff0a02aeca4bd044944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec58410cf437d788a9aa1ae80337d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__own__address2__masks.html#ga8ec58410cf437d788a9aa1ae80337d5b">SMBUS_OA2_MASK05</a>&#160;&#160;&#160;((uint8_t)0x05U)</td></tr>
<tr class="separator:ga8ec58410cf437d788a9aa1ae80337d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd7a8d5aa4125a6ad0a105866bfbe643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__own__address2__masks.html#gacd7a8d5aa4125a6ad0a105866bfbe643">SMBUS_OA2_MASK06</a>&#160;&#160;&#160;((uint8_t)0x06U)</td></tr>
<tr class="separator:gacd7a8d5aa4125a6ad0a105866bfbe643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229bc8bc648002751d3185a3dc1dd7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__own__address2__masks.html#ga229bc8bc648002751d3185a3dc1dd7e6">SMBUS_OA2_MASK07</a>&#160;&#160;&#160;((uint8_t)0x07U)</td></tr>
<tr class="separator:ga229bc8bc648002751d3185a3dc1dd7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf546a6d09ae3e6305165bdb19cccf13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__general__call__addressing__mode.html#gacf546a6d09ae3e6305165bdb19cccf13">SMBUS_GENERALCALL_DISABLE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gacf546a6d09ae3e6305165bdb19cccf13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ff222f461e5341f341844e6ece7d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__general__call__addressing__mode.html#gae5ff222f461e5341f341844e6ece7d88">SMBUS_GENERALCALL_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c">I2C_CR1_GCEN</a></td></tr>
<tr class="separator:gae5ff222f461e5341f341844e6ece7d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0dcf7850d415b1578c0a0f61d01f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__nostretch__mode.html#ga0e0dcf7850d415b1578c0a0f61d01f8c">SMBUS_NOSTRETCH_DISABLE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga0e0dcf7850d415b1578c0a0f61d01f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebf79e0d6ee7245ab3b0bced65c4dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__nostretch__mode.html#ga1ebf79e0d6ee7245ab3b0bced65c4dee">SMBUS_NOSTRETCH_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a></td></tr>
<tr class="separator:ga1ebf79e0d6ee7245ab3b0bced65c4dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48763a687d52af10216b13d8308d97f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__packet__error__check__mode.html#ga48763a687d52af10216b13d8308d97f6">SMBUS_PEC_DISABLE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga48763a687d52af10216b13d8308d97f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524481f0ca813a49fed450c5210154b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__packet__error__check__mode.html#ga524481f0ca813a49fed450c5210154b1">SMBUS_PEC_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5">I2C_CR1_PECEN</a></td></tr>
<tr class="separator:ga524481f0ca813a49fed450c5210154b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219f1a9519ebb3c12bc21045fb5fbacc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__peripheral__mode.html#ga219f1a9519ebb3c12bc21045fb5fbacc">SMBUS_PERIPHERAL_MODE_SMBUS_HOST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b">I2C_CR1_SMBHEN</a></td></tr>
<tr class="separator:ga219f1a9519ebb3c12bc21045fb5fbacc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58135a2226dc75d5627434bcc72d69d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__peripheral__mode.html#ga58135a2226dc75d5627434bcc72d69d5">SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga58135a2226dc75d5627434bcc72d69d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbcd4481e0cf3e1b58b43604b78f5645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s__peripheral__mode.html#gacbcd4481e0cf3e1b58b43604b78f5645">SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263">I2C_CR1_SMBDEN</a></td></tr>
<tr class="separator:gacbcd4481e0cf3e1b58b43604b78f5645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1560bbcd87332d27799d66609c7c3f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___reload_end_mode__definition.html#ga1560bbcd87332d27799d66609c7c3f72">SMBUS_SOFTEND_MODE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga1560bbcd87332d27799d66609c7c3f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3941c65ca2bfd12164b7239013f496b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___reload_end_mode__definition.html#ga3941c65ca2bfd12164b7239013f496b3">SMBUS_RELOAD_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb">I2C_CR2_RELOAD</a></td></tr>
<tr class="separator:ga3941c65ca2bfd12164b7239013f496b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3a5b3d8adf01c0b80c08fa3f89f2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___reload_end_mode__definition.html#gadf3a5b3d8adf01c0b80c08fa3f89f2ba">SMBUS_AUTOEND_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54">I2C_CR2_AUTOEND</a></td></tr>
<tr class="separator:gadf3a5b3d8adf01c0b80c08fa3f89f2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22cdf561ca5299649b2f839fcae24dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___reload_end_mode__definition.html#ga22cdf561ca5299649b2f839fcae24dbe">SMBUS_SENDPEC_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7">I2C_CR2_PECBYTE</a></td></tr>
<tr class="separator:ga22cdf561ca5299649b2f839fcae24dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8819a2a9cf7044b66063d6b598a5a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___start_stop_mode__definition.html#gaf8819a2a9cf7044b66063d6b598a5a65">SMBUS_NO_STARTSTOP</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaf8819a2a9cf7044b66063d6b598a5a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135d9e86e6c192d73113806c1c154be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___start_stop_mode__definition.html#ga135d9e86e6c192d73113806c1c154be2">SMBUS_GENERATE_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2">I2C_CR2_STOP</a></td></tr>
<tr class="separator:ga135d9e86e6c192d73113806c1c154be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a3a3ecdab4699261500647b5e474fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___start_stop_mode__definition.html#ga45a3a3ecdab4699261500647b5e474fe">SMBUS_GENERATE_START_READ</a>&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478">I2C_CR2_START</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697">I2C_CR2_RD_WRN</a>)</td></tr>
<tr class="separator:ga45a3a3ecdab4699261500647b5e474fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab8e120919df66817ed93c882d96ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___start_stop_mode__definition.html#gacab8e120919df66817ed93c882d96ab2">SMBUS_GENERATE_START_WRITE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478">I2C_CR2_START</a></td></tr>
<tr class="separator:gacab8e120919df66817ed93c882d96ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b757f14a97efcaf407555576ee2f606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___xfer_options__definition.html#ga0b757f14a97efcaf407555576ee2f606">SMBUS_FIRST_FRAME</a>&#160;&#160;&#160;<a class="el" href="group___s_m_b_u_s___reload_end_mode__definition.html#ga1560bbcd87332d27799d66609c7c3f72">SMBUS_SOFTEND_MODE</a></td></tr>
<tr class="separator:ga0b757f14a97efcaf407555576ee2f606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7fc60fe48eb76dcb93e1fca63ae3dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___xfer_options__definition.html#ga7a7fc60fe48eb76dcb93e1fca63ae3dd">SMBUS_NEXT_FRAME</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___s_m_b_u_s___reload_end_mode__definition.html#ga3941c65ca2bfd12164b7239013f496b3">SMBUS_RELOAD_MODE</a> | <a class="el" href="group___s_m_b_u_s___reload_end_mode__definition.html#ga1560bbcd87332d27799d66609c7c3f72">SMBUS_SOFTEND_MODE</a>))</td></tr>
<tr class="separator:ga7a7fc60fe48eb76dcb93e1fca63ae3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37fb621818e1d90dee3a3ed4588a21b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___xfer_options__definition.html#ga37fb621818e1d90dee3a3ed4588a21b2">SMBUS_FIRST_AND_LAST_FRAME_NO_PEC</a>&#160;&#160;&#160;<a class="el" href="group___s_m_b_u_s___reload_end_mode__definition.html#gadf3a5b3d8adf01c0b80c08fa3f89f2ba">SMBUS_AUTOEND_MODE</a></td></tr>
<tr class="separator:ga37fb621818e1d90dee3a3ed4588a21b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319828e7fb8ee16869530b9df245525c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___xfer_options__definition.html#ga319828e7fb8ee16869530b9df245525c">SMBUS_LAST_FRAME_NO_PEC</a>&#160;&#160;&#160;<a class="el" href="group___s_m_b_u_s___reload_end_mode__definition.html#gadf3a5b3d8adf01c0b80c08fa3f89f2ba">SMBUS_AUTOEND_MODE</a></td></tr>
<tr class="separator:ga319828e7fb8ee16869530b9df245525c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e14f6df3d4d51a98816d8ab40ffd22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___xfer_options__definition.html#ga06e14f6df3d4d51a98816d8ab40ffd22">SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___s_m_b_u_s___reload_end_mode__definition.html#gadf3a5b3d8adf01c0b80c08fa3f89f2ba">SMBUS_AUTOEND_MODE</a> | <a class="el" href="group___s_m_b_u_s___reload_end_mode__definition.html#ga22cdf561ca5299649b2f839fcae24dbe">SMBUS_SENDPEC_MODE</a>))</td></tr>
<tr class="separator:ga06e14f6df3d4d51a98816d8ab40ffd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6141ae3264f6372f6bfe4427110c85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___xfer_options__definition.html#gac6141ae3264f6372f6bfe4427110c85c">SMBUS_LAST_FRAME_WITH_PEC</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___s_m_b_u_s___reload_end_mode__definition.html#gadf3a5b3d8adf01c0b80c08fa3f89f2ba">SMBUS_AUTOEND_MODE</a> | <a class="el" href="group___s_m_b_u_s___reload_end_mode__definition.html#ga22cdf561ca5299649b2f839fcae24dbe">SMBUS_SENDPEC_MODE</a>))</td></tr>
<tr class="separator:gac6141ae3264f6372f6bfe4427110c85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ab1ce94fc49e3a25de7edefe449ea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___xfer_options__definition.html#ga04ab1ce94fc49e3a25de7edefe449ea8">SMBUS_OTHER_FRAME_NO_PEC</a>&#160;&#160;&#160;(0x000000AAU)</td></tr>
<tr class="separator:ga04ab1ce94fc49e3a25de7edefe449ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e722abb71e80faa7da9e94868086f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___xfer_options__definition.html#gaf1e722abb71e80faa7da9e94868086f7">SMBUS_OTHER_FRAME_WITH_PEC</a>&#160;&#160;&#160;(0x0000AA00U)</td></tr>
<tr class="separator:gaf1e722abb71e80faa7da9e94868086f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4b9a9492d5812e9454172dcd9de1c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___xfer_options__definition.html#gae4b9a9492d5812e9454172dcd9de1c4b">SMBUS_OTHER_AND_LAST_FRAME_NO_PEC</a>&#160;&#160;&#160;(0x00AA0000U)</td></tr>
<tr class="separator:gae4b9a9492d5812e9454172dcd9de1c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e96fe3f947e305cdc1e2d51a74921ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___xfer_options__definition.html#ga0e96fe3f947e305cdc1e2d51a74921ed">SMBUS_OTHER_AND_LAST_FRAME_WITH_PEC</a>&#160;&#160;&#160;(0xAA000000U)</td></tr>
<tr class="separator:ga0e96fe3f947e305cdc1e2d51a74921ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa07be457cbdae173ebb60bc191c13358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#gaa07be457cbdae173ebb60bc191c13358">SMBUS_IT_ERRI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956">I2C_CR1_ERRIE</a></td></tr>
<tr class="separator:gaa07be457cbdae173ebb60bc191c13358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4e11797e0216385fa8792ad57b8a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#ga7c4e11797e0216385fa8792ad57b8a33">SMBUS_IT_TCI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f">I2C_CR1_TCIE</a></td></tr>
<tr class="separator:ga7c4e11797e0216385fa8792ad57b8a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb6769052b4ac3bd99d419049cbfc1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#ga2fb6769052b4ac3bd99d419049cbfc1f">SMBUS_IT_STOPI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166">I2C_CR1_STOPIE</a></td></tr>
<tr class="separator:ga2fb6769052b4ac3bd99d419049cbfc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc8688c81151675a539c0b6a5baa78f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#gacc8688c81151675a539c0b6a5baa78f6">SMBUS_IT_NACKI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18">I2C_CR1_NACKIE</a></td></tr>
<tr class="separator:gacc8688c81151675a539c0b6a5baa78f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4b3a316abbd414401c335fe817dc38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#ga2b4b3a316abbd414401c335fe817dc38">SMBUS_IT_ADDRI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec">I2C_CR1_ADDRIE</a></td></tr>
<tr class="separator:ga2b4b3a316abbd414401c335fe817dc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b885f198978a4e19051a9a966da45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#ga45b885f198978a4e19051a9a966da45a">SMBUS_IT_RXI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80">I2C_CR1_RXIE</a></td></tr>
<tr class="separator:ga45b885f198978a4e19051a9a966da45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47be5a36a39ea1b70a609a9de2f1fb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#ga47be5a36a39ea1b70a609a9de2f1fb29">SMBUS_IT_TXI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4">I2C_CR1_TXIE</a></td></tr>
<tr class="separator:ga47be5a36a39ea1b70a609a9de2f1fb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bccec3eb94df3e498d48ed18629fecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#ga6bccec3eb94df3e498d48ed18629fecc">SMBUS_IT_TX</a>&#160;&#160;&#160;(<a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#gaa07be457cbdae173ebb60bc191c13358">SMBUS_IT_ERRI</a> | <a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#ga7c4e11797e0216385fa8792ad57b8a33">SMBUS_IT_TCI</a> | <a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#ga2fb6769052b4ac3bd99d419049cbfc1f">SMBUS_IT_STOPI</a> | <a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#gacc8688c81151675a539c0b6a5baa78f6">SMBUS_IT_NACKI</a> | <a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#ga47be5a36a39ea1b70a609a9de2f1fb29">SMBUS_IT_TXI</a>)</td></tr>
<tr class="separator:ga6bccec3eb94df3e498d48ed18629fecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab658c6d025c4e0b7651d50670717d5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#gab658c6d025c4e0b7651d50670717d5a4">SMBUS_IT_RX</a>&#160;&#160;&#160;(<a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#gaa07be457cbdae173ebb60bc191c13358">SMBUS_IT_ERRI</a> | <a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#ga7c4e11797e0216385fa8792ad57b8a33">SMBUS_IT_TCI</a> | <a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#gacc8688c81151675a539c0b6a5baa78f6">SMBUS_IT_NACKI</a> | <a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#ga45b885f198978a4e19051a9a966da45a">SMBUS_IT_RXI</a>)</td></tr>
<tr class="separator:gab658c6d025c4e0b7651d50670717d5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb90ff36b56967e8332b197cc9fb893e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#gafb90ff36b56967e8332b197cc9fb893e">SMBUS_IT_ALERT</a>&#160;&#160;&#160;(<a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#gaa07be457cbdae173ebb60bc191c13358">SMBUS_IT_ERRI</a>)</td></tr>
<tr class="separator:gafb90ff36b56967e8332b197cc9fb893e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga730a8c360daead4cf0e83283e6b0f007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#ga730a8c360daead4cf0e83283e6b0f007">SMBUS_IT_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#ga2b4b3a316abbd414401c335fe817dc38">SMBUS_IT_ADDRI</a> | <a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#ga2fb6769052b4ac3bd99d419049cbfc1f">SMBUS_IT_STOPI</a> | <a class="el" href="group___s_m_b_u_s___interrupt__configuration__definition.html#gacc8688c81151675a539c0b6a5baa78f6">SMBUS_IT_NACKI</a>)</td></tr>
<tr class="separator:ga730a8c360daead4cf0e83283e6b0f007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c1a8cdceea7aec32cc0ba24894e0f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___flag__definition.html#ga0c1a8cdceea7aec32cc0ba24894e0f1c">SMBUS_FLAG_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351">I2C_ISR_TXE</a></td></tr>
<tr class="separator:ga0c1a8cdceea7aec32cc0ba24894e0f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b435b09ea066d2bce895e9d18584d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___flag__definition.html#ga4b435b09ea066d2bce895e9d18584d08">SMBUS_FLAG_TXIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5">I2C_ISR_TXIS</a></td></tr>
<tr class="separator:ga4b435b09ea066d2bce895e9d18584d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4dc38eb1d6c122e3e497e330cc57b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___flag__definition.html#gab4dc38eb1d6c122e3e497e330cc57b12">SMBUS_FLAG_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022">I2C_ISR_RXNE</a></td></tr>
<tr class="separator:gab4dc38eb1d6c122e3e497e330cc57b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8815718b8c301f67386c8820ebfad9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___flag__definition.html#gab8815718b8c301f67386c8820ebfad9e">SMBUS_FLAG_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07">I2C_ISR_ADDR</a></td></tr>
<tr class="separator:gab8815718b8c301f67386c8820ebfad9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a20a983bba9f5a470e3add6c93dd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___flag__definition.html#ga20a20a983bba9f5a470e3add6c93dd5d">SMBUS_FLAG_AF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77">I2C_ISR_NACKF</a></td></tr>
<tr class="separator:ga20a20a983bba9f5a470e3add6c93dd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adeb004eee3c726678cae37cf23d5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___flag__definition.html#ga4adeb004eee3c726678cae37cf23d5ef">SMBUS_FLAG_STOPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7">I2C_ISR_STOPF</a></td></tr>
<tr class="separator:ga4adeb004eee3c726678cae37cf23d5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39e4a85debbdb9609797c1deff5d8f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___flag__definition.html#ga39e4a85debbdb9609797c1deff5d8f6d">SMBUS_FLAG_TC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d">I2C_ISR_TC</a></td></tr>
<tr class="separator:ga39e4a85debbdb9609797c1deff5d8f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b9c0e1eafcfd9274ddcd0b46451176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___flag__definition.html#gab2b9c0e1eafcfd9274ddcd0b46451176">SMBUS_FLAG_TCR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd">I2C_ISR_TCR</a></td></tr>
<tr class="separator:gab2b9c0e1eafcfd9274ddcd0b46451176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe00364b2e5b66053ddf395244ac02d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___flag__definition.html#ga3fe00364b2e5b66053ddf395244ac02d">SMBUS_FLAG_BERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07">I2C_ISR_BERR</a></td></tr>
<tr class="separator:ga3fe00364b2e5b66053ddf395244ac02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a9e5f0eba90a523abb187e5f72c088e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___flag__definition.html#ga4a9e5f0eba90a523abb187e5f72c088e">SMBUS_FLAG_ARLO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3">I2C_ISR_ARLO</a></td></tr>
<tr class="separator:ga4a9e5f0eba90a523abb187e5f72c088e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6d2207524a59140d65c725cf5b354d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___flag__definition.html#gacb6d2207524a59140d65c725cf5b354d">SMBUS_FLAG_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914">I2C_ISR_OVR</a></td></tr>
<tr class="separator:gacb6d2207524a59140d65c725cf5b354d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d03a26be9838faa6f543194873e3c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___flag__definition.html#ga20d03a26be9838faa6f543194873e3c6">SMBUS_FLAG_PECERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281">I2C_ISR_PECERR</a></td></tr>
<tr class="separator:ga20d03a26be9838faa6f543194873e3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad660216f7833e6a152131b9665a67a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___flag__definition.html#gad660216f7833e6a152131b9665a67a2c">SMBUS_FLAG_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574">I2C_ISR_TIMEOUT</a></td></tr>
<tr class="separator:gad660216f7833e6a152131b9665a67a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9478f88c0bb4dc0fb30ea3ca642a0e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___flag__definition.html#ga9478f88c0bb4dc0fb30ea3ca642a0e14">SMBUS_FLAG_ALERT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec">I2C_ISR_ALERT</a></td></tr>
<tr class="separator:ga9478f88c0bb4dc0fb30ea3ca642a0e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2378691063c5e3f1f71a9075455f52a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___flag__definition.html#ga2378691063c5e3f1f71a9075455f52a4">SMBUS_FLAG_BUSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886">I2C_ISR_BUSY</a></td></tr>
<tr class="separator:ga2378691063c5e3f1f71a9075455f52a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17791d68c7839af0ca78616c6081ee6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___flag__definition.html#ga17791d68c7839af0ca78616c6081ee6d">SMBUS_FLAG_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa">I2C_ISR_DIR</a></td></tr>
<tr class="separator:ga17791d68c7839af0ca78616c6081ee6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf61fb602592d45225b4c7a4f4ac95127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___exported___macros.html#gaf61fb602592d45225b4c7a4f4ac95127">__HAL_SMBUS_RESET_HANDLE_STATE</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__)-&gt;State = <a class="el" href="group___h_a_l__state__definition.html#ga10d0d653875df77cad851a38a0ebead9">HAL_SMBUS_STATE_RESET</a>)</td></tr>
<tr class="memdesc:gaf61fb602592d45225b4c7a4f4ac95127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset SMBUS handle state.  <a href="group___s_m_b_u_s___exported___macros.html#gaf61fb602592d45225b4c7a4f4ac95127">More...</a><br /></td></tr>
<tr class="separator:gaf61fb602592d45225b4c7a4f4ac95127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c97c2d61aea9155e23c86106e6d29fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___exported___macros.html#ga5c97c2d61aea9155e23c86106e6d29fc">__HAL_SMBUS_ENABLE_IT</a>(__HANDLE__,  __INTERRUPT__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;CR1 |= (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga5c97c2d61aea9155e23c86106e6d29fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified SMBUS interrupts.  <a href="group___s_m_b_u_s___exported___macros.html#ga5c97c2d61aea9155e23c86106e6d29fc">More...</a><br /></td></tr>
<tr class="separator:ga5c97c2d61aea9155e23c86106e6d29fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b90ad17b325c2e5a8c50736f148892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___exported___macros.html#gab7b90ad17b325c2e5a8c50736f148892">__HAL_SMBUS_DISABLE_IT</a>(__HANDLE__,  __INTERRUPT__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;CR1 &amp;= (~(__INTERRUPT__)))</td></tr>
<tr class="memdesc:gab7b90ad17b325c2e5a8c50736f148892"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified SMBUS interrupts.  <a href="group___s_m_b_u_s___exported___macros.html#gab7b90ad17b325c2e5a8c50736f148892">More...</a><br /></td></tr>
<tr class="separator:gab7b90ad17b325c2e5a8c50736f148892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0997d3a0cda636c87cab9d2e2362dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___exported___macros.html#gae0997d3a0cda636c87cab9d2e2362dcf">__HAL_SMBUS_GET_IT_SOURCE</a>(__HANDLE__,  __INTERRUPT__)&#160;&#160;&#160;((((__HANDLE__)-&gt;Instance-&gt;CR1 &amp; (__INTERRUPT__)) == (__INTERRUPT__)) ? <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a> : <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="memdesc:gae0997d3a0cda636c87cab9d2e2362dcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the specified SMBUS interrupt source is enabled or not.  <a href="group___s_m_b_u_s___exported___macros.html#gae0997d3a0cda636c87cab9d2e2362dcf">More...</a><br /></td></tr>
<tr class="separator:gae0997d3a0cda636c87cab9d2e2362dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc8df77313f2c6eb892d197da66a79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___exported___macros.html#gabcc8df77313f2c6eb892d197da66a79e">SMBUS_FLAG_MASK</a>&#160;&#160;&#160;(0x0001FFFFU)</td></tr>
<tr class="memdesc:gabcc8df77313f2c6eb892d197da66a79e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the specified SMBUS flag is set or not.  <a href="group___s_m_b_u_s___exported___macros.html#gabcc8df77313f2c6eb892d197da66a79e">More...</a><br /></td></tr>
<tr class="separator:gabcc8df77313f2c6eb892d197da66a79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2beb26cbf2f721fb3f50234121f5362e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___exported___macros.html#ga2beb26cbf2f721fb3f50234121f5362e">__HAL_SMBUS_GET_FLAG</a>(__HANDLE__,  __FLAG__)&#160;&#160;&#160;(((((__HANDLE__)-&gt;Instance-&gt;ISR) &amp; ((__FLAG__) &amp; <a class="el" href="group___s_m_b_u_s___exported___macros.html#gabcc8df77313f2c6eb892d197da66a79e">SMBUS_FLAG_MASK</a>)) == ((__FLAG__) &amp; <a class="el" href="group___s_m_b_u_s___exported___macros.html#gabcc8df77313f2c6eb892d197da66a79e">SMBUS_FLAG_MASK</a>)))</td></tr>
<tr class="separator:ga2beb26cbf2f721fb3f50234121f5362e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d14f4ae53d4e51b5fb90f3dedfe71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___exported___macros.html#gab4d14f4ae53d4e51b5fb90f3dedfe71e">__HAL_SMBUS_CLEAR_FLAG</a>(__HANDLE__,  __FLAG__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;ICR = (__FLAG__))</td></tr>
<tr class="memdesc:gab4d14f4ae53d4e51b5fb90f3dedfe71e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the SMBUS pending flags which are cleared by writing 1 in a specific bit.  <a href="group___s_m_b_u_s___exported___macros.html#gab4d14f4ae53d4e51b5fb90f3dedfe71e">More...</a><br /></td></tr>
<tr class="separator:gab4d14f4ae53d4e51b5fb90f3dedfe71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab33be047be5d261b7a54dc7b11dd49ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___exported___macros.html#gab33be047be5d261b7a54dc7b11dd49ae">__HAL_SMBUS_ENABLE</a>(__HANDLE__)&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>((__HANDLE__)-&gt;Instance-&gt;CR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>))</td></tr>
<tr class="memdesc:gab33be047be5d261b7a54dc7b11dd49ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the specified SMBUS peripheral.  <a href="group___s_m_b_u_s___exported___macros.html#gab33be047be5d261b7a54dc7b11dd49ae">More...</a><br /></td></tr>
<tr class="separator:gab33be047be5d261b7a54dc7b11dd49ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1962f9b658f16afb11a888c9bddd8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___exported___macros.html#gaca1962f9b658f16afb11a888c9bddd8e">__HAL_SMBUS_DISABLE</a>(__HANDLE__)&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>((__HANDLE__)-&gt;Instance-&gt;CR1, <a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>))</td></tr>
<tr class="memdesc:gaca1962f9b658f16afb11a888c9bddd8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the specified SMBUS peripheral.  <a href="group___s_m_b_u_s___exported___macros.html#gaca1962f9b658f16afb11a888c9bddd8e">More...</a><br /></td></tr>
<tr class="separator:gaca1962f9b658f16afb11a888c9bddd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0897cee11905248ab6ad938fe376101f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___exported___macros.html#ga0897cee11905248ab6ad938fe376101f">__HAL_SMBUS_GENERATE_NACK</a>(__HANDLE__)&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>((__HANDLE__)-&gt;Instance-&gt;CR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f">I2C_CR2_NACK</a>))</td></tr>
<tr class="memdesc:ga0897cee11905248ab6ad938fe376101f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a Non-Acknowledge SMBUS peripheral in Slave mode.  <a href="group___s_m_b_u_s___exported___macros.html#ga0897cee11905248ab6ad938fe376101f">More...</a><br /></td></tr>
<tr class="separator:ga0897cee11905248ab6ad938fe376101f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f500d50388d83fdea98799d25921fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#ga38f500d50388d83fdea98799d25921fb">IS_SMBUS_ANALOG_FILTER</a>(FILTER)</td></tr>
<tr class="separator:ga38f500d50388d83fdea98799d25921fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5a88e460e4fcc41f517280a728dcc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#gade5a88e460e4fcc41f517280a728dcc7">IS_SMBUS_ADDRESSING_MODE</a>(MODE)</td></tr>
<tr class="separator:gade5a88e460e4fcc41f517280a728dcc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528d258bd78d1611f8dc0bfd0f2bb101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#ga528d258bd78d1611f8dc0bfd0f2bb101">IS_SMBUS_DUAL_ADDRESS</a>(ADDRESS)</td></tr>
<tr class="separator:ga528d258bd78d1611f8dc0bfd0f2bb101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a81a2e050ba0269af3e2900b5c07e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#gae6a81a2e050ba0269af3e2900b5c07e8">IS_SMBUS_OWN_ADDRESS2_MASK</a>(MASK)</td></tr>
<tr class="separator:gae6a81a2e050ba0269af3e2900b5c07e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff5ae33b521f066e20f1eb17d221f7b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#gaff5ae33b521f066e20f1eb17d221f7b8">IS_SMBUS_GENERAL_CALL</a>(CALL)</td></tr>
<tr class="separator:gaff5ae33b521f066e20f1eb17d221f7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e77fe3d030deebdb78e3b85e317d5fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#ga9e77fe3d030deebdb78e3b85e317d5fc">IS_SMBUS_NO_STRETCH</a>(STRETCH)</td></tr>
<tr class="separator:ga9e77fe3d030deebdb78e3b85e317d5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2e9199406f853bc0cc5894e7acefae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#ga0e2e9199406f853bc0cc5894e7acefae">IS_SMBUS_PEC</a>(PEC)</td></tr>
<tr class="separator:ga0e2e9199406f853bc0cc5894e7acefae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga162341992c94027465de5b1bd0d18a9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#ga162341992c94027465de5b1bd0d18a9a">IS_SMBUS_PERIPHERAL_MODE</a>(MODE)</td></tr>
<tr class="separator:ga162341992c94027465de5b1bd0d18a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8228656e9094f3b81c117695fb3f7a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#ga8228656e9094f3b81c117695fb3f7a74">IS_SMBUS_TRANSFER_MODE</a>(MODE)</td></tr>
<tr class="separator:ga8228656e9094f3b81c117695fb3f7a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e6b5ae128b4e02b2db386333c607c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#gab1e6b5ae128b4e02b2db386333c607c8">IS_SMBUS_TRANSFER_REQUEST</a>(REQUEST)</td></tr>
<tr class="separator:gab1e6b5ae128b4e02b2db386333c607c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6675e795c2cfefae3145eb55d02b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#gabb6675e795c2cfefae3145eb55d02b19">IS_SMBUS_TRANSFER_OPTIONS_REQUEST</a>(REQUEST)</td></tr>
<tr class="separator:gabb6675e795c2cfefae3145eb55d02b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga529d75dc16c3a6e446eaa052dd6aa53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#ga529d75dc16c3a6e446eaa052dd6aa53c">IS_SMBUS_TRANSFER_OTHER_OPTIONS_REQUEST</a>(REQUEST)</td></tr>
<tr class="separator:ga529d75dc16c3a6e446eaa052dd6aa53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6d8b9744c2937be20c71ec689bf957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#ga9e6d8b9744c2937be20c71ec689bf957">SMBUS_RESET_CR1</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;CR1 &amp;= (uint32_t)~((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b">I2C_CR1_SMBHEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263">I2C_CR1_SMBDEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5">I2C_CR1_PECEN</a>)))</td></tr>
<tr class="separator:ga9e6d8b9744c2937be20c71ec689bf957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589cc1dee6b1f64f6026add38afdb106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#ga589cc1dee6b1f64f6026add38afdb106">SMBUS_RESET_CR2</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;CR2 &amp;= (uint32_t)~((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c">I2C_CR2_SADD</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377">I2C_CR2_HEAD10R</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69">I2C_CR2_NBYTES</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb">I2C_CR2_RELOAD</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697">I2C_CR2_RD_WRN</a>)))</td></tr>
<tr class="separator:ga589cc1dee6b1f64f6026add38afdb106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2025dd246559f8e3d6185b87e66399c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#ga2025dd246559f8e3d6185b87e66399c9">SMBUS_GENERATE_START</a>(__ADDMODE__,  __ADDRESS__)</td></tr>
<tr class="separator:ga2025dd246559f8e3d6185b87e66399c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca9d4e7bba6554b8160a5961e8ed54e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#gafca9d4e7bba6554b8160a5961e8ed54e">SMBUS_GET_ADDR_MATCH</a>(__HANDLE__)&#160;&#160;&#160;(((__HANDLE__)-&gt;Instance-&gt;ISR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80">I2C_ISR_ADDCODE</a>) &gt;&gt; 17U)</td></tr>
<tr class="separator:gafca9d4e7bba6554b8160a5961e8ed54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf273ea8be3280dd1655ac8fa9bd95f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#gacdf273ea8be3280dd1655ac8fa9bd95f">SMBUS_GET_DIR</a>(__HANDLE__)&#160;&#160;&#160;(((__HANDLE__)-&gt;Instance-&gt;ISR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa">I2C_ISR_DIR</a>) &gt;&gt; 16U)</td></tr>
<tr class="separator:gacdf273ea8be3280dd1655ac8fa9bd95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76009d83692a1ce38ccb2f9e40b3f61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#ga76009d83692a1ce38ccb2f9e40b3f61d">SMBUS_GET_STOP_MODE</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;CR2 &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54">I2C_CR2_AUTOEND</a>)</td></tr>
<tr class="separator:ga76009d83692a1ce38ccb2f9e40b3f61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588cb2d814790d4a375f9dbcfff22647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#ga588cb2d814790d4a375f9dbcfff22647">SMBUS_GET_PEC_MODE</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;CR2 &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7">I2C_CR2_PECBYTE</a>)</td></tr>
<tr class="separator:ga588cb2d814790d4a375f9dbcfff22647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565aacbe2b3f0c3f529016073d6ef038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#ga565aacbe2b3f0c3f529016073d6ef038">SMBUS_GET_ALERT_ENABLED</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;CR1 &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762">I2C_CR1_ALERTEN</a>)</td></tr>
<tr class="separator:ga565aacbe2b3f0c3f529016073d6ef038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5da227a6597507c24cd42e382e759a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#gab5da227a6597507c24cd42e382e759a6">SMBUS_GET_ISR_REG</a>(__HANDLE__)&#160;&#160;&#160;((__HANDLE__)-&gt;Instance-&gt;ISR)</td></tr>
<tr class="separator:gab5da227a6597507c24cd42e382e759a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1a4a7fe3ecdfd8bdcc798ffd6c3c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#ga9f1a4a7fe3ecdfd8bdcc798ffd6c3c63">SMBUS_CHECK_FLAG</a>(__ISR__,  __FLAG__)&#160;&#160;&#160;((((__ISR__) &amp; ((__FLAG__) &amp; <a class="el" href="group___s_m_b_u_s___exported___macros.html#gabcc8df77313f2c6eb892d197da66a79e">SMBUS_FLAG_MASK</a>)) == ((__FLAG__) &amp; <a class="el" href="group___s_m_b_u_s___exported___macros.html#gabcc8df77313f2c6eb892d197da66a79e">SMBUS_FLAG_MASK</a>)))</td></tr>
<tr class="separator:ga9f1a4a7fe3ecdfd8bdcc798ffd6c3c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1fbff33c918c2407b3769b628a161c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#gab1fbff33c918c2407b3769b628a161c9">IS_SMBUS_OWN_ADDRESS1</a>(ADDRESS1)&#160;&#160;&#160;((ADDRESS1) &lt;= 0x000003FFU)</td></tr>
<tr class="separator:gab1fbff33c918c2407b3769b628a161c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga266f3c09ab35cd751c0f62ee05d63026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___private___macro.html#ga266f3c09ab35cd751c0f62ee05d63026">IS_SMBUS_OWN_ADDRESS2</a>(ADDRESS2)&#160;&#160;&#160;((ADDRESS2) &lt;= (uint16_t)0x00FFU)</td></tr>
<tr class="separator:ga266f3c09ab35cd751c0f62ee05d63026"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga94cf51c24051d626d26663f5d34141d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___exported___functions___group1.html#ga94cf51c24051d626d26663f5d34141d4">HAL_SMBUS_Init</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:ga94cf51c24051d626d26663f5d34141d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b2584cdae5c90cfdd49a0bfdc67e8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___exported___functions___group1.html#ga31b2584cdae5c90cfdd49a0bfdc67e8b">HAL_SMBUS_DeInit</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:ga31b2584cdae5c90cfdd49a0bfdc67e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d165f7f7953da1cccd983d66df5879b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___exported___functions___group1.html#ga6d165f7f7953da1cccd983d66df5879b">HAL_SMBUS_MspInit</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:ga6d165f7f7953da1cccd983d66df5879b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd1f62881dd6d5063492ca9b688fcbb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___exported___functions___group1.html#ga9dd1f62881dd6d5063492ca9b688fcbb">HAL_SMBUS_MspDeInit</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:ga9dd1f62881dd6d5063492ca9b688fcbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1abc80d85c0e0fd9fa0ea66cc700321"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___blocking__mode___polling.html#gad1abc80d85c0e0fd9fa0ea66cc700321">HAL_SMBUS_IsDeviceReady</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)</td></tr>
<tr class="separator:gad1abc80d85c0e0fd9fa0ea66cc700321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf8f48c6a407d0c7c82fb5d37eb2b8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___non-_blocking__mode___interrupt.html#gacbf8f48c6a407d0c7c82fb5d37eb2b8f">HAL_SMBUS_Master_Transmit_IT</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)</td></tr>
<tr class="separator:gacbf8f48c6a407d0c7c82fb5d37eb2b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d8d52f797123b8d61ed44adf2b392e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___non-_blocking__mode___interrupt.html#gab9d8d52f797123b8d61ed44adf2b392e">HAL_SMBUS_Master_Receive_IT</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions)</td></tr>
<tr class="separator:gab9d8d52f797123b8d61ed44adf2b392e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753f06add5574ae7a77f1e03796097d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___non-_blocking__mode___interrupt.html#ga753f06add5574ae7a77f1e03796097d5">HAL_SMBUS_Master_Abort_IT</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus, uint16_t DevAddress)</td></tr>
<tr class="separator:ga753f06add5574ae7a77f1e03796097d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5ff89636397bfbc0d418b9044c1837"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___non-_blocking__mode___interrupt.html#gaed5ff89636397bfbc0d418b9044c1837">HAL_SMBUS_Slave_Transmit_IT</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus, uint8_t *pData, uint16_t Size, uint32_t XferOptions)</td></tr>
<tr class="separator:gaed5ff89636397bfbc0d418b9044c1837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989041d1840009faf569878c082b5a86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___non-_blocking__mode___interrupt.html#ga989041d1840009faf569878c082b5a86">HAL_SMBUS_Slave_Receive_IT</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus, uint8_t *pData, uint16_t Size, uint32_t XferOptions)</td></tr>
<tr class="separator:ga989041d1840009faf569878c082b5a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e4e15f73f1a4b95e51ffe205cd832d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___non-_blocking__mode___interrupt.html#ga4e4e15f73f1a4b95e51ffe205cd832d8">HAL_SMBUS_EnableAlert_IT</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:ga4e4e15f73f1a4b95e51ffe205cd832d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41168a506bce0b3d905c2c3c3d27db55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___non-_blocking__mode___interrupt.html#ga41168a506bce0b3d905c2c3c3d27db55">HAL_SMBUS_DisableAlert_IT</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:ga41168a506bce0b3d905c2c3c3d27db55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be3f13c71b8bfcd3443b50d013c0766"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___non-_blocking__mode___interrupt.html#ga5be3f13c71b8bfcd3443b50d013c0766">HAL_SMBUS_EnableListen_IT</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:ga5be3f13c71b8bfcd3443b50d013c0766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1551c1e20a89997d55b9cb17ba256ea5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___non-_blocking__mode___interrupt.html#ga1551c1e20a89997d55b9cb17ba256ea5">HAL_SMBUS_DisableListen_IT</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:ga1551c1e20a89997d55b9cb17ba256ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga359d538b1f467d7b562ca9ccf3d07c31"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___i_r_q___handler__and___callbacks.html#ga359d538b1f467d7b562ca9ccf3d07c31">HAL_SMBUS_EV_IRQHandler</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:ga359d538b1f467d7b562ca9ccf3d07c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcdffc8b0a2f9df905f7c7c38cfb5cab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___i_r_q___handler__and___callbacks.html#gabcdffc8b0a2f9df905f7c7c38cfb5cab">HAL_SMBUS_ER_IRQHandler</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:gabcdffc8b0a2f9df905f7c7c38cfb5cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0c11c8ceb53ac2f7c0f78309fe4362"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___i_r_q___handler__and___callbacks.html#ga5b0c11c8ceb53ac2f7c0f78309fe4362">HAL_SMBUS_MasterTxCpltCallback</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:ga5b0c11c8ceb53ac2f7c0f78309fe4362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d01fedd1d3ebf6605a2aca56e0f38af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___i_r_q___handler__and___callbacks.html#ga4d01fedd1d3ebf6605a2aca56e0f38af">HAL_SMBUS_MasterRxCpltCallback</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:ga4d01fedd1d3ebf6605a2aca56e0f38af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa19d5a6fceb7ef7bc213ce7e677ef056"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___i_r_q___handler__and___callbacks.html#gaa19d5a6fceb7ef7bc213ce7e677ef056">HAL_SMBUS_SlaveTxCpltCallback</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:gaa19d5a6fceb7ef7bc213ce7e677ef056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6235177a6ab889bbf5792a0d03cda1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___i_r_q___handler__and___callbacks.html#gabd6235177a6ab889bbf5792a0d03cda1">HAL_SMBUS_SlaveRxCpltCallback</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:gabd6235177a6ab889bbf5792a0d03cda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6901a2dce77b77f0566565162963b8ad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___i_r_q___handler__and___callbacks.html#ga6901a2dce77b77f0566565162963b8ad">HAL_SMBUS_AddrCallback</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus, uint8_t TransferDirection, uint16_t AddrMatchCode)</td></tr>
<tr class="separator:ga6901a2dce77b77f0566565162963b8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac31d20bd9b7bfd1cbb23075ddbb46f25"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___i_r_q___handler__and___callbacks.html#gac31d20bd9b7bfd1cbb23075ddbb46f25">HAL_SMBUS_ListenCpltCallback</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:gac31d20bd9b7bfd1cbb23075ddbb46f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0712f11a6832a4007f96e7b91b29293c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___i_r_q___handler__and___callbacks.html#ga0712f11a6832a4007f96e7b91b29293c">HAL_SMBUS_ErrorCallback</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:ga0712f11a6832a4007f96e7b91b29293c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78427c3d4579a25dbfb539d55e143c01"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___exported___functions___group3.html#ga78427c3d4579a25dbfb539d55e143c01">HAL_SMBUS_GetState</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:ga78427c3d4579a25dbfb539d55e143c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293b7c153c287b5fabed224d1856326d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_b_u_s___exported___functions___group3.html#ga293b7c153c287b5fabed224d1856326d">HAL_SMBUS_GetError</a> (<a class="el" href="struct_s_m_b_u_s___handle_type_def.html">SMBUS_HandleTypeDef</a> *hsmbus)</td></tr>
<tr class="separator:ga293b7c153c287b5fabed224d1856326d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of SMBUS HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.2.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>30-December-2016 </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__hal__smbus_8h.html">stm32f7xx_hal_smbus.h</a></li>
    <li class="footer">Generated on Sun Aug 9 2020 02:58:35 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
