--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml reflex.twx reflex.ncd -o reflex.twr reflex.pcf

Design file:              reflex.ncd
Physical constraint file: reflex.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2584 paths analyzed, 520 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.834ns.
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd2 (SLICE_X12Y23.BX), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0099_11 (FF)
  Destination:          state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.779ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.230 - 0.250)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0099_11 to state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.408   Mmult_n0099_8
                                                       Mmult_n0099_11
    SLICE_X16Y25.C1      net (fanout=5)        1.326   Mmult_n0099_11
    SLICE_X16Y25.COUT    Topcyc                0.277   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<6>1
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X16Y26.BMUX    Tcinb                 0.268   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X17Y34.B4      net (fanout=2)        0.993   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X17Y34.B       Tilo                  0.259   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X12Y23.BX      net (fanout=3)        1.159   state_FSM_FFd2-In
    SLICE_X12Y23.CLK     Tdick                 0.086   state_FSM_FFd1_1
                                                       state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.779ns (1.298ns logic, 3.481ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0099_15 (FF)
  Destination:          state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.578ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.230 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0099_15 to state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AQ      Tcko                  0.408   Mmult_n0099_12
                                                       Mmult_n0099_15
    SLICE_X16Y25.A2      net (fanout=5)        1.023   Mmult_n0099_15
    SLICE_X16Y25.COUT    Topcya                0.379   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<4>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X16Y26.BMUX    Tcinb                 0.268   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X17Y34.B4      net (fanout=2)        0.993   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X17Y34.B       Tilo                  0.259   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X12Y23.BX      net (fanout=3)        1.159   state_FSM_FFd2-In
    SLICE_X12Y23.CLK     Tdick                 0.086   state_FSM_FFd1_1
                                                       state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (1.400ns logic, 3.178ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0099_12 (FF)
  Destination:          state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.533ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.230 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0099_12 to state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.DQ      Tcko                  0.408   Mmult_n0099_12
                                                       Mmult_n0099_12
    SLICE_X16Y26.A1      net (fanout=8)        1.131   Mmult_n0099_12
    SLICE_X16Y26.BMUX    Topab                 0.497   state_FSM_FFd3
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<8>
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X17Y34.B4      net (fanout=2)        0.993   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X17Y34.B       Tilo                  0.259   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X12Y23.BX      net (fanout=3)        1.159   state_FSM_FFd2-In
    SLICE_X12Y23.CLK     Tdick                 0.086   state_FSM_FFd1_1
                                                       state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.533ns (1.250ns logic, 3.283ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd2_2 (SLICE_X12Y34.BX), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0099_11 (FF)
  Destination:          state_FSM_FFd2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.500ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.603 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0099_11 to state_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.408   Mmult_n0099_8
                                                       Mmult_n0099_11
    SLICE_X16Y25.C1      net (fanout=5)        1.326   Mmult_n0099_11
    SLICE_X16Y25.COUT    Topcyc                0.277   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<6>1
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X16Y26.BMUX    Tcinb                 0.268   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X17Y34.B4      net (fanout=2)        0.993   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X17Y34.B       Tilo                  0.259   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X12Y34.BX      net (fanout=3)        0.880   state_FSM_FFd2-In
    SLICE_X12Y34.CLK     Tdick                 0.086   state_FSM_FFd2_2
                                                       state_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.500ns (1.298ns logic, 3.202ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0099_15 (FF)
  Destination:          state_FSM_FFd2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.299ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.603 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0099_15 to state_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AQ      Tcko                  0.408   Mmult_n0099_12
                                                       Mmult_n0099_15
    SLICE_X16Y25.A2      net (fanout=5)        1.023   Mmult_n0099_15
    SLICE_X16Y25.COUT    Topcya                0.379   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<4>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X16Y26.BMUX    Tcinb                 0.268   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X17Y34.B4      net (fanout=2)        0.993   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X17Y34.B       Tilo                  0.259   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X12Y34.BX      net (fanout=3)        0.880   state_FSM_FFd2-In
    SLICE_X12Y34.CLK     Tdick                 0.086   state_FSM_FFd2_2
                                                       state_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.299ns (1.400ns logic, 2.899ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0099_12 (FF)
  Destination:          state_FSM_FFd2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.254ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.603 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0099_12 to state_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.DQ      Tcko                  0.408   Mmult_n0099_12
                                                       Mmult_n0099_12
    SLICE_X16Y26.A1      net (fanout=8)        1.131   Mmult_n0099_12
    SLICE_X16Y26.BMUX    Topab                 0.497   state_FSM_FFd3
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<8>
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X17Y34.B4      net (fanout=2)        0.993   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X17Y34.B       Tilo                  0.259   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X12Y34.BX      net (fanout=3)        0.880   state_FSM_FFd2-In
    SLICE_X12Y34.CLK     Tdick                 0.086   state_FSM_FFd2_2
                                                       state_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (1.250ns logic, 3.004ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd2_1 (SLICE_X12Y34.AX), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0099_11 (FF)
  Destination:          state_FSM_FFd2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.274ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.603 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0099_11 to state_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.408   Mmult_n0099_8
                                                       Mmult_n0099_11
    SLICE_X16Y25.C1      net (fanout=5)        1.326   Mmult_n0099_11
    SLICE_X16Y25.COUT    Topcyc                0.277   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<6>1
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X16Y26.BMUX    Tcinb                 0.268   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X17Y34.B4      net (fanout=2)        0.993   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X17Y34.B       Tilo                  0.259   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X12Y34.AX      net (fanout=3)        0.654   state_FSM_FFd2-In
    SLICE_X12Y34.CLK     Tdick                 0.086   state_FSM_FFd2_2
                                                       state_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (1.298ns logic, 2.976ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0099_15 (FF)
  Destination:          state_FSM_FFd2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.073ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.603 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0099_15 to state_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AQ      Tcko                  0.408   Mmult_n0099_12
                                                       Mmult_n0099_15
    SLICE_X16Y25.A2      net (fanout=5)        1.023   Mmult_n0099_15
    SLICE_X16Y25.COUT    Topcya                0.379   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<4>
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   Mcompar_delay_status[28]_time_delay[28]_equal_19_o_cy<7>
    SLICE_X16Y26.BMUX    Tcinb                 0.268   state_FSM_FFd3
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X17Y34.B4      net (fanout=2)        0.993   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X17Y34.B       Tilo                  0.259   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X12Y34.AX      net (fanout=3)        0.654   state_FSM_FFd2-In
    SLICE_X12Y34.CLK     Tdick                 0.086   state_FSM_FFd2_2
                                                       state_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.073ns (1.400ns logic, 2.673ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0099_12 (FF)
  Destination:          state_FSM_FFd2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.603 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0099_12 to state_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.DQ      Tcko                  0.408   Mmult_n0099_12
                                                       Mmult_n0099_12
    SLICE_X16Y26.A1      net (fanout=8)        1.131   Mmult_n0099_12
    SLICE_X16Y26.BMUX    Topab                 0.497   state_FSM_FFd3
                                                       Mcompar_delay_status[28]_time_delay[28]_equal_19_o_lut<8>
                                                       state_FSM_FFd3-In2_cy1
    SLICE_X17Y34.B4      net (fanout=2)        0.993   delay_status[28]_time_delay[28]_equal_19_o
    SLICE_X17Y34.B       Tilo                  0.259   anodes_2
                                                       state_FSM_FFd2-In1
    SLICE_X12Y34.AX      net (fanout=3)        0.654   state_FSM_FFd2-In
    SLICE_X12Y34.CLK     Tdick                 0.086   state_FSM_FFd2_2
                                                       state_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (1.250ns logic, 2.778ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point nsTimer_11 (SLICE_X9Y35.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nsTimer_11 (FF)
  Destination:          nsTimer_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: nsTimer_11 to nsTimer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.DQ       Tcko                  0.198   nsTimer<11>
                                                       nsTimer_11
    SLICE_X9Y35.D6       net (fanout=3)        0.023   nsTimer<11>
    SLICE_X9Y35.CLK      Tah         (-Th)    -0.215   nsTimer<11>
                                                       state[2]_GND_1_o_select_54_OUT<11>1
                                                       nsTimer_11
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point nsTimer_15 (SLICE_X11Y36.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nsTimer_15 (FF)
  Destination:          nsTimer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: nsTimer_15 to nsTimer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.DQ      Tcko                  0.198   nsTimer<15>
                                                       nsTimer_15
    SLICE_X11Y36.D6      net (fanout=3)        0.027   nsTimer<15>
    SLICE_X11Y36.CLK     Tah         (-Th)    -0.215   nsTimer<15>
                                                       state[2]_GND_1_o_select_54_OUT<15>1
                                                       nsTimer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point msCounted_3 (SLICE_X9Y40.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msCounted_3 (FF)
  Destination:          msCounted_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msCounted_3 to msCounted_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.DQ       Tcko                  0.198   msCounted<3>
                                                       msCounted_3
    SLICE_X9Y40.D6       net (fanout=4)        0.028   msCounted<3>
    SLICE_X9Y40.CLK      Tah         (-Th)    -0.215   msCounted<3>
                                                       state[2]_GND_1_o_select_55_OUT<1>3
                                                       msCounted_3
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Mmult_n0099_12/CLK
  Logical resource: Mmult_n0099_15/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Mmult_n0099_12/CLK
  Logical resource: Mmult_n0099_14/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.834|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2584 paths, 0 nets, and 756 connections

Design statistics:
   Minimum period:   4.834ns{1}   (Maximum frequency: 206.868MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct  9 00:00:01 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



