
---------- Begin Simulation Statistics ----------
final_tick                                  231517500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 313505                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717052                       # Number of bytes of host memory used
host_op_rate                                   570395                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.23                       # Real time elapsed on the host
host_tick_rate                             1010407974                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       71807                       # Number of instructions simulated
sim_ops                                        130689                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000232                       # Number of seconds simulated
sim_ticks                                   231517500                       # Number of ticks simulated
system.cpu.committedInsts                           1                       # Number of instructions committed
system.cpu.committedOps                             1                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                1                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          1                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     1                       # Number of integer alu accesses
system.cpu.num_int_insts                            1                       # number of integer instructions
system.cpu.num_int_register_reads                   3                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1    100.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                          1                       # Class of executed instruction
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2076                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                     11473                       # Number of branches fetched
system.switch_cpus.committedInsts               56420                       # Number of instructions committed
system.switch_cpus.committedOps                102984                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses               14243                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   112                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                6248                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    15                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               74635                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    53                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                   421005                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles             421005                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads        67561                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        43991                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        10334                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           3162                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  3162                       # number of float instructions
system.switch_cpus.num_fp_register_reads         4811                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         2350                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                 679                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        100533                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               100533                       # number of integer instructions
system.switch_cpus.num_int_register_reads       193417                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes        84017                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               14237                       # Number of load instructions
system.switch_cpus.num_mem_refs                 20485                       # number of memory refs
system.switch_cpus.num_store_insts               6248                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           869      0.84%      0.84% # Class of executed instruction
system.switch_cpus.op_class::IntAlu             79045     76.72%     77.56% # Class of executed instruction
system.switch_cpus.op_class::IntMult               14      0.01%     77.57% # Class of executed instruction
system.switch_cpus.op_class::IntDiv               704      0.68%     78.26% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd              62      0.06%     78.32% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     78.32% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     78.32% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     78.32% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd              284      0.28%     78.59% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     78.59% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              483      0.47%     79.06% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     79.06% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              626      0.61%     79.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             406      0.39%     80.06% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     80.06% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     80.06% # Class of executed instruction
system.switch_cpus.op_class::SimdShift             57      0.06%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     80.12% # Class of executed instruction
system.switch_cpus.op_class::MemRead            13498     13.10%     93.22% # Class of executed instruction
system.switch_cpus.op_class::MemWrite            5773      5.60%     98.82% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead          739      0.72%     99.54% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          475      0.46%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             103035                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect          895                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted         8701                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits          982                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups         3091                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses         2109                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups          9616                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS           206                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          451                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads           22697                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes          15485                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts          922                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches             2668                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events         1516                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts        34760                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts        15386                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps        27704                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples        29664                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.933927                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.064108                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0        22108     74.53%     74.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1         1971      6.64%     81.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2         1328      4.48%     85.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3         1390      4.69%     90.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4          536      1.81%     92.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5          418      1.41%     93.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6          234      0.79%     94.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7          163      0.55%     94.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8         1516      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total        29664                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts              919                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls          107                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts           27038                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads                4197                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          191      0.69%      0.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu        20764     74.95%     75.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            0      0.00%     75.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          313      1.13%     76.77% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd           23      0.08%     76.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd          100      0.36%     77.21% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     77.21% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          152      0.55%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     77.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt          200      0.72%     78.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          100      0.36%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     78.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead         3951     14.26%     93.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite         1566      5.65%     98.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          246      0.89%     99.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite           98      0.35%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total        27704                       # Class of committed instruction
system.switch_cpus_1.commit.refs                 5861                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts             15386                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps               27704                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.731704                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.731704                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles        20078                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts        77463                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles           3937                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles            8098                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles          942                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles         1950                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses              7788                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                 106                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses              3662                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                   1                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches              9616                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines            4583                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles               31454                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           90                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts                52079                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          259                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles          1884                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.228789                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles         2269                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches         1188                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.239091                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples        35015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.658746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.554998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0          21200     60.55%     60.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1            427      1.22%     61.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2            677      1.93%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3            668      1.91%     65.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4            966      2.76%     68.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5            507      1.45%     69.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6            494      1.41%     71.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7            660      1.88%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8           9416     26.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total        35015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads            2716                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           1399                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  7015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts         1179                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches           3878                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.168665                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs              11443                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores             3662                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles         12506                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts         9686                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts         4534                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts        62561                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts         7781                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         2393                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts        49119                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           60                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles          942                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           88                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads          633                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads         5486                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores         2870                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         1150                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect           29                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers           60263                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count               48174                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.592105                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers           35682                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.146181                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent                48852                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads          69373                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes         40009                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.366072                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.366072                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          745      1.45%      1.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu        36854     71.54%     72.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult            0      0.00%     72.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          316      0.61%     73.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           42      0.08%     73.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     73.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     73.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     73.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     73.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     73.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     73.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          119      0.23%     73.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          543      1.05%     74.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     74.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt          248      0.48%     75.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          113      0.22%     75.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            7      0.01%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead         8143     15.81%     91.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite         3506      6.81%     98.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead          468      0.91%     99.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          408      0.79%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total        51512                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          2008                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads         3992                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         1809                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes         4007                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt              1236                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.023994                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           714     57.77%     57.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            1      0.08%     57.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     57.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            1      0.08%     57.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     57.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt           24      1.94%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     59.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead          330     26.70%     86.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite          132     10.68%     97.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           24      1.94%     99.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           10      0.81%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses        49995                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads       136091                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses        46365                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes        93414                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded            62561                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued           51512                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined        34849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          808                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined        49507                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples        35015                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.471141                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.474169                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0        23462     67.01%     67.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1         1471      4.20%     71.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2         1727      4.93%     76.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3         1124      3.21%     79.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4         1338      3.82%     83.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5         1389      3.97%     87.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6         1973      5.63%     92.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7         1168      3.34%     96.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8         1363      3.89%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total        35015                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.225601                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses              4614                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  49                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads          320                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores          165                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads         9686                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores         4534                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads         21543                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_1.numCycles                  42030                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles         18587                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps        35157                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents          950                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles           4833                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents          175                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents          176                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups       189252                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts        72154                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands        87559                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles            8985                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents          142                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles          942                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles         1659                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps          52374                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups         4003                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups       109319                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts            4661                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads              90443                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes            130429                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3389                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              2                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests         2076                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1615                       # Transaction distribution
system.membus.trans_dist::ReadExReq               461                       # Transaction distribution
system.membus.trans_dist::ReadExResp              461                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1615                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         4152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         4152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       132864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       132864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  132864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2076                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2076    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2076                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2786000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11011250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF    231517500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    231517500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1704                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          461                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          138                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             613                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             475                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           595                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1109                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        46912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       130880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 177792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2181                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000917                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030275                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2179     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2181                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2293000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2376000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            891000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data           67                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data           35                       # number of demand (read+write) hits
system.l2.demand_hits::total                      103                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data           67                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data           35                       # number of overall hits
system.l2.overall_hits::total                     103                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          507                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1337                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst           86                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data          145                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2076                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          507                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1337                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst           86                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data          145                       # number of overall misses
system.l2.overall_misses::total                  2076                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     44230500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    115700000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst      8234500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data     13921000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        182086000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     44230500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    115700000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      8234500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data     13921000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       182086000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          508                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data         1404                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst           86                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data          180                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2179                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          508                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         1404                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           86                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data          180                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2179                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.998031                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.952279                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.805556                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.952731                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.998031                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.952279                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.805556                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.952731                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87239.644970                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86537.023186                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst        95750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 96006.896552                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87710.019268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87239.644970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86537.023186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst        95750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 96006.896552                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87710.019268                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst          507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data          145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2075                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data          145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2075                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     41695500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    109015000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      7804500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data     13196000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    171711000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     41695500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    109015000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      7804500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data     13196000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    171711000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.998031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.952279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.805556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.952272                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.998031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.952279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.805556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.952272                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 82239.644970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81537.023186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        90750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 91006.896552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82752.289157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 82239.644970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81537.023186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        90750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 91006.896552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82752.289157                       # average overall mshr miss latency
system.l2.replacements                              1                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          461                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              461                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          138                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              138                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          138                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          138                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          458                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 461                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     39354000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data       298000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      39652000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.974468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.600000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.970526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85925.764192                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 99333.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86013.015184                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          458                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            461                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     37064000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data       283000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     37347000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.974468                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.600000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.970526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80925.764192                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 94333.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81013.015184                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           86                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     44230500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      8234500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52465000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           86                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            595                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.998031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87239.644970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        95750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88324.915825                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           86                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          593                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     41695500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      7804500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49500000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.998031                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.996639                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 82239.644970                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        90750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83473.861720                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           55                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data           33                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                88                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          879                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data          142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1021                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     76346000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data     13623000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     89969000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data          934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data          175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.941113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.811429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.920649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86855.517634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 95936.619718                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88118.511263                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          879                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data          142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1021                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     71951000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     12913000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     84864000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.941113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.811429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.920649                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81855.517634                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 90936.619718                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83118.511263                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1098.670984                       # Cycle average of tags in use
system.l2.tags.total_refs                        3389                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2076                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.632466                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         0.169657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   385.558587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   702.449835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     3.427733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data     7.065173                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.094131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.171497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.001725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.268230                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2075                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1286                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.506592                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     29188                       # Number of tag accesses
system.l2.tags.data_accesses                    29188                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                      3389                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims              2076                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                           3389                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.l3.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst          507                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data         1337                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.inst           86                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data          145                       # number of demand (read+write) misses
system.l3.demand_misses::total                   2076                       # number of demand (read+write) misses
system.l3.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst          507                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data         1337                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.inst           86                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data          145                       # number of overall misses
system.l3.overall_misses::total                  2076                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus.inst     38653500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data    100993000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.inst      7288500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data     12326000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        159261000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst     38653500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data    100993000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      7288500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data     12326000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       159261000                       # number of overall miss cycles
system.l3.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst          507                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data         1337                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.inst           86                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data          145                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 2076                       # number of demand (read+write) accesses
system.l3.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst          507                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data         1337                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           86                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data          145                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                2076                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus.inst 76239.644970                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 75537.023186                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst        84750                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 85006.896552                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 76715.317919                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 76239.644970                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 75537.023186                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst        84750                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 85006.896552                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 76715.317919                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.demand_mshr_misses::.switch_cpus.inst          507                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data         1337                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.inst           86                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data          145                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              2075                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst          507                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data         1337                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           86                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data          145                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             2075                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus.inst     33583500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data     87623000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      6428500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data     10876000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    138511000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst     33583500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data     87623000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      6428500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data     10876000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    138511000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999518                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999518                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 66239.644970                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 65537.023186                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        74750                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 75006.896552                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 66752.289157                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 66239.644970                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 65537.023186                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        74750                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 75006.896552                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 66752.289157                       # average overall mshr miss latency
system.l3.replacements                              1                       # number of replacements
system.l3.ReadExReq_misses::.switch_cpus.data          458                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_1.data            3                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 461                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus.data     34316000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data       265000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      34581000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus.data          458                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total               461                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 74925.764192                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 88333.333333                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 75013.015184                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus.data          458                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data            3                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            461                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data     29736000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data       235000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     29971000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64925.764192                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 78333.333333                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 65013.015184                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_misses::.cpu.inst            1                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst          507                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data          879                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           86                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data          142                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1615                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst     38653500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data     66677000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      7288500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data     12061000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    124680000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.cpu.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst          507                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data          879                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           86                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data          142                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          1615                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 76239.644970                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75855.517634                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst        84750                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 84936.619718                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 77201.238390                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst          507                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data          879                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           86                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data          142                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1614                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     33583500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     57887000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst      6428500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     10641000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    108540000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.999381                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 66239.644970                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65855.517634                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst        74750                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 74936.619718                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 67249.070632                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  1099.573611                       # Cycle average of tags in use
system.l3.tags.total_refs                        2076                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      2076                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.cpu.inst         0.978177                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst   385.581581                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   702.510472                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     3.431633                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data     7.071749                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.inst        0.000030                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.011767                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.021439                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000105                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.000216                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.033556                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2075                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          675                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1286                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.063324                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     35292                       # Number of tag accesses
system.l3.tags.data_accesses                    35292                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                      2076                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims              2076                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                           2076                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp              1615                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict               1                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq              461                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp             461                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         1615                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side         4152                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side       132864                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               1                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             2077                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000481                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.021942                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   2076     99.95%     99.95% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      1      0.05%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               2077                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy            1037500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           3112500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        32448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        85568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data         9280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             132864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        32448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         5504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38016                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         1337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data          145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2076                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            276437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    140153552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    369596251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst     23773581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     40083363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             573883184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       276437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    140153552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst     23773581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        164203570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           276437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    140153552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    369596251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst     23773581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     40083363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            573883184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      1337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        86.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples       145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4204                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2075                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2075                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     14202750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                53109000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6844.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25594.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1691                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2075                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    346.965333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   214.965033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.807722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          107     28.53%     28.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           91     24.27%     52.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           48     12.80%     65.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           31      8.27%     73.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           22      5.87%     79.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      1.60%     81.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      4.00%     85.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.87%     87.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           48     12.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          375                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 132800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  132800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       573.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    573.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     231367000                       # Total gap between requests
system.mem_ctrls.avgGap                     111502.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        32448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        85568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         5504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data         9280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 140153552.107292115688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 369596250.823371887207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 23773580.830822724849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 40083363.028712734580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         1337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           86                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data          145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     12762500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     32548750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2898000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data      4899750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25172.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24344.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     33697.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     33791.38                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1656480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               853875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10402980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        104129310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1214880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          136082085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.783148                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      2221250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      7540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    221756250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1085280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               569250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4412520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         74586780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         26092800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          124571190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.063818                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     67225750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      7540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    156751750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst        74127                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst         4447                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            78574                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst        74127                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst         4447                       # number of overall hits
system.cpu.icache.overall_hits::total           78574                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          508                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          135                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            644                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          508                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          135                       # number of overall misses
system.cpu.icache.overall_misses::total           644                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     44999500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     11295000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56294500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     44999500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     11295000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56294500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst        74635                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst         4582                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        79218                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst        74635                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst         4582                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        79218                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.006806                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.029463                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008129                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.006806                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.029463                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008129                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 88581.692913                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 83666.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87413.819876                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 88581.692913                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 83666.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87413.819876                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          195                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.857143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          138                       # number of writebacks
system.cpu.icache.writebacks::total               138                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           49                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           49                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          508                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           86                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          594                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          508                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           86                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          594                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     44745500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      8323000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53068500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     44745500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      8323000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53068500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.006806                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.018769                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007498                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.006806                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.018769                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007498                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88081.692913                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 96779.069767                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89340.909091                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88081.692913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 96779.069767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89340.909091                       # average overall mshr miss latency
system.cpu.icache.replacements                    138                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        74127                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst         4447                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           78574                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          508                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          135                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           644                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     44999500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     11295000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56294500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        74635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst         4582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        79218                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.006806                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.029463                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 88581.692913                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 83666.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87413.819876                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           49                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          508                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           86                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          594                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     44745500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      8323000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53068500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.006806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.018769                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007498                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88081.692913                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 96779.069767                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89340.909091                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           343.846571                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               79169                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               595                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            133.057143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            1                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   339.420882                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     3.425690                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.662931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.006691                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.671575                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            317467                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           317467                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse             79169                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims          595                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan                  79218                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data        19036                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data         8390                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            27426                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data        19036                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data         8390                       # number of overall hits
system.cpu.dcache.overall_hits::total           27426                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data         1404                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data          358                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data         1404                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data          358                       # number of overall misses
system.cpu.dcache.overall_misses::total          1762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    118180500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data     28136500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    146317000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    118180500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data     28136500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    146317000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data        20440                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data         8748                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        29188                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data        20440                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data         8748                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        29188                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.068689                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.040924                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060367                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.068689                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.040924                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060367                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 84174.145299                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 78593.575419                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83040.295119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 84174.145299                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 78593.575419                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83040.295119                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          295                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.875000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          461                       # number of writebacks
system.cpu.dcache.writebacks::total               461                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data          178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data          178                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         1404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data          180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         1404                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data          180                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1584                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    117478500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data     14300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    131778500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    117478500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data     14300000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    131778500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.068689                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.020576                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054269                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.068689                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.020576                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054269                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 83674.145299                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 79444.444444                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83193.497475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83674.145299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 79444.444444                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83193.497475                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1072                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data        13264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data         6731                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           19995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data          934                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data          353                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1287                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     78055000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data     27819500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    105874500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data        14198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data         7084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21282                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065784                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.049831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 83570.663812                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 78808.781870                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82264.568765                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data          178                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data          934                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data          175                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     77588000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data     13985500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     91573500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.065784                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.024704                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.052110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 83070.663812                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 79917.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82573.038774                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data         5772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data         1659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     40125500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data       317000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40442500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data         6242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data         1664                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.003005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85373.404255                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data        63400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85142.105263                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          470                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     39890500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data       314500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     40205000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075296                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.003005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.060081                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84873.404255                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data        62900                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84642.105263                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           387.479612                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               29010                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1584                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.314394                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            153000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   379.398628                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data     8.080984                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.741013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.015783                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.756796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          396                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            118336                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           118336                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse             29010                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims         1584                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan                  29188                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    231517500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::OFF    231517500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
