ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Aug 29, 2022 at 15:36:17 CST
ncverilog
	-sv
	/home/charlie/icc/graduate/icc2020cb_pre/sim/testfixture.sv
	/home/charlie/icc/graduate/icc2020cb_pre/src/def.v
	/home/charlie/icc/graduate/icc2020cb_pre/src/SME.v
	+incdir+/home/charlie/icc/graduate/icc2020cb_pre/src
	+nc64bit
	+access+r
	+define+SHM_FILE="SME.shm"
	+define+FSDB_FILE="SME.fsdb"
Recompiling... reason: file '../src/SME.v' is newer than expected.
	expected: Mon Aug 29 15:31:10 2022
	actual:   Mon Aug 29 15:36:16 2022
file: /home/charlie/icc/graduate/icc2020cb_pre/src/def.v
file: /home/charlie/icc/graduate/icc2020cb_pre/src/SME.v
	module worklib.SME:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.SME:v <0x144621cc>
			streams:  18, words: 16927
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               41      41
		Scalar wires:             6       -
		Vectored wires:           2       -
		Always blocks:            7       7
		Initial blocks:          12      12
		Pseudo assignments:       1       1
		Compilation units:        1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'SME.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
       cycle 33, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "abcd"
       cycle 3c, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "dijk"
       cycle 48, expect(1,03) , get(1,03) >> Pass
  -- Pattern 4  "pqrst"
       cycle 64, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 80, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "c...k"
       cycle 8d, expect(1,02) , get(1,02) >> Pass
  -- Pattern 7  "^lmno"
       cycle a1, expect(1,08) , get(1,08) >> Pass
  -- Pattern 8  "rstuv$"
       cycle bd, expect(1,10) , get(1,10) >> Pass
  -- Pattern 9  "^rmn"
       cycle dc, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ijk l$"
       cycle f8, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "v"
       cycle 10f, expect(1,14) , get(1,14) >> Pass
  -- Pattern c  "lmnoprst"
       cycle 132, expect(0,--) , get(0,--) >> Pass
  -- Pattern d  "^ijk$"
       cycle 151, expect(0,--) , get(0,--) >> Pass
  -- Pattern e  "^q$"
       cycle 167, expect(1,0e) , get(1,0e) >> Pass
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 199, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 1a8, expect(1,04) , get(1,04) >> Pass
  -- Pattern 3  "^2.2.4$"
       cycle 1bd, expect(1,06) , get(1,06) >> Pass
  -- Pattern 4  "."
       cycle 1c0, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "^.."
       cycle 1c7, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "^.$"
       cycle 1df, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "2.$"
       cycle 1f4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 211, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 228, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "1.2=2"
       cycle 242, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "2*2=4"
       cycle 259, expect(1,00) , get(1,06) >> Wrong index
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 277, expect(1,05) , get(1,05) >> Pass
  -- Pattern 2  "ees.$"
       cycle 28d, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 3  "e..se"
       cycle 2ae, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 2c4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "^ees*"
       cycle 2dc, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "hee*se"
       cycle 2f5, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 7  "he.s"
       cycle 2ff, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "*see$"
       cycle 314, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "se*ce"
       cycle 32e, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 37c, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "b*tter"
       cycle 39a, expect(1,11) , get(1,11) >> Pass
  -- Pattern 3  "b*tter$"
       cycle 3c2, expect(1,11) , get(1,1a) >> Wrong index
  -- Pattern 4  "ut*r"
       cycle 3de, expect(1,01) , get(1,01) >> Pass
  -- Pattern 5  "ut*tted"
       cycle 40e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle 43d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "*tered"
       cycle 478, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle 4c1, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "^thro*th"
       cycle 4ef, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  ".ree th"
       cycle 520, expect(1,0f) , get(1,0f) >> Pass
  -- Pattern 4  ".ree  fr"
       cycle 565, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  ".ree *re"
       cycle 58a, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 6  "re. thr"
       cycle 59e, expect(1,05) , get(1,05) >> Pass
  -- Pattern 7  "ee*ee fr"
       cycle 5c9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle 5ea, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 9  "re*ee.$"
       cycle 611, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "^...$"
       cycle 635, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "^....$"
       cycle 652, expect(1,0f) , get(1,0f) >> Pass
----------------------------------
-- Simulation finish            --
-- cycle =1619 , Score =96       --
----------------------------------
Simulation complete via $finish(1) at time 32380 NS + 0
../sim/testfixture.sv:210                     $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Aug 29, 2022 at 15:36:18 CST  (total: 00:00:01)
