Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct 23 19:07:55 2019
| Host         : DESKTOP-BLRKV0P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LAB4_timing_summary_routed.rpt -pb LAB4_timing_summary_routed.pb -rpx LAB4_timing_summary_routed.rpx -warn_on_violation
| Design       : LAB4
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.960        0.000                      0                  110        0.211        0.000                      0                  110        2.000        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk                  {0.000 4.000}        8.000           125.000         
  clk_out1_mclk_gen  {0.000 40.696}       81.391          12.286          
  clkfbout_mclk_gen  {0.000 12.000}       24.000          41.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_mclk_gen       76.960        0.000                      0                  110        0.211        0.000                      0                  110       40.196        0.000                       0                    60  
  clkfbout_mclk_gen                                                                                                                                                   21.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  codec/clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  codec/clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  codec/clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  codec/clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  codec/clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  codec/clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mclk_gen
  To Clock:  clk_out1_mclk_gen

Setup :            0  Failing Endpoints,  Worst Slack       76.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.960ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            FSM_onehot_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.021ns (24.928%)  route 3.075ns (75.072%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 79.619 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.755    -2.111    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.633 r  FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           1.061    -0.573    FSM_onehot_state_reg_n_0_[1]
    SLICE_X43Y10         LUT5 (Prop_lut5_I0_O)        0.295    -0.278 r  tone_terminal_count_reg[6]_i_3/O
                         net (fo=4, routed)           0.669     0.392    tone_terminal_count_reg[6]_i_3_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I1_O)        0.124     0.516 r  tone_terminal_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.676     1.191    tone_terminal_count_reg[6]_i_2_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124     1.315 r  FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.669     1.985    FSM_onehot_state[9]_i_1_n_0
    SLICE_X42Y9          FDRE                                         r  FSM_onehot_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.951    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.577    79.619    mclk_OBUF
    SLICE_X42Y9          FDRE                                         r  FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.364    79.255    
                         clock uncertainty           -0.141    79.114    
    SLICE_X42Y9          FDRE (Setup_fdre_C_CE)      -0.169    78.945    FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         78.945    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                 76.960    

Slack (MET) :             76.960ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            FSM_onehot_state_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.021ns (24.928%)  route 3.075ns (75.072%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 79.619 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.755    -2.111    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.633 r  FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           1.061    -0.573    FSM_onehot_state_reg_n_0_[1]
    SLICE_X43Y10         LUT5 (Prop_lut5_I0_O)        0.295    -0.278 r  tone_terminal_count_reg[6]_i_3/O
                         net (fo=4, routed)           0.669     0.392    tone_terminal_count_reg[6]_i_3_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I1_O)        0.124     0.516 r  tone_terminal_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.676     1.191    tone_terminal_count_reg[6]_i_2_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124     1.315 r  FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.669     1.985    FSM_onehot_state[9]_i_1_n_0
    SLICE_X42Y9          FDRE                                         r  FSM_onehot_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.951    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.577    79.619    mclk_OBUF
    SLICE_X42Y9          FDRE                                         r  FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.364    79.255    
                         clock uncertainty           -0.141    79.114    
    SLICE_X42Y9          FDRE (Setup_fdre_C_CE)      -0.169    78.945    FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         78.945    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                 76.960    

Slack (MET) :             77.034ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.828ns (21.868%)  route 2.958ns (78.132%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 79.616 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.752    -2.114    mclk_OBUF
    SLICE_X41Y14         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  count_reg[22]/Q
                         net (fo=2, routed)           0.868    -0.791    count_reg_n_0_[22]
    SLICE_X40Y13         LUT3 (Prop_lut3_I1_O)        0.124    -0.667 f  count[0]_i_4/O
                         net (fo=1, routed)           0.974     0.307    count[0]_i_4_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I1_O)        0.124     0.431 f  count[0]_i_2/O
                         net (fo=2, routed)           0.309     0.740    count[0]_i_2_n_0
    SLICE_X40Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.864 r  count[23]_i_1/O
                         net (fo=24, routed)          0.808     1.672    count[23]_i_1_n_0
    SLICE_X41Y14         FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.951    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.574    79.616    mclk_OBUF
    SLICE_X41Y14         FDRE                                         r  count_reg[21]/C
                         clock pessimism             -0.339    79.277    
                         clock uncertainty           -0.141    79.136    
    SLICE_X41Y14         FDRE (Setup_fdre_C_R)       -0.429    78.707    count_reg[21]
  -------------------------------------------------------------------
                         required time                         78.707    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 77.034    

Slack (MET) :             77.034ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.828ns (21.868%)  route 2.958ns (78.132%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 79.616 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.752    -2.114    mclk_OBUF
    SLICE_X41Y14         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  count_reg[22]/Q
                         net (fo=2, routed)           0.868    -0.791    count_reg_n_0_[22]
    SLICE_X40Y13         LUT3 (Prop_lut3_I1_O)        0.124    -0.667 f  count[0]_i_4/O
                         net (fo=1, routed)           0.974     0.307    count[0]_i_4_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I1_O)        0.124     0.431 f  count[0]_i_2/O
                         net (fo=2, routed)           0.309     0.740    count[0]_i_2_n_0
    SLICE_X40Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.864 r  count[23]_i_1/O
                         net (fo=24, routed)          0.808     1.672    count[23]_i_1_n_0
    SLICE_X41Y14         FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.951    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.574    79.616    mclk_OBUF
    SLICE_X41Y14         FDRE                                         r  count_reg[22]/C
                         clock pessimism             -0.339    79.277    
                         clock uncertainty           -0.141    79.136    
    SLICE_X41Y14         FDRE (Setup_fdre_C_R)       -0.429    78.707    count_reg[22]
  -------------------------------------------------------------------
                         required time                         78.707    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 77.034    

Slack (MET) :             77.034ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.828ns (21.868%)  route 2.958ns (78.132%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 79.616 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.752    -2.114    mclk_OBUF
    SLICE_X41Y14         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.456    -1.658 f  count_reg[22]/Q
                         net (fo=2, routed)           0.868    -0.791    count_reg_n_0_[22]
    SLICE_X40Y13         LUT3 (Prop_lut3_I1_O)        0.124    -0.667 f  count[0]_i_4/O
                         net (fo=1, routed)           0.974     0.307    count[0]_i_4_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I1_O)        0.124     0.431 f  count[0]_i_2/O
                         net (fo=2, routed)           0.309     0.740    count[0]_i_2_n_0
    SLICE_X40Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.864 r  count[23]_i_1/O
                         net (fo=24, routed)          0.808     1.672    count[23]_i_1_n_0
    SLICE_X41Y14         FDRE                                         r  count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.951    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.574    79.616    mclk_OBUF
    SLICE_X41Y14         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.339    79.277    
                         clock uncertainty           -0.141    79.136    
    SLICE_X41Y14         FDRE (Setup_fdre_C_R)       -0.429    78.707    count_reg[23]
  -------------------------------------------------------------------
                         required time                         78.707    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 77.034    

Slack (MET) :             77.074ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.021ns (25.481%)  route 2.986ns (74.519%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 79.619 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.755    -2.111    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.633 r  FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           1.061    -0.573    FSM_onehot_state_reg_n_0_[1]
    SLICE_X43Y10         LUT5 (Prop_lut5_I0_O)        0.295    -0.278 r  tone_terminal_count_reg[6]_i_3/O
                         net (fo=4, routed)           0.669     0.392    tone_terminal_count_reg[6]_i_3_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I1_O)        0.124     0.516 r  tone_terminal_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.676     1.191    tone_terminal_count_reg[6]_i_2_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124     1.315 r  FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.580     1.896    FSM_onehot_state[9]_i_1_n_0
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.951    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.577    79.619    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.339    79.280    
                         clock uncertainty           -0.141    79.139    
    SLICE_X42Y10         FDRE (Setup_fdre_C_CE)      -0.169    78.970    FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         78.970    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                 77.074    

Slack (MET) :             77.074ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.021ns (25.481%)  route 2.986ns (74.519%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 79.619 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.755    -2.111    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.633 r  FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           1.061    -0.573    FSM_onehot_state_reg_n_0_[1]
    SLICE_X43Y10         LUT5 (Prop_lut5_I0_O)        0.295    -0.278 r  tone_terminal_count_reg[6]_i_3/O
                         net (fo=4, routed)           0.669     0.392    tone_terminal_count_reg[6]_i_3_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I1_O)        0.124     0.516 r  tone_terminal_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.676     1.191    tone_terminal_count_reg[6]_i_2_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124     1.315 r  FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.580     1.896    FSM_onehot_state[9]_i_1_n_0
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.951    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.577    79.619    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.339    79.280    
                         clock uncertainty           -0.141    79.139    
    SLICE_X42Y10         FDRE (Setup_fdre_C_CE)      -0.169    78.970    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         78.970    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                 77.074    

Slack (MET) :             77.074ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.021ns (25.481%)  route 2.986ns (74.519%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 79.619 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.755    -2.111    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.633 r  FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           1.061    -0.573    FSM_onehot_state_reg_n_0_[1]
    SLICE_X43Y10         LUT5 (Prop_lut5_I0_O)        0.295    -0.278 r  tone_terminal_count_reg[6]_i_3/O
                         net (fo=4, routed)           0.669     0.392    tone_terminal_count_reg[6]_i_3_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I1_O)        0.124     0.516 r  tone_terminal_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.676     1.191    tone_terminal_count_reg[6]_i_2_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124     1.315 r  FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.580     1.896    FSM_onehot_state[9]_i_1_n_0
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.951    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.577    79.619    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.339    79.280    
                         clock uncertainty           -0.141    79.139    
    SLICE_X42Y10         FDRE (Setup_fdre_C_CE)      -0.169    78.970    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         78.970    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                 77.074    

Slack (MET) :             77.074ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.021ns (25.481%)  route 2.986ns (74.519%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 79.619 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.755    -2.111    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.633 r  FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           1.061    -0.573    FSM_onehot_state_reg_n_0_[1]
    SLICE_X43Y10         LUT5 (Prop_lut5_I0_O)        0.295    -0.278 r  tone_terminal_count_reg[6]_i_3/O
                         net (fo=4, routed)           0.669     0.392    tone_terminal_count_reg[6]_i_3_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I1_O)        0.124     0.516 r  tone_terminal_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.676     1.191    tone_terminal_count_reg[6]_i_2_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124     1.315 r  FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.580     1.896    FSM_onehot_state[9]_i_1_n_0
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.951    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.577    79.619    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.339    79.280    
                         clock uncertainty           -0.141    79.139    
    SLICE_X42Y10         FDRE (Setup_fdre_C_CE)      -0.169    78.970    FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         78.970    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                 77.074    

Slack (MET) :             77.074ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.391ns  (clk_out1_mclk_gen rise@81.391ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.021ns (25.481%)  route 2.986ns (74.519%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 79.619 - 81.391 ) 
    Source Clock Delay      (SCD):    -2.111ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.755    -2.111    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.633 r  FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           1.061    -0.573    FSM_onehot_state_reg_n_0_[1]
    SLICE_X43Y10         LUT5 (Prop_lut5_I0_O)        0.295    -0.278 r  tone_terminal_count_reg[6]_i_3/O
                         net (fo=4, routed)           0.669     0.392    tone_terminal_count_reg[6]_i_3_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I1_O)        0.124     0.516 r  tone_terminal_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.676     1.191    tone_terminal_count_reg[6]_i_2_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I1_O)        0.124     1.315 r  FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.580     1.896    FSM_onehot_state[9]_i_1_n_0
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                     81.391    81.391 r  
    K17                                               0.000    81.391 r  clk (IN)
                         net (fo=0)                   0.000    81.391    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.812 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.993    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.356 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.951    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.577    79.619    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.339    79.280    
                         clock uncertainty           -0.141    79.139    
    SLICE_X42Y10         FDRE (Setup_fdre_C_CE)      -0.169    78.970    FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         78.970    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                 77.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 codec/lr_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            codec/lr_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.415    codec/clk_out1
    SLICE_X42Y7          FDRE                                         r  codec/lr_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.267 r  codec/lr_cnt_reg[4]/Q
                         net (fo=3, routed)           0.086    -0.182    codec/lr_cnt_reg[4]
    SLICE_X42Y7          LUT6 (Prop_lut6_I0_O)        0.098    -0.084 r  codec/lr_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    codec/plusOp[5]
    SLICE_X42Y7          FDRE                                         r  codec/lr_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.862    -0.180    codec/clk_out1
    SLICE_X42Y7          FDRE                                         r  codec/lr_cnt_reg[5]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.121    -0.294    codec/lr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 tone_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            tone_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X43Y7          FDRE                                         r  tone_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  tone_counter_reg[5]/Q
                         net (fo=5, routed)           0.126    -0.148    tone_counter_reg[5]
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.045    -0.103 r  tone_counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.103    plusOp[6]
    SLICE_X43Y7          FDRE                                         r  tone_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.862    -0.180    mclk_OBUF
    SLICE_X43Y7          FDRE                                         r  tone_counter_reg[6]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X43Y7          FDRE (Hold_fdre_C_D)         0.092    -0.323    tone_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.856%)  route 0.135ns (45.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.592    -0.416    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.252 r  FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.135    -0.117    FSM_onehot_state_reg_n_0_[3]
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.861    -0.181    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.236    -0.416    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.076    -0.340    FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tone_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            tone_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.983%)  route 0.129ns (41.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X43Y7          FDRE                                         r  tone_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  tone_counter_reg[5]/Q
                         net (fo=5, routed)           0.129    -0.145    tone_counter_reg[5]
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.100 r  tone_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    plusOp[5]
    SLICE_X43Y7          FDRE                                         r  tone_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.862    -0.180    mclk_OBUF
    SLICE_X43Y7          FDRE                                         r  tone_counter_reg[5]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X43Y7          FDRE (Hold_fdre_C_D)         0.092    -0.323    tone_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.850%)  route 0.152ns (42.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X42Y9          FDRE                                         r  FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.251 r  FSM_onehot_state_reg[9]/Q
                         net (fo=2, routed)           0.152    -0.099    FSM_onehot_state_reg_n_0_[9]
    SLICE_X42Y10         LUT3 (Prop_lut3_I2_O)        0.045    -0.054 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    FSM_onehot_state[0]_i_1_n_0
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.861    -0.181    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.220    -0.400    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.120    -0.280    FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.378%)  route 0.132ns (44.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.592    -0.416    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.252 r  FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.132    -0.120    FSM_onehot_state_reg_n_0_[4]
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.861    -0.181    mclk_OBUF
    SLICE_X42Y10         FDRE                                         r  FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.236    -0.416    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.053    -0.363    FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 codec/lr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            codec/lr_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.212ns (53.732%)  route 0.183ns (46.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.415    codec/clk_out1
    SLICE_X42Y8          FDRE                                         r  codec/lr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.251 r  codec/lr_cnt_reg[0]/Q
                         net (fo=7, routed)           0.183    -0.069    codec/lr_cnt_reg[0]
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.048    -0.021 r  codec/lr_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.021    codec/plusOp[4]
    SLICE_X42Y7          FDRE                                         r  codec/lr_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.862    -0.180    codec/clk_out1
    SLICE_X42Y7          FDRE                                         r  codec/lr_cnt_reg[4]/C
                         clock pessimism             -0.220    -0.399    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.131    -0.268    codec/lr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 codec/lr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            codec/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.594    -0.414    codec/clk_out1
    SLICE_X42Y6          FDRE                                         r  codec/lr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.250 r  codec/lr_cnt_reg[6]/Q
                         net (fo=3, routed)           0.174    -0.076    codec/lr_cnt_reg[6]
    SLICE_X42Y6          LUT4 (Prop_lut4_I2_O)        0.043    -0.033 r  codec/ready_i_1/O
                         net (fo=1, routed)           0.000    -0.033    codec/ready_i_1_n_0
    SLICE_X42Y6          FDRE                                         r  codec/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.179    codec/clk_out1
    SLICE_X42Y6          FDRE                                         r  codec/ready_reg/C
                         clock pessimism             -0.236    -0.414    
    SLICE_X42Y6          FDRE (Hold_fdre_C_D)         0.131    -0.283    codec/ready_reg
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 codec/lr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            codec/lr_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.378%)  route 0.183ns (46.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.415    codec/clk_out1
    SLICE_X42Y8          FDRE                                         r  codec/lr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.251 r  codec/lr_cnt_reg[0]/Q
                         net (fo=7, routed)           0.183    -0.069    codec/lr_cnt_reg[0]
    SLICE_X42Y7          LUT4 (Prop_lut4_I1_O)        0.045    -0.024 r  codec/lr_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    codec/plusOp[3]
    SLICE_X42Y7          FDRE                                         r  codec/lr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.862    -0.180    codec/clk_out1
    SLICE_X42Y7          FDRE                                         r  codec/lr_cnt_reg[3]/C
                         clock pessimism             -0.220    -0.399    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.120    -0.279    codec/lr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 tone_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Destination:            tone_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mclk_gen  {rise@0.000ns fall@40.696ns period=81.391ns})
  Path Group:             clk_out1_mclk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mclk_gen rise@0.000ns - clk_out1_mclk_gen rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.593    -0.415    mclk_OBUF
    SLICE_X43Y7          FDRE                                         r  tone_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  tone_counter_reg[0]/Q
                         net (fo=10, routed)          0.181    -0.093    tone_counter_reg[0]
    SLICE_X43Y7          LUT5 (Prop_lut5_I2_O)        0.043    -0.050 r  tone_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    plusOp[4]
    SLICE_X43Y7          FDRE                                         r  tone_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mclk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    codec/clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  codec/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    codec/clk_gen/inst/clk_in1_mclk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    codec/clk_gen/inst/clk_out1_mclk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  codec/clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.862    -0.180    mclk_OBUF
    SLICE_X43Y7          FDRE                                         r  tone_counter_reg[4]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X43Y7          FDRE (Hold_fdre_C_D)         0.107    -0.308    tone_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mclk_gen
Waveform(ns):       { 0.000 40.696 }
Period(ns):         81.391
Sources:            { codec/clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.391      79.236     BUFGCTRL_X0Y16  codec/clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.391      80.142     PLLE2_ADV_X0Y1  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.391      80.391     SLICE_X42Y10    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.391      80.391     SLICE_X42Y10    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.391      80.391     SLICE_X42Y10    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.391      80.391     SLICE_X42Y10    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.391      80.391     SLICE_X42Y10    FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.391      80.391     SLICE_X42Y10    FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.391      80.391     SLICE_X42Y10    FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.391      80.391     SLICE_X42Y9     FSM_onehot_state_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.391      78.609     PLLE2_ADV_X0Y1  codec/clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X42Y6     codec/lr_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X42Y6     codec/lrc_sig_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X42Y6     codec/ready_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X41Y13    count_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X41Y13    count_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X41Y13    count_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X41Y13    count_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X41Y14    count_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X41Y14    count_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X41Y14    count_reg[23]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X42Y9     FSM_onehot_state_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X42Y9     FSM_onehot_state_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X43Y28    codec/bclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X43Y28    codec/bclk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X43Y28    codec/bclk_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X43Y28    codec/bclk_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X43Y28    codec/bclk_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X42Y8     codec/lr_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X41Y7     codec/lr_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.696      40.196     SLICE_X41Y7     codec/lr_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mclk_gen
  To Clock:  clkfbout_mclk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mclk_gen
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { codec/clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         24.000      21.845     BUFGCTRL_X0Y17  codec/clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         24.000      22.751     PLLE2_ADV_X0Y1  codec/clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         24.000      22.751     PLLE2_ADV_X0Y1  codec/clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        24.000      28.633     PLLE2_ADV_X0Y1  codec/clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       24.000      136.000    PLLE2_ADV_X0Y1  codec/clk_gen/inst/plle2_adv_inst/CLKFBOUT



