// Seed: 178041554
module module_0 ();
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input uwire id_2,
    input logic id_3,
    input supply1 id_4,
    output wor id_5,
    output tri id_6,
    input logic id_7,
    output tri1 id_8
);
  assign id_5 = 1;
  assign id_1 = id_2 || (id_3) || 1'd0 == id_4 ? id_7 : 1 ? id_3 : id_3;
  or (id_1, id_2, id_3, id_4, id_7);
  always @(posedge 1) begin
    id_1 <= id_0;
  end
  module_0();
endmodule
