../../../../../bin/hdlmake.py -t ../../templates/epp/verilog -b ep2c5
../../../../../bin/hdlmake.py -t ../../templates/epp/verilog -b nexys2-1200 -p fpga prom
../../../../../bin/hdlmake.py -t ../../templates/epp/verilog -b s3board
../../../../../bin/hdlmake.py -t ../../templates/ss/vhdl -b s3board
../../../../../bin/hdlmake.py -t ../../templates/ss/vhdl -b canton-lx9 -p fpga
../../../../../bin/hdlmake.py -t ../../templates/fx2all/verilog -b aes220
../../../../../bin/hdlmake.py -t ../../templates/fx2all/verilog -b te630-45 -p fpga
../../../../../bin/hdlmake.py -t ../../templates/fx2all/verilog -b te630-75 -p fpga
../../../../../bin/hdlmake.py -t ../../templates/fx2all/verilog -b atlys -p fpga
../../../../../bin/hdlmake.py -t ../../templates/fx2all/verilog -b fmc-s6 -p fpga
../../../../../bin/hdlmake.py -t ../../templates/fx2all/verilog -b nexys2-1200 -p fpga prom
../../../../../bin/hdlmake.py -t ../../templates/fx2all/verilog -b nexys2-500 -p fpga prom
../../../../../bin/hdlmake.py -t ../../templates/fx2all/verilog -b nexys3 -p fpga
../../../../../bin/hdlmake.py -t ../../templates/fx2all/verilog -b s3board -p fpga prom
../../../../../bin/hdlmake.py -t ../../templates/fx2all/verilog -b xylo-l -p fpga
../../../../../bin/hdlmake.py -t ../../templates/fx2min/verilog -b ep3c16
../../../../../bin/hdlmake.py -t ../../templates/fx2min/verilog -b lx9r1 -p fpga
../../../../../bin/hdlmake.py -t ../../templates/fx2min/verilog -b lx9r2 -p fpga
