set a(0-3370) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,64) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-18 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-3898 {}}} SUCCS {{130 0 0 0-3366 {}} {258 0 0 0-3367 {}} {256 0 0 0-3898 {}}} CYCLES {}}
set a(0-3371) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(3,64) QUANTITY 1 NAME g:io_read(g:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-19 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-3895 {}}} SUCCS {{130 0 0 0-3366 {}} {256 0 0 0-3895 {}}} CYCLES {}}
set a(0-3372) {AREA_SCORE {} NAME COPY_LOOP:i:asn(COPY_LOOP:i(12:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-20 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-3366 {}}} SUCCS {{259 0 0 0-3366 {}}} CYCLES {}}
set a(0-3373) {AREA_SCORE {} NAME COPY_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-21 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.95} PREDS {{774 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3374 {}} {130 0 0 0-3427 {}} {256 0 0 0-3428 {}}} CYCLES {}}
set a(0-3374) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:3))(8-0) TYPE READSLICE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-22 LOC {0 1.0 1 0.0 1 0.0 1 0.95} PREDS {{259 0 0 0-3373 {}}} SUCCS {{259 0 0 0-3375 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3375) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(15,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP:read_mem(vec:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-23 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 2 0.23999989999999993} PREDS {{259 0 0 0-3374 {}}} SUCCS {{258 0 0 0-3382 {}} {258 0 0 0-3386 {}} {258 0 0 0-3390 {}} {258 0 0 0-3394 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3376) {AREA_SCORE {} NAME COPY_LOOP:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-24 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.95} PREDS {{774 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3377 {}} {130 0 0 0-3427 {}} {256 0 0 0-3428 {}}} CYCLES {}}
set a(0-3377) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:3))(8-0)#4 TYPE READSLICE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-25 LOC {0 1.0 1 0.0 1 0.0 1 0.95} PREDS {{259 0 0 0-3376 {}}} SUCCS {{259 0 0 0-3378 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3378) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP:read_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-26 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 2 0.23999989999999993} PREDS {{259 0 0 0-3377 {}}} SUCCS {{258 0 0 0-3382 {}} {258 0 0 0-3386 {}} {258 0 0 0-3390 {}} {258 0 0 0-3394 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3379) {AREA_SCORE {} NAME COPY_LOOP:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-27 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{774 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3380 {}} {130 0 0 0-3427 {}} {256 0 0 0-3428 {}}} CYCLES {}}
set a(0-3380) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:3))(8-0)#15 TYPE READSLICE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-28 LOC {0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{259 0 0 0-3379 {}}} SUCCS {{259 0 0 0-3381 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3381) {AREA_SCORE {} NAME COPY_LOOP:switch#1 TYPE SELECT PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-29 LOC {0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{259 0 0 0-3380 {}}} SUCCS {{146 0 0 0-3382 {}} {146 0 0 0-3383 {}} {146 0 0 0-3384 {}} {130 0 0 0-3385 {}} {146 0 0 0-3386 {}} {146 0 0 0-3387 {}} {146 0 0 0-3388 {}} {130 0 0 0-3389 {}} {146 0 0 0-3390 {}} {146 0 0 0-3391 {}} {146 0 0 0-3392 {}} {130 0 0 0-3393 {}} {146 0 0 0-3394 {}} {146 0 0 0-3395 {}} {146 0 0 0-3396 {}} {130 0 0 0-3397 {}}} CYCLES {}}
set a(0-3382) {AREA_SCORE {} NAME COPY_LOOP:conc#67 TYPE CONCATENATE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-30 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-3381 {}} {258 0 0 0-3378 {}} {258 0 0 0-3375 {}}} SUCCS {{258 0 0.750 0-3385 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3383) {AREA_SCORE {} NAME COPY_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-31 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-3381 {}} {774 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3384 {}} {130 0 0 0-3427 {}} {256 0 0 0-3428 {}}} CYCLES {}}
set a(0-3384) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:3))(8-2)#20 TYPE READSLICE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-32 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-3383 {}} {146 0 0 0-3381 {}}} SUCCS {{259 0 0.750 0-3385 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3385) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-33 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-3385 {}} {259 0 0.750 0-3384 {}} {258 0 0.750 0-3382 {}} {130 0 0 0-3381 {}}} SUCCS {{774 0 0 0-3385 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3386) {AREA_SCORE {} NAME COPY_LOOP:conc#69 TYPE CONCATENATE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-34 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-3381 {}} {258 0 0 0-3378 {}} {258 0 0 0-3375 {}}} SUCCS {{258 0 0.750 0-3389 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3387) {AREA_SCORE {} NAME COPY_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-35 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-3381 {}} {774 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3388 {}} {130 0 0 0-3427 {}} {256 0 0 0-3428 {}}} CYCLES {}}
set a(0-3388) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:3))(8-2)#24 TYPE READSLICE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-36 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-3387 {}} {146 0 0 0-3381 {}}} SUCCS {{259 0 0.750 0-3389 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3389) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-37 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-3389 {}} {259 0 0.750 0-3388 {}} {258 0 0.750 0-3386 {}} {130 0 0 0-3381 {}}} SUCCS {{774 0 0 0-3389 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3390) {AREA_SCORE {} NAME COPY_LOOP:conc#71 TYPE CONCATENATE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-38 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-3381 {}} {258 0 0 0-3378 {}} {258 0 0 0-3375 {}}} SUCCS {{258 0 0.750 0-3393 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3391) {AREA_SCORE {} NAME COPY_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-39 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-3381 {}} {774 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3392 {}} {130 0 0 0-3427 {}} {256 0 0 0-3428 {}}} CYCLES {}}
set a(0-3392) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:3))(8-2)#28 TYPE READSLICE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-40 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-3391 {}} {146 0 0 0-3381 {}}} SUCCS {{259 0 0.750 0-3393 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3393) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-41 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-3393 {}} {259 0 0.750 0-3392 {}} {258 0 0.750 0-3390 {}} {130 0 0 0-3381 {}}} SUCCS {{774 0 0 0-3393 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3394) {AREA_SCORE {} NAME COPY_LOOP:conc#73 TYPE CONCATENATE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-42 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-3381 {}} {258 0 0 0-3378 {}} {258 0 0 0-3375 {}}} SUCCS {{258 0 0.750 0-3397 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3395) {AREA_SCORE {} NAME COPY_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-43 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-3381 {}} {774 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3396 {}} {130 0 0 0-3427 {}} {256 0 0 0-3428 {}}} CYCLES {}}
set a(0-3396) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:3))(8-2)#32 TYPE READSLICE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-44 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-3395 {}} {146 0 0 0-3381 {}}} SUCCS {{259 0 0.750 0-3397 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3397) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-45 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-3397 {}} {259 0 0.750 0-3396 {}} {258 0 0.750 0-3394 {}} {130 0 0 0-3381 {}}} SUCCS {{774 0 0 0-3397 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3398) {AREA_SCORE {} NAME COPY_LOOP:i:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-46 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.95} PREDS {{774 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3399 {}} {130 0 0 0-3427 {}} {256 0 0 0-3428 {}}} CYCLES {}}
set a(0-3399) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:3))(8-0)#7 TYPE READSLICE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-47 LOC {0 1.0 1 0.0 1 0.0 1 0.95} PREDS {{259 0 0 0-3398 {}}} SUCCS {{259 0 0 0-3400 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3400) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(19,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP:read_mem(vec:rsc(0)(4).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-48 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 2 0.23999989999999993} PREDS {{259 0 0 0-3399 {}}} SUCCS {{258 0 0 0-3407 {}} {258 0 0 0-3411 {}} {258 0 0 0-3415 {}} {258 0 0 0-3419 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3401) {AREA_SCORE {} NAME COPY_LOOP:i:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-49 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.95} PREDS {{774 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3402 {}} {130 0 0 0-3427 {}} {256 0 0 0-3428 {}}} CYCLES {}}
set a(0-3402) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:3))(8-0)#10 TYPE READSLICE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-50 LOC {0 1.0 1 0.0 1 0.0 1 0.95} PREDS {{259 0 0 0-3401 {}}} SUCCS {{259 0 0 0-3403 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3403) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(21,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP:read_mem(vec:rsc(0)(6).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-51 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 2 0.23999989999999993} PREDS {{259 0 0 0-3402 {}}} SUCCS {{258 0 0 0-3407 {}} {258 0 0 0-3411 {}} {258 0 0 0-3415 {}} {258 0 0 0-3419 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3404) {AREA_SCORE {} NAME COPY_LOOP:i:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-52 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{774 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3405 {}} {130 0 0 0-3427 {}} {256 0 0 0-3428 {}}} CYCLES {}}
set a(0-3405) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:3))(8-0)#19 TYPE READSLICE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-53 LOC {0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{259 0 0 0-3404 {}}} SUCCS {{259 0 0 0-3406 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3406) {AREA_SCORE {} NAME COPY_LOOP:switch#3 TYPE SELECT PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-54 LOC {0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{259 0 0 0-3405 {}}} SUCCS {{146 0 0 0-3407 {}} {146 0 0 0-3408 {}} {146 0 0 0-3409 {}} {130 0 0 0-3410 {}} {146 0 0 0-3411 {}} {146 0 0 0-3412 {}} {146 0 0 0-3413 {}} {130 0 0 0-3414 {}} {146 0 0 0-3415 {}} {146 0 0 0-3416 {}} {146 0 0 0-3417 {}} {130 0 0 0-3418 {}} {146 0 0 0-3419 {}} {146 0 0 0-3420 {}} {146 0 0 0-3421 {}} {130 0 0 0-3422 {}}} CYCLES {}}
set a(0-3407) {AREA_SCORE {} NAME COPY_LOOP:conc#84 TYPE CONCATENATE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-55 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-3406 {}} {258 0 0 0-3403 {}} {258 0 0 0-3400 {}}} SUCCS {{258 0 0.750 0-3410 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3408) {AREA_SCORE {} NAME COPY_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-56 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-3406 {}} {774 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3409 {}} {130 0 0 0-3427 {}} {256 0 0 0-3428 {}}} CYCLES {}}
set a(0-3409) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:3))(8-2)#52 TYPE READSLICE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-57 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-3408 {}} {146 0 0 0-3406 {}}} SUCCS {{259 0 0.750 0-3410 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3410) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-58 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-3410 {}} {259 0 0.750 0-3409 {}} {258 0 0.750 0-3407 {}} {130 0 0 0-3406 {}}} SUCCS {{774 0 0 0-3410 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3411) {AREA_SCORE {} NAME COPY_LOOP:conc#86 TYPE CONCATENATE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-59 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-3406 {}} {258 0 0 0-3403 {}} {258 0 0 0-3400 {}}} SUCCS {{258 0 0.750 0-3414 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3412) {AREA_SCORE {} NAME COPY_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-60 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-3406 {}} {774 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3413 {}} {130 0 0 0-3427 {}} {256 0 0 0-3428 {}}} CYCLES {}}
set a(0-3413) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:3))(8-2)#56 TYPE READSLICE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-61 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-3412 {}} {146 0 0 0-3406 {}}} SUCCS {{259 0 0.750 0-3414 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3414) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-62 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-3414 {}} {259 0 0.750 0-3413 {}} {258 0 0.750 0-3411 {}} {130 0 0 0-3406 {}}} SUCCS {{774 0 0 0-3414 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3415) {AREA_SCORE {} NAME COPY_LOOP:conc#88 TYPE CONCATENATE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-63 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-3406 {}} {258 0 0 0-3403 {}} {258 0 0 0-3400 {}}} SUCCS {{258 0 0.750 0-3418 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3416) {AREA_SCORE {} NAME COPY_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-64 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-3406 {}} {774 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3417 {}} {130 0 0 0-3427 {}} {256 0 0 0-3428 {}}} CYCLES {}}
set a(0-3417) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:3))(8-2)#60 TYPE READSLICE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-65 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-3416 {}} {146 0 0 0-3406 {}}} SUCCS {{259 0 0.750 0-3418 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3418) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(5).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-66 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-3418 {}} {259 0 0.750 0-3417 {}} {258 0 0.750 0-3415 {}} {130 0 0 0-3406 {}}} SUCCS {{774 0 0 0-3418 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3419) {AREA_SCORE {} NAME COPY_LOOP:conc#90 TYPE CONCATENATE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-67 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-3406 {}} {258 0 0 0-3403 {}} {258 0 0 0-3400 {}}} SUCCS {{258 0 0.750 0-3422 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3420) {AREA_SCORE {} NAME COPY_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-68 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-3406 {}} {774 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3421 {}} {130 0 0 0-3427 {}} {256 0 0 0-3428 {}}} CYCLES {}}
set a(0-3421) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:3))(8-2)#3 TYPE READSLICE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-69 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-3420 {}} {146 0 0 0-3406 {}}} SUCCS {{259 0 0.750 0-3422 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3422) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(7).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-70 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-3422 {}} {259 0 0.750 0-3421 {}} {258 0 0.750 0-3419 {}} {130 0 0 0-3406 {}}} SUCCS {{774 0 0 0-3422 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3423) {AREA_SCORE {} NAME COPY_LOOP:i:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-71 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.898} PREDS {{774 0 0 0-3428 {}}} SUCCS {{259 0 0 0-3424 {}} {130 0 0 0-3427 {}} {256 0 0 0-3428 {}}} CYCLES {}}
set a(0-3424) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:3))(8-0)#2 TYPE READSLICE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-72 LOC {0 1.0 1 0.0 1 0.0 3 0.898} PREDS {{259 0 0 0-3423 {}}} SUCCS {{259 0 0 0-3425 {}} {130 0 0 0-3427 {}}} CYCLES {}}
set a(0-3425) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 1 NAME COPY_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-73 LOC {1 0.0 1 0.898 1 0.898 1 0.9999999 3 0.9999999} PREDS {{259 0 0 0-3424 {}}} SUCCS {{259 0 0 0-3426 {}} {130 0 0 0-3427 {}} {258 0 0 0-3428 {}}} CYCLES {}}
set a(0-3426) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:3))(9) TYPE READSLICE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-74 LOC {1 0.10200000000000001 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3425 {}}} SUCCS {{259 0 0 0-3427 {}}} CYCLES {}}
set a(0-3427) {AREA_SCORE {} NAME COPY_LOOP-8:break(COPY_LOOP) TYPE TERMINATE PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-75 LOC {3 0.009999999999999998 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3426 {}} {130 0 0 0-3425 {}} {130 0 0 0-3424 {}} {130 0 0 0-3423 {}} {130 0 0 0-3422 {}} {130 0 0 0-3421 {}} {130 0 0 0-3420 {}} {130 0 0 0-3419 {}} {130 0 0 0-3418 {}} {130 0 0 0-3417 {}} {130 0 0 0-3416 {}} {130 0 0 0-3415 {}} {130 0 0 0-3414 {}} {130 0 0 0-3413 {}} {130 0 0 0-3412 {}} {130 0 0 0-3411 {}} {130 0 0 0-3410 {}} {130 0 0 0-3409 {}} {130 0 0 0-3408 {}} {130 0 0 0-3407 {}} {130 0 0 0-3405 {}} {130 0 0 0-3404 {}} {130 0 0 0-3403 {}} {130 0 0 0-3402 {}} {130 0 0 0-3401 {}} {130 0 0 0-3400 {}} {130 0 0 0-3399 {}} {130 0 0 0-3398 {}} {130 0 0 0-3397 {}} {130 0 0 0-3396 {}} {130 0 0 0-3395 {}} {130 0 0 0-3394 {}} {130 0 0 0-3393 {}} {130 0 0 0-3392 {}} {130 0 0 0-3391 {}} {130 0 0 0-3390 {}} {130 0 0 0-3389 {}} {130 0 0 0-3388 {}} {130 0 0 0-3387 {}} {130 0 0 0-3386 {}} {130 0 0 0-3385 {}} {130 0 0 0-3384 {}} {130 0 0 0-3383 {}} {130 0 0 0-3382 {}} {130 0 0 0-3380 {}} {130 0 0 0-3379 {}} {130 0 0 0-3378 {}} {130 0 0 0-3377 {}} {130 0 0 0-3376 {}} {130 0 0 0-3375 {}} {130 0 0 0-3374 {}} {130 0 0 0-3373 {}}} SUCCS {{129 0 0 0-3428 {}}} CYCLES {}}
set a(0-3428) {AREA_SCORE {} NAME COPY_LOOP:asn(COPY_LOOP:i(12:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3366 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-76 LOC {3 0.0 3 0.0 3 0.0 3 0.0 3 1.0} PREDS {{772 0 0 0-3428 {}} {129 0 0 0-3427 {}} {258 0 0 0-3425 {}} {256 0 0 0-3423 {}} {256 0 0 0-3420 {}} {256 0 0 0-3416 {}} {256 0 0 0-3412 {}} {256 0 0 0-3408 {}} {256 0 0 0-3404 {}} {256 0 0 0-3401 {}} {256 0 0 0-3398 {}} {256 0 0 0-3395 {}} {256 0 0 0-3391 {}} {256 0 0 0-3387 {}} {256 0 0 0-3383 {}} {256 0 0 0-3379 {}} {256 0 0 0-3376 {}} {256 0 0 0-3373 {}}} SUCCS {{774 0 0 0-3373 {}} {774 0 0 0-3376 {}} {774 0 0 0-3379 {}} {774 0 0 0-3383 {}} {774 0 0 0-3387 {}} {774 0 0 0-3391 {}} {774 0 0 0-3395 {}} {774 0 0 0-3398 {}} {774 0 0 0-3401 {}} {774 0 0 0-3404 {}} {774 0 0 0-3408 {}} {774 0 0 0-3412 {}} {774 0 0 0-3416 {}} {774 0 0 0-3420 {}} {774 0 0 0-3423 {}} {772 0 0 0-3428 {}}} CYCLES {}}
set a(0-3366) {CHI {0-3373 0-3374 0-3375 0-3376 0-3377 0-3378 0-3379 0-3380 0-3381 0-3382 0-3383 0-3384 0-3385 0-3386 0-3387 0-3388 0-3389 0-3390 0-3391 0-3392 0-3393 0-3394 0-3395 0-3396 0-3397 0-3398 0-3399 0-3400 0-3401 0-3402 0-3403 0-3404 0-3405 0-3406 0-3407 0-3408 0-3409 0-3410 0-3411 0-3412 0-3413 0-3414 0-3415 0-3416 0-3417 0-3418 0-3419 0-3420 0-3421 0-3422 0-3423 0-3424 0-3425 0-3426 0-3427 0-3428} ITERATIONS 512 RESET_LATENCY 0 CSTEPS 3 UNROLL 8 PERIOD {12.50 ns} FULL_PERIOD {12.50 ns} THROUGHPUT_PERIOD 1536 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1536 TOTAL_CYCLES_IN 1536 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 1536 NAME COPY_LOOP TYPE LOOP DELAY {19212.50 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-77 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-3372 {}} {130 0 0 0-3371 {}} {130 0 0 0-3370 {}}} SUCCS {{772 0 0 0-3372 {}} {131 0 0 0-3429 {}} {258 0 0 0-3367 {}} {256 0 0 0-3902 {}} {256 0 0 0-3905 {}} {256 0 0 0-3908 {}} {256 0 0 0-3911 {}}} CYCLES {}}
set a(0-3429) {AREA_SCORE {} NAME STAGE_LOOP:c:asn(STAGE_LOOP:c(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-78 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-3366 {}} {772 0 0 0-3367 {}}} SUCCS {{259 0 0 0-3367 {}}} CYCLES {}}
set a(0-3430) {AREA_SCORE {} NAME STAGE_LOOP:base:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3367 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-79 LOC {0 1.0 1 0.8504999999999999 1 0.8504999999999999 1 0.8504999999999999 1 0.8504999999999999} PREDS {{774 0 0 0-3845 {}}} SUCCS {{259 0 0 0-3431 {}} {130 0 0 0-3368 {}} {256 0 0 0-3845 {}}} CYCLES {}}
set a(0-3431) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:base:acc TYPE ACCU DELAY {0.95 ns} PAR 0-3367 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-80 LOC {1 0.0 1 0.8504999999999999 1 0.8504999999999999 1 0.9449998999999999 1 0.9449998999999999} PREDS {{259 0 0 0-3430 {}}} SUCCS {{259 0 0 0-3432 {}} {130 0 0 0-3368 {}} {258 0 0 0-3842 {}} {258 0 0 0-3845 {}}} CYCLES {}}
set a(0-3432) {AREA_SCORE 7.87 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,1,4,9) QUANTITY 1 NAME STAGE_LOOP:base:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-3367 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-81 LOC {1 0.0945 1 0.945 1 0.945 1 0.9999998999999999 1 0.9999998999999999} PREDS {{259 0 0 0-3431 {}}} SUCCS {{258 0 0 0-3368 {}}} CYCLES {}}
set a(0-3433) {AREA_SCORE {} NAME COMP_LOOP:r:asn(COMP_LOOP:r(10:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3367 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-82 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-3368 {}}} SUCCS {{259 0 0 0-3368 {}}} CYCLES {}}
set a(0-3434) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#31.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-83 LOC {0 1.0 2 0.24 2 0.24 2 0.24 421 0.85} PREDS {} SUCCS {{258 0 0 0-3761 {}}} CYCLES {}}
set a(0-3435) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(6).@)#6.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-84 LOC {0 1.0 2 0.24 2 0.24 2 0.24 421 0.85} PREDS {} SUCCS {{258 0 0 0-3697 {}} {258 0 0 0-3761 {}}} CYCLES {}}
set a(0-3436) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(7).@)#6.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-85 LOC {0 1.0 3 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {} SUCCS {{258 0 0 0-3676 {}} {258 0 0 0-3716 {}}} CYCLES {}}
set a(0-3437) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(3).@)#6.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-86 LOC {0 1.0 3 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {} SUCCS {{258 0 0 0-3675 {}} {258 0 0 0-3715 {}}} CYCLES {}}
set a(0-3438) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(5).@)#5.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-87 LOC {0 1.0 2 0.24 2 0.24 2 0.24 421 0.85} PREDS {} SUCCS {{258 0 0 0-3648 {}} {258 0 0 0-3761 {}}} CYCLES {}}
set a(0-3439) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(4).@)#4.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-88 LOC {0 1.0 2 0.24 2 0.24 2 0.24 421 0.85} PREDS {} SUCCS {{258 0 0 0-3606 {}} {258 0 0 0-3648 {}} {258 0 0 0-3697 {}} {258 0 0 0-3761 {}}} CYCLES {}}
set a(0-3440) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(6).@)#4.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-89 LOC {0 1.0 3 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {} SUCCS {{258 0 0 0-3598 {}} {258 0 0 0-3625 {}}} CYCLES {}}
set a(0-3441) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(2).@)#4.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-90 LOC {0 1.0 3 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {} SUCCS {{258 0 0 0-3597 {}} {258 0 0 0-3624 {}}} CYCLES {}}
set a(0-3442) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(3).@)#3.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-91 LOC {0 1.0 2 0.24 2 0.24 2 0.24 421 0.85} PREDS {} SUCCS {{258 0 0 0-3570 {}} {258 0 0 0-3761 {}}} CYCLES {}}
set a(0-3443) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(2).@)#2.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-92 LOC {0 1.0 2 0.24 2 0.24 2 0.24 421 0.85} PREDS {} SUCCS {{258 0 0 0-3530 {}} {258 0 0 0-3570 {}} {258 0 0 0-3697 {}} {258 0 0 0-3761 {}}} CYCLES {}}
set a(0-3444) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(5).@)#2.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-93 LOC {0 1.0 3 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {} SUCCS {{258 0 0 0-3522 {}} {258 0 0 0-3549 {}}} CYCLES {}}
set a(0-3445) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(1).@)#2.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-94 LOC {0 1.0 3 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {} SUCCS {{258 0 0 0-3521 {}} {258 0 0 0-3548 {}}} CYCLES {}}
set a(0-3446) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(1).@)#1.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-95 LOC {0 1.0 2 0.24 2 0.24 2 0.24 421 0.85} PREDS {} SUCCS {{258 0 0 0-3494 {}} {258 0 0 0-3570 {}} {258 0 0 0-3648 {}} {258 0 0 0-3761 {}}} CYCLES {}}
set a(0-3447) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(4).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-96 LOC {0 1.0 3 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {} SUCCS {{258 0 0 0-3459 {}} {258 0 0 0-3486 {}}} CYCLES {}}
set a(0-3448) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-97 LOC {0 1.0 3 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {} SUCCS {{258 0 0 0-3458 {}} {258 0 0 0-3485 {}}} CYCLES {}}
set a(0-3449) {AREA_SCORE {} NAME COMP_LOOP:f1:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-98 LOC {0 1.0 0 1.0 0 1.0 0 1.0 452 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3450 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3450) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#9 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-99 LOC {0 1.0 0 1.0 0 1.0 452 0.875} PREDS {{259 0 0 0-3449 {}}} SUCCS {{259 0 0 0-3451 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3451) {AREA_SCORE {} NAME COMP_LOOP:f1:switch TYPE SELECT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-100 LOC {0 1.0 0 1.0 0 1.0 452 0.875} PREDS {{259 0 0 0-3450 {}}} SUCCS {{146 0 0 0-3452 {}} {146 0 0 0-3453 {}} {146 0 0 0-3454 {}} {146 0 0 0-3455 {}} {146 0 0 0-3456 {}} {146 0 0 0-3457 {}}} CYCLES {}}
set a(0-3452) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-101 LOC {0 1.0 2 0.0 2 0.0 2 0.0 452 0.875} PREDS {{146 0 0 0-3451 {}} {774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3453 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3453) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(7-1)#8 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-102 LOC {0 1.0 2 0.0 2 0.0 452 0.875} PREDS {{259 0 0 0-3452 {}} {146 0 0 0-3451 {}}} SUCCS {{259 0 0.750 0-3454 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3454) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-103 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 453 0.23999989999999993} PREDS {{259 0 0.750 0-3453 {}} {146 0 0 0-3451 {}}} SUCCS {{259 0 0 0-3458 {}} {258 0 0 0-3485 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3455) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-104 LOC {0 1.0 2 0.0 2 0.0 2 0.0 452 0.875} PREDS {{146 0 0 0-3451 {}} {774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3456 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3456) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(7-1)#12 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-105 LOC {0 1.0 2 0.0 2 0.0 452 0.875} PREDS {{259 0 0 0-3455 {}} {146 0 0 0-3451 {}}} SUCCS {{259 0 0.750 0-3457 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3457) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-106 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 453 0.23999989999999993} PREDS {{259 0 0.750 0-3456 {}} {146 0 0 0-3451 {}}} SUCCS {{258 0 0 0-3459 {}} {258 0 0 0-3486 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3458) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@))(63-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-107 LOC {2 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {{259 0 0 0-3454 {}} {258 0 0 0-3448 {}}} SUCCS {{258 0 0 0-3462 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3459) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(4).@))(63-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-108 LOC {2 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {{258 0 0 0-3457 {}} {258 0 0 0-3447 {}}} SUCCS {{258 0 0 0-3462 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3460) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-109 LOC {0 1.0 3 0.0 3 0.0 3 0.0 453 0.8074999999999999} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3461 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3461) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#10 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-110 LOC {0 1.0 3 0.0 3 0.0 453 0.8074999999999999} PREDS {{259 0 0 0-3460 {}}} SUCCS {{259 0 0 0-3462 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3462) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f1:mux TYPE MUX DELAY {0.08 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-111 LOC {2 0.24 3 0.992 3 0.992 3 0.9999999 453 0.8154998999999999} PREDS {{259 0 0 0-3461 {}} {258 0 0 0-3459 {}} {258 0 0 0-3458 {}}} SUCCS {{258 0 0 0-3474 {}} {258 0 0 0-3478 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3463) {AREA_SCORE {} NAME COMP_LOOP:f2:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-112 LOC {0 1.0 1 0.8949999999999999 1 0.8949999999999999 1 0.8949999999999999 420 0.8949999999999999} PREDS {{774 0 0 0-3784 {}}} SUCCS {{258 0 0 0-3466 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3464) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(8-3) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-113 LOC {0 1.0 1 0.8949999999999999 1 0.8949999999999999 420 0.8949999999999999} PREDS {} SUCCS {{259 0 0 0-3465 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3465) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:base:conc TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-114 LOC {0 1.0 1 0.8949999999999999 1 0.8949999999999999 420 0.8949999999999999} PREDS {{259 0 0 0-3464 {}}} SUCCS {{259 0 0 0-3466 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3466) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(8,2) QUANTITY 1 NAME COMP_LOOP-1:f2:and TYPE AND DELAY {0.55 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-115 LOC {1 0.0 1 0.8949999999999999 1 0.8949999999999999 1 0.9499998999999999 420 0.9499998999999999} PREDS {{259 0 0 0-3465 {}} {258 0 0 0-3463 {}}} SUCCS {{259 0 0 0-3467 {}} {258 0 0 0-3492 {}} {258 0 0 0-3528 {}} {258 0 0 0-3555 {}} {258 0 0 0-3604 {}} {258 0 0 0-3633 {}} {258 0 0 0-3682 {}} {258 0 0 0-3722 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3467) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(31,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-116 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 421 0.23999989999999993} PREDS {{259 0 0 0-3466 {}}} SUCCS {{258 0 0 0-3472 {}} {258 0 0 0-3494 {}} {258 0 0 0-3530 {}} {258 0 0 0-3570 {}} {258 0 0 0-3606 {}} {258 0 0 0-3648 {}} {258 0 0 0-3697 {}} {258 0 0 0-3761 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3468) {AREA_SCORE {} NAME COMP_LOOP:r:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-117 LOC {0 1.0 1 0.0 1 0.0 1 0.0 420 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3469 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3469) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:3))(6-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-118 LOC {0 1.0 1 0.0 1 0.0 420 0.875} PREDS {{259 0 0 0-3468 {}}} SUCCS {{259 0 0.750 0-3470 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3470) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-119 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 421 0.23999989999999993} PREDS {{259 0 0.750 0-3469 {}}} SUCCS {{259 0 0 0-3471 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3471) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(0).@))(63-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-120 LOC {2 0.24 2 0.24 2 0.24 422 0.029386799999999998} PREDS {{259 0 0 0-3470 {}}} SUCCS {{259 0 0 0-3472 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3472) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-1:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-121 LOC {3 0.0 10 0.029386799999999998 10 0.029386799999999998 10 0.9999999048000002 422 0.9999999048000002} PREDS {{259 0 0 0-3471 {}} {258 0 0 0-3467 {}}} SUCCS {{259 0 0 0-3473 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3473) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-1:f2:rem TYPE REM DELAY {30cy+0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-122 LOC {3 1.0 33 1.0 33 1.0 63 0.9999 452 0.9999} PREDS {{259 0 0 0-3472 {}}} SUCCS {{259 0 0 0-3474 {}} {258 0 0 0-3479 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3474) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-1:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-123 LOC {34 0.0 64 0.8154999999999999 64 0.8154999999999999 64 0.9999998999999999 453 0.9999998999999999} PREDS {{259 0 0 0-3473 {}} {258 0 0 0-3462 {}}} SUCCS {{259 0 0 0-3475 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3475) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-1:COMP_LOOP:rem#1 TYPE REM DELAY {30cy+0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-124 LOC {34 1.0 273 1.0 273 1.0 303 0.9999 483 0.9999} PREDS {{259 0 0 0-3474 {}}} SUCCS {{258 0 0.750 0-3477 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3476) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-125 LOC {0 1.0 304 0.875 304 0.875 304 0.875 484 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0.750 0-3477 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3477) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-126 LOC {65 1.0 304 0.96 304 1.0 305 0.00999989999999995 485 0.00999989999999995} PREDS {{774 0 0 0-3477 {}} {259 0 0.750 0-3476 {}} {258 0 0.750 0-3475 {}} {774 0 0 0-3484 {}}} SUCCS {{774 0 0 0-3477 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3478) {AREA_SCORE {} NAME COMP_LOOP:conc#88 TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-127 LOC {2 0.248 64 0.8139999999999998 64 0.8139999999999998 465 0.8139999999999998} PREDS {{258 0 0 0-3462 {}}} SUCCS {{258 0 0 0-3480 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3479) {AREA_SCORE {} NAME COMP_LOOP-1:f2:not TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-128 LOC {34 0.0 64 0.8139999999999998 64 0.8139999999999998 465 0.8139999999999998} PREDS {{258 0 0 0-3473 {}}} SUCCS {{259 0 0 0-3480 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3480) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COMP_LOOP:acc#5 TYPE ACCU DELAY {1.86 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-129 LOC {34 0.0 64 0.8139999999999998 64 0.8139999999999998 64 0.9999998999999998 465 0.9999998999999998} PREDS {{259 0 0 0-3479 {}} {258 0 0 0-3478 {}}} SUCCS {{259 0 0 0-3481 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3481) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-1:rem TYPE REM DELAY {18cy+6.97 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-130 LOC {34 1.0 167 1.0 167 1.0 186 0.6969579000000008 484 0.6969579000000008} PREDS {{259 0 0 0-3480 {}}} SUCCS {{258 0 0.750 0-3484 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3482) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-131 LOC {0 1.0 186 0.875 186 0.875 186 0.875 484 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3483 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3483) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-132 LOC {0 1.0 186 0.875 186 0.875 484 0.875} PREDS {{259 0 0 0-3482 {}}} SUCCS {{259 0 0.750 0-3484 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3484) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-133 LOC {53 1.0 186 0.96 186 1.0 187 0.00999989999999995 485 0.00999989999999995} PREDS {{774 0 0 0-3484 {}} {259 0 0.750 0-3483 {}} {258 0 0.750 0-3481 {}}} SUCCS {{774 0 0 0-3477 {}} {774 0 0 0-3484 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3485) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)#1)(127-64) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-134 LOC {2 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {{258 0 0 0-3454 {}} {258 0 0 0-3448 {}}} SUCCS {{258 0 0 0-3489 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3486) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(4).@)#1)(127-64) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-135 LOC {2 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {{258 0 0 0-3457 {}} {258 0 0 0-3447 {}}} SUCCS {{258 0 0 0-3489 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3487) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-136 LOC {0 1.0 3 0.0 3 0.0 3 0.0 453 0.8074999999999999} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3488 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3488) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#1 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-137 LOC {0 1.0 3 0.0 3 0.0 453 0.8074999999999999} PREDS {{259 0 0 0-3487 {}}} SUCCS {{259 0 0 0-3489 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3489) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f1:mux#3 TYPE MUX DELAY {0.08 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-138 LOC {2 0.24 3 0.992 3 0.992 3 0.9999999 453 0.8154998999999999} PREDS {{259 0 0 0-3488 {}} {258 0 0 0-3486 {}} {258 0 0 0-3485 {}}} SUCCS {{258 0 0 0-3501 {}} {258 0 0 0-3505 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3490) {AREA_SCORE {} NAME COMP_LOOP-2:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#2 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-139 LOC {0 1.0 0 1.0 0 1.0 420 0.95} PREDS {} SUCCS {{259 0 0 0-3491 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3491) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#9 TYPE SELECT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-140 LOC {0 1.0 0 1.0 0 1.0 420 0.95} PREDS {{259 0 0 0-3490 {}}} SUCCS {{146 0 0 0-3492 {}}} CYCLES {}}
set a(0-3492) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(32,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-141 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 421 0.23999989999999993} PREDS {{146 0 0 0-3491 {}} {258 0 0 0-3466 {}}} SUCCS {{258 0 0 0-3494 {}} {258 0 0 0-3570 {}} {258 0 0 0-3648 {}} {258 0 0 0-3761 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3493) {AREA_SCORE {} NAME COMP_LOOP-2:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#3 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-142 LOC {0 1.0 2 0.992 2 0.992 422 0.0213868} PREDS {} SUCCS {{259 0 0 0-3494 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3494) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux TYPE MUX DELAY {0.08 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-143 LOC {2 0.24 2 0.992 2 0.992 2 0.9999999 422 0.02938670000000001} PREDS {{259 0 0 0-3493 {}} {258 0 0 0-3492 {}} {258 0 0 0-3467 {}} {258 0 0 0-3446 {}}} SUCCS {{258 0 0 0-3499 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3495) {AREA_SCORE {} NAME COMP_LOOP:r:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-144 LOC {0 1.0 1 0.0 1 0.0 1 0.0 420 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3496 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3496) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:3))(6-0)#1 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-145 LOC {0 1.0 1 0.0 1 0.0 420 0.875} PREDS {{259 0 0 0-3495 {}}} SUCCS {{259 0 0.750 0-3497 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3497) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-146 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 421 0.23999989999999993} PREDS {{259 0 0.750 0-3496 {}}} SUCCS {{259 0 0 0-3498 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3498) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(1).@)#1)(63-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-147 LOC {2 0.24 2 0.24 2 0.24 422 0.029386799999999998} PREDS {{259 0 0 0-3497 {}}} SUCCS {{259 0 0 0-3499 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3499) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-2:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-148 LOC {3 0.0 9 0.029386799999999998 9 0.029386799999999998 9 0.9999999048000002 422 0.9999999048000002} PREDS {{259 0 0 0-3498 {}} {258 0 0 0-3494 {}}} SUCCS {{259 0 0 0-3500 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3500) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-2:f2:rem TYPE REM DELAY {30cy+0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-149 LOC {3 1.0 63 1.0 63 1.0 93 0.9999 452 0.9999} PREDS {{259 0 0 0-3499 {}}} SUCCS {{259 0 0 0-3501 {}} {258 0 0 0-3506 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3501) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-2:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-150 LOC {34 0.0 94 0.8154999999999999 94 0.8154999999999999 94 0.9999998999999999 453 0.9999998999999999} PREDS {{259 0 0 0-3500 {}} {258 0 0 0-3489 {}}} SUCCS {{259 0 0 0-3502 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3502) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-2:COMP_LOOP:rem#1 TYPE REM DELAY {30cy+0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-151 LOC {34 1.0 303 1.0 303 1.0 333 0.9999 483 0.9999} PREDS {{259 0 0 0-3501 {}}} SUCCS {{258 0 0.750 0-3504 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3503) {AREA_SCORE {} NAME COMP_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-152 LOC {0 1.0 334 0.875 334 0.875 334 0.875 484 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0.750 0-3504 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3504) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(24,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(1).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-153 LOC {65 1.0 334 0.96 334 1.0 335 0.00999989999999995 485 0.00999989999999995} PREDS {{774 0 0 0-3504 {}} {259 0 0.750 0-3503 {}} {258 0 0.750 0-3502 {}} {774 0 0 0-3511 {}}} SUCCS {{774 0 0 0-3504 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3505) {AREA_SCORE {} NAME COMP_LOOP:conc#89 TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-154 LOC {2 0.248 94 0.8139999999999998 94 0.8139999999999998 465 0.8139999999999998} PREDS {{258 0 0 0-3489 {}}} SUCCS {{258 0 0 0-3507 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3506) {AREA_SCORE {} NAME COMP_LOOP-2:f2:not TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-155 LOC {34 0.0 94 0.8139999999999998 94 0.8139999999999998 465 0.8139999999999998} PREDS {{258 0 0 0-3500 {}}} SUCCS {{259 0 0 0-3507 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3507) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COMP_LOOP:acc#6 TYPE ACCU DELAY {1.86 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-156 LOC {34 0.0 94 0.8139999999999998 94 0.8139999999999998 94 0.9999998999999998 465 0.9999998999999998} PREDS {{259 0 0 0-3506 {}} {258 0 0 0-3505 {}}} SUCCS {{259 0 0 0-3508 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3508) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-2:rem TYPE REM DELAY {18cy+6.97 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-157 LOC {34 1.0 148 1.0 148 1.0 167 0.6969579000000008 484 0.6969579000000008} PREDS {{259 0 0 0-3507 {}}} SUCCS {{258 0 0.750 0-3511 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3509) {AREA_SCORE {} NAME COMP_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-158 LOC {0 1.0 167 0.875 167 0.875 167 0.875 484 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3510 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3510) {AREA_SCORE {} NAME COMP_LOOP:conc#81 TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-159 LOC {0 1.0 167 0.875 167 0.875 484 0.875} PREDS {{259 0 0 0-3509 {}}} SUCCS {{259 0 0.750 0-3511 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3511) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(24,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-160 LOC {53 1.0 167 0.96 167 1.0 168 0.00999989999999995 485 0.00999989999999995} PREDS {{774 0 0 0-3511 {}} {259 0 0.750 0-3510 {}} {258 0 0.750 0-3508 {}}} SUCCS {{774 0 0 0-3504 {}} {774 0 0 0-3511 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3512) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-161 LOC {0 1.0 0 1.0 0 1.0 0 1.0 452 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3513 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3513) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#15 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-162 LOC {0 1.0 0 1.0 0 1.0 452 0.875} PREDS {{259 0 0 0-3512 {}}} SUCCS {{259 0 0 0-3514 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3514) {AREA_SCORE {} NAME COMP_LOOP:f1:switch#2 TYPE SELECT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-163 LOC {0 1.0 0 1.0 0 1.0 452 0.875} PREDS {{259 0 0 0-3513 {}}} SUCCS {{146 0 0 0-3515 {}} {146 0 0 0-3516 {}} {146 0 0 0-3517 {}} {146 0 0 0-3518 {}} {146 0 0 0-3519 {}} {146 0 0 0-3520 {}}} CYCLES {}}
set a(0-3515) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-164 LOC {0 1.0 2 0.0 2 0.0 2 0.0 452 0.875} PREDS {{146 0 0 0-3514 {}} {774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3516 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3516) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(7-1)#23 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-165 LOC {0 1.0 2 0.0 2 0.0 452 0.875} PREDS {{259 0 0 0-3515 {}} {146 0 0 0-3514 {}}} SUCCS {{259 0 0.750 0-3517 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3517) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(1).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-166 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 453 0.23999989999999993} PREDS {{259 0 0.750 0-3516 {}} {146 0 0 0-3514 {}}} SUCCS {{259 0 0 0-3521 {}} {258 0 0 0-3548 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3518) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-167 LOC {0 1.0 2 0.0 2 0.0 2 0.0 452 0.875} PREDS {{146 0 0 0-3514 {}} {774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3519 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3519) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(7-1)#27 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-168 LOC {0 1.0 2 0.0 2 0.0 452 0.875} PREDS {{259 0 0 0-3518 {}} {146 0 0 0-3514 {}}} SUCCS {{259 0 0.750 0-3520 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3520) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(5).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-169 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 453 0.23999989999999993} PREDS {{259 0 0.750 0-3519 {}} {146 0 0 0-3514 {}}} SUCCS {{258 0 0 0-3522 {}} {258 0 0 0-3549 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3521) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(1).@)#2)(63-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-170 LOC {2 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {{259 0 0 0-3517 {}} {258 0 0 0-3445 {}}} SUCCS {{258 0 0 0-3525 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3522) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(5).@)#2)(63-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-171 LOC {2 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {{258 0 0 0-3520 {}} {258 0 0 0-3444 {}}} SUCCS {{258 0 0 0-3525 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3523) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-172 LOC {0 1.0 3 0.0 3 0.0 3 0.0 453 0.8074999999999999} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3524 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3524) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#16 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-173 LOC {0 1.0 3 0.0 3 0.0 453 0.8074999999999999} PREDS {{259 0 0 0-3523 {}}} SUCCS {{259 0 0 0-3525 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3525) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f1:mux#4 TYPE MUX DELAY {0.08 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-174 LOC {2 0.24 3 0.992 3 0.992 3 0.9999999 453 0.8154998999999999} PREDS {{259 0 0 0-3524 {}} {258 0 0 0-3522 {}} {258 0 0 0-3521 {}}} SUCCS {{258 0 0 0-3537 {}} {258 0 0 0-3541 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3526) {AREA_SCORE {} NAME COMP_LOOP-3:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1)#2 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-175 LOC {0 1.0 0 1.0 0 1.0 420 0.95} PREDS {} SUCCS {{259 0 0 0-3527 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3527) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#10 TYPE SELECT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-176 LOC {0 1.0 0 1.0 0 1.0 420 0.95} PREDS {{259 0 0 0-3526 {}}} SUCCS {{146 0 0 0-3528 {}}} CYCLES {}}
set a(0-3528) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(33,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-177 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 421 0.23999989999999993} PREDS {{146 0 0 0-3527 {}} {258 0 0 0-3466 {}}} SUCCS {{258 0 0 0-3530 {}} {258 0 0 0-3570 {}} {258 0 0 0-3697 {}} {258 0 0 0-3761 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3529) {AREA_SCORE {} NAME COMP_LOOP-3:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1)#3 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-178 LOC {0 1.0 2 0.992 2 0.992 422 0.0213868} PREDS {} SUCCS {{259 0 0 0-3530 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3530) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux#2 TYPE MUX DELAY {0.08 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-179 LOC {2 0.24 2 0.992 2 0.992 2 0.9999999 422 0.02938670000000001} PREDS {{259 0 0 0-3529 {}} {258 0 0 0-3528 {}} {258 0 0 0-3467 {}} {258 0 0 0-3443 {}}} SUCCS {{258 0 0 0-3535 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3531) {AREA_SCORE {} NAME COMP_LOOP:r:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-180 LOC {0 1.0 1 0.0 1 0.0 1 0.0 420 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3532 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3532) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:3))(6-0)#2 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-181 LOC {0 1.0 1 0.0 1 0.0 420 0.875} PREDS {{259 0 0 0-3531 {}}} SUCCS {{259 0 0.750 0-3533 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3533) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-182 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 421 0.23999989999999993} PREDS {{259 0 0.750 0-3532 {}}} SUCCS {{259 0 0 0-3534 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3534) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(2).@)#2)(63-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-183 LOC {2 0.24 2 0.24 2 0.24 422 0.029386799999999998} PREDS {{259 0 0 0-3533 {}}} SUCCS {{259 0 0 0-3535 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3535) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-3:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-184 LOC {3 0.0 8 0.029386799999999998 8 0.029386799999999998 8 0.9999999048000002 422 0.9999999048000002} PREDS {{259 0 0 0-3534 {}} {258 0 0 0-3530 {}}} SUCCS {{259 0 0 0-3536 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3536) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-3:f2:rem TYPE REM DELAY {30cy+0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-185 LOC {3 1.0 93 1.0 93 1.0 123 0.9999 452 0.9999} PREDS {{259 0 0 0-3535 {}}} SUCCS {{259 0 0 0-3537 {}} {258 0 0 0-3542 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3537) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-3:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-186 LOC {34 0.0 124 0.8154999999999999 124 0.8154999999999999 124 0.9999998999999999 453 0.9999998999999999} PREDS {{259 0 0 0-3536 {}} {258 0 0 0-3525 {}}} SUCCS {{259 0 0 0-3538 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3538) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-3:COMP_LOOP:rem#1 TYPE REM DELAY {30cy+0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-187 LOC {34 1.0 333 1.0 333 1.0 363 0.9999 483 0.9999} PREDS {{259 0 0 0-3537 {}}} SUCCS {{258 0 0.750 0-3540 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3539) {AREA_SCORE {} NAME COMP_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-188 LOC {0 1.0 364 0.875 364 0.875 364 0.875 484 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0.750 0-3540 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3540) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(25,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(2).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-189 LOC {65 1.0 364 0.96 364 1.0 365 0.00999989999999995 485 0.00999989999999995} PREDS {{774 0 0 0-3540 {}} {259 0 0.750 0-3539 {}} {258 0 0.750 0-3538 {}} {774 0 0 0-3547 {}}} SUCCS {{774 0 0 0-3540 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3541) {AREA_SCORE {} NAME COMP_LOOP:conc#90 TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-190 LOC {2 0.248 124 0.8139999999999998 124 0.8139999999999998 465 0.8139999999999998} PREDS {{258 0 0 0-3525 {}}} SUCCS {{258 0 0 0-3543 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3542) {AREA_SCORE {} NAME COMP_LOOP-3:f2:not TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-191 LOC {34 0.0 124 0.8139999999999998 124 0.8139999999999998 465 0.8139999999999998} PREDS {{258 0 0 0-3536 {}}} SUCCS {{259 0 0 0-3543 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3543) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COMP_LOOP:acc#7 TYPE ACCU DELAY {1.86 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-192 LOC {34 0.0 124 0.8139999999999998 124 0.8139999999999998 124 0.9999998999999998 465 0.9999998999999998} PREDS {{259 0 0 0-3542 {}} {258 0 0 0-3541 {}}} SUCCS {{259 0 0 0-3544 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3544) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-3:rem TYPE REM DELAY {18cy+6.97 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-193 LOC {34 1.0 129 1.0 129 1.0 148 0.6969579000000008 484 0.6969579000000008} PREDS {{259 0 0 0-3543 {}}} SUCCS {{258 0 0.750 0-3547 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3545) {AREA_SCORE {} NAME COMP_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-194 LOC {0 1.0 148 0.875 148 0.875 148 0.875 484 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3546 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3546) {AREA_SCORE {} NAME COMP_LOOP:conc#82 TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-195 LOC {0 1.0 148 0.875 148 0.875 484 0.875} PREDS {{259 0 0 0-3545 {}}} SUCCS {{259 0 0.750 0-3547 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3547) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(25,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(2).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-196 LOC {53 1.0 148 0.96 148 1.0 149 0.00999989999999995 485 0.00999989999999995} PREDS {{774 0 0 0-3547 {}} {259 0 0.750 0-3546 {}} {258 0 0.750 0-3544 {}}} SUCCS {{774 0 0 0-3540 {}} {774 0 0 0-3547 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3548) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(1).@)#3)(127-64) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-197 LOC {2 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {{258 0 0 0-3517 {}} {258 0 0 0-3445 {}}} SUCCS {{258 0 0 0-3552 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3549) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(5).@)#3)(127-64) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-198 LOC {2 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {{258 0 0 0-3520 {}} {258 0 0 0-3444 {}}} SUCCS {{258 0 0 0-3552 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3550) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-199 LOC {0 1.0 3 0.0 3 0.0 3 0.0 453 0.8074999999999999} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3551 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3551) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#3 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-200 LOC {0 1.0 3 0.0 3 0.0 453 0.8074999999999999} PREDS {{259 0 0 0-3550 {}}} SUCCS {{259 0 0 0-3552 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3552) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f1:mux#7 TYPE MUX DELAY {0.08 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-201 LOC {2 0.24 3 0.992 3 0.992 3 0.9999999 453 0.8154998999999999} PREDS {{259 0 0 0-3551 {}} {258 0 0 0-3549 {}} {258 0 0 0-3548 {}}} SUCCS {{258 0 0 0-3577 {}} {258 0 0 0-3581 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3553) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-202 LOC {0 1.0 0 1.0 0 1.0 420 0.95} PREDS {} SUCCS {{259 0 0 0-3554 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3554) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#11 TYPE SELECT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-203 LOC {0 1.0 0 1.0 0 1.0 420 0.95} PREDS {{259 0 0 0-3553 {}}} SUCCS {{146 0 0 0-3555 {}}} CYCLES {}}
set a(0-3555) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(34,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-204 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 421 0.23999989999999993} PREDS {{146 0 0 0-3554 {}} {258 0 0 0-3466 {}}} SUCCS {{258 0 0 0-3570 {}} {258 0 0 0-3761 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3556) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#1 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-205 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3558 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3557) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#2 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-206 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3558 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3558) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:nor TYPE NOR PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-207 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3557 {}} {258 0 0 0-3556 {}}} SUCCS {{258 0 0 0-3570 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3559) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#3 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-208 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3562 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3560) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#4 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-209 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3561 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3561) {AREA_SCORE {} NAME COMP_LOOP:f2:not#7 TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-210 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3560 {}}} SUCCS {{259 0 0 0-3562 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3562) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and TYPE AND PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-211 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3561 {}} {258 0 0 0-3559 {}}} SUCCS {{258 0 0 0-3570 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3563) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#5 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-212 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3566 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3564) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#6 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-213 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3565 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3565) {AREA_SCORE {} NAME COMP_LOOP:f2:not#8 TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-214 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3564 {}}} SUCCS {{259 0 0 0-3566 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3566) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#1 TYPE AND PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-215 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3565 {}} {258 0 0 0-3563 {}}} SUCCS {{258 0 0 0-3570 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3567) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#7 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-216 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3569 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3568) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#8 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-217 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3569 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3569) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#2 TYPE AND PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-218 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3568 {}} {258 0 0 0-3567 {}}} SUCCS {{259 0 0 0-3570 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3570) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 3 NAME COMP_LOOP:f2:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-219 LOC {2 0.24 2 0.85 2 0.85 2 0.9999998999999999 421 0.9999998999999999} PREDS {{259 0 0 0-3569 {}} {258 0 0 0-3566 {}} {258 0 0 0-3562 {}} {258 0 0 0-3558 {}} {258 0 0 0-3555 {}} {258 0 0 0-3528 {}} {258 0 0 0-3492 {}} {258 0 0 0-3467 {}} {258 0 0 0-3446 {}} {258 0 0 0-3443 {}} {258 0 0 0-3442 {}}} SUCCS {{258 0 0 0-3575 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3571) {AREA_SCORE {} NAME COMP_LOOP:r:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-220 LOC {0 1.0 1 0.0 1 0.0 1 0.0 420 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3572 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3572) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:3))(6-0)#3 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-221 LOC {0 1.0 1 0.0 1 0.0 420 0.875} PREDS {{259 0 0 0-3571 {}}} SUCCS {{259 0 0.750 0-3573 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3573) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-222 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 421 0.23999989999999993} PREDS {{259 0 0.750 0-3572 {}}} SUCCS {{259 0 0 0-3574 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3574) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(3).@)#3)(63-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-223 LOC {2 0.24 2 0.24 2 0.24 422 0.029386799999999998} PREDS {{259 0 0 0-3573 {}}} SUCCS {{259 0 0 0-3575 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3575) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-4:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-224 LOC {3 0.0 7 0.029386799999999998 7 0.029386799999999998 7 0.9999999048000002 422 0.9999999048000002} PREDS {{259 0 0 0-3574 {}} {258 0 0 0-3570 {}}} SUCCS {{259 0 0 0-3576 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3576) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-4:f2:rem TYPE REM DELAY {30cy+0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-225 LOC {3 1.0 123 1.0 123 1.0 153 0.9999 452 0.9999} PREDS {{259 0 0 0-3575 {}}} SUCCS {{259 0 0 0-3577 {}} {258 0 0 0-3582 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3577) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-4:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-226 LOC {34 0.0 154 0.8154999999999999 154 0.8154999999999999 154 0.9999998999999999 453 0.9999998999999999} PREDS {{259 0 0 0-3576 {}} {258 0 0 0-3552 {}}} SUCCS {{259 0 0 0-3578 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3578) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-4:COMP_LOOP:rem#1 TYPE REM DELAY {30cy+0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-227 LOC {34 1.0 363 1.0 363 1.0 393 0.9999 483 0.9999} PREDS {{259 0 0 0-3577 {}}} SUCCS {{258 0 0.750 0-3580 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3579) {AREA_SCORE {} NAME COMP_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-228 LOC {0 1.0 394 0.875 394 0.875 394 0.875 484 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0.750 0-3580 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3580) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(26,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(3).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-229 LOC {65 1.0 394 0.96 394 1.0 395 0.00999989999999995 485 0.00999989999999995} PREDS {{774 0 0 0-3580 {}} {259 0 0.750 0-3579 {}} {258 0 0.750 0-3578 {}} {774 0 0 0-3587 {}}} SUCCS {{774 0 0 0-3580 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3581) {AREA_SCORE {} NAME COMP_LOOP:conc#91 TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-230 LOC {2 0.248 154 0.8139999999999998 154 0.8139999999999998 465 0.8139999999999998} PREDS {{258 0 0 0-3552 {}}} SUCCS {{258 0 0 0-3583 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3582) {AREA_SCORE {} NAME COMP_LOOP-4:f2:not TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-231 LOC {34 0.0 154 0.8139999999999998 154 0.8139999999999998 465 0.8139999999999998} PREDS {{258 0 0 0-3576 {}}} SUCCS {{259 0 0 0-3583 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3583) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COMP_LOOP:acc#8 TYPE ACCU DELAY {1.86 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-232 LOC {34 0.0 154 0.8139999999999998 154 0.8139999999999998 154 0.9999998999999998 465 0.9999998999999998} PREDS {{259 0 0 0-3582 {}} {258 0 0 0-3581 {}}} SUCCS {{259 0 0 0-3584 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3584) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-4:rem TYPE REM DELAY {18cy+6.97 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-233 LOC {34 1.0 186 1.0 186 1.0 205 0.6969579000000008 484 0.6969579000000008} PREDS {{259 0 0 0-3583 {}}} SUCCS {{258 0 0.750 0-3587 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3585) {AREA_SCORE {} NAME COMP_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-234 LOC {0 1.0 205 0.875 205 0.875 205 0.875 484 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3586 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3586) {AREA_SCORE {} NAME COMP_LOOP:conc#83 TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-235 LOC {0 1.0 205 0.875 205 0.875 484 0.875} PREDS {{259 0 0 0-3585 {}}} SUCCS {{259 0 0.750 0-3587 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3587) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(26,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(3).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-236 LOC {53 1.0 205 0.96 205 1.0 206 0.00999989999999995 485 0.00999989999999995} PREDS {{774 0 0 0-3587 {}} {259 0 0.750 0-3586 {}} {258 0 0.750 0-3584 {}}} SUCCS {{774 0 0 0-3580 {}} {774 0 0 0-3587 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3588) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-237 LOC {0 1.0 0 1.0 0 1.0 0 1.0 452 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3589 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3589) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#21 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-238 LOC {0 1.0 0 1.0 0 1.0 452 0.875} PREDS {{259 0 0 0-3588 {}}} SUCCS {{259 0 0 0-3590 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3590) {AREA_SCORE {} NAME COMP_LOOP:f1:switch#4 TYPE SELECT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-239 LOC {0 1.0 0 1.0 0 1.0 452 0.875} PREDS {{259 0 0 0-3589 {}}} SUCCS {{146 0 0 0-3591 {}} {146 0 0 0-3592 {}} {146 0 0 0-3593 {}} {146 0 0 0-3594 {}} {146 0 0 0-3595 {}} {146 0 0 0-3596 {}}} CYCLES {}}
set a(0-3591) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-240 LOC {0 1.0 2 0.0 2 0.0 2 0.0 452 0.875} PREDS {{146 0 0 0-3590 {}} {774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3592 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3592) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(7-1)#38 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-241 LOC {0 1.0 2 0.0 2 0.0 452 0.875} PREDS {{259 0 0 0-3591 {}} {146 0 0 0-3590 {}}} SUCCS {{259 0 0.750 0-3593 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3593) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(2).@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-242 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 453 0.23999989999999993} PREDS {{259 0 0.750 0-3592 {}} {146 0 0 0-3590 {}}} SUCCS {{259 0 0 0-3597 {}} {258 0 0 0-3624 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3594) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-243 LOC {0 1.0 2 0.0 2 0.0 2 0.0 452 0.875} PREDS {{146 0 0 0-3590 {}} {774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3595 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3595) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(7-1)#42 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-244 LOC {0 1.0 2 0.0 2 0.0 452 0.875} PREDS {{259 0 0 0-3594 {}} {146 0 0 0-3590 {}}} SUCCS {{259 0 0.750 0-3596 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3596) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(6).@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-245 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 453 0.23999989999999993} PREDS {{259 0 0.750 0-3595 {}} {146 0 0 0-3590 {}}} SUCCS {{258 0 0 0-3598 {}} {258 0 0 0-3625 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3597) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(2).@)#4)(63-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-246 LOC {2 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {{259 0 0 0-3593 {}} {258 0 0 0-3441 {}}} SUCCS {{258 0 0 0-3601 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3598) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(6).@)#4)(63-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-247 LOC {2 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {{258 0 0 0-3596 {}} {258 0 0 0-3440 {}}} SUCCS {{258 0 0 0-3601 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3599) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-248 LOC {0 1.0 3 0.0 3 0.0 3 0.0 453 0.8074999999999999} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3600 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3600) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#22 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-249 LOC {0 1.0 3 0.0 3 0.0 453 0.8074999999999999} PREDS {{259 0 0 0-3599 {}}} SUCCS {{259 0 0 0-3601 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3601) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f1:mux#8 TYPE MUX DELAY {0.08 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-250 LOC {2 0.24 3 0.992 3 0.992 3 0.9999999 453 0.8154998999999999} PREDS {{259 0 0 0-3600 {}} {258 0 0 0-3598 {}} {258 0 0 0-3597 {}}} SUCCS {{258 0 0 0-3613 {}} {258 0 0 0-3617 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3602) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#11 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-251 LOC {0 1.0 0 1.0 0 1.0 420 0.95} PREDS {} SUCCS {{259 0 0 0-3603 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3603) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#12 TYPE SELECT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-252 LOC {0 1.0 0 1.0 0 1.0 420 0.95} PREDS {{259 0 0 0-3602 {}}} SUCCS {{146 0 0 0-3604 {}}} CYCLES {}}
set a(0-3604) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(35,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(4).@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-253 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 421 0.23999989999999993} PREDS {{146 0 0 0-3603 {}} {258 0 0 0-3466 {}}} SUCCS {{258 0 0 0-3606 {}} {258 0 0 0-3648 {}} {258 0 0 0-3697 {}} {258 0 0 0-3761 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3605) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#12 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-254 LOC {0 1.0 2 0.992 2 0.992 422 0.0213868} PREDS {} SUCCS {{259 0 0 0-3606 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3606) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux#4 TYPE MUX DELAY {0.08 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-255 LOC {2 0.24 2 0.992 2 0.992 2 0.9999999 422 0.02938670000000001} PREDS {{259 0 0 0-3605 {}} {258 0 0 0-3604 {}} {258 0 0 0-3467 {}} {258 0 0 0-3439 {}}} SUCCS {{258 0 0 0-3611 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3607) {AREA_SCORE {} NAME COMP_LOOP:r:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-256 LOC {0 1.0 1 0.0 1 0.0 1 0.0 420 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3608 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3608) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:3))(6-0)#4 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-257 LOC {0 1.0 1 0.0 1 0.0 420 0.875} PREDS {{259 0 0 0-3607 {}}} SUCCS {{259 0 0.750 0-3609 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3609) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(4).@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-258 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 421 0.23999989999999993} PREDS {{259 0 0.750 0-3608 {}}} SUCCS {{259 0 0 0-3610 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3610) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(4).@)#4)(63-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-259 LOC {2 0.24 2 0.24 2 0.24 422 0.029386799999999998} PREDS {{259 0 0 0-3609 {}}} SUCCS {{259 0 0 0-3611 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3611) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-5:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-260 LOC {3 0.0 6 0.029386799999999998 6 0.029386799999999998 6 0.9999999048000002 422 0.9999999048000002} PREDS {{259 0 0 0-3610 {}} {258 0 0 0-3606 {}}} SUCCS {{259 0 0 0-3612 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3612) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-5:f2:rem TYPE REM DELAY {30cy+0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-261 LOC {3 1.0 153 1.0 153 1.0 183 0.9999 452 0.9999} PREDS {{259 0 0 0-3611 {}}} SUCCS {{259 0 0 0-3613 {}} {258 0 0 0-3618 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3613) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-5:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-262 LOC {34 0.0 184 0.8154999999999999 184 0.8154999999999999 184 0.9999998999999999 453 0.9999998999999999} PREDS {{259 0 0 0-3612 {}} {258 0 0 0-3601 {}}} SUCCS {{259 0 0 0-3614 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3614) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-5:COMP_LOOP:rem#1 TYPE REM DELAY {30cy+0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-263 LOC {34 1.0 393 1.0 393 1.0 423 0.9999 483 0.9999} PREDS {{259 0 0 0-3613 {}}} SUCCS {{258 0 0.750 0-3616 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3615) {AREA_SCORE {} NAME COMP_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-264 LOC {0 1.0 424 0.875 424 0.875 424 0.875 484 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0.750 0-3616 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3616) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(27,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(4).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-265 LOC {65 1.0 424 0.96 424 1.0 425 0.00999989999999995 485 0.00999989999999995} PREDS {{774 0 0 0-3616 {}} {259 0 0.750 0-3615 {}} {258 0 0.750 0-3614 {}} {774 0 0 0-3623 {}}} SUCCS {{774 0 0 0-3616 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3617) {AREA_SCORE {} NAME COMP_LOOP:conc#92 TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-266 LOC {2 0.248 184 0.8139999999999998 184 0.8139999999999998 465 0.8139999999999998} PREDS {{258 0 0 0-3601 {}}} SUCCS {{258 0 0 0-3619 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3618) {AREA_SCORE {} NAME COMP_LOOP-5:f2:not TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-267 LOC {34 0.0 184 0.8139999999999998 184 0.8139999999999998 465 0.8139999999999998} PREDS {{258 0 0 0-3612 {}}} SUCCS {{259 0 0 0-3619 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3619) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COMP_LOOP:acc#9 TYPE ACCU DELAY {1.86 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-268 LOC {34 0.0 184 0.8139999999999998 184 0.8139999999999998 184 0.9999998999999998 465 0.9999998999999998} PREDS {{259 0 0 0-3618 {}} {258 0 0 0-3617 {}}} SUCCS {{259 0 0 0-3620 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3620) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-5:rem TYPE REM DELAY {18cy+6.97 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-269 LOC {34 1.0 205 1.0 205 1.0 224 0.6969579000000008 484 0.6969579000000008} PREDS {{259 0 0 0-3619 {}}} SUCCS {{258 0 0.750 0-3623 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3621) {AREA_SCORE {} NAME COMP_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-270 LOC {0 1.0 224 0.875 224 0.875 224 0.875 484 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3622 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3622) {AREA_SCORE {} NAME COMP_LOOP:conc#84 TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-271 LOC {0 1.0 224 0.875 224 0.875 484 0.875} PREDS {{259 0 0 0-3621 {}}} SUCCS {{259 0 0.750 0-3623 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3623) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(27,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(4).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-272 LOC {53 1.0 224 0.96 224 1.0 225 0.00999989999999995 485 0.00999989999999995} PREDS {{774 0 0 0-3623 {}} {259 0 0.750 0-3622 {}} {258 0 0.750 0-3620 {}}} SUCCS {{774 0 0 0-3616 {}} {774 0 0 0-3623 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3624) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(2).@)#5)(127-64) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-273 LOC {2 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {{258 0 0 0-3593 {}} {258 0 0 0-3441 {}}} SUCCS {{258 0 0 0-3628 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3625) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(6).@)#5)(127-64) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-274 LOC {2 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {{258 0 0 0-3596 {}} {258 0 0 0-3440 {}}} SUCCS {{258 0 0 0-3628 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3626) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-275 LOC {0 1.0 3 0.0 3 0.0 3 0.0 453 0.8074999999999999} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3627 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3627) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#5 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-276 LOC {0 1.0 3 0.0 3 0.0 453 0.8074999999999999} PREDS {{259 0 0 0-3626 {}}} SUCCS {{259 0 0 0-3628 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3628) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f1:mux#11 TYPE MUX DELAY {0.08 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-277 LOC {2 0.24 3 0.992 3 0.992 3 0.9999999 453 0.8154998999999999} PREDS {{259 0 0 0-3627 {}} {258 0 0 0-3625 {}} {258 0 0 0-3624 {}}} SUCCS {{258 0 0 0-3655 {}} {258 0 0 0-3659 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3629) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#4 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-278 LOC {0 1.0 0 1.0 0 1.0 420 0.95} PREDS {} SUCCS {{258 0 0 0-3631 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3630) {AREA_SCORE {} NAME COMP_LOOP-6:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-279 LOC {0 1.0 0 1.0 0 1.0 420 0.95} PREDS {} SUCCS {{259 0 0 0-3631 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3631) {AREA_SCORE {} NAME COMP_LOOP:f2:conc TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-280 LOC {0 1.0 0 1.0 0 1.0 420 0.95} PREDS {{259 0 0 0-3630 {}} {258 0 0 0-3629 {}}} SUCCS {{259 0 0 0-3632 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3632) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#13 TYPE SELECT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-281 LOC {0 1.0 0 1.0 0 1.0 420 0.95} PREDS {{259 0 0 0-3631 {}}} SUCCS {{146 0 0 0-3633 {}}} CYCLES {}}
set a(0-3633) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(36,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(5).@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-282 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 421 0.23999989999999993} PREDS {{146 0 0 0-3632 {}} {258 0 0 0-3466 {}}} SUCCS {{258 0 0 0-3648 {}} {258 0 0 0-3761 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3634) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#13 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-283 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3636 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3635) {AREA_SCORE {} NAME COMP_LOOP-6:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#2 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-284 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3636 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3636) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:nor#1 TYPE NOR PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-285 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3635 {}} {258 0 0 0-3634 {}}} SUCCS {{258 0 0 0-3648 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3637) {AREA_SCORE {} NAME COMP_LOOP-6:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#3 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-286 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3640 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3638) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#16 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-287 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3639 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3639) {AREA_SCORE {} NAME COMP_LOOP:f2:not#9 TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-288 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3638 {}}} SUCCS {{259 0 0 0-3640 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3640) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#3 TYPE AND PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-289 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3639 {}} {258 0 0 0-3637 {}}} SUCCS {{258 0 0 0-3648 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3641) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#17 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-290 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3644 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3642) {AREA_SCORE {} NAME COMP_LOOP-6:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#6 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-291 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3643 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3643) {AREA_SCORE {} NAME COMP_LOOP:f2:not#10 TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-292 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3642 {}}} SUCCS {{259 0 0 0-3644 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3644) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#4 TYPE AND PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-293 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3643 {}} {258 0 0 0-3641 {}}} SUCCS {{258 0 0 0-3648 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3645) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#19 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-294 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3647 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3646) {AREA_SCORE {} NAME COMP_LOOP-6:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#8 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-295 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3647 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3647) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#5 TYPE AND PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-296 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3646 {}} {258 0 0 0-3645 {}}} SUCCS {{259 0 0 0-3648 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3648) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 3 NAME COMP_LOOP:f2:mux1h#2 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-297 LOC {2 0.24 2 0.85 2 0.85 2 0.9999998999999999 421 0.9999998999999999} PREDS {{259 0 0 0-3647 {}} {258 0 0 0-3644 {}} {258 0 0 0-3640 {}} {258 0 0 0-3636 {}} {258 0 0 0-3633 {}} {258 0 0 0-3604 {}} {258 0 0 0-3492 {}} {258 0 0 0-3467 {}} {258 0 0 0-3446 {}} {258 0 0 0-3439 {}} {258 0 0 0-3438 {}}} SUCCS {{258 0 0 0-3653 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3649) {AREA_SCORE {} NAME COMP_LOOP:r:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-298 LOC {0 1.0 1 0.0 1 0.0 1 0.0 420 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3650 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3650) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:3))(6-0)#5 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-299 LOC {0 1.0 1 0.0 1 0.0 420 0.875} PREDS {{259 0 0 0-3649 {}}} SUCCS {{259 0 0.750 0-3651 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3651) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(5).@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-300 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 421 0.23999989999999993} PREDS {{259 0 0.750 0-3650 {}}} SUCCS {{259 0 0 0-3652 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3652) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(5).@)#5)(63-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-301 LOC {2 0.24 2 0.24 2 0.24 422 0.029386799999999998} PREDS {{259 0 0 0-3651 {}}} SUCCS {{259 0 0 0-3653 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3653) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-6:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-302 LOC {3 0.0 5 0.029386799999999998 5 0.029386799999999998 5 0.9999999048000002 422 0.9999999048000002} PREDS {{259 0 0 0-3652 {}} {258 0 0 0-3648 {}}} SUCCS {{259 0 0 0-3654 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3654) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-6:f2:rem TYPE REM DELAY {30cy+0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-303 LOC {3 1.0 183 1.0 183 1.0 213 0.9999 452 0.9999} PREDS {{259 0 0 0-3653 {}}} SUCCS {{259 0 0 0-3655 {}} {258 0 0 0-3660 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3655) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-6:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-304 LOC {34 0.0 214 0.8154999999999999 214 0.8154999999999999 214 0.9999998999999999 453 0.9999998999999999} PREDS {{259 0 0 0-3654 {}} {258 0 0 0-3628 {}}} SUCCS {{259 0 0 0-3656 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3656) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-6:COMP_LOOP:rem#1 TYPE REM DELAY {30cy+0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-305 LOC {34 1.0 423 1.0 423 1.0 453 0.9999 483 0.9999} PREDS {{259 0 0 0-3655 {}}} SUCCS {{258 0 0.750 0-3658 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3657) {AREA_SCORE {} NAME COMP_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-306 LOC {0 1.0 454 0.875 454 0.875 454 0.875 484 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0.750 0-3658 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3658) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(28,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(5).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-307 LOC {65 1.0 454 0.96 454 1.0 455 0.00999989999999995 485 0.00999989999999995} PREDS {{774 0 0 0-3658 {}} {259 0 0.750 0-3657 {}} {258 0 0.750 0-3656 {}} {774 0 0 0-3665 {}}} SUCCS {{774 0 0 0-3658 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3659) {AREA_SCORE {} NAME COMP_LOOP:conc#93 TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-308 LOC {2 0.248 214 0.8139999999999998 214 0.8139999999999998 465 0.8139999999999998} PREDS {{258 0 0 0-3628 {}}} SUCCS {{258 0 0 0-3661 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3660) {AREA_SCORE {} NAME COMP_LOOP-6:f2:not TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-309 LOC {34 0.0 214 0.8139999999999998 214 0.8139999999999998 465 0.8139999999999998} PREDS {{258 0 0 0-3654 {}}} SUCCS {{259 0 0 0-3661 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3661) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COMP_LOOP:acc#10 TYPE ACCU DELAY {1.86 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-310 LOC {34 0.0 214 0.8139999999999998 214 0.8139999999999998 214 0.9999998999999998 465 0.9999998999999998} PREDS {{259 0 0 0-3660 {}} {258 0 0 0-3659 {}}} SUCCS {{259 0 0 0-3662 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3662) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-6:rem TYPE REM DELAY {18cy+6.97 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-311 LOC {34 1.0 224 1.0 224 1.0 243 0.6969579000000008 484 0.6969579000000008} PREDS {{259 0 0 0-3661 {}}} SUCCS {{258 0 0.750 0-3665 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3663) {AREA_SCORE {} NAME COMP_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-312 LOC {0 1.0 243 0.875 243 0.875 243 0.875 484 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3664 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3664) {AREA_SCORE {} NAME COMP_LOOP:conc#85 TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-313 LOC {0 1.0 243 0.875 243 0.875 484 0.875} PREDS {{259 0 0 0-3663 {}}} SUCCS {{259 0 0.750 0-3665 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3665) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(28,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(5).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-314 LOC {53 1.0 243 0.96 243 1.0 244 0.00999989999999995 485 0.00999989999999995} PREDS {{774 0 0 0-3665 {}} {259 0 0.750 0-3664 {}} {258 0 0.750 0-3662 {}}} SUCCS {{774 0 0 0-3658 {}} {774 0 0 0-3665 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3666) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-315 LOC {0 1.0 0 1.0 0 1.0 0 1.0 452 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3667 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3667) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#27 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-316 LOC {0 1.0 0 1.0 0 1.0 452 0.875} PREDS {{259 0 0 0-3666 {}}} SUCCS {{259 0 0 0-3668 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3668) {AREA_SCORE {} NAME COMP_LOOP:f1:switch#6 TYPE SELECT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-317 LOC {0 1.0 0 1.0 0 1.0 452 0.875} PREDS {{259 0 0 0-3667 {}}} SUCCS {{146 0 0 0-3669 {}} {146 0 0 0-3670 {}} {146 0 0 0-3671 {}} {146 0 0 0-3672 {}} {146 0 0 0-3673 {}} {146 0 0 0-3674 {}}} CYCLES {}}
set a(0-3669) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-318 LOC {0 1.0 2 0.0 2 0.0 2 0.0 452 0.875} PREDS {{146 0 0 0-3668 {}} {774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3670 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3670) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(7-1)#53 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-319 LOC {0 1.0 2 0.0 2 0.0 452 0.875} PREDS {{259 0 0 0-3669 {}} {146 0 0 0-3668 {}}} SUCCS {{259 0 0.750 0-3671 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3671) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(3).@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-320 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 453 0.23999989999999993} PREDS {{259 0 0.750 0-3670 {}} {146 0 0 0-3668 {}}} SUCCS {{259 0 0 0-3675 {}} {258 0 0 0-3715 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3672) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-321 LOC {0 1.0 2 0.0 2 0.0 2 0.0 452 0.875} PREDS {{146 0 0 0-3668 {}} {774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3673 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3673) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(7-1)#6 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-322 LOC {0 1.0 2 0.0 2 0.0 452 0.875} PREDS {{259 0 0 0-3672 {}} {146 0 0 0-3668 {}}} SUCCS {{259 0 0.750 0-3674 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3674) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(7).@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-323 LOC {1 1.0 2 0.96 2 1.0 3 0.23999989999999993 453 0.23999989999999993} PREDS {{259 0 0.750 0-3673 {}} {146 0 0 0-3668 {}}} SUCCS {{258 0 0 0-3676 {}} {258 0 0 0-3716 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3675) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(3).@)#6)(63-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-324 LOC {2 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {{259 0 0 0-3671 {}} {258 0 0 0-3437 {}}} SUCCS {{258 0 0 0-3679 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3676) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(7).@)#6)(63-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-325 LOC {2 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {{258 0 0 0-3674 {}} {258 0 0 0-3436 {}}} SUCCS {{258 0 0 0-3679 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3677) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-326 LOC {0 1.0 3 0.0 3 0.0 3 0.0 453 0.8074999999999999} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3678 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3678) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#28 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-327 LOC {0 1.0 3 0.0 3 0.0 453 0.8074999999999999} PREDS {{259 0 0 0-3677 {}}} SUCCS {{259 0 0 0-3679 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3679) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f1:mux#12 TYPE MUX DELAY {0.08 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-328 LOC {2 0.24 3 0.992 3 0.992 3 0.9999999 453 0.8154998999999999} PREDS {{259 0 0 0-3678 {}} {258 0 0 0-3676 {}} {258 0 0 0-3675 {}}} SUCCS {{258 0 0 0-3704 {}} {258 0 0 0-3708 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3680) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#5 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-329 LOC {0 1.0 0 1.0 0 1.0 420 0.95} PREDS {} SUCCS {{259 0 0 0-3681 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3681) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#14 TYPE SELECT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-330 LOC {0 1.0 0 1.0 0 1.0 420 0.95} PREDS {{259 0 0 0-3680 {}}} SUCCS {{146 0 0 0-3682 {}}} CYCLES {}}
set a(0-3682) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(37,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(6).@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-331 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 421 0.23999989999999993} PREDS {{146 0 0 0-3681 {}} {258 0 0 0-3466 {}}} SUCCS {{258 0 0 0-3697 {}} {258 0 0 0-3761 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3683) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#21 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-332 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3685 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3684) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#22 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-333 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3685 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3685) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:nor#2 TYPE NOR PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-334 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3684 {}} {258 0 0 0-3683 {}}} SUCCS {{258 0 0 0-3697 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3686) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#23 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-335 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3689 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3687) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#24 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-336 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3688 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3688) {AREA_SCORE {} NAME COMP_LOOP:f2:not#11 TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-337 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3687 {}}} SUCCS {{259 0 0 0-3689 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3689) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#6 TYPE AND PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-338 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3688 {}} {258 0 0 0-3686 {}}} SUCCS {{258 0 0 0-3697 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3690) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#25 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-339 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3693 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3691) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#26 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-340 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3692 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3692) {AREA_SCORE {} NAME COMP_LOOP:f2:not#12 TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-341 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3691 {}}} SUCCS {{259 0 0 0-3693 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3693) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#7 TYPE AND PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-342 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3692 {}} {258 0 0 0-3690 {}}} SUCCS {{258 0 0 0-3697 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3694) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#27 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-343 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3696 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3695) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#28 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-344 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3696 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3696) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#8 TYPE AND PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-345 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3695 {}} {258 0 0 0-3694 {}}} SUCCS {{259 0 0 0-3697 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3697) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 3 NAME COMP_LOOP:f2:mux1h#4 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-346 LOC {2 0.24 2 0.85 2 0.85 2 0.9999998999999999 421 0.9999998999999999} PREDS {{259 0 0 0-3696 {}} {258 0 0 0-3693 {}} {258 0 0 0-3689 {}} {258 0 0 0-3685 {}} {258 0 0 0-3682 {}} {258 0 0 0-3604 {}} {258 0 0 0-3528 {}} {258 0 0 0-3467 {}} {258 0 0 0-3443 {}} {258 0 0 0-3439 {}} {258 0 0 0-3435 {}}} SUCCS {{258 0 0 0-3702 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3698) {AREA_SCORE {} NAME COMP_LOOP:r:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-347 LOC {0 1.0 1 0.0 1 0.0 1 0.0 420 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3699 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3699) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:3))(6-0)#6 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-348 LOC {0 1.0 1 0.0 1 0.0 420 0.875} PREDS {{259 0 0 0-3698 {}}} SUCCS {{259 0 0.750 0-3700 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3700) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(6).@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-349 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 421 0.23999989999999993} PREDS {{259 0 0.750 0-3699 {}}} SUCCS {{259 0 0 0-3701 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3701) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(6).@)#6)(63-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-350 LOC {2 0.24 2 0.24 2 0.24 422 0.029386799999999998} PREDS {{259 0 0 0-3700 {}}} SUCCS {{259 0 0 0-3702 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3702) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-7:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-351 LOC {3 0.0 4 0.029386799999999998 4 0.029386799999999998 4 0.9999999048000002 422 0.9999999048000002} PREDS {{259 0 0 0-3701 {}} {258 0 0 0-3697 {}}} SUCCS {{259 0 0 0-3703 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3703) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-7:f2:rem TYPE REM DELAY {30cy+0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-352 LOC {3 1.0 213 1.0 213 1.0 243 0.9999 452 0.9999} PREDS {{259 0 0 0-3702 {}}} SUCCS {{259 0 0 0-3704 {}} {258 0 0 0-3709 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3704) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-7:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-353 LOC {34 0.0 244 0.8154999999999999 244 0.8154999999999999 244 0.9999998999999999 453 0.9999998999999999} PREDS {{259 0 0 0-3703 {}} {258 0 0 0-3679 {}}} SUCCS {{259 0 0 0-3705 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3705) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-7:COMP_LOOP:rem#1 TYPE REM DELAY {30cy+0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-354 LOC {34 1.0 453 1.0 453 1.0 483 0.9999 483 0.9999} PREDS {{259 0 0 0-3704 {}}} SUCCS {{258 0 0.750 0-3707 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3706) {AREA_SCORE {} NAME COMP_LOOP:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-355 LOC {0 1.0 484 0.875 484 0.875 484 0.875 484 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0.750 0-3707 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3707) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(29,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(6).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-356 LOC {65 1.0 484 0.96 484 1.0 485 0.00999989999999995 485 0.00999989999999995} PREDS {{774 0 0 0-3707 {}} {259 0 0.750 0-3706 {}} {258 0 0.750 0-3705 {}} {774 0 0 0-3714 {}}} SUCCS {{774 0 0 0-3707 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3708) {AREA_SCORE {} NAME COMP_LOOP:conc#94 TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-357 LOC {2 0.248 244 0.8139999999999998 244 0.8139999999999998 465 0.8139999999999998} PREDS {{258 0 0 0-3679 {}}} SUCCS {{258 0 0 0-3710 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3709) {AREA_SCORE {} NAME COMP_LOOP-7:f2:not TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-358 LOC {34 0.0 244 0.8139999999999998 244 0.8139999999999998 465 0.8139999999999998} PREDS {{258 0 0 0-3703 {}}} SUCCS {{259 0 0 0-3710 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3710) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COMP_LOOP:acc#11 TYPE ACCU DELAY {1.86 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-359 LOC {34 0.0 244 0.8139999999999998 244 0.8139999999999998 244 0.9999998999999998 465 0.9999998999999998} PREDS {{259 0 0 0-3709 {}} {258 0 0 0-3708 {}}} SUCCS {{259 0 0 0-3711 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3711) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-7:rem TYPE REM DELAY {18cy+6.97 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-360 LOC {34 1.0 244 1.0 244 1.0 263 0.6969579000000008 484 0.6969579000000008} PREDS {{259 0 0 0-3710 {}}} SUCCS {{258 0 0.750 0-3714 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3712) {AREA_SCORE {} NAME COMP_LOOP:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-361 LOC {0 1.0 263 0.875 263 0.875 263 0.875 484 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3713 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3713) {AREA_SCORE {} NAME COMP_LOOP:conc#86 TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-362 LOC {0 1.0 263 0.875 263 0.875 484 0.875} PREDS {{259 0 0 0-3712 {}}} SUCCS {{259 0 0.750 0-3714 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3714) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(29,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(6).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-363 LOC {53 1.0 263 0.96 263 1.0 264 0.00999989999999995 485 0.00999989999999995} PREDS {{774 0 0 0-3714 {}} {259 0 0.750 0-3713 {}} {258 0 0.750 0-3711 {}}} SUCCS {{774 0 0 0-3707 {}} {774 0 0 0-3714 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3715) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(3).@)#7)(127-64) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-364 LOC {2 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {{258 0 0 0-3671 {}} {258 0 0 0-3437 {}}} SUCCS {{258 0 0 0-3719 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3716) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(7).@)#7)(127-64) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-365 LOC {2 0.24 3 0.24 3 0.24 453 0.8074999999999999} PREDS {{258 0 0 0-3674 {}} {258 0 0 0-3436 {}}} SUCCS {{258 0 0 0-3719 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3717) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-366 LOC {0 1.0 3 0.0 3 0.0 3 0.0 453 0.8074999999999999} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3718 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3718) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#7 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-367 LOC {0 1.0 3 0.0 3 0.0 453 0.8074999999999999} PREDS {{259 0 0 0-3717 {}}} SUCCS {{259 0 0 0-3719 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3719) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f1:mux#15 TYPE MUX DELAY {0.08 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-368 LOC {2 0.24 3 0.992 3 0.992 3 0.9999999 453 0.8154998999999999} PREDS {{259 0 0 0-3718 {}} {258 0 0 0-3716 {}} {258 0 0 0-3715 {}}} SUCCS {{258 0 0 0-3768 {}} {258 0 0 0-3772 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3720) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#6 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-369 LOC {0 1.0 0 1.0 0 1.0 420 0.95} PREDS {} SUCCS {{259 0 0 0-3721 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3721) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#15 TYPE SELECT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-370 LOC {0 1.0 0 1.0 0 1.0 420 0.95} PREDS {{259 0 0 0-3720 {}}} SUCCS {{146 0 0 0-3722 {}}} CYCLES {}}
set a(0-3722) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(38,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(7).@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-371 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 421 0.23999989999999993} PREDS {{146 0 0 0-3721 {}} {258 0 0 0-3466 {}}} SUCCS {{258 0 0 0-3761 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3723) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#29 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-372 LOC {0 1.0 1 0.0 1 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3726 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3724) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#30 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-373 LOC {0 1.0 1 0.0 1 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3726 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3725) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#31 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-374 LOC {0 1.0 1 0.0 1 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3726 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3726) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:nor#3 TYPE NOR PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-375 LOC {1 0.0 1 0.0 1 0.0 421 0.85} PREDS {{259 0 0 0-3725 {}} {258 0 0 0-3724 {}} {258 0 0 0-3723 {}}} SUCCS {{258 0 0 0-3761 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3727) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#32 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-376 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3731 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3728) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#33 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-377 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3730 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3729) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#34 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-378 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3730 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3730) {AREA_SCORE {} NAME COMP_LOOP:f2:nor TYPE NOR PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-379 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3729 {}} {258 0 0 0-3728 {}}} SUCCS {{259 0 0 0-3731 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3731) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#9 TYPE AND PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-380 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3730 {}} {258 0 0 0-3727 {}}} SUCCS {{258 0 0 0-3761 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3732) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#35 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-381 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3736 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3733) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#36 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-382 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3735 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3734) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#37 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-383 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3735 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3735) {AREA_SCORE {} NAME COMP_LOOP:f2:nor#1 TYPE NOR PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-384 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3734 {}} {258 0 0 0-3733 {}}} SUCCS {{259 0 0 0-3736 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3736) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#10 TYPE AND PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-385 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3735 {}} {258 0 0 0-3732 {}}} SUCCS {{258 0 0 0-3761 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3737) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#38 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-386 LOC {0 1.0 1 0.0 1 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3741 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3738) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#39 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-387 LOC {0 1.0 1 0.0 1 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3741 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3739) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#40 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-388 LOC {0 1.0 1 0.0 1 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3740 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3740) {AREA_SCORE {} NAME COMP_LOOP:f2:not#13 TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-389 LOC {1 0.0 1 0.0 1 0.0 421 0.85} PREDS {{259 0 0 0-3739 {}}} SUCCS {{259 0 0 0-3741 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3741) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#11 TYPE AND PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-390 LOC {1 0.0 1 0.0 1 0.0 421 0.85} PREDS {{259 0 0 0-3740 {}} {258 0 0 0-3738 {}} {258 0 0 0-3737 {}}} SUCCS {{258 0 0 0-3761 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3742) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#41 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-391 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3746 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3743) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#42 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-392 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3745 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3744) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#43 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-393 LOC {0 1.0 2 0.0 2 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3745 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3745) {AREA_SCORE {} NAME COMP_LOOP:f2:nor#2 TYPE NOR PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-394 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3744 {}} {258 0 0 0-3743 {}}} SUCCS {{259 0 0 0-3746 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3746) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#12 TYPE AND PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-395 LOC {1 0.0 2 0.0 2 0.0 421 0.85} PREDS {{259 0 0 0-3745 {}} {258 0 0 0-3742 {}}} SUCCS {{258 0 0 0-3761 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3747) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#44 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-396 LOC {0 1.0 1 0.0 1 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3751 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3748) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#45 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-397 LOC {0 1.0 1 0.0 1 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3751 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3749) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#46 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-398 LOC {0 1.0 1 0.0 1 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3750 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3750) {AREA_SCORE {} NAME COMP_LOOP:f2:not#14 TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-399 LOC {1 0.0 1 0.0 1 0.0 421 0.85} PREDS {{259 0 0 0-3749 {}}} SUCCS {{259 0 0 0-3751 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3751) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#13 TYPE AND PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-400 LOC {1 0.0 1 0.0 1 0.0 421 0.85} PREDS {{259 0 0 0-3750 {}} {258 0 0 0-3748 {}} {258 0 0 0-3747 {}}} SUCCS {{258 0 0 0-3761 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3752) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#47 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-401 LOC {0 1.0 1 0.0 1 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3756 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3753) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#48 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-402 LOC {0 1.0 1 0.0 1 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3756 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3754) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#49 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-403 LOC {0 1.0 1 0.0 1 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3755 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3755) {AREA_SCORE {} NAME COMP_LOOP:f2:not#15 TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-404 LOC {1 0.0 1 0.0 1 0.0 421 0.85} PREDS {{259 0 0 0-3754 {}}} SUCCS {{259 0 0 0-3756 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3756) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#14 TYPE AND PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-405 LOC {1 0.0 1 0.0 1 0.0 421 0.85} PREDS {{259 0 0 0-3755 {}} {258 0 0 0-3753 {}} {258 0 0 0-3752 {}}} SUCCS {{258 0 0 0-3761 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3757) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#50 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-406 LOC {0 1.0 1 0.0 1 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3760 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3758) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#51 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-407 LOC {0 1.0 1 0.0 1 0.0 421 0.85} PREDS {} SUCCS {{258 0 0 0-3760 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3759) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#52 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-408 LOC {0 1.0 1 0.0 1 0.0 421 0.85} PREDS {} SUCCS {{259 0 0 0-3760 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3760) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#15 TYPE AND PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-409 LOC {1 0.0 1 0.0 1 0.0 421 0.85} PREDS {{259 0 0 0-3759 {}} {258 0 0 0-3758 {}} {258 0 0 0-3757 {}}} SUCCS {{259 0 0 0-3761 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3761) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,8) QUANTITY 1 NAME COMP_LOOP:f2:mux1h#6 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-410 LOC {2 0.24 2 0.85 2 0.85 2 0.9999998999999999 421 0.9999998999999999} PREDS {{259 0 0 0-3760 {}} {258 0 0 0-3756 {}} {258 0 0 0-3751 {}} {258 0 0 0-3746 {}} {258 0 0 0-3741 {}} {258 0 0 0-3736 {}} {258 0 0 0-3731 {}} {258 0 0 0-3726 {}} {258 0 0 0-3722 {}} {258 0 0 0-3682 {}} {258 0 0 0-3633 {}} {258 0 0 0-3604 {}} {258 0 0 0-3555 {}} {258 0 0 0-3528 {}} {258 0 0 0-3492 {}} {258 0 0 0-3467 {}} {258 0 0 0-3446 {}} {258 0 0 0-3443 {}} {258 0 0 0-3442 {}} {258 0 0 0-3439 {}} {258 0 0 0-3438 {}} {258 0 0 0-3435 {}} {258 0 0 0-3434 {}}} SUCCS {{258 0 0 0-3766 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3762) {AREA_SCORE {} NAME COMP_LOOP:r:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-411 LOC {0 1.0 1 0.0 1 0.0 1 0.0 420 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3763 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3763) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:3))(6-0)#7 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-412 LOC {0 1.0 1 0.0 1 0.0 420 0.875} PREDS {{259 0 0 0-3762 {}}} SUCCS {{259 0 0.750 0-3764 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3764) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(7).@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-413 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 421 0.23999989999999993} PREDS {{259 0 0.750 0-3763 {}}} SUCCS {{259 0 0 0-3765 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3765) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(7).@)#7)(63-0) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-414 LOC {2 0.24 2 0.24 2 0.24 422 0.029386799999999998} PREDS {{259 0 0 0-3764 {}}} SUCCS {{259 0 0 0-3766 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3766) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-8:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-415 LOC {3 0.0 3 0.029386799999999998 3 0.029386799999999998 3 0.9999999048000002 422 0.9999999048000002} PREDS {{259 0 0 0-3765 {}} {258 0 0 0-3761 {}}} SUCCS {{259 0 0 0-3767 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3767) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-8:f2:rem TYPE REM DELAY {30cy+0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-416 LOC {3 1.0 3 1.0 3 1.0 33 0.9999 452 0.9999} PREDS {{259 0 0 0-3766 {}}} SUCCS {{259 0 0 0-3768 {}} {258 0 0 0-3773 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3768) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-8:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-417 LOC {34 0.0 34 0.8154999999999999 34 0.8154999999999999 34 0.9999998999999999 453 0.9999998999999999} PREDS {{259 0 0 0-3767 {}} {258 0 0 0-3719 {}}} SUCCS {{259 0 0 0-3769 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3769) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-8:COMP_LOOP:rem#1 TYPE REM DELAY {30cy+0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-418 LOC {34 1.0 243 1.0 243 1.0 273 0.9999 483 0.9999} PREDS {{259 0 0 0-3768 {}}} SUCCS {{258 0 0.750 0-3771 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3770) {AREA_SCORE {} NAME COMP_LOOP:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-419 LOC {0 1.0 274 0.875 274 0.875 274 0.875 484 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0.750 0-3771 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3771) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(30,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(7).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-420 LOC {65 1.0 274 0.96 274 1.0 275 0.00999989999999995 485 0.00999989999999995} PREDS {{774 0 0 0-3771 {}} {259 0 0.750 0-3770 {}} {258 0 0.750 0-3769 {}} {774 0 0 0-3778 {}}} SUCCS {{774 0 0 0-3771 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3772) {AREA_SCORE {} NAME COMP_LOOP:conc#95 TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-421 LOC {2 0.248 34 0.8139999999999998 34 0.8139999999999998 465 0.8139999999999998} PREDS {{258 0 0 0-3719 {}}} SUCCS {{258 0 0 0-3774 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3773) {AREA_SCORE {} NAME COMP_LOOP-8:f2:not TYPE NOT PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-422 LOC {34 0.0 34 0.8139999999999998 34 0.8139999999999998 465 0.8139999999999998} PREDS {{258 0 0 0-3767 {}}} SUCCS {{259 0 0 0-3774 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3774) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COMP_LOOP:acc#12 TYPE ACCU DELAY {1.86 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-423 LOC {34 0.0 34 0.8139999999999998 34 0.8139999999999998 34 0.9999998999999998 465 0.9999998999999998} PREDS {{259 0 0 0-3773 {}} {258 0 0 0-3772 {}}} SUCCS {{259 0 0 0-3775 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3775) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-8:rem TYPE REM DELAY {18cy+6.97 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-424 LOC {34 1.0 34 1.0 34 1.0 53 0.6969579000000008 484 0.6969579000000008} PREDS {{259 0 0 0-3774 {}}} SUCCS {{258 0 0.750 0-3778 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3776) {AREA_SCORE {} NAME COMP_LOOP:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-425 LOC {0 1.0 53 0.875 53 0.875 53 0.875 484 0.875} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3777 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3777) {AREA_SCORE {} NAME COMP_LOOP:conc#87 TYPE CONCATENATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-426 LOC {0 1.0 53 0.875 53 0.875 484 0.875} PREDS {{259 0 0 0-3776 {}}} SUCCS {{259 0 0.750 0-3778 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3778) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(30,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(7).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-427 LOC {53 1.0 53 0.96 53 1.0 54 0.00999989999999995 485 0.00999989999999995} PREDS {{774 0 0 0-3778 {}} {259 0 0.750 0-3777 {}} {258 0 0.750 0-3775 {}}} SUCCS {{774 0 0 0-3771 {}} {774 0 0 0-3778 {}} {130 0 0 0-3782 {}}} CYCLES {}}
set a(0-3779) {AREA_SCORE {} NAME COMP_LOOP:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-428 LOC {0 1.0 1 0.8995 1 0.8995 1 0.8995 485 0.8995} PREDS {{774 0 0 0-3784 {}}} SUCCS {{259 0 0 0-3780 {}} {130 0 0 0-3782 {}} {256 0 0 0-3784 {}}} CYCLES {}}
set a(0-3780) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,2,1,9) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.01 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-429 LOC {1 0.0 1 0.8995 1 0.8995 1 0.9999998999999999 485 0.9999998999999999} PREDS {{259 0 0 0-3779 {}}} SUCCS {{259 0 0 0-3781 {}} {130 0 0 0-3782 {}} {258 0 0 0-3783 {}}} CYCLES {}}
set a(0-3781) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:slc(COMP_LOOP-8:acc#4)(11-3).psp)(8) TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-430 LOC {1 0.10049999999999999 244 0.0 244 0.0 485 1.0} PREDS {{259 0 0 0-3780 {}}} SUCCS {{259 0 0 0-3782 {}}} CYCLES {}}
set a(0-3782) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-431 LOC {66 0.009999999999999998 485 1.0 485 1.0 485 1.0} PREDS {{259 0 0 0-3781 {}} {130 0 0 0-3780 {}} {130 0 0 0-3779 {}} {130 0 0 0-3778 {}} {130 0 0 0-3777 {}} {130 0 0 0-3776 {}} {130 0 0 0-3775 {}} {130 0 0 0-3774 {}} {130 0 0 0-3773 {}} {130 0 0 0-3772 {}} {130 0 0 0-3771 {}} {130 0 0 0-3770 {}} {130 0 0 0-3769 {}} {130 0 0 0-3768 {}} {130 0 0 0-3767 {}} {130 0 0 0-3766 {}} {130 0 0 0-3765 {}} {130 0 0 0-3764 {}} {130 0 0 0-3763 {}} {130 0 0 0-3762 {}} {130 0 0 0-3761 {}} {130 0 0 0-3760 {}} {130 0 0 0-3759 {}} {130 0 0 0-3758 {}} {130 0 0 0-3757 {}} {130 0 0 0-3756 {}} {130 0 0 0-3755 {}} {130 0 0 0-3754 {}} {130 0 0 0-3753 {}} {130 0 0 0-3752 {}} {130 0 0 0-3751 {}} {130 0 0 0-3750 {}} {130 0 0 0-3749 {}} {130 0 0 0-3748 {}} {130 0 0 0-3747 {}} {130 0 0 0-3746 {}} {130 0 0 0-3745 {}} {130 0 0 0-3744 {}} {130 0 0 0-3743 {}} {130 0 0 0-3742 {}} {130 0 0 0-3741 {}} {130 0 0 0-3740 {}} {130 0 0 0-3739 {}} {130 0 0 0-3738 {}} {130 0 0 0-3737 {}} {130 0 0 0-3736 {}} {130 0 0 0-3735 {}} {130 0 0 0-3734 {}} {130 0 0 0-3733 {}} {130 0 0 0-3732 {}} {130 0 0 0-3731 {}} {130 0 0 0-3730 {}} {130 0 0 0-3729 {}} {130 0 0 0-3728 {}} {130 0 0 0-3727 {}} {130 0 0 0-3726 {}} {130 0 0 0-3725 {}} {130 0 0 0-3724 {}} {130 0 0 0-3723 {}} {130 0 0 0-3722 {}} {130 0 0 0-3720 {}} {130 0 0 0-3719 {}} {130 0 0 0-3718 {}} {130 0 0 0-3717 {}} {130 0 0 0-3716 {}} {130 0 0 0-3715 {}} {130 0 0 0-3714 {}} {130 0 0 0-3713 {}} {130 0 0 0-3712 {}} {130 0 0 0-3711 {}} {130 0 0 0-3710 {}} {130 0 0 0-3709 {}} {130 0 0 0-3708 {}} {130 0 0 0-3707 {}} {130 0 0 0-3706 {}} {130 0 0 0-3705 {}} {130 0 0 0-3704 {}} {130 0 0 0-3703 {}} {130 0 0 0-3702 {}} {130 0 0 0-3701 {}} {130 0 0 0-3700 {}} {130 0 0 0-3699 {}} {130 0 0 0-3698 {}} {130 0 0 0-3697 {}} {130 0 0 0-3696 {}} {130 0 0 0-3695 {}} {130 0 0 0-3694 {}} {130 0 0 0-3693 {}} {130 0 0 0-3692 {}} {130 0 0 0-3691 {}} {130 0 0 0-3690 {}} {130 0 0 0-3689 {}} {130 0 0 0-3688 {}} {130 0 0 0-3687 {}} {130 0 0 0-3686 {}} {130 0 0 0-3685 {}} {130 0 0 0-3684 {}} {130 0 0 0-3683 {}} {130 0 0 0-3682 {}} {130 0 0 0-3680 {}} {130 0 0 0-3679 {}} {130 0 0 0-3678 {}} {130 0 0 0-3677 {}} {130 0 0 0-3676 {}} {130 0 0 0-3675 {}} {130 0 0 0-3674 {}} {130 0 0 0-3673 {}} {130 0 0 0-3672 {}} {130 0 0 0-3671 {}} {130 0 0 0-3670 {}} {130 0 0 0-3669 {}} {130 0 0 0-3667 {}} {130 0 0 0-3666 {}} {130 0 0 0-3665 {}} {130 0 0 0-3664 {}} {130 0 0 0-3663 {}} {130 0 0 0-3662 {}} {130 0 0 0-3661 {}} {130 0 0 0-3660 {}} {130 0 0 0-3659 {}} {130 0 0 0-3658 {}} {130 0 0 0-3657 {}} {130 0 0 0-3656 {}} {130 0 0 0-3655 {}} {130 0 0 0-3654 {}} {130 0 0 0-3653 {}} {130 0 0 0-3652 {}} {130 0 0 0-3651 {}} {130 0 0 0-3650 {}} {130 0 0 0-3649 {}} {130 0 0 0-3648 {}} {130 0 0 0-3647 {}} {130 0 0 0-3646 {}} {130 0 0 0-3645 {}} {130 0 0 0-3644 {}} {130 0 0 0-3643 {}} {130 0 0 0-3642 {}} {130 0 0 0-3641 {}} {130 0 0 0-3640 {}} {130 0 0 0-3639 {}} {130 0 0 0-3638 {}} {130 0 0 0-3637 {}} {130 0 0 0-3636 {}} {130 0 0 0-3635 {}} {130 0 0 0-3634 {}} {130 0 0 0-3633 {}} {130 0 0 0-3631 {}} {130 0 0 0-3630 {}} {130 0 0 0-3629 {}} {130 0 0 0-3628 {}} {130 0 0 0-3627 {}} {130 0 0 0-3626 {}} {130 0 0 0-3625 {}} {130 0 0 0-3624 {}} {130 0 0 0-3623 {}} {130 0 0 0-3622 {}} {130 0 0 0-3621 {}} {130 0 0 0-3620 {}} {130 0 0 0-3619 {}} {130 0 0 0-3618 {}} {130 0 0 0-3617 {}} {130 0 0 0-3616 {}} {130 0 0 0-3615 {}} {130 0 0 0-3614 {}} {130 0 0 0-3613 {}} {130 0 0 0-3612 {}} {130 0 0 0-3611 {}} {130 0 0 0-3610 {}} {130 0 0 0-3609 {}} {130 0 0 0-3608 {}} {130 0 0 0-3607 {}} {130 0 0 0-3606 {}} {130 0 0 0-3605 {}} {130 0 0 0-3604 {}} {130 0 0 0-3602 {}} {130 0 0 0-3601 {}} {130 0 0 0-3600 {}} {130 0 0 0-3599 {}} {130 0 0 0-3598 {}} {130 0 0 0-3597 {}} {130 0 0 0-3596 {}} {130 0 0 0-3595 {}} {130 0 0 0-3594 {}} {130 0 0 0-3593 {}} {130 0 0 0-3592 {}} {130 0 0 0-3591 {}} {130 0 0 0-3589 {}} {130 0 0 0-3588 {}} {130 0 0 0-3587 {}} {130 0 0 0-3586 {}} {130 0 0 0-3585 {}} {130 0 0 0-3584 {}} {130 0 0 0-3583 {}} {130 0 0 0-3582 {}} {130 0 0 0-3581 {}} {130 0 0 0-3580 {}} {130 0 0 0-3579 {}} {130 0 0 0-3578 {}} {130 0 0 0-3577 {}} {130 0 0 0-3576 {}} {130 0 0 0-3575 {}} {130 0 0 0-3574 {}} {130 0 0 0-3573 {}} {130 0 0 0-3572 {}} {130 0 0 0-3571 {}} {130 0 0 0-3570 {}} {130 0 0 0-3569 {}} {130 0 0 0-3568 {}} {130 0 0 0-3567 {}} {130 0 0 0-3566 {}} {130 0 0 0-3565 {}} {130 0 0 0-3564 {}} {130 0 0 0-3563 {}} {130 0 0 0-3562 {}} {130 0 0 0-3561 {}} {130 0 0 0-3560 {}} {130 0 0 0-3559 {}} {130 0 0 0-3558 {}} {130 0 0 0-3557 {}} {130 0 0 0-3556 {}} {130 0 0 0-3555 {}} {130 0 0 0-3553 {}} {130 0 0 0-3552 {}} {130 0 0 0-3551 {}} {130 0 0 0-3550 {}} {130 0 0 0-3549 {}} {130 0 0 0-3548 {}} {130 0 0 0-3547 {}} {130 0 0 0-3546 {}} {130 0 0 0-3545 {}} {130 0 0 0-3544 {}} {130 0 0 0-3543 {}} {130 0 0 0-3542 {}} {130 0 0 0-3541 {}} {130 0 0 0-3540 {}} {130 0 0 0-3539 {}} {130 0 0 0-3538 {}} {130 0 0 0-3537 {}} {130 0 0 0-3536 {}} {130 0 0 0-3535 {}} {130 0 0 0-3534 {}} {130 0 0 0-3533 {}} {130 0 0 0-3532 {}} {130 0 0 0-3531 {}} {130 0 0 0-3530 {}} {130 0 0 0-3529 {}} {130 0 0 0-3528 {}} {130 0 0 0-3526 {}} {130 0 0 0-3525 {}} {130 0 0 0-3524 {}} {130 0 0 0-3523 {}} {130 0 0 0-3522 {}} {130 0 0 0-3521 {}} {130 0 0 0-3520 {}} {130 0 0 0-3519 {}} {130 0 0 0-3518 {}} {130 0 0 0-3517 {}} {130 0 0 0-3516 {}} {130 0 0 0-3515 {}} {130 0 0 0-3513 {}} {130 0 0 0-3512 {}} {130 0 0 0-3511 {}} {130 0 0 0-3510 {}} {130 0 0 0-3509 {}} {130 0 0 0-3508 {}} {130 0 0 0-3507 {}} {130 0 0 0-3506 {}} {130 0 0 0-3505 {}} {130 0 0 0-3504 {}} {130 0 0 0-3503 {}} {130 0 0 0-3502 {}} {130 0 0 0-3501 {}} {130 0 0 0-3500 {}} {130 0 0 0-3499 {}} {130 0 0 0-3498 {}} {130 0 0 0-3497 {}} {130 0 0 0-3496 {}} {130 0 0 0-3495 {}} {130 0 0 0-3494 {}} {130 0 0 0-3493 {}} {130 0 0 0-3492 {}} {130 0 0 0-3490 {}} {130 0 0 0-3489 {}} {130 0 0 0-3488 {}} {130 0 0 0-3487 {}} {130 0 0 0-3486 {}} {130 0 0 0-3485 {}} {130 0 0 0-3484 {}} {130 0 0 0-3483 {}} {130 0 0 0-3482 {}} {130 0 0 0-3481 {}} {130 0 0 0-3480 {}} {130 0 0 0-3479 {}} {130 0 0 0-3478 {}} {130 0 0 0-3477 {}} {130 0 0 0-3476 {}} {130 0 0 0-3475 {}} {130 0 0 0-3474 {}} {130 0 0 0-3473 {}} {130 0 0 0-3472 {}} {130 0 0 0-3471 {}} {130 0 0 0-3470 {}} {130 0 0 0-3469 {}} {130 0 0 0-3468 {}} {130 0 0 0-3467 {}} {130 0 0 0-3466 {}} {130 0 0 0-3465 {}} {130 0 0 0-3464 {}} {130 0 0 0-3463 {}} {130 0 0 0-3462 {}} {130 0 0 0-3461 {}} {130 0 0 0-3460 {}} {130 0 0 0-3459 {}} {130 0 0 0-3458 {}} {130 0 0 0-3457 {}} {130 0 0 0-3456 {}} {130 0 0 0-3455 {}} {130 0 0 0-3454 {}} {130 0 0 0-3453 {}} {130 0 0 0-3452 {}} {130 0 0 0-3450 {}} {130 0 0 0-3449 {}}} SUCCS {{128 0 0 0-3784 {}}} CYCLES {}}
set a(0-3783) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:slc(COMP_LOOP-8:acc#4)(11-3).psp)(7-0)#1 TYPE READSLICE PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-432 LOC {1 0.10049999999999999 244 0.0 244 0.0 485 1.0} PREDS {{258 0 0 0-3780 {}}} SUCCS {{259 0 0 0-3784 {}}} CYCLES {}}
set a(0-3784) {AREA_SCORE {} NAME COMP_LOOP:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3368 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-433 LOC {66 0.0 485 0.0 485 0.0 485 0.0 485 1.0} PREDS {{772 0 0 0-3784 {}} {259 0 0 0-3783 {}} {128 0 0 0-3782 {}} {256 0 0 0-3779 {}} {256 0 0 0-3776 {}} {256 0 0 0-3770 {}} {256 0 0 0-3762 {}} {256 0 0 0-3717 {}} {256 0 0 0-3712 {}} {256 0 0 0-3706 {}} {256 0 0 0-3698 {}} {256 0 0 0-3677 {}} {256 0 0 0-3672 {}} {256 0 0 0-3669 {}} {256 0 0 0-3666 {}} {256 0 0 0-3663 {}} {256 0 0 0-3657 {}} {256 0 0 0-3649 {}} {256 0 0 0-3626 {}} {256 0 0 0-3621 {}} {256 0 0 0-3615 {}} {256 0 0 0-3607 {}} {256 0 0 0-3599 {}} {256 0 0 0-3594 {}} {256 0 0 0-3591 {}} {256 0 0 0-3588 {}} {256 0 0 0-3585 {}} {256 0 0 0-3579 {}} {256 0 0 0-3571 {}} {256 0 0 0-3550 {}} {256 0 0 0-3545 {}} {256 0 0 0-3539 {}} {256 0 0 0-3531 {}} {256 0 0 0-3523 {}} {256 0 0 0-3518 {}} {256 0 0 0-3515 {}} {256 0 0 0-3512 {}} {256 0 0 0-3509 {}} {256 0 0 0-3503 {}} {256 0 0 0-3495 {}} {256 0 0 0-3487 {}} {256 0 0 0-3482 {}} {256 0 0 0-3476 {}} {256 0 0 0-3468 {}} {256 0 0 0-3463 {}} {256 0 0 0-3460 {}} {256 0 0 0-3455 {}} {256 0 0 0-3452 {}} {256 0 0 0-3449 {}}} SUCCS {{774 0 0 0-3449 {}} {774 0 0 0-3452 {}} {774 0 0 0-3455 {}} {774 0 0 0-3460 {}} {774 0 0 0-3463 {}} {774 0 0 0-3468 {}} {774 0 0 0-3476 {}} {774 0 0 0-3482 {}} {774 0 0 0-3487 {}} {774 0 0 0-3495 {}} {774 0 0 0-3503 {}} {774 0 0 0-3509 {}} {774 0 0 0-3512 {}} {774 0 0 0-3515 {}} {774 0 0 0-3518 {}} {774 0 0 0-3523 {}} {774 0 0 0-3531 {}} {774 0 0 0-3539 {}} {774 0 0 0-3545 {}} {774 0 0 0-3550 {}} {774 0 0 0-3571 {}} {774 0 0 0-3579 {}} {774 0 0 0-3585 {}} {774 0 0 0-3588 {}} {774 0 0 0-3591 {}} {774 0 0 0-3594 {}} {774 0 0 0-3599 {}} {774 0 0 0-3607 {}} {774 0 0 0-3615 {}} {774 0 0 0-3621 {}} {774 0 0 0-3626 {}} {774 0 0 0-3649 {}} {774 0 0 0-3657 {}} {774 0 0 0-3663 {}} {774 0 0 0-3666 {}} {774 0 0 0-3669 {}} {774 0 0 0-3672 {}} {774 0 0 0-3677 {}} {774 0 0 0-3698 {}} {774 0 0 0-3706 {}} {774 0 0 0-3712 {}} {774 0 0 0-3717 {}} {774 0 0 0-3762 {}} {774 0 0 0-3770 {}} {774 0 0 0-3776 {}} {774 0 0 0-3779 {}} {772 0 0 0-3784 {}}} CYCLES {}}
set a(0-3368) {CHI {0-3434 0-3435 0-3436 0-3437 0-3438 0-3439 0-3440 0-3441 0-3442 0-3443 0-3444 0-3445 0-3446 0-3447 0-3448 0-3449 0-3450 0-3451 0-3452 0-3453 0-3454 0-3455 0-3456 0-3457 0-3458 0-3459 0-3460 0-3461 0-3462 0-3463 0-3464 0-3465 0-3466 0-3467 0-3468 0-3469 0-3470 0-3471 0-3472 0-3473 0-3474 0-3475 0-3476 0-3477 0-3478 0-3479 0-3480 0-3481 0-3482 0-3483 0-3484 0-3485 0-3486 0-3487 0-3488 0-3489 0-3490 0-3491 0-3492 0-3493 0-3494 0-3495 0-3496 0-3497 0-3498 0-3499 0-3500 0-3501 0-3502 0-3503 0-3504 0-3505 0-3506 0-3507 0-3508 0-3509 0-3510 0-3511 0-3512 0-3513 0-3514 0-3515 0-3516 0-3517 0-3518 0-3519 0-3520 0-3521 0-3522 0-3523 0-3524 0-3525 0-3526 0-3527 0-3528 0-3529 0-3530 0-3531 0-3532 0-3533 0-3534 0-3535 0-3536 0-3537 0-3538 0-3539 0-3540 0-3541 0-3542 0-3543 0-3544 0-3545 0-3546 0-3547 0-3548 0-3549 0-3550 0-3551 0-3552 0-3553 0-3554 0-3555 0-3556 0-3557 0-3558 0-3559 0-3560 0-3561 0-3562 0-3563 0-3564 0-3565 0-3566 0-3567 0-3568 0-3569 0-3570 0-3571 0-3572 0-3573 0-3574 0-3575 0-3576 0-3577 0-3578 0-3579 0-3580 0-3581 0-3582 0-3583 0-3584 0-3585 0-3586 0-3587 0-3588 0-3589 0-3590 0-3591 0-3592 0-3593 0-3594 0-3595 0-3596 0-3597 0-3598 0-3599 0-3600 0-3601 0-3602 0-3603 0-3604 0-3605 0-3606 0-3607 0-3608 0-3609 0-3610 0-3611 0-3612 0-3613 0-3614 0-3615 0-3616 0-3617 0-3618 0-3619 0-3620 0-3621 0-3622 0-3623 0-3624 0-3625 0-3626 0-3627 0-3628 0-3629 0-3630 0-3631 0-3632 0-3633 0-3634 0-3635 0-3636 0-3637 0-3638 0-3639 0-3640 0-3641 0-3642 0-3643 0-3644 0-3645 0-3646 0-3647 0-3648 0-3649 0-3650 0-3651 0-3652 0-3653 0-3654 0-3655 0-3656 0-3657 0-3658 0-3659 0-3660 0-3661 0-3662 0-3663 0-3664 0-3665 0-3666 0-3667 0-3668 0-3669 0-3670 0-3671 0-3672 0-3673 0-3674 0-3675 0-3676 0-3677 0-3678 0-3679 0-3680 0-3681 0-3682 0-3683 0-3684 0-3685 0-3686 0-3687 0-3688 0-3689 0-3690 0-3691 0-3692 0-3693 0-3694 0-3695 0-3696 0-3697 0-3698 0-3699 0-3700 0-3701 0-3702 0-3703 0-3704 0-3705 0-3706 0-3707 0-3708 0-3709 0-3710 0-3711 0-3712 0-3713 0-3714 0-3715 0-3716 0-3717 0-3718 0-3719 0-3720 0-3721 0-3722 0-3723 0-3724 0-3725 0-3726 0-3727 0-3728 0-3729 0-3730 0-3731 0-3732 0-3733 0-3734 0-3735 0-3736 0-3737 0-3738 0-3739 0-3740 0-3741 0-3742 0-3743 0-3744 0-3745 0-3746 0-3747 0-3748 0-3749 0-3750 0-3751 0-3752 0-3753 0-3754 0-3755 0-3756 0-3757 0-3758 0-3759 0-3760 0-3761 0-3762 0-3763 0-3764 0-3765 0-3766 0-3767 0-3768 0-3769 0-3770 0-3771 0-3772 0-3773 0-3774 0-3775 0-3776 0-3777 0-3778 0-3779 0-3780 0-3781 0-3782 0-3783 0-3784} ITERATIONS 256 RESET_LATENCY 0 CSTEPS 485 UNROLL 8 PERIOD {12.50 ns} FULL_PERIOD {12.50 ns} THROUGHPUT_PERIOD 1241600 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 124160 TOTAL_CYCLES_IN 1241600 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 1241600 NAME COMP_LOOP TYPE LOOP DELAY {15520012.50 ns} PAR 0-3367 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-434 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-3433 {}} {258 0 0 0-3432 {}} {130 0 0 0-3431 {}} {130 0 0 0-3430 {}} {774 0 0 0-3369 {}}} SUCCS {{772 0 0 0-3433 {}} {131 0 0 0-3785 {}} {130 0 0 0-3369 {}}} CYCLES {}}
set a(0-3785) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn(COPY_LOOP#1:i(12:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3367 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-435 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-3368 {}} {772 0 0 0-3369 {}}} SUCCS {{259 0 0 0-3369 {}}} CYCLES {}}
set a(0-3786) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-436 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.95} PREDS {{774 0 0 0-3841 {}}} SUCCS {{259 0 0 0-3787 {}} {130 0 0 0-3840 {}} {256 0 0 0-3841 {}}} CYCLES {}}
set a(0-3787) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0) TYPE READSLICE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-437 LOC {0 1.0 1 0.0 1 0.0 1 0.95} PREDS {{259 0 0 0-3786 {}}} SUCCS {{259 0 0 0-3788 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3788) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP#1:read_mem(result:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-438 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 2 0.23999989999999993} PREDS {{259 0 0 0-3787 {}}} SUCCS {{258 0 0 0-3795 {}} {258 0 0 0-3799 {}} {258 0 0 0-3803 {}} {258 0 0 0-3807 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3789) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-439 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.95} PREDS {{774 0 0 0-3841 {}}} SUCCS {{259 0 0 0-3790 {}} {130 0 0 0-3840 {}} {256 0 0 0-3841 {}}} CYCLES {}}
set a(0-3790) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#4 TYPE READSLICE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-440 LOC {0 1.0 1 0.0 1 0.0 1 0.95} PREDS {{259 0 0 0-3789 {}}} SUCCS {{259 0 0 0-3791 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3791) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(25,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP#1:read_mem(result:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-441 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 2 0.23999989999999993} PREDS {{259 0 0 0-3790 {}}} SUCCS {{258 0 0 0-3795 {}} {258 0 0 0-3799 {}} {258 0 0 0-3803 {}} {258 0 0 0-3807 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3792) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-442 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{774 0 0 0-3841 {}}} SUCCS {{259 0 0 0-3793 {}} {130 0 0 0-3840 {}} {256 0 0 0-3841 {}}} CYCLES {}}
set a(0-3793) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#15 TYPE READSLICE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-443 LOC {0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{259 0 0 0-3792 {}}} SUCCS {{259 0 0 0-3794 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3794) {AREA_SCORE {} NAME COPY_LOOP#1:switch#1 TYPE SELECT PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-444 LOC {0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{259 0 0 0-3793 {}}} SUCCS {{146 0 0 0-3795 {}} {146 0 0 0-3796 {}} {146 0 0 0-3797 {}} {130 0 0 0-3798 {}} {146 0 0 0-3799 {}} {146 0 0 0-3800 {}} {146 0 0 0-3801 {}} {130 0 0 0-3802 {}} {146 0 0 0-3803 {}} {146 0 0 0-3804 {}} {146 0 0 0-3805 {}} {130 0 0 0-3806 {}} {146 0 0 0-3807 {}} {146 0 0 0-3808 {}} {146 0 0 0-3809 {}} {130 0 0 0-3810 {}}} CYCLES {}}
set a(0-3795) {AREA_SCORE {} NAME COPY_LOOP#1:conc#67 TYPE CONCATENATE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-445 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-3794 {}} {258 0 0 0-3791 {}} {258 0 0 0-3788 {}}} SUCCS {{258 0 0.750 0-3798 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3796) {AREA_SCORE {} NAME COPY_LOOP#1:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-446 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-3794 {}} {774 0 0 0-3841 {}}} SUCCS {{259 0 0 0-3797 {}} {130 0 0 0-3840 {}} {256 0 0 0-3841 {}}} CYCLES {}}
set a(0-3797) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#20 TYPE READSLICE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-447 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-3796 {}} {146 0 0 0-3794 {}}} SUCCS {{259 0 0.750 0-3798 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3798) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-448 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-3798 {}} {259 0 0.750 0-3797 {}} {258 0 0.750 0-3795 {}} {130 0 0 0-3794 {}}} SUCCS {{774 0 0 0-3798 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3799) {AREA_SCORE {} NAME COPY_LOOP#1:conc#69 TYPE CONCATENATE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-449 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-3794 {}} {258 0 0 0-3791 {}} {258 0 0 0-3788 {}}} SUCCS {{258 0 0.750 0-3802 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3800) {AREA_SCORE {} NAME COPY_LOOP#1:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-450 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-3794 {}} {774 0 0 0-3841 {}}} SUCCS {{259 0 0 0-3801 {}} {130 0 0 0-3840 {}} {256 0 0 0-3841 {}}} CYCLES {}}
set a(0-3801) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#24 TYPE READSLICE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-451 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-3800 {}} {146 0 0 0-3794 {}}} SUCCS {{259 0 0.750 0-3802 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3802) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-452 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-3802 {}} {259 0 0.750 0-3801 {}} {258 0 0.750 0-3799 {}} {130 0 0 0-3794 {}}} SUCCS {{774 0 0 0-3802 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3803) {AREA_SCORE {} NAME COPY_LOOP#1:conc#71 TYPE CONCATENATE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-453 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-3794 {}} {258 0 0 0-3791 {}} {258 0 0 0-3788 {}}} SUCCS {{258 0 0.750 0-3806 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3804) {AREA_SCORE {} NAME COPY_LOOP#1:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-454 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-3794 {}} {774 0 0 0-3841 {}}} SUCCS {{259 0 0 0-3805 {}} {130 0 0 0-3840 {}} {256 0 0 0-3841 {}}} CYCLES {}}
set a(0-3805) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#28 TYPE READSLICE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-455 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-3804 {}} {146 0 0 0-3794 {}}} SUCCS {{259 0 0.750 0-3806 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3806) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-456 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-3806 {}} {259 0 0.750 0-3805 {}} {258 0 0.750 0-3803 {}} {130 0 0 0-3794 {}}} SUCCS {{774 0 0 0-3806 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3807) {AREA_SCORE {} NAME COPY_LOOP#1:conc#73 TYPE CONCATENATE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-457 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-3794 {}} {258 0 0 0-3791 {}} {258 0 0 0-3788 {}}} SUCCS {{258 0 0.750 0-3810 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3808) {AREA_SCORE {} NAME COPY_LOOP#1:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-458 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-3794 {}} {774 0 0 0-3841 {}}} SUCCS {{259 0 0 0-3809 {}} {130 0 0 0-3840 {}} {256 0 0 0-3841 {}}} CYCLES {}}
set a(0-3809) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#32 TYPE READSLICE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-459 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-3808 {}} {146 0 0 0-3794 {}}} SUCCS {{259 0 0.750 0-3810 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3810) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-460 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-3810 {}} {259 0 0.750 0-3809 {}} {258 0 0.750 0-3807 {}} {130 0 0 0-3794 {}}} SUCCS {{774 0 0 0-3810 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3811) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-461 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.95} PREDS {{774 0 0 0-3841 {}}} SUCCS {{259 0 0 0-3812 {}} {130 0 0 0-3840 {}} {256 0 0 0-3841 {}}} CYCLES {}}
set a(0-3812) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#7 TYPE READSLICE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-462 LOC {0 1.0 1 0.0 1 0.0 1 0.95} PREDS {{259 0 0 0-3811 {}}} SUCCS {{259 0 0 0-3813 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3813) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(27,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP#1:read_mem(result:rsc(0)(4).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-463 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 2 0.23999989999999993} PREDS {{259 0 0 0-3812 {}}} SUCCS {{258 0 0 0-3820 {}} {258 0 0 0-3824 {}} {258 0 0 0-3828 {}} {258 0 0 0-3832 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3814) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-464 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.95} PREDS {{774 0 0 0-3841 {}}} SUCCS {{259 0 0 0-3815 {}} {130 0 0 0-3840 {}} {256 0 0 0-3841 {}}} CYCLES {}}
set a(0-3815) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#10 TYPE READSLICE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-465 LOC {0 1.0 1 0.0 1 0.0 1 0.95} PREDS {{259 0 0 0-3814 {}}} SUCCS {{259 0 0 0-3816 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3816) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(29,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP#1:read_mem(result:rsc(0)(6).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-466 LOC {1 1.0 1 0.96 1 1.0 2 0.23999989999999993 2 0.23999989999999993} PREDS {{259 0 0 0-3815 {}}} SUCCS {{258 0 0 0-3820 {}} {258 0 0 0-3824 {}} {258 0 0 0-3828 {}} {258 0 0 0-3832 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3817) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-467 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{774 0 0 0-3841 {}}} SUCCS {{259 0 0 0-3818 {}} {130 0 0 0-3840 {}} {256 0 0 0-3841 {}}} CYCLES {}}
set a(0-3818) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#19 TYPE READSLICE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-468 LOC {0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{259 0 0 0-3817 {}}} SUCCS {{259 0 0 0-3819 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3819) {AREA_SCORE {} NAME COPY_LOOP#1:switch#3 TYPE SELECT PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-469 LOC {0 1.0 0 1.0 0 1.0 2 0.875} PREDS {{259 0 0 0-3818 {}}} SUCCS {{146 0 0 0-3820 {}} {146 0 0 0-3821 {}} {146 0 0 0-3822 {}} {130 0 0 0-3823 {}} {146 0 0 0-3824 {}} {146 0 0 0-3825 {}} {146 0 0 0-3826 {}} {130 0 0 0-3827 {}} {146 0 0 0-3828 {}} {146 0 0 0-3829 {}} {146 0 0 0-3830 {}} {130 0 0 0-3831 {}} {146 0 0 0-3832 {}} {146 0 0 0-3833 {}} {146 0 0 0-3834 {}} {130 0 0 0-3835 {}}} CYCLES {}}
set a(0-3820) {AREA_SCORE {} NAME COPY_LOOP#1:conc#84 TYPE CONCATENATE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-470 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-3819 {}} {258 0 0 0-3816 {}} {258 0 0 0-3813 {}}} SUCCS {{258 0 0.750 0-3823 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3821) {AREA_SCORE {} NAME COPY_LOOP#1:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-471 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-3819 {}} {774 0 0 0-3841 {}}} SUCCS {{259 0 0 0-3822 {}} {130 0 0 0-3840 {}} {256 0 0 0-3841 {}}} CYCLES {}}
set a(0-3822) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#52 TYPE READSLICE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-472 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-3821 {}} {146 0 0 0-3819 {}}} SUCCS {{259 0 0.750 0-3823 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3823) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-473 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-3823 {}} {259 0 0.750 0-3822 {}} {258 0 0.750 0-3820 {}} {130 0 0 0-3819 {}}} SUCCS {{774 0 0 0-3823 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3824) {AREA_SCORE {} NAME COPY_LOOP#1:conc#86 TYPE CONCATENATE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-474 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-3819 {}} {258 0 0 0-3816 {}} {258 0 0 0-3813 {}}} SUCCS {{258 0 0.750 0-3827 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3825) {AREA_SCORE {} NAME COPY_LOOP#1:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-475 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-3819 {}} {774 0 0 0-3841 {}}} SUCCS {{259 0 0 0-3826 {}} {130 0 0 0-3840 {}} {256 0 0 0-3841 {}}} CYCLES {}}
set a(0-3826) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#56 TYPE READSLICE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-476 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-3825 {}} {146 0 0 0-3819 {}}} SUCCS {{259 0 0.750 0-3827 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3827) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-477 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-3827 {}} {259 0 0.750 0-3826 {}} {258 0 0.750 0-3824 {}} {130 0 0 0-3819 {}}} SUCCS {{774 0 0 0-3827 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3828) {AREA_SCORE {} NAME COPY_LOOP#1:conc#88 TYPE CONCATENATE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-478 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-3819 {}} {258 0 0 0-3816 {}} {258 0 0 0-3813 {}}} SUCCS {{258 0 0.750 0-3831 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3829) {AREA_SCORE {} NAME COPY_LOOP#1:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-479 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-3819 {}} {774 0 0 0-3841 {}}} SUCCS {{259 0 0 0-3830 {}} {130 0 0 0-3840 {}} {256 0 0 0-3841 {}}} CYCLES {}}
set a(0-3830) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#60 TYPE READSLICE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-480 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-3829 {}} {146 0 0 0-3819 {}}} SUCCS {{259 0 0.750 0-3831 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3831) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(5).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-481 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-3831 {}} {259 0 0.750 0-3830 {}} {258 0 0.750 0-3828 {}} {130 0 0 0-3819 {}}} SUCCS {{774 0 0 0-3831 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3832) {AREA_SCORE {} NAME COPY_LOOP#1:conc#90 TYPE CONCATENATE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-482 LOC {2 0.24 2 0.875 2 0.875 2 0.875} PREDS {{146 0 0 0-3819 {}} {258 0 0 0-3816 {}} {258 0 0 0-3813 {}}} SUCCS {{258 0 0.750 0-3835 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3833) {AREA_SCORE {} NAME COPY_LOOP#1:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-483 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.875} PREDS {{146 0 0 0-3819 {}} {774 0 0 0-3841 {}}} SUCCS {{259 0 0 0-3834 {}} {130 0 0 0-3840 {}} {256 0 0 0-3841 {}}} CYCLES {}}
set a(0-3834) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#3 TYPE READSLICE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-484 LOC {0 1.0 2 0.0 2 0.0 2 0.875} PREDS {{259 0 0 0-3833 {}} {146 0 0 0-3819 {}}} SUCCS {{259 0 0.750 0-3835 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3835) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(7).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-485 LOC {2 1.0 2 0.96 2 1.0 3 0.00999989999999995 3 0.00999989999999995} PREDS {{774 0 0 0-3835 {}} {259 0 0.750 0-3834 {}} {258 0 0.750 0-3832 {}} {130 0 0 0-3819 {}}} SUCCS {{774 0 0 0-3835 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3836) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-486 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.898} PREDS {{774 0 0 0-3841 {}}} SUCCS {{259 0 0 0-3837 {}} {130 0 0 0-3840 {}} {256 0 0 0-3841 {}}} CYCLES {}}
set a(0-3837) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#2 TYPE READSLICE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-487 LOC {0 1.0 1 0.0 1 0.0 3 0.898} PREDS {{259 0 0 0-3836 {}}} SUCCS {{259 0 0 0-3838 {}} {130 0 0 0-3840 {}}} CYCLES {}}
set a(0-3838) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 1 NAME COPY_LOOP#1:acc TYPE ACCU DELAY {1.02 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-488 LOC {1 0.0 1 0.898 1 0.898 1 0.9999999 3 0.9999999} PREDS {{259 0 0 0-3837 {}}} SUCCS {{259 0 0 0-3839 {}} {130 0 0 0-3840 {}} {258 0 0 0-3841 {}}} CYCLES {}}
set a(0-3839) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(9) TYPE READSLICE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-489 LOC {1 0.10200000000000001 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3838 {}}} SUCCS {{259 0 0 0-3840 {}}} CYCLES {}}
set a(0-3840) {AREA_SCORE {} NAME COPY_LOOP#1-8:break(COPY_LOOP#1) TYPE TERMINATE PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-490 LOC {3 0.009999999999999998 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-3839 {}} {130 0 0 0-3838 {}} {130 0 0 0-3837 {}} {130 0 0 0-3836 {}} {130 0 0 0-3835 {}} {130 0 0 0-3834 {}} {130 0 0 0-3833 {}} {130 0 0 0-3832 {}} {130 0 0 0-3831 {}} {130 0 0 0-3830 {}} {130 0 0 0-3829 {}} {130 0 0 0-3828 {}} {130 0 0 0-3827 {}} {130 0 0 0-3826 {}} {130 0 0 0-3825 {}} {130 0 0 0-3824 {}} {130 0 0 0-3823 {}} {130 0 0 0-3822 {}} {130 0 0 0-3821 {}} {130 0 0 0-3820 {}} {130 0 0 0-3818 {}} {130 0 0 0-3817 {}} {130 0 0 0-3816 {}} {130 0 0 0-3815 {}} {130 0 0 0-3814 {}} {130 0 0 0-3813 {}} {130 0 0 0-3812 {}} {130 0 0 0-3811 {}} {130 0 0 0-3810 {}} {130 0 0 0-3809 {}} {130 0 0 0-3808 {}} {130 0 0 0-3807 {}} {130 0 0 0-3806 {}} {130 0 0 0-3805 {}} {130 0 0 0-3804 {}} {130 0 0 0-3803 {}} {130 0 0 0-3802 {}} {130 0 0 0-3801 {}} {130 0 0 0-3800 {}} {130 0 0 0-3799 {}} {130 0 0 0-3798 {}} {130 0 0 0-3797 {}} {130 0 0 0-3796 {}} {130 0 0 0-3795 {}} {130 0 0 0-3793 {}} {130 0 0 0-3792 {}} {130 0 0 0-3791 {}} {130 0 0 0-3790 {}} {130 0 0 0-3789 {}} {130 0 0 0-3788 {}} {130 0 0 0-3787 {}} {130 0 0 0-3786 {}}} SUCCS {{129 0 0 0-3841 {}}} CYCLES {}}
set a(0-3841) {AREA_SCORE {} NAME COPY_LOOP#1:asn(COPY_LOOP#1:i(12:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3369 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-491 LOC {3 0.0 3 0.0 3 0.0 3 0.0 3 1.0} PREDS {{772 0 0 0-3841 {}} {129 0 0 0-3840 {}} {258 0 0 0-3838 {}} {256 0 0 0-3836 {}} {256 0 0 0-3833 {}} {256 0 0 0-3829 {}} {256 0 0 0-3825 {}} {256 0 0 0-3821 {}} {256 0 0 0-3817 {}} {256 0 0 0-3814 {}} {256 0 0 0-3811 {}} {256 0 0 0-3808 {}} {256 0 0 0-3804 {}} {256 0 0 0-3800 {}} {256 0 0 0-3796 {}} {256 0 0 0-3792 {}} {256 0 0 0-3789 {}} {256 0 0 0-3786 {}}} SUCCS {{774 0 0 0-3786 {}} {774 0 0 0-3789 {}} {774 0 0 0-3792 {}} {774 0 0 0-3796 {}} {774 0 0 0-3800 {}} {774 0 0 0-3804 {}} {774 0 0 0-3808 {}} {774 0 0 0-3811 {}} {774 0 0 0-3814 {}} {774 0 0 0-3817 {}} {774 0 0 0-3821 {}} {774 0 0 0-3825 {}} {774 0 0 0-3829 {}} {774 0 0 0-3833 {}} {774 0 0 0-3836 {}} {772 0 0 0-3841 {}}} CYCLES {}}
set a(0-3369) {CHI {0-3786 0-3787 0-3788 0-3789 0-3790 0-3791 0-3792 0-3793 0-3794 0-3795 0-3796 0-3797 0-3798 0-3799 0-3800 0-3801 0-3802 0-3803 0-3804 0-3805 0-3806 0-3807 0-3808 0-3809 0-3810 0-3811 0-3812 0-3813 0-3814 0-3815 0-3816 0-3817 0-3818 0-3819 0-3820 0-3821 0-3822 0-3823 0-3824 0-3825 0-3826 0-3827 0-3828 0-3829 0-3830 0-3831 0-3832 0-3833 0-3834 0-3835 0-3836 0-3837 0-3838 0-3839 0-3840 0-3841} ITERATIONS 512 RESET_LATENCY 0 CSTEPS 3 UNROLL 8 PERIOD {12.50 ns} FULL_PERIOD {12.50 ns} THROUGHPUT_PERIOD 15360 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1536 TOTAL_CYCLES_IN 15360 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 15360 NAME COPY_LOOP#1 TYPE LOOP DELAY {192012.50 ns} PAR 0-3367 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-492 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-3785 {}} {130 0 0 0-3368 {}}} SUCCS {{774 0 0 0-3368 {}} {772 0 0 0-3785 {}} {131 0 0 0-3842 {}} {130 0 0 0-3843 {}} {130 0 0 0-3844 {}}} CYCLES {}}
set a(0-3842) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.95 ns} PAR 0-3367 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-493 LOC {2 0.0 2 0.9055 2 0.9055 2 0.9999998999999999 2 0.9999998999999999} PREDS {{131 0 0 0-3369 {}} {258 0 0 0-3431 {}}} SUCCS {{259 0 0 0-3843 {}} {130 0 0 0-3844 {}}} CYCLES {}}
set a(0-3843) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-3367 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-494 LOC {2 0.0945 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3842 {}} {130 0 0 0-3369 {}}} SUCCS {{259 0 0 0-3844 {}}} CYCLES {}}
set a(0-3844) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-3367 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-495 LOC {2 0.0945 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3843 {}} {130 0 0 0-3842 {}} {130 0 0 0-3369 {}}} SUCCS {{129 0 0 0-3845 {}}} CYCLES {}}
set a(0-3845) {AREA_SCORE {} NAME asn(STAGE_LOOP:c(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-3367 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0 0-3845 {}} {129 0 0 0-3844 {}} {258 0 0 0-3431 {}} {256 0 0 0-3430 {}}} SUCCS {{774 0 0 0-3430 {}} {772 0 0 0-3845 {}}} CYCLES {}}
set a(0-3367) {CHI {0-3430 0-3431 0-3432 0-3433 0-3368 0-3785 0-3369 0-3842 0-3843 0-3844 0-3845} ITERATIONS 10 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {12.50 ns} FULL_PERIOD {12.50 ns} THROUGHPUT_PERIOD 1256980 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 1256960 TOTAL_CYCLES 1256980 NAME STAGE_LOOP TYPE LOOP DELAY {15712262.50 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-496 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-3367 {}} {259 0 0 0-3429 {}} {258 0 0 0-3366 {}} {258 0 0 0-3370 {}}} SUCCS {{772 0 0 0-3429 {}} {774 0 0 0-3367 {}} {131 0 0 0-3846 {}} {130 0 0 0-3847 {}} {130 0 0 0-3848 {}} {130 0 0 0-3849 {}} {130 0 0 0-3850 {}} {130 0 0 0-3851 {}} {130 0 0 0-3852 {}} {130 0 0 0-3853 {}} {130 0 0 0-3854 {}} {130 0 0 0-3855 {}} {130 0 0 0-3856 {}} {130 0 0 0-3857 {}} {130 0 0 0-3858 {}} {130 0 0 0-3859 {}} {130 0 0 0-3860 {}} {130 0 0 0-3861 {}} {130 0 0 0-3862 {}} {130 0 0 0-3863 {}} {130 0 0 0-3864 {}} {130 0 0 0-3865 {}} {130 0 0 0-3866 {}} {130 0 0 0-3867 {}} {130 0 0 0-3868 {}} {130 0 0 0-3869 {}} {130 0 0 0-3870 {}} {130 0 0 0-3871 {}} {130 0 0 0-3872 {}} {130 0 0 0-3873 {}} {130 0 0 0-3874 {}} {130 0 0 0-3875 {}} {130 0 0 0-3876 {}} {130 0 0 0-3877 {}} {130 0 0 0-3878 {}} {130 0 0 0-3879 {}} {130 0 0 0-3880 {}} {130 0 0 0-3881 {}} {130 0 0 0-3882 {}} {130 0 0 0-3883 {}} {130 0 0 0-3884 {}} {130 0 0 0-3885 {}} {130 0 0 0-3886 {}} {130 0 0 0-3887 {}} {130 0 0 0-3888 {}} {130 0 0 0-3889 {}} {130 0 0 0-3890 {}} {130 0 0 0-3891 {}} {130 0 0 0-3892 {}} {130 0 0 0-3893 {}} {130 0 0 0-3894 {}} {130 0 0 0-3895 {}} {130 0 0 0-3896 {}} {130 0 0 0-3897 {}} {130 0 0 0-3898 {}} {130 0 0 0-3899 {}} {130 0 0 0-3900 {}} {130 0 0 0-3901 {}} {130 0 0 0-3902 {}} {130 0 0 0-3903 {}} {130 0 0 0-3904 {}} {130 0 0 0-3905 {}} {130 0 0 0-3906 {}} {130 0 0 0-3907 {}} {130 0 0 0-3908 {}} {130 0 0 0-3909 {}} {130 0 0 0-3910 {}} {130 0 0 0-3911 {}}} CYCLES {}}
set a(0-3846) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-497 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-3367 {}} {128 0 0 0-3847 {}}} SUCCS {{259 0 0 0-3847 {}}} CYCLES {}}
set a(0-3847) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-498 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3847 {}} {259 0 0 0-3846 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3846 {}} {772 0 0 0-3847 {}} {259 0 0 0-3848 {}}} CYCLES {}}
set a(0-3848) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-499 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3847 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3849) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-500 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3850 {}}} SUCCS {{259 0 0 0-3850 {}}} CYCLES {}}
set a(0-3850) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-501 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3850 {}} {259 0 0 0-3849 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3849 {}} {772 0 0 0-3850 {}} {259 0 0 0-3851 {}}} CYCLES {}}
set a(0-3851) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-502 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3850 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3852) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-503 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3853 {}}} SUCCS {{259 0 0 0-3853 {}}} CYCLES {}}
set a(0-3853) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-504 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3853 {}} {259 0 0 0-3852 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3852 {}} {772 0 0 0-3853 {}} {259 0 0 0-3854 {}}} CYCLES {}}
set a(0-3854) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-505 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3853 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3855) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-506 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3856 {}}} SUCCS {{259 0 0 0-3856 {}}} CYCLES {}}
set a(0-3856) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-507 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3856 {}} {259 0 0 0-3855 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3855 {}} {772 0 0 0-3856 {}} {259 0 0 0-3857 {}}} CYCLES {}}
set a(0-3857) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-508 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3856 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3858) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-509 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3859 {}}} SUCCS {{259 0 0 0-3859 {}}} CYCLES {}}
set a(0-3859) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-510 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3859 {}} {259 0 0 0-3858 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3858 {}} {772 0 0 0-3859 {}} {259 0 0 0-3860 {}}} CYCLES {}}
set a(0-3860) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-511 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3859 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3861) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-512 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3862 {}}} SUCCS {{259 0 0 0-3862 {}}} CYCLES {}}
set a(0-3862) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-513 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3862 {}} {259 0 0 0-3861 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3861 {}} {772 0 0 0-3862 {}} {259 0 0 0-3863 {}}} CYCLES {}}
set a(0-3863) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-514 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3862 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3864) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-515 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3865 {}}} SUCCS {{259 0 0 0-3865 {}}} CYCLES {}}
set a(0-3865) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-516 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3865 {}} {259 0 0 0-3864 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3864 {}} {772 0 0 0-3865 {}} {259 0 0 0-3866 {}}} CYCLES {}}
set a(0-3866) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-517 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3865 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3867) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-518 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3868 {}}} SUCCS {{259 0 0 0-3868 {}}} CYCLES {}}
set a(0-3868) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-519 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3868 {}} {259 0 0 0-3867 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3867 {}} {772 0 0 0-3868 {}} {259 0 0 0-3869 {}}} CYCLES {}}
set a(0-3869) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-520 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3868 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3870) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-521 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3871 {}}} SUCCS {{259 0 0 0-3871 {}}} CYCLES {}}
set a(0-3871) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-522 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3871 {}} {259 0 0 0-3870 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3870 {}} {772 0 0 0-3871 {}} {259 0 0 0-3872 {}}} CYCLES {}}
set a(0-3872) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-523 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3871 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3873) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-524 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3874 {}}} SUCCS {{259 0 0 0-3874 {}}} CYCLES {}}
set a(0-3874) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-525 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3874 {}} {259 0 0 0-3873 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3873 {}} {772 0 0 0-3874 {}} {259 0 0 0-3875 {}}} CYCLES {}}
set a(0-3875) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-526 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3874 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3876) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-527 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3877 {}}} SUCCS {{259 0 0 0-3877 {}}} CYCLES {}}
set a(0-3877) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-528 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3877 {}} {259 0 0 0-3876 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3876 {}} {772 0 0 0-3877 {}} {259 0 0 0-3878 {}}} CYCLES {}}
set a(0-3878) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-529 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3877 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3879) {AREA_SCORE {} NAME CHN#11 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-530 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3880 {}}} SUCCS {{259 0 0 0-3880 {}}} CYCLES {}}
set a(0-3880) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-531 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3880 {}} {259 0 0 0-3879 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3879 {}} {772 0 0 0-3880 {}} {259 0 0 0-3881 {}}} CYCLES {}}
set a(0-3881) {AREA_SCORE {} NAME DataInp#11 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-532 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3880 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3882) {AREA_SCORE {} NAME CHN#12 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-533 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3883 {}}} SUCCS {{259 0 0 0-3883 {}}} CYCLES {}}
set a(0-3883) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-534 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3883 {}} {259 0 0 0-3882 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3882 {}} {772 0 0 0-3883 {}} {259 0 0 0-3884 {}}} CYCLES {}}
set a(0-3884) {AREA_SCORE {} NAME DataInp#12 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-535 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3883 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3885) {AREA_SCORE {} NAME CHN#13 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-536 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3886 {}}} SUCCS {{259 0 0 0-3886 {}}} CYCLES {}}
set a(0-3886) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-537 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3886 {}} {259 0 0 0-3885 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3885 {}} {772 0 0 0-3886 {}} {259 0 0 0-3887 {}}} CYCLES {}}
set a(0-3887) {AREA_SCORE {} NAME DataInp#13 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-538 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3886 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3888) {AREA_SCORE {} NAME CHN#14 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-539 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3889 {}}} SUCCS {{259 0 0 0-3889 {}}} CYCLES {}}
set a(0-3889) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-540 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3889 {}} {259 0 0 0-3888 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3888 {}} {772 0 0 0-3889 {}} {259 0 0 0-3890 {}}} CYCLES {}}
set a(0-3890) {AREA_SCORE {} NAME DataInp#14 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-541 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3889 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3891) {AREA_SCORE {} NAME CHN#15 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-542 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3892 {}}} SUCCS {{259 0 0 0-3892 {}}} CYCLES {}}
set a(0-3892) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-543 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3892 {}} {259 0 0 0-3891 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3891 {}} {772 0 0 0-3892 {}} {259 0 0 0-3893 {}}} CYCLES {}}
set a(0-3893) {AREA_SCORE {} NAME DataInp#15 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-544 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3892 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3894) {AREA_SCORE {} NAME CHN#16 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-545 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3895 {}}} SUCCS {{259 0 0 0-3895 {}}} CYCLES {}}
set a(0-3895) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME g:io_sync(g:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-546 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3895 {}} {259 0 0 0-3894 {}} {130 0 0 0-3367 {}} {256 0 0 0-3371 {}}} SUCCS {{774 0 0 0-3371 {}} {128 0 0 0-3894 {}} {772 0 0 0-3895 {}} {259 0 0 0-3896 {}}} CYCLES {}}
set a(0-3896) {AREA_SCORE {} NAME DataInp#16 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-547 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3895 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3897) {AREA_SCORE {} NAME CHN#17 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-548 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3898 {}}} SUCCS {{259 0 0 0-3898 {}}} CYCLES {}}
set a(0-3898) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-549 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3898 {}} {259 0 0 0-3897 {}} {130 0 0 0-3367 {}} {256 0 0 0-3370 {}}} SUCCS {{774 0 0 0-3370 {}} {128 0 0 0-3897 {}} {772 0 0 0-3898 {}} {259 0 0 0-3899 {}}} CYCLES {}}
set a(0-3899) {AREA_SCORE {} NAME DataInp#17 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-550 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3898 {}} {130 0 0 0-3367 {}}} SUCCS {} CYCLES {}}
set a(0-3900) {AREA_SCORE {} NAME CHN#18 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-551 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3901 {}}} SUCCS {{259 0 0 0-3901 {}}} CYCLES {}}
set a(0-3901) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME vec:io_sync(vec:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-552 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3901 {}} {259 0 0 0-3900 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3900 {}} {772 0 0 0-3901 {}} {259 0 0 0-3902 {}}} CYCLES {}}
set a(0-3902) {AREA_SCORE {} NAME DataInp#18 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-553 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3901 {}} {130 0 0 0-3367 {}} {256 0 0 0-3366 {}}} SUCCS {} CYCLES {}}
set a(0-3903) {AREA_SCORE {} NAME CHN#19 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-554 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3904 {}}} SUCCS {{259 0 0 0-3904 {}}} CYCLES {}}
set a(0-3904) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME vec:io_sync(vec:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-555 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3904 {}} {259 0 0 0-3903 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3903 {}} {772 0 0 0-3904 {}} {259 0 0 0-3905 {}}} CYCLES {}}
set a(0-3905) {AREA_SCORE {} NAME DataInp#19 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-556 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3904 {}} {130 0 0 0-3367 {}} {256 0 0 0-3366 {}}} SUCCS {} CYCLES {}}
set a(0-3906) {AREA_SCORE {} NAME CHN#20 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-557 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3907 {}}} SUCCS {{259 0 0 0-3907 {}}} CYCLES {}}
set a(0-3907) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME vec:io_sync(vec:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-558 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3907 {}} {259 0 0 0-3906 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3906 {}} {772 0 0 0-3907 {}} {259 0 0 0-3908 {}}} CYCLES {}}
set a(0-3908) {AREA_SCORE {} NAME DataInp#20 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-559 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3907 {}} {130 0 0 0-3367 {}} {256 0 0 0-3366 {}}} SUCCS {} CYCLES {}}
set a(0-3909) {AREA_SCORE {} NAME CHN#21 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-560 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-3367 {}} {128 0 0 0-3910 {}}} SUCCS {{259 0 0 0-3910 {}}} CYCLES {}}
set a(0-3910) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME vec:io_sync(vec:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-561 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-3910 {}} {259 0 0 0-3909 {}} {130 0 0 0-3367 {}}} SUCCS {{128 0 0 0-3909 {}} {772 0 0 0-3910 {}} {259 0 0 0-3911 {}}} CYCLES {}}
set a(0-3911) {AREA_SCORE {} NAME DataInp#21 TYPE {C-CORE PORT} PAR 0-3365 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-562 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-3910 {}} {130 0 0 0-3367 {}} {256 0 0 0-3366 {}}} SUCCS {} CYCLES {}}
set a(0-3365) {CHI {0-3370 0-3371 0-3372 0-3366 0-3429 0-3367 0-3846 0-3847 0-3848 0-3849 0-3850 0-3851 0-3852 0-3853 0-3854 0-3855 0-3856 0-3857 0-3858 0-3859 0-3860 0-3861 0-3862 0-3863 0-3864 0-3865 0-3866 0-3867 0-3868 0-3869 0-3870 0-3871 0-3872 0-3873 0-3874 0-3875 0-3876 0-3877 0-3878 0-3879 0-3880 0-3881 0-3882 0-3883 0-3884 0-3885 0-3886 0-3887 0-3888 0-3889 0-3890 0-3891 0-3892 0-3893 0-3894 0-3895 0-3896 0-3897 0-3898 0-3899 0-3900 0-3901 0-3902 0-3903 0-3904 0-3905 0-3906 0-3907 0-3908 0-3909 0-3910 0-3911} ITERATIONS Infinite LATENCY 1258513 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {12.50 ns} FULL_PERIOD {12.50 ns} THROUGHPUT_PERIOD 1258518 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 1258516 TOTAL_CYCLES 1258518 NAME main TYPE LOOP DELAY {15731487.50 ns} PAR 0-3364 XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-563 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-3365 {}}} SUCCS {{774 0 0 0-3365 {}}} CYCLES {}}
set a(0-3364) {CHI 0-3365 ITERATIONS Infinite LATENCY 1258513 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {12.50 ns} FULL_PERIOD {12.50 ns} THROUGHPUT_PERIOD 1258518 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 1258518 TOTAL_CYCLES 1258518 NAME core:rlp TYPE LOOP DELAY {15731487.50 ns} PAR {} XREFS 8303b5d9-5b20-43a4-95e7-f9ae0d7c243a-564 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-3364-TOTALCYCLES) {1258518}
set a(0-3364-QMOD) {ccs_in(2,64) 0-3370 ccs_in(3,64) 0-3371 BLOCK_1R1W_RBW_rport(15,9,64,512,512,64,1) 0-3375 BLOCK_1R1W_RBW_rport(17,9,64,512,512,64,1) 0-3378 BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) {0-3385 0-3454 0-3470 0-3798} BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) {0-3389 0-3533 0-3593 0-3802} BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) {0-3393 0-3457 0-3609 0-3806} BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) {0-3397 0-3596 0-3700 0-3810} BLOCK_1R1W_RBW_rport(19,9,64,512,512,64,1) 0-3400 BLOCK_1R1W_RBW_rport(21,9,64,512,512,64,1) 0-3403 BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) {0-3410 0-3497 0-3517 0-3823} BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) {0-3414 0-3573 0-3671 0-3827} BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) {0-3418 0-3520 0-3651 0-3831} BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) {0-3422 0-3674 0-3764 0-3835} mgc_add(9,0,2,1,10) {0-3425 0-3838} mgc_add(4,0,1,1,4) 0-3431 mgc_shift_l(1,1,4,9) 0-3432 mgc_mux(64,1,2) {0-3462 0-3489 0-3494 0-3525 0-3530 0-3552 0-3601 0-3606 0-3628 0-3679 0-3719} mgc_and(8,2) 0-3466 BLOCK_1R1W_RBW_rport(31,9,64,512,512,64,1) 0-3467 mgc_mul(64,0,64,0,128) {0-3472 0-3499 0-3535 0-3575 0-3611 0-3653 0-3702 0-3766} mgc_rem(128,64,0) {0-3473 0-3475 0-3500 0-3502 0-3536 0-3538 0-3576 0-3578 0-3612 0-3614 0-3654 0-3656 0-3703 0-3705 0-3767 0-3769} mgc_add(64,0,64,0,65) {0-3474 0-3501 0-3537 0-3577 0-3613 0-3655 0-3704 0-3768} BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1) {0-3477 0-3484 0-3788} mgc_add(65,0,64,0,65) {0-3480 0-3507 0-3543 0-3583 0-3619 0-3661 0-3710 0-3774} mgc_rem(65,65,1) {0-3481 0-3508 0-3544 0-3584 0-3620 0-3662 0-3711 0-3775} BLOCK_1R1W_RBW_rport(32,9,64,512,512,64,1) 0-3492 BLOCK_1R1W_RBW_wport(24,9,64,512,512,64,1) {0-3504 0-3511} BLOCK_1R1W_RBW_rport(33,9,64,512,512,64,1) 0-3528 BLOCK_1R1W_RBW_rwport(25,9,64,512,512,64,1) {0-3540 0-3547 0-3791} BLOCK_1R1W_RBW_rport(34,9,64,512,512,64,1) 0-3555 mgc_mux1hot(64,4) {0-3570 0-3648 0-3697} BLOCK_1R1W_RBW_wport(26,9,64,512,512,64,1) {0-3580 0-3587} BLOCK_1R1W_RBW_rport(35,9,64,512,512,64,1) 0-3604 BLOCK_1R1W_RBW_rwport(27,9,64,512,512,64,1) {0-3616 0-3623 0-3813} BLOCK_1R1W_RBW_rport(36,9,64,512,512,64,1) 0-3633 BLOCK_1R1W_RBW_wport(28,9,64,512,512,64,1) {0-3658 0-3665} BLOCK_1R1W_RBW_rport(37,9,64,512,512,64,1) 0-3682 BLOCK_1R1W_RBW_rwport(29,9,64,512,512,64,1) {0-3707 0-3714 0-3816} BLOCK_1R1W_RBW_rport(38,9,64,512,512,64,1) 0-3722 mgc_mux1hot(64,8) 0-3761 BLOCK_1R1W_RBW_wport(30,9,64,512,512,64,1) {0-3771 0-3778} mgc_add(8,0,2,1,9) 0-3780 mgc_add(4,0,1,1,5) 0-3842 mgc_io_sync(0) {0-3847 0-3850 0-3853 0-3856 0-3859 0-3862 0-3865 0-3868 0-3871 0-3874 0-3877 0-3880 0-3883 0-3886 0-3889 0-3892 0-3895 0-3898 0-3901 0-3904 0-3907 0-3910}}
set a(0-3364-PROC_NAME) {core}
set a(0-3364-HIER_NAME) {/peaceNTT/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-3364}

